

================================================================
== Vitis HLS Report for 'case_3'
================================================================
* Date:           Tue Jan 20 09:52:12 2026

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        project_tmp
* Solution:       solution_tmp (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  12.00 ns|  8.319 ns|     3.24 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     3157|     3157|  37.884 us|  37.884 us|  3158|  3158|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------------------+-----------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+
        |                                                    |                                         |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
        |                      Instance                      |                  Module                 |   min   |   max   |    min   |    max   | min | max |                      Type                      |
        +----------------------------------------------------+-----------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+
        |grp_case_3_Pipeline_L_n2_1_L_n2_2_L_n2_3_fu_321     |case_3_Pipeline_L_n2_1_L_n2_2_L_n2_3     |      515|      515|  6.180 us|  6.180 us|  513|  513|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_case_3_Pipeline_L_n3_1_L_n3_2_fu_332            |case_3_Pipeline_L_n3_1_L_n3_2            |       68|       68|  0.816 us|  0.816 us|   65|   65|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_case_3_Pipeline_L_n4_1_L_n4_2_L_n4_3_fu_363     |case_3_Pipeline_L_n4_1_L_n4_2_L_n4_3     |      515|      515|  6.180 us|  6.180 us|  513|  513|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_case_3_Pipeline_L_n5_1_L_n5_2_fu_376            |case_3_Pipeline_L_n5_1_L_n5_2            |       66|       66|  0.792 us|  0.792 us|   65|   65|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_case_3_Pipeline_L_m1_1_L_m1_2_fu_385            |case_3_Pipeline_L_m1_1_L_m1_2            |      260|      260|  3.120 us|  3.120 us|  259|  259|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_case_3_Pipeline_L_s1_1_fu_394                   |case_3_Pipeline_L_s1_1                   |       10|       10|  0.120 us|  0.120 us|    9|    9|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_case_3_Pipeline_L_s2_1_fu_403                   |case_3_Pipeline_L_s2_1                   |       11|       11|  0.132 us|  0.132 us|    9|    9|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_case_3_Pipeline_L_n8_1_L_n8_2_L_n8_3_fu_412     |case_3_Pipeline_L_n8_1_L_n8_2_L_n8_3     |      519|      519|  6.228 us|  6.228 us|  513|  513|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_case_3_Pipeline_L_n9_1_L_n9_2_fu_435            |case_3_Pipeline_L_n9_1_L_n9_2            |       67|       67|  0.804 us|  0.804 us|   65|   65|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_case_3_Pipeline_L_n10_1_L_n10_2_L_n10_3_fu_444  |case_3_Pipeline_L_n10_1_L_n10_2_L_n10_3  |      516|      516|  6.192 us|  6.192 us|  513|  513|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_case_3_Pipeline_L_n11_1_L_n11_2_fu_453          |case_3_Pipeline_L_n11_1_L_n11_2          |       69|       69|  0.828 us|  0.828 us|   65|   65|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_case_3_Pipeline_L_n12_1_L_n12_2_L_n12_3_fu_463  |case_3_Pipeline_L_n12_1_L_n12_2_L_n12_3  |      515|      515|  6.180 us|  6.180 us|  513|  513|  loop auto-rewind stp (delay=0 clock cycles(s))|
        +----------------------------------------------------+-----------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    103|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    3|    1454|   3936|    -|
|Memory           |        0|    -|      15|     15|    0|
|Multiplexer      |        -|    -|       0|    504|    -|
|Register         |        -|    -|     142|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    3|    1611|   4558|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    1|       1|      8|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------------------+-----------------------------------------+---------+----+-----+------+-----+
    |                      Instance                      |                  Module                 | BRAM_18K| DSP|  FF |  LUT | URAM|
    +----------------------------------------------------+-----------------------------------------+---------+----+-----+------+-----+
    |grp_case_3_Pipeline_L_m1_1_L_m1_2_fu_385            |case_3_Pipeline_L_m1_1_L_m1_2            |        0|   0|  189|  1193|    0|
    |grp_case_3_Pipeline_L_n10_1_L_n10_2_L_n10_3_fu_444  |case_3_Pipeline_L_n10_1_L_n10_2_L_n10_3  |        0|   1|   98|   255|    0|
    |grp_case_3_Pipeline_L_n11_1_L_n11_2_fu_453          |case_3_Pipeline_L_n11_1_L_n11_2          |        0|   1|  125|   179|    0|
    |grp_case_3_Pipeline_L_n12_1_L_n12_2_L_n12_3_fu_463  |case_3_Pipeline_L_n12_1_L_n12_2_L_n12_3  |        0|   0|  115|   322|    0|
    |grp_case_3_Pipeline_L_n2_1_L_n2_2_L_n2_3_fu_321     |case_3_Pipeline_L_n2_1_L_n2_2_L_n2_3     |        0|   0|   76|   246|    0|
    |grp_case_3_Pipeline_L_n3_1_L_n3_2_fu_332            |case_3_Pipeline_L_n3_1_L_n3_2            |        0|   0|  155|   313|    0|
    |grp_case_3_Pipeline_L_n4_1_L_n4_2_L_n4_3_fu_363     |case_3_Pipeline_L_n4_1_L_n4_2_L_n4_3     |        0|   0|   81|   246|    0|
    |grp_case_3_Pipeline_L_n5_1_L_n5_2_fu_376            |case_3_Pipeline_L_n5_1_L_n5_2            |        0|   0|   33|   147|    0|
    |grp_case_3_Pipeline_L_n8_1_L_n8_2_L_n8_3_fu_412     |case_3_Pipeline_L_n8_1_L_n8_2_L_n8_3     |        0|   1|  461|   565|    0|
    |grp_case_3_Pipeline_L_n9_1_L_n9_2_fu_435            |case_3_Pipeline_L_n9_1_L_n9_2            |        0|   0|   53|   188|    0|
    |grp_case_3_Pipeline_L_s1_1_fu_394                   |case_3_Pipeline_L_s1_1                   |        0|   0|   28|   123|    0|
    |grp_case_3_Pipeline_L_s2_1_fu_403                   |case_3_Pipeline_L_s2_1                   |        0|   0|   40|   129|    0|
    |mul_4s_4s_8_1_1_U116                                |mul_4s_4s_8_1_1                          |        0|   0|    0|    13|    0|
    |mul_5s_3s_5_1_1_U117                                |mul_5s_3s_5_1_1                          |        0|   0|    0|    17|    0|
    +----------------------------------------------------+-----------------------------------------+---------+----+-----+------+-----+
    |Total                                               |                                         |        0|   3| 1454|  3936|    0|
    +----------------------------------------------------+-----------------------------------------+---------+----+-----+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +-------+-------------------+---------+----+----+-----+------+-----+------+-------------+
    | Memory|       Module      | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------+-------------------+---------+----+----+-----+------+-----+------+-------------+
    |m64_U  |m64_RAM_AUTO_1R1W  |        0|  15|  15|    0|    64|   15|     1|          960|
    +-------+-------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total  |                   |        0|  15|  15|    0|    64|   15|     1|          960|
    +-------+-------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------+----------+----+---+----+------------+------------+
    |  Variable Name | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------+----------+----+---+----+------------+------------+
    |m114_fu_605_p2  |         +|   0|  0|  14|           7|           7|
    |m120_fu_697_p2  |         +|   0|  0|  13|           5|           5|
    |m27_fu_591_p2   |         +|   0|  0|  23|          16|          16|
    |m43_fu_524_p2   |         +|   0|  0|  13|           5|           5|
    |m55_fu_542_p2   |         +|   0|  0|  13|           4|           4|
    |m93_fu_640_p2   |         +|   0|  0|  13|          10|          10|
    |m99_fu_650_p2   |         +|   0|  0|  14|          13|          13|
    +----------------+----------+----+---+----+------------+------------+
    |Total           |          |   0|  0| 103|          60|          60|
    +----------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------+-----+-----------+-----+-----------+
    |           Name           | LUT | Input Size| Bits| Total Bits|
    +--------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                 |  125|         28|    1|         28|
    |in_data_0_address0        |   25|          5|    4|         20|
    |in_data_0_ce0             |   25|          5|    1|          5|
    |in_data_0_ce1             |    9|          2|    1|          2|
    |in_data_12_address0       |   14|          3|    4|         12|
    |in_data_12_ce0            |   14|          3|    1|          3|
    |in_data_14_address0       |   14|          3|    4|         12|
    |in_data_14_ce0            |   14|          3|    1|          3|
    |in_data_2_address0        |   31|          6|    4|         24|
    |in_data_2_ce0             |   31|          6|    1|          6|
    |in_data_2_ce1             |    9|          2|    1|          2|
    |in_data_4_address0        |   14|          3|    4|         12|
    |in_data_4_ce0             |   14|          3|    1|          3|
    |in_data_6_address0        |   14|          3|    4|         12|
    |in_data_6_ce0             |   14|          3|    1|          3|
    |in_data_8_address0        |   25|          5|    4|         20|
    |in_data_8_ce0             |   25|          5|    1|          5|
    |in_scalar_address0_local  |   25|          5|    5|         25|
    |in_scalar_address1_local  |   25|          5|    5|         25|
    |m64_address0              |   14|          3|    6|         18|
    |m64_ce0                   |   14|          3|    1|          3|
    |m64_we0                   |    9|          2|    1|          2|
    +--------------------------+-----+-----------+-----+-----------+
    |Total                     |  504|        106|   56|        245|
    +--------------------------+-----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------------------+----+----+-----+-----------+
    |                               Name                              | FF | LUT| Bits| Const Bits|
    +-----------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                        |  27|   0|   27|          0|
    |empty_13_reg_921                                                 |   6|   0|    6|          0|
    |empty_16_reg_1001                                                |   5|   0|    5|          0|
    |grp_case_3_Pipeline_L_m1_1_L_m1_2_fu_385_ap_start_reg            |   1|   0|    1|          0|
    |grp_case_3_Pipeline_L_n10_1_L_n10_2_L_n10_3_fu_444_ap_start_reg  |   1|   0|    1|          0|
    |grp_case_3_Pipeline_L_n11_1_L_n11_2_fu_453_ap_start_reg          |   1|   0|    1|          0|
    |grp_case_3_Pipeline_L_n12_1_L_n12_2_L_n12_3_fu_463_ap_start_reg  |   1|   0|    1|          0|
    |grp_case_3_Pipeline_L_n2_1_L_n2_2_L_n2_3_fu_321_ap_start_reg     |   1|   0|    1|          0|
    |grp_case_3_Pipeline_L_n3_1_L_n3_2_fu_332_ap_start_reg            |   1|   0|    1|          0|
    |grp_case_3_Pipeline_L_n4_1_L_n4_2_L_n4_3_fu_363_ap_start_reg     |   1|   0|    1|          0|
    |grp_case_3_Pipeline_L_n5_1_L_n5_2_fu_376_ap_start_reg            |   1|   0|    1|          0|
    |grp_case_3_Pipeline_L_n8_1_L_n8_2_L_n8_3_fu_412_ap_start_reg     |   1|   0|    1|          0|
    |grp_case_3_Pipeline_L_n9_1_L_n9_2_fu_435_ap_start_reg            |   1|   0|    1|          0|
    |grp_case_3_Pipeline_L_s1_1_fu_394_ap_start_reg                   |   1|   0|    1|          0|
    |grp_case_3_Pipeline_L_s2_1_fu_403_ap_start_reg                   |   1|   0|    1|          0|
    |in_scalar_load_4_reg_904                                         |   4|   0|    4|          0|
    |in_scalar_load_6_reg_935                                         |   4|   0|    4|          0|
    |in_scalar_load_7_reg_954                                         |   4|   0|    4|          0|
    |in_scalar_load_reg_872                                           |   4|   0|    4|          0|
    |m114_reg_980                                                     |   7|   0|    7|          0|
    |m120_reg_1030                                                    |   5|   0|    5|          0|
    |m27_reg_975                                                      |  16|   0|   16|          0|
    |m38_reg_898                                                      |   8|   0|    8|          0|
    |m43_reg_929                                                      |   5|   0|    5|          0|
    |m55_reg_960                                                      |   4|   0|    4|          0|
    |m93_reg_991                                                      |  10|   0|   10|          0|
    |m99_reg_996                                                      |  13|   0|   13|          0|
    |reg_479                                                          |   4|   0|    4|          0|
    |shl_ln_reg_878                                                   |   4|   0|   10|          6|
    +-----------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                            | 142|   0|  148|          6|
    +-----------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------------+-----+-----+------------+--------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|        case_3|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|        case_3|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|        case_3|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|        case_3|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|        case_3|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|        case_3|  return value|
|in_data_0_address0   |  out|    4|   ap_memory|     in_data_0|         array|
|in_data_0_ce0        |  out|    1|   ap_memory|     in_data_0|         array|
|in_data_0_q0         |   in|    8|   ap_memory|     in_data_0|         array|
|in_data_0_address1   |  out|    4|   ap_memory|     in_data_0|         array|
|in_data_0_ce1        |  out|    1|   ap_memory|     in_data_0|         array|
|in_data_0_q1         |   in|    8|   ap_memory|     in_data_0|         array|
|in_data_1_address0   |  out|    4|   ap_memory|     in_data_1|         array|
|in_data_1_ce0        |  out|    1|   ap_memory|     in_data_1|         array|
|in_data_1_we0        |  out|    1|   ap_memory|     in_data_1|         array|
|in_data_1_d0         |  out|    8|   ap_memory|     in_data_1|         array|
|in_data_1_q0         |   in|    8|   ap_memory|     in_data_1|         array|
|in_data_1_address1   |  out|    4|   ap_memory|     in_data_1|         array|
|in_data_1_ce1        |  out|    1|   ap_memory|     in_data_1|         array|
|in_data_1_we1        |  out|    1|   ap_memory|     in_data_1|         array|
|in_data_1_d1         |  out|    8|   ap_memory|     in_data_1|         array|
|in_data_1_q1         |   in|    8|   ap_memory|     in_data_1|         array|
|in_data_2_address0   |  out|    4|   ap_memory|     in_data_2|         array|
|in_data_2_ce0        |  out|    1|   ap_memory|     in_data_2|         array|
|in_data_2_q0         |   in|    8|   ap_memory|     in_data_2|         array|
|in_data_2_address1   |  out|    4|   ap_memory|     in_data_2|         array|
|in_data_2_ce1        |  out|    1|   ap_memory|     in_data_2|         array|
|in_data_2_q1         |   in|    8|   ap_memory|     in_data_2|         array|
|in_data_3_address0   |  out|    4|   ap_memory|     in_data_3|         array|
|in_data_3_ce0        |  out|    1|   ap_memory|     in_data_3|         array|
|in_data_3_we0        |  out|    1|   ap_memory|     in_data_3|         array|
|in_data_3_d0         |  out|    8|   ap_memory|     in_data_3|         array|
|in_data_3_q0         |   in|    8|   ap_memory|     in_data_3|         array|
|in_data_3_address1   |  out|    4|   ap_memory|     in_data_3|         array|
|in_data_3_ce1        |  out|    1|   ap_memory|     in_data_3|         array|
|in_data_3_we1        |  out|    1|   ap_memory|     in_data_3|         array|
|in_data_3_d1         |  out|    8|   ap_memory|     in_data_3|         array|
|in_data_3_q1         |   in|    8|   ap_memory|     in_data_3|         array|
|in_data_4_address0   |  out|    4|   ap_memory|     in_data_4|         array|
|in_data_4_ce0        |  out|    1|   ap_memory|     in_data_4|         array|
|in_data_4_q0         |   in|    8|   ap_memory|     in_data_4|         array|
|in_data_5_address0   |  out|    4|   ap_memory|     in_data_5|         array|
|in_data_5_ce0        |  out|    1|   ap_memory|     in_data_5|         array|
|in_data_5_we0        |  out|    1|   ap_memory|     in_data_5|         array|
|in_data_5_d0         |  out|    8|   ap_memory|     in_data_5|         array|
|in_data_5_q0         |   in|    8|   ap_memory|     in_data_5|         array|
|in_data_5_address1   |  out|    4|   ap_memory|     in_data_5|         array|
|in_data_5_ce1        |  out|    1|   ap_memory|     in_data_5|         array|
|in_data_5_we1        |  out|    1|   ap_memory|     in_data_5|         array|
|in_data_5_d1         |  out|    8|   ap_memory|     in_data_5|         array|
|in_data_5_q1         |   in|    8|   ap_memory|     in_data_5|         array|
|in_data_6_address0   |  out|    4|   ap_memory|     in_data_6|         array|
|in_data_6_ce0        |  out|    1|   ap_memory|     in_data_6|         array|
|in_data_6_q0         |   in|    8|   ap_memory|     in_data_6|         array|
|in_data_7_address0   |  out|    4|   ap_memory|     in_data_7|         array|
|in_data_7_ce0        |  out|    1|   ap_memory|     in_data_7|         array|
|in_data_7_we0        |  out|    1|   ap_memory|     in_data_7|         array|
|in_data_7_d0         |  out|    8|   ap_memory|     in_data_7|         array|
|in_data_7_q0         |   in|    8|   ap_memory|     in_data_7|         array|
|in_data_7_address1   |  out|    4|   ap_memory|     in_data_7|         array|
|in_data_7_ce1        |  out|    1|   ap_memory|     in_data_7|         array|
|in_data_7_we1        |  out|    1|   ap_memory|     in_data_7|         array|
|in_data_7_d1         |  out|    8|   ap_memory|     in_data_7|         array|
|in_data_7_q1         |   in|    8|   ap_memory|     in_data_7|         array|
|in_data_8_address0   |  out|    4|   ap_memory|     in_data_8|         array|
|in_data_8_ce0        |  out|    1|   ap_memory|     in_data_8|         array|
|in_data_8_q0         |   in|    8|   ap_memory|     in_data_8|         array|
|in_data_9_address0   |  out|    4|   ap_memory|     in_data_9|         array|
|in_data_9_ce0        |  out|    1|   ap_memory|     in_data_9|         array|
|in_data_9_we0        |  out|    1|   ap_memory|     in_data_9|         array|
|in_data_9_d0         |  out|    8|   ap_memory|     in_data_9|         array|
|in_data_9_q0         |   in|    8|   ap_memory|     in_data_9|         array|
|in_data_9_address1   |  out|    4|   ap_memory|     in_data_9|         array|
|in_data_9_ce1        |  out|    1|   ap_memory|     in_data_9|         array|
|in_data_9_we1        |  out|    1|   ap_memory|     in_data_9|         array|
|in_data_9_d1         |  out|    8|   ap_memory|     in_data_9|         array|
|in_data_9_q1         |   in|    8|   ap_memory|     in_data_9|         array|
|in_data_10_address0  |  out|    4|   ap_memory|    in_data_10|         array|
|in_data_10_ce0       |  out|    1|   ap_memory|    in_data_10|         array|
|in_data_10_q0        |   in|    8|   ap_memory|    in_data_10|         array|
|in_data_11_address0  |  out|    4|   ap_memory|    in_data_11|         array|
|in_data_11_ce0       |  out|    1|   ap_memory|    in_data_11|         array|
|in_data_11_we0       |  out|    1|   ap_memory|    in_data_11|         array|
|in_data_11_d0        |  out|    8|   ap_memory|    in_data_11|         array|
|in_data_11_q0        |   in|    8|   ap_memory|    in_data_11|         array|
|in_data_11_address1  |  out|    4|   ap_memory|    in_data_11|         array|
|in_data_11_ce1       |  out|    1|   ap_memory|    in_data_11|         array|
|in_data_11_we1       |  out|    1|   ap_memory|    in_data_11|         array|
|in_data_11_d1        |  out|    8|   ap_memory|    in_data_11|         array|
|in_data_11_q1        |   in|    8|   ap_memory|    in_data_11|         array|
|in_data_12_address0  |  out|    4|   ap_memory|    in_data_12|         array|
|in_data_12_ce0       |  out|    1|   ap_memory|    in_data_12|         array|
|in_data_12_q0        |   in|    8|   ap_memory|    in_data_12|         array|
|in_data_13_address0  |  out|    4|   ap_memory|    in_data_13|         array|
|in_data_13_ce0       |  out|    1|   ap_memory|    in_data_13|         array|
|in_data_13_we0       |  out|    1|   ap_memory|    in_data_13|         array|
|in_data_13_d0        |  out|    8|   ap_memory|    in_data_13|         array|
|in_data_13_q0        |   in|    8|   ap_memory|    in_data_13|         array|
|in_data_13_address1  |  out|    4|   ap_memory|    in_data_13|         array|
|in_data_13_ce1       |  out|    1|   ap_memory|    in_data_13|         array|
|in_data_13_we1       |  out|    1|   ap_memory|    in_data_13|         array|
|in_data_13_d1        |  out|    8|   ap_memory|    in_data_13|         array|
|in_data_13_q1        |   in|    8|   ap_memory|    in_data_13|         array|
|in_data_14_address0  |  out|    4|   ap_memory|    in_data_14|         array|
|in_data_14_ce0       |  out|    1|   ap_memory|    in_data_14|         array|
|in_data_14_q0        |   in|    8|   ap_memory|    in_data_14|         array|
|in_data_15_address0  |  out|    4|   ap_memory|    in_data_15|         array|
|in_data_15_ce0       |  out|    1|   ap_memory|    in_data_15|         array|
|in_data_15_we0       |  out|    1|   ap_memory|    in_data_15|         array|
|in_data_15_d0        |  out|    8|   ap_memory|    in_data_15|         array|
|in_data_15_q0        |   in|    8|   ap_memory|    in_data_15|         array|
|in_data_15_address1  |  out|    4|   ap_memory|    in_data_15|         array|
|in_data_15_ce1       |  out|    1|   ap_memory|    in_data_15|         array|
|in_data_15_we1       |  out|    1|   ap_memory|    in_data_15|         array|
|in_data_15_d1        |  out|    8|   ap_memory|    in_data_15|         array|
|in_data_15_q1        |   in|    8|   ap_memory|    in_data_15|         array|
|in_scalar_address0   |  out|    5|   ap_memory|     in_scalar|         array|
|in_scalar_ce0        |  out|    1|   ap_memory|     in_scalar|         array|
|in_scalar_q0         |   in|    4|   ap_memory|     in_scalar|         array|
|in_scalar_address1   |  out|    5|   ap_memory|     in_scalar|         array|
|in_scalar_ce1        |  out|    1|   ap_memory|     in_scalar|         array|
|in_scalar_q1         |   in|    4|   ap_memory|     in_scalar|         array|
|out_data_0           |  out|    8|     ap_none|    out_data_0|       pointer|
|out_data_1           |  out|    8|     ap_none|    out_data_1|       pointer|
|out_data_2           |  out|    8|     ap_none|    out_data_2|       pointer|
|out_data_3           |  out|    8|     ap_none|    out_data_3|       pointer|
+---------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 27
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.32>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%m27_21_loc = alloca i64 1"   --->   Operation 28 'alloca' 'm27_21_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%m27_19_loc = alloca i64 1"   --->   Operation 29 'alloca' 'm27_19_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%m27_17_loc = alloca i64 1"   --->   Operation 30 'alloca' 'm27_17_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%m27_15_loc = alloca i64 1"   --->   Operation 31 'alloca' 'm27_15_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%p_phi22_loc = alloca i64 1"   --->   Operation 32 'alloca' 'p_phi22_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%mul_i2259_phi_loc = alloca i64 1"   --->   Operation 33 'alloca' 'mul_i2259_phi_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%m27_13_loc = alloca i64 1"   --->   Operation 34 'alloca' 'm27_13_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%m27_10_loc = alloca i64 1"   --->   Operation 35 'alloca' 'm27_10_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%m27_7_loc = alloca i64 1"   --->   Operation 36 'alloca' 'm27_7_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%phi_ln146_loc = alloca i64 1"   --->   Operation 37 'alloca' 'phi_ln146_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%m27_4_loc = alloca i64 1"   --->   Operation 38 'alloca' 'm27_4_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%m124_loc = alloca i64 1"   --->   Operation 39 'alloca' 'm124_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%m27_3_loc = alloca i64 1"   --->   Operation 40 'alloca' 'm27_3_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%conv3_i12_i4097189_phi_loc = alloca i64 1"   --->   Operation 41 'alloca' 'conv3_i12_i4097189_phi_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%add_i4277_phi_loc = alloca i64 1"   --->   Operation 42 'alloca' 'add_i4277_phi_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%conv3_i_i4798204_phi_loc = alloca i64 1"   --->   Operation 43 'alloca' 'conv3_i_i4798204_phi_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%phi_ln127_loc = alloca i64 1"   --->   Operation 44 'alloca' 'phi_ln127_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%add_i4863_phi_loc = alloca i64 1"   --->   Operation 45 'alloca' 'add_i4863_phi_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%add_i5025_phi_loc = alloca i64 1"   --->   Operation 46 'alloca' 'add_i5025_phi_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%m27_2_loc = alloca i64 1"   --->   Operation 47 'alloca' 'm27_2_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%phi_ln103_loc = alloca i64 1"   --->   Operation 48 'alloca' 'phi_ln103_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%m27_1_loc = alloca i64 1"   --->   Operation 49 'alloca' 'm27_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (2.32ns)   --->   "%m64 = alloca i64 1" [case_3.cc:45]   --->   Operation 50 'alloca' 'm64' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%in_scalar_addr = getelementptr i4 %in_scalar, i64 0, i64 11"   --->   Operation 51 'getelementptr' 'in_scalar_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [2/2] (2.32ns)   --->   "%in_scalar_load = load i5 %in_scalar_addr"   --->   Operation 52 'load' 'in_scalar_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 26> <RAM>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%in_scalar_addr_1 = getelementptr i4 %in_scalar, i64 0, i64 1"   --->   Operation 53 'getelementptr' 'in_scalar_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [2/2] (2.32ns)   --->   "%in_scalar_load_1 = load i5 %in_scalar_addr_1"   --->   Operation 54 'load' 'in_scalar_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 26> <RAM>

State 2 <SV = 1> <Delay = 3.91>
ST_2 : Operation 55 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_scalar_load = load i5 %in_scalar_addr"   --->   Operation 55 'load' 'in_scalar_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 26> <RAM>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i4.i6, i4 %in_scalar_load, i6 0" [case_3.cc:94]   --->   Operation 56 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_scalar_load_1 = load i5 %in_scalar_addr_1"   --->   Operation 57 'load' 'in_scalar_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 26> <RAM>
ST_2 : Operation 58 [2/2] (1.58ns)   --->   "%call_ln94 = call void @case_3_Pipeline_L_n2_1_L_n2_2_L_n2_3, i10 %shl_ln, i8 %in_data_8, i4 %in_scalar_load_1, i16 %m27_1_loc, i12 %phi_ln103_loc" [case_3.cc:94]   --->   Operation 58 'call' 'call_ln94' <Predicate = true> <Delay = 1.58> <CoreType = "Generic">   --->   Generic Core
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%in_scalar_addr_2 = getelementptr i4 %in_scalar, i64 0, i64 19"   --->   Operation 59 'getelementptr' 'in_scalar_addr_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 60 [2/2] (2.32ns)   --->   "%in_scalar_load_2 = load i5 %in_scalar_addr_2"   --->   Operation 60 'load' 'in_scalar_load_2' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 26> <RAM>

State 3 <SV = 2> <Delay = 2.32>
ST_3 : Operation 61 [1/2] (0.00ns)   --->   "%call_ln94 = call void @case_3_Pipeline_L_n2_1_L_n2_2_L_n2_3, i10 %shl_ln, i8 %in_data_8, i4 %in_scalar_load_1, i16 %m27_1_loc, i12 %phi_ln103_loc" [case_3.cc:94]   --->   Operation 61 'call' 'call_ln94' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_3 : Operation 62 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_scalar_load_2 = load i5 %in_scalar_addr_2"   --->   Operation 62 'load' 'in_scalar_load_2' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 26> <RAM>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%in_scalar_addr_3 = getelementptr i4 %in_scalar, i64 0, i64 5"   --->   Operation 63 'getelementptr' 'in_scalar_addr_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 64 [2/2] (2.32ns)   --->   "%in_scalar_load_3 = load i5 %in_scalar_addr_3"   --->   Operation 64 'load' 'in_scalar_load_3' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 26> <RAM>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%in_scalar_addr_4 = getelementptr i4 %in_scalar, i64 0, i64 17"   --->   Operation 65 'getelementptr' 'in_scalar_addr_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 66 [2/2] (2.32ns)   --->   "%in_scalar_load_4 = load i5 %in_scalar_addr_4"   --->   Operation 66 'load' 'in_scalar_load_4' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 26> <RAM>

State 4 <SV = 3> <Delay = 4.66>
ST_4 : Operation 67 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_scalar_load_3 = load i5 %in_scalar_addr_3"   --->   Operation 67 'load' 'in_scalar_load_3' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 26> <RAM>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "%in_scalar_load_2_cast = sext i4 %in_scalar_load_2"   --->   Operation 68 'sext' 'in_scalar_load_2_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "%in_scalar_load_3_cast = sext i4 %in_scalar_load_3"   --->   Operation 69 'sext' 'in_scalar_load_3_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 70 [1/1] (2.34ns)   --->   "%m38 = mul i8 %in_scalar_load_3_cast, i8 %in_scalar_load_2_cast"   --->   Operation 70 'mul' 'm38' <Predicate = true> <Delay = 2.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 71 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_scalar_load_4 = load i5 %in_scalar_addr_4"   --->   Operation 71 'load' 'in_scalar_load_4' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 26> <RAM>
ST_4 : Operation 72 [1/1] (0.00ns)   --->   "%in_scalar_addr_5 = getelementptr i4 %in_scalar, i64 0, i64 7"   --->   Operation 72 'getelementptr' 'in_scalar_addr_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 73 [2/2] (2.32ns)   --->   "%in_scalar_load_5 = load i5 %in_scalar_addr_5"   --->   Operation 73 'load' 'in_scalar_load_5' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 26> <RAM>
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "%in_scalar_addr_6 = getelementptr i4 %in_scalar, i64 0, i64 23"   --->   Operation 74 'getelementptr' 'in_scalar_addr_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 75 [2/2] (2.32ns)   --->   "%in_scalar_load_6 = load i5 %in_scalar_addr_6"   --->   Operation 75 'load' 'in_scalar_load_6' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 26> <RAM>
ST_4 : Operation 76 [1/1] (0.00ns)   --->   "%empty_13 = trunc i8 %m38"   --->   Operation 76 'trunc' 'empty_13' <Predicate = true> <Delay = 0.00>

State 5 <SV = 4> <Delay = 5.64>
ST_5 : Operation 77 [1/1] (0.00ns)   --->   "%m27_1_loc_load = load i16 %m27_1_loc"   --->   Operation 77 'load' 'm27_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 78 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_scalar_load_5 = load i5 %in_scalar_addr_5"   --->   Operation 78 'load' 'in_scalar_load_5' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 26> <RAM>
ST_5 : Operation 79 [1/1] (0.00ns)   --->   "%in_scalar_load_4_cast = sext i4 %in_scalar_load_4"   --->   Operation 79 'sext' 'in_scalar_load_4_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 80 [1/1] (0.00ns)   --->   "%in_scalar_load_5_cast = sext i4 %in_scalar_load_5"   --->   Operation 80 'sext' 'in_scalar_load_5_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 81 [1/1] (1.73ns)   --->   "%m43 = add i5 %in_scalar_load_5_cast, i5 %in_scalar_load_4_cast"   --->   Operation 81 'add' 'm43' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 82 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_scalar_load_6 = load i5 %in_scalar_addr_6"   --->   Operation 82 'load' 'in_scalar_load_6' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 26> <RAM>
ST_5 : Operation 83 [2/2] (1.58ns)   --->   "%call_ln0 = call void @case_3_Pipeline_L_n3_1_L_n3_2, i16 %m27_1_loc_load, i8 %in_data_0, i8 %in_data_6, i8 %in_data_10, i8 %in_data_2, i8 %in_data_14, i4 %in_scalar_load_2, i8 %in_data_8, i8 %in_data_4, i5 %m43, i8 %m38, i4 %in_scalar_load_6, i16 %m27_2_loc, i9 %add_i5025_phi_loc, i9 %add_i4863_phi_loc, i3 %phi_ln127_loc, i9 %conv3_i_i4798204_phi_loc, i8 %add_i4277_phi_loc, i3 %conv3_i12_i4097189_phi_loc"   --->   Operation 83 'call' 'call_ln0' <Predicate = true> <Delay = 1.58> <CoreType = "Generic">   --->   Generic Core

State 6 <SV = 5> <Delay = 2.32>
ST_6 : Operation 84 [1/2] (0.00ns)   --->   "%call_ln0 = call void @case_3_Pipeline_L_n3_1_L_n3_2, i16 %m27_1_loc_load, i8 %in_data_0, i8 %in_data_6, i8 %in_data_10, i8 %in_data_2, i8 %in_data_14, i4 %in_scalar_load_2, i8 %in_data_8, i8 %in_data_4, i5 %m43, i8 %m38, i4 %in_scalar_load_6, i16 %m27_2_loc, i9 %add_i5025_phi_loc, i9 %add_i4863_phi_loc, i3 %phi_ln127_loc, i9 %conv3_i_i4798204_phi_loc, i8 %add_i4277_phi_loc, i3 %conv3_i12_i4097189_phi_loc"   --->   Operation 84 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_6 : Operation 85 [1/1] (0.00ns)   --->   "%in_scalar_addr_7 = getelementptr i4 %in_scalar, i64 0, i64 25"   --->   Operation 85 'getelementptr' 'in_scalar_addr_7' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 86 [2/2] (2.32ns)   --->   "%in_scalar_load_7 = load i5 %in_scalar_addr_7"   --->   Operation 86 'load' 'in_scalar_load_7' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 26> <RAM>

State 7 <SV = 6> <Delay = 3.91>
ST_7 : Operation 87 [1/1] (0.00ns)   --->   "%m27_2_loc_load = load i16 %m27_2_loc"   --->   Operation 87 'load' 'm27_2_loc_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 88 [1/1] (0.00ns)   --->   "%add_i4277_phi_loc_load = load i8 %add_i4277_phi_loc"   --->   Operation 88 'load' 'add_i4277_phi_loc_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 89 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_scalar_load_7 = load i5 %in_scalar_addr_7"   --->   Operation 89 'load' 'in_scalar_load_7' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 26> <RAM>
ST_7 : Operation 90 [1/1] (0.00ns)   --->   "%empty = trunc i8 %add_i4277_phi_loc_load"   --->   Operation 90 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 91 [1/1] (1.73ns)   --->   "%m55 = add i4 %in_scalar_load_4, i4 %empty"   --->   Operation 91 'add' 'm55' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 92 [2/2] (1.58ns)   --->   "%call_ln0 = call void @case_3_Pipeline_L_n4_1_L_n4_2_L_n4_3, i16 %m27_2_loc_load, i8 %in_data_12, i5 %m43, i4 %in_scalar_load_7, i4 %m55, i16 %m27_3_loc, i9 %m124_loc"   --->   Operation 92 'call' 'call_ln0' <Predicate = true> <Delay = 1.58> <CoreType = "Generic">   --->   Generic Core

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 93 [1/2] (0.00ns)   --->   "%call_ln0 = call void @case_3_Pipeline_L_n4_1_L_n4_2_L_n4_3, i16 %m27_2_loc_load, i8 %in_data_12, i5 %m43, i4 %in_scalar_load_7, i4 %m55, i16 %m27_3_loc, i9 %m124_loc"   --->   Operation 93 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 9 <SV = 8> <Delay = 1.58>
ST_9 : Operation 94 [1/1] (0.00ns)   --->   "%m27_3_loc_load = load i16 %m27_3_loc"   --->   Operation 94 'load' 'm27_3_loc_load' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 95 [2/2] (1.58ns)   --->   "%call_ln0 = call void @case_3_Pipeline_L_n5_1_L_n5_2, i16 %m27_3_loc_load, i8 %in_data_0, i16 %m27_4_loc, i3 %phi_ln146_loc"   --->   Operation 95 'call' 'call_ln0' <Predicate = true> <Delay = 1.58> <CoreType = "Generic">   --->   Generic Core

State 10 <SV = 9> <Delay = 5.04>
ST_10 : Operation 96 [1/2] (5.04ns)   --->   "%call_ln0 = call void @case_3_Pipeline_L_n5_1_L_n5_2, i16 %m27_3_loc_load, i8 %in_data_0, i16 %m27_4_loc, i3 %phi_ln146_loc"   --->   Operation 96 'call' 'call_ln0' <Predicate = true> <Delay = 5.04> <CoreType = "Generic">   --->   Generic Core

State 11 <SV = 10> <Delay = 0.00>
ST_11 : Operation 97 [2/2] (0.00ns)   --->   "%call_ln0 = call void @case_3_Pipeline_L_m1_1_L_m1_2, i8 %in_data_0, i15 %m64, i8 %in_data_2"   --->   Operation 97 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 12 <SV = 11> <Delay = 0.00>
ST_12 : Operation 98 [1/2] (0.00ns)   --->   "%call_ln0 = call void @case_3_Pipeline_L_m1_1_L_m1_2, i8 %in_data_0, i15 %m64, i8 %in_data_2"   --->   Operation 98 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 13 <SV = 12> <Delay = 1.58>
ST_13 : Operation 99 [1/1] (0.00ns)   --->   "%m27_4_loc_load = load i16 %m27_4_loc"   --->   Operation 99 'load' 'm27_4_loc_load' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 100 [2/2] (1.58ns)   --->   "%call_ln0 = call void @case_3_Pipeline_L_s1_1, i16 %m27_4_loc_load, i8 %in_data_2, i4 %in_scalar_load, i16 %m27_7_loc"   --->   Operation 100 'call' 'call_ln0' <Predicate = true> <Delay = 1.58> <CoreType = "Generic">   --->   Generic Core

State 14 <SV = 13> <Delay = 4.91>
ST_14 : Operation 101 [1/2] (4.91ns)   --->   "%call_ln0 = call void @case_3_Pipeline_L_s1_1, i16 %m27_4_loc_load, i8 %in_data_2, i4 %in_scalar_load, i16 %m27_7_loc"   --->   Operation 101 'call' 'call_ln0' <Predicate = true> <Delay = 4.91> <CoreType = "Generic">   --->   Generic Core

State 15 <SV = 14> <Delay = 7.15>
ST_15 : Operation 102 [1/1] (0.00ns)   --->   "%add_i5025_phi_loc_load = load i9 %add_i5025_phi_loc" [case_3.cc:110]   --->   Operation 102 'load' 'add_i5025_phi_loc_load' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 103 [1/1] (0.00ns)   --->   "%phi_ln127_loc_load = load i3 %phi_ln127_loc"   --->   Operation 103 'load' 'phi_ln127_loc_load' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 104 [1/1] (0.00ns)   --->   "%m27_7_loc_load = load i16 %m27_7_loc"   --->   Operation 104 'load' 'm27_7_loc_load' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 105 [1/1] (0.00ns)   --->   "%empty_12 = trunc i9 %add_i5025_phi_loc_load" [case_3.cc:110]   --->   Operation 105 'trunc' 'empty_12' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 106 [1/1] (0.00ns)   --->   "%conv2_i3154 = sext i3 %phi_ln127_loc_load"   --->   Operation 106 'sext' 'conv2_i3154' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 107 [1/1] (3.49ns)   --->   "%mul_i3155 = mul i5 %empty_12, i5 %conv2_i3154" [case_3.cc:110]   --->   Operation 107 'mul' 'mul_i3155' <Predicate = true> <Delay = 3.49> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 108 [1/1] (0.00ns)   --->   "%shl_ln1 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i5.i9, i5 %mul_i3155, i9 0" [case_3.cc:167]   --->   Operation 108 'bitconcatenate' 'shl_ln1' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 109 [1/1] (0.00ns)   --->   "%sext_ln167 = sext i14 %shl_ln1" [case_3.cc:167]   --->   Operation 109 'sext' 'sext_ln167' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 110 [1/1] (2.07ns)   --->   "%m27 = add i16 %m27_7_loc_load, i16 %sext_ln167" [case_3.cc:167]   --->   Operation 110 'add' 'm27' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 111 [2/2] (1.58ns)   --->   "%call_ln167 = call void @case_3_Pipeline_L_s2_1, i16 %m27, i8 %in_data_8, i4 %in_scalar_load_6, i16 %m27_10_loc" [case_3.cc:167]   --->   Operation 111 'call' 'call_ln167' <Predicate = true> <Delay = 1.58> <CoreType = "Generic">   --->   Generic Core
ST_15 : Operation 112 [1/1] (0.00ns)   --->   "%conv_i1309 = sext i4 %m55"   --->   Operation 112 'sext' 'conv_i1309' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 113 [1/1] (0.00ns)   --->   "%empty_14 = trunc i9 %add_i5025_phi_loc_load" [case_3.cc:110]   --->   Operation 113 'trunc' 'empty_14' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 114 [1/1] (1.87ns)   --->   "%m114 = add i7 %empty_14, i7 %conv_i1309" [case_3.cc:110]   --->   Operation 114 'add' 'm114' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 0.00>
ST_16 : Operation 115 [1/2] (0.00ns)   --->   "%call_ln167 = call void @case_3_Pipeline_L_s2_1, i16 %m27, i8 %in_data_8, i4 %in_scalar_load_6, i16 %m27_10_loc" [case_3.cc:167]   --->   Operation 115 'call' 'call_ln167' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 17 <SV = 16> <Delay = 3.41>
ST_17 : Operation 116 [1/1] (0.00ns)   --->   "%phi_ln103_loc_load = load i12 %phi_ln103_loc"   --->   Operation 116 'load' 'phi_ln103_loc_load' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 117 [1/1] (0.00ns)   --->   "%phi_ln103_reload_cast = sext i12 %phi_ln103_loc_load"   --->   Operation 117 'sext' 'phi_ln103_reload_cast' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 118 [1/1] (0.00ns)   --->   "%add_i4863_phi_loc_load = load i9 %add_i4863_phi_loc" [case_3.cc:113]   --->   Operation 118 'load' 'add_i4863_phi_loc_load' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 119 [1/1] (0.00ns)   --->   "%conv3_i_i4798204_phi_loc_load = load i9 %conv3_i_i4798204_phi_loc"   --->   Operation 119 'load' 'conv3_i_i4798204_phi_loc_load' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 120 [1/1] (0.00ns)   --->   "%phi_ln146_loc_load = load i3 %phi_ln146_loc"   --->   Operation 120 'load' 'phi_ln146_loc_load' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 121 [1/1] (0.00ns)   --->   "%m27_10_loc_load = load i16 %m27_10_loc"   --->   Operation 121 'load' 'm27_10_loc_load' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 122 [1/1] (0.00ns)   --->   "%phi_ln146_reload_cast = sext i3 %phi_ln146_loc_load"   --->   Operation 122 'sext' 'phi_ln146_reload_cast' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 123 [1/1] (0.00ns)   --->   "%add_i4863_phi_reload_cast191 = sext i9 %add_i4863_phi_loc_load" [case_3.cc:113]   --->   Operation 123 'sext' 'add_i4863_phi_reload_cast191' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 124 [1/1] (1.82ns)   --->   "%m93 = add i10 %add_i4863_phi_reload_cast191, i10 %phi_ln146_reload_cast" [case_3.cc:113]   --->   Operation 124 'add' 'm93' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 125 [1/1] (0.00ns)   --->   "%conv_i1963 = sext i4 %in_scalar_load"   --->   Operation 125 'sext' 'conv_i1963' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 126 [1/1] (1.54ns)   --->   "%m99 = add i13 %phi_ln103_reload_cast, i13 %conv_i1963"   --->   Operation 126 'add' 'm99' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 127 [2/2] (1.58ns)   --->   "%call_ln110 = call void @case_3_Pipeline_L_n8_1_L_n8_2_L_n8_3, i16 %m27_10_loc_load, i8 %in_data_4, i8 %in_data_14, i8 %in_data_6, i8 %in_data_2, i4 %in_scalar_load_2, i9 %add_i5025_phi_loc_load, i6 %empty_13, i4 %in_scalar_load_7, i9 %conv3_i_i4798204_phi_loc_load, i13 %m99, i10 %m93, i16 %m27_13_loc, i7 %mul_i2259_phi_loc, i8 %p_phi22_loc" [case_3.cc:110]   --->   Operation 127 'call' 'call_ln110' <Predicate = true> <Delay = 1.58> <CoreType = "Generic">   --->   Generic Core
ST_17 : Operation 128 [1/1] (0.00ns)   --->   "%empty_16 = trunc i9 %add_i4863_phi_loc_load" [case_3.cc:113]   --->   Operation 128 'trunc' 'empty_16' <Predicate = true> <Delay = 0.00>

State 18 <SV = 17> <Delay = 0.00>
ST_18 : Operation 129 [1/2] (0.00ns)   --->   "%call_ln110 = call void @case_3_Pipeline_L_n8_1_L_n8_2_L_n8_3, i16 %m27_10_loc_load, i8 %in_data_4, i8 %in_data_14, i8 %in_data_6, i8 %in_data_2, i4 %in_scalar_load_2, i9 %add_i5025_phi_loc_load, i6 %empty_13, i4 %in_scalar_load_7, i9 %conv3_i_i4798204_phi_loc_load, i13 %m99, i10 %m93, i16 %m27_13_loc, i7 %mul_i2259_phi_loc, i8 %p_phi22_loc" [case_3.cc:110]   --->   Operation 129 'call' 'call_ln110' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 19 <SV = 18> <Delay = 1.58>
ST_19 : Operation 130 [1/1] (0.00ns)   --->   "%m27_13_loc_load = load i16 %m27_13_loc"   --->   Operation 130 'load' 'm27_13_loc_load' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 131 [2/2] (1.58ns)   --->   "%call_ln0 = call void @case_3_Pipeline_L_n9_1_L_n9_2, i16 %m27_13_loc_load, i8 %in_data_2, i4 %in_scalar_load_4, i16 %m27_15_loc"   --->   Operation 131 'call' 'call_ln0' <Predicate = true> <Delay = 1.58> <CoreType = "Generic">   --->   Generic Core

State 20 <SV = 19> <Delay = 0.00>
ST_20 : Operation 132 [1/2] (0.00ns)   --->   "%call_ln0 = call void @case_3_Pipeline_L_n9_1_L_n9_2, i16 %m27_13_loc_load, i8 %in_data_2, i4 %in_scalar_load_4, i16 %m27_15_loc"   --->   Operation 132 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 21 <SV = 20> <Delay = 1.58>
ST_21 : Operation 133 [1/1] (0.00ns)   --->   "%m27_15_loc_load = load i16 %m27_15_loc"   --->   Operation 133 'load' 'm27_15_loc_load' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 134 [2/2] (1.58ns)   --->   "%call_ln0 = call void @case_3_Pipeline_L_n10_1_L_n10_2_L_n10_3, i16 %m27_15_loc_load, i15 %m64, i8 %m38, i8 %add_i4277_phi_loc_load, i16 %m27_17_loc"   --->   Operation 134 'call' 'call_ln0' <Predicate = true> <Delay = 1.58> <CoreType = "Generic">   --->   Generic Core

State 22 <SV = 21> <Delay = 0.00>
ST_22 : Operation 135 [1/2] (0.00ns)   --->   "%call_ln0 = call void @case_3_Pipeline_L_n10_1_L_n10_2_L_n10_3, i16 %m27_15_loc_load, i15 %m64, i8 %m38, i8 %add_i4277_phi_loc_load, i16 %m27_17_loc"   --->   Operation 135 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 23 <SV = 22> <Delay = 1.58>
ST_23 : Operation 136 [1/1] (0.00ns)   --->   "%m27_17_loc_load = load i16 %m27_17_loc"   --->   Operation 136 'load' 'm27_17_loc_load' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 137 [2/2] (1.58ns)   --->   "%call_ln110 = call void @case_3_Pipeline_L_n11_1_L_n11_2, i16 %m27_17_loc_load, i8 %in_data_8, i4 %in_scalar_load_6, i7 %m114, i16 %m27_19_loc" [case_3.cc:110]   --->   Operation 137 'call' 'call_ln110' <Predicate = true> <Delay = 1.58> <CoreType = "Generic">   --->   Generic Core

State 24 <SV = 23> <Delay = 0.00>
ST_24 : Operation 138 [1/2] (0.00ns)   --->   "%call_ln110 = call void @case_3_Pipeline_L_n11_1_L_n11_2, i16 %m27_17_loc_load, i8 %in_data_8, i4 %in_scalar_load_6, i7 %m114, i16 %m27_19_loc" [case_3.cc:110]   --->   Operation 138 'call' 'call_ln110' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 25 <SV = 24> <Delay = 3.36>
ST_25 : Operation 139 [1/1] (0.00ns)   --->   "%conv3_i12_i4097189_phi_loc_load = load i3 %conv3_i12_i4097189_phi_loc"   --->   Operation 139 'load' 'conv3_i12_i4097189_phi_loc_load' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 140 [1/1] (0.00ns)   --->   "%m124_loc_load = load i9 %m124_loc"   --->   Operation 140 'load' 'm124_loc_load' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 141 [1/1] (0.00ns)   --->   "%mul_i2259_phi_loc_load = load i7 %mul_i2259_phi_loc" [case_3.cc:202]   --->   Operation 141 'load' 'mul_i2259_phi_loc_load' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 142 [1/1] (0.00ns)   --->   "%p_phi22_loc_load = load i8 %p_phi22_loc"   --->   Operation 142 'load' 'p_phi22_loc_load' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 143 [1/1] (0.00ns)   --->   "%m27_19_loc_load = load i16 %m27_19_loc"   --->   Operation 143 'load' 'm27_19_loc_load' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 144 [1/1] (0.00ns)   --->   "%empty_15 = trunc i7 %mul_i2259_phi_loc_load" [case_3.cc:202]   --->   Operation 144 'trunc' 'empty_15' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 145 [1/1] (1.78ns)   --->   "%m120 = add i5 %empty_15, i5 %empty_16" [case_3.cc:202]   --->   Operation 145 'add' 'm120' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 146 [2/2] (1.58ns)   --->   "%call_ln202 = call void @case_3_Pipeline_L_n12_1_L_n12_2_L_n12_3, i16 %m27_19_loc_load, i8 %in_data_0, i7 %mul_i2259_phi_loc_load, i8 %in_data_12, i8 %p_phi22_loc_load, i9 %m124_loc_load, i3 %conv3_i12_i4097189_phi_loc_load, i5 %m120, i4 %in_scalar_load_6, i16 %m27_21_loc" [case_3.cc:202]   --->   Operation 146 'call' 'call_ln202' <Predicate = true> <Delay = 1.58> <CoreType = "Generic">   --->   Generic Core

State 26 <SV = 25> <Delay = 0.00>
ST_26 : Operation 147 [1/2] (0.00ns)   --->   "%call_ln202 = call void @case_3_Pipeline_L_n12_1_L_n12_2_L_n12_3, i16 %m27_19_loc_load, i8 %in_data_0, i7 %mul_i2259_phi_loc_load, i8 %in_data_12, i8 %p_phi22_loc_load, i9 %m124_loc_load, i3 %conv3_i12_i4097189_phi_loc_load, i5 %m120, i4 %in_scalar_load_6, i16 %m27_21_loc" [case_3.cc:202]   --->   Operation 147 'call' 'call_ln202' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 27 <SV = 26> <Delay = 0.00>
ST_27 : Operation 148 [1/1] (0.00ns)   --->   "%spectopmodule_ln7 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_3" [case_3.cc:7]   --->   Operation 148 'spectopmodule' 'spectopmodule_ln7' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 149 [1/1] (0.00ns)   --->   "%specinterface_ln7 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_2, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5, i32 4294967295, i32 0, i32 0" [case_3.cc:7]   --->   Operation 149 'specinterface' 'specinterface_ln7' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 150 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %in_data_0, void @empty, i32 0, i32 0, void @empty_5, i32 4294967295, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5, i32 4294967295, i32 0, i32 0"   --->   Operation 150 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 151 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %in_data_0"   --->   Operation 151 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 152 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %in_data_1, void @empty, i32 0, i32 0, void @empty_5, i32 4294967295, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5, i32 4294967295, i32 0, i32 0"   --->   Operation 152 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 153 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %in_data_1"   --->   Operation 153 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 154 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %in_data_2, void @empty, i32 0, i32 0, void @empty_5, i32 4294967295, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5, i32 4294967295, i32 0, i32 0"   --->   Operation 154 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 155 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %in_data_2"   --->   Operation 155 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 156 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %in_data_3, void @empty, i32 0, i32 0, void @empty_5, i32 4294967295, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5, i32 4294967295, i32 0, i32 0"   --->   Operation 156 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 157 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %in_data_3"   --->   Operation 157 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 158 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %in_data_4, void @empty, i32 0, i32 0, void @empty_5, i32 4294967295, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5, i32 4294967295, i32 0, i32 0"   --->   Operation 158 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 159 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %in_data_4"   --->   Operation 159 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 160 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %in_data_5, void @empty, i32 0, i32 0, void @empty_5, i32 4294967295, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5, i32 4294967295, i32 0, i32 0"   --->   Operation 160 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 161 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %in_data_5"   --->   Operation 161 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 162 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %in_data_6, void @empty, i32 0, i32 0, void @empty_5, i32 4294967295, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5, i32 4294967295, i32 0, i32 0"   --->   Operation 162 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 163 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %in_data_6"   --->   Operation 163 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 164 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %in_data_7, void @empty, i32 0, i32 0, void @empty_5, i32 4294967295, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5, i32 4294967295, i32 0, i32 0"   --->   Operation 164 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 165 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %in_data_7"   --->   Operation 165 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 166 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %in_data_8, void @empty, i32 0, i32 0, void @empty_5, i32 4294967295, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5, i32 4294967295, i32 0, i32 0"   --->   Operation 166 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 167 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %in_data_8"   --->   Operation 167 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 168 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %in_data_9, void @empty, i32 0, i32 0, void @empty_5, i32 4294967295, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5, i32 4294967295, i32 0, i32 0"   --->   Operation 168 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 169 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %in_data_9"   --->   Operation 169 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 170 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %in_data_10, void @empty, i32 0, i32 0, void @empty_5, i32 4294967295, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5, i32 4294967295, i32 0, i32 0"   --->   Operation 170 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 171 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %in_data_10"   --->   Operation 171 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 172 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %in_data_11, void @empty, i32 0, i32 0, void @empty_5, i32 4294967295, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5, i32 4294967295, i32 0, i32 0"   --->   Operation 172 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 173 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %in_data_11"   --->   Operation 173 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 174 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %in_data_12, void @empty, i32 0, i32 0, void @empty_5, i32 4294967295, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5, i32 4294967295, i32 0, i32 0"   --->   Operation 174 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 175 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %in_data_12"   --->   Operation 175 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 176 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %in_data_13, void @empty, i32 0, i32 0, void @empty_5, i32 4294967295, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5, i32 4294967295, i32 0, i32 0"   --->   Operation 176 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 177 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %in_data_13"   --->   Operation 177 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 178 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %in_data_14, void @empty, i32 0, i32 0, void @empty_5, i32 4294967295, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5, i32 4294967295, i32 0, i32 0"   --->   Operation 178 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 179 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %in_data_14"   --->   Operation 179 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 180 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %in_data_15, void @empty, i32 0, i32 0, void @empty_5, i32 4294967295, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5, i32 4294967295, i32 0, i32 0"   --->   Operation 180 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 181 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %in_data_15"   --->   Operation 181 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 182 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i4 %in_scalar, void @empty, i32 0, i32 0, void @empty_5, i32 4294967295, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5, i32 4294967295, i32 0, i32 0"   --->   Operation 182 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 183 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %in_scalar"   --->   Operation 183 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 184 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %out_data_0"   --->   Operation 184 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 185 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %out_data_0, void @empty_4, i32 4294967295, i32 4294967295, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5, i32 4294967295, i32 0, i32 0"   --->   Operation 185 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 186 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %out_data_1"   --->   Operation 186 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 187 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %out_data_1, void @empty_4, i32 4294967295, i32 4294967295, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5, i32 4294967295, i32 0, i32 0"   --->   Operation 187 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 188 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %out_data_2"   --->   Operation 188 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 189 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %out_data_2, void @empty_4, i32 4294967295, i32 4294967295, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5, i32 4294967295, i32 0, i32 0"   --->   Operation 189 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 190 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %out_data_3"   --->   Operation 190 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 191 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %out_data_3, void @empty_4, i32 4294967295, i32 4294967295, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5, i32 4294967295, i32 0, i32 0"   --->   Operation 191 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 192 [1/1] (0.00ns)   --->   "%m27_21_loc_load = load i16 %m27_21_loc"   --->   Operation 192 'load' 'm27_21_loc_load' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 193 [1/1] (0.00ns)   --->   "%trunc_ln268 = trunc i16 %m27_21_loc_load" [case_3.cc:268]   --->   Operation 193 'trunc' 'trunc_ln268' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 194 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32, i16 %m27_21_loc_load, i32 8" [case_3.cc:269]   --->   Operation 194 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 195 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32, i16 %m27_21_loc_load, i32 15" [case_3.cc:270]   --->   Operation 195 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 196 [1/1] (0.00ns)   --->   "%write_ln268 = write void @_ssdm_op_Write.ap_none.i8P0A, i8 %out_data_0, i8 %trunc_ln268" [case_3.cc:268]   --->   Operation 196 'write' 'write_ln268' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 197 [1/1] (0.00ns)   --->   "%write_ln269 = write void @_ssdm_op_Write.ap_none.i8P0A, i8 %out_data_1, i8 %tmp_1" [case_3.cc:269]   --->   Operation 197 'write' 'write_ln269' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 198 [1/1] (0.00ns)   --->   "%write_ln270 = write void @_ssdm_op_Write.ap_none.i8P0A, i8 %out_data_2, i8 %tmp_2" [case_3.cc:270]   --->   Operation 198 'write' 'write_ln270' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 199 [1/1] (0.00ns)   --->   "%write_ln271 = write void @_ssdm_op_Write.ap_none.i8P0A, i8 %out_data_3, i8 %tmp_2" [case_3.cc:271]   --->   Operation 199 'write' 'write_ln271' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 200 [1/1] (0.00ns)   --->   "%ret_ln273 = ret" [case_3.cc:273]   --->   Operation 200 'ret' 'ret_ln273' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in_data_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ in_data_1]:  wired=1; compound=1; hidden=0; nouse=1; global=0; static=0; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[]; IO mode=ap_memory:ce=0
Port [ in_data_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ in_data_3]:  wired=1; compound=1; hidden=0; nouse=1; global=0; static=0; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[]; IO mode=ap_memory:ce=0
Port [ in_data_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ in_data_5]:  wired=1; compound=1; hidden=0; nouse=1; global=0; static=0; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[]; IO mode=ap_memory:ce=0
Port [ in_data_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ in_data_7]:  wired=1; compound=1; hidden=0; nouse=1; global=0; static=0; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[]; IO mode=ap_memory:ce=0
Port [ in_data_8]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ in_data_9]:  wired=1; compound=1; hidden=0; nouse=1; global=0; static=0; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[]; IO mode=ap_memory:ce=0
Port [ in_data_10]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ in_data_11]:  wired=1; compound=1; hidden=0; nouse=1; global=0; static=0; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[]; IO mode=ap_memory:ce=0
Port [ in_data_12]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ in_data_13]:  wired=1; compound=1; hidden=0; nouse=1; global=0; static=0; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[]; IO mode=ap_memory:ce=0
Port [ in_data_14]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ in_data_15]:  wired=1; compound=1; hidden=0; nouse=1; global=0; static=0; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[]; IO mode=ap_memory:ce=0
Port [ in_scalar]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ out_data_0]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ out_data_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ out_data_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ out_data_3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
m27_21_loc                      (alloca        ) [ 0011111111111111111111111111]
m27_19_loc                      (alloca        ) [ 0011111111111111111111111100]
m27_17_loc                      (alloca        ) [ 0011111111111111111111110000]
m27_15_loc                      (alloca        ) [ 0011111111111111111111000000]
p_phi22_loc                     (alloca        ) [ 0011111111111111111111111100]
mul_i2259_phi_loc               (alloca        ) [ 0011111111111111111111111100]
m27_13_loc                      (alloca        ) [ 0011111111111111111100000000]
m27_10_loc                      (alloca        ) [ 0011111111111111110000000000]
m27_7_loc                       (alloca        ) [ 0011111111111111000000000000]
phi_ln146_loc                   (alloca        ) [ 0011111111111111110000000000]
m27_4_loc                       (alloca        ) [ 0011111111111100000000000000]
m124_loc                        (alloca        ) [ 0011111111111111111111111100]
m27_3_loc                       (alloca        ) [ 0011111111000000000000000000]
conv3_i12_i4097189_phi_loc      (alloca        ) [ 0011111111111111111111111100]
add_i4277_phi_loc               (alloca        ) [ 0011111100000000000000000000]
conv3_i_i4798204_phi_loc        (alloca        ) [ 0011111111111111110000000000]
phi_ln127_loc                   (alloca        ) [ 0011111111111111000000000000]
add_i4863_phi_loc               (alloca        ) [ 0011111111111111110000000000]
add_i5025_phi_loc               (alloca        ) [ 0011111111111111000000000000]
m27_2_loc                       (alloca        ) [ 0011111100000000000000000000]
phi_ln103_loc                   (alloca        ) [ 0011111111111111110000000000]
m27_1_loc                       (alloca        ) [ 0011110000000000000000000000]
m64                             (alloca        ) [ 0011111111111111111111100000]
in_scalar_addr                  (getelementptr ) [ 0010000000000000000000000000]
in_scalar_addr_1                (getelementptr ) [ 0010000000000000000000000000]
in_scalar_load                  (load          ) [ 0001111111111111110000000000]
shl_ln                          (bitconcatenate) [ 0001000000000000000000000000]
in_scalar_load_1                (load          ) [ 0001000000000000000000000000]
in_scalar_addr_2                (getelementptr ) [ 0001000000000000000000000000]
call_ln94                       (call          ) [ 0000000000000000000000000000]
in_scalar_load_2                (load          ) [ 0000111111111111111000000000]
in_scalar_addr_3                (getelementptr ) [ 0000100000000000000000000000]
in_scalar_addr_4                (getelementptr ) [ 0000100000000000000000000000]
in_scalar_load_3                (load          ) [ 0000000000000000000000000000]
in_scalar_load_2_cast           (sext          ) [ 0000000000000000000000000000]
in_scalar_load_3_cast           (sext          ) [ 0000000000000000000000000000]
m38                             (mul           ) [ 0000011111111111111111100000]
in_scalar_load_4                (load          ) [ 0000011111111111111110000000]
in_scalar_addr_5                (getelementptr ) [ 0000010000000000000000000000]
in_scalar_addr_6                (getelementptr ) [ 0000010000000000000000000000]
empty_13                        (trunc         ) [ 0000011111111111111000000000]
m27_1_loc_load                  (load          ) [ 0000001000000000000000000000]
in_scalar_load_5                (load          ) [ 0000000000000000000000000000]
in_scalar_load_4_cast           (sext          ) [ 0000000000000000000000000000]
in_scalar_load_5_cast           (sext          ) [ 0000000000000000000000000000]
m43                             (add           ) [ 0000001110000000000000000000]
in_scalar_load_6                (load          ) [ 0000001111111111111111111110]
call_ln0                        (call          ) [ 0000000000000000000000000000]
in_scalar_addr_7                (getelementptr ) [ 0000000100000000000000000000]
m27_2_loc_load                  (load          ) [ 0000000010000000000000000000]
add_i4277_phi_loc_load          (load          ) [ 0000000011111111111111100000]
in_scalar_load_7                (load          ) [ 0000000011111111111000000000]
empty                           (trunc         ) [ 0000000000000000000000000000]
m55                             (add           ) [ 0000000011111111000000000000]
call_ln0                        (call          ) [ 0000000000000000000000000000]
m27_3_loc_load                  (load          ) [ 0000000000100000000000000000]
call_ln0                        (call          ) [ 0000000000000000000000000000]
call_ln0                        (call          ) [ 0000000000000000000000000000]
m27_4_loc_load                  (load          ) [ 0000000000000010000000000000]
call_ln0                        (call          ) [ 0000000000000000000000000000]
add_i5025_phi_loc_load          (load          ) [ 0000000000000000111000000000]
phi_ln127_loc_load              (load          ) [ 0000000000000000000000000000]
m27_7_loc_load                  (load          ) [ 0000000000000000000000000000]
empty_12                        (trunc         ) [ 0000000000000000000000000000]
conv2_i3154                     (sext          ) [ 0000000000000000000000000000]
mul_i3155                       (mul           ) [ 0000000000000000000000000000]
shl_ln1                         (bitconcatenate) [ 0000000000000000000000000000]
sext_ln167                      (sext          ) [ 0000000000000000000000000000]
m27                             (add           ) [ 0000000000000000100000000000]
conv_i1309                      (sext          ) [ 0000000000000000000000000000]
empty_14                        (trunc         ) [ 0000000000000000000000000000]
m114                            (add           ) [ 0000000000000000111111111000]
call_ln167                      (call          ) [ 0000000000000000000000000000]
phi_ln103_loc_load              (load          ) [ 0000000000000000000000000000]
phi_ln103_reload_cast           (sext          ) [ 0000000000000000000000000000]
add_i4863_phi_loc_load          (load          ) [ 0000000000000000000000000000]
conv3_i_i4798204_phi_loc_load   (load          ) [ 0000000000000000001000000000]
phi_ln146_loc_load              (load          ) [ 0000000000000000000000000000]
m27_10_loc_load                 (load          ) [ 0000000000000000001000000000]
phi_ln146_reload_cast           (sext          ) [ 0000000000000000000000000000]
add_i4863_phi_reload_cast191    (sext          ) [ 0000000000000000000000000000]
m93                             (add           ) [ 0000000000000000001000000000]
conv_i1963                      (sext          ) [ 0000000000000000000000000000]
m99                             (add           ) [ 0000000000000000001000000000]
empty_16                        (trunc         ) [ 0000000000000000001111111100]
call_ln110                      (call          ) [ 0000000000000000000000000000]
m27_13_loc_load                 (load          ) [ 0000000000000000000010000000]
call_ln0                        (call          ) [ 0000000000000000000000000000]
m27_15_loc_load                 (load          ) [ 0000000000000000000000100000]
call_ln0                        (call          ) [ 0000000000000000000000000000]
m27_17_loc_load                 (load          ) [ 0000000000000000000000001000]
call_ln110                      (call          ) [ 0000000000000000000000000000]
conv3_i12_i4097189_phi_loc_load (load          ) [ 0000000000000000000000000010]
m124_loc_load                   (load          ) [ 0000000000000000000000000010]
mul_i2259_phi_loc_load          (load          ) [ 0000000000000000000000000010]
p_phi22_loc_load                (load          ) [ 0000000000000000000000000010]
m27_19_loc_load                 (load          ) [ 0000000000000000000000000010]
empty_15                        (trunc         ) [ 0000000000000000000000000000]
m120                            (add           ) [ 0000000000000000000000000010]
call_ln202                      (call          ) [ 0000000000000000000000000000]
spectopmodule_ln7               (spectopmodule ) [ 0000000000000000000000000000]
specinterface_ln7               (specinterface ) [ 0000000000000000000000000000]
specinterface_ln0               (specinterface ) [ 0000000000000000000000000000]
specbitsmap_ln0                 (specbitsmap   ) [ 0000000000000000000000000000]
specinterface_ln0               (specinterface ) [ 0000000000000000000000000000]
specbitsmap_ln0                 (specbitsmap   ) [ 0000000000000000000000000000]
specinterface_ln0               (specinterface ) [ 0000000000000000000000000000]
specbitsmap_ln0                 (specbitsmap   ) [ 0000000000000000000000000000]
specinterface_ln0               (specinterface ) [ 0000000000000000000000000000]
specbitsmap_ln0                 (specbitsmap   ) [ 0000000000000000000000000000]
specinterface_ln0               (specinterface ) [ 0000000000000000000000000000]
specbitsmap_ln0                 (specbitsmap   ) [ 0000000000000000000000000000]
specinterface_ln0               (specinterface ) [ 0000000000000000000000000000]
specbitsmap_ln0                 (specbitsmap   ) [ 0000000000000000000000000000]
specinterface_ln0               (specinterface ) [ 0000000000000000000000000000]
specbitsmap_ln0                 (specbitsmap   ) [ 0000000000000000000000000000]
specinterface_ln0               (specinterface ) [ 0000000000000000000000000000]
specbitsmap_ln0                 (specbitsmap   ) [ 0000000000000000000000000000]
specinterface_ln0               (specinterface ) [ 0000000000000000000000000000]
specbitsmap_ln0                 (specbitsmap   ) [ 0000000000000000000000000000]
specinterface_ln0               (specinterface ) [ 0000000000000000000000000000]
specbitsmap_ln0                 (specbitsmap   ) [ 0000000000000000000000000000]
specinterface_ln0               (specinterface ) [ 0000000000000000000000000000]
specbitsmap_ln0                 (specbitsmap   ) [ 0000000000000000000000000000]
specinterface_ln0               (specinterface ) [ 0000000000000000000000000000]
specbitsmap_ln0                 (specbitsmap   ) [ 0000000000000000000000000000]
specinterface_ln0               (specinterface ) [ 0000000000000000000000000000]
specbitsmap_ln0                 (specbitsmap   ) [ 0000000000000000000000000000]
specinterface_ln0               (specinterface ) [ 0000000000000000000000000000]
specbitsmap_ln0                 (specbitsmap   ) [ 0000000000000000000000000000]
specinterface_ln0               (specinterface ) [ 0000000000000000000000000000]
specbitsmap_ln0                 (specbitsmap   ) [ 0000000000000000000000000000]
specinterface_ln0               (specinterface ) [ 0000000000000000000000000000]
specbitsmap_ln0                 (specbitsmap   ) [ 0000000000000000000000000000]
specinterface_ln0               (specinterface ) [ 0000000000000000000000000000]
specbitsmap_ln0                 (specbitsmap   ) [ 0000000000000000000000000000]
specbitsmap_ln0                 (specbitsmap   ) [ 0000000000000000000000000000]
specinterface_ln0               (specinterface ) [ 0000000000000000000000000000]
specbitsmap_ln0                 (specbitsmap   ) [ 0000000000000000000000000000]
specinterface_ln0               (specinterface ) [ 0000000000000000000000000000]
specbitsmap_ln0                 (specbitsmap   ) [ 0000000000000000000000000000]
specinterface_ln0               (specinterface ) [ 0000000000000000000000000000]
specbitsmap_ln0                 (specbitsmap   ) [ 0000000000000000000000000000]
specinterface_ln0               (specinterface ) [ 0000000000000000000000000000]
m27_21_loc_load                 (load          ) [ 0000000000000000000000000000]
trunc_ln268                     (trunc         ) [ 0000000000000000000000000000]
tmp_1                           (partselect    ) [ 0000000000000000000000000000]
tmp_2                           (partselect    ) [ 0000000000000000000000000000]
write_ln268                     (write         ) [ 0000000000000000000000000000]
write_ln269                     (write         ) [ 0000000000000000000000000000]
write_ln270                     (write         ) [ 0000000000000000000000000000]
write_ln271                     (write         ) [ 0000000000000000000000000000]
ret_ln273                       (ret           ) [ 0000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_data_0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_data_0"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="in_data_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_data_1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="in_data_2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_data_2"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="in_data_3">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_data_3"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="in_data_4">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_data_4"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="in_data_5">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_data_5"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="in_data_6">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_data_6"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="in_data_7">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_data_7"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="in_data_8">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_data_8"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="in_data_9">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_data_9"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="in_data_10">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_data_10"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="in_data_11">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_data_11"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="in_data_12">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_data_12"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="in_data_13">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_data_13"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="in_data_14">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_data_14"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="in_data_15">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_data_15"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="in_scalar">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_scalar"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="out_data_0">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_data_0"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="out_data_1">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_data_1"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="out_data_2">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_data_2"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="out_data_3">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_data_3"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i4.i6"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="case_3_Pipeline_L_n2_1_L_n2_2_L_n2_3"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="case_3_Pipeline_L_n3_1_L_n3_2"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="case_3_Pipeline_L_n4_1_L_n4_2_L_n4_3"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="case_3_Pipeline_L_n5_1_L_n5_2"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="case_3_Pipeline_L_m1_1_L_m1_2"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="case_3_Pipeline_L_s1_1"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i14.i5.i9"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="case_3_Pipeline_L_s2_1"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="case_3_Pipeline_L_n8_1_L_n8_2_L_n8_3"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="case_3_Pipeline_L_n9_1_L_n9_2"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="case_3_Pipeline_L_n10_1_L_n10_2_L_n10_3"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="case_3_Pipeline_L_n11_1_L_n11_2"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="case_3_Pipeline_L_n12_1_L_n12_2_L_n12_3"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i16.i32"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_none.i8P0A"/></StgValue>
</bind>
</comp>

<comp id="120" class="1004" name="m27_21_loc_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="1" slack="0"/>
<pin id="122" dir="1" index="1" bw="16" slack="24"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="m27_21_loc/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="m27_19_loc_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="1" slack="0"/>
<pin id="126" dir="1" index="1" bw="16" slack="22"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="m27_19_loc/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="m27_17_loc_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="1" slack="0"/>
<pin id="130" dir="1" index="1" bw="16" slack="20"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="m27_17_loc/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="m27_15_loc_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="1" slack="0"/>
<pin id="134" dir="1" index="1" bw="16" slack="18"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="m27_15_loc/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="p_phi22_loc_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="1" slack="0"/>
<pin id="138" dir="1" index="1" bw="8" slack="16"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_phi22_loc/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="mul_i2259_phi_loc_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="1" slack="0"/>
<pin id="142" dir="1" index="1" bw="7" slack="16"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="mul_i2259_phi_loc/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="m27_13_loc_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="1" slack="0"/>
<pin id="146" dir="1" index="1" bw="16" slack="16"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="m27_13_loc/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="m27_10_loc_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="1" slack="0"/>
<pin id="150" dir="1" index="1" bw="16" slack="14"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="m27_10_loc/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="m27_7_loc_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="1" slack="0"/>
<pin id="154" dir="1" index="1" bw="16" slack="12"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="m27_7_loc/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="phi_ln146_loc_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="1" slack="0"/>
<pin id="158" dir="1" index="1" bw="3" slack="8"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="phi_ln146_loc/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="m27_4_loc_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="1" slack="0"/>
<pin id="162" dir="1" index="1" bw="16" slack="8"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="m27_4_loc/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="m124_loc_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="1" slack="0"/>
<pin id="166" dir="1" index="1" bw="9" slack="6"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="m124_loc/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="m27_3_loc_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="1" slack="0"/>
<pin id="170" dir="1" index="1" bw="16" slack="6"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="m27_3_loc/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="conv3_i12_i4097189_phi_loc_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="1" slack="0"/>
<pin id="174" dir="1" index="1" bw="3" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv3_i12_i4097189_phi_loc/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="add_i4277_phi_loc_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="1" slack="0"/>
<pin id="178" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="add_i4277_phi_loc/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="conv3_i_i4798204_phi_loc_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="1" slack="0"/>
<pin id="182" dir="1" index="1" bw="9" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv3_i_i4798204_phi_loc/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="phi_ln127_loc_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="1" slack="0"/>
<pin id="186" dir="1" index="1" bw="3" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="phi_ln127_loc/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="add_i4863_phi_loc_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="1" slack="0"/>
<pin id="190" dir="1" index="1" bw="9" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="add_i4863_phi_loc/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="add_i5025_phi_loc_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="1" slack="0"/>
<pin id="194" dir="1" index="1" bw="9" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="add_i5025_phi_loc/1 "/>
</bind>
</comp>

<comp id="196" class="1004" name="m27_2_loc_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="1" slack="0"/>
<pin id="198" dir="1" index="1" bw="16" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="m27_2_loc/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="phi_ln103_loc_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="1" slack="0"/>
<pin id="202" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="phi_ln103_loc/1 "/>
</bind>
</comp>

<comp id="204" class="1004" name="m27_1_loc_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="1" slack="0"/>
<pin id="206" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="m27_1_loc/1 "/>
</bind>
</comp>

<comp id="208" class="1004" name="m64_alloca_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="1" slack="0"/>
<pin id="210" dir="1" index="1" bw="15" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="m64/1 "/>
</bind>
</comp>

<comp id="212" class="1004" name="write_ln268_write_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="0" slack="0"/>
<pin id="214" dir="0" index="1" bw="8" slack="0"/>
<pin id="215" dir="0" index="2" bw="8" slack="0"/>
<pin id="216" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln268/27 "/>
</bind>
</comp>

<comp id="219" class="1004" name="write_ln269_write_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="0" slack="0"/>
<pin id="221" dir="0" index="1" bw="8" slack="0"/>
<pin id="222" dir="0" index="2" bw="8" slack="0"/>
<pin id="223" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln269/27 "/>
</bind>
</comp>

<comp id="226" class="1004" name="write_ln270_write_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="0" slack="0"/>
<pin id="228" dir="0" index="1" bw="8" slack="0"/>
<pin id="229" dir="0" index="2" bw="8" slack="0"/>
<pin id="230" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln270/27 "/>
</bind>
</comp>

<comp id="233" class="1004" name="write_ln271_write_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="0" slack="0"/>
<pin id="235" dir="0" index="1" bw="8" slack="0"/>
<pin id="236" dir="0" index="2" bw="8" slack="0"/>
<pin id="237" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln271/27 "/>
</bind>
</comp>

<comp id="240" class="1004" name="in_scalar_addr_gep_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="4" slack="0"/>
<pin id="242" dir="0" index="1" bw="1" slack="0"/>
<pin id="243" dir="0" index="2" bw="5" slack="0"/>
<pin id="244" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_scalar_addr/1 "/>
</bind>
</comp>

<comp id="248" class="1004" name="grp_access_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="5" slack="0"/>
<pin id="250" dir="0" index="1" bw="4" slack="2147483647"/>
<pin id="251" dir="0" index="2" bw="0" slack="0"/>
<pin id="253" dir="0" index="4" bw="5" slack="2147483647"/>
<pin id="254" dir="0" index="5" bw="4" slack="2147483647"/>
<pin id="255" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="252" dir="1" index="3" bw="4" slack="0"/>
<pin id="256" dir="1" index="7" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="in_scalar_load/1 in_scalar_load_1/1 in_scalar_load_2/2 in_scalar_load_3/3 in_scalar_load_4/3 in_scalar_load_5/4 in_scalar_load_6/4 in_scalar_load_7/6 "/>
</bind>
</comp>

<comp id="258" class="1004" name="in_scalar_addr_1_gep_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="4" slack="0"/>
<pin id="260" dir="0" index="1" bw="1" slack="0"/>
<pin id="261" dir="0" index="2" bw="1" slack="0"/>
<pin id="262" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_scalar_addr_1/1 "/>
</bind>
</comp>

<comp id="267" class="1004" name="in_scalar_addr_2_gep_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="4" slack="0"/>
<pin id="269" dir="0" index="1" bw="1" slack="0"/>
<pin id="270" dir="0" index="2" bw="6" slack="0"/>
<pin id="271" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_scalar_addr_2/2 "/>
</bind>
</comp>

<comp id="276" class="1004" name="in_scalar_addr_3_gep_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="4" slack="0"/>
<pin id="278" dir="0" index="1" bw="1" slack="0"/>
<pin id="279" dir="0" index="2" bw="4" slack="0"/>
<pin id="280" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_scalar_addr_3/3 "/>
</bind>
</comp>

<comp id="285" class="1004" name="in_scalar_addr_4_gep_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="4" slack="0"/>
<pin id="287" dir="0" index="1" bw="1" slack="0"/>
<pin id="288" dir="0" index="2" bw="6" slack="0"/>
<pin id="289" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_scalar_addr_4/3 "/>
</bind>
</comp>

<comp id="294" class="1004" name="in_scalar_addr_5_gep_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="4" slack="0"/>
<pin id="296" dir="0" index="1" bw="1" slack="0"/>
<pin id="297" dir="0" index="2" bw="4" slack="0"/>
<pin id="298" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_scalar_addr_5/4 "/>
</bind>
</comp>

<comp id="303" class="1004" name="in_scalar_addr_6_gep_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="4" slack="0"/>
<pin id="305" dir="0" index="1" bw="1" slack="0"/>
<pin id="306" dir="0" index="2" bw="6" slack="0"/>
<pin id="307" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_scalar_addr_6/4 "/>
</bind>
</comp>

<comp id="312" class="1004" name="in_scalar_addr_7_gep_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="4" slack="0"/>
<pin id="314" dir="0" index="1" bw="1" slack="0"/>
<pin id="315" dir="0" index="2" bw="6" slack="0"/>
<pin id="316" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_scalar_addr_7/6 "/>
</bind>
</comp>

<comp id="321" class="1004" name="grp_case_3_Pipeline_L_n2_1_L_n2_2_L_n2_3_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="0" slack="0"/>
<pin id="323" dir="0" index="1" bw="10" slack="0"/>
<pin id="324" dir="0" index="2" bw="8" slack="0"/>
<pin id="325" dir="0" index="3" bw="4" slack="0"/>
<pin id="326" dir="0" index="4" bw="16" slack="1"/>
<pin id="327" dir="0" index="5" bw="12" slack="1"/>
<pin id="328" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln94/2 "/>
</bind>
</comp>

<comp id="332" class="1004" name="grp_case_3_Pipeline_L_n3_1_L_n3_2_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="0" slack="0"/>
<pin id="334" dir="0" index="1" bw="16" slack="0"/>
<pin id="335" dir="0" index="2" bw="8" slack="0"/>
<pin id="336" dir="0" index="3" bw="8" slack="0"/>
<pin id="337" dir="0" index="4" bw="8" slack="0"/>
<pin id="338" dir="0" index="5" bw="8" slack="0"/>
<pin id="339" dir="0" index="6" bw="8" slack="0"/>
<pin id="340" dir="0" index="7" bw="4" slack="2"/>
<pin id="341" dir="0" index="8" bw="8" slack="0"/>
<pin id="342" dir="0" index="9" bw="8" slack="0"/>
<pin id="343" dir="0" index="10" bw="5" slack="0"/>
<pin id="344" dir="0" index="11" bw="8" slack="1"/>
<pin id="345" dir="0" index="12" bw="4" slack="0"/>
<pin id="346" dir="0" index="13" bw="16" slack="4"/>
<pin id="347" dir="0" index="14" bw="9" slack="4"/>
<pin id="348" dir="0" index="15" bw="9" slack="4"/>
<pin id="349" dir="0" index="16" bw="3" slack="4"/>
<pin id="350" dir="0" index="17" bw="9" slack="4"/>
<pin id="351" dir="0" index="18" bw="8" slack="4"/>
<pin id="352" dir="0" index="19" bw="3" slack="4"/>
<pin id="353" dir="1" index="20" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/5 "/>
</bind>
</comp>

<comp id="363" class="1004" name="grp_case_3_Pipeline_L_n4_1_L_n4_2_L_n4_3_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="0" slack="0"/>
<pin id="365" dir="0" index="1" bw="16" slack="0"/>
<pin id="366" dir="0" index="2" bw="8" slack="0"/>
<pin id="367" dir="0" index="3" bw="5" slack="2"/>
<pin id="368" dir="0" index="4" bw="4" slack="0"/>
<pin id="369" dir="0" index="5" bw="4" slack="0"/>
<pin id="370" dir="0" index="6" bw="16" slack="6"/>
<pin id="371" dir="0" index="7" bw="9" slack="6"/>
<pin id="372" dir="1" index="8" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/7 "/>
</bind>
</comp>

<comp id="376" class="1004" name="grp_case_3_Pipeline_L_n5_1_L_n5_2_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="0" slack="0"/>
<pin id="378" dir="0" index="1" bw="16" slack="0"/>
<pin id="379" dir="0" index="2" bw="8" slack="0"/>
<pin id="380" dir="0" index="3" bw="16" slack="8"/>
<pin id="381" dir="0" index="4" bw="3" slack="8"/>
<pin id="382" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/9 "/>
</bind>
</comp>

<comp id="385" class="1004" name="grp_case_3_Pipeline_L_m1_1_L_m1_2_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="0" slack="0"/>
<pin id="387" dir="0" index="1" bw="8" slack="0"/>
<pin id="388" dir="0" index="2" bw="15" slack="2147483647"/>
<pin id="389" dir="0" index="3" bw="8" slack="0"/>
<pin id="390" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/11 "/>
</bind>
</comp>

<comp id="394" class="1004" name="grp_case_3_Pipeline_L_s1_1_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="0" slack="0"/>
<pin id="396" dir="0" index="1" bw="16" slack="0"/>
<pin id="397" dir="0" index="2" bw="8" slack="0"/>
<pin id="398" dir="0" index="3" bw="4" slack="11"/>
<pin id="399" dir="0" index="4" bw="16" slack="12"/>
<pin id="400" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/13 "/>
</bind>
</comp>

<comp id="403" class="1004" name="grp_case_3_Pipeline_L_s2_1_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="0" slack="0"/>
<pin id="405" dir="0" index="1" bw="16" slack="0"/>
<pin id="406" dir="0" index="2" bw="8" slack="0"/>
<pin id="407" dir="0" index="3" bw="4" slack="10"/>
<pin id="408" dir="0" index="4" bw="16" slack="14"/>
<pin id="409" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln167/15 "/>
</bind>
</comp>

<comp id="412" class="1004" name="grp_case_3_Pipeline_L_n8_1_L_n8_2_L_n8_3_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="0" slack="0"/>
<pin id="414" dir="0" index="1" bw="16" slack="0"/>
<pin id="415" dir="0" index="2" bw="8" slack="0"/>
<pin id="416" dir="0" index="3" bw="8" slack="0"/>
<pin id="417" dir="0" index="4" bw="8" slack="0"/>
<pin id="418" dir="0" index="5" bw="8" slack="0"/>
<pin id="419" dir="0" index="6" bw="4" slack="14"/>
<pin id="420" dir="0" index="7" bw="9" slack="2147483647"/>
<pin id="421" dir="0" index="8" bw="6" slack="13"/>
<pin id="422" dir="0" index="9" bw="4" slack="10"/>
<pin id="423" dir="0" index="10" bw="9" slack="0"/>
<pin id="424" dir="0" index="11" bw="13" slack="0"/>
<pin id="425" dir="0" index="12" bw="10" slack="0"/>
<pin id="426" dir="0" index="13" bw="16" slack="16"/>
<pin id="427" dir="0" index="14" bw="7" slack="16"/>
<pin id="428" dir="0" index="15" bw="8" slack="16"/>
<pin id="429" dir="1" index="16" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln110/17 "/>
</bind>
</comp>

<comp id="435" class="1004" name="grp_case_3_Pipeline_L_n9_1_L_n9_2_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="0" slack="0"/>
<pin id="437" dir="0" index="1" bw="16" slack="0"/>
<pin id="438" dir="0" index="2" bw="8" slack="0"/>
<pin id="439" dir="0" index="3" bw="4" slack="15"/>
<pin id="440" dir="0" index="4" bw="16" slack="18"/>
<pin id="441" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/19 "/>
</bind>
</comp>

<comp id="444" class="1004" name="grp_case_3_Pipeline_L_n10_1_L_n10_2_L_n10_3_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="0" slack="0"/>
<pin id="446" dir="0" index="1" bw="16" slack="0"/>
<pin id="447" dir="0" index="2" bw="15" slack="2147483647"/>
<pin id="448" dir="0" index="3" bw="8" slack="17"/>
<pin id="449" dir="0" index="4" bw="8" slack="2147483647"/>
<pin id="450" dir="0" index="5" bw="16" slack="20"/>
<pin id="451" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/21 "/>
</bind>
</comp>

<comp id="453" class="1004" name="grp_case_3_Pipeline_L_n11_1_L_n11_2_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="0" slack="0"/>
<pin id="455" dir="0" index="1" bw="16" slack="0"/>
<pin id="456" dir="0" index="2" bw="8" slack="0"/>
<pin id="457" dir="0" index="3" bw="4" slack="18"/>
<pin id="458" dir="0" index="4" bw="7" slack="8"/>
<pin id="459" dir="0" index="5" bw="16" slack="22"/>
<pin id="460" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln110/23 "/>
</bind>
</comp>

<comp id="463" class="1004" name="grp_case_3_Pipeline_L_n12_1_L_n12_2_L_n12_3_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="0" slack="0"/>
<pin id="465" dir="0" index="1" bw="16" slack="0"/>
<pin id="466" dir="0" index="2" bw="8" slack="0"/>
<pin id="467" dir="0" index="3" bw="7" slack="0"/>
<pin id="468" dir="0" index="4" bw="8" slack="0"/>
<pin id="469" dir="0" index="5" bw="8" slack="0"/>
<pin id="470" dir="0" index="6" bw="9" slack="0"/>
<pin id="471" dir="0" index="7" bw="3" slack="0"/>
<pin id="472" dir="0" index="8" bw="5" slack="0"/>
<pin id="473" dir="0" index="9" bw="4" slack="20"/>
<pin id="474" dir="0" index="10" bw="16" slack="24"/>
<pin id="475" dir="1" index="11" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln202/25 "/>
</bind>
</comp>

<comp id="479" class="1005" name="reg_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="4" slack="1"/>
<pin id="481" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="in_scalar_load_1 in_scalar_load_2 "/>
</bind>
</comp>

<comp id="486" class="1004" name="shl_ln_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="10" slack="0"/>
<pin id="488" dir="0" index="1" bw="4" slack="0"/>
<pin id="489" dir="0" index="2" bw="1" slack="0"/>
<pin id="490" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/2 "/>
</bind>
</comp>

<comp id="495" class="1004" name="in_scalar_load_2_cast_fu_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="4" slack="1"/>
<pin id="497" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="in_scalar_load_2_cast/4 "/>
</bind>
</comp>

<comp id="499" class="1004" name="in_scalar_load_3_cast_fu_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="4" slack="0"/>
<pin id="501" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="in_scalar_load_3_cast/4 "/>
</bind>
</comp>

<comp id="503" class="1004" name="m38_fu_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="4" slack="0"/>
<pin id="505" dir="0" index="1" bw="4" slack="0"/>
<pin id="506" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="m38/4 "/>
</bind>
</comp>

<comp id="509" class="1004" name="empty_13_fu_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="8" slack="0"/>
<pin id="511" dir="1" index="1" bw="6" slack="13"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_13/4 "/>
</bind>
</comp>

<comp id="513" class="1004" name="m27_1_loc_load_load_fu_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="16" slack="4"/>
<pin id="515" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="m27_1_loc_load/5 "/>
</bind>
</comp>

<comp id="517" class="1004" name="in_scalar_load_4_cast_fu_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="4" slack="1"/>
<pin id="519" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="in_scalar_load_4_cast/5 "/>
</bind>
</comp>

<comp id="520" class="1004" name="in_scalar_load_5_cast_fu_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="4" slack="0"/>
<pin id="522" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="in_scalar_load_5_cast/5 "/>
</bind>
</comp>

<comp id="524" class="1004" name="m43_fu_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="4" slack="0"/>
<pin id="526" dir="0" index="1" bw="4" slack="0"/>
<pin id="527" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="m43/5 "/>
</bind>
</comp>

<comp id="531" class="1004" name="m27_2_loc_load_load_fu_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="16" slack="6"/>
<pin id="533" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="m27_2_loc_load/7 "/>
</bind>
</comp>

<comp id="535" class="1004" name="add_i4277_phi_loc_load_load_fu_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="8" slack="6"/>
<pin id="537" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="add_i4277_phi_loc_load/7 "/>
</bind>
</comp>

<comp id="538" class="1004" name="empty_fu_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="8" slack="0"/>
<pin id="540" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty/7 "/>
</bind>
</comp>

<comp id="542" class="1004" name="m55_fu_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="4" slack="3"/>
<pin id="544" dir="0" index="1" bw="4" slack="0"/>
<pin id="545" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="m55/7 "/>
</bind>
</comp>

<comp id="548" class="1004" name="m27_3_loc_load_load_fu_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="16" slack="8"/>
<pin id="550" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="m27_3_loc_load/9 "/>
</bind>
</comp>

<comp id="552" class="1004" name="m27_4_loc_load_load_fu_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="16" slack="12"/>
<pin id="554" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="m27_4_loc_load/13 "/>
</bind>
</comp>

<comp id="556" class="1004" name="add_i5025_phi_loc_load_load_fu_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="9" slack="14"/>
<pin id="558" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="add_i5025_phi_loc_load/15 "/>
</bind>
</comp>

<comp id="559" class="1004" name="phi_ln127_loc_load_load_fu_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="3" slack="14"/>
<pin id="561" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="phi_ln127_loc_load/15 "/>
</bind>
</comp>

<comp id="562" class="1004" name="m27_7_loc_load_load_fu_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="16" slack="14"/>
<pin id="564" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="m27_7_loc_load/15 "/>
</bind>
</comp>

<comp id="565" class="1004" name="empty_12_fu_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="9" slack="0"/>
<pin id="567" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_12/15 "/>
</bind>
</comp>

<comp id="569" class="1004" name="conv2_i3154_fu_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="3" slack="0"/>
<pin id="571" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="conv2_i3154/15 "/>
</bind>
</comp>

<comp id="573" class="1004" name="mul_i3155_fu_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="5" slack="0"/>
<pin id="575" dir="0" index="1" bw="3" slack="0"/>
<pin id="576" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_i3155/15 "/>
</bind>
</comp>

<comp id="579" class="1004" name="shl_ln1_fu_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="14" slack="0"/>
<pin id="581" dir="0" index="1" bw="5" slack="0"/>
<pin id="582" dir="0" index="2" bw="1" slack="0"/>
<pin id="583" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1/15 "/>
</bind>
</comp>

<comp id="587" class="1004" name="sext_ln167_fu_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="14" slack="0"/>
<pin id="589" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln167/15 "/>
</bind>
</comp>

<comp id="591" class="1004" name="m27_fu_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="16" slack="0"/>
<pin id="593" dir="0" index="1" bw="14" slack="0"/>
<pin id="594" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="m27/15 "/>
</bind>
</comp>

<comp id="598" class="1004" name="conv_i1309_fu_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="4" slack="8"/>
<pin id="600" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="conv_i1309/15 "/>
</bind>
</comp>

<comp id="601" class="1004" name="empty_14_fu_601">
<pin_list>
<pin id="602" dir="0" index="0" bw="9" slack="0"/>
<pin id="603" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_14/15 "/>
</bind>
</comp>

<comp id="605" class="1004" name="m114_fu_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="7" slack="0"/>
<pin id="607" dir="0" index="1" bw="4" slack="0"/>
<pin id="608" dir="1" index="2" bw="7" slack="8"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="m114/15 "/>
</bind>
</comp>

<comp id="611" class="1004" name="phi_ln103_loc_load_load_fu_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="12" slack="16"/>
<pin id="613" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="phi_ln103_loc_load/17 "/>
</bind>
</comp>

<comp id="614" class="1004" name="phi_ln103_reload_cast_fu_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="12" slack="0"/>
<pin id="616" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="phi_ln103_reload_cast/17 "/>
</bind>
</comp>

<comp id="618" class="1004" name="add_i4863_phi_loc_load_load_fu_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="9" slack="16"/>
<pin id="620" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="add_i4863_phi_loc_load/17 "/>
</bind>
</comp>

<comp id="621" class="1004" name="conv3_i_i4798204_phi_loc_load_load_fu_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="9" slack="16"/>
<pin id="623" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv3_i_i4798204_phi_loc_load/17 "/>
</bind>
</comp>

<comp id="625" class="1004" name="phi_ln146_loc_load_load_fu_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="3" slack="16"/>
<pin id="627" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="phi_ln146_loc_load/17 "/>
</bind>
</comp>

<comp id="628" class="1004" name="m27_10_loc_load_load_fu_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="16" slack="16"/>
<pin id="630" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="m27_10_loc_load/17 "/>
</bind>
</comp>

<comp id="632" class="1004" name="phi_ln146_reload_cast_fu_632">
<pin_list>
<pin id="633" dir="0" index="0" bw="3" slack="0"/>
<pin id="634" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="phi_ln146_reload_cast/17 "/>
</bind>
</comp>

<comp id="636" class="1004" name="add_i4863_phi_reload_cast191_fu_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="9" slack="0"/>
<pin id="638" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="add_i4863_phi_reload_cast191/17 "/>
</bind>
</comp>

<comp id="640" class="1004" name="m93_fu_640">
<pin_list>
<pin id="641" dir="0" index="0" bw="9" slack="0"/>
<pin id="642" dir="0" index="1" bw="3" slack="0"/>
<pin id="643" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="m93/17 "/>
</bind>
</comp>

<comp id="647" class="1004" name="conv_i1963_fu_647">
<pin_list>
<pin id="648" dir="0" index="0" bw="4" slack="15"/>
<pin id="649" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="conv_i1963/17 "/>
</bind>
</comp>

<comp id="650" class="1004" name="m99_fu_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="12" slack="0"/>
<pin id="652" dir="0" index="1" bw="4" slack="0"/>
<pin id="653" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="m99/17 "/>
</bind>
</comp>

<comp id="657" class="1004" name="empty_16_fu_657">
<pin_list>
<pin id="658" dir="0" index="0" bw="9" slack="0"/>
<pin id="659" dir="1" index="1" bw="5" slack="8"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_16/17 "/>
</bind>
</comp>

<comp id="661" class="1004" name="m27_13_loc_load_load_fu_661">
<pin_list>
<pin id="662" dir="0" index="0" bw="16" slack="18"/>
<pin id="663" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="m27_13_loc_load/19 "/>
</bind>
</comp>

<comp id="665" class="1004" name="m27_15_loc_load_load_fu_665">
<pin_list>
<pin id="666" dir="0" index="0" bw="16" slack="20"/>
<pin id="667" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="m27_15_loc_load/21 "/>
</bind>
</comp>

<comp id="669" class="1004" name="m27_17_loc_load_load_fu_669">
<pin_list>
<pin id="670" dir="0" index="0" bw="16" slack="22"/>
<pin id="671" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="m27_17_loc_load/23 "/>
</bind>
</comp>

<comp id="673" class="1004" name="conv3_i12_i4097189_phi_loc_load_load_fu_673">
<pin_list>
<pin id="674" dir="0" index="0" bw="3" slack="24"/>
<pin id="675" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv3_i12_i4097189_phi_loc_load/25 "/>
</bind>
</comp>

<comp id="677" class="1004" name="m124_loc_load_load_fu_677">
<pin_list>
<pin id="678" dir="0" index="0" bw="9" slack="24"/>
<pin id="679" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="m124_loc_load/25 "/>
</bind>
</comp>

<comp id="681" class="1004" name="mul_i2259_phi_loc_load_load_fu_681">
<pin_list>
<pin id="682" dir="0" index="0" bw="7" slack="24"/>
<pin id="683" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="mul_i2259_phi_loc_load/25 "/>
</bind>
</comp>

<comp id="685" class="1004" name="p_phi22_loc_load_load_fu_685">
<pin_list>
<pin id="686" dir="0" index="0" bw="8" slack="24"/>
<pin id="687" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_phi22_loc_load/25 "/>
</bind>
</comp>

<comp id="689" class="1004" name="m27_19_loc_load_load_fu_689">
<pin_list>
<pin id="690" dir="0" index="0" bw="16" slack="24"/>
<pin id="691" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="m27_19_loc_load/25 "/>
</bind>
</comp>

<comp id="693" class="1004" name="empty_15_fu_693">
<pin_list>
<pin id="694" dir="0" index="0" bw="7" slack="0"/>
<pin id="695" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_15/25 "/>
</bind>
</comp>

<comp id="697" class="1004" name="m120_fu_697">
<pin_list>
<pin id="698" dir="0" index="0" bw="5" slack="0"/>
<pin id="699" dir="0" index="1" bw="5" slack="8"/>
<pin id="700" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="m120/25 "/>
</bind>
</comp>

<comp id="703" class="1004" name="m27_21_loc_load_load_fu_703">
<pin_list>
<pin id="704" dir="0" index="0" bw="16" slack="26"/>
<pin id="705" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="m27_21_loc_load/27 "/>
</bind>
</comp>

<comp id="706" class="1004" name="trunc_ln268_fu_706">
<pin_list>
<pin id="707" dir="0" index="0" bw="16" slack="0"/>
<pin id="708" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln268/27 "/>
</bind>
</comp>

<comp id="711" class="1004" name="tmp_1_fu_711">
<pin_list>
<pin id="712" dir="0" index="0" bw="8" slack="0"/>
<pin id="713" dir="0" index="1" bw="16" slack="0"/>
<pin id="714" dir="0" index="2" bw="5" slack="0"/>
<pin id="715" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/27 "/>
</bind>
</comp>

<comp id="720" class="1004" name="tmp_2_fu_720">
<pin_list>
<pin id="721" dir="0" index="0" bw="8" slack="0"/>
<pin id="722" dir="0" index="1" bw="16" slack="0"/>
<pin id="723" dir="0" index="2" bw="5" slack="0"/>
<pin id="724" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_2/27 "/>
</bind>
</comp>

<comp id="730" class="1005" name="m27_21_loc_reg_730">
<pin_list>
<pin id="731" dir="0" index="0" bw="16" slack="24"/>
<pin id="732" dir="1" index="1" bw="16" slack="24"/>
</pin_list>
<bind>
<opset="m27_21_loc "/>
</bind>
</comp>

<comp id="736" class="1005" name="m27_19_loc_reg_736">
<pin_list>
<pin id="737" dir="0" index="0" bw="16" slack="22"/>
<pin id="738" dir="1" index="1" bw="16" slack="22"/>
</pin_list>
<bind>
<opset="m27_19_loc "/>
</bind>
</comp>

<comp id="742" class="1005" name="m27_17_loc_reg_742">
<pin_list>
<pin id="743" dir="0" index="0" bw="16" slack="20"/>
<pin id="744" dir="1" index="1" bw="16" slack="20"/>
</pin_list>
<bind>
<opset="m27_17_loc "/>
</bind>
</comp>

<comp id="748" class="1005" name="m27_15_loc_reg_748">
<pin_list>
<pin id="749" dir="0" index="0" bw="16" slack="18"/>
<pin id="750" dir="1" index="1" bw="16" slack="18"/>
</pin_list>
<bind>
<opset="m27_15_loc "/>
</bind>
</comp>

<comp id="754" class="1005" name="p_phi22_loc_reg_754">
<pin_list>
<pin id="755" dir="0" index="0" bw="8" slack="16"/>
<pin id="756" dir="1" index="1" bw="8" slack="16"/>
</pin_list>
<bind>
<opset="p_phi22_loc "/>
</bind>
</comp>

<comp id="760" class="1005" name="mul_i2259_phi_loc_reg_760">
<pin_list>
<pin id="761" dir="0" index="0" bw="7" slack="16"/>
<pin id="762" dir="1" index="1" bw="7" slack="16"/>
</pin_list>
<bind>
<opset="mul_i2259_phi_loc "/>
</bind>
</comp>

<comp id="766" class="1005" name="m27_13_loc_reg_766">
<pin_list>
<pin id="767" dir="0" index="0" bw="16" slack="16"/>
<pin id="768" dir="1" index="1" bw="16" slack="16"/>
</pin_list>
<bind>
<opset="m27_13_loc "/>
</bind>
</comp>

<comp id="772" class="1005" name="m27_10_loc_reg_772">
<pin_list>
<pin id="773" dir="0" index="0" bw="16" slack="14"/>
<pin id="774" dir="1" index="1" bw="16" slack="14"/>
</pin_list>
<bind>
<opset="m27_10_loc "/>
</bind>
</comp>

<comp id="778" class="1005" name="m27_7_loc_reg_778">
<pin_list>
<pin id="779" dir="0" index="0" bw="16" slack="12"/>
<pin id="780" dir="1" index="1" bw="16" slack="12"/>
</pin_list>
<bind>
<opset="m27_7_loc "/>
</bind>
</comp>

<comp id="784" class="1005" name="phi_ln146_loc_reg_784">
<pin_list>
<pin id="785" dir="0" index="0" bw="3" slack="8"/>
<pin id="786" dir="1" index="1" bw="3" slack="8"/>
</pin_list>
<bind>
<opset="phi_ln146_loc "/>
</bind>
</comp>

<comp id="790" class="1005" name="m27_4_loc_reg_790">
<pin_list>
<pin id="791" dir="0" index="0" bw="16" slack="8"/>
<pin id="792" dir="1" index="1" bw="16" slack="8"/>
</pin_list>
<bind>
<opset="m27_4_loc "/>
</bind>
</comp>

<comp id="796" class="1005" name="m124_loc_reg_796">
<pin_list>
<pin id="797" dir="0" index="0" bw="9" slack="6"/>
<pin id="798" dir="1" index="1" bw="9" slack="6"/>
</pin_list>
<bind>
<opset="m124_loc "/>
</bind>
</comp>

<comp id="802" class="1005" name="m27_3_loc_reg_802">
<pin_list>
<pin id="803" dir="0" index="0" bw="16" slack="6"/>
<pin id="804" dir="1" index="1" bw="16" slack="6"/>
</pin_list>
<bind>
<opset="m27_3_loc "/>
</bind>
</comp>

<comp id="808" class="1005" name="conv3_i12_i4097189_phi_loc_reg_808">
<pin_list>
<pin id="809" dir="0" index="0" bw="3" slack="4"/>
<pin id="810" dir="1" index="1" bw="3" slack="4"/>
</pin_list>
<bind>
<opset="conv3_i12_i4097189_phi_loc "/>
</bind>
</comp>

<comp id="814" class="1005" name="add_i4277_phi_loc_reg_814">
<pin_list>
<pin id="815" dir="0" index="0" bw="8" slack="4"/>
<pin id="816" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="add_i4277_phi_loc "/>
</bind>
</comp>

<comp id="820" class="1005" name="conv3_i_i4798204_phi_loc_reg_820">
<pin_list>
<pin id="821" dir="0" index="0" bw="9" slack="4"/>
<pin id="822" dir="1" index="1" bw="9" slack="4"/>
</pin_list>
<bind>
<opset="conv3_i_i4798204_phi_loc "/>
</bind>
</comp>

<comp id="826" class="1005" name="phi_ln127_loc_reg_826">
<pin_list>
<pin id="827" dir="0" index="0" bw="3" slack="4"/>
<pin id="828" dir="1" index="1" bw="3" slack="4"/>
</pin_list>
<bind>
<opset="phi_ln127_loc "/>
</bind>
</comp>

<comp id="832" class="1005" name="add_i4863_phi_loc_reg_832">
<pin_list>
<pin id="833" dir="0" index="0" bw="9" slack="4"/>
<pin id="834" dir="1" index="1" bw="9" slack="4"/>
</pin_list>
<bind>
<opset="add_i4863_phi_loc "/>
</bind>
</comp>

<comp id="838" class="1005" name="add_i5025_phi_loc_reg_838">
<pin_list>
<pin id="839" dir="0" index="0" bw="9" slack="4"/>
<pin id="840" dir="1" index="1" bw="9" slack="4"/>
</pin_list>
<bind>
<opset="add_i5025_phi_loc "/>
</bind>
</comp>

<comp id="844" class="1005" name="m27_2_loc_reg_844">
<pin_list>
<pin id="845" dir="0" index="0" bw="16" slack="4"/>
<pin id="846" dir="1" index="1" bw="16" slack="4"/>
</pin_list>
<bind>
<opset="m27_2_loc "/>
</bind>
</comp>

<comp id="850" class="1005" name="phi_ln103_loc_reg_850">
<pin_list>
<pin id="851" dir="0" index="0" bw="12" slack="1"/>
<pin id="852" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="phi_ln103_loc "/>
</bind>
</comp>

<comp id="856" class="1005" name="m27_1_loc_reg_856">
<pin_list>
<pin id="857" dir="0" index="0" bw="16" slack="1"/>
<pin id="858" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="m27_1_loc "/>
</bind>
</comp>

<comp id="862" class="1005" name="in_scalar_addr_reg_862">
<pin_list>
<pin id="863" dir="0" index="0" bw="5" slack="1"/>
<pin id="864" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="in_scalar_addr "/>
</bind>
</comp>

<comp id="867" class="1005" name="in_scalar_addr_1_reg_867">
<pin_list>
<pin id="868" dir="0" index="0" bw="5" slack="1"/>
<pin id="869" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="in_scalar_addr_1 "/>
</bind>
</comp>

<comp id="872" class="1005" name="in_scalar_load_reg_872">
<pin_list>
<pin id="873" dir="0" index="0" bw="4" slack="11"/>
<pin id="874" dir="1" index="1" bw="4" slack="11"/>
</pin_list>
<bind>
<opset="in_scalar_load "/>
</bind>
</comp>

<comp id="878" class="1005" name="shl_ln_reg_878">
<pin_list>
<pin id="879" dir="0" index="0" bw="10" slack="1"/>
<pin id="880" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln "/>
</bind>
</comp>

<comp id="883" class="1005" name="in_scalar_addr_2_reg_883">
<pin_list>
<pin id="884" dir="0" index="0" bw="5" slack="1"/>
<pin id="885" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="in_scalar_addr_2 "/>
</bind>
</comp>

<comp id="888" class="1005" name="in_scalar_addr_3_reg_888">
<pin_list>
<pin id="889" dir="0" index="0" bw="5" slack="1"/>
<pin id="890" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="in_scalar_addr_3 "/>
</bind>
</comp>

<comp id="893" class="1005" name="in_scalar_addr_4_reg_893">
<pin_list>
<pin id="894" dir="0" index="0" bw="5" slack="1"/>
<pin id="895" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="in_scalar_addr_4 "/>
</bind>
</comp>

<comp id="898" class="1005" name="m38_reg_898">
<pin_list>
<pin id="899" dir="0" index="0" bw="8" slack="1"/>
<pin id="900" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="m38 "/>
</bind>
</comp>

<comp id="904" class="1005" name="in_scalar_load_4_reg_904">
<pin_list>
<pin id="905" dir="0" index="0" bw="4" slack="1"/>
<pin id="906" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="in_scalar_load_4 "/>
</bind>
</comp>

<comp id="911" class="1005" name="in_scalar_addr_5_reg_911">
<pin_list>
<pin id="912" dir="0" index="0" bw="5" slack="1"/>
<pin id="913" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="in_scalar_addr_5 "/>
</bind>
</comp>

<comp id="916" class="1005" name="in_scalar_addr_6_reg_916">
<pin_list>
<pin id="917" dir="0" index="0" bw="5" slack="1"/>
<pin id="918" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="in_scalar_addr_6 "/>
</bind>
</comp>

<comp id="921" class="1005" name="empty_13_reg_921">
<pin_list>
<pin id="922" dir="0" index="0" bw="6" slack="13"/>
<pin id="923" dir="1" index="1" bw="6" slack="13"/>
</pin_list>
<bind>
<opset="empty_13 "/>
</bind>
</comp>

<comp id="929" class="1005" name="m43_reg_929">
<pin_list>
<pin id="930" dir="0" index="0" bw="5" slack="1"/>
<pin id="931" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="m43 "/>
</bind>
</comp>

<comp id="935" class="1005" name="in_scalar_load_6_reg_935">
<pin_list>
<pin id="936" dir="0" index="0" bw="4" slack="1"/>
<pin id="937" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="in_scalar_load_6 "/>
</bind>
</comp>

<comp id="943" class="1005" name="in_scalar_addr_7_reg_943">
<pin_list>
<pin id="944" dir="0" index="0" bw="5" slack="1"/>
<pin id="945" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="in_scalar_addr_7 "/>
</bind>
</comp>

<comp id="954" class="1005" name="in_scalar_load_7_reg_954">
<pin_list>
<pin id="955" dir="0" index="0" bw="4" slack="1"/>
<pin id="956" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="in_scalar_load_7 "/>
</bind>
</comp>

<comp id="960" class="1005" name="m55_reg_960">
<pin_list>
<pin id="961" dir="0" index="0" bw="4" slack="1"/>
<pin id="962" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="m55 "/>
</bind>
</comp>

<comp id="975" class="1005" name="m27_reg_975">
<pin_list>
<pin id="976" dir="0" index="0" bw="16" slack="1"/>
<pin id="977" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="m27 "/>
</bind>
</comp>

<comp id="980" class="1005" name="m114_reg_980">
<pin_list>
<pin id="981" dir="0" index="0" bw="7" slack="8"/>
<pin id="982" dir="1" index="1" bw="7" slack="8"/>
</pin_list>
<bind>
<opset="m114 "/>
</bind>
</comp>

<comp id="991" class="1005" name="m93_reg_991">
<pin_list>
<pin id="992" dir="0" index="0" bw="10" slack="1"/>
<pin id="993" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="m93 "/>
</bind>
</comp>

<comp id="996" class="1005" name="m99_reg_996">
<pin_list>
<pin id="997" dir="0" index="0" bw="13" slack="1"/>
<pin id="998" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="m99 "/>
</bind>
</comp>

<comp id="1001" class="1005" name="empty_16_reg_1001">
<pin_list>
<pin id="1002" dir="0" index="0" bw="5" slack="8"/>
<pin id="1003" dir="1" index="1" bw="5" slack="8"/>
</pin_list>
<bind>
<opset="empty_16 "/>
</bind>
</comp>

<comp id="1030" class="1005" name="m120_reg_1030">
<pin_list>
<pin id="1031" dir="0" index="0" bw="5" slack="1"/>
<pin id="1032" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="m120 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="123"><net_src comp="42" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="127"><net_src comp="42" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="131"><net_src comp="42" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="135"><net_src comp="42" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="139"><net_src comp="42" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="143"><net_src comp="42" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="147"><net_src comp="42" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="151"><net_src comp="42" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="155"><net_src comp="42" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="159"><net_src comp="42" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="163"><net_src comp="42" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="167"><net_src comp="42" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="171"><net_src comp="42" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="175"><net_src comp="42" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="179"><net_src comp="42" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="183"><net_src comp="42" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="187"><net_src comp="42" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="191"><net_src comp="42" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="195"><net_src comp="42" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="199"><net_src comp="42" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="203"><net_src comp="42" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="207"><net_src comp="42" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="211"><net_src comp="42" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="217"><net_src comp="118" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="218"><net_src comp="34" pin="0"/><net_sink comp="212" pin=1"/></net>

<net id="224"><net_src comp="118" pin="0"/><net_sink comp="219" pin=0"/></net>

<net id="225"><net_src comp="36" pin="0"/><net_sink comp="219" pin=1"/></net>

<net id="231"><net_src comp="118" pin="0"/><net_sink comp="226" pin=0"/></net>

<net id="232"><net_src comp="38" pin="0"/><net_sink comp="226" pin=1"/></net>

<net id="238"><net_src comp="118" pin="0"/><net_sink comp="233" pin=0"/></net>

<net id="239"><net_src comp="40" pin="0"/><net_sink comp="233" pin=1"/></net>

<net id="245"><net_src comp="32" pin="0"/><net_sink comp="240" pin=0"/></net>

<net id="246"><net_src comp="44" pin="0"/><net_sink comp="240" pin=1"/></net>

<net id="247"><net_src comp="46" pin="0"/><net_sink comp="240" pin=2"/></net>

<net id="257"><net_src comp="240" pin="3"/><net_sink comp="248" pin=2"/></net>

<net id="263"><net_src comp="32" pin="0"/><net_sink comp="258" pin=0"/></net>

<net id="264"><net_src comp="44" pin="0"/><net_sink comp="258" pin=1"/></net>

<net id="265"><net_src comp="42" pin="0"/><net_sink comp="258" pin=2"/></net>

<net id="266"><net_src comp="258" pin="3"/><net_sink comp="248" pin=0"/></net>

<net id="272"><net_src comp="32" pin="0"/><net_sink comp="267" pin=0"/></net>

<net id="273"><net_src comp="44" pin="0"/><net_sink comp="267" pin=1"/></net>

<net id="274"><net_src comp="54" pin="0"/><net_sink comp="267" pin=2"/></net>

<net id="275"><net_src comp="267" pin="3"/><net_sink comp="248" pin=0"/></net>

<net id="281"><net_src comp="32" pin="0"/><net_sink comp="276" pin=0"/></net>

<net id="282"><net_src comp="44" pin="0"/><net_sink comp="276" pin=1"/></net>

<net id="283"><net_src comp="56" pin="0"/><net_sink comp="276" pin=2"/></net>

<net id="284"><net_src comp="276" pin="3"/><net_sink comp="248" pin=0"/></net>

<net id="290"><net_src comp="32" pin="0"/><net_sink comp="285" pin=0"/></net>

<net id="291"><net_src comp="44" pin="0"/><net_sink comp="285" pin=1"/></net>

<net id="292"><net_src comp="58" pin="0"/><net_sink comp="285" pin=2"/></net>

<net id="293"><net_src comp="285" pin="3"/><net_sink comp="248" pin=2"/></net>

<net id="299"><net_src comp="32" pin="0"/><net_sink comp="294" pin=0"/></net>

<net id="300"><net_src comp="44" pin="0"/><net_sink comp="294" pin=1"/></net>

<net id="301"><net_src comp="60" pin="0"/><net_sink comp="294" pin=2"/></net>

<net id="302"><net_src comp="294" pin="3"/><net_sink comp="248" pin=0"/></net>

<net id="308"><net_src comp="32" pin="0"/><net_sink comp="303" pin=0"/></net>

<net id="309"><net_src comp="44" pin="0"/><net_sink comp="303" pin=1"/></net>

<net id="310"><net_src comp="62" pin="0"/><net_sink comp="303" pin=2"/></net>

<net id="311"><net_src comp="303" pin="3"/><net_sink comp="248" pin=2"/></net>

<net id="317"><net_src comp="32" pin="0"/><net_sink comp="312" pin=0"/></net>

<net id="318"><net_src comp="44" pin="0"/><net_sink comp="312" pin=1"/></net>

<net id="319"><net_src comp="66" pin="0"/><net_sink comp="312" pin=2"/></net>

<net id="320"><net_src comp="312" pin="3"/><net_sink comp="248" pin=2"/></net>

<net id="329"><net_src comp="52" pin="0"/><net_sink comp="321" pin=0"/></net>

<net id="330"><net_src comp="16" pin="0"/><net_sink comp="321" pin=2"/></net>

<net id="331"><net_src comp="248" pin="3"/><net_sink comp="321" pin=3"/></net>

<net id="354"><net_src comp="64" pin="0"/><net_sink comp="332" pin=0"/></net>

<net id="355"><net_src comp="0" pin="0"/><net_sink comp="332" pin=2"/></net>

<net id="356"><net_src comp="12" pin="0"/><net_sink comp="332" pin=3"/></net>

<net id="357"><net_src comp="20" pin="0"/><net_sink comp="332" pin=4"/></net>

<net id="358"><net_src comp="4" pin="0"/><net_sink comp="332" pin=5"/></net>

<net id="359"><net_src comp="28" pin="0"/><net_sink comp="332" pin=6"/></net>

<net id="360"><net_src comp="16" pin="0"/><net_sink comp="332" pin=8"/></net>

<net id="361"><net_src comp="8" pin="0"/><net_sink comp="332" pin=9"/></net>

<net id="362"><net_src comp="248" pin="7"/><net_sink comp="332" pin=12"/></net>

<net id="373"><net_src comp="68" pin="0"/><net_sink comp="363" pin=0"/></net>

<net id="374"><net_src comp="24" pin="0"/><net_sink comp="363" pin=2"/></net>

<net id="375"><net_src comp="248" pin="7"/><net_sink comp="363" pin=4"/></net>

<net id="383"><net_src comp="70" pin="0"/><net_sink comp="376" pin=0"/></net>

<net id="384"><net_src comp="0" pin="0"/><net_sink comp="376" pin=2"/></net>

<net id="391"><net_src comp="72" pin="0"/><net_sink comp="385" pin=0"/></net>

<net id="392"><net_src comp="0" pin="0"/><net_sink comp="385" pin=1"/></net>

<net id="393"><net_src comp="4" pin="0"/><net_sink comp="385" pin=3"/></net>

<net id="401"><net_src comp="74" pin="0"/><net_sink comp="394" pin=0"/></net>

<net id="402"><net_src comp="4" pin="0"/><net_sink comp="394" pin=2"/></net>

<net id="410"><net_src comp="80" pin="0"/><net_sink comp="403" pin=0"/></net>

<net id="411"><net_src comp="16" pin="0"/><net_sink comp="403" pin=2"/></net>

<net id="430"><net_src comp="82" pin="0"/><net_sink comp="412" pin=0"/></net>

<net id="431"><net_src comp="8" pin="0"/><net_sink comp="412" pin=2"/></net>

<net id="432"><net_src comp="28" pin="0"/><net_sink comp="412" pin=3"/></net>

<net id="433"><net_src comp="12" pin="0"/><net_sink comp="412" pin=4"/></net>

<net id="434"><net_src comp="4" pin="0"/><net_sink comp="412" pin=5"/></net>

<net id="442"><net_src comp="84" pin="0"/><net_sink comp="435" pin=0"/></net>

<net id="443"><net_src comp="4" pin="0"/><net_sink comp="435" pin=2"/></net>

<net id="452"><net_src comp="86" pin="0"/><net_sink comp="444" pin=0"/></net>

<net id="461"><net_src comp="88" pin="0"/><net_sink comp="453" pin=0"/></net>

<net id="462"><net_src comp="16" pin="0"/><net_sink comp="453" pin=2"/></net>

<net id="476"><net_src comp="90" pin="0"/><net_sink comp="463" pin=0"/></net>

<net id="477"><net_src comp="0" pin="0"/><net_sink comp="463" pin=2"/></net>

<net id="478"><net_src comp="24" pin="0"/><net_sink comp="463" pin=4"/></net>

<net id="482"><net_src comp="248" pin="3"/><net_sink comp="479" pin=0"/></net>

<net id="483"><net_src comp="479" pin="1"/><net_sink comp="321" pin=3"/></net>

<net id="484"><net_src comp="479" pin="1"/><net_sink comp="332" pin=7"/></net>

<net id="485"><net_src comp="479" pin="1"/><net_sink comp="412" pin=6"/></net>

<net id="491"><net_src comp="48" pin="0"/><net_sink comp="486" pin=0"/></net>

<net id="492"><net_src comp="248" pin="7"/><net_sink comp="486" pin=1"/></net>

<net id="493"><net_src comp="50" pin="0"/><net_sink comp="486" pin=2"/></net>

<net id="494"><net_src comp="486" pin="3"/><net_sink comp="321" pin=1"/></net>

<net id="498"><net_src comp="479" pin="1"/><net_sink comp="495" pin=0"/></net>

<net id="502"><net_src comp="248" pin="3"/><net_sink comp="499" pin=0"/></net>

<net id="507"><net_src comp="499" pin="1"/><net_sink comp="503" pin=0"/></net>

<net id="508"><net_src comp="495" pin="1"/><net_sink comp="503" pin=1"/></net>

<net id="512"><net_src comp="503" pin="2"/><net_sink comp="509" pin=0"/></net>

<net id="516"><net_src comp="513" pin="1"/><net_sink comp="332" pin=1"/></net>

<net id="523"><net_src comp="248" pin="3"/><net_sink comp="520" pin=0"/></net>

<net id="528"><net_src comp="520" pin="1"/><net_sink comp="524" pin=0"/></net>

<net id="529"><net_src comp="517" pin="1"/><net_sink comp="524" pin=1"/></net>

<net id="530"><net_src comp="524" pin="2"/><net_sink comp="332" pin=10"/></net>

<net id="534"><net_src comp="531" pin="1"/><net_sink comp="363" pin=1"/></net>

<net id="541"><net_src comp="535" pin="1"/><net_sink comp="538" pin=0"/></net>

<net id="546"><net_src comp="538" pin="1"/><net_sink comp="542" pin=1"/></net>

<net id="547"><net_src comp="542" pin="2"/><net_sink comp="363" pin=5"/></net>

<net id="551"><net_src comp="548" pin="1"/><net_sink comp="376" pin=1"/></net>

<net id="555"><net_src comp="552" pin="1"/><net_sink comp="394" pin=1"/></net>

<net id="568"><net_src comp="556" pin="1"/><net_sink comp="565" pin=0"/></net>

<net id="572"><net_src comp="559" pin="1"/><net_sink comp="569" pin=0"/></net>

<net id="577"><net_src comp="565" pin="1"/><net_sink comp="573" pin=0"/></net>

<net id="578"><net_src comp="569" pin="1"/><net_sink comp="573" pin=1"/></net>

<net id="584"><net_src comp="76" pin="0"/><net_sink comp="579" pin=0"/></net>

<net id="585"><net_src comp="573" pin="2"/><net_sink comp="579" pin=1"/></net>

<net id="586"><net_src comp="78" pin="0"/><net_sink comp="579" pin=2"/></net>

<net id="590"><net_src comp="579" pin="3"/><net_sink comp="587" pin=0"/></net>

<net id="595"><net_src comp="562" pin="1"/><net_sink comp="591" pin=0"/></net>

<net id="596"><net_src comp="587" pin="1"/><net_sink comp="591" pin=1"/></net>

<net id="597"><net_src comp="591" pin="2"/><net_sink comp="403" pin=1"/></net>

<net id="604"><net_src comp="556" pin="1"/><net_sink comp="601" pin=0"/></net>

<net id="609"><net_src comp="601" pin="1"/><net_sink comp="605" pin=0"/></net>

<net id="610"><net_src comp="598" pin="1"/><net_sink comp="605" pin=1"/></net>

<net id="617"><net_src comp="611" pin="1"/><net_sink comp="614" pin=0"/></net>

<net id="624"><net_src comp="621" pin="1"/><net_sink comp="412" pin=10"/></net>

<net id="631"><net_src comp="628" pin="1"/><net_sink comp="412" pin=1"/></net>

<net id="635"><net_src comp="625" pin="1"/><net_sink comp="632" pin=0"/></net>

<net id="639"><net_src comp="618" pin="1"/><net_sink comp="636" pin=0"/></net>

<net id="644"><net_src comp="636" pin="1"/><net_sink comp="640" pin=0"/></net>

<net id="645"><net_src comp="632" pin="1"/><net_sink comp="640" pin=1"/></net>

<net id="646"><net_src comp="640" pin="2"/><net_sink comp="412" pin=12"/></net>

<net id="654"><net_src comp="614" pin="1"/><net_sink comp="650" pin=0"/></net>

<net id="655"><net_src comp="647" pin="1"/><net_sink comp="650" pin=1"/></net>

<net id="656"><net_src comp="650" pin="2"/><net_sink comp="412" pin=11"/></net>

<net id="660"><net_src comp="618" pin="1"/><net_sink comp="657" pin=0"/></net>

<net id="664"><net_src comp="661" pin="1"/><net_sink comp="435" pin=1"/></net>

<net id="668"><net_src comp="665" pin="1"/><net_sink comp="444" pin=1"/></net>

<net id="672"><net_src comp="669" pin="1"/><net_sink comp="453" pin=1"/></net>

<net id="676"><net_src comp="673" pin="1"/><net_sink comp="463" pin=7"/></net>

<net id="680"><net_src comp="677" pin="1"/><net_sink comp="463" pin=6"/></net>

<net id="684"><net_src comp="681" pin="1"/><net_sink comp="463" pin=3"/></net>

<net id="688"><net_src comp="685" pin="1"/><net_sink comp="463" pin=5"/></net>

<net id="692"><net_src comp="689" pin="1"/><net_sink comp="463" pin=1"/></net>

<net id="696"><net_src comp="681" pin="1"/><net_sink comp="693" pin=0"/></net>

<net id="701"><net_src comp="693" pin="1"/><net_sink comp="697" pin=0"/></net>

<net id="702"><net_src comp="697" pin="2"/><net_sink comp="463" pin=8"/></net>

<net id="709"><net_src comp="703" pin="1"/><net_sink comp="706" pin=0"/></net>

<net id="710"><net_src comp="706" pin="1"/><net_sink comp="212" pin=2"/></net>

<net id="716"><net_src comp="112" pin="0"/><net_sink comp="711" pin=0"/></net>

<net id="717"><net_src comp="703" pin="1"/><net_sink comp="711" pin=1"/></net>

<net id="718"><net_src comp="114" pin="0"/><net_sink comp="711" pin=2"/></net>

<net id="719"><net_src comp="711" pin="3"/><net_sink comp="219" pin=2"/></net>

<net id="725"><net_src comp="112" pin="0"/><net_sink comp="720" pin=0"/></net>

<net id="726"><net_src comp="703" pin="1"/><net_sink comp="720" pin=1"/></net>

<net id="727"><net_src comp="116" pin="0"/><net_sink comp="720" pin=2"/></net>

<net id="728"><net_src comp="720" pin="3"/><net_sink comp="226" pin=2"/></net>

<net id="729"><net_src comp="720" pin="3"/><net_sink comp="233" pin=2"/></net>

<net id="733"><net_src comp="120" pin="1"/><net_sink comp="730" pin=0"/></net>

<net id="734"><net_src comp="730" pin="1"/><net_sink comp="463" pin=10"/></net>

<net id="735"><net_src comp="730" pin="1"/><net_sink comp="703" pin=0"/></net>

<net id="739"><net_src comp="124" pin="1"/><net_sink comp="736" pin=0"/></net>

<net id="740"><net_src comp="736" pin="1"/><net_sink comp="453" pin=5"/></net>

<net id="741"><net_src comp="736" pin="1"/><net_sink comp="689" pin=0"/></net>

<net id="745"><net_src comp="128" pin="1"/><net_sink comp="742" pin=0"/></net>

<net id="746"><net_src comp="742" pin="1"/><net_sink comp="444" pin=5"/></net>

<net id="747"><net_src comp="742" pin="1"/><net_sink comp="669" pin=0"/></net>

<net id="751"><net_src comp="132" pin="1"/><net_sink comp="748" pin=0"/></net>

<net id="752"><net_src comp="748" pin="1"/><net_sink comp="435" pin=4"/></net>

<net id="753"><net_src comp="748" pin="1"/><net_sink comp="665" pin=0"/></net>

<net id="757"><net_src comp="136" pin="1"/><net_sink comp="754" pin=0"/></net>

<net id="758"><net_src comp="754" pin="1"/><net_sink comp="412" pin=15"/></net>

<net id="759"><net_src comp="754" pin="1"/><net_sink comp="685" pin=0"/></net>

<net id="763"><net_src comp="140" pin="1"/><net_sink comp="760" pin=0"/></net>

<net id="764"><net_src comp="760" pin="1"/><net_sink comp="412" pin=14"/></net>

<net id="765"><net_src comp="760" pin="1"/><net_sink comp="681" pin=0"/></net>

<net id="769"><net_src comp="144" pin="1"/><net_sink comp="766" pin=0"/></net>

<net id="770"><net_src comp="766" pin="1"/><net_sink comp="412" pin=13"/></net>

<net id="771"><net_src comp="766" pin="1"/><net_sink comp="661" pin=0"/></net>

<net id="775"><net_src comp="148" pin="1"/><net_sink comp="772" pin=0"/></net>

<net id="776"><net_src comp="772" pin="1"/><net_sink comp="403" pin=4"/></net>

<net id="777"><net_src comp="772" pin="1"/><net_sink comp="628" pin=0"/></net>

<net id="781"><net_src comp="152" pin="1"/><net_sink comp="778" pin=0"/></net>

<net id="782"><net_src comp="778" pin="1"/><net_sink comp="394" pin=4"/></net>

<net id="783"><net_src comp="778" pin="1"/><net_sink comp="562" pin=0"/></net>

<net id="787"><net_src comp="156" pin="1"/><net_sink comp="784" pin=0"/></net>

<net id="788"><net_src comp="784" pin="1"/><net_sink comp="376" pin=4"/></net>

<net id="789"><net_src comp="784" pin="1"/><net_sink comp="625" pin=0"/></net>

<net id="793"><net_src comp="160" pin="1"/><net_sink comp="790" pin=0"/></net>

<net id="794"><net_src comp="790" pin="1"/><net_sink comp="376" pin=3"/></net>

<net id="795"><net_src comp="790" pin="1"/><net_sink comp="552" pin=0"/></net>

<net id="799"><net_src comp="164" pin="1"/><net_sink comp="796" pin=0"/></net>

<net id="800"><net_src comp="796" pin="1"/><net_sink comp="363" pin=7"/></net>

<net id="801"><net_src comp="796" pin="1"/><net_sink comp="677" pin=0"/></net>

<net id="805"><net_src comp="168" pin="1"/><net_sink comp="802" pin=0"/></net>

<net id="806"><net_src comp="802" pin="1"/><net_sink comp="363" pin=6"/></net>

<net id="807"><net_src comp="802" pin="1"/><net_sink comp="548" pin=0"/></net>

<net id="811"><net_src comp="172" pin="1"/><net_sink comp="808" pin=0"/></net>

<net id="812"><net_src comp="808" pin="1"/><net_sink comp="332" pin=19"/></net>

<net id="813"><net_src comp="808" pin="1"/><net_sink comp="673" pin=0"/></net>

<net id="817"><net_src comp="176" pin="1"/><net_sink comp="814" pin=0"/></net>

<net id="818"><net_src comp="814" pin="1"/><net_sink comp="332" pin=18"/></net>

<net id="819"><net_src comp="814" pin="1"/><net_sink comp="535" pin=0"/></net>

<net id="823"><net_src comp="180" pin="1"/><net_sink comp="820" pin=0"/></net>

<net id="824"><net_src comp="820" pin="1"/><net_sink comp="332" pin=17"/></net>

<net id="825"><net_src comp="820" pin="1"/><net_sink comp="621" pin=0"/></net>

<net id="829"><net_src comp="184" pin="1"/><net_sink comp="826" pin=0"/></net>

<net id="830"><net_src comp="826" pin="1"/><net_sink comp="332" pin=16"/></net>

<net id="831"><net_src comp="826" pin="1"/><net_sink comp="559" pin=0"/></net>

<net id="835"><net_src comp="188" pin="1"/><net_sink comp="832" pin=0"/></net>

<net id="836"><net_src comp="832" pin="1"/><net_sink comp="332" pin=15"/></net>

<net id="837"><net_src comp="832" pin="1"/><net_sink comp="618" pin=0"/></net>

<net id="841"><net_src comp="192" pin="1"/><net_sink comp="838" pin=0"/></net>

<net id="842"><net_src comp="838" pin="1"/><net_sink comp="332" pin=14"/></net>

<net id="843"><net_src comp="838" pin="1"/><net_sink comp="556" pin=0"/></net>

<net id="847"><net_src comp="196" pin="1"/><net_sink comp="844" pin=0"/></net>

<net id="848"><net_src comp="844" pin="1"/><net_sink comp="332" pin=13"/></net>

<net id="849"><net_src comp="844" pin="1"/><net_sink comp="531" pin=0"/></net>

<net id="853"><net_src comp="200" pin="1"/><net_sink comp="850" pin=0"/></net>

<net id="854"><net_src comp="850" pin="1"/><net_sink comp="321" pin=5"/></net>

<net id="855"><net_src comp="850" pin="1"/><net_sink comp="611" pin=0"/></net>

<net id="859"><net_src comp="204" pin="1"/><net_sink comp="856" pin=0"/></net>

<net id="860"><net_src comp="856" pin="1"/><net_sink comp="321" pin=4"/></net>

<net id="861"><net_src comp="856" pin="1"/><net_sink comp="513" pin=0"/></net>

<net id="865"><net_src comp="240" pin="3"/><net_sink comp="862" pin=0"/></net>

<net id="866"><net_src comp="862" pin="1"/><net_sink comp="248" pin=2"/></net>

<net id="870"><net_src comp="258" pin="3"/><net_sink comp="867" pin=0"/></net>

<net id="871"><net_src comp="867" pin="1"/><net_sink comp="248" pin=0"/></net>

<net id="875"><net_src comp="248" pin="7"/><net_sink comp="872" pin=0"/></net>

<net id="876"><net_src comp="872" pin="1"/><net_sink comp="394" pin=3"/></net>

<net id="877"><net_src comp="872" pin="1"/><net_sink comp="647" pin=0"/></net>

<net id="881"><net_src comp="486" pin="3"/><net_sink comp="878" pin=0"/></net>

<net id="882"><net_src comp="878" pin="1"/><net_sink comp="321" pin=1"/></net>

<net id="886"><net_src comp="267" pin="3"/><net_sink comp="883" pin=0"/></net>

<net id="887"><net_src comp="883" pin="1"/><net_sink comp="248" pin=0"/></net>

<net id="891"><net_src comp="276" pin="3"/><net_sink comp="888" pin=0"/></net>

<net id="892"><net_src comp="888" pin="1"/><net_sink comp="248" pin=0"/></net>

<net id="896"><net_src comp="285" pin="3"/><net_sink comp="893" pin=0"/></net>

<net id="897"><net_src comp="893" pin="1"/><net_sink comp="248" pin=2"/></net>

<net id="901"><net_src comp="503" pin="2"/><net_sink comp="898" pin=0"/></net>

<net id="902"><net_src comp="898" pin="1"/><net_sink comp="332" pin=11"/></net>

<net id="903"><net_src comp="898" pin="1"/><net_sink comp="444" pin=3"/></net>

<net id="907"><net_src comp="248" pin="7"/><net_sink comp="904" pin=0"/></net>

<net id="908"><net_src comp="904" pin="1"/><net_sink comp="517" pin=0"/></net>

<net id="909"><net_src comp="904" pin="1"/><net_sink comp="542" pin=0"/></net>

<net id="910"><net_src comp="904" pin="1"/><net_sink comp="435" pin=3"/></net>

<net id="914"><net_src comp="294" pin="3"/><net_sink comp="911" pin=0"/></net>

<net id="915"><net_src comp="911" pin="1"/><net_sink comp="248" pin=0"/></net>

<net id="919"><net_src comp="303" pin="3"/><net_sink comp="916" pin=0"/></net>

<net id="920"><net_src comp="916" pin="1"/><net_sink comp="248" pin=2"/></net>

<net id="924"><net_src comp="509" pin="1"/><net_sink comp="921" pin=0"/></net>

<net id="925"><net_src comp="921" pin="1"/><net_sink comp="412" pin=8"/></net>

<net id="932"><net_src comp="524" pin="2"/><net_sink comp="929" pin=0"/></net>

<net id="933"><net_src comp="929" pin="1"/><net_sink comp="332" pin=10"/></net>

<net id="934"><net_src comp="929" pin="1"/><net_sink comp="363" pin=3"/></net>

<net id="938"><net_src comp="248" pin="7"/><net_sink comp="935" pin=0"/></net>

<net id="939"><net_src comp="935" pin="1"/><net_sink comp="332" pin=12"/></net>

<net id="940"><net_src comp="935" pin="1"/><net_sink comp="403" pin=3"/></net>

<net id="941"><net_src comp="935" pin="1"/><net_sink comp="453" pin=3"/></net>

<net id="942"><net_src comp="935" pin="1"/><net_sink comp="463" pin=9"/></net>

<net id="946"><net_src comp="312" pin="3"/><net_sink comp="943" pin=0"/></net>

<net id="947"><net_src comp="943" pin="1"/><net_sink comp="248" pin=2"/></net>

<net id="957"><net_src comp="248" pin="7"/><net_sink comp="954" pin=0"/></net>

<net id="958"><net_src comp="954" pin="1"/><net_sink comp="363" pin=4"/></net>

<net id="959"><net_src comp="954" pin="1"/><net_sink comp="412" pin=9"/></net>

<net id="963"><net_src comp="542" pin="2"/><net_sink comp="960" pin=0"/></net>

<net id="964"><net_src comp="960" pin="1"/><net_sink comp="363" pin=5"/></net>

<net id="965"><net_src comp="960" pin="1"/><net_sink comp="598" pin=0"/></net>

<net id="978"><net_src comp="591" pin="2"/><net_sink comp="975" pin=0"/></net>

<net id="979"><net_src comp="975" pin="1"/><net_sink comp="403" pin=1"/></net>

<net id="983"><net_src comp="605" pin="2"/><net_sink comp="980" pin=0"/></net>

<net id="984"><net_src comp="980" pin="1"/><net_sink comp="453" pin=4"/></net>

<net id="994"><net_src comp="640" pin="2"/><net_sink comp="991" pin=0"/></net>

<net id="995"><net_src comp="991" pin="1"/><net_sink comp="412" pin=12"/></net>

<net id="999"><net_src comp="650" pin="2"/><net_sink comp="996" pin=0"/></net>

<net id="1000"><net_src comp="996" pin="1"/><net_sink comp="412" pin=11"/></net>

<net id="1004"><net_src comp="657" pin="1"/><net_sink comp="1001" pin=0"/></net>

<net id="1005"><net_src comp="1001" pin="1"/><net_sink comp="697" pin=1"/></net>

<net id="1033"><net_src comp="697" pin="2"/><net_sink comp="1030" pin=0"/></net>

<net id="1034"><net_src comp="1030" pin="1"/><net_sink comp="463" pin=8"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_data_0 | {27 }
	Port: out_data_1 | {27 }
	Port: out_data_2 | {27 }
	Port: out_data_3 | {27 }
 - Input state : 
	Port: case_3 : in_data_0 | {5 6 9 10 11 12 25 26 }
	Port: case_3 : in_data_2 | {5 6 11 12 13 14 17 18 19 20 }
	Port: case_3 : in_data_4 | {5 6 17 18 }
	Port: case_3 : in_data_6 | {5 6 17 18 }
	Port: case_3 : in_data_8 | {2 3 5 6 15 16 23 24 }
	Port: case_3 : in_data_10 | {5 6 }
	Port: case_3 : in_data_12 | {7 8 25 26 }
	Port: case_3 : in_data_14 | {5 6 17 18 }
	Port: case_3 : in_scalar | {1 2 3 4 5 6 7 }
  - Chain level:
	State 1
		in_scalar_load : 1
		in_scalar_load_1 : 1
	State 2
		shl_ln : 1
		call_ln94 : 2
		in_scalar_load_2 : 1
	State 3
		in_scalar_load_3 : 1
		in_scalar_load_4 : 1
	State 4
		in_scalar_load_3_cast : 1
		m38 : 2
		in_scalar_load_5 : 1
		in_scalar_load_6 : 1
		empty_13 : 3
	State 5
		in_scalar_load_5_cast : 1
		m43 : 2
		call_ln0 : 3
	State 6
		in_scalar_load_7 : 1
	State 7
		empty : 1
		m55 : 2
		call_ln0 : 3
	State 8
	State 9
		call_ln0 : 1
	State 10
	State 11
	State 12
	State 13
		call_ln0 : 1
	State 14
	State 15
		empty_12 : 1
		conv2_i3154 : 1
		mul_i3155 : 2
		shl_ln1 : 3
		sext_ln167 : 4
		m27 : 5
		call_ln167 : 6
		empty_14 : 1
		m114 : 2
	State 16
	State 17
		phi_ln103_reload_cast : 1
		phi_ln146_reload_cast : 1
		add_i4863_phi_reload_cast191 : 1
		m93 : 2
		m99 : 2
		call_ln110 : 3
		empty_16 : 1
	State 18
	State 19
		call_ln0 : 1
	State 20
	State 21
		call_ln0 : 1
	State 22
	State 23
		call_ln110 : 1
	State 24
	State 25
		empty_15 : 1
		m120 : 2
		call_ln202 : 3
	State 26
	State 27
		trunc_ln268 : 1
		tmp_1 : 1
		tmp_2 : 1
		write_ln268 : 2
		write_ln269 : 2
		write_ln270 : 2
		write_ln271 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------------------------|---------|---------|---------|---------|
| Operation|                   Functional Unit                  |   DSP   |  Delay  |    FF   |   LUT   |
|----------|----------------------------------------------------|---------|---------|---------|---------|
|          |   grp_case_3_Pipeline_L_n2_1_L_n2_2_L_n2_3_fu_321  |    0    |  1.588  |    75   |   173   |
|          |      grp_case_3_Pipeline_L_n3_1_L_n3_2_fu_332      |    0    |  11.116 |   235   |   311   |
|          |   grp_case_3_Pipeline_L_n4_1_L_n4_2_L_n4_3_fu_363  |    0    |  1.588  |    80   |   174   |
|          |      grp_case_3_Pipeline_L_n5_1_L_n5_2_fu_376      |    0    |  1.588  |    34   |    90   |
|          |      grp_case_3_Pipeline_L_m1_1_L_m1_2_fu_385      |    0    |  9.2152 |   246   |   1119  |
|   call   |          grp_case_3_Pipeline_L_s1_1_fu_394         |    0    |  1.588  |    29   |    86   |
|          |          grp_case_3_Pipeline_L_s2_1_fu_403         |    0    |  1.588  |    39   |    91   |
|          |   grp_case_3_Pipeline_L_n8_1_L_n8_2_L_n8_3_fu_412  |    1    |  8.0593 |   305   |   405   |
|          |      grp_case_3_Pipeline_L_n9_1_L_n9_2_fu_435      |    0    |  1.588  |    52   |   131   |
|          | grp_case_3_Pipeline_L_n10_1_L_n10_2_L_n10_3_fu_444 |    1    |  1.588  |    96   |   181   |
|          |     grp_case_3_Pipeline_L_n11_1_L_n11_2_fu_453     |    1    |  3.2953 |    68   |   104   |
|          | grp_case_3_Pipeline_L_n12_1_L_n12_2_L_n12_3_fu_463 |    0    |  3.176  |   118   |   259   |
|----------|----------------------------------------------------|---------|---------|---------|---------|
|          |                     m43_fu_524                     |    0    |    0    |    0    |    13   |
|          |                     m55_fu_542                     |    0    |    0    |    0    |    13   |
|          |                     m27_fu_591                     |    0    |    0    |    0    |    23   |
|    add   |                     m114_fu_605                    |    0    |    0    |    0    |    14   |
|          |                     m93_fu_640                     |    0    |    0    |    0    |    14   |
|          |                     m99_fu_650                     |    0    |    0    |    0    |    12   |
|          |                     m120_fu_697                    |    0    |    0    |    0    |    13   |
|----------|----------------------------------------------------|---------|---------|---------|---------|
|    mul   |                     m38_fu_503                     |    0    |    0    |    0    |    13   |
|          |                  mul_i3155_fu_573                  |    0    |    0    |    0    |    17   |
|----------|----------------------------------------------------|---------|---------|---------|---------|
|          |              write_ln268_write_fu_212              |    0    |    0    |    0    |    0    |
|   write  |              write_ln269_write_fu_219              |    0    |    0    |    0    |    0    |
|          |              write_ln270_write_fu_226              |    0    |    0    |    0    |    0    |
|          |              write_ln271_write_fu_233              |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------------|---------|---------|---------|---------|
|bitconcatenate|                    shl_ln_fu_486                   |    0    |    0    |    0    |    0    |
|          |                   shl_ln1_fu_579                   |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------------|---------|---------|---------|---------|
|          |            in_scalar_load_2_cast_fu_495            |    0    |    0    |    0    |    0    |
|          |            in_scalar_load_3_cast_fu_499            |    0    |    0    |    0    |    0    |
|          |            in_scalar_load_4_cast_fu_517            |    0    |    0    |    0    |    0    |
|          |            in_scalar_load_5_cast_fu_520            |    0    |    0    |    0    |    0    |
|          |                 conv2_i3154_fu_569                 |    0    |    0    |    0    |    0    |
|   sext   |                  sext_ln167_fu_587                 |    0    |    0    |    0    |    0    |
|          |                  conv_i1309_fu_598                 |    0    |    0    |    0    |    0    |
|          |            phi_ln103_reload_cast_fu_614            |    0    |    0    |    0    |    0    |
|          |            phi_ln146_reload_cast_fu_632            |    0    |    0    |    0    |    0    |
|          |         add_i4863_phi_reload_cast191_fu_636        |    0    |    0    |    0    |    0    |
|          |                  conv_i1963_fu_647                 |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------------|---------|---------|---------|---------|
|          |                   empty_13_fu_509                  |    0    |    0    |    0    |    0    |
|          |                    empty_fu_538                    |    0    |    0    |    0    |    0    |
|          |                   empty_12_fu_565                  |    0    |    0    |    0    |    0    |
|   trunc  |                   empty_14_fu_601                  |    0    |    0    |    0    |    0    |
|          |                   empty_16_fu_657                  |    0    |    0    |    0    |    0    |
|          |                   empty_15_fu_693                  |    0    |    0    |    0    |    0    |
|          |                 trunc_ln268_fu_706                 |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------------|---------|---------|---------|---------|
|partselect|                    tmp_1_fu_711                    |    0    |    0    |    0    |    0    |
|          |                    tmp_2_fu_720                    |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                    |    3    | 45.9778 |   1377  |   3256  |
|----------|----------------------------------------------------|---------|---------|---------|---------|

Memories:
+----+--------+--------+--------+--------+
|    |  BRAM  |   FF   |   LUT  |  URAM  |
+----+--------+--------+--------+--------+
| m64|    0   |   15   |   15   |    0   |
+----+--------+--------+--------+--------+
|Total|    0   |   15   |   15   |    0   |
+----+--------+--------+--------+--------+

* Register list:
+----------------------------------+--------+
|                                  |   FF   |
+----------------------------------+--------+
|     add_i4277_phi_loc_reg_814    |    8   |
|     add_i4863_phi_loc_reg_832    |    9   |
|     add_i5025_phi_loc_reg_838    |    9   |
|conv3_i12_i4097189_phi_loc_reg_808|    3   |
| conv3_i_i4798204_phi_loc_reg_820 |    9   |
|         empty_13_reg_921         |    6   |
|         empty_16_reg_1001        |    5   |
|     in_scalar_addr_1_reg_867     |    5   |
|     in_scalar_addr_2_reg_883     |    5   |
|     in_scalar_addr_3_reg_888     |    5   |
|     in_scalar_addr_4_reg_893     |    5   |
|     in_scalar_addr_5_reg_911     |    5   |
|     in_scalar_addr_6_reg_916     |    5   |
|     in_scalar_addr_7_reg_943     |    5   |
|      in_scalar_addr_reg_862      |    5   |
|     in_scalar_load_4_reg_904     |    4   |
|     in_scalar_load_6_reg_935     |    4   |
|     in_scalar_load_7_reg_954     |    4   |
|      in_scalar_load_reg_872      |    4   |
|           m114_reg_980           |    7   |
|           m120_reg_1030          |    5   |
|         m124_loc_reg_796         |    9   |
|        m27_10_loc_reg_772        |   16   |
|        m27_13_loc_reg_766        |   16   |
|        m27_15_loc_reg_748        |   16   |
|        m27_17_loc_reg_742        |   16   |
|        m27_19_loc_reg_736        |   16   |
|         m27_1_loc_reg_856        |   16   |
|        m27_21_loc_reg_730        |   16   |
|         m27_2_loc_reg_844        |   16   |
|         m27_3_loc_reg_802        |   16   |
|         m27_4_loc_reg_790        |   16   |
|         m27_7_loc_reg_778        |   16   |
|            m27_reg_975           |   16   |
|            m38_reg_898           |    8   |
|            m43_reg_929           |    5   |
|            m55_reg_960           |    4   |
|            m93_reg_991           |   10   |
|            m99_reg_996           |   13   |
|     mul_i2259_phi_loc_reg_760    |    7   |
|        p_phi22_loc_reg_754       |    8   |
|       phi_ln103_loc_reg_850      |   12   |
|       phi_ln127_loc_reg_826      |    3   |
|       phi_ln146_loc_reg_784      |    3   |
|              reg_479             |    4   |
|          shl_ln_reg_878          |   10   |
+----------------------------------+--------+
|               Total              |   405  |
+----------------------------------+--------+

* Multiplexer (MUX) list: 
|----------------------------------------------------|------|------|------|--------||---------||---------||---------|
|                        Comp                        |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|----------------------------------------------------|------|------|------|--------||---------||---------||---------|
|                  grp_access_fu_248                 |  p0  |   8  |   5  |   40   ||    0    ||    42   |
|                  grp_access_fu_248                 |  p2  |   8  |   0  |    0   ||    0    ||    42   |
|   grp_case_3_Pipeline_L_n2_1_L_n2_2_L_n2_3_fu_321  |  p1  |   2  |  10  |   20   ||    0    ||    9    |
|   grp_case_3_Pipeline_L_n2_1_L_n2_2_L_n2_3_fu_321  |  p3  |   2  |   4  |    8   ||    0    ||    9    |
|      grp_case_3_Pipeline_L_n3_1_L_n3_2_fu_332      |  p10 |   2  |   5  |   10   ||    0    ||    9    |
|      grp_case_3_Pipeline_L_n3_1_L_n3_2_fu_332      |  p12 |   2  |   4  |    8   ||    0    ||    9    |
|   grp_case_3_Pipeline_L_n4_1_L_n4_2_L_n4_3_fu_363  |  p4  |   2  |   4  |    8   ||    0    ||    9    |
|   grp_case_3_Pipeline_L_n4_1_L_n4_2_L_n4_3_fu_363  |  p5  |   2  |   4  |    8   ||    0    ||    9    |
|          grp_case_3_Pipeline_L_s2_1_fu_403         |  p1  |   2  |  16  |   32   ||    0    ||    9    |
|   grp_case_3_Pipeline_L_n8_1_L_n8_2_L_n8_3_fu_412  |  p11 |   2  |  13  |   26   ||    0    ||    9    |
|   grp_case_3_Pipeline_L_n8_1_L_n8_2_L_n8_3_fu_412  |  p12 |   2  |  10  |   20   ||    0    ||    9    |
| grp_case_3_Pipeline_L_n12_1_L_n12_2_L_n12_3_fu_463 |  p8  |   2  |   5  |   10   ||    0    ||    9    |
|----------------------------------------------------|------|------|------|--------||---------||---------||---------|
|                        Total                       |      |      |      |   190  || 20.4876 ||    0    ||   174   |
|----------------------------------------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    -   |    3   |   45   |  1377  |  3256  |    -   |
|   Memory  |    0   |    -   |    -   |   15   |   15   |    0   |
|Multiplexer|    -   |    -   |   20   |    0   |   174  |    -   |
|  Register |    -   |    -   |    -   |   405  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |    0   |    3   |   66   |  1797  |  3445  |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
