{"Source Block": ["verilog-ethernet/rtl/axis_async_fifo.v@145:167@HdlStmProcess", "            wr_ptr_gray_next = wr_ptr_next ^ (wr_ptr_next >> 1);\n        end\n    end\nend\n\nalways @(posedge input_clk) begin\n    if (input_rst_sync3_reg) begin\n        wr_ptr_reg <= {ADDR_WIDTH+1{1'b0}};\n        wr_ptr_gray_reg <= {ADDR_WIDTH+1{1'b0}};\n    end else begin\n        wr_ptr_reg <= wr_ptr_next;\n        wr_ptr_gray_reg <= wr_ptr_gray_next;\n    end\n\n    if (write) begin\n        mem[wr_ptr_reg[ADDR_WIDTH-1:0]] <= {input_axis_tlast, input_axis_tuser, input_axis_tdata};\n    end\nend\n\n// pointer synchronization\nalways @(posedge input_clk) begin\n    if (input_rst_sync3_reg) begin\n        rd_ptr_gray_sync1_reg <= {ADDR_WIDTH+1{1'b0}};\n"], "Clone Blocks": [["verilog-ethernet/rtl/axis_async_fifo_64.v@150:172", "            wr_ptr_gray_next = wr_ptr_next ^ (wr_ptr_next >> 1);\n        end\n    end\nend\n\nalways @(posedge input_clk) begin\n    if (input_rst_sync3_reg) begin\n        wr_ptr_reg <= {ADDR_WIDTH+1{1'b0}};\n        wr_ptr_gray_reg <= {ADDR_WIDTH+1{1'b0}};\n    end else begin\n        wr_ptr_reg <= wr_ptr_next;\n        wr_ptr_gray_reg <= wr_ptr_gray_next;\n    end\n\n    if (write) begin\n        mem[wr_ptr_reg[ADDR_WIDTH-1:0]] <= {input_axis_tlast, input_axis_tuser, input_axis_tkeep, input_axis_tdata};\n    end\nend\n\n// pointer synchronization\nalways @(posedge input_clk) begin\n    if (input_rst_sync3_reg) begin\n        rd_ptr_gray_sync1_reg <= {ADDR_WIDTH+1{1'b0}};\n"]], "Diff Content": {"Delete": [[160, "        mem[wr_ptr_reg[ADDR_WIDTH-1:0]] <= {input_axis_tlast, input_axis_tuser, input_axis_tdata};\n"]], "Add": [[160, "        mem[wr_ptr_reg[ADDR_WIDTH-1:0]] <= mem_write_data;\n"]]}}