// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2020.1
// Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module Loop_realfft_be_desc (
        ap_clk,
        ap_rst,
        ap_start,
        start_full_n,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        start_out,
        start_write,
        real_spectrum_lo_V_M_real_V_din,
        real_spectrum_lo_V_M_real_V_full_n,
        real_spectrum_lo_V_M_real_V_write,
        real_spectrum_lo_V_M_imag_V_din,
        real_spectrum_lo_V_M_imag_V_full_n,
        real_spectrum_lo_V_M_imag_V_write,
        real_spectrum_hi_buf_i_0_address0,
        real_spectrum_hi_buf_i_0_ce0,
        real_spectrum_hi_buf_i_0_we0,
        real_spectrum_hi_buf_i_0_d0,
        real_spectrum_hi_buf_i_1_address0,
        real_spectrum_hi_buf_i_1_ce0,
        real_spectrum_hi_buf_i_1_we0,
        real_spectrum_hi_buf_i_1_d0,
        descramble_buf_1_M_real_V_address0,
        descramble_buf_1_M_real_V_ce0,
        descramble_buf_1_M_real_V_q0,
        descramble_buf_1_M_real_V_address1,
        descramble_buf_1_M_real_V_ce1,
        descramble_buf_1_M_real_V_q1,
        descramble_buf_1_M_imag_V_address0,
        descramble_buf_1_M_imag_V_ce0,
        descramble_buf_1_M_imag_V_q0,
        descramble_buf_1_M_imag_V_address1,
        descramble_buf_1_M_imag_V_ce1,
        descramble_buf_1_M_imag_V_q1,
        descramble_buf_0_M_real_V_address0,
        descramble_buf_0_M_real_V_ce0,
        descramble_buf_0_M_real_V_q0,
        descramble_buf_0_M_imag_V_address0,
        descramble_buf_0_M_imag_V_ce0,
        descramble_buf_0_M_imag_V_q0
);

parameter    ap_ST_fsm_state1 = 3'd1;
parameter    ap_ST_fsm_pp0_stage0 = 3'd2;
parameter    ap_ST_fsm_state17 = 3'd4;

input   ap_clk;
input   ap_rst;
input   ap_start;
input   start_full_n;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
output   start_out;
output   start_write;
output  [15:0] real_spectrum_lo_V_M_real_V_din;
input   real_spectrum_lo_V_M_real_V_full_n;
output   real_spectrum_lo_V_M_real_V_write;
output  [15:0] real_spectrum_lo_V_M_imag_V_din;
input   real_spectrum_lo_V_M_imag_V_full_n;
output   real_spectrum_lo_V_M_imag_V_write;
output  [7:0] real_spectrum_hi_buf_i_0_address0;
output   real_spectrum_hi_buf_i_0_ce0;
output   real_spectrum_hi_buf_i_0_we0;
output  [15:0] real_spectrum_hi_buf_i_0_d0;
output  [7:0] real_spectrum_hi_buf_i_1_address0;
output   real_spectrum_hi_buf_i_1_ce0;
output   real_spectrum_hi_buf_i_1_we0;
output  [15:0] real_spectrum_hi_buf_i_1_d0;
output  [7:0] descramble_buf_1_M_real_V_address0;
output   descramble_buf_1_M_real_V_ce0;
input  [15:0] descramble_buf_1_M_real_V_q0;
output  [7:0] descramble_buf_1_M_real_V_address1;
output   descramble_buf_1_M_real_V_ce1;
input  [15:0] descramble_buf_1_M_real_V_q1;
output  [7:0] descramble_buf_1_M_imag_V_address0;
output   descramble_buf_1_M_imag_V_ce0;
input  [15:0] descramble_buf_1_M_imag_V_q0;
output  [7:0] descramble_buf_1_M_imag_V_address1;
output   descramble_buf_1_M_imag_V_ce1;
input  [15:0] descramble_buf_1_M_imag_V_q1;
output  [7:0] descramble_buf_0_M_real_V_address0;
output   descramble_buf_0_M_real_V_ce0;
input  [15:0] descramble_buf_0_M_real_V_q0;
output  [7:0] descramble_buf_0_M_imag_V_address0;
output   descramble_buf_0_M_imag_V_ce0;
input  [15:0] descramble_buf_0_M_imag_V_q0;

reg ap_done;
reg ap_idle;
reg start_write;
reg real_spectrum_lo_V_M_real_V_write;
reg real_spectrum_lo_V_M_imag_V_write;
reg real_spectrum_hi_buf_i_0_ce0;
reg real_spectrum_hi_buf_i_0_we0;
reg real_spectrum_hi_buf_i_1_ce0;
reg real_spectrum_hi_buf_i_1_we0;
reg descramble_buf_1_M_real_V_ce0;
reg descramble_buf_1_M_real_V_ce1;
reg descramble_buf_1_M_imag_V_ce0;
reg descramble_buf_1_M_imag_V_ce1;
reg descramble_buf_0_M_real_V_ce0;
reg descramble_buf_0_M_imag_V_ce0;

reg    real_start;
reg    start_once_reg;
reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [2:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    internal_ap_ready;
wire   [7:0] twid_rom_0_address0;
reg    twid_rom_0_ce0;
wire   [14:0] twid_rom_0_q0;
wire   [7:0] twid_rom_1_address0;
reg    twid_rom_1_ce0;
wire   [15:0] twid_rom_1_q0;
reg    real_spectrum_lo_V_M_real_V_blk_n;
reg    ap_enable_reg_pp0_iter14;
wire    ap_block_pp0_stage0;
reg   [0:0] icmp_ln87_reg_883;
reg   [0:0] icmp_ln87_reg_883_pp0_iter13_reg;
reg    real_spectrum_lo_V_M_imag_V_blk_n;
reg   [8:0] i2_0_i_reg_246;
reg   [8:0] i2_0_i_reg_246_pp0_iter1_reg;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_block_state2_pp0_stage0_iter0;
wire    ap_block_state3_pp0_stage0_iter1;
wire    ap_block_state4_pp0_stage0_iter2;
wire    ap_block_state5_pp0_stage0_iter3;
wire    ap_block_state6_pp0_stage0_iter4;
wire    ap_block_state7_pp0_stage0_iter5;
wire    ap_block_state8_pp0_stage0_iter6;
wire    ap_block_state9_pp0_stage0_iter7;
wire    ap_block_state10_pp0_stage0_iter8;
wire    ap_block_state11_pp0_stage0_iter9;
wire    ap_block_state12_pp0_stage0_iter10;
wire    ap_block_state13_pp0_stage0_iter11;
wire    ap_block_state14_pp0_stage0_iter12;
wire    ap_block_state15_pp0_stage0_iter13;
wire    io_acc_block_signal_op161;
reg    ap_block_state16_pp0_stage0_iter14;
reg    ap_block_pp0_stage0_11001;
reg    ap_block_state1;
wire   [0:0] icmp_ln87_fu_294_p2;
reg   [0:0] icmp_ln87_reg_883_pp0_iter1_reg;
reg   [0:0] icmp_ln87_reg_883_pp0_iter2_reg;
reg   [0:0] icmp_ln87_reg_883_pp0_iter3_reg;
reg   [0:0] icmp_ln87_reg_883_pp0_iter4_reg;
reg   [0:0] icmp_ln87_reg_883_pp0_iter5_reg;
reg   [0:0] icmp_ln87_reg_883_pp0_iter6_reg;
reg   [0:0] icmp_ln87_reg_883_pp0_iter7_reg;
reg   [0:0] icmp_ln87_reg_883_pp0_iter8_reg;
reg   [0:0] icmp_ln87_reg_883_pp0_iter9_reg;
reg   [0:0] icmp_ln87_reg_883_pp0_iter10_reg;
reg   [0:0] icmp_ln87_reg_883_pp0_iter11_reg;
reg   [0:0] icmp_ln87_reg_883_pp0_iter12_reg;
wire   [8:0] i_fu_300_p2;
reg   [8:0] i_reg_887;
reg    ap_enable_reg_pp0_iter0;
wire   [0:0] icmp_ln91_fu_306_p2;
reg   [0:0] icmp_ln91_reg_892;
reg   [0:0] icmp_ln91_reg_892_pp0_iter1_reg;
reg   [0:0] icmp_ln91_reg_892_pp0_iter2_reg;
reg   [0:0] icmp_ln91_reg_892_pp0_iter3_reg;
reg   [0:0] icmp_ln91_reg_892_pp0_iter4_reg;
reg   [0:0] icmp_ln91_reg_892_pp0_iter5_reg;
reg   [0:0] icmp_ln91_reg_892_pp0_iter6_reg;
reg   [0:0] icmp_ln91_reg_892_pp0_iter7_reg;
reg   [0:0] icmp_ln91_reg_892_pp0_iter8_reg;
reg   [0:0] icmp_ln91_reg_892_pp0_iter9_reg;
reg   [0:0] icmp_ln91_reg_892_pp0_iter10_reg;
wire   [7:0] sub_ln96_fu_316_p2;
reg   [7:0] sub_ln96_reg_896;
wire   [63:0] zext_ln96_fu_322_p1;
reg   [63:0] zext_ln96_reg_901;
reg   [15:0] p_Val2_2_reg_926;
reg    ap_enable_reg_pp0_iter2;
wire   [7:0] trunc_ln111_fu_334_p1;
reg   [7:0] trunc_ln111_reg_941;
reg  signed [15:0] p_Val2_s_reg_946;
reg  signed [15:0] p_Val2_s_reg_946_pp0_iter4_reg;
reg  signed [15:0] p_Val2_s_reg_946_pp0_iter5_reg;
reg  signed [15:0] p_Val2_s_reg_946_pp0_iter6_reg;
reg  signed [15:0] p_Val2_s_reg_946_pp0_iter7_reg;
reg  signed [15:0] p_Val2_s_reg_946_pp0_iter8_reg;
reg  signed [15:0] p_Val2_s_reg_946_pp0_iter9_reg;
reg  signed [15:0] p_Val2_1_reg_953;
reg  signed [15:0] p_Val2_1_reg_953_pp0_iter4_reg;
reg  signed [15:0] p_Val2_1_reg_953_pp0_iter5_reg;
reg  signed [15:0] p_Val2_1_reg_953_pp0_iter6_reg;
reg  signed [15:0] p_Val2_1_reg_953_pp0_iter7_reg;
reg  signed [15:0] p_Val2_1_reg_953_pp0_iter8_reg;
reg  signed [15:0] p_Val2_1_reg_953_pp0_iter9_reg;
reg   [15:0] p_Val2_3_reg_960;
reg    ap_enable_reg_pp0_iter3;
wire   [15:0] p_Val2_4_fu_338_p2;
reg   [15:0] p_Val2_4_reg_965;
reg   [14:0] p_Val2_18_reg_970;
reg   [14:0] p_Val2_18_reg_970_pp0_iter4_reg;
reg   [14:0] p_Val2_18_reg_970_pp0_iter5_reg;
reg   [15:0] p_Val2_19_reg_975;
reg   [15:0] p_Val2_19_reg_975_pp0_iter4_reg;
reg  signed [15:0] p_Val2_19_reg_975_pp0_iter5_reg;
wire   [7:0] sub_ln111_fu_343_p2;
reg   [7:0] sub_ln111_reg_980;
reg   [7:0] sub_ln111_reg_980_pp0_iter4_reg;
reg   [7:0] sub_ln111_reg_980_pp0_iter5_reg;
reg   [7:0] sub_ln111_reg_980_pp0_iter6_reg;
reg   [7:0] sub_ln111_reg_980_pp0_iter7_reg;
reg   [7:0] sub_ln111_reg_980_pp0_iter8_reg;
reg   [7:0] sub_ln111_reg_980_pp0_iter9_reg;
reg   [7:0] sub_ln111_reg_980_pp0_iter10_reg;
reg   [7:0] sub_ln111_reg_980_pp0_iter11_reg;
reg   [7:0] sub_ln111_reg_980_pp0_iter12_reg;
reg   [7:0] sub_ln111_reg_980_pp0_iter13_reg;
wire   [16:0] ret_V_fu_357_p2;
reg   [16:0] ret_V_reg_985;
wire   [16:0] ret_V_3_fu_363_p2;
reg   [16:0] ret_V_3_reg_990;
reg   [0:0] tmp_reg_995;
reg   [0:0] tmp_reg_995_pp0_iter5_reg;
reg   [15:0] trunc_ln1148_2_reg_1000;
reg   [15:0] trunc_ln1148_2_reg_1000_pp0_iter5_reg;
wire   [16:0] ret_V_1_fu_390_p2;
reg   [16:0] ret_V_1_reg_1005;
wire   [16:0] ret_V_2_fu_396_p2;
reg   [16:0] ret_V_2_reg_1010;
reg   [0:0] tmp_2_reg_1015;
reg   [0:0] tmp_2_reg_1015_pp0_iter5_reg;
reg   [15:0] trunc_ln1148_5_reg_1020;
reg   [15:0] trunc_ln1148_5_reg_1020_pp0_iter5_reg;
reg   [15:0] trunc_ln1148_7_reg_1025;
reg   [0:0] tmp_4_reg_1030;
reg   [0:0] tmp_4_reg_1030_pp0_iter5_reg;
reg   [15:0] trunc_ln1148_3_reg_1035;
reg   [15:0] trunc_ln1148_3_reg_1035_pp0_iter5_reg;
reg   [15:0] trunc_ln1148_1_reg_1040;
reg   [15:0] trunc_ln1148_4_reg_1045;
wire   [15:0] select_ln1148_3_fu_517_p3;
reg   [15:0] select_ln1148_3_reg_1050;
reg   [15:0] trunc_ln1148_s_reg_1055;
wire   [15:0] f_M_real_V_fu_546_p3;
reg   [15:0] f_M_real_V_reg_1060;
reg   [15:0] f_M_real_V_reg_1060_pp0_iter7_reg;
reg   [15:0] f_M_real_V_reg_1060_pp0_iter8_reg;
reg   [15:0] f_M_real_V_reg_1060_pp0_iter9_reg;
wire   [15:0] f_M_imag_V_fu_557_p3;
reg   [15:0] f_M_imag_V_reg_1066;
reg   [15:0] f_M_imag_V_reg_1066_pp0_iter7_reg;
reg   [15:0] f_M_imag_V_reg_1066_pp0_iter8_reg;
reg   [15:0] f_M_imag_V_reg_1066_pp0_iter9_reg;
wire   [15:0] select_ln1148_4_fu_568_p3;
reg   [15:0] select_ln1148_4_reg_1072;
wire   [30:0] zext_ln1116_fu_574_p1;
reg   [30:0] zext_ln1116_reg_1077;
wire  signed [30:0] sext_ln1118_fu_577_p1;
wire  signed [30:0] sext_ln1118_2_fu_580_p1;
reg  signed [30:0] sext_ln1118_2_reg_1089;
wire  signed [30:0] sext_ln1118_1_fu_583_p1;
wire  signed [30:0] grp_fu_849_p2;
reg  signed [30:0] r_V_1_reg_1101;
wire  signed [30:0] grp_fu_855_p2;
reg  signed [30:0] mul_ln1192_reg_1106;
wire  signed [30:0] grp_fu_861_p3;
reg  signed [30:0] ret_V_4_reg_1111;
reg    ap_enable_reg_pp0_iter9;
wire  signed [30:0] grp_fu_867_p3;
reg  signed [30:0] ret_V_5_reg_1116;
wire   [15:0] cdata1_M_real_V_1_fu_604_p2;
reg   [15:0] cdata1_M_real_V_1_reg_1121;
wire   [15:0] cdata1_M_imag_V_1_fu_609_p2;
reg   [15:0] cdata1_M_imag_V_1_reg_1126;
wire   [15:0] cdata2_M_real_V_1_fu_614_p2;
reg   [15:0] cdata2_M_real_V_1_reg_1131;
wire   [15:0] cdata2_M_imag_V_1_fu_619_p2;
reg   [15:0] cdata2_M_imag_V_1_reg_1136;
wire   [15:0] cdata1_M_real_V_fu_624_p2;
reg   [15:0] cdata1_M_real_V_reg_1141;
wire   [15:0] cdata1_M_imag_V_fu_628_p2;
reg   [15:0] cdata1_M_imag_V_reg_1146;
reg   [15:0] cdata2_M_real_V_reg_1151;
reg    ap_enable_reg_pp0_iter10;
reg   [15:0] cdata2_M_imag_V_reg_1156;
reg   [0:0] tmp_5_reg_1161;
reg   [15:0] trunc_ln1148_6_reg_1166;
reg   [14:0] trunc_ln1148_9_reg_1171;
reg   [0:0] tmp_6_reg_1176;
reg   [15:0] trunc_ln1148_10_reg_1181;
reg   [14:0] trunc_ln1148_11_reg_1186;
reg   [0:0] tmp_7_reg_1191;
reg   [15:0] trunc_ln1148_12_reg_1196;
reg   [14:0] trunc_ln1148_13_reg_1201;
reg   [0:0] tmp_8_reg_1206;
reg   [15:0] trunc_ln1148_14_reg_1211;
reg   [14:0] trunc_ln1148_15_reg_1216;
wire   [15:0] tmp_M_real_V_fu_792_p3;
reg   [15:0] tmp_M_real_V_reg_1221;
wire   [15:0] tmp_M_imag_V_fu_807_p3;
reg   [15:0] tmp_M_imag_V_reg_1226;
wire   [15:0] select_ln1148_fu_822_p3;
reg   [15:0] select_ln1148_reg_1231;
wire   [15:0] select_ln1148_5_fu_837_p3;
reg   [15:0] select_ln1148_5_reg_1236;
reg    ap_block_pp0_stage0_subdone;
reg    ap_condition_pp0_exit_iter0_state2;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter7;
reg    ap_enable_reg_pp0_iter8;
reg    ap_enable_reg_pp0_iter11;
reg    ap_enable_reg_pp0_iter12;
reg    ap_enable_reg_pp0_iter13;
reg   [8:0] ap_phi_mux_i2_0_i_phi_fu_250_p4;
wire  signed [15:0] ap_phi_reg_pp0_iter0_t_V_7_reg_258;
reg  signed [15:0] ap_phi_reg_pp0_iter1_t_V_7_reg_258;
reg  signed [15:0] ap_phi_reg_pp0_iter2_t_V_7_reg_258;
reg  signed [15:0] ap_phi_reg_pp0_iter3_t_V_7_reg_258;
reg  signed [15:0] ap_phi_reg_pp0_iter4_t_V_7_reg_258;
reg  signed [15:0] ap_phi_reg_pp0_iter5_t_V_7_reg_258;
reg  signed [15:0] ap_phi_reg_pp0_iter6_t_V_7_reg_258;
reg  signed [15:0] ap_phi_reg_pp0_iter7_t_V_7_reg_258;
reg  signed [15:0] ap_phi_reg_pp0_iter8_t_V_7_reg_258;
reg  signed [15:0] ap_phi_reg_pp0_iter9_t_V_7_reg_258;
reg  signed [15:0] ap_phi_reg_pp0_iter10_t_V_7_reg_258;
reg  signed [15:0] ap_phi_reg_pp0_iter11_t_V_7_reg_258;
reg  signed [15:0] ap_phi_reg_pp0_iter12_t_V_7_reg_258;
wire  signed [15:0] ap_phi_reg_pp0_iter0_t_V_6_reg_267;
reg  signed [15:0] ap_phi_reg_pp0_iter1_t_V_6_reg_267;
reg  signed [15:0] ap_phi_reg_pp0_iter2_t_V_6_reg_267;
reg  signed [15:0] ap_phi_reg_pp0_iter3_t_V_6_reg_267;
reg  signed [15:0] ap_phi_reg_pp0_iter4_t_V_6_reg_267;
reg  signed [15:0] ap_phi_reg_pp0_iter5_t_V_6_reg_267;
reg  signed [15:0] ap_phi_reg_pp0_iter6_t_V_6_reg_267;
reg  signed [15:0] ap_phi_reg_pp0_iter7_t_V_6_reg_267;
reg  signed [15:0] ap_phi_reg_pp0_iter8_t_V_6_reg_267;
reg  signed [15:0] ap_phi_reg_pp0_iter9_t_V_6_reg_267;
reg  signed [15:0] ap_phi_reg_pp0_iter10_t_V_6_reg_267;
reg  signed [15:0] ap_phi_reg_pp0_iter11_t_V_6_reg_267;
reg  signed [15:0] ap_phi_reg_pp0_iter12_t_V_6_reg_267;
wire  signed [15:0] ap_phi_reg_pp0_iter0_t_V_5_reg_276;
reg  signed [15:0] ap_phi_reg_pp0_iter1_t_V_5_reg_276;
reg  signed [15:0] ap_phi_reg_pp0_iter2_t_V_5_reg_276;
reg  signed [15:0] ap_phi_reg_pp0_iter3_t_V_5_reg_276;
reg  signed [15:0] ap_phi_reg_pp0_iter4_t_V_5_reg_276;
reg  signed [15:0] ap_phi_reg_pp0_iter5_t_V_5_reg_276;
reg  signed [15:0] ap_phi_reg_pp0_iter6_t_V_5_reg_276;
reg  signed [15:0] ap_phi_reg_pp0_iter7_t_V_5_reg_276;
reg  signed [15:0] ap_phi_reg_pp0_iter8_t_V_5_reg_276;
reg  signed [15:0] ap_phi_reg_pp0_iter9_t_V_5_reg_276;
reg  signed [15:0] ap_phi_reg_pp0_iter10_t_V_5_reg_276;
reg  signed [15:0] ap_phi_reg_pp0_iter11_t_V_5_reg_276;
reg  signed [15:0] ap_phi_reg_pp0_iter12_t_V_5_reg_276;
wire  signed [15:0] ap_phi_reg_pp0_iter0_t_V_4_reg_285;
reg  signed [15:0] ap_phi_reg_pp0_iter1_t_V_4_reg_285;
reg  signed [15:0] ap_phi_reg_pp0_iter2_t_V_4_reg_285;
reg  signed [15:0] ap_phi_reg_pp0_iter3_t_V_4_reg_285;
reg  signed [15:0] ap_phi_reg_pp0_iter4_t_V_4_reg_285;
reg  signed [15:0] ap_phi_reg_pp0_iter5_t_V_4_reg_285;
reg  signed [15:0] ap_phi_reg_pp0_iter6_t_V_4_reg_285;
reg  signed [15:0] ap_phi_reg_pp0_iter7_t_V_4_reg_285;
reg  signed [15:0] ap_phi_reg_pp0_iter8_t_V_4_reg_285;
reg  signed [15:0] ap_phi_reg_pp0_iter9_t_V_4_reg_285;
reg  signed [15:0] ap_phi_reg_pp0_iter10_t_V_4_reg_285;
reg  signed [15:0] ap_phi_reg_pp0_iter11_t_V_4_reg_285;
reg  signed [15:0] ap_phi_reg_pp0_iter12_t_V_4_reg_285;
wire   [63:0] zext_ln1265_fu_326_p1;
wire   [63:0] zext_ln111_fu_844_p1;
reg    ap_block_pp0_stage0_01001;
wire   [7:0] trunc_ln96_fu_312_p1;
wire  signed [16:0] lhs_V_fu_354_p1;
wire  signed [16:0] rhs_V_fu_348_p1;
wire  signed [16:0] lhs_V_4_fu_387_p1;
wire  signed [16:0] rhs_V_3_fu_351_p1;
wire   [17:0] zext_ln1148_fu_448_p1;
wire   [17:0] sub_ln1148_fu_454_p2;
wire   [17:0] zext_ln1148_1_fu_470_p1;
wire   [17:0] sub_ln1148_2_fu_473_p2;
wire   [16:0] r_V_fu_489_p2;
wire   [0:0] tmp_3_fu_494_p3;
wire   [15:0] sub_ln1148_4_fu_502_p2;
wire   [15:0] trunc_ln1148_8_fu_507_p4;
wire   [17:0] zext_ln1148_2_fu_451_p1;
wire   [17:0] sub_ln1148_5_fu_525_p2;
wire   [15:0] sub_ln1148_1_fu_541_p2;
wire   [15:0] sub_ln1148_3_fu_552_p2;
wire   [15:0] sub_ln1148_6_fu_563_p2;
wire   [15:0] p_r_V_fu_586_p4;
wire   [15:0] p_Val2_15_fu_595_p4;
wire  signed [16:0] sext_ln1148_fu_644_p1;
wire   [16:0] sub_ln1148_7_fu_656_p2;
wire  signed [16:0] sext_ln1148_2_fu_640_p1;
wire   [16:0] sub_ln1148_9_fu_690_p2;
wire  signed [16:0] sext_ln1148_4_fu_636_p1;
wire   [16:0] sub_ln1148_11_fu_724_p2;
wire  signed [16:0] sext_ln1148_6_fu_632_p1;
wire   [16:0] sub_ln1148_13_fu_758_p2;
wire   [15:0] sub_ln1148_8_fu_787_p2;
wire  signed [15:0] sext_ln1148_1_fu_784_p1;
wire   [15:0] sub_ln1148_10_fu_802_p2;
wire  signed [15:0] sext_ln1148_3_fu_799_p1;
wire   [15:0] sub_ln1148_12_fu_817_p2;
wire  signed [15:0] sext_ln1148_5_fu_814_p1;
wire   [15:0] sub_ln1148_14_fu_832_p2;
wire  signed [15:0] sext_ln1148_7_fu_829_p1;
wire   [14:0] grp_fu_849_p0;
wire  signed [15:0] grp_fu_849_p1;
wire  signed [15:0] grp_fu_855_p0;
wire  signed [15:0] grp_fu_861_p0;
wire  signed [15:0] grp_fu_861_p1;
wire   [14:0] grp_fu_867_p0;
wire  signed [15:0] grp_fu_867_p1;
reg    grp_fu_849_ce;
reg    grp_fu_855_ce;
reg    grp_fu_861_ce;
reg    grp_fu_867_ce;
wire    ap_CS_fsm_state17;
reg   [2:0] ap_NS_fsm;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
wire   [30:0] grp_fu_849_p00;

// power-on initialization
initial begin
#0 start_once_reg = 1'b0;
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 3'd1;
#0 ap_enable_reg_pp0_iter14 = 1'b0;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter9 = 1'b0;
#0 ap_enable_reg_pp0_iter10 = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter8 = 1'b0;
#0 ap_enable_reg_pp0_iter11 = 1'b0;
#0 ap_enable_reg_pp0_iter12 = 1'b0;
#0 ap_enable_reg_pp0_iter13 = 1'b0;
end

Loop_realfft_be_dbkb #(
    .DataWidth( 15 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
twid_rom_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(twid_rom_0_address0),
    .ce0(twid_rom_0_ce0),
    .q0(twid_rom_0_q0)
);

Loop_realfft_be_dcud #(
    .DataWidth( 16 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
twid_rom_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(twid_rom_1_address0),
    .ce0(twid_rom_1_ce0),
    .q0(twid_rom_1_q0)
);

hls_xfft2real_muldEe #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 15 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 31 ))
hls_xfft2real_muldEe_U8(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_849_p0),
    .din1(grp_fu_849_p1),
    .ce(grp_fu_849_ce),
    .dout(grp_fu_849_p2)
);

hls_xfft2real_muleOg #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 31 ))
hls_xfft2real_muleOg_U9(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_855_p0),
    .din1(p_Val2_19_reg_975_pp0_iter5_reg),
    .ce(grp_fu_855_ce),
    .dout(grp_fu_855_p2)
);

hls_xfft2real_macfYi #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 31 ),
    .dout_WIDTH( 31 ))
hls_xfft2real_macfYi_U10(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_861_p0),
    .din1(grp_fu_861_p1),
    .din2(r_V_1_reg_1101),
    .ce(grp_fu_861_ce),
    .dout(grp_fu_861_p3)
);

hls_xfft2real_macg8j #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 15 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 31 ),
    .dout_WIDTH( 31 ))
hls_xfft2real_macg8j_U11(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_867_p0),
    .din1(grp_fu_867_p1),
    .din2(mul_ln1192_reg_1106),
    .ce(grp_fu_867_ce),
    .dout(grp_fu_867_p3)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state17)) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_condition_pp0_exit_iter0_state2) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            if ((1'b1 == ap_condition_pp0_exit_iter0_state2)) begin
                ap_enable_reg_pp0_iter1 <= (1'b1 ^ ap_condition_pp0_exit_iter0_state2);
            end else if ((1'b1 == 1'b1)) begin
                ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter10 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter11 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter12 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter12 <= ap_enable_reg_pp0_iter11;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter13 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter13 <= ap_enable_reg_pp0_iter12;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter14 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter14 <= ap_enable_reg_pp0_iter13;
        end else if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter14 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter8 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter9 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        start_once_reg <= 1'b0;
    end else begin
        if (((internal_ap_ready == 1'b0) & (real_start == 1'b1))) begin
            start_once_reg <= 1'b1;
        end else if ((internal_ap_ready == 1'b1)) begin
            start_once_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter11 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if (((icmp_ln91_reg_892_pp0_iter10_reg == 1'd0) & (icmp_ln87_reg_883_pp0_iter10_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter12_t_V_4_reg_285 <= cdata1_M_real_V_1_reg_1121;
        end else if (((icmp_ln91_reg_892_pp0_iter10_reg == 1'd1) & (icmp_ln87_reg_883_pp0_iter10_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter12_t_V_4_reg_285 <= cdata1_M_real_V_reg_1141;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter12_t_V_4_reg_285 <= ap_phi_reg_pp0_iter11_t_V_4_reg_285;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter11 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if (((icmp_ln91_reg_892_pp0_iter10_reg == 1'd0) & (icmp_ln87_reg_883_pp0_iter10_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter12_t_V_5_reg_276 <= cdata1_M_imag_V_1_reg_1126;
        end else if (((icmp_ln91_reg_892_pp0_iter10_reg == 1'd1) & (icmp_ln87_reg_883_pp0_iter10_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter12_t_V_5_reg_276 <= cdata1_M_imag_V_reg_1146;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter12_t_V_5_reg_276 <= ap_phi_reg_pp0_iter11_t_V_5_reg_276;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter11 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if (((icmp_ln91_reg_892_pp0_iter10_reg == 1'd0) & (icmp_ln87_reg_883_pp0_iter10_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter12_t_V_6_reg_267 <= cdata2_M_real_V_1_reg_1131;
        end else if (((icmp_ln91_reg_892_pp0_iter10_reg == 1'd1) & (icmp_ln87_reg_883_pp0_iter10_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter12_t_V_6_reg_267 <= cdata2_M_real_V_reg_1151;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter12_t_V_6_reg_267 <= ap_phi_reg_pp0_iter11_t_V_6_reg_267;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter11 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if (((icmp_ln91_reg_892_pp0_iter10_reg == 1'd0) & (icmp_ln87_reg_883_pp0_iter10_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter12_t_V_7_reg_258 <= cdata2_M_imag_V_1_reg_1136;
        end else if (((icmp_ln91_reg_892_pp0_iter10_reg == 1'd1) & (icmp_ln87_reg_883_pp0_iter10_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter12_t_V_7_reg_258 <= cdata2_M_imag_V_reg_1156;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter12_t_V_7_reg_258 <= ap_phi_reg_pp0_iter11_t_V_7_reg_258;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln87_reg_883 == 1'd0))) begin
        i2_0_i_reg_246 <= i_reg_887;
    end else if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        i2_0_i_reg_246 <= 9'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter10_t_V_4_reg_285 <= ap_phi_reg_pp0_iter9_t_V_4_reg_285;
        ap_phi_reg_pp0_iter10_t_V_5_reg_276 <= ap_phi_reg_pp0_iter9_t_V_5_reg_276;
        ap_phi_reg_pp0_iter10_t_V_6_reg_267 <= ap_phi_reg_pp0_iter9_t_V_6_reg_267;
        ap_phi_reg_pp0_iter10_t_V_7_reg_258 <= ap_phi_reg_pp0_iter9_t_V_7_reg_258;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter11_t_V_4_reg_285 <= ap_phi_reg_pp0_iter10_t_V_4_reg_285;
        ap_phi_reg_pp0_iter11_t_V_5_reg_276 <= ap_phi_reg_pp0_iter10_t_V_5_reg_276;
        ap_phi_reg_pp0_iter11_t_V_6_reg_267 <= ap_phi_reg_pp0_iter10_t_V_6_reg_267;
        ap_phi_reg_pp0_iter11_t_V_7_reg_258 <= ap_phi_reg_pp0_iter10_t_V_7_reg_258;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter1_t_V_4_reg_285 <= ap_phi_reg_pp0_iter0_t_V_4_reg_285;
        ap_phi_reg_pp0_iter1_t_V_5_reg_276 <= ap_phi_reg_pp0_iter0_t_V_5_reg_276;
        ap_phi_reg_pp0_iter1_t_V_6_reg_267 <= ap_phi_reg_pp0_iter0_t_V_6_reg_267;
        ap_phi_reg_pp0_iter1_t_V_7_reg_258 <= ap_phi_reg_pp0_iter0_t_V_7_reg_258;
        i_reg_887 <= i_fu_300_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter2_t_V_4_reg_285 <= ap_phi_reg_pp0_iter1_t_V_4_reg_285;
        ap_phi_reg_pp0_iter2_t_V_5_reg_276 <= ap_phi_reg_pp0_iter1_t_V_5_reg_276;
        ap_phi_reg_pp0_iter2_t_V_6_reg_267 <= ap_phi_reg_pp0_iter1_t_V_6_reg_267;
        ap_phi_reg_pp0_iter2_t_V_7_reg_258 <= ap_phi_reg_pp0_iter1_t_V_7_reg_258;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter3_t_V_4_reg_285 <= ap_phi_reg_pp0_iter2_t_V_4_reg_285;
        ap_phi_reg_pp0_iter3_t_V_5_reg_276 <= ap_phi_reg_pp0_iter2_t_V_5_reg_276;
        ap_phi_reg_pp0_iter3_t_V_6_reg_267 <= ap_phi_reg_pp0_iter2_t_V_6_reg_267;
        ap_phi_reg_pp0_iter3_t_V_7_reg_258 <= ap_phi_reg_pp0_iter2_t_V_7_reg_258;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter4_t_V_4_reg_285 <= ap_phi_reg_pp0_iter3_t_V_4_reg_285;
        ap_phi_reg_pp0_iter4_t_V_5_reg_276 <= ap_phi_reg_pp0_iter3_t_V_5_reg_276;
        ap_phi_reg_pp0_iter4_t_V_6_reg_267 <= ap_phi_reg_pp0_iter3_t_V_6_reg_267;
        ap_phi_reg_pp0_iter4_t_V_7_reg_258 <= ap_phi_reg_pp0_iter3_t_V_7_reg_258;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter5_t_V_4_reg_285 <= ap_phi_reg_pp0_iter4_t_V_4_reg_285;
        ap_phi_reg_pp0_iter5_t_V_5_reg_276 <= ap_phi_reg_pp0_iter4_t_V_5_reg_276;
        ap_phi_reg_pp0_iter5_t_V_6_reg_267 <= ap_phi_reg_pp0_iter4_t_V_6_reg_267;
        ap_phi_reg_pp0_iter5_t_V_7_reg_258 <= ap_phi_reg_pp0_iter4_t_V_7_reg_258;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter6_t_V_4_reg_285 <= ap_phi_reg_pp0_iter5_t_V_4_reg_285;
        ap_phi_reg_pp0_iter6_t_V_5_reg_276 <= ap_phi_reg_pp0_iter5_t_V_5_reg_276;
        ap_phi_reg_pp0_iter6_t_V_6_reg_267 <= ap_phi_reg_pp0_iter5_t_V_6_reg_267;
        ap_phi_reg_pp0_iter6_t_V_7_reg_258 <= ap_phi_reg_pp0_iter5_t_V_7_reg_258;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter6 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter7_t_V_4_reg_285 <= ap_phi_reg_pp0_iter6_t_V_4_reg_285;
        ap_phi_reg_pp0_iter7_t_V_5_reg_276 <= ap_phi_reg_pp0_iter6_t_V_5_reg_276;
        ap_phi_reg_pp0_iter7_t_V_6_reg_267 <= ap_phi_reg_pp0_iter6_t_V_6_reg_267;
        ap_phi_reg_pp0_iter7_t_V_7_reg_258 <= ap_phi_reg_pp0_iter6_t_V_7_reg_258;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter7 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter8_t_V_4_reg_285 <= ap_phi_reg_pp0_iter7_t_V_4_reg_285;
        ap_phi_reg_pp0_iter8_t_V_5_reg_276 <= ap_phi_reg_pp0_iter7_t_V_5_reg_276;
        ap_phi_reg_pp0_iter8_t_V_6_reg_267 <= ap_phi_reg_pp0_iter7_t_V_6_reg_267;
        ap_phi_reg_pp0_iter8_t_V_7_reg_258 <= ap_phi_reg_pp0_iter7_t_V_7_reg_258;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter8 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter9_t_V_4_reg_285 <= ap_phi_reg_pp0_iter8_t_V_4_reg_285;
        ap_phi_reg_pp0_iter9_t_V_5_reg_276 <= ap_phi_reg_pp0_iter8_t_V_5_reg_276;
        ap_phi_reg_pp0_iter9_t_V_6_reg_267 <= ap_phi_reg_pp0_iter8_t_V_6_reg_267;
        ap_phi_reg_pp0_iter9_t_V_7_reg_258 <= ap_phi_reg_pp0_iter8_t_V_7_reg_258;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln91_reg_892_pp0_iter9_reg == 1'd0) & (icmp_ln87_reg_883_pp0_iter9_reg == 1'd0))) begin
        cdata1_M_imag_V_1_reg_1126 <= cdata1_M_imag_V_1_fu_609_p2;
        cdata1_M_real_V_1_reg_1121 <= cdata1_M_real_V_1_fu_604_p2;
        cdata2_M_imag_V_1_reg_1136 <= cdata2_M_imag_V_1_fu_619_p2;
        cdata2_M_real_V_1_reg_1131 <= cdata2_M_real_V_1_fu_614_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln91_reg_892_pp0_iter9_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln87_reg_883_pp0_iter9_reg == 1'd0))) begin
        cdata1_M_imag_V_reg_1146 <= cdata1_M_imag_V_fu_628_p2;
        cdata1_M_real_V_reg_1141 <= cdata1_M_real_V_fu_624_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln91_reg_892_pp0_iter9_reg == 1'd1) & (ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln87_reg_883_pp0_iter9_reg == 1'd0))) begin
        cdata2_M_imag_V_reg_1156 <= descramble_buf_1_M_imag_V_q1;
        cdata2_M_real_V_reg_1151 <= descramble_buf_1_M_real_V_q1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln91_reg_892_pp0_iter5_reg == 1'd0) & (icmp_ln87_reg_883_pp0_iter5_reg == 1'd0))) begin
        f_M_imag_V_reg_1066 <= f_M_imag_V_fu_557_p3;
        f_M_real_V_reg_1060 <= f_M_real_V_fu_546_p3;
        select_ln1148_4_reg_1072 <= select_ln1148_4_fu_568_p3;
        sext_ln1118_2_reg_1089 <= sext_ln1118_2_fu_580_p1;
        zext_ln1116_reg_1077[14 : 0] <= zext_ln1116_fu_574_p1[14 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        f_M_imag_V_reg_1066_pp0_iter7_reg <= f_M_imag_V_reg_1066;
        f_M_imag_V_reg_1066_pp0_iter8_reg <= f_M_imag_V_reg_1066_pp0_iter7_reg;
        f_M_imag_V_reg_1066_pp0_iter9_reg <= f_M_imag_V_reg_1066_pp0_iter8_reg;
        f_M_real_V_reg_1060_pp0_iter7_reg <= f_M_real_V_reg_1060;
        f_M_real_V_reg_1060_pp0_iter8_reg <= f_M_real_V_reg_1060_pp0_iter7_reg;
        f_M_real_V_reg_1060_pp0_iter9_reg <= f_M_real_V_reg_1060_pp0_iter8_reg;
        icmp_ln87_reg_883_pp0_iter10_reg <= icmp_ln87_reg_883_pp0_iter9_reg;
        icmp_ln87_reg_883_pp0_iter11_reg <= icmp_ln87_reg_883_pp0_iter10_reg;
        icmp_ln87_reg_883_pp0_iter12_reg <= icmp_ln87_reg_883_pp0_iter11_reg;
        icmp_ln87_reg_883_pp0_iter13_reg <= icmp_ln87_reg_883_pp0_iter12_reg;
        icmp_ln87_reg_883_pp0_iter2_reg <= icmp_ln87_reg_883_pp0_iter1_reg;
        icmp_ln87_reg_883_pp0_iter3_reg <= icmp_ln87_reg_883_pp0_iter2_reg;
        icmp_ln87_reg_883_pp0_iter4_reg <= icmp_ln87_reg_883_pp0_iter3_reg;
        icmp_ln87_reg_883_pp0_iter5_reg <= icmp_ln87_reg_883_pp0_iter4_reg;
        icmp_ln87_reg_883_pp0_iter6_reg <= icmp_ln87_reg_883_pp0_iter5_reg;
        icmp_ln87_reg_883_pp0_iter7_reg <= icmp_ln87_reg_883_pp0_iter6_reg;
        icmp_ln87_reg_883_pp0_iter8_reg <= icmp_ln87_reg_883_pp0_iter7_reg;
        icmp_ln87_reg_883_pp0_iter9_reg <= icmp_ln87_reg_883_pp0_iter8_reg;
        icmp_ln91_reg_892_pp0_iter10_reg <= icmp_ln91_reg_892_pp0_iter9_reg;
        icmp_ln91_reg_892_pp0_iter2_reg <= icmp_ln91_reg_892_pp0_iter1_reg;
        icmp_ln91_reg_892_pp0_iter3_reg <= icmp_ln91_reg_892_pp0_iter2_reg;
        icmp_ln91_reg_892_pp0_iter4_reg <= icmp_ln91_reg_892_pp0_iter3_reg;
        icmp_ln91_reg_892_pp0_iter5_reg <= icmp_ln91_reg_892_pp0_iter4_reg;
        icmp_ln91_reg_892_pp0_iter6_reg <= icmp_ln91_reg_892_pp0_iter5_reg;
        icmp_ln91_reg_892_pp0_iter7_reg <= icmp_ln91_reg_892_pp0_iter6_reg;
        icmp_ln91_reg_892_pp0_iter8_reg <= icmp_ln91_reg_892_pp0_iter7_reg;
        icmp_ln91_reg_892_pp0_iter9_reg <= icmp_ln91_reg_892_pp0_iter8_reg;
        p_Val2_18_reg_970_pp0_iter4_reg <= p_Val2_18_reg_970;
        p_Val2_18_reg_970_pp0_iter5_reg <= p_Val2_18_reg_970_pp0_iter4_reg;
        p_Val2_19_reg_975_pp0_iter4_reg <= p_Val2_19_reg_975;
        p_Val2_19_reg_975_pp0_iter5_reg <= p_Val2_19_reg_975_pp0_iter4_reg;
        p_Val2_1_reg_953_pp0_iter4_reg <= p_Val2_1_reg_953;
        p_Val2_1_reg_953_pp0_iter5_reg <= p_Val2_1_reg_953_pp0_iter4_reg;
        p_Val2_1_reg_953_pp0_iter6_reg <= p_Val2_1_reg_953_pp0_iter5_reg;
        p_Val2_1_reg_953_pp0_iter7_reg <= p_Val2_1_reg_953_pp0_iter6_reg;
        p_Val2_1_reg_953_pp0_iter8_reg <= p_Val2_1_reg_953_pp0_iter7_reg;
        p_Val2_1_reg_953_pp0_iter9_reg <= p_Val2_1_reg_953_pp0_iter8_reg;
        p_Val2_s_reg_946_pp0_iter4_reg <= p_Val2_s_reg_946;
        p_Val2_s_reg_946_pp0_iter5_reg <= p_Val2_s_reg_946_pp0_iter4_reg;
        p_Val2_s_reg_946_pp0_iter6_reg <= p_Val2_s_reg_946_pp0_iter5_reg;
        p_Val2_s_reg_946_pp0_iter7_reg <= p_Val2_s_reg_946_pp0_iter6_reg;
        p_Val2_s_reg_946_pp0_iter8_reg <= p_Val2_s_reg_946_pp0_iter7_reg;
        p_Val2_s_reg_946_pp0_iter9_reg <= p_Val2_s_reg_946_pp0_iter8_reg;
        sub_ln111_reg_980_pp0_iter10_reg <= sub_ln111_reg_980_pp0_iter9_reg;
        sub_ln111_reg_980_pp0_iter11_reg <= sub_ln111_reg_980_pp0_iter10_reg;
        sub_ln111_reg_980_pp0_iter12_reg <= sub_ln111_reg_980_pp0_iter11_reg;
        sub_ln111_reg_980_pp0_iter13_reg <= sub_ln111_reg_980_pp0_iter12_reg;
        sub_ln111_reg_980_pp0_iter4_reg <= sub_ln111_reg_980;
        sub_ln111_reg_980_pp0_iter5_reg <= sub_ln111_reg_980_pp0_iter4_reg;
        sub_ln111_reg_980_pp0_iter6_reg <= sub_ln111_reg_980_pp0_iter5_reg;
        sub_ln111_reg_980_pp0_iter7_reg <= sub_ln111_reg_980_pp0_iter6_reg;
        sub_ln111_reg_980_pp0_iter8_reg <= sub_ln111_reg_980_pp0_iter7_reg;
        sub_ln111_reg_980_pp0_iter9_reg <= sub_ln111_reg_980_pp0_iter8_reg;
        tmp_2_reg_1015_pp0_iter5_reg <= tmp_2_reg_1015;
        tmp_4_reg_1030_pp0_iter5_reg <= tmp_4_reg_1030;
        tmp_reg_995_pp0_iter5_reg <= tmp_reg_995;
        trunc_ln1148_2_reg_1000_pp0_iter5_reg <= trunc_ln1148_2_reg_1000;
        trunc_ln1148_3_reg_1035_pp0_iter5_reg <= trunc_ln1148_3_reg_1035;
        trunc_ln1148_5_reg_1020_pp0_iter5_reg <= trunc_ln1148_5_reg_1020;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        i2_0_i_reg_246_pp0_iter1_reg <= i2_0_i_reg_246;
        icmp_ln87_reg_883 <= icmp_ln87_fu_294_p2;
        icmp_ln87_reg_883_pp0_iter1_reg <= icmp_ln87_reg_883;
        icmp_ln91_reg_892_pp0_iter1_reg <= icmp_ln91_reg_892;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln87_fu_294_p2 == 1'd0))) begin
        icmp_ln91_reg_892 <= icmp_ln91_fu_306_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln91_reg_892_pp0_iter7_reg == 1'd0) & (icmp_ln87_reg_883_pp0_iter7_reg == 1'd0))) begin
        mul_ln1192_reg_1106 <= grp_fu_855_p2;
        r_V_1_reg_1101 <= grp_fu_849_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln91_reg_892_pp0_iter2_reg == 1'd0) & (icmp_ln87_reg_883_pp0_iter2_reg == 1'd0))) begin
        p_Val2_18_reg_970 <= twid_rom_0_q0;
        p_Val2_19_reg_975 <= twid_rom_1_q0;
        p_Val2_4_reg_965 <= p_Val2_4_fu_338_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln87_reg_883_pp0_iter2_reg == 1'd0))) begin
        p_Val2_1_reg_953 <= descramble_buf_0_M_imag_V_q0;
        p_Val2_s_reg_946 <= descramble_buf_0_M_real_V_q0;
        sub_ln111_reg_980 <= sub_ln111_fu_343_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln91_reg_892_pp0_iter1_reg == 1'd0) & (icmp_ln87_reg_883_pp0_iter1_reg == 1'd0))) begin
        p_Val2_2_reg_926 <= descramble_buf_1_M_imag_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln91_reg_892_pp0_iter2_reg == 1'd0) & (icmp_ln87_reg_883_pp0_iter2_reg == 1'd0))) begin
        p_Val2_3_reg_960 <= descramble_buf_1_M_real_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln91_reg_892_pp0_iter3_reg == 1'd0) & (icmp_ln87_reg_883_pp0_iter3_reg == 1'd0))) begin
        ret_V_1_reg_1005 <= ret_V_1_fu_390_p2;
        ret_V_2_reg_1010 <= ret_V_2_fu_396_p2;
        ret_V_3_reg_990 <= ret_V_3_fu_363_p2;
        ret_V_reg_985 <= ret_V_fu_357_p2;
        tmp_2_reg_1015 <= ret_V_1_fu_390_p2[32'd16];
        tmp_4_reg_1030 <= ret_V_3_fu_363_p2[32'd16];
        tmp_reg_995 <= ret_V_fu_357_p2[32'd16];
        trunc_ln1148_2_reg_1000 <= {{ret_V_fu_357_p2[16:1]}};
        trunc_ln1148_3_reg_1035 <= {{ret_V_3_fu_363_p2[16:1]}};
        trunc_ln1148_5_reg_1020 <= {{ret_V_1_fu_390_p2[16:1]}};
        trunc_ln1148_7_reg_1025 <= {{ret_V_2_fu_396_p2[16:1]}};
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln91_reg_892_pp0_iter8_reg == 1'd0) & (icmp_ln87_reg_883_pp0_iter8_reg == 1'd0))) begin
        ret_V_4_reg_1111 <= grp_fu_861_p3;
        ret_V_5_reg_1116 <= grp_fu_867_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln91_reg_892_pp0_iter4_reg == 1'd0) & (icmp_ln87_reg_883_pp0_iter4_reg == 1'd0))) begin
        select_ln1148_3_reg_1050 <= select_ln1148_3_fu_517_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln87_reg_883_pp0_iter12_reg == 1'd0))) begin
        select_ln1148_5_reg_1236 <= select_ln1148_5_fu_837_p3;
        select_ln1148_reg_1231 <= select_ln1148_fu_822_p3;
        tmp_M_imag_V_reg_1226 <= tmp_M_imag_V_fu_807_p3;
        tmp_M_real_V_reg_1221 <= tmp_M_real_V_fu_792_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln91_fu_306_p2 == 1'd0) & (icmp_ln87_fu_294_p2 == 1'd0))) begin
        sub_ln96_reg_896 <= sub_ln96_fu_316_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln87_reg_883_pp0_iter11_reg == 1'd0))) begin
        tmp_5_reg_1161 <= ap_phi_reg_pp0_iter12_t_V_4_reg_285[32'd15];
        tmp_6_reg_1176 <= ap_phi_reg_pp0_iter12_t_V_5_reg_276[32'd15];
        tmp_7_reg_1191 <= ap_phi_reg_pp0_iter12_t_V_6_reg_267[32'd15];
        tmp_8_reg_1206 <= ap_phi_reg_pp0_iter12_t_V_7_reg_258[32'd15];
        trunc_ln1148_10_reg_1181 <= {{sub_ln1148_9_fu_690_p2[16:1]}};
        trunc_ln1148_11_reg_1186 <= {{ap_phi_reg_pp0_iter12_t_V_5_reg_276[15:1]}};
        trunc_ln1148_12_reg_1196 <= {{sub_ln1148_11_fu_724_p2[16:1]}};
        trunc_ln1148_13_reg_1201 <= {{ap_phi_reg_pp0_iter12_t_V_6_reg_267[15:1]}};
        trunc_ln1148_14_reg_1211 <= {{sub_ln1148_13_fu_758_p2[16:1]}};
        trunc_ln1148_15_reg_1216 <= {{ap_phi_reg_pp0_iter12_t_V_7_reg_258[15:1]}};
        trunc_ln1148_6_reg_1166 <= {{sub_ln1148_7_fu_656_p2[16:1]}};
        trunc_ln1148_9_reg_1171 <= {{ap_phi_reg_pp0_iter12_t_V_4_reg_285[15:1]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln87_reg_883_pp0_iter1_reg == 1'd0))) begin
        trunc_ln111_reg_941 <= trunc_ln111_fu_334_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_995 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln91_reg_892_pp0_iter4_reg == 1'd0) & (icmp_ln87_reg_883_pp0_iter4_reg == 1'd0))) begin
        trunc_ln1148_1_reg_1040 <= {{sub_ln1148_fu_454_p2[16:1]}};
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_2_reg_1015 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln91_reg_892_pp0_iter4_reg == 1'd0) & (icmp_ln87_reg_883_pp0_iter4_reg == 1'd0))) begin
        trunc_ln1148_4_reg_1045 <= {{sub_ln1148_2_fu_473_p2[16:1]}};
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_4_reg_1030 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln91_reg_892_pp0_iter4_reg == 1'd0) & (icmp_ln87_reg_883_pp0_iter4_reg == 1'd0))) begin
        trunc_ln1148_s_reg_1055 <= {{sub_ln1148_5_fu_525_p2[16:1]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln91_reg_892 == 1'd0) & (icmp_ln87_reg_883 == 1'd0))) begin
        zext_ln96_reg_901[7 : 0] <= zext_ln96_fu_322_p1[7 : 0];
    end
end

always @ (*) begin
    if ((icmp_ln87_fu_294_p2 == 1'd1)) begin
        ap_condition_pp0_exit_iter0_state2 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter0_state2 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((real_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter13 == 1'b0) & (ap_enable_reg_pp0_iter12 == 1'b0) & (ap_enable_reg_pp0_iter11 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0) & (ap_enable_reg_pp0_iter14 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln87_reg_883 == 1'd0) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_phi_mux_i2_0_i_phi_fu_250_p4 = i_reg_887;
    end else begin
        ap_phi_mux_i2_0_i_phi_fu_250_p4 = i2_0_i_reg_246;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        descramble_buf_0_M_imag_V_ce0 = 1'b1;
    end else begin
        descramble_buf_0_M_imag_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        descramble_buf_0_M_real_V_ce0 = 1'b1;
    end else begin
        descramble_buf_0_M_real_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        descramble_buf_1_M_imag_V_ce0 = 1'b1;
    end else begin
        descramble_buf_1_M_imag_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        descramble_buf_1_M_imag_V_ce1 = 1'b1;
    end else begin
        descramble_buf_1_M_imag_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        descramble_buf_1_M_real_V_ce0 = 1'b1;
    end else begin
        descramble_buf_1_M_real_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        descramble_buf_1_M_real_V_ce1 = 1'b1;
    end else begin
        descramble_buf_1_M_real_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_849_ce = 1'b1;
    end else begin
        grp_fu_849_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_855_ce = 1'b1;
    end else begin
        grp_fu_855_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_861_ce = 1'b1;
    end else begin
        grp_fu_861_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_867_ce = 1'b1;
    end else begin
        grp_fu_867_ce = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        internal_ap_ready = 1'b1;
    end else begin
        internal_ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter14 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        real_spectrum_hi_buf_i_0_ce0 = 1'b1;
    end else begin
        real_spectrum_hi_buf_i_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter14 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln87_reg_883_pp0_iter13_reg == 1'd0))) begin
        real_spectrum_hi_buf_i_0_we0 = 1'b1;
    end else begin
        real_spectrum_hi_buf_i_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter14 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        real_spectrum_hi_buf_i_1_ce0 = 1'b1;
    end else begin
        real_spectrum_hi_buf_i_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter14 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln87_reg_883_pp0_iter13_reg == 1'd0))) begin
        real_spectrum_hi_buf_i_1_we0 = 1'b1;
    end else begin
        real_spectrum_hi_buf_i_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter14 == 1'b1) & (icmp_ln87_reg_883_pp0_iter13_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0))) begin
        real_spectrum_lo_V_M_imag_V_blk_n = real_spectrum_lo_V_M_imag_V_full_n;
    end else begin
        real_spectrum_lo_V_M_imag_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter14 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln87_reg_883_pp0_iter13_reg == 1'd0))) begin
        real_spectrum_lo_V_M_imag_V_write = 1'b1;
    end else begin
        real_spectrum_lo_V_M_imag_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter14 == 1'b1) & (icmp_ln87_reg_883_pp0_iter13_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0))) begin
        real_spectrum_lo_V_M_real_V_blk_n = real_spectrum_lo_V_M_real_V_full_n;
    end else begin
        real_spectrum_lo_V_M_real_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter14 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln87_reg_883_pp0_iter13_reg == 1'd0))) begin
        real_spectrum_lo_V_M_real_V_write = 1'b1;
    end else begin
        real_spectrum_lo_V_M_real_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((start_once_reg == 1'b0) & (start_full_n == 1'b0))) begin
        real_start = 1'b0;
    end else begin
        real_start = ap_start;
    end
end

always @ (*) begin
    if (((start_once_reg == 1'b0) & (real_start == 1'b1))) begin
        start_write = 1'b1;
    end else begin
        start_write = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        twid_rom_0_ce0 = 1'b1;
    end else begin
        twid_rom_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        twid_rom_1_ce0 = 1'b1;
    end else begin
        twid_rom_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((ap_enable_reg_pp0_iter1 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln87_fu_294_p2 == 1'd1)) & ~((ap_enable_reg_pp0_iter13 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter14 == 1'b1)))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if ((((ap_enable_reg_pp0_iter1 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln87_fu_294_p2 == 1'd1)) | ((ap_enable_reg_pp0_iter13 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter14 == 1'b1)))) begin
                ap_NS_fsm = ap_ST_fsm_state17;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_state17 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state17 = ap_CS_fsm[32'd2];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = ((io_acc_block_signal_op161 == 1'b0) & (ap_enable_reg_pp0_iter14 == 1'b1) & (icmp_ln87_reg_883_pp0_iter13_reg == 1'd0));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((io_acc_block_signal_op161 == 1'b0) & (ap_enable_reg_pp0_iter14 == 1'b1) & (icmp_ln87_reg_883_pp0_iter13_reg == 1'd0));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((io_acc_block_signal_op161 == 1'b0) & (ap_enable_reg_pp0_iter14 == 1'b1) & (icmp_ln87_reg_883_pp0_iter13_reg == 1'd0));
end

always @ (*) begin
    ap_block_state1 = ((real_start == 1'b0) | (ap_done_reg == 1'b1));
end

assign ap_block_state10_pp0_stage0_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter10 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter11 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage0_iter12 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage0_iter13 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state16_pp0_stage0_iter14 = ((io_acc_block_signal_op161 == 1'b0) & (icmp_ln87_reg_883_pp0_iter13_reg == 1'd0));
end

assign ap_block_state2_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter7 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_phi_reg_pp0_iter0_t_V_4_reg_285 = 'bx;

assign ap_phi_reg_pp0_iter0_t_V_5_reg_276 = 'bx;

assign ap_phi_reg_pp0_iter0_t_V_6_reg_267 = 'bx;

assign ap_phi_reg_pp0_iter0_t_V_7_reg_258 = 'bx;

assign ap_ready = internal_ap_ready;

assign cdata1_M_imag_V_1_fu_609_p2 = (f_M_imag_V_reg_1066_pp0_iter9_reg + p_Val2_15_fu_595_p4);

assign cdata1_M_imag_V_fu_628_p2 = ($signed(p_Val2_s_reg_946_pp0_iter9_reg) - $signed(p_Val2_1_reg_953_pp0_iter9_reg));

assign cdata1_M_real_V_1_fu_604_p2 = (f_M_real_V_reg_1060_pp0_iter9_reg + p_r_V_fu_586_p4);

assign cdata1_M_real_V_fu_624_p2 = ($signed(p_Val2_1_reg_953_pp0_iter9_reg) + $signed(p_Val2_s_reg_946_pp0_iter9_reg));

assign cdata2_M_imag_V_1_fu_619_p2 = (p_Val2_15_fu_595_p4 - f_M_imag_V_reg_1066_pp0_iter9_reg);

assign cdata2_M_real_V_1_fu_614_p2 = (f_M_real_V_reg_1060_pp0_iter9_reg - p_r_V_fu_586_p4);

assign descramble_buf_0_M_imag_V_address0 = zext_ln1265_fu_326_p1;

assign descramble_buf_0_M_real_V_address0 = zext_ln1265_fu_326_p1;

assign descramble_buf_1_M_imag_V_address0 = zext_ln96_fu_322_p1;

assign descramble_buf_1_M_imag_V_address1 = 64'd0;

assign descramble_buf_1_M_real_V_address0 = zext_ln96_reg_901;

assign descramble_buf_1_M_real_V_address1 = 64'd0;

assign f_M_imag_V_fu_557_p3 = ((tmp_2_reg_1015_pp0_iter5_reg[0:0] === 1'b1) ? sub_ln1148_3_fu_552_p2 : trunc_ln1148_5_reg_1020_pp0_iter5_reg);

assign f_M_real_V_fu_546_p3 = ((tmp_reg_995_pp0_iter5_reg[0:0] === 1'b1) ? sub_ln1148_1_fu_541_p2 : trunc_ln1148_2_reg_1000_pp0_iter5_reg);

assign grp_fu_849_p0 = grp_fu_849_p00;

assign grp_fu_849_p00 = p_Val2_18_reg_970_pp0_iter5_reg;

assign grp_fu_849_p1 = sext_ln1118_fu_577_p1;

assign grp_fu_855_p0 = sext_ln1118_fu_577_p1;

assign grp_fu_861_p0 = sext_ln1118_2_reg_1089;

assign grp_fu_861_p1 = sext_ln1118_1_fu_583_p1;

assign grp_fu_867_p0 = zext_ln1116_reg_1077;

assign grp_fu_867_p1 = sext_ln1118_1_fu_583_p1;

assign i_fu_300_p2 = (ap_phi_mux_i2_0_i_phi_fu_250_p4 + 9'd1);

assign icmp_ln87_fu_294_p2 = ((ap_phi_mux_i2_0_i_phi_fu_250_p4 == 9'd256) ? 1'b1 : 1'b0);

assign icmp_ln91_fu_306_p2 = ((ap_phi_mux_i2_0_i_phi_fu_250_p4 == 9'd0) ? 1'b1 : 1'b0);

assign io_acc_block_signal_op161 = (real_spectrum_lo_V_M_real_V_full_n & real_spectrum_lo_V_M_imag_V_full_n);

assign lhs_V_4_fu_387_p1 = p_Val2_1_reg_953;

assign lhs_V_fu_354_p1 = p_Val2_s_reg_946;

assign p_Val2_15_fu_595_p4 = {{ret_V_5_reg_1116[30:15]}};

assign p_Val2_4_fu_338_p2 = (16'd0 - p_Val2_2_reg_926);

assign p_r_V_fu_586_p4 = {{ret_V_4_reg_1111[30:15]}};

assign r_V_fu_489_p2 = (17'd0 - ret_V_2_reg_1010);

assign real_spectrum_hi_buf_i_0_address0 = zext_ln111_fu_844_p1;

assign real_spectrum_hi_buf_i_0_d0 = select_ln1148_reg_1231;

assign real_spectrum_hi_buf_i_1_address0 = zext_ln111_fu_844_p1;

assign real_spectrum_hi_buf_i_1_d0 = select_ln1148_5_reg_1236;

assign real_spectrum_lo_V_M_imag_V_din = tmp_M_imag_V_reg_1226;

assign real_spectrum_lo_V_M_real_V_din = tmp_M_real_V_reg_1221;

assign ret_V_1_fu_390_p2 = ($signed(lhs_V_4_fu_387_p1) + $signed(rhs_V_3_fu_351_p1));

assign ret_V_2_fu_396_p2 = ($signed(rhs_V_3_fu_351_p1) - $signed(lhs_V_4_fu_387_p1));

assign ret_V_3_fu_363_p2 = ($signed(rhs_V_fu_348_p1) - $signed(lhs_V_fu_354_p1));

assign ret_V_fu_357_p2 = ($signed(lhs_V_fu_354_p1) + $signed(rhs_V_fu_348_p1));

assign rhs_V_3_fu_351_p1 = $signed(p_Val2_4_reg_965);

assign rhs_V_fu_348_p1 = $signed(p_Val2_3_reg_960);

assign select_ln1148_3_fu_517_p3 = ((tmp_3_fu_494_p3[0:0] === 1'b1) ? sub_ln1148_4_fu_502_p2 : trunc_ln1148_8_fu_507_p4);

assign select_ln1148_4_fu_568_p3 = ((tmp_4_reg_1030_pp0_iter5_reg[0:0] === 1'b1) ? sub_ln1148_6_fu_563_p2 : trunc_ln1148_3_reg_1035_pp0_iter5_reg);

assign select_ln1148_5_fu_837_p3 = ((tmp_8_reg_1206[0:0] === 1'b1) ? sub_ln1148_14_fu_832_p2 : sext_ln1148_7_fu_829_p1);

assign select_ln1148_fu_822_p3 = ((tmp_7_reg_1191[0:0] === 1'b1) ? sub_ln1148_12_fu_817_p2 : sext_ln1148_5_fu_814_p1);

assign sext_ln1118_1_fu_583_p1 = $signed(select_ln1148_4_reg_1072);

assign sext_ln1118_2_fu_580_p1 = p_Val2_19_reg_975_pp0_iter5_reg;

assign sext_ln1118_fu_577_p1 = $signed(select_ln1148_3_reg_1050);

assign sext_ln1148_1_fu_784_p1 = $signed(trunc_ln1148_9_reg_1171);

assign sext_ln1148_2_fu_640_p1 = ap_phi_reg_pp0_iter12_t_V_5_reg_276;

assign sext_ln1148_3_fu_799_p1 = $signed(trunc_ln1148_11_reg_1186);

assign sext_ln1148_4_fu_636_p1 = ap_phi_reg_pp0_iter12_t_V_6_reg_267;

assign sext_ln1148_5_fu_814_p1 = $signed(trunc_ln1148_13_reg_1201);

assign sext_ln1148_6_fu_632_p1 = ap_phi_reg_pp0_iter12_t_V_7_reg_258;

assign sext_ln1148_7_fu_829_p1 = $signed(trunc_ln1148_15_reg_1216);

assign sext_ln1148_fu_644_p1 = ap_phi_reg_pp0_iter12_t_V_4_reg_285;

assign start_out = real_start;

assign sub_ln111_fu_343_p2 = (8'd0 - trunc_ln111_reg_941);

assign sub_ln1148_10_fu_802_p2 = (16'd0 - trunc_ln1148_10_reg_1181);

assign sub_ln1148_11_fu_724_p2 = ($signed(17'd0) - $signed(sext_ln1148_4_fu_636_p1));

assign sub_ln1148_12_fu_817_p2 = (16'd0 - trunc_ln1148_12_reg_1196);

assign sub_ln1148_13_fu_758_p2 = ($signed(17'd0) - $signed(sext_ln1148_6_fu_632_p1));

assign sub_ln1148_14_fu_832_p2 = (16'd0 - trunc_ln1148_14_reg_1211);

assign sub_ln1148_1_fu_541_p2 = (16'd0 - trunc_ln1148_1_reg_1040);

assign sub_ln1148_2_fu_473_p2 = (18'd0 - zext_ln1148_1_fu_470_p1);

assign sub_ln1148_3_fu_552_p2 = (16'd0 - trunc_ln1148_4_reg_1045);

assign sub_ln1148_4_fu_502_p2 = (16'd0 - trunc_ln1148_7_reg_1025);

assign sub_ln1148_5_fu_525_p2 = (18'd0 - zext_ln1148_2_fu_451_p1);

assign sub_ln1148_6_fu_563_p2 = (16'd0 - trunc_ln1148_s_reg_1055);

assign sub_ln1148_7_fu_656_p2 = ($signed(17'd0) - $signed(sext_ln1148_fu_644_p1));

assign sub_ln1148_8_fu_787_p2 = (16'd0 - trunc_ln1148_6_reg_1166);

assign sub_ln1148_9_fu_690_p2 = ($signed(17'd0) - $signed(sext_ln1148_2_fu_640_p1));

assign sub_ln1148_fu_454_p2 = (18'd0 - zext_ln1148_fu_448_p1);

assign sub_ln96_fu_316_p2 = (8'd0 - trunc_ln96_fu_312_p1);

assign tmp_3_fu_494_p3 = r_V_fu_489_p2[32'd16];

assign tmp_M_imag_V_fu_807_p3 = ((tmp_6_reg_1176[0:0] === 1'b1) ? sub_ln1148_10_fu_802_p2 : sext_ln1148_3_fu_799_p1);

assign tmp_M_real_V_fu_792_p3 = ((tmp_5_reg_1161[0:0] === 1'b1) ? sub_ln1148_8_fu_787_p2 : sext_ln1148_1_fu_784_p1);

assign trunc_ln111_fu_334_p1 = i2_0_i_reg_246_pp0_iter1_reg[7:0];

assign trunc_ln1148_8_fu_507_p4 = {{r_V_fu_489_p2[16:1]}};

assign trunc_ln96_fu_312_p1 = ap_phi_mux_i2_0_i_phi_fu_250_p4[7:0];

assign twid_rom_0_address0 = zext_ln1265_fu_326_p1;

assign twid_rom_1_address0 = zext_ln1265_fu_326_p1;

assign zext_ln1116_fu_574_p1 = p_Val2_18_reg_970_pp0_iter5_reg;

assign zext_ln111_fu_844_p1 = sub_ln111_reg_980_pp0_iter13_reg;

assign zext_ln1148_1_fu_470_p1 = ret_V_1_reg_1005;

assign zext_ln1148_2_fu_451_p1 = ret_V_3_reg_990;

assign zext_ln1148_fu_448_p1 = ret_V_reg_985;

assign zext_ln1265_fu_326_p1 = i2_0_i_reg_246_pp0_iter1_reg;

assign zext_ln96_fu_322_p1 = sub_ln96_reg_896;

always @ (posedge ap_clk) begin
    zext_ln96_reg_901[63:8] <= 56'b00000000000000000000000000000000000000000000000000000000;
    zext_ln1116_reg_1077[30:15] <= 16'b0000000000000000;
end

endmodule //Loop_realfft_be_desc
