
---------- Begin Simulation Statistics ----------
final_tick                               2000000000000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  78493                       # Simulator instruction rate (inst/s)
host_mem_usage                              201489092                       # Number of bytes of host memory used
host_op_rate                                    88683                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 52788.66                       # Real time elapsed on the host
host_tick_rate                               20129314                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  4143518378                       # Number of instructions simulated
sim_ops                                    4681451466                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.062600                       # Number of seconds simulated
sim_ticks                                1062599534918                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                   182                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      4536134                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       9071981                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     84.125981                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits       133316753                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups    158472747                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            5                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect      2579553                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted    350522383                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits     20379304                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups     20382703                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses         3399                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups       443217771                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS        26262622                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted          122                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads         657016281                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes        635712898                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts      2578113                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches          422927368                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events     147151548                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls     26843891                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts    135794825                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts   2143518377                       # Number of instructions committed
system.switch_cpus.commit.committedOps     2433694012                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples   2530605041                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.961704                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.142187                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0   1823300900     72.05%     72.05% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1    303190796     11.98%     84.03% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2     76340120      3.02%     87.05% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3     67093467      2.65%     89.70% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4     43863629      1.73%     91.43% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5     18484358      0.73%     92.16% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6     26807676      1.06%     93.22% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7     24372547      0.96%     94.19% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8    147151548      5.81%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total   2530605041                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls     23963502                       # Number of function calls committed.
system.switch_cpus.commit.int_insts        1967280896                       # Number of committed integer instructions.
system.switch_cpus.commit.loads             481242115                       # Number of loads committed
system.switch_cpus.commit.membars            29826034                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu   1365057990     56.09%     56.09% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult      8978365      0.37%     56.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     56.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd     49600953      2.04%     58.50% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp     32809190      1.35%     59.85% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt     13502475      0.55%     60.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult     44739452      1.84%     62.24% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc     53840702      2.21%     64.45% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv      7534105      0.31%     64.76% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc     46710996      1.92%     66.68% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     66.68% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     66.68% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     66.68% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu      2982508      0.12%     66.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead    481242115     19.77%     86.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite    326695161     13.42%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total   2433694012                       # Class of committed instruction
system.switch_cpus.commit.refs              807937276                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts         379945329                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts          2143518377                       # Number of Instructions Simulated
system.switch_cpus.committedOps            2433694012                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.188793                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.188793                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles    2042474454                       # Number of cycles decode is blocked
system.switch_cpus.decode.BranchMispred          1462                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.BranchResolved    132909495                       # Number of times decode resolved a branch
system.switch_cpus.decode.DecodedInsts     2593603127                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles        125192531                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles         295523562                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles        2587613                       # Number of cycles decode is squashing
system.switch_cpus.decode.SquashedInsts          5629                       # Number of squashed instructions handled by decode
system.switch_cpus.decode.UnblockCycles      82419681                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.accesses                     0                       # DTB accesses
system.switch_cpus.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.hits                         0                       # DTB hits
system.switch_cpus.dtb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.dtb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.dtb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.dtb.misses                       0                       # DTB misses
system.switch_cpus.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.read_accesses                0                       # DTB read accesses
system.switch_cpus.dtb.read_hits                    0                       # DTB read hits
system.switch_cpus.dtb.read_misses                  0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.dtb.write_accesses               0                       # DTB write accesses
system.switch_cpus.dtb.write_hits                   0                       # DTB write hits
system.switch_cpus.dtb.write_misses                 0                       # DTB write misses
system.switch_cpus.fetch.Branches           443217771                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines         274386416                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles            2269360780                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes        632235                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.IcacheWaitRetryStallCycles           25                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.Insts             2317281669                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles            2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.SquashCycles         5178106                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.173934                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles    276247983                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches    179958679                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.909380                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples   2548197843                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.028065                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.409791                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0       2054643842     80.63%     80.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1         53560000      2.10%     82.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2         50113005      1.97%     84.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3         61907100      2.43%     87.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4         55673773      2.18%     89.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5         22413276      0.88%     90.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6         20281412      0.80%     90.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7         13087629      0.51%     91.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8        216517806      8.50%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total   2548197843                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.idleCycles                    2480                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts      3065306                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches        432979617                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             0.991393                       # Inst execution rate
system.switch_cpus.iew.exec_refs            852860594                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores          330659684                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles        15053373                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts     502518086                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts     26938947                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts        15208                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts    333887054                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts   2569404402                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts     522200910                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts      4147438                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts    2526266702                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents            528                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents      89866766                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles        2587613                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles      89871064                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked          571                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads     12267490                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses           32                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation        13661                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads     20979007                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads     21275962                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores      7191880                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents        13661                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect      1378944                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect      1686362                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers        2523354073                       # num instructions consuming a value
system.switch_cpus.iew.wb_count            2503639582                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.590954                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers        1491186992                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               0.982513                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent             2504296030                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads       2403278119                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes      1504319426                       # number of integer regfile writes
system.switch_cpus.ipc                       0.841189                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.841189                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass           64      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu    1397399145     55.22%     55.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult      8978826      0.35%     55.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     55.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd     52606523      2.08%     57.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp     32810314      1.30%     58.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt     14216412      0.56%     59.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult     46188475      1.83%     61.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc     53840719      2.13%     63.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv      9019019      0.36%     63.83% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc     57768078      2.28%     66.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     66.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     66.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     66.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu      2982508      0.12%     66.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     66.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     66.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            3      0.00%     66.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     66.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     66.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     66.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     66.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     66.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     66.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     66.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     66.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     66.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     66.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     66.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     66.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     66.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     66.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     66.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     66.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     66.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     66.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     66.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     66.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     66.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     66.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     66.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     66.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     66.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     66.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     66.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     66.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     66.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead    522210713     20.64%     86.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite    332393348     13.14%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total     2530414147                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt            49364250                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.019508                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu         3047859      6.17%      6.17% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult             40      0.00%      6.17% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%      6.17% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%      6.17% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%      6.17% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt           145      0.00%      6.17% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult      6440271     13.05%     19.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc      3476852      7.04%     26.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv            17      0.00%     26.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc      1473944      2.99%     29.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     29.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     29.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     29.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     29.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     29.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     29.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     29.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     29.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     29.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     29.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     29.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     29.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     29.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     29.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     29.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     29.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     29.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     29.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     29.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     29.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     29.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     29.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     29.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     29.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     29.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     29.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     29.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     29.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     29.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     29.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     29.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     29.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     29.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     29.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     29.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     29.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead       17888294     36.24%     65.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite      17036828     34.51%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses     2126710905                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads   6770724182                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses   2089318234                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes   2153742630                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded         2542465454                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued        2530414147                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded     26938948                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined    135710345                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued         2625                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved        95057                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined    283320488                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples   2548197843                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.993021                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.831050                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0   1713474710     67.24%     67.24% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1    261850631     10.28%     77.52% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2    160361920      6.29%     83.81% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3    112417782      4.41%     88.22% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4    106873027      4.19%     92.42% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5     59845685      2.35%     94.77% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6     72999133      2.86%     97.63% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7     37128641      1.46%     99.09% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8     23246314      0.91%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total   2548197843                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   0.993020                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses      453067428                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads    887668823                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses    414321348                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes    551385457                       # Number of vector instruction queue writes
system.switch_cpus.itb.accesses                     0                       # DTB accesses
system.switch_cpus.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.hits                         0                       # DTB hits
system.switch_cpus.itb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.itb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.itb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.itb.misses                       0                       # DTB misses
system.switch_cpus.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.memDep0.conflictingLoads     12119482                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores     17897967                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads    502518086                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores    333887054                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads      3858303890                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes      309401716                       # number of misc regfile writes
system.switch_cpus.numCycles               2548200323                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles       113578400                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps    2668080929                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents       16090290                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles        163300109                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents      271159659                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents        314064                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups    4916943836                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts     2577306877                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands   2854667483                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles         339665268                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents          92860                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles        2587613                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles     344764316                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps        186586509                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.int_rename_lookups   2406605831                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles   1584302135                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts     36704996                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts         424521823                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts     26939059                       # count of temporary serializing insts renamed
system.switch_cpus.rename.vec_rename_lookups    640379088                       # Number of vector rename lookups
system.switch_cpus.rob.rob_reads           4952939964                       # The number of ROB reads
system.switch_cpus.rob.rob_writes          5156570941                       # The number of ROB writes
system.switch_cpus.timesIdled                      18                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.vec_regfile_reads        523721156                       # number of vector regfile reads
system.switch_cpus.vec_regfile_writes       335663109                       # number of vector regfile writes
system.tol2bus.snoop_filter.hit_multi_requests          284                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops          277                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      4701429                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      4619946                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      9402858                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        4620223                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            4534309                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1614699                       # Transaction distribution
system.membus.trans_dist::CleanEvict          2921152                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1821                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1821                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       4534309                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls0.port      6936607                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls1.port      6671504                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total     13608111                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               13608111                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls0.port    399909376                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls1.port    387396736                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    787306112                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               787306112                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           4536130                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 4536130    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             4536130                       # Request fanout histogram
system.membus.reqLayer0.occupancy         13225402218                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.2                       # Layer utilization (%)
system.membus.reqLayer1.occupancy         12901033332                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               1.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy        42890357926                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              4.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.switch_cpus.pwrStateResidencyTicks::OFF 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           4699522                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      3388052                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           47                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         7583387                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             1907                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            1907                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq            47                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      4699475                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          141                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     14104146                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              14104287                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        12032                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    828766080                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              828778112                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         6270057                       # Total snoops (count)
system.tol2bus.snoopTraffic                 206681472                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         10971486                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.421163                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.493797                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                6350979     57.89%     57.89% # Request fanout histogram
system.tol2bus.snoop_fanout::1                4620230     42.11%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                    277      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           10971486                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         6879022986                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.6                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        9802381470                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy             97995                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.mem_ctrls0.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.bytes_read::.switch_cpus.inst         2816                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus.data    295968512                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total         295971328                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_inst_read::.switch_cpus.inst         2816                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::total         2816                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_written::.writebacks    103938048                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total      103938048                       # Number of bytes written to this memory
system.mem_ctrls0.num_reads::.switch_cpus.inst           22                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus.data      2312254                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total            2312276                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::.writebacks       812016                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total            812016                       # Number of write requests responded to by this memory
system.mem_ctrls0.bw_read::.switch_cpus.inst         2650                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus.data    278532507                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total            278535157                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::.switch_cpus.inst         2650                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::total            2650                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::.writebacks      97814882                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total            97814882                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::.writebacks      97814882                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus.inst         2650                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus.data    278532507                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total           376350039                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.avgPriority_.writebacks::samples   1623982.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus.inst::samples        44.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus.data::samples   4572101.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls0.priorityMaxLatency     0.000278390396                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls0.numReadWriteTurnArounds        92464                       # Number of turnarounds from READ to WRITE
system.mem_ctrls0.numWriteReadTurnArounds        92464                       # Number of turnarounds from WRITE to READ
system.mem_ctrls0.numStayReadState            7910934                       # Number of times bus staying in READ state
system.mem_ctrls0.numStayWriteState           1532711                       # Number of times bus staying in WRITE state
system.mem_ctrls0.readReqs                    2312276                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                    812016                       # Number of write requests accepted
system.mem_ctrls0.readBursts                  4624552                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                 1624032                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.servicedByWrQ                 52407                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                   50                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0           149534                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1           113986                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2           161199                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3           106635                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4           107373                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5           117634                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6           872460                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7           655412                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8           111088                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9           351052                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10          567542                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11          519418                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12          279195                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13          160517                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14          138331                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15          160769                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0            74156                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1            44878                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2            49488                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3            49200                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4            52856                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5            63982                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6            54816                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7            53294                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8            97838                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9           353766                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10          244112                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11          138141                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12          128386                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13           61680                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14           59632                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15           97734                       # Per bank write bursts
system.mem_ctrls0.avgRdQLen                      2.04                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                     25.26                       # Average write queue length when enqueuing
system.mem_ctrls0.totQLat                 92714134679                       # Total ticks spent queuing
system.mem_ctrls0.totBusLat               22860725000                       # Total ticks spent in databus transfers
system.mem_ctrls0.totMemAccLat           178441853429                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.avgQLat                    20278.04                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat               39028.04                       # Average memory access latency per DRAM burst
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.readRowHits                 2954915                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                1045208                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                64.63                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate               64.36                       # Row buffer hit rate for writes
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6              4624552                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6             1624032                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                2244721                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                2242590                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                  42424                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                  42328                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                     44                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                     38                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                 70246                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                 70887                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                 92054                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                 92311                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                 92554                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                 92558                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                 92583                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                 92611                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                 92612                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                 92717                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                 92901                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                 92856                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                 92733                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                 93087                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                 92958                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                 92475                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                 92465                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                 92464                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                   881                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                    13                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.bytesPerActivate::samples      2195979                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::mean   180.580175                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::gmean   156.533838                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::stdev   124.386341                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::0-127        97329      4.43%      4.43% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::128-255      1583458     72.11%     76.54% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::256-383       284888     12.97%     89.51% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::384-511       125115      5.70%     95.21% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::512-639        59026      2.69%     97.90% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::640-767        26799      1.22%     99.12% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::768-895        11609      0.53%     99.65% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::896-1023         4780      0.22%     99.86% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::1024-1151         2975      0.14%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::total      2195979                       # Bytes accessed per row activation
system.mem_ctrls0.rdPerTurnAround::samples        92464                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::mean     49.447515                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::gmean    47.124895                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::stdev    15.059868                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::8-15           122      0.13%      0.13% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::16-23         1799      1.95%      2.08% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::24-31         7212      7.80%      9.88% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::32-39        14695     15.89%     25.77% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::40-47        19354     20.93%     46.70% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::48-55        18831     20.37%     67.07% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::56-63        14077     15.22%     82.29% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::64-71         8616      9.32%     91.61% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::72-79         4422      4.78%     96.39% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::80-87         1999      2.16%     98.55% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::88-95          836      0.90%     99.46% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::96-103          339      0.37%     99.82% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::104-111           96      0.10%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::112-119           44      0.05%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::120-127           14      0.02%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::128-135            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::136-143            3      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::144-151            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::total        92464                       # Reads before turning the bus around for writes
system.mem_ctrls0.wrPerTurnAround::samples        92464                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::mean     17.563149                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::gmean    17.539190                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::stdev     0.903647                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::16           21577     23.34%     23.34% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::17             599      0.65%     23.98% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::18           68323     73.89%     97.87% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::19             605      0.65%     98.53% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::20            1335      1.44%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::21              16      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::22               8      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::23               1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::total        92464                       # Writes before turning the bus around for reads
system.mem_ctrls0.bytesReadDRAM             292617280                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                3354048                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten              103933376                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys              295971328                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys           103938048                       # Total written bytes from the system interface side
system.mem_ctrls0.avgRdBW                      275.38                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                       97.81                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                   278.54                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                    97.81                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        2.92                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    2.15                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.76                       # Data bus utilization in percentage for writes
system.mem_ctrls0.totGap                 1062598754901                       # Total gap between requests
system.mem_ctrls0.avgGap                    340108.66                       # Average gap between requests
system.mem_ctrls0.masterReadBytes::.switch_cpus.inst         2816                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus.data    292614464                       # Per-master bytes read from memory
system.mem_ctrls0.masterWriteBytes::.writebacks    103933376                       # Per-master bytes write to memory
system.mem_ctrls0.masterReadRate::.switch_cpus.inst 2650.104679574614                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus.data 275376051.263358473778                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterWriteRate::.writebacks 97810485.121302500367                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls0.masterReadAccesses::.switch_cpus.inst           44                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus.data      4624508                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterWriteAccesses::.writebacks      1624032                       # Per-master write serviced memory accesses
system.mem_ctrls0.masterReadTotalLat::.switch_cpus.inst      2260994                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus.data 178439592435                       # Per-master read total memory access latency
system.mem_ctrls0.masterWriteTotalLat::.writebacks 24780554435978                       # Per-master write total memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus.inst     51386.23                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus.data     38585.64                       # Per-master read average memory access latency
system.mem_ctrls0.masterWriteAvgLat::.writebacks  15258661.43                       # Per-master write average memory access latency
system.mem_ctrls0.pageHitRate                   64.56                       # Row buffer hit rate, read and write combined
system.mem_ctrls0.rank1.actEnergy          8719232340                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank1.preEnergy          4634378100                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank1.readEnergy        16335691680                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank1.writeEnergy        6166328580                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank1.refreshEnergy    83880535440.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank1.actBackEnergy    433480153860                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank1.preBackEnergy     43002059520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank1.totalEnergy      596218379520                       # Total energy per rank (pJ)
system.mem_ctrls0.rank1.averagePower       561.094147                       # Core power per rank (mW)
system.mem_ctrls0.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank1.memoryStateTime::IDLE 108176545266                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::REF  35482460000                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT 918940529652                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.actEnergy          6960072000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank0.preEnergy          3699362205                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank0.readEnergy        16309423620                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank0.writeEnergy        2310737400                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank0.refreshEnergy    83880535440.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank0.actBackEnergy    441309912120                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank0.preBackEnergy     36408812640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank0.totalEnergy      590878855425                       # Total energy per rank (pJ)
system.mem_ctrls0.rank0.averagePower       556.069183                       # Core power per rank (mW)
system.mem_ctrls0.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank0.memoryStateTime::IDLE  90971177205                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::REF  35482460000                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT 936145897713                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.bytes_read::.switch_cpus.inst         3200                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus.data    284650112                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total         284653312                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_inst_read::.switch_cpus.inst         3200                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::total         3200                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_written::.writebacks    102743424                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total      102743424                       # Number of bytes written to this memory
system.mem_ctrls1.num_reads::.switch_cpus.inst           25                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus.data      2223829                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total            2223854                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::.writebacks       802683                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total            802683                       # Number of write requests responded to by this memory
system.mem_ctrls1.bw_read::.switch_cpus.inst         3011                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus.data    267880893                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total            267883904                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::.switch_cpus.inst         3011                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::total            3011                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::.writebacks      96690635                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total            96690635                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::.writebacks      96690635                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus.inst         3011                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus.data    267880893                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total           364574539                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.avgPriority_.writebacks::samples   1605310.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus.inst::samples        50.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus.data::samples   4400825.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls1.priorityMaxLatency     0.000309981924                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls1.numReadWriteTurnArounds        91377                       # Number of turnarounds from READ to WRITE
system.mem_ctrls1.numWriteReadTurnArounds        91377                       # Number of turnarounds from WRITE to READ
system.mem_ctrls1.numStayReadState            7647602                       # Number of times bus staying in READ state
system.mem_ctrls1.numStayWriteState           1515029                       # Number of times bus staying in WRITE state
system.mem_ctrls1.readReqs                    2223854                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                    802683                       # Number of write requests accepted
system.mem_ctrls1.readBursts                  4447708                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                 1605366                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.servicedByWrQ                 46833                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                   56                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0           148787                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1           115812                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2           112050                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3           106918                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4           109442                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5           119310                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6           800248                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7           606076                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8            84748                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9           359366                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10          565677                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11          528299                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12          284096                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13          161899                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14          138415                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15          159732                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0            75510                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1            45730                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2            47940                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3            48943                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4            54593                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5            65764                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6            55764                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7            52940                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8            58958                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9           368455                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10          240796                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11          138582                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12          131902                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13           62118                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14           61324                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15           95962                       # Per bank write bursts
system.mem_ctrls1.avgRdQLen                      2.03                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                     25.26                       # Average write queue length when enqueuing
system.mem_ctrls1.totQLat                 89573719564                       # Total ticks spent queuing
system.mem_ctrls1.totBusLat               22004375000                       # Total ticks spent in databus transfers
system.mem_ctrls1.totMemAccLat           172090125814                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.avgQLat                    20353.62                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat               39103.62                       # Average memory access latency per DRAM burst
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.readRowHits                 2819179                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                1038445                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                64.06                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate               64.69                       # Row buffer hit rate for writes
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6              4447708                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6             1605366                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                2171893                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                2169995                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                  29426                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                  29392                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                     86                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                     83                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                 69721                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                 70355                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                 91054                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                 91239                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                 91432                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                 91453                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                 91474                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                 91472                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                 91486                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                 91625                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                 91814                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                 91752                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                 91609                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                 91980                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                 91871                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                 91381                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                 91377                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                 91377                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                   811                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                    10                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.bytesPerActivate::samples      2148527                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::mean   178.909997                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::gmean   155.570104                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::stdev   122.442140                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::0-127        95742      4.46%      4.46% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::128-255      1557894     72.51%     76.97% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::256-383       278952     12.98%     89.95% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::384-511       119310      5.55%     95.50% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::512-639        54090      2.52%     98.02% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::640-767        24240      1.13%     99.15% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::768-895        10572      0.49%     99.64% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::896-1023         4665      0.22%     99.86% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::1024-1151         3062      0.14%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::total      2148527                       # Bytes accessed per row activation
system.mem_ctrls1.rdPerTurnAround::samples        91377                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::mean     48.161233                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::gmean    45.891023                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::stdev    14.695995                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::0-7              2      0.00%      0.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::8-15           175      0.19%      0.19% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::16-23         1999      2.19%      2.38% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::24-31         7993      8.75%     11.13% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::32-39        15925     17.43%     28.56% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::40-47        19915     21.79%     50.35% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::48-55        18272     20.00%     70.35% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::56-63        12888     14.10%     84.45% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::64-71         7714      8.44%     92.89% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::72-79         3841      4.20%     97.10% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::80-87         1640      1.79%     98.89% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::88-95          672      0.74%     99.63% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::96-103          251      0.27%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::104-111           61      0.07%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::112-119           22      0.02%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::120-127            3      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::128-135            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::136-143            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::144-151            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::total        91377                       # Reads before turning the bus around for writes
system.mem_ctrls1.wrPerTurnAround::samples        91377                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::mean     17.567670                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::gmean    17.544089                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::stdev     0.896084                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::16           21029     23.01%     23.01% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::17             587      0.64%     23.66% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::18           67896     74.30%     97.96% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::19             611      0.67%     98.63% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::20            1241      1.36%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::21               5      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::22               8      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::total        91377                       # Writes before turning the bus around for reads
system.mem_ctrls1.bytesReadDRAM             281656000                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                2997312                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten              102737984                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys              284653312                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys           102743424                       # Total written bytes from the system interface side
system.mem_ctrls1.avgRdBW                      265.06                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                       96.69                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                   267.88                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                    96.69                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        2.83                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    2.07                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.76                       # Data bus utilization in percentage for writes
system.mem_ctrls1.totGap                 1062599377899                       # Total gap between requests
system.mem_ctrls1.avgGap                    351094.13                       # Average gap between requests
system.mem_ctrls1.masterReadBytes::.switch_cpus.inst         3200                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus.data    281652800                       # Per-master bytes read from memory
system.mem_ctrls1.masterWriteBytes::.writebacks    102737984                       # Per-master bytes write to memory
system.mem_ctrls1.masterReadRate::.switch_cpus.inst 3011.482590425698                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus.data 265060157.420203417540                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterWriteRate::.writebacks 96685515.684823080897                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls1.masterReadAccesses::.switch_cpus.inst           50                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus.data      4447658                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterWriteAccesses::.writebacks      1605366                       # Per-master write serviced memory accesses
system.mem_ctrls1.masterReadTotalLat::.switch_cpus.inst      2035660                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus.data 172088090154                       # Per-master read total memory access latency
system.mem_ctrls1.masterWriteTotalLat::.writebacks 24780505680110                       # Per-master write total memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus.inst     40713.20                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus.data     38691.84                       # Per-master read average memory access latency
system.mem_ctrls1.masterWriteAvgLat::.writebacks  15436047.41                       # Per-master write average memory access latency
system.mem_ctrls1.pageHitRate                   64.23                       # Row buffer hit rate, read and write combined
system.mem_ctrls1.rank1.actEnergy          8573797680                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank1.preEnergy          4557073950                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank1.readEnergy        16295136480                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank1.writeEnergy        6045266340                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank1.refreshEnergy    83880535440.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank1.actBackEnergy    433914851250                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank1.preBackEnergy     42636214560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank1.totalEnergy      595902875700                       # Total energy per rank (pJ)
system.mem_ctrls1.rank1.averagePower       560.797230                       # Core power per rank (mW)
system.mem_ctrls1.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank1.memoryStateTime::IDLE 107225196889                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::REF  35482460000                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT 919891878029                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.actEnergy          6766720800                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank0.preEnergy          3596586015                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank0.readEnergy        15127111020                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank0.writeEnergy        2334300480                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank0.refreshEnergy    83880535440.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank0.actBackEnergy    437254508610                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank0.preBackEnergy     39823893120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank0.totalEnergy      588783655485                       # Total energy per rank (pJ)
system.mem_ctrls1.rank0.averagePower       554.097415                       # Core power per rank (mW)
system.mem_ctrls1.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank0.memoryStateTime::IDLE  99860655662                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::REF  35482460000                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT 927256419256                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.data       165299                       # number of demand (read+write) hits
system.l2.demand_hits::total                   165299                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.data       165299                       # number of overall hits
system.l2.overall_hits::total                  165299                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst           47                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data      4536083                       # number of demand (read+write) misses
system.l2.demand_misses::total                4536130                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst           47                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data      4536083                       # number of overall misses
system.l2.overall_misses::total               4536130                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst      4568235                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data 407319483861                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     407324052096                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst      4568235                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data 407319483861                       # number of overall miss cycles
system.l2.overall_miss_latency::total    407324052096                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst           47                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data      4701382                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              4701429                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst           47                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data      4701382                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             4701429                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.964840                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.964841                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.964840                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.964841                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 97196.489362                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 89795.421261                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 89795.497946                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 97196.489362                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 89795.421261                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 89795.497946                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             1614699                       # number of writebacks
system.l2.writebacks::total                   1614699                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst           47                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data      4536083                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           4536130                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst           47                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data      4536083                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          4536130                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst      4167634                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data 368545210160                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 368549377794                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst      4167634                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data 368545210160                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 368549377794                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.964840                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.964841                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.964840                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.964841                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 88673.063830                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 81247.457368                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 81247.534307                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 88673.063830                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 81247.457368                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 81247.534307                       # average overall mshr miss latency
system.l2.replacements                        6270057                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      1773353                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          1773353                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      1773353                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      1773353                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks           47                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               47                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks           47                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           47                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks      2886017                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total       2886017                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data           86                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    86                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data         1821                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                1821                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data    161757219                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     161757219                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data         1907                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              1907                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.954903                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.954903                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 88828.785832                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 88828.785832                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data         1821                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           1821                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data    146201014                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    146201014                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.954903                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.954903                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 80286.114223                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 80286.114223                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_misses::.switch_cpus.inst           47                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total               47                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst      4568235                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total      4568235                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst           47                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total             47                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 97196.489362                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 97196.489362                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst           47                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total           47                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst      4167634                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total      4167634                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 88673.063830                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 88673.063830                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data       165213                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            165213                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data      4534262                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         4534262                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data 407157726642                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 407157726642                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data      4699475                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       4699475                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.964844                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.964844                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 89795.809471                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 89795.809471                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data      4534262                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      4534262                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data 368399009146                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 368399009146                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.964844                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.964844                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 81247.843452                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 81247.843452                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                          128                       # Cycle average of tags in use
system.l2.tags.total_refs                     6516695                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   6270185                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.039315                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      37.111948                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         0.000601                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst     0.000773                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data    90.886678                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.289937                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000005                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.000006                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.710052                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024           128                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           57                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           71                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 156711241                       # Number of tag accesses
system.l2.tags.data_accesses                156711241                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       417                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::ON    937400465082                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF   1062599534918                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst   2000204423                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst    274386350                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       2274590773                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   2000204423                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst    274386350                       # number of overall hits
system.cpu.icache.overall_hits::total      2274590773                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          871                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst           66                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            937                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          871                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst           66                       # number of overall misses
system.cpu.icache.overall_misses::total           937                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst      6182859                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      6182859                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst      6182859                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      6182859                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst   2000205294                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst    274386416                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   2274591710                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   2000205294                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst    274386416                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   2274591710                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 93679.681818                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total  6598.568837                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 93679.681818                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total  6598.568837                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          225                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 4                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    56.250000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          294                       # number of writebacks
system.cpu.icache.writebacks::total               294                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst           19                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           19                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst           19                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           19                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst           47                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           47                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst           47                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           47                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst      4627032                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      4627032                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst      4627032                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      4627032                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 98447.489362                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 98447.489362                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 98447.489362                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 98447.489362                       # average overall mshr miss latency
system.cpu.icache.replacements                    294                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   2000204423                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst    274386350                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      2274590773                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          871                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst           66                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           937                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst      6182859                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      6182859                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst   2000205294                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst    274386416                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   2274591710                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 93679.681818                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total  6598.568837                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst           19                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           19                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst           47                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           47                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst      4627032                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      4627032                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 98447.489362                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 98447.489362                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           623.925462                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          2274591691                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               918                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          2477768.726580                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   599.061851                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst    24.863611                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.960035                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.039846                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999881                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          624                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          624                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses       88709077608                       # Number of tag accesses
system.cpu.icache.tags.data_accesses      88709077608                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    674389091                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data    749713648                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total       1424102739                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    674389091                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data    749713648                       # number of overall hits
system.cpu.dcache.overall_hits::total      1424102739                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      4692107                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data     15231885                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       19923992                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      4692107                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data     15231885                       # number of overall misses
system.cpu.dcache.overall_misses::total      19923992                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 1352168781138                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 1352168781138                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 1352168781138                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 1352168781138                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    679081198                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data    764945533                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total   1444026731                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    679081198                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data    764945533                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total   1444026731                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.006909                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.019912                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.013798                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.006909                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.019912                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.013798                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 88772.255117                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 67866.358365                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 88772.255117                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 67866.358365                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        47964                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets        26158                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               370                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets             216                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs   129.632432                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets   121.101852                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      4007232                       # number of writebacks
system.cpu.dcache.writebacks::total           4007232                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data     10530595                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total     10530595                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data     10530595                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total     10530595                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data      4701290                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      4701290                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data      4701290                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      4701290                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data 414716868705                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 414716868705                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data 414716868705                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 414716868705                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.006146                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003256                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.006146                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003256                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 88213.419871                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 88213.419871                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 88213.419871                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 88213.419871                       # average overall mshr miss latency
system.cpu.dcache.replacements                9393332                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    384345969                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data    449870965                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       834216934                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      3939840                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data     15223116                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      19162956                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data 1351426061211                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 1351426061211                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    388285809                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data    465094081                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    853379890                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.010147                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.032731                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.022455                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 88774.601810                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 70522.839024                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data     10523729                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total     10523729                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data      4699387                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      4699387                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data 414552222093                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 414552222093                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.010104                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.005507                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 88214.105817                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 88214.105817                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data    290043122                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data    299842683                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      589885805                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       752267                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data         8769                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       761036                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data    742719927                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    742719927                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data    290795389                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data    299851452                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    590646841                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.002587                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.000029                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.001288                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 84698.360931                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total   975.932711                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data         6866                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         6866                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data         1903                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1903                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data    164646612                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    164646612                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.000006                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 86519.501839                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 86519.501839                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data     22685143                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::.switch_cpus.data     26843694                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total     49528837                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data           99                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::.switch_cpus.data          270                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          369                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.switch_cpus.data     23055513                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     23055513                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data     22685242                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::.switch_cpus.data     26843964                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total     49529206                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.000004                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::.switch_cpus.data     0.000010                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000007                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus.data 85390.788889                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 62481.065041                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.switch_cpus.data          178                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total          178                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.switch_cpus.data           92                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total           92                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus.data      4657473                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total      4657473                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus.data     0.000003                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000002                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus.data 50624.706522                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 50624.706522                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data     22685241                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::.switch_cpus.data     26843709                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total     49528950                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data     22685241                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::.switch_cpus.data     26843709                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total     49528950                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           255.999312                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs          1532554114                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           9393588                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            163.148960                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1668                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   149.440962                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data   106.558349                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.583754                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.416244                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999997                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           47                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          125                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           18                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           62                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses       49388109972                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses      49388109972                       # Number of data accesses

---------- End Simulation Statistics   ----------
