# Reading pref.tcl
do C:/FPGA/EFINIX/UDP/UDP/ip/udp_i2c/Testbench/modelsim.do
# Model Technology ModelSim Microsemi Pro vlog 2023.4 Compiler 2023.10 Oct 10 2023
# ** Warning: (vlog-13288) Multiple macros defined in +define+ command line switch.
# Start time: 17:33:45 on May 06,2024
# vlog -reportprogress 300 "+define+SIM+SIM_MODE+EFX_SIM" -sv ./i2c_controller_tb.v 
# -- Compiling module i2c_controller_tb
# 
# Top level modules:
# 	i2c_controller_tb
# End time: 17:33:46 on May 06,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# Model Technology ModelSim Microsemi Pro vlog 2023.4 Compiler 2023.10 Oct 10 2023
# ** Warning: (vlog-13288) Multiple macros defined in +define+ command line switch.
# Start time: 17:33:46 on May 06,2024
# vlog -reportprogress 300 "+define+SIM+SIM_MODE+EFX_SIM" -sv ./i2c_controller_test.v 
# -- Compiling module i2c_controller_test
# 
# Top level modules:
# 	i2c_controller_test
# End time: 17:33:46 on May 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim Microsemi Pro vlog 2023.4 Compiler 2023.10 Oct 10 2023
# ** Warning: (vlog-13288) Multiple macros defined in +define+ command line switch.
# Start time: 17:33:46 on May 06,2024
# vlog -reportprogress 300 "+define+SIM+SIM_MODE+EFX_SIM" -sv ./efx_i2c_master_controller.v 
# -- Compiling module efx_i2c_master_controller
# -- Compiling module i2c_controller_42020d0b46f7431cb398735cd4a68ca0
# -- Compiling module i2c_master_ctl_42020d0b46f7431cb398735cd4a68ca0
# -- Compiling module i2c_mstrslv_ctl_42020d0b46f7431cb398735cd4a68ca0
###### ./efx_i2c_master_controller.v(1572):        sscl_state <= 4'h01;
# 
# ** Warning: ./efx_i2c_master_controller.v(1572): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# -- Compiling module i2c_slave_ctl_42020d0b46f7431cb398735cd4a68ca0
# -- Compiling module pulse_gen_fts_42020d0b46f7431cb398735cd4a68ca0
# 
# Top level modules:
# 	efx_i2c_master_controller
# End time: 17:33:46 on May 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# Model Technology ModelSim Microsemi Pro vlog 2023.4 Compiler 2023.10 Oct 10 2023
# ** Warning: (vlog-13288) Multiple macros defined in +define+ command line switch.
# Start time: 17:33:47 on May 06,2024
# vlog -reportprogress 300 "+define+SIM+SIM_MODE+EFX_SIM" -sv ./efx_i2c_slave_controller.v 
# -- Compiling module efx_i2c_slave_controller
# -- Compiling module i2c_controller_6d7d364d888b4433a8478f528dc3612a
# -- Compiling module i2c_master_ctl_6d7d364d888b4433a8478f528dc3612a
# -- Compiling module i2c_mstrslv_ctl_6d7d364d888b4433a8478f528dc3612a
###### ./efx_i2c_slave_controller.v(1557):        sscl_state <= 4'h01;
# 
# ** Warning: ./efx_i2c_slave_controller.v(1557): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# -- Compiling module i2c_slave_ctl_6d7d364d888b4433a8478f528dc3612a
# -- Compiling module pulse_gen_fts_6d7d364d888b4433a8478f528dc3612a
# 
# Top level modules:
# 	efx_i2c_slave_controller
# End time: 17:33:47 on May 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# Model Technology ModelSim Microsemi Pro vlog 2023.4 Compiler 2023.10 Oct 10 2023
# ** Warning: (vlog-13288) Multiple macros defined in +define+ command line switch.
# Start time: 17:33:47 on May 06,2024
# vlog -reportprogress 300 "+define+SIM+SIM_MODE+EFX_SIM" -sv ./udp_i2c.v 
# -- Compiling module udp_i2c
# -- Compiling module i2c_controller_80357bd6890e4bd9aabbb4897aaeda9f
# -- Compiling module i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f
# -- Compiling module i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f
###### ./udp_i2c.v(1553):        sscl_state <= 4'h01;
# 
# ** Warning: ./udp_i2c.v(1553): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# -- Compiling module i2c_slave_ctl_80357bd6890e4bd9aabbb4897aaeda9f
# -- Compiling module pulse_gen_fts_80357bd6890e4bd9aabbb4897aaeda9f
# 
# Top level modules:
# 	udp_i2c
# End time: 17:33:48 on May 06,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 2
# vsim -t ns work.i2c_controller_tb 
# Start time: 17:33:49 on May 06,2024
# //  ModelSim Microsemi Pro 2023.4 Oct 10 2023
# //
# //  Copyright 1991-2023 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim Microsemi Pro and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.i2c_controller_tb
# Loading work.i2c_controller_test
# Loading work.udp_i2c
# Loading work.i2c_controller_80357bd6890e4bd9aabbb4897aaeda9f
# Loading work.efx_i2c_slave_controller
# Loading work.i2c_controller_6d7d364d888b4433a8478f528dc3612a
# Loading work.i2c_master_ctl_80357bd6890e4bd9aabbb4897aaeda9f
# Loading work.pulse_gen_fts_80357bd6890e4bd9aabbb4897aaeda9f
# Loading work.i2c_mstrslv_ctl_80357bd6890e4bd9aabbb4897aaeda9f
# Loading work.i2c_slave_ctl_6d7d364d888b4433a8478f528dc3612a
# Loading work.pulse_gen_fts_6d7d364d888b4433a8478f528dc3612a
# Loading work.i2c_mstrslv_ctl_6d7d364d888b4433a8478f528dc3612a
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (1) for port 'led_ti'. The port definition is at: ./i2c_controller_test.v(44).
#    Time: 0 ns  Iteration: 0  Instance: /i2c_controller_tb/test_inst File: ./i2c_controller_tb.v Line: 27
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (1) for port 'led_tr'. The port definition is at: ./i2c_controller_test.v(45).
#    Time: 0 ns  Iteration: 0  Instance: /i2c_controller_tb/test_inst File: ./i2c_controller_tb.v Line: 27
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'u_i2c_controller'.  Expected 37, found 22.
#    Time: 0 ns  Iteration: 0  Instance: /i2c_controller_tb/test_inst/genblk1/master_inst/u_i2c_controller File: ./udp_i2c.v Line: 80
# ** Warning: (vsim-3722) ./udp_i2c.v(80): [TFMPC] - Missing connection for port 'slv_scl_in'.
# ** Warning: (vsim-3722) ./udp_i2c.v(80): [TFMPC] - Missing connection for port 'slv_sda_in'.
# ** Warning: (vsim-3722) ./udp_i2c.v(80): [TFMPC] - Missing connection for port 'slv_scl_out'.
# ** Warning: (vsim-3722) ./udp_i2c.v(80): [TFMPC] - Missing connection for port 'slv_scl_oe'.
# ** Warning: (vsim-3722) ./udp_i2c.v(80): [TFMPC] - Missing connection for port 'slv_sda_out'.
# ** Warning: (vsim-3722) ./udp_i2c.v(80): [TFMPC] - Missing connection for port 'slv_sda_oe'.
# ** Warning: (vsim-3722) ./udp_i2c.v(80): [TFMPC] - Missing connection for port 'slv_data_out'.
# ** Warning: (vsim-3722) ./udp_i2c.v(80): [TFMPC] - Missing connection for port 'slv_command_byte'.
# ** Warning: (vsim-3722) ./udp_i2c.v(80): [TFMPC] - Missing connection for port 'slv_din'.
# ** Warning: (vsim-3722) ./udp_i2c.v(80): [TFMPC] - Missing connection for port 'slv_read'.
# ** Warning: (vsim-3722) ./udp_i2c.v(80): [TFMPC] - Missing connection for port 'slv_write'.
# ** Warning: (vsim-3722) ./udp_i2c.v(80): [TFMPC] - Missing connection for port 'slv_busy'.
# ** Warning: (vsim-3722) ./udp_i2c.v(80): [TFMPC] - Missing connection for port 'slv_ready_to_wr'.
# ** Warning: (vsim-3722) ./udp_i2c.v(80): [TFMPC] - Missing connection for port 'slv_ready_to_rd'.
# ** Warning: (vsim-3722) ./udp_i2c.v(80): [TFMPC] - Missing connection for port 'slv_rddata_valid'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'i2c_controller_u'.  Expected 37, found 17.
#    Time: 0 ns  Iteration: 0  Instance: /i2c_controller_tb/test_inst/genblk1/slave_inst/i2c_controller_u File: ./efx_i2c_slave_controller.v Line: 93
# ** Warning: (vsim-3722) ./efx_i2c_slave_controller.v(93): [TFMPC] - Missing connection for port 'mst_scl_in'.
# ** Warning: (vsim-3722) ./efx_i2c_slave_controller.v(93): [TFMPC] - Missing connection for port 'mst_sda_in'.
# ** Warning: (vsim-3722) ./efx_i2c_slave_controller.v(93): [TFMPC] - Missing connection for port 'mst_scl_out'.
# ** Warning: (vsim-3722) ./efx_i2c_slave_controller.v(93): [TFMPC] - Missing connection for port 'mst_sda_out'.
# ** Warning: (vsim-3722) ./efx_i2c_slave_controller.v(93): [TFMPC] - Missing connection for port 'mst_sda_oe'.
# ** Warning: (vsim-3722) ./efx_i2c_slave_controller.v(93): [TFMPC] - Missing connection for port 'mst_scl_oe'.
# ** Warning: (vsim-3722) ./efx_i2c_slave_controller.v(93): [TFMPC] - Missing connection for port 'mst_data_out'.
# ** Warning: (vsim-3722) ./efx_i2c_slave_controller.v(93): [TFMPC] - Missing connection for port 'mst_data_out_valid'.
# ** Warning: (vsim-3722) ./efx_i2c_slave_controller.v(93): [TFMPC] - Missing connection for port 'i2c_busy'.
# ** Warning: (vsim-3722) ./efx_i2c_slave_controller.v(93): [TFMPC] - Missing connection for port 'i2c_soft_rst'.
# ** Warning: (vsim-3722) ./efx_i2c_slave_controller.v(93): [TFMPC] - Missing connection for port 'i2c_rxak'.
# ** Warning: (vsim-3722) ./efx_i2c_slave_controller.v(93): [TFMPC] - Missing connection for port 'i2c_arb_lost'.
# ** Warning: (vsim-3722) ./efx_i2c_slave_controller.v(93): [TFMPC] - Missing connection for port 'i2c_arb_lost_clr'.
# ** Warning: (vsim-3722) ./efx_i2c_slave_controller.v(93): [TFMPC] - Missing connection for port 'mst_din'.
# ** Warning: (vsim-3722) ./efx_i2c_slave_controller.v(93): [TFMPC] - Missing connection for port 'i2c_slave_addr'.
# ** Warning: (vsim-3722) ./efx_i2c_slave_controller.v(93): [TFMPC] - Missing connection for port 'mst_command_byte'.
# ** Warning: (vsim-3722) ./efx_i2c_slave_controller.v(93): [TFMPC] - Missing connection for port 'mst_num_bytes'.
# ** Warning: (vsim-3722) ./efx_i2c_slave_controller.v(93): [TFMPC] - Missing connection for port 'mst_read'.
# ** Warning: (vsim-3722) ./efx_i2c_slave_controller.v(93): [TFMPC] - Missing connection for port 'mst_write'.
# ** Warning: (vsim-3722) ./efx_i2c_slave_controller.v(93): [TFMPC] - Missing connection for port 'mst_write_done'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (32) for port 'MADR'. The port definition is at: ./efx_i2c_slave_controller.v(968).
#    Time: 0 ns  Iteration: 0  Instance: /i2c_controller_tb/test_inst/genblk1/slave_inst/i2c_controller_u/genblk1/slave_ctl_inst/u_i2c_slv_ctl File: ./efx_i2c_slave_controller.v Line: 2252
# Slave received the command byte from Master 0a
# Slave received the data byte from Master 02
# Slave received the command byte from Master for read operation 0b
# Master received the data byte from Slave, 04
# Slave received the command byte from Master 0a
# Slave received the data byte from Master 02
# Slave received the command byte from Master for read operation 0b
# Master received the data byte from Slave, 04
# Slave received the command byte from Master 0a
# Slave received the data byte from Master 02
# Slave received the command byte from Master for read operation 0b
# Master received the data byte from Slave, 04
# Slave received the command byte from Master 0a
# Slave received the data byte from Master 02
# TEST PASSED
# ** Note: $finish    : ./i2c_controller_tb.v(80)
#    Time: 1100040 ns  Iteration: 0  Instance: /i2c_controller_tb
# 1
# Break in Module i2c_controller_tb at ./i2c_controller_tb.v line 80
add wave -position insertpoint  \
sim:/i2c_controller_tb/test_inst/genblk1/master_inst/clk \
sim:/i2c_controller_tb/test_inst/genblk1/master_inst/i2c_arb_lost_clr \
sim:/i2c_controller_tb/test_inst/genblk1/master_inst/i2c_slave_addr \
sim:/i2c_controller_tb/test_inst/genblk1/master_inst/i2c_soft_rst \
sim:/i2c_controller_tb/test_inst/genblk1/master_inst/mst_command_byte \
sim:/i2c_controller_tb/test_inst/genblk1/master_inst/mst_din \
sim:/i2c_controller_tb/test_inst/genblk1/master_inst/mst_num_bytes \
sim:/i2c_controller_tb/test_inst/genblk1/master_inst/mst_read \
sim:/i2c_controller_tb/test_inst/genblk1/master_inst/mst_scl_in \
sim:/i2c_controller_tb/test_inst/genblk1/master_inst/mst_sda_in \
sim:/i2c_controller_tb/test_inst/genblk1/master_inst/mst_write \
sim:/i2c_controller_tb/test_inst/genblk1/master_inst/rst \
sim:/i2c_controller_tb/test_inst/genblk1/master_inst/i2c_arb_lost \
sim:/i2c_controller_tb/test_inst/genblk1/master_inst/i2c_busy \
sim:/i2c_controller_tb/test_inst/genblk1/master_inst/i2c_rxak \
sim:/i2c_controller_tb/test_inst/genblk1/master_inst/mst_data_out \
sim:/i2c_controller_tb/test_inst/genblk1/master_inst/mst_data_out_valid \
sim:/i2c_controller_tb/test_inst/genblk1/master_inst/mst_scl_oe \
sim:/i2c_controller_tb/test_inst/genblk1/master_inst/mst_scl_out \
sim:/i2c_controller_tb/test_inst/genblk1/master_inst/mst_sda_oe \
sim:/i2c_controller_tb/test_inst/genblk1/master_inst/mst_sda_out \
sim:/i2c_controller_tb/test_inst/genblk1/master_inst/mst_write_done
restart
# Closing VCD file "i2c_controller_tb.vcd"
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (1) for port 'led_ti'. The port definition is at: ./i2c_controller_test.v(44).
#    Time: 0 ns  Iteration: 0  Instance: /i2c_controller_tb/test_inst File: ./i2c_controller_tb.v Line: 27
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (1) for port 'led_tr'. The port definition is at: ./i2c_controller_test.v(45).
#    Time: 0 ns  Iteration: 0  Instance: /i2c_controller_tb/test_inst File: ./i2c_controller_tb.v Line: 27
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'u_i2c_controller'.  Expected 37, found 22.
#    Time: 0 ns  Iteration: 0  Instance: /i2c_controller_tb/test_inst/genblk1/master_inst/u_i2c_controller File: ./udp_i2c.v Line: 80
# ** Warning: (vsim-3722) ./udp_i2c.v(80): [TFMPC] - Missing connection for port 'slv_scl_in'.
# ** Warning: (vsim-3722) ./udp_i2c.v(80): [TFMPC] - Missing connection for port 'slv_sda_in'.
# ** Warning: (vsim-3722) ./udp_i2c.v(80): [TFMPC] - Missing connection for port 'slv_scl_out'.
# ** Warning: (vsim-3722) ./udp_i2c.v(80): [TFMPC] - Missing connection for port 'slv_scl_oe'.
# ** Warning: (vsim-3722) ./udp_i2c.v(80): [TFMPC] - Missing connection for port 'slv_sda_out'.
# ** Warning: (vsim-3722) ./udp_i2c.v(80): [TFMPC] - Missing connection for port 'slv_sda_oe'.
# ** Warning: (vsim-3722) ./udp_i2c.v(80): [TFMPC] - Missing connection for port 'slv_data_out'.
# ** Warning: (vsim-3722) ./udp_i2c.v(80): [TFMPC] - Missing connection for port 'slv_command_byte'.
# ** Warning: (vsim-3722) ./udp_i2c.v(80): [TFMPC] - Missing connection for port 'slv_din'.
# ** Warning: (vsim-3722) ./udp_i2c.v(80): [TFMPC] - Missing connection for port 'slv_read'.
# ** Warning: (vsim-3722) ./udp_i2c.v(80): [TFMPC] - Missing connection for port 'slv_write'.
# ** Warning: (vsim-3722) ./udp_i2c.v(80): [TFMPC] - Missing connection for port 'slv_busy'.
# ** Warning: (vsim-3722) ./udp_i2c.v(80): [TFMPC] - Missing connection for port 'slv_ready_to_wr'.
# ** Warning: (vsim-3722) ./udp_i2c.v(80): [TFMPC] - Missing connection for port 'slv_ready_to_rd'.
# ** Warning: (vsim-3722) ./udp_i2c.v(80): [TFMPC] - Missing connection for port 'slv_rddata_valid'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'i2c_controller_u'.  Expected 37, found 17.
#    Time: 0 ns  Iteration: 0  Instance: /i2c_controller_tb/test_inst/genblk1/slave_inst/i2c_controller_u File: ./efx_i2c_slave_controller.v Line: 93
# ** Warning: (vsim-3722) ./efx_i2c_slave_controller.v(93): [TFMPC] - Missing connection for port 'mst_scl_in'.
# ** Warning: (vsim-3722) ./efx_i2c_slave_controller.v(93): [TFMPC] - Missing connection for port 'mst_sda_in'.
# ** Warning: (vsim-3722) ./efx_i2c_slave_controller.v(93): [TFMPC] - Missing connection for port 'mst_scl_out'.
# ** Warning: (vsim-3722) ./efx_i2c_slave_controller.v(93): [TFMPC] - Missing connection for port 'mst_sda_out'.
# ** Warning: (vsim-3722) ./efx_i2c_slave_controller.v(93): [TFMPC] - Missing connection for port 'mst_sda_oe'.
# ** Warning: (vsim-3722) ./efx_i2c_slave_controller.v(93): [TFMPC] - Missing connection for port 'mst_scl_oe'.
# ** Warning: (vsim-3722) ./efx_i2c_slave_controller.v(93): [TFMPC] - Missing connection for port 'mst_data_out'.
# ** Warning: (vsim-3722) ./efx_i2c_slave_controller.v(93): [TFMPC] - Missing connection for port 'mst_data_out_valid'.
# ** Warning: (vsim-3722) ./efx_i2c_slave_controller.v(93): [TFMPC] - Missing connection for port 'i2c_busy'.
# ** Warning: (vsim-3722) ./efx_i2c_slave_controller.v(93): [TFMPC] - Missing connection for port 'i2c_soft_rst'.
# ** Warning: (vsim-3722) ./efx_i2c_slave_controller.v(93): [TFMPC] - Missing connection for port 'i2c_rxak'.
# ** Warning: (vsim-3722) ./efx_i2c_slave_controller.v(93): [TFMPC] - Missing connection for port 'i2c_arb_lost'.
# ** Warning: (vsim-3722) ./efx_i2c_slave_controller.v(93): [TFMPC] - Missing connection for port 'i2c_arb_lost_clr'.
# ** Warning: (vsim-3722) ./efx_i2c_slave_controller.v(93): [TFMPC] - Missing connection for port 'mst_din'.
# ** Warning: (vsim-3722) ./efx_i2c_slave_controller.v(93): [TFMPC] - Missing connection for port 'i2c_slave_addr'.
# ** Warning: (vsim-3722) ./efx_i2c_slave_controller.v(93): [TFMPC] - Missing connection for port 'mst_command_byte'.
# ** Warning: (vsim-3722) ./efx_i2c_slave_controller.v(93): [TFMPC] - Missing connection for port 'mst_num_bytes'.
# ** Warning: (vsim-3722) ./efx_i2c_slave_controller.v(93): [TFMPC] - Missing connection for port 'mst_read'.
# ** Warning: (vsim-3722) ./efx_i2c_slave_controller.v(93): [TFMPC] - Missing connection for port 'mst_write'.
# ** Warning: (vsim-3722) ./efx_i2c_slave_controller.v(93): [TFMPC] - Missing connection for port 'mst_write_done'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (32) for port 'MADR'. The port definition is at: ./efx_i2c_slave_controller.v(968).
#    Time: 0 ns  Iteration: 0  Instance: /i2c_controller_tb/test_inst/genblk1/slave_inst/i2c_controller_u/genblk1/slave_ctl_inst/u_i2c_slv_ctl File: ./efx_i2c_slave_controller.v Line: 2252
run -all
# Slave received the command byte from Master 0a
# Slave received the data byte from Master 02
# Slave received the command byte from Master for read operation 0b
# Master received the data byte from Slave, 04
# Slave received the command byte from Master 0a
# Slave received the data byte from Master 02
# Slave received the command byte from Master for read operation 0b
# Master received the data byte from Slave, 04
# Slave received the command byte from Master 0a
# Slave received the data byte from Master 02
# Slave received the command byte from Master for read operation 0b
# Master received the data byte from Slave, 04
# Slave received the command byte from Master 0a
# Slave received the data byte from Master 02
# TEST PASSED
# ** Note: $finish    : ./i2c_controller_tb.v(80)
#    Time: 1100040 ns  Iteration: 0  Instance: /i2c_controller_tb
# 1
# Break in Module i2c_controller_tb at ./i2c_controller_tb.v line 80
quit
# End time: 14:09:23 on May 12,2024, Elapsed time: 140:35:34
# Errors: 0, Warnings: 40
