<?xml version='1.0' encoding='utf-8'?>
<Project>
    <Version>5</Version>
    <Device name="GW2A-18C" pn="GW2A-LV18PG256C8/I7">gw2a18c-011</Device>
    <FileList>
        
    <File path="src/test_top.v" type="file.verilog" enable="1" /><File path="src/vhdl_counter.vhd" type="file.vhdl" enable="1" /><File path="constraints/pins.cst" type="file.cst" enable="1" /></FileList>
    <OptionList>
        <Option type="output_file" value="test_project.fs" />
        <Option type="output_type" value="bitstream" />
        <Option type="top_module" value="test_top" />
        <Option type="synthesis_tool" value="GowinSynthesis" />
        <Option type="vhdl_std" value="vhdl_2008" />
    </OptionList>
</Project>