<p><strong>module_name:</strong></p><p>smi_depkt</p><p><strong><br/></strong></p><p><strong>parameters</strong></p><div class="page view"><div class="wiki-content"><h2 id="HW-CTFsmi_depkt-java_script:"><strong>java_script:</strong></h2><p><br/></p><p>interfaces: {</p><p>    clkInterface: { name: &quot;a_string&quot;, params: {}, direction: &quot;master&quot; or &quot;slave&quot;, interface: &quot;interfaceCLK&quot;},</p><p>    outInterface: {</p><p>        name: &quot;smi_&quot;    </p><p>        params: { file_path: a string containing the full path of the JSON file specifying all the parameters of the interface },</p><p>        direction: &quot;master&quot;,</p><p>        interface: &quot;interfaceSMI&quot;</p><p>    },</p><p>    inInterface: {</p><p>        name: &quot;a string&quot;,</p><p>        params: { file_path: a string containing the full path of the JSON file specifying all the parameters of the interface },</p><p>        direction: &quot;slave&quot;,</p><p>        interface: &quot;interfaceATP&quot;,</p><p>        pktDef: { params : { ATP Packet Params }, packet: &quot;a_string specifying the ATP packet definition&quot; }</p><p>    }</p><p>},</p><p>pipeLevelATP: Depth of ATP pipes inside SMI,</p><p>pipeLevelSmiHdr: Depth of SMI HDR pipe inside SMI,</p><p>pipeLevelSmiDP: Depth of SMI DP pipe inside SMI,</p><p>assertOn: 1 - Enable Verilog assertions. 0 - Disable Verilog assertion.</p><p>ncore: Default is 1. It must be set to 0 for Symphony to get rid of all valid-on-ready dependencies and the timing loops resulting from them. Once Ncore confirms that there are no issues with setting this to 0, this parameter will be deprecated.</p><p><br/></p><pre><strong>verilog:</strong></pre><p style="margin-left: 30.0px;">none.</p><h1 id="HW-CTFsmi_depkt-I/O"><strong>I/O</strong></h1><p><br/></p><p>output [width-1:0] out_state;</p><p><strong>Functions Used</strong></p><p>N/A</p><h1 id="HW-CTFsmi_depkt-ModulesUsed"><strong>Modules Used</strong></h1></div></div>