$date
	Sun Oct 23 09:23:52 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#1053302
b1111 &
b1111 %
1$
b1111 !
1"
#1053303
0"
#1053306
b101110 &
b101110 %
#1053310
b10111 &
b10111 %
#1053314
b1000110 &
b1000110 %
#1053318
b100011 &
b100011 %
#1053322
b1101010 &
b1101010 %
#1053326
b110101 &
b110101 %
#1053330
b10100000 &
b10100000 %
#1053334
b1010000 &
b1010000 %
#1053338
b101000 &
b101000 %
#1053342
b10100 &
b10100 %
#1053346
b1010 &
b1010 %
#1053350
b101 &
b101 %
#1053354
b10000 &
b10000 %
#1053358
b1000 &
b1000 %
#1053362
b100 &
b100 %
#1053366
b10 &
b10 %
#1053370
b1 &
b1 %
1#
#1053374
b0 &
0#
b0 %
0$
#2059458
b101 &
b101 %
1$
b101 !
1"
#2059459
0"
#2059462
b10000 &
b10000 %
#2059466
b1000 &
b1000 %
#2059470
b100 &
b100 %
#2059474
b10 &
b10 %
#2059478
b1 &
1#
b1 %
#2059482
b0 &
b0 %
0#
0$
#3003592
b110 !
1"
#3003594
b110 &
b110 %
1$
#3003595
0"
#3003598
b11 &
b11 %
#3003602
b1010 &
b1010 %
#3003606
b101 &
b101 %
#3003610
b10000 &
b10000 %
#3003614
b1000 &
b1000 %
#3003618
b100 &
b100 %
#3003622
b10 &
b10 %
#3003626
b1 &
b1 %
1#
#3003630
b0 &
0#
b0 %
0$
#4500012
