module mac_20BEE0016_tb(
);
 reg[3:0] a,b;
 wire [9:0] y;
 reg rst,clk;
 mac_4bit uut(a,b,clk,rst,y);
 initial begin
  rst = 1’b0;
  clk = 1’b0;
  #10;
  rst = 1’b1;
  a=4;
  b=5;
  #50;
 end
always #5 clk = ~clk;
endmodule