<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.9.1"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LLVM: lib/Target/RISCV/RISCVRegisterInfo.cpp Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/x-mathjax-config">
  MathJax.Hub.Config({
    extensions: ["tex2jax.js"],
    jax: ["input/TeX","output/HTML-CSS"],
});
</script>
<script type="text/javascript" async="async" src="https://cdnjs.cloudflare.com/ajax/libs/mathjax/2.7.7/MathJax.js/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">LLVM
   &#160;<span id="projectnumber">12.0.1</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.1 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',false,false,'search.php','Search');
});
/* @license-end */</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_97aefd0d527b934f1d99a682da8fe6a9.html">lib</a></li><li class="navelem"><a class="el" href="dir_794e483eb1cc7921d35fd149d9cc325b.html">Target</a></li><li class="navelem"><a class="el" href="dir_fc62c913e8b7bfce256a9466d87d79c7.html">RISCV</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">RISCVRegisterInfo.cpp</div>  </div>
</div><!--header-->
<div class="contents">
<a href="RISCVRegisterInfo_8cpp.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">//===-- RISCVRegisterInfo.cpp - RISCV Register Information ------*- C++ -*-===//</span></div>
<div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</span></div>
<div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment">// See https://llvm.org/LICENSE.txt for license information.</span></div>
<div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</span></div>
<div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div>
<div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment">// This file contains the RISCV implementation of the TargetRegisterInfo class.</span></div>
<div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div>
<div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160; </div>
<div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="RISCVRegisterInfo_8h.html">RISCVRegisterInfo.h</a>&quot;</span></div>
<div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="RISCV_8h.html">RISCV.h</a>&quot;</span></div>
<div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="RISCVMachineFunctionInfo_8h.html">RISCVMachineFunctionInfo.h</a>&quot;</span></div>
<div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="RISCVSubtarget_8h.html">RISCVSubtarget.h</a>&quot;</span></div>
<div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MachineFrameInfo_8h.html">llvm/CodeGen/MachineFrameInfo.h</a>&quot;</span></div>
<div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MachineFunction_8h.html">llvm/CodeGen/MachineFunction.h</a>&quot;</span></div>
<div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MachineInstrBuilder_8h.html">llvm/CodeGen/MachineInstrBuilder.h</a>&quot;</span></div>
<div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="RegisterScavenging_8h.html">llvm/CodeGen/RegisterScavenging.h</a>&quot;</span></div>
<div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="TargetFrameLowering_8h.html">llvm/CodeGen/TargetFrameLowering.h</a>&quot;</span></div>
<div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="TargetInstrInfo_8h.html">llvm/CodeGen/TargetInstrInfo.h</a>&quot;</span></div>
<div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="llvm_2Support_2ErrorHandling_8h.html">llvm/Support/ErrorHandling.h</a>&quot;</span></div>
<div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160; </div>
<div class="line"><a name="l00025"></a><span class="lineno"><a class="line" href="RISCVRegisterInfo_8cpp.html#a13b7359d3501128c4c130fd13756facc">   25</a></span>&#160;<span class="preprocessor">#define GET_REGINFO_TARGET_DESC</span></div>
<div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="preprocessor">#include &quot;RISCVGenRegisterInfo.inc&quot;</span></div>
<div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160; </div>
<div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="keyword">using namespace </span><a class="code" href="namespacellvm.html">llvm</a>;</div>
<div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160; </div>
<div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;static_assert(RISCV::X1 == RISCV::X0 + 1, <span class="stringliteral">&quot;Register list not consecutive&quot;</span>);</div>
<div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;static_assert(RISCV::X31 == RISCV::X0 + 31, <span class="stringliteral">&quot;Register list not consecutive&quot;</span>);</div>
<div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;static_assert(RISCV::F1_H == RISCV::F0_H + 1, <span class="stringliteral">&quot;Register list not consecutive&quot;</span>);</div>
<div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;static_assert(RISCV::F31_H == RISCV::F0_H + 31,</div>
<div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;              <span class="stringliteral">&quot;Register list not consecutive&quot;</span>);</div>
<div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;static_assert(RISCV::F1_F == RISCV::F0_F + 1, <span class="stringliteral">&quot;Register list not consecutive&quot;</span>);</div>
<div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;static_assert(RISCV::F31_F == RISCV::F0_F + 31,</div>
<div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;              <span class="stringliteral">&quot;Register list not consecutive&quot;</span>);</div>
<div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;static_assert(RISCV::F1_D == RISCV::F0_D + 1, <span class="stringliteral">&quot;Register list not consecutive&quot;</span>);</div>
<div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;static_assert(RISCV::F31_D == RISCV::F0_D + 31,</div>
<div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;              <span class="stringliteral">&quot;Register list not consecutive&quot;</span>);</div>
<div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;static_assert(RISCV::V1 == RISCV::V0 + 1, <span class="stringliteral">&quot;Register list not consecutive&quot;</span>);</div>
<div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;static_assert(RISCV::V31 == RISCV::V0 + 31, <span class="stringliteral">&quot;Register list not consecutive&quot;</span>);</div>
<div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160; </div>
<div class="line"><a name="l00044"></a><span class="lineno"><a class="line" href="structllvm_1_1RISCVRegisterInfo.html#a4b15b21859e0755a1426d8b06b973d06">   44</a></span>&#160;<a class="code" href="structllvm_1_1RISCVRegisterInfo.html#a4b15b21859e0755a1426d8b06b973d06">RISCVRegisterInfo::RISCVRegisterInfo</a>(<span class="keywordtype">unsigned</span> HwMode)</div>
<div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;    : <a class="code" href="classRISCVGenRegisterInfo.html">RISCVGenRegisterInfo</a>(RISCV::X1, <span class="comment">/*DwarfFlavour*/</span>0, <span class="comment">/*EHFlavor*/</span>0,</div>
<div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;                           <span class="comment">/*PC*/</span>0, HwMode) {}</div>
<div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160; </div>
<div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="keyword">const</span> <a class="code" href="namespacellvm.html#a298184c9a0cd665d7cfc55f6a59204a4">MCPhysReg</a> *</div>
<div class="line"><a name="l00049"></a><span class="lineno"><a class="line" href="structllvm_1_1RISCVRegisterInfo.html#a24c02ac750fe944f0902c120ed0e773d">   49</a></span>&#160;<a class="code" href="structllvm_1_1RISCVRegisterInfo.html#a24c02ac750fe944f0902c120ed0e773d">RISCVRegisterInfo::getCalleeSavedRegs</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> *MF)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;  <span class="keyword">auto</span> &amp;Subtarget = MF-&gt;<a class="code" href="classllvm_1_1MachineFunction.html#a325f6b611ef9ec06798d3b4eb9572093">getSubtarget</a>&lt;<a class="code" href="classllvm_1_1RISCVSubtarget.html">RISCVSubtarget</a>&gt;();</div>
<div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;  <span class="keywordflow">if</span> (MF-&gt;<a class="code" href="classllvm_1_1MachineFunction.html#a4b21394c138cc5ae719510bb529ee099">getFunction</a>().<a class="code" href="classllvm_1_1Function.html#a5f494edc0a569c7fc9ff4181243be1ed">getCallingConv</a>() == <a class="code" href="namespacellvm_1_1CallingConv.html#a8959e9b1c86faabf8749180645090723a8e8dc64aad833bd23d07d3384522575e">CallingConv::GHC</a>)</div>
<div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;    <span class="keywordflow">return</span> CSR_NoRegs_SaveList;</div>
<div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;  <span class="keywordflow">if</span> (MF-&gt;<a class="code" href="classllvm_1_1MachineFunction.html#a4b21394c138cc5ae719510bb529ee099">getFunction</a>().<a class="code" href="classllvm_1_1Function.html#aa84505c70a7f4ae97082df0b91bd7a9a">hasFnAttribute</a>(<span class="stringliteral">&quot;interrupt&quot;</span>)) {</div>
<div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;    <span class="keywordflow">if</span> (Subtarget.hasStdExtD())</div>
<div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;      <span class="keywordflow">return</span> CSR_XLEN_F64_Interrupt_SaveList;</div>
<div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;    <span class="keywordflow">if</span> (Subtarget.hasStdExtF())</div>
<div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;      <span class="keywordflow">return</span> CSR_XLEN_F32_Interrupt_SaveList;</div>
<div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;    <span class="keywordflow">return</span> CSR_Interrupt_SaveList;</div>
<div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;  }</div>
<div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160; </div>
<div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;  <span class="keywordflow">switch</span> (Subtarget.getTargetABI()) {</div>
<div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;  <span class="keywordflow">default</span>:</div>
<div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;    <a class="code" href="llvm_2Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;Unrecognized ABI&quot;</span>);</div>
<div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1RISCVABI.html#a11c6ee2d4e18ec16c570243cc285c7e9a8f2e55f34742f82eeaa55cbd79d44c0e">RISCVABI::ABI_ILP32</a>:</div>
<div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1RISCVABI.html#a11c6ee2d4e18ec16c570243cc285c7e9ae72b691ee57f47810281dffc97cbde06">RISCVABI::ABI_LP64</a>:</div>
<div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;    <span class="keywordflow">return</span> CSR_ILP32_LP64_SaveList;</div>
<div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1RISCVABI.html#a11c6ee2d4e18ec16c570243cc285c7e9a8bd020c98ec18f175789493ef90eb66a">RISCVABI::ABI_ILP32F</a>:</div>
<div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1RISCVABI.html#a11c6ee2d4e18ec16c570243cc285c7e9a8a401ce2fcb2329054c1e93cc57cb91e">RISCVABI::ABI_LP64F</a>:</div>
<div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;    <span class="keywordflow">return</span> CSR_ILP32F_LP64F_SaveList;</div>
<div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1RISCVABI.html#a11c6ee2d4e18ec16c570243cc285c7e9a45fb6ea6c36157d00ae8a43dfedcc260">RISCVABI::ABI_ILP32D</a>:</div>
<div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1RISCVABI.html#a11c6ee2d4e18ec16c570243cc285c7e9af5a5e31fdfed05fc333fd92b488670f8">RISCVABI::ABI_LP64D</a>:</div>
<div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;    <span class="keywordflow">return</span> CSR_ILP32D_LP64D_SaveList;</div>
<div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;  }</div>
<div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;}</div>
<div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160; </div>
<div class="line"><a name="l00076"></a><span class="lineno"><a class="line" href="structllvm_1_1RISCVRegisterInfo.html#a277355964aa533df56cf3e0de6701b3d">   76</a></span>&#160;<a class="code" href="classllvm_1_1BitVector.html">BitVector</a> <a class="code" href="structllvm_1_1RISCVRegisterInfo.html#a277355964aa533df56cf3e0de6701b3d">RISCVRegisterInfo::getReservedRegs</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1RISCVFrameLowering.html">RISCVFrameLowering</a> *TFI = getFrameLowering(MF);</div>
<div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;  <a class="code" href="classllvm_1_1BitVector.html">BitVector</a> Reserved(getNumRegs());</div>
<div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160; </div>
<div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;  <span class="comment">// Mark any registers requested to be reserved as such</span></div>
<div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">size_t</span> <a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a> = 0; <a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a> &lt; getNumRegs(); <a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>++) {</div>
<div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;    <span class="keywordflow">if</span> (MF.<a class="code" href="classllvm_1_1MachineFunction.html#a325f6b611ef9ec06798d3b4eb9572093">getSubtarget</a>&lt;<a class="code" href="classllvm_1_1RISCVSubtarget.html">RISCVSubtarget</a>&gt;().<a class="code" href="classllvm_1_1RISCVSubtarget.html#a7f12bc7ace4209b7e29d477468701e5a">isRegisterReservedByUser</a>(<a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>))</div>
<div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;      markSuperRegs(Reserved, <a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>);</div>
<div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;  }</div>
<div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160; </div>
<div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;  <span class="comment">// Use markSuperRegs to ensure any register aliases are also reserved</span></div>
<div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;  markSuperRegs(Reserved, RISCV::X0); <span class="comment">// zero</span></div>
<div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;  markSuperRegs(Reserved, RISCV::X2); <span class="comment">// sp</span></div>
<div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;  markSuperRegs(Reserved, RISCV::X3); <span class="comment">// gp</span></div>
<div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;  markSuperRegs(Reserved, RISCV::X4); <span class="comment">// tp</span></div>
<div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;  <span class="keywordflow">if</span> (TFI-&gt;<a class="code" href="classllvm_1_1RISCVFrameLowering.html#a6906ddc054bfe293ac1ba10c6799675d">hasFP</a>(MF))</div>
<div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;    markSuperRegs(Reserved, RISCV::X8); <span class="comment">// fp</span></div>
<div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;  <span class="comment">// Reserve the base register if we need to realign the stack and allocate</span></div>
<div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;  <span class="comment">// variable-sized objects at runtime.</span></div>
<div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;  <span class="keywordflow">if</span> (TFI-&gt;<a class="code" href="classllvm_1_1RISCVFrameLowering.html#a38fe3f67034841400e749f75768348a2">hasBP</a>(MF))</div>
<div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;    markSuperRegs(Reserved, <a class="code" href="namespacellvm_1_1RISCVABI.html#a3c75dbf1bd34c20b6265e6af91a32a06">RISCVABI::getBPReg</a>()); <span class="comment">// bp</span></div>
<div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160; </div>
<div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;  <span class="comment">// V registers for code generation. We handle them manually.</span></div>
<div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;  markSuperRegs(Reserved, RISCV::VL);</div>
<div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;  markSuperRegs(Reserved, RISCV::VTYPE);</div>
<div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;  markSuperRegs(Reserved, RISCV::VXSAT);</div>
<div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;  markSuperRegs(Reserved, RISCV::VXRM);</div>
<div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160; </div>
<div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(checkAllSuperRegsMarked(Reserved));</div>
<div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;  <span class="keywordflow">return</span> Reserved;</div>
<div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;}</div>
<div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160; </div>
<div class="line"><a name="l00108"></a><span class="lineno"><a class="line" href="structllvm_1_1RISCVRegisterInfo.html#ab249b9c1f964160b8283b88d89524e87">  108</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="structllvm_1_1RISCVRegisterInfo.html#ab249b9c1f964160b8283b88d89524e87">RISCVRegisterInfo::isAsmClobberable</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF,</div>
<div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;                                         <a class="code" href="classllvm_1_1MCRegister.html">MCRegister</a> PhysReg)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;  <span class="keywordflow">return</span> !MF.<a class="code" href="classllvm_1_1MachineFunction.html#a325f6b611ef9ec06798d3b4eb9572093">getSubtarget</a>&lt;<a class="code" href="classllvm_1_1RISCVSubtarget.html">RISCVSubtarget</a>&gt;().isRegisterReservedByUser(PhysReg);</div>
<div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;}</div>
<div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160; </div>
<div class="line"><a name="l00113"></a><span class="lineno"><a class="line" href="structllvm_1_1RISCVRegisterInfo.html#a40195473d9dcc60b93a4df501fc94365">  113</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="structllvm_1_1RISCVRegisterInfo.html#a40195473d9dcc60b93a4df501fc94365">RISCVRegisterInfo::isConstantPhysReg</a>(<a class="code" href="classllvm_1_1MCRegister.html">MCRegister</a> PhysReg)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;  <span class="keywordflow">return</span> PhysReg == RISCV::X0;</div>
<div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;}</div>
<div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160; </div>
<div class="line"><a name="l00117"></a><span class="lineno"><a class="line" href="structllvm_1_1RISCVRegisterInfo.html#ab2b51b83e4a81bcd5cdc3fcf63835032">  117</a></span>&#160;<span class="keyword">const</span> <a class="code" href="classuint32__t.html">uint32_t</a> *<a class="code" href="structllvm_1_1RISCVRegisterInfo.html#ab2b51b83e4a81bcd5cdc3fcf63835032">RISCVRegisterInfo::getNoPreservedMask</a>()<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;  <span class="keywordflow">return</span> CSR_NoRegs_RegMask;</div>
<div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;}</div>
<div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160; </div>
<div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;<span class="comment">// Frame indexes representing locations of CSRs which are given a fixed location</span></div>
<div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;<span class="comment">// by save/restore libcalls.</span></div>
<div class="line"><a name="l00123"></a><span class="lineno"><a class="line" href="RISCVRegisterInfo_8cpp.html#a7829de01e38334d833a1d4d48425970f">  123</a></span>&#160;<span class="keyword">static</span> <span class="keyword">const</span> std::map&lt;unsigned, int&gt; <a class="code" href="RISCVRegisterInfo_8cpp.html#a7829de01e38334d833a1d4d48425970f">FixedCSRFIMap</a> = {</div>
<div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;  {<span class="comment">/*ra*/</span>  RISCV::X1,   -1},</div>
<div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;  {<span class="comment">/*s0*/</span>  RISCV::X8,   -2},</div>
<div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;  {<span class="comment">/*s1*/</span>  RISCV::X9,   -3},</div>
<div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;  {<span class="comment">/*s2*/</span>  RISCV::X18,  -4},</div>
<div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;  {<span class="comment">/*s3*/</span>  RISCV::X19,  -5},</div>
<div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;  {<span class="comment">/*s4*/</span>  RISCV::X20,  -6},</div>
<div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;  {<span class="comment">/*s5*/</span>  RISCV::X21,  -7},</div>
<div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;  {<span class="comment">/*s6*/</span>  RISCV::X22,  -8},</div>
<div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;  {<span class="comment">/*s7*/</span>  RISCV::X23,  -9},</div>
<div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;  {<span class="comment">/*s8*/</span>  RISCV::X24,  -10},</div>
<div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;  {<span class="comment">/*s9*/</span>  RISCV::X25,  -11},</div>
<div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;  {<span class="comment">/*s10*/</span> RISCV::X26,  -12},</div>
<div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;  {<span class="comment">/*s11*/</span> RISCV::X27,  -13}</div>
<div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;};</div>
<div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160; </div>
<div class="line"><a name="l00139"></a><span class="lineno"><a class="line" href="structllvm_1_1RISCVRegisterInfo.html#ad5bb4501e184247db6612f5db02ccd47">  139</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="structllvm_1_1RISCVRegisterInfo.html#ad5bb4501e184247db6612f5db02ccd47">RISCVRegisterInfo::hasReservedSpillSlot</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF,</div>
<div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;                                             <a class="code" href="classllvm_1_1Register.html">Register</a> <a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>,</div>
<div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;                                             <span class="keywordtype">int</span> &amp;FrameIdx)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;  <span class="keyword">const</span> <span class="keyword">auto</span> *RVFI = MF.<a class="code" href="classllvm_1_1MachineFunction.html#ac2dc0fa143c9f2127f0501734577a0a0">getInfo</a>&lt;<a class="code" href="classllvm_1_1RISCVMachineFunctionInfo.html">RISCVMachineFunctionInfo</a>&gt;();</div>
<div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;  <span class="keywordflow">if</span> (!RVFI-&gt;useSaveRestoreLibCalls(MF))</div>
<div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160; </div>
<div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;  <span class="keyword">auto</span> FII = <a class="code" href="RISCVRegisterInfo_8cpp.html#a7829de01e38334d833a1d4d48425970f">FixedCSRFIMap</a>.find(<a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>);</div>
<div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;  <span class="keywordflow">if</span> (FII == <a class="code" href="RISCVRegisterInfo_8cpp.html#a7829de01e38334d833a1d4d48425970f">FixedCSRFIMap</a>.end())</div>
<div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160; </div>
<div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;  FrameIdx = FII-&gt;second;</div>
<div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;}</div>
<div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160; </div>
<div class="line"><a name="l00154"></a><span class="lineno"><a class="line" href="structllvm_1_1RISCVRegisterInfo.html#a70e549357c56df275ae21b3a6a61c62d">  154</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="structllvm_1_1RISCVRegisterInfo.html#a70e549357c56df275ae21b3a6a61c62d">RISCVRegisterInfo::eliminateFrameIndex</a>(<a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> II,</div>
<div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;                                            <span class="keywordtype">int</span> SPAdj, <span class="keywordtype">unsigned</span> FIOperandNum,</div>
<div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;                                            <a class="code" href="classllvm_1_1RegScavenger.html">RegScavenger</a> *RS)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(SPAdj == 0 &amp;&amp; <span class="stringliteral">&quot;Unexpected non-zero SPAdj value&quot;</span>);</div>
<div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160; </div>
<div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;  <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a> = *II;</div>
<div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;  <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF = *<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getParent()-&gt;getParent();</div>
<div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;  <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a> = MF.<a class="code" href="classllvm_1_1MachineFunction.html#ab4a6ca428289b667dd691a00e9f7e334">getRegInfo</a>();</div>
<div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1RISCVInstrInfo.html">RISCVInstrInfo</a> *<a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a> = MF.<a class="code" href="classllvm_1_1MachineFunction.html#a325f6b611ef9ec06798d3b4eb9572093">getSubtarget</a>&lt;<a class="code" href="classllvm_1_1RISCVSubtarget.html">RISCVSubtarget</a>&gt;().getInstrInfo();</div>
<div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;  <a class="code" href="classllvm_1_1DebugLoc.html">DebugLoc</a> <a class="code" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a> = <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getDebugLoc();</div>
<div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160; </div>
<div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;  <span class="keywordtype">int</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a4b437632fd9b97dd36010d85eb363efe">FrameIndex</a> = <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(FIOperandNum).getIndex();</div>
<div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> FrameReg;</div>
<div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;  <span class="keywordtype">int</span> <a class="code" href="ELFObjHandler_8cpp.html#a250e66aa31a03567cc345ca1bc463b8c">Offset</a> = getFrameLowering(MF)</div>
<div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;                   -&gt;getFrameIndexReference(MF, <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a4b437632fd9b97dd36010d85eb363efe">FrameIndex</a>, FrameReg)</div>
<div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;                   .getFixed() +</div>
<div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;               <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(FIOperandNum + 1).getImm();</div>
<div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160; </div>
<div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;  <span class="keywordflow">if</span> (!<a class="code" href="namespacellvm.html#a3c06dd4f7f2b68acd70b64194485b09d">isInt&lt;32&gt;</a>(<a class="code" href="ELFObjHandler_8cpp.html#a250e66aa31a03567cc345ca1bc463b8c">Offset</a>)) {</div>
<div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;    <a class="code" href="namespacellvm.html#a7f2a3d4dcfee70225988aec53ff1e173">report_fatal_error</a>(</div>
<div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;        <span class="stringliteral">&quot;Frame offsets outside of the signed 32-bit range not supported&quot;</span>);</div>
<div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;  }</div>
<div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160; </div>
<div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;  <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="code" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a> = *<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getParent();</div>
<div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;  <span class="keywordtype">bool</span> FrameRegIsKill = <span class="keyword">false</span>;</div>
<div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160; </div>
<div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;  <span class="keywordflow">if</span> (!isInt&lt;12&gt;(<a class="code" href="ELFObjHandler_8cpp.html#a250e66aa31a03567cc345ca1bc463b8c">Offset</a>)) {</div>
<div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code" href="namespacellvm.html#a3c06dd4f7f2b68acd70b64194485b09d">isInt&lt;32&gt;</a>(<a class="code" href="ELFObjHandler_8cpp.html#a250e66aa31a03567cc345ca1bc463b8c">Offset</a>) &amp;&amp; <span class="stringliteral">&quot;Int32 expected&quot;</span>);</div>
<div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;    <span class="comment">// The offset won&#39;t fit in an immediate, so use a scratch register instead</span></div>
<div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;    <span class="comment">// Modify Offset and FrameReg appropriately</span></div>
<div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;    <a class="code" href="classllvm_1_1Register.html">Register</a> ScratchReg = <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.createVirtualRegister(&amp;RISCV::GPRRegClass);</div>
<div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;    <a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>-&gt;movImm(<a class="code" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, II, <a class="code" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, ScratchReg, <a class="code" href="ELFObjHandler_8cpp.html#a250e66aa31a03567cc345ca1bc463b8c">Offset</a>);</div>
<div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;    <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(<a class="code" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, II, <a class="code" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>-&gt;get(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a269996b43a1f3e1d1f84a70fd4387535">RISCV::ADD</a>), ScratchReg)</div>
<div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;        .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(FrameReg)</div>
<div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;        .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(ScratchReg, <a class="code" href="namespacellvm_1_1RegState.html#af68897ffbcd5acd18624ad603d098c54a9ddde91ef09476d28a088fe57f8e2921">RegState::Kill</a>);</div>
<div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;    <a class="code" href="ELFObjHandler_8cpp.html#a250e66aa31a03567cc345ca1bc463b8c">Offset</a> = 0;</div>
<div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;    FrameReg = ScratchReg;</div>
<div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;    FrameRegIsKill = <span class="keyword">true</span>;</div>
<div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;  }</div>
<div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160; </div>
<div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;  <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(FIOperandNum)</div>
<div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;      .ChangeToRegister(FrameReg, <span class="keyword">false</span>, <span class="keyword">false</span>, FrameRegIsKill);</div>
<div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;  <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(FIOperandNum + 1).ChangeToImmediate(<a class="code" href="ELFObjHandler_8cpp.html#a250e66aa31a03567cc345ca1bc463b8c">Offset</a>);</div>
<div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;}</div>
<div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160; </div>
<div class="line"><a name="l00199"></a><span class="lineno"><a class="line" href="structllvm_1_1RISCVRegisterInfo.html#a7e859708ad783a2c412c873b9dea6b4e">  199</a></span>&#160;<a class="code" href="classllvm_1_1Register.html">Register</a> <a class="code" href="structllvm_1_1RISCVRegisterInfo.html#a7e859708ad783a2c412c873b9dea6b4e">RISCVRegisterInfo::getFrameRegister</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetFrameLowering.html">TargetFrameLowering</a> *TFI = getFrameLowering(MF);</div>
<div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;  <span class="keywordflow">return</span> TFI-&gt;<a class="code" href="classllvm_1_1TargetFrameLowering.html#a59182730437bdb0a45a274261a7ea84b">hasFP</a>(MF) ? RISCV::X8 : RISCV::X2;</div>
<div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;}</div>
<div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160; </div>
<div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;<span class="keyword">const</span> <a class="code" href="classuint32__t.html">uint32_t</a> *</div>
<div class="line"><a name="l00205"></a><span class="lineno"><a class="line" href="structllvm_1_1RISCVRegisterInfo.html#a314b61dda54f91c5b5b16c57495de91b">  205</a></span>&#160;<a class="code" href="structllvm_1_1RISCVRegisterInfo.html#a314b61dda54f91c5b5b16c57495de91b">RISCVRegisterInfo::getCallPreservedMask</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp; MF,</div>
<div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;                                        <a class="code" href="classunsigned.html">CallingConv::ID</a> CC)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;  <span class="keyword">auto</span> &amp;Subtarget = MF.<a class="code" href="classllvm_1_1MachineFunction.html#a325f6b611ef9ec06798d3b4eb9572093">getSubtarget</a>&lt;<a class="code" href="classllvm_1_1RISCVSubtarget.html">RISCVSubtarget</a>&gt;();</div>
<div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160; </div>
<div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;  <span class="keywordflow">if</span> (CC == <a class="code" href="namespacellvm_1_1CallingConv.html#a8959e9b1c86faabf8749180645090723a8e8dc64aad833bd23d07d3384522575e">CallingConv::GHC</a>)</div>
<div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;    <span class="keywordflow">return</span> CSR_NoRegs_RegMask;</div>
<div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;  <span class="keywordflow">switch</span> (Subtarget.getTargetABI()) {</div>
<div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;  <span class="keywordflow">default</span>:</div>
<div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;    <a class="code" href="llvm_2Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;Unrecognized ABI&quot;</span>);</div>
<div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1RISCVABI.html#a11c6ee2d4e18ec16c570243cc285c7e9a8f2e55f34742f82eeaa55cbd79d44c0e">RISCVABI::ABI_ILP32</a>:</div>
<div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1RISCVABI.html#a11c6ee2d4e18ec16c570243cc285c7e9ae72b691ee57f47810281dffc97cbde06">RISCVABI::ABI_LP64</a>:</div>
<div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;    <span class="keywordflow">return</span> CSR_ILP32_LP64_RegMask;</div>
<div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1RISCVABI.html#a11c6ee2d4e18ec16c570243cc285c7e9a8bd020c98ec18f175789493ef90eb66a">RISCVABI::ABI_ILP32F</a>:</div>
<div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1RISCVABI.html#a11c6ee2d4e18ec16c570243cc285c7e9a8a401ce2fcb2329054c1e93cc57cb91e">RISCVABI::ABI_LP64F</a>:</div>
<div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;    <span class="keywordflow">return</span> CSR_ILP32F_LP64F_RegMask;</div>
<div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1RISCVABI.html#a11c6ee2d4e18ec16c570243cc285c7e9a45fb6ea6c36157d00ae8a43dfedcc260">RISCVABI::ABI_ILP32D</a>:</div>
<div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1RISCVABI.html#a11c6ee2d4e18ec16c570243cc285c7e9af5a5e31fdfed05fc333fd92b488670f8">RISCVABI::ABI_LP64D</a>:</div>
<div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;    <span class="keywordflow">return</span> CSR_ILP32D_LP64D_RegMask;</div>
<div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;  }</div>
<div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;}</div>
<div class="ttc" id="aAArch64AdvSIMDScalarPass_8cpp_html_aacd2ab195054a3e6a74bfbb9d5d571c8"><div class="ttname"><a href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a></div><div class="ttdeci">unsigned const MachineRegisterInfo * MRI</div><div class="ttdef"><b>Definition:</b> <a href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">AArch64AdvSIMDScalarPass.cpp:105</a></div></div>
<div class="ttc" id="aAArch64SLSHardening_8cpp_html_a5958512eae2979bd2eb383977996a600"><div class="ttname"><a href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a></div><div class="ttdeci">MachineBasicBlock &amp; MBB</div><div class="ttdef"><b>Definition:</b> <a href="AArch64SLSHardening_8cpp_source.html#l00074">AArch64SLSHardening.cpp:74</a></div></div>
<div class="ttc" id="aAArch64SLSHardening_8cpp_html_ad467c4ab9119043f9b7750ab986be61a"><div class="ttname"><a href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a></div><div class="ttdeci">MachineBasicBlock MachineBasicBlock::iterator DebugLoc DL</div><div class="ttdef"><b>Definition:</b> <a href="AArch64SLSHardening_8cpp_source.html#l00076">AArch64SLSHardening.cpp:76</a></div></div>
<div class="ttc" id="aELFObjHandler_8cpp_html_a250e66aa31a03567cc345ca1bc463b8c"><div class="ttname"><a href="ELFObjHandler_8cpp.html#a250e66aa31a03567cc345ca1bc463b8c">Offset</a></div><div class="ttdeci">uint64_t Offset</div><div class="ttdef"><b>Definition:</b> <a href="ELFObjHandler_8cpp_source.html#l00081">ELFObjHandler.cpp:81</a></div></div>
<div class="ttc" id="aHexagonCopyToCombine_8cpp_html_a1d40004718218dbdf06b496766299101"><div class="ttname"><a href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a></div><div class="ttdeci">const HexagonInstrInfo * TII</div><div class="ttdef"><b>Definition:</b> <a href="HexagonCopyToCombine_8cpp_source.html#l00129">HexagonCopyToCombine.cpp:129</a></div></div>
<div class="ttc" id="aIRTranslator_8cpp_html_abe44dfdea65b4f7e11e0a608ab708b76"><div class="ttname"><a href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a></div><div class="ttdeci">IRTranslator LLVM IR MI</div><div class="ttdef"><b>Definition:</b> <a href="IRTranslator_8cpp_source.html#l00100">IRTranslator.cpp:100</a></div></div>
<div class="ttc" id="aMachineFrameInfo_8h_html"><div class="ttname"><a href="MachineFrameInfo_8h.html">MachineFrameInfo.h</a></div></div>
<div class="ttc" id="aMachineFunction_8h_html"><div class="ttname"><a href="MachineFunction_8h.html">MachineFunction.h</a></div></div>
<div class="ttc" id="aMachineInstrBuilder_8h_html"><div class="ttname"><a href="MachineInstrBuilder_8h.html">MachineInstrBuilder.h</a></div></div>
<div class="ttc" id="aMachineSink_8cpp_html_a359e1ff26f6d466d927a61aae45b05c3"><div class="ttname"><a href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a></div><div class="ttdeci">unsigned Reg</div><div class="ttdef"><b>Definition:</b> <a href="MachineSink_8cpp_source.html#l01370">MachineSink.cpp:1370</a></div></div>
<div class="ttc" id="aRISCVMachineFunctionInfo_8h_html"><div class="ttname"><a href="RISCVMachineFunctionInfo_8h.html">RISCVMachineFunctionInfo.h</a></div></div>
<div class="ttc" id="aRISCVRegisterInfo_8cpp_html_a7829de01e38334d833a1d4d48425970f"><div class="ttname"><a href="RISCVRegisterInfo_8cpp.html#a7829de01e38334d833a1d4d48425970f">FixedCSRFIMap</a></div><div class="ttdeci">static const std::map&lt; unsigned, int &gt; FixedCSRFIMap</div><div class="ttdef"><b>Definition:</b> <a href="RISCVRegisterInfo_8cpp_source.html#l00123">RISCVRegisterInfo.cpp:123</a></div></div>
<div class="ttc" id="aRISCVRegisterInfo_8h_html"><div class="ttname"><a href="RISCVRegisterInfo_8h.html">RISCVRegisterInfo.h</a></div></div>
<div class="ttc" id="aRISCVSubtarget_8h_html"><div class="ttname"><a href="RISCVSubtarget_8h.html">RISCVSubtarget.h</a></div></div>
<div class="ttc" id="aRISCV_8h_html"><div class="ttname"><a href="RISCV_8h.html">RISCV.h</a></div></div>
<div class="ttc" id="aRegisterScavenging_8h_html"><div class="ttname"><a href="RegisterScavenging_8h.html">RegisterScavenging.h</a></div><div class="ttdoc">This file declares the machine register scavenger class.</div></div>
<div class="ttc" id="aSILowerControlFlow_8cpp_html_a4868c5d81c5ccc98c47aeab6244346a0"><div class="ttname"><a href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a></div><div class="ttdeci">assert(ImpDefSCC.getReg()==AMDGPU::SCC &amp;&amp;ImpDefSCC.isDef())</div></div>
<div class="ttc" id="aTargetFrameLowering_8h_html"><div class="ttname"><a href="TargetFrameLowering_8h.html">TargetFrameLowering.h</a></div></div>
<div class="ttc" id="aTargetInstrInfo_8h_html"><div class="ttname"><a href="TargetInstrInfo_8h.html">TargetInstrInfo.h</a></div></div>
<div class="ttc" id="aclassRISCVGenRegisterInfo_html"><div class="ttname"><a href="classRISCVGenRegisterInfo.html">RISCVGenRegisterInfo</a></div></div>
<div class="ttc" id="aclassllvm_1_1BitVector_html"><div class="ttname"><a href="classllvm_1_1BitVector.html">llvm::BitVector</a></div><div class="ttdef"><b>Definition:</b> <a href="BitVector_8h_source.html#l00074">BitVector.h:74</a></div></div>
<div class="ttc" id="aclassllvm_1_1DebugLoc_html"><div class="ttname"><a href="classllvm_1_1DebugLoc.html">llvm::DebugLoc</a></div><div class="ttdoc">A debug info location.</div><div class="ttdef"><b>Definition:</b> <a href="DebugLoc_8h_source.html#l00033">DebugLoc.h:33</a></div></div>
<div class="ttc" id="aclassllvm_1_1Function_html_a5f494edc0a569c7fc9ff4181243be1ed"><div class="ttname"><a href="classllvm_1_1Function.html#a5f494edc0a569c7fc9ff4181243be1ed">llvm::Function::getCallingConv</a></div><div class="ttdeci">CallingConv::ID getCallingConv() const</div><div class="ttdoc">getCallingConv()/setCallingConv(CC) - These method get and set the calling convention of this functio...</div><div class="ttdef"><b>Definition:</b> <a href="Function_8h_source.html#l00228">Function.h:228</a></div></div>
<div class="ttc" id="aclassllvm_1_1Function_html_aa84505c70a7f4ae97082df0b91bd7a9a"><div class="ttname"><a href="classllvm_1_1Function.html#aa84505c70a7f4ae97082df0b91bd7a9a">llvm::Function::hasFnAttribute</a></div><div class="ttdeci">bool hasFnAttribute(Attribute::AttrKind Kind) const</div><div class="ttdoc">Return true if the function has the attribute.</div><div class="ttdef"><b>Definition:</b> <a href="Function_8h_source.html#l00345">Function.h:345</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCRegister_html"><div class="ttname"><a href="classllvm_1_1MCRegister.html">llvm::MCRegister</a></div><div class="ttdoc">Wrapper class representing physical registers. Should be passed by value.</div><div class="ttdef"><b>Definition:</b> <a href="MCRegister_8h_source.html#l00022">MCRegister.h:22</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineBasicBlock_html"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html">llvm::MachineBasicBlock</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00095">MachineBasicBlock.h:96</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineFunction_html"><div class="ttname"><a href="classllvm_1_1MachineFunction.html">llvm::MachineFunction</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00227">MachineFunction.h:227</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineFunction_html_a325f6b611ef9ec06798d3b4eb9572093"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#a325f6b611ef9ec06798d3b4eb9572093">llvm::MachineFunction::getSubtarget</a></div><div class="ttdeci">const TargetSubtargetInfo &amp; getSubtarget() const</div><div class="ttdoc">getSubtarget - Return the subtarget for which this machine code is being compiled.</div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00550">MachineFunction.h:550</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineFunction_html_a4b21394c138cc5ae719510bb529ee099"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#a4b21394c138cc5ae719510bb529ee099">llvm::MachineFunction::getFunction</a></div><div class="ttdeci">Function &amp; getFunction()</div><div class="ttdoc">Return the LLVM function that this machine code represents.</div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00516">MachineFunction.h:516</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineFunction_html_ab4a6ca428289b667dd691a00e9f7e334"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#ab4a6ca428289b667dd691a00e9f7e334">llvm::MachineFunction::getRegInfo</a></div><div class="ttdeci">MachineRegisterInfo &amp; getRegInfo()</div><div class="ttdoc">getRegInfo - Return information about the registers currently in use.</div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00560">MachineFunction.h:560</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineFunction_html_ac2dc0fa143c9f2127f0501734577a0a0"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#ac2dc0fa143c9f2127f0501734577a0a0">llvm::MachineFunction::getInfo</a></div><div class="ttdeci">Ty * getInfo()</div><div class="ttdoc">getInfo - Keep track of various per-function pieces of information for backends that would like to do...</div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00648">MachineFunction.h:648</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineInstrBuilder_html_ad08ed580345a51c50d9477dec1e65818"><div class="ttname"><a href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">llvm::MachineInstrBuilder::addReg</a></div><div class="ttdeci">const MachineInstrBuilder &amp; addReg(Register RegNo, unsigned flags=0, unsigned SubReg=0) const</div><div class="ttdoc">Add a new virtual register operand.</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00098">MachineInstrBuilder.h:98</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineInstrBundleIterator_html"><div class="ttname"><a href="classllvm_1_1MachineInstrBundleIterator.html">llvm::MachineInstrBundleIterator&lt; MachineInstr &gt;</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineInstr_html"><div class="ttname"><a href="classllvm_1_1MachineInstr.html">llvm::MachineInstr</a></div><div class="ttdoc">Representation of each machine instruction.</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00062">MachineInstr.h:64</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineRegisterInfo_html"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html">llvm::MachineRegisterInfo</a></div><div class="ttdoc">MachineRegisterInfo - Keep track of information for virtual and physical registers,...</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00052">MachineRegisterInfo.h:52</a></div></div>
<div class="ttc" id="aclassllvm_1_1RISCVFrameLowering_html"><div class="ttname"><a href="classllvm_1_1RISCVFrameLowering.html">llvm::RISCVFrameLowering</a></div><div class="ttdef"><b>Definition:</b> <a href="RISCVFrameLowering_8h_source.html#l00022">RISCVFrameLowering.h:22</a></div></div>
<div class="ttc" id="aclassllvm_1_1RISCVFrameLowering_html_a38fe3f67034841400e749f75768348a2"><div class="ttname"><a href="classllvm_1_1RISCVFrameLowering.html#a38fe3f67034841400e749f75768348a2">llvm::RISCVFrameLowering::hasBP</a></div><div class="ttdeci">bool hasBP(const MachineFunction &amp;MF) const</div><div class="ttdef"><b>Definition:</b> <a href="RISCVFrameLowering_8cpp_source.html#l00228">RISCVFrameLowering.cpp:228</a></div></div>
<div class="ttc" id="aclassllvm_1_1RISCVFrameLowering_html_a6906ddc054bfe293ac1ba10c6799675d"><div class="ttname"><a href="classllvm_1_1RISCVFrameLowering.html#a6906ddc054bfe293ac1ba10c6799675d">llvm::RISCVFrameLowering::hasFP</a></div><div class="ttdeci">bool hasFP(const MachineFunction &amp;MF) const override</div><div class="ttdoc">hasFP - Return true if the specified function should have a dedicated frame pointer register.</div><div class="ttdef"><b>Definition:</b> <a href="RISCVFrameLowering_8cpp_source.html#l00219">RISCVFrameLowering.cpp:219</a></div></div>
<div class="ttc" id="aclassllvm_1_1RISCVInstrInfo_html"><div class="ttname"><a href="classllvm_1_1RISCVInstrInfo.html">llvm::RISCVInstrInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="RISCVInstrInfo_8h_source.html#l00026">RISCVInstrInfo.h:26</a></div></div>
<div class="ttc" id="aclassllvm_1_1RISCVMachineFunctionInfo_html"><div class="ttname"><a href="classllvm_1_1RISCVMachineFunctionInfo.html">llvm::RISCVMachineFunctionInfo</a></div><div class="ttdoc">RISCVMachineFunctionInfo - This class is derived from MachineFunctionInfo and contains private RISCV-...</div><div class="ttdef"><b>Definition:</b> <a href="RISCVMachineFunctionInfo_8h_source.html#l00024">RISCVMachineFunctionInfo.h:24</a></div></div>
<div class="ttc" id="aclassllvm_1_1RISCVSubtarget_html"><div class="ttname"><a href="classllvm_1_1RISCVSubtarget.html">llvm::RISCVSubtarget</a></div><div class="ttdef"><b>Definition:</b> <a href="RISCVSubtarget_8h_source.html#l00035">RISCVSubtarget.h:35</a></div></div>
<div class="ttc" id="aclassllvm_1_1RISCVSubtarget_html_a7f12bc7ace4209b7e29d477468701e5a"><div class="ttname"><a href="classllvm_1_1RISCVSubtarget.html#a7f12bc7ace4209b7e29d477468701e5a">llvm::RISCVSubtarget::isRegisterReservedByUser</a></div><div class="ttdeci">bool isRegisterReservedByUser(Register i) const</div><div class="ttdef"><b>Definition:</b> <a href="RISCVSubtarget_8h_source.html#l00133">RISCVSubtarget.h:133</a></div></div>
<div class="ttc" id="aclassllvm_1_1RegScavenger_html"><div class="ttname"><a href="classllvm_1_1RegScavenger.html">llvm::RegScavenger</a></div><div class="ttdef"><b>Definition:</b> <a href="RegisterScavenging_8h_source.html#l00034">RegisterScavenging.h:34</a></div></div>
<div class="ttc" id="aclassllvm_1_1Register_html"><div class="ttname"><a href="classllvm_1_1Register.html">llvm::Register</a></div><div class="ttdoc">Wrapper class representing virtual and physical registers.</div><div class="ttdef"><b>Definition:</b> <a href="Register_8h_source.html#l00019">Register.h:19</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetFrameLowering_html"><div class="ttname"><a href="classllvm_1_1TargetFrameLowering.html">llvm::TargetFrameLowering</a></div><div class="ttdoc">Information about stack frame layout on the target.</div><div class="ttdef"><b>Definition:</b> <a href="TargetFrameLowering_8h_source.html#l00042">TargetFrameLowering.h:42</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetFrameLowering_html_a59182730437bdb0a45a274261a7ea84b"><div class="ttname"><a href="classllvm_1_1TargetFrameLowering.html#a59182730437bdb0a45a274261a7ea84b">llvm::TargetFrameLowering::hasFP</a></div><div class="ttdeci">virtual bool hasFP(const MachineFunction &amp;MF) const =0</div><div class="ttdoc">hasFP - Return true if the specified function should have a dedicated frame pointer register.</div></div>
<div class="ttc" id="aclassuint32__t_html"><div class="ttname"><a href="classuint32__t.html">uint32_t</a></div></div>
<div class="ttc" id="aclassunsigned_html"><div class="ttname"><a href="classunsigned.html">unsigned</a></div></div>
<div class="ttc" id="allvm_2Support_2ErrorHandling_8h_html"><div class="ttname"><a href="llvm_2Support_2ErrorHandling_8h.html">ErrorHandling.h</a></div></div>
<div class="ttc" id="allvm_2Support_2ErrorHandling_8h_html_ace243f5c25697a1107cce46626b3dc94"><div class="ttname"><a href="llvm_2Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a></div><div class="ttdeci">#define llvm_unreachable(msg)</div><div class="ttdoc">Marks that the current location is not supposed to be reachable.</div><div class="ttdef"><b>Definition:</b> <a href="llvm_2Support_2ErrorHandling_8h_source.html#l00136">ErrorHandling.h:136</a></div></div>
<div class="ttc" id="anamespacellvm_1_1CallingConv_html_a8959e9b1c86faabf8749180645090723a8e8dc64aad833bd23d07d3384522575e"><div class="ttname"><a href="namespacellvm_1_1CallingConv.html#a8959e9b1c86faabf8749180645090723a8e8dc64aad833bd23d07d3384522575e">llvm::CallingConv::GHC</a></div><div class="ttdeci">@ GHC</div><div class="ttdef"><b>Definition:</b> <a href="CallingConv_8h_source.html#l00051">CallingConv.h:51</a></div></div>
<div class="ttc" id="anamespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a269996b43a1f3e1d1f84a70fd4387535"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a269996b43a1f3e1d1f84a70fd4387535">llvm::ISD::ADD</a></div><div class="ttdeci">@ ADD</div><div class="ttdoc">Simple integer binary arithmetic operators.</div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00232">ISDOpcodes.h:232</a></div></div>
<div class="ttc" id="anamespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a4b437632fd9b97dd36010d85eb363efe"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a4b437632fd9b97dd36010d85eb363efe">llvm::ISD::FrameIndex</a></div><div class="ttdeci">@ FrameIndex</div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00073">ISDOpcodes.h:73</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVABI_html_a11c6ee2d4e18ec16c570243cc285c7e9a45fb6ea6c36157d00ae8a43dfedcc260"><div class="ttname"><a href="namespacellvm_1_1RISCVABI.html#a11c6ee2d4e18ec16c570243cc285c7e9a45fb6ea6c36157d00ae8a43dfedcc260">llvm::RISCVABI::ABI_ILP32D</a></div><div class="ttdeci">@ ABI_ILP32D</div><div class="ttdef"><b>Definition:</b> <a href="RISCVBaseInfo_8h_source.html#l00229">RISCVBaseInfo.h:229</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVABI_html_a11c6ee2d4e18ec16c570243cc285c7e9a8a401ce2fcb2329054c1e93cc57cb91e"><div class="ttname"><a href="namespacellvm_1_1RISCVABI.html#a11c6ee2d4e18ec16c570243cc285c7e9a8a401ce2fcb2329054c1e93cc57cb91e">llvm::RISCVABI::ABI_LP64F</a></div><div class="ttdeci">@ ABI_LP64F</div><div class="ttdef"><b>Definition:</b> <a href="RISCVBaseInfo_8h_source.html#l00232">RISCVBaseInfo.h:232</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVABI_html_a11c6ee2d4e18ec16c570243cc285c7e9a8bd020c98ec18f175789493ef90eb66a"><div class="ttname"><a href="namespacellvm_1_1RISCVABI.html#a11c6ee2d4e18ec16c570243cc285c7e9a8bd020c98ec18f175789493ef90eb66a">llvm::RISCVABI::ABI_ILP32F</a></div><div class="ttdeci">@ ABI_ILP32F</div><div class="ttdef"><b>Definition:</b> <a href="RISCVBaseInfo_8h_source.html#l00228">RISCVBaseInfo.h:228</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVABI_html_a11c6ee2d4e18ec16c570243cc285c7e9a8f2e55f34742f82eeaa55cbd79d44c0e"><div class="ttname"><a href="namespacellvm_1_1RISCVABI.html#a11c6ee2d4e18ec16c570243cc285c7e9a8f2e55f34742f82eeaa55cbd79d44c0e">llvm::RISCVABI::ABI_ILP32</a></div><div class="ttdeci">@ ABI_ILP32</div><div class="ttdef"><b>Definition:</b> <a href="RISCVBaseInfo_8h_source.html#l00227">RISCVBaseInfo.h:227</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVABI_html_a11c6ee2d4e18ec16c570243cc285c7e9ae72b691ee57f47810281dffc97cbde06"><div class="ttname"><a href="namespacellvm_1_1RISCVABI.html#a11c6ee2d4e18ec16c570243cc285c7e9ae72b691ee57f47810281dffc97cbde06">llvm::RISCVABI::ABI_LP64</a></div><div class="ttdeci">@ ABI_LP64</div><div class="ttdef"><b>Definition:</b> <a href="RISCVBaseInfo_8h_source.html#l00231">RISCVBaseInfo.h:231</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVABI_html_a11c6ee2d4e18ec16c570243cc285c7e9af5a5e31fdfed05fc333fd92b488670f8"><div class="ttname"><a href="namespacellvm_1_1RISCVABI.html#a11c6ee2d4e18ec16c570243cc285c7e9af5a5e31fdfed05fc333fd92b488670f8">llvm::RISCVABI::ABI_LP64D</a></div><div class="ttdeci">@ ABI_LP64D</div><div class="ttdef"><b>Definition:</b> <a href="RISCVBaseInfo_8h_source.html#l00233">RISCVBaseInfo.h:233</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVABI_html_a3c75dbf1bd34c20b6265e6af91a32a06"><div class="ttname"><a href="namespacellvm_1_1RISCVABI.html#a3c75dbf1bd34c20b6265e6af91a32a06">llvm::RISCVABI::getBPReg</a></div><div class="ttdeci">MCRegister getBPReg()</div><div class="ttdef"><b>Definition:</b> <a href="RISCVBaseInfo_8cpp_source.html#l00081">RISCVBaseInfo.cpp:81</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RegState_html_af68897ffbcd5acd18624ad603d098c54a9ddde91ef09476d28a088fe57f8e2921"><div class="ttname"><a href="namespacellvm_1_1RegState.html#af68897ffbcd5acd18624ad603d098c54a9ddde91ef09476d28a088fe57f8e2921">llvm::RegState::Kill</a></div><div class="ttdeci">@ Kill</div><div class="ttdoc">The last use of a register.</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00049">MachineInstrBuilder.h:49</a></div></div>
<div class="ttc" id="anamespacellvm_html"><div class="ttname"><a href="namespacellvm.html">llvm</a></div><div class="ttdoc">This class represents lattice values for constants.</div><div class="ttdef"><b>Definition:</b> <a href="AllocatorList_8h_source.html#l00023">AllocatorList.h:23</a></div></div>
<div class="ttc" id="anamespacellvm_html_a298184c9a0cd665d7cfc55f6a59204a4"><div class="ttname"><a href="namespacellvm.html#a298184c9a0cd665d7cfc55f6a59204a4">llvm::MCPhysReg</a></div><div class="ttdeci">uint16_t MCPhysReg</div><div class="ttdoc">An unsigned integer type large enough to represent all physical registers, but not necessarily virtua...</div><div class="ttdef"><b>Definition:</b> <a href="MCRegister_8h_source.html#l00019">MCRegister.h:19</a></div></div>
<div class="ttc" id="anamespacellvm_html_a3c06dd4f7f2b68acd70b64194485b09d"><div class="ttname"><a href="namespacellvm.html#a3c06dd4f7f2b68acd70b64194485b09d">llvm::isInt&lt; 32 &gt;</a></div><div class="ttdeci">constexpr bool isInt&lt; 32 &gt;(int64_t x)</div><div class="ttdef"><b>Definition:</b> <a href="MathExtras_8h_source.html#l00374">MathExtras.h:374</a></div></div>
<div class="ttc" id="anamespacellvm_html_a7f2a3d4dcfee70225988aec53ff1e173"><div class="ttname"><a href="namespacellvm.html#a7f2a3d4dcfee70225988aec53ff1e173">llvm::report_fatal_error</a></div><div class="ttdeci">LLVM_ATTRIBUTE_NORETURN void report_fatal_error(Error Err, bool gen_crash_diag=true)</div><div class="ttdoc">Report a serious error, calling any installed error handler.</div><div class="ttdef"><b>Definition:</b> <a href="Testing_2Support_2Error_8cpp_source.html#l00140">Error.cpp:140</a></div></div>
<div class="ttc" id="anamespacellvm_html_abe63d9ba16515b8df95d8b2a677d39d8"><div class="ttname"><a href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">llvm::BuildMI</a></div><div class="ttdeci">MachineInstrBuilder BuildMI(MachineFunction &amp;MF, const DebugLoc &amp;DL, const MCInstrDesc &amp;MCID)</div><div class="ttdoc">Builder interface. Specify how to create the initial instruction itself.</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00329">MachineInstrBuilder.h:329</a></div></div>
<div class="ttc" id="astructllvm_1_1RISCVRegisterInfo_html_a24c02ac750fe944f0902c120ed0e773d"><div class="ttname"><a href="structllvm_1_1RISCVRegisterInfo.html#a24c02ac750fe944f0902c120ed0e773d">llvm::RISCVRegisterInfo::getCalleeSavedRegs</a></div><div class="ttdeci">const MCPhysReg * getCalleeSavedRegs(const MachineFunction *MF) const override</div><div class="ttdef"><b>Definition:</b> <a href="RISCVRegisterInfo_8cpp_source.html#l00049">RISCVRegisterInfo.cpp:49</a></div></div>
<div class="ttc" id="astructllvm_1_1RISCVRegisterInfo_html_a277355964aa533df56cf3e0de6701b3d"><div class="ttname"><a href="structllvm_1_1RISCVRegisterInfo.html#a277355964aa533df56cf3e0de6701b3d">llvm::RISCVRegisterInfo::getReservedRegs</a></div><div class="ttdeci">BitVector getReservedRegs(const MachineFunction &amp;MF) const override</div><div class="ttdef"><b>Definition:</b> <a href="RISCVRegisterInfo_8cpp_source.html#l00076">RISCVRegisterInfo.cpp:76</a></div></div>
<div class="ttc" id="astructllvm_1_1RISCVRegisterInfo_html_a314b61dda54f91c5b5b16c57495de91b"><div class="ttname"><a href="structllvm_1_1RISCVRegisterInfo.html#a314b61dda54f91c5b5b16c57495de91b">llvm::RISCVRegisterInfo::getCallPreservedMask</a></div><div class="ttdeci">const uint32_t * getCallPreservedMask(const MachineFunction &amp;MF, CallingConv::ID) const override</div><div class="ttdef"><b>Definition:</b> <a href="RISCVRegisterInfo_8cpp_source.html#l00205">RISCVRegisterInfo.cpp:205</a></div></div>
<div class="ttc" id="astructllvm_1_1RISCVRegisterInfo_html_a40195473d9dcc60b93a4df501fc94365"><div class="ttname"><a href="structllvm_1_1RISCVRegisterInfo.html#a40195473d9dcc60b93a4df501fc94365">llvm::RISCVRegisterInfo::isConstantPhysReg</a></div><div class="ttdeci">bool isConstantPhysReg(MCRegister PhysReg) const override</div><div class="ttdef"><b>Definition:</b> <a href="RISCVRegisterInfo_8cpp_source.html#l00113">RISCVRegisterInfo.cpp:113</a></div></div>
<div class="ttc" id="astructllvm_1_1RISCVRegisterInfo_html_a4b15b21859e0755a1426d8b06b973d06"><div class="ttname"><a href="structllvm_1_1RISCVRegisterInfo.html#a4b15b21859e0755a1426d8b06b973d06">llvm::RISCVRegisterInfo::RISCVRegisterInfo</a></div><div class="ttdeci">RISCVRegisterInfo(unsigned HwMode)</div><div class="ttdef"><b>Definition:</b> <a href="RISCVRegisterInfo_8cpp_source.html#l00044">RISCVRegisterInfo.cpp:44</a></div></div>
<div class="ttc" id="astructllvm_1_1RISCVRegisterInfo_html_a70e549357c56df275ae21b3a6a61c62d"><div class="ttname"><a href="structllvm_1_1RISCVRegisterInfo.html#a70e549357c56df275ae21b3a6a61c62d">llvm::RISCVRegisterInfo::eliminateFrameIndex</a></div><div class="ttdeci">void eliminateFrameIndex(MachineBasicBlock::iterator MI, int SPAdj, unsigned FIOperandNum, RegScavenger *RS=nullptr) const override</div><div class="ttdef"><b>Definition:</b> <a href="RISCVRegisterInfo_8cpp_source.html#l00154">RISCVRegisterInfo.cpp:154</a></div></div>
<div class="ttc" id="astructllvm_1_1RISCVRegisterInfo_html_a7e859708ad783a2c412c873b9dea6b4e"><div class="ttname"><a href="structllvm_1_1RISCVRegisterInfo.html#a7e859708ad783a2c412c873b9dea6b4e">llvm::RISCVRegisterInfo::getFrameRegister</a></div><div class="ttdeci">Register getFrameRegister(const MachineFunction &amp;MF) const override</div><div class="ttdef"><b>Definition:</b> <a href="RISCVRegisterInfo_8cpp_source.html#l00199">RISCVRegisterInfo.cpp:199</a></div></div>
<div class="ttc" id="astructllvm_1_1RISCVRegisterInfo_html_ab249b9c1f964160b8283b88d89524e87"><div class="ttname"><a href="structllvm_1_1RISCVRegisterInfo.html#ab249b9c1f964160b8283b88d89524e87">llvm::RISCVRegisterInfo::isAsmClobberable</a></div><div class="ttdeci">bool isAsmClobberable(const MachineFunction &amp;MF, MCRegister PhysReg) const override</div><div class="ttdef"><b>Definition:</b> <a href="RISCVRegisterInfo_8cpp_source.html#l00108">RISCVRegisterInfo.cpp:108</a></div></div>
<div class="ttc" id="astructllvm_1_1RISCVRegisterInfo_html_ab2b51b83e4a81bcd5cdc3fcf63835032"><div class="ttname"><a href="structllvm_1_1RISCVRegisterInfo.html#ab2b51b83e4a81bcd5cdc3fcf63835032">llvm::RISCVRegisterInfo::getNoPreservedMask</a></div><div class="ttdeci">const uint32_t * getNoPreservedMask() const override</div><div class="ttdef"><b>Definition:</b> <a href="RISCVRegisterInfo_8cpp_source.html#l00117">RISCVRegisterInfo.cpp:117</a></div></div>
<div class="ttc" id="astructllvm_1_1RISCVRegisterInfo_html_ad5bb4501e184247db6612f5db02ccd47"><div class="ttname"><a href="structllvm_1_1RISCVRegisterInfo.html#ad5bb4501e184247db6612f5db02ccd47">llvm::RISCVRegisterInfo::hasReservedSpillSlot</a></div><div class="ttdeci">bool hasReservedSpillSlot(const MachineFunction &amp;MF, Register Reg, int &amp;FrameIdx) const override</div><div class="ttdef"><b>Definition:</b> <a href="RISCVRegisterInfo_8cpp_source.html#l00139">RISCVRegisterInfo.cpp:139</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Fri Jul 9 2021 06:03:04 for LLVM by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.1
</small></address>
</body>
</html>
