Analysis & Synthesis report for eru446
Thu Jun 15 01:48:01 2023
Quartus Prime Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. User-Specified and Inferred Latches
  9. General Register Statistics
 10. Inverted Register Statistics
 11. Multiplexer Restructuring Statistics (Restructuring Performed)
 12. Parameter Settings for User Entity Instance: Register_sync_rw:decode_reg
 13. Parameter Settings for User Entity Instance: Instruction_memory:inst_mem
 14. Parameter Settings for User Entity Instance: Register_sync_rw:fetch_reg
 15. Parameter Settings for User Entity Instance: Mux_2to1:mux2
 16. Parameter Settings for User Entity Instance: Mux_2to1:mux1
 17. Parameter Settings for User Entity Instance: Adder:adder4
 18. Parameter Settings for User Entity Instance: constantValueGenerator:const4
 19. Parameter Settings for User Entity Instance: Mux_2to1:mux8
 20. Parameter Settings for User Entity Instance: ALU:ALU
 21. Parameter Settings for User Entity Instance: Mux_4to1:mux5
 22. Parameter Settings for User Entity Instance: Mux_2to1:mux7
 23. Parameter Settings for User Entity Instance: Mux_4to1:mux6
 24. Parameter Settings for User Entity Instance: shifter:imm_shifter
 25. Parameter Settings for User Entity Instance: Register_file:regfile
 26. Parameter Settings for User Entity Instance: Register_file:regfile|Register_sync_rw:registers[0].Reg
 27. Parameter Settings for User Entity Instance: Register_file:regfile|Register_sync_rw:registers[1].Reg
 28. Parameter Settings for User Entity Instance: Register_file:regfile|Register_sync_rw:registers[2].Reg
 29. Parameter Settings for User Entity Instance: Register_file:regfile|Register_sync_rw:registers[3].Reg
 30. Parameter Settings for User Entity Instance: Register_file:regfile|Register_sync_rw:registers[4].Reg
 31. Parameter Settings for User Entity Instance: Register_file:regfile|Register_sync_rw:registers[5].Reg
 32. Parameter Settings for User Entity Instance: Register_file:regfile|Register_sync_rw:registers[6].Reg
 33. Parameter Settings for User Entity Instance: Register_file:regfile|Register_sync_rw:registers[7].Reg
 34. Parameter Settings for User Entity Instance: Register_file:regfile|Register_sync_rw:registers[8].Reg
 35. Parameter Settings for User Entity Instance: Register_file:regfile|Register_sync_rw:registers[9].Reg
 36. Parameter Settings for User Entity Instance: Register_file:regfile|Register_sync_rw:registers[10].Reg
 37. Parameter Settings for User Entity Instance: Register_file:regfile|Register_sync_rw:registers[11].Reg
 38. Parameter Settings for User Entity Instance: Register_file:regfile|Register_sync_rw:registers[12].Reg
 39. Parameter Settings for User Entity Instance: Register_file:regfile|Register_sync_rw:registers[13].Reg
 40. Parameter Settings for User Entity Instance: Register_file:regfile|Register_sync_rw:registers[14].Reg
 41. Parameter Settings for User Entity Instance: Register_file:regfile|Mux_16to1:mux_0
 42. Parameter Settings for User Entity Instance: Register_file:regfile|Mux_16to1:mux_1
 43. Parameter Settings for User Entity Instance: Mux_2to1:mux3
 44. Parameter Settings for User Entity Instance: constantValueGenerator:const15gen
 45. Parameter Settings for User Entity Instance: Mux_2to1:mux4
 46. Parameter Settings for User Entity Instance: shifter:reg_shifter
 47. Parameter Settings for User Entity Instance: Memory:data_mem
 48. Parameter Settings for User Entity Instance: Register_simple:test_reg
 49. Port Connectivity Checks: "Register_file:regfile|Decoder_4to16:dec"
 50. Post-Synthesis Netlist Statistics for Top Partition
 51. Elapsed Time Per Partition
 52. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Thu Jun 15 01:48:01 2023       ;
; Quartus Prime Version           ; 18.0.0 Build 614 04/24/2018 SJ Lite Edition ;
; Revision Name                   ; eru446                                      ;
; Top-level Entity Name           ; eru446                                      ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 1829                                        ;
; Total pins                      ; 50                                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 0                                           ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 0                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; eru446             ; eru446             ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 6           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.1%      ;
;     Processor 3            ;   0.1%      ;
;     Processor 4            ;   0.1%      ;
;     Processor 5            ;   0.1%      ;
;     Processor 6            ;   0.1%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                           ;
+----------------------------------+-----------------+------------------------------------+--------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                          ; File Name with Absolute Path                                 ; Library ;
+----------------------------------+-----------------+------------------------------------+--------------------------------------------------------------+---------+
; codes/dataMemory.txt             ; yes             ; User File                          ; C:/Users/erkan/Desktop/eru446/codes/dataMemory.txt           ;         ;
; codes/instMemory.txt             ; yes             ; User File                          ; C:/Users/erkan/Desktop/eru446/codes/instMemory.txt           ;         ;
; codes/controller_v2.v            ; yes             ; User Verilog HDL File              ; C:/Users/erkan/Desktop/eru446/codes/controller_v2.v          ;         ;
; codes/shifter.v                  ; yes             ; User Verilog HDL File              ; C:/Users/erkan/Desktop/eru446/codes/shifter.v                ;         ;
; codes/Register_sync_rw.v         ; yes             ; User Verilog HDL File              ; C:/Users/erkan/Desktop/eru446/codes/Register_sync_rw.v       ;         ;
; codes/Register_simple.v          ; yes             ; User Verilog HDL File              ; C:/Users/erkan/Desktop/eru446/codes/Register_simple.v        ;         ;
; codes/Register_file.v            ; yes             ; User Verilog HDL File              ; C:/Users/erkan/Desktop/eru446/codes/Register_file.v          ;         ;
; codes/Mux_16to1.v                ; yes             ; User Verilog HDL File              ; C:/Users/erkan/Desktop/eru446/codes/Mux_16to1.v              ;         ;
; codes/Mux_4to1.v                 ; yes             ; User Verilog HDL File              ; C:/Users/erkan/Desktop/eru446/codes/Mux_4to1.v               ;         ;
; codes/Mux_2to1.v                 ; yes             ; User Verilog HDL File              ; C:/Users/erkan/Desktop/eru446/codes/Mux_2to1.v               ;         ;
; codes/Memory.v                   ; yes             ; User Verilog HDL File              ; C:/Users/erkan/Desktop/eru446/codes/Memory.v                 ;         ;
; codes/Instruction_memory.v       ; yes             ; User Verilog HDL File              ; C:/Users/erkan/Desktop/eru446/codes/Instruction_memory.v     ;         ;
; codes/Extender.v                 ; yes             ; User Verilog HDL File              ; C:/Users/erkan/Desktop/eru446/codes/Extender.v               ;         ;
; codes/Decoder_4to16.v            ; yes             ; User Verilog HDL File              ; C:/Users/erkan/Desktop/eru446/codes/Decoder_4to16.v          ;         ;
; codes/ALU.v                      ; yes             ; User Verilog HDL File              ; C:/Users/erkan/Desktop/eru446/codes/ALU.v                    ;         ;
; codes/Adder.v                    ; yes             ; User Verilog HDL File              ; C:/Users/erkan/Desktop/eru446/codes/Adder.v                  ;         ;
; eru446.bdf                       ; yes             ; User Block Diagram/Schematic File  ; C:/Users/erkan/Desktop/eru446/eru446.bdf                     ;         ;
; codes/constantValueGenerator.v   ; yes             ; User Verilog HDL File              ; C:/Users/erkan/Desktop/eru446/codes/constantValueGenerator.v ;         ;
; codes/Register_exec.v            ; yes             ; User Verilog HDL File              ; C:/Users/erkan/Desktop/eru446/codes/Register_exec.v          ;         ;
; codes/Register_mem.v             ; yes             ; User Verilog HDL File              ; C:/Users/erkan/Desktop/eru446/codes/Register_mem.v           ;         ;
; codes/Register_wb.v              ; yes             ; User Verilog HDL File              ; C:/Users/erkan/Desktop/eru446/codes/Register_wb.v            ;         ;
; codes/conditioncheck.v           ; yes             ; User Verilog HDL File              ; C:/Users/erkan/Desktop/eru446/codes/conditioncheck.v         ;         ;
+----------------------------------+-----------------+------------------------------------+--------------------------------------------------------------+---------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimate of Logic utilization (ALMs needed) ; 3917      ;
;                                             ;           ;
; Combinational ALUT usage for logic          ; 4575      ;
;     -- 7 input functions                    ; 30        ;
;     -- 6 input functions                    ; 3168      ;
;     -- 5 input functions                    ; 176       ;
;     -- 4 input functions                    ; 302       ;
;     -- <=3 input functions                  ; 899       ;
;                                             ;           ;
; Dedicated logic registers                   ; 1829      ;
;                                             ;           ;
; I/O pins                                    ; 50        ;
;                                             ;           ;
; Total DSP Blocks                            ; 0         ;
;                                             ;           ;
; Maximum fan-out node                        ; clk~input ;
; Maximum fan-out                             ; 1829      ;
; Total fan-out                               ; 29290     ;
; Average fan-out                             ; 4.50      ;
+---------------------------------------------+-----------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                        ;
+--------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+------------------------------------------------------------------+--------------------+--------------+
; Compilation Hierarchy Node                 ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                              ; Entity Name        ; Library Name ;
+--------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+------------------------------------------------------------------+--------------------+--------------+
; |eru446                                    ; 4575 (3)            ; 1829 (0)                  ; 0                 ; 0          ; 50   ; 0            ; |eru446                                                          ; eru446             ; work         ;
;    |ALU:ALU|                               ; 371 (371)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |eru446|ALU:ALU                                                  ; ALU                ; work         ;
;    |Adder:adder4|                          ; 30 (30)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |eru446|Adder:adder4                                             ; Adder              ; work         ;
;    |Controller_v2:controller2|             ; 41 (41)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |eru446|Controller_v2:controller2                                ; Controller_v2      ; work         ;
;    |Extender:extender|                     ; 16 (16)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |eru446|Extender:extender                                        ; Extender           ; work         ;
;    |Instruction_memory:inst_mem|           ; 36 (36)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |eru446|Instruction_memory:inst_mem                              ; Instruction_memory ; work         ;
;    |Memory:data_mem|                       ; 3212 (3212)         ; 1024 (1024)               ; 0                 ; 0          ; 0    ; 0            ; |eru446|Memory:data_mem                                          ; Memory             ; work         ;
;    |Mux_2to1:mux2|                         ; 32 (32)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |eru446|Mux_2to1:mux2                                            ; Mux_2to1           ; work         ;
;    |Mux_2to1:mux3|                         ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |eru446|Mux_2to1:mux3                                            ; Mux_2to1           ; work         ;
;    |Mux_2to1:mux4|                         ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |eru446|Mux_2to1:mux4                                            ; Mux_2to1           ; work         ;
;    |Mux_2to1:mux7|                         ; 48 (48)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |eru446|Mux_2to1:mux7                                            ; Mux_2to1           ; work         ;
;    |Mux_2to1:mux8|                         ; 32 (32)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |eru446|Mux_2to1:mux8                                            ; Mux_2to1           ; work         ;
;    |Mux_4to1:mux5|                         ; 34 (34)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |eru446|Mux_4to1:mux5                                            ; Mux_4to1           ; work         ;
;    |Register_exec:reg_exec|                ; 300 (300)           ; 114 (114)                 ; 0                 ; 0          ; 0    ; 0            ; |eru446|Register_exec:reg_exec                                   ; Register_exec      ; work         ;
;    |Register_file:regfile|                 ; 175 (0)             ; 480 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |eru446|Register_file:regfile                                    ; Register_file      ; work         ;
;       |Decoder_4to16:dec|                  ; 15 (15)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |eru446|Register_file:regfile|Decoder_4to16:dec                  ; Decoder_4to16      ; work         ;
;       |Mux_16to1:mux_1|                    ; 160 (160)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |eru446|Register_file:regfile|Mux_16to1:mux_1                    ; Mux_16to1          ; work         ;
;       |Register_sync_rw:registers[0].Reg|  ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |eru446|Register_file:regfile|Register_sync_rw:registers[0].Reg  ; Register_sync_rw   ; work         ;
;       |Register_sync_rw:registers[10].Reg| ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |eru446|Register_file:regfile|Register_sync_rw:registers[10].Reg ; Register_sync_rw   ; work         ;
;       |Register_sync_rw:registers[11].Reg| ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |eru446|Register_file:regfile|Register_sync_rw:registers[11].Reg ; Register_sync_rw   ; work         ;
;       |Register_sync_rw:registers[12].Reg| ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |eru446|Register_file:regfile|Register_sync_rw:registers[12].Reg ; Register_sync_rw   ; work         ;
;       |Register_sync_rw:registers[13].Reg| ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |eru446|Register_file:regfile|Register_sync_rw:registers[13].Reg ; Register_sync_rw   ; work         ;
;       |Register_sync_rw:registers[14].Reg| ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |eru446|Register_file:regfile|Register_sync_rw:registers[14].Reg ; Register_sync_rw   ; work         ;
;       |Register_sync_rw:registers[1].Reg|  ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |eru446|Register_file:regfile|Register_sync_rw:registers[1].Reg  ; Register_sync_rw   ; work         ;
;       |Register_sync_rw:registers[2].Reg|  ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |eru446|Register_file:regfile|Register_sync_rw:registers[2].Reg  ; Register_sync_rw   ; work         ;
;       |Register_sync_rw:registers[3].Reg|  ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |eru446|Register_file:regfile|Register_sync_rw:registers[3].Reg  ; Register_sync_rw   ; work         ;
;       |Register_sync_rw:registers[4].Reg|  ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |eru446|Register_file:regfile|Register_sync_rw:registers[4].Reg  ; Register_sync_rw   ; work         ;
;       |Register_sync_rw:registers[5].Reg|  ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |eru446|Register_file:regfile|Register_sync_rw:registers[5].Reg  ; Register_sync_rw   ; work         ;
;       |Register_sync_rw:registers[6].Reg|  ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |eru446|Register_file:regfile|Register_sync_rw:registers[6].Reg  ; Register_sync_rw   ; work         ;
;       |Register_sync_rw:registers[7].Reg|  ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |eru446|Register_file:regfile|Register_sync_rw:registers[7].Reg  ; Register_sync_rw   ; work         ;
;       |Register_sync_rw:registers[8].Reg|  ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |eru446|Register_file:regfile|Register_sync_rw:registers[8].Reg  ; Register_sync_rw   ; work         ;
;       |Register_sync_rw:registers[9].Reg|  ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |eru446|Register_file:regfile|Register_sync_rw:registers[9].Reg  ; Register_sync_rw   ; work         ;
;    |Register_mem:reg_mem|                  ; 0 (0)               ; 72 (72)                   ; 0                 ; 0          ; 0    ; 0            ; |eru446|Register_mem:reg_mem                                     ; Register_mem       ; work         ;
;    |Register_simple:test_reg|              ; 0 (0)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |eru446|Register_simple:test_reg                                 ; Register_simple    ; work         ;
;    |Register_sync_rw:decode_reg|           ; 1 (1)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |eru446|Register_sync_rw:decode_reg                              ; Register_sync_rw   ; work         ;
;    |Register_sync_rw:fetch_reg|            ; 1 (1)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |eru446|Register_sync_rw:fetch_reg                               ; Register_sync_rw   ; work         ;
;    |Register_wb:reg_wb|                    ; 0 (0)               ; 71 (71)                   ; 0                 ; 0          ; 0    ; 0            ; |eru446|Register_wb:reg_wb                                       ; Register_wb        ; work         ;
;    |conditioncheck:condchecker|            ; 6 (6)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |eru446|conditioncheck:condchecker                               ; conditioncheck     ; work         ;
;    |shifter:imm_shifter|                   ; 79 (79)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |eru446|shifter:imm_shifter                                      ; shifter            ; work         ;
;    |shifter:reg_shifter|                   ; 150 (150)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |eru446|shifter:reg_shifter                                      ; shifter            ; work         ;
+--------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+------------------------------------------------------------------+--------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                                ;
+-----------------------------------------------------+-------------------------------------+------------------------+
; Latch Name                                          ; Latch Enable Signal                 ; Free of Timing Hazards ;
+-----------------------------------------------------+-------------------------------------+------------------------+
; Controller_v2:controller2|ALUControlD[2]            ; Controller_v2:controller2|Mux23     ; yes                    ;
; Controller_v2:controller2|ALUControlD[1]            ; Controller_v2:controller2|Mux23     ; yes                    ;
; Controller_v2:controller2|ALUControlD[0]            ; Controller_v2:controller2|Mux23     ; yes                    ;
; Controller_v2:controller2|ALUControlD[3]            ; Controller_v2:controller2|Mux23     ; yes                    ;
; Controller_v2:controller2|RegSrcD[0]                ; Controller_v2:controller2|Mux23     ; yes                    ;
; Controller_v2:controller2|ALUSrcD                   ; Controller_v2:controller2|Mux23     ; yes                    ;
; Controller_v2:controller2|shamtReg[3]               ; Register_sync_rw:decode_reg|OUT[26] ; yes                    ;
; Controller_v2:controller2|RegSrcD[1]                ; Controller_v2:controller2|Mux23     ; yes                    ;
; Controller_v2:controller2|shamtReg[1]               ; Register_sync_rw:decode_reg|OUT[26] ; yes                    ;
; Controller_v2:controller2|shamtReg[0]               ; Register_sync_rw:decode_reg|OUT[26] ; yes                    ;
; Controller_v2:controller2|shamtReg[2]               ; Register_sync_rw:decode_reg|OUT[26] ; yes                    ;
; Controller_v2:controller2|shReg[1]                  ; Register_sync_rw:decode_reg|OUT[26] ; yes                    ;
; Controller_v2:controller2|shReg[0]                  ; Register_sync_rw:decode_reg|OUT[26] ; yes                    ;
; Controller_v2:controller2|shamtReg[4]               ; Register_sync_rw:decode_reg|OUT[26] ; yes                    ;
; Controller_v2:controller2|shamtImm[2]               ; Register_sync_rw:decode_reg|OUT[26] ; yes                    ;
; Controller_v2:controller2|shImm[0]                  ; Register_sync_rw:decode_reg|OUT[26] ; yes                    ;
; Controller_v2:controller2|shImm[1]                  ; Register_sync_rw:decode_reg|OUT[26] ; yes                    ;
; Controller_v2:controller2|shamtImm[3]               ; Register_sync_rw:decode_reg|OUT[26] ; yes                    ;
; Controller_v2:controller2|ImmSrcD[0]                ; Controller_v2:controller2|Mux23     ; yes                    ;
; Controller_v2:controller2|ImmSrcD[1]                ; Controller_v2:controller2|Mux23     ; yes                    ;
; Controller_v2:controller2|shamtImm[1]               ; Register_sync_rw:decode_reg|OUT[26] ; yes                    ;
; Controller_v2:controller2|shamtImm[0]               ; Register_sync_rw:decode_reg|OUT[26] ; yes                    ;
; Controller_v2:controller2|BranchD                   ; Controller_v2:controller2|Mux23     ; yes                    ;
; Controller_v2:controller2|PCSrcD                    ; Controller_v2:controller2|Mux23     ; yes                    ;
; Controller_v2:controller2|MemtoRegD                 ; Controller_v2:controller2|Mux23     ; yes                    ;
; Controller_v2:controller2|MemWriteD                 ; Controller_v2:controller2|Mux23     ; yes                    ;
; Controller_v2:controller2|RegWriteD                 ; Controller_v2:controller2|Mux23     ; yes                    ;
; Number of user-specified and inferred latches = 27  ;                                     ;                        ;
+-----------------------------------------------------+-------------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1829  ;
; Number of registers using Synchronous Clear  ; 125   ;
; Number of registers using Synchronous Load   ; 15    ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1567  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------+
; Inverted Register Statistics                     ;
+----------------------------------------+---------+
; Inverted Register                      ; Fan out ;
+----------------------------------------+---------+
; Memory:data_mem|mem[0][1]              ; 5       ;
; Total number of inverted registers = 1 ;         ;
+----------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------+
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |eru446|Register_sync_rw:fetch_reg|OUT[1]           ;
; 3:1                ; 30 bits   ; 60 LEs        ; 60 LEs               ; 0 LEs                  ; Yes        ; |eru446|Register_sync_rw:fetch_reg|OUT[28]          ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |eru446|Register_sync_rw:decode_reg|OUT[12]         ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |eru446|Memory:data_mem|mem[127][5]                 ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |eru446|Memory:data_mem|mem[126][1]                 ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |eru446|Memory:data_mem|mem[125][3]                 ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |eru446|Memory:data_mem|mem[124][3]                 ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |eru446|Memory:data_mem|mem[123][0]                 ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |eru446|Memory:data_mem|mem[122][0]                 ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |eru446|Memory:data_mem|mem[121][0]                 ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |eru446|Memory:data_mem|mem[120][0]                 ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |eru446|Memory:data_mem|mem[119][7]                 ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |eru446|Memory:data_mem|mem[118][7]                 ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |eru446|Memory:data_mem|mem[117][7]                 ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |eru446|Memory:data_mem|mem[116][6]                 ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |eru446|Memory:data_mem|mem[115][6]                 ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |eru446|Memory:data_mem|mem[114][0]                 ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |eru446|Memory:data_mem|mem[113][2]                 ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |eru446|Memory:data_mem|mem[112][2]                 ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |eru446|Memory:data_mem|mem[111][6]                 ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |eru446|Memory:data_mem|mem[110][7]                 ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |eru446|Memory:data_mem|mem[109][3]                 ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |eru446|Memory:data_mem|mem[108][4]                 ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |eru446|Memory:data_mem|mem[107][6]                 ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |eru446|Memory:data_mem|mem[106][5]                 ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |eru446|Memory:data_mem|mem[105][0]                 ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |eru446|Memory:data_mem|mem[104][1]                 ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |eru446|Memory:data_mem|mem[103][4]                 ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |eru446|Memory:data_mem|mem[102][0]                 ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |eru446|Memory:data_mem|mem[101][5]                 ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |eru446|Memory:data_mem|mem[100][0]                 ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |eru446|Memory:data_mem|mem[99][7]                  ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |eru446|Memory:data_mem|mem[98][6]                  ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |eru446|Memory:data_mem|mem[97][0]                  ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |eru446|Memory:data_mem|mem[96][5]                  ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |eru446|Memory:data_mem|mem[95][1]                  ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |eru446|Memory:data_mem|mem[94][4]                  ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |eru446|Memory:data_mem|mem[93][5]                  ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |eru446|Memory:data_mem|mem[92][5]                  ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |eru446|Memory:data_mem|mem[91][5]                  ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |eru446|Memory:data_mem|mem[90][6]                  ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |eru446|Memory:data_mem|mem[89][4]                  ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |eru446|Memory:data_mem|mem[88][5]                  ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |eru446|Memory:data_mem|mem[87][2]                  ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |eru446|Memory:data_mem|mem[86][7]                  ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |eru446|Memory:data_mem|mem[85][2]                  ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |eru446|Memory:data_mem|mem[84][7]                  ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |eru446|Memory:data_mem|mem[83][1]                  ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |eru446|Memory:data_mem|mem[82][7]                  ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |eru446|Memory:data_mem|mem[81][2]                  ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |eru446|Memory:data_mem|mem[80][0]                  ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |eru446|Memory:data_mem|mem[79][5]                  ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |eru446|Memory:data_mem|mem[78][0]                  ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |eru446|Memory:data_mem|mem[77][2]                  ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |eru446|Memory:data_mem|mem[76][4]                  ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |eru446|Memory:data_mem|mem[75][5]                  ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |eru446|Memory:data_mem|mem[74][6]                  ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |eru446|Memory:data_mem|mem[73][3]                  ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |eru446|Memory:data_mem|mem[72][1]                  ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |eru446|Memory:data_mem|mem[71][5]                  ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |eru446|Memory:data_mem|mem[70][5]                  ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |eru446|Memory:data_mem|mem[69][3]                  ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |eru446|Memory:data_mem|mem[68][3]                  ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |eru446|Memory:data_mem|mem[67][0]                  ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |eru446|Memory:data_mem|mem[66][0]                  ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |eru446|Memory:data_mem|mem[65][0]                  ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |eru446|Memory:data_mem|mem[64][0]                  ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |eru446|Memory:data_mem|mem[63][1]                  ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |eru446|Memory:data_mem|mem[62][0]                  ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |eru446|Memory:data_mem|mem[61][5]                  ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |eru446|Memory:data_mem|mem[60][0]                  ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |eru446|Memory:data_mem|mem[59][0]                  ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |eru446|Memory:data_mem|mem[58][7]                  ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |eru446|Memory:data_mem|mem[57][0]                  ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |eru446|Memory:data_mem|mem[56][0]                  ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |eru446|Memory:data_mem|mem[55][3]                  ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |eru446|Memory:data_mem|mem[54][4]                  ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |eru446|Memory:data_mem|mem[53][1]                  ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |eru446|Memory:data_mem|mem[52][0]                  ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |eru446|Memory:data_mem|mem[51][2]                  ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |eru446|Memory:data_mem|mem[50][2]                  ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |eru446|Memory:data_mem|mem[49][2]                  ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |eru446|Memory:data_mem|mem[48][6]                  ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |eru446|Memory:data_mem|mem[47][1]                  ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |eru446|Memory:data_mem|mem[46][1]                  ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |eru446|Memory:data_mem|mem[45][1]                  ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |eru446|Memory:data_mem|mem[44][2]                  ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |eru446|Memory:data_mem|mem[43][0]                  ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |eru446|Memory:data_mem|mem[42][3]                  ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |eru446|Memory:data_mem|mem[41][5]                  ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |eru446|Memory:data_mem|mem[40][3]                  ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |eru446|Memory:data_mem|mem[39][1]                  ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |eru446|Memory:data_mem|mem[38][7]                  ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |eru446|Memory:data_mem|mem[37][5]                  ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |eru446|Memory:data_mem|mem[36][6]                  ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |eru446|Memory:data_mem|mem[35][5]                  ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |eru446|Memory:data_mem|mem[34][5]                  ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |eru446|Memory:data_mem|mem[33][3]                  ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |eru446|Memory:data_mem|mem[32][5]                  ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |eru446|Memory:data_mem|mem[31][0]                  ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |eru446|Memory:data_mem|mem[30][0]                  ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |eru446|Memory:data_mem|mem[29][6]                  ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |eru446|Memory:data_mem|mem[28][4]                  ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |eru446|Memory:data_mem|mem[27][3]                  ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |eru446|Memory:data_mem|mem[26][3]                  ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |eru446|Memory:data_mem|mem[25][6]                  ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |eru446|Memory:data_mem|mem[24][3]                  ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |eru446|Memory:data_mem|mem[23][0]                  ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |eru446|Memory:data_mem|mem[22][4]                  ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |eru446|Memory:data_mem|mem[21][0]                  ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |eru446|Memory:data_mem|mem[20][0]                  ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |eru446|Memory:data_mem|mem[19][7]                  ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |eru446|Memory:data_mem|mem[18][5]                  ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |eru446|Memory:data_mem|mem[17][7]                  ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |eru446|Memory:data_mem|mem[16][7]                  ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |eru446|Memory:data_mem|mem[15][7]                  ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |eru446|Memory:data_mem|mem[14][1]                  ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |eru446|Memory:data_mem|mem[13][6]                  ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |eru446|Memory:data_mem|mem[12][2]                  ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |eru446|Memory:data_mem|mem[11][5]                  ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |eru446|Memory:data_mem|mem[10][0]                  ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |eru446|Memory:data_mem|mem[9][3]                   ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |eru446|Memory:data_mem|mem[8][3]                   ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |eru446|Memory:data_mem|mem[7][3]                   ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |eru446|Memory:data_mem|mem[6][3]                   ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |eru446|Memory:data_mem|mem[5][3]                   ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |eru446|Memory:data_mem|mem[4][3]                   ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |eru446|Memory:data_mem|mem[3][3]                   ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |eru446|Memory:data_mem|mem[2][4]                   ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |eru446|Memory:data_mem|mem[1][1]                   ;
; 5:1                ; 7 bits    ; 21 LEs        ; 14 LEs               ; 7 LEs                  ; Yes        ; |eru446|Memory:data_mem|mem[0][4]                   ;
; 17:1               ; 32 bits   ; 352 LEs       ; 320 LEs              ; 32 LEs                 ; Yes        ; |eru446|Register_exec:reg_exec|RD1E[28]             ;
; 7:1                ; 4 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |eru446|Register_exec:reg_exec|ExtImmE[3]           ;
; 64:1               ; 8 bits    ; 336 LEs       ; 336 LEs              ; 0 LEs                  ; Yes        ; |eru446|Register_wb:reg_wb|ReadDataW[1]             ;
; 8:1                ; 2 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |eru446|Register_exec:reg_exec|ExtImmE[9]           ;
; 9:1                ; 3 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; Yes        ; |eru446|Register_exec:reg_exec|ExtImmE[12]          ;
; 9:1                ; 3 bits    ; 18 LEs        ; 15 LEs               ; 3 LEs                  ; Yes        ; |eru446|Register_exec:reg_exec|ExtImmE[5]           ;
; 64:1               ; 8 bits    ; 336 LEs       ; 336 LEs              ; 0 LEs                  ; Yes        ; |eru446|Register_wb:reg_wb|ReadDataW[20]            ;
; 9:1                ; 15 bits   ; 90 LEs        ; 30 LEs               ; 60 LEs                 ; Yes        ; |eru446|Register_exec:reg_exec|RD2E[8]              ;
; 11:1               ; 2 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |eru446|Register_exec:reg_exec|ExtImmE[30]          ;
; 11:1               ; 2 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |eru446|Register_exec:reg_exec|ExtImmE[26]          ;
; 128:1              ; 8 bits    ; 680 LEs       ; 680 LEs              ; 0 LEs                  ; Yes        ; |eru446|Register_wb:reg_wb|ReadDataW[27]            ;
; 128:1              ; 8 bits    ; 680 LEs       ; 680 LEs              ; 0 LEs                  ; Yes        ; |eru446|Register_wb:reg_wb|ReadDataW[8]             ;
; 10:1               ; 2 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |eru446|Register_exec:reg_exec|ExtImmE[18]          ;
; 11:1               ; 2 bits    ; 14 LEs        ; 12 LEs               ; 2 LEs                  ; Yes        ; |eru446|Register_exec:reg_exec|ExtImmE[21]          ;
; 12:1               ; 11 bits   ; 88 LEs        ; 66 LEs               ; 22 LEs                 ; Yes        ; |eru446|Register_exec:reg_exec|RD2E[23]             ;
; 15:1               ; 3 bits    ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; Yes        ; |eru446|Register_exec:reg_exec|RD2E[28]             ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |eru446|Mux_4to1:mux5|Mux1                          ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |eru446|shifter:reg_shifter|ShiftRight2             ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |eru446|shifter:reg_shifter|ShiftRight2             ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |eru446|shifter:reg_shifter|ShiftLeft0              ;
; 4:1                ; 53 bits   ; 106 LEs       ; 106 LEs              ; 0 LEs                  ; No         ; |eru446|shifter:reg_shifter|ShiftLeft0              ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |eru446|shifter:reg_shifter|ShiftLeft0              ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |eru446|shifter:reg_shifter|ShiftLeft0              ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |eru446|shifter:reg_shifter|ShiftLeft0              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |eru446|shifter:reg_shifter|ShiftRight2             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |eru446|shifter:reg_shifter|ShiftRight2             ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |eru446|shifter:reg_shifter|ShiftRight0             ;
; 4:1                ; 20 bits   ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; No         ; |eru446|shifter:reg_shifter|ShiftRight1             ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |eru446|shifter:imm_shifter|ShiftRight2             ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |eru446|shifter:imm_shifter|ShiftLeft0              ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |eru446|shifter:imm_shifter|ShiftRight2             ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |eru446|shifter:imm_shifter|ShiftLeft0              ;
; 4:1                ; 42 bits   ; 84 LEs        ; 84 LEs               ; 0 LEs                  ; No         ; |eru446|shifter:imm_shifter|ShiftLeft0              ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |eru446|Controller_v2:controller2|Mux20             ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |eru446|Controller_v2:controller2|Mux16             ;
; 5:1                ; 32 bits   ; 96 LEs        ; 96 LEs               ; 0 LEs                  ; No         ; |eru446|Mux_2to1:mux7|output_value[0]               ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |eru446|Controller_v2:controller2|Mux5              ;
; 16:1               ; 31 bits   ; 310 LEs       ; 248 LEs              ; 62 LEs                 ; No         ; |eru446|ALU:ALU|Mux0                                ;
; 16:1               ; 32 bits   ; 320 LEs       ; 320 LEs              ; 0 LEs                  ; No         ; |eru446|Register_file:regfile|Mux_16to1:mux_1|Mux25 ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |eru446|Controller_v2:controller2|Mux2              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------+


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Register_sync_rw:decode_reg ;
+----------------+-------+-------------------------------------------------+
; Parameter Name ; Value ; Type                                            ;
+----------------+-------+-------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                  ;
+----------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Instruction_memory:inst_mem ;
+----------------+-------+-------------------------------------------------+
; Parameter Name ; Value ; Type                                            ;
+----------------+-------+-------------------------------------------------+
; BYTE_SIZE      ; 4     ; Signed Integer                                  ;
; ADDR_WIDTH     ; 32    ; Signed Integer                                  ;
+----------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Register_sync_rw:fetch_reg ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                 ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Mux_2to1:mux2 ;
+----------------+-------+-----------------------------------+
; Parameter Name ; Value ; Type                              ;
+----------------+-------+-----------------------------------+
; WIDTH          ; 32    ; Signed Integer                    ;
+----------------+-------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Mux_2to1:mux1 ;
+----------------+-------+-----------------------------------+
; Parameter Name ; Value ; Type                              ;
+----------------+-------+-----------------------------------+
; WIDTH          ; 32    ; Signed Integer                    ;
+----------------+-------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------+
; Parameter Settings for User Entity Instance: Adder:adder4 ;
+----------------+-------+----------------------------------+
; Parameter Name ; Value ; Type                             ;
+----------------+-------+----------------------------------+
; WIDTH          ; 32    ; Signed Integer                   ;
+----------------+-------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: constantValueGenerator:const4 ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; W              ; 32    ; Signed Integer                                    ;
; value          ; 4     ; Signed Integer                                    ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Mux_2to1:mux8 ;
+----------------+-------+-----------------------------------+
; Parameter Name ; Value ; Type                              ;
+----------------+-------+-----------------------------------+
; WIDTH          ; 32    ; Signed Integer                    ;
+----------------+-------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU:ALU ;
+----------------+-------+-----------------------------+
; Parameter Name ; Value ; Type                        ;
+----------------+-------+-----------------------------+
; WIDTH          ; 32    ; Signed Integer              ;
+----------------+-------+-----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Mux_4to1:mux5 ;
+----------------+-------+-----------------------------------+
; Parameter Name ; Value ; Type                              ;
+----------------+-------+-----------------------------------+
; WIDTH          ; 32    ; Signed Integer                    ;
+----------------+-------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Mux_2to1:mux7 ;
+----------------+-------+-----------------------------------+
; Parameter Name ; Value ; Type                              ;
+----------------+-------+-----------------------------------+
; WIDTH          ; 32    ; Signed Integer                    ;
+----------------+-------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Mux_4to1:mux6 ;
+----------------+-------+-----------------------------------+
; Parameter Name ; Value ; Type                              ;
+----------------+-------+-----------------------------------+
; WIDTH          ; 32    ; Signed Integer                    ;
+----------------+-------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: shifter:imm_shifter ;
+----------------+-------+-----------------------------------------+
; Parameter Name ; Value ; Type                                    ;
+----------------+-------+-----------------------------------------+
; WIDTH          ; 32    ; Signed Integer                          ;
+----------------+-------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Register_file:regfile ;
+----------------+-------+-------------------------------------------+
; Parameter Name ; Value ; Type                                      ;
+----------------+-------+-------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                            ;
+----------------+-------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Register_file:regfile|Register_sync_rw:registers[0].Reg ;
+----------------+-------+-----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                                              ;
+----------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Register_file:regfile|Register_sync_rw:registers[1].Reg ;
+----------------+-------+-----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                                              ;
+----------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Register_file:regfile|Register_sync_rw:registers[2].Reg ;
+----------------+-------+-----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                                              ;
+----------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Register_file:regfile|Register_sync_rw:registers[3].Reg ;
+----------------+-------+-----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                                              ;
+----------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Register_file:regfile|Register_sync_rw:registers[4].Reg ;
+----------------+-------+-----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                                              ;
+----------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Register_file:regfile|Register_sync_rw:registers[5].Reg ;
+----------------+-------+-----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                                              ;
+----------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Register_file:regfile|Register_sync_rw:registers[6].Reg ;
+----------------+-------+-----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                                              ;
+----------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Register_file:regfile|Register_sync_rw:registers[7].Reg ;
+----------------+-------+-----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                                              ;
+----------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Register_file:regfile|Register_sync_rw:registers[8].Reg ;
+----------------+-------+-----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                                              ;
+----------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Register_file:regfile|Register_sync_rw:registers[9].Reg ;
+----------------+-------+-----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                                              ;
+----------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Register_file:regfile|Register_sync_rw:registers[10].Reg ;
+----------------+-------+------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                         ;
+----------------+-------+------------------------------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                                               ;
+----------------+-------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Register_file:regfile|Register_sync_rw:registers[11].Reg ;
+----------------+-------+------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                         ;
+----------------+-------+------------------------------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                                               ;
+----------------+-------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Register_file:regfile|Register_sync_rw:registers[12].Reg ;
+----------------+-------+------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                         ;
+----------------+-------+------------------------------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                                               ;
+----------------+-------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Register_file:regfile|Register_sync_rw:registers[13].Reg ;
+----------------+-------+------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                         ;
+----------------+-------+------------------------------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                                               ;
+----------------+-------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Register_file:regfile|Register_sync_rw:registers[14].Reg ;
+----------------+-------+------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                         ;
+----------------+-------+------------------------------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                                               ;
+----------------+-------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Register_file:regfile|Mux_16to1:mux_0 ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                            ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Register_file:regfile|Mux_16to1:mux_1 ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                            ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Mux_2to1:mux3 ;
+----------------+-------+-----------------------------------+
; Parameter Name ; Value ; Type                              ;
+----------------+-------+-----------------------------------+
; WIDTH          ; 4     ; Signed Integer                    ;
+----------------+-------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: constantValueGenerator:const15gen ;
+----------------+-------+-------------------------------------------------------+
; Parameter Name ; Value ; Type                                                  ;
+----------------+-------+-------------------------------------------------------+
; W              ; 4     ; Signed Integer                                        ;
; value          ; 15    ; Unsigned Integer                                      ;
+----------------+-------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Mux_2to1:mux4 ;
+----------------+-------+-----------------------------------+
; Parameter Name ; Value ; Type                              ;
+----------------+-------+-----------------------------------+
; WIDTH          ; 4     ; Signed Integer                    ;
+----------------+-------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: shifter:reg_shifter ;
+----------------+-------+-----------------------------------------+
; Parameter Name ; Value ; Type                                    ;
+----------------+-------+-----------------------------------------+
; WIDTH          ; 32    ; Signed Integer                          ;
+----------------+-------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Memory:data_mem ;
+----------------+-------+-------------------------------------+
; Parameter Name ; Value ; Type                                ;
+----------------+-------+-------------------------------------+
; BYTE_SIZE      ; 4     ; Signed Integer                      ;
; ADDR_WIDTH     ; 32    ; Signed Integer                      ;
+----------------+-------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Register_simple:test_reg ;
+----------------+-------+----------------------------------------------+
; Parameter Name ; Value ; Type                                         ;
+----------------+-------+----------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                               ;
+----------------+-------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Register_file:regfile|Decoder_4to16:dec"                                                                                   ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                    ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+
; OUT  ; Output ; Warning  ; Output or bidir port (16 bits) is wider than the port expression (15 bits) it drives; bit(s) "OUT[15..15]" have no fanouts ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 1829                        ;
;     ENA               ; 1535                        ;
;     ENA SCLR          ; 32                          ;
;     SCLR              ; 78                          ;
;     SCLR SLD          ; 15                          ;
;     plain             ; 169                         ;
; arriav_lcell_comb     ; 4575                        ;
;     arith             ; 288                         ;
;         0 data inputs ; 3                           ;
;         1 data inputs ; 189                         ;
;         4 data inputs ; 96                          ;
;     extend            ; 30                          ;
;         7 data inputs ; 30                          ;
;     normal            ; 4257                        ;
;         2 data inputs ; 72                          ;
;         3 data inputs ; 635                         ;
;         4 data inputs ; 206                         ;
;         5 data inputs ; 176                         ;
;         6 data inputs ; 3168                        ;
; boundary_port         ; 50                          ;
;                       ;                             ;
; Max LUT depth         ; 13.40                       ;
; Average LUT depth     ; 6.81                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:07     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition
    Info: Processing started: Thu Jun 15 01:47:45 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off eru446 -c eru446
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 6 of the 6 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file codes/controller_v2.v
    Info (12023): Found entity 1: Controller_v2 File: C:/Users/erkan/Desktop/eru446/codes/controller_v2.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file codes/conditionallogicunit.v
    Info (12023): Found entity 1: combinationalLogicUnit File: C:/Users/erkan/Desktop/eru446/codes/conditionalLogicUnit.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file codes/decoderunit.v
    Info (12023): Found entity 1: decoderUnit File: C:/Users/erkan/Desktop/eru446/codes/decoderUnit.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file codes/shifter.v
    Info (12023): Found entity 1: shifter File: C:/Users/erkan/Desktop/eru446/codes/shifter.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file codes/register_sync_rw.v
    Info (12023): Found entity 1: Register_sync_rw File: C:/Users/erkan/Desktop/eru446/codes/Register_sync_rw.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file codes/register_simple.v
    Info (12023): Found entity 1: Register_simple File: C:/Users/erkan/Desktop/eru446/codes/Register_simple.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file codes/register_file.v
    Info (12023): Found entity 1: Register_file File: C:/Users/erkan/Desktop/eru446/codes/Register_file.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file codes/mux_16to1.v
    Info (12023): Found entity 1: Mux_16to1 File: C:/Users/erkan/Desktop/eru446/codes/Mux_16to1.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file codes/mux_4to1.v
    Info (12023): Found entity 1: Mux_4to1 File: C:/Users/erkan/Desktop/eru446/codes/Mux_4to1.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file codes/mux_2to1.v
    Info (12023): Found entity 1: Mux_2to1 File: C:/Users/erkan/Desktop/eru446/codes/Mux_2to1.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file codes/memory.v
    Info (12023): Found entity 1: Memory File: C:/Users/erkan/Desktop/eru446/codes/Memory.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file codes/instruction_memory.v
    Info (12023): Found entity 1: Instruction_memory File: C:/Users/erkan/Desktop/eru446/codes/Instruction_memory.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file codes/extender.v
    Info (12023): Found entity 1: Extender File: C:/Users/erkan/Desktop/eru446/codes/Extender.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file codes/decoder_4to16.v
    Info (12023): Found entity 1: Decoder_4to16 File: C:/Users/erkan/Desktop/eru446/codes/Decoder_4to16.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file codes/decoder_2to4.v
    Info (12023): Found entity 1: Decoder_2to4 File: C:/Users/erkan/Desktop/eru446/codes/Decoder_2to4.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file codes/alu.v
    Info (12023): Found entity 1: ALU File: C:/Users/erkan/Desktop/eru446/codes/ALU.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file codes/adder.v
    Info (12023): Found entity 1: Adder File: C:/Users/erkan/Desktop/eru446/codes/Adder.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file eru446.bdf
    Info (12023): Found entity 1: eru446
Info (12021): Found 1 design units, including 1 entities, in source file codes/constantvaluegenerator.v
    Info (12023): Found entity 1: constantValueGenerator File: C:/Users/erkan/Desktop/eru446/codes/constantValueGenerator.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file codes/register_exec.v
    Info (12023): Found entity 1: Register_exec File: C:/Users/erkan/Desktop/eru446/codes/Register_exec.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file codes/register_mem.v
    Info (12023): Found entity 1: Register_mem File: C:/Users/erkan/Desktop/eru446/codes/Register_mem.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file codes/register_wb.v
    Info (12023): Found entity 1: Register_wb File: C:/Users/erkan/Desktop/eru446/codes/Register_wb.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file codes/conditioncheck.v
    Info (12023): Found entity 1: conditioncheck File: C:/Users/erkan/Desktop/eru446/codes/conditioncheck.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file codes/controller.v
    Info (12023): Found entity 1: controller File: C:/Users/erkan/Desktop/eru446/codes/controller.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file codes/hazardunit.v
    Info (12023): Found entity 1: hazardUnit File: C:/Users/erkan/Desktop/eru446/codes/hazardUnit.v Line: 1
Warning (10222): Verilog HDL Parameter Declaration warning at shifter.v(13): Parameter Declaration in module "shifter" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/erkan/Desktop/eru446/codes/shifter.v Line: 13
Warning (10222): Verilog HDL Parameter Declaration warning at ALU.v(24): Parameter Declaration in module "ALU" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/erkan/Desktop/eru446/codes/ALU.v Line: 24
Info (12127): Elaborating entity "eru446" for the top level hierarchy
Info (12128): Elaborating entity "Register_wb" for hierarchy "Register_wb:reg_wb"
Info (12128): Elaborating entity "Register_mem" for hierarchy "Register_mem:reg_mem"
Info (12128): Elaborating entity "conditioncheck" for hierarchy "conditioncheck:condchecker"
Info (12128): Elaborating entity "Register_exec" for hierarchy "Register_exec:reg_exec"
Info (12128): Elaborating entity "Controller_v2" for hierarchy "Controller_v2:controller2"
Warning (10270): Verilog HDL Case Statement warning at controller_v2.v(22): incomplete case statement has no default case item File: C:/Users/erkan/Desktop/eru446/codes/controller_v2.v Line: 22
Warning (10240): Verilog HDL Always Construct warning at controller_v2.v(22): inferring latch(es) for variable "PCSrcD", which holds its previous value in one or more paths through the always construct File: C:/Users/erkan/Desktop/eru446/codes/controller_v2.v Line: 22
Warning (10240): Verilog HDL Always Construct warning at controller_v2.v(22): inferring latch(es) for variable "BranchD", which holds its previous value in one or more paths through the always construct File: C:/Users/erkan/Desktop/eru446/codes/controller_v2.v Line: 22
Warning (10240): Verilog HDL Always Construct warning at controller_v2.v(22): inferring latch(es) for variable "RegWriteD", which holds its previous value in one or more paths through the always construct File: C:/Users/erkan/Desktop/eru446/codes/controller_v2.v Line: 22
Warning (10240): Verilog HDL Always Construct warning at controller_v2.v(22): inferring latch(es) for variable "MemWriteD", which holds its previous value in one or more paths through the always construct File: C:/Users/erkan/Desktop/eru446/codes/controller_v2.v Line: 22
Warning (10240): Verilog HDL Always Construct warning at controller_v2.v(22): inferring latch(es) for variable "MemtoRegD", which holds its previous value in one or more paths through the always construct File: C:/Users/erkan/Desktop/eru446/codes/controller_v2.v Line: 22
Warning (10240): Verilog HDL Always Construct warning at controller_v2.v(22): inferring latch(es) for variable "ALUControlD", which holds its previous value in one or more paths through the always construct File: C:/Users/erkan/Desktop/eru446/codes/controller_v2.v Line: 22
Warning (10240): Verilog HDL Always Construct warning at controller_v2.v(22): inferring latch(es) for variable "ALUSrcD", which holds its previous value in one or more paths through the always construct File: C:/Users/erkan/Desktop/eru446/codes/controller_v2.v Line: 22
Warning (10240): Verilog HDL Always Construct warning at controller_v2.v(22): inferring latch(es) for variable "FlagWriteD", which holds its previous value in one or more paths through the always construct File: C:/Users/erkan/Desktop/eru446/codes/controller_v2.v Line: 22
Warning (10240): Verilog HDL Always Construct warning at controller_v2.v(22): inferring latch(es) for variable "ImmSrcD", which holds its previous value in one or more paths through the always construct File: C:/Users/erkan/Desktop/eru446/codes/controller_v2.v Line: 22
Warning (10240): Verilog HDL Always Construct warning at controller_v2.v(22): inferring latch(es) for variable "RegSrcD", which holds its previous value in one or more paths through the always construct File: C:/Users/erkan/Desktop/eru446/codes/controller_v2.v Line: 22
Warning (10240): Verilog HDL Always Construct warning at controller_v2.v(22): inferring latch(es) for variable "shamtReg", which holds its previous value in one or more paths through the always construct File: C:/Users/erkan/Desktop/eru446/codes/controller_v2.v Line: 22
Warning (10240): Verilog HDL Always Construct warning at controller_v2.v(22): inferring latch(es) for variable "shReg", which holds its previous value in one or more paths through the always construct File: C:/Users/erkan/Desktop/eru446/codes/controller_v2.v Line: 22
Warning (10240): Verilog HDL Always Construct warning at controller_v2.v(22): inferring latch(es) for variable "shamtImm", which holds its previous value in one or more paths through the always construct File: C:/Users/erkan/Desktop/eru446/codes/controller_v2.v Line: 22
Warning (10240): Verilog HDL Always Construct warning at controller_v2.v(22): inferring latch(es) for variable "shImm", which holds its previous value in one or more paths through the always construct File: C:/Users/erkan/Desktop/eru446/codes/controller_v2.v Line: 22
Info (10041): Inferred latch for "shImm[0]" at controller_v2.v(22) File: C:/Users/erkan/Desktop/eru446/codes/controller_v2.v Line: 22
Info (10041): Inferred latch for "shImm[1]" at controller_v2.v(22) File: C:/Users/erkan/Desktop/eru446/codes/controller_v2.v Line: 22
Info (10041): Inferred latch for "shamtImm[0]" at controller_v2.v(22) File: C:/Users/erkan/Desktop/eru446/codes/controller_v2.v Line: 22
Info (10041): Inferred latch for "shamtImm[1]" at controller_v2.v(22) File: C:/Users/erkan/Desktop/eru446/codes/controller_v2.v Line: 22
Info (10041): Inferred latch for "shamtImm[2]" at controller_v2.v(22) File: C:/Users/erkan/Desktop/eru446/codes/controller_v2.v Line: 22
Info (10041): Inferred latch for "shamtImm[3]" at controller_v2.v(22) File: C:/Users/erkan/Desktop/eru446/codes/controller_v2.v Line: 22
Info (10041): Inferred latch for "shamtImm[4]" at controller_v2.v(22) File: C:/Users/erkan/Desktop/eru446/codes/controller_v2.v Line: 22
Info (10041): Inferred latch for "shReg[0]" at controller_v2.v(22) File: C:/Users/erkan/Desktop/eru446/codes/controller_v2.v Line: 22
Info (10041): Inferred latch for "shReg[1]" at controller_v2.v(22) File: C:/Users/erkan/Desktop/eru446/codes/controller_v2.v Line: 22
Info (10041): Inferred latch for "shamtReg[0]" at controller_v2.v(22) File: C:/Users/erkan/Desktop/eru446/codes/controller_v2.v Line: 22
Info (10041): Inferred latch for "shamtReg[1]" at controller_v2.v(22) File: C:/Users/erkan/Desktop/eru446/codes/controller_v2.v Line: 22
Info (10041): Inferred latch for "shamtReg[2]" at controller_v2.v(22) File: C:/Users/erkan/Desktop/eru446/codes/controller_v2.v Line: 22
Info (10041): Inferred latch for "shamtReg[3]" at controller_v2.v(22) File: C:/Users/erkan/Desktop/eru446/codes/controller_v2.v Line: 22
Info (10041): Inferred latch for "shamtReg[4]" at controller_v2.v(22) File: C:/Users/erkan/Desktop/eru446/codes/controller_v2.v Line: 22
Info (10041): Inferred latch for "RegSrcD[0]" at controller_v2.v(22) File: C:/Users/erkan/Desktop/eru446/codes/controller_v2.v Line: 22
Info (10041): Inferred latch for "RegSrcD[1]" at controller_v2.v(22) File: C:/Users/erkan/Desktop/eru446/codes/controller_v2.v Line: 22
Info (10041): Inferred latch for "ImmSrcD[0]" at controller_v2.v(22) File: C:/Users/erkan/Desktop/eru446/codes/controller_v2.v Line: 22
Info (10041): Inferred latch for "ImmSrcD[1]" at controller_v2.v(22) File: C:/Users/erkan/Desktop/eru446/codes/controller_v2.v Line: 22
Info (10041): Inferred latch for "FlagWriteD" at controller_v2.v(22) File: C:/Users/erkan/Desktop/eru446/codes/controller_v2.v Line: 22
Info (10041): Inferred latch for "ALUSrcD" at controller_v2.v(22) File: C:/Users/erkan/Desktop/eru446/codes/controller_v2.v Line: 22
Info (10041): Inferred latch for "ALUControlD[0]" at controller_v2.v(22) File: C:/Users/erkan/Desktop/eru446/codes/controller_v2.v Line: 22
Info (10041): Inferred latch for "ALUControlD[1]" at controller_v2.v(22) File: C:/Users/erkan/Desktop/eru446/codes/controller_v2.v Line: 22
Info (10041): Inferred latch for "ALUControlD[2]" at controller_v2.v(22) File: C:/Users/erkan/Desktop/eru446/codes/controller_v2.v Line: 22
Info (10041): Inferred latch for "ALUControlD[3]" at controller_v2.v(22) File: C:/Users/erkan/Desktop/eru446/codes/controller_v2.v Line: 22
Info (10041): Inferred latch for "MemtoRegD" at controller_v2.v(22) File: C:/Users/erkan/Desktop/eru446/codes/controller_v2.v Line: 22
Info (10041): Inferred latch for "MemWriteD" at controller_v2.v(22) File: C:/Users/erkan/Desktop/eru446/codes/controller_v2.v Line: 22
Info (10041): Inferred latch for "RegWriteD" at controller_v2.v(22) File: C:/Users/erkan/Desktop/eru446/codes/controller_v2.v Line: 22
Info (10041): Inferred latch for "BranchD" at controller_v2.v(22) File: C:/Users/erkan/Desktop/eru446/codes/controller_v2.v Line: 22
Info (10041): Inferred latch for "PCSrcD" at controller_v2.v(22) File: C:/Users/erkan/Desktop/eru446/codes/controller_v2.v Line: 22
Info (12128): Elaborating entity "Register_sync_rw" for hierarchy "Register_sync_rw:decode_reg"
Info (12128): Elaborating entity "Instruction_memory" for hierarchy "Instruction_memory:inst_mem"
Warning (10850): Verilog HDL warning at Instruction_memory.v(10): number of words (132) in memory file does not match the number of elements in the address range [0:127] File: C:/Users/erkan/Desktop/eru446/codes/Instruction_memory.v Line: 10
Info (12128): Elaborating entity "Mux_2to1" for hierarchy "Mux_2to1:mux2"
Info (12128): Elaborating entity "Adder" for hierarchy "Adder:adder4"
Info (12128): Elaborating entity "constantValueGenerator" for hierarchy "constantValueGenerator:const4"
Info (12128): Elaborating entity "ALU" for hierarchy "ALU:ALU"
Info (12128): Elaborating entity "Mux_4to1" for hierarchy "Mux_4to1:mux5"
Info (12128): Elaborating entity "shifter" for hierarchy "shifter:imm_shifter"
Warning (10230): Verilog HDL assignment warning at shifter.v(20): truncated value with size 64 to match size of target (32) File: C:/Users/erkan/Desktop/eru446/codes/shifter.v Line: 20
Info (12128): Elaborating entity "Extender" for hierarchy "Extender:extender"
Info (12128): Elaborating entity "Register_file" for hierarchy "Register_file:regfile"
Info (12128): Elaborating entity "Decoder_4to16" for hierarchy "Register_file:regfile|Decoder_4to16:dec" File: C:/Users/erkan/Desktop/eru446/codes/Register_file.v Line: 19
Info (12128): Elaborating entity "Mux_16to1" for hierarchy "Register_file:regfile|Mux_16to1:mux_0" File: C:/Users/erkan/Desktop/eru446/codes/Register_file.v Line: 39
Info (12128): Elaborating entity "Mux_2to1" for hierarchy "Mux_2to1:mux3"
Info (12128): Elaborating entity "constantValueGenerator" for hierarchy "constantValueGenerator:const15gen"
Warning (10230): Verilog HDL assignment warning at constantValueGenerator.v(7): truncated value with size 32 to match size of target (4) File: C:/Users/erkan/Desktop/eru446/codes/constantValueGenerator.v Line: 7
Info (12128): Elaborating entity "Memory" for hierarchy "Memory:data_mem"
Info (12128): Elaborating entity "Register_simple" for hierarchy "Register_simple:test_reg"
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13025): Duplicate LATCH primitives merged into single LATCH primitive
    Info (13026): Duplicate LATCH primitive "Controller_v2:controller2|PCSrcD" merged with LATCH primitive "Controller_v2:controller2|RegSrcD[0]" File: C:/Users/erkan/Desktop/eru446/codes/controller_v2.v Line: 10
    Info (13026): Duplicate LATCH primitive "Controller_v2:controller2|BranchD" merged with LATCH primitive "Controller_v2:controller2|RegSrcD[0]" File: C:/Users/erkan/Desktop/eru446/codes/controller_v2.v Line: 10
    Info (13026): Duplicate LATCH primitive "Controller_v2:controller2|ImmSrcD[1]" merged with LATCH primitive "Controller_v2:controller2|RegSrcD[0]" File: C:/Users/erkan/Desktop/eru446/codes/controller_v2.v Line: 22
    Info (13026): Duplicate LATCH primitive "Controller_v2:controller2|MemtoRegD" merged with LATCH primitive "Controller_v2:controller2|RegSrcD[1]" File: C:/Users/erkan/Desktop/eru446/codes/controller_v2.v Line: 10
    Info (13026): Duplicate LATCH primitive "Controller_v2:controller2|ImmSrcD[0]" merged with LATCH primitive "Controller_v2:controller2|RegSrcD[1]" File: C:/Users/erkan/Desktop/eru446/codes/controller_v2.v Line: 22
    Info (13026): Duplicate LATCH primitive "Controller_v2:controller2|shImm[1]" merged with LATCH primitive "Controller_v2:controller2|shImm[0]" File: C:/Users/erkan/Desktop/eru446/codes/controller_v2.v Line: 22
Warning (13012): Latch Controller_v2:controller2|ALUControlD[2] has unsafe behavior File: C:/Users/erkan/Desktop/eru446/codes/controller_v2.v Line: 22
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Register_sync_rw:decode_reg|OUT[26] File: C:/Users/erkan/Desktop/eru446/codes/Register_sync_rw.v Line: 9
Warning (13012): Latch Controller_v2:controller2|ALUControlD[1] has unsafe behavior File: C:/Users/erkan/Desktop/eru446/codes/controller_v2.v Line: 22
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Register_sync_rw:decode_reg|OUT[26] File: C:/Users/erkan/Desktop/eru446/codes/Register_sync_rw.v Line: 9
Warning (13012): Latch Controller_v2:controller2|ALUControlD[0] has unsafe behavior File: C:/Users/erkan/Desktop/eru446/codes/controller_v2.v Line: 22
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Register_sync_rw:decode_reg|OUT[26] File: C:/Users/erkan/Desktop/eru446/codes/Register_sync_rw.v Line: 9
Warning (13012): Latch Controller_v2:controller2|ALUControlD[3] has unsafe behavior File: C:/Users/erkan/Desktop/eru446/codes/controller_v2.v Line: 22
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Register_sync_rw:decode_reg|OUT[26] File: C:/Users/erkan/Desktop/eru446/codes/Register_sync_rw.v Line: 9
Warning (13012): Latch Controller_v2:controller2|RegSrcD[0] has unsafe behavior File: C:/Users/erkan/Desktop/eru446/codes/controller_v2.v Line: 22
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Register_sync_rw:decode_reg|OUT[27] File: C:/Users/erkan/Desktop/eru446/codes/Register_sync_rw.v Line: 9
Warning (13012): Latch Controller_v2:controller2|ALUSrcD has unsafe behavior File: C:/Users/erkan/Desktop/eru446/codes/controller_v2.v Line: 10
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Register_sync_rw:decode_reg|OUT[26] File: C:/Users/erkan/Desktop/eru446/codes/Register_sync_rw.v Line: 9
Warning (13012): Latch Controller_v2:controller2|RegSrcD[1] has unsafe behavior File: C:/Users/erkan/Desktop/eru446/codes/controller_v2.v Line: 22
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Register_sync_rw:decode_reg|OUT[26] File: C:/Users/erkan/Desktop/eru446/codes/Register_sync_rw.v Line: 9
Warning (13012): Latch Controller_v2:controller2|MemWriteD has unsafe behavior File: C:/Users/erkan/Desktop/eru446/codes/controller_v2.v Line: 10
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Register_sync_rw:decode_reg|OUT[26] File: C:/Users/erkan/Desktop/eru446/codes/Register_sync_rw.v Line: 9
Warning (13012): Latch Controller_v2:controller2|RegWriteD has unsafe behavior File: C:/Users/erkan/Desktop/eru446/codes/controller_v2.v Line: 10
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Register_sync_rw:decode_reg|OUT[27] File: C:/Users/erkan/Desktop/eru446/codes/Register_sync_rw.v Line: 9
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 5267 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 13 input pins
    Info (21059): Implemented 37 output pins
    Info (21061): Implemented 5217 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 40 warnings
    Info: Peak virtual memory: 4882 megabytes
    Info: Processing ended: Thu Jun 15 01:48:01 2023
    Info: Elapsed time: 00:00:16
    Info: Total CPU time (on all processors): 00:00:23


