// Seed: 68363453
module module_0;
  logic [7:0] id_1;
  wire id_5;
  id_6(
      .id_0(-id_2), .product(id_3), .id_1(id_5), .id_2(id_1[1])
  );
endmodule
module module_1 (
    input uwire id_0,
    input uwire id_1,
    input wor   id_2,
    input wor   id_3,
    input uwire id_4,
    input uwire id_5
);
  wire id_7;
  id_8(
      .id_0(id_7), .id_1(1'b0), .id_2(1), .id_3(id_3), .id_4(id_0), .id_5(1), .id_6(1)
  );
  supply0  id_9  ,  id_10  ,  id_11  ,  id_12  ,  id_13  ,  id_14  ,  id_15  ,  id_16  ,  id_17  ,  id_18  ,  id_19  ,  id_20  ,  id_21  ,  id_22  ,  id_23  ,  id_24  ,  id_25  ,  id_26  ,  id_27  =  1  ?  id_23  :  1  ;
  module_0 modCall_1 ();
  wire id_28, id_29;
  assign id_17 = id_22;
  wire id_30;
endmodule
