# do top.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:15:30 on Apr 04,2022
# vlog -work work top.vo 
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 11:15:30 on Apr 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:15:30 on Apr 04,2022
# vlog -work work Waveform.vwf.vt 
# -- Compiling module top_vlg_vec_tst
# 
# Top level modules:
# 	top_vlg_vec_tst
# End time: 11:15:30 on Apr 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -c -t 1ps -L cycloneive_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate_ver -L altera_lnsim_ver work.top_vlg_vec_tst 
# Start time: 11:15:30 on Apr 04,2022
# Loading work.top_vlg_vec_tst
# Loading work.top
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading cycloneive_ver.cycloneive_lcell_comb
# Loading altera_ver.dffeas
# Loading cycloneive_ver.cycloneive_ram_block
# Loading cycloneive_ver.cycloneive_ram_register
# Loading cycloneive_ver.cycloneive_ram_pulse_generator
# Loading altera_ver.PRIM_GDFF_LOW
# after#25
# Simulation time: 15795001 ps
# ** Note: $finish    : Waveform.vwf.vt(61)
#    Time: 100 us  Iteration: 0  Instance: /top_vlg_vec_tst
# End time: 11:15:36 on Apr 04,2022, Elapsed time: 0:00:06
# Errors: 0, Warnings: 0
