{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1465685953721 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1465685953721 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jun 11 19:59:13 2016 " "Processing started: Sat Jun 11 19:59:13 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1465685953721 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1465685953721 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Laboratorio6 -c Laboratorio6 --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off Laboratorio6 -c Laboratorio6 --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1465685953721 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Design Software" 0 -1 1465685954179 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_fsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file top_fsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Top_FSM-beh " "Found design unit 1: Top_FSM-beh" {  } { { "Top_FSM.vhd" "" { Text "E:/Mega/Facultad/FPGA/Laboratorio6/Top_FSM.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1465685968358 ""} { "Info" "ISGN_ENTITY_NAME" "1 Top_FSM " "Found entity 1: Top_FSM" {  } { { "Top_FSM.vhd" "" { Text "E:/Mega/Facultad/FPGA/Laboratorio6/Top_FSM.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1465685968358 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1465685968358 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rom-SYN " "Found design unit 1: rom-SYN" {  } { { "ROM.vhd" "" { Text "E:/Mega/Facultad/FPGA/Laboratorio6/ROM.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1465685968358 ""} { "Info" "ISGN_ENTITY_NAME" "1 ROM " "Found entity 1: ROM" {  } { { "ROM.vhd" "" { Text "E:/Mega/Facultad/FPGA/Laboratorio6/ROM.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1465685968358 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1465685968358 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "laboratorio6.vhd 2 1 " "Found 2 design units, including 1 entities, in source file laboratorio6.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Laboratorio6-BEH " "Found design unit 1: Laboratorio6-BEH" {  } { { "Laboratorio6.vhd" "" { Text "E:/Mega/Facultad/FPGA/Laboratorio6/Laboratorio6.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1465685968358 ""} { "Info" "ISGN_ENTITY_NAME" "1 Laboratorio6 " "Found entity 1: Laboratorio6" {  } { { "Laboratorio6.vhd" "" { Text "E:/Mega/Facultad/FPGA/Laboratorio6/Laboratorio6.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1465685968358 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1465685968358 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ff_d_rising.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ff_d_rising.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FF_D_RISING-flow " "Found design unit 1: FF_D_RISING-flow" {  } { { "FF_D_RISING.vhd" "" { Text "E:/Mega/Facultad/FPGA/Laboratorio6/FF_D_RISING.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1465685968368 ""} { "Info" "ISGN_ENTITY_NAME" "1 FF_D_RISING " "Found entity 1: FF_D_RISING" {  } { { "FF_D_RISING.vhd" "" { Text "E:/Mega/Facultad/FPGA/Laboratorio6/FF_D_RISING.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1465685968368 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1465685968368 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ff_d_falling.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ff_d_falling.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FF_D_FALLING-flow " "Found design unit 1: FF_D_FALLING-flow" {  } { { "FF_D_FALLING.vhd" "" { Text "E:/Mega/Facultad/FPGA/Laboratorio6/FF_D_FALLING.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1465685968369 ""} { "Info" "ISGN_ENTITY_NAME" "1 FF_D_FALLING " "Found entity 1: FF_D_FALLING" {  } { { "FF_D_FALLING.vhd" "" { Text "E:/Mega/Facultad/FPGA/Laboratorio6/FF_D_FALLING.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1465685968369 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1465685968369 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "df_hz.vhd 2 1 " "Found 2 design units, including 1 entities, in source file df_hz.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DF_HZ-beh " "Found design unit 1: DF_HZ-beh" {  } { { "DF_HZ.vhd" "" { Text "E:/Mega/Facultad/FPGA/Laboratorio6/DF_HZ.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1465685968371 ""} { "Info" "ISGN_ENTITY_NAME" "1 DF_HZ " "Found entity 1: DF_HZ" {  } { { "DF_HZ.vhd" "" { Text "E:/Mega/Facultad/FPGA/Laboratorio6/DF_HZ.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1465685968371 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1465685968371 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_ram_fsm_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file control_ram_fsm_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Control_RAM_FSM_TB-tb " "Found design unit 1: Control_RAM_FSM_TB-tb" {  } { { "Control_RAM_FSM_TB.vhd" "" { Text "E:/Mega/Facultad/FPGA/Laboratorio6/Control_RAM_FSM_TB.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1465685968372 ""} { "Info" "ISGN_ENTITY_NAME" "1 Control_RAM_FSM_TB " "Found entity 1: Control_RAM_FSM_TB" {  } { { "Control_RAM_FSM_TB.vhd" "" { Text "E:/Mega/Facultad/FPGA/Laboratorio6/Control_RAM_FSM_TB.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1465685968372 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1465685968372 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_ram_fsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file control_ram_fsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Control_RAM_FSM-beh " "Found design unit 1: Control_RAM_FSM-beh" {  } { { "Control_RAM_FSM.vhd" "" { Text "E:/Mega/Facultad/FPGA/Laboratorio6/Control_RAM_FSM.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1465685968374 ""} { "Info" "ISGN_ENTITY_NAME" "1 Control_RAM_FSM " "Found entity 1: Control_RAM_FSM" {  } { { "Control_RAM_FSM.vhd" "" { Text "E:/Mega/Facultad/FPGA/Laboratorio6/Control_RAM_FSM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1465685968374 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1465685968374 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file comparador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Comparador-beh " "Found design unit 1: Comparador-beh" {  } { { "Comparador.vhd" "" { Text "E:/Mega/Facultad/FPGA/Laboratorio6/Comparador.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1465685968375 ""} { "Info" "ISGN_ENTITY_NAME" "1 Comparador " "Found entity 1: Comparador" {  } { { "Comparador.vhd" "" { Text "E:/Mega/Facultad/FPGA/Laboratorio6/Comparador.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1465685968375 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1465685968375 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab6_package.vhd 1 0 " "Found 1 design units, including 0 entities, in source file lab6_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Lab6_Pack " "Found design unit 1: Lab6_Pack" {  } { { "Lab6_Package.vhd" "" { Text "E:/Mega/Facultad/FPGA/Laboratorio6/Lab6_Package.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1465685968377 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1465685968377 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lfsr_12_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lfsr_12_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LFSR_12_TB-test " "Found design unit 1: LFSR_12_TB-test" {  } { { "LFSR_12_TB.vhd" "" { Text "E:/Mega/Facultad/FPGA/Laboratorio6/LFSR_12_TB.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1465685968378 ""} { "Info" "ISGN_ENTITY_NAME" "1 LFSR_12_TB " "Found entity 1: LFSR_12_TB" {  } { { "LFSR_12_TB.vhd" "" { Text "E:/Mega/Facultad/FPGA/Laboratorio6/LFSR_12_TB.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1465685968378 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1465685968378 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lfsr_12.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lfsr_12.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LFSR_12-shift " "Found design unit 1: LFSR_12-shift" {  } { { "LFSR_12.vhd" "" { Text "E:/Mega/Facultad/FPGA/Laboratorio6/LFSR_12.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1465685968378 ""} { "Info" "ISGN_ENTITY_NAME" "1 LFSR_12 " "Found entity 1: LFSR_12" {  } { { "LFSR_12.vhd" "" { Text "E:/Mega/Facultad/FPGA/Laboratorio6/LFSR_12.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1465685968378 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1465685968378 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_4_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_4_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX_4_1-flujo " "Found design unit 1: MUX_4_1-flujo" {  } { { "MUX_4_1.vhd" "" { Text "E:/Mega/Facultad/FPGA/Laboratorio6/MUX_4_1.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1465685968378 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX_4_1 " "Found entity 1: MUX_4_1" {  } { { "MUX_4_1.vhd" "" { Text "E:/Mega/Facultad/FPGA/Laboratorio6/MUX_4_1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1465685968378 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1465685968378 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_buffer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file data_buffer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DATA_BUFFER-BEH " "Found design unit 1: DATA_BUFFER-BEH" {  } { { "DATA_BUFFER.vhd" "" { Text "E:/Mega/Facultad/FPGA/Laboratorio6/DATA_BUFFER.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1465685968378 ""} { "Info" "ISGN_ENTITY_NAME" "1 DATA_BUFFER " "Found entity 1: DATA_BUFFER" {  } { { "DATA_BUFFER.vhd" "" { Text "E:/Mega/Facultad/FPGA/Laboratorio6/DATA_BUFFER.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1465685968378 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1465685968378 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dec_hex_7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dec_hex_7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DEC_HEX_7SEG-DECOD " "Found design unit 1: DEC_HEX_7SEG-DECOD" {  } { { "DEC_HEX_7SEG.vhd" "" { Text "E:/Mega/Facultad/FPGA/Laboratorio6/DEC_HEX_7SEG.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1465685968378 ""} { "Info" "ISGN_ENTITY_NAME" "1 DEC_HEX_7SEG " "Found entity 1: DEC_HEX_7SEG" {  } { { "DEC_HEX_7SEG.vhd" "" { Text "E:/Mega/Facultad/FPGA/Laboratorio6/DEC_HEX_7SEG.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1465685968378 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1465685968378 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "RAM_RAM_addr_width Top_FSM.vhd(15) " "VHDL error at Top_FSM.vhd(15): object \"RAM_RAM_addr_width\" is used but not declared" {  } { { "Top_FSM.vhd" "" { Text "E:/Mega/Facultad/FPGA/Laboratorio6/Top_FSM.vhd" 15 0 0 } }  } 0 10482 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "Design Software" 0 -1 1465685968378 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Elaboration 1  1  Quartus Prime " "Quartus Prime Analysis & Elaboration was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "841 " "Peak virtual memory: 841 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1465685968499 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Jun 11 19:59:28 2016 " "Processing ended: Sat Jun 11 19:59:28 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1465685968499 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1465685968499 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:37 " "Total CPU time (on all processors): 00:00:37" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1465685968499 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1465685968499 ""}
