read -sv run_verilog_mid/adder_32b_12_72_0bab2005486c93db4b69588c00025ef8.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_12_72_0bab2005486c93db4b69588c00025ef8_yosys.v
