
---------- Begin Simulation Statistics ----------
final_tick                                 1013587500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 486996                       # Simulator instruction rate (inst/s)
host_mem_usage                                 678052                       # Number of bytes of host memory used
host_op_rate                                   908936                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.97                       # Real time elapsed on the host
host_tick_rate                             1049665273                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                      470192                       # Number of instructions simulated
sim_ops                                        877675                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.001014                       # Number of seconds simulated
sim_ticks                                  1013587500                       # Number of ticks simulated
system.cpu.Branches                             72572                       # Number of branches fetched
system.cpu.committedInsts                      470192                       # Number of instructions committed
system.cpu.committedOps                        877675                       # Number of ops (including micro ops) committed
system.cpu.idle_fraction                     0.000000                       # Percentage of idle cycles
system.cpu.not_idle_fraction                 1.000000                       # Percentage of non-idle cycles
system.cpu.numCycles                          2027175                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles               2027174.998000                       # Number of busy cycles
system.cpu.num_cc_register_reads               329747                       # number of times the CC registers were read
system.cpu.num_cc_register_writes              220558                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts        50036                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                 253735                       # Number of float alu accesses
system.cpu.num_fp_insts                        253735                       # number of float instructions
system.cpu.num_fp_register_reads               239399                       # number of times the floating registers were read
system.cpu.num_fp_register_writes              213269                       # number of times the floating registers were written
system.cpu.num_func_calls                       13686                       # number of times a function call or return occured
system.cpu.num_idle_cycles                   0.002000                       # Number of idle cycles
system.cpu.num_int_alu_accesses                720164                       # Number of integer alu accesses
system.cpu.num_int_insts                       720164                       # number of integer instructions
system.cpu.num_int_register_reads             1479551                       # number of times the integer registers were read
system.cpu.num_int_register_writes             517683                       # number of times the integer registers were written
system.cpu.num_load_insts                      144767                       # Number of load instructions
system.cpu.num_mem_refs                        211967                       # number of memory refs
system.cpu.num_store_insts                      67200                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                 11335      1.29%      1.29% # Class of executed instruction
system.cpu.op_class::IntAlu                    504497     57.47%     58.76% # Class of executed instruction
system.cpu.op_class::IntMult                      123      0.01%     58.78% # Class of executed instruction
system.cpu.op_class::IntDiv                      2125      0.24%     59.02% # Class of executed instruction
system.cpu.op_class::FloatAdd                   69680      7.94%     66.96% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     66.96% # Class of executed instruction
system.cpu.op_class::FloatCvt                      32      0.00%     66.96% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     66.96% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     66.96% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     66.96% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     66.96% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     66.96% # Class of executed instruction
system.cpu.op_class::SimdAdd                      554      0.06%     67.02% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     67.02% # Class of executed instruction
system.cpu.op_class::SimdAlu                     9039      1.03%     68.05% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     68.05% # Class of executed instruction
system.cpu.op_class::SimdCvt                     1366      0.16%     68.21% # Class of executed instruction
system.cpu.op_class::SimdMisc                   11506      1.31%     69.52% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdShift                    174      0.02%     69.54% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     69.54% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     69.54% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     69.54% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd               15212      1.73%     71.27% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     71.27% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     71.27% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt               15412      1.76%     73.03% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                1600      0.18%     73.21% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     73.21% # Class of executed instruction
system.cpu.op_class::SimdFloatMult              22800      2.60%     75.81% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     75.81% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                400      0.05%     75.85% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     75.85% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     75.85% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     75.85% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     75.85% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     75.85% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     75.85% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     75.85% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     75.85% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     75.85% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     75.85% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     75.85% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     75.85% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     75.85% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     75.85% # Class of executed instruction
system.cpu.op_class::MemRead                    82109      9.35%     85.21% # Class of executed instruction
system.cpu.op_class::MemWrite                   33563      3.82%     89.03% # Class of executed instruction
system.cpu.op_class::FloatMemRead               62658      7.14%     96.17% # Class of executed instruction
system.cpu.op_class::FloatMemWrite              33637      3.83%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                     877822                       # Class of executed instruction
system.cpu.workload.numSyscalls                    57                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          461                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          2004                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests          708                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         1198                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests         2358                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           1198                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.dcache.demand_hits::.cpu.data       214873                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           214873                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       214873                       # number of overall hits
system.cpu.dcache.overall_hits::total          214873                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         1005                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           1005                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         1005                       # number of overall misses
system.cpu.dcache.overall_misses::total          1005                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     92802000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     92802000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     92802000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     92802000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       215878                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       215878                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       215878                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       215878                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.004655                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.004655                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.004655                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.004655                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 92340.298507                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 92340.298507                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 92340.298507                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 92340.298507                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          160                       # number of writebacks
system.cpu.dcache.writebacks::total               160                       # number of writebacks
system.cpu.dcache.demand_mshr_misses::.cpu.data         1005                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         1005                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         1005                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         1005                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     91797000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     91797000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     91797000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     91797000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.004655                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.004655                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.004655                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.004655                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 91340.298507                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 91340.298507                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 91340.298507                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 91340.298507                       # average overall mshr miss latency
system.cpu.dcache.replacements                    499                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       147879                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          147879                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          816                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           816                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     75205000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     75205000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       148695                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       148695                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.005488                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.005488                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 92162.990196                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 92162.990196                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          816                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          816                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     74389000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     74389000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.005488                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.005488                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 91162.990196                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 91162.990196                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data        66994                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          66994                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          189                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          189                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     17597000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     17597000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        67183                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        67183                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.002813                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.002813                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 93105.820106                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 93105.820106                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          189                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          189                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     17408000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     17408000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002813                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002813                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 92105.820106                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 92105.820106                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   1013587500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           445.101165                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              215878                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1005                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            214.803980                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            208500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   445.101165                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.869338                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.869338                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          506                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           13                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            5                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          479                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            9                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.988281                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            432761                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           432761                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   1013587500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                      148768                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                       67200                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                           235                       # TLB misses on read requests
system.cpu.dtb.wrMisses                            43                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1013587500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   1013587500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   1013587500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       642224                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           642224                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       642224                       # number of overall hits
system.cpu.icache.overall_hits::total          642224                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          645                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            645                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          645                       # number of overall misses
system.cpu.icache.overall_misses::total           645                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     63105500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     63105500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     63105500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     63105500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       642869                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       642869                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       642869                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       642869                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.001003                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001003                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.001003                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001003                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 97837.984496                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 97837.984496                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 97837.984496                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 97837.984496                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          209                       # number of writebacks
system.cpu.icache.writebacks::total               209                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          645                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          645                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          645                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          645                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     62460500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     62460500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     62460500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     62460500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.001003                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001003                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.001003                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001003                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 96837.984496                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 96837.984496                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 96837.984496                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 96837.984496                       # average overall mshr miss latency
system.cpu.icache.replacements                    209                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       642224                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          642224                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          645                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           645                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     63105500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     63105500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       642869                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       642869                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.001003                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001003                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 97837.984496                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 97837.984496                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          645                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          645                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     62460500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     62460500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.001003                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001003                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 96837.984496                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 96837.984496                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   1013587500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           338.419137                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              642869                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               645                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            996.696124                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            102500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   338.419137                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.660975                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.660975                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          436                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           48                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          336                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           20                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.851562                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1286383                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1286383                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   1013587500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                      642947                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           262                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1013587500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   1013587500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   1013587500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON   1013587500                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                        0                       # Number of Instructions committed
system.cpu.thread_0.numOps                          0                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                   14                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                   93                       # number of demand (read+write) hits
system.l2.demand_hits::total                      107                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  14                       # number of overall hits
system.l2.overall_hits::.cpu.data                  93                       # number of overall hits
system.l2.overall_hits::total                     107                       # number of overall hits
system.l2.demand_misses::.cpu.inst                631                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                912                       # number of demand (read+write) misses
system.l2.demand_misses::total                   1543                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               631                       # number of overall misses
system.l2.overall_misses::.cpu.data               912                       # number of overall misses
system.l2.overall_misses::total                  1543                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     61341500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data     89313000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        150654500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     61341500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data     89313000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       150654500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              645                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data             1005                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 1650                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             645                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data            1005                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                1650                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.978295                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.907463                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.935152                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.978295                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.907463                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.935152                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 97213.153724                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 97930.921053                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 97637.394686                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 97213.153724                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 97930.921053                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 97637.394686                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                  63                       # number of writebacks
system.l2.writebacks::total                        63                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst           631                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data           912                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              1543                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          631                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data          912                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             1543                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     55031500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data     80193000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    135224500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     55031500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data     80193000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    135224500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.978295                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.907463                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.935152                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.978295                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.907463                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.935152                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 87213.153724                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 87930.921053                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 87637.394686                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 87213.153724                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 87930.921053                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 87637.394686                       # average overall mshr miss latency
system.l2.replacements                           1374                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks          160                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total              160                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks          160                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total          160                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          209                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              209                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          209                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          209                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          286                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           286                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data                13                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    13                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data             176                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 176                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data     16988000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      16988000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data           189                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               189                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.931217                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.931217                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 96522.727273                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 96522.727273                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data          176                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            176                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data     15228000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     15228000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.931217                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.931217                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 86522.727273                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 86522.727273                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             14                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 14                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          631                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              631                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     61341500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     61341500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          645                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            645                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.978295                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.978295                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 97213.153724                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 97213.153724                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          631                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          631                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     55031500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     55031500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.978295                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.978295                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 87213.153724                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 87213.153724                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data            80                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total                80                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          736                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             736                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     72325000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     72325000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data          816                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           816                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.901961                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.901961                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 98267.663043                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 98267.663043                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data          736                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          736                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     64965000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     64965000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.901961                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.901961                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 88267.663043                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 88267.663043                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   1013587500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                   474.387442                       # Cycle average of tags in use
system.l2.tags.total_refs                        2072                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      1886                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.098621                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     92000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      97.593791                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       142.710877                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data       234.082774                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.190613                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.278732                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.457193                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.926538                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024           512                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           57                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           83                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          372                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                      6602                       # Number of tag accesses
system.l2.tags.data_accesses                     6602                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   1013587500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples       252.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      2524.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      3625.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001081656500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds           13                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds           13                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                7982                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                222                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        1543                       # Number of read requests accepted
system.mem_ctrls.writeReqs                         63                       # Number of write requests accepted
system.mem_ctrls.readBursts                      6172                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                      252                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     23                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       4.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      23.82                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  6172                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::7                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::8                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                  252                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::7                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::8                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    1538                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1537                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1537                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1537                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples           13                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     463.461538                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    215.418830                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    876.287492                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127             2     15.38%     15.38% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255            6     46.15%     61.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383            2     15.38%     76.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511            2     15.38%     92.31% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3328-3455            1      7.69%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            13                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           13                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.923077                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.802362                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      2.177978                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16                7     53.85%     53.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                5     38.46%     92.31% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      7.69%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            13                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                    1472                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                  395008                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                16128                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    389.71                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     15.91                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                    1013470500                       # Total gap between requests
system.mem_ctrls.avgGap                     631052.62                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst       161536                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data       232000                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks        14912                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 159370552.616325676441                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 228889957.699754595757                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 14712099.350080776960                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         2524                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data         3648                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks          252                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     97705250                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data    143891000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks  22934550750                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     38710.48                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     39443.80                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  91010122.02                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst       161536                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data       233472                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total        395008                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst       161536                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       161536                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks        16128                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total        16128                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          631                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data          912                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total           1543                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks           63                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total            63                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst    159370553                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    230342225                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        389712778                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst    159370553                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total    159370553                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     15911798                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        15911798                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     15911798                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst    159370553                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    230342225                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       405624576                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                 6149                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                 233                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0          472                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1          412                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2          348                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3          384                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4          424                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5          308                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6          420                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7          300                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8          284                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9          493                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10          556                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11          380                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12          372                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13          360                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14          260                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15          376                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0            8                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2            4                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4           12                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5            8                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7            4                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8           21                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9           84                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10           40                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11           32                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13           12                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15            8                       # Per bank write bursts
system.mem_ctrls.dram.totQLat               126302500                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat              30745000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat          241596250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                20540.33                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           39290.33                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits                5450                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits                193                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            88.63                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           82.83                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples          735                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   553.273469                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   460.602187                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   321.134281                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127            8      1.09%      1.09% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255            5      0.68%      1.77% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383          313     42.59%     44.35% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511            3      0.41%     44.76% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          141     19.18%     63.95% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767            2      0.27%     64.22% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895           75     10.20%     74.42% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151          188     25.58%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total          735                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead                393536                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten              14912                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              388.260510                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               14.712099                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    3.15                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                3.03                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.11                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               88.42                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED   1013587500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy         2791740                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy         1472460                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy       21905520                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy        187920                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 79903200.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy    204245820                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy    217221120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy     527727780                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   520.653402                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE    562645500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF     33800000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT    417142000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy         2484720                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy         1316865                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy       21998340                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy       1028340                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 79903200.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy    187541970                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy    231287520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy     525560955                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   518.515624                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE    599223750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF     33800000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT    380563750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   1013587500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               1367                       # Transaction distribution
system.membus.trans_dist::WritebackDirty           63                       # Transaction distribution
system.membus.trans_dist::CleanEvict              398                       # Transaction distribution
system.membus.trans_dist::ReadExReq               176                       # Transaction distribution
system.membus.trans_dist::ReadExResp              176                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1367                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port         3547                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total         3547                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                   3547                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port       411136                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total       411136                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                  411136                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              1543                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    1543    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                1543                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   1013587500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy             3015000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy           26809250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.6                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp              1461                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty          223                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          209                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            1650                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              189                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             189                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           645                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          816                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         1499                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port         2509                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                  4008                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       218624                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       298240                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total                 516864                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                            1374                       # Total snoops (count)
system.tol2bus.snoopTraffic                     16128                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples             3024                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.396164                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.489180                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                   1826     60.38%     60.38% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1198     39.62%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total               3024                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   1013587500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy            2655000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           2902500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy           4522500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.4                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
