
ariadne_atmega328.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         0000001c  00800100  000079f0  00000a84  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         000009f0  00007000  00007000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          0000000f  0080011c  0080011c  00000aa0  2**0
                  ALLOC
  3 .stab         00002fd0  00000000  00000000  00000aa0  2**2
                  CONTENTS, READONLY, DEBUGGING
  4 .stabstr      00001120  00000000  00000000  00003a70  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .comment      00000011  00000000  00000000  00004b90  2**0
                  CONTENTS, READONLY

Disassembly of section .text:

00007000 <__vectors>:
    7000:	50 c0       	rjmp	.+160    	; 0x70a2 <__ctors_end>
    7002:	00 00       	nop
    7004:	be c0       	rjmp	.+380    	; 0x7182 <__bad_interrupt>
    7006:	00 00       	nop
    7008:	bc c0       	rjmp	.+376    	; 0x7182 <__bad_interrupt>
    700a:	00 00       	nop
    700c:	ba c0       	rjmp	.+372    	; 0x7182 <__bad_interrupt>
    700e:	00 00       	nop
    7010:	b8 c0       	rjmp	.+368    	; 0x7182 <__bad_interrupt>
    7012:	00 00       	nop
    7014:	b6 c0       	rjmp	.+364    	; 0x7182 <__bad_interrupt>
    7016:	00 00       	nop
    7018:	b4 c0       	rjmp	.+360    	; 0x7182 <__bad_interrupt>
    701a:	00 00       	nop
    701c:	b2 c0       	rjmp	.+356    	; 0x7182 <__bad_interrupt>
    701e:	00 00       	nop
    7020:	b0 c0       	rjmp	.+352    	; 0x7182 <__bad_interrupt>
    7022:	00 00       	nop
    7024:	ae c0       	rjmp	.+348    	; 0x7182 <__bad_interrupt>
    7026:	00 00       	nop
    7028:	ac c0       	rjmp	.+344    	; 0x7182 <__bad_interrupt>
    702a:	00 00       	nop
    702c:	aa c0       	rjmp	.+340    	; 0x7182 <__bad_interrupt>
    702e:	00 00       	nop
    7030:	a8 c0       	rjmp	.+336    	; 0x7182 <__bad_interrupt>
    7032:	00 00       	nop
    7034:	a6 c0       	rjmp	.+332    	; 0x7182 <__bad_interrupt>
    7036:	00 00       	nop
    7038:	a4 c0       	rjmp	.+328    	; 0x7182 <__bad_interrupt>
    703a:	00 00       	nop
    703c:	a2 c0       	rjmp	.+324    	; 0x7182 <__bad_interrupt>
    703e:	00 00       	nop
    7040:	a0 c0       	rjmp	.+320    	; 0x7182 <__bad_interrupt>
    7042:	00 00       	nop
    7044:	9e c0       	rjmp	.+316    	; 0x7182 <__bad_interrupt>
    7046:	00 00       	nop
    7048:	9c c0       	rjmp	.+312    	; 0x7182 <__bad_interrupt>
    704a:	00 00       	nop
    704c:	9a c0       	rjmp	.+308    	; 0x7182 <__bad_interrupt>
    704e:	00 00       	nop
    7050:	98 c0       	rjmp	.+304    	; 0x7182 <__bad_interrupt>
    7052:	00 00       	nop
    7054:	96 c0       	rjmp	.+300    	; 0x7182 <__bad_interrupt>
    7056:	00 00       	nop
    7058:	94 c0       	rjmp	.+296    	; 0x7182 <__bad_interrupt>
    705a:	00 00       	nop
    705c:	92 c0       	rjmp	.+292    	; 0x7182 <__bad_interrupt>
    705e:	00 00       	nop
    7060:	90 c0       	rjmp	.+288    	; 0x7182 <__bad_interrupt>
    7062:	00 00       	nop
    7064:	8e c0       	rjmp	.+284    	; 0x7182 <__bad_interrupt>
	...

00007068 <tftp_invalid_image_packet>:
    7068:	13 00 05 00 00 49 6e 76 61 6c 69 64 20 69 6d 61     .....Invalid ima
    7078:	67 65 20 66 69 6c 65 00                             ge file.

00007080 <tftp_unknown_error_packet>:
    7080:	08 00 05 00 00 45 72 72 6f 72 00                    .....Error.

0000708b <tftp_full_error_packet>:
    708b:	09 00 05 00 03 46 75 6c 6c 00                       .....Full.

00007095 <tftp_opcode_error_packet>:
    7095:	0a 00 05 00 00 4f 70 63 6f 64 65 3f 00              .....Opcode?.

000070a2 <__ctors_end>:
    70a2:	11 24       	eor	r1, r1
    70a4:	1f be       	out	0x3f, r1	; 63
    70a6:	cf ef       	ldi	r28, 0xFF	; 255
    70a8:	d8 e0       	ldi	r29, 0x08	; 8
    70aa:	de bf       	out	0x3e, r29	; 62
    70ac:	cd bf       	out	0x3d, r28	; 61

000070ae <__do_copy_data>:
    70ae:	11 e0       	ldi	r17, 0x01	; 1
    70b0:	a0 e0       	ldi	r26, 0x00	; 0
    70b2:	b1 e0       	ldi	r27, 0x01	; 1
    70b4:	e0 ef       	ldi	r30, 0xF0	; 240
    70b6:	f9 e7       	ldi	r31, 0x79	; 121
    70b8:	02 c0       	rjmp	.+4      	; 0x70be <__do_copy_data+0x10>
    70ba:	05 90       	lpm	r0, Z+
    70bc:	0d 92       	st	X+, r0
    70be:	ac 31       	cpi	r26, 0x1C	; 28
    70c0:	b1 07       	cpc	r27, r17
    70c2:	d9 f7       	brne	.-10     	; 0x70ba <__do_copy_data+0xc>

000070c4 <__do_clear_bss>:
    70c4:	11 e0       	ldi	r17, 0x01	; 1
    70c6:	ac e1       	ldi	r26, 0x1C	; 28
    70c8:	b1 e0       	ldi	r27, 0x01	; 1
    70ca:	01 c0       	rjmp	.+2      	; 0x70ce <.do_clear_bss_start>

000070cc <.do_clear_bss_loop>:
    70cc:	1d 92       	st	X+, r1

000070ce <.do_clear_bss_start>:
    70ce:	ab 32       	cpi	r26, 0x2B	; 43
    70d0:	b1 07       	cpc	r27, r17
    70d2:	e1 f7       	brne	.-8      	; 0x70cc <.do_clear_bss_loop>
    70d4:	01 d0       	rcall	.+2      	; 0x70d8 <main>
    70d6:	8a c4       	rjmp	.+2324   	; 0x79ec <_exit>

000070d8 <main>:
    70d8:	04 d3       	rcall	.+1544   	; 0x76e2 <watchdogDisable>
    70da:	2f ef       	ldi	r18, 0xFF	; 255
    70dc:	85 ea       	ldi	r24, 0xA5	; 165
    70de:	9e e0       	ldi	r25, 0x0E	; 14
    70e0:	21 50       	subi	r18, 0x01	; 1
    70e2:	80 40       	sbci	r24, 0x00	; 0
    70e4:	90 40       	sbci	r25, 0x00	; 0
    70e6:	e1 f7       	brne	.-8      	; 0x70e0 <main+0x8>
    70e8:	00 c0       	rjmp	.+0      	; 0x70ea <main+0x12>
    70ea:	00 00       	nop
    70ec:	11 24       	eor	r1, r1
    70ee:	85 e0       	ldi	r24, 0x05	; 5
    70f0:	80 93 81 00 	sts	0x0081, r24
    70f4:	fb d3       	rcall	.+2038   	; 0x78ec <serialInit>
    70f6:	9e d0       	rcall	.+316    	; 0x7234 <netInit>
    70f8:	aa d2       	rcall	.+1364   	; 0x764e <tftpInit>
    70fa:	ef ef       	ldi	r30, 0xFF	; 255
    70fc:	f5 ea       	ldi	r31, 0xA5	; 165
    70fe:	2e e0       	ldi	r18, 0x0E	; 14
    7100:	e1 50       	subi	r30, 0x01	; 1
    7102:	f0 40       	sbci	r31, 0x00	; 0
    7104:	20 40       	sbci	r18, 0x00	; 0
    7106:	e1 f7       	brne	.-8      	; 0x7100 <main+0x28>
    7108:	00 c0       	rjmp	.+0      	; 0x710a <main+0x32>
    710a:	00 00       	nop
    710c:	10 92 26 01 	sts	0x0126, r1
    7110:	10 92 27 01 	sts	0x0127, r1
    7114:	13 e0       	ldi	r17, 0x03	; 3
    7116:	c0 e0       	ldi	r28, 0x00	; 0
    7118:	d0 e0       	ldi	r29, 0x00	; 0
    711a:	80 91 26 01 	lds	r24, 0x0126
    711e:	88 23       	and	r24, r24
    7120:	29 f0       	breq	.+10     	; 0x712c <main+0x54>
    7122:	80 91 27 01 	lds	r24, 0x0127
    7126:	88 23       	and	r24, r24
    7128:	49 f0       	breq	.+18     	; 0x713c <main+0x64>
    712a:	04 c0       	rjmp	.+8      	; 0x7134 <main+0x5c>
    712c:	93 d2       	rcall	.+1318   	; 0x7654 <tftpPoll>
    712e:	81 11       	cpse	r24, r1
    7130:	f8 cf       	rjmp	.-16     	; 0x7122 <main+0x4a>
    7132:	20 c0       	rjmp	.+64     	; 0x7174 <main+0x9c>
    7134:	2d d4       	rcall	.+2138   	; 0x7990 <timedOut>
    7136:	81 11       	cpse	r24, r1
    7138:	05 c0       	rjmp	.+10     	; 0x7144 <main+0x6c>
    713a:	1a c0       	rjmp	.+52     	; 0x7170 <main+0x98>
    713c:	cc d3       	rcall	.+1944   	; 0x78d6 <serialPoll>
    713e:	81 11       	cpse	r24, r1
    7140:	f9 cf       	rjmp	.-14     	; 0x7134 <main+0x5c>
    7142:	18 c0       	rjmp	.+48     	; 0x7174 <main+0x9c>
    7144:	80 91 27 01 	lds	r24, 0x0127
    7148:	81 30       	cpi	r24, 0x01	; 1
    714a:	69 f4       	brne	.+26     	; 0x7166 <main+0x8e>
    714c:	10 92 27 01 	sts	0x0127, r1
    7150:	07 b6       	in	r0, 0x37	; 55
    7152:	00 fc       	sbrc	r0, 0
    7154:	fd cf       	rjmp	.-6      	; 0x7150 <main+0x78>
    7156:	f9 99       	sbic	0x1f, 1	; 31
    7158:	fe cf       	rjmp	.-4      	; 0x7156 <main+0x7e>
    715a:	fe 01       	movw	r30, r28
    715c:	17 bf       	out	0x37, r17	; 55
    715e:	e8 95       	spm
    7160:	12 d4       	rcall	.+2084   	; 0x7986 <resetTick>
    7162:	75 d2       	rcall	.+1258   	; 0x764e <tftpInit>
    7164:	05 c0       	rjmp	.+10     	; 0x7170 <main+0x98>
    7166:	82 e0       	ldi	r24, 0x02	; 2
    7168:	90 e0       	ldi	r25, 0x00	; 0
    716a:	2a d4       	rcall	.+2132   	; 0x79c0 <__eerd_byte_m328p>
    716c:	8b 3b       	cpi	r24, 0xBB	; 187
    716e:	11 f0       	breq	.+4      	; 0x7174 <main+0x9c>
    7170:	e8 d3       	rcall	.+2000   	; 0x7942 <updateLed>
    7172:	d3 cf       	rjmp	.-90     	; 0x711a <main+0x42>
    7174:	e0 91 1c 01 	lds	r30, 0x011C
    7178:	f0 91 1d 01 	lds	r31, 0x011D
    717c:	09 95       	icall
    717e:	80 e0       	ldi	r24, 0x00	; 0
    7180:	90 e0       	ldi	r25, 0x00	; 0

00007182 <__bad_interrupt>:
    7182:	3e cf       	rjmp	.-388    	; 0x7000 <__vectors>

00007184 <netWriteReg>:
	trace(", ");
	tracenum(value);
#endif

	// Send uint8_t to Ethernet controller
	SPCR = _BV(SPE) | _BV(MSTR); // Set SPI as master
    7184:	20 e5       	ldi	r18, 0x50	; 80
    7186:	2c bd       	out	0x2c, r18	; 44
	SS_LOW();
    7188:	2a 98       	cbi	0x05, 2	; 5
	SPDR = SPI_WRITE;
    718a:	20 ef       	ldi	r18, 0xF0	; 240
    718c:	2e bd       	out	0x2e, r18	; 46
	while(!(SPSR & _BV(SPIF)));
    718e:	0d b4       	in	r0, 0x2d	; 45
    7190:	07 fe       	sbrs	r0, 7
    7192:	fd cf       	rjmp	.-6      	; 0x718e <netWriteReg+0xa>
	SPDR = address >> 8;
    7194:	29 2f       	mov	r18, r25
    7196:	33 27       	eor	r19, r19
    7198:	2e bd       	out	0x2e, r18	; 46
	while(!(SPSR & _BV(SPIF)));
    719a:	0d b4       	in	r0, 0x2d	; 45
    719c:	07 fe       	sbrs	r0, 7
    719e:	fd cf       	rjmp	.-6      	; 0x719a <netWriteReg+0x16>
	SPDR = address & 0xff;
    71a0:	8e bd       	out	0x2e, r24	; 46
	while(!(SPSR & _BV(SPIF)));
    71a2:	0d b4       	in	r0, 0x2d	; 45
    71a4:	07 fe       	sbrs	r0, 7
    71a6:	fd cf       	rjmp	.-6      	; 0x71a2 <netWriteReg+0x1e>
	SPDR = value;
    71a8:	6e bd       	out	0x2e, r22	; 46
	while(!(SPSR & _BV(SPIF)));
    71aa:	0d b4       	in	r0, 0x2d	; 45
    71ac:	07 fe       	sbrs	r0, 7
    71ae:	fd cf       	rjmp	.-6      	; 0x71aa <netWriteReg+0x26>
	SS_HIGH();
    71b0:	2a 9a       	sbi	0x05, 2	; 5
	SPCR = 0; // Turn off SPI
    71b2:	1c bc       	out	0x2c, r1	; 44
    71b4:	08 95       	ret

000071b6 <netReadReg>:
//    tracenum(address);
//#endif

	// Read uint8_t from Ethernet controller
	uint8_t returnValue;
	SPCR = _BV(SPE) | _BV(MSTR);
    71b6:	20 e5       	ldi	r18, 0x50	; 80
    71b8:	2c bd       	out	0x2c, r18	; 44
	SS_LOW();
    71ba:	2a 98       	cbi	0x05, 2	; 5
	SPDR = SPI_READ;
    71bc:	2f e0       	ldi	r18, 0x0F	; 15
    71be:	2e bd       	out	0x2e, r18	; 46
	while(!(SPSR & _BV(SPIF)));
    71c0:	0d b4       	in	r0, 0x2d	; 45
    71c2:	07 fe       	sbrs	r0, 7
    71c4:	fd cf       	rjmp	.-6      	; 0x71c0 <netReadReg+0xa>
	SPDR = address >> 8;
    71c6:	29 2f       	mov	r18, r25
    71c8:	33 27       	eor	r19, r19
    71ca:	2e bd       	out	0x2e, r18	; 46
	while(!(SPSR & _BV(SPIF)));
    71cc:	0d b4       	in	r0, 0x2d	; 45
    71ce:	07 fe       	sbrs	r0, 7
    71d0:	fd cf       	rjmp	.-6      	; 0x71cc <netReadReg+0x16>
	SPDR = address & 0xff;
    71d2:	8e bd       	out	0x2e, r24	; 46
	while(!(SPSR & _BV(SPIF)));
    71d4:	0d b4       	in	r0, 0x2d	; 45
    71d6:	07 fe       	sbrs	r0, 7
    71d8:	fd cf       	rjmp	.-6      	; 0x71d4 <netReadReg+0x1e>
	SPDR = 0;
    71da:	1e bc       	out	0x2e, r1	; 46
	while(!(SPSR & _BV(SPIF)));
    71dc:	0d b4       	in	r0, 0x2d	; 45
    71de:	07 fe       	sbrs	r0, 7
    71e0:	fd cf       	rjmp	.-6      	; 0x71dc <netReadReg+0x26>
	SS_HIGH();
    71e2:	2a 9a       	sbi	0x05, 2	; 5
	returnValue = SPDR;
    71e4:	8e b5       	in	r24, 0x2e	; 46
	SPCR = 0;
    71e6:	1c bc       	out	0x2c, r1	; 44
	return(returnValue);
}
    71e8:	08 95       	ret

000071ea <netReadWord>:

uint16_t netReadWord(uint16_t address)
{
    71ea:	1f 93       	push	r17
    71ec:	cf 93       	push	r28
    71ee:	df 93       	push	r29
    71f0:	ec 01       	movw	r28, r24
	// Read uint16_t from Ethernet controller
	return((netReadReg(address) << 8) | netReadReg(address + 1));
    71f2:	e1 df       	rcall	.-62     	; 0x71b6 <netReadReg>
    71f4:	18 2f       	mov	r17, r24
    71f6:	ce 01       	movw	r24, r28
    71f8:	01 96       	adiw	r24, 0x01	; 1
    71fa:	dd df       	rcall	.-70     	; 0x71b6 <netReadReg>
    71fc:	21 2f       	mov	r18, r17
    71fe:	30 e0       	ldi	r19, 0x00	; 0
    7200:	32 2f       	mov	r19, r18
    7202:	22 27       	eor	r18, r18
}
    7204:	a9 01       	movw	r20, r18
    7206:	48 2b       	or	r20, r24
    7208:	ca 01       	movw	r24, r20
    720a:	df 91       	pop	r29
    720c:	cf 91       	pop	r28
    720e:	1f 91       	pop	r17
    7210:	08 95       	ret

00007212 <netWriteWord>:

void netWriteWord(uint16_t address, uint16_t value)
{
    7212:	0f 93       	push	r16
    7214:	1f 93       	push	r17
    7216:	cf 93       	push	r28
    7218:	df 93       	push	r29
    721a:	8c 01       	movw	r16, r24
    721c:	eb 01       	movw	r28, r22
	// Write uint16_t to Ethernet controller
	netWriteReg(address++, value >> 8);
    721e:	67 2f       	mov	r22, r23
    7220:	77 27       	eor	r23, r23
    7222:	b0 df       	rcall	.-160    	; 0x7184 <netWriteReg>
	netWriteReg(address, value & 0xff);
    7224:	6c 2f       	mov	r22, r28
    7226:	c8 01       	movw	r24, r16
    7228:	01 96       	adiw	r24, 0x01	; 1
}
    722a:	df 91       	pop	r29
    722c:	cf 91       	pop	r28
    722e:	1f 91       	pop	r17
    7230:	0f 91       	pop	r16

void netWriteWord(uint16_t address, uint16_t value)
{
	// Write uint16_t to Ethernet controller
	netWriteReg(address++, value >> 8);
	netWriteReg(address, value & 0xff);
    7232:	a8 cf       	rjmp	.-176    	; 0x7184 <netWriteReg>

00007234 <netInit>:
}

void netInit()
{
    7234:	0f 93       	push	r16
    7236:	1f 93       	push	r17
    7238:	cf 93       	push	r28
    723a:	df 93       	push	r29
	uint8_t i;

	// Set up outputs to communicate with W5100 chip
	// Set pins as output
	DDRB = _BV(SCK) | _BV(MOSI) | _BV(SS);
    723c:	8c e2       	ldi	r24, 0x2C	; 44
    723e:	84 b9       	out	0x04, r24	; 4
	// Set pins high
	PORTB = _BV(SCK) | _BV(MISO) | _BV(MOSI) | _BV(SS);
    7240:	8c e3       	ldi	r24, 0x3C	; 60
    7242:	85 b9       	out	0x05, r24	; 5
	PORTB |= _BV(LED);
#endif

	// Set up SPI
	// Set the Double SPI Speed Bit
	SPSR = (1 << SPI2X);
    7244:	81 e0       	ldi	r24, 0x01	; 1
    7246:	8d bd       	out	0x2d, r24	; 45

#ifndef _TFTP_RANDOM_PORT
	tftpPort = TFTP_STATIC_PORT;
    7248:	89 e7       	ldi	r24, 0x79	; 121
    724a:	97 eb       	ldi	r25, 0xB7	; 183
    724c:	90 93 25 01 	sts	0x0125, r25
    7250:	80 93 24 01 	sts	0x0124, r24
#endif
	/* Pull in altered presets
	 * if available from AVR EEPROM (if signature bytes are set)*/
	if((eeprom_read_byte(EEPROM_SIG_1) == EEPROM_SIG_1_VALUE)
    7254:	80 e0       	ldi	r24, 0x00	; 0
    7256:	90 e0       	ldi	r25, 0x00	; 0
    7258:	b3 d3       	rcall	.+1894   	; 0x79c0 <__eerd_byte_m328p>
    725a:	85 35       	cpi	r24, 0x55	; 85
    725c:	19 f5       	brne	.+70     	; 0x72a4 <netInit+0x70>
	        && (eeprom_read_byte(EEPROM_SIG_2) == EEPROM_SIG_2_VALUE)) {
    725e:	81 e0       	ldi	r24, 0x01	; 1
    7260:	90 e0       	ldi	r25, 0x00	; 0
    7262:	ae d3       	rcall	.+1884   	; 0x79c0 <__eerd_byte_m328p>
    7264:	8a 3a       	cpi	r24, 0xAA	; 170
    7266:	f1 f4       	brne	.+60     	; 0x72a4 <netInit+0x70>
    7268:	01 e0       	ldi	r16, 0x01	; 1
    726a:	11 e0       	ldi	r17, 0x01	; 1
    726c:	c3 e0       	ldi	r28, 0x03	; 3
    726e:	d0 e0       	ldi	r29, 0x00	; 0

		for(i = 0; i < EEPROM_SETTINGS_SIZE; i++)
			registerBuffer[i + 1] = eeprom_read_byte(EEPROM_DATA + i);
    7270:	ce 01       	movw	r24, r28
    7272:	a6 d3       	rcall	.+1868   	; 0x79c0 <__eerd_byte_m328p>
    7274:	f8 01       	movw	r30, r16
    7276:	81 93       	st	Z+, r24
    7278:	8f 01       	movw	r16, r30
    727a:	21 96       	adiw	r28, 0x01	; 1
	/* Pull in altered presets
	 * if available from AVR EEPROM (if signature bytes are set)*/
	if((eeprom_read_byte(EEPROM_SIG_1) == EEPROM_SIG_1_VALUE)
	        && (eeprom_read_byte(EEPROM_SIG_2) == EEPROM_SIG_2_VALUE)) {

		for(i = 0; i < EEPROM_SETTINGS_SIZE; i++)
    727c:	c5 31       	cpi	r28, 0x15	; 21
    727e:	d1 05       	cpc	r29, r1
    7280:	b9 f7       	brne	.-18     	; 0x7270 <netInit+0x3c>
			registerBuffer[i + 1] = eeprom_read_byte(EEPROM_DATA + i);
#ifndef _TFTP_RANDOM_PORT
		tftpPort = ((eeprom_read_byte(EEPROM_PORT + 1) << 8) + eeprom_read_byte(EEPROM_PORT));
    7282:	86 e1       	ldi	r24, 0x16	; 22
    7284:	90 e0       	ldi	r25, 0x00	; 0
    7286:	9c d3       	rcall	.+1848   	; 0x79c0 <__eerd_byte_m328p>
    7288:	c8 2f       	mov	r28, r24
    728a:	85 e1       	ldi	r24, 0x15	; 21
    728c:	90 e0       	ldi	r25, 0x00	; 0
    728e:	98 d3       	rcall	.+1840   	; 0x79c0 <__eerd_byte_m328p>
    7290:	2c 2f       	mov	r18, r28
    7292:	30 e0       	ldi	r19, 0x00	; 0
    7294:	32 2f       	mov	r19, r18
    7296:	22 27       	eor	r18, r18
    7298:	28 0f       	add	r18, r24
    729a:	31 1d       	adc	r19, r1
    729c:	30 93 25 01 	sts	0x0125, r19
    72a0:	20 93 24 01 	sts	0x0124, r18
    72a4:	00 e0       	ldi	r16, 0x00	; 0
    72a6:	11 e0       	ldi	r17, 0x01	; 1
	tftpPort = TFTP_STATIC_PORT;
#endif
	/* Pull in altered presets
	 * if available from AVR EEPROM (if signature bytes are set)*/
	if((eeprom_read_byte(EEPROM_SIG_1) == EEPROM_SIG_1_VALUE)
	        && (eeprom_read_byte(EEPROM_SIG_2) == EEPROM_SIG_2_VALUE)) {
    72a8:	c0 e0       	ldi	r28, 0x00	; 0
    72aa:	d0 e0       	ldi	r29, 0x00	; 0
#endif
#endif

	// Configure Wiznet chip
	for(i = 0; i < REGISTER_BLOCK_SIZE; i++)
		netWriteReg(i, registerBuffer[i]);
    72ac:	f8 01       	movw	r30, r16
    72ae:	61 91       	ld	r22, Z+
    72b0:	8f 01       	movw	r16, r30
    72b2:	ce 01       	movw	r24, r28
    72b4:	67 df       	rcall	.-306    	; 0x7184 <netWriteReg>
    72b6:	21 96       	adiw	r28, 0x01	; 1
	tracenum(tftpPort);
#endif
#endif

	// Configure Wiznet chip
	for(i = 0; i < REGISTER_BLOCK_SIZE; i++)
    72b8:	cc 31       	cpi	r28, 0x1C	; 28
    72ba:	d1 05       	cpc	r29, r1
    72bc:	b9 f7       	brne	.-18     	; 0x72ac <netInit+0x78>
		netWriteReg(i, registerBuffer[i]);
#ifdef _VERBOSE
	traceln(" Net: Network init done");
#endif
}
    72be:	df 91       	pop	r29
    72c0:	cf 91       	pop	r28
    72c2:	1f 91       	pop	r17
    72c4:	0f 91       	pop	r16
    72c6:	08 95       	ret

000072c8 <sockInit>:

uint16_t lastPacket = 0;


void sockInit(uint16_t port)
{
    72c8:	cf 93       	push	r28
    72ca:	df 93       	push	r29
    72cc:	ec 01       	movw	r28, r24
	do {
		// Write TFTP Port
		netWriteWord(REG_S3_PORT0, port);
    72ce:	be 01       	movw	r22, r28
    72d0:	84 e0       	ldi	r24, 0x04	; 4
    72d2:	97 e0       	ldi	r25, 0x07	; 7
    72d4:	9e df       	rcall	.-196    	; 0x7212 <netWriteWord>
		// Write mode
		netWriteReg(REG_S3_MR, MR_UDP);
    72d6:	62 e0       	ldi	r22, 0x02	; 2
    72d8:	80 e0       	ldi	r24, 0x00	; 0
    72da:	97 e0       	ldi	r25, 0x07	; 7
    72dc:	53 df       	rcall	.-346    	; 0x7184 <netWriteReg>
		// Open Socket
		netWriteReg(REG_S3_CR, CR_OPEN);
    72de:	61 e0       	ldi	r22, 0x01	; 1
    72e0:	81 e0       	ldi	r24, 0x01	; 1
    72e2:	97 e0       	ldi	r25, 0x07	; 7
    72e4:	4f df       	rcall	.-354    	; 0x7184 <netWriteReg>
		// Read Status
		if(netReadReg(REG_S3_SR) != SOCK_UDP)
    72e6:	83 e0       	ldi	r24, 0x03	; 3
    72e8:	97 e0       	ldi	r25, 0x07	; 7
    72ea:	65 df       	rcall	.-310    	; 0x71b6 <netReadReg>
    72ec:	82 32       	cpi	r24, 0x22	; 34
    72ee:	21 f0       	breq	.+8      	; 0x72f8 <sockInit+0x30>
			// Close Socket if it wasn't initialized correctly
		netWriteReg(REG_S3_CR, CR_CLOSE);
    72f0:	60 e1       	ldi	r22, 0x10	; 16
    72f2:	81 e0       	ldi	r24, 0x01	; 1
    72f4:	97 e0       	ldi	r25, 0x07	; 7
    72f6:	46 df       	rcall	.-372    	; 0x7184 <netWriteReg>
		// If socket correctly opened continue
	} while(netReadReg(REG_S3_SR) != SOCK_UDP);
    72f8:	83 e0       	ldi	r24, 0x03	; 3
    72fa:	97 e0       	ldi	r25, 0x07	; 7
    72fc:	5c df       	rcall	.-328    	; 0x71b6 <netReadReg>
    72fe:	82 32       	cpi	r24, 0x22	; 34
    7300:	31 f7       	brne	.-52     	; 0x72ce <sockInit+0x6>
}
    7302:	df 91       	pop	r29
    7304:	cf 91       	pop	r28
    7306:	08 95       	ret

00007308 <processPacket>:
#ifdef _DEBUG_TFTP
uint8_t processPacket(uint16_t packetSize)
{
#else
uint8_t processPacket()
{
    7308:	cf 92       	push	r12
    730a:	df 92       	push	r13
    730c:	ef 92       	push	r14
    730e:	ff 92       	push	r15
    7310:	0f 93       	push	r16
    7312:	1f 93       	push	r17
    7314:	cf 93       	push	r28
    7316:	df 93       	push	r29
    7318:	cd b7       	in	r28, 0x3d	; 61
    731a:	de b7       	in	r29, 0x3e	; 62
    731c:	cc 50       	subi	r28, 0x0C	; 12
    731e:	d2 40       	sbci	r29, 0x02	; 2
    7320:	de bf       	out	0x3e, r29	; 62
    7322:	cd bf       	out	0x3d, r28	; 61
	if(packetSize >= 0x800) traceln("Tftp: Overflow");
	//  step();
#endif

	// Read data from chip to buffer
	readPointer = netReadWord(REG_S3_RX_RD0);
    7324:	88 e2       	ldi	r24, 0x28	; 40
    7326:	97 e0       	ldi	r25, 0x07	; 7
    7328:	60 df       	rcall	.-320    	; 0x71ea <netReadWord>
#ifdef _DEBUG_TFTP
	traceln("Tftp: readPointer at position ");
	tracenum(readPointer);
#endif
	if(readPointer == 0) readPointer += S3_RX_START;
    732a:	00 97       	sbiw	r24, 0x00	; 0
    732c:	11 f4       	brne	.+4      	; 0x7332 <processPacket+0x2a>
    732e:	80 e0       	ldi	r24, 0x00	; 0
    7330:	98 e7       	ldi	r25, 0x78	; 120
    7332:	8e 01       	movw	r16, r28
    7334:	0f 5f       	subi	r16, 0xFF	; 255
    7336:	1f 4f       	sbci	r17, 0xFF	; 255

#ifdef _DEBUG_TFTP
uint8_t processPacket(uint16_t packetSize)
{
#else
uint8_t processPacket()
    7338:	6e 01       	movw	r12, r28
    733a:	23 ef       	ldi	r18, 0xF3	; 243
    733c:	c2 1a       	sub	r12, r18
    733e:	2d ef       	ldi	r18, 0xFD	; 253
    7340:	d2 0a       	sbc	r13, r18
		if((count == TFTP_PACKET_MAX_SIZE - 1) || (count == 0)) {
			traceln("Tftp: Reading from position ");
			tracenum(readPointer);
		}
#endif
		*bufPtr++ = netReadReg(readPointer++);
    7342:	7c 01       	movw	r14, r24
    7344:	4f ef       	ldi	r20, 0xFF	; 255
    7346:	e4 1a       	sub	r14, r20
    7348:	f4 0a       	sbc	r15, r20
    734a:	35 df       	rcall	.-406    	; 0x71b6 <netReadReg>
    734c:	f8 01       	movw	r30, r16
    734e:	81 93       	st	Z+, r24
    7350:	8f 01       	movw	r16, r30
		if(readPointer == S3_RX_END) readPointer = S3_RX_START;
    7352:	e1 14       	cp	r14, r1
    7354:	f0 e8       	ldi	r31, 0x80	; 128
    7356:	ff 06       	cpc	r15, r31
    7358:	11 f0       	breq	.+4      	; 0x735e <processPacket+0x56>
    735a:	c7 01       	movw	r24, r14
    735c:	02 c0       	rjmp	.+4      	; 0x7362 <processPacket+0x5a>
    735e:	80 e0       	ldi	r24, 0x00	; 0
    7360:	98 e7       	ldi	r25, 0x78	; 120
#ifdef _DEBUG_TFTP
	traceln("Tftp: readPointer at position ");
	tracenum(readPointer);
#endif
	if(readPointer == 0) readPointer += S3_RX_START;
	for(count = TFTP_PACKET_MAX_SIZE; count--;) {
    7362:	0c 15       	cp	r16, r12
    7364:	1d 05       	cpc	r17, r13
    7366:	69 f7       	brne	.-38     	; 0x7342 <processPacket+0x3a>
		}
#endif
		*bufPtr++ = netReadReg(readPointer++);
		if(readPointer == S3_RX_END) readPointer = S3_RX_START;
	}
	netWriteWord(REG_S3_RX_RD0, readPointer);     // Write back new pointer
    7368:	bc 01       	movw	r22, r24
    736a:	88 e2       	ldi	r24, 0x28	; 40
    736c:	97 e0       	ldi	r25, 0x07	; 7
    736e:	51 df       	rcall	.-350    	; 0x7212 <netWriteWord>
	netWriteReg(REG_S3_CR, CR_RECV);
    7370:	60 e4       	ldi	r22, 0x40	; 64
    7372:	81 e0       	ldi	r24, 0x01	; 1
    7374:	97 e0       	ldi	r25, 0x07	; 7
    7376:	06 df       	rcall	.-500    	; 0x7184 <netWriteReg>
	while(netReadReg(REG_S3_CR));
    7378:	81 e0       	ldi	r24, 0x01	; 1
    737a:	97 e0       	ldi	r25, 0x07	; 7
    737c:	1c df       	rcall	.-456    	; 0x71b6 <netReadReg>
    737e:	81 11       	cpse	r24, r1
    7380:	fb cf       	rjmp	.-10     	; 0x7378 <processPacket+0x70>
    7382:	ee 24       	eor	r14, r14
    7384:	e3 94       	inc	r14
    7386:	f1 2c       	mov	r15, r1
    7388:	ec 0e       	add	r14, r28
    738a:	fd 1e       	adc	r15, r29
    738c:	0c e0       	ldi	r16, 0x0C	; 12
    738e:	17 e0       	ldi	r17, 0x07	; 7
	traceln("Tftp: Setting return address");
#endif

	// Set up return IP address and port
	uint8_t i;
	for(i = 0; i < 6; i++) netWriteReg(REG_S3_DIPR0 + i, buffer[i]);
    7390:	f7 01       	movw	r30, r14
    7392:	61 91       	ld	r22, Z+
    7394:	7f 01       	movw	r14, r30
    7396:	c8 01       	movw	r24, r16
    7398:	f5 de       	rcall	.-534    	; 0x7184 <netWriteReg>
    739a:	0f 5f       	subi	r16, 0xFF	; 255
    739c:	1f 4f       	sbci	r17, 0xFF	; 255
    739e:	02 31       	cpi	r16, 0x12	; 18
    73a0:	f7 e0       	ldi	r31, 0x07	; 7
    73a2:	1f 07       	cpc	r17, r31
    73a4:	a9 f7       	brne	.-22     	; 0x7390 <processPacket+0x88>

	// Parse packet
	uint16_t tftpDataLen = (buffer[6] << 8) + buffer[7];
    73a6:	0f 81       	ldd	r16, Y+7	; 0x07
    73a8:	d8 84       	ldd	r13, Y+8	; 0x08
	uint16_t tftpOpcode = (buffer[8] << 8) + buffer[9];
	uint16_t tftpBlock = (buffer[10] << 8) + buffer[11];
    73aa:	eb 84       	ldd	r14, Y+11	; 0x0b
    73ac:	2c 85       	ldd	r18, Y+12	; 0x0c
	uint8_t i;
	for(i = 0; i < 6; i++) netWriteReg(REG_S3_DIPR0 + i, buffer[i]);

	// Parse packet
	uint16_t tftpDataLen = (buffer[6] << 8) + buffer[7];
	uint16_t tftpOpcode = (buffer[8] << 8) + buffer[9];
    73ae:	89 85       	ldd	r24, Y+9	; 0x09
    73b0:	90 e0       	ldi	r25, 0x00	; 0
    73b2:	98 2f       	mov	r25, r24
    73b4:	88 27       	eor	r24, r24
    73b6:	3a 85       	ldd	r19, Y+10	; 0x0a
    73b8:	83 0f       	add	r24, r19
    73ba:	91 1d       	adc	r25, r1

	uint8_t returnCode = ERROR_UNKNOWN;
	uint16_t packetLength;


	switch(tftpOpcode) {
    73bc:	83 30       	cpi	r24, 0x03	; 3
    73be:	91 05       	cpc	r25, r1
    73c0:	29 f1       	breq	.+74     	; 0x740c <processPacket+0x104>
    73c2:	40 f4       	brcc	.+16     	; 0x73d4 <processPacket+0xcc>
    73c4:	81 30       	cpi	r24, 0x01	; 1
    73c6:	91 05       	cpc	r25, r1
    73c8:	09 f4       	brne	.+2      	; 0x73cc <processPacket+0xc4>
    73ca:	af c0       	rjmp	.+350    	; 0x752a <processPacket+0x222>
    73cc:	02 97       	sbiw	r24, 0x02	; 2
    73ce:	09 f0       	breq	.+2      	; 0x73d2 <processPacket+0xca>
    73d0:	9c c0       	rjmp	.+312    	; 0x750a <processPacket+0x202>
    73d2:	04 c0       	rjmp	.+8      	; 0x73dc <processPacket+0xd4>
    73d4:	06 97       	sbiw	r24, 0x06	; 6
    73d6:	08 f0       	brcs	.+2      	; 0x73da <processPacket+0xd2>
    73d8:	98 c0       	rjmp	.+304    	; 0x750a <processPacket+0x202>
    73da:	a7 c0       	rjmp	.+334    	; 0x752a <processPacket+0x222>
		case TFTP_OPCODE_WRQ: // Write request
#ifdef _VERBOSE
			traceln("Tftp: Write request");
#endif
			// Flagging image as invalid since the flashing process has started
			eeprom_write_byte(EEPROM_IMG_STAT, EEPROM_IMG_BAD_VALUE);
    73dc:	6f ef       	ldi	r22, 0xFF	; 255
    73de:	82 e0       	ldi	r24, 0x02	; 2
    73e0:	90 e0       	ldi	r25, 0x00	; 0
    73e2:	f6 d2       	rcall	.+1516   	; 0x79d0 <__eewr_byte_m328p>
			netWriteReg(REG_S3_CR, CR_RECV);
    73e4:	60 e4       	ldi	r22, 0x40	; 64
    73e6:	81 e0       	ldi	r24, 0x01	; 1
    73e8:	97 e0       	ldi	r25, 0x07	; 7
    73ea:	cc de       	rcall	.-616    	; 0x7184 <netWriteReg>
			netWriteReg(REG_S3_CR, CR_CLOSE);
    73ec:	60 e1       	ldi	r22, 0x10	; 16
    73ee:	81 e0       	ldi	r24, 0x01	; 1
    73f0:	97 e0       	ldi	r25, 0x07	; 7
    73f2:	c8 de       	rcall	.-624    	; 0x7184 <netWriteReg>
#ifdef _TFTP_RANDOM_PORT
			sockInit((buffer[4] << 8) | ~buffer[5]); // Generate a 'random' TID (RFC1350)
#else
			sockInit(tftpPort);
    73f4:	80 91 24 01 	lds	r24, 0x0124
    73f8:	90 91 25 01 	lds	r25, 0x0125
    73fc:	65 df       	rcall	.-310    	; 0x72c8 <sockInit>
			tracenum((buffer[4] << 8) | (buffer[5] ^ 0x55));
#else
			tracenum(tftpPort);
#endif
#endif
			lastPacket = 0;
    73fe:	10 92 1f 01 	sts	0x011F, r1
    7402:	10 92 1e 01 	sts	0x011E, r1
			returnCode = ACK; // Send back acknowledge for packet 0
    7406:	22 e0       	ldi	r18, 0x02	; 2
    7408:	d2 2e       	mov	r13, r18
			break;
    740a:	96 c0       	rjmp	.+300    	; 0x7538 <processPacket+0x230>
	for(i = 0; i < 6; i++) netWriteReg(REG_S3_DIPR0 + i, buffer[i]);

	// Parse packet
	uint16_t tftpDataLen = (buffer[6] << 8) + buffer[7];
	uint16_t tftpOpcode = (buffer[8] << 8) + buffer[9];
	uint16_t tftpBlock = (buffer[10] << 8) + buffer[11];
    740c:	f1 2c       	mov	r15, r1
    740e:	fe 2c       	mov	r15, r14
    7410:	ee 24       	eor	r14, r14
    7412:	e2 0e       	add	r14, r18
    7414:	f1 1c       	adc	r15, r1
			returnCode = ACK; // Send back acknowledge for packet 0
			break;

		case TFTP_OPCODE_DATA:
			// Valid packet with data so reset timer
			resetTick();
    7416:	b7 d2       	rcall	.+1390   	; 0x7986 <resetTick>
	// Set up return IP address and port
	uint8_t i;
	for(i = 0; i < 6; i++) netWriteReg(REG_S3_DIPR0 + i, buffer[i]);

	// Parse packet
	uint16_t tftpDataLen = (buffer[6] << 8) + buffer[7];
    7418:	10 e0       	ldi	r17, 0x00	; 0
    741a:	10 2f       	mov	r17, r16
    741c:	00 27       	eor	r16, r16
    741e:	0d 0d       	add	r16, r13
    7420:	11 1d       	adc	r17, r1

		case TFTP_OPCODE_DATA:
			// Valid packet with data so reset timer
			resetTick();

			packetLength = tftpDataLen - (TFTP_OPCODE_SIZE + TFTP_BLOCKNO_SIZE);
    7422:	04 50       	subi	r16, 0x04	; 4
    7424:	11 09       	sbc	r17, r1
			lastPacket = tftpBlock;
    7426:	f0 92 1f 01 	sts	0x011F, r15
    742a:	e0 92 1e 01 	sts	0x011E, r14
			writeAddr = (tftpBlock - 1) << 9; // Flash write address for this block
    742e:	21 e0       	ldi	r18, 0x01	; 1
    7430:	e2 1a       	sub	r14, r18
    7432:	f1 08       	sbc	r15, r1
    7434:	fe 2c       	mov	r15, r14
    7436:	ee 24       	eor	r14, r14
    7438:	ff 0c       	add	r15, r15
    743a:	a7 01       	movw	r20, r14
    743c:	60 e0       	ldi	r22, 0x00	; 0
    743e:	70 e0       	ldi	r23, 0x00	; 0
#ifdef _DEBUGMORE_TFTP
			traceln("Tftp: Data for block ");
			tracenum(lastPacket);
#endif

			if((writeAddr + packetLength) > MAX_ADDR) {
    7440:	db 01       	movw	r26, r22
    7442:	ca 01       	movw	r24, r20
    7444:	80 0f       	add	r24, r16
    7446:	91 1f       	adc	r25, r17
    7448:	a1 1d       	adc	r26, r1
    744a:	b1 1d       	adc	r27, r1
    744c:	81 30       	cpi	r24, 0x01	; 1
    744e:	90 47       	sbci	r25, 0x70	; 112
    7450:	a1 05       	cpc	r26, r1
    7452:	b1 05       	cpc	r27, r1
    7454:	08 f0       	brcs	.+2      	; 0x7458 <processPacket+0x150>
    7456:	6b c0       	rjmp	.+214    	; 0x752e <processPacket+0x226>
				uint8_t* pageBase = buffer + (UDP_HEADER_SIZE + TFTP_OPCODE_SIZE + TFTP_BLOCKNO_SIZE); // Start of block data
				uint16_t offset = 0; // Block offset


				// Set the return code before packetLength gets rounded up
				if(packetLength < TFTP_DATA_SIZE) returnCode = FINAL_ACK;
    7458:	01 15       	cp	r16, r1
    745a:	f2 e0       	ldi	r31, 0x02	; 2
    745c:	1f 07       	cpc	r17, r31
    745e:	18 f4       	brcc	.+6      	; 0x7466 <processPacket+0x15e>
    7460:	a4 e0       	ldi	r26, 0x04	; 4
    7462:	da 2e       	mov	r13, r26
    7464:	05 c0       	rjmp	.+10     	; 0x7470 <processPacket+0x168>
				else returnCode = ACK;
    7466:	f2 e0       	ldi	r31, 0x02	; 2
    7468:	df 2e       	mov	r13, r31
    746a:	02 c0       	rjmp	.+4      	; 0x7470 <processPacket+0x168>

				// Round up packet length to a full flash sector size
				while(packetLength % SPM_PAGESIZE) packetLength++;
    746c:	0f 5f       	subi	r16, 0xFF	; 255
    746e:	1f 4f       	sbci	r17, 0xFF	; 255
    7470:	c8 01       	movw	r24, r16
    7472:	8f 77       	andi	r24, 0x7F	; 127
    7474:	99 27       	eor	r25, r25
    7476:	89 2b       	or	r24, r25
    7478:	c9 f7       	brne	.-14     	; 0x746c <processPacket+0x164>
#ifdef _DEBUG_TFTP
				traceln("Tftp: Packet length adjusted to ");
				tracenum(packetLength);
#endif
				if(writeAddr == 0) {
    747a:	45 2b       	or	r20, r21
    747c:	46 2b       	or	r20, r22
    747e:	47 2b       	or	r20, r23
    7480:	31 f4       	brne	.+12     	; 0x748e <processPacket+0x186>
					// First sector - validate
					if(!validImage(pageBase)) {
    7482:	ce 01       	movw	r24, r28
    7484:	0d 96       	adiw	r24, 0x0d	; 13
    7486:	19 d1       	rcall	.+562    	; 0x76ba <validImage>
    7488:	88 23       	and	r24, r24
    748a:	09 f4       	brne	.+2      	; 0x748e <processPacket+0x186>
    748c:	53 c0       	rjmp	.+166    	; 0x7534 <processPacket+0x22c>
#ifdef _DEBUG_TFTP
				traceln("Tftp: Writing data from address ");
				tracenum(writeAddr);
#endif

				uint8_t* pageBase = buffer + (UDP_HEADER_SIZE + TFTP_OPCODE_SIZE + TFTP_BLOCKNO_SIZE); // Start of block data
    748e:	de 01       	movw	r26, r28
    7490:	1d 96       	adiw	r26, 0x0d	; 13
#endif
					}
				}

				// Flash packets
				for(offset = 0; offset < packetLength;) {
    7492:	20 e0       	ldi	r18, 0x00	; 0
    7494:	30 e0       	ldi	r19, 0x00	; 0
					uint16_t writeValue = (pageBase[offset]) | (pageBase[offset + 1] << 8);
					boot_page_fill(writeAddr + offset, writeValue);
    7496:	81 e0       	ldi	r24, 0x01	; 1
						tracenum(writeAddr + offset);
					}
#endif
					offset += 2;
					if(offset % SPM_PAGESIZE == 0) {
						boot_page_erase(writeAddr + offset - SPM_PAGESIZE);
    7498:	93 e0       	ldi	r25, 0x03	; 3
						boot_spm_busy_wait();
						boot_page_write(writeAddr + offset - SPM_PAGESIZE);
    749a:	65 e0       	ldi	r22, 0x05	; 5
						boot_spm_busy_wait();
#if defined(RWWSRE)
						// Reenable read access to flash
						boot_rww_enable();
    749c:	71 e1       	ldi	r23, 0x11	; 17
#endif
					}
				}

				// Flash packets
				for(offset = 0; offset < packetLength;) {
    749e:	2a c0       	rjmp	.+84     	; 0x74f4 <processPacket+0x1ec>

#ifdef _DEBUG_TFTP
uint8_t processPacket(uint16_t packetSize)
{
#else
uint8_t processPacket()
    74a0:	e1 e0       	ldi	r30, 0x01	; 1
    74a2:	f0 e0       	ldi	r31, 0x00	; 0
    74a4:	ec 0f       	add	r30, r28
    74a6:	fd 1f       	adc	r31, r29
    74a8:	e2 0f       	add	r30, r18
    74aa:	f3 1f       	adc	r31, r19
					}
				}

				// Flash packets
				for(offset = 0; offset < packetLength;) {
					uint16_t writeValue = (pageBase[offset]) | (pageBase[offset + 1] << 8);
    74ac:	45 85       	ldd	r20, Z+13	; 0x0d
    74ae:	50 e0       	ldi	r21, 0x00	; 0
    74b0:	54 2f       	mov	r21, r20
    74b2:	44 27       	eor	r20, r20
    74b4:	ec 91       	ld	r30, X
    74b6:	4e 2b       	or	r20, r30
					boot_page_fill(writeAddr + offset, writeValue);
    74b8:	f7 01       	movw	r30, r14
    74ba:	0a 01       	movw	r0, r20
    74bc:	87 bf       	out	0x37, r24	; 55
    74be:	e8 95       	spm
    74c0:	11 24       	eor	r1, r1
						tracenum(writeValue);
						trace(" at offset ");
						tracenum(writeAddr + offset);
					}
#endif
					offset += 2;
    74c2:	2e 5f       	subi	r18, 0xFE	; 254
    74c4:	3f 4f       	sbci	r19, 0xFF	; 255
					if(offset % SPM_PAGESIZE == 0) {
    74c6:	a9 01       	movw	r20, r18
    74c8:	4f 77       	andi	r20, 0x7F	; 127
    74ca:	55 27       	eor	r21, r21
    74cc:	45 2b       	or	r20, r21
    74ce:	71 f4       	brne	.+28     	; 0x74ec <processPacket+0x1e4>
						boot_page_erase(writeAddr + offset - SPM_PAGESIZE);
    74d0:	ee 57       	subi	r30, 0x7E	; 126
    74d2:	f1 09       	sbc	r31, r1
    74d4:	97 bf       	out	0x37, r25	; 55
    74d6:	e8 95       	spm
						boot_spm_busy_wait();
    74d8:	07 b6       	in	r0, 0x37	; 55
    74da:	00 fc       	sbrc	r0, 0
    74dc:	fd cf       	rjmp	.-6      	; 0x74d8 <processPacket+0x1d0>
						boot_page_write(writeAddr + offset - SPM_PAGESIZE);
    74de:	67 bf       	out	0x37, r22	; 55
    74e0:	e8 95       	spm
						boot_spm_busy_wait();
    74e2:	07 b6       	in	r0, 0x37	; 55
    74e4:	00 fc       	sbrc	r0, 0
    74e6:	fd cf       	rjmp	.-6      	; 0x74e2 <processPacket+0x1da>
#if defined(RWWSRE)
						// Reenable read access to flash
						boot_rww_enable();
    74e8:	77 bf       	out	0x37, r23	; 55
    74ea:	e8 95       	spm
    74ec:	12 96       	adiw	r26, 0x02	; 2
    74ee:	f2 e0       	ldi	r31, 0x02	; 2
    74f0:	ef 0e       	add	r14, r31
    74f2:	f1 1c       	adc	r15, r1
#endif
					}
				}

				// Flash packets
				for(offset = 0; offset < packetLength;) {
    74f4:	20 17       	cp	r18, r16
    74f6:	31 07       	cpc	r19, r17
    74f8:	98 f2       	brcs	.-90     	; 0x74a0 <processPacket+0x198>
						boot_rww_enable();
#endif
					}
				}

				if(returnCode == FINAL_ACK) {
    74fa:	24 e0       	ldi	r18, 0x04	; 4
    74fc:	d2 12       	cpse	r13, r18
    74fe:	1c c0       	rjmp	.+56     	; 0x7538 <processPacket+0x230>
					// Hand over to application
#ifdef _VERBOSE
					traceln("Tftp: Flash is complete");
#endif
					// Flag the image as valid since we received the last packet
					eeprom_write_byte(EEPROM_IMG_STAT, EEPROM_IMG_OK_VALUE);
    7500:	6b eb       	ldi	r22, 0xBB	; 187
    7502:	82 e0       	ldi	r24, 0x02	; 2
    7504:	90 e0       	ldi	r25, 0x00	; 0
    7506:	64 d2       	rcall	.+1224   	; 0x79d0 <__eewr_byte_m328p>
    7508:	17 c0       	rjmp	.+46     	; 0x7538 <processPacket+0x230>
		default:
#ifdef _DEBUG_TFTP
			traceln("Tftp: Invalid opcode ");
			tracenum(tftpOpcode);
#endif
			netWriteReg(REG_S3_CR, CR_RECV);
    750a:	60 e4       	ldi	r22, 0x40	; 64
    750c:	81 e0       	ldi	r24, 0x01	; 1
    750e:	97 e0       	ldi	r25, 0x07	; 7
    7510:	39 de       	rcall	.-910    	; 0x7184 <netWriteReg>
			netWriteReg(REG_S3_CR, CR_CLOSE);
    7512:	60 e1       	ldi	r22, 0x10	; 16
    7514:	81 e0       	ldi	r24, 0x01	; 1
    7516:	97 e0       	ldi	r25, 0x07	; 7
    7518:	35 de       	rcall	.-918    	; 0x7184 <netWriteReg>
			sockInit(tftpPort);
    751a:	80 91 24 01 	lds	r24, 0x0124
    751e:	90 91 25 01 	lds	r25, 0x0125
    7522:	d2 de       	rcall	.-604    	; 0x72c8 <sockInit>
			 * It can be done by reinitializig the tftpd or
			 * by resetting the device. I should find out which is best...
			 * Right now it is being done by resetting the timer if we have a
			 * data packet. */
			// Invalid - return error
			returnCode = ERROR_INVALID;
    7524:	dd 24       	eor	r13, r13
    7526:	d3 94       	inc	r13
			break;
    7528:	07 c0       	rjmp	.+14     	; 0x7538 <processPacket+0x230>
	tracenum(tftpOpcode);
	trace(" and data length ");
	tracenum(tftpDataLen - (TFTP_OPCODE_SIZE + TFTP_BLOCKNO_SIZE));
#endif

	uint8_t returnCode = ERROR_UNKNOWN;
    752a:	d1 2c       	mov	r13, r1
    752c:	05 c0       	rjmp	.+10     	; 0x7538 <processPacket+0x230>
				// Flash is full - abort with an error before a bootloader overwrite occurs
				// Application is now corrupt, so do not hand over.
#ifdef _VERBOSE
				traceln("Tftp: Flash is full");
#endif
				returnCode = ERROR_FULL;
    752e:	93 e0       	ldi	r25, 0x03	; 3
    7530:	d9 2e       	mov	r13, r25
    7532:	02 c0       	rjmp	.+4      	; 0x7538 <processPacket+0x230>
				tracenum(packetLength);
#endif
				if(writeAddr == 0) {
					// First sector - validate
					if(!validImage(pageBase)) {
						returnCode = INVALID_IMAGE;
    7534:	85 e0       	ldi	r24, 0x05	; 5
    7536:	d8 2e       	mov	r13, r24
			returnCode = ERROR_INVALID;
			break;

	}
	return(returnCode);
}
    7538:	8d 2d       	mov	r24, r13
    753a:	c4 5f       	subi	r28, 0xF4	; 244
    753c:	dd 4f       	sbci	r29, 0xFD	; 253
    753e:	de bf       	out	0x3e, r29	; 62
    7540:	cd bf       	out	0x3d, r28	; 61
    7542:	df 91       	pop	r29
    7544:	cf 91       	pop	r28
    7546:	1f 91       	pop	r17
    7548:	0f 91       	pop	r16
    754a:	ff 90       	pop	r15
    754c:	ef 90       	pop	r14
    754e:	df 90       	pop	r13
    7550:	cf 90       	pop	r12
    7552:	08 95       	ret

00007554 <sendResponse>:


void sendResponse(uint16_t response)
{
    7554:	bf 92       	push	r11
    7556:	cf 92       	push	r12
    7558:	df 92       	push	r13
    755a:	ef 92       	push	r14
    755c:	ff 92       	push	r15
    755e:	0f 93       	push	r16
    7560:	1f 93       	push	r17
    7562:	cf 93       	push	r28
    7564:	df 93       	push	r29
    7566:	cd b7       	in	r28, 0x3d	; 61
    7568:	de b7       	in	r29, 0x3e	; 62
    756a:	c4 56       	subi	r28, 0x64	; 100
    756c:	d1 09       	sbc	r29, r1
    756e:	de bf       	out	0x3e, r29	; 62
    7570:	cd bf       	out	0x3d, r28	; 61
    7572:	8c 01       	movw	r16, r24
	uint8_t txBuffer[100];
	uint8_t* txPtr = txBuffer;
	uint8_t packetLength;
	uint16_t writePointer;

	writePointer = netReadWord(REG_S3_TX_WR0) + S3_TX_START;
    7574:	84 e2       	ldi	r24, 0x24	; 36
    7576:	97 e0       	ldi	r25, 0x07	; 7
    7578:	38 de       	rcall	.-912    	; 0x71ea <netReadWord>
    757a:	98 5a       	subi	r25, 0xA8	; 168
    757c:	7c 01       	movw	r14, r24
	switch(response) {
    757e:	02 30       	cpi	r16, 0x02	; 2
    7580:	11 05       	cpc	r17, r1
    7582:	59 f1       	breq	.+86     	; 0x75da <sendResponse+0x86>
    7584:	20 f4       	brcc	.+8      	; 0x758e <sendResponse+0x3a>
    7586:	01 30       	cpi	r16, 0x01	; 1
    7588:	11 05       	cpc	r17, r1
    758a:	39 f4       	brne	.+14     	; 0x759a <sendResponse+0x46>
    758c:	14 c0       	rjmp	.+40     	; 0x75b6 <sendResponse+0x62>
    758e:	03 30       	cpi	r16, 0x03	; 3
    7590:	11 05       	cpc	r17, r1
    7592:	d1 f0       	breq	.+52     	; 0x75c8 <sendResponse+0x74>
    7594:	04 30       	cpi	r16, 0x04	; 4
    7596:	11 05       	cpc	r17, r1
    7598:	01 f1       	breq	.+64     	; 0x75da <sendResponse+0x86>
		default:

		case ERROR_UNKNOWN:
			// Send unknown error packet
			packetLength = TFTP_UNKNOWN_ERROR_LEN;
			memcpy_P(txBuffer, tftp_unknown_error_packet, packetLength);
    759a:	4a e0       	ldi	r20, 0x0A	; 10
    759c:	50 e0       	ldi	r21, 0x00	; 0
    759e:	60 e8       	ldi	r22, 0x80	; 128
    75a0:	70 e7       	ldi	r23, 0x70	; 112
    75a2:	ce 01       	movw	r24, r28
    75a4:	01 96       	adiw	r24, 0x01	; 1
    75a6:	03 d2       	rcall	.+1030   	; 0x79ae <memcpy_P>
	switch(response) {
		default:

		case ERROR_UNKNOWN:
			// Send unknown error packet
			packetLength = TFTP_UNKNOWN_ERROR_LEN;
    75a8:	8a e0       	ldi	r24, 0x0A	; 10
	}

	txPtr = txBuffer;
	while(packetLength--) {
		netWriteReg(writePointer++, *txPtr++);
		if(writePointer == S3_TX_END) writePointer = S3_TX_START;
    75aa:	8e 01       	movw	r16, r28
    75ac:	0f 5f       	subi	r16, 0xFF	; 255
    75ae:	1f 4f       	sbci	r17, 0xFF	; 255
	}
	return(returnCode);
}


void sendResponse(uint16_t response)
    75b0:	b8 2e       	mov	r11, r24
    75b2:	b0 0e       	add	r11, r16
    75b4:	2e c0       	rjmp	.+92     	; 0x7612 <sendResponse+0xbe>
			break;

		case ERROR_INVALID:
			// Send invalid opcode packet
			packetLength = TFTP_OPCODE_ERROR_LEN;
			memcpy_P(txBuffer, tftp_opcode_error_packet, packetLength);
    75b6:	4c e0       	ldi	r20, 0x0C	; 12
    75b8:	50 e0       	ldi	r21, 0x00	; 0
    75ba:	65 e9       	ldi	r22, 0x95	; 149
    75bc:	70 e7       	ldi	r23, 0x70	; 112
    75be:	ce 01       	movw	r24, r28
    75c0:	01 96       	adiw	r24, 0x01	; 1
    75c2:	f5 d1       	rcall	.+1002   	; 0x79ae <memcpy_P>
			memcpy_P(txBuffer, tftp_unknown_error_packet, packetLength);
			break;

		case ERROR_INVALID:
			// Send invalid opcode packet
			packetLength = TFTP_OPCODE_ERROR_LEN;
    75c4:	8c e0       	ldi	r24, 0x0C	; 12
			memcpy_P(txBuffer, tftp_opcode_error_packet, packetLength);
			break;
    75c6:	f1 cf       	rjmp	.-30     	; 0x75aa <sendResponse+0x56>

		case ERROR_FULL:
			// Send unknown error packet
			packetLength = TFTP_FULL_ERROR_LEN;
			memcpy_P(txBuffer, tftp_full_error_packet, packetLength);
    75c8:	49 e0       	ldi	r20, 0x09	; 9
    75ca:	50 e0       	ldi	r21, 0x00	; 0
    75cc:	6b e8       	ldi	r22, 0x8B	; 139
    75ce:	70 e7       	ldi	r23, 0x70	; 112
    75d0:	ce 01       	movw	r24, r28
    75d2:	01 96       	adiw	r24, 0x01	; 1
    75d4:	ec d1       	rcall	.+984    	; 0x79ae <memcpy_P>
			memcpy_P(txBuffer, tftp_opcode_error_packet, packetLength);
			break;

		case ERROR_FULL:
			// Send unknown error packet
			packetLength = TFTP_FULL_ERROR_LEN;
    75d6:	89 e0       	ldi	r24, 0x09	; 9
			memcpy_P(txBuffer, tftp_full_error_packet, packetLength);
			break;
    75d8:	e8 cf       	rjmp	.-48     	; 0x75aa <sendResponse+0x56>
		case FINAL_ACK:
#ifdef _DEBUG_TFTP
			if(response == FINAL_ACK) traceln("Tftp: Sent Final ACK ");
#endif
			packetLength = 4;
			*txPtr++ = TFTP_OPCODE_ACK >> 8;
    75da:	19 82       	std	Y+1, r1	; 0x01
			*txPtr++ = TFTP_OPCODE_ACK & 0xff;
    75dc:	84 e0       	ldi	r24, 0x04	; 4
    75de:	8a 83       	std	Y+2, r24	; 0x02
			// lastPacket is block code
			*txPtr++ = lastPacket >> 8;
    75e0:	80 91 1e 01 	lds	r24, 0x011E
    75e4:	90 91 1f 01 	lds	r25, 0x011F
    75e8:	9b 83       	std	Y+3, r25	; 0x03
			*txPtr = lastPacket & 0xff;
    75ea:	8c 83       	std	Y+4, r24	; 0x04
#endif
		case FINAL_ACK:
#ifdef _DEBUG_TFTP
			if(response == FINAL_ACK) traceln("Tftp: Sent Final ACK ");
#endif
			packetLength = 4;
    75ec:	84 e0       	ldi	r24, 0x04	; 4
			*txPtr++ = TFTP_OPCODE_ACK >> 8;
			*txPtr++ = TFTP_OPCODE_ACK & 0xff;
			// lastPacket is block code
			*txPtr++ = lastPacket >> 8;
			*txPtr = lastPacket & 0xff;
			break;
    75ee:	dd cf       	rjmp	.-70     	; 0x75aa <sendResponse+0x56>
	}

	txPtr = txBuffer;
	while(packetLength--) {
		netWriteReg(writePointer++, *txPtr++);
    75f0:	f8 01       	movw	r30, r16
    75f2:	61 91       	ld	r22, Z+
    75f4:	8f 01       	movw	r16, r30
    75f6:	67 01       	movw	r12, r14
    75f8:	ff ef       	ldi	r31, 0xFF	; 255
    75fa:	cf 1a       	sub	r12, r31
    75fc:	df 0a       	sbc	r13, r31
    75fe:	c7 01       	movw	r24, r14
    7600:	c1 dd       	rcall	.-1150   	; 0x7184 <netWriteReg>
		if(writePointer == S3_TX_END) writePointer = S3_TX_START;
    7602:	c1 14       	cp	r12, r1
    7604:	80 e6       	ldi	r24, 0x60	; 96
    7606:	d8 06       	cpc	r13, r24
    7608:	19 f4       	brne	.+6      	; 0x7610 <sendResponse+0xbc>
    760a:	c1 2c       	mov	r12, r1
    760c:	58 e5       	ldi	r21, 0x58	; 88
    760e:	d5 2e       	mov	r13, r21
    7610:	76 01       	movw	r14, r12
			*txPtr = lastPacket & 0xff;
			break;
	}

	txPtr = txBuffer;
	while(packetLength--) {
    7612:	b0 12       	cpse	r11, r16
    7614:	ed cf       	rjmp	.-38     	; 0x75f0 <sendResponse+0x9c>
		netWriteReg(writePointer++, *txPtr++);
		if(writePointer == S3_TX_END) writePointer = S3_TX_START;
	}
	netWriteWord(REG_S3_TX_WR0, writePointer - S3_TX_START);
    7616:	b7 01       	movw	r22, r14
    7618:	78 55       	subi	r23, 0x58	; 88
    761a:	84 e2       	ldi	r24, 0x24	; 36
    761c:	97 e0       	ldi	r25, 0x07	; 7
    761e:	f9 dd       	rcall	.-1038   	; 0x7212 <netWriteWord>
	netWriteReg(REG_S3_CR, CR_SEND);
    7620:	60 e2       	ldi	r22, 0x20	; 32
    7622:	81 e0       	ldi	r24, 0x01	; 1
    7624:	97 e0       	ldi	r25, 0x07	; 7
    7626:	ae dd       	rcall	.-1188   	; 0x7184 <netWriteReg>
	while(netReadReg(REG_S3_CR));
    7628:	81 e0       	ldi	r24, 0x01	; 1
    762a:	97 e0       	ldi	r25, 0x07	; 7
    762c:	c4 dd       	rcall	.-1144   	; 0x71b6 <netReadReg>
    762e:	81 11       	cpse	r24, r1
    7630:	fb cf       	rjmp	.-10     	; 0x7628 <sendResponse+0xd4>
#ifdef _VERBOSE
	traceln("Tftp: Response sent");
#endif
}
    7632:	cc 59       	subi	r28, 0x9C	; 156
    7634:	df 4f       	sbci	r29, 0xFF	; 255
    7636:	de bf       	out	0x3e, r29	; 62
    7638:	cd bf       	out	0x3d, r28	; 61
    763a:	df 91       	pop	r29
    763c:	cf 91       	pop	r28
    763e:	1f 91       	pop	r17
    7640:	0f 91       	pop	r16
    7642:	ff 90       	pop	r15
    7644:	ef 90       	pop	r14
    7646:	df 90       	pop	r13
    7648:	cf 90       	pop	r12
    764a:	bf 90       	pop	r11
    764c:	08 95       	ret

0000764e <tftpInit>:
 * Initializes the network controller
 */
void tftpInit()
{
	// Open socket
	sockInit(TFTP_PORT);
    764e:	85 e4       	ldi	r24, 0x45	; 69
    7650:	90 e0       	ldi	r25, 0x00	; 0
    7652:	3a ce       	rjmp	.-908    	; 0x72c8 <sockInit>

00007654 <tftpPoll>:

/**
 * Looks for a connection
 */
uint8_t tftpPoll()
{
    7654:	0f 93       	push	r16
    7656:	1f 93       	push	r17
    7658:	cf 93       	push	r28
    765a:	df 93       	push	r29
	uint8_t response = ACK;
	// Get the size of the recieved data
	//uint16_t packetSize = netReadWord(REG_S3_RX_RSR0);
	uint16_t packetSize = 0, incSize = 0;
    765c:	c0 e0       	ldi	r28, 0x00	; 0
    765e:	d0 e0       	ldi	r29, 0x00	; 0

	do {
		incSize = netReadWord(REG_S3_RX_RSR0);
    7660:	86 e2       	ldi	r24, 0x26	; 38
    7662:	97 e0       	ldi	r25, 0x07	; 7
    7664:	c2 dd       	rcall	.-1148   	; 0x71ea <netReadWord>
    7666:	8c 01       	movw	r16, r24
		if (incSize != 0) {
    7668:	00 97       	sbiw	r24, 0x00	; 0
    766a:	69 f0       	breq	.+26     	; 0x7686 <tftpPoll+0x32>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
    766c:	2f ef       	ldi	r18, 0xFF	; 255
    766e:	80 e7       	ldi	r24, 0x70	; 112
    7670:	92 e0       	ldi	r25, 0x02	; 2
    7672:	21 50       	subi	r18, 0x01	; 1
    7674:	80 40       	sbci	r24, 0x00	; 0
    7676:	90 40       	sbci	r25, 0x00	; 0
    7678:	e1 f7       	brne	.-8      	; 0x7672 <tftpPoll+0x1e>
    767a:	00 c0       	rjmp	.+0      	; 0x767c <tftpPoll+0x28>
    767c:	00 00       	nop
			_delay_ms(50);
			packetSize = netReadWord(REG_S3_RX_RSR0);
    767e:	86 e2       	ldi	r24, 0x26	; 38
    7680:	97 e0       	ldi	r25, 0x07	; 7
    7682:	b3 dd       	rcall	.-1178   	; 0x71ea <netReadWord>
    7684:	ec 01       	movw	r28, r24
		}
	}
	while (packetSize != incSize);
    7686:	c0 17       	cp	r28, r16
    7688:	d1 07       	cpc	r29, r17
    768a:	51 f7       	brne	.-44     	; 0x7660 <tftpPoll+0xc>

	if(packetSize) {
    768c:	cd 2b       	or	r28, r29
    768e:	11 f4       	brne	.+4      	; 0x7694 <tftpPoll+0x40>
		netWriteReg(REG_S3_CR, CR_CLOSE);
		// Complete
		return(0);
	}
	// Tftp continues
	return(1);
    7690:	81 e0       	ldi	r24, 0x01	; 1
    7692:	0e c0       	rjmp	.+28     	; 0x76b0 <tftpPoll+0x5c>
		}
	}
	while (packetSize != incSize);

	if(packetSize) {
		tftpFlashing = TRUE;
    7694:	81 e0       	ldi	r24, 0x01	; 1
    7696:	80 93 27 01 	sts	0x0127, r24
		// Process Packet and get TFTP response code
#ifdef _DEBUG_TFTP
		packetSize = netReadWord(REG_S3_RX_RSR0);
		response = processPacket(packetSize);
#else
		response = processPacket();
    769a:	36 de       	rcall	.-916    	; 0x7308 <processPacket>
    769c:	c8 2f       	mov	r28, r24
#endif
		// Send the response
		sendResponse(response);
    769e:	90 e0       	ldi	r25, 0x00	; 0
    76a0:	59 df       	rcall	.-334    	; 0x7554 <sendResponse>
	}
	if(response == FINAL_ACK) {
    76a2:	c4 30       	cpi	r28, 0x04	; 4
    76a4:	a9 f7       	brne	.-22     	; 0x7690 <tftpPoll+0x3c>
		netWriteReg(REG_S3_CR, CR_CLOSE);
    76a6:	60 e1       	ldi	r22, 0x10	; 16
    76a8:	81 e0       	ldi	r24, 0x01	; 1
    76aa:	97 e0       	ldi	r25, 0x07	; 7
    76ac:	6b dd       	rcall	.-1322   	; 0x7184 <netWriteReg>
		// Complete
		return(0);
    76ae:	80 e0       	ldi	r24, 0x00	; 0
	}
	// Tftp continues
	return(1);
}
    76b0:	df 91       	pop	r29
    76b2:	cf 91       	pop	r28
    76b4:	1f 91       	pop	r17
    76b6:	0f 91       	pop	r16
    76b8:	08 95       	ret

000076ba <validImage>:
#include "debug.h"
#include "serial.h"


uint8_t validImage(uint8_t* base)
{
    76ba:	20 e0       	ldi	r18, 0x00	; 0
    76bc:	30 e0       	ldi	r19, 0x00	; 0
#include "validate.h"
#include "debug.h"
#include "serial.h"


uint8_t validImage(uint8_t* base)
    76be:	fc 01       	movw	r30, r24
    76c0:	e2 0f       	add	r30, r18
    76c2:	f3 1f       	adc	r31, r19
	/* Check that a jump table is present in the first flash sector */
	uint8_t i;
	for(i = 0; i < 0x34; i += 4) {
		// For each vector, check it is of the form:
		// 0x0C 0x94 0xWX 0xYZ  ; JMP 0xWXYZ
		if(base[i] != 0x0c) {
    76c4:	40 81       	ld	r20, Z
    76c6:	4c 30       	cpi	r20, 0x0C	; 12
    76c8:	51 f4       	brne	.+20     	; 0x76de <validImage+0x24>
			tracenum(base[i]);
			trace(" instead of 0x0C");
#endif
			return(0);
		}
		if(base[i + 1] != 0x94) {
    76ca:	41 81       	ldd	r20, Z+1	; 0x01
    76cc:	44 39       	cpi	r20, 0x94	; 148
    76ce:	39 f4       	brne	.+14     	; 0x76de <validImage+0x24>
    76d0:	2c 5f       	subi	r18, 0xFC	; 252
    76d2:	3f 4f       	sbci	r19, 0xFF	; 255

uint8_t validImage(uint8_t* base)
{
	/* Check that a jump table is present in the first flash sector */
	uint8_t i;
	for(i = 0; i < 0x34; i += 4) {
    76d4:	24 33       	cpi	r18, 0x34	; 52
    76d6:	31 05       	cpc	r19, r1
    76d8:	91 f7       	brne	.-28     	; 0x76be <validImage+0x4>
		}
	}
#ifdef _DEBUG_VALD
	traceln("Vald: Valid image");
#endif
	return(1);
    76da:	81 e0       	ldi	r24, 0x01	; 1
    76dc:	08 95       	ret
			tracenum(i);
			trace(" with ");
			tracenum(base[i]);
			trace(" instead of 0x0C");
#endif
			return(0);
    76de:	80 e0       	ldi	r24, 0x00	; 0
	}
#ifdef _DEBUG_VALD
	traceln("Vald: Valid image");
#endif
	return(1);
}
    76e0:	08 95       	ret

000076e2 <watchdogDisable>:
 */
uint8_t watchdogDisable(void)
{
	uint8_t mcusr_mirror;

	mcusr_mirror = MCUSR;
    76e2:	84 b7       	in	r24, 0x34	; 52
	MCUSR = 0;
    76e4:	14 be       	out	0x34, r1	; 52
	wdt_disable();
    76e6:	98 e1       	ldi	r25, 0x18	; 24
    76e8:	0f b6       	in	r0, 0x3f	; 63
    76ea:	f8 94       	cli
    76ec:	90 93 60 00 	sts	0x0060, r25
    76f0:	10 92 60 00 	sts	0x0060, r1
    76f4:	0f be       	out	0x3f, r0	; 63

	return(mcusr_mirror);
}
    76f6:	08 95       	ret

000076f8 <watchdogReset>:

void watchdogReset(void)
{
	wdt_reset();
    76f8:	a8 95       	wdr
    76fa:	08 95       	ret

000076fc <watchdogConfig>:
}

void watchdogConfig(uint8_t x)
{
	WDTCSR = _BV(WDCE) | _BV(WDE);
    76fc:	e0 e6       	ldi	r30, 0x60	; 96
    76fe:	f0 e0       	ldi	r31, 0x00	; 0
    7700:	98 e1       	ldi	r25, 0x18	; 24
    7702:	90 83       	st	Z, r25
	WDTCSR = x;
    7704:	80 83       	st	Z, r24
    7706:	08 95       	ret

00007708 <verifySpace>:
uint8_t  length;


void verifySpace()
{
	if(getch() != CRC_EOP) {
    7708:	11 d1       	rcall	.+546    	; 0x792c <getch>
    770a:	80 32       	cpi	r24, 0x20	; 32
    770c:	19 f0       	breq	.+6      	; 0x7714 <verifySpace+0xc>
		watchdogConfig(WATCHDOG_16MS);	// shorten WD timeout
    770e:	88 e0       	ldi	r24, 0x08	; 8
    7710:	f5 df       	rcall	.-22     	; 0x76fc <watchdogConfig>
    7712:	ff cf       	rjmp	.-2      	; 0x7712 <verifySpace+0xa>
		while(1)						// and busy-loop so that WD causes
			;							// a reset and app start.
	}
	putch(STK_INSYNC);
    7714:	84 e1       	ldi	r24, 0x14	; 20
    7716:	f7 c0       	rjmp	.+494    	; 0x7906 <putch>

00007718 <getNch>:
}


void getNch(uint8_t count)
{
    7718:	cf 93       	push	r28
    771a:	c8 2f       	mov	r28, r24
	do getch();
    771c:	07 d1       	rcall	.+526    	; 0x792c <getch>
	while(--count);
    771e:	c1 50       	subi	r28, 0x01	; 1
    7720:	e9 f7       	brne	.-6      	; 0x771c <getNch+0x4>
	verifySpace();
}
    7722:	cf 91       	pop	r28

void getNch(uint8_t count)
{
	do getch();
	while(--count);
	verifySpace();
    7724:	f1 cf       	rjmp	.-30     	; 0x7708 <verifySpace>

00007726 <proccessCommand>:
}


uint8_t proccessCommand()
{
    7726:	0f 93       	push	r16
    7728:	1f 93       	push	r17
    772a:	cf 93       	push	r28
    772c:	df 93       	push	r29
    772e:	cd b7       	in	r28, 0x3d	; 61
    7730:	de b7       	in	r29, 0x3e	; 62
    7732:	c1 50       	subi	r28, 0x01	; 1
    7734:	d1 40       	sbci	r29, 0x01	; 1
    7736:	de bf       	out	0x3e, r29	; 62
    7738:	cd bf       	out	0x3d, r28	; 61
	uint8_t ch;

	ch = getch();
    773a:	f8 d0       	rcall	.+496    	; 0x792c <getch>

	if(ch == STK_GET_PARAMETER) {
    773c:	81 34       	cpi	r24, 0x41	; 65
    773e:	a9 f4       	brne	.+42     	; 0x776a <proccessCommand+0x44>
		unsigned char which = getch();
    7740:	f5 d0       	rcall	.+490    	; 0x792c <getch>
		verifySpace();
    7742:	cf 5f       	subi	r28, 0xFF	; 255
    7744:	de 4f       	sbci	r29, 0xFE	; 254
    7746:	88 83       	st	Y, r24
    7748:	c1 50       	subi	r28, 0x01	; 1
    774a:	d1 40       	sbci	r29, 0x01	; 1
    774c:	dd df       	rcall	.-70     	; 0x7708 <verifySpace>
		if(which == 0x82) {
    774e:	cf 5f       	subi	r28, 0xFF	; 255
    7750:	de 4f       	sbci	r29, 0xFE	; 254
    7752:	88 81       	ld	r24, Y
    7754:	c1 50       	subi	r28, 0x01	; 1
    7756:	d1 40       	sbci	r29, 0x01	; 1
    7758:	82 38       	cpi	r24, 0x82	; 130
    775a:	11 f4       	brne	.+4      	; 0x7760 <proccessCommand+0x3a>
			/*
			 * Send tftpboot version as "minor SW version"
			 */
			putch(TFTPBOOT_MINVER);
    775c:	83 e0       	ldi	r24, 0x03	; 3
    775e:	03 c0       	rjmp	.+6      	; 0x7766 <proccessCommand+0x40>
		} else if(which == 0x81) {
    7760:	81 38       	cpi	r24, 0x81	; 129
    7762:	e1 f7       	brne	.-8      	; 0x775c <proccessCommand+0x36>
			putch(TFTPBOOT_MAJVER);
    7764:	80 e0       	ldi	r24, 0x00	; 0
    7766:	cf d0       	rcall	.+414    	; 0x7906 <putch>
    7768:	aa c0       	rjmp	.+340    	; 0x78be <proccessCommand+0x198>
			 * GET PARAMETER returns a generic 0x03 reply for
			 * other parameters - enough to keep Avrdude happy
			 */
			putch(0x03);
		}
	} else if(ch == STK_SET_DEVICE) {
    776a:	82 34       	cpi	r24, 0x42	; 66
    776c:	11 f4       	brne	.+4      	; 0x7772 <proccessCommand+0x4c>
		// SET DEVICE is ignored
		getNch(20);
    776e:	84 e1       	ldi	r24, 0x14	; 20
    7770:	03 c0       	rjmp	.+6      	; 0x7778 <proccessCommand+0x52>
	} else if(ch == STK_SET_DEVICE_EXT) {
    7772:	85 34       	cpi	r24, 0x45	; 69
    7774:	19 f4       	brne	.+6      	; 0x777c <proccessCommand+0x56>
		// SET DEVICE EXT is ignored
		getNch(4);
    7776:	84 e0       	ldi	r24, 0x04	; 4
    7778:	cf df       	rcall	.-98     	; 0x7718 <getNch>
    777a:	a1 c0       	rjmp	.+322    	; 0x78be <proccessCommand+0x198>
	} else if(ch == STK_LOAD_ADDRESS) {
    777c:	85 35       	cpi	r24, 0x55	; 85
    777e:	69 f4       	brne	.+26     	; 0x779a <proccessCommand+0x74>
		// LOAD ADDRESS
		uint16_t newAddress;
		newAddress = getch();
    7780:	d5 d0       	rcall	.+426    	; 0x792c <getch>
    7782:	18 2f       	mov	r17, r24
		newAddress = (newAddress & 0xff) | (getch() << 8);
    7784:	d3 d0       	rcall	.+422    	; 0x792c <getch>
    7786:	21 2f       	mov	r18, r17
    7788:	30 e0       	ldi	r19, 0x00	; 0
    778a:	38 2b       	or	r19, r24
#ifdef RAMPZ
		// Transfer top bit to RAMPZ
		RAMPZ = (newAddress & 0x8000) ? 1 : 0;
#endif

		newAddress += newAddress; // Convert from word address to byte address
    778c:	22 0f       	add	r18, r18
    778e:	33 1f       	adc	r19, r19
		address = newAddress;
    7790:	30 93 21 01 	sts	0x0121, r19
    7794:	20 93 20 01 	sts	0x0120, r18
    7798:	91 c0       	rjmp	.+290    	; 0x78bc <proccessCommand+0x196>
		verifySpace();
	} else if(ch == STK_UNIVERSAL) {
    779a:	86 35       	cpi	r24, 0x56	; 86
    779c:	19 f4       	brne	.+6      	; 0x77a4 <proccessCommand+0x7e>
		// UNIVERSAL command is ignored
		getNch(4);
    779e:	84 e0       	ldi	r24, 0x04	; 4
    77a0:	bb df       	rcall	.-138    	; 0x7718 <getNch>
    77a2:	e0 cf       	rjmp	.-64     	; 0x7764 <proccessCommand+0x3e>
		putch(0x00);
	}
	/* Write memory, length is big endian and is in bytes */
	else if(ch == STK_PROG_PAGE) {
    77a4:	84 36       	cpi	r24, 0x64	; 100
    77a6:	09 f0       	breq	.+2      	; 0x77aa <proccessCommand+0x84>
    77a8:	59 c0       	rjmp	.+178    	; 0x785c <proccessCommand+0x136>
		// PROGRAM PAGE - we support flash programming only, not EEPROM
		uint8_t  buff[256];
		uint8_t* bufPtr;
		uint16_t addrPtr;

		getch();			/* getlen() */
    77aa:	c0 d0       	rcall	.+384    	; 0x792c <getch>
		length = getch();
    77ac:	bf d0       	rcall	.+382    	; 0x792c <getch>
    77ae:	80 93 28 01 	sts	0x0128, r24
		getch();
    77b2:	bc d0       	rcall	.+376    	; 0x792c <getch>

		// If we are in RWW section, immediately start page erase
		if(address < NRWWSTART) boot_page_erase((uint16_t)(void*)address);
    77b4:	e0 91 20 01 	lds	r30, 0x0120
    77b8:	f0 91 21 01 	lds	r31, 0x0121
    77bc:	e1 15       	cp	r30, r1
    77be:	80 e7       	ldi	r24, 0x70	; 112
    77c0:	f8 07       	cpc	r31, r24
    77c2:	18 f4       	brcc	.+6      	; 0x77ca <proccessCommand+0xa4>
    77c4:	83 e0       	ldi	r24, 0x03	; 3
    77c6:	87 bf       	out	0x37, r24	; 55
    77c8:	e8 95       	spm
    77ca:	8e 01       	movw	r16, r28
    77cc:	0f 5f       	subi	r16, 0xFF	; 255
    77ce:	1f 4f       	sbci	r17, 0xFF	; 255

		// While that is going on, read in page contents
		bufPtr = buff;
		do* bufPtr++ = getch();
    77d0:	ad d0       	rcall	.+346    	; 0x792c <getch>
    77d2:	f8 01       	movw	r30, r16
    77d4:	81 93       	st	Z+, r24
    77d6:	8f 01       	movw	r16, r30
		while(--length);
    77d8:	80 91 28 01 	lds	r24, 0x0128
    77dc:	81 50       	subi	r24, 0x01	; 1
    77de:	80 93 28 01 	sts	0x0128, r24
    77e2:	81 11       	cpse	r24, r1
    77e4:	f5 cf       	rjmp	.-22     	; 0x77d0 <proccessCommand+0xaa>

		// If we are in NRWW section, page erase has to be delayed until now.
		// Todo: Take RAMPZ into account
		if(address >= NRWWSTART) boot_page_erase((uint16_t)(void*)address);
    77e6:	e0 91 20 01 	lds	r30, 0x0120
    77ea:	f0 91 21 01 	lds	r31, 0x0121
    77ee:	e1 15       	cp	r30, r1
    77f0:	80 e7       	ldi	r24, 0x70	; 112
    77f2:	f8 07       	cpc	r31, r24
    77f4:	18 f0       	brcs	.+6      	; 0x77fc <proccessCommand+0xd6>
    77f6:	83 e0       	ldi	r24, 0x03	; 3
    77f8:	87 bf       	out	0x37, r24	; 55
    77fa:	e8 95       	spm

		// Read command terminator, start reply
		verifySpace();
    77fc:	85 df       	rcall	.-246    	; 0x7708 <verifySpace>

		// If only a partial page is to be programmed, the erase might not be complete.
		// So check that here
		boot_spm_busy_wait();
    77fe:	07 b6       	in	r0, 0x37	; 55
    7800:	00 fc       	sbrc	r0, 0
    7802:	fd cf       	rjmp	.-6      	; 0x77fe <proccessCommand+0xd8>

		// Copy buffer into programming buffer
		bufPtr = buff;
		addrPtr = (uint16_t)(void*)address;
    7804:	40 91 20 01 	lds	r20, 0x0120
    7808:	50 91 21 01 	lds	r21, 0x0121
		// If only a partial page is to be programmed, the erase might not be complete.
		// So check that here
		boot_spm_busy_wait();

		// Copy buffer into programming buffer
		bufPtr = buff;
    780c:	29 81       	ldd	r18, Y+1	; 0x01
    780e:	80 e0       	ldi	r24, 0x00	; 0
    7810:	90 e0       	ldi	r25, 0x00	; 0
		ch = SPM_PAGESIZE / 2;
		do {
			uint16_t a;
			a = *bufPtr++;
			a |= (*bufPtr++) << 8;
			boot_page_fill((uint16_t)(void*)addrPtr, a);
    7812:	61 e0       	ldi	r22, 0x01	; 1
	while(--count);
	verifySpace();
}


uint8_t proccessCommand()
    7814:	a1 e0       	ldi	r26, 0x01	; 1
    7816:	b0 e0       	ldi	r27, 0x00	; 0
    7818:	ac 0f       	add	r26, r28
    781a:	bd 1f       	adc	r27, r29
    781c:	a8 0f       	add	r26, r24
    781e:	b9 1f       	adc	r27, r25
    7820:	fc 01       	movw	r30, r24
    7822:	e4 0f       	add	r30, r20
    7824:	f5 1f       	adc	r31, r21
		addrPtr = (uint16_t)(void*)address;
		ch = SPM_PAGESIZE / 2;
		do {
			uint16_t a;
			a = *bufPtr++;
			a |= (*bufPtr++) << 8;
    7826:	11 96       	adiw	r26, 0x01	; 1
    7828:	7c 91       	ld	r23, X
    782a:	11 97       	sbiw	r26, 0x01	; 1
    782c:	30 e0       	ldi	r19, 0x00	; 0
    782e:	37 2b       	or	r19, r23
			boot_page_fill((uint16_t)(void*)addrPtr, a);
    7830:	09 01       	movw	r0, r18
    7832:	67 bf       	out	0x37, r22	; 55
    7834:	e8 95       	spm
    7836:	11 24       	eor	r1, r1
			addrPtr += 2;
		} while(--ch);
    7838:	8e 37       	cpi	r24, 0x7E	; 126
    783a:	91 05       	cpc	r25, r1
    783c:	21 f0       	breq	.+8      	; 0x7846 <proccessCommand+0x120>
		addrPtr = (uint16_t)(void*)address;
		ch = SPM_PAGESIZE / 2;
		do {
			uint16_t a;
			a = *bufPtr++;
			a |= (*bufPtr++) << 8;
    783e:	12 96       	adiw	r26, 0x02	; 2
    7840:	2c 91       	ld	r18, X
    7842:	02 96       	adiw	r24, 0x02	; 2
    7844:	e7 cf       	rjmp	.-50     	; 0x7814 <proccessCommand+0xee>
			boot_page_fill((uint16_t)(void*)addrPtr, a);
			addrPtr += 2;
		} while(--ch);

		// Write from programming buffer
		boot_page_write((uint16_t)(void*)address);
    7846:	85 e0       	ldi	r24, 0x05	; 5
    7848:	fa 01       	movw	r30, r20
    784a:	87 bf       	out	0x37, r24	; 55
    784c:	e8 95       	spm
		boot_spm_busy_wait();
    784e:	07 b6       	in	r0, 0x37	; 55
    7850:	00 fc       	sbrc	r0, 0
    7852:	fd cf       	rjmp	.-6      	; 0x784e <proccessCommand+0x128>

#if defined(RWWSRE)
		// Reenable read access to flash
		boot_rww_enable();
    7854:	81 e1       	ldi	r24, 0x11	; 17
    7856:	87 bf       	out	0x37, r24	; 55
    7858:	e8 95       	spm
    785a:	31 c0       	rjmp	.+98     	; 0x78be <proccessCommand+0x198>
#endif
	}
	/* Read memory block mode, length is big endian.  */
	else if(ch == STK_READ_PAGE) {
    785c:	84 37       	cpi	r24, 0x74	; 116
    785e:	d1 f4       	brne	.+52     	; 0x7894 <proccessCommand+0x16e>
		// READ PAGE - we only read flash
		getch();			/* getlen() */
    7860:	65 d0       	rcall	.+202    	; 0x792c <getch>
		length = getch();
    7862:	64 d0       	rcall	.+200    	; 0x792c <getch>
    7864:	80 93 28 01 	sts	0x0128, r24
		getch();
    7868:	61 d0       	rcall	.+194    	; 0x792c <getch>

		verifySpace();
    786a:	4e df       	rcall	.-356    	; 0x7708 <verifySpace>
			__asm__("elpm %0,Z\n":"=r"(result):"z"(address));
			putch(result);
			address++;
		} while(--length);
#else
		do putch(pgm_read_byte_near(address++));
    786c:	e0 91 20 01 	lds	r30, 0x0120
    7870:	f0 91 21 01 	lds	r31, 0x0121
    7874:	cf 01       	movw	r24, r30
    7876:	01 96       	adiw	r24, 0x01	; 1
    7878:	90 93 21 01 	sts	0x0121, r25
    787c:	80 93 20 01 	sts	0x0120, r24
    7880:	84 91       	lpm	r24, Z
    7882:	41 d0       	rcall	.+130    	; 0x7906 <putch>
		while(--length);
    7884:	80 91 28 01 	lds	r24, 0x0128
    7888:	81 50       	subi	r24, 0x01	; 1
    788a:	80 93 28 01 	sts	0x0128, r24
    788e:	81 11       	cpse	r24, r1
    7890:	ed cf       	rjmp	.-38     	; 0x786c <proccessCommand+0x146>
    7892:	15 c0       	rjmp	.+42     	; 0x78be <proccessCommand+0x198>
#endif
	}
	/* Get device signature bytes  */
	else if(ch == STK_READ_SIGN) {
    7894:	85 37       	cpi	r24, 0x75	; 117
    7896:	39 f4       	brne	.+14     	; 0x78a6 <proccessCommand+0x180>
		// READ SIGN - return what Avrdude wants to hear
		verifySpace();
    7898:	37 df       	rcall	.-402    	; 0x7708 <verifySpace>
		putch(SIGNATURE_0);
    789a:	8e e1       	ldi	r24, 0x1E	; 30
    789c:	34 d0       	rcall	.+104    	; 0x7906 <putch>
		putch(SIGNATURE_1);
    789e:	85 e9       	ldi	r24, 0x95	; 149
    78a0:	32 d0       	rcall	.+100    	; 0x7906 <putch>
		putch(SIGNATURE_2);
    78a2:	8f e0       	ldi	r24, 0x0F	; 15
    78a4:	60 cf       	rjmp	.-320    	; 0x7766 <proccessCommand+0x40>
	} else if(ch == STK_LEAVE_PROGMODE) {
    78a6:	81 35       	cpi	r24, 0x51	; 81
    78a8:	49 f4       	brne	.+18     	; 0x78bc <proccessCommand+0x196>
		// Adaboot no-wait mod
		//watchdogConfig(WATCHDOG_16MS);
		verifySpace();
    78aa:	2e df       	rcall	.-420    	; 0x7708 <verifySpace>
		eeprom_write_byte(EEPROM_IMG_STAT, EEPROM_IMG_OK_VALUE);
    78ac:	6b eb       	ldi	r22, 0xBB	; 187
    78ae:	82 e0       	ldi	r24, 0x02	; 2
    78b0:	90 e0       	ldi	r25, 0x00	; 0
    78b2:	8e d0       	rcall	.+284    	; 0x79d0 <__eewr_byte_m328p>
		putch(STK_OK);
    78b4:	80 e1       	ldi	r24, 0x10	; 16
    78b6:	27 d0       	rcall	.+78     	; 0x7906 <putch>
		return(0);
    78b8:	80 e0       	ldi	r24, 0x00	; 0
    78ba:	04 c0       	rjmp	.+8      	; 0x78c4 <proccessCommand+0x19e>
	} else {
		// This covers the response to commands like STK_ENTER_PROGMODE
		verifySpace();
    78bc:	25 df       	rcall	.-438    	; 0x7708 <verifySpace>
	}
	putch(STK_OK);
    78be:	80 e1       	ldi	r24, 0x10	; 16
    78c0:	22 d0       	rcall	.+68     	; 0x7906 <putch>
	return(1);
    78c2:	81 e0       	ldi	r24, 0x01	; 1
}
    78c4:	cf 5f       	subi	r28, 0xFF	; 255
    78c6:	de 4f       	sbci	r29, 0xFE	; 254
    78c8:	de bf       	out	0x3e, r29	; 62
    78ca:	cd bf       	out	0x3d, r28	; 61
    78cc:	df 91       	pop	r29
    78ce:	cf 91       	pop	r28
    78d0:	1f 91       	pop	r17
    78d2:	0f 91       	pop	r16
    78d4:	08 95       	ret

000078d6 <serialPoll>:


uint8_t serialPoll()
{
	if(UCSR0A & _BV(RXC0)) {
    78d6:	80 91 c0 00 	lds	r24, 0x00C0
    78da:	87 ff       	sbrs	r24, 7
    78dc:	05 c0       	rjmp	.+10     	; 0x78e8 <serialPoll+0x12>
		resetTick();
    78de:	53 d0       	rcall	.+166    	; 0x7986 <resetTick>
		serialFlashing = TRUE;
    78e0:	81 e0       	ldi	r24, 0x01	; 1
    78e2:	80 93 26 01 	sts	0x0126, r24
		return(proccessCommand());
    78e6:	1f cf       	rjmp	.-450    	; 0x7726 <proccessCommand>
	}
	return(1);
}
    78e8:	81 e0       	ldi	r24, 0x01	; 1
    78ea:	08 95       	ret

000078ec <serialInit>:
#include "pin_defs.h"


void serialInit()
{
	UCSR0A = _BV(U2X0); //Double speed mode USART0
    78ec:	82 e0       	ldi	r24, 0x02	; 2
    78ee:	80 93 c0 00 	sts	0x00C0, r24
	UCSR0B = _BV(RXEN0) | _BV(TXEN0);
    78f2:	88 e1       	ldi	r24, 0x18	; 24
    78f4:	80 93 c1 00 	sts	0x00C1, r24
	UCSR0C = _BV(UCSZ00) | _BV(UCSZ01);
    78f8:	86 e0       	ldi	r24, 0x06	; 6
    78fa:	80 93 c2 00 	sts	0x00C2, r24
	UBRR0L = (uint8_t)((F_CPU + BAUD_RATE * 4L) / (BAUD_RATE * 8L) - 1);
    78fe:	80 e1       	ldi	r24, 0x10	; 16
    7900:	80 93 c4 00 	sts	0x00C4, r24
    7904:	08 95       	ret

00007906 <putch>:
}


void putch(uint8_t c)
{
	while(!(UCSR0A & _BV(UDRE0)));
    7906:	90 91 c0 00 	lds	r25, 0x00C0
    790a:	95 ff       	sbrs	r25, 5
    790c:	fc cf       	rjmp	.-8      	; 0x7906 <putch>
	UDR0 = c;
    790e:	80 93 c6 00 	sts	0x00C6, r24
    7912:	08 95       	ret

00007914 <puthex>:
}


void puthex(uint8_t c)
{
	c &= 0xf;
    7914:	8f 70       	andi	r24, 0x0F	; 15
	if(c > 9) c += 7;
    7916:	8a 30       	cpi	r24, 0x0A	; 10
    7918:	08 f0       	brcs	.+2      	; 0x791c <puthex+0x8>
    791a:	89 5f       	subi	r24, 0xF9	; 249
	while(!(UCSR0A & _BV(UDRE0)));
    791c:	90 91 c0 00 	lds	r25, 0x00C0
    7920:	95 ff       	sbrs	r25, 5
    7922:	fc cf       	rjmp	.-8      	; 0x791c <puthex+0x8>
	UDR0 = c + '0';
    7924:	80 5d       	subi	r24, 0xD0	; 208
    7926:	80 93 c6 00 	sts	0x00C6, r24
    792a:	08 95       	ret

0000792c <getch>:

uint8_t getch(void)
{
	uint8_t ch;

	while(!(UCSR0A & _BV(RXC0)));
    792c:	80 91 c0 00 	lds	r24, 0x00C0
    7930:	87 ff       	sbrs	r24, 7
    7932:	fc cf       	rjmp	.-8      	; 0x792c <getch>
	if(!(UCSR0A & _BV(FE0))) {
    7934:	80 91 c0 00 	lds	r24, 0x00C0
    7938:	84 ff       	sbrs	r24, 4
		 * expects to be talking to the application, and DON'T reset the
		 * watchdog.  This should cause the bootloader to abort and run
		 * the application "soon", if it keeps happening.  (Note that we
		 * don't care that an invalid char is returned...)
		 */
		watchdogReset();
    793a:	de de       	rcall	.-580    	; 0x76f8 <watchdogReset>
	}
	ch = UDR0;
    793c:	80 91 c6 00 	lds	r24, 0x00C6

	return ch;
}
    7940:	08 95       	ret

00007942 <updateLed>:
uint16_t tick = 0;


void updateLed(void)
{
	uint16_t nextTimer1 = TCNT1;
    7942:	80 91 84 00 	lds	r24, 0x0084
    7946:	90 91 85 00 	lds	r25, 0x0085
	if(nextTimer1 & 0x400) LED_PORT ^= _BV(LED); // Led pin high
    794a:	92 ff       	sbrs	r25, 2
    794c:	05 c0       	rjmp	.+10     	; 0x7958 <updateLed+0x16>
    794e:	25 b1       	in	r18, 0x05	; 5
    7950:	30 e2       	ldi	r19, 0x20	; 32
    7952:	23 27       	eor	r18, r19
    7954:	25 b9       	out	0x05, r18	; 5
    7956:	01 c0       	rjmp	.+2      	; 0x795a <updateLed+0x18>
	else LED_PORT &= ~_BV(LED); // Led pin low
    7958:	2d 98       	cbi	0x05, 5	; 5
	if(nextTimer1 < lastTimer1) tick++;
    795a:	20 91 29 01 	lds	r18, 0x0129
    795e:	30 91 2a 01 	lds	r19, 0x012A
    7962:	82 17       	cp	r24, r18
    7964:	93 07       	cpc	r25, r19
    7966:	50 f4       	brcc	.+20     	; 0x797c <updateLed+0x3a>
    7968:	20 91 22 01 	lds	r18, 0x0122
    796c:	30 91 23 01 	lds	r19, 0x0123
    7970:	2f 5f       	subi	r18, 0xFF	; 255
    7972:	3f 4f       	sbci	r19, 0xFF	; 255
    7974:	30 93 23 01 	sts	0x0123, r19
    7978:	20 93 22 01 	sts	0x0122, r18
	lastTimer1 = nextTimer1;
    797c:	90 93 2a 01 	sts	0x012A, r25
    7980:	80 93 29 01 	sts	0x0129, r24
    7984:	08 95       	ret

00007986 <resetTick>:
}

void resetTick(void)
{
	tick = 0;
    7986:	10 92 23 01 	sts	0x0123, r1
    798a:	10 92 22 01 	sts	0x0122, r1
    798e:	08 95       	ret

00007990 <timedOut>:
}

uint8_t timedOut(void)
{
	// Never timeout if there is no code in Flash
	if(eeprom_read_byte(EEPROM_IMG_STAT) == EEPROM_IMG_BAD_VALUE) return(0);
    7990:	82 e0       	ldi	r24, 0x02	; 2
    7992:	90 e0       	ldi	r25, 0x00	; 0
    7994:	15 d0       	rcall	.+42     	; 0x79c0 <__eerd_byte_m328p>
    7996:	8f 3f       	cpi	r24, 0xFF	; 255
    7998:	41 f0       	breq	.+16     	; 0x79aa <timedOut+0x1a>
	if(tick > TIMEOUT) return(1);
    799a:	81 e0       	ldi	r24, 0x01	; 1
    799c:	20 91 22 01 	lds	r18, 0x0122
    79a0:	30 91 23 01 	lds	r19, 0x0123
    79a4:	24 30       	cpi	r18, 0x04	; 4
    79a6:	31 05       	cpc	r19, r1
    79a8:	08 f4       	brcc	.+2      	; 0x79ac <timedOut+0x1c>
}

uint8_t timedOut(void)
{
	// Never timeout if there is no code in Flash
	if(eeprom_read_byte(EEPROM_IMG_STAT) == EEPROM_IMG_BAD_VALUE) return(0);
    79aa:	80 e0       	ldi	r24, 0x00	; 0
	if(tick > TIMEOUT) return(1);
	return(0);
}
    79ac:	08 95       	ret

000079ae <memcpy_P>:
    79ae:	fb 01       	movw	r30, r22
    79b0:	dc 01       	movw	r26, r24
    79b2:	02 c0       	rjmp	.+4      	; 0x79b8 <memcpy_P+0xa>
    79b4:	05 90       	lpm	r0, Z+
    79b6:	0d 92       	st	X+, r0
    79b8:	41 50       	subi	r20, 0x01	; 1
    79ba:	50 40       	sbci	r21, 0x00	; 0
    79bc:	d8 f7       	brcc	.-10     	; 0x79b4 <memcpy_P+0x6>
    79be:	08 95       	ret

000079c0 <__eerd_byte_m328p>:
    79c0:	f9 99       	sbic	0x1f, 1	; 31
    79c2:	fe cf       	rjmp	.-4      	; 0x79c0 <__eerd_byte_m328p>
    79c4:	92 bd       	out	0x22, r25	; 34
    79c6:	81 bd       	out	0x21, r24	; 33
    79c8:	f8 9a       	sbi	0x1f, 0	; 31
    79ca:	99 27       	eor	r25, r25
    79cc:	80 b5       	in	r24, 0x20	; 32
    79ce:	08 95       	ret

000079d0 <__eewr_byte_m328p>:
    79d0:	26 2f       	mov	r18, r22

000079d2 <__eewr_r18_m328p>:
    79d2:	f9 99       	sbic	0x1f, 1	; 31
    79d4:	fe cf       	rjmp	.-4      	; 0x79d2 <__eewr_r18_m328p>
    79d6:	1f ba       	out	0x1f, r1	; 31
    79d8:	92 bd       	out	0x22, r25	; 34
    79da:	81 bd       	out	0x21, r24	; 33
    79dc:	20 bd       	out	0x20, r18	; 32
    79de:	0f b6       	in	r0, 0x3f	; 63
    79e0:	f8 94       	cli
    79e2:	fa 9a       	sbi	0x1f, 2	; 31
    79e4:	f9 9a       	sbi	0x1f, 1	; 31
    79e6:	0f be       	out	0x3f, r0	; 63
    79e8:	01 96       	adiw	r24, 0x01	; 1
    79ea:	08 95       	ret

000079ec <_exit>:
    79ec:	f8 94       	cli

000079ee <__stop_program>:
    79ee:	ff cf       	rjmp	.-2      	; 0x79ee <__stop_program>
