<div id="pf8b" class="pf w0 h0" data-page-no="8b"><div class="pc pc8b w0 h0"><img class="bi x0 y8 w2 h5" alt="" src="bg8b.png"/><div class="t m0 x14 h8 y6c3 ff1 fs5 fc0 sc0 ls0">NOTE</div><div class="t m0 x3e hf yf7 ff3 fs5 fc0 sc0 ls0 ws0">If the requested DMA transfer cannot cause the DMA request</div><div class="t m0 x3e hf yf8 ff3 fs5 fc0 sc0 ls0 ws0">to negate then the device will remain in a higher power state</div><div class="t m0 x3e hf yf9 ff3 fs5 fc0 sc0 ls0 ws0">until the low power mode is fully exited.</div><div class="t m0 x9 hf y629 ff3 fs5 fc0 sc0 ls0 ws0">An enabled DMA wakeup can cause an aborted entry into the low power mode, if the</div><div class="t m0 x9 hf y62a ff3 fs5 fc0 sc0 ls0 ws0">DMA request asserts during the stop mode entry sequence (or reentry if the request</div><div class="t m0 x9 hf yabd ff3 fs5 fc0 sc0 ls0 ws0">asserts during a DMA wakeup) and can cause the SMC to assert its Stop Abort flag. Once</div><div class="t m0 x9 hf y644 ff3 fs5 fc0 sc0 ls0 ws0">the DMA wakeup completes, entry into the low power mode will restart.</div><div class="t m0 x9 hf yad5 ff3 fs5 fc0 sc0 ls0 ws0">An interrupt that occurs during a DMA wakeup will cause an immediate exit from the</div><div class="t m0 x9 hf yad6 ff3 fs5 fc0 sc0 ls0 ws0">low power mode (this is optional for Compute Operation) without impacting the DMA</div><div class="t m0 x9 hf yad7 ff3 fs5 fc0 sc0 ls0">transfer.</div><div class="t m0 x9 hf yad8 ff3 fs5 fc0 sc0 ls0 ws0">A DMA wakeup can be generated by either a synchronous DMA request or an</div><div class="t m0 x9 hf yad9 ff3 fs5 fc0 sc0 ls0 ws0">asynchronous DMA request. Not all peripherals can generate an asynchronous DMA</div><div class="t m0 x9 hf yada ff3 fs5 fc0 sc0 ls0 ws0">request in stop modes, although in general if a peripheral can generate synchronous DMA</div><div class="t m0 x9 hf yadb ff3 fs5 fc0 sc0 ls0 ws0">requests and also supports asynchronous interrupts in stop modes, then it can generate an</div><div class="t m0 x9 hf yadc ff3 fs5 fc0 sc0 ls0 ws0">asynchronous DMA request.</div><div class="t m0 x9 he yadd ff1 fs1 fc0 sc0 ls0 ws0">7.2.3<span class="_ _b"> </span>Compute Operation</div><div class="t m0 x9 hf yade ff3 fs5 fc0 sc0 ls0 ws0">Compute Operation is an execution or compute-only mode of operation that keeps the</div><div class="t m0 x9 hf yadf ff3 fs5 fc0 sc0 ls0 ws0">CPU enabled with full access to the SRAM and Flash read port, but places all other bus</div><div class="t m0 x9 hf yae0 ff3 fs5 fc0 sc0 ls0 ws0">masters and bus slaves into their stop mode. Compute Operation can be enabled in either</div><div class="t m0 x9 hf yae1 ff3 fs5 fc0 sc0 ls0 ws0">Run mode or VLP Run mode.</div><div class="t m0 x14 h8 yae2 ff1 fs5 fc0 sc0 ls0">NOTE</div><div class="t m0 x3e hf yae3 ff3 fs5 fc0 sc0 ls0 ws0">Do not enter any stop mode without first exiting Compute</div><div class="t m0 x3e hf yae4 ff3 fs5 fc0 sc0 ls0">Operation.</div><div class="t m0 x9 hf yae5 ff3 fs5 fc0 sc0 ls0 ws0">Because Compute Operation reuses the stop mode logic (including the staged entry with</div><div class="t m0 x9 hf yae6 ff3 fs5 fc0 sc0 ls0 ws0">bus masters disabled before bus slaves), any bus master or bus slave that can remain</div><div class="t m0 x9 hf yae7 ff3 fs5 fc0 sc0 ls0 ws0">functional in stop mode also remains functional in Compute Operation, including</div><div class="t m0 x9 hf yae8 ff3 fs5 fc0 sc0 ls0 ws0">generation of asynchronous interrupts and DMA requests. When enabling Compute</div><div class="t m0 x9 hf yae9 ff3 fs5 fc0 sc0 ls0 ws0">Operation in Run mode, module functionality for bus masters and slaves is the equivalent</div><div class="t m0 x9 hf yaea ff3 fs5 fc0 sc0 ls0 ws0">of STOP mode. When enabling Compute Operation in VLP Run mode, module</div><div class="t m0 x9 hf yaeb ff3 fs5 fc0 sc0 ls0 ws0">functionality for bus masters and slaves is the equivalent of VLPS mode. The MCG,</div><div class="t m0 x9 hf yaec ff3 fs5 fc0 sc0 ls0 ws0">PMC, SRAM and Flash read port are not affected by Compute Operation, although the</div><div class="t m0 x9 hf yaed ff3 fs5 fc0 sc0 ls0 ws0">Flash register interface is disabled.</div><div class="t m0 xef h10 y141 ff1 fs4 fc0 sc0 ls0 ws0">Chapter 7 Power Management</div><div class="t m0 x8 h6 y9 ff1 fs3 fc0 sc0 ls0 ws0">KL25 Sub-Family Reference Manual, Rev. 3, September 2012</div><div class="t m0 x9 h7 ya ff2 fs4 fc0 sc0 ls0 ws0">Freescale Semiconductor, Inc.<span class="_ _113"> </span>139</div></div><div class="pi" data-data='{"ctm":[1.000000,0.000000,0.000000,1.000000,0.000000,0.000000]}'></div></div>
