
---------- Begin Simulation Statistics ----------
final_tick                               2000000000000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  93843                       # Simulator instruction rate (inst/s)
host_mem_usage                              201489060                       # Number of bytes of host memory used
host_op_rate                                   106025                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 43990.57                       # Real time elapsed on the host
host_tick_rate                               24155166                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  4128226046                       # Number of instructions simulated
sim_ops                                    4664089214                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.062600                       # Number of seconds simulated
sim_ticks                                1062599534918                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                   181                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      4617454                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       9234628                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     84.110511                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits       132389552                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups    157399533                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            6                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect      2561146                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted    348050270                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits     20234088                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups     20237390                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses         3302                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups       440084769                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS        26075398                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted          120                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads         652327536                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes        631184420                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts      2559720                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches          419910282                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events     146093683                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls     26652518                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts    134900466                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts   2128226045                       # Number of instructions committed
system.switch_cpus.commit.committedOps     2416331760                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples   2530721297                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.954800                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.136028                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0   1828481219     72.25%     72.25% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1    301004678     11.89%     84.15% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2     75795401      3.00%     87.14% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3     66607191      2.63%     89.77% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4     43560429      1.72%     91.49% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5     18352229      0.73%     92.22% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6     26622887      1.05%     93.27% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7     24203580      0.96%     94.23% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8    146093683      5.77%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total   2530721297                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls     23792637                       # Number of function calls committed.
system.switch_cpus.commit.int_insts        1953244703                       # Number of committed integer instructions.
system.switch_cpus.commit.loads             477809310                       # Number of loads committed
system.switch_cpus.commit.membars            29613404                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu   1355317150     56.09%     56.09% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult      8913941      0.37%     56.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     56.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd     49247508      2.04%     58.50% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp     32575319      1.35%     59.85% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt     13406208      0.55%     60.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult     44420544      1.84%     62.24% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc     53456988      2.21%     64.45% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv      7480424      0.31%     64.76% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc     46378158      1.92%     66.68% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     66.68% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     66.68% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     66.68% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu      2961250      0.12%     66.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead    477809310     19.77%     86.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite    324364960     13.42%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total   2416331760                       # Class of committed instruction
system.switch_cpus.commit.refs              802174270                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts         377237173                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts          2128226045                       # Number of Instructions Simulated
system.switch_cpus.committedOps            2416331760                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.197335                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.197335                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles    2046286649                       # Number of cycles decode is blocked
system.switch_cpus.decode.BranchMispred          1446                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.BranchResolved    131984263                       # Number of times decode resolved a branch
system.switch_cpus.decode.DecodedInsts     2575181103                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles        124193909                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles         293284652                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles        2569130                       # Number of cycles decode is squashing
system.switch_cpus.decode.SquashedInsts          5579                       # Number of squashed instructions handled by decode
system.switch_cpus.decode.UnblockCycles      81863949                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.accesses                     0                       # DTB accesses
system.switch_cpus.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.hits                         0                       # DTB hits
system.switch_cpus.dtb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.dtb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.dtb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.dtb.misses                       0                       # DTB misses
system.switch_cpus.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.read_accesses                0                       # DTB read accesses
system.switch_cpus.dtb.read_hits                    0                       # DTB read hits
system.switch_cpus.dtb.read_misses                  0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.dtb.write_accesses               0                       # DTB write accesses
system.switch_cpus.dtb.write_hits                   0                       # DTB write hits
system.switch_cpus.dtb.write_misses                 0                       # DTB write misses
system.switch_cpus.fetch.Branches           440084769                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines         272430697                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles            2271348626                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes        627586                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.IcacheWaitRetryStallCycles           25                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.Insts             2300848068                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles           35                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.SquashCycles         5141112                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.172704                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles    274279049                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches    178699038                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.902931                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples   2548198291                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.020769                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.402773                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0       2058148161     80.77%     80.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1         53164068      2.09%     82.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2         49765731      1.95%     84.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3         61483593      2.41%     87.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4         55275711      2.17%     89.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5         22258694      0.87%     90.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6         20134096      0.79%     91.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7         12970062      0.51%     91.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8        214998175      8.44%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total   2548198291                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.idleCycles                    2032                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts      3043411                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches        429891130                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             0.984322                       # Inst execution rate
system.switch_cpus.iew.exec_refs            846777217                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores          328301520                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles        14958129                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts     498932751                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts     26746902                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts        11532                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts    331505097                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts   2551146900                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts     518475697                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts      4112221                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts    2508249873                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents            531                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents      94733088                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles        2569130                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles      94737160                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked          552                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads     12182839                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses           35                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation        13543                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads     20829362                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads     21123441                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores      7140136                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents        13543                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect      1369120                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect      1674291                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers        2505369577                       # num instructions consuming a value
system.switch_cpus.iew.wb_count            2485785542                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.590973                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers        1480604744                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               0.975506                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent             2486437267                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads       2386136884                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes      1493591336                       # number of integer regfile writes
system.switch_cpus.ipc                       0.835188                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.835188                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass           64      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu    1387428224     55.22%     55.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult      8914407      0.35%     55.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     55.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd     52231428      2.08%     57.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp     32576429      1.30%     58.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt     14115121      0.56%     59.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult     45859306      1.83%     61.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc     53457009      2.13%     63.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv      8954699      0.36%     63.83% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc     57356355      2.28%     66.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     66.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     66.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     66.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu      2961250      0.12%     66.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     66.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     66.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            3      0.00%     66.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     66.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     66.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     66.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     66.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     66.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     66.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     66.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     66.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     66.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     66.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     66.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     66.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     66.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     66.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     66.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     66.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     66.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     66.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     66.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     66.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     66.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     66.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     66.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     66.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     66.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     66.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     66.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     66.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     66.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead    518485298     20.64%     86.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite    330022502     13.14%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total     2512362095                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt            49009628                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.019507                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu         3024424      6.17%      6.17% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult             40      0.00%      6.17% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%      6.17% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%      6.17% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%      6.17% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt           145      0.00%      6.17% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult      6394277     13.05%     19.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc      3452080      7.04%     26.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv            17      0.00%     26.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc      1463441      2.99%     29.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     29.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     29.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     29.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     29.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     29.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     29.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     29.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     29.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     29.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     29.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     29.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     29.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     29.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     29.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     29.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     29.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     29.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     29.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     29.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     29.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     29.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     29.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     29.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     29.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     29.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     29.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     29.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     29.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     29.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     29.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     29.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     29.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     29.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     29.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     29.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     29.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead       17795765     36.31%     65.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite      16879439     34.44%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses     2111523501                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads   6740582853                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses   2074417285                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes   2138519472                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded         2524399997                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued        2512362095                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded     26746903                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined    134815139                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued         2471                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved        94385                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined    281442821                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples   2548198291                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.985937                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.826117                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0   1719168830     67.47%     67.47% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1    260234905     10.21%     77.68% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2    159138320      6.25%     83.92% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3    111808317      4.39%     88.31% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4    106101689      4.16%     92.48% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5     59409440      2.33%     94.81% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6     72438140      2.84%     97.65% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7     36846397      1.45%     99.10% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8     23052253      0.90%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total   2548198291                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   0.985936                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses      449848158                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads    881351726                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses    411368257                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes    547455793                       # Number of vector instruction queue writes
system.switch_cpus.itb.accesses                     0                       # DTB accesses
system.switch_cpus.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.hits                         0                       # DTB hits
system.switch_cpus.itb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.itb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.itb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.itb.misses                       0                       # DTB misses
system.switch_cpus.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.memDep0.conflictingLoads     12032902                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores     17770165                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads    498932751                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores    331505097                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads      3830793465                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes      307196340                       # number of misc regfile writes
system.switch_cpus.numCycles               2548200323                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles       118664055                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps    2649046761                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents       16373691                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles        162043598                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents      280331538                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents        329385                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups    4882004191                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts     2558986616                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands   2834414763                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles         337122368                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents          95037                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles        2569130                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles     353495386                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps        185367999                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.int_rename_lookups   2389493668                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles   1574303752                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts     36443372                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts         421828600                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts     26747013                       # count of temporary serializing insts renamed
system.switch_cpus.rename.vec_rename_lookups    635815530                       # Number of vector rename lookups
system.switch_cpus.rob.rob_reads           4935857487                       # The number of ROB reads
system.switch_cpus.rob.rob_writes          5119941854                       # The number of ROB writes
system.switch_cpus.timesIdled                      16                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.vec_regfile_reads        519987966                       # number of vector regfile reads
system.switch_cpus.vec_regfile_writes       333270896                       # number of vector regfile writes
system.tol2bus.snoop_filter.hit_multi_requests          281                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops          281                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      4668388                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      4668106                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      9336776                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        4668387                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            4615661                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1709671                       # Transaction distribution
system.membus.trans_dist::CleanEvict          2907503                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1793                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1793                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       4615661                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls0.port      7065962                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls1.port      6786120                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total     13852082                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               13852082                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls0.port    411866752                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls1.port    398005248                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    809872000                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               809872000                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           4617454                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 4617454    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             4617454                       # Request fanout histogram
system.membus.reqLayer0.occupancy         13746283225                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.3                       # Layer utilization (%)
system.membus.reqLayer1.occupancy         13363864027                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               1.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy        43642472993                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              4.1                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.switch_cpus.pwrStateResidencyTicks::OFF 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           4666510                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      3470275                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           46                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         7576171                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             1878                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            1878                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq            46                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      4666464                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          138                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     14005026                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              14005164                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        11776                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    822905088                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              822916864                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         6378104                       # Total snoops (count)
system.tol2bus.snoopTraffic                 218837888                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         11046492                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.422664                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.494034                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                6377824     57.74%     57.74% # Request fanout histogram
system.tol2bus.snoop_fanout::1                4668387     42.26%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                    281      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           11046492                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         6830199792                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.6                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        9733493070                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy             95910                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.mem_ctrls0.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.bytes_read::.switch_cpus.inst         2688                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus.data    301488128                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total         301490816                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_inst_read::.switch_cpus.inst         2688                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::total         2688                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_written::.writebacks    110375936                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total      110375936                       # Number of bytes written to this memory
system.mem_ctrls0.num_reads::.switch_cpus.inst           21                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus.data      2355376                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total            2355397                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::.writebacks       862312                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total            862312                       # Number of write requests responded to by this memory
system.mem_ctrls0.bw_read::.switch_cpus.inst         2530                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus.data    283726953                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total            283729482                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::.switch_cpus.inst         2530                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::total            2530                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::.writebacks     103873503                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total           103873503                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::.writebacks     103873503                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus.inst         2530                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus.data    283726953                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total           387602985                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.avgPriority_.writebacks::samples   1724213.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus.inst::samples        42.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus.data::samples   4637165.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls0.priorityMaxLatency     0.000280516200                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls0.numReadWriteTurnArounds        98290                       # Number of turnarounds from READ to WRITE
system.mem_ctrls0.numWriteReadTurnArounds        98290                       # Number of turnarounds from WRITE to READ
system.mem_ctrls0.numStayReadState            8056712                       # Number of times bus staying in READ state
system.mem_ctrls0.numStayWriteState           1627202                       # Number of times bus staying in WRITE state
system.mem_ctrls0.readReqs                    2355397                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                    862312                       # Number of write requests accepted
system.mem_ctrls0.readBursts                  4710794                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                 1724624                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.servicedByWrQ                 73587                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                  411                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0           148712                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1           113282                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2           160216                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3           105918                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4           106762                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5           116966                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6           868773                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7           653141                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8           134803                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9           403824                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10          570962                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11          517719                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12          278703                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13          159735                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14          137491                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15          160200                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0            73802                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1            44600                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2            49171                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3            48929                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4            52577                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5            63618                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6            54402                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7            52935                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8           131147                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9           418341                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10          248683                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11          138734                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12          128880                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13           61525                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14           59342                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15           97504                       # Per bank write bursts
system.mem_ctrls0.avgRdQLen                      2.04                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                     25.28                       # Average write queue length when enqueuing
system.mem_ctrls0.totQLat                 93586223368                       # Total ticks spent queuing
system.mem_ctrls0.totBusLat               23186035000                       # Total ticks spent in databus transfers
system.mem_ctrls0.totMemAccLat           180533854618                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.avgQLat                    20181.59                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat               38931.59                       # Average memory access latency per DRAM burst
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.readRowHits                 3011584                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                1135444                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                64.94                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate               65.85                       # Row buffer hit rate for writes
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6              4710794                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6             1724624                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                2277239                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                2274352                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                  42826                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                  42700                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                     49                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                     41                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                 73719                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                 74433                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                 97822                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                 98108                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                 98344                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                 98361                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                 98404                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                 98414                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                 98420                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                 98568                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                 98793                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                 98726                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                 98544                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                 98850                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                 98737                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                 98299                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                 98290                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                 98290                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                  1064                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                    12                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.bytesPerActivate::samples      2214367                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::mean   183.857971                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::gmean   158.104529                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::stdev   130.927868                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::0-127        98322      4.44%      4.44% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::128-255      1581477     71.42%     75.86% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::256-383       290652     13.13%     88.98% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::384-511       128577      5.81%     94.79% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::512-639        60813      2.75%     97.54% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::640-767        29525      1.33%     98.87% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::768-895        13726      0.62%     99.49% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::896-1023         6495      0.29%     99.78% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::1024-1151         4780      0.22%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::total      2214367                       # Bytes accessed per row activation
system.mem_ctrls0.rdPerTurnAround::samples        98290                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::mean     47.178543                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::gmean    44.958798                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::stdev    14.479209                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::8-15           139      0.14%      0.14% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::16-23         2225      2.26%      2.41% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::24-31         9693      9.86%     12.27% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::32-39        18522     18.84%     31.11% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::40-47        21985     22.37%     53.48% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::48-55        18970     19.30%     72.78% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::56-63        13072     13.30%     86.08% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::64-71         7586      7.72%     93.80% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::72-79         3613      3.68%     97.47% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::80-87         1541      1.57%     99.04% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::88-95          614      0.62%     99.66% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::96-103          236      0.24%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::104-111           65      0.07%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::112-119           19      0.02%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::120-127            7      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::128-135            3      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::total        98290                       # Reads before turning the bus around for writes
system.mem_ctrls0.wrPerTurnAround::samples        98290                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::mean     17.541866                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::gmean    17.517527                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::stdev     0.910274                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::16           23849     24.26%     24.26% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::17             678      0.69%     24.95% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::18           71719     72.97%     97.92% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::19             763      0.78%     98.70% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::20            1263      1.28%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::21              15      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::22               3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::total        98290                       # Writes before turning the bus around for reads
system.mem_ctrls0.bytesReadDRAM             296781248                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                4709568                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten              110348160                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys              301490816                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys           110375936                       # Total written bytes from the system interface side
system.mem_ctrls0.avgRdBW                      279.30                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                      103.85                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                   283.73                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                   103.87                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        2.99                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    2.18                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.81                       # Data bus utilization in percentage for writes
system.mem_ctrls0.totGap                 1062599201508                       # Total gap between requests
system.mem_ctrls0.avgGap                    330234.71                       # Average gap between requests
system.mem_ctrls0.masterReadBytes::.switch_cpus.inst         2688                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus.data    296778560                       # Per-master bytes read from memory
system.mem_ctrls0.masterWriteBytes::.writebacks    110348160                       # Per-master bytes write to memory
system.mem_ctrls0.masterReadRate::.switch_cpus.inst 2529.645375957586                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus.data 279294833.328627586365                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterWriteRate::.writebacks 103847363.351721674204                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls0.masterReadAccesses::.switch_cpus.inst           42                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus.data      4710752                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterWriteAccesses::.writebacks      1724624                       # Per-master write serviced memory accesses
system.mem_ctrls0.masterReadTotalLat::.switch_cpus.inst      1607472                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus.data 180532247146                       # Per-master read total memory access latency
system.mem_ctrls0.masterWriteTotalLat::.writebacks 24796613787741                       # Per-master write total memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus.inst     38273.14                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus.data     38323.45                       # Per-master read average memory access latency
system.mem_ctrls0.masterWriteAvgLat::.writebacks  14377982.56                       # Per-master write average memory access latency
system.mem_ctrls0.pageHitRate                   65.19                       # Row buffer hit rate, read and write combined
system.mem_ctrls0.rank1.actEnergy          8887829160                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank1.preEnergy          4723989435                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank1.readEnergy        16874940180                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank1.writeEnergy        6703294320                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank1.refreshEnergy    83880535440.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank1.actBackEnergy    434299091100                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank1.preBackEnergy     42312428160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank1.totalEnergy      597682107795                       # Total energy per rank (pJ)
system.mem_ctrls0.rank1.averagePower       562.471644                       # Core power per rank (mW)
system.mem_ctrls0.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank1.memoryStateTime::IDLE 106385491671                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::REF  35482460000                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT 920731583247                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.actEnergy          6922765500                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank0.preEnergy          3679533330                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank0.readEnergy        16234717800                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank0.writeEnergy        2296977480                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank0.refreshEnergy    83880535440.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank0.actBackEnergy    441111422730                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank0.preBackEnergy     36575961600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank0.totalEnergy      590701913880                       # Total energy per rank (pJ)
system.mem_ctrls0.rank0.averagePower       555.902666                       # Core power per rank (mW)
system.mem_ctrls0.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank0.memoryStateTime::IDLE  91406504546                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::REF  35482460000                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT 935710570372                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.bytes_read::.switch_cpus.inst         3200                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus.data    289540096                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total         289543296                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_inst_read::.switch_cpus.inst         3200                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::total         3200                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_written::.writebacks    108461952                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total      108461952                       # Number of bytes written to this memory
system.mem_ctrls1.num_reads::.switch_cpus.inst           25                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus.data      2262032                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total            2262057                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::.writebacks       847359                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total            847359                       # Number of write requests responded to by this memory
system.mem_ctrls1.bw_read::.switch_cpus.inst         3011                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus.data    272482799                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total            272485811                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::.switch_cpus.inst         3011                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::total            3011                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::.writebacks     102072275                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total           102072275                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::.writebacks     102072275                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus.inst         3011                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus.data    272482799                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total           374558086                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.avgPriority_.writebacks::samples   1694417.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus.inst::samples        50.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus.data::samples   4461041.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls1.priorityMaxLatency     0.000295244310                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls1.numReadWriteTurnArounds        96506                       # Number of turnarounds from READ to WRITE
system.mem_ctrls1.numWriteReadTurnArounds        96506                       # Number of turnarounds from WRITE to READ
system.mem_ctrls1.numStayReadState            7781185                       # Number of times bus staying in READ state
system.mem_ctrls1.numStayWriteState           1599103                       # Number of times bus staying in WRITE state
system.mem_ctrls1.readReqs                    2262057                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                    847359                       # Number of write requests accepted
system.mem_ctrls1.readBursts                  4524114                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                 1694718                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.servicedByWrQ                 63023                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                  301                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0           147940                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1           115069                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2           111395                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3           106204                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4           108711                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5           118524                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6           797189                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7           604042                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8            88784                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9           425136                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10          569507                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11          526955                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12          283757                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13          161047                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14          137671                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15          159160                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0            75238                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1            45409                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2            47704                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3            48672                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4            54255                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5            65364                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6            55402                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7            52581                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8            64601                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9           449110                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10          245624                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11          139278                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12          132504                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13           61907                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14           61012                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15           95741                       # Per bank write bursts
system.mem_ctrls1.avgRdQLen                      2.03                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                     25.27                       # Average write queue length when enqueuing
system.mem_ctrls1.totQLat                 90410278950                       # Total ticks spent queuing
system.mem_ctrls1.totBusLat               22305455000                       # Total ticks spent in databus transfers
system.mem_ctrls1.totMemAccLat           174055735200                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.avgQLat                    20266.41                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat               39016.41                       # Average memory access latency per DRAM burst
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.readRowHits                 2875343                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                1122839                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                64.45                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate               66.27                       # Row buffer hit rate for writes
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6              4524114                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6             1694718                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                2202365                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                2199752                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                  29421                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                  29392                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                     82                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                     79                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                 73191                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                 73853                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                 96100                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                 96363                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                 96561                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                 96576                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                 96614                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                 96637                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                 96632                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                 96741                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                 96945                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                 96882                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                 96764                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                 97087                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                 96938                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                 96509                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                 96508                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                 96507                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                   971                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                    23                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.bytesPerActivate::samples      2157309                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::mean   182.612364                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::gmean   157.094468                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::stdev   131.425615                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::0-127        96572      4.48%      4.48% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::128-255      1552893     71.98%     76.46% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::256-383       278262     12.90%     89.36% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::384-511       120306      5.58%     94.93% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::512-639        56584      2.62%     97.56% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::640-767        26955      1.25%     98.81% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::768-895        13106      0.61%     99.41% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::896-1023         6539      0.30%     99.72% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::1024-1151         6092      0.28%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::total      2157309                       # Bytes accessed per row activation
system.mem_ctrls1.rdPerTurnAround::samples        96506                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::mean     46.225945                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::gmean    44.046854                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::stdev    14.197293                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::8-11            19      0.02%      0.02% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::12-15          148      0.15%      0.17% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::16-19          629      0.65%      0.82% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::20-23         1850      1.92%      2.74% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::24-27         3938      4.08%      6.82% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::28-31         6410      6.64%     13.46% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::32-35         8800      9.12%     22.58% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::36-39        10505     10.89%     33.47% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::40-43        11047     11.45%     44.92% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::44-47        10754     11.14%     56.06% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::48-51         9862     10.22%     66.28% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::52-55         8458      8.76%     75.04% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::56-59         6841      7.09%     82.13% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::60-63         5273      5.46%     87.59% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::64-67         3965      4.11%     91.70% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::68-71         2755      2.85%     94.56% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::72-75         1983      2.05%     96.61% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::76-79         1271      1.32%     97.93% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::80-83          784      0.81%     98.74% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::84-87          504      0.52%     99.26% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::88-91          318      0.33%     99.59% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::92-95          166      0.17%     99.77% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::96-99           95      0.10%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::100-103           63      0.07%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::104-107           34      0.04%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::108-111           17      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::112-115            7      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::116-119            8      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::120-123            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::total        96506                       # Reads before turning the bus around for writes
system.mem_ctrls1.wrPerTurnAround::samples        96506                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::mean     17.557478                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::gmean    17.533704                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::stdev     0.899531                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::16           22641     23.46%     23.46% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::17             629      0.65%     24.11% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::18           71294     73.88%     97.99% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::19             702      0.73%     98.72% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::20            1225      1.27%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::21               7      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::22               8      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::total        96506                       # Writes before turning the bus around for reads
system.mem_ctrls1.bytesReadDRAM             285509824                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                4033472                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten              108441728                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys              289543296                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys           108461952                       # Total written bytes from the system interface side
system.mem_ctrls1.avgRdBW                      268.69                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                      102.05                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                   272.49                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                   102.07                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        2.90                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    2.10                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.80                       # Data bus utilization in percentage for writes
system.mem_ctrls1.totGap                 1062598669416                       # Total gap between requests
system.mem_ctrls1.avgGap                    341735.77                       # Average gap between requests
system.mem_ctrls1.masterReadBytes::.switch_cpus.inst         3200                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus.data    285506624                       # Per-master bytes read from memory
system.mem_ctrls1.masterWriteBytes::.writebacks    108441728                       # Per-master bytes write to memory
system.mem_ctrls1.masterReadRate::.switch_cpus.inst 3011.482590425698                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus.data 268686946.133504867554                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterWriteRate::.writebacks 102053242.483649656177                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls1.masterReadAccesses::.switch_cpus.inst           50                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus.data      4524064                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterWriteAccesses::.writebacks      1694718                       # Per-master write serviced memory accesses
system.mem_ctrls1.masterReadTotalLat::.switch_cpus.inst      2351208                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus.data 174053383992                       # Per-master read total memory access latency
system.mem_ctrls1.masterWriteTotalLat::.writebacks 24781553271516                       # Per-master write total memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus.inst     47024.16                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus.data     38472.79                       # Per-master read average memory access latency
system.mem_ctrls1.masterWriteAvgLat::.writebacks  14622818.23                       # Per-master write average memory access latency
system.mem_ctrls1.pageHitRate                   64.95                       # Row buffer hit rate, read and write combined
system.mem_ctrls1.rank1.actEnergy          8675621220                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank1.preEnergy          4611198240                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank1.readEnergy        16793401380                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank1.writeEnergy        6523835940                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank1.refreshEnergy    83880535440.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank1.actBackEnergy    434600096700                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank1.preBackEnergy     42059165760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank1.totalEnergy      597143854680                       # Total energy per rank (pJ)
system.mem_ctrls1.rank1.averagePower       561.965101                       # Core power per rank (mW)
system.mem_ctrls1.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank1.memoryStateTime::IDLE 105726226793                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::REF  35482460000                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT 921390848125                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.actEnergy          6727579320                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank0.preEnergy          3575789415                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank0.readEnergy        15058788360                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank0.writeEnergy        2320942500                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank0.refreshEnergy    83880535440.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank0.actBackEnergy    437253108690                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank0.preBackEnergy     39825072000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank0.totalEnergy      588641815725                       # Total energy per rank (pJ)
system.mem_ctrls1.rank0.averagePower       553.963931                       # Core power per rank (mW)
system.mem_ctrls1.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank0.memoryStateTime::IDLE  99864842265                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::REF  35482460000                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT 927252232653                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.data        50934                       # number of demand (read+write) hits
system.l2.demand_hits::total                    50934                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.data        50934                       # number of overall hits
system.l2.overall_hits::total                   50934                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst           46                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data      4617408                       # number of demand (read+write) misses
system.l2.demand_misses::total                4617454                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst           46                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data      4617408                       # number of overall misses
system.l2.overall_misses::total               4617454                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst      4335549                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data 413274420252                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     413278755801                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst      4335549                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data 413274420252                       # number of overall miss cycles
system.l2.overall_miss_latency::total    413278755801                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst           46                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data      4668342                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              4668388                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst           46                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data      4668342                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             4668388                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.989089                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.989090                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.989089                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.989090                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 94251.065217                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 89503.552697                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 89503.599993                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 94251.065217                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 89503.552697                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 89503.599993                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             1709671                       # number of writebacks
system.l2.writebacks::total                   1709671                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst           46                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data      4617408                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           4617454                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst           46                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data      4617408                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          4617454                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst      3944141                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data 373805480930                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 373809425071                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst      3944141                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data 373805480930                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 373809425071                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.989089                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.989090                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.989089                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.989090                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 85742.195652                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 80955.696557                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 80955.744242                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 85742.195652                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 80955.696557                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 80955.744242                       # average overall mshr miss latency
system.l2.replacements                        6378104                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      1760604                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          1760604                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      1760604                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      1760604                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks           46                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               46                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks           46                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           46                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks      2907457                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total       2907457                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data           85                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    85                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data         1793                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                1793                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data    162085398                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     162085398                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data         1878                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              1878                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.954739                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.954739                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 90398.994980                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 90398.994980                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data         1793                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           1793                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data    146768404                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    146768404                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.954739                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.954739                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 81856.332404                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 81856.332404                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_misses::.switch_cpus.inst           46                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total               46                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst      4335549                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total      4335549                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst           46                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total             46                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 94251.065217                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 94251.065217                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst           46                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total           46                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst      3944141                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total      3944141                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 85742.195652                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 85742.195652                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data        50849                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             50849                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data      4615615                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         4615615                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data 413112334854                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 413112334854                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data      4666464                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       4666464                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.989103                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.989103                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 89503.204850                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 89503.204850                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data      4615615                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      4615615                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data 373658712526                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 373658712526                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.989103                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.989103                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 80955.346693                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 80955.346693                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                           32                       # Cycle average of tags in use
system.l2.tags.total_refs                     6429070                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   6378136                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.007986                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       9.057668                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         0.000015                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst     0.000107                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data    22.942210                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.283052                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.000003                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.716944                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            32                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 155762024                       # Number of tag accesses
system.l2.tags.data_accesses                155762024                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       417                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::ON    937400465082                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF   1062599534918                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst   2000204423                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst    272430630                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       2272635053                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   2000204423                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst    272430630                       # number of overall hits
system.cpu.icache.overall_hits::total      2272635053                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          871                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst           66                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            937                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          871                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst           66                       # number of overall misses
system.cpu.icache.overall_misses::total           937                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst      5813397                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      5813397                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst      5813397                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      5813397                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst   2000205294                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst    272430696                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   2272635990                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   2000205294                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst    272430696                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   2272635990                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 88081.772727                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total  6204.265742                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 88081.772727                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total  6204.265742                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          232                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 4                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs           58                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          293                       # number of writebacks
system.cpu.icache.writebacks::total               293                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst           20                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           20                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst           20                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           20                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst           46                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           46                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst           46                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           46                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst      4395597                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      4395597                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst      4395597                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      4395597                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 95556.456522                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 95556.456522                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 95556.456522                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 95556.456522                       # average overall mshr miss latency
system.cpu.icache.replacements                    293                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   2000204423                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst    272430630                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      2272635053                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          871                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst           66                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           937                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst      5813397                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      5813397                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst   2000205294                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst    272430696                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   2272635990                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 88081.772727                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total  6204.265742                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst           20                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           20                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst           46                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           46                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst      4395597                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      4395597                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 95556.456522                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 95556.456522                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           623.925462                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          2272635970                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               917                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          2478338.026172                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   599.558268                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst    24.367194                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.960831                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.039050                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999881                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          624                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          624                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses       88632804527                       # Number of tag accesses
system.cpu.icache.tags.data_accesses      88632804527                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    674389091                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data    744360482                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total       1418749573                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    674389091                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data    744360482                       # number of overall hits
system.cpu.dcache.overall_hits::total      1418749573                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      4692107                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data     15125482                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       19817589                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      4692107                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data     15125482                       # number of overall misses
system.cpu.dcache.overall_misses::total      19817589                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 1379543686472                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 1379543686472                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 1379543686472                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 1379543686472                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    679081198                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data    759485964                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total   1438567162                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    679081198                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data    759485964                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total   1438567162                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.006909                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.019915                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.013776                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.006909                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.019915                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.013776                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 91206.593381                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 69612.084824                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 91206.593381                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 69612.084824                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        47504                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets        25765                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               362                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets             209                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs   131.226519                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets   123.277512                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      3994335                       # number of writebacks
system.cpu.dcache.writebacks::total           3994335                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data     10457231                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total     10457231                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data     10457231                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total     10457231                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data      4668251                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      4668251                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data      4668251                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      4668251                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data 419627216760                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 419627216760                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data 419627216760                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 419627216760                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.006147                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003245                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.006147                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003245                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 89889.600358                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 89889.600358                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 89889.600358                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 89889.600358                       # average overall mshr miss latency
system.cpu.dcache.replacements                9360292                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    384345969                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data    446656481                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       831002450                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      3939840                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data     15116859                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      19056699                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data 1378809529641                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 1378809529641                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    388285809                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data    461773340                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    850059149                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.010147                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.032737                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.022418                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 91210.054261                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 72353.009807                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data     10450482                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total     10450482                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data      4666377                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      4666377                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data 419462300766                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 419462300766                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.010105                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.005489                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 89890.358359                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 89890.358359                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data    290043122                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data    297704001                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      587747123                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       752267                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data         8623                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       760890                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data    734156831                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    734156831                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data    290795389                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data    297712624                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    588508013                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.002587                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.000029                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.001293                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 85139.375043                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total   964.865921                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data         6749                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         6749                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data         1874                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1874                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data    164915994                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    164915994                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.000006                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 88002.131270                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 88002.131270                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data     22685143                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::.switch_cpus.data     26652322                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total     49337465                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data           99                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::.switch_cpus.data          268                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          367                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.switch_cpus.data     24982887                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     24982887                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data     22685242                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::.switch_cpus.data     26652590                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total     49337832                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.000004                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::.switch_cpus.data     0.000010                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000007                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus.data 93219.727612                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 68073.261580                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.switch_cpus.data          177                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total          177                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.switch_cpus.data           91                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total           91                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus.data      5858850                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total      5858850                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus.data     0.000003                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000002                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus.data 64382.967033                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 64382.967033                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data     22685241                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::.switch_cpus.data     26652336                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total     49337577                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data     22685241                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::.switch_cpus.data     26652336                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total     49337577                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           255.999312                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs          1526785163                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           9360548                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            163.108523                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1668                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   149.446465                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data   106.552847                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.583775                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.416222                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999997                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           35                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          135                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           20                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           62                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses       49201122820                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses      49201122820                       # Number of data accesses

---------- End Simulation Statistics   ----------
