<?xml version="1.0" encoding="UTF-8" standalone="no"?>
<!DOCTYPE svg PUBLIC "-//W3C//DTD SVG 1.1//EN"
 "http://www.w3.org/Graphics/SVG/1.1/DTD/svg11.dtd">
<!-- Generated by graphviz version 2.43.0 (0)
 -->
<!-- Title: G Pages: 1 -->
<svg width="7594pt" height="680pt"
 viewBox="0.00 0.00 7594.00 680.00" xmlns="http://www.w3.org/2000/svg" xmlns:xlink="http://www.w3.org/1999/xlink">
<g id="graph0" class="graph" transform="scale(1 1) rotate(0) translate(4 676)">
<title>G</title>
<polygon fill="white" stroke="transparent" points="-4,4 -4,-676 7590,-676 7590,4 -4,4"/>
<g id="clust1" class="cluster">
<title>cluster_root</title>
<g id="a_clust1"><a xlink:title="eventq_index=0&#10;full_system=false&#10;sim_quantum=0&#10;time_sync_enable=false&#10;time_sync_period=100000000000&#10;time_sync_spin_threshold=100000000">
<path fill="#bab6ae" stroke="#000000" d="M20,-8C20,-8 7566,-8 7566,-8 7572,-8 7578,-14 7578,-20 7578,-20 7578,-652 7578,-652 7578,-658 7572,-664 7566,-664 7566,-664 20,-664 20,-664 14,-664 8,-658 8,-652 8,-652 8,-20 8,-20 8,-14 14,-8 20,-8"/>
<text text-anchor="middle" x="3793" y="-648.8" font-family="Arial" font-size="14.00" fill="#000000">root </text>
<text text-anchor="middle" x="3793" y="-633.8" font-family="Arial" font-size="14.00" fill="#000000">: Root</text>
</a>
</g>
</g>
<g id="clust2" class="cluster">
<title>cluster_system</title>
<g id="a_clust2"><a xlink:title="auto_unlink_shared_backstore=false&#10;cache_line_size=64&#10;eventq_index=0&#10;exit_on_work_items=false&#10;external_memory_ranges=&#10;init_param=0&#10;m5ops_base=0&#10;mem_mode=atomic&#10;mem_ranges=0:536870912&#10;memories=system.mem_ctrls.dram&#10;mmap_using_noreserve=false&#10;multi_thread=false&#10;&#10;um_work_ids=16&#10;&#13;eadfile=&#10;&#13;edirect_paths=system.redirect_paths0 system.redirect_paths1 system.redirect_paths2&#10;shadow_rom_ranges=&#10;shared_backstore=&#10;symbolfile=&#10;thermal_components=&#10;thermal_model=Null&#10;work_begin_ckpt_count=0&#10;work_begin_cpu_id_exit=&#45;1&#10;work_begin_exit_count=0&#10;work_cpus_ckpt_count=0&#10;work_end_ckpt_count=0&#10;work_end_exit_count=0&#10;work_item_id=&#45;1&#10;workload=system.workload">
<path fill="#e4e7eb" stroke="#000000" d="M28,-16C28,-16 7558,-16 7558,-16 7564,-16 7570,-22 7570,-28 7570,-28 7570,-606 7570,-606 7570,-612 7564,-618 7558,-618 7558,-618 28,-618 28,-618 22,-618 16,-612 16,-606 16,-606 16,-28 16,-28 16,-22 22,-16 28,-16"/>
<text text-anchor="middle" x="3793" y="-602.8" font-family="Arial" font-size="14.00" fill="#000000">system </text>
<text text-anchor="middle" x="3793" y="-587.8" font-family="Arial" font-size="14.00" fill="#000000">: System</text>
</a>
</g>
</g>
<g id="clust4" class="cluster">
<title>cluster_system_cpu0</title>
<g id="a_clust4"><a xlink:title="branchPred=Null&#10;checker=Null&#10;clk_domain=system.cpu_clk_domain&#10;cpu_id=0&#10;decoder=system.cpu0.decoder&#10;do_checkpoint_insts=true&#10;do_statistics_insts=true&#10;eventq_index=0&#10;function_trace=false&#10;function_trace_start=0&#10;interrupts=system.cpu0.interrupts&#10;isa=system.cpu0.isa&#10;max_insts_all_threads=0&#10;max_insts_any_thread=0&#10;mmu=system.cpu0.mmu&#10;&#10;umThreads=1&#10;power_gating_on_idle=false&#10;power_model=&#10;power_state=system.cpu0.power_state&#10;progress_interval=0&#10;pwr_gating_latency=300&#10;simpoint_start_insts=&#10;simulate_data_stalls=false&#10;simulate_inst_stalls=false&#10;socket_id=0&#10;switched_out=false&#10;syscallRetryLatency=10000&#10;system=system&#10;tracer=system.cpu0.tracer&#10;width=1&#10;workload=system.cpu0.workload">
<path fill="#bbc6d9" stroke="#000000" d="M6685,-24C6685,-24 7550,-24 7550,-24 7556,-24 7562,-30 7562,-36 7562,-36 7562,-378 7562,-378 7562,-384 7556,-390 7550,-390 7550,-390 6685,-390 6685,-390 6679,-390 6673,-384 6673,-378 6673,-378 6673,-36 6673,-36 6673,-30 6679,-24 6685,-24"/>
<text text-anchor="middle" x="7117.5" y="-374.8" font-family="Arial" font-size="14.00" fill="#000000">cpu0 </text>
<text text-anchor="middle" x="7117.5" y="-359.8" font-family="Arial" font-size="14.00" fill="#000000">: X86AtomicSimpleCPU</text>
</a>
</g>
</g>
<g id="clust5" class="cluster">
<title>cluster_system_cpu0_mmu</title>
<g id="a_clust5"><a xlink:title="dtb=system.cpu0.mmu.dtb&#10;eventq_index=0&#10;itb=system.cpu0.mmu.itb">
<path fill="#bab6ae" stroke="#000000" d="M7208,-146C7208,-146 7542,-146 7542,-146 7548,-146 7554,-152 7554,-158 7554,-158 7554,-332 7554,-332 7554,-338 7548,-344 7542,-344 7542,-344 7208,-344 7208,-344 7202,-344 7196,-338 7196,-332 7196,-332 7196,-158 7196,-158 7196,-152 7202,-146 7208,-146"/>
<text text-anchor="middle" x="7375" y="-328.8" font-family="Arial" font-size="14.00" fill="#000000">mmu </text>
<text text-anchor="middle" x="7375" y="-313.8" font-family="Arial" font-size="14.00" fill="#000000">: X86MMU</text>
</a>
</g>
</g>
<g id="clust6" class="cluster">
<title>cluster_system_cpu0_mmu_itb</title>
<g id="a_clust6"><a xlink:title="entry_type=instruction&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=system&#10;walker=system.cpu0.mmu.itb.walker">
<path fill="#9f9c95" stroke="#000000" d="M7216,-154C7216,-154 7359,-154 7359,-154 7365,-154 7371,-160 7371,-166 7371,-166 7371,-286 7371,-286 7371,-292 7365,-298 7359,-298 7359,-298 7216,-298 7216,-298 7210,-298 7204,-292 7204,-286 7204,-286 7204,-166 7204,-166 7204,-160 7210,-154 7216,-154"/>
<text text-anchor="middle" x="7287.5" y="-282.8" font-family="Arial" font-size="14.00" fill="#000000">itb </text>
<text text-anchor="middle" x="7287.5" y="-267.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust7" class="cluster">
<title>cluster_system_cpu0_mmu_itb_walker</title>
<g id="a_clust7"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=system.cpu0.mmu.itb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M7224,-162C7224,-162 7351,-162 7351,-162 7357,-162 7363,-168 7363,-174 7363,-174 7363,-240 7363,-240 7363,-246 7357,-252 7351,-252 7351,-252 7224,-252 7224,-252 7218,-252 7212,-246 7212,-240 7212,-240 7212,-174 7212,-174 7212,-168 7218,-162 7224,-162"/>
<text text-anchor="middle" x="7287.5" y="-236.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="7287.5" y="-221.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust9" class="cluster">
<title>cluster_system_cpu0_mmu_dtb</title>
<g id="a_clust9"><a xlink:title="entry_type=data&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=system&#10;walker=system.cpu0.mmu.dtb.walker">
<path fill="#9f9c95" stroke="#000000" d="M7391,-154C7391,-154 7534,-154 7534,-154 7540,-154 7546,-160 7546,-166 7546,-166 7546,-286 7546,-286 7546,-292 7540,-298 7534,-298 7534,-298 7391,-298 7391,-298 7385,-298 7379,-292 7379,-286 7379,-286 7379,-166 7379,-166 7379,-160 7385,-154 7391,-154"/>
<text text-anchor="middle" x="7462.5" y="-282.8" font-family="Arial" font-size="14.00" fill="#000000">dtb </text>
<text text-anchor="middle" x="7462.5" y="-267.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust10" class="cluster">
<title>cluster_system_cpu0_mmu_dtb_walker</title>
<g id="a_clust10"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=system.cpu0.mmu.dtb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M7399,-162C7399,-162 7526,-162 7526,-162 7532,-162 7538,-168 7538,-174 7538,-174 7538,-240 7538,-240 7538,-246 7532,-252 7526,-252 7526,-252 7399,-252 7399,-252 7393,-252 7387,-246 7387,-240 7387,-240 7387,-174 7387,-174 7387,-168 7393,-162 7399,-162"/>
<text text-anchor="middle" x="7462.5" y="-236.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="7462.5" y="-221.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust18" class="cluster">
<title>cluster_system_cpu0_icache</title>
<g id="a_clust18"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=true&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;partitioning_manager=Null&#10;power_model=&#10;power_state=system.cpu0.icache.power_state&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu0.icache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=16384&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu0.icache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=true">
<path fill="#bab6ae" stroke="#000000" d="M6887,-32C6887,-32 7049,-32 7049,-32 7055,-32 7061,-38 7061,-44 7061,-44 7061,-110 7061,-110 7061,-116 7055,-122 7049,-122 7049,-122 6887,-122 6887,-122 6881,-122 6875,-116 6875,-110 6875,-110 6875,-44 6875,-44 6875,-38 6881,-32 6887,-32"/>
<text text-anchor="middle" x="6968" y="-106.8" font-family="Arial" font-size="14.00" fill="#000000">icache </text>
<text text-anchor="middle" x="6968" y="-91.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_ICache</text>
</a>
</g>
</g>
<g id="clust24" class="cluster">
<title>cluster_system_cpu0_dcache</title>
<g id="a_clust24"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=4&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;partitioning_manager=Null&#10;power_model=&#10;power_state=system.cpu0.dcache.power_state&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu0.dcache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=131072&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu0.dcache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M6693,-32C6693,-32 6855,-32 6855,-32 6861,-32 6867,-38 6867,-44 6867,-44 6867,-110 6867,-110 6867,-116 6861,-122 6855,-122 6855,-122 6693,-122 6693,-122 6687,-122 6681,-116 6681,-110 6681,-110 6681,-44 6681,-44 6681,-38 6687,-32 6693,-32"/>
<text text-anchor="middle" x="6774" y="-106.8" font-family="Arial" font-size="14.00" fill="#000000">dcache </text>
<text text-anchor="middle" x="6774" y="-91.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_DCache</text>
</a>
</g>
</g>
<g id="clust30" class="cluster">
<title>cluster_system_cpu0_itb_walker_cache</title>
<g id="a_clust30"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;partitioning_manager=Null&#10;power_model=&#10;power_state=system.cpu0.itb_walker_cache.power_state&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu0.itb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu0.itb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M7089,-32C7089,-32 7251,-32 7251,-32 7257,-32 7263,-38 7263,-44 7263,-44 7263,-110 7263,-110 7263,-116 7257,-122 7251,-122 7251,-122 7089,-122 7089,-122 7083,-122 7077,-116 7077,-110 7077,-110 7077,-44 7077,-44 7077,-38 7083,-32 7089,-32"/>
<text text-anchor="middle" x="7170" y="-106.8" font-family="Arial" font-size="14.00" fill="#000000">itb_walker_cache </text>
<text text-anchor="middle" x="7170" y="-91.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust36" class="cluster">
<title>cluster_system_cpu0_dtb_walker_cache</title>
<g id="a_clust36"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;partitioning_manager=Null&#10;power_model=&#10;power_state=system.cpu0.dtb_walker_cache.power_state&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu0.dtb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu0.dtb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M7287,-32C7287,-32 7449,-32 7449,-32 7455,-32 7461,-38 7461,-44 7461,-44 7461,-110 7461,-110 7461,-116 7455,-122 7449,-122 7449,-122 7287,-122 7287,-122 7281,-122 7275,-116 7275,-110 7275,-110 7275,-44 7275,-44 7275,-38 7281,-32 7287,-32"/>
<text text-anchor="middle" x="7368" y="-106.8" font-family="Arial" font-size="14.00" fill="#000000">dtb_walker_cache </text>
<text text-anchor="middle" x="7368" y="-91.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust42" class="cluster">
<title>cluster_system_cpu0_interrupts</title>
<g id="a_clust42"><a xlink:title="clk_domain=system.cpu0.interrupts.clk_domain&#10;eventq_index=0&#10;int_latency=1000&#10;pio_latency=100000&#10;system=system">
<path fill="#bab6ae" stroke="#000000" d="M6899,-162C6899,-162 7176,-162 7176,-162 7182,-162 7188,-168 7188,-174 7188,-174 7188,-240 7188,-240 7188,-246 7182,-252 7176,-252 7176,-252 6899,-252 6899,-252 6893,-252 6887,-246 6887,-240 6887,-240 6887,-174 6887,-174 6887,-168 6893,-162 6899,-162"/>
<text text-anchor="middle" x="7037.5" y="-236.8" font-family="Arial" font-size="14.00" fill="#000000">interrupts </text>
<text text-anchor="middle" x="7037.5" y="-221.8" font-family="Arial" font-size="14.00" fill="#000000">: X86LocalApic</text>
</a>
</g>
</g>
<g id="clust44" class="cluster">
<title>cluster_system_cpu1</title>
<g id="a_clust44"><a xlink:title="branchPred=Null&#10;checker=Null&#10;clk_domain=system.cpu_clk_domain&#10;cpu_id=1&#10;decoder=system.cpu1.decoder&#10;do_checkpoint_insts=true&#10;do_statistics_insts=true&#10;eventq_index=0&#10;function_trace=false&#10;function_trace_start=0&#10;interrupts=system.cpu1.interrupts&#10;isa=system.cpu1.isa&#10;max_insts_all_threads=0&#10;max_insts_any_thread=0&#10;mmu=system.cpu1.mmu&#10;&#10;umThreads=1&#10;power_gating_on_idle=false&#10;power_model=&#10;power_state=system.cpu1.power_state&#10;progress_interval=0&#10;pwr_gating_latency=300&#10;simpoint_start_insts=&#10;simulate_data_stalls=false&#10;simulate_inst_stalls=false&#10;socket_id=0&#10;switched_out=false&#10;syscallRetryLatency=10000&#10;system=system&#10;tracer=system.cpu1.tracer&#10;width=1&#10;workload=system.cpu0.workload">
<path fill="#bbc6d9" stroke="#000000" d="M4891,-24C4891,-24 5756,-24 5756,-24 5762,-24 5768,-30 5768,-36 5768,-36 5768,-378 5768,-378 5768,-384 5762,-390 5756,-390 5756,-390 4891,-390 4891,-390 4885,-390 4879,-384 4879,-378 4879,-378 4879,-36 4879,-36 4879,-30 4885,-24 4891,-24"/>
<text text-anchor="middle" x="5323.5" y="-374.8" font-family="Arial" font-size="14.00" fill="#000000">cpu1 </text>
<text text-anchor="middle" x="5323.5" y="-359.8" font-family="Arial" font-size="14.00" fill="#000000">: X86AtomicSimpleCPU</text>
</a>
</g>
</g>
<g id="clust45" class="cluster">
<title>cluster_system_cpu1_mmu</title>
<g id="a_clust45"><a xlink:title="dtb=system.cpu1.mmu.dtb&#10;eventq_index=0&#10;itb=system.cpu1.mmu.itb">
<path fill="#bab6ae" stroke="#000000" d="M5414,-146C5414,-146 5748,-146 5748,-146 5754,-146 5760,-152 5760,-158 5760,-158 5760,-332 5760,-332 5760,-338 5754,-344 5748,-344 5748,-344 5414,-344 5414,-344 5408,-344 5402,-338 5402,-332 5402,-332 5402,-158 5402,-158 5402,-152 5408,-146 5414,-146"/>
<text text-anchor="middle" x="5581" y="-328.8" font-family="Arial" font-size="14.00" fill="#000000">mmu </text>
<text text-anchor="middle" x="5581" y="-313.8" font-family="Arial" font-size="14.00" fill="#000000">: X86MMU</text>
</a>
</g>
</g>
<g id="clust46" class="cluster">
<title>cluster_system_cpu1_mmu_itb</title>
<g id="a_clust46"><a xlink:title="entry_type=instruction&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=system&#10;walker=system.cpu1.mmu.itb.walker">
<path fill="#9f9c95" stroke="#000000" d="M5422,-154C5422,-154 5565,-154 5565,-154 5571,-154 5577,-160 5577,-166 5577,-166 5577,-286 5577,-286 5577,-292 5571,-298 5565,-298 5565,-298 5422,-298 5422,-298 5416,-298 5410,-292 5410,-286 5410,-286 5410,-166 5410,-166 5410,-160 5416,-154 5422,-154"/>
<text text-anchor="middle" x="5493.5" y="-282.8" font-family="Arial" font-size="14.00" fill="#000000">itb </text>
<text text-anchor="middle" x="5493.5" y="-267.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust47" class="cluster">
<title>cluster_system_cpu1_mmu_itb_walker</title>
<g id="a_clust47"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=system.cpu1.mmu.itb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M5430,-162C5430,-162 5557,-162 5557,-162 5563,-162 5569,-168 5569,-174 5569,-174 5569,-240 5569,-240 5569,-246 5563,-252 5557,-252 5557,-252 5430,-252 5430,-252 5424,-252 5418,-246 5418,-240 5418,-240 5418,-174 5418,-174 5418,-168 5424,-162 5430,-162"/>
<text text-anchor="middle" x="5493.5" y="-236.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="5493.5" y="-221.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust49" class="cluster">
<title>cluster_system_cpu1_mmu_dtb</title>
<g id="a_clust49"><a xlink:title="entry_type=data&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=system&#10;walker=system.cpu1.mmu.dtb.walker">
<path fill="#9f9c95" stroke="#000000" d="M5597,-154C5597,-154 5740,-154 5740,-154 5746,-154 5752,-160 5752,-166 5752,-166 5752,-286 5752,-286 5752,-292 5746,-298 5740,-298 5740,-298 5597,-298 5597,-298 5591,-298 5585,-292 5585,-286 5585,-286 5585,-166 5585,-166 5585,-160 5591,-154 5597,-154"/>
<text text-anchor="middle" x="5668.5" y="-282.8" font-family="Arial" font-size="14.00" fill="#000000">dtb </text>
<text text-anchor="middle" x="5668.5" y="-267.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust50" class="cluster">
<title>cluster_system_cpu1_mmu_dtb_walker</title>
<g id="a_clust50"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=system.cpu1.mmu.dtb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M5605,-162C5605,-162 5732,-162 5732,-162 5738,-162 5744,-168 5744,-174 5744,-174 5744,-240 5744,-240 5744,-246 5738,-252 5732,-252 5732,-252 5605,-252 5605,-252 5599,-252 5593,-246 5593,-240 5593,-240 5593,-174 5593,-174 5593,-168 5599,-162 5605,-162"/>
<text text-anchor="middle" x="5668.5" y="-236.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="5668.5" y="-221.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust57" class="cluster">
<title>cluster_system_cpu1_icache</title>
<g id="a_clust57"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=true&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;partitioning_manager=Null&#10;power_model=&#10;power_state=system.cpu1.icache.power_state&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu1.icache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=16384&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu1.icache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=true">
<path fill="#bab6ae" stroke="#000000" d="M5093,-32C5093,-32 5255,-32 5255,-32 5261,-32 5267,-38 5267,-44 5267,-44 5267,-110 5267,-110 5267,-116 5261,-122 5255,-122 5255,-122 5093,-122 5093,-122 5087,-122 5081,-116 5081,-110 5081,-110 5081,-44 5081,-44 5081,-38 5087,-32 5093,-32"/>
<text text-anchor="middle" x="5174" y="-106.8" font-family="Arial" font-size="14.00" fill="#000000">icache </text>
<text text-anchor="middle" x="5174" y="-91.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_ICache</text>
</a>
</g>
</g>
<g id="clust63" class="cluster">
<title>cluster_system_cpu1_dcache</title>
<g id="a_clust63"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=4&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;partitioning_manager=Null&#10;power_model=&#10;power_state=system.cpu1.dcache.power_state&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu1.dcache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=131072&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu1.dcache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M4899,-32C4899,-32 5061,-32 5061,-32 5067,-32 5073,-38 5073,-44 5073,-44 5073,-110 5073,-110 5073,-116 5067,-122 5061,-122 5061,-122 4899,-122 4899,-122 4893,-122 4887,-116 4887,-110 4887,-110 4887,-44 4887,-44 4887,-38 4893,-32 4899,-32"/>
<text text-anchor="middle" x="4980" y="-106.8" font-family="Arial" font-size="14.00" fill="#000000">dcache </text>
<text text-anchor="middle" x="4980" y="-91.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_DCache</text>
</a>
</g>
</g>
<g id="clust69" class="cluster">
<title>cluster_system_cpu1_itb_walker_cache</title>
<g id="a_clust69"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;partitioning_manager=Null&#10;power_model=&#10;power_state=system.cpu1.itb_walker_cache.power_state&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu1.itb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu1.itb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M5295,-32C5295,-32 5457,-32 5457,-32 5463,-32 5469,-38 5469,-44 5469,-44 5469,-110 5469,-110 5469,-116 5463,-122 5457,-122 5457,-122 5295,-122 5295,-122 5289,-122 5283,-116 5283,-110 5283,-110 5283,-44 5283,-44 5283,-38 5289,-32 5295,-32"/>
<text text-anchor="middle" x="5376" y="-106.8" font-family="Arial" font-size="14.00" fill="#000000">itb_walker_cache </text>
<text text-anchor="middle" x="5376" y="-91.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust75" class="cluster">
<title>cluster_system_cpu1_dtb_walker_cache</title>
<g id="a_clust75"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;partitioning_manager=Null&#10;power_model=&#10;power_state=system.cpu1.dtb_walker_cache.power_state&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu1.dtb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu1.dtb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M5493,-32C5493,-32 5655,-32 5655,-32 5661,-32 5667,-38 5667,-44 5667,-44 5667,-110 5667,-110 5667,-116 5661,-122 5655,-122 5655,-122 5493,-122 5493,-122 5487,-122 5481,-116 5481,-110 5481,-110 5481,-44 5481,-44 5481,-38 5487,-32 5493,-32"/>
<text text-anchor="middle" x="5574" y="-106.8" font-family="Arial" font-size="14.00" fill="#000000">dtb_walker_cache </text>
<text text-anchor="middle" x="5574" y="-91.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust81" class="cluster">
<title>cluster_system_cpu1_interrupts</title>
<g id="a_clust81"><a xlink:title="clk_domain=system.cpu1.interrupts.clk_domain&#10;eventq_index=0&#10;int_latency=1000&#10;pio_latency=100000&#10;system=system">
<path fill="#bab6ae" stroke="#000000" d="M5105,-162C5105,-162 5382,-162 5382,-162 5388,-162 5394,-168 5394,-174 5394,-174 5394,-240 5394,-240 5394,-246 5388,-252 5382,-252 5382,-252 5105,-252 5105,-252 5099,-252 5093,-246 5093,-240 5093,-240 5093,-174 5093,-174 5093,-168 5099,-162 5105,-162"/>
<text text-anchor="middle" x="5243.5" y="-236.8" font-family="Arial" font-size="14.00" fill="#000000">interrupts </text>
<text text-anchor="middle" x="5243.5" y="-221.8" font-family="Arial" font-size="14.00" fill="#000000">: X86LocalApic</text>
</a>
</g>
</g>
<g id="clust83" class="cluster">
<title>cluster_system_cpu2</title>
<g id="a_clust83"><a xlink:title="branchPred=Null&#10;checker=Null&#10;clk_domain=system.cpu_clk_domain&#10;cpu_id=2&#10;decoder=system.cpu2.decoder&#10;do_checkpoint_insts=true&#10;do_statistics_insts=true&#10;eventq_index=0&#10;function_trace=false&#10;function_trace_start=0&#10;interrupts=system.cpu2.interrupts&#10;isa=system.cpu2.isa&#10;max_insts_all_threads=0&#10;max_insts_any_thread=0&#10;mmu=system.cpu2.mmu&#10;&#10;umThreads=1&#10;power_gating_on_idle=false&#10;power_model=&#10;power_state=system.cpu2.power_state&#10;progress_interval=0&#10;pwr_gating_latency=300&#10;simpoint_start_insts=&#10;simulate_data_stalls=false&#10;simulate_inst_stalls=false&#10;socket_id=0&#10;switched_out=false&#10;syscallRetryLatency=10000&#10;system=system&#10;tracer=system.cpu2.tracer&#10;width=1&#10;workload=system.cpu0.workload">
<path fill="#bbc6d9" stroke="#000000" d="M5788,-24C5788,-24 6653,-24 6653,-24 6659,-24 6665,-30 6665,-36 6665,-36 6665,-378 6665,-378 6665,-384 6659,-390 6653,-390 6653,-390 5788,-390 5788,-390 5782,-390 5776,-384 5776,-378 5776,-378 5776,-36 5776,-36 5776,-30 5782,-24 5788,-24"/>
<text text-anchor="middle" x="6220.5" y="-374.8" font-family="Arial" font-size="14.00" fill="#000000">cpu2 </text>
<text text-anchor="middle" x="6220.5" y="-359.8" font-family="Arial" font-size="14.00" fill="#000000">: X86AtomicSimpleCPU</text>
</a>
</g>
</g>
<g id="clust84" class="cluster">
<title>cluster_system_cpu2_mmu</title>
<g id="a_clust84"><a xlink:title="dtb=system.cpu2.mmu.dtb&#10;eventq_index=0&#10;itb=system.cpu2.mmu.itb">
<path fill="#bab6ae" stroke="#000000" d="M6311,-146C6311,-146 6645,-146 6645,-146 6651,-146 6657,-152 6657,-158 6657,-158 6657,-332 6657,-332 6657,-338 6651,-344 6645,-344 6645,-344 6311,-344 6311,-344 6305,-344 6299,-338 6299,-332 6299,-332 6299,-158 6299,-158 6299,-152 6305,-146 6311,-146"/>
<text text-anchor="middle" x="6478" y="-328.8" font-family="Arial" font-size="14.00" fill="#000000">mmu </text>
<text text-anchor="middle" x="6478" y="-313.8" font-family="Arial" font-size="14.00" fill="#000000">: X86MMU</text>
</a>
</g>
</g>
<g id="clust85" class="cluster">
<title>cluster_system_cpu2_mmu_itb</title>
<g id="a_clust85"><a xlink:title="entry_type=instruction&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=system&#10;walker=system.cpu2.mmu.itb.walker">
<path fill="#9f9c95" stroke="#000000" d="M6319,-154C6319,-154 6462,-154 6462,-154 6468,-154 6474,-160 6474,-166 6474,-166 6474,-286 6474,-286 6474,-292 6468,-298 6462,-298 6462,-298 6319,-298 6319,-298 6313,-298 6307,-292 6307,-286 6307,-286 6307,-166 6307,-166 6307,-160 6313,-154 6319,-154"/>
<text text-anchor="middle" x="6390.5" y="-282.8" font-family="Arial" font-size="14.00" fill="#000000">itb </text>
<text text-anchor="middle" x="6390.5" y="-267.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust86" class="cluster">
<title>cluster_system_cpu2_mmu_itb_walker</title>
<g id="a_clust86"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=system.cpu2.mmu.itb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M6327,-162C6327,-162 6454,-162 6454,-162 6460,-162 6466,-168 6466,-174 6466,-174 6466,-240 6466,-240 6466,-246 6460,-252 6454,-252 6454,-252 6327,-252 6327,-252 6321,-252 6315,-246 6315,-240 6315,-240 6315,-174 6315,-174 6315,-168 6321,-162 6327,-162"/>
<text text-anchor="middle" x="6390.5" y="-236.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="6390.5" y="-221.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust88" class="cluster">
<title>cluster_system_cpu2_mmu_dtb</title>
<g id="a_clust88"><a xlink:title="entry_type=data&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=system&#10;walker=system.cpu2.mmu.dtb.walker">
<path fill="#9f9c95" stroke="#000000" d="M6494,-154C6494,-154 6637,-154 6637,-154 6643,-154 6649,-160 6649,-166 6649,-166 6649,-286 6649,-286 6649,-292 6643,-298 6637,-298 6637,-298 6494,-298 6494,-298 6488,-298 6482,-292 6482,-286 6482,-286 6482,-166 6482,-166 6482,-160 6488,-154 6494,-154"/>
<text text-anchor="middle" x="6565.5" y="-282.8" font-family="Arial" font-size="14.00" fill="#000000">dtb </text>
<text text-anchor="middle" x="6565.5" y="-267.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust89" class="cluster">
<title>cluster_system_cpu2_mmu_dtb_walker</title>
<g id="a_clust89"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=system.cpu2.mmu.dtb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M6502,-162C6502,-162 6629,-162 6629,-162 6635,-162 6641,-168 6641,-174 6641,-174 6641,-240 6641,-240 6641,-246 6635,-252 6629,-252 6629,-252 6502,-252 6502,-252 6496,-252 6490,-246 6490,-240 6490,-240 6490,-174 6490,-174 6490,-168 6496,-162 6502,-162"/>
<text text-anchor="middle" x="6565.5" y="-236.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="6565.5" y="-221.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust96" class="cluster">
<title>cluster_system_cpu2_icache</title>
<g id="a_clust96"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=true&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;partitioning_manager=Null&#10;power_model=&#10;power_state=system.cpu2.icache.power_state&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu2.icache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=16384&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu2.icache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=true">
<path fill="#bab6ae" stroke="#000000" d="M5990,-32C5990,-32 6152,-32 6152,-32 6158,-32 6164,-38 6164,-44 6164,-44 6164,-110 6164,-110 6164,-116 6158,-122 6152,-122 6152,-122 5990,-122 5990,-122 5984,-122 5978,-116 5978,-110 5978,-110 5978,-44 5978,-44 5978,-38 5984,-32 5990,-32"/>
<text text-anchor="middle" x="6071" y="-106.8" font-family="Arial" font-size="14.00" fill="#000000">icache </text>
<text text-anchor="middle" x="6071" y="-91.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_ICache</text>
</a>
</g>
</g>
<g id="clust102" class="cluster">
<title>cluster_system_cpu2_dcache</title>
<g id="a_clust102"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=4&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;partitioning_manager=Null&#10;power_model=&#10;power_state=system.cpu2.dcache.power_state&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu2.dcache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=131072&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu2.dcache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M5796,-32C5796,-32 5958,-32 5958,-32 5964,-32 5970,-38 5970,-44 5970,-44 5970,-110 5970,-110 5970,-116 5964,-122 5958,-122 5958,-122 5796,-122 5796,-122 5790,-122 5784,-116 5784,-110 5784,-110 5784,-44 5784,-44 5784,-38 5790,-32 5796,-32"/>
<text text-anchor="middle" x="5877" y="-106.8" font-family="Arial" font-size="14.00" fill="#000000">dcache </text>
<text text-anchor="middle" x="5877" y="-91.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_DCache</text>
</a>
</g>
</g>
<g id="clust108" class="cluster">
<title>cluster_system_cpu2_itb_walker_cache</title>
<g id="a_clust108"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;partitioning_manager=Null&#10;power_model=&#10;power_state=system.cpu2.itb_walker_cache.power_state&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu2.itb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu2.itb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M6192,-32C6192,-32 6354,-32 6354,-32 6360,-32 6366,-38 6366,-44 6366,-44 6366,-110 6366,-110 6366,-116 6360,-122 6354,-122 6354,-122 6192,-122 6192,-122 6186,-122 6180,-116 6180,-110 6180,-110 6180,-44 6180,-44 6180,-38 6186,-32 6192,-32"/>
<text text-anchor="middle" x="6273" y="-106.8" font-family="Arial" font-size="14.00" fill="#000000">itb_walker_cache </text>
<text text-anchor="middle" x="6273" y="-91.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust114" class="cluster">
<title>cluster_system_cpu2_dtb_walker_cache</title>
<g id="a_clust114"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;partitioning_manager=Null&#10;power_model=&#10;power_state=system.cpu2.dtb_walker_cache.power_state&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu2.dtb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu2.dtb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M6390,-32C6390,-32 6552,-32 6552,-32 6558,-32 6564,-38 6564,-44 6564,-44 6564,-110 6564,-110 6564,-116 6558,-122 6552,-122 6552,-122 6390,-122 6390,-122 6384,-122 6378,-116 6378,-110 6378,-110 6378,-44 6378,-44 6378,-38 6384,-32 6390,-32"/>
<text text-anchor="middle" x="6471" y="-106.8" font-family="Arial" font-size="14.00" fill="#000000">dtb_walker_cache </text>
<text text-anchor="middle" x="6471" y="-91.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust120" class="cluster">
<title>cluster_system_cpu2_interrupts</title>
<g id="a_clust120"><a xlink:title="clk_domain=system.cpu2.interrupts.clk_domain&#10;eventq_index=0&#10;int_latency=1000&#10;pio_latency=100000&#10;system=system">
<path fill="#bab6ae" stroke="#000000" d="M6002,-162C6002,-162 6279,-162 6279,-162 6285,-162 6291,-168 6291,-174 6291,-174 6291,-240 6291,-240 6291,-246 6285,-252 6279,-252 6279,-252 6002,-252 6002,-252 5996,-252 5990,-246 5990,-240 5990,-240 5990,-174 5990,-174 5990,-168 5996,-162 6002,-162"/>
<text text-anchor="middle" x="6140.5" y="-236.8" font-family="Arial" font-size="14.00" fill="#000000">interrupts </text>
<text text-anchor="middle" x="6140.5" y="-221.8" font-family="Arial" font-size="14.00" fill="#000000">: X86LocalApic</text>
</a>
</g>
</g>
<g id="clust122" class="cluster">
<title>cluster_system_cpu3</title>
<g id="a_clust122"><a xlink:title="branchPred=Null&#10;checker=Null&#10;clk_domain=system.cpu_clk_domain&#10;cpu_id=3&#10;decoder=system.cpu3.decoder&#10;do_checkpoint_insts=true&#10;do_statistics_insts=true&#10;eventq_index=0&#10;function_trace=false&#10;function_trace_start=0&#10;interrupts=system.cpu3.interrupts&#10;isa=system.cpu3.isa&#10;max_insts_all_threads=0&#10;max_insts_any_thread=0&#10;mmu=system.cpu3.mmu&#10;&#10;umThreads=1&#10;power_gating_on_idle=false&#10;power_model=&#10;power_state=system.cpu3.power_state&#10;progress_interval=0&#10;pwr_gating_latency=300&#10;simpoint_start_insts=&#10;simulate_data_stalls=false&#10;simulate_inst_stalls=false&#10;socket_id=0&#10;switched_out=false&#10;syscallRetryLatency=10000&#10;system=system&#10;tracer=system.cpu3.tracer&#10;width=1&#10;workload=system.cpu0.workload">
<path fill="#bbc6d9" stroke="#000000" d="M36,-24C36,-24 901,-24 901,-24 907,-24 913,-30 913,-36 913,-36 913,-378 913,-378 913,-384 907,-390 901,-390 901,-390 36,-390 36,-390 30,-390 24,-384 24,-378 24,-378 24,-36 24,-36 24,-30 30,-24 36,-24"/>
<text text-anchor="middle" x="468.5" y="-374.8" font-family="Arial" font-size="14.00" fill="#000000">cpu3 </text>
<text text-anchor="middle" x="468.5" y="-359.8" font-family="Arial" font-size="14.00" fill="#000000">: X86AtomicSimpleCPU</text>
</a>
</g>
</g>
<g id="clust123" class="cluster">
<title>cluster_system_cpu3_mmu</title>
<g id="a_clust123"><a xlink:title="dtb=system.cpu3.mmu.dtb&#10;eventq_index=0&#10;itb=system.cpu3.mmu.itb">
<path fill="#bab6ae" stroke="#000000" d="M559,-146C559,-146 893,-146 893,-146 899,-146 905,-152 905,-158 905,-158 905,-332 905,-332 905,-338 899,-344 893,-344 893,-344 559,-344 559,-344 553,-344 547,-338 547,-332 547,-332 547,-158 547,-158 547,-152 553,-146 559,-146"/>
<text text-anchor="middle" x="726" y="-328.8" font-family="Arial" font-size="14.00" fill="#000000">mmu </text>
<text text-anchor="middle" x="726" y="-313.8" font-family="Arial" font-size="14.00" fill="#000000">: X86MMU</text>
</a>
</g>
</g>
<g id="clust124" class="cluster">
<title>cluster_system_cpu3_mmu_itb</title>
<g id="a_clust124"><a xlink:title="entry_type=instruction&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=system&#10;walker=system.cpu3.mmu.itb.walker">
<path fill="#9f9c95" stroke="#000000" d="M567,-154C567,-154 710,-154 710,-154 716,-154 722,-160 722,-166 722,-166 722,-286 722,-286 722,-292 716,-298 710,-298 710,-298 567,-298 567,-298 561,-298 555,-292 555,-286 555,-286 555,-166 555,-166 555,-160 561,-154 567,-154"/>
<text text-anchor="middle" x="638.5" y="-282.8" font-family="Arial" font-size="14.00" fill="#000000">itb </text>
<text text-anchor="middle" x="638.5" y="-267.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust125" class="cluster">
<title>cluster_system_cpu3_mmu_itb_walker</title>
<g id="a_clust125"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=system.cpu3.mmu.itb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M575,-162C575,-162 702,-162 702,-162 708,-162 714,-168 714,-174 714,-174 714,-240 714,-240 714,-246 708,-252 702,-252 702,-252 575,-252 575,-252 569,-252 563,-246 563,-240 563,-240 563,-174 563,-174 563,-168 569,-162 575,-162"/>
<text text-anchor="middle" x="638.5" y="-236.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="638.5" y="-221.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust127" class="cluster">
<title>cluster_system_cpu3_mmu_dtb</title>
<g id="a_clust127"><a xlink:title="entry_type=data&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=system&#10;walker=system.cpu3.mmu.dtb.walker">
<path fill="#9f9c95" stroke="#000000" d="M742,-154C742,-154 885,-154 885,-154 891,-154 897,-160 897,-166 897,-166 897,-286 897,-286 897,-292 891,-298 885,-298 885,-298 742,-298 742,-298 736,-298 730,-292 730,-286 730,-286 730,-166 730,-166 730,-160 736,-154 742,-154"/>
<text text-anchor="middle" x="813.5" y="-282.8" font-family="Arial" font-size="14.00" fill="#000000">dtb </text>
<text text-anchor="middle" x="813.5" y="-267.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust128" class="cluster">
<title>cluster_system_cpu3_mmu_dtb_walker</title>
<g id="a_clust128"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=system.cpu3.mmu.dtb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M750,-162C750,-162 877,-162 877,-162 883,-162 889,-168 889,-174 889,-174 889,-240 889,-240 889,-246 883,-252 877,-252 877,-252 750,-252 750,-252 744,-252 738,-246 738,-240 738,-240 738,-174 738,-174 738,-168 744,-162 750,-162"/>
<text text-anchor="middle" x="813.5" y="-236.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="813.5" y="-221.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust135" class="cluster">
<title>cluster_system_cpu3_icache</title>
<g id="a_clust135"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=true&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;partitioning_manager=Null&#10;power_model=&#10;power_state=system.cpu3.icache.power_state&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu3.icache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=16384&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu3.icache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=true">
<path fill="#bab6ae" stroke="#000000" d="M292,-32C292,-32 454,-32 454,-32 460,-32 466,-38 466,-44 466,-44 466,-110 466,-110 466,-116 460,-122 454,-122 454,-122 292,-122 292,-122 286,-122 280,-116 280,-110 280,-110 280,-44 280,-44 280,-38 286,-32 292,-32"/>
<text text-anchor="middle" x="373" y="-106.8" font-family="Arial" font-size="14.00" fill="#000000">icache </text>
<text text-anchor="middle" x="373" y="-91.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_ICache</text>
</a>
</g>
</g>
<g id="clust141" class="cluster">
<title>cluster_system_cpu3_dcache</title>
<g id="a_clust141"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=4&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;partitioning_manager=Null&#10;power_model=&#10;power_state=system.cpu3.dcache.power_state&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu3.dcache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=131072&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu3.dcache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M72,-32C72,-32 234,-32 234,-32 240,-32 246,-38 246,-44 246,-44 246,-110 246,-110 246,-116 240,-122 234,-122 234,-122 72,-122 72,-122 66,-122 60,-116 60,-110 60,-110 60,-44 60,-44 60,-38 66,-32 72,-32"/>
<text text-anchor="middle" x="153" y="-106.8" font-family="Arial" font-size="14.00" fill="#000000">dcache </text>
<text text-anchor="middle" x="153" y="-91.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_DCache</text>
</a>
</g>
</g>
<g id="clust147" class="cluster">
<title>cluster_system_cpu3_itb_walker_cache</title>
<g id="a_clust147"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;partitioning_manager=Null&#10;power_model=&#10;power_state=system.cpu3.itb_walker_cache.power_state&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu3.itb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu3.itb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M537,-32C537,-32 699,-32 699,-32 705,-32 711,-38 711,-44 711,-44 711,-110 711,-110 711,-116 705,-122 699,-122 699,-122 537,-122 537,-122 531,-122 525,-116 525,-110 525,-110 525,-44 525,-44 525,-38 531,-32 537,-32"/>
<text text-anchor="middle" x="618" y="-106.8" font-family="Arial" font-size="14.00" fill="#000000">itb_walker_cache </text>
<text text-anchor="middle" x="618" y="-91.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust153" class="cluster">
<title>cluster_system_cpu3_dtb_walker_cache</title>
<g id="a_clust153"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;partitioning_manager=Null&#10;power_model=&#10;power_state=system.cpu3.dtb_walker_cache.power_state&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu3.dtb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu3.dtb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M731,-32C731,-32 893,-32 893,-32 899,-32 905,-38 905,-44 905,-44 905,-110 905,-110 905,-116 899,-122 893,-122 893,-122 731,-122 731,-122 725,-122 719,-116 719,-110 719,-110 719,-44 719,-44 719,-38 725,-32 731,-32"/>
<text text-anchor="middle" x="812" y="-106.8" font-family="Arial" font-size="14.00" fill="#000000">dtb_walker_cache </text>
<text text-anchor="middle" x="812" y="-91.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust159" class="cluster">
<title>cluster_system_cpu3_interrupts</title>
<g id="a_clust159"><a xlink:title="clk_domain=system.cpu3.interrupts.clk_domain&#10;eventq_index=0&#10;int_latency=1000&#10;pio_latency=100000&#10;system=system">
<path fill="#bab6ae" stroke="#000000" d="M250,-162C250,-162 527,-162 527,-162 533,-162 539,-168 539,-174 539,-174 539,-240 539,-240 539,-246 533,-252 527,-252 527,-252 250,-252 250,-252 244,-252 238,-246 238,-240 238,-240 238,-174 238,-174 238,-168 244,-162 250,-162"/>
<text text-anchor="middle" x="388.5" y="-236.8" font-family="Arial" font-size="14.00" fill="#000000">interrupts </text>
<text text-anchor="middle" x="388.5" y="-221.8" font-family="Arial" font-size="14.00" fill="#000000">: X86LocalApic</text>
</a>
</g>
</g>
<g id="clust161" class="cluster">
<title>cluster_system_cpu4</title>
<g id="a_clust161"><a xlink:title="branchPred=Null&#10;checker=Null&#10;clk_domain=system.cpu_clk_domain&#10;cpu_id=4&#10;decoder=system.cpu4.decoder&#10;do_checkpoint_insts=true&#10;do_statistics_insts=true&#10;eventq_index=0&#10;function_trace=false&#10;function_trace_start=0&#10;interrupts=system.cpu4.interrupts&#10;isa=system.cpu4.isa&#10;max_insts_all_threads=0&#10;max_insts_any_thread=0&#10;mmu=system.cpu4.mmu&#10;&#10;umThreads=1&#10;power_gating_on_idle=false&#10;power_model=&#10;power_state=system.cpu4.power_state&#10;progress_interval=0&#10;pwr_gating_latency=300&#10;simpoint_start_insts=&#10;simulate_data_stalls=false&#10;simulate_inst_stalls=false&#10;socket_id=0&#10;switched_out=false&#10;syscallRetryLatency=10000&#10;system=system&#10;tracer=system.cpu4.tracer&#10;width=1&#10;workload=system.cpu0.workload">
<path fill="#bbc6d9" stroke="#000000" d="M933,-24C933,-24 1798,-24 1798,-24 1804,-24 1810,-30 1810,-36 1810,-36 1810,-378 1810,-378 1810,-384 1804,-390 1798,-390 1798,-390 933,-390 933,-390 927,-390 921,-384 921,-378 921,-378 921,-36 921,-36 921,-30 927,-24 933,-24"/>
<text text-anchor="middle" x="1365.5" y="-374.8" font-family="Arial" font-size="14.00" fill="#000000">cpu4 </text>
<text text-anchor="middle" x="1365.5" y="-359.8" font-family="Arial" font-size="14.00" fill="#000000">: X86AtomicSimpleCPU</text>
</a>
</g>
</g>
<g id="clust162" class="cluster">
<title>cluster_system_cpu4_mmu</title>
<g id="a_clust162"><a xlink:title="dtb=system.cpu4.mmu.dtb&#10;eventq_index=0&#10;itb=system.cpu4.mmu.itb">
<path fill="#bab6ae" stroke="#000000" d="M1456,-146C1456,-146 1790,-146 1790,-146 1796,-146 1802,-152 1802,-158 1802,-158 1802,-332 1802,-332 1802,-338 1796,-344 1790,-344 1790,-344 1456,-344 1456,-344 1450,-344 1444,-338 1444,-332 1444,-332 1444,-158 1444,-158 1444,-152 1450,-146 1456,-146"/>
<text text-anchor="middle" x="1623" y="-328.8" font-family="Arial" font-size="14.00" fill="#000000">mmu </text>
<text text-anchor="middle" x="1623" y="-313.8" font-family="Arial" font-size="14.00" fill="#000000">: X86MMU</text>
</a>
</g>
</g>
<g id="clust163" class="cluster">
<title>cluster_system_cpu4_mmu_itb</title>
<g id="a_clust163"><a xlink:title="entry_type=instruction&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=system&#10;walker=system.cpu4.mmu.itb.walker">
<path fill="#9f9c95" stroke="#000000" d="M1464,-154C1464,-154 1607,-154 1607,-154 1613,-154 1619,-160 1619,-166 1619,-166 1619,-286 1619,-286 1619,-292 1613,-298 1607,-298 1607,-298 1464,-298 1464,-298 1458,-298 1452,-292 1452,-286 1452,-286 1452,-166 1452,-166 1452,-160 1458,-154 1464,-154"/>
<text text-anchor="middle" x="1535.5" y="-282.8" font-family="Arial" font-size="14.00" fill="#000000">itb </text>
<text text-anchor="middle" x="1535.5" y="-267.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust164" class="cluster">
<title>cluster_system_cpu4_mmu_itb_walker</title>
<g id="a_clust164"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=system.cpu4.mmu.itb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M1472,-162C1472,-162 1599,-162 1599,-162 1605,-162 1611,-168 1611,-174 1611,-174 1611,-240 1611,-240 1611,-246 1605,-252 1599,-252 1599,-252 1472,-252 1472,-252 1466,-252 1460,-246 1460,-240 1460,-240 1460,-174 1460,-174 1460,-168 1466,-162 1472,-162"/>
<text text-anchor="middle" x="1535.5" y="-236.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="1535.5" y="-221.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust166" class="cluster">
<title>cluster_system_cpu4_mmu_dtb</title>
<g id="a_clust166"><a xlink:title="entry_type=data&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=system&#10;walker=system.cpu4.mmu.dtb.walker">
<path fill="#9f9c95" stroke="#000000" d="M1639,-154C1639,-154 1782,-154 1782,-154 1788,-154 1794,-160 1794,-166 1794,-166 1794,-286 1794,-286 1794,-292 1788,-298 1782,-298 1782,-298 1639,-298 1639,-298 1633,-298 1627,-292 1627,-286 1627,-286 1627,-166 1627,-166 1627,-160 1633,-154 1639,-154"/>
<text text-anchor="middle" x="1710.5" y="-282.8" font-family="Arial" font-size="14.00" fill="#000000">dtb </text>
<text text-anchor="middle" x="1710.5" y="-267.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust167" class="cluster">
<title>cluster_system_cpu4_mmu_dtb_walker</title>
<g id="a_clust167"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=system.cpu4.mmu.dtb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M1647,-162C1647,-162 1774,-162 1774,-162 1780,-162 1786,-168 1786,-174 1786,-174 1786,-240 1786,-240 1786,-246 1780,-252 1774,-252 1774,-252 1647,-252 1647,-252 1641,-252 1635,-246 1635,-240 1635,-240 1635,-174 1635,-174 1635,-168 1641,-162 1647,-162"/>
<text text-anchor="middle" x="1710.5" y="-236.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="1710.5" y="-221.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust174" class="cluster">
<title>cluster_system_cpu4_icache</title>
<g id="a_clust174"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=true&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;partitioning_manager=Null&#10;power_model=&#10;power_state=system.cpu4.icache.power_state&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu4.icache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=16384&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu4.icache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=true">
<path fill="#bab6ae" stroke="#000000" d="M1189,-32C1189,-32 1351,-32 1351,-32 1357,-32 1363,-38 1363,-44 1363,-44 1363,-110 1363,-110 1363,-116 1357,-122 1351,-122 1351,-122 1189,-122 1189,-122 1183,-122 1177,-116 1177,-110 1177,-110 1177,-44 1177,-44 1177,-38 1183,-32 1189,-32"/>
<text text-anchor="middle" x="1270" y="-106.8" font-family="Arial" font-size="14.00" fill="#000000">icache </text>
<text text-anchor="middle" x="1270" y="-91.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_ICache</text>
</a>
</g>
</g>
<g id="clust180" class="cluster">
<title>cluster_system_cpu4_dcache</title>
<g id="a_clust180"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=4&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;partitioning_manager=Null&#10;power_model=&#10;power_state=system.cpu4.dcache.power_state&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu4.dcache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=131072&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu4.dcache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M969,-32C969,-32 1131,-32 1131,-32 1137,-32 1143,-38 1143,-44 1143,-44 1143,-110 1143,-110 1143,-116 1137,-122 1131,-122 1131,-122 969,-122 969,-122 963,-122 957,-116 957,-110 957,-110 957,-44 957,-44 957,-38 963,-32 969,-32"/>
<text text-anchor="middle" x="1050" y="-106.8" font-family="Arial" font-size="14.00" fill="#000000">dcache </text>
<text text-anchor="middle" x="1050" y="-91.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_DCache</text>
</a>
</g>
</g>
<g id="clust186" class="cluster">
<title>cluster_system_cpu4_itb_walker_cache</title>
<g id="a_clust186"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;partitioning_manager=Null&#10;power_model=&#10;power_state=system.cpu4.itb_walker_cache.power_state&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu4.itb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu4.itb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M1434,-32C1434,-32 1596,-32 1596,-32 1602,-32 1608,-38 1608,-44 1608,-44 1608,-110 1608,-110 1608,-116 1602,-122 1596,-122 1596,-122 1434,-122 1434,-122 1428,-122 1422,-116 1422,-110 1422,-110 1422,-44 1422,-44 1422,-38 1428,-32 1434,-32"/>
<text text-anchor="middle" x="1515" y="-106.8" font-family="Arial" font-size="14.00" fill="#000000">itb_walker_cache </text>
<text text-anchor="middle" x="1515" y="-91.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust192" class="cluster">
<title>cluster_system_cpu4_dtb_walker_cache</title>
<g id="a_clust192"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;partitioning_manager=Null&#10;power_model=&#10;power_state=system.cpu4.dtb_walker_cache.power_state&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu4.dtb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu4.dtb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M1628,-32C1628,-32 1790,-32 1790,-32 1796,-32 1802,-38 1802,-44 1802,-44 1802,-110 1802,-110 1802,-116 1796,-122 1790,-122 1790,-122 1628,-122 1628,-122 1622,-122 1616,-116 1616,-110 1616,-110 1616,-44 1616,-44 1616,-38 1622,-32 1628,-32"/>
<text text-anchor="middle" x="1709" y="-106.8" font-family="Arial" font-size="14.00" fill="#000000">dtb_walker_cache </text>
<text text-anchor="middle" x="1709" y="-91.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust198" class="cluster">
<title>cluster_system_cpu4_interrupts</title>
<g id="a_clust198"><a xlink:title="clk_domain=system.cpu4.interrupts.clk_domain&#10;eventq_index=0&#10;int_latency=1000&#10;pio_latency=100000&#10;system=system">
<path fill="#bab6ae" stroke="#000000" d="M1147,-162C1147,-162 1424,-162 1424,-162 1430,-162 1436,-168 1436,-174 1436,-174 1436,-240 1436,-240 1436,-246 1430,-252 1424,-252 1424,-252 1147,-252 1147,-252 1141,-252 1135,-246 1135,-240 1135,-240 1135,-174 1135,-174 1135,-168 1141,-162 1147,-162"/>
<text text-anchor="middle" x="1285.5" y="-236.8" font-family="Arial" font-size="14.00" fill="#000000">interrupts </text>
<text text-anchor="middle" x="1285.5" y="-221.8" font-family="Arial" font-size="14.00" fill="#000000">: X86LocalApic</text>
</a>
</g>
</g>
<g id="clust200" class="cluster">
<title>cluster_system_cpu5</title>
<g id="a_clust200"><a xlink:title="branchPred=Null&#10;checker=Null&#10;clk_domain=system.cpu_clk_domain&#10;cpu_id=5&#10;decoder=system.cpu5.decoder&#10;do_checkpoint_insts=true&#10;do_statistics_insts=true&#10;eventq_index=0&#10;function_trace=false&#10;function_trace_start=0&#10;interrupts=system.cpu5.interrupts&#10;isa=system.cpu5.isa&#10;max_insts_all_threads=0&#10;max_insts_any_thread=0&#10;mmu=system.cpu5.mmu&#10;&#10;umThreads=1&#10;power_gating_on_idle=false&#10;power_model=&#10;power_state=system.cpu5.power_state&#10;progress_interval=0&#10;pwr_gating_latency=300&#10;simpoint_start_insts=&#10;simulate_data_stalls=false&#10;simulate_inst_stalls=false&#10;socket_id=0&#10;switched_out=false&#10;syscallRetryLatency=10000&#10;system=system&#10;tracer=system.cpu5.tracer&#10;width=1&#10;workload=system.cpu0.workload">
<path fill="#bbc6d9" stroke="#000000" d="M1830,-24C1830,-24 2695,-24 2695,-24 2701,-24 2707,-30 2707,-36 2707,-36 2707,-378 2707,-378 2707,-384 2701,-390 2695,-390 2695,-390 1830,-390 1830,-390 1824,-390 1818,-384 1818,-378 1818,-378 1818,-36 1818,-36 1818,-30 1824,-24 1830,-24"/>
<text text-anchor="middle" x="2262.5" y="-374.8" font-family="Arial" font-size="14.00" fill="#000000">cpu5 </text>
<text text-anchor="middle" x="2262.5" y="-359.8" font-family="Arial" font-size="14.00" fill="#000000">: X86AtomicSimpleCPU</text>
</a>
</g>
</g>
<g id="clust201" class="cluster">
<title>cluster_system_cpu5_mmu</title>
<g id="a_clust201"><a xlink:title="dtb=system.cpu5.mmu.dtb&#10;eventq_index=0&#10;itb=system.cpu5.mmu.itb">
<path fill="#bab6ae" stroke="#000000" d="M2353,-146C2353,-146 2687,-146 2687,-146 2693,-146 2699,-152 2699,-158 2699,-158 2699,-332 2699,-332 2699,-338 2693,-344 2687,-344 2687,-344 2353,-344 2353,-344 2347,-344 2341,-338 2341,-332 2341,-332 2341,-158 2341,-158 2341,-152 2347,-146 2353,-146"/>
<text text-anchor="middle" x="2520" y="-328.8" font-family="Arial" font-size="14.00" fill="#000000">mmu </text>
<text text-anchor="middle" x="2520" y="-313.8" font-family="Arial" font-size="14.00" fill="#000000">: X86MMU</text>
</a>
</g>
</g>
<g id="clust202" class="cluster">
<title>cluster_system_cpu5_mmu_itb</title>
<g id="a_clust202"><a xlink:title="entry_type=instruction&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=system&#10;walker=system.cpu5.mmu.itb.walker">
<path fill="#9f9c95" stroke="#000000" d="M2361,-154C2361,-154 2504,-154 2504,-154 2510,-154 2516,-160 2516,-166 2516,-166 2516,-286 2516,-286 2516,-292 2510,-298 2504,-298 2504,-298 2361,-298 2361,-298 2355,-298 2349,-292 2349,-286 2349,-286 2349,-166 2349,-166 2349,-160 2355,-154 2361,-154"/>
<text text-anchor="middle" x="2432.5" y="-282.8" font-family="Arial" font-size="14.00" fill="#000000">itb </text>
<text text-anchor="middle" x="2432.5" y="-267.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust203" class="cluster">
<title>cluster_system_cpu5_mmu_itb_walker</title>
<g id="a_clust203"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=system.cpu5.mmu.itb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M2369,-162C2369,-162 2496,-162 2496,-162 2502,-162 2508,-168 2508,-174 2508,-174 2508,-240 2508,-240 2508,-246 2502,-252 2496,-252 2496,-252 2369,-252 2369,-252 2363,-252 2357,-246 2357,-240 2357,-240 2357,-174 2357,-174 2357,-168 2363,-162 2369,-162"/>
<text text-anchor="middle" x="2432.5" y="-236.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="2432.5" y="-221.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust205" class="cluster">
<title>cluster_system_cpu5_mmu_dtb</title>
<g id="a_clust205"><a xlink:title="entry_type=data&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=system&#10;walker=system.cpu5.mmu.dtb.walker">
<path fill="#9f9c95" stroke="#000000" d="M2536,-154C2536,-154 2679,-154 2679,-154 2685,-154 2691,-160 2691,-166 2691,-166 2691,-286 2691,-286 2691,-292 2685,-298 2679,-298 2679,-298 2536,-298 2536,-298 2530,-298 2524,-292 2524,-286 2524,-286 2524,-166 2524,-166 2524,-160 2530,-154 2536,-154"/>
<text text-anchor="middle" x="2607.5" y="-282.8" font-family="Arial" font-size="14.00" fill="#000000">dtb </text>
<text text-anchor="middle" x="2607.5" y="-267.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust206" class="cluster">
<title>cluster_system_cpu5_mmu_dtb_walker</title>
<g id="a_clust206"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=system.cpu5.mmu.dtb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M2544,-162C2544,-162 2671,-162 2671,-162 2677,-162 2683,-168 2683,-174 2683,-174 2683,-240 2683,-240 2683,-246 2677,-252 2671,-252 2671,-252 2544,-252 2544,-252 2538,-252 2532,-246 2532,-240 2532,-240 2532,-174 2532,-174 2532,-168 2538,-162 2544,-162"/>
<text text-anchor="middle" x="2607.5" y="-236.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="2607.5" y="-221.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust213" class="cluster">
<title>cluster_system_cpu5_icache</title>
<g id="a_clust213"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=true&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;partitioning_manager=Null&#10;power_model=&#10;power_state=system.cpu5.icache.power_state&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu5.icache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=16384&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu5.icache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=true">
<path fill="#bab6ae" stroke="#000000" d="M2086,-32C2086,-32 2248,-32 2248,-32 2254,-32 2260,-38 2260,-44 2260,-44 2260,-110 2260,-110 2260,-116 2254,-122 2248,-122 2248,-122 2086,-122 2086,-122 2080,-122 2074,-116 2074,-110 2074,-110 2074,-44 2074,-44 2074,-38 2080,-32 2086,-32"/>
<text text-anchor="middle" x="2167" y="-106.8" font-family="Arial" font-size="14.00" fill="#000000">icache </text>
<text text-anchor="middle" x="2167" y="-91.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_ICache</text>
</a>
</g>
</g>
<g id="clust219" class="cluster">
<title>cluster_system_cpu5_dcache</title>
<g id="a_clust219"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=4&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;partitioning_manager=Null&#10;power_model=&#10;power_state=system.cpu5.dcache.power_state&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu5.dcache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=131072&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu5.dcache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M1866,-32C1866,-32 2028,-32 2028,-32 2034,-32 2040,-38 2040,-44 2040,-44 2040,-110 2040,-110 2040,-116 2034,-122 2028,-122 2028,-122 1866,-122 1866,-122 1860,-122 1854,-116 1854,-110 1854,-110 1854,-44 1854,-44 1854,-38 1860,-32 1866,-32"/>
<text text-anchor="middle" x="1947" y="-106.8" font-family="Arial" font-size="14.00" fill="#000000">dcache </text>
<text text-anchor="middle" x="1947" y="-91.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_DCache</text>
</a>
</g>
</g>
<g id="clust225" class="cluster">
<title>cluster_system_cpu5_itb_walker_cache</title>
<g id="a_clust225"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;partitioning_manager=Null&#10;power_model=&#10;power_state=system.cpu5.itb_walker_cache.power_state&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu5.itb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu5.itb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M2331,-32C2331,-32 2493,-32 2493,-32 2499,-32 2505,-38 2505,-44 2505,-44 2505,-110 2505,-110 2505,-116 2499,-122 2493,-122 2493,-122 2331,-122 2331,-122 2325,-122 2319,-116 2319,-110 2319,-110 2319,-44 2319,-44 2319,-38 2325,-32 2331,-32"/>
<text text-anchor="middle" x="2412" y="-106.8" font-family="Arial" font-size="14.00" fill="#000000">itb_walker_cache </text>
<text text-anchor="middle" x="2412" y="-91.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust231" class="cluster">
<title>cluster_system_cpu5_dtb_walker_cache</title>
<g id="a_clust231"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;partitioning_manager=Null&#10;power_model=&#10;power_state=system.cpu5.dtb_walker_cache.power_state&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu5.dtb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu5.dtb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M2525,-32C2525,-32 2687,-32 2687,-32 2693,-32 2699,-38 2699,-44 2699,-44 2699,-110 2699,-110 2699,-116 2693,-122 2687,-122 2687,-122 2525,-122 2525,-122 2519,-122 2513,-116 2513,-110 2513,-110 2513,-44 2513,-44 2513,-38 2519,-32 2525,-32"/>
<text text-anchor="middle" x="2606" y="-106.8" font-family="Arial" font-size="14.00" fill="#000000">dtb_walker_cache </text>
<text text-anchor="middle" x="2606" y="-91.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust237" class="cluster">
<title>cluster_system_cpu5_interrupts</title>
<g id="a_clust237"><a xlink:title="clk_domain=system.cpu5.interrupts.clk_domain&#10;eventq_index=0&#10;int_latency=1000&#10;pio_latency=100000&#10;system=system">
<path fill="#bab6ae" stroke="#000000" d="M2044,-162C2044,-162 2321,-162 2321,-162 2327,-162 2333,-168 2333,-174 2333,-174 2333,-240 2333,-240 2333,-246 2327,-252 2321,-252 2321,-252 2044,-252 2044,-252 2038,-252 2032,-246 2032,-240 2032,-240 2032,-174 2032,-174 2032,-168 2038,-162 2044,-162"/>
<text text-anchor="middle" x="2182.5" y="-236.8" font-family="Arial" font-size="14.00" fill="#000000">interrupts </text>
<text text-anchor="middle" x="2182.5" y="-221.8" font-family="Arial" font-size="14.00" fill="#000000">: X86LocalApic</text>
</a>
</g>
</g>
<g id="clust239" class="cluster">
<title>cluster_system_cpu6</title>
<g id="a_clust239"><a xlink:title="branchPred=Null&#10;checker=Null&#10;clk_domain=system.cpu_clk_domain&#10;cpu_id=6&#10;decoder=system.cpu6.decoder&#10;do_checkpoint_insts=true&#10;do_statistics_insts=true&#10;eventq_index=0&#10;function_trace=false&#10;function_trace_start=0&#10;interrupts=system.cpu6.interrupts&#10;isa=system.cpu6.isa&#10;max_insts_all_threads=0&#10;max_insts_any_thread=0&#10;mmu=system.cpu6.mmu&#10;&#10;umThreads=1&#10;power_gating_on_idle=false&#10;power_model=&#10;power_state=system.cpu6.power_state&#10;progress_interval=0&#10;pwr_gating_latency=300&#10;simpoint_start_insts=&#10;simulate_data_stalls=false&#10;simulate_inst_stalls=false&#10;socket_id=0&#10;switched_out=false&#10;syscallRetryLatency=10000&#10;system=system&#10;tracer=system.cpu6.tracer&#10;width=1&#10;workload=system.cpu0.workload">
<path fill="#bbc6d9" stroke="#000000" d="M3994,-24C3994,-24 4859,-24 4859,-24 4865,-24 4871,-30 4871,-36 4871,-36 4871,-378 4871,-378 4871,-384 4865,-390 4859,-390 4859,-390 3994,-390 3994,-390 3988,-390 3982,-384 3982,-378 3982,-378 3982,-36 3982,-36 3982,-30 3988,-24 3994,-24"/>
<text text-anchor="middle" x="4426.5" y="-374.8" font-family="Arial" font-size="14.00" fill="#000000">cpu6 </text>
<text text-anchor="middle" x="4426.5" y="-359.8" font-family="Arial" font-size="14.00" fill="#000000">: X86AtomicSimpleCPU</text>
</a>
</g>
</g>
<g id="clust240" class="cluster">
<title>cluster_system_cpu6_mmu</title>
<g id="a_clust240"><a xlink:title="dtb=system.cpu6.mmu.dtb&#10;eventq_index=0&#10;itb=system.cpu6.mmu.itb">
<path fill="#bab6ae" stroke="#000000" d="M4517,-146C4517,-146 4851,-146 4851,-146 4857,-146 4863,-152 4863,-158 4863,-158 4863,-332 4863,-332 4863,-338 4857,-344 4851,-344 4851,-344 4517,-344 4517,-344 4511,-344 4505,-338 4505,-332 4505,-332 4505,-158 4505,-158 4505,-152 4511,-146 4517,-146"/>
<text text-anchor="middle" x="4684" y="-328.8" font-family="Arial" font-size="14.00" fill="#000000">mmu </text>
<text text-anchor="middle" x="4684" y="-313.8" font-family="Arial" font-size="14.00" fill="#000000">: X86MMU</text>
</a>
</g>
</g>
<g id="clust241" class="cluster">
<title>cluster_system_cpu6_mmu_itb</title>
<g id="a_clust241"><a xlink:title="entry_type=instruction&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=system&#10;walker=system.cpu6.mmu.itb.walker">
<path fill="#9f9c95" stroke="#000000" d="M4525,-154C4525,-154 4668,-154 4668,-154 4674,-154 4680,-160 4680,-166 4680,-166 4680,-286 4680,-286 4680,-292 4674,-298 4668,-298 4668,-298 4525,-298 4525,-298 4519,-298 4513,-292 4513,-286 4513,-286 4513,-166 4513,-166 4513,-160 4519,-154 4525,-154"/>
<text text-anchor="middle" x="4596.5" y="-282.8" font-family="Arial" font-size="14.00" fill="#000000">itb </text>
<text text-anchor="middle" x="4596.5" y="-267.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust242" class="cluster">
<title>cluster_system_cpu6_mmu_itb_walker</title>
<g id="a_clust242"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=system.cpu6.mmu.itb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M4533,-162C4533,-162 4660,-162 4660,-162 4666,-162 4672,-168 4672,-174 4672,-174 4672,-240 4672,-240 4672,-246 4666,-252 4660,-252 4660,-252 4533,-252 4533,-252 4527,-252 4521,-246 4521,-240 4521,-240 4521,-174 4521,-174 4521,-168 4527,-162 4533,-162"/>
<text text-anchor="middle" x="4596.5" y="-236.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="4596.5" y="-221.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust244" class="cluster">
<title>cluster_system_cpu6_mmu_dtb</title>
<g id="a_clust244"><a xlink:title="entry_type=data&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=system&#10;walker=system.cpu6.mmu.dtb.walker">
<path fill="#9f9c95" stroke="#000000" d="M4700,-154C4700,-154 4843,-154 4843,-154 4849,-154 4855,-160 4855,-166 4855,-166 4855,-286 4855,-286 4855,-292 4849,-298 4843,-298 4843,-298 4700,-298 4700,-298 4694,-298 4688,-292 4688,-286 4688,-286 4688,-166 4688,-166 4688,-160 4694,-154 4700,-154"/>
<text text-anchor="middle" x="4771.5" y="-282.8" font-family="Arial" font-size="14.00" fill="#000000">dtb </text>
<text text-anchor="middle" x="4771.5" y="-267.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust245" class="cluster">
<title>cluster_system_cpu6_mmu_dtb_walker</title>
<g id="a_clust245"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=system.cpu6.mmu.dtb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M4708,-162C4708,-162 4835,-162 4835,-162 4841,-162 4847,-168 4847,-174 4847,-174 4847,-240 4847,-240 4847,-246 4841,-252 4835,-252 4835,-252 4708,-252 4708,-252 4702,-252 4696,-246 4696,-240 4696,-240 4696,-174 4696,-174 4696,-168 4702,-162 4708,-162"/>
<text text-anchor="middle" x="4771.5" y="-236.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="4771.5" y="-221.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust252" class="cluster">
<title>cluster_system_cpu6_icache</title>
<g id="a_clust252"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=true&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;partitioning_manager=Null&#10;power_model=&#10;power_state=system.cpu6.icache.power_state&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu6.icache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=16384&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu6.icache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=true">
<path fill="#bab6ae" stroke="#000000" d="M4196,-32C4196,-32 4358,-32 4358,-32 4364,-32 4370,-38 4370,-44 4370,-44 4370,-110 4370,-110 4370,-116 4364,-122 4358,-122 4358,-122 4196,-122 4196,-122 4190,-122 4184,-116 4184,-110 4184,-110 4184,-44 4184,-44 4184,-38 4190,-32 4196,-32"/>
<text text-anchor="middle" x="4277" y="-106.8" font-family="Arial" font-size="14.00" fill="#000000">icache </text>
<text text-anchor="middle" x="4277" y="-91.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_ICache</text>
</a>
</g>
</g>
<g id="clust258" class="cluster">
<title>cluster_system_cpu6_dcache</title>
<g id="a_clust258"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=4&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;partitioning_manager=Null&#10;power_model=&#10;power_state=system.cpu6.dcache.power_state&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu6.dcache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=131072&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu6.dcache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M4002,-32C4002,-32 4164,-32 4164,-32 4170,-32 4176,-38 4176,-44 4176,-44 4176,-110 4176,-110 4176,-116 4170,-122 4164,-122 4164,-122 4002,-122 4002,-122 3996,-122 3990,-116 3990,-110 3990,-110 3990,-44 3990,-44 3990,-38 3996,-32 4002,-32"/>
<text text-anchor="middle" x="4083" y="-106.8" font-family="Arial" font-size="14.00" fill="#000000">dcache </text>
<text text-anchor="middle" x="4083" y="-91.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_DCache</text>
</a>
</g>
</g>
<g id="clust264" class="cluster">
<title>cluster_system_cpu6_itb_walker_cache</title>
<g id="a_clust264"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;partitioning_manager=Null&#10;power_model=&#10;power_state=system.cpu6.itb_walker_cache.power_state&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu6.itb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu6.itb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M4398,-32C4398,-32 4560,-32 4560,-32 4566,-32 4572,-38 4572,-44 4572,-44 4572,-110 4572,-110 4572,-116 4566,-122 4560,-122 4560,-122 4398,-122 4398,-122 4392,-122 4386,-116 4386,-110 4386,-110 4386,-44 4386,-44 4386,-38 4392,-32 4398,-32"/>
<text text-anchor="middle" x="4479" y="-106.8" font-family="Arial" font-size="14.00" fill="#000000">itb_walker_cache </text>
<text text-anchor="middle" x="4479" y="-91.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust270" class="cluster">
<title>cluster_system_cpu6_dtb_walker_cache</title>
<g id="a_clust270"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;partitioning_manager=Null&#10;power_model=&#10;power_state=system.cpu6.dtb_walker_cache.power_state&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu6.dtb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu6.dtb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M4596,-32C4596,-32 4758,-32 4758,-32 4764,-32 4770,-38 4770,-44 4770,-44 4770,-110 4770,-110 4770,-116 4764,-122 4758,-122 4758,-122 4596,-122 4596,-122 4590,-122 4584,-116 4584,-110 4584,-110 4584,-44 4584,-44 4584,-38 4590,-32 4596,-32"/>
<text text-anchor="middle" x="4677" y="-106.8" font-family="Arial" font-size="14.00" fill="#000000">dtb_walker_cache </text>
<text text-anchor="middle" x="4677" y="-91.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust276" class="cluster">
<title>cluster_system_cpu6_interrupts</title>
<g id="a_clust276"><a xlink:title="clk_domain=system.cpu6.interrupts.clk_domain&#10;eventq_index=0&#10;int_latency=1000&#10;pio_latency=100000&#10;system=system">
<path fill="#bab6ae" stroke="#000000" d="M4208,-162C4208,-162 4485,-162 4485,-162 4491,-162 4497,-168 4497,-174 4497,-174 4497,-240 4497,-240 4497,-246 4491,-252 4485,-252 4485,-252 4208,-252 4208,-252 4202,-252 4196,-246 4196,-240 4196,-240 4196,-174 4196,-174 4196,-168 4202,-162 4208,-162"/>
<text text-anchor="middle" x="4346.5" y="-236.8" font-family="Arial" font-size="14.00" fill="#000000">interrupts </text>
<text text-anchor="middle" x="4346.5" y="-221.8" font-family="Arial" font-size="14.00" fill="#000000">: X86LocalApic</text>
</a>
</g>
</g>
<g id="clust278" class="cluster">
<title>cluster_system_cpu7</title>
<g id="a_clust278"><a xlink:title="branchPred=Null&#10;checker=Null&#10;clk_domain=system.cpu_clk_domain&#10;cpu_id=7&#10;decoder=system.cpu7.decoder&#10;do_checkpoint_insts=true&#10;do_statistics_insts=true&#10;eventq_index=0&#10;function_trace=false&#10;function_trace_start=0&#10;interrupts=system.cpu7.interrupts&#10;isa=system.cpu7.isa&#10;max_insts_all_threads=0&#10;max_insts_any_thread=0&#10;mmu=system.cpu7.mmu&#10;&#10;umThreads=1&#10;power_gating_on_idle=false&#10;power_model=&#10;power_state=system.cpu7.power_state&#10;progress_interval=0&#10;pwr_gating_latency=300&#10;simpoint_start_insts=&#10;simulate_data_stalls=false&#10;simulate_inst_stalls=false&#10;socket_id=0&#10;switched_out=false&#10;syscallRetryLatency=10000&#10;system=system&#10;tracer=system.cpu7.tracer&#10;width=1&#10;workload=system.cpu0.workload">
<path fill="#bbc6d9" stroke="#000000" d="M2727,-24C2727,-24 3592,-24 3592,-24 3598,-24 3604,-30 3604,-36 3604,-36 3604,-378 3604,-378 3604,-384 3598,-390 3592,-390 3592,-390 2727,-390 2727,-390 2721,-390 2715,-384 2715,-378 2715,-378 2715,-36 2715,-36 2715,-30 2721,-24 2727,-24"/>
<text text-anchor="middle" x="3159.5" y="-374.8" font-family="Arial" font-size="14.00" fill="#000000">cpu7 </text>
<text text-anchor="middle" x="3159.5" y="-359.8" font-family="Arial" font-size="14.00" fill="#000000">: X86AtomicSimpleCPU</text>
</a>
</g>
</g>
<g id="clust279" class="cluster">
<title>cluster_system_cpu7_mmu</title>
<g id="a_clust279"><a xlink:title="dtb=system.cpu7.mmu.dtb&#10;eventq_index=0&#10;itb=system.cpu7.mmu.itb">
<path fill="#bab6ae" stroke="#000000" d="M3250,-146C3250,-146 3584,-146 3584,-146 3590,-146 3596,-152 3596,-158 3596,-158 3596,-332 3596,-332 3596,-338 3590,-344 3584,-344 3584,-344 3250,-344 3250,-344 3244,-344 3238,-338 3238,-332 3238,-332 3238,-158 3238,-158 3238,-152 3244,-146 3250,-146"/>
<text text-anchor="middle" x="3417" y="-328.8" font-family="Arial" font-size="14.00" fill="#000000">mmu </text>
<text text-anchor="middle" x="3417" y="-313.8" font-family="Arial" font-size="14.00" fill="#000000">: X86MMU</text>
</a>
</g>
</g>
<g id="clust280" class="cluster">
<title>cluster_system_cpu7_mmu_itb</title>
<g id="a_clust280"><a xlink:title="entry_type=instruction&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=system&#10;walker=system.cpu7.mmu.itb.walker">
<path fill="#9f9c95" stroke="#000000" d="M3258,-154C3258,-154 3401,-154 3401,-154 3407,-154 3413,-160 3413,-166 3413,-166 3413,-286 3413,-286 3413,-292 3407,-298 3401,-298 3401,-298 3258,-298 3258,-298 3252,-298 3246,-292 3246,-286 3246,-286 3246,-166 3246,-166 3246,-160 3252,-154 3258,-154"/>
<text text-anchor="middle" x="3329.5" y="-282.8" font-family="Arial" font-size="14.00" fill="#000000">itb </text>
<text text-anchor="middle" x="3329.5" y="-267.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust281" class="cluster">
<title>cluster_system_cpu7_mmu_itb_walker</title>
<g id="a_clust281"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=system.cpu7.mmu.itb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M3266,-162C3266,-162 3393,-162 3393,-162 3399,-162 3405,-168 3405,-174 3405,-174 3405,-240 3405,-240 3405,-246 3399,-252 3393,-252 3393,-252 3266,-252 3266,-252 3260,-252 3254,-246 3254,-240 3254,-240 3254,-174 3254,-174 3254,-168 3260,-162 3266,-162"/>
<text text-anchor="middle" x="3329.5" y="-236.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="3329.5" y="-221.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust283" class="cluster">
<title>cluster_system_cpu7_mmu_dtb</title>
<g id="a_clust283"><a xlink:title="entry_type=data&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=system&#10;walker=system.cpu7.mmu.dtb.walker">
<path fill="#9f9c95" stroke="#000000" d="M3433,-154C3433,-154 3576,-154 3576,-154 3582,-154 3588,-160 3588,-166 3588,-166 3588,-286 3588,-286 3588,-292 3582,-298 3576,-298 3576,-298 3433,-298 3433,-298 3427,-298 3421,-292 3421,-286 3421,-286 3421,-166 3421,-166 3421,-160 3427,-154 3433,-154"/>
<text text-anchor="middle" x="3504.5" y="-282.8" font-family="Arial" font-size="14.00" fill="#000000">dtb </text>
<text text-anchor="middle" x="3504.5" y="-267.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust284" class="cluster">
<title>cluster_system_cpu7_mmu_dtb_walker</title>
<g id="a_clust284"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=system.cpu7.mmu.dtb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M3441,-162C3441,-162 3568,-162 3568,-162 3574,-162 3580,-168 3580,-174 3580,-174 3580,-240 3580,-240 3580,-246 3574,-252 3568,-252 3568,-252 3441,-252 3441,-252 3435,-252 3429,-246 3429,-240 3429,-240 3429,-174 3429,-174 3429,-168 3435,-162 3441,-162"/>
<text text-anchor="middle" x="3504.5" y="-236.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="3504.5" y="-221.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust291" class="cluster">
<title>cluster_system_cpu7_icache</title>
<g id="a_clust291"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=true&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;partitioning_manager=Null&#10;power_model=&#10;power_state=system.cpu7.icache.power_state&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu7.icache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=16384&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu7.icache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=true">
<path fill="#bab6ae" stroke="#000000" d="M2983,-32C2983,-32 3145,-32 3145,-32 3151,-32 3157,-38 3157,-44 3157,-44 3157,-110 3157,-110 3157,-116 3151,-122 3145,-122 3145,-122 2983,-122 2983,-122 2977,-122 2971,-116 2971,-110 2971,-110 2971,-44 2971,-44 2971,-38 2977,-32 2983,-32"/>
<text text-anchor="middle" x="3064" y="-106.8" font-family="Arial" font-size="14.00" fill="#000000">icache </text>
<text text-anchor="middle" x="3064" y="-91.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_ICache</text>
</a>
</g>
</g>
<g id="clust297" class="cluster">
<title>cluster_system_cpu7_dcache</title>
<g id="a_clust297"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=4&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;partitioning_manager=Null&#10;power_model=&#10;power_state=system.cpu7.dcache.power_state&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu7.dcache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=131072&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu7.dcache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M2763,-32C2763,-32 2925,-32 2925,-32 2931,-32 2937,-38 2937,-44 2937,-44 2937,-110 2937,-110 2937,-116 2931,-122 2925,-122 2925,-122 2763,-122 2763,-122 2757,-122 2751,-116 2751,-110 2751,-110 2751,-44 2751,-44 2751,-38 2757,-32 2763,-32"/>
<text text-anchor="middle" x="2844" y="-106.8" font-family="Arial" font-size="14.00" fill="#000000">dcache </text>
<text text-anchor="middle" x="2844" y="-91.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_DCache</text>
</a>
</g>
</g>
<g id="clust303" class="cluster">
<title>cluster_system_cpu7_itb_walker_cache</title>
<g id="a_clust303"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;partitioning_manager=Null&#10;power_model=&#10;power_state=system.cpu7.itb_walker_cache.power_state&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu7.itb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu7.itb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M3228,-32C3228,-32 3390,-32 3390,-32 3396,-32 3402,-38 3402,-44 3402,-44 3402,-110 3402,-110 3402,-116 3396,-122 3390,-122 3390,-122 3228,-122 3228,-122 3222,-122 3216,-116 3216,-110 3216,-110 3216,-44 3216,-44 3216,-38 3222,-32 3228,-32"/>
<text text-anchor="middle" x="3309" y="-106.8" font-family="Arial" font-size="14.00" fill="#000000">itb_walker_cache </text>
<text text-anchor="middle" x="3309" y="-91.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust309" class="cluster">
<title>cluster_system_cpu7_dtb_walker_cache</title>
<g id="a_clust309"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;partitioning_manager=Null&#10;power_model=&#10;power_state=system.cpu7.dtb_walker_cache.power_state&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu7.dtb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu7.dtb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M3422,-32C3422,-32 3584,-32 3584,-32 3590,-32 3596,-38 3596,-44 3596,-44 3596,-110 3596,-110 3596,-116 3590,-122 3584,-122 3584,-122 3422,-122 3422,-122 3416,-122 3410,-116 3410,-110 3410,-110 3410,-44 3410,-44 3410,-38 3416,-32 3422,-32"/>
<text text-anchor="middle" x="3503" y="-106.8" font-family="Arial" font-size="14.00" fill="#000000">dtb_walker_cache </text>
<text text-anchor="middle" x="3503" y="-91.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust315" class="cluster">
<title>cluster_system_cpu7_interrupts</title>
<g id="a_clust315"><a xlink:title="clk_domain=system.cpu7.interrupts.clk_domain&#10;eventq_index=0&#10;int_latency=1000&#10;pio_latency=100000&#10;system=system">
<path fill="#bab6ae" stroke="#000000" d="M2941,-162C2941,-162 3218,-162 3218,-162 3224,-162 3230,-168 3230,-174 3230,-174 3230,-240 3230,-240 3230,-246 3224,-252 3218,-252 3218,-252 2941,-252 2941,-252 2935,-252 2929,-246 2929,-240 2929,-240 2929,-174 2929,-174 2929,-168 2935,-162 2941,-162"/>
<text text-anchor="middle" x="3079.5" y="-236.8" font-family="Arial" font-size="14.00" fill="#000000">interrupts </text>
<text text-anchor="middle" x="3079.5" y="-221.8" font-family="Arial" font-size="14.00" fill="#000000">: X86LocalApic</text>
</a>
</g>
</g>
<g id="clust321" class="cluster">
<title>cluster_system_membus</title>
<g id="a_clust321"><a xlink:title="clk_domain=system.clk_domain&#10;eventq_index=0&#10;forward_latency=4&#10;frontend_latency=3&#10;header_latency=1&#10;max_outstanding_snoops=512&#10;max_routing_table_size=512&#10;point_of_coherency=true&#10;point_of_unification=true&#10;power_model=&#10;power_state=system.membus.power_state&#10;&#13;esponse_latency=2&#10;snoop_filter=system.membus.snoop_filter&#10;snoop_response_latency=4&#10;system=system&#10;use_default_range=false&#10;width=16">
<path fill="#6f798c" stroke="#000000" d="M3515,-398C3515,-398 3751,-398 3751,-398 3757,-398 3763,-404 3763,-410 3763,-410 3763,-476 3763,-476 3763,-482 3757,-488 3751,-488 3751,-488 3515,-488 3515,-488 3509,-488 3503,-482 3503,-476 3503,-476 3503,-410 3503,-410 3503,-404 3509,-398 3515,-398"/>
<text text-anchor="middle" x="3633" y="-472.8" font-family="Arial" font-size="14.00" fill="#000000">membus </text>
<text text-anchor="middle" x="3633" y="-457.8" font-family="Arial" font-size="14.00" fill="#000000">: SystemXBar</text>
</a>
</g>
</g>
<g id="clust324" class="cluster">
<title>cluster_system_l2</title>
<g id="a_clust324"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=4&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=20&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=20&#10;partitioning_manager=Null&#10;power_model=&#10;power_state=system.l2.power_state&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.l2.replacement_policy&#10;&#13;esponse_latency=20&#10;sequential_access=false&#10;size=524288&#10;system=system&#10;tag_latency=20&#10;tags=system.l2.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M3700,-32C3700,-32 3862,-32 3862,-32 3868,-32 3874,-38 3874,-44 3874,-44 3874,-110 3874,-110 3874,-116 3868,-122 3862,-122 3862,-122 3700,-122 3700,-122 3694,-122 3688,-116 3688,-110 3688,-110 3688,-44 3688,-44 3688,-38 3694,-32 3700,-32"/>
<text text-anchor="middle" x="3781" y="-106.8" font-family="Arial" font-size="14.00" fill="#000000">l2 </text>
<text text-anchor="middle" x="3781" y="-91.8" font-family="Arial" font-size="14.00" fill="#000000">: L2Cache</text>
</a>
</g>
</g>
<g id="clust330" class="cluster">
<title>cluster_system_tol2bus</title>
<g id="a_clust330"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;forward_latency=0&#10;frontend_latency=1&#10;header_latency=1&#10;max_outstanding_snoops=512&#10;max_routing_table_size=512&#10;point_of_coherency=false&#10;point_of_unification=true&#10;power_model=&#10;power_state=system.tol2bus.power_state&#10;&#13;esponse_latency=1&#10;snoop_filter=system.tol2bus.snoop_filter&#10;snoop_response_latency=1&#10;system=system&#10;use_default_range=false&#10;width=32">
<path fill="#6f798c" stroke="#000000" d="M3726,-162C3726,-162 3962,-162 3962,-162 3968,-162 3974,-168 3974,-174 3974,-174 3974,-240 3974,-240 3974,-246 3968,-252 3962,-252 3962,-252 3726,-252 3726,-252 3720,-252 3714,-246 3714,-240 3714,-240 3714,-174 3714,-174 3714,-168 3720,-162 3726,-162"/>
<text text-anchor="middle" x="3844" y="-236.8" font-family="Arial" font-size="14.00" fill="#000000">tol2bus </text>
<text text-anchor="middle" x="3844" y="-221.8" font-family="Arial" font-size="14.00" fill="#000000">: L2XBar</text>
</a>
</g>
</g>
<g id="clust333" class="cluster">
<title>cluster_system_mem_ctrls</title>
<g id="a_clust333"><a xlink:title="clk_domain=system.clk_domain&#10;command_window=10000&#10;disable_sanity_check=false&#10;dram=system.mem_ctrls.dram&#10;eventq_index=0&#10;mem_sched_policy=frfcfs&#10;min_reads_per_switch=16&#10;min_writes_per_switch=16&#10;power_model=&#10;power_state=system.mem_ctrls.power_state&#10;qos_policy=Null&#10;qos_priorities=1&#10;qos_priority_escalation=false&#10;qos_q_policy=fifo&#10;qos_requestors= &#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#10;qos_syncro_scheduler=false&#10;qos_turnaround_policy=Null&#10;static_backend_latency=10000&#10;static_frontend_latency=10000&#10;system=system&#10;write_high_thresh_perc=85&#10;write_low_thresh_perc=50">
<path fill="#bab6ae" stroke="#000000" d="M3634,-162C3634,-162 3694,-162 3694,-162 3700,-162 3706,-168 3706,-174 3706,-174 3706,-240 3706,-240 3706,-246 3700,-252 3694,-252 3694,-252 3634,-252 3634,-252 3628,-252 3622,-246 3622,-240 3622,-240 3622,-174 3622,-174 3622,-168 3628,-162 3634,-162"/>
<text text-anchor="middle" x="3664" y="-236.8" font-family="Arial" font-size="14.00" fill="#000000">mem_ctrls </text>
<text text-anchor="middle" x="3664" y="-221.8" font-family="Arial" font-size="14.00" fill="#000000">: MemCtrl</text>
</a>
</g>
</g>
<!-- system_system_port -->
<g id="node1" class="node">
<title>system_system_port</title>
<path fill="#b6b8bc" stroke="#000000" d="M3734.5,-572C3734.5,-572 3667.5,-572 3667.5,-572 3661.5,-572 3655.5,-566 3655.5,-560 3655.5,-560 3655.5,-548 3655.5,-548 3655.5,-542 3661.5,-536 3667.5,-536 3667.5,-536 3734.5,-536 3734.5,-536 3740.5,-536 3746.5,-542 3746.5,-548 3746.5,-548 3746.5,-560 3746.5,-560 3746.5,-566 3740.5,-572 3734.5,-572"/>
<text text-anchor="middle" x="3701" y="-550.3" font-family="Arial" font-size="14.00" fill="#000000">system_port</text>
</g>
<!-- system_membus_cpu_side_ports -->
<g id="node122" class="node">
<title>system_membus_cpu_side_ports</title>
<path fill="#586070" stroke="#000000" d="M3743,-442C3743,-442 3659,-442 3659,-442 3653,-442 3647,-436 3647,-430 3647,-430 3647,-418 3647,-418 3647,-412 3653,-406 3659,-406 3659,-406 3743,-406 3743,-406 3749,-406 3755,-412 3755,-418 3755,-418 3755,-430 3755,-430 3755,-436 3749,-442 3743,-442"/>
<text text-anchor="middle" x="3701" y="-420.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side_ports</text>
</g>
<!-- system_system_port&#45;&gt;system_membus_cpu_side_ports -->
<g id="edge1" class="edge">
<title>system_system_port&#45;&gt;system_membus_cpu_side_ports</title>
<path fill="none" stroke="black" d="M3701,-535.74C3701,-514.36 3701,-477.69 3701,-452.44"/>
<polygon fill="black" stroke="black" points="3704.5,-452.4 3701,-442.4 3697.5,-452.4 3704.5,-452.4"/>
</g>
<!-- system_cpu0_icache_port -->
<g id="node2" class="node">
<title>system_cpu0_icache_port</title>
<path fill="#959ead" stroke="#000000" d="M6865,-206C6865,-206 6803,-206 6803,-206 6797,-206 6791,-200 6791,-194 6791,-194 6791,-182 6791,-182 6791,-176 6797,-170 6803,-170 6803,-170 6865,-170 6865,-170 6871,-170 6877,-176 6877,-182 6877,-182 6877,-194 6877,-194 6877,-200 6871,-206 6865,-206"/>
<text text-anchor="middle" x="6834" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">icache_port</text>
</g>
<!-- system_cpu0_icache_cpu_side -->
<g id="node6" class="node">
<title>system_cpu0_icache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M7040.5,-76C7040.5,-76 6993.5,-76 6993.5,-76 6987.5,-76 6981.5,-70 6981.5,-64 6981.5,-64 6981.5,-52 6981.5,-52 6981.5,-46 6987.5,-40 6993.5,-40 6993.5,-40 7040.5,-40 7040.5,-40 7046.5,-40 7052.5,-46 7052.5,-52 7052.5,-52 7052.5,-64 7052.5,-64 7052.5,-70 7046.5,-76 7040.5,-76"/>
<text text-anchor="middle" x="7017" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu0_icache_port&#45;&gt;system_cpu0_icache_cpu_side -->
<g id="edge2" class="edge">
<title>system_cpu0_icache_port&#45;&gt;system_cpu0_icache_cpu_side</title>
<path fill="none" stroke="black" d="M6850.8,-169.79C6859.69,-161.54 6871.19,-152.15 6883,-146 6919.34,-127.08 6938.35,-145.37 6972,-122 6985.41,-112.68 6996.23,-98.02 7003.9,-85.18"/>
<polygon fill="black" stroke="black" points="7007.06,-86.69 7008.91,-76.26 7000.96,-83.26 7007.06,-86.69"/>
</g>
<!-- system_cpu0_dcache_port -->
<g id="node3" class="node">
<title>system_cpu0_dcache_port</title>
<path fill="#959ead" stroke="#000000" d="M6760.5,-206C6760.5,-206 6693.5,-206 6693.5,-206 6687.5,-206 6681.5,-200 6681.5,-194 6681.5,-194 6681.5,-182 6681.5,-182 6681.5,-176 6687.5,-170 6693.5,-170 6693.5,-170 6760.5,-170 6760.5,-170 6766.5,-170 6772.5,-176 6772.5,-182 6772.5,-182 6772.5,-194 6772.5,-194 6772.5,-200 6766.5,-206 6760.5,-206"/>
<text text-anchor="middle" x="6727" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">dcache_port</text>
</g>
<!-- system_cpu0_dcache_cpu_side -->
<g id="node8" class="node">
<title>system_cpu0_dcache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M6846.5,-76C6846.5,-76 6799.5,-76 6799.5,-76 6793.5,-76 6787.5,-70 6787.5,-64 6787.5,-64 6787.5,-52 6787.5,-52 6787.5,-46 6793.5,-40 6799.5,-40 6799.5,-40 6846.5,-40 6846.5,-40 6852.5,-40 6858.5,-46 6858.5,-52 6858.5,-52 6858.5,-64 6858.5,-64 6858.5,-70 6852.5,-76 6846.5,-76"/>
<text text-anchor="middle" x="6823" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu0_dcache_port&#45;&gt;system_cpu0_dcache_cpu_side -->
<g id="edge3" class="edge">
<title>system_cpu0_dcache_port&#45;&gt;system_cpu0_dcache_cpu_side</title>
<path fill="none" stroke="black" d="M6740.85,-169.78C6751.23,-156.78 6765.71,-138.42 6778,-122 6787.12,-109.83 6796.97,-96.11 6805.12,-84.58"/>
<polygon fill="black" stroke="black" points="6808.08,-86.45 6810.98,-76.26 6802.36,-82.42 6808.08,-86.45"/>
</g>
<!-- system_cpu0_mmu_itb_walker_port -->
<g id="node4" class="node">
<title>system_cpu0_mmu_itb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M7262,-206C7262,-206 7232,-206 7232,-206 7226,-206 7220,-200 7220,-194 7220,-194 7220,-182 7220,-182 7220,-176 7226,-170 7232,-170 7232,-170 7262,-170 7262,-170 7268,-170 7274,-176 7274,-182 7274,-182 7274,-194 7274,-194 7274,-200 7268,-206 7262,-206"/>
<text text-anchor="middle" x="7247" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu0_itb_walker_cache_cpu_side -->
<g id="node10" class="node">
<title>system_cpu0_itb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M7242.5,-76C7242.5,-76 7195.5,-76 7195.5,-76 7189.5,-76 7183.5,-70 7183.5,-64 7183.5,-64 7183.5,-52 7183.5,-52 7183.5,-46 7189.5,-40 7195.5,-40 7195.5,-40 7242.5,-40 7242.5,-40 7248.5,-40 7254.5,-46 7254.5,-52 7254.5,-52 7254.5,-64 7254.5,-64 7254.5,-70 7248.5,-76 7242.5,-76"/>
<text text-anchor="middle" x="7219" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu0_mmu_itb_walker_port&#45;&gt;system_cpu0_itb_walker_cache_cpu_side -->
<g id="edge4" class="edge">
<title>system_cpu0_mmu_itb_walker_port&#45;&gt;system_cpu0_itb_walker_cache_cpu_side</title>
<path fill="none" stroke="black" d="M7243.22,-169.74C7238.55,-148.36 7230.53,-111.69 7225,-86.44"/>
<polygon fill="black" stroke="black" points="7228.36,-85.42 7222.81,-76.4 7221.52,-86.91 7228.36,-85.42"/>
</g>
<!-- system_cpu0_mmu_dtb_walker_port -->
<g id="node5" class="node">
<title>system_cpu0_mmu_dtb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M7437,-206C7437,-206 7407,-206 7407,-206 7401,-206 7395,-200 7395,-194 7395,-194 7395,-182 7395,-182 7395,-176 7401,-170 7407,-170 7407,-170 7437,-170 7437,-170 7443,-170 7449,-176 7449,-182 7449,-182 7449,-194 7449,-194 7449,-200 7443,-206 7437,-206"/>
<text text-anchor="middle" x="7422" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu0_dtb_walker_cache_cpu_side -->
<g id="node12" class="node">
<title>system_cpu0_dtb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M7440.5,-76C7440.5,-76 7393.5,-76 7393.5,-76 7387.5,-76 7381.5,-70 7381.5,-64 7381.5,-64 7381.5,-52 7381.5,-52 7381.5,-46 7387.5,-40 7393.5,-40 7393.5,-40 7440.5,-40 7440.5,-40 7446.5,-40 7452.5,-46 7452.5,-52 7452.5,-52 7452.5,-64 7452.5,-64 7452.5,-70 7446.5,-76 7440.5,-76"/>
<text text-anchor="middle" x="7417" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu0_mmu_dtb_walker_port&#45;&gt;system_cpu0_dtb_walker_cache_cpu_side -->
<g id="edge5" class="edge">
<title>system_cpu0_mmu_dtb_walker_port&#45;&gt;system_cpu0_dtb_walker_cache_cpu_side</title>
<path fill="none" stroke="black" d="M7421.33,-169.74C7420.49,-148.36 7419.06,-111.69 7418.07,-86.44"/>
<polygon fill="black" stroke="black" points="7421.57,-86.25 7417.68,-76.4 7414.57,-86.53 7421.57,-86.25"/>
</g>
<!-- system_cpu0_icache_mem_side -->
<g id="node7" class="node">
<title>system_cpu0_icache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M6951,-76C6951,-76 6895,-76 6895,-76 6889,-76 6883,-70 6883,-64 6883,-64 6883,-52 6883,-52 6883,-46 6889,-40 6895,-40 6895,-40 6951,-40 6951,-40 6957,-40 6963,-46 6963,-52 6963,-52 6963,-64 6963,-64 6963,-70 6957,-76 6951,-76"/>
<text text-anchor="middle" x="6923" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu0_dcache_mem_side -->
<g id="node9" class="node">
<title>system_cpu0_dcache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M6757,-76C6757,-76 6701,-76 6701,-76 6695,-76 6689,-70 6689,-64 6689,-64 6689,-52 6689,-52 6689,-46 6695,-40 6701,-40 6701,-40 6757,-40 6757,-40 6763,-40 6769,-46 6769,-52 6769,-52 6769,-64 6769,-64 6769,-70 6763,-76 6757,-76"/>
<text text-anchor="middle" x="6729" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu0_itb_walker_cache_mem_side -->
<g id="node11" class="node">
<title>system_cpu0_itb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M7153,-76C7153,-76 7097,-76 7097,-76 7091,-76 7085,-70 7085,-64 7085,-64 7085,-52 7085,-52 7085,-46 7091,-40 7097,-40 7097,-40 7153,-40 7153,-40 7159,-40 7165,-46 7165,-52 7165,-52 7165,-64 7165,-64 7165,-70 7159,-76 7153,-76"/>
<text text-anchor="middle" x="7125" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu0_dtb_walker_cache_mem_side -->
<g id="node13" class="node">
<title>system_cpu0_dtb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M7351,-76C7351,-76 7295,-76 7295,-76 7289,-76 7283,-70 7283,-64 7283,-64 7283,-52 7283,-52 7283,-46 7289,-40 7295,-40 7295,-40 7351,-40 7351,-40 7357,-40 7363,-46 7363,-52 7363,-52 7363,-64 7363,-64 7363,-70 7357,-76 7351,-76"/>
<text text-anchor="middle" x="7323" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu0_interrupts_int_requestor -->
<g id="node14" class="node">
<title>system_cpu0_interrupts_int_requestor</title>
<path fill="#94918b" stroke="#000000" d="M7167.5,-206C7167.5,-206 7096.5,-206 7096.5,-206 7090.5,-206 7084.5,-200 7084.5,-194 7084.5,-194 7084.5,-182 7084.5,-182 7084.5,-176 7090.5,-170 7096.5,-170 7096.5,-170 7167.5,-170 7167.5,-170 7173.5,-170 7179.5,-176 7179.5,-182 7179.5,-182 7179.5,-194 7179.5,-194 7179.5,-200 7173.5,-206 7167.5,-206"/>
<text text-anchor="middle" x="7132" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">int_requestor</text>
</g>
<!-- system_cpu0_interrupts_int_responder -->
<g id="node15" class="node">
<title>system_cpu0_interrupts_int_responder</title>
<path fill="#94918b" stroke="#000000" d="M7054.5,-206C7054.5,-206 6979.5,-206 6979.5,-206 6973.5,-206 6967.5,-200 6967.5,-194 6967.5,-194 6967.5,-182 6967.5,-182 6967.5,-176 6973.5,-170 6979.5,-170 6979.5,-170 7054.5,-170 7054.5,-170 7060.5,-170 7066.5,-176 7066.5,-182 7066.5,-182 7066.5,-194 7066.5,-194 7066.5,-200 7060.5,-206 7054.5,-206"/>
<text text-anchor="middle" x="7017" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">int_responder</text>
</g>
<!-- system_cpu0_interrupts_pio -->
<g id="node16" class="node">
<title>system_cpu0_interrupts_pio</title>
<path fill="#94918b" stroke="#000000" d="M6937,-206C6937,-206 6907,-206 6907,-206 6901,-206 6895,-200 6895,-194 6895,-194 6895,-182 6895,-182 6895,-176 6901,-170 6907,-170 6907,-170 6937,-170 6937,-170 6943,-170 6949,-176 6949,-182 6949,-182 6949,-194 6949,-194 6949,-200 6943,-206 6937,-206"/>
<text text-anchor="middle" x="6922" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">pio</text>
</g>
<!-- system_cpu1_icache_port -->
<g id="node17" class="node">
<title>system_cpu1_icache_port</title>
<path fill="#959ead" stroke="#000000" d="M5071,-206C5071,-206 5009,-206 5009,-206 5003,-206 4997,-200 4997,-194 4997,-194 4997,-182 4997,-182 4997,-176 5003,-170 5009,-170 5009,-170 5071,-170 5071,-170 5077,-170 5083,-176 5083,-182 5083,-182 5083,-194 5083,-194 5083,-200 5077,-206 5071,-206"/>
<text text-anchor="middle" x="5040" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">icache_port</text>
</g>
<!-- system_cpu1_icache_cpu_side -->
<g id="node21" class="node">
<title>system_cpu1_icache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M5246.5,-76C5246.5,-76 5199.5,-76 5199.5,-76 5193.5,-76 5187.5,-70 5187.5,-64 5187.5,-64 5187.5,-52 5187.5,-52 5187.5,-46 5193.5,-40 5199.5,-40 5199.5,-40 5246.5,-40 5246.5,-40 5252.5,-40 5258.5,-46 5258.5,-52 5258.5,-52 5258.5,-64 5258.5,-64 5258.5,-70 5252.5,-76 5246.5,-76"/>
<text text-anchor="middle" x="5223" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu1_icache_port&#45;&gt;system_cpu1_icache_cpu_side -->
<g id="edge6" class="edge">
<title>system_cpu1_icache_port&#45;&gt;system_cpu1_icache_cpu_side</title>
<path fill="none" stroke="black" d="M5056.8,-169.79C5065.69,-161.54 5077.19,-152.15 5089,-146 5125.34,-127.08 5144.35,-145.37 5178,-122 5191.41,-112.68 5202.23,-98.02 5209.9,-85.18"/>
<polygon fill="black" stroke="black" points="5213.06,-86.69 5214.91,-76.26 5206.96,-83.26 5213.06,-86.69"/>
</g>
<!-- system_cpu1_dcache_port -->
<g id="node18" class="node">
<title>system_cpu1_dcache_port</title>
<path fill="#959ead" stroke="#000000" d="M4966.5,-206C4966.5,-206 4899.5,-206 4899.5,-206 4893.5,-206 4887.5,-200 4887.5,-194 4887.5,-194 4887.5,-182 4887.5,-182 4887.5,-176 4893.5,-170 4899.5,-170 4899.5,-170 4966.5,-170 4966.5,-170 4972.5,-170 4978.5,-176 4978.5,-182 4978.5,-182 4978.5,-194 4978.5,-194 4978.5,-200 4972.5,-206 4966.5,-206"/>
<text text-anchor="middle" x="4933" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">dcache_port</text>
</g>
<!-- system_cpu1_dcache_cpu_side -->
<g id="node23" class="node">
<title>system_cpu1_dcache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M5052.5,-76C5052.5,-76 5005.5,-76 5005.5,-76 4999.5,-76 4993.5,-70 4993.5,-64 4993.5,-64 4993.5,-52 4993.5,-52 4993.5,-46 4999.5,-40 5005.5,-40 5005.5,-40 5052.5,-40 5052.5,-40 5058.5,-40 5064.5,-46 5064.5,-52 5064.5,-52 5064.5,-64 5064.5,-64 5064.5,-70 5058.5,-76 5052.5,-76"/>
<text text-anchor="middle" x="5029" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu1_dcache_port&#45;&gt;system_cpu1_dcache_cpu_side -->
<g id="edge7" class="edge">
<title>system_cpu1_dcache_port&#45;&gt;system_cpu1_dcache_cpu_side</title>
<path fill="none" stroke="black" d="M4946.85,-169.78C4957.23,-156.78 4971.71,-138.42 4984,-122 4993.12,-109.83 5002.97,-96.11 5011.12,-84.58"/>
<polygon fill="black" stroke="black" points="5014.08,-86.45 5016.98,-76.26 5008.36,-82.42 5014.08,-86.45"/>
</g>
<!-- system_cpu1_mmu_itb_walker_port -->
<g id="node19" class="node">
<title>system_cpu1_mmu_itb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M5468,-206C5468,-206 5438,-206 5438,-206 5432,-206 5426,-200 5426,-194 5426,-194 5426,-182 5426,-182 5426,-176 5432,-170 5438,-170 5438,-170 5468,-170 5468,-170 5474,-170 5480,-176 5480,-182 5480,-182 5480,-194 5480,-194 5480,-200 5474,-206 5468,-206"/>
<text text-anchor="middle" x="5453" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu1_itb_walker_cache_cpu_side -->
<g id="node25" class="node">
<title>system_cpu1_itb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M5448.5,-76C5448.5,-76 5401.5,-76 5401.5,-76 5395.5,-76 5389.5,-70 5389.5,-64 5389.5,-64 5389.5,-52 5389.5,-52 5389.5,-46 5395.5,-40 5401.5,-40 5401.5,-40 5448.5,-40 5448.5,-40 5454.5,-40 5460.5,-46 5460.5,-52 5460.5,-52 5460.5,-64 5460.5,-64 5460.5,-70 5454.5,-76 5448.5,-76"/>
<text text-anchor="middle" x="5425" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu1_mmu_itb_walker_port&#45;&gt;system_cpu1_itb_walker_cache_cpu_side -->
<g id="edge8" class="edge">
<title>system_cpu1_mmu_itb_walker_port&#45;&gt;system_cpu1_itb_walker_cache_cpu_side</title>
<path fill="none" stroke="black" d="M5449.22,-169.74C5444.55,-148.36 5436.53,-111.69 5431,-86.44"/>
<polygon fill="black" stroke="black" points="5434.36,-85.42 5428.81,-76.4 5427.52,-86.91 5434.36,-85.42"/>
</g>
<!-- system_cpu1_mmu_dtb_walker_port -->
<g id="node20" class="node">
<title>system_cpu1_mmu_dtb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M5643,-206C5643,-206 5613,-206 5613,-206 5607,-206 5601,-200 5601,-194 5601,-194 5601,-182 5601,-182 5601,-176 5607,-170 5613,-170 5613,-170 5643,-170 5643,-170 5649,-170 5655,-176 5655,-182 5655,-182 5655,-194 5655,-194 5655,-200 5649,-206 5643,-206"/>
<text text-anchor="middle" x="5628" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu1_dtb_walker_cache_cpu_side -->
<g id="node27" class="node">
<title>system_cpu1_dtb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M5646.5,-76C5646.5,-76 5599.5,-76 5599.5,-76 5593.5,-76 5587.5,-70 5587.5,-64 5587.5,-64 5587.5,-52 5587.5,-52 5587.5,-46 5593.5,-40 5599.5,-40 5599.5,-40 5646.5,-40 5646.5,-40 5652.5,-40 5658.5,-46 5658.5,-52 5658.5,-52 5658.5,-64 5658.5,-64 5658.5,-70 5652.5,-76 5646.5,-76"/>
<text text-anchor="middle" x="5623" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu1_mmu_dtb_walker_port&#45;&gt;system_cpu1_dtb_walker_cache_cpu_side -->
<g id="edge9" class="edge">
<title>system_cpu1_mmu_dtb_walker_port&#45;&gt;system_cpu1_dtb_walker_cache_cpu_side</title>
<path fill="none" stroke="black" d="M5627.33,-169.74C5626.49,-148.36 5625.06,-111.69 5624.07,-86.44"/>
<polygon fill="black" stroke="black" points="5627.57,-86.25 5623.68,-76.4 5620.57,-86.53 5627.57,-86.25"/>
</g>
<!-- system_cpu1_icache_mem_side -->
<g id="node22" class="node">
<title>system_cpu1_icache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M5157,-76C5157,-76 5101,-76 5101,-76 5095,-76 5089,-70 5089,-64 5089,-64 5089,-52 5089,-52 5089,-46 5095,-40 5101,-40 5101,-40 5157,-40 5157,-40 5163,-40 5169,-46 5169,-52 5169,-52 5169,-64 5169,-64 5169,-70 5163,-76 5157,-76"/>
<text text-anchor="middle" x="5129" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu1_dcache_mem_side -->
<g id="node24" class="node">
<title>system_cpu1_dcache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M4963,-76C4963,-76 4907,-76 4907,-76 4901,-76 4895,-70 4895,-64 4895,-64 4895,-52 4895,-52 4895,-46 4901,-40 4907,-40 4907,-40 4963,-40 4963,-40 4969,-40 4975,-46 4975,-52 4975,-52 4975,-64 4975,-64 4975,-70 4969,-76 4963,-76"/>
<text text-anchor="middle" x="4935" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu1_itb_walker_cache_mem_side -->
<g id="node26" class="node">
<title>system_cpu1_itb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M5359,-76C5359,-76 5303,-76 5303,-76 5297,-76 5291,-70 5291,-64 5291,-64 5291,-52 5291,-52 5291,-46 5297,-40 5303,-40 5303,-40 5359,-40 5359,-40 5365,-40 5371,-46 5371,-52 5371,-52 5371,-64 5371,-64 5371,-70 5365,-76 5359,-76"/>
<text text-anchor="middle" x="5331" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu1_dtb_walker_cache_mem_side -->
<g id="node28" class="node">
<title>system_cpu1_dtb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M5557,-76C5557,-76 5501,-76 5501,-76 5495,-76 5489,-70 5489,-64 5489,-64 5489,-52 5489,-52 5489,-46 5495,-40 5501,-40 5501,-40 5557,-40 5557,-40 5563,-40 5569,-46 5569,-52 5569,-52 5569,-64 5569,-64 5569,-70 5563,-76 5557,-76"/>
<text text-anchor="middle" x="5529" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu1_interrupts_int_requestor -->
<g id="node29" class="node">
<title>system_cpu1_interrupts_int_requestor</title>
<path fill="#94918b" stroke="#000000" d="M5373.5,-206C5373.5,-206 5302.5,-206 5302.5,-206 5296.5,-206 5290.5,-200 5290.5,-194 5290.5,-194 5290.5,-182 5290.5,-182 5290.5,-176 5296.5,-170 5302.5,-170 5302.5,-170 5373.5,-170 5373.5,-170 5379.5,-170 5385.5,-176 5385.5,-182 5385.5,-182 5385.5,-194 5385.5,-194 5385.5,-200 5379.5,-206 5373.5,-206"/>
<text text-anchor="middle" x="5338" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">int_requestor</text>
</g>
<!-- system_cpu1_interrupts_int_responder -->
<g id="node30" class="node">
<title>system_cpu1_interrupts_int_responder</title>
<path fill="#94918b" stroke="#000000" d="M5260.5,-206C5260.5,-206 5185.5,-206 5185.5,-206 5179.5,-206 5173.5,-200 5173.5,-194 5173.5,-194 5173.5,-182 5173.5,-182 5173.5,-176 5179.5,-170 5185.5,-170 5185.5,-170 5260.5,-170 5260.5,-170 5266.5,-170 5272.5,-176 5272.5,-182 5272.5,-182 5272.5,-194 5272.5,-194 5272.5,-200 5266.5,-206 5260.5,-206"/>
<text text-anchor="middle" x="5223" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">int_responder</text>
</g>
<!-- system_cpu1_interrupts_pio -->
<g id="node31" class="node">
<title>system_cpu1_interrupts_pio</title>
<path fill="#94918b" stroke="#000000" d="M5143,-206C5143,-206 5113,-206 5113,-206 5107,-206 5101,-200 5101,-194 5101,-194 5101,-182 5101,-182 5101,-176 5107,-170 5113,-170 5113,-170 5143,-170 5143,-170 5149,-170 5155,-176 5155,-182 5155,-182 5155,-194 5155,-194 5155,-200 5149,-206 5143,-206"/>
<text text-anchor="middle" x="5128" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">pio</text>
</g>
<!-- system_cpu2_icache_port -->
<g id="node32" class="node">
<title>system_cpu2_icache_port</title>
<path fill="#959ead" stroke="#000000" d="M5968,-206C5968,-206 5906,-206 5906,-206 5900,-206 5894,-200 5894,-194 5894,-194 5894,-182 5894,-182 5894,-176 5900,-170 5906,-170 5906,-170 5968,-170 5968,-170 5974,-170 5980,-176 5980,-182 5980,-182 5980,-194 5980,-194 5980,-200 5974,-206 5968,-206"/>
<text text-anchor="middle" x="5937" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">icache_port</text>
</g>
<!-- system_cpu2_icache_cpu_side -->
<g id="node36" class="node">
<title>system_cpu2_icache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M6143.5,-76C6143.5,-76 6096.5,-76 6096.5,-76 6090.5,-76 6084.5,-70 6084.5,-64 6084.5,-64 6084.5,-52 6084.5,-52 6084.5,-46 6090.5,-40 6096.5,-40 6096.5,-40 6143.5,-40 6143.5,-40 6149.5,-40 6155.5,-46 6155.5,-52 6155.5,-52 6155.5,-64 6155.5,-64 6155.5,-70 6149.5,-76 6143.5,-76"/>
<text text-anchor="middle" x="6120" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu2_icache_port&#45;&gt;system_cpu2_icache_cpu_side -->
<g id="edge10" class="edge">
<title>system_cpu2_icache_port&#45;&gt;system_cpu2_icache_cpu_side</title>
<path fill="none" stroke="black" d="M5953.8,-169.79C5962.69,-161.54 5974.19,-152.15 5986,-146 6022.34,-127.08 6041.35,-145.37 6075,-122 6088.41,-112.68 6099.23,-98.02 6106.9,-85.18"/>
<polygon fill="black" stroke="black" points="6110.06,-86.69 6111.91,-76.26 6103.96,-83.26 6110.06,-86.69"/>
</g>
<!-- system_cpu2_dcache_port -->
<g id="node33" class="node">
<title>system_cpu2_dcache_port</title>
<path fill="#959ead" stroke="#000000" d="M5863.5,-206C5863.5,-206 5796.5,-206 5796.5,-206 5790.5,-206 5784.5,-200 5784.5,-194 5784.5,-194 5784.5,-182 5784.5,-182 5784.5,-176 5790.5,-170 5796.5,-170 5796.5,-170 5863.5,-170 5863.5,-170 5869.5,-170 5875.5,-176 5875.5,-182 5875.5,-182 5875.5,-194 5875.5,-194 5875.5,-200 5869.5,-206 5863.5,-206"/>
<text text-anchor="middle" x="5830" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">dcache_port</text>
</g>
<!-- system_cpu2_dcache_cpu_side -->
<g id="node38" class="node">
<title>system_cpu2_dcache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M5949.5,-76C5949.5,-76 5902.5,-76 5902.5,-76 5896.5,-76 5890.5,-70 5890.5,-64 5890.5,-64 5890.5,-52 5890.5,-52 5890.5,-46 5896.5,-40 5902.5,-40 5902.5,-40 5949.5,-40 5949.5,-40 5955.5,-40 5961.5,-46 5961.5,-52 5961.5,-52 5961.5,-64 5961.5,-64 5961.5,-70 5955.5,-76 5949.5,-76"/>
<text text-anchor="middle" x="5926" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu2_dcache_port&#45;&gt;system_cpu2_dcache_cpu_side -->
<g id="edge11" class="edge">
<title>system_cpu2_dcache_port&#45;&gt;system_cpu2_dcache_cpu_side</title>
<path fill="none" stroke="black" d="M5843.85,-169.78C5854.23,-156.78 5868.71,-138.42 5881,-122 5890.12,-109.83 5899.97,-96.11 5908.12,-84.58"/>
<polygon fill="black" stroke="black" points="5911.08,-86.45 5913.98,-76.26 5905.36,-82.42 5911.08,-86.45"/>
</g>
<!-- system_cpu2_mmu_itb_walker_port -->
<g id="node34" class="node">
<title>system_cpu2_mmu_itb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M6365,-206C6365,-206 6335,-206 6335,-206 6329,-206 6323,-200 6323,-194 6323,-194 6323,-182 6323,-182 6323,-176 6329,-170 6335,-170 6335,-170 6365,-170 6365,-170 6371,-170 6377,-176 6377,-182 6377,-182 6377,-194 6377,-194 6377,-200 6371,-206 6365,-206"/>
<text text-anchor="middle" x="6350" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu2_itb_walker_cache_cpu_side -->
<g id="node40" class="node">
<title>system_cpu2_itb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M6345.5,-76C6345.5,-76 6298.5,-76 6298.5,-76 6292.5,-76 6286.5,-70 6286.5,-64 6286.5,-64 6286.5,-52 6286.5,-52 6286.5,-46 6292.5,-40 6298.5,-40 6298.5,-40 6345.5,-40 6345.5,-40 6351.5,-40 6357.5,-46 6357.5,-52 6357.5,-52 6357.5,-64 6357.5,-64 6357.5,-70 6351.5,-76 6345.5,-76"/>
<text text-anchor="middle" x="6322" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu2_mmu_itb_walker_port&#45;&gt;system_cpu2_itb_walker_cache_cpu_side -->
<g id="edge12" class="edge">
<title>system_cpu2_mmu_itb_walker_port&#45;&gt;system_cpu2_itb_walker_cache_cpu_side</title>
<path fill="none" stroke="black" d="M6346.22,-169.74C6341.55,-148.36 6333.53,-111.69 6328,-86.44"/>
<polygon fill="black" stroke="black" points="6331.36,-85.42 6325.81,-76.4 6324.52,-86.91 6331.36,-85.42"/>
</g>
<!-- system_cpu2_mmu_dtb_walker_port -->
<g id="node35" class="node">
<title>system_cpu2_mmu_dtb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M6540,-206C6540,-206 6510,-206 6510,-206 6504,-206 6498,-200 6498,-194 6498,-194 6498,-182 6498,-182 6498,-176 6504,-170 6510,-170 6510,-170 6540,-170 6540,-170 6546,-170 6552,-176 6552,-182 6552,-182 6552,-194 6552,-194 6552,-200 6546,-206 6540,-206"/>
<text text-anchor="middle" x="6525" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu2_dtb_walker_cache_cpu_side -->
<g id="node42" class="node">
<title>system_cpu2_dtb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M6543.5,-76C6543.5,-76 6496.5,-76 6496.5,-76 6490.5,-76 6484.5,-70 6484.5,-64 6484.5,-64 6484.5,-52 6484.5,-52 6484.5,-46 6490.5,-40 6496.5,-40 6496.5,-40 6543.5,-40 6543.5,-40 6549.5,-40 6555.5,-46 6555.5,-52 6555.5,-52 6555.5,-64 6555.5,-64 6555.5,-70 6549.5,-76 6543.5,-76"/>
<text text-anchor="middle" x="6520" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu2_mmu_dtb_walker_port&#45;&gt;system_cpu2_dtb_walker_cache_cpu_side -->
<g id="edge13" class="edge">
<title>system_cpu2_mmu_dtb_walker_port&#45;&gt;system_cpu2_dtb_walker_cache_cpu_side</title>
<path fill="none" stroke="black" d="M6524.33,-169.74C6523.49,-148.36 6522.06,-111.69 6521.07,-86.44"/>
<polygon fill="black" stroke="black" points="6524.57,-86.25 6520.68,-76.4 6517.57,-86.53 6524.57,-86.25"/>
</g>
<!-- system_cpu2_icache_mem_side -->
<g id="node37" class="node">
<title>system_cpu2_icache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M6054,-76C6054,-76 5998,-76 5998,-76 5992,-76 5986,-70 5986,-64 5986,-64 5986,-52 5986,-52 5986,-46 5992,-40 5998,-40 5998,-40 6054,-40 6054,-40 6060,-40 6066,-46 6066,-52 6066,-52 6066,-64 6066,-64 6066,-70 6060,-76 6054,-76"/>
<text text-anchor="middle" x="6026" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu2_dcache_mem_side -->
<g id="node39" class="node">
<title>system_cpu2_dcache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M5860,-76C5860,-76 5804,-76 5804,-76 5798,-76 5792,-70 5792,-64 5792,-64 5792,-52 5792,-52 5792,-46 5798,-40 5804,-40 5804,-40 5860,-40 5860,-40 5866,-40 5872,-46 5872,-52 5872,-52 5872,-64 5872,-64 5872,-70 5866,-76 5860,-76"/>
<text text-anchor="middle" x="5832" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu2_itb_walker_cache_mem_side -->
<g id="node41" class="node">
<title>system_cpu2_itb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M6256,-76C6256,-76 6200,-76 6200,-76 6194,-76 6188,-70 6188,-64 6188,-64 6188,-52 6188,-52 6188,-46 6194,-40 6200,-40 6200,-40 6256,-40 6256,-40 6262,-40 6268,-46 6268,-52 6268,-52 6268,-64 6268,-64 6268,-70 6262,-76 6256,-76"/>
<text text-anchor="middle" x="6228" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu2_dtb_walker_cache_mem_side -->
<g id="node43" class="node">
<title>system_cpu2_dtb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M6454,-76C6454,-76 6398,-76 6398,-76 6392,-76 6386,-70 6386,-64 6386,-64 6386,-52 6386,-52 6386,-46 6392,-40 6398,-40 6398,-40 6454,-40 6454,-40 6460,-40 6466,-46 6466,-52 6466,-52 6466,-64 6466,-64 6466,-70 6460,-76 6454,-76"/>
<text text-anchor="middle" x="6426" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu2_interrupts_int_requestor -->
<g id="node44" class="node">
<title>system_cpu2_interrupts_int_requestor</title>
<path fill="#94918b" stroke="#000000" d="M6270.5,-206C6270.5,-206 6199.5,-206 6199.5,-206 6193.5,-206 6187.5,-200 6187.5,-194 6187.5,-194 6187.5,-182 6187.5,-182 6187.5,-176 6193.5,-170 6199.5,-170 6199.5,-170 6270.5,-170 6270.5,-170 6276.5,-170 6282.5,-176 6282.5,-182 6282.5,-182 6282.5,-194 6282.5,-194 6282.5,-200 6276.5,-206 6270.5,-206"/>
<text text-anchor="middle" x="6235" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">int_requestor</text>
</g>
<!-- system_cpu2_interrupts_int_responder -->
<g id="node45" class="node">
<title>system_cpu2_interrupts_int_responder</title>
<path fill="#94918b" stroke="#000000" d="M6157.5,-206C6157.5,-206 6082.5,-206 6082.5,-206 6076.5,-206 6070.5,-200 6070.5,-194 6070.5,-194 6070.5,-182 6070.5,-182 6070.5,-176 6076.5,-170 6082.5,-170 6082.5,-170 6157.5,-170 6157.5,-170 6163.5,-170 6169.5,-176 6169.5,-182 6169.5,-182 6169.5,-194 6169.5,-194 6169.5,-200 6163.5,-206 6157.5,-206"/>
<text text-anchor="middle" x="6120" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">int_responder</text>
</g>
<!-- system_cpu2_interrupts_pio -->
<g id="node46" class="node">
<title>system_cpu2_interrupts_pio</title>
<path fill="#94918b" stroke="#000000" d="M6040,-206C6040,-206 6010,-206 6010,-206 6004,-206 5998,-200 5998,-194 5998,-194 5998,-182 5998,-182 5998,-176 6004,-170 6010,-170 6010,-170 6040,-170 6040,-170 6046,-170 6052,-176 6052,-182 6052,-182 6052,-194 6052,-194 6052,-200 6046,-206 6040,-206"/>
<text text-anchor="middle" x="6025" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">pio</text>
</g>
<!-- system_cpu3_icache_port -->
<g id="node47" class="node">
<title>system_cpu3_icache_port</title>
<path fill="#959ead" stroke="#000000" d="M216,-206C216,-206 154,-206 154,-206 148,-206 142,-200 142,-194 142,-194 142,-182 142,-182 142,-176 148,-170 154,-170 154,-170 216,-170 216,-170 222,-170 228,-176 228,-182 228,-182 228,-194 228,-194 228,-200 222,-206 216,-206"/>
<text text-anchor="middle" x="185" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">icache_port</text>
</g>
<!-- system_cpu3_icache_cpu_side -->
<g id="node51" class="node">
<title>system_cpu3_icache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M347.5,-76C347.5,-76 300.5,-76 300.5,-76 294.5,-76 288.5,-70 288.5,-64 288.5,-64 288.5,-52 288.5,-52 288.5,-46 294.5,-40 300.5,-40 300.5,-40 347.5,-40 347.5,-40 353.5,-40 359.5,-46 359.5,-52 359.5,-52 359.5,-64 359.5,-64 359.5,-70 353.5,-76 347.5,-76"/>
<text text-anchor="middle" x="324" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu3_icache_port&#45;&gt;system_cpu3_icache_cpu_side -->
<g id="edge14" class="edge">
<title>system_cpu3_icache_port&#45;&gt;system_cpu3_icache_cpu_side</title>
<path fill="none" stroke="black" d="M203.75,-169.74C227.89,-147.5 270.01,-108.72 297.44,-83.46"/>
<polygon fill="black" stroke="black" points="300.12,-85.75 305.11,-76.4 295.38,-80.6 300.12,-85.75"/>
</g>
<!-- system_cpu3_dcache_port -->
<g id="node48" class="node">
<title>system_cpu3_dcache_port</title>
<path fill="#959ead" stroke="#000000" d="M111.5,-206C111.5,-206 44.5,-206 44.5,-206 38.5,-206 32.5,-200 32.5,-194 32.5,-194 32.5,-182 32.5,-182 32.5,-176 38.5,-170 44.5,-170 44.5,-170 111.5,-170 111.5,-170 117.5,-170 123.5,-176 123.5,-182 123.5,-182 123.5,-194 123.5,-194 123.5,-200 117.5,-206 111.5,-206"/>
<text text-anchor="middle" x="78" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">dcache_port</text>
</g>
<!-- system_cpu3_dcache_cpu_side -->
<g id="node53" class="node">
<title>system_cpu3_dcache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M127.5,-76C127.5,-76 80.5,-76 80.5,-76 74.5,-76 68.5,-70 68.5,-64 68.5,-64 68.5,-52 68.5,-52 68.5,-46 74.5,-40 80.5,-40 80.5,-40 127.5,-40 127.5,-40 133.5,-40 139.5,-46 139.5,-52 139.5,-52 139.5,-64 139.5,-64 139.5,-70 133.5,-76 127.5,-76"/>
<text text-anchor="middle" x="104" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu3_dcache_port&#45;&gt;system_cpu3_dcache_cpu_side -->
<g id="edge15" class="edge">
<title>system_cpu3_dcache_port&#45;&gt;system_cpu3_dcache_cpu_side</title>
<path fill="none" stroke="black" d="M81.51,-169.74C85.85,-148.36 93.3,-111.69 98.43,-86.44"/>
<polygon fill="black" stroke="black" points="101.91,-86.89 100.47,-76.4 95.05,-85.5 101.91,-86.89"/>
</g>
<!-- system_cpu3_mmu_itb_walker_port -->
<g id="node49" class="node">
<title>system_cpu3_mmu_itb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M613,-206C613,-206 583,-206 583,-206 577,-206 571,-200 571,-194 571,-194 571,-182 571,-182 571,-176 577,-170 583,-170 583,-170 613,-170 613,-170 619,-170 625,-176 625,-182 625,-182 625,-194 625,-194 625,-200 619,-206 613,-206"/>
<text text-anchor="middle" x="598" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu3_itb_walker_cache_cpu_side -->
<g id="node55" class="node">
<title>system_cpu3_itb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M592.5,-76C592.5,-76 545.5,-76 545.5,-76 539.5,-76 533.5,-70 533.5,-64 533.5,-64 533.5,-52 533.5,-52 533.5,-46 539.5,-40 545.5,-40 545.5,-40 592.5,-40 592.5,-40 598.5,-40 604.5,-46 604.5,-52 604.5,-52 604.5,-64 604.5,-64 604.5,-70 598.5,-76 592.5,-76"/>
<text text-anchor="middle" x="569" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu3_mmu_itb_walker_port&#45;&gt;system_cpu3_itb_walker_cache_cpu_side -->
<g id="edge16" class="edge">
<title>system_cpu3_mmu_itb_walker_port&#45;&gt;system_cpu3_itb_walker_cache_cpu_side</title>
<path fill="none" stroke="black" d="M594.09,-169.74C589.25,-148.36 580.94,-111.69 575.22,-86.44"/>
<polygon fill="black" stroke="black" points="578.56,-85.38 572.94,-76.4 571.74,-86.92 578.56,-85.38"/>
</g>
<!-- system_cpu3_mmu_dtb_walker_port -->
<g id="node50" class="node">
<title>system_cpu3_mmu_dtb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M788,-206C788,-206 758,-206 758,-206 752,-206 746,-200 746,-194 746,-194 746,-182 746,-182 746,-176 752,-170 758,-170 758,-170 788,-170 788,-170 794,-170 800,-176 800,-182 800,-182 800,-194 800,-194 800,-200 794,-206 788,-206"/>
<text text-anchor="middle" x="773" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu3_dtb_walker_cache_cpu_side -->
<g id="node57" class="node">
<title>system_cpu3_dtb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M786.5,-76C786.5,-76 739.5,-76 739.5,-76 733.5,-76 727.5,-70 727.5,-64 727.5,-64 727.5,-52 727.5,-52 727.5,-46 733.5,-40 739.5,-40 739.5,-40 786.5,-40 786.5,-40 792.5,-40 798.5,-46 798.5,-52 798.5,-52 798.5,-64 798.5,-64 798.5,-70 792.5,-76 786.5,-76"/>
<text text-anchor="middle" x="763" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu3_mmu_dtb_walker_port&#45;&gt;system_cpu3_dtb_walker_cache_cpu_side -->
<g id="edge17" class="edge">
<title>system_cpu3_mmu_dtb_walker_port&#45;&gt;system_cpu3_dtb_walker_cache_cpu_side</title>
<path fill="none" stroke="black" d="M771.65,-169.74C769.98,-148.36 767.12,-111.69 765.14,-86.44"/>
<polygon fill="black" stroke="black" points="768.63,-86.09 764.36,-76.4 761.65,-86.64 768.63,-86.09"/>
</g>
<!-- system_cpu3_icache_mem_side -->
<g id="node52" class="node">
<title>system_cpu3_icache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M446,-76C446,-76 390,-76 390,-76 384,-76 378,-70 378,-64 378,-64 378,-52 378,-52 378,-46 384,-40 390,-40 390,-40 446,-40 446,-40 452,-40 458,-46 458,-52 458,-52 458,-64 458,-64 458,-70 452,-76 446,-76"/>
<text text-anchor="middle" x="418" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu3_dcache_mem_side -->
<g id="node54" class="node">
<title>system_cpu3_dcache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M226,-76C226,-76 170,-76 170,-76 164,-76 158,-70 158,-64 158,-64 158,-52 158,-52 158,-46 164,-40 170,-40 170,-40 226,-40 226,-40 232,-40 238,-46 238,-52 238,-52 238,-64 238,-64 238,-70 232,-76 226,-76"/>
<text text-anchor="middle" x="198" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu3_itb_walker_cache_mem_side -->
<g id="node56" class="node">
<title>system_cpu3_itb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M691,-76C691,-76 635,-76 635,-76 629,-76 623,-70 623,-64 623,-64 623,-52 623,-52 623,-46 629,-40 635,-40 635,-40 691,-40 691,-40 697,-40 703,-46 703,-52 703,-52 703,-64 703,-64 703,-70 697,-76 691,-76"/>
<text text-anchor="middle" x="663" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu3_dtb_walker_cache_mem_side -->
<g id="node58" class="node">
<title>system_cpu3_dtb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M885,-76C885,-76 829,-76 829,-76 823,-76 817,-70 817,-64 817,-64 817,-52 817,-52 817,-46 823,-40 829,-40 829,-40 885,-40 885,-40 891,-40 897,-46 897,-52 897,-52 897,-64 897,-64 897,-70 891,-76 885,-76"/>
<text text-anchor="middle" x="857" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu3_interrupts_int_requestor -->
<g id="node59" class="node">
<title>system_cpu3_interrupts_int_requestor</title>
<path fill="#94918b" stroke="#000000" d="M518.5,-206C518.5,-206 447.5,-206 447.5,-206 441.5,-206 435.5,-200 435.5,-194 435.5,-194 435.5,-182 435.5,-182 435.5,-176 441.5,-170 447.5,-170 447.5,-170 518.5,-170 518.5,-170 524.5,-170 530.5,-176 530.5,-182 530.5,-182 530.5,-194 530.5,-194 530.5,-200 524.5,-206 518.5,-206"/>
<text text-anchor="middle" x="483" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">int_requestor</text>
</g>
<!-- system_cpu3_interrupts_int_responder -->
<g id="node60" class="node">
<title>system_cpu3_interrupts_int_responder</title>
<path fill="#94918b" stroke="#000000" d="M405.5,-206C405.5,-206 330.5,-206 330.5,-206 324.5,-206 318.5,-200 318.5,-194 318.5,-194 318.5,-182 318.5,-182 318.5,-176 324.5,-170 330.5,-170 330.5,-170 405.5,-170 405.5,-170 411.5,-170 417.5,-176 417.5,-182 417.5,-182 417.5,-194 417.5,-194 417.5,-200 411.5,-206 405.5,-206"/>
<text text-anchor="middle" x="368" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">int_responder</text>
</g>
<!-- system_cpu3_interrupts_pio -->
<g id="node61" class="node">
<title>system_cpu3_interrupts_pio</title>
<path fill="#94918b" stroke="#000000" d="M288,-206C288,-206 258,-206 258,-206 252,-206 246,-200 246,-194 246,-194 246,-182 246,-182 246,-176 252,-170 258,-170 258,-170 288,-170 288,-170 294,-170 300,-176 300,-182 300,-182 300,-194 300,-194 300,-200 294,-206 288,-206"/>
<text text-anchor="middle" x="273" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">pio</text>
</g>
<!-- system_cpu4_icache_port -->
<g id="node62" class="node">
<title>system_cpu4_icache_port</title>
<path fill="#959ead" stroke="#000000" d="M1113,-206C1113,-206 1051,-206 1051,-206 1045,-206 1039,-200 1039,-194 1039,-194 1039,-182 1039,-182 1039,-176 1045,-170 1051,-170 1051,-170 1113,-170 1113,-170 1119,-170 1125,-176 1125,-182 1125,-182 1125,-194 1125,-194 1125,-200 1119,-206 1113,-206"/>
<text text-anchor="middle" x="1082" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">icache_port</text>
</g>
<!-- system_cpu4_icache_cpu_side -->
<g id="node66" class="node">
<title>system_cpu4_icache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M1244.5,-76C1244.5,-76 1197.5,-76 1197.5,-76 1191.5,-76 1185.5,-70 1185.5,-64 1185.5,-64 1185.5,-52 1185.5,-52 1185.5,-46 1191.5,-40 1197.5,-40 1197.5,-40 1244.5,-40 1244.5,-40 1250.5,-40 1256.5,-46 1256.5,-52 1256.5,-52 1256.5,-64 1256.5,-64 1256.5,-70 1250.5,-76 1244.5,-76"/>
<text text-anchor="middle" x="1221" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu4_icache_port&#45;&gt;system_cpu4_icache_cpu_side -->
<g id="edge18" class="edge">
<title>system_cpu4_icache_port&#45;&gt;system_cpu4_icache_cpu_side</title>
<path fill="none" stroke="black" d="M1100.75,-169.74C1124.89,-147.5 1167.01,-108.72 1194.44,-83.46"/>
<polygon fill="black" stroke="black" points="1197.12,-85.75 1202.11,-76.4 1192.38,-80.6 1197.12,-85.75"/>
</g>
<!-- system_cpu4_dcache_port -->
<g id="node63" class="node">
<title>system_cpu4_dcache_port</title>
<path fill="#959ead" stroke="#000000" d="M1008.5,-206C1008.5,-206 941.5,-206 941.5,-206 935.5,-206 929.5,-200 929.5,-194 929.5,-194 929.5,-182 929.5,-182 929.5,-176 935.5,-170 941.5,-170 941.5,-170 1008.5,-170 1008.5,-170 1014.5,-170 1020.5,-176 1020.5,-182 1020.5,-182 1020.5,-194 1020.5,-194 1020.5,-200 1014.5,-206 1008.5,-206"/>
<text text-anchor="middle" x="975" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">dcache_port</text>
</g>
<!-- system_cpu4_dcache_cpu_side -->
<g id="node68" class="node">
<title>system_cpu4_dcache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M1024.5,-76C1024.5,-76 977.5,-76 977.5,-76 971.5,-76 965.5,-70 965.5,-64 965.5,-64 965.5,-52 965.5,-52 965.5,-46 971.5,-40 977.5,-40 977.5,-40 1024.5,-40 1024.5,-40 1030.5,-40 1036.5,-46 1036.5,-52 1036.5,-52 1036.5,-64 1036.5,-64 1036.5,-70 1030.5,-76 1024.5,-76"/>
<text text-anchor="middle" x="1001" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu4_dcache_port&#45;&gt;system_cpu4_dcache_cpu_side -->
<g id="edge19" class="edge">
<title>system_cpu4_dcache_port&#45;&gt;system_cpu4_dcache_cpu_side</title>
<path fill="none" stroke="black" d="M978.51,-169.74C982.85,-148.36 990.3,-111.69 995.43,-86.44"/>
<polygon fill="black" stroke="black" points="998.91,-86.89 997.47,-76.4 992.05,-85.5 998.91,-86.89"/>
</g>
<!-- system_cpu4_mmu_itb_walker_port -->
<g id="node64" class="node">
<title>system_cpu4_mmu_itb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M1510,-206C1510,-206 1480,-206 1480,-206 1474,-206 1468,-200 1468,-194 1468,-194 1468,-182 1468,-182 1468,-176 1474,-170 1480,-170 1480,-170 1510,-170 1510,-170 1516,-170 1522,-176 1522,-182 1522,-182 1522,-194 1522,-194 1522,-200 1516,-206 1510,-206"/>
<text text-anchor="middle" x="1495" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu4_itb_walker_cache_cpu_side -->
<g id="node70" class="node">
<title>system_cpu4_itb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M1489.5,-76C1489.5,-76 1442.5,-76 1442.5,-76 1436.5,-76 1430.5,-70 1430.5,-64 1430.5,-64 1430.5,-52 1430.5,-52 1430.5,-46 1436.5,-40 1442.5,-40 1442.5,-40 1489.5,-40 1489.5,-40 1495.5,-40 1501.5,-46 1501.5,-52 1501.5,-52 1501.5,-64 1501.5,-64 1501.5,-70 1495.5,-76 1489.5,-76"/>
<text text-anchor="middle" x="1466" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu4_mmu_itb_walker_port&#45;&gt;system_cpu4_itb_walker_cache_cpu_side -->
<g id="edge20" class="edge">
<title>system_cpu4_mmu_itb_walker_port&#45;&gt;system_cpu4_itb_walker_cache_cpu_side</title>
<path fill="none" stroke="black" d="M1491.09,-169.74C1486.25,-148.36 1477.94,-111.69 1472.22,-86.44"/>
<polygon fill="black" stroke="black" points="1475.56,-85.38 1469.94,-76.4 1468.74,-86.92 1475.56,-85.38"/>
</g>
<!-- system_cpu4_mmu_dtb_walker_port -->
<g id="node65" class="node">
<title>system_cpu4_mmu_dtb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M1685,-206C1685,-206 1655,-206 1655,-206 1649,-206 1643,-200 1643,-194 1643,-194 1643,-182 1643,-182 1643,-176 1649,-170 1655,-170 1655,-170 1685,-170 1685,-170 1691,-170 1697,-176 1697,-182 1697,-182 1697,-194 1697,-194 1697,-200 1691,-206 1685,-206"/>
<text text-anchor="middle" x="1670" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu4_dtb_walker_cache_cpu_side -->
<g id="node72" class="node">
<title>system_cpu4_dtb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M1683.5,-76C1683.5,-76 1636.5,-76 1636.5,-76 1630.5,-76 1624.5,-70 1624.5,-64 1624.5,-64 1624.5,-52 1624.5,-52 1624.5,-46 1630.5,-40 1636.5,-40 1636.5,-40 1683.5,-40 1683.5,-40 1689.5,-40 1695.5,-46 1695.5,-52 1695.5,-52 1695.5,-64 1695.5,-64 1695.5,-70 1689.5,-76 1683.5,-76"/>
<text text-anchor="middle" x="1660" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu4_mmu_dtb_walker_port&#45;&gt;system_cpu4_dtb_walker_cache_cpu_side -->
<g id="edge21" class="edge">
<title>system_cpu4_mmu_dtb_walker_port&#45;&gt;system_cpu4_dtb_walker_cache_cpu_side</title>
<path fill="none" stroke="black" d="M1668.65,-169.74C1666.98,-148.36 1664.12,-111.69 1662.14,-86.44"/>
<polygon fill="black" stroke="black" points="1665.63,-86.09 1661.36,-76.4 1658.65,-86.64 1665.63,-86.09"/>
</g>
<!-- system_cpu4_icache_mem_side -->
<g id="node67" class="node">
<title>system_cpu4_icache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M1343,-76C1343,-76 1287,-76 1287,-76 1281,-76 1275,-70 1275,-64 1275,-64 1275,-52 1275,-52 1275,-46 1281,-40 1287,-40 1287,-40 1343,-40 1343,-40 1349,-40 1355,-46 1355,-52 1355,-52 1355,-64 1355,-64 1355,-70 1349,-76 1343,-76"/>
<text text-anchor="middle" x="1315" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu4_dcache_mem_side -->
<g id="node69" class="node">
<title>system_cpu4_dcache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M1123,-76C1123,-76 1067,-76 1067,-76 1061,-76 1055,-70 1055,-64 1055,-64 1055,-52 1055,-52 1055,-46 1061,-40 1067,-40 1067,-40 1123,-40 1123,-40 1129,-40 1135,-46 1135,-52 1135,-52 1135,-64 1135,-64 1135,-70 1129,-76 1123,-76"/>
<text text-anchor="middle" x="1095" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu4_itb_walker_cache_mem_side -->
<g id="node71" class="node">
<title>system_cpu4_itb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M1588,-76C1588,-76 1532,-76 1532,-76 1526,-76 1520,-70 1520,-64 1520,-64 1520,-52 1520,-52 1520,-46 1526,-40 1532,-40 1532,-40 1588,-40 1588,-40 1594,-40 1600,-46 1600,-52 1600,-52 1600,-64 1600,-64 1600,-70 1594,-76 1588,-76"/>
<text text-anchor="middle" x="1560" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu4_dtb_walker_cache_mem_side -->
<g id="node73" class="node">
<title>system_cpu4_dtb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M1782,-76C1782,-76 1726,-76 1726,-76 1720,-76 1714,-70 1714,-64 1714,-64 1714,-52 1714,-52 1714,-46 1720,-40 1726,-40 1726,-40 1782,-40 1782,-40 1788,-40 1794,-46 1794,-52 1794,-52 1794,-64 1794,-64 1794,-70 1788,-76 1782,-76"/>
<text text-anchor="middle" x="1754" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu4_interrupts_int_requestor -->
<g id="node74" class="node">
<title>system_cpu4_interrupts_int_requestor</title>
<path fill="#94918b" stroke="#000000" d="M1415.5,-206C1415.5,-206 1344.5,-206 1344.5,-206 1338.5,-206 1332.5,-200 1332.5,-194 1332.5,-194 1332.5,-182 1332.5,-182 1332.5,-176 1338.5,-170 1344.5,-170 1344.5,-170 1415.5,-170 1415.5,-170 1421.5,-170 1427.5,-176 1427.5,-182 1427.5,-182 1427.5,-194 1427.5,-194 1427.5,-200 1421.5,-206 1415.5,-206"/>
<text text-anchor="middle" x="1380" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">int_requestor</text>
</g>
<!-- system_cpu4_interrupts_int_responder -->
<g id="node75" class="node">
<title>system_cpu4_interrupts_int_responder</title>
<path fill="#94918b" stroke="#000000" d="M1302.5,-206C1302.5,-206 1227.5,-206 1227.5,-206 1221.5,-206 1215.5,-200 1215.5,-194 1215.5,-194 1215.5,-182 1215.5,-182 1215.5,-176 1221.5,-170 1227.5,-170 1227.5,-170 1302.5,-170 1302.5,-170 1308.5,-170 1314.5,-176 1314.5,-182 1314.5,-182 1314.5,-194 1314.5,-194 1314.5,-200 1308.5,-206 1302.5,-206"/>
<text text-anchor="middle" x="1265" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">int_responder</text>
</g>
<!-- system_cpu4_interrupts_pio -->
<g id="node76" class="node">
<title>system_cpu4_interrupts_pio</title>
<path fill="#94918b" stroke="#000000" d="M1185,-206C1185,-206 1155,-206 1155,-206 1149,-206 1143,-200 1143,-194 1143,-194 1143,-182 1143,-182 1143,-176 1149,-170 1155,-170 1155,-170 1185,-170 1185,-170 1191,-170 1197,-176 1197,-182 1197,-182 1197,-194 1197,-194 1197,-200 1191,-206 1185,-206"/>
<text text-anchor="middle" x="1170" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">pio</text>
</g>
<!-- system_cpu5_icache_port -->
<g id="node77" class="node">
<title>system_cpu5_icache_port</title>
<path fill="#959ead" stroke="#000000" d="M2010,-206C2010,-206 1948,-206 1948,-206 1942,-206 1936,-200 1936,-194 1936,-194 1936,-182 1936,-182 1936,-176 1942,-170 1948,-170 1948,-170 2010,-170 2010,-170 2016,-170 2022,-176 2022,-182 2022,-182 2022,-194 2022,-194 2022,-200 2016,-206 2010,-206"/>
<text text-anchor="middle" x="1979" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">icache_port</text>
</g>
<!-- system_cpu5_icache_cpu_side -->
<g id="node81" class="node">
<title>system_cpu5_icache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M2141.5,-76C2141.5,-76 2094.5,-76 2094.5,-76 2088.5,-76 2082.5,-70 2082.5,-64 2082.5,-64 2082.5,-52 2082.5,-52 2082.5,-46 2088.5,-40 2094.5,-40 2094.5,-40 2141.5,-40 2141.5,-40 2147.5,-40 2153.5,-46 2153.5,-52 2153.5,-52 2153.5,-64 2153.5,-64 2153.5,-70 2147.5,-76 2141.5,-76"/>
<text text-anchor="middle" x="2118" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu5_icache_port&#45;&gt;system_cpu5_icache_cpu_side -->
<g id="edge22" class="edge">
<title>system_cpu5_icache_port&#45;&gt;system_cpu5_icache_cpu_side</title>
<path fill="none" stroke="black" d="M1997.75,-169.74C2021.89,-147.5 2064.01,-108.72 2091.44,-83.46"/>
<polygon fill="black" stroke="black" points="2094.12,-85.75 2099.11,-76.4 2089.38,-80.6 2094.12,-85.75"/>
</g>
<!-- system_cpu5_dcache_port -->
<g id="node78" class="node">
<title>system_cpu5_dcache_port</title>
<path fill="#959ead" stroke="#000000" d="M1905.5,-206C1905.5,-206 1838.5,-206 1838.5,-206 1832.5,-206 1826.5,-200 1826.5,-194 1826.5,-194 1826.5,-182 1826.5,-182 1826.5,-176 1832.5,-170 1838.5,-170 1838.5,-170 1905.5,-170 1905.5,-170 1911.5,-170 1917.5,-176 1917.5,-182 1917.5,-182 1917.5,-194 1917.5,-194 1917.5,-200 1911.5,-206 1905.5,-206"/>
<text text-anchor="middle" x="1872" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">dcache_port</text>
</g>
<!-- system_cpu5_dcache_cpu_side -->
<g id="node83" class="node">
<title>system_cpu5_dcache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M1921.5,-76C1921.5,-76 1874.5,-76 1874.5,-76 1868.5,-76 1862.5,-70 1862.5,-64 1862.5,-64 1862.5,-52 1862.5,-52 1862.5,-46 1868.5,-40 1874.5,-40 1874.5,-40 1921.5,-40 1921.5,-40 1927.5,-40 1933.5,-46 1933.5,-52 1933.5,-52 1933.5,-64 1933.5,-64 1933.5,-70 1927.5,-76 1921.5,-76"/>
<text text-anchor="middle" x="1898" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu5_dcache_port&#45;&gt;system_cpu5_dcache_cpu_side -->
<g id="edge23" class="edge">
<title>system_cpu5_dcache_port&#45;&gt;system_cpu5_dcache_cpu_side</title>
<path fill="none" stroke="black" d="M1875.51,-169.74C1879.85,-148.36 1887.3,-111.69 1892.43,-86.44"/>
<polygon fill="black" stroke="black" points="1895.91,-86.89 1894.47,-76.4 1889.05,-85.5 1895.91,-86.89"/>
</g>
<!-- system_cpu5_mmu_itb_walker_port -->
<g id="node79" class="node">
<title>system_cpu5_mmu_itb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M2407,-206C2407,-206 2377,-206 2377,-206 2371,-206 2365,-200 2365,-194 2365,-194 2365,-182 2365,-182 2365,-176 2371,-170 2377,-170 2377,-170 2407,-170 2407,-170 2413,-170 2419,-176 2419,-182 2419,-182 2419,-194 2419,-194 2419,-200 2413,-206 2407,-206"/>
<text text-anchor="middle" x="2392" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu5_itb_walker_cache_cpu_side -->
<g id="node85" class="node">
<title>system_cpu5_itb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M2386.5,-76C2386.5,-76 2339.5,-76 2339.5,-76 2333.5,-76 2327.5,-70 2327.5,-64 2327.5,-64 2327.5,-52 2327.5,-52 2327.5,-46 2333.5,-40 2339.5,-40 2339.5,-40 2386.5,-40 2386.5,-40 2392.5,-40 2398.5,-46 2398.5,-52 2398.5,-52 2398.5,-64 2398.5,-64 2398.5,-70 2392.5,-76 2386.5,-76"/>
<text text-anchor="middle" x="2363" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu5_mmu_itb_walker_port&#45;&gt;system_cpu5_itb_walker_cache_cpu_side -->
<g id="edge24" class="edge">
<title>system_cpu5_mmu_itb_walker_port&#45;&gt;system_cpu5_itb_walker_cache_cpu_side</title>
<path fill="none" stroke="black" d="M2388.09,-169.74C2383.25,-148.36 2374.94,-111.69 2369.22,-86.44"/>
<polygon fill="black" stroke="black" points="2372.56,-85.38 2366.94,-76.4 2365.74,-86.92 2372.56,-85.38"/>
</g>
<!-- system_cpu5_mmu_dtb_walker_port -->
<g id="node80" class="node">
<title>system_cpu5_mmu_dtb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M2582,-206C2582,-206 2552,-206 2552,-206 2546,-206 2540,-200 2540,-194 2540,-194 2540,-182 2540,-182 2540,-176 2546,-170 2552,-170 2552,-170 2582,-170 2582,-170 2588,-170 2594,-176 2594,-182 2594,-182 2594,-194 2594,-194 2594,-200 2588,-206 2582,-206"/>
<text text-anchor="middle" x="2567" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu5_dtb_walker_cache_cpu_side -->
<g id="node87" class="node">
<title>system_cpu5_dtb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M2580.5,-76C2580.5,-76 2533.5,-76 2533.5,-76 2527.5,-76 2521.5,-70 2521.5,-64 2521.5,-64 2521.5,-52 2521.5,-52 2521.5,-46 2527.5,-40 2533.5,-40 2533.5,-40 2580.5,-40 2580.5,-40 2586.5,-40 2592.5,-46 2592.5,-52 2592.5,-52 2592.5,-64 2592.5,-64 2592.5,-70 2586.5,-76 2580.5,-76"/>
<text text-anchor="middle" x="2557" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu5_mmu_dtb_walker_port&#45;&gt;system_cpu5_dtb_walker_cache_cpu_side -->
<g id="edge25" class="edge">
<title>system_cpu5_mmu_dtb_walker_port&#45;&gt;system_cpu5_dtb_walker_cache_cpu_side</title>
<path fill="none" stroke="black" d="M2565.65,-169.74C2563.98,-148.36 2561.12,-111.69 2559.14,-86.44"/>
<polygon fill="black" stroke="black" points="2562.63,-86.09 2558.36,-76.4 2555.65,-86.64 2562.63,-86.09"/>
</g>
<!-- system_cpu5_icache_mem_side -->
<g id="node82" class="node">
<title>system_cpu5_icache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M2240,-76C2240,-76 2184,-76 2184,-76 2178,-76 2172,-70 2172,-64 2172,-64 2172,-52 2172,-52 2172,-46 2178,-40 2184,-40 2184,-40 2240,-40 2240,-40 2246,-40 2252,-46 2252,-52 2252,-52 2252,-64 2252,-64 2252,-70 2246,-76 2240,-76"/>
<text text-anchor="middle" x="2212" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu5_dcache_mem_side -->
<g id="node84" class="node">
<title>system_cpu5_dcache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M2020,-76C2020,-76 1964,-76 1964,-76 1958,-76 1952,-70 1952,-64 1952,-64 1952,-52 1952,-52 1952,-46 1958,-40 1964,-40 1964,-40 2020,-40 2020,-40 2026,-40 2032,-46 2032,-52 2032,-52 2032,-64 2032,-64 2032,-70 2026,-76 2020,-76"/>
<text text-anchor="middle" x="1992" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu5_itb_walker_cache_mem_side -->
<g id="node86" class="node">
<title>system_cpu5_itb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M2485,-76C2485,-76 2429,-76 2429,-76 2423,-76 2417,-70 2417,-64 2417,-64 2417,-52 2417,-52 2417,-46 2423,-40 2429,-40 2429,-40 2485,-40 2485,-40 2491,-40 2497,-46 2497,-52 2497,-52 2497,-64 2497,-64 2497,-70 2491,-76 2485,-76"/>
<text text-anchor="middle" x="2457" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu5_dtb_walker_cache_mem_side -->
<g id="node88" class="node">
<title>system_cpu5_dtb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M2679,-76C2679,-76 2623,-76 2623,-76 2617,-76 2611,-70 2611,-64 2611,-64 2611,-52 2611,-52 2611,-46 2617,-40 2623,-40 2623,-40 2679,-40 2679,-40 2685,-40 2691,-46 2691,-52 2691,-52 2691,-64 2691,-64 2691,-70 2685,-76 2679,-76"/>
<text text-anchor="middle" x="2651" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu5_interrupts_int_requestor -->
<g id="node89" class="node">
<title>system_cpu5_interrupts_int_requestor</title>
<path fill="#94918b" stroke="#000000" d="M2312.5,-206C2312.5,-206 2241.5,-206 2241.5,-206 2235.5,-206 2229.5,-200 2229.5,-194 2229.5,-194 2229.5,-182 2229.5,-182 2229.5,-176 2235.5,-170 2241.5,-170 2241.5,-170 2312.5,-170 2312.5,-170 2318.5,-170 2324.5,-176 2324.5,-182 2324.5,-182 2324.5,-194 2324.5,-194 2324.5,-200 2318.5,-206 2312.5,-206"/>
<text text-anchor="middle" x="2277" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">int_requestor</text>
</g>
<!-- system_cpu5_interrupts_int_responder -->
<g id="node90" class="node">
<title>system_cpu5_interrupts_int_responder</title>
<path fill="#94918b" stroke="#000000" d="M2199.5,-206C2199.5,-206 2124.5,-206 2124.5,-206 2118.5,-206 2112.5,-200 2112.5,-194 2112.5,-194 2112.5,-182 2112.5,-182 2112.5,-176 2118.5,-170 2124.5,-170 2124.5,-170 2199.5,-170 2199.5,-170 2205.5,-170 2211.5,-176 2211.5,-182 2211.5,-182 2211.5,-194 2211.5,-194 2211.5,-200 2205.5,-206 2199.5,-206"/>
<text text-anchor="middle" x="2162" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">int_responder</text>
</g>
<!-- system_cpu5_interrupts_pio -->
<g id="node91" class="node">
<title>system_cpu5_interrupts_pio</title>
<path fill="#94918b" stroke="#000000" d="M2082,-206C2082,-206 2052,-206 2052,-206 2046,-206 2040,-200 2040,-194 2040,-194 2040,-182 2040,-182 2040,-176 2046,-170 2052,-170 2052,-170 2082,-170 2082,-170 2088,-170 2094,-176 2094,-182 2094,-182 2094,-194 2094,-194 2094,-200 2088,-206 2082,-206"/>
<text text-anchor="middle" x="2067" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">pio</text>
</g>
<!-- system_cpu6_icache_port -->
<g id="node92" class="node">
<title>system_cpu6_icache_port</title>
<path fill="#959ead" stroke="#000000" d="M4174,-206C4174,-206 4112,-206 4112,-206 4106,-206 4100,-200 4100,-194 4100,-194 4100,-182 4100,-182 4100,-176 4106,-170 4112,-170 4112,-170 4174,-170 4174,-170 4180,-170 4186,-176 4186,-182 4186,-182 4186,-194 4186,-194 4186,-200 4180,-206 4174,-206"/>
<text text-anchor="middle" x="4143" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">icache_port</text>
</g>
<!-- system_cpu6_icache_cpu_side -->
<g id="node96" class="node">
<title>system_cpu6_icache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M4349.5,-76C4349.5,-76 4302.5,-76 4302.5,-76 4296.5,-76 4290.5,-70 4290.5,-64 4290.5,-64 4290.5,-52 4290.5,-52 4290.5,-46 4296.5,-40 4302.5,-40 4302.5,-40 4349.5,-40 4349.5,-40 4355.5,-40 4361.5,-46 4361.5,-52 4361.5,-52 4361.5,-64 4361.5,-64 4361.5,-70 4355.5,-76 4349.5,-76"/>
<text text-anchor="middle" x="4326" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu6_icache_port&#45;&gt;system_cpu6_icache_cpu_side -->
<g id="edge26" class="edge">
<title>system_cpu6_icache_port&#45;&gt;system_cpu6_icache_cpu_side</title>
<path fill="none" stroke="black" d="M4159.8,-169.79C4168.69,-161.54 4180.19,-152.15 4192,-146 4228.34,-127.08 4247.35,-145.37 4281,-122 4294.41,-112.68 4305.23,-98.02 4312.9,-85.18"/>
<polygon fill="black" stroke="black" points="4316.06,-86.69 4317.91,-76.26 4309.96,-83.26 4316.06,-86.69"/>
</g>
<!-- system_cpu6_dcache_port -->
<g id="node93" class="node">
<title>system_cpu6_dcache_port</title>
<path fill="#959ead" stroke="#000000" d="M4069.5,-206C4069.5,-206 4002.5,-206 4002.5,-206 3996.5,-206 3990.5,-200 3990.5,-194 3990.5,-194 3990.5,-182 3990.5,-182 3990.5,-176 3996.5,-170 4002.5,-170 4002.5,-170 4069.5,-170 4069.5,-170 4075.5,-170 4081.5,-176 4081.5,-182 4081.5,-182 4081.5,-194 4081.5,-194 4081.5,-200 4075.5,-206 4069.5,-206"/>
<text text-anchor="middle" x="4036" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">dcache_port</text>
</g>
<!-- system_cpu6_dcache_cpu_side -->
<g id="node98" class="node">
<title>system_cpu6_dcache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M4155.5,-76C4155.5,-76 4108.5,-76 4108.5,-76 4102.5,-76 4096.5,-70 4096.5,-64 4096.5,-64 4096.5,-52 4096.5,-52 4096.5,-46 4102.5,-40 4108.5,-40 4108.5,-40 4155.5,-40 4155.5,-40 4161.5,-40 4167.5,-46 4167.5,-52 4167.5,-52 4167.5,-64 4167.5,-64 4167.5,-70 4161.5,-76 4155.5,-76"/>
<text text-anchor="middle" x="4132" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu6_dcache_port&#45;&gt;system_cpu6_dcache_cpu_side -->
<g id="edge27" class="edge">
<title>system_cpu6_dcache_port&#45;&gt;system_cpu6_dcache_cpu_side</title>
<path fill="none" stroke="black" d="M4049.85,-169.78C4060.23,-156.78 4074.71,-138.42 4087,-122 4096.12,-109.83 4105.97,-96.11 4114.12,-84.58"/>
<polygon fill="black" stroke="black" points="4117.08,-86.45 4119.98,-76.26 4111.36,-82.42 4117.08,-86.45"/>
</g>
<!-- system_cpu6_mmu_itb_walker_port -->
<g id="node94" class="node">
<title>system_cpu6_mmu_itb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M4571,-206C4571,-206 4541,-206 4541,-206 4535,-206 4529,-200 4529,-194 4529,-194 4529,-182 4529,-182 4529,-176 4535,-170 4541,-170 4541,-170 4571,-170 4571,-170 4577,-170 4583,-176 4583,-182 4583,-182 4583,-194 4583,-194 4583,-200 4577,-206 4571,-206"/>
<text text-anchor="middle" x="4556" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu6_itb_walker_cache_cpu_side -->
<g id="node100" class="node">
<title>system_cpu6_itb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M4551.5,-76C4551.5,-76 4504.5,-76 4504.5,-76 4498.5,-76 4492.5,-70 4492.5,-64 4492.5,-64 4492.5,-52 4492.5,-52 4492.5,-46 4498.5,-40 4504.5,-40 4504.5,-40 4551.5,-40 4551.5,-40 4557.5,-40 4563.5,-46 4563.5,-52 4563.5,-52 4563.5,-64 4563.5,-64 4563.5,-70 4557.5,-76 4551.5,-76"/>
<text text-anchor="middle" x="4528" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu6_mmu_itb_walker_port&#45;&gt;system_cpu6_itb_walker_cache_cpu_side -->
<g id="edge28" class="edge">
<title>system_cpu6_mmu_itb_walker_port&#45;&gt;system_cpu6_itb_walker_cache_cpu_side</title>
<path fill="none" stroke="black" d="M4552.22,-169.74C4547.55,-148.36 4539.53,-111.69 4534,-86.44"/>
<polygon fill="black" stroke="black" points="4537.36,-85.42 4531.81,-76.4 4530.52,-86.91 4537.36,-85.42"/>
</g>
<!-- system_cpu6_mmu_dtb_walker_port -->
<g id="node95" class="node">
<title>system_cpu6_mmu_dtb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M4746,-206C4746,-206 4716,-206 4716,-206 4710,-206 4704,-200 4704,-194 4704,-194 4704,-182 4704,-182 4704,-176 4710,-170 4716,-170 4716,-170 4746,-170 4746,-170 4752,-170 4758,-176 4758,-182 4758,-182 4758,-194 4758,-194 4758,-200 4752,-206 4746,-206"/>
<text text-anchor="middle" x="4731" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu6_dtb_walker_cache_cpu_side -->
<g id="node102" class="node">
<title>system_cpu6_dtb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M4749.5,-76C4749.5,-76 4702.5,-76 4702.5,-76 4696.5,-76 4690.5,-70 4690.5,-64 4690.5,-64 4690.5,-52 4690.5,-52 4690.5,-46 4696.5,-40 4702.5,-40 4702.5,-40 4749.5,-40 4749.5,-40 4755.5,-40 4761.5,-46 4761.5,-52 4761.5,-52 4761.5,-64 4761.5,-64 4761.5,-70 4755.5,-76 4749.5,-76"/>
<text text-anchor="middle" x="4726" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu6_mmu_dtb_walker_port&#45;&gt;system_cpu6_dtb_walker_cache_cpu_side -->
<g id="edge29" class="edge">
<title>system_cpu6_mmu_dtb_walker_port&#45;&gt;system_cpu6_dtb_walker_cache_cpu_side</title>
<path fill="none" stroke="black" d="M4730.33,-169.74C4729.49,-148.36 4728.06,-111.69 4727.07,-86.44"/>
<polygon fill="black" stroke="black" points="4730.57,-86.25 4726.68,-76.4 4723.57,-86.53 4730.57,-86.25"/>
</g>
<!-- system_cpu6_icache_mem_side -->
<g id="node97" class="node">
<title>system_cpu6_icache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M4260,-76C4260,-76 4204,-76 4204,-76 4198,-76 4192,-70 4192,-64 4192,-64 4192,-52 4192,-52 4192,-46 4198,-40 4204,-40 4204,-40 4260,-40 4260,-40 4266,-40 4272,-46 4272,-52 4272,-52 4272,-64 4272,-64 4272,-70 4266,-76 4260,-76"/>
<text text-anchor="middle" x="4232" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu6_dcache_mem_side -->
<g id="node99" class="node">
<title>system_cpu6_dcache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M4066,-76C4066,-76 4010,-76 4010,-76 4004,-76 3998,-70 3998,-64 3998,-64 3998,-52 3998,-52 3998,-46 4004,-40 4010,-40 4010,-40 4066,-40 4066,-40 4072,-40 4078,-46 4078,-52 4078,-52 4078,-64 4078,-64 4078,-70 4072,-76 4066,-76"/>
<text text-anchor="middle" x="4038" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu6_itb_walker_cache_mem_side -->
<g id="node101" class="node">
<title>system_cpu6_itb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M4462,-76C4462,-76 4406,-76 4406,-76 4400,-76 4394,-70 4394,-64 4394,-64 4394,-52 4394,-52 4394,-46 4400,-40 4406,-40 4406,-40 4462,-40 4462,-40 4468,-40 4474,-46 4474,-52 4474,-52 4474,-64 4474,-64 4474,-70 4468,-76 4462,-76"/>
<text text-anchor="middle" x="4434" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu6_dtb_walker_cache_mem_side -->
<g id="node103" class="node">
<title>system_cpu6_dtb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M4660,-76C4660,-76 4604,-76 4604,-76 4598,-76 4592,-70 4592,-64 4592,-64 4592,-52 4592,-52 4592,-46 4598,-40 4604,-40 4604,-40 4660,-40 4660,-40 4666,-40 4672,-46 4672,-52 4672,-52 4672,-64 4672,-64 4672,-70 4666,-76 4660,-76"/>
<text text-anchor="middle" x="4632" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu6_interrupts_int_requestor -->
<g id="node104" class="node">
<title>system_cpu6_interrupts_int_requestor</title>
<path fill="#94918b" stroke="#000000" d="M4476.5,-206C4476.5,-206 4405.5,-206 4405.5,-206 4399.5,-206 4393.5,-200 4393.5,-194 4393.5,-194 4393.5,-182 4393.5,-182 4393.5,-176 4399.5,-170 4405.5,-170 4405.5,-170 4476.5,-170 4476.5,-170 4482.5,-170 4488.5,-176 4488.5,-182 4488.5,-182 4488.5,-194 4488.5,-194 4488.5,-200 4482.5,-206 4476.5,-206"/>
<text text-anchor="middle" x="4441" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">int_requestor</text>
</g>
<!-- system_cpu6_interrupts_int_responder -->
<g id="node105" class="node">
<title>system_cpu6_interrupts_int_responder</title>
<path fill="#94918b" stroke="#000000" d="M4363.5,-206C4363.5,-206 4288.5,-206 4288.5,-206 4282.5,-206 4276.5,-200 4276.5,-194 4276.5,-194 4276.5,-182 4276.5,-182 4276.5,-176 4282.5,-170 4288.5,-170 4288.5,-170 4363.5,-170 4363.5,-170 4369.5,-170 4375.5,-176 4375.5,-182 4375.5,-182 4375.5,-194 4375.5,-194 4375.5,-200 4369.5,-206 4363.5,-206"/>
<text text-anchor="middle" x="4326" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">int_responder</text>
</g>
<!-- system_cpu6_interrupts_pio -->
<g id="node106" class="node">
<title>system_cpu6_interrupts_pio</title>
<path fill="#94918b" stroke="#000000" d="M4246,-206C4246,-206 4216,-206 4216,-206 4210,-206 4204,-200 4204,-194 4204,-194 4204,-182 4204,-182 4204,-176 4210,-170 4216,-170 4216,-170 4246,-170 4246,-170 4252,-170 4258,-176 4258,-182 4258,-182 4258,-194 4258,-194 4258,-200 4252,-206 4246,-206"/>
<text text-anchor="middle" x="4231" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">pio</text>
</g>
<!-- system_cpu7_icache_port -->
<g id="node107" class="node">
<title>system_cpu7_icache_port</title>
<path fill="#959ead" stroke="#000000" d="M2907,-206C2907,-206 2845,-206 2845,-206 2839,-206 2833,-200 2833,-194 2833,-194 2833,-182 2833,-182 2833,-176 2839,-170 2845,-170 2845,-170 2907,-170 2907,-170 2913,-170 2919,-176 2919,-182 2919,-182 2919,-194 2919,-194 2919,-200 2913,-206 2907,-206"/>
<text text-anchor="middle" x="2876" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">icache_port</text>
</g>
<!-- system_cpu7_icache_cpu_side -->
<g id="node111" class="node">
<title>system_cpu7_icache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M3038.5,-76C3038.5,-76 2991.5,-76 2991.5,-76 2985.5,-76 2979.5,-70 2979.5,-64 2979.5,-64 2979.5,-52 2979.5,-52 2979.5,-46 2985.5,-40 2991.5,-40 2991.5,-40 3038.5,-40 3038.5,-40 3044.5,-40 3050.5,-46 3050.5,-52 3050.5,-52 3050.5,-64 3050.5,-64 3050.5,-70 3044.5,-76 3038.5,-76"/>
<text text-anchor="middle" x="3015" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu7_icache_port&#45;&gt;system_cpu7_icache_cpu_side -->
<g id="edge30" class="edge">
<title>system_cpu7_icache_port&#45;&gt;system_cpu7_icache_cpu_side</title>
<path fill="none" stroke="black" d="M2894.75,-169.74C2918.89,-147.5 2961.01,-108.72 2988.44,-83.46"/>
<polygon fill="black" stroke="black" points="2991.12,-85.75 2996.11,-76.4 2986.38,-80.6 2991.12,-85.75"/>
</g>
<!-- system_cpu7_dcache_port -->
<g id="node108" class="node">
<title>system_cpu7_dcache_port</title>
<path fill="#959ead" stroke="#000000" d="M2802.5,-206C2802.5,-206 2735.5,-206 2735.5,-206 2729.5,-206 2723.5,-200 2723.5,-194 2723.5,-194 2723.5,-182 2723.5,-182 2723.5,-176 2729.5,-170 2735.5,-170 2735.5,-170 2802.5,-170 2802.5,-170 2808.5,-170 2814.5,-176 2814.5,-182 2814.5,-182 2814.5,-194 2814.5,-194 2814.5,-200 2808.5,-206 2802.5,-206"/>
<text text-anchor="middle" x="2769" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">dcache_port</text>
</g>
<!-- system_cpu7_dcache_cpu_side -->
<g id="node113" class="node">
<title>system_cpu7_dcache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M2818.5,-76C2818.5,-76 2771.5,-76 2771.5,-76 2765.5,-76 2759.5,-70 2759.5,-64 2759.5,-64 2759.5,-52 2759.5,-52 2759.5,-46 2765.5,-40 2771.5,-40 2771.5,-40 2818.5,-40 2818.5,-40 2824.5,-40 2830.5,-46 2830.5,-52 2830.5,-52 2830.5,-64 2830.5,-64 2830.5,-70 2824.5,-76 2818.5,-76"/>
<text text-anchor="middle" x="2795" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu7_dcache_port&#45;&gt;system_cpu7_dcache_cpu_side -->
<g id="edge31" class="edge">
<title>system_cpu7_dcache_port&#45;&gt;system_cpu7_dcache_cpu_side</title>
<path fill="none" stroke="black" d="M2772.51,-169.74C2776.85,-148.36 2784.3,-111.69 2789.43,-86.44"/>
<polygon fill="black" stroke="black" points="2792.91,-86.89 2791.47,-76.4 2786.05,-85.5 2792.91,-86.89"/>
</g>
<!-- system_cpu7_mmu_itb_walker_port -->
<g id="node109" class="node">
<title>system_cpu7_mmu_itb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M3304,-206C3304,-206 3274,-206 3274,-206 3268,-206 3262,-200 3262,-194 3262,-194 3262,-182 3262,-182 3262,-176 3268,-170 3274,-170 3274,-170 3304,-170 3304,-170 3310,-170 3316,-176 3316,-182 3316,-182 3316,-194 3316,-194 3316,-200 3310,-206 3304,-206"/>
<text text-anchor="middle" x="3289" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu7_itb_walker_cache_cpu_side -->
<g id="node115" class="node">
<title>system_cpu7_itb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M3283.5,-76C3283.5,-76 3236.5,-76 3236.5,-76 3230.5,-76 3224.5,-70 3224.5,-64 3224.5,-64 3224.5,-52 3224.5,-52 3224.5,-46 3230.5,-40 3236.5,-40 3236.5,-40 3283.5,-40 3283.5,-40 3289.5,-40 3295.5,-46 3295.5,-52 3295.5,-52 3295.5,-64 3295.5,-64 3295.5,-70 3289.5,-76 3283.5,-76"/>
<text text-anchor="middle" x="3260" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu7_mmu_itb_walker_port&#45;&gt;system_cpu7_itb_walker_cache_cpu_side -->
<g id="edge32" class="edge">
<title>system_cpu7_mmu_itb_walker_port&#45;&gt;system_cpu7_itb_walker_cache_cpu_side</title>
<path fill="none" stroke="black" d="M3285.09,-169.74C3280.25,-148.36 3271.94,-111.69 3266.22,-86.44"/>
<polygon fill="black" stroke="black" points="3269.56,-85.38 3263.94,-76.4 3262.74,-86.92 3269.56,-85.38"/>
</g>
<!-- system_cpu7_mmu_dtb_walker_port -->
<g id="node110" class="node">
<title>system_cpu7_mmu_dtb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M3479,-206C3479,-206 3449,-206 3449,-206 3443,-206 3437,-200 3437,-194 3437,-194 3437,-182 3437,-182 3437,-176 3443,-170 3449,-170 3449,-170 3479,-170 3479,-170 3485,-170 3491,-176 3491,-182 3491,-182 3491,-194 3491,-194 3491,-200 3485,-206 3479,-206"/>
<text text-anchor="middle" x="3464" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu7_dtb_walker_cache_cpu_side -->
<g id="node117" class="node">
<title>system_cpu7_dtb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M3477.5,-76C3477.5,-76 3430.5,-76 3430.5,-76 3424.5,-76 3418.5,-70 3418.5,-64 3418.5,-64 3418.5,-52 3418.5,-52 3418.5,-46 3424.5,-40 3430.5,-40 3430.5,-40 3477.5,-40 3477.5,-40 3483.5,-40 3489.5,-46 3489.5,-52 3489.5,-52 3489.5,-64 3489.5,-64 3489.5,-70 3483.5,-76 3477.5,-76"/>
<text text-anchor="middle" x="3454" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu7_mmu_dtb_walker_port&#45;&gt;system_cpu7_dtb_walker_cache_cpu_side -->
<g id="edge33" class="edge">
<title>system_cpu7_mmu_dtb_walker_port&#45;&gt;system_cpu7_dtb_walker_cache_cpu_side</title>
<path fill="none" stroke="black" d="M3462.65,-169.74C3460.98,-148.36 3458.12,-111.69 3456.14,-86.44"/>
<polygon fill="black" stroke="black" points="3459.63,-86.09 3455.36,-76.4 3452.65,-86.64 3459.63,-86.09"/>
</g>
<!-- system_cpu7_icache_mem_side -->
<g id="node112" class="node">
<title>system_cpu7_icache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M3137,-76C3137,-76 3081,-76 3081,-76 3075,-76 3069,-70 3069,-64 3069,-64 3069,-52 3069,-52 3069,-46 3075,-40 3081,-40 3081,-40 3137,-40 3137,-40 3143,-40 3149,-46 3149,-52 3149,-52 3149,-64 3149,-64 3149,-70 3143,-76 3137,-76"/>
<text text-anchor="middle" x="3109" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu7_dcache_mem_side -->
<g id="node114" class="node">
<title>system_cpu7_dcache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M2917,-76C2917,-76 2861,-76 2861,-76 2855,-76 2849,-70 2849,-64 2849,-64 2849,-52 2849,-52 2849,-46 2855,-40 2861,-40 2861,-40 2917,-40 2917,-40 2923,-40 2929,-46 2929,-52 2929,-52 2929,-64 2929,-64 2929,-70 2923,-76 2917,-76"/>
<text text-anchor="middle" x="2889" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu7_itb_walker_cache_mem_side -->
<g id="node116" class="node">
<title>system_cpu7_itb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M3382,-76C3382,-76 3326,-76 3326,-76 3320,-76 3314,-70 3314,-64 3314,-64 3314,-52 3314,-52 3314,-46 3320,-40 3326,-40 3326,-40 3382,-40 3382,-40 3388,-40 3394,-46 3394,-52 3394,-52 3394,-64 3394,-64 3394,-70 3388,-76 3382,-76"/>
<text text-anchor="middle" x="3354" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu7_dtb_walker_cache_mem_side -->
<g id="node118" class="node">
<title>system_cpu7_dtb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M3576,-76C3576,-76 3520,-76 3520,-76 3514,-76 3508,-70 3508,-64 3508,-64 3508,-52 3508,-52 3508,-46 3514,-40 3520,-40 3520,-40 3576,-40 3576,-40 3582,-40 3588,-46 3588,-52 3588,-52 3588,-64 3588,-64 3588,-70 3582,-76 3576,-76"/>
<text text-anchor="middle" x="3548" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu7_interrupts_int_requestor -->
<g id="node119" class="node">
<title>system_cpu7_interrupts_int_requestor</title>
<path fill="#94918b" stroke="#000000" d="M3209.5,-206C3209.5,-206 3138.5,-206 3138.5,-206 3132.5,-206 3126.5,-200 3126.5,-194 3126.5,-194 3126.5,-182 3126.5,-182 3126.5,-176 3132.5,-170 3138.5,-170 3138.5,-170 3209.5,-170 3209.5,-170 3215.5,-170 3221.5,-176 3221.5,-182 3221.5,-182 3221.5,-194 3221.5,-194 3221.5,-200 3215.5,-206 3209.5,-206"/>
<text text-anchor="middle" x="3174" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">int_requestor</text>
</g>
<!-- system_cpu7_interrupts_int_responder -->
<g id="node120" class="node">
<title>system_cpu7_interrupts_int_responder</title>
<path fill="#94918b" stroke="#000000" d="M3096.5,-206C3096.5,-206 3021.5,-206 3021.5,-206 3015.5,-206 3009.5,-200 3009.5,-194 3009.5,-194 3009.5,-182 3009.5,-182 3009.5,-176 3015.5,-170 3021.5,-170 3021.5,-170 3096.5,-170 3096.5,-170 3102.5,-170 3108.5,-176 3108.5,-182 3108.5,-182 3108.5,-194 3108.5,-194 3108.5,-200 3102.5,-206 3096.5,-206"/>
<text text-anchor="middle" x="3059" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">int_responder</text>
</g>
<!-- system_cpu7_interrupts_pio -->
<g id="node121" class="node">
<title>system_cpu7_interrupts_pio</title>
<path fill="#94918b" stroke="#000000" d="M2979,-206C2979,-206 2949,-206 2949,-206 2943,-206 2937,-200 2937,-194 2937,-194 2937,-182 2937,-182 2937,-176 2943,-170 2949,-170 2949,-170 2979,-170 2979,-170 2985,-170 2991,-176 2991,-182 2991,-182 2991,-194 2991,-194 2991,-200 2985,-206 2979,-206"/>
<text text-anchor="middle" x="2964" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">pio</text>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu0_interrupts_int_requestor -->
<g id="edge35" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu0_interrupts_int_requestor</title>
<path fill="none" stroke="black" d="M3765.33,-422.9C4228.89,-422.1 7041.87,-416.18 7076,-390 7134.06,-345.46 7135.36,-246.06 7133.33,-206.11"/>
<polygon fill="black" stroke="black" points="3765.13,-419.4 3755.14,-422.92 3765.14,-426.4 3765.13,-419.4"/>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu1_interrupts_int_requestor -->
<g id="edge36" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu1_interrupts_int_requestor</title>
<path fill="none" stroke="black" d="M3765.2,-422.7C4057.72,-421.2 5251.56,-413.63 5282,-390 5339.81,-345.14 5341.25,-245.93 5339.29,-206.07"/>
<polygon fill="black" stroke="black" points="3765.16,-419.2 3755.18,-422.75 3765.19,-426.2 3765.16,-419.2"/>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu2_interrupts_int_requestor -->
<g id="edge37" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu2_interrupts_int_requestor</title>
<path fill="none" stroke="black" d="M3765.16,-423.2C4149.29,-424.27 6129.75,-427.92 6179,-390 6236.98,-345.36 6238.33,-246.02 6236.32,-206.1"/>
<polygon fill="black" stroke="black" points="3765.06,-419.7 3755.05,-423.17 3765.04,-426.7 3765.06,-419.7"/>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu3_interrupts_int_requestor -->
<g id="edge38" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu3_interrupts_int_requestor</title>
<path fill="none" stroke="black" d="M3655.26,-402.57C3649.54,-400.7 3643.7,-399.1 3638,-398 3617,-393.96 576.58,-402.18 559,-390 496.9,-346.97 485.49,-246.25 483.43,-206.03"/>
<polygon fill="black" stroke="black" points="3654.13,-405.88 3664.72,-405.94 3656.47,-399.29 3654.13,-405.88"/>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu4_interrupts_int_requestor -->
<g id="edge39" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu4_interrupts_int_requestor</title>
<path fill="none" stroke="black" d="M3655.26,-402.58C3649.54,-400.7 3643.7,-399.1 3638,-398 3623.12,-395.13 1468.45,-398.64 1456,-390 1393.93,-346.94 1382.5,-246.24 1380.44,-206.02"/>
<polygon fill="black" stroke="black" points="3654.12,-405.89 3664.72,-405.94 3656.47,-399.29 3654.12,-405.89"/>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu5_interrupts_int_requestor -->
<g id="edge40" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu5_interrupts_int_requestor</title>
<path fill="none" stroke="black" d="M3655.26,-402.59C3649.54,-400.72 3643.7,-399.11 3638,-398 3620.48,-394.59 2367.65,-400.19 2353,-390 2290.98,-346.86 2279.52,-246.2 2277.44,-206.01"/>
<polygon fill="black" stroke="black" points="3654.12,-405.9 3664.72,-405.96 3656.47,-399.31 3654.12,-405.9"/>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu6_interrupts_int_requestor -->
<g id="edge41" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu6_interrupts_int_requestor</title>
<path fill="none" stroke="black" d="M3765.31,-421.92C3930.97,-418.87 4361.02,-409.14 4385,-390 4442.05,-344.46 4443.98,-246.08 4442.22,-206.26"/>
<polygon fill="black" stroke="black" points="3765.2,-418.42 3755.26,-422.1 3765.32,-425.42 3765.2,-418.42"/>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu7_interrupts_int_requestor -->
<g id="edge42" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu7_interrupts_int_requestor</title>
<path fill="none" stroke="black" d="M3654.6,-402.46C3649.09,-400.66 3643.48,-399.11 3638,-398 3616.87,-393.73 3267.61,-402.44 3250,-390 3188.45,-346.52 3176.71,-246.51 3174.5,-206.25"/>
<polygon fill="black" stroke="black" points="3653.77,-405.88 3664.36,-405.93 3656.11,-399.28 3653.77,-405.88"/>
</g>
<!-- system_l2_mem_side -->
<g id="node125" class="node">
<title>system_l2_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M3764,-76C3764,-76 3708,-76 3708,-76 3702,-76 3696,-70 3696,-64 3696,-64 3696,-52 3696,-52 3696,-46 3702,-40 3708,-40 3708,-40 3764,-40 3764,-40 3770,-40 3776,-46 3776,-52 3776,-52 3776,-64 3776,-64 3776,-70 3770,-76 3764,-76"/>
<text text-anchor="middle" x="3736" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_l2_mem_side -->
<g id="edge34" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_l2_mem_side</title>
<path fill="none" stroke="black" d="M3648.69,-402.24C3632.13,-395.66 3618.04,-390.05 3618,-390 3587.55,-345.13 3593.55,-194.4 3618,-146 3634.35,-113.63 3669.06,-90.34 3696.63,-76.05"/>
<polygon fill="black" stroke="black" points="3647.49,-405.53 3658.07,-405.97 3650.07,-399.03 3647.49,-405.53"/>
</g>
<!-- system_membus_mem_side_ports -->
<g id="node123" class="node">
<title>system_membus_mem_side_ports</title>
<path fill="#586070" stroke="#000000" d="M3617,-442C3617,-442 3523,-442 3523,-442 3517,-442 3511,-436 3511,-430 3511,-430 3511,-418 3511,-418 3511,-412 3517,-406 3523,-406 3523,-406 3617,-406 3617,-406 3623,-406 3629,-412 3629,-418 3629,-418 3629,-430 3629,-430 3629,-436 3623,-442 3617,-442"/>
<text text-anchor="middle" x="3570" y="-420.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side_ports</text>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_cpu0_interrupts_int_responder -->
<g id="edge44" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_cpu0_interrupts_int_responder</title>
<path fill="none" stroke="black" d="M3609.26,-405.93C3618.52,-402.65 3628.47,-399.71 3638,-398 3660.69,-393.93 6939.56,-403.84 6958,-390 7012.28,-349.26 7018.78,-261.11 7018.31,-216.32"/>
<polygon fill="black" stroke="black" points="7021.81,-216.09 7018.07,-206.17 7014.81,-216.25 7021.81,-216.09"/>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_cpu0_interrupts_pio -->
<g id="edge43" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_cpu0_interrupts_pio</title>
<path fill="none" stroke="black" d="M3609.26,-405.93C3618.52,-402.65 3628.47,-399.71 3638,-398 3649.12,-396.01 6882.44,-397.36 6891,-390 6940.84,-347.15 6934.59,-260.34 6927.47,-216.16"/>
<polygon fill="black" stroke="black" points="6930.89,-215.39 6925.72,-206.14 6923.99,-216.6 6930.89,-215.39"/>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_cpu1_interrupts_int_responder -->
<g id="edge46" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_cpu1_interrupts_int_responder</title>
<path fill="none" stroke="black" d="M3609.27,-405.95C3618.52,-402.67 3628.47,-399.72 3638,-398 3658.86,-394.23 5147.07,-402.75 5164,-390 5218.22,-349.18 5224.74,-261.07 5224.3,-216.3"/>
<polygon fill="black" stroke="black" points="5227.79,-216.08 5224.07,-206.16 5220.79,-216.24 5227.79,-216.08"/>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_cpu1_interrupts_pio -->
<g id="edge45" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_cpu1_interrupts_pio</title>
<path fill="none" stroke="black" d="M3609.27,-405.95C3618.52,-402.67 3628.47,-399.72 3638,-398 3657.94,-394.39 5081.65,-403.23 5097,-390 5146.78,-347.08 5140.55,-260.3 5133.45,-216.14"/>
<polygon fill="black" stroke="black" points="5136.87,-215.38 5131.71,-206.13 5129.98,-216.59 5136.87,-215.38"/>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_cpu2_interrupts_int_responder -->
<g id="edge48" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_cpu2_interrupts_int_responder</title>
<path fill="none" stroke="black" d="M3609.26,-405.94C3618.52,-402.66 3628.47,-399.71 3638,-398 3654.56,-395.02 6047.55,-400.11 6061,-390 6115.26,-349.24 6121.77,-261.1 6121.31,-216.31"/>
<polygon fill="black" stroke="black" points="6124.8,-216.08 6121.07,-206.17 6117.8,-216.25 6124.8,-216.08"/>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_cpu2_interrupts_pio -->
<g id="edge47" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_cpu2_interrupts_pio</title>
<path fill="none" stroke="black" d="M3609.26,-405.94C3618.52,-402.66 3628.47,-399.71 3638,-398 3654.1,-395.11 5981.6,-400.67 5994,-390 6043.82,-347.13 6037.58,-260.33 6030.46,-216.15"/>
<polygon fill="black" stroke="black" points="6033.88,-215.39 6028.72,-206.14 6026.99,-216.59 6033.88,-215.39"/>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_cpu3_interrupts_int_responder -->
<g id="edge50" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_cpu3_interrupts_int_responder</title>
<path fill="none" stroke="black" d="M3510.67,-422.86C3080.74,-421.78 458.95,-414.18 427,-390 372.89,-349.04 366.31,-260.99 366.73,-216.27"/>
<polygon fill="black" stroke="black" points="370.23,-216.21 366.95,-206.14 363.23,-216.06 370.23,-216.21"/>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_cpu3_interrupts_pio -->
<g id="edge49" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_cpu3_interrupts_pio</title>
<path fill="none" stroke="black" d="M3510.9,-422.91C3072.45,-422.22 341.87,-416.81 310,-390 259.46,-347.48 262.86,-260.52 268.47,-216.23"/>
<polygon fill="black" stroke="black" points="271.96,-216.58 269.88,-206.19 265.02,-215.61 271.96,-216.58"/>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_cpu4_interrupts_int_responder -->
<g id="edge52" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_cpu4_interrupts_int_responder</title>
<path fill="none" stroke="black" d="M3510.92,-423.09C3160.53,-423.52 1368.81,-424.06 1324,-390 1269.97,-348.93 1263.36,-260.93 1263.75,-216.24"/>
<polygon fill="black" stroke="black" points="1267.25,-216.2 1263.96,-206.12 1260.25,-216.05 1267.25,-216.2"/>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_cpu4_interrupts_pio -->
<g id="edge51" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_cpu4_interrupts_pio</title>
<path fill="none" stroke="black" d="M3510.75,-423.2C3149.05,-424.32 1252.36,-428.31 1207,-390 1156.54,-347.38 1159.9,-260.46 1165.49,-216.21"/>
<polygon fill="black" stroke="black" points="1168.97,-216.57 1166.89,-206.18 1162.04,-215.6 1168.97,-216.57"/>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_cpu5_interrupts_int_responder -->
<g id="edge54" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_cpu5_interrupts_int_responder</title>
<path fill="none" stroke="black" d="M3510.69,-422.5C3253.56,-420.19 2246.93,-409.91 2221,-390 2167.17,-348.66 2160.47,-260.79 2160.79,-216.18"/>
<polygon fill="black" stroke="black" points="2164.29,-216.15 2160.99,-206.08 2157.29,-216.01 2164.29,-216.15"/>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_cpu5_interrupts_pio -->
<g id="edge53" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_cpu5_interrupts_pio</title>
<path fill="none" stroke="black" d="M3510.56,-422.68C3239.35,-421.09 2131.21,-413.18 2104,-390 2053.72,-347.17 2057,-260.35 2062.53,-216.16"/>
<polygon fill="black" stroke="black" points="2066.01,-216.53 2063.92,-206.15 2059.08,-215.57 2066.01,-216.53"/>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_cpu6_interrupts_int_responder -->
<g id="edge56" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_cpu6_interrupts_int_responder</title>
<path fill="none" stroke="black" d="M3609.64,-405.88C3618.79,-402.64 3628.6,-399.74 3638,-398 3655.18,-394.83 4253.08,-400.56 4267,-390 4321.07,-348.98 4327.66,-260.96 4327.26,-216.25"/>
<polygon fill="black" stroke="black" points="4330.76,-216.05 4327.04,-206.13 4323.76,-216.2 4330.76,-216.05"/>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_cpu6_interrupts_pio -->
<g id="edge55" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_cpu6_interrupts_pio</title>
<path fill="none" stroke="black" d="M3609.64,-405.89C3618.79,-402.65 3628.6,-399.74 3638,-398 3653.35,-395.15 4188.22,-400.25 4200,-390 4249.59,-346.86 4243.45,-260.18 4236.41,-216.09"/>
<polygon fill="black" stroke="black" points="4239.84,-215.36 4234.68,-206.1 4232.94,-216.55 4239.84,-215.36"/>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_cpu7_interrupts_int_responder -->
<g id="edge58" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_cpu7_interrupts_int_responder</title>
<path fill="none" stroke="black" d="M3510.77,-422.38C3395.11,-420.64 3147.89,-414.12 3118,-390 3065.32,-347.48 3058.06,-260.52 3058.01,-216.23"/>
<polygon fill="black" stroke="black" points="3061.51,-216.23 3058.13,-206.19 3054.52,-216.15 3061.51,-216.23"/>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_cpu7_interrupts_pio -->
<g id="edge57" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_cpu7_interrupts_pio</title>
<path fill="none" stroke="black" d="M3510.75,-423.62C3372.72,-424.51 3038.55,-423.16 3001,-390 2951.49,-346.28 2954.42,-259.86 2959.7,-215.96"/>
<polygon fill="black" stroke="black" points="2963.18,-216.39 2961.03,-206.02 2956.24,-215.47 2963.18,-216.39"/>
</g>
<!-- system_mem_ctrls_port -->
<g id="node128" class="node">
<title>system_mem_ctrls_port</title>
<path fill="#94918b" stroke="#000000" d="M3674,-206C3674,-206 3644,-206 3644,-206 3638,-206 3632,-200 3632,-194 3632,-194 3632,-182 3632,-182 3632,-176 3638,-170 3644,-170 3644,-170 3674,-170 3674,-170 3680,-170 3686,-176 3686,-182 3686,-182 3686,-194 3686,-194 3686,-200 3680,-206 3674,-206"/>
<text text-anchor="middle" x="3659" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_mem_ctrls_port -->
<g id="edge59" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_mem_ctrls_port</title>
<path fill="none" stroke="black" d="M3577.41,-405.93C3579.58,-400.83 3581.93,-395.2 3584,-390 3608.74,-327.91 3635.65,-254.09 3649.53,-215.51"/>
<polygon fill="black" stroke="black" points="3652.85,-216.63 3652.93,-206.04 3646.26,-214.27 3652.85,-216.63"/>
</g>
<!-- system_l2_cpu_side -->
<g id="node124" class="node">
<title>system_l2_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M3853.5,-76C3853.5,-76 3806.5,-76 3806.5,-76 3800.5,-76 3794.5,-70 3794.5,-64 3794.5,-64 3794.5,-52 3794.5,-52 3794.5,-46 3800.5,-40 3806.5,-40 3806.5,-40 3853.5,-40 3853.5,-40 3859.5,-40 3865.5,-46 3865.5,-52 3865.5,-52 3865.5,-64 3865.5,-64 3865.5,-70 3859.5,-76 3853.5,-76"/>
<text text-anchor="middle" x="3830" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_tol2bus_cpu_side_ports -->
<g id="node126" class="node">
<title>system_tol2bus_cpu_side_ports</title>
<path fill="#586070" stroke="#000000" d="M3818,-206C3818,-206 3734,-206 3734,-206 3728,-206 3722,-200 3722,-194 3722,-194 3722,-182 3722,-182 3722,-176 3728,-170 3734,-170 3734,-170 3818,-170 3818,-170 3824,-170 3830,-176 3830,-182 3830,-182 3830,-194 3830,-194 3830,-200 3824,-206 3818,-206"/>
<text text-anchor="middle" x="3776" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side_ports</text>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu0_icache_mem_side -->
<g id="edge60" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu0_icache_mem_side</title>
<path fill="none" stroke="black" d="M3803.99,-163.9C3814.35,-156.73 3826.6,-149.73 3839,-146 3919.65,-121.72 6794.95,-158.2 6871,-122 6890.85,-112.55 6905.72,-91.45 6914.37,-76.27"/>
<polygon fill="black" stroke="black" points="3801.79,-161.18 3795.78,-169.9 3805.92,-166.83 3801.79,-161.18"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu0_dcache_mem_side -->
<g id="edge61" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu0_dcache_mem_side</title>
<path fill="none" stroke="black" d="M3804,-163.91C3814.35,-156.74 3826.6,-149.74 3839,-146 3984.16,-102.23 6419.14,-150.77 6568,-122 6614.12,-113.09 6664.02,-91.53 6695.84,-76.11"/>
<polygon fill="black" stroke="black" points="3801.8,-161.18 3795.78,-169.9 3805.92,-166.84 3801.8,-161.18"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu0_itb_walker_cache_mem_side -->
<g id="edge62" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu0_itb_walker_cache_mem_side</title>
<path fill="none" stroke="black" d="M3803.99,-163.9C3814.35,-156.73 3826.6,-149.73 3839,-146 3924.82,-120.19 6982.76,-157.61 7065,-122 7086.62,-112.64 7104.17,-91.29 7114.58,-76.04"/>
<polygon fill="black" stroke="black" points="3801.79,-161.17 3795.78,-169.9 3805.92,-166.83 3801.79,-161.17"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu0_dtb_walker_cache_mem_side -->
<g id="edge63" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu0_dtb_walker_cache_mem_side</title>
<path fill="none" stroke="black" d="M3803.99,-163.9C3814.35,-156.72 3826.6,-149.73 3839,-146 3930.19,-118.59 7180.27,-161.31 7267,-122 7287.79,-112.58 7304.04,-91.24 7313.56,-76.01"/>
<polygon fill="black" stroke="black" points="3801.79,-161.17 3795.78,-169.89 3805.92,-166.82 3801.79,-161.17"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu1_icache_mem_side -->
<g id="edge64" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu1_icache_mem_side</title>
<path fill="none" stroke="black" d="M3804.02,-163.98C3814.38,-156.82 3826.62,-149.8 3839,-146 3970.51,-105.58 4953.12,-181.85 5077,-122 5096.79,-112.44 5111.68,-91.36 5120.35,-76.22"/>
<polygon fill="black" stroke="black" points="3801.82,-161.25 3795.8,-169.97 3805.94,-166.91 3801.82,-161.25"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu1_dcache_mem_side -->
<g id="edge65" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu1_dcache_mem_side</title>
<path fill="none" stroke="black" d="M3804.28,-163.86C3814.58,-156.75 3826.73,-149.81 3839,-146 3938.24,-115.16 4672.13,-142.58 4774,-122 4819.9,-112.73 4869.64,-91.36 4901.5,-76.08"/>
<polygon fill="black" stroke="black" points="3802.13,-161.09 3796.09,-169.79 3806.24,-166.76 3802.13,-161.09"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu1_itb_walker_cache_mem_side -->
<g id="edge66" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu1_itb_walker_cache_mem_side</title>
<path fill="none" stroke="black" d="M3804.01,-163.96C3814.37,-156.8 3826.62,-149.79 3839,-146 3915.09,-122.73 5198.13,-153.95 5271,-122 5292.44,-112.6 5309.91,-91.49 5320.36,-76.29"/>
<polygon fill="black" stroke="black" points="3801.82,-161.23 3795.8,-169.95 3805.94,-166.89 3801.82,-161.23"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu1_dtb_walker_cache_mem_side -->
<g id="edge67" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu1_dtb_walker_cache_mem_side</title>
<path fill="none" stroke="black" d="M3804.01,-163.95C3814.37,-156.78 3826.61,-149.77 3839,-146 3925.84,-119.53 5390.46,-159.8 5473,-122 5493.62,-112.56 5509.8,-91.45 5519.36,-76.27"/>
<polygon fill="black" stroke="black" points="3801.81,-161.22 3795.79,-169.94 3805.93,-166.88 3801.81,-161.22"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu2_icache_mem_side -->
<g id="edge68" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu2_icache_mem_side</title>
<path fill="none" stroke="black" d="M3804,-163.93C3814.36,-156.76 3826.61,-149.75 3839,-146 3952.53,-111.62 5866.98,-173.17 5974,-122 5993.83,-112.52 6008.71,-91.42 6017.37,-76.25"/>
<polygon fill="black" stroke="black" points="3801.8,-161.2 3795.79,-169.92 3805.93,-166.85 3801.8,-161.2"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu2_dcache_mem_side -->
<g id="edge69" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu2_dcache_mem_side</title>
<path fill="none" stroke="black" d="M3804.01,-163.94C3814.36,-156.77 3826.61,-149.76 3839,-146 4033.78,-86.81 5471.21,-161.05 5671,-122 5717.1,-112.99 5767.01,-91.45 5798.83,-76.07"/>
<polygon fill="black" stroke="black" points="3801.81,-161.21 3795.79,-169.93 3805.93,-166.87 3801.81,-161.21"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu2_itb_walker_cache_mem_side -->
<g id="edge70" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu2_itb_walker_cache_mem_side</title>
<path fill="none" stroke="black" d="M3804,-163.92C3814.36,-156.75 3826.61,-149.75 3839,-146 3962.86,-108.55 6049.33,-173.58 6168,-122 6189.61,-112.61 6207.16,-91.27 6217.58,-76.03"/>
<polygon fill="black" stroke="black" points="3801.8,-161.19 3795.78,-169.91 3805.93,-166.85 3801.8,-161.19"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu2_dtb_walker_cache_mem_side -->
<g id="edge71" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu2_dtb_walker_cache_mem_side</title>
<path fill="none" stroke="black" d="M3804,-163.91C3814.35,-156.74 3826.6,-149.74 3839,-146 3973.62,-105.36 6242,-180.21 6370,-122 6390.78,-112.55 6407.03,-91.22 6416.55,-76"/>
<polygon fill="black" stroke="black" points="3801.8,-161.19 3795.78,-169.91 3805.92,-166.84 3801.8,-161.19"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu3_icache_mem_side -->
<g id="edge72" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu3_icache_mem_side</title>
<path fill="none" stroke="black" d="M3746.85,-164.1C3735.92,-156.86 3722.98,-149.76 3710,-146 3539.81,-96.75 691.36,-170.66 521,-122 489.56,-113.02 458.19,-91.59 438.48,-76.22"/>
<polygon fill="black" stroke="black" points="3744.94,-167.04 3755.15,-169.89 3748.95,-161.3 3744.94,-167.04"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu3_dcache_mem_side -->
<g id="edge73" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu3_dcache_mem_side</title>
<path fill="none" stroke="black" d="M3746.85,-164.1C3735.92,-156.85 3722.99,-149.75 3710,-146 3526.72,-93.01 455.66,-186.2 276,-122 250.43,-112.86 227.06,-91.47 212.7,-76.15"/>
<polygon fill="black" stroke="black" points="3744.94,-167.04 3755.15,-169.88 3748.95,-161.3 3744.94,-167.04"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu3_itb_walker_cache_mem_side -->
<g id="edge74" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu3_itb_walker_cache_mem_side</title>
<path fill="none" stroke="black" d="M3746.85,-164.11C3735.92,-156.86 3722.98,-149.76 3710,-146 3630.09,-122.85 790.12,-157.77 715,-122 695.15,-112.55 680.28,-91.45 671.63,-76.27"/>
<polygon fill="black" stroke="black" points="3744.94,-167.05 3755.15,-169.89 3748.94,-161.3 3744.94,-167.05"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu3_dtb_walker_cache_mem_side -->
<g id="edge75" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu3_dtb_walker_cache_mem_side</title>
<path fill="none" stroke="black" d="M3746.85,-164.11C3735.91,-156.87 3722.98,-149.77 3710,-146 3562.89,-103.33 1099.57,-166.49 953,-122 923.24,-112.97 894.1,-91.55 875.88,-76.19"/>
<polygon fill="black" stroke="black" points="3744.94,-167.05 3755.15,-169.89 3748.94,-161.31 3744.94,-167.05"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu4_icache_mem_side -->
<g id="edge76" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu4_icache_mem_side</title>
<path fill="none" stroke="black" d="M3746.84,-164.13C3735.91,-156.88 3722.98,-149.78 3710,-146 3465.46,-74.84 1662.78,-192.31 1418,-122 1386.57,-112.97 1355.2,-91.55 1335.48,-76.2"/>
<polygon fill="black" stroke="black" points="3744.94,-167.06 3755.14,-169.91 3748.94,-161.32 3744.94,-167.06"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu4_dcache_mem_side -->
<g id="edge77" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu4_dcache_mem_side</title>
<path fill="none" stroke="black" d="M3746.84,-164.12C3735.91,-156.87 3722.98,-149.77 3710,-146 3574.64,-106.69 1305.67,-169.59 1173,-122 1147.44,-112.83 1124.07,-91.44 1109.71,-76.13"/>
<polygon fill="black" stroke="black" points="3744.94,-167.06 3755.15,-169.9 3748.94,-161.31 3744.94,-167.06"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu4_itb_walker_cache_mem_side -->
<g id="edge78" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu4_itb_walker_cache_mem_side</title>
<path fill="none" stroke="black" d="M3746.84,-164.13C3735.91,-156.89 3722.98,-149.78 3710,-146 3598.09,-113.38 1717.16,-172.29 1612,-122 1592.17,-112.52 1577.29,-91.42 1568.64,-76.25"/>
<polygon fill="black" stroke="black" points="3744.94,-167.07 3755.14,-169.91 3748.94,-161.33 3744.94,-167.07"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu4_dtb_walker_cache_mem_side -->
<g id="edge79" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu4_dtb_walker_cache_mem_side</title>
<path fill="none" stroke="black" d="M3746.84,-164.14C3735.9,-156.9 3722.97,-149.79 3710,-146 3511.62,-88.01 2047.65,-182.45 1850,-122 1820.26,-112.9 1791.12,-91.5 1772.89,-76.17"/>
<polygon fill="black" stroke="black" points="3744.93,-167.08 3755.14,-169.92 3748.93,-161.34 3744.93,-167.08"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu5_icache_mem_side -->
<g id="edge80" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu5_icache_mem_side</title>
<path fill="none" stroke="black" d="M3746.83,-164.17C3735.89,-156.93 3722.97,-149.82 3710,-146 3561.3,-102.19 2463.85,-165.3 2315,-122 2283.6,-112.87 2252.22,-91.47 2232.5,-76.15"/>
<polygon fill="black" stroke="black" points="3744.92,-167.11 3755.13,-169.95 3748.92,-161.37 3744.92,-167.11"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu5_dcache_mem_side -->
<g id="edge81" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu5_dcache_mem_side</title>
<path fill="none" stroke="black" d="M3746.83,-164.16C3735.9,-156.91 3722.97,-149.8 3710,-146 3535.12,-94.72 2241.38,-183.98 2070,-122 2044.46,-112.76 2021.09,-91.39 2006.72,-76.1"/>
<polygon fill="black" stroke="black" points="3744.93,-167.09 3755.14,-169.93 3748.93,-161.35 3744.93,-167.09"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu5_itb_walker_cache_mem_side -->
<g id="edge82" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu5_itb_walker_cache_mem_side</title>
<path fill="none" stroke="black" d="M3746.82,-164.19C3735.89,-156.95 3722.96,-149.84 3710,-146 3582.02,-108.1 2629.16,-180.1 2509,-122 2489.21,-112.43 2474.32,-91.35 2465.65,-76.21"/>
<polygon fill="black" stroke="black" points="3744.92,-167.13 3755.13,-169.97 3748.91,-161.38 3744.92,-167.13"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu5_dtb_walker_cache_mem_side -->
<g id="edge83" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu5_dtb_walker_cache_mem_side</title>
<path fill="none" stroke="black" d="M3746.81,-164.23C3735.88,-156.99 3722.95,-149.87 3710,-146 3504.9,-84.71 2951.33,-185.84 2747,-122 2717.32,-112.73 2688.16,-91.36 2669.91,-76.08"/>
<polygon fill="black" stroke="black" points="3744.91,-167.17 3755.12,-170 3748.9,-161.42 3744.91,-167.17"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu6_icache_mem_side -->
<g id="edge84" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu6_icache_mem_side</title>
<path fill="none" stroke="black" d="M3804.62,-164C3814.89,-156.98 3826.92,-150.05 3839,-146 3911.02,-121.84 4112.46,-156.78 4180,-122 4199.42,-112 4214.29,-91.23 4223.06,-76.27"/>
<polygon fill="black" stroke="black" points="3802.54,-161.18 3796.46,-169.85 3806.62,-166.87 3802.54,-161.18"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu6_dcache_mem_side -->
<g id="edge85" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu6_dcache_mem_side</title>
<path fill="none" stroke="black" d="M3808.71,-164.26C3818.28,-158.01 3828.89,-151.45 3839,-146 3892.27,-117.28 3956.96,-90.37 3997.82,-74.3"/>
<polygon fill="black" stroke="black" points="3806.65,-161.42 3800.26,-169.87 3810.53,-167.25 3806.65,-161.42"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu6_itb_walker_cache_mem_side -->
<g id="edge86" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu6_itb_walker_cache_mem_side</title>
<path fill="none" stroke="black" d="M3804.32,-163.99C3814.63,-156.9 3826.77,-149.93 3839,-146 3952.3,-109.6 4265.69,-171.32 4374,-122 4395.31,-112.3 4412.81,-91.25 4423.3,-76.15"/>
<polygon fill="black" stroke="black" points="3802.18,-161.22 3796.13,-169.91 3806.28,-166.89 3802.18,-161.22"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu6_dtb_walker_cache_mem_side -->
<g id="edge87" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu6_dtb_walker_cache_mem_side</title>
<path fill="none" stroke="black" d="M3804.29,-163.9C3814.6,-156.81 3826.75,-149.85 3839,-146 3917.16,-121.42 4501.81,-156.78 4576,-122 4596.54,-112.37 4612.73,-91.31 4622.32,-76.19"/>
<polygon fill="black" stroke="black" points="3802.15,-161.14 3796.1,-169.84 3806.26,-166.8 3802.15,-161.14"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu7_icache_mem_side -->
<g id="edge88" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu7_icache_mem_side</title>
<path fill="none" stroke="black" d="M3746.5,-164.23C3735.62,-157.06 3722.8,-149.99 3710,-146 3498.44,-80.09 3423.79,-187.18 3212,-122 3180.95,-112.44 3149.74,-91.36 3129.95,-76.22"/>
<polygon fill="black" stroke="black" points="3744.56,-167.14 3754.78,-169.93 3748.53,-161.37 3744.56,-167.14"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu7_dcache_mem_side -->
<g id="edge89" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu7_dcache_mem_side</title>
<path fill="none" stroke="black" d="M3746.54,-164.11C3735.66,-156.94 3722.84,-149.89 3710,-146 3551.89,-98.12 3121.85,-179.55 2967,-122 2941.71,-112.6 2918.45,-91.49 2904.03,-76.29"/>
<polygon fill="black" stroke="black" points="3744.59,-167.02 3754.81,-169.83 3748.58,-161.27 3744.59,-167.02"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu7_itb_walker_cache_mem_side -->
<g id="edge90" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu7_itb_walker_cache_mem_side</title>
<path fill="none" stroke="black" d="M3745.85,-164.06C3735.09,-157.05 3722.52,-150.11 3710,-146 3645.62,-124.86 3466.12,-153.28 3406,-122 3386.63,-111.92 3371.74,-91.17 3362.96,-76.23"/>
<polygon fill="black" stroke="black" points="3744.19,-167.17 3754.42,-169.91 3748.14,-161.39 3744.19,-167.17"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu7_dtb_walker_cache_mem_side -->
<g id="edge91" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu7_dtb_walker_cache_mem_side</title>
<path fill="none" stroke="black" d="M3740.54,-164.4C3730.72,-158.3 3720.01,-151.79 3710,-146 3666.06,-120.59 3614.21,-93.18 3581.22,-76.06"/>
<polygon fill="black" stroke="black" points="3738.92,-167.52 3749.26,-169.86 3742.64,-161.59 3738.92,-167.52"/>
</g>
<!-- system_tol2bus_mem_side_ports -->
<g id="node127" class="node">
<title>system_tol2bus_mem_side_ports</title>
<path fill="#586070" stroke="#000000" d="M3954,-206C3954,-206 3860,-206 3860,-206 3854,-206 3848,-200 3848,-194 3848,-194 3848,-182 3848,-182 3848,-176 3854,-170 3860,-170 3860,-170 3954,-170 3954,-170 3960,-170 3966,-176 3966,-182 3966,-182 3966,-194 3966,-194 3966,-200 3960,-206 3954,-206"/>
<text text-anchor="middle" x="3907" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side_ports</text>
</g>
<!-- system_tol2bus_mem_side_ports&#45;&gt;system_l2_cpu_side -->
<g id="edge92" class="edge">
<title>system_tol2bus_mem_side_ports&#45;&gt;system_l2_cpu_side</title>
<path fill="none" stroke="black" d="M3896.62,-169.74C3883.53,-147.98 3860.91,-110.38 3845.7,-85.1"/>
<polygon fill="black" stroke="black" points="3848.62,-83.16 3840.47,-76.4 3842.62,-86.77 3848.62,-83.16"/>
</g>
</g>
</svg>
