# Fucntional-Verification-of-RAM-Module-using-UVM
This Project is mainly focused on the Verification of the RAM Module using the UVM and System Verilog test benches
Paths for the top modules and test benches of the RAM Module
ram.v         |  https://github.com/pavankrissh/Fucntional-Verification-using-UVM/blob/master/ram.v
ram_tb.sv     |  https://github.com/pavankrissh/Fucntional-Verification-using-UVM/blob/master/ram_tb.sv
interface.sv  |  https://github.com/pavankrissh/Fucntional-Verification-using-UVM/blob/master/interface.sv
testbench.sv  |  https://github.com/pavankrissh/Fucntional-Verification-using-UVM/blob/master/testbench.sv

