Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Fri May 26 17:13:13 2017
| Host         : DESKTOP-PEMQ38K running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -rpx design_1_wrapper_timing_summary_routed.rpx
| Design       : design_1_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.528        0.000                      0                 3305        0.046        0.000                      0                 3305        4.020        0.000                       0                  1180  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          0.528        0.000                      0                 3305        0.046        0.000                      0                 3305        4.020        0.000                       0                  1180  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.528ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.046ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.528ns  (required time - arrival time)
  Source:                 design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/slv_reg2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/gen_ram[20].ram/mem_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.588ns  (logic 2.992ns (34.838%)  route 5.596ns (65.162%))
  Logic Levels:           9  (CARRY4=4 LUT1=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.718ns = ( 12.718 - 10.000 ) 
    Source Clock Delay      (SCD):    2.997ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1180, routed)        1.703     2.997    design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X81Y76         FDRE                                         r  design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/slv_reg2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y76         FDRE (Prop_fdre_C_Q)         0.456     3.453 r  design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/slv_reg2_reg[0]/Q
                         net (fo=4, routed)           0.879     4.332    design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/slv_reg2[0]
    SLICE_X80Y76         LUT4 (Prop_lut4_I2_O)        0.124     4.456 r  design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/mem_reg_i_28/O
                         net (fo=1, routed)           0.000     4.456    design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/mem_reg_i_28_n_0
    SLICE_X80Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.988 r  design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/mem_reg_i_19/CO[3]
                         net (fo=1, routed)           0.000     4.988    design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/mem_reg_i_19_n_0
    SLICE_X80Y77         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.145 f  design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/mem_reg_i_17__0/CO[1]
                         net (fo=6, routed)           0.631     5.776    design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/gen_ram[31].ram/CO[0]
    SLICE_X80Y78         LUT1 (Prop_lut1_I0_O)        0.355     6.131 r  design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/gen_ram[31].ram/mem_reg_i_35/O
                         net (fo=1, routed)           0.000     6.131    design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/gen_ram[31].ram/mem_reg_i_35_n_0
    SLICE_X80Y78         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.483     6.614 r  design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/gen_ram[31].ram/mem_reg_i_18__0/CO[3]
                         net (fo=1, routed)           0.000     6.614    design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/gen_ram[31].ram/mem_reg_i_18__0_n_0
    SLICE_X80Y79         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.948 r  design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/gen_ram[31].ram/mem_reg_i_2/O[1]
                         net (fo=34, routed)          1.048     7.996    design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/gen_ram[30].ram/O[1]
    SLICE_X65Y70         LUT5 (Prop_lut5_I2_O)        0.303     8.299 r  design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/gen_ram[30].ram/mem_reg_i_34/O
                         net (fo=1, routed)           0.304     8.604    design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/gen_ram[30].ram/mem_reg_i_34_n_0
    SLICE_X66Y70         LUT4 (Prop_lut4_I1_O)        0.124     8.728 r  design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/gen_ram[30].ram/mem_reg_i_17/O
                         net (fo=31, routed)          1.613    10.341    design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/gen_ram[20].ram/p_addr_next1[0]
    SLICE_X38Y56         LUT6 (Prop_lut6_I0_O)        0.124    10.465 r  design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/gen_ram[20].ram/mem_reg_i_1__11/O
                         net (fo=1, routed)           1.120    11.585    design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/gen_ram[20].ram/p_addr1[20]_5[6]
    RAMB18_X2Y19         RAMB18E1                                     r  design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/gen_ram[20].ram/mem_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1180, routed)        1.539    12.718    design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/gen_ram[20].ram/s00_axi_aclk
    RAMB18_X2Y19         RAMB18E1                                     r  design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/gen_ram[20].ram/mem_reg/CLKARDCLK
                         clock pessimism              0.115    12.833    
                         clock uncertainty           -0.154    12.679    
    RAMB18_X2Y19         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    12.113    design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/gen_ram[20].ram/mem_reg
  -------------------------------------------------------------------
                         required time                         12.113    
                         arrival time                         -11.585    
  -------------------------------------------------------------------
                         slack                                  0.528    

Slack (MET) :             0.536ns  (required time - arrival time)
  Source:                 design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/slv_reg2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/gen_ram[22].ram/mem_reg/DIADI[3]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.404ns  (logic 2.539ns (30.211%)  route 5.865ns (69.789%))
  Logic Levels:           8  (CARRY4=3 LUT1=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns = ( 12.699 - 10.000 ) 
    Source Clock Delay      (SCD):    2.997ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1180, routed)        1.703     2.997    design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X81Y76         FDRE                                         r  design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/slv_reg2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y76         FDRE (Prop_fdre_C_Q)         0.456     3.453 r  design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/slv_reg2_reg[0]/Q
                         net (fo=4, routed)           0.879     4.332    design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/slv_reg2[0]
    SLICE_X80Y76         LUT4 (Prop_lut4_I2_O)        0.124     4.456 r  design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/mem_reg_i_28/O
                         net (fo=1, routed)           0.000     4.456    design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/mem_reg_i_28_n_0
    SLICE_X80Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.988 r  design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/mem_reg_i_19/CO[3]
                         net (fo=1, routed)           0.000     4.988    design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/mem_reg_i_19_n_0
    SLICE_X80Y77         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.145 f  design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/mem_reg_i_17__0/CO[1]
                         net (fo=6, routed)           0.631     5.776    design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/gen_ram[31].ram/CO[0]
    SLICE_X80Y78         LUT1 (Prop_lut1_I0_O)        0.355     6.131 r  design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/gen_ram[31].ram/mem_reg_i_35/O
                         net (fo=1, routed)           0.000     6.131    design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/gen_ram[31].ram/mem_reg_i_35_n_0
    SLICE_X80Y78         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.364     6.495 r  design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/gen_ram[31].ram/mem_reg_i_18__0/O[1]
                         net (fo=793, routed)         1.624     8.119    design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/gen_ram[30].ram/slv_reg2_reg[0][1]
    SLICE_X53Y68         LUT3 (Prop_lut3_I1_O)        0.303     8.422 r  design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/gen_ram[30].ram/mem_reg_i_22__12/O
                         net (fo=3, routed)           0.844     9.266    design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/gen_ram[30].ram/mem_reg_13
    SLICE_X54Y64         LUT6 (Prop_lut6_I3_O)        0.124     9.390 r  design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/gen_ram[30].ram/mem_reg_i_20__11/O
                         net (fo=3, routed)           1.301    10.691    design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/gen_ram[22].ram/slv_reg4_reg[11]
    SLICE_X34Y57         LUT6 (Prop_lut6_I0_O)        0.124    10.815 r  design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/gen_ram[22].ram/mem_reg_i_8__14/O
                         net (fo=1, routed)           0.586    11.401    design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/gen_ram[22].ram/p_wr_data1[22]_110[3]
    RAMB18_X2Y22         RAMB18E1                                     r  design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/gen_ram[22].ram/mem_reg/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1180, routed)        1.520    12.699    design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/gen_ram[22].ram/s00_axi_aclk
    RAMB18_X2Y22         RAMB18E1                                     r  design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/gen_ram[22].ram/mem_reg/CLKARDCLK
                         clock pessimism              0.129    12.828    
                         clock uncertainty           -0.154    12.674    
    RAMB18_X2Y22         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[3])
                                                     -0.737    11.937    design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/gen_ram[22].ram/mem_reg
  -------------------------------------------------------------------
                         required time                         11.937    
                         arrival time                         -11.401    
  -------------------------------------------------------------------
                         slack                                  0.536    

Slack (MET) :             0.634ns  (required time - arrival time)
  Source:                 design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/slv_reg2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/gen_ram[26].ram/mem_reg/DIADI[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.300ns  (logic 2.735ns (32.952%)  route 5.565ns (67.048%))
  Logic Levels:           8  (CARRY4=3 LUT1=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 12.693 - 10.000 ) 
    Source Clock Delay      (SCD):    2.997ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1180, routed)        1.703     2.997    design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X81Y76         FDRE                                         r  design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/slv_reg2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y76         FDRE (Prop_fdre_C_Q)         0.456     3.453 r  design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/slv_reg2_reg[0]/Q
                         net (fo=4, routed)           0.879     4.332    design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/slv_reg2[0]
    SLICE_X80Y76         LUT4 (Prop_lut4_I2_O)        0.124     4.456 r  design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/mem_reg_i_28/O
                         net (fo=1, routed)           0.000     4.456    design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/mem_reg_i_28_n_0
    SLICE_X80Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.988 r  design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/mem_reg_i_19/CO[3]
                         net (fo=1, routed)           0.000     4.988    design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/mem_reg_i_19_n_0
    SLICE_X80Y77         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.145 f  design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/mem_reg_i_17__0/CO[1]
                         net (fo=6, routed)           0.631     5.776    design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/gen_ram[31].ram/CO[0]
    SLICE_X80Y78         LUT1 (Prop_lut1_I0_O)        0.355     6.131 r  design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/gen_ram[31].ram/mem_reg_i_35/O
                         net (fo=1, routed)           0.000     6.131    design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/gen_ram[31].ram/mem_reg_i_35_n_0
    SLICE_X80Y78         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.364     6.495 r  design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/gen_ram[31].ram/mem_reg_i_18__0/O[1]
                         net (fo=793, routed)         1.624     8.119    design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/gen_ram[30].ram/slv_reg2_reg[0][1]
    SLICE_X53Y68         LUT3 (Prop_lut3_I1_O)        0.297     8.416 r  design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/gen_ram[30].ram/mem_reg_i_25__9/O
                         net (fo=3, routed)           0.550     8.966    design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/gen_ram[10].ram/slv_reg4_reg[0]
    SLICE_X54Y69         LUT6 (Prop_lut6_I0_O)        0.326     9.292 r  design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/gen_ram[10].ram/mem_reg_i_24__5/O
                         net (fo=4, routed)           1.533    10.825    design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/gen_ram[26].ram/slv_reg4_reg[8]
    SLICE_X32Y81         LUT6 (Prop_lut6_I0_O)        0.124    10.949 r  design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/gen_ram[26].ram/mem_reg_i_14__21/O
                         net (fo=1, routed)           0.348    11.297    design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/gen_ram[26].ram/p_wr_data1[26]_113[0]
    RAMB18_X2Y33         RAMB18E1                                     r  design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/gen_ram[26].ram/mem_reg/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1180, routed)        1.514    12.693    design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/gen_ram[26].ram/s00_axi_aclk
    RAMB18_X2Y33         RAMB18E1                                     r  design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/gen_ram[26].ram/mem_reg/CLKARDCLK
                         clock pessimism              0.129    12.822    
                         clock uncertainty           -0.154    12.668    
    RAMB18_X2Y33         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[0])
                                                     -0.737    11.931    design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/gen_ram[26].ram/mem_reg
  -------------------------------------------------------------------
                         required time                         11.931    
                         arrival time                         -11.297    
  -------------------------------------------------------------------
                         slack                                  0.634    

Slack (MET) :             0.645ns  (required time - arrival time)
  Source:                 design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/slv_reg2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/gen_ram[21].ram/mem_reg/DIADI[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.291ns  (logic 3.018ns (36.399%)  route 5.273ns (63.601%))
  Logic Levels:           8  (CARRY4=3 LUT1=1 LUT4=1 LUT5=2 MUXF7=1)
  Clock Path Skew:        -0.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.695ns = ( 12.695 - 10.000 ) 
    Source Clock Delay      (SCD):    2.997ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1180, routed)        1.703     2.997    design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X81Y76         FDRE                                         r  design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/slv_reg2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y76         FDRE (Prop_fdre_C_Q)         0.456     3.453 r  design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/slv_reg2_reg[0]/Q
                         net (fo=4, routed)           0.879     4.332    design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/slv_reg2[0]
    SLICE_X80Y76         LUT4 (Prop_lut4_I2_O)        0.124     4.456 r  design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/mem_reg_i_28/O
                         net (fo=1, routed)           0.000     4.456    design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/mem_reg_i_28_n_0
    SLICE_X80Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.988 r  design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/mem_reg_i_19/CO[3]
                         net (fo=1, routed)           0.000     4.988    design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/mem_reg_i_19_n_0
    SLICE_X80Y77         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.145 f  design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/mem_reg_i_17__0/CO[1]
                         net (fo=6, routed)           0.631     5.776    design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/gen_ram[31].ram/CO[0]
    SLICE_X80Y78         LUT1 (Prop_lut1_I0_O)        0.355     6.131 r  design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/gen_ram[31].ram/mem_reg_i_35/O
                         net (fo=1, routed)           0.000     6.131    design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/gen_ram[31].ram/mem_reg_i_35_n_0
    SLICE_X80Y78         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.572     6.703 f  design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/gen_ram[31].ram/mem_reg_i_18__0/O[3]
                         net (fo=567, routed)         2.590     9.293    design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/gen_ram[21].ram/O[3]
    SLICE_X35Y65         LUT5 (Prop_lut5_I1_O)        0.306     9.599 f  design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/gen_ram[21].ram/mem_reg_i_27__9/O
                         net (fo=1, routed)           0.000     9.599    design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/gen_ram[21].ram/mem_reg_i_27__9_n_0
    SLICE_X35Y65         MUXF7 (Prop_muxf7_I1_O)      0.217     9.816 f  design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/gen_ram[21].ram/mem_reg_i_17__13/O
                         net (fo=2, routed)           0.668    10.484    design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/gen_ram[21].ram/mem_reg_1
    SLICE_X32Y61         LUT5 (Prop_lut5_I4_O)        0.299    10.783 r  design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/gen_ram[21].ram/mem_reg_i_8__8/O
                         net (fo=1, routed)           0.505    11.288    design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/gen_ram[21].ram/p_wr_data1[21]_104[6]
    RAMB18_X2Y24         RAMB18E1                                     r  design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/gen_ram[21].ram/mem_reg/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1180, routed)        1.516    12.695    design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/gen_ram[21].ram/s00_axi_aclk
    RAMB18_X2Y24         RAMB18E1                                     r  design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/gen_ram[21].ram/mem_reg/CLKARDCLK
                         clock pessimism              0.129    12.824    
                         clock uncertainty           -0.154    12.670    
    RAMB18_X2Y24         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[6])
                                                     -0.737    11.933    design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/gen_ram[21].ram/mem_reg
  -------------------------------------------------------------------
                         required time                         11.933    
                         arrival time                         -11.288    
  -------------------------------------------------------------------
                         slack                                  0.645    

Slack (MET) :             0.667ns  (required time - arrival time)
  Source:                 design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/slv_reg2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/gen_ram[5].ram/mem_reg/DIADI[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.273ns  (logic 3.038ns (36.723%)  route 5.235ns (63.277%))
  Logic Levels:           8  (CARRY4=3 LUT1=1 LUT4=1 LUT5=2 MUXF7=1)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns = ( 12.699 - 10.000 ) 
    Source Clock Delay      (SCD):    2.997ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1180, routed)        1.703     2.997    design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X81Y76         FDRE                                         r  design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/slv_reg2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y76         FDRE (Prop_fdre_C_Q)         0.456     3.453 r  design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/slv_reg2_reg[0]/Q
                         net (fo=4, routed)           0.879     4.332    design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/slv_reg2[0]
    SLICE_X80Y76         LUT4 (Prop_lut4_I2_O)        0.124     4.456 r  design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/mem_reg_i_28/O
                         net (fo=1, routed)           0.000     4.456    design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/mem_reg_i_28_n_0
    SLICE_X80Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.988 r  design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/mem_reg_i_19/CO[3]
                         net (fo=1, routed)           0.000     4.988    design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/mem_reg_i_19_n_0
    SLICE_X80Y77         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.145 f  design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/mem_reg_i_17__0/CO[1]
                         net (fo=6, routed)           0.631     5.776    design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/gen_ram[31].ram/CO[0]
    SLICE_X80Y78         LUT1 (Prop_lut1_I0_O)        0.355     6.131 r  design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/gen_ram[31].ram/mem_reg_i_35/O
                         net (fo=1, routed)           0.000     6.131    design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/gen_ram[31].ram/mem_reg_i_35_n_0
    SLICE_X80Y78         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.572     6.703 f  design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/gen_ram[31].ram/mem_reg_i_18__0/O[3]
                         net (fo=567, routed)         2.488     9.191    design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/gen_ram[21].ram/O[3]
    SLICE_X33Y65         LUT5 (Prop_lut5_I1_O)        0.306     9.497 f  design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/gen_ram[21].ram/mem_reg_i_30__6/O
                         net (fo=1, routed)           0.000     9.497    design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/gen_ram[21].ram/mem_reg_i_30__6_n_0
    SLICE_X33Y65         MUXF7 (Prop_muxf7_I0_O)      0.238     9.735 f  design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/gen_ram[21].ram/mem_reg_i_19__13/O
                         net (fo=2, routed)           0.644    10.379    design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/gen_ram[5].ram/slv_reg2_reg[0]_3
    SLICE_X33Y61         LUT5 (Prop_lut5_I4_O)        0.298    10.677 r  design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/gen_ram[5].ram/mem_reg_i_10__27/O
                         net (fo=1, routed)           0.593    11.270    design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/gen_ram[5].ram/mem_reg_i_10__27_n_0
    RAMB18_X2Y23         RAMB18E1                                     r  design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/gen_ram[5].ram/mem_reg/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1180, routed)        1.520    12.699    design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/gen_ram[5].ram/s00_axi_aclk
    RAMB18_X2Y23         RAMB18E1                                     r  design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/gen_ram[5].ram/mem_reg/CLKARDCLK
                         clock pessimism              0.129    12.828    
                         clock uncertainty           -0.154    12.674    
    RAMB18_X2Y23         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[4])
                                                     -0.737    11.937    design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/gen_ram[5].ram/mem_reg
  -------------------------------------------------------------------
                         required time                         11.937    
                         arrival time                         -11.270    
  -------------------------------------------------------------------
                         slack                                  0.667    

Slack (MET) :             0.678ns  (required time - arrival time)
  Source:                 design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/slv_reg2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/slv_reg6_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.976ns  (logic 2.891ns (32.207%)  route 6.085ns (67.793%))
  Logic Levels:           9  (CARRY4=3 LUT1=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.648ns = ( 12.648 - 10.000 ) 
    Source Clock Delay      (SCD):    2.997ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1180, routed)        1.703     2.997    design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X81Y76         FDRE                                         r  design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/slv_reg2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y76         FDRE (Prop_fdre_C_Q)         0.456     3.453 r  design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/slv_reg2_reg[0]/Q
                         net (fo=4, routed)           0.879     4.332    design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/slv_reg2[0]
    SLICE_X80Y76         LUT4 (Prop_lut4_I2_O)        0.124     4.456 r  design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/mem_reg_i_28/O
                         net (fo=1, routed)           0.000     4.456    design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/mem_reg_i_28_n_0
    SLICE_X80Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.988 r  design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/mem_reg_i_19/CO[3]
                         net (fo=1, routed)           0.000     4.988    design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/mem_reg_i_19_n_0
    SLICE_X80Y77         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.145 f  design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/mem_reg_i_17__0/CO[1]
                         net (fo=6, routed)           0.631     5.776    design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/gen_ram[31].ram/CO[0]
    SLICE_X80Y78         LUT1 (Prop_lut1_I0_O)        0.355     6.131 r  design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/gen_ram[31].ram/mem_reg_i_35/O
                         net (fo=1, routed)           0.000     6.131    design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/gen_ram[31].ram/mem_reg_i_35_n_0
    SLICE_X80Y78         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.364     6.495 r  design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/gen_ram[31].ram/mem_reg_i_18__0/O[1]
                         net (fo=793, routed)         2.115     8.610    design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/gen_ram[21].ram/O[1]
    SLICE_X34Y67         LUT6 (Prop_lut6_I2_O)        0.303     8.913 r  design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/gen_ram[21].ram/slv_reg5[17]_i_10/O
                         net (fo=2, routed)           1.257    10.170    design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/gen_ram[17].ram/mem_reg_1
    SLICE_X36Y80         LUT4 (Prop_lut4_I3_O)        0.148    10.318 r  design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/gen_ram[17].ram/slv_reg6[17]_i_4/O
                         net (fo=2, routed)           0.624    10.942    design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/gen_ram[25].ram/mem_reg_11
    SLICE_X47Y82         LUT6 (Prop_lut6_I5_O)        0.328    11.270 r  design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/gen_ram[25].ram/slv_reg6[17]_i_2/O
                         net (fo=2, routed)           0.580    11.849    design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/gen_ram[25].ram/slv_reg6_reg[17]
    SLICE_X48Y82         LUT5 (Prop_lut5_I1_O)        0.124    11.973 r  design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/gen_ram[25].ram/slv_reg6[17]_i_1/O
                         net (fo=1, routed)           0.000    11.973    design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram_n_51
    SLICE_X48Y82         FDRE                                         r  design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/slv_reg6_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1180, routed)        1.469    12.648    design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X48Y82         FDRE                                         r  design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/slv_reg6_reg[17]/C
                         clock pessimism              0.129    12.777    
                         clock uncertainty           -0.154    12.623    
    SLICE_X48Y82         FDRE (Setup_fdre_C_D)        0.029    12.652    design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/slv_reg6_reg[17]
  -------------------------------------------------------------------
                         required time                         12.652    
                         arrival time                         -11.973    
  -------------------------------------------------------------------
                         slack                                  0.678    

Slack (MET) :             0.713ns  (required time - arrival time)
  Source:                 design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/slv_reg2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/gen_ram[17].ram/mem_reg/DIADI[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.221ns  (logic 2.980ns (36.247%)  route 5.241ns (63.753%))
  Logic Levels:           8  (CARRY4=3 LUT1=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 12.693 - 10.000 ) 
    Source Clock Delay      (SCD):    2.997ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1180, routed)        1.703     2.997    design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X81Y76         FDRE                                         r  design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/slv_reg2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y76         FDRE (Prop_fdre_C_Q)         0.456     3.453 r  design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/slv_reg2_reg[0]/Q
                         net (fo=4, routed)           0.879     4.332    design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/slv_reg2[0]
    SLICE_X80Y76         LUT4 (Prop_lut4_I2_O)        0.124     4.456 r  design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/mem_reg_i_28/O
                         net (fo=1, routed)           0.000     4.456    design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/mem_reg_i_28_n_0
    SLICE_X80Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.988 r  design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/mem_reg_i_19/CO[3]
                         net (fo=1, routed)           0.000     4.988    design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/mem_reg_i_19_n_0
    SLICE_X80Y77         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.145 f  design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/mem_reg_i_17__0/CO[1]
                         net (fo=6, routed)           0.631     5.776    design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/gen_ram[31].ram/CO[0]
    SLICE_X80Y78         LUT1 (Prop_lut1_I0_O)        0.355     6.131 r  design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/gen_ram[31].ram/mem_reg_i_35/O
                         net (fo=1, routed)           0.000     6.131    design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/gen_ram[31].ram/mem_reg_i_35_n_0
    SLICE_X80Y78         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.572     6.703 r  design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/gen_ram[31].ram/mem_reg_i_18__0/O[3]
                         net (fo=567, routed)         2.085     8.788    design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/gen_ram[17].ram/O[3]
    SLICE_X39Y78         LUT3 (Prop_lut3_I0_O)        0.334     9.122 r  design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/gen_ram[17].ram/mem_reg_i_16__9/O
                         net (fo=16, routed)          0.776     9.897    design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/gen_ram[17].ram/mem_reg_i_16__9_n_0
    SLICE_X33Y80         LUT6 (Prop_lut6_I4_O)        0.326    10.223 f  design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/gen_ram[17].ram/mem_reg_i_18__3/O
                         net (fo=1, routed)           0.433    10.657    design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/gen_ram[17].ram/mem_reg_i_18__3_n_0
    SLICE_X33Y80         LUT6 (Prop_lut6_I5_O)        0.124    10.781 r  design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/gen_ram[17].ram/mem_reg_i_7__13/O
                         net (fo=1, routed)           0.438    11.218    design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/gen_ram[17].ram/p_wr_data1[17]_108[7]
    RAMB18_X2Y32         RAMB18E1                                     r  design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/gen_ram[17].ram/mem_reg/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1180, routed)        1.514    12.693    design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/gen_ram[17].ram/s00_axi_aclk
    RAMB18_X2Y32         RAMB18E1                                     r  design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/gen_ram[17].ram/mem_reg/CLKARDCLK
                         clock pessimism              0.129    12.822    
                         clock uncertainty           -0.154    12.668    
    RAMB18_X2Y32         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[7])
                                                     -0.737    11.931    design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/gen_ram[17].ram/mem_reg
  -------------------------------------------------------------------
                         required time                         11.931    
                         arrival time                         -11.218    
  -------------------------------------------------------------------
                         slack                                  0.713    

Slack (MET) :             0.724ns  (required time - arrival time)
  Source:                 design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/slv_reg2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/gen_ram[5].ram/mem_reg/DIADI[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.216ns  (logic 3.013ns (36.671%)  route 5.203ns (63.329%))
  Logic Levels:           8  (CARRY4=3 LUT1=1 LUT4=1 LUT5=2 MUXF7=1)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns = ( 12.699 - 10.000 ) 
    Source Clock Delay      (SCD):    2.997ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1180, routed)        1.703     2.997    design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X81Y76         FDRE                                         r  design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/slv_reg2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y76         FDRE (Prop_fdre_C_Q)         0.456     3.453 r  design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/slv_reg2_reg[0]/Q
                         net (fo=4, routed)           0.879     4.332    design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/slv_reg2[0]
    SLICE_X80Y76         LUT4 (Prop_lut4_I2_O)        0.124     4.456 r  design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/mem_reg_i_28/O
                         net (fo=1, routed)           0.000     4.456    design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/mem_reg_i_28_n_0
    SLICE_X80Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.988 r  design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/mem_reg_i_19/CO[3]
                         net (fo=1, routed)           0.000     4.988    design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/mem_reg_i_19_n_0
    SLICE_X80Y77         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.145 f  design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/mem_reg_i_17__0/CO[1]
                         net (fo=6, routed)           0.631     5.776    design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/gen_ram[31].ram/CO[0]
    SLICE_X80Y78         LUT1 (Prop_lut1_I0_O)        0.355     6.131 r  design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/gen_ram[31].ram/mem_reg_i_35/O
                         net (fo=1, routed)           0.000     6.131    design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/gen_ram[31].ram/mem_reg_i_35_n_0
    SLICE_X80Y78         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.572     6.703 f  design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/gen_ram[31].ram/mem_reg_i_18__0/O[3]
                         net (fo=567, routed)         2.355     9.058    design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/gen_ram[21].ram/O[3]
    SLICE_X34Y66         LUT5 (Prop_lut5_I1_O)        0.306     9.364 f  design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/gen_ram[21].ram/mem_reg_i_39__0/O
                         net (fo=1, routed)           0.000     9.364    design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/gen_ram[21].ram/mem_reg_i_39__0_n_0
    SLICE_X34Y66         MUXF7 (Prop_muxf7_I1_O)      0.214     9.578 f  design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/gen_ram[21].ram/mem_reg_i_23__12/O
                         net (fo=2, routed)           0.520    10.098    design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/gen_ram[5].ram/slv_reg2_reg[0]_7
    SLICE_X33Y60         LUT5 (Prop_lut5_I4_O)        0.297    10.395 r  design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/gen_ram[5].ram/mem_reg_i_14__25/O
                         net (fo=1, routed)           0.818    11.213    design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/gen_ram[5].ram/mem_reg_i_14__25_n_0
    RAMB18_X2Y23         RAMB18E1                                     r  design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/gen_ram[5].ram/mem_reg/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1180, routed)        1.520    12.699    design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/gen_ram[5].ram/s00_axi_aclk
    RAMB18_X2Y23         RAMB18E1                                     r  design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/gen_ram[5].ram/mem_reg/CLKARDCLK
                         clock pessimism              0.129    12.828    
                         clock uncertainty           -0.154    12.674    
    RAMB18_X2Y23         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[0])
                                                     -0.737    11.937    design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/gen_ram[5].ram/mem_reg
  -------------------------------------------------------------------
                         required time                         11.937    
                         arrival time                         -11.213    
  -------------------------------------------------------------------
                         slack                                  0.724    

Slack (MET) :             0.743ns  (required time - arrival time)
  Source:                 design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/slv_reg2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/gen_ram[5].ram/mem_reg/DIADI[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.197ns  (logic 3.018ns (36.819%)  route 5.179ns (63.181%))
  Logic Levels:           8  (CARRY4=3 LUT1=1 LUT4=1 LUT5=2 MUXF7=1)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns = ( 12.699 - 10.000 ) 
    Source Clock Delay      (SCD):    2.997ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1180, routed)        1.703     2.997    design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X81Y76         FDRE                                         r  design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/slv_reg2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y76         FDRE (Prop_fdre_C_Q)         0.456     3.453 r  design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/slv_reg2_reg[0]/Q
                         net (fo=4, routed)           0.879     4.332    design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/slv_reg2[0]
    SLICE_X80Y76         LUT4 (Prop_lut4_I2_O)        0.124     4.456 r  design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/mem_reg_i_28/O
                         net (fo=1, routed)           0.000     4.456    design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/mem_reg_i_28_n_0
    SLICE_X80Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.988 r  design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/mem_reg_i_19/CO[3]
                         net (fo=1, routed)           0.000     4.988    design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/mem_reg_i_19_n_0
    SLICE_X80Y77         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.145 f  design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/mem_reg_i_17__0/CO[1]
                         net (fo=6, routed)           0.631     5.776    design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/gen_ram[31].ram/CO[0]
    SLICE_X80Y78         LUT1 (Prop_lut1_I0_O)        0.355     6.131 r  design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/gen_ram[31].ram/mem_reg_i_35/O
                         net (fo=1, routed)           0.000     6.131    design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/gen_ram[31].ram/mem_reg_i_35_n_0
    SLICE_X80Y78         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.572     6.703 f  design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/gen_ram[31].ram/mem_reg_i_18__0/O[3]
                         net (fo=567, routed)         2.590     9.293    design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/gen_ram[21].ram/O[3]
    SLICE_X35Y65         LUT5 (Prop_lut5_I1_O)        0.306     9.599 f  design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/gen_ram[21].ram/mem_reg_i_27__9/O
                         net (fo=1, routed)           0.000     9.599    design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/gen_ram[21].ram/mem_reg_i_27__9_n_0
    SLICE_X35Y65         MUXF7 (Prop_muxf7_I1_O)      0.217     9.816 f  design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/gen_ram[21].ram/mem_reg_i_17__13/O
                         net (fo=2, routed)           0.628    10.444    design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/gen_ram[5].ram/slv_reg2_reg[0]_1
    SLICE_X32Y61         LUT5 (Prop_lut5_I4_O)        0.299    10.743 r  design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/gen_ram[5].ram/mem_reg_i_8__27/O
                         net (fo=1, routed)           0.451    11.194    design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/gen_ram[5].ram/mem_reg_i_8__27_n_0
    RAMB18_X2Y23         RAMB18E1                                     r  design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/gen_ram[5].ram/mem_reg/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1180, routed)        1.520    12.699    design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/gen_ram[5].ram/s00_axi_aclk
    RAMB18_X2Y23         RAMB18E1                                     r  design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/gen_ram[5].ram/mem_reg/CLKARDCLK
                         clock pessimism              0.129    12.828    
                         clock uncertainty           -0.154    12.674    
    RAMB18_X2Y23         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[6])
                                                     -0.737    11.937    design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/gen_ram[5].ram/mem_reg
  -------------------------------------------------------------------
                         required time                         11.937    
                         arrival time                         -11.194    
  -------------------------------------------------------------------
                         slack                                  0.743    

Slack (MET) :             0.755ns  (required time - arrival time)
  Source:                 design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/slv_reg2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/gen_ram[2].ram/mem_reg/DIADI[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.176ns  (logic 2.735ns (33.452%)  route 5.441ns (66.548%))
  Logic Levels:           8  (CARRY4=3 LUT1=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.690ns = ( 12.690 - 10.000 ) 
    Source Clock Delay      (SCD):    2.997ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1180, routed)        1.703     2.997    design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X81Y76         FDRE                                         r  design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/slv_reg2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y76         FDRE (Prop_fdre_C_Q)         0.456     3.453 r  design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/slv_reg2_reg[0]/Q
                         net (fo=4, routed)           0.879     4.332    design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/slv_reg2[0]
    SLICE_X80Y76         LUT4 (Prop_lut4_I2_O)        0.124     4.456 r  design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/mem_reg_i_28/O
                         net (fo=1, routed)           0.000     4.456    design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/mem_reg_i_28_n_0
    SLICE_X80Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.988 r  design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/mem_reg_i_19/CO[3]
                         net (fo=1, routed)           0.000     4.988    design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/mem_reg_i_19_n_0
    SLICE_X80Y77         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.145 f  design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/mem_reg_i_17__0/CO[1]
                         net (fo=6, routed)           0.631     5.776    design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/gen_ram[31].ram/CO[0]
    SLICE_X80Y78         LUT1 (Prop_lut1_I0_O)        0.355     6.131 r  design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/gen_ram[31].ram/mem_reg_i_35/O
                         net (fo=1, routed)           0.000     6.131    design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/gen_ram[31].ram/mem_reg_i_35_n_0
    SLICE_X80Y78         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.364     6.495 r  design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/gen_ram[31].ram/mem_reg_i_18__0/O[1]
                         net (fo=793, routed)         1.624     8.119    design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/gen_ram[30].ram/slv_reg2_reg[0][1]
    SLICE_X53Y68         LUT3 (Prop_lut3_I1_O)        0.297     8.416 r  design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/gen_ram[30].ram/mem_reg_i_25__9/O
                         net (fo=3, routed)           0.550     8.966    design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/gen_ram[10].ram/slv_reg4_reg[0]
    SLICE_X54Y69         LUT6 (Prop_lut6_I0_O)        0.326     9.292 r  design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/gen_ram[10].ram/mem_reg_i_24__5/O
                         net (fo=4, routed)           1.127    10.419    design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/gen_ram[2].ram/slv_reg4_reg[8]
    SLICE_X32Y69         LUT6 (Prop_lut6_I0_O)        0.124    10.543 r  design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/gen_ram[2].ram/mem_reg_i_14__22/O
                         net (fo=1, routed)           0.630    11.173    design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/gen_ram[2].ram/p_wr_data1[2]_114[0]
    RAMB18_X2Y27         RAMB18E1                                     r  design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/gen_ram[2].ram/mem_reg/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1180, routed)        1.511    12.690    design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/gen_ram[2].ram/s00_axi_aclk
    RAMB18_X2Y27         RAMB18E1                                     r  design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/gen_ram[2].ram/mem_reg/CLKARDCLK
                         clock pessimism              0.129    12.819    
                         clock uncertainty           -0.154    12.665    
    RAMB18_X2Y27         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[0])
                                                     -0.737    11.928    design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/gen_ram[2].ram/mem_reg
  -------------------------------------------------------------------
                         required time                         11.928    
                         arrival time                         -11.173    
  -------------------------------------------------------------------
                         slack                                  0.755    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[8]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.263%)  route 0.129ns (47.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.224ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.251ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1180, routed)        0.656     0.992    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/aclk
    SLICE_X27Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y100        FDRE (Prop_fdre_C_Q)         0.141     1.133 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[10]/Q
                         net (fo=1, routed)           0.129     1.262    design_1_i/processing_system7_0/inst/M_AXI_GP0_BID[8]
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1180, routed)        0.885     1.251    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.035     1.216    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[8])
                                                      0.000     1.216    design_1_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.216    
                         arrival time                           1.262    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[9]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.263%)  route 0.129ns (47.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.224ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.251ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1180, routed)        0.656     0.992    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/aclk
    SLICE_X27Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y100        FDRE (Prop_fdre_C_Q)         0.141     1.133 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[11]/Q
                         net (fo=1, routed)           0.129     1.262    design_1_i/processing_system7_0/inst/M_AXI_GP0_BID[9]
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1180, routed)        0.885     1.251    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.035     1.216    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[9])
                                                      0.000     1.216    design_1_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.216    
                         arrival time                           1.262    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/rst_ps7_0_100M/U0/SEQ/Core_reg/S
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.164ns (40.247%)  route 0.243ns (59.753%))
  Logic Levels:           0  
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.278ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1180, routed)        0.557     0.893    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X36Y99         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y99         FDRE (Prop_fdre_C_Q)         0.164     1.057 r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_int_reg/Q
                         net (fo=4, routed)           0.243     1.300    design_1_i/rst_ps7_0_100M/U0/SEQ/lpf_int
    SLICE_X32Y100        FDSE                                         r  design_1_i/rst_ps7_0_100M/U0/SEQ/Core_reg/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1180, routed)        0.912     1.278    design_1_i/rst_ps7_0_100M/U0/SEQ/slowest_sync_clk
    SLICE_X32Y100        FDSE                                         r  design_1_i/rst_ps7_0_100M/U0/SEQ/Core_reg/C
                         clock pessimism             -0.035     1.243    
    SLICE_X32Y100        FDSE (Hold_fdse_C_S)         0.009     1.252    design_1_i/rst_ps7_0_100M/U0/SEQ/Core_reg
  -------------------------------------------------------------------
                         required time                         -1.252    
                         arrival time                           1.300    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/rst_ps7_0_100M/U0/SEQ/from_sys_reg/S
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.164ns (40.247%)  route 0.243ns (59.753%))
  Logic Levels:           0  
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.278ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1180, routed)        0.557     0.893    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X36Y99         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y99         FDRE (Prop_fdre_C_Q)         0.164     1.057 r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_int_reg/Q
                         net (fo=4, routed)           0.243     1.300    design_1_i/rst_ps7_0_100M/U0/SEQ/lpf_int
    SLICE_X32Y100        FDSE                                         r  design_1_i/rst_ps7_0_100M/U0/SEQ/from_sys_reg/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1180, routed)        0.912     1.278    design_1_i/rst_ps7_0_100M/U0/SEQ/slowest_sync_clk
    SLICE_X32Y100        FDSE                                         r  design_1_i/rst_ps7_0_100M/U0/SEQ/from_sys_reg/C
                         clock pessimism             -0.035     1.243    
    SLICE_X32Y100        FDSE (Hold_fdse_C_S)         0.009     1.252    design_1_i/rst_ps7_0_100M/U0/SEQ/from_sys_reg
  -------------------------------------------------------------------
                         required time                         -1.252    
                         arrival time                           1.300    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/slv_reg3_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/axi_rdata_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.453ns  (logic 0.303ns (66.819%)  route 0.150ns (33.181%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1180, routed)        0.548     0.884    design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X50Y85         FDRE                                         r  design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/slv_reg3_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y85         FDRE (Prop_fdre_C_Q)         0.164     1.048 r  design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/slv_reg3_reg[23]/Q
                         net (fo=1, routed)           0.150     1.198    design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/slv_reg3__0[23]
    SLICE_X49Y85         LUT6 (Prop_lut6_I0_O)        0.045     1.243 r  design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/axi_rdata[23]_i_4/O
                         net (fo=1, routed)           0.000     1.243    design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/axi_rdata[23]_i_4_n_0
    SLICE_X49Y85         MUXF7 (Prop_muxf7_I0_O)      0.071     1.314 r  design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/axi_rdata_reg[23]_i_2/O
                         net (fo=1, routed)           0.000     1.314    design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/axi_rdata_reg[23]_i_2_n_0
    SLICE_X49Y85         MUXF8 (Prop_muxf8_I0_O)      0.023     1.337 r  design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/axi_rdata_reg[23]_i_1/O
                         net (fo=1, routed)           0.000     1.337    design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/reg_data_out[23]
    SLICE_X49Y85         FDRE                                         r  design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/axi_rdata_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1180, routed)        0.819     1.185    design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X49Y85         FDRE                                         r  design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/axi_rdata_reg[23]/C
                         clock pessimism             -0.035     1.150    
    SLICE_X49Y85         FDRE (Hold_fdre_C_D)         0.105     1.255    design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/axi_rdata_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.255    
                         arrival time                           1.337    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.128ns (51.940%)  route 0.118ns (48.060%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.296ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1180, routed)        0.659     0.995    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X28Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y100        FDRE (Prop_fdre_C_Q)         0.128     1.123 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]/Q
                         net (fo=1, routed)           0.118     1.241    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[15]
    SLICE_X26Y100        SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1180, routed)        0.930     1.296    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X26Y100        SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/CLK
                         clock pessimism             -0.268     1.028    
    SLICE_X26Y100        SRL16E (Hold_srl16e_CLK_D)
                                                      0.130     1.158    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4
  -------------------------------------------------------------------
                         required time                         -1.158    
                         arrival time                           1.241    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/axi_rdata_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.141ns (29.677%)  route 0.334ns (70.323%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.187ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1180, routed)        0.548     0.884    design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X51Y86         FDRE                                         r  design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/axi_rdata_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y86         FDRE (Prop_fdre_C_Q)         0.141     1.025 r  design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/axi_rdata_reg[21]/Q
                         net (fo=1, routed)           0.334     1.359    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[21]
    SLICE_X34Y87         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1180, routed)        0.821     1.187    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y87         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32/CLK
                         clock pessimism             -0.035     1.152    
    SLICE_X34Y87         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.115     1.267    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32
  -------------------------------------------------------------------
                         required time                         -1.267    
                         arrival time                           1.359    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][3]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.141ns (47.458%)  route 0.156ns (52.542%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.910ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1180, routed)        0.574     0.910    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X29Y89         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y89         FDRE (Prop_fdre_C_Q)         0.141     1.051 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[2]/Q
                         net (fo=1, routed)           0.156     1.207    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[3]
    SLICE_X30Y91         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][3]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1180, routed)        0.843     1.209    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X30Y91         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][3]_srl32/CLK
                         clock pessimism             -0.282     0.927    
    SLICE_X30Y91         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.110    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][3]_srl32
  -------------------------------------------------------------------
                         required time                         -1.110    
                         arrival time                           1.207    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/slv_reg15_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/axi_rdata_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.467ns  (logic 0.270ns (57.764%)  route 0.197ns (42.236%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.181ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1180, routed)        0.551     0.887    design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X49Y86         FDRE                                         r  design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/slv_reg15_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y86         FDRE (Prop_fdre_C_Q)         0.141     1.028 r  design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/slv_reg15_reg[21]/Q
                         net (fo=1, routed)           0.197     1.225    design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/slv_reg15[21]
    SLICE_X51Y86         LUT6 (Prop_lut6_I0_O)        0.045     1.270 r  design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/axi_rdata[21]_i_7/O
                         net (fo=1, routed)           0.000     1.270    design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/axi_rdata[21]_i_7_n_0
    SLICE_X51Y86         MUXF7 (Prop_muxf7_I1_O)      0.065     1.335 r  design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/axi_rdata_reg[21]_i_3/O
                         net (fo=1, routed)           0.000     1.335    design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/axi_rdata_reg[21]_i_3_n_0
    SLICE_X51Y86         MUXF8 (Prop_muxf8_I1_O)      0.019     1.354 r  design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/axi_rdata_reg[21]_i_1/O
                         net (fo=1, routed)           0.000     1.354    design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/reg_data_out[21]
    SLICE_X51Y86         FDRE                                         r  design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/axi_rdata_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1180, routed)        0.815     1.181    design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X51Y86         FDRE                                         r  design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/axi_rdata_reg[21]/C
                         clock pessimism             -0.035     1.146    
    SLICE_X51Y86         FDRE (Hold_fdre_C_D)         0.105     1.251    design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/axi_rdata_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.251    
                         arrival time                           1.354    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[57]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.164ns (48.131%)  route 0.177ns (51.869%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1180, routed)        0.656     0.992    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/aclk
    SLICE_X26Y101        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[57]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y101        FDRE (Prop_fdre_C_Q)         0.164     1.156 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[57]/Q
                         net (fo=1, routed)           0.177     1.333    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/m_payload_i_reg[61][26]
    SLICE_X26Y99         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1180, routed)        0.844     1.210    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X26Y99         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/C
                         clock pessimism             -0.035     1.175    
    SLICE_X26Y99         FDRE (Hold_fdre_C_D)         0.053     1.228    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.228    
                         arrival time                           1.333    
  -------------------------------------------------------------------
                         slack                                  0.105    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X3Y31   design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/gen_ram[24].ram/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X3Y29   design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/gen_ram[27].ram/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X3Y29   design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/gen_ram[27].ram/mem_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X3Y31   design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/gen_ram[24].ram/mem_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y27   design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/gen_ram[2].ram/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y27   design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/gen_ram[2].ram/mem_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X3Y26   design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/gen_ram[14].ram/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X3Y26   design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/gen_ram[14].ram/mem_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y29   design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/gen_ram[18].ram/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y29   design_1_i/data_provider_0/inst/data_provider_v1_0_S00_AXI_inst/ram/gen_ram[18].ram/mem_reg/CLKBWRCLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X30Y99   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X26Y98   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][10]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X26Y98   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X26Y100  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X26Y100  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][13]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X26Y100  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][14]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X26Y100  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X26Y100  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][16]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X26Y100  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][17]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X26Y100  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][18]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X30Y100  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][0]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X30Y100  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][1]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X38Y99   design_1_i/rst_ps7_0_100M/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y84   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y83   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y83   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y83   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y84   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y84   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X30Y88   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32/CLK



