\hypertarget{group__uart__hal}{}\section{Uart\+\_\+hal}
\label{group__uart__hal}\index{Uart\+\_\+hal@{Uart\+\_\+hal}}
\subsection*{Files}
\begin{DoxyCompactItemize}
\item 
file \hyperlink{fsl__uart__hal_8h}{fsl\+\_\+uart\+\_\+hal.\+h}
\end{DoxyCompactItemize}
\subsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define {\bfseries U\+A\+R\+T\+\_\+\+S\+H\+I\+FT}~(8\+U)\hypertarget{group__uart__hal_gad83d258837467b9702bc42da97566ef1}{}\label{group__uart__hal_gad83d258837467b9702bc42da97566ef1}

\end{DoxyCompactItemize}
\subsection*{Typedefs}
\begin{DoxyCompactItemize}
\item 
typedef enum \hyperlink{group__uart__hal_gacef40dc8e8ac174bfe40ebcbc980f84b}{\+\_\+uart\+\_\+status} \hyperlink{group__uart__hal_ga90effa380d181d660c1bb449977e1535}{uart\+\_\+status\+\_\+t}\hypertarget{group__uart__hal_ga90effa380d181d660c1bb449977e1535}{}\label{group__uart__hal_ga90effa380d181d660c1bb449977e1535}

\begin{DoxyCompactList}\small\item\em Error codes for the U\+A\+RT driver. \end{DoxyCompactList}\item 
typedef enum \hyperlink{group__uart__hal_ga3c656a4365cab1185398ff953272091e}{\+\_\+uart\+\_\+stop\+\_\+bit\+\_\+count} \hyperlink{group__uart__hal_ga1df1fcb3fcd2d2db0b7ea0189fd94554}{uart\+\_\+stop\+\_\+bit\+\_\+count\+\_\+t}
\begin{DoxyCompactList}\small\item\em U\+A\+RT number of stop bits. \end{DoxyCompactList}\item 
typedef enum \hyperlink{group__uart__hal_gadf9f66755acc340eab030e1a48e35e10}{\+\_\+uart\+\_\+parity\+\_\+mode} \hyperlink{group__uart__hal_ga3d74bf70252b21a0dd19d61587ed320c}{uart\+\_\+parity\+\_\+mode\+\_\+t}
\begin{DoxyCompactList}\small\item\em U\+A\+RT parity mode. \end{DoxyCompactList}\item 
typedef enum \hyperlink{group__uart__hal_ga09ceaf514baf3352c6c4a78155cbfd9d}{\+\_\+uart\+\_\+bit\+\_\+count\+\_\+per\+\_\+char} \hyperlink{group__uart__hal_gac4809775c7544386cbc25fcd06f695a2}{uart\+\_\+bit\+\_\+count\+\_\+per\+\_\+char\+\_\+t}
\begin{DoxyCompactList}\small\item\em U\+A\+RT number of bits in a character. \end{DoxyCompactList}\item 
typedef enum \hyperlink{group__uart__hal_ga6691a4a7f6d91eab489a02a8d8acbec9}{\+\_\+uart\+\_\+operation\+\_\+config} \hyperlink{group__uart__hal_ga82fb646c93dcafcd9a096c816ae3d376}{uart\+\_\+operation\+\_\+config\+\_\+t}
\begin{DoxyCompactList}\small\item\em U\+A\+RT operation configuration constants. \end{DoxyCompactList}\item 
typedef enum \hyperlink{group__uart__hal_gae84554e8367780b93162f4c3a3c46082}{\+\_\+uart\+\_\+receiver\+\_\+source} \hyperlink{group__uart__hal_ga39d3d0a8736e6a806cb474a4f9f13876}{uart\+\_\+receiver\+\_\+source\+\_\+t}\hypertarget{group__uart__hal_ga39d3d0a8736e6a806cb474a4f9f13876}{}\label{group__uart__hal_ga39d3d0a8736e6a806cb474a4f9f13876}

\begin{DoxyCompactList}\small\item\em U\+A\+RT receiver source select mode. \end{DoxyCompactList}\item 
typedef enum \hyperlink{group__uart__hal_gac4479526dd3c0c5406e7c553e2c797d5}{\+\_\+uart\+\_\+wakeup\+\_\+method} \hyperlink{group__uart__hal_ga6aa156a75707a0cd36921c54080e2726}{uart\+\_\+wakeup\+\_\+method\+\_\+t}
\begin{DoxyCompactList}\small\item\em U\+A\+RT wakeup from standby method constants. \end{DoxyCompactList}\item 
typedef enum \hyperlink{group__uart__hal_gafcbb35202aa124845649edb0607d994d}{\+\_\+uart\+\_\+idle\+\_\+line\+\_\+select} \hyperlink{group__uart__hal_ga9082a7f856054fd3a754ec115f91ac6b}{uart\+\_\+idle\+\_\+line\+\_\+select\+\_\+t}
\begin{DoxyCompactList}\small\item\em U\+A\+RT idle-\/line detect selection types. \end{DoxyCompactList}\item 
typedef enum \hyperlink{group__uart__hal_gafc836c7460339592ca74ec409835dabb}{\+\_\+uart\+\_\+break\+\_\+char\+\_\+length} \hyperlink{group__uart__hal_ga8a5d7a3ed1043bb5a67f1b5d3e9d6453}{uart\+\_\+break\+\_\+char\+\_\+length\+\_\+t}
\begin{DoxyCompactList}\small\item\em U\+A\+RT break character length settings for transmit/detect. \end{DoxyCompactList}\item 
typedef enum \hyperlink{group__uart__hal_ga18cefb04a659432f96e2166b2205765a}{\+\_\+uart\+\_\+singlewire\+\_\+txdir} \hyperlink{group__uart__hal_ga5a158787a6da225f49f2372634b670c6}{uart\+\_\+singlewire\+\_\+txdir\+\_\+t}
\begin{DoxyCompactList}\small\item\em U\+A\+RT single-\/wire mode transmit direction. \end{DoxyCompactList}\item 
typedef enum \hyperlink{group__uart__hal_ga9bf0284b094edf04f6b91db68f20ed7d}{\+\_\+uart\+\_\+ir\+\_\+tx\+\_\+pulsewidth} \hyperlink{group__uart__hal_ga07f48dd4b36c6a6e57138108697fbbd9}{uart\+\_\+ir\+\_\+tx\+\_\+pulsewidth\+\_\+t}
\begin{DoxyCompactList}\small\item\em U\+A\+RT infrared transmitter pulse width options. \end{DoxyCompactList}\item 
typedef enum \hyperlink{group__uart__hal_gaa4ec9f908b1b8e958c99ddff14373882}{\+\_\+uart\+\_\+status\+\_\+flag} \hyperlink{group__uart__hal_gab5a3fa1c858501bdf99d5f46bdb18672}{uart\+\_\+status\+\_\+flag\+\_\+t}
\begin{DoxyCompactList}\small\item\em U\+A\+RT status flags. \end{DoxyCompactList}\item 
typedef enum \hyperlink{group__uart__hal_ga0241bd5ddb8629625e7facd8da941fd9}{\+\_\+uart\+\_\+interrupt} \hyperlink{group__uart__hal_ga8e2791d1785e2c0036663b1e1be51a14}{uart\+\_\+interrupt\+\_\+t}
\begin{DoxyCompactList}\small\item\em U\+A\+RT interrupt configuration structure, default settings are 0 (disabled). \end{DoxyCompactList}\end{DoxyCompactItemize}
\subsection*{Enumerations}
\begin{DoxyCompactItemize}
\item 
enum \hyperlink{group__uart__hal_gacef40dc8e8ac174bfe40ebcbc980f84b}{\+\_\+uart\+\_\+status} \{ \\*
{\bfseries k\+Status\+\_\+\+U\+A\+R\+T\+\_\+\+Success} = 0x0U, 
{\bfseries k\+Status\+\_\+\+U\+A\+R\+T\+\_\+\+Baud\+Rate\+Calculation\+Error} = 0x1U, 
{\bfseries k\+Status\+\_\+\+U\+A\+R\+T\+\_\+\+Rx\+Standby\+Mode\+Error} = 0x2U, 
{\bfseries k\+Status\+\_\+\+U\+A\+R\+T\+\_\+\+Clear\+Status\+Flag\+Error} = 0x3U, 
\\*
{\bfseries k\+Status\+\_\+\+U\+A\+R\+T\+\_\+\+Tx\+Not\+Disabled} = 0x4U, 
{\bfseries k\+Status\+\_\+\+U\+A\+R\+T\+\_\+\+Rx\+Not\+Disabled} = 0x5U, 
{\bfseries k\+Status\+\_\+\+U\+A\+R\+T\+\_\+\+Tx\+Or\+Rx\+Not\+Disabled} = 0x6U, 
{\bfseries k\+Status\+\_\+\+U\+A\+R\+T\+\_\+\+Tx\+Busy} = 0x7U, 
\\*
{\bfseries k\+Status\+\_\+\+U\+A\+R\+T\+\_\+\+Rx\+Busy} = 0x8U, 
{\bfseries k\+Status\+\_\+\+U\+A\+R\+T\+\_\+\+No\+Transmit\+In\+Progress} = 0x9U, 
{\bfseries k\+Status\+\_\+\+U\+A\+R\+T\+\_\+\+No\+Receive\+In\+Progress} = 0x\+AU, 
{\bfseries k\+Status\+\_\+\+U\+A\+R\+T\+\_\+\+Timeout} = 0x\+BU, 
\\*
{\bfseries k\+Status\+\_\+\+U\+A\+R\+T\+\_\+\+Initialized} = 0x\+CU, 
{\bfseries k\+Status\+\_\+\+U\+A\+R\+T\+\_\+\+Rx\+Call\+Back\+End} = 0x\+DU
 \}\hypertarget{group__uart__hal_gacef40dc8e8ac174bfe40ebcbc980f84b}{}\label{group__uart__hal_gacef40dc8e8ac174bfe40ebcbc980f84b}
\begin{DoxyCompactList}\small\item\em Error codes for the U\+A\+RT driver. \end{DoxyCompactList}
\item 
enum \hyperlink{group__uart__hal_ga3c656a4365cab1185398ff953272091e}{\+\_\+uart\+\_\+stop\+\_\+bit\+\_\+count} \{ \hyperlink{group__uart__hal_gga3c656a4365cab1185398ff953272091ea792ceeb3ebaaf5b2529423fe8e178d44}{k\+Uart\+One\+Stop\+Bit} = 0U, 
\hyperlink{group__uart__hal_gga3c656a4365cab1185398ff953272091ea27898a03ccf45fe91fddfff83be60cea}{k\+Uart\+Two\+Stop\+Bit} = 1U
 \}\begin{DoxyCompactList}\small\item\em U\+A\+RT number of stop bits. \end{DoxyCompactList}
\item 
enum \hyperlink{group__uart__hal_gadf9f66755acc340eab030e1a48e35e10}{\+\_\+uart\+\_\+parity\+\_\+mode} \{ \hyperlink{group__uart__hal_ggadf9f66755acc340eab030e1a48e35e10aaa442d2224e06b4118463ed49f3768d6}{k\+Uart\+Parity\+Disabled} = 0x0U, 
\hyperlink{group__uart__hal_ggadf9f66755acc340eab030e1a48e35e10a3f5ca507d31e770da03b9ca473b41469}{k\+Uart\+Parity\+Even} = 0x2U, 
\hyperlink{group__uart__hal_ggadf9f66755acc340eab030e1a48e35e10adc98b9d68156ba24739da03a52a0631f}{k\+Uart\+Parity\+Odd} = 0x3U
 \}\begin{DoxyCompactList}\small\item\em U\+A\+RT parity mode. \end{DoxyCompactList}
\item 
enum \hyperlink{group__uart__hal_ga09ceaf514baf3352c6c4a78155cbfd9d}{\+\_\+uart\+\_\+bit\+\_\+count\+\_\+per\+\_\+char} \{ \hyperlink{group__uart__hal_gga09ceaf514baf3352c6c4a78155cbfd9da39a5492922c7775dd7e0ad0cc394d9c7}{k\+Uart8\+Bits\+Per\+Char} = 0U, 
\hyperlink{group__uart__hal_gga09ceaf514baf3352c6c4a78155cbfd9da4c94ddc92496671dcc07f56665c423ab}{k\+Uart9\+Bits\+Per\+Char} = 1U
 \}\begin{DoxyCompactList}\small\item\em U\+A\+RT number of bits in a character. \end{DoxyCompactList}
\item 
enum \hyperlink{group__uart__hal_ga6691a4a7f6d91eab489a02a8d8acbec9}{\+\_\+uart\+\_\+operation\+\_\+config} \{ \hyperlink{group__uart__hal_gga6691a4a7f6d91eab489a02a8d8acbec9a103d89ec75d4d974582f99f43bc64117}{k\+Uart\+Operates} = 0U, 
\hyperlink{group__uart__hal_gga6691a4a7f6d91eab489a02a8d8acbec9a0fa5187cd9ee9f9cde52d2730959d673}{k\+Uart\+Stops} = 1U
 \}\begin{DoxyCompactList}\small\item\em U\+A\+RT operation configuration constants. \end{DoxyCompactList}
\item 
enum \hyperlink{group__uart__hal_gae84554e8367780b93162f4c3a3c46082}{\+\_\+uart\+\_\+receiver\+\_\+source} \{ \hyperlink{group__uart__hal_ggae84554e8367780b93162f4c3a3c46082a4524676c69586c50a07c5eaf4c3c2a99}{k\+Uart\+Loop\+Back} = 0U, 
\hyperlink{group__uart__hal_ggae84554e8367780b93162f4c3a3c46082a15ae5b502a1ec1196b70b8a3fd9476fb}{k\+Uart\+Single\+Wire} = 1U
 \}\begin{DoxyCompactList}\small\item\em U\+A\+RT receiver source select mode. \end{DoxyCompactList}
\item 
enum \hyperlink{group__uart__hal_gac4479526dd3c0c5406e7c553e2c797d5}{\+\_\+uart\+\_\+wakeup\+\_\+method} \{ \hyperlink{group__uart__hal_ggac4479526dd3c0c5406e7c553e2c797d5a09721a9294ef5eadb137e4a0a9744a58}{k\+Uart\+Idle\+Line\+Wake} = 0U, 
\hyperlink{group__uart__hal_ggac4479526dd3c0c5406e7c553e2c797d5a51f8c90fb648dbd7d2f684d46f05975b}{k\+Uart\+Addr\+Mark\+Wake} = 1U
 \}\begin{DoxyCompactList}\small\item\em U\+A\+RT wakeup from standby method constants. \end{DoxyCompactList}
\item 
enum \hyperlink{group__uart__hal_gafcbb35202aa124845649edb0607d994d}{\+\_\+uart\+\_\+idle\+\_\+line\+\_\+select} \{ \hyperlink{group__uart__hal_ggafcbb35202aa124845649edb0607d994daf6156450600a19995b4c47d0b4358d9d}{k\+Uart\+Idle\+Line\+After\+Start\+Bit} = 0U, 
\hyperlink{group__uart__hal_ggafcbb35202aa124845649edb0607d994da564a13c59cf3aa1cbf7322eb1c0930a9}{k\+Uart\+Idle\+Line\+After\+Stop\+Bit} = 1U
 \}\begin{DoxyCompactList}\small\item\em U\+A\+RT idle-\/line detect selection types. \end{DoxyCompactList}
\item 
enum \hyperlink{group__uart__hal_gafc836c7460339592ca74ec409835dabb}{\+\_\+uart\+\_\+break\+\_\+char\+\_\+length} \{ \hyperlink{group__uart__hal_ggafc836c7460339592ca74ec409835dabba00828d8cd2c2715b3a32f704af22c98c}{k\+Uart\+Break\+Char10\+Bit\+Minimum} = 0U, 
\hyperlink{group__uart__hal_ggafc836c7460339592ca74ec409835dabba2b24dc75d0a4ec4945cc3ec466e0c339}{k\+Uart\+Break\+Char13\+Bit\+Minimum} = 1U
 \}\begin{DoxyCompactList}\small\item\em U\+A\+RT break character length settings for transmit/detect. \end{DoxyCompactList}
\item 
enum \hyperlink{group__uart__hal_ga18cefb04a659432f96e2166b2205765a}{\+\_\+uart\+\_\+singlewire\+\_\+txdir} \{ \hyperlink{group__uart__hal_gga18cefb04a659432f96e2166b2205765aa204dcc6ef033e1c99037078bada5621c}{k\+Uart\+Singlewire\+Txdir\+In} = 0U, 
\hyperlink{group__uart__hal_gga18cefb04a659432f96e2166b2205765aa1687332c34852bebdd0f36334a2b2bb3}{k\+Uart\+Singlewire\+Txdir\+Out} = 1U
 \}\begin{DoxyCompactList}\small\item\em U\+A\+RT single-\/wire mode transmit direction. \end{DoxyCompactList}
\item 
enum \hyperlink{group__uart__hal_ga9bf0284b094edf04f6b91db68f20ed7d}{\+\_\+uart\+\_\+ir\+\_\+tx\+\_\+pulsewidth} \{ \hyperlink{group__uart__hal_gga9bf0284b094edf04f6b91db68f20ed7dabc3065fe188c6498365f33b40db32414}{k\+Uart\+Ir\+Three\+Sixteenths\+Width} = 0U, 
\hyperlink{group__uart__hal_gga9bf0284b094edf04f6b91db68f20ed7da4af56197dd644086548f53f873add6c2}{k\+Uart\+Ir\+One\+Sixteenth\+Width} = 1U, 
\hyperlink{group__uart__hal_gga9bf0284b094edf04f6b91db68f20ed7dadd2e9d00bfb3c194fabc51fc0cbb85d4}{k\+Uart\+Ir\+One\+Thirtyseconds\+Width} = 2U, 
\hyperlink{group__uart__hal_gga9bf0284b094edf04f6b91db68f20ed7da43b6f8056ad9cef47393f120e741a590}{k\+Uart\+Ir\+One\+Fourth\+Width} = 3U
 \}\begin{DoxyCompactList}\small\item\em U\+A\+RT infrared transmitter pulse width options. \end{DoxyCompactList}
\item 
enum \hyperlink{group__uart__hal_gaa4ec9f908b1b8e958c99ddff14373882}{\+\_\+uart\+\_\+status\+\_\+flag} \{ \\*
\hyperlink{group__uart__hal_ggaa4ec9f908b1b8e958c99ddff14373882aa64266a26f7484bf13f166f5748f59f1}{k\+Uart\+Tx\+Data\+Reg\+Empty} = 0U $<$$<$ U\+A\+R\+T\+\_\+\+S\+H\+I\+FT $\vert$ B\+P\+\_\+\+U\+A\+R\+T\+\_\+\+S1\+\_\+\+T\+D\+RE, 
\hyperlink{group__uart__hal_ggaa4ec9f908b1b8e958c99ddff14373882a279387cdd7ef50baa10a884958b4167e}{k\+Uart\+Tx\+Complete} = 0U $<$$<$ U\+A\+R\+T\+\_\+\+S\+H\+I\+FT $\vert$ B\+P\+\_\+\+U\+A\+R\+T\+\_\+\+S1\+\_\+\+TC, 
\hyperlink{group__uart__hal_ggaa4ec9f908b1b8e958c99ddff14373882a51209510afba63ec18ff6d4b2568696b}{k\+Uart\+Rx\+Data\+Reg\+Full} = 0U $<$$<$ U\+A\+R\+T\+\_\+\+S\+H\+I\+FT $\vert$ B\+P\+\_\+\+U\+A\+R\+T\+\_\+\+S1\+\_\+\+R\+D\+RF, 
\hyperlink{group__uart__hal_ggaa4ec9f908b1b8e958c99ddff14373882a6501d94c6320621bfc570529de6f7441}{k\+Uart\+Idle\+Line\+Detect} = 0U $<$$<$ U\+A\+R\+T\+\_\+\+S\+H\+I\+FT $\vert$ B\+P\+\_\+\+U\+A\+R\+T\+\_\+\+S1\+\_\+\+I\+D\+LE, 
\\*
\hyperlink{group__uart__hal_ggaa4ec9f908b1b8e958c99ddff14373882a218febaed0bb1045e42432024dd992d9}{k\+Uart\+Rx\+Overrun} = 0U $<$$<$ U\+A\+R\+T\+\_\+\+S\+H\+I\+FT $\vert$ B\+P\+\_\+\+U\+A\+R\+T\+\_\+\+S1\+\_\+\+OR, 
\hyperlink{group__uart__hal_ggaa4ec9f908b1b8e958c99ddff14373882acfbb3038b0b81022de7d3600fd0a3255}{k\+Uart\+Noise\+Detect} = 0U $<$$<$ U\+A\+R\+T\+\_\+\+S\+H\+I\+FT $\vert$ B\+P\+\_\+\+U\+A\+R\+T\+\_\+\+S1\+\_\+\+NF, 
\hyperlink{group__uart__hal_ggaa4ec9f908b1b8e958c99ddff14373882a3d96d49ccbc30ad8a7cae0ff64a7c8ff}{k\+Uart\+Frame\+Err} = 0U $<$$<$ U\+A\+R\+T\+\_\+\+S\+H\+I\+FT $\vert$ B\+P\+\_\+\+U\+A\+R\+T\+\_\+\+S1\+\_\+\+FE, 
\hyperlink{group__uart__hal_ggaa4ec9f908b1b8e958c99ddff14373882a744b74085a23e42ecdfdaace08ef176b}{k\+Uart\+Parity\+Err} = 0U $<$$<$ U\+A\+R\+T\+\_\+\+S\+H\+I\+FT $\vert$ B\+P\+\_\+\+U\+A\+R\+T\+\_\+\+S1\+\_\+\+PF, 
\\*
\hyperlink{group__uart__hal_ggaa4ec9f908b1b8e958c99ddff14373882a8e339c29b1d349cc8f55c4b737b690a5}{k\+Uart\+Line\+Break\+Detect} = 1U $<$$<$ U\+A\+R\+T\+\_\+\+S\+H\+I\+FT $\vert$ B\+P\+\_\+\+U\+A\+R\+T\+\_\+\+S2\+\_\+\+L\+B\+K\+D\+IF, 
\hyperlink{group__uart__hal_ggaa4ec9f908b1b8e958c99ddff14373882aaea3e47f7f337f95246c3decdc99abd2}{k\+Uart\+Rx\+Active\+Edge\+Detect} = 1U $<$$<$ U\+A\+R\+T\+\_\+\+S\+H\+I\+FT $\vert$ B\+P\+\_\+\+U\+A\+R\+T\+\_\+\+S2\+\_\+\+R\+X\+E\+D\+G\+IF, 
\hyperlink{group__uart__hal_ggaa4ec9f908b1b8e958c99ddff14373882aca3a161522a90f47010844017a98085d}{k\+Uart\+Rx\+Active} = 1U $<$$<$ U\+A\+R\+T\+\_\+\+S\+H\+I\+FT $\vert$ B\+P\+\_\+\+U\+A\+R\+T\+\_\+\+S2\+\_\+\+R\+AF
 \}\begin{DoxyCompactList}\small\item\em U\+A\+RT status flags. \end{DoxyCompactList}
\item 
enum \hyperlink{group__uart__hal_ga0241bd5ddb8629625e7facd8da941fd9}{\+\_\+uart\+\_\+interrupt} \{ \\*
\hyperlink{group__uart__hal_gga0241bd5ddb8629625e7facd8da941fd9abd60372e294ce5238d097627a8bcd9d2}{k\+Uart\+Int\+Lin\+Break\+Detect} = 0U $<$$<$ U\+A\+R\+T\+\_\+\+S\+H\+I\+FT $\vert$ B\+P\+\_\+\+U\+A\+R\+T\+\_\+\+B\+D\+H\+\_\+\+L\+B\+K\+D\+IE, 
\hyperlink{group__uart__hal_gga0241bd5ddb8629625e7facd8da941fd9ae8c18965d22c094e4a374677e98d8497}{k\+Uart\+Int\+Rx\+Active\+Edge} = 0U $<$$<$ U\+A\+R\+T\+\_\+\+S\+H\+I\+FT $\vert$ B\+P\+\_\+\+U\+A\+R\+T\+\_\+\+B\+D\+H\+\_\+\+R\+X\+E\+D\+G\+IE, 
\hyperlink{group__uart__hal_gga0241bd5ddb8629625e7facd8da941fd9ac830ccec89a9106526097f1eeb63b871}{k\+Uart\+Int\+Tx\+Data\+Reg\+Empty} = 1U $<$$<$ U\+A\+R\+T\+\_\+\+S\+H\+I\+FT $\vert$ B\+P\+\_\+\+U\+A\+R\+T\+\_\+\+C2\+\_\+\+T\+IE, 
\hyperlink{group__uart__hal_gga0241bd5ddb8629625e7facd8da941fd9a58c07fbae21ccd3fb368a575f689ed19}{k\+Uart\+Int\+Tx\+Complete} = 1U $<$$<$ U\+A\+R\+T\+\_\+\+S\+H\+I\+FT $\vert$ B\+P\+\_\+\+U\+A\+R\+T\+\_\+\+C2\+\_\+\+T\+C\+IE, 
\\*
\hyperlink{group__uart__hal_gga0241bd5ddb8629625e7facd8da941fd9ac1fcf894ef73e69e93936efc1dba775a}{k\+Uart\+Int\+Rx\+Data\+Reg\+Full} = 1U $<$$<$ U\+A\+R\+T\+\_\+\+S\+H\+I\+FT $\vert$ B\+P\+\_\+\+U\+A\+R\+T\+\_\+\+C2\+\_\+\+R\+IE, 
\hyperlink{group__uart__hal_gga0241bd5ddb8629625e7facd8da941fd9aa462b837c307f2425e4e24f3e5464c9a}{k\+Uart\+Int\+Idle\+Line} = 1U $<$$<$ U\+A\+R\+T\+\_\+\+S\+H\+I\+FT $\vert$ B\+P\+\_\+\+U\+A\+R\+T\+\_\+\+C2\+\_\+\+I\+L\+IE, 
\hyperlink{group__uart__hal_gga0241bd5ddb8629625e7facd8da941fd9ae016d68c7014f337b503eb1c98761721}{k\+Uart\+Int\+Rx\+Overrun} = 2U $<$$<$ U\+A\+R\+T\+\_\+\+S\+H\+I\+FT $\vert$ B\+P\+\_\+\+U\+A\+R\+T\+\_\+\+C3\+\_\+\+O\+R\+IE, 
\hyperlink{group__uart__hal_gga0241bd5ddb8629625e7facd8da941fd9ae1c9ca936836e9cc4757c396c823c593}{k\+Uart\+Int\+Noise\+Err\+Flag} = 2U $<$$<$ U\+A\+R\+T\+\_\+\+S\+H\+I\+FT $\vert$ B\+P\+\_\+\+U\+A\+R\+T\+\_\+\+C3\+\_\+\+N\+E\+IE, 
\\*
\hyperlink{group__uart__hal_gga0241bd5ddb8629625e7facd8da941fd9a1590d1fa1cffb3d9bb2f9594f6cf6713}{k\+Uart\+Int\+Frame\+Err\+Flag} = 2U $<$$<$ U\+A\+R\+T\+\_\+\+S\+H\+I\+FT $\vert$ B\+P\+\_\+\+U\+A\+R\+T\+\_\+\+C3\+\_\+\+F\+E\+IE, 
\hyperlink{group__uart__hal_gga0241bd5ddb8629625e7facd8da941fd9aa86f9cbb3556c7801f4986a94306a066}{k\+Uart\+Int\+Parity\+Err\+Flag} = 2U $<$$<$ U\+A\+R\+T\+\_\+\+S\+H\+I\+FT $\vert$ B\+P\+\_\+\+U\+A\+R\+T\+\_\+\+C3\+\_\+\+P\+E\+IE
 \}\begin{DoxyCompactList}\small\item\em U\+A\+RT interrupt configuration structure, default settings are 0 (disabled). \end{DoxyCompactList}
\end{DoxyCompactItemize}
\subsection*{U\+A\+RT Common Configurations}
\begin{DoxyCompactItemize}
\item 
void \hyperlink{group__uart__hal_gab01d47c23b25db598d38ad1595453097}{U\+A\+R\+T\+\_\+\+H\+A\+L\+\_\+\+Init} (uint32\+\_\+t base\+Addr)
\begin{DoxyCompactList}\small\item\em Initializes the U\+A\+RT controller. \end{DoxyCompactList}\item 
\hyperlink{group__uart__hal_ga90effa380d181d660c1bb449977e1535}{uart\+\_\+status\+\_\+t} \hyperlink{group__uart__hal_ga91003c8ec4018b81feef6e3a79a5f6f2}{U\+A\+R\+T\+\_\+\+H\+A\+L\+\_\+\+Set\+Baud\+Rate} (uint32\+\_\+t base\+Addr, uint32\+\_\+t source\+Clock\+In\+Hz, uint32\+\_\+t baud\+Rate)
\begin{DoxyCompactList}\small\item\em Configures the U\+A\+RT baud rate. \end{DoxyCompactList}\item 
void \hyperlink{group__uart__hal_gaabf5e382dfd7627897860dbb97161e68}{U\+A\+R\+T\+\_\+\+H\+A\+L\+\_\+\+Set\+Baud\+Rate\+Divisor} (uint32\+\_\+t base\+Addr, uint16\+\_\+t baud\+Rate\+Divisor)
\begin{DoxyCompactList}\small\item\em Sets the U\+A\+RT baud rate modulo divisor value. \end{DoxyCompactList}\item 
void \hyperlink{group__uart__hal_ga76502a71aec2415638293073d858d254}{U\+A\+R\+T\+\_\+\+H\+A\+L\+\_\+\+Set\+Tx\+Rx\+Inversion\+Cmd} (uint32\+\_\+t base\+Addr, bool rx\+Invert\+Enable, bool tx\+Invert\+Enable)
\begin{DoxyCompactList}\small\item\em Configures the transmit and receive inversion control in U\+A\+RT controller. \end{DoxyCompactList}\end{DoxyCompactItemize}
\subsection*{U\+A\+RT Interrupts and D\+MA}
\begin{DoxyCompactItemize}
\item 
void \hyperlink{group__uart__hal_ga9aa343e46359a2025e402de937e0efdd}{U\+A\+R\+T\+\_\+\+H\+A\+L\+\_\+\+Set\+Int\+Mode} (uint32\+\_\+t base\+Addr, \hyperlink{group__uart__hal_ga8e2791d1785e2c0036663b1e1be51a14}{uart\+\_\+interrupt\+\_\+t} interrupt, bool enable)
\begin{DoxyCompactList}\small\item\em Configures the U\+A\+RT module interrupts to enable/disable various interrupt sources. \end{DoxyCompactList}\item 
bool \hyperlink{group__uart__hal_ga993b9ff384266914cf928b985b188ee9}{U\+A\+R\+T\+\_\+\+H\+A\+L\+\_\+\+Get\+Int\+Mode} (uint32\+\_\+t base\+Addr, \hyperlink{group__uart__hal_ga8e2791d1785e2c0036663b1e1be51a14}{uart\+\_\+interrupt\+\_\+t} interrupt)
\begin{DoxyCompactList}\small\item\em Returns whether the U\+A\+RT module interrupts is enabled/disabled. \end{DoxyCompactList}\item 
void \hyperlink{group__uart__hal_ga4cc50e15355a7675b47a5fc0eaa6d0dd}{U\+A\+R\+T\+\_\+\+H\+A\+L\+\_\+\+Configure\+Dma} (uint32\+\_\+t base\+Addr, bool tx\+Dma\+Config, bool rx\+Dma\+Config)
\begin{DoxyCompactList}\small\item\em Configures the U\+A\+RT D\+MA requests for the Transmitter and Receiver. \end{DoxyCompactList}\item 
bool \hyperlink{group__uart__hal_gab6bb5255cad2ddfe48c9f184a73cfd8e}{U\+A\+R\+T\+\_\+\+H\+A\+L\+\_\+\+Is\+Txdma\+Enabled} (uint32\+\_\+t base\+Addr)
\begin{DoxyCompactList}\small\item\em Gets the U\+A\+RT Transmit D\+MA request configuration setting. \end{DoxyCompactList}\item 
bool \hyperlink{group__uart__hal_gaf344d7aae4af26626211e1cae9e27498}{U\+A\+R\+T\+\_\+\+H\+A\+L\+\_\+\+Is\+Rxdma\+Enabled} (uint32\+\_\+t base\+Addr)
\begin{DoxyCompactList}\small\item\em Gets the U\+A\+RT Receive D\+MA request configuration setting. \end{DoxyCompactList}\end{DoxyCompactItemize}
\subsection*{U\+A\+RT Transfer Functions}
\begin{DoxyCompactItemize}
\item 
void \hyperlink{group__uart__hal_ga4e3a567f40dcded77abb8f9af9003014}{U\+A\+R\+T\+\_\+\+H\+A\+L\+\_\+\+Putchar} (uint32\+\_\+t base\+Addr, uint8\+\_\+t data)
\begin{DoxyCompactList}\small\item\em This function allows the user to send an 8-\/bit character from the U\+A\+RT data register. \end{DoxyCompactList}\item 
void \hyperlink{group__uart__hal_ga06c962d1f9173c5edc3d2f94a5b986e1}{U\+A\+R\+T\+\_\+\+H\+A\+L\+\_\+\+Putchar9} (uint32\+\_\+t base\+Addr, uint16\+\_\+t data)
\begin{DoxyCompactList}\small\item\em This function allows the user to send a 9-\/bit character from the U\+A\+RT data register. \end{DoxyCompactList}\item 
void \hyperlink{group__uart__hal_ga6654ad81f78f8f9736fe6d5d99955554}{U\+A\+R\+T\+\_\+\+H\+A\+L\+\_\+\+Getchar} (uint32\+\_\+t base\+Addr, uint8\+\_\+t $\ast$read\+Data)
\begin{DoxyCompactList}\small\item\em This function gets a received 8-\/bit character from the U\+A\+RT data register. \end{DoxyCompactList}\item 
void \hyperlink{group__uart__hal_ga8faaa5dec652f92dfa51d57e24d3889c}{U\+A\+R\+T\+\_\+\+H\+A\+L\+\_\+\+Getchar9} (uint32\+\_\+t base\+Addr, uint16\+\_\+t $\ast$read\+Data)
\begin{DoxyCompactList}\small\item\em This function gets a received 9-\/bit character from the U\+A\+RT data register. \end{DoxyCompactList}\end{DoxyCompactItemize}
\subsection*{U\+A\+RT Special Feature Configurations}
\begin{DoxyCompactItemize}
\item 
\hyperlink{group__uart__hal_ga90effa380d181d660c1bb449977e1535}{uart\+\_\+status\+\_\+t} \hyperlink{group__uart__hal_ga9f78ab8fe20466848ff113a7c2e93917}{U\+A\+R\+T\+\_\+\+H\+A\+L\+\_\+\+Put\+Receiver\+In\+Standby\+Mode} (uint32\+\_\+t base\+Addr)
\begin{DoxyCompactList}\small\item\em Places the U\+A\+RT receiver in standby mode. \end{DoxyCompactList}\item 
void \hyperlink{group__uart__hal_ga842ee6d63065f5759a271eb9aa46f541}{U\+A\+R\+T\+\_\+\+H\+A\+L\+\_\+\+Config\+Idle\+Line\+Detect} (uint32\+\_\+t base\+Addr, uint8\+\_\+t idle\+Line, uint8\+\_\+t rx\+Wake\+Idle\+Detect)
\begin{DoxyCompactList}\small\item\em Configures the operation options of the U\+A\+RT idle line detect. \end{DoxyCompactList}\item 
void \hyperlink{group__uart__hal_ga5c80cdf69921c8d4e93953057eb3f551}{U\+A\+R\+T\+\_\+\+H\+A\+L\+\_\+\+Set\+Match\+Address} (uint32\+\_\+t base\+Addr, bool match\+Addr\+Mode1, bool match\+Addr\+Mode2, uint8\+\_\+t match\+Addr\+Value1, uint8\+\_\+t match\+Addr\+Value2)
\begin{DoxyCompactList}\small\item\em Configures the U\+A\+RT match address mode control operation. (Note\+: Feature available on select U\+A\+RT base\+Addrs) \end{DoxyCompactList}\end{DoxyCompactItemize}
\subsection*{U\+A\+RT Status Flags}
\begin{DoxyCompactItemize}
\item 
bool \hyperlink{group__uart__hal_gaec59d68fb8fed28c1d0da106f4949647}{U\+A\+R\+T\+\_\+\+H\+A\+L\+\_\+\+Get\+Status\+Flag} (uint32\+\_\+t base\+Addr, \hyperlink{group__uart__hal_gab5a3fa1c858501bdf99d5f46bdb18672}{uart\+\_\+status\+\_\+flag\+\_\+t} status\+Flag)
\begin{DoxyCompactList}\small\item\em Gets all U\+A\+RT status flag states. \end{DoxyCompactList}\item 
\hyperlink{group__uart__hal_ga90effa380d181d660c1bb449977e1535}{uart\+\_\+status\+\_\+t} \hyperlink{group__uart__hal_gac6f42aead3e964c9f33f5ba48de26fae}{U\+A\+R\+T\+\_\+\+H\+A\+L\+\_\+\+Clear\+Status\+Flag} (uint32\+\_\+t base\+Addr, \hyperlink{group__uart__hal_gab5a3fa1c858501bdf99d5f46bdb18672}{uart\+\_\+status\+\_\+flag\+\_\+t} status\+Flag)
\begin{DoxyCompactList}\small\item\em Clears an individual and specific U\+A\+RT status flag. \end{DoxyCompactList}\item 
void \hyperlink{group__uart__hal_gab72177b21e6b5202d8d140f48db9048a}{U\+A\+R\+T\+\_\+\+H\+A\+L\+\_\+\+Clear\+All\+Non\+Autoclear\+Status\+Flags} (uint32\+\_\+t base\+Addr)
\begin{DoxyCompactList}\small\item\em Clears all U\+A\+RT status flags. \end{DoxyCompactList}\end{DoxyCompactItemize}


\subsection{Detailed Description}


\subsection{Typedef Documentation}
\index{Uart\+\_\+hal@{Uart\+\_\+hal}!uart\+\_\+bit\+\_\+count\+\_\+per\+\_\+char\+\_\+t@{uart\+\_\+bit\+\_\+count\+\_\+per\+\_\+char\+\_\+t}}
\index{uart\+\_\+bit\+\_\+count\+\_\+per\+\_\+char\+\_\+t@{uart\+\_\+bit\+\_\+count\+\_\+per\+\_\+char\+\_\+t}!Uart\+\_\+hal@{Uart\+\_\+hal}}
\subsubsection[{\texorpdfstring{uart\+\_\+bit\+\_\+count\+\_\+per\+\_\+char\+\_\+t}{uart_bit_count_per_char_t}}]{\setlength{\rightskip}{0pt plus 5cm}typedef enum {\bf \+\_\+uart\+\_\+bit\+\_\+count\+\_\+per\+\_\+char}  {\bf uart\+\_\+bit\+\_\+count\+\_\+per\+\_\+char\+\_\+t}}\hypertarget{group__uart__hal_gac4809775c7544386cbc25fcd06f695a2}{}\label{group__uart__hal_gac4809775c7544386cbc25fcd06f695a2}


U\+A\+RT number of bits in a character. 

These constants define the number of allowable data bits per U\+A\+RT character. Note, check the U\+A\+RT documentation to determine if the desired U\+A\+RT base\+Addr supports the desired number of data bits per U\+A\+RT character. \index{Uart\+\_\+hal@{Uart\+\_\+hal}!uart\+\_\+break\+\_\+char\+\_\+length\+\_\+t@{uart\+\_\+break\+\_\+char\+\_\+length\+\_\+t}}
\index{uart\+\_\+break\+\_\+char\+\_\+length\+\_\+t@{uart\+\_\+break\+\_\+char\+\_\+length\+\_\+t}!Uart\+\_\+hal@{Uart\+\_\+hal}}
\subsubsection[{\texorpdfstring{uart\+\_\+break\+\_\+char\+\_\+length\+\_\+t}{uart_break_char_length_t}}]{\setlength{\rightskip}{0pt plus 5cm}typedef enum {\bf \+\_\+uart\+\_\+break\+\_\+char\+\_\+length}  {\bf uart\+\_\+break\+\_\+char\+\_\+length\+\_\+t}}\hypertarget{group__uart__hal_ga8a5d7a3ed1043bb5a67f1b5d3e9d6453}{}\label{group__uart__hal_ga8a5d7a3ed1043bb5a67f1b5d3e9d6453}


U\+A\+RT break character length settings for transmit/detect. 

This provides constants for the U\+A\+RT break character length for both transmission and detection purposes. Note that the actual maximum bit times may vary depending on the U\+A\+RT base\+Addr. \index{Uart\+\_\+hal@{Uart\+\_\+hal}!uart\+\_\+idle\+\_\+line\+\_\+select\+\_\+t@{uart\+\_\+idle\+\_\+line\+\_\+select\+\_\+t}}
\index{uart\+\_\+idle\+\_\+line\+\_\+select\+\_\+t@{uart\+\_\+idle\+\_\+line\+\_\+select\+\_\+t}!Uart\+\_\+hal@{Uart\+\_\+hal}}
\subsubsection[{\texorpdfstring{uart\+\_\+idle\+\_\+line\+\_\+select\+\_\+t}{uart_idle_line_select_t}}]{\setlength{\rightskip}{0pt plus 5cm}typedef enum {\bf \+\_\+uart\+\_\+idle\+\_\+line\+\_\+select}  {\bf uart\+\_\+idle\+\_\+line\+\_\+select\+\_\+t}}\hypertarget{group__uart__hal_ga9082a7f856054fd3a754ec115f91ac6b}{}\label{group__uart__hal_ga9082a7f856054fd3a754ec115f91ac6b}


U\+A\+RT idle-\/line detect selection types. 

This provides constants for the U\+A\+RT idle character bit-\/count start\+: either after start or stop bit. \index{Uart\+\_\+hal@{Uart\+\_\+hal}!uart\+\_\+interrupt\+\_\+t@{uart\+\_\+interrupt\+\_\+t}}
\index{uart\+\_\+interrupt\+\_\+t@{uart\+\_\+interrupt\+\_\+t}!Uart\+\_\+hal@{Uart\+\_\+hal}}
\subsubsection[{\texorpdfstring{uart\+\_\+interrupt\+\_\+t}{uart_interrupt_t}}]{\setlength{\rightskip}{0pt plus 5cm}typedef enum {\bf \+\_\+uart\+\_\+interrupt}  {\bf uart\+\_\+interrupt\+\_\+t}}\hypertarget{group__uart__hal_ga8e2791d1785e2c0036663b1e1be51a14}{}\label{group__uart__hal_ga8e2791d1785e2c0036663b1e1be51a14}


U\+A\+RT interrupt configuration structure, default settings are 0 (disabled). 

This structure contains the settings for all of the U\+A\+RT interrupt configurations. \index{Uart\+\_\+hal@{Uart\+\_\+hal}!uart\+\_\+ir\+\_\+tx\+\_\+pulsewidth\+\_\+t@{uart\+\_\+ir\+\_\+tx\+\_\+pulsewidth\+\_\+t}}
\index{uart\+\_\+ir\+\_\+tx\+\_\+pulsewidth\+\_\+t@{uart\+\_\+ir\+\_\+tx\+\_\+pulsewidth\+\_\+t}!Uart\+\_\+hal@{Uart\+\_\+hal}}
\subsubsection[{\texorpdfstring{uart\+\_\+ir\+\_\+tx\+\_\+pulsewidth\+\_\+t}{uart_ir_tx_pulsewidth_t}}]{\setlength{\rightskip}{0pt plus 5cm}typedef enum {\bf \+\_\+uart\+\_\+ir\+\_\+tx\+\_\+pulsewidth}  {\bf uart\+\_\+ir\+\_\+tx\+\_\+pulsewidth\+\_\+t}}\hypertarget{group__uart__hal_ga07f48dd4b36c6a6e57138108697fbbd9}{}\label{group__uart__hal_ga07f48dd4b36c6a6e57138108697fbbd9}


U\+A\+RT infrared transmitter pulse width options. 

This provides constants for the U\+A\+RT infrared (IR) pulse widths. Options include 3/16, 1/16 1/32, and 1/4 pulse widths. \index{Uart\+\_\+hal@{Uart\+\_\+hal}!uart\+\_\+operation\+\_\+config\+\_\+t@{uart\+\_\+operation\+\_\+config\+\_\+t}}
\index{uart\+\_\+operation\+\_\+config\+\_\+t@{uart\+\_\+operation\+\_\+config\+\_\+t}!Uart\+\_\+hal@{Uart\+\_\+hal}}
\subsubsection[{\texorpdfstring{uart\+\_\+operation\+\_\+config\+\_\+t}{uart_operation_config_t}}]{\setlength{\rightskip}{0pt plus 5cm}typedef enum {\bf \+\_\+uart\+\_\+operation\+\_\+config}  {\bf uart\+\_\+operation\+\_\+config\+\_\+t}}\hypertarget{group__uart__hal_ga82fb646c93dcafcd9a096c816ae3d376}{}\label{group__uart__hal_ga82fb646c93dcafcd9a096c816ae3d376}


U\+A\+RT operation configuration constants. 

This provides constants for U\+A\+RT operational states\+: \char`\"{}operates normally\char`\"{} or \char`\"{}stops/ceases operation\char`\"{} \index{Uart\+\_\+hal@{Uart\+\_\+hal}!uart\+\_\+parity\+\_\+mode\+\_\+t@{uart\+\_\+parity\+\_\+mode\+\_\+t}}
\index{uart\+\_\+parity\+\_\+mode\+\_\+t@{uart\+\_\+parity\+\_\+mode\+\_\+t}!Uart\+\_\+hal@{Uart\+\_\+hal}}
\subsubsection[{\texorpdfstring{uart\+\_\+parity\+\_\+mode\+\_\+t}{uart_parity_mode_t}}]{\setlength{\rightskip}{0pt plus 5cm}typedef enum {\bf \+\_\+uart\+\_\+parity\+\_\+mode}  {\bf uart\+\_\+parity\+\_\+mode\+\_\+t}}\hypertarget{group__uart__hal_ga3d74bf70252b21a0dd19d61587ed320c}{}\label{group__uart__hal_ga3d74bf70252b21a0dd19d61587ed320c}


U\+A\+RT parity mode. 

These constants define the U\+A\+RT parity mode options\+: disabled or enabled of type even or odd. \index{Uart\+\_\+hal@{Uart\+\_\+hal}!uart\+\_\+singlewire\+\_\+txdir\+\_\+t@{uart\+\_\+singlewire\+\_\+txdir\+\_\+t}}
\index{uart\+\_\+singlewire\+\_\+txdir\+\_\+t@{uart\+\_\+singlewire\+\_\+txdir\+\_\+t}!Uart\+\_\+hal@{Uart\+\_\+hal}}
\subsubsection[{\texorpdfstring{uart\+\_\+singlewire\+\_\+txdir\+\_\+t}{uart_singlewire_txdir_t}}]{\setlength{\rightskip}{0pt plus 5cm}typedef enum {\bf \+\_\+uart\+\_\+singlewire\+\_\+txdir}  {\bf uart\+\_\+singlewire\+\_\+txdir\+\_\+t}}\hypertarget{group__uart__hal_ga5a158787a6da225f49f2372634b670c6}{}\label{group__uart__hal_ga5a158787a6da225f49f2372634b670c6}


U\+A\+RT single-\/wire mode transmit direction. 

This provides constants for the U\+A\+RT transmit direction when configured for single-\/wire mode. The transmit line T\+X\+D\+IR is either an input or output. \index{Uart\+\_\+hal@{Uart\+\_\+hal}!uart\+\_\+status\+\_\+flag\+\_\+t@{uart\+\_\+status\+\_\+flag\+\_\+t}}
\index{uart\+\_\+status\+\_\+flag\+\_\+t@{uart\+\_\+status\+\_\+flag\+\_\+t}!Uart\+\_\+hal@{Uart\+\_\+hal}}
\subsubsection[{\texorpdfstring{uart\+\_\+status\+\_\+flag\+\_\+t}{uart_status_flag_t}}]{\setlength{\rightskip}{0pt plus 5cm}typedef enum {\bf \+\_\+uart\+\_\+status\+\_\+flag}  {\bf uart\+\_\+status\+\_\+flag\+\_\+t}}\hypertarget{group__uart__hal_gab5a3fa1c858501bdf99d5f46bdb18672}{}\label{group__uart__hal_gab5a3fa1c858501bdf99d5f46bdb18672}


U\+A\+RT status flags. 

This provides constants for the U\+A\+RT status flags for use in the U\+A\+RT functions. \index{Uart\+\_\+hal@{Uart\+\_\+hal}!uart\+\_\+stop\+\_\+bit\+\_\+count\+\_\+t@{uart\+\_\+stop\+\_\+bit\+\_\+count\+\_\+t}}
\index{uart\+\_\+stop\+\_\+bit\+\_\+count\+\_\+t@{uart\+\_\+stop\+\_\+bit\+\_\+count\+\_\+t}!Uart\+\_\+hal@{Uart\+\_\+hal}}
\subsubsection[{\texorpdfstring{uart\+\_\+stop\+\_\+bit\+\_\+count\+\_\+t}{uart_stop_bit_count_t}}]{\setlength{\rightskip}{0pt plus 5cm}typedef enum {\bf \+\_\+uart\+\_\+stop\+\_\+bit\+\_\+count}  {\bf uart\+\_\+stop\+\_\+bit\+\_\+count\+\_\+t}}\hypertarget{group__uart__hal_ga1df1fcb3fcd2d2db0b7ea0189fd94554}{}\label{group__uart__hal_ga1df1fcb3fcd2d2db0b7ea0189fd94554}


U\+A\+RT number of stop bits. 

These constants define the number of allowable stop bits to configure in a U\+A\+RT base\+Addr. \index{Uart\+\_\+hal@{Uart\+\_\+hal}!uart\+\_\+wakeup\+\_\+method\+\_\+t@{uart\+\_\+wakeup\+\_\+method\+\_\+t}}
\index{uart\+\_\+wakeup\+\_\+method\+\_\+t@{uart\+\_\+wakeup\+\_\+method\+\_\+t}!Uart\+\_\+hal@{Uart\+\_\+hal}}
\subsubsection[{\texorpdfstring{uart\+\_\+wakeup\+\_\+method\+\_\+t}{uart_wakeup_method_t}}]{\setlength{\rightskip}{0pt plus 5cm}typedef enum {\bf \+\_\+uart\+\_\+wakeup\+\_\+method}  {\bf uart\+\_\+wakeup\+\_\+method\+\_\+t}}\hypertarget{group__uart__hal_ga6aa156a75707a0cd36921c54080e2726}{}\label{group__uart__hal_ga6aa156a75707a0cd36921c54080e2726}


U\+A\+RT wakeup from standby method constants. 

This provides constants for the two U\+A\+RT wakeup methods\+: idle-\/line or address-\/mark. 

\subsection{Enumeration Type Documentation}
\index{Uart\+\_\+hal@{Uart\+\_\+hal}!\+\_\+uart\+\_\+bit\+\_\+count\+\_\+per\+\_\+char@{\+\_\+uart\+\_\+bit\+\_\+count\+\_\+per\+\_\+char}}
\index{\+\_\+uart\+\_\+bit\+\_\+count\+\_\+per\+\_\+char@{\+\_\+uart\+\_\+bit\+\_\+count\+\_\+per\+\_\+char}!Uart\+\_\+hal@{Uart\+\_\+hal}}
\subsubsection[{\texorpdfstring{\+\_\+uart\+\_\+bit\+\_\+count\+\_\+per\+\_\+char}{_uart_bit_count_per_char}}]{\setlength{\rightskip}{0pt plus 5cm}enum {\bf \+\_\+uart\+\_\+bit\+\_\+count\+\_\+per\+\_\+char}}\hypertarget{group__uart__hal_ga09ceaf514baf3352c6c4a78155cbfd9d}{}\label{group__uart__hal_ga09ceaf514baf3352c6c4a78155cbfd9d}


U\+A\+RT number of bits in a character. 

These constants define the number of allowable data bits per U\+A\+RT character. Note, check the U\+A\+RT documentation to determine if the desired U\+A\+RT base\+Addr supports the desired number of data bits per U\+A\+RT character. \begin{Desc}
\item[Enumerator]\par
\begin{description}
\index{k\+Uart8\+Bits\+Per\+Char@{k\+Uart8\+Bits\+Per\+Char}!Uart\+\_\+hal@{Uart\+\_\+hal}}\index{Uart\+\_\+hal@{Uart\+\_\+hal}!k\+Uart8\+Bits\+Per\+Char@{k\+Uart8\+Bits\+Per\+Char}}\item[{\em 
k\+Uart8\+Bits\+Per\+Char\hypertarget{group__uart__hal_gga09ceaf514baf3352c6c4a78155cbfd9da39a5492922c7775dd7e0ad0cc394d9c7}{}\label{group__uart__hal_gga09ceaf514baf3352c6c4a78155cbfd9da39a5492922c7775dd7e0ad0cc394d9c7}
}]8-\/bit data characters \index{k\+Uart9\+Bits\+Per\+Char@{k\+Uart9\+Bits\+Per\+Char}!Uart\+\_\+hal@{Uart\+\_\+hal}}\index{Uart\+\_\+hal@{Uart\+\_\+hal}!k\+Uart9\+Bits\+Per\+Char@{k\+Uart9\+Bits\+Per\+Char}}\item[{\em 
k\+Uart9\+Bits\+Per\+Char\hypertarget{group__uart__hal_gga09ceaf514baf3352c6c4a78155cbfd9da4c94ddc92496671dcc07f56665c423ab}{}\label{group__uart__hal_gga09ceaf514baf3352c6c4a78155cbfd9da4c94ddc92496671dcc07f56665c423ab}
}]9-\/bit data characters \end{description}
\end{Desc}
\index{Uart\+\_\+hal@{Uart\+\_\+hal}!\+\_\+uart\+\_\+break\+\_\+char\+\_\+length@{\+\_\+uart\+\_\+break\+\_\+char\+\_\+length}}
\index{\+\_\+uart\+\_\+break\+\_\+char\+\_\+length@{\+\_\+uart\+\_\+break\+\_\+char\+\_\+length}!Uart\+\_\+hal@{Uart\+\_\+hal}}
\subsubsection[{\texorpdfstring{\+\_\+uart\+\_\+break\+\_\+char\+\_\+length}{_uart_break_char_length}}]{\setlength{\rightskip}{0pt plus 5cm}enum {\bf \+\_\+uart\+\_\+break\+\_\+char\+\_\+length}}\hypertarget{group__uart__hal_gafc836c7460339592ca74ec409835dabb}{}\label{group__uart__hal_gafc836c7460339592ca74ec409835dabb}


U\+A\+RT break character length settings for transmit/detect. 

This provides constants for the U\+A\+RT break character length for both transmission and detection purposes. Note that the actual maximum bit times may vary depending on the U\+A\+RT base\+Addr. \begin{Desc}
\item[Enumerator]\par
\begin{description}
\index{k\+Uart\+Break\+Char10\+Bit\+Minimum@{k\+Uart\+Break\+Char10\+Bit\+Minimum}!Uart\+\_\+hal@{Uart\+\_\+hal}}\index{Uart\+\_\+hal@{Uart\+\_\+hal}!k\+Uart\+Break\+Char10\+Bit\+Minimum@{k\+Uart\+Break\+Char10\+Bit\+Minimum}}\item[{\em 
k\+Uart\+Break\+Char10\+Bit\+Minimum\hypertarget{group__uart__hal_ggafc836c7460339592ca74ec409835dabba00828d8cd2c2715b3a32f704af22c98c}{}\label{group__uart__hal_ggafc836c7460339592ca74ec409835dabba00828d8cd2c2715b3a32f704af22c98c}
}]U\+A\+RT break char length 10 bit times (if M = 0, S\+B\+NS = 0) or 11 (if M = 1, S\+B\+NS = 0 or M = 0, S\+B\+NS = 1) or 12 (if M = 1, S\+B\+NS = 1 or M10 = 1, S\+N\+BS = 0) or 13 (if M10 = 1, S\+N\+BS = 1) \index{k\+Uart\+Break\+Char13\+Bit\+Minimum@{k\+Uart\+Break\+Char13\+Bit\+Minimum}!Uart\+\_\+hal@{Uart\+\_\+hal}}\index{Uart\+\_\+hal@{Uart\+\_\+hal}!k\+Uart\+Break\+Char13\+Bit\+Minimum@{k\+Uart\+Break\+Char13\+Bit\+Minimum}}\item[{\em 
k\+Uart\+Break\+Char13\+Bit\+Minimum\hypertarget{group__uart__hal_ggafc836c7460339592ca74ec409835dabba2b24dc75d0a4ec4945cc3ec466e0c339}{}\label{group__uart__hal_ggafc836c7460339592ca74ec409835dabba2b24dc75d0a4ec4945cc3ec466e0c339}
}]U\+A\+RT break char length 13 bit times (if M = 0, S\+B\+NS = 0) or 14 (if M = 1, S\+B\+NS = 0 or M = 0, S\+B\+NS = 1) or 15 (if M = 1, S\+B\+NS = 1 or M10 = 1, S\+N\+BS = 0) or 16 (if M10 = 1, S\+N\+BS = 1) \end{description}
\end{Desc}
\index{Uart\+\_\+hal@{Uart\+\_\+hal}!\+\_\+uart\+\_\+idle\+\_\+line\+\_\+select@{\+\_\+uart\+\_\+idle\+\_\+line\+\_\+select}}
\index{\+\_\+uart\+\_\+idle\+\_\+line\+\_\+select@{\+\_\+uart\+\_\+idle\+\_\+line\+\_\+select}!Uart\+\_\+hal@{Uart\+\_\+hal}}
\subsubsection[{\texorpdfstring{\+\_\+uart\+\_\+idle\+\_\+line\+\_\+select}{_uart_idle_line_select}}]{\setlength{\rightskip}{0pt plus 5cm}enum {\bf \+\_\+uart\+\_\+idle\+\_\+line\+\_\+select}}\hypertarget{group__uart__hal_gafcbb35202aa124845649edb0607d994d}{}\label{group__uart__hal_gafcbb35202aa124845649edb0607d994d}


U\+A\+RT idle-\/line detect selection types. 

This provides constants for the U\+A\+RT idle character bit-\/count start\+: either after start or stop bit. \begin{Desc}
\item[Enumerator]\par
\begin{description}
\index{k\+Uart\+Idle\+Line\+After\+Start\+Bit@{k\+Uart\+Idle\+Line\+After\+Start\+Bit}!Uart\+\_\+hal@{Uart\+\_\+hal}}\index{Uart\+\_\+hal@{Uart\+\_\+hal}!k\+Uart\+Idle\+Line\+After\+Start\+Bit@{k\+Uart\+Idle\+Line\+After\+Start\+Bit}}\item[{\em 
k\+Uart\+Idle\+Line\+After\+Start\+Bit\hypertarget{group__uart__hal_ggafcbb35202aa124845649edb0607d994daf6156450600a19995b4c47d0b4358d9d}{}\label{group__uart__hal_ggafcbb35202aa124845649edb0607d994daf6156450600a19995b4c47d0b4358d9d}
}]U\+A\+RT idle character bit count start after start bit \index{k\+Uart\+Idle\+Line\+After\+Stop\+Bit@{k\+Uart\+Idle\+Line\+After\+Stop\+Bit}!Uart\+\_\+hal@{Uart\+\_\+hal}}\index{Uart\+\_\+hal@{Uart\+\_\+hal}!k\+Uart\+Idle\+Line\+After\+Stop\+Bit@{k\+Uart\+Idle\+Line\+After\+Stop\+Bit}}\item[{\em 
k\+Uart\+Idle\+Line\+After\+Stop\+Bit\hypertarget{group__uart__hal_ggafcbb35202aa124845649edb0607d994da564a13c59cf3aa1cbf7322eb1c0930a9}{}\label{group__uart__hal_ggafcbb35202aa124845649edb0607d994da564a13c59cf3aa1cbf7322eb1c0930a9}
}]U\+A\+RT idle character bit count start after stop bit \end{description}
\end{Desc}
\index{Uart\+\_\+hal@{Uart\+\_\+hal}!\+\_\+uart\+\_\+interrupt@{\+\_\+uart\+\_\+interrupt}}
\index{\+\_\+uart\+\_\+interrupt@{\+\_\+uart\+\_\+interrupt}!Uart\+\_\+hal@{Uart\+\_\+hal}}
\subsubsection[{\texorpdfstring{\+\_\+uart\+\_\+interrupt}{_uart_interrupt}}]{\setlength{\rightskip}{0pt plus 5cm}enum {\bf \+\_\+uart\+\_\+interrupt}}\hypertarget{group__uart__hal_ga0241bd5ddb8629625e7facd8da941fd9}{}\label{group__uart__hal_ga0241bd5ddb8629625e7facd8da941fd9}


U\+A\+RT interrupt configuration structure, default settings are 0 (disabled). 

This structure contains the settings for all of the U\+A\+RT interrupt configurations. \begin{Desc}
\item[Enumerator]\par
\begin{description}
\index{k\+Uart\+Int\+Lin\+Break\+Detect@{k\+Uart\+Int\+Lin\+Break\+Detect}!Uart\+\_\+hal@{Uart\+\_\+hal}}\index{Uart\+\_\+hal@{Uart\+\_\+hal}!k\+Uart\+Int\+Lin\+Break\+Detect@{k\+Uart\+Int\+Lin\+Break\+Detect}}\item[{\em 
k\+Uart\+Int\+Lin\+Break\+Detect\hypertarget{group__uart__hal_gga0241bd5ddb8629625e7facd8da941fd9abd60372e294ce5238d097627a8bcd9d2}{}\label{group__uart__hal_gga0241bd5ddb8629625e7facd8da941fd9abd60372e294ce5238d097627a8bcd9d2}
}]L\+IN break detect. \index{k\+Uart\+Int\+Rx\+Active\+Edge@{k\+Uart\+Int\+Rx\+Active\+Edge}!Uart\+\_\+hal@{Uart\+\_\+hal}}\index{Uart\+\_\+hal@{Uart\+\_\+hal}!k\+Uart\+Int\+Rx\+Active\+Edge@{k\+Uart\+Int\+Rx\+Active\+Edge}}\item[{\em 
k\+Uart\+Int\+Rx\+Active\+Edge\hypertarget{group__uart__hal_gga0241bd5ddb8629625e7facd8da941fd9ae8c18965d22c094e4a374677e98d8497}{}\label{group__uart__hal_gga0241bd5ddb8629625e7facd8da941fd9ae8c18965d22c094e4a374677e98d8497}
}]RX Active Edge. \index{k\+Uart\+Int\+Tx\+Data\+Reg\+Empty@{k\+Uart\+Int\+Tx\+Data\+Reg\+Empty}!Uart\+\_\+hal@{Uart\+\_\+hal}}\index{Uart\+\_\+hal@{Uart\+\_\+hal}!k\+Uart\+Int\+Tx\+Data\+Reg\+Empty@{k\+Uart\+Int\+Tx\+Data\+Reg\+Empty}}\item[{\em 
k\+Uart\+Int\+Tx\+Data\+Reg\+Empty\hypertarget{group__uart__hal_gga0241bd5ddb8629625e7facd8da941fd9ac830ccec89a9106526097f1eeb63b871}{}\label{group__uart__hal_gga0241bd5ddb8629625e7facd8da941fd9ac830ccec89a9106526097f1eeb63b871}
}]Transmit data register empty. \index{k\+Uart\+Int\+Tx\+Complete@{k\+Uart\+Int\+Tx\+Complete}!Uart\+\_\+hal@{Uart\+\_\+hal}}\index{Uart\+\_\+hal@{Uart\+\_\+hal}!k\+Uart\+Int\+Tx\+Complete@{k\+Uart\+Int\+Tx\+Complete}}\item[{\em 
k\+Uart\+Int\+Tx\+Complete\hypertarget{group__uart__hal_gga0241bd5ddb8629625e7facd8da941fd9a58c07fbae21ccd3fb368a575f689ed19}{}\label{group__uart__hal_gga0241bd5ddb8629625e7facd8da941fd9a58c07fbae21ccd3fb368a575f689ed19}
}]Transmission complete. \index{k\+Uart\+Int\+Rx\+Data\+Reg\+Full@{k\+Uart\+Int\+Rx\+Data\+Reg\+Full}!Uart\+\_\+hal@{Uart\+\_\+hal}}\index{Uart\+\_\+hal@{Uart\+\_\+hal}!k\+Uart\+Int\+Rx\+Data\+Reg\+Full@{k\+Uart\+Int\+Rx\+Data\+Reg\+Full}}\item[{\em 
k\+Uart\+Int\+Rx\+Data\+Reg\+Full\hypertarget{group__uart__hal_gga0241bd5ddb8629625e7facd8da941fd9ac1fcf894ef73e69e93936efc1dba775a}{}\label{group__uart__hal_gga0241bd5ddb8629625e7facd8da941fd9ac1fcf894ef73e69e93936efc1dba775a}
}]Receiver data register full. \index{k\+Uart\+Int\+Idle\+Line@{k\+Uart\+Int\+Idle\+Line}!Uart\+\_\+hal@{Uart\+\_\+hal}}\index{Uart\+\_\+hal@{Uart\+\_\+hal}!k\+Uart\+Int\+Idle\+Line@{k\+Uart\+Int\+Idle\+Line}}\item[{\em 
k\+Uart\+Int\+Idle\+Line\hypertarget{group__uart__hal_gga0241bd5ddb8629625e7facd8da941fd9aa462b837c307f2425e4e24f3e5464c9a}{}\label{group__uart__hal_gga0241bd5ddb8629625e7facd8da941fd9aa462b837c307f2425e4e24f3e5464c9a}
}]Idle line. \index{k\+Uart\+Int\+Rx\+Overrun@{k\+Uart\+Int\+Rx\+Overrun}!Uart\+\_\+hal@{Uart\+\_\+hal}}\index{Uart\+\_\+hal@{Uart\+\_\+hal}!k\+Uart\+Int\+Rx\+Overrun@{k\+Uart\+Int\+Rx\+Overrun}}\item[{\em 
k\+Uart\+Int\+Rx\+Overrun\hypertarget{group__uart__hal_gga0241bd5ddb8629625e7facd8da941fd9ae016d68c7014f337b503eb1c98761721}{}\label{group__uart__hal_gga0241bd5ddb8629625e7facd8da941fd9ae016d68c7014f337b503eb1c98761721}
}]Receiver Overrun. \index{k\+Uart\+Int\+Noise\+Err\+Flag@{k\+Uart\+Int\+Noise\+Err\+Flag}!Uart\+\_\+hal@{Uart\+\_\+hal}}\index{Uart\+\_\+hal@{Uart\+\_\+hal}!k\+Uart\+Int\+Noise\+Err\+Flag@{k\+Uart\+Int\+Noise\+Err\+Flag}}\item[{\em 
k\+Uart\+Int\+Noise\+Err\+Flag\hypertarget{group__uart__hal_gga0241bd5ddb8629625e7facd8da941fd9ae1c9ca936836e9cc4757c396c823c593}{}\label{group__uart__hal_gga0241bd5ddb8629625e7facd8da941fd9ae1c9ca936836e9cc4757c396c823c593}
}]Noise error flag. \index{k\+Uart\+Int\+Frame\+Err\+Flag@{k\+Uart\+Int\+Frame\+Err\+Flag}!Uart\+\_\+hal@{Uart\+\_\+hal}}\index{Uart\+\_\+hal@{Uart\+\_\+hal}!k\+Uart\+Int\+Frame\+Err\+Flag@{k\+Uart\+Int\+Frame\+Err\+Flag}}\item[{\em 
k\+Uart\+Int\+Frame\+Err\+Flag\hypertarget{group__uart__hal_gga0241bd5ddb8629625e7facd8da941fd9a1590d1fa1cffb3d9bb2f9594f6cf6713}{}\label{group__uart__hal_gga0241bd5ddb8629625e7facd8da941fd9a1590d1fa1cffb3d9bb2f9594f6cf6713}
}]Framing error flag. \index{k\+Uart\+Int\+Parity\+Err\+Flag@{k\+Uart\+Int\+Parity\+Err\+Flag}!Uart\+\_\+hal@{Uart\+\_\+hal}}\index{Uart\+\_\+hal@{Uart\+\_\+hal}!k\+Uart\+Int\+Parity\+Err\+Flag@{k\+Uart\+Int\+Parity\+Err\+Flag}}\item[{\em 
k\+Uart\+Int\+Parity\+Err\+Flag\hypertarget{group__uart__hal_gga0241bd5ddb8629625e7facd8da941fd9aa86f9cbb3556c7801f4986a94306a066}{}\label{group__uart__hal_gga0241bd5ddb8629625e7facd8da941fd9aa86f9cbb3556c7801f4986a94306a066}
}]Parity error flag. \end{description}
\end{Desc}
\index{Uart\+\_\+hal@{Uart\+\_\+hal}!\+\_\+uart\+\_\+ir\+\_\+tx\+\_\+pulsewidth@{\+\_\+uart\+\_\+ir\+\_\+tx\+\_\+pulsewidth}}
\index{\+\_\+uart\+\_\+ir\+\_\+tx\+\_\+pulsewidth@{\+\_\+uart\+\_\+ir\+\_\+tx\+\_\+pulsewidth}!Uart\+\_\+hal@{Uart\+\_\+hal}}
\subsubsection[{\texorpdfstring{\+\_\+uart\+\_\+ir\+\_\+tx\+\_\+pulsewidth}{_uart_ir_tx_pulsewidth}}]{\setlength{\rightskip}{0pt plus 5cm}enum {\bf \+\_\+uart\+\_\+ir\+\_\+tx\+\_\+pulsewidth}}\hypertarget{group__uart__hal_ga9bf0284b094edf04f6b91db68f20ed7d}{}\label{group__uart__hal_ga9bf0284b094edf04f6b91db68f20ed7d}


U\+A\+RT infrared transmitter pulse width options. 

This provides constants for the U\+A\+RT infrared (IR) pulse widths. Options include 3/16, 1/16 1/32, and 1/4 pulse widths. \begin{Desc}
\item[Enumerator]\par
\begin{description}
\index{k\+Uart\+Ir\+Three\+Sixteenths\+Width@{k\+Uart\+Ir\+Three\+Sixteenths\+Width}!Uart\+\_\+hal@{Uart\+\_\+hal}}\index{Uart\+\_\+hal@{Uart\+\_\+hal}!k\+Uart\+Ir\+Three\+Sixteenths\+Width@{k\+Uart\+Ir\+Three\+Sixteenths\+Width}}\item[{\em 
k\+Uart\+Ir\+Three\+Sixteenths\+Width\hypertarget{group__uart__hal_gga9bf0284b094edf04f6b91db68f20ed7dabc3065fe188c6498365f33b40db32414}{}\label{group__uart__hal_gga9bf0284b094edf04f6b91db68f20ed7dabc3065fe188c6498365f33b40db32414}
}]3/16 pulse \index{k\+Uart\+Ir\+One\+Sixteenth\+Width@{k\+Uart\+Ir\+One\+Sixteenth\+Width}!Uart\+\_\+hal@{Uart\+\_\+hal}}\index{Uart\+\_\+hal@{Uart\+\_\+hal}!k\+Uart\+Ir\+One\+Sixteenth\+Width@{k\+Uart\+Ir\+One\+Sixteenth\+Width}}\item[{\em 
k\+Uart\+Ir\+One\+Sixteenth\+Width\hypertarget{group__uart__hal_gga9bf0284b094edf04f6b91db68f20ed7da4af56197dd644086548f53f873add6c2}{}\label{group__uart__hal_gga9bf0284b094edf04f6b91db68f20ed7da4af56197dd644086548f53f873add6c2}
}]1/16 pulse \index{k\+Uart\+Ir\+One\+Thirtyseconds\+Width@{k\+Uart\+Ir\+One\+Thirtyseconds\+Width}!Uart\+\_\+hal@{Uart\+\_\+hal}}\index{Uart\+\_\+hal@{Uart\+\_\+hal}!k\+Uart\+Ir\+One\+Thirtyseconds\+Width@{k\+Uart\+Ir\+One\+Thirtyseconds\+Width}}\item[{\em 
k\+Uart\+Ir\+One\+Thirtyseconds\+Width\hypertarget{group__uart__hal_gga9bf0284b094edf04f6b91db68f20ed7dadd2e9d00bfb3c194fabc51fc0cbb85d4}{}\label{group__uart__hal_gga9bf0284b094edf04f6b91db68f20ed7dadd2e9d00bfb3c194fabc51fc0cbb85d4}
}]1/32 pulse \index{k\+Uart\+Ir\+One\+Fourth\+Width@{k\+Uart\+Ir\+One\+Fourth\+Width}!Uart\+\_\+hal@{Uart\+\_\+hal}}\index{Uart\+\_\+hal@{Uart\+\_\+hal}!k\+Uart\+Ir\+One\+Fourth\+Width@{k\+Uart\+Ir\+One\+Fourth\+Width}}\item[{\em 
k\+Uart\+Ir\+One\+Fourth\+Width\hypertarget{group__uart__hal_gga9bf0284b094edf04f6b91db68f20ed7da43b6f8056ad9cef47393f120e741a590}{}\label{group__uart__hal_gga9bf0284b094edf04f6b91db68f20ed7da43b6f8056ad9cef47393f120e741a590}
}]1/4 pulse \end{description}
\end{Desc}
\index{Uart\+\_\+hal@{Uart\+\_\+hal}!\+\_\+uart\+\_\+operation\+\_\+config@{\+\_\+uart\+\_\+operation\+\_\+config}}
\index{\+\_\+uart\+\_\+operation\+\_\+config@{\+\_\+uart\+\_\+operation\+\_\+config}!Uart\+\_\+hal@{Uart\+\_\+hal}}
\subsubsection[{\texorpdfstring{\+\_\+uart\+\_\+operation\+\_\+config}{_uart_operation_config}}]{\setlength{\rightskip}{0pt plus 5cm}enum {\bf \+\_\+uart\+\_\+operation\+\_\+config}}\hypertarget{group__uart__hal_ga6691a4a7f6d91eab489a02a8d8acbec9}{}\label{group__uart__hal_ga6691a4a7f6d91eab489a02a8d8acbec9}


U\+A\+RT operation configuration constants. 

This provides constants for U\+A\+RT operational states\+: \char`\"{}operates normally\char`\"{} or \char`\"{}stops/ceases operation\char`\"{} \begin{Desc}
\item[Enumerator]\par
\begin{description}
\index{k\+Uart\+Operates@{k\+Uart\+Operates}!Uart\+\_\+hal@{Uart\+\_\+hal}}\index{Uart\+\_\+hal@{Uart\+\_\+hal}!k\+Uart\+Operates@{k\+Uart\+Operates}}\item[{\em 
k\+Uart\+Operates\hypertarget{group__uart__hal_gga6691a4a7f6d91eab489a02a8d8acbec9a103d89ec75d4d974582f99f43bc64117}{}\label{group__uart__hal_gga6691a4a7f6d91eab489a02a8d8acbec9a103d89ec75d4d974582f99f43bc64117}
}]U\+A\+RT continues to operate normally \index{k\+Uart\+Stops@{k\+Uart\+Stops}!Uart\+\_\+hal@{Uart\+\_\+hal}}\index{Uart\+\_\+hal@{Uart\+\_\+hal}!k\+Uart\+Stops@{k\+Uart\+Stops}}\item[{\em 
k\+Uart\+Stops\hypertarget{group__uart__hal_gga6691a4a7f6d91eab489a02a8d8acbec9a0fa5187cd9ee9f9cde52d2730959d673}{}\label{group__uart__hal_gga6691a4a7f6d91eab489a02a8d8acbec9a0fa5187cd9ee9f9cde52d2730959d673}
}]U\+A\+RT ceases operation \end{description}
\end{Desc}
\index{Uart\+\_\+hal@{Uart\+\_\+hal}!\+\_\+uart\+\_\+parity\+\_\+mode@{\+\_\+uart\+\_\+parity\+\_\+mode}}
\index{\+\_\+uart\+\_\+parity\+\_\+mode@{\+\_\+uart\+\_\+parity\+\_\+mode}!Uart\+\_\+hal@{Uart\+\_\+hal}}
\subsubsection[{\texorpdfstring{\+\_\+uart\+\_\+parity\+\_\+mode}{_uart_parity_mode}}]{\setlength{\rightskip}{0pt plus 5cm}enum {\bf \+\_\+uart\+\_\+parity\+\_\+mode}}\hypertarget{group__uart__hal_gadf9f66755acc340eab030e1a48e35e10}{}\label{group__uart__hal_gadf9f66755acc340eab030e1a48e35e10}


U\+A\+RT parity mode. 

These constants define the U\+A\+RT parity mode options\+: disabled or enabled of type even or odd. \begin{Desc}
\item[Enumerator]\par
\begin{description}
\index{k\+Uart\+Parity\+Disabled@{k\+Uart\+Parity\+Disabled}!Uart\+\_\+hal@{Uart\+\_\+hal}}\index{Uart\+\_\+hal@{Uart\+\_\+hal}!k\+Uart\+Parity\+Disabled@{k\+Uart\+Parity\+Disabled}}\item[{\em 
k\+Uart\+Parity\+Disabled\hypertarget{group__uart__hal_ggadf9f66755acc340eab030e1a48e35e10aaa442d2224e06b4118463ed49f3768d6}{}\label{group__uart__hal_ggadf9f66755acc340eab030e1a48e35e10aaa442d2224e06b4118463ed49f3768d6}
}]parity disabled \index{k\+Uart\+Parity\+Even@{k\+Uart\+Parity\+Even}!Uart\+\_\+hal@{Uart\+\_\+hal}}\index{Uart\+\_\+hal@{Uart\+\_\+hal}!k\+Uart\+Parity\+Even@{k\+Uart\+Parity\+Even}}\item[{\em 
k\+Uart\+Parity\+Even\hypertarget{group__uart__hal_ggadf9f66755acc340eab030e1a48e35e10a3f5ca507d31e770da03b9ca473b41469}{}\label{group__uart__hal_ggadf9f66755acc340eab030e1a48e35e10a3f5ca507d31e770da03b9ca473b41469}
}]parity enabled, type even, bit setting\+: P\+E$\vert$\+PT = 10 \index{k\+Uart\+Parity\+Odd@{k\+Uart\+Parity\+Odd}!Uart\+\_\+hal@{Uart\+\_\+hal}}\index{Uart\+\_\+hal@{Uart\+\_\+hal}!k\+Uart\+Parity\+Odd@{k\+Uart\+Parity\+Odd}}\item[{\em 
k\+Uart\+Parity\+Odd\hypertarget{group__uart__hal_ggadf9f66755acc340eab030e1a48e35e10adc98b9d68156ba24739da03a52a0631f}{}\label{group__uart__hal_ggadf9f66755acc340eab030e1a48e35e10adc98b9d68156ba24739da03a52a0631f}
}]parity enabled, type odd, bit setting\+: P\+E$\vert$\+PT = 11 \end{description}
\end{Desc}
\index{Uart\+\_\+hal@{Uart\+\_\+hal}!\+\_\+uart\+\_\+receiver\+\_\+source@{\+\_\+uart\+\_\+receiver\+\_\+source}}
\index{\+\_\+uart\+\_\+receiver\+\_\+source@{\+\_\+uart\+\_\+receiver\+\_\+source}!Uart\+\_\+hal@{Uart\+\_\+hal}}
\subsubsection[{\texorpdfstring{\+\_\+uart\+\_\+receiver\+\_\+source}{_uart_receiver_source}}]{\setlength{\rightskip}{0pt plus 5cm}enum {\bf \+\_\+uart\+\_\+receiver\+\_\+source}}\hypertarget{group__uart__hal_gae84554e8367780b93162f4c3a3c46082}{}\label{group__uart__hal_gae84554e8367780b93162f4c3a3c46082}


U\+A\+RT receiver source select mode. 

\begin{Desc}
\item[Enumerator]\par
\begin{description}
\index{k\+Uart\+Loop\+Back@{k\+Uart\+Loop\+Back}!Uart\+\_\+hal@{Uart\+\_\+hal}}\index{Uart\+\_\+hal@{Uart\+\_\+hal}!k\+Uart\+Loop\+Back@{k\+Uart\+Loop\+Back}}\item[{\em 
k\+Uart\+Loop\+Back\hypertarget{group__uart__hal_ggae84554e8367780b93162f4c3a3c46082a4524676c69586c50a07c5eaf4c3c2a99}{}\label{group__uart__hal_ggae84554e8367780b93162f4c3a3c46082a4524676c69586c50a07c5eaf4c3c2a99}
}]Internal loop back mode. \index{k\+Uart\+Single\+Wire@{k\+Uart\+Single\+Wire}!Uart\+\_\+hal@{Uart\+\_\+hal}}\index{Uart\+\_\+hal@{Uart\+\_\+hal}!k\+Uart\+Single\+Wire@{k\+Uart\+Single\+Wire}}\item[{\em 
k\+Uart\+Single\+Wire\hypertarget{group__uart__hal_ggae84554e8367780b93162f4c3a3c46082a15ae5b502a1ec1196b70b8a3fd9476fb}{}\label{group__uart__hal_ggae84554e8367780b93162f4c3a3c46082a15ae5b502a1ec1196b70b8a3fd9476fb}
}]Single wire mode. \end{description}
\end{Desc}
\index{Uart\+\_\+hal@{Uart\+\_\+hal}!\+\_\+uart\+\_\+singlewire\+\_\+txdir@{\+\_\+uart\+\_\+singlewire\+\_\+txdir}}
\index{\+\_\+uart\+\_\+singlewire\+\_\+txdir@{\+\_\+uart\+\_\+singlewire\+\_\+txdir}!Uart\+\_\+hal@{Uart\+\_\+hal}}
\subsubsection[{\texorpdfstring{\+\_\+uart\+\_\+singlewire\+\_\+txdir}{_uart_singlewire_txdir}}]{\setlength{\rightskip}{0pt plus 5cm}enum {\bf \+\_\+uart\+\_\+singlewire\+\_\+txdir}}\hypertarget{group__uart__hal_ga18cefb04a659432f96e2166b2205765a}{}\label{group__uart__hal_ga18cefb04a659432f96e2166b2205765a}


U\+A\+RT single-\/wire mode transmit direction. 

This provides constants for the U\+A\+RT transmit direction when configured for single-\/wire mode. The transmit line T\+X\+D\+IR is either an input or output. \begin{Desc}
\item[Enumerator]\par
\begin{description}
\index{k\+Uart\+Singlewire\+Txdir\+In@{k\+Uart\+Singlewire\+Txdir\+In}!Uart\+\_\+hal@{Uart\+\_\+hal}}\index{Uart\+\_\+hal@{Uart\+\_\+hal}!k\+Uart\+Singlewire\+Txdir\+In@{k\+Uart\+Singlewire\+Txdir\+In}}\item[{\em 
k\+Uart\+Singlewire\+Txdir\+In\hypertarget{group__uart__hal_gga18cefb04a659432f96e2166b2205765aa204dcc6ef033e1c99037078bada5621c}{}\label{group__uart__hal_gga18cefb04a659432f96e2166b2205765aa204dcc6ef033e1c99037078bada5621c}
}]U\+A\+RT Single-\/\+Wire mode T\+X\+D\+IR input \index{k\+Uart\+Singlewire\+Txdir\+Out@{k\+Uart\+Singlewire\+Txdir\+Out}!Uart\+\_\+hal@{Uart\+\_\+hal}}\index{Uart\+\_\+hal@{Uart\+\_\+hal}!k\+Uart\+Singlewire\+Txdir\+Out@{k\+Uart\+Singlewire\+Txdir\+Out}}\item[{\em 
k\+Uart\+Singlewire\+Txdir\+Out\hypertarget{group__uart__hal_gga18cefb04a659432f96e2166b2205765aa1687332c34852bebdd0f36334a2b2bb3}{}\label{group__uart__hal_gga18cefb04a659432f96e2166b2205765aa1687332c34852bebdd0f36334a2b2bb3}
}]U\+A\+RT Single-\/\+Wire mode T\+X\+D\+IR output \end{description}
\end{Desc}
\index{Uart\+\_\+hal@{Uart\+\_\+hal}!\+\_\+uart\+\_\+status\+\_\+flag@{\+\_\+uart\+\_\+status\+\_\+flag}}
\index{\+\_\+uart\+\_\+status\+\_\+flag@{\+\_\+uart\+\_\+status\+\_\+flag}!Uart\+\_\+hal@{Uart\+\_\+hal}}
\subsubsection[{\texorpdfstring{\+\_\+uart\+\_\+status\+\_\+flag}{_uart_status_flag}}]{\setlength{\rightskip}{0pt plus 5cm}enum {\bf \+\_\+uart\+\_\+status\+\_\+flag}}\hypertarget{group__uart__hal_gaa4ec9f908b1b8e958c99ddff14373882}{}\label{group__uart__hal_gaa4ec9f908b1b8e958c99ddff14373882}


U\+A\+RT status flags. 

This provides constants for the U\+A\+RT status flags for use in the U\+A\+RT functions. \begin{Desc}
\item[Enumerator]\par
\begin{description}
\index{k\+Uart\+Tx\+Data\+Reg\+Empty@{k\+Uart\+Tx\+Data\+Reg\+Empty}!Uart\+\_\+hal@{Uart\+\_\+hal}}\index{Uart\+\_\+hal@{Uart\+\_\+hal}!k\+Uart\+Tx\+Data\+Reg\+Empty@{k\+Uart\+Tx\+Data\+Reg\+Empty}}\item[{\em 
k\+Uart\+Tx\+Data\+Reg\+Empty\hypertarget{group__uart__hal_ggaa4ec9f908b1b8e958c99ddff14373882aa64266a26f7484bf13f166f5748f59f1}{}\label{group__uart__hal_ggaa4ec9f908b1b8e958c99ddff14373882aa64266a26f7484bf13f166f5748f59f1}
}]Tx data register empty flag, sets when Tx buffer is empty \index{k\+Uart\+Tx\+Complete@{k\+Uart\+Tx\+Complete}!Uart\+\_\+hal@{Uart\+\_\+hal}}\index{Uart\+\_\+hal@{Uart\+\_\+hal}!k\+Uart\+Tx\+Complete@{k\+Uart\+Tx\+Complete}}\item[{\em 
k\+Uart\+Tx\+Complete\hypertarget{group__uart__hal_ggaa4ec9f908b1b8e958c99ddff14373882a279387cdd7ef50baa10a884958b4167e}{}\label{group__uart__hal_ggaa4ec9f908b1b8e958c99ddff14373882a279387cdd7ef50baa10a884958b4167e}
}]Transmission complete flag, sets when transmission activity complete \index{k\+Uart\+Rx\+Data\+Reg\+Full@{k\+Uart\+Rx\+Data\+Reg\+Full}!Uart\+\_\+hal@{Uart\+\_\+hal}}\index{Uart\+\_\+hal@{Uart\+\_\+hal}!k\+Uart\+Rx\+Data\+Reg\+Full@{k\+Uart\+Rx\+Data\+Reg\+Full}}\item[{\em 
k\+Uart\+Rx\+Data\+Reg\+Full\hypertarget{group__uart__hal_ggaa4ec9f908b1b8e958c99ddff14373882a51209510afba63ec18ff6d4b2568696b}{}\label{group__uart__hal_ggaa4ec9f908b1b8e958c99ddff14373882a51209510afba63ec18ff6d4b2568696b}
}]Rx data register full flag, sets when the receive data buffer is full \index{k\+Uart\+Idle\+Line\+Detect@{k\+Uart\+Idle\+Line\+Detect}!Uart\+\_\+hal@{Uart\+\_\+hal}}\index{Uart\+\_\+hal@{Uart\+\_\+hal}!k\+Uart\+Idle\+Line\+Detect@{k\+Uart\+Idle\+Line\+Detect}}\item[{\em 
k\+Uart\+Idle\+Line\+Detect\hypertarget{group__uart__hal_ggaa4ec9f908b1b8e958c99ddff14373882a6501d94c6320621bfc570529de6f7441}{}\label{group__uart__hal_ggaa4ec9f908b1b8e958c99ddff14373882a6501d94c6320621bfc570529de6f7441}
}]Idle line detect flag, sets when idle line detected \index{k\+Uart\+Rx\+Overrun@{k\+Uart\+Rx\+Overrun}!Uart\+\_\+hal@{Uart\+\_\+hal}}\index{Uart\+\_\+hal@{Uart\+\_\+hal}!k\+Uart\+Rx\+Overrun@{k\+Uart\+Rx\+Overrun}}\item[{\em 
k\+Uart\+Rx\+Overrun\hypertarget{group__uart__hal_ggaa4ec9f908b1b8e958c99ddff14373882a218febaed0bb1045e42432024dd992d9}{}\label{group__uart__hal_ggaa4ec9f908b1b8e958c99ddff14373882a218febaed0bb1045e42432024dd992d9}
}]Rxr Overrun, sets when new data is received before data is read from receive register \index{k\+Uart\+Noise\+Detect@{k\+Uart\+Noise\+Detect}!Uart\+\_\+hal@{Uart\+\_\+hal}}\index{Uart\+\_\+hal@{Uart\+\_\+hal}!k\+Uart\+Noise\+Detect@{k\+Uart\+Noise\+Detect}}\item[{\em 
k\+Uart\+Noise\+Detect\hypertarget{group__uart__hal_ggaa4ec9f908b1b8e958c99ddff14373882acfbb3038b0b81022de7d3600fd0a3255}{}\label{group__uart__hal_ggaa4ec9f908b1b8e958c99ddff14373882acfbb3038b0b81022de7d3600fd0a3255}
}]Rxr takes 3 samples of each received bit. If any of these samples differ, noise flag sets \index{k\+Uart\+Frame\+Err@{k\+Uart\+Frame\+Err}!Uart\+\_\+hal@{Uart\+\_\+hal}}\index{Uart\+\_\+hal@{Uart\+\_\+hal}!k\+Uart\+Frame\+Err@{k\+Uart\+Frame\+Err}}\item[{\em 
k\+Uart\+Frame\+Err\hypertarget{group__uart__hal_ggaa4ec9f908b1b8e958c99ddff14373882a3d96d49ccbc30ad8a7cae0ff64a7c8ff}{}\label{group__uart__hal_ggaa4ec9f908b1b8e958c99ddff14373882a3d96d49ccbc30ad8a7cae0ff64a7c8ff}
}]Frame error flag, sets if logic 0 was detected where stop bit expected \index{k\+Uart\+Parity\+Err@{k\+Uart\+Parity\+Err}!Uart\+\_\+hal@{Uart\+\_\+hal}}\index{Uart\+\_\+hal@{Uart\+\_\+hal}!k\+Uart\+Parity\+Err@{k\+Uart\+Parity\+Err}}\item[{\em 
k\+Uart\+Parity\+Err\hypertarget{group__uart__hal_ggaa4ec9f908b1b8e958c99ddff14373882a744b74085a23e42ecdfdaace08ef176b}{}\label{group__uart__hal_ggaa4ec9f908b1b8e958c99ddff14373882a744b74085a23e42ecdfdaace08ef176b}
}]If parity enabled, sets upon parity error detection \index{k\+Uart\+Line\+Break\+Detect@{k\+Uart\+Line\+Break\+Detect}!Uart\+\_\+hal@{Uart\+\_\+hal}}\index{Uart\+\_\+hal@{Uart\+\_\+hal}!k\+Uart\+Line\+Break\+Detect@{k\+Uart\+Line\+Break\+Detect}}\item[{\em 
k\+Uart\+Line\+Break\+Detect\hypertarget{group__uart__hal_ggaa4ec9f908b1b8e958c99ddff14373882a8e339c29b1d349cc8f55c4b737b690a5}{}\label{group__uart__hal_ggaa4ec9f908b1b8e958c99ddff14373882a8e339c29b1d349cc8f55c4b737b690a5}
}]L\+IN break detect interrupt flag, sets when L\+IN break char detected and L\+IN circuit enabled \index{k\+Uart\+Rx\+Active\+Edge\+Detect@{k\+Uart\+Rx\+Active\+Edge\+Detect}!Uart\+\_\+hal@{Uart\+\_\+hal}}\index{Uart\+\_\+hal@{Uart\+\_\+hal}!k\+Uart\+Rx\+Active\+Edge\+Detect@{k\+Uart\+Rx\+Active\+Edge\+Detect}}\item[{\em 
k\+Uart\+Rx\+Active\+Edge\+Detect\hypertarget{group__uart__hal_ggaa4ec9f908b1b8e958c99ddff14373882aaea3e47f7f337f95246c3decdc99abd2}{}\label{group__uart__hal_ggaa4ec9f908b1b8e958c99ddff14373882aaea3e47f7f337f95246c3decdc99abd2}
}]Rx pin active edge interrupt flag, sets when active edge detected \index{k\+Uart\+Rx\+Active@{k\+Uart\+Rx\+Active}!Uart\+\_\+hal@{Uart\+\_\+hal}}\index{Uart\+\_\+hal@{Uart\+\_\+hal}!k\+Uart\+Rx\+Active@{k\+Uart\+Rx\+Active}}\item[{\em 
k\+Uart\+Rx\+Active\hypertarget{group__uart__hal_ggaa4ec9f908b1b8e958c99ddff14373882aca3a161522a90f47010844017a98085d}{}\label{group__uart__hal_ggaa4ec9f908b1b8e958c99ddff14373882aca3a161522a90f47010844017a98085d}
}]Receiver Active Flag (R\+AF), sets at beginning of valid start bit \end{description}
\end{Desc}
\index{Uart\+\_\+hal@{Uart\+\_\+hal}!\+\_\+uart\+\_\+stop\+\_\+bit\+\_\+count@{\+\_\+uart\+\_\+stop\+\_\+bit\+\_\+count}}
\index{\+\_\+uart\+\_\+stop\+\_\+bit\+\_\+count@{\+\_\+uart\+\_\+stop\+\_\+bit\+\_\+count}!Uart\+\_\+hal@{Uart\+\_\+hal}}
\subsubsection[{\texorpdfstring{\+\_\+uart\+\_\+stop\+\_\+bit\+\_\+count}{_uart_stop_bit_count}}]{\setlength{\rightskip}{0pt plus 5cm}enum {\bf \+\_\+uart\+\_\+stop\+\_\+bit\+\_\+count}}\hypertarget{group__uart__hal_ga3c656a4365cab1185398ff953272091e}{}\label{group__uart__hal_ga3c656a4365cab1185398ff953272091e}


U\+A\+RT number of stop bits. 

These constants define the number of allowable stop bits to configure in a U\+A\+RT base\+Addr. \begin{Desc}
\item[Enumerator]\par
\begin{description}
\index{k\+Uart\+One\+Stop\+Bit@{k\+Uart\+One\+Stop\+Bit}!Uart\+\_\+hal@{Uart\+\_\+hal}}\index{Uart\+\_\+hal@{Uart\+\_\+hal}!k\+Uart\+One\+Stop\+Bit@{k\+Uart\+One\+Stop\+Bit}}\item[{\em 
k\+Uart\+One\+Stop\+Bit\hypertarget{group__uart__hal_gga3c656a4365cab1185398ff953272091ea792ceeb3ebaaf5b2529423fe8e178d44}{}\label{group__uart__hal_gga3c656a4365cab1185398ff953272091ea792ceeb3ebaaf5b2529423fe8e178d44}
}]one stop bit \index{k\+Uart\+Two\+Stop\+Bit@{k\+Uart\+Two\+Stop\+Bit}!Uart\+\_\+hal@{Uart\+\_\+hal}}\index{Uart\+\_\+hal@{Uart\+\_\+hal}!k\+Uart\+Two\+Stop\+Bit@{k\+Uart\+Two\+Stop\+Bit}}\item[{\em 
k\+Uart\+Two\+Stop\+Bit\hypertarget{group__uart__hal_gga3c656a4365cab1185398ff953272091ea27898a03ccf45fe91fddfff83be60cea}{}\label{group__uart__hal_gga3c656a4365cab1185398ff953272091ea27898a03ccf45fe91fddfff83be60cea}
}]two stop bits \end{description}
\end{Desc}
\index{Uart\+\_\+hal@{Uart\+\_\+hal}!\+\_\+uart\+\_\+wakeup\+\_\+method@{\+\_\+uart\+\_\+wakeup\+\_\+method}}
\index{\+\_\+uart\+\_\+wakeup\+\_\+method@{\+\_\+uart\+\_\+wakeup\+\_\+method}!Uart\+\_\+hal@{Uart\+\_\+hal}}
\subsubsection[{\texorpdfstring{\+\_\+uart\+\_\+wakeup\+\_\+method}{_uart_wakeup_method}}]{\setlength{\rightskip}{0pt plus 5cm}enum {\bf \+\_\+uart\+\_\+wakeup\+\_\+method}}\hypertarget{group__uart__hal_gac4479526dd3c0c5406e7c553e2c797d5}{}\label{group__uart__hal_gac4479526dd3c0c5406e7c553e2c797d5}


U\+A\+RT wakeup from standby method constants. 

This provides constants for the two U\+A\+RT wakeup methods\+: idle-\/line or address-\/mark. \begin{Desc}
\item[Enumerator]\par
\begin{description}
\index{k\+Uart\+Idle\+Line\+Wake@{k\+Uart\+Idle\+Line\+Wake}!Uart\+\_\+hal@{Uart\+\_\+hal}}\index{Uart\+\_\+hal@{Uart\+\_\+hal}!k\+Uart\+Idle\+Line\+Wake@{k\+Uart\+Idle\+Line\+Wake}}\item[{\em 
k\+Uart\+Idle\+Line\+Wake\hypertarget{group__uart__hal_ggac4479526dd3c0c5406e7c553e2c797d5a09721a9294ef5eadb137e4a0a9744a58}{}\label{group__uart__hal_ggac4479526dd3c0c5406e7c553e2c797d5a09721a9294ef5eadb137e4a0a9744a58}
}]The idle-\/line wakes U\+A\+RT receiver from standby \index{k\+Uart\+Addr\+Mark\+Wake@{k\+Uart\+Addr\+Mark\+Wake}!Uart\+\_\+hal@{Uart\+\_\+hal}}\index{Uart\+\_\+hal@{Uart\+\_\+hal}!k\+Uart\+Addr\+Mark\+Wake@{k\+Uart\+Addr\+Mark\+Wake}}\item[{\em 
k\+Uart\+Addr\+Mark\+Wake\hypertarget{group__uart__hal_ggac4479526dd3c0c5406e7c553e2c797d5a51f8c90fb648dbd7d2f684d46f05975b}{}\label{group__uart__hal_ggac4479526dd3c0c5406e7c553e2c797d5a51f8c90fb648dbd7d2f684d46f05975b}
}]The address-\/mark wakes U\+A\+RT receiver from standby \end{description}
\end{Desc}


\subsection{Function Documentation}
\index{Uart\+\_\+hal@{Uart\+\_\+hal}!U\+A\+R\+T\+\_\+\+H\+A\+L\+\_\+\+Clear\+All\+Non\+Autoclear\+Status\+Flags@{U\+A\+R\+T\+\_\+\+H\+A\+L\+\_\+\+Clear\+All\+Non\+Autoclear\+Status\+Flags}}
\index{U\+A\+R\+T\+\_\+\+H\+A\+L\+\_\+\+Clear\+All\+Non\+Autoclear\+Status\+Flags@{U\+A\+R\+T\+\_\+\+H\+A\+L\+\_\+\+Clear\+All\+Non\+Autoclear\+Status\+Flags}!Uart\+\_\+hal@{Uart\+\_\+hal}}
\subsubsection[{\texorpdfstring{U\+A\+R\+T\+\_\+\+H\+A\+L\+\_\+\+Clear\+All\+Non\+Autoclear\+Status\+Flags(uint32\+\_\+t base\+Addr)}{UART_HAL_ClearAllNonAutoclearStatusFlags(uint32_t baseAddr)}}]{\setlength{\rightskip}{0pt plus 5cm}void U\+A\+R\+T\+\_\+\+H\+A\+L\+\_\+\+Clear\+All\+Non\+Autoclear\+Status\+Flags (
\begin{DoxyParamCaption}
\item[{uint32\+\_\+t}]{base\+Addr}
\end{DoxyParamCaption}
)}\hypertarget{group__uart__hal_gab72177b21e6b5202d8d140f48db9048a}{}\label{group__uart__hal_gab72177b21e6b5202d8d140f48db9048a}


Clears all U\+A\+RT status flags. 

This function tries to clear all of the U\+A\+RT status flags. In some cases, some of the status flags may not get cleared because the condition that set the flag may still exist.


\begin{DoxyParams}{Parameters}
{\em base\+Addr} & U\+A\+RT module base address. \\
\hline
\end{DoxyParams}
\index{Uart\+\_\+hal@{Uart\+\_\+hal}!U\+A\+R\+T\+\_\+\+H\+A\+L\+\_\+\+Clear\+Status\+Flag@{U\+A\+R\+T\+\_\+\+H\+A\+L\+\_\+\+Clear\+Status\+Flag}}
\index{U\+A\+R\+T\+\_\+\+H\+A\+L\+\_\+\+Clear\+Status\+Flag@{U\+A\+R\+T\+\_\+\+H\+A\+L\+\_\+\+Clear\+Status\+Flag}!Uart\+\_\+hal@{Uart\+\_\+hal}}
\subsubsection[{\texorpdfstring{U\+A\+R\+T\+\_\+\+H\+A\+L\+\_\+\+Clear\+Status\+Flag(uint32\+\_\+t base\+Addr, uart\+\_\+status\+\_\+flag\+\_\+t status\+Flag)}{UART_HAL_ClearStatusFlag(uint32_t baseAddr, uart_status_flag_t statusFlag)}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf uart\+\_\+status\+\_\+t} U\+A\+R\+T\+\_\+\+H\+A\+L\+\_\+\+Clear\+Status\+Flag (
\begin{DoxyParamCaption}
\item[{uint32\+\_\+t}]{base\+Addr, }
\item[{{\bf uart\+\_\+status\+\_\+flag\+\_\+t}}]{status\+Flag}
\end{DoxyParamCaption}
)}\hypertarget{group__uart__hal_gac6f42aead3e964c9f33f5ba48de26fae}{}\label{group__uart__hal_gac6f42aead3e964c9f33f5ba48de26fae}


Clears an individual and specific U\+A\+RT status flag. 

This function allows the user to clear an individual and specific U\+A\+RT status flag. Refer to structure definition uart\+\_\+status\+\_\+flag\+\_\+t for list of status bits.


\begin{DoxyParams}{Parameters}
{\em base\+Addr} & U\+A\+RT module base address. \\
\hline
{\em status\+Flag} & The desired U\+A\+RT status flag to clear. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
An error code or k\+Status\+\_\+\+U\+A\+R\+T\+\_\+\+Success. 
\end{DoxyReturn}
\index{Uart\+\_\+hal@{Uart\+\_\+hal}!U\+A\+R\+T\+\_\+\+H\+A\+L\+\_\+\+Config\+Idle\+Line\+Detect@{U\+A\+R\+T\+\_\+\+H\+A\+L\+\_\+\+Config\+Idle\+Line\+Detect}}
\index{U\+A\+R\+T\+\_\+\+H\+A\+L\+\_\+\+Config\+Idle\+Line\+Detect@{U\+A\+R\+T\+\_\+\+H\+A\+L\+\_\+\+Config\+Idle\+Line\+Detect}!Uart\+\_\+hal@{Uart\+\_\+hal}}
\subsubsection[{\texorpdfstring{U\+A\+R\+T\+\_\+\+H\+A\+L\+\_\+\+Config\+Idle\+Line\+Detect(uint32\+\_\+t base\+Addr, uint8\+\_\+t idle\+Line, uint8\+\_\+t rx\+Wake\+Idle\+Detect)}{UART_HAL_ConfigIdleLineDetect(uint32_t baseAddr, uint8_t idleLine, uint8_t rxWakeIdleDetect)}}]{\setlength{\rightskip}{0pt plus 5cm}void U\+A\+R\+T\+\_\+\+H\+A\+L\+\_\+\+Config\+Idle\+Line\+Detect (
\begin{DoxyParamCaption}
\item[{uint32\+\_\+t}]{base\+Addr, }
\item[{uint8\+\_\+t}]{idle\+Line, }
\item[{uint8\+\_\+t}]{rx\+Wake\+Idle\+Detect}
\end{DoxyParamCaption}
)}\hypertarget{group__uart__hal_ga842ee6d63065f5759a271eb9aa46f541}{}\label{group__uart__hal_ga842ee6d63065f5759a271eb9aa46f541}


Configures the operation options of the U\+A\+RT idle line detect. 

This function allows the user to configure the U\+A\+RT idle-\/line detect operation. There are two separate operations for the user to configure, the idle line bit-\/count start and the receive wake up affect on I\+D\+LE status bit. The user will pass in a structure of type uart\+\_\+idle\+\_\+line\+\_\+config\+\_\+t.


\begin{DoxyParams}{Parameters}
{\em base\+Addr} & U\+A\+RT module base address. \\
\hline
{\em idle\+Line} & Idle bit count start\+: 0 -\/ after start bit (default), 1 -\/ after stop bit \\
\hline
{\em rx\+Wake\+Idle\+Detect} & Receiver Wake Up Idle Detect. I\+D\+LE status bit operation during receive standby. Controls whether idle character that wakes up receiver will also set I\+D\+LE status bit. 0 -\/ I\+D\+LE status bit doesn\textquotesingle{}t get set (default), 1 -\/ I\+D\+LE status bit gets set \\
\hline
\end{DoxyParams}
\index{Uart\+\_\+hal@{Uart\+\_\+hal}!U\+A\+R\+T\+\_\+\+H\+A\+L\+\_\+\+Configure\+Dma@{U\+A\+R\+T\+\_\+\+H\+A\+L\+\_\+\+Configure\+Dma}}
\index{U\+A\+R\+T\+\_\+\+H\+A\+L\+\_\+\+Configure\+Dma@{U\+A\+R\+T\+\_\+\+H\+A\+L\+\_\+\+Configure\+Dma}!Uart\+\_\+hal@{Uart\+\_\+hal}}
\subsubsection[{\texorpdfstring{U\+A\+R\+T\+\_\+\+H\+A\+L\+\_\+\+Configure\+Dma(uint32\+\_\+t base\+Addr, bool tx\+Dma\+Config, bool rx\+Dma\+Config)}{UART_HAL_ConfigureDma(uint32_t baseAddr, bool txDmaConfig, bool rxDmaConfig)}}]{\setlength{\rightskip}{0pt plus 5cm}void U\+A\+R\+T\+\_\+\+H\+A\+L\+\_\+\+Configure\+Dma (
\begin{DoxyParamCaption}
\item[{uint32\+\_\+t}]{base\+Addr, }
\item[{bool}]{tx\+Dma\+Config, }
\item[{bool}]{rx\+Dma\+Config}
\end{DoxyParamCaption}
)}\hypertarget{group__uart__hal_ga4cc50e15355a7675b47a5fc0eaa6d0dd}{}\label{group__uart__hal_ga4cc50e15355a7675b47a5fc0eaa6d0dd}


Configures the U\+A\+RT D\+MA requests for the Transmitter and Receiver. 

This function allows the user to configure the transmit data register empty flag to generate an interrupt request (default) or a D\+MA request. Similarly, this function allows the user to configure the receive data register full flag to generate an interrupt request (default) or a D\+MA request.


\begin{DoxyParams}{Parameters}
{\em base\+Addr} & U\+A\+RT module base address. \\
\hline
{\em tx\+Dma\+Config} & Transmit D\+MA request configuration setting (enable\+: true /disable\+: false). \\
\hline
{\em rx\+Dma\+Config} & Receive D\+MA request configuration setting (enable\+: true/disable\+: false). \\
\hline
\end{DoxyParams}
\index{Uart\+\_\+hal@{Uart\+\_\+hal}!U\+A\+R\+T\+\_\+\+H\+A\+L\+\_\+\+Getchar@{U\+A\+R\+T\+\_\+\+H\+A\+L\+\_\+\+Getchar}}
\index{U\+A\+R\+T\+\_\+\+H\+A\+L\+\_\+\+Getchar@{U\+A\+R\+T\+\_\+\+H\+A\+L\+\_\+\+Getchar}!Uart\+\_\+hal@{Uart\+\_\+hal}}
\subsubsection[{\texorpdfstring{U\+A\+R\+T\+\_\+\+H\+A\+L\+\_\+\+Getchar(uint32\+\_\+t base\+Addr, uint8\+\_\+t $\ast$read\+Data)}{UART_HAL_Getchar(uint32_t baseAddr, uint8_t *readData)}}]{\setlength{\rightskip}{0pt plus 5cm}void U\+A\+R\+T\+\_\+\+H\+A\+L\+\_\+\+Getchar (
\begin{DoxyParamCaption}
\item[{uint32\+\_\+t}]{base\+Addr, }
\item[{uint8\+\_\+t $\ast$}]{read\+Data}
\end{DoxyParamCaption}
)}\hypertarget{group__uart__hal_ga6654ad81f78f8f9736fe6d5d99955554}{}\label{group__uart__hal_ga6654ad81f78f8f9736fe6d5d99955554}


This function gets a received 8-\/bit character from the U\+A\+RT data register. 


\begin{DoxyParams}{Parameters}
{\em base\+Addr} & U\+A\+RT module base address. \\
\hline
{\em read\+Data} & The received data read from data register of size 8-\/bit. \\
\hline
\end{DoxyParams}
\index{Uart\+\_\+hal@{Uart\+\_\+hal}!U\+A\+R\+T\+\_\+\+H\+A\+L\+\_\+\+Getchar9@{U\+A\+R\+T\+\_\+\+H\+A\+L\+\_\+\+Getchar9}}
\index{U\+A\+R\+T\+\_\+\+H\+A\+L\+\_\+\+Getchar9@{U\+A\+R\+T\+\_\+\+H\+A\+L\+\_\+\+Getchar9}!Uart\+\_\+hal@{Uart\+\_\+hal}}
\subsubsection[{\texorpdfstring{U\+A\+R\+T\+\_\+\+H\+A\+L\+\_\+\+Getchar9(uint32\+\_\+t base\+Addr, uint16\+\_\+t $\ast$read\+Data)}{UART_HAL_Getchar9(uint32_t baseAddr, uint16_t *readData)}}]{\setlength{\rightskip}{0pt plus 5cm}void U\+A\+R\+T\+\_\+\+H\+A\+L\+\_\+\+Getchar9 (
\begin{DoxyParamCaption}
\item[{uint32\+\_\+t}]{base\+Addr, }
\item[{uint16\+\_\+t $\ast$}]{read\+Data}
\end{DoxyParamCaption}
)}\hypertarget{group__uart__hal_ga8faaa5dec652f92dfa51d57e24d3889c}{}\label{group__uart__hal_ga8faaa5dec652f92dfa51d57e24d3889c}


This function gets a received 9-\/bit character from the U\+A\+RT data register. 


\begin{DoxyParams}{Parameters}
{\em base\+Addr} & U\+A\+RT module base address. \\
\hline
{\em read\+Data} & The received data read from data register of size 9-\/bit. \\
\hline
\end{DoxyParams}
\index{Uart\+\_\+hal@{Uart\+\_\+hal}!U\+A\+R\+T\+\_\+\+H\+A\+L\+\_\+\+Get\+Int\+Mode@{U\+A\+R\+T\+\_\+\+H\+A\+L\+\_\+\+Get\+Int\+Mode}}
\index{U\+A\+R\+T\+\_\+\+H\+A\+L\+\_\+\+Get\+Int\+Mode@{U\+A\+R\+T\+\_\+\+H\+A\+L\+\_\+\+Get\+Int\+Mode}!Uart\+\_\+hal@{Uart\+\_\+hal}}
\subsubsection[{\texorpdfstring{U\+A\+R\+T\+\_\+\+H\+A\+L\+\_\+\+Get\+Int\+Mode(uint32\+\_\+t base\+Addr, uart\+\_\+interrupt\+\_\+t interrupt)}{UART_HAL_GetIntMode(uint32_t baseAddr, uart_interrupt_t interrupt)}}]{\setlength{\rightskip}{0pt plus 5cm}bool U\+A\+R\+T\+\_\+\+H\+A\+L\+\_\+\+Get\+Int\+Mode (
\begin{DoxyParamCaption}
\item[{uint32\+\_\+t}]{base\+Addr, }
\item[{{\bf uart\+\_\+interrupt\+\_\+t}}]{interrupt}
\end{DoxyParamCaption}
)}\hypertarget{group__uart__hal_ga993b9ff384266914cf928b985b188ee9}{}\label{group__uart__hal_ga993b9ff384266914cf928b985b188ee9}


Returns whether the U\+A\+RT module interrupts is enabled/disabled. 


\begin{DoxyParams}{Parameters}
{\em base\+Addr} & U\+A\+RT module base address. \\
\hline
{\em interrupt} & U\+A\+RT interrupt configuration data. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
true\+: enable, false\+: disable. 
\end{DoxyReturn}
\index{Uart\+\_\+hal@{Uart\+\_\+hal}!U\+A\+R\+T\+\_\+\+H\+A\+L\+\_\+\+Get\+Status\+Flag@{U\+A\+R\+T\+\_\+\+H\+A\+L\+\_\+\+Get\+Status\+Flag}}
\index{U\+A\+R\+T\+\_\+\+H\+A\+L\+\_\+\+Get\+Status\+Flag@{U\+A\+R\+T\+\_\+\+H\+A\+L\+\_\+\+Get\+Status\+Flag}!Uart\+\_\+hal@{Uart\+\_\+hal}}
\subsubsection[{\texorpdfstring{U\+A\+R\+T\+\_\+\+H\+A\+L\+\_\+\+Get\+Status\+Flag(uint32\+\_\+t base\+Addr, uart\+\_\+status\+\_\+flag\+\_\+t status\+Flag)}{UART_HAL_GetStatusFlag(uint32_t baseAddr, uart_status_flag_t statusFlag)}}]{\setlength{\rightskip}{0pt plus 5cm}bool U\+A\+R\+T\+\_\+\+H\+A\+L\+\_\+\+Get\+Status\+Flag (
\begin{DoxyParamCaption}
\item[{uint32\+\_\+t}]{base\+Addr, }
\item[{{\bf uart\+\_\+status\+\_\+flag\+\_\+t}}]{status\+Flag}
\end{DoxyParamCaption}
)}\hypertarget{group__uart__hal_gaec59d68fb8fed28c1d0da106f4949647}{}\label{group__uart__hal_gaec59d68fb8fed28c1d0da106f4949647}


Gets all U\+A\+RT status flag states. 


\begin{DoxyParams}{Parameters}
{\em base\+Addr} & U\+A\+RT module base address. \\
\hline
{\em status\+Flag} & Status flag name. \\
\hline
\end{DoxyParams}
\index{Uart\+\_\+hal@{Uart\+\_\+hal}!U\+A\+R\+T\+\_\+\+H\+A\+L\+\_\+\+Init@{U\+A\+R\+T\+\_\+\+H\+A\+L\+\_\+\+Init}}
\index{U\+A\+R\+T\+\_\+\+H\+A\+L\+\_\+\+Init@{U\+A\+R\+T\+\_\+\+H\+A\+L\+\_\+\+Init}!Uart\+\_\+hal@{Uart\+\_\+hal}}
\subsubsection[{\texorpdfstring{U\+A\+R\+T\+\_\+\+H\+A\+L\+\_\+\+Init(uint32\+\_\+t base\+Addr)}{UART_HAL_Init(uint32_t baseAddr)}}]{\setlength{\rightskip}{0pt plus 5cm}void U\+A\+R\+T\+\_\+\+H\+A\+L\+\_\+\+Init (
\begin{DoxyParamCaption}
\item[{uint32\+\_\+t}]{base\+Addr}
\end{DoxyParamCaption}
)}\hypertarget{group__uart__hal_gab01d47c23b25db598d38ad1595453097}{}\label{group__uart__hal_gab01d47c23b25db598d38ad1595453097}


Initializes the U\+A\+RT controller. 

This function initializes the module to a known state.


\begin{DoxyParams}{Parameters}
{\em base\+Addr} & U\+A\+RT module base address. \\
\hline
\end{DoxyParams}
\index{Uart\+\_\+hal@{Uart\+\_\+hal}!U\+A\+R\+T\+\_\+\+H\+A\+L\+\_\+\+Is\+Rxdma\+Enabled@{U\+A\+R\+T\+\_\+\+H\+A\+L\+\_\+\+Is\+Rxdma\+Enabled}}
\index{U\+A\+R\+T\+\_\+\+H\+A\+L\+\_\+\+Is\+Rxdma\+Enabled@{U\+A\+R\+T\+\_\+\+H\+A\+L\+\_\+\+Is\+Rxdma\+Enabled}!Uart\+\_\+hal@{Uart\+\_\+hal}}
\subsubsection[{\texorpdfstring{U\+A\+R\+T\+\_\+\+H\+A\+L\+\_\+\+Is\+Rxdma\+Enabled(uint32\+\_\+t base\+Addr)}{UART_HAL_IsRxdmaEnabled(uint32_t baseAddr)}}]{\setlength{\rightskip}{0pt plus 5cm}bool U\+A\+R\+T\+\_\+\+H\+A\+L\+\_\+\+Is\+Rxdma\+Enabled (
\begin{DoxyParamCaption}
\item[{uint32\+\_\+t}]{base\+Addr}
\end{DoxyParamCaption}
)}\hypertarget{group__uart__hal_gaf344d7aae4af26626211e1cae9e27498}{}\label{group__uart__hal_gaf344d7aae4af26626211e1cae9e27498}


Gets the U\+A\+RT Receive D\+MA request configuration setting. 

This function returns the configuration setting of the Receive D\+MA request.


\begin{DoxyParams}{Parameters}
{\em base\+Addr} & U\+A\+RT module base address. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Receive D\+MA request configuration setting (enable\+: true /disable\+: false). 
\end{DoxyReturn}
\index{Uart\+\_\+hal@{Uart\+\_\+hal}!U\+A\+R\+T\+\_\+\+H\+A\+L\+\_\+\+Is\+Txdma\+Enabled@{U\+A\+R\+T\+\_\+\+H\+A\+L\+\_\+\+Is\+Txdma\+Enabled}}
\index{U\+A\+R\+T\+\_\+\+H\+A\+L\+\_\+\+Is\+Txdma\+Enabled@{U\+A\+R\+T\+\_\+\+H\+A\+L\+\_\+\+Is\+Txdma\+Enabled}!Uart\+\_\+hal@{Uart\+\_\+hal}}
\subsubsection[{\texorpdfstring{U\+A\+R\+T\+\_\+\+H\+A\+L\+\_\+\+Is\+Txdma\+Enabled(uint32\+\_\+t base\+Addr)}{UART_HAL_IsTxdmaEnabled(uint32_t baseAddr)}}]{\setlength{\rightskip}{0pt plus 5cm}bool U\+A\+R\+T\+\_\+\+H\+A\+L\+\_\+\+Is\+Txdma\+Enabled (
\begin{DoxyParamCaption}
\item[{uint32\+\_\+t}]{base\+Addr}
\end{DoxyParamCaption}
)}\hypertarget{group__uart__hal_gab6bb5255cad2ddfe48c9f184a73cfd8e}{}\label{group__uart__hal_gab6bb5255cad2ddfe48c9f184a73cfd8e}


Gets the U\+A\+RT Transmit D\+MA request configuration setting. 

This function returns the configuration setting of the Transmit D\+MA request.


\begin{DoxyParams}{Parameters}
{\em base\+Addr} & U\+A\+RT module base address. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Transmit D\+MA request configuration setting (enable\+: true /disable\+: false). 
\end{DoxyReturn}
\index{Uart\+\_\+hal@{Uart\+\_\+hal}!U\+A\+R\+T\+\_\+\+H\+A\+L\+\_\+\+Putchar@{U\+A\+R\+T\+\_\+\+H\+A\+L\+\_\+\+Putchar}}
\index{U\+A\+R\+T\+\_\+\+H\+A\+L\+\_\+\+Putchar@{U\+A\+R\+T\+\_\+\+H\+A\+L\+\_\+\+Putchar}!Uart\+\_\+hal@{Uart\+\_\+hal}}
\subsubsection[{\texorpdfstring{U\+A\+R\+T\+\_\+\+H\+A\+L\+\_\+\+Putchar(uint32\+\_\+t base\+Addr, uint8\+\_\+t data)}{UART_HAL_Putchar(uint32_t baseAddr, uint8_t data)}}]{\setlength{\rightskip}{0pt plus 5cm}void U\+A\+R\+T\+\_\+\+H\+A\+L\+\_\+\+Putchar (
\begin{DoxyParamCaption}
\item[{uint32\+\_\+t}]{base\+Addr, }
\item[{uint8\+\_\+t}]{data}
\end{DoxyParamCaption}
)}\hypertarget{group__uart__hal_ga4e3a567f40dcded77abb8f9af9003014}{}\label{group__uart__hal_ga4e3a567f40dcded77abb8f9af9003014}


This function allows the user to send an 8-\/bit character from the U\+A\+RT data register. 


\begin{DoxyParams}{Parameters}
{\em base\+Addr} & U\+A\+RT module base address. \\
\hline
{\em data} & The data to send of size 8-\/bit. \\
\hline
\end{DoxyParams}
\index{Uart\+\_\+hal@{Uart\+\_\+hal}!U\+A\+R\+T\+\_\+\+H\+A\+L\+\_\+\+Putchar9@{U\+A\+R\+T\+\_\+\+H\+A\+L\+\_\+\+Putchar9}}
\index{U\+A\+R\+T\+\_\+\+H\+A\+L\+\_\+\+Putchar9@{U\+A\+R\+T\+\_\+\+H\+A\+L\+\_\+\+Putchar9}!Uart\+\_\+hal@{Uart\+\_\+hal}}
\subsubsection[{\texorpdfstring{U\+A\+R\+T\+\_\+\+H\+A\+L\+\_\+\+Putchar9(uint32\+\_\+t base\+Addr, uint16\+\_\+t data)}{UART_HAL_Putchar9(uint32_t baseAddr, uint16_t data)}}]{\setlength{\rightskip}{0pt plus 5cm}void U\+A\+R\+T\+\_\+\+H\+A\+L\+\_\+\+Putchar9 (
\begin{DoxyParamCaption}
\item[{uint32\+\_\+t}]{base\+Addr, }
\item[{uint16\+\_\+t}]{data}
\end{DoxyParamCaption}
)}\hypertarget{group__uart__hal_ga06c962d1f9173c5edc3d2f94a5b986e1}{}\label{group__uart__hal_ga06c962d1f9173c5edc3d2f94a5b986e1}


This function allows the user to send a 9-\/bit character from the U\+A\+RT data register. 


\begin{DoxyParams}{Parameters}
{\em base\+Addr} & U\+A\+RT module base address. \\
\hline
{\em data} & The data to send of size 9-\/bit. \\
\hline
\end{DoxyParams}
\index{Uart\+\_\+hal@{Uart\+\_\+hal}!U\+A\+R\+T\+\_\+\+H\+A\+L\+\_\+\+Put\+Receiver\+In\+Standby\+Mode@{U\+A\+R\+T\+\_\+\+H\+A\+L\+\_\+\+Put\+Receiver\+In\+Standby\+Mode}}
\index{U\+A\+R\+T\+\_\+\+H\+A\+L\+\_\+\+Put\+Receiver\+In\+Standby\+Mode@{U\+A\+R\+T\+\_\+\+H\+A\+L\+\_\+\+Put\+Receiver\+In\+Standby\+Mode}!Uart\+\_\+hal@{Uart\+\_\+hal}}
\subsubsection[{\texorpdfstring{U\+A\+R\+T\+\_\+\+H\+A\+L\+\_\+\+Put\+Receiver\+In\+Standby\+Mode(uint32\+\_\+t base\+Addr)}{UART_HAL_PutReceiverInStandbyMode(uint32_t baseAddr)}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf uart\+\_\+status\+\_\+t} U\+A\+R\+T\+\_\+\+H\+A\+L\+\_\+\+Put\+Receiver\+In\+Standby\+Mode (
\begin{DoxyParamCaption}
\item[{uint32\+\_\+t}]{base\+Addr}
\end{DoxyParamCaption}
)}\hypertarget{group__uart__hal_ga9f78ab8fe20466848ff113a7c2e93917}{}\label{group__uart__hal_ga9f78ab8fe20466848ff113a7c2e93917}


Places the U\+A\+RT receiver in standby mode. 

This function, when called, places the U\+A\+RT receiver into standby mode. In some U\+A\+RT base\+Addrs, there are conditions that must be met before placing Rx in standby mode. Before placing U\+A\+RT in standby, determine if receiver is set to wake on idle, and if receiver is already in idle state. N\+O\+TE\+: R\+WU should only be set with C1\mbox{[}W\+A\+KE\mbox{]} = 0 (wakeup on idle) if the channel is currently not idle. This can be determined by the S2\mbox{[}R\+AF\mbox{]} flag. If set to wake up F\+R\+OM an I\+D\+LE event and the channel is already idle, it is possible that the U\+A\+RT will discard data because data must be received (or a L\+IN break detect) after an I\+D\+LE is detected before I\+D\+LE is allowed to be reasserted.


\begin{DoxyParams}{Parameters}
{\em base\+Addr} & U\+A\+RT module base address. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Error code or k\+Status\+\_\+\+U\+A\+R\+T\+\_\+\+Success. 
\end{DoxyReturn}
\index{Uart\+\_\+hal@{Uart\+\_\+hal}!U\+A\+R\+T\+\_\+\+H\+A\+L\+\_\+\+Set\+Baud\+Rate@{U\+A\+R\+T\+\_\+\+H\+A\+L\+\_\+\+Set\+Baud\+Rate}}
\index{U\+A\+R\+T\+\_\+\+H\+A\+L\+\_\+\+Set\+Baud\+Rate@{U\+A\+R\+T\+\_\+\+H\+A\+L\+\_\+\+Set\+Baud\+Rate}!Uart\+\_\+hal@{Uart\+\_\+hal}}
\subsubsection[{\texorpdfstring{U\+A\+R\+T\+\_\+\+H\+A\+L\+\_\+\+Set\+Baud\+Rate(uint32\+\_\+t base\+Addr, uint32\+\_\+t source\+Clock\+In\+Hz, uint32\+\_\+t baud\+Rate)}{UART_HAL_SetBaudRate(uint32_t baseAddr, uint32_t sourceClockInHz, uint32_t baudRate)}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf uart\+\_\+status\+\_\+t} U\+A\+R\+T\+\_\+\+H\+A\+L\+\_\+\+Set\+Baud\+Rate (
\begin{DoxyParamCaption}
\item[{uint32\+\_\+t}]{base\+Addr, }
\item[{uint32\+\_\+t}]{source\+Clock\+In\+Hz, }
\item[{uint32\+\_\+t}]{baud\+Rate}
\end{DoxyParamCaption}
)}\hypertarget{group__uart__hal_ga91003c8ec4018b81feef6e3a79a5f6f2}{}\label{group__uart__hal_ga91003c8ec4018b81feef6e3a79a5f6f2}


Configures the U\+A\+RT baud rate. 

This function programs the U\+A\+RT baud rate to the desired value passed in by the user. The user must also pass in the module source clock so that the function can calculate the baud rate divisors to their appropriate values. In some U\+A\+RT base\+Addrs it is required that the transmitter/receiver be disabled before calling this function. Generally this is applied to all U\+A\+R\+Ts to ensure safe operation.


\begin{DoxyParams}{Parameters}
{\em base\+Addr} & U\+A\+RT module base address. \\
\hline
{\em source\+Clock\+In\+Hz} & U\+A\+RT source input clock in Hz. \\
\hline
{\em baud\+Rate} & U\+A\+RT desired baud rate. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
An error code or k\+Status\+\_\+\+U\+A\+R\+T\+\_\+\+Success 
\end{DoxyReturn}
\index{Uart\+\_\+hal@{Uart\+\_\+hal}!U\+A\+R\+T\+\_\+\+H\+A\+L\+\_\+\+Set\+Baud\+Rate\+Divisor@{U\+A\+R\+T\+\_\+\+H\+A\+L\+\_\+\+Set\+Baud\+Rate\+Divisor}}
\index{U\+A\+R\+T\+\_\+\+H\+A\+L\+\_\+\+Set\+Baud\+Rate\+Divisor@{U\+A\+R\+T\+\_\+\+H\+A\+L\+\_\+\+Set\+Baud\+Rate\+Divisor}!Uart\+\_\+hal@{Uart\+\_\+hal}}
\subsubsection[{\texorpdfstring{U\+A\+R\+T\+\_\+\+H\+A\+L\+\_\+\+Set\+Baud\+Rate\+Divisor(uint32\+\_\+t base\+Addr, uint16\+\_\+t baud\+Rate\+Divisor)}{UART_HAL_SetBaudRateDivisor(uint32_t baseAddr, uint16_t baudRateDivisor)}}]{\setlength{\rightskip}{0pt plus 5cm}void U\+A\+R\+T\+\_\+\+H\+A\+L\+\_\+\+Set\+Baud\+Rate\+Divisor (
\begin{DoxyParamCaption}
\item[{uint32\+\_\+t}]{base\+Addr, }
\item[{uint16\+\_\+t}]{baud\+Rate\+Divisor}
\end{DoxyParamCaption}
)}\hypertarget{group__uart__hal_gaabf5e382dfd7627897860dbb97161e68}{}\label{group__uart__hal_gaabf5e382dfd7627897860dbb97161e68}


Sets the U\+A\+RT baud rate modulo divisor value. 

This function allows the user to program the baud rate divisor directly in situations where the divisor value is known. In this case, the user may not want to call the \hyperlink{group__uart__hal_ga91003c8ec4018b81feef6e3a79a5f6f2}{U\+A\+R\+T\+\_\+\+H\+A\+L\+\_\+\+Set\+Baud\+Rate()} function, as the divisor is already known.


\begin{DoxyParams}{Parameters}
{\em base\+Addr} & U\+A\+RT module base address. \\
\hline
{\em baud\+Rate\+Divisor} & The baud rate modulo division \char`\"{}\+S\+B\+R\char`\"{} value. \\
\hline
\end{DoxyParams}
\index{Uart\+\_\+hal@{Uart\+\_\+hal}!U\+A\+R\+T\+\_\+\+H\+A\+L\+\_\+\+Set\+Int\+Mode@{U\+A\+R\+T\+\_\+\+H\+A\+L\+\_\+\+Set\+Int\+Mode}}
\index{U\+A\+R\+T\+\_\+\+H\+A\+L\+\_\+\+Set\+Int\+Mode@{U\+A\+R\+T\+\_\+\+H\+A\+L\+\_\+\+Set\+Int\+Mode}!Uart\+\_\+hal@{Uart\+\_\+hal}}
\subsubsection[{\texorpdfstring{U\+A\+R\+T\+\_\+\+H\+A\+L\+\_\+\+Set\+Int\+Mode(uint32\+\_\+t base\+Addr, uart\+\_\+interrupt\+\_\+t interrupt, bool enable)}{UART_HAL_SetIntMode(uint32_t baseAddr, uart_interrupt_t interrupt, bool enable)}}]{\setlength{\rightskip}{0pt plus 5cm}void U\+A\+R\+T\+\_\+\+H\+A\+L\+\_\+\+Set\+Int\+Mode (
\begin{DoxyParamCaption}
\item[{uint32\+\_\+t}]{base\+Addr, }
\item[{{\bf uart\+\_\+interrupt\+\_\+t}}]{interrupt, }
\item[{bool}]{enable}
\end{DoxyParamCaption}
)}\hypertarget{group__uart__hal_ga9aa343e46359a2025e402de937e0efdd}{}\label{group__uart__hal_ga9aa343e46359a2025e402de937e0efdd}


Configures the U\+A\+RT module interrupts to enable/disable various interrupt sources. 


\begin{DoxyParams}{Parameters}
{\em base\+Addr} & U\+A\+RT module base address. \\
\hline
{\em interrupt} & U\+A\+RT interrupt configuration data. \\
\hline
{\em enable} & true\+: enable, false\+: disable. \\
\hline
\end{DoxyParams}
\index{Uart\+\_\+hal@{Uart\+\_\+hal}!U\+A\+R\+T\+\_\+\+H\+A\+L\+\_\+\+Set\+Match\+Address@{U\+A\+R\+T\+\_\+\+H\+A\+L\+\_\+\+Set\+Match\+Address}}
\index{U\+A\+R\+T\+\_\+\+H\+A\+L\+\_\+\+Set\+Match\+Address@{U\+A\+R\+T\+\_\+\+H\+A\+L\+\_\+\+Set\+Match\+Address}!Uart\+\_\+hal@{Uart\+\_\+hal}}
\subsubsection[{\texorpdfstring{U\+A\+R\+T\+\_\+\+H\+A\+L\+\_\+\+Set\+Match\+Address(uint32\+\_\+t base\+Addr, bool match\+Addr\+Mode1, bool match\+Addr\+Mode2, uint8\+\_\+t match\+Addr\+Value1, uint8\+\_\+t match\+Addr\+Value2)}{UART_HAL_SetMatchAddress(uint32_t baseAddr, bool matchAddrMode1, bool matchAddrMode2, uint8_t matchAddrValue1, uint8_t matchAddrValue2)}}]{\setlength{\rightskip}{0pt plus 5cm}void U\+A\+R\+T\+\_\+\+H\+A\+L\+\_\+\+Set\+Match\+Address (
\begin{DoxyParamCaption}
\item[{uint32\+\_\+t}]{base\+Addr, }
\item[{bool}]{match\+Addr\+Mode1, }
\item[{bool}]{match\+Addr\+Mode2, }
\item[{uint8\+\_\+t}]{match\+Addr\+Value1, }
\item[{uint8\+\_\+t}]{match\+Addr\+Value2}
\end{DoxyParamCaption}
)}\hypertarget{group__uart__hal_ga5c80cdf69921c8d4e93953057eb3f551}{}\label{group__uart__hal_ga5c80cdf69921c8d4e93953057eb3f551}


Configures the U\+A\+RT match address mode control operation. (Note\+: Feature available on select U\+A\+RT base\+Addrs) 

The function allows the user to configure the U\+A\+RT match address control operation. The user has the option to enable the match address mode and to program the match address value. There are two match address modes, each with its own enable and programmable match address value.


\begin{DoxyParams}{Parameters}
{\em base\+Addr} & U\+A\+RT module base address. \\
\hline
{\em match\+Addr\+Mode1} & If true, this enables match address mode 1 (M\+A\+E\+N1), where false disables. \\
\hline
{\em match\+Addr\+Mode2} & If true, this enables match address mode 2 (M\+A\+E\+N2), where false disables. \\
\hline
{\em match\+Addr\+Value1} & The match address value to program for match address mode 1. \\
\hline
{\em match\+Addr\+Value2} & The match address value to program for match address mode 2. \\
\hline
\end{DoxyParams}
\index{Uart\+\_\+hal@{Uart\+\_\+hal}!U\+A\+R\+T\+\_\+\+H\+A\+L\+\_\+\+Set\+Tx\+Rx\+Inversion\+Cmd@{U\+A\+R\+T\+\_\+\+H\+A\+L\+\_\+\+Set\+Tx\+Rx\+Inversion\+Cmd}}
\index{U\+A\+R\+T\+\_\+\+H\+A\+L\+\_\+\+Set\+Tx\+Rx\+Inversion\+Cmd@{U\+A\+R\+T\+\_\+\+H\+A\+L\+\_\+\+Set\+Tx\+Rx\+Inversion\+Cmd}!Uart\+\_\+hal@{Uart\+\_\+hal}}
\subsubsection[{\texorpdfstring{U\+A\+R\+T\+\_\+\+H\+A\+L\+\_\+\+Set\+Tx\+Rx\+Inversion\+Cmd(uint32\+\_\+t base\+Addr, bool rx\+Invert\+Enable, bool tx\+Invert\+Enable)}{UART_HAL_SetTxRxInversionCmd(uint32_t baseAddr, bool rxInvertEnable, bool txInvertEnable)}}]{\setlength{\rightskip}{0pt plus 5cm}void U\+A\+R\+T\+\_\+\+H\+A\+L\+\_\+\+Set\+Tx\+Rx\+Inversion\+Cmd (
\begin{DoxyParamCaption}
\item[{uint32\+\_\+t}]{base\+Addr, }
\item[{bool}]{rx\+Invert\+Enable, }
\item[{bool}]{tx\+Invert\+Enable}
\end{DoxyParamCaption}
)}\hypertarget{group__uart__hal_ga76502a71aec2415638293073d858d254}{}\label{group__uart__hal_ga76502a71aec2415638293073d858d254}


Configures the transmit and receive inversion control in U\+A\+RT controller. 

This function allows the user to invert the transmit and receive signals, independently. This function should only be called when the U\+A\+RT is between transmit and receive packets.


\begin{DoxyParams}{Parameters}
{\em base\+Addr} & U\+A\+RT module base address. \\
\hline
{\em rx\+Invert} & Enable (true) or disable (false) receive inversion. \\
\hline
{\em tx\+Invert} & Enable (true) or disable (false) transmit inversion. \\
\hline
\end{DoxyParams}
