// Generated by CIRCT firtool-1.62.1
// Standard header to adapt well known macros for register randomization.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_MEM_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_MEM_INIT
`endif // not def RANDOMIZE
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

// Include register initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Include rmemory initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_MEM_
    `define ENABLE_INITIAL_MEM_
  `endif // not def ENABLE_INITIAL_MEM_
`endif // not def SYNTHESIS

module PMP(
  input         clock,
  input         reset,
  input         io_distribute_csr_w_valid,
  input  [11:0] io_distribute_csr_w_bits_addr,
  input  [63:0] io_distribute_csr_w_bits_data,
  output        io_pmp_0_cfg_l,
  output [1:0]  io_pmp_0_cfg_a,
  output        io_pmp_0_cfg_x,
  output        io_pmp_0_cfg_w,
  output        io_pmp_0_cfg_r,
  output [45:0] io_pmp_0_addr,
  output [47:0] io_pmp_0_mask,
  output        io_pmp_1_cfg_l,
  output [1:0]  io_pmp_1_cfg_a,
  output        io_pmp_1_cfg_x,
  output        io_pmp_1_cfg_w,
  output        io_pmp_1_cfg_r,
  output [45:0] io_pmp_1_addr,
  output [47:0] io_pmp_1_mask,
  output        io_pmp_2_cfg_l,
  output [1:0]  io_pmp_2_cfg_a,
  output        io_pmp_2_cfg_x,
  output        io_pmp_2_cfg_w,
  output        io_pmp_2_cfg_r,
  output [45:0] io_pmp_2_addr,
  output [47:0] io_pmp_2_mask,
  output        io_pmp_3_cfg_l,
  output [1:0]  io_pmp_3_cfg_a,
  output        io_pmp_3_cfg_x,
  output        io_pmp_3_cfg_w,
  output        io_pmp_3_cfg_r,
  output [45:0] io_pmp_3_addr,
  output [47:0] io_pmp_3_mask,
  output        io_pmp_4_cfg_l,
  output [1:0]  io_pmp_4_cfg_a,
  output        io_pmp_4_cfg_x,
  output        io_pmp_4_cfg_w,
  output        io_pmp_4_cfg_r,
  output [45:0] io_pmp_4_addr,
  output [47:0] io_pmp_4_mask,
  output        io_pmp_5_cfg_l,
  output [1:0]  io_pmp_5_cfg_a,
  output        io_pmp_5_cfg_x,
  output        io_pmp_5_cfg_w,
  output        io_pmp_5_cfg_r,
  output [45:0] io_pmp_5_addr,
  output [47:0] io_pmp_5_mask,
  output        io_pmp_6_cfg_l,
  output [1:0]  io_pmp_6_cfg_a,
  output        io_pmp_6_cfg_x,
  output        io_pmp_6_cfg_w,
  output        io_pmp_6_cfg_r,
  output [45:0] io_pmp_6_addr,
  output [47:0] io_pmp_6_mask,
  output        io_pmp_7_cfg_l,
  output [1:0]  io_pmp_7_cfg_a,
  output        io_pmp_7_cfg_x,
  output        io_pmp_7_cfg_w,
  output        io_pmp_7_cfg_r,
  output [45:0] io_pmp_7_addr,
  output [47:0] io_pmp_7_mask,
  output        io_pmp_8_cfg_l,
  output [1:0]  io_pmp_8_cfg_a,
  output        io_pmp_8_cfg_x,
  output        io_pmp_8_cfg_w,
  output        io_pmp_8_cfg_r,
  output [45:0] io_pmp_8_addr,
  output [47:0] io_pmp_8_mask,
  output        io_pmp_9_cfg_l,
  output [1:0]  io_pmp_9_cfg_a,
  output        io_pmp_9_cfg_x,
  output        io_pmp_9_cfg_w,
  output        io_pmp_9_cfg_r,
  output [45:0] io_pmp_9_addr,
  output [47:0] io_pmp_9_mask,
  output        io_pmp_10_cfg_l,
  output [1:0]  io_pmp_10_cfg_a,
  output        io_pmp_10_cfg_x,
  output        io_pmp_10_cfg_w,
  output        io_pmp_10_cfg_r,
  output [45:0] io_pmp_10_addr,
  output [47:0] io_pmp_10_mask,
  output        io_pmp_11_cfg_l,
  output [1:0]  io_pmp_11_cfg_a,
  output        io_pmp_11_cfg_x,
  output        io_pmp_11_cfg_w,
  output        io_pmp_11_cfg_r,
  output [45:0] io_pmp_11_addr,
  output [47:0] io_pmp_11_mask,
  output        io_pmp_12_cfg_l,
  output [1:0]  io_pmp_12_cfg_a,
  output        io_pmp_12_cfg_x,
  output        io_pmp_12_cfg_w,
  output        io_pmp_12_cfg_r,
  output [45:0] io_pmp_12_addr,
  output [47:0] io_pmp_12_mask,
  output        io_pmp_13_cfg_l,
  output [1:0]  io_pmp_13_cfg_a,
  output        io_pmp_13_cfg_x,
  output        io_pmp_13_cfg_w,
  output        io_pmp_13_cfg_r,
  output [45:0] io_pmp_13_addr,
  output [47:0] io_pmp_13_mask,
  output        io_pmp_14_cfg_l,
  output [1:0]  io_pmp_14_cfg_a,
  output        io_pmp_14_cfg_x,
  output        io_pmp_14_cfg_w,
  output        io_pmp_14_cfg_r,
  output [45:0] io_pmp_14_addr,
  output [47:0] io_pmp_14_mask,
  output        io_pmp_15_cfg_l,
  output [1:0]  io_pmp_15_cfg_a,
  output        io_pmp_15_cfg_x,
  output        io_pmp_15_cfg_w,
  output        io_pmp_15_cfg_r,
  output [45:0] io_pmp_15_addr,
  output [47:0] io_pmp_15_mask,
  output        io_pma_0_cfg_c,
  output        io_pma_0_cfg_atomic,
  output [1:0]  io_pma_0_cfg_a,
  output        io_pma_0_cfg_x,
  output        io_pma_0_cfg_w,
  output        io_pma_0_cfg_r,
  output [45:0] io_pma_0_addr,
  output [47:0] io_pma_0_mask,
  output        io_pma_1_cfg_c,
  output        io_pma_1_cfg_atomic,
  output [1:0]  io_pma_1_cfg_a,
  output        io_pma_1_cfg_x,
  output        io_pma_1_cfg_w,
  output        io_pma_1_cfg_r,
  output [45:0] io_pma_1_addr,
  output [47:0] io_pma_1_mask,
  output        io_pma_2_cfg_c,
  output        io_pma_2_cfg_atomic,
  output [1:0]  io_pma_2_cfg_a,
  output        io_pma_2_cfg_x,
  output        io_pma_2_cfg_w,
  output        io_pma_2_cfg_r,
  output [45:0] io_pma_2_addr,
  output [47:0] io_pma_2_mask,
  output        io_pma_3_cfg_c,
  output        io_pma_3_cfg_atomic,
  output [1:0]  io_pma_3_cfg_a,
  output        io_pma_3_cfg_x,
  output        io_pma_3_cfg_w,
  output        io_pma_3_cfg_r,
  output [45:0] io_pma_3_addr,
  output [47:0] io_pma_3_mask,
  output        io_pma_4_cfg_c,
  output        io_pma_4_cfg_atomic,
  output [1:0]  io_pma_4_cfg_a,
  output        io_pma_4_cfg_x,
  output        io_pma_4_cfg_w,
  output        io_pma_4_cfg_r,
  output [45:0] io_pma_4_addr,
  output [47:0] io_pma_4_mask,
  output        io_pma_5_cfg_c,
  output        io_pma_5_cfg_atomic,
  output [1:0]  io_pma_5_cfg_a,
  output        io_pma_5_cfg_x,
  output        io_pma_5_cfg_w,
  output        io_pma_5_cfg_r,
  output [45:0] io_pma_5_addr,
  output [47:0] io_pma_5_mask,
  output        io_pma_6_cfg_c,
  output        io_pma_6_cfg_atomic,
  output [1:0]  io_pma_6_cfg_a,
  output        io_pma_6_cfg_x,
  output        io_pma_6_cfg_w,
  output        io_pma_6_cfg_r,
  output [45:0] io_pma_6_addr,
  output [47:0] io_pma_6_mask,
  output        io_pma_7_cfg_c,
  output        io_pma_7_cfg_atomic,
  output [1:0]  io_pma_7_cfg_a,
  output        io_pma_7_cfg_x,
  output        io_pma_7_cfg_w,
  output        io_pma_7_cfg_r,
  output [45:0] io_pma_7_addr,
  output [47:0] io_pma_7_mask,
  output        io_pma_8_cfg_c,
  output        io_pma_8_cfg_atomic,
  output [1:0]  io_pma_8_cfg_a,
  output        io_pma_8_cfg_x,
  output        io_pma_8_cfg_w,
  output        io_pma_8_cfg_r,
  output [45:0] io_pma_8_addr,
  output [47:0] io_pma_8_mask,
  output        io_pma_9_cfg_c,
  output        io_pma_9_cfg_atomic,
  output [1:0]  io_pma_9_cfg_a,
  output        io_pma_9_cfg_x,
  output        io_pma_9_cfg_w,
  output        io_pma_9_cfg_r,
  output [45:0] io_pma_9_addr,
  output [47:0] io_pma_9_mask,
  output        io_pma_10_cfg_c,
  output        io_pma_10_cfg_atomic,
  output [1:0]  io_pma_10_cfg_a,
  output        io_pma_10_cfg_x,
  output        io_pma_10_cfg_w,
  output        io_pma_10_cfg_r,
  output [45:0] io_pma_10_addr,
  output [47:0] io_pma_10_mask,
  output        io_pma_11_cfg_c,
  output        io_pma_11_cfg_atomic,
  output [1:0]  io_pma_11_cfg_a,
  output        io_pma_11_cfg_x,
  output        io_pma_11_cfg_w,
  output        io_pma_11_cfg_r,
  output [45:0] io_pma_11_addr,
  output [47:0] io_pma_11_mask,
  output        io_pma_12_cfg_c,
  output        io_pma_12_cfg_atomic,
  output [1:0]  io_pma_12_cfg_a,
  output        io_pma_12_cfg_x,
  output        io_pma_12_cfg_w,
  output        io_pma_12_cfg_r,
  output [45:0] io_pma_12_addr,
  output [47:0] io_pma_12_mask,
  output        io_pma_13_cfg_c,
  output        io_pma_13_cfg_atomic,
  output [1:0]  io_pma_13_cfg_a,
  output        io_pma_13_cfg_x,
  output        io_pma_13_cfg_w,
  output        io_pma_13_cfg_r,
  output [45:0] io_pma_13_addr,
  output [47:0] io_pma_13_mask,
  output        io_pma_14_cfg_c,
  output        io_pma_14_cfg_atomic,
  output [1:0]  io_pma_14_cfg_a,
  output        io_pma_14_cfg_x,
  output        io_pma_14_cfg_w,
  output        io_pma_14_cfg_r,
  output [45:0] io_pma_14_addr,
  output [47:0] io_pma_14_mask,
  output        io_pma_15_cfg_c,
  output        io_pma_15_cfg_atomic,
  output [1:0]  io_pma_15_cfg_a,
  output        io_pma_15_cfg_x,
  output        io_pma_15_cfg_w,
  output        io_pma_15_cfg_r,
  output [45:0] io_pma_15_addr,
  output [47:0] io_pma_15_mask
);

  reg  [63:0] pmpMapping_cfgMerged_0;
  reg  [63:0] pmpMapping_cfgMerged_1;
  reg  [45:0] pmpMapping_addr_0;
  reg  [45:0] pmpMapping_addr_1;
  reg  [45:0] pmpMapping_addr_2;
  reg  [45:0] pmpMapping_addr_3;
  reg  [45:0] pmpMapping_addr_4;
  reg  [45:0] pmpMapping_addr_5;
  reg  [45:0] pmpMapping_addr_6;
  reg  [45:0] pmpMapping_addr_7;
  reg  [45:0] pmpMapping_addr_8;
  reg  [45:0] pmpMapping_addr_9;
  reg  [45:0] pmpMapping_addr_10;
  reg  [45:0] pmpMapping_addr_11;
  reg  [45:0] pmpMapping_addr_12;
  reg  [45:0] pmpMapping_addr_13;
  reg  [45:0] pmpMapping_addr_14;
  reg  [45:0] pmpMapping_addr_15;
  reg  [47:0] pmpMapping_mask_0;
  reg  [47:0] pmpMapping_mask_1;
  reg  [47:0] pmpMapping_mask_2;
  reg  [47:0] pmpMapping_mask_3;
  reg  [47:0] pmpMapping_mask_4;
  reg  [47:0] pmpMapping_mask_5;
  reg  [47:0] pmpMapping_mask_6;
  reg  [47:0] pmpMapping_mask_7;
  reg  [47:0] pmpMapping_mask_8;
  reg  [47:0] pmpMapping_mask_9;
  reg  [47:0] pmpMapping_mask_10;
  reg  [47:0] pmpMapping_mask_11;
  reg  [47:0] pmpMapping_mask_12;
  reg  [47:0] pmpMapping_mask_13;
  reg  [47:0] pmpMapping_mask_14;
  reg  [47:0] pmpMapping_mask_15;
  reg  [63:0] pmaMapping_cfgMerged_0;
  reg  [63:0] pmaMapping_cfgMerged_1;
  reg  [45:0] pmaMapping_addr_0;
  reg  [45:0] pmaMapping_addr_1;
  reg  [45:0] pmaMapping_addr_2;
  reg  [45:0] pmaMapping_addr_3;
  reg  [45:0] pmaMapping_addr_4;
  reg  [45:0] pmaMapping_addr_5;
  reg  [45:0] pmaMapping_addr_6;
  reg  [45:0] pmaMapping_addr_7;
  reg  [45:0] pmaMapping_addr_8;
  reg  [45:0] pmaMapping_addr_9;
  reg  [45:0] pmaMapping_addr_10;
  reg  [45:0] pmaMapping_addr_11;
  reg  [45:0] pmaMapping_addr_12;
  reg  [45:0] pmaMapping_addr_13;
  reg  [45:0] pmaMapping_addr_14;
  reg  [45:0] pmaMapping_addr_15;
  reg  [47:0] pmaMapping_mask_0;
  reg  [47:0] pmaMapping_mask_1;
  reg  [47:0] pmaMapping_mask_2;
  reg  [47:0] pmaMapping_mask_3;
  reg  [47:0] pmaMapping_mask_4;
  reg  [47:0] pmaMapping_mask_5;
  reg  [47:0] pmaMapping_mask_6;
  reg  [47:0] pmaMapping_mask_7;
  reg  [47:0] pmaMapping_mask_8;
  reg  [47:0] pmaMapping_mask_9;
  reg  [47:0] pmaMapping_mask_10;
  reg  [47:0] pmaMapping_mask_11;
  reg  [47:0] pmaMapping_mask_12;
  reg  [47:0] pmaMapping_mask_13;
  reg  [47:0] pmaMapping_mask_14;
  reg  [47:0] pmaMapping_mask_15;
  reg  [63:0] wdata_reg;
  reg         wen_reg_last_REG;
  reg         wen_reg_last_REG_1;
  reg         wen_reg_last_REG_2;
  reg         wen_reg_last_REG_3;
  reg         wen_reg_last_REG_4;
  reg         wen_reg_last_REG_5;
  reg         wen_reg_last_REG_6;
  reg         wen_reg_last_REG_7;
  reg         wen_reg_last_REG_8;
  reg         wen_reg_last_REG_9;
  reg         wen_reg_last_REG_10;
  reg         wen_reg_last_REG_11;
  reg         wen_reg_last_REG_12;
  reg         wen_reg_last_REG_13;
  reg         wen_reg_last_REG_14;
  reg         wen_reg_last_REG_15;
  reg         wen_reg_last_REG_16;
  reg         wen_reg_last_REG_17;
  reg         wen_reg_last_REG_18;
  reg         wen_reg_last_REG_19;
  reg         wen_reg_last_REG_20;
  reg         wen_reg_last_REG_21;
  reg         wen_reg_last_REG_22;
  reg         wen_reg_last_REG_23;
  reg         wen_reg_last_REG_24;
  reg         wen_reg_last_REG_25;
  reg         wen_reg_last_REG_26;
  reg         wen_reg_last_REG_27;
  reg         wen_reg_last_REG_28;
  reg         wen_reg_last_REG_29;
  reg         wen_reg_last_REG_30;
  reg         wen_reg_last_REG_31;
  reg         wen_reg_last_REG_32;
  reg         wen_reg_last_REG_33;
  reg         wen_reg_last_REG_34;
  reg         wen_reg_last_REG_35;
  wire        _addr_3_T_4 = pmaMapping_cfgMerged_0[36:35] == 2'h1;
  wire        _GEN = ~wen_reg_last_REG_1 | pmaMapping_cfgMerged_1[63];
  wire        _addr_8_T_4 = pmaMapping_cfgMerged_1[12:11] == 2'h1;
  wire        _addr_4_T_4 = pmpMapping_cfgMerged_0[44:43] == 2'h1;
  wire        _addr_9_T_4 = pmaMapping_cfgMerged_1[20:19] == 2'h1;
  wire        _addr_14_T_4 = pmpMapping_cfgMerged_1[60:59] == 2'h1;
  wire        _addr_1_T_4 = pmaMapping_cfgMerged_0[20:19] == 2'h1;
  wire        _GEN_0 = ~wen_reg_last_REG_7 | pmpMapping_cfgMerged_1[63];
  wire        _addr_10_T_4 = pmpMapping_cfgMerged_1[28:27] == 2'h1;
  wire        _addr_7_T_4 = pmpMapping_cfgMerged_1[4:3] == 2'h1;
  wire        _addr_6_T_4 = pmaMapping_cfgMerged_0[60:59] == 2'h1;
  wire        _addr_2_T_4 = pmaMapping_cfgMerged_0[28:27] == 2'h1;
  wire        _addr_7_T_13 = pmaMapping_cfgMerged_1[4:3] == 2'h1;
  wire        _addr_1_T_13 = pmpMapping_cfgMerged_0[20:19] == 2'h1;
  wire [1:0]  cfgMerged_1_cfgVec_0_a =
    pmpMapping_cfgMerged_1[7]
      ? pmpMapping_cfgMerged_1[4:3]
      : {wdata_reg[4], |(wdata_reg[4:3])};
  wire [1:0]  cfgMerged_1_cfgVec_1_a =
    pmpMapping_cfgMerged_1[15]
      ? pmpMapping_cfgMerged_1[12:11]
      : {wdata_reg[12], |(wdata_reg[12:11])};
  wire [1:0]  cfgMerged_1_cfgVec_2_a =
    pmpMapping_cfgMerged_1[23]
      ? pmpMapping_cfgMerged_1[20:19]
      : {wdata_reg[20], |(wdata_reg[20:19])};
  wire [1:0]  cfgMerged_1_cfgVec_3_a =
    pmpMapping_cfgMerged_1[31]
      ? pmpMapping_cfgMerged_1[28:27]
      : {wdata_reg[28], |(wdata_reg[28:27])};
  wire [1:0]  cfgMerged_1_cfgVec_4_a =
    pmpMapping_cfgMerged_1[39]
      ? pmpMapping_cfgMerged_1[36:35]
      : {wdata_reg[36], |(wdata_reg[36:35])};
  wire [1:0]  cfgMerged_1_cfgVec_5_a =
    pmpMapping_cfgMerged_1[47]
      ? pmpMapping_cfgMerged_1[44:43]
      : {wdata_reg[44], |(wdata_reg[44:43])};
  wire [1:0]  cfgMerged_1_cfgVec_6_a =
    pmpMapping_cfgMerged_1[55]
      ? pmpMapping_cfgMerged_1[52:51]
      : {wdata_reg[52], |(wdata_reg[52:51])};
  wire [1:0]  cfgMerged_1_cfgVec_7_a =
    pmpMapping_cfgMerged_1[63]
      ? pmpMapping_cfgMerged_1[60:59]
      : {wdata_reg[60], |(wdata_reg[60:59])};
  wire        _addr_0_T_4 = pmaMapping_cfgMerged_0[12:11] == 2'h1;
  wire        _addr_5_T_4 = pmpMapping_cfgMerged_0[52:51] == 2'h1;
  wire        _addr_12_T_4 = pmpMapping_cfgMerged_1[44:43] == 2'h1;
  wire        _addr_10_T_13 = pmaMapping_cfgMerged_1[28:27] == 2'h1;
  wire        _addr_13_T_4 = pmpMapping_cfgMerged_1[52:51] == 2'h1;
  wire        _addr_8_T_13 = pmpMapping_cfgMerged_1[12:11] == 2'h1;
  wire        _addr_14_T_13 = pmaMapping_cfgMerged_1[60:59] == 2'h1;
  wire [1:0]  cfgMerged_0_cfgVec_0_a =
    pmaMapping_cfgMerged_0[7]
      ? pmaMapping_cfgMerged_0[4:3]
      : {wdata_reg[4], |(wdata_reg[4:3])};
  wire [1:0]  cfgMerged_0_cfgVec_1_a =
    pmaMapping_cfgMerged_0[15]
      ? pmaMapping_cfgMerged_0[12:11]
      : {wdata_reg[12], |(wdata_reg[12:11])};
  wire [1:0]  cfgMerged_0_cfgVec_2_a =
    pmaMapping_cfgMerged_0[23]
      ? pmaMapping_cfgMerged_0[20:19]
      : {wdata_reg[20], |(wdata_reg[20:19])};
  wire [1:0]  cfgMerged_0_cfgVec_3_a =
    pmaMapping_cfgMerged_0[31]
      ? pmaMapping_cfgMerged_0[28:27]
      : {wdata_reg[28], |(wdata_reg[28:27])};
  wire [1:0]  cfgMerged_0_cfgVec_4_a =
    pmaMapping_cfgMerged_0[39]
      ? pmaMapping_cfgMerged_0[36:35]
      : {wdata_reg[36], |(wdata_reg[36:35])};
  wire [1:0]  cfgMerged_0_cfgVec_5_a =
    pmaMapping_cfgMerged_0[47]
      ? pmaMapping_cfgMerged_0[44:43]
      : {wdata_reg[44], |(wdata_reg[44:43])};
  wire [1:0]  cfgMerged_0_cfgVec_6_a =
    pmaMapping_cfgMerged_0[55]
      ? pmaMapping_cfgMerged_0[52:51]
      : {wdata_reg[52], |(wdata_reg[52:51])};
  wire [1:0]  cfgMerged_0_cfgVec_7_a =
    pmaMapping_cfgMerged_0[63]
      ? pmaMapping_cfgMerged_0[60:59]
      : {wdata_reg[60], |(wdata_reg[60:59])};
  wire        _addr_9_T_13 = pmpMapping_cfgMerged_1[20:19] == 2'h1;
  wire        _addr_4_T_13 = pmaMapping_cfgMerged_0[44:43] == 2'h1;
  wire        _addr_5_T_13 = pmaMapping_cfgMerged_0[52:51] == 2'h1;
  wire        _addr_3_T_13 = pmpMapping_cfgMerged_0[36:35] == 2'h1;
  wire        _addr_13_T_13 = pmaMapping_cfgMerged_1[52:51] == 2'h1;
  wire        _addr_0_T_13 = pmpMapping_cfgMerged_0[12:11] == 2'h1;
  wire        _addr_2_T_13 = pmpMapping_cfgMerged_0[28:27] == 2'h1;
  wire        _addr_12_T_13 = pmaMapping_cfgMerged_1[44:43] == 2'h1;
  wire        _addr_11_T_4 = pmaMapping_cfgMerged_1[36:35] == 2'h1;
  wire        _addr_6_T_13 = pmpMapping_cfgMerged_0[60:59] == 2'h1;
  wire [1:0]  cfgMerged_1_cfgVec_1_0_a =
    pmaMapping_cfgMerged_1[7]
      ? pmaMapping_cfgMerged_1[4:3]
      : {wdata_reg[4], |(wdata_reg[4:3])};
  wire [1:0]  cfgMerged_1_cfgVec_1_1_a =
    pmaMapping_cfgMerged_1[15]
      ? pmaMapping_cfgMerged_1[12:11]
      : {wdata_reg[12], |(wdata_reg[12:11])};
  wire [1:0]  cfgMerged_1_cfgVec_1_2_a =
    pmaMapping_cfgMerged_1[23]
      ? pmaMapping_cfgMerged_1[20:19]
      : {wdata_reg[20], |(wdata_reg[20:19])};
  wire [1:0]  cfgMerged_1_cfgVec_1_3_a =
    pmaMapping_cfgMerged_1[31]
      ? pmaMapping_cfgMerged_1[28:27]
      : {wdata_reg[28], |(wdata_reg[28:27])};
  wire [1:0]  cfgMerged_1_cfgVec_1_4_a =
    pmaMapping_cfgMerged_1[39]
      ? pmaMapping_cfgMerged_1[36:35]
      : {wdata_reg[36], |(wdata_reg[36:35])};
  wire [1:0]  cfgMerged_1_cfgVec_1_5_a =
    pmaMapping_cfgMerged_1[47]
      ? pmaMapping_cfgMerged_1[44:43]
      : {wdata_reg[44], |(wdata_reg[44:43])};
  wire [1:0]  cfgMerged_1_cfgVec_1_6_a =
    pmaMapping_cfgMerged_1[55]
      ? pmaMapping_cfgMerged_1[52:51]
      : {wdata_reg[52], |(wdata_reg[52:51])};
  wire [1:0]  cfgMerged_1_cfgVec_1_7_a =
    pmaMapping_cfgMerged_1[63]
      ? pmaMapping_cfgMerged_1[60:59]
      : {wdata_reg[60], |(wdata_reg[60:59])};
  wire        _addr_11_T_13 = pmpMapping_cfgMerged_1[36:35] == 2'h1;
  wire [1:0]  cfgMerged_0_cfgVec_1_0_a =
    pmpMapping_cfgMerged_0[7]
      ? pmpMapping_cfgMerged_0[4:3]
      : {wdata_reg[4], |(wdata_reg[4:3])};
  wire [1:0]  cfgMerged_0_cfgVec_1_1_a =
    pmpMapping_cfgMerged_0[15]
      ? pmpMapping_cfgMerged_0[12:11]
      : {wdata_reg[12], |(wdata_reg[12:11])};
  wire [1:0]  cfgMerged_0_cfgVec_1_2_a =
    pmpMapping_cfgMerged_0[23]
      ? pmpMapping_cfgMerged_0[20:19]
      : {wdata_reg[20], |(wdata_reg[20:19])};
  wire [1:0]  cfgMerged_0_cfgVec_1_3_a =
    pmpMapping_cfgMerged_0[31]
      ? pmpMapping_cfgMerged_0[28:27]
      : {wdata_reg[28], |(wdata_reg[28:27])};
  wire [1:0]  cfgMerged_0_cfgVec_1_4_a =
    pmpMapping_cfgMerged_0[39]
      ? pmpMapping_cfgMerged_0[36:35]
      : {wdata_reg[36], |(wdata_reg[36:35])};
  wire [1:0]  cfgMerged_0_cfgVec_1_5_a =
    pmpMapping_cfgMerged_0[47]
      ? pmpMapping_cfgMerged_0[44:43]
      : {wdata_reg[44], |(wdata_reg[44:43])};
  wire [1:0]  cfgMerged_0_cfgVec_1_6_a =
    pmpMapping_cfgMerged_0[55]
      ? pmpMapping_cfgMerged_0[52:51]
      : {wdata_reg[52], |(wdata_reg[52:51])};
  wire [1:0]  cfgMerged_0_cfgVec_1_7_a =
    pmpMapping_cfgMerged_0[63]
      ? pmpMapping_cfgMerged_0[60:59]
      : {wdata_reg[60], |(wdata_reg[60:59])};
  wire [45:0] cfgMerged_0_mask_0_match_mask_c_addr_1 =
    {pmpMapping_addr_0[44:0], cfgMerged_0_cfgVec_1_0_a[0]} | 46'h3FF;
  wire [45:0] addr_0_mask_0_match_mask_c_addr_1 =
    {wdata_reg[44:0], pmpMapping_cfgMerged_0[3]} | 46'h3FF;
  wire [45:0] cfgMerged_0_mask_1_match_mask_c_addr_1 =
    {pmpMapping_addr_1[44:0], cfgMerged_0_cfgVec_1_1_a[0]} | 46'h3FF;
  wire [45:0] addr_1_mask_1_match_mask_c_addr_1 =
    {wdata_reg[44:0], pmpMapping_cfgMerged_0[11]} | 46'h3FF;
  wire [45:0] cfgMerged_0_mask_2_match_mask_c_addr_1 =
    {pmpMapping_addr_2[44:0], cfgMerged_0_cfgVec_1_2_a[0]} | 46'h3FF;
  wire [45:0] addr_2_mask_2_match_mask_c_addr_1 =
    {wdata_reg[44:0], pmpMapping_cfgMerged_0[19]} | 46'h3FF;
  wire [45:0] cfgMerged_0_mask_3_match_mask_c_addr_1 =
    {pmpMapping_addr_3[44:0], cfgMerged_0_cfgVec_1_3_a[0]} | 46'h3FF;
  wire [45:0] addr_3_mask_3_match_mask_c_addr_1 =
    {wdata_reg[44:0], pmpMapping_cfgMerged_0[27]} | 46'h3FF;
  wire [45:0] cfgMerged_0_mask_4_match_mask_c_addr_1 =
    {pmpMapping_addr_4[44:0], cfgMerged_0_cfgVec_1_4_a[0]} | 46'h3FF;
  wire [45:0] addr_4_mask_4_match_mask_c_addr =
    {wdata_reg[44:0], pmpMapping_cfgMerged_0[35]} | 46'h3FF;
  wire [45:0] cfgMerged_0_mask_5_match_mask_c_addr_1 =
    {pmpMapping_addr_5[44:0], cfgMerged_0_cfgVec_1_5_a[0]} | 46'h3FF;
  wire [45:0] addr_5_mask_5_match_mask_c_addr =
    {wdata_reg[44:0], pmpMapping_cfgMerged_0[43]} | 46'h3FF;
  wire [45:0] cfgMerged_0_mask_6_match_mask_c_addr_1 =
    {pmpMapping_addr_6[44:0], cfgMerged_0_cfgVec_1_6_a[0]} | 46'h3FF;
  wire [45:0] addr_6_mask_6_match_mask_c_addr_1 =
    {wdata_reg[44:0], pmpMapping_cfgMerged_0[51]} | 46'h3FF;
  wire [45:0] cfgMerged_0_mask_7_match_mask_c_addr_1 =
    {pmpMapping_addr_7[44:0], cfgMerged_0_cfgVec_1_7_a[0]} | 46'h3FF;
  wire [45:0] addr_7_mask_7_match_mask_c_addr =
    {wdata_reg[44:0], pmpMapping_cfgMerged_0[59]} | 46'h3FF;
  wire [45:0] addr_8_mask_8_match_mask_c_addr_1 =
    {wdata_reg[44:0], pmpMapping_cfgMerged_1[3]} | 46'h3FF;
  wire [45:0] cfgMerged_1_mask_8_match_mask_c_addr =
    {pmpMapping_addr_8[44:0], cfgMerged_1_cfgVec_0_a[0]} | 46'h3FF;
  wire [45:0] addr_9_mask_9_match_mask_c_addr_1 =
    {wdata_reg[44:0], pmpMapping_cfgMerged_1[11]} | 46'h3FF;
  wire [45:0] cfgMerged_1_mask_9_match_mask_c_addr =
    {pmpMapping_addr_9[44:0], cfgMerged_1_cfgVec_1_a[0]} | 46'h3FF;
  wire [45:0] cfgMerged_1_mask_10_match_mask_c_addr =
    {pmpMapping_addr_10[44:0], cfgMerged_1_cfgVec_2_a[0]} | 46'h3FF;
  wire [45:0] addr_10_mask_10_match_mask_c_addr =
    {wdata_reg[44:0], pmpMapping_cfgMerged_1[19]} | 46'h3FF;
  wire [45:0] addr_11_mask_11_match_mask_c_addr_1 =
    {wdata_reg[44:0], pmpMapping_cfgMerged_1[27]} | 46'h3FF;
  wire [45:0] cfgMerged_1_mask_11_match_mask_c_addr =
    {pmpMapping_addr_11[44:0], cfgMerged_1_cfgVec_3_a[0]} | 46'h3FF;
  wire [45:0] addr_12_mask_12_match_mask_c_addr =
    {wdata_reg[44:0], pmpMapping_cfgMerged_1[35]} | 46'h3FF;
  wire [45:0] cfgMerged_1_mask_12_match_mask_c_addr =
    {pmpMapping_addr_12[44:0], cfgMerged_1_cfgVec_4_a[0]} | 46'h3FF;
  wire [45:0] addr_13_mask_13_match_mask_c_addr =
    {wdata_reg[44:0], pmpMapping_cfgMerged_1[43]} | 46'h3FF;
  wire [45:0] cfgMerged_1_mask_13_match_mask_c_addr =
    {pmpMapping_addr_13[44:0], cfgMerged_1_cfgVec_5_a[0]} | 46'h3FF;
  wire [45:0] cfgMerged_1_mask_14_match_mask_c_addr =
    {pmpMapping_addr_14[44:0], cfgMerged_1_cfgVec_6_a[0]} | 46'h3FF;
  wire [45:0] addr_14_mask_14_match_mask_c_addr =
    {wdata_reg[44:0], pmpMapping_cfgMerged_1[51]} | 46'h3FF;
  wire [45:0] cfgMerged_1_mask_15_match_mask_c_addr =
    {pmpMapping_addr_15[44:0], cfgMerged_1_cfgVec_7_a[0]} | 46'h3FF;
  wire [45:0] addr_15_mask_15_match_mask_c_addr_1 =
    {wdata_reg[44:0], pmpMapping_cfgMerged_1[59]} | 46'h3FF;
  wire [45:0] cfgMerged_0_mask_0_match_mask_c_addr =
    {pmaMapping_addr_0[44:0], cfgMerged_0_cfgVec_0_a[0]} | 46'h3FF;
  wire [45:0] addr_0_mask_0_match_mask_c_addr =
    {wdata_reg[44:0], pmaMapping_cfgMerged_0[3]} | 46'h3FF;
  wire [45:0] cfgMerged_0_mask_1_match_mask_c_addr =
    {pmaMapping_addr_1[44:0], cfgMerged_0_cfgVec_1_a[0]} | 46'h3FF;
  wire [45:0] addr_1_mask_1_match_mask_c_addr =
    {wdata_reg[44:0], pmaMapping_cfgMerged_0[11]} | 46'h3FF;
  wire [45:0] cfgMerged_0_mask_2_match_mask_c_addr =
    {pmaMapping_addr_2[44:0], cfgMerged_0_cfgVec_2_a[0]} | 46'h3FF;
  wire [45:0] addr_2_mask_2_match_mask_c_addr =
    {wdata_reg[44:0], pmaMapping_cfgMerged_0[19]} | 46'h3FF;
  wire [45:0] cfgMerged_0_mask_3_match_mask_c_addr =
    {pmaMapping_addr_3[44:0], cfgMerged_0_cfgVec_3_a[0]} | 46'h3FF;
  wire [45:0] addr_3_mask_3_match_mask_c_addr =
    {wdata_reg[44:0], pmaMapping_cfgMerged_0[27]} | 46'h3FF;
  wire [45:0] addr_4_mask_4_match_mask_c_addr_1 =
    {wdata_reg[44:0], pmaMapping_cfgMerged_0[35]} | 46'h3FF;
  wire [45:0] cfgMerged_0_mask_4_match_mask_c_addr =
    {pmaMapping_addr_4[44:0], cfgMerged_0_cfgVec_4_a[0]} | 46'h3FF;
  wire [45:0] addr_5_mask_5_match_mask_c_addr_1 =
    {wdata_reg[44:0], pmaMapping_cfgMerged_0[43]} | 46'h3FF;
  wire [45:0] cfgMerged_0_mask_5_match_mask_c_addr =
    {pmaMapping_addr_5[44:0], cfgMerged_0_cfgVec_5_a[0]} | 46'h3FF;
  wire [45:0] cfgMerged_0_mask_6_match_mask_c_addr =
    {pmaMapping_addr_6[44:0], cfgMerged_0_cfgVec_6_a[0]} | 46'h3FF;
  wire [45:0] addr_6_mask_6_match_mask_c_addr =
    {wdata_reg[44:0], pmaMapping_cfgMerged_0[51]} | 46'h3FF;
  wire [45:0] cfgMerged_0_mask_7_match_mask_c_addr =
    {pmaMapping_addr_7[44:0], cfgMerged_0_cfgVec_7_a[0]} | 46'h3FF;
  wire [45:0] addr_7_mask_7_match_mask_c_addr_1 =
    {wdata_reg[44:0], pmaMapping_cfgMerged_0[59]} | 46'h3FF;
  wire [45:0] cfgMerged_1_mask_8_match_mask_c_addr_1 =
    {pmaMapping_addr_8[44:0], cfgMerged_1_cfgVec_1_0_a[0]} | 46'h3FF;
  wire [45:0] addr_8_mask_8_match_mask_c_addr =
    {wdata_reg[44:0], pmaMapping_cfgMerged_1[3]} | 46'h3FF;
  wire [45:0] cfgMerged_1_mask_9_match_mask_c_addr_1 =
    {pmaMapping_addr_9[44:0], cfgMerged_1_cfgVec_1_1_a[0]} | 46'h3FF;
  wire [45:0] addr_9_mask_9_match_mask_c_addr =
    {wdata_reg[44:0], pmaMapping_cfgMerged_1[11]} | 46'h3FF;
  wire [45:0] cfgMerged_1_mask_10_match_mask_c_addr_1 =
    {pmaMapping_addr_10[44:0], cfgMerged_1_cfgVec_1_2_a[0]} | 46'h3FF;
  wire [45:0] addr_10_mask_10_match_mask_c_addr_1 =
    {wdata_reg[44:0], pmaMapping_cfgMerged_1[19]} | 46'h3FF;
  wire [45:0] cfgMerged_1_mask_11_match_mask_c_addr_1 =
    {pmaMapping_addr_11[44:0], cfgMerged_1_cfgVec_1_3_a[0]} | 46'h3FF;
  wire [45:0] addr_11_mask_11_match_mask_c_addr =
    {wdata_reg[44:0], pmaMapping_cfgMerged_1[27]} | 46'h3FF;
  wire [45:0] cfgMerged_1_mask_12_match_mask_c_addr_1 =
    {pmaMapping_addr_12[44:0], cfgMerged_1_cfgVec_1_4_a[0]} | 46'h3FF;
  wire [45:0] addr_12_mask_12_match_mask_c_addr_1 =
    {wdata_reg[44:0], pmaMapping_cfgMerged_1[35]} | 46'h3FF;
  wire [45:0] cfgMerged_1_mask_13_match_mask_c_addr_1 =
    {pmaMapping_addr_13[44:0], cfgMerged_1_cfgVec_1_5_a[0]} | 46'h3FF;
  wire [45:0] addr_13_mask_13_match_mask_c_addr_1 =
    {wdata_reg[44:0], pmaMapping_cfgMerged_1[43]} | 46'h3FF;
  wire [45:0] cfgMerged_1_mask_14_match_mask_c_addr_1 =
    {pmaMapping_addr_14[44:0], cfgMerged_1_cfgVec_1_6_a[0]} | 46'h3FF;
  wire [45:0] addr_14_mask_14_match_mask_c_addr_1 =
    {wdata_reg[44:0], pmaMapping_cfgMerged_1[51]} | 46'h3FF;
  wire [45:0] cfgMerged_1_mask_15_match_mask_c_addr_1 =
    {pmaMapping_addr_15[44:0], cfgMerged_1_cfgVec_1_7_a[0]} | 46'h3FF;
  wire [45:0] addr_15_mask_15_match_mask_c_addr =
    {wdata_reg[44:0], pmaMapping_cfgMerged_1[59]} | 46'h3FF;
  always @(posedge clock or posedge reset) begin
    if (reset) begin
      pmpMapping_cfgMerged_0 <= 64'h0;
      pmpMapping_cfgMerged_1 <= 64'h0;
      pmpMapping_addr_0 <= 46'h0;
      pmpMapping_addr_1 <= 46'h0;
      pmpMapping_addr_2 <= 46'h0;
      pmpMapping_addr_3 <= 46'h0;
      pmpMapping_addr_4 <= 46'h0;
      pmpMapping_addr_5 <= 46'h0;
      pmpMapping_addr_6 <= 46'h0;
      pmpMapping_addr_7 <= 46'h0;
      pmpMapping_addr_8 <= 46'h0;
      pmpMapping_addr_9 <= 46'h0;
      pmpMapping_addr_10 <= 46'h0;
      pmpMapping_addr_11 <= 46'h0;
      pmpMapping_addr_12 <= 46'h0;
      pmpMapping_addr_13 <= 46'h0;
      pmpMapping_addr_14 <= 46'h0;
      pmpMapping_addr_15 <= 46'h0;
      pmpMapping_mask_0 <= 48'h0;
      pmpMapping_mask_1 <= 48'h0;
      pmpMapping_mask_2 <= 48'h0;
      pmpMapping_mask_3 <= 48'h0;
      pmpMapping_mask_4 <= 48'h0;
      pmpMapping_mask_5 <= 48'h0;
      pmpMapping_mask_6 <= 48'h0;
      pmpMapping_mask_7 <= 48'h0;
      pmpMapping_mask_8 <= 48'h0;
      pmpMapping_mask_9 <= 48'h0;
      pmpMapping_mask_10 <= 48'h0;
      pmpMapping_mask_11 <= 48'h0;
      pmpMapping_mask_12 <= 48'h0;
      pmpMapping_mask_13 <= 48'h0;
      pmpMapping_mask_14 <= 48'h0;
      pmpMapping_mask_15 <= 48'h0;
      pmaMapping_cfgMerged_0 <= 64'hB0B0B0F0B000000;
      pmaMapping_cfgMerged_1 <= 64'h186F0B080B0B0B0F;
      pmaMapping_addr_0 <= 46'h0;
      pmaMapping_addr_1 <= 46'h0;
      pmaMapping_addr_2 <= 46'h0;
      pmaMapping_addr_3 <= 46'h4000000;
      pmaMapping_addr_4 <= 46'h8000000;
      pmaMapping_addr_5 <= 46'hC004000;
      pmaMapping_addr_6 <= 46'hC014000;
      pmaMapping_addr_7 <= 46'hE008000;
      pmaMapping_addr_8 <= 46'hE008400;
      pmaMapping_addr_9 <= 46'hE008800;
      pmaMapping_addr_10 <= 46'hE400000;
      pmaMapping_addr_11 <= 46'hE400800;
      pmaMapping_addr_12 <= 46'hE800000;
      pmaMapping_addr_13 <= 46'h20000000;
      pmaMapping_addr_14 <= 46'h20000000000;
      pmaMapping_addr_15 <= 46'h1FFFFFFFFFFF;
      pmaMapping_mask_0 <= 48'hFFF;
      pmaMapping_mask_1 <= 48'hFFF;
      pmaMapping_mask_2 <= 48'hFFF;
      pmaMapping_mask_3 <= 48'hFFF;
      pmaMapping_mask_4 <= 48'hFFF;
      pmaMapping_mask_5 <= 48'hFFF;
      pmaMapping_mask_6 <= 48'hFFF;
      pmaMapping_mask_7 <= 48'hFFF;
      pmaMapping_mask_8 <= 48'hFFF;
      pmaMapping_mask_9 <= 48'hFFF;
      pmaMapping_mask_10 <= 48'hFFF;
      pmaMapping_mask_11 <= 48'hFFF;
      pmaMapping_mask_12 <= 48'hFFF;
      pmaMapping_mask_13 <= 48'hFFF;
      pmaMapping_mask_14 <= 48'hFFF;
      pmaMapping_mask_15 <= 48'hFFFFFFFFFFFF;
      wen_reg_last_REG <= 1'h0;
      wen_reg_last_REG_1 <= 1'h0;
      wen_reg_last_REG_2 <= 1'h0;
      wen_reg_last_REG_3 <= 1'h0;
      wen_reg_last_REG_4 <= 1'h0;
      wen_reg_last_REG_5 <= 1'h0;
      wen_reg_last_REG_6 <= 1'h0;
      wen_reg_last_REG_7 <= 1'h0;
      wen_reg_last_REG_8 <= 1'h0;
      wen_reg_last_REG_9 <= 1'h0;
      wen_reg_last_REG_10 <= 1'h0;
      wen_reg_last_REG_11 <= 1'h0;
      wen_reg_last_REG_12 <= 1'h0;
      wen_reg_last_REG_13 <= 1'h0;
      wen_reg_last_REG_14 <= 1'h0;
      wen_reg_last_REG_15 <= 1'h0;
      wen_reg_last_REG_16 <= 1'h0;
      wen_reg_last_REG_17 <= 1'h0;
      wen_reg_last_REG_18 <= 1'h0;
      wen_reg_last_REG_19 <= 1'h0;
      wen_reg_last_REG_20 <= 1'h0;
      wen_reg_last_REG_21 <= 1'h0;
      wen_reg_last_REG_22 <= 1'h0;
      wen_reg_last_REG_23 <= 1'h0;
      wen_reg_last_REG_24 <= 1'h0;
      wen_reg_last_REG_25 <= 1'h0;
      wen_reg_last_REG_26 <= 1'h0;
      wen_reg_last_REG_27 <= 1'h0;
      wen_reg_last_REG_28 <= 1'h0;
      wen_reg_last_REG_29 <= 1'h0;
      wen_reg_last_REG_30 <= 1'h0;
      wen_reg_last_REG_31 <= 1'h0;
      wen_reg_last_REG_32 <= 1'h0;
      wen_reg_last_REG_33 <= 1'h0;
      wen_reg_last_REG_34 <= 1'h0;
      wen_reg_last_REG_35 <= 1'h0;
    end
    else begin
      if (wen_reg_last_REG_35)
        pmpMapping_cfgMerged_0 <=
          {pmpMapping_cfgMerged_0[63] ? pmpMapping_cfgMerged_0[63] : wdata_reg[63],
           pmpMapping_cfgMerged_0[63] ? pmpMapping_cfgMerged_0[62] : wdata_reg[62],
           pmpMapping_cfgMerged_0[63] ? pmpMapping_cfgMerged_0[61] : wdata_reg[61],
           cfgMerged_0_cfgVec_1_7_a,
           pmpMapping_cfgMerged_0[63] ? pmpMapping_cfgMerged_0[58] : wdata_reg[58],
           pmpMapping_cfgMerged_0[63]
             ? pmpMapping_cfgMerged_0[57]
             : wdata_reg[57] & wdata_reg[56],
           pmpMapping_cfgMerged_0[63] ? pmpMapping_cfgMerged_0[56] : wdata_reg[56],
           pmpMapping_cfgMerged_0[55] ? pmpMapping_cfgMerged_0[55] : wdata_reg[55],
           pmpMapping_cfgMerged_0[55] ? pmpMapping_cfgMerged_0[54] : wdata_reg[54],
           pmpMapping_cfgMerged_0[55] ? pmpMapping_cfgMerged_0[53] : wdata_reg[53],
           cfgMerged_0_cfgVec_1_6_a,
           pmpMapping_cfgMerged_0[55] ? pmpMapping_cfgMerged_0[50] : wdata_reg[50],
           pmpMapping_cfgMerged_0[55]
             ? pmpMapping_cfgMerged_0[49]
             : wdata_reg[49] & wdata_reg[48],
           pmpMapping_cfgMerged_0[55] ? pmpMapping_cfgMerged_0[48] : wdata_reg[48],
           pmpMapping_cfgMerged_0[47] ? pmpMapping_cfgMerged_0[47] : wdata_reg[47],
           pmpMapping_cfgMerged_0[47] ? pmpMapping_cfgMerged_0[46] : wdata_reg[46],
           pmpMapping_cfgMerged_0[47] ? pmpMapping_cfgMerged_0[45] : wdata_reg[45],
           cfgMerged_0_cfgVec_1_5_a,
           pmpMapping_cfgMerged_0[47] ? pmpMapping_cfgMerged_0[42] : wdata_reg[42],
           pmpMapping_cfgMerged_0[47]
             ? pmpMapping_cfgMerged_0[41]
             : wdata_reg[41] & wdata_reg[40],
           pmpMapping_cfgMerged_0[47] ? pmpMapping_cfgMerged_0[40] : wdata_reg[40],
           pmpMapping_cfgMerged_0[39] ? pmpMapping_cfgMerged_0[39] : wdata_reg[39],
           pmpMapping_cfgMerged_0[39] ? pmpMapping_cfgMerged_0[38] : wdata_reg[38],
           pmpMapping_cfgMerged_0[39] ? pmpMapping_cfgMerged_0[37] : wdata_reg[37],
           cfgMerged_0_cfgVec_1_4_a,
           pmpMapping_cfgMerged_0[39] ? pmpMapping_cfgMerged_0[34] : wdata_reg[34],
           pmpMapping_cfgMerged_0[39]
             ? pmpMapping_cfgMerged_0[33]
             : wdata_reg[33] & wdata_reg[32],
           pmpMapping_cfgMerged_0[39] ? pmpMapping_cfgMerged_0[32] : wdata_reg[32],
           pmpMapping_cfgMerged_0[31] ? pmpMapping_cfgMerged_0[31] : wdata_reg[31],
           pmpMapping_cfgMerged_0[31] ? pmpMapping_cfgMerged_0[30] : wdata_reg[30],
           pmpMapping_cfgMerged_0[31] ? pmpMapping_cfgMerged_0[29] : wdata_reg[29],
           cfgMerged_0_cfgVec_1_3_a,
           pmpMapping_cfgMerged_0[31] ? pmpMapping_cfgMerged_0[26] : wdata_reg[26],
           pmpMapping_cfgMerged_0[31]
             ? pmpMapping_cfgMerged_0[25]
             : wdata_reg[25] & wdata_reg[24],
           pmpMapping_cfgMerged_0[31] ? pmpMapping_cfgMerged_0[24] : wdata_reg[24],
           pmpMapping_cfgMerged_0[23] ? pmpMapping_cfgMerged_0[23] : wdata_reg[23],
           pmpMapping_cfgMerged_0[23] ? pmpMapping_cfgMerged_0[22] : wdata_reg[22],
           pmpMapping_cfgMerged_0[23] ? pmpMapping_cfgMerged_0[21] : wdata_reg[21],
           cfgMerged_0_cfgVec_1_2_a,
           pmpMapping_cfgMerged_0[23] ? pmpMapping_cfgMerged_0[18] : wdata_reg[18],
           pmpMapping_cfgMerged_0[23]
             ? pmpMapping_cfgMerged_0[17]
             : wdata_reg[17] & wdata_reg[16],
           pmpMapping_cfgMerged_0[23] ? pmpMapping_cfgMerged_0[16] : wdata_reg[16],
           pmpMapping_cfgMerged_0[15] ? pmpMapping_cfgMerged_0[15] : wdata_reg[15],
           pmpMapping_cfgMerged_0[15] ? pmpMapping_cfgMerged_0[14] : wdata_reg[14],
           pmpMapping_cfgMerged_0[15] ? pmpMapping_cfgMerged_0[13] : wdata_reg[13],
           cfgMerged_0_cfgVec_1_1_a,
           pmpMapping_cfgMerged_0[15] ? pmpMapping_cfgMerged_0[10] : wdata_reg[10],
           pmpMapping_cfgMerged_0[15]
             ? pmpMapping_cfgMerged_0[9]
             : wdata_reg[9] & wdata_reg[8],
           pmpMapping_cfgMerged_0[15] ? pmpMapping_cfgMerged_0[8] : wdata_reg[8],
           pmpMapping_cfgMerged_0[7] ? pmpMapping_cfgMerged_0[7] : wdata_reg[7],
           pmpMapping_cfgMerged_0[7] ? pmpMapping_cfgMerged_0[6] : wdata_reg[6],
           pmpMapping_cfgMerged_0[7] ? pmpMapping_cfgMerged_0[5] : wdata_reg[5],
           cfgMerged_0_cfgVec_1_0_a,
           pmpMapping_cfgMerged_0[7] ? pmpMapping_cfgMerged_0[2] : wdata_reg[2],
           pmpMapping_cfgMerged_0[7]
             ? pmpMapping_cfgMerged_0[1]
             : wdata_reg[1] & wdata_reg[0],
           pmpMapping_cfgMerged_0[7] ? pmpMapping_cfgMerged_0[0] : wdata_reg[0]};
      if (wen_reg_last_REG_14)
        pmpMapping_cfgMerged_1 <=
          {pmpMapping_cfgMerged_1[63] ? pmpMapping_cfgMerged_1[63] : wdata_reg[63],
           pmpMapping_cfgMerged_1[63] ? pmpMapping_cfgMerged_1[62] : wdata_reg[62],
           pmpMapping_cfgMerged_1[63] ? pmpMapping_cfgMerged_1[61] : wdata_reg[61],
           cfgMerged_1_cfgVec_7_a,
           pmpMapping_cfgMerged_1[63] ? pmpMapping_cfgMerged_1[58] : wdata_reg[58],
           pmpMapping_cfgMerged_1[63]
             ? pmpMapping_cfgMerged_1[57]
             : wdata_reg[57] & wdata_reg[56],
           pmpMapping_cfgMerged_1[63] ? pmpMapping_cfgMerged_1[56] : wdata_reg[56],
           pmpMapping_cfgMerged_1[55] ? pmpMapping_cfgMerged_1[55] : wdata_reg[55],
           pmpMapping_cfgMerged_1[55] ? pmpMapping_cfgMerged_1[54] : wdata_reg[54],
           pmpMapping_cfgMerged_1[55] ? pmpMapping_cfgMerged_1[53] : wdata_reg[53],
           cfgMerged_1_cfgVec_6_a,
           pmpMapping_cfgMerged_1[55] ? pmpMapping_cfgMerged_1[50] : wdata_reg[50],
           pmpMapping_cfgMerged_1[55]
             ? pmpMapping_cfgMerged_1[49]
             : wdata_reg[49] & wdata_reg[48],
           pmpMapping_cfgMerged_1[55] ? pmpMapping_cfgMerged_1[48] : wdata_reg[48],
           pmpMapping_cfgMerged_1[47] ? pmpMapping_cfgMerged_1[47] : wdata_reg[47],
           pmpMapping_cfgMerged_1[47] ? pmpMapping_cfgMerged_1[46] : wdata_reg[46],
           pmpMapping_cfgMerged_1[47] ? pmpMapping_cfgMerged_1[45] : wdata_reg[45],
           cfgMerged_1_cfgVec_5_a,
           pmpMapping_cfgMerged_1[47] ? pmpMapping_cfgMerged_1[42] : wdata_reg[42],
           pmpMapping_cfgMerged_1[47]
             ? pmpMapping_cfgMerged_1[41]
             : wdata_reg[41] & wdata_reg[40],
           pmpMapping_cfgMerged_1[47] ? pmpMapping_cfgMerged_1[40] : wdata_reg[40],
           pmpMapping_cfgMerged_1[39] ? pmpMapping_cfgMerged_1[39] : wdata_reg[39],
           pmpMapping_cfgMerged_1[39] ? pmpMapping_cfgMerged_1[38] : wdata_reg[38],
           pmpMapping_cfgMerged_1[39] ? pmpMapping_cfgMerged_1[37] : wdata_reg[37],
           cfgMerged_1_cfgVec_4_a,
           pmpMapping_cfgMerged_1[39] ? pmpMapping_cfgMerged_1[34] : wdata_reg[34],
           pmpMapping_cfgMerged_1[39]
             ? pmpMapping_cfgMerged_1[33]
             : wdata_reg[33] & wdata_reg[32],
           pmpMapping_cfgMerged_1[39] ? pmpMapping_cfgMerged_1[32] : wdata_reg[32],
           pmpMapping_cfgMerged_1[31] ? pmpMapping_cfgMerged_1[31] : wdata_reg[31],
           pmpMapping_cfgMerged_1[31] ? pmpMapping_cfgMerged_1[30] : wdata_reg[30],
           pmpMapping_cfgMerged_1[31] ? pmpMapping_cfgMerged_1[29] : wdata_reg[29],
           cfgMerged_1_cfgVec_3_a,
           pmpMapping_cfgMerged_1[31] ? pmpMapping_cfgMerged_1[26] : wdata_reg[26],
           pmpMapping_cfgMerged_1[31]
             ? pmpMapping_cfgMerged_1[25]
             : wdata_reg[25] & wdata_reg[24],
           pmpMapping_cfgMerged_1[31] ? pmpMapping_cfgMerged_1[24] : wdata_reg[24],
           pmpMapping_cfgMerged_1[23] ? pmpMapping_cfgMerged_1[23] : wdata_reg[23],
           pmpMapping_cfgMerged_1[23] ? pmpMapping_cfgMerged_1[22] : wdata_reg[22],
           pmpMapping_cfgMerged_1[23] ? pmpMapping_cfgMerged_1[21] : wdata_reg[21],
           cfgMerged_1_cfgVec_2_a,
           pmpMapping_cfgMerged_1[23] ? pmpMapping_cfgMerged_1[18] : wdata_reg[18],
           pmpMapping_cfgMerged_1[23]
             ? pmpMapping_cfgMerged_1[17]
             : wdata_reg[17] & wdata_reg[16],
           pmpMapping_cfgMerged_1[23] ? pmpMapping_cfgMerged_1[16] : wdata_reg[16],
           pmpMapping_cfgMerged_1[15] ? pmpMapping_cfgMerged_1[15] : wdata_reg[15],
           pmpMapping_cfgMerged_1[15] ? pmpMapping_cfgMerged_1[14] : wdata_reg[14],
           pmpMapping_cfgMerged_1[15] ? pmpMapping_cfgMerged_1[13] : wdata_reg[13],
           cfgMerged_1_cfgVec_1_a,
           pmpMapping_cfgMerged_1[15] ? pmpMapping_cfgMerged_1[10] : wdata_reg[10],
           pmpMapping_cfgMerged_1[15]
             ? pmpMapping_cfgMerged_1[9]
             : wdata_reg[9] & wdata_reg[8],
           pmpMapping_cfgMerged_1[15] ? pmpMapping_cfgMerged_1[8] : wdata_reg[8],
           pmpMapping_cfgMerged_1[7] ? pmpMapping_cfgMerged_1[7] : wdata_reg[7],
           pmpMapping_cfgMerged_1[7] ? pmpMapping_cfgMerged_1[6] : wdata_reg[6],
           pmpMapping_cfgMerged_1[7] ? pmpMapping_cfgMerged_1[5] : wdata_reg[5],
           cfgMerged_1_cfgVec_0_a,
           pmpMapping_cfgMerged_1[7] ? pmpMapping_cfgMerged_1[2] : wdata_reg[2],
           pmpMapping_cfgMerged_1[7]
             ? pmpMapping_cfgMerged_1[1]
             : wdata_reg[1] & wdata_reg[0],
           pmpMapping_cfgMerged_1[7] ? pmpMapping_cfgMerged_1[0] : wdata_reg[0]};
      if (~wen_reg_last_REG_28 | pmpMapping_cfgMerged_0[7] | pmpMapping_cfgMerged_0[15]
          & _addr_0_T_13) begin
      end
      else
        pmpMapping_addr_0 <= wdata_reg[45:0];
      if (~wen_reg_last_REG_13 | pmpMapping_cfgMerged_0[15] | pmpMapping_cfgMerged_0[23]
          & _addr_1_T_13) begin
      end
      else
        pmpMapping_addr_1 <= wdata_reg[45:0];
      if (~wen_reg_last_REG_29 | pmpMapping_cfgMerged_0[23] | pmpMapping_cfgMerged_0[31]
          & _addr_2_T_13) begin
      end
      else
        pmpMapping_addr_2 <= wdata_reg[45:0];
      if (~wen_reg_last_REG_26 | pmpMapping_cfgMerged_0[31] | pmpMapping_cfgMerged_0[39]
          & _addr_3_T_13) begin
      end
      else
        pmpMapping_addr_3 <= wdata_reg[45:0];
      if (~wen_reg_last_REG_3 | pmpMapping_cfgMerged_0[39] | pmpMapping_cfgMerged_0[47]
          & _addr_4_T_4) begin
      end
      else
        pmpMapping_addr_4 <= wdata_reg[45:0];
      if (~wen_reg_last_REG_16 | pmpMapping_cfgMerged_0[47] | pmpMapping_cfgMerged_0[55]
          & _addr_5_T_4) begin
      end
      else
        pmpMapping_addr_5 <= wdata_reg[45:0];
      if (~wen_reg_last_REG_32 | pmpMapping_cfgMerged_0[55] | pmpMapping_cfgMerged_0[63]
          & _addr_6_T_13) begin
      end
      else
        pmpMapping_addr_6 <= wdata_reg[45:0];
      if (~wen_reg_last_REG_9 | pmpMapping_cfgMerged_0[63] | pmpMapping_cfgMerged_1[7]
          & _addr_7_T_4) begin
      end
      else
        pmpMapping_addr_7 <= wdata_reg[45:0];
      if (~wen_reg_last_REG_20 | pmpMapping_cfgMerged_1[7] | pmpMapping_cfgMerged_1[15]
          & _addr_8_T_13) begin
      end
      else
        pmpMapping_addr_8 <= wdata_reg[45:0];
      if (~wen_reg_last_REG_23 | pmpMapping_cfgMerged_1[15] | pmpMapping_cfgMerged_1[23]
          & _addr_9_T_13) begin
      end
      else
        pmpMapping_addr_9 <= wdata_reg[45:0];
      if (~wen_reg_last_REG_8 | pmpMapping_cfgMerged_1[23] | pmpMapping_cfgMerged_1[31]
          & _addr_10_T_4) begin
      end
      else
        pmpMapping_addr_10 <= wdata_reg[45:0];
      if (~wen_reg_last_REG_34 | pmpMapping_cfgMerged_1[31] | pmpMapping_cfgMerged_1[39]
          & _addr_11_T_13) begin
      end
      else
        pmpMapping_addr_11 <= wdata_reg[45:0];
      if (~wen_reg_last_REG_17 | pmpMapping_cfgMerged_1[39] | pmpMapping_cfgMerged_1[47]
          & _addr_12_T_4) begin
      end
      else
        pmpMapping_addr_12 <= wdata_reg[45:0];
      if (~wen_reg_last_REG_19 | pmpMapping_cfgMerged_1[47] | pmpMapping_cfgMerged_1[55]
          & _addr_13_T_4) begin
      end
      else
        pmpMapping_addr_13 <= wdata_reg[45:0];
      if (~wen_reg_last_REG_5 | pmpMapping_cfgMerged_1[55] | pmpMapping_cfgMerged_1[63]
          & _addr_14_T_4) begin
      end
      else
        pmpMapping_addr_14 <= wdata_reg[45:0];
      if (_GEN_0) begin
      end
      else
        pmpMapping_addr_15 <= wdata_reg[45:0];
      if (wen_reg_last_REG_35 & ~(pmpMapping_cfgMerged_0[7])
          & cfgMerged_0_cfgVec_1_0_a[1])
        pmpMapping_mask_0 <=
          {cfgMerged_0_mask_0_match_mask_c_addr_1
             & ~(46'(cfgMerged_0_mask_0_match_mask_c_addr_1 + 46'h1)),
           2'h3};
      else if (~wen_reg_last_REG_28 | pmpMapping_cfgMerged_0[7]
               | pmpMapping_cfgMerged_0[15] & _addr_0_T_13) begin
      end
      else
        pmpMapping_mask_0 <=
          {addr_0_mask_0_match_mask_c_addr_1
             & ~(46'(addr_0_mask_0_match_mask_c_addr_1 + 46'h1)),
           2'h3};
      if (wen_reg_last_REG_35 & ~(pmpMapping_cfgMerged_0[15])
          & cfgMerged_0_cfgVec_1_1_a[1])
        pmpMapping_mask_1 <=
          {cfgMerged_0_mask_1_match_mask_c_addr_1
             & ~(46'(cfgMerged_0_mask_1_match_mask_c_addr_1 + 46'h1)),
           2'h3};
      else if (~wen_reg_last_REG_13 | pmpMapping_cfgMerged_0[15]
               | pmpMapping_cfgMerged_0[23] & _addr_1_T_13) begin
      end
      else
        pmpMapping_mask_1 <=
          {addr_1_mask_1_match_mask_c_addr_1
             & ~(46'(addr_1_mask_1_match_mask_c_addr_1 + 46'h1)),
           2'h3};
      if (wen_reg_last_REG_35 & ~(pmpMapping_cfgMerged_0[23])
          & cfgMerged_0_cfgVec_1_2_a[1])
        pmpMapping_mask_2 <=
          {cfgMerged_0_mask_2_match_mask_c_addr_1
             & ~(46'(cfgMerged_0_mask_2_match_mask_c_addr_1 + 46'h1)),
           2'h3};
      else if (~wen_reg_last_REG_29 | pmpMapping_cfgMerged_0[23]
               | pmpMapping_cfgMerged_0[31] & _addr_2_T_13) begin
      end
      else
        pmpMapping_mask_2 <=
          {addr_2_mask_2_match_mask_c_addr_1
             & ~(46'(addr_2_mask_2_match_mask_c_addr_1 + 46'h1)),
           2'h3};
      if (wen_reg_last_REG_35 & ~(pmpMapping_cfgMerged_0[31])
          & cfgMerged_0_cfgVec_1_3_a[1])
        pmpMapping_mask_3 <=
          {cfgMerged_0_mask_3_match_mask_c_addr_1
             & ~(46'(cfgMerged_0_mask_3_match_mask_c_addr_1 + 46'h1)),
           2'h3};
      else if (~wen_reg_last_REG_26 | pmpMapping_cfgMerged_0[31]
               | pmpMapping_cfgMerged_0[39] & _addr_3_T_13) begin
      end
      else
        pmpMapping_mask_3 <=
          {addr_3_mask_3_match_mask_c_addr_1
             & ~(46'(addr_3_mask_3_match_mask_c_addr_1 + 46'h1)),
           2'h3};
      if (wen_reg_last_REG_35 & ~(pmpMapping_cfgMerged_0[39])
          & cfgMerged_0_cfgVec_1_4_a[1])
        pmpMapping_mask_4 <=
          {cfgMerged_0_mask_4_match_mask_c_addr_1
             & ~(46'(cfgMerged_0_mask_4_match_mask_c_addr_1 + 46'h1)),
           2'h3};
      else if (~wen_reg_last_REG_3 | pmpMapping_cfgMerged_0[39]
               | pmpMapping_cfgMerged_0[47] & _addr_4_T_4) begin
      end
      else
        pmpMapping_mask_4 <=
          {addr_4_mask_4_match_mask_c_addr
             & ~(46'(addr_4_mask_4_match_mask_c_addr + 46'h1)),
           2'h3};
      if (wen_reg_last_REG_35 & ~(pmpMapping_cfgMerged_0[47])
          & cfgMerged_0_cfgVec_1_5_a[1])
        pmpMapping_mask_5 <=
          {cfgMerged_0_mask_5_match_mask_c_addr_1
             & ~(46'(cfgMerged_0_mask_5_match_mask_c_addr_1 + 46'h1)),
           2'h3};
      else if (~wen_reg_last_REG_16 | pmpMapping_cfgMerged_0[47]
               | pmpMapping_cfgMerged_0[55] & _addr_5_T_4) begin
      end
      else
        pmpMapping_mask_5 <=
          {addr_5_mask_5_match_mask_c_addr
             & ~(46'(addr_5_mask_5_match_mask_c_addr + 46'h1)),
           2'h3};
      if (wen_reg_last_REG_35 & ~(pmpMapping_cfgMerged_0[55])
          & cfgMerged_0_cfgVec_1_6_a[1])
        pmpMapping_mask_6 <=
          {cfgMerged_0_mask_6_match_mask_c_addr_1
             & ~(46'(cfgMerged_0_mask_6_match_mask_c_addr_1 + 46'h1)),
           2'h3};
      else if (~wen_reg_last_REG_32 | pmpMapping_cfgMerged_0[55]
               | pmpMapping_cfgMerged_0[63] & _addr_6_T_13) begin
      end
      else
        pmpMapping_mask_6 <=
          {addr_6_mask_6_match_mask_c_addr_1
             & ~(46'(addr_6_mask_6_match_mask_c_addr_1 + 46'h1)),
           2'h3};
      if (wen_reg_last_REG_35 & ~(pmpMapping_cfgMerged_0[63])
          & cfgMerged_0_cfgVec_1_7_a[1])
        pmpMapping_mask_7 <=
          {cfgMerged_0_mask_7_match_mask_c_addr_1
             & ~(46'(cfgMerged_0_mask_7_match_mask_c_addr_1 + 46'h1)),
           2'h3};
      else if (~wen_reg_last_REG_9 | pmpMapping_cfgMerged_0[63]
               | pmpMapping_cfgMerged_1[7] & _addr_7_T_4) begin
      end
      else
        pmpMapping_mask_7 <=
          {addr_7_mask_7_match_mask_c_addr
             & ~(46'(addr_7_mask_7_match_mask_c_addr + 46'h1)),
           2'h3};
      if (wen_reg_last_REG_20)
        pmpMapping_mask_8 <=
          pmpMapping_cfgMerged_1[7] | pmpMapping_cfgMerged_1[15] & _addr_8_T_13
            ? pmpMapping_mask_8
            : {addr_8_mask_8_match_mask_c_addr_1
                 & ~(46'(addr_8_mask_8_match_mask_c_addr_1 + 46'h1)),
               2'h3};
      else if (wen_reg_last_REG_14 & ~(pmpMapping_cfgMerged_1[7])
               & cfgMerged_1_cfgVec_0_a[1])
        pmpMapping_mask_8 <=
          {cfgMerged_1_mask_8_match_mask_c_addr
             & ~(46'(cfgMerged_1_mask_8_match_mask_c_addr + 46'h1)),
           2'h3};
      if (wen_reg_last_REG_23)
        pmpMapping_mask_9 <=
          pmpMapping_cfgMerged_1[15] | pmpMapping_cfgMerged_1[23] & _addr_9_T_13
            ? pmpMapping_mask_9
            : {addr_9_mask_9_match_mask_c_addr_1
                 & ~(46'(addr_9_mask_9_match_mask_c_addr_1 + 46'h1)),
               2'h3};
      else if (wen_reg_last_REG_14 & ~(pmpMapping_cfgMerged_1[15])
               & cfgMerged_1_cfgVec_1_a[1])
        pmpMapping_mask_9 <=
          {cfgMerged_1_mask_9_match_mask_c_addr
             & ~(46'(cfgMerged_1_mask_9_match_mask_c_addr + 46'h1)),
           2'h3};
      if (wen_reg_last_REG_14 & ~(pmpMapping_cfgMerged_1[23]) & cfgMerged_1_cfgVec_2_a[1])
        pmpMapping_mask_10 <=
          {cfgMerged_1_mask_10_match_mask_c_addr
             & ~(46'(cfgMerged_1_mask_10_match_mask_c_addr + 46'h1)),
           2'h3};
      else if (~wen_reg_last_REG_8 | pmpMapping_cfgMerged_1[23]
               | pmpMapping_cfgMerged_1[31] & _addr_10_T_4) begin
      end
      else
        pmpMapping_mask_10 <=
          {addr_10_mask_10_match_mask_c_addr
             & ~(46'(addr_10_mask_10_match_mask_c_addr + 46'h1)),
           2'h3};
      if (wen_reg_last_REG_34)
        pmpMapping_mask_11 <=
          pmpMapping_cfgMerged_1[31] | pmpMapping_cfgMerged_1[39] & _addr_11_T_13
            ? pmpMapping_mask_11
            : {addr_11_mask_11_match_mask_c_addr_1
                 & ~(46'(addr_11_mask_11_match_mask_c_addr_1 + 46'h1)),
               2'h3};
      else if (wen_reg_last_REG_14 & ~(pmpMapping_cfgMerged_1[31])
               & cfgMerged_1_cfgVec_3_a[1])
        pmpMapping_mask_11 <=
          {cfgMerged_1_mask_11_match_mask_c_addr
             & ~(46'(cfgMerged_1_mask_11_match_mask_c_addr + 46'h1)),
           2'h3};
      if (wen_reg_last_REG_17)
        pmpMapping_mask_12 <=
          pmpMapping_cfgMerged_1[39] | pmpMapping_cfgMerged_1[47] & _addr_12_T_4
            ? pmpMapping_mask_12
            : {addr_12_mask_12_match_mask_c_addr
                 & ~(46'(addr_12_mask_12_match_mask_c_addr + 46'h1)),
               2'h3};
      else if (wen_reg_last_REG_14 & ~(pmpMapping_cfgMerged_1[39])
               & cfgMerged_1_cfgVec_4_a[1])
        pmpMapping_mask_12 <=
          {cfgMerged_1_mask_12_match_mask_c_addr
             & ~(46'(cfgMerged_1_mask_12_match_mask_c_addr + 46'h1)),
           2'h3};
      if (wen_reg_last_REG_19)
        pmpMapping_mask_13 <=
          pmpMapping_cfgMerged_1[47] | pmpMapping_cfgMerged_1[55] & _addr_13_T_4
            ? pmpMapping_mask_13
            : {addr_13_mask_13_match_mask_c_addr
                 & ~(46'(addr_13_mask_13_match_mask_c_addr + 46'h1)),
               2'h3};
      else if (wen_reg_last_REG_14 & ~(pmpMapping_cfgMerged_1[47])
               & cfgMerged_1_cfgVec_5_a[1])
        pmpMapping_mask_13 <=
          {cfgMerged_1_mask_13_match_mask_c_addr
             & ~(46'(cfgMerged_1_mask_13_match_mask_c_addr + 46'h1)),
           2'h3};
      if (wen_reg_last_REG_14 & ~(pmpMapping_cfgMerged_1[55]) & cfgMerged_1_cfgVec_6_a[1])
        pmpMapping_mask_14 <=
          {cfgMerged_1_mask_14_match_mask_c_addr
             & ~(46'(cfgMerged_1_mask_14_match_mask_c_addr + 46'h1)),
           2'h3};
      else if (~wen_reg_last_REG_5 | pmpMapping_cfgMerged_1[55]
               | pmpMapping_cfgMerged_1[63] & _addr_14_T_4) begin
      end
      else
        pmpMapping_mask_14 <=
          {addr_14_mask_14_match_mask_c_addr
             & ~(46'(addr_14_mask_14_match_mask_c_addr + 46'h1)),
           2'h3};
      if (wen_reg_last_REG_14 & ~(pmpMapping_cfgMerged_1[63]) & cfgMerged_1_cfgVec_7_a[1])
        pmpMapping_mask_15 <=
          {cfgMerged_1_mask_15_match_mask_c_addr
             & ~(46'(cfgMerged_1_mask_15_match_mask_c_addr + 46'h1)),
           2'h3};
      else if (_GEN_0) begin
      end
      else
        pmpMapping_mask_15 <=
          {addr_15_mask_15_match_mask_c_addr_1
             & ~(46'(addr_15_mask_15_match_mask_c_addr_1 + 46'h1)),
           2'h3};
      if (wen_reg_last_REG_22)
        pmaMapping_cfgMerged_0 <=
          {pmaMapping_cfgMerged_0[63] ? pmaMapping_cfgMerged_0[63] : wdata_reg[63],
           pmaMapping_cfgMerged_0[63] ? pmaMapping_cfgMerged_0[62] : wdata_reg[62],
           pmaMapping_cfgMerged_0[63] ? pmaMapping_cfgMerged_0[61] : wdata_reg[61],
           cfgMerged_0_cfgVec_7_a,
           pmaMapping_cfgMerged_0[63] ? pmaMapping_cfgMerged_0[58] : wdata_reg[58],
           pmaMapping_cfgMerged_0[63]
             ? pmaMapping_cfgMerged_0[57]
             : wdata_reg[57] & wdata_reg[56],
           pmaMapping_cfgMerged_0[63] ? pmaMapping_cfgMerged_0[56] : wdata_reg[56],
           pmaMapping_cfgMerged_0[55] ? pmaMapping_cfgMerged_0[55] : wdata_reg[55],
           pmaMapping_cfgMerged_0[55] ? pmaMapping_cfgMerged_0[54] : wdata_reg[54],
           pmaMapping_cfgMerged_0[55] ? pmaMapping_cfgMerged_0[53] : wdata_reg[53],
           cfgMerged_0_cfgVec_6_a,
           pmaMapping_cfgMerged_0[55] ? pmaMapping_cfgMerged_0[50] : wdata_reg[50],
           pmaMapping_cfgMerged_0[55]
             ? pmaMapping_cfgMerged_0[49]
             : wdata_reg[49] & wdata_reg[48],
           pmaMapping_cfgMerged_0[55] ? pmaMapping_cfgMerged_0[48] : wdata_reg[48],
           pmaMapping_cfgMerged_0[47] ? pmaMapping_cfgMerged_0[47] : wdata_reg[47],
           pmaMapping_cfgMerged_0[47] ? pmaMapping_cfgMerged_0[46] : wdata_reg[46],
           pmaMapping_cfgMerged_0[47] ? pmaMapping_cfgMerged_0[45] : wdata_reg[45],
           cfgMerged_0_cfgVec_5_a,
           pmaMapping_cfgMerged_0[47] ? pmaMapping_cfgMerged_0[42] : wdata_reg[42],
           pmaMapping_cfgMerged_0[47]
             ? pmaMapping_cfgMerged_0[41]
             : wdata_reg[41] & wdata_reg[40],
           pmaMapping_cfgMerged_0[47] ? pmaMapping_cfgMerged_0[40] : wdata_reg[40],
           pmaMapping_cfgMerged_0[39] ? pmaMapping_cfgMerged_0[39] : wdata_reg[39],
           pmaMapping_cfgMerged_0[39] ? pmaMapping_cfgMerged_0[38] : wdata_reg[38],
           pmaMapping_cfgMerged_0[39] ? pmaMapping_cfgMerged_0[37] : wdata_reg[37],
           cfgMerged_0_cfgVec_4_a,
           pmaMapping_cfgMerged_0[39] ? pmaMapping_cfgMerged_0[34] : wdata_reg[34],
           pmaMapping_cfgMerged_0[39]
             ? pmaMapping_cfgMerged_0[33]
             : wdata_reg[33] & wdata_reg[32],
           pmaMapping_cfgMerged_0[39] ? pmaMapping_cfgMerged_0[32] : wdata_reg[32],
           pmaMapping_cfgMerged_0[31] ? pmaMapping_cfgMerged_0[31] : wdata_reg[31],
           pmaMapping_cfgMerged_0[31] ? pmaMapping_cfgMerged_0[30] : wdata_reg[30],
           pmaMapping_cfgMerged_0[31] ? pmaMapping_cfgMerged_0[29] : wdata_reg[29],
           cfgMerged_0_cfgVec_3_a,
           pmaMapping_cfgMerged_0[31] ? pmaMapping_cfgMerged_0[26] : wdata_reg[26],
           pmaMapping_cfgMerged_0[31]
             ? pmaMapping_cfgMerged_0[25]
             : wdata_reg[25] & wdata_reg[24],
           pmaMapping_cfgMerged_0[31] ? pmaMapping_cfgMerged_0[24] : wdata_reg[24],
           pmaMapping_cfgMerged_0[23] ? pmaMapping_cfgMerged_0[23] : wdata_reg[23],
           pmaMapping_cfgMerged_0[23] ? pmaMapping_cfgMerged_0[22] : wdata_reg[22],
           pmaMapping_cfgMerged_0[23] ? pmaMapping_cfgMerged_0[21] : wdata_reg[21],
           cfgMerged_0_cfgVec_2_a,
           pmaMapping_cfgMerged_0[23] ? pmaMapping_cfgMerged_0[18] : wdata_reg[18],
           pmaMapping_cfgMerged_0[23]
             ? pmaMapping_cfgMerged_0[17]
             : wdata_reg[17] & wdata_reg[16],
           pmaMapping_cfgMerged_0[23] ? pmaMapping_cfgMerged_0[16] : wdata_reg[16],
           pmaMapping_cfgMerged_0[15] ? pmaMapping_cfgMerged_0[15] : wdata_reg[15],
           pmaMapping_cfgMerged_0[15] ? pmaMapping_cfgMerged_0[14] : wdata_reg[14],
           pmaMapping_cfgMerged_0[15] ? pmaMapping_cfgMerged_0[13] : wdata_reg[13],
           cfgMerged_0_cfgVec_1_a,
           pmaMapping_cfgMerged_0[15] ? pmaMapping_cfgMerged_0[10] : wdata_reg[10],
           pmaMapping_cfgMerged_0[15]
             ? pmaMapping_cfgMerged_0[9]
             : wdata_reg[9] & wdata_reg[8],
           pmaMapping_cfgMerged_0[15] ? pmaMapping_cfgMerged_0[8] : wdata_reg[8],
           pmaMapping_cfgMerged_0[7] ? pmaMapping_cfgMerged_0[7] : wdata_reg[7],
           pmaMapping_cfgMerged_0[7] ? pmaMapping_cfgMerged_0[6] : wdata_reg[6],
           pmaMapping_cfgMerged_0[7] ? pmaMapping_cfgMerged_0[5] : wdata_reg[5],
           cfgMerged_0_cfgVec_0_a,
           pmaMapping_cfgMerged_0[7] ? pmaMapping_cfgMerged_0[2] : wdata_reg[2],
           pmaMapping_cfgMerged_0[7]
             ? pmaMapping_cfgMerged_0[1]
             : wdata_reg[1] & wdata_reg[0],
           pmaMapping_cfgMerged_0[7] ? pmaMapping_cfgMerged_0[0] : wdata_reg[0]};
      if (wen_reg_last_REG_33)
        pmaMapping_cfgMerged_1 <=
          {pmaMapping_cfgMerged_1[63] ? pmaMapping_cfgMerged_1[63] : wdata_reg[63],
           pmaMapping_cfgMerged_1[63] ? pmaMapping_cfgMerged_1[62] : wdata_reg[62],
           pmaMapping_cfgMerged_1[63] ? pmaMapping_cfgMerged_1[61] : wdata_reg[61],
           cfgMerged_1_cfgVec_1_7_a,
           pmaMapping_cfgMerged_1[63] ? pmaMapping_cfgMerged_1[58] : wdata_reg[58],
           pmaMapping_cfgMerged_1[63]
             ? pmaMapping_cfgMerged_1[57]
             : wdata_reg[57] & wdata_reg[56],
           pmaMapping_cfgMerged_1[63] ? pmaMapping_cfgMerged_1[56] : wdata_reg[56],
           pmaMapping_cfgMerged_1[55] ? pmaMapping_cfgMerged_1[55] : wdata_reg[55],
           pmaMapping_cfgMerged_1[55] ? pmaMapping_cfgMerged_1[54] : wdata_reg[54],
           pmaMapping_cfgMerged_1[55] ? pmaMapping_cfgMerged_1[53] : wdata_reg[53],
           cfgMerged_1_cfgVec_1_6_a,
           pmaMapping_cfgMerged_1[55] ? pmaMapping_cfgMerged_1[50] : wdata_reg[50],
           pmaMapping_cfgMerged_1[55]
             ? pmaMapping_cfgMerged_1[49]
             : wdata_reg[49] & wdata_reg[48],
           pmaMapping_cfgMerged_1[55] ? pmaMapping_cfgMerged_1[48] : wdata_reg[48],
           pmaMapping_cfgMerged_1[47] ? pmaMapping_cfgMerged_1[47] : wdata_reg[47],
           pmaMapping_cfgMerged_1[47] ? pmaMapping_cfgMerged_1[46] : wdata_reg[46],
           pmaMapping_cfgMerged_1[47] ? pmaMapping_cfgMerged_1[45] : wdata_reg[45],
           cfgMerged_1_cfgVec_1_5_a,
           pmaMapping_cfgMerged_1[47] ? pmaMapping_cfgMerged_1[42] : wdata_reg[42],
           pmaMapping_cfgMerged_1[47]
             ? pmaMapping_cfgMerged_1[41]
             : wdata_reg[41] & wdata_reg[40],
           pmaMapping_cfgMerged_1[47] ? pmaMapping_cfgMerged_1[40] : wdata_reg[40],
           pmaMapping_cfgMerged_1[39] ? pmaMapping_cfgMerged_1[39] : wdata_reg[39],
           pmaMapping_cfgMerged_1[39] ? pmaMapping_cfgMerged_1[38] : wdata_reg[38],
           pmaMapping_cfgMerged_1[39] ? pmaMapping_cfgMerged_1[37] : wdata_reg[37],
           cfgMerged_1_cfgVec_1_4_a,
           pmaMapping_cfgMerged_1[39] ? pmaMapping_cfgMerged_1[34] : wdata_reg[34],
           pmaMapping_cfgMerged_1[39]
             ? pmaMapping_cfgMerged_1[33]
             : wdata_reg[33] & wdata_reg[32],
           pmaMapping_cfgMerged_1[39] ? pmaMapping_cfgMerged_1[32] : wdata_reg[32],
           pmaMapping_cfgMerged_1[31] ? pmaMapping_cfgMerged_1[31] : wdata_reg[31],
           pmaMapping_cfgMerged_1[31] ? pmaMapping_cfgMerged_1[30] : wdata_reg[30],
           pmaMapping_cfgMerged_1[31] ? pmaMapping_cfgMerged_1[29] : wdata_reg[29],
           cfgMerged_1_cfgVec_1_3_a,
           pmaMapping_cfgMerged_1[31] ? pmaMapping_cfgMerged_1[26] : wdata_reg[26],
           pmaMapping_cfgMerged_1[31]
             ? pmaMapping_cfgMerged_1[25]
             : wdata_reg[25] & wdata_reg[24],
           pmaMapping_cfgMerged_1[31] ? pmaMapping_cfgMerged_1[24] : wdata_reg[24],
           pmaMapping_cfgMerged_1[23] ? pmaMapping_cfgMerged_1[23] : wdata_reg[23],
           pmaMapping_cfgMerged_1[23] ? pmaMapping_cfgMerged_1[22] : wdata_reg[22],
           pmaMapping_cfgMerged_1[23] ? pmaMapping_cfgMerged_1[21] : wdata_reg[21],
           cfgMerged_1_cfgVec_1_2_a,
           pmaMapping_cfgMerged_1[23] ? pmaMapping_cfgMerged_1[18] : wdata_reg[18],
           pmaMapping_cfgMerged_1[23]
             ? pmaMapping_cfgMerged_1[17]
             : wdata_reg[17] & wdata_reg[16],
           pmaMapping_cfgMerged_1[23] ? pmaMapping_cfgMerged_1[16] : wdata_reg[16],
           pmaMapping_cfgMerged_1[15] ? pmaMapping_cfgMerged_1[15] : wdata_reg[15],
           pmaMapping_cfgMerged_1[15] ? pmaMapping_cfgMerged_1[14] : wdata_reg[14],
           pmaMapping_cfgMerged_1[15] ? pmaMapping_cfgMerged_1[13] : wdata_reg[13],
           cfgMerged_1_cfgVec_1_1_a,
           pmaMapping_cfgMerged_1[15] ? pmaMapping_cfgMerged_1[10] : wdata_reg[10],
           pmaMapping_cfgMerged_1[15]
             ? pmaMapping_cfgMerged_1[9]
             : wdata_reg[9] & wdata_reg[8],
           pmaMapping_cfgMerged_1[15] ? pmaMapping_cfgMerged_1[8] : wdata_reg[8],
           pmaMapping_cfgMerged_1[7] ? pmaMapping_cfgMerged_1[7] : wdata_reg[7],
           pmaMapping_cfgMerged_1[7] ? pmaMapping_cfgMerged_1[6] : wdata_reg[6],
           pmaMapping_cfgMerged_1[7] ? pmaMapping_cfgMerged_1[5] : wdata_reg[5],
           cfgMerged_1_cfgVec_1_0_a,
           pmaMapping_cfgMerged_1[7] ? pmaMapping_cfgMerged_1[2] : wdata_reg[2],
           pmaMapping_cfgMerged_1[7]
             ? pmaMapping_cfgMerged_1[1]
             : wdata_reg[1] & wdata_reg[0],
           pmaMapping_cfgMerged_1[7] ? pmaMapping_cfgMerged_1[0] : wdata_reg[0]};
      if (~wen_reg_last_REG_15 | pmaMapping_cfgMerged_0[7] | pmaMapping_cfgMerged_0[15]
          & _addr_0_T_4) begin
      end
      else
        pmaMapping_addr_0 <= wdata_reg[45:0];
      if (~wen_reg_last_REG_6 | pmaMapping_cfgMerged_0[15] | pmaMapping_cfgMerged_0[23]
          & _addr_1_T_4) begin
      end
      else
        pmaMapping_addr_1 <= wdata_reg[45:0];
      if (~wen_reg_last_REG_11 | pmaMapping_cfgMerged_0[23] | pmaMapping_cfgMerged_0[31]
          & _addr_2_T_4) begin
      end
      else
        pmaMapping_addr_2 <= wdata_reg[45:0];
      if (~wen_reg_last_REG | pmaMapping_cfgMerged_0[31] | pmaMapping_cfgMerged_0[39]
          & _addr_3_T_4) begin
      end
      else
        pmaMapping_addr_3 <= wdata_reg[45:0];
      if (~wen_reg_last_REG_24 | pmaMapping_cfgMerged_0[39] | pmaMapping_cfgMerged_0[47]
          & _addr_4_T_13) begin
      end
      else
        pmaMapping_addr_4 <= wdata_reg[45:0];
      if (~wen_reg_last_REG_25 | pmaMapping_cfgMerged_0[47] | pmaMapping_cfgMerged_0[55]
          & _addr_5_T_13) begin
      end
      else
        pmaMapping_addr_5 <= wdata_reg[45:0];
      if (~wen_reg_last_REG_10 | pmaMapping_cfgMerged_0[55] | pmaMapping_cfgMerged_0[63]
          & _addr_6_T_4) begin
      end
      else
        pmaMapping_addr_6 <= wdata_reg[45:0];
      if (~wen_reg_last_REG_12 | pmaMapping_cfgMerged_0[63] | pmaMapping_cfgMerged_1[7]
          & _addr_7_T_13) begin
      end
      else
        pmaMapping_addr_7 <= wdata_reg[45:0];
      if (~wen_reg_last_REG_2 | pmaMapping_cfgMerged_1[7] | pmaMapping_cfgMerged_1[15]
          & _addr_8_T_4) begin
      end
      else
        pmaMapping_addr_8 <= wdata_reg[45:0];
      if (~wen_reg_last_REG_4 | pmaMapping_cfgMerged_1[15] | pmaMapping_cfgMerged_1[23]
          & _addr_9_T_4) begin
      end
      else
        pmaMapping_addr_9 <= wdata_reg[45:0];
      if (~wen_reg_last_REG_18 | pmaMapping_cfgMerged_1[23] | pmaMapping_cfgMerged_1[31]
          & _addr_10_T_13) begin
      end
      else
        pmaMapping_addr_10 <= wdata_reg[45:0];
      if (~wen_reg_last_REG_31 | pmaMapping_cfgMerged_1[31] | pmaMapping_cfgMerged_1[39]
          & _addr_11_T_4) begin
      end
      else
        pmaMapping_addr_11 <= wdata_reg[45:0];
      if (~wen_reg_last_REG_30 | pmaMapping_cfgMerged_1[39] | pmaMapping_cfgMerged_1[47]
          & _addr_12_T_13) begin
      end
      else
        pmaMapping_addr_12 <= wdata_reg[45:0];
      if (~wen_reg_last_REG_27 | pmaMapping_cfgMerged_1[47] | pmaMapping_cfgMerged_1[55]
          & _addr_13_T_13) begin
      end
      else
        pmaMapping_addr_13 <= wdata_reg[45:0];
      if (~wen_reg_last_REG_21 | pmaMapping_cfgMerged_1[55] | pmaMapping_cfgMerged_1[63]
          & _addr_14_T_13) begin
      end
      else
        pmaMapping_addr_14 <= wdata_reg[45:0];
      if (_GEN) begin
      end
      else
        pmaMapping_addr_15 <= wdata_reg[45:0];
      if (wen_reg_last_REG_22 & ~(pmaMapping_cfgMerged_0[7]) & cfgMerged_0_cfgVec_0_a[1])
        pmaMapping_mask_0 <=
          {cfgMerged_0_mask_0_match_mask_c_addr
             & ~(46'(cfgMerged_0_mask_0_match_mask_c_addr + 46'h1)),
           2'h3};
      else if (~wen_reg_last_REG_15 | pmaMapping_cfgMerged_0[7]
               | pmaMapping_cfgMerged_0[15] & _addr_0_T_4) begin
      end
      else
        pmaMapping_mask_0 <=
          {addr_0_mask_0_match_mask_c_addr
             & ~(46'(addr_0_mask_0_match_mask_c_addr + 46'h1)),
           2'h3};
      if (wen_reg_last_REG_22 & ~(pmaMapping_cfgMerged_0[15]) & cfgMerged_0_cfgVec_1_a[1])
        pmaMapping_mask_1 <=
          {cfgMerged_0_mask_1_match_mask_c_addr
             & ~(46'(cfgMerged_0_mask_1_match_mask_c_addr + 46'h1)),
           2'h3};
      else if (~wen_reg_last_REG_6 | pmaMapping_cfgMerged_0[15]
               | pmaMapping_cfgMerged_0[23] & _addr_1_T_4) begin
      end
      else
        pmaMapping_mask_1 <=
          {addr_1_mask_1_match_mask_c_addr
             & ~(46'(addr_1_mask_1_match_mask_c_addr + 46'h1)),
           2'h3};
      if (wen_reg_last_REG_22 & ~(pmaMapping_cfgMerged_0[23]) & cfgMerged_0_cfgVec_2_a[1])
        pmaMapping_mask_2 <=
          {cfgMerged_0_mask_2_match_mask_c_addr
             & ~(46'(cfgMerged_0_mask_2_match_mask_c_addr + 46'h1)),
           2'h3};
      else if (~wen_reg_last_REG_11 | pmaMapping_cfgMerged_0[23]
               | pmaMapping_cfgMerged_0[31] & _addr_2_T_4) begin
      end
      else
        pmaMapping_mask_2 <=
          {addr_2_mask_2_match_mask_c_addr
             & ~(46'(addr_2_mask_2_match_mask_c_addr + 46'h1)),
           2'h3};
      if (wen_reg_last_REG_22 & ~(pmaMapping_cfgMerged_0[31]) & cfgMerged_0_cfgVec_3_a[1])
        pmaMapping_mask_3 <=
          {cfgMerged_0_mask_3_match_mask_c_addr
             & ~(46'(cfgMerged_0_mask_3_match_mask_c_addr + 46'h1)),
           2'h3};
      else if (~wen_reg_last_REG | pmaMapping_cfgMerged_0[31] | pmaMapping_cfgMerged_0[39]
               & _addr_3_T_4) begin
      end
      else
        pmaMapping_mask_3 <=
          {addr_3_mask_3_match_mask_c_addr
             & ~(46'(addr_3_mask_3_match_mask_c_addr + 46'h1)),
           2'h3};
      if (wen_reg_last_REG_24)
        pmaMapping_mask_4 <=
          pmaMapping_cfgMerged_0[39] | pmaMapping_cfgMerged_0[47] & _addr_4_T_13
            ? pmaMapping_mask_4
            : {addr_4_mask_4_match_mask_c_addr_1
                 & ~(46'(addr_4_mask_4_match_mask_c_addr_1 + 46'h1)),
               2'h3};
      else if (wen_reg_last_REG_22 & ~(pmaMapping_cfgMerged_0[39])
               & cfgMerged_0_cfgVec_4_a[1])
        pmaMapping_mask_4 <=
          {cfgMerged_0_mask_4_match_mask_c_addr
             & ~(46'(cfgMerged_0_mask_4_match_mask_c_addr + 46'h1)),
           2'h3};
      if (wen_reg_last_REG_25)
        pmaMapping_mask_5 <=
          pmaMapping_cfgMerged_0[47] | pmaMapping_cfgMerged_0[55] & _addr_5_T_13
            ? pmaMapping_mask_5
            : {addr_5_mask_5_match_mask_c_addr_1
                 & ~(46'(addr_5_mask_5_match_mask_c_addr_1 + 46'h1)),
               2'h3};
      else if (wen_reg_last_REG_22 & ~(pmaMapping_cfgMerged_0[47])
               & cfgMerged_0_cfgVec_5_a[1])
        pmaMapping_mask_5 <=
          {cfgMerged_0_mask_5_match_mask_c_addr
             & ~(46'(cfgMerged_0_mask_5_match_mask_c_addr + 46'h1)),
           2'h3};
      if (wen_reg_last_REG_22 & ~(pmaMapping_cfgMerged_0[55]) & cfgMerged_0_cfgVec_6_a[1])
        pmaMapping_mask_6 <=
          {cfgMerged_0_mask_6_match_mask_c_addr
             & ~(46'(cfgMerged_0_mask_6_match_mask_c_addr + 46'h1)),
           2'h3};
      else if (~wen_reg_last_REG_10 | pmaMapping_cfgMerged_0[55]
               | pmaMapping_cfgMerged_0[63] & _addr_6_T_4) begin
      end
      else
        pmaMapping_mask_6 <=
          {addr_6_mask_6_match_mask_c_addr
             & ~(46'(addr_6_mask_6_match_mask_c_addr + 46'h1)),
           2'h3};
      if (wen_reg_last_REG_22 & ~(pmaMapping_cfgMerged_0[63]) & cfgMerged_0_cfgVec_7_a[1])
        pmaMapping_mask_7 <=
          {cfgMerged_0_mask_7_match_mask_c_addr
             & ~(46'(cfgMerged_0_mask_7_match_mask_c_addr + 46'h1)),
           2'h3};
      else if (~wen_reg_last_REG_12 | pmaMapping_cfgMerged_0[63]
               | pmaMapping_cfgMerged_1[7] & _addr_7_T_13) begin
      end
      else
        pmaMapping_mask_7 <=
          {addr_7_mask_7_match_mask_c_addr_1
             & ~(46'(addr_7_mask_7_match_mask_c_addr_1 + 46'h1)),
           2'h3};
      if (wen_reg_last_REG_33 & ~(pmaMapping_cfgMerged_1[7])
          & cfgMerged_1_cfgVec_1_0_a[1])
        pmaMapping_mask_8 <=
          {cfgMerged_1_mask_8_match_mask_c_addr_1
             & ~(46'(cfgMerged_1_mask_8_match_mask_c_addr_1 + 46'h1)),
           2'h3};
      else if (~wen_reg_last_REG_2 | pmaMapping_cfgMerged_1[7]
               | pmaMapping_cfgMerged_1[15] & _addr_8_T_4) begin
      end
      else
        pmaMapping_mask_8 <=
          {addr_8_mask_8_match_mask_c_addr
             & ~(46'(addr_8_mask_8_match_mask_c_addr + 46'h1)),
           2'h3};
      if (wen_reg_last_REG_33 & ~(pmaMapping_cfgMerged_1[15])
          & cfgMerged_1_cfgVec_1_1_a[1])
        pmaMapping_mask_9 <=
          {cfgMerged_1_mask_9_match_mask_c_addr_1
             & ~(46'(cfgMerged_1_mask_9_match_mask_c_addr_1 + 46'h1)),
           2'h3};
      else if (~wen_reg_last_REG_4 | pmaMapping_cfgMerged_1[15]
               | pmaMapping_cfgMerged_1[23] & _addr_9_T_4) begin
      end
      else
        pmaMapping_mask_9 <=
          {addr_9_mask_9_match_mask_c_addr
             & ~(46'(addr_9_mask_9_match_mask_c_addr + 46'h1)),
           2'h3};
      if (wen_reg_last_REG_33 & ~(pmaMapping_cfgMerged_1[23])
          & cfgMerged_1_cfgVec_1_2_a[1])
        pmaMapping_mask_10 <=
          {cfgMerged_1_mask_10_match_mask_c_addr_1
             & ~(46'(cfgMerged_1_mask_10_match_mask_c_addr_1 + 46'h1)),
           2'h3};
      else if (~wen_reg_last_REG_18 | pmaMapping_cfgMerged_1[23]
               | pmaMapping_cfgMerged_1[31] & _addr_10_T_13) begin
      end
      else
        pmaMapping_mask_10 <=
          {addr_10_mask_10_match_mask_c_addr_1
             & ~(46'(addr_10_mask_10_match_mask_c_addr_1 + 46'h1)),
           2'h3};
      if (wen_reg_last_REG_33 & ~(pmaMapping_cfgMerged_1[31])
          & cfgMerged_1_cfgVec_1_3_a[1])
        pmaMapping_mask_11 <=
          {cfgMerged_1_mask_11_match_mask_c_addr_1
             & ~(46'(cfgMerged_1_mask_11_match_mask_c_addr_1 + 46'h1)),
           2'h3};
      else if (~wen_reg_last_REG_31 | pmaMapping_cfgMerged_1[31]
               | pmaMapping_cfgMerged_1[39] & _addr_11_T_4) begin
      end
      else
        pmaMapping_mask_11 <=
          {addr_11_mask_11_match_mask_c_addr
             & ~(46'(addr_11_mask_11_match_mask_c_addr + 46'h1)),
           2'h3};
      if (wen_reg_last_REG_33 & ~(pmaMapping_cfgMerged_1[39])
          & cfgMerged_1_cfgVec_1_4_a[1])
        pmaMapping_mask_12 <=
          {cfgMerged_1_mask_12_match_mask_c_addr_1
             & ~(46'(cfgMerged_1_mask_12_match_mask_c_addr_1 + 46'h1)),
           2'h3};
      else if (~wen_reg_last_REG_30 | pmaMapping_cfgMerged_1[39]
               | pmaMapping_cfgMerged_1[47] & _addr_12_T_13) begin
      end
      else
        pmaMapping_mask_12 <=
          {addr_12_mask_12_match_mask_c_addr_1
             & ~(46'(addr_12_mask_12_match_mask_c_addr_1 + 46'h1)),
           2'h3};
      if (wen_reg_last_REG_33 & ~(pmaMapping_cfgMerged_1[47])
          & cfgMerged_1_cfgVec_1_5_a[1])
        pmaMapping_mask_13 <=
          {cfgMerged_1_mask_13_match_mask_c_addr_1
             & ~(46'(cfgMerged_1_mask_13_match_mask_c_addr_1 + 46'h1)),
           2'h3};
      else if (~wen_reg_last_REG_27 | pmaMapping_cfgMerged_1[47]
               | pmaMapping_cfgMerged_1[55] & _addr_13_T_13) begin
      end
      else
        pmaMapping_mask_13 <=
          {addr_13_mask_13_match_mask_c_addr_1
             & ~(46'(addr_13_mask_13_match_mask_c_addr_1 + 46'h1)),
           2'h3};
      if (wen_reg_last_REG_33 & ~(pmaMapping_cfgMerged_1[55])
          & cfgMerged_1_cfgVec_1_6_a[1])
        pmaMapping_mask_14 <=
          {cfgMerged_1_mask_14_match_mask_c_addr_1
             & ~(46'(cfgMerged_1_mask_14_match_mask_c_addr_1 + 46'h1)),
           2'h3};
      else if (~wen_reg_last_REG_21 | pmaMapping_cfgMerged_1[55]
               | pmaMapping_cfgMerged_1[63] & _addr_14_T_13) begin
      end
      else
        pmaMapping_mask_14 <=
          {addr_14_mask_14_match_mask_c_addr_1
             & ~(46'(addr_14_mask_14_match_mask_c_addr_1 + 46'h1)),
           2'h3};
      if (wen_reg_last_REG_33 & ~(pmaMapping_cfgMerged_1[63])
          & cfgMerged_1_cfgVec_1_7_a[1])
        pmaMapping_mask_15 <=
          {cfgMerged_1_mask_15_match_mask_c_addr_1
             & ~(46'(cfgMerged_1_mask_15_match_mask_c_addr_1 + 46'h1)),
           2'h3};
      else if (_GEN) begin
      end
      else
        pmaMapping_mask_15 <=
          {addr_15_mask_15_match_mask_c_addr
             & ~(46'(addr_15_mask_15_match_mask_c_addr + 46'h1)),
           2'h3};
      wen_reg_last_REG <=
        io_distribute_csr_w_valid & io_distribute_csr_w_bits_addr == 12'h7CB;
      wen_reg_last_REG_1 <=
        io_distribute_csr_w_valid & io_distribute_csr_w_bits_addr == 12'h7D7;
      wen_reg_last_REG_2 <=
        io_distribute_csr_w_valid & io_distribute_csr_w_bits_addr == 12'h7D0;
      wen_reg_last_REG_3 <=
        io_distribute_csr_w_valid & io_distribute_csr_w_bits_addr == 12'h3B4;
      wen_reg_last_REG_4 <=
        io_distribute_csr_w_valid & io_distribute_csr_w_bits_addr == 12'h7D1;
      wen_reg_last_REG_5 <=
        io_distribute_csr_w_valid & io_distribute_csr_w_bits_addr == 12'h3BE;
      wen_reg_last_REG_6 <=
        io_distribute_csr_w_valid & io_distribute_csr_w_bits_addr == 12'h7C9;
      wen_reg_last_REG_7 <=
        io_distribute_csr_w_valid & io_distribute_csr_w_bits_addr == 12'h3BF;
      wen_reg_last_REG_8 <=
        io_distribute_csr_w_valid & io_distribute_csr_w_bits_addr == 12'h3BA;
      wen_reg_last_REG_9 <=
        io_distribute_csr_w_valid & io_distribute_csr_w_bits_addr == 12'h3B7;
      wen_reg_last_REG_10 <=
        io_distribute_csr_w_valid & io_distribute_csr_w_bits_addr == 12'h7CE;
      wen_reg_last_REG_11 <=
        io_distribute_csr_w_valid & io_distribute_csr_w_bits_addr == 12'h7CA;
      wen_reg_last_REG_12 <=
        io_distribute_csr_w_valid & io_distribute_csr_w_bits_addr == 12'h7CF;
      wen_reg_last_REG_13 <=
        io_distribute_csr_w_valid & io_distribute_csr_w_bits_addr == 12'h3B1;
      wen_reg_last_REG_14 <=
        io_distribute_csr_w_valid & io_distribute_csr_w_bits_addr == 12'h3A2;
      wen_reg_last_REG_15 <=
        io_distribute_csr_w_valid & io_distribute_csr_w_bits_addr == 12'h7C8;
      wen_reg_last_REG_16 <=
        io_distribute_csr_w_valid & io_distribute_csr_w_bits_addr == 12'h3B5;
      wen_reg_last_REG_17 <=
        io_distribute_csr_w_valid & io_distribute_csr_w_bits_addr == 12'h3BC;
      wen_reg_last_REG_18 <=
        io_distribute_csr_w_valid & io_distribute_csr_w_bits_addr == 12'h7D2;
      wen_reg_last_REG_19 <=
        io_distribute_csr_w_valid & io_distribute_csr_w_bits_addr == 12'h3BD;
      wen_reg_last_REG_20 <=
        io_distribute_csr_w_valid & io_distribute_csr_w_bits_addr == 12'h3B8;
      wen_reg_last_REG_21 <=
        io_distribute_csr_w_valid & io_distribute_csr_w_bits_addr == 12'h7D6;
      wen_reg_last_REG_22 <=
        io_distribute_csr_w_valid & io_distribute_csr_w_bits_addr == 12'h7C0;
      wen_reg_last_REG_23 <=
        io_distribute_csr_w_valid & io_distribute_csr_w_bits_addr == 12'h3B9;
      wen_reg_last_REG_24 <=
        io_distribute_csr_w_valid & io_distribute_csr_w_bits_addr == 12'h7CC;
      wen_reg_last_REG_25 <=
        io_distribute_csr_w_valid & io_distribute_csr_w_bits_addr == 12'h7CD;
      wen_reg_last_REG_26 <=
        io_distribute_csr_w_valid & io_distribute_csr_w_bits_addr == 12'h3B3;
      wen_reg_last_REG_27 <=
        io_distribute_csr_w_valid & io_distribute_csr_w_bits_addr == 12'h7D5;
      wen_reg_last_REG_28 <=
        io_distribute_csr_w_valid & io_distribute_csr_w_bits_addr == 12'h3B0;
      wen_reg_last_REG_29 <=
        io_distribute_csr_w_valid & io_distribute_csr_w_bits_addr == 12'h3B2;
      wen_reg_last_REG_30 <=
        io_distribute_csr_w_valid & io_distribute_csr_w_bits_addr == 12'h7D4;
      wen_reg_last_REG_31 <=
        io_distribute_csr_w_valid & io_distribute_csr_w_bits_addr == 12'h7D3;
      wen_reg_last_REG_32 <=
        io_distribute_csr_w_valid & io_distribute_csr_w_bits_addr == 12'h3B6;
      wen_reg_last_REG_33 <=
        io_distribute_csr_w_valid & io_distribute_csr_w_bits_addr == 12'h7C2;
      wen_reg_last_REG_34 <=
        io_distribute_csr_w_valid & io_distribute_csr_w_bits_addr == 12'h3BB;
      wen_reg_last_REG_35 <=
        io_distribute_csr_w_valid & io_distribute_csr_w_bits_addr == 12'h3A0;
    end
  end // always @(posedge, posedge)
  always @(posedge clock) begin
    if (io_distribute_csr_w_valid)
      wdata_reg <= io_distribute_csr_w_bits_data;
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_
    `ifdef FIRRTL_BEFORE_INITIAL
      `FIRRTL_BEFORE_INITIAL
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:105];
    initial begin
      `ifdef INIT_RANDOM_PROLOG_
        `INIT_RANDOM_PROLOG_
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT
        for (logic [6:0] i = 7'h0; i < 7'h6A; i += 7'h1) begin
          _RANDOM[i] = `RANDOM;
        end
        pmpMapping_cfgMerged_0 = {_RANDOM[7'h0], _RANDOM[7'h1]};
        pmpMapping_cfgMerged_1 = {_RANDOM[7'h2], _RANDOM[7'h3]};
        pmpMapping_addr_0 = {_RANDOM[7'h4], _RANDOM[7'h5][13:0]};
        pmpMapping_addr_1 = {_RANDOM[7'h5][31:14], _RANDOM[7'h6][27:0]};
        pmpMapping_addr_2 = {_RANDOM[7'h6][31:28], _RANDOM[7'h7], _RANDOM[7'h8][9:0]};
        pmpMapping_addr_3 = {_RANDOM[7'h8][31:10], _RANDOM[7'h9][23:0]};
        pmpMapping_addr_4 = {_RANDOM[7'h9][31:24], _RANDOM[7'hA], _RANDOM[7'hB][5:0]};
        pmpMapping_addr_5 = {_RANDOM[7'hB][31:6], _RANDOM[7'hC][19:0]};
        pmpMapping_addr_6 = {_RANDOM[7'hC][31:20], _RANDOM[7'hD], _RANDOM[7'hE][1:0]};
        pmpMapping_addr_7 = {_RANDOM[7'hE][31:2], _RANDOM[7'hF][15:0]};
        pmpMapping_addr_8 = {_RANDOM[7'hF][31:16], _RANDOM[7'h10][29:0]};
        pmpMapping_addr_9 = {_RANDOM[7'h10][31:30], _RANDOM[7'h11], _RANDOM[7'h12][11:0]};
        pmpMapping_addr_10 = {_RANDOM[7'h12][31:12], _RANDOM[7'h13][25:0]};
        pmpMapping_addr_11 = {_RANDOM[7'h13][31:26], _RANDOM[7'h14], _RANDOM[7'h15][7:0]};
        pmpMapping_addr_12 = {_RANDOM[7'h15][31:8], _RANDOM[7'h16][21:0]};
        pmpMapping_addr_13 = {_RANDOM[7'h16][31:22], _RANDOM[7'h17], _RANDOM[7'h18][3:0]};
        pmpMapping_addr_14 = {_RANDOM[7'h18][31:4], _RANDOM[7'h19][17:0]};
        pmpMapping_addr_15 = {_RANDOM[7'h19][31:18], _RANDOM[7'h1A]};
        pmpMapping_mask_0 = {_RANDOM[7'h1B], _RANDOM[7'h1C][15:0]};
        pmpMapping_mask_1 = {_RANDOM[7'h1C][31:16], _RANDOM[7'h1D]};
        pmpMapping_mask_2 = {_RANDOM[7'h1E], _RANDOM[7'h1F][15:0]};
        pmpMapping_mask_3 = {_RANDOM[7'h1F][31:16], _RANDOM[7'h20]};
        pmpMapping_mask_4 = {_RANDOM[7'h21], _RANDOM[7'h22][15:0]};
        pmpMapping_mask_5 = {_RANDOM[7'h22][31:16], _RANDOM[7'h23]};
        pmpMapping_mask_6 = {_RANDOM[7'h24], _RANDOM[7'h25][15:0]};
        pmpMapping_mask_7 = {_RANDOM[7'h25][31:16], _RANDOM[7'h26]};
        pmpMapping_mask_8 = {_RANDOM[7'h27], _RANDOM[7'h28][15:0]};
        pmpMapping_mask_9 = {_RANDOM[7'h28][31:16], _RANDOM[7'h29]};
        pmpMapping_mask_10 = {_RANDOM[7'h2A], _RANDOM[7'h2B][15:0]};
        pmpMapping_mask_11 = {_RANDOM[7'h2B][31:16], _RANDOM[7'h2C]};
        pmpMapping_mask_12 = {_RANDOM[7'h2D], _RANDOM[7'h2E][15:0]};
        pmpMapping_mask_13 = {_RANDOM[7'h2E][31:16], _RANDOM[7'h2F]};
        pmpMapping_mask_14 = {_RANDOM[7'h30], _RANDOM[7'h31][15:0]};
        pmpMapping_mask_15 = {_RANDOM[7'h31][31:16], _RANDOM[7'h32]};
        pmaMapping_cfgMerged_0 = {_RANDOM[7'h33], _RANDOM[7'h34]};
        pmaMapping_cfgMerged_1 = {_RANDOM[7'h35], _RANDOM[7'h36]};
        pmaMapping_addr_0 = {_RANDOM[7'h37], _RANDOM[7'h38][13:0]};
        pmaMapping_addr_1 = {_RANDOM[7'h38][31:14], _RANDOM[7'h39][27:0]};
        pmaMapping_addr_2 = {_RANDOM[7'h39][31:28], _RANDOM[7'h3A], _RANDOM[7'h3B][9:0]};
        pmaMapping_addr_3 = {_RANDOM[7'h3B][31:10], _RANDOM[7'h3C][23:0]};
        pmaMapping_addr_4 = {_RANDOM[7'h3C][31:24], _RANDOM[7'h3D], _RANDOM[7'h3E][5:0]};
        pmaMapping_addr_5 = {_RANDOM[7'h3E][31:6], _RANDOM[7'h3F][19:0]};
        pmaMapping_addr_6 = {_RANDOM[7'h3F][31:20], _RANDOM[7'h40], _RANDOM[7'h41][1:0]};
        pmaMapping_addr_7 = {_RANDOM[7'h41][31:2], _RANDOM[7'h42][15:0]};
        pmaMapping_addr_8 = {_RANDOM[7'h42][31:16], _RANDOM[7'h43][29:0]};
        pmaMapping_addr_9 = {_RANDOM[7'h43][31:30], _RANDOM[7'h44], _RANDOM[7'h45][11:0]};
        pmaMapping_addr_10 = {_RANDOM[7'h45][31:12], _RANDOM[7'h46][25:0]};
        pmaMapping_addr_11 = {_RANDOM[7'h46][31:26], _RANDOM[7'h47], _RANDOM[7'h48][7:0]};
        pmaMapping_addr_12 = {_RANDOM[7'h48][31:8], _RANDOM[7'h49][21:0]};
        pmaMapping_addr_13 = {_RANDOM[7'h49][31:22], _RANDOM[7'h4A], _RANDOM[7'h4B][3:0]};
        pmaMapping_addr_14 = {_RANDOM[7'h4B][31:4], _RANDOM[7'h4C][17:0]};
        pmaMapping_addr_15 = {_RANDOM[7'h4C][31:18], _RANDOM[7'h4D]};
        pmaMapping_mask_0 = {_RANDOM[7'h4E], _RANDOM[7'h4F][15:0]};
        pmaMapping_mask_1 = {_RANDOM[7'h4F][31:16], _RANDOM[7'h50]};
        pmaMapping_mask_2 = {_RANDOM[7'h51], _RANDOM[7'h52][15:0]};
        pmaMapping_mask_3 = {_RANDOM[7'h52][31:16], _RANDOM[7'h53]};
        pmaMapping_mask_4 = {_RANDOM[7'h54], _RANDOM[7'h55][15:0]};
        pmaMapping_mask_5 = {_RANDOM[7'h55][31:16], _RANDOM[7'h56]};
        pmaMapping_mask_6 = {_RANDOM[7'h57], _RANDOM[7'h58][15:0]};
        pmaMapping_mask_7 = {_RANDOM[7'h58][31:16], _RANDOM[7'h59]};
        pmaMapping_mask_8 = {_RANDOM[7'h5A], _RANDOM[7'h5B][15:0]};
        pmaMapping_mask_9 = {_RANDOM[7'h5B][31:16], _RANDOM[7'h5C]};
        pmaMapping_mask_10 = {_RANDOM[7'h5D], _RANDOM[7'h5E][15:0]};
        pmaMapping_mask_11 = {_RANDOM[7'h5E][31:16], _RANDOM[7'h5F]};
        pmaMapping_mask_12 = {_RANDOM[7'h60], _RANDOM[7'h61][15:0]};
        pmaMapping_mask_13 = {_RANDOM[7'h61][31:16], _RANDOM[7'h62]};
        pmaMapping_mask_14 = {_RANDOM[7'h63], _RANDOM[7'h64][15:0]};
        pmaMapping_mask_15 = {_RANDOM[7'h64][31:16], _RANDOM[7'h65]};
        wdata_reg = {_RANDOM[7'h66], _RANDOM[7'h67]};
        wen_reg_last_REG = _RANDOM[7'h68][0];
        wen_reg_last_REG_1 = _RANDOM[7'h68][1];
        wen_reg_last_REG_2 = _RANDOM[7'h68][2];
        wen_reg_last_REG_3 = _RANDOM[7'h68][3];
        wen_reg_last_REG_4 = _RANDOM[7'h68][4];
        wen_reg_last_REG_5 = _RANDOM[7'h68][5];
        wen_reg_last_REG_6 = _RANDOM[7'h68][6];
        wen_reg_last_REG_7 = _RANDOM[7'h68][7];
        wen_reg_last_REG_8 = _RANDOM[7'h68][8];
        wen_reg_last_REG_9 = _RANDOM[7'h68][9];
        wen_reg_last_REG_10 = _RANDOM[7'h68][10];
        wen_reg_last_REG_11 = _RANDOM[7'h68][11];
        wen_reg_last_REG_12 = _RANDOM[7'h68][12];
        wen_reg_last_REG_13 = _RANDOM[7'h68][13];
        wen_reg_last_REG_14 = _RANDOM[7'h68][14];
        wen_reg_last_REG_15 = _RANDOM[7'h68][15];
        wen_reg_last_REG_16 = _RANDOM[7'h68][16];
        wen_reg_last_REG_17 = _RANDOM[7'h68][17];
        wen_reg_last_REG_18 = _RANDOM[7'h68][18];
        wen_reg_last_REG_19 = _RANDOM[7'h68][19];
        wen_reg_last_REG_20 = _RANDOM[7'h68][20];
        wen_reg_last_REG_21 = _RANDOM[7'h68][21];
        wen_reg_last_REG_22 = _RANDOM[7'h68][22];
        wen_reg_last_REG_23 = _RANDOM[7'h68][23];
        wen_reg_last_REG_24 = _RANDOM[7'h68][24];
        wen_reg_last_REG_25 = _RANDOM[7'h68][25];
        wen_reg_last_REG_26 = _RANDOM[7'h68][26];
        wen_reg_last_REG_27 = _RANDOM[7'h68][27];
        wen_reg_last_REG_28 = _RANDOM[7'h68][28];
        wen_reg_last_REG_29 = _RANDOM[7'h68][29];
        wen_reg_last_REG_30 = _RANDOM[7'h68][30];
        wen_reg_last_REG_31 = _RANDOM[7'h68][31];
        wen_reg_last_REG_32 = _RANDOM[7'h69][0];
        wen_reg_last_REG_33 = _RANDOM[7'h69][1];
        wen_reg_last_REG_34 = _RANDOM[7'h69][2];
        wen_reg_last_REG_35 = _RANDOM[7'h69][3];
      `endif // RANDOMIZE_REG_INIT
      if (reset) begin
        pmpMapping_cfgMerged_0 = 64'h0;
        pmpMapping_cfgMerged_1 = 64'h0;
        pmpMapping_addr_0 = 46'h0;
        pmpMapping_addr_1 = 46'h0;
        pmpMapping_addr_2 = 46'h0;
        pmpMapping_addr_3 = 46'h0;
        pmpMapping_addr_4 = 46'h0;
        pmpMapping_addr_5 = 46'h0;
        pmpMapping_addr_6 = 46'h0;
        pmpMapping_addr_7 = 46'h0;
        pmpMapping_addr_8 = 46'h0;
        pmpMapping_addr_9 = 46'h0;
        pmpMapping_addr_10 = 46'h0;
        pmpMapping_addr_11 = 46'h0;
        pmpMapping_addr_12 = 46'h0;
        pmpMapping_addr_13 = 46'h0;
        pmpMapping_addr_14 = 46'h0;
        pmpMapping_addr_15 = 46'h0;
        pmpMapping_mask_0 = 48'h0;
        pmpMapping_mask_1 = 48'h0;
        pmpMapping_mask_2 = 48'h0;
        pmpMapping_mask_3 = 48'h0;
        pmpMapping_mask_4 = 48'h0;
        pmpMapping_mask_5 = 48'h0;
        pmpMapping_mask_6 = 48'h0;
        pmpMapping_mask_7 = 48'h0;
        pmpMapping_mask_8 = 48'h0;
        pmpMapping_mask_9 = 48'h0;
        pmpMapping_mask_10 = 48'h0;
        pmpMapping_mask_11 = 48'h0;
        pmpMapping_mask_12 = 48'h0;
        pmpMapping_mask_13 = 48'h0;
        pmpMapping_mask_14 = 48'h0;
        pmpMapping_mask_15 = 48'h0;
        pmaMapping_cfgMerged_0 = 64'hB0B0B0F0B000000;
        pmaMapping_cfgMerged_1 = 64'h186F0B080B0B0B0F;
        pmaMapping_addr_0 = 46'h0;
        pmaMapping_addr_1 = 46'h0;
        pmaMapping_addr_2 = 46'h0;
        pmaMapping_addr_3 = 46'h4000000;
        pmaMapping_addr_4 = 46'h8000000;
        pmaMapping_addr_5 = 46'hC004000;
        pmaMapping_addr_6 = 46'hC014000;
        pmaMapping_addr_7 = 46'hE008000;
        pmaMapping_addr_8 = 46'hE008400;
        pmaMapping_addr_9 = 46'hE008800;
        pmaMapping_addr_10 = 46'hE400000;
        pmaMapping_addr_11 = 46'hE400800;
        pmaMapping_addr_12 = 46'hE800000;
        pmaMapping_addr_13 = 46'h20000000;
        pmaMapping_addr_14 = 46'h20000000000;
        pmaMapping_addr_15 = 46'h1FFFFFFFFFFF;
        pmaMapping_mask_0 = 48'hFFF;
        pmaMapping_mask_1 = 48'hFFF;
        pmaMapping_mask_2 = 48'hFFF;
        pmaMapping_mask_3 = 48'hFFF;
        pmaMapping_mask_4 = 48'hFFF;
        pmaMapping_mask_5 = 48'hFFF;
        pmaMapping_mask_6 = 48'hFFF;
        pmaMapping_mask_7 = 48'hFFF;
        pmaMapping_mask_8 = 48'hFFF;
        pmaMapping_mask_9 = 48'hFFF;
        pmaMapping_mask_10 = 48'hFFF;
        pmaMapping_mask_11 = 48'hFFF;
        pmaMapping_mask_12 = 48'hFFF;
        pmaMapping_mask_13 = 48'hFFF;
        pmaMapping_mask_14 = 48'hFFF;
        pmaMapping_mask_15 = 48'hFFFFFFFFFFFF;
        wen_reg_last_REG = 1'h0;
        wen_reg_last_REG_1 = 1'h0;
        wen_reg_last_REG_2 = 1'h0;
        wen_reg_last_REG_3 = 1'h0;
        wen_reg_last_REG_4 = 1'h0;
        wen_reg_last_REG_5 = 1'h0;
        wen_reg_last_REG_6 = 1'h0;
        wen_reg_last_REG_7 = 1'h0;
        wen_reg_last_REG_8 = 1'h0;
        wen_reg_last_REG_9 = 1'h0;
        wen_reg_last_REG_10 = 1'h0;
        wen_reg_last_REG_11 = 1'h0;
        wen_reg_last_REG_12 = 1'h0;
        wen_reg_last_REG_13 = 1'h0;
        wen_reg_last_REG_14 = 1'h0;
        wen_reg_last_REG_15 = 1'h0;
        wen_reg_last_REG_16 = 1'h0;
        wen_reg_last_REG_17 = 1'h0;
        wen_reg_last_REG_18 = 1'h0;
        wen_reg_last_REG_19 = 1'h0;
        wen_reg_last_REG_20 = 1'h0;
        wen_reg_last_REG_21 = 1'h0;
        wen_reg_last_REG_22 = 1'h0;
        wen_reg_last_REG_23 = 1'h0;
        wen_reg_last_REG_24 = 1'h0;
        wen_reg_last_REG_25 = 1'h0;
        wen_reg_last_REG_26 = 1'h0;
        wen_reg_last_REG_27 = 1'h0;
        wen_reg_last_REG_28 = 1'h0;
        wen_reg_last_REG_29 = 1'h0;
        wen_reg_last_REG_30 = 1'h0;
        wen_reg_last_REG_31 = 1'h0;
        wen_reg_last_REG_32 = 1'h0;
        wen_reg_last_REG_33 = 1'h0;
        wen_reg_last_REG_34 = 1'h0;
        wen_reg_last_REG_35 = 1'h0;
      end
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL
      `FIRRTL_AFTER_INITIAL
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_pmp_0_cfg_l = pmpMapping_cfgMerged_0[7];
  assign io_pmp_0_cfg_a = pmpMapping_cfgMerged_0[4:3];
  assign io_pmp_0_cfg_x = pmpMapping_cfgMerged_0[2];
  assign io_pmp_0_cfg_w = pmpMapping_cfgMerged_0[1];
  assign io_pmp_0_cfg_r = pmpMapping_cfgMerged_0[0];
  assign io_pmp_0_addr = pmpMapping_addr_0;
  assign io_pmp_0_mask = pmpMapping_mask_0;
  assign io_pmp_1_cfg_l = pmpMapping_cfgMerged_0[15];
  assign io_pmp_1_cfg_a = pmpMapping_cfgMerged_0[12:11];
  assign io_pmp_1_cfg_x = pmpMapping_cfgMerged_0[10];
  assign io_pmp_1_cfg_w = pmpMapping_cfgMerged_0[9];
  assign io_pmp_1_cfg_r = pmpMapping_cfgMerged_0[8];
  assign io_pmp_1_addr = pmpMapping_addr_1;
  assign io_pmp_1_mask = pmpMapping_mask_1;
  assign io_pmp_2_cfg_l = pmpMapping_cfgMerged_0[23];
  assign io_pmp_2_cfg_a = pmpMapping_cfgMerged_0[20:19];
  assign io_pmp_2_cfg_x = pmpMapping_cfgMerged_0[18];
  assign io_pmp_2_cfg_w = pmpMapping_cfgMerged_0[17];
  assign io_pmp_2_cfg_r = pmpMapping_cfgMerged_0[16];
  assign io_pmp_2_addr = pmpMapping_addr_2;
  assign io_pmp_2_mask = pmpMapping_mask_2;
  assign io_pmp_3_cfg_l = pmpMapping_cfgMerged_0[31];
  assign io_pmp_3_cfg_a = pmpMapping_cfgMerged_0[28:27];
  assign io_pmp_3_cfg_x = pmpMapping_cfgMerged_0[26];
  assign io_pmp_3_cfg_w = pmpMapping_cfgMerged_0[25];
  assign io_pmp_3_cfg_r = pmpMapping_cfgMerged_0[24];
  assign io_pmp_3_addr = pmpMapping_addr_3;
  assign io_pmp_3_mask = pmpMapping_mask_3;
  assign io_pmp_4_cfg_l = pmpMapping_cfgMerged_0[39];
  assign io_pmp_4_cfg_a = pmpMapping_cfgMerged_0[36:35];
  assign io_pmp_4_cfg_x = pmpMapping_cfgMerged_0[34];
  assign io_pmp_4_cfg_w = pmpMapping_cfgMerged_0[33];
  assign io_pmp_4_cfg_r = pmpMapping_cfgMerged_0[32];
  assign io_pmp_4_addr = pmpMapping_addr_4;
  assign io_pmp_4_mask = pmpMapping_mask_4;
  assign io_pmp_5_cfg_l = pmpMapping_cfgMerged_0[47];
  assign io_pmp_5_cfg_a = pmpMapping_cfgMerged_0[44:43];
  assign io_pmp_5_cfg_x = pmpMapping_cfgMerged_0[42];
  assign io_pmp_5_cfg_w = pmpMapping_cfgMerged_0[41];
  assign io_pmp_5_cfg_r = pmpMapping_cfgMerged_0[40];
  assign io_pmp_5_addr = pmpMapping_addr_5;
  assign io_pmp_5_mask = pmpMapping_mask_5;
  assign io_pmp_6_cfg_l = pmpMapping_cfgMerged_0[55];
  assign io_pmp_6_cfg_a = pmpMapping_cfgMerged_0[52:51];
  assign io_pmp_6_cfg_x = pmpMapping_cfgMerged_0[50];
  assign io_pmp_6_cfg_w = pmpMapping_cfgMerged_0[49];
  assign io_pmp_6_cfg_r = pmpMapping_cfgMerged_0[48];
  assign io_pmp_6_addr = pmpMapping_addr_6;
  assign io_pmp_6_mask = pmpMapping_mask_6;
  assign io_pmp_7_cfg_l = pmpMapping_cfgMerged_0[63];
  assign io_pmp_7_cfg_a = pmpMapping_cfgMerged_0[60:59];
  assign io_pmp_7_cfg_x = pmpMapping_cfgMerged_0[58];
  assign io_pmp_7_cfg_w = pmpMapping_cfgMerged_0[57];
  assign io_pmp_7_cfg_r = pmpMapping_cfgMerged_0[56];
  assign io_pmp_7_addr = pmpMapping_addr_7;
  assign io_pmp_7_mask = pmpMapping_mask_7;
  assign io_pmp_8_cfg_l = pmpMapping_cfgMerged_1[7];
  assign io_pmp_8_cfg_a = pmpMapping_cfgMerged_1[4:3];
  assign io_pmp_8_cfg_x = pmpMapping_cfgMerged_1[2];
  assign io_pmp_8_cfg_w = pmpMapping_cfgMerged_1[1];
  assign io_pmp_8_cfg_r = pmpMapping_cfgMerged_1[0];
  assign io_pmp_8_addr = pmpMapping_addr_8;
  assign io_pmp_8_mask = pmpMapping_mask_8;
  assign io_pmp_9_cfg_l = pmpMapping_cfgMerged_1[15];
  assign io_pmp_9_cfg_a = pmpMapping_cfgMerged_1[12:11];
  assign io_pmp_9_cfg_x = pmpMapping_cfgMerged_1[10];
  assign io_pmp_9_cfg_w = pmpMapping_cfgMerged_1[9];
  assign io_pmp_9_cfg_r = pmpMapping_cfgMerged_1[8];
  assign io_pmp_9_addr = pmpMapping_addr_9;
  assign io_pmp_9_mask = pmpMapping_mask_9;
  assign io_pmp_10_cfg_l = pmpMapping_cfgMerged_1[23];
  assign io_pmp_10_cfg_a = pmpMapping_cfgMerged_1[20:19];
  assign io_pmp_10_cfg_x = pmpMapping_cfgMerged_1[18];
  assign io_pmp_10_cfg_w = pmpMapping_cfgMerged_1[17];
  assign io_pmp_10_cfg_r = pmpMapping_cfgMerged_1[16];
  assign io_pmp_10_addr = pmpMapping_addr_10;
  assign io_pmp_10_mask = pmpMapping_mask_10;
  assign io_pmp_11_cfg_l = pmpMapping_cfgMerged_1[31];
  assign io_pmp_11_cfg_a = pmpMapping_cfgMerged_1[28:27];
  assign io_pmp_11_cfg_x = pmpMapping_cfgMerged_1[26];
  assign io_pmp_11_cfg_w = pmpMapping_cfgMerged_1[25];
  assign io_pmp_11_cfg_r = pmpMapping_cfgMerged_1[24];
  assign io_pmp_11_addr = pmpMapping_addr_11;
  assign io_pmp_11_mask = pmpMapping_mask_11;
  assign io_pmp_12_cfg_l = pmpMapping_cfgMerged_1[39];
  assign io_pmp_12_cfg_a = pmpMapping_cfgMerged_1[36:35];
  assign io_pmp_12_cfg_x = pmpMapping_cfgMerged_1[34];
  assign io_pmp_12_cfg_w = pmpMapping_cfgMerged_1[33];
  assign io_pmp_12_cfg_r = pmpMapping_cfgMerged_1[32];
  assign io_pmp_12_addr = pmpMapping_addr_12;
  assign io_pmp_12_mask = pmpMapping_mask_12;
  assign io_pmp_13_cfg_l = pmpMapping_cfgMerged_1[47];
  assign io_pmp_13_cfg_a = pmpMapping_cfgMerged_1[44:43];
  assign io_pmp_13_cfg_x = pmpMapping_cfgMerged_1[42];
  assign io_pmp_13_cfg_w = pmpMapping_cfgMerged_1[41];
  assign io_pmp_13_cfg_r = pmpMapping_cfgMerged_1[40];
  assign io_pmp_13_addr = pmpMapping_addr_13;
  assign io_pmp_13_mask = pmpMapping_mask_13;
  assign io_pmp_14_cfg_l = pmpMapping_cfgMerged_1[55];
  assign io_pmp_14_cfg_a = pmpMapping_cfgMerged_1[52:51];
  assign io_pmp_14_cfg_x = pmpMapping_cfgMerged_1[50];
  assign io_pmp_14_cfg_w = pmpMapping_cfgMerged_1[49];
  assign io_pmp_14_cfg_r = pmpMapping_cfgMerged_1[48];
  assign io_pmp_14_addr = pmpMapping_addr_14;
  assign io_pmp_14_mask = pmpMapping_mask_14;
  assign io_pmp_15_cfg_l = pmpMapping_cfgMerged_1[63];
  assign io_pmp_15_cfg_a = pmpMapping_cfgMerged_1[60:59];
  assign io_pmp_15_cfg_x = pmpMapping_cfgMerged_1[58];
  assign io_pmp_15_cfg_w = pmpMapping_cfgMerged_1[57];
  assign io_pmp_15_cfg_r = pmpMapping_cfgMerged_1[56];
  assign io_pmp_15_addr = pmpMapping_addr_15;
  assign io_pmp_15_mask = pmpMapping_mask_15;
  assign io_pma_0_cfg_c = pmaMapping_cfgMerged_0[6];
  assign io_pma_0_cfg_atomic = pmaMapping_cfgMerged_0[5];
  assign io_pma_0_cfg_a = pmaMapping_cfgMerged_0[4:3];
  assign io_pma_0_cfg_x = pmaMapping_cfgMerged_0[2];
  assign io_pma_0_cfg_w = pmaMapping_cfgMerged_0[1];
  assign io_pma_0_cfg_r = pmaMapping_cfgMerged_0[0];
  assign io_pma_0_addr = pmaMapping_addr_0;
  assign io_pma_0_mask = pmaMapping_mask_0;
  assign io_pma_1_cfg_c = pmaMapping_cfgMerged_0[14];
  assign io_pma_1_cfg_atomic = pmaMapping_cfgMerged_0[13];
  assign io_pma_1_cfg_a = pmaMapping_cfgMerged_0[12:11];
  assign io_pma_1_cfg_x = pmaMapping_cfgMerged_0[10];
  assign io_pma_1_cfg_w = pmaMapping_cfgMerged_0[9];
  assign io_pma_1_cfg_r = pmaMapping_cfgMerged_0[8];
  assign io_pma_1_addr = pmaMapping_addr_1;
  assign io_pma_1_mask = pmaMapping_mask_1;
  assign io_pma_2_cfg_c = pmaMapping_cfgMerged_0[22];
  assign io_pma_2_cfg_atomic = pmaMapping_cfgMerged_0[21];
  assign io_pma_2_cfg_a = pmaMapping_cfgMerged_0[20:19];
  assign io_pma_2_cfg_x = pmaMapping_cfgMerged_0[18];
  assign io_pma_2_cfg_w = pmaMapping_cfgMerged_0[17];
  assign io_pma_2_cfg_r = pmaMapping_cfgMerged_0[16];
  assign io_pma_2_addr = pmaMapping_addr_2;
  assign io_pma_2_mask = pmaMapping_mask_2;
  assign io_pma_3_cfg_c = pmaMapping_cfgMerged_0[30];
  assign io_pma_3_cfg_atomic = pmaMapping_cfgMerged_0[29];
  assign io_pma_3_cfg_a = pmaMapping_cfgMerged_0[28:27];
  assign io_pma_3_cfg_x = pmaMapping_cfgMerged_0[26];
  assign io_pma_3_cfg_w = pmaMapping_cfgMerged_0[25];
  assign io_pma_3_cfg_r = pmaMapping_cfgMerged_0[24];
  assign io_pma_3_addr = pmaMapping_addr_3;
  assign io_pma_3_mask = pmaMapping_mask_3;
  assign io_pma_4_cfg_c = pmaMapping_cfgMerged_0[38];
  assign io_pma_4_cfg_atomic = pmaMapping_cfgMerged_0[37];
  assign io_pma_4_cfg_a = pmaMapping_cfgMerged_0[36:35];
  assign io_pma_4_cfg_x = pmaMapping_cfgMerged_0[34];
  assign io_pma_4_cfg_w = pmaMapping_cfgMerged_0[33];
  assign io_pma_4_cfg_r = pmaMapping_cfgMerged_0[32];
  assign io_pma_4_addr = pmaMapping_addr_4;
  assign io_pma_4_mask = pmaMapping_mask_4;
  assign io_pma_5_cfg_c = pmaMapping_cfgMerged_0[46];
  assign io_pma_5_cfg_atomic = pmaMapping_cfgMerged_0[45];
  assign io_pma_5_cfg_a = pmaMapping_cfgMerged_0[44:43];
  assign io_pma_5_cfg_x = pmaMapping_cfgMerged_0[42];
  assign io_pma_5_cfg_w = pmaMapping_cfgMerged_0[41];
  assign io_pma_5_cfg_r = pmaMapping_cfgMerged_0[40];
  assign io_pma_5_addr = pmaMapping_addr_5;
  assign io_pma_5_mask = pmaMapping_mask_5;
  assign io_pma_6_cfg_c = pmaMapping_cfgMerged_0[54];
  assign io_pma_6_cfg_atomic = pmaMapping_cfgMerged_0[53];
  assign io_pma_6_cfg_a = pmaMapping_cfgMerged_0[52:51];
  assign io_pma_6_cfg_x = pmaMapping_cfgMerged_0[50];
  assign io_pma_6_cfg_w = pmaMapping_cfgMerged_0[49];
  assign io_pma_6_cfg_r = pmaMapping_cfgMerged_0[48];
  assign io_pma_6_addr = pmaMapping_addr_6;
  assign io_pma_6_mask = pmaMapping_mask_6;
  assign io_pma_7_cfg_c = pmaMapping_cfgMerged_0[62];
  assign io_pma_7_cfg_atomic = pmaMapping_cfgMerged_0[61];
  assign io_pma_7_cfg_a = pmaMapping_cfgMerged_0[60:59];
  assign io_pma_7_cfg_x = pmaMapping_cfgMerged_0[58];
  assign io_pma_7_cfg_w = pmaMapping_cfgMerged_0[57];
  assign io_pma_7_cfg_r = pmaMapping_cfgMerged_0[56];
  assign io_pma_7_addr = pmaMapping_addr_7;
  assign io_pma_7_mask = pmaMapping_mask_7;
  assign io_pma_8_cfg_c = pmaMapping_cfgMerged_1[6];
  assign io_pma_8_cfg_atomic = pmaMapping_cfgMerged_1[5];
  assign io_pma_8_cfg_a = pmaMapping_cfgMerged_1[4:3];
  assign io_pma_8_cfg_x = pmaMapping_cfgMerged_1[2];
  assign io_pma_8_cfg_w = pmaMapping_cfgMerged_1[1];
  assign io_pma_8_cfg_r = pmaMapping_cfgMerged_1[0];
  assign io_pma_8_addr = pmaMapping_addr_8;
  assign io_pma_8_mask = pmaMapping_mask_8;
  assign io_pma_9_cfg_c = pmaMapping_cfgMerged_1[14];
  assign io_pma_9_cfg_atomic = pmaMapping_cfgMerged_1[13];
  assign io_pma_9_cfg_a = pmaMapping_cfgMerged_1[12:11];
  assign io_pma_9_cfg_x = pmaMapping_cfgMerged_1[10];
  assign io_pma_9_cfg_w = pmaMapping_cfgMerged_1[9];
  assign io_pma_9_cfg_r = pmaMapping_cfgMerged_1[8];
  assign io_pma_9_addr = pmaMapping_addr_9;
  assign io_pma_9_mask = pmaMapping_mask_9;
  assign io_pma_10_cfg_c = pmaMapping_cfgMerged_1[22];
  assign io_pma_10_cfg_atomic = pmaMapping_cfgMerged_1[21];
  assign io_pma_10_cfg_a = pmaMapping_cfgMerged_1[20:19];
  assign io_pma_10_cfg_x = pmaMapping_cfgMerged_1[18];
  assign io_pma_10_cfg_w = pmaMapping_cfgMerged_1[17];
  assign io_pma_10_cfg_r = pmaMapping_cfgMerged_1[16];
  assign io_pma_10_addr = pmaMapping_addr_10;
  assign io_pma_10_mask = pmaMapping_mask_10;
  assign io_pma_11_cfg_c = pmaMapping_cfgMerged_1[30];
  assign io_pma_11_cfg_atomic = pmaMapping_cfgMerged_1[29];
  assign io_pma_11_cfg_a = pmaMapping_cfgMerged_1[28:27];
  assign io_pma_11_cfg_x = pmaMapping_cfgMerged_1[26];
  assign io_pma_11_cfg_w = pmaMapping_cfgMerged_1[25];
  assign io_pma_11_cfg_r = pmaMapping_cfgMerged_1[24];
  assign io_pma_11_addr = pmaMapping_addr_11;
  assign io_pma_11_mask = pmaMapping_mask_11;
  assign io_pma_12_cfg_c = pmaMapping_cfgMerged_1[38];
  assign io_pma_12_cfg_atomic = pmaMapping_cfgMerged_1[37];
  assign io_pma_12_cfg_a = pmaMapping_cfgMerged_1[36:35];
  assign io_pma_12_cfg_x = pmaMapping_cfgMerged_1[34];
  assign io_pma_12_cfg_w = pmaMapping_cfgMerged_1[33];
  assign io_pma_12_cfg_r = pmaMapping_cfgMerged_1[32];
  assign io_pma_12_addr = pmaMapping_addr_12;
  assign io_pma_12_mask = pmaMapping_mask_12;
  assign io_pma_13_cfg_c = pmaMapping_cfgMerged_1[46];
  assign io_pma_13_cfg_atomic = pmaMapping_cfgMerged_1[45];
  assign io_pma_13_cfg_a = pmaMapping_cfgMerged_1[44:43];
  assign io_pma_13_cfg_x = pmaMapping_cfgMerged_1[42];
  assign io_pma_13_cfg_w = pmaMapping_cfgMerged_1[41];
  assign io_pma_13_cfg_r = pmaMapping_cfgMerged_1[40];
  assign io_pma_13_addr = pmaMapping_addr_13;
  assign io_pma_13_mask = pmaMapping_mask_13;
  assign io_pma_14_cfg_c = pmaMapping_cfgMerged_1[54];
  assign io_pma_14_cfg_atomic = pmaMapping_cfgMerged_1[53];
  assign io_pma_14_cfg_a = pmaMapping_cfgMerged_1[52:51];
  assign io_pma_14_cfg_x = pmaMapping_cfgMerged_1[50];
  assign io_pma_14_cfg_w = pmaMapping_cfgMerged_1[49];
  assign io_pma_14_cfg_r = pmaMapping_cfgMerged_1[48];
  assign io_pma_14_addr = pmaMapping_addr_14;
  assign io_pma_14_mask = pmaMapping_mask_14;
  assign io_pma_15_cfg_c = pmaMapping_cfgMerged_1[62];
  assign io_pma_15_cfg_atomic = pmaMapping_cfgMerged_1[61];
  assign io_pma_15_cfg_a = pmaMapping_cfgMerged_1[60:59];
  assign io_pma_15_cfg_x = pmaMapping_cfgMerged_1[58];
  assign io_pma_15_cfg_w = pmaMapping_cfgMerged_1[57];
  assign io_pma_15_cfg_r = pmaMapping_cfgMerged_1[56];
  assign io_pma_15_addr = pmaMapping_addr_15;
  assign io_pma_15_mask = pmaMapping_mask_15;
endmodule

