
verific -work fpasim -vhdl ./ip/xilinx/coregen/system_fpasim_top_ila/sim/system_fpasim_top_ila.vhd
verific -work fpasim -vhdl ./ip/xilinx/coregen/fpasim_spi_device_select_ila/sim/fpasim_spi_device_select_ila.vhd
verific -work fpasim -vhdl ./ip/xilinx/coregen/fpasim_spi_device_select_vio/sim/fpasim_spi_device_select_vio.vhd
verific -work fpasim -vhdl ./ip/xilinx/coregen/fpasim_regdecode_top_ila_0/sim/fpasim_regdecode_top_ila_0.vhd
verific -work fpasim -vhdl ./ip/xilinx/coregen/fpasim_regdecode_top_ila_1/sim/fpasim_regdecode_top_ila_1.vhd
verific -work fpasim -vhdl ./ip/xilinx/coregen/fpasim_top_ila_0/sim/fpasim_top_ila_0.vhd
verific -work fpasim -vhdl ./ip/xilinx/coregen/fpasim_top_vio_0/sim/fpasim_top_vio_0.vhd
verific -work fpasim -vhdl ./ip/xilinx/coregen/selectio_wiz_adc/selectio_wiz_adc_sim_netlist.vhdl 
verific -work fpasim -vhdl ./ip/xilinx/coregen/selectio_wiz_sync/selectio_wiz_sync_sim_netlist.vhdl
verific -work fpasim -vhdl ./ip/xilinx/coregen/selectio_wiz_dac/selectio_wiz_dac_sim_netlist.vhdl
verific -work fpasim -vhdl ./ip/xilinx/coregen/selectio_wiz_dac_frame/selectio_wiz_dac_frame_sim_netlist.vhdl
verific -work fpasim -vhdl ./ip/xilinx/coregen/selectio_wiz_dac_clk/selectio_wiz_dac_clk_sim_netlist.vhdl
verific -work fpasim -vhdl ./ip/xilinx/coregen/fpasim_clk_wiz_0/fpasim_clk_wiz_0_sim_netlist.vhdl


#vlog -work fpasim ${VIVADO_DIR}/data/verilog/src/glbl.v  

###################### Source files ######################
# don't edit except if you know what you do

verific -work csv_lib -vhdl ./simu/lib/csv/csv/vhdl/src/pkg_csv_file.vhd

verific -work fpasim -vhdl ./ip/xilinx/coregen/fpasim_regdecode_top_ila_0/sim/fpasim_regdecode_top_ila_0.vhd

#vlog -work fpasim  -incr -mfcu "+incdir+${PR_DIR}/ip/xilinx/coregen/fpasim_clk_wiz_0" \
#"${PR_DIR}/ip/xilinx/coregen/fpasim_clk_wiz_0/fpasim_clk_wiz_0_clk_wiz.v" \
#"${PR_DIR}/ip/xilinx/coregen/fpasim_clk_wiz_0/fpasim_clk_wiz_0.v" \

verific -work fpasim -sv ./ip/xilinx/coregen/fpasim_clk_wiz_0/fpasim_clk_wiz_0_clk_wiz.v
verific -work fpasim -sv ./ip/xilinx/coregen/fpasim_clk_wiz_0/fpasim_clk_wiz_0.v


verific -work fpasim -vhdl ./src/hdl/utils/others/pipeliner.vhd
verific -work fpasim -vhdl ./simu/cosim/ads62p49/core/ads62p49_convert.vhd
verific -work fpasim -vhdl ./simu/cosim/ads62p49/core/ads62p49_io.vhd
verific -work fpasim -vhdl ./simu/cosim/ads62p49/ads62p49_top.vhd

verific -work fpasim -vhdl ./src/hdl/utils/pkg_utils.vhd

verific -work fpasim -vhdl ./src/hdl/fpasim/pkg_fpasim.vhd

verific -work fpasim -vhdl ./src/hdl/utils/math/sub_sfixed.vhd
verific -work fpasim -vhdl ./src/hdl/utils/math/mult_add_sfixed.vhd

verific -work fpasim -vhdl ./ip/xilinx/xpm/ram/sdpram.vhd"
verific -work fpasim -vhdl ./ip/xilinx/xpm/ram/tdpram.vhd
verific -work fpasim -vhdl ./src/hdl/utils/ram/ram_check.vhd
verific -work fpasim -vhdl ./src/hdl/fpasim/amp_squid/core/amp_squid_fpagain_table.vhd

verific -work fpasim -vhdl ./src/hdl/utils/math/mult_sfixed.vhd

verific -work fpasim -vhdl ./src/hdl/utils/error/one_error_latch.vhd
verific -work fpasim -vhdl ./src/hdl/fpasim/amp_squid/core/amp_squid.vhd
verific -work fpasim -vhdl ./src/hdl/fpasim/amp_squid/amp_squid_top.vhd
verific -work fpasim -vhdl ./src/hdl/clocking/clocking_top.vhd
verific -work fpasim -vhdl ./simu/cosim/dac3283/core/dac3283_convert.vhd
verific -work fpasim -vhdl ./simu/cosim/dac3283/core/dac3283_demux.vhd
verific -work fpasim -vhdl ./simu/cosim/dac3283/core/dac3283_io.vhd
verific -work fpasim -vhdl ./simu/cosim/dac3283/dac3283_top.vhd

verific -work fpasim -vhdl ./ip/xilinx/xpm/cdc/single_bit_synchronizer.vhd

verific -work fpasim -vhdl ./src/hdl/fpasim/dac/core/dac_frame_generator.vhd
verific -work fpasim -vhdl ./src/hdl/utils/others/dynamic_shift_register.vhd
verific -work fpasim -vhdl ./src/hdl/fpasim/dac/dac_top.vhd
verific -work fpasim -vhdl ./src/hdl/utils/others/dynamic_shift_register_with_valid.vhd

verific -work fpasim -vhdl ./ip/xilinx/xpm/fifo/fifo_sync.vhd

verific -work fpasim -vhdl ./ip/xilinx/xpm/fifo/fifo_sync_with_error.vhd
verific -work fpasim -vhdl ./src/hdl/pkg_system_fpasim_debug.vhd
verific -work fpasim -vhdl ./src/hdl/utils/others/synchronous_reset_pulse.vhd
verific -work fpasim -vhdl ./ip/xilinx/xpm/cdc/synchronous_reset_synchronizer.vhd
verific -work fpasim -vhdl ./src/hdl/reset/core/reset_io.vhd
verific -work fpasim -vhdl ./src/hdl/reset/reset_top.vhd
verific -work fpasim -vhdl ./src/hdl/fpasim/regdecode/pkg_regdecode.vhd
verific -work fpasim -vhdl ./ip/opal_kelly/simu/okLibrary_sim.vhd
verific -work fpasim -vhdl ./src/hdl/fpasim/regdecode/usb/usb_opal_kelly.vhd
verific -work fpasim -vhdl ./src/hdl/fpasim/regdecode/core/regdecode_pipe_addr_decode_check_addr_range.vhd
verific -work fpasim -vhdl ./src/hdl/fpasim/regdecode/core/regdecode_pipe_addr_decode.vhd

verific -work fpasim -vhdl ./ip/xilinx/xpm/fifo/fifo_async.vhd
verific -work fpasim -vhdl ./ip/xilinx/xpm/fifo/fifo_async_with_error.vhd
verific -work fpasim -vhdl ./ip/xilinx/xpm/fifo/fifo_async_with_prog_full.vhd
verific -work fpasim -vhdl ./ip/xilinx/xpm/fifo/fifo_async_with_error_prog_full.vhd

verific -work fpasim -vhdl ./src/hdl/fpasim/regdecode/core/regdecode_pipe_wr_rd_ram_manager.vhd

verific -work fpasim -vhdl ./ip/xilinx/xpm/fifo/fifo_sync_with_prog_full_wr_count.vhd
verific -work fpasim -vhdl ./ip/xilinx/xpm/fifo/fifo_sync_with_error_prog_full_wr_count.vhd

verific -work fpasim -vhdl ./src/hdl/fpasim/regdecode/core/regdecode_pipe_rd_all.vhd
verific -work fpasim -vhdl ./src/hdl/fpasim/regdecode/core/regdecode_pipe.vhd
verific -work fpasim -vhdl ./src/hdl/fpasim/regdecode/core/regdecode_wire_wr_rd.vhd
verific -work fpasim -vhdl ./src/hdl/fpasim/regdecode/core/regdecode_wire_rd.vhd

verific -work fpasim -vhdl ./ip/xilinx/xpm/fifo/fifo_async_with_prog_full_wr_count.vhd
verific -work fpasim -vhdl ./ip/xilinx/xpm/fifo/fifo_async_with_error_prog_full_wr_count.vhd
verific -work fpasim -vhdl ./src/hdl/fpasim/regdecode/core/regdecode_wire_errors.vhd

verific -work fpasim -vhdl ./src/hdl/fpasim/regdecode/core/regdecode_wire_make_pulse_wr_rd.vhd
verific -work fpasim -vhdl ./src/hdl/fpasim/regdecode/core/regdecode_wire_make_pulse.vhd
verific -work fpasim -vhdl ./src/hdl/fpasim/regdecode/core/regdecode_recording_fifo.vhd
verific -work fpasim -vhdl ./src/hdl/fpasim/regdecode/core/regdecode_recording.vhd
verific -work fpasim -vhdl ./src/hdl/fpasim/regdecode/regdecode_top.vhd

verific -work fpasim -vhdl ./src/hdl/fpasim/adc/adc_top.vhd

verific -work fpasim -vhdl ./src/hdl/fpasim/tes/core/tes_signalling_generator.vhd
verific -work fpasim -vhdl ./src/hdl/fpasim/tes/core/tes_signalling.vhd
verific -work fpasim -vhdl ./src/hdl/fpasim/tes/core/tes_negative_output_detection.vhd

verific -work fpasim -vhdl ./ip/xilinx/xpm/fifo/fifo_sync_with_prog_full.vhd
verific -work fpasim -vhdl ./ip/xilinx/xpm/fifo/fifo_sync_with_error_prog_full.vhd
verific -work fpasim -vhdl ./src/hdl/utils/math/mult_add_ufixed.vhd

verific -work fpasim -vhdl ./src/hdl/utils/math/mult_sub_sfixed.vhd
verific -work fpasim -vhdl ./src/hdl/fpasim/tes/core/tes_pulse_shape_manager.vhd
verific -work fpasim -vhdl ./src/hdl/fpasim/tes/tes_top.vhd

verific -work fpasim -vhdl ./src/hdl/utils/math/add_sfixed.vhd

verific -work fpasim -vhdl ./src/hdl/fpasim/mux_squid/core/mux_squid.vhd
verific -work fpasim -vhdl ./src/hdl/fpasim/mux_squid/mux_squid_top.vhd
verific -work fpasim -vhdl ./src/hdl/fpasim/sync/core/sync_pulse_generator.vhd
verific -work fpasim -vhdl ./src/hdl/fpasim/sync/sync_top.vhd
verific -work fpasim -vhdl ./src/hdl/fpasim/recording/recording_adc.vhd
verific -work fpasim -vhdl ./src/hdl/fpasim/recording/recording_top.vhd

verific -work fpasim -vhdl ./src/hdl/fpasim/fpasim_top.vhd

verific -work fpasim -vhdl ./src/hdl/io/pkg_io.vhd
verific -work fpasim -vhdl ./src/hdl/io/core/io_adc_single.vhd
verific -work fpasim -vhdl ./src/hdl/io/core/io_adc.vhd
verific -work fpasim -vhdl ./src/hdl/io/core/io_sync.vhd
verific -work fpasim -vhdl ./src/hdl/io/core/io_dac_data_insert.vhd
verific -work fpasim -vhdl ./src/hdl/io/core/io_dac.vhd
verific -work fpasim -vhdl ./src/hdl/io/io_top.vhd
verific -work fpasim -vhdl ./src/hdl/utils/others/synchronizer.vhd
verific -work fpasim -vhdl ./src/hdl/utils/others/pipeliner_with_init.vhd
verific -work fpasim -vhdl ./src/hdl/spi/core/spi_io.vhd
verific -work fpasim -vhdl ./src/hdl/spi/core/pkg_spi.vhd
verific -work fpasim -vhdl ./src/hdl/spi/core/spi_master_clock_gen.vhd
verific -work fpasim -vhdl ./src/hdl/spi/core/spi_master.vhd
verific -work fpasim -vhdl ./src/hdl/spi/core/spi_cdce72010.vhd
verific -work fpasim -vhdl ./src/hdl/spi/core/spi_ads62p49.vhd
verific -work fpasim -vhdl ./src/hdl/spi/core/spi_dac3283.vhd
verific -work fpasim -vhdl ./src/hdl/spi/core/spi_amc7823.vhd
verific -work fpasim -vhdl ./src/hdl/spi/core/spi_device_select.vhd
verific -work fpasim -vhdl ./src/hdl/spi/spi_top.vhd
verific -work fpasim -vhdl ./src/hdl/system_fpasim_top.vhd
verific -work fpasim -vhdl ./simu/cosim/fpga_system_fpasim.vhd
verific -work fpasim -vhdl ./ip/opal_kelly/simu/parameters.vhd

verific -work opal_kelly_lib -vhdl ./simu/lib/opal_kelly/opal_kelly/vhdl/src/pkg_front_panel.vhd

verific -work common_lib -vhdl ./simu/lib/common/common/vhdl/src/pkg_common.vhd

verific -work fpasim -vhdl ./ip/opal_kelly/simu/mappings.vhd
verific -work fpasim -vhdl ./ip/opal_kelly/simu/okHost.vhd
verific -work fpasim -vhdl ./ip/opal_kelly/simu/okPipeIn.vhd
verific -work fpasim -vhdl ./ip/opal_kelly/simu/okPipeOut.vhd
verific -work fpasim -vhdl ./ip/opal_kelly/simu/okTriggerIn.vhd
verific -work fpasim -vhdl ./ip/opal_kelly/simu/okTriggerOut.vhd
verific -work fpasim -vhdl ./ip/opal_kelly/simu/okWireIn.vhd
verific -work fpasim -vhdl ./ip/opal_kelly/simu/okWireOR.vhd
verific -work fpasim -vhdl ./ip/opal_kelly/simu/okWireOut.vhd
verific -work fpasim -vhdl ./simu/cosim/fpga_system_fpasim_top.vhd
