{
    "description": "dsp suite of benchmarks to run with Yosys",
    "tool": "yosys",
    "yosys":
        {
            "yosys_path": "yosys/install/bin/yosys",
            "yosys_template_script": "scripts/synth/yosys/yosys_template_synth_rs_optional.ys",
            "verific": true,
            "synth_rs" :
                {
                    "-tech": "genesis2",
                    "-goal": "mixed",
                    "-de": true,
                    "-no_bram": true,
                    "-verilog" : "synthesized.v"
                }
        },
    "num_process": 8,
    "timeout": 21600,
    "benchmarks": [
        {
            "name": "cf_fft_256_8",
            "rtl_path": "RTL_Benchmark/Verilog/ql_design/cf_fft_256_8/rtl",
            "top_module": "cf_fft_256_8"
        },
        {
            "name": "cf_fir_24_16_16",
            "rtl_path": "RTL_Benchmark/Verilog/ql_design/cf_fir_24_16_16/rtl",
            "top_module": "top"
        },
        {
            "name": "iir",
            "rtl_path": "RTL_Benchmark/Verilog/OpenCores_designs/iir/rtl",
            "top_module": "iir_top"
        },
        {
            "name": "mac_16",
            "rtl_path": "RTL_Benchmark/Verilog/ql_design/mac_16/rtl",
            "top_module": "mac_16"
        },
        {
            "name": "multiplier_8bit",
            "rtl_path": "RTL_Benchmark/Verilog/ql_design/multiplier_8bit/rtl",
            "top_module": "multiplier_8bit"
        },
        {
            "name": "ode",
            "rtl_path": "RTL_Benchmark/Verilog/ql_design/ode/rtl",
            "top_module": "top"
        },
        {
            "name": "osc_alu",
            "rtl_path": "RTL_Benchmark/Verilog/ql_design/osc_alu/rtl", 
            "top_module": "top"
        },
        {
            "name": "rgb2ycrcb",
            "rtl_path": "RTL_Benchmark/Verilog/ql_design/rgb2ycrcb/rtl",
            "top_module": "top"
        },
        {
            "name": "rs_decoder_1",
            "rtl_path": "RTL_Benchmark/Verilog/ql_design/rs_decoder_1/rtl",
            "top_module": "rs_decoder_1"
        },
        {
            "name": "stereovision2",
            "rtl_path": "RTL_Benchmark/Verilog/ql_design/stereovision2/rtl",
            "top_module": "sv_chip2_hierarchy_no_mem"
        },
        {
            "name": "syn2",
            "rtl_path": "RTL_Benchmark/Verilog/ql_design/syn2/rtl",
            "top_module": "top"
        },
        {
            "name": "unsigned_mult_50",
            "rtl_path": "RTL_Benchmark/Verilog/ql_design/unsigned_mult_50/rtl",
            "top_module": "top"
        },
        {
            "name": "unsigned_mult_80",
            "rtl_path": "RTL_Benchmark/Verilog/OpenCores_designs/unsigned_mult_80/rtl",
            "top_module": "unsigned_mult_80"
        },
        {
            "name": "ycrcb2rgb",
            "rtl_path": "RTL_Benchmark/Verilog/ql_design/ycrcb2rgb/rtl",
            "top_module": "top"
        },
        {
            "name": "b18",
            "rtl_path": "RTL_Benchmark/VHDL/itc99-poli/itc99/b18/rtl", 
            "top_module": "b18"
        },
        {
            "name": "b19",
            "rtl_path": "RTL_Benchmark/VHDL/itc99-poli/itc99/b19/rtl",
            "top_module": "b19"
        },
        {
            "name": "bgm",
            "rtl_path": "RTL_Benchmark/Verilog/VTR_design/bgm/rtl",
            "top_module": "bgm"
        },
        {
            "name": "dqpskmap",
            "rtl_path": "RTL_Benchmark/VHDL/Cores/Communication_Controller/dqpskmap/trunk/rtl",
            "top_module": "d_encoder_d_decoder"
        },
        {
            "name": "cf_fir_24_16_16_Cores",
            "rtl_path": "RTL_Benchmark/Verilog/Cores/OpenCores_designs/DSP_design/cf_fir_24_16_16",
            "top_module": "cf_fir_24_16_16"
        },
        {
            "name": "diffeq1",
            "rtl_path": "RTL_Benchmark/Verilog/VTR_design/diffeq1/rtl",
            "top_module": "diffeq_paj_convert"
        },
        {
            "name": "multa",
            "rtl_path": "RTL_Benchmark/Verilog/Cores/OpenCores_designs/DSP_design/biquad/web_uploads",
            "top_module": "multa"
        },
        {
            "name": "multb",
            "rtl_path": "RTL_Benchmark/Verilog/Cores/OpenCores_designs/DSP_design/biquad/web_uploads",
            "top_module": "multb"
        }
    ]
}
