INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HDL_PRAC/project_1_sam_ram/project_1_sam_ram.srcs/sources_1/new/ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HDL_PRAC/project_1_sam_ram/project_1_sam_ram.srcs/sim_1/new/tb_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_ram
