<profile>

<section name = "Vitis HLS Report for 'neural_network_Pipeline_VITIS_LOOP_58_1'" level="0">
<item name = "Date">Sun Sep 15 02:00:24 2024
</item>
<item name = "Version">2023.1 (Build 3854077 on May  4 2023)</item>
<item name = "Project">hlsc_fcnn_iris</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">artix7</item>
<item name = "Target device">xc7a35t-cpg236-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 6.392 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">16, 16, 0.160 us, 0.160 us, 16, 16, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_58_1">14, 14, 8, 1, 1, 8, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, 3, -, -, -</column>
<column name="Expression">-, -, 0, 111, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, 1, 0, 6, -</column>
<column name="Memory">0, -, 43, 9, -</column>
<column name="Multiplexer">-, -, -, 36, -</column>
<column name="Register">-, -, 506, 96, -</column>
<specialColumn name="Available">100, 90, 41600, 20800, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 4, 1, 1, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="mul_9s_16s_24_1_1_U1">mul_9s_16s_24_1_1, 0, 1, 0, 6, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
<column name="mac_muladd_9s_16s_24ns_24_4_1_U2">mac_muladd_9s_16s_24ns_24_4_1, i0 + i1 * i2</column>
<column name="mac_muladd_9s_16s_24ns_24_4_1_U3">mac_muladd_9s_16s_24ns_24_4_1, i0 + i1 * i2</column>
<column name="mac_muladd_9s_16s_24ns_24_4_1_U4">mac_muladd_9s_16s_24ns_24_4_1, i0 + i1 * i2</column>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="layer1_bias_U">neural_network_Pipeline_VITIS_LOOP_58_1_layer1_bias_ROM_AUTO_1R, 0, 7, 1, 0, 8, 7, 1, 56</column>
<column name="layer1_weights_0_U">neural_network_Pipeline_VITIS_LOOP_58_1_layer1_weights_0_ROM_AUTO_1R, 0, 9, 2, 0, 8, 9, 1, 72</column>
<column name="layer1_weights_1_U">neural_network_Pipeline_VITIS_LOOP_58_1_layer1_weights_1_ROM_AUTO_1R, 0, 9, 2, 0, 8, 9, 1, 72</column>
<column name="layer1_weights_2_U">neural_network_Pipeline_VITIS_LOOP_58_1_layer1_weights_2_ROM_AUTO_1R, 0, 9, 2, 0, 8, 9, 1, 72</column>
<column name="layer1_weights_3_U">neural_network_Pipeline_VITIS_LOOP_58_1_layer1_weights_3_ROM_AUTO_1R, 0, 9, 2, 0, 8, 9, 1, 72</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln58_fu_305_p2">+, 0, 0, 13, 4, 1</column>
<column name="add_ln60_fu_428_p2">+, 0, 0, 22, 15, 15</column>
<column name="sum_3_fu_422_p2">+, 0, 0, 23, 16, 16</column>
<column name="icmp_ln14_fu_434_p2">icmp, 0, 0, 23, 16, 1</column>
<column name="icmp_ln58_fu_299_p2">icmp, 0, 0, 13, 4, 5</column>
<column name="layer1_output_8_fu_440_p3">select, 0, 0, 15, 1, 15</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_i_2">9, 2, 4, 8</column>
<column name="i_fu_94">9, 2, 4, 8</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="add_ln60_reg_711">15, 0, 15, 0</column>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter4">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter5">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter6">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter7">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter2_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter3_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter4_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter5_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter6_reg">1, 0, 1, 0</column>
<column name="i_fu_94">4, 0, 4, 0</column>
<column name="icmp_ln14_reg_716">1, 0, 1, 0</column>
<column name="icmp_ln58_reg_622">1, 0, 1, 0</column>
<column name="layer1_bias_load_reg_675">7, 0, 7, 0</column>
<column name="layer1_output_1_fu_102">15, 0, 16, 1</column>
<column name="layer1_output_2_fu_106">15, 0, 16, 1</column>
<column name="layer1_output_3_fu_110">15, 0, 16, 1</column>
<column name="layer1_output_4_fu_114">15, 0, 16, 1</column>
<column name="layer1_output_5_fu_118">15, 0, 16, 1</column>
<column name="layer1_output_6_fu_122">15, 0, 16, 1</column>
<column name="layer1_output_7_fu_126">15, 0, 16, 1</column>
<column name="layer1_output_fu_98">15, 0, 16, 1</column>
<column name="layer1_weights_0_load_reg_655">9, 0, 9, 0</column>
<column name="layer1_weights_2_load_reg_665">9, 0, 9, 0</column>
<column name="layer1_weights_3_load_reg_670">9, 0, 9, 0</column>
<column name="layer1_weights_3_load_reg_670_pp0_iter2_reg">9, 0, 9, 0</column>
<column name="sext_ln63_1_cast_reg_612">24, 0, 24, 0</column>
<column name="sext_ln63_2_cast_reg_607">24, 0, 24, 0</column>
<column name="sext_ln63_3_cast_reg_602">24, 0, 24, 0</column>
<column name="sext_ln63_cast_reg_617">24, 0, 24, 0</column>
<column name="tmp_13_reg_681">16, 0, 16, 0</column>
<column name="trunc_ln58_reg_626">3, 0, 3, 0</column>
<column name="icmp_ln58_reg_622">64, 32, 1, 0</column>
<column name="layer1_bias_load_reg_675">64, 32, 7, 0</column>
<column name="trunc_ln58_reg_626">64, 32, 3, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, neural_network_Pipeline_VITIS_LOOP_58_1, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, neural_network_Pipeline_VITIS_LOOP_58_1, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, neural_network_Pipeline_VITIS_LOOP_58_1, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, neural_network_Pipeline_VITIS_LOOP_58_1, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, neural_network_Pipeline_VITIS_LOOP_58_1, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, neural_network_Pipeline_VITIS_LOOP_58_1, return value</column>
<column name="sext_ln63">in, 16, ap_none, sext_ln63, scalar</column>
<column name="sext_ln63_1">in, 16, ap_none, sext_ln63_1, scalar</column>
<column name="sext_ln63_2">in, 16, ap_none, sext_ln63_2, scalar</column>
<column name="sext_ln63_3">in, 16, ap_none, sext_ln63_3, scalar</column>
<column name="layer1_output_7_out">out, 16, ap_vld, layer1_output_7_out, pointer</column>
<column name="layer1_output_7_out_ap_vld">out, 1, ap_vld, layer1_output_7_out, pointer</column>
<column name="layer1_output_6_out">out, 16, ap_vld, layer1_output_6_out, pointer</column>
<column name="layer1_output_6_out_ap_vld">out, 1, ap_vld, layer1_output_6_out, pointer</column>
<column name="layer1_output_5_out">out, 16, ap_vld, layer1_output_5_out, pointer</column>
<column name="layer1_output_5_out_ap_vld">out, 1, ap_vld, layer1_output_5_out, pointer</column>
<column name="layer1_output_4_out">out, 16, ap_vld, layer1_output_4_out, pointer</column>
<column name="layer1_output_4_out_ap_vld">out, 1, ap_vld, layer1_output_4_out, pointer</column>
<column name="layer1_output_3_out">out, 16, ap_vld, layer1_output_3_out, pointer</column>
<column name="layer1_output_3_out_ap_vld">out, 1, ap_vld, layer1_output_3_out, pointer</column>
<column name="layer1_output_2_out">out, 16, ap_vld, layer1_output_2_out, pointer</column>
<column name="layer1_output_2_out_ap_vld">out, 1, ap_vld, layer1_output_2_out, pointer</column>
<column name="layer1_output_1_out">out, 16, ap_vld, layer1_output_1_out, pointer</column>
<column name="layer1_output_1_out_ap_vld">out, 1, ap_vld, layer1_output_1_out, pointer</column>
<column name="layer1_output_out">out, 16, ap_vld, layer1_output_out, pointer</column>
<column name="layer1_output_out_ap_vld">out, 1, ap_vld, layer1_output_out, pointer</column>
</table>
</item>
</section>
</profile>
