<!DOCTYPE html>
<html>
<head>
	<meta http-equiv="Content-Type" content="text/html; charset=UTF-8"/>
	<meta name="keywords" content="software linguistics, software language engineering, book of knowledge, glossary, academic publications, scientific research, open knowledge, open science"/>
	<title>BibSLEIGH — microprocessor stem</title>
	<link href="../stuff/bib.css" rel="stylesheet" type="text/css"/>
	<link href='http://fonts.googleapis.com/css?family=Exo+2:400,700,400italic,700italic' rel='stylesheet' type='text/css'>
	<script src="../stuff/jquery.min.js" type="text/javascript"></script>
</head>
<body>
<div class="left">
	<a href="../index.html"><img src="../stuff/bibsleigh.png" alt="BibSLEIGH" title="BibSLEIGH" class="pad"/></a>

	<div class="pad">
		<a href="../index.html"><img src="../stuff/p-corpus.png" alt="BibSLEIGH corpus" title="All papers in the corpus"/></a><br/>
		<a href="../tag/index.html"><img src="../stuff/p-tags.png" alt="BibSLEIGH tags" title="All known tags"/></a><br/>
		<a href="../bundle/index.html"><img src="../stuff/p-bundles.png" alt="BibSLEIGH bundles" title="All selected bundles"/></a><br/>
		<a href="../person/index.html"><img src="../stuff/p-people.png" alt="BibSLEIGH people" title="All contributors"/></a>
	</div>
	<a href="http://creativecommons.org/licenses/by/4.0/" title="CC-BY"><img src="../stuff/cc-by.png" alt="CC-BY"/></a><br/>
	<a href="http://opendatacommons.org/licenses/by/summary/" title="Open Knowledge"><img src="../stuff/open-knowledge.png" alt="Open Knowledge" /></a><br/>
	<a href="http://validator.w3.org/check/referer" title="XHTML 1.0 W3C Rec"><img src="../stuff/xhtml.png" alt="XHTML 1.0 W3C Rec" /></a><br/>
	<a href="http://jigsaw.w3.org/css-validator/check/referer" title="CSS 2.1 W3C CanRec"><img src="../stuff/css.png" alt="CSS 2.1 W3C CanRec" class="pad" /></a><br/>
	<div class="sm">
		<a href="../mailto:vadim@grammarware.net"><img src="../stuff/email.png" alt="email" title="Complain!" /></a>
		<a href="https://twitter.com/intent/tweet?screen_name=grammarware"><img src="../stuff/twitter.png" alt="twitter" title="Mention!" /></a>
	</div>

</div>
<div class="main">
<div class="tbox">
<code>Used together with:</code><hr/><span class="tag"><a href="design.html">design</a></span> (41)
<br/><span class="tag"><a href="verif.html">verif</a></span> (39)
<br/><span class="tag"><a href="power.html">power</a></span> (30)
<br/><span class="tag"><a href="high.html">high</a></span> (20)
<br/><span class="tag"><a href="base.html">base</a></span> (19)
</div>
<h2><span class="ttl">Stem</span> microprocessor$ (<a href="../words.html">all stems</a>)</h2>
<h3>169 papers:</h3>
<dl class="toc"><dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2015-ConstantinWKCB.html">DATE-2015-ConstantinWKCB</a></dt><dd>Exploiting dynamic timing margins in microprocessors for frequency-over-scaling with instruction-based clock adjustment (<abbr title="Jeremy Constantin">JC</abbr>, <abbr title="Lai Wang">LW</abbr>, <abbr title="Georgios Karakonstantis">GK</abbr>, <abbr title="Anupam Chattopadhyay">AC</abbr>, <abbr title="Andreas Burg">AB</abbr>), pp. 381–386.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2015-KainthKNVT.html">DATE-2015-KainthKNVT</a> <span class="tag"><a href="../tag/obfuscation.html" title="obfuscation">#obfuscation</a></span></dt><dd>Hardware-assisted code obfuscation for FPGA soft microprocessors (<abbr title="Meha Kainth">MK</abbr>, <abbr title="Lekshmi Krishnan">LK</abbr>, <abbr title="Chaitra Narayana">CN</abbr>, <abbr title="Sandesh Gubbi Virupaksha">SGV</abbr>, <abbr title="Russell Tessier">RT</abbr>), pp. 127–132.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2015-OborilET.html">DATE-2015-OborilET</a> <span class="tag"><a href="../tag/monitoring.html" title="monitoring">#monitoring</a></span> <span class="tag"><a href="../tag/online.html" title="online">#online</a></span></dt><dd>High-resolution online power monitoring for modern microprocessors (<abbr title="Fabian Oboril">FO</abbr>, <abbr title="Jos Ewert">JE</abbr>, <abbr title="Mehdi Baradaran Tahoori">MBT</abbr>), pp. 265–268.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/hpca.png" alt="HPCA"/><a href="../HPCA-2015-HayesPUCV.html">HPCA-2015-HayesPUCV</a> <span class="tag"><a href="../tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/novel.html" title="novel">#novel</a></span> <span class="tag"><a href="../tag/sorting.html" title="sorting">#sorting</a></span></dt><dd>VSR sort: A novel vectorised sorting algorithm &amp; architecture extensions for future microprocessors (<abbr title="Timothy Hayes">TH</abbr>, <abbr title="Oscar Palomar">OP</abbr>, <abbr title="Osman S. Ünsal">OSÜ</abbr>, <abbr title="Adrián Cristal">AC</abbr>, <abbr title="Mateo Valero">MV</abbr>), pp. 26–38.</dd> <div class="pagevis" style="width:12px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2014-ChenRC.html">DATE-2014-ChenRC</a> <span class="tag"><a href="../tag/adaptation.html" title="adaptation">#adaptation</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/pipes%20and%20filters.html" title="pipes and filters">#pipes and filters</a></span></dt><dd>DARP: Dynamically Adaptable Resilient Pipeline design in microprocessors (<abbr title="Hu Chen">HC</abbr>, <abbr title="Sanghamitra Roy">SR</abbr>, <abbr title="Koushik Chakraborty">KC</abbr>), pp. 1–6.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2014-DweikAD.html">DATE-2014-DweikAD</a> <span class="tag"><a href="../tag/array.html" title="array">#array</a></span> <span class="tag"><a href="../tag/exception.html" title="exception">#exception</a></span> <span class="tag"><a href="../tag/fault.html" title="fault">#fault</a></span></dt><dd>Reliability-Aware Exceptions: Tolerating intermittent faults in microprocessor array structures (<abbr title="Waleed Dweik">WD</abbr>, <abbr title="Murali Annavaram">MA</abbr>, <abbr title="Michel Dubois">MD</abbr>), pp. 1–6.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2014-KondoKSWTNWAMKUKN.html">DATE-2014-KondoKSWTNWAMKUKN</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="../tag/evaluation.html" title="evaluation">#evaluation</a></span> <span class="tag"><a href="../tag/fine-grained.html" title="fine-grained">#fine-grained</a></span></dt><dd>Design and evaluation of fine-grained power-gating for embedded microprocessors (<abbr title="Masaaki Kondo">MK</abbr>, <abbr title="Hiroaki Kobayashi">HK</abbr>, <abbr title="Ryuichi Sakamoto">RS</abbr>, <abbr title="Motoki Wada">MW</abbr>, <abbr title="Jun Tsukamoto">JT</abbr>, <abbr title="Mitaro Namiki">MN</abbr>, <abbr title="Weihan Wang">WW</abbr>, <abbr title="Hideharu Amano">HA</abbr>, <abbr title="Kensaku Matsunaga">KM</abbr>, <abbr title="Masaru Kudo">MK</abbr>, <abbr title="Kimiyoshi Usami">KU</abbr>, <abbr title="Toshiya Komoda">TK</abbr>, <abbr title="Hiroshi Nakamura">HN</abbr>), pp. 1–6.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2014-WuWDHYY.html">DATE-2014-WuWDHYY</a> <span class="tag"><a href="../tag/integration.html" title="integration">#integration</a></span> <span class="tag"><a href="../tag/manycore.html" title="manycore">#manycore</a></span> <span class="tag"><a href="../tag/memory%20management.html" title="memory management">#memory management</a></span></dt><dd>A thermal resilient integration of many-core microprocessors and main memory by 2.5D TSI I/Os (<abbr title="Sih-Sian Wu">SSW</abbr>, <abbr title="Kanwen Wang">KW</abbr>, <abbr title="Sai Manoj Pudukotai Dinakarrao">SMPD</abbr>, <abbr title="Tsung-Yi Ho">TYH</abbr>, <abbr title="Mingbin Yu">MY</abbr>, <abbr title="Hao Yu">HY</abbr>), pp. 1–4.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2013-ChakrabortyCRA.html">DAC-2013-ChakrabortyCRA</a> <span class="tag"><a href="../tag/pipes%20and%20filters.html" title="pipes and filters">#pipes and filters</a></span></dt><dd>Efficiently tolerating timing violations in pipelined microprocessors (<abbr title="Koushik Chakraborty">KC</abbr>, <abbr title="Brennan Cozzens">BC</abbr>, <abbr title="Sanghamitra Roy">SR</abbr>, <abbr title="Dean Michael Ancajas">DMA</abbr>), p. 8.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2013-DinakarraoWY.html">DAC-2013-DinakarraoWY</a> <span class="tag"><a href="../tag/3d.html" title="3d">#3d</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/reduction.html" title="reduction">#reduction</a></span></dt><dd>Peak power reduction and workload balancing by space-time multiplexing based demand-supply matching for 3D thousand-core microprocessor (<abbr title="Sai Manoj Pudukotai Dinakarrao">SMPD</abbr>, <abbr title="Kanwen Wang">KW</abbr>, <abbr title="Hao Yu">HY</abbr>), p. 6.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2013-KarnikPB.html">DAC-2013-KarnikPB</a> <span class="tag"><a href="../tag/power%20management.html" title="power management">#power management</a></span></dt><dd>Power management and delivery for high-performance microprocessors (<abbr title="Tanay Karnik">TK</abbr>, <abbr title="Mondira (Mandy) Pant">M(P</abbr>, <abbr title="Shekhar Borkar">SB</abbr>), p. 3.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2013-ChenM.html">DATE-2013-ChenM</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span></dt><dd>System-level modeling and microprocessor reliability analysis for backend wearout mechanisms (<abbr title="Chang-Chih Chen">CCC</abbr>, <abbr title="Linda Milor">LM</abbr>), pp. 1615–1620.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2013-WangYWZ.html">DATE-2013-WangYWZ</a> <span class="tag"><a href="../tag/3d.html" title="3d">#3d</a></span> <span class="tag"><a href="../tag/configuration%20management.html" title="configuration management">#configuration management</a></span> <span class="tag"><a href="../tag/manycore.html" title="manycore">#manycore</a></span> <span class="tag"><a href="../tag/network.html" title="network">#network</a></span></dt><dd>3D reconfigurable power switch network for demand-supply matching between multi-output power converters and many-core microprocessors (<abbr title="Kanwen Wang">KW</abbr>, <abbr title="Hao Yu">HY</abbr>, <abbr title="Benfei Wang">BW</abbr>, <abbr title="Chun Zhang">CZ</abbr>), pp. 1643–1648.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/tap.png" alt="TAP"/><a href="../TAP-2013-BruckerFNW.html">TAP-2013-BruckerFNW</a> <span class="tag"><a href="../tag/case%20study.html" title="case study">#case study</a></span> <span class="tag"><a href="../tag/generative.html" title="generative">#generative</a></span></dt><dd>Test Program Generation for a Microprocessor — A Case-Study (<abbr title="Achim D. Brucker">ADB</abbr>, <abbr title="Abderrahmane Feliachi">AF</abbr>, <abbr title="Yakoub Nemouchi">YN</abbr>, <abbr title="Burkhart Wolff">BW</abbr>), pp. 76–95.</dd> <div class="pagevis" style="width:19px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2012-KongC.html">DAC-2012-KongC</a> <span class="tag"><a href="../tag/3d.html" title="3d">#3d</a></span> <span class="tag"><a href="../tag/process.html" title="process">#process</a></span></dt><dd>Exploiting narrow-width values for process variation-tolerant 3-D microprocessors (<abbr title="Joonho Kong">JK</abbr>, <abbr title="Sung Woo Chung">SWC</abbr>), pp. 1197–1206.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2012-CampagnaV.html">DATE-2012-CampagnaV</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/detection.html" title="detection">#detection</a></span> <span class="tag"><a href="../tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="../tag/hybrid.html" title="hybrid">#hybrid</a></span> <span class="tag"><a href="../tag/validation.html" title="validation">#validation</a></span></dt><dd>An hybrid architecture to detect transient faults in microprocessors: An experimental validation (<abbr title="Salvatore Campagna">SC</abbr>, <abbr title="Massimo Violante">MV</abbr>), pp. 1433–1438.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2012-WangTLG.html">DATE-2012-WangTLG</a> <span class="tag"><a href="../tag/runtime.html" title="runtime">#runtime</a></span></dt><dd>Runtime power estimator calibration for high-performance microprocessors (<abbr title="Hai Wang">HW</abbr>, <abbr title="Sheldon X.-D. Tan">SXDT</abbr>, <abbr title="Xuexin Liu">XL</abbr>, <abbr title="Ashish Gupta">AG</abbr>), pp. 352–357.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/lctes.png" alt="LCTES"/><a href="../LCTES-2012-KhudiaWM.html">LCTES-2012-KhudiaWM</a> <span class="tag"><a href="../tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="../tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Efficient soft error protection for commodity embedded microprocessors using profile information (<abbr title="Daya Shanker Khudia">DSK</abbr>, <abbr title="Griffin Wright">GW</abbr>, <abbr title="Scott A. Mahlke">SAM</abbr>), pp. 99–108.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2011-HenrySN.html">DAC-2011-HenrySN</a> <span class="tag"><a href="../tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="../tag/power%20management.html" title="power management">#power management</a></span></dt><dd>A case for NEMS-based functional-unit power gating of low-power embedded microprocessors (<abbr title="Michael B. Henry">MBH</abbr>, <abbr title="Meeta Srivastav">MS</abbr>, <abbr title="Leyla Nazhandali">LN</abbr>), pp. 872–877.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2011-NandakumarM.html">DAC-2011-NandakumarM</a> <span class="tag"><a href="../tag/3d.html" title="3d">#3d</a></span> <span class="tag"><a href="../tag/layout.html" title="layout">#layout</a></span></dt><dd>Layout effects in fine grain 3D integrated regular microprocessor blocks (<abbr title="Vivek S. Nandakumar">VSN</abbr>, <abbr title="Malgorzata Marek-Sadowska">MMS</abbr>), pp. 639–644.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2010-ThomptoH.html">DAC-2010-ThomptoH</a> <span class="tag"><a href="../tag/fault%20tolerance.html" title="fault tolerance">#fault tolerance</a></span> <span class="tag"><a href="../tag/verification.html" title="verification">#verification</a></span></dt><dd>Verification for fault tolerance of the IBM system z microprocessor (<abbr title="Brian W. Thompto">BWT</abbr>, <abbr title="Bodo Hoppe">BH</abbr>), pp. 525–530.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2010-EguiaTSPT.html">DATE-2010-EguiaTSPT</a> <span class="tag"><a href="../tag/behaviour.html" title="behaviour">#behaviour</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/manycore.html" title="manycore">#manycore</a></span> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span></dt><dd>General behavioral thermal modeling and characterization for multi-core microprocessor design (<abbr title="Thom Jefferson A. Eguia">TJAE</abbr>, <abbr title="Sheldon X.-D. Tan">SXDT</abbr>, <abbr title="Ruijing Shen">RS</abbr>, <abbr title="Eduardo H. Pacheco">EHP</abbr>, <abbr title="Murli Tirumala">MT</abbr>), pp. 1136–1141.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2010-LiZYZ.html">DATE-2010-LiZYZ</a> <span class="tag"><a href="../tag/functional.html" title="functional">#functional</a></span></dt><dd>Proactive NBTI mitigation for busy functional units in out-of-order microprocessors (<abbr title="Lin Li">LL</abbr>, <abbr title="Youtao Zhang">YZ</abbr>, <abbr title="Jun Yang">JY</abbr>, <abbr title="Jianhua Zhao">JZ</abbr>), pp. 411–416.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2010-PanHL.html">DATE-2010-PanHL</a> <span class="tag"><a href="../tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span></dt><dd>IVF: Characterizing the vulnerability of microprocessor structures to intermittent faults (<abbr title="Songjun Pan">SP</abbr>, <abbr title="Yu Hu">YH</abbr>, <abbr title="Xiaowei Li">XL</abbr>), pp. 238–243.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2010-ZhangLL.html">DATE-2010-ZhangLL</a> <span class="tag"><a href="../tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="../tag/markov.html" title="markov">#markov</a></span> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="../tag/simulation.html" title="simulation">#simulation</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span> <span class="tag"><a href="../tag/verification.html" title="verification">#verification</a></span></dt><dd>An abstraction-guided simulation approach using Markov models for microprocessor verification (<abbr title="Tao Zhang">TZ</abbr>, <abbr title="Tao Lv">TL</abbr>, <abbr title="Xiaowei Li">XL</abbr>), pp. 484–489.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2009-BaumannSP.html">DAC-2009-BaumannSP</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/assessment.html" title="assessment">#assessment</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="../tag/robust.html" title="robust">#robust</a></span></dt><dd>Architectural assessment of design techniques to improve speed and robustness in embedded microprocessors (<abbr title="Thomas Baumann">TB</abbr>, <abbr title="Doris Schmitt-Landsiedel">DSL</abbr>, <abbr title="Christian Pacha">CP</abbr>), pp. 947–950.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/hpca.png" alt="HPCA"/><a href="../HPCA-2009-Hill.html">HPCA-2009-Hill</a></dt><dd>Opportunities beyond single-core microprocessors (<abbr title="Mark D. Hill">MDH</abbr>), pp. 143–144.</dd> <div class="pagevis" style="width:1px"></div>
<dt><img src="../stuff/ppopp.png" alt="PPoPP"/><a href="../PPoPP-2009-Hill.html">PPoPP-2009-Hill</a></dt><dd>Opportunities beyond single-core microprocessors (<abbr title="Mark D. Hill">MDH</abbr>), p. 97.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2008-TurumellaS.html">DAC-2008-TurumellaS</a> <span class="tag"><a href="../tag/concurrent.html" title="concurrent">#concurrent</a></span> <span class="tag"><a href="../tag/thread.html" title="thread">#thread</a></span> <span class="tag"><a href="../tag/verification.html" title="verification">#verification</a></span></dt><dd>Assertion-based verification of a 32 thread SPARCTM CMT microprocessor (<abbr title="Babu Turumella">BT</abbr>, <abbr title="Mukesh Sharma">MS</abbr>), pp. 256–261.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2008-Brand.html">DATE-2008-Brand</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/manycore.html" title="manycore">#manycore</a></span> <span class="tag"><a href="../tag/optimisation.html" title="optimisation">#optimisation</a></span></dt><dd>Optimization of Design Flows for Multi-Core x86 Microprocessors in 45 and 32nm Technologies under Productivity Considerations (<abbr title="Hans-Jürgen Brand">HJB</abbr>), pp. 938–939.</dd> <div class="pagevis" style="width:1px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2008-ZhouPB.html">DATE-2008-ZhouPB</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="../tag/metric.html" title="metric">#metric</a></span> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Harvesting Wasted Heat in a Microprocessor Using Thermoelectric Generators: Modeling, Analysis and Measurement (<abbr title="Yu Zhou">YZ</abbr>, <abbr title="Somnath Paul">SP</abbr>, <abbr title="Swarup Bhunia">SB</abbr>), pp. 98–103.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/hpca.png" alt="HPCA"/><a href="../HPCA-2008-JoshiEJI.html">HPCA-2008-JoshiEJI</a> <span class="tag"><a href="../tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="../tag/generative.html" title="generative">#generative</a></span></dt><dd>Automated microprocessor stressmark generation (<abbr title="Ajay M. Joshi">AMJ</abbr>, <abbr title="Lieven Eeckhout">LE</abbr>, <abbr title="Lizy Kurian John">LKJ</abbr>, <abbr title="Ciji Isen">CI</abbr>), pp. 229–239.</dd> <div class="pagevis" style="width:10px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2007-HwuRUKGSKBMTNLFP.html">DAC-2007-HwuRUKGSKBMTNLFP</a> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="../tag/parallel.html" title="parallel">#parallel</a></span> <span class="tag"><a href="../tag/programming.html" title="programming">#programming</a></span></dt><dd>Implicitly Parallel Programming Models for Thousand-Core Microprocessors (<abbr title="Wen-mei W. Hwu">WmWH</abbr>, <abbr title="Shane Ryoo">SR</abbr>, <abbr title="Sain-Zee Ueng">SZU</abbr>, <abbr title="John H. Kelm">JHK</abbr>, <abbr title="Isaac Gelado">IG</abbr>, <abbr title="Sam S. Stone">SSS</abbr>, <abbr title="Robert E. Kidd">REK</abbr>, <abbr title="Sara S. Baghsorkhi">SSB</abbr>, <abbr title="Aqeel Mahesri">AM</abbr>, <abbr title="Stephanie C. Tsao">SCT</abbr>, <abbr title="Nacho Navarro">NN</abbr>, <abbr title="Steven S. Lumetta">SSL</abbr>, <abbr title="Matthew I. Frank">MIF</abbr>, <abbr title="Sanjay J. Patel">SJP</abbr>), pp. 754–759.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2007-KaoHL.html">DAC-2007-KaoHL</a> <span class="tag"><a href="../tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="../tag/integration.html" title="integration">#integration</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span></dt><dd>An Embedded Multi-resolution AMBA Trace Analyzer for Microprocessor-based SoC Integration (<abbr title="Chung-Fu Kao">CFK</abbr>, <abbr title="Ing-Jer Huang">IJH</abbr>, <abbr title="Chi-Hung Lin">CHL</abbr>), pp. 477–482.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2007-PuttaswamyL.html">DAC-2007-PuttaswamyL</a> <span class="tag"><a href="../tag/3d.html" title="3d">#3d</a></span> <span class="tag"><a href="../tag/scalability.html" title="scalability">#scalability</a></span></dt><dd>Scalability of 3D-Integrated Arithmetic Units in High-Performance Microprocessors (<abbr title="Kiran Puttaswamy">KP</abbr>, <abbr title="Gabriel H. Loh">GHL</abbr>), pp. 622–625.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2007-YangHH.html">DAC-2007-YangHH</a> <span class="tag"><a href="../tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="../tag/behaviour.html" title="behaviour">#behaviour</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/verification.html" title="verification">#verification</a></span></dt><dd>Automatic Verification of External Interrupt Behaviors for Microprocessor Design (<abbr title="Fu-Ching Yang">FCY</abbr>, <abbr title="Wen-Kai Huang">WKH</abbr>, <abbr title="Ing-Jer Huang">IJH</abbr>), pp. 896–901.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2007-BorkarJS.html">DATE-2007-BorkarJS</a> <span class="tag"><a href="../tag/integration.html" title="integration">#integration</a></span></dt><dd>Microprocessors in the era of terascale integration (<abbr title="Shekhar Borkar">SB</abbr>, <abbr title="Norman P. Jouppi">NPJ</abbr>, <abbr title="Per Stenström">PS</abbr>), pp. 237–242.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2007-LeGB.html">DATE-2007-LeGB</a> <span class="tag"><a href="../tag/pervasive.html" title="pervasive">#pervasive</a></span> <span class="tag"><a href="../tag/verification.html" title="verification">#verification</a></span></dt><dd>Formal verification of a pervasive interconnect bus system in a high-performance microprocessor (<abbr title="Thuyen Le">TL</abbr>, <abbr title="Tilman Glökler">TG</abbr>, <abbr title="Jason Baumgartner">JB</abbr>), pp. 219–224.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2007-MathaikuttySKLD.html">DATE-2007-MathaikuttySKLD</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="../tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="../tag/testing.html" title="testing">#testing</a></span> <span class="tag"><a href="../tag/validation.html" title="validation">#validation</a></span></dt><dd>Design fault directed test generation for microprocessor validation (<abbr title="Deepak Mathaikutty">DM</abbr>, <abbr title="Sandeep K. Shukla">SKS</abbr>, <abbr title="Sreekumar V. Kodakara">SVK</abbr>, <abbr title="David J. Lilja">DJL</abbr>, <abbr title="Ajit Dingankar">AD</abbr>), pp. 761–766.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2007-SirowyWLV.html">DATE-2007-SirowyWLV</a> <span class="tag"><a href="../tag/clustering.html" title="clustering">#clustering</a></span></dt><dd>Two-level microprocessor-accelerator partitioning (<abbr title="Scott Sirowy">SS</abbr>, <abbr title="Yonghui Wu">YW</abbr>, <abbr title="Stefano Lonardi">SL</abbr>, <abbr title="Frank Vahid">FV</abbr>), pp. 313–318.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/case.png" alt="CASE"/><a href="../CASE-2006-LuLYW.html">CASE-2006-LuLYW</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/embedded.html" title="embedded">#embedded</a></span></dt><dd>Design of Bio-fermentation Control System Based on the Embedded Microprocessor (<abbr title="Xiafii Lu">XL</abbr>, <abbr title="Yingqiong Luo">YL</abbr>, <abbr title="Hailin Yang">HY</abbr>, <abbr title="Wu Wang">WW</abbr>), pp. 540–545.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2006-Gluska.html">DAC-2006-Gluska</a> <span class="tag"><a href="../tag/verification.html" title="verification">#verification</a></span></dt><dd>Practical methods in coverage-oriented verification of the merom microprocessor (<abbr title="Alon Gluska">AG</abbr>), pp. 332–337.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2006-KarlBSM.html">DAC-2006-KarlBSM</a> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span></dt><dd>Reliability modeling and management in dynamic microprocessor-based systems (<abbr title="Eric Karl">EK</abbr>, <abbr title="David Blaauw">DB</abbr>, <abbr title="Dennis Sylvester">DS</abbr>, <abbr title="Trevor N. Mudge">TNM</abbr>), pp. 1057–1060.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2006-MukherjeeM.html">DAC-2006-MukherjeeM</a></dt><dd>Systematic temperature sensor allocation and placement for microprocessors (<abbr title="Rajarshi Mukherjee">RM</abbr>, <abbr title="Seda Ogrenci Memik">SOM</abbr>), pp. 542–547.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2006-StojanovicBDW.html">DAC-2006-StojanovicBDW</a> <span class="tag"><a href="../tag/effectiveness.html" title="effectiveness">#effectiveness</a></span> <span class="tag"><a href="../tag/implementation.html" title="implementation">#implementation</a></span> <span class="tag"><a href="../tag/queue.html" title="queue">#queue</a></span></dt><dd>A cost-effective implementation of an ECC-protected instruction queue for out-of-order microprocessors (<abbr title="Vladimir Stojanovic">VS</abbr>, <abbr title="R. Iris Bahar">RIB</abbr>, <abbr title="Jennifer Dworak">JD</abbr>, <abbr title="Richard Weiss">RW</abbr>), pp. 705–708.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2006-WuJYLT.html">DAC-2006-WuJYLT</a> <span class="tag"><a href="../tag/estimation.html" title="estimation">#estimation</a></span> <span class="tag"><a href="../tag/functional.html" title="functional">#functional</a></span></dt><dd>A systematic method for functional unit power estimation in microprocessors (<abbr title="Wei Wu">WW</abbr>, <abbr title="Lingling Jin">LJ</abbr>, <abbr title="Jun Yang">JY</abbr>, <abbr title="Pu Liu">PL</abbr>, <abbr title="Sheldon X.-D. Tan">SXDT</abbr>), pp. 554–557.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2006-ViswanathAJ.html">DATE-2006-ViswanathAJ</a> <span class="tag"><a href="../tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="../tag/pipes%20and%20filters.html" title="pipes and filters">#pipes and filters</a></span> <span class="tag"><a href="../tag/power%20management.html" title="power management">#power management</a></span></dt><dd>Automatic insertion of low power annotations in RTL for pipelined microprocessors (<abbr title="Vinod Viswanath">VV</abbr>, <abbr title="Jacob A. Abraham">JAA</abbr>, <abbr title="Warren A. Hunt Jr.">WAHJ</abbr>), pp. 496–501.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/asplos.png" alt="ASPLOS"/><a href="../ASPLOS-2006-ShyamCPBA.html">ASPLOS-2006-ShyamCPBA</a> <span class="tag"><a href="../tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="../tag/low%20cost.html" title="low cost">#low cost</a></span> <span class="tag"><a href="../tag/pipes%20and%20filters.html" title="pipes and filters">#pipes and filters</a></span></dt><dd>Ultra low-cost defect protection for microprocessor pipelines (<abbr title="Smitha Shyam">SS</abbr>, <abbr title="Kypros Constantinides">KC</abbr>, <abbr title="Sujay Phadke">SP</abbr>, <abbr title="Valeria Bertacco">VB</abbr>, <abbr title="Todd M. Austin">TMA</abbr>), pp. 73–82.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/hpca.png" alt="HPCA"/><a href="../HPCA-2006-KumarA.html">HPCA-2006-KumarA</a> <span class="tag"><a href="../tag/concurrent.html" title="concurrent">#concurrent</a></span> <span class="tag"><a href="../tag/detection.html" title="detection">#detection</a></span> <span class="tag"><a href="../tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>Reducing resource redundancy for concurrent error detection techniques in high performance microprocessors (<abbr title="Sumeet Kumar">SK</abbr>, <abbr title="Aneesh Aggarwal">AA</abbr>), pp. 212–221.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2005-AdirABPS.html">DAC-2005-AdirABPS</a> <span class="tag"><a href="../tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="../tag/testing.html" title="testing">#testing</a></span> <span class="tag"><a href="../tag/verification.html" title="verification">#verification</a></span></dt><dd>A generic micro-architectural test plan approach for microprocessor verification (<abbr title="Allon Adir">AA</abbr>, <abbr title="Hezi Azatchi">HA</abbr>, <abbr title="Eyal Bin">EB</abbr>, <abbr title="Ofer Peled">OP</abbr>, <abbr title="Kirill Shoikhet">KS</abbr>), pp. 769–774.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2005-StittV.html">DATE-2005-StittV</a> <span class="tag"><a href="../tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="../tag/clustering.html" title="clustering">#clustering</a></span> <span class="tag"><a href="../tag/decompiler.html" title="decompiler">#decompiler</a></span></dt><dd>A Decompilation Approach to Partitioning Software for Microprocessor/FPGA Platforms (<abbr title="Greg Stitt">GS</abbr>, <abbr title="Frank Vahid">FV</abbr>), pp. 396–397.</dd> <div class="pagevis" style="width:1px"></div>
<dt><img src="../stuff/cav.png" alt="CAV"/><a href="../CAV-2005-Bentley.html">CAV-2005-Bentley</a> <span class="tag"><a href="../tag/validation.html" title="validation">#validation</a></span></dt><dd>Validating a Modern Microprocessor (<abbr title="Bob Bentley">BB</abbr>), pp. 2–4.</dd> <div class="pagevis" style="width:2px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2004-ClabesFSDCPDMPFSLGWSRGRKMD.html">DAC-2004-ClabesFSDCPDMPFSLGWSRGRKMD</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/implementation.html" title="implementation">#implementation</a></span></dt><dd>Design and implementation of the POWER5 microprocessor (<abbr title="Joachim G. Clabes">JGC</abbr>, <abbr title="Joshua Friedrich">JF</abbr>, <abbr title="Mark Sweet">MS</abbr>, <abbr title="Jack DiLullo">JD</abbr>, <abbr title="Sam G. Chu">SGC</abbr>, <abbr title="Donald W. Plass">DWP</abbr>, <abbr title="James Dawson">JD</abbr>, <abbr title="Paul Muench">PM</abbr>, <abbr title="Larry Powell">LP</abbr>, <abbr title="Michael S. Floyd">MSF</abbr>, <abbr title="Balaram Sinharoy">BS</abbr>, <abbr title="Mike Lee">ML</abbr>, <abbr title="Michael Goulet">MG</abbr>, <abbr title="James Wagoner">JW</abbr>, <abbr title="Nicole S. Schwartz">NSS</abbr>, <abbr title="Stephen L. Runyon">SLR</abbr>, <abbr title="Gary Gorman">GG</abbr>, <abbr title="Phillip Restle">PR</abbr>, <abbr title="Ronald N. Kalla">RNK</abbr>, <abbr title="Joseph McGill">JM</abbr>, <abbr title="J. Steve Dodson">JSD</abbr>), pp. 670–672.</dd> <div class="pagevis" style="width:2px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2004-Kung.html">DAC-2004-Kung</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span></dt><dd>Timing closure for low-FO4 microprocessor design (<abbr title="David S. Kung">DSK</abbr>), pp. 265–266.</dd> <div class="pagevis" style="width:1px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2004-OhbaT.html">DAC-2004-OhbaT</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>An SoC design methodology using FPGAs and embedded microprocessors (<abbr title="Nobuyuki Ohba">NO</abbr>, <abbr title="Kohji Takano">KT</abbr>), pp. 747–752.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2004-TakayanagiSPSL.html">DAC-2004-TakayanagiSPSL</a></dt><dd>A dual-core 64b ultraSPARC microprocessor for dense server applications (<abbr title="Toshinari Takayanagi">TT</abbr>, <abbr title="Jinuk Luke Shin">JLS</abbr>, <abbr title="Bruce Petrick">BP</abbr>, <abbr title="Jeffrey Su">JS</abbr>, <abbr title="Ana Sonia Leon">ASL</abbr>), pp. 673–677.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2004-VassighiKNSYLCSD.html">DAC-2004-VassighiKNSYLCSD</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/optimisation.html" title="optimisation">#optimisation</a></span></dt><dd>Design optimizations for microprocessors at low temperature (<abbr title="Arman Vassighi">AV</abbr>, <abbr title="Ali Keshavarzi">AK</abbr>, <abbr title="Siva Narendra">SN</abbr>, <abbr title="Gerhard Schrom">GS</abbr>, <abbr title="Yibin Ye">YY</abbr>, <abbr title="Seri Lee">SL</abbr>, <abbr title="Greg Chrysler">GC</abbr>, <abbr title="Manoj Sachdev">MS</abbr>, <abbr title="Vivek De">VD</abbr>), pp. 2–5.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-v1-2004-Velev.html">DATE-v1-2004-Velev</a> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/verification.html" title="verification">#verification</a></span></dt><dd>Exploiting Signal Unobservability for Efficient Translation to CNF in Formal Verification of Microprocessors (<abbr title="Miroslav N. Velev">MNV</abbr>), pp. 266–271.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/sac.png" alt="SAC"/><a href="../SAC-2004-PanagopoulosPP.html">SAC-2004-PanagopoulosPP</a> <span class="tag"><a href="../tag/attribute%20grammar.html" title="attribute grammar">#attribute grammar</a></span> <span class="tag"><a href="../tag/evaluation.html" title="evaluation">#evaluation</a></span> <span class="tag"><a href="../tag/hardware.html" title="hardware">#hardware</a></span></dt><dd>A hardware extension of the RISC microprocessor for Attribute Grammar evaluation (<abbr title="Ioannis Panagopoulos">IP</abbr>, <abbr title="Christos Pavlatos">CP</abbr>, <abbr title="George K. Papakonstantinou">GKP</abbr>), pp. 897–904.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/asplos.png" alt="ASPLOS"/><a href="../ASPLOS-2004-WuJMC.html">ASPLOS-2004-WuJMC</a> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/online.html" title="online">#online</a></span></dt><dd>Formal online methods for voltage/frequency control in multiple clock domain microprocessors (<abbr title="Qiang Wu">QW</abbr>, <abbr title="Philo Juang">PJ</abbr>, <abbr title="Margaret Martonosi">MM</abbr>, <abbr title="Douglas W. Clark">DWC</abbr>), pp. 248–259.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/hpca.png" alt="HPCA"/><a href="../HPCA-2004-JosephHM.html">HPCA-2004-JosephHM</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/case%20study.html" title="case study">#case study</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/experience.html" title="experience">#experience</a></span></dt><dd>Wavelet Analysis for Microprocessor Design: Experiences with Wavelet-Based dI/dt Characterization (<abbr title="Russ Joseph">RJ</abbr>, <abbr title="Zhigang Hu">ZH</abbr>, <abbr title="Margaret Martonosi">MM</abbr>), pp. 36–47.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/hpca.png" alt="HPCA"/><a href="../HPCA-2004-MakineniI.html">HPCA-2004-MakineniI</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span></dt><dd>Architectural Characterization of TCP/IP Packet Processing on the Pentium M Microprocessor (<abbr title="Srihari Makineni">SM</abbr>, <abbr title="Ravi R. Iyer">RRI</abbr>), pp. 152–163.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/cav.png" alt="CAV"/><a href="../CAV-2004-Hunt.html">CAV-2004-Hunt</a> <span class="tag"><a href="../tag/verification.html" title="verification">#verification</a></span></dt><dd>Mechanical Mathematical Methods for Microprocessor Verification (<abbr title="Warren A. Hunt Jr.">WAHJ</abbr>), pp. 523–533.</dd> <div class="pagevis" style="width:10px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2003-AmdeBS.html">DAC-2003-AmdeBS</a> <span class="tag"><a href="../tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span></dt><dd>Automating the design of an asynchronous DLX microprocessor (<abbr title="Manish Amde">MA</abbr>, <abbr title="Ivan Blunno">IB</abbr>, <abbr title="Christos P. Sotiriou">CPS</abbr>), pp. 502–507.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2003-AndoYISAMMMOYSKYS.html">DAC-2003-AndoYISAMMMOYSKYS</a> <span class="tag"><a href="../tag/generative.html" title="generative">#generative</a></span></dt><dd>A 1.3GHz fifth generation SPARC64 microprocessor (<abbr title="Hisashige Ando">HA</abbr>, <abbr title="Yuuji Yoshida">YY</abbr>, <abbr title="Aiichiro Inoue">AI</abbr>, <abbr title="Itsumi Sugiyama">IS</abbr>, <abbr title="Takeo Asakawa">TA</abbr>, <abbr title="Kuniki Morita">KM</abbr>, <abbr title="Toshiyuki Muta">TM</abbr>, <abbr title="Tsuyoshi Motokurumada">TM</abbr>, <abbr title="Seishi Okada">SO</abbr>, <abbr title="Hideo Yamashita">HY</abbr>, <abbr title="Yoshihiko Satsukawa">YS</abbr>, <abbr title="Akihiko Konmoto">AK</abbr>, <abbr title="Ryouichi Yamashita">RY</abbr>, <abbr title="Hiroyuki Sugiyama">HS</abbr>), pp. 702–705.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2003-ChanKLNR.html">DAC-2003-ChanKLNR</a> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/physics.html" title="physics">#physics</a></span> <span class="tag"><a href="../tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>Physical synthesis methodology for high performance microprocessors (<abbr title="Yiu-Hing Chan">YHC</abbr>, <abbr title="Prabhakar Kudva">PK</abbr>, <abbr title="Lisa B. Lacey">LBL</abbr>, <abbr title="Gregory A. Northrop">GAN</abbr>, <abbr title="Thomas E. Rosser">TER</abbr>), pp. 696–701.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2003-Schubert.html">DAC-2003-Schubert</a> <span class="tag"><a href="../tag/verification.html" title="verification">#verification</a></span></dt><dd>High level formal verification of next-generation microprocessors (<abbr title="Thomas Schubert">TS</abbr>), pp. 1–6.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2003-CornoCRS.html">DATE-2003-CornoCRS</a> <span class="tag"><a href="../tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="../tag/generative.html" title="generative">#generative</a></span></dt><dd>Fully Automatic Test Program Generation for Microprocessor Cores (<abbr title="Fulvio Corno">FC</abbr>, <abbr title="Gianluca Cumani">GC</abbr>, <abbr title="Matteo Sonza Reorda">MSR</abbr>, <abbr title="Giovanni Squillero">GS</abbr>), pp. 11006–11011.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2003-QinM.html">DATE-2003-QinM</a> <span class="tag"><a href="../tag/formal%20method.html" title="formal method">#formal method</a></span> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="../tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>Flexible and Formal Modeling of Microprocessors with Application to Retargetable Simulation (<abbr title="Wei Qin">WQ</abbr>, <abbr title="Sharad Malik">SM</abbr>), pp. 10556–10561.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2003-RebaudengoRV.html">DATE-2003-RebaudengoRV</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="../tag/pipes%20and%20filters.html" title="pipes and filters">#pipes and filters</a></span></dt><dd>An Accurate Analysis of the Effects of Soft Errors in the Instruction and Data Caches of a Pipelined Microprocessor (<abbr title="Maurizio Rebaudengo">MR</abbr>, <abbr title="Matteo Sonza Reorda">MSR</abbr>, <abbr title="Massimo Violante">MV</abbr>), pp. 10602–10607.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/hpca.png" alt="HPCA"/><a href="../HPCA-2003-LiBCVR.html">HPCA-2003-LiBCVR</a> <span class="tag"><a href="../tag/reduction.html" title="reduction">#reduction</a></span></dt><dd>Deterministic Clock Gating for Microprocessor Power Reduction (<abbr title="Hai Li">HL</abbr>, <abbr title="Swarup Bhunia">SB</abbr>, <abbr title="Yiran Chen">YC</abbr>, <abbr title="T. N. Vijaykumar">TNV</abbr>, <abbr title="Kaushik Roy">KR</abbr>), pp. 113–122.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/hpca.png" alt="HPCA"/><a href="../HPCA-2003-SakamotoKIAUMK.html">HPCA-2003-SakamotoKIAUMK</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/enterprise.html" title="enterprise">#enterprise</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>Microarchitecture and Performance Analysis of a SPARC-V9 Microprocessor for Enterprise Server Systems (<abbr title="Mariko Sakamoto">MS</abbr>, <abbr title="Akira Katsuno">AK</abbr>, <abbr title="Aiichiro Inoue">AI</abbr>, <abbr title="Takeo Asakawa">TA</abbr>, <abbr title="Haruhiko Ueno">HU</abbr>, <abbr title="Kuniki Morita">KM</abbr>, <abbr title="Yasunori Kimura">YK</abbr>), pp. 141–152.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/cav.png" alt="CAV"/><a href="../CAV-2003-LahiriB.html">CAV-2003-LahiriB</a> <span class="tag"><a href="../tag/deduction.html" title="deduction">#deduction</a></span> <span class="tag"><a href="../tag/verification.html" title="verification">#verification</a></span></dt><dd>Deductive Verification of Advanced Out-of-Order Microprocessors (<abbr title="Shuvendu K. Lahiri">SKL</abbr>, <abbr title="Randal E. Bryant">REB</abbr>), pp. 341–353.</dd> <div class="pagevis" style="width:12px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2002-GuptaSDGNKKR.html">DAC-2002-GuptaSDGNKKR</a> <span class="tag"><a href="../tag/coordination.html" title="coordination">#coordination</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>Coordinated transformations for high-level synthesis of high performance microprocessor blocks (<abbr title="Sumit Gupta">SG</abbr>, <abbr title="Nick Savoiu">NS</abbr>, <abbr title="Nikil D. Dutt">NDD</abbr>, <abbr title="Rajesh K. Gupta">RKG</abbr>, <abbr title="Alexandru Nicolau">AN</abbr>, <abbr title="Timothy Kam">TK</abbr>, <abbr title="Michael Kishinevsky">MK</abbr>, <abbr title="Shai Rotem">SR</abbr>), pp. 898–903.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2002-KarnikYTWBGDB.html">DAC-2002-KarnikYTWBGDB</a> <span class="tag"><a href="../tag/optimisation.html" title="optimisation">#optimisation</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>Total power optimization by simultaneous dual-Vt allocation and device sizing in high performance microprocessors (<abbr title="Tanay Karnik">TK</abbr>, <abbr title="Yibin Ye">YY</abbr>, <abbr title="James Tschanz">JT</abbr>, <abbr title="Liqiong Wei">LW</abbr>, <abbr title="Steven M. Burns">SMB</abbr>, <abbr title="Venkatesh Govindarajulu">VG</abbr>, <abbr title="Vivek De">VD</abbr>, <abbr title="Shekhar Borkar">SB</abbr>), pp. 486–491.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2002-MishraDNT.html">DATE-2002-MishraDNT</a> <span class="tag"><a href="../tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="../tag/execution.html" title="execution">#execution</a></span> <span class="tag"><a href="../tag/functional.html" title="functional">#functional</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/pipes%20and%20filters.html" title="pipes and filters">#pipes and filters</a></span> <span class="tag"><a href="../tag/verification.html" title="verification">#verification</a></span></dt><dd>Automatic Verification of In-Order Execution In Microprocessors with Fragmented Pipelines and Multicycle Functional Units (<abbr title="Prabhat Mishra">PM</abbr>, <abbr title="Nikil D. Dutt">NDD</abbr>, <abbr title="Alexandru Nicolau">AN</abbr>, <abbr title="Hiroyuki Tomiyama">HT</abbr>), pp. 36–43.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2002-PenzesM.html">DATE-2002-PenzesM</a> <span class="tag"><a href="../tag/energy.html" title="energy">#energy</a></span> <span class="tag"><a href="../tag/estimation.html" title="estimation">#estimation</a></span></dt><dd>An Energy Estimation Method for Asynchronous Circuits with Application to an Asynchronous Microprocessor (<abbr title="Paul I. Pénzes">PIP</abbr>, <abbr title="Alain J. Martin">AJM</abbr>), pp. 640–647.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2002-PonomarevKG.html">DATE-2002-PonomarevKG</a> <span class="tag"><a href="../tag/estimation.html" title="estimation">#estimation</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span></dt><dd>AccuPower: An Accurate Power Estimation Tool for Superscalar Microprocessors (<abbr title="Dmitry Ponomarev">DP</abbr>, <abbr title="Gurhan Kucuk">GK</abbr>, <abbr title="Kanad Ghose">KG</abbr>), pp. 124–129.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2002-Velev.html">DATE-2002-Velev</a> <span class="tag"><a href="../tag/similarity.html" title="similarity">#similarity</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span> <span class="tag"><a href="../tag/verification.html" title="verification">#verification</a></span></dt><dd>Using Rewriting Rules and Positive Equality to Formally Verify Wide-Issue Out-of-Order Microprocessors with a Reorder Buffer (<abbr title="Miroslav N. Velev">MNV</abbr>), pp. 28–35.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2001-Bentley.html">DAC-2001-Bentley</a> <span class="tag"><a href="../tag/validation.html" title="validation">#validation</a></span></dt><dd>Validating the Intel Pentium 4 Microprocessor (<abbr title="Bob Bentley">BB</abbr>), pp. 244–248.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2001-LeeT.html">DAC-2001-LeeT</a> <span class="tag"><a href="../tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="../tag/verification.html" title="verification">#verification</a></span></dt><dd>Pre-silicon Verification of the Alpha 21364 Microprocessor Error Handling System (<abbr title="Richard Lee">RL</abbr>, <abbr title="Benjamin Tsien">BT</abbr>), pp. 822–827.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2001-MneimnehAWCSA.html">DAC-2001-MneimnehAWCSA</a> <span class="tag"><a href="../tag/hybrid.html" title="hybrid">#hybrid</a></span> <span class="tag"><a href="../tag/scalability.html" title="scalability">#scalability</a></span> <span class="tag"><a href="../tag/verification.html" title="verification">#verification</a></span></dt><dd>Scalable Hybrid Verification of Complex Microprocessors (<abbr title="Maher N. Mneimneh">MNM</abbr>, <abbr title="Fadi A. Aloul">FAA</abbr>, <abbr title="Christopher T. Weaver">CTW</abbr>, <abbr title="Saugata Chatterjee">SC</abbr>, <abbr title="Karem A. Sakallah">KAS</abbr>, <abbr title="Todd M. Austin">TMA</abbr>), pp. 41–46.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2001-NorthropL.html">DAC-2001-NorthropL</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span></dt><dd>A Semi-Custom Design Flow in High-Performance Microprocessor Design (<abbr title="Gregory A. Northrop">GAN</abbr>, <abbr title="Pong-Fei Lu">PFL</abbr>), pp. 426–431.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2001-VelevB.html">DAC-2001-VelevB</a> <span class="tag"><a href="../tag/effectiveness.html" title="effectiveness">#effectiveness</a></span> <span class="tag"><a href="../tag/satisfiability.html" title="satisfiability">#satisfiability</a></span> <span class="tag"><a href="../tag/verification.html" title="verification">#verification</a></span></dt><dd>Effective Use of Boolean Satisfiability Procedures in the Formal Verification of Superscalar and VLIW Microprocessors (<abbr title="Miroslav N. Velev">MNV</abbr>, <abbr title="Randal E. Bryant">REB</abbr>), pp. 226–231.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2001-CornoRSV.html">DATE-2001-CornoRSV</a> <span class="tag"><a href="../tag/on%20the.html" title="on the">#on the</a></span></dt><dd>On the test of microprocessor IP cores (<abbr title="Fulvio Corno">FC</abbr>, <abbr title="Matteo Sonza Reorda">MSR</abbr>, <abbr title="Giovanni Squillero">GS</abbr>, <abbr title="Massimo Violante">MV</abbr>), pp. 209–213.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2001-HsiehCP.html">DATE-2001-HsiehCP</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>Microprocessor power analysis by labeled simulation (<abbr title="Cheng-Ta Hsieh">CTH</abbr>, <abbr title="L. Chen">LC</abbr>, <abbr title="Massoud Pedram">MP</abbr>), pp. 182–189.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2001-Narita.html">DATE-2001-Narita</a> <span class="tag"><a href="../tag/game%20studies.html" title="game studies">#game studies</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span></dt><dd>SH-4 RISC microprocessor for multimedia, game machine (<abbr title="Susumu Narita">SN</abbr>), pp. 699–701.</dd> <div class="pagevis" style="width:2px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2001-ZengABA.html">DATE-2001-ZengABA</a> <span class="tag"><a href="../tag/identification.html" title="identification">#identification</a></span></dt><dd>Full chip false timing path identification: applications to the PowerPCTM microprocessors (<abbr title="Jing Zeng">JZ</abbr>, <abbr title="Magdy S. Abadir">MSA</abbr>, <abbr title="Jayanta Bhadra">JB</abbr>, <abbr title="Jacob A. Abraham">JAA</abbr>), pp. 514–519.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/tacas.png" alt="TACAS"/><a href="../TACAS-2001-Velev.html">TACAS-2001-Velev</a> <span class="tag"><a href="../tag/abstraction.html" title="abstraction">#abstraction</a></span> <span class="tag"><a href="../tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="../tag/verification.html" title="verification">#verification</a></span></dt><dd>Automatic Abstraction of Memories in the Formal Verification of Superscalar Microprocessors (<abbr title="Miroslav N. Velev">MNV</abbr>), pp. 252–267.</dd> <div class="pagevis" style="width:15px"></div>
<dt><img src="../stuff/hpca.png" alt="HPCA"/><a href="../HPCA-2001-BrooksM.html">HPCA-2001-BrooksM</a></dt><dd>Dynamic Thermal Management for High-Performance Microprocessors (<abbr title="David M. Brooks">DMB</abbr>, <abbr title="Margaret Martonosi">MM</abbr>), pp. 171–182.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/cav.png" alt="CAV"/><a href="../CAV-2001-BjesseLM.html">CAV-2001-BjesseLM</a> <span class="tag"><a href="../tag/debugging.html" title="debugging">#debugging</a></span> <span class="tag"><a href="../tag/satisfiability.html" title="satisfiability">#satisfiability</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Finding Bugs in an α Microprocessor Using Satisfiability Solvers (<abbr title="Per Bjesse">PB</abbr>, <abbr title="Tim Leonard">TL</abbr>, <abbr title="Abdel Mokkedem">AM</abbr>), pp. 454–464.</dd> <div class="pagevis" style="width:10px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2000-AagaardJKKS.html">DAC-2000-AagaardJKKS</a> <span class="tag"><a href="../tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="../tag/verification.html" title="verification">#verification</a></span></dt><dd>Formal verification of iterative algorithms in microprocessors (<abbr title="Mark Aagaard">MA</abbr>, <abbr title="Robert B. Jones">RBJ</abbr>, <abbr title="Roope Kaivola">RK</abbr>, <abbr title="Katherine R. Kohatsu">KRK</abbr>, <abbr title="Carl-Johan H. Seger">CJHS</abbr>), pp. 201–206.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2000-BrandoleseFSS.html">DAC-2000-BrandoleseFSS</a> <span class="tag"><a href="../tag/energy.html" title="energy">#energy</a></span> <span class="tag"><a href="../tag/estimation.html" title="estimation">#estimation</a></span></dt><dd>An instruction-level functionally-based energy estimation model for 32-bits microprocessors (<abbr title="Carlo Brandolese">CB</abbr>, <abbr title="William Fornaciari">WF</abbr>, <abbr title="Fabio Salice">FS</abbr>, <abbr title="Donatella Sciuto">DS</abbr>), pp. 346–351.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2000-LiuNPS.html">DAC-2000-LiuNPS</a></dt><dd>Impact of interconnect variations on the clock skew of a gigahertz microprocessor (<abbr title="Ying Liu">YL</abbr>, <abbr title="Sani R. Nassif">SRN</abbr>, <abbr title="Lawrence T. Pileggi">LTP</abbr>, <abbr title="Andrzej J. Strojwas">AJS</abbr>), pp. 168–171.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2000-NiemierKK.html">DAC-2000-NiemierKK</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/novel.html" title="novel">#novel</a></span> <span class="tag"><a href="../tag/quantum.html" title="quantum">#quantum</a></span> <span class="tag"><a href="../tag/tool%20support.html" title="tool support">#tool support</a></span></dt><dd>A design of and design tools for a novel quantum dot based microprocessor (<abbr title="Michael T. Niemier">MTN</abbr>, <abbr title="Michael J. Kontz">MJK</abbr>, <abbr title="Peter M. Kogge">PMK</abbr>), pp. 227–232.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2000-PoslusznyABCDFHKKLMNPPSTV.html">DAC-2000-PoslusznyABCDFHKKLMNPPSTV</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span></dt><dd>“Timing closure by design”, a high frequency microprocessor design methodology (<abbr title="Stephen D. Posluszny">SDP</abbr>, <abbr title="N. Aoki">NA</abbr>, <abbr title="David Boerstler">DB</abbr>, <abbr title="Paula K. Coulman">PKC</abbr>, <abbr title="Sang H. Dhong">SHD</abbr>, <abbr title="Brian K. Flachs">BKF</abbr>, <abbr title="H. Peter Hofstee">HPH</abbr>, <abbr title="N. Kojima">NK</abbr>, <abbr title="Ohsang Kwon">OK</abbr>, <abbr title="K. Lee">KL</abbr>, <abbr title="D. Meltzer">DM</abbr>, <abbr title="Kevin J. Nowka">KJN</abbr>, <abbr title="J. Park">JP</abbr>, <abbr title="J. Peter">JP</abbr>, <abbr title="Joel Silberman">JS</abbr>, <abbr title="Osamu Takahashi">OT</abbr>, <abbr title="Paul Villarrubia">PV</abbr>), pp. 712–717.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2000-QuKUP.html">DAC-2000-QuKUP</a> <span class="tag"><a href="../tag/estimation.html" title="estimation">#estimation</a></span></dt><dd>Function-level power estimation methodology for microprocessors (<abbr title="Gang Qu">GQ</abbr>, <abbr title="Naoyuki Kawabe">NK</abbr>, <abbr title="Kimiyoshi Usami">KU</abbr>, <abbr title="Miodrag Potkonjak">MP</abbr>), pp. 810–813.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2000-VelevB.html">DAC-2000-VelevB</a> <span class="tag"><a href="../tag/branch.html" title="branch">#branch</a></span> <span class="tag"><a href="../tag/exception.html" title="exception">#exception</a></span> <span class="tag"><a href="../tag/functional.html" title="functional">#functional</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/predict.html" title="predict">#predict</a></span> <span class="tag"><a href="../tag/verification.html" title="verification">#verification</a></span></dt><dd>Formal verification of superscale microprocessors with multicycle functional units, exception, and branch prediction (<abbr title="Miroslav N. Velev">MNV</abbr>, <abbr title="Randal E. Bryant">REB</abbr>), pp. 112–117.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2000-YenY.html">DAC-2000-YenY</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/verification.html" title="verification">#verification</a></span></dt><dd>Multiprocessing design verification methodology for Motorola MPC74XX PowerPC microprocessor (<abbr title="Jen-Tien Yen">JTY</abbr>, <abbr title="Qichao Richard Yin">QRY</abbr>), pp. 718–723.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/cav.png" alt="CAV"/><a href="../CAV-2000-Velev.html">CAV-2000-Velev</a> <span class="tag"><a href="../tag/execution.html" title="execution">#execution</a></span> <span class="tag"><a href="../tag/verification.html" title="verification">#verification</a></span></dt><dd>Formal Verification of VLIW Microprocessors with Speculative Execution (<abbr title="Miroslav N. Velev">MNV</abbr>), pp. 296–311.</dd> <div class="pagevis" style="width:15px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1999-CampenhoutMH.html">DAC-1999-CampenhoutMH</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="../tag/pipes%20and%20filters.html" title="pipes and filters">#pipes and filters</a></span> <span class="tag"><a href="../tag/testing.html" title="testing">#testing</a></span> <span class="tag"><a href="../tag/verification.html" title="verification">#verification</a></span></dt><dd>High-Level Test Generation for Design Verification of Pipelined Microprocessors (<abbr title="David Van Campenhout">DVC</abbr>, <abbr title="Trevor N. Mudge">TNM</abbr>, <abbr title="John P. Hayes">JPH</abbr>), pp. 185–188.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1999-ChangLPK.html">DAC-1999-ChangLPK</a> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span> <span class="tag"><a href="../tag/verification.html" title="verification">#verification</a></span></dt><dd>Verification of a Microprocessor Using Real World Applications (<abbr title="You-Sung Chang">YSC</abbr>, <abbr title="Seungjong Lee">SL</abbr>, <abbr title="In-Cheol Park">ICP</abbr>, <abbr title="Chong-Min Kyung">CMK</abbr>), pp. 181–184.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1999-PapachristouMN.html">DAC-1999-PapachristouMN</a> <span class="tag"><a href="../tag/testing.html" title="testing">#testing</a></span></dt><dd>Microprocessor Based Testing for Core-Based System on Chip (<abbr title="Christos A. Papachristou">CAP</abbr>, <abbr title="F. Martin">FM</abbr>, <abbr title="Mehrdad Nourani">MN</abbr>), pp. 586–591.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1999-RaimiA.html">DAC-1999-RaimiA</a> <span class="tag"><a href="../tag/detection.html" title="detection">#detection</a></span></dt><dd>Detecting False Timing Paths: Experiments on PowerPC Microprocessors (<abbr title="Richard Raimi">RR</abbr>, <abbr title="Jacob A. Abraham">JAA</abbr>), pp. 737–741.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1999-ShenABHKGCH.html">DAC-1999-ShenABHKGCH</a> <span class="tag"><a href="../tag/functional.html" title="functional">#functional</a></span> <span class="tag"><a href="../tag/verification.html" title="verification">#verification</a></span></dt><dd>Functional Verification of the Equator MAP1000 Microprocessor (<abbr title="Jian Shen">JS</abbr>, <abbr title="Jacob A. Abraham">JAA</abbr>, <abbr title="Dave Baker">DB</abbr>, <abbr title="Tony Hurson">TH</abbr>, <abbr title="Martin Kinkade">MK</abbr>, <abbr title="Gregorio Gervasio">GG</abbr>, <abbr title="Chen-chau Chu">CcC</abbr>, <abbr title="Guanghui Hu">GH</abbr>), pp. 169–174.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1999-VelevB.html">DAC-1999-VelevB</a> <span class="tag"><a href="../tag/pipes%20and%20filters.html" title="pipes and filters">#pipes and filters</a></span> <span class="tag"><a href="../tag/similarity.html" title="similarity">#similarity</a></span> <span class="tag"><a href="../tag/verification.html" title="verification">#verification</a></span></dt><dd>Exploiting Positive Equality and Partial Non-Consistency in the Formal Verification of Pipelined Microprocessors (<abbr title="Miroslav N. Velev">MNV</abbr>, <abbr title="Randal E. Bryant">REB</abbr>), pp. 397–401.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-1999-FournierAL.html">DATE-1999-FournierAL</a> <span class="tag"><a href="../tag/functional.html" title="functional">#functional</a></span> <span class="tag"><a href="../tag/product%20line.html" title="product line">#product line</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span> <span class="tag"><a href="../tag/verification.html" title="verification">#verification</a></span></dt><dd>Functional Verification Methodology for Microprocessors Using the Genesys Test-Program Generator-Application to the x86 Microprocessors Family (<abbr title="Laurent Fournier">LF</abbr>, <abbr title="Yaron Arbetman">YA</abbr>, <abbr title="Moshe Levinger">ML</abbr>), pp. 434–441.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/fm.png" alt="FM"/><a href="../FM-v1-1999-LotzKW.html">FM-v1-1999-LotzKW</a> <span class="tag"><a href="../tag/hardware.html" title="hardware">#hardware</a></span> <span class="tag"><a href="../tag/security.html" title="security">#security</a></span></dt><dd>A Formal Security Model for Microprocessor Hardware (<abbr title="Volkmar Lotz">VL</abbr>, <abbr title="Volker Kessler">VK</abbr>, <abbr title="Georg Walter">GW</abbr>), pp. 718–737.</dd> <div class="pagevis" style="width:19px"></div>
<dt><img src="../stuff/cav.png" alt="CAV"/><a href="../CAV-1999-BiereCRZ.html">CAV-1999-BiereCRZ</a> <span class="tag"><a href="../tag/model%20checking.html" title="model checking">#model checking</a></span> <span class="tag"><a href="../tag/safety.html" title="safety">#safety</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Verifiying Safety Properties of a Power PC Microprocessor Using Symbolic Model Checking without BDDs (<abbr title="Armin Biere">AB</abbr>, <abbr title="Edmund M. Clarke">EMC</abbr>, <abbr title="Richard Raimi">RR</abbr>, <abbr title="Yunshan Zhu">YZ</abbr>), pp. 60–71.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1998-DharchoudhuryPBVTB.html">DAC-1998-DharchoudhuryPBVTB</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/network.html" title="network">#network</a></span></dt><dd>Design and Analysis of Power Distribution Networks in PowerPC Microprocessors (<abbr title="Abhijit Dharchoudhury">AD</abbr>, <abbr title="Rajendran Panda">RP</abbr>, <abbr title="David Blaauw">DB</abbr>, <abbr title="Ravi Vaidyanathan">RV</abbr>, <abbr title="Bogdan Tutuianu">BT</abbr>, <abbr title="David Bearden">DB</abbr>), pp. 738–743.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1998-GowanBJ.html">DAC-1998-GowanBJ</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span></dt><dd>Power Considerations in the Design of the Alpha 21264 Microprocessor (<abbr title="Michael K. Gowan">MKG</abbr>, <abbr title="Larry L. Biro">LLB</abbr>, <abbr title="Daniel B. Jackson">DBJ</abbr>), pp. 726–731.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1998-HattoriNSNUTS.html">DAC-1998-HattoriNSNUTS</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span></dt><dd>Design Methodology of a 200MHz Superscalar Microprocessor: SH-4 (<abbr title="Toshihiro Hattori">TH</abbr>, <abbr title="Yusuke Nitta">YN</abbr>, <abbr title="Mitsuho Seki">MS</abbr>, <abbr title="Susumu Narita">SN</abbr>, <abbr title="Kunio Uchiyama">KU</abbr>, <abbr title="Tsuyoshi Takahashi">TT</abbr>, <abbr title="Ryuichi Satomura">RS</abbr>), pp. 246–249.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1998-NassifDH.html">DAC-1998-NassifDH</a> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="../tag/robust.html" title="robust">#robust</a></span> <span class="tag"><a href="../tag/verification.html" title="verification">#verification</a></span></dt><dd>Robust Elmore Delay Models Suitable for Full Chip Timing Verification of a 600MHz CMOS Microprocessor (<abbr title="Nevine Nassif">NN</abbr>, <abbr title="Madhav P. Desai">MPD</abbr>, <abbr title="Dale H. Hall">DHH</abbr>), pp. 230–235.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1998-TaylorQBDHHR.html">DAC-1998-TaylorQBDHHR</a> <span class="tag"><a href="../tag/functional.html" title="functional">#functional</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/verification.html" title="verification">#verification</a></span></dt><dd>Functional Verification of a Multiple-issue, Out-of-Order, Superscalar Alpha Processor — The DEC Alpha 21264 Microprocessor (<abbr title="Scott A. Taylor">SAT</abbr>, <abbr title="Michael Quinn">MQ</abbr>, <abbr title="Darren Brown">DB</abbr>, <abbr title="Nathan Dohm">ND</abbr>, <abbr title="Scot Hildebrandt">SH</abbr>, <abbr title="James Huggins">JH</abbr>, <abbr title="Carl Ramey">CR</abbr>), pp. 638–643.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1998-TiwariSRMPB.html">DAC-1998-TiwariSRMPB</a></dt><dd>Reducing Power in High-Performance Microprocessors (<abbr title="Vivek Tiwari">VT</abbr>, <abbr title="Deo Singh">DS</abbr>, <abbr title="Suresh Rajgopal">SR</abbr>, <abbr title="Gaurav Mehta">GM</abbr>, <abbr title="Rakesh Patel">RP</abbr>, <abbr title="Franklin Baez">FB</abbr>), pp. 732–737.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1998-WangAK.html">DAC-1998-WangAK</a> <span class="tag"><a href="../tag/array.html" title="array">#array</a></span> <span class="tag"><a href="../tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="../tag/evaluation.html" title="evaluation">#evaluation</a></span> <span class="tag"><a href="../tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span> <span class="tag"><a href="../tag/verification.html" title="verification">#verification</a></span></dt><dd>Automatic Generation of Assertions for Formal Verification of PowerPC Microprocessor Arrays Using Symbolic Trajectory Evaluation (<abbr title="Li-C. Wang">LCW</abbr>, <abbr title="Magdy S. Abadir">MSA</abbr>, <abbr title="Nari Krishnamurthy">NK</abbr>), pp. 534–537.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-1998-WangAZ.html">DATE-1998-WangAZ</a> <span class="tag"><a href="../tag/array.html" title="array">#array</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/effectiveness.html" title="effectiveness">#effectiveness</a></span> <span class="tag"><a href="../tag/validation.html" title="validation">#validation</a></span></dt><dd>Measuring the Effectiveness of Various Design Validation Approaches For PowerPC(TM) Microprocessor Arrays (<abbr title="Li-C. Wang">LCW</abbr>, <abbr title="Magdy S. Abadir">MSA</abbr>, <abbr title="Jing Zeng">JZ</abbr>), pp. 273–277.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/cav.png" alt="CAV"/><a href="../CAV-1998-HosabettuSG.html">CAV-1998-HosabettuSG</a> <span class="tag"><a href="../tag/correctness.html" title="correctness">#correctness</a></span> <span class="tag"><a href="../tag/pipes%20and%20filters.html" title="pipes and filters">#pipes and filters</a></span> <span class="tag"><a href="../tag/proving.html" title="proving">#proving</a></span></dt><dd>Decomposing the Proof of Correctness of pipelined Microprocessors (<abbr title="Ravi Hosabettu">RH</abbr>, <abbr title="Mandayam K. Srivas">MKS</abbr>, <abbr title="Ganesh Gopalakrishnan">GG</abbr>), pp. 122–134.</dd> <div class="pagevis" style="width:12px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1997-GrundmannDAR.html">DAC-1997-GrundmannDAR</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Designing High Performance CMOS Microprocessors Using Full Custom Techniques (<abbr title="William J. Grundmann">WJG</abbr>, <abbr title="Dan Dobberpuhl">DD</abbr>, <abbr title="Randy L. Allmon">RLA</abbr>, <abbr title="Nicholas L. Rethman">NLR</abbr>), pp. 722–727.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1997-YimHPCYOPK.html">DAC-1997-YimHPCYOPK</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/verification.html" title="verification">#verification</a></span></dt><dd>A C-Based RTL Design Verification Methodology for Complex Microprocessor (<abbr title="Joon-Seo Yim">JSY</abbr>, <abbr title="Yoon-Ho Hwang">YHH</abbr>, <abbr title="Chang-Jae Park">CJP</abbr>, <abbr title="Hoon Choi">HC</abbr>, <abbr title="Woo-Seung Yang">WSY</abbr>, <abbr title="Hun-Seung Oh">HSO</abbr>, <abbr title="In-Cheol Park">ICP</abbr>, <abbr title="Chong-Min Kyung">CMK</abbr>), pp. 83–88.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../EDTC-1997-NarayananSKLB.html">EDTC-1997-NarayananSKLB</a> <span class="tag"><a href="../tag/fault.html" title="fault">#fault</a></span></dt><dd>A fault diagnosis methodology for the UltraSPARCTM-I microprocessor (<abbr title="Sridhar Narayanan">SN</abbr>, <abbr title="R. Srinivasan">RS</abbr>, <abbr title="R. P. Kunda">RPK</abbr>, <abbr title="Marc E. Levitt">MEL</abbr>, <abbr title="Saied Bozorgui-Nesbat">SBN</abbr>), pp. 494–500.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/cav.png" alt="CAV"/><a href="../CAV-1997-BarrettM.html">CAV-1997-BarrettM</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/model%20checking.html" title="model checking">#model checking</a></span></dt><dd>Model Checking in a Microprocessor Design Project (<abbr title="Geoff Barrett">GB</abbr>, <abbr title="Anthony McIsaac">AM</abbr>), pp. 214–225.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/cav.png" alt="CAV"/><a href="../CAV-1997-SawadaH.html">CAV-1997-SawadaH</a> <span class="tag"><a href="../tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="../tag/pipes%20and%20filters.html" title="pipes and filters">#pipes and filters</a></span> <span class="tag"><a href="../tag/verification.html" title="verification">#verification</a></span></dt><dd>Trace Table Based Approach for Pipeline Microprocessor Verification (<abbr title="Jun Sawada">JS</abbr>, <abbr title="Warren A. Hunt Jr.">WAHJ</abbr>), pp. 364–375.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1996-Burch.html">DAC-1996-Burch</a> <span class="tag"><a href="../tag/verification.html" title="verification">#verification</a></span></dt><dd>Techniques for Verifying Superscalar Microprocessors (<abbr title="Jerry R. Burch">JRB</abbr>), pp. 552–557.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1996-HosseiniMK.html">DAC-1996-HosseiniMK</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/code%20generation.html" title="code generation">#code generation</a></span> <span class="tag"><a href="../tag/functional.html" title="functional">#functional</a></span> <span class="tag"><a href="../tag/verification.html" title="verification">#verification</a></span></dt><dd>Code Generation and Analysis for the Functional Verification of Microprocessors (<abbr title="Anoosh Hosseini">AH</abbr>, <abbr title="Dimitrios Mavroidis">DM</abbr>, <abbr title="Pavlos Konas">PK</abbr>), pp. 305–310.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1996-KantrowitzN.html">DAC-1996-KantrowitzN</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/correctness.html" title="correctness">#correctness</a></span> <span class="tag"><a href="../tag/simulation.html" title="simulation">#simulation</a></span> <span class="tag"><a href="../tag/verification.html" title="verification">#verification</a></span> <span class="tag"><a href="../tag/what.html" title="what">#what</a></span></dt><dd>I’m Done Simulating: Now What? Verification Coverage Analysis and Correctness Checking of the DECchip 21164 Alpha Microprocessor (<abbr title="Michael Kantrowitz">MK</abbr>, <abbr title="Lisa M. Noack">LMN</abbr>), pp. 325–330.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1996-LevittO.html">DAC-1996-LevittO</a> <span class="tag"><a href="../tag/pipes%20and%20filters.html" title="pipes and filters">#pipes and filters</a></span> <span class="tag"><a href="../tag/scalability.html" title="scalability">#scalability</a></span> <span class="tag"><a href="../tag/verification.html" title="verification">#verification</a></span></dt><dd>A Scalable Formal Verification Methodology for Pipelined Microprocessors (<abbr title="Jeremy R. Levitt">JRL</abbr>, <abbr title="Kunle Olukotun">KO</abbr>), pp. 558–563.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1996-MonacoHR.html">DAC-1996-MonacoHR</a> <span class="tag"><a href="../tag/functional.html" title="functional">#functional</a></span> <span class="tag"><a href="../tag/verification.html" title="verification">#verification</a></span></dt><dd>Functional Verification Methodology for the PowerPC 604 Microprocessor (<abbr title="James Monaco">JM</abbr>, <abbr title="David Holloway">DH</abbr>, <abbr title="Rajesh Raina">RR</abbr>), pp. 319–324.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/hpca.png" alt="HPCA"/><a href="../HPCA-1996-CvetanovicB.html">HPCA-1996-CvetanovicB</a> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/specification.html" title="specification">#specification</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Performance Characterization of the Alpha 21164 Microprocessor Using TP and SPEC Workloads (<abbr title="Zarka Cvetanovic">ZC</abbr>, <abbr title="Dileep Bhandarkar">DB</abbr>), pp. 270–280.</dd> <div class="pagevis" style="width:10px"></div>
<dt><img src="../stuff/hpca.png" alt="HPCA"/><a href="../HPCA-1996-GulatiB.html">HPCA-1996-GulatiB</a> <span class="tag"><a href="../tag/parallel.html" title="parallel">#parallel</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/thread.html" title="thread">#thread</a></span></dt><dd>Performance Study of a Multithreaded Superscalar Microprocessor (<abbr title="Manu Gulati">MG</abbr>, <abbr title="Nader Bagherzadeh">NB</abbr>), pp. 291–301.</dd> <div class="pagevis" style="width:10px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1995-CaoABDDDDDDFGGGILMMMPPPRRSSSSVWYYZZ.html">DAC-1995-CaoABDDDDDDFGGGILMMMPPPRRSSSSVWYYZZ</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span></dt><dd>CAD Methodology for the Design of UltraSPARC-I Microprocessor at Sun Microsystems Inc (<abbr title="A. Cao">AC</abbr>, <abbr title="A. Adalal">AA</abbr>, <abbr title="J. Bauman">JB</abbr>, <abbr title="P. Delisle">PD</abbr>, <abbr title="P. Dedood">PD</abbr>, <abbr title="P. Donehue">PD</abbr>, <abbr title="M. Dell'OcaKhouja">MD</abbr>, <abbr title="T. Doan">TD</abbr>, <abbr title="Manjunath Doreswamy">MD</abbr>, <abbr title="P. Ferolito">PF</abbr>, <abbr title="O. Geva">OG</abbr>, <abbr title="D. Greenhill">DG</abbr>, <abbr title="S. Gopaladhine">SG</abbr>, <abbr title="J. Irwin">JI</abbr>, <abbr title="L. Lev">LL</abbr>, <abbr title="J. MacDonald">JM</abbr>, <abbr title="M. Ma">MM</abbr>, <abbr title="Samir Mitra">SM</abbr>, <abbr title="P. Patel">PP</abbr>, <abbr title="A. Prabhu">AP</abbr>, <abbr title="R. Puranik">RP</abbr>, <abbr title="S. Rozanski">SR</abbr>, <abbr title="N. Ross">NR</abbr>, <abbr title="P. Saggurti">PS</abbr>, <abbr title="S. Simovich">SS</abbr>, <abbr title="R. Sunder">RS</abbr>, <abbr title="B. Sur">BS</abbr>, <abbr title="W. Vercruysse">WV</abbr>, <abbr title="Michelle Wong">MW</abbr>, <abbr title="P. Yip">PY</abbr>, <abbr title="Robert K. Yu">RKY</abbr>, <abbr title="J. Zhou">JZ</abbr>, <abbr title="Gregory B. Zyner">GBZ</abbr>), pp. 19–22.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1995-LiaoDKTW.html">DAC-1995-LiaoDKTW</a> <span class="tag"><a href="../tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="../tag/optimisation.html" title="optimisation">#optimisation</a></span></dt><dd>Code Optimization Techniques for Embedded DSP Microprocessors (<abbr title="Stan Y. Liao">SYL</abbr>, <abbr title="Srinivas Devadas">SD</abbr>, <abbr title="Kurt Keutzer">KK</abbr>, <abbr title="Steven W. K. Tjiang">SWKT</abbr>, <abbr title="Albert R. Wang">ARW</abbr>), pp. 599–604.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1995-MalleyD.html">DAC-1995-MalleyD</a> <span class="tag"><a href="../tag/logic.html" title="logic">#logic</a></span> <span class="tag"><a href="../tag/verification.html" title="verification">#verification</a></span></dt><dd>Logic Verification Methodology for PowerPC Microprocessors (<abbr title="Charles H. Malley">CHM</abbr>, <abbr title="Max Dieudonné">MD</abbr>), pp. 234–240.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/icdar.png" alt="ICDAR"/><a href="../ICDAR-v2-1995-ChinW.html">ICDAR-v2-1995-ChinW</a> <span class="tag"><a href="../tag/recognition.html" title="recognition">#recognition</a></span></dt><dd>A microprocessor-based optical character recognition check reader (<abbr title="Francis Y. L. Chin">FYLC</abbr>, <abbr title="Francis Wu">FW</abbr>), pp. 982–985.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1994-BeattyB.html">DAC-1994-BeattyB</a> <span class="tag"><a href="../tag/simulation.html" title="simulation">#simulation</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span> <span class="tag"><a href="../tag/verification.html" title="verification">#verification</a></span></dt><dd>Formally Verifying a Microprocessor Using a Simulation Methodology (<abbr title="Derek L. Beatty">DLB</abbr>, <abbr title="Randal E. Bryant">REB</abbr>), pp. 596–602.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1994-BhagwatiD.html">DAC-1994-BhagwatiD</a> <span class="tag"><a href="../tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="../tag/pipes%20and%20filters.html" title="pipes and filters">#pipes and filters</a></span> <span class="tag"><a href="../tag/verification.html" title="verification">#verification</a></span></dt><dd>Automatic Verification of Pipelined Microprocessors (<abbr title="Vishal Bhagwati">VB</abbr>, <abbr title="Srinivas Devadas">SD</abbr>), pp. 603–608.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1994-Fox.html">DAC-1994-Fox</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span></dt><dd>The Design of High-Performance Microprocessors at Digital (<abbr title="Thomas F. Fox">TFF</abbr>), pp. 586–591.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1994-GuptaS.html">DAC-1994-GuptaS</a> <span class="tag"><a href="../tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/verification.html" title="verification">#verification</a></span></dt><dd>Automated Multi-Cycle Symbolic Timing Verification of Microprocessor-Based Designs (<abbr title="Anurag P. Gupta">APG</abbr>, <abbr title="Daniel P. Siewiorek">DPS</abbr>), pp. 113–119.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1994-HuangD.html">DAC-1994-HuangD</a> <span class="tag"><a href="../tag/pipes%20and%20filters.html" title="pipes and filters">#pipes and filters</a></span> <span class="tag"><a href="../tag/set.html" title="set">#set</a></span> <span class="tag"><a href="../tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>Synthesis of Instruction Sets for Pipelined Microprocessors (<abbr title="Ing-Jer Huang">IJH</abbr>, <abbr title="Alvin M. Despain">AMD</abbr>), pp. 5–11.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../EDAC-1994-GreinerLWW.html">EDAC-1994-GreinerLWW</a> <span class="tag"><a href="../tag/complexity.html" title="complexity">#complexity</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/library.html" title="library">#library</a></span></dt><dd>Design of a High Complexity Superscalar Microprocessor with the Portable IDPS ASIC Library (<abbr title="Alain Greiner">AG</abbr>, <abbr title="L. Lucas">LL</abbr>, <abbr title="Franck Wajsbürt">FW</abbr>, <abbr title="Laurent Winckel">LW</abbr>), pp. 9–13.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/sac.png" alt="SAC"/><a href="../SAC-1994-GrubbsHTM.html">SAC-1994-GrubbsHTM</a> <span class="tag"><a href="../tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>Motorola 68040 microprocessor simulation for the Sun Workstation (<abbr title="Trey Grubbs">TG</abbr>, <abbr title="Bill Herring">BH</abbr>, <abbr title="Richard Tan">RT</abbr>, <abbr title="Susan Mengel">SM</abbr>), pp. 25–30.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/asplos.png" alt="ASPLOS"/><a href="../ASPLOS-1994-ArgadeCT.html">ASPLOS-1994-ArgadeCT</a> <span class="tag"><a href="../tag/monitoring.html" title="monitoring">#monitoring</a></span> <span class="tag"><a href="../tag/operating%20system.html" title="operating system">#operating system</a></span> <span class="tag"><a href="../tag/runtime.html" title="runtime">#runtime</a></span></dt><dd>A Technique for Monitoring Run-Time Dynamics of an Operating System and a Microprocessor Executing User Applications (<abbr title="Pramod V. Argade">PVA</abbr>, <abbr title="David K. Charles">DKC</abbr>, <abbr title="Craig Taylor">CT</abbr>), pp. 122–131.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/asplos.png" alt="ASPLOS"/><a href="../ASPLOS-1994-UptonHMB.html">ASPLOS-1994-UptonHMB</a> <span class="tag"><a href="../tag/resource%20management.html" title="resource management">#resource management</a></span></dt><dd>Resource Allocation in a High Clock Rate Microprocessor (<abbr title="Michael Upton">MU</abbr>, <abbr title="Thomas Huff">TH</abbr>, <abbr title="Trevor N. Mudge">TNM</abbr>, <abbr title="Richard B. Brown">RBB</abbr>), pp. 98–109.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/cav.png" alt="CAV"/><a href="../CAV-1994-BurchD.html">CAV-1994-BurchD</a> <span class="tag"><a href="../tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="../tag/pipes%20and%20filters.html" title="pipes and filters">#pipes and filters</a></span> <span class="tag"><a href="../tag/verification.html" title="verification">#verification</a></span></dt><dd>Automatic verification of Pipelined Microprocessor Control (<abbr title="Jerry R. Burch">JRB</abbr>, <abbr title="David L. Dill">DLD</abbr>), pp. 68–80.</dd> <div class="pagevis" style="width:12px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1993-GanapathyA.html">DAC-1993-GanapathyA</a> <span class="tag"><a href="../tag/pseudo.html" title="pseudo">#pseudo</a></span></dt><dd>Selective Pseudo Scan: Combinational ATPG with Reduced Scan in a Full Custom RISC Microprocessor (<abbr title="Gopi Ganapathy">GG</abbr>, <abbr title="Jacob A. Abraham">JAA</abbr>), pp. 550–555.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1992-PyoSHPKTCCLWD.html">DAC-1992-PyoSHPKTCCLWD</a> <span class="tag"><a href="../tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span></dt><dd>Application-Driven Design Automation for Microprocessor Design (<abbr title="Iksoo Pyo">IP</abbr>, <abbr title="Ching-Long Su">CLS</abbr>, <abbr title="Ing-Jer Huang">IJH</abbr>, <abbr title="Kuo-Rueih Pan">KRP</abbr>, <abbr title="Yong-Seon Koh">YSK</abbr>, <abbr title="Chi-Ying Tsui">CYT</abbr>, <abbr title="Hsu-Tsun Chen">HTC</abbr>, <abbr title="Gino Cheng">GC</abbr>, <abbr title="Shihming Liu">SL</abbr>, <abbr title="Shiqun Wu">SW</abbr>, <abbr title="Alvin M. Despain">AMD</abbr>), pp. 512–517.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/cade.png" alt="CADE"/><a href="../CADE-1992-BoyerY.html">CADE-1992-BoyerY</a> <span class="tag"><a href="../tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="../tag/correctness.html" title="correctness">#correctness</a></span> <span class="tag"><a href="../tag/proving.html" title="proving">#proving</a></span> <span class="tag"><a href="../tag/source%20code.html" title="source code">#source code</a></span></dt><dd>Automated Correctness Proofs of Machine Code Programs for a Commercial Microprocessor (<abbr title="Robert S. Boyer">RSB</abbr>, <abbr title="Yuan Yu">YY</abbr>), pp. 416–430.</dd> <div class="pagevis" style="width:14px"></div>
<dt><img src="../stuff/cav.png" alt="CAV"/><a href="../CAV-1992-HamaguchiHY.html">CAV-1992-HamaguchiHY</a> <span class="tag"><a href="../tag/branch.html" title="branch">#branch</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/logic.html" title="logic">#logic</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span> <span class="tag"><a href="../tag/verification.html" title="verification">#verification</a></span></dt><dd>Design Verification of a Microprocessor Using Branching Time Regular Temporal Logic (<abbr title="Kiyoharu Hamaguchi">KH</abbr>, <abbr title="Hiromi Hiraishi">HH</abbr>, <abbr title="Shuzo Yajima">SY</abbr>), pp. 206–219.</dd> <div class="pagevis" style="width:13px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1989-LukD.html">DAC-1989-LukD</a> <span class="tag"><a href="../tag/layout.html" title="layout">#layout</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/optimisation.html" title="optimisation">#optimisation</a></span></dt><dd>Multi-Stack Optimization for Data-Path Chip (Microprocessor) Layout (<abbr title="Wing K. Luk">WKL</abbr>, <abbr title="Alvar A. Dean">AAD</abbr>), pp. 110–115.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/asplos.png" alt="ASPLOS"/><a href="../ASPLOS-1989-CohnGLT.html">ASPLOS-1989-CohnGLT</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/compilation.html" title="compilation">#compilation</a></span> <span class="tag"><a href="../tag/word.html" title="word">#word</a></span></dt><dd>Architecture and Compiler Tradeoffs for a Long Instruction Word Microprocessor (<abbr title="Robert Cohn">RC</abbr>, <abbr title="Thomas R. Gross">TRG</abbr>, <abbr title="Monica S. Lam">MSL</abbr>, <abbr title="P. S. Tseng">PST</abbr>), pp. 2–14.</dd> <div class="pagevis" style="width:12px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1988-LinH.html">DAC-1988-LinH</a> <span class="tag"><a href="../tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="../tag/functional.html" title="functional">#functional</a></span> <span class="tag"><a href="../tag/generative.html" title="generative">#generative</a></span></dt><dd>Automatic Functional Test Program Generation for Microprocessors (<abbr title="Chen-Shang Lin">CSL</abbr>, <abbr title="Hong-Fa Ho">HFH</abbr>), pp. 605–608.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/asplos.png" alt="ASPLOS"/><a href="../ASPLOS-1987-DitzelM.html">ASPLOS-1987-DitzelM</a> <span class="tag"><a href="../tag/c.html" title="c">#c</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/programming%20language.html" title="programming language">#programming language</a></span></dt><dd>Design Tradeoffs to Support the C Programming Language in the CRISP Microprocessor (<abbr title="David R. Ditzel">DRD</abbr>, <abbr title="Hubert R. McLellan">HRM</abbr>), pp. 158–163.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1985-OdawaraTO.html">DAC-1985-OdawaraTO</a> <span class="tag"><a href="../tag/data%20flow.html" title="data flow">#data flow</a></span> <span class="tag"><a href="../tag/diagrams.html" title="diagrams">#diagrams</a></span></dt><dd>Diagrammatic function description of microprocessor and data-flow processor (<abbr title="Gotaro Odawara">GO</abbr>, <abbr title="Masahiro Tomita">MT</abbr>, <abbr title="Ichiro Ogata">IO</abbr>), pp. 731–734.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1984-KarpovskyM.html">DAC-1984-KarpovskyM</a> <span class="tag"><a href="../tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="../tag/testing.html" title="testing">#testing</a></span></dt><dd>An approach to the testing of microprocessors (<abbr title="Mark G. Karpovsky">MGK</abbr>, <abbr title="Rodney Van Meter">RVM</abbr>), pp. 196–202.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1984-RajPG.html">DAC-1984-RajPG</a> <span class="tag"><a href="../tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>Microprocessor synthesis (<abbr title="Vijay K. Raj">VKR</abbr>, <abbr title="Barry M. Pangrle">BMP</abbr>, <abbr title="Daniel D. Gajski">DDG</abbr>), pp. 676–678.</dd> <div class="pagevis" style="width:2px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1983-Pawlak.html">DAC-1983-Pawlak</a> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span></dt><dd>Microprocessor systems modeling with MODLAN (<abbr title="Adam Pawlak">AP</abbr>), p. 24.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1983-Pawlak83a.html">DAC-1983-Pawlak83a</a> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span></dt><dd>Microprocessor systems modeling with MODLAN (<abbr title="Adam Pawlak">AP</abbr>), pp. 804–811.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1982-BellonLSSVGI.html">DAC-1982-BellonLSSVGI</a> <span class="tag"><a href="../tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="../tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="../tag/source%20code.html" title="source code">#source code</a></span></dt><dd>Automatic generation of microprocessor test programs (<abbr title="Catherine Bellon">CB</abbr>, <abbr title="A. Liothin">AL</abbr>, <abbr title="S. Sadier">SS</abbr>, <abbr title="Gabriele Saucier">GS</abbr>, <abbr title="Raoul Velazco">RV</abbr>, <abbr title="Francois Grillot">FG</abbr>, <abbr title="M. Issenman">MI</abbr>), pp. 566–573.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/vldb.png" alt="VLDB"/><a href="../VLDB-1982-Hawthorn.html">VLDB-1982-Hawthorn</a> <span class="tag"><a href="../tag/assembly.html" title="assembly">#assembly</a></span> <span class="tag"><a href="../tag/database.html" title="database">#database</a></span> <span class="tag"><a href="../tag/statistics.html" title="statistics">#statistics</a></span> <span class="tag"><a href="../tag/tuple.html" title="tuple">#tuple</a></span></dt><dd>Microprocessor Assisted Tuple Access, Decompression and Assembly for Statistical Database Systems (<abbr title="Paula B. Hawthorn">PBH</abbr>), pp. 223–233.</dd> <div class="pagevis" style="width:10px"></div>
<dt><img src="../stuff/asplos.png" alt="ASPLOS"/><a href="../ASPLOS-1982-AhujaA.html">ASPLOS-1982-AhujaA</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/communication.html" title="communication">#communication</a></span> <span class="tag"><a href="../tag/hardware.html" title="hardware">#hardware</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/scheduling.html" title="scheduling">#scheduling</a></span></dt><dd>A Multi-Microprocessor Architecture with Hardware Support for Communication and Scheduling (<abbr title="Sudhir Ahuja">SA</abbr>, <abbr title="Abhaya Asthana">AA</abbr>), pp. 205–209.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/asplos.png" alt="ASPLOS"/><a href="../ASPLOS-1982-BerenbaumCL.html">ASPLOS-1982-BerenbaumCL</a> <span class="tag"><a href="../tag/operating%20system.html" title="operating system">#operating system</a></span></dt><dd>The Operating System and Language Support Features of the BELLMAC-32 Microprocessor (<abbr title="Alan D. Berenbaum">ADB</abbr>, <abbr title="Michael W. Condry">MWC</abbr>, <abbr title="Priscilla M. Lu">PML</abbr>), pp. 30–38.</dd> <div class="pagevis" style="width:8px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1979-Lattin.html">DAC-1979-Lattin</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/problem.html" title="problem">#problem</a></span></dt><dd>VLSI design methodology the problem of the 80’s for microprocessor design (<abbr title="Bill Lattin">BL</abbr>), pp. 548–549.</dd> <div class="pagevis" style="width:1px"></div>
<dt><img src="../stuff/icse.png" alt="ICSE"/><a href="../ICSE-1979-AnconaDD.html">ICSE-1979-AnconaDD</a> <span class="tag"><a href="../tag/development.html" title="development">#development</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Cross Software Development for Microprocessors Using a Translator Writing System (<abbr title="Massimo Ancona">MA</abbr>, <abbr title="Gabriella Dodero">GD</abbr>, <abbr title="E. L. Durante">ELD</abbr>), pp. 399–402.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/icse.png" alt="ICSE"/><a href="../ICSE-1979-DAgapayeff.html">ICSE-1979-DAgapayeff</a> <span class="tag"><a href="../tag/framework.html" title="framework">#framework</a></span> <span class="tag"><a href="../tag/on%20the.html" title="on the">#on the</a></span></dt><dd>On Microprocessors: A Platform for True Program Portability with Examples from Microcobal (<abbr title="A. D'Agapayeff">AD</abbr>), pp. 332–339.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1978-RossL.html">DAC-1978-RossL</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span></dt><dd>Computer aided design of microprocessor-based systems (<abbr title="Alan A. Ross">AAR</abbr>, <abbr title="Herschel H. Loomis Jr.">HHLJ</abbr>), pp. 227–230.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/vldb.png" alt="VLDB"/><a href="../VLDB-1978-OzkarahanO.html">VLDB-1978-OzkarahanO</a> <span class="tag"><a href="../tag/composition.html" title="composition">#composition</a></span> <span class="tag"><a href="../tag/database.html" title="database">#database</a></span></dt><dd>Microprocessor Based Modular Database Processors (<abbr title="Esen A. Ozkarahan">EAO</abbr>, <abbr title="Kemal Oflazer">KO</abbr>), pp. 300–311.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1977-ArmstrongW.html">DAC-1977-ArmstrongW</a> <span class="tag"><a href="../tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>Simulation techniques for microprocessors (<abbr title="James R. Armstrong">JRA</abbr>, <abbr title="Garry Woodruff">GW</abbr>), pp. 225–229.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1976-Matelan.html">DAC-1976-Matelan</a> <span class="tag"><a href="../tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/realtime.html" title="realtime">#realtime</a></span></dt><dd>Automating the design of microprocessor-based real time control systems (<abbr title="Mathew N. Matelan">MNM</abbr>), pp. 462–469.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/sosp.png" alt="SOSP"/><a href="../SOSP-1975-ArdenB.html">SOSP-1975-ArdenB</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span></dt><dd>A Multi-Microprocessor Computer System Architecture (<abbr title="Bruce W. Arden">BWA</abbr>, <abbr title="Alan D. Berenbaum">ADB</abbr>), pp. 114–121.</dd> <div class="pagevis" style="width:7px"></div></dl>
</div>
<hr style="clear:both"/>
<div class="last">
	<em>
		<a href="http://bibtex.github.io">Bibliography of Software Language Engineering in Generated Hypertext</a>
		(<a href="http://github.com/slebok/bibsleigh">BibSLEIGH</a>) is
		created and maintained by <a href="http://grammarware.github.io/">Dr. Vadim Zaytsev</a>.<br/>
		Hosted as a part of <a href="http://slebok.github.io/">SLEBOK</a> on <a href="http://www.github.com/">GitHub</a>.
	</em>
</div>
</body>
</html>