I 000047 55 598           1756321751337 prueba
(_unit VHDL(simple 0 1(prueba 0 4))
	(_version vf5)
	(_time 1756321751338 2025.08.27 16:09:11)
	(_source(\../src/simple.vhd\))
	(_parameters tan)
	(_code 81d3808f89d6819681d1c2dbd58682878887d58681)
	(_ent
		(_time 1756321444137)
	)
	(_object
		(_type(_int ~STRING~13 0 5(_array -1((_to i 1 i 11)))))
		(_cnst(_int mensaje 0 0 5(_arch(_string \"hola, mundo"\))))
		(_sig(_int canal -1 0 6(_arch(_uni((i 32))))))
		(_prcs
			(p1(_arch 0 0 8(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
	)
	(_use(std(standard)))
	(_model . prueba 1 -1)
)
I 000047 55 598           1756322809973 prueba
(_unit VHDL(simple 0 1(prueba 0 4))
	(_version vf5)
	(_time 1756322809974 2025.08.27 16:26:49)
	(_source(\../src/simple.vhd\))
	(_parameters tan)
	(_code d2d5d880d985d2c5d282918886d5d1d4dbd486d5d2)
	(_ent
		(_time 1756321444137)
	)
	(_object
		(_type(_int ~STRING~13 0 5(_array -1((_to i 1 i 11)))))
		(_cnst(_int mensaje 0 0 5(_arch(_string \"hola, mundo"\))))
		(_sig(_int canal -1 0 6(_arch(_uni((i 32))))))
		(_prcs
			(p1(_arch 0 0 8(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
	)
	(_use(std(standard)))
	(_model . prueba 1 -1)
)
I 000047 55 598           1756322838177 prueba
(_unit VHDL(simple 0 1(prueba 0 4))
	(_version vf5)
	(_time 1756322838178 2025.08.27 16:27:18)
	(_source(\../src/simple.vhd\))
	(_parameters tan)
	(_code fdfdf9ada0aafdeafdadbea7a9fafefbf4fba9fafd)
	(_ent
		(_time 1756321444137)
	)
	(_object
		(_type(_int ~STRING~13 0 5(_array -1((_to i 1 i 11)))))
		(_cnst(_int mensaje 0 0 5(_arch(_string \"hola, mundo"\))))
		(_sig(_int canal -1 0 6(_arch(_uni((i 32))))))
		(_prcs
			(p1(_arch 0 0 8(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
	)
	(_use(std(standard)))
	(_model . prueba 1 -1)
)
I 000047 55 976           1756325127019 prueba
(_unit VHDL(simple 0 2(prueba 0 5))
	(_version vf5)
	(_time 1756325127020 2025.08.27 17:05:27)
	(_source(\../src/simple.vhd\))
	(_parameters tan)
	(_code c8c9cf9dc99fc8dfc9ca8b929ccfcbcec1ce9ccfc8)
	(_ent
		(_time 1756325127015)
	)
	(_object
		(_type(_int ~STRING~13 0 6(_array -1((_to i 1 i 11)))))
		(_cnst(_int mensaje 0 0 6(_arch(_string \"hola, mundo"\))))
		(_sig(_int canal -1 0 7(_arch(_uni((i 32))))))
		(_var(_int linea -2 0 10(_prcs 0)))
		(_var(_int dummy -3 0 11(_prcs 0)))
		(_prcs
			(p1(_arch 0 0 9(_prcs(_wait_for)(_trgt(0))(_mon))))
		)
		(_subprogram
			(_ext WRITE(1 21))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext std.TEXTIO.LINE(1 LINE)))
		(_type(_ext std.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext std.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext std.TEXTIO.TEXT(1 TEXT)))
		(_var(_ext std.TEXTIO.OUTPUT(1 OUTPUT)))
	)
	(_use(std(standard))(std(TEXTIO)))
	(_model . prueba 1 -1)
)
I 000047 55 976           1756329513304 prueba
(_unit VHDL(simple 0 2(prueba 0 5))
	(_version vf5)
	(_time 1756329513305 2025.08.27 18:18:33)
	(_source(\../src/simple.vhd\))
	(_parameters tan)
	(_code b2b0b3e6b9e5b2a5b3b0f1e8e6b5b1b4bbb4e6b5b2)
	(_ent
		(_time 1756325127014)
	)
	(_object
		(_type(_int ~STRING~13 0 6(_array -1((_to i 1 i 11)))))
		(_cnst(_int mensaje 0 0 6(_arch(_string \"hola, mundo"\))))
		(_sig(_int canal -1 0 7(_arch(_uni((i 32))))))
		(_var(_int linea -2 0 10(_prcs 0)))
		(_var(_int dummy -3 0 11(_prcs 0)))
		(_prcs
			(p1(_arch 0 0 9(_prcs(_wait_for)(_trgt(0))(_mon))))
		)
		(_subprogram
			(_ext WRITE(1 21))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext std.TEXTIO.LINE(1 LINE)))
		(_type(_ext std.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext std.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext std.TEXTIO.TEXT(1 TEXT)))
		(_var(_ext std.TEXTIO.OUTPUT(1 OUTPUT)))
	)
	(_use(std(standard))(std(TEXTIO)))
	(_model . prueba 1 -1)
)
I 000047 55 937           1756329733185 prueba
(_unit VHDL(simple 0 2(prueba 0 5))
	(_version vf5)
	(_time 1756329733186 2025.08.27 18:22:13)
	(_source(\../src/simple.vhd\))
	(_parameters tan)
	(_code a4f2f3f3a9f3a4b3a5a1e7fef0a3a7a2ada2f0a3a4)
	(_ent
		(_time 1756325127014)
	)
	(_object
		(_type(_int ~STRING~13 0 6(_array -1((_to i 1 i 11)))))
		(_cnst(_int mensaje 0 0 6(_arch(_string \"hola, mundo"\))))
		(_sig(_int canal -1 0 7(_arch(_uni((i 32))))))
		(_var(_int linea -2 0 10(_prcs 0)))
		(_prcs
			(p1(_arch 0 0 9(_prcs(_wait_for)(_trgt(0))(_mon))))
		)
		(_subprogram
			(_ext WRITELINE(1 17))
			(_ext WRITE(1 21))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext std.TEXTIO.LINE(1 LINE)))
		(_type(_ext std.TEXTIO.TEXT(1 TEXT)))
		(_var(_ext std.TEXTIO.OUTPUT(1 OUTPUT)))
		(_type(_ext std.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext std.TEXTIO.WIDTH(1 WIDTH)))
	)
	(_use(std(standard))(std(TEXTIO)))
	(_model . prueba 1 -1)
)
I 000047 55 976           1756329965739 prueba
(_unit VHDL(simple 0 2(prueba 0 5))
	(_version vf5)
	(_time 1756329965740 2025.08.27 18:26:05)
	(_source(\../src/simple.vhd\))
	(_parameters tan)
	(_code 07035501095007100605445d530004010e01530007)
	(_ent
		(_time 1756325127014)
	)
	(_object
		(_type(_int ~STRING~13 0 6(_array -1((_to i 1 i 11)))))
		(_cnst(_int mensaje 0 0 6(_arch(_string \"hola, mundo"\))))
		(_sig(_int canal -1 0 7(_arch(_uni((i 32))))))
		(_var(_int linea -2 0 10(_prcs 0)))
		(_var(_int dummy -3 0 11(_prcs 0)))
		(_prcs
			(p1(_arch 0 0 9(_prcs(_wait_for)(_trgt(0))(_mon))))
		)
		(_subprogram
			(_ext WRITE(1 21))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext std.TEXTIO.LINE(1 LINE)))
		(_type(_ext std.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext std.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext std.TEXTIO.TEXT(1 TEXT)))
		(_var(_ext std.TEXTIO.OUTPUT(1 OUTPUT)))
	)
	(_use(std(standard))(std(TEXTIO)))
	(_model . prueba 1 -1)
)
I 000053 55 1445          1756945109018 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 0 12))
	(_version vf5)
	(_time 1756945109019 2025.09.03 21:18:29)
	(_source(\../src/practica2.vhd\))
	(_parameters tan)
	(_code 683a6e68663f3a7e6d667e323f6e6c6e6e6e6e6e6c)
	(_ent
		(_time 1756945109010)
	)
	(_object
		(_port(_int Preset -1 0 3(_ent(_in))))
		(_port(_int Clear -1 0 4(_ent(_in))))
		(_port(_int Clock -1 0 5(_ent(_in))))
		(_port(_int Data -1 0 6(_ent(_in))))
		(_port(_int Q -1 0 7(_ent(_out))))
		(_port(_int QBar -1 0 8(_ent(_out))))
		(_sig(_int A -1 0 13(_arch(_uni))))
		(_sig(_int B -1 0 13(_arch(_uni))))
		(_sig(_int C -1 0 13(_arch(_uni))))
		(_sig(_int D -1 0 13(_arch(_uni))))
		(_sig(_int Qint -1 0 14(_arch(_uni))))
		(_sig(_int QbarInt -1 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(6))(_sens(7)(9)(0)))))
			(line__17(_arch 1 0 17(_assignment(_trgt(7))(_sens(6)(1)(2)))))
			(line__18(_arch 2 0 18(_assignment(_trgt(8))(_sens(7)(9)(2)))))
			(line__19(_arch 3 0 19(_assignment(_trgt(9))(_sens(8)(1)(3)))))
			(line__20(_arch 4 0 20(_assignment(_trgt(10))(_sens(7)(11)(0)))))
			(line__21(_arch 5 0 21(_assignment(_trgt(11))(_sens(8)(10)(1)))))
			(line__23(_arch 6 0 23(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__24(_arch 7 0 24(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000047 55 1206          1756945109032 Driver
(_unit VHDL(test_dff 0 29(driver 0 31))
	(_version vf5)
	(_time 1756945109033 2025.09.03 21:18:29)
	(_source(\../src/practica2.vhd\))
	(_parameters tan)
	(_code 77247176752120607123312d227171717170737172)
	(_ent
		(_time 1756945109030)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 34(_ent (_in))))
				(_port(_int Clear -1 0 34(_ent (_in))))
				(_port(_int Clock -1 0 34(_ent (_in))))
				(_port(_int Data -1 0 34(_ent (_in))))
				(_port(_int Q -1 0 35(_ent (_out))))
				(_port(_int Qbar -1 0 35(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 42(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 39(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 39(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 40(_arch(_uni))))
		(_sig(_int Data -1 0 40(_arch(_uni))))
		(_sig(_int Q -1 0 40(_arch(_uni))))
		(_sig(_int QBar -1 0 40(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 44(_prcs(_wait_for)(_trgt(0)(1)(2)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000047 55 976           1756945193599 prueba
(_unit VHDL(simple 0 2(prueba 0 5))
	(_version vf5)
	(_time 1756945193600 2025.09.03 21:19:53)
	(_source(\../src/simple.vhd\))
	(_parameters tan)
	(_code dadc8a88828ddacddbd899808eddd9dcd3dc8eddda)
	(_ent
		(_time 1756325127014)
	)
	(_object
		(_type(_int ~STRING~13 0 6(_array -1((_to i 1 i 11)))))
		(_cnst(_int mensaje 0 0 6(_arch(_string \"hola, mundo"\))))
		(_sig(_int canal -1 0 7(_arch(_uni((i 32))))))
		(_var(_int linea -2 0 10(_prcs 0)))
		(_var(_int dummy -3 0 11(_prcs 0)))
		(_prcs
			(p1(_arch 0 0 9(_prcs(_wait_for)(_trgt(0))(_mon))))
		)
		(_subprogram
			(_ext WRITE(1 21))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext std.TEXTIO.LINE(1 LINE)))
		(_type(_ext std.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext std.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext std.TEXTIO.TEXT(1 TEXT)))
		(_var(_ext std.TEXTIO.OUTPUT(1 OUTPUT)))
	)
	(_use(std(standard))(std(TEXTIO)))
	(_model . prueba 1 -1)
)
I 000053 55 1445          1756945193672 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 0 12))
	(_version vf5)
	(_time 1756945193673 2025.09.03 21:19:53)
	(_source(\../src/practica2.vhd\))
	(_parameters tan)
	(_code 181f481f164f4a0e1d160e424f1e1c1e1e1e1e1e1c)
	(_ent
		(_time 1756945109009)
	)
	(_object
		(_port(_int Preset -1 0 3(_ent(_in))))
		(_port(_int Clear -1 0 4(_ent(_in))))
		(_port(_int Clock -1 0 5(_ent(_in))))
		(_port(_int Data -1 0 6(_ent(_in))))
		(_port(_int Q -1 0 7(_ent(_out))))
		(_port(_int QBar -1 0 8(_ent(_out))))
		(_sig(_int A -1 0 13(_arch(_uni))))
		(_sig(_int B -1 0 13(_arch(_uni))))
		(_sig(_int C -1 0 13(_arch(_uni))))
		(_sig(_int D -1 0 13(_arch(_uni))))
		(_sig(_int Qint -1 0 14(_arch(_uni))))
		(_sig(_int QbarInt -1 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__17(_arch 1 0 17(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__18(_arch 2 0 18(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__19(_arch 3 0 19(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__20(_arch 4 0 20(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__21(_arch 5 0 21(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__23(_arch 6 0 23(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__24(_arch 7 0 24(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000047 55 1206          1756945193678 Driver
(_unit VHDL(test_dff 0 29(driver 0 31))
	(_version vf5)
	(_time 1756945193679 2025.09.03 21:19:53)
	(_source(\../src/practica2.vhd\))
	(_parameters tan)
	(_code 181e481f154e4f0f1e4c5e424d1e1e1e1e1f1c1e1d)
	(_ent
		(_time 1756945109029)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 34(_ent (_in))))
				(_port(_int Clear -1 0 34(_ent (_in))))
				(_port(_int Clock -1 0 34(_ent (_in))))
				(_port(_int Data -1 0 34(_ent (_in))))
				(_port(_int Q -1 0 35(_ent (_out))))
				(_port(_int Qbar -1 0 35(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 42(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 39(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 39(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 40(_arch(_uni))))
		(_sig(_int Data -1 0 40(_arch(_uni))))
		(_sig(_int Q -1 0 40(_arch(_uni))))
		(_sig(_int QBar -1 0 40(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 44(_prcs(_wait_for)(_trgt(0)(1)(2)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000047 55 976           1757115502789 prueba
(_unit VHDL(simple 0 2(prueba 0 5))
	(_version vf5)
	(_time 1757115502790 2025.09.05 20:38:22)
	(_source(\../src/simple.vhd\))
	(_parameters tan)
	(_code fdfbfeada0aafdeafcffbea7a9fafefbf4fba9fafd)
	(_ent
		(_time 1756325127014)
	)
	(_object
		(_type(_int ~STRING~13 0 6(_array -1((_to i 1 i 11)))))
		(_cnst(_int mensaje 0 0 6(_arch(_string \"hola, mundo"\))))
		(_sig(_int canal -1 0 7(_arch(_uni((i 32))))))
		(_var(_int linea -2 0 10(_prcs 0)))
		(_var(_int dummy -3 0 11(_prcs 0)))
		(_prcs
			(p1(_arch 0 0 9(_prcs(_wait_for)(_trgt(0))(_mon))))
		)
		(_subprogram
			(_ext WRITE(1 21))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext std.TEXTIO.LINE(1 LINE)))
		(_type(_ext std.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext std.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext std.TEXTIO.TEXT(1 TEXT)))
		(_var(_ext std.TEXTIO.OUTPUT(1 OUTPUT)))
	)
	(_use(std(standard))(std(TEXTIO)))
	(_model . prueba 1 -1)
)
I 000053 55 1445          1757115502846 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 0 12))
	(_version vf5)
	(_time 1757115502847 2025.09.05 20:38:22)
	(_source(\../src/practica2.vhd\))
	(_parameters tan)
	(_code 2c2b2928797b7e3a29223a767b2a282a2a2a2a2a28)
	(_ent
		(_time 1756945109009)
	)
	(_object
		(_port(_int Preset -1 0 3(_ent(_in))))
		(_port(_int Clear -1 0 4(_ent(_in))))
		(_port(_int Clock -1 0 5(_ent(_in))))
		(_port(_int Data -1 0 6(_ent(_in))))
		(_port(_int Q -1 0 7(_ent(_out))))
		(_port(_int QBar -1 0 8(_ent(_out))))
		(_sig(_int A -1 0 13(_arch(_uni))))
		(_sig(_int B -1 0 13(_arch(_uni))))
		(_sig(_int C -1 0 13(_arch(_uni))))
		(_sig(_int D -1 0 13(_arch(_uni))))
		(_sig(_int Qint -1 0 14(_arch(_uni))))
		(_sig(_int QbarInt -1 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__17(_arch 1 0 17(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__18(_arch 2 0 18(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__19(_arch 3 0 19(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__20(_arch 4 0 20(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__21(_arch 5 0 21(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__23(_arch 6 0 23(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__24(_arch 7 0 24(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000047 55 1206          1757115502858 Driver
(_unit VHDL(test_dff 0 29(driver 0 31))
	(_version vf5)
	(_time 1757115502859 2025.09.05 20:38:22)
	(_source(\../src/practica2.vhd\))
	(_parameters tan)
	(_code 3c3a39396a6a6b2b3a687a66693a3a3a3a3b383a39)
	(_ent
		(_time 1756945109029)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 34(_ent (_in))))
				(_port(_int Clear -1 0 34(_ent (_in))))
				(_port(_int Clock -1 0 34(_ent (_in))))
				(_port(_int Data -1 0 34(_ent (_in))))
				(_port(_int Q -1 0 35(_ent (_out))))
				(_port(_int Qbar -1 0 35(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 42(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 39(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 39(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 40(_arch(_uni))))
		(_sig(_int Data -1 0 40(_arch(_uni))))
		(_sig(_int Q -1 0 40(_arch(_uni))))
		(_sig(_int QBar -1 0 40(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 44(_prcs(_wait_for)(_trgt(0)(1)(2)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000047 55 976           1757128966919 prueba
(_unit VHDL(simple 0 2(prueba 0 5))
	(_version vf5)
	(_time 1757128966920 2025.09.06 00:22:46)
	(_source(\../src/simple.vhd\))
	(_parameters tan)
	(_code c3cc9596c994c3d4c2c1809997c4c0c5cac597c4c3)
	(_ent
		(_time 1756325127014)
	)
	(_object
		(_type(_int ~STRING~13 0 6(_array -1((_to i 1 i 11)))))
		(_cnst(_int mensaje 0 0 6(_arch(_string \"hola, mundo"\))))
		(_sig(_int canal -1 0 7(_arch(_uni((i 32))))))
		(_var(_int linea -2 0 10(_prcs 0)))
		(_var(_int dummy -3 0 11(_prcs 0)))
		(_prcs
			(p1(_arch 0 0 9(_prcs(_wait_for)(_trgt(0))(_mon))))
		)
		(_subprogram
			(_ext WRITE(1 21))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext std.TEXTIO.LINE(1 LINE)))
		(_type(_ext std.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext std.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext std.TEXTIO.TEXT(1 TEXT)))
		(_var(_ext std.TEXTIO.OUTPUT(1 OUTPUT)))
	)
	(_use(std(standard))(std(TEXTIO)))
	(_model . prueba 1 -1)
)
I 000053 55 1445          1757128966936 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 0 12))
	(_version vf5)
	(_time 1757128966937 2025.09.06 00:22:46)
	(_source(\../src/practica2.vhd\))
	(_parameters tan)
	(_code d3dd8281d68481c5d6ddc58984d5d7d5d5d5d5d5d7)
	(_ent
		(_time 1756945109009)
	)
	(_object
		(_port(_int Preset -1 0 3(_ent(_in))))
		(_port(_int Clear -1 0 4(_ent(_in))))
		(_port(_int Clock -1 0 5(_ent(_in))))
		(_port(_int Data -1 0 6(_ent(_in))))
		(_port(_int Q -1 0 7(_ent(_out))))
		(_port(_int QBar -1 0 8(_ent(_out))))
		(_sig(_int A -1 0 13(_arch(_uni))))
		(_sig(_int B -1 0 13(_arch(_uni))))
		(_sig(_int C -1 0 13(_arch(_uni))))
		(_sig(_int D -1 0 13(_arch(_uni))))
		(_sig(_int Qint -1 0 14(_arch(_uni))))
		(_sig(_int QbarInt -1 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__17(_arch 1 0 17(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__18(_arch 2 0 18(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__19(_arch 3 0 19(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__20(_arch 4 0 20(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__21(_arch 5 0 21(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__23(_arch 6 0 23(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__24(_arch 7 0 24(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000047 55 1206          1757128966942 Driver
(_unit VHDL(test_dff 0 29(driver 0 31))
	(_version vf5)
	(_time 1757128966943 2025.09.06 00:22:46)
	(_source(\../src/practica2.vhd\))
	(_parameters tan)
	(_code d3dc8281d58584c4d587958986d5d5d5d5d4d7d5d6)
	(_ent
		(_time 1756945109029)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 34(_ent (_in))))
				(_port(_int Clear -1 0 34(_ent (_in))))
				(_port(_int Clock -1 0 34(_ent (_in))))
				(_port(_int Data -1 0 34(_ent (_in))))
				(_port(_int Q -1 0 35(_ent (_out))))
				(_port(_int Qbar -1 0 35(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 42(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 39(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 39(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 40(_arch(_uni))))
		(_sig(_int Data -1 0 40(_arch(_uni))))
		(_sig(_int Q -1 0 40(_arch(_uni))))
		(_sig(_int QBar -1 0 40(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 44(_prcs(_wait_for)(_trgt(0)(1)(2)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000047 55 976           1757129136038 prueba
(_unit VHDL(simple 0 2(prueba 0 5))
	(_version vf5)
	(_time 1757129136039 2025.09.06 00:25:36)
	(_source(\../src/simple.vhd\))
	(_parameters tan)
	(_code 686d6868693f687f696a2b323c6f6b6e616e3c6f68)
	(_ent
		(_time 1756325127014)
	)
	(_object
		(_type(_int ~STRING~13 0 6(_array -1((_to i 1 i 11)))))
		(_cnst(_int mensaje 0 0 6(_arch(_string \"hola, mundo"\))))
		(_sig(_int canal -1 0 7(_arch(_uni((i 32))))))
		(_var(_int linea -2 0 10(_prcs 0)))
		(_var(_int dummy -3 0 11(_prcs 0)))
		(_prcs
			(p1(_arch 0 0 9(_prcs(_wait_for)(_trgt(0))(_mon))))
		)
		(_subprogram
			(_ext WRITE(1 21))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext std.TEXTIO.LINE(1 LINE)))
		(_type(_ext std.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext std.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext std.TEXTIO.TEXT(1 TEXT)))
		(_var(_ext std.TEXTIO.OUTPUT(1 OUTPUT)))
	)
	(_use(std(standard))(std(TEXTIO)))
	(_model . prueba 1 -1)
)
I 000053 55 1445          1757129136064 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 0 12))
	(_version vf5)
	(_time 1757129136065 2025.09.06 00:25:36)
	(_source(\../src/practica2.vhd\))
	(_parameters tan)
	(_code 787c7f79762f2a6e7d766e222f7e7c7e7e7e7e7e7c)
	(_ent
		(_time 1756945109009)
	)
	(_object
		(_port(_int Preset -1 0 3(_ent(_in))))
		(_port(_int Clear -1 0 4(_ent(_in))))
		(_port(_int Clock -1 0 5(_ent(_in))))
		(_port(_int Data -1 0 6(_ent(_in))))
		(_port(_int Q -1 0 7(_ent(_out))))
		(_port(_int QBar -1 0 8(_ent(_out))))
		(_sig(_int A -1 0 13(_arch(_uni))))
		(_sig(_int B -1 0 13(_arch(_uni))))
		(_sig(_int C -1 0 13(_arch(_uni))))
		(_sig(_int D -1 0 13(_arch(_uni))))
		(_sig(_int Qint -1 0 14(_arch(_uni))))
		(_sig(_int QbarInt -1 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__17(_arch 1 0 17(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__18(_arch 2 0 18(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__19(_arch 3 0 19(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__20(_arch 4 0 20(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__21(_arch 5 0 21(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__23(_arch 6 0 23(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__24(_arch 7 0 24(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000047 55 1206          1757129136070 Driver
(_unit VHDL(test_dff 0 29(driver 0 31))
	(_version vf5)
	(_time 1757129136071 2025.09.06 00:25:36)
	(_source(\../src/practica2.vhd\))
	(_parameters tan)
	(_code 787d7f79752e2f6f7e2c3e222d7e7e7e7e7f7c7e7d)
	(_ent
		(_time 1756945109029)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 34(_ent (_in))))
				(_port(_int Clear -1 0 34(_ent (_in))))
				(_port(_int Clock -1 0 34(_ent (_in))))
				(_port(_int Data -1 0 34(_ent (_in))))
				(_port(_int Q -1 0 35(_ent (_out))))
				(_port(_int Qbar -1 0 35(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 42(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 39(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 39(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 40(_arch(_uni))))
		(_sig(_int Data -1 0 40(_arch(_uni))))
		(_sig(_int Q -1 0 40(_arch(_uni))))
		(_sig(_int QBar -1 0 40(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 44(_prcs(_wait_for)(_trgt(0)(1)(2)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000047 55 976           1757129377095 prueba
(_unit VHDL(simple 0 2(prueba 0 5))
	(_version vf5)
	(_time 1757129377096 2025.09.06 00:29:37)
	(_source(\../src/simple.vhd\))
	(_parameters tan)
	(_code ffacfcafa0a8ffe8fefdbca5abf8fcf9f6f9abf8ff)
	(_ent
		(_time 1756325127014)
	)
	(_object
		(_type(_int ~STRING~13 0 6(_array -1((_to i 1 i 11)))))
		(_cnst(_int mensaje 0 0 6(_arch(_string \"hola, mundo"\))))
		(_sig(_int canal -1 0 7(_arch(_uni((i 32))))))
		(_var(_int linea -2 0 10(_prcs 0)))
		(_var(_int dummy -3 0 11(_prcs 0)))
		(_prcs
			(p1(_arch 0 0 9(_prcs(_wait_for)(_trgt(0))(_mon))))
		)
		(_subprogram
			(_ext WRITE(1 21))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext std.TEXTIO.LINE(1 LINE)))
		(_type(_ext std.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext std.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext std.TEXTIO.TEXT(1 TEXT)))
		(_var(_ext std.TEXTIO.OUTPUT(1 OUTPUT)))
	)
	(_use(std(standard))(std(TEXTIO)))
	(_model . prueba 1 -1)
)
I 000053 55 1445          1757129377112 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 0 12))
	(_version vf5)
	(_time 1757129377113 2025.09.06 00:29:37)
	(_source(\../src/practica2.vhd\))
	(_parameters tan)
	(_code 0f5d0a095f585d190a01195558090b09090909090b)
	(_ent
		(_time 1756945109009)
	)
	(_object
		(_port(_int Preset -1 0 3(_ent(_in))))
		(_port(_int Clear -1 0 4(_ent(_in))))
		(_port(_int Clock -1 0 5(_ent(_in))))
		(_port(_int Data -1 0 6(_ent(_in))))
		(_port(_int Q -1 0 7(_ent(_out))))
		(_port(_int QBar -1 0 8(_ent(_out))))
		(_sig(_int A -1 0 13(_arch(_uni))))
		(_sig(_int B -1 0 13(_arch(_uni))))
		(_sig(_int C -1 0 13(_arch(_uni))))
		(_sig(_int D -1 0 13(_arch(_uni))))
		(_sig(_int Qint -1 0 14(_arch(_uni))))
		(_sig(_int QbarInt -1 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__17(_arch 1 0 17(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__18(_arch 2 0 18(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__19(_arch 3 0 19(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__20(_arch 4 0 20(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__21(_arch 5 0 21(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__23(_arch 6 0 23(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__24(_arch 7 0 24(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000047 55 1206          1757129377118 Driver
(_unit VHDL(test_dff 0 29(driver 0 31))
	(_version vf5)
	(_time 1757129377119 2025.09.06 00:29:37)
	(_source(\../src/practica2.vhd\))
	(_parameters tan)
	(_code 1e4d1b194e484909184a58444b18181818191a181b)
	(_ent
		(_time 1756945109029)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 34(_ent (_in))))
				(_port(_int Clear -1 0 34(_ent (_in))))
				(_port(_int Clock -1 0 34(_ent (_in))))
				(_port(_int Data -1 0 34(_ent (_in))))
				(_port(_int Q -1 0 35(_ent (_out))))
				(_port(_int Qbar -1 0 35(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 42(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 39(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 39(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 40(_arch(_uni))))
		(_sig(_int Data -1 0 40(_arch(_uni))))
		(_sig(_int Q -1 0 40(_arch(_uni))))
		(_sig(_int QBar -1 0 40(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 44(_prcs(_wait_for)(_trgt(0)(1)(2)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000047 55 976           1757129670813 prueba
(_unit VHDL(simple 0 2(prueba 0 5))
	(_version vf5)
	(_time 1757129670814 2025.09.06 00:34:30)
	(_source(\../src/simple.vhd\))
	(_parameters tan)
	(_code 56550655590156415754150c025155505f50025156)
	(_ent
		(_time 1756325127014)
	)
	(_object
		(_type(_int ~STRING~13 0 6(_array -1((_to i 1 i 11)))))
		(_cnst(_int mensaje 0 0 6(_arch(_string \"hola, mundo"\))))
		(_sig(_int canal -1 0 7(_arch(_uni((i 32))))))
		(_var(_int linea -2 0 10(_prcs 0)))
		(_var(_int dummy -3 0 11(_prcs 0)))
		(_prcs
			(p1(_arch 0 0 9(_prcs(_wait_for)(_trgt(0))(_mon))))
		)
		(_subprogram
			(_ext WRITE(1 21))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext std.TEXTIO.LINE(1 LINE)))
		(_type(_ext std.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext std.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext std.TEXTIO.TEXT(1 TEXT)))
		(_var(_ext std.TEXTIO.OUTPUT(1 OUTPUT)))
	)
	(_use(std(standard))(std(TEXTIO)))
	(_model . prueba 1 -1)
)
I 000053 55 1445          1757129670829 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 0 12))
	(_version vf5)
	(_time 1757129670830 2025.09.06 00:34:30)
	(_source(\../src/practica2.vhd\))
	(_parameters tan)
	(_code 6567326566323773606b733f326361636363636361)
	(_ent
		(_time 1756945109009)
	)
	(_object
		(_port(_int Preset -1 0 3(_ent(_in))))
		(_port(_int Clear -1 0 4(_ent(_in))))
		(_port(_int Clock -1 0 5(_ent(_in))))
		(_port(_int Data -1 0 6(_ent(_in))))
		(_port(_int Q -1 0 7(_ent(_out))))
		(_port(_int QBar -1 0 8(_ent(_out))))
		(_sig(_int A -1 0 13(_arch(_uni))))
		(_sig(_int B -1 0 13(_arch(_uni))))
		(_sig(_int C -1 0 13(_arch(_uni))))
		(_sig(_int D -1 0 13(_arch(_uni))))
		(_sig(_int Qint -1 0 14(_arch(_uni))))
		(_sig(_int QbarInt -1 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__17(_arch 1 0 17(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__18(_arch 2 0 18(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__19(_arch 3 0 19(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__20(_arch 4 0 20(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__21(_arch 5 0 21(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__23(_arch 6 0 23(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__24(_arch 7 0 24(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000047 55 1206          1757129670835 Driver
(_unit VHDL(test_dff 0 29(driver 0 31))
	(_version vf5)
	(_time 1757129670836 2025.09.06 00:34:30)
	(_source(\../src/practica2.vhd\))
	(_parameters tan)
	(_code 65663265653332726331233f306363636362616360)
	(_ent
		(_time 1756945109029)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 34(_ent (_in))))
				(_port(_int Clear -1 0 34(_ent (_in))))
				(_port(_int Clock -1 0 34(_ent (_in))))
				(_port(_int Data -1 0 34(_ent (_in))))
				(_port(_int Q -1 0 35(_ent (_out))))
				(_port(_int Qbar -1 0 35(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 42(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 39(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 39(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 40(_arch(_uni))))
		(_sig(_int Data -1 0 40(_arch(_uni))))
		(_sig(_int Q -1 0 40(_arch(_uni))))
		(_sig(_int QBar -1 0 40(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 44(_prcs(_wait_for)(_trgt(0)(1)(2)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000047 55 976           1757130188926 prueba
(_unit VHDL(simple 0 2(prueba 0 5))
	(_version vf5)
	(_time 1757130188927 2025.09.06 00:43:08)
	(_source(\../src/simple.vhd\))
	(_parameters tan)
	(_code 434744414914435442410019174440454a45174443)
	(_ent
		(_time 1756325127014)
	)
	(_object
		(_type(_int ~STRING~13 0 6(_array -1((_to i 1 i 11)))))
		(_cnst(_int mensaje 0 0 6(_arch(_string \"hola, mundo"\))))
		(_sig(_int canal -1 0 7(_arch(_uni((i 32))))))
		(_var(_int linea -2 0 10(_prcs 0)))
		(_var(_int dummy -3 0 11(_prcs 0)))
		(_prcs
			(p1(_arch 0 0 9(_prcs(_wait_for)(_trgt(0))(_mon))))
		)
		(_subprogram
			(_ext WRITE(1 21))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext std.TEXTIO.LINE(1 LINE)))
		(_type(_ext std.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext std.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext std.TEXTIO.TEXT(1 TEXT)))
		(_var(_ext std.TEXTIO.OUTPUT(1 OUTPUT)))
	)
	(_use(std(standard))(std(TEXTIO)))
	(_model . prueba 1 -1)
)
I 000053 55 1445          1757130188942 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 0 12))
	(_version vf5)
	(_time 1757130188943 2025.09.06 00:43:08)
	(_source(\../src/practica2.vhd\))
	(_parameters tan)
	(_code 5257525156050044575c4408055456545454545456)
	(_ent
		(_time 1756945109009)
	)
	(_object
		(_port(_int Preset -1 0 3(_ent(_in))))
		(_port(_int Clear -1 0 4(_ent(_in))))
		(_port(_int Clock -1 0 5(_ent(_in))))
		(_port(_int Data -1 0 6(_ent(_in))))
		(_port(_int Q -1 0 7(_ent(_out))))
		(_port(_int QBar -1 0 8(_ent(_out))))
		(_sig(_int A -1 0 13(_arch(_uni))))
		(_sig(_int B -1 0 13(_arch(_uni))))
		(_sig(_int C -1 0 13(_arch(_uni))))
		(_sig(_int D -1 0 13(_arch(_uni))))
		(_sig(_int Qint -1 0 14(_arch(_uni))))
		(_sig(_int QbarInt -1 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__17(_arch 1 0 17(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__18(_arch 2 0 18(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__19(_arch 3 0 19(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__20(_arch 4 0 20(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__21(_arch 5 0 21(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__23(_arch 6 0 23(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__24(_arch 7 0 24(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000047 55 1206          1757130188948 Driver
(_unit VHDL(test_dff 0 29(driver 0 31))
	(_version vf5)
	(_time 1757130188949 2025.09.06 00:43:08)
	(_source(\../src/practica2.vhd\))
	(_parameters tan)
	(_code 525652515504054554061408075454545455565457)
	(_ent
		(_time 1756945109029)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 34(_ent (_in))))
				(_port(_int Clear -1 0 34(_ent (_in))))
				(_port(_int Clock -1 0 34(_ent (_in))))
				(_port(_int Data -1 0 34(_ent (_in))))
				(_port(_int Q -1 0 35(_ent (_out))))
				(_port(_int Qbar -1 0 35(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 42(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 39(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 39(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 40(_arch(_uni))))
		(_sig(_int Data -1 0 40(_arch(_uni))))
		(_sig(_int Q -1 0 40(_arch(_uni))))
		(_sig(_int QBar -1 0 40(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 44(_prcs(_wait_for)(_trgt(0)(1)(2)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000047 55 976           1757130499990 prueba
(_unit VHDL(simple 0 2(prueba 0 5))
	(_version vf5)
	(_time 1757130499991 2025.09.06 00:48:19)
	(_source(\../src/simple.vhd\))
	(_parameters tan)
	(_code 5908595a590e594e585b1a030d5e5a5f505f0d5e59)
	(_ent
		(_time 1756325127014)
	)
	(_object
		(_type(_int ~STRING~13 0 6(_array -1((_to i 1 i 11)))))
		(_cnst(_int mensaje 0 0 6(_arch(_string \"hola, mundo"\))))
		(_sig(_int canal -1 0 7(_arch(_uni((i 32))))))
		(_var(_int linea -2 0 10(_prcs 0)))
		(_var(_int dummy -3 0 11(_prcs 0)))
		(_prcs
			(p1(_arch 0 0 9(_prcs(_wait_for)(_trgt(0))(_mon))))
		)
		(_subprogram
			(_ext WRITE(1 21))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext std.TEXTIO.LINE(1 LINE)))
		(_type(_ext std.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext std.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext std.TEXTIO.TEXT(1 TEXT)))
		(_var(_ext std.TEXTIO.OUTPUT(1 OUTPUT)))
	)
	(_use(std(standard))(std(TEXTIO)))
	(_model . prueba 1 -1)
)
I 000053 55 1445          1757130500006 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 0 12))
	(_version vf5)
	(_time 1757130500007 2025.09.06 00:48:20)
	(_source(\../src/practica2.vhd\))
	(_parameters tan)
	(_code 69396e69663e3b7f6c677f333e6f6d6f6f6f6f6f6d)
	(_ent
		(_time 1756945109009)
	)
	(_object
		(_port(_int Preset -1 0 3(_ent(_in))))
		(_port(_int Clear -1 0 4(_ent(_in))))
		(_port(_int Clock -1 0 5(_ent(_in))))
		(_port(_int Data -1 0 6(_ent(_in))))
		(_port(_int Q -1 0 7(_ent(_out))))
		(_port(_int QBar -1 0 8(_ent(_out))))
		(_sig(_int A -1 0 13(_arch(_uni))))
		(_sig(_int B -1 0 13(_arch(_uni))))
		(_sig(_int C -1 0 13(_arch(_uni))))
		(_sig(_int D -1 0 13(_arch(_uni))))
		(_sig(_int Qint -1 0 14(_arch(_uni))))
		(_sig(_int QbarInt -1 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__17(_arch 1 0 17(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__18(_arch 2 0 18(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__19(_arch 3 0 19(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__20(_arch 4 0 20(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__21(_arch 5 0 21(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__23(_arch 6 0 23(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__24(_arch 7 0 24(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000047 55 1206          1757130500012 Driver
(_unit VHDL(test_dff 0 29(driver 0 31))
	(_version vf5)
	(_time 1757130500013 2025.09.06 00:48:20)
	(_source(\../src/practica2.vhd\))
	(_parameters tan)
	(_code 69386e69653f3e7e6f3d2f333c6f6f6f6f6e6d6f6c)
	(_ent
		(_time 1756945109029)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 34(_ent (_in))))
				(_port(_int Clear -1 0 34(_ent (_in))))
				(_port(_int Clock -1 0 34(_ent (_in))))
				(_port(_int Data -1 0 34(_ent (_in))))
				(_port(_int Q -1 0 35(_ent (_out))))
				(_port(_int Qbar -1 0 35(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 42(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 39(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 39(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 40(_arch(_uni))))
		(_sig(_int Data -1 0 40(_arch(_uni))))
		(_sig(_int Q -1 0 40(_arch(_uni))))
		(_sig(_int QBar -1 0 40(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 44(_prcs(_wait_for)(_trgt(0)(1)(2)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000047 55 976           1757130617665 prueba
(_unit VHDL(simple 0 2(prueba 0 5))
	(_version vf5)
	(_time 1757130617666 2025.09.06 00:50:17)
	(_source(\../src/simple.vhd\))
	(_parameters tan)
	(_code 01545407095601160003425b550602070807550601)
	(_ent
		(_time 1756325127014)
	)
	(_object
		(_type(_int ~STRING~13 0 6(_array -1((_to i 1 i 11)))))
		(_cnst(_int mensaje 0 0 6(_arch(_string \"hola, mundo"\))))
		(_sig(_int canal -1 0 7(_arch(_uni((i 32))))))
		(_var(_int linea -2 0 10(_prcs 0)))
		(_var(_int dummy -3 0 11(_prcs 0)))
		(_prcs
			(p1(_arch 0 0 9(_prcs(_wait_for)(_trgt(0))(_mon))))
		)
		(_subprogram
			(_ext WRITE(1 21))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext std.TEXTIO.LINE(1 LINE)))
		(_type(_ext std.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext std.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext std.TEXTIO.TEXT(1 TEXT)))
		(_var(_ext std.TEXTIO.OUTPUT(1 OUTPUT)))
	)
	(_use(std(standard))(std(TEXTIO)))
	(_model . prueba 1 -1)
)
I 000053 55 1445          1757130617681 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 0 12))
	(_version vf5)
	(_time 1757130617682 2025.09.06 00:50:17)
	(_source(\../src/practica2.vhd\))
	(_parameters tan)
	(_code 1145431616464307141f074b461715171717171715)
	(_ent
		(_time 1756945109009)
	)
	(_object
		(_port(_int Preset -1 0 3(_ent(_in))))
		(_port(_int Clear -1 0 4(_ent(_in))))
		(_port(_int Clock -1 0 5(_ent(_in))))
		(_port(_int Data -1 0 6(_ent(_in))))
		(_port(_int Q -1 0 7(_ent(_out))))
		(_port(_int QBar -1 0 8(_ent(_out))))
		(_sig(_int A -1 0 13(_arch(_uni))))
		(_sig(_int B -1 0 13(_arch(_uni))))
		(_sig(_int C -1 0 13(_arch(_uni))))
		(_sig(_int D -1 0 13(_arch(_uni))))
		(_sig(_int Qint -1 0 14(_arch(_uni))))
		(_sig(_int QbarInt -1 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__17(_arch 1 0 17(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__18(_arch 2 0 18(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__19(_arch 3 0 19(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__20(_arch 4 0 20(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__21(_arch 5 0 21(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__23(_arch 6 0 23(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__24(_arch 7 0 24(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000047 55 1206          1757130617687 Driver
(_unit VHDL(test_dff 0 29(driver 0 31))
	(_version vf5)
	(_time 1757130617688 2025.09.06 00:50:17)
	(_source(\../src/practica2.vhd\))
	(_parameters tan)
	(_code 11444316154746061745574b441717171716151714)
	(_ent
		(_time 1756945109029)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 34(_ent (_in))))
				(_port(_int Clear -1 0 34(_ent (_in))))
				(_port(_int Clock -1 0 34(_ent (_in))))
				(_port(_int Data -1 0 34(_ent (_in))))
				(_port(_int Q -1 0 35(_ent (_out))))
				(_port(_int Qbar -1 0 35(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 42(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 39(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 39(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 40(_arch(_uni))))
		(_sig(_int Data -1 0 40(_arch(_uni))))
		(_sig(_int Q -1 0 40(_arch(_uni))))
		(_sig(_int QBar -1 0 40(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 44(_prcs(_wait_for)(_trgt(0)(1)(2)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000047 55 976           1757131081273 prueba
(_unit VHDL(simple 0 2(prueba 0 5))
	(_version vf5)
	(_time 1757131081274 2025.09.06 00:58:01)
	(_source(\../src/simple.vhd\))
	(_parameters tan)
	(_code fba8f9aba0acfbecfaf9b8a1affcf8fdf2fdaffcfb)
	(_ent
		(_time 1756325127014)
	)
	(_object
		(_type(_int ~STRING~13 0 6(_array -1((_to i 1 i 11)))))
		(_cnst(_int mensaje 0 0 6(_arch(_string \"hola, mundo"\))))
		(_sig(_int canal -1 0 7(_arch(_uni((i 32))))))
		(_var(_int linea -2 0 10(_prcs 0)))
		(_var(_int dummy -3 0 11(_prcs 0)))
		(_prcs
			(p1(_arch 0 0 9(_prcs(_wait_for)(_trgt(0))(_mon))))
		)
		(_subprogram
			(_ext WRITE(1 21))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext std.TEXTIO.LINE(1 LINE)))
		(_type(_ext std.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext std.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext std.TEXTIO.TEXT(1 TEXT)))
		(_var(_ext std.TEXTIO.OUTPUT(1 OUTPUT)))
	)
	(_use(std(standard))(std(TEXTIO)))
	(_model . prueba 1 -1)
)
I 000053 55 1445          1757131081289 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 0 12))
	(_version vf5)
	(_time 1757131081290 2025.09.06 00:58:01)
	(_source(\../src/practica2.vhd\))
	(_parameters tan)
	(_code 0a580c0c5d5d581c0f041c505d0c0e0c0c0c0c0c0e)
	(_ent
		(_time 1756945109009)
	)
	(_object
		(_port(_int Preset -1 0 3(_ent(_in))))
		(_port(_int Clear -1 0 4(_ent(_in))))
		(_port(_int Clock -1 0 5(_ent(_in))))
		(_port(_int Data -1 0 6(_ent(_in))))
		(_port(_int Q -1 0 7(_ent(_out))))
		(_port(_int QBar -1 0 8(_ent(_out))))
		(_sig(_int A -1 0 13(_arch(_uni))))
		(_sig(_int B -1 0 13(_arch(_uni))))
		(_sig(_int C -1 0 13(_arch(_uni))))
		(_sig(_int D -1 0 13(_arch(_uni))))
		(_sig(_int Qint -1 0 14(_arch(_uni))))
		(_sig(_int QbarInt -1 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__17(_arch 1 0 17(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__18(_arch 2 0 18(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__19(_arch 3 0 19(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__20(_arch 4 0 20(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__21(_arch 5 0 21(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__23(_arch 6 0 23(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__24(_arch 7 0 24(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000047 55 1203          1757131081295 Driver
(_unit VHDL(test_dff 0 29(driver 0 31))
	(_version vf5)
	(_time 1757131081296 2025.09.06 00:58:01)
	(_source(\../src/practica2.vhd\))
	(_parameters tan)
	(_code 0a590c0c5e5c5d1d0c5e4c505f0c0c0c0c0d0e0c0f)
	(_ent
		(_time 1756945109029)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 34(_ent (_in))))
				(_port(_int Clear -1 0 34(_ent (_in))))
				(_port(_int Clock -1 0 34(_ent (_in))))
				(_port(_int Data -1 0 34(_ent (_in))))
				(_port(_int Q -1 0 35(_ent (_out))))
				(_port(_int Qbar -1 0 35(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 42(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 39(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 39(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 40(_arch(_uni))))
		(_sig(_int Data -1 0 40(_arch(_uni))))
		(_sig(_int Q -1 0 40(_arch(_uni))))
		(_sig(_int QBar -1 0 40(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 44(_prcs(_wait_for)(_trgt(1)(2)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000047 55 976           1757131129594 prueba
(_unit VHDL(simple 0 2(prueba 0 5))
	(_version vf5)
	(_time 1757131129595 2025.09.06 00:58:49)
	(_source(\../src/simple.vhd\))
	(_parameters tan)
	(_code b3bce5e7b9e4b3a4b2b1f0e9e7b4b0b5bab5e7b4b3)
	(_ent
		(_time 1756325127014)
	)
	(_object
		(_type(_int ~STRING~13 0 6(_array -1((_to i 1 i 11)))))
		(_cnst(_int mensaje 0 0 6(_arch(_string \"hola, mundo"\))))
		(_sig(_int canal -1 0 7(_arch(_uni((i 32))))))
		(_var(_int linea -2 0 10(_prcs 0)))
		(_var(_int dummy -3 0 11(_prcs 0)))
		(_prcs
			(p1(_arch 0 0 9(_prcs(_wait_for)(_trgt(0))(_mon))))
		)
		(_subprogram
			(_ext WRITE(1 21))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext std.TEXTIO.LINE(1 LINE)))
		(_type(_ext std.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext std.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext std.TEXTIO.TEXT(1 TEXT)))
		(_var(_ext std.TEXTIO.OUTPUT(1 OUTPUT)))
	)
	(_use(std(standard))(std(TEXTIO)))
	(_model . prueba 1 -1)
)
I 000053 55 1445          1757131129612 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 0 12))
	(_version vf5)
	(_time 1757131129613 2025.09.06 00:58:49)
	(_source(\../src/practica2.vhd\))
	(_parameters tan)
	(_code c3cd9296c69491d5c6cdd59994c5c7c5c5c5c5c5c7)
	(_ent
		(_time 1756945109009)
	)
	(_object
		(_port(_int Preset -1 0 3(_ent(_in))))
		(_port(_int Clear -1 0 4(_ent(_in))))
		(_port(_int Clock -1 0 5(_ent(_in))))
		(_port(_int Data -1 0 6(_ent(_in))))
		(_port(_int Q -1 0 7(_ent(_out))))
		(_port(_int QBar -1 0 8(_ent(_out))))
		(_sig(_int A -1 0 13(_arch(_uni))))
		(_sig(_int B -1 0 13(_arch(_uni))))
		(_sig(_int C -1 0 13(_arch(_uni))))
		(_sig(_int D -1 0 13(_arch(_uni))))
		(_sig(_int Qint -1 0 14(_arch(_uni))))
		(_sig(_int QbarInt -1 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__17(_arch 1 0 17(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__18(_arch 2 0 18(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__19(_arch 3 0 19(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__20(_arch 4 0 20(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__21(_arch 5 0 21(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__23(_arch 6 0 23(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__24(_arch 7 0 24(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000047 55 1203          1757131129618 Driver
(_unit VHDL(test_dff 0 29(driver 0 31))
	(_version vf5)
	(_time 1757131129619 2025.09.06 00:58:49)
	(_source(\../src/practica2.vhd\))
	(_parameters tan)
	(_code d2dd8380d58485c5d486948887d4d4d4d4d5d6d4d7)
	(_ent
		(_time 1756945109029)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 34(_ent (_in))))
				(_port(_int Clear -1 0 34(_ent (_in))))
				(_port(_int Clock -1 0 34(_ent (_in))))
				(_port(_int Data -1 0 34(_ent (_in))))
				(_port(_int Q -1 0 35(_ent (_out))))
				(_port(_int Qbar -1 0 35(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 42(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 39(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 39(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 40(_arch(_uni))))
		(_sig(_int Data -1 0 40(_arch(_uni))))
		(_sig(_int Q -1 0 40(_arch(_uni))))
		(_sig(_int QBar -1 0 40(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 44(_prcs(_wait_for)(_trgt(1)(2)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000047 55 976           1757131484722 prueba
(_unit VHDL(simple 0 2(prueba 0 5))
	(_version vf5)
	(_time 1757131484723 2025.09.06 01:04:44)
	(_source(\../src/simple.vhd\))
	(_parameters tan)
	(_code e8b9e2bbe9bfe8ffe9eaabb2bcefebeee1eebcefe8)
	(_ent
		(_time 1756325127014)
	)
	(_object
		(_type(_int ~STRING~13 0 6(_array -1((_to i 1 i 11)))))
		(_cnst(_int mensaje 0 0 6(_arch(_string \"hola, mundo"\))))
		(_sig(_int canal -1 0 7(_arch(_uni((i 32))))))
		(_var(_int linea -2 0 10(_prcs 0)))
		(_var(_int dummy -3 0 11(_prcs 0)))
		(_prcs
			(p1(_arch 0 0 9(_prcs(_wait_for)(_trgt(0))(_mon))))
		)
		(_subprogram
			(_ext WRITE(1 21))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext std.TEXTIO.LINE(1 LINE)))
		(_type(_ext std.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext std.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext std.TEXTIO.TEXT(1 TEXT)))
		(_var(_ext std.TEXTIO.OUTPUT(1 OUTPUT)))
	)
	(_use(std(standard))(std(TEXTIO)))
	(_model . prueba 1 -1)
)
I 000053 55 1445          1757131484739 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 0 12))
	(_version vf5)
	(_time 1757131484740 2025.09.06 01:04:44)
	(_source(\../src/practica2.vhd\))
	(_parameters tan)
	(_code 07575201065055110209115d500103010101010103)
	(_ent
		(_time 1756945109009)
	)
	(_object
		(_port(_int Preset -1 0 3(_ent(_in))))
		(_port(_int Clear -1 0 4(_ent(_in))))
		(_port(_int Clock -1 0 5(_ent(_in))))
		(_port(_int Data -1 0 6(_ent(_in))))
		(_port(_int Q -1 0 7(_ent(_out))))
		(_port(_int QBar -1 0 8(_ent(_out))))
		(_sig(_int A -1 0 13(_arch(_uni))))
		(_sig(_int B -1 0 13(_arch(_uni))))
		(_sig(_int C -1 0 13(_arch(_uni))))
		(_sig(_int D -1 0 13(_arch(_uni))))
		(_sig(_int Qint -1 0 14(_arch(_uni))))
		(_sig(_int QbarInt -1 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__17(_arch 1 0 17(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__18(_arch 2 0 18(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__19(_arch 3 0 19(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__20(_arch 4 0 20(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__21(_arch 5 0 21(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__23(_arch 6 0 23(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__24(_arch 7 0 24(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000047 55 1203          1757131484745 Driver
(_unit VHDL(test_dff 0 29(driver 0 31))
	(_version vf5)
	(_time 1757131484746 2025.09.06 01:04:44)
	(_source(\../src/practica2.vhd\))
	(_parameters tan)
	(_code 07565201055150100153415d520101010100030102)
	(_ent
		(_time 1756945109029)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 34(_ent (_in))))
				(_port(_int Clear -1 0 34(_ent (_in))))
				(_port(_int Clock -1 0 34(_ent (_in))))
				(_port(_int Data -1 0 34(_ent (_in))))
				(_port(_int Q -1 0 35(_ent (_out))))
				(_port(_int Qbar -1 0 35(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 42(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 39(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 39(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 40(_arch(_uni))))
		(_sig(_int Data -1 0 40(_arch(_uni))))
		(_sig(_int Q -1 0 40(_arch(_uni))))
		(_sig(_int QBar -1 0 40(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 44(_prcs(_wait_for)(_trgt(1)(2)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000047 55 976           1757131602061 prueba
(_unit VHDL(simple 0 2(prueba 0 5))
	(_version vf5)
	(_time 1757131602062 2025.09.06 01:06:42)
	(_source(\../src/simple.vhd\))
	(_parameters tan)
	(_code 481c4f4a491f485f494a0b121c4f4b4e414e1c4f48)
	(_ent
		(_time 1756325127014)
	)
	(_object
		(_type(_int ~STRING~13 0 6(_array -1((_to i 1 i 11)))))
		(_cnst(_int mensaje 0 0 6(_arch(_string \"hola, mundo"\))))
		(_sig(_int canal -1 0 7(_arch(_uni((i 32))))))
		(_var(_int linea -2 0 10(_prcs 0)))
		(_var(_int dummy -3 0 11(_prcs 0)))
		(_prcs
			(p1(_arch 0 0 9(_prcs(_wait_for)(_trgt(0))(_mon))))
		)
		(_subprogram
			(_ext WRITE(1 21))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext std.TEXTIO.LINE(1 LINE)))
		(_type(_ext std.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext std.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext std.TEXTIO.TEXT(1 TEXT)))
		(_var(_ext std.TEXTIO.OUTPUT(1 OUTPUT)))
	)
	(_use(std(standard))(std(TEXTIO)))
	(_model . prueba 1 -1)
)
I 000053 55 1445          1757131602077 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 0 12))
	(_version vf5)
	(_time 1757131602078 2025.09.06 01:06:42)
	(_source(\../src/practica2.vhd\))
	(_parameters tan)
	(_code 57025754560005415259410d005153515151515153)
	(_ent
		(_time 1756945109009)
	)
	(_object
		(_port(_int Preset -1 0 3(_ent(_in))))
		(_port(_int Clear -1 0 4(_ent(_in))))
		(_port(_int Clock -1 0 5(_ent(_in))))
		(_port(_int Data -1 0 6(_ent(_in))))
		(_port(_int Q -1 0 7(_ent(_out))))
		(_port(_int QBar -1 0 8(_ent(_out))))
		(_sig(_int A -1 0 13(_arch(_uni))))
		(_sig(_int B -1 0 13(_arch(_uni))))
		(_sig(_int C -1 0 13(_arch(_uni))))
		(_sig(_int D -1 0 13(_arch(_uni))))
		(_sig(_int Qint -1 0 14(_arch(_uni))))
		(_sig(_int QbarInt -1 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__17(_arch 1 0 17(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__18(_arch 2 0 18(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__19(_arch 3 0 19(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__20(_arch 4 0 20(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__21(_arch 5 0 21(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__23(_arch 6 0 23(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__24(_arch 7 0 24(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000047 55 1203          1757131602083 Driver
(_unit VHDL(test_dff 0 29(driver 0 31))
	(_version vf5)
	(_time 1757131602084 2025.09.06 01:06:42)
	(_source(\../src/practica2.vhd\))
	(_parameters tan)
	(_code 57035754550100405103110d025151515150535152)
	(_ent
		(_time 1756945109029)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 34(_ent (_in))))
				(_port(_int Clear -1 0 34(_ent (_in))))
				(_port(_int Clock -1 0 34(_ent (_in))))
				(_port(_int Data -1 0 34(_ent (_in))))
				(_port(_int Q -1 0 35(_ent (_out))))
				(_port(_int Qbar -1 0 35(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 42(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 39(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 39(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 40(_arch(_uni))))
		(_sig(_int Data -1 0 40(_arch(_uni))))
		(_sig(_int Q -1 0 40(_arch(_uni))))
		(_sig(_int QBar -1 0 40(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 44(_prcs(_wait_for)(_trgt(1)(2)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000047 55 976           1757131625537 prueba
(_unit VHDL(simple 0 2(prueba 0 5))
	(_version vf5)
	(_time 1757131625538 2025.09.06 01:07:05)
	(_source(\../src/simple.vhd\))
	(_parameters tan)
	(_code 04010702095304130506475e500307020d02500304)
	(_ent
		(_time 1756325127014)
	)
	(_object
		(_type(_int ~STRING~13 0 6(_array -1((_to i 1 i 11)))))
		(_cnst(_int mensaje 0 0 6(_arch(_string \"hola, mundo"\))))
		(_sig(_int canal -1 0 7(_arch(_uni((i 32))))))
		(_var(_int linea -2 0 10(_prcs 0)))
		(_var(_int dummy -3 0 11(_prcs 0)))
		(_prcs
			(p1(_arch 0 0 9(_prcs(_wait_for)(_trgt(0))(_mon))))
		)
		(_subprogram
			(_ext WRITE(1 21))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext std.TEXTIO.LINE(1 LINE)))
		(_type(_ext std.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext std.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext std.TEXTIO.TEXT(1 TEXT)))
		(_var(_ext std.TEXTIO.OUTPUT(1 OUTPUT)))
	)
	(_use(std(standard))(std(TEXTIO)))
	(_model . prueba 1 -1)
)
I 000053 55 1445          1757131625553 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 0 12))
	(_version vf5)
	(_time 1757131625554 2025.09.06 01:07:05)
	(_source(\../src/practica2.vhd\))
	(_parameters tan)
	(_code 1410101316434602111a024e431210121212121210)
	(_ent
		(_time 1756945109009)
	)
	(_object
		(_port(_int Preset -1 0 3(_ent(_in))))
		(_port(_int Clear -1 0 4(_ent(_in))))
		(_port(_int Clock -1 0 5(_ent(_in))))
		(_port(_int Data -1 0 6(_ent(_in))))
		(_port(_int Q -1 0 7(_ent(_out))))
		(_port(_int QBar -1 0 8(_ent(_out))))
		(_sig(_int A -1 0 13(_arch(_uni))))
		(_sig(_int B -1 0 13(_arch(_uni))))
		(_sig(_int C -1 0 13(_arch(_uni))))
		(_sig(_int D -1 0 13(_arch(_uni))))
		(_sig(_int Qint -1 0 14(_arch(_uni))))
		(_sig(_int QbarInt -1 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__17(_arch 1 0 17(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__18(_arch 2 0 18(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__19(_arch 3 0 19(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__20(_arch 4 0 20(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__21(_arch 5 0 21(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__23(_arch 6 0 23(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__24(_arch 7 0 24(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000047 55 1203          1757131625559 Driver
(_unit VHDL(test_dff 0 29(driver 0 31))
	(_version vf5)
	(_time 1757131625560 2025.09.06 01:07:05)
	(_source(\../src/practica2.vhd\))
	(_parameters tan)
	(_code 14111013154243031243524e411212121213101211)
	(_ent
		(_time 1756945109029)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 34(_ent (_in))))
				(_port(_int Clear -1 0 34(_ent (_in))))
				(_port(_int Clock -1 0 34(_ent (_in))))
				(_port(_int Data -1 0 34(_ent (_in))))
				(_port(_int Q -1 0 35(_ent (_out))))
				(_port(_int Qbar -1 0 35(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 42(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 39(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 39(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 40(_arch(_uni))))
		(_sig(_int Data -1 0 40(_arch(_uni))))
		(_sig(_int Q -1 0 40(_arch(_uni))))
		(_sig(_int QBar -1 0 40(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 44(_prcs(_wait_for)(_trgt(1)(2)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000047 55 976           1757132682077 prueba
(_unit VHDL(simple 0 2(prueba 0 5))
	(_version vf5)
	(_time 1757132682078 2025.09.06 01:24:42)
	(_source(\../src/simple.vhd\))
	(_parameters tan)
	(_code 17134210194017001615544d431014111e11431017)
	(_ent
		(_time 1756325127014)
	)
	(_object
		(_type(_int ~STRING~13 0 6(_array -1((_to i 1 i 11)))))
		(_cnst(_int mensaje 0 0 6(_arch(_string \"hola, mundo"\))))
		(_sig(_int canal -1 0 7(_arch(_uni((i 32))))))
		(_var(_int linea -2 0 10(_prcs 0)))
		(_var(_int dummy -3 0 11(_prcs 0)))
		(_prcs
			(p1(_arch 0 0 9(_prcs(_wait_for)(_trgt(0))(_mon))))
		)
		(_subprogram
			(_ext WRITE(1 21))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext std.TEXTIO.LINE(1 LINE)))
		(_type(_ext std.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext std.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext std.TEXTIO.TEXT(1 TEXT)))
		(_var(_ext std.TEXTIO.OUTPUT(1 OUTPUT)))
	)
	(_use(std(standard))(std(TEXTIO)))
	(_model . prueba 1 -1)
)
I 000053 55 1445          1757132682094 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 0 12))
	(_version vf5)
	(_time 1757132682095 2025.09.06 01:24:42)
	(_source(\../src/practica2.vhd\))
	(_parameters tan)
	(_code 27227523267075312229317d702123212121212123)
	(_ent
		(_time 1756945109009)
	)
	(_object
		(_port(_int Preset -1 0 3(_ent(_in))))
		(_port(_int Clear -1 0 4(_ent(_in))))
		(_port(_int Clock -1 0 5(_ent(_in))))
		(_port(_int Data -1 0 6(_ent(_in))))
		(_port(_int Q -1 0 7(_ent(_out))))
		(_port(_int QBar -1 0 8(_ent(_out))))
		(_sig(_int A -1 0 13(_arch(_uni))))
		(_sig(_int B -1 0 13(_arch(_uni))))
		(_sig(_int C -1 0 13(_arch(_uni))))
		(_sig(_int D -1 0 13(_arch(_uni))))
		(_sig(_int Qint -1 0 14(_arch(_uni))))
		(_sig(_int QbarInt -1 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__17(_arch 1 0 17(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__18(_arch 2 0 18(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__19(_arch 3 0 19(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__20(_arch 4 0 20(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__21(_arch 5 0 21(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__23(_arch 6 0 23(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__24(_arch 7 0 24(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000047 55 1203          1757132682100 Driver
(_unit VHDL(test_dff 0 29(driver 0 31))
	(_version vf5)
	(_time 1757132682101 2025.09.06 01:24:42)
	(_source(\../src/practica2.vhd\))
	(_parameters tan)
	(_code 27237523257170302170617d722121212120232122)
	(_ent
		(_time 1756945109029)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 34(_ent (_in))))
				(_port(_int Clear -1 0 34(_ent (_in))))
				(_port(_int Clock -1 0 34(_ent (_in))))
				(_port(_int Data -1 0 34(_ent (_in))))
				(_port(_int Q -1 0 35(_ent (_out))))
				(_port(_int Qbar -1 0 35(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 42(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 39(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 39(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 40(_arch(_uni))))
		(_sig(_int Data -1 0 40(_arch(_uni))))
		(_sig(_int Q -1 0 40(_arch(_uni))))
		(_sig(_int QBar -1 0 40(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 44(_prcs(_wait_for)(_trgt(1)(2)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000047 55 976           1757180736092 prueba
(_unit VHDL(simple 0 2(prueba 0 5))
	(_version vf5)
	(_time 1757180736093 2025.09.06 14:45:36)
	(_source(\../src/simple.vhd\))
	(_parameters tan)
	(_code 9e9bcc91c2c99e899f9cddc4ca999d989798ca999e)
	(_ent
		(_time 1756325127014)
	)
	(_object
		(_type(_int ~STRING~13 0 6(_array -1((_to i 1 i 11)))))
		(_cnst(_int mensaje 0 0 6(_arch(_string \"hola, mundo"\))))
		(_sig(_int canal -1 0 7(_arch(_uni((i 32))))))
		(_var(_int linea -2 0 10(_prcs 0)))
		(_var(_int dummy -3 0 11(_prcs 0)))
		(_prcs
			(p1(_arch 0 0 9(_prcs(_wait_for)(_trgt(0))(_mon))))
		)
		(_subprogram
			(_ext WRITE(1 21))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext std.TEXTIO.LINE(1 LINE)))
		(_type(_ext std.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext std.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext std.TEXTIO.TEXT(1 TEXT)))
		(_var(_ext std.TEXTIO.OUTPUT(1 OUTPUT)))
	)
	(_use(std(standard))(std(TEXTIO)))
	(_model . prueba 1 -1)
)
I 000053 55 1445          1757180736128 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 0 12))
	(_version vf5)
	(_time 1757180736129 2025.09.06 14:45:36)
	(_source(\../src/practica2.vhd\))
	(_parameters tan)
	(_code bdb9e8e9efeaefabb8b3abe7eabbb9bbbbbbbbbbb9)
	(_ent
		(_time 1756945109009)
	)
	(_object
		(_port(_int Preset -1 0 3(_ent(_in))))
		(_port(_int Clear -1 0 4(_ent(_in))))
		(_port(_int Clock -1 0 5(_ent(_in))))
		(_port(_int Data -1 0 6(_ent(_in))))
		(_port(_int Q -1 0 7(_ent(_out))))
		(_port(_int QBar -1 0 8(_ent(_out))))
		(_sig(_int A -1 0 13(_arch(_uni))))
		(_sig(_int B -1 0 13(_arch(_uni))))
		(_sig(_int C -1 0 13(_arch(_uni))))
		(_sig(_int D -1 0 13(_arch(_uni))))
		(_sig(_int Qint -1 0 14(_arch(_uni))))
		(_sig(_int QbarInt -1 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__17(_arch 1 0 17(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__18(_arch 2 0 18(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__19(_arch 3 0 19(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__20(_arch 4 0 20(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__21(_arch 5 0 21(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__23(_arch 6 0 23(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__24(_arch 7 0 24(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000047 55 1203          1757180736139 Driver
(_unit VHDL(test_dff 0 29(driver 0 31))
	(_version vf5)
	(_time 1757180736140 2025.09.06 14:45:36)
	(_source(\../src/practica2.vhd\))
	(_parameters tan)
	(_code cdc898989c9b9adacb9a8b9798cbcbcbcbcac9cbc8)
	(_ent
		(_time 1756945109029)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 34(_ent (_in))))
				(_port(_int Clear -1 0 34(_ent (_in))))
				(_port(_int Clock -1 0 34(_ent (_in))))
				(_port(_int Data -1 0 34(_ent (_in))))
				(_port(_int Q -1 0 35(_ent (_out))))
				(_port(_int Qbar -1 0 35(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 42(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 39(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 39(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 40(_arch(_uni))))
		(_sig(_int Data -1 0 40(_arch(_uni))))
		(_sig(_int Q -1 0 40(_arch(_uni))))
		(_sig(_int QBar -1 0 40(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 44(_prcs(_wait_for)(_trgt(1)(2)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000047 55 976           1757183817282 prueba
(_unit VHDL(simple 0 2(prueba 0 5))
	(_version vf5)
	(_time 1757183817283 2025.09.06 15:36:57)
	(_source(\../src/simple.vhd\))
	(_parameters tan)
	(_code 8184d78f89d681968083c2dbd58682878887d58681)
	(_ent
		(_time 1756325127014)
	)
	(_object
		(_type(_int ~STRING~13 0 6(_array -1((_to i 1 i 11)))))
		(_cnst(_int mensaje 0 0 6(_arch(_string \"hola, mundo"\))))
		(_sig(_int canal -1 0 7(_arch(_uni((i 32))))))
		(_var(_int linea -2 0 10(_prcs 0)))
		(_var(_int dummy -3 0 11(_prcs 0)))
		(_prcs
			(p1(_arch 0 0 9(_prcs(_wait_for)(_trgt(0))(_mon))))
		)
		(_subprogram
			(_ext WRITE(1 21))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext std.TEXTIO.LINE(1 LINE)))
		(_type(_ext std.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext std.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext std.TEXTIO.TEXT(1 TEXT)))
		(_var(_ext std.TEXTIO.OUTPUT(1 OUTPUT)))
	)
	(_use(std(standard))(std(TEXTIO)))
	(_model . prueba 1 -1)
)
I 000053 55 1445          1757183817314 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 0 12))
	(_version vf5)
	(_time 1757183817315 2025.09.06 15:36:57)
	(_source(\../src/practica2.vhd\))
	(_parameters tan)
	(_code a1a5f0f6a6f6f3b7a4afb7fbf6a7a5a7a7a7a7a7a5)
	(_ent
		(_time 1756945109009)
	)
	(_object
		(_port(_int Preset -1 0 3(_ent(_in))))
		(_port(_int Clear -1 0 4(_ent(_in))))
		(_port(_int Clock -1 0 5(_ent(_in))))
		(_port(_int Data -1 0 6(_ent(_in))))
		(_port(_int Q -1 0 7(_ent(_out))))
		(_port(_int QBar -1 0 8(_ent(_out))))
		(_sig(_int A -1 0 13(_arch(_uni))))
		(_sig(_int B -1 0 13(_arch(_uni))))
		(_sig(_int C -1 0 13(_arch(_uni))))
		(_sig(_int D -1 0 13(_arch(_uni))))
		(_sig(_int Qint -1 0 14(_arch(_uni))))
		(_sig(_int QbarInt -1 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__17(_arch 1 0 17(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__18(_arch 2 0 18(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__19(_arch 3 0 19(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__20(_arch 4 0 20(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__21(_arch 5 0 21(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__23(_arch 6 0 23(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__24(_arch 7 0 24(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000047 55 976           1757183831244 prueba
(_unit VHDL(simple 0 2(prueba 0 5))
	(_version vf5)
	(_time 1757183831245 2025.09.06 15:37:11)
	(_source(\../src/simple.vhd\))
	(_parameters tan)
	(_code 121314151945120513105148461511141b14461512)
	(_ent
		(_time 1756325127014)
	)
	(_object
		(_type(_int ~STRING~13 0 6(_array -1((_to i 1 i 11)))))
		(_cnst(_int mensaje 0 0 6(_arch(_string \"hola, mundo"\))))
		(_sig(_int canal -1 0 7(_arch(_uni((i 32))))))
		(_var(_int linea -2 0 10(_prcs 0)))
		(_var(_int dummy -3 0 11(_prcs 0)))
		(_prcs
			(p1(_arch 0 0 9(_prcs(_wait_for)(_trgt(0))(_mon))))
		)
		(_subprogram
			(_ext WRITE(1 21))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext std.TEXTIO.LINE(1 LINE)))
		(_type(_ext std.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext std.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext std.TEXTIO.TEXT(1 TEXT)))
		(_var(_ext std.TEXTIO.OUTPUT(1 OUTPUT)))
	)
	(_use(std(standard))(std(TEXTIO)))
	(_model . prueba 1 -1)
)
I 000053 55 1445          1757183831259 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 0 12))
	(_version vf5)
	(_time 1757183831260 2025.09.06 15:37:11)
	(_source(\../src/practica2.vhd\))
	(_parameters tan)
	(_code 2222232626757034272c3478752426242424242426)
	(_ent
		(_time 1756945109009)
	)
	(_object
		(_port(_int Preset -1 0 3(_ent(_in))))
		(_port(_int Clear -1 0 4(_ent(_in))))
		(_port(_int Clock -1 0 5(_ent(_in))))
		(_port(_int Data -1 0 6(_ent(_in))))
		(_port(_int Q -1 0 7(_ent(_out))))
		(_port(_int QBar -1 0 8(_ent(_out))))
		(_sig(_int A -1 0 13(_arch(_uni))))
		(_sig(_int B -1 0 13(_arch(_uni))))
		(_sig(_int C -1 0 13(_arch(_uni))))
		(_sig(_int D -1 0 13(_arch(_uni))))
		(_sig(_int Qint -1 0 14(_arch(_uni))))
		(_sig(_int QbarInt -1 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__17(_arch 1 0 17(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__18(_arch 2 0 18(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__19(_arch 3 0 19(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__20(_arch 4 0 20(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__21(_arch 5 0 21(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__23(_arch 6 0 23(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__24(_arch 7 0 24(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000047 55 976           1757183844953 prueba
(_unit VHDL(simple 0 2(prueba 0 5))
	(_version vf5)
	(_time 1757183844954 2025.09.06 15:37:24)
	(_source(\../src/simple.vhd\))
	(_parameters tan)
	(_code 9997cb9699ce998e989bdac3cd9e9a9f909fcd9e99)
	(_ent
		(_time 1756325127014)
	)
	(_object
		(_type(_int ~STRING~13 0 6(_array -1((_to i 1 i 11)))))
		(_cnst(_int mensaje 0 0 6(_arch(_string \"hola, mundo"\))))
		(_sig(_int canal -1 0 7(_arch(_uni((i 32))))))
		(_var(_int linea -2 0 10(_prcs 0)))
		(_var(_int dummy -3 0 11(_prcs 0)))
		(_prcs
			(p1(_arch 0 0 9(_prcs(_wait_for)(_trgt(0))(_mon))))
		)
		(_subprogram
			(_ext WRITE(1 21))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext std.TEXTIO.LINE(1 LINE)))
		(_type(_ext std.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext std.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext std.TEXTIO.TEXT(1 TEXT)))
		(_var(_ext std.TEXTIO.OUTPUT(1 OUTPUT)))
	)
	(_use(std(standard))(std(TEXTIO)))
	(_model . prueba 1 -1)
)
I 000053 55 1445          1757183844969 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 0 12))
	(_version vf5)
	(_time 1757183844970 2025.09.06 15:37:24)
	(_source(\../src/practica2.vhd\))
	(_parameters tan)
	(_code a9a6fcfea6fefbbfaca7bff3feafadafafafafafad)
	(_ent
		(_time 1756945109009)
	)
	(_object
		(_port(_int Preset -1 0 3(_ent(_in))))
		(_port(_int Clear -1 0 4(_ent(_in))))
		(_port(_int Clock -1 0 5(_ent(_in))))
		(_port(_int Data -1 0 6(_ent(_in))))
		(_port(_int Q -1 0 7(_ent(_out))))
		(_port(_int QBar -1 0 8(_ent(_out))))
		(_sig(_int A -1 0 13(_arch(_uni))))
		(_sig(_int B -1 0 13(_arch(_uni))))
		(_sig(_int C -1 0 13(_arch(_uni))))
		(_sig(_int D -1 0 13(_arch(_uni))))
		(_sig(_int Qint -1 0 14(_arch(_uni))))
		(_sig(_int QbarInt -1 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__17(_arch 1 0 17(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__18(_arch 2 0 18(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__19(_arch 3 0 19(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__20(_arch 4 0 20(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__21(_arch 5 0 21(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__23(_arch 6 0 23(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__24(_arch 7 0 24(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000047 55 1203          1757183844975 Driver
(_unit VHDL(test_dff 0 29(driver 0 31))
	(_version vf5)
	(_time 1757183844976 2025.09.06 15:37:24)
	(_source(\../src/practica2.vhd\))
	(_parameters tan)
	(_code a9a7fcfea5fffebeafffeff3fcafafafafaeadafac)
	(_ent
		(_time 1756945109029)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 34(_ent (_in))))
				(_port(_int Clear -1 0 34(_ent (_in))))
				(_port(_int Clock -1 0 34(_ent (_in))))
				(_port(_int Data -1 0 34(_ent (_in))))
				(_port(_int Q -1 0 35(_ent (_out))))
				(_port(_int Qbar -1 0 35(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 42(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 39(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 39(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 40(_arch(_uni))))
		(_sig(_int Data -1 0 40(_arch(_uni))))
		(_sig(_int Q -1 0 40(_arch(_uni))))
		(_sig(_int QBar -1 0 40(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 44(_prcs(_wait_for)(_trgt(1)(2)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000047 55 976           1757184235105 prueba
(_unit VHDL(simple 0 2(prueba 0 5))
	(_version vf5)
	(_time 1757184235106 2025.09.06 15:43:55)
	(_source(\../src/simple.vhd\))
	(_parameters tan)
	(_code a6a9f0f1a9f1a6b1a7a4e5fcf2a1a5a0afa0f2a1a6)
	(_ent
		(_time 1756325127014)
	)
	(_object
		(_type(_int ~STRING~13 0 6(_array -1((_to i 1 i 11)))))
		(_cnst(_int mensaje 0 0 6(_arch(_string \"hola, mundo"\))))
		(_sig(_int canal -1 0 7(_arch(_uni((i 32))))))
		(_var(_int linea -2 0 10(_prcs 0)))
		(_var(_int dummy -3 0 11(_prcs 0)))
		(_prcs
			(p1(_arch 0 0 9(_prcs(_wait_for)(_trgt(0))(_mon))))
		)
		(_subprogram
			(_ext WRITE(1 21))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext std.TEXTIO.LINE(1 LINE)))
		(_type(_ext std.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext std.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext std.TEXTIO.TEXT(1 TEXT)))
		(_var(_ext std.TEXTIO.OUTPUT(1 OUTPUT)))
	)
	(_use(std(standard))(std(TEXTIO)))
	(_model . prueba 1 -1)
)
I 000053 55 1445          1757184235122 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 0 12))
	(_version vf5)
	(_time 1757184235123 2025.09.06 15:43:55)
	(_source(\../src/practica2.vhd\))
	(_parameters tan)
	(_code b5bbe4e1b6e2e7a3b0bba3efe2b3b1b3b3b3b3b3b1)
	(_ent
		(_time 1756945109009)
	)
	(_object
		(_port(_int Preset -1 0 3(_ent(_in))))
		(_port(_int Clear -1 0 4(_ent(_in))))
		(_port(_int Clock -1 0 5(_ent(_in))))
		(_port(_int Data -1 0 6(_ent(_in))))
		(_port(_int Q -1 0 7(_ent(_out))))
		(_port(_int QBar -1 0 8(_ent(_out))))
		(_sig(_int A -1 0 13(_arch(_uni))))
		(_sig(_int B -1 0 13(_arch(_uni))))
		(_sig(_int C -1 0 13(_arch(_uni))))
		(_sig(_int D -1 0 13(_arch(_uni))))
		(_sig(_int Qint -1 0 14(_arch(_uni))))
		(_sig(_int QbarInt -1 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__17(_arch 1 0 17(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__18(_arch 2 0 18(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__19(_arch 3 0 19(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__20(_arch 4 0 20(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__21(_arch 5 0 21(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__23(_arch 6 0 23(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__24(_arch 7 0 24(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000047 55 1203          1757184235128 Driver
(_unit VHDL(test_dff 0 29(driver 0 31))
	(_version vf5)
	(_time 1757184235129 2025.09.06 15:43:55)
	(_source(\../src/practica2.vhd\))
	(_parameters tan)
	(_code b5bae4e1b5e3e2a2b2b1f3efe0b3b3b3b3b2b1b3b0)
	(_ent
		(_time 1756945109029)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 34(_ent (_in))))
				(_port(_int Clear -1 0 34(_ent (_in))))
				(_port(_int Clock -1 0 34(_ent (_in))))
				(_port(_int Data -1 0 34(_ent (_in))))
				(_port(_int Q -1 0 35(_ent (_out))))
				(_port(_int Qbar -1 0 35(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 42(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 39(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 39(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 40(_arch(_uni))))
		(_sig(_int Data -1 0 40(_arch(_uni))))
		(_sig(_int Q -1 0 40(_arch(_uni))))
		(_sig(_int QBar -1 0 40(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 44(_prcs(_wait_for)(_trgt(1)(2)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000047 55 976           1757186333431 prueba
(_unit VHDL(simple 0 2(prueba 0 5))
	(_version vf5)
	(_time 1757186333432 2025.09.06 16:18:53)
	(_source(\../src/simple.vhd\))
	(_parameters tan)
	(_code 3e303e3b62693e293f3c7d646a393d3837386a393e)
	(_ent
		(_time 1756325127014)
	)
	(_object
		(_type(_int ~STRING~13 0 6(_array -1((_to i 1 i 11)))))
		(_cnst(_int mensaje 0 0 6(_arch(_string \"hola, mundo"\))))
		(_sig(_int canal -1 0 7(_arch(_uni((i 32))))))
		(_var(_int linea -2 0 10(_prcs 0)))
		(_var(_int dummy -3 0 11(_prcs 0)))
		(_prcs
			(p1(_arch 0 0 9(_prcs(_wait_for)(_trgt(0))(_mon))))
		)
		(_subprogram
			(_ext WRITE(1 21))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext std.TEXTIO.LINE(1 LINE)))
		(_type(_ext std.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext std.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext std.TEXTIO.TEXT(1 TEXT)))
		(_var(_ext std.TEXTIO.OUTPUT(1 OUTPUT)))
	)
	(_use(std(standard))(std(TEXTIO)))
	(_model . prueba 1 -1)
)
I 000053 55 1445          1757186333448 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 0 12))
	(_version vf5)
	(_time 1757186333449 2025.09.06 16:18:53)
	(_source(\../src/practica2.vhd\))
	(_parameters tan)
	(_code 4d424a4f1f1a1f5b48435b171a4b494b4b4b4b4b49)
	(_ent
		(_time 1756945109009)
	)
	(_object
		(_port(_int Preset -1 0 3(_ent(_in))))
		(_port(_int Clear -1 0 4(_ent(_in))))
		(_port(_int Clock -1 0 5(_ent(_in))))
		(_port(_int Data -1 0 6(_ent(_in))))
		(_port(_int Q -1 0 7(_ent(_out))))
		(_port(_int QBar -1 0 8(_ent(_out))))
		(_sig(_int A -1 0 13(_arch(_uni))))
		(_sig(_int B -1 0 13(_arch(_uni))))
		(_sig(_int C -1 0 13(_arch(_uni))))
		(_sig(_int D -1 0 13(_arch(_uni))))
		(_sig(_int Qint -1 0 14(_arch(_uni))))
		(_sig(_int QbarInt -1 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__17(_arch 1 0 17(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__18(_arch 2 0 18(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__19(_arch 3 0 19(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__20(_arch 4 0 20(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__21(_arch 5 0 21(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__23(_arch 6 0 23(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__24(_arch 7 0 24(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000047 55 1203          1757186333454 Driver
(_unit VHDL(test_dff 0 29(driver 0 31))
	(_version vf5)
	(_time 1757186333455 2025.09.06 16:18:53)
	(_source(\../src/practica2.vhd\))
	(_parameters tan)
	(_code 4d434a4f1c1b1a5a4a490b17184b4b4b4b4a494b48)
	(_ent
		(_time 1756945109029)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 34(_ent (_in))))
				(_port(_int Clear -1 0 34(_ent (_in))))
				(_port(_int Clock -1 0 34(_ent (_in))))
				(_port(_int Data -1 0 34(_ent (_in))))
				(_port(_int Q -1 0 35(_ent (_out))))
				(_port(_int Qbar -1 0 35(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 42(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 39(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 39(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 40(_arch(_uni))))
		(_sig(_int Data -1 0 40(_arch(_uni))))
		(_sig(_int Q -1 0 40(_arch(_uni))))
		(_sig(_int QBar -1 0 40(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 44(_prcs(_wait_for)(_trgt(1)(2)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000047 55 976           1757186416393 prueba
(_unit VHDL(simple 0 2(prueba 0 5))
	(_version vf5)
	(_time 1757186416394 2025.09.06 16:20:16)
	(_source(\../src/simple.vhd\))
	(_parameters tan)
	(_code 47144345491047504645041d134044414e41134047)
	(_ent
		(_time 1756325127014)
	)
	(_object
		(_type(_int ~STRING~13 0 6(_array -1((_to i 1 i 11)))))
		(_cnst(_int mensaje 0 0 6(_arch(_string \"hola, mundo"\))))
		(_sig(_int canal -1 0 7(_arch(_uni((i 32))))))
		(_var(_int linea -2 0 10(_prcs 0)))
		(_var(_int dummy -3 0 11(_prcs 0)))
		(_prcs
			(p1(_arch 0 0 9(_prcs(_wait_for)(_trgt(0))(_mon))))
		)
		(_subprogram
			(_ext WRITE(1 21))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext std.TEXTIO.LINE(1 LINE)))
		(_type(_ext std.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext std.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext std.TEXTIO.TEXT(1 TEXT)))
		(_var(_ext std.TEXTIO.OUTPUT(1 OUTPUT)))
	)
	(_use(std(standard))(std(TEXTIO)))
	(_model . prueba 1 -1)
)
I 000053 55 1445          1757186416410 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 0 12))
	(_version vf5)
	(_time 1757186416411 2025.09.06 16:20:16)
	(_source(\../src/practica2.vhd\))
	(_parameters tan)
	(_code 56045555560104405358400c015052505050505052)
	(_ent
		(_time 1756945109009)
	)
	(_object
		(_port(_int Preset -1 0 3(_ent(_in))))
		(_port(_int Clear -1 0 4(_ent(_in))))
		(_port(_int Clock -1 0 5(_ent(_in))))
		(_port(_int Data -1 0 6(_ent(_in))))
		(_port(_int Q -1 0 7(_ent(_out))))
		(_port(_int QBar -1 0 8(_ent(_out))))
		(_sig(_int A -1 0 13(_arch(_uni))))
		(_sig(_int B -1 0 13(_arch(_uni))))
		(_sig(_int C -1 0 13(_arch(_uni))))
		(_sig(_int D -1 0 13(_arch(_uni))))
		(_sig(_int Qint -1 0 14(_arch(_uni))))
		(_sig(_int QbarInt -1 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__17(_arch 1 0 17(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__18(_arch 2 0 18(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__19(_arch 3 0 19(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__20(_arch 4 0 20(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__21(_arch 5 0 21(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__23(_arch 6 0 23(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__24(_arch 7 0 24(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000047 55 1203          1757186416416 Driver
(_unit VHDL(test_dff 0 29(driver 0 31))
	(_version vf5)
	(_time 1757186416417 2025.09.06 16:20:16)
	(_source(\../src/practica2.vhd\))
	(_parameters tan)
	(_code 66356566653031716162203c336060606061626063)
	(_ent
		(_time 1756945109029)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 34(_ent (_in))))
				(_port(_int Clear -1 0 34(_ent (_in))))
				(_port(_int Clock -1 0 34(_ent (_in))))
				(_port(_int Data -1 0 34(_ent (_in))))
				(_port(_int Q -1 0 35(_ent (_out))))
				(_port(_int Qbar -1 0 35(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 42(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 39(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 39(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 40(_arch(_uni))))
		(_sig(_int Data -1 0 40(_arch(_uni))))
		(_sig(_int Q -1 0 40(_arch(_uni))))
		(_sig(_int QBar -1 0 40(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 44(_prcs(_wait_for)(_trgt(1)(2)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000047 55 976           1757186485453 prueba
(_unit VHDL(simple 0 2(prueba 0 5))
	(_version vf5)
	(_time 1757186485454 2025.09.06 16:21:25)
	(_source(\../src/simple.vhd\))
	(_parameters tan)
	(_code 0d5f0b0b505a0d1a0c0f4e57590a0e0b040b590a0d)
	(_ent
		(_time 1756325127014)
	)
	(_object
		(_type(_int ~STRING~13 0 6(_array -1((_to i 1 i 11)))))
		(_cnst(_int mensaje 0 0 6(_arch(_string \"hola, mundo"\))))
		(_sig(_int canal -1 0 7(_arch(_uni((i 32))))))
		(_var(_int linea -2 0 10(_prcs 0)))
		(_var(_int dummy -3 0 11(_prcs 0)))
		(_prcs
			(p1(_arch 0 0 9(_prcs(_wait_for)(_trgt(0))(_mon))))
		)
		(_subprogram
			(_ext WRITE(1 21))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext std.TEXTIO.LINE(1 LINE)))
		(_type(_ext std.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext std.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext std.TEXTIO.TEXT(1 TEXT)))
		(_var(_ext std.TEXTIO.OUTPUT(1 OUTPUT)))
	)
	(_use(std(standard))(std(TEXTIO)))
	(_model . prueba 1 -1)
)
I 000053 55 1445          1757186485469 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 0 12))
	(_version vf5)
	(_time 1757186485470 2025.09.06 16:21:25)
	(_source(\../src/practica2.vhd\))
	(_parameters tan)
	(_code 1d4e1c1a4f4a4f0b18130b474a1b191b1b1b1b1b19)
	(_ent
		(_time 1756945109009)
	)
	(_object
		(_port(_int Preset -1 0 3(_ent(_in))))
		(_port(_int Clear -1 0 4(_ent(_in))))
		(_port(_int Clock -1 0 5(_ent(_in))))
		(_port(_int Data -1 0 6(_ent(_in))))
		(_port(_int Q -1 0 7(_ent(_out))))
		(_port(_int QBar -1 0 8(_ent(_out))))
		(_sig(_int A -1 0 13(_arch(_uni))))
		(_sig(_int B -1 0 13(_arch(_uni))))
		(_sig(_int C -1 0 13(_arch(_uni))))
		(_sig(_int D -1 0 13(_arch(_uni))))
		(_sig(_int Qint -1 0 14(_arch(_uni))))
		(_sig(_int QbarInt -1 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__17(_arch 1 0 17(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__18(_arch 2 0 18(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__19(_arch 3 0 19(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__20(_arch 4 0 20(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__21(_arch 5 0 21(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__23(_arch 6 0 23(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__24(_arch 7 0 24(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000047 55 1203          1757186485475 Driver
(_unit VHDL(test_dff 0 29(driver 0 31))
	(_version vf5)
	(_time 1757186485476 2025.09.06 16:21:25)
	(_source(\../src/practica2.vhd\))
	(_parameters tan)
	(_code 1d4f1c1a4c4b4a0a1a195b47481b1b1b1b1a191b18)
	(_ent
		(_time 1756945109029)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 34(_ent (_in))))
				(_port(_int Clear -1 0 34(_ent (_in))))
				(_port(_int Clock -1 0 34(_ent (_in))))
				(_port(_int Data -1 0 34(_ent (_in))))
				(_port(_int Q -1 0 35(_ent (_out))))
				(_port(_int Qbar -1 0 35(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 42(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 39(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 39(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 40(_arch(_uni))))
		(_sig(_int Data -1 0 40(_arch(_uni))))
		(_sig(_int Q -1 0 40(_arch(_uni))))
		(_sig(_int QBar -1 0 40(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 44(_prcs(_wait_for)(_trgt(1)(2)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000047 55 976           1757186617826 prueba
(_unit VHDL(simple 0 2(prueba 0 5))
	(_version vf5)
	(_time 1757186617827 2025.09.06 16:23:37)
	(_source(\../src/simple.vhd\))
	(_parameters tan)
	(_code 24767620297324332526677e702327222d22702324)
	(_ent
		(_time 1756325127014)
	)
	(_object
		(_type(_int ~STRING~13 0 6(_array -1((_to i 1 i 11)))))
		(_cnst(_int mensaje 0 0 6(_arch(_string \"hola, mundo"\))))
		(_sig(_int canal -1 0 7(_arch(_uni((i 32))))))
		(_var(_int linea -2 0 10(_prcs 0)))
		(_var(_int dummy -3 0 11(_prcs 0)))
		(_prcs
			(p1(_arch 0 0 9(_prcs(_wait_for)(_trgt(0))(_mon))))
		)
		(_subprogram
			(_ext WRITE(1 21))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext std.TEXTIO.LINE(1 LINE)))
		(_type(_ext std.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext std.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext std.TEXTIO.TEXT(1 TEXT)))
		(_var(_ext std.TEXTIO.OUTPUT(1 OUTPUT)))
	)
	(_use(std(standard))(std(TEXTIO)))
	(_model . prueba 1 -1)
)
I 000053 55 1445          1757186617843 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 0 12))
	(_version vf5)
	(_time 1757186617844 2025.09.06 16:23:37)
	(_source(\../src/practica2.vhd\))
	(_parameters tan)
	(_code 3467613136636622313a226e633230323232323230)
	(_ent
		(_time 1756945109009)
	)
	(_object
		(_port(_int Preset -1 0 3(_ent(_in))))
		(_port(_int Clear -1 0 4(_ent(_in))))
		(_port(_int Clock -1 0 5(_ent(_in))))
		(_port(_int Data -1 0 6(_ent(_in))))
		(_port(_int Q -1 0 7(_ent(_out))))
		(_port(_int QBar -1 0 8(_ent(_out))))
		(_sig(_int A -1 0 13(_arch(_uni))))
		(_sig(_int B -1 0 13(_arch(_uni))))
		(_sig(_int C -1 0 13(_arch(_uni))))
		(_sig(_int D -1 0 13(_arch(_uni))))
		(_sig(_int Qint -1 0 14(_arch(_uni))))
		(_sig(_int QbarInt -1 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__17(_arch 1 0 17(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__18(_arch 2 0 18(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__19(_arch 3 0 19(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__20(_arch 4 0 20(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__21(_arch 5 0 21(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__23(_arch 6 0 23(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__24(_arch 7 0 24(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000047 55 1203          1757186617849 Driver
(_unit VHDL(test_dff 0 29(driver 0 31))
	(_version vf5)
	(_time 1757186617850 2025.09.06 16:23:37)
	(_source(\../src/practica2.vhd\))
	(_parameters tan)
	(_code 34666131356263233330726e613232323233303231)
	(_ent
		(_time 1756945109029)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 34(_ent (_in))))
				(_port(_int Clear -1 0 34(_ent (_in))))
				(_port(_int Clock -1 0 34(_ent (_in))))
				(_port(_int Data -1 0 34(_ent (_in))))
				(_port(_int Q -1 0 35(_ent (_out))))
				(_port(_int Qbar -1 0 35(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 42(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 39(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 39(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 40(_arch(_uni))))
		(_sig(_int Data -1 0 40(_arch(_uni))))
		(_sig(_int Q -1 0 40(_arch(_uni))))
		(_sig(_int QBar -1 0 40(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 44(_prcs(_wait_for)(_trgt(1)(2)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000047 55 976           1757186686768 prueba
(_unit VHDL(simple 0 2(prueba 0 5))
	(_version vf5)
	(_time 1757186686769 2025.09.06 16:24:46)
	(_source(\../src/simple.vhd\))
	(_parameters tan)
	(_code 6e3f6a6e32396e796f6c2d343a696d6867683a696e)
	(_ent
		(_time 1756325127014)
	)
	(_object
		(_type(_int ~STRING~13 0 6(_array -1((_to i 1 i 11)))))
		(_cnst(_int mensaje 0 0 6(_arch(_string \"hola, mundo"\))))
		(_sig(_int canal -1 0 7(_arch(_uni((i 32))))))
		(_var(_int linea -2 0 10(_prcs 0)))
		(_var(_int dummy -3 0 11(_prcs 0)))
		(_prcs
			(p1(_arch 0 0 9(_prcs(_wait_for)(_trgt(0))(_mon))))
		)
		(_subprogram
			(_ext WRITE(1 21))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext std.TEXTIO.LINE(1 LINE)))
		(_type(_ext std.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext std.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext std.TEXTIO.TEXT(1 TEXT)))
		(_var(_ext std.TEXTIO.OUTPUT(1 OUTPUT)))
	)
	(_use(std(standard))(std(TEXTIO)))
	(_model . prueba 1 -1)
)
I 000053 55 1445          1757186686784 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 0 12))
	(_version vf5)
	(_time 1757186686785 2025.09.06 16:24:46)
	(_source(\../src/practica2.vhd\))
	(_parameters tan)
	(_code 7d2d7e7c2f2a2f6b78736b272a7b797b7b7b7b7b79)
	(_ent
		(_time 1756945109009)
	)
	(_object
		(_port(_int Preset -1 0 3(_ent(_in))))
		(_port(_int Clear -1 0 4(_ent(_in))))
		(_port(_int Clock -1 0 5(_ent(_in))))
		(_port(_int Data -1 0 6(_ent(_in))))
		(_port(_int Q -1 0 7(_ent(_out))))
		(_port(_int QBar -1 0 8(_ent(_out))))
		(_sig(_int A -1 0 13(_arch(_uni))))
		(_sig(_int B -1 0 13(_arch(_uni))))
		(_sig(_int C -1 0 13(_arch(_uni))))
		(_sig(_int D -1 0 13(_arch(_uni))))
		(_sig(_int Qint -1 0 14(_arch(_uni))))
		(_sig(_int QbarInt -1 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__17(_arch 1 0 17(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__18(_arch 2 0 18(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__19(_arch 3 0 19(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__20(_arch 4 0 20(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__21(_arch 5 0 21(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__23(_arch 6 0 23(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__24(_arch 7 0 24(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000047 55 1203          1757186686790 Driver
(_unit VHDL(test_dff 0 29(driver 0 31))
	(_version vf5)
	(_time 1757186686791 2025.09.06 16:24:46)
	(_source(\../src/practica2.vhd\))
	(_parameters tan)
	(_code 8ddc8e83dcdbda9a8a89cbd7d88b8b8b8b8a898b88)
	(_ent
		(_time 1756945109029)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 34(_ent (_in))))
				(_port(_int Clear -1 0 34(_ent (_in))))
				(_port(_int Clock -1 0 34(_ent (_in))))
				(_port(_int Data -1 0 34(_ent (_in))))
				(_port(_int Q -1 0 35(_ent (_out))))
				(_port(_int Qbar -1 0 35(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 42(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 39(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 39(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 40(_arch(_uni))))
		(_sig(_int Data -1 0 40(_arch(_uni))))
		(_sig(_int Q -1 0 40(_arch(_uni))))
		(_sig(_int QBar -1 0 40(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 44(_prcs(_wait_for)(_trgt(1)(2)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000047 55 976           1757186716474 prueba
(_unit VHDL(simple 0 2(prueba 0 5))
	(_version vf5)
	(_time 1757186716475 2025.09.06 16:25:16)
	(_source(\../src/simple.vhd\))
	(_parameters tan)
	(_code 8584d48b89d285928487c6dfd18286838c83d18285)
	(_ent
		(_time 1756325127014)
	)
	(_object
		(_type(_int ~STRING~13 0 6(_array -1((_to i 1 i 11)))))
		(_cnst(_int mensaje 0 0 6(_arch(_string \"hola, mundo"\))))
		(_sig(_int canal -1 0 7(_arch(_uni((i 32))))))
		(_var(_int linea -2 0 10(_prcs 0)))
		(_var(_int dummy -3 0 11(_prcs 0)))
		(_prcs
			(p1(_arch 0 0 9(_prcs(_wait_for)(_trgt(0))(_mon))))
		)
		(_subprogram
			(_ext WRITE(1 21))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext std.TEXTIO.LINE(1 LINE)))
		(_type(_ext std.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext std.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext std.TEXTIO.TEXT(1 TEXT)))
		(_var(_ext std.TEXTIO.OUTPUT(1 OUTPUT)))
	)
	(_use(std(standard))(std(TEXTIO)))
	(_model . prueba 1 -1)
)
I 000053 55 1445          1757186716490 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 0 12))
	(_version vf5)
	(_time 1757186716491 2025.09.06 16:25:16)
	(_source(\../src/practica2.vhd\))
	(_parameters tan)
	(_code 9494c29b96c3c682919a82cec39290929292929290)
	(_ent
		(_time 1756945109009)
	)
	(_object
		(_port(_int Preset -1 0 3(_ent(_in))))
		(_port(_int Clear -1 0 4(_ent(_in))))
		(_port(_int Clock -1 0 5(_ent(_in))))
		(_port(_int Data -1 0 6(_ent(_in))))
		(_port(_int Q -1 0 7(_ent(_out))))
		(_port(_int QBar -1 0 8(_ent(_out))))
		(_sig(_int A -1 0 13(_arch(_uni))))
		(_sig(_int B -1 0 13(_arch(_uni))))
		(_sig(_int C -1 0 13(_arch(_uni))))
		(_sig(_int D -1 0 13(_arch(_uni))))
		(_sig(_int Qint -1 0 14(_arch(_uni))))
		(_sig(_int QbarInt -1 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__17(_arch 1 0 17(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__18(_arch 2 0 18(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__19(_arch 3 0 19(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__20(_arch 4 0 20(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__21(_arch 5 0 21(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__23(_arch 6 0 23(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__24(_arch 7 0 24(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000047 55 1203          1757186716496 Driver
(_unit VHDL(test_dff 0 29(driver 0 31))
	(_version vf5)
	(_time 1757186716497 2025.09.06 16:25:16)
	(_source(\../src/practica2.vhd\))
	(_parameters tan)
	(_code 9495c29b95c2c3839390d2cec19292929293909291)
	(_ent
		(_time 1756945109029)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 34(_ent (_in))))
				(_port(_int Clear -1 0 34(_ent (_in))))
				(_port(_int Clock -1 0 34(_ent (_in))))
				(_port(_int Data -1 0 34(_ent (_in))))
				(_port(_int Q -1 0 35(_ent (_out))))
				(_port(_int Qbar -1 0 35(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 42(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 39(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 39(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 40(_arch(_uni))))
		(_sig(_int Data -1 0 40(_arch(_uni))))
		(_sig(_int Q -1 0 40(_arch(_uni))))
		(_sig(_int QBar -1 0 40(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 44(_prcs(_wait_for)(_trgt(1)(2)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000047 55 976           1757186799785 prueba
(_unit VHDL(simple 0 2(prueba 0 5))
	(_version vf5)
	(_time 1757186799786 2025.09.06 16:26:39)
	(_source(\../src/simple.vhd\))
	(_parameters tan)
	(_code e5b0e6b6e9b2e5f2e4e7a6bfb1e2e6e3ece3b1e2e5)
	(_ent
		(_time 1756325127014)
	)
	(_object
		(_type(_int ~STRING~13 0 6(_array -1((_to i 1 i 11)))))
		(_cnst(_int mensaje 0 0 6(_arch(_string \"hola, mundo"\))))
		(_sig(_int canal -1 0 7(_arch(_uni((i 32))))))
		(_var(_int linea -2 0 10(_prcs 0)))
		(_var(_int dummy -3 0 11(_prcs 0)))
		(_prcs
			(p1(_arch 0 0 9(_prcs(_wait_for)(_trgt(0))(_mon))))
		)
		(_subprogram
			(_ext WRITE(1 21))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext std.TEXTIO.LINE(1 LINE)))
		(_type(_ext std.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext std.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext std.TEXTIO.TEXT(1 TEXT)))
		(_var(_ext std.TEXTIO.OUTPUT(1 OUTPUT)))
	)
	(_use(std(standard))(std(TEXTIO)))
	(_model . prueba 1 -1)
)
I 000053 55 1445          1757186799802 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 0 12))
	(_version vf5)
	(_time 1757186799803 2025.09.06 16:26:39)
	(_source(\../src/practica2.vhd\))
	(_parameters tan)
	(_code f5a1f1a5f6a2a7e3f0fbe3afa2f3f1f3f3f3f3f3f1)
	(_ent
		(_time 1756945109009)
	)
	(_object
		(_port(_int Preset -1 0 3(_ent(_in))))
		(_port(_int Clear -1 0 4(_ent(_in))))
		(_port(_int Clock -1 0 5(_ent(_in))))
		(_port(_int Data -1 0 6(_ent(_in))))
		(_port(_int Q -1 0 7(_ent(_out))))
		(_port(_int QBar -1 0 8(_ent(_out))))
		(_sig(_int A -1 0 13(_arch(_uni))))
		(_sig(_int B -1 0 13(_arch(_uni))))
		(_sig(_int C -1 0 13(_arch(_uni))))
		(_sig(_int D -1 0 13(_arch(_uni))))
		(_sig(_int Qint -1 0 14(_arch(_uni))))
		(_sig(_int QbarInt -1 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__17(_arch 1 0 17(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__18(_arch 2 0 18(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__19(_arch 3 0 19(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__20(_arch 4 0 20(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__21(_arch 5 0 21(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__23(_arch 6 0 23(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__24(_arch 7 0 24(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000047 55 1203          1757186799808 Driver
(_unit VHDL(test_dff 0 29(driver 0 31))
	(_version vf5)
	(_time 1757186799809 2025.09.06 16:26:39)
	(_source(\../src/practica2.vhd\))
	(_parameters tan)
	(_code 05500003055352120201435f500303030302010300)
	(_ent
		(_time 1756945109029)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 34(_ent (_in))))
				(_port(_int Clear -1 0 34(_ent (_in))))
				(_port(_int Clock -1 0 34(_ent (_in))))
				(_port(_int Data -1 0 34(_ent (_in))))
				(_port(_int Q -1 0 35(_ent (_out))))
				(_port(_int Qbar -1 0 35(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 42(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 39(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 39(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 40(_arch(_uni))))
		(_sig(_int Data -1 0 40(_arch(_uni))))
		(_sig(_int Q -1 0 40(_arch(_uni))))
		(_sig(_int QBar -1 0 40(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 44(_prcs(_wait_for)(_trgt(1)(2)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000047 55 976           1757186806603 prueba
(_unit VHDL(simple 0 2(prueba 0 5))
	(_version vf5)
	(_time 1757186806604 2025.09.06 16:26:46)
	(_source(\../src/simple.vhd\))
	(_parameters tan)
	(_code 92c6c39d99c592859390d1c8c69591949b94c69592)
	(_ent
		(_time 1756325127014)
	)
	(_object
		(_type(_int ~STRING~13 0 6(_array -1((_to i 1 i 11)))))
		(_cnst(_int mensaje 0 0 6(_arch(_string \"hola, mundo"\))))
		(_sig(_int canal -1 0 7(_arch(_uni((i 32))))))
		(_var(_int linea -2 0 10(_prcs 0)))
		(_var(_int dummy -3 0 11(_prcs 0)))
		(_prcs
			(p1(_arch 0 0 9(_prcs(_wait_for)(_trgt(0))(_mon))))
		)
		(_subprogram
			(_ext WRITE(1 21))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext std.TEXTIO.LINE(1 LINE)))
		(_type(_ext std.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext std.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext std.TEXTIO.TEXT(1 TEXT)))
		(_var(_ext std.TEXTIO.OUTPUT(1 OUTPUT)))
	)
	(_use(std(standard))(std(TEXTIO)))
	(_model . prueba 1 -1)
)
I 000053 55 1445          1757186806620 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 0 12))
	(_version vf5)
	(_time 1757186806621 2025.09.06 16:26:46)
	(_source(\../src/practica2.vhd\))
	(_parameters tan)
	(_code a1f4f7f6a6f6f3b7a4afb7fbf6a7a5a7a7a7a7a7a5)
	(_ent
		(_time 1756945109009)
	)
	(_object
		(_port(_int Preset -1 0 3(_ent(_in))))
		(_port(_int Clear -1 0 4(_ent(_in))))
		(_port(_int Clock -1 0 5(_ent(_in))))
		(_port(_int Data -1 0 6(_ent(_in))))
		(_port(_int Q -1 0 7(_ent(_out))))
		(_port(_int QBar -1 0 8(_ent(_out))))
		(_sig(_int A -1 0 13(_arch(_uni))))
		(_sig(_int B -1 0 13(_arch(_uni))))
		(_sig(_int C -1 0 13(_arch(_uni))))
		(_sig(_int D -1 0 13(_arch(_uni))))
		(_sig(_int Qint -1 0 14(_arch(_uni))))
		(_sig(_int QbarInt -1 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__17(_arch 1 0 17(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__18(_arch 2 0 18(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__19(_arch 3 0 19(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__20(_arch 4 0 20(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__21(_arch 5 0 21(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__23(_arch 6 0 23(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__24(_arch 7 0 24(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000047 55 1203          1757186806626 Driver
(_unit VHDL(test_dff 0 29(driver 0 31))
	(_version vf5)
	(_time 1757186806627 2025.09.06 16:26:46)
	(_source(\../src/practica2.vhd\))
	(_parameters tan)
	(_code a1f5f7f6a5f7f6b6a6a5e7fbf4a7a7a7a7a6a5a7a4)
	(_ent
		(_time 1756945109029)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 34(_ent (_in))))
				(_port(_int Clear -1 0 34(_ent (_in))))
				(_port(_int Clock -1 0 34(_ent (_in))))
				(_port(_int Data -1 0 34(_ent (_in))))
				(_port(_int Q -1 0 35(_ent (_out))))
				(_port(_int Qbar -1 0 35(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 42(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 39(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 39(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 40(_arch(_uni))))
		(_sig(_int Data -1 0 40(_arch(_uni))))
		(_sig(_int Q -1 0 40(_arch(_uni))))
		(_sig(_int QBar -1 0 40(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 44(_prcs(_wait_for)(_trgt(1)(2)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000047 55 976           1757186846813 prueba
(_unit VHDL(simple 0 2(prueba 0 5))
	(_version vf5)
	(_time 1757186846814 2025.09.06 16:27:26)
	(_source(\../src/simple.vhd\))
	(_parameters tan)
	(_code 9d9c9692c0ca9d8a9c9fdec7c99a9e9b949bc99a9d)
	(_ent
		(_time 1756325127014)
	)
	(_object
		(_type(_int ~STRING~13 0 6(_array -1((_to i 1 i 11)))))
		(_cnst(_int mensaje 0 0 6(_arch(_string \"hola, mundo"\))))
		(_sig(_int canal -1 0 7(_arch(_uni((i 32))))))
		(_var(_int linea -2 0 10(_prcs 0)))
		(_var(_int dummy -3 0 11(_prcs 0)))
		(_prcs
			(p1(_arch 0 0 9(_prcs(_wait_for)(_trgt(0))(_mon))))
		)
		(_subprogram
			(_ext WRITE(1 21))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext std.TEXTIO.LINE(1 LINE)))
		(_type(_ext std.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext std.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext std.TEXTIO.TEXT(1 TEXT)))
		(_var(_ext std.TEXTIO.OUTPUT(1 OUTPUT)))
	)
	(_use(std(standard))(std(TEXTIO)))
	(_model . prueba 1 -1)
)
I 000053 55 1445          1757186846829 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 0 12))
	(_version vf5)
	(_time 1757186846830 2025.09.06 16:27:26)
	(_source(\../src/practica2.vhd\))
	(_parameters tan)
	(_code acaca0fbf9fbfebaa9a2baf6fbaaa8aaaaaaaaaaa8)
	(_ent
		(_time 1756945109009)
	)
	(_object
		(_port(_int Preset -1 0 3(_ent(_in))))
		(_port(_int Clear -1 0 4(_ent(_in))))
		(_port(_int Clock -1 0 5(_ent(_in))))
		(_port(_int Data -1 0 6(_ent(_in))))
		(_port(_int Q -1 0 7(_ent(_out))))
		(_port(_int QBar -1 0 8(_ent(_out))))
		(_sig(_int A -1 0 13(_arch(_uni))))
		(_sig(_int B -1 0 13(_arch(_uni))))
		(_sig(_int C -1 0 13(_arch(_uni))))
		(_sig(_int D -1 0 13(_arch(_uni))))
		(_sig(_int Qint -1 0 14(_arch(_uni))))
		(_sig(_int QbarInt -1 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__17(_arch 1 0 17(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__18(_arch 2 0 18(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__19(_arch 3 0 19(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__20(_arch 4 0 20(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__21(_arch 5 0 21(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__23(_arch 6 0 23(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__24(_arch 7 0 24(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000047 55 1203          1757186846835 Driver
(_unit VHDL(test_dff 0 29(driver 0 31))
	(_version vf5)
	(_time 1757186846836 2025.09.06 16:27:26)
	(_source(\../src/practica2.vhd\))
	(_parameters tan)
	(_code acada0fbfafafbbbaba8eaf6f9aaaaaaaaaba8aaa9)
	(_ent
		(_time 1756945109029)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 34(_ent (_in))))
				(_port(_int Clear -1 0 34(_ent (_in))))
				(_port(_int Clock -1 0 34(_ent (_in))))
				(_port(_int Data -1 0 34(_ent (_in))))
				(_port(_int Q -1 0 35(_ent (_out))))
				(_port(_int Qbar -1 0 35(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 42(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 39(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 39(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 40(_arch(_uni))))
		(_sig(_int Data -1 0 40(_arch(_uni))))
		(_sig(_int Q -1 0 40(_arch(_uni))))
		(_sig(_int QBar -1 0 40(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 44(_prcs(_wait_for)(_trgt(1)(2)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000047 55 976           1757186850476 prueba
(_unit VHDL(simple 0 2(prueba 0 5))
	(_version vf5)
	(_time 1757186850477 2025.09.06 16:27:30)
	(_source(\../src/simple.vhd\))
	(_parameters tan)
	(_code f5f5f0a5f9a2f5e2f4f7b6afa1f2f6f3fcf3a1f2f5)
	(_ent
		(_time 1756325127014)
	)
	(_object
		(_type(_int ~STRING~13 0 6(_array -1((_to i 1 i 11)))))
		(_cnst(_int mensaje 0 0 6(_arch(_string \"hola, mundo"\))))
		(_sig(_int canal -1 0 7(_arch(_uni((i 32))))))
		(_var(_int linea -2 0 10(_prcs 0)))
		(_var(_int dummy -3 0 11(_prcs 0)))
		(_prcs
			(p1(_arch 0 0 9(_prcs(_wait_for)(_trgt(0))(_mon))))
		)
		(_subprogram
			(_ext WRITE(1 21))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext std.TEXTIO.LINE(1 LINE)))
		(_type(_ext std.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext std.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext std.TEXTIO.TEXT(1 TEXT)))
		(_var(_ext std.TEXTIO.OUTPUT(1 OUTPUT)))
	)
	(_use(std(standard))(std(TEXTIO)))
	(_model . prueba 1 -1)
)
I 000053 55 1445          1757186850493 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 0 12))
	(_version vf5)
	(_time 1757186850494 2025.09.06 16:27:30)
	(_source(\../src/practica2.vhd\))
	(_parameters tan)
	(_code 0405070206535612010a125e530200020202020200)
	(_ent
		(_time 1756945109009)
	)
	(_object
		(_port(_int Preset -1 0 3(_ent(_in))))
		(_port(_int Clear -1 0 4(_ent(_in))))
		(_port(_int Clock -1 0 5(_ent(_in))))
		(_port(_int Data -1 0 6(_ent(_in))))
		(_port(_int Q -1 0 7(_ent(_out))))
		(_port(_int QBar -1 0 8(_ent(_out))))
		(_sig(_int A -1 0 13(_arch(_uni))))
		(_sig(_int B -1 0 13(_arch(_uni))))
		(_sig(_int C -1 0 13(_arch(_uni))))
		(_sig(_int D -1 0 13(_arch(_uni))))
		(_sig(_int Qint -1 0 14(_arch(_uni))))
		(_sig(_int QbarInt -1 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__17(_arch 1 0 17(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__18(_arch 2 0 18(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__19(_arch 3 0 19(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__20(_arch 4 0 20(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__21(_arch 5 0 21(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__23(_arch 6 0 23(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__24(_arch 7 0 24(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000047 55 1203          1757186850499 Driver
(_unit VHDL(test_dff 0 29(driver 0 31))
	(_version vf5)
	(_time 1757186850500 2025.09.06 16:27:30)
	(_source(\../src/practica2.vhd\))
	(_parameters tan)
	(_code 04040702055253130300425e510202020203000201)
	(_ent
		(_time 1756945109029)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 34(_ent (_in))))
				(_port(_int Clear -1 0 34(_ent (_in))))
				(_port(_int Clock -1 0 34(_ent (_in))))
				(_port(_int Data -1 0 34(_ent (_in))))
				(_port(_int Q -1 0 35(_ent (_out))))
				(_port(_int Qbar -1 0 35(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 42(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 39(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 39(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 40(_arch(_uni))))
		(_sig(_int Data -1 0 40(_arch(_uni))))
		(_sig(_int Q -1 0 40(_arch(_uni))))
		(_sig(_int QBar -1 0 40(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 44(_prcs(_wait_for)(_trgt(1)(2)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000047 55 976           1757187246051 prueba
(_unit VHDL(simple 0 2(prueba 0 5))
	(_version vf5)
	(_time 1757187246052 2025.09.06 16:34:06)
	(_source(\../src/simple.vhd\))
	(_parameters tan)
	(_code 1f101c1840481f081e1d5c454b181c1916194b181f)
	(_ent
		(_time 1756325127014)
	)
	(_object
		(_type(_int ~STRING~13 0 6(_array -1((_to i 1 i 11)))))
		(_cnst(_int mensaje 0 0 6(_arch(_string \"hola, mundo"\))))
		(_sig(_int canal -1 0 7(_arch(_uni((i 32))))))
		(_var(_int linea -2 0 10(_prcs 0)))
		(_var(_int dummy -3 0 11(_prcs 0)))
		(_prcs
			(p1(_arch 0 0 9(_prcs(_wait_for)(_trgt(0))(_mon))))
		)
		(_subprogram
			(_ext WRITE(1 21))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext std.TEXTIO.LINE(1 LINE)))
		(_type(_ext std.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext std.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext std.TEXTIO.TEXT(1 TEXT)))
		(_var(_ext std.TEXTIO.OUTPUT(1 OUTPUT)))
	)
	(_use(std(standard))(std(TEXTIO)))
	(_model . prueba 1 -1)
)
I 000053 55 1445          1757187246068 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 0 12))
	(_version vf5)
	(_time 1757187246069 2025.09.06 16:34:06)
	(_source(\../src/practica2.vhd\))
	(_parameters tan)
	(_code 3e303a3b6d696c283b30286469383a38383838383a)
	(_ent
		(_time 1756945109009)
	)
	(_object
		(_port(_int Preset -1 0 3(_ent(_in))))
		(_port(_int Clear -1 0 4(_ent(_in))))
		(_port(_int Clock -1 0 5(_ent(_in))))
		(_port(_int Data -1 0 6(_ent(_in))))
		(_port(_int Q -1 0 7(_ent(_out))))
		(_port(_int QBar -1 0 8(_ent(_out))))
		(_sig(_int A -1 0 13(_arch(_uni))))
		(_sig(_int B -1 0 13(_arch(_uni))))
		(_sig(_int C -1 0 13(_arch(_uni))))
		(_sig(_int D -1 0 13(_arch(_uni))))
		(_sig(_int Qint -1 0 14(_arch(_uni))))
		(_sig(_int QbarInt -1 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__17(_arch 1 0 17(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__18(_arch 2 0 18(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__19(_arch 3 0 19(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__20(_arch 4 0 20(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__21(_arch 5 0 21(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__23(_arch 6 0 23(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__24(_arch 7 0 24(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000047 55 1203          1757187246074 Driver
(_unit VHDL(test_dff 0 29(driver 0 31))
	(_version vf5)
	(_time 1757187246075 2025.09.06 16:34:06)
	(_source(\../src/practica2.vhd\))
	(_parameters tan)
	(_code 3e313a3b6e686929393a78646b38383838393a383b)
	(_ent
		(_time 1756945109029)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 34(_ent (_in))))
				(_port(_int Clear -1 0 34(_ent (_in))))
				(_port(_int Clock -1 0 34(_ent (_in))))
				(_port(_int Data -1 0 34(_ent (_in))))
				(_port(_int Q -1 0 35(_ent (_out))))
				(_port(_int Qbar -1 0 35(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 42(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 39(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 39(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 40(_arch(_uni))))
		(_sig(_int Data -1 0 40(_arch(_uni))))
		(_sig(_int Q -1 0 40(_arch(_uni))))
		(_sig(_int QBar -1 0 40(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 44(_prcs(_wait_for)(_trgt(1)(2)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000047 55 976           1757187249806 prueba
(_unit VHDL(simple 0 2(prueba 0 5))
	(_version vf5)
	(_time 1757187249807 2025.09.06 16:34:09)
	(_source(\../src/simple.vhd\))
	(_parameters tan)
	(_code d5da8387d982d5c2d4d7968f81d2d6d3dcd381d2d5)
	(_ent
		(_time 1756325127014)
	)
	(_object
		(_type(_int ~STRING~13 0 6(_array -1((_to i 1 i 11)))))
		(_cnst(_int mensaje 0 0 6(_arch(_string \"hola, mundo"\))))
		(_sig(_int canal -1 0 7(_arch(_uni((i 32))))))
		(_var(_int linea -2 0 10(_prcs 0)))
		(_var(_int dummy -3 0 11(_prcs 0)))
		(_prcs
			(p1(_arch 0 0 9(_prcs(_wait_for)(_trgt(0))(_mon))))
		)
		(_subprogram
			(_ext WRITE(1 21))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext std.TEXTIO.LINE(1 LINE)))
		(_type(_ext std.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext std.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext std.TEXTIO.TEXT(1 TEXT)))
		(_var(_ext std.TEXTIO.OUTPUT(1 OUTPUT)))
	)
	(_use(std(standard))(std(TEXTIO)))
	(_model . prueba 1 -1)
)
I 000053 55 1445          1757187249822 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 0 12))
	(_version vf5)
	(_time 1757187249823 2025.09.06 16:34:09)
	(_source(\../src/practica2.vhd\))
	(_parameters tan)
	(_code e4eab5b7e6b3b6f2e1eaf2beb3e2e0e2e2e2e2e2e0)
	(_ent
		(_time 1756945109009)
	)
	(_object
		(_port(_int Preset -1 0 3(_ent(_in))))
		(_port(_int Clear -1 0 4(_ent(_in))))
		(_port(_int Clock -1 0 5(_ent(_in))))
		(_port(_int Data -1 0 6(_ent(_in))))
		(_port(_int Q -1 0 7(_ent(_out))))
		(_port(_int QBar -1 0 8(_ent(_out))))
		(_sig(_int A -1 0 13(_arch(_uni))))
		(_sig(_int B -1 0 13(_arch(_uni))))
		(_sig(_int C -1 0 13(_arch(_uni))))
		(_sig(_int D -1 0 13(_arch(_uni))))
		(_sig(_int Qint -1 0 14(_arch(_uni))))
		(_sig(_int QbarInt -1 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__17(_arch 1 0 17(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__18(_arch 2 0 18(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__19(_arch 3 0 19(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__20(_arch 4 0 20(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__21(_arch 5 0 21(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__23(_arch 6 0 23(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__24(_arch 7 0 24(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000047 55 1203          1757187249828 Driver
(_unit VHDL(test_dff 0 29(driver 0 31))
	(_version vf5)
	(_time 1757187249829 2025.09.06 16:34:09)
	(_source(\../src/practica2.vhd\))
	(_parameters tan)
	(_code e4ebb5b7e5b2b3f3e3e0a2beb1e2e2e2e2e3e0e2e1)
	(_ent
		(_time 1756945109029)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 34(_ent (_in))))
				(_port(_int Clear -1 0 34(_ent (_in))))
				(_port(_int Clock -1 0 34(_ent (_in))))
				(_port(_int Data -1 0 34(_ent (_in))))
				(_port(_int Q -1 0 35(_ent (_out))))
				(_port(_int Qbar -1 0 35(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 42(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 39(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 39(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 40(_arch(_uni))))
		(_sig(_int Data -1 0 40(_arch(_uni))))
		(_sig(_int Q -1 0 40(_arch(_uni))))
		(_sig(_int QBar -1 0 40(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 44(_prcs(_wait_for)(_trgt(1)(2)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000047 55 976           1757188399194 prueba
(_unit VHDL(simple 0 2(prueba 0 5))
	(_version vf5)
	(_time 1757188399195 2025.09.06 16:53:19)
	(_source(\../src/simple.vhd\))
	(_parameters tan)
	(_code a3a5a8f4a9f4a3b4a2a1e0f9f7a4a0a5aaa5f7a4a3)
	(_ent
		(_time 1756325127014)
	)
	(_object
		(_type(_int ~STRING~13 0 6(_array -1((_to i 1 i 11)))))
		(_cnst(_int mensaje 0 0 6(_arch(_string \"hola, mundo"\))))
		(_sig(_int canal -1 0 7(_arch(_uni((i 32))))))
		(_var(_int linea -2 0 10(_prcs 0)))
		(_var(_int dummy -3 0 11(_prcs 0)))
		(_prcs
			(p1(_arch 0 0 9(_prcs(_wait_for)(_trgt(0))(_mon))))
		)
		(_subprogram
			(_ext WRITE(1 21))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext std.TEXTIO.LINE(1 LINE)))
		(_type(_ext std.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext std.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext std.TEXTIO.TEXT(1 TEXT)))
		(_var(_ext std.TEXTIO.OUTPUT(1 OUTPUT)))
	)
	(_use(std(standard))(std(TEXTIO)))
	(_model . prueba 1 -1)
)
I 000053 55 1445          1757188399226 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 0 12))
	(_version vf5)
	(_time 1757188399227 2025.09.06 16:53:19)
	(_source(\../src/practica2.vhd\))
	(_parameters tan)
	(_code c3c4cf96c69491d5c6cdd59994c5c7c5c5c5c5c5c7)
	(_ent
		(_time 1756945109009)
	)
	(_object
		(_port(_int Preset -1 0 3(_ent(_in))))
		(_port(_int Clear -1 0 4(_ent(_in))))
		(_port(_int Clock -1 0 5(_ent(_in))))
		(_port(_int Data -1 0 6(_ent(_in))))
		(_port(_int Q -1 0 7(_ent(_out))))
		(_port(_int QBar -1 0 8(_ent(_out))))
		(_sig(_int A -1 0 13(_arch(_uni))))
		(_sig(_int B -1 0 13(_arch(_uni))))
		(_sig(_int C -1 0 13(_arch(_uni))))
		(_sig(_int D -1 0 13(_arch(_uni))))
		(_sig(_int Qint -1 0 14(_arch(_uni))))
		(_sig(_int QbarInt -1 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__17(_arch 1 0 17(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__18(_arch 2 0 18(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__19(_arch 3 0 19(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__20(_arch 4 0 20(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__21(_arch 5 0 21(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__23(_arch 6 0 23(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__24(_arch 7 0 24(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000047 55 1203          1757188399237 Driver
(_unit VHDL(test_dff 0 29(driver 0 31))
	(_version vf5)
	(_time 1757188399238 2025.09.06 16:53:19)
	(_source(\../src/practica2.vhd\))
	(_parameters tan)
	(_code c3c5cf96c59594d4c4c7859996c5c5c5c5c4c7c5c6)
	(_ent
		(_time 1756945109029)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 34(_ent (_in))))
				(_port(_int Clear -1 0 34(_ent (_in))))
				(_port(_int Clock -1 0 34(_ent (_in))))
				(_port(_int Data -1 0 34(_ent (_in))))
				(_port(_int Q -1 0 35(_ent (_out))))
				(_port(_int Qbar -1 0 35(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 42(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 39(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 39(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 40(_arch(_uni))))
		(_sig(_int Data -1 0 40(_arch(_uni))))
		(_sig(_int Q -1 0 40(_arch(_uni))))
		(_sig(_int QBar -1 0 40(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 44(_prcs(_wait_for)(_trgt(1)(2)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000047 55 976           1757188417358 prueba
(_unit VHDL(simple 0 2(prueba 0 5))
	(_version vf5)
	(_time 1757188417359 2025.09.06 16:53:37)
	(_source(\../src/simple.vhd\))
	(_parameters tan)
	(_code 9092c59f99c790879192d3cac49793969996c49790)
	(_ent
		(_time 1756325127014)
	)
	(_object
		(_type(_int ~STRING~13 0 6(_array -1((_to i 1 i 11)))))
		(_cnst(_int mensaje 0 0 6(_arch(_string \"hola, mundo"\))))
		(_sig(_int canal -1 0 7(_arch(_uni((i 32))))))
		(_var(_int linea -2 0 10(_prcs 0)))
		(_var(_int dummy -3 0 11(_prcs 0)))
		(_prcs
			(p1(_arch 0 0 9(_prcs(_wait_for)(_trgt(0))(_mon))))
		)
		(_subprogram
			(_ext WRITE(1 21))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext std.TEXTIO.LINE(1 LINE)))
		(_type(_ext std.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext std.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext std.TEXTIO.TEXT(1 TEXT)))
		(_var(_ext std.TEXTIO.OUTPUT(1 OUTPUT)))
	)
	(_use(std(standard))(std(TEXTIO)))
	(_model . prueba 1 -1)
)
I 000053 55 1445          1757188417374 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 0 12))
	(_version vf5)
	(_time 1757188417375 2025.09.06 16:53:37)
	(_source(\../src/practica2.vhd\))
	(_parameters tan)
	(_code 9f9ccd90cfc8cd899a9189c5c8999b99999999999b)
	(_ent
		(_time 1756945109009)
	)
	(_object
		(_port(_int Preset -1 0 3(_ent(_in))))
		(_port(_int Clear -1 0 4(_ent(_in))))
		(_port(_int Clock -1 0 5(_ent(_in))))
		(_port(_int Data -1 0 6(_ent(_in))))
		(_port(_int Q -1 0 7(_ent(_out))))
		(_port(_int QBar -1 0 8(_ent(_out))))
		(_sig(_int A -1 0 13(_arch(_uni))))
		(_sig(_int B -1 0 13(_arch(_uni))))
		(_sig(_int C -1 0 13(_arch(_uni))))
		(_sig(_int D -1 0 13(_arch(_uni))))
		(_sig(_int Qint -1 0 14(_arch(_uni))))
		(_sig(_int QbarInt -1 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__17(_arch 1 0 17(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__18(_arch 2 0 18(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__19(_arch 3 0 19(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__20(_arch 4 0 20(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__21(_arch 5 0 21(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__23(_arch 6 0 23(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__24(_arch 7 0 24(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000047 55 1203          1757188417380 Driver
(_unit VHDL(test_dff 0 29(driver 0 31))
	(_version vf5)
	(_time 1757188417381 2025.09.06 16:53:37)
	(_source(\../src/practica2.vhd\))
	(_parameters tan)
	(_code 9f9dcd90ccc9c888989bd9c5ca99999999989b999a)
	(_ent
		(_time 1756945109029)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 34(_ent (_in))))
				(_port(_int Clear -1 0 34(_ent (_in))))
				(_port(_int Clock -1 0 34(_ent (_in))))
				(_port(_int Data -1 0 34(_ent (_in))))
				(_port(_int Q -1 0 35(_ent (_out))))
				(_port(_int Qbar -1 0 35(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 42(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 39(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 39(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 40(_arch(_uni))))
		(_sig(_int Data -1 0 40(_arch(_uni))))
		(_sig(_int Q -1 0 40(_arch(_uni))))
		(_sig(_int QBar -1 0 40(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 44(_prcs(_wait_for)(_trgt(1)(2)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000047 55 976           1757188457100 prueba
(_unit VHDL(simple 0 2(prueba 0 5))
	(_version vf5)
	(_time 1757188457101 2025.09.06 16:54:17)
	(_source(\../src/simple.vhd\))
	(_parameters tan)
	(_code d6878484d981d6c1d7d4958c82d1d5d0dfd082d1d6)
	(_ent
		(_time 1756325127014)
	)
	(_object
		(_type(_int ~STRING~13 0 6(_array -1((_to i 1 i 11)))))
		(_cnst(_int mensaje 0 0 6(_arch(_string \"hola, mundo"\))))
		(_sig(_int canal -1 0 7(_arch(_uni((i 32))))))
		(_var(_int linea -2 0 10(_prcs 0)))
		(_var(_int dummy -3 0 11(_prcs 0)))
		(_prcs
			(p1(_arch 0 0 9(_prcs(_wait_for)(_trgt(0))(_mon))))
		)
		(_subprogram
			(_ext WRITE(1 21))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext std.TEXTIO.LINE(1 LINE)))
		(_type(_ext std.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext std.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext std.TEXTIO.TEXT(1 TEXT)))
		(_var(_ext std.TEXTIO.OUTPUT(1 OUTPUT)))
	)
	(_use(std(standard))(std(TEXTIO)))
	(_model . prueba 1 -1)
)
I 000053 55 1445          1757188457117 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 0 12))
	(_version vf5)
	(_time 1757188457118 2025.09.06 16:54:17)
	(_source(\../src/practica2.vhd\))
	(_parameters tan)
	(_code e5b5b0b6e6b2b7f3e0ebf3bfb2e3e1e3e3e3e3e3e1)
	(_ent
		(_time 1756945109009)
	)
	(_object
		(_port(_int Preset -1 0 3(_ent(_in))))
		(_port(_int Clear -1 0 4(_ent(_in))))
		(_port(_int Clock -1 0 5(_ent(_in))))
		(_port(_int Data -1 0 6(_ent(_in))))
		(_port(_int Q -1 0 7(_ent(_out))))
		(_port(_int QBar -1 0 8(_ent(_out))))
		(_sig(_int A -1 0 13(_arch(_uni))))
		(_sig(_int B -1 0 13(_arch(_uni))))
		(_sig(_int C -1 0 13(_arch(_uni))))
		(_sig(_int D -1 0 13(_arch(_uni))))
		(_sig(_int Qint -1 0 14(_arch(_uni))))
		(_sig(_int QbarInt -1 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__17(_arch 1 0 17(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__18(_arch 2 0 18(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__19(_arch 3 0 19(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__20(_arch 4 0 20(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__21(_arch 5 0 21(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__23(_arch 6 0 23(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__24(_arch 7 0 24(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000047 55 1203          1757188457123 Driver
(_unit VHDL(test_dff 0 29(driver 0 31))
	(_version vf5)
	(_time 1757188457124 2025.09.06 16:54:17)
	(_source(\../src/practica2.vhd\))
	(_parameters tan)
	(_code e5b4b0b6e5b3b2f2e2e1a3bfb0e3e3e3e3e2e1e3e0)
	(_ent
		(_time 1756945109029)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 34(_ent (_in))))
				(_port(_int Clear -1 0 34(_ent (_in))))
				(_port(_int Clock -1 0 34(_ent (_in))))
				(_port(_int Data -1 0 34(_ent (_in))))
				(_port(_int Q -1 0 35(_ent (_out))))
				(_port(_int Qbar -1 0 35(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 42(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 39(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 39(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 40(_arch(_uni))))
		(_sig(_int Data -1 0 40(_arch(_uni))))
		(_sig(_int Q -1 0 40(_arch(_uni))))
		(_sig(_int QBar -1 0 40(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 44(_prcs(_wait_for)(_trgt(1)(2)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000047 55 976           1757188470017 prueba
(_unit VHDL(simple 0 2(prueba 0 5))
	(_version vf5)
	(_time 1757188470018 2025.09.06 16:54:30)
	(_source(\../src/simple.vhd\))
	(_parameters tan)
	(_code 40451742491740574142031a144743464946144740)
	(_ent
		(_time 1756325127014)
	)
	(_object
		(_type(_int ~STRING~13 0 6(_array -1((_to i 1 i 11)))))
		(_cnst(_int mensaje 0 0 6(_arch(_string \"hola, mundo"\))))
		(_sig(_int canal -1 0 7(_arch(_uni((i 32))))))
		(_var(_int linea -2 0 10(_prcs 0)))
		(_var(_int dummy -3 0 11(_prcs 0)))
		(_prcs
			(p1(_arch 0 0 9(_prcs(_wait_for)(_trgt(0))(_mon))))
		)
		(_subprogram
			(_ext WRITE(1 21))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext std.TEXTIO.LINE(1 LINE)))
		(_type(_ext std.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext std.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext std.TEXTIO.TEXT(1 TEXT)))
		(_var(_ext std.TEXTIO.OUTPUT(1 OUTPUT)))
	)
	(_use(std(standard))(std(TEXTIO)))
	(_model . prueba 1 -1)
)
I 000053 55 1445          1757188470034 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 0 12))
	(_version vf5)
	(_time 1757188470035 2025.09.06 16:54:30)
	(_source(\../src/practica2.vhd\))
	(_parameters tan)
	(_code 4f4b1f4d1f181d594a41591518494b49494949494b)
	(_ent
		(_time 1756945109009)
	)
	(_object
		(_port(_int Preset -1 0 3(_ent(_in))))
		(_port(_int Clear -1 0 4(_ent(_in))))
		(_port(_int Clock -1 0 5(_ent(_in))))
		(_port(_int Data -1 0 6(_ent(_in))))
		(_port(_int Q -1 0 7(_ent(_out))))
		(_port(_int QBar -1 0 8(_ent(_out))))
		(_sig(_int A -1 0 13(_arch(_uni))))
		(_sig(_int B -1 0 13(_arch(_uni))))
		(_sig(_int C -1 0 13(_arch(_uni))))
		(_sig(_int D -1 0 13(_arch(_uni))))
		(_sig(_int Qint -1 0 14(_arch(_uni))))
		(_sig(_int QbarInt -1 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__17(_arch 1 0 17(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__18(_arch 2 0 18(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__19(_arch 3 0 19(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__20(_arch 4 0 20(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__21(_arch 5 0 21(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__23(_arch 6 0 23(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__24(_arch 7 0 24(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000047 55 1203          1757188470040 Driver
(_unit VHDL(test_dff 0 29(driver 0 31))
	(_version vf5)
	(_time 1757188470041 2025.09.06 16:54:30)
	(_source(\../src/practica2.vhd\))
	(_parameters tan)
	(_code 4f4a1f4d1c191858484b09151a49494949484b494a)
	(_ent
		(_time 1756945109029)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 34(_ent (_in))))
				(_port(_int Clear -1 0 34(_ent (_in))))
				(_port(_int Clock -1 0 34(_ent (_in))))
				(_port(_int Data -1 0 34(_ent (_in))))
				(_port(_int Q -1 0 35(_ent (_out))))
				(_port(_int Qbar -1 0 35(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 42(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 39(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 39(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 40(_arch(_uni))))
		(_sig(_int Data -1 0 40(_arch(_uni))))
		(_sig(_int Q -1 0 40(_arch(_uni))))
		(_sig(_int QBar -1 0 40(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 44(_prcs(_wait_for)(_trgt(1)(2)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000053 55 1445          1757188519491 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 0 12))
	(_version vf5)
	(_time 1757188519492 2025.09.06 16:55:19)
	(_source(\../src/practica2.vhd\))
	(_parameters tan)
	(_code 8cdfdd82d9dbde9a89829ad6db8a888a8a8a8a8a88)
	(_ent
		(_time 1756945109009)
	)
	(_object
		(_port(_int Preset -1 0 3(_ent(_in))))
		(_port(_int Clear -1 0 4(_ent(_in))))
		(_port(_int Clock -1 0 5(_ent(_in))))
		(_port(_int Data -1 0 6(_ent(_in))))
		(_port(_int Q -1 0 7(_ent(_out))))
		(_port(_int QBar -1 0 8(_ent(_out))))
		(_sig(_int A -1 0 13(_arch(_uni))))
		(_sig(_int B -1 0 13(_arch(_uni))))
		(_sig(_int C -1 0 13(_arch(_uni))))
		(_sig(_int D -1 0 13(_arch(_uni))))
		(_sig(_int Qint -1 0 14(_arch(_uni))))
		(_sig(_int QbarInt -1 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__17(_arch 1 0 17(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__18(_arch 2 0 18(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__19(_arch 3 0 19(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__20(_arch 4 0 20(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__21(_arch 5 0 21(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__23(_arch 6 0 23(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__24(_arch 7 0 24(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000047 55 1203          1757188519497 Driver
(_unit VHDL(test_dff 0 29(driver 0 31))
	(_version vf5)
	(_time 1757188519498 2025.09.06 16:55:19)
	(_source(\../src/practica2.vhd\))
	(_parameters tan)
	(_code 8cdedd82dadadb9b8b88cad6d98a8a8a8a8b888a89)
	(_ent
		(_time 1756945109029)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 34(_ent (_in))))
				(_port(_int Clear -1 0 34(_ent (_in))))
				(_port(_int Clock -1 0 34(_ent (_in))))
				(_port(_int Data -1 0 34(_ent (_in))))
				(_port(_int Q -1 0 35(_ent (_out))))
				(_port(_int Qbar -1 0 35(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 42(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 39(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 39(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 40(_arch(_uni))))
		(_sig(_int Data -1 0 40(_arch(_uni))))
		(_sig(_int Q -1 0 40(_arch(_uni))))
		(_sig(_int QBar -1 0 40(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 44(_prcs(_wait_for)(_trgt(1)(2)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000047 55 976           1757188581398 prueba
(_unit VHDL(simple 0 2(prueba 0 5))
	(_version vf5)
	(_time 1757188581399 2025.09.06 16:56:21)
	(_source(\../src/simple.vhd\))
	(_parameters tan)
	(_code 5e0c5d5d02095e495f5c1d040a595d5857580a595e)
	(_ent
		(_time 1756325127014)
	)
	(_object
		(_type(_int ~STRING~13 0 6(_array -1((_to i 1 i 11)))))
		(_cnst(_int mensaje 0 0 6(_arch(_string \"hola, mundo"\))))
		(_sig(_int canal -1 0 7(_arch(_uni((i 32))))))
		(_var(_int linea -2 0 10(_prcs 0)))
		(_var(_int dummy -3 0 11(_prcs 0)))
		(_prcs
			(p1(_arch 0 0 9(_prcs(_wait_for)(_trgt(0))(_mon))))
		)
		(_subprogram
			(_ext WRITE(1 21))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext std.TEXTIO.LINE(1 LINE)))
		(_type(_ext std.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext std.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext std.TEXTIO.TEXT(1 TEXT)))
		(_var(_ext std.TEXTIO.OUTPUT(1 OUTPUT)))
	)
	(_use(std(standard))(std(TEXTIO)))
	(_model . prueba 1 -1)
)
I 000053 55 1445          1757188581414 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 0 12))
	(_version vf5)
	(_time 1757188581415 2025.09.06 16:56:21)
	(_source(\../src/practica2.vhd\))
	(_parameters tan)
	(_code 6e3d6a6e3d393c786b60783439686a68686868686a)
	(_ent
		(_time 1756945109009)
	)
	(_object
		(_port(_int Preset -1 0 3(_ent(_in))))
		(_port(_int Clear -1 0 4(_ent(_in))))
		(_port(_int Clock -1 0 5(_ent(_in))))
		(_port(_int Data -1 0 6(_ent(_in))))
		(_port(_int Q -1 0 7(_ent(_out))))
		(_port(_int QBar -1 0 8(_ent(_out))))
		(_sig(_int A -1 0 13(_arch(_uni))))
		(_sig(_int B -1 0 13(_arch(_uni))))
		(_sig(_int C -1 0 13(_arch(_uni))))
		(_sig(_int D -1 0 13(_arch(_uni))))
		(_sig(_int Qint -1 0 14(_arch(_uni))))
		(_sig(_int QbarInt -1 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__17(_arch 1 0 17(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__18(_arch 2 0 18(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__19(_arch 3 0 19(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__20(_arch 4 0 20(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__21(_arch 5 0 21(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__23(_arch 6 0 23(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__24(_arch 7 0 24(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000047 55 1203          1757188581420 Driver
(_unit VHDL(test_dff 0 29(driver 0 31))
	(_version vf5)
	(_time 1757188581421 2025.09.06 16:56:21)
	(_source(\../src/practica2.vhd\))
	(_parameters tan)
	(_code 6e3c6a6e3e383979696a28343b68686868696a686b)
	(_ent
		(_time 1756945109029)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 34(_ent (_in))))
				(_port(_int Clear -1 0 34(_ent (_in))))
				(_port(_int Clock -1 0 34(_ent (_in))))
				(_port(_int Data -1 0 34(_ent (_in))))
				(_port(_int Q -1 0 35(_ent (_out))))
				(_port(_int Qbar -1 0 35(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 42(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 39(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 39(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 40(_arch(_uni))))
		(_sig(_int Data -1 0 40(_arch(_uni))))
		(_sig(_int Q -1 0 40(_arch(_uni))))
		(_sig(_int QBar -1 0 40(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 44(_prcs(_wait_for)(_trgt(1)(2)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000047 55 976           1757188622607 prueba
(_unit VHDL(simple 0 2(prueba 0 5))
	(_version vf5)
	(_time 1757188622608 2025.09.06 16:57:02)
	(_source(\../src/simple.vhd\))
	(_parameters tan)
	(_code 525d50515905524553501108065551545b54065552)
	(_ent
		(_time 1756325127014)
	)
	(_object
		(_type(_int ~STRING~13 0 6(_array -1((_to i 1 i 11)))))
		(_cnst(_int mensaje 0 0 6(_arch(_string \"hola, mundo"\))))
		(_sig(_int canal -1 0 7(_arch(_uni((i 32))))))
		(_var(_int linea -2 0 10(_prcs 0)))
		(_var(_int dummy -3 0 11(_prcs 0)))
		(_prcs
			(p1(_arch 0 0 9(_prcs(_wait_for)(_trgt(0))(_mon))))
		)
		(_subprogram
			(_ext WRITE(1 21))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext std.TEXTIO.LINE(1 LINE)))
		(_type(_ext std.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext std.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext std.TEXTIO.TEXT(1 TEXT)))
		(_var(_ext std.TEXTIO.OUTPUT(1 OUTPUT)))
	)
	(_use(std(standard))(std(TEXTIO)))
	(_model . prueba 1 -1)
)
I 000053 55 1445          1757188622623 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 0 12))
	(_version vf5)
	(_time 1757188622624 2025.09.06 16:57:02)
	(_source(\../src/practica2.vhd\))
	(_parameters tan)
	(_code 616f646166363377646f773b366765676767676765)
	(_ent
		(_time 1756945109009)
	)
	(_object
		(_port(_int Preset -1 0 3(_ent(_in))))
		(_port(_int Clear -1 0 4(_ent(_in))))
		(_port(_int Clock -1 0 5(_ent(_in))))
		(_port(_int Data -1 0 6(_ent(_in))))
		(_port(_int Q -1 0 7(_ent(_out))))
		(_port(_int QBar -1 0 8(_ent(_out))))
		(_sig(_int A -1 0 13(_arch(_uni))))
		(_sig(_int B -1 0 13(_arch(_uni))))
		(_sig(_int C -1 0 13(_arch(_uni))))
		(_sig(_int D -1 0 13(_arch(_uni))))
		(_sig(_int Qint -1 0 14(_arch(_uni))))
		(_sig(_int QbarInt -1 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__17(_arch 1 0 17(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__18(_arch 2 0 18(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__19(_arch 3 0 19(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__20(_arch 4 0 20(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__21(_arch 5 0 21(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__23(_arch 6 0 23(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__24(_arch 7 0 24(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000047 55 1203          1757188622629 Driver
(_unit VHDL(test_dff 0 29(driver 0 31))
	(_version vf5)
	(_time 1757188622630 2025.09.06 16:57:02)
	(_source(\../src/practica2.vhd\))
	(_parameters tan)
	(_code 616e6461653736766665273b346767676766656764)
	(_ent
		(_time 1756945109029)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 34(_ent (_in))))
				(_port(_int Clear -1 0 34(_ent (_in))))
				(_port(_int Clock -1 0 34(_ent (_in))))
				(_port(_int Data -1 0 34(_ent (_in))))
				(_port(_int Q -1 0 35(_ent (_out))))
				(_port(_int Qbar -1 0 35(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 42(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 39(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 39(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 40(_arch(_uni))))
		(_sig(_int Data -1 0 40(_arch(_uni))))
		(_sig(_int Q -1 0 40(_arch(_uni))))
		(_sig(_int QBar -1 0 40(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 44(_prcs(_wait_for)(_trgt(1)(2)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000047 55 976           1757188625741 prueba
(_unit VHDL(simple 0 2(prueba 0 5))
	(_version vf5)
	(_time 1757188625742 2025.09.06 16:57:05)
	(_source(\../src/simple.vhd\))
	(_parameters tan)
	(_code 9699c19999c196819794d5ccc29195909f90c29196)
	(_ent
		(_time 1756325127014)
	)
	(_object
		(_type(_int ~STRING~13 0 6(_array -1((_to i 1 i 11)))))
		(_cnst(_int mensaje 0 0 6(_arch(_string \"hola, mundo"\))))
		(_sig(_int canal -1 0 7(_arch(_uni((i 32))))))
		(_var(_int linea -2 0 10(_prcs 0)))
		(_var(_int dummy -3 0 11(_prcs 0)))
		(_prcs
			(p1(_arch 0 0 9(_prcs(_wait_for)(_trgt(0))(_mon))))
		)
		(_subprogram
			(_ext WRITE(1 21))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext std.TEXTIO.LINE(1 LINE)))
		(_type(_ext std.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext std.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext std.TEXTIO.TEXT(1 TEXT)))
		(_var(_ext std.TEXTIO.OUTPUT(1 OUTPUT)))
	)
	(_use(std(standard))(std(TEXTIO)))
	(_model . prueba 1 -1)
)
I 000053 55 1445          1757188625758 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 0 12))
	(_version vf5)
	(_time 1757188625759 2025.09.06 16:57:05)
	(_source(\../src/practica2.vhd\))
	(_parameters tan)
	(_code a6a8f6f1a6f1f4b0a3a8b0fcf1a0a2a0a0a0a0a0a2)
	(_ent
		(_time 1756945109009)
	)
	(_object
		(_port(_int Preset -1 0 3(_ent(_in))))
		(_port(_int Clear -1 0 4(_ent(_in))))
		(_port(_int Clock -1 0 5(_ent(_in))))
		(_port(_int Data -1 0 6(_ent(_in))))
		(_port(_int Q -1 0 7(_ent(_out))))
		(_port(_int QBar -1 0 8(_ent(_out))))
		(_sig(_int A -1 0 13(_arch(_uni))))
		(_sig(_int B -1 0 13(_arch(_uni))))
		(_sig(_int C -1 0 13(_arch(_uni))))
		(_sig(_int D -1 0 13(_arch(_uni))))
		(_sig(_int Qint -1 0 14(_arch(_uni))))
		(_sig(_int QbarInt -1 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__17(_arch 1 0 17(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__18(_arch 2 0 18(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__19(_arch 3 0 19(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__20(_arch 4 0 20(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__21(_arch 5 0 21(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__23(_arch 6 0 23(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__24(_arch 7 0 24(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000047 55 1203          1757188625764 Driver
(_unit VHDL(test_dff 0 29(driver 0 31))
	(_version vf5)
	(_time 1757188625765 2025.09.06 16:57:05)
	(_source(\../src/practica2.vhd\))
	(_parameters tan)
	(_code a6a9f6f1a5f0f1b1a1a2e0fcf3a0a0a0a0a1a2a0a3)
	(_ent
		(_time 1756945109029)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 34(_ent (_in))))
				(_port(_int Clear -1 0 34(_ent (_in))))
				(_port(_int Clock -1 0 34(_ent (_in))))
				(_port(_int Data -1 0 34(_ent (_in))))
				(_port(_int Q -1 0 35(_ent (_out))))
				(_port(_int Qbar -1 0 35(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 42(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 39(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 39(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 40(_arch(_uni))))
		(_sig(_int Data -1 0 40(_arch(_uni))))
		(_sig(_int Q -1 0 40(_arch(_uni))))
		(_sig(_int QBar -1 0 40(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 44(_prcs(_wait_for)(_trgt(1)(2)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000047 55 976           1757188673140 prueba
(_unit VHDL(simple 0 2(prueba 0 5))
	(_version vf5)
	(_time 1757188673141 2025.09.06 16:57:53)
	(_source(\../src/simple.vhd\))
	(_parameters tan)
	(_code b5b6b0e1b9e2b5a2b4b7f6efe1b2b6b3bcb3e1b2b5)
	(_ent
		(_time 1756325127014)
	)
	(_object
		(_type(_int ~STRING~13 0 6(_array -1((_to i 1 i 11)))))
		(_cnst(_int mensaje 0 0 6(_arch(_string \"hola, mundo"\))))
		(_sig(_int canal -1 0 7(_arch(_uni((i 32))))))
		(_var(_int linea -2 0 10(_prcs 0)))
		(_var(_int dummy -3 0 11(_prcs 0)))
		(_prcs
			(p1(_arch 0 0 9(_prcs(_wait_for)(_trgt(0))(_mon))))
		)
		(_subprogram
			(_ext WRITE(1 21))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext std.TEXTIO.LINE(1 LINE)))
		(_type(_ext std.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext std.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext std.TEXTIO.TEXT(1 TEXT)))
		(_var(_ext std.TEXTIO.OUTPUT(1 OUTPUT)))
	)
	(_use(std(standard))(std(TEXTIO)))
	(_model . prueba 1 -1)
)
I 000053 55 1445          1757188673156 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 0 12))
	(_version vf5)
	(_time 1757188673157 2025.09.06 16:57:53)
	(_source(\../src/practica2.vhd\))
	(_parameters tan)
	(_code c4c6c691c69396d2c1cad29e93c2c0c2c2c2c2c2c0)
	(_ent
		(_time 1756945109009)
	)
	(_object
		(_port(_int Preset -1 0 3(_ent(_in))))
		(_port(_int Clear -1 0 4(_ent(_in))))
		(_port(_int Clock -1 0 5(_ent(_in))))
		(_port(_int Data -1 0 6(_ent(_in))))
		(_port(_int Q -1 0 7(_ent(_out))))
		(_port(_int QBar -1 0 8(_ent(_out))))
		(_sig(_int A -1 0 13(_arch(_uni))))
		(_sig(_int B -1 0 13(_arch(_uni))))
		(_sig(_int C -1 0 13(_arch(_uni))))
		(_sig(_int D -1 0 13(_arch(_uni))))
		(_sig(_int Qint -1 0 14(_arch(_uni))))
		(_sig(_int QbarInt -1 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__17(_arch 1 0 17(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__18(_arch 2 0 18(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__19(_arch 3 0 19(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__20(_arch 4 0 20(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__21(_arch 5 0 21(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__23(_arch 6 0 23(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__24(_arch 7 0 24(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000047 55 1203          1757188673162 Driver
(_unit VHDL(test_dff 0 29(driver 0 31))
	(_version vf5)
	(_time 1757188673163 2025.09.06 16:57:53)
	(_source(\../src/practica2.vhd\))
	(_parameters tan)
	(_code c4c7c691c59293d3c3c0829e91c2c2c2c2c3c0c2c1)
	(_ent
		(_time 1756945109029)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 34(_ent (_in))))
				(_port(_int Clear -1 0 34(_ent (_in))))
				(_port(_int Clock -1 0 34(_ent (_in))))
				(_port(_int Data -1 0 34(_ent (_in))))
				(_port(_int Q -1 0 35(_ent (_out))))
				(_port(_int Qbar -1 0 35(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 42(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 39(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 39(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 40(_arch(_uni))))
		(_sig(_int Data -1 0 40(_arch(_uni))))
		(_sig(_int Q -1 0 40(_arch(_uni))))
		(_sig(_int QBar -1 0 40(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 44(_prcs(_wait_for)(_trgt(1)(2)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000047 55 976           1757188675711 prueba
(_unit VHDL(simple 0 2(prueba 0 5))
	(_version vf5)
	(_time 1757188675712 2025.09.06 16:57:55)
	(_source(\../src/simple.vhd\))
	(_parameters tan)
	(_code c7c5c492c990c7d0c6c5849d93c0c4c1cec193c0c7)
	(_ent
		(_time 1756325127014)
	)
	(_object
		(_type(_int ~STRING~13 0 6(_array -1((_to i 1 i 11)))))
		(_cnst(_int mensaje 0 0 6(_arch(_string \"hola, mundo"\))))
		(_sig(_int canal -1 0 7(_arch(_uni((i 32))))))
		(_var(_int linea -2 0 10(_prcs 0)))
		(_var(_int dummy -3 0 11(_prcs 0)))
		(_prcs
			(p1(_arch 0 0 9(_prcs(_wait_for)(_trgt(0))(_mon))))
		)
		(_subprogram
			(_ext WRITE(1 21))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext std.TEXTIO.LINE(1 LINE)))
		(_type(_ext std.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext std.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext std.TEXTIO.TEXT(1 TEXT)))
		(_var(_ext std.TEXTIO.OUTPUT(1 OUTPUT)))
	)
	(_use(std(standard))(std(TEXTIO)))
	(_model . prueba 1 -1)
)
I 000053 55 1445          1757188675728 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 0 12))
	(_version vf5)
	(_time 1757188675729 2025.09.06 16:57:55)
	(_source(\../src/practica2.vhd\))
	(_parameters tan)
	(_code d7d4d385d68085c1d2d9c18d80d1d3d1d1d1d1d1d3)
	(_ent
		(_time 1756945109009)
	)
	(_object
		(_port(_int Preset -1 0 3(_ent(_in))))
		(_port(_int Clear -1 0 4(_ent(_in))))
		(_port(_int Clock -1 0 5(_ent(_in))))
		(_port(_int Data -1 0 6(_ent(_in))))
		(_port(_int Q -1 0 7(_ent(_out))))
		(_port(_int QBar -1 0 8(_ent(_out))))
		(_sig(_int A -1 0 13(_arch(_uni))))
		(_sig(_int B -1 0 13(_arch(_uni))))
		(_sig(_int C -1 0 13(_arch(_uni))))
		(_sig(_int D -1 0 13(_arch(_uni))))
		(_sig(_int Qint -1 0 14(_arch(_uni))))
		(_sig(_int QbarInt -1 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__17(_arch 1 0 17(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__18(_arch 2 0 18(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__19(_arch 3 0 19(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__20(_arch 4 0 20(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__21(_arch 5 0 21(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__23(_arch 6 0 23(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__24(_arch 7 0 24(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000047 55 1203          1757188675734 Driver
(_unit VHDL(test_dff 0 29(driver 0 31))
	(_version vf5)
	(_time 1757188675735 2025.09.06 16:57:55)
	(_source(\../src/practica2.vhd\))
	(_parameters tan)
	(_code d7d5d385d58180c0d0d3918d82d1d1d1d1d0d3d1d2)
	(_ent
		(_time 1756945109029)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 34(_ent (_in))))
				(_port(_int Clear -1 0 34(_ent (_in))))
				(_port(_int Clock -1 0 34(_ent (_in))))
				(_port(_int Data -1 0 34(_ent (_in))))
				(_port(_int Q -1 0 35(_ent (_out))))
				(_port(_int Qbar -1 0 35(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 42(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 39(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 39(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 40(_arch(_uni))))
		(_sig(_int Data -1 0 40(_arch(_uni))))
		(_sig(_int Q -1 0 40(_arch(_uni))))
		(_sig(_int QBar -1 0 40(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 44(_prcs(_wait_for)(_trgt(1)(2)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000047 55 976           1757188904422 prueba
(_unit VHDL(simple 0 2(prueba 0 5))
	(_version vf5)
	(_time 1757188904423 2025.09.06 17:01:44)
	(_source(\../src/simple.vhd\))
	(_parameters tan)
	(_code 26727022297126312724657c722125202f20722126)
	(_ent
		(_time 1756325127014)
	)
	(_object
		(_type(_int ~STRING~13 0 6(_array -1((_to i 1 i 11)))))
		(_cnst(_int mensaje 0 0 6(_arch(_string \"hola, mundo"\))))
		(_sig(_int canal -1 0 7(_arch(_uni((i 32))))))
		(_var(_int linea -2 0 10(_prcs 0)))
		(_var(_int dummy -3 0 11(_prcs 0)))
		(_prcs
			(p1(_arch 0 0 9(_prcs(_wait_for)(_trgt(0))(_mon))))
		)
		(_subprogram
			(_ext WRITE(1 21))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext std.TEXTIO.LINE(1 LINE)))
		(_type(_ext std.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext std.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext std.TEXTIO.TEXT(1 TEXT)))
		(_var(_ext std.TEXTIO.OUTPUT(1 OUTPUT)))
	)
	(_use(std(standard))(std(TEXTIO)))
	(_model . prueba 1 -1)
)
I 000053 55 1445          1757188904438 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 0 12))
	(_version vf5)
	(_time 1757188904439 2025.09.06 17:01:44)
	(_source(\../src/practica2.vhd\))
	(_parameters tan)
	(_code 36636733366164203338206c613032303030303032)
	(_ent
		(_time 1756945109009)
	)
	(_object
		(_port(_int Preset -1 0 3(_ent(_in))))
		(_port(_int Clear -1 0 4(_ent(_in))))
		(_port(_int Clock -1 0 5(_ent(_in))))
		(_port(_int Data -1 0 6(_ent(_in))))
		(_port(_int Q -1 0 7(_ent(_out))))
		(_port(_int QBar -1 0 8(_ent(_out))))
		(_sig(_int A -1 0 13(_arch(_uni))))
		(_sig(_int B -1 0 13(_arch(_uni))))
		(_sig(_int C -1 0 13(_arch(_uni))))
		(_sig(_int D -1 0 13(_arch(_uni))))
		(_sig(_int Qint -1 0 14(_arch(_uni))))
		(_sig(_int QbarInt -1 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__17(_arch 1 0 17(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__18(_arch 2 0 18(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__19(_arch 3 0 19(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__20(_arch 4 0 20(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__21(_arch 5 0 21(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__23(_arch 6 0 23(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__24(_arch 7 0 24(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000047 55 1203          1757188904444 Driver
(_unit VHDL(test_dff 0 29(driver 0 31))
	(_version vf5)
	(_time 1757188904445 2025.09.06 17:01:44)
	(_source(\../src/practica2.vhd\))
	(_parameters tan)
	(_code 36626733356061213132706c633030303031323033)
	(_ent
		(_time 1756945109029)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 34(_ent (_in))))
				(_port(_int Clear -1 0 34(_ent (_in))))
				(_port(_int Clock -1 0 34(_ent (_in))))
				(_port(_int Data -1 0 34(_ent (_in))))
				(_port(_int Q -1 0 35(_ent (_out))))
				(_port(_int Qbar -1 0 35(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 42(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 39(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 39(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 40(_arch(_uni))))
		(_sig(_int Data -1 0 40(_arch(_uni))))
		(_sig(_int Q -1 0 40(_arch(_uni))))
		(_sig(_int QBar -1 0 40(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 44(_prcs(_wait_for)(_trgt(1)(2)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000047 55 976           1757189371240 prueba
(_unit VHDL(simple 0 2(prueba 0 5))
	(_version vf5)
	(_time 1757189371241 2025.09.06 17:09:31)
	(_source(\../src/simple.vhd\))
	(_parameters tan)
	(_code b2e0e5e6b9e5b2a5b3b0f1e8e6b5b1b4bbb4e6b5b2)
	(_ent
		(_time 1756325127014)
	)
	(_object
		(_type(_int ~STRING~13 0 6(_array -1((_to i 1 i 11)))))
		(_cnst(_int mensaje 0 0 6(_arch(_string \"hola, mundo"\))))
		(_sig(_int canal -1 0 7(_arch(_uni((i 32))))))
		(_var(_int linea -2 0 10(_prcs 0)))
		(_var(_int dummy -3 0 11(_prcs 0)))
		(_prcs
			(p1(_arch 0 0 9(_prcs(_wait_for)(_trgt(0))(_mon))))
		)
		(_subprogram
			(_ext WRITE(1 21))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext std.TEXTIO.LINE(1 LINE)))
		(_type(_ext std.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext std.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext std.TEXTIO.TEXT(1 TEXT)))
		(_var(_ext std.TEXTIO.OUTPUT(1 OUTPUT)))
	)
	(_use(std(standard))(std(TEXTIO)))
	(_model . prueba 1 -1)
)
I 000053 55 1445          1757189371265 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 0 12))
	(_version vf5)
	(_time 1757189371266 2025.09.06 17:09:31)
	(_source(\../src/practica2.vhd\))
	(_parameters tan)
	(_code c2919297c69590d4c7ccd49895c4c6c4c4c4c4c4c6)
	(_ent
		(_time 1756945109009)
	)
	(_object
		(_port(_int Preset -1 0 3(_ent(_in))))
		(_port(_int Clear -1 0 4(_ent(_in))))
		(_port(_int Clock -1 0 5(_ent(_in))))
		(_port(_int Data -1 0 6(_ent(_in))))
		(_port(_int Q -1 0 7(_ent(_out))))
		(_port(_int QBar -1 0 8(_ent(_out))))
		(_sig(_int A -1 0 13(_arch(_uni))))
		(_sig(_int B -1 0 13(_arch(_uni))))
		(_sig(_int C -1 0 13(_arch(_uni))))
		(_sig(_int D -1 0 13(_arch(_uni))))
		(_sig(_int Qint -1 0 14(_arch(_uni))))
		(_sig(_int QbarInt -1 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__17(_arch 1 0 17(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__18(_arch 2 0 18(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__19(_arch 3 0 19(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__20(_arch 4 0 20(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__21(_arch 5 0 21(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__23(_arch 6 0 23(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__24(_arch 7 0 24(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000047 55 1203          1757189371271 Driver
(_unit VHDL(test_dff 0 29(driver 0 31))
	(_version vf5)
	(_time 1757189371272 2025.09.06 17:09:31)
	(_source(\../src/practica2.vhd\))
	(_parameters tan)
	(_code c2909297c59495d5c5c6849897c4c4c4c4c5c6c4c7)
	(_ent
		(_time 1756945109029)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 34(_ent (_in))))
				(_port(_int Clear -1 0 34(_ent (_in))))
				(_port(_int Clock -1 0 34(_ent (_in))))
				(_port(_int Data -1 0 34(_ent (_in))))
				(_port(_int Q -1 0 35(_ent (_out))))
				(_port(_int Qbar -1 0 35(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 42(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 39(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 39(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 40(_arch(_uni))))
		(_sig(_int Data -1 0 40(_arch(_uni))))
		(_sig(_int Q -1 0 40(_arch(_uni))))
		(_sig(_int QBar -1 0 40(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 44(_prcs(_wait_for)(_trgt(1)(2)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000047 55 976           1757189400278 prueba
(_unit VHDL(simple 0 2(prueba 0 5))
	(_version vf5)
	(_time 1757189400279 2025.09.06 17:10:00)
	(_source(\../src/simple.vhd\))
	(_parameters tan)
	(_code 191b4c1e194e190e181b5a434d1e1a1f101f4d1e19)
	(_ent
		(_time 1756325127014)
	)
	(_object
		(_type(_int ~STRING~13 0 6(_array -1((_to i 1 i 11)))))
		(_cnst(_int mensaje 0 0 6(_arch(_string \"hola, mundo"\))))
		(_sig(_int canal -1 0 7(_arch(_uni((i 32))))))
		(_var(_int linea -2 0 10(_prcs 0)))
		(_var(_int dummy -3 0 11(_prcs 0)))
		(_prcs
			(p1(_arch 0 0 9(_prcs(_wait_for)(_trgt(0))(_mon))))
		)
		(_subprogram
			(_ext WRITE(1 21))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext std.TEXTIO.LINE(1 LINE)))
		(_type(_ext std.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext std.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext std.TEXTIO.TEXT(1 TEXT)))
		(_var(_ext std.TEXTIO.OUTPUT(1 OUTPUT)))
	)
	(_use(std(standard))(std(TEXTIO)))
	(_model . prueba 1 -1)
)
I 000053 55 1445          1757189400304 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 0 12))
	(_version vf5)
	(_time 1757189400305 2025.09.06 17:10:00)
	(_source(\../src/practica2.vhd\))
	(_parameters tan)
	(_code 393a6b3c366e6b2f3c372f636e3f3d3f3f3f3f3f3d)
	(_ent
		(_time 1756945109009)
	)
	(_object
		(_port(_int Preset -1 0 3(_ent(_in))))
		(_port(_int Clear -1 0 4(_ent(_in))))
		(_port(_int Clock -1 0 5(_ent(_in))))
		(_port(_int Data -1 0 6(_ent(_in))))
		(_port(_int Q -1 0 7(_ent(_out))))
		(_port(_int QBar -1 0 8(_ent(_out))))
		(_sig(_int A -1 0 13(_arch(_uni))))
		(_sig(_int B -1 0 13(_arch(_uni))))
		(_sig(_int C -1 0 13(_arch(_uni))))
		(_sig(_int D -1 0 13(_arch(_uni))))
		(_sig(_int Qint -1 0 14(_arch(_uni))))
		(_sig(_int QbarInt -1 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__17(_arch 1 0 17(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__18(_arch 2 0 18(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__19(_arch 3 0 19(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__20(_arch 4 0 20(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__21(_arch 5 0 21(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__23(_arch 6 0 23(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__24(_arch 7 0 24(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000047 55 1203          1757189400310 Driver
(_unit VHDL(test_dff 0 29(driver 0 31))
	(_version vf5)
	(_time 1757189400311 2025.09.06 17:10:00)
	(_source(\../src/practica2.vhd\))
	(_parameters tan)
	(_code 393b6b3c356f6e2e3e3d7f636c3f3f3f3f3e3d3f3c)
	(_ent
		(_time 1756945109029)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 34(_ent (_in))))
				(_port(_int Clear -1 0 34(_ent (_in))))
				(_port(_int Clock -1 0 34(_ent (_in))))
				(_port(_int Data -1 0 34(_ent (_in))))
				(_port(_int Q -1 0 35(_ent (_out))))
				(_port(_int Qbar -1 0 35(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 42(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 39(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 39(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 40(_arch(_uni))))
		(_sig(_int Data -1 0 40(_arch(_uni))))
		(_sig(_int Q -1 0 40(_arch(_uni))))
		(_sig(_int QBar -1 0 40(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 44(_prcs(_wait_for)(_trgt(1)(2)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000047 55 976           1757189418207 prueba
(_unit VHDL(simple 0 2(prueba 0 5))
	(_version vf5)
	(_time 1757189418208 2025.09.06 17:10:18)
	(_source(\../src/simple.vhd\))
	(_parameters tan)
	(_code 1b4d1d1c404c1b0c1a1958414f1c181d121d4f1c1b)
	(_ent
		(_time 1756325127014)
	)
	(_object
		(_type(_int ~STRING~13 0 6(_array -1((_to i 1 i 11)))))
		(_cnst(_int mensaje 0 0 6(_arch(_string \"hola, mundo"\))))
		(_sig(_int canal -1 0 7(_arch(_uni((i 32))))))
		(_var(_int linea -2 0 10(_prcs 0)))
		(_var(_int dummy -3 0 11(_prcs 0)))
		(_prcs
			(p1(_arch 0 0 9(_prcs(_wait_for)(_trgt(0))(_mon))))
		)
		(_subprogram
			(_ext WRITE(1 21))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext std.TEXTIO.LINE(1 LINE)))
		(_type(_ext std.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext std.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext std.TEXTIO.TEXT(1 TEXT)))
		(_var(_ext std.TEXTIO.OUTPUT(1 OUTPUT)))
	)
	(_use(std(standard))(std(TEXTIO)))
	(_model . prueba 1 -1)
)
I 000053 55 1445          1757189418232 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 0 12))
	(_version vf5)
	(_time 1757189418233 2025.09.06 17:10:18)
	(_source(\../src/practica2.vhd\))
	(_parameters tan)
	(_code 3b6c3a3e6f6c692d3e352d616c3d3f3d3d3d3d3d3f)
	(_ent
		(_time 1756945109009)
	)
	(_object
		(_port(_int Preset -1 0 3(_ent(_in))))
		(_port(_int Clear -1 0 4(_ent(_in))))
		(_port(_int Clock -1 0 5(_ent(_in))))
		(_port(_int Data -1 0 6(_ent(_in))))
		(_port(_int Q -1 0 7(_ent(_out))))
		(_port(_int QBar -1 0 8(_ent(_out))))
		(_sig(_int A -1 0 13(_arch(_uni))))
		(_sig(_int B -1 0 13(_arch(_uni))))
		(_sig(_int C -1 0 13(_arch(_uni))))
		(_sig(_int D -1 0 13(_arch(_uni))))
		(_sig(_int Qint -1 0 14(_arch(_uni))))
		(_sig(_int QbarInt -1 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__17(_arch 1 0 17(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__18(_arch 2 0 18(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__19(_arch 3 0 19(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__20(_arch 4 0 20(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__21(_arch 5 0 21(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__23(_arch 6 0 23(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__24(_arch 7 0 24(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000047 55 1203          1757189418238 Driver
(_unit VHDL(test_dff 0 29(driver 0 31))
	(_version vf5)
	(_time 1757189418239 2025.09.06 17:10:18)
	(_source(\../src/practica2.vhd\))
	(_parameters tan)
	(_code 3b6d3a3e6c6d6c2c3c3f7d616e3d3d3d3d3c3f3d3e)
	(_ent
		(_time 1756945109029)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 34(_ent (_in))))
				(_port(_int Clear -1 0 34(_ent (_in))))
				(_port(_int Clock -1 0 34(_ent (_in))))
				(_port(_int Data -1 0 34(_ent (_in))))
				(_port(_int Q -1 0 35(_ent (_out))))
				(_port(_int Qbar -1 0 35(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 42(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 39(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 39(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 40(_arch(_uni))))
		(_sig(_int Data -1 0 40(_arch(_uni))))
		(_sig(_int Q -1 0 40(_arch(_uni))))
		(_sig(_int QBar -1 0 40(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 44(_prcs(_wait_for)(_trgt(1)(2)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000047 55 976           1757189444797 prueba
(_unit VHDL(simple 0 2(prueba 0 5))
	(_version vf5)
	(_time 1757189444798 2025.09.06 17:10:44)
	(_source(\../src/simple.vhd\))
	(_parameters tan)
	(_code fdfaadada0aafdeafcffbea7a9fafefbf4fba9fafd)
	(_ent
		(_time 1756325127014)
	)
	(_object
		(_type(_int ~STRING~13 0 6(_array -1((_to i 1 i 11)))))
		(_cnst(_int mensaje 0 0 6(_arch(_string \"hola, mundo"\))))
		(_sig(_int canal -1 0 7(_arch(_uni((i 32))))))
		(_var(_int linea -2 0 10(_prcs 0)))
		(_var(_int dummy -3 0 11(_prcs 0)))
		(_prcs
			(p1(_arch 0 0 9(_prcs(_wait_for)(_trgt(0))(_mon))))
		)
		(_subprogram
			(_ext WRITE(1 21))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext std.TEXTIO.LINE(1 LINE)))
		(_type(_ext std.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext std.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext std.TEXTIO.TEXT(1 TEXT)))
		(_var(_ext std.TEXTIO.OUTPUT(1 OUTPUT)))
	)
	(_use(std(standard))(std(TEXTIO)))
	(_model . prueba 1 -1)
)
I 000053 55 1445          1757189444821 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 0 12))
	(_version vf5)
	(_time 1757189444822 2025.09.06 17:10:44)
	(_source(\../src/practica2.vhd\))
	(_parameters tan)
	(_code 1c1a4c1b494b4e0a19120a464b1a181a1a1a1a1a18)
	(_ent
		(_time 1756945109009)
	)
	(_object
		(_port(_int Preset -1 0 3(_ent(_in))))
		(_port(_int Clear -1 0 4(_ent(_in))))
		(_port(_int Clock -1 0 5(_ent(_in))))
		(_port(_int Data -1 0 6(_ent(_in))))
		(_port(_int Q -1 0 7(_ent(_out))))
		(_port(_int QBar -1 0 8(_ent(_out))))
		(_sig(_int A -1 0 13(_arch(_uni))))
		(_sig(_int B -1 0 13(_arch(_uni))))
		(_sig(_int C -1 0 13(_arch(_uni))))
		(_sig(_int D -1 0 13(_arch(_uni))))
		(_sig(_int Qint -1 0 14(_arch(_uni))))
		(_sig(_int QbarInt -1 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__17(_arch 1 0 17(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__18(_arch 2 0 18(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__19(_arch 3 0 19(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__20(_arch 4 0 20(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__21(_arch 5 0 21(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__23(_arch 6 0 23(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__24(_arch 7 0 24(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000047 55 1203          1757189444827 Driver
(_unit VHDL(test_dff 0 29(driver 0 31))
	(_version vf5)
	(_time 1757189444828 2025.09.06 17:10:44)
	(_source(\../src/practica2.vhd\))
	(_parameters tan)
	(_code 1c1b4c1b4a4a4b0b1b185a46491a1a1a1a1b181a19)
	(_ent
		(_time 1756945109029)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 34(_ent (_in))))
				(_port(_int Clear -1 0 34(_ent (_in))))
				(_port(_int Clock -1 0 34(_ent (_in))))
				(_port(_int Data -1 0 34(_ent (_in))))
				(_port(_int Q -1 0 35(_ent (_out))))
				(_port(_int Qbar -1 0 35(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 42(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 39(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 39(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 40(_arch(_uni))))
		(_sig(_int Data -1 0 40(_arch(_uni))))
		(_sig(_int Q -1 0 40(_arch(_uni))))
		(_sig(_int QBar -1 0 40(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 44(_prcs(_wait_for)(_trgt(1)(2)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000047 55 976           1757189477465 prueba
(_unit VHDL(simple 0 2(prueba 0 5))
	(_version vf5)
	(_time 1757189477466 2025.09.06 17:11:17)
	(_source(\../src/simple.vhd\))
	(_parameters tan)
	(_code 9d92cd92c0ca9d8a9c9fdec7c99a9e9b949bc99a9d)
	(_ent
		(_time 1756325127014)
	)
	(_object
		(_type(_int ~STRING~13 0 6(_array -1((_to i 1 i 11)))))
		(_cnst(_int mensaje 0 0 6(_arch(_string \"hola, mundo"\))))
		(_sig(_int canal -1 0 7(_arch(_uni((i 32))))))
		(_var(_int linea -2 0 10(_prcs 0)))
		(_var(_int dummy -3 0 11(_prcs 0)))
		(_prcs
			(p1(_arch 0 0 9(_prcs(_wait_for)(_trgt(0))(_mon))))
		)
		(_subprogram
			(_ext WRITE(1 21))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext std.TEXTIO.LINE(1 LINE)))
		(_type(_ext std.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext std.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext std.TEXTIO.TEXT(1 TEXT)))
		(_var(_ext std.TEXTIO.OUTPUT(1 OUTPUT)))
	)
	(_use(std(standard))(std(TEXTIO)))
	(_model . prueba 1 -1)
)
I 000053 55 1445          1757189477490 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 0 12))
	(_version vf5)
	(_time 1757189477491 2025.09.06 17:11:17)
	(_source(\../src/practica2.vhd\))
	(_parameters tan)
	(_code bcb2ebe8e9ebeeaab9b2aae6ebbab8bababababab8)
	(_ent
		(_time 1756945109009)
	)
	(_object
		(_port(_int Preset -1 0 3(_ent(_in))))
		(_port(_int Clear -1 0 4(_ent(_in))))
		(_port(_int Clock -1 0 5(_ent(_in))))
		(_port(_int Data -1 0 6(_ent(_in))))
		(_port(_int Q -1 0 7(_ent(_out))))
		(_port(_int QBar -1 0 8(_ent(_out))))
		(_sig(_int A -1 0 13(_arch(_uni))))
		(_sig(_int B -1 0 13(_arch(_uni))))
		(_sig(_int C -1 0 13(_arch(_uni))))
		(_sig(_int D -1 0 13(_arch(_uni))))
		(_sig(_int Qint -1 0 14(_arch(_uni))))
		(_sig(_int QbarInt -1 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__17(_arch 1 0 17(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__18(_arch 2 0 18(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__19(_arch 3 0 19(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__20(_arch 4 0 20(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__21(_arch 5 0 21(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__23(_arch 6 0 23(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__24(_arch 7 0 24(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000047 55 1203          1757189477496 Driver
(_unit VHDL(test_dff 0 29(driver 0 31))
	(_version vf5)
	(_time 1757189477497 2025.09.06 17:11:17)
	(_source(\../src/practica2.vhd\))
	(_parameters tan)
	(_code bcb3ebe8eaeaebabbbb8fae6e9bababababbb8bab9)
	(_ent
		(_time 1756945109029)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 34(_ent (_in))))
				(_port(_int Clear -1 0 34(_ent (_in))))
				(_port(_int Clock -1 0 34(_ent (_in))))
				(_port(_int Data -1 0 34(_ent (_in))))
				(_port(_int Q -1 0 35(_ent (_out))))
				(_port(_int Qbar -1 0 35(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 42(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 39(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 39(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 40(_arch(_uni))))
		(_sig(_int Data -1 0 40(_arch(_uni))))
		(_sig(_int Q -1 0 40(_arch(_uni))))
		(_sig(_int QBar -1 0 40(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 44(_prcs(_wait_for)(_trgt(1)(2)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000047 55 976           1757189505640 prueba
(_unit VHDL(simple 0 2(prueba 0 5))
	(_version vf5)
	(_time 1757189505641 2025.09.06 17:11:45)
	(_source(\../src/simple.vhd\))
	(_parameters tan)
	(_code a9f8fbfea9fea9bea8abeaf3fdaeaaafa0affdaea9)
	(_ent
		(_time 1756325127014)
	)
	(_object
		(_type(_int ~STRING~13 0 6(_array -1((_to i 1 i 11)))))
		(_cnst(_int mensaje 0 0 6(_arch(_string \"hola, mundo"\))))
		(_sig(_int canal -1 0 7(_arch(_uni((i 32))))))
		(_var(_int linea -2 0 10(_prcs 0)))
		(_var(_int dummy -3 0 11(_prcs 0)))
		(_prcs
			(p1(_arch 0 0 9(_prcs(_wait_for)(_trgt(0))(_mon))))
		)
		(_subprogram
			(_ext WRITE(1 21))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext std.TEXTIO.LINE(1 LINE)))
		(_type(_ext std.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext std.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext std.TEXTIO.TEXT(1 TEXT)))
		(_var(_ext std.TEXTIO.OUTPUT(1 OUTPUT)))
	)
	(_use(std(standard))(std(TEXTIO)))
	(_model . prueba 1 -1)
)
I 000053 55 1445          1757189505664 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 0 12))
	(_version vf5)
	(_time 1757189505665 2025.09.06 17:11:45)
	(_source(\../src/practica2.vhd\))
	(_parameters tan)
	(_code c8989d9dc69f9adecdc6de929fcecccecececececc)
	(_ent
		(_time 1756945109009)
	)
	(_object
		(_port(_int Preset -1 0 3(_ent(_in))))
		(_port(_int Clear -1 0 4(_ent(_in))))
		(_port(_int Clock -1 0 5(_ent(_in))))
		(_port(_int Data -1 0 6(_ent(_in))))
		(_port(_int Q -1 0 7(_ent(_out))))
		(_port(_int QBar -1 0 8(_ent(_out))))
		(_sig(_int A -1 0 13(_arch(_uni))))
		(_sig(_int B -1 0 13(_arch(_uni))))
		(_sig(_int C -1 0 13(_arch(_uni))))
		(_sig(_int D -1 0 13(_arch(_uni))))
		(_sig(_int Qint -1 0 14(_arch(_uni))))
		(_sig(_int QbarInt -1 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__17(_arch 1 0 17(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__18(_arch 2 0 18(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__19(_arch 3 0 19(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__20(_arch 4 0 20(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__21(_arch 5 0 21(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__23(_arch 6 0 23(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__24(_arch 7 0 24(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000047 55 1203          1757189505670 Driver
(_unit VHDL(test_dff 0 29(driver 0 31))
	(_version vf5)
	(_time 1757189505671 2025.09.06 17:11:45)
	(_source(\../src/practica2.vhd\))
	(_parameters tan)
	(_code c8999d9dc59e9fdfcfcc8e929dcececececfcccecd)
	(_ent
		(_time 1756945109029)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 34(_ent (_in))))
				(_port(_int Clear -1 0 34(_ent (_in))))
				(_port(_int Clock -1 0 34(_ent (_in))))
				(_port(_int Data -1 0 34(_ent (_in))))
				(_port(_int Q -1 0 35(_ent (_out))))
				(_port(_int Qbar -1 0 35(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 42(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 39(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 39(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 40(_arch(_uni))))
		(_sig(_int Data -1 0 40(_arch(_uni))))
		(_sig(_int Q -1 0 40(_arch(_uni))))
		(_sig(_int QBar -1 0 40(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 44(_prcs(_wait_for)(_trgt(1)(2)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000047 55 976           1757189628487 prueba
(_unit VHDL(simple 0 2(prueba 0 5))
	(_version vf5)
	(_time 1757189628488 2025.09.06 17:13:48)
	(_source(\../src/simple.vhd\))
	(_parameters tan)
	(_code 85d6d78b89d285928487c6dfd18286838c83d18285)
	(_ent
		(_time 1756325127014)
	)
	(_object
		(_type(_int ~STRING~13 0 6(_array -1((_to i 1 i 11)))))
		(_cnst(_int mensaje 0 0 6(_arch(_string \"hola, mundo"\))))
		(_sig(_int canal -1 0 7(_arch(_uni((i 32))))))
		(_var(_int linea -2 0 10(_prcs 0)))
		(_var(_int dummy -3 0 11(_prcs 0)))
		(_prcs
			(p1(_arch 0 0 9(_prcs(_wait_for)(_trgt(0))(_mon))))
		)
		(_subprogram
			(_ext WRITE(1 21))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext std.TEXTIO.LINE(1 LINE)))
		(_type(_ext std.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext std.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext std.TEXTIO.TEXT(1 TEXT)))
		(_var(_ext std.TEXTIO.OUTPUT(1 OUTPUT)))
	)
	(_use(std(standard))(std(TEXTIO)))
	(_model . prueba 1 -1)
)
I 000053 55 1445          1757189628503 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 0 12))
	(_version vf5)
	(_time 1757189628504 2025.09.06 17:13:48)
	(_source(\../src/practica2.vhd\))
	(_parameters tan)
	(_code 94c6c19b96c3c682919a82cec39290929292929290)
	(_ent
		(_time 1756945109009)
	)
	(_object
		(_port(_int Preset -1 0 3(_ent(_in))))
		(_port(_int Clear -1 0 4(_ent(_in))))
		(_port(_int Clock -1 0 5(_ent(_in))))
		(_port(_int Data -1 0 6(_ent(_in))))
		(_port(_int Q -1 0 7(_ent(_out))))
		(_port(_int QBar -1 0 8(_ent(_out))))
		(_sig(_int A -1 0 13(_arch(_uni))))
		(_sig(_int B -1 0 13(_arch(_uni))))
		(_sig(_int C -1 0 13(_arch(_uni))))
		(_sig(_int D -1 0 13(_arch(_uni))))
		(_sig(_int Qint -1 0 14(_arch(_uni))))
		(_sig(_int QbarInt -1 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__17(_arch 1 0 17(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__18(_arch 2 0 18(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__19(_arch 3 0 19(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__20(_arch 4 0 20(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__21(_arch 5 0 21(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__23(_arch 6 0 23(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__24(_arch 7 0 24(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000047 55 1203          1757189628509 Driver
(_unit VHDL(test_dff 0 29(driver 0 31))
	(_version vf5)
	(_time 1757189628510 2025.09.06 17:13:48)
	(_source(\../src/practica2.vhd\))
	(_parameters tan)
	(_code a4f7f1f3a5f2f3b3a3a0e2fef1a2a2a2a2a3a0a2a1)
	(_ent
		(_time 1756945109029)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 34(_ent (_in))))
				(_port(_int Clear -1 0 34(_ent (_in))))
				(_port(_int Clock -1 0 34(_ent (_in))))
				(_port(_int Data -1 0 34(_ent (_in))))
				(_port(_int Q -1 0 35(_ent (_out))))
				(_port(_int Qbar -1 0 35(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 42(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 39(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 39(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 40(_arch(_uni))))
		(_sig(_int Data -1 0 40(_arch(_uni))))
		(_sig(_int Q -1 0 40(_arch(_uni))))
		(_sig(_int QBar -1 0 40(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 44(_prcs(_wait_for)(_trgt(1)(2)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000047 55 976           1757189631621 prueba
(_unit VHDL(simple 0 2(prueba 0 5))
	(_version vf5)
	(_time 1757189631622 2025.09.06 17:13:51)
	(_source(\../src/simple.vhd\))
	(_parameters tan)
	(_code c99bcc9cc99ec9dec8cb8a939dcecacfc0cf9dcec9)
	(_ent
		(_time 1756325127014)
	)
	(_object
		(_type(_int ~STRING~13 0 6(_array -1((_to i 1 i 11)))))
		(_cnst(_int mensaje 0 0 6(_arch(_string \"hola, mundo"\))))
		(_sig(_int canal -1 0 7(_arch(_uni((i 32))))))
		(_var(_int linea -2 0 10(_prcs 0)))
		(_var(_int dummy -3 0 11(_prcs 0)))
		(_prcs
			(p1(_arch 0 0 9(_prcs(_wait_for)(_trgt(0))(_mon))))
		)
		(_subprogram
			(_ext WRITE(1 21))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext std.TEXTIO.LINE(1 LINE)))
		(_type(_ext std.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext std.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext std.TEXTIO.TEXT(1 TEXT)))
		(_var(_ext std.TEXTIO.OUTPUT(1 OUTPUT)))
	)
	(_use(std(standard))(std(TEXTIO)))
	(_model . prueba 1 -1)
)
I 000053 55 1445          1757189631637 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 0 12))
	(_version vf5)
	(_time 1757189631638 2025.09.06 17:13:51)
	(_source(\../src/practica2.vhd\))
	(_parameters tan)
	(_code d98adb8bd68e8bcfdcd7cf838edfdddfdfdfdfdfdd)
	(_ent
		(_time 1756945109009)
	)
	(_object
		(_port(_int Preset -1 0 3(_ent(_in))))
		(_port(_int Clear -1 0 4(_ent(_in))))
		(_port(_int Clock -1 0 5(_ent(_in))))
		(_port(_int Data -1 0 6(_ent(_in))))
		(_port(_int Q -1 0 7(_ent(_out))))
		(_port(_int QBar -1 0 8(_ent(_out))))
		(_sig(_int A -1 0 13(_arch(_uni))))
		(_sig(_int B -1 0 13(_arch(_uni))))
		(_sig(_int C -1 0 13(_arch(_uni))))
		(_sig(_int D -1 0 13(_arch(_uni))))
		(_sig(_int Qint -1 0 14(_arch(_uni))))
		(_sig(_int QbarInt -1 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__17(_arch 1 0 17(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__18(_arch 2 0 18(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__19(_arch 3 0 19(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__20(_arch 4 0 20(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__21(_arch 5 0 21(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__23(_arch 6 0 23(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__24(_arch 7 0 24(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000047 55 1203          1757189631643 Driver
(_unit VHDL(test_dff 0 29(driver 0 31))
	(_version vf5)
	(_time 1757189631644 2025.09.06 17:13:51)
	(_source(\../src/practica2.vhd\))
	(_parameters tan)
	(_code d98bdb8bd58f8ecededd9f838cdfdfdfdfdedddfdc)
	(_ent
		(_time 1756945109029)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 34(_ent (_in))))
				(_port(_int Clear -1 0 34(_ent (_in))))
				(_port(_int Clock -1 0 34(_ent (_in))))
				(_port(_int Data -1 0 34(_ent (_in))))
				(_port(_int Q -1 0 35(_ent (_out))))
				(_port(_int Qbar -1 0 35(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 42(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 39(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 39(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 40(_arch(_uni))))
		(_sig(_int Data -1 0 40(_arch(_uni))))
		(_sig(_int Q -1 0 40(_arch(_uni))))
		(_sig(_int QBar -1 0 40(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 44(_prcs(_wait_for)(_trgt(1)(2)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000047 55 976           1757189861939 prueba
(_unit VHDL(simple 0 2(prueba 0 5))
	(_version vf5)
	(_time 1757189861940 2025.09.06 17:17:41)
	(_source(\../src/simple.vhd\))
	(_parameters tan)
	(_code 727320737925726573703128267571747b74267572)
	(_ent
		(_time 1756325127014)
	)
	(_object
		(_type(_int ~STRING~13 0 6(_array -1((_to i 1 i 11)))))
		(_cnst(_int mensaje 0 0 6(_arch(_string \"hola, mundo"\))))
		(_sig(_int canal -1 0 7(_arch(_uni((i 32))))))
		(_var(_int linea -2 0 10(_prcs 0)))
		(_var(_int dummy -3 0 11(_prcs 0)))
		(_prcs
			(p1(_arch 0 0 9(_prcs(_wait_for)(_trgt(0))(_mon))))
		)
		(_subprogram
			(_ext WRITE(1 21))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext std.TEXTIO.LINE(1 LINE)))
		(_type(_ext std.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext std.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext std.TEXTIO.TEXT(1 TEXT)))
		(_var(_ext std.TEXTIO.OUTPUT(1 OUTPUT)))
	)
	(_use(std(standard))(std(TEXTIO)))
	(_model . prueba 1 -1)
)
I 000053 55 1445          1757189861964 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 0 12))
	(_version vf5)
	(_time 1757189861965 2025.09.06 17:17:41)
	(_source(\../src/practica2.vhd\))
	(_parameters tan)
	(_code 9191c49e96c6c387949f87cbc69795979797979795)
	(_ent
		(_time 1756945109009)
	)
	(_object
		(_port(_int Preset -1 0 3(_ent(_in))))
		(_port(_int Clear -1 0 4(_ent(_in))))
		(_port(_int Clock -1 0 5(_ent(_in))))
		(_port(_int Data -1 0 6(_ent(_in))))
		(_port(_int Q -1 0 7(_ent(_out))))
		(_port(_int QBar -1 0 8(_ent(_out))))
		(_sig(_int A -1 0 13(_arch(_uni))))
		(_sig(_int B -1 0 13(_arch(_uni))))
		(_sig(_int C -1 0 13(_arch(_uni))))
		(_sig(_int D -1 0 13(_arch(_uni))))
		(_sig(_int Qint -1 0 14(_arch(_uni))))
		(_sig(_int QbarInt -1 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__17(_arch 1 0 17(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__18(_arch 2 0 18(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__19(_arch 3 0 19(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__20(_arch 4 0 20(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__21(_arch 5 0 21(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__23(_arch 6 0 23(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__24(_arch 7 0 24(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000047 55 1203          1757189861970 Driver
(_unit VHDL(test_dff 0 29(driver 0 31))
	(_version vf5)
	(_time 1757189861971 2025.09.06 17:17:41)
	(_source(\../src/practica2.vhd\))
	(_parameters tan)
	(_code 9190c49e95c7c6869696d7cbc49797979796959794)
	(_ent
		(_time 1756945109029)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 34(_ent (_in))))
				(_port(_int Clear -1 0 34(_ent (_in))))
				(_port(_int Clock -1 0 34(_ent (_in))))
				(_port(_int Data -1 0 34(_ent (_in))))
				(_port(_int Q -1 0 35(_ent (_out))))
				(_port(_int Qbar -1 0 35(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 42(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 39(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 39(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 40(_arch(_uni))))
		(_sig(_int Data -1 0 40(_arch(_uni))))
		(_sig(_int Q -1 0 40(_arch(_uni))))
		(_sig(_int QBar -1 0 40(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 44(_prcs(_wait_for)(_trgt(1)(2)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000047 55 976           1757190555763 prueba
(_unit VHDL(simple 0 2(prueba 0 5))
	(_version vf5)
	(_time 1757190555764 2025.09.06 17:29:15)
	(_source(\../src/simple.vhd\))
	(_parameters tan)
	(_code b6b1b5e2b9e1b6a1b7b4f5ece2b1b5b0bfb0e2b1b6)
	(_ent
		(_time 1756325127014)
	)
	(_object
		(_type(_int ~STRING~13 0 6(_array -1((_to i 1 i 11)))))
		(_cnst(_int mensaje 0 0 6(_arch(_string \"hola, mundo"\))))
		(_sig(_int canal -1 0 7(_arch(_uni((i 32))))))
		(_var(_int linea -2 0 10(_prcs 0)))
		(_var(_int dummy -3 0 11(_prcs 0)))
		(_prcs
			(p1(_arch 0 0 9(_prcs(_wait_for)(_trgt(0))(_mon))))
		)
		(_subprogram
			(_ext WRITE(1 21))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext std.TEXTIO.LINE(1 LINE)))
		(_type(_ext std.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext std.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext std.TEXTIO.TEXT(1 TEXT)))
		(_var(_ext std.TEXTIO.OUTPUT(1 OUTPUT)))
	)
	(_use(std(standard))(std(TEXTIO)))
	(_model . prueba 1 -1)
)
I 000053 55 1445          1757190555780 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 0 12))
	(_version vf5)
	(_time 1757190555781 2025.09.06 17:29:15)
	(_source(\../src/practica2.vhd\))
	(_parameters tan)
	(_code c5c3c190c69297d3c0cbd39f92c3c1c3c3c3c3c3c1)
	(_ent
		(_time 1756945109009)
	)
	(_object
		(_port(_int Preset -1 0 3(_ent(_in))))
		(_port(_int Clear -1 0 4(_ent(_in))))
		(_port(_int Clock -1 0 5(_ent(_in))))
		(_port(_int Data -1 0 6(_ent(_in))))
		(_port(_int Q -1 0 7(_ent(_out))))
		(_port(_int QBar -1 0 8(_ent(_out))))
		(_sig(_int A -1 0 13(_arch(_uni))))
		(_sig(_int B -1 0 13(_arch(_uni))))
		(_sig(_int C -1 0 13(_arch(_uni))))
		(_sig(_int D -1 0 13(_arch(_uni))))
		(_sig(_int Qint -1 0 14(_arch(_uni))))
		(_sig(_int QbarInt -1 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__17(_arch 1 0 17(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__18(_arch 2 0 18(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__19(_arch 3 0 19(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__20(_arch 4 0 20(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__21(_arch 5 0 21(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__23(_arch 6 0 23(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__24(_arch 7 0 24(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000047 55 1203          1757190555786 Driver
(_unit VHDL(test_dff 0 29(driver 0 31))
	(_version vf5)
	(_time 1757190555787 2025.09.06 17:29:15)
	(_source(\../src/practica2.vhd\))
	(_parameters tan)
	(_code c5c2c190c59392d2c2c2839f90c3c3c3c3c2c1c3c0)
	(_ent
		(_time 1756945109029)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 34(_ent (_in))))
				(_port(_int Clear -1 0 34(_ent (_in))))
				(_port(_int Clock -1 0 34(_ent (_in))))
				(_port(_int Data -1 0 34(_ent (_in))))
				(_port(_int Q -1 0 35(_ent (_out))))
				(_port(_int Qbar -1 0 35(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 42(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 39(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 39(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 40(_arch(_uni))))
		(_sig(_int Data -1 0 40(_arch(_uni))))
		(_sig(_int Q -1 0 40(_arch(_uni))))
		(_sig(_int QBar -1 0 40(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 44(_prcs(_wait_for)(_trgt(1)(2)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000047 55 976           1757190571126 prueba
(_unit VHDL(simple 0 2(prueba 0 5))
	(_version vf5)
	(_time 1757190571127 2025.09.06 17:29:31)
	(_source(\../src/simple.vhd\))
	(_parameters tan)
	(_code b5b1e5e1b9e2b5a2b4b7f6efe1b2b6b3bcb3e1b2b5)
	(_ent
		(_time 1756325127014)
	)
	(_object
		(_type(_int ~STRING~13 0 6(_array -1((_to i 1 i 11)))))
		(_cnst(_int mensaje 0 0 6(_arch(_string \"hola, mundo"\))))
		(_sig(_int canal -1 0 7(_arch(_uni((i 32))))))
		(_var(_int linea -2 0 10(_prcs 0)))
		(_var(_int dummy -3 0 11(_prcs 0)))
		(_prcs
			(p1(_arch 0 0 9(_prcs(_wait_for)(_trgt(0))(_mon))))
		)
		(_subprogram
			(_ext WRITE(1 21))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext std.TEXTIO.LINE(1 LINE)))
		(_type(_ext std.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext std.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext std.TEXTIO.TEXT(1 TEXT)))
		(_var(_ext std.TEXTIO.OUTPUT(1 OUTPUT)))
	)
	(_use(std(standard))(std(TEXTIO)))
	(_model . prueba 1 -1)
)
I 000053 55 1445          1757190571143 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 0 12))
	(_version vf5)
	(_time 1757190571144 2025.09.06 17:29:31)
	(_source(\../src/practica2.vhd\))
	(_parameters tan)
	(_code c5c09290c69297d3c0cbd39f92c3c1c3c3c3c3c3c1)
	(_ent
		(_time 1756945109009)
	)
	(_object
		(_port(_int Preset -1 0 3(_ent(_in))))
		(_port(_int Clear -1 0 4(_ent(_in))))
		(_port(_int Clock -1 0 5(_ent(_in))))
		(_port(_int Data -1 0 6(_ent(_in))))
		(_port(_int Q -1 0 7(_ent(_out))))
		(_port(_int QBar -1 0 8(_ent(_out))))
		(_sig(_int A -1 0 13(_arch(_uni))))
		(_sig(_int B -1 0 13(_arch(_uni))))
		(_sig(_int C -1 0 13(_arch(_uni))))
		(_sig(_int D -1 0 13(_arch(_uni))))
		(_sig(_int Qint -1 0 14(_arch(_uni))))
		(_sig(_int QbarInt -1 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__17(_arch 1 0 17(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__18(_arch 2 0 18(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__19(_arch 3 0 19(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__20(_arch 4 0 20(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__21(_arch 5 0 21(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__23(_arch 6 0 23(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__24(_arch 7 0 24(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000047 55 1203          1757190571149 Driver
(_unit VHDL(test_dff 0 29(driver 0 31))
	(_version vf5)
	(_time 1757190571150 2025.09.06 17:29:31)
	(_source(\../src/practica2.vhd\))
	(_parameters tan)
	(_code c5c19290c59392d2c2c2839f90c3c3c3c3c2c1c3c0)
	(_ent
		(_time 1756945109029)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 34(_ent (_in))))
				(_port(_int Clear -1 0 34(_ent (_in))))
				(_port(_int Clock -1 0 34(_ent (_in))))
				(_port(_int Data -1 0 34(_ent (_in))))
				(_port(_int Q -1 0 35(_ent (_out))))
				(_port(_int Qbar -1 0 35(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 42(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 39(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 39(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 40(_arch(_uni))))
		(_sig(_int Data -1 0 40(_arch(_uni))))
		(_sig(_int Q -1 0 40(_arch(_uni))))
		(_sig(_int QBar -1 0 40(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 44(_prcs(_wait_for)(_trgt(1)(2)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000047 55 976           1757190573447 prueba
(_unit VHDL(simple 0 2(prueba 0 5))
	(_version vf5)
	(_time 1757190573448 2025.09.06 17:29:33)
	(_source(\../src/simple.vhd\))
	(_parameters tan)
	(_code cdcecb98909acddacccf8e9799cacecbc4cb99cacd)
	(_ent
		(_time 1756325127014)
	)
	(_object
		(_type(_int ~STRING~13 0 6(_array -1((_to i 1 i 11)))))
		(_cnst(_int mensaje 0 0 6(_arch(_string \"hola, mundo"\))))
		(_sig(_int canal -1 0 7(_arch(_uni((i 32))))))
		(_var(_int linea -2 0 10(_prcs 0)))
		(_var(_int dummy -3 0 11(_prcs 0)))
		(_prcs
			(p1(_arch 0 0 9(_prcs(_wait_for)(_trgt(0))(_mon))))
		)
		(_subprogram
			(_ext WRITE(1 21))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext std.TEXTIO.LINE(1 LINE)))
		(_type(_ext std.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext std.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext std.TEXTIO.TEXT(1 TEXT)))
		(_var(_ext std.TEXTIO.OUTPUT(1 OUTPUT)))
	)
	(_use(std(standard))(std(TEXTIO)))
	(_model . prueba 1 -1)
)
I 000053 55 1445          1757190573464 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 0 12))
	(_version vf5)
	(_time 1757190573465 2025.09.06 17:29:33)
	(_source(\../src/practica2.vhd\))
	(_parameters tan)
	(_code dddfdc8f8f8a8fcbd8d3cb878adbd9dbdbdbdbdbd9)
	(_ent
		(_time 1756945109009)
	)
	(_object
		(_port(_int Preset -1 0 3(_ent(_in))))
		(_port(_int Clear -1 0 4(_ent(_in))))
		(_port(_int Clock -1 0 5(_ent(_in))))
		(_port(_int Data -1 0 6(_ent(_in))))
		(_port(_int Q -1 0 7(_ent(_out))))
		(_port(_int QBar -1 0 8(_ent(_out))))
		(_sig(_int A -1 0 13(_arch(_uni))))
		(_sig(_int B -1 0 13(_arch(_uni))))
		(_sig(_int C -1 0 13(_arch(_uni))))
		(_sig(_int D -1 0 13(_arch(_uni))))
		(_sig(_int Qint -1 0 14(_arch(_uni))))
		(_sig(_int QbarInt -1 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__17(_arch 1 0 17(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__18(_arch 2 0 18(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__19(_arch 3 0 19(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__20(_arch 4 0 20(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__21(_arch 5 0 21(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__23(_arch 6 0 23(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__24(_arch 7 0 24(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000047 55 1203          1757190573470 Driver
(_unit VHDL(test_dff 0 29(driver 0 31))
	(_version vf5)
	(_time 1757190573471 2025.09.06 17:29:33)
	(_source(\../src/practica2.vhd\))
	(_parameters tan)
	(_code dddedc8f8c8b8acadada9b8788dbdbdbdbdad9dbd8)
	(_ent
		(_time 1756945109029)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 34(_ent (_in))))
				(_port(_int Clear -1 0 34(_ent (_in))))
				(_port(_int Clock -1 0 34(_ent (_in))))
				(_port(_int Data -1 0 34(_ent (_in))))
				(_port(_int Q -1 0 35(_ent (_out))))
				(_port(_int Qbar -1 0 35(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 42(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 39(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 39(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 40(_arch(_uni))))
		(_sig(_int Data -1 0 40(_arch(_uni))))
		(_sig(_int Q -1 0 40(_arch(_uni))))
		(_sig(_int QBar -1 0 40(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 44(_prcs(_wait_for)(_trgt(1)(2)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000047 55 976           1757190608735 prueba
(_unit VHDL(simple 0 2(prueba 0 5))
	(_version vf5)
	(_time 1757190608736 2025.09.06 17:30:08)
	(_source(\../src/simple.vhd\))
	(_parameters tan)
	(_code 9fcbca90c0c89f889e9ddcc5cb989c999699cb989f)
	(_ent
		(_time 1756325127014)
	)
	(_object
		(_type(_int ~STRING~13 0 6(_array -1((_to i 1 i 11)))))
		(_cnst(_int mensaje 0 0 6(_arch(_string \"hola, mundo"\))))
		(_sig(_int canal -1 0 7(_arch(_uni((i 32))))))
		(_var(_int linea -2 0 10(_prcs 0)))
		(_var(_int dummy -3 0 11(_prcs 0)))
		(_prcs
			(p1(_arch 0 0 9(_prcs(_wait_for)(_trgt(0))(_mon))))
		)
		(_subprogram
			(_ext WRITE(1 21))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext std.TEXTIO.LINE(1 LINE)))
		(_type(_ext std.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext std.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext std.TEXTIO.TEXT(1 TEXT)))
		(_var(_ext std.TEXTIO.OUTPUT(1 OUTPUT)))
	)
	(_use(std(standard))(std(TEXTIO)))
	(_model . prueba 1 -1)
)
I 000053 55 1445          1757190608752 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 0 12))
	(_version vf5)
	(_time 1757190608753 2025.09.06 17:30:08)
	(_source(\../src/practica2.vhd\))
	(_parameters tan)
	(_code aefbfcf9fdf9fcb8aba0b8f4f9a8aaa8a8a8a8a8aa)
	(_ent
		(_time 1756945109009)
	)
	(_object
		(_port(_int Preset -1 0 3(_ent(_in))))
		(_port(_int Clear -1 0 4(_ent(_in))))
		(_port(_int Clock -1 0 5(_ent(_in))))
		(_port(_int Data -1 0 6(_ent(_in))))
		(_port(_int Q -1 0 7(_ent(_out))))
		(_port(_int QBar -1 0 8(_ent(_out))))
		(_sig(_int A -1 0 13(_arch(_uni))))
		(_sig(_int B -1 0 13(_arch(_uni))))
		(_sig(_int C -1 0 13(_arch(_uni))))
		(_sig(_int D -1 0 13(_arch(_uni))))
		(_sig(_int Qint -1 0 14(_arch(_uni))))
		(_sig(_int QbarInt -1 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__17(_arch 1 0 17(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__18(_arch 2 0 18(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__19(_arch 3 0 19(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__20(_arch 4 0 20(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__21(_arch 5 0 21(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__23(_arch 6 0 23(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__24(_arch 7 0 24(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000047 55 1203          1757190608758 Driver
(_unit VHDL(test_dff 0 29(driver 0 31))
	(_version vf5)
	(_time 1757190608759 2025.09.06 17:30:08)
	(_source(\../src/practica2.vhd\))
	(_parameters tan)
	(_code aefafcf9fef8f9b9a9a9e8f4fba8a8a8a8a9aaa8ab)
	(_ent
		(_time 1756945109029)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 34(_ent (_in))))
				(_port(_int Clear -1 0 34(_ent (_in))))
				(_port(_int Clock -1 0 34(_ent (_in))))
				(_port(_int Data -1 0 34(_ent (_in))))
				(_port(_int Q -1 0 35(_ent (_out))))
				(_port(_int Qbar -1 0 35(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 42(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 39(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 39(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 40(_arch(_uni))))
		(_sig(_int Data -1 0 40(_arch(_uni))))
		(_sig(_int Q -1 0 40(_arch(_uni))))
		(_sig(_int QBar -1 0 40(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 44(_prcs(_wait_for)(_trgt(1)(2)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000047 55 976           1757190635320 prueba
(_unit VHDL(simple 0 2(prueba 0 5))
	(_version vf5)
	(_time 1757190635321 2025.09.06 17:30:35)
	(_source(\../src/simple.vhd\))
	(_parameters tan)
	(_code 8084848e89d780978182c3dad48783868986d48780)
	(_ent
		(_time 1756325127014)
	)
	(_object
		(_type(_int ~STRING~13 0 6(_array -1((_to i 1 i 11)))))
		(_cnst(_int mensaje 0 0 6(_arch(_string \"hola, mundo"\))))
		(_sig(_int canal -1 0 7(_arch(_uni((i 32))))))
		(_var(_int linea -2 0 10(_prcs 0)))
		(_var(_int dummy -3 0 11(_prcs 0)))
		(_prcs
			(p1(_arch 0 0 9(_prcs(_wait_for)(_trgt(0))(_mon))))
		)
		(_subprogram
			(_ext WRITE(1 21))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext std.TEXTIO.LINE(1 LINE)))
		(_type(_ext std.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext std.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext std.TEXTIO.TEXT(1 TEXT)))
		(_var(_ext std.TEXTIO.OUTPUT(1 OUTPUT)))
	)
	(_use(std(standard))(std(TEXTIO)))
	(_model . prueba 1 -1)
)
I 000053 55 1445          1757190635337 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 0 12))
	(_version vf5)
	(_time 1757190635338 2025.09.06 17:30:35)
	(_source(\../src/practica2.vhd\))
	(_parameters tan)
	(_code 9095939f96c7c286959e86cac79694969696969694)
	(_ent
		(_time 1756945109009)
	)
	(_object
		(_port(_int Preset -1 0 3(_ent(_in))))
		(_port(_int Clear -1 0 4(_ent(_in))))
		(_port(_int Clock -1 0 5(_ent(_in))))
		(_port(_int Data -1 0 6(_ent(_in))))
		(_port(_int Q -1 0 7(_ent(_out))))
		(_port(_int QBar -1 0 8(_ent(_out))))
		(_sig(_int A -1 0 13(_arch(_uni))))
		(_sig(_int B -1 0 13(_arch(_uni))))
		(_sig(_int C -1 0 13(_arch(_uni))))
		(_sig(_int D -1 0 13(_arch(_uni))))
		(_sig(_int Qint -1 0 14(_arch(_uni))))
		(_sig(_int QbarInt -1 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__17(_arch 1 0 17(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__18(_arch 2 0 18(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__19(_arch 3 0 19(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__20(_arch 4 0 20(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__21(_arch 5 0 21(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__23(_arch 6 0 23(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__24(_arch 7 0 24(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000047 55 1203          1757190635343 Driver
(_unit VHDL(test_dff 0 29(driver 0 31))
	(_version vf5)
	(_time 1757190635344 2025.09.06 17:30:35)
	(_source(\../src/practica2.vhd\))
	(_parameters tan)
	(_code 9094939f95c6c7879797d6cac59696969697949695)
	(_ent
		(_time 1756945109029)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 34(_ent (_in))))
				(_port(_int Clear -1 0 34(_ent (_in))))
				(_port(_int Clock -1 0 34(_ent (_in))))
				(_port(_int Data -1 0 34(_ent (_in))))
				(_port(_int Q -1 0 35(_ent (_out))))
				(_port(_int Qbar -1 0 35(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 42(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 39(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 39(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 40(_arch(_uni))))
		(_sig(_int Data -1 0 40(_arch(_uni))))
		(_sig(_int Q -1 0 40(_arch(_uni))))
		(_sig(_int QBar -1 0 40(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 44(_prcs(_wait_for)(_trgt(1)(2)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000047 55 976           1757190641549 prueba
(_unit VHDL(simple 0 2(prueba 0 5))
	(_version vf5)
	(_time 1757190641550 2025.09.06 17:30:41)
	(_source(\../src/simple.vhd\))
	(_parameters tan)
	(_code cbc89e9e909ccbdccac988919fccc8cdc2cd9fcccb)
	(_ent
		(_time 1756325127014)
	)
	(_object
		(_type(_int ~STRING~13 0 6(_array -1((_to i 1 i 11)))))
		(_cnst(_int mensaje 0 0 6(_arch(_string \"hola, mundo"\))))
		(_sig(_int canal -1 0 7(_arch(_uni((i 32))))))
		(_var(_int linea -2 0 10(_prcs 0)))
		(_var(_int dummy -3 0 11(_prcs 0)))
		(_prcs
			(p1(_arch 0 0 9(_prcs(_wait_for)(_trgt(0))(_mon))))
		)
		(_subprogram
			(_ext WRITE(1 21))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext std.TEXTIO.LINE(1 LINE)))
		(_type(_ext std.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext std.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext std.TEXTIO.TEXT(1 TEXT)))
		(_var(_ext std.TEXTIO.OUTPUT(1 OUTPUT)))
	)
	(_use(std(standard))(std(TEXTIO)))
	(_model . prueba 1 -1)
)
I 000053 55 1445          1757190641565 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 0 12))
	(_version vf5)
	(_time 1757190641566 2025.09.06 17:30:41)
	(_source(\../src/practica2.vhd\))
	(_parameters tan)
	(_code dbd989898f8c89cdded5cd818cdddfdddddddddddf)
	(_ent
		(_time 1756945109009)
	)
	(_object
		(_port(_int Preset -1 0 3(_ent(_in))))
		(_port(_int Clear -1 0 4(_ent(_in))))
		(_port(_int Clock -1 0 5(_ent(_in))))
		(_port(_int Data -1 0 6(_ent(_in))))
		(_port(_int Q -1 0 7(_ent(_out))))
		(_port(_int QBar -1 0 8(_ent(_out))))
		(_sig(_int A -1 0 13(_arch(_uni))))
		(_sig(_int B -1 0 13(_arch(_uni))))
		(_sig(_int C -1 0 13(_arch(_uni))))
		(_sig(_int D -1 0 13(_arch(_uni))))
		(_sig(_int Qint -1 0 14(_arch(_uni))))
		(_sig(_int QbarInt -1 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__17(_arch 1 0 17(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__18(_arch 2 0 18(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__19(_arch 3 0 19(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__20(_arch 4 0 20(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__21(_arch 5 0 21(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__23(_arch 6 0 23(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__24(_arch 7 0 24(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000047 55 1203          1757190641571 Driver
(_unit VHDL(test_dff 0 29(driver 0 31))
	(_version vf5)
	(_time 1757190641572 2025.09.06 17:30:41)
	(_source(\../src/practica2.vhd\))
	(_parameters tan)
	(_code dbd889898c8d8cccdcdc9d818edddddddddcdfddde)
	(_ent
		(_time 1756945109029)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 34(_ent (_in))))
				(_port(_int Clear -1 0 34(_ent (_in))))
				(_port(_int Clock -1 0 34(_ent (_in))))
				(_port(_int Data -1 0 34(_ent (_in))))
				(_port(_int Q -1 0 35(_ent (_out))))
				(_port(_int Qbar -1 0 35(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 42(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 39(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 39(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 40(_arch(_uni))))
		(_sig(_int Data -1 0 40(_arch(_uni))))
		(_sig(_int Q -1 0 40(_arch(_uni))))
		(_sig(_int QBar -1 0 40(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 44(_prcs(_wait_for)(_trgt(1)(2)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000047 55 976           1757190674989 prueba
(_unit VHDL(simple 0 2(prueba 0 5))
	(_version vf5)
	(_time 1757190674990 2025.09.06 17:31:14)
	(_source(\../src/simple.vhd\))
	(_parameters tan)
	(_code 782b7979792f786f797a3b222c7f7b7e717e2c7f78)
	(_ent
		(_time 1756325127014)
	)
	(_object
		(_type(_int ~STRING~13 0 6(_array -1((_to i 1 i 11)))))
		(_cnst(_int mensaje 0 0 6(_arch(_string \"hola, mundo"\))))
		(_sig(_int canal -1 0 7(_arch(_uni((i 32))))))
		(_var(_int linea -2 0 10(_prcs 0)))
		(_var(_int dummy -3 0 11(_prcs 0)))
		(_prcs
			(p1(_arch 0 0 9(_prcs(_wait_for)(_trgt(0))(_mon))))
		)
		(_subprogram
			(_ext WRITE(1 21))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext std.TEXTIO.LINE(1 LINE)))
		(_type(_ext std.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext std.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext std.TEXTIO.TEXT(1 TEXT)))
		(_var(_ext std.TEXTIO.OUTPUT(1 OUTPUT)))
	)
	(_use(std(standard))(std(TEXTIO)))
	(_model . prueba 1 -1)
)
I 000053 55 1445          1757190675006 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 0 12))
	(_version vf5)
	(_time 1757190675007 2025.09.06 17:31:15)
	(_source(\../src/practica2.vhd\))
	(_parameters tan)
	(_code 88da8e8686dfda9e8d869ed2df8e8c8e8e8e8e8e8c)
	(_ent
		(_time 1756945109009)
	)
	(_object
		(_port(_int Preset -1 0 3(_ent(_in))))
		(_port(_int Clear -1 0 4(_ent(_in))))
		(_port(_int Clock -1 0 5(_ent(_in))))
		(_port(_int Data -1 0 6(_ent(_in))))
		(_port(_int Q -1 0 7(_ent(_out))))
		(_port(_int QBar -1 0 8(_ent(_out))))
		(_sig(_int A -1 0 13(_arch(_uni))))
		(_sig(_int B -1 0 13(_arch(_uni))))
		(_sig(_int C -1 0 13(_arch(_uni))))
		(_sig(_int D -1 0 13(_arch(_uni))))
		(_sig(_int Qint -1 0 14(_arch(_uni))))
		(_sig(_int QbarInt -1 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__17(_arch 1 0 17(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__18(_arch 2 0 18(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__19(_arch 3 0 19(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__20(_arch 4 0 20(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__21(_arch 5 0 21(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__23(_arch 6 0 23(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__24(_arch 7 0 24(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000047 55 1203          1757190675012 Driver
(_unit VHDL(test_dff 0 29(driver 0 31))
	(_version vf5)
	(_time 1757190675013 2025.09.06 17:31:15)
	(_source(\../src/practica2.vhd\))
	(_parameters tan)
	(_code 88db8e8685dedf9f8f8fced2dd8e8e8e8e8f8c8e8d)
	(_ent
		(_time 1756945109029)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 34(_ent (_in))))
				(_port(_int Clear -1 0 34(_ent (_in))))
				(_port(_int Clock -1 0 34(_ent (_in))))
				(_port(_int Data -1 0 34(_ent (_in))))
				(_port(_int Q -1 0 35(_ent (_out))))
				(_port(_int Qbar -1 0 35(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 42(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 39(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 39(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 40(_arch(_uni))))
		(_sig(_int Data -1 0 40(_arch(_uni))))
		(_sig(_int Q -1 0 40(_arch(_uni))))
		(_sig(_int QBar -1 0 40(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 44(_prcs(_wait_for)(_trgt(1)(2)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000047 55 976           1757190700795 prueba
(_unit VHDL(simple 0 2(prueba 0 5))
	(_version vf5)
	(_time 1757190700796 2025.09.06 17:31:40)
	(_source(\../src/simple.vhd\))
	(_parameters tan)
	(_code 3d393938606a3d2a3c3f7e67693a3e3b343b693a3d)
	(_ent
		(_time 1756325127014)
	)
	(_object
		(_type(_int ~STRING~13 0 6(_array -1((_to i 1 i 11)))))
		(_cnst(_int mensaje 0 0 6(_arch(_string \"hola, mundo"\))))
		(_sig(_int canal -1 0 7(_arch(_uni((i 32))))))
		(_var(_int linea -2 0 10(_prcs 0)))
		(_var(_int dummy -3 0 11(_prcs 0)))
		(_prcs
			(p1(_arch 0 0 9(_prcs(_wait_for)(_trgt(0))(_mon))))
		)
		(_subprogram
			(_ext WRITE(1 21))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext std.TEXTIO.LINE(1 LINE)))
		(_type(_ext std.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext std.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext std.TEXTIO.TEXT(1 TEXT)))
		(_var(_ext std.TEXTIO.OUTPUT(1 OUTPUT)))
	)
	(_use(std(standard))(std(TEXTIO)))
	(_model . prueba 1 -1)
)
I 000053 55 1445          1757190700811 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 0 12))
	(_version vf5)
	(_time 1757190700812 2025.09.06 17:31:40)
	(_source(\../src/practica2.vhd\))
	(_parameters tan)
	(_code 4d484e4f1f1a1f5b48435b171a4b494b4b4b4b4b49)
	(_ent
		(_time 1756945109009)
	)
	(_object
		(_port(_int Preset -1 0 3(_ent(_in))))
		(_port(_int Clear -1 0 4(_ent(_in))))
		(_port(_int Clock -1 0 5(_ent(_in))))
		(_port(_int Data -1 0 6(_ent(_in))))
		(_port(_int Q -1 0 7(_ent(_out))))
		(_port(_int QBar -1 0 8(_ent(_out))))
		(_sig(_int A -1 0 13(_arch(_uni))))
		(_sig(_int B -1 0 13(_arch(_uni))))
		(_sig(_int C -1 0 13(_arch(_uni))))
		(_sig(_int D -1 0 13(_arch(_uni))))
		(_sig(_int Qint -1 0 14(_arch(_uni))))
		(_sig(_int QbarInt -1 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__17(_arch 1 0 17(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__18(_arch 2 0 18(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__19(_arch 3 0 19(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__20(_arch 4 0 20(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__21(_arch 5 0 21(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__23(_arch 6 0 23(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__24(_arch 7 0 24(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000047 55 1203          1757190700817 Driver
(_unit VHDL(test_dff 0 29(driver 0 31))
	(_version vf5)
	(_time 1757190700818 2025.09.06 17:31:40)
	(_source(\../src/practica2.vhd\))
	(_parameters tan)
	(_code 4d494e4f1c1b1a5a4a4a0b17184b4b4b4b4a494b48)
	(_ent
		(_time 1756945109029)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 34(_ent (_in))))
				(_port(_int Clear -1 0 34(_ent (_in))))
				(_port(_int Clock -1 0 34(_ent (_in))))
				(_port(_int Data -1 0 34(_ent (_in))))
				(_port(_int Q -1 0 35(_ent (_out))))
				(_port(_int Qbar -1 0 35(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 42(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 39(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 39(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 40(_arch(_uni))))
		(_sig(_int Data -1 0 40(_arch(_uni))))
		(_sig(_int Q -1 0 40(_arch(_uni))))
		(_sig(_int QBar -1 0 40(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 44(_prcs(_wait_for)(_trgt(1)(2)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000047 55 976           1757190712922 prueba
(_unit VHDL(simple 0 2(prueba 0 5))
	(_version vf5)
	(_time 1757190712923 2025.09.06 17:31:52)
	(_source(\../src/simple.vhd\))
	(_parameters tan)
	(_code 9a9b9f95c2cd9a8d9b98d9c0ce9d999c939cce9d9a)
	(_ent
		(_time 1756325127014)
	)
	(_object
		(_type(_int ~STRING~13 0 6(_array -1((_to i 1 i 11)))))
		(_cnst(_int mensaje 0 0 6(_arch(_string \"hola, mundo"\))))
		(_sig(_int canal -1 0 7(_arch(_uni((i 32))))))
		(_var(_int linea -2 0 10(_prcs 0)))
		(_var(_int dummy -3 0 11(_prcs 0)))
		(_prcs
			(p1(_arch 0 0 9(_prcs(_wait_for)(_trgt(0))(_mon))))
		)
		(_subprogram
			(_ext WRITE(1 21))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext std.TEXTIO.LINE(1 LINE)))
		(_type(_ext std.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext std.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext std.TEXTIO.TEXT(1 TEXT)))
		(_var(_ext std.TEXTIO.OUTPUT(1 OUTPUT)))
	)
	(_use(std(standard))(std(TEXTIO)))
	(_model . prueba 1 -1)
)
I 000053 55 1445          1757190712938 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 0 12))
	(_version vf5)
	(_time 1757190712939 2025.09.06 17:31:52)
	(_source(\../src/practica2.vhd\))
	(_parameters tan)
	(_code aaaaa8fdfdfdf8bcafa4bcf0fdacaeacacacacacae)
	(_ent
		(_time 1756945109009)
	)
	(_object
		(_port(_int Preset -1 0 3(_ent(_in))))
		(_port(_int Clear -1 0 4(_ent(_in))))
		(_port(_int Clock -1 0 5(_ent(_in))))
		(_port(_int Data -1 0 6(_ent(_in))))
		(_port(_int Q -1 0 7(_ent(_out))))
		(_port(_int QBar -1 0 8(_ent(_out))))
		(_sig(_int A -1 0 13(_arch(_uni))))
		(_sig(_int B -1 0 13(_arch(_uni))))
		(_sig(_int C -1 0 13(_arch(_uni))))
		(_sig(_int D -1 0 13(_arch(_uni))))
		(_sig(_int Qint -1 0 14(_arch(_uni))))
		(_sig(_int QbarInt -1 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__17(_arch 1 0 17(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__18(_arch 2 0 18(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__19(_arch 3 0 19(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__20(_arch 4 0 20(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__21(_arch 5 0 21(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__23(_arch 6 0 23(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__24(_arch 7 0 24(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000047 55 1203          1757190712944 Driver
(_unit VHDL(test_dff 0 29(driver 0 31))
	(_version vf5)
	(_time 1757190712945 2025.09.06 17:31:52)
	(_source(\../src/practica2.vhd\))
	(_parameters tan)
	(_code aaaba8fdfefcfdbdadadecf0ffacacacacadaeacaf)
	(_ent
		(_time 1756945109029)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 34(_ent (_in))))
				(_port(_int Clear -1 0 34(_ent (_in))))
				(_port(_int Clock -1 0 34(_ent (_in))))
				(_port(_int Data -1 0 34(_ent (_in))))
				(_port(_int Q -1 0 35(_ent (_out))))
				(_port(_int Qbar -1 0 35(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 42(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 39(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 39(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 40(_arch(_uni))))
		(_sig(_int Data -1 0 40(_arch(_uni))))
		(_sig(_int Q -1 0 40(_arch(_uni))))
		(_sig(_int QBar -1 0 40(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 44(_prcs(_wait_for)(_trgt(1)(2)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000047 55 976           1757190764240 prueba
(_unit VHDL(simple 0 2(prueba 0 5))
	(_version vf5)
	(_time 1757190764241 2025.09.06 17:32:44)
	(_source(\../src/simple.vhd\))
	(_parameters tan)
	(_code 1a1f4f1d424d1a0d1b1859404e1d191c131c4e1d1a)
	(_ent
		(_time 1756325127014)
	)
	(_object
		(_type(_int ~STRING~13 0 6(_array -1((_to i 1 i 11)))))
		(_cnst(_int mensaje 0 0 6(_arch(_string \"hola, mundo"\))))
		(_sig(_int canal -1 0 7(_arch(_uni((i 32))))))
		(_var(_int linea -2 0 10(_prcs 0)))
		(_var(_int dummy -3 0 11(_prcs 0)))
		(_prcs
			(p1(_arch 0 0 9(_prcs(_wait_for)(_trgt(0))(_mon))))
		)
		(_subprogram
			(_ext WRITE(1 21))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext std.TEXTIO.LINE(1 LINE)))
		(_type(_ext std.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext std.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext std.TEXTIO.TEXT(1 TEXT)))
		(_var(_ext std.TEXTIO.OUTPUT(1 OUTPUT)))
	)
	(_use(std(standard))(std(TEXTIO)))
	(_model . prueba 1 -1)
)
I 000053 55 1445          1757190764256 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 0 12))
	(_version vf5)
	(_time 1757190764257 2025.09.06 17:32:44)
	(_source(\../src/practica2.vhd\))
	(_parameters tan)
	(_code 2a2e782e7d7d783c2f243c707d2c2e2c2c2c2c2c2e)
	(_ent
		(_time 1756945109009)
	)
	(_object
		(_port(_int Preset -1 0 3(_ent(_in))))
		(_port(_int Clear -1 0 4(_ent(_in))))
		(_port(_int Clock -1 0 5(_ent(_in))))
		(_port(_int Data -1 0 6(_ent(_in))))
		(_port(_int Q -1 0 7(_ent(_out))))
		(_port(_int QBar -1 0 8(_ent(_out))))
		(_sig(_int A -1 0 13(_arch(_uni))))
		(_sig(_int B -1 0 13(_arch(_uni))))
		(_sig(_int C -1 0 13(_arch(_uni))))
		(_sig(_int D -1 0 13(_arch(_uni))))
		(_sig(_int Qint -1 0 14(_arch(_uni))))
		(_sig(_int QbarInt -1 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__17(_arch 1 0 17(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__18(_arch 2 0 18(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__19(_arch 3 0 19(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__20(_arch 4 0 20(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__21(_arch 5 0 21(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__23(_arch 6 0 23(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__24(_arch 7 0 24(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000047 55 1203          1757190764262 Driver
(_unit VHDL(test_dff 0 29(driver 0 31))
	(_version vf5)
	(_time 1757190764263 2025.09.06 17:32:44)
	(_source(\../src/practica2.vhd\))
	(_parameters tan)
	(_code 2a2f782e7e7c7d3d2d2d6c707f2c2c2c2c2d2e2c2f)
	(_ent
		(_time 1756945109029)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 34(_ent (_in))))
				(_port(_int Clear -1 0 34(_ent (_in))))
				(_port(_int Clock -1 0 34(_ent (_in))))
				(_port(_int Data -1 0 34(_ent (_in))))
				(_port(_int Q -1 0 35(_ent (_out))))
				(_port(_int Qbar -1 0 35(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 42(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 39(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 39(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 40(_arch(_uni))))
		(_sig(_int Data -1 0 40(_arch(_uni))))
		(_sig(_int Q -1 0 40(_arch(_uni))))
		(_sig(_int QBar -1 0 40(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 44(_prcs(_wait_for)(_trgt(1)(2)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000047 55 976           1757190766802 prueba
(_unit VHDL(simple 0 2(prueba 0 5))
	(_version vf5)
	(_time 1757190766803 2025.09.06 17:32:46)
	(_source(\../src/simple.vhd\))
	(_parameters tan)
	(_code 1d19171a404a1d0a1c1f5e47491a1e1b141b491a1d)
	(_ent
		(_time 1756325127014)
	)
	(_object
		(_type(_int ~STRING~13 0 6(_array -1((_to i 1 i 11)))))
		(_cnst(_int mensaje 0 0 6(_arch(_string \"hola, mundo"\))))
		(_sig(_int canal -1 0 7(_arch(_uni((i 32))))))
		(_var(_int linea -2 0 10(_prcs 0)))
		(_var(_int dummy -3 0 11(_prcs 0)))
		(_prcs
			(p1(_arch 0 0 9(_prcs(_wait_for)(_trgt(0))(_mon))))
		)
		(_subprogram
			(_ext WRITE(1 21))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext std.TEXTIO.LINE(1 LINE)))
		(_type(_ext std.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext std.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext std.TEXTIO.TEXT(1 TEXT)))
		(_var(_ext std.TEXTIO.OUTPUT(1 OUTPUT)))
	)
	(_use(std(standard))(std(TEXTIO)))
	(_model . prueba 1 -1)
)
I 000053 55 1445          1757190766818 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 0 12))
	(_version vf5)
	(_time 1757190766819 2025.09.06 17:32:46)
	(_source(\../src/practica2.vhd\))
	(_parameters tan)
	(_code 2c292128797b7e3a29223a767b2a282a2a2a2a2a28)
	(_ent
		(_time 1756945109009)
	)
	(_object
		(_port(_int Preset -1 0 3(_ent(_in))))
		(_port(_int Clear -1 0 4(_ent(_in))))
		(_port(_int Clock -1 0 5(_ent(_in))))
		(_port(_int Data -1 0 6(_ent(_in))))
		(_port(_int Q -1 0 7(_ent(_out))))
		(_port(_int QBar -1 0 8(_ent(_out))))
		(_sig(_int A -1 0 13(_arch(_uni))))
		(_sig(_int B -1 0 13(_arch(_uni))))
		(_sig(_int C -1 0 13(_arch(_uni))))
		(_sig(_int D -1 0 13(_arch(_uni))))
		(_sig(_int Qint -1 0 14(_arch(_uni))))
		(_sig(_int QbarInt -1 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__17(_arch 1 0 17(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__18(_arch 2 0 18(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__19(_arch 3 0 19(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__20(_arch 4 0 20(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__21(_arch 5 0 21(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__23(_arch 6 0 23(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__24(_arch 7 0 24(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000047 55 1203          1757190766824 Driver
(_unit VHDL(test_dff 0 29(driver 0 31))
	(_version vf5)
	(_time 1757190766825 2025.09.06 17:32:46)
	(_source(\../src/practica2.vhd\))
	(_parameters tan)
	(_code 2c2821287a7a7b3b2b2b6a76792a2a2a2a2b282a29)
	(_ent
		(_time 1756945109029)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 34(_ent (_in))))
				(_port(_int Clear -1 0 34(_ent (_in))))
				(_port(_int Clock -1 0 34(_ent (_in))))
				(_port(_int Data -1 0 34(_ent (_in))))
				(_port(_int Q -1 0 35(_ent (_out))))
				(_port(_int Qbar -1 0 35(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 42(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 39(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 39(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 40(_arch(_uni))))
		(_sig(_int Data -1 0 40(_arch(_uni))))
		(_sig(_int Q -1 0 40(_arch(_uni))))
		(_sig(_int QBar -1 0 40(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 44(_prcs(_wait_for)(_trgt(1)(2)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000047 55 976           1757190768582 prueba
(_unit VHDL(simple 0 2(prueba 0 5))
	(_version vf5)
	(_time 1757190768583 2025.09.06 17:32:48)
	(_source(\../src/simple.vhd\))
	(_parameters tan)
	(_code 020101040955021503004158560501040b04560502)
	(_ent
		(_time 1756325127014)
	)
	(_object
		(_type(_int ~STRING~13 0 6(_array -1((_to i 1 i 11)))))
		(_cnst(_int mensaje 0 0 6(_arch(_string \"hola, mundo"\))))
		(_sig(_int canal -1 0 7(_arch(_uni((i 32))))))
		(_var(_int linea -2 0 10(_prcs 0)))
		(_var(_int dummy -3 0 11(_prcs 0)))
		(_prcs
			(p1(_arch 0 0 9(_prcs(_wait_for)(_trgt(0))(_mon))))
		)
		(_subprogram
			(_ext WRITE(1 21))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext std.TEXTIO.LINE(1 LINE)))
		(_type(_ext std.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext std.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext std.TEXTIO.TEXT(1 TEXT)))
		(_var(_ext std.TEXTIO.OUTPUT(1 OUTPUT)))
	)
	(_use(std(standard))(std(TEXTIO)))
	(_model . prueba 1 -1)
)
I 000053 55 1445          1757190768599 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 0 12))
	(_version vf5)
	(_time 1757190768600 2025.09.06 17:32:48)
	(_source(\../src/practica2.vhd\))
	(_parameters tan)
	(_code 2220262626757034272c3478752426242424242426)
	(_ent
		(_time 1756945109009)
	)
	(_object
		(_port(_int Preset -1 0 3(_ent(_in))))
		(_port(_int Clear -1 0 4(_ent(_in))))
		(_port(_int Clock -1 0 5(_ent(_in))))
		(_port(_int Data -1 0 6(_ent(_in))))
		(_port(_int Q -1 0 7(_ent(_out))))
		(_port(_int QBar -1 0 8(_ent(_out))))
		(_sig(_int A -1 0 13(_arch(_uni))))
		(_sig(_int B -1 0 13(_arch(_uni))))
		(_sig(_int C -1 0 13(_arch(_uni))))
		(_sig(_int D -1 0 13(_arch(_uni))))
		(_sig(_int Qint -1 0 14(_arch(_uni))))
		(_sig(_int QbarInt -1 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__17(_arch 1 0 17(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__18(_arch 2 0 18(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__19(_arch 3 0 19(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__20(_arch 4 0 20(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__21(_arch 5 0 21(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__23(_arch 6 0 23(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__24(_arch 7 0 24(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000047 55 1203          1757190768605 Driver
(_unit VHDL(test_dff 0 29(driver 0 31))
	(_version vf5)
	(_time 1757190768606 2025.09.06 17:32:48)
	(_source(\../src/practica2.vhd\))
	(_parameters tan)
	(_code 222126262574753525256478772424242425262427)
	(_ent
		(_time 1756945109029)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 34(_ent (_in))))
				(_port(_int Clear -1 0 34(_ent (_in))))
				(_port(_int Clock -1 0 34(_ent (_in))))
				(_port(_int Data -1 0 34(_ent (_in))))
				(_port(_int Q -1 0 35(_ent (_out))))
				(_port(_int Qbar -1 0 35(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 42(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 39(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 39(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 40(_arch(_uni))))
		(_sig(_int Data -1 0 40(_arch(_uni))))
		(_sig(_int Q -1 0 40(_arch(_uni))))
		(_sig(_int QBar -1 0 40(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 44(_prcs(_wait_for)(_trgt(1)(2)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000047 55 976           1757190864200 prueba
(_unit VHDL(simple 0 2(prueba 0 5))
	(_version vf5)
	(_time 1757190864201 2025.09.06 17:34:24)
	(_source(\../src/simple.vhd\))
	(_parameters tan)
	(_code 8bde8d85d0dc8b9c8a89c8d1df8c888d828ddf8c8b)
	(_ent
		(_time 1756325127014)
	)
	(_object
		(_type(_int ~STRING~13 0 6(_array -1((_to i 1 i 11)))))
		(_cnst(_int mensaje 0 0 6(_arch(_string \"hola, mundo"\))))
		(_sig(_int canal -1 0 7(_arch(_uni((i 32))))))
		(_var(_int linea -2 0 10(_prcs 0)))
		(_var(_int dummy -3 0 11(_prcs 0)))
		(_prcs
			(p1(_arch 0 0 9(_prcs(_wait_for)(_trgt(0))(_mon))))
		)
		(_subprogram
			(_ext WRITE(1 21))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext std.TEXTIO.LINE(1 LINE)))
		(_type(_ext std.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext std.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext std.TEXTIO.TEXT(1 TEXT)))
		(_var(_ext std.TEXTIO.OUTPUT(1 OUTPUT)))
	)
	(_use(std(standard))(std(TEXTIO)))
	(_model . prueba 1 -1)
)
I 000053 55 1445          1757190864217 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 0 12))
	(_version vf5)
	(_time 1757190864218 2025.09.06 17:34:24)
	(_source(\../src/practica2.vhd\))
	(_parameters tan)
	(_code 9bcf9a94cfccc98d9e958dc1cc9d9f9d9d9d9d9d9f)
	(_ent
		(_time 1756945109009)
	)
	(_object
		(_port(_int Preset -1 0 3(_ent(_in))))
		(_port(_int Clear -1 0 4(_ent(_in))))
		(_port(_int Clock -1 0 5(_ent(_in))))
		(_port(_int Data -1 0 6(_ent(_in))))
		(_port(_int Q -1 0 7(_ent(_out))))
		(_port(_int QBar -1 0 8(_ent(_out))))
		(_sig(_int A -1 0 13(_arch(_uni))))
		(_sig(_int B -1 0 13(_arch(_uni))))
		(_sig(_int C -1 0 13(_arch(_uni))))
		(_sig(_int D -1 0 13(_arch(_uni))))
		(_sig(_int Qint -1 0 14(_arch(_uni))))
		(_sig(_int QbarInt -1 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__17(_arch 1 0 17(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__18(_arch 2 0 18(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__19(_arch 3 0 19(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__20(_arch 4 0 20(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__21(_arch 5 0 21(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__23(_arch 6 0 23(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__24(_arch 7 0 24(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000047 55 1203          1757190864223 Driver
(_unit VHDL(test_dff 0 29(driver 0 31))
	(_version vf5)
	(_time 1757190864224 2025.09.06 17:34:24)
	(_source(\../src/practica2.vhd\))
	(_parameters tan)
	(_code 9bce9a94cccdcc8c9c9cddc1ce9d9d9d9d9c9f9d9e)
	(_ent
		(_time 1756945109029)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 34(_ent (_in))))
				(_port(_int Clear -1 0 34(_ent (_in))))
				(_port(_int Clock -1 0 34(_ent (_in))))
				(_port(_int Data -1 0 34(_ent (_in))))
				(_port(_int Q -1 0 35(_ent (_out))))
				(_port(_int Qbar -1 0 35(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 42(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 39(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 39(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 40(_arch(_uni))))
		(_sig(_int Data -1 0 40(_arch(_uni))))
		(_sig(_int Q -1 0 40(_arch(_uni))))
		(_sig(_int QBar -1 0 40(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 44(_prcs(_wait_for)(_trgt(1)(2)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000047 55 976           1757191022958 prueba
(_unit VHDL(simple 0 2(prueba 0 5))
	(_version vf5)
	(_time 1757191022959 2025.09.06 17:37:02)
	(_source(\../src/simple.vhd\))
	(_parameters tan)
	(_code b9bcbbedb9eeb9aeb8bbfae3edbebabfb0bfedbeb9)
	(_ent
		(_time 1756325127014)
	)
	(_object
		(_type(_int ~STRING~13 0 6(_array -1((_to i 1 i 11)))))
		(_cnst(_int mensaje 0 0 6(_arch(_string \"hola, mundo"\))))
		(_sig(_int canal -1 0 7(_arch(_uni((i 32))))))
		(_var(_int linea -2 0 10(_prcs 0)))
		(_var(_int dummy -3 0 11(_prcs 0)))
		(_prcs
			(p1(_arch 0 0 9(_prcs(_wait_for)(_trgt(0))(_mon))))
		)
		(_subprogram
			(_ext WRITE(1 21))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext std.TEXTIO.LINE(1 LINE)))
		(_type(_ext std.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext std.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext std.TEXTIO.TEXT(1 TEXT)))
		(_var(_ext std.TEXTIO.OUTPUT(1 OUTPUT)))
	)
	(_use(std(standard))(std(TEXTIO)))
	(_model . prueba 1 -1)
)
I 000053 55 1445          1757191022974 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 0 12))
	(_version vf5)
	(_time 1757191022975 2025.09.06 17:37:02)
	(_source(\../src/practica2.vhd\))
	(_parameters tan)
	(_code c9cdcc9cc69e9bdfccc7df939ecfcdcfcfcfcfcfcd)
	(_ent
		(_time 1756945109009)
	)
	(_object
		(_port(_int Preset -1 0 3(_ent(_in))))
		(_port(_int Clear -1 0 4(_ent(_in))))
		(_port(_int Clock -1 0 5(_ent(_in))))
		(_port(_int Data -1 0 6(_ent(_in))))
		(_port(_int Q -1 0 7(_ent(_out))))
		(_port(_int QBar -1 0 8(_ent(_out))))
		(_sig(_int A -1 0 13(_arch(_uni))))
		(_sig(_int B -1 0 13(_arch(_uni))))
		(_sig(_int C -1 0 13(_arch(_uni))))
		(_sig(_int D -1 0 13(_arch(_uni))))
		(_sig(_int Qint -1 0 14(_arch(_uni))))
		(_sig(_int QbarInt -1 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__17(_arch 1 0 17(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__18(_arch 2 0 18(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__19(_arch 3 0 19(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__20(_arch 4 0 20(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__21(_arch 5 0 21(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__23(_arch 6 0 23(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__24(_arch 7 0 24(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000047 55 1203          1757191022980 Driver
(_unit VHDL(test_dff 0 29(driver 0 31))
	(_version vf5)
	(_time 1757191022981 2025.09.06 17:37:02)
	(_source(\../src/practica2.vhd\))
	(_parameters tan)
	(_code c9cccc9cc59f9edecece8f939ccfcfcfcfcecdcfcc)
	(_ent
		(_time 1756945109029)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 34(_ent (_in))))
				(_port(_int Clear -1 0 34(_ent (_in))))
				(_port(_int Clock -1 0 34(_ent (_in))))
				(_port(_int Data -1 0 34(_ent (_in))))
				(_port(_int Q -1 0 35(_ent (_out))))
				(_port(_int Qbar -1 0 35(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 42(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 39(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 39(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 40(_arch(_uni))))
		(_sig(_int Data -1 0 40(_arch(_uni))))
		(_sig(_int Q -1 0 40(_arch(_uni))))
		(_sig(_int QBar -1 0 40(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 44(_prcs(_wait_for)(_trgt(1)(2)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000047 55 976           1757191025261 prueba
(_unit VHDL(simple 0 2(prueba 0 5))
	(_version vf5)
	(_time 1757191025262 2025.09.06 17:37:05)
	(_source(\../src/simple.vhd\))
	(_parameters tan)
	(_code b2b7e0e6b9e5b2a5b3b0f1e8e6b5b1b4bbb4e6b5b2)
	(_ent
		(_time 1756325127014)
	)
	(_object
		(_type(_int ~STRING~13 0 6(_array -1((_to i 1 i 11)))))
		(_cnst(_int mensaje 0 0 6(_arch(_string \"hola, mundo"\))))
		(_sig(_int canal -1 0 7(_arch(_uni((i 32))))))
		(_var(_int linea -2 0 10(_prcs 0)))
		(_var(_int dummy -3 0 11(_prcs 0)))
		(_prcs
			(p1(_arch 0 0 9(_prcs(_wait_for)(_trgt(0))(_mon))))
		)
		(_subprogram
			(_ext WRITE(1 21))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext std.TEXTIO.LINE(1 LINE)))
		(_type(_ext std.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext std.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext std.TEXTIO.TEXT(1 TEXT)))
		(_var(_ext std.TEXTIO.OUTPUT(1 OUTPUT)))
	)
	(_use(std(standard))(std(TEXTIO)))
	(_model . prueba 1 -1)
)
I 000053 55 1445          1757191025278 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 0 12))
	(_version vf5)
	(_time 1757191025279 2025.09.06 17:37:05)
	(_source(\../src/practica2.vhd\))
	(_parameters tan)
	(_code c1c59494c69693d7c4cfd79b96c7c5c7c7c7c7c7c5)
	(_ent
		(_time 1756945109009)
	)
	(_object
		(_port(_int Preset -1 0 3(_ent(_in))))
		(_port(_int Clear -1 0 4(_ent(_in))))
		(_port(_int Clock -1 0 5(_ent(_in))))
		(_port(_int Data -1 0 6(_ent(_in))))
		(_port(_int Q -1 0 7(_ent(_out))))
		(_port(_int QBar -1 0 8(_ent(_out))))
		(_sig(_int A -1 0 13(_arch(_uni))))
		(_sig(_int B -1 0 13(_arch(_uni))))
		(_sig(_int C -1 0 13(_arch(_uni))))
		(_sig(_int D -1 0 13(_arch(_uni))))
		(_sig(_int Qint -1 0 14(_arch(_uni))))
		(_sig(_int QbarInt -1 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__17(_arch 1 0 17(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__18(_arch 2 0 18(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__19(_arch 3 0 19(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__20(_arch 4 0 20(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__21(_arch 5 0 21(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__23(_arch 6 0 23(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__24(_arch 7 0 24(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000047 55 1203          1757191025284 Driver
(_unit VHDL(test_dff 0 29(driver 0 31))
	(_version vf5)
	(_time 1757191025285 2025.09.06 17:37:05)
	(_source(\../src/practica2.vhd\))
	(_parameters tan)
	(_code c1c49494c59796d6c6c6879b94c7c7c7c7c6c5c7c4)
	(_ent
		(_time 1756945109029)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 34(_ent (_in))))
				(_port(_int Clear -1 0 34(_ent (_in))))
				(_port(_int Clock -1 0 34(_ent (_in))))
				(_port(_int Data -1 0 34(_ent (_in))))
				(_port(_int Q -1 0 35(_ent (_out))))
				(_port(_int Qbar -1 0 35(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 42(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 39(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 39(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 40(_arch(_uni))))
		(_sig(_int Data -1 0 40(_arch(_uni))))
		(_sig(_int Q -1 0 40(_arch(_uni))))
		(_sig(_int QBar -1 0 40(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 44(_prcs(_wait_for)(_trgt(1)(2)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000047 55 976           1757191073178 prueba
(_unit VHDL(simple 0 2(prueba 0 5))
	(_version vf5)
	(_time 1757191073179 2025.09.06 17:37:53)
	(_source(\../src/simple.vhd\))
	(_parameters tan)
	(_code e4b6e2b7e9b3e4f3e5e6a7beb0e3e7e2ede2b0e3e4)
	(_ent
		(_time 1756325127014)
	)
	(_object
		(_type(_int ~STRING~13 0 6(_array -1((_to i 1 i 11)))))
		(_cnst(_int mensaje 0 0 6(_arch(_string \"hola, mundo"\))))
		(_sig(_int canal -1 0 7(_arch(_uni((i 32))))))
		(_var(_int linea -2 0 10(_prcs 0)))
		(_var(_int dummy -3 0 11(_prcs 0)))
		(_prcs
			(p1(_arch 0 0 9(_prcs(_wait_for)(_trgt(0))(_mon))))
		)
		(_subprogram
			(_ext WRITE(1 21))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext std.TEXTIO.LINE(1 LINE)))
		(_type(_ext std.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext std.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext std.TEXTIO.TEXT(1 TEXT)))
		(_var(_ext std.TEXTIO.OUTPUT(1 OUTPUT)))
	)
	(_use(std(standard))(std(TEXTIO)))
	(_model . prueba 1 -1)
)
I 000053 55 1445          1757191073195 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 0 12))
	(_version vf5)
	(_time 1757191073196 2025.09.06 17:37:53)
	(_source(\../src/practica2.vhd\))
	(_parameters tan)
	(_code f3a0f2a3f6a4a1e5f6fde5a9a4f5f7f5f5f5f5f5f7)
	(_ent
		(_time 1756945109009)
	)
	(_object
		(_port(_int Preset -1 0 3(_ent(_in))))
		(_port(_int Clear -1 0 4(_ent(_in))))
		(_port(_int Clock -1 0 5(_ent(_in))))
		(_port(_int Data -1 0 6(_ent(_in))))
		(_port(_int Q -1 0 7(_ent(_out))))
		(_port(_int QBar -1 0 8(_ent(_out))))
		(_sig(_int A -1 0 13(_arch(_uni))))
		(_sig(_int B -1 0 13(_arch(_uni))))
		(_sig(_int C -1 0 13(_arch(_uni))))
		(_sig(_int D -1 0 13(_arch(_uni))))
		(_sig(_int Qint -1 0 14(_arch(_uni))))
		(_sig(_int QbarInt -1 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__17(_arch 1 0 17(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__18(_arch 2 0 18(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__19(_arch 3 0 19(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__20(_arch 4 0 20(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__21(_arch 5 0 21(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__23(_arch 6 0 23(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__24(_arch 7 0 24(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000047 55 1203          1757191073201 Driver
(_unit VHDL(test_dff 0 29(driver 0 31))
	(_version vf5)
	(_time 1757191073202 2025.09.06 17:37:53)
	(_source(\../src/practica2.vhd\))
	(_parameters tan)
	(_code f3a1f2a3f5a5a4e4f4f4b5a9a6f5f5f5f5f4f7f5f6)
	(_ent
		(_time 1756945109029)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 34(_ent (_in))))
				(_port(_int Clear -1 0 34(_ent (_in))))
				(_port(_int Clock -1 0 34(_ent (_in))))
				(_port(_int Data -1 0 34(_ent (_in))))
				(_port(_int Q -1 0 35(_ent (_out))))
				(_port(_int Qbar -1 0 35(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 42(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 39(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 39(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 40(_arch(_uni))))
		(_sig(_int Data -1 0 40(_arch(_uni))))
		(_sig(_int Q -1 0 40(_arch(_uni))))
		(_sig(_int QBar -1 0 40(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 44(_prcs(_wait_for)(_trgt(1)(2)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000047 55 976           1757193364674 prueba
(_unit VHDL(simple 0 2(prueba 0 5))
	(_version vf5)
	(_time 1757193364675 2025.09.06 18:16:04)
	(_source(\../src/simple.vhd\))
	(_parameters tan)
	(_code 00535706095700170102435a540703060906540700)
	(_ent
		(_time 1756325127014)
	)
	(_object
		(_type(_int ~STRING~13 0 6(_array -1((_to i 1 i 11)))))
		(_cnst(_int mensaje 0 0 6(_arch(_string \"hola, mundo"\))))
		(_sig(_int canal -1 0 7(_arch(_uni((i 32))))))
		(_var(_int linea -2 0 10(_prcs 0)))
		(_var(_int dummy -3 0 11(_prcs 0)))
		(_prcs
			(p1(_arch 0 0 9(_prcs(_wait_for)(_trgt(0))(_mon))))
		)
		(_subprogram
			(_ext WRITE(1 21))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext std.TEXTIO.LINE(1 LINE)))
		(_type(_ext std.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext std.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext std.TEXTIO.TEXT(1 TEXT)))
		(_var(_ext std.TEXTIO.OUTPUT(1 OUTPUT)))
	)
	(_use(std(standard))(std(TEXTIO)))
	(_model . prueba 1 -1)
)
I 000047 55 1199          1757193364691 Driver
(_unit VHDL(test_dff 0 29(driver 0 3))
	(_version vf5)
	(_time 1757193364692 2025.09.06 18:16:04)
	(_source(\../src/practica2.vhd\))
	(_parameters tan)
	(_code 10434017154647071711564a451616161617141615)
	(_ent
		(_time 1756945109029)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 6(_ent (_in))))
				(_port(_int Clear -1 0 6(_ent (_in))))
				(_port(_int Clock -1 0 6(_ent (_in))))
				(_port(_int Data -1 0 6(_ent (_in))))
				(_port(_int Q -1 0 7(_ent (_out))))
				(_port(_int Qbar -1 0 7(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 14(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 11(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 11(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 12(_arch(_uni))))
		(_sig(_int Data -1 0 12(_arch(_uni))))
		(_sig(_int Q -1 0 12(_arch(_uni))))
		(_sig(_int QBar -1 0 12(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 16(_prcs(_wait_for)(_trgt(0)(1)(2)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000047 55 976           1757193397888 prueba
(_unit VHDL(simple 0 2(prueba 0 5))
	(_version vf5)
	(_time 1757193397889 2025.09.06 18:16:37)
	(_source(\../src/simple.vhd\))
	(_parameters tan)
	(_code c3c19596c994c3d4c2c1809997c4c0c5cac597c4c3)
	(_ent
		(_time 1756325127014)
	)
	(_object
		(_type(_int ~STRING~13 0 6(_array -1((_to i 1 i 11)))))
		(_cnst(_int mensaje 0 0 6(_arch(_string \"hola, mundo"\))))
		(_sig(_int canal -1 0 7(_arch(_uni((i 32))))))
		(_var(_int linea -2 0 10(_prcs 0)))
		(_var(_int dummy -3 0 11(_prcs 0)))
		(_prcs
			(p1(_arch 0 0 9(_prcs(_wait_for)(_trgt(0))(_mon))))
		)
		(_subprogram
			(_ext WRITE(1 21))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext std.TEXTIO.LINE(1 LINE)))
		(_type(_ext std.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext std.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext std.TEXTIO.TEXT(1 TEXT)))
		(_var(_ext std.TEXTIO.OUTPUT(1 OUTPUT)))
	)
	(_use(std(standard))(std(TEXTIO)))
	(_model . prueba 1 -1)
)
I 000047 55 1199          1757193397904 Driver
(_unit VHDL(test_dff 0 29(driver 0 3))
	(_version vf5)
	(_time 1757193397905 2025.09.06 18:16:37)
	(_source(\../src/practica2.vhd\))
	(_parameters tan)
	(_code d2d08380d58485c5d5d3948887d4d4d4d4d5d6d4d7)
	(_ent
		(_time 1756945109029)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 6(_ent (_in))))
				(_port(_int Clear -1 0 6(_ent (_in))))
				(_port(_int Clock -1 0 6(_ent (_in))))
				(_port(_int Data -1 0 6(_ent (_in))))
				(_port(_int Q -1 0 7(_ent (_out))))
				(_port(_int Qbar -1 0 7(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 14(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 11(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 11(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 12(_arch(_uni))))
		(_sig(_int Data -1 0 12(_arch(_uni))))
		(_sig(_int Q -1 0 12(_arch(_uni))))
		(_sig(_int QBar -1 0 12(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 16(_prcs(_wait_for)(_trgt(0)(1)(2)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000047 55 976           1757193409339 prueba
(_unit VHDL(simple 0 2(prueba 0 5))
	(_version vf5)
	(_time 1757193409340 2025.09.06 18:16:49)
	(_source(\../src/simple.vhd\))
	(_parameters tan)
	(_code 808fd18e89d780978182c3dad48783868986d48780)
	(_ent
		(_time 1756325127014)
	)
	(_object
		(_type(_int ~STRING~13 0 6(_array -1((_to i 1 i 11)))))
		(_cnst(_int mensaje 0 0 6(_arch(_string \"hola, mundo"\))))
		(_sig(_int canal -1 0 7(_arch(_uni((i 32))))))
		(_var(_int linea -2 0 10(_prcs 0)))
		(_var(_int dummy -3 0 11(_prcs 0)))
		(_prcs
			(p1(_arch 0 0 9(_prcs(_wait_for)(_trgt(0))(_mon))))
		)
		(_subprogram
			(_ext WRITE(1 21))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext std.TEXTIO.LINE(1 LINE)))
		(_type(_ext std.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext std.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext std.TEXTIO.TEXT(1 TEXT)))
		(_var(_ext std.TEXTIO.OUTPUT(1 OUTPUT)))
	)
	(_use(std(standard))(std(TEXTIO)))
	(_model . prueba 1 -1)
)
I 000047 55 1199          1757193409356 Driver
(_unit VHDL(test_dff 0 29(driver 0 3))
	(_version vf5)
	(_time 1757193409357 2025.09.06 18:16:49)
	(_source(\../src/practica2.vhd\))
	(_parameters tan)
	(_code 909fc69f95c6c7879791d6cac59696969697949695)
	(_ent
		(_time 1756945109029)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 6(_ent (_in))))
				(_port(_int Clear -1 0 6(_ent (_in))))
				(_port(_int Clock -1 0 6(_ent (_in))))
				(_port(_int Data -1 0 6(_ent (_in))))
				(_port(_int Q -1 0 7(_ent (_out))))
				(_port(_int Qbar -1 0 7(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 14(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 11(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 11(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 12(_arch(_uni))))
		(_sig(_int Data -1 0 12(_arch(_uni))))
		(_sig(_int Q -1 0 12(_arch(_uni))))
		(_sig(_int QBar -1 0 12(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 16(_prcs(_wait_for)(_trgt(0)(1)(2)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000047 55 976           1757193617262 prueba
(_unit VHDL(simple 0 2(prueba 0 5))
	(_version vf5)
	(_time 1757193617263 2025.09.06 18:20:17)
	(_source(\../src/simple.vhd\))
	(_parameters tan)
	(_code b2e7b6e6b9e5b2a5b3b0f1e8e6b5b1b4bbb4e6b5b2)
	(_ent
		(_time 1756325127014)
	)
	(_object
		(_type(_int ~STRING~13 0 6(_array -1((_to i 1 i 11)))))
		(_cnst(_int mensaje 0 0 6(_arch(_string \"hola, mundo"\))))
		(_sig(_int canal -1 0 7(_arch(_uni((i 32))))))
		(_var(_int linea -2 0 10(_prcs 0)))
		(_var(_int dummy -3 0 11(_prcs 0)))
		(_prcs
			(p1(_arch 0 0 9(_prcs(_wait_for)(_trgt(0))(_mon))))
		)
		(_subprogram
			(_ext WRITE(1 21))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext std.TEXTIO.LINE(1 LINE)))
		(_type(_ext std.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext std.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext std.TEXTIO.TEXT(1 TEXT)))
		(_var(_ext std.TEXTIO.OUTPUT(1 OUTPUT)))
	)
	(_use(std(standard))(std(TEXTIO)))
	(_model . prueba 1 -1)
)
I 000047 55 1199          1757193617278 Driver
(_unit VHDL(test_dff 0 29(driver 0 3))
	(_version vf5)
	(_time 1757193617279 2025.09.06 18:20:17)
	(_source(\../src/practica2.vhd\))
	(_parameters tan)
	(_code c194c294c59796d6c6c0879b94c7c7c7c7c6c5c7c4)
	(_ent
		(_time 1756945109029)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 6(_ent (_in))))
				(_port(_int Clear -1 0 6(_ent (_in))))
				(_port(_int Clock -1 0 6(_ent (_in))))
				(_port(_int Data -1 0 6(_ent (_in))))
				(_port(_int Q -1 0 7(_ent (_out))))
				(_port(_int Qbar -1 0 7(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 14(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 11(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 11(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 12(_arch(_uni))))
		(_sig(_int Data -1 0 12(_arch(_uni))))
		(_sig(_int Q -1 0 12(_arch(_uni))))
		(_sig(_int QBar -1 0 12(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 16(_prcs(_wait_for)(_trgt(0)(1)(2)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000047 55 976           1757194003741 prueba
(_unit VHDL(simple 0 2(prueba 0 5))
	(_version vf5)
	(_time 1757194003742 2025.09.06 18:26:43)
	(_source(\../src/simple.vhd\))
	(_parameters tan)
	(_code 66683166693166716764253c326165606f60326166)
	(_ent
		(_time 1756325127014)
	)
	(_object
		(_type(_int ~STRING~13 0 6(_array -1((_to i 1 i 11)))))
		(_cnst(_int mensaje 0 0 6(_arch(_string \"hola, mundo"\))))
		(_sig(_int canal -1 0 7(_arch(_uni((i 32))))))
		(_var(_int linea -2 0 10(_prcs 0)))
		(_var(_int dummy -3 0 11(_prcs 0)))
		(_prcs
			(p1(_arch 0 0 9(_prcs(_wait_for)(_trgt(0))(_mon))))
		)
		(_subprogram
			(_ext WRITE(1 21))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext std.TEXTIO.LINE(1 LINE)))
		(_type(_ext std.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext std.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext std.TEXTIO.TEXT(1 TEXT)))
		(_var(_ext std.TEXTIO.OUTPUT(1 OUTPUT)))
	)
	(_use(std(standard))(std(TEXTIO)))
	(_model . prueba 1 -1)
)
I 000047 55 1199          1757194003759 Driver
(_unit VHDL(test_dff 0 29(driver 0 3))
	(_version vf5)
	(_time 1757194003760 2025.09.06 18:26:43)
	(_source(\../src/practica2.vhd\))
	(_parameters tan)
	(_code 76782677752021617170302c237070707071727073)
	(_ent
		(_time 1756945109029)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 6(_ent (_in))))
				(_port(_int Clear -1 0 6(_ent (_in))))
				(_port(_int Clock -1 0 6(_ent (_in))))
				(_port(_int Data -1 0 6(_ent (_in))))
				(_port(_int Q -1 0 7(_ent (_out))))
				(_port(_int Qbar -1 0 7(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 14(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 11(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 11(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 12(_arch(_uni))))
		(_sig(_int Data -1 0 12(_arch(_uni))))
		(_sig(_int Q -1 0 12(_arch(_uni))))
		(_sig(_int QBar -1 0 12(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 16(_prcs(_wait_for)(_trgt(0)(1)(2)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000047 55 976           1757194007184 prueba
(_unit VHDL(simple 0 2(prueba 0 5))
	(_version vf5)
	(_time 1757194007185 2025.09.06 18:26:47)
	(_source(\../src/simple.vhd\))
	(_parameters tan)
	(_code d4828686d983d4c3d5d6978e80d3d7d2ddd280d3d4)
	(_ent
		(_time 1756325127014)
	)
	(_object
		(_type(_int ~STRING~13 0 6(_array -1((_to i 1 i 11)))))
		(_cnst(_int mensaje 0 0 6(_arch(_string \"hola, mundo"\))))
		(_sig(_int canal -1 0 7(_arch(_uni((i 32))))))
		(_var(_int linea -2 0 10(_prcs 0)))
		(_var(_int dummy -3 0 11(_prcs 0)))
		(_prcs
			(p1(_arch 0 0 9(_prcs(_wait_for)(_trgt(0))(_mon))))
		)
		(_subprogram
			(_ext WRITE(1 21))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext std.TEXTIO.LINE(1 LINE)))
		(_type(_ext std.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext std.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext std.TEXTIO.TEXT(1 TEXT)))
		(_var(_ext std.TEXTIO.OUTPUT(1 OUTPUT)))
	)
	(_use(std(standard))(std(TEXTIO)))
	(_model . prueba 1 -1)
)
I 000047 55 1199          1757194007200 Driver
(_unit VHDL(test_dff 0 29(driver 0 3))
	(_version vf5)
	(_time 1757194007201 2025.09.06 18:26:47)
	(_source(\../src/practica2.vhd\))
	(_parameters tan)
	(_code e3b5b6b0e5b5b4f4e4e5a5b9b6e5e5e5e5e4e7e5e6)
	(_ent
		(_time 1756945109029)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 6(_ent (_in))))
				(_port(_int Clear -1 0 6(_ent (_in))))
				(_port(_int Clock -1 0 6(_ent (_in))))
				(_port(_int Data -1 0 6(_ent (_in))))
				(_port(_int Q -1 0 7(_ent (_out))))
				(_port(_int Qbar -1 0 7(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 14(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 11(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 11(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 12(_arch(_uni))))
		(_sig(_int Data -1 0 12(_arch(_uni))))
		(_sig(_int Q -1 0 12(_arch(_uni))))
		(_sig(_int QBar -1 0 12(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 16(_prcs(_wait_for)(_trgt(0)(1)(2)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000047 55 976           1757197938983 prueba
(_unit VHDL(simple 0 2(prueba 0 5))
	(_version vf5)
	(_time 1757197938984 2025.09.06 19:32:18)
	(_source(\../src/simple.vhd\))
	(_parameters tan)
	(_code 693f6369693e697e686b2a333d6e6a6f606f3d6e69)
	(_ent
		(_time 1756325127014)
	)
	(_object
		(_type(_int ~STRING~13 0 6(_array -1((_to i 1 i 11)))))
		(_cnst(_int mensaje 0 0 6(_arch(_string \"hola, mundo"\))))
		(_sig(_int canal -1 0 7(_arch(_uni((i 32))))))
		(_var(_int linea -2 0 10(_prcs 0)))
		(_var(_int dummy -3 0 11(_prcs 0)))
		(_prcs
			(p1(_arch 0 0 9(_prcs(_wait_for)(_trgt(0))(_mon))))
		)
		(_subprogram
			(_ext WRITE(1 21))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext std.TEXTIO.LINE(1 LINE)))
		(_type(_ext std.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext std.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext std.TEXTIO.TEXT(1 TEXT)))
		(_var(_ext std.TEXTIO.OUTPUT(1 OUTPUT)))
	)
	(_use(std(standard))(std(TEXTIO)))
	(_model . prueba 1 -1)
)
I 000053 55 1445          1757197939000 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 0 12))
	(_version vf5)
	(_time 1757197939001 2025.09.06 19:32:18)
	(_source(\../src/practica2.vhd\))
	(_parameters tan)
	(_code 782f7579762f2a6e7d766e222f7e7c7e7e7e7e7e7c)
	(_ent
		(_time 1756945109009)
	)
	(_object
		(_port(_int Preset -1 0 3(_ent(_in))))
		(_port(_int Clear -1 0 4(_ent(_in))))
		(_port(_int Clock -1 0 5(_ent(_in))))
		(_port(_int Data -1 0 6(_ent(_in))))
		(_port(_int Q -1 0 7(_ent(_out))))
		(_port(_int QBar -1 0 8(_ent(_out))))
		(_sig(_int A -1 0 13(_arch(_uni))))
		(_sig(_int B -1 0 13(_arch(_uni))))
		(_sig(_int C -1 0 13(_arch(_uni))))
		(_sig(_int D -1 0 13(_arch(_uni))))
		(_sig(_int Qint -1 0 14(_arch(_uni))))
		(_sig(_int QbarInt -1 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__17(_arch 1 0 17(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__18(_arch 2 0 18(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__19(_arch 3 0 19(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__20(_arch 4 0 20(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__21(_arch 5 0 21(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__23(_arch 6 0 23(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__24(_arch 7 0 24(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000047 55 1203          1757197939006 Driver
(_unit VHDL(test_dff 0 29(driver 0 31))
	(_version vf5)
	(_time 1757197939007 2025.09.06 19:32:18)
	(_source(\../src/practica2.vhd\))
	(_parameters tan)
	(_code 782e7579752e2f6f7f7e3e222d7e7e7e7e7f7c7e7d)
	(_ent
		(_time 1756945109029)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 34(_ent (_in))))
				(_port(_int Clear -1 0 34(_ent (_in))))
				(_port(_int Clock -1 0 34(_ent (_in))))
				(_port(_int Data -1 0 34(_ent (_in))))
				(_port(_int Q -1 0 35(_ent (_out))))
				(_port(_int Qbar -1 0 35(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 42(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 39(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 39(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 40(_arch(_uni))))
		(_sig(_int Data -1 0 40(_arch(_uni))))
		(_sig(_int Q -1 0 40(_arch(_uni))))
		(_sig(_int QBar -1 0 40(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 44(_prcs(_wait_for)(_trgt(1)(2)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000047 55 976           1757197941642 prueba
(_unit VHDL(simple 0 2(prueba 0 5))
	(_version vf5)
	(_time 1757197941643 2025.09.06 19:32:21)
	(_source(\../src/simple.vhd\))
	(_parameters tan)
	(_code c99cc99cc99ec9dec8cb8a939dcecacfc0cf9dcec9)
	(_ent
		(_time 1756325127014)
	)
	(_object
		(_type(_int ~STRING~13 0 6(_array -1((_to i 1 i 11)))))
		(_cnst(_int mensaje 0 0 6(_arch(_string \"hola, mundo"\))))
		(_sig(_int canal -1 0 7(_arch(_uni((i 32))))))
		(_var(_int linea -2 0 10(_prcs 0)))
		(_var(_int dummy -3 0 11(_prcs 0)))
		(_prcs
			(p1(_arch 0 0 9(_prcs(_wait_for)(_trgt(0))(_mon))))
		)
		(_subprogram
			(_ext WRITE(1 21))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext std.TEXTIO.LINE(1 LINE)))
		(_type(_ext std.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext std.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext std.TEXTIO.TEXT(1 TEXT)))
		(_var(_ext std.TEXTIO.OUTPUT(1 OUTPUT)))
	)
	(_use(std(standard))(std(TEXTIO)))
	(_model . prueba 1 -1)
)
I 000053 55 1445          1757197941658 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 0 12))
	(_version vf5)
	(_time 1757197941659 2025.09.06 19:32:21)
	(_source(\../src/practica2.vhd\))
	(_parameters tan)
	(_code d88cdf8ad68f8aceddd6ce828fdedcdedededededc)
	(_ent
		(_time 1756945109009)
	)
	(_object
		(_port(_int Preset -1 0 3(_ent(_in))))
		(_port(_int Clear -1 0 4(_ent(_in))))
		(_port(_int Clock -1 0 5(_ent(_in))))
		(_port(_int Data -1 0 6(_ent(_in))))
		(_port(_int Q -1 0 7(_ent(_out))))
		(_port(_int QBar -1 0 8(_ent(_out))))
		(_sig(_int A -1 0 13(_arch(_uni))))
		(_sig(_int B -1 0 13(_arch(_uni))))
		(_sig(_int C -1 0 13(_arch(_uni))))
		(_sig(_int D -1 0 13(_arch(_uni))))
		(_sig(_int Qint -1 0 14(_arch(_uni))))
		(_sig(_int QbarInt -1 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__17(_arch 1 0 17(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__18(_arch 2 0 18(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__19(_arch 3 0 19(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__20(_arch 4 0 20(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__21(_arch 5 0 21(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__23(_arch 6 0 23(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__24(_arch 7 0 24(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000047 55 1203          1757197941664 Driver
(_unit VHDL(test_dff 0 29(driver 0 31))
	(_version vf5)
	(_time 1757197941665 2025.09.06 19:32:21)
	(_source(\../src/practica2.vhd\))
	(_parameters tan)
	(_code d88ddf8ad58e8fcfdfde9e828ddededededfdcdedd)
	(_ent
		(_time 1756945109029)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 34(_ent (_in))))
				(_port(_int Clear -1 0 34(_ent (_in))))
				(_port(_int Clock -1 0 34(_ent (_in))))
				(_port(_int Data -1 0 34(_ent (_in))))
				(_port(_int Q -1 0 35(_ent (_out))))
				(_port(_int Qbar -1 0 35(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 42(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 39(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 39(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 40(_arch(_uni))))
		(_sig(_int Data -1 0 40(_arch(_uni))))
		(_sig(_int Q -1 0 40(_arch(_uni))))
		(_sig(_int QBar -1 0 40(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 44(_prcs(_wait_for)(_trgt(1)(2)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000047 55 976           1757197962997 prueba
(_unit VHDL(simple 0 2(prueba 0 5))
	(_version vf5)
	(_time 1757197962998 2025.09.06 19:32:42)
	(_source(\../src/simple.vhd\))
	(_parameters tan)
	(_code 383f3c3d396f382f393a7b626c3f3b3e313e6c3f38)
	(_ent
		(_time 1756325127014)
	)
	(_object
		(_type(_int ~STRING~13 0 6(_array -1((_to i 1 i 11)))))
		(_cnst(_int mensaje 0 0 6(_arch(_string \"hola, mundo"\))))
		(_sig(_int canal -1 0 7(_arch(_uni((i 32))))))
		(_var(_int linea -2 0 10(_prcs 0)))
		(_var(_int dummy -3 0 11(_prcs 0)))
		(_prcs
			(p1(_arch 0 0 9(_prcs(_wait_for)(_trgt(0))(_mon))))
		)
		(_subprogram
			(_ext WRITE(1 21))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext std.TEXTIO.LINE(1 LINE)))
		(_type(_ext std.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext std.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext std.TEXTIO.TEXT(1 TEXT)))
		(_var(_ext std.TEXTIO.OUTPUT(1 OUTPUT)))
	)
	(_use(std(standard))(std(TEXTIO)))
	(_model . prueba 1 -1)
)
I 000053 55 1445          1757197963012 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 0 12))
	(_version vf5)
	(_time 1757197963013 2025.09.06 19:32:43)
	(_source(\../src/practica2.vhd\))
	(_parameters tan)
	(_code 484e4b4a461f1a5e4d465e121f4e4c4e4e4e4e4e4c)
	(_ent
		(_time 1756945109009)
	)
	(_object
		(_port(_int Preset -1 0 3(_ent(_in))))
		(_port(_int Clear -1 0 4(_ent(_in))))
		(_port(_int Clock -1 0 5(_ent(_in))))
		(_port(_int Data -1 0 6(_ent(_in))))
		(_port(_int Q -1 0 7(_ent(_out))))
		(_port(_int QBar -1 0 8(_ent(_out))))
		(_sig(_int A -1 0 13(_arch(_uni))))
		(_sig(_int B -1 0 13(_arch(_uni))))
		(_sig(_int C -1 0 13(_arch(_uni))))
		(_sig(_int D -1 0 13(_arch(_uni))))
		(_sig(_int Qint -1 0 14(_arch(_uni))))
		(_sig(_int QbarInt -1 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__17(_arch 1 0 17(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__18(_arch 2 0 18(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__19(_arch 3 0 19(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__20(_arch 4 0 20(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__21(_arch 5 0 21(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__23(_arch 6 0 23(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__24(_arch 7 0 24(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000047 55 1203          1757197963018 Driver
(_unit VHDL(test_dff 0 29(driver 0 31))
	(_version vf5)
	(_time 1757197963019 2025.09.06 19:32:43)
	(_source(\../src/practica2.vhd\))
	(_parameters tan)
	(_code 484f4b4a451e1f5f4f4e0e121d4e4e4e4e4f4c4e4d)
	(_ent
		(_time 1756945109029)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 34(_ent (_in))))
				(_port(_int Clear -1 0 34(_ent (_in))))
				(_port(_int Clock -1 0 34(_ent (_in))))
				(_port(_int Data -1 0 34(_ent (_in))))
				(_port(_int Q -1 0 35(_ent (_out))))
				(_port(_int Qbar -1 0 35(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 42(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 39(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 39(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 40(_arch(_uni))))
		(_sig(_int Data -1 0 40(_arch(_uni))))
		(_sig(_int Q -1 0 40(_arch(_uni))))
		(_sig(_int QBar -1 0 40(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 44(_prcs(_wait_for)(_trgt(1)(2)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000047 55 976           1757197981846 prueba
(_unit VHDL(simple 0 2(prueba 0 5))
	(_version vf5)
	(_time 1757197981847 2025.09.06 19:33:01)
	(_source(\../src/simple.vhd\))
	(_parameters tan)
	(_code d4d6d786d983d4c3d5d6978e80d3d7d2ddd280d3d4)
	(_ent
		(_time 1756325127014)
	)
	(_object
		(_type(_int ~STRING~13 0 6(_array -1((_to i 1 i 11)))))
		(_cnst(_int mensaje 0 0 6(_arch(_string \"hola, mundo"\))))
		(_sig(_int canal -1 0 7(_arch(_uni((i 32))))))
		(_var(_int linea -2 0 10(_prcs 0)))
		(_var(_int dummy -3 0 11(_prcs 0)))
		(_prcs
			(p1(_arch 0 0 9(_prcs(_wait_for)(_trgt(0))(_mon))))
		)
		(_subprogram
			(_ext WRITE(1 21))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext std.TEXTIO.LINE(1 LINE)))
		(_type(_ext std.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext std.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext std.TEXTIO.TEXT(1 TEXT)))
		(_var(_ext std.TEXTIO.OUTPUT(1 OUTPUT)))
	)
	(_use(std(standard))(std(TEXTIO)))
	(_model . prueba 1 -1)
)
I 000053 55 1445          1757197981862 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 0 12))
	(_version vf5)
	(_time 1757197981863 2025.09.06 19:33:01)
	(_source(\../src/practica2.vhd\))
	(_parameters tan)
	(_code e4e7e0b7e6b3b6f2e1eaf2beb3e2e0e2e2e2e2e2e0)
	(_ent
		(_time 1756945109009)
	)
	(_object
		(_port(_int Preset -1 0 3(_ent(_in))))
		(_port(_int Clear -1 0 4(_ent(_in))))
		(_port(_int Clock -1 0 5(_ent(_in))))
		(_port(_int Data -1 0 6(_ent(_in))))
		(_port(_int Q -1 0 7(_ent(_out))))
		(_port(_int QBar -1 0 8(_ent(_out))))
		(_sig(_int A -1 0 13(_arch(_uni))))
		(_sig(_int B -1 0 13(_arch(_uni))))
		(_sig(_int C -1 0 13(_arch(_uni))))
		(_sig(_int D -1 0 13(_arch(_uni))))
		(_sig(_int Qint -1 0 14(_arch(_uni))))
		(_sig(_int QbarInt -1 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__17(_arch 1 0 17(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__18(_arch 2 0 18(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__19(_arch 3 0 19(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__20(_arch 4 0 20(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__21(_arch 5 0 21(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__23(_arch 6 0 23(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__24(_arch 7 0 24(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000047 55 1203          1757197981868 Driver
(_unit VHDL(test_dff 0 29(driver 0 31))
	(_version vf5)
	(_time 1757197981869 2025.09.06 19:33:01)
	(_source(\../src/practica2.vhd\))
	(_parameters tan)
	(_code f3f1f7a3f5a5a4e4f4f5b5a9a6f5f5f5f5f4f7f5f6)
	(_ent
		(_time 1756945109029)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 34(_ent (_in))))
				(_port(_int Clear -1 0 34(_ent (_in))))
				(_port(_int Clock -1 0 34(_ent (_in))))
				(_port(_int Data -1 0 34(_ent (_in))))
				(_port(_int Q -1 0 35(_ent (_out))))
				(_port(_int Qbar -1 0 35(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 42(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 39(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 39(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 40(_arch(_uni))))
		(_sig(_int Data -1 0 40(_arch(_uni))))
		(_sig(_int Q -1 0 40(_arch(_uni))))
		(_sig(_int QBar -1 0 40(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 44(_prcs(_wait_for)(_trgt(1)(2)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000047 55 976           1757197999605 prueba
(_unit VHDL(simple 0 2(prueba 0 5))
	(_version vf5)
	(_time 1757197999606 2025.09.06 19:33:19)
	(_source(\../src/simple.vhd\))
	(_parameters tan)
	(_code 3a343f3f626d3a2d3b3879606e3d393c333c6e3d3a)
	(_ent
		(_time 1756325127014)
	)
	(_object
		(_type(_int ~STRING~13 0 6(_array -1((_to i 1 i 11)))))
		(_cnst(_int mensaje 0 0 6(_arch(_string \"hola, mundo"\))))
		(_sig(_int canal -1 0 7(_arch(_uni((i 32))))))
		(_var(_int linea -2 0 10(_prcs 0)))
		(_var(_int dummy -3 0 11(_prcs 0)))
		(_prcs
			(p1(_arch 0 0 9(_prcs(_wait_for)(_trgt(0))(_mon))))
		)
		(_subprogram
			(_ext WRITE(1 21))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext std.TEXTIO.LINE(1 LINE)))
		(_type(_ext std.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext std.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext std.TEXTIO.TEXT(1 TEXT)))
		(_var(_ext std.TEXTIO.OUTPUT(1 OUTPUT)))
	)
	(_use(std(standard))(std(TEXTIO)))
	(_model . prueba 1 -1)
)
I 000053 55 1445          1757197999621 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 0 12))
	(_version vf5)
	(_time 1757197999622 2025.09.06 19:33:19)
	(_source(\../src/practica2.vhd\))
	(_parameters tan)
	(_code 49464b4b461e1b5f4c475f131e4f4d4f4f4f4f4f4d)
	(_ent
		(_time 1756945109009)
	)
	(_object
		(_port(_int Preset -1 0 3(_ent(_in))))
		(_port(_int Clear -1 0 4(_ent(_in))))
		(_port(_int Clock -1 0 5(_ent(_in))))
		(_port(_int Data -1 0 6(_ent(_in))))
		(_port(_int Q -1 0 7(_ent(_out))))
		(_port(_int QBar -1 0 8(_ent(_out))))
		(_sig(_int A -1 0 13(_arch(_uni))))
		(_sig(_int B -1 0 13(_arch(_uni))))
		(_sig(_int C -1 0 13(_arch(_uni))))
		(_sig(_int D -1 0 13(_arch(_uni))))
		(_sig(_int Qint -1 0 14(_arch(_uni))))
		(_sig(_int QbarInt -1 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__17(_arch 1 0 17(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__18(_arch 2 0 18(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__19(_arch 3 0 19(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__20(_arch 4 0 20(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__21(_arch 5 0 21(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__23(_arch 6 0 23(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__24(_arch 7 0 24(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000047 55 976           1757198025605 prueba
(_unit VHDL(simple 0 2(prueba 0 5))
	(_version vf5)
	(_time 1757198025606 2025.09.06 19:33:45)
	(_source(\../src/simple.vhd\))
	(_parameters tan)
	(_code ca9b9b9f929dcaddcbc889909ecdc9ccc3cc9ecdca)
	(_ent
		(_time 1756325127014)
	)
	(_object
		(_type(_int ~STRING~13 0 6(_array -1((_to i 1 i 11)))))
		(_cnst(_int mensaje 0 0 6(_arch(_string \"hola, mundo"\))))
		(_sig(_int canal -1 0 7(_arch(_uni((i 32))))))
		(_var(_int linea -2 0 10(_prcs 0)))
		(_var(_int dummy -3 0 11(_prcs 0)))
		(_prcs
			(p1(_arch 0 0 9(_prcs(_wait_for)(_trgt(0))(_mon))))
		)
		(_subprogram
			(_ext WRITE(1 21))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext std.TEXTIO.LINE(1 LINE)))
		(_type(_ext std.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext std.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext std.TEXTIO.TEXT(1 TEXT)))
		(_var(_ext std.TEXTIO.OUTPUT(1 OUTPUT)))
	)
	(_use(std(standard))(std(TEXTIO)))
	(_model . prueba 1 -1)
)
I 000053 55 1445          1757198025621 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 0 12))
	(_version vf5)
	(_time 1757198025622 2025.09.06 19:33:45)
	(_source(\../src/practica2.vhd\))
	(_parameters tan)
	(_code d9898f8bd68e8bcfdcd7cf838edfdddfdfdfdfdfdd)
	(_ent
		(_time 1756945109009)
	)
	(_object
		(_port(_int Preset -1 0 3(_ent(_in))))
		(_port(_int Clear -1 0 4(_ent(_in))))
		(_port(_int Clock -1 0 5(_ent(_in))))
		(_port(_int Data -1 0 6(_ent(_in))))
		(_port(_int Q -1 0 7(_ent(_out))))
		(_port(_int QBar -1 0 8(_ent(_out))))
		(_sig(_int A -1 0 13(_arch(_uni))))
		(_sig(_int B -1 0 13(_arch(_uni))))
		(_sig(_int C -1 0 13(_arch(_uni))))
		(_sig(_int D -1 0 13(_arch(_uni))))
		(_sig(_int Qint -1 0 14(_arch(_uni))))
		(_sig(_int QbarInt -1 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__17(_arch 1 0 17(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__18(_arch 2 0 18(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__19(_arch 3 0 19(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__20(_arch 4 0 20(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__21(_arch 5 0 21(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__23(_arch 6 0 23(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__24(_arch 7 0 24(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000047 55 976           1757604783981 prueba
(_unit VHDL(simple 0 2(prueba 0 5))
	(_version vf5)
	(_time 1757604783982 2025.09.11 12:33:03)
	(_source(\../src/simple.vhd\))
	(_parameters tan)
	(_code 0a5b080c525d0a1d0b0849505e0d090c030c5e0d0a)
	(_ent
		(_time 1756325127014)
	)
	(_object
		(_type(_int ~STRING~13 0 6(_array -1((_to i 1 i 11)))))
		(_cnst(_int mensaje 0 0 6(_arch(_string \"hola, mundo"\))))
		(_sig(_int canal -1 0 7(_arch(_uni((i 32))))))
		(_var(_int linea -2 0 10(_prcs 0)))
		(_var(_int dummy -3 0 11(_prcs 0)))
		(_prcs
			(p1(_arch 0 0 9(_prcs(_wait_for)(_trgt(0))(_mon))))
		)
		(_subprogram
			(_ext WRITE(1 21))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext std.TEXTIO.LINE(1 LINE)))
		(_type(_ext std.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext std.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext std.TEXTIO.TEXT(1 TEXT)))
		(_var(_ext std.TEXTIO.OUTPUT(1 OUTPUT)))
	)
	(_use(std(standard))(std(TEXTIO)))
	(_model . prueba 1 -1)
)
I 000053 55 1445          1757604784033 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 0 16))
	(_version vf5)
	(_time 1757604784034 2025.09.11 12:33:04)
	(_source(\../src/practica2.vhd\))
	(_parameters tan)
	(_code 39693c3c366e6b2f3c372f636e3f3d3f3f3f3f3f3d)
	(_ent
		(_time 1756945109009)
	)
	(_object
		(_port(_int Preset -1 0 3(_ent(_in))))
		(_port(_int Clear -1 0 4(_ent(_in))))
		(_port(_int Clock -1 0 5(_ent(_in))))
		(_port(_int Data -1 0 6(_ent(_in))))
		(_port(_int Q -1 0 7(_ent(_out))))
		(_port(_int QBar -1 0 8(_ent(_out))))
		(_sig(_int A -1 0 17(_arch(_uni))))
		(_sig(_int B -1 0 17(_arch(_uni))))
		(_sig(_int C -1 0 17(_arch(_uni))))
		(_sig(_int D -1 0 17(_arch(_uni))))
		(_sig(_int Qint -1 0 18(_arch(_uni))))
		(_sig(_int QbarInt -1 0 18(_arch(_uni))))
		(_prcs
			(line__20(_arch 0 0 20(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__21(_arch 1 0 21(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__22(_arch 2 0 22(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__23(_arch 3 0 23(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__24(_arch 4 0 24(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__25(_arch 5 0 25(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__27(_arch 6 0 27(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__28(_arch 7 0 28(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000047 55 1206          1757604784045 Driver
(_unit VHDL(test_dff 0 35(driver 0 38))
	(_version vf5)
	(_time 1757604784046 2025.09.11 12:33:04)
	(_source(\../src/practica2.vhd\))
	(_parameters tan)
	(_code 49184c4b451f1e5e4e490f131c4f4f4f4f4e4d4f4c)
	(_ent
		(_time 1757604784043)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 41(_ent (_in))))
				(_port(_int Clear -1 0 41(_ent (_in))))
				(_port(_int Clock -1 0 41(_ent (_in))))
				(_port(_int Data -1 0 41(_ent (_in))))
				(_port(_int Q -1 0 42(_ent (_out))))
				(_port(_int Qbar -1 0 42(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 49(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(QBar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 46(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 46(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 47(_arch(_uni))))
		(_sig(_int Data -1 0 47(_arch(_uni))))
		(_sig(_int Q -1 0 47(_arch(_uni))))
		(_sig(_int QBar -1 0 47(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 52(_prcs(_wait_for)(_trgt(0)(1)(2)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000047 55 976           1757605960334 prueba
(_unit VHDL(simple 0 2(prueba 0 5))
	(_version vf5)
	(_time 1757605960335 2025.09.11 12:52:40)
	(_source(\../src/simple.vhd\))
	(_parameters tan)
	(_code 326035373965322533307168663531343b34663532)
	(_ent
		(_time 1756325127014)
	)
	(_object
		(_type(_int ~STRING~13 0 6(_array -1((_to i 1 i 11)))))
		(_cnst(_int mensaje 0 0 6(_arch(_string \"hola, mundo"\))))
		(_sig(_int canal -1 0 7(_arch(_uni((i 32))))))
		(_var(_int linea -2 0 10(_prcs 0)))
		(_var(_int dummy -3 0 11(_prcs 0)))
		(_prcs
			(p1(_arch 0 0 9(_prcs(_wait_for)(_trgt(0))(_mon))))
		)
		(_subprogram
			(_ext WRITE(1 21))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext std.TEXTIO.LINE(1 LINE)))
		(_type(_ext std.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext std.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext std.TEXTIO.TEXT(1 TEXT)))
		(_var(_ext std.TEXTIO.OUTPUT(1 OUTPUT)))
	)
	(_use(std(standard))(std(TEXTIO)))
	(_model . prueba 1 -1)
)
I 000053 55 1445          1757605960352 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 0 16))
	(_version vf5)
	(_time 1757605960353 2025.09.11 12:52:40)
	(_source(\../src/practica2.vhd\))
	(_parameters tan)
	(_code 4112414346161357444f571b164745474747474745)
	(_ent
		(_time 1756945109009)
	)
	(_object
		(_port(_int Preset -1 0 3(_ent(_in))))
		(_port(_int Clear -1 0 4(_ent(_in))))
		(_port(_int Clock -1 0 5(_ent(_in))))
		(_port(_int Data -1 0 6(_ent(_in))))
		(_port(_int Q -1 0 7(_ent(_out))))
		(_port(_int QBar -1 0 8(_ent(_out))))
		(_sig(_int A -1 0 17(_arch(_uni))))
		(_sig(_int B -1 0 17(_arch(_uni))))
		(_sig(_int C -1 0 17(_arch(_uni))))
		(_sig(_int D -1 0 17(_arch(_uni))))
		(_sig(_int Qint -1 0 18(_arch(_uni))))
		(_sig(_int QbarInt -1 0 18(_arch(_uni))))
		(_prcs
			(line__20(_arch 0 0 20(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__21(_arch 1 0 21(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__22(_arch 2 0 22(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__23(_arch 3 0 23(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__24(_arch 4 0 24(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__25(_arch 5 0 25(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__27(_arch 6 0 27(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__28(_arch 7 0 28(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000047 55 1206          1757605960358 Driver
(_unit VHDL(test_dff 0 35(driver 0 38))
	(_version vf5)
	(_time 1757605960359 2025.09.11 12:52:40)
	(_source(\../src/practica2.vhd\))
	(_parameters tan)
	(_code 41134143451716564641071b144747474746454744)
	(_ent
		(_time 1757604784042)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 41(_ent (_in))))
				(_port(_int Clear -1 0 41(_ent (_in))))
				(_port(_int Clock -1 0 41(_ent (_in))))
				(_port(_int Data -1 0 41(_ent (_in))))
				(_port(_int Q -1 0 42(_ent (_out))))
				(_port(_int Qbar -1 0 42(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 49(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(QBar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 46(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 46(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 47(_arch(_uni))))
		(_sig(_int Data -1 0 47(_arch(_uni))))
		(_sig(_int Q -1 0 47(_arch(_uni))))
		(_sig(_int QBar -1 0 47(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 52(_prcs(_wait_for)(_trgt(0)(1)(2)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000047 55 976           1757606059972 prueba
(_unit VHDL(simple 0 2(prueba 0 5))
	(_version vf5)
	(_time 1757606059973 2025.09.11 12:54:19)
	(_source(\../src/simple.vhd\))
	(_parameters tan)
	(_code 5b5a5158000c5b4c5a5918010f5c585d525d0f5c5b)
	(_ent
		(_time 1756325127014)
	)
	(_object
		(_type(_int ~STRING~13 0 6(_array -1((_to i 1 i 11)))))
		(_cnst(_int mensaje 0 0 6(_arch(_string \"hola, mundo"\))))
		(_sig(_int canal -1 0 7(_arch(_uni((i 32))))))
		(_var(_int linea -2 0 10(_prcs 0)))
		(_var(_int dummy -3 0 11(_prcs 0)))
		(_prcs
			(p1(_arch 0 0 9(_prcs(_wait_for)(_trgt(0))(_mon))))
		)
		(_subprogram
			(_ext WRITE(1 21))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext std.TEXTIO.LINE(1 LINE)))
		(_type(_ext std.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext std.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext std.TEXTIO.TEXT(1 TEXT)))
		(_var(_ext std.TEXTIO.OUTPUT(1 OUTPUT)))
	)
	(_use(std(standard))(std(TEXTIO)))
	(_model . prueba 1 -1)
)
I 000053 55 1445          1757606059988 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 0 16))
	(_version vf5)
	(_time 1757606059989 2025.09.11 12:54:19)
	(_source(\../src/practica2.vhd\))
	(_parameters tan)
	(_code 6a6a676a3d3d387c6f647c303d6c6e6c6c6c6c6c6e)
	(_ent
		(_time 1756945109009)
	)
	(_object
		(_port(_int Preset -1 0 3(_ent(_in))))
		(_port(_int Clear -1 0 4(_ent(_in))))
		(_port(_int Clock -1 0 5(_ent(_in))))
		(_port(_int Data -1 0 6(_ent(_in))))
		(_port(_int Q -1 0 7(_ent(_out))))
		(_port(_int QBar -1 0 8(_ent(_out))))
		(_sig(_int A -1 0 17(_arch(_uni))))
		(_sig(_int B -1 0 17(_arch(_uni))))
		(_sig(_int C -1 0 17(_arch(_uni))))
		(_sig(_int D -1 0 17(_arch(_uni))))
		(_sig(_int Qint -1 0 18(_arch(_uni))))
		(_sig(_int QbarInt -1 0 18(_arch(_uni))))
		(_prcs
			(line__20(_arch 0 0 20(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__21(_arch 1 0 21(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__22(_arch 2 0 22(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__23(_arch 3 0 23(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__24(_arch 4 0 24(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__25(_arch 5 0 25(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__27(_arch 6 0 27(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__28(_arch 7 0 28(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000047 55 1206          1757606059994 Driver
(_unit VHDL(test_dff 0 35(driver 0 38))
	(_version vf5)
	(_time 1757606059995 2025.09.11 12:54:19)
	(_source(\../src/practica2.vhd\))
	(_parameters tan)
	(_code 7a7b777b2e2c2d6d7d7a3c202f7c7c7c7c7d7e7c7f)
	(_ent
		(_time 1757604784042)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 41(_ent (_in))))
				(_port(_int Clear -1 0 41(_ent (_in))))
				(_port(_int Clock -1 0 41(_ent (_in))))
				(_port(_int Data -1 0 41(_ent (_in))))
				(_port(_int Q -1 0 42(_ent (_out))))
				(_port(_int Qbar -1 0 42(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 49(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(QBar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 46(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 46(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 47(_arch(_uni))))
		(_sig(_int Data -1 0 47(_arch(_uni))))
		(_sig(_int Q -1 0 47(_arch(_uni))))
		(_sig(_int QBar -1 0 47(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 52(_prcs(_wait_for)(_trgt(0)(1)(2)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000047 55 976           1757606064189 prueba
(_unit VHDL(simple 0 2(prueba 0 5))
	(_version vf5)
	(_time 1757606064190 2025.09.11 12:54:24)
	(_source(\../src/simple.vhd\))
	(_parameters tan)
	(_code d6d6dc84d981d6c1d7d4958c82d1d5d0dfd082d1d6)
	(_ent
		(_time 1756325127014)
	)
	(_object
		(_type(_int ~STRING~13 0 6(_array -1((_to i 1 i 11)))))
		(_cnst(_int mensaje 0 0 6(_arch(_string \"hola, mundo"\))))
		(_sig(_int canal -1 0 7(_arch(_uni((i 32))))))
		(_var(_int linea -2 0 10(_prcs 0)))
		(_var(_int dummy -3 0 11(_prcs 0)))
		(_prcs
			(p1(_arch 0 0 9(_prcs(_wait_for)(_trgt(0))(_mon))))
		)
		(_subprogram
			(_ext WRITE(1 21))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext std.TEXTIO.LINE(1 LINE)))
		(_type(_ext std.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext std.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext std.TEXTIO.TEXT(1 TEXT)))
		(_var(_ext std.TEXTIO.OUTPUT(1 OUTPUT)))
	)
	(_use(std(standard))(std(TEXTIO)))
	(_model . prueba 1 -1)
)
I 000053 55 1445          1757606064205 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 0 16))
	(_version vf5)
	(_time 1757606064206 2025.09.11 12:54:24)
	(_source(\../src/practica2.vhd\))
	(_parameters tan)
	(_code e5e4e8b6e6b2b7f3e0ebf3bfb2e3e1e3e3e3e3e3e1)
	(_ent
		(_time 1756945109009)
	)
	(_object
		(_port(_int Preset -1 0 3(_ent(_in))))
		(_port(_int Clear -1 0 4(_ent(_in))))
		(_port(_int Clock -1 0 5(_ent(_in))))
		(_port(_int Data -1 0 6(_ent(_in))))
		(_port(_int Q -1 0 7(_ent(_out))))
		(_port(_int QBar -1 0 8(_ent(_out))))
		(_sig(_int A -1 0 17(_arch(_uni))))
		(_sig(_int B -1 0 17(_arch(_uni))))
		(_sig(_int C -1 0 17(_arch(_uni))))
		(_sig(_int D -1 0 17(_arch(_uni))))
		(_sig(_int Qint -1 0 18(_arch(_uni))))
		(_sig(_int QbarInt -1 0 18(_arch(_uni))))
		(_prcs
			(line__20(_arch 0 0 20(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__21(_arch 1 0 21(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__22(_arch 2 0 22(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__23(_arch 3 0 23(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__24(_arch 4 0 24(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__25(_arch 5 0 25(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__27(_arch 6 0 27(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__28(_arch 7 0 28(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000047 55 1206          1757606064211 Driver
(_unit VHDL(test_dff 0 35(driver 0 38))
	(_version vf5)
	(_time 1757606064212 2025.09.11 12:54:24)
	(_source(\../src/practica2.vhd\))
	(_parameters tan)
	(_code e5e5e8b6e5b3b2f2e2e5a3bfb0e3e3e3e3e2e1e3e0)
	(_ent
		(_time 1757604784042)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 41(_ent (_in))))
				(_port(_int Clear -1 0 41(_ent (_in))))
				(_port(_int Clock -1 0 41(_ent (_in))))
				(_port(_int Data -1 0 41(_ent (_in))))
				(_port(_int Q -1 0 42(_ent (_out))))
				(_port(_int Qbar -1 0 42(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 49(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(QBar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 46(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 46(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 47(_arch(_uni))))
		(_sig(_int Data -1 0 47(_arch(_uni))))
		(_sig(_int Q -1 0 47(_arch(_uni))))
		(_sig(_int QBar -1 0 47(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 52(_prcs(_wait_for)(_trgt(0)(1)(2)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000047 55 976           1757606076692 prueba
(_unit VHDL(simple 0 2(prueba 0 5))
	(_version vf5)
	(_time 1757606076693 2025.09.11 12:54:36)
	(_source(\../src/simple.vhd\))
	(_parameters tan)
	(_code aafcf8fdf2fdaabdaba8e9f0feada9aca3acfeadaa)
	(_ent
		(_time 1756325127014)
	)
	(_object
		(_type(_int ~STRING~13 0 6(_array -1((_to i 1 i 11)))))
		(_cnst(_int mensaje 0 0 6(_arch(_string \"hola, mundo"\))))
		(_sig(_int canal -1 0 7(_arch(_uni((i 32))))))
		(_var(_int linea -2 0 10(_prcs 0)))
		(_var(_int dummy -3 0 11(_prcs 0)))
		(_prcs
			(p1(_arch 0 0 9(_prcs(_wait_for)(_trgt(0))(_mon))))
		)
		(_subprogram
			(_ext WRITE(1 21))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext std.TEXTIO.LINE(1 LINE)))
		(_type(_ext std.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext std.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext std.TEXTIO.TEXT(1 TEXT)))
		(_var(_ext std.TEXTIO.OUTPUT(1 OUTPUT)))
	)
	(_use(std(standard))(std(TEXTIO)))
	(_model . prueba 1 -1)
)
I 000053 55 1445          1757606076709 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 0 16))
	(_version vf5)
	(_time 1757606076710 2025.09.11 12:54:36)
	(_source(\../src/practica2.vhd\))
	(_parameters tan)
	(_code c99e9c9cc69e9bdfccc7df939ecfcdcfcfcfcfcfcd)
	(_ent
		(_time 1756945109009)
	)
	(_object
		(_port(_int Preset -1 0 3(_ent(_in))))
		(_port(_int Clear -1 0 4(_ent(_in))))
		(_port(_int Clock -1 0 5(_ent(_in))))
		(_port(_int Data -1 0 6(_ent(_in))))
		(_port(_int Q -1 0 7(_ent(_out))))
		(_port(_int QBar -1 0 8(_ent(_out))))
		(_sig(_int A -1 0 17(_arch(_uni))))
		(_sig(_int B -1 0 17(_arch(_uni))))
		(_sig(_int C -1 0 17(_arch(_uni))))
		(_sig(_int D -1 0 17(_arch(_uni))))
		(_sig(_int Qint -1 0 18(_arch(_uni))))
		(_sig(_int QbarInt -1 0 18(_arch(_uni))))
		(_prcs
			(line__20(_arch 0 0 20(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__21(_arch 1 0 21(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__22(_arch 2 0 22(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__23(_arch 3 0 23(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__24(_arch 4 0 24(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__25(_arch 5 0 25(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__27(_arch 6 0 27(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__28(_arch 7 0 28(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000047 55 1206          1757606076715 Driver
(_unit VHDL(test_dff 0 35(driver 0 38))
	(_version vf5)
	(_time 1757606076716 2025.09.11 12:54:36)
	(_source(\../src/practica2.vhd\))
	(_parameters tan)
	(_code c99f9c9cc59f9edecec98f939ccfcfcfcfcecdcfcc)
	(_ent
		(_time 1757604784042)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 41(_ent (_in))))
				(_port(_int Clear -1 0 41(_ent (_in))))
				(_port(_int Clock -1 0 41(_ent (_in))))
				(_port(_int Data -1 0 41(_ent (_in))))
				(_port(_int Q -1 0 42(_ent (_out))))
				(_port(_int Qbar -1 0 42(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 49(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(QBar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 46(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 46(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 47(_arch(_uni))))
		(_sig(_int Data -1 0 47(_arch(_uni))))
		(_sig(_int Q -1 0 47(_arch(_uni))))
		(_sig(_int QBar -1 0 47(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 52(_prcs(_wait_for)(_trgt(0)(1)(2)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000047 55 976           1757606609712 prueba
(_unit VHDL(simple 0 2(prueba 0 5))
	(_version vf5)
	(_time 1757606609713 2025.09.11 13:03:29)
	(_source(\../src/simple.vhd\))
	(_parameters tan)
	(_code d1858183d986d1c6d0d3928b85d6d2d7d8d785d6d1)
	(_ent
		(_time 1756325127014)
	)
	(_object
		(_type(_int ~STRING~13 0 6(_array -1((_to i 1 i 11)))))
		(_cnst(_int mensaje 0 0 6(_arch(_string \"hola, mundo"\))))
		(_sig(_int canal -1 0 7(_arch(_uni((i 32))))))
		(_var(_int linea -2 0 10(_prcs 0)))
		(_var(_int dummy -3 0 11(_prcs 0)))
		(_prcs
			(p1(_arch 0 0 9(_prcs(_wait_for)(_trgt(0))(_mon))))
		)
		(_subprogram
			(_ext WRITE(1 21))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext std.TEXTIO.LINE(1 LINE)))
		(_type(_ext std.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext std.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext std.TEXTIO.TEXT(1 TEXT)))
		(_var(_ext std.TEXTIO.OUTPUT(1 OUTPUT)))
	)
	(_use(std(standard))(std(TEXTIO)))
	(_model . prueba 1 -1)
)
I 000053 55 1445          1757606609728 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 0 16))
	(_version vf5)
	(_time 1757606609729 2025.09.11 13:03:29)
	(_source(\../src/practica2.vhd\))
	(_parameters tan)
	(_code e0b5b7b3e6b7b2f6e5eef6bab7e6e4e6e6e6e6e6e4)
	(_ent
		(_time 1756945109009)
	)
	(_object
		(_port(_int Preset -1 0 3(_ent(_in))))
		(_port(_int Clear -1 0 4(_ent(_in))))
		(_port(_int Clock -1 0 5(_ent(_in))))
		(_port(_int Data -1 0 6(_ent(_in))))
		(_port(_int Q -1 0 7(_ent(_out))))
		(_port(_int QBar -1 0 8(_ent(_out))))
		(_sig(_int A -1 0 17(_arch(_uni))))
		(_sig(_int B -1 0 17(_arch(_uni))))
		(_sig(_int C -1 0 17(_arch(_uni))))
		(_sig(_int D -1 0 17(_arch(_uni))))
		(_sig(_int Qint -1 0 18(_arch(_uni))))
		(_sig(_int QbarInt -1 0 18(_arch(_uni))))
		(_prcs
			(line__20(_arch 0 0 20(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__21(_arch 1 0 21(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__22(_arch 2 0 22(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__23(_arch 3 0 23(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__24(_arch 4 0 24(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__25(_arch 5 0 25(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__27(_arch 6 0 27(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__28(_arch 7 0 28(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000047 55 1206          1757606609734 Driver
(_unit VHDL(test_dff 0 35(driver 0 38))
	(_version vf5)
	(_time 1757606609735 2025.09.11 13:03:29)
	(_source(\../src/practica2.vhd\))
	(_parameters tan)
	(_code e0b4b7b3e5b6b7f7e7e0a6bab5e6e6e6e6e7e4e6e5)
	(_ent
		(_time 1757604784042)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 41(_ent (_in))))
				(_port(_int Clear -1 0 41(_ent (_in))))
				(_port(_int Clock -1 0 41(_ent (_in))))
				(_port(_int Data -1 0 41(_ent (_in))))
				(_port(_int Q -1 0 42(_ent (_out))))
				(_port(_int Qbar -1 0 42(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 49(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(QBar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 46(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 46(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 47(_arch(_uni))))
		(_sig(_int Data -1 0 47(_arch(_uni))))
		(_sig(_int Q -1 0 47(_arch(_uni))))
		(_sig(_int QBar -1 0 47(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 52(_prcs(_wait_for)(_trgt(0)(1)(2)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000047 55 976           1757606795277 prueba
(_unit VHDL(simple 0 2(prueba 0 5))
	(_version vf5)
	(_time 1757606795278 2025.09.11 13:06:35)
	(_source(\../src/simple.vhd\))
	(_parameters tan)
	(_code abfda9fcf0fcabbcaaa9e8f1ffaca8ada2adffacab)
	(_ent
		(_time 1756325127014)
	)
	(_object
		(_type(_int ~STRING~13 0 6(_array -1((_to i 1 i 11)))))
		(_cnst(_int mensaje 0 0 6(_arch(_string \"hola, mundo"\))))
		(_sig(_int canal -1 0 7(_arch(_uni((i 32))))))
		(_var(_int linea -2 0 10(_prcs 0)))
		(_var(_int dummy -3 0 11(_prcs 0)))
		(_prcs
			(p1(_arch 0 0 9(_prcs(_wait_for)(_trgt(0))(_mon))))
		)
		(_subprogram
			(_ext WRITE(1 21))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext std.TEXTIO.LINE(1 LINE)))
		(_type(_ext std.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext std.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext std.TEXTIO.TEXT(1 TEXT)))
		(_var(_ext std.TEXTIO.OUTPUT(1 OUTPUT)))
	)
	(_use(std(standard))(std(TEXTIO)))
	(_model . prueba 1 -1)
)
I 000053 55 1445          1757606795294 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 0 16))
	(_version vf5)
	(_time 1757606795295 2025.09.11 13:06:35)
	(_source(\../src/practica2.vhd\))
	(_parameters tan)
	(_code bbecbeefefece9adbeb5ade1ecbdbfbdbdbdbdbdbf)
	(_ent
		(_time 1756945109009)
	)
	(_object
		(_port(_int Preset -1 0 3(_ent(_in))))
		(_port(_int Clear -1 0 4(_ent(_in))))
		(_port(_int Clock -1 0 5(_ent(_in))))
		(_port(_int Data -1 0 6(_ent(_in))))
		(_port(_int Q -1 0 7(_ent(_out))))
		(_port(_int QBar -1 0 8(_ent(_out))))
		(_sig(_int A -1 0 17(_arch(_uni))))
		(_sig(_int B -1 0 17(_arch(_uni))))
		(_sig(_int C -1 0 17(_arch(_uni))))
		(_sig(_int D -1 0 17(_arch(_uni))))
		(_sig(_int Qint -1 0 18(_arch(_uni))))
		(_sig(_int QbarInt -1 0 18(_arch(_uni))))
		(_prcs
			(line__20(_arch 0 0 20(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__21(_arch 1 0 21(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__22(_arch 2 0 22(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__23(_arch 3 0 23(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__24(_arch 4 0 24(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__25(_arch 5 0 25(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__27(_arch 6 0 27(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__28(_arch 7 0 28(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000047 55 1206          1757606795300 Driver
(_unit VHDL(test_dff 0 35(driver 0 38))
	(_version vf5)
	(_time 1757606795301 2025.09.11 13:06:35)
	(_source(\../src/practica2.vhd\))
	(_parameters tan)
	(_code bbedbeefecedecacbcbbfde1eebdbdbdbdbcbfbdbe)
	(_ent
		(_time 1757604784042)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 41(_ent (_in))))
				(_port(_int Clear -1 0 41(_ent (_in))))
				(_port(_int Clock -1 0 41(_ent (_in))))
				(_port(_int Data -1 0 41(_ent (_in))))
				(_port(_int Q -1 0 42(_ent (_out))))
				(_port(_int Qbar -1 0 42(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 49(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(QBar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 46(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 46(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 47(_arch(_uni))))
		(_sig(_int Data -1 0 47(_arch(_uni))))
		(_sig(_int Q -1 0 47(_arch(_uni))))
		(_sig(_int QBar -1 0 47(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 52(_prcs(_wait_for)(_trgt(0)(1)(2)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000047 55 976           1757607119026 prueba
(_unit VHDL(simple 0 2(prueba 0 5))
	(_version vf5)
	(_time 1757607119027 2025.09.11 13:11:59)
	(_source(\../src/simple.vhd\))
	(_parameters tan)
	(_code 515f5052590651465053120b055652575857055651)
	(_ent
		(_time 1756325127014)
	)
	(_object
		(_type(_int ~STRING~13 0 6(_array -1((_to i 1 i 11)))))
		(_cnst(_int mensaje 0 0 6(_arch(_string \"hola, mundo"\))))
		(_sig(_int canal -1 0 7(_arch(_uni((i 32))))))
		(_var(_int linea -2 0 10(_prcs 0)))
		(_var(_int dummy -3 0 11(_prcs 0)))
		(_prcs
			(p1(_arch 0 0 9(_prcs(_wait_for)(_trgt(0))(_mon))))
		)
		(_subprogram
			(_ext WRITE(1 21))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext std.TEXTIO.LINE(1 LINE)))
		(_type(_ext std.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext std.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext std.TEXTIO.TEXT(1 TEXT)))
		(_var(_ext std.TEXTIO.OUTPUT(1 OUTPUT)))
	)
	(_use(std(standard))(std(TEXTIO)))
	(_model . prueba 1 -1)
)
I 000053 55 1445          1757607119047 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 0 16))
	(_version vf5)
	(_time 1757607119048 2025.09.11 13:11:59)
	(_source(\../src/practica2.vhd\))
	(_parameters tan)
	(_code 616e676166363377646f773b366765676767676765)
	(_ent
		(_time 1756945109009)
	)
	(_object
		(_port(_int Preset -1 0 3(_ent(_in))))
		(_port(_int Clear -1 0 4(_ent(_in))))
		(_port(_int Clock -1 0 5(_ent(_in))))
		(_port(_int Data -1 0 6(_ent(_in))))
		(_port(_int Q -1 0 7(_ent(_out))))
		(_port(_int QBar -1 0 8(_ent(_out))))
		(_sig(_int A -1 0 17(_arch(_uni))))
		(_sig(_int B -1 0 17(_arch(_uni))))
		(_sig(_int C -1 0 17(_arch(_uni))))
		(_sig(_int D -1 0 17(_arch(_uni))))
		(_sig(_int Qint -1 0 18(_arch(_uni))))
		(_sig(_int QbarInt -1 0 18(_arch(_uni))))
		(_prcs
			(line__20(_arch 0 0 20(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__21(_arch 1 0 21(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__22(_arch 2 0 22(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__23(_arch 3 0 23(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__24(_arch 4 0 24(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__25(_arch 5 0 25(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__27(_arch 6 0 27(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__28(_arch 7 0 28(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000047 55 1206          1757607119053 Driver
(_unit VHDL(test_dff 0 35(driver 0 38))
	(_version vf5)
	(_time 1757607119054 2025.09.11 13:11:59)
	(_source(\../src/practica2.vhd\))
	(_parameters tan)
	(_code 616f6761653736766662273b346767676766656764)
	(_ent
		(_time 1757604784042)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 41(_ent (_in))))
				(_port(_int Clear -1 0 41(_ent (_in))))
				(_port(_int Clock -1 0 41(_ent (_in))))
				(_port(_int Data -1 0 41(_ent (_in))))
				(_port(_int Q -1 0 42(_ent (_out))))
				(_port(_int Qbar -1 0 42(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 49(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(QBar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 46(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 46(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 47(_arch(_uni))))
		(_sig(_int Data -1 0 47(_arch(_uni))))
		(_sig(_int Q -1 0 47(_arch(_uni))))
		(_sig(_int QBar -1 0 47(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 52(_prcs(_wait_for)(_trgt(0)(1)(2)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000047 55 976           1757607136536 prueba
(_unit VHDL(simple 0 2(prueba 0 5))
	(_version vf5)
	(_time 1757607136537 2025.09.11 13:12:16)
	(_source(\../src/simple.vhd\))
	(_parameters tan)
	(_code adfea8faf0faadbaacafeef7f9aaaeaba4abf9aaad)
	(_ent
		(_time 1756325127014)
	)
	(_object
		(_type(_int ~STRING~13 0 6(_array -1((_to i 1 i 11)))))
		(_cnst(_int mensaje 0 0 6(_arch(_string \"hola, mundo"\))))
		(_sig(_int canal -1 0 7(_arch(_uni((i 32))))))
		(_var(_int linea -2 0 10(_prcs 0)))
		(_var(_int dummy -3 0 11(_prcs 0)))
		(_prcs
			(p1(_arch 0 0 9(_prcs(_wait_for)(_trgt(0))(_mon))))
		)
		(_subprogram
			(_ext WRITE(1 21))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext std.TEXTIO.LINE(1 LINE)))
		(_type(_ext std.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext std.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext std.TEXTIO.TEXT(1 TEXT)))
		(_var(_ext std.TEXTIO.OUTPUT(1 OUTPUT)))
	)
	(_use(std(standard))(std(TEXTIO)))
	(_model . prueba 1 -1)
)
I 000053 55 1445          1757607136553 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 0 16))
	(_version vf5)
	(_time 1757607136554 2025.09.11 13:12:16)
	(_source(\../src/practica2.vhd\))
	(_parameters tan)
	(_code cd9fcf989f9a9fdbc8c3db979acbc9cbcbcbcbcbc9)
	(_ent
		(_time 1756945109009)
	)
	(_object
		(_port(_int Preset -1 0 3(_ent(_in))))
		(_port(_int Clear -1 0 4(_ent(_in))))
		(_port(_int Clock -1 0 5(_ent(_in))))
		(_port(_int Data -1 0 6(_ent(_in))))
		(_port(_int Q -1 0 7(_ent(_out))))
		(_port(_int QBar -1 0 8(_ent(_out))))
		(_sig(_int A -1 0 17(_arch(_uni))))
		(_sig(_int B -1 0 17(_arch(_uni))))
		(_sig(_int C -1 0 17(_arch(_uni))))
		(_sig(_int D -1 0 17(_arch(_uni))))
		(_sig(_int Qint -1 0 18(_arch(_uni))))
		(_sig(_int QbarInt -1 0 18(_arch(_uni))))
		(_prcs
			(line__20(_arch 0 0 20(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__21(_arch 1 0 21(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__22(_arch 2 0 22(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__23(_arch 3 0 23(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__24(_arch 4 0 24(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__25(_arch 5 0 25(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__27(_arch 6 0 27(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__28(_arch 7 0 28(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000047 55 1206          1757607136559 Driver
(_unit VHDL(test_dff 0 35(driver 0 38))
	(_version vf5)
	(_time 1757607136560 2025.09.11 13:12:16)
	(_source(\../src/practica2.vhd\))
	(_parameters tan)
	(_code cd9ecf989c9b9adacace8b9798cbcbcbcbcac9cbc8)
	(_ent
		(_time 1757604784042)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 41(_ent (_in))))
				(_port(_int Clear -1 0 41(_ent (_in))))
				(_port(_int Clock -1 0 41(_ent (_in))))
				(_port(_int Data -1 0 41(_ent (_in))))
				(_port(_int Q -1 0 42(_ent (_out))))
				(_port(_int Qbar -1 0 42(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 49(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(QBar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 46(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 46(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 47(_arch(_uni))))
		(_sig(_int Data -1 0 47(_arch(_uni))))
		(_sig(_int Q -1 0 47(_arch(_uni))))
		(_sig(_int QBar -1 0 47(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 52(_prcs(_wait_for)(_trgt(0)(1)(2)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000047 55 976           1757607171512 prueba
(_unit VHDL(simple 0 2(prueba 0 5))
	(_version vf5)
	(_time 1757607171513 2025.09.11 13:12:51)
	(_source(\../src/simple.vhd\))
	(_parameters tan)
	(_code 56540355590156415754150c025155505f50025156)
	(_ent
		(_time 1756325127014)
	)
	(_object
		(_type(_int ~STRING~13 0 6(_array -1((_to i 1 i 11)))))
		(_cnst(_int mensaje 0 0 6(_arch(_string \"hola, mundo"\))))
		(_sig(_int canal -1 0 7(_arch(_uni((i 32))))))
		(_var(_int linea -2 0 10(_prcs 0)))
		(_var(_int dummy -3 0 11(_prcs 0)))
		(_prcs
			(p1(_arch 0 0 9(_prcs(_wait_for)(_trgt(0))(_mon))))
		)
		(_subprogram
			(_ext WRITE(1 21))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext std.TEXTIO.LINE(1 LINE)))
		(_type(_ext std.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext std.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext std.TEXTIO.TEXT(1 TEXT)))
		(_var(_ext std.TEXTIO.OUTPUT(1 OUTPUT)))
	)
	(_use(std(standard))(std(TEXTIO)))
	(_model . prueba 1 -1)
)
I 000053 55 1445          1757607171528 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 0 16))
	(_version vf5)
	(_time 1757607171529 2025.09.11 13:12:51)
	(_source(\../src/practica2.vhd\))
	(_parameters tan)
	(_code 6566376566323773606b733f326361636363636361)
	(_ent
		(_time 1756945109009)
	)
	(_object
		(_port(_int Preset -1 0 3(_ent(_in))))
		(_port(_int Clear -1 0 4(_ent(_in))))
		(_port(_int Clock -1 0 5(_ent(_in))))
		(_port(_int Data -1 0 6(_ent(_in))))
		(_port(_int Q -1 0 7(_ent(_out))))
		(_port(_int QBar -1 0 8(_ent(_out))))
		(_sig(_int A -1 0 17(_arch(_uni))))
		(_sig(_int B -1 0 17(_arch(_uni))))
		(_sig(_int C -1 0 17(_arch(_uni))))
		(_sig(_int D -1 0 17(_arch(_uni))))
		(_sig(_int Qint -1 0 18(_arch(_uni))))
		(_sig(_int QbarInt -1 0 18(_arch(_uni))))
		(_prcs
			(line__20(_arch 0 0 20(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__21(_arch 1 0 21(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__22(_arch 2 0 22(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__23(_arch 3 0 23(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__24(_arch 4 0 24(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__25(_arch 5 0 25(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__27(_arch 6 0 27(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__28(_arch 7 0 28(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000047 55 1206          1757607171534 Driver
(_unit VHDL(test_dff 0 35(driver 0 38))
	(_version vf5)
	(_time 1757607171535 2025.09.11 13:12:51)
	(_source(\../src/practica2.vhd\))
	(_parameters tan)
	(_code 65673765653332726266233f306363636362616360)
	(_ent
		(_time 1757604784042)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 41(_ent (_in))))
				(_port(_int Clear -1 0 41(_ent (_in))))
				(_port(_int Clock -1 0 41(_ent (_in))))
				(_port(_int Data -1 0 41(_ent (_in))))
				(_port(_int Q -1 0 42(_ent (_out))))
				(_port(_int Qbar -1 0 42(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 49(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(QBar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 46(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 46(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 47(_arch(_uni))))
		(_sig(_int Data -1 0 47(_arch(_uni))))
		(_sig(_int Q -1 0 47(_arch(_uni))))
		(_sig(_int QBar -1 0 47(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 52(_prcs(_wait_for)(_trgt(0)(1)(2)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000047 55 976           1757607316042 prueba
(_unit VHDL(simple 0 2(prueba 0 5))
	(_version vf5)
	(_time 1757607316043 2025.09.11 13:15:16)
	(_source(\../src/simple.vhd\))
	(_parameters tan)
	(_code e9e7e9bae9bee9fee8ebaab3bdeeeaefe0efbdeee9)
	(_ent
		(_time 1756325127014)
	)
	(_object
		(_type(_int ~STRING~13 0 6(_array -1((_to i 1 i 11)))))
		(_cnst(_int mensaje 0 0 6(_arch(_string \"hola, mundo"\))))
		(_sig(_int canal -1 0 7(_arch(_uni((i 32))))))
		(_var(_int linea -2 0 10(_prcs 0)))
		(_var(_int dummy -3 0 11(_prcs 0)))
		(_prcs
			(p1(_arch 0 0 9(_prcs(_wait_for)(_trgt(0))(_mon))))
		)
		(_subprogram
			(_ext WRITE(1 21))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext std.TEXTIO.LINE(1 LINE)))
		(_type(_ext std.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext std.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext std.TEXTIO.TEXT(1 TEXT)))
		(_var(_ext std.TEXTIO.OUTPUT(1 OUTPUT)))
	)
	(_use(std(standard))(std(TEXTIO)))
	(_model . prueba 1 -1)
)
I 000053 55 1445          1757607316059 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 0 16))
	(_version vf5)
	(_time 1757607316060 2025.09.11 13:15:16)
	(_source(\../src/practica2.vhd\))
	(_parameters tan)
	(_code f9f6fea9f6aeabeffcf7efa3aefffdfffffffffffd)
	(_ent
		(_time 1756945109009)
	)
	(_object
		(_port(_int Preset -1 0 3(_ent(_in))))
		(_port(_int Clear -1 0 4(_ent(_in))))
		(_port(_int Clock -1 0 5(_ent(_in))))
		(_port(_int Data -1 0 6(_ent(_in))))
		(_port(_int Q -1 0 7(_ent(_out))))
		(_port(_int QBar -1 0 8(_ent(_out))))
		(_sig(_int A -1 0 17(_arch(_uni))))
		(_sig(_int B -1 0 17(_arch(_uni))))
		(_sig(_int C -1 0 17(_arch(_uni))))
		(_sig(_int D -1 0 17(_arch(_uni))))
		(_sig(_int Qint -1 0 18(_arch(_uni))))
		(_sig(_int QbarInt -1 0 18(_arch(_uni))))
		(_prcs
			(line__20(_arch 0 0 20(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__21(_arch 1 0 21(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__22(_arch 2 0 22(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__23(_arch 3 0 23(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__24(_arch 4 0 24(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__25(_arch 5 0 25(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__27(_arch 6 0 27(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__28(_arch 7 0 28(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000047 55 1206          1757607316065 Driver
(_unit VHDL(test_dff 0 35(driver 0 38))
	(_version vf5)
	(_time 1757607316066 2025.09.11 13:15:16)
	(_source(\../src/practica2.vhd\))
	(_parameters tan)
	(_code f9f7fea9f5afaeeefefabfa3acfffffffffefdfffc)
	(_ent
		(_time 1757604784042)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 41(_ent (_in))))
				(_port(_int Clear -1 0 41(_ent (_in))))
				(_port(_int Clock -1 0 41(_ent (_in))))
				(_port(_int Data -1 0 41(_ent (_in))))
				(_port(_int Q -1 0 42(_ent (_out))))
				(_port(_int Qbar -1 0 42(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 49(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(QBar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 46(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 46(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 47(_arch(_uni))))
		(_sig(_int Data -1 0 47(_arch(_uni))))
		(_sig(_int Q -1 0 47(_arch(_uni))))
		(_sig(_int QBar -1 0 47(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 52(_prcs(_wait_for)(_trgt(0)(1)(2)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000047 55 976           1757607356057 prueba
(_unit VHDL(simple 0 2(prueba 0 5))
	(_version vf5)
	(_time 1757607356058 2025.09.11 13:15:56)
	(_source(\../src/simple.vhd\))
	(_parameters tan)
	(_code 393d3a3c396e392e383b7a636d3e3a3f303f6d3e39)
	(_ent
		(_time 1756325127014)
	)
	(_object
		(_type(_int ~STRING~13 0 6(_array -1((_to i 1 i 11)))))
		(_cnst(_int mensaje 0 0 6(_arch(_string \"hola, mundo"\))))
		(_sig(_int canal -1 0 7(_arch(_uni((i 32))))))
		(_var(_int linea -2 0 10(_prcs 0)))
		(_var(_int dummy -3 0 11(_prcs 0)))
		(_prcs
			(p1(_arch 0 0 9(_prcs(_wait_for)(_trgt(0))(_mon))))
		)
		(_subprogram
			(_ext WRITE(1 21))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext std.TEXTIO.LINE(1 LINE)))
		(_type(_ext std.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext std.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext std.TEXTIO.TEXT(1 TEXT)))
		(_var(_ext std.TEXTIO.OUTPUT(1 OUTPUT)))
	)
	(_use(std(standard))(std(TEXTIO)))
	(_model . prueba 1 -1)
)
I 000053 55 1445          1757607356074 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 0 16))
	(_version vf5)
	(_time 1757607356075 2025.09.11 13:15:56)
	(_source(\../src/practica2.vhd\))
	(_parameters tan)
	(_code 484d4c4a461f1a5e4d465e121f4e4c4e4e4e4e4e4c)
	(_ent
		(_time 1756945109009)
	)
	(_object
		(_port(_int Preset -1 0 3(_ent(_in))))
		(_port(_int Clear -1 0 4(_ent(_in))))
		(_port(_int Clock -1 0 5(_ent(_in))))
		(_port(_int Data -1 0 6(_ent(_in))))
		(_port(_int Q -1 0 7(_ent(_out))))
		(_port(_int QBar -1 0 8(_ent(_out))))
		(_sig(_int A -1 0 17(_arch(_uni))))
		(_sig(_int B -1 0 17(_arch(_uni))))
		(_sig(_int C -1 0 17(_arch(_uni))))
		(_sig(_int D -1 0 17(_arch(_uni))))
		(_sig(_int Qint -1 0 18(_arch(_uni))))
		(_sig(_int QbarInt -1 0 18(_arch(_uni))))
		(_prcs
			(line__20(_arch 0 0 20(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__21(_arch 1 0 21(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__22(_arch 2 0 22(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__23(_arch 3 0 23(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__24(_arch 4 0 24(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__25(_arch 5 0 25(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__27(_arch 6 0 27(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__28(_arch 7 0 28(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000047 55 1206          1757607356080 Driver
(_unit VHDL(test_dff 0 35(driver 0 38))
	(_version vf5)
	(_time 1757607356081 2025.09.11 13:15:56)
	(_source(\../src/practica2.vhd\))
	(_parameters tan)
	(_code 484c4c4a451e1f5f4f4b0e121d4e4e4e4e4f4c4e4d)
	(_ent
		(_time 1757604784042)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 41(_ent (_in))))
				(_port(_int Clear -1 0 41(_ent (_in))))
				(_port(_int Clock -1 0 41(_ent (_in))))
				(_port(_int Data -1 0 41(_ent (_in))))
				(_port(_int Q -1 0 42(_ent (_out))))
				(_port(_int Qbar -1 0 42(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 49(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(QBar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 46(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 46(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 47(_arch(_uni))))
		(_sig(_int Data -1 0 47(_arch(_uni))))
		(_sig(_int Q -1 0 47(_arch(_uni))))
		(_sig(_int QBar -1 0 47(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 52(_prcs(_wait_for)(_trgt(0)(1)(2)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000047 55 976           1757607358574 prueba
(_unit VHDL(simple 0 2(prueba 0 5))
	(_version vf5)
	(_time 1757607358575 2025.09.11 13:15:58)
	(_source(\../src/simple.vhd\))
	(_parameters tan)
	(_code 0c085e0a565b0c1b0d0e4f56580b0f0a050a580b0c)
	(_ent
		(_time 1756325127014)
	)
	(_object
		(_type(_int ~STRING~13 0 6(_array -1((_to i 1 i 11)))))
		(_cnst(_int mensaje 0 0 6(_arch(_string \"hola, mundo"\))))
		(_sig(_int canal -1 0 7(_arch(_uni((i 32))))))
		(_var(_int linea -2 0 10(_prcs 0)))
		(_var(_int dummy -3 0 11(_prcs 0)))
		(_prcs
			(p1(_arch 0 0 9(_prcs(_wait_for)(_trgt(0))(_mon))))
		)
		(_subprogram
			(_ext WRITE(1 21))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext std.TEXTIO.LINE(1 LINE)))
		(_type(_ext std.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext std.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext std.TEXTIO.TEXT(1 TEXT)))
		(_var(_ext std.TEXTIO.OUTPUT(1 OUTPUT)))
	)
	(_use(std(standard))(std(TEXTIO)))
	(_model . prueba 1 -1)
)
I 000053 55 1445          1757607358591 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 0 16))
	(_version vf5)
	(_time 1757607358592 2025.09.11 13:15:58)
	(_source(\../src/practica2.vhd\))
	(_parameters tan)
	(_code 1c19491b494b4e0a19120a464b1a181a1a1a1a1a18)
	(_ent
		(_time 1756945109009)
	)
	(_object
		(_port(_int Preset -1 0 3(_ent(_in))))
		(_port(_int Clear -1 0 4(_ent(_in))))
		(_port(_int Clock -1 0 5(_ent(_in))))
		(_port(_int Data -1 0 6(_ent(_in))))
		(_port(_int Q -1 0 7(_ent(_out))))
		(_port(_int QBar -1 0 8(_ent(_out))))
		(_sig(_int A -1 0 17(_arch(_uni))))
		(_sig(_int B -1 0 17(_arch(_uni))))
		(_sig(_int C -1 0 17(_arch(_uni))))
		(_sig(_int D -1 0 17(_arch(_uni))))
		(_sig(_int Qint -1 0 18(_arch(_uni))))
		(_sig(_int QbarInt -1 0 18(_arch(_uni))))
		(_prcs
			(line__20(_arch 0 0 20(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__21(_arch 1 0 21(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__22(_arch 2 0 22(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__23(_arch 3 0 23(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__24(_arch 4 0 24(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__25(_arch 5 0 25(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__27(_arch 6 0 27(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__28(_arch 7 0 28(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000047 55 1206          1757607358597 Driver
(_unit VHDL(test_dff 0 35(driver 0 38))
	(_version vf5)
	(_time 1757607358598 2025.09.11 13:15:58)
	(_source(\../src/practica2.vhd\))
	(_parameters tan)
	(_code 1c18491b4a4a4b0b1b1f5a46491a1a1a1a1b181a19)
	(_ent
		(_time 1757604784042)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 41(_ent (_in))))
				(_port(_int Clear -1 0 41(_ent (_in))))
				(_port(_int Clock -1 0 41(_ent (_in))))
				(_port(_int Data -1 0 41(_ent (_in))))
				(_port(_int Q -1 0 42(_ent (_out))))
				(_port(_int Qbar -1 0 42(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 49(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(QBar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 46(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 46(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 47(_arch(_uni))))
		(_sig(_int Data -1 0 47(_arch(_uni))))
		(_sig(_int Q -1 0 47(_arch(_uni))))
		(_sig(_int QBar -1 0 47(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 52(_prcs(_wait_for)(_trgt(0)(1)(2)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000047 55 976           1757607386510 prueba
(_unit VHDL(simple 0 2(prueba 0 5))
	(_version vf5)
	(_time 1757607386511 2025.09.11 13:16:26)
	(_source(\../src/simple.vhd\))
	(_parameters tan)
	(_code 2e782a2a72792e392f2c6d747a292d2827287a292e)
	(_ent
		(_time 1756325127014)
	)
	(_object
		(_type(_int ~STRING~13 0 6(_array -1((_to i 1 i 11)))))
		(_cnst(_int mensaje 0 0 6(_arch(_string \"hola, mundo"\))))
		(_sig(_int canal -1 0 7(_arch(_uni((i 32))))))
		(_var(_int linea -2 0 10(_prcs 0)))
		(_var(_int dummy -3 0 11(_prcs 0)))
		(_prcs
			(p1(_arch 0 0 9(_prcs(_wait_for)(_trgt(0))(_mon))))
		)
		(_subprogram
			(_ext WRITE(1 21))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext std.TEXTIO.LINE(1 LINE)))
		(_type(_ext std.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext std.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext std.TEXTIO.TEXT(1 TEXT)))
		(_var(_ext std.TEXTIO.OUTPUT(1 OUTPUT)))
	)
	(_use(std(standard))(std(TEXTIO)))
	(_model . prueba 1 -1)
)
I 000053 55 1445          1757607386527 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 0 16))
	(_version vf5)
	(_time 1757607386528 2025.09.11 13:16:26)
	(_source(\../src/practica2.vhd\))
	(_parameters tan)
	(_code 3d6a3e386f6a6f2b38332b676a3b393b3b3b3b3b39)
	(_ent
		(_time 1756945109009)
	)
	(_object
		(_port(_int Preset -1 0 3(_ent(_in))))
		(_port(_int Clear -1 0 4(_ent(_in))))
		(_port(_int Clock -1 0 5(_ent(_in))))
		(_port(_int Data -1 0 6(_ent(_in))))
		(_port(_int Q -1 0 7(_ent(_out))))
		(_port(_int QBar -1 0 8(_ent(_out))))
		(_sig(_int A -1 0 17(_arch(_uni))))
		(_sig(_int B -1 0 17(_arch(_uni))))
		(_sig(_int C -1 0 17(_arch(_uni))))
		(_sig(_int D -1 0 17(_arch(_uni))))
		(_sig(_int Qint -1 0 18(_arch(_uni))))
		(_sig(_int QbarInt -1 0 18(_arch(_uni))))
		(_prcs
			(line__20(_arch 0 0 20(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__21(_arch 1 0 21(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__22(_arch 2 0 22(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__23(_arch 3 0 23(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__24(_arch 4 0 24(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__25(_arch 5 0 25(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__27(_arch 6 0 27(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__28(_arch 7 0 28(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000047 55 1206          1757607386533 Driver
(_unit VHDL(test_dff 0 35(driver 0 38))
	(_version vf5)
	(_time 1757607386534 2025.09.11 13:16:26)
	(_source(\../src/practica2.vhd\))
	(_parameters tan)
	(_code 3d6b3e386c6b6a2a3a3e7b67683b3b3b3b3a393b38)
	(_ent
		(_time 1757604784042)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 41(_ent (_in))))
				(_port(_int Clear -1 0 41(_ent (_in))))
				(_port(_int Clock -1 0 41(_ent (_in))))
				(_port(_int Data -1 0 41(_ent (_in))))
				(_port(_int Q -1 0 42(_ent (_out))))
				(_port(_int Qbar -1 0 42(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 49(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(QBar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 46(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 46(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 47(_arch(_uni))))
		(_sig(_int Data -1 0 47(_arch(_uni))))
		(_sig(_int Q -1 0 47(_arch(_uni))))
		(_sig(_int QBar -1 0 47(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 52(_prcs(_wait_for)(_trgt(0)(1)(2)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000047 55 976           1757607503801 prueba
(_unit VHDL(simple 0 2(prueba 0 5))
	(_version vf5)
	(_time 1757607503802 2025.09.11 13:18:23)
	(_source(\../src/simple.vhd\))
	(_parameters tan)
	(_code 4f4f4d4d10184f584e4d0c151b484c4946491b484f)
	(_ent
		(_time 1756325127014)
	)
	(_object
		(_type(_int ~STRING~13 0 6(_array -1((_to i 1 i 11)))))
		(_cnst(_int mensaje 0 0 6(_arch(_string \"hola, mundo"\))))
		(_sig(_int canal -1 0 7(_arch(_uni((i 32))))))
		(_var(_int linea -2 0 10(_prcs 0)))
		(_var(_int dummy -3 0 11(_prcs 0)))
		(_prcs
			(p1(_arch 0 0 9(_prcs(_wait_for)(_trgt(0))(_mon))))
		)
		(_subprogram
			(_ext WRITE(1 21))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext std.TEXTIO.LINE(1 LINE)))
		(_type(_ext std.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext std.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext std.TEXTIO.TEXT(1 TEXT)))
		(_var(_ext std.TEXTIO.OUTPUT(1 OUTPUT)))
	)
	(_use(std(standard))(std(TEXTIO)))
	(_model . prueba 1 -1)
)
I 000053 55 1445          1757607503819 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 0 16))
	(_version vf5)
	(_time 1757607503820 2025.09.11 13:18:23)
	(_source(\../src/practica2.vhd\))
	(_parameters tan)
	(_code 6e6f6b6e3d393c786b60783439686a68686868686a)
	(_ent
		(_time 1756945109009)
	)
	(_object
		(_port(_int Preset -1 0 3(_ent(_in))))
		(_port(_int Clear -1 0 4(_ent(_in))))
		(_port(_int Clock -1 0 5(_ent(_in))))
		(_port(_int Data -1 0 6(_ent(_in))))
		(_port(_int Q -1 0 7(_ent(_out))))
		(_port(_int QBar -1 0 8(_ent(_out))))
		(_sig(_int A -1 0 17(_arch(_uni))))
		(_sig(_int B -1 0 17(_arch(_uni))))
		(_sig(_int C -1 0 17(_arch(_uni))))
		(_sig(_int D -1 0 17(_arch(_uni))))
		(_sig(_int Qint -1 0 18(_arch(_uni))))
		(_sig(_int QbarInt -1 0 18(_arch(_uni))))
		(_prcs
			(line__20(_arch 0 0 20(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__21(_arch 1 0 21(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__22(_arch 2 0 22(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__23(_arch 3 0 23(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__24(_arch 4 0 24(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__25(_arch 5 0 25(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__27(_arch 6 0 27(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__28(_arch 7 0 28(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000047 55 1206          1757607503825 Driver
(_unit VHDL(test_dff 0 35(driver 0 38))
	(_version vf5)
	(_time 1757607503826 2025.09.11 13:18:23)
	(_source(\../src/practica2.vhd\))
	(_parameters tan)
	(_code 6e6e6b6e3e383979696d28343b68686868696a686b)
	(_ent
		(_time 1757604784042)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 41(_ent (_in))))
				(_port(_int Clear -1 0 41(_ent (_in))))
				(_port(_int Clock -1 0 41(_ent (_in))))
				(_port(_int Data -1 0 41(_ent (_in))))
				(_port(_int Q -1 0 42(_ent (_out))))
				(_port(_int Qbar -1 0 42(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 49(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(QBar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 46(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 46(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 47(_arch(_uni))))
		(_sig(_int Data -1 0 47(_arch(_uni))))
		(_sig(_int Q -1 0 47(_arch(_uni))))
		(_sig(_int QBar -1 0 47(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 52(_prcs(_wait_for)(_trgt(0)(1)(2)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000047 55 976           1757607546872 prueba
(_unit VHDL(simple 0 2(prueba 0 5))
	(_version vf5)
	(_time 1757607546873 2025.09.11 13:19:06)
	(_source(\../src/simple.vhd\))
	(_parameters tan)
	(_code 95939f9a99c295829497d6cfc19296939c93c19295)
	(_ent
		(_time 1756325127014)
	)
	(_object
		(_type(_int ~STRING~13 0 6(_array -1((_to i 1 i 11)))))
		(_cnst(_int mensaje 0 0 6(_arch(_string \"hola, mundo"\))))
		(_sig(_int canal -1 0 7(_arch(_uni((i 32))))))
		(_var(_int linea -2 0 10(_prcs 0)))
		(_var(_int dummy -3 0 11(_prcs 0)))
		(_prcs
			(p1(_arch 0 0 9(_prcs(_wait_for)(_trgt(0))(_mon))))
		)
		(_subprogram
			(_ext WRITE(1 21))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext std.TEXTIO.LINE(1 LINE)))
		(_type(_ext std.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext std.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext std.TEXTIO.TEXT(1 TEXT)))
		(_var(_ext std.TEXTIO.OUTPUT(1 OUTPUT)))
	)
	(_use(std(standard))(std(TEXTIO)))
	(_model . prueba 1 -1)
)
I 000053 55 1445          1757607546888 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 0 16))
	(_version vf5)
	(_time 1757607546889 2025.09.11 13:19:06)
	(_source(\../src/practica2.vhd\))
	(_parameters tan)
	(_code a5a2a8f2a6f2f7b3a0abb3fff2a3a1a3a3a3a3a3a1)
	(_ent
		(_time 1756945109009)
	)
	(_object
		(_port(_int Preset -1 0 3(_ent(_in))))
		(_port(_int Clear -1 0 4(_ent(_in))))
		(_port(_int Clock -1 0 5(_ent(_in))))
		(_port(_int Data -1 0 6(_ent(_in))))
		(_port(_int Q -1 0 7(_ent(_out))))
		(_port(_int QBar -1 0 8(_ent(_out))))
		(_sig(_int A -1 0 17(_arch(_uni))))
		(_sig(_int B -1 0 17(_arch(_uni))))
		(_sig(_int C -1 0 17(_arch(_uni))))
		(_sig(_int D -1 0 17(_arch(_uni))))
		(_sig(_int Qint -1 0 18(_arch(_uni))))
		(_sig(_int QbarInt -1 0 18(_arch(_uni))))
		(_prcs
			(line__20(_arch 0 0 20(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__21(_arch 1 0 21(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__22(_arch 2 0 22(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__23(_arch 3 0 23(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__24(_arch 4 0 24(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__25(_arch 5 0 25(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__27(_arch 6 0 27(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__28(_arch 7 0 28(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000047 55 1206          1757607546894 Driver
(_unit VHDL(test_dff 0 35(driver 0 38))
	(_version vf5)
	(_time 1757607546895 2025.09.11 13:19:06)
	(_source(\../src/practica2.vhd\))
	(_parameters tan)
	(_code a5a3a8f2a5f3f2b2a2a6e3fff0a3a3a3a3a2a1a3a0)
	(_ent
		(_time 1757604784042)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 41(_ent (_in))))
				(_port(_int Clear -1 0 41(_ent (_in))))
				(_port(_int Clock -1 0 41(_ent (_in))))
				(_port(_int Data -1 0 41(_ent (_in))))
				(_port(_int Q -1 0 42(_ent (_out))))
				(_port(_int Qbar -1 0 42(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 49(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(QBar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 46(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 46(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 47(_arch(_uni))))
		(_sig(_int Data -1 0 47(_arch(_uni))))
		(_sig(_int Q -1 0 47(_arch(_uni))))
		(_sig(_int QBar -1 0 47(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 52(_prcs(_wait_for)(_trgt(0)(1)(2)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000047 55 976           1757607565850 prueba
(_unit VHDL(simple 0 2(prueba 0 5))
	(_version vf5)
	(_time 1757607565851 2025.09.11 13:19:25)
	(_source(\../src/simple.vhd\))
	(_parameters tan)
	(_code bdbcbde9e0eabdaabcbffee7e9babebbb4bbe9babd)
	(_ent
		(_time 1756325127014)
	)
	(_object
		(_type(_int ~STRING~13 0 6(_array -1((_to i 1 i 11)))))
		(_cnst(_int mensaje 0 0 6(_arch(_string \"hola, mundo"\))))
		(_sig(_int canal -1 0 7(_arch(_uni((i 32))))))
		(_var(_int linea -2 0 10(_prcs 0)))
		(_var(_int dummy -3 0 11(_prcs 0)))
		(_prcs
			(p1(_arch 0 0 9(_prcs(_wait_for)(_trgt(0))(_mon))))
		)
		(_subprogram
			(_ext WRITE(1 21))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext std.TEXTIO.LINE(1 LINE)))
		(_type(_ext std.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext std.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext std.TEXTIO.TEXT(1 TEXT)))
		(_var(_ext std.TEXTIO.OUTPUT(1 OUTPUT)))
	)
	(_use(std(standard))(std(TEXTIO)))
	(_model . prueba 1 -1)
)
I 000053 55 1445          1757607565867 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 0 16))
	(_version vf5)
	(_time 1757607565868 2025.09.11 13:19:25)
	(_source(\../src/practica2.vhd\))
	(_parameters tan)
	(_code cdcdca989f9a9fdbc8c3db979acbc9cbcbcbcbcbc9)
	(_ent
		(_time 1756945109009)
	)
	(_object
		(_port(_int Preset -1 0 3(_ent(_in))))
		(_port(_int Clear -1 0 4(_ent(_in))))
		(_port(_int Clock -1 0 5(_ent(_in))))
		(_port(_int Data -1 0 6(_ent(_in))))
		(_port(_int Q -1 0 7(_ent(_out))))
		(_port(_int QBar -1 0 8(_ent(_out))))
		(_sig(_int A -1 0 17(_arch(_uni))))
		(_sig(_int B -1 0 17(_arch(_uni))))
		(_sig(_int C -1 0 17(_arch(_uni))))
		(_sig(_int D -1 0 17(_arch(_uni))))
		(_sig(_int Qint -1 0 18(_arch(_uni))))
		(_sig(_int QbarInt -1 0 18(_arch(_uni))))
		(_prcs
			(line__20(_arch 0 0 20(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__21(_arch 1 0 21(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__22(_arch 2 0 22(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__23(_arch 3 0 23(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__24(_arch 4 0 24(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__25(_arch 5 0 25(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__27(_arch 6 0 27(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__28(_arch 7 0 28(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000047 55 1206          1757607565873 Driver
(_unit VHDL(test_dff 0 35(driver 0 38))
	(_version vf5)
	(_time 1757607565874 2025.09.11 13:19:25)
	(_source(\../src/practica2.vhd\))
	(_parameters tan)
	(_code cdccca989c9b9adacace8b9798cbcbcbcbcac9cbc8)
	(_ent
		(_time 1757604784042)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 41(_ent (_in))))
				(_port(_int Clear -1 0 41(_ent (_in))))
				(_port(_int Clock -1 0 41(_ent (_in))))
				(_port(_int Data -1 0 41(_ent (_in))))
				(_port(_int Q -1 0 42(_ent (_out))))
				(_port(_int Qbar -1 0 42(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 49(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(QBar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 46(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 46(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 47(_arch(_uni))))
		(_sig(_int Data -1 0 47(_arch(_uni))))
		(_sig(_int Q -1 0 47(_arch(_uni))))
		(_sig(_int QBar -1 0 47(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 52(_prcs(_wait_for)(_trgt(0)(1)(2)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000047 55 976           1757607598432 prueba
(_unit VHDL(simple 0 2(prueba 0 5))
	(_version vf5)
	(_time 1757607598433 2025.09.11 13:19:58)
	(_source(\../src/simple.vhd\))
	(_parameters tan)
	(_code 00520006095700170102435a540703060906540700)
	(_ent
		(_time 1756325127014)
	)
	(_object
		(_type(_int ~STRING~13 0 6(_array -1((_to i 1 i 11)))))
		(_cnst(_int mensaje 0 0 6(_arch(_string \"hola, mundo"\))))
		(_sig(_int canal -1 0 7(_arch(_uni((i 32))))))
		(_var(_int linea -2 0 10(_prcs 0)))
		(_var(_int dummy -3 0 11(_prcs 0)))
		(_prcs
			(p1(_arch 0 0 9(_prcs(_wait_for)(_trgt(0))(_mon))))
		)
		(_subprogram
			(_ext WRITE(1 21))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext std.TEXTIO.LINE(1 LINE)))
		(_type(_ext std.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext std.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext std.TEXTIO.TEXT(1 TEXT)))
		(_var(_ext std.TEXTIO.OUTPUT(1 OUTPUT)))
	)
	(_use(std(standard))(std(TEXTIO)))
	(_model . prueba 1 -1)
)
I 000053 55 1445          1757607598448 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 0 16))
	(_version vf5)
	(_time 1757607598449 2025.09.11 13:19:58)
	(_source(\../src/practica2.vhd\))
	(_parameters tan)
	(_code 0f5c08095f585d190a01195558090b09090909090b)
	(_ent
		(_time 1756945109009)
	)
	(_object
		(_port(_int Preset -1 0 3(_ent(_in))))
		(_port(_int Clear -1 0 4(_ent(_in))))
		(_port(_int Clock -1 0 5(_ent(_in))))
		(_port(_int Data -1 0 6(_ent(_in))))
		(_port(_int Q -1 0 7(_ent(_out))))
		(_port(_int QBar -1 0 8(_ent(_out))))
		(_sig(_int A -1 0 17(_arch(_uni))))
		(_sig(_int B -1 0 17(_arch(_uni))))
		(_sig(_int C -1 0 17(_arch(_uni))))
		(_sig(_int D -1 0 17(_arch(_uni))))
		(_sig(_int Qint -1 0 18(_arch(_uni))))
		(_sig(_int QbarInt -1 0 18(_arch(_uni))))
		(_prcs
			(line__20(_arch 0 0 20(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__21(_arch 1 0 21(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__22(_arch 2 0 22(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__23(_arch 3 0 23(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__24(_arch 4 0 24(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__25(_arch 5 0 25(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__27(_arch 6 0 27(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__28(_arch 7 0 28(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000047 55 1206          1757607598454 Driver
(_unit VHDL(test_dff 0 35(driver 0 38))
	(_version vf5)
	(_time 1757607598455 2025.09.11 13:19:58)
	(_source(\../src/practica2.vhd\))
	(_parameters tan)
	(_code 0f5d08095c595818080c49555a09090909080b090a)
	(_ent
		(_time 1757604784042)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 41(_ent (_in))))
				(_port(_int Clear -1 0 41(_ent (_in))))
				(_port(_int Clock -1 0 41(_ent (_in))))
				(_port(_int Data -1 0 41(_ent (_in))))
				(_port(_int Q -1 0 42(_ent (_out))))
				(_port(_int Qbar -1 0 42(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 49(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(QBar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 46(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 46(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 47(_arch(_uni))))
		(_sig(_int Data -1 0 47(_arch(_uni))))
		(_sig(_int Q -1 0 47(_arch(_uni))))
		(_sig(_int QBar -1 0 47(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 52(_prcs(_wait_for)(_trgt(0)(1)(2)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000047 55 976           1757607870974 prueba
(_unit VHDL(simple 0 2(prueba 0 5))
	(_version vf5)
	(_time 1757607870975 2025.09.11 13:24:30)
	(_source(\../src/simple.vhd\))
	(_parameters tan)
	(_code 9394c29c99c493849291d0c9c79490959a95c79493)
	(_ent
		(_time 1756325127014)
	)
	(_object
		(_type(_int ~STRING~13 0 6(_array -1((_to i 1 i 11)))))
		(_cnst(_int mensaje 0 0 6(_arch(_string \"hola, mundo"\))))
		(_sig(_int canal -1 0 7(_arch(_uni((i 32))))))
		(_var(_int linea -2 0 10(_prcs 0)))
		(_var(_int dummy -3 0 11(_prcs 0)))
		(_prcs
			(p1(_arch 0 0 9(_prcs(_wait_for)(_trgt(0))(_mon))))
		)
		(_subprogram
			(_ext WRITE(1 21))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext std.TEXTIO.LINE(1 LINE)))
		(_type(_ext std.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext std.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext std.TEXTIO.TEXT(1 TEXT)))
		(_var(_ext std.TEXTIO.OUTPUT(1 OUTPUT)))
	)
	(_use(std(standard))(std(TEXTIO)))
	(_model . prueba 1 -1)
)
I 000053 55 1445          1757607870991 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 0 16))
	(_version vf5)
	(_time 1757607870992 2025.09.11 13:24:30)
	(_source(\../src/practica2.vhd\))
	(_parameters tan)
	(_code b2b4e4e6b6e5e0a4b7bca4e8e5b4b6b4b4b4b4b4b6)
	(_ent
		(_time 1756945109009)
	)
	(_object
		(_port(_int Preset -1 0 3(_ent(_in))))
		(_port(_int Clear -1 0 4(_ent(_in))))
		(_port(_int Clock -1 0 5(_ent(_in))))
		(_port(_int Data -1 0 6(_ent(_in))))
		(_port(_int Q -1 0 7(_ent(_out))))
		(_port(_int QBar -1 0 8(_ent(_out))))
		(_sig(_int A -1 0 17(_arch(_uni))))
		(_sig(_int B -1 0 17(_arch(_uni))))
		(_sig(_int C -1 0 17(_arch(_uni))))
		(_sig(_int D -1 0 17(_arch(_uni))))
		(_sig(_int Qint -1 0 18(_arch(_uni))))
		(_sig(_int QbarInt -1 0 18(_arch(_uni))))
		(_prcs
			(line__20(_arch 0 0 20(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__21(_arch 1 0 21(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__22(_arch 2 0 22(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__23(_arch 3 0 23(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__24(_arch 4 0 24(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__25(_arch 5 0 25(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__27(_arch 6 0 27(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__28(_arch 7 0 28(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000047 55 1206          1757607870997 Driver
(_unit VHDL(test_dff 0 35(driver 0 38))
	(_version vf5)
	(_time 1757607870998 2025.09.11 13:24:30)
	(_source(\../src/practica2.vhd\))
	(_parameters tan)
	(_code b2b5e4e6b5e4e5a5b5b1f4e8e7b4b4b4b4b5b6b4b7)
	(_ent
		(_time 1757604784042)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 41(_ent (_in))))
				(_port(_int Clear -1 0 41(_ent (_in))))
				(_port(_int Clock -1 0 41(_ent (_in))))
				(_port(_int Data -1 0 41(_ent (_in))))
				(_port(_int Q -1 0 42(_ent (_out))))
				(_port(_int Qbar -1 0 42(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 49(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(QBar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 46(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 46(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 47(_arch(_uni))))
		(_sig(_int Data -1 0 47(_arch(_uni))))
		(_sig(_int Q -1 0 47(_arch(_uni))))
		(_sig(_int QBar -1 0 47(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 52(_prcs(_wait_for)(_trgt(0)(1)(2)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000047 55 976           1757608016954 prueba
(_unit VHDL(simple 0 2(prueba 0 5))
	(_version vf5)
	(_time 1757608016955 2025.09.11 13:26:56)
	(_source(\../src/simple.vhd\))
	(_parameters tan)
	(_code d3d0d581d984d3c4d2d1908987d4d0d5dad587d4d3)
	(_ent
		(_time 1756325127014)
	)
	(_object
		(_type(_int ~STRING~13 0 6(_array -1((_to i 1 i 11)))))
		(_cnst(_int mensaje 0 0 6(_arch(_string \"hola, mundo"\))))
		(_sig(_int canal -1 0 7(_arch(_uni((i 32))))))
		(_var(_int linea -2 0 10(_prcs 0)))
		(_var(_int dummy -3 0 11(_prcs 0)))
		(_prcs
			(p1(_arch 0 0 9(_prcs(_wait_for)(_trgt(0))(_mon))))
		)
		(_subprogram
			(_ext WRITE(1 21))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext std.TEXTIO.LINE(1 LINE)))
		(_type(_ext std.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext std.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext std.TEXTIO.TEXT(1 TEXT)))
		(_var(_ext std.TEXTIO.OUTPUT(1 OUTPUT)))
	)
	(_use(std(standard))(std(TEXTIO)))
	(_model . prueba 1 -1)
)
I 000053 55 1445          1757608016970 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 0 16))
	(_version vf5)
	(_time 1757608016971 2025.09.11 13:26:56)
	(_source(\../src/practica2.vhd\))
	(_parameters tan)
	(_code e3e1e2b0e6b4b1f5e6edf5b9b4e5e7e5e5e5e5e5e7)
	(_ent
		(_time 1756945109009)
	)
	(_object
		(_port(_int Preset -1 0 3(_ent(_in))))
		(_port(_int Clear -1 0 4(_ent(_in))))
		(_port(_int Clock -1 0 5(_ent(_in))))
		(_port(_int Data -1 0 6(_ent(_in))))
		(_port(_int Q -1 0 7(_ent(_out))))
		(_port(_int QBar -1 0 8(_ent(_out))))
		(_sig(_int A -1 0 17(_arch(_uni))))
		(_sig(_int B -1 0 17(_arch(_uni))))
		(_sig(_int C -1 0 17(_arch(_uni))))
		(_sig(_int D -1 0 17(_arch(_uni))))
		(_sig(_int Qint -1 0 18(_arch(_uni))))
		(_sig(_int QbarInt -1 0 18(_arch(_uni))))
		(_prcs
			(line__20(_arch 0 0 20(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__21(_arch 1 0 21(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__22(_arch 2 0 22(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__23(_arch 3 0 23(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__24(_arch 4 0 24(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__25(_arch 5 0 25(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__27(_arch 6 0 27(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__28(_arch 7 0 28(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000047 55 1206          1757608016976 Driver
(_unit VHDL(test_dff 0 35(driver 0 38))
	(_version vf5)
	(_time 1757608016977 2025.09.11 13:26:56)
	(_source(\../src/practica2.vhd\))
	(_parameters tan)
	(_code e3e0e2b0e5b5b4f4e4e0a5b9b6e5e5e5e5e4e7e5e6)
	(_ent
		(_time 1757604784042)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 41(_ent (_in))))
				(_port(_int Clear -1 0 41(_ent (_in))))
				(_port(_int Clock -1 0 41(_ent (_in))))
				(_port(_int Data -1 0 41(_ent (_in))))
				(_port(_int Q -1 0 42(_ent (_out))))
				(_port(_int Qbar -1 0 42(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 49(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(QBar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 46(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 46(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 47(_arch(_uni))))
		(_sig(_int Data -1 0 47(_arch(_uni))))
		(_sig(_int Q -1 0 47(_arch(_uni))))
		(_sig(_int QBar -1 0 47(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 52(_prcs(_wait_for)(_trgt(0)(1)(2)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000047 55 976           1757608074481 prueba
(_unit VHDL(simple 0 2(prueba 0 5))
	(_version vf5)
	(_time 1757608074482 2025.09.11 13:27:54)
	(_source(\../src/simple.vhd\))
	(_parameters tan)
	(_code 8e8b8b80d2d98e998f8ccdd4da898d888788da898e)
	(_ent
		(_time 1756325127014)
	)
	(_object
		(_type(_int ~STRING~13 0 6(_array -1((_to i 1 i 11)))))
		(_cnst(_int mensaje 0 0 6(_arch(_string \"hola, mundo"\))))
		(_sig(_int canal -1 0 7(_arch(_uni((i 32))))))
		(_var(_int linea -2 0 10(_prcs 0)))
		(_var(_int dummy -3 0 11(_prcs 0)))
		(_prcs
			(p1(_arch 0 0 9(_prcs(_wait_for)(_trgt(0))(_mon))))
		)
		(_subprogram
			(_ext WRITE(1 21))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext std.TEXTIO.LINE(1 LINE)))
		(_type(_ext std.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext std.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext std.TEXTIO.TEXT(1 TEXT)))
		(_var(_ext std.TEXTIO.OUTPUT(1 OUTPUT)))
	)
	(_use(std(standard))(std(TEXTIO)))
	(_model . prueba 1 -1)
)
I 000053 55 1445          1757608074497 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 0 16))
	(_version vf5)
	(_time 1757608074498 2025.09.11 13:27:54)
	(_source(\../src/practica2.vhd\))
	(_parameters tan)
	(_code 9e9a9c91cdc9cc889b9088c4c9989a98989898989a)
	(_ent
		(_time 1756945109009)
	)
	(_object
		(_port(_int Preset -1 0 3(_ent(_in))))
		(_port(_int Clear -1 0 4(_ent(_in))))
		(_port(_int Clock -1 0 5(_ent(_in))))
		(_port(_int Data -1 0 6(_ent(_in))))
		(_port(_int Q -1 0 7(_ent(_out))))
		(_port(_int QBar -1 0 8(_ent(_out))))
		(_sig(_int A -1 0 17(_arch(_uni))))
		(_sig(_int B -1 0 17(_arch(_uni))))
		(_sig(_int C -1 0 17(_arch(_uni))))
		(_sig(_int D -1 0 17(_arch(_uni))))
		(_sig(_int Qint -1 0 18(_arch(_uni))))
		(_sig(_int QbarInt -1 0 18(_arch(_uni))))
		(_prcs
			(line__20(_arch 0 0 20(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__21(_arch 1 0 21(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__22(_arch 2 0 22(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__23(_arch 3 0 23(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__24(_arch 4 0 24(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__25(_arch 5 0 25(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__27(_arch 6 0 27(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__28(_arch 7 0 28(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000047 55 1206          1757608074503 Driver
(_unit VHDL(test_dff 0 35(driver 0 38))
	(_version vf5)
	(_time 1757608074504 2025.09.11 13:27:54)
	(_source(\../src/practica2.vhd\))
	(_parameters tan)
	(_code 9e9b9c91cec8c989999dd8c4cb98989898999a989b)
	(_ent
		(_time 1757604784042)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 41(_ent (_in))))
				(_port(_int Clear -1 0 41(_ent (_in))))
				(_port(_int Clock -1 0 41(_ent (_in))))
				(_port(_int Data -1 0 41(_ent (_in))))
				(_port(_int Q -1 0 42(_ent (_out))))
				(_port(_int Qbar -1 0 42(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 49(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(QBar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 46(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 46(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 47(_arch(_uni))))
		(_sig(_int Data -1 0 47(_arch(_uni))))
		(_sig(_int Q -1 0 47(_arch(_uni))))
		(_sig(_int QBar -1 0 47(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 52(_prcs(_wait_for)(_trgt(0)(1)(2)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000047 55 976           1757608091757 prueba
(_unit VHDL(simple 0 2(prueba 0 5))
	(_version vf5)
	(_time 1757608091758 2025.09.11 13:28:11)
	(_source(\../src/simple.vhd\))
	(_parameters tan)
	(_code 10114217194710071112534a441713161916441710)
	(_ent
		(_time 1756325127014)
	)
	(_object
		(_type(_int ~STRING~13 0 6(_array -1((_to i 1 i 11)))))
		(_cnst(_int mensaje 0 0 6(_arch(_string \"hola, mundo"\))))
		(_sig(_int canal -1 0 7(_arch(_uni((i 32))))))
		(_var(_int linea -2 0 10(_prcs 0)))
		(_var(_int dummy -3 0 11(_prcs 0)))
		(_prcs
			(p1(_arch 0 0 9(_prcs(_wait_for)(_trgt(0))(_mon))))
		)
		(_subprogram
			(_ext WRITE(1 21))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext std.TEXTIO.LINE(1 LINE)))
		(_type(_ext std.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext std.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext std.TEXTIO.TEXT(1 TEXT)))
		(_var(_ext std.TEXTIO.OUTPUT(1 OUTPUT)))
	)
	(_use(std(standard))(std(TEXTIO)))
	(_model . prueba 1 -1)
)
I 000053 55 1445          1757608091775 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 0 16))
	(_version vf5)
	(_time 1757608091776 2025.09.11 13:28:11)
	(_source(\../src/practica2.vhd\))
	(_parameters tan)
	(_code 1f1f4a184f484d091a11094548191b19191919191b)
	(_ent
		(_time 1756945109009)
	)
	(_object
		(_port(_int Preset -1 0 3(_ent(_in))))
		(_port(_int Clear -1 0 4(_ent(_in))))
		(_port(_int Clock -1 0 5(_ent(_in))))
		(_port(_int Data -1 0 6(_ent(_in))))
		(_port(_int Q -1 0 7(_ent(_out))))
		(_port(_int QBar -1 0 8(_ent(_out))))
		(_sig(_int A -1 0 17(_arch(_uni))))
		(_sig(_int B -1 0 17(_arch(_uni))))
		(_sig(_int C -1 0 17(_arch(_uni))))
		(_sig(_int D -1 0 17(_arch(_uni))))
		(_sig(_int Qint -1 0 18(_arch(_uni))))
		(_sig(_int QbarInt -1 0 18(_arch(_uni))))
		(_prcs
			(line__20(_arch 0 0 20(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__21(_arch 1 0 21(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__22(_arch 2 0 22(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__23(_arch 3 0 23(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__24(_arch 4 0 24(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__25(_arch 5 0 25(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__27(_arch 6 0 27(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__28(_arch 7 0 28(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000047 55 1206          1757608091781 Driver
(_unit VHDL(test_dff 0 35(driver 0 38))
	(_version vf5)
	(_time 1757608091782 2025.09.11 13:28:11)
	(_source(\../src/practica2.vhd\))
	(_parameters tan)
	(_code 1f1e4a184c494808181c59454a19191919181b191a)
	(_ent
		(_time 1757604784042)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 41(_ent (_in))))
				(_port(_int Clear -1 0 41(_ent (_in))))
				(_port(_int Clock -1 0 41(_ent (_in))))
				(_port(_int Data -1 0 41(_ent (_in))))
				(_port(_int Q -1 0 42(_ent (_out))))
				(_port(_int Qbar -1 0 42(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 49(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(QBar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 46(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 46(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 47(_arch(_uni))))
		(_sig(_int Data -1 0 47(_arch(_uni))))
		(_sig(_int Q -1 0 47(_arch(_uni))))
		(_sig(_int QBar -1 0 47(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 52(_prcs(_wait_for)(_trgt(0)(1)(2)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000047 55 976           1757608323197 prueba
(_unit VHDL(simple 0 2(prueba 0 5))
	(_version vf5)
	(_time 1757608323198 2025.09.11 13:32:03)
	(_source(\../src/simple.vhd\))
	(_parameters tan)
	(_code 1d4c1c1a404a1d0a1c1f5e47491a1e1b141b491a1d)
	(_ent
		(_time 1756325127014)
	)
	(_object
		(_type(_int ~STRING~13 0 6(_array -1((_to i 1 i 11)))))
		(_cnst(_int mensaje 0 0 6(_arch(_string \"hola, mundo"\))))
		(_sig(_int canal -1 0 7(_arch(_uni((i 32))))))
		(_var(_int linea -2 0 10(_prcs 0)))
		(_var(_int dummy -3 0 11(_prcs 0)))
		(_prcs
			(p1(_arch 0 0 9(_prcs(_wait_for)(_trgt(0))(_mon))))
		)
		(_subprogram
			(_ext WRITE(1 21))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext std.TEXTIO.LINE(1 LINE)))
		(_type(_ext std.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext std.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext std.TEXTIO.TEXT(1 TEXT)))
		(_var(_ext std.TEXTIO.OUTPUT(1 OUTPUT)))
	)
	(_use(std(standard))(std(TEXTIO)))
	(_model . prueba 1 -1)
)
I 000053 55 1445          1757608323215 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 0 16))
	(_version vf5)
	(_time 1757608323216 2025.09.11 13:32:03)
	(_source(\../src/practica2.vhd\))
	(_parameters tan)
	(_code 2d7d2b297f7a7f3b28233b777a2b292b2b2b2b2b29)
	(_ent
		(_time 1756945109009)
	)
	(_object
		(_port(_int Preset -1 0 3(_ent(_in))))
		(_port(_int Clear -1 0 4(_ent(_in))))
		(_port(_int Clock -1 0 5(_ent(_in))))
		(_port(_int Data -1 0 6(_ent(_in))))
		(_port(_int Q -1 0 7(_ent(_out))))
		(_port(_int QBar -1 0 8(_ent(_out))))
		(_sig(_int A -1 0 17(_arch(_uni))))
		(_sig(_int B -1 0 17(_arch(_uni))))
		(_sig(_int C -1 0 17(_arch(_uni))))
		(_sig(_int D -1 0 17(_arch(_uni))))
		(_sig(_int Qint -1 0 18(_arch(_uni))))
		(_sig(_int QbarInt -1 0 18(_arch(_uni))))
		(_prcs
			(line__20(_arch 0 0 20(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__21(_arch 1 0 21(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__22(_arch 2 0 22(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__23(_arch 3 0 23(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__24(_arch 4 0 24(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__25(_arch 5 0 25(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__27(_arch 6 0 27(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__28(_arch 7 0 28(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000047 55 1206          1757608323221 Driver
(_unit VHDL(test_dff 0 35(driver 0 38))
	(_version vf5)
	(_time 1757608323222 2025.09.11 13:32:03)
	(_source(\../src/practica2.vhd\))
	(_parameters tan)
	(_code 2d7c2b297c7b7a3a2a2e6b77782b2b2b2b2a292b28)
	(_ent
		(_time 1757604784042)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 41(_ent (_in))))
				(_port(_int Clear -1 0 41(_ent (_in))))
				(_port(_int Clock -1 0 41(_ent (_in))))
				(_port(_int Data -1 0 41(_ent (_in))))
				(_port(_int Q -1 0 42(_ent (_out))))
				(_port(_int Qbar -1 0 42(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 49(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(QBar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 46(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 46(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 47(_arch(_uni))))
		(_sig(_int Data -1 0 47(_arch(_uni))))
		(_sig(_int Q -1 0 47(_arch(_uni))))
		(_sig(_int QBar -1 0 47(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 52(_prcs(_wait_for)(_trgt(0)(1)(2)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000047 55 976           1757608346168 prueba
(_unit VHDL(simple 0 2(prueba 0 5))
	(_version vf5)
	(_time 1757608346169 2025.09.11 13:32:26)
	(_source(\../src/simple.vhd\))
	(_parameters tan)
	(_code d6d58784d981d6c1d7d4958c82d1d5d0dfd082d1d6)
	(_ent
		(_time 1756325127014)
	)
	(_object
		(_type(_int ~STRING~13 0 6(_array -1((_to i 1 i 11)))))
		(_cnst(_int mensaje 0 0 6(_arch(_string \"hola, mundo"\))))
		(_sig(_int canal -1 0 7(_arch(_uni((i 32))))))
		(_var(_int linea -2 0 10(_prcs 0)))
		(_var(_int dummy -3 0 11(_prcs 0)))
		(_prcs
			(p1(_arch 0 0 9(_prcs(_wait_for)(_trgt(0))(_mon))))
		)
		(_subprogram
			(_ext WRITE(1 21))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext std.TEXTIO.LINE(1 LINE)))
		(_type(_ext std.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext std.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext std.TEXTIO.TEXT(1 TEXT)))
		(_var(_ext std.TEXTIO.OUTPUT(1 OUTPUT)))
	)
	(_use(std(standard))(std(TEXTIO)))
	(_model . prueba 1 -1)
)
I 000053 55 1445          1757608346185 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 0 16))
	(_version vf5)
	(_time 1757608346186 2025.09.11 13:32:26)
	(_source(\../src/practica2.vhd\))
	(_parameters tan)
	(_code e6e4b0b5e6b1b4f0e3e8f0bcb1e0e2e0e0e0e0e0e2)
	(_ent
		(_time 1756945109009)
	)
	(_object
		(_port(_int Preset -1 0 3(_ent(_in))))
		(_port(_int Clear -1 0 4(_ent(_in))))
		(_port(_int Clock -1 0 5(_ent(_in))))
		(_port(_int Data -1 0 6(_ent(_in))))
		(_port(_int Q -1 0 7(_ent(_out))))
		(_port(_int QBar -1 0 8(_ent(_out))))
		(_sig(_int A -1 0 17(_arch(_uni))))
		(_sig(_int B -1 0 17(_arch(_uni))))
		(_sig(_int C -1 0 17(_arch(_uni))))
		(_sig(_int D -1 0 17(_arch(_uni))))
		(_sig(_int Qint -1 0 18(_arch(_uni))))
		(_sig(_int QbarInt -1 0 18(_arch(_uni))))
		(_prcs
			(line__20(_arch 0 0 20(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__21(_arch 1 0 21(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__22(_arch 2 0 22(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__23(_arch 3 0 23(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__24(_arch 4 0 24(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__25(_arch 5 0 25(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__27(_arch 6 0 27(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__28(_arch 7 0 28(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000047 55 1206          1757608346191 Driver
(_unit VHDL(test_dff 0 35(driver 0 38))
	(_version vf5)
	(_time 1757608346192 2025.09.11 13:32:26)
	(_source(\../src/practica2.vhd\))
	(_parameters tan)
	(_code e6e5b0b5e5b0b1f1e1e5a0bcb3e0e0e0e0e1e2e0e3)
	(_ent
		(_time 1757604784042)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 41(_ent (_in))))
				(_port(_int Clear -1 0 41(_ent (_in))))
				(_port(_int Clock -1 0 41(_ent (_in))))
				(_port(_int Data -1 0 41(_ent (_in))))
				(_port(_int Q -1 0 42(_ent (_out))))
				(_port(_int Qbar -1 0 42(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 49(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(QBar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 46(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 46(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 47(_arch(_uni))))
		(_sig(_int Data -1 0 47(_arch(_uni))))
		(_sig(_int Q -1 0 47(_arch(_uni))))
		(_sig(_int QBar -1 0 47(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 52(_prcs(_wait_for)(_trgt(0)(1)(2)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000047 55 976           1757608406787 prueba
(_unit VHDL(simple 0 2(prueba 0 5))
	(_version vf5)
	(_time 1757608406788 2025.09.11 13:33:26)
	(_source(\../src/simple.vhd\))
	(_parameters tan)
	(_code a7a3acf0a9f0a7b0a6a5e4fdf3a0a4a1aea1f3a0a7)
	(_ent
		(_time 1756325127014)
	)
	(_object
		(_type(_int ~STRING~13 0 6(_array -1((_to i 1 i 11)))))
		(_cnst(_int mensaje 0 0 6(_arch(_string \"hola, mundo"\))))
		(_sig(_int canal -1 0 7(_arch(_uni((i 32))))))
		(_var(_int linea -2 0 10(_prcs 0)))
		(_var(_int dummy -3 0 11(_prcs 0)))
		(_prcs
			(p1(_arch 0 0 9(_prcs(_wait_for)(_trgt(0))(_mon))))
		)
		(_subprogram
			(_ext WRITE(1 21))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext std.TEXTIO.LINE(1 LINE)))
		(_type(_ext std.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext std.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext std.TEXTIO.TEXT(1 TEXT)))
		(_var(_ext std.TEXTIO.OUTPUT(1 OUTPUT)))
	)
	(_use(std(standard))(std(TEXTIO)))
	(_model . prueba 1 -1)
)
I 000053 55 1445          1757608406803 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 0 16))
	(_version vf5)
	(_time 1757608406804 2025.09.11 13:33:26)
	(_source(\../src/practica2.vhd\))
	(_parameters tan)
	(_code b7b2bbe3b6e0e5a1b2b9a1ede0b1b3b1b1b1b1b1b3)
	(_ent
		(_time 1756945109009)
	)
	(_object
		(_port(_int Preset -1 0 3(_ent(_in))))
		(_port(_int Clear -1 0 4(_ent(_in))))
		(_port(_int Clock -1 0 5(_ent(_in))))
		(_port(_int Data -1 0 6(_ent(_in))))
		(_port(_int Q -1 0 7(_ent(_out))))
		(_port(_int QBar -1 0 8(_ent(_out))))
		(_sig(_int A -1 0 17(_arch(_uni))))
		(_sig(_int B -1 0 17(_arch(_uni))))
		(_sig(_int C -1 0 17(_arch(_uni))))
		(_sig(_int D -1 0 17(_arch(_uni))))
		(_sig(_int Qint -1 0 18(_arch(_uni))))
		(_sig(_int QbarInt -1 0 18(_arch(_uni))))
		(_prcs
			(line__20(_arch 0 0 20(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__21(_arch 1 0 21(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__22(_arch 2 0 22(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__23(_arch 3 0 23(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__24(_arch 4 0 24(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__25(_arch 5 0 25(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__27(_arch 6 0 27(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__28(_arch 7 0 28(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000047 55 1206          1757608406809 Driver
(_unit VHDL(test_dff 0 35(driver 0 38))
	(_version vf5)
	(_time 1757608406810 2025.09.11 13:33:26)
	(_source(\../src/practica2.vhd\))
	(_parameters tan)
	(_code b7b3bbe3b5e1e0a0b0b4f1ede2b1b1b1b1b0b3b1b2)
	(_ent
		(_time 1757604784042)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 41(_ent (_in))))
				(_port(_int Clear -1 0 41(_ent (_in))))
				(_port(_int Clock -1 0 41(_ent (_in))))
				(_port(_int Data -1 0 41(_ent (_in))))
				(_port(_int Q -1 0 42(_ent (_out))))
				(_port(_int Qbar -1 0 42(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 49(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(QBar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 46(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 46(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 47(_arch(_uni))))
		(_sig(_int Data -1 0 47(_arch(_uni))))
		(_sig(_int Q -1 0 47(_arch(_uni))))
		(_sig(_int QBar -1 0 47(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 52(_prcs(_wait_for)(_trgt(0)(1)(2)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000047 55 976           1757608428787 prueba
(_unit VHDL(simple 0 2(prueba 0 5))
	(_version vf5)
	(_time 1757608428788 2025.09.11 13:33:48)
	(_source(\../src/simple.vhd\))
	(_parameters tan)
	(_code 9798c19899c097809695d4cdc39094919e91c39097)
	(_ent
		(_time 1756325127014)
	)
	(_object
		(_type(_int ~STRING~13 0 6(_array -1((_to i 1 i 11)))))
		(_cnst(_int mensaje 0 0 6(_arch(_string \"hola, mundo"\))))
		(_sig(_int canal -1 0 7(_arch(_uni((i 32))))))
		(_var(_int linea -2 0 10(_prcs 0)))
		(_var(_int dummy -3 0 11(_prcs 0)))
		(_prcs
			(p1(_arch 0 0 9(_prcs(_wait_for)(_trgt(0))(_mon))))
		)
		(_subprogram
			(_ext WRITE(1 21))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext std.TEXTIO.LINE(1 LINE)))
		(_type(_ext std.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext std.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext std.TEXTIO.TEXT(1 TEXT)))
		(_var(_ext std.TEXTIO.OUTPUT(1 OUTPUT)))
	)
	(_use(std(standard))(std(TEXTIO)))
	(_model . prueba 1 -1)
)
I 000053 55 1445          1757608428803 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 0 16))
	(_version vf5)
	(_time 1757608428804 2025.09.11 13:33:48)
	(_source(\../src/practica2.vhd\))
	(_parameters tan)
	(_code a7a9f6f0a6f0f5b1a2a9b1fdf0a1a3a1a1a1a1a1a3)
	(_ent
		(_time 1756945109009)
	)
	(_object
		(_port(_int Preset -1 0 3(_ent(_in))))
		(_port(_int Clear -1 0 4(_ent(_in))))
		(_port(_int Clock -1 0 5(_ent(_in))))
		(_port(_int Data -1 0 6(_ent(_in))))
		(_port(_int Q -1 0 7(_ent(_out))))
		(_port(_int QBar -1 0 8(_ent(_out))))
		(_sig(_int A -1 0 17(_arch(_uni))))
		(_sig(_int B -1 0 17(_arch(_uni))))
		(_sig(_int C -1 0 17(_arch(_uni))))
		(_sig(_int D -1 0 17(_arch(_uni))))
		(_sig(_int Qint -1 0 18(_arch(_uni))))
		(_sig(_int QbarInt -1 0 18(_arch(_uni))))
		(_prcs
			(line__20(_arch 0 0 20(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__21(_arch 1 0 21(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__22(_arch 2 0 22(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__23(_arch 3 0 23(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__24(_arch 4 0 24(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__25(_arch 5 0 25(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__27(_arch 6 0 27(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__28(_arch 7 0 28(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000047 55 1206          1757608428809 Driver
(_unit VHDL(test_dff 0 35(driver 0 38))
	(_version vf5)
	(_time 1757608428810 2025.09.11 13:33:48)
	(_source(\../src/practica2.vhd\))
	(_parameters tan)
	(_code a7a8f6f0a5f1f0b0a0a4e1fdf2a1a1a1a1a0a3a1a2)
	(_ent
		(_time 1757604784042)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 41(_ent (_in))))
				(_port(_int Clear -1 0 41(_ent (_in))))
				(_port(_int Clock -1 0 41(_ent (_in))))
				(_port(_int Data -1 0 41(_ent (_in))))
				(_port(_int Q -1 0 42(_ent (_out))))
				(_port(_int Qbar -1 0 42(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 49(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(QBar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 46(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 46(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 47(_arch(_uni))))
		(_sig(_int Data -1 0 47(_arch(_uni))))
		(_sig(_int Q -1 0 47(_arch(_uni))))
		(_sig(_int QBar -1 0 47(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 52(_prcs(_wait_for)(_trgt(0)(1)(2)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000047 55 976           1757608475813 prueba
(_unit VHDL(simple 0 2(prueba 0 5))
	(_version vf5)
	(_time 1757608475814 2025.09.11 13:34:35)
	(_source(\../src/simple.vhd\))
	(_parameters tan)
	(_code 3f3c3a3a60683f283e3d7c656b383c3936396b383f)
	(_ent
		(_time 1756325127014)
	)
	(_object
		(_type(_int ~STRING~13 0 6(_array -1((_to i 1 i 11)))))
		(_cnst(_int mensaje 0 0 6(_arch(_string \"hola, mundo"\))))
		(_sig(_int canal -1 0 7(_arch(_uni((i 32))))))
		(_var(_int linea -2 0 10(_prcs 0)))
		(_var(_int dummy -3 0 11(_prcs 0)))
		(_prcs
			(p1(_arch 0 0 9(_prcs(_wait_for)(_trgt(0))(_mon))))
		)
		(_subprogram
			(_ext WRITE(1 21))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext std.TEXTIO.LINE(1 LINE)))
		(_type(_ext std.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext std.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext std.TEXTIO.TEXT(1 TEXT)))
		(_var(_ext std.TEXTIO.OUTPUT(1 OUTPUT)))
	)
	(_use(std(standard))(std(TEXTIO)))
	(_model . prueba 1 -1)
)
I 000053 55 1445          1757608475829 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 0 16))
	(_version vf5)
	(_time 1757608475830 2025.09.11 13:34:35)
	(_source(\../src/practica2.vhd\))
	(_parameters tan)
	(_code 4e4c4c4c1d191c584b40581419484a48484848484a)
	(_ent
		(_time 1756945109009)
	)
	(_object
		(_port(_int Preset -1 0 3(_ent(_in))))
		(_port(_int Clear -1 0 4(_ent(_in))))
		(_port(_int Clock -1 0 5(_ent(_in))))
		(_port(_int Data -1 0 6(_ent(_in))))
		(_port(_int Q -1 0 7(_ent(_out))))
		(_port(_int QBar -1 0 8(_ent(_out))))
		(_sig(_int A -1 0 17(_arch(_uni))))
		(_sig(_int B -1 0 17(_arch(_uni))))
		(_sig(_int C -1 0 17(_arch(_uni))))
		(_sig(_int D -1 0 17(_arch(_uni))))
		(_sig(_int Qint -1 0 18(_arch(_uni))))
		(_sig(_int QbarInt -1 0 18(_arch(_uni))))
		(_prcs
			(line__20(_arch 0 0 20(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__21(_arch 1 0 21(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__22(_arch 2 0 22(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__23(_arch 3 0 23(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__24(_arch 4 0 24(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__25(_arch 5 0 25(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__27(_arch 6 0 27(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__28(_arch 7 0 28(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000047 55 1206          1757608475835 Driver
(_unit VHDL(test_dff 0 35(driver 0 38))
	(_version vf5)
	(_time 1757608475836 2025.09.11 13:34:35)
	(_source(\../src/practica2.vhd\))
	(_parameters tan)
	(_code 4e4d4c4c1e181959494d08141b48484848494a484b)
	(_ent
		(_time 1757604784042)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 41(_ent (_in))))
				(_port(_int Clear -1 0 41(_ent (_in))))
				(_port(_int Clock -1 0 41(_ent (_in))))
				(_port(_int Data -1 0 41(_ent (_in))))
				(_port(_int Q -1 0 42(_ent (_out))))
				(_port(_int Qbar -1 0 42(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 49(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(QBar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 46(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 46(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 47(_arch(_uni))))
		(_sig(_int Data -1 0 47(_arch(_uni))))
		(_sig(_int Q -1 0 47(_arch(_uni))))
		(_sig(_int QBar -1 0 47(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 52(_prcs(_wait_for)(_trgt(0)(1)(2)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000047 55 976           1757608634017 prueba
(_unit VHDL(simple 0 2(prueba 0 5))
	(_version vf5)
	(_time 1757608634018 2025.09.11 13:37:14)
	(_source(\../src/simple.vhd\))
	(_parameters tan)
	(_code 3a6f393f626d3a2d3b3879606e3d393c333c6e3d3a)
	(_ent
		(_time 1756325127014)
	)
	(_object
		(_type(_int ~STRING~13 0 6(_array -1((_to i 1 i 11)))))
		(_cnst(_int mensaje 0 0 6(_arch(_string \"hola, mundo"\))))
		(_sig(_int canal -1 0 7(_arch(_uni((i 32))))))
		(_var(_int linea -2 0 10(_prcs 0)))
		(_var(_int dummy -3 0 11(_prcs 0)))
		(_prcs
			(p1(_arch 0 0 9(_prcs(_wait_for)(_trgt(0))(_mon))))
		)
		(_subprogram
			(_ext WRITE(1 21))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext std.TEXTIO.LINE(1 LINE)))
		(_type(_ext std.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext std.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext std.TEXTIO.TEXT(1 TEXT)))
		(_var(_ext std.TEXTIO.OUTPUT(1 OUTPUT)))
	)
	(_use(std(standard))(std(TEXTIO)))
	(_model . prueba 1 -1)
)
I 000053 55 1445          1757608634034 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 0 16))
	(_version vf5)
	(_time 1757608634035 2025.09.11 13:37:14)
	(_source(\../src/practica2.vhd\))
	(_parameters tan)
	(_code 491d4d4b461e1b5f4c475f131e4f4d4f4f4f4f4f4d)
	(_ent
		(_time 1756945109009)
	)
	(_object
		(_port(_int Preset -1 0 3(_ent(_in))))
		(_port(_int Clear -1 0 4(_ent(_in))))
		(_port(_int Clock -1 0 5(_ent(_in))))
		(_port(_int Data -1 0 6(_ent(_in))))
		(_port(_int Q -1 0 7(_ent(_out))))
		(_port(_int QBar -1 0 8(_ent(_out))))
		(_sig(_int A -1 0 17(_arch(_uni))))
		(_sig(_int B -1 0 17(_arch(_uni))))
		(_sig(_int C -1 0 17(_arch(_uni))))
		(_sig(_int D -1 0 17(_arch(_uni))))
		(_sig(_int Qint -1 0 18(_arch(_uni))))
		(_sig(_int QbarInt -1 0 18(_arch(_uni))))
		(_prcs
			(line__20(_arch 0 0 20(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__21(_arch 1 0 21(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__22(_arch 2 0 22(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__23(_arch 3 0 23(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__24(_arch 4 0 24(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__25(_arch 5 0 25(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__27(_arch 6 0 27(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__28(_arch 7 0 28(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000047 55 1206          1757608634040 Driver
(_unit VHDL(test_dff 0 35(driver 0 38))
	(_version vf5)
	(_time 1757608634041 2025.09.11 13:37:14)
	(_source(\../src/practica2.vhd\))
	(_parameters tan)
	(_code 491c4d4b451f1e5e4e4a0f131c4f4f4f4f4e4d4f4c)
	(_ent
		(_time 1757604784042)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 41(_ent (_in))))
				(_port(_int Clear -1 0 41(_ent (_in))))
				(_port(_int Clock -1 0 41(_ent (_in))))
				(_port(_int Data -1 0 41(_ent (_in))))
				(_port(_int Q -1 0 42(_ent (_out))))
				(_port(_int Qbar -1 0 42(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 49(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(QBar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 46(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 46(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 47(_arch(_uni))))
		(_sig(_int Data -1 0 47(_arch(_uni))))
		(_sig(_int Q -1 0 47(_arch(_uni))))
		(_sig(_int QBar -1 0 47(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 52(_prcs(_wait_for)(_trgt(0)(1)(2)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000047 55 976           1757608675275 prueba
(_unit VHDL(simple 0 2(prueba 0 5))
	(_version vf5)
	(_time 1757608675276 2025.09.11 13:37:55)
	(_source(\../src/simple.vhd\))
	(_parameters tan)
	(_code 6b69696b303c6b7c6a6928313f6c686d626d3f6c6b)
	(_ent
		(_time 1756325127014)
	)
	(_object
		(_type(_int ~STRING~13 0 6(_array -1((_to i 1 i 11)))))
		(_cnst(_int mensaje 0 0 6(_arch(_string \"hola, mundo"\))))
		(_sig(_int canal -1 0 7(_arch(_uni((i 32))))))
		(_var(_int linea -2 0 10(_prcs 0)))
		(_var(_int dummy -3 0 11(_prcs 0)))
		(_prcs
			(p1(_arch 0 0 9(_prcs(_wait_for)(_trgt(0))(_mon))))
		)
		(_subprogram
			(_ext WRITE(1 21))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext std.TEXTIO.LINE(1 LINE)))
		(_type(_ext std.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext std.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext std.TEXTIO.TEXT(1 TEXT)))
		(_var(_ext std.TEXTIO.OUTPUT(1 OUTPUT)))
	)
	(_use(std(standard))(std(TEXTIO)))
	(_model . prueba 1 -1)
)
I 000053 55 1445          1757608675292 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 0 16))
	(_version vf5)
	(_time 1757608675293 2025.09.11 13:37:55)
	(_source(\../src/practica2.vhd\))
	(_parameters tan)
	(_code 7b787e7a2f2c296d7e756d212c7d7f7d7d7d7d7d7f)
	(_ent
		(_time 1756945109009)
	)
	(_object
		(_port(_int Preset -1 0 3(_ent(_in))))
		(_port(_int Clear -1 0 4(_ent(_in))))
		(_port(_int Clock -1 0 5(_ent(_in))))
		(_port(_int Data -1 0 6(_ent(_in))))
		(_port(_int Q -1 0 7(_ent(_out))))
		(_port(_int QBar -1 0 8(_ent(_out))))
		(_sig(_int A -1 0 17(_arch(_uni))))
		(_sig(_int B -1 0 17(_arch(_uni))))
		(_sig(_int C -1 0 17(_arch(_uni))))
		(_sig(_int D -1 0 17(_arch(_uni))))
		(_sig(_int Qint -1 0 18(_arch(_uni))))
		(_sig(_int QbarInt -1 0 18(_arch(_uni))))
		(_prcs
			(line__20(_arch 0 0 20(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__21(_arch 1 0 21(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__22(_arch 2 0 22(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__23(_arch 3 0 23(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__24(_arch 4 0 24(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__25(_arch 5 0 25(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__27(_arch 6 0 27(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__28(_arch 7 0 28(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000047 55 1206          1757608675298 Driver
(_unit VHDL(test_dff 0 35(driver 0 38))
	(_version vf5)
	(_time 1757608675299 2025.09.11 13:37:55)
	(_source(\../src/practica2.vhd\))
	(_parameters tan)
	(_code 7b797e7a2c2d2c6c7c783d212e7d7d7d7d7c7f7d7e)
	(_ent
		(_time 1757604784042)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 41(_ent (_in))))
				(_port(_int Clear -1 0 41(_ent (_in))))
				(_port(_int Clock -1 0 41(_ent (_in))))
				(_port(_int Data -1 0 41(_ent (_in))))
				(_port(_int Q -1 0 42(_ent (_out))))
				(_port(_int Qbar -1 0 42(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 49(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(QBar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 46(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 46(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 47(_arch(_uni))))
		(_sig(_int Data -1 0 47(_arch(_uni))))
		(_sig(_int Q -1 0 47(_arch(_uni))))
		(_sig(_int QBar -1 0 47(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 52(_prcs(_wait_for)(_trgt(0)(1)(2)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000047 55 976           1757608697477 prueba
(_unit VHDL(simple 0 2(prueba 0 5))
	(_version vf5)
	(_time 1757608697478 2025.09.11 13:38:17)
	(_source(\../src/simple.vhd\))
	(_parameters tan)
	(_code 26702d22297126312724657c722125202f20722126)
	(_ent
		(_time 1756325127014)
	)
	(_object
		(_type(_int ~STRING~13 0 6(_array -1((_to i 1 i 11)))))
		(_cnst(_int mensaje 0 0 6(_arch(_string \"hola, mundo"\))))
		(_sig(_int canal -1 0 7(_arch(_uni((i 32))))))
		(_var(_int linea -2 0 10(_prcs 0)))
		(_var(_int dummy -3 0 11(_prcs 0)))
		(_prcs
			(p1(_arch 0 0 9(_prcs(_wait_for)(_trgt(0))(_mon))))
		)
		(_subprogram
			(_ext WRITE(1 21))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext std.TEXTIO.LINE(1 LINE)))
		(_type(_ext std.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext std.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext std.TEXTIO.TEXT(1 TEXT)))
		(_var(_ext std.TEXTIO.OUTPUT(1 OUTPUT)))
	)
	(_use(std(standard))(std(TEXTIO)))
	(_model . prueba 1 -1)
)
I 000053 55 1445          1757608697494 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 0 16))
	(_version vf5)
	(_time 1757608697495 2025.09.11 13:38:17)
	(_source(\../src/practica2.vhd\))
	(_parameters tan)
	(_code 36613a33366164203338206c613032303030303032)
	(_ent
		(_time 1756945109009)
	)
	(_object
		(_port(_int Preset -1 0 3(_ent(_in))))
		(_port(_int Clear -1 0 4(_ent(_in))))
		(_port(_int Clock -1 0 5(_ent(_in))))
		(_port(_int Data -1 0 6(_ent(_in))))
		(_port(_int Q -1 0 7(_ent(_out))))
		(_port(_int QBar -1 0 8(_ent(_out))))
		(_sig(_int A -1 0 17(_arch(_uni))))
		(_sig(_int B -1 0 17(_arch(_uni))))
		(_sig(_int C -1 0 17(_arch(_uni))))
		(_sig(_int D -1 0 17(_arch(_uni))))
		(_sig(_int Qint -1 0 18(_arch(_uni))))
		(_sig(_int QbarInt -1 0 18(_arch(_uni))))
		(_prcs
			(line__20(_arch 0 0 20(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__21(_arch 1 0 21(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__22(_arch 2 0 22(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__23(_arch 3 0 23(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__24(_arch 4 0 24(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__25(_arch 5 0 25(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__27(_arch 6 0 27(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__28(_arch 7 0 28(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000047 55 1206          1757608697500 Driver
(_unit VHDL(test_dff 0 35(driver 0 38))
	(_version vf5)
	(_time 1757608697501 2025.09.11 13:38:17)
	(_source(\../src/practica2.vhd\))
	(_parameters tan)
	(_code 36603a33356061213135706c633030303031323033)
	(_ent
		(_time 1757604784042)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 41(_ent (_in))))
				(_port(_int Clear -1 0 41(_ent (_in))))
				(_port(_int Clock -1 0 41(_ent (_in))))
				(_port(_int Data -1 0 41(_ent (_in))))
				(_port(_int Q -1 0 42(_ent (_out))))
				(_port(_int Qbar -1 0 42(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 49(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(QBar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 46(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 46(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 47(_arch(_uni))))
		(_sig(_int Data -1 0 47(_arch(_uni))))
		(_sig(_int Q -1 0 47(_arch(_uni))))
		(_sig(_int QBar -1 0 47(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 52(_prcs(_wait_for)(_trgt(0)(1)(2)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000047 55 976           1757608699965 prueba
(_unit VHDL(simple 0 2(prueba 0 5))
	(_version vf5)
	(_time 1757608699966 2025.09.11 13:38:19)
	(_source(\../src/simple.vhd\))
	(_parameters tan)
	(_code db8ed989808cdbccdad998818fdcd8ddd2dd8fdcdb)
	(_ent
		(_time 1756325127014)
	)
	(_object
		(_type(_int ~STRING~13 0 6(_array -1((_to i 1 i 11)))))
		(_cnst(_int mensaje 0 0 6(_arch(_string \"hola, mundo"\))))
		(_sig(_int canal -1 0 7(_arch(_uni((i 32))))))
		(_var(_int linea -2 0 10(_prcs 0)))
		(_var(_int dummy -3 0 11(_prcs 0)))
		(_prcs
			(p1(_arch 0 0 9(_prcs(_wait_for)(_trgt(0))(_mon))))
		)
		(_subprogram
			(_ext WRITE(1 21))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext std.TEXTIO.LINE(1 LINE)))
		(_type(_ext std.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext std.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext std.TEXTIO.TEXT(1 TEXT)))
		(_var(_ext std.TEXTIO.OUTPUT(1 OUTPUT)))
	)
	(_use(std(standard))(std(TEXTIO)))
	(_model . prueba 1 -1)
)
I 000053 55 1445          1757608699982 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 0 16))
	(_version vf5)
	(_time 1757608699983 2025.09.11 13:38:19)
	(_source(\../src/practica2.vhd\))
	(_parameters tan)
	(_code eabeefb9bdbdb8fcefe4fcb0bdeceeecececececee)
	(_ent
		(_time 1756945109009)
	)
	(_object
		(_port(_int Preset -1 0 3(_ent(_in))))
		(_port(_int Clear -1 0 4(_ent(_in))))
		(_port(_int Clock -1 0 5(_ent(_in))))
		(_port(_int Data -1 0 6(_ent(_in))))
		(_port(_int Q -1 0 7(_ent(_out))))
		(_port(_int QBar -1 0 8(_ent(_out))))
		(_sig(_int A -1 0 17(_arch(_uni))))
		(_sig(_int B -1 0 17(_arch(_uni))))
		(_sig(_int C -1 0 17(_arch(_uni))))
		(_sig(_int D -1 0 17(_arch(_uni))))
		(_sig(_int Qint -1 0 18(_arch(_uni))))
		(_sig(_int QbarInt -1 0 18(_arch(_uni))))
		(_prcs
			(line__20(_arch 0 0 20(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__21(_arch 1 0 21(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__22(_arch 2 0 22(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__23(_arch 3 0 23(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__24(_arch 4 0 24(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__25(_arch 5 0 25(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__27(_arch 6 0 27(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__28(_arch 7 0 28(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000047 55 1206          1757608699988 Driver
(_unit VHDL(test_dff 0 35(driver 0 38))
	(_version vf5)
	(_time 1757608699989 2025.09.11 13:38:19)
	(_source(\../src/practica2.vhd\))
	(_parameters tan)
	(_code eabfefb9bebcbdfdede9acb0bfececececedeeecef)
	(_ent
		(_time 1757604784042)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 41(_ent (_in))))
				(_port(_int Clear -1 0 41(_ent (_in))))
				(_port(_int Clock -1 0 41(_ent (_in))))
				(_port(_int Data -1 0 41(_ent (_in))))
				(_port(_int Q -1 0 42(_ent (_out))))
				(_port(_int Qbar -1 0 42(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 49(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(QBar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 46(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 46(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 47(_arch(_uni))))
		(_sig(_int Data -1 0 47(_arch(_uni))))
		(_sig(_int Q -1 0 47(_arch(_uni))))
		(_sig(_int QBar -1 0 47(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 52(_prcs(_wait_for)(_trgt(0)(1)(2)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000047 55 976           1757608718292 prueba
(_unit VHDL(simple 0 2(prueba 0 5))
	(_version vf5)
	(_time 1757608718293 2025.09.11 13:38:38)
	(_source(\../src/simple.vhd\))
	(_parameters tan)
	(_code 732279727924736472713029277470757a75277473)
	(_ent
		(_time 1756325127014)
	)
	(_object
		(_type(_int ~STRING~13 0 6(_array -1((_to i 1 i 11)))))
		(_cnst(_int mensaje 0 0 6(_arch(_string \"hola, mundo"\))))
		(_sig(_int canal -1 0 7(_arch(_uni((i 32))))))
		(_var(_int linea -2 0 10(_prcs 0)))
		(_var(_int dummy -3 0 11(_prcs 0)))
		(_prcs
			(p1(_arch 0 0 9(_prcs(_wait_for)(_trgt(0))(_mon))))
		)
		(_subprogram
			(_ext WRITE(1 21))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext std.TEXTIO.LINE(1 LINE)))
		(_type(_ext std.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext std.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext std.TEXTIO.TEXT(1 TEXT)))
		(_var(_ext std.TEXTIO.OUTPUT(1 OUTPUT)))
	)
	(_use(std(standard))(std(TEXTIO)))
	(_model . prueba 1 -1)
)
I 000053 55 1445          1757608718310 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 0 16))
	(_version vf5)
	(_time 1757608718311 2025.09.11 13:38:38)
	(_source(\../src/practica2.vhd\))
	(_parameters tan)
	(_code 83d38e8d86d4d195868d95d9d48587858585858587)
	(_ent
		(_time 1756945109009)
	)
	(_object
		(_port(_int Preset -1 0 3(_ent(_in))))
		(_port(_int Clear -1 0 4(_ent(_in))))
		(_port(_int Clock -1 0 5(_ent(_in))))
		(_port(_int Data -1 0 6(_ent(_in))))
		(_port(_int Q -1 0 7(_ent(_out))))
		(_port(_int QBar -1 0 8(_ent(_out))))
		(_sig(_int A -1 0 17(_arch(_uni))))
		(_sig(_int B -1 0 17(_arch(_uni))))
		(_sig(_int C -1 0 17(_arch(_uni))))
		(_sig(_int D -1 0 17(_arch(_uni))))
		(_sig(_int Qint -1 0 18(_arch(_uni))))
		(_sig(_int QbarInt -1 0 18(_arch(_uni))))
		(_prcs
			(line__20(_arch 0 0 20(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__21(_arch 1 0 21(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__22(_arch 2 0 22(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__23(_arch 3 0 23(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__24(_arch 4 0 24(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__25(_arch 5 0 25(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__27(_arch 6 0 27(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__28(_arch 7 0 28(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000047 55 1206          1757608718316 Driver
(_unit VHDL(test_dff 0 35(driver 0 38))
	(_version vf5)
	(_time 1757608718317 2025.09.11 13:38:38)
	(_source(\../src/practica2.vhd\))
	(_parameters tan)
	(_code 83d28e8d85d5d4948480c5d9d68585858584878586)
	(_ent
		(_time 1757604784042)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 41(_ent (_in))))
				(_port(_int Clear -1 0 41(_ent (_in))))
				(_port(_int Clock -1 0 41(_ent (_in))))
				(_port(_int Data -1 0 41(_ent (_in))))
				(_port(_int Q -1 0 42(_ent (_out))))
				(_port(_int Qbar -1 0 42(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 49(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(QBar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 46(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 46(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 47(_arch(_uni))))
		(_sig(_int Data -1 0 47(_arch(_uni))))
		(_sig(_int Q -1 0 47(_arch(_uni))))
		(_sig(_int QBar -1 0 47(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 52(_prcs(_wait_for)(_trgt(0)(1)(2)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000047 55 976           1757608753712 prueba
(_unit VHDL(simple 0 2(prueba 0 5))
	(_version vf5)
	(_time 1757608753713 2025.09.11 13:39:13)
	(_source(\../src/simple.vhd\))
	(_parameters tan)
	(_code d1ded183d986d1c6d0d3928b85d6d2d7d8d785d6d1)
	(_ent
		(_time 1756325127014)
	)
	(_object
		(_type(_int ~STRING~13 0 6(_array -1((_to i 1 i 11)))))
		(_cnst(_int mensaje 0 0 6(_arch(_string \"hola, mundo"\))))
		(_sig(_int canal -1 0 7(_arch(_uni((i 32))))))
		(_var(_int linea -2 0 10(_prcs 0)))
		(_var(_int dummy -3 0 11(_prcs 0)))
		(_prcs
			(p1(_arch 0 0 9(_prcs(_wait_for)(_trgt(0))(_mon))))
		)
		(_subprogram
			(_ext WRITE(1 21))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext std.TEXTIO.LINE(1 LINE)))
		(_type(_ext std.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext std.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext std.TEXTIO.TEXT(1 TEXT)))
		(_var(_ext std.TEXTIO.OUTPUT(1 OUTPUT)))
	)
	(_use(std(standard))(std(TEXTIO)))
	(_model . prueba 1 -1)
)
I 000053 55 1445          1757608753729 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 0 16))
	(_version vf5)
	(_time 1757608753730 2025.09.11 13:39:13)
	(_source(\../src/practica2.vhd\))
	(_parameters tan)
	(_code e0eee7b3e6b7b2f6e5eef6bab7e6e4e6e6e6e6e6e4)
	(_ent
		(_time 1756945109009)
	)
	(_object
		(_port(_int Preset -1 0 3(_ent(_in))))
		(_port(_int Clear -1 0 4(_ent(_in))))
		(_port(_int Clock -1 0 5(_ent(_in))))
		(_port(_int Data -1 0 6(_ent(_in))))
		(_port(_int Q -1 0 7(_ent(_out))))
		(_port(_int QBar -1 0 8(_ent(_out))))
		(_sig(_int A -1 0 17(_arch(_uni))))
		(_sig(_int B -1 0 17(_arch(_uni))))
		(_sig(_int C -1 0 17(_arch(_uni))))
		(_sig(_int D -1 0 17(_arch(_uni))))
		(_sig(_int Qint -1 0 18(_arch(_uni))))
		(_sig(_int QbarInt -1 0 18(_arch(_uni))))
		(_prcs
			(line__20(_arch 0 0 20(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__21(_arch 1 0 21(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__22(_arch 2 0 22(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__23(_arch 3 0 23(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__24(_arch 4 0 24(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__25(_arch 5 0 25(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__27(_arch 6 0 27(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__28(_arch 7 0 28(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000047 55 1206          1757608753735 Driver
(_unit VHDL(test_dff 0 35(driver 0 38))
	(_version vf5)
	(_time 1757608753736 2025.09.11 13:39:13)
	(_source(\../src/practica2.vhd\))
	(_parameters tan)
	(_code e0efe7b3e5b6b7f7e7e3a6bab5e6e6e6e6e7e4e6e5)
	(_ent
		(_time 1757604784042)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 41(_ent (_in))))
				(_port(_int Clear -1 0 41(_ent (_in))))
				(_port(_int Clock -1 0 41(_ent (_in))))
				(_port(_int Data -1 0 41(_ent (_in))))
				(_port(_int Q -1 0 42(_ent (_out))))
				(_port(_int Qbar -1 0 42(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 49(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(QBar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 46(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 46(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 47(_arch(_uni))))
		(_sig(_int Data -1 0 47(_arch(_uni))))
		(_sig(_int Q -1 0 47(_arch(_uni))))
		(_sig(_int QBar -1 0 47(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 52(_prcs(_wait_for)(_trgt(0)(1)(2)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000047 55 976           1757608756307 prueba
(_unit VHDL(simple 0 2(prueba 0 5))
	(_version vf5)
	(_time 1757608756308 2025.09.11 13:39:16)
	(_source(\../src/simple.vhd\))
	(_parameters tan)
	(_code f3fca4a3f9a4f3e4f2f1b0a9a7f4f0f5faf5a7f4f3)
	(_ent
		(_time 1756325127014)
	)
	(_object
		(_type(_int ~STRING~13 0 6(_array -1((_to i 1 i 11)))))
		(_cnst(_int mensaje 0 0 6(_arch(_string \"hola, mundo"\))))
		(_sig(_int canal -1 0 7(_arch(_uni((i 32))))))
		(_var(_int linea -2 0 10(_prcs 0)))
		(_var(_int dummy -3 0 11(_prcs 0)))
		(_prcs
			(p1(_arch 0 0 9(_prcs(_wait_for)(_trgt(0))(_mon))))
		)
		(_subprogram
			(_ext WRITE(1 21))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext std.TEXTIO.LINE(1 LINE)))
		(_type(_ext std.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext std.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext std.TEXTIO.TEXT(1 TEXT)))
		(_var(_ext std.TEXTIO.OUTPUT(1 OUTPUT)))
	)
	(_use(std(standard))(std(TEXTIO)))
	(_model . prueba 1 -1)
)
I 000053 55 1445          1757608756324 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 0 16))
	(_version vf5)
	(_time 1757608756325 2025.09.11 13:39:16)
	(_source(\../src/practica2.vhd\))
	(_parameters tan)
	(_code 020c530406555014070c1458550406040404040406)
	(_ent
		(_time 1756945109009)
	)
	(_object
		(_port(_int Preset -1 0 3(_ent(_in))))
		(_port(_int Clear -1 0 4(_ent(_in))))
		(_port(_int Clock -1 0 5(_ent(_in))))
		(_port(_int Data -1 0 6(_ent(_in))))
		(_port(_int Q -1 0 7(_ent(_out))))
		(_port(_int QBar -1 0 8(_ent(_out))))
		(_sig(_int A -1 0 17(_arch(_uni))))
		(_sig(_int B -1 0 17(_arch(_uni))))
		(_sig(_int C -1 0 17(_arch(_uni))))
		(_sig(_int D -1 0 17(_arch(_uni))))
		(_sig(_int Qint -1 0 18(_arch(_uni))))
		(_sig(_int QbarInt -1 0 18(_arch(_uni))))
		(_prcs
			(line__20(_arch 0 0 20(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__21(_arch 1 0 21(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__22(_arch 2 0 22(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__23(_arch 3 0 23(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__24(_arch 4 0 24(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__25(_arch 5 0 25(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__27(_arch 6 0 27(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__28(_arch 7 0 28(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000047 55 1206          1757608756330 Driver
(_unit VHDL(test_dff 0 35(driver 0 38))
	(_version vf5)
	(_time 1757608756331 2025.09.11 13:39:16)
	(_source(\../src/practica2.vhd\))
	(_parameters tan)
	(_code 020d53040554551505014458570404040405060407)
	(_ent
		(_time 1757604784042)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 41(_ent (_in))))
				(_port(_int Clear -1 0 41(_ent (_in))))
				(_port(_int Clock -1 0 41(_ent (_in))))
				(_port(_int Data -1 0 41(_ent (_in))))
				(_port(_int Q -1 0 42(_ent (_out))))
				(_port(_int Qbar -1 0 42(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 49(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(QBar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 46(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 46(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 47(_arch(_uni))))
		(_sig(_int Data -1 0 47(_arch(_uni))))
		(_sig(_int Q -1 0 47(_arch(_uni))))
		(_sig(_int QBar -1 0 47(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 52(_prcs(_wait_for)(_trgt(0)(1)(2)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000047 55 976           1757609110928 prueba
(_unit VHDL(simple 0 2(prueba 0 5))
	(_version vf5)
	(_time 1757609110929 2025.09.11 13:45:10)
	(_source(\../src/simple.vhd\))
	(_parameters tan)
	(_code 34653031396334233536776e603337323d32603334)
	(_ent
		(_time 1756325127014)
	)
	(_object
		(_type(_int ~STRING~13 0 6(_array -1((_to i 1 i 11)))))
		(_cnst(_int mensaje 0 0 6(_arch(_string \"hola, mundo"\))))
		(_sig(_int canal -1 0 7(_arch(_uni((i 32))))))
		(_var(_int linea -2 0 10(_prcs 0)))
		(_var(_int dummy -3 0 11(_prcs 0)))
		(_prcs
			(p1(_arch 0 0 9(_prcs(_wait_for)(_trgt(0))(_mon))))
		)
		(_subprogram
			(_ext WRITE(1 21))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext std.TEXTIO.LINE(1 LINE)))
		(_type(_ext std.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext std.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext std.TEXTIO.TEXT(1 TEXT)))
		(_var(_ext std.TEXTIO.OUTPUT(1 OUTPUT)))
	)
	(_use(std(standard))(std(TEXTIO)))
	(_model . prueba 1 -1)
)
I 000047 55 1251          1757609110943 Driver
(_unit VHDL(test_dff 0 35(driver 0 1))
	(_version vf5)
	(_time 1757609110944 2025.09.11 13:45:10)
	(_source(\../src/practica2.vhd\))
	(_parameters tan)
	(_code 431240414515145443470519164545454544474546)
	(_ent
		(_time 1757604784042)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 4(_ent (_in))))
				(_port(_int Clear -1 0 4(_ent (_in))))
				(_port(_int Clock -1 0 4(_ent (_in))))
				(_port(_int Data -1 0 4(_ent (_in))))
				(_port(_int Q -1 0 5(_ent (_out))))
				(_port(_int Qbar -1 0 5(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 13(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(QBar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 9(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 9(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 10(_arch(_uni))))
		(_sig(_int Data -1 0 10(_arch(_uni))))
		(_sig(_int Q -1 0 10(_arch(_uni))))
		(_sig(_int QBar -1 0 10(_arch(_uni))))
		(_prcs
			(ClockGen(_arch 0 0 19(_prcs(_wait_for)(_trgt(2)))))
			(Stimulus(_arch 1 0 30(_prcs(_wait_for)(_trgt(0)(1)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 2 -1)
)
I 000047 55 976           1757610014707 prueba
(_unit VHDL(simple 0 2(prueba 0 5))
	(_version vf5)
	(_time 1757610014708 2025.09.11 14:00:14)
	(_source(\../src/simple.vhd\))
	(_parameters tan)
	(_code 89dd8b8789de899e888bcad3dd8e8a8f808fdd8e89)
	(_ent
		(_time 1756325127014)
	)
	(_object
		(_type(_int ~STRING~13 0 6(_array -1((_to i 1 i 11)))))
		(_cnst(_int mensaje 0 0 6(_arch(_string \"hola, mundo"\))))
		(_sig(_int canal -1 0 7(_arch(_uni((i 32))))))
		(_var(_int linea -2 0 10(_prcs 0)))
		(_var(_int dummy -3 0 11(_prcs 0)))
		(_prcs
			(p1(_arch 0 0 9(_prcs(_wait_for)(_trgt(0))(_mon))))
		)
		(_subprogram
			(_ext WRITE(1 21))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext std.TEXTIO.LINE(1 LINE)))
		(_type(_ext std.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext std.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext std.TEXTIO.TEXT(1 TEXT)))
		(_var(_ext std.TEXTIO.OUTPUT(1 OUTPUT)))
	)
	(_use(std(standard))(std(TEXTIO)))
	(_model . prueba 1 -1)
)
I 000047 55 976           1757610045089 prueba
(_unit VHDL(simple 0 2(prueba 0 5))
	(_version vf5)
	(_time 1757610045090 2025.09.11 14:00:45)
	(_source(\../src/simple.vhd\))
	(_parameters tan)
	(_code 40444b42491740574142031a144743464946144740)
	(_ent
		(_time 1756325127014)
	)
	(_object
		(_type(_int ~STRING~13 0 6(_array -1((_to i 1 i 11)))))
		(_cnst(_int mensaje 0 0 6(_arch(_string \"hola, mundo"\))))
		(_sig(_int canal -1 0 7(_arch(_uni((i 32))))))
		(_var(_int linea -2 0 10(_prcs 0)))
		(_var(_int dummy -3 0 11(_prcs 0)))
		(_prcs
			(p1(_arch 0 0 9(_prcs(_wait_for)(_trgt(0))(_mon))))
		)
		(_subprogram
			(_ext WRITE(1 21))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext std.TEXTIO.LINE(1 LINE)))
		(_type(_ext std.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext std.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext std.TEXTIO.TEXT(1 TEXT)))
		(_var(_ext std.TEXTIO.OUTPUT(1 OUTPUT)))
	)
	(_use(std(standard))(std(TEXTIO)))
	(_model . prueba 1 -1)
)
I 000047 55 976           1757610055119 prueba
(_unit VHDL(simple 0 2(prueba 0 5))
	(_version vf5)
	(_time 1757610055120 2025.09.11 14:00:55)
	(_source(\../src/simple.vhd\))
	(_parameters tan)
	(_code 6f6d3a6f30386f786e6d2c353b686c6966693b686f)
	(_ent
		(_time 1756325127014)
	)
	(_object
		(_type(_int ~STRING~13 0 6(_array -1((_to i 1 i 11)))))
		(_cnst(_int mensaje 0 0 6(_arch(_string \"hola, mundo"\))))
		(_sig(_int canal -1 0 7(_arch(_uni((i 32))))))
		(_var(_int linea -2 0 10(_prcs 0)))
		(_var(_int dummy -3 0 11(_prcs 0)))
		(_prcs
			(p1(_arch 0 0 9(_prcs(_wait_for)(_trgt(0))(_mon))))
		)
		(_subprogram
			(_ext WRITE(1 21))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext std.TEXTIO.LINE(1 LINE)))
		(_type(_ext std.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext std.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext std.TEXTIO.TEXT(1 TEXT)))
		(_var(_ext std.TEXTIO.OUTPUT(1 OUTPUT)))
	)
	(_use(std(standard))(std(TEXTIO)))
	(_model . prueba 1 -1)
)
I 000047 55 976           1757610081636 prueba
(_unit VHDL(simple 0 2(prueba 0 5))
	(_version vf5)
	(_time 1757610081637 2025.09.11 14:01:21)
	(_source(\../src/simple.vhd\))
	(_parameters tan)
	(_code 035707050954031402014059570400050a05570403)
	(_ent
		(_time 1756325127014)
	)
	(_object
		(_type(_int ~STRING~13 0 6(_array -1((_to i 1 i 11)))))
		(_cnst(_int mensaje 0 0 6(_arch(_string \"hola, mundo"\))))
		(_sig(_int canal -1 0 7(_arch(_uni((i 32))))))
		(_var(_int linea -2 0 10(_prcs 0)))
		(_var(_int dummy -3 0 11(_prcs 0)))
		(_prcs
			(p1(_arch 0 0 9(_prcs(_wait_for)(_trgt(0))(_mon))))
		)
		(_subprogram
			(_ext WRITE(1 21))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext std.TEXTIO.LINE(1 LINE)))
		(_type(_ext std.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext std.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext std.TEXTIO.TEXT(1 TEXT)))
		(_var(_ext std.TEXTIO.OUTPUT(1 OUTPUT)))
	)
	(_use(std(standard))(std(TEXTIO)))
	(_model . prueba 1 -1)
)
I 000047 55 1550          1757610081652 Driver
(_unit VHDL(test_dff 0 35(driver 0 1))
	(_version vf5)
	(_time 1757610081653 2025.09.11 14:01:21)
	(_source(\../src/practica2.vhd\))
	(_parameters tan)
	(_code 124611151544450512425448471414141415161417)
	(_ent
		(_time 1757604784042)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 4(_ent (_in))))
				(_port(_int Clear -1 0 4(_ent (_in))))
				(_port(_int Clock -1 0 4(_ent (_in))))
				(_port(_int Data -1 0 4(_ent (_in))))
				(_port(_int Q -1 0 5(_ent (_out))))
				(_port(_int Qbar -1 0 5(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 23(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(QBar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 12(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 12(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 13(_arch(_uni))))
		(_sig(_int Data -1 0 13(_arch(_uni))))
		(_sig(_int Q -1 0 13(_arch(_uni))))
		(_sig(_int QBar -1 0 13(_arch(_uni))))
		(_cnst(_int Tsetup -2 0 18(_arch((ps 4647503709213818880)))))
		(_cnst(_int Thold -2 0 19(_arch((ps 4647503709213818880)))))
		(_cnst(_int TClk -2 0 20(_arch((ps 4656519704561582080)))))
		(_cnst(_int \TClk/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(ClockGen(_arch 0 0 29(_prcs(_wait_for)(_trgt(2)))))
			(Stimulus(_arch 1 0 40(_prcs(_wait_for)(_trgt(0)(1)(3))(_sens(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
	)
	(_use(std(standard)))
	(_model . Driver 3 -1)
)
I 000047 55 976           1757610115937 prueba
(_unit VHDL(simple 0 2(prueba 0 5))
	(_version vf5)
	(_time 1757610115938 2025.09.11 14:01:55)
	(_source(\../src/simple.vhd\))
	(_parameters tan)
	(_code fcffacaca6abfcebfdfebfa6a8fbfffaf5faa8fbfc)
	(_ent
		(_time 1756325127014)
	)
	(_object
		(_type(_int ~STRING~13 0 6(_array -1((_to i 1 i 11)))))
		(_cnst(_int mensaje 0 0 6(_arch(_string \"hola, mundo"\))))
		(_sig(_int canal -1 0 7(_arch(_uni((i 32))))))
		(_var(_int linea -2 0 10(_prcs 0)))
		(_var(_int dummy -3 0 11(_prcs 0)))
		(_prcs
			(p1(_arch 0 0 9(_prcs(_wait_for)(_trgt(0))(_mon))))
		)
		(_subprogram
			(_ext WRITE(1 21))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext std.TEXTIO.LINE(1 LINE)))
		(_type(_ext std.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext std.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext std.TEXTIO.TEXT(1 TEXT)))
		(_var(_ext std.TEXTIO.OUTPUT(1 OUTPUT)))
	)
	(_use(std(standard))(std(TEXTIO)))
	(_model . prueba 1 -1)
)
I 000047 55 1550          1757610115952 Driver
(_unit VHDL(test_dff 0 35(driver 0 1))
	(_version vf5)
	(_time 1757610115953 2025.09.11 14:01:55)
	(_source(\../src/practica2.vhd\))
	(_parameters tan)
	(_code 0b085b0d5c5d5c1c0b5b4d515e0d0d0d0d0c0f0d0e)
	(_ent
		(_time 1757604784042)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 4(_ent (_in))))
				(_port(_int Clear -1 0 4(_ent (_in))))
				(_port(_int Clock -1 0 4(_ent (_in))))
				(_port(_int Data -1 0 4(_ent (_in))))
				(_port(_int Q -1 0 5(_ent (_out))))
				(_port(_int Qbar -1 0 5(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 23(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(QBar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 12(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 12(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 13(_arch(_uni))))
		(_sig(_int Data -1 0 13(_arch(_uni))))
		(_sig(_int Q -1 0 13(_arch(_uni))))
		(_sig(_int QBar -1 0 13(_arch(_uni))))
		(_cnst(_int Tsetup -2 0 18(_arch((ps 4648488871632306176)))))
		(_cnst(_int Thold -2 0 19(_arch((ps 4648488871632306176)))))
		(_cnst(_int TClk -2 0 20(_arch((ps 4656519704561582080)))))
		(_cnst(_int \TClk/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(ClockGen(_arch 0 0 29(_prcs(_wait_for)(_trgt(2)))))
			(Stimulus(_arch 1 0 40(_prcs(_wait_for)(_trgt(0)(1)(3))(_sens(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
	)
	(_use(std(standard)))
	(_model . Driver 3 -1)
)
I 000047 55 976           1757610167012 prueba
(_unit VHDL(simple 0 2(prueba 0 5))
	(_version vf5)
	(_time 1757610167013 2025.09.11 14:02:47)
	(_source(\../src/simple.vhd\))
	(_parameters tan)
	(_code 8284858c89d582958380c1d8d68581848b84d68582)
	(_ent
		(_time 1756325127014)
	)
	(_object
		(_type(_int ~STRING~13 0 6(_array -1((_to i 1 i 11)))))
		(_cnst(_int mensaje 0 0 6(_arch(_string \"hola, mundo"\))))
		(_sig(_int canal -1 0 7(_arch(_uni((i 32))))))
		(_var(_int linea -2 0 10(_prcs 0)))
		(_var(_int dummy -3 0 11(_prcs 0)))
		(_prcs
			(p1(_arch 0 0 9(_prcs(_wait_for)(_trgt(0))(_mon))))
		)
		(_subprogram
			(_ext WRITE(1 21))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext std.TEXTIO.LINE(1 LINE)))
		(_type(_ext std.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext std.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext std.TEXTIO.TEXT(1 TEXT)))
		(_var(_ext std.TEXTIO.OUTPUT(1 OUTPUT)))
	)
	(_use(std(standard))(std(TEXTIO)))
	(_model . prueba 1 -1)
)
I 000047 55 1550          1757610167028 Driver
(_unit VHDL(test_dff 0 35(driver 0 1))
	(_version vf5)
	(_time 1757610167029 2025.09.11 14:02:47)
	(_source(\../src/practica2.vhd\))
	(_parameters tan)
	(_code 9197919e95c7c68691c1d7cbc49797979796959794)
	(_ent
		(_time 1757604784042)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 4(_ent (_in))))
				(_port(_int Clear -1 0 4(_ent (_in))))
				(_port(_int Clock -1 0 4(_ent (_in))))
				(_port(_int Data -1 0 4(_ent (_in))))
				(_port(_int Q -1 0 5(_ent (_out))))
				(_port(_int Qbar -1 0 5(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 23(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(QBar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 12(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 12(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 13(_arch(_uni))))
		(_sig(_int Data -1 0 13(_arch(_uni))))
		(_sig(_int Q -1 0 13(_arch(_uni))))
		(_sig(_int QBar -1 0 13(_arch(_uni))))
		(_cnst(_int Tsetup -2 0 18(_arch((ps 4649808285585637376)))))
		(_cnst(_int Thold -2 0 19(_arch((ps 4649808285585637376)))))
		(_cnst(_int TClk -2 0 20(_arch((ps 4656519704561582080)))))
		(_cnst(_int \TClk/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(ClockGen(_arch 0 0 29(_prcs(_wait_for)(_trgt(2)))))
			(Stimulus(_arch 1 0 40(_prcs(_wait_for)(_trgt(0)(1)(3))(_sens(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
	)
	(_use(std(standard)))
	(_model . Driver 3 -1)
)
I 000047 55 976           1757610178174 prueba
(_unit VHDL(simple 0 2(prueba 0 5))
	(_version vf5)
	(_time 1757610178175 2025.09.11 14:02:58)
	(_source(\../src/simple.vhd\))
	(_parameters tan)
	(_code 16151511194116011714554c421115101f10421116)
	(_ent
		(_time 1756325127014)
	)
	(_object
		(_type(_int ~STRING~13 0 6(_array -1((_to i 1 i 11)))))
		(_cnst(_int mensaje 0 0 6(_arch(_string \"hola, mundo"\))))
		(_sig(_int canal -1 0 7(_arch(_uni((i 32))))))
		(_var(_int linea -2 0 10(_prcs 0)))
		(_var(_int dummy -3 0 11(_prcs 0)))
		(_prcs
			(p1(_arch 0 0 9(_prcs(_wait_for)(_trgt(0))(_mon))))
		)
		(_subprogram
			(_ext WRITE(1 21))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext std.TEXTIO.LINE(1 LINE)))
		(_type(_ext std.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext std.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext std.TEXTIO.TEXT(1 TEXT)))
		(_var(_ext std.TEXTIO.OUTPUT(1 OUTPUT)))
	)
	(_use(std(standard))(std(TEXTIO)))
	(_model . prueba 1 -1)
)
I 000047 55 1550          1757610178190 Driver
(_unit VHDL(test_dff 0 35(driver 0 1))
	(_version vf5)
	(_time 1757610178191 2025.09.11 14:02:58)
	(_source(\../src/practica2.vhd\))
	(_parameters tan)
	(_code 26252222257071312676607c732020202021222023)
	(_ent
		(_time 1757604784042)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 4(_ent (_in))))
				(_port(_int Clear -1 0 4(_ent (_in))))
				(_port(_int Clock -1 0 4(_ent (_in))))
				(_port(_int Data -1 0 4(_ent (_in))))
				(_port(_int Q -1 0 5(_ent (_out))))
				(_port(_int Qbar -1 0 5(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 23(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(QBar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 12(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 12(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 13(_arch(_uni))))
		(_sig(_int Data -1 0 13(_arch(_uni))))
		(_sig(_int Q -1 0 13(_arch(_uni))))
		(_sig(_int QBar -1 0 13(_arch(_uni))))
		(_cnst(_int Tsetup -2 0 18(_arch((ps 4649817081678659584)))))
		(_cnst(_int Thold -2 0 19(_arch((ps 4649817081678659584)))))
		(_cnst(_int TClk -2 0 20(_arch((ps 4656519704561582080)))))
		(_cnst(_int \TClk/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(ClockGen(_arch 0 0 29(_prcs(_wait_for)(_trgt(2)))))
			(Stimulus(_arch 1 0 40(_prcs(_wait_for)(_trgt(0)(1)(3))(_sens(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
	)
	(_use(std(standard)))
	(_model . Driver 3 -1)
)
I 000047 55 976           1757610180831 prueba
(_unit VHDL(simple 0 2(prueba 0 5))
	(_version vf5)
	(_time 1757610180832 2025.09.11 14:03:00)
	(_source(\../src/simple.vhd\))
	(_parameters tan)
	(_code 76752477792176617774352c227175707f70227176)
	(_ent
		(_time 1756325127014)
	)
	(_object
		(_type(_int ~STRING~13 0 6(_array -1((_to i 1 i 11)))))
		(_cnst(_int mensaje 0 0 6(_arch(_string \"hola, mundo"\))))
		(_sig(_int canal -1 0 7(_arch(_uni((i 32))))))
		(_var(_int linea -2 0 10(_prcs 0)))
		(_var(_int dummy -3 0 11(_prcs 0)))
		(_prcs
			(p1(_arch 0 0 9(_prcs(_wait_for)(_trgt(0))(_mon))))
		)
		(_subprogram
			(_ext WRITE(1 21))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext std.TEXTIO.LINE(1 LINE)))
		(_type(_ext std.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext std.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext std.TEXTIO.TEXT(1 TEXT)))
		(_var(_ext std.TEXTIO.OUTPUT(1 OUTPUT)))
	)
	(_use(std(standard))(std(TEXTIO)))
	(_model . prueba 1 -1)
)
I 000047 55 1550          1757610180847 Driver
(_unit VHDL(test_dff 0 35(driver 0 1))
	(_version vf5)
	(_time 1757610180848 2025.09.11 14:03:00)
	(_source(\../src/practica2.vhd\))
	(_parameters tan)
	(_code 8685d38885d0d19186d6c0dcd38080808081828083)
	(_ent
		(_time 1757604784042)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 4(_ent (_in))))
				(_port(_int Clear -1 0 4(_ent (_in))))
				(_port(_int Clock -1 0 4(_ent (_in))))
				(_port(_int Data -1 0 4(_ent (_in))))
				(_port(_int Q -1 0 5(_ent (_out))))
				(_port(_int Qbar -1 0 5(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 23(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(QBar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 12(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 12(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 13(_arch(_uni))))
		(_sig(_int Data -1 0 13(_arch(_uni))))
		(_sig(_int Q -1 0 13(_arch(_uni))))
		(_sig(_int QBar -1 0 13(_arch(_uni))))
		(_cnst(_int Tsetup -2 0 18(_arch((ps 4649817081678659584)))))
		(_cnst(_int Thold -2 0 19(_arch((ps 4649817081678659584)))))
		(_cnst(_int TClk -2 0 20(_arch((ps 4656519704561582080)))))
		(_cnst(_int \TClk/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(ClockGen(_arch 0 0 29(_prcs(_wait_for)(_trgt(2)))))
			(Stimulus(_arch 1 0 40(_prcs(_wait_for)(_trgt(0)(1)(3))(_sens(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
	)
	(_use(std(standard)))
	(_model . Driver 3 -1)
)
I 000047 55 976           1757610227076 prueba
(_unit VHDL(simple 0 2(prueba 0 5))
	(_version vf5)
	(_time 1757610227077 2025.09.11 14:03:47)
	(_source(\../src/simple.vhd\))
	(_parameters tan)
	(_code 20717524297720372122637a742723262926742720)
	(_ent
		(_time 1756325127014)
	)
	(_object
		(_type(_int ~STRING~13 0 6(_array -1((_to i 1 i 11)))))
		(_cnst(_int mensaje 0 0 6(_arch(_string \"hola, mundo"\))))
		(_sig(_int canal -1 0 7(_arch(_uni((i 32))))))
		(_var(_int linea -2 0 10(_prcs 0)))
		(_var(_int dummy -3 0 11(_prcs 0)))
		(_prcs
			(p1(_arch 0 0 9(_prcs(_wait_for)(_trgt(0))(_mon))))
		)
		(_subprogram
			(_ext WRITE(1 21))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext std.TEXTIO.LINE(1 LINE)))
		(_type(_ext std.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext std.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext std.TEXTIO.TEXT(1 TEXT)))
		(_var(_ext std.TEXTIO.OUTPUT(1 OUTPUT)))
	)
	(_use(std(standard))(std(TEXTIO)))
	(_model . prueba 1 -1)
)
I 000047 55 1550          1757610227091 Driver
(_unit VHDL(test_dff 0 35(driver 0 1))
	(_version vf5)
	(_time 1757610227092 2025.09.11 14:03:47)
	(_source(\../src/practica2.vhd\))
	(_parameters tan)
	(_code 30616235356667273060766a653636363637343635)
	(_ent
		(_time 1757604784042)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 4(_ent (_in))))
				(_port(_int Clear -1 0 4(_ent (_in))))
				(_port(_int Clock -1 0 4(_ent (_in))))
				(_port(_int Data -1 0 4(_ent (_in))))
				(_port(_int Q -1 0 5(_ent (_out))))
				(_port(_int Qbar -1 0 5(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 23(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(QBar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 12(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 12(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 13(_arch(_uni))))
		(_sig(_int Data -1 0 13(_arch(_uni))))
		(_sig(_int Q -1 0 13(_arch(_uni))))
		(_sig(_int QBar -1 0 13(_arch(_uni))))
		(_cnst(_int Tsetup -2 0 18(_arch((ps 4649808285585637376)))))
		(_cnst(_int Thold -2 0 19(_arch((ps 4654311885213007872)))))
		(_cnst(_int TClk -2 0 20(_arch((ps 4656519704561582080)))))
		(_cnst(_int \TClk/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(ClockGen(_arch 0 0 29(_prcs(_wait_for)(_trgt(2)))))
			(Stimulus(_arch 1 0 40(_prcs(_wait_for)(_trgt(0)(1)(3))(_sens(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
	)
	(_use(std(standard)))
	(_model . Driver 3 -1)
)
I 000047 55 976           1757610229224 prueba
(_unit VHDL(simple 0 2(prueba 0 5))
	(_version vf5)
	(_time 1757610229225 2025.09.11 14:03:49)
	(_source(\../src/simple.vhd\))
	(_parameters tan)
	(_code 7d7a797c202a7d6a7c7f3e27297a7e7b747b297a7d)
	(_ent
		(_time 1756325127014)
	)
	(_object
		(_type(_int ~STRING~13 0 6(_array -1((_to i 1 i 11)))))
		(_cnst(_int mensaje 0 0 6(_arch(_string \"hola, mundo"\))))
		(_sig(_int canal -1 0 7(_arch(_uni((i 32))))))
		(_var(_int linea -2 0 10(_prcs 0)))
		(_var(_int dummy -3 0 11(_prcs 0)))
		(_prcs
			(p1(_arch 0 0 9(_prcs(_wait_for)(_trgt(0))(_mon))))
		)
		(_subprogram
			(_ext WRITE(1 21))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext std.TEXTIO.LINE(1 LINE)))
		(_type(_ext std.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext std.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext std.TEXTIO.TEXT(1 TEXT)))
		(_var(_ext std.TEXTIO.OUTPUT(1 OUTPUT)))
	)
	(_use(std(standard))(std(TEXTIO)))
	(_model . prueba 1 -1)
)
I 000047 55 1550          1757610229239 Driver
(_unit VHDL(test_dff 0 35(driver 0 1))
	(_version vf5)
	(_time 1757610229240 2025.09.11 14:03:49)
	(_source(\../src/practica2.vhd\))
	(_parameters tan)
	(_code 9c9b9f93cacacb8b9cccdac6c99a9a9a9a9b989a99)
	(_ent
		(_time 1757604784042)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 4(_ent (_in))))
				(_port(_int Clear -1 0 4(_ent (_in))))
				(_port(_int Clock -1 0 4(_ent (_in))))
				(_port(_int Data -1 0 4(_ent (_in))))
				(_port(_int Q -1 0 5(_ent (_out))))
				(_port(_int Qbar -1 0 5(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 23(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(QBar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 12(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 12(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 13(_arch(_uni))))
		(_sig(_int Data -1 0 13(_arch(_uni))))
		(_sig(_int Q -1 0 13(_arch(_uni))))
		(_sig(_int QBar -1 0 13(_arch(_uni))))
		(_cnst(_int Tsetup -2 0 18(_arch((ps 4649808285585637376)))))
		(_cnst(_int Thold -2 0 19(_arch((ps 4654311885213007872)))))
		(_cnst(_int TClk -2 0 20(_arch((ps 4656519704561582080)))))
		(_cnst(_int \TClk/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(ClockGen(_arch 0 0 29(_prcs(_wait_for)(_trgt(2)))))
			(Stimulus(_arch 1 0 40(_prcs(_wait_for)(_trgt(0)(1)(3))(_sens(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
	)
	(_use(std(standard)))
	(_model . Driver 3 -1)
)
I 000047 55 976           1757610593024 prueba
(_unit VHDL(simple 0 2(prueba 0 5))
	(_version vf5)
	(_time 1757610593025 2025.09.11 14:09:53)
	(_source(\../src/simple.vhd\))
	(_parameters tan)
	(_code a1afa6f6a9f6a1b6a0a3e2fbf5a6a2a7a8a7f5a6a1)
	(_ent
		(_time 1756325127014)
	)
	(_object
		(_type(_int ~STRING~13 0 6(_array -1((_to i 1 i 11)))))
		(_cnst(_int mensaje 0 0 6(_arch(_string \"hola, mundo"\))))
		(_sig(_int canal -1 0 7(_arch(_uni((i 32))))))
		(_var(_int linea -2 0 10(_prcs 0)))
		(_var(_int dummy -3 0 11(_prcs 0)))
		(_prcs
			(p1(_arch 0 0 9(_prcs(_wait_for)(_trgt(0))(_mon))))
		)
		(_subprogram
			(_ext WRITE(1 21))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext std.TEXTIO.LINE(1 LINE)))
		(_type(_ext std.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext std.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext std.TEXTIO.TEXT(1 TEXT)))
		(_var(_ext std.TEXTIO.OUTPUT(1 OUTPUT)))
	)
	(_use(std(standard))(std(TEXTIO)))
	(_model . prueba 1 -1)
)
I 000047 55 1550          1757610593039 Driver
(_unit VHDL(test_dff 0 35(driver 0 1))
	(_version vf5)
	(_time 1757610593040 2025.09.11 14:09:53)
	(_source(\../src/practica2.vhd\))
	(_parameters tan)
	(_code b1bfb1e5b5e7e6a6b1e1f7ebe4b7b7b7b7b6b5b7b4)
	(_ent
		(_time 1757604784042)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 4(_ent (_in))))
				(_port(_int Clear -1 0 4(_ent (_in))))
				(_port(_int Clock -1 0 4(_ent (_in))))
				(_port(_int Data -1 0 4(_ent (_in))))
				(_port(_int Q -1 0 5(_ent (_out))))
				(_port(_int Qbar -1 0 5(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 23(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(QBar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 12(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 12(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 13(_arch(_uni))))
		(_sig(_int Data -1 0 13(_arch(_uni))))
		(_sig(_int Q -1 0 13(_arch(_uni))))
		(_sig(_int QBar -1 0 13(_arch(_uni))))
		(_cnst(_int Tsetup -2 0 18(_arch((ps 4649808285585637376)))))
		(_cnst(_int Thold -2 0 19(_arch((ps 4649808285585637376)))))
		(_cnst(_int TClk -2 0 20(_arch((ps 4656519704561582080)))))
		(_cnst(_int \TClk/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(ClockGen(_arch 0 0 29(_prcs(_wait_for)(_trgt(2)))))
			(Stimulus(_arch 1 0 40(_prcs(_wait_for)(_trgt(0)(1)(3))(_sens(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
	)
	(_use(std(standard)))
	(_model . Driver 3 -1)
)
I 000047 55 976           1757610808718 prueba
(_unit VHDL(simple 0 2(prueba 0 5))
	(_version vf5)
	(_time 1757610808719 2025.09.11 14:13:28)
	(_source(\../src/simple.vhd\))
	(_parameters tan)
	(_code 297a7c2d297e293e282b6a737d2e2a2f202f7d2e29)
	(_ent
		(_time 1756325127014)
	)
	(_object
		(_type(_int ~STRING~13 0 6(_array -1((_to i 1 i 11)))))
		(_cnst(_int mensaje 0 0 6(_arch(_string \"hola, mundo"\))))
		(_sig(_int canal -1 0 7(_arch(_uni((i 32))))))
		(_var(_int linea -2 0 10(_prcs 0)))
		(_var(_int dummy -3 0 11(_prcs 0)))
		(_prcs
			(p1(_arch 0 0 9(_prcs(_wait_for)(_trgt(0))(_mon))))
		)
		(_subprogram
			(_ext WRITE(1 21))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext std.TEXTIO.LINE(1 LINE)))
		(_type(_ext std.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext std.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext std.TEXTIO.TEXT(1 TEXT)))
		(_var(_ext std.TEXTIO.OUTPUT(1 OUTPUT)))
	)
	(_use(std(standard))(std(TEXTIO)))
	(_model . prueba 1 -1)
)
I 000047 55 1550          1757610808733 Driver
(_unit VHDL(test_dff 0 35(driver 0 1))
	(_version vf5)
	(_time 1757610808734 2025.09.11 14:13:28)
	(_source(\../src/practica2.vhd\))
	(_parameters tan)
	(_code 386b6a3d356e6f2f38687e626d3e3e3e3e3f3c3e3d)
	(_ent
		(_time 1757604784042)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 4(_ent (_in))))
				(_port(_int Clear -1 0 4(_ent (_in))))
				(_port(_int Clock -1 0 4(_ent (_in))))
				(_port(_int Data -1 0 4(_ent (_in))))
				(_port(_int Q -1 0 5(_ent (_out))))
				(_port(_int Qbar -1 0 5(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 23(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(QBar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 12(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 12(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 13(_arch(_uni))))
		(_sig(_int Data -1 0 13(_arch(_uni))))
		(_sig(_int Q -1 0 13(_arch(_uni))))
		(_sig(_int QBar -1 0 13(_arch(_uni))))
		(_cnst(_int Tsetup -2 0 18(_arch((ps 4647503709213818880)))))
		(_cnst(_int Thold -2 0 19(_arch((ps 4647503709213818880)))))
		(_cnst(_int TClk -2 0 20(_arch((ps 4656519704561582080)))))
		(_cnst(_int \TClk/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(ClockGen(_arch 0 0 29(_prcs(_wait_for)(_trgt(2)))))
			(Stimulus(_arch 1 0 40(_prcs(_wait_for)(_trgt(0)(1)(3))(_sens(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
	)
	(_use(std(standard)))
	(_model . Driver 3 -1)
)
I 000047 55 976           1757610835729 prueba
(_unit VHDL(simple 0 2(prueba 0 5))
	(_version vf5)
	(_time 1757610835730 2025.09.11 14:13:55)
	(_source(\../src/simple.vhd\))
	(_parameters tan)
	(_code b0b3bbe4b9e7b0a7b1b2f3eae4b7b3b6b9b6e4b7b0)
	(_ent
		(_time 1756325127014)
	)
	(_object
		(_type(_int ~STRING~13 0 6(_array -1((_to i 1 i 11)))))
		(_cnst(_int mensaje 0 0 6(_arch(_string \"hola, mundo"\))))
		(_sig(_int canal -1 0 7(_arch(_uni((i 32))))))
		(_var(_int linea -2 0 10(_prcs 0)))
		(_var(_int dummy -3 0 11(_prcs 0)))
		(_prcs
			(p1(_arch 0 0 9(_prcs(_wait_for)(_trgt(0))(_mon))))
		)
		(_subprogram
			(_ext WRITE(1 21))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext std.TEXTIO.LINE(1 LINE)))
		(_type(_ext std.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext std.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext std.TEXTIO.TEXT(1 TEXT)))
		(_var(_ext std.TEXTIO.OUTPUT(1 OUTPUT)))
	)
	(_use(std(standard))(std(TEXTIO)))
	(_model . prueba 1 -1)
)
I 000047 55 1550          1757610835744 Driver
(_unit VHDL(test_dff 0 35(driver 0 1))
	(_version vf5)
	(_time 1757610835745 2025.09.11 14:13:55)
	(_source(\../src/practica2.vhd\))
	(_parameters tan)
	(_code c0c3cc95c59697d7c090869a95c6c6c6c6c7c4c6c5)
	(_ent
		(_time 1757604784042)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 4(_ent (_in))))
				(_port(_int Clear -1 0 4(_ent (_in))))
				(_port(_int Clock -1 0 4(_ent (_in))))
				(_port(_int Data -1 0 4(_ent (_in))))
				(_port(_int Q -1 0 5(_ent (_out))))
				(_port(_int Qbar -1 0 5(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 23(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(QBar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 12(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 12(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 13(_arch(_uni))))
		(_sig(_int Data -1 0 13(_arch(_uni))))
		(_sig(_int Q -1 0 13(_arch(_uni))))
		(_sig(_int QBar -1 0 13(_arch(_uni))))
		(_cnst(_int Tsetup -2 0 18(_arch((ps 4652007308841189376)))))
		(_cnst(_int Thold -2 0 19(_arch((ps 4652007308841189376)))))
		(_cnst(_int TClk -2 0 20(_arch((ps 4656519704561582080)))))
		(_cnst(_int \TClk/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(ClockGen(_arch 0 0 29(_prcs(_wait_for)(_trgt(2)))))
			(Stimulus(_arch 1 0 40(_prcs(_wait_for)(_trgt(0)(1)(3))(_sens(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
	)
	(_use(std(standard)))
	(_model . Driver 3 -1)
)
I 000047 55 976           1757610866315 prueba
(_unit VHDL(simple 0 2(prueba 0 5))
	(_version vf5)
	(_time 1757610866316 2025.09.11 14:14:26)
	(_source(\../src/simple.vhd\))
	(_parameters tan)
	(_code 237720272974233422216079772420252a25772423)
	(_ent
		(_time 1756325127014)
	)
	(_object
		(_type(_int ~STRING~13 0 6(_array -1((_to i 1 i 11)))))
		(_cnst(_int mensaje 0 0 6(_arch(_string \"hola, mundo"\))))
		(_sig(_int canal -1 0 7(_arch(_uni((i 32))))))
		(_var(_int linea -2 0 10(_prcs 0)))
		(_var(_int dummy -3 0 11(_prcs 0)))
		(_prcs
			(p1(_arch 0 0 9(_prcs(_wait_for)(_trgt(0))(_mon))))
		)
		(_subprogram
			(_ext WRITE(1 21))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext std.TEXTIO.LINE(1 LINE)))
		(_type(_ext std.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext std.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext std.TEXTIO.TEXT(1 TEXT)))
		(_var(_ext std.TEXTIO.OUTPUT(1 OUTPUT)))
	)
	(_use(std(standard))(std(TEXTIO)))
	(_model . prueba 1 -1)
)
I 000047 55 1550          1757610866330 Driver
(_unit VHDL(test_dff 0 35(driver 0 1))
	(_version vf5)
	(_time 1757610866331 2025.09.11 14:14:26)
	(_source(\../src/practica2.vhd\))
	(_parameters tan)
	(_code 326636373564652532627468673434343435363437)
	(_ent
		(_time 1757604784042)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 4(_ent (_in))))
				(_port(_int Clear -1 0 4(_ent (_in))))
				(_port(_int Clock -1 0 4(_ent (_in))))
				(_port(_int Data -1 0 4(_ent (_in))))
				(_port(_int Q -1 0 5(_ent (_out))))
				(_port(_int Qbar -1 0 5(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 23(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(QBar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 12(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 12(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 13(_arch(_uni))))
		(_sig(_int Data -1 0 13(_arch(_uni))))
		(_sig(_int Q -1 0 13(_arch(_uni))))
		(_sig(_int QBar -1 0 13(_arch(_uni))))
		(_cnst(_int Tsetup -2 0 18(_arch((ps 4652007308841189376)))))
		(_cnst(_int Thold -2 0 19(_arch((ps 4652007308841189376)))))
		(_cnst(_int TClk -2 0 20(_arch((ps 4656519704561582080)))))
		(_cnst(_int \TClk/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(ClockGen(_arch 0 0 29(_prcs(_wait_for)(_trgt(2)))))
			(Stimulus(_arch 1 0 40(_prcs(_wait_for)(_trgt(0)(1)(3))(_sens(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
	)
	(_use(std(standard)))
	(_model . Driver 3 -1)
)
I 000047 55 976           1757610883417 prueba
(_unit VHDL(simple 0 2(prueba 0 5))
	(_version vf5)
	(_time 1757610883418 2025.09.11 14:14:43)
	(_source(\../src/simple.vhd\))
	(_parameters tan)
	(_code f8fff9a8f9aff8eff9fabba2acfffbfef1feacfff8)
	(_ent
		(_time 1756325127014)
	)
	(_object
		(_type(_int ~STRING~13 0 6(_array -1((_to i 1 i 11)))))
		(_cnst(_int mensaje 0 0 6(_arch(_string \"hola, mundo"\))))
		(_sig(_int canal -1 0 7(_arch(_uni((i 32))))))
		(_var(_int linea -2 0 10(_prcs 0)))
		(_var(_int dummy -3 0 11(_prcs 0)))
		(_prcs
			(p1(_arch 0 0 9(_prcs(_wait_for)(_trgt(0))(_mon))))
		)
		(_subprogram
			(_ext WRITE(1 21))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext std.TEXTIO.LINE(1 LINE)))
		(_type(_ext std.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext std.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext std.TEXTIO.TEXT(1 TEXT)))
		(_var(_ext std.TEXTIO.OUTPUT(1 OUTPUT)))
	)
	(_use(std(standard))(std(TEXTIO)))
	(_model . prueba 1 -1)
)
I 000047 55 1550          1757610883433 Driver
(_unit VHDL(test_dff 0 35(driver 0 1))
	(_version vf5)
	(_time 1757610883434 2025.09.11 14:14:43)
	(_source(\../src/practica2.vhd\))
	(_parameters tan)
	(_code 080f0f0e055e5f1f08584e525d0e0e0e0e0f0c0e0d)
	(_ent
		(_time 1757604784042)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 4(_ent (_in))))
				(_port(_int Clear -1 0 4(_ent (_in))))
				(_port(_int Clock -1 0 4(_ent (_in))))
				(_port(_int Data -1 0 4(_ent (_in))))
				(_port(_int Q -1 0 5(_ent (_out))))
				(_port(_int Qbar -1 0 5(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 23(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(QBar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 12(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 12(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 13(_arch(_uni))))
		(_sig(_int Data -1 0 13(_arch(_uni))))
		(_sig(_int Q -1 0 13(_arch(_uni))))
		(_sig(_int QBar -1 0 13(_arch(_uni))))
		(_cnst(_int Tsetup -2 0 18(_arch((ps 4652007308841189376)))))
		(_cnst(_int Thold -2 0 19(_arch((ps 4652007308841189376)))))
		(_cnst(_int TClk -2 0 20(_arch((ps 4658815484840378368)))))
		(_cnst(_int \TClk/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(ClockGen(_arch 0 0 29(_prcs(_wait_for)(_trgt(2)))))
			(Stimulus(_arch 1 0 40(_prcs(_wait_for)(_trgt(0)(1)(3))(_sens(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
	)
	(_use(std(standard)))
	(_model . Driver 3 -1)
)
I 000047 55 976           1757610885875 prueba
(_unit VHDL(simple 0 2(prueba 0 5))
	(_version vf5)
	(_time 1757610885876 2025.09.11 14:14:45)
	(_source(\../src/simple.vhd\))
	(_parameters tan)
	(_code 8d8add83d0da8d9a8c8fced7d98a8e8b848bd98a8d)
	(_ent
		(_time 1756325127014)
	)
	(_object
		(_type(_int ~STRING~13 0 6(_array -1((_to i 1 i 11)))))
		(_cnst(_int mensaje 0 0 6(_arch(_string \"hola, mundo"\))))
		(_sig(_int canal -1 0 7(_arch(_uni((i 32))))))
		(_var(_int linea -2 0 10(_prcs 0)))
		(_var(_int dummy -3 0 11(_prcs 0)))
		(_prcs
			(p1(_arch 0 0 9(_prcs(_wait_for)(_trgt(0))(_mon))))
		)
		(_subprogram
			(_ext WRITE(1 21))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext std.TEXTIO.LINE(1 LINE)))
		(_type(_ext std.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext std.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext std.TEXTIO.TEXT(1 TEXT)))
		(_var(_ext std.TEXTIO.OUTPUT(1 OUTPUT)))
	)
	(_use(std(standard))(std(TEXTIO)))
	(_model . prueba 1 -1)
)
I 000047 55 1550          1757610885890 Driver
(_unit VHDL(test_dff 0 35(driver 0 1))
	(_version vf5)
	(_time 1757610885891 2025.09.11 14:14:45)
	(_source(\../src/practica2.vhd\))
	(_parameters tan)
	(_code 9d9aca92cccbca8a9dcddbc7c89b9b9b9b9a999b98)
	(_ent
		(_time 1757604784042)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 4(_ent (_in))))
				(_port(_int Clear -1 0 4(_ent (_in))))
				(_port(_int Clock -1 0 4(_ent (_in))))
				(_port(_int Data -1 0 4(_ent (_in))))
				(_port(_int Q -1 0 5(_ent (_out))))
				(_port(_int Qbar -1 0 5(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 23(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(QBar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 12(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 12(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 13(_arch(_uni))))
		(_sig(_int Data -1 0 13(_arch(_uni))))
		(_sig(_int Q -1 0 13(_arch(_uni))))
		(_sig(_int QBar -1 0 13(_arch(_uni))))
		(_cnst(_int Tsetup -2 0 18(_arch((ps 4652007308841189376)))))
		(_cnst(_int Thold -2 0 19(_arch((ps 4652007308841189376)))))
		(_cnst(_int TClk -2 0 20(_arch((ps 4658815484840378368)))))
		(_cnst(_int \TClk/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(ClockGen(_arch 0 0 29(_prcs(_wait_for)(_trgt(2)))))
			(Stimulus(_arch 1 0 40(_prcs(_wait_for)(_trgt(0)(1)(3))(_sens(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
	)
	(_use(std(standard)))
	(_model . Driver 3 -1)
)
I 000047 55 976           1757610960450 prueba
(_unit VHDL(simple 0 2(prueba 0 5))
	(_version vf5)
	(_time 1757610960451 2025.09.11 14:16:00)
	(_source(\../src/simple.vhd\))
	(_parameters tan)
	(_code dfda8a8d8088dfc8dedd9c858bd8dcd9d6d98bd8df)
	(_ent
		(_time 1756325127014)
	)
	(_object
		(_type(_int ~STRING~13 0 6(_array -1((_to i 1 i 11)))))
		(_cnst(_int mensaje 0 0 6(_arch(_string \"hola, mundo"\))))
		(_sig(_int canal -1 0 7(_arch(_uni((i 32))))))
		(_var(_int linea -2 0 10(_prcs 0)))
		(_var(_int dummy -3 0 11(_prcs 0)))
		(_prcs
			(p1(_arch 0 0 9(_prcs(_wait_for)(_trgt(0))(_mon))))
		)
		(_subprogram
			(_ext WRITE(1 21))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext std.TEXTIO.LINE(1 LINE)))
		(_type(_ext std.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext std.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext std.TEXTIO.TEXT(1 TEXT)))
		(_var(_ext std.TEXTIO.OUTPUT(1 OUTPUT)))
	)
	(_use(std(standard))(std(TEXTIO)))
	(_model . prueba 1 -1)
)
I 000047 55 1550          1757610960465 Driver
(_unit VHDL(test_dff 0 35(driver 0 1))
	(_version vf5)
	(_time 1757610960466 2025.09.11 14:16:00)
	(_source(\../src/practica2.vhd\))
	(_parameters tan)
	(_code efeabdbcbcb9b8f8efbfa9b5bae9e9e9e9e8ebe9ea)
	(_ent
		(_time 1757604784042)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 4(_ent (_in))))
				(_port(_int Clear -1 0 4(_ent (_in))))
				(_port(_int Clock -1 0 4(_ent (_in))))
				(_port(_int Data -1 0 4(_ent (_in))))
				(_port(_int Q -1 0 5(_ent (_out))))
				(_port(_int Qbar -1 0 5(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 23(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(QBar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 12(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 12(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 13(_arch(_uni))))
		(_sig(_int Data -1 0 13(_arch(_uni))))
		(_sig(_int Q -1 0 13(_arch(_uni))))
		(_sig(_int QBar -1 0 13(_arch(_uni))))
		(_cnst(_int Tsetup -2 0 18(_arch((ps 4649808285585637376)))))
		(_cnst(_int Thold -2 0 19(_arch((ps 4652007308841189376)))))
		(_cnst(_int TClk -2 0 20(_arch((ps 4656519704561582080)))))
		(_cnst(_int \TClk/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(ClockGen(_arch 0 0 29(_prcs(_wait_for)(_trgt(2)))))
			(Stimulus(_arch 1 0 40(_prcs(_wait_for)(_trgt(0)(1)(3))(_sens(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
	)
	(_use(std(standard)))
	(_model . Driver 3 -1)
)
I 000047 55 976           1757610969902 prueba
(_unit VHDL(simple 0 2(prueba 0 5))
	(_version vf5)
	(_time 1757610969903 2025.09.11 14:16:09)
	(_source(\../src/simple.vhd\))
	(_parameters tan)
	(_code cccecb99969bccdbcdce8f9698cbcfcac5ca98cbcc)
	(_ent
		(_time 1756325127014)
	)
	(_object
		(_type(_int ~STRING~13 0 6(_array -1((_to i 1 i 11)))))
		(_cnst(_int mensaje 0 0 6(_arch(_string \"hola, mundo"\))))
		(_sig(_int canal -1 0 7(_arch(_uni((i 32))))))
		(_var(_int linea -2 0 10(_prcs 0)))
		(_var(_int dummy -3 0 11(_prcs 0)))
		(_prcs
			(p1(_arch 0 0 9(_prcs(_wait_for)(_trgt(0))(_mon))))
		)
		(_subprogram
			(_ext WRITE(1 21))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext std.TEXTIO.LINE(1 LINE)))
		(_type(_ext std.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext std.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext std.TEXTIO.TEXT(1 TEXT)))
		(_var(_ext std.TEXTIO.OUTPUT(1 OUTPUT)))
	)
	(_use(std(standard))(std(TEXTIO)))
	(_model . prueba 1 -1)
)
I 000047 55 1550          1757610969918 Driver
(_unit VHDL(test_dff 0 35(driver 0 1))
	(_version vf5)
	(_time 1757610969919 2025.09.11 14:16:09)
	(_source(\../src/practica2.vhd\))
	(_parameters tan)
	(_code dcdedc8e8a8a8bcbdc8c9a8689dadadadadbd8dad9)
	(_ent
		(_time 1757604784042)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 4(_ent (_in))))
				(_port(_int Clear -1 0 4(_ent (_in))))
				(_port(_int Clock -1 0 4(_ent (_in))))
				(_port(_int Data -1 0 4(_ent (_in))))
				(_port(_int Q -1 0 5(_ent (_out))))
				(_port(_int Qbar -1 0 5(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 23(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(QBar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 12(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 12(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 13(_arch(_uni))))
		(_sig(_int Data -1 0 13(_arch(_uni))))
		(_sig(_int Q -1 0 13(_arch(_uni))))
		(_sig(_int QBar -1 0 13(_arch(_uni))))
		(_cnst(_int Tsetup -2 0 18(_arch((ps 4649808285585637376)))))
		(_cnst(_int Thold -2 0 19(_arch((ps 4652007308841189376)))))
		(_cnst(_int TClk -2 0 20(_arch((ps 4656519704561582080)))))
		(_cnst(_int \TClk/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(ClockGen(_arch 0 0 29(_prcs(_wait_for)(_trgt(2)))))
			(Stimulus(_arch 1 0 40(_prcs(_wait_for)(_trgt(0)(1)(3))(_sens(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
	)
	(_use(std(standard)))
	(_model . Driver 3 -1)
)
I 000047 55 976           1757610995437 prueba
(_unit VHDL(simple 0 2(prueba 0 5))
	(_version vf5)
	(_time 1757610995438 2025.09.11 14:16:35)
	(_source(\../src/simple.vhd\))
	(_parameters tan)
	(_code 88dd838689df889f898acbd2dc8f8b8e818edc8f88)
	(_ent
		(_time 1756325127014)
	)
	(_object
		(_type(_int ~STRING~13 0 6(_array -1((_to i 1 i 11)))))
		(_cnst(_int mensaje 0 0 6(_arch(_string \"hola, mundo"\))))
		(_sig(_int canal -1 0 7(_arch(_uni((i 32))))))
		(_var(_int linea -2 0 10(_prcs 0)))
		(_var(_int dummy -3 0 11(_prcs 0)))
		(_prcs
			(p1(_arch 0 0 9(_prcs(_wait_for)(_trgt(0))(_mon))))
		)
		(_subprogram
			(_ext WRITE(1 21))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext std.TEXTIO.LINE(1 LINE)))
		(_type(_ext std.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext std.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext std.TEXTIO.TEXT(1 TEXT)))
		(_var(_ext std.TEXTIO.OUTPUT(1 OUTPUT)))
	)
	(_use(std(standard))(std(TEXTIO)))
	(_model . prueba 1 -1)
)
I 000047 55 1550          1757610995452 Driver
(_unit VHDL(test_dff 0 35(driver 0 1))
	(_version vf5)
	(_time 1757610995453 2025.09.11 14:16:35)
	(_source(\../src/practica2.vhd\))
	(_parameters tan)
	(_code 97c29b9895c1c08097c7d1cdc29191919190939192)
	(_ent
		(_time 1757604784042)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 4(_ent (_in))))
				(_port(_int Clear -1 0 4(_ent (_in))))
				(_port(_int Clock -1 0 4(_ent (_in))))
				(_port(_int Data -1 0 4(_ent (_in))))
				(_port(_int Q -1 0 5(_ent (_out))))
				(_port(_int Qbar -1 0 5(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 23(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(QBar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 12(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 12(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 13(_arch(_uni))))
		(_sig(_int Data -1 0 13(_arch(_uni))))
		(_sig(_int Q -1 0 13(_arch(_uni))))
		(_sig(_int QBar -1 0 13(_arch(_uni))))
		(_cnst(_int Tsetup -2 0 18(_arch((ps 4647503709213818880)))))
		(_cnst(_int Thold -2 0 19(_arch((ps 4652992471259676672)))))
		(_cnst(_int TClk -2 0 20(_arch((ps 4656519704561582080)))))
		(_cnst(_int \TClk/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(ClockGen(_arch 0 0 29(_prcs(_wait_for)(_trgt(2)))))
			(Stimulus(_arch 1 0 40(_prcs(_wait_for)(_trgt(0)(1)(3))(_sens(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
	)
	(_use(std(standard)))
	(_model . Driver 3 -1)
)
I 000047 55 976           1757611033386 prueba
(_unit VHDL(simple 0 2(prueba 0 5))
	(_version vf5)
	(_time 1757611033387 2025.09.11 14:17:13)
	(_source(\../src/simple.vhd\))
	(_parameters tan)
	(_code c9ca999cc99ec9dec8cb8a939dcecacfc0cf9dcec9)
	(_ent
		(_time 1756325127014)
	)
	(_object
		(_type(_int ~STRING~13 0 6(_array -1((_to i 1 i 11)))))
		(_cnst(_int mensaje 0 0 6(_arch(_string \"hola, mundo"\))))
		(_sig(_int canal -1 0 7(_arch(_uni((i 32))))))
		(_var(_int linea -2 0 10(_prcs 0)))
		(_var(_int dummy -3 0 11(_prcs 0)))
		(_prcs
			(p1(_arch 0 0 9(_prcs(_wait_for)(_trgt(0))(_mon))))
		)
		(_subprogram
			(_ext WRITE(1 21))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext std.TEXTIO.LINE(1 LINE)))
		(_type(_ext std.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext std.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext std.TEXTIO.TEXT(1 TEXT)))
		(_var(_ext std.TEXTIO.OUTPUT(1 OUTPUT)))
	)
	(_use(std(standard))(std(TEXTIO)))
	(_model . prueba 1 -1)
)
I 000047 55 1550          1757611033401 Driver
(_unit VHDL(test_dff 0 35(driver 0 1))
	(_version vf5)
	(_time 1757611033402 2025.09.11 14:17:13)
	(_source(\../src/practica2.vhd\))
	(_parameters tan)
	(_code d8db8f8ad58e8fcfd8889e828ddededededfdcdedd)
	(_ent
		(_time 1757604784042)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 4(_ent (_in))))
				(_port(_int Clear -1 0 4(_ent (_in))))
				(_port(_int Clock -1 0 4(_ent (_in))))
				(_port(_int Data -1 0 4(_ent (_in))))
				(_port(_int Q -1 0 5(_ent (_out))))
				(_port(_int Qbar -1 0 5(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 23(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(QBar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 12(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 12(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 13(_arch(_uni))))
		(_sig(_int Data -1 0 13(_arch(_uni))))
		(_sig(_int Q -1 0 13(_arch(_uni))))
		(_sig(_int QBar -1 0 13(_arch(_uni))))
		(_cnst(_int Tsetup -2 0 18(_arch((ps 4607182418800017408)))))
		(_cnst(_int Thold -2 0 19(_arch((ps 4641240890982006784)))))
		(_cnst(_int TClk -2 0 20(_arch((ps 4656519704561582080)))))
		(_cnst(_int \TClk/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(ClockGen(_arch 0 0 29(_prcs(_wait_for)(_trgt(2)))))
			(Stimulus(_arch 1 0 40(_prcs(_wait_for)(_trgt(0)(1)(3))(_sens(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
	)
	(_use(std(standard)))
	(_model . Driver 3 -1)
)
I 000047 55 976           1757611035668 prueba
(_unit VHDL(simple 0 2(prueba 0 5))
	(_version vf5)
	(_time 1757611035669 2025.09.11 14:17:15)
	(_source(\../src/simple.vhd\))
	(_parameters tan)
	(_code b2b0b4e6b9e5b2a5b3b0f1e8e6b5b1b4bbb4e6b5b2)
	(_ent
		(_time 1756325127014)
	)
	(_object
		(_type(_int ~STRING~13 0 6(_array -1((_to i 1 i 11)))))
		(_cnst(_int mensaje 0 0 6(_arch(_string \"hola, mundo"\))))
		(_sig(_int canal -1 0 7(_arch(_uni((i 32))))))
		(_var(_int linea -2 0 10(_prcs 0)))
		(_var(_int dummy -3 0 11(_prcs 0)))
		(_prcs
			(p1(_arch 0 0 9(_prcs(_wait_for)(_trgt(0))(_mon))))
		)
		(_subprogram
			(_ext WRITE(1 21))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext std.TEXTIO.LINE(1 LINE)))
		(_type(_ext std.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext std.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext std.TEXTIO.TEXT(1 TEXT)))
		(_var(_ext std.TEXTIO.OUTPUT(1 OUTPUT)))
	)
	(_use(std(standard))(std(TEXTIO)))
	(_model . prueba 1 -1)
)
I 000047 55 1550          1757611035684 Driver
(_unit VHDL(test_dff 0 35(driver 0 1))
	(_version vf5)
	(_time 1757611035685 2025.09.11 14:17:15)
	(_source(\../src/practica2.vhd\))
	(_parameters tan)
	(_code c2c0c397c59495d5c292849897c4c4c4c4c5c6c4c7)
	(_ent
		(_time 1757604784042)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 4(_ent (_in))))
				(_port(_int Clear -1 0 4(_ent (_in))))
				(_port(_int Clock -1 0 4(_ent (_in))))
				(_port(_int Data -1 0 4(_ent (_in))))
				(_port(_int Q -1 0 5(_ent (_out))))
				(_port(_int Qbar -1 0 5(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 23(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(QBar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 12(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 12(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 13(_arch(_uni))))
		(_sig(_int Data -1 0 13(_arch(_uni))))
		(_sig(_int Q -1 0 13(_arch(_uni))))
		(_sig(_int QBar -1 0 13(_arch(_uni))))
		(_cnst(_int Tsetup -2 0 18(_arch((ps 4607182418800017408)))))
		(_cnst(_int Thold -2 0 19(_arch((ps 4641240890982006784)))))
		(_cnst(_int TClk -2 0 20(_arch((ps 4656519704561582080)))))
		(_cnst(_int \TClk/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(ClockGen(_arch 0 0 29(_prcs(_wait_for)(_trgt(2)))))
			(Stimulus(_arch 1 0 40(_prcs(_wait_for)(_trgt(0)(1)(3))(_sens(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
	)
	(_use(std(standard)))
	(_model . Driver 3 -1)
)
I 000047 55 976           1757611123814 prueba
(_unit VHDL(simple 0 2(prueba 0 5))
	(_version vf5)
	(_time 1757611123815 2025.09.11 14:18:43)
	(_source(\../src/simple.vhd\))
	(_parameters tan)
	(_code ffa9a8afa0a8ffe8fefdbca5abf8fcf9f6f9abf8ff)
	(_ent
		(_time 1756325127014)
	)
	(_object
		(_type(_int ~STRING~13 0 6(_array -1((_to i 1 i 11)))))
		(_cnst(_int mensaje 0 0 6(_arch(_string \"hola, mundo"\))))
		(_sig(_int canal -1 0 7(_arch(_uni((i 32))))))
		(_var(_int linea -2 0 10(_prcs 0)))
		(_var(_int dummy -3 0 11(_prcs 0)))
		(_prcs
			(p1(_arch 0 0 9(_prcs(_wait_for)(_trgt(0))(_mon))))
		)
		(_subprogram
			(_ext WRITE(1 21))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext std.TEXTIO.LINE(1 LINE)))
		(_type(_ext std.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext std.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext std.TEXTIO.TEXT(1 TEXT)))
		(_var(_ext std.TEXTIO.OUTPUT(1 OUTPUT)))
	)
	(_use(std(standard))(std(TEXTIO)))
	(_model . prueba 1 -1)
)
I 000047 55 1550          1757611123836 Driver
(_unit VHDL(test_dff 0 35(driver 0 1))
	(_version vf5)
	(_time 1757611123837 2025.09.11 14:18:43)
	(_source(\../src/practica2.vhd\))
	(_parameters tan)
	(_code 1e484f194e4849091e4e58444b18181818191a181b)
	(_ent
		(_time 1757604784042)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 4(_ent (_in))))
				(_port(_int Clear -1 0 4(_ent (_in))))
				(_port(_int Clock -1 0 4(_ent (_in))))
				(_port(_int Data -1 0 4(_ent (_in))))
				(_port(_int Q -1 0 5(_ent (_out))))
				(_port(_int Qbar -1 0 5(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 23(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(QBar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 12(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 12(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 13(_arch(_uni))))
		(_sig(_int Data -1 0 13(_arch(_uni))))
		(_sig(_int Q -1 0 13(_arch(_uni))))
		(_sig(_int QBar -1 0 13(_arch(_uni))))
		(_cnst(_int Tsetup -2 0 18(_arch((ps 4662219572839972864)))))
		(_cnst(_int Thold -2 0 19(_arch((ps 4652007308841189376)))))
		(_cnst(_int TClk -2 0 20(_arch((ps 4656519704561582080)))))
		(_cnst(_int \TClk/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(ClockGen(_arch 0 0 29(_prcs(_wait_for)(_trgt(2)))))
			(Stimulus(_arch 1 0 40(_prcs(_wait_for)(_trgt(0)(1)(3))(_sens(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
	)
	(_use(std(standard)))
	(_model . Driver 3 -1)
)
I 000047 55 976           1757611125952 prueba
(_unit VHDL(simple 0 2(prueba 0 5))
	(_version vf5)
	(_time 1757611125953 2025.09.11 14:18:45)
	(_source(\../src/simple.vhd\))
	(_parameters tan)
	(_code 5b0e5e58000c5b4c5a5918010f5c585d525d0f5c5b)
	(_ent
		(_time 1756325127014)
	)
	(_object
		(_type(_int ~STRING~13 0 6(_array -1((_to i 1 i 11)))))
		(_cnst(_int mensaje 0 0 6(_arch(_string \"hola, mundo"\))))
		(_sig(_int canal -1 0 7(_arch(_uni((i 32))))))
		(_var(_int linea -2 0 10(_prcs 0)))
		(_var(_int dummy -3 0 11(_prcs 0)))
		(_prcs
			(p1(_arch 0 0 9(_prcs(_wait_for)(_trgt(0))(_mon))))
		)
		(_subprogram
			(_ext WRITE(1 21))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext std.TEXTIO.LINE(1 LINE)))
		(_type(_ext std.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext std.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext std.TEXTIO.TEXT(1 TEXT)))
		(_var(_ext std.TEXTIO.OUTPUT(1 OUTPUT)))
	)
	(_use(std(standard))(std(TEXTIO)))
	(_model . prueba 1 -1)
)
I 000047 55 1550          1757611125966 Driver
(_unit VHDL(test_dff 0 35(driver 0 1))
	(_version vf5)
	(_time 1757611125967 2025.09.11 14:18:45)
	(_source(\../src/practica2.vhd\))
	(_parameters tan)
	(_code 6b3e696b3c3d3c7c6b3b2d313e6d6d6d6d6c6f6d6e)
	(_ent
		(_time 1757604784042)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 4(_ent (_in))))
				(_port(_int Clear -1 0 4(_ent (_in))))
				(_port(_int Clock -1 0 4(_ent (_in))))
				(_port(_int Data -1 0 4(_ent (_in))))
				(_port(_int Q -1 0 5(_ent (_out))))
				(_port(_int Qbar -1 0 5(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 23(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(QBar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 12(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 12(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 13(_arch(_uni))))
		(_sig(_int Data -1 0 13(_arch(_uni))))
		(_sig(_int Q -1 0 13(_arch(_uni))))
		(_sig(_int QBar -1 0 13(_arch(_uni))))
		(_cnst(_int Tsetup -2 0 18(_arch((ps 4662219572839972864)))))
		(_cnst(_int Thold -2 0 19(_arch((ps 4652007308841189376)))))
		(_cnst(_int TClk -2 0 20(_arch((ps 4656519704561582080)))))
		(_cnst(_int \TClk/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(ClockGen(_arch 0 0 29(_prcs(_wait_for)(_trgt(2)))))
			(Stimulus(_arch 1 0 40(_prcs(_wait_for)(_trgt(0)(1)(3))(_sens(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
	)
	(_use(std(standard)))
	(_model . Driver 3 -1)
)
I 000047 55 976           1757611153893 prueba
(_unit VHDL(simple 0 2(prueba 0 5))
	(_version vf5)
	(_time 1757611153894 2025.09.11 14:19:13)
	(_source(\../src/simple.vhd\))
	(_parameters tan)
	(_code 7d787d7c202a7d6a7c7f3e27297a7e7b747b297a7d)
	(_ent
		(_time 1756325127014)
	)
	(_object
		(_type(_int ~STRING~13 0 6(_array -1((_to i 1 i 11)))))
		(_cnst(_int mensaje 0 0 6(_arch(_string \"hola, mundo"\))))
		(_sig(_int canal -1 0 7(_arch(_uni((i 32))))))
		(_var(_int linea -2 0 10(_prcs 0)))
		(_var(_int dummy -3 0 11(_prcs 0)))
		(_prcs
			(p1(_arch 0 0 9(_prcs(_wait_for)(_trgt(0))(_mon))))
		)
		(_subprogram
			(_ext WRITE(1 21))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext std.TEXTIO.LINE(1 LINE)))
		(_type(_ext std.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext std.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext std.TEXTIO.TEXT(1 TEXT)))
		(_var(_ext std.TEXTIO.OUTPUT(1 OUTPUT)))
	)
	(_use(std(standard))(std(TEXTIO)))
	(_model . prueba 1 -1)
)
I 000047 55 1550          1757611153908 Driver
(_unit VHDL(test_dff 0 35(driver 0 1))
	(_version vf5)
	(_time 1757611153909 2025.09.11 14:19:13)
	(_source(\../src/practica2.vhd\))
	(_parameters tan)
	(_code 8c898b82dadadb9b8cdccad6d98a8a8a8a8b888a89)
	(_ent
		(_time 1757604784042)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 4(_ent (_in))))
				(_port(_int Clear -1 0 4(_ent (_in))))
				(_port(_int Clock -1 0 4(_ent (_in))))
				(_port(_int Data -1 0 4(_ent (_in))))
				(_port(_int Q -1 0 5(_ent (_out))))
				(_port(_int Qbar -1 0 5(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 23(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(QBar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 12(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 12(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 13(_arch(_uni))))
		(_sig(_int Data -1 0 13(_arch(_uni))))
		(_sig(_int Q -1 0 13(_arch(_uni))))
		(_sig(_int QBar -1 0 13(_arch(_uni))))
		(_cnst(_int Tsetup -2 0 18(_arch((ps 4662219572839972864)))))
		(_cnst(_int Thold -2 0 19(_arch((ps 4652007308841189376)))))
		(_cnst(_int TClk -2 0 20(_arch((ps 4656519704561582080)))))
		(_cnst(_int \TClk/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(ClockGen(_arch 0 0 29(_prcs(_wait_for)(_trgt(2)))))
			(Stimulus(_arch 1 0 40(_prcs(_wait_for)(_trgt(0)(1)(3))(_sens(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
	)
	(_use(std(standard)))
	(_model . Driver 3 -1)
)
I 000047 55 976           1757611171605 prueba
(_unit VHDL(simple 0 2(prueba 0 5))
	(_version vf5)
	(_time 1757611171606 2025.09.11 14:19:31)
	(_source(\../src/simple.vhd\))
	(_parameters tan)
	(_code b3b2b8e7b9e4b3a4b2b1f0e9e7b4b0b5bab5e7b4b3)
	(_ent
		(_time 1756325127014)
	)
	(_object
		(_type(_int ~STRING~13 0 6(_array -1((_to i 1 i 11)))))
		(_cnst(_int mensaje 0 0 6(_arch(_string \"hola, mundo"\))))
		(_sig(_int canal -1 0 7(_arch(_uni((i 32))))))
		(_var(_int linea -2 0 10(_prcs 0)))
		(_var(_int dummy -3 0 11(_prcs 0)))
		(_prcs
			(p1(_arch 0 0 9(_prcs(_wait_for)(_trgt(0))(_mon))))
		)
		(_subprogram
			(_ext WRITE(1 21))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext std.TEXTIO.LINE(1 LINE)))
		(_type(_ext std.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext std.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext std.TEXTIO.TEXT(1 TEXT)))
		(_var(_ext std.TEXTIO.OUTPUT(1 OUTPUT)))
	)
	(_use(std(standard))(std(TEXTIO)))
	(_model . prueba 1 -1)
)
I 000047 55 1547          1757611171620 Driver
(_unit VHDL(test_dff 0 35(driver 0 1))
	(_version vf5)
	(_time 1757611171621 2025.09.11 14:19:31)
	(_source(\../src/practica2.vhd\))
	(_parameters tan)
	(_code c3c2cf96c59594d4c393859996c5c5c5c5c4c7c5c6)
	(_ent
		(_time 1757604784042)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 4(_ent (_in))))
				(_port(_int Clear -1 0 4(_ent (_in))))
				(_port(_int Clock -1 0 4(_ent (_in))))
				(_port(_int Data -1 0 4(_ent (_in))))
				(_port(_int Q -1 0 5(_ent (_out))))
				(_port(_int Qbar -1 0 5(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 23(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(QBar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 12(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 12(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 13(_arch(_uni))))
		(_sig(_int Data -1 0 13(_arch(_uni))))
		(_sig(_int Q -1 0 13(_arch(_uni))))
		(_sig(_int QBar -1 0 13(_arch(_uni))))
		(_cnst(_int Tsetup -2 0 18(_arch((ps 4662219572839972864)))))
		(_cnst(_int Thold -2 0 19(_arch((ps 4652007308841189376)))))
		(_cnst(_int TClk -2 0 20(_arch((ps 4656519704561582080)))))
		(_cnst(_int \TClk/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(ClockGen(_arch 0 0 29(_prcs(_wait_for)(_trgt(2)))))
			(Stimulus(_arch 1 0 40(_prcs(_wait_for)(_trgt(1)(3))(_sens(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
	)
	(_use(std(standard)))
	(_model . Driver 3 -1)
)
I 000047 55 976           1757611178430 prueba
(_unit VHDL(simple 0 2(prueba 0 5))
	(_version vf5)
	(_time 1757611178431 2025.09.11 14:19:38)
	(_source(\../src/simple.vhd\))
	(_parameters tan)
	(_code 606f6060693760776162233a346763666966346760)
	(_ent
		(_time 1756325127014)
	)
	(_object
		(_type(_int ~STRING~13 0 6(_array -1((_to i 1 i 11)))))
		(_cnst(_int mensaje 0 0 6(_arch(_string \"hola, mundo"\))))
		(_sig(_int canal -1 0 7(_arch(_uni((i 32))))))
		(_var(_int linea -2 0 10(_prcs 0)))
		(_var(_int dummy -3 0 11(_prcs 0)))
		(_prcs
			(p1(_arch 0 0 9(_prcs(_wait_for)(_trgt(0))(_mon))))
		)
		(_subprogram
			(_ext WRITE(1 21))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext std.TEXTIO.LINE(1 LINE)))
		(_type(_ext std.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext std.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext std.TEXTIO.TEXT(1 TEXT)))
		(_var(_ext std.TEXTIO.OUTPUT(1 OUTPUT)))
	)
	(_use(std(standard))(std(TEXTIO)))
	(_model . prueba 1 -1)
)
I 000047 55 1547          1757611178445 Driver
(_unit VHDL(test_dff 0 35(driver 0 1))
	(_version vf5)
	(_time 1757611178446 2025.09.11 14:19:38)
	(_source(\../src/practica2.vhd\))
	(_parameters tan)
	(_code 6f60686f3c3938786f3f29353a69696969686b696a)
	(_ent
		(_time 1757604784042)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 4(_ent (_in))))
				(_port(_int Clear -1 0 4(_ent (_in))))
				(_port(_int Clock -1 0 4(_ent (_in))))
				(_port(_int Data -1 0 4(_ent (_in))))
				(_port(_int Q -1 0 5(_ent (_out))))
				(_port(_int Qbar -1 0 5(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 23(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(QBar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 12(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 12(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 13(_arch(_uni))))
		(_sig(_int Data -1 0 13(_arch(_uni))))
		(_sig(_int Q -1 0 13(_arch(_uni))))
		(_sig(_int QBar -1 0 13(_arch(_uni))))
		(_cnst(_int Tsetup -2 0 18(_arch((ps 4662219572839972864)))))
		(_cnst(_int Thold -2 0 19(_arch((ps 4652007308841189376)))))
		(_cnst(_int TClk -2 0 20(_arch((ps 4656519704561582080)))))
		(_cnst(_int \TClk/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(ClockGen(_arch 0 0 29(_prcs(_wait_for)(_trgt(2)))))
			(Stimulus(_arch 1 0 40(_prcs(_wait_for)(_trgt(1)(3))(_sens(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
	)
	(_use(std(standard)))
	(_model . Driver 3 -1)
)
I 000047 55 976           1757611196730 prueba
(_unit VHDL(simple 0 2(prueba 0 5))
	(_version vf5)
	(_time 1757611196731 2025.09.11 14:19:56)
	(_source(\../src/simple.vhd\))
	(_parameters tan)
	(_code d88c8a8ad98fd8cfd9da9b828cdfdbded1de8cdfd8)
	(_ent
		(_time 1756325127014)
	)
	(_object
		(_type(_int ~STRING~13 0 6(_array -1((_to i 1 i 11)))))
		(_cnst(_int mensaje 0 0 6(_arch(_string \"hola, mundo"\))))
		(_sig(_int canal -1 0 7(_arch(_uni((i 32))))))
		(_var(_int linea -2 0 10(_prcs 0)))
		(_var(_int dummy -3 0 11(_prcs 0)))
		(_prcs
			(p1(_arch 0 0 9(_prcs(_wait_for)(_trgt(0))(_mon))))
		)
		(_subprogram
			(_ext WRITE(1 21))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext std.TEXTIO.LINE(1 LINE)))
		(_type(_ext std.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext std.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext std.TEXTIO.TEXT(1 TEXT)))
		(_var(_ext std.TEXTIO.OUTPUT(1 OUTPUT)))
	)
	(_use(std(standard))(std(TEXTIO)))
	(_model . prueba 1 -1)
)
I 000047 55 1547          1757611196745 Driver
(_unit VHDL(test_dff 0 35(driver 0 1))
	(_version vf5)
	(_time 1757611196746 2025.09.11 14:19:56)
	(_source(\../src/practica2.vhd\))
	(_parameters tan)
	(_code e8bcbdbbe5bebfffe8b8aeb2bdeeeeeeeeefeceeed)
	(_ent
		(_time 1757604784042)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 4(_ent (_in))))
				(_port(_int Clear -1 0 4(_ent (_in))))
				(_port(_int Clock -1 0 4(_ent (_in))))
				(_port(_int Data -1 0 4(_ent (_in))))
				(_port(_int Q -1 0 5(_ent (_out))))
				(_port(_int Qbar -1 0 5(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 23(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(QBar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 12(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 12(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 13(_arch(_uni))))
		(_sig(_int Data -1 0 13(_arch(_uni))))
		(_sig(_int Q -1 0 13(_arch(_uni))))
		(_sig(_int QBar -1 0 13(_arch(_uni))))
		(_cnst(_int Tsetup -2 0 18(_arch((ps 4662219572839972864)))))
		(_cnst(_int Thold -2 0 19(_arch((ps 4652007308841189376)))))
		(_cnst(_int TClk -2 0 20(_arch((ps 4656519704561582080)))))
		(_cnst(_int \TClk/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(ClockGen(_arch 0 0 29(_prcs(_wait_for)(_trgt(2)))))
			(Stimulus(_arch 1 0 40(_prcs(_wait_for)(_trgt(1)(3))(_sens(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
	)
	(_use(std(standard)))
	(_model . Driver 3 -1)
)
I 000047 55 976           1757611199988 prueba
(_unit VHDL(simple 0 2(prueba 0 5))
	(_version vf5)
	(_time 1757611199989 2025.09.11 14:19:59)
	(_source(\../src/simple.vhd\))
	(_parameters tan)
	(_code 8ad98e84d2dd8a9d8b88c9d0de8d898c838cde8d8a)
	(_ent
		(_time 1756325127014)
	)
	(_object
		(_type(_int ~STRING~13 0 6(_array -1((_to i 1 i 11)))))
		(_cnst(_int mensaje 0 0 6(_arch(_string \"hola, mundo"\))))
		(_sig(_int canal -1 0 7(_arch(_uni((i 32))))))
		(_var(_int linea -2 0 10(_prcs 0)))
		(_var(_int dummy -3 0 11(_prcs 0)))
		(_prcs
			(p1(_arch 0 0 9(_prcs(_wait_for)(_trgt(0))(_mon))))
		)
		(_subprogram
			(_ext WRITE(1 21))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext std.TEXTIO.LINE(1 LINE)))
		(_type(_ext std.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext std.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext std.TEXTIO.TEXT(1 TEXT)))
		(_var(_ext std.TEXTIO.OUTPUT(1 OUTPUT)))
	)
	(_use(std(standard))(std(TEXTIO)))
	(_model . prueba 1 -1)
)
I 000047 55 1547          1757611200003 Driver
(_unit VHDL(test_dff 0 35(driver 0 1))
	(_version vf5)
	(_time 1757611200004 2025.09.11 14:20:00)
	(_source(\../src/practica2.vhd\))
	(_parameters tan)
	(_code 9ac99995cecccd8d9acadcc0cf9c9c9c9c9d9e9c9f)
	(_ent
		(_time 1757604784042)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 4(_ent (_in))))
				(_port(_int Clear -1 0 4(_ent (_in))))
				(_port(_int Clock -1 0 4(_ent (_in))))
				(_port(_int Data -1 0 4(_ent (_in))))
				(_port(_int Q -1 0 5(_ent (_out))))
				(_port(_int Qbar -1 0 5(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 23(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(QBar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 12(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 12(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 13(_arch(_uni))))
		(_sig(_int Data -1 0 13(_arch(_uni))))
		(_sig(_int Q -1 0 13(_arch(_uni))))
		(_sig(_int QBar -1 0 13(_arch(_uni))))
		(_cnst(_int Tsetup -2 0 18(_arch((ps 4662219572839972864)))))
		(_cnst(_int Thold -2 0 19(_arch((ps 4652007308841189376)))))
		(_cnst(_int TClk -2 0 20(_arch((ps 4656519704561582080)))))
		(_cnst(_int \TClk/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(ClockGen(_arch 0 0 29(_prcs(_wait_for)(_trgt(2)))))
			(Stimulus(_arch 1 0 40(_prcs(_wait_for)(_trgt(1)(3))(_sens(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
	)
	(_use(std(standard)))
	(_model . Driver 3 -1)
)
I 000047 55 976           1757611277436 prueba
(_unit VHDL(simple 0 2(prueba 0 5))
	(_version vf5)
	(_time 1757611277437 2025.09.11 14:21:17)
	(_source(\../src/simple.vhd\))
	(_parameters tan)
	(_code 181f1d1f194f180f191a5b424c1f1b1e111e4c1f18)
	(_ent
		(_time 1756325127014)
	)
	(_object
		(_type(_int ~STRING~13 0 6(_array -1((_to i 1 i 11)))))
		(_cnst(_int mensaje 0 0 6(_arch(_string \"hola, mundo"\))))
		(_sig(_int canal -1 0 7(_arch(_uni((i 32))))))
		(_var(_int linea -2 0 10(_prcs 0)))
		(_var(_int dummy -3 0 11(_prcs 0)))
		(_prcs
			(p1(_arch 0 0 9(_prcs(_wait_for)(_trgt(0))(_mon))))
		)
		(_subprogram
			(_ext WRITE(1 21))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext std.TEXTIO.LINE(1 LINE)))
		(_type(_ext std.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext std.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext std.TEXTIO.TEXT(1 TEXT)))
		(_var(_ext std.TEXTIO.OUTPUT(1 OUTPUT)))
	)
	(_use(std(standard))(std(TEXTIO)))
	(_model . prueba 1 -1)
)
I 000047 55 1547          1757611277452 Driver
(_unit VHDL(test_dff 0 35(driver 0 1))
	(_version vf5)
	(_time 1757611277453 2025.09.11 14:21:17)
	(_source(\../src/practica2.vhd\))
	(_parameters tan)
	(_code 27202523257170302777617d722121212120232122)
	(_ent
		(_time 1757604784042)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 4(_ent (_in))))
				(_port(_int Clear -1 0 4(_ent (_in))))
				(_port(_int Clock -1 0 4(_ent (_in))))
				(_port(_int Data -1 0 4(_ent (_in))))
				(_port(_int Q -1 0 5(_ent (_out))))
				(_port(_int Qbar -1 0 5(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 23(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(QBar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 12(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 12(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 13(_arch(_uni))))
		(_sig(_int Data -1 0 13(_arch(_uni))))
		(_sig(_int Q -1 0 13(_arch(_uni))))
		(_sig(_int QBar -1 0 13(_arch(_uni))))
		(_cnst(_int Tsetup -2 0 18(_arch((ps 4662219572839972864)))))
		(_cnst(_int Thold -2 0 19(_arch((ps 4652007308841189376)))))
		(_cnst(_int TClk -2 0 20(_arch((ps 4661014508095930368)))))
		(_cnst(_int \TClk/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(ClockGen(_arch 0 0 29(_prcs(_wait_for)(_trgt(2)))))
			(Stimulus(_arch 1 0 40(_prcs(_wait_for)(_trgt(1)(3))(_sens(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
	)
	(_use(std(standard)))
	(_model . Driver 3 -1)
)
I 000047 55 976           1757617207235 prueba
(_unit VHDL(simple 0 2(prueba 0 5))
	(_version vf5)
	(_time 1757617207236 2025.09.11 16:00:07)
	(_source(\../src/simple.vhd\))
	(_parameters tan)
	(_code 5c535e5f060b5c4b5d5e1f06085b5f5a555a085b5c)
	(_ent
		(_time 1756325127014)
	)
	(_object
		(_type(_int ~STRING~13 0 6(_array -1((_to i 1 i 11)))))
		(_cnst(_int mensaje 0 0 6(_arch(_string \"hola, mundo"\))))
		(_sig(_int canal -1 0 7(_arch(_uni((i 32))))))
		(_var(_int linea -2 0 10(_prcs 0)))
		(_var(_int dummy -3 0 11(_prcs 0)))
		(_prcs
			(p1(_arch 0 0 9(_prcs(_wait_for)(_trgt(0))(_mon))))
		)
		(_subprogram
			(_ext WRITE(1 21))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext std.TEXTIO.LINE(1 LINE)))
		(_type(_ext std.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext std.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext std.TEXTIO.TEXT(1 TEXT)))
		(_var(_ext std.TEXTIO.OUTPUT(1 OUTPUT)))
	)
	(_use(std(standard))(std(TEXTIO)))
	(_model . prueba 1 -1)
)
I 000053 55 1456          1757617207252 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 1 4))
	(_version vf5)
	(_time 1757617207253 2025.09.11 16:00:07)
	(_source(\../src/practica2.vhd\(\../src/Tp2.vhd\)))
	(_parameters tan)
	(_code 6c62696c393b3e7a693b7a363b6a686a6a6a6a6a68)
	(_ent
		(_time 1756945109009)
	)
	(_object
		(_port(_int Preset -1 0 3(_ent(_in))))
		(_port(_int Clear -1 0 4(_ent(_in))))
		(_port(_int Clock -1 0 5(_ent(_in))))
		(_port(_int Data -1 0 6(_ent(_in))))
		(_port(_int Q -1 0 7(_ent(_out))))
		(_port(_int QBar -1 0 8(_ent(_out))))
		(_sig(_int A -1 1 6(_arch(_uni))))
		(_sig(_int B -1 1 6(_arch(_uni))))
		(_sig(_int C -1 1 6(_arch(_uni))))
		(_sig(_int D -1 1 6(_arch(_uni))))
		(_sig(_int Qint -1 1 7(_arch(_uni))))
		(_sig(_int QbarInt -1 1 7(_arch(_uni))))
		(_prcs
			(line__10(_arch 0 1 10(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__11(_arch 1 1 11(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__12(_arch 2 1 12(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__13(_arch 3 1 13(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__14(_arch 4 1 14(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__15(_arch 5 1 15(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__16(_arch 6 1 16(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__17(_arch 7 1 17(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000047 55 1572          1757617207264 Driver
(_unit VHDL(test_dff 0 35(driver 1 23))
	(_version vf5)
	(_time 1757617207265 2025.09.11 16:00:07)
	(_source(\../src/practica2.vhd\(\../src/Tp2.vhd\)))
	(_parameters tan)
	(_code 7c73797d2a2a2b6b7c2c3a26297a7a7a7a7b787a79)
	(_ent
		(_time 1757604784042)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 1 26(_ent (_in))))
				(_port(_int Clear -1 1 26(_ent (_in))))
				(_port(_int Clock -1 1 26(_ent (_in))))
				(_port(_int Data -1 1 26(_ent (_in))))
				(_port(_int Q -1 1 27(_ent (_out))))
				(_port(_int Qbar -1 1 27(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 45(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(QBar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 1 34(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 1 34(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 1 35(_arch(_uni))))
		(_sig(_int Data -1 1 35(_arch(_uni))))
		(_sig(_int Q -1 1 35(_arch(_uni))))
		(_sig(_int QBar -1 1 35(_arch(_uni))))
		(_cnst(_int Tsetup -2 1 40(_arch((ps 4647503709213818880)))))
		(_cnst(_int Thold -2 1 41(_arch((ps 4647503709213818880)))))
		(_cnst(_int TClk -2 1 42(_arch((ps 4656519704561582080)))))
		(_cnst(_int \TClk/2\ -2 1 0(_int gms(_code 2))))
		(_prcs
			(ClockGen(_arch 0 1 51(_prcs(_wait_for)(_trgt(2)))))
			(Stimulus(_arch 1 1 62(_prcs(_wait_for)(_trgt(1)(3))(_sens(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
	)
	(_use(std(standard)))
	(_model . Driver 3 -1)
)
I 000051 55 2526          1757617207300 Estructura
(_unit VHDL(latch8 0 5(estructura 0 15))
	(_version vf5)
	(_time 1757617207301 2025.09.11 16:00:07)
	(_source(\../src/Tp3.vhd\))
	(_parameters tan)
	(_code 9b95c994c8cdcb8d9a9d83c4c29dc89d9a9c9f9d98)
	(_ent
		(_time 1757617207298)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 18(_ent (_in))))
				(_port(_int Clear -1 0 19(_ent (_in))))
				(_port(_int Clock -1 0 20(_ent (_in))))
				(_port(_int Data -1 0 21(_ent (_in))))
				(_port(_int Q -1 0 22(_ent (_out))))
				(_port(_int QBar -1 0 23(_ent (_out))))
			)
		)
	)
	(_inst F7 0 29(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(7)))
			((Q)(Q(7)))
			((QBar)(QBar(7)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F6 0 30(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(6)))
			((Q)(Q(6)))
			((QBar)(QBar(6)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F5 0 31(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(5)))
			((Q)(Q(5)))
			((QBar)(QBar(5)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F4 0 32(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(4)))
			((Q)(Q(4)))
			((QBar)(QBar(4)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F3 0 33(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(3)))
			((Q)(Q(3)))
			((QBar)(QBar(3)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F2 0 34(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(2)))
			((Q)(Q(2)))
			((QBar)(QBar(2)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F1 0 35(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(1)))
			((Q)(Q(1)))
			((QBar)(QBar(1)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F0 0 36(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(0)))
			((Q)(Q(0)))
			((QBar)(QBar(0)))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 7(_ent(_in))))
		(_port(_int Clk -1 0 8(_ent(_in))))
		(_port(_int Pre -1 0 9(_ent(_in))))
		(_port(_int Clr -1 0 10(_ent(_in))))
		(_port(_int Q 0 0 11(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 27(_array -1((_dto i 7 i 0)))))
		(_sig(_int QBar 1 0 27(_arch(_uni))))
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
)
I 000047 55 1425          1757617207306 Driver
(_unit VHDL(test_latch8 0 44(driver 0 47))
	(_version vf5)
	(_time 1757617207307 2025.09.11 16:00:07)
	(_source(\../src/Tp3.vhd\))
	(_parameters tan)
	(_code 9b949e94cccdcc8c9c9bddc1999d9a9c9f9d989d93)
	(_ent
		(_time 1757617207304)
	)
	(_comp
		(Latch8
			(_object
				(_port(_int D 0 0 50(_ent (_in))))
				(_port(_int Clk -1 0 51(_ent (_in))))
				(_port(_int Pre -1 0 52(_ent (_in))))
				(_port(_int Clr -1 0 53(_ent (_in))))
				(_port(_int Q 0 0 54(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 61(_comp Latch8)
		(_port
			((D)(D))
			((Clk)(Clk))
			((Pre)(Pre))
			((Clr)(Clr))
			((Q)(Q))
		)
		(_use(_ent . Latch8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 50(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 0 58(_array -1((_dto i 7 i 0)))))
		(_sig(_int D 1 0 58(_arch(_uni))))
		(_sig(_int Q 1 0 58(_arch(_uni))))
		(_sig(_int Clk -1 0 59(_arch(_uni((i 1))))))
		(_sig(_int Pre -1 0 59(_arch(_uni((i 1))))))
		(_sig(_int Clr -1 0 59(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 64(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 0 64(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 0 63(_prcs(_wait_for)(_trgt(0)(2)(3)(4))(_mon)(_read(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16777216 16842752)
		(1684107084 1767982624 6579564)
	)
	(_model . Driver 1 -1)
)
I 000047 55 976           1757617222847 prueba
(_unit VHDL(simple 0 2(prueba 0 5))
	(_version vf5)
	(_time 1757617222848 2025.09.11 16:00:22)
	(_source(\../src/simple.vhd\))
	(_parameters tan)
	(_code 56030055590156415754150c025155505f50025156)
	(_ent
		(_time 1756325127014)
	)
	(_object
		(_type(_int ~STRING~13 0 6(_array -1((_to i 1 i 11)))))
		(_cnst(_int mensaje 0 0 6(_arch(_string \"hola, mundo"\))))
		(_sig(_int canal -1 0 7(_arch(_uni((i 32))))))
		(_var(_int linea -2 0 10(_prcs 0)))
		(_var(_int dummy -3 0 11(_prcs 0)))
		(_prcs
			(p1(_arch 0 0 9(_prcs(_wait_for)(_trgt(0))(_mon))))
		)
		(_subprogram
			(_ext WRITE(1 21))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext std.TEXTIO.LINE(1 LINE)))
		(_type(_ext std.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext std.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext std.TEXTIO.TEXT(1 TEXT)))
		(_var(_ext std.TEXTIO.OUTPUT(1 OUTPUT)))
	)
	(_use(std(standard))(std(TEXTIO)))
	(_model . prueba 1 -1)
)
I 000053 55 1456          1757617222865 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 1 4))
	(_version vf5)
	(_time 1757617222866 2025.09.11 16:00:22)
	(_source(\../src/practica2.vhd\(\../src/Tp2.vhd\)))
	(_parameters tan)
	(_code 75212474762227637022632f227371737373737371)
	(_ent
		(_time 1756945109009)
	)
	(_object
		(_port(_int Preset -1 0 3(_ent(_in))))
		(_port(_int Clear -1 0 4(_ent(_in))))
		(_port(_int Clock -1 0 5(_ent(_in))))
		(_port(_int Data -1 0 6(_ent(_in))))
		(_port(_int Q -1 0 7(_ent(_out))))
		(_port(_int QBar -1 0 8(_ent(_out))))
		(_sig(_int A -1 1 6(_arch(_uni))))
		(_sig(_int B -1 1 6(_arch(_uni))))
		(_sig(_int C -1 1 6(_arch(_uni))))
		(_sig(_int D -1 1 6(_arch(_uni))))
		(_sig(_int Qint -1 1 7(_arch(_uni))))
		(_sig(_int QbarInt -1 1 7(_arch(_uni))))
		(_prcs
			(line__10(_arch 0 1 10(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__11(_arch 1 1 11(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__12(_arch 2 1 12(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__13(_arch 3 1 13(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__14(_arch 4 1 14(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__15(_arch 5 1 15(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__16(_arch 6 1 16(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__17(_arch 7 1 17(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000047 55 1572          1757617222871 Driver
(_unit VHDL(test_dff 0 35(driver 1 23))
	(_version vf5)
	(_time 1757617222872 2025.09.11 16:00:22)
	(_source(\../src/practica2.vhd\(\../src/Tp2.vhd\)))
	(_parameters tan)
	(_code 75202474752322627525332f207373737372717370)
	(_ent
		(_time 1757604784042)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 1 26(_ent (_in))))
				(_port(_int Clear -1 1 26(_ent (_in))))
				(_port(_int Clock -1 1 26(_ent (_in))))
				(_port(_int Data -1 1 26(_ent (_in))))
				(_port(_int Q -1 1 27(_ent (_out))))
				(_port(_int Qbar -1 1 27(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 45(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(QBar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 1 34(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 1 34(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 1 35(_arch(_uni))))
		(_sig(_int Data -1 1 35(_arch(_uni))))
		(_sig(_int Q -1 1 35(_arch(_uni))))
		(_sig(_int QBar -1 1 35(_arch(_uni))))
		(_cnst(_int Tsetup -2 1 40(_arch((ps 4647503709213818880)))))
		(_cnst(_int Thold -2 1 41(_arch((ps 4647503709213818880)))))
		(_cnst(_int TClk -2 1 42(_arch((ps 4656519704561582080)))))
		(_cnst(_int \TClk/2\ -2 1 0(_int gms(_code 2))))
		(_prcs
			(ClockGen(_arch 0 1 51(_prcs(_wait_for)(_trgt(2)))))
			(Stimulus(_arch 1 1 62(_prcs(_wait_for)(_trgt(1)(3))(_sens(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
	)
	(_use(std(standard)))
	(_model . Driver 3 -1)
)
I 000051 55 2526          1757617222887 Estructura
(_unit VHDL(latch8 0 5(estructura 0 15))
	(_version vf5)
	(_time 1757617222888 2025.09.11 16:00:22)
	(_source(\../src/Tp3.vhd\))
	(_parameters tan)
	(_code 85d1838b81d3d59384839ddadc83d6838482818386)
	(_ent
		(_time 1757617207297)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 18(_ent (_in))))
				(_port(_int Clear -1 0 19(_ent (_in))))
				(_port(_int Clock -1 0 20(_ent (_in))))
				(_port(_int Data -1 0 21(_ent (_in))))
				(_port(_int Q -1 0 22(_ent (_out))))
				(_port(_int QBar -1 0 23(_ent (_out))))
			)
		)
	)
	(_inst F7 0 29(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(7)))
			((Q)(Q(7)))
			((QBar)(QBar(7)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F6 0 30(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(6)))
			((Q)(Q(6)))
			((QBar)(QBar(6)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F5 0 31(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(5)))
			((Q)(Q(5)))
			((QBar)(QBar(5)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F4 0 32(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(4)))
			((Q)(Q(4)))
			((QBar)(QBar(4)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F3 0 33(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(3)))
			((Q)(Q(3)))
			((QBar)(QBar(3)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F2 0 34(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(2)))
			((Q)(Q(2)))
			((QBar)(QBar(2)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F1 0 35(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(1)))
			((Q)(Q(1)))
			((QBar)(QBar(1)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F0 0 36(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(0)))
			((Q)(Q(0)))
			((QBar)(QBar(0)))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 7(_ent(_in))))
		(_port(_int Clk -1 0 8(_ent(_in))))
		(_port(_int Pre -1 0 9(_ent(_in))))
		(_port(_int Clr -1 0 10(_ent(_in))))
		(_port(_int Q 0 0 11(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 27(_array -1((_dto i 7 i 0)))))
		(_sig(_int QBar 1 0 27(_arch(_uni))))
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
)
I 000047 55 1425          1757617222893 Driver
(_unit VHDL(test_latch8 0 44(driver 0 47))
	(_version vf5)
	(_time 1757617222894 2025.09.11 16:00:22)
	(_source(\../src/Tp3.vhd\))
	(_parameters tan)
	(_code 85d0d48b85d3d2928285c3df87838482818386838d)
	(_ent
		(_time 1757617207303)
	)
	(_comp
		(Latch8
			(_object
				(_port(_int D 0 0 50(_ent (_in))))
				(_port(_int Clk -1 0 51(_ent (_in))))
				(_port(_int Pre -1 0 52(_ent (_in))))
				(_port(_int Clr -1 0 53(_ent (_in))))
				(_port(_int Q 0 0 54(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 61(_comp Latch8)
		(_port
			((D)(D))
			((Clk)(Clk))
			((Pre)(Pre))
			((Clr)(Clr))
			((Q)(Q))
		)
		(_use(_ent . Latch8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 50(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 0 58(_array -1((_dto i 7 i 0)))))
		(_sig(_int D 1 0 58(_arch(_uni))))
		(_sig(_int Q 1 0 58(_arch(_uni))))
		(_sig(_int Clk -1 0 59(_arch(_uni((i 1))))))
		(_sig(_int Pre -1 0 59(_arch(_uni((i 1))))))
		(_sig(_int Clr -1 0 59(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 64(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 0 64(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 0 63(_prcs(_wait_for)(_trgt(0)(2)(3)(4))(_mon)(_read(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16777216 16842752)
		(1684107084 1767982624 6579564)
	)
	(_model . Driver 1 -1)
)
I 000047 55 976           1757617277600 prueba
(_unit VHDL(simple 0 2(prueba 0 5))
	(_version vf5)
	(_time 1757617277601 2025.09.11 16:01:17)
	(_source(\../src/simple.vhd\))
	(_parameters tan)
	(_code 434d44414914435442410019174440454a45174443)
	(_ent
		(_time 1756325127014)
	)
	(_object
		(_type(_int ~STRING~13 0 6(_array -1((_to i 1 i 11)))))
		(_cnst(_int mensaje 0 0 6(_arch(_string \"hola, mundo"\))))
		(_sig(_int canal -1 0 7(_arch(_uni((i 32))))))
		(_var(_int linea -2 0 10(_prcs 0)))
		(_var(_int dummy -3 0 11(_prcs 0)))
		(_prcs
			(p1(_arch 0 0 9(_prcs(_wait_for)(_trgt(0))(_mon))))
		)
		(_subprogram
			(_ext WRITE(1 21))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext std.TEXTIO.LINE(1 LINE)))
		(_type(_ext std.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext std.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext std.TEXTIO.TEXT(1 TEXT)))
		(_var(_ext std.TEXTIO.OUTPUT(1 OUTPUT)))
	)
	(_use(std(standard))(std(TEXTIO)))
	(_model . prueba 1 -1)
)
I 000053 55 1456          1757617277617 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 1 4))
	(_version vf5)
	(_time 1757617277618 2025.09.11 16:01:17)
	(_source(\../src/practica2.vhd\(\../src/Tp2.vhd\)))
	(_parameters tan)
	(_code 535c53505604014556044509045557555555555557)
	(_ent
		(_time 1756945109009)
	)
	(_object
		(_port(_int Preset -1 0 3(_ent(_in))))
		(_port(_int Clear -1 0 4(_ent(_in))))
		(_port(_int Clock -1 0 5(_ent(_in))))
		(_port(_int Data -1 0 6(_ent(_in))))
		(_port(_int Q -1 0 7(_ent(_out))))
		(_port(_int QBar -1 0 8(_ent(_out))))
		(_sig(_int A -1 1 6(_arch(_uni))))
		(_sig(_int B -1 1 6(_arch(_uni))))
		(_sig(_int C -1 1 6(_arch(_uni))))
		(_sig(_int D -1 1 6(_arch(_uni))))
		(_sig(_int Qint -1 1 7(_arch(_uni))))
		(_sig(_int QbarInt -1 1 7(_arch(_uni))))
		(_prcs
			(line__10(_arch 0 1 10(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__11(_arch 1 1 11(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__12(_arch 2 1 12(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__13(_arch 3 1 13(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__14(_arch 4 1 14(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__15(_arch 5 1 15(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__16(_arch 6 1 16(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__17(_arch 7 1 17(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000047 55 1572          1757617277623 Driver
(_unit VHDL(test_dff 0 35(driver 1 23))
	(_version vf5)
	(_time 1757617277624 2025.09.11 16:01:17)
	(_source(\../src/practica2.vhd\(\../src/Tp2.vhd\)))
	(_parameters tan)
	(_code 535d53505505044453031509065555555554575556)
	(_ent
		(_time 1757604784042)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 1 26(_ent (_in))))
				(_port(_int Clear -1 1 26(_ent (_in))))
				(_port(_int Clock -1 1 26(_ent (_in))))
				(_port(_int Data -1 1 26(_ent (_in))))
				(_port(_int Q -1 1 27(_ent (_out))))
				(_port(_int Qbar -1 1 27(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 45(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(QBar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 1 34(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 1 34(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 1 35(_arch(_uni))))
		(_sig(_int Data -1 1 35(_arch(_uni))))
		(_sig(_int Q -1 1 35(_arch(_uni))))
		(_sig(_int QBar -1 1 35(_arch(_uni))))
		(_cnst(_int Tsetup -2 1 40(_arch((ps 4649808285585637376)))))
		(_cnst(_int Thold -2 1 41(_arch((ps 4649808285585637376)))))
		(_cnst(_int TClk -2 1 42(_arch((ps 4656519704561582080)))))
		(_cnst(_int \TClk/2\ -2 1 0(_int gms(_code 2))))
		(_prcs
			(ClockGen(_arch 0 1 51(_prcs(_wait_for)(_trgt(2)))))
			(Stimulus(_arch 1 1 62(_prcs(_wait_for)(_trgt(1)(3))(_sens(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
	)
	(_use(std(standard)))
	(_model . Driver 3 -1)
)
I 000051 55 2526          1757617277638 Estructura
(_unit VHDL(latch8 0 5(estructura 0 15))
	(_version vf5)
	(_time 1757617277639 2025.09.11 16:01:17)
	(_source(\../src/Tp3.vhd\))
	(_parameters tan)
	(_code 636c34636135337562657b3c3a6530656264676560)
	(_ent
		(_time 1757617207297)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 18(_ent (_in))))
				(_port(_int Clear -1 0 19(_ent (_in))))
				(_port(_int Clock -1 0 20(_ent (_in))))
				(_port(_int Data -1 0 21(_ent (_in))))
				(_port(_int Q -1 0 22(_ent (_out))))
				(_port(_int QBar -1 0 23(_ent (_out))))
			)
		)
	)
	(_inst F7 0 29(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(7)))
			((Q)(Q(7)))
			((QBar)(QBar(7)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F6 0 30(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(6)))
			((Q)(Q(6)))
			((QBar)(QBar(6)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F5 0 31(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(5)))
			((Q)(Q(5)))
			((QBar)(QBar(5)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F4 0 32(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(4)))
			((Q)(Q(4)))
			((QBar)(QBar(4)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F3 0 33(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(3)))
			((Q)(Q(3)))
			((QBar)(QBar(3)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F2 0 34(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(2)))
			((Q)(Q(2)))
			((QBar)(QBar(2)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F1 0 35(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(1)))
			((Q)(Q(1)))
			((QBar)(QBar(1)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F0 0 36(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(0)))
			((Q)(Q(0)))
			((QBar)(QBar(0)))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 7(_ent(_in))))
		(_port(_int Clk -1 0 8(_ent(_in))))
		(_port(_int Pre -1 0 9(_ent(_in))))
		(_port(_int Clr -1 0 10(_ent(_in))))
		(_port(_int Q 0 0 11(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 27(_array -1((_dto i 7 i 0)))))
		(_sig(_int QBar 1 0 27(_arch(_uni))))
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
)
I 000047 55 1425          1757617277644 Driver
(_unit VHDL(test_latch8 0 44(driver 0 47))
	(_version vf5)
	(_time 1757617277645 2025.09.11 16:01:17)
	(_source(\../src/Tp3.vhd\))
	(_parameters tan)
	(_code 636d6363653534746463253961656264676560656b)
	(_ent
		(_time 1757617207303)
	)
	(_comp
		(Latch8
			(_object
				(_port(_int D 0 0 50(_ent (_in))))
				(_port(_int Clk -1 0 51(_ent (_in))))
				(_port(_int Pre -1 0 52(_ent (_in))))
				(_port(_int Clr -1 0 53(_ent (_in))))
				(_port(_int Q 0 0 54(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 61(_comp Latch8)
		(_port
			((D)(D))
			((Clk)(Clk))
			((Pre)(Pre))
			((Clr)(Clr))
			((Q)(Q))
		)
		(_use(_ent . Latch8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 50(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 0 58(_array -1((_dto i 7 i 0)))))
		(_sig(_int D 1 0 58(_arch(_uni))))
		(_sig(_int Q 1 0 58(_arch(_uni))))
		(_sig(_int Clk -1 0 59(_arch(_uni((i 1))))))
		(_sig(_int Pre -1 0 59(_arch(_uni((i 1))))))
		(_sig(_int Clr -1 0 59(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 64(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 0 64(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 0 63(_prcs(_wait_for)(_trgt(0)(2)(3)(4))(_mon)(_read(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16777216 16842752)
		(1684107084 1767982624 6579564)
	)
	(_model . Driver 1 -1)
)
I 000047 55 976           1757617281344 prueba
(_unit VHDL(simple 0 2(prueba 0 5))
	(_version vf5)
	(_time 1757617281345 2025.09.11 16:01:21)
	(_source(\../src/simple.vhd\))
	(_parameters tan)
	(_code da8cdb88828ddacddbd899808eddd9dcd3dc8eddda)
	(_ent
		(_time 1756325127014)
	)
	(_object
		(_type(_int ~STRING~13 0 6(_array -1((_to i 1 i 11)))))
		(_cnst(_int mensaje 0 0 6(_arch(_string \"hola, mundo"\))))
		(_sig(_int canal -1 0 7(_arch(_uni((i 32))))))
		(_var(_int linea -2 0 10(_prcs 0)))
		(_var(_int dummy -3 0 11(_prcs 0)))
		(_prcs
			(p1(_arch 0 0 9(_prcs(_wait_for)(_trgt(0))(_mon))))
		)
		(_subprogram
			(_ext WRITE(1 21))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext std.TEXTIO.LINE(1 LINE)))
		(_type(_ext std.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext std.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext std.TEXTIO.TEXT(1 TEXT)))
		(_var(_ext std.TEXTIO.OUTPUT(1 OUTPUT)))
	)
	(_use(std(standard))(std(TEXTIO)))
	(_model . prueba 1 -1)
)
I 000053 55 1456          1757617281360 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 1 4))
	(_version vf5)
	(_time 1757617281361 2025.09.11 16:01:21)
	(_source(\../src/practica2.vhd\(\../src/Tp2.vhd\)))
	(_parameters tan)
	(_code e9beefbae6bebbffecbeffb3beefedefefefefefed)
	(_ent
		(_time 1756945109009)
	)
	(_object
		(_port(_int Preset -1 0 3(_ent(_in))))
		(_port(_int Clear -1 0 4(_ent(_in))))
		(_port(_int Clock -1 0 5(_ent(_in))))
		(_port(_int Data -1 0 6(_ent(_in))))
		(_port(_int Q -1 0 7(_ent(_out))))
		(_port(_int QBar -1 0 8(_ent(_out))))
		(_sig(_int A -1 1 6(_arch(_uni))))
		(_sig(_int B -1 1 6(_arch(_uni))))
		(_sig(_int C -1 1 6(_arch(_uni))))
		(_sig(_int D -1 1 6(_arch(_uni))))
		(_sig(_int Qint -1 1 7(_arch(_uni))))
		(_sig(_int QbarInt -1 1 7(_arch(_uni))))
		(_prcs
			(line__10(_arch 0 1 10(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__11(_arch 1 1 11(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__12(_arch 2 1 12(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__13(_arch 3 1 13(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__14(_arch 4 1 14(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__15(_arch 5 1 15(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__16(_arch 6 1 16(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__17(_arch 7 1 17(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000047 55 1572          1757617281366 Driver
(_unit VHDL(test_dff 0 35(driver 1 23))
	(_version vf5)
	(_time 1757617281367 2025.09.11 16:01:21)
	(_source(\../src/practica2.vhd\(\../src/Tp2.vhd\)))
	(_parameters tan)
	(_code e9bfefbae5bfbefee9b9afb3bcefefefefeeedefec)
	(_ent
		(_time 1757604784042)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 1 26(_ent (_in))))
				(_port(_int Clear -1 1 26(_ent (_in))))
				(_port(_int Clock -1 1 26(_ent (_in))))
				(_port(_int Data -1 1 26(_ent (_in))))
				(_port(_int Q -1 1 27(_ent (_out))))
				(_port(_int Qbar -1 1 27(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 45(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(QBar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 1 34(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 1 34(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 1 35(_arch(_uni))))
		(_sig(_int Data -1 1 35(_arch(_uni))))
		(_sig(_int Q -1 1 35(_arch(_uni))))
		(_sig(_int QBar -1 1 35(_arch(_uni))))
		(_cnst(_int Tsetup -2 1 40(_arch((ps 4649808285585637376)))))
		(_cnst(_int Thold -2 1 41(_arch((ps 4649808285585637376)))))
		(_cnst(_int TClk -2 1 42(_arch((ps 4656519704561582080)))))
		(_cnst(_int \TClk/2\ -2 1 0(_int gms(_code 2))))
		(_prcs
			(ClockGen(_arch 0 1 51(_prcs(_wait_for)(_trgt(2)))))
			(Stimulus(_arch 1 1 62(_prcs(_wait_for)(_trgt(1)(3))(_sens(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
	)
	(_use(std(standard)))
	(_model . Driver 3 -1)
)
I 000051 55 2526          1757617281381 Estructura
(_unit VHDL(latch8 0 5(estructura 0 15))
	(_version vf5)
	(_time 1757617281382 2025.09.11 16:01:21)
	(_source(\../src/Tp3.vhd\))
	(_parameters tan)
	(_code 095e590f015f591f080f1156500f5a0f080e0d0f0a)
	(_ent
		(_time 1757617207297)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 18(_ent (_in))))
				(_port(_int Clear -1 0 19(_ent (_in))))
				(_port(_int Clock -1 0 20(_ent (_in))))
				(_port(_int Data -1 0 21(_ent (_in))))
				(_port(_int Q -1 0 22(_ent (_out))))
				(_port(_int QBar -1 0 23(_ent (_out))))
			)
		)
	)
	(_inst F7 0 29(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(7)))
			((Q)(Q(7)))
			((QBar)(QBar(7)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F6 0 30(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(6)))
			((Q)(Q(6)))
			((QBar)(QBar(6)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F5 0 31(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(5)))
			((Q)(Q(5)))
			((QBar)(QBar(5)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F4 0 32(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(4)))
			((Q)(Q(4)))
			((QBar)(QBar(4)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F3 0 33(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(3)))
			((Q)(Q(3)))
			((QBar)(QBar(3)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F2 0 34(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(2)))
			((Q)(Q(2)))
			((QBar)(QBar(2)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F1 0 35(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(1)))
			((Q)(Q(1)))
			((QBar)(QBar(1)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F0 0 36(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(0)))
			((Q)(Q(0)))
			((QBar)(QBar(0)))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 7(_ent(_in))))
		(_port(_int Clk -1 0 8(_ent(_in))))
		(_port(_int Pre -1 0 9(_ent(_in))))
		(_port(_int Clr -1 0 10(_ent(_in))))
		(_port(_int Q 0 0 11(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 27(_array -1((_dto i 7 i 0)))))
		(_sig(_int QBar 1 0 27(_arch(_uni))))
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
)
I 000047 55 1425          1757617281387 Driver
(_unit VHDL(test_latch8 0 44(driver 0 47))
	(_version vf5)
	(_time 1757617281388 2025.09.11 16:01:21)
	(_source(\../src/Tp3.vhd\))
	(_parameters tan)
	(_code 095f0e0f055f5e1e0e094f530b0f080e0d0f0a0f01)
	(_ent
		(_time 1757617207303)
	)
	(_comp
		(Latch8
			(_object
				(_port(_int D 0 0 50(_ent (_in))))
				(_port(_int Clk -1 0 51(_ent (_in))))
				(_port(_int Pre -1 0 52(_ent (_in))))
				(_port(_int Clr -1 0 53(_ent (_in))))
				(_port(_int Q 0 0 54(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 61(_comp Latch8)
		(_port
			((D)(D))
			((Clk)(Clk))
			((Pre)(Pre))
			((Clr)(Clr))
			((Q)(Q))
		)
		(_use(_ent . Latch8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 50(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 0 58(_array -1((_dto i 7 i 0)))))
		(_sig(_int D 1 0 58(_arch(_uni))))
		(_sig(_int Q 1 0 58(_arch(_uni))))
		(_sig(_int Clk -1 0 59(_arch(_uni((i 1))))))
		(_sig(_int Pre -1 0 59(_arch(_uni((i 1))))))
		(_sig(_int Clr -1 0 59(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 64(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 0 64(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 0 63(_prcs(_wait_for)(_trgt(0)(2)(3)(4))(_mon)(_read(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16777216 16842752)
		(1684107084 1767982624 6579564)
	)
	(_model . Driver 1 -1)
)
I 000047 55 976           1757617307287 prueba
(_unit VHDL(simple 0 2(prueba 0 5))
	(_version vf5)
	(_time 1757617307288 2025.09.11 16:01:47)
	(_source(\../src/simple.vhd\))
	(_parameters tan)
	(_code 3b3c303e606c3b2c3a3978616f3c383d323d6f3c3b)
	(_ent
		(_time 1756325127014)
	)
	(_object
		(_type(_int ~STRING~13 0 6(_array -1((_to i 1 i 11)))))
		(_cnst(_int mensaje 0 0 6(_arch(_string \"hola, mundo"\))))
		(_sig(_int canal -1 0 7(_arch(_uni((i 32))))))
		(_var(_int linea -2 0 10(_prcs 0)))
		(_var(_int dummy -3 0 11(_prcs 0)))
		(_prcs
			(p1(_arch 0 0 9(_prcs(_wait_for)(_trgt(0))(_mon))))
		)
		(_subprogram
			(_ext WRITE(1 21))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext std.TEXTIO.LINE(1 LINE)))
		(_type(_ext std.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext std.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext std.TEXTIO.TEXT(1 TEXT)))
		(_var(_ext std.TEXTIO.OUTPUT(1 OUTPUT)))
	)
	(_use(std(standard))(std(TEXTIO)))
	(_model . prueba 1 -1)
)
I 000053 55 1456          1757617307312 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 1 4))
	(_version vf5)
	(_time 1757617307313 2025.09.11 16:01:47)
	(_source(\../src/practica2.vhd\(\../src/Tp2.vhd\)))
	(_parameters tan)
	(_code 4b4d47491f1c195d4e1c5d111c4d4f4d4d4d4d4d4f)
	(_ent
		(_time 1756945109009)
	)
	(_object
		(_port(_int Preset -1 0 3(_ent(_in))))
		(_port(_int Clear -1 0 4(_ent(_in))))
		(_port(_int Clock -1 0 5(_ent(_in))))
		(_port(_int Data -1 0 6(_ent(_in))))
		(_port(_int Q -1 0 7(_ent(_out))))
		(_port(_int QBar -1 0 8(_ent(_out))))
		(_sig(_int A -1 1 6(_arch(_uni))))
		(_sig(_int B -1 1 6(_arch(_uni))))
		(_sig(_int C -1 1 6(_arch(_uni))))
		(_sig(_int D -1 1 6(_arch(_uni))))
		(_sig(_int Qint -1 1 7(_arch(_uni))))
		(_sig(_int QbarInt -1 1 7(_arch(_uni))))
		(_prcs
			(line__10(_arch 0 1 10(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__11(_arch 1 1 11(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__12(_arch 2 1 12(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__13(_arch 3 1 13(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__14(_arch 4 1 14(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__15(_arch 5 1 15(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__16(_arch 6 1 16(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__17(_arch 7 1 17(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000047 55 1572          1757617307318 Driver
(_unit VHDL(test_dff 0 35(driver 1 23))
	(_version vf5)
	(_time 1757617307319 2025.09.11 16:01:47)
	(_source(\../src/practica2.vhd\(\../src/Tp2.vhd\)))
	(_parameters tan)
	(_code 4b4c47491c1d1c5c4b1b0d111e4d4d4d4d4c4f4d4e)
	(_ent
		(_time 1757604784042)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 1 26(_ent (_in))))
				(_port(_int Clear -1 1 26(_ent (_in))))
				(_port(_int Clock -1 1 26(_ent (_in))))
				(_port(_int Data -1 1 26(_ent (_in))))
				(_port(_int Q -1 1 27(_ent (_out))))
				(_port(_int Qbar -1 1 27(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 45(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(QBar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 1 34(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 1 34(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 1 35(_arch(_uni))))
		(_sig(_int Data -1 1 35(_arch(_uni))))
		(_sig(_int Q -1 1 35(_arch(_uni))))
		(_sig(_int QBar -1 1 35(_arch(_uni))))
		(_cnst(_int Tsetup -2 1 40(_arch((ps 4652007308841189376)))))
		(_cnst(_int Thold -2 1 41(_arch((ps 4652007308841189376)))))
		(_cnst(_int TClk -2 1 42(_arch((ps 4656519704561582080)))))
		(_cnst(_int \TClk/2\ -2 1 0(_int gms(_code 2))))
		(_prcs
			(ClockGen(_arch 0 1 51(_prcs(_wait_for)(_trgt(2)))))
			(Stimulus(_arch 1 1 62(_prcs(_wait_for)(_trgt(1)(3))(_sens(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
	)
	(_use(std(standard)))
	(_model . Driver 3 -1)
)
I 000051 55 2526          1757617307333 Estructura
(_unit VHDL(latch8 0 5(estructura 0 15))
	(_version vf5)
	(_time 1757617307334 2025.09.11 16:01:47)
	(_source(\../src/Tp3.vhd\))
	(_parameters tan)
	(_code 5a5c01590a0c0a4c5b5c4205035c095c5b5d5e5c59)
	(_ent
		(_time 1757617207297)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 18(_ent (_in))))
				(_port(_int Clear -1 0 19(_ent (_in))))
				(_port(_int Clock -1 0 20(_ent (_in))))
				(_port(_int Data -1 0 21(_ent (_in))))
				(_port(_int Q -1 0 22(_ent (_out))))
				(_port(_int QBar -1 0 23(_ent (_out))))
			)
		)
	)
	(_inst F7 0 29(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(7)))
			((Q)(Q(7)))
			((QBar)(QBar(7)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F6 0 30(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(6)))
			((Q)(Q(6)))
			((QBar)(QBar(6)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F5 0 31(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(5)))
			((Q)(Q(5)))
			((QBar)(QBar(5)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F4 0 32(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(4)))
			((Q)(Q(4)))
			((QBar)(QBar(4)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F3 0 33(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(3)))
			((Q)(Q(3)))
			((QBar)(QBar(3)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F2 0 34(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(2)))
			((Q)(Q(2)))
			((QBar)(QBar(2)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F1 0 35(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(1)))
			((Q)(Q(1)))
			((QBar)(QBar(1)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F0 0 36(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(0)))
			((Q)(Q(0)))
			((QBar)(QBar(0)))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 7(_ent(_in))))
		(_port(_int Clk -1 0 8(_ent(_in))))
		(_port(_int Pre -1 0 9(_ent(_in))))
		(_port(_int Clr -1 0 10(_ent(_in))))
		(_port(_int Q 0 0 11(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 27(_array -1((_dto i 7 i 0)))))
		(_sig(_int QBar 1 0 27(_arch(_uni))))
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
)
I 000047 55 1425          1757617307339 Driver
(_unit VHDL(test_latch8 0 44(driver 0 47))
	(_version vf5)
	(_time 1757617307340 2025.09.11 16:01:47)
	(_source(\../src/Tp3.vhd\))
	(_parameters tan)
	(_code 5a5d56590e0c0d4d5d5a1c00585c5b5d5e5c595c52)
	(_ent
		(_time 1757617207303)
	)
	(_comp
		(Latch8
			(_object
				(_port(_int D 0 0 50(_ent (_in))))
				(_port(_int Clk -1 0 51(_ent (_in))))
				(_port(_int Pre -1 0 52(_ent (_in))))
				(_port(_int Clr -1 0 53(_ent (_in))))
				(_port(_int Q 0 0 54(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 61(_comp Latch8)
		(_port
			((D)(D))
			((Clk)(Clk))
			((Pre)(Pre))
			((Clr)(Clr))
			((Q)(Q))
		)
		(_use(_ent . Latch8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 50(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 0 58(_array -1((_dto i 7 i 0)))))
		(_sig(_int D 1 0 58(_arch(_uni))))
		(_sig(_int Q 1 0 58(_arch(_uni))))
		(_sig(_int Clk -1 0 59(_arch(_uni((i 1))))))
		(_sig(_int Pre -1 0 59(_arch(_uni((i 1))))))
		(_sig(_int Clr -1 0 59(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 64(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 0 64(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 0 63(_prcs(_wait_for)(_trgt(0)(2)(3)(4))(_mon)(_read(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16777216 16842752)
		(1684107084 1767982624 6579564)
	)
	(_model . Driver 1 -1)
)
I 000047 55 976           1757617310870 prueba
(_unit VHDL(simple 0 2(prueba 0 5))
	(_version vf5)
	(_time 1757617310871 2025.09.11 16:01:50)
	(_source(\../src/simple.vhd\))
	(_parameters tan)
	(_code 35333030396235223437766f613236333c33613235)
	(_ent
		(_time 1756325127014)
	)
	(_object
		(_type(_int ~STRING~13 0 6(_array -1((_to i 1 i 11)))))
		(_cnst(_int mensaje 0 0 6(_arch(_string \"hola, mundo"\))))
		(_sig(_int canal -1 0 7(_arch(_uni((i 32))))))
		(_var(_int linea -2 0 10(_prcs 0)))
		(_var(_int dummy -3 0 11(_prcs 0)))
		(_prcs
			(p1(_arch 0 0 9(_prcs(_wait_for)(_trgt(0))(_mon))))
		)
		(_subprogram
			(_ext WRITE(1 21))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext std.TEXTIO.LINE(1 LINE)))
		(_type(_ext std.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext std.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext std.TEXTIO.TEXT(1 TEXT)))
		(_var(_ext std.TEXTIO.OUTPUT(1 OUTPUT)))
	)
	(_use(std(standard))(std(TEXTIO)))
	(_model . prueba 1 -1)
)
I 000053 55 1456          1757617310886 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 1 4))
	(_version vf5)
	(_time 1757617310887 2025.09.11 16:01:50)
	(_source(\../src/practica2.vhd\(\../src/Tp2.vhd\)))
	(_parameters tan)
	(_code 45424747461217534012531f124341434343434341)
	(_ent
		(_time 1756945109009)
	)
	(_object
		(_port(_int Preset -1 0 3(_ent(_in))))
		(_port(_int Clear -1 0 4(_ent(_in))))
		(_port(_int Clock -1 0 5(_ent(_in))))
		(_port(_int Data -1 0 6(_ent(_in))))
		(_port(_int Q -1 0 7(_ent(_out))))
		(_port(_int QBar -1 0 8(_ent(_out))))
		(_sig(_int A -1 1 6(_arch(_uni))))
		(_sig(_int B -1 1 6(_arch(_uni))))
		(_sig(_int C -1 1 6(_arch(_uni))))
		(_sig(_int D -1 1 6(_arch(_uni))))
		(_sig(_int Qint -1 1 7(_arch(_uni))))
		(_sig(_int QbarInt -1 1 7(_arch(_uni))))
		(_prcs
			(line__10(_arch 0 1 10(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__11(_arch 1 1 11(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__12(_arch 2 1 12(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__13(_arch 3 1 13(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__14(_arch 4 1 14(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__15(_arch 5 1 15(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__16(_arch 6 1 16(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__17(_arch 7 1 17(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000047 55 1572          1757617310892 Driver
(_unit VHDL(test_dff 0 35(driver 1 23))
	(_version vf5)
	(_time 1757617310893 2025.09.11 16:01:50)
	(_source(\../src/practica2.vhd\(\../src/Tp2.vhd\)))
	(_parameters tan)
	(_code 45434747451312524515031f104343434342414340)
	(_ent
		(_time 1757604784042)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 1 26(_ent (_in))))
				(_port(_int Clear -1 1 26(_ent (_in))))
				(_port(_int Clock -1 1 26(_ent (_in))))
				(_port(_int Data -1 1 26(_ent (_in))))
				(_port(_int Q -1 1 27(_ent (_out))))
				(_port(_int Qbar -1 1 27(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 45(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(QBar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 1 34(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 1 34(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 1 35(_arch(_uni))))
		(_sig(_int Data -1 1 35(_arch(_uni))))
		(_sig(_int Q -1 1 35(_arch(_uni))))
		(_sig(_int QBar -1 1 35(_arch(_uni))))
		(_cnst(_int Tsetup -2 1 40(_arch((ps 4652007308841189376)))))
		(_cnst(_int Thold -2 1 41(_arch((ps 4652007308841189376)))))
		(_cnst(_int TClk -2 1 42(_arch((ps 4656519704561582080)))))
		(_cnst(_int \TClk/2\ -2 1 0(_int gms(_code 2))))
		(_prcs
			(ClockGen(_arch 0 1 51(_prcs(_wait_for)(_trgt(2)))))
			(Stimulus(_arch 1 1 62(_prcs(_wait_for)(_trgt(1)(3))(_sens(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
	)
	(_use(std(standard)))
	(_model . Driver 3 -1)
)
I 000051 55 2526          1757617310906 Estructura
(_unit VHDL(latch8 0 5(estructura 0 15))
	(_version vf5)
	(_time 1757617310907 2025.09.11 16:01:50)
	(_source(\../src/Tp3.vhd\))
	(_parameters tan)
	(_code 545301575102044255524c0b0d5207525553505257)
	(_ent
		(_time 1757617207297)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 18(_ent (_in))))
				(_port(_int Clear -1 0 19(_ent (_in))))
				(_port(_int Clock -1 0 20(_ent (_in))))
				(_port(_int Data -1 0 21(_ent (_in))))
				(_port(_int Q -1 0 22(_ent (_out))))
				(_port(_int QBar -1 0 23(_ent (_out))))
			)
		)
	)
	(_inst F7 0 29(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(7)))
			((Q)(Q(7)))
			((QBar)(QBar(7)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F6 0 30(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(6)))
			((Q)(Q(6)))
			((QBar)(QBar(6)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F5 0 31(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(5)))
			((Q)(Q(5)))
			((QBar)(QBar(5)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F4 0 32(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(4)))
			((Q)(Q(4)))
			((QBar)(QBar(4)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F3 0 33(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(3)))
			((Q)(Q(3)))
			((QBar)(QBar(3)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F2 0 34(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(2)))
			((Q)(Q(2)))
			((QBar)(QBar(2)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F1 0 35(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(1)))
			((Q)(Q(1)))
			((QBar)(QBar(1)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F0 0 36(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(0)))
			((Q)(Q(0)))
			((QBar)(QBar(0)))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 7(_ent(_in))))
		(_port(_int Clk -1 0 8(_ent(_in))))
		(_port(_int Pre -1 0 9(_ent(_in))))
		(_port(_int Clr -1 0 10(_ent(_in))))
		(_port(_int Q 0 0 11(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 27(_array -1((_dto i 7 i 0)))))
		(_sig(_int QBar 1 0 27(_arch(_uni))))
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
)
I 000047 55 1425          1757617310912 Driver
(_unit VHDL(test_latch8 0 44(driver 0 47))
	(_version vf5)
	(_time 1757617310913 2025.09.11 16:01:50)
	(_source(\../src/Tp3.vhd\))
	(_parameters tan)
	(_code 54525657550203435354120e56525553505257525c)
	(_ent
		(_time 1757617207303)
	)
	(_comp
		(Latch8
			(_object
				(_port(_int D 0 0 50(_ent (_in))))
				(_port(_int Clk -1 0 51(_ent (_in))))
				(_port(_int Pre -1 0 52(_ent (_in))))
				(_port(_int Clr -1 0 53(_ent (_in))))
				(_port(_int Q 0 0 54(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 61(_comp Latch8)
		(_port
			((D)(D))
			((Clk)(Clk))
			((Pre)(Pre))
			((Clr)(Clr))
			((Q)(Q))
		)
		(_use(_ent . Latch8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 50(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 0 58(_array -1((_dto i 7 i 0)))))
		(_sig(_int D 1 0 58(_arch(_uni))))
		(_sig(_int Q 1 0 58(_arch(_uni))))
		(_sig(_int Clk -1 0 59(_arch(_uni((i 1))))))
		(_sig(_int Pre -1 0 59(_arch(_uni((i 1))))))
		(_sig(_int Clr -1 0 59(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 64(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 0 64(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 0 63(_prcs(_wait_for)(_trgt(0)(2)(3)(4))(_mon)(_read(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16777216 16842752)
		(1684107084 1767982624 6579564)
	)
	(_model . Driver 1 -1)
)
I 000047 55 976           1757618159675 prueba
(_unit VHDL(simple 0 2(prueba 0 5))
	(_version vf5)
	(_time 1757618159676 2025.09.11 16:15:59)
	(_source(\../src/simple.vhd\))
	(_parameters tan)
	(_code d2d5d880d985d2c5d3d0918886d5d1d4dbd486d5d2)
	(_ent
		(_time 1756325127014)
	)
	(_object
		(_type(_int ~STRING~13 0 6(_array -1((_to i 1 i 11)))))
		(_cnst(_int mensaje 0 0 6(_arch(_string \"hola, mundo"\))))
		(_sig(_int canal -1 0 7(_arch(_uni((i 32))))))
		(_var(_int linea -2 0 10(_prcs 0)))
		(_var(_int dummy -3 0 11(_prcs 0)))
		(_prcs
			(p1(_arch 0 0 9(_prcs(_wait_for)(_trgt(0))(_mon))))
		)
		(_subprogram
			(_ext WRITE(1 21))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext std.TEXTIO.LINE(1 LINE)))
		(_type(_ext std.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext std.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext std.TEXTIO.TEXT(1 TEXT)))
		(_var(_ext std.TEXTIO.OUTPUT(1 OUTPUT)))
	)
	(_use(std(standard))(std(TEXTIO)))
	(_model . prueba 1 -1)
)
I 000053 55 1456          1757618159694 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 1 4))
	(_version vf5)
	(_time 1757618159695 2025.09.11 16:15:59)
	(_source(\../src/practica2.vhd\(\../src/Tp2.vhd\)))
	(_parameters tan)
	(_code f1f7fca1f6a6a3e7f4a6e7aba6f7f5f7f7f7f7f7f5)
	(_ent
		(_time 1756945109009)
	)
	(_object
		(_port(_int Preset -1 0 3(_ent(_in))))
		(_port(_int Clear -1 0 4(_ent(_in))))
		(_port(_int Clock -1 0 5(_ent(_in))))
		(_port(_int Data -1 0 6(_ent(_in))))
		(_port(_int Q -1 0 7(_ent(_out))))
		(_port(_int QBar -1 0 8(_ent(_out))))
		(_sig(_int A -1 1 6(_arch(_uni))))
		(_sig(_int B -1 1 6(_arch(_uni))))
		(_sig(_int C -1 1 6(_arch(_uni))))
		(_sig(_int D -1 1 6(_arch(_uni))))
		(_sig(_int Qint -1 1 7(_arch(_uni))))
		(_sig(_int QbarInt -1 1 7(_arch(_uni))))
		(_prcs
			(line__10(_arch 0 1 10(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__11(_arch 1 1 11(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__12(_arch 2 1 12(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__13(_arch 3 1 13(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__14(_arch 4 1 14(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__15(_arch 5 1 15(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__16(_arch 6 1 16(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__17(_arch 7 1 17(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000047 55 1572          1757618159700 Driver
(_unit VHDL(test_dff 0 35(driver 1 23))
	(_version vf5)
	(_time 1757618159701 2025.09.11 16:15:59)
	(_source(\../src/practica2.vhd\(\../src/Tp2.vhd\)))
	(_parameters tan)
	(_code f1f6fca1f5a7a6e6f1a1b7aba4f7f7f7f7f6f5f7f4)
	(_ent
		(_time 1757604784042)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 1 26(_ent (_in))))
				(_port(_int Clear -1 1 26(_ent (_in))))
				(_port(_int Clock -1 1 26(_ent (_in))))
				(_port(_int Data -1 1 26(_ent (_in))))
				(_port(_int Q -1 1 27(_ent (_out))))
				(_port(_int Qbar -1 1 27(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 45(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(QBar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 1 34(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 1 34(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 1 35(_arch(_uni))))
		(_sig(_int Data -1 1 35(_arch(_uni))))
		(_sig(_int Q -1 1 35(_arch(_uni))))
		(_sig(_int QBar -1 1 35(_arch(_uni))))
		(_cnst(_int Tsetup -2 1 40(_arch((ps 4652007308841189376)))))
		(_cnst(_int Thold -2 1 41(_arch((ps 4652007308841189376)))))
		(_cnst(_int TClk -2 1 42(_arch((ps 4656519704561582080)))))
		(_cnst(_int \TClk/2\ -2 1 0(_int gms(_code 2))))
		(_prcs
			(ClockGen(_arch 0 1 51(_prcs(_wait_for)(_trgt(2)))))
			(Stimulus(_arch 1 1 62(_prcs(_wait_for)(_trgt(1)(3))(_sens(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
	)
	(_use(std(standard)))
	(_model . Driver 3 -1)
)
I 000051 55 2526          1757618159714 Estructura
(_unit VHDL(latch8 0 5(estructura 0 15))
	(_version vf5)
	(_time 1757618159715 2025.09.11 16:15:59)
	(_source(\../src/Tp3.vhd\))
	(_parameters tan)
	(_code 01070307015751170007195e580752070006050702)
	(_ent
		(_time 1757617207297)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 18(_ent (_in))))
				(_port(_int Clear -1 0 19(_ent (_in))))
				(_port(_int Clock -1 0 20(_ent (_in))))
				(_port(_int Data -1 0 21(_ent (_in))))
				(_port(_int Q -1 0 22(_ent (_out))))
				(_port(_int QBar -1 0 23(_ent (_out))))
			)
		)
	)
	(_inst F7 0 29(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(7)))
			((Q)(Q(7)))
			((QBar)(QBar(7)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F6 0 30(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(6)))
			((Q)(Q(6)))
			((QBar)(QBar(6)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F5 0 31(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(5)))
			((Q)(Q(5)))
			((QBar)(QBar(5)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F4 0 32(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(4)))
			((Q)(Q(4)))
			((QBar)(QBar(4)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F3 0 33(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(3)))
			((Q)(Q(3)))
			((QBar)(QBar(3)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F2 0 34(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(2)))
			((Q)(Q(2)))
			((QBar)(QBar(2)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F1 0 35(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(1)))
			((Q)(Q(1)))
			((QBar)(QBar(1)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F0 0 36(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(0)))
			((Q)(Q(0)))
			((QBar)(QBar(0)))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 7(_ent(_in))))
		(_port(_int Clk -1 0 8(_ent(_in))))
		(_port(_int Pre -1 0 9(_ent(_in))))
		(_port(_int Clr -1 0 10(_ent(_in))))
		(_port(_int Q 0 0 11(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 27(_array -1((_dto i 7 i 0)))))
		(_sig(_int QBar 1 0 27(_arch(_uni))))
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
)
I 000047 55 1425          1757618159720 Driver
(_unit VHDL(test_latch8 0 44(driver 0 47))
	(_version vf5)
	(_time 1757618159721 2025.09.11 16:15:59)
	(_source(\../src/Tp3.vhd\))
	(_parameters tan)
	(_code 01065407055756160601475b030700060507020709)
	(_ent
		(_time 1757617207303)
	)
	(_comp
		(Latch8
			(_object
				(_port(_int D 0 0 50(_ent (_in))))
				(_port(_int Clk -1 0 51(_ent (_in))))
				(_port(_int Pre -1 0 52(_ent (_in))))
				(_port(_int Clr -1 0 53(_ent (_in))))
				(_port(_int Q 0 0 54(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 61(_comp Latch8)
		(_port
			((D)(D))
			((Clk)(Clk))
			((Pre)(Pre))
			((Clr)(Clr))
			((Q)(Q))
		)
		(_use(_ent . Latch8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 50(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 0 58(_array -1((_dto i 7 i 0)))))
		(_sig(_int D 1 0 58(_arch(_uni))))
		(_sig(_int Q 1 0 58(_arch(_uni))))
		(_sig(_int Clk -1 0 59(_arch(_uni((i 1))))))
		(_sig(_int Pre -1 0 59(_arch(_uni((i 1))))))
		(_sig(_int Clr -1 0 59(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 64(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 0 64(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 0 63(_prcs(_wait_for)(_trgt(0)(2)(3)(4))(_mon)(_read(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16777216 16842752)
		(1684107084 1767982624 6579564)
	)
	(_model . Driver 1 -1)
)
I 000047 55 976           1757618807853 prueba
(_unit VHDL(simple 0 2(prueba 0 5))
	(_version vf5)
	(_time 1757618807854 2025.09.11 16:26:47)
	(_source(\../src/simple.vhd\))
	(_parameters tan)
	(_code cd9f9a98909acddacccf8e9799cacecbc4cb99cacd)
	(_ent
		(_time 1756325127014)
	)
	(_object
		(_type(_int ~STRING~13 0 6(_array -1((_to i 1 i 11)))))
		(_cnst(_int mensaje 0 0 6(_arch(_string \"hola, mundo"\))))
		(_sig(_int canal -1 0 7(_arch(_uni((i 32))))))
		(_var(_int linea -2 0 10(_prcs 0)))
		(_var(_int dummy -3 0 11(_prcs 0)))
		(_prcs
			(p1(_arch 0 0 9(_prcs(_wait_for)(_trgt(0))(_mon))))
		)
		(_subprogram
			(_ext WRITE(1 21))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext std.TEXTIO.LINE(1 LINE)))
		(_type(_ext std.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext std.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext std.TEXTIO.TEXT(1 TEXT)))
		(_var(_ext std.TEXTIO.OUTPUT(1 OUTPUT)))
	)
	(_use(std(standard))(std(TEXTIO)))
	(_model . prueba 1 -1)
)
I 000053 55 1456          1757618807870 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 1 4))
	(_version vf5)
	(_time 1757618807871 2025.09.11 16:26:47)
	(_source(\../src/practica2.vhd\(\../src/Tp2.vhd\)))
	(_parameters tan)
	(_code dd8e8d8f8f8a8fcbd88acb878adbd9dbdbdbdbdbd9)
	(_ent
		(_time 1756945109009)
	)
	(_object
		(_port(_int Preset -1 0 3(_ent(_in))))
		(_port(_int Clear -1 0 4(_ent(_in))))
		(_port(_int Clock -1 0 5(_ent(_in))))
		(_port(_int Data -1 0 6(_ent(_in))))
		(_port(_int Q -1 0 7(_ent(_out))))
		(_port(_int QBar -1 0 8(_ent(_out))))
		(_sig(_int A -1 1 6(_arch(_uni))))
		(_sig(_int B -1 1 6(_arch(_uni))))
		(_sig(_int C -1 1 6(_arch(_uni))))
		(_sig(_int D -1 1 6(_arch(_uni))))
		(_sig(_int Qint -1 1 7(_arch(_uni))))
		(_sig(_int QbarInt -1 1 7(_arch(_uni))))
		(_prcs
			(line__10(_arch 0 1 10(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__11(_arch 1 1 11(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__12(_arch 2 1 12(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__13(_arch 3 1 13(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__14(_arch 4 1 14(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__15(_arch 5 1 15(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__16(_arch 6 1 16(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__17(_arch 7 1 17(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000047 55 1572          1757618807876 Driver
(_unit VHDL(test_dff 0 35(driver 1 23))
	(_version vf5)
	(_time 1757618807877 2025.09.11 16:26:47)
	(_source(\../src/practica2.vhd\(\../src/Tp2.vhd\)))
	(_parameters tan)
	(_code dd8f8d8f8c8b8acadd8d9b8788dbdbdbdbdad9dbd8)
	(_ent
		(_time 1757604784042)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 1 26(_ent (_in))))
				(_port(_int Clear -1 1 26(_ent (_in))))
				(_port(_int Clock -1 1 26(_ent (_in))))
				(_port(_int Data -1 1 26(_ent (_in))))
				(_port(_int Q -1 1 27(_ent (_out))))
				(_port(_int Qbar -1 1 27(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 45(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(QBar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 1 34(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 1 34(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 1 35(_arch(_uni))))
		(_sig(_int Data -1 1 35(_arch(_uni))))
		(_sig(_int Q -1 1 35(_arch(_uni))))
		(_sig(_int QBar -1 1 35(_arch(_uni))))
		(_cnst(_int Tsetup -2 1 40(_arch((ps 4652007308841189376)))))
		(_cnst(_int Thold -2 1 41(_arch((ps 4652007308841189376)))))
		(_cnst(_int TClk -2 1 42(_arch((ps 4656519704561582080)))))
		(_cnst(_int \TClk/2\ -2 1 0(_int gms(_code 2))))
		(_prcs
			(ClockGen(_arch 0 1 51(_prcs(_wait_for)(_trgt(2)))))
			(Stimulus(_arch 1 1 62(_prcs(_wait_for)(_trgt(1)(3))(_sens(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
	)
	(_use(std(standard)))
	(_model . Driver 3 -1)
)
I 000051 55 2526          1757618807892 Estructura
(_unit VHDL(latch8 0 5(estructura 0 15))
	(_version vf5)
	(_time 1757618807893 2025.09.11 16:26:47)
	(_source(\../src/Tp3.vhd\))
	(_parameters tan)
	(_code edbeeabeb8bbbdfbecebf5b2b4ebbeebeceae9ebee)
	(_ent
		(_time 1757617207297)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 18(_ent (_in))))
				(_port(_int Clear -1 0 19(_ent (_in))))
				(_port(_int Clock -1 0 20(_ent (_in))))
				(_port(_int Data -1 0 21(_ent (_in))))
				(_port(_int Q -1 0 22(_ent (_out))))
				(_port(_int QBar -1 0 23(_ent (_out))))
			)
		)
	)
	(_inst F7 0 29(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(7)))
			((Q)(Q(7)))
			((QBar)(QBar(7)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F6 0 30(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(6)))
			((Q)(Q(6)))
			((QBar)(QBar(6)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F5 0 31(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(5)))
			((Q)(Q(5)))
			((QBar)(QBar(5)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F4 0 32(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(4)))
			((Q)(Q(4)))
			((QBar)(QBar(4)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F3 0 33(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(3)))
			((Q)(Q(3)))
			((QBar)(QBar(3)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F2 0 34(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(2)))
			((Q)(Q(2)))
			((QBar)(QBar(2)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F1 0 35(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(1)))
			((Q)(Q(1)))
			((QBar)(QBar(1)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F0 0 36(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(0)))
			((Q)(Q(0)))
			((QBar)(QBar(0)))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 7(_ent(_in))))
		(_port(_int Clk -1 0 8(_ent(_in))))
		(_port(_int Pre -1 0 9(_ent(_in))))
		(_port(_int Clr -1 0 10(_ent(_in))))
		(_port(_int Q 0 0 11(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 27(_array -1((_dto i 7 i 0)))))
		(_sig(_int QBar 1 0 27(_arch(_uni))))
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
)
I 000047 55 1425          1757618807898 Driver
(_unit VHDL(test_latch8 0 44(driver 0 47))
	(_version vf5)
	(_time 1757618807899 2025.09.11 16:26:47)
	(_source(\../src/Tp3.vhd\))
	(_parameters tan)
	(_code edbfbdbebcbbbafaeaedabb7efebeceae9ebeeebe5)
	(_ent
		(_time 1757617207303)
	)
	(_comp
		(Latch8
			(_object
				(_port(_int D 0 0 50(_ent (_in))))
				(_port(_int Clk -1 0 51(_ent (_in))))
				(_port(_int Pre -1 0 52(_ent (_in))))
				(_port(_int Clr -1 0 53(_ent (_in))))
				(_port(_int Q 0 0 54(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 61(_comp Latch8)
		(_port
			((D)(D))
			((Clk)(Clk))
			((Pre)(Pre))
			((Clr)(Clr))
			((Q)(Q))
		)
		(_use(_ent . Latch8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 50(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 0 58(_array -1((_dto i 7 i 0)))))
		(_sig(_int D 1 0 58(_arch(_uni))))
		(_sig(_int Q 1 0 58(_arch(_uni))))
		(_sig(_int Clk -1 0 59(_arch(_uni((i 1))))))
		(_sig(_int Pre -1 0 59(_arch(_uni((i 1))))))
		(_sig(_int Clr -1 0 59(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 64(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 0 64(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 0 63(_prcs(_wait_for)(_trgt(0)(2)(3)(4))(_mon)(_read(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16777216 16842752)
		(1684107084 1767982624 6579564)
	)
	(_model . Driver 1 -1)
)
I 000047 55 976           1757618810069 prueba
(_unit VHDL(simple 0 2(prueba 0 5))
	(_version vf5)
	(_time 1757618810070 2025.09.11 16:26:50)
	(_source(\../src/simple.vhd\))
	(_parameters tan)
	(_code 78297d79792f786f797a3b222c7f7b7e717e2c7f78)
	(_ent
		(_time 1756325127014)
	)
	(_object
		(_type(_int ~STRING~13 0 6(_array -1((_to i 1 i 11)))))
		(_cnst(_int mensaje 0 0 6(_arch(_string \"hola, mundo"\))))
		(_sig(_int canal -1 0 7(_arch(_uni((i 32))))))
		(_var(_int linea -2 0 10(_prcs 0)))
		(_var(_int dummy -3 0 11(_prcs 0)))
		(_prcs
			(p1(_arch 0 0 9(_prcs(_wait_for)(_trgt(0))(_mon))))
		)
		(_subprogram
			(_ext WRITE(1 21))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext std.TEXTIO.LINE(1 LINE)))
		(_type(_ext std.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext std.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext std.TEXTIO.TEXT(1 TEXT)))
		(_var(_ext std.TEXTIO.OUTPUT(1 OUTPUT)))
	)
	(_use(std(standard))(std(TEXTIO)))
	(_model . prueba 1 -1)
)
I 000053 55 1456          1757618810086 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 1 4))
	(_version vf5)
	(_time 1757618810087 2025.09.11 16:26:50)
	(_source(\../src/practica2.vhd\(\../src/Tp2.vhd\)))
	(_parameters tan)
	(_code 88d88a8686dfda9e8ddf9ed2df8e8c8e8e8e8e8e8c)
	(_ent
		(_time 1756945109009)
	)
	(_object
		(_port(_int Preset -1 0 3(_ent(_in))))
		(_port(_int Clear -1 0 4(_ent(_in))))
		(_port(_int Clock -1 0 5(_ent(_in))))
		(_port(_int Data -1 0 6(_ent(_in))))
		(_port(_int Q -1 0 7(_ent(_out))))
		(_port(_int QBar -1 0 8(_ent(_out))))
		(_sig(_int A -1 1 6(_arch(_uni))))
		(_sig(_int B -1 1 6(_arch(_uni))))
		(_sig(_int C -1 1 6(_arch(_uni))))
		(_sig(_int D -1 1 6(_arch(_uni))))
		(_sig(_int Qint -1 1 7(_arch(_uni))))
		(_sig(_int QbarInt -1 1 7(_arch(_uni))))
		(_prcs
			(line__10(_arch 0 1 10(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__11(_arch 1 1 11(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__12(_arch 2 1 12(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__13(_arch 3 1 13(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__14(_arch 4 1 14(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__15(_arch 5 1 15(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__16(_arch 6 1 16(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__17(_arch 7 1 17(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000047 55 1572          1757618810092 Driver
(_unit VHDL(test_dff 0 35(driver 1 23))
	(_version vf5)
	(_time 1757618810093 2025.09.11 16:26:50)
	(_source(\../src/practica2.vhd\(\../src/Tp2.vhd\)))
	(_parameters tan)
	(_code 88d98a8685dedf9f88d8ced2dd8e8e8e8e8f8c8e8d)
	(_ent
		(_time 1757604784042)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 1 26(_ent (_in))))
				(_port(_int Clear -1 1 26(_ent (_in))))
				(_port(_int Clock -1 1 26(_ent (_in))))
				(_port(_int Data -1 1 26(_ent (_in))))
				(_port(_int Q -1 1 27(_ent (_out))))
				(_port(_int Qbar -1 1 27(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 45(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(QBar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 1 34(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 1 34(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 1 35(_arch(_uni))))
		(_sig(_int Data -1 1 35(_arch(_uni))))
		(_sig(_int Q -1 1 35(_arch(_uni))))
		(_sig(_int QBar -1 1 35(_arch(_uni))))
		(_cnst(_int Tsetup -2 1 40(_arch((ps 4652007308841189376)))))
		(_cnst(_int Thold -2 1 41(_arch((ps 4652007308841189376)))))
		(_cnst(_int TClk -2 1 42(_arch((ps 4656519704561582080)))))
		(_cnst(_int \TClk/2\ -2 1 0(_int gms(_code 2))))
		(_prcs
			(ClockGen(_arch 0 1 51(_prcs(_wait_for)(_trgt(2)))))
			(Stimulus(_arch 1 1 62(_prcs(_wait_for)(_trgt(1)(3))(_sens(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
	)
	(_use(std(standard)))
	(_model . Driver 3 -1)
)
I 000051 55 2526          1757618810107 Estructura
(_unit VHDL(latch8 0 5(estructura 0 15))
	(_version vf5)
	(_time 1757618810108 2025.09.11 16:26:50)
	(_source(\../src/Tp3.vhd\))
	(_parameters tan)
	(_code 97c7c29891c1c78196918fc8ce91c4919690939194)
	(_ent
		(_time 1757617207297)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 18(_ent (_in))))
				(_port(_int Clear -1 0 19(_ent (_in))))
				(_port(_int Clock -1 0 20(_ent (_in))))
				(_port(_int Data -1 0 21(_ent (_in))))
				(_port(_int Q -1 0 22(_ent (_out))))
				(_port(_int QBar -1 0 23(_ent (_out))))
			)
		)
	)
	(_inst F7 0 29(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(7)))
			((Q)(Q(7)))
			((QBar)(QBar(7)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F6 0 30(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(6)))
			((Q)(Q(6)))
			((QBar)(QBar(6)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F5 0 31(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(5)))
			((Q)(Q(5)))
			((QBar)(QBar(5)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F4 0 32(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(4)))
			((Q)(Q(4)))
			((QBar)(QBar(4)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F3 0 33(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(3)))
			((Q)(Q(3)))
			((QBar)(QBar(3)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F2 0 34(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(2)))
			((Q)(Q(2)))
			((QBar)(QBar(2)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F1 0 35(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(1)))
			((Q)(Q(1)))
			((QBar)(QBar(1)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F0 0 36(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(0)))
			((Q)(Q(0)))
			((QBar)(QBar(0)))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 7(_ent(_in))))
		(_port(_int Clk -1 0 8(_ent(_in))))
		(_port(_int Pre -1 0 9(_ent(_in))))
		(_port(_int Clr -1 0 10(_ent(_in))))
		(_port(_int Q 0 0 11(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 27(_array -1((_dto i 7 i 0)))))
		(_sig(_int QBar 1 0 27(_arch(_uni))))
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
)
I 000047 55 1425          1757618810113 Driver
(_unit VHDL(test_latch8 0 44(driver 0 47))
	(_version vf5)
	(_time 1757618810114 2025.09.11 16:26:50)
	(_source(\../src/Tp3.vhd\))
	(_parameters tan)
	(_code 97c6959895c1c0809097d1cd95919690939194919f)
	(_ent
		(_time 1757617207303)
	)
	(_comp
		(Latch8
			(_object
				(_port(_int D 0 0 50(_ent (_in))))
				(_port(_int Clk -1 0 51(_ent (_in))))
				(_port(_int Pre -1 0 52(_ent (_in))))
				(_port(_int Clr -1 0 53(_ent (_in))))
				(_port(_int Q 0 0 54(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 61(_comp Latch8)
		(_port
			((D)(D))
			((Clk)(Clk))
			((Pre)(Pre))
			((Clr)(Clr))
			((Q)(Q))
		)
		(_use(_ent . Latch8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 50(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 0 58(_array -1((_dto i 7 i 0)))))
		(_sig(_int D 1 0 58(_arch(_uni))))
		(_sig(_int Q 1 0 58(_arch(_uni))))
		(_sig(_int Clk -1 0 59(_arch(_uni((i 1))))))
		(_sig(_int Pre -1 0 59(_arch(_uni((i 1))))))
		(_sig(_int Clr -1 0 59(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 64(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 0 64(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 0 63(_prcs(_wait_for)(_trgt(0)(2)(3)(4))(_mon)(_read(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16777216 16842752)
		(1684107084 1767982624 6579564)
	)
	(_model . Driver 1 -1)
)
I 000047 55 976           1757619309319 prueba
(_unit VHDL(simple 0 2(prueba 0 5))
	(_version vf5)
	(_time 1757619309320 2025.09.11 16:35:09)
	(_source(\../src/simple.vhd\))
	(_parameters tan)
	(_code aaa4adfdf2fdaabdaba8e9f0feada9aca3acfeadaa)
	(_ent
		(_time 1756325127014)
	)
	(_object
		(_type(_int ~STRING~13 0 6(_array -1((_to i 1 i 11)))))
		(_cnst(_int mensaje 0 0 6(_arch(_string \"hola, mundo"\))))
		(_sig(_int canal -1 0 7(_arch(_uni((i 32))))))
		(_var(_int linea -2 0 10(_prcs 0)))
		(_var(_int dummy -3 0 11(_prcs 0)))
		(_prcs
			(p1(_arch 0 0 9(_prcs(_wait_for)(_trgt(0))(_mon))))
		)
		(_subprogram
			(_ext WRITE(1 21))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext std.TEXTIO.LINE(1 LINE)))
		(_type(_ext std.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext std.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext std.TEXTIO.TEXT(1 TEXT)))
		(_var(_ext std.TEXTIO.OUTPUT(1 OUTPUT)))
	)
	(_use(std(standard))(std(TEXTIO)))
	(_model . prueba 1 -1)
)
I 000053 55 1456          1757619309337 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 1 4))
	(_version vf5)
	(_time 1757619309338 2025.09.11 16:35:09)
	(_source(\../src/practica2.vhd\(\../src/Tp2.vhd\)))
	(_parameters tan)
	(_code bab5baeeedede8acbfedace0edbcbebcbcbcbcbcbe)
	(_ent
		(_time 1756945109009)
	)
	(_object
		(_port(_int Preset -1 0 3(_ent(_in))))
		(_port(_int Clear -1 0 4(_ent(_in))))
		(_port(_int Clock -1 0 5(_ent(_in))))
		(_port(_int Data -1 0 6(_ent(_in))))
		(_port(_int Q -1 0 7(_ent(_out))))
		(_port(_int QBar -1 0 8(_ent(_out))))
		(_sig(_int A -1 1 6(_arch(_uni))))
		(_sig(_int B -1 1 6(_arch(_uni))))
		(_sig(_int C -1 1 6(_arch(_uni))))
		(_sig(_int D -1 1 6(_arch(_uni))))
		(_sig(_int Qint -1 1 7(_arch(_uni))))
		(_sig(_int QbarInt -1 1 7(_arch(_uni))))
		(_prcs
			(line__10(_arch 0 1 10(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__11(_arch 1 1 11(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__12(_arch 2 1 12(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__13(_arch 3 1 13(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__14(_arch 4 1 14(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__15(_arch 5 1 15(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__16(_arch 6 1 16(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__17(_arch 7 1 17(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000047 55 1572          1757619309343 Driver
(_unit VHDL(test_dff 0 35(driver 1 23))
	(_version vf5)
	(_time 1757619309344 2025.09.11 16:35:09)
	(_source(\../src/practica2.vhd\(\../src/Tp2.vhd\)))
	(_parameters tan)
	(_code bab4baeeeeecedadbaeafce0efbcbcbcbcbdbebcbf)
	(_ent
		(_time 1757604784042)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 1 26(_ent (_in))))
				(_port(_int Clear -1 1 26(_ent (_in))))
				(_port(_int Clock -1 1 26(_ent (_in))))
				(_port(_int Data -1 1 26(_ent (_in))))
				(_port(_int Q -1 1 27(_ent (_out))))
				(_port(_int Qbar -1 1 27(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 45(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(QBar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 1 34(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 1 34(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 1 35(_arch(_uni))))
		(_sig(_int Data -1 1 35(_arch(_uni))))
		(_sig(_int Q -1 1 35(_arch(_uni))))
		(_sig(_int QBar -1 1 35(_arch(_uni))))
		(_cnst(_int Tsetup -2 1 40(_arch((ps 4652007308841189376)))))
		(_cnst(_int Thold -2 1 41(_arch((ps 4652007308841189376)))))
		(_cnst(_int TClk -2 1 42(_arch((ps 4656519704561582080)))))
		(_cnst(_int \TClk/2\ -2 1 0(_int gms(_code 2))))
		(_prcs
			(ClockGen(_arch 0 1 51(_prcs(_wait_for)(_trgt(2)))))
			(Stimulus(_arch 1 1 62(_prcs(_wait_for)(_trgt(1)(3))(_sens(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
	)
	(_use(std(standard)))
	(_model . Driver 3 -1)
)
I 000051 55 2526          1757619309359 Estructura
(_unit VHDL(latch8 0 5(estructura 0 15))
	(_version vf5)
	(_time 1757619309360 2025.09.11 16:35:09)
	(_source(\../src/Tp3.vhd\))
	(_parameters tan)
	(_code c9c69e9cc19f99dfc8cfd19690cf9acfc8cecdcfca)
	(_ent
		(_time 1757617207297)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 18(_ent (_in))))
				(_port(_int Clear -1 0 19(_ent (_in))))
				(_port(_int Clock -1 0 20(_ent (_in))))
				(_port(_int Data -1 0 21(_ent (_in))))
				(_port(_int Q -1 0 22(_ent (_out))))
				(_port(_int QBar -1 0 23(_ent (_out))))
			)
		)
	)
	(_inst F7 0 29(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(7)))
			((Q)(Q(7)))
			((QBar)(QBar(7)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F6 0 30(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(6)))
			((Q)(Q(6)))
			((QBar)(QBar(6)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F5 0 31(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(5)))
			((Q)(Q(5)))
			((QBar)(QBar(5)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F4 0 32(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(4)))
			((Q)(Q(4)))
			((QBar)(QBar(4)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F3 0 33(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(3)))
			((Q)(Q(3)))
			((QBar)(QBar(3)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F2 0 34(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(2)))
			((Q)(Q(2)))
			((QBar)(QBar(2)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F1 0 35(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(1)))
			((Q)(Q(1)))
			((QBar)(QBar(1)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F0 0 36(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(0)))
			((Q)(Q(0)))
			((QBar)(QBar(0)))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 7(_ent(_in))))
		(_port(_int Clk -1 0 8(_ent(_in))))
		(_port(_int Pre -1 0 9(_ent(_in))))
		(_port(_int Clr -1 0 10(_ent(_in))))
		(_port(_int Q 0 0 11(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 27(_array -1((_dto i 7 i 0)))))
		(_sig(_int QBar 1 0 27(_arch(_uni))))
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
)
I 000047 55 1425          1757619309365 Driver
(_unit VHDL(test_latch8 0 44(driver 0 47))
	(_version vf5)
	(_time 1757619309366 2025.09.11 16:35:09)
	(_source(\../src/Tp3.vhd\))
	(_parameters tan)
	(_code c9c7c99cc59f9edecec98f93cbcfc8cecdcfcacfc1)
	(_ent
		(_time 1757617207303)
	)
	(_comp
		(Latch8
			(_object
				(_port(_int D 0 0 50(_ent (_in))))
				(_port(_int Clk -1 0 51(_ent (_in))))
				(_port(_int Pre -1 0 52(_ent (_in))))
				(_port(_int Clr -1 0 53(_ent (_in))))
				(_port(_int Q 0 0 54(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 61(_comp Latch8)
		(_port
			((D)(D))
			((Clk)(Clk))
			((Pre)(Pre))
			((Clr)(Clr))
			((Q)(Q))
		)
		(_use(_ent . Latch8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 50(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 0 58(_array -1((_dto i 7 i 0)))))
		(_sig(_int D 1 0 58(_arch(_uni))))
		(_sig(_int Q 1 0 58(_arch(_uni))))
		(_sig(_int Clk -1 0 59(_arch(_uni((i 1))))))
		(_sig(_int Pre -1 0 59(_arch(_uni((i 1))))))
		(_sig(_int Clr -1 0 59(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 64(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 0 64(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 0 63(_prcs(_wait_for)(_trgt(0)(2)(3)(4))(_mon)(_read(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16777216 16842752)
		(1684107084 1767982624 6579564)
	)
	(_model . Driver 1 -1)
)
I 000047 55 976           1757619474394 prueba
(_unit VHDL(simple 0 2(prueba 0 5))
	(_version vf5)
	(_time 1757619474395 2025.09.11 16:37:54)
	(_source(\../src/simple.vhd\))
	(_parameters tan)
	(_code 71777b70792671667073322b257672777877257671)
	(_ent
		(_time 1756325127014)
	)
	(_object
		(_type(_int ~STRING~13 0 6(_array -1((_to i 1 i 11)))))
		(_cnst(_int mensaje 0 0 6(_arch(_string \"hola, mundo"\))))
		(_sig(_int canal -1 0 7(_arch(_uni((i 32))))))
		(_var(_int linea -2 0 10(_prcs 0)))
		(_var(_int dummy -3 0 11(_prcs 0)))
		(_prcs
			(p1(_arch 0 0 9(_prcs(_wait_for)(_trgt(0))(_mon))))
		)
		(_subprogram
			(_ext WRITE(1 21))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext std.TEXTIO.LINE(1 LINE)))
		(_type(_ext std.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext std.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext std.TEXTIO.TEXT(1 TEXT)))
		(_var(_ext std.TEXTIO.OUTPUT(1 OUTPUT)))
	)
	(_use(std(standard))(std(TEXTIO)))
	(_model . prueba 1 -1)
)
I 000053 55 1456          1757619474411 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 1 4))
	(_version vf5)
	(_time 1757619474412 2025.09.11 16:37:54)
	(_source(\../src/practica2.vhd\(\../src/Tp2.vhd\)))
	(_parameters tan)
	(_code 80878d8e86d7d29685d796dad78684868686868684)
	(_ent
		(_time 1756945109009)
	)
	(_object
		(_port(_int Preset -1 0 3(_ent(_in))))
		(_port(_int Clear -1 0 4(_ent(_in))))
		(_port(_int Clock -1 0 5(_ent(_in))))
		(_port(_int Data -1 0 6(_ent(_in))))
		(_port(_int Q -1 0 7(_ent(_out))))
		(_port(_int QBar -1 0 8(_ent(_out))))
		(_sig(_int A -1 1 6(_arch(_uni))))
		(_sig(_int B -1 1 6(_arch(_uni))))
		(_sig(_int C -1 1 6(_arch(_uni))))
		(_sig(_int D -1 1 6(_arch(_uni))))
		(_sig(_int Qint -1 1 7(_arch(_uni))))
		(_sig(_int QbarInt -1 1 7(_arch(_uni))))
		(_prcs
			(line__10(_arch 0 1 10(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__11(_arch 1 1 11(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__12(_arch 2 1 12(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__13(_arch 3 1 13(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__14(_arch 4 1 14(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__15(_arch 5 1 15(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__16(_arch 6 1 16(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__17(_arch 7 1 17(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000047 55 1572          1757619474417 Driver
(_unit VHDL(test_dff 0 35(driver 1 23))
	(_version vf5)
	(_time 1757619474418 2025.09.11 16:37:54)
	(_source(\../src/practica2.vhd\(\../src/Tp2.vhd\)))
	(_parameters tan)
	(_code 90969d9f95c6c78790c0d6cac59696969697949695)
	(_ent
		(_time 1757604784042)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 1 26(_ent (_in))))
				(_port(_int Clear -1 1 26(_ent (_in))))
				(_port(_int Clock -1 1 26(_ent (_in))))
				(_port(_int Data -1 1 26(_ent (_in))))
				(_port(_int Q -1 1 27(_ent (_out))))
				(_port(_int Qbar -1 1 27(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 45(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(QBar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 1 34(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 1 34(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 1 35(_arch(_uni))))
		(_sig(_int Data -1 1 35(_arch(_uni))))
		(_sig(_int Q -1 1 35(_arch(_uni))))
		(_sig(_int QBar -1 1 35(_arch(_uni))))
		(_cnst(_int Tsetup -2 1 40(_arch((ps 4652007308841189376)))))
		(_cnst(_int Thold -2 1 41(_arch((ps 4652007308841189376)))))
		(_cnst(_int TClk -2 1 42(_arch((ps 4656519704561582080)))))
		(_cnst(_int \TClk/2\ -2 1 0(_int gms(_code 2))))
		(_prcs
			(ClockGen(_arch 0 1 51(_prcs(_wait_for)(_trgt(2)))))
			(Stimulus(_arch 1 1 62(_prcs(_wait_for)(_trgt(1)(3))(_sens(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
	)
	(_use(std(standard)))
	(_model . Driver 3 -1)
)
I 000051 55 2526          1757619474431 Estructura
(_unit VHDL(latch8 0 5(estructura 0 15))
	(_version vf5)
	(_time 1757619474432 2025.09.11 16:37:54)
	(_source(\../src/Tp3.vhd\))
	(_parameters tan)
	(_code a0a7faf7a1f6f0b6a1a6b8fff9a6f3a6a1a7a4a6a3)
	(_ent
		(_time 1757617207297)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 18(_ent (_in))))
				(_port(_int Clear -1 0 19(_ent (_in))))
				(_port(_int Clock -1 0 20(_ent (_in))))
				(_port(_int Data -1 0 21(_ent (_in))))
				(_port(_int Q -1 0 22(_ent (_out))))
				(_port(_int QBar -1 0 23(_ent (_out))))
			)
		)
	)
	(_inst F7 0 29(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(7)))
			((Q)(Q(7)))
			((QBar)(QBar(7)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F6 0 30(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(6)))
			((Q)(Q(6)))
			((QBar)(QBar(6)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F5 0 31(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(5)))
			((Q)(Q(5)))
			((QBar)(QBar(5)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F4 0 32(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(4)))
			((Q)(Q(4)))
			((QBar)(QBar(4)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F3 0 33(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(3)))
			((Q)(Q(3)))
			((QBar)(QBar(3)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F2 0 34(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(2)))
			((Q)(Q(2)))
			((QBar)(QBar(2)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F1 0 35(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(1)))
			((Q)(Q(1)))
			((QBar)(QBar(1)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F0 0 36(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(0)))
			((Q)(Q(0)))
			((QBar)(QBar(0)))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 7(_ent(_in))))
		(_port(_int Clk -1 0 8(_ent(_in))))
		(_port(_int Pre -1 0 9(_ent(_in))))
		(_port(_int Clr -1 0 10(_ent(_in))))
		(_port(_int Q 0 0 11(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 27(_array -1((_dto i 7 i 0)))))
		(_sig(_int QBar 1 0 27(_arch(_uni))))
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
)
I 000047 55 1425          1757619474437 Driver
(_unit VHDL(test_latch8 0 44(driver 0 47))
	(_version vf5)
	(_time 1757619474438 2025.09.11 16:37:54)
	(_source(\../src/Tp3.vhd\))
	(_parameters tan)
	(_code a0a6adf7a5f6f7b7a7a0e6faa2a6a1a7a4a6a3a6a8)
	(_ent
		(_time 1757617207303)
	)
	(_comp
		(Latch8
			(_object
				(_port(_int D 0 0 50(_ent (_in))))
				(_port(_int Clk -1 0 51(_ent (_in))))
				(_port(_int Pre -1 0 52(_ent (_in))))
				(_port(_int Clr -1 0 53(_ent (_in))))
				(_port(_int Q 0 0 54(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 61(_comp Latch8)
		(_port
			((D)(D))
			((Clk)(Clk))
			((Pre)(Pre))
			((Clr)(Clr))
			((Q)(Q))
		)
		(_use(_ent . Latch8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 50(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 0 58(_array -1((_dto i 7 i 0)))))
		(_sig(_int D 1 0 58(_arch(_uni))))
		(_sig(_int Q 1 0 58(_arch(_uni))))
		(_sig(_int Clk -1 0 59(_arch(_uni((i 1))))))
		(_sig(_int Pre -1 0 59(_arch(_uni((i 1))))))
		(_sig(_int Clr -1 0 59(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 64(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 0 64(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 0 63(_prcs(_wait_for)(_trgt(0)(2)(3)(4))(_mon)(_read(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16777216 16842752)
		(1684107084 1767982624 6579564)
	)
	(_model . Driver 1 -1)
)
I 000047 55 976           1757619683223 prueba
(_unit VHDL(simple 0 2(prueba 0 5))
	(_version vf5)
	(_time 1757619683224 2025.09.11 16:41:23)
	(_source(\../src/simple.vhd\))
	(_parameters tan)
	(_code 2d2e2729707a2d3a2c2f6e77792a2e2b242b792a2d)
	(_ent
		(_time 1756325127014)
	)
	(_object
		(_type(_int ~STRING~13 0 6(_array -1((_to i 1 i 11)))))
		(_cnst(_int mensaje 0 0 6(_arch(_string \"hola, mundo"\))))
		(_sig(_int canal -1 0 7(_arch(_uni((i 32))))))
		(_var(_int linea -2 0 10(_prcs 0)))
		(_var(_int dummy -3 0 11(_prcs 0)))
		(_prcs
			(p1(_arch 0 0 9(_prcs(_wait_for)(_trgt(0))(_mon))))
		)
		(_subprogram
			(_ext WRITE(1 21))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext std.TEXTIO.LINE(1 LINE)))
		(_type(_ext std.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext std.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext std.TEXTIO.TEXT(1 TEXT)))
		(_var(_ext std.TEXTIO.OUTPUT(1 OUTPUT)))
	)
	(_use(std(standard))(std(TEXTIO)))
	(_model . prueba 1 -1)
)
I 000053 55 1456          1757619683240 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 1 4))
	(_version vf5)
	(_time 1757619683241 2025.09.11 16:41:23)
	(_source(\../src/practica2.vhd\(\../src/Tp2.vhd\)))
	(_parameters tan)
	(_code 4c4e414e191b1e5a491b5a161b4a484a4a4a4a4a48)
	(_ent
		(_time 1756945109009)
	)
	(_object
		(_port(_int Preset -1 0 3(_ent(_in))))
		(_port(_int Clear -1 0 4(_ent(_in))))
		(_port(_int Clock -1 0 5(_ent(_in))))
		(_port(_int Data -1 0 6(_ent(_in))))
		(_port(_int Q -1 0 7(_ent(_out))))
		(_port(_int QBar -1 0 8(_ent(_out))))
		(_sig(_int A -1 1 6(_arch(_uni))))
		(_sig(_int B -1 1 6(_arch(_uni))))
		(_sig(_int C -1 1 6(_arch(_uni))))
		(_sig(_int D -1 1 6(_arch(_uni))))
		(_sig(_int Qint -1 1 7(_arch(_uni))))
		(_sig(_int QbarInt -1 1 7(_arch(_uni))))
		(_prcs
			(line__10(_arch 0 1 10(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__11(_arch 1 1 11(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__12(_arch 2 1 12(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__13(_arch 3 1 13(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__14(_arch 4 1 14(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__15(_arch 5 1 15(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__16(_arch 6 1 16(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__17(_arch 7 1 17(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000047 55 1572          1757619683246 Driver
(_unit VHDL(test_dff 0 35(driver 1 23))
	(_version vf5)
	(_time 1757619683247 2025.09.11 16:41:23)
	(_source(\../src/practica2.vhd\(\../src/Tp2.vhd\)))
	(_parameters tan)
	(_code 4c4f414e1a1a1b5b4c1c0a16194a4a4a4a4b484a49)
	(_ent
		(_time 1757604784042)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 1 26(_ent (_in))))
				(_port(_int Clear -1 1 26(_ent (_in))))
				(_port(_int Clock -1 1 26(_ent (_in))))
				(_port(_int Data -1 1 26(_ent (_in))))
				(_port(_int Q -1 1 27(_ent (_out))))
				(_port(_int Qbar -1 1 27(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 45(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(QBar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 1 34(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 1 34(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 1 35(_arch(_uni))))
		(_sig(_int Data -1 1 35(_arch(_uni))))
		(_sig(_int Q -1 1 35(_arch(_uni))))
		(_sig(_int QBar -1 1 35(_arch(_uni))))
		(_cnst(_int Tsetup -2 1 40(_arch((ps 4652007308841189376)))))
		(_cnst(_int Thold -2 1 41(_arch((ps 4652007308841189376)))))
		(_cnst(_int TClk -2 1 42(_arch((ps 4656519704561582080)))))
		(_cnst(_int \TClk/2\ -2 1 0(_int gms(_code 2))))
		(_prcs
			(ClockGen(_arch 0 1 51(_prcs(_wait_for)(_trgt(2)))))
			(Stimulus(_arch 1 1 62(_prcs(_wait_for)(_trgt(1)(3))(_sens(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
	)
	(_use(std(standard)))
	(_model . Driver 3 -1)
)
I 000051 55 2526          1757619683262 Estructura
(_unit VHDL(latch8 0 5(estructura 0 15))
	(_version vf5)
	(_time 1757619683263 2025.09.11 16:41:23)
	(_source(\../src/Tp3.vhd\))
	(_parameters tan)
	(_code 5c5e065f0e0a0c4a5d5a4403055a0f5a5d5b585a5f)
	(_ent
		(_time 1757617207297)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 18(_ent (_in))))
				(_port(_int Clear -1 0 19(_ent (_in))))
				(_port(_int Clock -1 0 20(_ent (_in))))
				(_port(_int Data -1 0 21(_ent (_in))))
				(_port(_int Q -1 0 22(_ent (_out))))
				(_port(_int QBar -1 0 23(_ent (_out))))
			)
		)
	)
	(_inst F7 0 29(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(7)))
			((Q)(Q(7)))
			((QBar)(QBar(7)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F6 0 30(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(6)))
			((Q)(Q(6)))
			((QBar)(QBar(6)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F5 0 31(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(5)))
			((Q)(Q(5)))
			((QBar)(QBar(5)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F4 0 32(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(4)))
			((Q)(Q(4)))
			((QBar)(QBar(4)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F3 0 33(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(3)))
			((Q)(Q(3)))
			((QBar)(QBar(3)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F2 0 34(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(2)))
			((Q)(Q(2)))
			((QBar)(QBar(2)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F1 0 35(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(1)))
			((Q)(Q(1)))
			((QBar)(QBar(1)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F0 0 36(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(0)))
			((Q)(Q(0)))
			((QBar)(QBar(0)))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 7(_ent(_in))))
		(_port(_int Clk -1 0 8(_ent(_in))))
		(_port(_int Pre -1 0 9(_ent(_in))))
		(_port(_int Clr -1 0 10(_ent(_in))))
		(_port(_int Q 0 0 11(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 27(_array -1((_dto i 7 i 0)))))
		(_sig(_int QBar 1 0 27(_arch(_uni))))
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
)
I 000047 55 1425          1757619683268 Driver
(_unit VHDL(test_latch8 0 44(driver 0 47))
	(_version vf5)
	(_time 1757619683269 2025.09.11 16:41:23)
	(_source(\../src/Tp3.vhd\))
	(_parameters tan)
	(_code 5c5f515f0a0a0b4b5b5c1a065e5a5d5b585a5f5a54)
	(_ent
		(_time 1757617207303)
	)
	(_comp
		(Latch8
			(_object
				(_port(_int D 0 0 50(_ent (_in))))
				(_port(_int Clk -1 0 51(_ent (_in))))
				(_port(_int Pre -1 0 52(_ent (_in))))
				(_port(_int Clr -1 0 53(_ent (_in))))
				(_port(_int Q 0 0 54(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 61(_comp Latch8)
		(_port
			((D)(D))
			((Clk)(Clk))
			((Pre)(Pre))
			((Clr)(Clr))
			((Q)(Q))
		)
		(_use(_ent . Latch8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 50(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 0 58(_array -1((_dto i 7 i 0)))))
		(_sig(_int D 1 0 58(_arch(_uni))))
		(_sig(_int Q 1 0 58(_arch(_uni))))
		(_sig(_int Clk -1 0 59(_arch(_uni((i 1))))))
		(_sig(_int Pre -1 0 59(_arch(_uni((i 1))))))
		(_sig(_int Clr -1 0 59(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 64(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 0 64(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 0 63(_prcs(_wait_for)(_trgt(0)(2)(3)(4))(_mon)(_read(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16777216 16842752)
		(1684107084 1767982624 6579564)
	)
	(_model . Driver 1 -1)
)
I 000047 55 976           1757620807831 prueba
(_unit VHDL(simple 0 2(prueba 0 5))
	(_version vf5)
	(_time 1757620807832 2025.09.11 17:00:07)
	(_source(\../src/simple.vhd\))
	(_parameters tan)
	(_code 2e2e2f2a72792e392f2c6d747a292d2827287a292e)
	(_ent
		(_time 1756325127014)
	)
	(_object
		(_type(_int ~STRING~13 0 6(_array -1((_to i 1 i 11)))))
		(_cnst(_int mensaje 0 0 6(_arch(_string \"hola, mundo"\))))
		(_sig(_int canal -1 0 7(_arch(_uni((i 32))))))
		(_var(_int linea -2 0 10(_prcs 0)))
		(_var(_int dummy -3 0 11(_prcs 0)))
		(_prcs
			(p1(_arch 0 0 9(_prcs(_wait_for)(_trgt(0))(_mon))))
		)
		(_subprogram
			(_ext WRITE(1 21))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext std.TEXTIO.LINE(1 LINE)))
		(_type(_ext std.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext std.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext std.TEXTIO.TEXT(1 TEXT)))
		(_var(_ext std.TEXTIO.OUTPUT(1 OUTPUT)))
	)
	(_use(std(standard))(std(TEXTIO)))
	(_model . prueba 1 -1)
)
I 000053 55 1456          1757620807847 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 1 4))
	(_version vf5)
	(_time 1757620807848 2025.09.11 17:00:07)
	(_source(\../src/practica2.vhd\(\../src/Tp2.vhd\)))
	(_parameters tan)
	(_code 3e3f383b6d696c283b69286469383a38383838383a)
	(_ent
		(_time 1756945109009)
	)
	(_object
		(_port(_int Preset -1 0 3(_ent(_in))))
		(_port(_int Clear -1 0 4(_ent(_in))))
		(_port(_int Clock -1 0 5(_ent(_in))))
		(_port(_int Data -1 0 6(_ent(_in))))
		(_port(_int Q -1 0 7(_ent(_out))))
		(_port(_int QBar -1 0 8(_ent(_out))))
		(_sig(_int A -1 1 6(_arch(_uni))))
		(_sig(_int B -1 1 6(_arch(_uni))))
		(_sig(_int C -1 1 6(_arch(_uni))))
		(_sig(_int D -1 1 6(_arch(_uni))))
		(_sig(_int Qint -1 1 7(_arch(_uni))))
		(_sig(_int QbarInt -1 1 7(_arch(_uni))))
		(_prcs
			(line__10(_arch 0 1 10(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__11(_arch 1 1 11(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__12(_arch 2 1 12(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__13(_arch 3 1 13(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__14(_arch 4 1 14(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__15(_arch 5 1 15(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__16(_arch 6 1 16(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__17(_arch 7 1 17(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000047 55 1572          1757620807853 Driver
(_unit VHDL(test_dff 0 35(driver 1 23))
	(_version vf5)
	(_time 1757620807854 2025.09.11 17:00:07)
	(_source(\../src/practica2.vhd\(\../src/Tp2.vhd\)))
	(_parameters tan)
	(_code 4d4d4b4f1c1b1a5a4d1d0b17184b4b4b4b4a494b48)
	(_ent
		(_time 1757604784042)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 1 26(_ent (_in))))
				(_port(_int Clear -1 1 26(_ent (_in))))
				(_port(_int Clock -1 1 26(_ent (_in))))
				(_port(_int Data -1 1 26(_ent (_in))))
				(_port(_int Q -1 1 27(_ent (_out))))
				(_port(_int Qbar -1 1 27(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 45(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(QBar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 1 34(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 1 34(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 1 35(_arch(_uni))))
		(_sig(_int Data -1 1 35(_arch(_uni))))
		(_sig(_int Q -1 1 35(_arch(_uni))))
		(_sig(_int QBar -1 1 35(_arch(_uni))))
		(_cnst(_int Tsetup -2 1 40(_arch((ps 4652007308841189376)))))
		(_cnst(_int Thold -2 1 41(_arch((ps 4652007308841189376)))))
		(_cnst(_int TClk -2 1 42(_arch((ps 4656519704561582080)))))
		(_cnst(_int \TClk/2\ -2 1 0(_int gms(_code 2))))
		(_prcs
			(ClockGen(_arch 0 1 51(_prcs(_wait_for)(_trgt(2)))))
			(Stimulus(_arch 1 1 62(_prcs(_wait_for)(_trgt(1)(3))(_sens(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
	)
	(_use(std(standard)))
	(_model . Driver 3 -1)
)
I 000051 55 2526          1757620807870 Estructura
(_unit VHDL(latch8 0 5(estructura 0 15))
	(_version vf5)
	(_time 1757620807871 2025.09.11 17:00:07)
	(_source(\../src/Tp3.vhd\))
	(_parameters tan)
	(_code 5d5c0c5e080b0d4b5c5b4502045b0e5b5c5a595b5e)
	(_ent
		(_time 1757617207297)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 18(_ent (_in))))
				(_port(_int Clear -1 0 19(_ent (_in))))
				(_port(_int Clock -1 0 20(_ent (_in))))
				(_port(_int Data -1 0 21(_ent (_in))))
				(_port(_int Q -1 0 22(_ent (_out))))
				(_port(_int QBar -1 0 23(_ent (_out))))
			)
		)
	)
	(_inst F7 0 29(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(7)))
			((Q)(Q(7)))
			((QBar)(QBar(7)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F6 0 30(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(6)))
			((Q)(Q(6)))
			((QBar)(QBar(6)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F5 0 31(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(5)))
			((Q)(Q(5)))
			((QBar)(QBar(5)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F4 0 32(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(4)))
			((Q)(Q(4)))
			((QBar)(QBar(4)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F3 0 33(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(3)))
			((Q)(Q(3)))
			((QBar)(QBar(3)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F2 0 34(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(2)))
			((Q)(Q(2)))
			((QBar)(QBar(2)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F1 0 35(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(1)))
			((Q)(Q(1)))
			((QBar)(QBar(1)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F0 0 36(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(0)))
			((Q)(Q(0)))
			((QBar)(QBar(0)))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 7(_ent(_in))))
		(_port(_int Clk -1 0 8(_ent(_in))))
		(_port(_int Pre -1 0 9(_ent(_in))))
		(_port(_int Clr -1 0 10(_ent(_in))))
		(_port(_int Q 0 0 11(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 27(_array -1((_dto i 7 i 0)))))
		(_sig(_int QBar 1 0 27(_arch(_uni))))
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
)
I 000047 55 1425          1757620807876 Driver
(_unit VHDL(test_latch8 0 44(driver 0 47))
	(_version vf5)
	(_time 1757620807877 2025.09.11 17:00:07)
	(_source(\../src/Tp3.vhd\))
	(_parameters tan)
	(_code 5d5d5b5e0c0b0a4a5a5d1b075f5b5c5a595b5e5b55)
	(_ent
		(_time 1757617207303)
	)
	(_comp
		(Latch8
			(_object
				(_port(_int D 0 0 50(_ent (_in))))
				(_port(_int Clk -1 0 51(_ent (_in))))
				(_port(_int Pre -1 0 52(_ent (_in))))
				(_port(_int Clr -1 0 53(_ent (_in))))
				(_port(_int Q 0 0 54(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 61(_comp Latch8)
		(_port
			((D)(D))
			((Clk)(Clk))
			((Pre)(Pre))
			((Clr)(Clr))
			((Q)(Q))
		)
		(_use(_ent . Latch8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 50(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 0 58(_array -1((_dto i 7 i 0)))))
		(_sig(_int D 1 0 58(_arch(_uni))))
		(_sig(_int Q 1 0 58(_arch(_uni))))
		(_sig(_int Clk -1 0 59(_arch(_uni((i 1))))))
		(_sig(_int Pre -1 0 59(_arch(_uni((i 1))))))
		(_sig(_int Clr -1 0 59(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 64(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 0 64(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 0 63(_prcs(_wait_for)(_trgt(0)(2)(3)(4))(_mon)(_read(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16777216 16842752)
		(1684107084 1767982624 6579564)
	)
	(_model . Driver 1 -1)
)
I 000047 55 976           1757620859091 prueba
(_unit VHDL(simple 0 2(prueba 0 5))
	(_version vf5)
	(_time 1757620859092 2025.09.11 17:00:59)
	(_source(\../src/simple.vhd\))
	(_parameters tan)
	(_code 70742271792770677172332a247773767976247770)
	(_ent
		(_time 1756325127014)
	)
	(_object
		(_type(_int ~STRING~13 0 6(_array -1((_to i 1 i 11)))))
		(_cnst(_int mensaje 0 0 6(_arch(_string \"hola, mundo"\))))
		(_sig(_int canal -1 0 7(_arch(_uni((i 32))))))
		(_var(_int linea -2 0 10(_prcs 0)))
		(_var(_int dummy -3 0 11(_prcs 0)))
		(_prcs
			(p1(_arch 0 0 9(_prcs(_wait_for)(_trgt(0))(_mon))))
		)
		(_subprogram
			(_ext WRITE(1 21))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext std.TEXTIO.LINE(1 LINE)))
		(_type(_ext std.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext std.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext std.TEXTIO.TEXT(1 TEXT)))
		(_var(_ext std.TEXTIO.OUTPUT(1 OUTPUT)))
	)
	(_use(std(standard))(std(TEXTIO)))
	(_model . prueba 1 -1)
)
I 000053 55 1456          1757620859108 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 1 4))
	(_version vf5)
	(_time 1757620859109 2025.09.11 17:00:59)
	(_source(\../src/practica2.vhd\(\../src/Tp2.vhd\)))
	(_parameters tan)
	(_code 7f7a2a7e2f282d697a28692528797b79797979797b)
	(_ent
		(_time 1756945109009)
	)
	(_object
		(_port(_int Preset -1 0 3(_ent(_in))))
		(_port(_int Clear -1 0 4(_ent(_in))))
		(_port(_int Clock -1 0 5(_ent(_in))))
		(_port(_int Data -1 0 6(_ent(_in))))
		(_port(_int Q -1 0 7(_ent(_out))))
		(_port(_int QBar -1 0 8(_ent(_out))))
		(_sig(_int A -1 1 6(_arch(_uni))))
		(_sig(_int B -1 1 6(_arch(_uni))))
		(_sig(_int C -1 1 6(_arch(_uni))))
		(_sig(_int D -1 1 6(_arch(_uni))))
		(_sig(_int Qint -1 1 7(_arch(_uni))))
		(_sig(_int QbarInt -1 1 7(_arch(_uni))))
		(_prcs
			(line__10(_arch 0 1 10(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__11(_arch 1 1 11(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__12(_arch 2 1 12(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__13(_arch 3 1 13(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__14(_arch 4 1 14(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__15(_arch 5 1 15(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__16(_arch 6 1 16(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__17(_arch 7 1 17(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000047 55 1572          1757620859114 Driver
(_unit VHDL(test_dff 0 35(driver 1 23))
	(_version vf5)
	(_time 1757620859115 2025.09.11 17:00:59)
	(_source(\../src/practica2.vhd\(\../src/Tp2.vhd\)))
	(_parameters tan)
	(_code 7f7b2a7e2c2928687f2f39252a79797979787b797a)
	(_ent
		(_time 1757604784042)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 1 26(_ent (_in))))
				(_port(_int Clear -1 1 26(_ent (_in))))
				(_port(_int Clock -1 1 26(_ent (_in))))
				(_port(_int Data -1 1 26(_ent (_in))))
				(_port(_int Q -1 1 27(_ent (_out))))
				(_port(_int Qbar -1 1 27(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 45(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(QBar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 1 34(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 1 34(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 1 35(_arch(_uni))))
		(_sig(_int Data -1 1 35(_arch(_uni))))
		(_sig(_int Q -1 1 35(_arch(_uni))))
		(_sig(_int QBar -1 1 35(_arch(_uni))))
		(_cnst(_int Tsetup -2 1 40(_arch((ps 4652007308841189376)))))
		(_cnst(_int Thold -2 1 41(_arch((ps 4652007308841189376)))))
		(_cnst(_int TClk -2 1 42(_arch((ps 4656519704561582080)))))
		(_cnst(_int \TClk/2\ -2 1 0(_int gms(_code 2))))
		(_prcs
			(ClockGen(_arch 0 1 51(_prcs(_wait_for)(_trgt(2)))))
			(Stimulus(_arch 1 1 62(_prcs(_wait_for)(_trgt(1)(3))(_sens(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
	)
	(_use(std(standard)))
	(_model . Driver 3 -1)
)
I 000051 55 2526          1757620859128 Estructura
(_unit VHDL(latch8 0 5(estructura 0 15))
	(_version vf5)
	(_time 1757620859129 2025.09.11 17:00:59)
	(_source(\../src/Tp3.vhd\))
	(_parameters tan)
	(_code 8f8a8d81d8d9df998e8997d0d689dc898e888b898c)
	(_ent
		(_time 1757617207297)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 18(_ent (_in))))
				(_port(_int Clear -1 0 19(_ent (_in))))
				(_port(_int Clock -1 0 20(_ent (_in))))
				(_port(_int Data -1 0 21(_ent (_in))))
				(_port(_int Q -1 0 22(_ent (_out))))
				(_port(_int QBar -1 0 23(_ent (_out))))
			)
		)
	)
	(_inst F7 0 29(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(7)))
			((Q)(Q(7)))
			((QBar)(QBar(7)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F6 0 30(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(6)))
			((Q)(Q(6)))
			((QBar)(QBar(6)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F5 0 31(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(5)))
			((Q)(Q(5)))
			((QBar)(QBar(5)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F4 0 32(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(4)))
			((Q)(Q(4)))
			((QBar)(QBar(4)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F3 0 33(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(3)))
			((Q)(Q(3)))
			((QBar)(QBar(3)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F2 0 34(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(2)))
			((Q)(Q(2)))
			((QBar)(QBar(2)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F1 0 35(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(1)))
			((Q)(Q(1)))
			((QBar)(QBar(1)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F0 0 36(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(0)))
			((Q)(Q(0)))
			((QBar)(QBar(0)))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 7(_ent(_in))))
		(_port(_int Clk -1 0 8(_ent(_in))))
		(_port(_int Pre -1 0 9(_ent(_in))))
		(_port(_int Clr -1 0 10(_ent(_in))))
		(_port(_int Q 0 0 11(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 27(_array -1((_dto i 7 i 0)))))
		(_sig(_int QBar 1 0 27(_arch(_uni))))
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
)
I 000047 55 1425          1757620859134 Driver
(_unit VHDL(test_latch8 0 44(driver 0 47))
	(_version vf5)
	(_time 1757620859135 2025.09.11 17:00:59)
	(_source(\../src/Tp3.vhd\))
	(_parameters tan)
	(_code 8f8bda81dcd9d898888fc9d58d898e888b898c8987)
	(_ent
		(_time 1757617207303)
	)
	(_comp
		(Latch8
			(_object
				(_port(_int D 0 0 50(_ent (_in))))
				(_port(_int Clk -1 0 51(_ent (_in))))
				(_port(_int Pre -1 0 52(_ent (_in))))
				(_port(_int Clr -1 0 53(_ent (_in))))
				(_port(_int Q 0 0 54(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 61(_comp Latch8)
		(_port
			((D)(D))
			((Clk)(Clk))
			((Pre)(Pre))
			((Clr)(Clr))
			((Q)(Q))
		)
		(_use(_ent . Latch8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 50(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 0 58(_array -1((_dto i 7 i 0)))))
		(_sig(_int D 1 0 58(_arch(_uni))))
		(_sig(_int Q 1 0 58(_arch(_uni))))
		(_sig(_int Clk -1 0 59(_arch(_uni((i 1))))))
		(_sig(_int Pre -1 0 59(_arch(_uni((i 1))))))
		(_sig(_int Clr -1 0 59(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 64(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 0 64(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 0 63(_prcs(_wait_for)(_trgt(0)(2)(3)(4))(_mon)(_read(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16777216 16842752)
		(1684107084 1767982624 6579564)
	)
	(_model . Driver 1 -1)
)
I 000047 55 976           1757623007980 prueba
(_unit VHDL(simple 0 2(prueba 0 5))
	(_version vf5)
	(_time 1757623007981 2025.09.11 17:36:47)
	(_source(\../src/simple.vhd\))
	(_parameters tan)
	(_code 8a8d8d84d2dd8a9d8b88c9d0de8d898c838cde8d8a)
	(_ent
		(_time 1756325127014)
	)
	(_object
		(_type(_int ~STRING~13 0 6(_array -1((_to i 1 i 11)))))
		(_cnst(_int mensaje 0 0 6(_arch(_string \"hola, mundo"\))))
		(_sig(_int canal -1 0 7(_arch(_uni((i 32))))))
		(_var(_int linea -2 0 10(_prcs 0)))
		(_var(_int dummy -3 0 11(_prcs 0)))
		(_prcs
			(p1(_arch 0 0 9(_prcs(_wait_for)(_trgt(0))(_mon))))
		)
		(_subprogram
			(_ext WRITE(1 21))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext std.TEXTIO.LINE(1 LINE)))
		(_type(_ext std.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext std.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext std.TEXTIO.TEXT(1 TEXT)))
		(_var(_ext std.TEXTIO.OUTPUT(1 OUTPUT)))
	)
	(_use(std(standard))(std(TEXTIO)))
	(_model . prueba 1 -1)
)
I 000053 55 1456          1757623007999 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 1 4))
	(_version vf5)
	(_time 1757623008000 2025.09.11 17:36:47)
	(_source(\../src/practica2.vhd\(\../src/Tp2.vhd\)))
	(_parameters tan)
	(_code 9a9c9a95cdcdc88c9fcd8cc0cd9c9e9c9c9c9c9c9e)
	(_ent
		(_time 1756945109009)
	)
	(_object
		(_port(_int Preset -1 0 3(_ent(_in))))
		(_port(_int Clear -1 0 4(_ent(_in))))
		(_port(_int Clock -1 0 5(_ent(_in))))
		(_port(_int Data -1 0 6(_ent(_in))))
		(_port(_int Q -1 0 7(_ent(_out))))
		(_port(_int QBar -1 0 8(_ent(_out))))
		(_sig(_int A -1 1 6(_arch(_uni))))
		(_sig(_int B -1 1 6(_arch(_uni))))
		(_sig(_int C -1 1 6(_arch(_uni))))
		(_sig(_int D -1 1 6(_arch(_uni))))
		(_sig(_int Qint -1 1 7(_arch(_uni))))
		(_sig(_int QbarInt -1 1 7(_arch(_uni))))
		(_prcs
			(line__10(_arch 0 1 10(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__11(_arch 1 1 11(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__12(_arch 2 1 12(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__13(_arch 3 1 13(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__14(_arch 4 1 14(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__15(_arch 5 1 15(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__16(_arch 6 1 16(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__17(_arch 7 1 17(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000047 55 1572          1757623008005 Driver
(_unit VHDL(test_dff 0 35(driver 1 23))
	(_version vf5)
	(_time 1757623008006 2025.09.11 17:36:47)
	(_source(\../src/practica2.vhd\(\../src/Tp2.vhd\)))
	(_parameters tan)
	(_code 9a9d9a95cecccd8d9acadcc0cf9c9c9c9c9d9e9c9f)
	(_ent
		(_time 1757604784042)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 1 26(_ent (_in))))
				(_port(_int Clear -1 1 26(_ent (_in))))
				(_port(_int Clock -1 1 26(_ent (_in))))
				(_port(_int Data -1 1 26(_ent (_in))))
				(_port(_int Q -1 1 27(_ent (_out))))
				(_port(_int Qbar -1 1 27(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 45(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(QBar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 1 34(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 1 34(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 1 35(_arch(_uni))))
		(_sig(_int Data -1 1 35(_arch(_uni))))
		(_sig(_int Q -1 1 35(_arch(_uni))))
		(_sig(_int QBar -1 1 35(_arch(_uni))))
		(_cnst(_int Tsetup -2 1 40(_arch((ps 4652007308841189376)))))
		(_cnst(_int Thold -2 1 41(_arch((ps 4652007308841189376)))))
		(_cnst(_int TClk -2 1 42(_arch((ps 4656519704561582080)))))
		(_cnst(_int \TClk/2\ -2 1 0(_int gms(_code 2))))
		(_prcs
			(ClockGen(_arch 0 1 51(_prcs(_wait_for)(_trgt(2)))))
			(Stimulus(_arch 1 1 62(_prcs(_wait_for)(_trgt(1)(3))(_sens(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
	)
	(_use(std(standard)))
	(_model . Driver 3 -1)
)
I 000051 55 2526          1757623008021 Estructura
(_unit VHDL(latch8 0 5(estructura 0 15))
	(_version vf5)
	(_time 1757623008022 2025.09.11 17:36:48)
	(_source(\../src/Tp3.vhd\))
	(_parameters tan)
	(_code aaacfdfdfafcfabcabacb2f5f3acf9acabadaeaca9)
	(_ent
		(_time 1757617207297)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 18(_ent (_in))))
				(_port(_int Clear -1 0 19(_ent (_in))))
				(_port(_int Clock -1 0 20(_ent (_in))))
				(_port(_int Data -1 0 21(_ent (_in))))
				(_port(_int Q -1 0 22(_ent (_out))))
				(_port(_int QBar -1 0 23(_ent (_out))))
			)
		)
	)
	(_inst F7 0 29(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(7)))
			((Q)(Q(7)))
			((QBar)(QBar(7)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F6 0 30(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(6)))
			((Q)(Q(6)))
			((QBar)(QBar(6)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F5 0 31(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(5)))
			((Q)(Q(5)))
			((QBar)(QBar(5)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F4 0 32(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(4)))
			((Q)(Q(4)))
			((QBar)(QBar(4)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F3 0 33(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(3)))
			((Q)(Q(3)))
			((QBar)(QBar(3)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F2 0 34(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(2)))
			((Q)(Q(2)))
			((QBar)(QBar(2)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F1 0 35(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(1)))
			((Q)(Q(1)))
			((QBar)(QBar(1)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F0 0 36(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(0)))
			((Q)(Q(0)))
			((QBar)(QBar(0)))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 7(_ent(_in))))
		(_port(_int Clk -1 0 8(_ent(_in))))
		(_port(_int Pre -1 0 9(_ent(_in))))
		(_port(_int Clr -1 0 10(_ent(_in))))
		(_port(_int Q 0 0 11(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 27(_array -1((_dto i 7 i 0)))))
		(_sig(_int QBar 1 0 27(_arch(_uni))))
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
)
I 000047 55 1425          1757623008027 Driver
(_unit VHDL(test_latch8 0 44(driver 0 47))
	(_version vf5)
	(_time 1757623008028 2025.09.11 17:36:48)
	(_source(\../src/Tp3.vhd\))
	(_parameters tan)
	(_code b9beb9edb5efeeaebeb9ffe3bbbfb8bebdbfbabfb1)
	(_ent
		(_time 1757617207303)
	)
	(_comp
		(Latch8
			(_object
				(_port(_int D 0 0 50(_ent (_in))))
				(_port(_int Clk -1 0 51(_ent (_in))))
				(_port(_int Pre -1 0 52(_ent (_in))))
				(_port(_int Clr -1 0 53(_ent (_in))))
				(_port(_int Q 0 0 54(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 61(_comp Latch8)
		(_port
			((D)(D))
			((Clk)(Clk))
			((Pre)(Pre))
			((Clr)(Clr))
			((Q)(Q))
		)
		(_use(_ent . Latch8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 50(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 0 58(_array -1((_dto i 7 i 0)))))
		(_sig(_int D 1 0 58(_arch(_uni))))
		(_sig(_int Q 1 0 58(_arch(_uni))))
		(_sig(_int Clk -1 0 59(_arch(_uni((i 1))))))
		(_sig(_int Pre -1 0 59(_arch(_uni((i 1))))))
		(_sig(_int Clr -1 0 59(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 64(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 0 64(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 0 63(_prcs(_wait_for)(_trgt(0)(2)(3)(4))(_mon)(_read(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16777216 16842752)
		(1684107084 1767982624 6579564)
	)
	(_model . Driver 1 -1)
)
I 000047 55 976           1757623111790 prueba
(_unit VHDL(simple 0 2(prueba 0 5))
	(_version vf5)
	(_time 1757623111791 2025.09.11 17:38:31)
	(_source(\../src/simple.vhd\))
	(_parameters tan)
	(_code 0f015d0950580f180e0d4c555b080c0906095b080f)
	(_ent
		(_time 1756325127014)
	)
	(_object
		(_type(_int ~STRING~13 0 6(_array -1((_to i 1 i 11)))))
		(_cnst(_int mensaje 0 0 6(_arch(_string \"hola, mundo"\))))
		(_sig(_int canal -1 0 7(_arch(_uni((i 32))))))
		(_var(_int linea -2 0 10(_prcs 0)))
		(_var(_int dummy -3 0 11(_prcs 0)))
		(_prcs
			(p1(_arch 0 0 9(_prcs(_wait_for)(_trgt(0))(_mon))))
		)
		(_subprogram
			(_ext WRITE(1 21))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext std.TEXTIO.LINE(1 LINE)))
		(_type(_ext std.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext std.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext std.TEXTIO.TEXT(1 TEXT)))
		(_var(_ext std.TEXTIO.OUTPUT(1 OUTPUT)))
	)
	(_use(std(standard))(std(TEXTIO)))
	(_model . prueba 1 -1)
)
I 000053 55 1456          1757623111807 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 1 4))
	(_version vf5)
	(_time 1757623111808 2025.09.11 17:38:31)
	(_source(\../src/practica2.vhd\(\../src/Tp2.vhd\)))
	(_parameters tan)
	(_code 1f104a184f484d091a48094548191b19191919191b)
	(_ent
		(_time 1756945109009)
	)
	(_object
		(_port(_int Preset -1 0 3(_ent(_in))))
		(_port(_int Clear -1 0 4(_ent(_in))))
		(_port(_int Clock -1 0 5(_ent(_in))))
		(_port(_int Data -1 0 6(_ent(_in))))
		(_port(_int Q -1 0 7(_ent(_out))))
		(_port(_int QBar -1 0 8(_ent(_out))))
		(_sig(_int A -1 1 6(_arch(_uni))))
		(_sig(_int B -1 1 6(_arch(_uni))))
		(_sig(_int C -1 1 6(_arch(_uni))))
		(_sig(_int D -1 1 6(_arch(_uni))))
		(_sig(_int Qint -1 1 7(_arch(_uni))))
		(_sig(_int QbarInt -1 1 7(_arch(_uni))))
		(_prcs
			(line__10(_arch 0 1 10(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__11(_arch 1 1 11(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__12(_arch 2 1 12(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__13(_arch 3 1 13(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__14(_arch 4 1 14(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__15(_arch 5 1 15(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__16(_arch 6 1 16(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__17(_arch 7 1 17(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000047 55 1572          1757623111813 Driver
(_unit VHDL(test_dff 0 35(driver 1 23))
	(_version vf5)
	(_time 1757623111814 2025.09.11 17:38:31)
	(_source(\../src/practica2.vhd\(\../src/Tp2.vhd\)))
	(_parameters tan)
	(_code 1f114a184c4948081f4f59454a19191919181b191a)
	(_ent
		(_time 1757604784042)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 1 26(_ent (_in))))
				(_port(_int Clear -1 1 26(_ent (_in))))
				(_port(_int Clock -1 1 26(_ent (_in))))
				(_port(_int Data -1 1 26(_ent (_in))))
				(_port(_int Q -1 1 27(_ent (_out))))
				(_port(_int Qbar -1 1 27(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 45(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(QBar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 1 34(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 1 34(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 1 35(_arch(_uni))))
		(_sig(_int Data -1 1 35(_arch(_uni))))
		(_sig(_int Q -1 1 35(_arch(_uni))))
		(_sig(_int QBar -1 1 35(_arch(_uni))))
		(_cnst(_int Tsetup -2 1 40(_arch((ps 4652007308841189376)))))
		(_cnst(_int Thold -2 1 41(_arch((ps 4652007308841189376)))))
		(_cnst(_int TClk -2 1 42(_arch((ps 4656519704561582080)))))
		(_cnst(_int \TClk/2\ -2 1 0(_int gms(_code 2))))
		(_prcs
			(ClockGen(_arch 0 1 51(_prcs(_wait_for)(_trgt(2)))))
			(Stimulus(_arch 1 1 62(_prcs(_wait_for)(_trgt(1)(3))(_sens(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
	)
	(_use(std(standard)))
	(_model . Driver 3 -1)
)
I 000051 55 2526          1757623111829 Estructura
(_unit VHDL(latch8 0 5(estructura 0 15))
	(_version vf5)
	(_time 1757623111830 2025.09.11 17:38:31)
	(_source(\../src/Tp3.vhd\))
	(_parameters tan)
	(_code 2e212c2a7a787e382f28367177287d282f292a282d)
	(_ent
		(_time 1757617207297)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 18(_ent (_in))))
				(_port(_int Clear -1 0 19(_ent (_in))))
				(_port(_int Clock -1 0 20(_ent (_in))))
				(_port(_int Data -1 0 21(_ent (_in))))
				(_port(_int Q -1 0 22(_ent (_out))))
				(_port(_int QBar -1 0 23(_ent (_out))))
			)
		)
	)
	(_inst F7 0 29(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(7)))
			((Q)(Q(7)))
			((QBar)(QBar(7)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F6 0 30(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(6)))
			((Q)(Q(6)))
			((QBar)(QBar(6)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F5 0 31(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(5)))
			((Q)(Q(5)))
			((QBar)(QBar(5)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F4 0 32(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(4)))
			((Q)(Q(4)))
			((QBar)(QBar(4)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F3 0 33(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(3)))
			((Q)(Q(3)))
			((QBar)(QBar(3)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F2 0 34(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(2)))
			((Q)(Q(2)))
			((QBar)(QBar(2)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F1 0 35(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(1)))
			((Q)(Q(1)))
			((QBar)(QBar(1)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F0 0 36(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(0)))
			((Q)(Q(0)))
			((QBar)(QBar(0)))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 7(_ent(_in))))
		(_port(_int Clk -1 0 8(_ent(_in))))
		(_port(_int Pre -1 0 9(_ent(_in))))
		(_port(_int Clr -1 0 10(_ent(_in))))
		(_port(_int Q 0 0 11(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 27(_array -1((_dto i 7 i 0)))))
		(_sig(_int QBar 1 0 27(_arch(_uni))))
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
)
I 000047 55 1425          1757623111835 Driver
(_unit VHDL(test_latch8 0 44(driver 0 47))
	(_version vf5)
	(_time 1757623111836 2025.09.11 17:38:31)
	(_source(\../src/Tp3.vhd\))
	(_parameters tan)
	(_code 2e207b2a7e787939292e68742c282f292a282d2826)
	(_ent
		(_time 1757617207303)
	)
	(_comp
		(Latch8
			(_object
				(_port(_int D 0 0 50(_ent (_in))))
				(_port(_int Clk -1 0 51(_ent (_in))))
				(_port(_int Pre -1 0 52(_ent (_in))))
				(_port(_int Clr -1 0 53(_ent (_in))))
				(_port(_int Q 0 0 54(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 61(_comp Latch8)
		(_port
			((D)(D))
			((Clk)(Clk))
			((Pre)(Pre))
			((Clr)(Clr))
			((Q)(Q))
		)
		(_use(_ent . Latch8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 50(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 0 58(_array -1((_dto i 7 i 0)))))
		(_sig(_int D 1 0 58(_arch(_uni))))
		(_sig(_int Q 1 0 58(_arch(_uni))))
		(_sig(_int Clk -1 0 59(_arch(_uni((i 1))))))
		(_sig(_int Pre -1 0 59(_arch(_uni((i 1))))))
		(_sig(_int Clr -1 0 59(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 64(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 0 64(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 0 63(_prcs(_wait_for)(_trgt(0)(2)(3)(4))(_mon)(_read(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16777216 16842752)
		(1684107084 1767982624 6579564)
	)
	(_model . Driver 1 -1)
)
I 000047 55 976           1757623114300 prueba
(_unit VHDL(simple 0 2(prueba 0 5))
	(_version vf5)
	(_time 1757623114301 2025.09.11 17:38:34)
	(_source(\../src/simple.vhd\))
	(_parameters tan)
	(_code d385d381d984d3c4d2d1908987d4d0d5dad587d4d3)
	(_ent
		(_time 1756325127014)
	)
	(_object
		(_type(_int ~STRING~13 0 6(_array -1((_to i 1 i 11)))))
		(_cnst(_int mensaje 0 0 6(_arch(_string \"hola, mundo"\))))
		(_sig(_int canal -1 0 7(_arch(_uni((i 32))))))
		(_var(_int linea -2 0 10(_prcs 0)))
		(_var(_int dummy -3 0 11(_prcs 0)))
		(_prcs
			(p1(_arch 0 0 9(_prcs(_wait_for)(_trgt(0))(_mon))))
		)
		(_subprogram
			(_ext WRITE(1 21))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext std.TEXTIO.LINE(1 LINE)))
		(_type(_ext std.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext std.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext std.TEXTIO.TEXT(1 TEXT)))
		(_var(_ext std.TEXTIO.OUTPUT(1 OUTPUT)))
	)
	(_use(std(standard))(std(TEXTIO)))
	(_model . prueba 1 -1)
)
I 000053 55 1456          1757623114316 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 1 4))
	(_version vf5)
	(_time 1757623114317 2025.09.11 17:38:34)
	(_source(\../src/practica2.vhd\(\../src/Tp2.vhd\)))
	(_parameters tan)
	(_code e3b4e4b0e6b4b1f5e6b4f5b9b4e5e7e5e5e5e5e5e7)
	(_ent
		(_time 1756945109009)
	)
	(_object
		(_port(_int Preset -1 0 3(_ent(_in))))
		(_port(_int Clear -1 0 4(_ent(_in))))
		(_port(_int Clock -1 0 5(_ent(_in))))
		(_port(_int Data -1 0 6(_ent(_in))))
		(_port(_int Q -1 0 7(_ent(_out))))
		(_port(_int QBar -1 0 8(_ent(_out))))
		(_sig(_int A -1 1 6(_arch(_uni))))
		(_sig(_int B -1 1 6(_arch(_uni))))
		(_sig(_int C -1 1 6(_arch(_uni))))
		(_sig(_int D -1 1 6(_arch(_uni))))
		(_sig(_int Qint -1 1 7(_arch(_uni))))
		(_sig(_int QbarInt -1 1 7(_arch(_uni))))
		(_prcs
			(line__10(_arch 0 1 10(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__11(_arch 1 1 11(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__12(_arch 2 1 12(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__13(_arch 3 1 13(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__14(_arch 4 1 14(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__15(_arch 5 1 15(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__16(_arch 6 1 16(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__17(_arch 7 1 17(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000047 55 1572          1757623114322 Driver
(_unit VHDL(test_dff 0 35(driver 1 23))
	(_version vf5)
	(_time 1757623114323 2025.09.11 17:38:34)
	(_source(\../src/practica2.vhd\(\../src/Tp2.vhd\)))
	(_parameters tan)
	(_code f2a4f5a2f5a4a5e5f2a2b4a8a7f4f4f4f4f5f6f4f7)
	(_ent
		(_time 1757604784042)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 1 26(_ent (_in))))
				(_port(_int Clear -1 1 26(_ent (_in))))
				(_port(_int Clock -1 1 26(_ent (_in))))
				(_port(_int Data -1 1 26(_ent (_in))))
				(_port(_int Q -1 1 27(_ent (_out))))
				(_port(_int Qbar -1 1 27(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 45(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(QBar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 1 34(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 1 34(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 1 35(_arch(_uni))))
		(_sig(_int Data -1 1 35(_arch(_uni))))
		(_sig(_int Q -1 1 35(_arch(_uni))))
		(_sig(_int QBar -1 1 35(_arch(_uni))))
		(_cnst(_int Tsetup -2 1 40(_arch((ps 4652007308841189376)))))
		(_cnst(_int Thold -2 1 41(_arch((ps 4652007308841189376)))))
		(_cnst(_int TClk -2 1 42(_arch((ps 4656519704561582080)))))
		(_cnst(_int \TClk/2\ -2 1 0(_int gms(_code 2))))
		(_prcs
			(ClockGen(_arch 0 1 51(_prcs(_wait_for)(_trgt(2)))))
			(Stimulus(_arch 1 1 62(_prcs(_wait_for)(_trgt(1)(3))(_sens(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
	)
	(_use(std(standard)))
	(_model . Driver 3 -1)
)
I 000051 55 2526          1757623114337 Estructura
(_unit VHDL(latch8 0 5(estructura 0 15))
	(_version vf5)
	(_time 1757623114338 2025.09.11 17:38:34)
	(_source(\../src/Tp3.vhd\))
	(_parameters tan)
	(_code 025555040154521403041a5d5b0451040305060401)
	(_ent
		(_time 1757617207297)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 18(_ent (_in))))
				(_port(_int Clear -1 0 19(_ent (_in))))
				(_port(_int Clock -1 0 20(_ent (_in))))
				(_port(_int Data -1 0 21(_ent (_in))))
				(_port(_int Q -1 0 22(_ent (_out))))
				(_port(_int QBar -1 0 23(_ent (_out))))
			)
		)
	)
	(_inst F7 0 29(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(7)))
			((Q)(Q(7)))
			((QBar)(QBar(7)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F6 0 30(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(6)))
			((Q)(Q(6)))
			((QBar)(QBar(6)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F5 0 31(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(5)))
			((Q)(Q(5)))
			((QBar)(QBar(5)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F4 0 32(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(4)))
			((Q)(Q(4)))
			((QBar)(QBar(4)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F3 0 33(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(3)))
			((Q)(Q(3)))
			((QBar)(QBar(3)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F2 0 34(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(2)))
			((Q)(Q(2)))
			((QBar)(QBar(2)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F1 0 35(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(1)))
			((Q)(Q(1)))
			((QBar)(QBar(1)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F0 0 36(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(0)))
			((Q)(Q(0)))
			((QBar)(QBar(0)))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 7(_ent(_in))))
		(_port(_int Clk -1 0 8(_ent(_in))))
		(_port(_int Pre -1 0 9(_ent(_in))))
		(_port(_int Clr -1 0 10(_ent(_in))))
		(_port(_int Q 0 0 11(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 27(_array -1((_dto i 7 i 0)))))
		(_sig(_int QBar 1 0 27(_arch(_uni))))
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
)
I 000047 55 1425          1757623114343 Driver
(_unit VHDL(test_latch8 0 44(driver 0 47))
	(_version vf5)
	(_time 1757623114344 2025.09.11 17:38:34)
	(_source(\../src/Tp3.vhd\))
	(_parameters tan)
	(_code 02540204055455150502445800040305060401040a)
	(_ent
		(_time 1757617207303)
	)
	(_comp
		(Latch8
			(_object
				(_port(_int D 0 0 50(_ent (_in))))
				(_port(_int Clk -1 0 51(_ent (_in))))
				(_port(_int Pre -1 0 52(_ent (_in))))
				(_port(_int Clr -1 0 53(_ent (_in))))
				(_port(_int Q 0 0 54(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 61(_comp Latch8)
		(_port
			((D)(D))
			((Clk)(Clk))
			((Pre)(Pre))
			((Clr)(Clr))
			((Q)(Q))
		)
		(_use(_ent . Latch8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 50(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 0 58(_array -1((_dto i 7 i 0)))))
		(_sig(_int D 1 0 58(_arch(_uni))))
		(_sig(_int Q 1 0 58(_arch(_uni))))
		(_sig(_int Clk -1 0 59(_arch(_uni((i 1))))))
		(_sig(_int Pre -1 0 59(_arch(_uni((i 1))))))
		(_sig(_int Clr -1 0 59(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 64(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 0 64(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 0 63(_prcs(_wait_for)(_trgt(0)(2)(3)(4))(_mon)(_read(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16777216 16842752)
		(1684107084 1767982624 6579564)
	)
	(_model . Driver 1 -1)
)
I 000047 55 976           1757623164455 prueba
(_unit VHDL(simple 0 2(prueba 0 5))
	(_version vf5)
	(_time 1757623164456 2025.09.11 17:39:24)
	(_source(\../src/simple.vhd\))
	(_parameters tan)
	(_code bfbebbebe0e8bfa8bebdfce5ebb8bcb9b6b9ebb8bf)
	(_ent
		(_time 1756325127014)
	)
	(_object
		(_type(_int ~STRING~13 0 6(_array -1((_to i 1 i 11)))))
		(_cnst(_int mensaje 0 0 6(_arch(_string \"hola, mundo"\))))
		(_sig(_int canal -1 0 7(_arch(_uni((i 32))))))
		(_var(_int linea -2 0 10(_prcs 0)))
		(_var(_int dummy -3 0 11(_prcs 0)))
		(_prcs
			(p1(_arch 0 0 9(_prcs(_wait_for)(_trgt(0))(_mon))))
		)
		(_subprogram
			(_ext WRITE(1 21))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext std.TEXTIO.LINE(1 LINE)))
		(_type(_ext std.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext std.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext std.TEXTIO.TEXT(1 TEXT)))
		(_var(_ext std.TEXTIO.OUTPUT(1 OUTPUT)))
	)
	(_use(std(standard))(std(TEXTIO)))
	(_model . prueba 1 -1)
)
I 000053 55 1456          1757623164472 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 1 4))
	(_version vf5)
	(_time 1757623164473 2025.09.11 17:39:24)
	(_source(\../src/practica2.vhd\(\../src/Tp2.vhd\)))
	(_parameters tan)
	(_code cfcfcc9a9f989dd9ca98d99598c9cbc9c9c9c9c9cb)
	(_ent
		(_time 1756945109009)
	)
	(_object
		(_port(_int Preset -1 0 3(_ent(_in))))
		(_port(_int Clear -1 0 4(_ent(_in))))
		(_port(_int Clock -1 0 5(_ent(_in))))
		(_port(_int Data -1 0 6(_ent(_in))))
		(_port(_int Q -1 0 7(_ent(_out))))
		(_port(_int QBar -1 0 8(_ent(_out))))
		(_sig(_int A -1 1 6(_arch(_uni))))
		(_sig(_int B -1 1 6(_arch(_uni))))
		(_sig(_int C -1 1 6(_arch(_uni))))
		(_sig(_int D -1 1 6(_arch(_uni))))
		(_sig(_int Qint -1 1 7(_arch(_uni))))
		(_sig(_int QbarInt -1 1 7(_arch(_uni))))
		(_prcs
			(line__10(_arch 0 1 10(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__11(_arch 1 1 11(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__12(_arch 2 1 12(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__13(_arch 3 1 13(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__14(_arch 4 1 14(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__15(_arch 5 1 15(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__16(_arch 6 1 16(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__17(_arch 7 1 17(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000047 55 1572          1757623164478 Driver
(_unit VHDL(test_dff 0 35(driver 1 23))
	(_version vf5)
	(_time 1757623164479 2025.09.11 17:39:24)
	(_source(\../src/practica2.vhd\(\../src/Tp2.vhd\)))
	(_parameters tan)
	(_code cfcecc9a9c9998d8cf9f89959ac9c9c9c9c8cbc9ca)
	(_ent
		(_time 1757604784042)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 1 26(_ent (_in))))
				(_port(_int Clear -1 1 26(_ent (_in))))
				(_port(_int Clock -1 1 26(_ent (_in))))
				(_port(_int Data -1 1 26(_ent (_in))))
				(_port(_int Q -1 1 27(_ent (_out))))
				(_port(_int Qbar -1 1 27(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 45(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(QBar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 1 34(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 1 34(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 1 35(_arch(_uni))))
		(_sig(_int Data -1 1 35(_arch(_uni))))
		(_sig(_int Q -1 1 35(_arch(_uni))))
		(_sig(_int QBar -1 1 35(_arch(_uni))))
		(_cnst(_int Tsetup -2 1 40(_arch((ps 4652007308841189376)))))
		(_cnst(_int Thold -2 1 41(_arch((ps 4652007308841189376)))))
		(_cnst(_int TClk -2 1 42(_arch((ps 4656519704561582080)))))
		(_cnst(_int \TClk/2\ -2 1 0(_int gms(_code 2))))
		(_prcs
			(ClockGen(_arch 0 1 51(_prcs(_wait_for)(_trgt(2)))))
			(Stimulus(_arch 1 1 62(_prcs(_wait_for)(_trgt(1)(3))(_sens(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
	)
	(_use(std(standard)))
	(_model . Driver 3 -1)
)
I 000051 55 2526          1757623164493 Estructura
(_unit VHDL(latch8 0 5(estructura 0 15))
	(_version vf5)
	(_time 1757623164494 2025.09.11 17:39:24)
	(_source(\../src/Tp3.vhd\))
	(_parameters tan)
	(_code eeeebabdbab8bef8efe8f6b1b7e8bde8efe9eae8ed)
	(_ent
		(_time 1757617207297)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 18(_ent (_in))))
				(_port(_int Clear -1 0 19(_ent (_in))))
				(_port(_int Clock -1 0 20(_ent (_in))))
				(_port(_int Data -1 0 21(_ent (_in))))
				(_port(_int Q -1 0 22(_ent (_out))))
				(_port(_int QBar -1 0 23(_ent (_out))))
			)
		)
	)
	(_inst F7 0 29(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(7)))
			((Q)(Q(7)))
			((QBar)(QBar(7)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F6 0 30(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(6)))
			((Q)(Q(6)))
			((QBar)(QBar(6)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F5 0 31(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(5)))
			((Q)(Q(5)))
			((QBar)(QBar(5)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F4 0 32(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(4)))
			((Q)(Q(4)))
			((QBar)(QBar(4)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F3 0 33(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(3)))
			((Q)(Q(3)))
			((QBar)(QBar(3)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F2 0 34(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(2)))
			((Q)(Q(2)))
			((QBar)(QBar(2)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F1 0 35(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(1)))
			((Q)(Q(1)))
			((QBar)(QBar(1)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F0 0 36(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(0)))
			((Q)(Q(0)))
			((QBar)(QBar(0)))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 7(_ent(_in))))
		(_port(_int Clk -1 0 8(_ent(_in))))
		(_port(_int Pre -1 0 9(_ent(_in))))
		(_port(_int Clr -1 0 10(_ent(_in))))
		(_port(_int Q 0 0 11(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 27(_array -1((_dto i 7 i 0)))))
		(_sig(_int QBar 1 0 27(_arch(_uni))))
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
)
I 000047 55 1425          1757623164499 Driver
(_unit VHDL(test_latch8 0 44(driver 0 47))
	(_version vf5)
	(_time 1757623164500 2025.09.11 17:39:24)
	(_source(\../src/Tp3.vhd\))
	(_parameters tan)
	(_code eeefedbdbeb8b9f9e9eea8b4ece8efe9eae8ede8e6)
	(_ent
		(_time 1757617207303)
	)
	(_comp
		(Latch8
			(_object
				(_port(_int D 0 0 50(_ent (_in))))
				(_port(_int Clk -1 0 51(_ent (_in))))
				(_port(_int Pre -1 0 52(_ent (_in))))
				(_port(_int Clr -1 0 53(_ent (_in))))
				(_port(_int Q 0 0 54(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 61(_comp Latch8)
		(_port
			((D)(D))
			((Clk)(Clk))
			((Pre)(Pre))
			((Clr)(Clr))
			((Q)(Q))
		)
		(_use(_ent . Latch8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 50(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 0 58(_array -1((_dto i 7 i 0)))))
		(_sig(_int D 1 0 58(_arch(_uni))))
		(_sig(_int Q 1 0 58(_arch(_uni))))
		(_sig(_int Clk -1 0 59(_arch(_uni((i 1))))))
		(_sig(_int Pre -1 0 59(_arch(_uni((i 1))))))
		(_sig(_int Clr -1 0 59(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 64(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 0 64(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 0 63(_prcs(_wait_for)(_trgt(0)(2)(3)(4))(_mon)(_read(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16777216 16842752)
		(1684107084 1767982624 6579564)
	)
	(_model . Driver 1 -1)
)
I 000047 55 976           1757623437748 prueba
(_unit VHDL(simple 0 2(prueba 0 5))
	(_version vf5)
	(_time 1757623437749 2025.09.11 17:43:57)
	(_source(\../src/simple.vhd\))
	(_parameters tan)
	(_code 505e5053590750475152130a045753565956045750)
	(_ent
		(_time 1756325127014)
	)
	(_object
		(_type(_int ~STRING~13 0 6(_array -1((_to i 1 i 11)))))
		(_cnst(_int mensaje 0 0 6(_arch(_string \"hola, mundo"\))))
		(_sig(_int canal -1 0 7(_arch(_uni((i 32))))))
		(_var(_int linea -2 0 10(_prcs 0)))
		(_var(_int dummy -3 0 11(_prcs 0)))
		(_prcs
			(p1(_arch 0 0 9(_prcs(_wait_for)(_trgt(0))(_mon))))
		)
		(_subprogram
			(_ext WRITE(1 21))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext std.TEXTIO.LINE(1 LINE)))
		(_type(_ext std.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext std.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext std.TEXTIO.TEXT(1 TEXT)))
		(_var(_ext std.TEXTIO.OUTPUT(1 OUTPUT)))
	)
	(_use(std(standard))(std(TEXTIO)))
	(_model . prueba 1 -1)
)
I 000053 55 1456          1757623437765 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 1 4))
	(_version vf5)
	(_time 1757623437766 2025.09.11 17:43:57)
	(_source(\../src/practica2.vhd\(\../src/Tp2.vhd\)))
	(_parameters tan)
	(_code 606f6760663732766537763a376664666666666664)
	(_ent
		(_time 1756945109009)
	)
	(_object
		(_port(_int Preset -1 0 3(_ent(_in))))
		(_port(_int Clear -1 0 4(_ent(_in))))
		(_port(_int Clock -1 0 5(_ent(_in))))
		(_port(_int Data -1 0 6(_ent(_in))))
		(_port(_int Q -1 0 7(_ent(_out))))
		(_port(_int QBar -1 0 8(_ent(_out))))
		(_sig(_int A -1 1 6(_arch(_uni))))
		(_sig(_int B -1 1 6(_arch(_uni))))
		(_sig(_int C -1 1 6(_arch(_uni))))
		(_sig(_int D -1 1 6(_arch(_uni))))
		(_sig(_int Qint -1 1 7(_arch(_uni))))
		(_sig(_int QbarInt -1 1 7(_arch(_uni))))
		(_prcs
			(line__10(_arch 0 1 10(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__11(_arch 1 1 11(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__12(_arch 2 1 12(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__13(_arch 3 1 13(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__14(_arch 4 1 14(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__15(_arch 5 1 15(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__16(_arch 6 1 16(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__17(_arch 7 1 17(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000047 55 1572          1757623437771 Driver
(_unit VHDL(test_dff 0 35(driver 1 23))
	(_version vf5)
	(_time 1757623437772 2025.09.11 17:43:57)
	(_source(\../src/practica2.vhd\(\../src/Tp2.vhd\)))
	(_parameters tan)
	(_code 606e6760653637776030263a356666666667646665)
	(_ent
		(_time 1757604784042)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 1 26(_ent (_in))))
				(_port(_int Clear -1 1 26(_ent (_in))))
				(_port(_int Clock -1 1 26(_ent (_in))))
				(_port(_int Data -1 1 26(_ent (_in))))
				(_port(_int Q -1 1 27(_ent (_out))))
				(_port(_int Qbar -1 1 27(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 45(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(QBar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 1 34(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 1 34(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 1 35(_arch(_uni))))
		(_sig(_int Data -1 1 35(_arch(_uni))))
		(_sig(_int Q -1 1 35(_arch(_uni))))
		(_sig(_int QBar -1 1 35(_arch(_uni))))
		(_cnst(_int Tsetup -2 1 40(_arch((ps 4652007308841189376)))))
		(_cnst(_int Thold -2 1 41(_arch((ps 4652007308841189376)))))
		(_cnst(_int TClk -2 1 42(_arch((ps 4656519704561582080)))))
		(_cnst(_int \TClk/2\ -2 1 0(_int gms(_code 2))))
		(_prcs
			(ClockGen(_arch 0 1 51(_prcs(_wait_for)(_trgt(2)))))
			(Stimulus(_arch 1 1 62(_prcs(_wait_for)(_trgt(1)(3))(_sens(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
	)
	(_use(std(standard)))
	(_model . Driver 3 -1)
)
I 000051 55 2526          1757623437788 Estructura
(_unit VHDL(latch8 0 5(estructura 0 15))
	(_version vf5)
	(_time 1757623437789 2025.09.11 17:43:57)
	(_source(\../src/Tp3.vhd\))
	(_parameters tan)
	(_code 7f702f7e28292f697e79672026792c797e787b797c)
	(_ent
		(_time 1757617207297)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 18(_ent (_in))))
				(_port(_int Clear -1 0 19(_ent (_in))))
				(_port(_int Clock -1 0 20(_ent (_in))))
				(_port(_int Data -1 0 21(_ent (_in))))
				(_port(_int Q -1 0 22(_ent (_out))))
				(_port(_int QBar -1 0 23(_ent (_out))))
			)
		)
	)
	(_inst F7 0 29(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(7)))
			((Q)(Q(7)))
			((QBar)(QBar(7)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F6 0 30(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(6)))
			((Q)(Q(6)))
			((QBar)(QBar(6)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F5 0 31(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(5)))
			((Q)(Q(5)))
			((QBar)(QBar(5)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F4 0 32(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(4)))
			((Q)(Q(4)))
			((QBar)(QBar(4)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F3 0 33(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(3)))
			((Q)(Q(3)))
			((QBar)(QBar(3)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F2 0 34(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(2)))
			((Q)(Q(2)))
			((QBar)(QBar(2)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F1 0 35(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(1)))
			((Q)(Q(1)))
			((QBar)(QBar(1)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F0 0 36(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(0)))
			((Q)(Q(0)))
			((QBar)(QBar(0)))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 7(_ent(_in))))
		(_port(_int Clk -1 0 8(_ent(_in))))
		(_port(_int Pre -1 0 9(_ent(_in))))
		(_port(_int Clr -1 0 10(_ent(_in))))
		(_port(_int Q 0 0 11(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 27(_array -1((_dto i 7 i 0)))))
		(_sig(_int QBar 1 0 27(_arch(_uni))))
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
)
I 000047 55 1425          1757623437794 Driver
(_unit VHDL(test_latch8 0 44(driver 0 47))
	(_version vf5)
	(_time 1757623437795 2025.09.11 17:43:57)
	(_source(\../src/Tp3.vhd\))
	(_parameters tan)
	(_code 7f71787e2c292868787f39257d797e787b797c7977)
	(_ent
		(_time 1757617207303)
	)
	(_comp
		(Latch8
			(_object
				(_port(_int D 0 0 50(_ent (_in))))
				(_port(_int Clk -1 0 51(_ent (_in))))
				(_port(_int Pre -1 0 52(_ent (_in))))
				(_port(_int Clr -1 0 53(_ent (_in))))
				(_port(_int Q 0 0 54(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 61(_comp Latch8)
		(_port
			((D)(D))
			((Clk)(Clk))
			((Pre)(Pre))
			((Clr)(Clr))
			((Q)(Q))
		)
		(_use(_ent . Latch8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 50(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 0 58(_array -1((_dto i 7 i 0)))))
		(_sig(_int D 1 0 58(_arch(_uni))))
		(_sig(_int Q 1 0 58(_arch(_uni))))
		(_sig(_int Clk -1 0 59(_arch(_uni((i 1))))))
		(_sig(_int Pre -1 0 59(_arch(_uni((i 1))))))
		(_sig(_int Clr -1 0 59(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 64(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 0 64(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 0 63(_prcs(_wait_for)(_trgt(0)(2)(3)(4))(_mon)(_read(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16777216 16842752)
		(1684107084 1767982624 6579564)
	)
	(_model . Driver 1 -1)
)
I 000047 55 976           1757623590156 prueba
(_unit VHDL(simple 0 2(prueba 0 5))
	(_version vf5)
	(_time 1757623590157 2025.09.11 17:46:30)
	(_source(\../src/simple.vhd\))
	(_parameters tan)
	(_code a6f4a3f1a9f1a6b1a7a4e5fcf2a1a5a0afa0f2a1a6)
	(_ent
		(_time 1756325127014)
	)
	(_object
		(_type(_int ~STRING~13 0 6(_array -1((_to i 1 i 11)))))
		(_cnst(_int mensaje 0 0 6(_arch(_string \"hola, mundo"\))))
		(_sig(_int canal -1 0 7(_arch(_uni((i 32))))))
		(_var(_int linea -2 0 10(_prcs 0)))
		(_var(_int dummy -3 0 11(_prcs 0)))
		(_prcs
			(p1(_arch 0 0 9(_prcs(_wait_for)(_trgt(0))(_mon))))
		)
		(_subprogram
			(_ext WRITE(1 21))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext std.TEXTIO.LINE(1 LINE)))
		(_type(_ext std.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext std.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext std.TEXTIO.TEXT(1 TEXT)))
		(_var(_ext std.TEXTIO.OUTPUT(1 OUTPUT)))
	)
	(_use(std(standard))(std(TEXTIO)))
	(_model . prueba 1 -1)
)
I 000053 55 1456          1757623590173 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 1 4))
	(_version vf5)
	(_time 1757623590174 2025.09.11 17:46:30)
	(_source(\../src/practica2.vhd\(\../src/Tp2.vhd\)))
	(_parameters tan)
	(_code b6e5b4e2b6e1e4a0b3e1a0ece1b0b2b0b0b0b0b0b2)
	(_ent
		(_time 1756945109009)
	)
	(_object
		(_port(_int Preset -1 0 3(_ent(_in))))
		(_port(_int Clear -1 0 4(_ent(_in))))
		(_port(_int Clock -1 0 5(_ent(_in))))
		(_port(_int Data -1 0 6(_ent(_in))))
		(_port(_int Q -1 0 7(_ent(_out))))
		(_port(_int QBar -1 0 8(_ent(_out))))
		(_sig(_int A -1 1 6(_arch(_uni))))
		(_sig(_int B -1 1 6(_arch(_uni))))
		(_sig(_int C -1 1 6(_arch(_uni))))
		(_sig(_int D -1 1 6(_arch(_uni))))
		(_sig(_int Qint -1 1 7(_arch(_uni))))
		(_sig(_int QbarInt -1 1 7(_arch(_uni))))
		(_prcs
			(line__10(_arch 0 1 10(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__11(_arch 1 1 11(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__12(_arch 2 1 12(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__13(_arch 3 1 13(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__14(_arch 4 1 14(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__15(_arch 5 1 15(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__16(_arch 6 1 16(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__17(_arch 7 1 17(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000047 55 1572          1757623590179 Driver
(_unit VHDL(test_dff 0 35(driver 1 23))
	(_version vf5)
	(_time 1757623590180 2025.09.11 17:46:30)
	(_source(\../src/practica2.vhd\(\../src/Tp2.vhd\)))
	(_parameters tan)
	(_code b6e4b4e2b5e0e1a1b6e6f0ece3b0b0b0b0b1b2b0b3)
	(_ent
		(_time 1757604784042)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 1 26(_ent (_in))))
				(_port(_int Clear -1 1 26(_ent (_in))))
				(_port(_int Clock -1 1 26(_ent (_in))))
				(_port(_int Data -1 1 26(_ent (_in))))
				(_port(_int Q -1 1 27(_ent (_out))))
				(_port(_int Qbar -1 1 27(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 45(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(QBar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 1 34(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 1 34(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 1 35(_arch(_uni))))
		(_sig(_int Data -1 1 35(_arch(_uni))))
		(_sig(_int Q -1 1 35(_arch(_uni))))
		(_sig(_int QBar -1 1 35(_arch(_uni))))
		(_cnst(_int Tsetup -2 1 40(_arch((ps 4652007308841189376)))))
		(_cnst(_int Thold -2 1 41(_arch((ps 4652007308841189376)))))
		(_cnst(_int TClk -2 1 42(_arch((ps 4656519704561582080)))))
		(_cnst(_int \TClk/2\ -2 1 0(_int gms(_code 2))))
		(_prcs
			(ClockGen(_arch 0 1 51(_prcs(_wait_for)(_trgt(2)))))
			(Stimulus(_arch 1 1 62(_prcs(_wait_for)(_trgt(1)(3))(_sens(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
	)
	(_use(std(standard)))
	(_model . Driver 3 -1)
)
I 000051 55 2526          1757623590193 Estructura
(_unit VHDL(latch8 0 5(estructura 0 15))
	(_version vf5)
	(_time 1757623590194 2025.09.11 17:46:30)
	(_source(\../src/Tp3.vhd\))
	(_parameters tan)
	(_code c6959393c19096d0c7c0de999fc095c0c7c1c2c0c5)
	(_ent
		(_time 1757617207297)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 18(_ent (_in))))
				(_port(_int Clear -1 0 19(_ent (_in))))
				(_port(_int Clock -1 0 20(_ent (_in))))
				(_port(_int Data -1 0 21(_ent (_in))))
				(_port(_int Q -1 0 22(_ent (_out))))
				(_port(_int QBar -1 0 23(_ent (_out))))
			)
		)
	)
	(_inst F7 0 29(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(7)))
			((Q)(Q(7)))
			((QBar)(QBar(7)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F6 0 30(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(6)))
			((Q)(Q(6)))
			((QBar)(QBar(6)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F5 0 31(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(5)))
			((Q)(Q(5)))
			((QBar)(QBar(5)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F4 0 32(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(4)))
			((Q)(Q(4)))
			((QBar)(QBar(4)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F3 0 33(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(3)))
			((Q)(Q(3)))
			((QBar)(QBar(3)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F2 0 34(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(2)))
			((Q)(Q(2)))
			((QBar)(QBar(2)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F1 0 35(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(1)))
			((Q)(Q(1)))
			((QBar)(QBar(1)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F0 0 36(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(0)))
			((Q)(Q(0)))
			((QBar)(QBar(0)))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 7(_ent(_in))))
		(_port(_int Clk -1 0 8(_ent(_in))))
		(_port(_int Pre -1 0 9(_ent(_in))))
		(_port(_int Clr -1 0 10(_ent(_in))))
		(_port(_int Q 0 0 11(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 27(_array -1((_dto i 7 i 0)))))
		(_sig(_int QBar 1 0 27(_arch(_uni))))
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
)
I 000047 55 1425          1757623590199 Driver
(_unit VHDL(test_latch8 0 44(driver 0 47))
	(_version vf5)
	(_time 1757623590200 2025.09.11 17:46:30)
	(_source(\../src/Tp3.vhd\))
	(_parameters tan)
	(_code d587d787d58382c2d2d5938fd7d3d4d2d1d3d6d3dd)
	(_ent
		(_time 1757617207303)
	)
	(_comp
		(Latch8
			(_object
				(_port(_int D 0 0 50(_ent (_in))))
				(_port(_int Clk -1 0 51(_ent (_in))))
				(_port(_int Pre -1 0 52(_ent (_in))))
				(_port(_int Clr -1 0 53(_ent (_in))))
				(_port(_int Q 0 0 54(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 61(_comp Latch8)
		(_port
			((D)(D))
			((Clk)(Clk))
			((Pre)(Pre))
			((Clr)(Clr))
			((Q)(Q))
		)
		(_use(_ent . Latch8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 50(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 0 58(_array -1((_dto i 7 i 0)))))
		(_sig(_int D 1 0 58(_arch(_uni))))
		(_sig(_int Q 1 0 58(_arch(_uni))))
		(_sig(_int Clk -1 0 59(_arch(_uni((i 1))))))
		(_sig(_int Pre -1 0 59(_arch(_uni((i 1))))))
		(_sig(_int Clr -1 0 59(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 64(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 0 64(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 0 63(_prcs(_wait_for)(_trgt(0)(2)(3)(4))(_mon)(_read(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16777216 16842752)
		(1684107084 1767982624 6579564)
	)
	(_model . Driver 1 -1)
)
I 000047 55 976           1757623689656 prueba
(_unit VHDL(simple 0 2(prueba 0 5))
	(_version vf5)
	(_time 1757623689657 2025.09.11 17:48:09)
	(_source(\../src/simple.vhd\))
	(_parameters tan)
	(_code 525303515905524553501108065551545b54065552)
	(_ent
		(_time 1756325127014)
	)
	(_object
		(_type(_int ~STRING~13 0 6(_array -1((_to i 1 i 11)))))
		(_cnst(_int mensaje 0 0 6(_arch(_string \"hola, mundo"\))))
		(_sig(_int canal -1 0 7(_arch(_uni((i 32))))))
		(_var(_int linea -2 0 10(_prcs 0)))
		(_var(_int dummy -3 0 11(_prcs 0)))
		(_prcs
			(p1(_arch 0 0 9(_prcs(_wait_for)(_trgt(0))(_mon))))
		)
		(_subprogram
			(_ext WRITE(1 21))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext std.TEXTIO.LINE(1 LINE)))
		(_type(_ext std.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext std.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext std.TEXTIO.TEXT(1 TEXT)))
		(_var(_ext std.TEXTIO.OUTPUT(1 OUTPUT)))
	)
	(_use(std(standard))(std(TEXTIO)))
	(_model . prueba 1 -1)
)
I 000053 55 1456          1757623689673 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 1 4))
	(_version vf5)
	(_time 1757623689674 2025.09.11 17:48:09)
	(_source(\../src/practica2.vhd\(\../src/Tp2.vhd\)))
	(_parameters tan)
	(_code 626234626635307467357438356466646464646466)
	(_ent
		(_time 1756945109009)
	)
	(_object
		(_port(_int Preset -1 0 3(_ent(_in))))
		(_port(_int Clear -1 0 4(_ent(_in))))
		(_port(_int Clock -1 0 5(_ent(_in))))
		(_port(_int Data -1 0 6(_ent(_in))))
		(_port(_int Q -1 0 7(_ent(_out))))
		(_port(_int QBar -1 0 8(_ent(_out))))
		(_sig(_int A -1 1 6(_arch(_uni))))
		(_sig(_int B -1 1 6(_arch(_uni))))
		(_sig(_int C -1 1 6(_arch(_uni))))
		(_sig(_int D -1 1 6(_arch(_uni))))
		(_sig(_int Qint -1 1 7(_arch(_uni))))
		(_sig(_int QbarInt -1 1 7(_arch(_uni))))
		(_prcs
			(line__10(_arch 0 1 10(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__11(_arch 1 1 11(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__12(_arch 2 1 12(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__13(_arch 3 1 13(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__14(_arch 4 1 14(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__15(_arch 5 1 15(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__16(_arch 6 1 16(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__17(_arch 7 1 17(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000047 55 1572          1757623689679 Driver
(_unit VHDL(test_dff 0 35(driver 1 23))
	(_version vf5)
	(_time 1757623689680 2025.09.11 17:48:09)
	(_source(\../src/practica2.vhd\(\../src/Tp2.vhd\)))
	(_parameters tan)
	(_code 626334626534357562322438376464646465666467)
	(_ent
		(_time 1757604784042)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 1 26(_ent (_in))))
				(_port(_int Clear -1 1 26(_ent (_in))))
				(_port(_int Clock -1 1 26(_ent (_in))))
				(_port(_int Data -1 1 26(_ent (_in))))
				(_port(_int Q -1 1 27(_ent (_out))))
				(_port(_int Qbar -1 1 27(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 45(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(QBar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 1 34(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 1 34(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 1 35(_arch(_uni))))
		(_sig(_int Data -1 1 35(_arch(_uni))))
		(_sig(_int Q -1 1 35(_arch(_uni))))
		(_sig(_int QBar -1 1 35(_arch(_uni))))
		(_cnst(_int Tsetup -2 1 40(_arch((ps 4652007308841189376)))))
		(_cnst(_int Thold -2 1 41(_arch((ps 4652007308841189376)))))
		(_cnst(_int TClk -2 1 42(_arch((ps 4656519704561582080)))))
		(_cnst(_int \TClk/2\ -2 1 0(_int gms(_code 2))))
		(_prcs
			(ClockGen(_arch 0 1 51(_prcs(_wait_for)(_trgt(2)))))
			(Stimulus(_arch 1 1 62(_prcs(_wait_for)(_trgt(1)(3))(_sens(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
	)
	(_use(std(standard)))
	(_model . Driver 3 -1)
)
I 000051 55 2526          1757623689693 Estructura
(_unit VHDL(latch8 0 5(estructura 0 15))
	(_version vf5)
	(_time 1757623689694 2025.09.11 17:48:09)
	(_source(\../src/Tp3.vhd\))
	(_parameters tan)
	(_code 727273737124226473746a2d2b7421747375767471)
	(_ent
		(_time 1757617207297)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 18(_ent (_in))))
				(_port(_int Clear -1 0 19(_ent (_in))))
				(_port(_int Clock -1 0 20(_ent (_in))))
				(_port(_int Data -1 0 21(_ent (_in))))
				(_port(_int Q -1 0 22(_ent (_out))))
				(_port(_int QBar -1 0 23(_ent (_out))))
			)
		)
	)
	(_inst F7 0 29(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(7)))
			((Q)(Q(7)))
			((QBar)(QBar(7)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F6 0 30(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(6)))
			((Q)(Q(6)))
			((QBar)(QBar(6)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F5 0 31(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(5)))
			((Q)(Q(5)))
			((QBar)(QBar(5)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F4 0 32(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(4)))
			((Q)(Q(4)))
			((QBar)(QBar(4)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F3 0 33(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(3)))
			((Q)(Q(3)))
			((QBar)(QBar(3)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F2 0 34(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(2)))
			((Q)(Q(2)))
			((QBar)(QBar(2)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F1 0 35(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(1)))
			((Q)(Q(1)))
			((QBar)(QBar(1)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F0 0 36(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(0)))
			((Q)(Q(0)))
			((QBar)(QBar(0)))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 7(_ent(_in))))
		(_port(_int Clk -1 0 8(_ent(_in))))
		(_port(_int Pre -1 0 9(_ent(_in))))
		(_port(_int Clr -1 0 10(_ent(_in))))
		(_port(_int Q 0 0 11(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 27(_array -1((_dto i 7 i 0)))))
		(_sig(_int QBar 1 0 27(_arch(_uni))))
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
)
I 000047 55 1425          1757623689699 Driver
(_unit VHDL(test_latch8 0 44(driver 0 47))
	(_version vf5)
	(_time 1757623689700 2025.09.11 17:48:09)
	(_source(\../src/Tp3.vhd\))
	(_parameters tan)
	(_code 8180d78f85d7d6968681c7db838780868587828789)
	(_ent
		(_time 1757617207303)
	)
	(_comp
		(Latch8
			(_object
				(_port(_int D 0 0 50(_ent (_in))))
				(_port(_int Clk -1 0 51(_ent (_in))))
				(_port(_int Pre -1 0 52(_ent (_in))))
				(_port(_int Clr -1 0 53(_ent (_in))))
				(_port(_int Q 0 0 54(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 61(_comp Latch8)
		(_port
			((D)(D))
			((Clk)(Clk))
			((Pre)(Pre))
			((Clr)(Clr))
			((Q)(Q))
		)
		(_use(_ent . Latch8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 50(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 0 58(_array -1((_dto i 7 i 0)))))
		(_sig(_int D 1 0 58(_arch(_uni))))
		(_sig(_int Q 1 0 58(_arch(_uni))))
		(_sig(_int Clk -1 0 59(_arch(_uni((i 1))))))
		(_sig(_int Pre -1 0 59(_arch(_uni((i 1))))))
		(_sig(_int Clr -1 0 59(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 64(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 0 64(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 0 63(_prcs(_wait_for)(_trgt(0)(2)(3)(4))(_mon)(_read(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16777216 16842752)
		(1684107084 1767982624 6579564)
	)
	(_model . Driver 1 -1)
)
I 000049 55 699           1760631855764 ecuacion
(_unit VHDL(fulladder 0 4(ecuacion 0 11))
	(_version vf5)
	(_time 1760631855765 2025.10.16 13:24:15)
	(_source(\../src/Tp4.vhd\))
	(_parameters tan)
	(_code ded8d88d8e89d9c88d8acf848bd8dad8dbd9dcd8d8)
	(_ent
		(_time 1760631855758)
	)
	(_object
		(_port(_int X -1 0 6(_ent(_in))))
		(_port(_int Y -1 0 6(_ent(_in))))
		(_port(_int Cin -1 0 6(_ent(_in))))
		(_port(_int Cout -1 0 7(_ent(_out))))
		(_port(_int Sum -1 0 7(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(4))(_sens(0)(1)(2)))))
			(line__14(_arch 1 0 14(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . ecuacion 2 -1)
)
I 000047 55 1654          1760631855787 driver
(_unit VHDL(test_sumador 0 20(driver 0 23))
	(_version vf5)
	(_time 1760631855788 2025.10.16 13:24:15)
	(_source(\../src/Tp4.vhd\))
	(_parameters tan)
	(_code fdfaf9adacabaaeafbaebba6affaf8fba9fbfcfbf9)
	(_ent
		(_time 1760631855784)
	)
	(_comp
		(fulladder
			(_object
				(_port(_int X -1 0 26(_ent (_in))))
				(_port(_int Y -1 0 26(_ent (_in))))
				(_port(_int Cin -1 0 26(_ent (_in))))
				(_port(_int Cout -1 0 27(_ent (_out))))
				(_port(_int Sum -1 0 27(_ent (_out))))
			)
		)
	)
	(_inst uut 0 34(_comp fulladder)
		(_port
			((X)(X))
			((Y)(Y))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . fulladder)
		)
	)
	(_object
		(_sig(_int X -1 0 31(_arch(_uni))))
		(_sig(_int Y -1 0 31(_arch(_uni))))
		(_sig(_int Cin -1 0 31(_arch(_uni))))
		(_sig(_int Cout -1 0 31(_arch(_uni))))
		(_sig(_int Sum -1 0 31(_arch(_uni))))
		(_type(_int Entry 0 37(_record(X -1)(Y -1)(Cin -1)(Cout -1)(Sum -1))))
		(_type(_int Table 0 42(_array 0((_to i 0 i 7)))))
		(_cnst(_int Tabla 1 0 44(_prcs 0((((i 0))((i 0))((i 0))((i 0))((i 0)))(((i 0))((i 0))((i 1))((i 0))((i 1)))(((i 0))((i 1))((i 0))((i 0))((i 1)))(((i 0))((i 1))((i 1))((i 1))((i 0)))(((i 1))((i 0))((i 0))((i 0))((i 1)))(((i 1))((i 0))((i 1))((i 1))((i 0)))(((i 1))((i 1))((i 0))((i 1))((i 0)))(((i 1))((i 1))((i 1))((i 1))((i 1)))))))
		(_prcs
			(estimulo(_arch 0 0 36(_prcs(_wait_for)(_trgt(0)(1)(2))(_mon)(_read(3)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_static
		(1869771333 1852121202 1935762208 8303)
	)
	(_model . driver 1 -1)
)
I 000049 55 694           1760631980040 ecuacion
(_unit VHDL(fulladder 0 4(ecuacion 0 5))
	(_version vf5)
	(_time 1760631980041 2025.10.16 13:26:20)
	(_source(\../src/Tp4.vhd\))
	(_parameters tan)
	(_code 57045755550050410403460d025153515250555151)
	(_ent
		(_time 1760631855757)
	)
	(_object
		(_port(_int X -1 0 6(_ent(_in))))
		(_port(_int Y -1 0 6(_ent(_in))))
		(_port(_int Cin -1 0 6(_ent(_in))))
		(_port(_int Cout -1 0 7(_ent(_out))))
		(_port(_int Sum -1 0 7(_ent(_out))))
		(_prcs
			(line__7(_arch 0 0 7(_assignment(_trgt(4))(_sens(0)(1)(2)))))
			(line__8(_arch 1 0 8(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . ecuacion 2 -1)
)
I 000047 55 1547          1760631980051 driver
(_unit VHDL(test_sumador 0 15(driver 0 18))
	(_version vf5)
	(_time 1760631980052 2025.10.16 13:26:20)
	(_source(\../src/Tp4.vhd\))
	(_parameters tan)
	(_code 57055554550100405154110c055052510351565153)
	(_ent
		(_time 1760631980049)
	)
	(_comp
		(fulladder
			(_object
				(_port(_int X -1 0 20(_ent (_in))))
				(_port(_int Y -1 0 20(_ent (_in))))
				(_port(_int Cin -1 0 20(_ent (_in))))
				(_port(_int Cout -1 0 20(_ent (_out))))
				(_port(_int Sum -1 0 20(_ent (_out))))
			)
		)
	)
	(_inst uut 0 24(_comp fulladder)
		(_port
			((X)(X))
			((Y)(Y))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . fulladder)
		)
	)
	(_object
		(_sig(_int X -1 0 22(_arch(_uni))))
		(_sig(_int Y -1 0 22(_arch(_uni))))
		(_sig(_int Cin -1 0 22(_arch(_uni))))
		(_sig(_int Cout -1 0 22(_arch(_uni))))
		(_sig(_int Sum -1 0 22(_arch(_uni))))
		(_type(_int Entry 0 26(_record(X -1)(Y -1)(Cin -1)(Cout -1)(Sum -1))))
		(_type(_int Table 0 30(_array 0((_to i 0 i 7)))))
		(_cnst(_int Tabla 1 0 31(_prcs 0((((i 0))((i 0))((i 0))((i 0))((i 0)))(((i 0))((i 0))((i 1))((i 0))((i 1)))(((i 0))((i 1))((i 0))((i 0))((i 1)))(((i 0))((i 1))((i 1))((i 1))((i 0)))(((i 1))((i 0))((i 0))((i 0))((i 1)))(((i 1))((i 0))((i 1))((i 1))((i 0)))(((i 1))((i 1))((i 0))((i 1))((i 0)))(((i 1))((i 1))((i 1))((i 1))((i 1)))))))
		(_prcs
			(estimulo(_arch 0 0 25(_prcs(_wait_for)(_trgt(0)(1)(2))(_mon)(_read(3)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . driver 1 -1)
)
I 000049 55 694           1760669847299 ecuacion
(_unit VHDL(fulladder 0 4(ecuacion 0 5))
	(_version vf5)
	(_time 1760669847300 2025.10.16 23:57:27)
	(_source(\../src/Tp4.vhd\))
	(_parameters tan)
	(_code 491d4a4a451e4e5f1a1d58131c4f4d4f4c4e4b4f4f)
	(_ent
		(_time 1760631855757)
	)
	(_object
		(_port(_int X -1 0 6(_ent(_in))))
		(_port(_int Y -1 0 6(_ent(_in))))
		(_port(_int Cin -1 0 6(_ent(_in))))
		(_port(_int Cout -1 0 7(_ent(_out))))
		(_port(_int Sum -1 0 7(_ent(_out))))
		(_prcs
			(line__7(_arch 0 0 7(_assignment(_trgt(4))(_sens(0)(1)(2)))))
			(line__8(_arch 1 0 8(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . ecuacion 2 -1)
)
I 000047 55 1536          1760669847305 driver
(_unit VHDL(test_sumador 0 15(driver 0 18))
	(_version vf5)
	(_time 1760669847306 2025.10.16 23:57:27)
	(_source(\../src/Tp4.vhd\))
	(_parameters tan)
	(_code 590c585a550f0e4e5f5a1f020b5e5c5f0d5f585f5d)
	(_ent
		(_time 1760631980048)
	)
	(_comp
		(fulladder
			(_object
				(_port(_int X -1 0 20(_ent (_in))))
				(_port(_int Y -1 0 20(_ent (_in))))
				(_port(_int Cin -1 0 20(_ent (_in))))
				(_port(_int Cout -1 0 20(_ent (_out))))
				(_port(_int Sum -1 0 20(_ent (_out))))
			)
		)
	)
	(_inst uut 0 24(_comp fulladder)
		(_port
			((X)(X))
			((Y)(Y))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . fulladder)
		)
	)
	(_object
		(_sig(_int X -1 0 22(_arch(_uni))))
		(_sig(_int Y -1 0 22(_arch(_uni))))
		(_sig(_int Cin -1 0 22(_arch(_uni))))
		(_sig(_int Cout -1 0 22(_arch(_uni))))
		(_sig(_int Sum -1 0 22(_arch(_uni))))
		(_type(_int Entry 0 26(_record(X -1)(Y -1)(Cin -1)(Cout -1)(Sum -1))))
		(_type(_int Table 0 30(_array 0((_to i 0 i 7)))))
		(_cnst(_int Tabla 1 0 31(_prcs 0((((i 0))((i 0))((i 0))((i 0))((i 0)))(((i 0))((i 0))((i 1))((i 0))((i 1)))(((i 0))((i 1))((i 0))((i 0))((i 1)))(((i 0))((i 1))((i 1))((i 1))((i 0)))(((i 1))((i 0))((i 0))((i 0))((i 1)))(((i 1))((i 0))((i 1))((i 1))((i 0)))(((i 1))((i 1))((i 0))((i 1))((i 0)))(((i 1))((i 1))((i 1))((i 1))((i 1)))))))
		(_prcs
			(estimulo(_arch 0 0 25(_prcs(_trgt(0)(1)(2))(_mon)(_read(3)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . driver 1 -1)
)
I 000051 55 1865          1762105504305 Estructura
(_unit VHDL(adder8 0 1(estructura 0 5))
	(_version vf5)
	(_time 1762105504306 2025.11.02 14:45:04)
	(_source(\../src/Tp5.vhd\))
	(_parameters tan)
	(_code a1a3a1f6a4f6f1b7a5aeb3fef8a7a0a7a5a7a5a7a4)
	(_ent
		(_time 1762105504300)
	)
	(_comp
		(fulladder
			(_object
				(_port(_int X -1 0 7(_ent (_in))))
				(_port(_int Y -1 0 7(_ent (_in))))
				(_port(_int Cin -1 0 7(_ent (_in))))
				(_port(_int Cout -1 0 7(_ent (_out))))
				(_port(_int Sum -1 0 7(_ent (_out))))
			)
		)
	)
	(_generate Stages 0 11(_for 2 )
		(_generate LowBit 0 13(_if 1)
			(_inst FA 0 15(_comp fulladder)
				(_port
					((X)(A(0)))
					((Y)(B(0)))
					((Cin)(Cin))
					((Cout)(C(0)))
					((Sum)(Sum(0)))
				)
				(_use(_ent . fulladder)
				)
			)
		)
		(_generate OtherBits 0 18(_if 2)
			(_inst FA 0 20(_comp fulladder)
				(_port
					((X)(A(_object 0)))
					((Y)(B(_object 0)))
					((Cin)(C(_index 3)))
					((Cout)(C(_object 0)))
					((Sum)(Sum(_object 0)))
				)
				(_use(_ent . fulladder)
				)
			)
		)
		(_object
			(_cnst(_int i 2 0 12(_arch)))
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 2(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 2(_ent(_in))))
		(_port(_int B 0 0 2(_ent(_in))))
		(_port(_int Cin -1 0 2(_ent(_in))))
		(_port(_int Cout -1 0 2(_ent(_out))))
		(_port(_int Sum 0 0 2(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 9(_array -1((_dto i 7 i 0)))))
		(_sig(_int C 1 0 9(_arch(_uni))))
		(_type(_int ~INTEGER~range~7~downto~0~13 0 12(_scalar (_dto i 7 i 0))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_alias((Cout)(C(7))))(_trgt(3))(_sens(5(7))))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Estructura 4 -1)
)
I 000047 55 1376          1762105504323 Driver
(_unit VHDL(test_adder8 0 30(driver 0 32))
	(_version vf5)
	(_time 1762105504324 2025.11.02 14:45:04)
	(_source(\../src/Tp5.vhd\))
	(_parameters tan)
	(_code b0b3b5e4b5e6e7a7b5bcf6eae0b6b4b6b4b6b5b7b2)
	(_ent
		(_time 1762105504321)
	)
	(_comp
		(Adder8
			(_object
				(_port(_int A 0 0 34(_ent (_in))))
				(_port(_int B 0 0 34(_ent (_in))))
				(_port(_int Cin -1 0 34(_ent (_in))))
				(_port(_int Cout -1 0 34(_ent (_out))))
				(_port(_int Sum 0 0 34(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 39(_comp Adder8)
		(_port
			((A)(A))
			((B)(B))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . Adder8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 34(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 0 36(_array -1((_dto i 7 i 0)))))
		(_sig(_int A 1 0 36(_arch(_uni))))
		(_sig(_int B 1 0 36(_arch(_uni))))
		(_sig(_int Sum 1 0 36(_arch(_uni))))
		(_sig(_int Cin -1 0 37(_arch(_uni((i 0))))))
		(_sig(_int Cout -1 0 37(_arch(_uni((i 0))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 41(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 0 41(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 0 40(_prcs(_wait_for)(_trgt(0)(1))(_read(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(0 0)
		(0 16777216)
	)
	(_model . Driver 1 -1)
)
I 000047 55 976           1762105525101 prueba
(_unit VHDL(simple 0 2(prueba 0 5))
	(_version vf5)
	(_time 1762105525102 2025.11.02 14:45:25)
	(_source(\../src/simple.vhd\))
	(_parameters tan)
	(_code ded0df8c8289dec9dfdc9d848ad9ddd8d7d88ad9de)
	(_ent
		(_time 1756325127014)
	)
	(_object
		(_type(_int ~STRING~13 0 6(_array -1((_to i 1 i 11)))))
		(_cnst(_int mensaje 0 0 6(_arch(_string \"hola, mundo"\))))
		(_sig(_int canal -1 0 7(_arch(_uni((i 32))))))
		(_var(_int linea -2 0 10(_prcs 0)))
		(_var(_int dummy -3 0 11(_prcs 0)))
		(_prcs
			(p1(_arch 0 0 9(_prcs(_wait_for)(_trgt(0))(_mon))))
		)
		(_subprogram
			(_ext WRITE(1 21))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext std.TEXTIO.LINE(1 LINE)))
		(_type(_ext std.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext std.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext std.TEXTIO.TEXT(1 TEXT)))
		(_var(_ext std.TEXTIO.OUTPUT(1 OUTPUT)))
	)
	(_use(std(standard))(std(TEXTIO)))
	(_model . prueba 1 -1)
)
I 000053 55 1456          1762105525149 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 1 4))
	(_version vf5)
	(_time 1762105525150 2025.11.02 14:45:25)
	(_source(\../src/practica2.vhd\(\../src/Tp2.vhd\)))
	(_parameters tan)
	(_code 0c030b0a595b5e1a095b1a565b0a080a0a0a0a0a08)
	(_ent
		(_time 1756945109009)
	)
	(_object
		(_port(_int Preset -1 0 3(_ent(_in))))
		(_port(_int Clear -1 0 4(_ent(_in))))
		(_port(_int Clock -1 0 5(_ent(_in))))
		(_port(_int Data -1 0 6(_ent(_in))))
		(_port(_int Q -1 0 7(_ent(_out))))
		(_port(_int QBar -1 0 8(_ent(_out))))
		(_sig(_int A -1 1 6(_arch(_uni))))
		(_sig(_int B -1 1 6(_arch(_uni))))
		(_sig(_int C -1 1 6(_arch(_uni))))
		(_sig(_int D -1 1 6(_arch(_uni))))
		(_sig(_int Qint -1 1 7(_arch(_uni))))
		(_sig(_int QbarInt -1 1 7(_arch(_uni))))
		(_prcs
			(line__10(_arch 0 1 10(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__11(_arch 1 1 11(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__12(_arch 2 1 12(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__13(_arch 3 1 13(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__14(_arch 4 1 14(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__15(_arch 5 1 15(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__16(_arch 6 1 16(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__17(_arch 7 1 17(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000047 55 1572          1762105525163 Driver
(_unit VHDL(test_dff 0 35(driver 1 23))
	(_version vf5)
	(_time 1762105525164 2025.11.02 14:45:25)
	(_source(\../src/practica2.vhd\(\../src/Tp2.vhd\)))
	(_parameters tan)
	(_code 1c121b1b4a4a4b0b1c4c5a46491a1a1a1a1b181a19)
	(_ent
		(_time 1757604784042)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 1 26(_ent (_in))))
				(_port(_int Clear -1 1 26(_ent (_in))))
				(_port(_int Clock -1 1 26(_ent (_in))))
				(_port(_int Data -1 1 26(_ent (_in))))
				(_port(_int Q -1 1 27(_ent (_out))))
				(_port(_int Qbar -1 1 27(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 45(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(QBar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 1 34(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 1 34(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 1 35(_arch(_uni))))
		(_sig(_int Data -1 1 35(_arch(_uni))))
		(_sig(_int Q -1 1 35(_arch(_uni))))
		(_sig(_int QBar -1 1 35(_arch(_uni))))
		(_cnst(_int Tsetup -2 1 40(_arch((ps 4652007308841189376)))))
		(_cnst(_int Thold -2 1 41(_arch((ps 4652007308841189376)))))
		(_cnst(_int TClk -2 1 42(_arch((ps 4656519704561582080)))))
		(_cnst(_int \TClk/2\ -2 1 0(_int gms(_code 2))))
		(_prcs
			(ClockGen(_arch 0 1 51(_prcs(_wait_for)(_trgt(2)))))
			(Stimulus(_arch 1 1 62(_prcs(_wait_for)(_trgt(1)(3))(_sens(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
	)
	(_use(std(standard)))
	(_model . Driver 3 -1)
)
I 000051 55 2526          1762105525215 Estructura
(_unit VHDL(latch8 0 5(estructura 0 15))
	(_version vf5)
	(_time 1762105525216 2025.11.02 14:45:25)
	(_source(\../src/Tp3.vhd\))
	(_parameters tan)
	(_code 4b441b49181d1b5d4a4d5314124d184d4a4c4f4d48)
	(_ent
		(_time 1757617207297)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 18(_ent (_in))))
				(_port(_int Clear -1 0 19(_ent (_in))))
				(_port(_int Clock -1 0 20(_ent (_in))))
				(_port(_int Data -1 0 21(_ent (_in))))
				(_port(_int Q -1 0 22(_ent (_out))))
				(_port(_int QBar -1 0 23(_ent (_out))))
			)
		)
	)
	(_inst F7 0 29(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(7)))
			((Q)(Q(7)))
			((QBar)(QBar(7)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F6 0 30(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(6)))
			((Q)(Q(6)))
			((QBar)(QBar(6)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F5 0 31(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(5)))
			((Q)(Q(5)))
			((QBar)(QBar(5)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F4 0 32(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(4)))
			((Q)(Q(4)))
			((QBar)(QBar(4)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F3 0 33(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(3)))
			((Q)(Q(3)))
			((QBar)(QBar(3)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F2 0 34(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(2)))
			((Q)(Q(2)))
			((QBar)(QBar(2)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F1 0 35(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(1)))
			((Q)(Q(1)))
			((QBar)(QBar(1)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F0 0 36(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(0)))
			((Q)(Q(0)))
			((QBar)(QBar(0)))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 7(_ent(_in))))
		(_port(_int Clk -1 0 8(_ent(_in))))
		(_port(_int Pre -1 0 9(_ent(_in))))
		(_port(_int Clr -1 0 10(_ent(_in))))
		(_port(_int Q 0 0 11(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 27(_array -1((_dto i 7 i 0)))))
		(_sig(_int QBar 1 0 27(_arch(_uni))))
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
)
I 000047 55 1425          1762105525221 Driver
(_unit VHDL(test_latch8 0 44(driver 0 47))
	(_version vf5)
	(_time 1762105525222 2025.11.02 14:45:25)
	(_source(\../src/Tp3.vhd\))
	(_parameters tan)
	(_code 4b454c491c1d1c5c4c4b0d11494d4a4c4f4d484d43)
	(_ent
		(_time 1757617207303)
	)
	(_comp
		(Latch8
			(_object
				(_port(_int D 0 0 50(_ent (_in))))
				(_port(_int Clk -1 0 51(_ent (_in))))
				(_port(_int Pre -1 0 52(_ent (_in))))
				(_port(_int Clr -1 0 53(_ent (_in))))
				(_port(_int Q 0 0 54(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 61(_comp Latch8)
		(_port
			((D)(D))
			((Clk)(Clk))
			((Pre)(Pre))
			((Clr)(Clr))
			((Q)(Q))
		)
		(_use(_ent . Latch8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 50(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 0 58(_array -1((_dto i 7 i 0)))))
		(_sig(_int D 1 0 58(_arch(_uni))))
		(_sig(_int Q 1 0 58(_arch(_uni))))
		(_sig(_int Clk -1 0 59(_arch(_uni((i 1))))))
		(_sig(_int Pre -1 0 59(_arch(_uni((i 1))))))
		(_sig(_int Clr -1 0 59(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 64(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 0 64(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 0 63(_prcs(_wait_for)(_trgt(0)(2)(3)(4))(_mon)(_read(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16777216 16842752)
		(1684107084 1767982624 6579564)
	)
	(_model . Driver 1 -1)
)
I 000049 55 694           1762105525258 ecuacion
(_unit VHDL(fulladder 0 4(ecuacion 0 5))
	(_version vf5)
	(_time 1762105525259 2025.11.02 14:45:25)
	(_source(\../src/Tp4.vhd\))
	(_parameters tan)
	(_code 7a757f7a2e2d7d6c292e6b202f7c7e7c7f7d787c7c)
	(_ent
		(_time 1760631855757)
	)
	(_object
		(_port(_int X -1 0 6(_ent(_in))))
		(_port(_int Y -1 0 6(_ent(_in))))
		(_port(_int Cin -1 0 6(_ent(_in))))
		(_port(_int Cout -1 0 7(_ent(_out))))
		(_port(_int Sum -1 0 7(_ent(_out))))
		(_prcs
			(line__7(_arch 0 0 7(_assignment(_trgt(4))(_sens(0)(1)(2)))))
			(line__8(_arch 1 0 8(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . ecuacion 2 -1)
)
I 000047 55 1536          1762105525270 driver
(_unit VHDL(test_sumador 0 15(driver 0 18))
	(_version vf5)
	(_time 1762105525271 2025.11.02 14:45:25)
	(_source(\../src/Tp4.vhd\))
	(_parameters tan)
	(_code 89878e8785dfde9e8f8acfd2db8e8c8fdd8f888f8d)
	(_ent
		(_time 1760631980048)
	)
	(_comp
		(fulladder
			(_object
				(_port(_int X -1 0 20(_ent (_in))))
				(_port(_int Y -1 0 20(_ent (_in))))
				(_port(_int Cin -1 0 20(_ent (_in))))
				(_port(_int Cout -1 0 20(_ent (_out))))
				(_port(_int Sum -1 0 20(_ent (_out))))
			)
		)
	)
	(_inst uut 0 24(_comp fulladder)
		(_port
			((X)(X))
			((Y)(Y))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . fulladder)
		)
	)
	(_object
		(_sig(_int X -1 0 22(_arch(_uni))))
		(_sig(_int Y -1 0 22(_arch(_uni))))
		(_sig(_int Cin -1 0 22(_arch(_uni))))
		(_sig(_int Cout -1 0 22(_arch(_uni))))
		(_sig(_int Sum -1 0 22(_arch(_uni))))
		(_type(_int Entry 0 26(_record(X -1)(Y -1)(Cin -1)(Cout -1)(Sum -1))))
		(_type(_int Table 0 30(_array 0((_to i 0 i 7)))))
		(_cnst(_int Tabla 1 0 31(_prcs 0((((i 0))((i 0))((i 0))((i 0))((i 0)))(((i 0))((i 0))((i 1))((i 0))((i 1)))(((i 0))((i 1))((i 0))((i 0))((i 1)))(((i 0))((i 1))((i 1))((i 1))((i 0)))(((i 1))((i 0))((i 0))((i 0))((i 1)))(((i 1))((i 0))((i 1))((i 1))((i 0)))(((i 1))((i 1))((i 0))((i 1))((i 0)))(((i 1))((i 1))((i 1))((i 1))((i 1)))))))
		(_prcs
			(estimulo(_arch 0 0 25(_prcs(_trgt(0)(1)(2))(_mon)(_read(3)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . driver 1 -1)
)
I 000051 55 1865          1762105525312 Estructura
(_unit VHDL(adder8 0 1(estructura 0 5))
	(_version vf5)
	(_time 1762105525313 2025.11.02 14:45:25)
	(_source(\../src/Tp5.vhd\))
	(_parameters tan)
	(_code a9a6abfea4fef9bfada6bbf6f0afa8afadafadafac)
	(_ent
		(_time 1762105504299)
	)
	(_comp
		(fulladder
			(_object
				(_port(_int X -1 0 7(_ent (_in))))
				(_port(_int Y -1 0 7(_ent (_in))))
				(_port(_int Cin -1 0 7(_ent (_in))))
				(_port(_int Cout -1 0 7(_ent (_out))))
				(_port(_int Sum -1 0 7(_ent (_out))))
			)
		)
	)
	(_generate Stages 0 11(_for 2 )
		(_generate LowBit 0 13(_if 1)
			(_inst FA 0 15(_comp fulladder)
				(_port
					((X)(A(0)))
					((Y)(B(0)))
					((Cin)(Cin))
					((Cout)(C(0)))
					((Sum)(Sum(0)))
				)
				(_use(_ent . fulladder)
				)
			)
		)
		(_generate OtherBits 0 18(_if 2)
			(_inst FA 0 20(_comp fulladder)
				(_port
					((X)(A(_object 0)))
					((Y)(B(_object 0)))
					((Cin)(C(_index 3)))
					((Cout)(C(_object 0)))
					((Sum)(Sum(_object 0)))
				)
				(_use(_ent . fulladder)
				)
			)
		)
		(_object
			(_cnst(_int i 2 0 12(_arch)))
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 2(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 2(_ent(_in))))
		(_port(_int B 0 0 2(_ent(_in))))
		(_port(_int Cin -1 0 2(_ent(_in))))
		(_port(_int Cout -1 0 2(_ent(_out))))
		(_port(_int Sum 0 0 2(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 9(_array -1((_dto i 7 i 0)))))
		(_sig(_int C 1 0 9(_arch(_uni))))
		(_type(_int ~INTEGER~range~7~downto~0~13 0 12(_scalar (_dto i 7 i 0))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_alias((Cout)(C(7))))(_trgt(3))(_sens(5(7))))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Estructura 4 -1)
)
I 000047 55 1376          1762105525318 Driver
(_unit VHDL(test_adder8 0 30(driver 0 32))
	(_version vf5)
	(_time 1762105525319 2025.11.02 14:45:25)
	(_source(\../src/Tp5.vhd\))
	(_parameters tan)
	(_code a9a7aefea5fffebeaca5eff3f9afadafadafacaeab)
	(_ent
		(_time 1762105504320)
	)
	(_comp
		(Adder8
			(_object
				(_port(_int A 0 0 34(_ent (_in))))
				(_port(_int B 0 0 34(_ent (_in))))
				(_port(_int Cin -1 0 34(_ent (_in))))
				(_port(_int Cout -1 0 34(_ent (_out))))
				(_port(_int Sum 0 0 34(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 39(_comp Adder8)
		(_port
			((A)(A))
			((B)(B))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . Adder8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 34(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 0 36(_array -1((_dto i 7 i 0)))))
		(_sig(_int A 1 0 36(_arch(_uni))))
		(_sig(_int B 1 0 36(_arch(_uni))))
		(_sig(_int Sum 1 0 36(_arch(_uni))))
		(_sig(_int Cin -1 0 37(_arch(_uni((i 0))))))
		(_sig(_int Cout -1 0 37(_arch(_uni((i 0))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 41(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 0 41(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 0 40(_prcs(_wait_for)(_trgt(0)(1))(_read(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(0 0)
		(0 16777216)
	)
	(_model . Driver 1 -1)
)
I 000047 55 976           1762105610362 prueba
(_unit VHDL(simple 0 2(prueba 0 5))
	(_version vf5)
	(_time 1762105610363 2025.11.02 14:46:50)
	(_source(\../src/simple.vhd\))
	(_parameters tan)
	(_code e0b3b5b3e9b7e0f7e1e2a3bab4e7e3e6e9e6b4e7e0)
	(_ent
		(_time 1756325127014)
	)
	(_object
		(_type(_int ~STRING~13 0 6(_array -1((_to i 1 i 11)))))
		(_cnst(_int mensaje 0 0 6(_arch(_string \"hola, mundo"\))))
		(_sig(_int canal -1 0 7(_arch(_uni((i 32))))))
		(_var(_int linea -2 0 10(_prcs 0)))
		(_var(_int dummy -3 0 11(_prcs 0)))
		(_prcs
			(p1(_arch 0 0 9(_prcs(_wait_for)(_trgt(0))(_mon))))
		)
		(_subprogram
			(_ext WRITE(1 21))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext std.TEXTIO.LINE(1 LINE)))
		(_type(_ext std.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext std.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext std.TEXTIO.TEXT(1 TEXT)))
		(_var(_ext std.TEXTIO.OUTPUT(1 OUTPUT)))
	)
	(_use(std(standard))(std(TEXTIO)))
	(_model . prueba 1 -1)
)
I 000053 55 1456          1762105610380 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 1 4))
	(_version vf5)
	(_time 1762105610381 2025.11.02 14:46:50)
	(_source(\../src/practica2.vhd\(\../src/Tp2.vhd\)))
	(_parameters tan)
	(_code ffadadafafa8ade9faa8e9a5a8f9fbf9f9f9f9f9fb)
	(_ent
		(_time 1756945109009)
	)
	(_object
		(_port(_int Preset -1 0 3(_ent(_in))))
		(_port(_int Clear -1 0 4(_ent(_in))))
		(_port(_int Clock -1 0 5(_ent(_in))))
		(_port(_int Data -1 0 6(_ent(_in))))
		(_port(_int Q -1 0 7(_ent(_out))))
		(_port(_int QBar -1 0 8(_ent(_out))))
		(_sig(_int A -1 1 6(_arch(_uni))))
		(_sig(_int B -1 1 6(_arch(_uni))))
		(_sig(_int C -1 1 6(_arch(_uni))))
		(_sig(_int D -1 1 6(_arch(_uni))))
		(_sig(_int Qint -1 1 7(_arch(_uni))))
		(_sig(_int QbarInt -1 1 7(_arch(_uni))))
		(_prcs
			(line__10(_arch 0 1 10(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__11(_arch 1 1 11(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__12(_arch 2 1 12(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__13(_arch 3 1 13(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__14(_arch 4 1 14(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__15(_arch 5 1 15(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__16(_arch 6 1 16(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__17(_arch 7 1 17(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000047 55 1572          1762105610386 Driver
(_unit VHDL(test_dff 0 35(driver 1 23))
	(_version vf5)
	(_time 1762105610387 2025.11.02 14:46:50)
	(_source(\../src/practica2.vhd\(\../src/Tp2.vhd\)))
	(_parameters tan)
	(_code ffacadafaca9a8e8ffafb9a5aaf9f9f9f9f8fbf9fa)
	(_ent
		(_time 1757604784042)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 1 26(_ent (_in))))
				(_port(_int Clear -1 1 26(_ent (_in))))
				(_port(_int Clock -1 1 26(_ent (_in))))
				(_port(_int Data -1 1 26(_ent (_in))))
				(_port(_int Q -1 1 27(_ent (_out))))
				(_port(_int Qbar -1 1 27(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 45(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(QBar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 1 34(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 1 34(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 1 35(_arch(_uni))))
		(_sig(_int Data -1 1 35(_arch(_uni))))
		(_sig(_int Q -1 1 35(_arch(_uni))))
		(_sig(_int QBar -1 1 35(_arch(_uni))))
		(_cnst(_int Tsetup -2 1 40(_arch((ps 4652007308841189376)))))
		(_cnst(_int Thold -2 1 41(_arch((ps 4652007308841189376)))))
		(_cnst(_int TClk -2 1 42(_arch((ps 4656519704561582080)))))
		(_cnst(_int \TClk/2\ -2 1 0(_int gms(_code 2))))
		(_prcs
			(ClockGen(_arch 0 1 51(_prcs(_wait_for)(_trgt(2)))))
			(Stimulus(_arch 1 1 62(_prcs(_wait_for)(_trgt(1)(3))(_sens(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
	)
	(_use(std(standard)))
	(_model . Driver 3 -1)
)
I 000051 55 2526          1762105610402 Estructura
(_unit VHDL(latch8 0 5(estructura 0 15))
	(_version vf5)
	(_time 1762105610403 2025.11.02 14:46:50)
	(_source(\../src/Tp3.vhd\))
	(_parameters tan)
	(_code 0e5d5d085a585e180f08165157085d080f090a080d)
	(_ent
		(_time 1757617207297)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 18(_ent (_in))))
				(_port(_int Clear -1 0 19(_ent (_in))))
				(_port(_int Clock -1 0 20(_ent (_in))))
				(_port(_int Data -1 0 21(_ent (_in))))
				(_port(_int Q -1 0 22(_ent (_out))))
				(_port(_int QBar -1 0 23(_ent (_out))))
			)
		)
	)
	(_inst F7 0 29(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(7)))
			((Q)(Q(7)))
			((QBar)(QBar(7)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F6 0 30(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(6)))
			((Q)(Q(6)))
			((QBar)(QBar(6)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F5 0 31(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(5)))
			((Q)(Q(5)))
			((QBar)(QBar(5)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F4 0 32(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(4)))
			((Q)(Q(4)))
			((QBar)(QBar(4)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F3 0 33(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(3)))
			((Q)(Q(3)))
			((QBar)(QBar(3)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F2 0 34(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(2)))
			((Q)(Q(2)))
			((QBar)(QBar(2)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F1 0 35(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(1)))
			((Q)(Q(1)))
			((QBar)(QBar(1)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F0 0 36(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(0)))
			((Q)(Q(0)))
			((QBar)(QBar(0)))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 7(_ent(_in))))
		(_port(_int Clk -1 0 8(_ent(_in))))
		(_port(_int Pre -1 0 9(_ent(_in))))
		(_port(_int Clr -1 0 10(_ent(_in))))
		(_port(_int Q 0 0 11(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 27(_array -1((_dto i 7 i 0)))))
		(_sig(_int QBar 1 0 27(_arch(_uni))))
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
)
I 000047 55 1425          1762105610408 Driver
(_unit VHDL(test_latch8 0 44(driver 0 47))
	(_version vf5)
	(_time 1762105610409 2025.11.02 14:46:50)
	(_source(\../src/Tp3.vhd\))
	(_parameters tan)
	(_code 0e5c0a085e585919090e48540c080f090a080d0806)
	(_ent
		(_time 1757617207303)
	)
	(_comp
		(Latch8
			(_object
				(_port(_int D 0 0 50(_ent (_in))))
				(_port(_int Clk -1 0 51(_ent (_in))))
				(_port(_int Pre -1 0 52(_ent (_in))))
				(_port(_int Clr -1 0 53(_ent (_in))))
				(_port(_int Q 0 0 54(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 61(_comp Latch8)
		(_port
			((D)(D))
			((Clk)(Clk))
			((Pre)(Pre))
			((Clr)(Clr))
			((Q)(Q))
		)
		(_use(_ent . Latch8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 50(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 0 58(_array -1((_dto i 7 i 0)))))
		(_sig(_int D 1 0 58(_arch(_uni))))
		(_sig(_int Q 1 0 58(_arch(_uni))))
		(_sig(_int Clk -1 0 59(_arch(_uni((i 1))))))
		(_sig(_int Pre -1 0 59(_arch(_uni((i 1))))))
		(_sig(_int Clr -1 0 59(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 64(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 0 64(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 0 63(_prcs(_wait_for)(_trgt(0)(2)(3)(4))(_mon)(_read(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16777216 16842752)
		(1684107084 1767982624 6579564)
	)
	(_model . Driver 1 -1)
)
I 000049 55 694           1762105610417 ecuacion
(_unit VHDL(fulladder 0 4(ecuacion 0 5))
	(_version vf5)
	(_time 1762105610418 2025.11.02 14:46:50)
	(_source(\../src/Tp4.vhd\))
	(_parameters tan)
	(_code 1e4d18184e4919084d4a0f444b181a181b191c1818)
	(_ent
		(_time 1760631855757)
	)
	(_object
		(_port(_int X -1 0 6(_ent(_in))))
		(_port(_int Y -1 0 6(_ent(_in))))
		(_port(_int Cin -1 0 6(_ent(_in))))
		(_port(_int Cout -1 0 7(_ent(_out))))
		(_port(_int Sum -1 0 7(_ent(_out))))
		(_prcs
			(line__7(_arch 0 0 7(_assignment(_trgt(4))(_sens(0)(1)(2)))))
			(line__8(_arch 1 0 8(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . ecuacion 2 -1)
)
I 000047 55 1536          1762105610423 driver
(_unit VHDL(test_sumador 0 15(driver 0 18))
	(_version vf5)
	(_time 1762105610424 2025.11.02 14:46:50)
	(_source(\../src/Tp4.vhd\))
	(_parameters tan)
	(_code 1e4c1a194e484909181d58454c191b184a181f181a)
	(_ent
		(_time 1760631980048)
	)
	(_comp
		(fulladder
			(_object
				(_port(_int X -1 0 20(_ent (_in))))
				(_port(_int Y -1 0 20(_ent (_in))))
				(_port(_int Cin -1 0 20(_ent (_in))))
				(_port(_int Cout -1 0 20(_ent (_out))))
				(_port(_int Sum -1 0 20(_ent (_out))))
			)
		)
	)
	(_inst uut 0 24(_comp fulladder)
		(_port
			((X)(X))
			((Y)(Y))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . fulladder)
		)
	)
	(_object
		(_sig(_int X -1 0 22(_arch(_uni))))
		(_sig(_int Y -1 0 22(_arch(_uni))))
		(_sig(_int Cin -1 0 22(_arch(_uni))))
		(_sig(_int Cout -1 0 22(_arch(_uni))))
		(_sig(_int Sum -1 0 22(_arch(_uni))))
		(_type(_int Entry 0 26(_record(X -1)(Y -1)(Cin -1)(Cout -1)(Sum -1))))
		(_type(_int Table 0 30(_array 0((_to i 0 i 7)))))
		(_cnst(_int Tabla 1 0 31(_prcs 0((((i 0))((i 0))((i 0))((i 0))((i 0)))(((i 0))((i 0))((i 1))((i 0))((i 1)))(((i 0))((i 1))((i 0))((i 0))((i 1)))(((i 0))((i 1))((i 1))((i 1))((i 0)))(((i 1))((i 0))((i 0))((i 0))((i 1)))(((i 1))((i 0))((i 1))((i 1))((i 0)))(((i 1))((i 1))((i 0))((i 1))((i 0)))(((i 1))((i 1))((i 1))((i 1))((i 1)))))))
		(_prcs
			(estimulo(_arch 0 0 25(_prcs(_trgt(0)(1)(2))(_mon)(_read(3)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . driver 1 -1)
)
I 000049 55 1300          1762105610446 Behavior
(_unit VHDL(shiftn 0 1(behavior 0 17))
	(_version vf5)
	(_time 1762105610447 2025.11.02 14:46:50)
	(_source(\../src/Tp6.vhd\))
	(_parameters tan)
	(_code 3d6f3e38616a602b396b2967393a3e3b353b343b3b)
	(_ent
		(_time 1762105610434)
	)
	(_object
		(_port(_int CLK -1 0 3(_ent(_in)(_event))))
		(_port(_int CLR -1 0 4(_ent(_in))))
		(_port(_int LD -1 0 5(_ent(_in))))
		(_port(_int SH -1 0 6(_ent(_in))))
		(_port(_int DIR -1 0 7(_ent(_in))))
		(_type(_int ~BIT_VECTOR~12 0 8(_array -1((_uto i 0 i 2147483647)))))
		(_port(_int D 0 0 8(_ent(_in))))
		(_type(_int ~BIT_VECTOR~121 0 9(_array -1((_uto i 0 i 2147483647)))))
		(_port(_int Q 1 0 9(_ent(_out))))
		(_type(_int InBits 0 20(_scalar (_dto c 2 i 0))))
		(_type(_int OutBits 0 21(_scalar (_dto c 3 i 0))))
		(_type(_int ~BIT_VECTOR{Q'LENGTH-1~downto~0}~13 0 22(_array -1((_dto c 4 i 0)))))
		(_var(_int State 4 0 22(_prcs 1)))
		(_prcs
			(line__12(_ent 0 0 12(_assertion(_mon))))
			(Shifter(_arch 1 0 19(_prcs(_simple)(_trgt(6))(_sens(0)(1))(_read(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(1920233029 543253601 1869488196 1650811936 1702043749 1634541682 1629954163 1634231150 1970348071 1634476133 1818325792 543253609 81)
	)
	(_model . Behavior 5 -1)
)
I 000047 55 1572          1762105610461 Driver
(_unit VHDL(test_shiftn 0 47(driver 0 49))
	(_version vf5)
	(_time 1762105610462 2025.11.02 14:46:50)
	(_source(\../src/Tp6.vhd\))
	(_parameters tan)
	(_code 4d1f494f1c1b1a5a4b1e0b161f4b454b444b4b4a49)
	(_ent
		(_time 1762105610459)
	)
	(_comp
		(ShiftN
			(_object
				(_port(_int CLK -1 0 52(_ent (_in))))
				(_port(_int CLR -1 0 53(_ent (_in))))
				(_port(_int LD -1 0 54(_ent (_in))))
				(_port(_int SH -1 0 55(_ent (_in))))
				(_port(_int DIR -1 0 56(_ent (_in))))
				(_type(_int ~BIT_VECTOR~13 0 57(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int D 2 0 57(_ent (_in))))
				(_type(_int ~BIT_VECTOR~131 0 58(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int Q 3 0 58(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 67(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)(CLR))
			((LD)(LD))
			((SH)(SH))
			((DIR)(DIR))
			((D)(D))
			((Q)(Q))
		)
		(_use(_ent . ShiftN)
		)
	)
	(_object
		(_sig(_int CLK -1 0 62(_arch(_uni))))
		(_sig(_int CLR -1 0 62(_arch(_uni))))
		(_sig(_int LD -1 0 62(_arch(_uni))))
		(_sig(_int SH -1 0 62(_arch(_uni))))
		(_sig(_int DIR -1 0 62(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{1~to~4}~13 0 63(_array -1((_to i 1 i 4)))))
		(_sig(_int D 0 0 63(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{8~downto~1}~13 0 64(_array -1((_dto i 8 i 1)))))
		(_sig(_int Q 1 0 64(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 69(_prcs(_wait_for)(_trgt(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(65793)
	)
	(_model . Driver 1 -1)
)
I 000051 55 1865          1762105610509 Estructura
(_unit VHDL(adder8 0 1(estructura 0 5))
	(_version vf5)
	(_time 1762105610510 2025.11.02 14:46:50)
	(_source(\../src/Tp5.vhd\))
	(_parameters tan)
	(_code 7c2f7d7d2b2b2c6a78736e23257a7d7a787a787a79)
	(_ent
		(_time 1762105504299)
	)
	(_comp
		(fulladder
			(_object
				(_port(_int X -1 0 7(_ent (_in))))
				(_port(_int Y -1 0 7(_ent (_in))))
				(_port(_int Cin -1 0 7(_ent (_in))))
				(_port(_int Cout -1 0 7(_ent (_out))))
				(_port(_int Sum -1 0 7(_ent (_out))))
			)
		)
	)
	(_generate Stages 0 11(_for 2 )
		(_generate LowBit 0 13(_if 1)
			(_inst FA 0 15(_comp fulladder)
				(_port
					((X)(A(0)))
					((Y)(B(0)))
					((Cin)(Cin))
					((Cout)(C(0)))
					((Sum)(Sum(0)))
				)
				(_use(_ent . fulladder)
				)
			)
		)
		(_generate OtherBits 0 18(_if 2)
			(_inst FA 0 20(_comp fulladder)
				(_port
					((X)(A(_object 0)))
					((Y)(B(_object 0)))
					((Cin)(C(_index 3)))
					((Cout)(C(_object 0)))
					((Sum)(Sum(_object 0)))
				)
				(_use(_ent . fulladder)
				)
			)
		)
		(_object
			(_cnst(_int i 2 0 12(_arch)))
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 2(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 2(_ent(_in))))
		(_port(_int B 0 0 2(_ent(_in))))
		(_port(_int Cin -1 0 2(_ent(_in))))
		(_port(_int Cout -1 0 2(_ent(_out))))
		(_port(_int Sum 0 0 2(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 9(_array -1((_dto i 7 i 0)))))
		(_sig(_int C 1 0 9(_arch(_uni))))
		(_type(_int ~INTEGER~range~7~downto~0~13 0 12(_scalar (_dto i 7 i 0))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_alias((Cout)(C(7))))(_trgt(3))(_sens(5(7))))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Estructura 4 -1)
)
I 000047 55 1376          1762105610515 Driver
(_unit VHDL(test_adder8 0 30(driver 0 32))
	(_version vf5)
	(_time 1762105610516 2025.11.02 14:46:50)
	(_source(\../src/Tp5.vhd\))
	(_parameters tan)
	(_code 7c2e787d2a2a2b6b79703a262c7a787a787a797b7e)
	(_ent
		(_time 1762105504320)
	)
	(_comp
		(Adder8
			(_object
				(_port(_int A 0 0 34(_ent (_in))))
				(_port(_int B 0 0 34(_ent (_in))))
				(_port(_int Cin -1 0 34(_ent (_in))))
				(_port(_int Cout -1 0 34(_ent (_out))))
				(_port(_int Sum 0 0 34(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 39(_comp Adder8)
		(_port
			((A)(A))
			((B)(B))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . Adder8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 34(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 0 36(_array -1((_dto i 7 i 0)))))
		(_sig(_int A 1 0 36(_arch(_uni))))
		(_sig(_int B 1 0 36(_arch(_uni))))
		(_sig(_int Sum 1 0 36(_arch(_uni))))
		(_sig(_int Cin -1 0 37(_arch(_uni((i 0))))))
		(_sig(_int Cout -1 0 37(_arch(_uni((i 0))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 41(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 0 41(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 0 40(_prcs(_wait_for)(_trgt(0)(1))(_read(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(0 0)
		(0 16777216)
	)
	(_model . Driver 1 -1)
)
I 000047 55 976           1762105724229 prueba
(_unit VHDL(simple 0 2(prueba 0 5))
	(_version vf5)
	(_time 1762105724230 2025.11.02 14:48:44)
	(_source(\../src/simple.vhd\))
	(_parameters tan)
	(_code b3bde3e7b9e4b3a4b2b1f0e9e7b4b0b5bab5e7b4b3)
	(_ent
		(_time 1756325127014)
	)
	(_object
		(_type(_int ~STRING~13 0 6(_array -1((_to i 1 i 11)))))
		(_cnst(_int mensaje 0 0 6(_arch(_string \"hola, mundo"\))))
		(_sig(_int canal -1 0 7(_arch(_uni((i 32))))))
		(_var(_int linea -2 0 10(_prcs 0)))
		(_var(_int dummy -3 0 11(_prcs 0)))
		(_prcs
			(p1(_arch 0 0 9(_prcs(_wait_for)(_trgt(0))(_mon))))
		)
		(_subprogram
			(_ext WRITE(1 21))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext std.TEXTIO.LINE(1 LINE)))
		(_type(_ext std.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext std.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext std.TEXTIO.TEXT(1 TEXT)))
		(_var(_ext std.TEXTIO.OUTPUT(1 OUTPUT)))
	)
	(_use(std(standard))(std(TEXTIO)))
	(_model . prueba 1 -1)
)
I 000053 55 1456          1762105724246 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 1 4))
	(_version vf5)
	(_time 1762105724247 2025.11.02 14:48:44)
	(_source(\../src/practica2.vhd\(\../src/Tp2.vhd\)))
	(_parameters tan)
	(_code c2cd9597c69590d4c795d49895c4c6c4c4c4c4c4c6)
	(_ent
		(_time 1756945109009)
	)
	(_object
		(_port(_int Preset -1 0 3(_ent(_in))))
		(_port(_int Clear -1 0 4(_ent(_in))))
		(_port(_int Clock -1 0 5(_ent(_in))))
		(_port(_int Data -1 0 6(_ent(_in))))
		(_port(_int Q -1 0 7(_ent(_out))))
		(_port(_int QBar -1 0 8(_ent(_out))))
		(_sig(_int A -1 1 6(_arch(_uni))))
		(_sig(_int B -1 1 6(_arch(_uni))))
		(_sig(_int C -1 1 6(_arch(_uni))))
		(_sig(_int D -1 1 6(_arch(_uni))))
		(_sig(_int Qint -1 1 7(_arch(_uni))))
		(_sig(_int QbarInt -1 1 7(_arch(_uni))))
		(_prcs
			(line__10(_arch 0 1 10(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__11(_arch 1 1 11(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__12(_arch 2 1 12(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__13(_arch 3 1 13(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__14(_arch 4 1 14(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__15(_arch 5 1 15(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__16(_arch 6 1 16(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__17(_arch 7 1 17(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000047 55 1572          1762105724252 Driver
(_unit VHDL(test_dff 0 35(driver 1 23))
	(_version vf5)
	(_time 1762105724253 2025.11.02 14:48:44)
	(_source(\../src/practica2.vhd\(\../src/Tp2.vhd\)))
	(_parameters tan)
	(_code c2cc9597c59495d5c292849897c4c4c4c4c5c6c4c7)
	(_ent
		(_time 1757604784042)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 1 26(_ent (_in))))
				(_port(_int Clear -1 1 26(_ent (_in))))
				(_port(_int Clock -1 1 26(_ent (_in))))
				(_port(_int Data -1 1 26(_ent (_in))))
				(_port(_int Q -1 1 27(_ent (_out))))
				(_port(_int Qbar -1 1 27(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 45(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(QBar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 1 34(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 1 34(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 1 35(_arch(_uni))))
		(_sig(_int Data -1 1 35(_arch(_uni))))
		(_sig(_int Q -1 1 35(_arch(_uni))))
		(_sig(_int QBar -1 1 35(_arch(_uni))))
		(_cnst(_int Tsetup -2 1 40(_arch((ps 4652007308841189376)))))
		(_cnst(_int Thold -2 1 41(_arch((ps 4652007308841189376)))))
		(_cnst(_int TClk -2 1 42(_arch((ps 4656519704561582080)))))
		(_cnst(_int \TClk/2\ -2 1 0(_int gms(_code 2))))
		(_prcs
			(ClockGen(_arch 0 1 51(_prcs(_wait_for)(_trgt(2)))))
			(Stimulus(_arch 1 1 62(_prcs(_wait_for)(_trgt(1)(3))(_sens(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
	)
	(_use(std(standard)))
	(_model . Driver 3 -1)
)
I 000051 55 2526          1762105724267 Estructura
(_unit VHDL(latch8 0 5(estructura 0 15))
	(_version vf5)
	(_time 1762105724268 2025.11.02 14:48:44)
	(_source(\../src/Tp3.vhd\))
	(_parameters tan)
	(_code d2ddd280d18482c4d3d4ca8d8bd481d4d3d5d6d4d1)
	(_ent
		(_time 1757617207297)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 18(_ent (_in))))
				(_port(_int Clear -1 0 19(_ent (_in))))
				(_port(_int Clock -1 0 20(_ent (_in))))
				(_port(_int Data -1 0 21(_ent (_in))))
				(_port(_int Q -1 0 22(_ent (_out))))
				(_port(_int QBar -1 0 23(_ent (_out))))
			)
		)
	)
	(_inst F7 0 29(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(7)))
			((Q)(Q(7)))
			((QBar)(QBar(7)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F6 0 30(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(6)))
			((Q)(Q(6)))
			((QBar)(QBar(6)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F5 0 31(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(5)))
			((Q)(Q(5)))
			((QBar)(QBar(5)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F4 0 32(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(4)))
			((Q)(Q(4)))
			((QBar)(QBar(4)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F3 0 33(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(3)))
			((Q)(Q(3)))
			((QBar)(QBar(3)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F2 0 34(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(2)))
			((Q)(Q(2)))
			((QBar)(QBar(2)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F1 0 35(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(1)))
			((Q)(Q(1)))
			((QBar)(QBar(1)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F0 0 36(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(0)))
			((Q)(Q(0)))
			((QBar)(QBar(0)))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 7(_ent(_in))))
		(_port(_int Clk -1 0 8(_ent(_in))))
		(_port(_int Pre -1 0 9(_ent(_in))))
		(_port(_int Clr -1 0 10(_ent(_in))))
		(_port(_int Q 0 0 11(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 27(_array -1((_dto i 7 i 0)))))
		(_sig(_int QBar 1 0 27(_arch(_uni))))
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
)
I 000047 55 1425          1762105724273 Driver
(_unit VHDL(test_latch8 0 44(driver 0 47))
	(_version vf5)
	(_time 1762105724274 2025.11.02 14:48:44)
	(_source(\../src/Tp3.vhd\))
	(_parameters tan)
	(_code d2dc8580d58485c5d5d29488d0d4d3d5d6d4d1d4da)
	(_ent
		(_time 1757617207303)
	)
	(_comp
		(Latch8
			(_object
				(_port(_int D 0 0 50(_ent (_in))))
				(_port(_int Clk -1 0 51(_ent (_in))))
				(_port(_int Pre -1 0 52(_ent (_in))))
				(_port(_int Clr -1 0 53(_ent (_in))))
				(_port(_int Q 0 0 54(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 61(_comp Latch8)
		(_port
			((D)(D))
			((Clk)(Clk))
			((Pre)(Pre))
			((Clr)(Clr))
			((Q)(Q))
		)
		(_use(_ent . Latch8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 50(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 0 58(_array -1((_dto i 7 i 0)))))
		(_sig(_int D 1 0 58(_arch(_uni))))
		(_sig(_int Q 1 0 58(_arch(_uni))))
		(_sig(_int Clk -1 0 59(_arch(_uni((i 1))))))
		(_sig(_int Pre -1 0 59(_arch(_uni((i 1))))))
		(_sig(_int Clr -1 0 59(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 64(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 0 64(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 0 63(_prcs(_wait_for)(_trgt(0)(2)(3)(4))(_mon)(_read(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16777216 16842752)
		(1684107084 1767982624 6579564)
	)
	(_model . Driver 1 -1)
)
I 000049 55 694           1762105724284 ecuacion
(_unit VHDL(fulladder 0 4(ecuacion 0 5))
	(_version vf5)
	(_time 1762105724285 2025.11.02 14:48:44)
	(_source(\../src/Tp4.vhd\))
	(_parameters tan)
	(_code e1eeb4b3e5b6e6f7b2b5f0bbb4e7e5e7e4e6e3e7e7)
	(_ent
		(_time 1760631855757)
	)
	(_object
		(_port(_int X -1 0 6(_ent(_in))))
		(_port(_int Y -1 0 6(_ent(_in))))
		(_port(_int Cin -1 0 6(_ent(_in))))
		(_port(_int Cout -1 0 7(_ent(_out))))
		(_port(_int Sum -1 0 7(_ent(_out))))
		(_prcs
			(line__7(_arch 0 0 7(_assignment(_trgt(4))(_sens(0)(1)(2)))))
			(line__8(_arch 1 0 8(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . ecuacion 2 -1)
)
I 000047 55 1536          1762105724290 driver
(_unit VHDL(test_sumador 0 15(driver 0 18))
	(_version vf5)
	(_time 1762105724291 2025.11.02 14:48:44)
	(_source(\../src/Tp4.vhd\))
	(_parameters tan)
	(_code f1ffa6a1f5a7a6e6f7f2b7aaa3f6f4f7a5f7f0f7f5)
	(_ent
		(_time 1760631980048)
	)
	(_comp
		(fulladder
			(_object
				(_port(_int X -1 0 20(_ent (_in))))
				(_port(_int Y -1 0 20(_ent (_in))))
				(_port(_int Cin -1 0 20(_ent (_in))))
				(_port(_int Cout -1 0 20(_ent (_out))))
				(_port(_int Sum -1 0 20(_ent (_out))))
			)
		)
	)
	(_inst uut 0 24(_comp fulladder)
		(_port
			((X)(X))
			((Y)(Y))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . fulladder)
		)
	)
	(_object
		(_sig(_int X -1 0 22(_arch(_uni))))
		(_sig(_int Y -1 0 22(_arch(_uni))))
		(_sig(_int Cin -1 0 22(_arch(_uni))))
		(_sig(_int Cout -1 0 22(_arch(_uni))))
		(_sig(_int Sum -1 0 22(_arch(_uni))))
		(_type(_int Entry 0 26(_record(X -1)(Y -1)(Cin -1)(Cout -1)(Sum -1))))
		(_type(_int Table 0 30(_array 0((_to i 0 i 7)))))
		(_cnst(_int Tabla 1 0 31(_prcs 0((((i 0))((i 0))((i 0))((i 0))((i 0)))(((i 0))((i 0))((i 1))((i 0))((i 1)))(((i 0))((i 1))((i 0))((i 0))((i 1)))(((i 0))((i 1))((i 1))((i 1))((i 0)))(((i 1))((i 0))((i 0))((i 0))((i 1)))(((i 1))((i 0))((i 1))((i 1))((i 0)))(((i 1))((i 1))((i 0))((i 1))((i 0)))(((i 1))((i 1))((i 1))((i 1))((i 1)))))))
		(_prcs
			(estimulo(_arch 0 0 25(_prcs(_trgt(0)(1)(2))(_mon)(_read(3)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . driver 1 -1)
)
I 000049 55 1300          1762105724309 Behavior
(_unit VHDL(shiftn 0 1(behavior 0 17))
	(_version vf5)
	(_time 1762105724310 2025.11.02 14:48:44)
	(_source(\../src/Tp6.vhd\))
	(_parameters tan)
	(_code 010f560708565c170557155b050602070907080707)
	(_ent
		(_time 1762105610433)
	)
	(_object
		(_port(_int CLK -1 0 3(_ent(_in)(_event))))
		(_port(_int CLR -1 0 4(_ent(_in))))
		(_port(_int LD -1 0 5(_ent(_in))))
		(_port(_int SH -1 0 6(_ent(_in))))
		(_port(_int DIR -1 0 7(_ent(_in))))
		(_type(_int ~BIT_VECTOR~12 0 8(_array -1((_uto i 0 i 2147483647)))))
		(_port(_int D 0 0 8(_ent(_in))))
		(_type(_int ~BIT_VECTOR~121 0 9(_array -1((_uto i 0 i 2147483647)))))
		(_port(_int Q 1 0 9(_ent(_out))))
		(_type(_int InBits 0 20(_scalar (_dto c 2 i 0))))
		(_type(_int OutBits 0 21(_scalar (_dto c 3 i 0))))
		(_type(_int ~BIT_VECTOR{Q'LENGTH-1~downto~0}~13 0 22(_array -1((_dto c 4 i 0)))))
		(_var(_int State 4 0 22(_prcs 1)))
		(_prcs
			(line__12(_ent 0 0 12(_assertion(_mon))))
			(Shifter(_arch 1 0 19(_prcs(_simple)(_trgt(6))(_sens(0)(1))(_read(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(1920233029 543253601 1869488196 1650811936 1702043749 1634541682 1629954163 1634231150 1970348071 1634476133 1818325792 543253609 81)
	)
	(_model . Behavior 5 -1)
)
I 000047 55 1572          1762105724325 Driver
(_unit VHDL(test_shiftn 0 47(driver 0 49))
	(_version vf5)
	(_time 1762105724326 2025.11.02 14:48:44)
	(_source(\../src/Tp6.vhd\))
	(_parameters tan)
	(_code 101e4017154647071643564b421618161916161714)
	(_ent
		(_time 1762105610458)
	)
	(_comp
		(ShiftN
			(_object
				(_port(_int CLK -1 0 52(_ent (_in))))
				(_port(_int CLR -1 0 53(_ent (_in))))
				(_port(_int LD -1 0 54(_ent (_in))))
				(_port(_int SH -1 0 55(_ent (_in))))
				(_port(_int DIR -1 0 56(_ent (_in))))
				(_type(_int ~BIT_VECTOR~13 0 57(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int D 2 0 57(_ent (_in))))
				(_type(_int ~BIT_VECTOR~131 0 58(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int Q 3 0 58(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 67(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)(CLR))
			((LD)(LD))
			((SH)(SH))
			((DIR)(DIR))
			((D)(D))
			((Q)(Q))
		)
		(_use(_ent . ShiftN)
		)
	)
	(_object
		(_sig(_int CLK -1 0 62(_arch(_uni))))
		(_sig(_int CLR -1 0 62(_arch(_uni))))
		(_sig(_int LD -1 0 62(_arch(_uni))))
		(_sig(_int SH -1 0 62(_arch(_uni))))
		(_sig(_int DIR -1 0 62(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{1~to~4}~13 0 63(_array -1((_to i 1 i 4)))))
		(_sig(_int D 0 0 63(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{8~downto~1}~13 0 64(_array -1((_dto i 8 i 1)))))
		(_sig(_int Q 1 0 64(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 69(_prcs(_wait_for)(_trgt(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(65793)
	)
	(_model . Driver 1 -1)
)
I 000051 55 1865          1762105724346 Estructura
(_unit VHDL(adder8 0 1(estructura 0 5))
	(_version vf5)
	(_time 1762105724347 2025.11.02 14:48:44)
	(_source(\../src/Tp5.vhd\))
	(_parameters tan)
	(_code 202f752424777036242f327f792621262426242625)
	(_ent
		(_time 1762105504299)
	)
	(_comp
		(fulladder
			(_object
				(_port(_int X -1 0 7(_ent (_in))))
				(_port(_int Y -1 0 7(_ent (_in))))
				(_port(_int Cin -1 0 7(_ent (_in))))
				(_port(_int Cout -1 0 7(_ent (_out))))
				(_port(_int Sum -1 0 7(_ent (_out))))
			)
		)
	)
	(_generate Stages 0 11(_for 2 )
		(_generate LowBit 0 13(_if 1)
			(_inst FA 0 15(_comp fulladder)
				(_port
					((X)(A(0)))
					((Y)(B(0)))
					((Cin)(Cin))
					((Cout)(C(0)))
					((Sum)(Sum(0)))
				)
				(_use(_ent . fulladder)
				)
			)
		)
		(_generate OtherBits 0 18(_if 2)
			(_inst FA 0 20(_comp fulladder)
				(_port
					((X)(A(_object 0)))
					((Y)(B(_object 0)))
					((Cin)(C(_index 3)))
					((Cout)(C(_object 0)))
					((Sum)(Sum(_object 0)))
				)
				(_use(_ent . fulladder)
				)
			)
		)
		(_object
			(_cnst(_int i 2 0 12(_arch)))
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 2(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 2(_ent(_in))))
		(_port(_int B 0 0 2(_ent(_in))))
		(_port(_int Cin -1 0 2(_ent(_in))))
		(_port(_int Cout -1 0 2(_ent(_out))))
		(_port(_int Sum 0 0 2(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 9(_array -1((_dto i 7 i 0)))))
		(_sig(_int C 1 0 9(_arch(_uni))))
		(_type(_int ~INTEGER~range~7~downto~0~13 0 12(_scalar (_dto i 7 i 0))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_alias((Cout)(C(7))))(_trgt(3))(_sens(5(7))))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Estructura 4 -1)
)
I 000047 55 1376          1762105724352 Driver
(_unit VHDL(test_adder8 0 30(driver 0 32))
	(_version vf5)
	(_time 1762105724353 2025.11.02 14:48:44)
	(_source(\../src/Tp5.vhd\))
	(_parameters tan)
	(_code 303e603535666727353c766a603634363436353732)
	(_ent
		(_time 1762105504320)
	)
	(_comp
		(Adder8
			(_object
				(_port(_int A 0 0 34(_ent (_in))))
				(_port(_int B 0 0 34(_ent (_in))))
				(_port(_int Cin -1 0 34(_ent (_in))))
				(_port(_int Cout -1 0 34(_ent (_out))))
				(_port(_int Sum 0 0 34(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 39(_comp Adder8)
		(_port
			((A)(A))
			((B)(B))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . Adder8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 34(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 0 36(_array -1((_dto i 7 i 0)))))
		(_sig(_int A 1 0 36(_arch(_uni))))
		(_sig(_int B 1 0 36(_arch(_uni))))
		(_sig(_int Sum 1 0 36(_arch(_uni))))
		(_sig(_int Cin -1 0 37(_arch(_uni((i 0))))))
		(_sig(_int Cout -1 0 37(_arch(_uni((i 0))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 41(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 0 41(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 0 40(_prcs(_wait_for)(_trgt(0)(1))(_read(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(0 0)
		(0 16777216)
	)
	(_model . Driver 1 -1)
)
I 000044 55 1158          1762105724367 FSM
(_unit VHDL(controller 0 1(fsm 0 8))
	(_version vf5)
	(_time 1762105724368 2025.11.02 14:48:44)
	(_source(\../src/Tp7.vhd\))
	(_parameters tan)
	(_code 3f30683a3f683e2838382d6538396c396c393a383d)
	(_ent
		(_time 1762105724365)
	)
	(_object
		(_port(_int STB -1 0 3(_ent(_in))))
		(_port(_int CLK -1 0 3(_ent(_in)(_event))))
		(_port(_int LSB -1 0 3(_ent(_in))))
		(_port(_int Stop -1 0 3(_ent(_in))))
		(_port(_int Init -1 0 4(_ent(_out))))
		(_port(_int Shift -1 0 4(_ent(_out))))
		(_port(_int Add -1 0 4(_ent(_out))))
		(_port(_int Done -1 0 4(_ent(_out))))
		(_type(_int States 0 9(_enum1 InitS CheckS AddS ShiftS EndS (_to i 0 i 4))))
		(_sig(_int State 0 0 10(_arch(_uni((i 4))))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(4))(_sens(8)))))
			(line__15(_arch 1 0 15(_assignment(_trgt(6))(_sens(8)))))
			(line__16(_arch 2 0 16(_assignment(_trgt(5))(_sens(8)))))
			(line__17(_arch 3 0 17(_assignment(_trgt(7))(_sens(8)))))
			(StateMachine(_arch 4 0 20(_prcs(_trgt(8))(_sens(1)(0)(2)(3)(8))(_dssslsensitivity 1))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . FSM 5 -1)
)
I 000047 55 1744          1762105724378 Driver
(_unit VHDL(test_controller 0 53(driver 0 55))
	(_version vf5)
	(_time 1762105724379 2025.11.02 14:48:44)
	(_source(\../src/Tp7.vhd\))
	(_parameters tan)
	(_code 3f316f3a6c696828393d79656d3969396a383b383d)
	(_ent
		(_time 1762105724376)
	)
	(_comp
		(Controller
			(_object
				(_port(_int STB -1 0 58(_ent (_in))))
				(_port(_int CLK -1 0 58(_ent (_in))))
				(_port(_int LSB -1 0 58(_ent (_in))))
				(_port(_int Stop -1 0 58(_ent (_in))))
				(_port(_int Init -1 0 59(_ent (_out))))
				(_port(_int Shift -1 0 59(_ent (_out))))
				(_port(_int Add -1 0 59(_ent (_out))))
				(_port(_int Done -1 0 59(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 67(_comp Controller)
		(_port
			((STB)(STB))
			((CLK)(CLK))
			((LSB)(LSB))
			((Stop)(Stop))
			((Init)(Init))
			((Shift)(Shift))
			((Add)(Add))
			((Done)(Done))
		)
		(_use(_ent . Controller)
		)
	)
	(_object
		(_sig(_int STB -1 0 63(_arch(_uni))))
		(_sig(_int LSB -1 0 63(_arch(_uni))))
		(_sig(_int Done -1 0 63(_arch(_uni))))
		(_sig(_int Init -1 0 63(_arch(_uni))))
		(_sig(_int Shift -1 0 63(_arch(_uni))))
		(_sig(_int Add -1 0 63(_arch(_uni))))
		(_sig(_int Stop -1 0 63(_arch(_uni))))
		(_sig(_int CLK -1 0 64(_arch(_uni((i 1)))(_event))))
		(_sig(_int ENA -1 0 64(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 73(_array -1((_dto i 7 i 0)))))
		(_var(_int Val 0 0 73(_prcs 2)))
		(_prcs
			(Clock(_arch 0 0 69(_assignment(_trgt(7))(_sens(7)(8)))))
			(Enable(_arch 1 0 70(_assignment(_trgt(8)))))
			(Stimulus(_arch 2 0 72(_prcs(_trgt(0)(1)(6))(_sens(7))(_read(2)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16843008 16777472)
	)
	(_model . Driver 3 -1)
)
I 000047 55 976           1762114955850 prueba
(_unit VHDL(simple 0 2(prueba 0 5))
	(_version vf5)
	(_time 1762114955851 2025.11.02 17:22:35)
	(_source(\../src/simple.vhd\))
	(_parameters tan)
	(_code bcbcb6e8e6ebbcabbdbeffe6e8bbbfbab5bae8bbbc)
	(_ent
		(_time 1756325127014)
	)
	(_object
		(_type(_int ~STRING~13 0 6(_array -1((_to i 1 i 11)))))
		(_cnst(_int mensaje 0 0 6(_arch(_string \"hola, mundo"\))))
		(_sig(_int canal -1 0 7(_arch(_uni((i 32))))))
		(_var(_int linea -2 0 10(_prcs 0)))
		(_var(_int dummy -3 0 11(_prcs 0)))
		(_prcs
			(p1(_arch 0 0 9(_prcs(_wait_for)(_trgt(0))(_mon))))
		)
		(_subprogram
			(_ext WRITE(1 21))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext std.TEXTIO.LINE(1 LINE)))
		(_type(_ext std.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext std.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext std.TEXTIO.TEXT(1 TEXT)))
		(_var(_ext std.TEXTIO.OUTPUT(1 OUTPUT)))
	)
	(_use(std(standard))(std(TEXTIO)))
	(_model . prueba 1 -1)
)
I 000053 55 1456          1762114955886 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 1 4))
	(_version vf5)
	(_time 1762114955887 2025.11.02 17:22:35)
	(_source(\../src/practica2.vhd\(\../src/Tp2.vhd\)))
	(_parameters tan)
	(_code dbdad6898f8c89cdde8ccd818cdddfdddddddddddf)
	(_ent
		(_time 1756945109009)
	)
	(_object
		(_port(_int Preset -1 0 3(_ent(_in))))
		(_port(_int Clear -1 0 4(_ent(_in))))
		(_port(_int Clock -1 0 5(_ent(_in))))
		(_port(_int Data -1 0 6(_ent(_in))))
		(_port(_int Q -1 0 7(_ent(_out))))
		(_port(_int QBar -1 0 8(_ent(_out))))
		(_sig(_int A -1 1 6(_arch(_uni))))
		(_sig(_int B -1 1 6(_arch(_uni))))
		(_sig(_int C -1 1 6(_arch(_uni))))
		(_sig(_int D -1 1 6(_arch(_uni))))
		(_sig(_int Qint -1 1 7(_arch(_uni))))
		(_sig(_int QbarInt -1 1 7(_arch(_uni))))
		(_prcs
			(line__10(_arch 0 1 10(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__11(_arch 1 1 11(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__12(_arch 2 1 12(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__13(_arch 3 1 13(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__14(_arch 4 1 14(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__15(_arch 5 1 15(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__16(_arch 6 1 16(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__17(_arch 7 1 17(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000047 55 1572          1762114955897 Driver
(_unit VHDL(test_dff 0 35(driver 1 23))
	(_version vf5)
	(_time 1762114955898 2025.11.02 17:22:35)
	(_source(\../src/practica2.vhd\(\../src/Tp2.vhd\)))
	(_parameters tan)
	(_code eaeae7b9bebcbdfdeabaacb0bfececececedeeecef)
	(_ent
		(_time 1757604784042)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 1 26(_ent (_in))))
				(_port(_int Clear -1 1 26(_ent (_in))))
				(_port(_int Clock -1 1 26(_ent (_in))))
				(_port(_int Data -1 1 26(_ent (_in))))
				(_port(_int Q -1 1 27(_ent (_out))))
				(_port(_int Qbar -1 1 27(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 45(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(QBar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 1 34(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 1 34(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 1 35(_arch(_uni))))
		(_sig(_int Data -1 1 35(_arch(_uni))))
		(_sig(_int Q -1 1 35(_arch(_uni))))
		(_sig(_int QBar -1 1 35(_arch(_uni))))
		(_cnst(_int Tsetup -2 1 40(_arch((ps 4652007308841189376)))))
		(_cnst(_int Thold -2 1 41(_arch((ps 4652007308841189376)))))
		(_cnst(_int TClk -2 1 42(_arch((ps 4656519704561582080)))))
		(_cnst(_int \TClk/2\ -2 1 0(_int gms(_code 2))))
		(_prcs
			(ClockGen(_arch 0 1 51(_prcs(_wait_for)(_trgt(2)))))
			(Stimulus(_arch 1 1 62(_prcs(_wait_for)(_trgt(1)(3))(_sens(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
	)
	(_use(std(standard)))
	(_model . Driver 3 -1)
)
I 000051 55 2526          1762114955937 Estructura
(_unit VHDL(latch8 0 5(estructura 0 15))
	(_version vf5)
	(_time 1762114955938 2025.11.02 17:22:35)
	(_source(\../src/Tp3.vhd\))
	(_parameters tan)
	(_code 0a0b080c5a5c5a1c0b0c1255530c590c0b0d0e0c09)
	(_ent
		(_time 1757617207297)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 18(_ent (_in))))
				(_port(_int Clear -1 0 19(_ent (_in))))
				(_port(_int Clock -1 0 20(_ent (_in))))
				(_port(_int Data -1 0 21(_ent (_in))))
				(_port(_int Q -1 0 22(_ent (_out))))
				(_port(_int QBar -1 0 23(_ent (_out))))
			)
		)
	)
	(_inst F7 0 29(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(7)))
			((Q)(Q(7)))
			((QBar)(QBar(7)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F6 0 30(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(6)))
			((Q)(Q(6)))
			((QBar)(QBar(6)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F5 0 31(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(5)))
			((Q)(Q(5)))
			((QBar)(QBar(5)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F4 0 32(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(4)))
			((Q)(Q(4)))
			((QBar)(QBar(4)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F3 0 33(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(3)))
			((Q)(Q(3)))
			((QBar)(QBar(3)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F2 0 34(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(2)))
			((Q)(Q(2)))
			((QBar)(QBar(2)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F1 0 35(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(1)))
			((Q)(Q(1)))
			((QBar)(QBar(1)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F0 0 36(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(0)))
			((Q)(Q(0)))
			((QBar)(QBar(0)))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 7(_ent(_in))))
		(_port(_int Clk -1 0 8(_ent(_in))))
		(_port(_int Pre -1 0 9(_ent(_in))))
		(_port(_int Clr -1 0 10(_ent(_in))))
		(_port(_int Q 0 0 11(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 27(_array -1((_dto i 7 i 0)))))
		(_sig(_int QBar 1 0 27(_arch(_uni))))
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
)
I 000047 55 1425          1762114955943 Driver
(_unit VHDL(test_latch8 0 44(driver 0 47))
	(_version vf5)
	(_time 1762114955944 2025.11.02 17:22:35)
	(_source(\../src/Tp3.vhd\))
	(_parameters tan)
	(_code 0a0a5f0c5e5c5d1d0d0a4c50080c0b0d0e0c090c02)
	(_ent
		(_time 1757617207303)
	)
	(_comp
		(Latch8
			(_object
				(_port(_int D 0 0 50(_ent (_in))))
				(_port(_int Clk -1 0 51(_ent (_in))))
				(_port(_int Pre -1 0 52(_ent (_in))))
				(_port(_int Clr -1 0 53(_ent (_in))))
				(_port(_int Q 0 0 54(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 61(_comp Latch8)
		(_port
			((D)(D))
			((Clk)(Clk))
			((Pre)(Pre))
			((Clr)(Clr))
			((Q)(Q))
		)
		(_use(_ent . Latch8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 50(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 0 58(_array -1((_dto i 7 i 0)))))
		(_sig(_int D 1 0 58(_arch(_uni))))
		(_sig(_int Q 1 0 58(_arch(_uni))))
		(_sig(_int Clk -1 0 59(_arch(_uni((i 1))))))
		(_sig(_int Pre -1 0 59(_arch(_uni((i 1))))))
		(_sig(_int Clr -1 0 59(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 64(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 0 64(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 0 63(_prcs(_wait_for)(_trgt(0)(2)(3)(4))(_mon)(_read(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16777216 16842752)
		(1684107084 1767982624 6579564)
	)
	(_model . Driver 1 -1)
)
I 000049 55 694           1762114955977 ecuacion
(_unit VHDL(fulladder 0 4(ecuacion 0 5))
	(_version vf5)
	(_time 1762114955978 2025.11.02 17:22:35)
	(_source(\../src/Tp4.vhd\))
	(_parameters tan)
	(_code 39386e3d356e3e2f6a6d28636c3f3d3f3c3e3b3f3f)
	(_ent
		(_time 1760631855757)
	)
	(_object
		(_port(_int X -1 0 6(_ent(_in))))
		(_port(_int Y -1 0 6(_ent(_in))))
		(_port(_int Cin -1 0 6(_ent(_in))))
		(_port(_int Cout -1 0 7(_ent(_out))))
		(_port(_int Sum -1 0 7(_ent(_out))))
		(_prcs
			(line__7(_arch 0 0 7(_assignment(_trgt(4))(_sens(0)(1)(2)))))
			(line__8(_arch 1 0 8(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . ecuacion 2 -1)
)
I 000047 55 1536          1762114955987 driver
(_unit VHDL(test_sumador 0 15(driver 0 18))
	(_version vf5)
	(_time 1762114955988 2025.11.02 17:22:35)
	(_source(\../src/Tp4.vhd\))
	(_parameters tan)
	(_code 39396c3c356f6e2e3f3a7f626b3e3c3f6d3f383f3d)
	(_ent
		(_time 1760631980048)
	)
	(_comp
		(fulladder
			(_object
				(_port(_int X -1 0 20(_ent (_in))))
				(_port(_int Y -1 0 20(_ent (_in))))
				(_port(_int Cin -1 0 20(_ent (_in))))
				(_port(_int Cout -1 0 20(_ent (_out))))
				(_port(_int Sum -1 0 20(_ent (_out))))
			)
		)
	)
	(_inst uut 0 24(_comp fulladder)
		(_port
			((X)(X))
			((Y)(Y))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . fulladder)
		)
	)
	(_object
		(_sig(_int X -1 0 22(_arch(_uni))))
		(_sig(_int Y -1 0 22(_arch(_uni))))
		(_sig(_int Cin -1 0 22(_arch(_uni))))
		(_sig(_int Cout -1 0 22(_arch(_uni))))
		(_sig(_int Sum -1 0 22(_arch(_uni))))
		(_type(_int Entry 0 26(_record(X -1)(Y -1)(Cin -1)(Cout -1)(Sum -1))))
		(_type(_int Table 0 30(_array 0((_to i 0 i 7)))))
		(_cnst(_int Tabla 1 0 31(_prcs 0((((i 0))((i 0))((i 0))((i 0))((i 0)))(((i 0))((i 0))((i 1))((i 0))((i 1)))(((i 0))((i 1))((i 0))((i 0))((i 1)))(((i 0))((i 1))((i 1))((i 1))((i 0)))(((i 1))((i 0))((i 0))((i 0))((i 1)))(((i 1))((i 0))((i 1))((i 1))((i 0)))(((i 1))((i 1))((i 0))((i 1))((i 0)))(((i 1))((i 1))((i 1))((i 1))((i 1)))))))
		(_prcs
			(estimulo(_arch 0 0 25(_prcs(_trgt(0)(1)(2))(_mon)(_read(3)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . driver 1 -1)
)
I 000049 55 1300          1762114956026 Behavior
(_unit VHDL(shiftn 0 1(behavior 0 17))
	(_version vf5)
	(_time 1762114956027 2025.11.02 17:22:36)
	(_source(\../src/Tp6.vhd\))
	(_parameters tan)
	(_code 6767356768303a716331733d636064616f616e6161)
	(_ent
		(_time 1762105610433)
	)
	(_object
		(_port(_int CLK -1 0 3(_ent(_in)(_event))))
		(_port(_int CLR -1 0 4(_ent(_in))))
		(_port(_int LD -1 0 5(_ent(_in))))
		(_port(_int SH -1 0 6(_ent(_in))))
		(_port(_int DIR -1 0 7(_ent(_in))))
		(_type(_int ~BIT_VECTOR~12 0 8(_array -1((_uto i 0 i 2147483647)))))
		(_port(_int D 0 0 8(_ent(_in))))
		(_type(_int ~BIT_VECTOR~121 0 9(_array -1((_uto i 0 i 2147483647)))))
		(_port(_int Q 1 0 9(_ent(_out))))
		(_type(_int InBits 0 20(_scalar (_dto c 2 i 0))))
		(_type(_int OutBits 0 21(_scalar (_dto c 3 i 0))))
		(_type(_int ~BIT_VECTOR{Q'LENGTH-1~downto~0}~13 0 22(_array -1((_dto c 4 i 0)))))
		(_var(_int State 4 0 22(_prcs 1)))
		(_prcs
			(line__12(_ent 0 0 12(_assertion(_mon))))
			(Shifter(_arch 1 0 19(_prcs(_simple)(_trgt(6))(_sens(0)(1))(_read(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(1920233029 543253601 1869488196 1650811936 1702043749 1634541682 1629954163 1634231150 1970348071 1634476133 1818325792 543253609 81)
	)
	(_model . Behavior 5 -1)
)
I 000047 55 1572          1762114956038 Driver
(_unit VHDL(test_shiftn 0 47(driver 0 49))
	(_version vf5)
	(_time 1762114956039 2025.11.02 17:22:36)
	(_source(\../src/Tp6.vhd\))
	(_parameters tan)
	(_code 77772276752120607124312c25717f717e71717073)
	(_ent
		(_time 1762105610458)
	)
	(_comp
		(ShiftN
			(_object
				(_port(_int CLK -1 0 52(_ent (_in))))
				(_port(_int CLR -1 0 53(_ent (_in))))
				(_port(_int LD -1 0 54(_ent (_in))))
				(_port(_int SH -1 0 55(_ent (_in))))
				(_port(_int DIR -1 0 56(_ent (_in))))
				(_type(_int ~BIT_VECTOR~13 0 57(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int D 2 0 57(_ent (_in))))
				(_type(_int ~BIT_VECTOR~131 0 58(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int Q 3 0 58(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 67(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)(CLR))
			((LD)(LD))
			((SH)(SH))
			((DIR)(DIR))
			((D)(D))
			((Q)(Q))
		)
		(_use(_ent . ShiftN)
		)
	)
	(_object
		(_sig(_int CLK -1 0 62(_arch(_uni))))
		(_sig(_int CLR -1 0 62(_arch(_uni))))
		(_sig(_int LD -1 0 62(_arch(_uni))))
		(_sig(_int SH -1 0 62(_arch(_uni))))
		(_sig(_int DIR -1 0 62(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{1~to~4}~13 0 63(_array -1((_to i 1 i 4)))))
		(_sig(_int D 0 0 63(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{8~downto~1}~13 0 64(_array -1((_dto i 8 i 1)))))
		(_sig(_int Q 1 0 64(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 69(_prcs(_wait_for)(_trgt(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(65793)
	)
	(_model . Driver 1 -1)
)
I 000051 55 1865          1762114956082 Estructura
(_unit VHDL(adder8 0 1(estructura 0 5))
	(_version vf5)
	(_time 1762114956083 2025.11.02 17:22:36)
	(_source(\../src/Tp5.vhd\))
	(_parameters tan)
	(_code 9697c69994c1c680929984c9cf9097909290929093)
	(_ent
		(_time 1762105504299)
	)
	(_comp
		(fulladder
			(_object
				(_port(_int X -1 0 7(_ent (_in))))
				(_port(_int Y -1 0 7(_ent (_in))))
				(_port(_int Cin -1 0 7(_ent (_in))))
				(_port(_int Cout -1 0 7(_ent (_out))))
				(_port(_int Sum -1 0 7(_ent (_out))))
			)
		)
	)
	(_generate Stages 0 11(_for 2 )
		(_generate LowBit 0 13(_if 1)
			(_inst FA 0 15(_comp fulladder)
				(_port
					((X)(A(0)))
					((Y)(B(0)))
					((Cin)(Cin))
					((Cout)(C(0)))
					((Sum)(Sum(0)))
				)
				(_use(_ent . fulladder)
				)
			)
		)
		(_generate OtherBits 0 18(_if 2)
			(_inst FA 0 20(_comp fulladder)
				(_port
					((X)(A(_object 0)))
					((Y)(B(_object 0)))
					((Cin)(C(_index 3)))
					((Cout)(C(_object 0)))
					((Sum)(Sum(_object 0)))
				)
				(_use(_ent . fulladder)
				)
			)
		)
		(_object
			(_cnst(_int i 2 0 12(_arch)))
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 2(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 2(_ent(_in))))
		(_port(_int B 0 0 2(_ent(_in))))
		(_port(_int Cin -1 0 2(_ent(_in))))
		(_port(_int Cout -1 0 2(_ent(_out))))
		(_port(_int Sum 0 0 2(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 9(_array -1((_dto i 7 i 0)))))
		(_sig(_int C 1 0 9(_arch(_uni))))
		(_type(_int ~INTEGER~range~7~downto~0~13 0 12(_scalar (_dto i 7 i 0))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_alias((Cout)(C(7))))(_trgt(3))(_sens(5(7))))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Estructura 4 -1)
)
I 000047 55 1376          1762114956093 Driver
(_unit VHDL(test_adder8 0 30(driver 0 32))
	(_version vf5)
	(_time 1762114956094 2025.11.02 17:22:36)
	(_source(\../src/Tp5.vhd\))
	(_parameters tan)
	(_code a6a6f3f1a5f0f1b1a3aae0fcf6a0a2a0a2a0a3a1a4)
	(_ent
		(_time 1762105504320)
	)
	(_comp
		(Adder8
			(_object
				(_port(_int A 0 0 34(_ent (_in))))
				(_port(_int B 0 0 34(_ent (_in))))
				(_port(_int Cin -1 0 34(_ent (_in))))
				(_port(_int Cout -1 0 34(_ent (_out))))
				(_port(_int Sum 0 0 34(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 39(_comp Adder8)
		(_port
			((A)(A))
			((B)(B))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . Adder8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 34(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 0 36(_array -1((_dto i 7 i 0)))))
		(_sig(_int A 1 0 36(_arch(_uni))))
		(_sig(_int B 1 0 36(_arch(_uni))))
		(_sig(_int Sum 1 0 36(_arch(_uni))))
		(_sig(_int Cin -1 0 37(_arch(_uni((i 0))))))
		(_sig(_int Cout -1 0 37(_arch(_uni((i 0))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 41(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 0 41(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 0 40(_prcs(_wait_for)(_trgt(0)(1))(_read(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(0 0)
		(0 16777216)
	)
	(_model . Driver 1 -1)
)
I 000044 55 1158          1762114956135 FSM
(_unit VHDL(controller 0 1(fsm 0 8))
	(_version vf5)
	(_time 1762114956136 2025.11.02 17:22:36)
	(_source(\../src/Tp7.vhd\))
	(_parameters tan)
	(_code d5d487878682d4c2d2d2c78fd2d386d386d3d0d2d7)
	(_ent
		(_time 1762105724364)
	)
	(_object
		(_port(_int STB -1 0 3(_ent(_in))))
		(_port(_int CLK -1 0 3(_ent(_in)(_event))))
		(_port(_int LSB -1 0 3(_ent(_in))))
		(_port(_int Stop -1 0 3(_ent(_in))))
		(_port(_int Init -1 0 4(_ent(_out))))
		(_port(_int Shift -1 0 4(_ent(_out))))
		(_port(_int Add -1 0 4(_ent(_out))))
		(_port(_int Done -1 0 4(_ent(_out))))
		(_type(_int States 0 9(_enum1 InitS CheckS AddS ShiftS EndS (_to i 0 i 4))))
		(_sig(_int State 0 0 10(_arch(_uni((i 4))))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(4))(_sens(8)))))
			(line__15(_arch 1 0 15(_assignment(_trgt(6))(_sens(8)))))
			(line__16(_arch 2 0 16(_assignment(_trgt(5))(_sens(8)))))
			(line__17(_arch 3 0 17(_assignment(_trgt(7))(_sens(8)))))
			(StateMachine(_arch 4 0 20(_prcs(_trgt(8))(_sens(1)(0)(2)(3)(8))(_dssslsensitivity 1))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . FSM 5 -1)
)
I 000047 55 1744          1762114956147 Driver
(_unit VHDL(test_controller 0 53(driver 0 55))
	(_version vf5)
	(_time 1762114956148 2025.11.02 17:22:36)
	(_source(\../src/Tp7.vhd\))
	(_parameters tan)
	(_code e4e4b1b7e5b2b3f3e2e6a2beb6e2b2e2b1e3e0e3e6)
	(_ent
		(_time 1762105724375)
	)
	(_comp
		(Controller
			(_object
				(_port(_int STB -1 0 58(_ent (_in))))
				(_port(_int CLK -1 0 58(_ent (_in))))
				(_port(_int LSB -1 0 58(_ent (_in))))
				(_port(_int Stop -1 0 58(_ent (_in))))
				(_port(_int Init -1 0 59(_ent (_out))))
				(_port(_int Shift -1 0 59(_ent (_out))))
				(_port(_int Add -1 0 59(_ent (_out))))
				(_port(_int Done -1 0 59(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 67(_comp Controller)
		(_port
			((STB)(STB))
			((CLK)(CLK))
			((LSB)(LSB))
			((Stop)(Stop))
			((Init)(Init))
			((Shift)(Shift))
			((Add)(Add))
			((Done)(Done))
		)
		(_use(_ent . Controller)
		)
	)
	(_object
		(_sig(_int STB -1 0 63(_arch(_uni))))
		(_sig(_int LSB -1 0 63(_arch(_uni))))
		(_sig(_int Done -1 0 63(_arch(_uni))))
		(_sig(_int Init -1 0 63(_arch(_uni))))
		(_sig(_int Shift -1 0 63(_arch(_uni))))
		(_sig(_int Add -1 0 63(_arch(_uni))))
		(_sig(_int Stop -1 0 63(_arch(_uni))))
		(_sig(_int CLK -1 0 64(_arch(_uni((i 1)))(_event))))
		(_sig(_int ENA -1 0 64(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 73(_array -1((_dto i 7 i 0)))))
		(_var(_int Val 0 0 73(_prcs 2)))
		(_prcs
			(Clock(_arch 0 0 69(_assignment(_trgt(7))(_sens(7)(8)))))
			(Enable(_arch 1 0 70(_assignment(_trgt(8)))))
			(Stimulus(_arch 2 0 72(_prcs(_trgt(0)(1)(6))(_sens(7))(_read(2)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16843008 16777472)
	)
	(_model . Driver 3 -1)
)
I 000047 55 976           1762115005547 prueba
(_unit VHDL(simple 0 2(prueba 0 5))
	(_version vf5)
	(_time 1762115005548 2025.11.02 17:23:25)
	(_source(\../src/simple.vhd\))
	(_parameters tan)
	(_code d3d78281d984d3c4d2d1908987d4d0d5dad587d4d3)
	(_ent
		(_time 1756325127014)
	)
	(_object
		(_type(_int ~STRING~13 0 6(_array -1((_to i 1 i 11)))))
		(_cnst(_int mensaje 0 0 6(_arch(_string \"hola, mundo"\))))
		(_sig(_int canal -1 0 7(_arch(_uni((i 32))))))
		(_var(_int linea -2 0 10(_prcs 0)))
		(_var(_int dummy -3 0 11(_prcs 0)))
		(_prcs
			(p1(_arch 0 0 9(_prcs(_wait_for)(_trgt(0))(_mon))))
		)
		(_subprogram
			(_ext WRITE(1 21))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext std.TEXTIO.LINE(1 LINE)))
		(_type(_ext std.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext std.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext std.TEXTIO.TEXT(1 TEXT)))
		(_var(_ext std.TEXTIO.OUTPUT(1 OUTPUT)))
	)
	(_use(std(standard))(std(TEXTIO)))
	(_model . prueba 1 -1)
)
I 000053 55 1456          1762115005565 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 1 4))
	(_version vf5)
	(_time 1762115005566 2025.11.02 17:23:25)
	(_source(\../src/practica2.vhd\(\../src/Tp2.vhd\)))
	(_parameters tan)
	(_code e3e6b5b0e6b4b1f5e6b4f5b9b4e5e7e5e5e5e5e5e7)
	(_ent
		(_time 1756945109009)
	)
	(_object
		(_port(_int Preset -1 0 3(_ent(_in))))
		(_port(_int Clear -1 0 4(_ent(_in))))
		(_port(_int Clock -1 0 5(_ent(_in))))
		(_port(_int Data -1 0 6(_ent(_in))))
		(_port(_int Q -1 0 7(_ent(_out))))
		(_port(_int QBar -1 0 8(_ent(_out))))
		(_sig(_int A -1 1 6(_arch(_uni))))
		(_sig(_int B -1 1 6(_arch(_uni))))
		(_sig(_int C -1 1 6(_arch(_uni))))
		(_sig(_int D -1 1 6(_arch(_uni))))
		(_sig(_int Qint -1 1 7(_arch(_uni))))
		(_sig(_int QbarInt -1 1 7(_arch(_uni))))
		(_prcs
			(line__10(_arch 0 1 10(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__11(_arch 1 1 11(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__12(_arch 2 1 12(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__13(_arch 3 1 13(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__14(_arch 4 1 14(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__15(_arch 5 1 15(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__16(_arch 6 1 16(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__17(_arch 7 1 17(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000047 55 1572          1762115005571 Driver
(_unit VHDL(test_dff 0 35(driver 1 23))
	(_version vf5)
	(_time 1762115005572 2025.11.02 17:23:25)
	(_source(\../src/practica2.vhd\(\../src/Tp2.vhd\)))
	(_parameters tan)
	(_code f2f6a4a2f5a4a5e5f2a2b4a8a7f4f4f4f4f5f6f4f7)
	(_ent
		(_time 1757604784042)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 1 26(_ent (_in))))
				(_port(_int Clear -1 1 26(_ent (_in))))
				(_port(_int Clock -1 1 26(_ent (_in))))
				(_port(_int Data -1 1 26(_ent (_in))))
				(_port(_int Q -1 1 27(_ent (_out))))
				(_port(_int Qbar -1 1 27(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 45(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(QBar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 1 34(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 1 34(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 1 35(_arch(_uni))))
		(_sig(_int Data -1 1 35(_arch(_uni))))
		(_sig(_int Q -1 1 35(_arch(_uni))))
		(_sig(_int QBar -1 1 35(_arch(_uni))))
		(_cnst(_int Tsetup -2 1 40(_arch((ps 4652007308841189376)))))
		(_cnst(_int Thold -2 1 41(_arch((ps 4652007308841189376)))))
		(_cnst(_int TClk -2 1 42(_arch((ps 4656519704561582080)))))
		(_cnst(_int \TClk/2\ -2 1 0(_int gms(_code 2))))
		(_prcs
			(ClockGen(_arch 0 1 51(_prcs(_wait_for)(_trgt(2)))))
			(Stimulus(_arch 1 1 62(_prcs(_wait_for)(_trgt(1)(3))(_sens(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
	)
	(_use(std(standard)))
	(_model . Driver 3 -1)
)
I 000051 55 2526          1762115005586 Estructura
(_unit VHDL(latch8 0 5(estructura 0 15))
	(_version vf5)
	(_time 1762115005587 2025.11.02 17:23:25)
	(_source(\../src/Tp3.vhd\))
	(_parameters tan)
	(_code 020702040154521403041a5d5b0451040305060401)
	(_ent
		(_time 1757617207297)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 18(_ent (_in))))
				(_port(_int Clear -1 0 19(_ent (_in))))
				(_port(_int Clock -1 0 20(_ent (_in))))
				(_port(_int Data -1 0 21(_ent (_in))))
				(_port(_int Q -1 0 22(_ent (_out))))
				(_port(_int QBar -1 0 23(_ent (_out))))
			)
		)
	)
	(_inst F7 0 29(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(7)))
			((Q)(Q(7)))
			((QBar)(QBar(7)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F6 0 30(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(6)))
			((Q)(Q(6)))
			((QBar)(QBar(6)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F5 0 31(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(5)))
			((Q)(Q(5)))
			((QBar)(QBar(5)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F4 0 32(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(4)))
			((Q)(Q(4)))
			((QBar)(QBar(4)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F3 0 33(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(3)))
			((Q)(Q(3)))
			((QBar)(QBar(3)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F2 0 34(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(2)))
			((Q)(Q(2)))
			((QBar)(QBar(2)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F1 0 35(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(1)))
			((Q)(Q(1)))
			((QBar)(QBar(1)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F0 0 36(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(0)))
			((Q)(Q(0)))
			((QBar)(QBar(0)))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 7(_ent(_in))))
		(_port(_int Clk -1 0 8(_ent(_in))))
		(_port(_int Pre -1 0 9(_ent(_in))))
		(_port(_int Clr -1 0 10(_ent(_in))))
		(_port(_int Q 0 0 11(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 27(_array -1((_dto i 7 i 0)))))
		(_sig(_int QBar 1 0 27(_arch(_uni))))
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
)
I 000047 55 1425          1762115005592 Driver
(_unit VHDL(test_latch8 0 44(driver 0 47))
	(_version vf5)
	(_time 1762115005593 2025.11.02 17:23:25)
	(_source(\../src/Tp3.vhd\))
	(_parameters tan)
	(_code 02065504055455150502445800040305060401040a)
	(_ent
		(_time 1757617207303)
	)
	(_comp
		(Latch8
			(_object
				(_port(_int D 0 0 50(_ent (_in))))
				(_port(_int Clk -1 0 51(_ent (_in))))
				(_port(_int Pre -1 0 52(_ent (_in))))
				(_port(_int Clr -1 0 53(_ent (_in))))
				(_port(_int Q 0 0 54(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 61(_comp Latch8)
		(_port
			((D)(D))
			((Clk)(Clk))
			((Pre)(Pre))
			((Clr)(Clr))
			((Q)(Q))
		)
		(_use(_ent . Latch8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 50(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 0 58(_array -1((_dto i 7 i 0)))))
		(_sig(_int D 1 0 58(_arch(_uni))))
		(_sig(_int Q 1 0 58(_arch(_uni))))
		(_sig(_int Clk -1 0 59(_arch(_uni((i 1))))))
		(_sig(_int Pre -1 0 59(_arch(_uni((i 1))))))
		(_sig(_int Clr -1 0 59(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 64(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 0 64(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 0 63(_prcs(_wait_for)(_trgt(0)(2)(3)(4))(_mon)(_read(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16777216 16842752)
		(1684107084 1767982624 6579564)
	)
	(_model . Driver 1 -1)
)
I 000049 55 694           1762115005603 ecuacion
(_unit VHDL(fulladder 0 4(ecuacion 0 5))
	(_version vf5)
	(_time 1762115005604 2025.11.02 17:23:25)
	(_source(\../src/Tp4.vhd\))
	(_parameters tan)
	(_code 121747141545150441460348471416141715101414)
	(_ent
		(_time 1760631855757)
	)
	(_object
		(_port(_int X -1 0 6(_ent(_in))))
		(_port(_int Y -1 0 6(_ent(_in))))
		(_port(_int Cin -1 0 6(_ent(_in))))
		(_port(_int Cout -1 0 7(_ent(_out))))
		(_port(_int Sum -1 0 7(_ent(_out))))
		(_prcs
			(line__7(_arch 0 0 7(_assignment(_trgt(4))(_sens(0)(1)(2)))))
			(line__8(_arch 1 0 8(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . ecuacion 2 -1)
)
I 000047 55 1536          1762115005609 driver
(_unit VHDL(test_sumador 0 15(driver 0 18))
	(_version vf5)
	(_time 1762115005610 2025.11.02 17:23:25)
	(_source(\../src/Tp4.vhd\))
	(_parameters tan)
	(_code 121645151544450514115449401517144614131416)
	(_ent
		(_time 1760631980048)
	)
	(_comp
		(fulladder
			(_object
				(_port(_int X -1 0 20(_ent (_in))))
				(_port(_int Y -1 0 20(_ent (_in))))
				(_port(_int Cin -1 0 20(_ent (_in))))
				(_port(_int Cout -1 0 20(_ent (_out))))
				(_port(_int Sum -1 0 20(_ent (_out))))
			)
		)
	)
	(_inst uut 0 24(_comp fulladder)
		(_port
			((X)(X))
			((Y)(Y))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . fulladder)
		)
	)
	(_object
		(_sig(_int X -1 0 22(_arch(_uni))))
		(_sig(_int Y -1 0 22(_arch(_uni))))
		(_sig(_int Cin -1 0 22(_arch(_uni))))
		(_sig(_int Cout -1 0 22(_arch(_uni))))
		(_sig(_int Sum -1 0 22(_arch(_uni))))
		(_type(_int Entry 0 26(_record(X -1)(Y -1)(Cin -1)(Cout -1)(Sum -1))))
		(_type(_int Table 0 30(_array 0((_to i 0 i 7)))))
		(_cnst(_int Tabla 1 0 31(_prcs 0((((i 0))((i 0))((i 0))((i 0))((i 0)))(((i 0))((i 0))((i 1))((i 0))((i 1)))(((i 0))((i 1))((i 0))((i 0))((i 1)))(((i 0))((i 1))((i 1))((i 1))((i 0)))(((i 1))((i 0))((i 0))((i 0))((i 1)))(((i 1))((i 0))((i 1))((i 1))((i 0)))(((i 1))((i 1))((i 0))((i 1))((i 0)))(((i 1))((i 1))((i 1))((i 1))((i 1)))))))
		(_prcs
			(estimulo(_arch 0 0 25(_prcs(_trgt(0)(1)(2))(_mon)(_read(3)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . driver 1 -1)
)
I 000049 55 1300          1762115005632 Behavior
(_unit VHDL(shiftn 0 1(behavior 0 17))
	(_version vf5)
	(_time 1762115005633 2025.11.02 17:23:25)
	(_source(\../src/Tp6.vhd\))
	(_parameters tan)
	(_code 3135613438666c273567256b353632373937383737)
	(_ent
		(_time 1762105610433)
	)
	(_object
		(_port(_int CLK -1 0 3(_ent(_in)(_event))))
		(_port(_int CLR -1 0 4(_ent(_in))))
		(_port(_int LD -1 0 5(_ent(_in))))
		(_port(_int SH -1 0 6(_ent(_in))))
		(_port(_int DIR -1 0 7(_ent(_in))))
		(_type(_int ~BIT_VECTOR~12 0 8(_array -1((_uto i 0 i 2147483647)))))
		(_port(_int D 0 0 8(_ent(_in))))
		(_type(_int ~BIT_VECTOR~121 0 9(_array -1((_uto i 0 i 2147483647)))))
		(_port(_int Q 1 0 9(_ent(_out))))
		(_type(_int InBits 0 20(_scalar (_dto c 2 i 0))))
		(_type(_int OutBits 0 21(_scalar (_dto c 3 i 0))))
		(_type(_int ~BIT_VECTOR{Q'LENGTH-1~downto~0}~13 0 22(_array -1((_dto c 4 i 0)))))
		(_var(_int State 4 0 22(_prcs 1)))
		(_prcs
			(line__12(_ent 0 0 12(_assertion(_mon))))
			(Shifter(_arch 1 0 19(_prcs(_simple)(_trgt(6))(_sens(0)(1))(_read(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(1920233029 543253601 1869488196 1650811936 1702043749 1634541682 1629954163 1634231150 1970348071 1634476133 1818325792 543253609 81)
	)
	(_model . Behavior 5 -1)
)
I 000047 55 1572          1762115005644 Driver
(_unit VHDL(test_shiftn 0 47(driver 0 49))
	(_version vf5)
	(_time 1762115005645 2025.11.02 17:23:25)
	(_source(\../src/Tp6.vhd\))
	(_parameters tan)
	(_code 31356634356766263762776a633739373837373635)
	(_ent
		(_time 1762105610458)
	)
	(_comp
		(ShiftN
			(_object
				(_port(_int CLK -1 0 52(_ent (_in))))
				(_port(_int CLR -1 0 53(_ent (_in))))
				(_port(_int LD -1 0 54(_ent (_in))))
				(_port(_int SH -1 0 55(_ent (_in))))
				(_port(_int DIR -1 0 56(_ent (_in))))
				(_type(_int ~BIT_VECTOR~13 0 57(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int D 2 0 57(_ent (_in))))
				(_type(_int ~BIT_VECTOR~131 0 58(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int Q 3 0 58(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 67(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)(CLR))
			((LD)(LD))
			((SH)(SH))
			((DIR)(DIR))
			((D)(D))
			((Q)(Q))
		)
		(_use(_ent . ShiftN)
		)
	)
	(_object
		(_sig(_int CLK -1 0 62(_arch(_uni))))
		(_sig(_int CLR -1 0 62(_arch(_uni))))
		(_sig(_int LD -1 0 62(_arch(_uni))))
		(_sig(_int SH -1 0 62(_arch(_uni))))
		(_sig(_int DIR -1 0 62(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{1~to~4}~13 0 63(_array -1((_to i 1 i 4)))))
		(_sig(_int D 0 0 63(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{8~downto~1}~13 0 64(_array -1((_dto i 8 i 1)))))
		(_sig(_int Q 1 0 64(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 69(_prcs(_wait_for)(_trgt(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(65793)
	)
	(_model . Driver 1 -1)
)
I 000051 55 1865          1762115005664 Estructura
(_unit VHDL(adder8 0 1(estructura 0 5))
	(_version vf5)
	(_time 1762115005665 2025.11.02 17:23:25)
	(_source(\../src/Tp5.vhd\))
	(_parameters tan)
	(_code 5055025354070046545f420f095651565456545655)
	(_ent
		(_time 1762105504299)
	)
	(_comp
		(fulladder
			(_object
				(_port(_int X -1 0 7(_ent (_in))))
				(_port(_int Y -1 0 7(_ent (_in))))
				(_port(_int Cin -1 0 7(_ent (_in))))
				(_port(_int Cout -1 0 7(_ent (_out))))
				(_port(_int Sum -1 0 7(_ent (_out))))
			)
		)
	)
	(_generate Stages 0 11(_for 2 )
		(_generate LowBit 0 13(_if 1)
			(_inst FA 0 15(_comp fulladder)
				(_port
					((X)(A(0)))
					((Y)(B(0)))
					((Cin)(Cin))
					((Cout)(C(0)))
					((Sum)(Sum(0)))
				)
				(_use(_ent . fulladder)
				)
			)
		)
		(_generate OtherBits 0 18(_if 2)
			(_inst FA 0 20(_comp fulladder)
				(_port
					((X)(A(_object 0)))
					((Y)(B(_object 0)))
					((Cin)(C(_index 3)))
					((Cout)(C(_object 0)))
					((Sum)(Sum(_object 0)))
				)
				(_use(_ent . fulladder)
				)
			)
		)
		(_object
			(_cnst(_int i 2 0 12(_arch)))
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 2(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 2(_ent(_in))))
		(_port(_int B 0 0 2(_ent(_in))))
		(_port(_int Cin -1 0 2(_ent(_in))))
		(_port(_int Cout -1 0 2(_ent(_out))))
		(_port(_int Sum 0 0 2(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 9(_array -1((_dto i 7 i 0)))))
		(_sig(_int C 1 0 9(_arch(_uni))))
		(_type(_int ~INTEGER~range~7~downto~0~13 0 12(_scalar (_dto i 7 i 0))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_alias((Cout)(C(7))))(_trgt(3))(_sens(5(7))))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Estructura 4 -1)
)
I 000047 55 1376          1762115005670 Driver
(_unit VHDL(test_adder8 0 30(driver 0 32))
	(_version vf5)
	(_time 1762115005671 2025.11.02 17:23:25)
	(_source(\../src/Tp5.vhd\))
	(_parameters tan)
	(_code 5054075355060747555c160a005654565456555752)
	(_ent
		(_time 1762105504320)
	)
	(_comp
		(Adder8
			(_object
				(_port(_int A 0 0 34(_ent (_in))))
				(_port(_int B 0 0 34(_ent (_in))))
				(_port(_int Cin -1 0 34(_ent (_in))))
				(_port(_int Cout -1 0 34(_ent (_out))))
				(_port(_int Sum 0 0 34(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 39(_comp Adder8)
		(_port
			((A)(A))
			((B)(B))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . Adder8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 34(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 0 36(_array -1((_dto i 7 i 0)))))
		(_sig(_int A 1 0 36(_arch(_uni))))
		(_sig(_int B 1 0 36(_arch(_uni))))
		(_sig(_int Sum 1 0 36(_arch(_uni))))
		(_sig(_int Cin -1 0 37(_arch(_uni((i 0))))))
		(_sig(_int Cout -1 0 37(_arch(_uni((i 0))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 41(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 0 41(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 0 40(_prcs(_wait_for)(_trgt(0)(1))(_read(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(0 0)
		(0 16777216)
	)
	(_model . Driver 1 -1)
)
I 000044 55 1158          1762115005684 FSM
(_unit VHDL(controller 0 1(fsm 0 8))
	(_version vf5)
	(_time 1762115005685 2025.11.02 17:23:25)
	(_source(\../src/Tp7.vhd\))
	(_parameters tan)
	(_code 60653060363761776767723a676633663366656762)
	(_ent
		(_time 1762105724364)
	)
	(_object
		(_port(_int STB -1 0 3(_ent(_in))))
		(_port(_int CLK -1 0 3(_ent(_in)(_event))))
		(_port(_int LSB -1 0 3(_ent(_in))))
		(_port(_int Stop -1 0 3(_ent(_in))))
		(_port(_int Init -1 0 4(_ent(_out))))
		(_port(_int Shift -1 0 4(_ent(_out))))
		(_port(_int Add -1 0 4(_ent(_out))))
		(_port(_int Done -1 0 4(_ent(_out))))
		(_type(_int States 0 9(_enum1 InitS CheckS AddS ShiftS EndS (_to i 0 i 4))))
		(_sig(_int State 0 0 10(_arch(_uni((i 4))))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(4))(_sens(8)))))
			(line__15(_arch 1 0 15(_assignment(_trgt(6))(_sens(8)))))
			(line__16(_arch 2 0 16(_assignment(_trgt(5))(_sens(8)))))
			(line__17(_arch 3 0 17(_assignment(_trgt(7))(_sens(8)))))
			(StateMachine(_arch 4 0 20(_prcs(_trgt(8))(_sens(1)(0)(2)(3)(8))(_dssslsensitivity 1))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . FSM 5 -1)
)
I 000047 55 1744          1762115005695 Driver
(_unit VHDL(test_controller 0 53(driver 0 55))
	(_version vf5)
	(_time 1762115005696 2025.11.02 17:23:25)
	(_source(\../src/Tp7.vhd\))
	(_parameters tan)
	(_code 6f6b386f3c393878696d29353d6939693a686b686d)
	(_ent
		(_time 1762105724375)
	)
	(_comp
		(Controller
			(_object
				(_port(_int STB -1 0 58(_ent (_in))))
				(_port(_int CLK -1 0 58(_ent (_in))))
				(_port(_int LSB -1 0 58(_ent (_in))))
				(_port(_int Stop -1 0 58(_ent (_in))))
				(_port(_int Init -1 0 59(_ent (_out))))
				(_port(_int Shift -1 0 59(_ent (_out))))
				(_port(_int Add -1 0 59(_ent (_out))))
				(_port(_int Done -1 0 59(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 67(_comp Controller)
		(_port
			((STB)(STB))
			((CLK)(CLK))
			((LSB)(LSB))
			((Stop)(Stop))
			((Init)(Init))
			((Shift)(Shift))
			((Add)(Add))
			((Done)(Done))
		)
		(_use(_ent . Controller)
		)
	)
	(_object
		(_sig(_int STB -1 0 63(_arch(_uni))))
		(_sig(_int LSB -1 0 63(_arch(_uni))))
		(_sig(_int Done -1 0 63(_arch(_uni))))
		(_sig(_int Init -1 0 63(_arch(_uni))))
		(_sig(_int Shift -1 0 63(_arch(_uni))))
		(_sig(_int Add -1 0 63(_arch(_uni))))
		(_sig(_int Stop -1 0 63(_arch(_uni))))
		(_sig(_int CLK -1 0 64(_arch(_uni((i 1)))(_event))))
		(_sig(_int ENA -1 0 64(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 73(_array -1((_dto i 7 i 0)))))
		(_var(_int Val 0 0 73(_prcs 2)))
		(_prcs
			(Clock(_arch 0 0 69(_assignment(_trgt(7))(_sens(7)(8)))))
			(Enable(_arch 1 0 70(_assignment(_trgt(8)))))
			(Stimulus(_arch 2 0 72(_prcs(_trgt(0)(1)(6))(_sens(7))(_read(2)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16843008 16777472)
	)
	(_model . Driver 3 -1)
)
I 000047 55 976           1762115038108 prueba
(_unit VHDL(simple 0 2(prueba 0 5))
	(_version vf5)
	(_time 1762115038109 2025.11.02 17:23:58)
	(_source(\../src/simple.vhd\))
	(_parameters tan)
	(_code 06535700095106110704455c520105000f00520106)
	(_ent
		(_time 1756325127014)
	)
	(_object
		(_type(_int ~STRING~13 0 6(_array -1((_to i 1 i 11)))))
		(_cnst(_int mensaje 0 0 6(_arch(_string \"hola, mundo"\))))
		(_sig(_int canal -1 0 7(_arch(_uni((i 32))))))
		(_var(_int linea -2 0 10(_prcs 0)))
		(_var(_int dummy -3 0 11(_prcs 0)))
		(_prcs
			(p1(_arch 0 0 9(_prcs(_wait_for)(_trgt(0))(_mon))))
		)
		(_subprogram
			(_ext WRITE(1 21))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext std.TEXTIO.LINE(1 LINE)))
		(_type(_ext std.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext std.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext std.TEXTIO.TEXT(1 TEXT)))
		(_var(_ext std.TEXTIO.OUTPUT(1 OUTPUT)))
	)
	(_use(std(standard))(std(TEXTIO)))
	(_model . prueba 1 -1)
)
I 000053 55 1456          1762115038126 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 1 4))
	(_version vf5)
	(_time 1762115038127 2025.11.02 17:23:58)
	(_source(\../src/practica2.vhd\(\../src/Tp2.vhd\)))
	(_parameters tan)
	(_code 15414312164247031042034f421311131313131311)
	(_ent
		(_time 1756945109009)
	)
	(_object
		(_port(_int Preset -1 0 3(_ent(_in))))
		(_port(_int Clear -1 0 4(_ent(_in))))
		(_port(_int Clock -1 0 5(_ent(_in))))
		(_port(_int Data -1 0 6(_ent(_in))))
		(_port(_int Q -1 0 7(_ent(_out))))
		(_port(_int QBar -1 0 8(_ent(_out))))
		(_sig(_int A -1 1 6(_arch(_uni))))
		(_sig(_int B -1 1 6(_arch(_uni))))
		(_sig(_int C -1 1 6(_arch(_uni))))
		(_sig(_int D -1 1 6(_arch(_uni))))
		(_sig(_int Qint -1 1 7(_arch(_uni))))
		(_sig(_int QbarInt -1 1 7(_arch(_uni))))
		(_prcs
			(line__10(_arch 0 1 10(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__11(_arch 1 1 11(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__12(_arch 2 1 12(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__13(_arch 3 1 13(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__14(_arch 4 1 14(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__15(_arch 5 1 15(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__16(_arch 6 1 16(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__17(_arch 7 1 17(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000047 55 1572          1762115038132 Driver
(_unit VHDL(test_dff 0 35(driver 1 23))
	(_version vf5)
	(_time 1762115038133 2025.11.02 17:23:58)
	(_source(\../src/practica2.vhd\(\../src/Tp2.vhd\)))
	(_parameters tan)
	(_code 15404312154342021545534f401313131312111310)
	(_ent
		(_time 1757604784042)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 1 26(_ent (_in))))
				(_port(_int Clear -1 1 26(_ent (_in))))
				(_port(_int Clock -1 1 26(_ent (_in))))
				(_port(_int Data -1 1 26(_ent (_in))))
				(_port(_int Q -1 1 27(_ent (_out))))
				(_port(_int Qbar -1 1 27(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 45(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(QBar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 1 34(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 1 34(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 1 35(_arch(_uni))))
		(_sig(_int Data -1 1 35(_arch(_uni))))
		(_sig(_int Q -1 1 35(_arch(_uni))))
		(_sig(_int QBar -1 1 35(_arch(_uni))))
		(_cnst(_int Tsetup -2 1 40(_arch((ps 4652007308841189376)))))
		(_cnst(_int Thold -2 1 41(_arch((ps 4652007308841189376)))))
		(_cnst(_int TClk -2 1 42(_arch((ps 4656519704561582080)))))
		(_cnst(_int \TClk/2\ -2 1 0(_int gms(_code 2))))
		(_prcs
			(ClockGen(_arch 0 1 51(_prcs(_wait_for)(_trgt(2)))))
			(Stimulus(_arch 1 1 62(_prcs(_wait_for)(_trgt(1)(3))(_sens(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
	)
	(_use(std(standard)))
	(_model . Driver 3 -1)
)
I 000051 55 2526          1762115038150 Estructura
(_unit VHDL(latch8 0 5(estructura 0 15))
	(_version vf5)
	(_time 1762115038151 2025.11.02 17:23:58)
	(_source(\../src/Tp3.vhd\))
	(_parameters tan)
	(_code 346035313162642235322c6b6d3267323533303237)
	(_ent
		(_time 1757617207297)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 18(_ent (_in))))
				(_port(_int Clear -1 0 19(_ent (_in))))
				(_port(_int Clock -1 0 20(_ent (_in))))
				(_port(_int Data -1 0 21(_ent (_in))))
				(_port(_int Q -1 0 22(_ent (_out))))
				(_port(_int QBar -1 0 23(_ent (_out))))
			)
		)
	)
	(_inst F7 0 29(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(7)))
			((Q)(Q(7)))
			((QBar)(QBar(7)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F6 0 30(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(6)))
			((Q)(Q(6)))
			((QBar)(QBar(6)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F5 0 31(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(5)))
			((Q)(Q(5)))
			((QBar)(QBar(5)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F4 0 32(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(4)))
			((Q)(Q(4)))
			((QBar)(QBar(4)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F3 0 33(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(3)))
			((Q)(Q(3)))
			((QBar)(QBar(3)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F2 0 34(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(2)))
			((Q)(Q(2)))
			((QBar)(QBar(2)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F1 0 35(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(1)))
			((Q)(Q(1)))
			((QBar)(QBar(1)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F0 0 36(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(0)))
			((Q)(Q(0)))
			((QBar)(QBar(0)))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 7(_ent(_in))))
		(_port(_int Clk -1 0 8(_ent(_in))))
		(_port(_int Pre -1 0 9(_ent(_in))))
		(_port(_int Clr -1 0 10(_ent(_in))))
		(_port(_int Q 0 0 11(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 27(_array -1((_dto i 7 i 0)))))
		(_sig(_int QBar 1 0 27(_arch(_uni))))
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
)
I 000047 55 1425          1762115038156 Driver
(_unit VHDL(test_latch8 0 44(driver 0 47))
	(_version vf5)
	(_time 1762115038157 2025.11.02 17:23:58)
	(_source(\../src/Tp3.vhd\))
	(_parameters tan)
	(_code 34616231356263233334726e36323533303237323c)
	(_ent
		(_time 1757617207303)
	)
	(_comp
		(Latch8
			(_object
				(_port(_int D 0 0 50(_ent (_in))))
				(_port(_int Clk -1 0 51(_ent (_in))))
				(_port(_int Pre -1 0 52(_ent (_in))))
				(_port(_int Clr -1 0 53(_ent (_in))))
				(_port(_int Q 0 0 54(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 61(_comp Latch8)
		(_port
			((D)(D))
			((Clk)(Clk))
			((Pre)(Pre))
			((Clr)(Clr))
			((Q)(Q))
		)
		(_use(_ent . Latch8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 50(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 0 58(_array -1((_dto i 7 i 0)))))
		(_sig(_int D 1 0 58(_arch(_uni))))
		(_sig(_int Q 1 0 58(_arch(_uni))))
		(_sig(_int Clk -1 0 59(_arch(_uni((i 1))))))
		(_sig(_int Pre -1 0 59(_arch(_uni((i 1))))))
		(_sig(_int Clr -1 0 59(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 64(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 0 64(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 0 63(_prcs(_wait_for)(_trgt(0)(2)(3)(4))(_mon)(_read(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16777216 16842752)
		(1684107084 1767982624 6579564)
	)
	(_model . Driver 1 -1)
)
I 000049 55 694           1762115038168 ecuacion
(_unit VHDL(fulladder 0 4(ecuacion 0 5))
	(_version vf5)
	(_time 1762115038169 2025.11.02 17:23:58)
	(_source(\../src/Tp4.vhd\))
	(_parameters tan)
	(_code 44101047451343521710551e114240424143464242)
	(_ent
		(_time 1760631855757)
	)
	(_object
		(_port(_int X -1 0 6(_ent(_in))))
		(_port(_int Y -1 0 6(_ent(_in))))
		(_port(_int Cin -1 0 6(_ent(_in))))
		(_port(_int Cout -1 0 7(_ent(_out))))
		(_port(_int Sum -1 0 7(_ent(_out))))
		(_prcs
			(line__7(_arch 0 0 7(_assignment(_trgt(4))(_sens(0)(1)(2)))))
			(line__8(_arch 1 0 8(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . ecuacion 2 -1)
)
I 000047 55 1536          1762115038174 driver
(_unit VHDL(test_sumador 0 15(driver 0 18))
	(_version vf5)
	(_time 1762115038175 2025.11.02 17:23:58)
	(_source(\../src/Tp4.vhd\))
	(_parameters tan)
	(_code 44111246451213534247021f164341421042454240)
	(_ent
		(_time 1760631980048)
	)
	(_comp
		(fulladder
			(_object
				(_port(_int X -1 0 20(_ent (_in))))
				(_port(_int Y -1 0 20(_ent (_in))))
				(_port(_int Cin -1 0 20(_ent (_in))))
				(_port(_int Cout -1 0 20(_ent (_out))))
				(_port(_int Sum -1 0 20(_ent (_out))))
			)
		)
	)
	(_inst uut 0 24(_comp fulladder)
		(_port
			((X)(X))
			((Y)(Y))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . fulladder)
		)
	)
	(_object
		(_sig(_int X -1 0 22(_arch(_uni))))
		(_sig(_int Y -1 0 22(_arch(_uni))))
		(_sig(_int Cin -1 0 22(_arch(_uni))))
		(_sig(_int Cout -1 0 22(_arch(_uni))))
		(_sig(_int Sum -1 0 22(_arch(_uni))))
		(_type(_int Entry 0 26(_record(X -1)(Y -1)(Cin -1)(Cout -1)(Sum -1))))
		(_type(_int Table 0 30(_array 0((_to i 0 i 7)))))
		(_cnst(_int Tabla 1 0 31(_prcs 0((((i 0))((i 0))((i 0))((i 0))((i 0)))(((i 0))((i 0))((i 1))((i 0))((i 1)))(((i 0))((i 1))((i 0))((i 0))((i 1)))(((i 0))((i 1))((i 1))((i 1))((i 0)))(((i 1))((i 0))((i 0))((i 0))((i 1)))(((i 1))((i 0))((i 1))((i 1))((i 0)))(((i 1))((i 1))((i 0))((i 1))((i 0)))(((i 1))((i 1))((i 1))((i 1))((i 1)))))))
		(_prcs
			(estimulo(_arch 0 0 25(_prcs(_trgt(0)(1)(2))(_mon)(_read(3)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . driver 1 -1)
)
I 000049 55 1300          1762115038199 Behavior
(_unit VHDL(shiftn 0 1(behavior 0 17))
	(_version vf5)
	(_time 1762115038200 2025.11.02 17:23:58)
	(_source(\../src/Tp6.vhd\))
	(_parameters tan)
	(_code 6336326368343e7567357739676460656b656a6565)
	(_ent
		(_time 1762105610433)
	)
	(_object
		(_port(_int CLK -1 0 3(_ent(_in)(_event))))
		(_port(_int CLR -1 0 4(_ent(_in))))
		(_port(_int LD -1 0 5(_ent(_in))))
		(_port(_int SH -1 0 6(_ent(_in))))
		(_port(_int DIR -1 0 7(_ent(_in))))
		(_type(_int ~BIT_VECTOR~12 0 8(_array -1((_uto i 0 i 2147483647)))))
		(_port(_int D 0 0 8(_ent(_in))))
		(_type(_int ~BIT_VECTOR~121 0 9(_array -1((_uto i 0 i 2147483647)))))
		(_port(_int Q 1 0 9(_ent(_out))))
		(_type(_int InBits 0 20(_scalar (_dto c 2 i 0))))
		(_type(_int OutBits 0 21(_scalar (_dto c 3 i 0))))
		(_type(_int ~BIT_VECTOR{Q'LENGTH-1~downto~0}~13 0 22(_array -1((_dto c 4 i 0)))))
		(_var(_int State 4 0 22(_prcs 1)))
		(_prcs
			(line__12(_ent 0 0 12(_assertion(_mon))))
			(Shifter(_arch 1 0 19(_prcs(_simple)(_trgt(6))(_sens(0)(1))(_read(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(1920233029 543253601 1869488196 1650811936 1702043749 1634541682 1629954163 1634231150 1970348071 1634476133 1818325792 543253609 81)
	)
	(_model . Behavior 5 -1)
)
I 000047 55 1572          1762115038212 Driver
(_unit VHDL(test_shiftn 0 47(driver 0 49))
	(_version vf5)
	(_time 1762115038213 2025.11.02 17:23:58)
	(_source(\../src/Tp6.vhd\))
	(_parameters tan)
	(_code 73262572752524647520352821757b757a75757477)
	(_ent
		(_time 1762105610458)
	)
	(_comp
		(ShiftN
			(_object
				(_port(_int CLK -1 0 52(_ent (_in))))
				(_port(_int CLR -1 0 53(_ent (_in))))
				(_port(_int LD -1 0 54(_ent (_in))))
				(_port(_int SH -1 0 55(_ent (_in))))
				(_port(_int DIR -1 0 56(_ent (_in))))
				(_type(_int ~BIT_VECTOR~13 0 57(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int D 2 0 57(_ent (_in))))
				(_type(_int ~BIT_VECTOR~131 0 58(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int Q 3 0 58(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 67(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)(CLR))
			((LD)(LD))
			((SH)(SH))
			((DIR)(DIR))
			((D)(D))
			((Q)(Q))
		)
		(_use(_ent . ShiftN)
		)
	)
	(_object
		(_sig(_int CLK -1 0 62(_arch(_uni))))
		(_sig(_int CLR -1 0 62(_arch(_uni))))
		(_sig(_int LD -1 0 62(_arch(_uni))))
		(_sig(_int SH -1 0 62(_arch(_uni))))
		(_sig(_int DIR -1 0 62(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{1~to~4}~13 0 63(_array -1((_to i 1 i 4)))))
		(_sig(_int D 0 0 63(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{8~downto~1}~13 0 64(_array -1((_dto i 8 i 1)))))
		(_sig(_int Q 1 0 64(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 69(_prcs(_wait_for)(_trgt(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(65793)
	)
	(_model . Driver 1 -1)
)
I 000051 55 1865          1762115038236 Estructura
(_unit VHDL(adder8 0 1(estructura 0 5))
	(_version vf5)
	(_time 1762115038237 2025.11.02 17:23:58)
	(_source(\../src/Tp5.vhd\))
	(_parameters tan)
	(_code 83d7d08d84d4d395878c91dcda8582858785878586)
	(_ent
		(_time 1762105504299)
	)
	(_comp
		(fulladder
			(_object
				(_port(_int X -1 0 7(_ent (_in))))
				(_port(_int Y -1 0 7(_ent (_in))))
				(_port(_int Cin -1 0 7(_ent (_in))))
				(_port(_int Cout -1 0 7(_ent (_out))))
				(_port(_int Sum -1 0 7(_ent (_out))))
			)
		)
	)
	(_generate Stages 0 11(_for 2 )
		(_generate LowBit 0 13(_if 1)
			(_inst FA 0 15(_comp fulladder)
				(_port
					((X)(A(0)))
					((Y)(B(0)))
					((Cin)(Cin))
					((Cout)(C(0)))
					((Sum)(Sum(0)))
				)
				(_use(_ent . fulladder)
				)
			)
		)
		(_generate OtherBits 0 18(_if 2)
			(_inst FA 0 20(_comp fulladder)
				(_port
					((X)(A(_object 0)))
					((Y)(B(_object 0)))
					((Cin)(C(_index 3)))
					((Cout)(C(_object 0)))
					((Sum)(Sum(_object 0)))
				)
				(_use(_ent . fulladder)
				)
			)
		)
		(_object
			(_cnst(_int i 2 0 12(_arch)))
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 2(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 2(_ent(_in))))
		(_port(_int B 0 0 2(_ent(_in))))
		(_port(_int Cin -1 0 2(_ent(_in))))
		(_port(_int Cout -1 0 2(_ent(_out))))
		(_port(_int Sum 0 0 2(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 9(_array -1((_dto i 7 i 0)))))
		(_sig(_int C 1 0 9(_arch(_uni))))
		(_type(_int ~INTEGER~range~7~downto~0~13 0 12(_scalar (_dto i 7 i 0))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_alias((Cout)(C(7))))(_trgt(3))(_sens(5(7))))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Estructura 4 -1)
)
I 000047 55 1376          1762115038242 Driver
(_unit VHDL(test_adder8 0 30(driver 0 32))
	(_version vf5)
	(_time 1762115038243 2025.11.02 17:23:58)
	(_source(\../src/Tp5.vhd\))
	(_parameters tan)
	(_code 92c7c49d95c4c585979ed4c8c29496949694979590)
	(_ent
		(_time 1762105504320)
	)
	(_comp
		(Adder8
			(_object
				(_port(_int A 0 0 34(_ent (_in))))
				(_port(_int B 0 0 34(_ent (_in))))
				(_port(_int Cin -1 0 34(_ent (_in))))
				(_port(_int Cout -1 0 34(_ent (_out))))
				(_port(_int Sum 0 0 34(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 39(_comp Adder8)
		(_port
			((A)(A))
			((B)(B))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . Adder8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 34(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 0 36(_array -1((_dto i 7 i 0)))))
		(_sig(_int A 1 0 36(_arch(_uni))))
		(_sig(_int B 1 0 36(_arch(_uni))))
		(_sig(_int Sum 1 0 36(_arch(_uni))))
		(_sig(_int Cin -1 0 37(_arch(_uni((i 0))))))
		(_sig(_int Cout -1 0 37(_arch(_uni((i 0))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 41(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 0 41(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 0 40(_prcs(_wait_for)(_trgt(0)(1))(_read(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(0 0)
		(0 16777216)
	)
	(_model . Driver 1 -1)
)
I 000044 55 1158          1762115038260 FSM
(_unit VHDL(controller 0 1(fsm 0 8))
	(_version vf5)
	(_time 1762115038261 2025.11.02 17:23:58)
	(_source(\../src/Tp7.vhd\))
	(_parameters tan)
	(_code a2f6f3f5f6f5a3b5a5a5b0f8a5a4f1a4f1a4a7a5a0)
	(_ent
		(_time 1762105724364)
	)
	(_object
		(_port(_int STB -1 0 3(_ent(_in))))
		(_port(_int CLK -1 0 3(_ent(_in)(_event))))
		(_port(_int LSB -1 0 3(_ent(_in))))
		(_port(_int Stop -1 0 3(_ent(_in))))
		(_port(_int Init -1 0 4(_ent(_out))))
		(_port(_int Shift -1 0 4(_ent(_out))))
		(_port(_int Add -1 0 4(_ent(_out))))
		(_port(_int Done -1 0 4(_ent(_out))))
		(_type(_int States 0 9(_enum1 InitS CheckS AddS ShiftS EndS (_to i 0 i 4))))
		(_sig(_int State 0 0 10(_arch(_uni((i 4))))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(4))(_sens(8)))))
			(line__15(_arch 1 0 15(_assignment(_trgt(6))(_sens(8)))))
			(line__16(_arch 2 0 16(_assignment(_trgt(5))(_sens(8)))))
			(line__17(_arch 3 0 17(_assignment(_trgt(7))(_sens(8)))))
			(StateMachine(_arch 4 0 20(_prcs(_trgt(8))(_sens(1)(0)(2)(3)(8))(_dssslsensitivity 1))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . FSM 5 -1)
)
I 000047 55 1744          1762115038271 Driver
(_unit VHDL(test_controller 0 53(driver 0 55))
	(_version vf5)
	(_time 1762115038272 2025.11.02 17:23:58)
	(_source(\../src/Tp7.vhd\))
	(_parameters tan)
	(_code b1e4e7e5b5e7e6a6b7b3f7ebe3b7e7b7e4b6b5b6b3)
	(_ent
		(_time 1762105724375)
	)
	(_comp
		(Controller
			(_object
				(_port(_int STB -1 0 58(_ent (_in))))
				(_port(_int CLK -1 0 58(_ent (_in))))
				(_port(_int LSB -1 0 58(_ent (_in))))
				(_port(_int Stop -1 0 58(_ent (_in))))
				(_port(_int Init -1 0 59(_ent (_out))))
				(_port(_int Shift -1 0 59(_ent (_out))))
				(_port(_int Add -1 0 59(_ent (_out))))
				(_port(_int Done -1 0 59(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 67(_comp Controller)
		(_port
			((STB)(STB))
			((CLK)(CLK))
			((LSB)(LSB))
			((Stop)(Stop))
			((Init)(Init))
			((Shift)(Shift))
			((Add)(Add))
			((Done)(Done))
		)
		(_use(_ent . Controller)
		)
	)
	(_object
		(_sig(_int STB -1 0 63(_arch(_uni))))
		(_sig(_int LSB -1 0 63(_arch(_uni))))
		(_sig(_int Done -1 0 63(_arch(_uni))))
		(_sig(_int Init -1 0 63(_arch(_uni))))
		(_sig(_int Shift -1 0 63(_arch(_uni))))
		(_sig(_int Add -1 0 63(_arch(_uni))))
		(_sig(_int Stop -1 0 63(_arch(_uni))))
		(_sig(_int CLK -1 0 64(_arch(_uni((i 1)))(_event))))
		(_sig(_int ENA -1 0 64(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 73(_array -1((_dto i 7 i 0)))))
		(_var(_int Val 0 0 73(_prcs 2)))
		(_prcs
			(Clock(_arch 0 0 69(_assignment(_trgt(7))(_sens(7)(8)))))
			(Enable(_arch 1 0 70(_assignment(_trgt(8)))))
			(Stimulus(_arch 2 0 72(_prcs(_trgt(0)(1)(6))(_sens(7))(_read(2)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16843008 16777472)
	)
	(_model . Driver 3 -1)
)
I 000050 55 4160          1762115038292 funcional
(_unit VHDL(multiplicador 0 1(funcional 0 10))
	(_version vf5)
	(_time 1762115038293 2025.11.02 17:23:58)
	(_source(\../src/Tp9.vhd\))
	(_parameters tan)
	(_code c195c795c596c6d6c1c3d89a90c792c7c8c7c2c7c0)
	(_ent
		(_time 1762114956184)
	)
	(_comp
		(Controller
			(_object
				(_port(_int STB -1 0 26(_ent (_in))))
				(_port(_int CLK -1 0 26(_ent (_in))))
				(_port(_int LSB -1 0 26(_ent (_in))))
				(_port(_int Stop -1 0 26(_ent (_in))))
				(_port(_int Init -1 0 27(_ent (_out))))
				(_port(_int Shift -1 0 27(_ent (_out))))
				(_port(_int Add -1 0 27(_ent (_out))))
				(_port(_int Done -1 0 27(_ent (_out))))
			)
		)
		(ShiftN
			(_object
				(_port(_int CLK -1 0 14(_ent (_in))))
				(_port(_int CLR -1 0 15(_ent (_in))))
				(_port(_int LD -1 0 16(_ent (_in))))
				(_port(_int SH -1 0 17(_ent (_in))))
				(_port(_int DIR -1 0 18(_ent (_in))))
				(_type(_int ~BIT_VECTOR~13 0 19(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int D 4 0 19(_ent (_in))))
				(_type(_int ~BIT_VECTOR~131 0 20(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int Q 5 0 20(_ent (_out))))
			)
		)
		(Adder8
			(_object
				(_port(_int A 2 0 32(_ent (_in))))
				(_port(_int B 2 0 32(_ent (_in))))
				(_port(_int Cin -1 0 33(_ent (_in))))
				(_port(_int Cout -1 0 34(_ent (_out))))
				(_port(_int Sum 2 0 35(_ent (_out))))
			)
		)
	)
	(_inst FSM 0 53(_comp Controller)
		(_port
			((STB)(STB))
			((CLK)(Clk))
			((LSB)(LSB))
			((Stop)(Stop))
			((Init)(Init))
			((Shift)(Shift))
			((Add)(Add))
			((Done)(Done))
		)
		(_use(_ent . Controller)
		)
	)
	(_inst R_SRB 0 54(_comp ShiftN)
		(_port
			((CLK)(Clk))
			((CLR)((i 0)))
			((LD)(Init))
			((SH)(Shift))
			((DIR)((i 1)))
			((D)(B))
			((Q)(Q_SRB))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst R_SRA 0 55(_comp ShiftN)
		(_port
			((CLK)(Clk))
			((CLR)((i 0)))
			((LD)(Init))
			((SH)(Shift))
			((DIR)((i 0)))
			((D)(A))
			((Q)(Q_SRA))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst ADDER 0 56(_comp Adder8)
		(_port
			((A)(Q_SRB))
			((B)(Result))
			((Cin)((i 0)))
			((Cout)(_open))
			((Sum)(AdderRes))
		)
		(_use(_ent . Adder8)
			(_port
				((A)(A))
				((B)(B))
				((Cin)(Cin))
				((Cout)(Cout))
				((Sum)(Sum))
			)
		)
	)
	(_inst ACC 0 57(_comp ShiftN)
		(_port
			((CLK)(Clk))
			((CLR)(Init))
			((LD)(Add))
			((SH)((i 0)))
			((DIR)((i 0)))
			((D)(AdderRes))
			((Q)(Result))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_block AsignacionSignals 0 59
		(_object
			(_prcs
				(line__63(_arch 0 0 63(_assignment(_alias((LSB)(Q_SRA(0))))(_trgt(6))(_sens(13(0))))))
				(line__64(_arch 1 0 64(_assignment(_trgt(7))(_sens(13(0))(13(1))(13(2))(13(3))(13(4))(13(5))(13(6))(13(7))))))
			)
		)
	)
	(_object
		(_port(_int Clk -1 0 3(_ent(_in))))
		(_type(_int ~BIT_VECTOR{3~downto~0}~12 0 4(_array -1((_dto i 3 i 0)))))
		(_port(_int A 0 0 4(_ent(_in))))
		(_port(_int B 0 0 4(_ent(_in))))
		(_port(_int STB -1 0 5(_ent(_in))))
		(_port(_int Done -1 0 6(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int Result 1 0 7(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 32(_array -1((_dto i 7 i 0)))))
		(_sig(_int LSB -1 0 48(_arch(_uni))))
		(_sig(_int Stop -1 0 48(_arch(_uni))))
		(_sig(_int Shift -1 0 48(_arch(_uni))))
		(_sig(_int Init -1 0 48(_arch(_uni))))
		(_sig(_int Add -1 0 48(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~133 0 49(_array -1((_dto i 7 i 0)))))
		(_sig(_int AdderRes 3 0 49(_arch(_uni))))
		(_sig(_int Q_SRB 3 0 49(_arch(_uni))))
		(_sig(_int Q_SRA 3 0 49(_arch(_uni))))
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . funcional 2 -1)
)
I 000047 55 976           1762115279550 prueba
(_unit VHDL(simple 0 2(prueba 0 5))
	(_version vf5)
	(_time 1762115279551 2025.11.02 17:27:59)
	(_source(\../src/simple.vhd\))
	(_parameters tan)
	(_code 333261363964332432317069673430353a35673433)
	(_ent
		(_time 1756325127014)
	)
	(_object
		(_type(_int ~STRING~13 0 6(_array -1((_to i 1 i 11)))))
		(_cnst(_int mensaje 0 0 6(_arch(_string \"hola, mundo"\))))
		(_sig(_int canal -1 0 7(_arch(_uni((i 32))))))
		(_var(_int linea -2 0 10(_prcs 0)))
		(_var(_int dummy -3 0 11(_prcs 0)))
		(_prcs
			(p1(_arch 0 0 9(_prcs(_wait_for)(_trgt(0))(_mon))))
		)
		(_subprogram
			(_ext WRITE(1 21))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext std.TEXTIO.LINE(1 LINE)))
		(_type(_ext std.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext std.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext std.TEXTIO.TEXT(1 TEXT)))
		(_var(_ext std.TEXTIO.OUTPUT(1 OUTPUT)))
	)
	(_use(std(standard))(std(TEXTIO)))
	(_model . prueba 1 -1)
)
I 000053 55 1456          1762115279570 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 1 4))
	(_version vf5)
	(_time 1762115279571 2025.11.02 17:27:59)
	(_source(\../src/practica2.vhd\(\../src/Tp2.vhd\)))
	(_parameters tan)
	(_code 424217404615105447155418154446444444444446)
	(_ent
		(_time 1756945109009)
	)
	(_object
		(_port(_int Preset -1 0 3(_ent(_in))))
		(_port(_int Clear -1 0 4(_ent(_in))))
		(_port(_int Clock -1 0 5(_ent(_in))))
		(_port(_int Data -1 0 6(_ent(_in))))
		(_port(_int Q -1 0 7(_ent(_out))))
		(_port(_int QBar -1 0 8(_ent(_out))))
		(_sig(_int A -1 1 6(_arch(_uni))))
		(_sig(_int B -1 1 6(_arch(_uni))))
		(_sig(_int C -1 1 6(_arch(_uni))))
		(_sig(_int D -1 1 6(_arch(_uni))))
		(_sig(_int Qint -1 1 7(_arch(_uni))))
		(_sig(_int QbarInt -1 1 7(_arch(_uni))))
		(_prcs
			(line__10(_arch 0 1 10(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__11(_arch 1 1 11(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__12(_arch 2 1 12(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__13(_arch 3 1 13(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__14(_arch 4 1 14(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__15(_arch 5 1 15(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__16(_arch 6 1 16(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__17(_arch 7 1 17(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000047 55 1572          1762115279576 Driver
(_unit VHDL(test_dff 0 35(driver 1 23))
	(_version vf5)
	(_time 1762115279577 2025.11.02 17:27:59)
	(_source(\../src/practica2.vhd\(\../src/Tp2.vhd\)))
	(_parameters tan)
	(_code 424317404514155542120418174444444445464447)
	(_ent
		(_time 1757604784042)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 1 26(_ent (_in))))
				(_port(_int Clear -1 1 26(_ent (_in))))
				(_port(_int Clock -1 1 26(_ent (_in))))
				(_port(_int Data -1 1 26(_ent (_in))))
				(_port(_int Q -1 1 27(_ent (_out))))
				(_port(_int Qbar -1 1 27(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 45(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(QBar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 1 34(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 1 34(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 1 35(_arch(_uni))))
		(_sig(_int Data -1 1 35(_arch(_uni))))
		(_sig(_int Q -1 1 35(_arch(_uni))))
		(_sig(_int QBar -1 1 35(_arch(_uni))))
		(_cnst(_int Tsetup -2 1 40(_arch((ps 4652007308841189376)))))
		(_cnst(_int Thold -2 1 41(_arch((ps 4652007308841189376)))))
		(_cnst(_int TClk -2 1 42(_arch((ps 4656519704561582080)))))
		(_cnst(_int \TClk/2\ -2 1 0(_int gms(_code 2))))
		(_prcs
			(ClockGen(_arch 0 1 51(_prcs(_wait_for)(_trgt(2)))))
			(Stimulus(_arch 1 1 62(_prcs(_wait_for)(_trgt(1)(3))(_sens(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
	)
	(_use(std(standard)))
	(_model . Driver 3 -1)
)
I 000051 55 2526          1762115279591 Estructura
(_unit VHDL(latch8 0 5(estructura 0 15))
	(_version vf5)
	(_time 1762115279592 2025.11.02 17:27:59)
	(_source(\../src/Tp3.vhd\))
	(_parameters tan)
	(_code 525250515104024453544a0d0b5401545355565451)
	(_ent
		(_time 1757617207297)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 18(_ent (_in))))
				(_port(_int Clear -1 0 19(_ent (_in))))
				(_port(_int Clock -1 0 20(_ent (_in))))
				(_port(_int Data -1 0 21(_ent (_in))))
				(_port(_int Q -1 0 22(_ent (_out))))
				(_port(_int QBar -1 0 23(_ent (_out))))
			)
		)
	)
	(_inst F7 0 29(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(7)))
			((Q)(Q(7)))
			((QBar)(QBar(7)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F6 0 30(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(6)))
			((Q)(Q(6)))
			((QBar)(QBar(6)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F5 0 31(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(5)))
			((Q)(Q(5)))
			((QBar)(QBar(5)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F4 0 32(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(4)))
			((Q)(Q(4)))
			((QBar)(QBar(4)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F3 0 33(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(3)))
			((Q)(Q(3)))
			((QBar)(QBar(3)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F2 0 34(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(2)))
			((Q)(Q(2)))
			((QBar)(QBar(2)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F1 0 35(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(1)))
			((Q)(Q(1)))
			((QBar)(QBar(1)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F0 0 36(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(0)))
			((Q)(Q(0)))
			((QBar)(QBar(0)))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 7(_ent(_in))))
		(_port(_int Clk -1 0 8(_ent(_in))))
		(_port(_int Pre -1 0 9(_ent(_in))))
		(_port(_int Clr -1 0 10(_ent(_in))))
		(_port(_int Q 0 0 11(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 27(_array -1((_dto i 7 i 0)))))
		(_sig(_int QBar 1 0 27(_arch(_uni))))
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
)
I 000047 55 1425          1762115279597 Driver
(_unit VHDL(test_latch8 0 44(driver 0 47))
	(_version vf5)
	(_time 1762115279598 2025.11.02 17:27:59)
	(_source(\../src/Tp3.vhd\))
	(_parameters tan)
	(_code 52530751550405455552140850545355565451545a)
	(_ent
		(_time 1757617207303)
	)
	(_comp
		(Latch8
			(_object
				(_port(_int D 0 0 50(_ent (_in))))
				(_port(_int Clk -1 0 51(_ent (_in))))
				(_port(_int Pre -1 0 52(_ent (_in))))
				(_port(_int Clr -1 0 53(_ent (_in))))
				(_port(_int Q 0 0 54(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 61(_comp Latch8)
		(_port
			((D)(D))
			((Clk)(Clk))
			((Pre)(Pre))
			((Clr)(Clr))
			((Q)(Q))
		)
		(_use(_ent . Latch8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 50(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 0 58(_array -1((_dto i 7 i 0)))))
		(_sig(_int D 1 0 58(_arch(_uni))))
		(_sig(_int Q 1 0 58(_arch(_uni))))
		(_sig(_int Clk -1 0 59(_arch(_uni((i 1))))))
		(_sig(_int Pre -1 0 59(_arch(_uni((i 1))))))
		(_sig(_int Clr -1 0 59(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 64(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 0 64(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 0 63(_prcs(_wait_for)(_trgt(0)(2)(3)(4))(_mon)(_read(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16777216 16842752)
		(1684107084 1767982624 6579564)
	)
	(_model . Driver 1 -1)
)
I 000049 55 694           1762115279606 ecuacion
(_unit VHDL(fulladder 0 4(ecuacion 0 5))
	(_version vf5)
	(_time 1762115279607 2025.11.02 17:27:59)
	(_source(\../src/Tp4.vhd\))
	(_parameters tan)
	(_code 626235636535657431367338376466646765606464)
	(_ent
		(_time 1760631855757)
	)
	(_object
		(_port(_int X -1 0 6(_ent(_in))))
		(_port(_int Y -1 0 6(_ent(_in))))
		(_port(_int Cin -1 0 6(_ent(_in))))
		(_port(_int Cout -1 0 7(_ent(_out))))
		(_port(_int Sum -1 0 7(_ent(_out))))
		(_prcs
			(line__7(_arch 0 0 7(_assignment(_trgt(4))(_sens(0)(1)(2)))))
			(line__8(_arch 1 0 8(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . ecuacion 2 -1)
)
I 000047 55 1536          1762115279612 driver
(_unit VHDL(test_sumador 0 15(driver 0 18))
	(_version vf5)
	(_time 1762115279613 2025.11.02 17:27:59)
	(_source(\../src/Tp4.vhd\))
	(_parameters tan)
	(_code 626337626534357564612439306567643664636466)
	(_ent
		(_time 1760631980048)
	)
	(_comp
		(fulladder
			(_object
				(_port(_int X -1 0 20(_ent (_in))))
				(_port(_int Y -1 0 20(_ent (_in))))
				(_port(_int Cin -1 0 20(_ent (_in))))
				(_port(_int Cout -1 0 20(_ent (_out))))
				(_port(_int Sum -1 0 20(_ent (_out))))
			)
		)
	)
	(_inst uut 0 24(_comp fulladder)
		(_port
			((X)(X))
			((Y)(Y))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . fulladder)
		)
	)
	(_object
		(_sig(_int X -1 0 22(_arch(_uni))))
		(_sig(_int Y -1 0 22(_arch(_uni))))
		(_sig(_int Cin -1 0 22(_arch(_uni))))
		(_sig(_int Cout -1 0 22(_arch(_uni))))
		(_sig(_int Sum -1 0 22(_arch(_uni))))
		(_type(_int Entry 0 26(_record(X -1)(Y -1)(Cin -1)(Cout -1)(Sum -1))))
		(_type(_int Table 0 30(_array 0((_to i 0 i 7)))))
		(_cnst(_int Tabla 1 0 31(_prcs 0((((i 0))((i 0))((i 0))((i 0))((i 0)))(((i 0))((i 0))((i 1))((i 0))((i 1)))(((i 0))((i 1))((i 0))((i 0))((i 1)))(((i 0))((i 1))((i 1))((i 1))((i 0)))(((i 1))((i 0))((i 0))((i 0))((i 1)))(((i 1))((i 0))((i 1))((i 1))((i 0)))(((i 1))((i 1))((i 0))((i 1))((i 0)))(((i 1))((i 1))((i 1))((i 1))((i 1)))))))
		(_prcs
			(estimulo(_arch 0 0 25(_prcs(_trgt(0)(1)(2))(_mon)(_read(3)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . driver 1 -1)
)
I 000049 55 1300          1762115279635 Behavior
(_unit VHDL(shiftn 0 1(behavior 0 17))
	(_version vf5)
	(_time 1762115279636 2025.11.02 17:27:59)
	(_source(\../src/Tp6.vhd\))
	(_parameters tan)
	(_code 8180d38f88d6dc9785d795db858682878987888787)
	(_ent
		(_time 1762105610433)
	)
	(_object
		(_port(_int CLK -1 0 3(_ent(_in)(_event))))
		(_port(_int CLR -1 0 4(_ent(_in))))
		(_port(_int LD -1 0 5(_ent(_in))))
		(_port(_int SH -1 0 6(_ent(_in))))
		(_port(_int DIR -1 0 7(_ent(_in))))
		(_type(_int ~BIT_VECTOR~12 0 8(_array -1((_uto i 0 i 2147483647)))))
		(_port(_int D 0 0 8(_ent(_in))))
		(_type(_int ~BIT_VECTOR~121 0 9(_array -1((_uto i 0 i 2147483647)))))
		(_port(_int Q 1 0 9(_ent(_out))))
		(_type(_int InBits 0 20(_scalar (_dto c 2 i 0))))
		(_type(_int OutBits 0 21(_scalar (_dto c 3 i 0))))
		(_type(_int ~BIT_VECTOR{Q'LENGTH-1~downto~0}~13 0 22(_array -1((_dto c 4 i 0)))))
		(_var(_int State 4 0 22(_prcs 1)))
		(_prcs
			(line__12(_ent 0 0 12(_assertion(_mon))))
			(Shifter(_arch 1 0 19(_prcs(_simple)(_trgt(6))(_sens(0)(1))(_read(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(1920233029 543253601 1869488196 1650811936 1702043749 1634541682 1629954163 1634231150 1970348071 1634476133 1818325792 543253609 81)
	)
	(_model . Behavior 5 -1)
)
I 000047 55 1572          1762115279648 Driver
(_unit VHDL(test_shiftn 0 47(driver 0 49))
	(_version vf5)
	(_time 1762115279649 2025.11.02 17:27:59)
	(_source(\../src/Tp6.vhd\))
	(_parameters tan)
	(_code 9091c59f95c6c78796c3d6cbc29698969996969794)
	(_ent
		(_time 1762105610458)
	)
	(_comp
		(ShiftN
			(_object
				(_port(_int CLK -1 0 52(_ent (_in))))
				(_port(_int CLR -1 0 53(_ent (_in))))
				(_port(_int LD -1 0 54(_ent (_in))))
				(_port(_int SH -1 0 55(_ent (_in))))
				(_port(_int DIR -1 0 56(_ent (_in))))
				(_type(_int ~BIT_VECTOR~13 0 57(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int D 2 0 57(_ent (_in))))
				(_type(_int ~BIT_VECTOR~131 0 58(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int Q 3 0 58(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 67(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)(CLR))
			((LD)(LD))
			((SH)(SH))
			((DIR)(DIR))
			((D)(D))
			((Q)(Q))
		)
		(_use(_ent . ShiftN)
		)
	)
	(_object
		(_sig(_int CLK -1 0 62(_arch(_uni))))
		(_sig(_int CLR -1 0 62(_arch(_uni))))
		(_sig(_int LD -1 0 62(_arch(_uni))))
		(_sig(_int SH -1 0 62(_arch(_uni))))
		(_sig(_int DIR -1 0 62(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{1~to~4}~13 0 63(_array -1((_to i 1 i 4)))))
		(_sig(_int D 0 0 63(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{8~downto~1}~13 0 64(_array -1((_dto i 8 i 1)))))
		(_sig(_int Q 1 0 64(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 69(_prcs(_wait_for)(_trgt(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(65793)
	)
	(_model . Driver 1 -1)
)
I 000051 55 1865          1762115279667 Estructura
(_unit VHDL(adder8 0 1(estructura 0 5))
	(_version vf5)
	(_time 1762115279668 2025.11.02 17:27:59)
	(_source(\../src/Tp5.vhd\))
	(_parameters tan)
	(_code a0a0f0f7a4f7f0b6a4afb2fff9a6a1a6a4a6a4a6a5)
	(_ent
		(_time 1762105504299)
	)
	(_comp
		(fulladder
			(_object
				(_port(_int X -1 0 7(_ent (_in))))
				(_port(_int Y -1 0 7(_ent (_in))))
				(_port(_int Cin -1 0 7(_ent (_in))))
				(_port(_int Cout -1 0 7(_ent (_out))))
				(_port(_int Sum -1 0 7(_ent (_out))))
			)
		)
	)
	(_generate Stages 0 11(_for 2 )
		(_generate LowBit 0 13(_if 1)
			(_inst FA 0 15(_comp fulladder)
				(_port
					((X)(A(0)))
					((Y)(B(0)))
					((Cin)(Cin))
					((Cout)(C(0)))
					((Sum)(Sum(0)))
				)
				(_use(_ent . fulladder)
				)
			)
		)
		(_generate OtherBits 0 18(_if 2)
			(_inst FA 0 20(_comp fulladder)
				(_port
					((X)(A(_object 0)))
					((Y)(B(_object 0)))
					((Cin)(C(_index 3)))
					((Cout)(C(_object 0)))
					((Sum)(Sum(_object 0)))
				)
				(_use(_ent . fulladder)
				)
			)
		)
		(_object
			(_cnst(_int i 2 0 12(_arch)))
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 2(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 2(_ent(_in))))
		(_port(_int B 0 0 2(_ent(_in))))
		(_port(_int Cin -1 0 2(_ent(_in))))
		(_port(_int Cout -1 0 2(_ent(_out))))
		(_port(_int Sum 0 0 2(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 9(_array -1((_dto i 7 i 0)))))
		(_sig(_int C 1 0 9(_arch(_uni))))
		(_type(_int ~INTEGER~range~7~downto~0~13 0 12(_scalar (_dto i 7 i 0))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_alias((Cout)(C(7))))(_trgt(3))(_sens(5(7))))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Estructura 4 -1)
)
I 000047 55 1376          1762115279673 Driver
(_unit VHDL(test_adder8 0 30(driver 0 32))
	(_version vf5)
	(_time 1762115279674 2025.11.02 17:27:59)
	(_source(\../src/Tp5.vhd\))
	(_parameters tan)
	(_code a0a1f5f7a5f6f7b7a5ace6faf0a6a4a6a4a6a5a7a2)
	(_ent
		(_time 1762105504320)
	)
	(_comp
		(Adder8
			(_object
				(_port(_int A 0 0 34(_ent (_in))))
				(_port(_int B 0 0 34(_ent (_in))))
				(_port(_int Cin -1 0 34(_ent (_in))))
				(_port(_int Cout -1 0 34(_ent (_out))))
				(_port(_int Sum 0 0 34(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 39(_comp Adder8)
		(_port
			((A)(A))
			((B)(B))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . Adder8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 34(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 0 36(_array -1((_dto i 7 i 0)))))
		(_sig(_int A 1 0 36(_arch(_uni))))
		(_sig(_int B 1 0 36(_arch(_uni))))
		(_sig(_int Sum 1 0 36(_arch(_uni))))
		(_sig(_int Cin -1 0 37(_arch(_uni((i 0))))))
		(_sig(_int Cout -1 0 37(_arch(_uni((i 0))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 41(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 0 41(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 0 40(_prcs(_wait_for)(_trgt(0)(1))(_read(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(0 0)
		(0 16777216)
	)
	(_model . Driver 1 -1)
)
I 000044 55 1158          1762115279687 FSM
(_unit VHDL(controller 0 1(fsm 0 8))
	(_version vf5)
	(_time 1762115279688 2025.11.02 17:27:59)
	(_source(\../src/Tp7.vhd\))
	(_parameters tan)
	(_code b0b0e2e4e6e7b1a7b7b7a2eab7b6e3b6e3b6b5b7b2)
	(_ent
		(_time 1762105724364)
	)
	(_object
		(_port(_int STB -1 0 3(_ent(_in))))
		(_port(_int CLK -1 0 3(_ent(_in)(_event))))
		(_port(_int LSB -1 0 3(_ent(_in))))
		(_port(_int Stop -1 0 3(_ent(_in))))
		(_port(_int Init -1 0 4(_ent(_out))))
		(_port(_int Shift -1 0 4(_ent(_out))))
		(_port(_int Add -1 0 4(_ent(_out))))
		(_port(_int Done -1 0 4(_ent(_out))))
		(_type(_int States 0 9(_enum1 InitS CheckS AddS ShiftS EndS (_to i 0 i 4))))
		(_sig(_int State 0 0 10(_arch(_uni((i 4))))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(4))(_sens(8)))))
			(line__15(_arch 1 0 15(_assignment(_trgt(6))(_sens(8)))))
			(line__16(_arch 2 0 16(_assignment(_trgt(5))(_sens(8)))))
			(line__17(_arch 3 0 17(_assignment(_trgt(7))(_sens(8)))))
			(StateMachine(_arch 4 0 20(_prcs(_trgt(8))(_sens(1)(0)(2)(3)(8))(_dssslsensitivity 1))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . FSM 5 -1)
)
I 000047 55 1744          1762115279697 Driver
(_unit VHDL(test_controller 0 53(driver 0 55))
	(_version vf5)
	(_time 1762115279698 2025.11.02 17:27:59)
	(_source(\../src/Tp7.vhd\))
	(_parameters tan)
	(_code bfbeeaebece9e8a8b9bdf9e5edb9e9b9eab8bbb8bd)
	(_ent
		(_time 1762105724375)
	)
	(_comp
		(Controller
			(_object
				(_port(_int STB -1 0 58(_ent (_in))))
				(_port(_int CLK -1 0 58(_ent (_in))))
				(_port(_int LSB -1 0 58(_ent (_in))))
				(_port(_int Stop -1 0 58(_ent (_in))))
				(_port(_int Init -1 0 59(_ent (_out))))
				(_port(_int Shift -1 0 59(_ent (_out))))
				(_port(_int Add -1 0 59(_ent (_out))))
				(_port(_int Done -1 0 59(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 67(_comp Controller)
		(_port
			((STB)(STB))
			((CLK)(CLK))
			((LSB)(LSB))
			((Stop)(Stop))
			((Init)(Init))
			((Shift)(Shift))
			((Add)(Add))
			((Done)(Done))
		)
		(_use(_ent . Controller)
		)
	)
	(_object
		(_sig(_int STB -1 0 63(_arch(_uni))))
		(_sig(_int LSB -1 0 63(_arch(_uni))))
		(_sig(_int Done -1 0 63(_arch(_uni))))
		(_sig(_int Init -1 0 63(_arch(_uni))))
		(_sig(_int Shift -1 0 63(_arch(_uni))))
		(_sig(_int Add -1 0 63(_arch(_uni))))
		(_sig(_int Stop -1 0 63(_arch(_uni))))
		(_sig(_int CLK -1 0 64(_arch(_uni((i 1)))(_event))))
		(_sig(_int ENA -1 0 64(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 73(_array -1((_dto i 7 i 0)))))
		(_var(_int Val 0 0 73(_prcs 2)))
		(_prcs
			(Clock(_arch 0 0 69(_assignment(_trgt(7))(_sens(7)(8)))))
			(Enable(_arch 1 0 70(_assignment(_trgt(8)))))
			(Stimulus(_arch 2 0 72(_prcs(_trgt(0)(1)(6))(_sens(7))(_read(2)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16843008 16777472)
	)
	(_model . Driver 3 -1)
)
I 000050 55 4162          1762115279717 funcional
(_unit VHDL(multiplicador 0 1(funcional 0 10))
	(_version vf5)
	(_time 1762115279718 2025.11.02 17:27:59)
	(_source(\../src/Tp9.vhd\))
	(_parameters tan)
	(_code cfcfca9b9c98c8d8cfcdd6949ec99cc9c6c9ccc9ce)
	(_ent
		(_time 1762115279715)
	)
	(_comp
		(Controller
			(_object
				(_port(_int STB -1 0 26(_ent (_in))))
				(_port(_int CLK -1 0 26(_ent (_in))))
				(_port(_int LSB -1 0 26(_ent (_in))))
				(_port(_int Stop -1 0 26(_ent (_in))))
				(_port(_int Init -1 0 27(_ent (_out))))
				(_port(_int Shift -1 0 27(_ent (_out))))
				(_port(_int Add -1 0 27(_ent (_out))))
				(_port(_int Done -1 0 27(_ent (_out))))
			)
		)
		(ShiftN
			(_object
				(_port(_int CLK -1 0 14(_ent (_in))))
				(_port(_int CLR -1 0 15(_ent (_in))))
				(_port(_int LD -1 0 16(_ent (_in))))
				(_port(_int SH -1 0 17(_ent (_in))))
				(_port(_int DIR -1 0 18(_ent (_in))))
				(_type(_int ~BIT_VECTOR~13 0 19(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int D 4 0 19(_ent (_in))))
				(_type(_int ~BIT_VECTOR~131 0 20(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int Q 5 0 20(_ent (_out))))
			)
		)
		(Adder8
			(_object
				(_port(_int A 2 0 32(_ent (_in))))
				(_port(_int B 2 0 32(_ent (_in))))
				(_port(_int Cin -1 0 33(_ent (_in))))
				(_port(_int Cout -1 0 34(_ent (_out))))
				(_port(_int Sum 2 0 35(_ent (_out))))
			)
		)
	)
	(_inst FSM 0 53(_comp Controller)
		(_port
			((STB)(STB))
			((CLK)(Clk))
			((LSB)(LSB))
			((Stop)(Stop))
			((Init)(Init))
			((Shift)(Shift))
			((Add)(Add))
			((Done)(Done))
		)
		(_use(_ent . Controller)
		)
	)
	(_inst R_SRB 0 54(_comp ShiftN)
		(_port
			((CLK)(Clk))
			((CLR)((i 0)))
			((LD)(Init))
			((SH)(Shift))
			((DIR)((i 1)))
			((D)(B))
			((Q)(Q_SRB))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst R_SRA 0 55(_comp ShiftN)
		(_port
			((CLK)(Clk))
			((CLR)((i 0)))
			((LD)(Init))
			((SH)(Shift))
			((DIR)((i 0)))
			((D)(A))
			((Q)(Q_SRA))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst ADDER 0 56(_comp Adder8)
		(_port
			((A)(Q_SRB))
			((B)(Result))
			((Cin)((i 0)))
			((Cout)(_open))
			((Sum)(AdderRes))
		)
		(_use(_ent . Adder8)
			(_port
				((A)(A))
				((B)(B))
				((Cin)(Cin))
				((Cout)(Cout))
				((Sum)(Sum))
			)
		)
	)
	(_inst ACC 0 57(_comp ShiftN)
		(_port
			((CLK)(Clk))
			((CLR)(Init))
			((LD)(Add))
			((SH)((i 0)))
			((DIR)((i 0)))
			((D)(AdderRes))
			((Q)(Result))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_block AsignacionSignals 0 59
		(_object
			(_prcs
				(line__63(_arch 0 0 63(_assignment(_alias((LSB)(Q_SRA(0))))(_trgt(6))(_sens(13(0))))))
				(line__64(_arch 1 0 64(_assignment(_trgt(7))(_sens(13(0))(13(1))(13(2))(13(3))(13(4))(13(5))(13(6))(13(7))))))
			)
		)
	)
	(_object
		(_port(_int Clk -1 0 3(_ent(_in))))
		(_type(_int ~BIT_VECTOR{3~downto~0}~12 0 4(_array -1((_dto i 3 i 0)))))
		(_port(_int A 0 0 4(_ent(_in))))
		(_port(_int B 0 0 4(_ent(_in))))
		(_port(_int STB -1 0 5(_ent(_in))))
		(_port(_int Done -1 0 6(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int Result 1 0 7(_ent(_inout))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 32(_array -1((_dto i 7 i 0)))))
		(_sig(_int LSB -1 0 48(_arch(_uni))))
		(_sig(_int Stop -1 0 48(_arch(_uni))))
		(_sig(_int Shift -1 0 48(_arch(_uni))))
		(_sig(_int Init -1 0 48(_arch(_uni))))
		(_sig(_int Add -1 0 48(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~133 0 49(_array -1((_dto i 7 i 0)))))
		(_sig(_int AdderRes 3 0 49(_arch(_uni))))
		(_sig(_int Q_SRB 3 0 49(_arch(_uni))))
		(_sig(_int Q_SRA 3 0 49(_arch(_uni))))
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . funcional 2 -1)
)
I 000047 55 976           1762115326565 prueba
(_unit VHDL(simple 0 2(prueba 0 5))
	(_version vf5)
	(_time 1762115326566 2025.11.02 17:28:46)
	(_source(\../src/simple.vhd\))
	(_parameters tan)
	(_code cbcec99e909ccbdccac988919fccc8cdc2cd9fcccb)
	(_ent
		(_time 1756325127014)
	)
	(_object
		(_type(_int ~STRING~13 0 6(_array -1((_to i 1 i 11)))))
		(_cnst(_int mensaje 0 0 6(_arch(_string \"hola, mundo"\))))
		(_sig(_int canal -1 0 7(_arch(_uni((i 32))))))
		(_var(_int linea -2 0 10(_prcs 0)))
		(_var(_int dummy -3 0 11(_prcs 0)))
		(_prcs
			(p1(_arch 0 0 9(_prcs(_wait_for)(_trgt(0))(_mon))))
		)
		(_subprogram
			(_ext WRITE(1 21))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext std.TEXTIO.LINE(1 LINE)))
		(_type(_ext std.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext std.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext std.TEXTIO.TEXT(1 TEXT)))
		(_var(_ext std.TEXTIO.OUTPUT(1 OUTPUT)))
	)
	(_use(std(standard))(std(TEXTIO)))
	(_model . prueba 1 -1)
)
I 000053 55 1456          1762115326581 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 1 4))
	(_version vf5)
	(_time 1762115326582 2025.11.02 17:28:46)
	(_source(\../src/practica2.vhd\(\../src/Tp2.vhd\)))
	(_parameters tan)
	(_code dadedf888d8d88ccdf8dcc808ddcdedcdcdcdcdcde)
	(_ent
		(_time 1756945109009)
	)
	(_object
		(_port(_int Preset -1 0 3(_ent(_in))))
		(_port(_int Clear -1 0 4(_ent(_in))))
		(_port(_int Clock -1 0 5(_ent(_in))))
		(_port(_int Data -1 0 6(_ent(_in))))
		(_port(_int Q -1 0 7(_ent(_out))))
		(_port(_int QBar -1 0 8(_ent(_out))))
		(_sig(_int A -1 1 6(_arch(_uni))))
		(_sig(_int B -1 1 6(_arch(_uni))))
		(_sig(_int C -1 1 6(_arch(_uni))))
		(_sig(_int D -1 1 6(_arch(_uni))))
		(_sig(_int Qint -1 1 7(_arch(_uni))))
		(_sig(_int QbarInt -1 1 7(_arch(_uni))))
		(_prcs
			(line__10(_arch 0 1 10(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__11(_arch 1 1 11(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__12(_arch 2 1 12(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__13(_arch 3 1 13(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__14(_arch 4 1 14(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__15(_arch 5 1 15(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__16(_arch 6 1 16(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__17(_arch 7 1 17(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000047 55 1572          1762115326587 Driver
(_unit VHDL(test_dff 0 35(driver 1 23))
	(_version vf5)
	(_time 1762115326588 2025.11.02 17:28:46)
	(_source(\../src/practica2.vhd\(\../src/Tp2.vhd\)))
	(_parameters tan)
	(_code eaefefb9bebcbdfdeabaacb0bfececececedeeecef)
	(_ent
		(_time 1757604784042)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 1 26(_ent (_in))))
				(_port(_int Clear -1 1 26(_ent (_in))))
				(_port(_int Clock -1 1 26(_ent (_in))))
				(_port(_int Data -1 1 26(_ent (_in))))
				(_port(_int Q -1 1 27(_ent (_out))))
				(_port(_int Qbar -1 1 27(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 45(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(QBar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 1 34(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 1 34(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 1 35(_arch(_uni))))
		(_sig(_int Data -1 1 35(_arch(_uni))))
		(_sig(_int Q -1 1 35(_arch(_uni))))
		(_sig(_int QBar -1 1 35(_arch(_uni))))
		(_cnst(_int Tsetup -2 1 40(_arch((ps 4652007308841189376)))))
		(_cnst(_int Thold -2 1 41(_arch((ps 4652007308841189376)))))
		(_cnst(_int TClk -2 1 42(_arch((ps 4656519704561582080)))))
		(_cnst(_int \TClk/2\ -2 1 0(_int gms(_code 2))))
		(_prcs
			(ClockGen(_arch 0 1 51(_prcs(_wait_for)(_trgt(2)))))
			(Stimulus(_arch 1 1 62(_prcs(_wait_for)(_trgt(1)(3))(_sens(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
	)
	(_use(std(standard)))
	(_model . Driver 3 -1)
)
I 000051 55 2526          1762115326602 Estructura
(_unit VHDL(latch8 0 5(estructura 0 15))
	(_version vf5)
	(_time 1762115326603 2025.11.02 17:28:46)
	(_source(\../src/Tp3.vhd\))
	(_parameters tan)
	(_code fafea8aaaaacaaecfbfce2a5a3fca9fcfbfdfefcf9)
	(_ent
		(_time 1757617207297)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 18(_ent (_in))))
				(_port(_int Clear -1 0 19(_ent (_in))))
				(_port(_int Clock -1 0 20(_ent (_in))))
				(_port(_int Data -1 0 21(_ent (_in))))
				(_port(_int Q -1 0 22(_ent (_out))))
				(_port(_int QBar -1 0 23(_ent (_out))))
			)
		)
	)
	(_inst F7 0 29(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(7)))
			((Q)(Q(7)))
			((QBar)(QBar(7)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F6 0 30(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(6)))
			((Q)(Q(6)))
			((QBar)(QBar(6)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F5 0 31(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(5)))
			((Q)(Q(5)))
			((QBar)(QBar(5)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F4 0 32(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(4)))
			((Q)(Q(4)))
			((QBar)(QBar(4)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F3 0 33(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(3)))
			((Q)(Q(3)))
			((QBar)(QBar(3)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F2 0 34(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(2)))
			((Q)(Q(2)))
			((QBar)(QBar(2)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F1 0 35(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(1)))
			((Q)(Q(1)))
			((QBar)(QBar(1)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F0 0 36(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(0)))
			((Q)(Q(0)))
			((QBar)(QBar(0)))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 7(_ent(_in))))
		(_port(_int Clk -1 0 8(_ent(_in))))
		(_port(_int Pre -1 0 9(_ent(_in))))
		(_port(_int Clr -1 0 10(_ent(_in))))
		(_port(_int Q 0 0 11(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 27(_array -1((_dto i 7 i 0)))))
		(_sig(_int QBar 1 0 27(_arch(_uni))))
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
)
I 000047 55 1425          1762115326608 Driver
(_unit VHDL(test_latch8 0 44(driver 0 47))
	(_version vf5)
	(_time 1762115326609 2025.11.02 17:28:46)
	(_source(\../src/Tp3.vhd\))
	(_parameters tan)
	(_code faffffaaaeacadedfdfabca0f8fcfbfdfefcf9fcf2)
	(_ent
		(_time 1757617207303)
	)
	(_comp
		(Latch8
			(_object
				(_port(_int D 0 0 50(_ent (_in))))
				(_port(_int Clk -1 0 51(_ent (_in))))
				(_port(_int Pre -1 0 52(_ent (_in))))
				(_port(_int Clr -1 0 53(_ent (_in))))
				(_port(_int Q 0 0 54(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 61(_comp Latch8)
		(_port
			((D)(D))
			((Clk)(Clk))
			((Pre)(Pre))
			((Clr)(Clr))
			((Q)(Q))
		)
		(_use(_ent . Latch8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 50(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 0 58(_array -1((_dto i 7 i 0)))))
		(_sig(_int D 1 0 58(_arch(_uni))))
		(_sig(_int Q 1 0 58(_arch(_uni))))
		(_sig(_int Clk -1 0 59(_arch(_uni((i 1))))))
		(_sig(_int Pre -1 0 59(_arch(_uni((i 1))))))
		(_sig(_int Clr -1 0 59(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 64(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 0 64(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 0 63(_prcs(_wait_for)(_trgt(0)(2)(3)(4))(_mon)(_read(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16777216 16842752)
		(1684107084 1767982624 6579564)
	)
	(_model . Driver 1 -1)
)
I 000049 55 694           1762115326618 ecuacion
(_unit VHDL(fulladder 0 4(ecuacion 0 5))
	(_version vf5)
	(_time 1762115326619 2025.11.02 17:28:46)
	(_source(\../src/Tp4.vhd\))
	(_parameters tan)
	(_code 090d0d0e055e0e1f5a5d18535c0f0d0f0c0e0b0f0f)
	(_ent
		(_time 1760631855757)
	)
	(_object
		(_port(_int X -1 0 6(_ent(_in))))
		(_port(_int Y -1 0 6(_ent(_in))))
		(_port(_int Cin -1 0 6(_ent(_in))))
		(_port(_int Cout -1 0 7(_ent(_out))))
		(_port(_int Sum -1 0 7(_ent(_out))))
		(_prcs
			(line__7(_arch 0 0 7(_assignment(_trgt(4))(_sens(0)(1)(2)))))
			(line__8(_arch 1 0 8(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . ecuacion 2 -1)
)
I 000047 55 1536          1762115326624 driver
(_unit VHDL(test_sumador 0 15(driver 0 18))
	(_version vf5)
	(_time 1762115326625 2025.11.02 17:28:46)
	(_source(\../src/Tp4.vhd\))
	(_parameters tan)
	(_code 090c0f0f055f5e1e0f0a4f525b0e0c0f5d0f080f0d)
	(_ent
		(_time 1760631980048)
	)
	(_comp
		(fulladder
			(_object
				(_port(_int X -1 0 20(_ent (_in))))
				(_port(_int Y -1 0 20(_ent (_in))))
				(_port(_int Cin -1 0 20(_ent (_in))))
				(_port(_int Cout -1 0 20(_ent (_out))))
				(_port(_int Sum -1 0 20(_ent (_out))))
			)
		)
	)
	(_inst uut 0 24(_comp fulladder)
		(_port
			((X)(X))
			((Y)(Y))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . fulladder)
		)
	)
	(_object
		(_sig(_int X -1 0 22(_arch(_uni))))
		(_sig(_int Y -1 0 22(_arch(_uni))))
		(_sig(_int Cin -1 0 22(_arch(_uni))))
		(_sig(_int Cout -1 0 22(_arch(_uni))))
		(_sig(_int Sum -1 0 22(_arch(_uni))))
		(_type(_int Entry 0 26(_record(X -1)(Y -1)(Cin -1)(Cout -1)(Sum -1))))
		(_type(_int Table 0 30(_array 0((_to i 0 i 7)))))
		(_cnst(_int Tabla 1 0 31(_prcs 0((((i 0))((i 0))((i 0))((i 0))((i 0)))(((i 0))((i 0))((i 1))((i 0))((i 1)))(((i 0))((i 1))((i 0))((i 0))((i 1)))(((i 0))((i 1))((i 1))((i 1))((i 0)))(((i 1))((i 0))((i 0))((i 0))((i 1)))(((i 1))((i 0))((i 1))((i 1))((i 0)))(((i 1))((i 1))((i 0))((i 1))((i 0)))(((i 1))((i 1))((i 1))((i 1))((i 1)))))))
		(_prcs
			(estimulo(_arch 0 0 25(_prcs(_trgt(0)(1)(2))(_mon)(_read(3)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . driver 1 -1)
)
I 000049 55 1300          1762115326646 Behavior
(_unit VHDL(shiftn 0 1(behavior 0 17))
	(_version vf5)
	(_time 1762115326647 2025.11.02 17:28:46)
	(_source(\../src/Tp6.vhd\))
	(_parameters tan)
	(_code 282d292c287f753e2c7e3c722c2f2b2e202e212e2e)
	(_ent
		(_time 1762105610433)
	)
	(_object
		(_port(_int CLK -1 0 3(_ent(_in)(_event))))
		(_port(_int CLR -1 0 4(_ent(_in))))
		(_port(_int LD -1 0 5(_ent(_in))))
		(_port(_int SH -1 0 6(_ent(_in))))
		(_port(_int DIR -1 0 7(_ent(_in))))
		(_type(_int ~BIT_VECTOR~12 0 8(_array -1((_uto i 0 i 2147483647)))))
		(_port(_int D 0 0 8(_ent(_in))))
		(_type(_int ~BIT_VECTOR~121 0 9(_array -1((_uto i 0 i 2147483647)))))
		(_port(_int Q 1 0 9(_ent(_out))))
		(_type(_int InBits 0 20(_scalar (_dto c 2 i 0))))
		(_type(_int OutBits 0 21(_scalar (_dto c 3 i 0))))
		(_type(_int ~BIT_VECTOR{Q'LENGTH-1~downto~0}~13 0 22(_array -1((_dto c 4 i 0)))))
		(_var(_int State 4 0 22(_prcs 1)))
		(_prcs
			(line__12(_ent 0 0 12(_assertion(_mon))))
			(Shifter(_arch 1 0 19(_prcs(_simple)(_trgt(6))(_sens(0)(1))(_read(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(1920233029 543253601 1869488196 1650811936 1702043749 1634541682 1629954163 1634231150 1970348071 1634476133 1818325792 543253609 81)
	)
	(_model . Behavior 5 -1)
)
I 000047 55 1572          1762115326658 Driver
(_unit VHDL(test_shiftn 0 47(driver 0 49))
	(_version vf5)
	(_time 1762115326659 2025.11.02 17:28:46)
	(_source(\../src/Tp6.vhd\))
	(_parameters tan)
	(_code 282d2e2c257e7f3f2e7b6e737a2e202e212e2e2f2c)
	(_ent
		(_time 1762105610458)
	)
	(_comp
		(ShiftN
			(_object
				(_port(_int CLK -1 0 52(_ent (_in))))
				(_port(_int CLR -1 0 53(_ent (_in))))
				(_port(_int LD -1 0 54(_ent (_in))))
				(_port(_int SH -1 0 55(_ent (_in))))
				(_port(_int DIR -1 0 56(_ent (_in))))
				(_type(_int ~BIT_VECTOR~13 0 57(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int D 2 0 57(_ent (_in))))
				(_type(_int ~BIT_VECTOR~131 0 58(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int Q 3 0 58(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 67(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)(CLR))
			((LD)(LD))
			((SH)(SH))
			((DIR)(DIR))
			((D)(D))
			((Q)(Q))
		)
		(_use(_ent . ShiftN)
		)
	)
	(_object
		(_sig(_int CLK -1 0 62(_arch(_uni))))
		(_sig(_int CLR -1 0 62(_arch(_uni))))
		(_sig(_int LD -1 0 62(_arch(_uni))))
		(_sig(_int SH -1 0 62(_arch(_uni))))
		(_sig(_int DIR -1 0 62(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{1~to~4}~13 0 63(_array -1((_to i 1 i 4)))))
		(_sig(_int D 0 0 63(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{8~downto~1}~13 0 64(_array -1((_dto i 8 i 1)))))
		(_sig(_int Q 1 0 64(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 69(_prcs(_wait_for)(_trgt(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(65793)
	)
	(_model . Driver 1 -1)
)
I 000051 55 1865          1762115326677 Estructura
(_unit VHDL(adder8 0 1(estructura 0 5))
	(_version vf5)
	(_time 1762115326678 2025.11.02 17:28:46)
	(_source(\../src/Tp5.vhd\))
	(_parameters tan)
	(_code 484c4b4a441f185e4c475a17114e494e4c4e4c4e4d)
	(_ent
		(_time 1762105504299)
	)
	(_comp
		(fulladder
			(_object
				(_port(_int X -1 0 7(_ent (_in))))
				(_port(_int Y -1 0 7(_ent (_in))))
				(_port(_int Cin -1 0 7(_ent (_in))))
				(_port(_int Cout -1 0 7(_ent (_out))))
				(_port(_int Sum -1 0 7(_ent (_out))))
			)
		)
	)
	(_generate Stages 0 11(_for 2 )
		(_generate LowBit 0 13(_if 1)
			(_inst FA 0 15(_comp fulladder)
				(_port
					((X)(A(0)))
					((Y)(B(0)))
					((Cin)(Cin))
					((Cout)(C(0)))
					((Sum)(Sum(0)))
				)
				(_use(_ent . fulladder)
				)
			)
		)
		(_generate OtherBits 0 18(_if 2)
			(_inst FA 0 20(_comp fulladder)
				(_port
					((X)(A(_object 0)))
					((Y)(B(_object 0)))
					((Cin)(C(_index 3)))
					((Cout)(C(_object 0)))
					((Sum)(Sum(_object 0)))
				)
				(_use(_ent . fulladder)
				)
			)
		)
		(_object
			(_cnst(_int i 2 0 12(_arch)))
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 2(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 2(_ent(_in))))
		(_port(_int B 0 0 2(_ent(_in))))
		(_port(_int Cin -1 0 2(_ent(_in))))
		(_port(_int Cout -1 0 2(_ent(_out))))
		(_port(_int Sum 0 0 2(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 9(_array -1((_dto i 7 i 0)))))
		(_sig(_int C 1 0 9(_arch(_uni))))
		(_type(_int ~INTEGER~range~7~downto~0~13 0 12(_scalar (_dto i 7 i 0))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_alias((Cout)(C(7))))(_trgt(3))(_sens(5(7))))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Estructura 4 -1)
)
I 000047 55 1376          1762115326683 Driver
(_unit VHDL(test_adder8 0 30(driver 0 32))
	(_version vf5)
	(_time 1762115326684 2025.11.02 17:28:46)
	(_source(\../src/Tp5.vhd\))
	(_parameters tan)
	(_code 484d4e4a451e1f5f4d440e12184e4c4e4c4e4d4f4a)
	(_ent
		(_time 1762105504320)
	)
	(_comp
		(Adder8
			(_object
				(_port(_int A 0 0 34(_ent (_in))))
				(_port(_int B 0 0 34(_ent (_in))))
				(_port(_int Cin -1 0 34(_ent (_in))))
				(_port(_int Cout -1 0 34(_ent (_out))))
				(_port(_int Sum 0 0 34(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 39(_comp Adder8)
		(_port
			((A)(A))
			((B)(B))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . Adder8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 34(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 0 36(_array -1((_dto i 7 i 0)))))
		(_sig(_int A 1 0 36(_arch(_uni))))
		(_sig(_int B 1 0 36(_arch(_uni))))
		(_sig(_int Sum 1 0 36(_arch(_uni))))
		(_sig(_int Cin -1 0 37(_arch(_uni((i 0))))))
		(_sig(_int Cout -1 0 37(_arch(_uni((i 0))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 41(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 0 41(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 0 40(_prcs(_wait_for)(_trgt(0)(1))(_read(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(0 0)
		(0 16777216)
	)
	(_model . Driver 1 -1)
)
I 000044 55 1158          1762115326696 FSM
(_unit VHDL(controller 0 1(fsm 0 8))
	(_version vf5)
	(_time 1762115326697 2025.11.02 17:28:46)
	(_source(\../src/Tp7.vhd\))
	(_parameters tan)
	(_code 57535654060056405050450d505104510451525055)
	(_ent
		(_time 1762105724364)
	)
	(_object
		(_port(_int STB -1 0 3(_ent(_in))))
		(_port(_int CLK -1 0 3(_ent(_in)(_event))))
		(_port(_int LSB -1 0 3(_ent(_in))))
		(_port(_int Stop -1 0 3(_ent(_in))))
		(_port(_int Init -1 0 4(_ent(_out))))
		(_port(_int Shift -1 0 4(_ent(_out))))
		(_port(_int Add -1 0 4(_ent(_out))))
		(_port(_int Done -1 0 4(_ent(_out))))
		(_type(_int States 0 9(_enum1 InitS CheckS AddS ShiftS EndS (_to i 0 i 4))))
		(_sig(_int State 0 0 10(_arch(_uni((i 4))))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(4))(_sens(8)))))
			(line__15(_arch 1 0 15(_assignment(_trgt(6))(_sens(8)))))
			(line__16(_arch 2 0 16(_assignment(_trgt(5))(_sens(8)))))
			(line__17(_arch 3 0 17(_assignment(_trgt(7))(_sens(8)))))
			(StateMachine(_arch 4 0 20(_prcs(_trgt(8))(_sens(1)(0)(2)(3)(8))(_dssslsensitivity 1))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . FSM 5 -1)
)
I 000047 55 1744          1762115326707 Driver
(_unit VHDL(test_controller 0 53(driver 0 55))
	(_version vf5)
	(_time 1762115326708 2025.11.02 17:28:46)
	(_source(\../src/Tp7.vhd\))
	(_parameters tan)
	(_code 57525154550100405155110d055101510250535055)
	(_ent
		(_time 1762105724375)
	)
	(_comp
		(Controller
			(_object
				(_port(_int STB -1 0 58(_ent (_in))))
				(_port(_int CLK -1 0 58(_ent (_in))))
				(_port(_int LSB -1 0 58(_ent (_in))))
				(_port(_int Stop -1 0 58(_ent (_in))))
				(_port(_int Init -1 0 59(_ent (_out))))
				(_port(_int Shift -1 0 59(_ent (_out))))
				(_port(_int Add -1 0 59(_ent (_out))))
				(_port(_int Done -1 0 59(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 67(_comp Controller)
		(_port
			((STB)(STB))
			((CLK)(CLK))
			((LSB)(LSB))
			((Stop)(Stop))
			((Init)(Init))
			((Shift)(Shift))
			((Add)(Add))
			((Done)(Done))
		)
		(_use(_ent . Controller)
		)
	)
	(_object
		(_sig(_int STB -1 0 63(_arch(_uni))))
		(_sig(_int LSB -1 0 63(_arch(_uni))))
		(_sig(_int Done -1 0 63(_arch(_uni))))
		(_sig(_int Init -1 0 63(_arch(_uni))))
		(_sig(_int Shift -1 0 63(_arch(_uni))))
		(_sig(_int Add -1 0 63(_arch(_uni))))
		(_sig(_int Stop -1 0 63(_arch(_uni))))
		(_sig(_int CLK -1 0 64(_arch(_uni((i 1)))(_event))))
		(_sig(_int ENA -1 0 64(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 73(_array -1((_dto i 7 i 0)))))
		(_var(_int Val 0 0 73(_prcs 2)))
		(_prcs
			(Clock(_arch 0 0 69(_assignment(_trgt(7))(_sens(7)(8)))))
			(Enable(_arch 1 0 70(_assignment(_trgt(8)))))
			(Stimulus(_arch 2 0 72(_prcs(_trgt(0)(1)(6))(_sens(7))(_read(2)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16843008 16777472)
	)
	(_model . Driver 3 -1)
)
I 000050 55 4162          1762115326725 funcional
(_unit VHDL(multiplicador 0 1(funcional 0 10))
	(_version vf5)
	(_time 1762115326726 2025.11.02 17:28:46)
	(_source(\../src/Tp9.vhd\))
	(_parameters tan)
	(_code 777321777520706077756e2c267124717e71747176)
	(_ent
		(_time 1762115279714)
	)
	(_comp
		(Controller
			(_object
				(_port(_int STB -1 0 26(_ent (_in))))
				(_port(_int CLK -1 0 26(_ent (_in))))
				(_port(_int LSB -1 0 26(_ent (_in))))
				(_port(_int Stop -1 0 26(_ent (_in))))
				(_port(_int Init -1 0 27(_ent (_out))))
				(_port(_int Shift -1 0 27(_ent (_out))))
				(_port(_int Add -1 0 27(_ent (_out))))
				(_port(_int Done -1 0 27(_ent (_out))))
			)
		)
		(ShiftN
			(_object
				(_port(_int CLK -1 0 14(_ent (_in))))
				(_port(_int CLR -1 0 15(_ent (_in))))
				(_port(_int LD -1 0 16(_ent (_in))))
				(_port(_int SH -1 0 17(_ent (_in))))
				(_port(_int DIR -1 0 18(_ent (_in))))
				(_type(_int ~BIT_VECTOR~13 0 19(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int D 4 0 19(_ent (_in))))
				(_type(_int ~BIT_VECTOR~131 0 20(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int Q 5 0 20(_ent (_out))))
			)
		)
		(Adder8
			(_object
				(_port(_int A 2 0 32(_ent (_in))))
				(_port(_int B 2 0 32(_ent (_in))))
				(_port(_int Cin -1 0 33(_ent (_in))))
				(_port(_int Cout -1 0 34(_ent (_out))))
				(_port(_int Sum 2 0 35(_ent (_out))))
			)
		)
	)
	(_inst FSM 0 53(_comp Controller)
		(_port
			((STB)(STB))
			((CLK)(Clk))
			((LSB)(LSB))
			((Stop)(Stop))
			((Init)(Init))
			((Shift)(Shift))
			((Add)(Add))
			((Done)(Done))
		)
		(_use(_ent . Controller)
		)
	)
	(_inst R_SRB 0 54(_comp ShiftN)
		(_port
			((CLK)(Clk))
			((CLR)((i 0)))
			((LD)(Init))
			((SH)(Shift))
			((DIR)((i 1)))
			((D)(B))
			((Q)(Q_SRB))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst R_SRA 0 55(_comp ShiftN)
		(_port
			((CLK)(Clk))
			((CLR)((i 0)))
			((LD)(Init))
			((SH)(Shift))
			((DIR)((i 0)))
			((D)(A))
			((Q)(Q_SRA))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst ADDER 0 56(_comp Adder8)
		(_port
			((A)(Q_SRB))
			((B)(Result))
			((Cin)((i 0)))
			((Cout)(_open))
			((Sum)(AdderRes))
		)
		(_use(_ent . Adder8)
			(_port
				((A)(A))
				((B)(B))
				((Cin)(Cin))
				((Cout)(Cout))
				((Sum)(Sum))
			)
		)
	)
	(_inst ACC 0 57(_comp ShiftN)
		(_port
			((CLK)(Clk))
			((CLR)(Init))
			((LD)(Add))
			((SH)((i 0)))
			((DIR)((i 0)))
			((D)(AdderRes))
			((Q)(Result))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_block AsignacionSignals 0 59
		(_object
			(_prcs
				(line__63(_arch 0 0 63(_assignment(_alias((LSB)(Q_SRA(0))))(_trgt(6))(_sens(13(0))))))
				(line__64(_arch 1 0 64(_assignment(_trgt(7))(_sens(13(0))(13(1))(13(2))(13(3))(13(4))(13(5))(13(6))(13(7))))))
			)
		)
	)
	(_object
		(_port(_int Clk -1 0 3(_ent(_in))))
		(_type(_int ~BIT_VECTOR{3~downto~0}~12 0 4(_array -1((_dto i 3 i 0)))))
		(_port(_int A 0 0 4(_ent(_in))))
		(_port(_int B 0 0 4(_ent(_in))))
		(_port(_int STB -1 0 5(_ent(_in))))
		(_port(_int Done -1 0 6(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int Result 1 0 7(_ent(_inout))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 32(_array -1((_dto i 7 i 0)))))
		(_sig(_int LSB -1 0 48(_arch(_uni))))
		(_sig(_int Stop -1 0 48(_arch(_uni))))
		(_sig(_int Shift -1 0 48(_arch(_uni))))
		(_sig(_int Init -1 0 48(_arch(_uni))))
		(_sig(_int Add -1 0 48(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~133 0 49(_array -1((_dto i 7 i 0)))))
		(_sig(_int AdderRes 3 0 49(_arch(_uni))))
		(_sig(_int Q_SRB 3 0 49(_arch(_uni))))
		(_sig(_int Q_SRA 3 0 49(_arch(_uni))))
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . funcional 2 -1)
)
I 000047 55 976           1762115344136 prueba
(_unit VHDL(simple 0 2(prueba 0 5))
	(_version vf5)
	(_time 1762115344137 2025.11.02 17:29:04)
	(_source(\../src/simple.vhd\))
	(_parameters tan)
	(_code 75747074792275627477362f217276737c73217275)
	(_ent
		(_time 1756325127014)
	)
	(_object
		(_type(_int ~STRING~13 0 6(_array -1((_to i 1 i 11)))))
		(_cnst(_int mensaje 0 0 6(_arch(_string \"hola, mundo"\))))
		(_sig(_int canal -1 0 7(_arch(_uni((i 32))))))
		(_var(_int linea -2 0 10(_prcs 0)))
		(_var(_int dummy -3 0 11(_prcs 0)))
		(_prcs
			(p1(_arch 0 0 9(_prcs(_wait_for)(_trgt(0))(_mon))))
		)
		(_subprogram
			(_ext WRITE(1 21))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext std.TEXTIO.LINE(1 LINE)))
		(_type(_ext std.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext std.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext std.TEXTIO.TEXT(1 TEXT)))
		(_var(_ext std.TEXTIO.OUTPUT(1 OUTPUT)))
	)
	(_use(std(standard))(std(TEXTIO)))
	(_model . prueba 1 -1)
)
I 000053 55 1456          1762115344153 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 1 4))
	(_version vf5)
	(_time 1762115344154 2025.11.02 17:29:04)
	(_source(\../src/practica2.vhd\(\../src/Tp2.vhd\)))
	(_parameters tan)
	(_code 8484868a86d3d69281d392ded38280828282828280)
	(_ent
		(_time 1756945109009)
	)
	(_object
		(_port(_int Preset -1 0 3(_ent(_in))))
		(_port(_int Clear -1 0 4(_ent(_in))))
		(_port(_int Clock -1 0 5(_ent(_in))))
		(_port(_int Data -1 0 6(_ent(_in))))
		(_port(_int Q -1 0 7(_ent(_out))))
		(_port(_int QBar -1 0 8(_ent(_out))))
		(_sig(_int A -1 1 6(_arch(_uni))))
		(_sig(_int B -1 1 6(_arch(_uni))))
		(_sig(_int C -1 1 6(_arch(_uni))))
		(_sig(_int D -1 1 6(_arch(_uni))))
		(_sig(_int Qint -1 1 7(_arch(_uni))))
		(_sig(_int QbarInt -1 1 7(_arch(_uni))))
		(_prcs
			(line__10(_arch 0 1 10(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__11(_arch 1 1 11(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__12(_arch 2 1 12(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__13(_arch 3 1 13(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__14(_arch 4 1 14(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__15(_arch 5 1 15(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__16(_arch 6 1 16(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__17(_arch 7 1 17(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000047 55 1572          1762115344159 Driver
(_unit VHDL(test_dff 0 35(driver 1 23))
	(_version vf5)
	(_time 1762115344160 2025.11.02 17:29:04)
	(_source(\../src/practica2.vhd\(\../src/Tp2.vhd\)))
	(_parameters tan)
	(_code 8485868a85d2d39384d4c2ded18282828283808281)
	(_ent
		(_time 1757604784042)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 1 26(_ent (_in))))
				(_port(_int Clear -1 1 26(_ent (_in))))
				(_port(_int Clock -1 1 26(_ent (_in))))
				(_port(_int Data -1 1 26(_ent (_in))))
				(_port(_int Q -1 1 27(_ent (_out))))
				(_port(_int Qbar -1 1 27(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 45(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(QBar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 1 34(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 1 34(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 1 35(_arch(_uni))))
		(_sig(_int Data -1 1 35(_arch(_uni))))
		(_sig(_int Q -1 1 35(_arch(_uni))))
		(_sig(_int QBar -1 1 35(_arch(_uni))))
		(_cnst(_int Tsetup -2 1 40(_arch((ps 4652007308841189376)))))
		(_cnst(_int Thold -2 1 41(_arch((ps 4652007308841189376)))))
		(_cnst(_int TClk -2 1 42(_arch((ps 4656519704561582080)))))
		(_cnst(_int \TClk/2\ -2 1 0(_int gms(_code 2))))
		(_prcs
			(ClockGen(_arch 0 1 51(_prcs(_wait_for)(_trgt(2)))))
			(Stimulus(_arch 1 1 62(_prcs(_wait_for)(_trgt(1)(3))(_sens(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
	)
	(_use(std(standard)))
	(_model . Driver 3 -1)
)
I 000051 55 2526          1762115344175 Estructura
(_unit VHDL(latch8 0 5(estructura 0 15))
	(_version vf5)
	(_time 1762115344176 2025.11.02 17:29:04)
	(_source(\../src/Tp3.vhd\))
	(_parameters tan)
	(_code 9494c19b91c2c48295928ccbcd92c7929593909297)
	(_ent
		(_time 1757617207297)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 18(_ent (_in))))
				(_port(_int Clear -1 0 19(_ent (_in))))
				(_port(_int Clock -1 0 20(_ent (_in))))
				(_port(_int Data -1 0 21(_ent (_in))))
				(_port(_int Q -1 0 22(_ent (_out))))
				(_port(_int QBar -1 0 23(_ent (_out))))
			)
		)
	)
	(_inst F7 0 29(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(7)))
			((Q)(Q(7)))
			((QBar)(QBar(7)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F6 0 30(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(6)))
			((Q)(Q(6)))
			((QBar)(QBar(6)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F5 0 31(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(5)))
			((Q)(Q(5)))
			((QBar)(QBar(5)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F4 0 32(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(4)))
			((Q)(Q(4)))
			((QBar)(QBar(4)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F3 0 33(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(3)))
			((Q)(Q(3)))
			((QBar)(QBar(3)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F2 0 34(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(2)))
			((Q)(Q(2)))
			((QBar)(QBar(2)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F1 0 35(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(1)))
			((Q)(Q(1)))
			((QBar)(QBar(1)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F0 0 36(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(0)))
			((Q)(Q(0)))
			((QBar)(QBar(0)))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 7(_ent(_in))))
		(_port(_int Clk -1 0 8(_ent(_in))))
		(_port(_int Pre -1 0 9(_ent(_in))))
		(_port(_int Clr -1 0 10(_ent(_in))))
		(_port(_int Q 0 0 11(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 27(_array -1((_dto i 7 i 0)))))
		(_sig(_int QBar 1 0 27(_arch(_uni))))
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
)
I 000047 55 1425          1762115344181 Driver
(_unit VHDL(test_latch8 0 44(driver 0 47))
	(_version vf5)
	(_time 1762115344182 2025.11.02 17:29:04)
	(_source(\../src/Tp3.vhd\))
	(_parameters tan)
	(_code a4a5a6f3a5f2f3b3a3a4e2fea6a2a5a3a0a2a7a2ac)
	(_ent
		(_time 1757617207303)
	)
	(_comp
		(Latch8
			(_object
				(_port(_int D 0 0 50(_ent (_in))))
				(_port(_int Clk -1 0 51(_ent (_in))))
				(_port(_int Pre -1 0 52(_ent (_in))))
				(_port(_int Clr -1 0 53(_ent (_in))))
				(_port(_int Q 0 0 54(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 61(_comp Latch8)
		(_port
			((D)(D))
			((Clk)(Clk))
			((Pre)(Pre))
			((Clr)(Clr))
			((Q)(Q))
		)
		(_use(_ent . Latch8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 50(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 0 58(_array -1((_dto i 7 i 0)))))
		(_sig(_int D 1 0 58(_arch(_uni))))
		(_sig(_int Q 1 0 58(_arch(_uni))))
		(_sig(_int Clk -1 0 59(_arch(_uni((i 1))))))
		(_sig(_int Pre -1 0 59(_arch(_uni((i 1))))))
		(_sig(_int Clr -1 0 59(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 64(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 0 64(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 0 63(_prcs(_wait_for)(_trgt(0)(2)(3)(4))(_mon)(_read(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16777216 16842752)
		(1684107084 1767982624 6579564)
	)
	(_model . Driver 1 -1)
)
I 000049 55 694           1762115344192 ecuacion
(_unit VHDL(fulladder 0 4(ecuacion 0 5))
	(_version vf5)
	(_time 1762115344193 2025.11.02 17:29:04)
	(_source(\../src/Tp4.vhd\))
	(_parameters tan)
	(_code b3b3b3e6b5e4b4a5e0e7a2e9e6b5b7b5b6b4b1b5b5)
	(_ent
		(_time 1760631855757)
	)
	(_object
		(_port(_int X -1 0 6(_ent(_in))))
		(_port(_int Y -1 0 6(_ent(_in))))
		(_port(_int Cin -1 0 6(_ent(_in))))
		(_port(_int Cout -1 0 7(_ent(_out))))
		(_port(_int Sum -1 0 7(_ent(_out))))
		(_prcs
			(line__7(_arch 0 0 7(_assignment(_trgt(4))(_sens(0)(1)(2)))))
			(line__8(_arch 1 0 8(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . ecuacion 2 -1)
)
I 000047 55 1536          1762115344198 driver
(_unit VHDL(test_sumador 0 15(driver 0 18))
	(_version vf5)
	(_time 1762115344199 2025.11.02 17:29:04)
	(_source(\../src/Tp4.vhd\))
	(_parameters tan)
	(_code b3b2b1e7b5e5e4a4b5b0f5e8e1b4b6b5e7b5b2b5b7)
	(_ent
		(_time 1760631980048)
	)
	(_comp
		(fulladder
			(_object
				(_port(_int X -1 0 20(_ent (_in))))
				(_port(_int Y -1 0 20(_ent (_in))))
				(_port(_int Cin -1 0 20(_ent (_in))))
				(_port(_int Cout -1 0 20(_ent (_out))))
				(_port(_int Sum -1 0 20(_ent (_out))))
			)
		)
	)
	(_inst uut 0 24(_comp fulladder)
		(_port
			((X)(X))
			((Y)(Y))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . fulladder)
		)
	)
	(_object
		(_sig(_int X -1 0 22(_arch(_uni))))
		(_sig(_int Y -1 0 22(_arch(_uni))))
		(_sig(_int Cin -1 0 22(_arch(_uni))))
		(_sig(_int Cout -1 0 22(_arch(_uni))))
		(_sig(_int Sum -1 0 22(_arch(_uni))))
		(_type(_int Entry 0 26(_record(X -1)(Y -1)(Cin -1)(Cout -1)(Sum -1))))
		(_type(_int Table 0 30(_array 0((_to i 0 i 7)))))
		(_cnst(_int Tabla 1 0 31(_prcs 0((((i 0))((i 0))((i 0))((i 0))((i 0)))(((i 0))((i 0))((i 1))((i 0))((i 1)))(((i 0))((i 1))((i 0))((i 0))((i 1)))(((i 0))((i 1))((i 1))((i 1))((i 0)))(((i 1))((i 0))((i 0))((i 0))((i 1)))(((i 1))((i 0))((i 1))((i 1))((i 0)))(((i 1))((i 1))((i 0))((i 1))((i 0)))(((i 1))((i 1))((i 1))((i 1))((i 1)))))))
		(_prcs
			(estimulo(_arch 0 0 25(_prcs(_trgt(0)(1)(2))(_mon)(_read(3)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . driver 1 -1)
)
I 000049 55 1300          1762115344221 Behavior
(_unit VHDL(shiftn 0 1(behavior 0 17))
	(_version vf5)
	(_time 1762115344222 2025.11.02 17:29:04)
	(_source(\../src/Tp6.vhd\))
	(_parameters tan)
	(_code c3c2c696c8949ed5c795d799c7c4c0c5cbc5cac5c5)
	(_ent
		(_time 1762105610433)
	)
	(_object
		(_port(_int CLK -1 0 3(_ent(_in)(_event))))
		(_port(_int CLR -1 0 4(_ent(_in))))
		(_port(_int LD -1 0 5(_ent(_in))))
		(_port(_int SH -1 0 6(_ent(_in))))
		(_port(_int DIR -1 0 7(_ent(_in))))
		(_type(_int ~BIT_VECTOR~12 0 8(_array -1((_uto i 0 i 2147483647)))))
		(_port(_int D 0 0 8(_ent(_in))))
		(_type(_int ~BIT_VECTOR~121 0 9(_array -1((_uto i 0 i 2147483647)))))
		(_port(_int Q 1 0 9(_ent(_out))))
		(_type(_int InBits 0 20(_scalar (_dto c 2 i 0))))
		(_type(_int OutBits 0 21(_scalar (_dto c 3 i 0))))
		(_type(_int ~BIT_VECTOR{Q'LENGTH-1~downto~0}~13 0 22(_array -1((_dto c 4 i 0)))))
		(_var(_int State 4 0 22(_prcs 1)))
		(_prcs
			(line__12(_ent 0 0 12(_assertion(_mon))))
			(Shifter(_arch 1 0 19(_prcs(_simple)(_trgt(6))(_sens(0)(1))(_read(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(1920233029 543253601 1869488196 1650811936 1702043749 1634541682 1629954163 1634231150 1970348071 1634476133 1818325792 543253609 81)
	)
	(_model . Behavior 5 -1)
)
I 000047 55 1572          1762115344233 Driver
(_unit VHDL(test_shiftn 0 47(driver 0 49))
	(_version vf5)
	(_time 1762115344234 2025.11.02 17:29:04)
	(_source(\../src/Tp6.vhd\))
	(_parameters tan)
	(_code d3d2d181d58584c4d580958881d5dbd5dad5d5d4d7)
	(_ent
		(_time 1762105610458)
	)
	(_comp
		(ShiftN
			(_object
				(_port(_int CLK -1 0 52(_ent (_in))))
				(_port(_int CLR -1 0 53(_ent (_in))))
				(_port(_int LD -1 0 54(_ent (_in))))
				(_port(_int SH -1 0 55(_ent (_in))))
				(_port(_int DIR -1 0 56(_ent (_in))))
				(_type(_int ~BIT_VECTOR~13 0 57(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int D 2 0 57(_ent (_in))))
				(_type(_int ~BIT_VECTOR~131 0 58(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int Q 3 0 58(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 67(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)(CLR))
			((LD)(LD))
			((SH)(SH))
			((DIR)(DIR))
			((D)(D))
			((Q)(Q))
		)
		(_use(_ent . ShiftN)
		)
	)
	(_object
		(_sig(_int CLK -1 0 62(_arch(_uni))))
		(_sig(_int CLR -1 0 62(_arch(_uni))))
		(_sig(_int LD -1 0 62(_arch(_uni))))
		(_sig(_int SH -1 0 62(_arch(_uni))))
		(_sig(_int DIR -1 0 62(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{1~to~4}~13 0 63(_array -1((_to i 1 i 4)))))
		(_sig(_int D 0 0 63(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{8~downto~1}~13 0 64(_array -1((_dto i 8 i 1)))))
		(_sig(_int Q 1 0 64(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 69(_prcs(_wait_for)(_trgt(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(65793)
	)
	(_model . Driver 1 -1)
)
I 000051 55 1865          1762115344252 Estructura
(_unit VHDL(adder8 0 1(estructura 0 5))
	(_version vf5)
	(_time 1762115344253 2025.11.02 17:29:04)
	(_source(\../src/Tp5.vhd\))
	(_parameters tan)
	(_code e2e2e5b1e4b5b2f4e6edf0bdbbe4e3e4e6e4e6e4e7)
	(_ent
		(_time 1762105504299)
	)
	(_comp
		(fulladder
			(_object
				(_port(_int X -1 0 7(_ent (_in))))
				(_port(_int Y -1 0 7(_ent (_in))))
				(_port(_int Cin -1 0 7(_ent (_in))))
				(_port(_int Cout -1 0 7(_ent (_out))))
				(_port(_int Sum -1 0 7(_ent (_out))))
			)
		)
	)
	(_generate Stages 0 11(_for 2 )
		(_generate LowBit 0 13(_if 1)
			(_inst FA 0 15(_comp fulladder)
				(_port
					((X)(A(0)))
					((Y)(B(0)))
					((Cin)(Cin))
					((Cout)(C(0)))
					((Sum)(Sum(0)))
				)
				(_use(_ent . fulladder)
				)
			)
		)
		(_generate OtherBits 0 18(_if 2)
			(_inst FA 0 20(_comp fulladder)
				(_port
					((X)(A(_object 0)))
					((Y)(B(_object 0)))
					((Cin)(C(_index 3)))
					((Cout)(C(_object 0)))
					((Sum)(Sum(_object 0)))
				)
				(_use(_ent . fulladder)
				)
			)
		)
		(_object
			(_cnst(_int i 2 0 12(_arch)))
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 2(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 2(_ent(_in))))
		(_port(_int B 0 0 2(_ent(_in))))
		(_port(_int Cin -1 0 2(_ent(_in))))
		(_port(_int Cout -1 0 2(_ent(_out))))
		(_port(_int Sum 0 0 2(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 9(_array -1((_dto i 7 i 0)))))
		(_sig(_int C 1 0 9(_arch(_uni))))
		(_type(_int ~INTEGER~range~7~downto~0~13 0 12(_scalar (_dto i 7 i 0))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_alias((Cout)(C(7))))(_trgt(3))(_sens(5(7))))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Estructura 4 -1)
)
I 000047 55 1376          1762115344258 Driver
(_unit VHDL(test_adder8 0 30(driver 0 32))
	(_version vf5)
	(_time 1762115344259 2025.11.02 17:29:04)
	(_source(\../src/Tp5.vhd\))
	(_parameters tan)
	(_code f2f3f0a2f5a4a5e5f7feb4a8a2f4f6f4f6f4f7f5f0)
	(_ent
		(_time 1762105504320)
	)
	(_comp
		(Adder8
			(_object
				(_port(_int A 0 0 34(_ent (_in))))
				(_port(_int B 0 0 34(_ent (_in))))
				(_port(_int Cin -1 0 34(_ent (_in))))
				(_port(_int Cout -1 0 34(_ent (_out))))
				(_port(_int Sum 0 0 34(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 39(_comp Adder8)
		(_port
			((A)(A))
			((B)(B))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . Adder8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 34(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 0 36(_array -1((_dto i 7 i 0)))))
		(_sig(_int A 1 0 36(_arch(_uni))))
		(_sig(_int B 1 0 36(_arch(_uni))))
		(_sig(_int Sum 1 0 36(_arch(_uni))))
		(_sig(_int Cin -1 0 37(_arch(_uni((i 0))))))
		(_sig(_int Cout -1 0 37(_arch(_uni((i 0))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 41(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 0 41(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 0 40(_prcs(_wait_for)(_trgt(0)(1))(_read(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(0 0)
		(0 16777216)
	)
	(_model . Driver 1 -1)
)
I 000044 55 1158          1762115344272 FSM
(_unit VHDL(controller 0 1(fsm 0 8))
	(_version vf5)
	(_time 1762115344273 2025.11.02 17:29:04)
	(_source(\../src/Tp7.vhd\))
	(_parameters tan)
	(_code 01010507565600160606135b060752075207040603)
	(_ent
		(_time 1762105724364)
	)
	(_object
		(_port(_int STB -1 0 3(_ent(_in))))
		(_port(_int CLK -1 0 3(_ent(_in)(_event))))
		(_port(_int LSB -1 0 3(_ent(_in))))
		(_port(_int Stop -1 0 3(_ent(_in))))
		(_port(_int Init -1 0 4(_ent(_out))))
		(_port(_int Shift -1 0 4(_ent(_out))))
		(_port(_int Add -1 0 4(_ent(_out))))
		(_port(_int Done -1 0 4(_ent(_out))))
		(_type(_int States 0 9(_enum1 InitS CheckS AddS ShiftS EndS (_to i 0 i 4))))
		(_sig(_int State 0 0 10(_arch(_uni((i 4))))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(4))(_sens(8)))))
			(line__15(_arch 1 0 15(_assignment(_trgt(6))(_sens(8)))))
			(line__16(_arch 2 0 16(_assignment(_trgt(5))(_sens(8)))))
			(line__17(_arch 3 0 17(_assignment(_trgt(7))(_sens(8)))))
			(StateMachine(_arch 4 0 20(_prcs(_trgt(8))(_sens(1)(0)(2)(3)(8))(_dssslsensitivity 1))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . FSM 5 -1)
)
I 000047 55 1744          1762115344283 Driver
(_unit VHDL(test_controller 0 53(driver 0 55))
	(_version vf5)
	(_time 1762115344284 2025.11.02 17:29:04)
	(_source(\../src/Tp7.vhd\))
	(_parameters tan)
	(_code 01000207055756160703475b530757075406050603)
	(_ent
		(_time 1762105724375)
	)
	(_comp
		(Controller
			(_object
				(_port(_int STB -1 0 58(_ent (_in))))
				(_port(_int CLK -1 0 58(_ent (_in))))
				(_port(_int LSB -1 0 58(_ent (_in))))
				(_port(_int Stop -1 0 58(_ent (_in))))
				(_port(_int Init -1 0 59(_ent (_out))))
				(_port(_int Shift -1 0 59(_ent (_out))))
				(_port(_int Add -1 0 59(_ent (_out))))
				(_port(_int Done -1 0 59(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 67(_comp Controller)
		(_port
			((STB)(STB))
			((CLK)(CLK))
			((LSB)(LSB))
			((Stop)(Stop))
			((Init)(Init))
			((Shift)(Shift))
			((Add)(Add))
			((Done)(Done))
		)
		(_use(_ent . Controller)
		)
	)
	(_object
		(_sig(_int STB -1 0 63(_arch(_uni))))
		(_sig(_int LSB -1 0 63(_arch(_uni))))
		(_sig(_int Done -1 0 63(_arch(_uni))))
		(_sig(_int Init -1 0 63(_arch(_uni))))
		(_sig(_int Shift -1 0 63(_arch(_uni))))
		(_sig(_int Add -1 0 63(_arch(_uni))))
		(_sig(_int Stop -1 0 63(_arch(_uni))))
		(_sig(_int CLK -1 0 64(_arch(_uni((i 1)))(_event))))
		(_sig(_int ENA -1 0 64(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 73(_array -1((_dto i 7 i 0)))))
		(_var(_int Val 0 0 73(_prcs 2)))
		(_prcs
			(Clock(_arch 0 0 69(_assignment(_trgt(7))(_sens(7)(8)))))
			(Enable(_arch 1 0 70(_assignment(_trgt(8)))))
			(Stimulus(_arch 2 0 72(_prcs(_trgt(0)(1)(6))(_sens(7))(_read(2)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16843008 16777472)
	)
	(_model . Driver 3 -1)
)
I 000050 55 4162          1762115344301 funcional
(_unit VHDL(multiplicador 0 1(funcional 0 10))
	(_version vf5)
	(_time 1762115344302 2025.11.02 17:29:04)
	(_source(\../src/Tp9.vhd\))
	(_parameters tan)
	(_code 21217224257626362123387a702772272827222720)
	(_ent
		(_time 1762115279714)
	)
	(_comp
		(Controller
			(_object
				(_port(_int STB -1 0 26(_ent (_in))))
				(_port(_int CLK -1 0 26(_ent (_in))))
				(_port(_int LSB -1 0 26(_ent (_in))))
				(_port(_int Stop -1 0 26(_ent (_in))))
				(_port(_int Init -1 0 27(_ent (_out))))
				(_port(_int Shift -1 0 27(_ent (_out))))
				(_port(_int Add -1 0 27(_ent (_out))))
				(_port(_int Done -1 0 27(_ent (_out))))
			)
		)
		(ShiftN
			(_object
				(_port(_int CLK -1 0 14(_ent (_in))))
				(_port(_int CLR -1 0 15(_ent (_in))))
				(_port(_int LD -1 0 16(_ent (_in))))
				(_port(_int SH -1 0 17(_ent (_in))))
				(_port(_int DIR -1 0 18(_ent (_in))))
				(_type(_int ~BIT_VECTOR~13 0 19(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int D 4 0 19(_ent (_in))))
				(_type(_int ~BIT_VECTOR~131 0 20(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int Q 5 0 20(_ent (_out))))
			)
		)
		(Adder8
			(_object
				(_port(_int A 2 0 32(_ent (_in))))
				(_port(_int B 2 0 32(_ent (_in))))
				(_port(_int Cin -1 0 33(_ent (_in))))
				(_port(_int Cout -1 0 34(_ent (_out))))
				(_port(_int Sum 2 0 35(_ent (_out))))
			)
		)
	)
	(_inst FSM 0 53(_comp Controller)
		(_port
			((STB)(STB))
			((CLK)(Clk))
			((LSB)(LSB))
			((Stop)(Stop))
			((Init)(Init))
			((Shift)(Shift))
			((Add)(Add))
			((Done)(Done))
		)
		(_use(_ent . Controller)
		)
	)
	(_inst R_SRB 0 54(_comp ShiftN)
		(_port
			((CLK)(Clk))
			((CLR)((i 0)))
			((LD)(Init))
			((SH)(Shift))
			((DIR)((i 1)))
			((D)(B))
			((Q)(Q_SRB))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst R_SRA 0 55(_comp ShiftN)
		(_port
			((CLK)(Clk))
			((CLR)((i 0)))
			((LD)(Init))
			((SH)(Shift))
			((DIR)((i 0)))
			((D)(A))
			((Q)(Q_SRA))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst ADDER 0 56(_comp Adder8)
		(_port
			((A)(Q_SRB))
			((B)(Result))
			((Cin)((i 0)))
			((Cout)(_open))
			((Sum)(AdderRes))
		)
		(_use(_ent . Adder8)
			(_port
				((A)(A))
				((B)(B))
				((Cin)(Cin))
				((Cout)(Cout))
				((Sum)(Sum))
			)
		)
	)
	(_inst ACC 0 57(_comp ShiftN)
		(_port
			((CLK)(Clk))
			((CLR)(Init))
			((LD)(Add))
			((SH)((i 0)))
			((DIR)((i 0)))
			((D)(AdderRes))
			((Q)(Result))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_block AsignacionSignals 0 59
		(_object
			(_prcs
				(line__63(_arch 0 0 63(_assignment(_alias((LSB)(Q_SRA(0))))(_trgt(6))(_sens(13(0))))))
				(line__64(_arch 1 0 64(_assignment(_trgt(7))(_sens(13(0))(13(1))(13(2))(13(3))(13(4))(13(5))(13(6))(13(7))))))
			)
		)
	)
	(_object
		(_port(_int Clk -1 0 3(_ent(_in))))
		(_type(_int ~BIT_VECTOR{3~downto~0}~12 0 4(_array -1((_dto i 3 i 0)))))
		(_port(_int A 0 0 4(_ent(_in))))
		(_port(_int B 0 0 4(_ent(_in))))
		(_port(_int STB -1 0 5(_ent(_in))))
		(_port(_int Done -1 0 6(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int Result 1 0 7(_ent(_inout))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 32(_array -1((_dto i 7 i 0)))))
		(_sig(_int LSB -1 0 48(_arch(_uni))))
		(_sig(_int Stop -1 0 48(_arch(_uni))))
		(_sig(_int Shift -1 0 48(_arch(_uni))))
		(_sig(_int Init -1 0 48(_arch(_uni))))
		(_sig(_int Add -1 0 48(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~133 0 49(_array -1((_dto i 7 i 0)))))
		(_sig(_int AdderRes 3 0 49(_arch(_uni))))
		(_sig(_int Q_SRB 3 0 49(_arch(_uni))))
		(_sig(_int Q_SRA 3 0 49(_arch(_uni))))
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . funcional 2 -1)
)
I 000047 55 976           1762115410166 prueba
(_unit VHDL(simple 0 2(prueba 0 5))
	(_version vf5)
	(_time 1762115410167 2025.11.02 17:30:10)
	(_source(\../src/simple.vhd\))
	(_parameters tan)
	(_code 64656f64693364736566273e306367626d62306364)
	(_ent
		(_time 1756325127014)
	)
	(_object
		(_type(_int ~STRING~13 0 6(_array -1((_to i 1 i 11)))))
		(_cnst(_int mensaje 0 0 6(_arch(_string \"hola, mundo"\))))
		(_sig(_int canal -1 0 7(_arch(_uni((i 32))))))
		(_var(_int linea -2 0 10(_prcs 0)))
		(_var(_int dummy -3 0 11(_prcs 0)))
		(_prcs
			(p1(_arch 0 0 9(_prcs(_wait_for)(_trgt(0))(_mon))))
		)
		(_subprogram
			(_ext WRITE(1 21))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext std.TEXTIO.LINE(1 LINE)))
		(_type(_ext std.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext std.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext std.TEXTIO.TEXT(1 TEXT)))
		(_var(_ext std.TEXTIO.OUTPUT(1 OUTPUT)))
	)
	(_use(std(standard))(std(TEXTIO)))
	(_model . prueba 1 -1)
)
I 000053 55 1456          1762115410184 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 1 4))
	(_version vf5)
	(_time 1762115410185 2025.11.02 17:30:10)
	(_source(\../src/practica2.vhd\(\../src/Tp2.vhd\)))
	(_parameters tan)
	(_code 74747875762326627123622e237270727272727270)
	(_ent
		(_time 1756945109009)
	)
	(_object
		(_port(_int Preset -1 0 3(_ent(_in))))
		(_port(_int Clear -1 0 4(_ent(_in))))
		(_port(_int Clock -1 0 5(_ent(_in))))
		(_port(_int Data -1 0 6(_ent(_in))))
		(_port(_int Q -1 0 7(_ent(_out))))
		(_port(_int QBar -1 0 8(_ent(_out))))
		(_sig(_int A -1 1 6(_arch(_uni))))
		(_sig(_int B -1 1 6(_arch(_uni))))
		(_sig(_int C -1 1 6(_arch(_uni))))
		(_sig(_int D -1 1 6(_arch(_uni))))
		(_sig(_int Qint -1 1 7(_arch(_uni))))
		(_sig(_int QbarInt -1 1 7(_arch(_uni))))
		(_prcs
			(line__10(_arch 0 1 10(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__11(_arch 1 1 11(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__12(_arch 2 1 12(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__13(_arch 3 1 13(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__14(_arch 4 1 14(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__15(_arch 5 1 15(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__16(_arch 6 1 16(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__17(_arch 7 1 17(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000047 55 1572          1762115410190 Driver
(_unit VHDL(test_dff 0 35(driver 1 23))
	(_version vf5)
	(_time 1762115410191 2025.11.02 17:30:10)
	(_source(\../src/practica2.vhd\(\../src/Tp2.vhd\)))
	(_parameters tan)
	(_code 74757875752223637424322e217272727273707271)
	(_ent
		(_time 1757604784042)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 1 26(_ent (_in))))
				(_port(_int Clear -1 1 26(_ent (_in))))
				(_port(_int Clock -1 1 26(_ent (_in))))
				(_port(_int Data -1 1 26(_ent (_in))))
				(_port(_int Q -1 1 27(_ent (_out))))
				(_port(_int Qbar -1 1 27(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 45(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(QBar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 1 34(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 1 34(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 1 35(_arch(_uni))))
		(_sig(_int Data -1 1 35(_arch(_uni))))
		(_sig(_int Q -1 1 35(_arch(_uni))))
		(_sig(_int QBar -1 1 35(_arch(_uni))))
		(_cnst(_int Tsetup -2 1 40(_arch((ps 4652007308841189376)))))
		(_cnst(_int Thold -2 1 41(_arch((ps 4652007308841189376)))))
		(_cnst(_int TClk -2 1 42(_arch((ps 4656519704561582080)))))
		(_cnst(_int \TClk/2\ -2 1 0(_int gms(_code 2))))
		(_prcs
			(ClockGen(_arch 0 1 51(_prcs(_wait_for)(_trgt(2)))))
			(Stimulus(_arch 1 1 62(_prcs(_wait_for)(_trgt(1)(3))(_sens(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
	)
	(_use(std(standard)))
	(_model . Driver 3 -1)
)
I 000051 55 2526          1762115410206 Estructura
(_unit VHDL(latch8 0 5(estructura 0 15))
	(_version vf5)
	(_time 1762115410207 2025.11.02 17:30:10)
	(_source(\../src/Tp3.vhd\))
	(_parameters tan)
	(_code 8383d88d81d5d39582859bdcda85d0858284878580)
	(_ent
		(_time 1757617207297)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 18(_ent (_in))))
				(_port(_int Clear -1 0 19(_ent (_in))))
				(_port(_int Clock -1 0 20(_ent (_in))))
				(_port(_int Data -1 0 21(_ent (_in))))
				(_port(_int Q -1 0 22(_ent (_out))))
				(_port(_int QBar -1 0 23(_ent (_out))))
			)
		)
	)
	(_inst F7 0 29(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(7)))
			((Q)(Q(7)))
			((QBar)(QBar(7)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F6 0 30(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(6)))
			((Q)(Q(6)))
			((QBar)(QBar(6)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F5 0 31(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(5)))
			((Q)(Q(5)))
			((QBar)(QBar(5)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F4 0 32(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(4)))
			((Q)(Q(4)))
			((QBar)(QBar(4)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F3 0 33(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(3)))
			((Q)(Q(3)))
			((QBar)(QBar(3)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F2 0 34(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(2)))
			((Q)(Q(2)))
			((QBar)(QBar(2)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F1 0 35(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(1)))
			((Q)(Q(1)))
			((QBar)(QBar(1)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F0 0 36(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(0)))
			((Q)(Q(0)))
			((QBar)(QBar(0)))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 7(_ent(_in))))
		(_port(_int Clk -1 0 8(_ent(_in))))
		(_port(_int Pre -1 0 9(_ent(_in))))
		(_port(_int Clr -1 0 10(_ent(_in))))
		(_port(_int Q 0 0 11(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 27(_array -1((_dto i 7 i 0)))))
		(_sig(_int QBar 1 0 27(_arch(_uni))))
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
)
I 000047 55 1425          1762115410212 Driver
(_unit VHDL(test_latch8 0 44(driver 0 47))
	(_version vf5)
	(_time 1762115410213 2025.11.02 17:30:10)
	(_source(\../src/Tp3.vhd\))
	(_parameters tan)
	(_code 83828f8d85d5d4948483c5d981858284878580858b)
	(_ent
		(_time 1757617207303)
	)
	(_comp
		(Latch8
			(_object
				(_port(_int D 0 0 50(_ent (_in))))
				(_port(_int Clk -1 0 51(_ent (_in))))
				(_port(_int Pre -1 0 52(_ent (_in))))
				(_port(_int Clr -1 0 53(_ent (_in))))
				(_port(_int Q 0 0 54(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 61(_comp Latch8)
		(_port
			((D)(D))
			((Clk)(Clk))
			((Pre)(Pre))
			((Clr)(Clr))
			((Q)(Q))
		)
		(_use(_ent . Latch8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 50(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 0 58(_array -1((_dto i 7 i 0)))))
		(_sig(_int D 1 0 58(_arch(_uni))))
		(_sig(_int Q 1 0 58(_arch(_uni))))
		(_sig(_int Clk -1 0 59(_arch(_uni((i 1))))))
		(_sig(_int Pre -1 0 59(_arch(_uni((i 1))))))
		(_sig(_int Clr -1 0 59(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 64(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 0 64(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 0 63(_prcs(_wait_for)(_trgt(0)(2)(3)(4))(_mon)(_read(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16777216 16842752)
		(1684107084 1767982624 6579564)
	)
	(_model . Driver 1 -1)
)
I 000049 55 694           1762115410222 ecuacion
(_unit VHDL(fulladder 0 4(ecuacion 0 5))
	(_version vf5)
	(_time 1762115410223 2025.11.02 17:30:10)
	(_source(\../src/Tp4.vhd\))
	(_parameters tan)
	(_code 93939d9d95c49485c0c782c9c69597959694919595)
	(_ent
		(_time 1760631855757)
	)
	(_object
		(_port(_int X -1 0 6(_ent(_in))))
		(_port(_int Y -1 0 6(_ent(_in))))
		(_port(_int Cin -1 0 6(_ent(_in))))
		(_port(_int Cout -1 0 7(_ent(_out))))
		(_port(_int Sum -1 0 7(_ent(_out))))
		(_prcs
			(line__7(_arch 0 0 7(_assignment(_trgt(4))(_sens(0)(1)(2)))))
			(line__8(_arch 1 0 8(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . ecuacion 2 -1)
)
I 000047 55 1536          1762115410228 driver
(_unit VHDL(test_sumador 0 15(driver 0 18))
	(_version vf5)
	(_time 1762115410229 2025.11.02 17:30:10)
	(_source(\../src/Tp4.vhd\))
	(_parameters tan)
	(_code a3a2aff4a5f5f4b4a5a0e5f8f1a4a6a5f7a5a2a5a7)
	(_ent
		(_time 1760631980048)
	)
	(_comp
		(fulladder
			(_object
				(_port(_int X -1 0 20(_ent (_in))))
				(_port(_int Y -1 0 20(_ent (_in))))
				(_port(_int Cin -1 0 20(_ent (_in))))
				(_port(_int Cout -1 0 20(_ent (_out))))
				(_port(_int Sum -1 0 20(_ent (_out))))
			)
		)
	)
	(_inst uut 0 24(_comp fulladder)
		(_port
			((X)(X))
			((Y)(Y))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . fulladder)
		)
	)
	(_object
		(_sig(_int X -1 0 22(_arch(_uni))))
		(_sig(_int Y -1 0 22(_arch(_uni))))
		(_sig(_int Cin -1 0 22(_arch(_uni))))
		(_sig(_int Cout -1 0 22(_arch(_uni))))
		(_sig(_int Sum -1 0 22(_arch(_uni))))
		(_type(_int Entry 0 26(_record(X -1)(Y -1)(Cin -1)(Cout -1)(Sum -1))))
		(_type(_int Table 0 30(_array 0((_to i 0 i 7)))))
		(_cnst(_int Tabla 1 0 31(_prcs 0((((i 0))((i 0))((i 0))((i 0))((i 0)))(((i 0))((i 0))((i 1))((i 0))((i 1)))(((i 0))((i 1))((i 0))((i 0))((i 1)))(((i 0))((i 1))((i 1))((i 1))((i 0)))(((i 1))((i 0))((i 0))((i 0))((i 1)))(((i 1))((i 0))((i 1))((i 1))((i 0)))(((i 1))((i 1))((i 0))((i 1))((i 0)))(((i 1))((i 1))((i 1))((i 1))((i 1)))))))
		(_prcs
			(estimulo(_arch 0 0 25(_prcs(_trgt(0)(1)(2))(_mon)(_read(3)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . driver 1 -1)
)
I 000049 55 1300          1762115410251 Behavior
(_unit VHDL(shiftn 0 1(behavior 0 17))
	(_version vf5)
	(_time 1762115410252 2025.11.02 17:30:10)
	(_source(\../src/Tp6.vhd\))
	(_parameters tan)
	(_code b2b3b9e6b8e5efa4b6e4a6e8b6b5b1b4bab4bbb4b4)
	(_ent
		(_time 1762105610433)
	)
	(_object
		(_port(_int CLK -1 0 3(_ent(_in)(_event))))
		(_port(_int CLR -1 0 4(_ent(_in))))
		(_port(_int LD -1 0 5(_ent(_in))))
		(_port(_int SH -1 0 6(_ent(_in))))
		(_port(_int DIR -1 0 7(_ent(_in))))
		(_type(_int ~BIT_VECTOR~12 0 8(_array -1((_uto i 0 i 2147483647)))))
		(_port(_int D 0 0 8(_ent(_in))))
		(_type(_int ~BIT_VECTOR~121 0 9(_array -1((_uto i 0 i 2147483647)))))
		(_port(_int Q 1 0 9(_ent(_out))))
		(_type(_int InBits 0 20(_scalar (_dto c 2 i 0))))
		(_type(_int OutBits 0 21(_scalar (_dto c 3 i 0))))
		(_type(_int ~BIT_VECTOR{Q'LENGTH-1~downto~0}~13 0 22(_array -1((_dto c 4 i 0)))))
		(_var(_int State 4 0 22(_prcs 1)))
		(_prcs
			(line__12(_ent 0 0 12(_assertion(_mon))))
			(Shifter(_arch 1 0 19(_prcs(_simple)(_trgt(6))(_sens(0)(1))(_read(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(1920233029 543253601 1869488196 1650811936 1702043749 1634541682 1629954163 1634231150 1970348071 1634476133 1818325792 543253609 81)
	)
	(_model . Behavior 5 -1)
)
I 000047 55 1572          1762115410264 Driver
(_unit VHDL(test_shiftn 0 47(driver 0 49))
	(_version vf5)
	(_time 1762115410265 2025.11.02 17:30:10)
	(_source(\../src/Tp6.vhd\))
	(_parameters tan)
	(_code c2c3ce97c59495d5c491849990c4cac4cbc4c4c5c6)
	(_ent
		(_time 1762105610458)
	)
	(_comp
		(ShiftN
			(_object
				(_port(_int CLK -1 0 52(_ent (_in))))
				(_port(_int CLR -1 0 53(_ent (_in))))
				(_port(_int LD -1 0 54(_ent (_in))))
				(_port(_int SH -1 0 55(_ent (_in))))
				(_port(_int DIR -1 0 56(_ent (_in))))
				(_type(_int ~BIT_VECTOR~13 0 57(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int D 2 0 57(_ent (_in))))
				(_type(_int ~BIT_VECTOR~131 0 58(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int Q 3 0 58(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 67(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)(CLR))
			((LD)(LD))
			((SH)(SH))
			((DIR)(DIR))
			((D)(D))
			((Q)(Q))
		)
		(_use(_ent . ShiftN)
		)
	)
	(_object
		(_sig(_int CLK -1 0 62(_arch(_uni))))
		(_sig(_int CLR -1 0 62(_arch(_uni))))
		(_sig(_int LD -1 0 62(_arch(_uni))))
		(_sig(_int SH -1 0 62(_arch(_uni))))
		(_sig(_int DIR -1 0 62(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{1~to~4}~13 0 63(_array -1((_to i 1 i 4)))))
		(_sig(_int D 0 0 63(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{8~downto~1}~13 0 64(_array -1((_dto i 8 i 1)))))
		(_sig(_int Q 1 0 64(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 69(_prcs(_wait_for)(_trgt(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(65793)
	)
	(_model . Driver 1 -1)
)
I 000051 55 1865          1762115410283 Estructura
(_unit VHDL(adder8 0 1(estructura 0 5))
	(_version vf5)
	(_time 1762115410284 2025.11.02 17:30:10)
	(_source(\../src/Tp5.vhd\))
	(_parameters tan)
	(_code d1d1d883d48681c7d5dec38e88d7d0d7d5d7d5d7d4)
	(_ent
		(_time 1762105504299)
	)
	(_comp
		(fulladder
			(_object
				(_port(_int X -1 0 7(_ent (_in))))
				(_port(_int Y -1 0 7(_ent (_in))))
				(_port(_int Cin -1 0 7(_ent (_in))))
				(_port(_int Cout -1 0 7(_ent (_out))))
				(_port(_int Sum -1 0 7(_ent (_out))))
			)
		)
	)
	(_generate Stages 0 11(_for 2 )
		(_generate LowBit 0 13(_if 1)
			(_inst FA 0 15(_comp fulladder)
				(_port
					((X)(A(0)))
					((Y)(B(0)))
					((Cin)(Cin))
					((Cout)(C(0)))
					((Sum)(Sum(0)))
				)
				(_use(_ent . fulladder)
				)
			)
		)
		(_generate OtherBits 0 18(_if 2)
			(_inst FA 0 20(_comp fulladder)
				(_port
					((X)(A(_object 0)))
					((Y)(B(_object 0)))
					((Cin)(C(_index 3)))
					((Cout)(C(_object 0)))
					((Sum)(Sum(_object 0)))
				)
				(_use(_ent . fulladder)
				)
			)
		)
		(_object
			(_cnst(_int i 2 0 12(_arch)))
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 2(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 2(_ent(_in))))
		(_port(_int B 0 0 2(_ent(_in))))
		(_port(_int Cin -1 0 2(_ent(_in))))
		(_port(_int Cout -1 0 2(_ent(_out))))
		(_port(_int Sum 0 0 2(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 9(_array -1((_dto i 7 i 0)))))
		(_sig(_int C 1 0 9(_arch(_uni))))
		(_type(_int ~INTEGER~range~7~downto~0~13 0 12(_scalar (_dto i 7 i 0))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_alias((Cout)(C(7))))(_trgt(3))(_sens(5(7))))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Estructura 4 -1)
)
I 000047 55 1376          1762115410289 Driver
(_unit VHDL(test_adder8 0 30(driver 0 32))
	(_version vf5)
	(_time 1762115410290 2025.11.02 17:30:10)
	(_source(\../src/Tp5.vhd\))
	(_parameters tan)
	(_code d1d0dd83d58786c6d4dd978b81d7d5d7d5d7d4d6d3)
	(_ent
		(_time 1762105504320)
	)
	(_comp
		(Adder8
			(_object
				(_port(_int A 0 0 34(_ent (_in))))
				(_port(_int B 0 0 34(_ent (_in))))
				(_port(_int Cin -1 0 34(_ent (_in))))
				(_port(_int Cout -1 0 34(_ent (_out))))
				(_port(_int Sum 0 0 34(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 39(_comp Adder8)
		(_port
			((A)(A))
			((B)(B))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . Adder8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 34(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 0 36(_array -1((_dto i 7 i 0)))))
		(_sig(_int A 1 0 36(_arch(_uni))))
		(_sig(_int B 1 0 36(_arch(_uni))))
		(_sig(_int Sum 1 0 36(_arch(_uni))))
		(_sig(_int Cin -1 0 37(_arch(_uni((i 0))))))
		(_sig(_int Cout -1 0 37(_arch(_uni((i 0))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 41(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 0 41(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 0 40(_prcs(_wait_for)(_trgt(0)(1))(_read(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(0 0)
		(0 16777216)
	)
	(_model . Driver 1 -1)
)
I 000044 55 1158          1762115410303 FSM
(_unit VHDL(controller 0 1(fsm 0 8))
	(_version vf5)
	(_time 1762115410304 2025.11.02 17:30:10)
	(_source(\../src/Tp7.vhd\))
	(_parameters tan)
	(_code f1f1faa1a6a6f0e6f6f6e3abf6f7a2f7a2f7f4f6f3)
	(_ent
		(_time 1762105724364)
	)
	(_object
		(_port(_int STB -1 0 3(_ent(_in))))
		(_port(_int CLK -1 0 3(_ent(_in)(_event))))
		(_port(_int LSB -1 0 3(_ent(_in))))
		(_port(_int Stop -1 0 3(_ent(_in))))
		(_port(_int Init -1 0 4(_ent(_out))))
		(_port(_int Shift -1 0 4(_ent(_out))))
		(_port(_int Add -1 0 4(_ent(_out))))
		(_port(_int Done -1 0 4(_ent(_out))))
		(_type(_int States 0 9(_enum1 InitS CheckS AddS ShiftS EndS (_to i 0 i 4))))
		(_sig(_int State 0 0 10(_arch(_uni((i 4))))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(4))(_sens(8)))))
			(line__15(_arch 1 0 15(_assignment(_trgt(6))(_sens(8)))))
			(line__16(_arch 2 0 16(_assignment(_trgt(5))(_sens(8)))))
			(line__17(_arch 3 0 17(_assignment(_trgt(7))(_sens(8)))))
			(StateMachine(_arch 4 0 20(_prcs(_trgt(8))(_sens(1)(0)(2)(3)(8))(_dssslsensitivity 1))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . FSM 5 -1)
)
I 000047 55 1744          1762115410314 Driver
(_unit VHDL(test_controller 0 53(driver 0 55))
	(_version vf5)
	(_time 1762115410315 2025.11.02 17:30:10)
	(_source(\../src/Tp7.vhd\))
	(_parameters tan)
	(_code f1f0fda1f5a7a6e6f7f3b7aba3f7a7f7a4f6f5f6f3)
	(_ent
		(_time 1762105724375)
	)
	(_comp
		(Controller
			(_object
				(_port(_int STB -1 0 58(_ent (_in))))
				(_port(_int CLK -1 0 58(_ent (_in))))
				(_port(_int LSB -1 0 58(_ent (_in))))
				(_port(_int Stop -1 0 58(_ent (_in))))
				(_port(_int Init -1 0 59(_ent (_out))))
				(_port(_int Shift -1 0 59(_ent (_out))))
				(_port(_int Add -1 0 59(_ent (_out))))
				(_port(_int Done -1 0 59(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 67(_comp Controller)
		(_port
			((STB)(STB))
			((CLK)(CLK))
			((LSB)(LSB))
			((Stop)(Stop))
			((Init)(Init))
			((Shift)(Shift))
			((Add)(Add))
			((Done)(Done))
		)
		(_use(_ent . Controller)
		)
	)
	(_object
		(_sig(_int STB -1 0 63(_arch(_uni))))
		(_sig(_int LSB -1 0 63(_arch(_uni))))
		(_sig(_int Done -1 0 63(_arch(_uni))))
		(_sig(_int Init -1 0 63(_arch(_uni))))
		(_sig(_int Shift -1 0 63(_arch(_uni))))
		(_sig(_int Add -1 0 63(_arch(_uni))))
		(_sig(_int Stop -1 0 63(_arch(_uni))))
		(_sig(_int CLK -1 0 64(_arch(_uni((i 1)))(_event))))
		(_sig(_int ENA -1 0 64(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 73(_array -1((_dto i 7 i 0)))))
		(_var(_int Val 0 0 73(_prcs 2)))
		(_prcs
			(Clock(_arch 0 0 69(_assignment(_trgt(7))(_sens(7)(8)))))
			(Enable(_arch 1 0 70(_assignment(_trgt(8)))))
			(Stimulus(_arch 2 0 72(_prcs(_trgt(0)(1)(6))(_sens(7))(_read(2)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16843008 16777472)
	)
	(_model . Driver 3 -1)
)
I 000050 55 4162          1762115410334 funcional
(_unit VHDL(multiplicador 0 1(funcional 0 10))
	(_version vf5)
	(_time 1762115410335 2025.11.02 17:30:10)
	(_source(\../src/Tp9.vhd\))
	(_parameters tan)
	(_code 10104d16154717071012094b411643161916131611)
	(_ent
		(_time 1762115279714)
	)
	(_comp
		(Controller
			(_object
				(_port(_int STB -1 0 26(_ent (_in))))
				(_port(_int CLK -1 0 26(_ent (_in))))
				(_port(_int LSB -1 0 26(_ent (_in))))
				(_port(_int Stop -1 0 26(_ent (_in))))
				(_port(_int Init -1 0 27(_ent (_out))))
				(_port(_int Shift -1 0 27(_ent (_out))))
				(_port(_int Add -1 0 27(_ent (_out))))
				(_port(_int Done -1 0 27(_ent (_out))))
			)
		)
		(ShiftN
			(_object
				(_port(_int CLK -1 0 14(_ent (_in))))
				(_port(_int CLR -1 0 15(_ent (_in))))
				(_port(_int LD -1 0 16(_ent (_in))))
				(_port(_int SH -1 0 17(_ent (_in))))
				(_port(_int DIR -1 0 18(_ent (_in))))
				(_type(_int ~BIT_VECTOR~13 0 19(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int D 4 0 19(_ent (_in))))
				(_type(_int ~BIT_VECTOR~131 0 20(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int Q 5 0 20(_ent (_out))))
			)
		)
		(Adder8
			(_object
				(_port(_int A 2 0 32(_ent (_in))))
				(_port(_int B 2 0 32(_ent (_in))))
				(_port(_int Cin -1 0 33(_ent (_in))))
				(_port(_int Cout -1 0 34(_ent (_out))))
				(_port(_int Sum 2 0 35(_ent (_out))))
			)
		)
	)
	(_inst FSM 0 53(_comp Controller)
		(_port
			((STB)(STB))
			((CLK)(Clk))
			((LSB)(LSB))
			((Stop)(Stop))
			((Init)(Init))
			((Shift)(Shift))
			((Add)(Add))
			((Done)(Done))
		)
		(_use(_ent . Controller)
		)
	)
	(_inst R_SRB 0 54(_comp ShiftN)
		(_port
			((CLK)(Clk))
			((CLR)((i 0)))
			((LD)(Init))
			((SH)(Shift))
			((DIR)((i 1)))
			((D)(B))
			((Q)(Q_SRB))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst R_SRA 0 55(_comp ShiftN)
		(_port
			((CLK)(Clk))
			((CLR)((i 0)))
			((LD)(Init))
			((SH)(Shift))
			((DIR)((i 0)))
			((D)(A))
			((Q)(Q_SRA))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst ADDER 0 56(_comp Adder8)
		(_port
			((A)(Q_SRB))
			((B)(Result))
			((Cin)((i 0)))
			((Cout)(_open))
			((Sum)(AdderRes))
		)
		(_use(_ent . Adder8)
			(_port
				((A)(A))
				((B)(B))
				((Cin)(Cin))
				((Cout)(Cout))
				((Sum)(Sum))
			)
		)
	)
	(_inst ACC 0 57(_comp ShiftN)
		(_port
			((CLK)(Clk))
			((CLR)(Init))
			((LD)(Add))
			((SH)((i 0)))
			((DIR)((i 0)))
			((D)(AdderRes))
			((Q)(Result))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_block AsignacionSignals 0 59
		(_object
			(_prcs
				(line__63(_arch 0 0 63(_assignment(_alias((LSB)(Q_SRA(0))))(_trgt(6))(_sens(13(0))))))
				(line__64(_arch 1 0 64(_assignment(_trgt(7))(_sens(13(0))(13(1))(13(2))(13(3))(13(4))(13(5))(13(6))(13(7))))))
			)
		)
	)
	(_object
		(_port(_int Clk -1 0 3(_ent(_in))))
		(_type(_int ~BIT_VECTOR{3~downto~0}~12 0 4(_array -1((_dto i 3 i 0)))))
		(_port(_int A 0 0 4(_ent(_in))))
		(_port(_int B 0 0 4(_ent(_in))))
		(_port(_int STB -1 0 5(_ent(_in))))
		(_port(_int Done -1 0 6(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int Result 1 0 7(_ent(_inout))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 32(_array -1((_dto i 7 i 0)))))
		(_sig(_int LSB -1 0 48(_arch(_uni))))
		(_sig(_int Stop -1 0 48(_arch(_uni))))
		(_sig(_int Shift -1 0 48(_arch(_uni))))
		(_sig(_int Init -1 0 48(_arch(_uni))))
		(_sig(_int Add -1 0 48(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~133 0 49(_array -1((_dto i 7 i 0)))))
		(_sig(_int AdderRes 3 0 49(_arch(_uni))))
		(_sig(_int Q_SRB 3 0 49(_arch(_uni))))
		(_sig(_int Q_SRA 3 0 49(_arch(_uni))))
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . funcional 2 -1)
)
I 000050 55 1487          1762115410340 Testbench
(_unit VHDL(test_driver 0 72(testbench 0 75))
	(_version vf5)
	(_time 1762115410341 2025.11.02 17:30:10)
	(_source(\../src/Tp9.vhd\))
	(_parameters tan)
	(_code 10111d17154647071547564a451712161917161615)
	(_ent
		(_time 1762114956191)
	)
	(_comp
		(Multiplicador
			(_object
				(_port(_int Clk -1 0 82(_ent (_in))))
				(_port(_int A 2 0 83(_ent (_in))))
				(_port(_int B 2 0 83(_ent (_in))))
				(_port(_int STB -1 0 84(_ent (_in))))
				(_port(_int Done -1 0 85(_ent (_out))))
				(_port(_int Result 3 0 86(_ent (_inout))))
			)
		)
	)
	(_inst UUT 0 89(_comp Multiplicador)
		(_port
			((Clk)(Clk))
			((A)(A))
			((B)(B))
			((STB)(STB))
			((Done)(Done))
			((Result)(Result))
		)
		(_use(_ent . Multiplicador)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{3~downto~0}~13 0 76(_array -1((_dto i 3 i 0)))))
		(_sig(_int A 0 0 76(_arch(_uni))))
		(_sig(_int B 0 0 76(_arch(_uni))))
		(_sig(_int STB -1 0 77(_arch(_uni))))
		(_sig(_int Done -1 0 77(_arch(_uni))))
		(_sig(_int Clk -1 0 77(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 78(_array -1((_dto i 7 i 0)))))
		(_sig(_int Result 1 0 78(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{3~downto~0}~132 0 83(_array -1((_dto i 3 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 86(_array -1((_dto i 7 i 0)))))
		(_prcs
			(Clock(_arch 0 0 91(_prcs(_wait_for)(_trgt(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Testbench 1 -1)
)
I 000047 55 976           1762115569489 prueba
(_unit VHDL(simple 0 2(prueba 0 5))
	(_version vf5)
	(_time 1762115569490 2025.11.02 17:32:49)
	(_source(\../src/simple.vhd\))
	(_parameters tan)
	(_code c497c191c993c4d3c5c6879e90c3c7c2cdc290c3c4)
	(_ent
		(_time 1756325127014)
	)
	(_object
		(_type(_int ~STRING~13 0 6(_array -1((_to i 1 i 11)))))
		(_cnst(_int mensaje 0 0 6(_arch(_string \"hola, mundo"\))))
		(_sig(_int canal -1 0 7(_arch(_uni((i 32))))))
		(_var(_int linea -2 0 10(_prcs 0)))
		(_var(_int dummy -3 0 11(_prcs 0)))
		(_prcs
			(p1(_arch 0 0 9(_prcs(_wait_for)(_trgt(0))(_mon))))
		)
		(_subprogram
			(_ext WRITE(1 21))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext std.TEXTIO.LINE(1 LINE)))
		(_type(_ext std.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext std.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext std.TEXTIO.TEXT(1 TEXT)))
		(_var(_ext std.TEXTIO.OUTPUT(1 OUTPUT)))
	)
	(_use(std(standard))(std(TEXTIO)))
	(_model . prueba 1 -1)
)
I 000053 55 1456          1762115569506 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 1 4))
	(_version vf5)
	(_time 1762115569507 2025.11.02 17:32:49)
	(_source(\../src/practica2.vhd\(\../src/Tp2.vhd\)))
	(_parameters tan)
	(_code d486d686d68386c2d183c28e83d2d0d2d2d2d2d2d0)
	(_ent
		(_time 1756945109009)
	)
	(_object
		(_port(_int Preset -1 0 3(_ent(_in))))
		(_port(_int Clear -1 0 4(_ent(_in))))
		(_port(_int Clock -1 0 5(_ent(_in))))
		(_port(_int Data -1 0 6(_ent(_in))))
		(_port(_int Q -1 0 7(_ent(_out))))
		(_port(_int QBar -1 0 8(_ent(_out))))
		(_sig(_int A -1 1 6(_arch(_uni))))
		(_sig(_int B -1 1 6(_arch(_uni))))
		(_sig(_int C -1 1 6(_arch(_uni))))
		(_sig(_int D -1 1 6(_arch(_uni))))
		(_sig(_int Qint -1 1 7(_arch(_uni))))
		(_sig(_int QbarInt -1 1 7(_arch(_uni))))
		(_prcs
			(line__10(_arch 0 1 10(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__11(_arch 1 1 11(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__12(_arch 2 1 12(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__13(_arch 3 1 13(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__14(_arch 4 1 14(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__15(_arch 5 1 15(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__16(_arch 6 1 16(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__17(_arch 7 1 17(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000047 55 1572          1762115569512 Driver
(_unit VHDL(test_dff 0 35(driver 1 23))
	(_version vf5)
	(_time 1762115569513 2025.11.02 17:32:49)
	(_source(\../src/practica2.vhd\(\../src/Tp2.vhd\)))
	(_parameters tan)
	(_code d487d686d58283c3d484928e81d2d2d2d2d3d0d2d1)
	(_ent
		(_time 1757604784042)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 1 26(_ent (_in))))
				(_port(_int Clear -1 1 26(_ent (_in))))
				(_port(_int Clock -1 1 26(_ent (_in))))
				(_port(_int Data -1 1 26(_ent (_in))))
				(_port(_int Q -1 1 27(_ent (_out))))
				(_port(_int Qbar -1 1 27(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 45(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(QBar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 1 34(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 1 34(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 1 35(_arch(_uni))))
		(_sig(_int Data -1 1 35(_arch(_uni))))
		(_sig(_int Q -1 1 35(_arch(_uni))))
		(_sig(_int QBar -1 1 35(_arch(_uni))))
		(_cnst(_int Tsetup -2 1 40(_arch((ps 4652007308841189376)))))
		(_cnst(_int Thold -2 1 41(_arch((ps 4652007308841189376)))))
		(_cnst(_int TClk -2 1 42(_arch((ps 4656519704561582080)))))
		(_cnst(_int \TClk/2\ -2 1 0(_int gms(_code 2))))
		(_prcs
			(ClockGen(_arch 0 1 51(_prcs(_wait_for)(_trgt(2)))))
			(Stimulus(_arch 1 1 62(_prcs(_wait_for)(_trgt(1)(3))(_sens(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
	)
	(_use(std(standard)))
	(_model . Driver 3 -1)
)
I 000051 55 2526          1762115569529 Estructura
(_unit VHDL(latch8 0 5(estructura 0 15))
	(_version vf5)
	(_time 1762115569530 2025.11.02 17:32:49)
	(_source(\../src/Tp3.vhd\))
	(_parameters tan)
	(_code e3b1b6b0e1b5b3f5e2e5fbbcbae5b0e5e2e4e7e5e0)
	(_ent
		(_time 1757617207297)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 18(_ent (_in))))
				(_port(_int Clear -1 0 19(_ent (_in))))
				(_port(_int Clock -1 0 20(_ent (_in))))
				(_port(_int Data -1 0 21(_ent (_in))))
				(_port(_int Q -1 0 22(_ent (_out))))
				(_port(_int QBar -1 0 23(_ent (_out))))
			)
		)
	)
	(_inst F7 0 29(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(7)))
			((Q)(Q(7)))
			((QBar)(QBar(7)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F6 0 30(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(6)))
			((Q)(Q(6)))
			((QBar)(QBar(6)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F5 0 31(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(5)))
			((Q)(Q(5)))
			((QBar)(QBar(5)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F4 0 32(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(4)))
			((Q)(Q(4)))
			((QBar)(QBar(4)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F3 0 33(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(3)))
			((Q)(Q(3)))
			((QBar)(QBar(3)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F2 0 34(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(2)))
			((Q)(Q(2)))
			((QBar)(QBar(2)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F1 0 35(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(1)))
			((Q)(Q(1)))
			((QBar)(QBar(1)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F0 0 36(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(0)))
			((Q)(Q(0)))
			((QBar)(QBar(0)))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 7(_ent(_in))))
		(_port(_int Clk -1 0 8(_ent(_in))))
		(_port(_int Pre -1 0 9(_ent(_in))))
		(_port(_int Clr -1 0 10(_ent(_in))))
		(_port(_int Q 0 0 11(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 27(_array -1((_dto i 7 i 0)))))
		(_sig(_int QBar 1 0 27(_arch(_uni))))
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
)
I 000047 55 1425          1762115569535 Driver
(_unit VHDL(test_latch8 0 44(driver 0 47))
	(_version vf5)
	(_time 1762115569536 2025.11.02 17:32:49)
	(_source(\../src/Tp3.vhd\))
	(_parameters tan)
	(_code e3b0e1b0e5b5b4f4e4e3a5b9e1e5e2e4e7e5e0e5eb)
	(_ent
		(_time 1757617207303)
	)
	(_comp
		(Latch8
			(_object
				(_port(_int D 0 0 50(_ent (_in))))
				(_port(_int Clk -1 0 51(_ent (_in))))
				(_port(_int Pre -1 0 52(_ent (_in))))
				(_port(_int Clr -1 0 53(_ent (_in))))
				(_port(_int Q 0 0 54(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 61(_comp Latch8)
		(_port
			((D)(D))
			((Clk)(Clk))
			((Pre)(Pre))
			((Clr)(Clr))
			((Q)(Q))
		)
		(_use(_ent . Latch8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 50(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 0 58(_array -1((_dto i 7 i 0)))))
		(_sig(_int D 1 0 58(_arch(_uni))))
		(_sig(_int Q 1 0 58(_arch(_uni))))
		(_sig(_int Clk -1 0 59(_arch(_uni((i 1))))))
		(_sig(_int Pre -1 0 59(_arch(_uni((i 1))))))
		(_sig(_int Clr -1 0 59(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 64(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 0 64(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 0 63(_prcs(_wait_for)(_trgt(0)(2)(3)(4))(_mon)(_read(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16777216 16842752)
		(1684107084 1767982624 6579564)
	)
	(_model . Driver 1 -1)
)
I 000049 55 694           1762115569546 ecuacion
(_unit VHDL(fulladder 0 4(ecuacion 0 5))
	(_version vf5)
	(_time 1762115569547 2025.11.02 17:32:49)
	(_source(\../src/Tp4.vhd\))
	(_parameters tan)
	(_code f3a1f3a2f5a4f4e5a0a7e2a9a6f5f7f5f6f4f1f5f5)
	(_ent
		(_time 1760631855757)
	)
	(_object
		(_port(_int X -1 0 6(_ent(_in))))
		(_port(_int Y -1 0 6(_ent(_in))))
		(_port(_int Cin -1 0 6(_ent(_in))))
		(_port(_int Cout -1 0 7(_ent(_out))))
		(_port(_int Sum -1 0 7(_ent(_out))))
		(_prcs
			(line__7(_arch 0 0 7(_assignment(_trgt(4))(_sens(0)(1)(2)))))
			(line__8(_arch 1 0 8(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . ecuacion 2 -1)
)
I 000047 55 1536          1762115569552 driver
(_unit VHDL(test_sumador 0 15(driver 0 18))
	(_version vf5)
	(_time 1762115569553 2025.11.02 17:32:49)
	(_source(\../src/Tp4.vhd\))
	(_parameters tan)
	(_code f3a0f1a3f5a5a4e4f5f0b5a8a1f4f6f5a7f5f2f5f7)
	(_ent
		(_time 1760631980048)
	)
	(_comp
		(fulladder
			(_object
				(_port(_int X -1 0 20(_ent (_in))))
				(_port(_int Y -1 0 20(_ent (_in))))
				(_port(_int Cin -1 0 20(_ent (_in))))
				(_port(_int Cout -1 0 20(_ent (_out))))
				(_port(_int Sum -1 0 20(_ent (_out))))
			)
		)
	)
	(_inst uut 0 24(_comp fulladder)
		(_port
			((X)(X))
			((Y)(Y))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . fulladder)
		)
	)
	(_object
		(_sig(_int X -1 0 22(_arch(_uni))))
		(_sig(_int Y -1 0 22(_arch(_uni))))
		(_sig(_int Cin -1 0 22(_arch(_uni))))
		(_sig(_int Cout -1 0 22(_arch(_uni))))
		(_sig(_int Sum -1 0 22(_arch(_uni))))
		(_type(_int Entry 0 26(_record(X -1)(Y -1)(Cin -1)(Cout -1)(Sum -1))))
		(_type(_int Table 0 30(_array 0((_to i 0 i 7)))))
		(_cnst(_int Tabla 1 0 31(_prcs 0((((i 0))((i 0))((i 0))((i 0))((i 0)))(((i 0))((i 0))((i 1))((i 0))((i 1)))(((i 0))((i 1))((i 0))((i 0))((i 1)))(((i 0))((i 1))((i 1))((i 1))((i 0)))(((i 1))((i 0))((i 0))((i 0))((i 1)))(((i 1))((i 0))((i 1))((i 1))((i 0)))(((i 1))((i 1))((i 0))((i 1))((i 0)))(((i 1))((i 1))((i 1))((i 1))((i 1)))))))
		(_prcs
			(estimulo(_arch 0 0 25(_prcs(_trgt(0)(1)(2))(_mon)(_read(3)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . driver 1 -1)
)
I 000049 55 1300          1762115569576 Behavior
(_unit VHDL(shiftn 0 1(behavior 0 17))
	(_version vf5)
	(_time 1762115569577 2025.11.02 17:32:49)
	(_source(\../src/Tp6.vhd\))
	(_parameters tan)
	(_code 1241161518454f0416440648161511141a141b1414)
	(_ent
		(_time 1762105610433)
	)
	(_object
		(_port(_int CLK -1 0 3(_ent(_in)(_event))))
		(_port(_int CLR -1 0 4(_ent(_in))))
		(_port(_int LD -1 0 5(_ent(_in))))
		(_port(_int SH -1 0 6(_ent(_in))))
		(_port(_int DIR -1 0 7(_ent(_in))))
		(_type(_int ~BIT_VECTOR~12 0 8(_array -1((_uto i 0 i 2147483647)))))
		(_port(_int D 0 0 8(_ent(_in))))
		(_type(_int ~BIT_VECTOR~121 0 9(_array -1((_uto i 0 i 2147483647)))))
		(_port(_int Q 1 0 9(_ent(_out))))
		(_type(_int InBits 0 20(_scalar (_dto c 2 i 0))))
		(_type(_int OutBits 0 21(_scalar (_dto c 3 i 0))))
		(_type(_int ~BIT_VECTOR{Q'LENGTH-1~downto~0}~13 0 22(_array -1((_dto c 4 i 0)))))
		(_var(_int State 4 0 22(_prcs 1)))
		(_prcs
			(line__12(_ent 0 0 12(_assertion(_mon))))
			(Shifter(_arch 1 0 19(_prcs(_simple)(_trgt(6))(_sens(0)(1))(_read(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(1920233029 543253601 1869488196 1650811936 1702043749 1634541682 1629954163 1634231150 1970348071 1634476133 1818325792 543253609 81)
	)
	(_model . Behavior 5 -1)
)
I 000047 55 1572          1762115569588 Driver
(_unit VHDL(test_shiftn 0 47(driver 0 49))
	(_version vf5)
	(_time 1762115569589 2025.11.02 17:32:49)
	(_source(\../src/Tp6.vhd\))
	(_parameters tan)
	(_code 22712126257475352471647970242a242b24242526)
	(_ent
		(_time 1762105610458)
	)
	(_comp
		(ShiftN
			(_object
				(_port(_int CLK -1 0 52(_ent (_in))))
				(_port(_int CLR -1 0 53(_ent (_in))))
				(_port(_int LD -1 0 54(_ent (_in))))
				(_port(_int SH -1 0 55(_ent (_in))))
				(_port(_int DIR -1 0 56(_ent (_in))))
				(_type(_int ~BIT_VECTOR~13 0 57(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int D 2 0 57(_ent (_in))))
				(_type(_int ~BIT_VECTOR~131 0 58(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int Q 3 0 58(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 67(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)(CLR))
			((LD)(LD))
			((SH)(SH))
			((DIR)(DIR))
			((D)(D))
			((Q)(Q))
		)
		(_use(_ent . ShiftN)
		)
	)
	(_object
		(_sig(_int CLK -1 0 62(_arch(_uni))))
		(_sig(_int CLR -1 0 62(_arch(_uni))))
		(_sig(_int LD -1 0 62(_arch(_uni))))
		(_sig(_int SH -1 0 62(_arch(_uni))))
		(_sig(_int DIR -1 0 62(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{1~to~4}~13 0 63(_array -1((_to i 1 i 4)))))
		(_sig(_int D 0 0 63(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{8~downto~1}~13 0 64(_array -1((_dto i 8 i 1)))))
		(_sig(_int Q 1 0 64(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 69(_prcs(_wait_for)(_trgt(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(65793)
	)
	(_model . Driver 1 -1)
)
I 000051 55 1865          1762115569609 Estructura
(_unit VHDL(adder8 0 1(estructura 0 5))
	(_version vf5)
	(_time 1762115569610 2025.11.02 17:32:49)
	(_source(\../src/Tp5.vhd\))
	(_parameters tan)
	(_code 3260343734656224363d206d6b3433343634363437)
	(_ent
		(_time 1762105504299)
	)
	(_comp
		(fulladder
			(_object
				(_port(_int X -1 0 7(_ent (_in))))
				(_port(_int Y -1 0 7(_ent (_in))))
				(_port(_int Cin -1 0 7(_ent (_in))))
				(_port(_int Cout -1 0 7(_ent (_out))))
				(_port(_int Sum -1 0 7(_ent (_out))))
			)
		)
	)
	(_generate Stages 0 11(_for 2 )
		(_generate LowBit 0 13(_if 1)
			(_inst FA 0 15(_comp fulladder)
				(_port
					((X)(A(0)))
					((Y)(B(0)))
					((Cin)(Cin))
					((Cout)(C(0)))
					((Sum)(Sum(0)))
				)
				(_use(_ent . fulladder)
				)
			)
		)
		(_generate OtherBits 0 18(_if 2)
			(_inst FA 0 20(_comp fulladder)
				(_port
					((X)(A(_object 0)))
					((Y)(B(_object 0)))
					((Cin)(C(_index 3)))
					((Cout)(C(_object 0)))
					((Sum)(Sum(_object 0)))
				)
				(_use(_ent . fulladder)
				)
			)
		)
		(_object
			(_cnst(_int i 2 0 12(_arch)))
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 2(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 2(_ent(_in))))
		(_port(_int B 0 0 2(_ent(_in))))
		(_port(_int Cin -1 0 2(_ent(_in))))
		(_port(_int Cout -1 0 2(_ent(_out))))
		(_port(_int Sum 0 0 2(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 9(_array -1((_dto i 7 i 0)))))
		(_sig(_int C 1 0 9(_arch(_uni))))
		(_type(_int ~INTEGER~range~7~downto~0~13 0 12(_scalar (_dto i 7 i 0))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_alias((Cout)(C(7))))(_trgt(3))(_sens(5(7))))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Estructura 4 -1)
)
I 000047 55 1376          1762115569615 Driver
(_unit VHDL(test_adder8 0 30(driver 0 32))
	(_version vf5)
	(_time 1762115569616 2025.11.02 17:32:49)
	(_source(\../src/Tp5.vhd\))
	(_parameters tan)
	(_code 3261313735646525373e7468623436343634373530)
	(_ent
		(_time 1762105504320)
	)
	(_comp
		(Adder8
			(_object
				(_port(_int A 0 0 34(_ent (_in))))
				(_port(_int B 0 0 34(_ent (_in))))
				(_port(_int Cin -1 0 34(_ent (_in))))
				(_port(_int Cout -1 0 34(_ent (_out))))
				(_port(_int Sum 0 0 34(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 39(_comp Adder8)
		(_port
			((A)(A))
			((B)(B))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . Adder8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 34(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 0 36(_array -1((_dto i 7 i 0)))))
		(_sig(_int A 1 0 36(_arch(_uni))))
		(_sig(_int B 1 0 36(_arch(_uni))))
		(_sig(_int Sum 1 0 36(_arch(_uni))))
		(_sig(_int Cin -1 0 37(_arch(_uni((i 0))))))
		(_sig(_int Cout -1 0 37(_arch(_uni((i 0))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 41(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 0 41(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 0 40(_prcs(_wait_for)(_trgt(0)(1))(_read(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(0 0)
		(0 16777216)
	)
	(_model . Driver 1 -1)
)
I 000044 55 1158          1762115569630 FSM
(_unit VHDL(controller 0 1(fsm 0 8))
	(_version vf5)
	(_time 1762115569631 2025.11.02 17:32:49)
	(_source(\../src/Tp7.vhd\))
	(_parameters tan)
	(_code 51035552060650465656430b565702570257545653)
	(_ent
		(_time 1762105724364)
	)
	(_object
		(_port(_int STB -1 0 3(_ent(_in))))
		(_port(_int CLK -1 0 3(_ent(_in)(_event))))
		(_port(_int LSB -1 0 3(_ent(_in))))
		(_port(_int Stop -1 0 3(_ent(_in))))
		(_port(_int Init -1 0 4(_ent(_out))))
		(_port(_int Shift -1 0 4(_ent(_out))))
		(_port(_int Add -1 0 4(_ent(_out))))
		(_port(_int Done -1 0 4(_ent(_out))))
		(_type(_int States 0 9(_enum1 InitS CheckS AddS ShiftS EndS (_to i 0 i 4))))
		(_sig(_int State 0 0 10(_arch(_uni((i 4))))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(4))(_sens(8)))))
			(line__15(_arch 1 0 15(_assignment(_trgt(6))(_sens(8)))))
			(line__16(_arch 2 0 16(_assignment(_trgt(5))(_sens(8)))))
			(line__17(_arch 3 0 17(_assignment(_trgt(7))(_sens(8)))))
			(StateMachine(_arch 4 0 20(_prcs(_trgt(8))(_sens(1)(8)(0)(2)(3))(_dssslsensitivity 1))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . FSM 5 -1)
)
I 000047 55 1744          1762115569642 Driver
(_unit VHDL(test_controller 0 53(driver 0 55))
	(_version vf5)
	(_time 1762115569643 2025.11.02 17:32:49)
	(_source(\../src/Tp7.vhd\))
	(_parameters tan)
	(_code 51025252550706465753170b035707570456555653)
	(_ent
		(_time 1762105724375)
	)
	(_comp
		(Controller
			(_object
				(_port(_int STB -1 0 58(_ent (_in))))
				(_port(_int CLK -1 0 58(_ent (_in))))
				(_port(_int LSB -1 0 58(_ent (_in))))
				(_port(_int Stop -1 0 58(_ent (_in))))
				(_port(_int Init -1 0 59(_ent (_out))))
				(_port(_int Shift -1 0 59(_ent (_out))))
				(_port(_int Add -1 0 59(_ent (_out))))
				(_port(_int Done -1 0 59(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 67(_comp Controller)
		(_port
			((STB)(STB))
			((CLK)(CLK))
			((LSB)(LSB))
			((Stop)(Stop))
			((Init)(Init))
			((Shift)(Shift))
			((Add)(Add))
			((Done)(Done))
		)
		(_use(_ent . Controller)
		)
	)
	(_object
		(_sig(_int STB -1 0 63(_arch(_uni))))
		(_sig(_int LSB -1 0 63(_arch(_uni))))
		(_sig(_int Done -1 0 63(_arch(_uni))))
		(_sig(_int Init -1 0 63(_arch(_uni))))
		(_sig(_int Shift -1 0 63(_arch(_uni))))
		(_sig(_int Add -1 0 63(_arch(_uni))))
		(_sig(_int Stop -1 0 63(_arch(_uni))))
		(_sig(_int CLK -1 0 64(_arch(_uni((i 1)))(_event))))
		(_sig(_int ENA -1 0 64(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 73(_array -1((_dto i 7 i 0)))))
		(_var(_int Val 0 0 73(_prcs 2)))
		(_prcs
			(Clock(_arch 0 0 69(_assignment(_trgt(7))(_sens(7)(8)))))
			(Enable(_arch 1 0 70(_assignment(_trgt(8)))))
			(Stimulus(_arch 2 0 72(_prcs(_trgt(0)(1)(6))(_sens(7))(_read(2)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16843008 16777472)
	)
	(_model . Driver 3 -1)
)
I 000050 55 4162          1762115569671 funcional
(_unit VHDL(multiplicador 0 1(funcional 0 10))
	(_version vf5)
	(_time 1762115569672 2025.11.02 17:32:49)
	(_source(\../src/Tp9.vhd\))
	(_parameters tan)
	(_code 70222370752777677072692b217623767976737671)
	(_ent
		(_time 1762115279714)
	)
	(_comp
		(Controller
			(_object
				(_port(_int STB -1 0 26(_ent (_in))))
				(_port(_int CLK -1 0 26(_ent (_in))))
				(_port(_int LSB -1 0 26(_ent (_in))))
				(_port(_int Stop -1 0 26(_ent (_in))))
				(_port(_int Init -1 0 27(_ent (_out))))
				(_port(_int Shift -1 0 27(_ent (_out))))
				(_port(_int Add -1 0 27(_ent (_out))))
				(_port(_int Done -1 0 27(_ent (_out))))
			)
		)
		(ShiftN
			(_object
				(_port(_int CLK -1 0 14(_ent (_in))))
				(_port(_int CLR -1 0 15(_ent (_in))))
				(_port(_int LD -1 0 16(_ent (_in))))
				(_port(_int SH -1 0 17(_ent (_in))))
				(_port(_int DIR -1 0 18(_ent (_in))))
				(_type(_int ~BIT_VECTOR~13 0 19(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int D 4 0 19(_ent (_in))))
				(_type(_int ~BIT_VECTOR~131 0 20(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int Q 5 0 20(_ent (_out))))
			)
		)
		(Adder8
			(_object
				(_port(_int A 2 0 32(_ent (_in))))
				(_port(_int B 2 0 32(_ent (_in))))
				(_port(_int Cin -1 0 33(_ent (_in))))
				(_port(_int Cout -1 0 34(_ent (_out))))
				(_port(_int Sum 2 0 35(_ent (_out))))
			)
		)
	)
	(_inst FSM 0 53(_comp Controller)
		(_port
			((STB)(STB))
			((CLK)(Clk))
			((LSB)(LSB))
			((Stop)(Stop))
			((Init)(Init))
			((Shift)(Shift))
			((Add)(Add))
			((Done)(Done))
		)
		(_use(_ent . Controller)
		)
	)
	(_inst R_SRB 0 54(_comp ShiftN)
		(_port
			((CLK)(Clk))
			((CLR)((i 0)))
			((LD)(Init))
			((SH)(Shift))
			((DIR)((i 1)))
			((D)(B))
			((Q)(Q_SRB))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst R_SRA 0 55(_comp ShiftN)
		(_port
			((CLK)(Clk))
			((CLR)((i 0)))
			((LD)(Init))
			((SH)(Shift))
			((DIR)((i 0)))
			((D)(A))
			((Q)(Q_SRA))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst ADDER 0 56(_comp Adder8)
		(_port
			((A)(Q_SRB))
			((B)(Result))
			((Cin)((i 0)))
			((Cout)(_open))
			((Sum)(AdderRes))
		)
		(_use(_ent . Adder8)
			(_port
				((A)(A))
				((B)(B))
				((Cin)(Cin))
				((Cout)(Cout))
				((Sum)(Sum))
			)
		)
	)
	(_inst ACC 0 57(_comp ShiftN)
		(_port
			((CLK)(Clk))
			((CLR)(Init))
			((LD)(Add))
			((SH)((i 0)))
			((DIR)((i 0)))
			((D)(AdderRes))
			((Q)(Result))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_block AsignacionSignals 0 59
		(_object
			(_prcs
				(line__63(_arch 0 0 63(_assignment(_alias((LSB)(Q_SRA(0))))(_trgt(6))(_sens(13(0))))))
				(line__64(_arch 1 0 64(_assignment(_trgt(7))(_sens(13(0))(13(1))(13(2))(13(3))(13(4))(13(5))(13(6))(13(7))))))
			)
		)
	)
	(_object
		(_port(_int Clk -1 0 3(_ent(_in))))
		(_type(_int ~BIT_VECTOR{3~downto~0}~12 0 4(_array -1((_dto i 3 i 0)))))
		(_port(_int A 0 0 4(_ent(_in))))
		(_port(_int B 0 0 4(_ent(_in))))
		(_port(_int STB -1 0 5(_ent(_in))))
		(_port(_int Done -1 0 6(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int Result 1 0 7(_ent(_inout))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 32(_array -1((_dto i 7 i 0)))))
		(_sig(_int LSB -1 0 48(_arch(_uni))))
		(_sig(_int Stop -1 0 48(_arch(_uni))))
		(_sig(_int Shift -1 0 48(_arch(_uni))))
		(_sig(_int Init -1 0 48(_arch(_uni))))
		(_sig(_int Add -1 0 48(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~133 0 49(_array -1((_dto i 7 i 0)))))
		(_sig(_int AdderRes 3 0 49(_arch(_uni))))
		(_sig(_int Q_SRB 3 0 49(_arch(_uni))))
		(_sig(_int Q_SRA 3 0 49(_arch(_uni))))
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . funcional 2 -1)
)
I 000050 55 1487          1762115569677 Testbench
(_unit VHDL(test_driver 0 72(testbench 0 75))
	(_version vf5)
	(_time 1762115569678 2025.11.02 17:32:49)
	(_source(\../src/Tp9.vhd\))
	(_parameters tan)
	(_code 70237371752627677527362a257772767977767675)
	(_ent
		(_time 1762114956191)
	)
	(_comp
		(Multiplicador
			(_object
				(_port(_int Clk -1 0 82(_ent (_in))))
				(_port(_int A 2 0 83(_ent (_in))))
				(_port(_int B 2 0 83(_ent (_in))))
				(_port(_int STB -1 0 84(_ent (_in))))
				(_port(_int Done -1 0 85(_ent (_out))))
				(_port(_int Result 3 0 86(_ent (_inout))))
			)
		)
	)
	(_inst UUT 0 89(_comp Multiplicador)
		(_port
			((Clk)(Clk))
			((A)(A))
			((B)(B))
			((STB)(STB))
			((Done)(Done))
			((Result)(Result))
		)
		(_use(_ent . Multiplicador)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{3~downto~0}~13 0 76(_array -1((_dto i 3 i 0)))))
		(_sig(_int A 0 0 76(_arch(_uni))))
		(_sig(_int B 0 0 76(_arch(_uni))))
		(_sig(_int STB -1 0 77(_arch(_uni))))
		(_sig(_int Done -1 0 77(_arch(_uni))))
		(_sig(_int Clk -1 0 77(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 78(_array -1((_dto i 7 i 0)))))
		(_sig(_int Result 1 0 78(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{3~downto~0}~132 0 83(_array -1((_dto i 3 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 86(_array -1((_dto i 7 i 0)))))
		(_prcs
			(Clock(_arch 0 0 91(_prcs(_wait_for)(_trgt(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Testbench 1 -1)
)
I 000050 55 4162          1762115834846 funcional
(_unit VHDL(multiplicador 0 1(funcional 0 10))
	(_version vf5)
	(_time 1762115834847 2025.11.02 17:37:14)
	(_source(\../src/Tp9.vhd\))
	(_parameters tan)
	(_code 441713474513435344465d1f154217424d42474245)
	(_ent
		(_time 1762115279714)
	)
	(_comp
		(Controller
			(_object
				(_port(_int STB -1 0 26(_ent (_in))))
				(_port(_int CLK -1 0 26(_ent (_in))))
				(_port(_int LSB -1 0 26(_ent (_in))))
				(_port(_int Stop -1 0 26(_ent (_in))))
				(_port(_int Init -1 0 27(_ent (_out))))
				(_port(_int Shift -1 0 27(_ent (_out))))
				(_port(_int Add -1 0 27(_ent (_out))))
				(_port(_int Done -1 0 27(_ent (_out))))
			)
		)
		(ShiftN
			(_object
				(_port(_int CLK -1 0 14(_ent (_in))))
				(_port(_int CLR -1 0 15(_ent (_in))))
				(_port(_int LD -1 0 16(_ent (_in))))
				(_port(_int SH -1 0 17(_ent (_in))))
				(_port(_int DIR -1 0 18(_ent (_in))))
				(_type(_int ~BIT_VECTOR~13 0 19(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int D 4 0 19(_ent (_in))))
				(_type(_int ~BIT_VECTOR~131 0 20(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int Q 5 0 20(_ent (_out))))
			)
		)
		(Adder8
			(_object
				(_port(_int A 2 0 32(_ent (_in))))
				(_port(_int B 2 0 32(_ent (_in))))
				(_port(_int Cin -1 0 33(_ent (_in))))
				(_port(_int Cout -1 0 34(_ent (_out))))
				(_port(_int Sum 2 0 35(_ent (_out))))
			)
		)
	)
	(_inst FSM 0 53(_comp Controller)
		(_port
			((STB)(STB))
			((CLK)(Clk))
			((LSB)(LSB))
			((Stop)(Stop))
			((Init)(Init))
			((Shift)(Shift))
			((Add)(Add))
			((Done)(Done))
		)
		(_use(_ent . Controller)
		)
	)
	(_inst R_SRB 0 54(_comp ShiftN)
		(_port
			((CLK)(Clk))
			((CLR)((i 0)))
			((LD)(Init))
			((SH)(Shift))
			((DIR)((i 1)))
			((D)(B))
			((Q)(Q_SRB))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst R_SRA 0 55(_comp ShiftN)
		(_port
			((CLK)(Clk))
			((CLR)((i 0)))
			((LD)(Init))
			((SH)(Shift))
			((DIR)((i 0)))
			((D)(A))
			((Q)(Q_SRA))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst ADDER 0 56(_comp Adder8)
		(_port
			((A)(Q_SRB))
			((B)(Result))
			((Cin)((i 0)))
			((Cout)(_open))
			((Sum)(AdderRes))
		)
		(_use(_ent . Adder8)
			(_port
				((A)(A))
				((B)(B))
				((Cin)(Cin))
				((Cout)(Cout))
				((Sum)(Sum))
			)
		)
	)
	(_inst ACC 0 57(_comp ShiftN)
		(_port
			((CLK)(Clk))
			((CLR)(Init))
			((LD)(Add))
			((SH)((i 0)))
			((DIR)((i 0)))
			((D)(AdderRes))
			((Q)(Result))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_block AsignacionSignals 0 59
		(_object
			(_prcs
				(line__63(_arch 0 0 63(_assignment(_alias((LSB)(Q_SRA(0))))(_trgt(6))(_sens(13(0))))))
				(line__64(_arch 1 0 64(_assignment(_trgt(7))(_sens(13(0))(13(1))(13(2))(13(3))(13(4))(13(5))(13(6))(13(7))))))
			)
		)
	)
	(_object
		(_port(_int Clk -1 0 3(_ent(_in))))
		(_type(_int ~BIT_VECTOR{3~downto~0}~12 0 4(_array -1((_dto i 3 i 0)))))
		(_port(_int A 0 0 4(_ent(_in))))
		(_port(_int B 0 0 4(_ent(_in))))
		(_port(_int STB -1 0 5(_ent(_in))))
		(_port(_int Done -1 0 6(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int Result 1 0 7(_ent(_inout))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 32(_array -1((_dto i 7 i 0)))))
		(_sig(_int LSB -1 0 48(_arch(_uni))))
		(_sig(_int Stop -1 0 48(_arch(_uni))))
		(_sig(_int Shift -1 0 48(_arch(_uni))))
		(_sig(_int Init -1 0 48(_arch(_uni))))
		(_sig(_int Add -1 0 48(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~133 0 49(_array -1((_dto i 7 i 0)))))
		(_sig(_int AdderRes 3 0 49(_arch(_uni))))
		(_sig(_int Q_SRB 3 0 49(_arch(_uni))))
		(_sig(_int Q_SRA 3 0 49(_arch(_uni))))
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . funcional 2 -1)
)
I 000047 55 976           1762115855511 prueba
(_unit VHDL(simple 0 2(prueba 0 5))
	(_version vf5)
	(_time 1762115855512 2025.11.02 17:37:35)
	(_source(\../src/simple.vhd\))
	(_parameters tan)
	(_code 04000302095304130506475e500307020d02500304)
	(_ent
		(_time 1756325127014)
	)
	(_object
		(_type(_int ~STRING~13 0 6(_array -1((_to i 1 i 11)))))
		(_cnst(_int mensaje 0 0 6(_arch(_string \"hola, mundo"\))))
		(_sig(_int canal -1 0 7(_arch(_uni((i 32))))))
		(_var(_int linea -2 0 10(_prcs 0)))
		(_var(_int dummy -3 0 11(_prcs 0)))
		(_prcs
			(p1(_arch 0 0 9(_prcs(_wait_for)(_trgt(0))(_mon))))
		)
		(_subprogram
			(_ext WRITE(1 21))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext std.TEXTIO.LINE(1 LINE)))
		(_type(_ext std.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext std.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext std.TEXTIO.TEXT(1 TEXT)))
		(_var(_ext std.TEXTIO.OUTPUT(1 OUTPUT)))
	)
	(_use(std(standard))(std(TEXTIO)))
	(_model . prueba 1 -1)
)
I 000053 55 1456          1762115855528 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 1 4))
	(_version vf5)
	(_time 1762115855529 2025.11.02 17:37:35)
	(_source(\../src/practica2.vhd\(\../src/Tp2.vhd\)))
	(_parameters tan)
	(_code 131613141644410516440549441517151515151517)
	(_ent
		(_time 1756945109009)
	)
	(_object
		(_port(_int Preset -1 0 3(_ent(_in))))
		(_port(_int Clear -1 0 4(_ent(_in))))
		(_port(_int Clock -1 0 5(_ent(_in))))
		(_port(_int Data -1 0 6(_ent(_in))))
		(_port(_int Q -1 0 7(_ent(_out))))
		(_port(_int QBar -1 0 8(_ent(_out))))
		(_sig(_int A -1 1 6(_arch(_uni))))
		(_sig(_int B -1 1 6(_arch(_uni))))
		(_sig(_int C -1 1 6(_arch(_uni))))
		(_sig(_int D -1 1 6(_arch(_uni))))
		(_sig(_int Qint -1 1 7(_arch(_uni))))
		(_sig(_int QbarInt -1 1 7(_arch(_uni))))
		(_prcs
			(line__10(_arch 0 1 10(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__11(_arch 1 1 11(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__12(_arch 2 1 12(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__13(_arch 3 1 13(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__14(_arch 4 1 14(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__15(_arch 5 1 15(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__16(_arch 6 1 16(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__17(_arch 7 1 17(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000047 55 1572          1762115855534 Driver
(_unit VHDL(test_dff 0 35(driver 1 23))
	(_version vf5)
	(_time 1762115855535 2025.11.02 17:37:35)
	(_source(\../src/practica2.vhd\(\../src/Tp2.vhd\)))
	(_parameters tan)
	(_code 131713141545440413435549461515151514171516)
	(_ent
		(_time 1757604784042)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 1 26(_ent (_in))))
				(_port(_int Clear -1 1 26(_ent (_in))))
				(_port(_int Clock -1 1 26(_ent (_in))))
				(_port(_int Data -1 1 26(_ent (_in))))
				(_port(_int Q -1 1 27(_ent (_out))))
				(_port(_int Qbar -1 1 27(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 45(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(QBar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 1 34(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 1 34(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 1 35(_arch(_uni))))
		(_sig(_int Data -1 1 35(_arch(_uni))))
		(_sig(_int Q -1 1 35(_arch(_uni))))
		(_sig(_int QBar -1 1 35(_arch(_uni))))
		(_cnst(_int Tsetup -2 1 40(_arch((ps 4652007308841189376)))))
		(_cnst(_int Thold -2 1 41(_arch((ps 4652007308841189376)))))
		(_cnst(_int TClk -2 1 42(_arch((ps 4656519704561582080)))))
		(_cnst(_int \TClk/2\ -2 1 0(_int gms(_code 2))))
		(_prcs
			(ClockGen(_arch 0 1 51(_prcs(_wait_for)(_trgt(2)))))
			(Stimulus(_arch 1 1 62(_prcs(_wait_for)(_trgt(1)(3))(_sens(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
	)
	(_use(std(standard)))
	(_model . Driver 3 -1)
)
I 000051 55 2526          1762115855548 Estructura
(_unit VHDL(latch8 0 5(estructura 0 15))
	(_version vf5)
	(_time 1762115855549 2025.11.02 17:37:35)
	(_source(\../src/Tp3.vhd\))
	(_parameters tan)
	(_code 232674272175733522253b7c7a2570252224272520)
	(_ent
		(_time 1757617207297)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 18(_ent (_in))))
				(_port(_int Clear -1 0 19(_ent (_in))))
				(_port(_int Clock -1 0 20(_ent (_in))))
				(_port(_int Data -1 0 21(_ent (_in))))
				(_port(_int Q -1 0 22(_ent (_out))))
				(_port(_int QBar -1 0 23(_ent (_out))))
			)
		)
	)
	(_inst F7 0 29(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(7)))
			((Q)(Q(7)))
			((QBar)(QBar(7)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F6 0 30(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(6)))
			((Q)(Q(6)))
			((QBar)(QBar(6)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F5 0 31(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(5)))
			((Q)(Q(5)))
			((QBar)(QBar(5)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F4 0 32(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(4)))
			((Q)(Q(4)))
			((QBar)(QBar(4)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F3 0 33(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(3)))
			((Q)(Q(3)))
			((QBar)(QBar(3)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F2 0 34(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(2)))
			((Q)(Q(2)))
			((QBar)(QBar(2)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F1 0 35(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(1)))
			((Q)(Q(1)))
			((QBar)(QBar(1)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F0 0 36(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(0)))
			((Q)(Q(0)))
			((QBar)(QBar(0)))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 7(_ent(_in))))
		(_port(_int Clk -1 0 8(_ent(_in))))
		(_port(_int Pre -1 0 9(_ent(_in))))
		(_port(_int Clr -1 0 10(_ent(_in))))
		(_port(_int Q 0 0 11(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 27(_array -1((_dto i 7 i 0)))))
		(_sig(_int QBar 1 0 27(_arch(_uni))))
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
)
I 000047 55 1425          1762115855554 Driver
(_unit VHDL(test_latch8 0 44(driver 0 47))
	(_version vf5)
	(_time 1762115855555 2025.11.02 17:37:35)
	(_source(\../src/Tp3.vhd\))
	(_parameters tan)
	(_code 23272327257574342423657921252224272520252b)
	(_ent
		(_time 1757617207303)
	)
	(_comp
		(Latch8
			(_object
				(_port(_int D 0 0 50(_ent (_in))))
				(_port(_int Clk -1 0 51(_ent (_in))))
				(_port(_int Pre -1 0 52(_ent (_in))))
				(_port(_int Clr -1 0 53(_ent (_in))))
				(_port(_int Q 0 0 54(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 61(_comp Latch8)
		(_port
			((D)(D))
			((Clk)(Clk))
			((Pre)(Pre))
			((Clr)(Clr))
			((Q)(Q))
		)
		(_use(_ent . Latch8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 50(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 0 58(_array -1((_dto i 7 i 0)))))
		(_sig(_int D 1 0 58(_arch(_uni))))
		(_sig(_int Q 1 0 58(_arch(_uni))))
		(_sig(_int Clk -1 0 59(_arch(_uni((i 1))))))
		(_sig(_int Pre -1 0 59(_arch(_uni((i 1))))))
		(_sig(_int Clr -1 0 59(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 64(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 0 64(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 0 63(_prcs(_wait_for)(_trgt(0)(2)(3)(4))(_mon)(_read(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16777216 16842752)
		(1684107084 1767982624 6579564)
	)
	(_model . Driver 1 -1)
)
I 000049 55 694           1762115855565 ecuacion
(_unit VHDL(fulladder 0 4(ecuacion 0 5))
	(_version vf5)
	(_time 1762115855566 2025.11.02 17:37:35)
	(_source(\../src/Tp4.vhd\))
	(_parameters tan)
	(_code 333631373564342560672269663537353634313535)
	(_ent
		(_time 1760631855757)
	)
	(_object
		(_port(_int X -1 0 6(_ent(_in))))
		(_port(_int Y -1 0 6(_ent(_in))))
		(_port(_int Cin -1 0 6(_ent(_in))))
		(_port(_int Cout -1 0 7(_ent(_out))))
		(_port(_int Sum -1 0 7(_ent(_out))))
		(_prcs
			(line__7(_arch 0 0 7(_assignment(_trgt(4))(_sens(0)(1)(2)))))
			(line__8(_arch 1 0 8(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . ecuacion 2 -1)
)
I 000047 55 1536          1762115855571 driver
(_unit VHDL(test_sumador 0 15(driver 0 18))
	(_version vf5)
	(_time 1762115855572 2025.11.02 17:37:35)
	(_source(\../src/Tp4.vhd\))
	(_parameters tan)
	(_code 333733363565642435307568613436356735323537)
	(_ent
		(_time 1760631980048)
	)
	(_comp
		(fulladder
			(_object
				(_port(_int X -1 0 20(_ent (_in))))
				(_port(_int Y -1 0 20(_ent (_in))))
				(_port(_int Cin -1 0 20(_ent (_in))))
				(_port(_int Cout -1 0 20(_ent (_out))))
				(_port(_int Sum -1 0 20(_ent (_out))))
			)
		)
	)
	(_inst uut 0 24(_comp fulladder)
		(_port
			((X)(X))
			((Y)(Y))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . fulladder)
		)
	)
	(_object
		(_sig(_int X -1 0 22(_arch(_uni))))
		(_sig(_int Y -1 0 22(_arch(_uni))))
		(_sig(_int Cin -1 0 22(_arch(_uni))))
		(_sig(_int Cout -1 0 22(_arch(_uni))))
		(_sig(_int Sum -1 0 22(_arch(_uni))))
		(_type(_int Entry 0 26(_record(X -1)(Y -1)(Cin -1)(Cout -1)(Sum -1))))
		(_type(_int Table 0 30(_array 0((_to i 0 i 7)))))
		(_cnst(_int Tabla 1 0 31(_prcs 0((((i 0))((i 0))((i 0))((i 0))((i 0)))(((i 0))((i 0))((i 1))((i 0))((i 1)))(((i 0))((i 1))((i 0))((i 0))((i 1)))(((i 0))((i 1))((i 1))((i 1))((i 0)))(((i 1))((i 0))((i 0))((i 0))((i 1)))(((i 1))((i 0))((i 1))((i 1))((i 0)))(((i 1))((i 1))((i 0))((i 1))((i 0)))(((i 1))((i 1))((i 1))((i 1))((i 1)))))))
		(_prcs
			(estimulo(_arch 0 0 25(_prcs(_trgt(0)(1)(2))(_mon)(_read(3)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . driver 1 -1)
)
I 000049 55 1300          1762115855585 Behavior
(_unit VHDL(shiftn 0 1(behavior 0 17))
	(_version vf5)
	(_time 1762115855586 2025.11.02 17:37:35)
	(_source(\../src/Tp6.vhd\))
	(_parameters tan)
	(_code 5256555158050f4456044608565551545a545b5454)
	(_ent
		(_time 1762105610433)
	)
	(_object
		(_port(_int CLK -1 0 3(_ent(_in)(_event))))
		(_port(_int CLR -1 0 4(_ent(_in))))
		(_port(_int LD -1 0 5(_ent(_in))))
		(_port(_int SH -1 0 6(_ent(_in))))
		(_port(_int DIR -1 0 7(_ent(_in))))
		(_type(_int ~BIT_VECTOR~12 0 8(_array -1((_uto i 0 i 2147483647)))))
		(_port(_int D 0 0 8(_ent(_in))))
		(_type(_int ~BIT_VECTOR~121 0 9(_array -1((_uto i 0 i 2147483647)))))
		(_port(_int Q 1 0 9(_ent(_out))))
		(_type(_int InBits 0 20(_scalar (_dto c 2 i 0))))
		(_type(_int OutBits 0 21(_scalar (_dto c 3 i 0))))
		(_type(_int ~BIT_VECTOR{Q'LENGTH-1~downto~0}~13 0 22(_array -1((_dto c 4 i 0)))))
		(_var(_int State 4 0 22(_prcs 1)))
		(_prcs
			(line__12(_ent 0 0 12(_assertion(_mon))))
			(Shifter(_arch 1 0 19(_prcs(_simple)(_trgt(6))(_sens(0)(1))(_read(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(1920233029 543253601 1869488196 1650811936 1702043749 1634541682 1629954163 1634231150 1970348071 1634476133 1818325792 543253609 81)
	)
	(_model . Behavior 5 -1)
)
I 000047 55 1572          1762115855597 Driver
(_unit VHDL(test_shiftn 0 47(driver 0 49))
	(_version vf5)
	(_time 1762115855598 2025.11.02 17:37:35)
	(_source(\../src/Tp6.vhd\))
	(_parameters tan)
	(_code 52565251550405455401140900545a545b54545556)
	(_ent
		(_time 1762105610458)
	)
	(_comp
		(ShiftN
			(_object
				(_port(_int CLK -1 0 52(_ent (_in))))
				(_port(_int CLR -1 0 53(_ent (_in))))
				(_port(_int LD -1 0 54(_ent (_in))))
				(_port(_int SH -1 0 55(_ent (_in))))
				(_port(_int DIR -1 0 56(_ent (_in))))
				(_type(_int ~BIT_VECTOR~13 0 57(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int D 2 0 57(_ent (_in))))
				(_type(_int ~BIT_VECTOR~131 0 58(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int Q 3 0 58(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 67(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)(CLR))
			((LD)(LD))
			((SH)(SH))
			((DIR)(DIR))
			((D)(D))
			((Q)(Q))
		)
		(_use(_ent . ShiftN)
		)
	)
	(_object
		(_sig(_int CLK -1 0 62(_arch(_uni))))
		(_sig(_int CLR -1 0 62(_arch(_uni))))
		(_sig(_int LD -1 0 62(_arch(_uni))))
		(_sig(_int SH -1 0 62(_arch(_uni))))
		(_sig(_int DIR -1 0 62(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{1~to~4}~13 0 63(_array -1((_to i 1 i 4)))))
		(_sig(_int D 0 0 63(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{8~downto~1}~13 0 64(_array -1((_dto i 8 i 1)))))
		(_sig(_int Q 1 0 64(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 69(_prcs(_wait_for)(_trgt(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(65793)
	)
	(_model . Driver 1 -1)
)
I 000051 55 1865          1762115855617 Estructura
(_unit VHDL(adder8 0 1(estructura 0 5))
	(_version vf5)
	(_time 1762115855618 2025.11.02 17:37:35)
	(_source(\../src/Tp5.vhd\))
	(_parameters tan)
	(_code 7174747074262167757e632e287770777577757774)
	(_ent
		(_time 1762105504299)
	)
	(_comp
		(fulladder
			(_object
				(_port(_int X -1 0 7(_ent (_in))))
				(_port(_int Y -1 0 7(_ent (_in))))
				(_port(_int Cin -1 0 7(_ent (_in))))
				(_port(_int Cout -1 0 7(_ent (_out))))
				(_port(_int Sum -1 0 7(_ent (_out))))
			)
		)
	)
	(_generate Stages 0 11(_for 2 )
		(_generate LowBit 0 13(_if 1)
			(_inst FA 0 15(_comp fulladder)
				(_port
					((X)(A(0)))
					((Y)(B(0)))
					((Cin)(Cin))
					((Cout)(C(0)))
					((Sum)(Sum(0)))
				)
				(_use(_ent . fulladder)
				)
			)
		)
		(_generate OtherBits 0 18(_if 2)
			(_inst FA 0 20(_comp fulladder)
				(_port
					((X)(A(_object 0)))
					((Y)(B(_object 0)))
					((Cin)(C(_index 3)))
					((Cout)(C(_object 0)))
					((Sum)(Sum(_object 0)))
				)
				(_use(_ent . fulladder)
				)
			)
		)
		(_object
			(_cnst(_int i 2 0 12(_arch)))
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 2(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 2(_ent(_in))))
		(_port(_int B 0 0 2(_ent(_in))))
		(_port(_int Cin -1 0 2(_ent(_in))))
		(_port(_int Cout -1 0 2(_ent(_out))))
		(_port(_int Sum 0 0 2(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 9(_array -1((_dto i 7 i 0)))))
		(_sig(_int C 1 0 9(_arch(_uni))))
		(_type(_int ~INTEGER~range~7~downto~0~13 0 12(_scalar (_dto i 7 i 0))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_alias((Cout)(C(7))))(_trgt(3))(_sens(5(7))))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Estructura 4 -1)
)
I 000047 55 1376          1762115855623 Driver
(_unit VHDL(test_adder8 0 30(driver 0 32))
	(_version vf5)
	(_time 1762115855624 2025.11.02 17:37:35)
	(_source(\../src/Tp5.vhd\))
	(_parameters tan)
	(_code 7175717075272666747d372b217775777577747673)
	(_ent
		(_time 1762105504320)
	)
	(_comp
		(Adder8
			(_object
				(_port(_int A 0 0 34(_ent (_in))))
				(_port(_int B 0 0 34(_ent (_in))))
				(_port(_int Cin -1 0 34(_ent (_in))))
				(_port(_int Cout -1 0 34(_ent (_out))))
				(_port(_int Sum 0 0 34(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 39(_comp Adder8)
		(_port
			((A)(A))
			((B)(B))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . Adder8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 34(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 0 36(_array -1((_dto i 7 i 0)))))
		(_sig(_int A 1 0 36(_arch(_uni))))
		(_sig(_int B 1 0 36(_arch(_uni))))
		(_sig(_int Sum 1 0 36(_arch(_uni))))
		(_sig(_int Cin -1 0 37(_arch(_uni((i 0))))))
		(_sig(_int Cout -1 0 37(_arch(_uni((i 0))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 41(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 0 41(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 0 40(_prcs(_wait_for)(_trgt(0)(1))(_read(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(0 0)
		(0 16777216)
	)
	(_model . Driver 1 -1)
)
I 000044 55 1158          1762115855646 FSM
(_unit VHDL(controller 0 1(fsm 0 8))
	(_version vf5)
	(_time 1762115855647 2025.11.02 17:37:35)
	(_source(\../src/Tp7.vhd\))
	(_parameters tan)
	(_code 9095979fc6c79187979782ca9796c396c396959792)
	(_ent
		(_time 1762105724364)
	)
	(_object
		(_port(_int STB -1 0 3(_ent(_in))))
		(_port(_int CLK -1 0 3(_ent(_in)(_event))))
		(_port(_int LSB -1 0 3(_ent(_in))))
		(_port(_int Stop -1 0 3(_ent(_in))))
		(_port(_int Init -1 0 4(_ent(_out))))
		(_port(_int Shift -1 0 4(_ent(_out))))
		(_port(_int Add -1 0 4(_ent(_out))))
		(_port(_int Done -1 0 4(_ent(_out))))
		(_type(_int States 0 9(_enum1 InitS CheckS AddS ShiftS EndS (_to i 0 i 4))))
		(_sig(_int State 0 0 10(_arch(_uni((i 4))))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(4))(_sens(8)))))
			(line__15(_arch 1 0 15(_assignment(_trgt(6))(_sens(8)))))
			(line__16(_arch 2 0 16(_assignment(_trgt(5))(_sens(8)))))
			(line__17(_arch 3 0 17(_assignment(_trgt(7))(_sens(8)))))
			(StateMachine(_arch 4 0 20(_prcs(_trgt(8))(_sens(1)(0)(2)(3)(8))(_dssslsensitivity 1))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . FSM 5 -1)
)
I 000047 55 1744          1762115855657 Driver
(_unit VHDL(test_controller 0 53(driver 0 55))
	(_version vf5)
	(_time 1762115855658 2025.11.02 17:37:35)
	(_source(\../src/Tp7.vhd\))
	(_parameters tan)
	(_code 9094909f95c6c7879692d6cac296c696c597949792)
	(_ent
		(_time 1762105724375)
	)
	(_comp
		(Controller
			(_object
				(_port(_int STB -1 0 58(_ent (_in))))
				(_port(_int CLK -1 0 58(_ent (_in))))
				(_port(_int LSB -1 0 58(_ent (_in))))
				(_port(_int Stop -1 0 58(_ent (_in))))
				(_port(_int Init -1 0 59(_ent (_out))))
				(_port(_int Shift -1 0 59(_ent (_out))))
				(_port(_int Add -1 0 59(_ent (_out))))
				(_port(_int Done -1 0 59(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 67(_comp Controller)
		(_port
			((STB)(STB))
			((CLK)(CLK))
			((LSB)(LSB))
			((Stop)(Stop))
			((Init)(Init))
			((Shift)(Shift))
			((Add)(Add))
			((Done)(Done))
		)
		(_use(_ent . Controller)
		)
	)
	(_object
		(_sig(_int STB -1 0 63(_arch(_uni))))
		(_sig(_int LSB -1 0 63(_arch(_uni))))
		(_sig(_int Done -1 0 63(_arch(_uni))))
		(_sig(_int Init -1 0 63(_arch(_uni))))
		(_sig(_int Shift -1 0 63(_arch(_uni))))
		(_sig(_int Add -1 0 63(_arch(_uni))))
		(_sig(_int Stop -1 0 63(_arch(_uni))))
		(_sig(_int CLK -1 0 64(_arch(_uni((i 1)))(_event))))
		(_sig(_int ENA -1 0 64(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 73(_array -1((_dto i 7 i 0)))))
		(_var(_int Val 0 0 73(_prcs 2)))
		(_prcs
			(Clock(_arch 0 0 69(_assignment(_trgt(7))(_sens(7)(8)))))
			(Enable(_arch 1 0 70(_assignment(_trgt(8)))))
			(Stimulus(_arch 2 0 72(_prcs(_trgt(0)(1)(6))(_sens(7))(_read(2)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16843008 16777472)
	)
	(_model . Driver 3 -1)
)
I 000050 55 4162          1762115855676 funcional
(_unit VHDL(multiplicador 0 1(funcional 0 10))
	(_version vf5)
	(_time 1762115855677 2025.11.02 17:37:35)
	(_source(\../src/Tp9.vhd\))
	(_parameters tan)
	(_code b0b5e0e5b5e7b7a7b0b2a9ebe1b6e3b6b9b6b3b6b1)
	(_ent
		(_time 1762115279714)
	)
	(_comp
		(Controller
			(_object
				(_port(_int STB -1 0 26(_ent (_in))))
				(_port(_int CLK -1 0 26(_ent (_in))))
				(_port(_int LSB -1 0 26(_ent (_in))))
				(_port(_int Stop -1 0 26(_ent (_in))))
				(_port(_int Init -1 0 27(_ent (_out))))
				(_port(_int Shift -1 0 27(_ent (_out))))
				(_port(_int Add -1 0 27(_ent (_out))))
				(_port(_int Done -1 0 27(_ent (_out))))
			)
		)
		(ShiftN
			(_object
				(_port(_int CLK -1 0 14(_ent (_in))))
				(_port(_int CLR -1 0 15(_ent (_in))))
				(_port(_int LD -1 0 16(_ent (_in))))
				(_port(_int SH -1 0 17(_ent (_in))))
				(_port(_int DIR -1 0 18(_ent (_in))))
				(_type(_int ~BIT_VECTOR~13 0 19(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int D 4 0 19(_ent (_in))))
				(_type(_int ~BIT_VECTOR~131 0 20(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int Q 5 0 20(_ent (_out))))
			)
		)
		(Adder8
			(_object
				(_port(_int A 2 0 32(_ent (_in))))
				(_port(_int B 2 0 32(_ent (_in))))
				(_port(_int Cin -1 0 33(_ent (_in))))
				(_port(_int Cout -1 0 34(_ent (_out))))
				(_port(_int Sum 2 0 35(_ent (_out))))
			)
		)
	)
	(_inst FSM 0 53(_comp Controller)
		(_port
			((STB)(STB))
			((CLK)(Clk))
			((LSB)(LSB))
			((Stop)(Stop))
			((Init)(Init))
			((Shift)(Shift))
			((Add)(Add))
			((Done)(Done))
		)
		(_use(_ent . Controller)
		)
	)
	(_inst R_SRB 0 54(_comp ShiftN)
		(_port
			((CLK)(Clk))
			((CLR)((i 0)))
			((LD)(Init))
			((SH)(Shift))
			((DIR)((i 1)))
			((D)(B))
			((Q)(Q_SRB))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst R_SRA 0 55(_comp ShiftN)
		(_port
			((CLK)(Clk))
			((CLR)((i 0)))
			((LD)(Init))
			((SH)(Shift))
			((DIR)((i 0)))
			((D)(A))
			((Q)(Q_SRA))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst ADDER 0 56(_comp Adder8)
		(_port
			((A)(Q_SRB))
			((B)(Result))
			((Cin)((i 0)))
			((Cout)(_open))
			((Sum)(AdderRes))
		)
		(_use(_ent . Adder8)
			(_port
				((A)(A))
				((B)(B))
				((Cin)(Cin))
				((Cout)(Cout))
				((Sum)(Sum))
			)
		)
	)
	(_inst ACC 0 57(_comp ShiftN)
		(_port
			((CLK)(Clk))
			((CLR)(Init))
			((LD)(Add))
			((SH)((i 0)))
			((DIR)((i 0)))
			((D)(AdderRes))
			((Q)(Result))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_block AsignacionSignals 0 59
		(_object
			(_prcs
				(line__63(_arch 0 0 63(_assignment(_alias((LSB)(Q_SRA(0))))(_trgt(6))(_sens(13(0))))))
				(line__64(_arch 1 0 64(_assignment(_trgt(7))(_sens(13(0))(13(1))(13(2))(13(3))(13(4))(13(5))(13(6))(13(7))))))
			)
		)
	)
	(_object
		(_port(_int Clk -1 0 3(_ent(_in))))
		(_type(_int ~BIT_VECTOR{3~downto~0}~12 0 4(_array -1((_dto i 3 i 0)))))
		(_port(_int A 0 0 4(_ent(_in))))
		(_port(_int B 0 0 4(_ent(_in))))
		(_port(_int STB -1 0 5(_ent(_in))))
		(_port(_int Done -1 0 6(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int Result 1 0 7(_ent(_inout))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 32(_array -1((_dto i 7 i 0)))))
		(_sig(_int LSB -1 0 48(_arch(_uni))))
		(_sig(_int Stop -1 0 48(_arch(_uni))))
		(_sig(_int Shift -1 0 48(_arch(_uni))))
		(_sig(_int Init -1 0 48(_arch(_uni))))
		(_sig(_int Add -1 0 48(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~133 0 49(_array -1((_dto i 7 i 0)))))
		(_sig(_int AdderRes 3 0 49(_arch(_uni))))
		(_sig(_int Q_SRB 3 0 49(_arch(_uni))))
		(_sig(_int Q_SRA 3 0 49(_arch(_uni))))
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . funcional 2 -1)
)
I 000047 55 976           1762115899397 prueba
(_unit VHDL(simple 0 2(prueba 0 5))
	(_version vf5)
	(_time 1762115899398 2025.11.02 17:38:19)
	(_source(\../src/simple.vhd\))
	(_parameters tan)
	(_code 76252377792176617774352c227175707f70227176)
	(_ent
		(_time 1756325127014)
	)
	(_object
		(_type(_int ~STRING~13 0 6(_array -1((_to i 1 i 11)))))
		(_cnst(_int mensaje 0 0 6(_arch(_string \"hola, mundo"\))))
		(_sig(_int canal -1 0 7(_arch(_uni((i 32))))))
		(_var(_int linea -2 0 10(_prcs 0)))
		(_var(_int dummy -3 0 11(_prcs 0)))
		(_prcs
			(p1(_arch 0 0 9(_prcs(_wait_for)(_trgt(0))(_mon))))
		)
		(_subprogram
			(_ext WRITE(1 21))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext std.TEXTIO.LINE(1 LINE)))
		(_type(_ext std.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext std.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext std.TEXTIO.TEXT(1 TEXT)))
		(_var(_ext std.TEXTIO.OUTPUT(1 OUTPUT)))
	)
	(_use(std(standard))(std(TEXTIO)))
	(_model . prueba 1 -1)
)
I 000053 55 1456          1762115899414 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 1 4))
	(_version vf5)
	(_time 1762115899415 2025.11.02 17:38:19)
	(_source(\../src/practica2.vhd\(\../src/Tp2.vhd\)))
	(_parameters tan)
	(_code 86d4d48886d1d49083d190dcd18082808080808082)
	(_ent
		(_time 1756945109009)
	)
	(_object
		(_port(_int Preset -1 0 3(_ent(_in))))
		(_port(_int Clear -1 0 4(_ent(_in))))
		(_port(_int Clock -1 0 5(_ent(_in))))
		(_port(_int Data -1 0 6(_ent(_in))))
		(_port(_int Q -1 0 7(_ent(_out))))
		(_port(_int QBar -1 0 8(_ent(_out))))
		(_sig(_int A -1 1 6(_arch(_uni))))
		(_sig(_int B -1 1 6(_arch(_uni))))
		(_sig(_int C -1 1 6(_arch(_uni))))
		(_sig(_int D -1 1 6(_arch(_uni))))
		(_sig(_int Qint -1 1 7(_arch(_uni))))
		(_sig(_int QbarInt -1 1 7(_arch(_uni))))
		(_prcs
			(line__10(_arch 0 1 10(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__11(_arch 1 1 11(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__12(_arch 2 1 12(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__13(_arch 3 1 13(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__14(_arch 4 1 14(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__15(_arch 5 1 15(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__16(_arch 6 1 16(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__17(_arch 7 1 17(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000047 55 1572          1762115899420 Driver
(_unit VHDL(test_dff 0 35(driver 1 23))
	(_version vf5)
	(_time 1762115899421 2025.11.02 17:38:19)
	(_source(\../src/practica2.vhd\(\../src/Tp2.vhd\)))
	(_parameters tan)
	(_code 86d5d48885d0d19186d6c0dcd38080808081828083)
	(_ent
		(_time 1757604784042)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 1 26(_ent (_in))))
				(_port(_int Clear -1 1 26(_ent (_in))))
				(_port(_int Clock -1 1 26(_ent (_in))))
				(_port(_int Data -1 1 26(_ent (_in))))
				(_port(_int Q -1 1 27(_ent (_out))))
				(_port(_int Qbar -1 1 27(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 45(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(QBar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 1 34(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 1 34(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 1 35(_arch(_uni))))
		(_sig(_int Data -1 1 35(_arch(_uni))))
		(_sig(_int Q -1 1 35(_arch(_uni))))
		(_sig(_int QBar -1 1 35(_arch(_uni))))
		(_cnst(_int Tsetup -2 1 40(_arch((ps 4652007308841189376)))))
		(_cnst(_int Thold -2 1 41(_arch((ps 4652007308841189376)))))
		(_cnst(_int TClk -2 1 42(_arch((ps 4656519704561582080)))))
		(_cnst(_int \TClk/2\ -2 1 0(_int gms(_code 2))))
		(_prcs
			(ClockGen(_arch 0 1 51(_prcs(_wait_for)(_trgt(2)))))
			(Stimulus(_arch 1 1 62(_prcs(_wait_for)(_trgt(1)(3))(_sens(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
	)
	(_use(std(standard)))
	(_model . Driver 3 -1)
)
I 000051 55 2526          1762115899435 Estructura
(_unit VHDL(latch8 0 5(estructura 0 15))
	(_version vf5)
	(_time 1762115899436 2025.11.02 17:38:19)
	(_source(\../src/Tp3.vhd\))
	(_parameters tan)
	(_code 96c4939991c0c68097908ec9cf90c5909791929095)
	(_ent
		(_time 1757617207297)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 18(_ent (_in))))
				(_port(_int Clear -1 0 19(_ent (_in))))
				(_port(_int Clock -1 0 20(_ent (_in))))
				(_port(_int Data -1 0 21(_ent (_in))))
				(_port(_int Q -1 0 22(_ent (_out))))
				(_port(_int QBar -1 0 23(_ent (_out))))
			)
		)
	)
	(_inst F7 0 29(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(7)))
			((Q)(Q(7)))
			((QBar)(QBar(7)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F6 0 30(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(6)))
			((Q)(Q(6)))
			((QBar)(QBar(6)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F5 0 31(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(5)))
			((Q)(Q(5)))
			((QBar)(QBar(5)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F4 0 32(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(4)))
			((Q)(Q(4)))
			((QBar)(QBar(4)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F3 0 33(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(3)))
			((Q)(Q(3)))
			((QBar)(QBar(3)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F2 0 34(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(2)))
			((Q)(Q(2)))
			((QBar)(QBar(2)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F1 0 35(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(1)))
			((Q)(Q(1)))
			((QBar)(QBar(1)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F0 0 36(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(0)))
			((Q)(Q(0)))
			((QBar)(QBar(0)))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 7(_ent(_in))))
		(_port(_int Clk -1 0 8(_ent(_in))))
		(_port(_int Pre -1 0 9(_ent(_in))))
		(_port(_int Clr -1 0 10(_ent(_in))))
		(_port(_int Q 0 0 11(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 27(_array -1((_dto i 7 i 0)))))
		(_sig(_int QBar 1 0 27(_arch(_uni))))
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
)
I 000047 55 1425          1762115899441 Driver
(_unit VHDL(test_latch8 0 44(driver 0 47))
	(_version vf5)
	(_time 1762115899442 2025.11.02 17:38:19)
	(_source(\../src/Tp3.vhd\))
	(_parameters tan)
	(_code 96c5c49995c0c1819196d0cc94909791929095909e)
	(_ent
		(_time 1757617207303)
	)
	(_comp
		(Latch8
			(_object
				(_port(_int D 0 0 50(_ent (_in))))
				(_port(_int Clk -1 0 51(_ent (_in))))
				(_port(_int Pre -1 0 52(_ent (_in))))
				(_port(_int Clr -1 0 53(_ent (_in))))
				(_port(_int Q 0 0 54(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 61(_comp Latch8)
		(_port
			((D)(D))
			((Clk)(Clk))
			((Pre)(Pre))
			((Clr)(Clr))
			((Q)(Q))
		)
		(_use(_ent . Latch8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 50(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 0 58(_array -1((_dto i 7 i 0)))))
		(_sig(_int D 1 0 58(_arch(_uni))))
		(_sig(_int Q 1 0 58(_arch(_uni))))
		(_sig(_int Clk -1 0 59(_arch(_uni((i 1))))))
		(_sig(_int Pre -1 0 59(_arch(_uni((i 1))))))
		(_sig(_int Clr -1 0 59(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 64(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 0 64(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 0 63(_prcs(_wait_for)(_trgt(0)(2)(3)(4))(_mon)(_read(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16777216 16842752)
		(1684107084 1767982624 6579564)
	)
	(_model . Driver 1 -1)
)
I 000049 55 694           1762115899452 ecuacion
(_unit VHDL(fulladder 0 4(ecuacion 0 5))
	(_version vf5)
	(_time 1762115899453 2025.11.02 17:38:19)
	(_source(\../src/Tp4.vhd\))
	(_parameters tan)
	(_code a5f7f5f3a5f2a2b3f6f1b4fff0a3a1a3a0a2a7a3a3)
	(_ent
		(_time 1760631855757)
	)
	(_object
		(_port(_int X -1 0 6(_ent(_in))))
		(_port(_int Y -1 0 6(_ent(_in))))
		(_port(_int Cin -1 0 6(_ent(_in))))
		(_port(_int Cout -1 0 7(_ent(_out))))
		(_port(_int Sum -1 0 7(_ent(_out))))
		(_prcs
			(line__7(_arch 0 0 7(_assignment(_trgt(4))(_sens(0)(1)(2)))))
			(line__8(_arch 1 0 8(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . ecuacion 2 -1)
)
I 000047 55 1536          1762115899458 driver
(_unit VHDL(test_sumador 0 15(driver 0 18))
	(_version vf5)
	(_time 1762115899459 2025.11.02 17:38:19)
	(_source(\../src/Tp4.vhd\))
	(_parameters tan)
	(_code a5f6f7f2a5f3f2b2a3a6e3fef7a2a0a3f1a3a4a3a1)
	(_ent
		(_time 1760631980048)
	)
	(_comp
		(fulladder
			(_object
				(_port(_int X -1 0 20(_ent (_in))))
				(_port(_int Y -1 0 20(_ent (_in))))
				(_port(_int Cin -1 0 20(_ent (_in))))
				(_port(_int Cout -1 0 20(_ent (_out))))
				(_port(_int Sum -1 0 20(_ent (_out))))
			)
		)
	)
	(_inst uut 0 24(_comp fulladder)
		(_port
			((X)(X))
			((Y)(Y))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . fulladder)
		)
	)
	(_object
		(_sig(_int X -1 0 22(_arch(_uni))))
		(_sig(_int Y -1 0 22(_arch(_uni))))
		(_sig(_int Cin -1 0 22(_arch(_uni))))
		(_sig(_int Cout -1 0 22(_arch(_uni))))
		(_sig(_int Sum -1 0 22(_arch(_uni))))
		(_type(_int Entry 0 26(_record(X -1)(Y -1)(Cin -1)(Cout -1)(Sum -1))))
		(_type(_int Table 0 30(_array 0((_to i 0 i 7)))))
		(_cnst(_int Tabla 1 0 31(_prcs 0((((i 0))((i 0))((i 0))((i 0))((i 0)))(((i 0))((i 0))((i 1))((i 0))((i 1)))(((i 0))((i 1))((i 0))((i 0))((i 1)))(((i 0))((i 1))((i 1))((i 1))((i 0)))(((i 1))((i 0))((i 0))((i 0))((i 1)))(((i 1))((i 0))((i 1))((i 1))((i 0)))(((i 1))((i 1))((i 0))((i 1))((i 0)))(((i 1))((i 1))((i 1))((i 1))((i 1)))))))
		(_prcs
			(estimulo(_arch 0 0 25(_prcs(_trgt(0)(1)(2))(_mon)(_read(3)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . driver 1 -1)
)
I 000049 55 1300          1762115899481 Behavior
(_unit VHDL(shiftn 0 1(behavior 0 17))
	(_version vf5)
	(_time 1762115899482 2025.11.02 17:38:19)
	(_source(\../src/Tp6.vhd\))
	(_parameters tan)
	(_code c5969090c89298d3c193d19fc1c2c6c3cdc3ccc3c3)
	(_ent
		(_time 1762105610433)
	)
	(_object
		(_port(_int CLK -1 0 3(_ent(_in)(_event))))
		(_port(_int CLR -1 0 4(_ent(_in))))
		(_port(_int LD -1 0 5(_ent(_in))))
		(_port(_int SH -1 0 6(_ent(_in))))
		(_port(_int DIR -1 0 7(_ent(_in))))
		(_type(_int ~BIT_VECTOR~12 0 8(_array -1((_uto i 0 i 2147483647)))))
		(_port(_int D 0 0 8(_ent(_in))))
		(_type(_int ~BIT_VECTOR~121 0 9(_array -1((_uto i 0 i 2147483647)))))
		(_port(_int Q 1 0 9(_ent(_out))))
		(_type(_int InBits 0 20(_scalar (_dto c 2 i 0))))
		(_type(_int OutBits 0 21(_scalar (_dto c 3 i 0))))
		(_type(_int ~BIT_VECTOR{Q'LENGTH-1~downto~0}~13 0 22(_array -1((_dto c 4 i 0)))))
		(_var(_int State 4 0 22(_prcs 1)))
		(_prcs
			(line__12(_ent 0 0 12(_assertion(_mon))))
			(Shifter(_arch 1 0 19(_prcs(_simple)(_trgt(6))(_sens(0)(1))(_read(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(1920233029 543253601 1869488196 1650811936 1702043749 1634541682 1629954163 1634231150 1970348071 1634476133 1818325792 543253609 81)
	)
	(_model . Behavior 5 -1)
)
I 000047 55 1572          1762115899494 Driver
(_unit VHDL(test_shiftn 0 47(driver 0 49))
	(_version vf5)
	(_time 1762115899495 2025.11.02 17:38:19)
	(_source(\../src/Tp6.vhd\))
	(_parameters tan)
	(_code d4878686d58283c3d287928f86d2dcd2ddd2d2d3d0)
	(_ent
		(_time 1762105610458)
	)
	(_comp
		(ShiftN
			(_object
				(_port(_int CLK -1 0 52(_ent (_in))))
				(_port(_int CLR -1 0 53(_ent (_in))))
				(_port(_int LD -1 0 54(_ent (_in))))
				(_port(_int SH -1 0 55(_ent (_in))))
				(_port(_int DIR -1 0 56(_ent (_in))))
				(_type(_int ~BIT_VECTOR~13 0 57(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int D 2 0 57(_ent (_in))))
				(_type(_int ~BIT_VECTOR~131 0 58(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int Q 3 0 58(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 67(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)(CLR))
			((LD)(LD))
			((SH)(SH))
			((DIR)(DIR))
			((D)(D))
			((Q)(Q))
		)
		(_use(_ent . ShiftN)
		)
	)
	(_object
		(_sig(_int CLK -1 0 62(_arch(_uni))))
		(_sig(_int CLR -1 0 62(_arch(_uni))))
		(_sig(_int LD -1 0 62(_arch(_uni))))
		(_sig(_int SH -1 0 62(_arch(_uni))))
		(_sig(_int DIR -1 0 62(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{1~to~4}~13 0 63(_array -1((_to i 1 i 4)))))
		(_sig(_int D 0 0 63(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{8~downto~1}~13 0 64(_array -1((_dto i 8 i 1)))))
		(_sig(_int Q 1 0 64(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 69(_prcs(_wait_for)(_trgt(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(65793)
	)
	(_model . Driver 1 -1)
)
I 000051 55 1865          1762115899514 Estructura
(_unit VHDL(adder8 0 1(estructura 0 5))
	(_version vf5)
	(_time 1762115899515 2025.11.02 17:38:19)
	(_source(\../src/Tp5.vhd\))
	(_parameters tan)
	(_code e4b6b3b7e4b3b4f2e0ebf6bbbde2e5e2e0e2e0e2e1)
	(_ent
		(_time 1762105504299)
	)
	(_comp
		(fulladder
			(_object
				(_port(_int X -1 0 7(_ent (_in))))
				(_port(_int Y -1 0 7(_ent (_in))))
				(_port(_int Cin -1 0 7(_ent (_in))))
				(_port(_int Cout -1 0 7(_ent (_out))))
				(_port(_int Sum -1 0 7(_ent (_out))))
			)
		)
	)
	(_generate Stages 0 11(_for 2 )
		(_generate LowBit 0 13(_if 1)
			(_inst FA 0 15(_comp fulladder)
				(_port
					((X)(A(0)))
					((Y)(B(0)))
					((Cin)(Cin))
					((Cout)(C(0)))
					((Sum)(Sum(0)))
				)
				(_use(_ent . fulladder)
				)
			)
		)
		(_generate OtherBits 0 18(_if 2)
			(_inst FA 0 20(_comp fulladder)
				(_port
					((X)(A(_object 0)))
					((Y)(B(_object 0)))
					((Cin)(C(_index 3)))
					((Cout)(C(_object 0)))
					((Sum)(Sum(_object 0)))
				)
				(_use(_ent . fulladder)
				)
			)
		)
		(_object
			(_cnst(_int i 2 0 12(_arch)))
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 2(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 2(_ent(_in))))
		(_port(_int B 0 0 2(_ent(_in))))
		(_port(_int Cin -1 0 2(_ent(_in))))
		(_port(_int Cout -1 0 2(_ent(_out))))
		(_port(_int Sum 0 0 2(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 9(_array -1((_dto i 7 i 0)))))
		(_sig(_int C 1 0 9(_arch(_uni))))
		(_type(_int ~INTEGER~range~7~downto~0~13 0 12(_scalar (_dto i 7 i 0))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_alias((Cout)(C(7))))(_trgt(3))(_sens(5(7))))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Estructura 4 -1)
)
I 000047 55 1376          1762115899520 Driver
(_unit VHDL(test_adder8 0 30(driver 0 32))
	(_version vf5)
	(_time 1762115899521 2025.11.02 17:38:19)
	(_source(\../src/Tp5.vhd\))
	(_parameters tan)
	(_code e4b7b6b7e5b2b3f3e1e8a2beb4e2e0e2e0e2e1e3e6)
	(_ent
		(_time 1762105504320)
	)
	(_comp
		(Adder8
			(_object
				(_port(_int A 0 0 34(_ent (_in))))
				(_port(_int B 0 0 34(_ent (_in))))
				(_port(_int Cin -1 0 34(_ent (_in))))
				(_port(_int Cout -1 0 34(_ent (_out))))
				(_port(_int Sum 0 0 34(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 39(_comp Adder8)
		(_port
			((A)(A))
			((B)(B))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . Adder8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 34(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 0 36(_array -1((_dto i 7 i 0)))))
		(_sig(_int A 1 0 36(_arch(_uni))))
		(_sig(_int B 1 0 36(_arch(_uni))))
		(_sig(_int Sum 1 0 36(_arch(_uni))))
		(_sig(_int Cin -1 0 37(_arch(_uni((i 0))))))
		(_sig(_int Cout -1 0 37(_arch(_uni((i 0))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 41(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 0 41(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 0 40(_prcs(_wait_for)(_trgt(0)(1))(_read(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(0 0)
		(0 16777216)
	)
	(_model . Driver 1 -1)
)
I 000044 55 1158          1762115899536 FSM
(_unit VHDL(controller 0 1(fsm 0 8))
	(_version vf5)
	(_time 1762115899537 2025.11.02 17:38:19)
	(_source(\../src/Tp7.vhd\))
	(_parameters tan)
	(_code 035000055654021404041159040550055005060401)
	(_ent
		(_time 1762105724364)
	)
	(_object
		(_port(_int STB -1 0 3(_ent(_in))))
		(_port(_int CLK -1 0 3(_ent(_in)(_event))))
		(_port(_int LSB -1 0 3(_ent(_in))))
		(_port(_int Stop -1 0 3(_ent(_in))))
		(_port(_int Init -1 0 4(_ent(_out))))
		(_port(_int Shift -1 0 4(_ent(_out))))
		(_port(_int Add -1 0 4(_ent(_out))))
		(_port(_int Done -1 0 4(_ent(_out))))
		(_type(_int States 0 9(_enum1 InitS CheckS AddS ShiftS EndS (_to i 0 i 4))))
		(_sig(_int State 0 0 10(_arch(_uni((i 4))))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(4))(_sens(8)))))
			(line__15(_arch 1 0 15(_assignment(_trgt(6))(_sens(8)))))
			(line__16(_arch 2 0 16(_assignment(_trgt(5))(_sens(8)))))
			(line__17(_arch 3 0 17(_assignment(_trgt(7))(_sens(8)))))
			(StateMachine(_arch 4 0 20(_prcs(_trgt(8))(_sens(1)(0)(2)(3)(8))(_dssslsensitivity 1))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . FSM 5 -1)
)
I 000047 55 1744          1762115899547 Driver
(_unit VHDL(test_controller 0 53(driver 0 55))
	(_version vf5)
	(_time 1762115899548 2025.11.02 17:38:19)
	(_source(\../src/Tp7.vhd\))
	(_parameters tan)
	(_code 035107050555541405014559510555055604070401)
	(_ent
		(_time 1762105724375)
	)
	(_comp
		(Controller
			(_object
				(_port(_int STB -1 0 58(_ent (_in))))
				(_port(_int CLK -1 0 58(_ent (_in))))
				(_port(_int LSB -1 0 58(_ent (_in))))
				(_port(_int Stop -1 0 58(_ent (_in))))
				(_port(_int Init -1 0 59(_ent (_out))))
				(_port(_int Shift -1 0 59(_ent (_out))))
				(_port(_int Add -1 0 59(_ent (_out))))
				(_port(_int Done -1 0 59(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 67(_comp Controller)
		(_port
			((STB)(STB))
			((CLK)(CLK))
			((LSB)(LSB))
			((Stop)(Stop))
			((Init)(Init))
			((Shift)(Shift))
			((Add)(Add))
			((Done)(Done))
		)
		(_use(_ent . Controller)
		)
	)
	(_object
		(_sig(_int STB -1 0 63(_arch(_uni))))
		(_sig(_int LSB -1 0 63(_arch(_uni))))
		(_sig(_int Done -1 0 63(_arch(_uni))))
		(_sig(_int Init -1 0 63(_arch(_uni))))
		(_sig(_int Shift -1 0 63(_arch(_uni))))
		(_sig(_int Add -1 0 63(_arch(_uni))))
		(_sig(_int Stop -1 0 63(_arch(_uni))))
		(_sig(_int CLK -1 0 64(_arch(_uni((i 1)))(_event))))
		(_sig(_int ENA -1 0 64(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 73(_array -1((_dto i 7 i 0)))))
		(_var(_int Val 0 0 73(_prcs 2)))
		(_prcs
			(Clock(_arch 0 0 69(_assignment(_trgt(7))(_sens(7)(8)))))
			(Enable(_arch 1 0 70(_assignment(_trgt(8)))))
			(Stimulus(_arch 2 0 72(_prcs(_trgt(0)(1)(6))(_sens(7))(_read(2)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16843008 16777472)
	)
	(_model . Driver 3 -1)
)
I 000050 55 4162          1762115899567 funcional
(_unit VHDL(multiplicador 0 1(funcional 0 10))
	(_version vf5)
	(_time 1762115899568 2025.11.02 17:38:19)
	(_source(\../src/Tp9.vhd\))
	(_parameters tan)
	(_code 227176272575253522203b79732471242b24212423)
	(_ent
		(_time 1762115279714)
	)
	(_comp
		(Controller
			(_object
				(_port(_int STB -1 0 26(_ent (_in))))
				(_port(_int CLK -1 0 26(_ent (_in))))
				(_port(_int LSB -1 0 26(_ent (_in))))
				(_port(_int Stop -1 0 26(_ent (_in))))
				(_port(_int Init -1 0 27(_ent (_out))))
				(_port(_int Shift -1 0 27(_ent (_out))))
				(_port(_int Add -1 0 27(_ent (_out))))
				(_port(_int Done -1 0 27(_ent (_out))))
			)
		)
		(ShiftN
			(_object
				(_port(_int CLK -1 0 14(_ent (_in))))
				(_port(_int CLR -1 0 15(_ent (_in))))
				(_port(_int LD -1 0 16(_ent (_in))))
				(_port(_int SH -1 0 17(_ent (_in))))
				(_port(_int DIR -1 0 18(_ent (_in))))
				(_type(_int ~BIT_VECTOR~13 0 19(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int D 4 0 19(_ent (_in))))
				(_type(_int ~BIT_VECTOR~131 0 20(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int Q 5 0 20(_ent (_out))))
			)
		)
		(Adder8
			(_object
				(_port(_int A 2 0 32(_ent (_in))))
				(_port(_int B 2 0 32(_ent (_in))))
				(_port(_int Cin -1 0 33(_ent (_in))))
				(_port(_int Cout -1 0 34(_ent (_out))))
				(_port(_int Sum 2 0 35(_ent (_out))))
			)
		)
	)
	(_inst FSM 0 53(_comp Controller)
		(_port
			((STB)(STB))
			((CLK)(Clk))
			((LSB)(LSB))
			((Stop)(Stop))
			((Init)(Init))
			((Shift)(Shift))
			((Add)(Add))
			((Done)(Done))
		)
		(_use(_ent . Controller)
		)
	)
	(_inst R_SRB 0 54(_comp ShiftN)
		(_port
			((CLK)(Clk))
			((CLR)((i 0)))
			((LD)(Init))
			((SH)(Shift))
			((DIR)((i 1)))
			((D)(B))
			((Q)(Q_SRB))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst R_SRA 0 55(_comp ShiftN)
		(_port
			((CLK)(Clk))
			((CLR)((i 0)))
			((LD)(Init))
			((SH)(Shift))
			((DIR)((i 0)))
			((D)(A))
			((Q)(Q_SRA))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst ADDER 0 56(_comp Adder8)
		(_port
			((A)(Q_SRB))
			((B)(Result))
			((Cin)((i 0)))
			((Cout)(_open))
			((Sum)(AdderRes))
		)
		(_use(_ent . Adder8)
			(_port
				((A)(A))
				((B)(B))
				((Cin)(Cin))
				((Cout)(Cout))
				((Sum)(Sum))
			)
		)
	)
	(_inst ACC 0 57(_comp ShiftN)
		(_port
			((CLK)(Clk))
			((CLR)(Init))
			((LD)(Add))
			((SH)((i 0)))
			((DIR)((i 0)))
			((D)(AdderRes))
			((Q)(Result))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_block AsignacionSignals 0 59
		(_object
			(_prcs
				(line__63(_arch 0 0 63(_assignment(_alias((LSB)(Q_SRA(0))))(_trgt(6))(_sens(13(0))))))
				(line__64(_arch 1 0 64(_assignment(_trgt(7))(_sens(13(0))(13(1))(13(2))(13(3))(13(4))(13(5))(13(6))(13(7))))))
			)
		)
	)
	(_object
		(_port(_int Clk -1 0 3(_ent(_in))))
		(_type(_int ~BIT_VECTOR{3~downto~0}~12 0 4(_array -1((_dto i 3 i 0)))))
		(_port(_int A 0 0 4(_ent(_in))))
		(_port(_int B 0 0 4(_ent(_in))))
		(_port(_int STB -1 0 5(_ent(_in))))
		(_port(_int Done -1 0 6(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int Result 1 0 7(_ent(_inout))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 32(_array -1((_dto i 7 i 0)))))
		(_sig(_int LSB -1 0 48(_arch(_uni))))
		(_sig(_int Stop -1 0 48(_arch(_uni))))
		(_sig(_int Shift -1 0 48(_arch(_uni))))
		(_sig(_int Init -1 0 48(_arch(_uni))))
		(_sig(_int Add -1 0 48(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~133 0 49(_array -1((_dto i 7 i 0)))))
		(_sig(_int AdderRes 3 0 49(_arch(_uni))))
		(_sig(_int Q_SRB 3 0 49(_arch(_uni))))
		(_sig(_int Q_SRA 3 0 49(_arch(_uni))))
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . funcional 2 -1)
)
I 000047 55 976           1762115936799 prueba
(_unit VHDL(simple 0 2(prueba 0 5))
	(_version vf5)
	(_time 1762115936800 2025.11.02 17:38:56)
	(_source(\../src/simple.vhd\))
	(_parameters tan)
	(_code 8585878b89d285928487c6dfd18286838c83d18285)
	(_ent
		(_time 1756325127014)
	)
	(_object
		(_type(_int ~STRING~13 0 6(_array -1((_to i 1 i 11)))))
		(_cnst(_int mensaje 0 0 6(_arch(_string \"hola, mundo"\))))
		(_sig(_int canal -1 0 7(_arch(_uni((i 32))))))
		(_var(_int linea -2 0 10(_prcs 0)))
		(_var(_int dummy -3 0 11(_prcs 0)))
		(_prcs
			(p1(_arch 0 0 9(_prcs(_wait_for)(_trgt(0))(_mon))))
		)
		(_subprogram
			(_ext WRITE(1 21))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext std.TEXTIO.LINE(1 LINE)))
		(_type(_ext std.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext std.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext std.TEXTIO.TEXT(1 TEXT)))
		(_var(_ext std.TEXTIO.OUTPUT(1 OUTPUT)))
	)
	(_use(std(standard))(std(TEXTIO)))
	(_model . prueba 1 -1)
)
I 000053 55 1456          1762115936816 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 1 4))
	(_version vf5)
	(_time 1762115936817 2025.11.02 17:38:56)
	(_source(\../src/practica2.vhd\(\../src/Tp2.vhd\)))
	(_parameters tan)
	(_code 9594909a96c2c78390c283cfc29391939393939391)
	(_ent
		(_time 1756945109009)
	)
	(_object
		(_port(_int Preset -1 0 3(_ent(_in))))
		(_port(_int Clear -1 0 4(_ent(_in))))
		(_port(_int Clock -1 0 5(_ent(_in))))
		(_port(_int Data -1 0 6(_ent(_in))))
		(_port(_int Q -1 0 7(_ent(_out))))
		(_port(_int QBar -1 0 8(_ent(_out))))
		(_sig(_int A -1 1 6(_arch(_uni))))
		(_sig(_int B -1 1 6(_arch(_uni))))
		(_sig(_int C -1 1 6(_arch(_uni))))
		(_sig(_int D -1 1 6(_arch(_uni))))
		(_sig(_int Qint -1 1 7(_arch(_uni))))
		(_sig(_int QbarInt -1 1 7(_arch(_uni))))
		(_prcs
			(line__10(_arch 0 1 10(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__11(_arch 1 1 11(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__12(_arch 2 1 12(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__13(_arch 3 1 13(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__14(_arch 4 1 14(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__15(_arch 5 1 15(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__16(_arch 6 1 16(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__17(_arch 7 1 17(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000047 55 1572          1762115936822 Driver
(_unit VHDL(test_dff 0 35(driver 1 23))
	(_version vf5)
	(_time 1762115936823 2025.11.02 17:38:56)
	(_source(\../src/practica2.vhd\(\../src/Tp2.vhd\)))
	(_parameters tan)
	(_code a4a4a1f3a5f2f3b3a4f4e2fef1a2a2a2a2a3a0a2a1)
	(_ent
		(_time 1757604784042)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 1 26(_ent (_in))))
				(_port(_int Clear -1 1 26(_ent (_in))))
				(_port(_int Clock -1 1 26(_ent (_in))))
				(_port(_int Data -1 1 26(_ent (_in))))
				(_port(_int Q -1 1 27(_ent (_out))))
				(_port(_int Qbar -1 1 27(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 45(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(QBar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 1 34(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 1 34(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 1 35(_arch(_uni))))
		(_sig(_int Data -1 1 35(_arch(_uni))))
		(_sig(_int Q -1 1 35(_arch(_uni))))
		(_sig(_int QBar -1 1 35(_arch(_uni))))
		(_cnst(_int Tsetup -2 1 40(_arch((ps 4652007308841189376)))))
		(_cnst(_int Thold -2 1 41(_arch((ps 4652007308841189376)))))
		(_cnst(_int TClk -2 1 42(_arch((ps 4656519704561582080)))))
		(_cnst(_int \TClk/2\ -2 1 0(_int gms(_code 2))))
		(_prcs
			(ClockGen(_arch 0 1 51(_prcs(_wait_for)(_trgt(2)))))
			(Stimulus(_arch 1 1 62(_prcs(_wait_for)(_trgt(1)(3))(_sens(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
	)
	(_use(std(standard)))
	(_model . Driver 3 -1)
)
I 000051 55 2526          1762115936839 Estructura
(_unit VHDL(latch8 0 5(estructura 0 15))
	(_version vf5)
	(_time 1762115936840 2025.11.02 17:38:56)
	(_source(\../src/Tp3.vhd\))
	(_parameters tan)
	(_code b4b5e6e0b1e2e4a2b5b2acebedb2e7b2b5b3b0b2b7)
	(_ent
		(_time 1757617207297)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 18(_ent (_in))))
				(_port(_int Clear -1 0 19(_ent (_in))))
				(_port(_int Clock -1 0 20(_ent (_in))))
				(_port(_int Data -1 0 21(_ent (_in))))
				(_port(_int Q -1 0 22(_ent (_out))))
				(_port(_int QBar -1 0 23(_ent (_out))))
			)
		)
	)
	(_inst F7 0 29(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(7)))
			((Q)(Q(7)))
			((QBar)(QBar(7)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F6 0 30(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(6)))
			((Q)(Q(6)))
			((QBar)(QBar(6)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F5 0 31(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(5)))
			((Q)(Q(5)))
			((QBar)(QBar(5)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F4 0 32(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(4)))
			((Q)(Q(4)))
			((QBar)(QBar(4)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F3 0 33(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(3)))
			((Q)(Q(3)))
			((QBar)(QBar(3)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F2 0 34(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(2)))
			((Q)(Q(2)))
			((QBar)(QBar(2)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F1 0 35(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(1)))
			((Q)(Q(1)))
			((QBar)(QBar(1)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F0 0 36(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(0)))
			((Q)(Q(0)))
			((QBar)(QBar(0)))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 7(_ent(_in))))
		(_port(_int Clk -1 0 8(_ent(_in))))
		(_port(_int Pre -1 0 9(_ent(_in))))
		(_port(_int Clr -1 0 10(_ent(_in))))
		(_port(_int Q 0 0 11(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 27(_array -1((_dto i 7 i 0)))))
		(_sig(_int QBar 1 0 27(_arch(_uni))))
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
)
I 000047 55 1425          1762115936845 Driver
(_unit VHDL(test_latch8 0 44(driver 0 47))
	(_version vf5)
	(_time 1762115936846 2025.11.02 17:38:56)
	(_source(\../src/Tp3.vhd\))
	(_parameters tan)
	(_code b4b4b1e0b5e2e3a3b3b4f2eeb6b2b5b3b0b2b7b2bc)
	(_ent
		(_time 1757617207303)
	)
	(_comp
		(Latch8
			(_object
				(_port(_int D 0 0 50(_ent (_in))))
				(_port(_int Clk -1 0 51(_ent (_in))))
				(_port(_int Pre -1 0 52(_ent (_in))))
				(_port(_int Clr -1 0 53(_ent (_in))))
				(_port(_int Q 0 0 54(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 61(_comp Latch8)
		(_port
			((D)(D))
			((Clk)(Clk))
			((Pre)(Pre))
			((Clr)(Clr))
			((Q)(Q))
		)
		(_use(_ent . Latch8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 50(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 0 58(_array -1((_dto i 7 i 0)))))
		(_sig(_int D 1 0 58(_arch(_uni))))
		(_sig(_int Q 1 0 58(_arch(_uni))))
		(_sig(_int Clk -1 0 59(_arch(_uni((i 1))))))
		(_sig(_int Pre -1 0 59(_arch(_uni((i 1))))))
		(_sig(_int Clr -1 0 59(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 64(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 0 64(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 0 63(_prcs(_wait_for)(_trgt(0)(2)(3)(4))(_mon)(_read(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16777216 16842752)
		(1684107084 1767982624 6579564)
	)
	(_model . Driver 1 -1)
)
I 000049 55 694           1762115936855 ecuacion
(_unit VHDL(fulladder 0 4(ecuacion 0 5))
	(_version vf5)
	(_time 1762115936856 2025.11.02 17:38:56)
	(_source(\../src/Tp4.vhd\))
	(_parameters tan)
	(_code c4c5c390c593c3d29790d59e91c2c0c2c1c3c6c2c2)
	(_ent
		(_time 1760631855757)
	)
	(_object
		(_port(_int X -1 0 6(_ent(_in))))
		(_port(_int Y -1 0 6(_ent(_in))))
		(_port(_int Cin -1 0 6(_ent(_in))))
		(_port(_int Cout -1 0 7(_ent(_out))))
		(_port(_int Sum -1 0 7(_ent(_out))))
		(_prcs
			(line__7(_arch 0 0 7(_assignment(_trgt(4))(_sens(0)(1)(2)))))
			(line__8(_arch 1 0 8(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . ecuacion 2 -1)
)
I 000047 55 1536          1762115936861 driver
(_unit VHDL(test_sumador 0 15(driver 0 18))
	(_version vf5)
	(_time 1762115936862 2025.11.02 17:38:56)
	(_source(\../src/Tp4.vhd\))
	(_parameters tan)
	(_code c4c4c191c59293d3c2c7829f96c3c1c290c2c5c2c0)
	(_ent
		(_time 1760631980048)
	)
	(_comp
		(fulladder
			(_object
				(_port(_int X -1 0 20(_ent (_in))))
				(_port(_int Y -1 0 20(_ent (_in))))
				(_port(_int Cin -1 0 20(_ent (_in))))
				(_port(_int Cout -1 0 20(_ent (_out))))
				(_port(_int Sum -1 0 20(_ent (_out))))
			)
		)
	)
	(_inst uut 0 24(_comp fulladder)
		(_port
			((X)(X))
			((Y)(Y))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . fulladder)
		)
	)
	(_object
		(_sig(_int X -1 0 22(_arch(_uni))))
		(_sig(_int Y -1 0 22(_arch(_uni))))
		(_sig(_int Cin -1 0 22(_arch(_uni))))
		(_sig(_int Cout -1 0 22(_arch(_uni))))
		(_sig(_int Sum -1 0 22(_arch(_uni))))
		(_type(_int Entry 0 26(_record(X -1)(Y -1)(Cin -1)(Cout -1)(Sum -1))))
		(_type(_int Table 0 30(_array 0((_to i 0 i 7)))))
		(_cnst(_int Tabla 1 0 31(_prcs 0((((i 0))((i 0))((i 0))((i 0))((i 0)))(((i 0))((i 0))((i 1))((i 0))((i 1)))(((i 0))((i 1))((i 0))((i 0))((i 1)))(((i 0))((i 1))((i 1))((i 1))((i 0)))(((i 1))((i 0))((i 0))((i 0))((i 1)))(((i 1))((i 0))((i 1))((i 1))((i 0)))(((i 1))((i 1))((i 0))((i 1))((i 0)))(((i 1))((i 1))((i 1))((i 1))((i 1)))))))
		(_prcs
			(estimulo(_arch 0 0 25(_prcs(_trgt(0)(1)(2))(_mon)(_read(3)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . driver 1 -1)
)
I 000049 55 1300          1762115936884 Behavior
(_unit VHDL(shiftn 0 1(behavior 0 17))
	(_version vf5)
	(_time 1762115936885 2025.11.02 17:38:56)
	(_source(\../src/Tp6.vhd\))
	(_parameters tan)
	(_code e3e3e1b0e8b4bef5e7b5f7b9e7e4e0e5ebe5eae5e5)
	(_ent
		(_time 1762105610433)
	)
	(_object
		(_port(_int CLK -1 0 3(_ent(_in)(_event))))
		(_port(_int CLR -1 0 4(_ent(_in))))
		(_port(_int LD -1 0 5(_ent(_in))))
		(_port(_int SH -1 0 6(_ent(_in))))
		(_port(_int DIR -1 0 7(_ent(_in))))
		(_type(_int ~BIT_VECTOR~12 0 8(_array -1((_uto i 0 i 2147483647)))))
		(_port(_int D 0 0 8(_ent(_in))))
		(_type(_int ~BIT_VECTOR~121 0 9(_array -1((_uto i 0 i 2147483647)))))
		(_port(_int Q 1 0 9(_ent(_out))))
		(_type(_int InBits 0 20(_scalar (_dto c 2 i 0))))
		(_type(_int OutBits 0 21(_scalar (_dto c 3 i 0))))
		(_type(_int ~BIT_VECTOR{Q'LENGTH-1~downto~0}~13 0 22(_array -1((_dto c 4 i 0)))))
		(_var(_int State 4 0 22(_prcs 1)))
		(_prcs
			(line__12(_ent 0 0 12(_assertion(_mon))))
			(Shifter(_arch 1 0 19(_prcs(_simple)(_trgt(6))(_sens(0)(1))(_read(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(1920233029 543253601 1869488196 1650811936 1702043749 1634541682 1629954163 1634231150 1970348071 1634476133 1818325792 543253609 81)
	)
	(_model . Behavior 5 -1)
)
I 000047 55 1572          1762115936897 Driver
(_unit VHDL(test_shiftn 0 47(driver 0 49))
	(_version vf5)
	(_time 1762115936898 2025.11.02 17:38:56)
	(_source(\../src/Tp6.vhd\))
	(_parameters tan)
	(_code f2f2f7a2f5a4a5e5f4a1b4a9a0f4faf4fbf4f4f5f6)
	(_ent
		(_time 1762105610458)
	)
	(_comp
		(ShiftN
			(_object
				(_port(_int CLK -1 0 52(_ent (_in))))
				(_port(_int CLR -1 0 53(_ent (_in))))
				(_port(_int LD -1 0 54(_ent (_in))))
				(_port(_int SH -1 0 55(_ent (_in))))
				(_port(_int DIR -1 0 56(_ent (_in))))
				(_type(_int ~BIT_VECTOR~13 0 57(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int D 2 0 57(_ent (_in))))
				(_type(_int ~BIT_VECTOR~131 0 58(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int Q 3 0 58(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 67(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)(CLR))
			((LD)(LD))
			((SH)(SH))
			((DIR)(DIR))
			((D)(D))
			((Q)(Q))
		)
		(_use(_ent . ShiftN)
		)
	)
	(_object
		(_sig(_int CLK -1 0 62(_arch(_uni))))
		(_sig(_int CLR -1 0 62(_arch(_uni))))
		(_sig(_int LD -1 0 62(_arch(_uni))))
		(_sig(_int SH -1 0 62(_arch(_uni))))
		(_sig(_int DIR -1 0 62(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{1~to~4}~13 0 63(_array -1((_to i 1 i 4)))))
		(_sig(_int D 0 0 63(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{8~downto~1}~13 0 64(_array -1((_dto i 8 i 1)))))
		(_sig(_int Q 1 0 64(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 69(_prcs(_wait_for)(_trgt(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(65793)
	)
	(_model . Driver 1 -1)
)
I 000051 55 1865          1762115936917 Estructura
(_unit VHDL(adder8 0 1(estructura 0 5))
	(_version vf5)
	(_time 1762115936918 2025.11.02 17:38:56)
	(_source(\../src/Tp5.vhd\))
	(_parameters tan)
	(_code 0203010404555214060d105d5b0403040604060407)
	(_ent
		(_time 1762105504299)
	)
	(_comp
		(fulladder
			(_object
				(_port(_int X -1 0 7(_ent (_in))))
				(_port(_int Y -1 0 7(_ent (_in))))
				(_port(_int Cin -1 0 7(_ent (_in))))
				(_port(_int Cout -1 0 7(_ent (_out))))
				(_port(_int Sum -1 0 7(_ent (_out))))
			)
		)
	)
	(_generate Stages 0 11(_for 2 )
		(_generate LowBit 0 13(_if 1)
			(_inst FA 0 15(_comp fulladder)
				(_port
					((X)(A(0)))
					((Y)(B(0)))
					((Cin)(Cin))
					((Cout)(C(0)))
					((Sum)(Sum(0)))
				)
				(_use(_ent . fulladder)
				)
			)
		)
		(_generate OtherBits 0 18(_if 2)
			(_inst FA 0 20(_comp fulladder)
				(_port
					((X)(A(_object 0)))
					((Y)(B(_object 0)))
					((Cin)(C(_index 3)))
					((Cout)(C(_object 0)))
					((Sum)(Sum(_object 0)))
				)
				(_use(_ent . fulladder)
				)
			)
		)
		(_object
			(_cnst(_int i 2 0 12(_arch)))
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 2(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 2(_ent(_in))))
		(_port(_int B 0 0 2(_ent(_in))))
		(_port(_int Cin -1 0 2(_ent(_in))))
		(_port(_int Cout -1 0 2(_ent(_out))))
		(_port(_int Sum 0 0 2(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 9(_array -1((_dto i 7 i 0)))))
		(_sig(_int C 1 0 9(_arch(_uni))))
		(_type(_int ~INTEGER~range~7~downto~0~13 0 12(_scalar (_dto i 7 i 0))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_alias((Cout)(C(7))))(_trgt(3))(_sens(5(7))))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Estructura 4 -1)
)
I 000047 55 1376          1762115936923 Driver
(_unit VHDL(test_adder8 0 30(driver 0 32))
	(_version vf5)
	(_time 1762115936924 2025.11.02 17:38:56)
	(_source(\../src/Tp5.vhd\))
	(_parameters tan)
	(_code 0202040405545515070e4458520406040604070500)
	(_ent
		(_time 1762105504320)
	)
	(_comp
		(Adder8
			(_object
				(_port(_int A 0 0 34(_ent (_in))))
				(_port(_int B 0 0 34(_ent (_in))))
				(_port(_int Cin -1 0 34(_ent (_in))))
				(_port(_int Cout -1 0 34(_ent (_out))))
				(_port(_int Sum 0 0 34(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 39(_comp Adder8)
		(_port
			((A)(A))
			((B)(B))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . Adder8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 34(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 0 36(_array -1((_dto i 7 i 0)))))
		(_sig(_int A 1 0 36(_arch(_uni))))
		(_sig(_int B 1 0 36(_arch(_uni))))
		(_sig(_int Sum 1 0 36(_arch(_uni))))
		(_sig(_int Cin -1 0 37(_arch(_uni((i 0))))))
		(_sig(_int Cout -1 0 37(_arch(_uni((i 0))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 41(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 0 41(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 0 40(_prcs(_wait_for)(_trgt(0)(1))(_read(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(0 0)
		(0 16777216)
	)
	(_model . Driver 1 -1)
)
I 000044 55 1158          1762115936936 FSM
(_unit VHDL(controller 0 1(fsm 0 8))
	(_version vf5)
	(_time 1762115936937 2025.11.02 17:38:56)
	(_source(\../src/Tp7.vhd\))
	(_parameters tan)
	(_code 121313154645130515150048151441144114171510)
	(_ent
		(_time 1762105724364)
	)
	(_object
		(_port(_int STB -1 0 3(_ent(_in))))
		(_port(_int CLK -1 0 3(_ent(_in)(_event))))
		(_port(_int LSB -1 0 3(_ent(_in))))
		(_port(_int Stop -1 0 3(_ent(_in))))
		(_port(_int Init -1 0 4(_ent(_out))))
		(_port(_int Shift -1 0 4(_ent(_out))))
		(_port(_int Add -1 0 4(_ent(_out))))
		(_port(_int Done -1 0 4(_ent(_out))))
		(_type(_int States 0 9(_enum1 InitS CheckS AddS ShiftS EndS (_to i 0 i 4))))
		(_sig(_int State 0 0 10(_arch(_uni((i 4))))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(4))(_sens(8)))))
			(line__15(_arch 1 0 15(_assignment(_trgt(6))(_sens(8)))))
			(line__16(_arch 2 0 16(_assignment(_trgt(5))(_sens(8)))))
			(line__17(_arch 3 0 17(_assignment(_trgt(7))(_sens(8)))))
			(StateMachine(_arch 4 0 20(_prcs(_trgt(8))(_sens(1)(0)(2)(3)(8))(_dssslsensitivity 1))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . FSM 5 -1)
)
I 000047 55 1744          1762115936948 Driver
(_unit VHDL(test_controller 0 53(driver 0 55))
	(_version vf5)
	(_time 1762115936949 2025.11.02 17:38:56)
	(_source(\../src/Tp7.vhd\))
	(_parameters tan)
	(_code 21212725257776362723677b732777277426252623)
	(_ent
		(_time 1762105724375)
	)
	(_comp
		(Controller
			(_object
				(_port(_int STB -1 0 58(_ent (_in))))
				(_port(_int CLK -1 0 58(_ent (_in))))
				(_port(_int LSB -1 0 58(_ent (_in))))
				(_port(_int Stop -1 0 58(_ent (_in))))
				(_port(_int Init -1 0 59(_ent (_out))))
				(_port(_int Shift -1 0 59(_ent (_out))))
				(_port(_int Add -1 0 59(_ent (_out))))
				(_port(_int Done -1 0 59(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 67(_comp Controller)
		(_port
			((STB)(STB))
			((CLK)(CLK))
			((LSB)(LSB))
			((Stop)(Stop))
			((Init)(Init))
			((Shift)(Shift))
			((Add)(Add))
			((Done)(Done))
		)
		(_use(_ent . Controller)
		)
	)
	(_object
		(_sig(_int STB -1 0 63(_arch(_uni))))
		(_sig(_int LSB -1 0 63(_arch(_uni))))
		(_sig(_int Done -1 0 63(_arch(_uni))))
		(_sig(_int Init -1 0 63(_arch(_uni))))
		(_sig(_int Shift -1 0 63(_arch(_uni))))
		(_sig(_int Add -1 0 63(_arch(_uni))))
		(_sig(_int Stop -1 0 63(_arch(_uni))))
		(_sig(_int CLK -1 0 64(_arch(_uni((i 1)))(_event))))
		(_sig(_int ENA -1 0 64(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 73(_array -1((_dto i 7 i 0)))))
		(_var(_int Val 0 0 73(_prcs 2)))
		(_prcs
			(Clock(_arch 0 0 69(_assignment(_trgt(7))(_sens(7)(8)))))
			(Enable(_arch 1 0 70(_assignment(_trgt(8)))))
			(Stimulus(_arch 2 0 72(_prcs(_trgt(0)(1)(6))(_sens(7))(_read(2)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16843008 16777472)
	)
	(_model . Driver 3 -1)
)
I 000050 55 4162          1762115936967 funcional
(_unit VHDL(multiplicador 0 1(funcional 0 10))
	(_version vf5)
	(_time 1762115936968 2025.11.02 17:38:56)
	(_source(\../src/Tp9.vhd\))
	(_parameters tan)
	(_code 31306735356636263133286a603762373837323730)
	(_ent
		(_time 1762115279714)
	)
	(_comp
		(Controller
			(_object
				(_port(_int STB -1 0 26(_ent (_in))))
				(_port(_int CLK -1 0 26(_ent (_in))))
				(_port(_int LSB -1 0 26(_ent (_in))))
				(_port(_int Stop -1 0 26(_ent (_in))))
				(_port(_int Init -1 0 27(_ent (_out))))
				(_port(_int Shift -1 0 27(_ent (_out))))
				(_port(_int Add -1 0 27(_ent (_out))))
				(_port(_int Done -1 0 27(_ent (_out))))
			)
		)
		(ShiftN
			(_object
				(_port(_int CLK -1 0 14(_ent (_in))))
				(_port(_int CLR -1 0 15(_ent (_in))))
				(_port(_int LD -1 0 16(_ent (_in))))
				(_port(_int SH -1 0 17(_ent (_in))))
				(_port(_int DIR -1 0 18(_ent (_in))))
				(_type(_int ~BIT_VECTOR~13 0 19(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int D 4 0 19(_ent (_in))))
				(_type(_int ~BIT_VECTOR~131 0 20(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int Q 5 0 20(_ent (_out))))
			)
		)
		(Adder8
			(_object
				(_port(_int A 2 0 32(_ent (_in))))
				(_port(_int B 2 0 32(_ent (_in))))
				(_port(_int Cin -1 0 33(_ent (_in))))
				(_port(_int Cout -1 0 34(_ent (_out))))
				(_port(_int Sum 2 0 35(_ent (_out))))
			)
		)
	)
	(_inst FSM 0 53(_comp Controller)
		(_port
			((STB)(STB))
			((CLK)(Clk))
			((LSB)(LSB))
			((Stop)(Stop))
			((Init)(Init))
			((Shift)(Shift))
			((Add)(Add))
			((Done)(Done))
		)
		(_use(_ent . Controller)
		)
	)
	(_inst R_SRB 0 54(_comp ShiftN)
		(_port
			((CLK)(Clk))
			((CLR)((i 0)))
			((LD)(Init))
			((SH)(Shift))
			((DIR)((i 1)))
			((D)(B))
			((Q)(Q_SRB))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst R_SRA 0 55(_comp ShiftN)
		(_port
			((CLK)(Clk))
			((CLR)((i 0)))
			((LD)(Init))
			((SH)(Shift))
			((DIR)((i 0)))
			((D)(A))
			((Q)(Q_SRA))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst ADDER 0 56(_comp Adder8)
		(_port
			((A)(Q_SRB))
			((B)(Result))
			((Cin)((i 0)))
			((Cout)(_open))
			((Sum)(AdderRes))
		)
		(_use(_ent . Adder8)
			(_port
				((A)(A))
				((B)(B))
				((Cin)(Cin))
				((Cout)(Cout))
				((Sum)(Sum))
			)
		)
	)
	(_inst ACC 0 57(_comp ShiftN)
		(_port
			((CLK)(Clk))
			((CLR)(Init))
			((LD)(Add))
			((SH)((i 0)))
			((DIR)((i 0)))
			((D)(AdderRes))
			((Q)(Result))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_block AsignacionSignals 0 59
		(_object
			(_prcs
				(line__63(_arch 0 0 63(_assignment(_alias((LSB)(Q_SRA(0))))(_trgt(6))(_sens(13(0))))))
				(line__64(_arch 1 0 64(_assignment(_trgt(7))(_sens(13(0))(13(1))(13(2))(13(3))(13(4))(13(5))(13(6))(13(7))))))
			)
		)
	)
	(_object
		(_port(_int Clk -1 0 3(_ent(_in))))
		(_type(_int ~BIT_VECTOR{3~downto~0}~12 0 4(_array -1((_dto i 3 i 0)))))
		(_port(_int A 0 0 4(_ent(_in))))
		(_port(_int B 0 0 4(_ent(_in))))
		(_port(_int STB -1 0 5(_ent(_in))))
		(_port(_int Done -1 0 6(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int Result 1 0 7(_ent(_inout))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 32(_array -1((_dto i 7 i 0)))))
		(_sig(_int LSB -1 0 48(_arch(_uni))))
		(_sig(_int Stop -1 0 48(_arch(_uni))))
		(_sig(_int Shift -1 0 48(_arch(_uni))))
		(_sig(_int Init -1 0 48(_arch(_uni))))
		(_sig(_int Add -1 0 48(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~133 0 49(_array -1((_dto i 7 i 0)))))
		(_sig(_int AdderRes 3 0 49(_arch(_uni))))
		(_sig(_int Q_SRB 3 0 49(_arch(_uni))))
		(_sig(_int Q_SRA 3 0 49(_arch(_uni))))
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . funcional 2 -1)
)
I 000047 55 976           1762116071532 prueba
(_unit VHDL(simple 0 2(prueba 0 5))
	(_version vf5)
	(_time 1762116071533 2025.11.02 17:41:11)
	(_source(\../src/simple.vhd\))
	(_parameters tan)
	(_code d3d38681d984d3c4d2d1908987d4d0d5dad587d4d3)
	(_ent
		(_time 1756325127014)
	)
	(_object
		(_type(_int ~STRING~13 0 6(_array -1((_to i 1 i 11)))))
		(_cnst(_int mensaje 0 0 6(_arch(_string \"hola, mundo"\))))
		(_sig(_int canal -1 0 7(_arch(_uni((i 32))))))
		(_var(_int linea -2 0 10(_prcs 0)))
		(_var(_int dummy -3 0 11(_prcs 0)))
		(_prcs
			(p1(_arch 0 0 9(_prcs(_wait_for)(_trgt(0))(_mon))))
		)
		(_subprogram
			(_ext WRITE(1 21))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext std.TEXTIO.LINE(1 LINE)))
		(_type(_ext std.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext std.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext std.TEXTIO.TEXT(1 TEXT)))
		(_var(_ext std.TEXTIO.OUTPUT(1 OUTPUT)))
	)
	(_use(std(standard))(std(TEXTIO)))
	(_model . prueba 1 -1)
)
I 000053 55 1456          1762116071549 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 1 4))
	(_version vf5)
	(_time 1762116071550 2025.11.02 17:41:11)
	(_source(\../src/practica2.vhd\(\../src/Tp2.vhd\)))
	(_parameters tan)
	(_code e3e2b1b0e6b4b1f5e6b4f5b9b4e5e7e5e5e5e5e5e7)
	(_ent
		(_time 1756945109009)
	)
	(_object
		(_port(_int Preset -1 0 3(_ent(_in))))
		(_port(_int Clear -1 0 4(_ent(_in))))
		(_port(_int Clock -1 0 5(_ent(_in))))
		(_port(_int Data -1 0 6(_ent(_in))))
		(_port(_int Q -1 0 7(_ent(_out))))
		(_port(_int QBar -1 0 8(_ent(_out))))
		(_sig(_int A -1 1 6(_arch(_uni))))
		(_sig(_int B -1 1 6(_arch(_uni))))
		(_sig(_int C -1 1 6(_arch(_uni))))
		(_sig(_int D -1 1 6(_arch(_uni))))
		(_sig(_int Qint -1 1 7(_arch(_uni))))
		(_sig(_int QbarInt -1 1 7(_arch(_uni))))
		(_prcs
			(line__10(_arch 0 1 10(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__11(_arch 1 1 11(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__12(_arch 2 1 12(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__13(_arch 3 1 13(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__14(_arch 4 1 14(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__15(_arch 5 1 15(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__16(_arch 6 1 16(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__17(_arch 7 1 17(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000047 55 1572          1762116071555 Driver
(_unit VHDL(test_dff 0 35(driver 1 23))
	(_version vf5)
	(_time 1762116071556 2025.11.02 17:41:11)
	(_source(\../src/practica2.vhd\(\../src/Tp2.vhd\)))
	(_parameters tan)
	(_code e3e3b1b0e5b5b4f4e3b3a5b9b6e5e5e5e5e4e7e5e6)
	(_ent
		(_time 1757604784042)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 1 26(_ent (_in))))
				(_port(_int Clear -1 1 26(_ent (_in))))
				(_port(_int Clock -1 1 26(_ent (_in))))
				(_port(_int Data -1 1 26(_ent (_in))))
				(_port(_int Q -1 1 27(_ent (_out))))
				(_port(_int Qbar -1 1 27(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 45(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(QBar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 1 34(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 1 34(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 1 35(_arch(_uni))))
		(_sig(_int Data -1 1 35(_arch(_uni))))
		(_sig(_int Q -1 1 35(_arch(_uni))))
		(_sig(_int QBar -1 1 35(_arch(_uni))))
		(_cnst(_int Tsetup -2 1 40(_arch((ps 4652007308841189376)))))
		(_cnst(_int Thold -2 1 41(_arch((ps 4652007308841189376)))))
		(_cnst(_int TClk -2 1 42(_arch((ps 4656519704561582080)))))
		(_cnst(_int \TClk/2\ -2 1 0(_int gms(_code 2))))
		(_prcs
			(ClockGen(_arch 0 1 51(_prcs(_wait_for)(_trgt(2)))))
			(Stimulus(_arch 1 1 62(_prcs(_wait_for)(_trgt(1)(3))(_sens(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
	)
	(_use(std(standard)))
	(_model . Driver 3 -1)
)
I 000051 55 2526          1762116071570 Estructura
(_unit VHDL(latch8 0 5(estructura 0 15))
	(_version vf5)
	(_time 1762116071571 2025.11.02 17:41:11)
	(_source(\../src/Tp3.vhd\))
	(_parameters tan)
	(_code 020c51040154521403041a5d5b0451040305060401)
	(_ent
		(_time 1757617207297)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 18(_ent (_in))))
				(_port(_int Clear -1 0 19(_ent (_in))))
				(_port(_int Clock -1 0 20(_ent (_in))))
				(_port(_int Data -1 0 21(_ent (_in))))
				(_port(_int Q -1 0 22(_ent (_out))))
				(_port(_int QBar -1 0 23(_ent (_out))))
			)
		)
	)
	(_inst F7 0 29(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(7)))
			((Q)(Q(7)))
			((QBar)(QBar(7)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F6 0 30(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(6)))
			((Q)(Q(6)))
			((QBar)(QBar(6)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F5 0 31(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(5)))
			((Q)(Q(5)))
			((QBar)(QBar(5)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F4 0 32(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(4)))
			((Q)(Q(4)))
			((QBar)(QBar(4)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F3 0 33(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(3)))
			((Q)(Q(3)))
			((QBar)(QBar(3)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F2 0 34(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(2)))
			((Q)(Q(2)))
			((QBar)(QBar(2)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F1 0 35(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(1)))
			((Q)(Q(1)))
			((QBar)(QBar(1)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F0 0 36(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(0)))
			((Q)(Q(0)))
			((QBar)(QBar(0)))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 7(_ent(_in))))
		(_port(_int Clk -1 0 8(_ent(_in))))
		(_port(_int Pre -1 0 9(_ent(_in))))
		(_port(_int Clr -1 0 10(_ent(_in))))
		(_port(_int Q 0 0 11(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 27(_array -1((_dto i 7 i 0)))))
		(_sig(_int QBar 1 0 27(_arch(_uni))))
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
)
I 000047 55 1425          1762116071576 Driver
(_unit VHDL(test_latch8 0 44(driver 0 47))
	(_version vf5)
	(_time 1762116071577 2025.11.02 17:41:11)
	(_source(\../src/Tp3.vhd\))
	(_parameters tan)
	(_code 020d0604055455150502445800040305060401040a)
	(_ent
		(_time 1757617207303)
	)
	(_comp
		(Latch8
			(_object
				(_port(_int D 0 0 50(_ent (_in))))
				(_port(_int Clk -1 0 51(_ent (_in))))
				(_port(_int Pre -1 0 52(_ent (_in))))
				(_port(_int Clr -1 0 53(_ent (_in))))
				(_port(_int Q 0 0 54(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 61(_comp Latch8)
		(_port
			((D)(D))
			((Clk)(Clk))
			((Pre)(Pre))
			((Clr)(Clr))
			((Q)(Q))
		)
		(_use(_ent . Latch8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 50(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 0 58(_array -1((_dto i 7 i 0)))))
		(_sig(_int D 1 0 58(_arch(_uni))))
		(_sig(_int Q 1 0 58(_arch(_uni))))
		(_sig(_int Clk -1 0 59(_arch(_uni((i 1))))))
		(_sig(_int Pre -1 0 59(_arch(_uni((i 1))))))
		(_sig(_int Clr -1 0 59(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 64(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 0 64(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 0 63(_prcs(_wait_for)(_trgt(0)(2)(3)(4))(_mon)(_read(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16777216 16842752)
		(1684107084 1767982624 6579564)
	)
	(_model . Driver 1 -1)
)
I 000049 55 694           1762116071586 ecuacion
(_unit VHDL(fulladder 0 4(ecuacion 0 5))
	(_version vf5)
	(_time 1762116071587 2025.11.02 17:41:11)
	(_source(\../src/Tp4.vhd\))
	(_parameters tan)
	(_code 121c14141545150441460348471416141715101414)
	(_ent
		(_time 1760631855757)
	)
	(_object
		(_port(_int X -1 0 6(_ent(_in))))
		(_port(_int Y -1 0 6(_ent(_in))))
		(_port(_int Cin -1 0 6(_ent(_in))))
		(_port(_int Cout -1 0 7(_ent(_out))))
		(_port(_int Sum -1 0 7(_ent(_out))))
		(_prcs
			(line__7(_arch 0 0 7(_assignment(_trgt(4))(_sens(0)(1)(2)))))
			(line__8(_arch 1 0 8(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . ecuacion 2 -1)
)
I 000047 55 1536          1762116071592 driver
(_unit VHDL(test_sumador 0 15(driver 0 18))
	(_version vf5)
	(_time 1762116071593 2025.11.02 17:41:11)
	(_source(\../src/Tp4.vhd\))
	(_parameters tan)
	(_code 121d16151544450514115449401517144614131416)
	(_ent
		(_time 1760631980048)
	)
	(_comp
		(fulladder
			(_object
				(_port(_int X -1 0 20(_ent (_in))))
				(_port(_int Y -1 0 20(_ent (_in))))
				(_port(_int Cin -1 0 20(_ent (_in))))
				(_port(_int Cout -1 0 20(_ent (_out))))
				(_port(_int Sum -1 0 20(_ent (_out))))
			)
		)
	)
	(_inst uut 0 24(_comp fulladder)
		(_port
			((X)(X))
			((Y)(Y))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . fulladder)
		)
	)
	(_object
		(_sig(_int X -1 0 22(_arch(_uni))))
		(_sig(_int Y -1 0 22(_arch(_uni))))
		(_sig(_int Cin -1 0 22(_arch(_uni))))
		(_sig(_int Cout -1 0 22(_arch(_uni))))
		(_sig(_int Sum -1 0 22(_arch(_uni))))
		(_type(_int Entry 0 26(_record(X -1)(Y -1)(Cin -1)(Cout -1)(Sum -1))))
		(_type(_int Table 0 30(_array 0((_to i 0 i 7)))))
		(_cnst(_int Tabla 1 0 31(_prcs 0((((i 0))((i 0))((i 0))((i 0))((i 0)))(((i 0))((i 0))((i 1))((i 0))((i 1)))(((i 0))((i 1))((i 0))((i 0))((i 1)))(((i 0))((i 1))((i 1))((i 1))((i 0)))(((i 1))((i 0))((i 0))((i 0))((i 1)))(((i 1))((i 0))((i 1))((i 1))((i 0)))(((i 1))((i 1))((i 0))((i 1))((i 0)))(((i 1))((i 1))((i 1))((i 1))((i 1)))))))
		(_prcs
			(estimulo(_arch 0 0 25(_prcs(_trgt(0)(1)(2))(_mon)(_read(3)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . driver 1 -1)
)
I 000049 55 1300          1762116071614 Behavior
(_unit VHDL(shiftn 0 1(behavior 0 17))
	(_version vf5)
	(_time 1762116071615 2025.11.02 17:41:11)
	(_source(\../src/Tp6.vhd\))
	(_parameters tan)
	(_code 313e323438666c273567256b353632373937383737)
	(_ent
		(_time 1762105610433)
	)
	(_object
		(_port(_int CLK -1 0 3(_ent(_in)(_event))))
		(_port(_int CLR -1 0 4(_ent(_in))))
		(_port(_int LD -1 0 5(_ent(_in))))
		(_port(_int SH -1 0 6(_ent(_in))))
		(_port(_int DIR -1 0 7(_ent(_in))))
		(_type(_int ~BIT_VECTOR~12 0 8(_array -1((_uto i 0 i 2147483647)))))
		(_port(_int D 0 0 8(_ent(_in))))
		(_type(_int ~BIT_VECTOR~121 0 9(_array -1((_uto i 0 i 2147483647)))))
		(_port(_int Q 1 0 9(_ent(_out))))
		(_type(_int InBits 0 20(_scalar (_dto c 2 i 0))))
		(_type(_int OutBits 0 21(_scalar (_dto c 3 i 0))))
		(_type(_int ~BIT_VECTOR{Q'LENGTH-1~downto~0}~13 0 22(_array -1((_dto c 4 i 0)))))
		(_var(_int State 4 0 22(_prcs 1)))
		(_prcs
			(line__12(_ent 0 0 12(_assertion(_mon))))
			(Shifter(_arch 1 0 19(_prcs(_simple)(_trgt(6))(_sens(0)(1))(_read(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(1920233029 543253601 1869488196 1650811936 1702043749 1634541682 1629954163 1634231150 1970348071 1634476133 1818325792 543253609 81)
	)
	(_model . Behavior 5 -1)
)
I 000047 55 1572          1762116071627 Driver
(_unit VHDL(test_shiftn 0 47(driver 0 49))
	(_version vf5)
	(_time 1762116071628 2025.11.02 17:41:11)
	(_source(\../src/Tp6.vhd\))
	(_parameters tan)
	(_code 313e3534356766263762776a633739373837373635)
	(_ent
		(_time 1762105610458)
	)
	(_comp
		(ShiftN
			(_object
				(_port(_int CLK -1 0 52(_ent (_in))))
				(_port(_int CLR -1 0 53(_ent (_in))))
				(_port(_int LD -1 0 54(_ent (_in))))
				(_port(_int SH -1 0 55(_ent (_in))))
				(_port(_int DIR -1 0 56(_ent (_in))))
				(_type(_int ~BIT_VECTOR~13 0 57(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int D 2 0 57(_ent (_in))))
				(_type(_int ~BIT_VECTOR~131 0 58(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int Q 3 0 58(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 67(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)(CLR))
			((LD)(LD))
			((SH)(SH))
			((DIR)(DIR))
			((D)(D))
			((Q)(Q))
		)
		(_use(_ent . ShiftN)
		)
	)
	(_object
		(_sig(_int CLK -1 0 62(_arch(_uni))))
		(_sig(_int CLR -1 0 62(_arch(_uni))))
		(_sig(_int LD -1 0 62(_arch(_uni))))
		(_sig(_int SH -1 0 62(_arch(_uni))))
		(_sig(_int DIR -1 0 62(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{1~to~4}~13 0 63(_array -1((_to i 1 i 4)))))
		(_sig(_int D 0 0 63(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{8~downto~1}~13 0 64(_array -1((_dto i 8 i 1)))))
		(_sig(_int Q 1 0 64(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 69(_prcs(_wait_for)(_trgt(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(65793)
	)
	(_model . Driver 1 -1)
)
I 000051 55 1865          1762116071645 Estructura
(_unit VHDL(adder8 0 1(estructura 0 5))
	(_version vf5)
	(_time 1762116071646 2025.11.02 17:41:11)
	(_source(\../src/Tp5.vhd\))
	(_parameters tan)
	(_code 505e515354070046545f420f095651565456545655)
	(_ent
		(_time 1762105504299)
	)
	(_comp
		(fulladder
			(_object
				(_port(_int X -1 0 7(_ent (_in))))
				(_port(_int Y -1 0 7(_ent (_in))))
				(_port(_int Cin -1 0 7(_ent (_in))))
				(_port(_int Cout -1 0 7(_ent (_out))))
				(_port(_int Sum -1 0 7(_ent (_out))))
			)
		)
	)
	(_generate Stages 0 11(_for 2 )
		(_generate LowBit 0 13(_if 1)
			(_inst FA 0 15(_comp fulladder)
				(_port
					((X)(A(0)))
					((Y)(B(0)))
					((Cin)(Cin))
					((Cout)(C(0)))
					((Sum)(Sum(0)))
				)
				(_use(_ent . fulladder)
				)
			)
		)
		(_generate OtherBits 0 18(_if 2)
			(_inst FA 0 20(_comp fulladder)
				(_port
					((X)(A(_object 0)))
					((Y)(B(_object 0)))
					((Cin)(C(_index 3)))
					((Cout)(C(_object 0)))
					((Sum)(Sum(_object 0)))
				)
				(_use(_ent . fulladder)
				)
			)
		)
		(_object
			(_cnst(_int i 2 0 12(_arch)))
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 2(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 2(_ent(_in))))
		(_port(_int B 0 0 2(_ent(_in))))
		(_port(_int Cin -1 0 2(_ent(_in))))
		(_port(_int Cout -1 0 2(_ent(_out))))
		(_port(_int Sum 0 0 2(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 9(_array -1((_dto i 7 i 0)))))
		(_sig(_int C 1 0 9(_arch(_uni))))
		(_type(_int ~INTEGER~range~7~downto~0~13 0 12(_scalar (_dto i 7 i 0))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_alias((Cout)(C(7))))(_trgt(3))(_sens(5(7))))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Estructura 4 -1)
)
I 000047 55 1376          1762116071651 Driver
(_unit VHDL(test_adder8 0 30(driver 0 32))
	(_version vf5)
	(_time 1762116071652 2025.11.02 17:41:11)
	(_source(\../src/Tp5.vhd\))
	(_parameters tan)
	(_code 505f545355060747555c160a005654565456555752)
	(_ent
		(_time 1762105504320)
	)
	(_comp
		(Adder8
			(_object
				(_port(_int A 0 0 34(_ent (_in))))
				(_port(_int B 0 0 34(_ent (_in))))
				(_port(_int Cin -1 0 34(_ent (_in))))
				(_port(_int Cout -1 0 34(_ent (_out))))
				(_port(_int Sum 0 0 34(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 39(_comp Adder8)
		(_port
			((A)(A))
			((B)(B))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . Adder8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 34(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 0 36(_array -1((_dto i 7 i 0)))))
		(_sig(_int A 1 0 36(_arch(_uni))))
		(_sig(_int B 1 0 36(_arch(_uni))))
		(_sig(_int Sum 1 0 36(_arch(_uni))))
		(_sig(_int Cin -1 0 37(_arch(_uni((i 0))))))
		(_sig(_int Cout -1 0 37(_arch(_uni((i 0))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 41(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 0 41(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 0 40(_prcs(_wait_for)(_trgt(0)(1))(_read(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(0 0)
		(0 16777216)
	)
	(_model . Driver 1 -1)
)
I 000044 55 1158          1762116071664 FSM
(_unit VHDL(controller 0 1(fsm 0 8))
	(_version vf5)
	(_time 1762116071665 2025.11.02 17:41:11)
	(_source(\../src/Tp7.vhd\))
	(_parameters tan)
	(_code 606e6360363761776767723a676633663366656762)
	(_ent
		(_time 1762105724364)
	)
	(_object
		(_port(_int STB -1 0 3(_ent(_in))))
		(_port(_int CLK -1 0 3(_ent(_in)(_event))))
		(_port(_int LSB -1 0 3(_ent(_in))))
		(_port(_int Stop -1 0 3(_ent(_in))))
		(_port(_int Init -1 0 4(_ent(_out))))
		(_port(_int Shift -1 0 4(_ent(_out))))
		(_port(_int Add -1 0 4(_ent(_out))))
		(_port(_int Done -1 0 4(_ent(_out))))
		(_type(_int States 0 9(_enum1 InitS CheckS AddS ShiftS EndS (_to i 0 i 4))))
		(_sig(_int State 0 0 10(_arch(_uni((i 4))))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(4))(_sens(8)))))
			(line__15(_arch 1 0 15(_assignment(_trgt(6))(_sens(8)))))
			(line__16(_arch 2 0 16(_assignment(_trgt(5))(_sens(8)))))
			(line__17(_arch 3 0 17(_assignment(_trgt(7))(_sens(8)))))
			(StateMachine(_arch 4 0 20(_prcs(_trgt(8))(_sens(1)(0)(2)(3)(8))(_dssslsensitivity 1))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . FSM 5 -1)
)
I 000047 55 1744          1762116071675 Driver
(_unit VHDL(test_controller 0 53(driver 0 55))
	(_version vf5)
	(_time 1762116071676 2025.11.02 17:41:11)
	(_source(\../src/Tp7.vhd\))
	(_parameters tan)
	(_code 606f6460653637776662263a326636663567646762)
	(_ent
		(_time 1762105724375)
	)
	(_comp
		(Controller
			(_object
				(_port(_int STB -1 0 58(_ent (_in))))
				(_port(_int CLK -1 0 58(_ent (_in))))
				(_port(_int LSB -1 0 58(_ent (_in))))
				(_port(_int Stop -1 0 58(_ent (_in))))
				(_port(_int Init -1 0 59(_ent (_out))))
				(_port(_int Shift -1 0 59(_ent (_out))))
				(_port(_int Add -1 0 59(_ent (_out))))
				(_port(_int Done -1 0 59(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 67(_comp Controller)
		(_port
			((STB)(STB))
			((CLK)(CLK))
			((LSB)(LSB))
			((Stop)(Stop))
			((Init)(Init))
			((Shift)(Shift))
			((Add)(Add))
			((Done)(Done))
		)
		(_use(_ent . Controller)
		)
	)
	(_object
		(_sig(_int STB -1 0 63(_arch(_uni))))
		(_sig(_int LSB -1 0 63(_arch(_uni))))
		(_sig(_int Done -1 0 63(_arch(_uni))))
		(_sig(_int Init -1 0 63(_arch(_uni))))
		(_sig(_int Shift -1 0 63(_arch(_uni))))
		(_sig(_int Add -1 0 63(_arch(_uni))))
		(_sig(_int Stop -1 0 63(_arch(_uni))))
		(_sig(_int CLK -1 0 64(_arch(_uni((i 1)))(_event))))
		(_sig(_int ENA -1 0 64(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 73(_array -1((_dto i 7 i 0)))))
		(_var(_int Val 0 0 73(_prcs 2)))
		(_prcs
			(Clock(_arch 0 0 69(_assignment(_trgt(7))(_sens(7)(8)))))
			(Enable(_arch 1 0 70(_assignment(_trgt(8)))))
			(Stimulus(_arch 2 0 72(_prcs(_trgt(0)(1)(6))(_sens(7))(_read(2)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16843008 16777472)
	)
	(_model . Driver 3 -1)
)
I 000050 55 4162          1762116071694 funcional
(_unit VHDL(multiplicador 0 1(funcional 0 10))
	(_version vf5)
	(_time 1762116071695 2025.11.02 17:41:11)
	(_source(\../src/Tp9.vhd\))
	(_parameters tan)
	(_code 7f712b7f2c2878687f7d66242e792c7976797c797e)
	(_ent
		(_time 1762115279714)
	)
	(_comp
		(Controller
			(_object
				(_port(_int STB -1 0 26(_ent (_in))))
				(_port(_int CLK -1 0 26(_ent (_in))))
				(_port(_int LSB -1 0 26(_ent (_in))))
				(_port(_int Stop -1 0 26(_ent (_in))))
				(_port(_int Init -1 0 27(_ent (_out))))
				(_port(_int Shift -1 0 27(_ent (_out))))
				(_port(_int Add -1 0 27(_ent (_out))))
				(_port(_int Done -1 0 27(_ent (_out))))
			)
		)
		(ShiftN
			(_object
				(_port(_int CLK -1 0 14(_ent (_in))))
				(_port(_int CLR -1 0 15(_ent (_in))))
				(_port(_int LD -1 0 16(_ent (_in))))
				(_port(_int SH -1 0 17(_ent (_in))))
				(_port(_int DIR -1 0 18(_ent (_in))))
				(_type(_int ~BIT_VECTOR~13 0 19(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int D 4 0 19(_ent (_in))))
				(_type(_int ~BIT_VECTOR~131 0 20(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int Q 5 0 20(_ent (_out))))
			)
		)
		(Adder8
			(_object
				(_port(_int A 2 0 32(_ent (_in))))
				(_port(_int B 2 0 32(_ent (_in))))
				(_port(_int Cin -1 0 33(_ent (_in))))
				(_port(_int Cout -1 0 34(_ent (_out))))
				(_port(_int Sum 2 0 35(_ent (_out))))
			)
		)
	)
	(_inst FSM 0 53(_comp Controller)
		(_port
			((STB)(STB))
			((CLK)(Clk))
			((LSB)(LSB))
			((Stop)(Stop))
			((Init)(Init))
			((Shift)(Shift))
			((Add)(Add))
			((Done)(Done))
		)
		(_use(_ent . Controller)
		)
	)
	(_inst R_SRB 0 54(_comp ShiftN)
		(_port
			((CLK)(Clk))
			((CLR)((i 0)))
			((LD)(Init))
			((SH)(Shift))
			((DIR)((i 1)))
			((D)(B))
			((Q)(Q_SRB))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst R_SRA 0 55(_comp ShiftN)
		(_port
			((CLK)(Clk))
			((CLR)((i 0)))
			((LD)(Init))
			((SH)(Shift))
			((DIR)((i 0)))
			((D)(A))
			((Q)(Q_SRA))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst ADDER 0 56(_comp Adder8)
		(_port
			((A)(Q_SRB))
			((B)(Result))
			((Cin)((i 0)))
			((Cout)(_open))
			((Sum)(AdderRes))
		)
		(_use(_ent . Adder8)
			(_port
				((A)(A))
				((B)(B))
				((Cin)(Cin))
				((Cout)(Cout))
				((Sum)(Sum))
			)
		)
	)
	(_inst ACC 0 57(_comp ShiftN)
		(_port
			((CLK)(Clk))
			((CLR)(Init))
			((LD)(Add))
			((SH)((i 0)))
			((DIR)((i 0)))
			((D)(AdderRes))
			((Q)(Result))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_block AsignacionSignals 0 59
		(_object
			(_prcs
				(line__63(_arch 0 0 63(_assignment(_alias((LSB)(Q_SRA(0))))(_trgt(6))(_sens(13(0))))))
				(line__64(_arch 1 0 64(_assignment(_trgt(7))(_sens(13(0))(13(1))(13(2))(13(3))(13(4))(13(5))(13(6))(13(7))))))
			)
		)
	)
	(_object
		(_port(_int Clk -1 0 3(_ent(_in))))
		(_type(_int ~BIT_VECTOR{3~downto~0}~12 0 4(_array -1((_dto i 3 i 0)))))
		(_port(_int A 0 0 4(_ent(_in))))
		(_port(_int B 0 0 4(_ent(_in))))
		(_port(_int STB -1 0 5(_ent(_in))))
		(_port(_int Done -1 0 6(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int Result 1 0 7(_ent(_inout))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 32(_array -1((_dto i 7 i 0)))))
		(_sig(_int LSB -1 0 48(_arch(_uni))))
		(_sig(_int Stop -1 0 48(_arch(_uni))))
		(_sig(_int Shift -1 0 48(_arch(_uni))))
		(_sig(_int Init -1 0 48(_arch(_uni))))
		(_sig(_int Add -1 0 48(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~133 0 49(_array -1((_dto i 7 i 0)))))
		(_sig(_int AdderRes 3 0 49(_arch(_uni))))
		(_sig(_int Q_SRB 3 0 49(_arch(_uni))))
		(_sig(_int Q_SRA 3 0 49(_arch(_uni))))
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . funcional 2 -1)
)
I 000047 55 976           1762116080492 prueba
(_unit VHDL(simple 0 2(prueba 0 5))
	(_version vf5)
	(_time 1762116080493 2025.11.02 17:41:20)
	(_source(\../src/simple.vhd\))
	(_parameters tan)
	(_code dc8add8e868bdccbddde9f8688dbdfdad5da88dbdc)
	(_ent
		(_time 1756325127014)
	)
	(_object
		(_type(_int ~STRING~13 0 6(_array -1((_to i 1 i 11)))))
		(_cnst(_int mensaje 0 0 6(_arch(_string \"hola, mundo"\))))
		(_sig(_int canal -1 0 7(_arch(_uni((i 32))))))
		(_var(_int linea -2 0 10(_prcs 0)))
		(_var(_int dummy -3 0 11(_prcs 0)))
		(_prcs
			(p1(_arch 0 0 9(_prcs(_wait_for)(_trgt(0))(_mon))))
		)
		(_subprogram
			(_ext WRITE(1 21))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext std.TEXTIO.LINE(1 LINE)))
		(_type(_ext std.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext std.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext std.TEXTIO.TEXT(1 TEXT)))
		(_var(_ext std.TEXTIO.OUTPUT(1 OUTPUT)))
	)
	(_use(std(standard))(std(TEXTIO)))
	(_model . prueba 1 -1)
)
I 000053 55 1456          1762116080509 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 1 4))
	(_version vf5)
	(_time 1762116080510 2025.11.02 17:41:20)
	(_source(\../src/practica2.vhd\(\../src/Tp2.vhd\)))
	(_parameters tan)
	(_code ecbbeabfb9bbbefae9bbfab6bbeae8eaeaeaeaeae8)
	(_ent
		(_time 1756945109009)
	)
	(_object
		(_port(_int Preset -1 0 3(_ent(_in))))
		(_port(_int Clear -1 0 4(_ent(_in))))
		(_port(_int Clock -1 0 5(_ent(_in))))
		(_port(_int Data -1 0 6(_ent(_in))))
		(_port(_int Q -1 0 7(_ent(_out))))
		(_port(_int QBar -1 0 8(_ent(_out))))
		(_sig(_int A -1 1 6(_arch(_uni))))
		(_sig(_int B -1 1 6(_arch(_uni))))
		(_sig(_int C -1 1 6(_arch(_uni))))
		(_sig(_int D -1 1 6(_arch(_uni))))
		(_sig(_int Qint -1 1 7(_arch(_uni))))
		(_sig(_int QbarInt -1 1 7(_arch(_uni))))
		(_prcs
			(line__10(_arch 0 1 10(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__11(_arch 1 1 11(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__12(_arch 2 1 12(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__13(_arch 3 1 13(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__14(_arch 4 1 14(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__15(_arch 5 1 15(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__16(_arch 6 1 16(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__17(_arch 7 1 17(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000047 55 1572          1762116080515 Driver
(_unit VHDL(test_dff 0 35(driver 1 23))
	(_version vf5)
	(_time 1762116080516 2025.11.02 17:41:20)
	(_source(\../src/practica2.vhd\(\../src/Tp2.vhd\)))
	(_parameters tan)
	(_code ecbaeabfbababbfbecbcaab6b9eaeaeaeaebe8eae9)
	(_ent
		(_time 1757604784042)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 1 26(_ent (_in))))
				(_port(_int Clear -1 1 26(_ent (_in))))
				(_port(_int Clock -1 1 26(_ent (_in))))
				(_port(_int Data -1 1 26(_ent (_in))))
				(_port(_int Q -1 1 27(_ent (_out))))
				(_port(_int Qbar -1 1 27(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 45(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(QBar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 1 34(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 1 34(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 1 35(_arch(_uni))))
		(_sig(_int Data -1 1 35(_arch(_uni))))
		(_sig(_int Q -1 1 35(_arch(_uni))))
		(_sig(_int QBar -1 1 35(_arch(_uni))))
		(_cnst(_int Tsetup -2 1 40(_arch((ps 4652007308841189376)))))
		(_cnst(_int Thold -2 1 41(_arch((ps 4652007308841189376)))))
		(_cnst(_int TClk -2 1 42(_arch((ps 4656519704561582080)))))
		(_cnst(_int \TClk/2\ -2 1 0(_int gms(_code 2))))
		(_prcs
			(ClockGen(_arch 0 1 51(_prcs(_wait_for)(_trgt(2)))))
			(Stimulus(_arch 1 1 62(_prcs(_wait_for)(_trgt(1)(3))(_sens(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
	)
	(_use(std(standard)))
	(_model . Driver 3 -1)
)
I 000051 55 2526          1762116080530 Estructura
(_unit VHDL(latch8 0 5(estructura 0 15))
	(_version vf5)
	(_time 1762116080531 2025.11.02 17:41:20)
	(_source(\../src/Tp3.vhd\))
	(_parameters tan)
	(_code fbacaaaba8adabedfafde3a4a2fda8fdfafcfffdf8)
	(_ent
		(_time 1757617207297)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 18(_ent (_in))))
				(_port(_int Clear -1 0 19(_ent (_in))))
				(_port(_int Clock -1 0 20(_ent (_in))))
				(_port(_int Data -1 0 21(_ent (_in))))
				(_port(_int Q -1 0 22(_ent (_out))))
				(_port(_int QBar -1 0 23(_ent (_out))))
			)
		)
	)
	(_inst F7 0 29(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(7)))
			((Q)(Q(7)))
			((QBar)(QBar(7)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F6 0 30(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(6)))
			((Q)(Q(6)))
			((QBar)(QBar(6)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F5 0 31(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(5)))
			((Q)(Q(5)))
			((QBar)(QBar(5)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F4 0 32(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(4)))
			((Q)(Q(4)))
			((QBar)(QBar(4)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F3 0 33(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(3)))
			((Q)(Q(3)))
			((QBar)(QBar(3)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F2 0 34(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(2)))
			((Q)(Q(2)))
			((QBar)(QBar(2)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F1 0 35(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(1)))
			((Q)(Q(1)))
			((QBar)(QBar(1)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F0 0 36(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(0)))
			((Q)(Q(0)))
			((QBar)(QBar(0)))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 7(_ent(_in))))
		(_port(_int Clk -1 0 8(_ent(_in))))
		(_port(_int Pre -1 0 9(_ent(_in))))
		(_port(_int Clr -1 0 10(_ent(_in))))
		(_port(_int Q 0 0 11(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 27(_array -1((_dto i 7 i 0)))))
		(_sig(_int QBar 1 0 27(_arch(_uni))))
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
)
I 000047 55 1425          1762116080536 Driver
(_unit VHDL(test_latch8 0 44(driver 0 47))
	(_version vf5)
	(_time 1762116080537 2025.11.02 17:41:20)
	(_source(\../src/Tp3.vhd\))
	(_parameters tan)
	(_code fbadfdabacadacecfcfbbda1f9fdfafcfffdf8fdf3)
	(_ent
		(_time 1757617207303)
	)
	(_comp
		(Latch8
			(_object
				(_port(_int D 0 0 50(_ent (_in))))
				(_port(_int Clk -1 0 51(_ent (_in))))
				(_port(_int Pre -1 0 52(_ent (_in))))
				(_port(_int Clr -1 0 53(_ent (_in))))
				(_port(_int Q 0 0 54(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 61(_comp Latch8)
		(_port
			((D)(D))
			((Clk)(Clk))
			((Pre)(Pre))
			((Clr)(Clr))
			((Q)(Q))
		)
		(_use(_ent . Latch8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 50(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 0 58(_array -1((_dto i 7 i 0)))))
		(_sig(_int D 1 0 58(_arch(_uni))))
		(_sig(_int Q 1 0 58(_arch(_uni))))
		(_sig(_int Clk -1 0 59(_arch(_uni((i 1))))))
		(_sig(_int Pre -1 0 59(_arch(_uni((i 1))))))
		(_sig(_int Clr -1 0 59(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 64(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 0 64(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 0 63(_prcs(_wait_for)(_trgt(0)(2)(3)(4))(_mon)(_read(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16777216 16842752)
		(1684107084 1767982624 6579564)
	)
	(_model . Driver 1 -1)
)
I 000049 55 694           1762116080547 ecuacion
(_unit VHDL(fulladder 0 4(ecuacion 0 5))
	(_version vf5)
	(_time 1762116080548 2025.11.02 17:41:20)
	(_source(\../src/Tp4.vhd\))
	(_parameters tan)
	(_code 0b5c0e0c5c5c0c1d585f1a515e0d0f0d0e0c090d0d)
	(_ent
		(_time 1760631855757)
	)
	(_object
		(_port(_int X -1 0 6(_ent(_in))))
		(_port(_int Y -1 0 6(_ent(_in))))
		(_port(_int Cin -1 0 6(_ent(_in))))
		(_port(_int Cout -1 0 7(_ent(_out))))
		(_port(_int Sum -1 0 7(_ent(_out))))
		(_prcs
			(line__7(_arch 0 0 7(_assignment(_trgt(4))(_sens(0)(1)(2)))))
			(line__8(_arch 1 0 8(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . ecuacion 2 -1)
)
I 000047 55 1536          1762116080553 driver
(_unit VHDL(test_sumador 0 15(driver 0 18))
	(_version vf5)
	(_time 1762116080554 2025.11.02 17:41:20)
	(_source(\../src/Tp4.vhd\))
	(_parameters tan)
	(_code 0b5d0c0d5c5d5c1c0d084d50590c0e0d5f0d0a0d0f)
	(_ent
		(_time 1760631980048)
	)
	(_comp
		(fulladder
			(_object
				(_port(_int X -1 0 20(_ent (_in))))
				(_port(_int Y -1 0 20(_ent (_in))))
				(_port(_int Cin -1 0 20(_ent (_in))))
				(_port(_int Cout -1 0 20(_ent (_out))))
				(_port(_int Sum -1 0 20(_ent (_out))))
			)
		)
	)
	(_inst uut 0 24(_comp fulladder)
		(_port
			((X)(X))
			((Y)(Y))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . fulladder)
		)
	)
	(_object
		(_sig(_int X -1 0 22(_arch(_uni))))
		(_sig(_int Y -1 0 22(_arch(_uni))))
		(_sig(_int Cin -1 0 22(_arch(_uni))))
		(_sig(_int Cout -1 0 22(_arch(_uni))))
		(_sig(_int Sum -1 0 22(_arch(_uni))))
		(_type(_int Entry 0 26(_record(X -1)(Y -1)(Cin -1)(Cout -1)(Sum -1))))
		(_type(_int Table 0 30(_array 0((_to i 0 i 7)))))
		(_cnst(_int Tabla 1 0 31(_prcs 0((((i 0))((i 0))((i 0))((i 0))((i 0)))(((i 0))((i 0))((i 1))((i 0))((i 1)))(((i 0))((i 1))((i 0))((i 0))((i 1)))(((i 0))((i 1))((i 1))((i 1))((i 0)))(((i 1))((i 0))((i 0))((i 0))((i 1)))(((i 1))((i 0))((i 1))((i 1))((i 0)))(((i 1))((i 1))((i 0))((i 1))((i 0)))(((i 1))((i 1))((i 1))((i 1))((i 1)))))))
		(_prcs
			(estimulo(_arch 0 0 25(_prcs(_trgt(0)(1)(2))(_mon)(_read(3)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . driver 1 -1)
)
I 000049 55 1300          1762116080577 Behavior
(_unit VHDL(shiftn 0 1(behavior 0 17))
	(_version vf5)
	(_time 1762116080578 2025.11.02 17:41:20)
	(_source(\../src/Tp6.vhd\))
	(_parameters tan)
	(_code 2a7c2a2e737d773c2e7c3e702e2d292c222c232c2c)
	(_ent
		(_time 1762105610433)
	)
	(_object
		(_port(_int CLK -1 0 3(_ent(_in)(_event))))
		(_port(_int CLR -1 0 4(_ent(_in))))
		(_port(_int LD -1 0 5(_ent(_in))))
		(_port(_int SH -1 0 6(_ent(_in))))
		(_port(_int DIR -1 0 7(_ent(_in))))
		(_type(_int ~BIT_VECTOR~12 0 8(_array -1((_uto i 0 i 2147483647)))))
		(_port(_int D 0 0 8(_ent(_in))))
		(_type(_int ~BIT_VECTOR~121 0 9(_array -1((_uto i 0 i 2147483647)))))
		(_port(_int Q 1 0 9(_ent(_out))))
		(_type(_int InBits 0 20(_scalar (_dto c 2 i 0))))
		(_type(_int OutBits 0 21(_scalar (_dto c 3 i 0))))
		(_type(_int ~BIT_VECTOR{Q'LENGTH-1~downto~0}~13 0 22(_array -1((_dto c 4 i 0)))))
		(_var(_int State 4 0 22(_prcs 1)))
		(_prcs
			(line__12(_ent 0 0 12(_assertion(_mon))))
			(Shifter(_arch 1 0 19(_prcs(_simple)(_trgt(6))(_sens(0)(1))(_read(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(1920233029 543253601 1869488196 1650811936 1702043749 1634541682 1629954163 1634231150 1970348071 1634476133 1818325792 543253609 81)
	)
	(_model . Behavior 5 -1)
)
I 000047 55 1572          1762116080589 Driver
(_unit VHDL(test_shiftn 0 47(driver 0 49))
	(_version vf5)
	(_time 1762116080590 2025.11.02 17:41:20)
	(_source(\../src/Tp6.vhd\))
	(_parameters tan)
	(_code 3a6c3d3f6e6c6d2d3c697c61683c323c333c3c3d3e)
	(_ent
		(_time 1762105610458)
	)
	(_comp
		(ShiftN
			(_object
				(_port(_int CLK -1 0 52(_ent (_in))))
				(_port(_int CLR -1 0 53(_ent (_in))))
				(_port(_int LD -1 0 54(_ent (_in))))
				(_port(_int SH -1 0 55(_ent (_in))))
				(_port(_int DIR -1 0 56(_ent (_in))))
				(_type(_int ~BIT_VECTOR~13 0 57(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int D 2 0 57(_ent (_in))))
				(_type(_int ~BIT_VECTOR~131 0 58(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int Q 3 0 58(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 67(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)(CLR))
			((LD)(LD))
			((SH)(SH))
			((DIR)(DIR))
			((D)(D))
			((Q)(Q))
		)
		(_use(_ent . ShiftN)
		)
	)
	(_object
		(_sig(_int CLK -1 0 62(_arch(_uni))))
		(_sig(_int CLR -1 0 62(_arch(_uni))))
		(_sig(_int LD -1 0 62(_arch(_uni))))
		(_sig(_int SH -1 0 62(_arch(_uni))))
		(_sig(_int DIR -1 0 62(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{1~to~4}~13 0 63(_array -1((_to i 1 i 4)))))
		(_sig(_int D 0 0 63(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{8~downto~1}~13 0 64(_array -1((_dto i 8 i 1)))))
		(_sig(_int Q 1 0 64(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 69(_prcs(_wait_for)(_trgt(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(65793)
	)
	(_model . Driver 1 -1)
)
I 000051 55 1865          1762116080609 Estructura
(_unit VHDL(adder8 0 1(estructura 0 5))
	(_version vf5)
	(_time 1762116080610 2025.11.02 17:41:20)
	(_source(\../src/Tp5.vhd\))
	(_parameters tan)
	(_code 4a1d48481f1d1a5c4e455815134c4b4c4e4c4e4c4f)
	(_ent
		(_time 1762105504299)
	)
	(_comp
		(fulladder
			(_object
				(_port(_int X -1 0 7(_ent (_in))))
				(_port(_int Y -1 0 7(_ent (_in))))
				(_port(_int Cin -1 0 7(_ent (_in))))
				(_port(_int Cout -1 0 7(_ent (_out))))
				(_port(_int Sum -1 0 7(_ent (_out))))
			)
		)
	)
	(_generate Stages 0 11(_for 2 )
		(_generate LowBit 0 13(_if 1)
			(_inst FA 0 15(_comp fulladder)
				(_port
					((X)(A(0)))
					((Y)(B(0)))
					((Cin)(Cin))
					((Cout)(C(0)))
					((Sum)(Sum(0)))
				)
				(_use(_ent . fulladder)
				)
			)
		)
		(_generate OtherBits 0 18(_if 2)
			(_inst FA 0 20(_comp fulladder)
				(_port
					((X)(A(_object 0)))
					((Y)(B(_object 0)))
					((Cin)(C(_index 3)))
					((Cout)(C(_object 0)))
					((Sum)(Sum(_object 0)))
				)
				(_use(_ent . fulladder)
				)
			)
		)
		(_object
			(_cnst(_int i 2 0 12(_arch)))
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 2(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 2(_ent(_in))))
		(_port(_int B 0 0 2(_ent(_in))))
		(_port(_int Cin -1 0 2(_ent(_in))))
		(_port(_int Cout -1 0 2(_ent(_out))))
		(_port(_int Sum 0 0 2(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 9(_array -1((_dto i 7 i 0)))))
		(_sig(_int C 1 0 9(_arch(_uni))))
		(_type(_int ~INTEGER~range~7~downto~0~13 0 12(_scalar (_dto i 7 i 0))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_alias((Cout)(C(7))))(_trgt(3))(_sens(5(7))))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Estructura 4 -1)
)
I 000047 55 1376          1762116080615 Driver
(_unit VHDL(test_adder8 0 30(driver 0 32))
	(_version vf5)
	(_time 1762116080616 2025.11.02 17:41:20)
	(_source(\../src/Tp5.vhd\))
	(_parameters tan)
	(_code 4a1c4d481e1c1d5d4f460c101a4c4e4c4e4c4f4d48)
	(_ent
		(_time 1762105504320)
	)
	(_comp
		(Adder8
			(_object
				(_port(_int A 0 0 34(_ent (_in))))
				(_port(_int B 0 0 34(_ent (_in))))
				(_port(_int Cin -1 0 34(_ent (_in))))
				(_port(_int Cout -1 0 34(_ent (_out))))
				(_port(_int Sum 0 0 34(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 39(_comp Adder8)
		(_port
			((A)(A))
			((B)(B))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . Adder8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 34(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 0 36(_array -1((_dto i 7 i 0)))))
		(_sig(_int A 1 0 36(_arch(_uni))))
		(_sig(_int B 1 0 36(_arch(_uni))))
		(_sig(_int Sum 1 0 36(_arch(_uni))))
		(_sig(_int Cin -1 0 37(_arch(_uni((i 0))))))
		(_sig(_int Cout -1 0 37(_arch(_uni((i 0))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 41(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 0 41(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 0 40(_prcs(_wait_for)(_trgt(0)(1))(_read(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(0 0)
		(0 16777216)
	)
	(_model . Driver 1 -1)
)
I 000044 55 1158          1762116080630 FSM
(_unit VHDL(controller 0 1(fsm 0 8))
	(_version vf5)
	(_time 1762116080631 2025.11.02 17:41:20)
	(_source(\../src/Tp7.vhd\))
	(_parameters tan)
	(_code 693e6969363e687e6e6e7b336e6f3a6f3a6f6c6e6b)
	(_ent
		(_time 1762105724364)
	)
	(_object
		(_port(_int STB -1 0 3(_ent(_in))))
		(_port(_int CLK -1 0 3(_ent(_in)(_event))))
		(_port(_int LSB -1 0 3(_ent(_in))))
		(_port(_int Stop -1 0 3(_ent(_in))))
		(_port(_int Init -1 0 4(_ent(_out))))
		(_port(_int Shift -1 0 4(_ent(_out))))
		(_port(_int Add -1 0 4(_ent(_out))))
		(_port(_int Done -1 0 4(_ent(_out))))
		(_type(_int States 0 9(_enum1 InitS CheckS AddS ShiftS EndS (_to i 0 i 4))))
		(_sig(_int State 0 0 10(_arch(_uni((i 4))))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(4))(_sens(8)))))
			(line__15(_arch 1 0 15(_assignment(_trgt(6))(_sens(8)))))
			(line__16(_arch 2 0 16(_assignment(_trgt(5))(_sens(8)))))
			(line__17(_arch 3 0 17(_assignment(_trgt(7))(_sens(8)))))
			(StateMachine(_arch 4 0 20(_prcs(_trgt(8))(_sens(1)(0)(2)(3)(8))(_dssslsensitivity 1))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . FSM 5 -1)
)
I 000047 55 1744          1762116080642 Driver
(_unit VHDL(test_controller 0 53(driver 0 55))
	(_version vf5)
	(_time 1762116080643 2025.11.02 17:41:20)
	(_source(\../src/Tp7.vhd\))
	(_parameters tan)
	(_code 693f6e69653f3e7e6f6b2f333b6f3f6f3c6e6d6e6b)
	(_ent
		(_time 1762105724375)
	)
	(_comp
		(Controller
			(_object
				(_port(_int STB -1 0 58(_ent (_in))))
				(_port(_int CLK -1 0 58(_ent (_in))))
				(_port(_int LSB -1 0 58(_ent (_in))))
				(_port(_int Stop -1 0 58(_ent (_in))))
				(_port(_int Init -1 0 59(_ent (_out))))
				(_port(_int Shift -1 0 59(_ent (_out))))
				(_port(_int Add -1 0 59(_ent (_out))))
				(_port(_int Done -1 0 59(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 67(_comp Controller)
		(_port
			((STB)(STB))
			((CLK)(CLK))
			((LSB)(LSB))
			((Stop)(Stop))
			((Init)(Init))
			((Shift)(Shift))
			((Add)(Add))
			((Done)(Done))
		)
		(_use(_ent . Controller)
		)
	)
	(_object
		(_sig(_int STB -1 0 63(_arch(_uni))))
		(_sig(_int LSB -1 0 63(_arch(_uni))))
		(_sig(_int Done -1 0 63(_arch(_uni))))
		(_sig(_int Init -1 0 63(_arch(_uni))))
		(_sig(_int Shift -1 0 63(_arch(_uni))))
		(_sig(_int Add -1 0 63(_arch(_uni))))
		(_sig(_int Stop -1 0 63(_arch(_uni))))
		(_sig(_int CLK -1 0 64(_arch(_uni((i 1)))(_event))))
		(_sig(_int ENA -1 0 64(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 73(_array -1((_dto i 7 i 0)))))
		(_var(_int Val 0 0 73(_prcs 2)))
		(_prcs
			(Clock(_arch 0 0 69(_assignment(_trgt(7))(_sens(7)(8)))))
			(Enable(_arch 1 0 70(_assignment(_trgt(8)))))
			(Stimulus(_arch 2 0 72(_prcs(_trgt(0)(1)(6))(_sens(7))(_read(2)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16843008 16777472)
	)
	(_model . Driver 3 -1)
)
I 000050 55 4162          1762116080662 funcional
(_unit VHDL(multiplicador 0 1(funcional 0 10))
	(_version vf5)
	(_time 1762116080663 2025.11.02 17:41:20)
	(_source(\../src/Tp9.vhd\))
	(_parameters tan)
	(_code 88dfdf8785df8f9f888a91d3d98edb8e818e8b8e89)
	(_ent
		(_time 1762115279714)
	)
	(_comp
		(Controller
			(_object
				(_port(_int STB -1 0 26(_ent (_in))))
				(_port(_int CLK -1 0 26(_ent (_in))))
				(_port(_int LSB -1 0 26(_ent (_in))))
				(_port(_int Stop -1 0 26(_ent (_in))))
				(_port(_int Init -1 0 27(_ent (_out))))
				(_port(_int Shift -1 0 27(_ent (_out))))
				(_port(_int Add -1 0 27(_ent (_out))))
				(_port(_int Done -1 0 27(_ent (_out))))
			)
		)
		(ShiftN
			(_object
				(_port(_int CLK -1 0 14(_ent (_in))))
				(_port(_int CLR -1 0 15(_ent (_in))))
				(_port(_int LD -1 0 16(_ent (_in))))
				(_port(_int SH -1 0 17(_ent (_in))))
				(_port(_int DIR -1 0 18(_ent (_in))))
				(_type(_int ~BIT_VECTOR~13 0 19(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int D 4 0 19(_ent (_in))))
				(_type(_int ~BIT_VECTOR~131 0 20(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int Q 5 0 20(_ent (_out))))
			)
		)
		(Adder8
			(_object
				(_port(_int A 2 0 32(_ent (_in))))
				(_port(_int B 2 0 32(_ent (_in))))
				(_port(_int Cin -1 0 33(_ent (_in))))
				(_port(_int Cout -1 0 34(_ent (_out))))
				(_port(_int Sum 2 0 35(_ent (_out))))
			)
		)
	)
	(_inst FSM 0 53(_comp Controller)
		(_port
			((STB)(STB))
			((CLK)(Clk))
			((LSB)(LSB))
			((Stop)(Stop))
			((Init)(Init))
			((Shift)(Shift))
			((Add)(Add))
			((Done)(Done))
		)
		(_use(_ent . Controller)
		)
	)
	(_inst R_SRB 0 54(_comp ShiftN)
		(_port
			((CLK)(Clk))
			((CLR)((i 0)))
			((LD)(Init))
			((SH)(Shift))
			((DIR)((i 1)))
			((D)(B))
			((Q)(Q_SRB))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst R_SRA 0 55(_comp ShiftN)
		(_port
			((CLK)(Clk))
			((CLR)((i 0)))
			((LD)(Init))
			((SH)(Shift))
			((DIR)((i 0)))
			((D)(A))
			((Q)(Q_SRA))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst ADDER 0 56(_comp Adder8)
		(_port
			((A)(Q_SRB))
			((B)(Result))
			((Cin)((i 0)))
			((Cout)(_open))
			((Sum)(AdderRes))
		)
		(_use(_ent . Adder8)
			(_port
				((A)(A))
				((B)(B))
				((Cin)(Cin))
				((Cout)(Cout))
				((Sum)(Sum))
			)
		)
	)
	(_inst ACC 0 57(_comp ShiftN)
		(_port
			((CLK)(Clk))
			((CLR)(Init))
			((LD)(Add))
			((SH)((i 0)))
			((DIR)((i 0)))
			((D)(AdderRes))
			((Q)(Result))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_block AsignacionSignals 0 59
		(_object
			(_prcs
				(line__63(_arch 0 0 63(_assignment(_alias((LSB)(Q_SRA(0))))(_trgt(6))(_sens(13(0))))))
				(line__64(_arch 1 0 64(_assignment(_trgt(7))(_sens(13(0))(13(1))(13(2))(13(3))(13(4))(13(5))(13(6))(13(7))))))
			)
		)
	)
	(_object
		(_port(_int Clk -1 0 3(_ent(_in))))
		(_type(_int ~BIT_VECTOR{3~downto~0}~12 0 4(_array -1((_dto i 3 i 0)))))
		(_port(_int A 0 0 4(_ent(_in))))
		(_port(_int B 0 0 4(_ent(_in))))
		(_port(_int STB -1 0 5(_ent(_in))))
		(_port(_int Done -1 0 6(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int Result 1 0 7(_ent(_inout))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 32(_array -1((_dto i 7 i 0)))))
		(_sig(_int LSB -1 0 48(_arch(_uni))))
		(_sig(_int Stop -1 0 48(_arch(_uni))))
		(_sig(_int Shift -1 0 48(_arch(_uni))))
		(_sig(_int Init -1 0 48(_arch(_uni))))
		(_sig(_int Add -1 0 48(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~133 0 49(_array -1((_dto i 7 i 0)))))
		(_sig(_int AdderRes 3 0 49(_arch(_uni))))
		(_sig(_int Q_SRB 3 0 49(_arch(_uni))))
		(_sig(_int Q_SRA 3 0 49(_arch(_uni))))
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . funcional 2 -1)
)
I 000050 55 1679          1762116080668 Testbench
(_unit VHDL(test_driver 0 72(testbench 0 75))
	(_version vf5)
	(_time 1762116080669 2025.11.02 17:41:20)
	(_source(\../src/Tp9.vhd\))
	(_parameters tan)
	(_code 88de8f8685dedf9f8e8eced2dd8f8a8e818f8e8e8d)
	(_ent
		(_time 1762114956191)
	)
	(_comp
		(Multiplicador
			(_object
				(_port(_int Clk -1 0 82(_ent (_in))))
				(_port(_int A 2 0 83(_ent (_in))))
				(_port(_int B 2 0 83(_ent (_in))))
				(_port(_int STB -1 0 84(_ent (_in))))
				(_port(_int Done -1 0 85(_ent (_out))))
				(_port(_int Result 3 0 86(_ent (_inout))))
			)
		)
	)
	(_inst UUT 0 91(_comp Multiplicador)
		(_port
			((Clk)(Clk))
			((A)(A))
			((B)(B))
			((STB)(STB))
			((Done)(Done))
			((Result)(Result))
		)
		(_use(_ent . Multiplicador)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{3~downto~0}~13 0 76(_array -1((_dto i 3 i 0)))))
		(_sig(_int A 0 0 76(_arch(_uni))))
		(_sig(_int B 0 0 76(_arch(_uni))))
		(_sig(_int STB -1 0 77(_arch(_uni))))
		(_sig(_int Done -1 0 77(_arch(_uni))))
		(_sig(_int Clk -1 0 77(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 78(_array -1((_dto i 7 i 0)))))
		(_sig(_int Result 1 0 78(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{3~downto~0}~132 0 83(_array -1((_dto i 3 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 86(_array -1((_dto i 7 i 0)))))
		(_prcs
			(line__89(_arch 0 0 89(_assignment(_trgt(0)))))
			(line__90(_arch 1 0 90(_assignment(_trgt(1)))))
			(Inicio(_arch 2 0 92(_prcs(_wait_for)(_trgt(2)))))
			(Clock(_arch 3 0 99(_prcs(_wait_for)(_trgt(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(1)
		(65536)
	)
	(_model . Testbench 4 -1)
)
I 000047 55 976           1762116302346 prueba
(_unit VHDL(simple 0 2(prueba 0 5))
	(_version vf5)
	(_time 1762116302347 2025.11.02 17:45:02)
	(_source(\../src/simple.vhd\))
	(_parameters tan)
	(_code 70777671792770677172332a247773767976247770)
	(_ent
		(_time 1756325127014)
	)
	(_object
		(_type(_int ~STRING~13 0 6(_array -1((_to i 1 i 11)))))
		(_cnst(_int mensaje 0 0 6(_arch(_string \"hola, mundo"\))))
		(_sig(_int canal -1 0 7(_arch(_uni((i 32))))))
		(_var(_int linea -2 0 10(_prcs 0)))
		(_var(_int dummy -3 0 11(_prcs 0)))
		(_prcs
			(p1(_arch 0 0 9(_prcs(_wait_for)(_trgt(0))(_mon))))
		)
		(_subprogram
			(_ext WRITE(1 21))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext std.TEXTIO.LINE(1 LINE)))
		(_type(_ext std.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext std.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext std.TEXTIO.TEXT(1 TEXT)))
		(_var(_ext std.TEXTIO.OUTPUT(1 OUTPUT)))
	)
	(_use(std(standard))(std(TEXTIO)))
	(_model . prueba 1 -1)
)
I 000053 55 1456          1762116302364 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 1 4))
	(_version vf5)
	(_time 1762116302365 2025.11.02 17:45:02)
	(_source(\../src/practica2.vhd\(\../src/Tp2.vhd\)))
	(_parameters tan)
	(_code 8086818e86d7d29685d796dad78684868686868684)
	(_ent
		(_time 1756945109009)
	)
	(_object
		(_port(_int Preset -1 0 3(_ent(_in))))
		(_port(_int Clear -1 0 4(_ent(_in))))
		(_port(_int Clock -1 0 5(_ent(_in))))
		(_port(_int Data -1 0 6(_ent(_in))))
		(_port(_int Q -1 0 7(_ent(_out))))
		(_port(_int QBar -1 0 8(_ent(_out))))
		(_sig(_int A -1 1 6(_arch(_uni))))
		(_sig(_int B -1 1 6(_arch(_uni))))
		(_sig(_int C -1 1 6(_arch(_uni))))
		(_sig(_int D -1 1 6(_arch(_uni))))
		(_sig(_int Qint -1 1 7(_arch(_uni))))
		(_sig(_int QbarInt -1 1 7(_arch(_uni))))
		(_prcs
			(line__10(_arch 0 1 10(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__11(_arch 1 1 11(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__12(_arch 2 1 12(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__13(_arch 3 1 13(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__14(_arch 4 1 14(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__15(_arch 5 1 15(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__16(_arch 6 1 16(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__17(_arch 7 1 17(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000047 55 1572          1762116302370 Driver
(_unit VHDL(test_dff 0 35(driver 1 23))
	(_version vf5)
	(_time 1762116302371 2025.11.02 17:45:02)
	(_source(\../src/practica2.vhd\(\../src/Tp2.vhd\)))
	(_parameters tan)
	(_code 8f888e81dcd9d8988fdfc9d5da89898989888b898a)
	(_ent
		(_time 1757604784042)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 1 26(_ent (_in))))
				(_port(_int Clear -1 1 26(_ent (_in))))
				(_port(_int Clock -1 1 26(_ent (_in))))
				(_port(_int Data -1 1 26(_ent (_in))))
				(_port(_int Q -1 1 27(_ent (_out))))
				(_port(_int Qbar -1 1 27(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 45(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(QBar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 1 34(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 1 34(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 1 35(_arch(_uni))))
		(_sig(_int Data -1 1 35(_arch(_uni))))
		(_sig(_int Q -1 1 35(_arch(_uni))))
		(_sig(_int QBar -1 1 35(_arch(_uni))))
		(_cnst(_int Tsetup -2 1 40(_arch((ps 4652007308841189376)))))
		(_cnst(_int Thold -2 1 41(_arch((ps 4652007308841189376)))))
		(_cnst(_int TClk -2 1 42(_arch((ps 4656519704561582080)))))
		(_cnst(_int \TClk/2\ -2 1 0(_int gms(_code 2))))
		(_prcs
			(ClockGen(_arch 0 1 51(_prcs(_wait_for)(_trgt(2)))))
			(Stimulus(_arch 1 1 62(_prcs(_wait_for)(_trgt(1)(3))(_sens(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
	)
	(_use(std(standard)))
	(_model . Driver 3 -1)
)
I 000051 55 2526          1762116302386 Estructura
(_unit VHDL(latch8 0 5(estructura 0 15))
	(_version vf5)
	(_time 1762116302387 2025.11.02 17:45:02)
	(_source(\../src/Tp3.vhd\))
	(_parameters tan)
	(_code 9f99c990c8c9cf899e9987c0c699cc999e989b999c)
	(_ent
		(_time 1757617207297)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 18(_ent (_in))))
				(_port(_int Clear -1 0 19(_ent (_in))))
				(_port(_int Clock -1 0 20(_ent (_in))))
				(_port(_int Data -1 0 21(_ent (_in))))
				(_port(_int Q -1 0 22(_ent (_out))))
				(_port(_int QBar -1 0 23(_ent (_out))))
			)
		)
	)
	(_inst F7 0 29(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(7)))
			((Q)(Q(7)))
			((QBar)(QBar(7)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F6 0 30(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(6)))
			((Q)(Q(6)))
			((QBar)(QBar(6)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F5 0 31(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(5)))
			((Q)(Q(5)))
			((QBar)(QBar(5)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F4 0 32(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(4)))
			((Q)(Q(4)))
			((QBar)(QBar(4)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F3 0 33(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(3)))
			((Q)(Q(3)))
			((QBar)(QBar(3)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F2 0 34(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(2)))
			((Q)(Q(2)))
			((QBar)(QBar(2)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F1 0 35(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(1)))
			((Q)(Q(1)))
			((QBar)(QBar(1)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F0 0 36(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(0)))
			((Q)(Q(0)))
			((QBar)(QBar(0)))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 7(_ent(_in))))
		(_port(_int Clk -1 0 8(_ent(_in))))
		(_port(_int Pre -1 0 9(_ent(_in))))
		(_port(_int Clr -1 0 10(_ent(_in))))
		(_port(_int Q 0 0 11(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 27(_array -1((_dto i 7 i 0)))))
		(_sig(_int QBar 1 0 27(_arch(_uni))))
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
)
I 000047 55 1425          1762116302392 Driver
(_unit VHDL(test_latch8 0 44(driver 0 47))
	(_version vf5)
	(_time 1762116302393 2025.11.02 17:45:02)
	(_source(\../src/Tp3.vhd\))
	(_parameters tan)
	(_code 9f989e90ccc9c888989fd9c59d999e989b999c9997)
	(_ent
		(_time 1757617207303)
	)
	(_comp
		(Latch8
			(_object
				(_port(_int D 0 0 50(_ent (_in))))
				(_port(_int Clk -1 0 51(_ent (_in))))
				(_port(_int Pre -1 0 52(_ent (_in))))
				(_port(_int Clr -1 0 53(_ent (_in))))
				(_port(_int Q 0 0 54(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 61(_comp Latch8)
		(_port
			((D)(D))
			((Clk)(Clk))
			((Pre)(Pre))
			((Clr)(Clr))
			((Q)(Q))
		)
		(_use(_ent . Latch8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 50(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 0 58(_array -1((_dto i 7 i 0)))))
		(_sig(_int D 1 0 58(_arch(_uni))))
		(_sig(_int Q 1 0 58(_arch(_uni))))
		(_sig(_int Clk -1 0 59(_arch(_uni((i 1))))))
		(_sig(_int Pre -1 0 59(_arch(_uni((i 1))))))
		(_sig(_int Clr -1 0 59(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 64(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 0 64(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 0 63(_prcs(_wait_for)(_trgt(0)(2)(3)(4))(_mon)(_read(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16777216 16842752)
		(1684107084 1767982624 6579564)
	)
	(_model . Driver 1 -1)
)
I 000049 55 694           1762116302404 ecuacion
(_unit VHDL(fulladder 0 4(ecuacion 0 5))
	(_version vf5)
	(_time 1762116302405 2025.11.02 17:45:02)
	(_source(\../src/Tp4.vhd\))
	(_parameters tan)
	(_code aea8adf8fef9a9b8fdfabff4fba8aaa8aba9aca8a8)
	(_ent
		(_time 1760631855757)
	)
	(_object
		(_port(_int X -1 0 6(_ent(_in))))
		(_port(_int Y -1 0 6(_ent(_in))))
		(_port(_int Cin -1 0 6(_ent(_in))))
		(_port(_int Cout -1 0 7(_ent(_out))))
		(_port(_int Sum -1 0 7(_ent(_out))))
		(_prcs
			(line__7(_arch 0 0 7(_assignment(_trgt(4))(_sens(0)(1)(2)))))
			(line__8(_arch 1 0 8(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . ecuacion 2 -1)
)
I 000047 55 1536          1762116302410 driver
(_unit VHDL(test_sumador 0 15(driver 0 18))
	(_version vf5)
	(_time 1762116302411 2025.11.02 17:45:02)
	(_source(\../src/Tp4.vhd\))
	(_parameters tan)
	(_code aea9aff9fef8f9b9a8ade8f5fca9aba8faa8afa8aa)
	(_ent
		(_time 1760631980048)
	)
	(_comp
		(fulladder
			(_object
				(_port(_int X -1 0 20(_ent (_in))))
				(_port(_int Y -1 0 20(_ent (_in))))
				(_port(_int Cin -1 0 20(_ent (_in))))
				(_port(_int Cout -1 0 20(_ent (_out))))
				(_port(_int Sum -1 0 20(_ent (_out))))
			)
		)
	)
	(_inst uut 0 24(_comp fulladder)
		(_port
			((X)(X))
			((Y)(Y))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . fulladder)
		)
	)
	(_object
		(_sig(_int X -1 0 22(_arch(_uni))))
		(_sig(_int Y -1 0 22(_arch(_uni))))
		(_sig(_int Cin -1 0 22(_arch(_uni))))
		(_sig(_int Cout -1 0 22(_arch(_uni))))
		(_sig(_int Sum -1 0 22(_arch(_uni))))
		(_type(_int Entry 0 26(_record(X -1)(Y -1)(Cin -1)(Cout -1)(Sum -1))))
		(_type(_int Table 0 30(_array 0((_to i 0 i 7)))))
		(_cnst(_int Tabla 1 0 31(_prcs 0((((i 0))((i 0))((i 0))((i 0))((i 0)))(((i 0))((i 0))((i 1))((i 0))((i 1)))(((i 0))((i 1))((i 0))((i 0))((i 1)))(((i 0))((i 1))((i 1))((i 1))((i 0)))(((i 1))((i 0))((i 0))((i 0))((i 1)))(((i 1))((i 0))((i 1))((i 1))((i 0)))(((i 1))((i 1))((i 0))((i 1))((i 0)))(((i 1))((i 1))((i 1))((i 1))((i 1)))))))
		(_prcs
			(estimulo(_arch 0 0 25(_prcs(_trgt(0)(1)(2))(_mon)(_read(3)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . driver 1 -1)
)
I 000049 55 1300          1762116302434 Behavior
(_unit VHDL(shiftn 0 1(behavior 0 17))
	(_version vf5)
	(_time 1762116302435 2025.11.02 17:45:02)
	(_source(\../src/Tp6.vhd\))
	(_parameters tan)
	(_code cec9c89b939993d8ca98da94cac9cdc8c6c8c7c8c8)
	(_ent
		(_time 1762105610433)
	)
	(_object
		(_port(_int CLK -1 0 3(_ent(_in)(_event))))
		(_port(_int CLR -1 0 4(_ent(_in))))
		(_port(_int LD -1 0 5(_ent(_in))))
		(_port(_int SH -1 0 6(_ent(_in))))
		(_port(_int DIR -1 0 7(_ent(_in))))
		(_type(_int ~BIT_VECTOR~12 0 8(_array -1((_uto i 0 i 2147483647)))))
		(_port(_int D 0 0 8(_ent(_in))))
		(_type(_int ~BIT_VECTOR~121 0 9(_array -1((_uto i 0 i 2147483647)))))
		(_port(_int Q 1 0 9(_ent(_out))))
		(_type(_int InBits 0 20(_scalar (_dto c 2 i 0))))
		(_type(_int OutBits 0 21(_scalar (_dto c 3 i 0))))
		(_type(_int ~BIT_VECTOR{Q'LENGTH-1~downto~0}~13 0 22(_array -1((_dto c 4 i 0)))))
		(_var(_int State 4 0 22(_prcs 1)))
		(_prcs
			(line__12(_ent 0 0 12(_assertion(_mon))))
			(Shifter(_arch 1 0 19(_prcs(_simple)(_trgt(6))(_sens(0)(1))(_read(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(1920233029 543253601 1869488196 1650811936 1702043749 1634541682 1629954163 1634231150 1970348071 1634476133 1818325792 543253609 81)
	)
	(_model . Behavior 5 -1)
)
I 000047 55 1572          1762116302446 Driver
(_unit VHDL(test_shiftn 0 47(driver 0 49))
	(_version vf5)
	(_time 1762116302447 2025.11.02 17:45:02)
	(_source(\../src/Tp6.vhd\))
	(_parameters tan)
	(_code dddadc8f8c8b8acadb8e9b868fdbd5dbd4dbdbdad9)
	(_ent
		(_time 1762105610458)
	)
	(_comp
		(ShiftN
			(_object
				(_port(_int CLK -1 0 52(_ent (_in))))
				(_port(_int CLR -1 0 53(_ent (_in))))
				(_port(_int LD -1 0 54(_ent (_in))))
				(_port(_int SH -1 0 55(_ent (_in))))
				(_port(_int DIR -1 0 56(_ent (_in))))
				(_type(_int ~BIT_VECTOR~13 0 57(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int D 2 0 57(_ent (_in))))
				(_type(_int ~BIT_VECTOR~131 0 58(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int Q 3 0 58(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 67(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)(CLR))
			((LD)(LD))
			((SH)(SH))
			((DIR)(DIR))
			((D)(D))
			((Q)(Q))
		)
		(_use(_ent . ShiftN)
		)
	)
	(_object
		(_sig(_int CLK -1 0 62(_arch(_uni))))
		(_sig(_int CLR -1 0 62(_arch(_uni))))
		(_sig(_int LD -1 0 62(_arch(_uni))))
		(_sig(_int SH -1 0 62(_arch(_uni))))
		(_sig(_int DIR -1 0 62(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{1~to~4}~13 0 63(_array -1((_to i 1 i 4)))))
		(_sig(_int D 0 0 63(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{8~downto~1}~13 0 64(_array -1((_dto i 8 i 1)))))
		(_sig(_int Q 1 0 64(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 69(_prcs(_wait_for)(_trgt(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(65793)
	)
	(_model . Driver 1 -1)
)
I 000051 55 1865          1762116302465 Estructura
(_unit VHDL(adder8 0 1(estructura 0 5))
	(_version vf5)
	(_time 1762116302466 2025.11.02 17:45:02)
	(_source(\../src/Tp5.vhd\))
	(_parameters tan)
	(_code edebe9bebdbabdfbe9e2ffb2b4ebecebe9ebe9ebe8)
	(_ent
		(_time 1762105504299)
	)
	(_comp
		(fulladder
			(_object
				(_port(_int X -1 0 7(_ent (_in))))
				(_port(_int Y -1 0 7(_ent (_in))))
				(_port(_int Cin -1 0 7(_ent (_in))))
				(_port(_int Cout -1 0 7(_ent (_out))))
				(_port(_int Sum -1 0 7(_ent (_out))))
			)
		)
	)
	(_generate Stages 0 11(_for 2 )
		(_generate LowBit 0 13(_if 1)
			(_inst FA 0 15(_comp fulladder)
				(_port
					((X)(A(0)))
					((Y)(B(0)))
					((Cin)(Cin))
					((Cout)(C(0)))
					((Sum)(Sum(0)))
				)
				(_use(_ent . fulladder)
				)
			)
		)
		(_generate OtherBits 0 18(_if 2)
			(_inst FA 0 20(_comp fulladder)
				(_port
					((X)(A(_object 0)))
					((Y)(B(_object 0)))
					((Cin)(C(_index 3)))
					((Cout)(C(_object 0)))
					((Sum)(Sum(_object 0)))
				)
				(_use(_ent . fulladder)
				)
			)
		)
		(_object
			(_cnst(_int i 2 0 12(_arch)))
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 2(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 2(_ent(_in))))
		(_port(_int B 0 0 2(_ent(_in))))
		(_port(_int Cin -1 0 2(_ent(_in))))
		(_port(_int Cout -1 0 2(_ent(_out))))
		(_port(_int Sum 0 0 2(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 9(_array -1((_dto i 7 i 0)))))
		(_sig(_int C 1 0 9(_arch(_uni))))
		(_type(_int ~INTEGER~range~7~downto~0~13 0 12(_scalar (_dto i 7 i 0))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_alias((Cout)(C(7))))(_trgt(3))(_sens(5(7))))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Estructura 4 -1)
)
I 000047 55 1376          1762116302471 Driver
(_unit VHDL(test_adder8 0 30(driver 0 32))
	(_version vf5)
	(_time 1762116302472 2025.11.02 17:45:02)
	(_source(\../src/Tp5.vhd\))
	(_parameters tan)
	(_code edeaecbebcbbbafae8e1abb7bdebe9ebe9ebe8eaef)
	(_ent
		(_time 1762105504320)
	)
	(_comp
		(Adder8
			(_object
				(_port(_int A 0 0 34(_ent (_in))))
				(_port(_int B 0 0 34(_ent (_in))))
				(_port(_int Cin -1 0 34(_ent (_in))))
				(_port(_int Cout -1 0 34(_ent (_out))))
				(_port(_int Sum 0 0 34(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 39(_comp Adder8)
		(_port
			((A)(A))
			((B)(B))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . Adder8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 34(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 0 36(_array -1((_dto i 7 i 0)))))
		(_sig(_int A 1 0 36(_arch(_uni))))
		(_sig(_int B 1 0 36(_arch(_uni))))
		(_sig(_int Sum 1 0 36(_arch(_uni))))
		(_sig(_int Cin -1 0 37(_arch(_uni((i 0))))))
		(_sig(_int Cout -1 0 37(_arch(_uni((i 0))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 41(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 0 41(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 0 40(_prcs(_wait_for)(_trgt(0)(1))(_read(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(0 0)
		(0 16777216)
	)
	(_model . Driver 1 -1)
)
I 000044 55 1158          1762116302484 FSM
(_unit VHDL(controller 0 1(fsm 0 8))
	(_version vf5)
	(_time 1762116302485 2025.11.02 17:45:02)
	(_source(\../src/Tp7.vhd\))
	(_parameters tan)
	(_code fdfbfbadffaafceafafaefa7fafbaefbaefbf8faff)
	(_ent
		(_time 1762105724364)
	)
	(_object
		(_port(_int STB -1 0 3(_ent(_in))))
		(_port(_int CLK -1 0 3(_ent(_in)(_event))))
		(_port(_int LSB -1 0 3(_ent(_in))))
		(_port(_int Stop -1 0 3(_ent(_in))))
		(_port(_int Init -1 0 4(_ent(_out))))
		(_port(_int Shift -1 0 4(_ent(_out))))
		(_port(_int Add -1 0 4(_ent(_out))))
		(_port(_int Done -1 0 4(_ent(_out))))
		(_type(_int States 0 9(_enum1 InitS CheckS AddS ShiftS EndS (_to i 0 i 4))))
		(_sig(_int State 0 0 10(_arch(_uni((i 4))))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(4))(_sens(8)))))
			(line__15(_arch 1 0 15(_assignment(_trgt(6))(_sens(8)))))
			(line__16(_arch 2 0 16(_assignment(_trgt(5))(_sens(8)))))
			(line__17(_arch 3 0 17(_assignment(_trgt(7))(_sens(8)))))
			(StateMachine(_arch 4 0 20(_prcs(_trgt(8))(_sens(1)(0)(2)(3)(8))(_dssslsensitivity 1))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . FSM 5 -1)
)
I 000047 55 1744          1762116302495 Driver
(_unit VHDL(test_controller 0 53(driver 0 55))
	(_version vf5)
	(_time 1762116302496 2025.11.02 17:45:02)
	(_source(\../src/Tp7.vhd\))
	(_parameters tan)
	(_code 0c0b0e0a5a5a5b1b0a0e4a565e0a5a0a590b080b0e)
	(_ent
		(_time 1762105724375)
	)
	(_comp
		(Controller
			(_object
				(_port(_int STB -1 0 58(_ent (_in))))
				(_port(_int CLK -1 0 58(_ent (_in))))
				(_port(_int LSB -1 0 58(_ent (_in))))
				(_port(_int Stop -1 0 58(_ent (_in))))
				(_port(_int Init -1 0 59(_ent (_out))))
				(_port(_int Shift -1 0 59(_ent (_out))))
				(_port(_int Add -1 0 59(_ent (_out))))
				(_port(_int Done -1 0 59(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 67(_comp Controller)
		(_port
			((STB)(STB))
			((CLK)(CLK))
			((LSB)(LSB))
			((Stop)(Stop))
			((Init)(Init))
			((Shift)(Shift))
			((Add)(Add))
			((Done)(Done))
		)
		(_use(_ent . Controller)
		)
	)
	(_object
		(_sig(_int STB -1 0 63(_arch(_uni))))
		(_sig(_int LSB -1 0 63(_arch(_uni))))
		(_sig(_int Done -1 0 63(_arch(_uni))))
		(_sig(_int Init -1 0 63(_arch(_uni))))
		(_sig(_int Shift -1 0 63(_arch(_uni))))
		(_sig(_int Add -1 0 63(_arch(_uni))))
		(_sig(_int Stop -1 0 63(_arch(_uni))))
		(_sig(_int CLK -1 0 64(_arch(_uni((i 1)))(_event))))
		(_sig(_int ENA -1 0 64(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 73(_array -1((_dto i 7 i 0)))))
		(_var(_int Val 0 0 73(_prcs 2)))
		(_prcs
			(Clock(_arch 0 0 69(_assignment(_trgt(7))(_sens(7)(8)))))
			(Enable(_arch 1 0 70(_assignment(_trgt(8)))))
			(Stimulus(_arch 2 0 72(_prcs(_trgt(0)(1)(6))(_sens(7))(_read(2)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16843008 16777472)
	)
	(_model . Driver 3 -1)
)
I 000050 55 4162          1762116302513 funcional
(_unit VHDL(multiplicador 0 1(funcional 0 10))
	(_version vf5)
	(_time 1762116302514 2025.11.02 17:45:02)
	(_source(\../src/Tp9.vhd\))
	(_parameters tan)
	(_code 1c1a4e1a4a4b1b0b1c1e05474d1a4f1a151a1f1a1d)
	(_ent
		(_time 1762115279714)
	)
	(_comp
		(Controller
			(_object
				(_port(_int STB -1 0 26(_ent (_in))))
				(_port(_int CLK -1 0 26(_ent (_in))))
				(_port(_int LSB -1 0 26(_ent (_in))))
				(_port(_int Stop -1 0 26(_ent (_in))))
				(_port(_int Init -1 0 27(_ent (_out))))
				(_port(_int Shift -1 0 27(_ent (_out))))
				(_port(_int Add -1 0 27(_ent (_out))))
				(_port(_int Done -1 0 27(_ent (_out))))
			)
		)
		(ShiftN
			(_object
				(_port(_int CLK -1 0 14(_ent (_in))))
				(_port(_int CLR -1 0 15(_ent (_in))))
				(_port(_int LD -1 0 16(_ent (_in))))
				(_port(_int SH -1 0 17(_ent (_in))))
				(_port(_int DIR -1 0 18(_ent (_in))))
				(_type(_int ~BIT_VECTOR~13 0 19(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int D 4 0 19(_ent (_in))))
				(_type(_int ~BIT_VECTOR~131 0 20(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int Q 5 0 20(_ent (_out))))
			)
		)
		(Adder8
			(_object
				(_port(_int A 2 0 32(_ent (_in))))
				(_port(_int B 2 0 32(_ent (_in))))
				(_port(_int Cin -1 0 33(_ent (_in))))
				(_port(_int Cout -1 0 34(_ent (_out))))
				(_port(_int Sum 2 0 35(_ent (_out))))
			)
		)
	)
	(_inst FSM 0 53(_comp Controller)
		(_port
			((STB)(STB))
			((CLK)(Clk))
			((LSB)(LSB))
			((Stop)(Stop))
			((Init)(Init))
			((Shift)(Shift))
			((Add)(Add))
			((Done)(Done))
		)
		(_use(_ent . Controller)
		)
	)
	(_inst R_SRB 0 54(_comp ShiftN)
		(_port
			((CLK)(Clk))
			((CLR)((i 0)))
			((LD)(Init))
			((SH)(Shift))
			((DIR)((i 1)))
			((D)(B))
			((Q)(Q_SRB))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst R_SRA 0 55(_comp ShiftN)
		(_port
			((CLK)(Clk))
			((CLR)((i 0)))
			((LD)(Init))
			((SH)(Shift))
			((DIR)((i 0)))
			((D)(A))
			((Q)(Q_SRA))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst ADDER 0 56(_comp Adder8)
		(_port
			((A)(Q_SRB))
			((B)(Result))
			((Cin)((i 0)))
			((Cout)(_open))
			((Sum)(AdderRes))
		)
		(_use(_ent . Adder8)
			(_port
				((A)(A))
				((B)(B))
				((Cin)(Cin))
				((Cout)(Cout))
				((Sum)(Sum))
			)
		)
	)
	(_inst ACC 0 57(_comp ShiftN)
		(_port
			((CLK)(Clk))
			((CLR)(Init))
			((LD)(Add))
			((SH)((i 0)))
			((DIR)((i 0)))
			((D)(AdderRes))
			((Q)(Result))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_block AsignacionSignals 0 59
		(_object
			(_prcs
				(line__63(_arch 0 0 63(_assignment(_alias((LSB)(Q_SRA(0))))(_trgt(6))(_sens(13(0))))))
				(line__64(_arch 1 0 64(_assignment(_trgt(7))(_sens(13(0))(13(1))(13(2))(13(3))(13(4))(13(5))(13(6))(13(7))))))
			)
		)
	)
	(_object
		(_port(_int Clk -1 0 3(_ent(_in))))
		(_type(_int ~BIT_VECTOR{3~downto~0}~12 0 4(_array -1((_dto i 3 i 0)))))
		(_port(_int A 0 0 4(_ent(_in))))
		(_port(_int B 0 0 4(_ent(_in))))
		(_port(_int STB -1 0 5(_ent(_in))))
		(_port(_int Done -1 0 6(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int Result 1 0 7(_ent(_inout))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 32(_array -1((_dto i 7 i 0)))))
		(_sig(_int LSB -1 0 48(_arch(_uni))))
		(_sig(_int Stop -1 0 48(_arch(_uni))))
		(_sig(_int Shift -1 0 48(_arch(_uni))))
		(_sig(_int Init -1 0 48(_arch(_uni))))
		(_sig(_int Add -1 0 48(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~133 0 49(_array -1((_dto i 7 i 0)))))
		(_sig(_int AdderRes 3 0 49(_arch(_uni))))
		(_sig(_int Q_SRB 3 0 49(_arch(_uni))))
		(_sig(_int Q_SRA 3 0 49(_arch(_uni))))
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . funcional 2 -1)
)
I 000050 55 1679          1762116302519 Testbench
(_unit VHDL(test_driver 0 72(testbench 0 75))
	(_version vf5)
	(_time 1762116302520 2025.11.02 17:45:02)
	(_source(\../src/Tp9.vhd\))
	(_parameters tan)
	(_code 1c1b1e1b4a4a4b0b1a1c5a46491b1e1a151b1a1a19)
	(_ent
		(_time 1762114956191)
	)
	(_comp
		(Multiplicador
			(_object
				(_port(_int Clk -1 0 82(_ent (_in))))
				(_port(_int A 2 0 83(_ent (_in))))
				(_port(_int B 2 0 83(_ent (_in))))
				(_port(_int STB -1 0 84(_ent (_in))))
				(_port(_int Done -1 0 85(_ent (_out))))
				(_port(_int Result 3 0 86(_ent (_inout))))
			)
		)
	)
	(_inst UUT 0 91(_comp Multiplicador)
		(_port
			((Clk)(Clk))
			((A)(A))
			((B)(B))
			((STB)(STB))
			((Done)(Done))
			((Result)(Result))
		)
		(_use(_ent . Multiplicador)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{3~downto~0}~13 0 76(_array -1((_dto i 3 i 0)))))
		(_sig(_int A 0 0 76(_arch(_uni))))
		(_sig(_int B 0 0 76(_arch(_uni))))
		(_sig(_int STB -1 0 77(_arch(_uni))))
		(_sig(_int Done -1 0 77(_arch(_uni))))
		(_sig(_int Clk -1 0 77(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 78(_array -1((_dto i 7 i 0)))))
		(_sig(_int Result 1 0 78(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{3~downto~0}~132 0 83(_array -1((_dto i 3 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 86(_array -1((_dto i 7 i 0)))))
		(_prcs
			(line__89(_arch 0 0 89(_assignment(_trgt(0)))))
			(line__90(_arch 1 0 90(_assignment(_trgt(1)))))
			(Inicio(_arch 2 0 92(_prcs(_wait_for)(_trgt(2)))))
			(Clock(_arch 3 0 99(_prcs(_wait_for)(_trgt(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(1)
		(65536)
	)
	(_model . Testbench 4 -1)
)
I 000047 55 976           1762116449211 prueba
(_unit VHDL(simple 0 2(prueba 0 5))
	(_version vf5)
	(_time 1762116449212 2025.11.02 17:47:29)
	(_source(\../src/simple.vhd\))
	(_parameters tan)
	(_code 2b282b2f707c2b3c2a2968717f2c282d222d7f2c2b)
	(_ent
		(_time 1756325127014)
	)
	(_object
		(_type(_int ~STRING~13 0 6(_array -1((_to i 1 i 11)))))
		(_cnst(_int mensaje 0 0 6(_arch(_string \"hola, mundo"\))))
		(_sig(_int canal -1 0 7(_arch(_uni((i 32))))))
		(_var(_int linea -2 0 10(_prcs 0)))
		(_var(_int dummy -3 0 11(_prcs 0)))
		(_prcs
			(p1(_arch 0 0 9(_prcs(_wait_for)(_trgt(0))(_mon))))
		)
		(_subprogram
			(_ext WRITE(1 21))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext std.TEXTIO.LINE(1 LINE)))
		(_type(_ext std.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext std.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext std.TEXTIO.TEXT(1 TEXT)))
		(_var(_ext std.TEXTIO.OUTPUT(1 OUTPUT)))
	)
	(_use(std(standard))(std(TEXTIO)))
	(_model . prueba 1 -1)
)
I 000053 55 1456          1762116449228 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 1 4))
	(_version vf5)
	(_time 1762116449229 2025.11.02 17:47:29)
	(_source(\../src/practica2.vhd\(\../src/Tp2.vhd\)))
	(_parameters tan)
	(_code 3b393c3e6f6c692d3e6c2d616c3d3f3d3d3d3d3d3f)
	(_ent
		(_time 1756945109009)
	)
	(_object
		(_port(_int Preset -1 0 3(_ent(_in))))
		(_port(_int Clear -1 0 4(_ent(_in))))
		(_port(_int Clock -1 0 5(_ent(_in))))
		(_port(_int Data -1 0 6(_ent(_in))))
		(_port(_int Q -1 0 7(_ent(_out))))
		(_port(_int QBar -1 0 8(_ent(_out))))
		(_sig(_int A -1 1 6(_arch(_uni))))
		(_sig(_int B -1 1 6(_arch(_uni))))
		(_sig(_int C -1 1 6(_arch(_uni))))
		(_sig(_int D -1 1 6(_arch(_uni))))
		(_sig(_int Qint -1 1 7(_arch(_uni))))
		(_sig(_int QbarInt -1 1 7(_arch(_uni))))
		(_prcs
			(line__10(_arch 0 1 10(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__11(_arch 1 1 11(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__12(_arch 2 1 12(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__13(_arch 3 1 13(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__14(_arch 4 1 14(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__15(_arch 5 1 15(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__16(_arch 6 1 16(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__17(_arch 7 1 17(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000047 55 1572          1762116449234 Driver
(_unit VHDL(test_dff 0 35(driver 1 23))
	(_version vf5)
	(_time 1762116449235 2025.11.02 17:47:29)
	(_source(\../src/practica2.vhd\(\../src/Tp2.vhd\)))
	(_parameters tan)
	(_code 3b383c3e6c6d6c2c3b6b7d616e3d3d3d3d3c3f3d3e)
	(_ent
		(_time 1757604784042)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 1 26(_ent (_in))))
				(_port(_int Clear -1 1 26(_ent (_in))))
				(_port(_int Clock -1 1 26(_ent (_in))))
				(_port(_int Data -1 1 26(_ent (_in))))
				(_port(_int Q -1 1 27(_ent (_out))))
				(_port(_int Qbar -1 1 27(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 45(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(QBar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 1 34(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 1 34(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 1 35(_arch(_uni))))
		(_sig(_int Data -1 1 35(_arch(_uni))))
		(_sig(_int Q -1 1 35(_arch(_uni))))
		(_sig(_int QBar -1 1 35(_arch(_uni))))
		(_cnst(_int Tsetup -2 1 40(_arch((ps 4652007308841189376)))))
		(_cnst(_int Thold -2 1 41(_arch((ps 4652007308841189376)))))
		(_cnst(_int TClk -2 1 42(_arch((ps 4656519704561582080)))))
		(_cnst(_int \TClk/2\ -2 1 0(_int gms(_code 2))))
		(_prcs
			(ClockGen(_arch 0 1 51(_prcs(_wait_for)(_trgt(2)))))
			(Stimulus(_arch 1 1 62(_prcs(_wait_for)(_trgt(1)(3))(_sens(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
	)
	(_use(std(standard)))
	(_model . Driver 3 -1)
)
I 000051 55 2526          1762116449249 Estructura
(_unit VHDL(latch8 0 5(estructura 0 15))
	(_version vf5)
	(_time 1762116449250 2025.11.02 17:47:29)
	(_source(\../src/Tp3.vhd\))
	(_parameters tan)
	(_code 4a481a481a1c1a5c4b4c5215134c194c4b4d4e4c49)
	(_ent
		(_time 1757617207297)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 18(_ent (_in))))
				(_port(_int Clear -1 0 19(_ent (_in))))
				(_port(_int Clock -1 0 20(_ent (_in))))
				(_port(_int Data -1 0 21(_ent (_in))))
				(_port(_int Q -1 0 22(_ent (_out))))
				(_port(_int QBar -1 0 23(_ent (_out))))
			)
		)
	)
	(_inst F7 0 29(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(7)))
			((Q)(Q(7)))
			((QBar)(QBar(7)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F6 0 30(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(6)))
			((Q)(Q(6)))
			((QBar)(QBar(6)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F5 0 31(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(5)))
			((Q)(Q(5)))
			((QBar)(QBar(5)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F4 0 32(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(4)))
			((Q)(Q(4)))
			((QBar)(QBar(4)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F3 0 33(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(3)))
			((Q)(Q(3)))
			((QBar)(QBar(3)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F2 0 34(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(2)))
			((Q)(Q(2)))
			((QBar)(QBar(2)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F1 0 35(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(1)))
			((Q)(Q(1)))
			((QBar)(QBar(1)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F0 0 36(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(0)))
			((Q)(Q(0)))
			((QBar)(QBar(0)))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 7(_ent(_in))))
		(_port(_int Clk -1 0 8(_ent(_in))))
		(_port(_int Pre -1 0 9(_ent(_in))))
		(_port(_int Clr -1 0 10(_ent(_in))))
		(_port(_int Q 0 0 11(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 27(_array -1((_dto i 7 i 0)))))
		(_sig(_int QBar 1 0 27(_arch(_uni))))
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
)
I 000047 55 1425          1762116449255 Driver
(_unit VHDL(test_latch8 0 44(driver 0 47))
	(_version vf5)
	(_time 1762116449256 2025.11.02 17:47:29)
	(_source(\../src/Tp3.vhd\))
	(_parameters tan)
	(_code 4a494d481e1c1d5d4d4a0c10484c4b4d4e4c494c42)
	(_ent
		(_time 1757617207303)
	)
	(_comp
		(Latch8
			(_object
				(_port(_int D 0 0 50(_ent (_in))))
				(_port(_int Clk -1 0 51(_ent (_in))))
				(_port(_int Pre -1 0 52(_ent (_in))))
				(_port(_int Clr -1 0 53(_ent (_in))))
				(_port(_int Q 0 0 54(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 61(_comp Latch8)
		(_port
			((D)(D))
			((Clk)(Clk))
			((Pre)(Pre))
			((Clr)(Clr))
			((Q)(Q))
		)
		(_use(_ent . Latch8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 50(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 0 58(_array -1((_dto i 7 i 0)))))
		(_sig(_int D 1 0 58(_arch(_uni))))
		(_sig(_int Q 1 0 58(_arch(_uni))))
		(_sig(_int Clk -1 0 59(_arch(_uni((i 1))))))
		(_sig(_int Pre -1 0 59(_arch(_uni((i 1))))))
		(_sig(_int Clr -1 0 59(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 64(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 0 64(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 0 63(_prcs(_wait_for)(_trgt(0)(2)(3)(4))(_mon)(_read(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16777216 16842752)
		(1684107084 1767982624 6579564)
	)
	(_model . Driver 1 -1)
)
I 000049 55 694           1762116449265 ecuacion
(_unit VHDL(fulladder 0 4(ecuacion 0 5))
	(_version vf5)
	(_time 1762116449266 2025.11.02 17:47:29)
	(_source(\../src/Tp4.vhd\))
	(_parameters tan)
	(_code 5a585f580e0d5d4c090e4b000f5c5e5c5f5d585c5c)
	(_ent
		(_time 1760631855757)
	)
	(_object
		(_port(_int X -1 0 6(_ent(_in))))
		(_port(_int Y -1 0 6(_ent(_in))))
		(_port(_int Cin -1 0 6(_ent(_in))))
		(_port(_int Cout -1 0 7(_ent(_out))))
		(_port(_int Sum -1 0 7(_ent(_out))))
		(_prcs
			(line__7(_arch 0 0 7(_assignment(_trgt(4))(_sens(0)(1)(2)))))
			(line__8(_arch 1 0 8(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . ecuacion 2 -1)
)
I 000047 55 1536          1762116449271 driver
(_unit VHDL(test_sumador 0 15(driver 0 18))
	(_version vf5)
	(_time 1762116449272 2025.11.02 17:47:29)
	(_source(\../src/Tp4.vhd\))
	(_parameters tan)
	(_code 5a595d590e0c0d4d5c591c01085d5f5c0e5c5b5c5e)
	(_ent
		(_time 1760631980048)
	)
	(_comp
		(fulladder
			(_object
				(_port(_int X -1 0 20(_ent (_in))))
				(_port(_int Y -1 0 20(_ent (_in))))
				(_port(_int Cin -1 0 20(_ent (_in))))
				(_port(_int Cout -1 0 20(_ent (_out))))
				(_port(_int Sum -1 0 20(_ent (_out))))
			)
		)
	)
	(_inst uut 0 24(_comp fulladder)
		(_port
			((X)(X))
			((Y)(Y))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . fulladder)
		)
	)
	(_object
		(_sig(_int X -1 0 22(_arch(_uni))))
		(_sig(_int Y -1 0 22(_arch(_uni))))
		(_sig(_int Cin -1 0 22(_arch(_uni))))
		(_sig(_int Cout -1 0 22(_arch(_uni))))
		(_sig(_int Sum -1 0 22(_arch(_uni))))
		(_type(_int Entry 0 26(_record(X -1)(Y -1)(Cin -1)(Cout -1)(Sum -1))))
		(_type(_int Table 0 30(_array 0((_to i 0 i 7)))))
		(_cnst(_int Tabla 1 0 31(_prcs 0((((i 0))((i 0))((i 0))((i 0))((i 0)))(((i 0))((i 0))((i 1))((i 0))((i 1)))(((i 0))((i 1))((i 0))((i 0))((i 1)))(((i 0))((i 1))((i 1))((i 1))((i 0)))(((i 1))((i 0))((i 0))((i 0))((i 1)))(((i 1))((i 0))((i 1))((i 1))((i 0)))(((i 1))((i 1))((i 0))((i 1))((i 0)))(((i 1))((i 1))((i 1))((i 1))((i 1)))))))
		(_prcs
			(estimulo(_arch 0 0 25(_prcs(_trgt(0)(1)(2))(_mon)(_read(3)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . driver 1 -1)
)
I 000049 55 1300          1762116449294 Behavior
(_unit VHDL(shiftn 0 1(behavior 0 17))
	(_version vf5)
	(_time 1762116449295 2025.11.02 17:47:29)
	(_source(\../src/Tp6.vhd\))
	(_parameters tan)
	(_code 797a7978782e246f7d2f6d237d7e7a7f717f707f7f)
	(_ent
		(_time 1762105610433)
	)
	(_object
		(_port(_int CLK -1 0 3(_ent(_in)(_event))))
		(_port(_int CLR -1 0 4(_ent(_in))))
		(_port(_int LD -1 0 5(_ent(_in))))
		(_port(_int SH -1 0 6(_ent(_in))))
		(_port(_int DIR -1 0 7(_ent(_in))))
		(_type(_int ~BIT_VECTOR~12 0 8(_array -1((_uto i 0 i 2147483647)))))
		(_port(_int D 0 0 8(_ent(_in))))
		(_type(_int ~BIT_VECTOR~121 0 9(_array -1((_uto i 0 i 2147483647)))))
		(_port(_int Q 1 0 9(_ent(_out))))
		(_type(_int InBits 0 20(_scalar (_dto c 2 i 0))))
		(_type(_int OutBits 0 21(_scalar (_dto c 3 i 0))))
		(_type(_int ~BIT_VECTOR{Q'LENGTH-1~downto~0}~13 0 22(_array -1((_dto c 4 i 0)))))
		(_var(_int State 4 0 22(_prcs 1)))
		(_prcs
			(line__12(_ent 0 0 12(_assertion(_mon))))
			(Shifter(_arch 1 0 19(_prcs(_simple)(_trgt(6))(_sens(0)(1))(_read(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(1920233029 543253601 1869488196 1650811936 1702043749 1634541682 1629954163 1634231150 1970348071 1634476133 1818325792 543253609 81)
	)
	(_model . Behavior 5 -1)
)
I 000047 55 1572          1762116449306 Driver
(_unit VHDL(test_shiftn 0 47(driver 0 49))
	(_version vf5)
	(_time 1762116449307 2025.11.02 17:47:29)
	(_source(\../src/Tp6.vhd\))
	(_parameters tan)
	(_code 898a8e8785dfde9e8fdacfd2db8f818f808f8f8e8d)
	(_ent
		(_time 1762105610458)
	)
	(_comp
		(ShiftN
			(_object
				(_port(_int CLK -1 0 52(_ent (_in))))
				(_port(_int CLR -1 0 53(_ent (_in))))
				(_port(_int LD -1 0 54(_ent (_in))))
				(_port(_int SH -1 0 55(_ent (_in))))
				(_port(_int DIR -1 0 56(_ent (_in))))
				(_type(_int ~BIT_VECTOR~13 0 57(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int D 2 0 57(_ent (_in))))
				(_type(_int ~BIT_VECTOR~131 0 58(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int Q 3 0 58(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 67(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)(CLR))
			((LD)(LD))
			((SH)(SH))
			((DIR)(DIR))
			((D)(D))
			((Q)(Q))
		)
		(_use(_ent . ShiftN)
		)
	)
	(_object
		(_sig(_int CLK -1 0 62(_arch(_uni))))
		(_sig(_int CLR -1 0 62(_arch(_uni))))
		(_sig(_int LD -1 0 62(_arch(_uni))))
		(_sig(_int SH -1 0 62(_arch(_uni))))
		(_sig(_int DIR -1 0 62(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{1~to~4}~13 0 63(_array -1((_to i 1 i 4)))))
		(_sig(_int D 0 0 63(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{8~downto~1}~13 0 64(_array -1((_dto i 8 i 1)))))
		(_sig(_int Q 1 0 64(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 69(_prcs(_wait_for)(_trgt(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(65793)
	)
	(_model . Driver 1 -1)
)
I 000051 55 1865          1762116449324 Estructura
(_unit VHDL(adder8 0 1(estructura 0 5))
	(_version vf5)
	(_time 1762116449325 2025.11.02 17:47:29)
	(_source(\../src/Tp5.vhd\))
	(_parameters tan)
	(_code 989a9a9794cfc88e9c978ac7c19e999e9c9e9c9e9d)
	(_ent
		(_time 1762105504299)
	)
	(_comp
		(fulladder
			(_object
				(_port(_int X -1 0 7(_ent (_in))))
				(_port(_int Y -1 0 7(_ent (_in))))
				(_port(_int Cin -1 0 7(_ent (_in))))
				(_port(_int Cout -1 0 7(_ent (_out))))
				(_port(_int Sum -1 0 7(_ent (_out))))
			)
		)
	)
	(_generate Stages 0 11(_for 2 )
		(_generate LowBit 0 13(_if 1)
			(_inst FA 0 15(_comp fulladder)
				(_port
					((X)(A(0)))
					((Y)(B(0)))
					((Cin)(Cin))
					((Cout)(C(0)))
					((Sum)(Sum(0)))
				)
				(_use(_ent . fulladder)
				)
			)
		)
		(_generate OtherBits 0 18(_if 2)
			(_inst FA 0 20(_comp fulladder)
				(_port
					((X)(A(_object 0)))
					((Y)(B(_object 0)))
					((Cin)(C(_index 3)))
					((Cout)(C(_object 0)))
					((Sum)(Sum(_object 0)))
				)
				(_use(_ent . fulladder)
				)
			)
		)
		(_object
			(_cnst(_int i 2 0 12(_arch)))
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 2(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 2(_ent(_in))))
		(_port(_int B 0 0 2(_ent(_in))))
		(_port(_int Cin -1 0 2(_ent(_in))))
		(_port(_int Cout -1 0 2(_ent(_out))))
		(_port(_int Sum 0 0 2(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 9(_array -1((_dto i 7 i 0)))))
		(_sig(_int C 1 0 9(_arch(_uni))))
		(_type(_int ~INTEGER~range~7~downto~0~13 0 12(_scalar (_dto i 7 i 0))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_alias((Cout)(C(7))))(_trgt(3))(_sens(5(7))))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Estructura 4 -1)
)
I 000047 55 1376          1762116449330 Driver
(_unit VHDL(test_adder8 0 30(driver 0 32))
	(_version vf5)
	(_time 1762116449331 2025.11.02 17:47:29)
	(_source(\../src/Tp5.vhd\))
	(_parameters tan)
	(_code 989b9f9795cecf8f9d94dec2c89e9c9e9c9e9d9f9a)
	(_ent
		(_time 1762105504320)
	)
	(_comp
		(Adder8
			(_object
				(_port(_int A 0 0 34(_ent (_in))))
				(_port(_int B 0 0 34(_ent (_in))))
				(_port(_int Cin -1 0 34(_ent (_in))))
				(_port(_int Cout -1 0 34(_ent (_out))))
				(_port(_int Sum 0 0 34(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 39(_comp Adder8)
		(_port
			((A)(A))
			((B)(B))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . Adder8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 34(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 0 36(_array -1((_dto i 7 i 0)))))
		(_sig(_int A 1 0 36(_arch(_uni))))
		(_sig(_int B 1 0 36(_arch(_uni))))
		(_sig(_int Sum 1 0 36(_arch(_uni))))
		(_sig(_int Cin -1 0 37(_arch(_uni((i 0))))))
		(_sig(_int Cout -1 0 37(_arch(_uni((i 0))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 41(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 0 41(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 0 40(_prcs(_wait_for)(_trgt(0)(1))(_read(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(0 0)
		(0 16777216)
	)
	(_model . Driver 1 -1)
)
I 000044 55 1158          1762116449343 FSM
(_unit VHDL(controller 0 1(fsm 0 8))
	(_version vf5)
	(_time 1762116449344 2025.11.02 17:47:29)
	(_source(\../src/Tp7.vhd\))
	(_parameters tan)
	(_code a8aaa8fff6ffa9bfafafbaf2afaefbaefbaeadafaa)
	(_ent
		(_time 1762105724364)
	)
	(_object
		(_port(_int STB -1 0 3(_ent(_in))))
		(_port(_int CLK -1 0 3(_ent(_in)(_event))))
		(_port(_int LSB -1 0 3(_ent(_in))))
		(_port(_int Stop -1 0 3(_ent(_in))))
		(_port(_int Init -1 0 4(_ent(_out))))
		(_port(_int Shift -1 0 4(_ent(_out))))
		(_port(_int Add -1 0 4(_ent(_out))))
		(_port(_int Done -1 0 4(_ent(_out))))
		(_type(_int States 0 9(_enum1 InitS CheckS AddS ShiftS EndS (_to i 0 i 4))))
		(_sig(_int State 0 0 10(_arch(_uni((i 4))))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(4))(_sens(8)))))
			(line__15(_arch 1 0 15(_assignment(_trgt(6))(_sens(8)))))
			(line__16(_arch 2 0 16(_assignment(_trgt(5))(_sens(8)))))
			(line__17(_arch 3 0 17(_assignment(_trgt(7))(_sens(8)))))
			(StateMachine(_arch 4 0 20(_prcs(_trgt(8))(_sens(1)(0)(2)(3)(8))(_dssslsensitivity 1))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . FSM 5 -1)
)
I 000047 55 1744          1762116449354 Driver
(_unit VHDL(test_controller 0 53(driver 0 55))
	(_version vf5)
	(_time 1762116449355 2025.11.02 17:47:29)
	(_source(\../src/Tp7.vhd\))
	(_parameters tan)
	(_code b8bbbfecb5eeefafbebafee2eabeeebeedbfbcbfba)
	(_ent
		(_time 1762105724375)
	)
	(_comp
		(Controller
			(_object
				(_port(_int STB -1 0 58(_ent (_in))))
				(_port(_int CLK -1 0 58(_ent (_in))))
				(_port(_int LSB -1 0 58(_ent (_in))))
				(_port(_int Stop -1 0 58(_ent (_in))))
				(_port(_int Init -1 0 59(_ent (_out))))
				(_port(_int Shift -1 0 59(_ent (_out))))
				(_port(_int Add -1 0 59(_ent (_out))))
				(_port(_int Done -1 0 59(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 67(_comp Controller)
		(_port
			((STB)(STB))
			((CLK)(CLK))
			((LSB)(LSB))
			((Stop)(Stop))
			((Init)(Init))
			((Shift)(Shift))
			((Add)(Add))
			((Done)(Done))
		)
		(_use(_ent . Controller)
		)
	)
	(_object
		(_sig(_int STB -1 0 63(_arch(_uni))))
		(_sig(_int LSB -1 0 63(_arch(_uni))))
		(_sig(_int Done -1 0 63(_arch(_uni))))
		(_sig(_int Init -1 0 63(_arch(_uni))))
		(_sig(_int Shift -1 0 63(_arch(_uni))))
		(_sig(_int Add -1 0 63(_arch(_uni))))
		(_sig(_int Stop -1 0 63(_arch(_uni))))
		(_sig(_int CLK -1 0 64(_arch(_uni((i 1)))(_event))))
		(_sig(_int ENA -1 0 64(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 73(_array -1((_dto i 7 i 0)))))
		(_var(_int Val 0 0 73(_prcs 2)))
		(_prcs
			(Clock(_arch 0 0 69(_assignment(_trgt(7))(_sens(7)(8)))))
			(Enable(_arch 1 0 70(_assignment(_trgt(8)))))
			(Stimulus(_arch 2 0 72(_prcs(_trgt(0)(1)(6))(_sens(7))(_read(2)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16843008 16777472)
	)
	(_model . Driver 3 -1)
)
I 000050 55 4162          1762116449373 funcional
(_unit VHDL(multiplicador 0 1(funcional 0 10))
	(_version vf5)
	(_time 1762116449374 2025.11.02 17:47:29)
	(_source(\../src/Tp9.vhd\))
	(_parameters tan)
	(_code c7c59093c590c0d0c7c5de9c96c194c1cec1c4c1c6)
	(_ent
		(_time 1762115279714)
	)
	(_comp
		(Controller
			(_object
				(_port(_int STB -1 0 26(_ent (_in))))
				(_port(_int CLK -1 0 26(_ent (_in))))
				(_port(_int LSB -1 0 26(_ent (_in))))
				(_port(_int Stop -1 0 26(_ent (_in))))
				(_port(_int Init -1 0 27(_ent (_out))))
				(_port(_int Shift -1 0 27(_ent (_out))))
				(_port(_int Add -1 0 27(_ent (_out))))
				(_port(_int Done -1 0 27(_ent (_out))))
			)
		)
		(ShiftN
			(_object
				(_port(_int CLK -1 0 14(_ent (_in))))
				(_port(_int CLR -1 0 15(_ent (_in))))
				(_port(_int LD -1 0 16(_ent (_in))))
				(_port(_int SH -1 0 17(_ent (_in))))
				(_port(_int DIR -1 0 18(_ent (_in))))
				(_type(_int ~BIT_VECTOR~13 0 19(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int D 4 0 19(_ent (_in))))
				(_type(_int ~BIT_VECTOR~131 0 20(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int Q 5 0 20(_ent (_out))))
			)
		)
		(Adder8
			(_object
				(_port(_int A 2 0 32(_ent (_in))))
				(_port(_int B 2 0 32(_ent (_in))))
				(_port(_int Cin -1 0 33(_ent (_in))))
				(_port(_int Cout -1 0 34(_ent (_out))))
				(_port(_int Sum 2 0 35(_ent (_out))))
			)
		)
	)
	(_inst FSM 0 53(_comp Controller)
		(_port
			((STB)(STB))
			((CLK)(Clk))
			((LSB)(LSB))
			((Stop)(Stop))
			((Init)(Init))
			((Shift)(Shift))
			((Add)(Add))
			((Done)(Done))
		)
		(_use(_ent . Controller)
		)
	)
	(_inst R_SRB 0 54(_comp ShiftN)
		(_port
			((CLK)(Clk))
			((CLR)((i 0)))
			((LD)(Init))
			((SH)(Shift))
			((DIR)((i 1)))
			((D)(B))
			((Q)(Q_SRB))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst R_SRA 0 55(_comp ShiftN)
		(_port
			((CLK)(Clk))
			((CLR)((i 0)))
			((LD)(Init))
			((SH)(Shift))
			((DIR)((i 0)))
			((D)(A))
			((Q)(Q_SRA))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst ADDER 0 56(_comp Adder8)
		(_port
			((A)(Q_SRB))
			((B)(Result))
			((Cin)((i 0)))
			((Cout)(_open))
			((Sum)(AdderRes))
		)
		(_use(_ent . Adder8)
			(_port
				((A)(A))
				((B)(B))
				((Cin)(Cin))
				((Cout)(Cout))
				((Sum)(Sum))
			)
		)
	)
	(_inst ACC 0 57(_comp ShiftN)
		(_port
			((CLK)(Clk))
			((CLR)(Init))
			((LD)(Add))
			((SH)((i 0)))
			((DIR)((i 0)))
			((D)(AdderRes))
			((Q)(Result))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_block AsignacionSignals 0 59
		(_object
			(_prcs
				(line__63(_arch 0 0 63(_assignment(_alias((LSB)(Q_SRA(0))))(_trgt(6))(_sens(13(0))))))
				(line__64(_arch 1 0 64(_assignment(_trgt(7))(_sens(13(0))(13(1))(13(2))(13(3))(13(4))(13(5))(13(6))(13(7))))))
			)
		)
	)
	(_object
		(_port(_int Clk -1 0 3(_ent(_in))))
		(_type(_int ~BIT_VECTOR{3~downto~0}~12 0 4(_array -1((_dto i 3 i 0)))))
		(_port(_int A 0 0 4(_ent(_in))))
		(_port(_int B 0 0 4(_ent(_in))))
		(_port(_int STB -1 0 5(_ent(_in))))
		(_port(_int Done -1 0 6(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int Result 1 0 7(_ent(_inout))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 32(_array -1((_dto i 7 i 0)))))
		(_sig(_int LSB -1 0 48(_arch(_uni))))
		(_sig(_int Stop -1 0 48(_arch(_uni))))
		(_sig(_int Shift -1 0 48(_arch(_uni))))
		(_sig(_int Init -1 0 48(_arch(_uni))))
		(_sig(_int Add -1 0 48(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~133 0 49(_array -1((_dto i 7 i 0)))))
		(_sig(_int AdderRes 3 0 49(_arch(_uni))))
		(_sig(_int Q_SRB 3 0 49(_arch(_uni))))
		(_sig(_int Q_SRA 3 0 49(_arch(_uni))))
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . funcional 2 -1)
)
I 000050 55 1679          1762116449379 Testbench
(_unit VHDL(test_driver 0 72(testbench 0 75))
	(_version vf5)
	(_time 1762116449380 2025.11.02 17:47:29)
	(_source(\../src/Tp9.vhd\))
	(_parameters tan)
	(_code c7c4c092c59190d0c1c7819d92c0c5c1cec0c1c1c2)
	(_ent
		(_time 1762114956191)
	)
	(_comp
		(Multiplicador
			(_object
				(_port(_int Clk -1 0 82(_ent (_in))))
				(_port(_int A 2 0 83(_ent (_in))))
				(_port(_int B 2 0 83(_ent (_in))))
				(_port(_int STB -1 0 84(_ent (_in))))
				(_port(_int Done -1 0 85(_ent (_out))))
				(_port(_int Result 3 0 86(_ent (_inout))))
			)
		)
	)
	(_inst UUT 0 91(_comp Multiplicador)
		(_port
			((Clk)(Clk))
			((A)(A))
			((B)(B))
			((STB)(STB))
			((Done)(Done))
			((Result)(Result))
		)
		(_use(_ent . Multiplicador)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{3~downto~0}~13 0 76(_array -1((_dto i 3 i 0)))))
		(_sig(_int A 0 0 76(_arch(_uni))))
		(_sig(_int B 0 0 76(_arch(_uni))))
		(_sig(_int STB -1 0 77(_arch(_uni))))
		(_sig(_int Done -1 0 77(_arch(_uni))))
		(_sig(_int Clk -1 0 77(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 78(_array -1((_dto i 7 i 0)))))
		(_sig(_int Result 1 0 78(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{3~downto~0}~132 0 83(_array -1((_dto i 3 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 86(_array -1((_dto i 7 i 0)))))
		(_prcs
			(line__89(_arch 0 0 89(_assignment(_trgt(0)))))
			(line__90(_arch 1 0 90(_assignment(_trgt(1)))))
			(Inicio(_arch 2 0 92(_prcs(_wait_for)(_trgt(2)))))
			(Clock(_arch 3 0 99(_prcs(_wait_for)(_trgt(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(1)
		(65536)
	)
	(_model . Testbench 4 -1)
)
I 000047 55 976           1762116836277 prueba
(_unit VHDL(simple 0 2(prueba 0 5))
	(_version vf5)
	(_time 1762116836278 2025.11.02 17:53:56)
	(_source(\../src/simple.vhd\))
	(_parameters tan)
	(_code 21247025297621362023627b752622272827752621)
	(_ent
		(_time 1756325127014)
	)
	(_object
		(_type(_int ~STRING~13 0 6(_array -1((_to i 1 i 11)))))
		(_cnst(_int mensaje 0 0 6(_arch(_string \"hola, mundo"\))))
		(_sig(_int canal -1 0 7(_arch(_uni((i 32))))))
		(_var(_int linea -2 0 10(_prcs 0)))
		(_var(_int dummy -3 0 11(_prcs 0)))
		(_prcs
			(p1(_arch 0 0 9(_prcs(_wait_for)(_trgt(0))(_mon))))
		)
		(_subprogram
			(_ext WRITE(1 21))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext std.TEXTIO.LINE(1 LINE)))
		(_type(_ext std.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext std.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext std.TEXTIO.TEXT(1 TEXT)))
		(_var(_ext std.TEXTIO.OUTPUT(1 OUTPUT)))
	)
	(_use(std(standard))(std(TEXTIO)))
	(_model . prueba 1 -1)
)
I 000053 55 1456          1762116836293 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 1 4))
	(_version vf5)
	(_time 1762116836294 2025.11.02 17:53:56)
	(_source(\../src/practica2.vhd\(\../src/Tp2.vhd\)))
	(_parameters tan)
	(_code 31356734366663273466276b663735373737373735)
	(_ent
		(_time 1756945109009)
	)
	(_object
		(_port(_int Preset -1 0 3(_ent(_in))))
		(_port(_int Clear -1 0 4(_ent(_in))))
		(_port(_int Clock -1 0 5(_ent(_in))))
		(_port(_int Data -1 0 6(_ent(_in))))
		(_port(_int Q -1 0 7(_ent(_out))))
		(_port(_int QBar -1 0 8(_ent(_out))))
		(_sig(_int A -1 1 6(_arch(_uni))))
		(_sig(_int B -1 1 6(_arch(_uni))))
		(_sig(_int C -1 1 6(_arch(_uni))))
		(_sig(_int D -1 1 6(_arch(_uni))))
		(_sig(_int Qint -1 1 7(_arch(_uni))))
		(_sig(_int QbarInt -1 1 7(_arch(_uni))))
		(_prcs
			(line__10(_arch 0 1 10(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__11(_arch 1 1 11(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__12(_arch 2 1 12(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__13(_arch 3 1 13(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__14(_arch 4 1 14(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__15(_arch 5 1 15(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__16(_arch 6 1 16(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__17(_arch 7 1 17(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000047 55 1572          1762116836299 Driver
(_unit VHDL(test_dff 0 35(driver 1 23))
	(_version vf5)
	(_time 1762116836300 2025.11.02 17:53:56)
	(_source(\../src/practica2.vhd\(\../src/Tp2.vhd\)))
	(_parameters tan)
	(_code 31346734356766263161776b643737373736353734)
	(_ent
		(_time 1757604784042)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 1 26(_ent (_in))))
				(_port(_int Clear -1 1 26(_ent (_in))))
				(_port(_int Clock -1 1 26(_ent (_in))))
				(_port(_int Data -1 1 26(_ent (_in))))
				(_port(_int Q -1 1 27(_ent (_out))))
				(_port(_int Qbar -1 1 27(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 45(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(QBar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 1 34(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 1 34(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 1 35(_arch(_uni))))
		(_sig(_int Data -1 1 35(_arch(_uni))))
		(_sig(_int Q -1 1 35(_arch(_uni))))
		(_sig(_int QBar -1 1 35(_arch(_uni))))
		(_cnst(_int Tsetup -2 1 40(_arch((ps 4652007308841189376)))))
		(_cnst(_int Thold -2 1 41(_arch((ps 4652007308841189376)))))
		(_cnst(_int TClk -2 1 42(_arch((ps 4656519704561582080)))))
		(_cnst(_int \TClk/2\ -2 1 0(_int gms(_code 2))))
		(_prcs
			(ClockGen(_arch 0 1 51(_prcs(_wait_for)(_trgt(2)))))
			(Stimulus(_arch 1 1 62(_prcs(_wait_for)(_trgt(1)(3))(_sens(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
	)
	(_use(std(standard)))
	(_model . Driver 3 -1)
)
I 000051 55 2526          1762116836315 Estructura
(_unit VHDL(latch8 0 5(estructura 0 15))
	(_version vf5)
	(_time 1762116836316 2025.11.02 17:53:56)
	(_source(\../src/Tp3.vhd\))
	(_parameters tan)
	(_code 41454043411711574047591e184712474046454742)
	(_ent
		(_time 1757617207297)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 18(_ent (_in))))
				(_port(_int Clear -1 0 19(_ent (_in))))
				(_port(_int Clock -1 0 20(_ent (_in))))
				(_port(_int Data -1 0 21(_ent (_in))))
				(_port(_int Q -1 0 22(_ent (_out))))
				(_port(_int QBar -1 0 23(_ent (_out))))
			)
		)
	)
	(_inst F7 0 29(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(7)))
			((Q)(Q(7)))
			((QBar)(QBar(7)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F6 0 30(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(6)))
			((Q)(Q(6)))
			((QBar)(QBar(6)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F5 0 31(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(5)))
			((Q)(Q(5)))
			((QBar)(QBar(5)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F4 0 32(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(4)))
			((Q)(Q(4)))
			((QBar)(QBar(4)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F3 0 33(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(3)))
			((Q)(Q(3)))
			((QBar)(QBar(3)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F2 0 34(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(2)))
			((Q)(Q(2)))
			((QBar)(QBar(2)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F1 0 35(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(1)))
			((Q)(Q(1)))
			((QBar)(QBar(1)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F0 0 36(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(0)))
			((Q)(Q(0)))
			((QBar)(QBar(0)))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 7(_ent(_in))))
		(_port(_int Clk -1 0 8(_ent(_in))))
		(_port(_int Pre -1 0 9(_ent(_in))))
		(_port(_int Clr -1 0 10(_ent(_in))))
		(_port(_int Q 0 0 11(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 27(_array -1((_dto i 7 i 0)))))
		(_sig(_int QBar 1 0 27(_arch(_uni))))
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
)
I 000047 55 1425          1762116836321 Driver
(_unit VHDL(test_latch8 0 44(driver 0 47))
	(_version vf5)
	(_time 1762116836322 2025.11.02 17:53:56)
	(_source(\../src/Tp3.vhd\))
	(_parameters tan)
	(_code 41441743451716564641071b434740464547424749)
	(_ent
		(_time 1757617207303)
	)
	(_comp
		(Latch8
			(_object
				(_port(_int D 0 0 50(_ent (_in))))
				(_port(_int Clk -1 0 51(_ent (_in))))
				(_port(_int Pre -1 0 52(_ent (_in))))
				(_port(_int Clr -1 0 53(_ent (_in))))
				(_port(_int Q 0 0 54(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 61(_comp Latch8)
		(_port
			((D)(D))
			((Clk)(Clk))
			((Pre)(Pre))
			((Clr)(Clr))
			((Q)(Q))
		)
		(_use(_ent . Latch8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 50(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 0 58(_array -1((_dto i 7 i 0)))))
		(_sig(_int D 1 0 58(_arch(_uni))))
		(_sig(_int Q 1 0 58(_arch(_uni))))
		(_sig(_int Clk -1 0 59(_arch(_uni((i 1))))))
		(_sig(_int Pre -1 0 59(_arch(_uni((i 1))))))
		(_sig(_int Clr -1 0 59(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 64(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 0 64(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 0 63(_prcs(_wait_for)(_trgt(0)(2)(3)(4))(_mon)(_read(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16777216 16842752)
		(1684107084 1767982624 6579564)
	)
	(_model . Driver 1 -1)
)
I 000049 55 694           1762116836333 ecuacion
(_unit VHDL(fulladder 0 4(ecuacion 0 5))
	(_version vf5)
	(_time 1762116836334 2025.11.02 17:53:56)
	(_source(\../src/Tp4.vhd\))
	(_parameters tan)
	(_code 50540452550757460304410a055654565557525656)
	(_ent
		(_time 1760631855757)
	)
	(_object
		(_port(_int X -1 0 6(_ent(_in))))
		(_port(_int Y -1 0 6(_ent(_in))))
		(_port(_int Cin -1 0 6(_ent(_in))))
		(_port(_int Cout -1 0 7(_ent(_out))))
		(_port(_int Sum -1 0 7(_ent(_out))))
		(_prcs
			(line__7(_arch 0 0 7(_assignment(_trgt(4))(_sens(0)(1)(2)))))
			(line__8(_arch 1 0 8(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . ecuacion 2 -1)
)
I 000047 55 1536          1762116836339 driver
(_unit VHDL(test_sumador 0 15(driver 0 18))
	(_version vf5)
	(_time 1762116836340 2025.11.02 17:53:56)
	(_source(\../src/Tp4.vhd\))
	(_parameters tan)
	(_code 60653660653637776663263b326765663466616664)
	(_ent
		(_time 1760631980048)
	)
	(_comp
		(fulladder
			(_object
				(_port(_int X -1 0 20(_ent (_in))))
				(_port(_int Y -1 0 20(_ent (_in))))
				(_port(_int Cin -1 0 20(_ent (_in))))
				(_port(_int Cout -1 0 20(_ent (_out))))
				(_port(_int Sum -1 0 20(_ent (_out))))
			)
		)
	)
	(_inst uut 0 24(_comp fulladder)
		(_port
			((X)(X))
			((Y)(Y))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . fulladder)
		)
	)
	(_object
		(_sig(_int X -1 0 22(_arch(_uni))))
		(_sig(_int Y -1 0 22(_arch(_uni))))
		(_sig(_int Cin -1 0 22(_arch(_uni))))
		(_sig(_int Cout -1 0 22(_arch(_uni))))
		(_sig(_int Sum -1 0 22(_arch(_uni))))
		(_type(_int Entry 0 26(_record(X -1)(Y -1)(Cin -1)(Cout -1)(Sum -1))))
		(_type(_int Table 0 30(_array 0((_to i 0 i 7)))))
		(_cnst(_int Tabla 1 0 31(_prcs 0((((i 0))((i 0))((i 0))((i 0))((i 0)))(((i 0))((i 0))((i 1))((i 0))((i 1)))(((i 0))((i 1))((i 0))((i 0))((i 1)))(((i 0))((i 1))((i 1))((i 1))((i 0)))(((i 1))((i 0))((i 0))((i 0))((i 1)))(((i 1))((i 0))((i 1))((i 1))((i 0)))(((i 1))((i 1))((i 0))((i 1))((i 0)))(((i 1))((i 1))((i 1))((i 1))((i 1)))))))
		(_prcs
			(estimulo(_arch 0 0 25(_prcs(_trgt(0)(1)(2))(_mon)(_read(3)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . driver 1 -1)
)
I 000049 55 1300          1762116836363 Behavior
(_unit VHDL(shiftn 0 1(behavior 0 17))
	(_version vf5)
	(_time 1762116836364 2025.11.02 17:53:56)
	(_source(\../src/Tp6.vhd\))
	(_parameters tan)
	(_code 7075217178272d667426642a747773767876797676)
	(_ent
		(_time 1762105610433)
	)
	(_object
		(_port(_int CLK -1 0 3(_ent(_in)(_event))))
		(_port(_int CLR -1 0 4(_ent(_in))))
		(_port(_int LD -1 0 5(_ent(_in))))
		(_port(_int SH -1 0 6(_ent(_in))))
		(_port(_int DIR -1 0 7(_ent(_in))))
		(_type(_int ~BIT_VECTOR~12 0 8(_array -1((_uto i 0 i 2147483647)))))
		(_port(_int D 0 0 8(_ent(_in))))
		(_type(_int ~BIT_VECTOR~121 0 9(_array -1((_uto i 0 i 2147483647)))))
		(_port(_int Q 1 0 9(_ent(_out))))
		(_type(_int InBits 0 20(_scalar (_dto c 2 i 0))))
		(_type(_int OutBits 0 21(_scalar (_dto c 3 i 0))))
		(_type(_int ~BIT_VECTOR{Q'LENGTH-1~downto~0}~13 0 22(_array -1((_dto c 4 i 0)))))
		(_var(_int State 4 0 22(_prcs 1)))
		(_prcs
			(line__12(_ent 0 0 12(_assertion(_mon))))
			(Shifter(_arch 1 0 19(_prcs(_simple)(_trgt(6))(_sens(0)(1))(_read(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(1920233029 543253601 1869488196 1650811936 1702043749 1634541682 1629954163 1634231150 1970348071 1634476133 1818325792 543253609 81)
	)
	(_model . Behavior 5 -1)
)
I 000047 55 1572          1762116836375 Driver
(_unit VHDL(test_shiftn 0 47(driver 0 49))
	(_version vf5)
	(_time 1762116836376 2025.11.02 17:53:56)
	(_source(\../src/Tp6.vhd\))
	(_parameters tan)
	(_code 7f7a297e2c292868792c39242d797779767979787b)
	(_ent
		(_time 1762105610458)
	)
	(_comp
		(ShiftN
			(_object
				(_port(_int CLK -1 0 52(_ent (_in))))
				(_port(_int CLR -1 0 53(_ent (_in))))
				(_port(_int LD -1 0 54(_ent (_in))))
				(_port(_int SH -1 0 55(_ent (_in))))
				(_port(_int DIR -1 0 56(_ent (_in))))
				(_type(_int ~BIT_VECTOR~13 0 57(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int D 2 0 57(_ent (_in))))
				(_type(_int ~BIT_VECTOR~131 0 58(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int Q 3 0 58(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 67(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)(CLR))
			((LD)(LD))
			((SH)(SH))
			((DIR)(DIR))
			((D)(D))
			((Q)(Q))
		)
		(_use(_ent . ShiftN)
		)
	)
	(_object
		(_sig(_int CLK -1 0 62(_arch(_uni))))
		(_sig(_int CLR -1 0 62(_arch(_uni))))
		(_sig(_int LD -1 0 62(_arch(_uni))))
		(_sig(_int SH -1 0 62(_arch(_uni))))
		(_sig(_int DIR -1 0 62(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{1~to~4}~13 0 63(_array -1((_to i 1 i 4)))))
		(_sig(_int D 0 0 63(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{8~downto~1}~13 0 64(_array -1((_dto i 8 i 1)))))
		(_sig(_int Q 1 0 64(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 69(_prcs(_wait_for)(_trgt(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(65793)
	)
	(_model . Driver 1 -1)
)
I 000051 55 1865          1762116836395 Estructura
(_unit VHDL(adder8 0 1(estructura 0 5))
	(_version vf5)
	(_time 1762116836396 2025.11.02 17:53:56)
	(_source(\../src/Tp5.vhd\))
	(_parameters tan)
	(_code 9e9acd91cfc9ce889a918cc1c7989f989a989a989b)
	(_ent
		(_time 1762105504299)
	)
	(_comp
		(fulladder
			(_object
				(_port(_int X -1 0 7(_ent (_in))))
				(_port(_int Y -1 0 7(_ent (_in))))
				(_port(_int Cin -1 0 7(_ent (_in))))
				(_port(_int Cout -1 0 7(_ent (_out))))
				(_port(_int Sum -1 0 7(_ent (_out))))
			)
		)
	)
	(_generate Stages 0 11(_for 2 )
		(_generate LowBit 0 13(_if 1)
			(_inst FA 0 15(_comp fulladder)
				(_port
					((X)(A(0)))
					((Y)(B(0)))
					((Cin)(Cin))
					((Cout)(C(0)))
					((Sum)(Sum(0)))
				)
				(_use(_ent . fulladder)
				)
			)
		)
		(_generate OtherBits 0 18(_if 2)
			(_inst FA 0 20(_comp fulladder)
				(_port
					((X)(A(_object 0)))
					((Y)(B(_object 0)))
					((Cin)(C(_index 3)))
					((Cout)(C(_object 0)))
					((Sum)(Sum(_object 0)))
				)
				(_use(_ent . fulladder)
				)
			)
		)
		(_object
			(_cnst(_int i 2 0 12(_arch)))
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 2(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 2(_ent(_in))))
		(_port(_int B 0 0 2(_ent(_in))))
		(_port(_int Cin -1 0 2(_ent(_in))))
		(_port(_int Cout -1 0 2(_ent(_out))))
		(_port(_int Sum 0 0 2(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 9(_array -1((_dto i 7 i 0)))))
		(_sig(_int C 1 0 9(_arch(_uni))))
		(_type(_int ~INTEGER~range~7~downto~0~13 0 12(_scalar (_dto i 7 i 0))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_alias((Cout)(C(7))))(_trgt(3))(_sens(5(7))))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Estructura 4 -1)
)
I 000047 55 1376          1762116836401 Driver
(_unit VHDL(test_adder8 0 30(driver 0 32))
	(_version vf5)
	(_time 1762116836402 2025.11.02 17:53:56)
	(_source(\../src/Tp5.vhd\))
	(_parameters tan)
	(_code 9e9bc891cec8c9899b92d8c4ce989a989a989b999c)
	(_ent
		(_time 1762105504320)
	)
	(_comp
		(Adder8
			(_object
				(_port(_int A 0 0 34(_ent (_in))))
				(_port(_int B 0 0 34(_ent (_in))))
				(_port(_int Cin -1 0 34(_ent (_in))))
				(_port(_int Cout -1 0 34(_ent (_out))))
				(_port(_int Sum 0 0 34(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 39(_comp Adder8)
		(_port
			((A)(A))
			((B)(B))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . Adder8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 34(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 0 36(_array -1((_dto i 7 i 0)))))
		(_sig(_int A 1 0 36(_arch(_uni))))
		(_sig(_int B 1 0 36(_arch(_uni))))
		(_sig(_int Sum 1 0 36(_arch(_uni))))
		(_sig(_int Cin -1 0 37(_arch(_uni((i 0))))))
		(_sig(_int Cout -1 0 37(_arch(_uni((i 0))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 41(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 0 41(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 0 40(_prcs(_wait_for)(_trgt(0)(1))(_read(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(0 0)
		(0 16777216)
	)
	(_model . Driver 1 -1)
)
I 000044 55 1158          1762116836415 FSM
(_unit VHDL(controller 0 1(fsm 0 8))
	(_version vf5)
	(_time 1762116836416 2025.11.02 17:53:56)
	(_source(\../src/Tp7.vhd\))
	(_parameters tan)
	(_code aeaafff9adf9afb9a9a9bcf4a9a8fda8fda8aba9ac)
	(_ent
		(_time 1762105724364)
	)
	(_object
		(_port(_int STB -1 0 3(_ent(_in))))
		(_port(_int CLK -1 0 3(_ent(_in)(_event))))
		(_port(_int LSB -1 0 3(_ent(_in))))
		(_port(_int Stop -1 0 3(_ent(_in))))
		(_port(_int Init -1 0 4(_ent(_out))))
		(_port(_int Shift -1 0 4(_ent(_out))))
		(_port(_int Add -1 0 4(_ent(_out))))
		(_port(_int Done -1 0 4(_ent(_out))))
		(_type(_int States 0 9(_enum1 InitS CheckS AddS ShiftS EndS (_to i 0 i 4))))
		(_sig(_int State 0 0 10(_arch(_uni((i 4))))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(4))(_sens(8)))))
			(line__15(_arch 1 0 15(_assignment(_trgt(6))(_sens(8)))))
			(line__16(_arch 2 0 16(_assignment(_trgt(5))(_sens(8)))))
			(line__17(_arch 3 0 17(_assignment(_trgt(7))(_sens(8)))))
			(StateMachine(_arch 4 0 20(_prcs(_trgt(8))(_sens(1)(0)(2)(3)(8))(_dssslsensitivity 1))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . FSM 5 -1)
)
I 000047 55 1744          1762116836426 Driver
(_unit VHDL(test_controller 0 53(driver 0 55))
	(_version vf5)
	(_time 1762116836427 2025.11.02 17:53:56)
	(_source(\../src/Tp7.vhd\))
	(_parameters tan)
	(_code bebbe8eaeee8e9a9b8bcf8e4ecb8e8b8ebb9bab9bc)
	(_ent
		(_time 1762105724375)
	)
	(_comp
		(Controller
			(_object
				(_port(_int STB -1 0 58(_ent (_in))))
				(_port(_int CLK -1 0 58(_ent (_in))))
				(_port(_int LSB -1 0 58(_ent (_in))))
				(_port(_int Stop -1 0 58(_ent (_in))))
				(_port(_int Init -1 0 59(_ent (_out))))
				(_port(_int Shift -1 0 59(_ent (_out))))
				(_port(_int Add -1 0 59(_ent (_out))))
				(_port(_int Done -1 0 59(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 67(_comp Controller)
		(_port
			((STB)(STB))
			((CLK)(CLK))
			((LSB)(LSB))
			((Stop)(Stop))
			((Init)(Init))
			((Shift)(Shift))
			((Add)(Add))
			((Done)(Done))
		)
		(_use(_ent . Controller)
		)
	)
	(_object
		(_sig(_int STB -1 0 63(_arch(_uni))))
		(_sig(_int LSB -1 0 63(_arch(_uni))))
		(_sig(_int Done -1 0 63(_arch(_uni))))
		(_sig(_int Init -1 0 63(_arch(_uni))))
		(_sig(_int Shift -1 0 63(_arch(_uni))))
		(_sig(_int Add -1 0 63(_arch(_uni))))
		(_sig(_int Stop -1 0 63(_arch(_uni))))
		(_sig(_int CLK -1 0 64(_arch(_uni((i 1)))(_event))))
		(_sig(_int ENA -1 0 64(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 73(_array -1((_dto i 7 i 0)))))
		(_var(_int Val 0 0 73(_prcs 2)))
		(_prcs
			(Clock(_arch 0 0 69(_assignment(_trgt(7))(_sens(7)(8)))))
			(Enable(_arch 1 0 70(_assignment(_trgt(8)))))
			(Stimulus(_arch 2 0 72(_prcs(_trgt(0)(1)(6))(_sens(7))(_read(2)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16843008 16777472)
	)
	(_model . Driver 3 -1)
)
I 000050 55 4162          1762116836445 funcional
(_unit VHDL(multiplicador 0 1(funcional 0 10))
	(_version vf5)
	(_time 1762116836446 2025.11.02 17:53:56)
	(_source(\../src/Tp9.vhd\))
	(_parameters tan)
	(_code cdc9cb999c9acadacdcfd4969ccb9ecbc4cbcecbcc)
	(_ent
		(_time 1762115279714)
	)
	(_comp
		(Controller
			(_object
				(_port(_int STB -1 0 26(_ent (_in))))
				(_port(_int CLK -1 0 26(_ent (_in))))
				(_port(_int LSB -1 0 26(_ent (_in))))
				(_port(_int Stop -1 0 26(_ent (_in))))
				(_port(_int Init -1 0 27(_ent (_out))))
				(_port(_int Shift -1 0 27(_ent (_out))))
				(_port(_int Add -1 0 27(_ent (_out))))
				(_port(_int Done -1 0 27(_ent (_out))))
			)
		)
		(ShiftN
			(_object
				(_port(_int CLK -1 0 14(_ent (_in))))
				(_port(_int CLR -1 0 15(_ent (_in))))
				(_port(_int LD -1 0 16(_ent (_in))))
				(_port(_int SH -1 0 17(_ent (_in))))
				(_port(_int DIR -1 0 18(_ent (_in))))
				(_type(_int ~BIT_VECTOR~13 0 19(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int D 4 0 19(_ent (_in))))
				(_type(_int ~BIT_VECTOR~131 0 20(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int Q 5 0 20(_ent (_out))))
			)
		)
		(Adder8
			(_object
				(_port(_int A 2 0 32(_ent (_in))))
				(_port(_int B 2 0 32(_ent (_in))))
				(_port(_int Cin -1 0 33(_ent (_in))))
				(_port(_int Cout -1 0 34(_ent (_out))))
				(_port(_int Sum 2 0 35(_ent (_out))))
			)
		)
	)
	(_inst FSM 0 53(_comp Controller)
		(_port
			((STB)(STB))
			((CLK)(Clk))
			((LSB)(LSB))
			((Stop)(Stop))
			((Init)(Init))
			((Shift)(Shift))
			((Add)(Add))
			((Done)(Done))
		)
		(_use(_ent . Controller)
		)
	)
	(_inst R_SRB 0 54(_comp ShiftN)
		(_port
			((CLK)(Clk))
			((CLR)((i 0)))
			((LD)(Init))
			((SH)(Shift))
			((DIR)((i 1)))
			((D)(B))
			((Q)(Q_SRB))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst R_SRA 0 55(_comp ShiftN)
		(_port
			((CLK)(Clk))
			((CLR)((i 0)))
			((LD)(Init))
			((SH)(Shift))
			((DIR)((i 0)))
			((D)(A))
			((Q)(Q_SRA))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst ADDER 0 56(_comp Adder8)
		(_port
			((A)(Q_SRB))
			((B)(Result))
			((Cin)((i 0)))
			((Cout)(_open))
			((Sum)(AdderRes))
		)
		(_use(_ent . Adder8)
			(_port
				((A)(A))
				((B)(B))
				((Cin)(Cin))
				((Cout)(Cout))
				((Sum)(Sum))
			)
		)
	)
	(_inst ACC 0 57(_comp ShiftN)
		(_port
			((CLK)(Clk))
			((CLR)(Init))
			((LD)(Add))
			((SH)((i 0)))
			((DIR)((i 0)))
			((D)(AdderRes))
			((Q)(Result))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_block AsignacionSignals 0 59
		(_object
			(_prcs
				(line__63(_arch 0 0 63(_assignment(_alias((LSB)(Q_SRA(0))))(_trgt(6))(_sens(13(0))))))
				(line__64(_arch 1 0 64(_assignment(_trgt(7))(_sens(13(0))(13(1))(13(2))(13(3))(13(4))(13(5))(13(6))(13(7))))))
			)
		)
	)
	(_object
		(_port(_int Clk -1 0 3(_ent(_in))))
		(_type(_int ~BIT_VECTOR{3~downto~0}~12 0 4(_array -1((_dto i 3 i 0)))))
		(_port(_int A 0 0 4(_ent(_in))))
		(_port(_int B 0 0 4(_ent(_in))))
		(_port(_int STB -1 0 5(_ent(_in))))
		(_port(_int Done -1 0 6(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int Result 1 0 7(_ent(_inout))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 32(_array -1((_dto i 7 i 0)))))
		(_sig(_int LSB -1 0 48(_arch(_uni))))
		(_sig(_int Stop -1 0 48(_arch(_uni))))
		(_sig(_int Shift -1 0 48(_arch(_uni))))
		(_sig(_int Init -1 0 48(_arch(_uni))))
		(_sig(_int Add -1 0 48(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~133 0 49(_array -1((_dto i 7 i 0)))))
		(_sig(_int AdderRes 3 0 49(_arch(_uni))))
		(_sig(_int Q_SRB 3 0 49(_arch(_uni))))
		(_sig(_int Q_SRA 3 0 49(_arch(_uni))))
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . funcional 2 -1)
)
I 000050 55 1686          1762116836451 Testbench
(_unit VHDL(test_driver 0 72(testbench 0 75))
	(_version vf5)
	(_time 1762116836452 2025.11.02 17:53:56)
	(_source(\../src/Tp9.vhd\))
	(_parameters tan)
	(_code cdc89b989c9b9adacbcd8b9798cacfcbc4cacbcbc8)
	(_ent
		(_time 1762114956191)
	)
	(_comp
		(Multiplicador
			(_object
				(_port(_int Clk -1 0 82(_ent (_in))))
				(_port(_int A 2 0 83(_ent (_in))))
				(_port(_int B 2 0 83(_ent (_in))))
				(_port(_int STB -1 0 84(_ent (_in))))
				(_port(_int Done -1 0 85(_ent (_out))))
				(_port(_int Result 3 0 86(_ent (_inout))))
			)
		)
	)
	(_inst UUT 0 91(_comp Multiplicador)
		(_port
			((Clk)(Clk))
			((A)(A))
			((B)(B))
			((STB)(STB))
			((Done)(Done))
			((Result)(Result))
		)
		(_use(_ent . Multiplicador)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{3~downto~0}~13 0 76(_array -1((_dto i 3 i 0)))))
		(_sig(_int A 0 0 76(_arch(_uni))))
		(_sig(_int B 0 0 76(_arch(_uni))))
		(_sig(_int STB -1 0 77(_arch(_uni))))
		(_sig(_int Done -1 0 77(_arch(_uni))))
		(_sig(_int Clk -1 0 77(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 78(_array -1((_dto i 7 i 0)))))
		(_sig(_int Result 1 0 78(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{3~downto~0}~132 0 83(_array -1((_dto i 3 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 86(_array -1((_dto i 7 i 0)))))
		(_prcs
			(line__89(_arch 0 0 89(_assignment(_trgt(0)))))
			(line__90(_arch 1 0 90(_assignment(_trgt(1)))))
			(Inicio(_arch 2 0 92(_prcs(_wait_for)(_trgt(2)))))
			(Clock(_arch 3 0 99(_prcs(_wait_for)(_trgt(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16777217)
		(65536)
	)
	(_model . Testbench 4 -1)
)
I 000047 55 976           1762116866630 prueba
(_unit VHDL(simple 0 2(prueba 0 5))
	(_version vf5)
	(_time 1762116866631 2025.11.02 17:54:26)
	(_source(\../src/simple.vhd\))
	(_parameters tan)
	(_code b9efbbedb9eeb9aeb8bbfae3edbebabfb0bfedbeb9)
	(_ent
		(_time 1756325127014)
	)
	(_object
		(_type(_int ~STRING~13 0 6(_array -1((_to i 1 i 11)))))
		(_cnst(_int mensaje 0 0 6(_arch(_string \"hola, mundo"\))))
		(_sig(_int canal -1 0 7(_arch(_uni((i 32))))))
		(_var(_int linea -2 0 10(_prcs 0)))
		(_var(_int dummy -3 0 11(_prcs 0)))
		(_prcs
			(p1(_arch 0 0 9(_prcs(_wait_for)(_trgt(0))(_mon))))
		)
		(_subprogram
			(_ext WRITE(1 21))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext std.TEXTIO.LINE(1 LINE)))
		(_type(_ext std.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext std.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext std.TEXTIO.TEXT(1 TEXT)))
		(_var(_ext std.TEXTIO.OUTPUT(1 OUTPUT)))
	)
	(_use(std(standard))(std(TEXTIO)))
	(_model . prueba 1 -1)
)
I 000053 55 1456          1762116866648 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 1 4))
	(_version vf5)
	(_time 1762116866649 2025.11.02 17:54:26)
	(_source(\../src/practica2.vhd\(\../src/Tp2.vhd\)))
	(_parameters tan)
	(_code c89fcd9dc69f9adecd9fde929fcecccecececececc)
	(_ent
		(_time 1756945109009)
	)
	(_object
		(_port(_int Preset -1 0 3(_ent(_in))))
		(_port(_int Clear -1 0 4(_ent(_in))))
		(_port(_int Clock -1 0 5(_ent(_in))))
		(_port(_int Data -1 0 6(_ent(_in))))
		(_port(_int Q -1 0 7(_ent(_out))))
		(_port(_int QBar -1 0 8(_ent(_out))))
		(_sig(_int A -1 1 6(_arch(_uni))))
		(_sig(_int B -1 1 6(_arch(_uni))))
		(_sig(_int C -1 1 6(_arch(_uni))))
		(_sig(_int D -1 1 6(_arch(_uni))))
		(_sig(_int Qint -1 1 7(_arch(_uni))))
		(_sig(_int QbarInt -1 1 7(_arch(_uni))))
		(_prcs
			(line__10(_arch 0 1 10(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__11(_arch 1 1 11(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__12(_arch 2 1 12(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__13(_arch 3 1 13(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__14(_arch 4 1 14(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__15(_arch 5 1 15(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__16(_arch 6 1 16(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__17(_arch 7 1 17(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000047 55 1572          1762116866654 Driver
(_unit VHDL(test_dff 0 35(driver 1 23))
	(_version vf5)
	(_time 1762116866655 2025.11.02 17:54:26)
	(_source(\../src/practica2.vhd\(\../src/Tp2.vhd\)))
	(_parameters tan)
	(_code c89ecd9dc59e9fdfc8988e929dcececececfcccecd)
	(_ent
		(_time 1757604784042)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 1 26(_ent (_in))))
				(_port(_int Clear -1 1 26(_ent (_in))))
				(_port(_int Clock -1 1 26(_ent (_in))))
				(_port(_int Data -1 1 26(_ent (_in))))
				(_port(_int Q -1 1 27(_ent (_out))))
				(_port(_int Qbar -1 1 27(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 45(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(QBar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 1 34(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 1 34(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 1 35(_arch(_uni))))
		(_sig(_int Data -1 1 35(_arch(_uni))))
		(_sig(_int Q -1 1 35(_arch(_uni))))
		(_sig(_int QBar -1 1 35(_arch(_uni))))
		(_cnst(_int Tsetup -2 1 40(_arch((ps 4652007308841189376)))))
		(_cnst(_int Thold -2 1 41(_arch((ps 4652007308841189376)))))
		(_cnst(_int TClk -2 1 42(_arch((ps 4656519704561582080)))))
		(_cnst(_int \TClk/2\ -2 1 0(_int gms(_code 2))))
		(_prcs
			(ClockGen(_arch 0 1 51(_prcs(_wait_for)(_trgt(2)))))
			(Stimulus(_arch 1 1 62(_prcs(_wait_for)(_trgt(1)(3))(_sens(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
	)
	(_use(std(standard)))
	(_model . Driver 3 -1)
)
I 000051 55 2526          1762116866670 Estructura
(_unit VHDL(latch8 0 5(estructura 0 15))
	(_version vf5)
	(_time 1762116866671 2025.11.02 17:54:26)
	(_source(\../src/Tp3.vhd\))
	(_parameters tan)
	(_code d88f8a8ad18e88ced9dec08781de8bded9dfdcdedb)
	(_ent
		(_time 1757617207297)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 18(_ent (_in))))
				(_port(_int Clear -1 0 19(_ent (_in))))
				(_port(_int Clock -1 0 20(_ent (_in))))
				(_port(_int Data -1 0 21(_ent (_in))))
				(_port(_int Q -1 0 22(_ent (_out))))
				(_port(_int QBar -1 0 23(_ent (_out))))
			)
		)
	)
	(_inst F7 0 29(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(7)))
			((Q)(Q(7)))
			((QBar)(QBar(7)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F6 0 30(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(6)))
			((Q)(Q(6)))
			((QBar)(QBar(6)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F5 0 31(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(5)))
			((Q)(Q(5)))
			((QBar)(QBar(5)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F4 0 32(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(4)))
			((Q)(Q(4)))
			((QBar)(QBar(4)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F3 0 33(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(3)))
			((Q)(Q(3)))
			((QBar)(QBar(3)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F2 0 34(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(2)))
			((Q)(Q(2)))
			((QBar)(QBar(2)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F1 0 35(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(1)))
			((Q)(Q(1)))
			((QBar)(QBar(1)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F0 0 36(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(0)))
			((Q)(Q(0)))
			((QBar)(QBar(0)))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 7(_ent(_in))))
		(_port(_int Clk -1 0 8(_ent(_in))))
		(_port(_int Pre -1 0 9(_ent(_in))))
		(_port(_int Clr -1 0 10(_ent(_in))))
		(_port(_int Q 0 0 11(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 27(_array -1((_dto i 7 i 0)))))
		(_sig(_int QBar 1 0 27(_arch(_uni))))
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
)
I 000047 55 1425          1762116866676 Driver
(_unit VHDL(test_latch8 0 44(driver 0 47))
	(_version vf5)
	(_time 1762116866677 2025.11.02 17:54:26)
	(_source(\../src/Tp3.vhd\))
	(_parameters tan)
	(_code d88edd8ad58e8fcfdfd89e82daded9dfdcdedbded0)
	(_ent
		(_time 1757617207303)
	)
	(_comp
		(Latch8
			(_object
				(_port(_int D 0 0 50(_ent (_in))))
				(_port(_int Clk -1 0 51(_ent (_in))))
				(_port(_int Pre -1 0 52(_ent (_in))))
				(_port(_int Clr -1 0 53(_ent (_in))))
				(_port(_int Q 0 0 54(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 61(_comp Latch8)
		(_port
			((D)(D))
			((Clk)(Clk))
			((Pre)(Pre))
			((Clr)(Clr))
			((Q)(Q))
		)
		(_use(_ent . Latch8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 50(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 0 58(_array -1((_dto i 7 i 0)))))
		(_sig(_int D 1 0 58(_arch(_uni))))
		(_sig(_int Q 1 0 58(_arch(_uni))))
		(_sig(_int Clk -1 0 59(_arch(_uni((i 1))))))
		(_sig(_int Pre -1 0 59(_arch(_uni((i 1))))))
		(_sig(_int Clr -1 0 59(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 64(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 0 64(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 0 63(_prcs(_wait_for)(_trgt(0)(2)(3)(4))(_mon)(_read(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16777216 16842752)
		(1684107084 1767982624 6579564)
	)
	(_model . Driver 1 -1)
)
I 000049 55 694           1762116866688 ecuacion
(_unit VHDL(fulladder 0 4(ecuacion 0 5))
	(_version vf5)
	(_time 1762116866689 2025.11.02 17:54:26)
	(_source(\../src/Tp4.vhd\))
	(_parameters tan)
	(_code e8bfefbae5bfeffebbbcf9b2bdeeeceeedefeaeeee)
	(_ent
		(_time 1760631855757)
	)
	(_object
		(_port(_int X -1 0 6(_ent(_in))))
		(_port(_int Y -1 0 6(_ent(_in))))
		(_port(_int Cin -1 0 6(_ent(_in))))
		(_port(_int Cout -1 0 7(_ent(_out))))
		(_port(_int Sum -1 0 7(_ent(_out))))
		(_prcs
			(line__7(_arch 0 0 7(_assignment(_trgt(4))(_sens(0)(1)(2)))))
			(line__8(_arch 1 0 8(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . ecuacion 2 -1)
)
I 000047 55 1536          1762116866694 driver
(_unit VHDL(test_sumador 0 15(driver 0 18))
	(_version vf5)
	(_time 1762116866695 2025.11.02 17:54:26)
	(_source(\../src/Tp4.vhd\))
	(_parameters tan)
	(_code e8beedbbe5bebfffeeebaeb3baefedeebceee9eeec)
	(_ent
		(_time 1760631980048)
	)
	(_comp
		(fulladder
			(_object
				(_port(_int X -1 0 20(_ent (_in))))
				(_port(_int Y -1 0 20(_ent (_in))))
				(_port(_int Cin -1 0 20(_ent (_in))))
				(_port(_int Cout -1 0 20(_ent (_out))))
				(_port(_int Sum -1 0 20(_ent (_out))))
			)
		)
	)
	(_inst uut 0 24(_comp fulladder)
		(_port
			((X)(X))
			((Y)(Y))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . fulladder)
		)
	)
	(_object
		(_sig(_int X -1 0 22(_arch(_uni))))
		(_sig(_int Y -1 0 22(_arch(_uni))))
		(_sig(_int Cin -1 0 22(_arch(_uni))))
		(_sig(_int Cout -1 0 22(_arch(_uni))))
		(_sig(_int Sum -1 0 22(_arch(_uni))))
		(_type(_int Entry 0 26(_record(X -1)(Y -1)(Cin -1)(Cout -1)(Sum -1))))
		(_type(_int Table 0 30(_array 0((_to i 0 i 7)))))
		(_cnst(_int Tabla 1 0 31(_prcs 0((((i 0))((i 0))((i 0))((i 0))((i 0)))(((i 0))((i 0))((i 1))((i 0))((i 1)))(((i 0))((i 1))((i 0))((i 0))((i 1)))(((i 0))((i 1))((i 1))((i 1))((i 0)))(((i 1))((i 0))((i 0))((i 0))((i 1)))(((i 1))((i 0))((i 1))((i 1))((i 0)))(((i 1))((i 1))((i 0))((i 1))((i 0)))(((i 1))((i 1))((i 1))((i 1))((i 1)))))))
		(_prcs
			(estimulo(_arch 0 0 25(_prcs(_trgt(0)(1)(2))(_mon)(_read(3)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . driver 1 -1)
)
I 000049 55 1300          1762116866719 Behavior
(_unit VHDL(shiftn 0 1(behavior 0 17))
	(_version vf5)
	(_time 1762116866720 2025.11.02 17:54:26)
	(_source(\../src/Tp6.vhd\))
	(_parameters tan)
	(_code 0751060108505a110351135d030004010f010e0101)
	(_ent
		(_time 1762105610433)
	)
	(_object
		(_port(_int CLK -1 0 3(_ent(_in)(_event))))
		(_port(_int CLR -1 0 4(_ent(_in))))
		(_port(_int LD -1 0 5(_ent(_in))))
		(_port(_int SH -1 0 6(_ent(_in))))
		(_port(_int DIR -1 0 7(_ent(_in))))
		(_type(_int ~BIT_VECTOR~12 0 8(_array -1((_uto i 0 i 2147483647)))))
		(_port(_int D 0 0 8(_ent(_in))))
		(_type(_int ~BIT_VECTOR~121 0 9(_array -1((_uto i 0 i 2147483647)))))
		(_port(_int Q 1 0 9(_ent(_out))))
		(_type(_int InBits 0 20(_scalar (_dto c 2 i 0))))
		(_type(_int OutBits 0 21(_scalar (_dto c 3 i 0))))
		(_type(_int ~BIT_VECTOR{Q'LENGTH-1~downto~0}~13 0 22(_array -1((_dto c 4 i 0)))))
		(_var(_int State 4 0 22(_prcs 1)))
		(_prcs
			(line__12(_ent 0 0 12(_assertion(_mon))))
			(Shifter(_arch 1 0 19(_prcs(_simple)(_trgt(6))(_sens(0)(1))(_read(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(1920233029 543253601 1869488196 1650811936 1702043749 1634541682 1629954163 1634231150 1970348071 1634476133 1818325792 543253609 81)
	)
	(_model . Behavior 5 -1)
)
I 000047 55 1572          1762116866732 Driver
(_unit VHDL(test_shiftn 0 47(driver 0 49))
	(_version vf5)
	(_time 1762116866733 2025.11.02 17:54:26)
	(_source(\../src/Tp6.vhd\))
	(_parameters tan)
	(_code 17411110154140001144514c45111f111e11111013)
	(_ent
		(_time 1762105610458)
	)
	(_comp
		(ShiftN
			(_object
				(_port(_int CLK -1 0 52(_ent (_in))))
				(_port(_int CLR -1 0 53(_ent (_in))))
				(_port(_int LD -1 0 54(_ent (_in))))
				(_port(_int SH -1 0 55(_ent (_in))))
				(_port(_int DIR -1 0 56(_ent (_in))))
				(_type(_int ~BIT_VECTOR~13 0 57(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int D 2 0 57(_ent (_in))))
				(_type(_int ~BIT_VECTOR~131 0 58(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int Q 3 0 58(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 67(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)(CLR))
			((LD)(LD))
			((SH)(SH))
			((DIR)(DIR))
			((D)(D))
			((Q)(Q))
		)
		(_use(_ent . ShiftN)
		)
	)
	(_object
		(_sig(_int CLK -1 0 62(_arch(_uni))))
		(_sig(_int CLR -1 0 62(_arch(_uni))))
		(_sig(_int LD -1 0 62(_arch(_uni))))
		(_sig(_int SH -1 0 62(_arch(_uni))))
		(_sig(_int DIR -1 0 62(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{1~to~4}~13 0 63(_array -1((_to i 1 i 4)))))
		(_sig(_int D 0 0 63(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{8~downto~1}~13 0 64(_array -1((_dto i 8 i 1)))))
		(_sig(_int Q 1 0 64(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 69(_prcs(_wait_for)(_trgt(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(65793)
	)
	(_model . Driver 1 -1)
)
I 000051 55 1865          1762116866751 Estructura
(_unit VHDL(adder8 0 1(estructura 0 5))
	(_version vf5)
	(_time 1762116866752 2025.11.02 17:54:26)
	(_source(\../src/Tp5.vhd\))
	(_parameters tan)
	(_code 2671252224717630222934797f2027202220222023)
	(_ent
		(_time 1762105504299)
	)
	(_comp
		(fulladder
			(_object
				(_port(_int X -1 0 7(_ent (_in))))
				(_port(_int Y -1 0 7(_ent (_in))))
				(_port(_int Cin -1 0 7(_ent (_in))))
				(_port(_int Cout -1 0 7(_ent (_out))))
				(_port(_int Sum -1 0 7(_ent (_out))))
			)
		)
	)
	(_generate Stages 0 11(_for 2 )
		(_generate LowBit 0 13(_if 1)
			(_inst FA 0 15(_comp fulladder)
				(_port
					((X)(A(0)))
					((Y)(B(0)))
					((Cin)(Cin))
					((Cout)(C(0)))
					((Sum)(Sum(0)))
				)
				(_use(_ent . fulladder)
				)
			)
		)
		(_generate OtherBits 0 18(_if 2)
			(_inst FA 0 20(_comp fulladder)
				(_port
					((X)(A(_object 0)))
					((Y)(B(_object 0)))
					((Cin)(C(_index 3)))
					((Cout)(C(_object 0)))
					((Sum)(Sum(_object 0)))
				)
				(_use(_ent . fulladder)
				)
			)
		)
		(_object
			(_cnst(_int i 2 0 12(_arch)))
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 2(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 2(_ent(_in))))
		(_port(_int B 0 0 2(_ent(_in))))
		(_port(_int Cin -1 0 2(_ent(_in))))
		(_port(_int Cout -1 0 2(_ent(_out))))
		(_port(_int Sum 0 0 2(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 9(_array -1((_dto i 7 i 0)))))
		(_sig(_int C 1 0 9(_arch(_uni))))
		(_type(_int ~INTEGER~range~7~downto~0~13 0 12(_scalar (_dto i 7 i 0))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_alias((Cout)(C(7))))(_trgt(3))(_sens(5(7))))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Estructura 4 -1)
)
I 000047 55 1376          1762116866757 Driver
(_unit VHDL(test_adder8 0 30(driver 0 32))
	(_version vf5)
	(_time 1762116866758 2025.11.02 17:54:26)
	(_source(\../src/Tp5.vhd\))
	(_parameters tan)
	(_code 2670202225707131232a607c762022202220232124)
	(_ent
		(_time 1762105504320)
	)
	(_comp
		(Adder8
			(_object
				(_port(_int A 0 0 34(_ent (_in))))
				(_port(_int B 0 0 34(_ent (_in))))
				(_port(_int Cin -1 0 34(_ent (_in))))
				(_port(_int Cout -1 0 34(_ent (_out))))
				(_port(_int Sum 0 0 34(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 39(_comp Adder8)
		(_port
			((A)(A))
			((B)(B))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . Adder8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 34(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 0 36(_array -1((_dto i 7 i 0)))))
		(_sig(_int A 1 0 36(_arch(_uni))))
		(_sig(_int B 1 0 36(_arch(_uni))))
		(_sig(_int Sum 1 0 36(_arch(_uni))))
		(_sig(_int Cin -1 0 37(_arch(_uni((i 0))))))
		(_sig(_int Cout -1 0 37(_arch(_uni((i 0))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 41(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 0 41(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 0 40(_prcs(_wait_for)(_trgt(0)(1))(_read(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(0 0)
		(0 16777216)
	)
	(_model . Driver 1 -1)
)
I 000044 55 1158          1762116866770 FSM
(_unit VHDL(controller 0 1(fsm 0 8))
	(_version vf5)
	(_time 1762116866771 2025.11.02 17:54:26)
	(_source(\../src/Tp7.vhd\))
	(_parameters tan)
	(_code 45124447161244524242571f424316431643404247)
	(_ent
		(_time 1762105724364)
	)
	(_object
		(_port(_int STB -1 0 3(_ent(_in))))
		(_port(_int CLK -1 0 3(_ent(_in)(_event))))
		(_port(_int LSB -1 0 3(_ent(_in))))
		(_port(_int Stop -1 0 3(_ent(_in))))
		(_port(_int Init -1 0 4(_ent(_out))))
		(_port(_int Shift -1 0 4(_ent(_out))))
		(_port(_int Add -1 0 4(_ent(_out))))
		(_port(_int Done -1 0 4(_ent(_out))))
		(_type(_int States 0 9(_enum1 InitS CheckS AddS ShiftS EndS (_to i 0 i 4))))
		(_sig(_int State 0 0 10(_arch(_uni((i 4))))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(4))(_sens(8)))))
			(line__15(_arch 1 0 15(_assignment(_trgt(6))(_sens(8)))))
			(line__16(_arch 2 0 16(_assignment(_trgt(5))(_sens(8)))))
			(line__17(_arch 3 0 17(_assignment(_trgt(7))(_sens(8)))))
			(StateMachine(_arch 4 0 20(_prcs(_trgt(8))(_sens(1)(0)(2)(3)(8))(_dssslsensitivity 1))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . FSM 5 -1)
)
I 000047 55 1744          1762116866782 Driver
(_unit VHDL(test_controller 0 53(driver 0 55))
	(_version vf5)
	(_time 1762116866783 2025.11.02 17:54:26)
	(_source(\../src/Tp7.vhd\))
	(_parameters tan)
	(_code 45134347451312524347031f174313431042414247)
	(_ent
		(_time 1762105724375)
	)
	(_comp
		(Controller
			(_object
				(_port(_int STB -1 0 58(_ent (_in))))
				(_port(_int CLK -1 0 58(_ent (_in))))
				(_port(_int LSB -1 0 58(_ent (_in))))
				(_port(_int Stop -1 0 58(_ent (_in))))
				(_port(_int Init -1 0 59(_ent (_out))))
				(_port(_int Shift -1 0 59(_ent (_out))))
				(_port(_int Add -1 0 59(_ent (_out))))
				(_port(_int Done -1 0 59(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 67(_comp Controller)
		(_port
			((STB)(STB))
			((CLK)(CLK))
			((LSB)(LSB))
			((Stop)(Stop))
			((Init)(Init))
			((Shift)(Shift))
			((Add)(Add))
			((Done)(Done))
		)
		(_use(_ent . Controller)
		)
	)
	(_object
		(_sig(_int STB -1 0 63(_arch(_uni))))
		(_sig(_int LSB -1 0 63(_arch(_uni))))
		(_sig(_int Done -1 0 63(_arch(_uni))))
		(_sig(_int Init -1 0 63(_arch(_uni))))
		(_sig(_int Shift -1 0 63(_arch(_uni))))
		(_sig(_int Add -1 0 63(_arch(_uni))))
		(_sig(_int Stop -1 0 63(_arch(_uni))))
		(_sig(_int CLK -1 0 64(_arch(_uni((i 1)))(_event))))
		(_sig(_int ENA -1 0 64(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 73(_array -1((_dto i 7 i 0)))))
		(_var(_int Val 0 0 73(_prcs 2)))
		(_prcs
			(Clock(_arch 0 0 69(_assignment(_trgt(7))(_sens(7)(8)))))
			(Enable(_arch 1 0 70(_assignment(_trgt(8)))))
			(Stimulus(_arch 2 0 72(_prcs(_trgt(0)(1)(6))(_sens(7))(_read(2)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16843008 16777472)
	)
	(_model . Driver 3 -1)
)
I 000050 55 4162          1762116866802 funcional
(_unit VHDL(multiplicador 0 1(funcional 0 10))
	(_version vf5)
	(_time 1762116866803 2025.11.02 17:54:26)
	(_source(\../src/Tp9.vhd\))
	(_parameters tan)
	(_code 653233646532627265677c3e346336636c63666364)
	(_ent
		(_time 1762115279714)
	)
	(_comp
		(Controller
			(_object
				(_port(_int STB -1 0 26(_ent (_in))))
				(_port(_int CLK -1 0 26(_ent (_in))))
				(_port(_int LSB -1 0 26(_ent (_in))))
				(_port(_int Stop -1 0 26(_ent (_in))))
				(_port(_int Init -1 0 27(_ent (_out))))
				(_port(_int Shift -1 0 27(_ent (_out))))
				(_port(_int Add -1 0 27(_ent (_out))))
				(_port(_int Done -1 0 27(_ent (_out))))
			)
		)
		(ShiftN
			(_object
				(_port(_int CLK -1 0 14(_ent (_in))))
				(_port(_int CLR -1 0 15(_ent (_in))))
				(_port(_int LD -1 0 16(_ent (_in))))
				(_port(_int SH -1 0 17(_ent (_in))))
				(_port(_int DIR -1 0 18(_ent (_in))))
				(_type(_int ~BIT_VECTOR~13 0 19(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int D 4 0 19(_ent (_in))))
				(_type(_int ~BIT_VECTOR~131 0 20(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int Q 5 0 20(_ent (_out))))
			)
		)
		(Adder8
			(_object
				(_port(_int A 2 0 32(_ent (_in))))
				(_port(_int B 2 0 32(_ent (_in))))
				(_port(_int Cin -1 0 33(_ent (_in))))
				(_port(_int Cout -1 0 34(_ent (_out))))
				(_port(_int Sum 2 0 35(_ent (_out))))
			)
		)
	)
	(_inst FSM 0 53(_comp Controller)
		(_port
			((STB)(STB))
			((CLK)(Clk))
			((LSB)(LSB))
			((Stop)(Stop))
			((Init)(Init))
			((Shift)(Shift))
			((Add)(Add))
			((Done)(Done))
		)
		(_use(_ent . Controller)
		)
	)
	(_inst R_SRB 0 54(_comp ShiftN)
		(_port
			((CLK)(Clk))
			((CLR)((i 0)))
			((LD)(Init))
			((SH)(Shift))
			((DIR)((i 1)))
			((D)(B))
			((Q)(Q_SRB))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst R_SRA 0 55(_comp ShiftN)
		(_port
			((CLK)(Clk))
			((CLR)((i 0)))
			((LD)(Init))
			((SH)(Shift))
			((DIR)((i 0)))
			((D)(A))
			((Q)(Q_SRA))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst ADDER 0 56(_comp Adder8)
		(_port
			((A)(Q_SRB))
			((B)(Result))
			((Cin)((i 0)))
			((Cout)(_open))
			((Sum)(AdderRes))
		)
		(_use(_ent . Adder8)
			(_port
				((A)(A))
				((B)(B))
				((Cin)(Cin))
				((Cout)(Cout))
				((Sum)(Sum))
			)
		)
	)
	(_inst ACC 0 57(_comp ShiftN)
		(_port
			((CLK)(Clk))
			((CLR)(Init))
			((LD)(Add))
			((SH)((i 0)))
			((DIR)((i 0)))
			((D)(AdderRes))
			((Q)(Result))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_block AsignacionSignals 0 59
		(_object
			(_prcs
				(line__63(_arch 0 0 63(_assignment(_alias((LSB)(Q_SRA(0))))(_trgt(6))(_sens(13(0))))))
				(line__64(_arch 1 0 64(_assignment(_trgt(7))(_sens(13(0))(13(1))(13(2))(13(3))(13(4))(13(5))(13(6))(13(7))))))
			)
		)
	)
	(_object
		(_port(_int Clk -1 0 3(_ent(_in))))
		(_type(_int ~BIT_VECTOR{3~downto~0}~12 0 4(_array -1((_dto i 3 i 0)))))
		(_port(_int A 0 0 4(_ent(_in))))
		(_port(_int B 0 0 4(_ent(_in))))
		(_port(_int STB -1 0 5(_ent(_in))))
		(_port(_int Done -1 0 6(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int Result 1 0 7(_ent(_inout))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 32(_array -1((_dto i 7 i 0)))))
		(_sig(_int LSB -1 0 48(_arch(_uni))))
		(_sig(_int Stop -1 0 48(_arch(_uni))))
		(_sig(_int Shift -1 0 48(_arch(_uni))))
		(_sig(_int Init -1 0 48(_arch(_uni))))
		(_sig(_int Add -1 0 48(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~133 0 49(_array -1((_dto i 7 i 0)))))
		(_sig(_int AdderRes 3 0 49(_arch(_uni))))
		(_sig(_int Q_SRB 3 0 49(_arch(_uni))))
		(_sig(_int Q_SRA 3 0 49(_arch(_uni))))
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . funcional 2 -1)
)
I 000050 55 1675          1762116866808 Testbench
(_unit VHDL(test_driver 0 72(testbench 0 75))
	(_version vf5)
	(_time 1762116866809 2025.11.02 17:54:26)
	(_source(\../src/Tp9.vhd\))
	(_parameters tan)
	(_code 65336365653332726365233f306267636c62636360)
	(_ent
		(_time 1762114956191)
	)
	(_comp
		(Multiplicador
			(_object
				(_port(_int Clk -1 0 82(_ent (_in))))
				(_port(_int A 2 0 83(_ent (_in))))
				(_port(_int B 2 0 83(_ent (_in))))
				(_port(_int STB -1 0 84(_ent (_in))))
				(_port(_int Done -1 0 85(_ent (_out))))
				(_port(_int Result 3 0 86(_ent (_inout))))
			)
		)
	)
	(_inst UUT 0 91(_comp Multiplicador)
		(_port
			((Clk)(Clk))
			((A)(A))
			((B)(B))
			((STB)(STB))
			((Done)(Done))
			((Result)(Result))
		)
		(_use(_ent . Multiplicador)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{3~downto~0}~13 0 76(_array -1((_dto i 3 i 0)))))
		(_sig(_int A 0 0 76(_arch(_uni))))
		(_sig(_int B 0 0 76(_arch(_uni))))
		(_sig(_int STB -1 0 77(_arch(_uni))))
		(_sig(_int Done -1 0 77(_arch(_uni))))
		(_sig(_int Clk -1 0 77(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 78(_array -1((_dto i 7 i 0)))))
		(_sig(_int Result 1 0 78(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{3~downto~0}~132 0 83(_array -1((_dto i 3 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 86(_array -1((_dto i 7 i 0)))))
		(_prcs
			(line__89(_arch 0 0 89(_assignment(_trgt(0)))))
			(line__90(_arch 1 0 90(_assignment(_trgt(1)))))
			(Inicio(_arch 2 0 92(_prcs(_wait_for)(_trgt(2)))))
			(Clock(_arch 3 0 99(_prcs(_wait_for)(_trgt(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16843009)
	)
	(_model . Testbench 4 -1)
)
I 000047 55 976           1762116963491 prueba
(_unit VHDL(simple 0 2(prueba 0 5))
	(_version vf5)
	(_time 1762116963492 2025.11.02 17:56:03)
	(_source(\../src/simple.vhd\))
	(_parameters tan)
	(_code 14124413194314031516574e401317121d12401314)
	(_ent
		(_time 1756325127014)
	)
	(_object
		(_type(_int ~STRING~13 0 6(_array -1((_to i 1 i 11)))))
		(_cnst(_int mensaje 0 0 6(_arch(_string \"hola, mundo"\))))
		(_sig(_int canal -1 0 7(_arch(_uni((i 32))))))
		(_var(_int linea -2 0 10(_prcs 0)))
		(_var(_int dummy -3 0 11(_prcs 0)))
		(_prcs
			(p1(_arch 0 0 9(_prcs(_wait_for)(_trgt(0))(_mon))))
		)
		(_subprogram
			(_ext WRITE(1 21))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext std.TEXTIO.LINE(1 LINE)))
		(_type(_ext std.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext std.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext std.TEXTIO.TEXT(1 TEXT)))
		(_var(_ext std.TEXTIO.OUTPUT(1 OUTPUT)))
	)
	(_use(std(standard))(std(TEXTIO)))
	(_model . prueba 1 -1)
)
I 000053 55 1456          1762116963508 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 1 4))
	(_version vf5)
	(_time 1762116963509 2025.11.02 17:56:03)
	(_source(\../src/practica2.vhd\(\../src/Tp2.vhd\)))
	(_parameters tan)
	(_code 24237320267376322173327e732220222222222220)
	(_ent
		(_time 1756945109009)
	)
	(_object
		(_port(_int Preset -1 0 3(_ent(_in))))
		(_port(_int Clear -1 0 4(_ent(_in))))
		(_port(_int Clock -1 0 5(_ent(_in))))
		(_port(_int Data -1 0 6(_ent(_in))))
		(_port(_int Q -1 0 7(_ent(_out))))
		(_port(_int QBar -1 0 8(_ent(_out))))
		(_sig(_int A -1 1 6(_arch(_uni))))
		(_sig(_int B -1 1 6(_arch(_uni))))
		(_sig(_int C -1 1 6(_arch(_uni))))
		(_sig(_int D -1 1 6(_arch(_uni))))
		(_sig(_int Qint -1 1 7(_arch(_uni))))
		(_sig(_int QbarInt -1 1 7(_arch(_uni))))
		(_prcs
			(line__10(_arch 0 1 10(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__11(_arch 1 1 11(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__12(_arch 2 1 12(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__13(_arch 3 1 13(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__14(_arch 4 1 14(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__15(_arch 5 1 15(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__16(_arch 6 1 16(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__17(_arch 7 1 17(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000047 55 1572          1762116963514 Driver
(_unit VHDL(test_dff 0 35(driver 1 23))
	(_version vf5)
	(_time 1762116963515 2025.11.02 17:56:03)
	(_source(\../src/practica2.vhd\(\../src/Tp2.vhd\)))
	(_parameters tan)
	(_code 24227320257273332474627e712222222223202221)
	(_ent
		(_time 1757604784042)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 1 26(_ent (_in))))
				(_port(_int Clear -1 1 26(_ent (_in))))
				(_port(_int Clock -1 1 26(_ent (_in))))
				(_port(_int Data -1 1 26(_ent (_in))))
				(_port(_int Q -1 1 27(_ent (_out))))
				(_port(_int Qbar -1 1 27(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 45(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(QBar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 1 34(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 1 34(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 1 35(_arch(_uni))))
		(_sig(_int Data -1 1 35(_arch(_uni))))
		(_sig(_int Q -1 1 35(_arch(_uni))))
		(_sig(_int QBar -1 1 35(_arch(_uni))))
		(_cnst(_int Tsetup -2 1 40(_arch((ps 4652007308841189376)))))
		(_cnst(_int Thold -2 1 41(_arch((ps 4652007308841189376)))))
		(_cnst(_int TClk -2 1 42(_arch((ps 4656519704561582080)))))
		(_cnst(_int \TClk/2\ -2 1 0(_int gms(_code 2))))
		(_prcs
			(ClockGen(_arch 0 1 51(_prcs(_wait_for)(_trgt(2)))))
			(Stimulus(_arch 1 1 62(_prcs(_wait_for)(_trgt(1)(3))(_sens(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
	)
	(_use(std(standard)))
	(_model . Driver 3 -1)
)
I 000051 55 2526          1762116963530 Estructura
(_unit VHDL(latch8 0 5(estructura 0 15))
	(_version vf5)
	(_time 1762116963531 2025.11.02 17:56:03)
	(_source(\../src/Tp3.vhd\))
	(_parameters tan)
	(_code 333433363165632532352b6c6a3560353234373530)
	(_ent
		(_time 1757617207297)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 18(_ent (_in))))
				(_port(_int Clear -1 0 19(_ent (_in))))
				(_port(_int Clock -1 0 20(_ent (_in))))
				(_port(_int Data -1 0 21(_ent (_in))))
				(_port(_int Q -1 0 22(_ent (_out))))
				(_port(_int QBar -1 0 23(_ent (_out))))
			)
		)
	)
	(_inst F7 0 29(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(7)))
			((Q)(Q(7)))
			((QBar)(QBar(7)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F6 0 30(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(6)))
			((Q)(Q(6)))
			((QBar)(QBar(6)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F5 0 31(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(5)))
			((Q)(Q(5)))
			((QBar)(QBar(5)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F4 0 32(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(4)))
			((Q)(Q(4)))
			((QBar)(QBar(4)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F3 0 33(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(3)))
			((Q)(Q(3)))
			((QBar)(QBar(3)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F2 0 34(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(2)))
			((Q)(Q(2)))
			((QBar)(QBar(2)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F1 0 35(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(1)))
			((Q)(Q(1)))
			((QBar)(QBar(1)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F0 0 36(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(0)))
			((Q)(Q(0)))
			((QBar)(QBar(0)))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 7(_ent(_in))))
		(_port(_int Clk -1 0 8(_ent(_in))))
		(_port(_int Pre -1 0 9(_ent(_in))))
		(_port(_int Clr -1 0 10(_ent(_in))))
		(_port(_int Q 0 0 11(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 27(_array -1((_dto i 7 i 0)))))
		(_sig(_int QBar 1 0 27(_arch(_uni))))
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
)
I 000047 55 1425          1762116963536 Driver
(_unit VHDL(test_latch8 0 44(driver 0 47))
	(_version vf5)
	(_time 1762116963537 2025.11.02 17:56:03)
	(_source(\../src/Tp3.vhd\))
	(_parameters tan)
	(_code 33356436356564243433756931353234373530353b)
	(_ent
		(_time 1757617207303)
	)
	(_comp
		(Latch8
			(_object
				(_port(_int D 0 0 50(_ent (_in))))
				(_port(_int Clk -1 0 51(_ent (_in))))
				(_port(_int Pre -1 0 52(_ent (_in))))
				(_port(_int Clr -1 0 53(_ent (_in))))
				(_port(_int Q 0 0 54(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 61(_comp Latch8)
		(_port
			((D)(D))
			((Clk)(Clk))
			((Pre)(Pre))
			((Clr)(Clr))
			((Q)(Q))
		)
		(_use(_ent . Latch8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 50(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 0 58(_array -1((_dto i 7 i 0)))))
		(_sig(_int D 1 0 58(_arch(_uni))))
		(_sig(_int Q 1 0 58(_arch(_uni))))
		(_sig(_int Clk -1 0 59(_arch(_uni((i 1))))))
		(_sig(_int Pre -1 0 59(_arch(_uni((i 1))))))
		(_sig(_int Clr -1 0 59(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 64(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 0 64(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 0 63(_prcs(_wait_for)(_trgt(0)(2)(3)(4))(_mon)(_read(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16777216 16842752)
		(1684107084 1767982624 6579564)
	)
	(_model . Driver 1 -1)
)
I 000049 55 694           1762116963547 ecuacion
(_unit VHDL(fulladder 0 4(ecuacion 0 5))
	(_version vf5)
	(_time 1762116963548 2025.11.02 17:56:03)
	(_source(\../src/Tp4.vhd\))
	(_parameters tan)
	(_code 434416404514445510175219164547454644414545)
	(_ent
		(_time 1760631855757)
	)
	(_object
		(_port(_int X -1 0 6(_ent(_in))))
		(_port(_int Y -1 0 6(_ent(_in))))
		(_port(_int Cin -1 0 6(_ent(_in))))
		(_port(_int Cout -1 0 7(_ent(_out))))
		(_port(_int Sum -1 0 7(_ent(_out))))
		(_prcs
			(line__7(_arch 0 0 7(_assignment(_trgt(4))(_sens(0)(1)(2)))))
			(line__8(_arch 1 0 8(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . ecuacion 2 -1)
)
I 000047 55 1536          1762116963553 driver
(_unit VHDL(test_sumador 0 15(driver 0 18))
	(_version vf5)
	(_time 1762116963554 2025.11.02 17:56:03)
	(_source(\../src/Tp4.vhd\))
	(_parameters tan)
	(_code 434514414515145445400518114446451745424547)
	(_ent
		(_time 1760631980048)
	)
	(_comp
		(fulladder
			(_object
				(_port(_int X -1 0 20(_ent (_in))))
				(_port(_int Y -1 0 20(_ent (_in))))
				(_port(_int Cin -1 0 20(_ent (_in))))
				(_port(_int Cout -1 0 20(_ent (_out))))
				(_port(_int Sum -1 0 20(_ent (_out))))
			)
		)
	)
	(_inst uut 0 24(_comp fulladder)
		(_port
			((X)(X))
			((Y)(Y))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . fulladder)
		)
	)
	(_object
		(_sig(_int X -1 0 22(_arch(_uni))))
		(_sig(_int Y -1 0 22(_arch(_uni))))
		(_sig(_int Cin -1 0 22(_arch(_uni))))
		(_sig(_int Cout -1 0 22(_arch(_uni))))
		(_sig(_int Sum -1 0 22(_arch(_uni))))
		(_type(_int Entry 0 26(_record(X -1)(Y -1)(Cin -1)(Cout -1)(Sum -1))))
		(_type(_int Table 0 30(_array 0((_to i 0 i 7)))))
		(_cnst(_int Tabla 1 0 31(_prcs 0((((i 0))((i 0))((i 0))((i 0))((i 0)))(((i 0))((i 0))((i 1))((i 0))((i 1)))(((i 0))((i 1))((i 0))((i 0))((i 1)))(((i 0))((i 1))((i 1))((i 1))((i 0)))(((i 1))((i 0))((i 0))((i 0))((i 1)))(((i 1))((i 0))((i 1))((i 1))((i 0)))(((i 1))((i 1))((i 0))((i 1))((i 0)))(((i 1))((i 1))((i 1))((i 1))((i 1)))))))
		(_prcs
			(estimulo(_arch 0 0 25(_prcs(_trgt(0)(1)(2))(_mon)(_read(3)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . driver 1 -1)
)
I 000049 55 1300          1762116963574 Behavior
(_unit VHDL(shiftn 0 1(behavior 0 17))
	(_version vf5)
	(_time 1762116963575 2025.11.02 17:56:03)
	(_source(\../src/Tp6.vhd\))
	(_parameters tan)
	(_code 6264326268353f7466347638666561646a646b6464)
	(_ent
		(_time 1762105610433)
	)
	(_object
		(_port(_int CLK -1 0 3(_ent(_in)(_event))))
		(_port(_int CLR -1 0 4(_ent(_in))))
		(_port(_int LD -1 0 5(_ent(_in))))
		(_port(_int SH -1 0 6(_ent(_in))))
		(_port(_int DIR -1 0 7(_ent(_in))))
		(_type(_int ~BIT_VECTOR~12 0 8(_array -1((_uto i 0 i 2147483647)))))
		(_port(_int D 0 0 8(_ent(_in))))
		(_type(_int ~BIT_VECTOR~121 0 9(_array -1((_uto i 0 i 2147483647)))))
		(_port(_int Q 1 0 9(_ent(_out))))
		(_type(_int InBits 0 20(_scalar (_dto c 2 i 0))))
		(_type(_int OutBits 0 21(_scalar (_dto c 3 i 0))))
		(_type(_int ~BIT_VECTOR{Q'LENGTH-1~downto~0}~13 0 22(_array -1((_dto c 4 i 0)))))
		(_var(_int State 4 0 22(_prcs 1)))
		(_prcs
			(line__12(_ent 0 0 12(_assertion(_mon))))
			(Shifter(_arch 1 0 19(_prcs(_simple)(_trgt(6))(_sens(0)(1))(_read(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(1920233029 543253601 1869488196 1650811936 1702043749 1634541682 1629954163 1634231150 1970348071 1634476133 1818325792 543253609 81)
	)
	(_model . Behavior 5 -1)
)
I 000047 55 1572          1762116963587 Driver
(_unit VHDL(test_shiftn 0 47(driver 0 49))
	(_version vf5)
	(_time 1762116963588 2025.11.02 17:56:03)
	(_source(\../src/Tp6.vhd\))
	(_parameters tan)
	(_code 72742573752425657421342920747a747b74747576)
	(_ent
		(_time 1762105610458)
	)
	(_comp
		(ShiftN
			(_object
				(_port(_int CLK -1 0 52(_ent (_in))))
				(_port(_int CLR -1 0 53(_ent (_in))))
				(_port(_int LD -1 0 54(_ent (_in))))
				(_port(_int SH -1 0 55(_ent (_in))))
				(_port(_int DIR -1 0 56(_ent (_in))))
				(_type(_int ~BIT_VECTOR~13 0 57(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int D 2 0 57(_ent (_in))))
				(_type(_int ~BIT_VECTOR~131 0 58(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int Q 3 0 58(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 67(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)(CLR))
			((LD)(LD))
			((SH)(SH))
			((DIR)(DIR))
			((D)(D))
			((Q)(Q))
		)
		(_use(_ent . ShiftN)
		)
	)
	(_object
		(_sig(_int CLK -1 0 62(_arch(_uni))))
		(_sig(_int CLR -1 0 62(_arch(_uni))))
		(_sig(_int LD -1 0 62(_arch(_uni))))
		(_sig(_int SH -1 0 62(_arch(_uni))))
		(_sig(_int DIR -1 0 62(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{1~to~4}~13 0 63(_array -1((_to i 1 i 4)))))
		(_sig(_int D 0 0 63(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{8~downto~1}~13 0 64(_array -1((_dto i 8 i 1)))))
		(_sig(_int Q 1 0 64(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 69(_prcs(_wait_for)(_trgt(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(65793)
	)
	(_model . Driver 1 -1)
)
I 000051 55 1865          1762116963606 Estructura
(_unit VHDL(adder8 0 1(estructura 0 5))
	(_version vf5)
	(_time 1762116963607 2025.11.02 17:56:03)
	(_source(\../src/Tp5.vhd\))
	(_parameters tan)
	(_code 8285d08c84d5d294868d90dddb8483848684868487)
	(_ent
		(_time 1762105504299)
	)
	(_comp
		(fulladder
			(_object
				(_port(_int X -1 0 7(_ent (_in))))
				(_port(_int Y -1 0 7(_ent (_in))))
				(_port(_int Cin -1 0 7(_ent (_in))))
				(_port(_int Cout -1 0 7(_ent (_out))))
				(_port(_int Sum -1 0 7(_ent (_out))))
			)
		)
	)
	(_generate Stages 0 11(_for 2 )
		(_generate LowBit 0 13(_if 1)
			(_inst FA 0 15(_comp fulladder)
				(_port
					((X)(A(0)))
					((Y)(B(0)))
					((Cin)(Cin))
					((Cout)(C(0)))
					((Sum)(Sum(0)))
				)
				(_use(_ent . fulladder)
				)
			)
		)
		(_generate OtherBits 0 18(_if 2)
			(_inst FA 0 20(_comp fulladder)
				(_port
					((X)(A(_object 0)))
					((Y)(B(_object 0)))
					((Cin)(C(_index 3)))
					((Cout)(C(_object 0)))
					((Sum)(Sum(_object 0)))
				)
				(_use(_ent . fulladder)
				)
			)
		)
		(_object
			(_cnst(_int i 2 0 12(_arch)))
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 2(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 2(_ent(_in))))
		(_port(_int B 0 0 2(_ent(_in))))
		(_port(_int Cin -1 0 2(_ent(_in))))
		(_port(_int Cout -1 0 2(_ent(_out))))
		(_port(_int Sum 0 0 2(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 9(_array -1((_dto i 7 i 0)))))
		(_sig(_int C 1 0 9(_arch(_uni))))
		(_type(_int ~INTEGER~range~7~downto~0~13 0 12(_scalar (_dto i 7 i 0))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_alias((Cout)(C(7))))(_trgt(3))(_sens(5(7))))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Estructura 4 -1)
)
I 000047 55 1376          1762116963612 Driver
(_unit VHDL(test_adder8 0 30(driver 0 32))
	(_version vf5)
	(_time 1762116963613 2025.11.02 17:56:03)
	(_source(\../src/Tp5.vhd\))
	(_parameters tan)
	(_code 8284d58c85d4d595878ec4d8d28486848684878580)
	(_ent
		(_time 1762105504320)
	)
	(_comp
		(Adder8
			(_object
				(_port(_int A 0 0 34(_ent (_in))))
				(_port(_int B 0 0 34(_ent (_in))))
				(_port(_int Cin -1 0 34(_ent (_in))))
				(_port(_int Cout -1 0 34(_ent (_out))))
				(_port(_int Sum 0 0 34(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 39(_comp Adder8)
		(_port
			((A)(A))
			((B)(B))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . Adder8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 34(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 0 36(_array -1((_dto i 7 i 0)))))
		(_sig(_int A 1 0 36(_arch(_uni))))
		(_sig(_int B 1 0 36(_arch(_uni))))
		(_sig(_int Sum 1 0 36(_arch(_uni))))
		(_sig(_int Cin -1 0 37(_arch(_uni((i 0))))))
		(_sig(_int Cout -1 0 37(_arch(_uni((i 0))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 41(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 0 41(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 0 40(_prcs(_wait_for)(_trgt(0)(1))(_read(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(0 0)
		(0 16777216)
	)
	(_model . Driver 1 -1)
)
I 000044 55 1158          1762116963628 FSM
(_unit VHDL(controller 0 1(fsm 0 8))
	(_version vf5)
	(_time 1762116963629 2025.11.02 17:56:03)
	(_source(\../src/Tp7.vhd\))
	(_parameters tan)
	(_code 9196c19ec6c69086969683cb9697c297c297949693)
	(_ent
		(_time 1762105724364)
	)
	(_object
		(_port(_int STB -1 0 3(_ent(_in))))
		(_port(_int CLK -1 0 3(_ent(_in)(_event))))
		(_port(_int LSB -1 0 3(_ent(_in))))
		(_port(_int Stop -1 0 3(_ent(_in))))
		(_port(_int Init -1 0 4(_ent(_out))))
		(_port(_int Shift -1 0 4(_ent(_out))))
		(_port(_int Add -1 0 4(_ent(_out))))
		(_port(_int Done -1 0 4(_ent(_out))))
		(_type(_int States 0 9(_enum1 InitS CheckS AddS ShiftS EndS (_to i 0 i 4))))
		(_sig(_int State 0 0 10(_arch(_uni((i 4))))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(4))(_sens(8)))))
			(line__15(_arch 1 0 15(_assignment(_trgt(6))(_sens(8)))))
			(line__16(_arch 2 0 16(_assignment(_trgt(5))(_sens(8)))))
			(line__17(_arch 3 0 17(_assignment(_trgt(7))(_sens(8)))))
			(StateMachine(_arch 4 0 20(_prcs(_trgt(8))(_sens(1)(0)(2)(3)(8))(_dssslsensitivity 1))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . FSM 5 -1)
)
I 000047 55 1744          1762116963640 Driver
(_unit VHDL(test_controller 0 53(driver 0 55))
	(_version vf5)
	(_time 1762116963641 2025.11.02 17:56:03)
	(_source(\../src/Tp7.vhd\))
	(_parameters tan)
	(_code a1a7f6f6a5f7f6b6a7a3e7fbf3a7f7a7f4a6a5a6a3)
	(_ent
		(_time 1762105724375)
	)
	(_comp
		(Controller
			(_object
				(_port(_int STB -1 0 58(_ent (_in))))
				(_port(_int CLK -1 0 58(_ent (_in))))
				(_port(_int LSB -1 0 58(_ent (_in))))
				(_port(_int Stop -1 0 58(_ent (_in))))
				(_port(_int Init -1 0 59(_ent (_out))))
				(_port(_int Shift -1 0 59(_ent (_out))))
				(_port(_int Add -1 0 59(_ent (_out))))
				(_port(_int Done -1 0 59(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 67(_comp Controller)
		(_port
			((STB)(STB))
			((CLK)(CLK))
			((LSB)(LSB))
			((Stop)(Stop))
			((Init)(Init))
			((Shift)(Shift))
			((Add)(Add))
			((Done)(Done))
		)
		(_use(_ent . Controller)
		)
	)
	(_object
		(_sig(_int STB -1 0 63(_arch(_uni))))
		(_sig(_int LSB -1 0 63(_arch(_uni))))
		(_sig(_int Done -1 0 63(_arch(_uni))))
		(_sig(_int Init -1 0 63(_arch(_uni))))
		(_sig(_int Shift -1 0 63(_arch(_uni))))
		(_sig(_int Add -1 0 63(_arch(_uni))))
		(_sig(_int Stop -1 0 63(_arch(_uni))))
		(_sig(_int CLK -1 0 64(_arch(_uni((i 1)))(_event))))
		(_sig(_int ENA -1 0 64(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 73(_array -1((_dto i 7 i 0)))))
		(_var(_int Val 0 0 73(_prcs 2)))
		(_prcs
			(Clock(_arch 0 0 69(_assignment(_trgt(7))(_sens(7)(8)))))
			(Enable(_arch 1 0 70(_assignment(_trgt(8)))))
			(Stimulus(_arch 2 0 72(_prcs(_trgt(0)(1)(6))(_sens(7))(_read(2)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16843008 16777472)
	)
	(_model . Driver 3 -1)
)
I 000050 55 4162          1762116963660 funcional
(_unit VHDL(multiplicador 0 1(funcional 0 10))
	(_version vf5)
	(_time 1762116963661 2025.11.02 17:56:03)
	(_source(\../src/Tp9.vhd\))
	(_parameters tan)
	(_code b0b7b7e5b5e7b7a7b0b2a9ebe1b6e3b6b9b6b3b6b1)
	(_ent
		(_time 1762115279714)
	)
	(_comp
		(Controller
			(_object
				(_port(_int STB -1 0 26(_ent (_in))))
				(_port(_int CLK -1 0 26(_ent (_in))))
				(_port(_int LSB -1 0 26(_ent (_in))))
				(_port(_int Stop -1 0 26(_ent (_in))))
				(_port(_int Init -1 0 27(_ent (_out))))
				(_port(_int Shift -1 0 27(_ent (_out))))
				(_port(_int Add -1 0 27(_ent (_out))))
				(_port(_int Done -1 0 27(_ent (_out))))
			)
		)
		(ShiftN
			(_object
				(_port(_int CLK -1 0 14(_ent (_in))))
				(_port(_int CLR -1 0 15(_ent (_in))))
				(_port(_int LD -1 0 16(_ent (_in))))
				(_port(_int SH -1 0 17(_ent (_in))))
				(_port(_int DIR -1 0 18(_ent (_in))))
				(_type(_int ~BIT_VECTOR~13 0 19(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int D 4 0 19(_ent (_in))))
				(_type(_int ~BIT_VECTOR~131 0 20(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int Q 5 0 20(_ent (_out))))
			)
		)
		(Adder8
			(_object
				(_port(_int A 2 0 32(_ent (_in))))
				(_port(_int B 2 0 32(_ent (_in))))
				(_port(_int Cin -1 0 33(_ent (_in))))
				(_port(_int Cout -1 0 34(_ent (_out))))
				(_port(_int Sum 2 0 35(_ent (_out))))
			)
		)
	)
	(_inst FSM 0 53(_comp Controller)
		(_port
			((STB)(STB))
			((CLK)(Clk))
			((LSB)(LSB))
			((Stop)(Stop))
			((Init)(Init))
			((Shift)(Shift))
			((Add)(Add))
			((Done)(Done))
		)
		(_use(_ent . Controller)
		)
	)
	(_inst R_SRB 0 54(_comp ShiftN)
		(_port
			((CLK)(Clk))
			((CLR)((i 0)))
			((LD)(Init))
			((SH)(Shift))
			((DIR)((i 1)))
			((D)(B))
			((Q)(Q_SRB))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst R_SRA 0 55(_comp ShiftN)
		(_port
			((CLK)(Clk))
			((CLR)((i 0)))
			((LD)(Init))
			((SH)(Shift))
			((DIR)((i 0)))
			((D)(A))
			((Q)(Q_SRA))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst ADDER 0 56(_comp Adder8)
		(_port
			((A)(Q_SRB))
			((B)(Result))
			((Cin)((i 0)))
			((Cout)(_open))
			((Sum)(AdderRes))
		)
		(_use(_ent . Adder8)
			(_port
				((A)(A))
				((B)(B))
				((Cin)(Cin))
				((Cout)(Cout))
				((Sum)(Sum))
			)
		)
	)
	(_inst ACC 0 57(_comp ShiftN)
		(_port
			((CLK)(Clk))
			((CLR)(Init))
			((LD)(Add))
			((SH)((i 0)))
			((DIR)((i 0)))
			((D)(AdderRes))
			((Q)(Result))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_block AsignacionSignals 0 59
		(_object
			(_prcs
				(line__63(_arch 0 0 63(_assignment(_alias((LSB)(Q_SRA(0))))(_trgt(6))(_sens(13(0))))))
				(line__64(_arch 1 0 64(_assignment(_trgt(7))(_sens(13(0))(13(1))(13(2))(13(3))(13(4))(13(5))(13(6))(13(7))))))
			)
		)
	)
	(_object
		(_port(_int Clk -1 0 3(_ent(_in))))
		(_type(_int ~BIT_VECTOR{3~downto~0}~12 0 4(_array -1((_dto i 3 i 0)))))
		(_port(_int A 0 0 4(_ent(_in))))
		(_port(_int B 0 0 4(_ent(_in))))
		(_port(_int STB -1 0 5(_ent(_in))))
		(_port(_int Done -1 0 6(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int Result 1 0 7(_ent(_inout))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 32(_array -1((_dto i 7 i 0)))))
		(_sig(_int LSB -1 0 48(_arch(_uni))))
		(_sig(_int Stop -1 0 48(_arch(_uni))))
		(_sig(_int Shift -1 0 48(_arch(_uni))))
		(_sig(_int Init -1 0 48(_arch(_uni))))
		(_sig(_int Add -1 0 48(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~133 0 49(_array -1((_dto i 7 i 0)))))
		(_sig(_int AdderRes 3 0 49(_arch(_uni))))
		(_sig(_int Q_SRB 3 0 49(_arch(_uni))))
		(_sig(_int Q_SRA 3 0 49(_arch(_uni))))
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . funcional 2 -1)
)
I 000050 55 1679          1762116963666 Testbench
(_unit VHDL(test_driver 0 72(testbench 0 75))
	(_version vf5)
	(_time 1762116963667 2025.11.02 17:56:03)
	(_source(\../src/Tp9.vhd\))
	(_parameters tan)
	(_code c0c69795c59697d7c6c0869a95c7c2c6c9c7c6c6c5)
	(_ent
		(_time 1762114956191)
	)
	(_comp
		(Multiplicador
			(_object
				(_port(_int Clk -1 0 82(_ent (_in))))
				(_port(_int A 2 0 83(_ent (_in))))
				(_port(_int B 2 0 83(_ent (_in))))
				(_port(_int STB -1 0 84(_ent (_in))))
				(_port(_int Done -1 0 85(_ent (_out))))
				(_port(_int Result 3 0 86(_ent (_inout))))
			)
		)
	)
	(_inst UUT 0 91(_comp Multiplicador)
		(_port
			((Clk)(Clk))
			((A)(A))
			((B)(B))
			((STB)(STB))
			((Done)(Done))
			((Result)(Result))
		)
		(_use(_ent . Multiplicador)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{3~downto~0}~13 0 76(_array -1((_dto i 3 i 0)))))
		(_sig(_int A 0 0 76(_arch(_uni))))
		(_sig(_int B 0 0 76(_arch(_uni))))
		(_sig(_int STB -1 0 77(_arch(_uni))))
		(_sig(_int Done -1 0 77(_arch(_uni))))
		(_sig(_int Clk -1 0 77(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 78(_array -1((_dto i 7 i 0)))))
		(_sig(_int Result 1 0 78(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{3~downto~0}~132 0 83(_array -1((_dto i 3 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 86(_array -1((_dto i 7 i 0)))))
		(_prcs
			(line__89(_arch 0 0 89(_assignment(_trgt(0)))))
			(line__90(_arch 1 0 90(_assignment(_trgt(1)))))
			(Inicio(_arch 2 0 92(_prcs(_wait_for)(_trgt(2)))))
			(Clock(_arch 3 0 99(_prcs(_wait_for)(_trgt(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(1)
		(65536)
	)
	(_model . Testbench 4 -1)
)
I 000047 55 976           1762117024416 prueba
(_unit VHDL(simple 0 2(prueba 0 5))
	(_version vf5)
	(_time 1762117024417 2025.11.02 17:57:04)
	(_source(\../src/simple.vhd\))
	(_parameters tan)
	(_code 0e095c0852590e190f0c4d545a090d0807085a090e)
	(_ent
		(_time 1756325127014)
	)
	(_object
		(_type(_int ~STRING~13 0 6(_array -1((_to i 1 i 11)))))
		(_cnst(_int mensaje 0 0 6(_arch(_string \"hola, mundo"\))))
		(_sig(_int canal -1 0 7(_arch(_uni((i 32))))))
		(_var(_int linea -2 0 10(_prcs 0)))
		(_var(_int dummy -3 0 11(_prcs 0)))
		(_prcs
			(p1(_arch 0 0 9(_prcs(_wait_for)(_trgt(0))(_mon))))
		)
		(_subprogram
			(_ext WRITE(1 21))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext std.TEXTIO.LINE(1 LINE)))
		(_type(_ext std.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext std.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext std.TEXTIO.TEXT(1 TEXT)))
		(_var(_ext std.TEXTIO.OUTPUT(1 OUTPUT)))
	)
	(_use(std(standard))(std(TEXTIO)))
	(_model . prueba 1 -1)
)
I 000053 55 1456          1762117024435 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 1 4))
	(_version vf5)
	(_time 1762117024436 2025.11.02 17:57:04)
	(_source(\../src/practica2.vhd\(\../src/Tp2.vhd\)))
	(_parameters tan)
	(_code 1e184b194d494c081b49084449181a18181818181a)
	(_ent
		(_time 1756945109009)
	)
	(_object
		(_port(_int Preset -1 0 3(_ent(_in))))
		(_port(_int Clear -1 0 4(_ent(_in))))
		(_port(_int Clock -1 0 5(_ent(_in))))
		(_port(_int Data -1 0 6(_ent(_in))))
		(_port(_int Q -1 0 7(_ent(_out))))
		(_port(_int QBar -1 0 8(_ent(_out))))
		(_sig(_int A -1 1 6(_arch(_uni))))
		(_sig(_int B -1 1 6(_arch(_uni))))
		(_sig(_int C -1 1 6(_arch(_uni))))
		(_sig(_int D -1 1 6(_arch(_uni))))
		(_sig(_int Qint -1 1 7(_arch(_uni))))
		(_sig(_int QbarInt -1 1 7(_arch(_uni))))
		(_prcs
			(line__10(_arch 0 1 10(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__11(_arch 1 1 11(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__12(_arch 2 1 12(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__13(_arch 3 1 13(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__14(_arch 4 1 14(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__15(_arch 5 1 15(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__16(_arch 6 1 16(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__17(_arch 7 1 17(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000047 55 1572          1762117024441 Driver
(_unit VHDL(test_dff 0 35(driver 1 23))
	(_version vf5)
	(_time 1762117024442 2025.11.02 17:57:04)
	(_source(\../src/practica2.vhd\(\../src/Tp2.vhd\)))
	(_parameters tan)
	(_code 1e194b194e4849091e4e58444b18181818191a181b)
	(_ent
		(_time 1757604784042)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 1 26(_ent (_in))))
				(_port(_int Clear -1 1 26(_ent (_in))))
				(_port(_int Clock -1 1 26(_ent (_in))))
				(_port(_int Data -1 1 26(_ent (_in))))
				(_port(_int Q -1 1 27(_ent (_out))))
				(_port(_int Qbar -1 1 27(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 45(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(QBar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 1 34(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 1 34(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 1 35(_arch(_uni))))
		(_sig(_int Data -1 1 35(_arch(_uni))))
		(_sig(_int Q -1 1 35(_arch(_uni))))
		(_sig(_int QBar -1 1 35(_arch(_uni))))
		(_cnst(_int Tsetup -2 1 40(_arch((ps 4652007308841189376)))))
		(_cnst(_int Thold -2 1 41(_arch((ps 4652007308841189376)))))
		(_cnst(_int TClk -2 1 42(_arch((ps 4656519704561582080)))))
		(_cnst(_int \TClk/2\ -2 1 0(_int gms(_code 2))))
		(_prcs
			(ClockGen(_arch 0 1 51(_prcs(_wait_for)(_trgt(2)))))
			(Stimulus(_arch 1 1 62(_prcs(_wait_for)(_trgt(1)(3))(_sens(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
	)
	(_use(std(standard)))
	(_model . Driver 3 -1)
)
I 000051 55 2526          1762117024458 Estructura
(_unit VHDL(latch8 0 5(estructura 0 15))
	(_version vf5)
	(_time 1762117024459 2025.11.02 17:57:04)
	(_source(\../src/Tp3.vhd\))
	(_parameters tan)
	(_code 3d3b3f38686b6d2b3c3b2562643b6e3b3c3a393b3e)
	(_ent
		(_time 1757617207297)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 18(_ent (_in))))
				(_port(_int Clear -1 0 19(_ent (_in))))
				(_port(_int Clock -1 0 20(_ent (_in))))
				(_port(_int Data -1 0 21(_ent (_in))))
				(_port(_int Q -1 0 22(_ent (_out))))
				(_port(_int QBar -1 0 23(_ent (_out))))
			)
		)
	)
	(_inst F7 0 29(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(7)))
			((Q)(Q(7)))
			((QBar)(QBar(7)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F6 0 30(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(6)))
			((Q)(Q(6)))
			((QBar)(QBar(6)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F5 0 31(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(5)))
			((Q)(Q(5)))
			((QBar)(QBar(5)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F4 0 32(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(4)))
			((Q)(Q(4)))
			((QBar)(QBar(4)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F3 0 33(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(3)))
			((Q)(Q(3)))
			((QBar)(QBar(3)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F2 0 34(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(2)))
			((Q)(Q(2)))
			((QBar)(QBar(2)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F1 0 35(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(1)))
			((Q)(Q(1)))
			((QBar)(QBar(1)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F0 0 36(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(0)))
			((Q)(Q(0)))
			((QBar)(QBar(0)))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 7(_ent(_in))))
		(_port(_int Clk -1 0 8(_ent(_in))))
		(_port(_int Pre -1 0 9(_ent(_in))))
		(_port(_int Clr -1 0 10(_ent(_in))))
		(_port(_int Q 0 0 11(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 27(_array -1((_dto i 7 i 0)))))
		(_sig(_int QBar 1 0 27(_arch(_uni))))
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
)
I 000047 55 1425          1762117024464 Driver
(_unit VHDL(test_latch8 0 44(driver 0 47))
	(_version vf5)
	(_time 1762117024465 2025.11.02 17:57:04)
	(_source(\../src/Tp3.vhd\))
	(_parameters tan)
	(_code 3d3a68386c6b6a2a3a3d7b673f3b3c3a393b3e3b35)
	(_ent
		(_time 1757617207303)
	)
	(_comp
		(Latch8
			(_object
				(_port(_int D 0 0 50(_ent (_in))))
				(_port(_int Clk -1 0 51(_ent (_in))))
				(_port(_int Pre -1 0 52(_ent (_in))))
				(_port(_int Clr -1 0 53(_ent (_in))))
				(_port(_int Q 0 0 54(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 61(_comp Latch8)
		(_port
			((D)(D))
			((Clk)(Clk))
			((Pre)(Pre))
			((Clr)(Clr))
			((Q)(Q))
		)
		(_use(_ent . Latch8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 50(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 0 58(_array -1((_dto i 7 i 0)))))
		(_sig(_int D 1 0 58(_arch(_uni))))
		(_sig(_int Q 1 0 58(_arch(_uni))))
		(_sig(_int Clk -1 0 59(_arch(_uni((i 1))))))
		(_sig(_int Pre -1 0 59(_arch(_uni((i 1))))))
		(_sig(_int Clr -1 0 59(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 64(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 0 64(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 0 63(_prcs(_wait_for)(_trgt(0)(2)(3)(4))(_mon)(_read(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16777216 16842752)
		(1684107084 1767982624 6579564)
	)
	(_model . Driver 1 -1)
)
I 000049 55 694           1762117024475 ecuacion
(_unit VHDL(fulladder 0 4(ecuacion 0 5))
	(_version vf5)
	(_time 1762117024476 2025.11.02 17:57:04)
	(_source(\../src/Tp4.vhd\))
	(_parameters tan)
	(_code 4d4b1a4e1c1a4a5b1e195c17184b494b484a4f4b4b)
	(_ent
		(_time 1760631855757)
	)
	(_object
		(_port(_int X -1 0 6(_ent(_in))))
		(_port(_int Y -1 0 6(_ent(_in))))
		(_port(_int Cin -1 0 6(_ent(_in))))
		(_port(_int Cout -1 0 7(_ent(_out))))
		(_port(_int Sum -1 0 7(_ent(_out))))
		(_prcs
			(line__7(_arch 0 0 7(_assignment(_trgt(4))(_sens(0)(1)(2)))))
			(line__8(_arch 1 0 8(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . ecuacion 2 -1)
)
I 000047 55 1536          1762117024481 driver
(_unit VHDL(test_sumador 0 15(driver 0 18))
	(_version vf5)
	(_time 1762117024482 2025.11.02 17:57:04)
	(_source(\../src/Tp4.vhd\))
	(_parameters tan)
	(_code 4d4a184f1c1b1a5a4b4e0b161f4a484b194b4c4b49)
	(_ent
		(_time 1760631980048)
	)
	(_comp
		(fulladder
			(_object
				(_port(_int X -1 0 20(_ent (_in))))
				(_port(_int Y -1 0 20(_ent (_in))))
				(_port(_int Cin -1 0 20(_ent (_in))))
				(_port(_int Cout -1 0 20(_ent (_out))))
				(_port(_int Sum -1 0 20(_ent (_out))))
			)
		)
	)
	(_inst uut 0 24(_comp fulladder)
		(_port
			((X)(X))
			((Y)(Y))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . fulladder)
		)
	)
	(_object
		(_sig(_int X -1 0 22(_arch(_uni))))
		(_sig(_int Y -1 0 22(_arch(_uni))))
		(_sig(_int Cin -1 0 22(_arch(_uni))))
		(_sig(_int Cout -1 0 22(_arch(_uni))))
		(_sig(_int Sum -1 0 22(_arch(_uni))))
		(_type(_int Entry 0 26(_record(X -1)(Y -1)(Cin -1)(Cout -1)(Sum -1))))
		(_type(_int Table 0 30(_array 0((_to i 0 i 7)))))
		(_cnst(_int Tabla 1 0 31(_prcs 0((((i 0))((i 0))((i 0))((i 0))((i 0)))(((i 0))((i 0))((i 1))((i 0))((i 1)))(((i 0))((i 1))((i 0))((i 0))((i 1)))(((i 0))((i 1))((i 1))((i 1))((i 0)))(((i 1))((i 0))((i 0))((i 0))((i 1)))(((i 1))((i 0))((i 1))((i 1))((i 0)))(((i 1))((i 1))((i 0))((i 1))((i 0)))(((i 1))((i 1))((i 1))((i 1))((i 1)))))))
		(_prcs
			(estimulo(_arch 0 0 25(_prcs(_trgt(0)(1)(2))(_mon)(_read(3)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . driver 1 -1)
)
I 000049 55 1300          1762117024505 Behavior
(_unit VHDL(shiftn 0 1(behavior 0 17))
	(_version vf5)
	(_time 1762117024506 2025.11.02 17:57:04)
	(_source(\../src/Tp6.vhd\))
	(_parameters tan)
	(_code 6c6b3e6c373b317a683a7836686b6f6a646a656a6a)
	(_ent
		(_time 1762105610433)
	)
	(_object
		(_port(_int CLK -1 0 3(_ent(_in)(_event))))
		(_port(_int CLR -1 0 4(_ent(_in))))
		(_port(_int LD -1 0 5(_ent(_in))))
		(_port(_int SH -1 0 6(_ent(_in))))
		(_port(_int DIR -1 0 7(_ent(_in))))
		(_type(_int ~BIT_VECTOR~12 0 8(_array -1((_uto i 0 i 2147483647)))))
		(_port(_int D 0 0 8(_ent(_in))))
		(_type(_int ~BIT_VECTOR~121 0 9(_array -1((_uto i 0 i 2147483647)))))
		(_port(_int Q 1 0 9(_ent(_out))))
		(_type(_int InBits 0 20(_scalar (_dto c 2 i 0))))
		(_type(_int OutBits 0 21(_scalar (_dto c 3 i 0))))
		(_type(_int ~BIT_VECTOR{Q'LENGTH-1~downto~0}~13 0 22(_array -1((_dto c 4 i 0)))))
		(_var(_int State 4 0 22(_prcs 1)))
		(_prcs
			(line__12(_ent 0 0 12(_assertion(_mon))))
			(Shifter(_arch 1 0 19(_prcs(_simple)(_trgt(6))(_sens(0)(1))(_read(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(1920233029 543253601 1869488196 1650811936 1702043749 1634541682 1629954163 1634231150 1970348071 1634476133 1818325792 543253609 81)
	)
	(_model . Behavior 5 -1)
)
I 000047 55 1572          1762117024517 Driver
(_unit VHDL(test_shiftn 0 47(driver 0 49))
	(_version vf5)
	(_time 1762117024518 2025.11.02 17:57:04)
	(_source(\../src/Tp6.vhd\))
	(_parameters tan)
	(_code 6c6b396c3a3a3b7b6a3f2a373e6a646a656a6a6b68)
	(_ent
		(_time 1762105610458)
	)
	(_comp
		(ShiftN
			(_object
				(_port(_int CLK -1 0 52(_ent (_in))))
				(_port(_int CLR -1 0 53(_ent (_in))))
				(_port(_int LD -1 0 54(_ent (_in))))
				(_port(_int SH -1 0 55(_ent (_in))))
				(_port(_int DIR -1 0 56(_ent (_in))))
				(_type(_int ~BIT_VECTOR~13 0 57(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int D 2 0 57(_ent (_in))))
				(_type(_int ~BIT_VECTOR~131 0 58(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int Q 3 0 58(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 67(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)(CLR))
			((LD)(LD))
			((SH)(SH))
			((DIR)(DIR))
			((D)(D))
			((Q)(Q))
		)
		(_use(_ent . ShiftN)
		)
	)
	(_object
		(_sig(_int CLK -1 0 62(_arch(_uni))))
		(_sig(_int CLR -1 0 62(_arch(_uni))))
		(_sig(_int LD -1 0 62(_arch(_uni))))
		(_sig(_int SH -1 0 62(_arch(_uni))))
		(_sig(_int DIR -1 0 62(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{1~to~4}~13 0 63(_array -1((_to i 1 i 4)))))
		(_sig(_int D 0 0 63(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{8~downto~1}~13 0 64(_array -1((_dto i 8 i 1)))))
		(_sig(_int Q 1 0 64(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 69(_prcs(_wait_for)(_trgt(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(65793)
	)
	(_model . Driver 1 -1)
)
I 000051 55 1865          1762117024538 Estructura
(_unit VHDL(adder8 0 1(estructura 0 5))
	(_version vf5)
	(_time 1762117024539 2025.11.02 17:57:04)
	(_source(\../src/Tp5.vhd\))
	(_parameters tan)
	(_code 8b8ddb85dddcdb9d8f8499d4d28d8a8d8f8d8f8d8e)
	(_ent
		(_time 1762105504299)
	)
	(_comp
		(fulladder
			(_object
				(_port(_int X -1 0 7(_ent (_in))))
				(_port(_int Y -1 0 7(_ent (_in))))
				(_port(_int Cin -1 0 7(_ent (_in))))
				(_port(_int Cout -1 0 7(_ent (_out))))
				(_port(_int Sum -1 0 7(_ent (_out))))
			)
		)
	)
	(_generate Stages 0 11(_for 2 )
		(_generate LowBit 0 13(_if 1)
			(_inst FA 0 15(_comp fulladder)
				(_port
					((X)(A(0)))
					((Y)(B(0)))
					((Cin)(Cin))
					((Cout)(C(0)))
					((Sum)(Sum(0)))
				)
				(_use(_ent . fulladder)
				)
			)
		)
		(_generate OtherBits 0 18(_if 2)
			(_inst FA 0 20(_comp fulladder)
				(_port
					((X)(A(_object 0)))
					((Y)(B(_object 0)))
					((Cin)(C(_index 3)))
					((Cout)(C(_object 0)))
					((Sum)(Sum(_object 0)))
				)
				(_use(_ent . fulladder)
				)
			)
		)
		(_object
			(_cnst(_int i 2 0 12(_arch)))
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 2(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 2(_ent(_in))))
		(_port(_int B 0 0 2(_ent(_in))))
		(_port(_int Cin -1 0 2(_ent(_in))))
		(_port(_int Cout -1 0 2(_ent(_out))))
		(_port(_int Sum 0 0 2(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 9(_array -1((_dto i 7 i 0)))))
		(_sig(_int C 1 0 9(_arch(_uni))))
		(_type(_int ~INTEGER~range~7~downto~0~13 0 12(_scalar (_dto i 7 i 0))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_alias((Cout)(C(7))))(_trgt(3))(_sens(5(7))))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Estructura 4 -1)
)
I 000047 55 1376          1762117024544 Driver
(_unit VHDL(test_adder8 0 30(driver 0 32))
	(_version vf5)
	(_time 1762117024545 2025.11.02 17:57:04)
	(_source(\../src/Tp5.vhd\))
	(_parameters tan)
	(_code 8b8cde85dcdddc9c8e87cdd1db8d8f8d8f8d8e8c89)
	(_ent
		(_time 1762105504320)
	)
	(_comp
		(Adder8
			(_object
				(_port(_int A 0 0 34(_ent (_in))))
				(_port(_int B 0 0 34(_ent (_in))))
				(_port(_int Cin -1 0 34(_ent (_in))))
				(_port(_int Cout -1 0 34(_ent (_out))))
				(_port(_int Sum 0 0 34(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 39(_comp Adder8)
		(_port
			((A)(A))
			((B)(B))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . Adder8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 34(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 0 36(_array -1((_dto i 7 i 0)))))
		(_sig(_int A 1 0 36(_arch(_uni))))
		(_sig(_int B 1 0 36(_arch(_uni))))
		(_sig(_int Sum 1 0 36(_arch(_uni))))
		(_sig(_int Cin -1 0 37(_arch(_uni((i 0))))))
		(_sig(_int Cout -1 0 37(_arch(_uni((i 0))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 41(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 0 41(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 0 40(_prcs(_wait_for)(_trgt(0)(1))(_read(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(0 0)
		(0 16777216)
	)
	(_model . Driver 1 -1)
)
I 000044 55 1158          1762117024558 FSM
(_unit VHDL(controller 0 1(fsm 0 8))
	(_version vf5)
	(_time 1762117024559 2025.11.02 17:57:04)
	(_source(\../src/Tp7.vhd\))
	(_parameters tan)
	(_code 9b9dc9949fcc9a8c9c9c89c19c9dc89dc89d9e9c99)
	(_ent
		(_time 1762105724364)
	)
	(_object
		(_port(_int STB -1 0 3(_ent(_in))))
		(_port(_int CLK -1 0 3(_ent(_in)(_event))))
		(_port(_int LSB -1 0 3(_ent(_in))))
		(_port(_int Stop -1 0 3(_ent(_in))))
		(_port(_int Init -1 0 4(_ent(_out))))
		(_port(_int Shift -1 0 4(_ent(_out))))
		(_port(_int Add -1 0 4(_ent(_out))))
		(_port(_int Done -1 0 4(_ent(_out))))
		(_type(_int States 0 9(_enum1 InitS CheckS AddS ShiftS EndS (_to i 0 i 4))))
		(_sig(_int State 0 0 10(_arch(_uni((i 4))))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(4))(_sens(8)))))
			(line__15(_arch 1 0 15(_assignment(_trgt(6))(_sens(8)))))
			(line__16(_arch 2 0 16(_assignment(_trgt(5))(_sens(8)))))
			(line__17(_arch 3 0 17(_assignment(_trgt(7))(_sens(8)))))
			(StateMachine(_arch 4 0 20(_prcs(_trgt(8))(_sens(1)(0)(2)(3)(8))(_dssslsensitivity 1))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . FSM 5 -1)
)
I 000047 55 1744          1762117024569 Driver
(_unit VHDL(test_controller 0 53(driver 0 55))
	(_version vf5)
	(_time 1762117024570 2025.11.02 17:57:04)
	(_source(\../src/Tp7.vhd\))
	(_parameters tan)
	(_code aaadfffdfefcfdbdaca8ecf0f8acfcacffadaeada8)
	(_ent
		(_time 1762105724375)
	)
	(_comp
		(Controller
			(_object
				(_port(_int STB -1 0 58(_ent (_in))))
				(_port(_int CLK -1 0 58(_ent (_in))))
				(_port(_int LSB -1 0 58(_ent (_in))))
				(_port(_int Stop -1 0 58(_ent (_in))))
				(_port(_int Init -1 0 59(_ent (_out))))
				(_port(_int Shift -1 0 59(_ent (_out))))
				(_port(_int Add -1 0 59(_ent (_out))))
				(_port(_int Done -1 0 59(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 67(_comp Controller)
		(_port
			((STB)(STB))
			((CLK)(CLK))
			((LSB)(LSB))
			((Stop)(Stop))
			((Init)(Init))
			((Shift)(Shift))
			((Add)(Add))
			((Done)(Done))
		)
		(_use(_ent . Controller)
		)
	)
	(_object
		(_sig(_int STB -1 0 63(_arch(_uni))))
		(_sig(_int LSB -1 0 63(_arch(_uni))))
		(_sig(_int Done -1 0 63(_arch(_uni))))
		(_sig(_int Init -1 0 63(_arch(_uni))))
		(_sig(_int Shift -1 0 63(_arch(_uni))))
		(_sig(_int Add -1 0 63(_arch(_uni))))
		(_sig(_int Stop -1 0 63(_arch(_uni))))
		(_sig(_int CLK -1 0 64(_arch(_uni((i 1)))(_event))))
		(_sig(_int ENA -1 0 64(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 73(_array -1((_dto i 7 i 0)))))
		(_var(_int Val 0 0 73(_prcs 2)))
		(_prcs
			(Clock(_arch 0 0 69(_assignment(_trgt(7))(_sens(7)(8)))))
			(Enable(_arch 1 0 70(_assignment(_trgt(8)))))
			(Stimulus(_arch 2 0 72(_prcs(_trgt(0)(1)(6))(_sens(7))(_read(2)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16843008 16777472)
	)
	(_model . Driver 3 -1)
)
I 000050 55 4162          1762117024589 funcional
(_unit VHDL(multiplicador 0 1(funcional 0 10))
	(_version vf5)
	(_time 1762117024590 2025.11.02 17:57:04)
	(_source(\../src/Tp9.vhd\))
	(_parameters tan)
	(_code babcbfefeeedbdadbab8a3e1ebbce9bcb3bcb9bcbb)
	(_ent
		(_time 1762115279714)
	)
	(_comp
		(Controller
			(_object
				(_port(_int STB -1 0 26(_ent (_in))))
				(_port(_int CLK -1 0 26(_ent (_in))))
				(_port(_int LSB -1 0 26(_ent (_in))))
				(_port(_int Stop -1 0 26(_ent (_in))))
				(_port(_int Init -1 0 27(_ent (_out))))
				(_port(_int Shift -1 0 27(_ent (_out))))
				(_port(_int Add -1 0 27(_ent (_out))))
				(_port(_int Done -1 0 27(_ent (_out))))
			)
		)
		(ShiftN
			(_object
				(_port(_int CLK -1 0 14(_ent (_in))))
				(_port(_int CLR -1 0 15(_ent (_in))))
				(_port(_int LD -1 0 16(_ent (_in))))
				(_port(_int SH -1 0 17(_ent (_in))))
				(_port(_int DIR -1 0 18(_ent (_in))))
				(_type(_int ~BIT_VECTOR~13 0 19(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int D 4 0 19(_ent (_in))))
				(_type(_int ~BIT_VECTOR~131 0 20(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int Q 5 0 20(_ent (_out))))
			)
		)
		(Adder8
			(_object
				(_port(_int A 2 0 32(_ent (_in))))
				(_port(_int B 2 0 32(_ent (_in))))
				(_port(_int Cin -1 0 33(_ent (_in))))
				(_port(_int Cout -1 0 34(_ent (_out))))
				(_port(_int Sum 2 0 35(_ent (_out))))
			)
		)
	)
	(_inst FSM 0 53(_comp Controller)
		(_port
			((STB)(STB))
			((CLK)(Clk))
			((LSB)(LSB))
			((Stop)(Stop))
			((Init)(Init))
			((Shift)(Shift))
			((Add)(Add))
			((Done)(Done))
		)
		(_use(_ent . Controller)
		)
	)
	(_inst R_SRB 0 54(_comp ShiftN)
		(_port
			((CLK)(Clk))
			((CLR)((i 0)))
			((LD)(Init))
			((SH)(Shift))
			((DIR)((i 1)))
			((D)(B))
			((Q)(Q_SRB))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst R_SRA 0 55(_comp ShiftN)
		(_port
			((CLK)(Clk))
			((CLR)((i 0)))
			((LD)(Init))
			((SH)(Shift))
			((DIR)((i 0)))
			((D)(A))
			((Q)(Q_SRA))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst ADDER 0 56(_comp Adder8)
		(_port
			((A)(Q_SRB))
			((B)(Result))
			((Cin)((i 0)))
			((Cout)(_open))
			((Sum)(AdderRes))
		)
		(_use(_ent . Adder8)
			(_port
				((A)(A))
				((B)(B))
				((Cin)(Cin))
				((Cout)(Cout))
				((Sum)(Sum))
			)
		)
	)
	(_inst ACC 0 57(_comp ShiftN)
		(_port
			((CLK)(Clk))
			((CLR)(Init))
			((LD)(Add))
			((SH)((i 0)))
			((DIR)((i 0)))
			((D)(AdderRes))
			((Q)(Result))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_block AsignacionSignals 0 59
		(_object
			(_prcs
				(line__63(_arch 0 0 63(_assignment(_alias((LSB)(Q_SRA(0))))(_trgt(6))(_sens(13(0))))))
				(line__64(_arch 1 0 64(_assignment(_trgt(7))(_sens(13(0))(13(1))(13(2))(13(3))(13(4))(13(5))(13(6))(13(7))))))
			)
		)
	)
	(_object
		(_port(_int Clk -1 0 3(_ent(_in))))
		(_type(_int ~BIT_VECTOR{3~downto~0}~12 0 4(_array -1((_dto i 3 i 0)))))
		(_port(_int A 0 0 4(_ent(_in))))
		(_port(_int B 0 0 4(_ent(_in))))
		(_port(_int STB -1 0 5(_ent(_in))))
		(_port(_int Done -1 0 6(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int Result 1 0 7(_ent(_inout))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 32(_array -1((_dto i 7 i 0)))))
		(_sig(_int LSB -1 0 48(_arch(_uni))))
		(_sig(_int Stop -1 0 48(_arch(_uni))))
		(_sig(_int Shift -1 0 48(_arch(_uni))))
		(_sig(_int Init -1 0 48(_arch(_uni))))
		(_sig(_int Add -1 0 48(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~133 0 49(_array -1((_dto i 7 i 0)))))
		(_sig(_int AdderRes 3 0 49(_arch(_uni))))
		(_sig(_int Q_SRB 3 0 49(_arch(_uni))))
		(_sig(_int Q_SRA 3 0 49(_arch(_uni))))
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . funcional 2 -1)
)
I 000050 55 1679          1762117024595 Testbench
(_unit VHDL(test_driver 0 72(testbench 0 75))
	(_version vf5)
	(_time 1762117024596 2025.11.02 17:57:04)
	(_source(\../src/Tp9.vhd\))
	(_parameters tan)
	(_code babdefeeeeecedadbcbafce0efbdb8bcb3bdbcbcbf)
	(_ent
		(_time 1762114956191)
	)
	(_comp
		(Multiplicador
			(_object
				(_port(_int Clk -1 0 82(_ent (_in))))
				(_port(_int A 2 0 83(_ent (_in))))
				(_port(_int B 2 0 83(_ent (_in))))
				(_port(_int STB -1 0 84(_ent (_in))))
				(_port(_int Done -1 0 85(_ent (_out))))
				(_port(_int Result 3 0 86(_ent (_inout))))
			)
		)
	)
	(_inst UUT 0 91(_comp Multiplicador)
		(_port
			((Clk)(Clk))
			((A)(A))
			((B)(B))
			((STB)(STB))
			((Done)(Done))
			((Result)(Result))
		)
		(_use(_ent . Multiplicador)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{3~downto~0}~13 0 76(_array -1((_dto i 3 i 0)))))
		(_sig(_int A 0 0 76(_arch(_uni))))
		(_sig(_int B 0 0 76(_arch(_uni))))
		(_sig(_int STB -1 0 77(_arch(_uni))))
		(_sig(_int Done -1 0 77(_arch(_uni))))
		(_sig(_int Clk -1 0 77(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 78(_array -1((_dto i 7 i 0)))))
		(_sig(_int Result 1 0 78(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{3~downto~0}~132 0 83(_array -1((_dto i 3 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 86(_array -1((_dto i 7 i 0)))))
		(_prcs
			(line__89(_arch 0 0 89(_assignment(_trgt(0)))))
			(line__90(_arch 1 0 90(_assignment(_trgt(1)))))
			(Inicio(_arch 2 0 92(_prcs(_wait_for)(_trgt(2)))))
			(Clock(_arch 3 0 99(_prcs(_wait_for)(_trgt(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(65536)
		(1)
	)
	(_model . Testbench 4 -1)
)
I 000047 55 976           1762121849525 prueba
(_unit VHDL(simple 0 2(prueba 0 5))
	(_version vf5)
	(_time 1762121849526 2025.11.02 19:17:29)
	(_source(\../src/simple.vhd\))
	(_parameters tan)
	(_code 237571272974233422216079772420252a25772423)
	(_ent
		(_time 1756325127014)
	)
	(_object
		(_type(_int ~STRING~13 0 6(_array -1((_to i 1 i 11)))))
		(_cnst(_int mensaje 0 0 6(_arch(_string \"hola, mundo"\))))
		(_sig(_int canal -1 0 7(_arch(_uni((i 32))))))
		(_var(_int linea -2 0 10(_prcs 0)))
		(_var(_int dummy -3 0 11(_prcs 0)))
		(_prcs
			(p1(_arch 0 0 9(_prcs(_wait_for)(_trgt(0))(_mon))))
		)
		(_subprogram
			(_ext WRITE(1 21))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext std.TEXTIO.LINE(1 LINE)))
		(_type(_ext std.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext std.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext std.TEXTIO.TEXT(1 TEXT)))
		(_var(_ext std.TEXTIO.OUTPUT(1 OUTPUT)))
	)
	(_use(std(standard))(std(TEXTIO)))
	(_model . prueba 1 -1)
)
I 000053 55 1456          1762121849541 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 1 4))
	(_version vf5)
	(_time 1762121849542 2025.11.02 19:17:29)
	(_source(\../src/practica2.vhd\(\../src/Tp2.vhd\)))
	(_parameters tan)
	(_code 336466363664612536642569643537353535353537)
	(_ent
		(_time 1756945109009)
	)
	(_object
		(_port(_int Preset -1 0 3(_ent(_in))))
		(_port(_int Clear -1 0 4(_ent(_in))))
		(_port(_int Clock -1 0 5(_ent(_in))))
		(_port(_int Data -1 0 6(_ent(_in))))
		(_port(_int Q -1 0 7(_ent(_out))))
		(_port(_int QBar -1 0 8(_ent(_out))))
		(_sig(_int A -1 1 6(_arch(_uni))))
		(_sig(_int B -1 1 6(_arch(_uni))))
		(_sig(_int C -1 1 6(_arch(_uni))))
		(_sig(_int D -1 1 6(_arch(_uni))))
		(_sig(_int Qint -1 1 7(_arch(_uni))))
		(_sig(_int QbarInt -1 1 7(_arch(_uni))))
		(_prcs
			(line__10(_arch 0 1 10(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__11(_arch 1 1 11(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__12(_arch 2 1 12(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__13(_arch 3 1 13(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__14(_arch 4 1 14(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__15(_arch 5 1 15(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__16(_arch 6 1 16(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__17(_arch 7 1 17(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000047 55 1572          1762121849547 Driver
(_unit VHDL(test_dff 0 35(driver 1 23))
	(_version vf5)
	(_time 1762121849548 2025.11.02 19:17:29)
	(_source(\../src/practica2.vhd\(\../src/Tp2.vhd\)))
	(_parameters tan)
	(_code 336566363565642433637569663535353534373536)
	(_ent
		(_time 1757604784042)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 1 26(_ent (_in))))
				(_port(_int Clear -1 1 26(_ent (_in))))
				(_port(_int Clock -1 1 26(_ent (_in))))
				(_port(_int Data -1 1 26(_ent (_in))))
				(_port(_int Q -1 1 27(_ent (_out))))
				(_port(_int Qbar -1 1 27(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 45(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(QBar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 1 34(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 1 34(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 1 35(_arch(_uni))))
		(_sig(_int Data -1 1 35(_arch(_uni))))
		(_sig(_int Q -1 1 35(_arch(_uni))))
		(_sig(_int QBar -1 1 35(_arch(_uni))))
		(_cnst(_int Tsetup -2 1 40(_arch((ps 4652007308841189376)))))
		(_cnst(_int Thold -2 1 41(_arch((ps 4652007308841189376)))))
		(_cnst(_int TClk -2 1 42(_arch((ps 4656519704561582080)))))
		(_cnst(_int \TClk/2\ -2 1 0(_int gms(_code 2))))
		(_prcs
			(ClockGen(_arch 0 1 51(_prcs(_wait_for)(_trgt(2)))))
			(Stimulus(_arch 1 1 62(_prcs(_wait_for)(_trgt(1)(3))(_sens(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
	)
	(_use(std(standard)))
	(_model . Driver 3 -1)
)
I 000051 55 2526          1762121849563 Estructura
(_unit VHDL(latch8 0 5(estructura 0 15))
	(_version vf5)
	(_time 1762121849564 2025.11.02 19:17:29)
	(_source(\../src/Tp3.vhd\))
	(_parameters tan)
	(_code 431441414115135542455b1c1a4510454244474540)
	(_ent
		(_time 1757617207297)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 18(_ent (_in))))
				(_port(_int Clear -1 0 19(_ent (_in))))
				(_port(_int Clock -1 0 20(_ent (_in))))
				(_port(_int Data -1 0 21(_ent (_in))))
				(_port(_int Q -1 0 22(_ent (_out))))
				(_port(_int QBar -1 0 23(_ent (_out))))
			)
		)
	)
	(_inst F7 0 29(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(7)))
			((Q)(Q(7)))
			((QBar)(QBar(7)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F6 0 30(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(6)))
			((Q)(Q(6)))
			((QBar)(QBar(6)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F5 0 31(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(5)))
			((Q)(Q(5)))
			((QBar)(QBar(5)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F4 0 32(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(4)))
			((Q)(Q(4)))
			((QBar)(QBar(4)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F3 0 33(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(3)))
			((Q)(Q(3)))
			((QBar)(QBar(3)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F2 0 34(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(2)))
			((Q)(Q(2)))
			((QBar)(QBar(2)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F1 0 35(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(1)))
			((Q)(Q(1)))
			((QBar)(QBar(1)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F0 0 36(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(0)))
			((Q)(Q(0)))
			((QBar)(QBar(0)))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 7(_ent(_in))))
		(_port(_int Clk -1 0 8(_ent(_in))))
		(_port(_int Pre -1 0 9(_ent(_in))))
		(_port(_int Clr -1 0 10(_ent(_in))))
		(_port(_int Q 0 0 11(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 27(_array -1((_dto i 7 i 0)))))
		(_sig(_int QBar 1 0 27(_arch(_uni))))
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
)
I 000047 55 1425          1762121849569 Driver
(_unit VHDL(test_latch8 0 44(driver 0 47))
	(_version vf5)
	(_time 1762121849570 2025.11.02 19:17:29)
	(_source(\../src/Tp3.vhd\))
	(_parameters tan)
	(_code 43151641451514544443051941454244474540454b)
	(_ent
		(_time 1757617207303)
	)
	(_comp
		(Latch8
			(_object
				(_port(_int D 0 0 50(_ent (_in))))
				(_port(_int Clk -1 0 51(_ent (_in))))
				(_port(_int Pre -1 0 52(_ent (_in))))
				(_port(_int Clr -1 0 53(_ent (_in))))
				(_port(_int Q 0 0 54(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 61(_comp Latch8)
		(_port
			((D)(D))
			((Clk)(Clk))
			((Pre)(Pre))
			((Clr)(Clr))
			((Q)(Q))
		)
		(_use(_ent . Latch8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 50(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 0 58(_array -1((_dto i 7 i 0)))))
		(_sig(_int D 1 0 58(_arch(_uni))))
		(_sig(_int Q 1 0 58(_arch(_uni))))
		(_sig(_int Clk -1 0 59(_arch(_uni((i 1))))))
		(_sig(_int Pre -1 0 59(_arch(_uni((i 1))))))
		(_sig(_int Clr -1 0 59(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 64(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 0 64(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 0 63(_prcs(_wait_for)(_trgt(0)(2)(3)(4))(_mon)(_read(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16777216 16842752)
		(1684107084 1767982624 6579564)
	)
	(_model . Driver 1 -1)
)
I 000049 55 694           1762121849596 ecuacion
(_unit VHDL(fulladder 0 4(ecuacion 0 5))
	(_version vf5)
	(_time 1762121849597 2025.11.02 19:17:29)
	(_source(\../src/Tp4.vhd\))
	(_parameters tan)
	(_code 623535636535657431367338376466646765606464)
	(_ent
		(_time 1760631855757)
	)
	(_object
		(_port(_int X -1 0 6(_ent(_in))))
		(_port(_int Y -1 0 6(_ent(_in))))
		(_port(_int Cin -1 0 6(_ent(_in))))
		(_port(_int Cout -1 0 7(_ent(_out))))
		(_port(_int Sum -1 0 7(_ent(_out))))
		(_prcs
			(line__7(_arch 0 0 7(_assignment(_trgt(4))(_sens(0)(1)(2)))))
			(line__8(_arch 1 0 8(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . ecuacion 2 -1)
)
I 000047 55 1536          1762121849602 driver
(_unit VHDL(test_sumador 0 15(driver 0 18))
	(_version vf5)
	(_time 1762121849603 2025.11.02 19:17:29)
	(_source(\../src/Tp4.vhd\))
	(_parameters tan)
	(_code 722427737524256574713429207577742674737476)
	(_ent
		(_time 1760631980048)
	)
	(_comp
		(fulladder
			(_object
				(_port(_int X -1 0 20(_ent (_in))))
				(_port(_int Y -1 0 20(_ent (_in))))
				(_port(_int Cin -1 0 20(_ent (_in))))
				(_port(_int Cout -1 0 20(_ent (_out))))
				(_port(_int Sum -1 0 20(_ent (_out))))
			)
		)
	)
	(_inst uut 0 24(_comp fulladder)
		(_port
			((X)(X))
			((Y)(Y))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . fulladder)
		)
	)
	(_object
		(_sig(_int X -1 0 22(_arch(_uni))))
		(_sig(_int Y -1 0 22(_arch(_uni))))
		(_sig(_int Cin -1 0 22(_arch(_uni))))
		(_sig(_int Cout -1 0 22(_arch(_uni))))
		(_sig(_int Sum -1 0 22(_arch(_uni))))
		(_type(_int Entry 0 26(_record(X -1)(Y -1)(Cin -1)(Cout -1)(Sum -1))))
		(_type(_int Table 0 30(_array 0((_to i 0 i 7)))))
		(_cnst(_int Tabla 1 0 31(_prcs 0((((i 0))((i 0))((i 0))((i 0))((i 0)))(((i 0))((i 0))((i 1))((i 0))((i 1)))(((i 0))((i 1))((i 0))((i 0))((i 1)))(((i 0))((i 1))((i 1))((i 1))((i 0)))(((i 1))((i 0))((i 0))((i 0))((i 1)))(((i 1))((i 0))((i 1))((i 1))((i 0)))(((i 1))((i 1))((i 0))((i 1))((i 0)))(((i 1))((i 1))((i 1))((i 1))((i 1)))))))
		(_prcs
			(estimulo(_arch 0 0 25(_prcs(_trgt(0)(1)(2))(_mon)(_read(3)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . driver 1 -1)
)
I 000049 55 1300          1762121849625 Behavior
(_unit VHDL(shiftn 0 1(behavior 0 17))
	(_version vf5)
	(_time 1762121849626 2025.11.02 19:17:29)
	(_source(\../src/Tp6.vhd\))
	(_parameters tan)
	(_code 81d7d38f88d6dc9785d795db858682878987888787)
	(_ent
		(_time 1762105610433)
	)
	(_object
		(_port(_int CLK -1 0 3(_ent(_in)(_event))))
		(_port(_int CLR -1 0 4(_ent(_in))))
		(_port(_int LD -1 0 5(_ent(_in))))
		(_port(_int SH -1 0 6(_ent(_in))))
		(_port(_int DIR -1 0 7(_ent(_in))))
		(_type(_int ~BIT_VECTOR~12 0 8(_array -1((_uto i 0 i 2147483647)))))
		(_port(_int D 0 0 8(_ent(_in))))
		(_type(_int ~BIT_VECTOR~121 0 9(_array -1((_uto i 0 i 2147483647)))))
		(_port(_int Q 1 0 9(_ent(_out))))
		(_type(_int InBits 0 20(_scalar (_dto c 2 i 0))))
		(_type(_int OutBits 0 21(_scalar (_dto c 3 i 0))))
		(_type(_int ~BIT_VECTOR{Q'LENGTH-1~downto~0}~13 0 22(_array -1((_dto c 4 i 0)))))
		(_var(_int State 4 0 22(_prcs 1)))
		(_prcs
			(line__12(_ent 0 0 12(_assertion(_mon))))
			(Shifter(_arch 1 0 19(_prcs(_simple)(_trgt(6))(_sens(0)(1))(_read(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(1920233029 543253601 1869488196 1650811936 1702043749 1634541682 1629954163 1634231150 1970348071 1634476133 1818325792 543253609 81)
	)
	(_model . Behavior 5 -1)
)
I 000047 55 1572          1762121849637 Driver
(_unit VHDL(test_shiftn 0 47(driver 0 49))
	(_version vf5)
	(_time 1762121849638 2025.11.02 19:17:29)
	(_source(\../src/Tp6.vhd\))
	(_parameters tan)
	(_code 91c7c49e95c7c68697c2d7cac39799979897979695)
	(_ent
		(_time 1762105610458)
	)
	(_comp
		(ShiftN
			(_object
				(_port(_int CLK -1 0 52(_ent (_in))))
				(_port(_int CLR -1 0 53(_ent (_in))))
				(_port(_int LD -1 0 54(_ent (_in))))
				(_port(_int SH -1 0 55(_ent (_in))))
				(_port(_int DIR -1 0 56(_ent (_in))))
				(_type(_int ~BIT_VECTOR~13 0 57(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int D 2 0 57(_ent (_in))))
				(_type(_int ~BIT_VECTOR~131 0 58(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int Q 3 0 58(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 67(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)(CLR))
			((LD)(LD))
			((SH)(SH))
			((DIR)(DIR))
			((D)(D))
			((Q)(Q))
		)
		(_use(_ent . ShiftN)
		)
	)
	(_object
		(_sig(_int CLK -1 0 62(_arch(_uni))))
		(_sig(_int CLR -1 0 62(_arch(_uni))))
		(_sig(_int LD -1 0 62(_arch(_uni))))
		(_sig(_int SH -1 0 62(_arch(_uni))))
		(_sig(_int DIR -1 0 62(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{1~to~4}~13 0 63(_array -1((_to i 1 i 4)))))
		(_sig(_int D 0 0 63(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{8~downto~1}~13 0 64(_array -1((_dto i 8 i 1)))))
		(_sig(_int Q 1 0 64(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 69(_prcs(_wait_for)(_trgt(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(65793)
	)
	(_model . Driver 1 -1)
)
I 000051 55 1865          1762121849657 Estructura
(_unit VHDL(adder8 0 1(estructura 0 5))
	(_version vf5)
	(_time 1762121849658 2025.11.02 19:17:29)
	(_source(\../src/Tp5.vhd\))
	(_parameters tan)
	(_code a0f7f0f7a4f7f0b6a4afb2fff9a6a1a6a4a6a4a6a5)
	(_ent
		(_time 1762105504299)
	)
	(_comp
		(fulladder
			(_object
				(_port(_int X -1 0 7(_ent (_in))))
				(_port(_int Y -1 0 7(_ent (_in))))
				(_port(_int Cin -1 0 7(_ent (_in))))
				(_port(_int Cout -1 0 7(_ent (_out))))
				(_port(_int Sum -1 0 7(_ent (_out))))
			)
		)
	)
	(_generate Stages 0 11(_for 2 )
		(_generate LowBit 0 13(_if 1)
			(_inst FA 0 15(_comp fulladder)
				(_port
					((X)(A(0)))
					((Y)(B(0)))
					((Cin)(Cin))
					((Cout)(C(0)))
					((Sum)(Sum(0)))
				)
				(_use(_ent . fulladder)
				)
			)
		)
		(_generate OtherBits 0 18(_if 2)
			(_inst FA 0 20(_comp fulladder)
				(_port
					((X)(A(_object 0)))
					((Y)(B(_object 0)))
					((Cin)(C(_index 3)))
					((Cout)(C(_object 0)))
					((Sum)(Sum(_object 0)))
				)
				(_use(_ent . fulladder)
				)
			)
		)
		(_object
			(_cnst(_int i 2 0 12(_arch)))
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 2(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 2(_ent(_in))))
		(_port(_int B 0 0 2(_ent(_in))))
		(_port(_int Cin -1 0 2(_ent(_in))))
		(_port(_int Cout -1 0 2(_ent(_out))))
		(_port(_int Sum 0 0 2(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 9(_array -1((_dto i 7 i 0)))))
		(_sig(_int C 1 0 9(_arch(_uni))))
		(_type(_int ~INTEGER~range~7~downto~0~13 0 12(_scalar (_dto i 7 i 0))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_alias((Cout)(C(7))))(_trgt(3))(_sens(5(7))))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Estructura 4 -1)
)
I 000047 55 1376          1762121849663 Driver
(_unit VHDL(test_adder8 0 30(driver 0 32))
	(_version vf5)
	(_time 1762121849664 2025.11.02 19:17:29)
	(_source(\../src/Tp5.vhd\))
	(_parameters tan)
	(_code a0f6f5f7a5f6f7b7a5ace6faf0a6a4a6a4a6a5a7a2)
	(_ent
		(_time 1762105504320)
	)
	(_comp
		(Adder8
			(_object
				(_port(_int A 0 0 34(_ent (_in))))
				(_port(_int B 0 0 34(_ent (_in))))
				(_port(_int Cin -1 0 34(_ent (_in))))
				(_port(_int Cout -1 0 34(_ent (_out))))
				(_port(_int Sum 0 0 34(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 39(_comp Adder8)
		(_port
			((A)(A))
			((B)(B))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . Adder8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 34(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 0 36(_array -1((_dto i 7 i 0)))))
		(_sig(_int A 1 0 36(_arch(_uni))))
		(_sig(_int B 1 0 36(_arch(_uni))))
		(_sig(_int Sum 1 0 36(_arch(_uni))))
		(_sig(_int Cin -1 0 37(_arch(_uni((i 0))))))
		(_sig(_int Cout -1 0 37(_arch(_uni((i 0))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 41(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 0 41(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 0 40(_prcs(_wait_for)(_trgt(0)(1))(_read(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(0 0)
		(0 16777216)
	)
	(_model . Driver 1 -1)
)
I 000044 55 1158          1762121849678 FSM
(_unit VHDL(controller 0 1(fsm 0 8))
	(_version vf5)
	(_time 1762121849679 2025.11.02 19:17:29)
	(_source(\../src/Tp7.vhd\))
	(_parameters tan)
	(_code c09792959697c1d7c7c7d29ac7c693c693c6c5c7c2)
	(_ent
		(_time 1762105724364)
	)
	(_object
		(_port(_int STB -1 0 3(_ent(_in))))
		(_port(_int CLK -1 0 3(_ent(_in)(_event))))
		(_port(_int LSB -1 0 3(_ent(_in))))
		(_port(_int Stop -1 0 3(_ent(_in))))
		(_port(_int Init -1 0 4(_ent(_out))))
		(_port(_int Shift -1 0 4(_ent(_out))))
		(_port(_int Add -1 0 4(_ent(_out))))
		(_port(_int Done -1 0 4(_ent(_out))))
		(_type(_int States 0 9(_enum1 InitS CheckS AddS ShiftS EndS (_to i 0 i 4))))
		(_sig(_int State 0 0 10(_arch(_uni((i 4))))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(4))(_sens(8)))))
			(line__15(_arch 1 0 15(_assignment(_trgt(6))(_sens(8)))))
			(line__16(_arch 2 0 16(_assignment(_trgt(5))(_sens(8)))))
			(line__17(_arch 3 0 17(_assignment(_trgt(7))(_sens(8)))))
			(StateMachine(_arch 4 0 20(_prcs(_trgt(8))(_sens(1)(0)(2)(3)(8))(_dssslsensitivity 1))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . FSM 5 -1)
)
I 000047 55 1744          1762121849689 Driver
(_unit VHDL(test_controller 0 53(driver 0 55))
	(_version vf5)
	(_time 1762121849690 2025.11.02 19:17:29)
	(_source(\../src/Tp7.vhd\))
	(_parameters tan)
	(_code c0969595c59697d7c6c2869a92c696c695c7c4c7c2)
	(_ent
		(_time 1762105724375)
	)
	(_comp
		(Controller
			(_object
				(_port(_int STB -1 0 58(_ent (_in))))
				(_port(_int CLK -1 0 58(_ent (_in))))
				(_port(_int LSB -1 0 58(_ent (_in))))
				(_port(_int Stop -1 0 58(_ent (_in))))
				(_port(_int Init -1 0 59(_ent (_out))))
				(_port(_int Shift -1 0 59(_ent (_out))))
				(_port(_int Add -1 0 59(_ent (_out))))
				(_port(_int Done -1 0 59(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 67(_comp Controller)
		(_port
			((STB)(STB))
			((CLK)(CLK))
			((LSB)(LSB))
			((Stop)(Stop))
			((Init)(Init))
			((Shift)(Shift))
			((Add)(Add))
			((Done)(Done))
		)
		(_use(_ent . Controller)
		)
	)
	(_object
		(_sig(_int STB -1 0 63(_arch(_uni))))
		(_sig(_int LSB -1 0 63(_arch(_uni))))
		(_sig(_int Done -1 0 63(_arch(_uni))))
		(_sig(_int Init -1 0 63(_arch(_uni))))
		(_sig(_int Shift -1 0 63(_arch(_uni))))
		(_sig(_int Add -1 0 63(_arch(_uni))))
		(_sig(_int Stop -1 0 63(_arch(_uni))))
		(_sig(_int CLK -1 0 64(_arch(_uni((i 1)))(_event))))
		(_sig(_int ENA -1 0 64(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 73(_array -1((_dto i 7 i 0)))))
		(_var(_int Val 0 0 73(_prcs 2)))
		(_prcs
			(Clock(_arch 0 0 69(_assignment(_trgt(7))(_sens(7)(8)))))
			(Enable(_arch 1 0 70(_assignment(_trgt(8)))))
			(Stimulus(_arch 2 0 72(_prcs(_trgt(0)(1)(6))(_sens(7))(_read(2)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16843008 16777472)
	)
	(_model . Driver 3 -1)
)
I 000047 55 976           1762121866774 prueba
(_unit VHDL(simple 0 2(prueba 0 5))
	(_version vf5)
	(_time 1762121866775 2025.11.02 19:17:46)
	(_source(\../src/simple.vhd\))
	(_parameters tan)
	(_code 85d7d28b89d285928487c6dfd18286838c83d18285)
	(_ent
		(_time 1756325127014)
	)
	(_object
		(_type(_int ~STRING~13 0 6(_array -1((_to i 1 i 11)))))
		(_cnst(_int mensaje 0 0 6(_arch(_string \"hola, mundo"\))))
		(_sig(_int canal -1 0 7(_arch(_uni((i 32))))))
		(_var(_int linea -2 0 10(_prcs 0)))
		(_var(_int dummy -3 0 11(_prcs 0)))
		(_prcs
			(p1(_arch 0 0 9(_prcs(_wait_for)(_trgt(0))(_mon))))
		)
		(_subprogram
			(_ext WRITE(1 21))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext std.TEXTIO.LINE(1 LINE)))
		(_type(_ext std.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext std.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext std.TEXTIO.TEXT(1 TEXT)))
		(_var(_ext std.TEXTIO.OUTPUT(1 OUTPUT)))
	)
	(_use(std(standard))(std(TEXTIO)))
	(_model . prueba 1 -1)
)
I 000053 55 1456          1762121866793 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 1 4))
	(_version vf5)
	(_time 1762121866794 2025.11.02 19:17:46)
	(_source(\../src/practica2.vhd\(\../src/Tp2.vhd\)))
	(_parameters tan)
	(_code 95c6c59a96c2c78390c283cfc29391939393939391)
	(_ent
		(_time 1756945109009)
	)
	(_object
		(_port(_int Preset -1 0 3(_ent(_in))))
		(_port(_int Clear -1 0 4(_ent(_in))))
		(_port(_int Clock -1 0 5(_ent(_in))))
		(_port(_int Data -1 0 6(_ent(_in))))
		(_port(_int Q -1 0 7(_ent(_out))))
		(_port(_int QBar -1 0 8(_ent(_out))))
		(_sig(_int A -1 1 6(_arch(_uni))))
		(_sig(_int B -1 1 6(_arch(_uni))))
		(_sig(_int C -1 1 6(_arch(_uni))))
		(_sig(_int D -1 1 6(_arch(_uni))))
		(_sig(_int Qint -1 1 7(_arch(_uni))))
		(_sig(_int QbarInt -1 1 7(_arch(_uni))))
		(_prcs
			(line__10(_arch 0 1 10(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__11(_arch 1 1 11(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__12(_arch 2 1 12(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__13(_arch 3 1 13(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__14(_arch 4 1 14(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__15(_arch 5 1 15(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__16(_arch 6 1 16(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__17(_arch 7 1 17(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000047 55 1572          1762121866799 Driver
(_unit VHDL(test_dff 0 35(driver 1 23))
	(_version vf5)
	(_time 1762121866800 2025.11.02 19:17:46)
	(_source(\../src/practica2.vhd\(\../src/Tp2.vhd\)))
	(_parameters tan)
	(_code 95c7c59a95c3c28295c5d3cfc09393939392919390)
	(_ent
		(_time 1757604784042)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 1 26(_ent (_in))))
				(_port(_int Clear -1 1 26(_ent (_in))))
				(_port(_int Clock -1 1 26(_ent (_in))))
				(_port(_int Data -1 1 26(_ent (_in))))
				(_port(_int Q -1 1 27(_ent (_out))))
				(_port(_int Qbar -1 1 27(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 45(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(QBar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 1 34(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 1 34(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 1 35(_arch(_uni))))
		(_sig(_int Data -1 1 35(_arch(_uni))))
		(_sig(_int Q -1 1 35(_arch(_uni))))
		(_sig(_int QBar -1 1 35(_arch(_uni))))
		(_cnst(_int Tsetup -2 1 40(_arch((ps 4652007308841189376)))))
		(_cnst(_int Thold -2 1 41(_arch((ps 4652007308841189376)))))
		(_cnst(_int TClk -2 1 42(_arch((ps 4656519704561582080)))))
		(_cnst(_int \TClk/2\ -2 1 0(_int gms(_code 2))))
		(_prcs
			(ClockGen(_arch 0 1 51(_prcs(_wait_for)(_trgt(2)))))
			(Stimulus(_arch 1 1 62(_prcs(_wait_for)(_trgt(1)(3))(_sens(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
	)
	(_use(std(standard)))
	(_model . Driver 3 -1)
)
I 000051 55 2526          1762121866815 Estructura
(_unit VHDL(latch8 0 5(estructura 0 15))
	(_version vf5)
	(_time 1762121866816 2025.11.02 19:17:46)
	(_source(\../src/Tp3.vhd\))
	(_parameters tan)
	(_code a5f6a2f2a1f3f5b3a4a3bdfafca3f6a3a4a2a1a3a6)
	(_ent
		(_time 1757617207297)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 18(_ent (_in))))
				(_port(_int Clear -1 0 19(_ent (_in))))
				(_port(_int Clock -1 0 20(_ent (_in))))
				(_port(_int Data -1 0 21(_ent (_in))))
				(_port(_int Q -1 0 22(_ent (_out))))
				(_port(_int QBar -1 0 23(_ent (_out))))
			)
		)
	)
	(_inst F7 0 29(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(7)))
			((Q)(Q(7)))
			((QBar)(QBar(7)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F6 0 30(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(6)))
			((Q)(Q(6)))
			((QBar)(QBar(6)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F5 0 31(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(5)))
			((Q)(Q(5)))
			((QBar)(QBar(5)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F4 0 32(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(4)))
			((Q)(Q(4)))
			((QBar)(QBar(4)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F3 0 33(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(3)))
			((Q)(Q(3)))
			((QBar)(QBar(3)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F2 0 34(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(2)))
			((Q)(Q(2)))
			((QBar)(QBar(2)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F1 0 35(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(1)))
			((Q)(Q(1)))
			((QBar)(QBar(1)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F0 0 36(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(0)))
			((Q)(Q(0)))
			((QBar)(QBar(0)))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 7(_ent(_in))))
		(_port(_int Clk -1 0 8(_ent(_in))))
		(_port(_int Pre -1 0 9(_ent(_in))))
		(_port(_int Clr -1 0 10(_ent(_in))))
		(_port(_int Q 0 0 11(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 27(_array -1((_dto i 7 i 0)))))
		(_sig(_int QBar 1 0 27(_arch(_uni))))
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
)
I 000047 55 1425          1762121866821 Driver
(_unit VHDL(test_latch8 0 44(driver 0 47))
	(_version vf5)
	(_time 1762121866822 2025.11.02 19:17:46)
	(_source(\../src/Tp3.vhd\))
	(_parameters tan)
	(_code a5f7f5f2a5f3f2b2a2a5e3ffa7a3a4a2a1a3a6a3ad)
	(_ent
		(_time 1757617207303)
	)
	(_comp
		(Latch8
			(_object
				(_port(_int D 0 0 50(_ent (_in))))
				(_port(_int Clk -1 0 51(_ent (_in))))
				(_port(_int Pre -1 0 52(_ent (_in))))
				(_port(_int Clr -1 0 53(_ent (_in))))
				(_port(_int Q 0 0 54(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 61(_comp Latch8)
		(_port
			((D)(D))
			((Clk)(Clk))
			((Pre)(Pre))
			((Clr)(Clr))
			((Q)(Q))
		)
		(_use(_ent . Latch8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 50(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 0 58(_array -1((_dto i 7 i 0)))))
		(_sig(_int D 1 0 58(_arch(_uni))))
		(_sig(_int Q 1 0 58(_arch(_uni))))
		(_sig(_int Clk -1 0 59(_arch(_uni((i 1))))))
		(_sig(_int Pre -1 0 59(_arch(_uni((i 1))))))
		(_sig(_int Clr -1 0 59(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 64(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 0 64(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 0 63(_prcs(_wait_for)(_trgt(0)(2)(3)(4))(_mon)(_read(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16777216 16842752)
		(1684107084 1767982624 6579564)
	)
	(_model . Driver 1 -1)
)
I 000049 55 694           1762121866832 ecuacion
(_unit VHDL(fulladder 0 4(ecuacion 0 5))
	(_version vf5)
	(_time 1762121866833 2025.11.02 19:17:46)
	(_source(\../src/Tp4.vhd\))
	(_parameters tan)
	(_code b4e7e6e1b5e3b3a2e7e0a5eee1b2b0b2b1b3b6b2b2)
	(_ent
		(_time 1760631855757)
	)
	(_object
		(_port(_int X -1 0 6(_ent(_in))))
		(_port(_int Y -1 0 6(_ent(_in))))
		(_port(_int Cin -1 0 6(_ent(_in))))
		(_port(_int Cout -1 0 7(_ent(_out))))
		(_port(_int Sum -1 0 7(_ent(_out))))
		(_prcs
			(line__7(_arch 0 0 7(_assignment(_trgt(4))(_sens(0)(1)(2)))))
			(line__8(_arch 1 0 8(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . ecuacion 2 -1)
)
I 000047 55 1536          1762121866838 driver
(_unit VHDL(test_sumador 0 15(driver 0 18))
	(_version vf5)
	(_time 1762121866839 2025.11.02 19:17:46)
	(_source(\../src/Tp4.vhd\))
	(_parameters tan)
	(_code c4969491c59293d3c2c7829f96c3c1c290c2c5c2c0)
	(_ent
		(_time 1760631980048)
	)
	(_comp
		(fulladder
			(_object
				(_port(_int X -1 0 20(_ent (_in))))
				(_port(_int Y -1 0 20(_ent (_in))))
				(_port(_int Cin -1 0 20(_ent (_in))))
				(_port(_int Cout -1 0 20(_ent (_out))))
				(_port(_int Sum -1 0 20(_ent (_out))))
			)
		)
	)
	(_inst uut 0 24(_comp fulladder)
		(_port
			((X)(X))
			((Y)(Y))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . fulladder)
		)
	)
	(_object
		(_sig(_int X -1 0 22(_arch(_uni))))
		(_sig(_int Y -1 0 22(_arch(_uni))))
		(_sig(_int Cin -1 0 22(_arch(_uni))))
		(_sig(_int Cout -1 0 22(_arch(_uni))))
		(_sig(_int Sum -1 0 22(_arch(_uni))))
		(_type(_int Entry 0 26(_record(X -1)(Y -1)(Cin -1)(Cout -1)(Sum -1))))
		(_type(_int Table 0 30(_array 0((_to i 0 i 7)))))
		(_cnst(_int Tabla 1 0 31(_prcs 0((((i 0))((i 0))((i 0))((i 0))((i 0)))(((i 0))((i 0))((i 1))((i 0))((i 1)))(((i 0))((i 1))((i 0))((i 0))((i 1)))(((i 0))((i 1))((i 1))((i 1))((i 0)))(((i 1))((i 0))((i 0))((i 0))((i 1)))(((i 1))((i 0))((i 1))((i 1))((i 0)))(((i 1))((i 1))((i 0))((i 1))((i 0)))(((i 1))((i 1))((i 1))((i 1))((i 1)))))))
		(_prcs
			(estimulo(_arch 0 0 25(_prcs(_trgt(0)(1)(2))(_mon)(_read(3)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . driver 1 -1)
)
I 000049 55 1300          1762121866862 Behavior
(_unit VHDL(shiftn 0 1(behavior 0 17))
	(_version vf5)
	(_time 1762121866863 2025.11.02 19:17:46)
	(_source(\../src/Tp6.vhd\))
	(_parameters tan)
	(_code d4868386d88389c2d082c08ed0d3d7d2dcd2ddd2d2)
	(_ent
		(_time 1762105610433)
	)
	(_object
		(_port(_int CLK -1 0 3(_ent(_in)(_event))))
		(_port(_int CLR -1 0 4(_ent(_in))))
		(_port(_int LD -1 0 5(_ent(_in))))
		(_port(_int SH -1 0 6(_ent(_in))))
		(_port(_int DIR -1 0 7(_ent(_in))))
		(_type(_int ~BIT_VECTOR~12 0 8(_array -1((_uto i 0 i 2147483647)))))
		(_port(_int D 0 0 8(_ent(_in))))
		(_type(_int ~BIT_VECTOR~121 0 9(_array -1((_uto i 0 i 2147483647)))))
		(_port(_int Q 1 0 9(_ent(_out))))
		(_type(_int InBits 0 20(_scalar (_dto c 2 i 0))))
		(_type(_int OutBits 0 21(_scalar (_dto c 3 i 0))))
		(_type(_int ~BIT_VECTOR{Q'LENGTH-1~downto~0}~13 0 22(_array -1((_dto c 4 i 0)))))
		(_var(_int State 4 0 22(_prcs 1)))
		(_prcs
			(line__12(_ent 0 0 12(_assertion(_mon))))
			(Shifter(_arch 1 0 19(_prcs(_simple)(_trgt(6))(_sens(0)(1))(_read(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(1920233029 543253601 1869488196 1650811936 1702043749 1634541682 1629954163 1634231150 1970348071 1634476133 1818325792 543253609 81)
	)
	(_model . Behavior 5 -1)
)
I 000047 55 1572          1762121866874 Driver
(_unit VHDL(test_shiftn 0 47(driver 0 49))
	(_version vf5)
	(_time 1762121866875 2025.11.02 19:17:46)
	(_source(\../src/Tp6.vhd\))
	(_parameters tan)
	(_code e3b1b3b0e5b5b4f4e5b0a5b8b1e5ebe5eae5e5e4e7)
	(_ent
		(_time 1762105610458)
	)
	(_comp
		(ShiftN
			(_object
				(_port(_int CLK -1 0 52(_ent (_in))))
				(_port(_int CLR -1 0 53(_ent (_in))))
				(_port(_int LD -1 0 54(_ent (_in))))
				(_port(_int SH -1 0 55(_ent (_in))))
				(_port(_int DIR -1 0 56(_ent (_in))))
				(_type(_int ~BIT_VECTOR~13 0 57(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int D 2 0 57(_ent (_in))))
				(_type(_int ~BIT_VECTOR~131 0 58(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int Q 3 0 58(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 67(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)(CLR))
			((LD)(LD))
			((SH)(SH))
			((DIR)(DIR))
			((D)(D))
			((Q)(Q))
		)
		(_use(_ent . ShiftN)
		)
	)
	(_object
		(_sig(_int CLK -1 0 62(_arch(_uni))))
		(_sig(_int CLR -1 0 62(_arch(_uni))))
		(_sig(_int LD -1 0 62(_arch(_uni))))
		(_sig(_int SH -1 0 62(_arch(_uni))))
		(_sig(_int DIR -1 0 62(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{1~to~4}~13 0 63(_array -1((_to i 1 i 4)))))
		(_sig(_int D 0 0 63(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{8~downto~1}~13 0 64(_array -1((_dto i 8 i 1)))))
		(_sig(_int Q 1 0 64(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 69(_prcs(_wait_for)(_trgt(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(65793)
	)
	(_model . Driver 1 -1)
)
I 000051 55 1865          1762121866894 Estructura
(_unit VHDL(adder8 0 1(estructura 0 5))
	(_version vf5)
	(_time 1762121866895 2025.11.02 19:17:46)
	(_source(\../src/Tp5.vhd\))
	(_parameters tan)
	(_code f3a0a6a3f4a4a3e5f7fce1acaaf5f2f5f7f5f7f5f6)
	(_ent
		(_time 1762105504299)
	)
	(_comp
		(fulladder
			(_object
				(_port(_int X -1 0 7(_ent (_in))))
				(_port(_int Y -1 0 7(_ent (_in))))
				(_port(_int Cin -1 0 7(_ent (_in))))
				(_port(_int Cout -1 0 7(_ent (_out))))
				(_port(_int Sum -1 0 7(_ent (_out))))
			)
		)
	)
	(_generate Stages 0 11(_for 2 )
		(_generate LowBit 0 13(_if 1)
			(_inst FA 0 15(_comp fulladder)
				(_port
					((X)(A(0)))
					((Y)(B(0)))
					((Cin)(Cin))
					((Cout)(C(0)))
					((Sum)(Sum(0)))
				)
				(_use(_ent . fulladder)
				)
			)
		)
		(_generate OtherBits 0 18(_if 2)
			(_inst FA 0 20(_comp fulladder)
				(_port
					((X)(A(_object 0)))
					((Y)(B(_object 0)))
					((Cin)(C(_index 3)))
					((Cout)(C(_object 0)))
					((Sum)(Sum(_object 0)))
				)
				(_use(_ent . fulladder)
				)
			)
		)
		(_object
			(_cnst(_int i 2 0 12(_arch)))
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 2(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 2(_ent(_in))))
		(_port(_int B 0 0 2(_ent(_in))))
		(_port(_int Cin -1 0 2(_ent(_in))))
		(_port(_int Cout -1 0 2(_ent(_out))))
		(_port(_int Sum 0 0 2(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 9(_array -1((_dto i 7 i 0)))))
		(_sig(_int C 1 0 9(_arch(_uni))))
		(_type(_int ~INTEGER~range~7~downto~0~13 0 12(_scalar (_dto i 7 i 0))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_alias((Cout)(C(7))))(_trgt(3))(_sens(5(7))))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Estructura 4 -1)
)
I 000047 55 1376          1762121866900 Driver
(_unit VHDL(test_adder8 0 30(driver 0 32))
	(_version vf5)
	(_time 1762121866901 2025.11.02 19:17:46)
	(_source(\../src/Tp5.vhd\))
	(_parameters tan)
	(_code 0250530405545515070e4458520406040604070500)
	(_ent
		(_time 1762105504320)
	)
	(_comp
		(Adder8
			(_object
				(_port(_int A 0 0 34(_ent (_in))))
				(_port(_int B 0 0 34(_ent (_in))))
				(_port(_int Cin -1 0 34(_ent (_in))))
				(_port(_int Cout -1 0 34(_ent (_out))))
				(_port(_int Sum 0 0 34(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 39(_comp Adder8)
		(_port
			((A)(A))
			((B)(B))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . Adder8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 34(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 0 36(_array -1((_dto i 7 i 0)))))
		(_sig(_int A 1 0 36(_arch(_uni))))
		(_sig(_int B 1 0 36(_arch(_uni))))
		(_sig(_int Sum 1 0 36(_arch(_uni))))
		(_sig(_int Cin -1 0 37(_arch(_uni((i 0))))))
		(_sig(_int Cout -1 0 37(_arch(_uni((i 0))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 41(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 0 41(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 0 40(_prcs(_wait_for)(_trgt(0)(1))(_read(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(0 0)
		(0 16777216)
	)
	(_model . Driver 1 -1)
)
I 000044 55 1158          1762121866914 FSM
(_unit VHDL(controller 0 1(fsm 0 8))
	(_version vf5)
	(_time 1762121866915 2025.11.02 19:17:46)
	(_source(\../src/Tp7.vhd\))
	(_parameters tan)
	(_code 124144154645130515150048151441144114171510)
	(_ent
		(_time 1762105724364)
	)
	(_object
		(_port(_int STB -1 0 3(_ent(_in))))
		(_port(_int CLK -1 0 3(_ent(_in)(_event))))
		(_port(_int LSB -1 0 3(_ent(_in))))
		(_port(_int Stop -1 0 3(_ent(_in))))
		(_port(_int Init -1 0 4(_ent(_out))))
		(_port(_int Shift -1 0 4(_ent(_out))))
		(_port(_int Add -1 0 4(_ent(_out))))
		(_port(_int Done -1 0 4(_ent(_out))))
		(_type(_int States 0 9(_enum1 InitS CheckS AddS ShiftS EndS (_to i 0 i 4))))
		(_sig(_int State 0 0 10(_arch(_uni((i 4))))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(4))(_sens(8)))))
			(line__15(_arch 1 0 15(_assignment(_trgt(6))(_sens(8)))))
			(line__16(_arch 2 0 16(_assignment(_trgt(5))(_sens(8)))))
			(line__17(_arch 3 0 17(_assignment(_trgt(7))(_sens(8)))))
			(StateMachine(_arch 4 0 20(_prcs(_trgt(8))(_sens(1)(0)(2)(3)(8))(_dssslsensitivity 1))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . FSM 5 -1)
)
I 000047 55 1744          1762121866926 Driver
(_unit VHDL(test_controller 0 53(driver 0 55))
	(_version vf5)
	(_time 1762121866927 2025.11.02 19:17:46)
	(_source(\../src/Tp7.vhd\))
	(_parameters tan)
	(_code 124043151544450514105448401444144715161510)
	(_ent
		(_time 1762105724375)
	)
	(_comp
		(Controller
			(_object
				(_port(_int STB -1 0 58(_ent (_in))))
				(_port(_int CLK -1 0 58(_ent (_in))))
				(_port(_int LSB -1 0 58(_ent (_in))))
				(_port(_int Stop -1 0 58(_ent (_in))))
				(_port(_int Init -1 0 59(_ent (_out))))
				(_port(_int Shift -1 0 59(_ent (_out))))
				(_port(_int Add -1 0 59(_ent (_out))))
				(_port(_int Done -1 0 59(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 67(_comp Controller)
		(_port
			((STB)(STB))
			((CLK)(CLK))
			((LSB)(LSB))
			((Stop)(Stop))
			((Init)(Init))
			((Shift)(Shift))
			((Add)(Add))
			((Done)(Done))
		)
		(_use(_ent . Controller)
		)
	)
	(_object
		(_sig(_int STB -1 0 63(_arch(_uni))))
		(_sig(_int LSB -1 0 63(_arch(_uni))))
		(_sig(_int Done -1 0 63(_arch(_uni))))
		(_sig(_int Init -1 0 63(_arch(_uni))))
		(_sig(_int Shift -1 0 63(_arch(_uni))))
		(_sig(_int Add -1 0 63(_arch(_uni))))
		(_sig(_int Stop -1 0 63(_arch(_uni))))
		(_sig(_int CLK -1 0 64(_arch(_uni((i 1)))(_event))))
		(_sig(_int ENA -1 0 64(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 73(_array -1((_dto i 7 i 0)))))
		(_var(_int Val 0 0 73(_prcs 2)))
		(_prcs
			(Clock(_arch 0 0 69(_assignment(_trgt(7))(_sens(7)(8)))))
			(Enable(_arch 1 0 70(_assignment(_trgt(8)))))
			(Stimulus(_arch 2 0 72(_prcs(_trgt(0)(1)(6))(_sens(7))(_read(2)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16843008 16777472)
	)
	(_model . Driver 3 -1)
)
I 000047 55 976           1762121874818 prueba
(_unit VHDL(simple 0 2(prueba 0 5))
	(_version vf5)
	(_time 1762121874819 2025.11.02 19:17:54)
	(_source(\../src/simple.vhd\))
	(_parameters tan)
	(_code f4f3a4a4f9a3f4e3f5f6b7aea0f3f7f2fdf2a0f3f4)
	(_ent
		(_time 1756325127014)
	)
	(_object
		(_type(_int ~STRING~13 0 6(_array -1((_to i 1 i 11)))))
		(_cnst(_int mensaje 0 0 6(_arch(_string \"hola, mundo"\))))
		(_sig(_int canal -1 0 7(_arch(_uni((i 32))))))
		(_var(_int linea -2 0 10(_prcs 0)))
		(_var(_int dummy -3 0 11(_prcs 0)))
		(_prcs
			(p1(_arch 0 0 9(_prcs(_wait_for)(_trgt(0))(_mon))))
		)
		(_subprogram
			(_ext WRITE(1 21))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext std.TEXTIO.LINE(1 LINE)))
		(_type(_ext std.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext std.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext std.TEXTIO.TEXT(1 TEXT)))
		(_var(_ext std.TEXTIO.OUTPUT(1 OUTPUT)))
	)
	(_use(std(standard))(std(TEXTIO)))
	(_model . prueba 1 -1)
)
I 000053 55 1456          1762121874834 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 1 4))
	(_version vf5)
	(_time 1762121874835 2025.11.02 19:17:54)
	(_source(\../src/practica2.vhd\(\../src/Tp2.vhd\)))
	(_parameters tan)
	(_code 04025402065356120153125e530200020202020200)
	(_ent
		(_time 1756945109009)
	)
	(_object
		(_port(_int Preset -1 0 3(_ent(_in))))
		(_port(_int Clear -1 0 4(_ent(_in))))
		(_port(_int Clock -1 0 5(_ent(_in))))
		(_port(_int Data -1 0 6(_ent(_in))))
		(_port(_int Q -1 0 7(_ent(_out))))
		(_port(_int QBar -1 0 8(_ent(_out))))
		(_sig(_int A -1 1 6(_arch(_uni))))
		(_sig(_int B -1 1 6(_arch(_uni))))
		(_sig(_int C -1 1 6(_arch(_uni))))
		(_sig(_int D -1 1 6(_arch(_uni))))
		(_sig(_int Qint -1 1 7(_arch(_uni))))
		(_sig(_int QbarInt -1 1 7(_arch(_uni))))
		(_prcs
			(line__10(_arch 0 1 10(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__11(_arch 1 1 11(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__12(_arch 2 1 12(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__13(_arch 3 1 13(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__14(_arch 4 1 14(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__15(_arch 5 1 15(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__16(_arch 6 1 16(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__17(_arch 7 1 17(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000047 55 1572          1762121874840 Driver
(_unit VHDL(test_dff 0 35(driver 1 23))
	(_version vf5)
	(_time 1762121874841 2025.11.02 19:17:54)
	(_source(\../src/practica2.vhd\(\../src/Tp2.vhd\)))
	(_parameters tan)
	(_code 04035402055253130454425e510202020203000201)
	(_ent
		(_time 1757604784042)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 1 26(_ent (_in))))
				(_port(_int Clear -1 1 26(_ent (_in))))
				(_port(_int Clock -1 1 26(_ent (_in))))
				(_port(_int Data -1 1 26(_ent (_in))))
				(_port(_int Q -1 1 27(_ent (_out))))
				(_port(_int Qbar -1 1 27(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 45(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(QBar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 1 34(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 1 34(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 1 35(_arch(_uni))))
		(_sig(_int Data -1 1 35(_arch(_uni))))
		(_sig(_int Q -1 1 35(_arch(_uni))))
		(_sig(_int QBar -1 1 35(_arch(_uni))))
		(_cnst(_int Tsetup -2 1 40(_arch((ps 4652007308841189376)))))
		(_cnst(_int Thold -2 1 41(_arch((ps 4652007308841189376)))))
		(_cnst(_int TClk -2 1 42(_arch((ps 4656519704561582080)))))
		(_cnst(_int \TClk/2\ -2 1 0(_int gms(_code 2))))
		(_prcs
			(ClockGen(_arch 0 1 51(_prcs(_wait_for)(_trgt(2)))))
			(Stimulus(_arch 1 1 62(_prcs(_wait_for)(_trgt(1)(3))(_sens(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
	)
	(_use(std(standard)))
	(_model . Driver 3 -1)
)
I 000051 55 2526          1762121874855 Estructura
(_unit VHDL(latch8 0 5(estructura 0 15))
	(_version vf5)
	(_time 1762121874856 2025.11.02 19:17:54)
	(_source(\../src/Tp3.vhd\))
	(_parameters tan)
	(_code 141213131142440215120c4b4d1247121513101217)
	(_ent
		(_time 1757617207297)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 18(_ent (_in))))
				(_port(_int Clear -1 0 19(_ent (_in))))
				(_port(_int Clock -1 0 20(_ent (_in))))
				(_port(_int Data -1 0 21(_ent (_in))))
				(_port(_int Q -1 0 22(_ent (_out))))
				(_port(_int QBar -1 0 23(_ent (_out))))
			)
		)
	)
	(_inst F7 0 29(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(7)))
			((Q)(Q(7)))
			((QBar)(QBar(7)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F6 0 30(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(6)))
			((Q)(Q(6)))
			((QBar)(QBar(6)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F5 0 31(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(5)))
			((Q)(Q(5)))
			((QBar)(QBar(5)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F4 0 32(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(4)))
			((Q)(Q(4)))
			((QBar)(QBar(4)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F3 0 33(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(3)))
			((Q)(Q(3)))
			((QBar)(QBar(3)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F2 0 34(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(2)))
			((Q)(Q(2)))
			((QBar)(QBar(2)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F1 0 35(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(1)))
			((Q)(Q(1)))
			((QBar)(QBar(1)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F0 0 36(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(0)))
			((Q)(Q(0)))
			((QBar)(QBar(0)))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 7(_ent(_in))))
		(_port(_int Clk -1 0 8(_ent(_in))))
		(_port(_int Pre -1 0 9(_ent(_in))))
		(_port(_int Clr -1 0 10(_ent(_in))))
		(_port(_int Q 0 0 11(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 27(_array -1((_dto i 7 i 0)))))
		(_sig(_int QBar 1 0 27(_arch(_uni))))
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
)
I 000047 55 1425          1762121874861 Driver
(_unit VHDL(test_latch8 0 44(driver 0 47))
	(_version vf5)
	(_time 1762121874862 2025.11.02 19:17:54)
	(_source(\../src/Tp3.vhd\))
	(_parameters tan)
	(_code 14134413154243031314524e16121513101217121c)
	(_ent
		(_time 1757617207303)
	)
	(_comp
		(Latch8
			(_object
				(_port(_int D 0 0 50(_ent (_in))))
				(_port(_int Clk -1 0 51(_ent (_in))))
				(_port(_int Pre -1 0 52(_ent (_in))))
				(_port(_int Clr -1 0 53(_ent (_in))))
				(_port(_int Q 0 0 54(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 61(_comp Latch8)
		(_port
			((D)(D))
			((Clk)(Clk))
			((Pre)(Pre))
			((Clr)(Clr))
			((Q)(Q))
		)
		(_use(_ent . Latch8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 50(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 0 58(_array -1((_dto i 7 i 0)))))
		(_sig(_int D 1 0 58(_arch(_uni))))
		(_sig(_int Q 1 0 58(_arch(_uni))))
		(_sig(_int Clk -1 0 59(_arch(_uni((i 1))))))
		(_sig(_int Pre -1 0 59(_arch(_uni((i 1))))))
		(_sig(_int Clr -1 0 59(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 64(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 0 64(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 0 63(_prcs(_wait_for)(_trgt(0)(2)(3)(4))(_mon)(_read(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16777216 16842752)
		(1684107084 1767982624 6579564)
	)
	(_model . Driver 1 -1)
)
I 000049 55 694           1762121874872 ecuacion
(_unit VHDL(fulladder 0 4(ecuacion 0 5))
	(_version vf5)
	(_time 1762121874873 2025.11.02 19:17:54)
	(_source(\../src/Tp4.vhd\))
	(_parameters tan)
	(_code 232571262574243570773279762527252624212525)
	(_ent
		(_time 1760631855757)
	)
	(_object
		(_port(_int X -1 0 6(_ent(_in))))
		(_port(_int Y -1 0 6(_ent(_in))))
		(_port(_int Cin -1 0 6(_ent(_in))))
		(_port(_int Cout -1 0 7(_ent(_out))))
		(_port(_int Sum -1 0 7(_ent(_out))))
		(_prcs
			(line__7(_arch 0 0 7(_assignment(_trgt(4))(_sens(0)(1)(2)))))
			(line__8(_arch 1 0 8(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . ecuacion 2 -1)
)
I 000047 55 1536          1762121874878 driver
(_unit VHDL(test_sumador 0 15(driver 0 18))
	(_version vf5)
	(_time 1762121874879 2025.11.02 19:17:54)
	(_source(\../src/Tp4.vhd\))
	(_parameters tan)
	(_code 232473272575743425206578712426257725222527)
	(_ent
		(_time 1760631980048)
	)
	(_comp
		(fulladder
			(_object
				(_port(_int X -1 0 20(_ent (_in))))
				(_port(_int Y -1 0 20(_ent (_in))))
				(_port(_int Cin -1 0 20(_ent (_in))))
				(_port(_int Cout -1 0 20(_ent (_out))))
				(_port(_int Sum -1 0 20(_ent (_out))))
			)
		)
	)
	(_inst uut 0 24(_comp fulladder)
		(_port
			((X)(X))
			((Y)(Y))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . fulladder)
		)
	)
	(_object
		(_sig(_int X -1 0 22(_arch(_uni))))
		(_sig(_int Y -1 0 22(_arch(_uni))))
		(_sig(_int Cin -1 0 22(_arch(_uni))))
		(_sig(_int Cout -1 0 22(_arch(_uni))))
		(_sig(_int Sum -1 0 22(_arch(_uni))))
		(_type(_int Entry 0 26(_record(X -1)(Y -1)(Cin -1)(Cout -1)(Sum -1))))
		(_type(_int Table 0 30(_array 0((_to i 0 i 7)))))
		(_cnst(_int Tabla 1 0 31(_prcs 0((((i 0))((i 0))((i 0))((i 0))((i 0)))(((i 0))((i 0))((i 1))((i 0))((i 1)))(((i 0))((i 1))((i 0))((i 0))((i 1)))(((i 0))((i 1))((i 1))((i 1))((i 0)))(((i 1))((i 0))((i 0))((i 0))((i 1)))(((i 1))((i 0))((i 1))((i 1))((i 0)))(((i 1))((i 1))((i 0))((i 1))((i 0)))(((i 1))((i 1))((i 1))((i 1))((i 1)))))))
		(_prcs
			(estimulo(_arch 0 0 25(_prcs(_trgt(0)(1)(2))(_mon)(_read(3)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . driver 1 -1)
)
I 000049 55 1300          1762121874902 Behavior
(_unit VHDL(shiftn 0 1(behavior 0 17))
	(_version vf5)
	(_time 1762121874903 2025.11.02 19:17:54)
	(_source(\../src/Tp6.vhd\))
	(_parameters tan)
	(_code 4245154048151f5446145618464541444a444b4444)
	(_ent
		(_time 1762105610433)
	)
	(_object
		(_port(_int CLK -1 0 3(_ent(_in)(_event))))
		(_port(_int CLR -1 0 4(_ent(_in))))
		(_port(_int LD -1 0 5(_ent(_in))))
		(_port(_int SH -1 0 6(_ent(_in))))
		(_port(_int DIR -1 0 7(_ent(_in))))
		(_type(_int ~BIT_VECTOR~12 0 8(_array -1((_uto i 0 i 2147483647)))))
		(_port(_int D 0 0 8(_ent(_in))))
		(_type(_int ~BIT_VECTOR~121 0 9(_array -1((_uto i 0 i 2147483647)))))
		(_port(_int Q 1 0 9(_ent(_out))))
		(_type(_int InBits 0 20(_scalar (_dto c 2 i 0))))
		(_type(_int OutBits 0 21(_scalar (_dto c 3 i 0))))
		(_type(_int ~BIT_VECTOR{Q'LENGTH-1~downto~0}~13 0 22(_array -1((_dto c 4 i 0)))))
		(_var(_int State 4 0 22(_prcs 1)))
		(_prcs
			(line__12(_ent 0 0 12(_assertion(_mon))))
			(Shifter(_arch 1 0 19(_prcs(_simple)(_trgt(6))(_sens(0)(1))(_read(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(1920233029 543253601 1869488196 1650811936 1702043749 1634541682 1629954163 1634231150 1970348071 1634476133 1818325792 543253609 81)
	)
	(_model . Behavior 5 -1)
)
I 000047 55 1572          1762121874915 Driver
(_unit VHDL(test_shiftn 0 47(driver 0 49))
	(_version vf5)
	(_time 1762121874916 2025.11.02 19:17:54)
	(_source(\../src/Tp6.vhd\))
	(_parameters tan)
	(_code 52550251550405455401140900545a545b54545556)
	(_ent
		(_time 1762105610458)
	)
	(_comp
		(ShiftN
			(_object
				(_port(_int CLK -1 0 52(_ent (_in))))
				(_port(_int CLR -1 0 53(_ent (_in))))
				(_port(_int LD -1 0 54(_ent (_in))))
				(_port(_int SH -1 0 55(_ent (_in))))
				(_port(_int DIR -1 0 56(_ent (_in))))
				(_type(_int ~BIT_VECTOR~13 0 57(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int D 2 0 57(_ent (_in))))
				(_type(_int ~BIT_VECTOR~131 0 58(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int Q 3 0 58(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 67(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)(CLR))
			((LD)(LD))
			((SH)(SH))
			((DIR)(DIR))
			((D)(D))
			((Q)(Q))
		)
		(_use(_ent . ShiftN)
		)
	)
	(_object
		(_sig(_int CLK -1 0 62(_arch(_uni))))
		(_sig(_int CLR -1 0 62(_arch(_uni))))
		(_sig(_int LD -1 0 62(_arch(_uni))))
		(_sig(_int SH -1 0 62(_arch(_uni))))
		(_sig(_int DIR -1 0 62(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{1~to~4}~13 0 63(_array -1((_to i 1 i 4)))))
		(_sig(_int D 0 0 63(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{8~downto~1}~13 0 64(_array -1((_dto i 8 i 1)))))
		(_sig(_int Q 1 0 64(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 69(_prcs(_wait_for)(_trgt(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(65793)
	)
	(_model . Driver 1 -1)
)
I 000051 55 1865          1762121874934 Estructura
(_unit VHDL(adder8 0 1(estructura 0 5))
	(_version vf5)
	(_time 1762121874935 2025.11.02 19:17:54)
	(_source(\../src/Tp5.vhd\))
	(_parameters tan)
	(_code 6264376264353274666d703d3b6463646664666467)
	(_ent
		(_time 1762105504299)
	)
	(_comp
		(fulladder
			(_object
				(_port(_int X -1 0 7(_ent (_in))))
				(_port(_int Y -1 0 7(_ent (_in))))
				(_port(_int Cin -1 0 7(_ent (_in))))
				(_port(_int Cout -1 0 7(_ent (_out))))
				(_port(_int Sum -1 0 7(_ent (_out))))
			)
		)
	)
	(_generate Stages 0 11(_for 2 )
		(_generate LowBit 0 13(_if 1)
			(_inst FA 0 15(_comp fulladder)
				(_port
					((X)(A(0)))
					((Y)(B(0)))
					((Cin)(Cin))
					((Cout)(C(0)))
					((Sum)(Sum(0)))
				)
				(_use(_ent . fulladder)
				)
			)
		)
		(_generate OtherBits 0 18(_if 2)
			(_inst FA 0 20(_comp fulladder)
				(_port
					((X)(A(_object 0)))
					((Y)(B(_object 0)))
					((Cin)(C(_index 3)))
					((Cout)(C(_object 0)))
					((Sum)(Sum(_object 0)))
				)
				(_use(_ent . fulladder)
				)
			)
		)
		(_object
			(_cnst(_int i 2 0 12(_arch)))
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 2(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 2(_ent(_in))))
		(_port(_int B 0 0 2(_ent(_in))))
		(_port(_int Cin -1 0 2(_ent(_in))))
		(_port(_int Cout -1 0 2(_ent(_out))))
		(_port(_int Sum 0 0 2(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 9(_array -1((_dto i 7 i 0)))))
		(_sig(_int C 1 0 9(_arch(_uni))))
		(_type(_int ~INTEGER~range~7~downto~0~13 0 12(_scalar (_dto i 7 i 0))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_alias((Cout)(C(7))))(_trgt(3))(_sens(5(7))))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Estructura 4 -1)
)
I 000047 55 1376          1762121874940 Driver
(_unit VHDL(test_adder8 0 30(driver 0 32))
	(_version vf5)
	(_time 1762121874941 2025.11.02 19:17:54)
	(_source(\../src/Tp5.vhd\))
	(_parameters tan)
	(_code 6265326265343575676e2438326466646664676560)
	(_ent
		(_time 1762105504320)
	)
	(_comp
		(Adder8
			(_object
				(_port(_int A 0 0 34(_ent (_in))))
				(_port(_int B 0 0 34(_ent (_in))))
				(_port(_int Cin -1 0 34(_ent (_in))))
				(_port(_int Cout -1 0 34(_ent (_out))))
				(_port(_int Sum 0 0 34(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 39(_comp Adder8)
		(_port
			((A)(A))
			((B)(B))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . Adder8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 34(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 0 36(_array -1((_dto i 7 i 0)))))
		(_sig(_int A 1 0 36(_arch(_uni))))
		(_sig(_int B 1 0 36(_arch(_uni))))
		(_sig(_int Sum 1 0 36(_arch(_uni))))
		(_sig(_int Cin -1 0 37(_arch(_uni((i 0))))))
		(_sig(_int Cout -1 0 37(_arch(_uni((i 0))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 41(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 0 41(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 0 40(_prcs(_wait_for)(_trgt(0)(1))(_read(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(0 0)
		(0 16777216)
	)
	(_model . Driver 1 -1)
)
I 000044 55 1158          1762121874954 FSM
(_unit VHDL(controller 0 1(fsm 0 8))
	(_version vf5)
	(_time 1762121874955 2025.11.02 19:17:54)
	(_source(\../src/Tp7.vhd\))
	(_parameters tan)
	(_code 71772670262670667676632b767722772277747673)
	(_ent
		(_time 1762105724364)
	)
	(_object
		(_port(_int STB -1 0 3(_ent(_in))))
		(_port(_int CLK -1 0 3(_ent(_in)(_event))))
		(_port(_int LSB -1 0 3(_ent(_in))))
		(_port(_int Stop -1 0 3(_ent(_in))))
		(_port(_int Init -1 0 4(_ent(_out))))
		(_port(_int Shift -1 0 4(_ent(_out))))
		(_port(_int Add -1 0 4(_ent(_out))))
		(_port(_int Done -1 0 4(_ent(_out))))
		(_type(_int States 0 9(_enum1 InitS CheckS AddS ShiftS EndS (_to i 0 i 4))))
		(_sig(_int State 0 0 10(_arch(_uni((i 4))))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(4))(_sens(8)))))
			(line__15(_arch 1 0 15(_assignment(_trgt(6))(_sens(8)))))
			(line__16(_arch 2 0 16(_assignment(_trgt(5))(_sens(8)))))
			(line__17(_arch 3 0 17(_assignment(_trgt(7))(_sens(8)))))
			(StateMachine(_arch 4 0 20(_prcs(_trgt(8))(_sens(1)(0)(2)(3)(8))(_dssslsensitivity 1))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . FSM 5 -1)
)
I 000047 55 1744          1762121874965 Driver
(_unit VHDL(test_controller 0 53(driver 0 55))
	(_version vf5)
	(_time 1762121874966 2025.11.02 19:17:54)
	(_source(\../src/Tp7.vhd\))
	(_parameters tan)
	(_code 8186d18f85d7d6968783c7dbd387d787d486858683)
	(_ent
		(_time 1762105724375)
	)
	(_comp
		(Controller
			(_object
				(_port(_int STB -1 0 58(_ent (_in))))
				(_port(_int CLK -1 0 58(_ent (_in))))
				(_port(_int LSB -1 0 58(_ent (_in))))
				(_port(_int Stop -1 0 58(_ent (_in))))
				(_port(_int Init -1 0 59(_ent (_out))))
				(_port(_int Shift -1 0 59(_ent (_out))))
				(_port(_int Add -1 0 59(_ent (_out))))
				(_port(_int Done -1 0 59(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 67(_comp Controller)
		(_port
			((STB)(STB))
			((CLK)(CLK))
			((LSB)(LSB))
			((Stop)(Stop))
			((Init)(Init))
			((Shift)(Shift))
			((Add)(Add))
			((Done)(Done))
		)
		(_use(_ent . Controller)
		)
	)
	(_object
		(_sig(_int STB -1 0 63(_arch(_uni))))
		(_sig(_int LSB -1 0 63(_arch(_uni))))
		(_sig(_int Done -1 0 63(_arch(_uni))))
		(_sig(_int Init -1 0 63(_arch(_uni))))
		(_sig(_int Shift -1 0 63(_arch(_uni))))
		(_sig(_int Add -1 0 63(_arch(_uni))))
		(_sig(_int Stop -1 0 63(_arch(_uni))))
		(_sig(_int CLK -1 0 64(_arch(_uni((i 1)))(_event))))
		(_sig(_int ENA -1 0 64(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 73(_array -1((_dto i 7 i 0)))))
		(_var(_int Val 0 0 73(_prcs 2)))
		(_prcs
			(Clock(_arch 0 0 69(_assignment(_trgt(7))(_sens(7)(8)))))
			(Enable(_arch 1 0 70(_assignment(_trgt(8)))))
			(Stimulus(_arch 2 0 72(_prcs(_trgt(0)(1)(6))(_sens(7))(_read(2)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16843008 16777472)
	)
	(_model . Driver 3 -1)
)
I 000050 55 4420          1762121874984 funcional
(_unit VHDL(multiplicador 0 1(funcional 0 11))
	(_version vf5)
	(_time 1762121874985 2025.11.02 19:17:54)
	(_source(\../src/Tp9.vhd\))
	(_parameters tan)
	(_code 9197919f95c69686919188cac097c2979897929790)
	(_ent
		(_time 1762121874982)
	)
	(_comp
		(Controller
			(_object
				(_port(_int STB -1 0 27(_ent (_in))))
				(_port(_int CLK -1 0 27(_ent (_in))))
				(_port(_int LSB -1 0 27(_ent (_in))))
				(_port(_int Stop -1 0 27(_ent (_in))))
				(_port(_int Init -1 0 28(_ent (_out))))
				(_port(_int Shift -1 0 28(_ent (_out))))
				(_port(_int Add -1 0 28(_ent (_out))))
				(_port(_int Done -1 0 28(_ent (_out))))
			)
		)
		(ShiftN
			(_object
				(_port(_int CLK -1 0 15(_ent (_in))))
				(_port(_int CLR -1 0 16(_ent (_in))))
				(_port(_int LD -1 0 17(_ent (_in))))
				(_port(_int SH -1 0 18(_ent (_in))))
				(_port(_int DIR -1 0 19(_ent (_in))))
				(_type(_int ~BIT_VECTOR~13 0 20(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int D 4 0 20(_ent (_in))))
				(_type(_int ~BIT_VECTOR~131 0 21(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int Q 5 0 21(_ent (_out))))
			)
		)
		(Adder8
			(_object
				(_port(_int A 2 0 33(_ent (_in))))
				(_port(_int B 2 0 33(_ent (_in))))
				(_port(_int Cin -1 0 34(_ent (_in))))
				(_port(_int Cout -1 0 35(_ent (_out))))
				(_port(_int Sum 2 0 36(_ent (_out))))
			)
		)
	)
	(_inst FSM 0 54(_comp Controller)
		(_port
			((STB)(STB))
			((CLK)(Clk))
			((LSB)(LSB))
			((Stop)(Stop))
			((Init)(Init))
			((Shift)(Shift))
			((Add)(Add))
			((Done)(Done))
		)
		(_use(_ent . Controller)
		)
	)
	(_inst R_SRB 0 55(_comp ShiftN)
		(_port
			((CLK)(Clk))
			((CLR)((i 0)))
			((LD)(Init))
			((SH)(Shift))
			((DIR)((i 1)))
			((D)(B))
			((Q)(Q_SRB))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst R_SRA 0 56(_comp ShiftN)
		(_port
			((CLK)(Clk))
			((CLR)((i 0)))
			((LD)(Init))
			((SH)(Shift))
			((DIR)((i 0)))
			((D)(A))
			((Q)(Q_SRA))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst ADDER 0 57(_comp Adder8)
		(_port
			((A)(Q_SRB))
			((B)(Result))
			((Cin)((i 0)))
			((Cout)(_open))
			((Sum)(AdderRes))
		)
		(_use(_ent . Adder8)
			(_port
				((A)(A))
				((B)(B))
				((Cin)(Cin))
				((Cout)(Cout))
				((Sum)(Sum))
			)
		)
	)
	(_inst ACC 0 58(_comp ShiftN)
		(_port
			((CLK)(Clk))
			((CLR)(Init))
			((LD)(Add))
			((SH)((i 0)))
			((DIR)((i 0)))
			((D)(AdderRes))
			((Q)(Result))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_block AsignacionSignals 0 60
		(_object
			(_prcs
				(line__64(_arch 0 0 64(_assignment(_alias((LSB)(Q_SRA(0))))(_trgt(8))(_sens(15(0))))))
				(line__65(_arch 1 0 65(_assignment(_trgt(9))(_sens(15(0))(15(1))(15(2))(15(3))(15(4))(15(5))(15(6))(15(7))))))
				(line__66(_arch 2 0 66(_assignment(_alias((AddS)(Add)))(_trgt(6))(_sens(12)))))
				(line__67(_arch 3 0 67(_assignment(_alias((ShiftS)(Shift)))(_trgt(7))(_sens(10)))))
			)
		)
	)
	(_object
		(_port(_int Clk -1 0 3(_ent(_in))))
		(_type(_int ~BIT_VECTOR{3~downto~0}~12 0 4(_array -1((_dto i 3 i 0)))))
		(_port(_int A 0 0 4(_ent(_in))))
		(_port(_int B 0 0 4(_ent(_in))))
		(_port(_int STB -1 0 5(_ent(_in))))
		(_port(_int Done -1 0 6(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int Result 1 0 7(_ent(_inout))))
		(_port(_int AddS -1 0 8(_ent(_out))))
		(_port(_int ShiftS -1 0 8(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 33(_array -1((_dto i 7 i 0)))))
		(_sig(_int LSB -1 0 49(_arch(_uni))))
		(_sig(_int Stop -1 0 49(_arch(_uni))))
		(_sig(_int Shift -1 0 49(_arch(_uni))))
		(_sig(_int Init -1 0 49(_arch(_uni))))
		(_sig(_int Add -1 0 49(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~133 0 50(_array -1((_dto i 7 i 0)))))
		(_sig(_int AdderRes 3 0 50(_arch(_uni))))
		(_sig(_int Q_SRB 3 0 50(_arch(_uni))))
		(_sig(_int Q_SRA 3 0 50(_arch(_uni))))
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . funcional 4 -1)
)
I 000050 55 4420          1762121937560 funcional
(_unit VHDL(multiplicador 0 1(funcional 0 11))
	(_version vf5)
	(_time 1762121937561 2025.11.02 19:18:57)
	(_source(\../src/Tp9.vhd\))
	(_parameters tan)
	(_code 030555040554041403001a58520550050a05000502)
	(_ent
		(_time 1762121874981)
	)
	(_comp
		(Controller
			(_object
				(_port(_int STB -1 0 27(_ent (_in))))
				(_port(_int CLK -1 0 27(_ent (_in))))
				(_port(_int LSB -1 0 27(_ent (_in))))
				(_port(_int Stop -1 0 27(_ent (_in))))
				(_port(_int Init -1 0 28(_ent (_out))))
				(_port(_int Shift -1 0 28(_ent (_out))))
				(_port(_int Add -1 0 28(_ent (_out))))
				(_port(_int Done -1 0 28(_ent (_out))))
			)
		)
		(ShiftN
			(_object
				(_port(_int CLK -1 0 15(_ent (_in))))
				(_port(_int CLR -1 0 16(_ent (_in))))
				(_port(_int LD -1 0 17(_ent (_in))))
				(_port(_int SH -1 0 18(_ent (_in))))
				(_port(_int DIR -1 0 19(_ent (_in))))
				(_type(_int ~BIT_VECTOR~13 0 20(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int D 4 0 20(_ent (_in))))
				(_type(_int ~BIT_VECTOR~131 0 21(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int Q 5 0 21(_ent (_out))))
			)
		)
		(Adder8
			(_object
				(_port(_int A 2 0 33(_ent (_in))))
				(_port(_int B 2 0 33(_ent (_in))))
				(_port(_int Cin -1 0 34(_ent (_in))))
				(_port(_int Cout -1 0 35(_ent (_out))))
				(_port(_int Sum 2 0 36(_ent (_out))))
			)
		)
	)
	(_inst FSM 0 54(_comp Controller)
		(_port
			((STB)(STB))
			((CLK)(Clk))
			((LSB)(LSB))
			((Stop)(Stop))
			((Init)(Init))
			((Shift)(Shift))
			((Add)(Add))
			((Done)(Done))
		)
		(_use(_ent . Controller)
		)
	)
	(_inst R_SRB 0 55(_comp ShiftN)
		(_port
			((CLK)(Clk))
			((CLR)((i 0)))
			((LD)(Init))
			((SH)(Shift))
			((DIR)((i 1)))
			((D)(B))
			((Q)(Q_SRB))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst R_SRA 0 56(_comp ShiftN)
		(_port
			((CLK)(Clk))
			((CLR)((i 0)))
			((LD)(Init))
			((SH)(Shift))
			((DIR)((i 0)))
			((D)(A))
			((Q)(Q_SRA))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst ADDER 0 57(_comp Adder8)
		(_port
			((A)(Q_SRB))
			((B)(Result))
			((Cin)((i 0)))
			((Cout)(_open))
			((Sum)(AdderRes))
		)
		(_use(_ent . Adder8)
			(_port
				((A)(A))
				((B)(B))
				((Cin)(Cin))
				((Cout)(Cout))
				((Sum)(Sum))
			)
		)
	)
	(_inst ACC 0 58(_comp ShiftN)
		(_port
			((CLK)(Clk))
			((CLR)(Init))
			((LD)(Add))
			((SH)((i 0)))
			((DIR)((i 0)))
			((D)(AdderRes))
			((Q)(Result))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_block AsignacionSignals 0 60
		(_object
			(_prcs
				(line__63(_arch 0 0 63(_assignment(_alias((LSB)(Q_SRA(0))))(_trgt(8))(_sens(15(0))))))
				(line__64(_arch 1 0 64(_assignment(_trgt(9))(_sens(15(0))(15(1))(15(2))(15(3))(15(4))(15(5))(15(6))(15(7))))))
				(line__65(_arch 2 0 65(_assignment(_alias((AddS)(Add)))(_trgt(6))(_sens(12)))))
				(line__66(_arch 3 0 66(_assignment(_alias((ShiftS)(Shift)))(_trgt(7))(_sens(10)))))
			)
		)
	)
	(_object
		(_port(_int Clk -1 0 3(_ent(_in))))
		(_type(_int ~BIT_VECTOR{3~downto~0}~12 0 4(_array -1((_dto i 3 i 0)))))
		(_port(_int A 0 0 4(_ent(_in))))
		(_port(_int B 0 0 4(_ent(_in))))
		(_port(_int STB -1 0 5(_ent(_in))))
		(_port(_int Done -1 0 6(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int Result 1 0 7(_ent(_inout))))
		(_port(_int AddS -1 0 8(_ent(_out))))
		(_port(_int ShiftS -1 0 8(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 33(_array -1((_dto i 7 i 0)))))
		(_sig(_int LSB -1 0 49(_arch(_uni))))
		(_sig(_int Stop -1 0 49(_arch(_uni))))
		(_sig(_int Shift -1 0 49(_arch(_uni))))
		(_sig(_int Init -1 0 49(_arch(_uni))))
		(_sig(_int Add -1 0 49(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~133 0 50(_array -1((_dto i 7 i 0)))))
		(_sig(_int AdderRes 3 0 50(_arch(_uni))))
		(_sig(_int Q_SRB 3 0 50(_arch(_uni))))
		(_sig(_int Q_SRA 3 0 50(_arch(_uni))))
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . funcional 4 -1)
)
I 000047 55 976           1762121989767 prueba
(_unit VHDL(simple 0 2(prueba 0 5))
	(_version vf5)
	(_time 1762121989768 2025.11.02 19:19:49)
	(_source(\../src/simple.vhd\))
	(_parameters tan)
	(_code eebab9bdb2b9eef9efecadb4bae9ede8e7e8bae9ee)
	(_ent
		(_time 1756325127014)
	)
	(_object
		(_type(_int ~STRING~13 0 6(_array -1((_to i 1 i 11)))))
		(_cnst(_int mensaje 0 0 6(_arch(_string \"hola, mundo"\))))
		(_sig(_int canal -1 0 7(_arch(_uni((i 32))))))
		(_var(_int linea -2 0 10(_prcs 0)))
		(_var(_int dummy -3 0 11(_prcs 0)))
		(_prcs
			(p1(_arch 0 0 9(_prcs(_wait_for)(_trgt(0))(_mon))))
		)
		(_subprogram
			(_ext WRITE(1 21))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext std.TEXTIO.LINE(1 LINE)))
		(_type(_ext std.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext std.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext std.TEXTIO.TEXT(1 TEXT)))
		(_var(_ext std.TEXTIO.OUTPUT(1 OUTPUT)))
	)
	(_use(std(standard))(std(TEXTIO)))
	(_model . prueba 1 -1)
)
I 000053 55 1456          1762121989787 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 1 4))
	(_version vf5)
	(_time 1762121989788 2025.11.02 19:19:49)
	(_source(\../src/practica2.vhd\(\../src/Tp2.vhd\)))
	(_parameters tan)
	(_code 0d585c0b5f5a5f1b085a1b575a0b090b0b0b0b0b09)
	(_ent
		(_time 1756945109009)
	)
	(_object
		(_port(_int Preset -1 0 3(_ent(_in))))
		(_port(_int Clear -1 0 4(_ent(_in))))
		(_port(_int Clock -1 0 5(_ent(_in))))
		(_port(_int Data -1 0 6(_ent(_in))))
		(_port(_int Q -1 0 7(_ent(_out))))
		(_port(_int QBar -1 0 8(_ent(_out))))
		(_sig(_int A -1 1 6(_arch(_uni))))
		(_sig(_int B -1 1 6(_arch(_uni))))
		(_sig(_int C -1 1 6(_arch(_uni))))
		(_sig(_int D -1 1 6(_arch(_uni))))
		(_sig(_int Qint -1 1 7(_arch(_uni))))
		(_sig(_int QbarInt -1 1 7(_arch(_uni))))
		(_prcs
			(line__10(_arch 0 1 10(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__11(_arch 1 1 11(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__12(_arch 2 1 12(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__13(_arch 3 1 13(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__14(_arch 4 1 14(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__15(_arch 5 1 15(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__16(_arch 6 1 16(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__17(_arch 7 1 17(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000047 55 1572          1762121989793 Driver
(_unit VHDL(test_dff 0 35(driver 1 23))
	(_version vf5)
	(_time 1762121989794 2025.11.02 19:19:49)
	(_source(\../src/practica2.vhd\(\../src/Tp2.vhd\)))
	(_parameters tan)
	(_code 0d595c0b5c5b5a1a0d5d4b57580b0b0b0b0a090b08)
	(_ent
		(_time 1757604784042)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 1 26(_ent (_in))))
				(_port(_int Clear -1 1 26(_ent (_in))))
				(_port(_int Clock -1 1 26(_ent (_in))))
				(_port(_int Data -1 1 26(_ent (_in))))
				(_port(_int Q -1 1 27(_ent (_out))))
				(_port(_int Qbar -1 1 27(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 45(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(QBar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 1 34(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 1 34(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 1 35(_arch(_uni))))
		(_sig(_int Data -1 1 35(_arch(_uni))))
		(_sig(_int Q -1 1 35(_arch(_uni))))
		(_sig(_int QBar -1 1 35(_arch(_uni))))
		(_cnst(_int Tsetup -2 1 40(_arch((ps 4652007308841189376)))))
		(_cnst(_int Thold -2 1 41(_arch((ps 4652007308841189376)))))
		(_cnst(_int TClk -2 1 42(_arch((ps 4656519704561582080)))))
		(_cnst(_int \TClk/2\ -2 1 0(_int gms(_code 2))))
		(_prcs
			(ClockGen(_arch 0 1 51(_prcs(_wait_for)(_trgt(2)))))
			(Stimulus(_arch 1 1 62(_prcs(_wait_for)(_trgt(1)(3))(_sens(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
	)
	(_use(std(standard)))
	(_model . Driver 3 -1)
)
I 000051 55 2526          1762121989809 Estructura
(_unit VHDL(latch8 0 5(estructura 0 15))
	(_version vf5)
	(_time 1762121989810 2025.11.02 19:19:49)
	(_source(\../src/Tp3.vhd\))
	(_parameters tan)
	(_code 1d481b1a484b4d0b1c1b0542441b4e1b1c1a191b1e)
	(_ent
		(_time 1757617207297)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 18(_ent (_in))))
				(_port(_int Clear -1 0 19(_ent (_in))))
				(_port(_int Clock -1 0 20(_ent (_in))))
				(_port(_int Data -1 0 21(_ent (_in))))
				(_port(_int Q -1 0 22(_ent (_out))))
				(_port(_int QBar -1 0 23(_ent (_out))))
			)
		)
	)
	(_inst F7 0 29(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(7)))
			((Q)(Q(7)))
			((QBar)(QBar(7)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F6 0 30(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(6)))
			((Q)(Q(6)))
			((QBar)(QBar(6)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F5 0 31(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(5)))
			((Q)(Q(5)))
			((QBar)(QBar(5)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F4 0 32(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(4)))
			((Q)(Q(4)))
			((QBar)(QBar(4)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F3 0 33(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(3)))
			((Q)(Q(3)))
			((QBar)(QBar(3)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F2 0 34(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(2)))
			((Q)(Q(2)))
			((QBar)(QBar(2)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F1 0 35(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(1)))
			((Q)(Q(1)))
			((QBar)(QBar(1)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F0 0 36(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(0)))
			((Q)(Q(0)))
			((QBar)(QBar(0)))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 7(_ent(_in))))
		(_port(_int Clk -1 0 8(_ent(_in))))
		(_port(_int Pre -1 0 9(_ent(_in))))
		(_port(_int Clr -1 0 10(_ent(_in))))
		(_port(_int Q 0 0 11(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 27(_array -1((_dto i 7 i 0)))))
		(_sig(_int QBar 1 0 27(_arch(_uni))))
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
)
I 000047 55 1425          1762121989815 Driver
(_unit VHDL(test_latch8 0 44(driver 0 47))
	(_version vf5)
	(_time 1762121989816 2025.11.02 19:19:49)
	(_source(\../src/Tp3.vhd\))
	(_parameters tan)
	(_code 1d494c1a4c4b4a0a1a1d5b471f1b1c1a191b1e1b15)
	(_ent
		(_time 1757617207303)
	)
	(_comp
		(Latch8
			(_object
				(_port(_int D 0 0 50(_ent (_in))))
				(_port(_int Clk -1 0 51(_ent (_in))))
				(_port(_int Pre -1 0 52(_ent (_in))))
				(_port(_int Clr -1 0 53(_ent (_in))))
				(_port(_int Q 0 0 54(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 61(_comp Latch8)
		(_port
			((D)(D))
			((Clk)(Clk))
			((Pre)(Pre))
			((Clr)(Clr))
			((Q)(Q))
		)
		(_use(_ent . Latch8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 50(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 0 58(_array -1((_dto i 7 i 0)))))
		(_sig(_int D 1 0 58(_arch(_uni))))
		(_sig(_int Q 1 0 58(_arch(_uni))))
		(_sig(_int Clk -1 0 59(_arch(_uni((i 1))))))
		(_sig(_int Pre -1 0 59(_arch(_uni((i 1))))))
		(_sig(_int Clr -1 0 59(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 64(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 0 64(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 0 63(_prcs(_wait_for)(_trgt(0)(2)(3)(4))(_mon)(_read(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16777216 16842752)
		(1684107084 1767982624 6579564)
	)
	(_model . Driver 1 -1)
)
I 000049 55 694           1762121989825 ecuacion
(_unit VHDL(fulladder 0 4(ecuacion 0 5))
	(_version vf5)
	(_time 1762121989826 2025.11.02 19:19:49)
	(_source(\../src/Tp4.vhd\))
	(_parameters tan)
	(_code 2c797f297a7b2b3a7f783d76792a282a292b2e2a2a)
	(_ent
		(_time 1760631855757)
	)
	(_object
		(_port(_int X -1 0 6(_ent(_in))))
		(_port(_int Y -1 0 6(_ent(_in))))
		(_port(_int Cin -1 0 6(_ent(_in))))
		(_port(_int Cout -1 0 7(_ent(_out))))
		(_port(_int Sum -1 0 7(_ent(_out))))
		(_prcs
			(line__7(_arch 0 0 7(_assignment(_trgt(4))(_sens(0)(1)(2)))))
			(line__8(_arch 1 0 8(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . ecuacion 2 -1)
)
I 000047 55 1536          1762121989831 driver
(_unit VHDL(test_sumador 0 15(driver 0 18))
	(_version vf5)
	(_time 1762121989832 2025.11.02 19:19:49)
	(_source(\../src/Tp4.vhd\))
	(_parameters tan)
	(_code 2c787d287a7a7b3b2a2f6a777e2b292a782a2d2a28)
	(_ent
		(_time 1760631980048)
	)
	(_comp
		(fulladder
			(_object
				(_port(_int X -1 0 20(_ent (_in))))
				(_port(_int Y -1 0 20(_ent (_in))))
				(_port(_int Cin -1 0 20(_ent (_in))))
				(_port(_int Cout -1 0 20(_ent (_out))))
				(_port(_int Sum -1 0 20(_ent (_out))))
			)
		)
	)
	(_inst uut 0 24(_comp fulladder)
		(_port
			((X)(X))
			((Y)(Y))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . fulladder)
		)
	)
	(_object
		(_sig(_int X -1 0 22(_arch(_uni))))
		(_sig(_int Y -1 0 22(_arch(_uni))))
		(_sig(_int Cin -1 0 22(_arch(_uni))))
		(_sig(_int Cout -1 0 22(_arch(_uni))))
		(_sig(_int Sum -1 0 22(_arch(_uni))))
		(_type(_int Entry 0 26(_record(X -1)(Y -1)(Cin -1)(Cout -1)(Sum -1))))
		(_type(_int Table 0 30(_array 0((_to i 0 i 7)))))
		(_cnst(_int Tabla 1 0 31(_prcs 0((((i 0))((i 0))((i 0))((i 0))((i 0)))(((i 0))((i 0))((i 1))((i 0))((i 1)))(((i 0))((i 1))((i 0))((i 0))((i 1)))(((i 0))((i 1))((i 1))((i 1))((i 0)))(((i 1))((i 0))((i 0))((i 0))((i 1)))(((i 1))((i 0))((i 1))((i 1))((i 0)))(((i 1))((i 1))((i 0))((i 1))((i 0)))(((i 1))((i 1))((i 1))((i 1))((i 1)))))))
		(_prcs
			(estimulo(_arch 0 0 25(_prcs(_trgt(0)(1)(2))(_mon)(_read(3)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . driver 1 -1)
)
I 000049 55 1300          1762121989854 Behavior
(_unit VHDL(shiftn 0 1(behavior 0 17))
	(_version vf5)
	(_time 1762121989855 2025.11.02 19:19:49)
	(_source(\../src/Tp6.vhd\))
	(_parameters tan)
	(_code 4c181a4e171b115a481a5816484b4f4a444a454a4a)
	(_ent
		(_time 1762105610433)
	)
	(_object
		(_port(_int CLK -1 0 3(_ent(_in)(_event))))
		(_port(_int CLR -1 0 4(_ent(_in))))
		(_port(_int LD -1 0 5(_ent(_in))))
		(_port(_int SH -1 0 6(_ent(_in))))
		(_port(_int DIR -1 0 7(_ent(_in))))
		(_type(_int ~BIT_VECTOR~12 0 8(_array -1((_uto i 0 i 2147483647)))))
		(_port(_int D 0 0 8(_ent(_in))))
		(_type(_int ~BIT_VECTOR~121 0 9(_array -1((_uto i 0 i 2147483647)))))
		(_port(_int Q 1 0 9(_ent(_out))))
		(_type(_int InBits 0 20(_scalar (_dto c 2 i 0))))
		(_type(_int OutBits 0 21(_scalar (_dto c 3 i 0))))
		(_type(_int ~BIT_VECTOR{Q'LENGTH-1~downto~0}~13 0 22(_array -1((_dto c 4 i 0)))))
		(_var(_int State 4 0 22(_prcs 1)))
		(_prcs
			(line__12(_ent 0 0 12(_assertion(_mon))))
			(Shifter(_arch 1 0 19(_prcs(_simple)(_trgt(6))(_sens(0)(1))(_read(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(1920233029 543253601 1869488196 1650811936 1702043749 1634541682 1629954163 1634231150 1970348071 1634476133 1818325792 543253609 81)
	)
	(_model . Behavior 5 -1)
)
I 000047 55 1572          1762121989867 Driver
(_unit VHDL(test_shiftn 0 47(driver 0 49))
	(_version vf5)
	(_time 1762121989868 2025.11.02 19:19:49)
	(_source(\../src/Tp6.vhd\))
	(_parameters tan)
	(_code 5b0f0a580c0d0c4c5d081d00095d535d525d5d5c5f)
	(_ent
		(_time 1762105610458)
	)
	(_comp
		(ShiftN
			(_object
				(_port(_int CLK -1 0 52(_ent (_in))))
				(_port(_int CLR -1 0 53(_ent (_in))))
				(_port(_int LD -1 0 54(_ent (_in))))
				(_port(_int SH -1 0 55(_ent (_in))))
				(_port(_int DIR -1 0 56(_ent (_in))))
				(_type(_int ~BIT_VECTOR~13 0 57(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int D 2 0 57(_ent (_in))))
				(_type(_int ~BIT_VECTOR~131 0 58(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int Q 3 0 58(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 67(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)(CLR))
			((LD)(LD))
			((SH)(SH))
			((DIR)(DIR))
			((D)(D))
			((Q)(Q))
		)
		(_use(_ent . ShiftN)
		)
	)
	(_object
		(_sig(_int CLK -1 0 62(_arch(_uni))))
		(_sig(_int CLR -1 0 62(_arch(_uni))))
		(_sig(_int LD -1 0 62(_arch(_uni))))
		(_sig(_int SH -1 0 62(_arch(_uni))))
		(_sig(_int DIR -1 0 62(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{1~to~4}~13 0 63(_array -1((_to i 1 i 4)))))
		(_sig(_int D 0 0 63(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{8~downto~1}~13 0 64(_array -1((_dto i 8 i 1)))))
		(_sig(_int Q 1 0 64(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 69(_prcs(_wait_for)(_trgt(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(65793)
	)
	(_model . Driver 1 -1)
)
I 000051 55 1865          1762121989886 Estructura
(_unit VHDL(adder8 0 1(estructura 0 5))
	(_version vf5)
	(_time 1762121989887 2025.11.02 19:19:49)
	(_source(\../src/Tp5.vhd\))
	(_parameters tan)
	(_code 6b3e3f6b3d3c3b7d6f647934326d6a6d6f6d6f6d6e)
	(_ent
		(_time 1762105504299)
	)
	(_comp
		(fulladder
			(_object
				(_port(_int X -1 0 7(_ent (_in))))
				(_port(_int Y -1 0 7(_ent (_in))))
				(_port(_int Cin -1 0 7(_ent (_in))))
				(_port(_int Cout -1 0 7(_ent (_out))))
				(_port(_int Sum -1 0 7(_ent (_out))))
			)
		)
	)
	(_generate Stages 0 11(_for 2 )
		(_generate LowBit 0 13(_if 1)
			(_inst FA 0 15(_comp fulladder)
				(_port
					((X)(A(0)))
					((Y)(B(0)))
					((Cin)(Cin))
					((Cout)(C(0)))
					((Sum)(Sum(0)))
				)
				(_use(_ent . fulladder)
				)
			)
		)
		(_generate OtherBits 0 18(_if 2)
			(_inst FA 0 20(_comp fulladder)
				(_port
					((X)(A(_object 0)))
					((Y)(B(_object 0)))
					((Cin)(C(_index 3)))
					((Cout)(C(_object 0)))
					((Sum)(Sum(_object 0)))
				)
				(_use(_ent . fulladder)
				)
			)
		)
		(_object
			(_cnst(_int i 2 0 12(_arch)))
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 2(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 2(_ent(_in))))
		(_port(_int B 0 0 2(_ent(_in))))
		(_port(_int Cin -1 0 2(_ent(_in))))
		(_port(_int Cout -1 0 2(_ent(_out))))
		(_port(_int Sum 0 0 2(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 9(_array -1((_dto i 7 i 0)))))
		(_sig(_int C 1 0 9(_arch(_uni))))
		(_type(_int ~INTEGER~range~7~downto~0~13 0 12(_scalar (_dto i 7 i 0))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_alias((Cout)(C(7))))(_trgt(3))(_sens(5(7))))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Estructura 4 -1)
)
I 000047 55 1376          1762121989892 Driver
(_unit VHDL(test_adder8 0 30(driver 0 32))
	(_version vf5)
	(_time 1762121989893 2025.11.02 19:19:49)
	(_source(\../src/Tp5.vhd\))
	(_parameters tan)
	(_code 6b3f3a6b3c3d3c7c6e672d313b6d6f6d6f6d6e6c69)
	(_ent
		(_time 1762105504320)
	)
	(_comp
		(Adder8
			(_object
				(_port(_int A 0 0 34(_ent (_in))))
				(_port(_int B 0 0 34(_ent (_in))))
				(_port(_int Cin -1 0 34(_ent (_in))))
				(_port(_int Cout -1 0 34(_ent (_out))))
				(_port(_int Sum 0 0 34(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 39(_comp Adder8)
		(_port
			((A)(A))
			((B)(B))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . Adder8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 34(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 0 36(_array -1((_dto i 7 i 0)))))
		(_sig(_int A 1 0 36(_arch(_uni))))
		(_sig(_int B 1 0 36(_arch(_uni))))
		(_sig(_int Sum 1 0 36(_arch(_uni))))
		(_sig(_int Cin -1 0 37(_arch(_uni((i 0))))))
		(_sig(_int Cout -1 0 37(_arch(_uni((i 0))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 41(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 0 41(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 0 40(_prcs(_wait_for)(_trgt(0)(1))(_read(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(0 0)
		(0 16777216)
	)
	(_model . Driver 1 -1)
)
I 000044 55 1158          1762121989906 FSM
(_unit VHDL(controller 0 1(fsm 0 8))
	(_version vf5)
	(_time 1762121989907 2025.11.02 19:19:49)
	(_source(\../src/Tp7.vhd\))
	(_parameters tan)
	(_code 7a2f2c7b7d2d7b6d7d7d68207d7c297c297c7f7d78)
	(_ent
		(_time 1762105724364)
	)
	(_object
		(_port(_int STB -1 0 3(_ent(_in))))
		(_port(_int CLK -1 0 3(_ent(_in)(_event))))
		(_port(_int LSB -1 0 3(_ent(_in))))
		(_port(_int Stop -1 0 3(_ent(_in))))
		(_port(_int Init -1 0 4(_ent(_out))))
		(_port(_int Shift -1 0 4(_ent(_out))))
		(_port(_int Add -1 0 4(_ent(_out))))
		(_port(_int Done -1 0 4(_ent(_out))))
		(_type(_int States 0 9(_enum1 InitS CheckS AddS ShiftS EndS (_to i 0 i 4))))
		(_sig(_int State 0 0 10(_arch(_uni((i 4))))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(4))(_sens(8)))))
			(line__15(_arch 1 0 15(_assignment(_trgt(6))(_sens(8)))))
			(line__16(_arch 2 0 16(_assignment(_trgt(5))(_sens(8)))))
			(line__17(_arch 3 0 17(_assignment(_trgt(7))(_sens(8)))))
			(StateMachine(_arch 4 0 20(_prcs(_trgt(8))(_sens(1)(0)(2)(3)(8))(_dssslsensitivity 1))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . FSM 5 -1)
)
I 000047 55 1744          1762121989917 Driver
(_unit VHDL(test_controller 0 53(driver 0 55))
	(_version vf5)
	(_time 1762121989918 2025.11.02 19:19:49)
	(_source(\../src/Tp7.vhd\))
	(_parameters tan)
	(_code 8adedb84dedcdd9d8c88ccd0d88cdc8cdf8d8e8d88)
	(_ent
		(_time 1762105724375)
	)
	(_comp
		(Controller
			(_object
				(_port(_int STB -1 0 58(_ent (_in))))
				(_port(_int CLK -1 0 58(_ent (_in))))
				(_port(_int LSB -1 0 58(_ent (_in))))
				(_port(_int Stop -1 0 58(_ent (_in))))
				(_port(_int Init -1 0 59(_ent (_out))))
				(_port(_int Shift -1 0 59(_ent (_out))))
				(_port(_int Add -1 0 59(_ent (_out))))
				(_port(_int Done -1 0 59(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 67(_comp Controller)
		(_port
			((STB)(STB))
			((CLK)(CLK))
			((LSB)(LSB))
			((Stop)(Stop))
			((Init)(Init))
			((Shift)(Shift))
			((Add)(Add))
			((Done)(Done))
		)
		(_use(_ent . Controller)
		)
	)
	(_object
		(_sig(_int STB -1 0 63(_arch(_uni))))
		(_sig(_int LSB -1 0 63(_arch(_uni))))
		(_sig(_int Done -1 0 63(_arch(_uni))))
		(_sig(_int Init -1 0 63(_arch(_uni))))
		(_sig(_int Shift -1 0 63(_arch(_uni))))
		(_sig(_int Add -1 0 63(_arch(_uni))))
		(_sig(_int Stop -1 0 63(_arch(_uni))))
		(_sig(_int CLK -1 0 64(_arch(_uni((i 1)))(_event))))
		(_sig(_int ENA -1 0 64(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 73(_array -1((_dto i 7 i 0)))))
		(_var(_int Val 0 0 73(_prcs 2)))
		(_prcs
			(Clock(_arch 0 0 69(_assignment(_trgt(7))(_sens(7)(8)))))
			(Enable(_arch 1 0 70(_assignment(_trgt(8)))))
			(Stimulus(_arch 2 0 72(_prcs(_trgt(0)(1)(6))(_sens(7))(_read(2)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16843008 16777472)
	)
	(_model . Driver 3 -1)
)
I 000050 55 4420          1762121989936 funcional
(_unit VHDL(multiplicador 0 1(funcional 0 11))
	(_version vf5)
	(_time 1762121989937 2025.11.02 19:19:49)
	(_source(\../src/Tp9.vhd\))
	(_parameters tan)
	(_code 9acf9b94cecd9d8d9a9983c1cb9cc99c939c999c9b)
	(_ent
		(_time 1762121874981)
	)
	(_comp
		(Controller
			(_object
				(_port(_int STB -1 0 27(_ent (_in))))
				(_port(_int CLK -1 0 27(_ent (_in))))
				(_port(_int LSB -1 0 27(_ent (_in))))
				(_port(_int Stop -1 0 27(_ent (_in))))
				(_port(_int Init -1 0 28(_ent (_out))))
				(_port(_int Shift -1 0 28(_ent (_out))))
				(_port(_int Add -1 0 28(_ent (_out))))
				(_port(_int Done -1 0 28(_ent (_out))))
			)
		)
		(ShiftN
			(_object
				(_port(_int CLK -1 0 15(_ent (_in))))
				(_port(_int CLR -1 0 16(_ent (_in))))
				(_port(_int LD -1 0 17(_ent (_in))))
				(_port(_int SH -1 0 18(_ent (_in))))
				(_port(_int DIR -1 0 19(_ent (_in))))
				(_type(_int ~BIT_VECTOR~13 0 20(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int D 4 0 20(_ent (_in))))
				(_type(_int ~BIT_VECTOR~131 0 21(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int Q 5 0 21(_ent (_out))))
			)
		)
		(Adder8
			(_object
				(_port(_int A 2 0 33(_ent (_in))))
				(_port(_int B 2 0 33(_ent (_in))))
				(_port(_int Cin -1 0 34(_ent (_in))))
				(_port(_int Cout -1 0 35(_ent (_out))))
				(_port(_int Sum 2 0 36(_ent (_out))))
			)
		)
	)
	(_inst FSM 0 54(_comp Controller)
		(_port
			((STB)(STB))
			((CLK)(Clk))
			((LSB)(LSB))
			((Stop)(Stop))
			((Init)(Init))
			((Shift)(Shift))
			((Add)(Add))
			((Done)(Done))
		)
		(_use(_ent . Controller)
		)
	)
	(_inst R_SRB 0 55(_comp ShiftN)
		(_port
			((CLK)(Clk))
			((CLR)((i 0)))
			((LD)(Init))
			((SH)(Shift))
			((DIR)((i 1)))
			((D)(B))
			((Q)(Q_SRB))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst R_SRA 0 56(_comp ShiftN)
		(_port
			((CLK)(Clk))
			((CLR)((i 0)))
			((LD)(Init))
			((SH)(Shift))
			((DIR)((i 0)))
			((D)(A))
			((Q)(Q_SRA))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst ADDER 0 57(_comp Adder8)
		(_port
			((A)(Q_SRB))
			((B)(Result))
			((Cin)((i 0)))
			((Cout)(_open))
			((Sum)(AdderRes))
		)
		(_use(_ent . Adder8)
			(_port
				((A)(A))
				((B)(B))
				((Cin)(Cin))
				((Cout)(Cout))
				((Sum)(Sum))
			)
		)
	)
	(_inst ACC 0 58(_comp ShiftN)
		(_port
			((CLK)(Clk))
			((CLR)(Init))
			((LD)(Add))
			((SH)((i 0)))
			((DIR)((i 0)))
			((D)(AdderRes))
			((Q)(Result))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_block AsignacionSignals 0 60
		(_object
			(_prcs
				(line__63(_arch 0 0 63(_assignment(_alias((LSB)(Q_SRA(0))))(_trgt(8))(_sens(15(0))))))
				(line__64(_arch 1 0 64(_assignment(_trgt(9))(_sens(15(0))(15(1))(15(2))(15(3))(15(4))(15(5))(15(6))(15(7))))))
				(line__65(_arch 2 0 65(_assignment(_alias((AddS)(Add)))(_trgt(6))(_sens(12)))))
				(line__66(_arch 3 0 66(_assignment(_alias((ShiftS)(Shift)))(_trgt(7))(_sens(10)))))
			)
		)
	)
	(_object
		(_port(_int Clk -1 0 3(_ent(_in))))
		(_type(_int ~BIT_VECTOR{3~downto~0}~12 0 4(_array -1((_dto i 3 i 0)))))
		(_port(_int A 0 0 4(_ent(_in))))
		(_port(_int B 0 0 4(_ent(_in))))
		(_port(_int STB -1 0 5(_ent(_in))))
		(_port(_int Done -1 0 6(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int Result 1 0 7(_ent(_inout))))
		(_port(_int AddS -1 0 8(_ent(_out))))
		(_port(_int ShiftS -1 0 8(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 33(_array -1((_dto i 7 i 0)))))
		(_sig(_int LSB -1 0 49(_arch(_uni))))
		(_sig(_int Stop -1 0 49(_arch(_uni))))
		(_sig(_int Shift -1 0 49(_arch(_uni))))
		(_sig(_int Init -1 0 49(_arch(_uni))))
		(_sig(_int Add -1 0 49(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~133 0 50(_array -1((_dto i 7 i 0)))))
		(_sig(_int AdderRes 3 0 50(_arch(_uni))))
		(_sig(_int Q_SRB 3 0 50(_arch(_uni))))
		(_sig(_int Q_SRA 3 0 50(_arch(_uni))))
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . funcional 4 -1)
)
I 000047 55 976           1762122029671 prueba
(_unit VHDL(simple 0 2(prueba 0 5))
	(_version vf5)
	(_time 1762122029672 2025.11.02 19:20:29)
	(_source(\../src/simple.vhd\))
	(_parameters tan)
	(_code d0d1da82d987d0c7d1d2938a84d7d3d6d9d684d7d0)
	(_ent
		(_time 1756325127014)
	)
	(_object
		(_type(_int ~STRING~13 0 6(_array -1((_to i 1 i 11)))))
		(_cnst(_int mensaje 0 0 6(_arch(_string \"hola, mundo"\))))
		(_sig(_int canal -1 0 7(_arch(_uni((i 32))))))
		(_var(_int linea -2 0 10(_prcs 0)))
		(_var(_int dummy -3 0 11(_prcs 0)))
		(_prcs
			(p1(_arch 0 0 9(_prcs(_wait_for)(_trgt(0))(_mon))))
		)
		(_subprogram
			(_ext WRITE(1 21))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext std.TEXTIO.LINE(1 LINE)))
		(_type(_ext std.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext std.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext std.TEXTIO.TEXT(1 TEXT)))
		(_var(_ext std.TEXTIO.OUTPUT(1 OUTPUT)))
	)
	(_use(std(standard))(std(TEXTIO)))
	(_model . prueba 1 -1)
)
I 000053 55 1456          1762122029687 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 1 4))
	(_version vf5)
	(_time 1762122029688 2025.11.02 19:20:29)
	(_source(\../src/practica2.vhd\(\../src/Tp2.vhd\)))
	(_parameters tan)
	(_code e0e0edb3e6b7b2f6e5b7f6bab7e6e4e6e6e6e6e6e4)
	(_ent
		(_time 1756945109009)
	)
	(_object
		(_port(_int Preset -1 0 3(_ent(_in))))
		(_port(_int Clear -1 0 4(_ent(_in))))
		(_port(_int Clock -1 0 5(_ent(_in))))
		(_port(_int Data -1 0 6(_ent(_in))))
		(_port(_int Q -1 0 7(_ent(_out))))
		(_port(_int QBar -1 0 8(_ent(_out))))
		(_sig(_int A -1 1 6(_arch(_uni))))
		(_sig(_int B -1 1 6(_arch(_uni))))
		(_sig(_int C -1 1 6(_arch(_uni))))
		(_sig(_int D -1 1 6(_arch(_uni))))
		(_sig(_int Qint -1 1 7(_arch(_uni))))
		(_sig(_int QbarInt -1 1 7(_arch(_uni))))
		(_prcs
			(line__10(_arch 0 1 10(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__11(_arch 1 1 11(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__12(_arch 2 1 12(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__13(_arch 3 1 13(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__14(_arch 4 1 14(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__15(_arch 5 1 15(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__16(_arch 6 1 16(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__17(_arch 7 1 17(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000047 55 1572          1762122029693 Driver
(_unit VHDL(test_dff 0 35(driver 1 23))
	(_version vf5)
	(_time 1762122029694 2025.11.02 19:20:29)
	(_source(\../src/practica2.vhd\(\../src/Tp2.vhd\)))
	(_parameters tan)
	(_code e0e1edb3e5b6b7f7e0b0a6bab5e6e6e6e6e7e4e6e5)
	(_ent
		(_time 1757604784042)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 1 26(_ent (_in))))
				(_port(_int Clear -1 1 26(_ent (_in))))
				(_port(_int Clock -1 1 26(_ent (_in))))
				(_port(_int Data -1 1 26(_ent (_in))))
				(_port(_int Q -1 1 27(_ent (_out))))
				(_port(_int Qbar -1 1 27(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 45(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(QBar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 1 34(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 1 34(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 1 35(_arch(_uni))))
		(_sig(_int Data -1 1 35(_arch(_uni))))
		(_sig(_int Q -1 1 35(_arch(_uni))))
		(_sig(_int QBar -1 1 35(_arch(_uni))))
		(_cnst(_int Tsetup -2 1 40(_arch((ps 4652007308841189376)))))
		(_cnst(_int Thold -2 1 41(_arch((ps 4652007308841189376)))))
		(_cnst(_int TClk -2 1 42(_arch((ps 4656519704561582080)))))
		(_cnst(_int \TClk/2\ -2 1 0(_int gms(_code 2))))
		(_prcs
			(ClockGen(_arch 0 1 51(_prcs(_wait_for)(_trgt(2)))))
			(Stimulus(_arch 1 1 62(_prcs(_wait_for)(_trgt(1)(3))(_sens(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
	)
	(_use(std(standard)))
	(_model . Driver 3 -1)
)
I 000051 55 2526          1762122029708 Estructura
(_unit VHDL(latch8 0 5(estructura 0 15))
	(_version vf5)
	(_time 1762122029709 2025.11.02 19:20:29)
	(_source(\../src/Tp3.vhd\))
	(_parameters tan)
	(_code efefb5bcb8b9bff9eee9f7b0b6e9bce9eee8ebe9ec)
	(_ent
		(_time 1757617207297)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 18(_ent (_in))))
				(_port(_int Clear -1 0 19(_ent (_in))))
				(_port(_int Clock -1 0 20(_ent (_in))))
				(_port(_int Data -1 0 21(_ent (_in))))
				(_port(_int Q -1 0 22(_ent (_out))))
				(_port(_int QBar -1 0 23(_ent (_out))))
			)
		)
	)
	(_inst F7 0 29(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(7)))
			((Q)(Q(7)))
			((QBar)(QBar(7)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F6 0 30(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(6)))
			((Q)(Q(6)))
			((QBar)(QBar(6)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F5 0 31(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(5)))
			((Q)(Q(5)))
			((QBar)(QBar(5)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F4 0 32(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(4)))
			((Q)(Q(4)))
			((QBar)(QBar(4)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F3 0 33(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(3)))
			((Q)(Q(3)))
			((QBar)(QBar(3)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F2 0 34(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(2)))
			((Q)(Q(2)))
			((QBar)(QBar(2)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F1 0 35(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(1)))
			((Q)(Q(1)))
			((QBar)(QBar(1)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F0 0 36(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(0)))
			((Q)(Q(0)))
			((QBar)(QBar(0)))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 7(_ent(_in))))
		(_port(_int Clk -1 0 8(_ent(_in))))
		(_port(_int Pre -1 0 9(_ent(_in))))
		(_port(_int Clr -1 0 10(_ent(_in))))
		(_port(_int Q 0 0 11(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 27(_array -1((_dto i 7 i 0)))))
		(_sig(_int QBar 1 0 27(_arch(_uni))))
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
)
I 000047 55 1425          1762122029714 Driver
(_unit VHDL(test_latch8 0 44(driver 0 47))
	(_version vf5)
	(_time 1762122029715 2025.11.02 19:20:29)
	(_source(\../src/Tp3.vhd\))
	(_parameters tan)
	(_code fffef2afaca9a8e8f8ffb9a5fdf9fef8fbf9fcf9f7)
	(_ent
		(_time 1757617207303)
	)
	(_comp
		(Latch8
			(_object
				(_port(_int D 0 0 50(_ent (_in))))
				(_port(_int Clk -1 0 51(_ent (_in))))
				(_port(_int Pre -1 0 52(_ent (_in))))
				(_port(_int Clr -1 0 53(_ent (_in))))
				(_port(_int Q 0 0 54(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 61(_comp Latch8)
		(_port
			((D)(D))
			((Clk)(Clk))
			((Pre)(Pre))
			((Clr)(Clr))
			((Q)(Q))
		)
		(_use(_ent . Latch8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 50(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 0 58(_array -1((_dto i 7 i 0)))))
		(_sig(_int D 1 0 58(_arch(_uni))))
		(_sig(_int Q 1 0 58(_arch(_uni))))
		(_sig(_int Clk -1 0 59(_arch(_uni((i 1))))))
		(_sig(_int Pre -1 0 59(_arch(_uni((i 1))))))
		(_sig(_int Clr -1 0 59(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 64(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 0 64(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 0 63(_prcs(_wait_for)(_trgt(0)(2)(3)(4))(_mon)(_read(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16777216 16842752)
		(1684107084 1767982624 6579564)
	)
	(_model . Driver 1 -1)
)
I 000049 55 694           1762122029725 ecuacion
(_unit VHDL(fulladder 0 4(ecuacion 0 5))
	(_version vf5)
	(_time 1762122029726 2025.11.02 19:20:29)
	(_source(\../src/Tp4.vhd\))
	(_parameters tan)
	(_code 0f0f58085c5808195c5b1e555a090b090a080d0909)
	(_ent
		(_time 1760631855757)
	)
	(_object
		(_port(_int X -1 0 6(_ent(_in))))
		(_port(_int Y -1 0 6(_ent(_in))))
		(_port(_int Cin -1 0 6(_ent(_in))))
		(_port(_int Cout -1 0 7(_ent(_out))))
		(_port(_int Sum -1 0 7(_ent(_out))))
		(_prcs
			(line__7(_arch 0 0 7(_assignment(_trgt(4))(_sens(0)(1)(2)))))
			(line__8(_arch 1 0 8(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . ecuacion 2 -1)
)
I 000047 55 1536          1762122029731 driver
(_unit VHDL(test_sumador 0 15(driver 0 18))
	(_version vf5)
	(_time 1762122029732 2025.11.02 19:20:29)
	(_source(\../src/Tp4.vhd\))
	(_parameters tan)
	(_code 0f0e5a095c595818090c49545d080a095b090e090b)
	(_ent
		(_time 1760631980048)
	)
	(_comp
		(fulladder
			(_object
				(_port(_int X -1 0 20(_ent (_in))))
				(_port(_int Y -1 0 20(_ent (_in))))
				(_port(_int Cin -1 0 20(_ent (_in))))
				(_port(_int Cout -1 0 20(_ent (_out))))
				(_port(_int Sum -1 0 20(_ent (_out))))
			)
		)
	)
	(_inst uut 0 24(_comp fulladder)
		(_port
			((X)(X))
			((Y)(Y))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . fulladder)
		)
	)
	(_object
		(_sig(_int X -1 0 22(_arch(_uni))))
		(_sig(_int Y -1 0 22(_arch(_uni))))
		(_sig(_int Cin -1 0 22(_arch(_uni))))
		(_sig(_int Cout -1 0 22(_arch(_uni))))
		(_sig(_int Sum -1 0 22(_arch(_uni))))
		(_type(_int Entry 0 26(_record(X -1)(Y -1)(Cin -1)(Cout -1)(Sum -1))))
		(_type(_int Table 0 30(_array 0((_to i 0 i 7)))))
		(_cnst(_int Tabla 1 0 31(_prcs 0((((i 0))((i 0))((i 0))((i 0))((i 0)))(((i 0))((i 0))((i 1))((i 0))((i 1)))(((i 0))((i 1))((i 0))((i 0))((i 1)))(((i 0))((i 1))((i 1))((i 1))((i 0)))(((i 1))((i 0))((i 0))((i 0))((i 1)))(((i 1))((i 0))((i 1))((i 1))((i 0)))(((i 1))((i 1))((i 0))((i 1))((i 0)))(((i 1))((i 1))((i 1))((i 1))((i 1)))))))
		(_prcs
			(estimulo(_arch 0 0 25(_prcs(_trgt(0)(1)(2))(_mon)(_read(3)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . driver 1 -1)
)
I 000049 55 1300          1762122029752 Behavior
(_unit VHDL(shiftn 0 1(behavior 0 17))
	(_version vf5)
	(_time 1762122029753 2025.11.02 19:20:29)
	(_source(\../src/Tp6.vhd\))
	(_parameters tan)
	(_code 1e1f4c19434943081a480a441a191d181618171818)
	(_ent
		(_time 1762105610433)
	)
	(_object
		(_port(_int CLK -1 0 3(_ent(_in)(_event))))
		(_port(_int CLR -1 0 4(_ent(_in))))
		(_port(_int LD -1 0 5(_ent(_in))))
		(_port(_int SH -1 0 6(_ent(_in))))
		(_port(_int DIR -1 0 7(_ent(_in))))
		(_type(_int ~BIT_VECTOR~12 0 8(_array -1((_uto i 0 i 2147483647)))))
		(_port(_int D 0 0 8(_ent(_in))))
		(_type(_int ~BIT_VECTOR~121 0 9(_array -1((_uto i 0 i 2147483647)))))
		(_port(_int Q 1 0 9(_ent(_out))))
		(_type(_int InBits 0 20(_scalar (_dto c 2 i 0))))
		(_type(_int OutBits 0 21(_scalar (_dto c 3 i 0))))
		(_type(_int ~BIT_VECTOR{Q'LENGTH-1~downto~0}~13 0 22(_array -1((_dto c 4 i 0)))))
		(_var(_int State 4 0 22(_prcs 1)))
		(_prcs
			(line__12(_ent 0 0 12(_assertion(_mon))))
			(Shifter(_arch 1 0 19(_prcs(_simple)(_trgt(6))(_sens(0)(1))(_read(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(1920233029 543253601 1869488196 1650811936 1702043749 1634541682 1629954163 1634231150 1970348071 1634476133 1818325792 543253609 81)
	)
	(_model . Behavior 5 -1)
)
I 000047 55 1572          1762122029764 Driver
(_unit VHDL(test_shiftn 0 47(driver 0 49))
	(_version vf5)
	(_time 1762122029765 2025.11.02 19:20:29)
	(_source(\../src/Tp6.vhd\))
	(_parameters tan)
	(_code 2e2f7b2a7e787939287d68757c282628272828292a)
	(_ent
		(_time 1762105610458)
	)
	(_comp
		(ShiftN
			(_object
				(_port(_int CLK -1 0 52(_ent (_in))))
				(_port(_int CLR -1 0 53(_ent (_in))))
				(_port(_int LD -1 0 54(_ent (_in))))
				(_port(_int SH -1 0 55(_ent (_in))))
				(_port(_int DIR -1 0 56(_ent (_in))))
				(_type(_int ~BIT_VECTOR~13 0 57(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int D 2 0 57(_ent (_in))))
				(_type(_int ~BIT_VECTOR~131 0 58(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int Q 3 0 58(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 67(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)(CLR))
			((LD)(LD))
			((SH)(SH))
			((DIR)(DIR))
			((D)(D))
			((Q)(Q))
		)
		(_use(_ent . ShiftN)
		)
	)
	(_object
		(_sig(_int CLK -1 0 62(_arch(_uni))))
		(_sig(_int CLR -1 0 62(_arch(_uni))))
		(_sig(_int LD -1 0 62(_arch(_uni))))
		(_sig(_int SH -1 0 62(_arch(_uni))))
		(_sig(_int DIR -1 0 62(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{1~to~4}~13 0 63(_array -1((_to i 1 i 4)))))
		(_sig(_int D 0 0 63(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{8~downto~1}~13 0 64(_array -1((_dto i 8 i 1)))))
		(_sig(_int Q 1 0 64(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 69(_prcs(_wait_for)(_trgt(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(65793)
	)
	(_model . Driver 1 -1)
)
I 000051 55 1865          1762122029783 Estructura
(_unit VHDL(adder8 0 1(estructura 0 5))
	(_version vf5)
	(_time 1762122029784 2025.11.02 19:20:29)
	(_source(\../src/Tp5.vhd\))
	(_parameters tan)
	(_code 3d3d6d386d6a6d2b39322f62643b3c3b393b393b38)
	(_ent
		(_time 1762105504299)
	)
	(_comp
		(fulladder
			(_object
				(_port(_int X -1 0 7(_ent (_in))))
				(_port(_int Y -1 0 7(_ent (_in))))
				(_port(_int Cin -1 0 7(_ent (_in))))
				(_port(_int Cout -1 0 7(_ent (_out))))
				(_port(_int Sum -1 0 7(_ent (_out))))
			)
		)
	)
	(_generate Stages 0 11(_for 2 )
		(_generate LowBit 0 13(_if 1)
			(_inst FA 0 15(_comp fulladder)
				(_port
					((X)(A(0)))
					((Y)(B(0)))
					((Cin)(Cin))
					((Cout)(C(0)))
					((Sum)(Sum(0)))
				)
				(_use(_ent . fulladder)
				)
			)
		)
		(_generate OtherBits 0 18(_if 2)
			(_inst FA 0 20(_comp fulladder)
				(_port
					((X)(A(_object 0)))
					((Y)(B(_object 0)))
					((Cin)(C(_index 3)))
					((Cout)(C(_object 0)))
					((Sum)(Sum(_object 0)))
				)
				(_use(_ent . fulladder)
				)
			)
		)
		(_object
			(_cnst(_int i 2 0 12(_arch)))
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 2(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 2(_ent(_in))))
		(_port(_int B 0 0 2(_ent(_in))))
		(_port(_int Cin -1 0 2(_ent(_in))))
		(_port(_int Cout -1 0 2(_ent(_out))))
		(_port(_int Sum 0 0 2(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 9(_array -1((_dto i 7 i 0)))))
		(_sig(_int C 1 0 9(_arch(_uni))))
		(_type(_int ~INTEGER~range~7~downto~0~13 0 12(_scalar (_dto i 7 i 0))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_alias((Cout)(C(7))))(_trgt(3))(_sens(5(7))))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Estructura 4 -1)
)
I 000047 55 1376          1762122029789 Driver
(_unit VHDL(test_adder8 0 30(driver 0 32))
	(_version vf5)
	(_time 1762122029790 2025.11.02 19:20:29)
	(_source(\../src/Tp5.vhd\))
	(_parameters tan)
	(_code 3d3c68386c6b6a2a38317b676d3b393b393b383a3f)
	(_ent
		(_time 1762105504320)
	)
	(_comp
		(Adder8
			(_object
				(_port(_int A 0 0 34(_ent (_in))))
				(_port(_int B 0 0 34(_ent (_in))))
				(_port(_int Cin -1 0 34(_ent (_in))))
				(_port(_int Cout -1 0 34(_ent (_out))))
				(_port(_int Sum 0 0 34(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 39(_comp Adder8)
		(_port
			((A)(A))
			((B)(B))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . Adder8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 34(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 0 36(_array -1((_dto i 7 i 0)))))
		(_sig(_int A 1 0 36(_arch(_uni))))
		(_sig(_int B 1 0 36(_arch(_uni))))
		(_sig(_int Sum 1 0 36(_arch(_uni))))
		(_sig(_int Cin -1 0 37(_arch(_uni((i 0))))))
		(_sig(_int Cout -1 0 37(_arch(_uni((i 0))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 41(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 0 41(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 0 40(_prcs(_wait_for)(_trgt(0)(1))(_read(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(0 0)
		(0 16777216)
	)
	(_model . Driver 1 -1)
)
I 000044 55 1158          1762122029801 FSM
(_unit VHDL(controller 0 1(fsm 0 8))
	(_version vf5)
	(_time 1762122029802 2025.11.02 19:20:29)
	(_source(\../src/Tp7.vhd\))
	(_parameters tan)
	(_code 5d5d0f5e5f0a5c4a5a5a4f075a5b0e5b0e5b585a5f)
	(_ent
		(_time 1762105724364)
	)
	(_object
		(_port(_int STB -1 0 3(_ent(_in))))
		(_port(_int CLK -1 0 3(_ent(_in)(_event))))
		(_port(_int LSB -1 0 3(_ent(_in))))
		(_port(_int Stop -1 0 3(_ent(_in))))
		(_port(_int Init -1 0 4(_ent(_out))))
		(_port(_int Shift -1 0 4(_ent(_out))))
		(_port(_int Add -1 0 4(_ent(_out))))
		(_port(_int Done -1 0 4(_ent(_out))))
		(_type(_int States 0 9(_enum1 InitS CheckS AddS ShiftS EndS (_to i 0 i 4))))
		(_sig(_int State 0 0 10(_arch(_uni((i 4))))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(4))(_sens(8)))))
			(line__15(_arch 1 0 15(_assignment(_trgt(6))(_sens(8)))))
			(line__16(_arch 2 0 16(_assignment(_trgt(5))(_sens(8)))))
			(line__17(_arch 3 0 17(_assignment(_trgt(7))(_sens(8)))))
			(StateMachine(_arch 4 0 20(_prcs(_trgt(8))(_sens(1)(0)(2)(3)(8))(_dssslsensitivity 1))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . FSM 5 -1)
)
I 000047 55 1744          1762122029812 Driver
(_unit VHDL(test_controller 0 53(driver 0 55))
	(_version vf5)
	(_time 1762122029813 2025.11.02 19:20:29)
	(_source(\../src/Tp7.vhd\))
	(_parameters tan)
	(_code 5d5c085e0c0b0a4a5b5f1b070f5b0b5b085a595a5f)
	(_ent
		(_time 1762105724375)
	)
	(_comp
		(Controller
			(_object
				(_port(_int STB -1 0 58(_ent (_in))))
				(_port(_int CLK -1 0 58(_ent (_in))))
				(_port(_int LSB -1 0 58(_ent (_in))))
				(_port(_int Stop -1 0 58(_ent (_in))))
				(_port(_int Init -1 0 59(_ent (_out))))
				(_port(_int Shift -1 0 59(_ent (_out))))
				(_port(_int Add -1 0 59(_ent (_out))))
				(_port(_int Done -1 0 59(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 67(_comp Controller)
		(_port
			((STB)(STB))
			((CLK)(CLK))
			((LSB)(LSB))
			((Stop)(Stop))
			((Init)(Init))
			((Shift)(Shift))
			((Add)(Add))
			((Done)(Done))
		)
		(_use(_ent . Controller)
		)
	)
	(_object
		(_sig(_int STB -1 0 63(_arch(_uni))))
		(_sig(_int LSB -1 0 63(_arch(_uni))))
		(_sig(_int Done -1 0 63(_arch(_uni))))
		(_sig(_int Init -1 0 63(_arch(_uni))))
		(_sig(_int Shift -1 0 63(_arch(_uni))))
		(_sig(_int Add -1 0 63(_arch(_uni))))
		(_sig(_int Stop -1 0 63(_arch(_uni))))
		(_sig(_int CLK -1 0 64(_arch(_uni((i 1)))(_event))))
		(_sig(_int ENA -1 0 64(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 73(_array -1((_dto i 7 i 0)))))
		(_var(_int Val 0 0 73(_prcs 2)))
		(_prcs
			(Clock(_arch 0 0 69(_assignment(_trgt(7))(_sens(7)(8)))))
			(Enable(_arch 1 0 70(_assignment(_trgt(8)))))
			(Stimulus(_arch 2 0 72(_prcs(_trgt(0)(1)(6))(_sens(7))(_read(2)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16843008 16777472)
	)
	(_model . Driver 3 -1)
)
I 000050 55 4420          1762122029829 funcional
(_unit VHDL(multiplicador 0 1(funcional 0 11))
	(_version vf5)
	(_time 1762122029830 2025.11.02 19:20:29)
	(_source(\../src/Tp9.vhd\))
	(_parameters tan)
	(_code 6c6c696d3a3b6b7b6c6f75373d6a3f6a656a6f6a6d)
	(_ent
		(_time 1762121874981)
	)
	(_comp
		(Controller
			(_object
				(_port(_int STB -1 0 27(_ent (_in))))
				(_port(_int CLK -1 0 27(_ent (_in))))
				(_port(_int LSB -1 0 27(_ent (_in))))
				(_port(_int Stop -1 0 27(_ent (_in))))
				(_port(_int Init -1 0 28(_ent (_out))))
				(_port(_int Shift -1 0 28(_ent (_out))))
				(_port(_int Add -1 0 28(_ent (_out))))
				(_port(_int Done -1 0 28(_ent (_out))))
			)
		)
		(ShiftN
			(_object
				(_port(_int CLK -1 0 15(_ent (_in))))
				(_port(_int CLR -1 0 16(_ent (_in))))
				(_port(_int LD -1 0 17(_ent (_in))))
				(_port(_int SH -1 0 18(_ent (_in))))
				(_port(_int DIR -1 0 19(_ent (_in))))
				(_type(_int ~BIT_VECTOR~13 0 20(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int D 4 0 20(_ent (_in))))
				(_type(_int ~BIT_VECTOR~131 0 21(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int Q 5 0 21(_ent (_out))))
			)
		)
		(Adder8
			(_object
				(_port(_int A 2 0 33(_ent (_in))))
				(_port(_int B 2 0 33(_ent (_in))))
				(_port(_int Cin -1 0 34(_ent (_in))))
				(_port(_int Cout -1 0 35(_ent (_out))))
				(_port(_int Sum 2 0 36(_ent (_out))))
			)
		)
	)
	(_inst FSM 0 54(_comp Controller)
		(_port
			((STB)(STB))
			((CLK)(Clk))
			((LSB)(LSB))
			((Stop)(Stop))
			((Init)(Init))
			((Shift)(Shift))
			((Add)(Add))
			((Done)(Done))
		)
		(_use(_ent . Controller)
		)
	)
	(_inst R_SRB 0 55(_comp ShiftN)
		(_port
			((CLK)(Clk))
			((CLR)((i 0)))
			((LD)(Init))
			((SH)(Shift))
			((DIR)((i 1)))
			((D)(B))
			((Q)(Q_SRB))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst R_SRA 0 56(_comp ShiftN)
		(_port
			((CLK)(Clk))
			((CLR)((i 0)))
			((LD)(Init))
			((SH)(Shift))
			((DIR)((i 0)))
			((D)(A))
			((Q)(Q_SRA))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst ADDER 0 57(_comp Adder8)
		(_port
			((A)(Q_SRB))
			((B)(Result))
			((Cin)((i 0)))
			((Cout)(_open))
			((Sum)(AdderRes))
		)
		(_use(_ent . Adder8)
			(_port
				((A)(A))
				((B)(B))
				((Cin)(Cin))
				((Cout)(Cout))
				((Sum)(Sum))
			)
		)
	)
	(_inst ACC 0 58(_comp ShiftN)
		(_port
			((CLK)(Clk))
			((CLR)(Init))
			((LD)(Add))
			((SH)((i 0)))
			((DIR)((i 0)))
			((D)(AdderRes))
			((Q)(Result))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_block AsignacionSignals 0 60
		(_object
			(_prcs
				(line__63(_arch 0 0 63(_assignment(_alias((LSB)(Q_SRA(0))))(_trgt(8))(_sens(15(0))))))
				(line__64(_arch 1 0 64(_assignment(_trgt(9))(_sens(15(0))(15(1))(15(2))(15(3))(15(4))(15(5))(15(6))(15(7))))))
				(line__65(_arch 2 0 65(_assignment(_alias((AddS)(Add)))(_trgt(6))(_sens(12)))))
				(line__66(_arch 3 0 66(_assignment(_alias((ShiftS)(Shift)))(_trgt(7))(_sens(10)))))
			)
		)
	)
	(_object
		(_port(_int Clk -1 0 3(_ent(_in))))
		(_type(_int ~BIT_VECTOR{3~downto~0}~12 0 4(_array -1((_dto i 3 i 0)))))
		(_port(_int A 0 0 4(_ent(_in))))
		(_port(_int B 0 0 4(_ent(_in))))
		(_port(_int STB -1 0 5(_ent(_in))))
		(_port(_int Done -1 0 6(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int Result 1 0 7(_ent(_inout))))
		(_port(_int AddS -1 0 8(_ent(_out))))
		(_port(_int ShiftS -1 0 8(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 33(_array -1((_dto i 7 i 0)))))
		(_sig(_int LSB -1 0 49(_arch(_uni))))
		(_sig(_int Stop -1 0 49(_arch(_uni))))
		(_sig(_int Shift -1 0 49(_arch(_uni))))
		(_sig(_int Init -1 0 49(_arch(_uni))))
		(_sig(_int Add -1 0 49(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~133 0 50(_array -1((_dto i 7 i 0)))))
		(_sig(_int AdderRes 3 0 50(_arch(_uni))))
		(_sig(_int Q_SRB 3 0 50(_arch(_uni))))
		(_sig(_int Q_SRA 3 0 50(_arch(_uni))))
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . funcional 4 -1)
)
I 000047 55 976           1762122064127 prueba
(_unit VHDL(simple 0 2(prueba 0 5))
	(_version vf5)
	(_time 1762122064128 2025.11.02 19:21:04)
	(_source(\../src/simple.vhd\))
	(_parameters tan)
	(_code 65346665693265726467263f316266636c63316265)
	(_ent
		(_time 1756325127014)
	)
	(_object
		(_type(_int ~STRING~13 0 6(_array -1((_to i 1 i 11)))))
		(_cnst(_int mensaje 0 0 6(_arch(_string \"hola, mundo"\))))
		(_sig(_int canal -1 0 7(_arch(_uni((i 32))))))
		(_var(_int linea -2 0 10(_prcs 0)))
		(_var(_int dummy -3 0 11(_prcs 0)))
		(_prcs
			(p1(_arch 0 0 9(_prcs(_wait_for)(_trgt(0))(_mon))))
		)
		(_subprogram
			(_ext WRITE(1 21))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext std.TEXTIO.LINE(1 LINE)))
		(_type(_ext std.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext std.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext std.TEXTIO.TEXT(1 TEXT)))
		(_var(_ext std.TEXTIO.OUTPUT(1 OUTPUT)))
	)
	(_use(std(standard))(std(TEXTIO)))
	(_model . prueba 1 -1)
)
I 000053 55 1456          1762122064145 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 1 4))
	(_version vf5)
	(_time 1762122064146 2025.11.02 19:21:04)
	(_source(\../src/practica2.vhd\(\../src/Tp2.vhd\)))
	(_parameters tan)
	(_code 84d4808a86d3d69281d392ded38280828282828280)
	(_ent
		(_time 1756945109009)
	)
	(_object
		(_port(_int Preset -1 0 3(_ent(_in))))
		(_port(_int Clear -1 0 4(_ent(_in))))
		(_port(_int Clock -1 0 5(_ent(_in))))
		(_port(_int Data -1 0 6(_ent(_in))))
		(_port(_int Q -1 0 7(_ent(_out))))
		(_port(_int QBar -1 0 8(_ent(_out))))
		(_sig(_int A -1 1 6(_arch(_uni))))
		(_sig(_int B -1 1 6(_arch(_uni))))
		(_sig(_int C -1 1 6(_arch(_uni))))
		(_sig(_int D -1 1 6(_arch(_uni))))
		(_sig(_int Qint -1 1 7(_arch(_uni))))
		(_sig(_int QbarInt -1 1 7(_arch(_uni))))
		(_prcs
			(line__10(_arch 0 1 10(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__11(_arch 1 1 11(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__12(_arch 2 1 12(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__13(_arch 3 1 13(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__14(_arch 4 1 14(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__15(_arch 5 1 15(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__16(_arch 6 1 16(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__17(_arch 7 1 17(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000047 55 1572          1762122064151 Driver
(_unit VHDL(test_dff 0 35(driver 1 23))
	(_version vf5)
	(_time 1762122064152 2025.11.02 19:21:04)
	(_source(\../src/practica2.vhd\(\../src/Tp2.vhd\)))
	(_parameters tan)
	(_code 84d5808a85d2d39384d4c2ded18282828283808281)
	(_ent
		(_time 1757604784042)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 1 26(_ent (_in))))
				(_port(_int Clear -1 1 26(_ent (_in))))
				(_port(_int Clock -1 1 26(_ent (_in))))
				(_port(_int Data -1 1 26(_ent (_in))))
				(_port(_int Q -1 1 27(_ent (_out))))
				(_port(_int Qbar -1 1 27(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 45(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(QBar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 1 34(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 1 34(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 1 35(_arch(_uni))))
		(_sig(_int Data -1 1 35(_arch(_uni))))
		(_sig(_int Q -1 1 35(_arch(_uni))))
		(_sig(_int QBar -1 1 35(_arch(_uni))))
		(_cnst(_int Tsetup -2 1 40(_arch((ps 4652007308841189376)))))
		(_cnst(_int Thold -2 1 41(_arch((ps 4652007308841189376)))))
		(_cnst(_int TClk -2 1 42(_arch((ps 4656519704561582080)))))
		(_cnst(_int \TClk/2\ -2 1 0(_int gms(_code 2))))
		(_prcs
			(ClockGen(_arch 0 1 51(_prcs(_wait_for)(_trgt(2)))))
			(Stimulus(_arch 1 1 62(_prcs(_wait_for)(_trgt(1)(3))(_sens(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
	)
	(_use(std(standard)))
	(_model . Driver 3 -1)
)
I 000051 55 2526          1762122064167 Estructura
(_unit VHDL(latch8 0 5(estructura 0 15))
	(_version vf5)
	(_time 1762122064168 2025.11.02 19:21:04)
	(_source(\../src/Tp3.vhd\))
	(_parameters tan)
	(_code 94c4c79b91c2c48295928ccbcd92c7929593909297)
	(_ent
		(_time 1757617207297)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 18(_ent (_in))))
				(_port(_int Clear -1 0 19(_ent (_in))))
				(_port(_int Clock -1 0 20(_ent (_in))))
				(_port(_int Data -1 0 21(_ent (_in))))
				(_port(_int Q -1 0 22(_ent (_out))))
				(_port(_int QBar -1 0 23(_ent (_out))))
			)
		)
	)
	(_inst F7 0 29(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(7)))
			((Q)(Q(7)))
			((QBar)(QBar(7)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F6 0 30(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(6)))
			((Q)(Q(6)))
			((QBar)(QBar(6)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F5 0 31(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(5)))
			((Q)(Q(5)))
			((QBar)(QBar(5)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F4 0 32(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(4)))
			((Q)(Q(4)))
			((QBar)(QBar(4)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F3 0 33(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(3)))
			((Q)(Q(3)))
			((QBar)(QBar(3)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F2 0 34(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(2)))
			((Q)(Q(2)))
			((QBar)(QBar(2)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F1 0 35(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(1)))
			((Q)(Q(1)))
			((QBar)(QBar(1)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F0 0 36(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(0)))
			((Q)(Q(0)))
			((QBar)(QBar(0)))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 7(_ent(_in))))
		(_port(_int Clk -1 0 8(_ent(_in))))
		(_port(_int Pre -1 0 9(_ent(_in))))
		(_port(_int Clr -1 0 10(_ent(_in))))
		(_port(_int Q 0 0 11(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 27(_array -1((_dto i 7 i 0)))))
		(_sig(_int QBar 1 0 27(_arch(_uni))))
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
)
I 000047 55 1425          1762122064173 Driver
(_unit VHDL(test_latch8 0 44(driver 0 47))
	(_version vf5)
	(_time 1762122064174 2025.11.02 19:21:04)
	(_source(\../src/Tp3.vhd\))
	(_parameters tan)
	(_code 94c5909b95c2c3839394d2ce96929593909297929c)
	(_ent
		(_time 1757617207303)
	)
	(_comp
		(Latch8
			(_object
				(_port(_int D 0 0 50(_ent (_in))))
				(_port(_int Clk -1 0 51(_ent (_in))))
				(_port(_int Pre -1 0 52(_ent (_in))))
				(_port(_int Clr -1 0 53(_ent (_in))))
				(_port(_int Q 0 0 54(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 61(_comp Latch8)
		(_port
			((D)(D))
			((Clk)(Clk))
			((Pre)(Pre))
			((Clr)(Clr))
			((Q)(Q))
		)
		(_use(_ent . Latch8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 50(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 0 58(_array -1((_dto i 7 i 0)))))
		(_sig(_int D 1 0 58(_arch(_uni))))
		(_sig(_int Q 1 0 58(_arch(_uni))))
		(_sig(_int Clk -1 0 59(_arch(_uni((i 1))))))
		(_sig(_int Pre -1 0 59(_arch(_uni((i 1))))))
		(_sig(_int Clr -1 0 59(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 64(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 0 64(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 0 63(_prcs(_wait_for)(_trgt(0)(2)(3)(4))(_mon)(_read(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16777216 16842752)
		(1684107084 1767982624 6579564)
	)
	(_model . Driver 1 -1)
)
I 000049 55 694           1762122064183 ecuacion
(_unit VHDL(fulladder 0 4(ecuacion 0 5))
	(_version vf5)
	(_time 1762122064184 2025.11.02 19:21:04)
	(_source(\../src/Tp4.vhd\))
	(_parameters tan)
	(_code a4f4a2f2a5f3a3b2f7f0b5fef1a2a0a2a1a3a6a2a2)
	(_ent
		(_time 1760631855757)
	)
	(_object
		(_port(_int X -1 0 6(_ent(_in))))
		(_port(_int Y -1 0 6(_ent(_in))))
		(_port(_int Cin -1 0 6(_ent(_in))))
		(_port(_int Cout -1 0 7(_ent(_out))))
		(_port(_int Sum -1 0 7(_ent(_out))))
		(_prcs
			(line__7(_arch 0 0 7(_assignment(_trgt(4))(_sens(0)(1)(2)))))
			(line__8(_arch 1 0 8(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . ecuacion 2 -1)
)
I 000047 55 1536          1762122064189 driver
(_unit VHDL(test_sumador 0 15(driver 0 18))
	(_version vf5)
	(_time 1762122064190 2025.11.02 19:21:04)
	(_source(\../src/Tp4.vhd\))
	(_parameters tan)
	(_code a4f5a0f3a5f2f3b3a2a7e2fff6a3a1a2f0a2a5a2a0)
	(_ent
		(_time 1760631980048)
	)
	(_comp
		(fulladder
			(_object
				(_port(_int X -1 0 20(_ent (_in))))
				(_port(_int Y -1 0 20(_ent (_in))))
				(_port(_int Cin -1 0 20(_ent (_in))))
				(_port(_int Cout -1 0 20(_ent (_out))))
				(_port(_int Sum -1 0 20(_ent (_out))))
			)
		)
	)
	(_inst uut 0 24(_comp fulladder)
		(_port
			((X)(X))
			((Y)(Y))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . fulladder)
		)
	)
	(_object
		(_sig(_int X -1 0 22(_arch(_uni))))
		(_sig(_int Y -1 0 22(_arch(_uni))))
		(_sig(_int Cin -1 0 22(_arch(_uni))))
		(_sig(_int Cout -1 0 22(_arch(_uni))))
		(_sig(_int Sum -1 0 22(_arch(_uni))))
		(_type(_int Entry 0 26(_record(X -1)(Y -1)(Cin -1)(Cout -1)(Sum -1))))
		(_type(_int Table 0 30(_array 0((_to i 0 i 7)))))
		(_cnst(_int Tabla 1 0 31(_prcs 0((((i 0))((i 0))((i 0))((i 0))((i 0)))(((i 0))((i 0))((i 1))((i 0))((i 1)))(((i 0))((i 1))((i 0))((i 0))((i 1)))(((i 0))((i 1))((i 1))((i 1))((i 0)))(((i 1))((i 0))((i 0))((i 0))((i 1)))(((i 1))((i 0))((i 1))((i 1))((i 0)))(((i 1))((i 1))((i 0))((i 1))((i 0)))(((i 1))((i 1))((i 1))((i 1))((i 1)))))))
		(_prcs
			(estimulo(_arch 0 0 25(_prcs(_trgt(0)(1)(2))(_mon)(_read(3)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . driver 1 -1)
)
I 000049 55 1300          1762122064214 Behavior
(_unit VHDL(shiftn 0 1(behavior 0 17))
	(_version vf5)
	(_time 1762122064215 2025.11.02 19:21:04)
	(_source(\../src/Tp6.vhd\))
	(_parameters tan)
	(_code c392c096c8949ed5c795d799c7c4c0c5cbc5cac5c5)
	(_ent
		(_time 1762105610433)
	)
	(_object
		(_port(_int CLK -1 0 3(_ent(_in)(_event))))
		(_port(_int CLR -1 0 4(_ent(_in))))
		(_port(_int LD -1 0 5(_ent(_in))))
		(_port(_int SH -1 0 6(_ent(_in))))
		(_port(_int DIR -1 0 7(_ent(_in))))
		(_type(_int ~BIT_VECTOR~12 0 8(_array -1((_uto i 0 i 2147483647)))))
		(_port(_int D 0 0 8(_ent(_in))))
		(_type(_int ~BIT_VECTOR~121 0 9(_array -1((_uto i 0 i 2147483647)))))
		(_port(_int Q 1 0 9(_ent(_out))))
		(_type(_int InBits 0 20(_scalar (_dto c 2 i 0))))
		(_type(_int OutBits 0 21(_scalar (_dto c 3 i 0))))
		(_type(_int ~BIT_VECTOR{Q'LENGTH-1~downto~0}~13 0 22(_array -1((_dto c 4 i 0)))))
		(_var(_int State 4 0 22(_prcs 1)))
		(_prcs
			(line__12(_ent 0 0 12(_assertion(_mon))))
			(Shifter(_arch 1 0 19(_prcs(_simple)(_trgt(6))(_sens(0)(1))(_read(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(1920233029 543253601 1869488196 1650811936 1702043749 1634541682 1629954163 1634231150 1970348071 1634476133 1818325792 543253609 81)
	)
	(_model . Behavior 5 -1)
)
I 000047 55 1572          1762122064227 Driver
(_unit VHDL(test_shiftn 0 47(driver 0 49))
	(_version vf5)
	(_time 1762122064228 2025.11.02 19:21:04)
	(_source(\../src/Tp6.vhd\))
	(_parameters tan)
	(_code d382d781d58584c4d580958881d5dbd5dad5d5d4d7)
	(_ent
		(_time 1762105610458)
	)
	(_comp
		(ShiftN
			(_object
				(_port(_int CLK -1 0 52(_ent (_in))))
				(_port(_int CLR -1 0 53(_ent (_in))))
				(_port(_int LD -1 0 54(_ent (_in))))
				(_port(_int SH -1 0 55(_ent (_in))))
				(_port(_int DIR -1 0 56(_ent (_in))))
				(_type(_int ~BIT_VECTOR~13 0 57(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int D 2 0 57(_ent (_in))))
				(_type(_int ~BIT_VECTOR~131 0 58(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int Q 3 0 58(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 67(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)(CLR))
			((LD)(LD))
			((SH)(SH))
			((DIR)(DIR))
			((D)(D))
			((Q)(Q))
		)
		(_use(_ent . ShiftN)
		)
	)
	(_object
		(_sig(_int CLK -1 0 62(_arch(_uni))))
		(_sig(_int CLR -1 0 62(_arch(_uni))))
		(_sig(_int LD -1 0 62(_arch(_uni))))
		(_sig(_int SH -1 0 62(_arch(_uni))))
		(_sig(_int DIR -1 0 62(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{1~to~4}~13 0 63(_array -1((_to i 1 i 4)))))
		(_sig(_int D 0 0 63(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{8~downto~1}~13 0 64(_array -1((_dto i 8 i 1)))))
		(_sig(_int Q 1 0 64(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 69(_prcs(_wait_for)(_trgt(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(65793)
	)
	(_model . Driver 1 -1)
)
I 000051 55 1865          1762122064246 Estructura
(_unit VHDL(adder8 0 1(estructura 0 5))
	(_version vf5)
	(_time 1762122064247 2025.11.02 19:21:04)
	(_source(\../src/Tp5.vhd\))
	(_parameters tan)
	(_code e2b2e3b1e4b5b2f4e6edf0bdbbe4e3e4e6e4e6e4e7)
	(_ent
		(_time 1762105504299)
	)
	(_comp
		(fulladder
			(_object
				(_port(_int X -1 0 7(_ent (_in))))
				(_port(_int Y -1 0 7(_ent (_in))))
				(_port(_int Cin -1 0 7(_ent (_in))))
				(_port(_int Cout -1 0 7(_ent (_out))))
				(_port(_int Sum -1 0 7(_ent (_out))))
			)
		)
	)
	(_generate Stages 0 11(_for 2 )
		(_generate LowBit 0 13(_if 1)
			(_inst FA 0 15(_comp fulladder)
				(_port
					((X)(A(0)))
					((Y)(B(0)))
					((Cin)(Cin))
					((Cout)(C(0)))
					((Sum)(Sum(0)))
				)
				(_use(_ent . fulladder)
				)
			)
		)
		(_generate OtherBits 0 18(_if 2)
			(_inst FA 0 20(_comp fulladder)
				(_port
					((X)(A(_object 0)))
					((Y)(B(_object 0)))
					((Cin)(C(_index 3)))
					((Cout)(C(_object 0)))
					((Sum)(Sum(_object 0)))
				)
				(_use(_ent . fulladder)
				)
			)
		)
		(_object
			(_cnst(_int i 2 0 12(_arch)))
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 2(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 2(_ent(_in))))
		(_port(_int B 0 0 2(_ent(_in))))
		(_port(_int Cin -1 0 2(_ent(_in))))
		(_port(_int Cout -1 0 2(_ent(_out))))
		(_port(_int Sum 0 0 2(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 9(_array -1((_dto i 7 i 0)))))
		(_sig(_int C 1 0 9(_arch(_uni))))
		(_type(_int ~INTEGER~range~7~downto~0~13 0 12(_scalar (_dto i 7 i 0))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_alias((Cout)(C(7))))(_trgt(3))(_sens(5(7))))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Estructura 4 -1)
)
I 000047 55 1376          1762122064252 Driver
(_unit VHDL(test_adder8 0 30(driver 0 32))
	(_version vf5)
	(_time 1762122064253 2025.11.02 19:21:04)
	(_source(\../src/Tp5.vhd\))
	(_parameters tan)
	(_code e2b3e6b1e5b4b5f5e7eea4b8b2e4e6e4e6e4e7e5e0)
	(_ent
		(_time 1762105504320)
	)
	(_comp
		(Adder8
			(_object
				(_port(_int A 0 0 34(_ent (_in))))
				(_port(_int B 0 0 34(_ent (_in))))
				(_port(_int Cin -1 0 34(_ent (_in))))
				(_port(_int Cout -1 0 34(_ent (_out))))
				(_port(_int Sum 0 0 34(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 39(_comp Adder8)
		(_port
			((A)(A))
			((B)(B))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . Adder8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 34(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 0 36(_array -1((_dto i 7 i 0)))))
		(_sig(_int A 1 0 36(_arch(_uni))))
		(_sig(_int B 1 0 36(_arch(_uni))))
		(_sig(_int Sum 1 0 36(_arch(_uni))))
		(_sig(_int Cin -1 0 37(_arch(_uni((i 0))))))
		(_sig(_int Cout -1 0 37(_arch(_uni((i 0))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 41(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 0 41(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 0 40(_prcs(_wait_for)(_trgt(0)(1))(_read(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(0 0)
		(0 16777216)
	)
	(_model . Driver 1 -1)
)
I 000044 55 1158          1762122064266 FSM
(_unit VHDL(controller 0 1(fsm 0 8))
	(_version vf5)
	(_time 1762122064267 2025.11.02 19:21:04)
	(_source(\../src/Tp7.vhd\))
	(_parameters tan)
	(_code f2a2f1a2a6a5f3e5f5f5e0a8f5f4a1f4a1f4f7f5f0)
	(_ent
		(_time 1762105724364)
	)
	(_object
		(_port(_int STB -1 0 3(_ent(_in))))
		(_port(_int CLK -1 0 3(_ent(_in)(_event))))
		(_port(_int LSB -1 0 3(_ent(_in))))
		(_port(_int Stop -1 0 3(_ent(_in))))
		(_port(_int Init -1 0 4(_ent(_out))))
		(_port(_int Shift -1 0 4(_ent(_out))))
		(_port(_int Add -1 0 4(_ent(_out))))
		(_port(_int Done -1 0 4(_ent(_out))))
		(_type(_int States 0 9(_enum1 InitS CheckS AddS ShiftS EndS (_to i 0 i 4))))
		(_sig(_int State 0 0 10(_arch(_uni((i 4))))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(4))(_sens(8)))))
			(line__15(_arch 1 0 15(_assignment(_trgt(6))(_sens(8)))))
			(line__16(_arch 2 0 16(_assignment(_trgt(5))(_sens(8)))))
			(line__17(_arch 3 0 17(_assignment(_trgt(7))(_sens(8)))))
			(StateMachine(_arch 4 0 20(_prcs(_trgt(8))(_sens(1)(0)(2)(3)(8))(_dssslsensitivity 1))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . FSM 5 -1)
)
I 000047 55 1744          1762122064277 Driver
(_unit VHDL(test_controller 0 53(driver 0 55))
	(_version vf5)
	(_time 1762122064278 2025.11.02 19:21:04)
	(_source(\../src/Tp7.vhd\))
	(_parameters tan)
	(_code 01500407055756160703475b530757075406050603)
	(_ent
		(_time 1762105724375)
	)
	(_comp
		(Controller
			(_object
				(_port(_int STB -1 0 58(_ent (_in))))
				(_port(_int CLK -1 0 58(_ent (_in))))
				(_port(_int LSB -1 0 58(_ent (_in))))
				(_port(_int Stop -1 0 58(_ent (_in))))
				(_port(_int Init -1 0 59(_ent (_out))))
				(_port(_int Shift -1 0 59(_ent (_out))))
				(_port(_int Add -1 0 59(_ent (_out))))
				(_port(_int Done -1 0 59(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 67(_comp Controller)
		(_port
			((STB)(STB))
			((CLK)(CLK))
			((LSB)(LSB))
			((Stop)(Stop))
			((Init)(Init))
			((Shift)(Shift))
			((Add)(Add))
			((Done)(Done))
		)
		(_use(_ent . Controller)
		)
	)
	(_object
		(_sig(_int STB -1 0 63(_arch(_uni))))
		(_sig(_int LSB -1 0 63(_arch(_uni))))
		(_sig(_int Done -1 0 63(_arch(_uni))))
		(_sig(_int Init -1 0 63(_arch(_uni))))
		(_sig(_int Shift -1 0 63(_arch(_uni))))
		(_sig(_int Add -1 0 63(_arch(_uni))))
		(_sig(_int Stop -1 0 63(_arch(_uni))))
		(_sig(_int CLK -1 0 64(_arch(_uni((i 1)))(_event))))
		(_sig(_int ENA -1 0 64(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 73(_array -1((_dto i 7 i 0)))))
		(_var(_int Val 0 0 73(_prcs 2)))
		(_prcs
			(Clock(_arch 0 0 69(_assignment(_trgt(7))(_sens(7)(8)))))
			(Enable(_arch 1 0 70(_assignment(_trgt(8)))))
			(Stimulus(_arch 2 0 72(_prcs(_trgt(0)(1)(6))(_sens(7))(_read(2)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16843008 16777472)
	)
	(_model . Driver 3 -1)
)
I 000050 55 4420          1762122064296 funcional
(_unit VHDL(multiplicador 0 1(funcional 0 11))
	(_version vf5)
	(_time 1762122064297 2025.11.02 19:21:04)
	(_source(\../src/Tp9.vhd\))
	(_parameters tan)
	(_code 11414417154616061112084a401742171817121710)
	(_ent
		(_time 1762121874981)
	)
	(_comp
		(Controller
			(_object
				(_port(_int STB -1 0 27(_ent (_in))))
				(_port(_int CLK -1 0 27(_ent (_in))))
				(_port(_int LSB -1 0 27(_ent (_in))))
				(_port(_int Stop -1 0 27(_ent (_in))))
				(_port(_int Init -1 0 28(_ent (_out))))
				(_port(_int Shift -1 0 28(_ent (_out))))
				(_port(_int Add -1 0 28(_ent (_out))))
				(_port(_int Done -1 0 28(_ent (_out))))
			)
		)
		(ShiftN
			(_object
				(_port(_int CLK -1 0 15(_ent (_in))))
				(_port(_int CLR -1 0 16(_ent (_in))))
				(_port(_int LD -1 0 17(_ent (_in))))
				(_port(_int SH -1 0 18(_ent (_in))))
				(_port(_int DIR -1 0 19(_ent (_in))))
				(_type(_int ~BIT_VECTOR~13 0 20(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int D 4 0 20(_ent (_in))))
				(_type(_int ~BIT_VECTOR~131 0 21(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int Q 5 0 21(_ent (_out))))
			)
		)
		(Adder8
			(_object
				(_port(_int A 2 0 33(_ent (_in))))
				(_port(_int B 2 0 33(_ent (_in))))
				(_port(_int Cin -1 0 34(_ent (_in))))
				(_port(_int Cout -1 0 35(_ent (_out))))
				(_port(_int Sum 2 0 36(_ent (_out))))
			)
		)
	)
	(_inst FSM 0 54(_comp Controller)
		(_port
			((STB)(STB))
			((CLK)(Clk))
			((LSB)(LSB))
			((Stop)(Stop))
			((Init)(Init))
			((Shift)(Shift))
			((Add)(Add))
			((Done)(Done))
		)
		(_use(_ent . Controller)
		)
	)
	(_inst R_SRB 0 55(_comp ShiftN)
		(_port
			((CLK)(Clk))
			((CLR)((i 0)))
			((LD)(Init))
			((SH)(Shift))
			((DIR)((i 1)))
			((D)(B))
			((Q)(Q_SRB))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst R_SRA 0 56(_comp ShiftN)
		(_port
			((CLK)(Clk))
			((CLR)((i 0)))
			((LD)(Init))
			((SH)(Shift))
			((DIR)((i 0)))
			((D)(A))
			((Q)(Q_SRA))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst ADDER 0 57(_comp Adder8)
		(_port
			((A)(Q_SRB))
			((B)(Result))
			((Cin)((i 0)))
			((Cout)(_open))
			((Sum)(AdderRes))
		)
		(_use(_ent . Adder8)
			(_port
				((A)(A))
				((B)(B))
				((Cin)(Cin))
				((Cout)(Cout))
				((Sum)(Sum))
			)
		)
	)
	(_inst ACC 0 58(_comp ShiftN)
		(_port
			((CLK)(Clk))
			((CLR)(Init))
			((LD)(Add))
			((SH)((i 0)))
			((DIR)((i 0)))
			((D)(AdderRes))
			((Q)(Result))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_block AsignacionSignals 0 60
		(_object
			(_prcs
				(line__63(_arch 0 0 63(_assignment(_alias((LSB)(Q_SRA(0))))(_trgt(8))(_sens(15(0))))))
				(line__64(_arch 1 0 64(_assignment(_trgt(9))(_sens(15(0))(15(1))(15(2))(15(3))(15(4))(15(5))(15(6))(15(7))))))
				(line__65(_arch 2 0 65(_assignment(_alias((AddS)(Add)))(_trgt(6))(_sens(12)))))
				(line__66(_arch 3 0 66(_assignment(_alias((ShiftS)(Shift)))(_trgt(7))(_sens(10)))))
			)
		)
	)
	(_object
		(_port(_int Clk -1 0 3(_ent(_in))))
		(_type(_int ~BIT_VECTOR{3~downto~0}~12 0 4(_array -1((_dto i 3 i 0)))))
		(_port(_int A 0 0 4(_ent(_in))))
		(_port(_int B 0 0 4(_ent(_in))))
		(_port(_int STB -1 0 5(_ent(_in))))
		(_port(_int Done -1 0 6(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int Result 1 0 7(_ent(_inout))))
		(_port(_int AddS -1 0 8(_ent(_out))))
		(_port(_int ShiftS -1 0 8(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 33(_array -1((_dto i 7 i 0)))))
		(_sig(_int LSB -1 0 49(_arch(_uni))))
		(_sig(_int Stop -1 0 49(_arch(_uni))))
		(_sig(_int Shift -1 0 49(_arch(_uni))))
		(_sig(_int Init -1 0 49(_arch(_uni))))
		(_sig(_int Add -1 0 49(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~133 0 50(_array -1((_dto i 7 i 0)))))
		(_sig(_int AdderRes 3 0 50(_arch(_uni))))
		(_sig(_int Q_SRB 3 0 50(_arch(_uni))))
		(_sig(_int Q_SRA 3 0 50(_arch(_uni))))
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . funcional 4 -1)
)
I 000047 55 976           1762122119643 prueba
(_unit VHDL(simple 0 2(prueba 0 5))
	(_version vf5)
	(_time 1762122119644 2025.11.02 19:21:59)
	(_source(\../src/simple.vhd\))
	(_parameters tan)
	(_code 41154b43491641564043021b154642474847154641)
	(_ent
		(_time 1756325127014)
	)
	(_object
		(_type(_int ~STRING~13 0 6(_array -1((_to i 1 i 11)))))
		(_cnst(_int mensaje 0 0 6(_arch(_string \"hola, mundo"\))))
		(_sig(_int canal -1 0 7(_arch(_uni((i 32))))))
		(_var(_int linea -2 0 10(_prcs 0)))
		(_var(_int dummy -3 0 11(_prcs 0)))
		(_prcs
			(p1(_arch 0 0 9(_prcs(_wait_for)(_trgt(0))(_mon))))
		)
		(_subprogram
			(_ext WRITE(1 21))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext std.TEXTIO.LINE(1 LINE)))
		(_type(_ext std.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext std.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext std.TEXTIO.TEXT(1 TEXT)))
		(_var(_ext std.TEXTIO.OUTPUT(1 OUTPUT)))
	)
	(_use(std(standard))(std(TEXTIO)))
	(_model . prueba 1 -1)
)
I 000053 55 1456          1762122119661 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 1 4))
	(_version vf5)
	(_time 1762122119662 2025.11.02 19:21:59)
	(_source(\../src/practica2.vhd\(\../src/Tp2.vhd\)))
	(_parameters tan)
	(_code 60356d60663732766537763a376664666666666664)
	(_ent
		(_time 1756945109009)
	)
	(_object
		(_port(_int Preset -1 0 3(_ent(_in))))
		(_port(_int Clear -1 0 4(_ent(_in))))
		(_port(_int Clock -1 0 5(_ent(_in))))
		(_port(_int Data -1 0 6(_ent(_in))))
		(_port(_int Q -1 0 7(_ent(_out))))
		(_port(_int QBar -1 0 8(_ent(_out))))
		(_sig(_int A -1 1 6(_arch(_uni))))
		(_sig(_int B -1 1 6(_arch(_uni))))
		(_sig(_int C -1 1 6(_arch(_uni))))
		(_sig(_int D -1 1 6(_arch(_uni))))
		(_sig(_int Qint -1 1 7(_arch(_uni))))
		(_sig(_int QbarInt -1 1 7(_arch(_uni))))
		(_prcs
			(line__10(_arch 0 1 10(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__11(_arch 1 1 11(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__12(_arch 2 1 12(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__13(_arch 3 1 13(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__14(_arch 4 1 14(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__15(_arch 5 1 15(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__16(_arch 6 1 16(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__17(_arch 7 1 17(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000047 55 1572          1762122119667 Driver
(_unit VHDL(test_dff 0 35(driver 1 23))
	(_version vf5)
	(_time 1762122119668 2025.11.02 19:21:59)
	(_source(\../src/practica2.vhd\(\../src/Tp2.vhd\)))
	(_parameters tan)
	(_code 60346d60653637776030263a356666666667646665)
	(_ent
		(_time 1757604784042)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 1 26(_ent (_in))))
				(_port(_int Clear -1 1 26(_ent (_in))))
				(_port(_int Clock -1 1 26(_ent (_in))))
				(_port(_int Data -1 1 26(_ent (_in))))
				(_port(_int Q -1 1 27(_ent (_out))))
				(_port(_int Qbar -1 1 27(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 45(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(QBar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 1 34(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 1 34(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 1 35(_arch(_uni))))
		(_sig(_int Data -1 1 35(_arch(_uni))))
		(_sig(_int Q -1 1 35(_arch(_uni))))
		(_sig(_int QBar -1 1 35(_arch(_uni))))
		(_cnst(_int Tsetup -2 1 40(_arch((ps 4652007308841189376)))))
		(_cnst(_int Thold -2 1 41(_arch((ps 4652007308841189376)))))
		(_cnst(_int TClk -2 1 42(_arch((ps 4656519704561582080)))))
		(_cnst(_int \TClk/2\ -2 1 0(_int gms(_code 2))))
		(_prcs
			(ClockGen(_arch 0 1 51(_prcs(_wait_for)(_trgt(2)))))
			(Stimulus(_arch 1 1 62(_prcs(_wait_for)(_trgt(1)(3))(_sens(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
	)
	(_use(std(standard)))
	(_model . Driver 3 -1)
)
I 000051 55 2526          1762122119683 Estructura
(_unit VHDL(latch8 0 5(estructura 0 15))
	(_version vf5)
	(_time 1762122119684 2025.11.02 19:21:59)
	(_source(\../src/Tp3.vhd\))
	(_parameters tan)
	(_code 70252a71712620667176682f297623767177747673)
	(_ent
		(_time 1757617207297)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 18(_ent (_in))))
				(_port(_int Clear -1 0 19(_ent (_in))))
				(_port(_int Clock -1 0 20(_ent (_in))))
				(_port(_int Data -1 0 21(_ent (_in))))
				(_port(_int Q -1 0 22(_ent (_out))))
				(_port(_int QBar -1 0 23(_ent (_out))))
			)
		)
	)
	(_inst F7 0 29(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(7)))
			((Q)(Q(7)))
			((QBar)(QBar(7)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F6 0 30(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(6)))
			((Q)(Q(6)))
			((QBar)(QBar(6)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F5 0 31(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(5)))
			((Q)(Q(5)))
			((QBar)(QBar(5)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F4 0 32(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(4)))
			((Q)(Q(4)))
			((QBar)(QBar(4)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F3 0 33(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(3)))
			((Q)(Q(3)))
			((QBar)(QBar(3)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F2 0 34(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(2)))
			((Q)(Q(2)))
			((QBar)(QBar(2)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F1 0 35(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(1)))
			((Q)(Q(1)))
			((QBar)(QBar(1)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F0 0 36(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(0)))
			((Q)(Q(0)))
			((QBar)(QBar(0)))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 7(_ent(_in))))
		(_port(_int Clk -1 0 8(_ent(_in))))
		(_port(_int Pre -1 0 9(_ent(_in))))
		(_port(_int Clr -1 0 10(_ent(_in))))
		(_port(_int Q 0 0 11(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 27(_array -1((_dto i 7 i 0)))))
		(_sig(_int QBar 1 0 27(_arch(_uni))))
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
)
I 000047 55 1425          1762122119689 Driver
(_unit VHDL(test_latch8 0 44(driver 0 47))
	(_version vf5)
	(_time 1762122119690 2025.11.02 19:21:59)
	(_source(\../src/Tp3.vhd\))
	(_parameters tan)
	(_code 70247d71752627677770362a727671777476737678)
	(_ent
		(_time 1757617207303)
	)
	(_comp
		(Latch8
			(_object
				(_port(_int D 0 0 50(_ent (_in))))
				(_port(_int Clk -1 0 51(_ent (_in))))
				(_port(_int Pre -1 0 52(_ent (_in))))
				(_port(_int Clr -1 0 53(_ent (_in))))
				(_port(_int Q 0 0 54(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 61(_comp Latch8)
		(_port
			((D)(D))
			((Clk)(Clk))
			((Pre)(Pre))
			((Clr)(Clr))
			((Q)(Q))
		)
		(_use(_ent . Latch8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 50(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 0 58(_array -1((_dto i 7 i 0)))))
		(_sig(_int D 1 0 58(_arch(_uni))))
		(_sig(_int Q 1 0 58(_arch(_uni))))
		(_sig(_int Clk -1 0 59(_arch(_uni((i 1))))))
		(_sig(_int Pre -1 0 59(_arch(_uni((i 1))))))
		(_sig(_int Clr -1 0 59(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 64(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 0 64(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 0 63(_prcs(_wait_for)(_trgt(0)(2)(3)(4))(_mon)(_read(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16777216 16842752)
		(1684107084 1767982624 6579564)
	)
	(_model . Driver 1 -1)
)
I 000049 55 694           1762122119699 ecuacion
(_unit VHDL(fulladder 0 4(ecuacion 0 5))
	(_version vf5)
	(_time 1762122119700 2025.11.02 19:21:59)
	(_source(\../src/Tp4.vhd\))
	(_parameters tan)
	(_code 7f2a707f2c2878692c2b6e252a797b797a787d7979)
	(_ent
		(_time 1760631855757)
	)
	(_object
		(_port(_int X -1 0 6(_ent(_in))))
		(_port(_int Y -1 0 6(_ent(_in))))
		(_port(_int Cin -1 0 6(_ent(_in))))
		(_port(_int Cout -1 0 7(_ent(_out))))
		(_port(_int Sum -1 0 7(_ent(_out))))
		(_prcs
			(line__7(_arch 0 0 7(_assignment(_trgt(4))(_sens(0)(1)(2)))))
			(line__8(_arch 1 0 8(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . ecuacion 2 -1)
)
I 000047 55 1536          1762122119705 driver
(_unit VHDL(test_sumador 0 15(driver 0 18))
	(_version vf5)
	(_time 1762122119706 2025.11.02 19:21:59)
	(_source(\../src/Tp4.vhd\))
	(_parameters tan)
	(_code 7f2b727e2c292868797c39242d787a792b797e797b)
	(_ent
		(_time 1760631980048)
	)
	(_comp
		(fulladder
			(_object
				(_port(_int X -1 0 20(_ent (_in))))
				(_port(_int Y -1 0 20(_ent (_in))))
				(_port(_int Cin -1 0 20(_ent (_in))))
				(_port(_int Cout -1 0 20(_ent (_out))))
				(_port(_int Sum -1 0 20(_ent (_out))))
			)
		)
	)
	(_inst uut 0 24(_comp fulladder)
		(_port
			((X)(X))
			((Y)(Y))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . fulladder)
		)
	)
	(_object
		(_sig(_int X -1 0 22(_arch(_uni))))
		(_sig(_int Y -1 0 22(_arch(_uni))))
		(_sig(_int Cin -1 0 22(_arch(_uni))))
		(_sig(_int Cout -1 0 22(_arch(_uni))))
		(_sig(_int Sum -1 0 22(_arch(_uni))))
		(_type(_int Entry 0 26(_record(X -1)(Y -1)(Cin -1)(Cout -1)(Sum -1))))
		(_type(_int Table 0 30(_array 0((_to i 0 i 7)))))
		(_cnst(_int Tabla 1 0 31(_prcs 0((((i 0))((i 0))((i 0))((i 0))((i 0)))(((i 0))((i 0))((i 1))((i 0))((i 1)))(((i 0))((i 1))((i 0))((i 0))((i 1)))(((i 0))((i 1))((i 1))((i 1))((i 0)))(((i 1))((i 0))((i 0))((i 0))((i 1)))(((i 1))((i 0))((i 1))((i 1))((i 0)))(((i 1))((i 1))((i 0))((i 1))((i 0)))(((i 1))((i 1))((i 1))((i 1))((i 1)))))))
		(_prcs
			(estimulo(_arch 0 0 25(_prcs(_trgt(0)(1)(2))(_mon)(_read(3)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . driver 1 -1)
)
I 000049 55 1300          1762122119728 Behavior
(_unit VHDL(shiftn 0 1(behavior 0 17))
	(_version vf5)
	(_time 1762122119729 2025.11.02 19:21:59)
	(_source(\../src/Tp6.vhd\))
	(_parameters tan)
	(_code 9fcb9590c1c8c2899bc98bc59b989c999799969999)
	(_ent
		(_time 1762105610433)
	)
	(_object
		(_port(_int CLK -1 0 3(_ent(_in)(_event))))
		(_port(_int CLR -1 0 4(_ent(_in))))
		(_port(_int LD -1 0 5(_ent(_in))))
		(_port(_int SH -1 0 6(_ent(_in))))
		(_port(_int DIR -1 0 7(_ent(_in))))
		(_type(_int ~BIT_VECTOR~12 0 8(_array -1((_uto i 0 i 2147483647)))))
		(_port(_int D 0 0 8(_ent(_in))))
		(_type(_int ~BIT_VECTOR~121 0 9(_array -1((_uto i 0 i 2147483647)))))
		(_port(_int Q 1 0 9(_ent(_out))))
		(_type(_int InBits 0 20(_scalar (_dto c 2 i 0))))
		(_type(_int OutBits 0 21(_scalar (_dto c 3 i 0))))
		(_type(_int ~BIT_VECTOR{Q'LENGTH-1~downto~0}~13 0 22(_array -1((_dto c 4 i 0)))))
		(_var(_int State 4 0 22(_prcs 1)))
		(_prcs
			(line__12(_ent 0 0 12(_assertion(_mon))))
			(Shifter(_arch 1 0 19(_prcs(_simple)(_trgt(6))(_sens(0)(1))(_read(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(1920233029 543253601 1869488196 1650811936 1702043749 1634541682 1629954163 1634231150 1970348071 1634476133 1818325792 543253609 81)
	)
	(_model . Behavior 5 -1)
)
I 000047 55 1572          1762122119740 Driver
(_unit VHDL(test_shiftn 0 47(driver 0 49))
	(_version vf5)
	(_time 1762122119741 2025.11.02 19:21:59)
	(_source(\../src/Tp6.vhd\))
	(_parameters tan)
	(_code aefaa3f9fef8f9b9a8fde8f5fca8a6a8a7a8a8a9aa)
	(_ent
		(_time 1762105610458)
	)
	(_comp
		(ShiftN
			(_object
				(_port(_int CLK -1 0 52(_ent (_in))))
				(_port(_int CLR -1 0 53(_ent (_in))))
				(_port(_int LD -1 0 54(_ent (_in))))
				(_port(_int SH -1 0 55(_ent (_in))))
				(_port(_int DIR -1 0 56(_ent (_in))))
				(_type(_int ~BIT_VECTOR~13 0 57(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int D 2 0 57(_ent (_in))))
				(_type(_int ~BIT_VECTOR~131 0 58(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int Q 3 0 58(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 67(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)(CLR))
			((LD)(LD))
			((SH)(SH))
			((DIR)(DIR))
			((D)(D))
			((Q)(Q))
		)
		(_use(_ent . ShiftN)
		)
	)
	(_object
		(_sig(_int CLK -1 0 62(_arch(_uni))))
		(_sig(_int CLR -1 0 62(_arch(_uni))))
		(_sig(_int LD -1 0 62(_arch(_uni))))
		(_sig(_int SH -1 0 62(_arch(_uni))))
		(_sig(_int DIR -1 0 62(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{1~to~4}~13 0 63(_array -1((_to i 1 i 4)))))
		(_sig(_int D 0 0 63(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{8~downto~1}~13 0 64(_array -1((_dto i 8 i 1)))))
		(_sig(_int Q 1 0 64(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 69(_prcs(_wait_for)(_trgt(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(65793)
	)
	(_model . Driver 1 -1)
)
I 000051 55 1865          1762122119759 Estructura
(_unit VHDL(adder8 0 1(estructura 0 5))
	(_version vf5)
	(_time 1762122119760 2025.11.02 19:21:59)
	(_source(\../src/Tp5.vhd\))
	(_parameters tan)
	(_code beebb6eaefe9eea8bab1ace1e7b8bfb8bab8bab8bb)
	(_ent
		(_time 1762105504299)
	)
	(_comp
		(fulladder
			(_object
				(_port(_int X -1 0 7(_ent (_in))))
				(_port(_int Y -1 0 7(_ent (_in))))
				(_port(_int Cin -1 0 7(_ent (_in))))
				(_port(_int Cout -1 0 7(_ent (_out))))
				(_port(_int Sum -1 0 7(_ent (_out))))
			)
		)
	)
	(_generate Stages 0 11(_for 2 )
		(_generate LowBit 0 13(_if 1)
			(_inst FA 0 15(_comp fulladder)
				(_port
					((X)(A(0)))
					((Y)(B(0)))
					((Cin)(Cin))
					((Cout)(C(0)))
					((Sum)(Sum(0)))
				)
				(_use(_ent . fulladder)
				)
			)
		)
		(_generate OtherBits 0 18(_if 2)
			(_inst FA 0 20(_comp fulladder)
				(_port
					((X)(A(_object 0)))
					((Y)(B(_object 0)))
					((Cin)(C(_index 3)))
					((Cout)(C(_object 0)))
					((Sum)(Sum(_object 0)))
				)
				(_use(_ent . fulladder)
				)
			)
		)
		(_object
			(_cnst(_int i 2 0 12(_arch)))
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 2(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 2(_ent(_in))))
		(_port(_int B 0 0 2(_ent(_in))))
		(_port(_int Cin -1 0 2(_ent(_in))))
		(_port(_int Cout -1 0 2(_ent(_out))))
		(_port(_int Sum 0 0 2(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 9(_array -1((_dto i 7 i 0)))))
		(_sig(_int C 1 0 9(_arch(_uni))))
		(_type(_int ~INTEGER~range~7~downto~0~13 0 12(_scalar (_dto i 7 i 0))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_alias((Cout)(C(7))))(_trgt(3))(_sens(5(7))))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Estructura 4 -1)
)
I 000047 55 1376          1762122119765 Driver
(_unit VHDL(test_adder8 0 30(driver 0 32))
	(_version vf5)
	(_time 1762122119766 2025.11.02 19:21:59)
	(_source(\../src/Tp5.vhd\))
	(_parameters tan)
	(_code beeab3eaeee8e9a9bbb2f8e4eeb8bab8bab8bbb9bc)
	(_ent
		(_time 1762105504320)
	)
	(_comp
		(Adder8
			(_object
				(_port(_int A 0 0 34(_ent (_in))))
				(_port(_int B 0 0 34(_ent (_in))))
				(_port(_int Cin -1 0 34(_ent (_in))))
				(_port(_int Cout -1 0 34(_ent (_out))))
				(_port(_int Sum 0 0 34(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 39(_comp Adder8)
		(_port
			((A)(A))
			((B)(B))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . Adder8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 34(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 0 36(_array -1((_dto i 7 i 0)))))
		(_sig(_int A 1 0 36(_arch(_uni))))
		(_sig(_int B 1 0 36(_arch(_uni))))
		(_sig(_int Sum 1 0 36(_arch(_uni))))
		(_sig(_int Cin -1 0 37(_arch(_uni((i 0))))))
		(_sig(_int Cout -1 0 37(_arch(_uni((i 0))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 41(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 0 41(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 0 40(_prcs(_wait_for)(_trgt(0)(1))(_read(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(0 0)
		(0 16777216)
	)
	(_model . Driver 1 -1)
)
I 000044 55 1158          1762122119779 FSM
(_unit VHDL(controller 0 1(fsm 0 8))
	(_version vf5)
	(_time 1762122119780 2025.11.02 19:21:59)
	(_source(\../src/Tp7.vhd\))
	(_parameters tan)
	(_code cd98c798cf9accdacacadf97cacb9ecb9ecbc8cacf)
	(_ent
		(_time 1762105724364)
	)
	(_object
		(_port(_int STB -1 0 3(_ent(_in))))
		(_port(_int CLK -1 0 3(_ent(_in)(_event))))
		(_port(_int LSB -1 0 3(_ent(_in))))
		(_port(_int Stop -1 0 3(_ent(_in))))
		(_port(_int Init -1 0 4(_ent(_out))))
		(_port(_int Shift -1 0 4(_ent(_out))))
		(_port(_int Add -1 0 4(_ent(_out))))
		(_port(_int Done -1 0 4(_ent(_out))))
		(_type(_int States 0 9(_enum1 InitS CheckS AddS ShiftS EndS (_to i 0 i 4))))
		(_sig(_int State 0 0 10(_arch(_uni((i 4))))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(4))(_sens(8)))))
			(line__15(_arch 1 0 15(_assignment(_trgt(6))(_sens(8)))))
			(line__16(_arch 2 0 16(_assignment(_trgt(5))(_sens(8)))))
			(line__17(_arch 3 0 17(_assignment(_trgt(7))(_sens(8)))))
			(StateMachine(_arch 4 0 20(_prcs(_trgt(8))(_sens(1)(0)(2)(3)(8))(_dssslsensitivity 1))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . FSM 5 -1)
)
I 000047 55 1744          1762122119791 Driver
(_unit VHDL(test_controller 0 53(driver 0 55))
	(_version vf5)
	(_time 1762122119792 2025.11.02 19:21:59)
	(_source(\../src/Tp7.vhd\))
	(_parameters tan)
	(_code dd89d08f8c8b8acadbdf9b878fdb8bdb88dad9dadf)
	(_ent
		(_time 1762105724375)
	)
	(_comp
		(Controller
			(_object
				(_port(_int STB -1 0 58(_ent (_in))))
				(_port(_int CLK -1 0 58(_ent (_in))))
				(_port(_int LSB -1 0 58(_ent (_in))))
				(_port(_int Stop -1 0 58(_ent (_in))))
				(_port(_int Init -1 0 59(_ent (_out))))
				(_port(_int Shift -1 0 59(_ent (_out))))
				(_port(_int Add -1 0 59(_ent (_out))))
				(_port(_int Done -1 0 59(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 67(_comp Controller)
		(_port
			((STB)(STB))
			((CLK)(CLK))
			((LSB)(LSB))
			((Stop)(Stop))
			((Init)(Init))
			((Shift)(Shift))
			((Add)(Add))
			((Done)(Done))
		)
		(_use(_ent . Controller)
		)
	)
	(_object
		(_sig(_int STB -1 0 63(_arch(_uni))))
		(_sig(_int LSB -1 0 63(_arch(_uni))))
		(_sig(_int Done -1 0 63(_arch(_uni))))
		(_sig(_int Init -1 0 63(_arch(_uni))))
		(_sig(_int Shift -1 0 63(_arch(_uni))))
		(_sig(_int Add -1 0 63(_arch(_uni))))
		(_sig(_int Stop -1 0 63(_arch(_uni))))
		(_sig(_int CLK -1 0 64(_arch(_uni((i 1)))(_event))))
		(_sig(_int ENA -1 0 64(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 73(_array -1((_dto i 7 i 0)))))
		(_var(_int Val 0 0 73(_prcs 2)))
		(_prcs
			(Clock(_arch 0 0 69(_assignment(_trgt(7))(_sens(7)(8)))))
			(Enable(_arch 1 0 70(_assignment(_trgt(8)))))
			(Stimulus(_arch 2 0 72(_prcs(_trgt(0)(1)(6))(_sens(7))(_read(2)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16843008 16777472)
	)
	(_model . Driver 3 -1)
)
I 000050 55 4420          1762122119810 funcional
(_unit VHDL(multiplicador 0 1(funcional 0 11))
	(_version vf5)
	(_time 1762122119811 2025.11.02 19:21:59)
	(_source(\../src/Tp9.vhd\))
	(_parameters tan)
	(_code edb8b0bfbcbaeafaedeef4b6bcebbeebe4ebeeebec)
	(_ent
		(_time 1762121874981)
	)
	(_comp
		(Controller
			(_object
				(_port(_int STB -1 0 27(_ent (_in))))
				(_port(_int CLK -1 0 27(_ent (_in))))
				(_port(_int LSB -1 0 27(_ent (_in))))
				(_port(_int Stop -1 0 27(_ent (_in))))
				(_port(_int Init -1 0 28(_ent (_out))))
				(_port(_int Shift -1 0 28(_ent (_out))))
				(_port(_int Add -1 0 28(_ent (_out))))
				(_port(_int Done -1 0 28(_ent (_out))))
			)
		)
		(ShiftN
			(_object
				(_port(_int CLK -1 0 15(_ent (_in))))
				(_port(_int CLR -1 0 16(_ent (_in))))
				(_port(_int LD -1 0 17(_ent (_in))))
				(_port(_int SH -1 0 18(_ent (_in))))
				(_port(_int DIR -1 0 19(_ent (_in))))
				(_type(_int ~BIT_VECTOR~13 0 20(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int D 4 0 20(_ent (_in))))
				(_type(_int ~BIT_VECTOR~131 0 21(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int Q 5 0 21(_ent (_out))))
			)
		)
		(Adder8
			(_object
				(_port(_int A 2 0 33(_ent (_in))))
				(_port(_int B 2 0 33(_ent (_in))))
				(_port(_int Cin -1 0 34(_ent (_in))))
				(_port(_int Cout -1 0 35(_ent (_out))))
				(_port(_int Sum 2 0 36(_ent (_out))))
			)
		)
	)
	(_inst FSM 0 54(_comp Controller)
		(_port
			((STB)(STB))
			((CLK)(Clk))
			((LSB)(LSB))
			((Stop)(Stop))
			((Init)(Init))
			((Shift)(Shift))
			((Add)(Add))
			((Done)(Done))
		)
		(_use(_ent . Controller)
		)
	)
	(_inst R_SRB 0 55(_comp ShiftN)
		(_port
			((CLK)(Clk))
			((CLR)((i 0)))
			((LD)(Init))
			((SH)(Shift))
			((DIR)((i 1)))
			((D)(B))
			((Q)(Q_SRB))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst R_SRA 0 56(_comp ShiftN)
		(_port
			((CLK)(Clk))
			((CLR)((i 0)))
			((LD)(Init))
			((SH)(Shift))
			((DIR)((i 0)))
			((D)(A))
			((Q)(Q_SRA))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst ADDER 0 57(_comp Adder8)
		(_port
			((A)(Q_SRB))
			((B)(Result))
			((Cin)((i 0)))
			((Cout)(_open))
			((Sum)(AdderRes))
		)
		(_use(_ent . Adder8)
			(_port
				((A)(A))
				((B)(B))
				((Cin)(Cin))
				((Cout)(Cout))
				((Sum)(Sum))
			)
		)
	)
	(_inst ACC 0 58(_comp ShiftN)
		(_port
			((CLK)(Clk))
			((CLR)(Init))
			((LD)(Add))
			((SH)((i 0)))
			((DIR)((i 0)))
			((D)(AdderRes))
			((Q)(Result))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_block AsignacionSignals 0 60
		(_object
			(_prcs
				(line__63(_arch 0 0 63(_assignment(_alias((LSB)(Q_SRA(0))))(_trgt(8))(_sens(15(0))))))
				(line__64(_arch 1 0 64(_assignment(_trgt(9))(_sens(15(0))(15(1))(15(2))(15(3))(15(4))(15(5))(15(6))(15(7))))))
				(line__65(_arch 2 0 65(_assignment(_alias((AddS)(Add)))(_trgt(6))(_sens(12)))))
				(line__66(_arch 3 0 66(_assignment(_alias((ShiftS)(Shift)))(_trgt(7))(_sens(10)))))
			)
		)
	)
	(_object
		(_port(_int Clk -1 0 3(_ent(_in))))
		(_type(_int ~BIT_VECTOR{3~downto~0}~12 0 4(_array -1((_dto i 3 i 0)))))
		(_port(_int A 0 0 4(_ent(_in))))
		(_port(_int B 0 0 4(_ent(_in))))
		(_port(_int STB -1 0 5(_ent(_in))))
		(_port(_int Done -1 0 6(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int Result 1 0 7(_ent(_inout))))
		(_port(_int AddS -1 0 8(_ent(_out))))
		(_port(_int ShiftS -1 0 8(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 33(_array -1((_dto i 7 i 0)))))
		(_sig(_int LSB -1 0 49(_arch(_uni))))
		(_sig(_int Stop -1 0 49(_arch(_uni))))
		(_sig(_int Shift -1 0 49(_arch(_uni))))
		(_sig(_int Init -1 0 49(_arch(_uni))))
		(_sig(_int Add -1 0 49(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~133 0 50(_array -1((_dto i 7 i 0)))))
		(_sig(_int AdderRes 3 0 50(_arch(_uni))))
		(_sig(_int Q_SRB 3 0 50(_arch(_uni))))
		(_sig(_int Q_SRA 3 0 50(_arch(_uni))))
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . funcional 4 -1)
)
I 000050 55 1900          1762122119816 Testbench
(_unit VHDL(test_driver 0 72(testbench 0 78))
	(_version vf5)
	(_time 1762122119817 2025.11.02 19:21:59)
	(_source(\../src/Tp9.vhd\))
	(_parameters tan)
	(_code edb9e0bebcbbbafaebefabb7b8eaefebe4eaebebe8)
	(_ent
		(_time 1762114956191)
	)
	(_comp
		(Multiplicador
			(_object
				(_port(_int Clk -1 0 86(_ent (_in))))
				(_port(_int A 2 0 87(_ent (_in))))
				(_port(_int B 2 0 87(_ent (_in))))
				(_port(_int STB -1 0 88(_ent (_in))))
				(_port(_int Done -1 0 89(_ent (_out))))
				(_port(_int Result 3 0 90(_ent (_inout))))
				(_port(_int AddS -1 0 91(_ent (_out))))
				(_port(_int ShiftS -1 0 91(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 96(_comp Multiplicador)
		(_port
			((Clk)(Clk))
			((A)(A))
			((B)(B))
			((STB)(STB))
			((Done)(Done))
			((Result)(Result))
			((AddS)(AddS))
			((ShiftS)(ShiftS))
		)
		(_use(_ent . Multiplicador)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{3~downto~0}~13 0 79(_array -1((_dto i 3 i 0)))))
		(_sig(_int A 0 0 79(_arch(_uni))))
		(_sig(_int B 0 0 79(_arch(_uni))))
		(_sig(_int STB -1 0 80(_arch(_uni))))
		(_sig(_int Done -1 0 80(_arch(_uni))))
		(_sig(_int Clk -1 0 80(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 81(_array -1((_dto i 7 i 0)))))
		(_sig(_int Result 1 0 81(_arch(_uni))))
		(_sig(_int AddS -1 0 82(_arch(_uni))))
		(_sig(_int ShiftS -1 0 82(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{3~downto~0}~132 0 87(_array -1((_dto i 3 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 90(_array -1((_dto i 7 i 0)))))
		(_prcs
			(line__94(_arch 0 0 94(_assignment(_trgt(0)))))
			(line__95(_arch 1 0 95(_assignment(_trgt(1)))))
			(Inicio(_arch 2 0 97(_prcs(_wait_for)(_trgt(2)))))
			(Clock(_arch 3 0 104(_prcs(_wait_for)(_trgt(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(65536)
		(1)
	)
	(_model . Testbench 4 -1)
)
I 000047 55 976           1762122775872 prueba
(_unit VHDL(simple 0 2(prueba 0 5))
	(_version vf5)
	(_time 1762122775873 2025.11.02 19:32:55)
	(_source(\../src/simple.vhd\))
	(_parameters tan)
	(_code abfffbfcf0fcabbcaaa9e8f1ffaca8ada2adffacab)
	(_ent
		(_time 1756325127014)
	)
	(_object
		(_type(_int ~STRING~13 0 6(_array -1((_to i 1 i 11)))))
		(_cnst(_int mensaje 0 0 6(_arch(_string \"hola, mundo"\))))
		(_sig(_int canal -1 0 7(_arch(_uni((i 32))))))
		(_var(_int linea -2 0 10(_prcs 0)))
		(_var(_int dummy -3 0 11(_prcs 0)))
		(_prcs
			(p1(_arch 0 0 9(_prcs(_wait_for)(_trgt(0))(_mon))))
		)
		(_subprogram
			(_ext WRITE(1 21))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext std.TEXTIO.LINE(1 LINE)))
		(_type(_ext std.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext std.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext std.TEXTIO.TEXT(1 TEXT)))
		(_var(_ext std.TEXTIO.OUTPUT(1 OUTPUT)))
	)
	(_use(std(standard))(std(TEXTIO)))
	(_model . prueba 1 -1)
)
I 000053 55 1456          1762122775891 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 1 4))
	(_version vf5)
	(_time 1762122775892 2025.11.02 19:32:55)
	(_source(\../src/practica2.vhd\(\../src/Tp2.vhd\)))
	(_parameters tan)
	(_code bbeeecefefece9adbeecade1ecbdbfbdbdbdbdbdbf)
	(_ent
		(_time 1756945109009)
	)
	(_object
		(_port(_int Preset -1 0 3(_ent(_in))))
		(_port(_int Clear -1 0 4(_ent(_in))))
		(_port(_int Clock -1 0 5(_ent(_in))))
		(_port(_int Data -1 0 6(_ent(_in))))
		(_port(_int Q -1 0 7(_ent(_out))))
		(_port(_int QBar -1 0 8(_ent(_out))))
		(_sig(_int A -1 1 6(_arch(_uni))))
		(_sig(_int B -1 1 6(_arch(_uni))))
		(_sig(_int C -1 1 6(_arch(_uni))))
		(_sig(_int D -1 1 6(_arch(_uni))))
		(_sig(_int Qint -1 1 7(_arch(_uni))))
		(_sig(_int QbarInt -1 1 7(_arch(_uni))))
		(_prcs
			(line__10(_arch 0 1 10(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__11(_arch 1 1 11(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__12(_arch 2 1 12(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__13(_arch 3 1 13(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__14(_arch 4 1 14(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__15(_arch 5 1 15(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__16(_arch 6 1 16(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__17(_arch 7 1 17(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000047 55 1572          1762122775897 Driver
(_unit VHDL(test_dff 0 35(driver 1 23))
	(_version vf5)
	(_time 1762122775898 2025.11.02 19:32:55)
	(_source(\../src/practica2.vhd\(\../src/Tp2.vhd\)))
	(_parameters tan)
	(_code bbefecefecedecacbbebfde1eebdbdbdbdbcbfbdbe)
	(_ent
		(_time 1757604784042)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 1 26(_ent (_in))))
				(_port(_int Clear -1 1 26(_ent (_in))))
				(_port(_int Clock -1 1 26(_ent (_in))))
				(_port(_int Data -1 1 26(_ent (_in))))
				(_port(_int Q -1 1 27(_ent (_out))))
				(_port(_int Qbar -1 1 27(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 45(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(QBar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 1 34(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 1 34(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 1 35(_arch(_uni))))
		(_sig(_int Data -1 1 35(_arch(_uni))))
		(_sig(_int Q -1 1 35(_arch(_uni))))
		(_sig(_int QBar -1 1 35(_arch(_uni))))
		(_cnst(_int Tsetup -2 1 40(_arch((ps 4652007308841189376)))))
		(_cnst(_int Thold -2 1 41(_arch((ps 4652007308841189376)))))
		(_cnst(_int TClk -2 1 42(_arch((ps 4656519704561582080)))))
		(_cnst(_int \TClk/2\ -2 1 0(_int gms(_code 2))))
		(_prcs
			(ClockGen(_arch 0 1 51(_prcs(_wait_for)(_trgt(2)))))
			(Stimulus(_arch 1 1 62(_prcs(_wait_for)(_trgt(1)(3))(_sens(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
	)
	(_use(std(standard)))
	(_model . Driver 3 -1)
)
I 000051 55 2526          1762122775913 Estructura
(_unit VHDL(latch8 0 5(estructura 0 15))
	(_version vf5)
	(_time 1762122775914 2025.11.02 19:32:55)
	(_source(\../src/Tp3.vhd\))
	(_parameters tan)
	(_code da8fda888a8c8accdbdcc28583dc89dcdbdddedcd9)
	(_ent
		(_time 1757617207297)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 18(_ent (_in))))
				(_port(_int Clear -1 0 19(_ent (_in))))
				(_port(_int Clock -1 0 20(_ent (_in))))
				(_port(_int Data -1 0 21(_ent (_in))))
				(_port(_int Q -1 0 22(_ent (_out))))
				(_port(_int QBar -1 0 23(_ent (_out))))
			)
		)
	)
	(_inst F7 0 29(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(7)))
			((Q)(Q(7)))
			((QBar)(QBar(7)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F6 0 30(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(6)))
			((Q)(Q(6)))
			((QBar)(QBar(6)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F5 0 31(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(5)))
			((Q)(Q(5)))
			((QBar)(QBar(5)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F4 0 32(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(4)))
			((Q)(Q(4)))
			((QBar)(QBar(4)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F3 0 33(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(3)))
			((Q)(Q(3)))
			((QBar)(QBar(3)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F2 0 34(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(2)))
			((Q)(Q(2)))
			((QBar)(QBar(2)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F1 0 35(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(1)))
			((Q)(Q(1)))
			((QBar)(QBar(1)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F0 0 36(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(0)))
			((Q)(Q(0)))
			((QBar)(QBar(0)))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 7(_ent(_in))))
		(_port(_int Clk -1 0 8(_ent(_in))))
		(_port(_int Pre -1 0 9(_ent(_in))))
		(_port(_int Clr -1 0 10(_ent(_in))))
		(_port(_int Q 0 0 11(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 27(_array -1((_dto i 7 i 0)))))
		(_sig(_int QBar 1 0 27(_arch(_uni))))
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
)
I 000047 55 1425          1762122775919 Driver
(_unit VHDL(test_latch8 0 44(driver 0 47))
	(_version vf5)
	(_time 1762122775920 2025.11.02 19:32:55)
	(_source(\../src/Tp3.vhd\))
	(_parameters tan)
	(_code da8e8d888e8c8dcdddda9c80d8dcdbdddedcd9dcd2)
	(_ent
		(_time 1757617207303)
	)
	(_comp
		(Latch8
			(_object
				(_port(_int D 0 0 50(_ent (_in))))
				(_port(_int Clk -1 0 51(_ent (_in))))
				(_port(_int Pre -1 0 52(_ent (_in))))
				(_port(_int Clr -1 0 53(_ent (_in))))
				(_port(_int Q 0 0 54(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 61(_comp Latch8)
		(_port
			((D)(D))
			((Clk)(Clk))
			((Pre)(Pre))
			((Clr)(Clr))
			((Q)(Q))
		)
		(_use(_ent . Latch8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 50(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 0 58(_array -1((_dto i 7 i 0)))))
		(_sig(_int D 1 0 58(_arch(_uni))))
		(_sig(_int Q 1 0 58(_arch(_uni))))
		(_sig(_int Clk -1 0 59(_arch(_uni((i 1))))))
		(_sig(_int Pre -1 0 59(_arch(_uni((i 1))))))
		(_sig(_int Clr -1 0 59(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 64(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 0 64(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 0 63(_prcs(_wait_for)(_trgt(0)(2)(3)(4))(_mon)(_read(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16777216 16842752)
		(1684107084 1767982624 6579564)
	)
	(_model . Driver 1 -1)
)
I 000049 55 694           1762122775929 ecuacion
(_unit VHDL(fulladder 0 4(ecuacion 0 5))
	(_version vf5)
	(_time 1762122775930 2025.11.02 19:32:55)
	(_source(\../src/Tp4.vhd\))
	(_parameters tan)
	(_code eabfbfb8bebdedfcb9befbb0bfeceeecefede8ecec)
	(_ent
		(_time 1760631855757)
	)
	(_object
		(_port(_int X -1 0 6(_ent(_in))))
		(_port(_int Y -1 0 6(_ent(_in))))
		(_port(_int Cin -1 0 6(_ent(_in))))
		(_port(_int Cout -1 0 7(_ent(_out))))
		(_port(_int Sum -1 0 7(_ent(_out))))
		(_prcs
			(line__7(_arch 0 0 7(_assignment(_trgt(4))(_sens(0)(1)(2)))))
			(line__8(_arch 1 0 8(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . ecuacion 2 -1)
)
I 000047 55 1536          1762122775935 driver
(_unit VHDL(test_sumador 0 15(driver 0 18))
	(_version vf5)
	(_time 1762122775936 2025.11.02 19:32:55)
	(_source(\../src/Tp4.vhd\))
	(_parameters tan)
	(_code eabebdb9bebcbdfdece9acb1b8edefecbeecebecee)
	(_ent
		(_time 1760631980048)
	)
	(_comp
		(fulladder
			(_object
				(_port(_int X -1 0 20(_ent (_in))))
				(_port(_int Y -1 0 20(_ent (_in))))
				(_port(_int Cin -1 0 20(_ent (_in))))
				(_port(_int Cout -1 0 20(_ent (_out))))
				(_port(_int Sum -1 0 20(_ent (_out))))
			)
		)
	)
	(_inst uut 0 24(_comp fulladder)
		(_port
			((X)(X))
			((Y)(Y))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . fulladder)
		)
	)
	(_object
		(_sig(_int X -1 0 22(_arch(_uni))))
		(_sig(_int Y -1 0 22(_arch(_uni))))
		(_sig(_int Cin -1 0 22(_arch(_uni))))
		(_sig(_int Cout -1 0 22(_arch(_uni))))
		(_sig(_int Sum -1 0 22(_arch(_uni))))
		(_type(_int Entry 0 26(_record(X -1)(Y -1)(Cin -1)(Cout -1)(Sum -1))))
		(_type(_int Table 0 30(_array 0((_to i 0 i 7)))))
		(_cnst(_int Tabla 1 0 31(_prcs 0((((i 0))((i 0))((i 0))((i 0))((i 0)))(((i 0))((i 0))((i 1))((i 0))((i 1)))(((i 0))((i 1))((i 0))((i 0))((i 1)))(((i 0))((i 1))((i 1))((i 1))((i 0)))(((i 1))((i 0))((i 0))((i 0))((i 1)))(((i 1))((i 0))((i 1))((i 1))((i 0)))(((i 1))((i 1))((i 0))((i 1))((i 0)))(((i 1))((i 1))((i 1))((i 1))((i 1)))))))
		(_prcs
			(estimulo(_arch 0 0 25(_prcs(_trgt(0)(1)(2))(_mon)(_read(3)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . driver 1 -1)
)
I 000049 55 1300          1762122775958 Behavior
(_unit VHDL(shiftn 0 1(behavior 0 17))
	(_version vf5)
	(_time 1762122775959 2025.11.02 19:32:55)
	(_source(\../src/Tp6.vhd\))
	(_parameters tan)
	(_code 095d5e0f085e541f0d5f1d530d0e0a0f010f000f0f)
	(_ent
		(_time 1762105610433)
	)
	(_object
		(_port(_int CLK -1 0 3(_ent(_in)(_event))))
		(_port(_int CLR -1 0 4(_ent(_in))))
		(_port(_int LD -1 0 5(_ent(_in))))
		(_port(_int SH -1 0 6(_ent(_in))))
		(_port(_int DIR -1 0 7(_ent(_in))))
		(_type(_int ~BIT_VECTOR~12 0 8(_array -1((_uto i 0 i 2147483647)))))
		(_port(_int D 0 0 8(_ent(_in))))
		(_type(_int ~BIT_VECTOR~121 0 9(_array -1((_uto i 0 i 2147483647)))))
		(_port(_int Q 1 0 9(_ent(_out))))
		(_type(_int InBits 0 20(_scalar (_dto c 2 i 0))))
		(_type(_int OutBits 0 21(_scalar (_dto c 3 i 0))))
		(_type(_int ~BIT_VECTOR{Q'LENGTH-1~downto~0}~13 0 22(_array -1((_dto c 4 i 0)))))
		(_var(_int State 4 0 22(_prcs 1)))
		(_prcs
			(line__12(_ent 0 0 12(_assertion(_mon))))
			(Shifter(_arch 1 0 19(_prcs(_simple)(_trgt(6))(_sens(0)(1))(_read(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(1920233029 543253601 1869488196 1650811936 1702043749 1634541682 1629954163 1634231150 1970348071 1634476133 1818325792 543253609 81)
	)
	(_model . Behavior 5 -1)
)
I 000047 55 1572          1762122775970 Driver
(_unit VHDL(test_shiftn 0 47(driver 0 49))
	(_version vf5)
	(_time 1762122775971 2025.11.02 19:32:55)
	(_source(\../src/Tp6.vhd\))
	(_parameters tan)
	(_code 095d590f055f5e1e0f5a4f525b0f010f000f0f0e0d)
	(_ent
		(_time 1762105610458)
	)
	(_comp
		(ShiftN
			(_object
				(_port(_int CLK -1 0 52(_ent (_in))))
				(_port(_int CLR -1 0 53(_ent (_in))))
				(_port(_int LD -1 0 54(_ent (_in))))
				(_port(_int SH -1 0 55(_ent (_in))))
				(_port(_int DIR -1 0 56(_ent (_in))))
				(_type(_int ~BIT_VECTOR~13 0 57(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int D 2 0 57(_ent (_in))))
				(_type(_int ~BIT_VECTOR~131 0 58(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int Q 3 0 58(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 67(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)(CLR))
			((LD)(LD))
			((SH)(SH))
			((DIR)(DIR))
			((D)(D))
			((Q)(Q))
		)
		(_use(_ent . ShiftN)
		)
	)
	(_object
		(_sig(_int CLK -1 0 62(_arch(_uni))))
		(_sig(_int CLR -1 0 62(_arch(_uni))))
		(_sig(_int LD -1 0 62(_arch(_uni))))
		(_sig(_int SH -1 0 62(_arch(_uni))))
		(_sig(_int DIR -1 0 62(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{1~to~4}~13 0 63(_array -1((_to i 1 i 4)))))
		(_sig(_int D 0 0 63(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{8~downto~1}~13 0 64(_array -1((_dto i 8 i 1)))))
		(_sig(_int Q 1 0 64(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 69(_prcs(_wait_for)(_trgt(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(65793)
	)
	(_model . Driver 1 -1)
)
I 000051 55 1865          1762122775989 Estructura
(_unit VHDL(adder8 0 1(estructura 0 5))
	(_version vf5)
	(_time 1762122775990 2025.11.02 19:32:55)
	(_source(\../src/Tp5.vhd\))
	(_parameters tan)
	(_code 287d7d2c247f783e2c273a77712e292e2c2e2c2e2d)
	(_ent
		(_time 1762105504299)
	)
	(_comp
		(fulladder
			(_object
				(_port(_int X -1 0 7(_ent (_in))))
				(_port(_int Y -1 0 7(_ent (_in))))
				(_port(_int Cin -1 0 7(_ent (_in))))
				(_port(_int Cout -1 0 7(_ent (_out))))
				(_port(_int Sum -1 0 7(_ent (_out))))
			)
		)
	)
	(_generate Stages 0 11(_for 2 )
		(_generate LowBit 0 13(_if 1)
			(_inst FA 0 15(_comp fulladder)
				(_port
					((X)(A(0)))
					((Y)(B(0)))
					((Cin)(Cin))
					((Cout)(C(0)))
					((Sum)(Sum(0)))
				)
				(_use(_ent . fulladder)
				)
			)
		)
		(_generate OtherBits 0 18(_if 2)
			(_inst FA 0 20(_comp fulladder)
				(_port
					((X)(A(_object 0)))
					((Y)(B(_object 0)))
					((Cin)(C(_index 3)))
					((Cout)(C(_object 0)))
					((Sum)(Sum(_object 0)))
				)
				(_use(_ent . fulladder)
				)
			)
		)
		(_object
			(_cnst(_int i 2 0 12(_arch)))
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 2(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 2(_ent(_in))))
		(_port(_int B 0 0 2(_ent(_in))))
		(_port(_int Cin -1 0 2(_ent(_in))))
		(_port(_int Cout -1 0 2(_ent(_out))))
		(_port(_int Sum 0 0 2(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 9(_array -1((_dto i 7 i 0)))))
		(_sig(_int C 1 0 9(_arch(_uni))))
		(_type(_int ~INTEGER~range~7~downto~0~13 0 12(_scalar (_dto i 7 i 0))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_alias((Cout)(C(7))))(_trgt(3))(_sens(5(7))))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Estructura 4 -1)
)
I 000047 55 1376          1762122775995 Driver
(_unit VHDL(test_adder8 0 30(driver 0 32))
	(_version vf5)
	(_time 1762122775996 2025.11.02 19:32:55)
	(_source(\../src/Tp5.vhd\))
	(_parameters tan)
	(_code 287c782c257e7f3f2d246e72782e2c2e2c2e2d2f2a)
	(_ent
		(_time 1762105504320)
	)
	(_comp
		(Adder8
			(_object
				(_port(_int A 0 0 34(_ent (_in))))
				(_port(_int B 0 0 34(_ent (_in))))
				(_port(_int Cin -1 0 34(_ent (_in))))
				(_port(_int Cout -1 0 34(_ent (_out))))
				(_port(_int Sum 0 0 34(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 39(_comp Adder8)
		(_port
			((A)(A))
			((B)(B))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . Adder8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 34(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 0 36(_array -1((_dto i 7 i 0)))))
		(_sig(_int A 1 0 36(_arch(_uni))))
		(_sig(_int B 1 0 36(_arch(_uni))))
		(_sig(_int Sum 1 0 36(_arch(_uni))))
		(_sig(_int Cin -1 0 37(_arch(_uni((i 0))))))
		(_sig(_int Cout -1 0 37(_arch(_uni((i 0))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 41(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 0 41(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 0 40(_prcs(_wait_for)(_trgt(0)(1))(_read(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(0 0)
		(0 16777216)
	)
	(_model . Driver 1 -1)
)
I 000044 55 1158          1762122776007 FSM
(_unit VHDL(controller 0 1(fsm 0 8))
	(_version vf5)
	(_time 1762122776008 2025.11.02 19:32:56)
	(_source(\../src/Tp7.vhd\))
	(_parameters tan)
	(_code 386d6f3d666f392f3f3f2a623f3e6b3e6b3e3d3f3a)
	(_ent
		(_time 1762105724364)
	)
	(_object
		(_port(_int STB -1 0 3(_ent(_in))))
		(_port(_int CLK -1 0 3(_ent(_in)(_event))))
		(_port(_int LSB -1 0 3(_ent(_in))))
		(_port(_int Stop -1 0 3(_ent(_in))))
		(_port(_int Init -1 0 4(_ent(_out))))
		(_port(_int Shift -1 0 4(_ent(_out))))
		(_port(_int Add -1 0 4(_ent(_out))))
		(_port(_int Done -1 0 4(_ent(_out))))
		(_type(_int States 0 9(_enum1 InitS CheckS AddS ShiftS EndS (_to i 0 i 4))))
		(_sig(_int State 0 0 10(_arch(_uni((i 4))))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(4))(_sens(8)))))
			(line__15(_arch 1 0 15(_assignment(_trgt(6))(_sens(8)))))
			(line__16(_arch 2 0 16(_assignment(_trgt(5))(_sens(8)))))
			(line__17(_arch 3 0 17(_assignment(_trgt(7))(_sens(8)))))
			(StateMachine(_arch 4 0 20(_prcs(_trgt(8))(_sens(1)(0)(2)(3)(8))(_dssslsensitivity 1))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . FSM 5 -1)
)
I 000047 55 1744          1762122776018 Driver
(_unit VHDL(test_controller 0 53(driver 0 55))
	(_version vf5)
	(_time 1762122776019 2025.11.02 19:32:56)
	(_source(\../src/Tp7.vhd\))
	(_parameters tan)
	(_code 386c683d356e6f2f3e3a7e626a3e6e3e6d3f3c3f3a)
	(_ent
		(_time 1762105724375)
	)
	(_comp
		(Controller
			(_object
				(_port(_int STB -1 0 58(_ent (_in))))
				(_port(_int CLK -1 0 58(_ent (_in))))
				(_port(_int LSB -1 0 58(_ent (_in))))
				(_port(_int Stop -1 0 58(_ent (_in))))
				(_port(_int Init -1 0 59(_ent (_out))))
				(_port(_int Shift -1 0 59(_ent (_out))))
				(_port(_int Add -1 0 59(_ent (_out))))
				(_port(_int Done -1 0 59(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 67(_comp Controller)
		(_port
			((STB)(STB))
			((CLK)(CLK))
			((LSB)(LSB))
			((Stop)(Stop))
			((Init)(Init))
			((Shift)(Shift))
			((Add)(Add))
			((Done)(Done))
		)
		(_use(_ent . Controller)
		)
	)
	(_object
		(_sig(_int STB -1 0 63(_arch(_uni))))
		(_sig(_int LSB -1 0 63(_arch(_uni))))
		(_sig(_int Done -1 0 63(_arch(_uni))))
		(_sig(_int Init -1 0 63(_arch(_uni))))
		(_sig(_int Shift -1 0 63(_arch(_uni))))
		(_sig(_int Add -1 0 63(_arch(_uni))))
		(_sig(_int Stop -1 0 63(_arch(_uni))))
		(_sig(_int CLK -1 0 64(_arch(_uni((i 1)))(_event))))
		(_sig(_int ENA -1 0 64(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 73(_array -1((_dto i 7 i 0)))))
		(_var(_int Val 0 0 73(_prcs 2)))
		(_prcs
			(Clock(_arch 0 0 69(_assignment(_trgt(7))(_sens(7)(8)))))
			(Enable(_arch 1 0 70(_assignment(_trgt(8)))))
			(Stimulus(_arch 2 0 72(_prcs(_trgt(0)(1)(6))(_sens(7))(_read(2)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16843008 16777472)
	)
	(_model . Driver 3 -1)
)
I 000050 55 4420          1762122776038 funcional
(_unit VHDL(multiplicador 0 1(funcional 0 11))
	(_version vf5)
	(_time 1762122776039 2025.11.02 19:32:56)
	(_source(\../src/Tp9.vhd\))
	(_parameters tan)
	(_code 570257555500504057544e0c065104515e51545156)
	(_ent
		(_time 1762121874981)
	)
	(_comp
		(Controller
			(_object
				(_port(_int STB -1 0 27(_ent (_in))))
				(_port(_int CLK -1 0 27(_ent (_in))))
				(_port(_int LSB -1 0 27(_ent (_in))))
				(_port(_int Stop -1 0 27(_ent (_in))))
				(_port(_int Init -1 0 28(_ent (_out))))
				(_port(_int Shift -1 0 28(_ent (_out))))
				(_port(_int Add -1 0 28(_ent (_out))))
				(_port(_int Done -1 0 28(_ent (_out))))
			)
		)
		(ShiftN
			(_object
				(_port(_int CLK -1 0 15(_ent (_in))))
				(_port(_int CLR -1 0 16(_ent (_in))))
				(_port(_int LD -1 0 17(_ent (_in))))
				(_port(_int SH -1 0 18(_ent (_in))))
				(_port(_int DIR -1 0 19(_ent (_in))))
				(_type(_int ~BIT_VECTOR~13 0 20(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int D 4 0 20(_ent (_in))))
				(_type(_int ~BIT_VECTOR~131 0 21(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int Q 5 0 21(_ent (_out))))
			)
		)
		(Adder8
			(_object
				(_port(_int A 2 0 33(_ent (_in))))
				(_port(_int B 2 0 33(_ent (_in))))
				(_port(_int Cin -1 0 34(_ent (_in))))
				(_port(_int Cout -1 0 35(_ent (_out))))
				(_port(_int Sum 2 0 36(_ent (_out))))
			)
		)
	)
	(_inst FSM 0 54(_comp Controller)
		(_port
			((STB)(STB))
			((CLK)(Clk))
			((LSB)(LSB))
			((Stop)(Stop))
			((Init)(Init))
			((Shift)(Shift))
			((Add)(Add))
			((Done)(Done))
		)
		(_use(_ent . Controller)
		)
	)
	(_inst R_SRB 0 55(_comp ShiftN)
		(_port
			((CLK)(Clk))
			((CLR)((i 0)))
			((LD)(Init))
			((SH)(Shift))
			((DIR)((i 1)))
			((D)(B))
			((Q)(Q_SRB))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst R_SRA 0 56(_comp ShiftN)
		(_port
			((CLK)(Clk))
			((CLR)((i 0)))
			((LD)(Init))
			((SH)(Shift))
			((DIR)((i 0)))
			((D)(A))
			((Q)(Q_SRA))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst ADDER 0 57(_comp Adder8)
		(_port
			((A)(Q_SRB))
			((B)(Result))
			((Cin)((i 0)))
			((Cout)(_open))
			((Sum)(AdderRes))
		)
		(_use(_ent . Adder8)
			(_port
				((A)(A))
				((B)(B))
				((Cin)(Cin))
				((Cout)(Cout))
				((Sum)(Sum))
			)
		)
	)
	(_inst ACC 0 58(_comp ShiftN)
		(_port
			((CLK)(Clk))
			((CLR)(Init))
			((LD)(Add))
			((SH)((i 0)))
			((DIR)((i 0)))
			((D)(AdderRes))
			((Q)(Result))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_block AsignacionSignals 0 60
		(_object
			(_prcs
				(line__63(_arch 0 0 63(_assignment(_alias((LSB)(Q_SRA(0))))(_trgt(8))(_sens(15(0))))))
				(line__64(_arch 1 0 64(_assignment(_trgt(9))(_sens(15(0))(15(1))(15(2))(15(3))(15(4))(15(5))(15(6))(15(7))))))
				(line__65(_arch 2 0 65(_assignment(_alias((AddS)(Add)))(_trgt(6))(_sens(12)))))
				(line__66(_arch 3 0 66(_assignment(_alias((ShiftS)(Shift)))(_trgt(7))(_sens(10)))))
			)
		)
	)
	(_object
		(_port(_int Clk -1 0 3(_ent(_in))))
		(_type(_int ~BIT_VECTOR{3~downto~0}~12 0 4(_array -1((_dto i 3 i 0)))))
		(_port(_int A 0 0 4(_ent(_in))))
		(_port(_int B 0 0 4(_ent(_in))))
		(_port(_int STB -1 0 5(_ent(_in))))
		(_port(_int Done -1 0 6(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int Result 1 0 7(_ent(_inout))))
		(_port(_int AddS -1 0 8(_ent(_out))))
		(_port(_int ShiftS -1 0 8(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 33(_array -1((_dto i 7 i 0)))))
		(_sig(_int LSB -1 0 49(_arch(_uni))))
		(_sig(_int Stop -1 0 49(_arch(_uni))))
		(_sig(_int Shift -1 0 49(_arch(_uni))))
		(_sig(_int Init -1 0 49(_arch(_uni))))
		(_sig(_int Add -1 0 49(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~133 0 50(_array -1((_dto i 7 i 0)))))
		(_sig(_int AdderRes 3 0 50(_arch(_uni))))
		(_sig(_int Q_SRB 3 0 50(_arch(_uni))))
		(_sig(_int Q_SRA 3 0 50(_arch(_uni))))
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . funcional 4 -1)
)
I 000050 55 1900          1762122776044 Testbench
(_unit VHDL(test_driver 0 72(testbench 0 78))
	(_version vf5)
	(_time 1762122776045 2025.11.02 19:32:56)
	(_source(\../src/Tp9.vhd\))
	(_parameters tan)
	(_code 57030754550100405155110d025055515e50515152)
	(_ent
		(_time 1762114956191)
	)
	(_comp
		(Multiplicador
			(_object
				(_port(_int Clk -1 0 86(_ent (_in))))
				(_port(_int A 2 0 87(_ent (_in))))
				(_port(_int B 2 0 87(_ent (_in))))
				(_port(_int STB -1 0 88(_ent (_in))))
				(_port(_int Done -1 0 89(_ent (_out))))
				(_port(_int Result 3 0 90(_ent (_inout))))
				(_port(_int AddS -1 0 91(_ent (_out))))
				(_port(_int ShiftS -1 0 91(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 96(_comp Multiplicador)
		(_port
			((Clk)(Clk))
			((A)(A))
			((B)(B))
			((STB)(STB))
			((Done)(Done))
			((Result)(Result))
			((AddS)(AddS))
			((ShiftS)(ShiftS))
		)
		(_use(_ent . Multiplicador)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{3~downto~0}~13 0 79(_array -1((_dto i 3 i 0)))))
		(_sig(_int A 0 0 79(_arch(_uni))))
		(_sig(_int B 0 0 79(_arch(_uni))))
		(_sig(_int STB -1 0 80(_arch(_uni))))
		(_sig(_int Done -1 0 80(_arch(_uni))))
		(_sig(_int Clk -1 0 80(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 81(_array -1((_dto i 7 i 0)))))
		(_sig(_int Result 1 0 81(_arch(_uni))))
		(_sig(_int AddS -1 0 82(_arch(_uni))))
		(_sig(_int ShiftS -1 0 82(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{3~downto~0}~132 0 87(_array -1((_dto i 3 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 90(_array -1((_dto i 7 i 0)))))
		(_prcs
			(line__94(_arch 0 0 94(_assignment(_trgt(0)))))
			(line__95(_arch 1 0 95(_assignment(_trgt(1)))))
			(Inicio(_arch 2 0 97(_prcs(_wait_for)(_trgt(2)))))
			(Clock(_arch 3 0 104(_prcs(_wait_for)(_trgt(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(65536)
		(1)
	)
	(_model . Testbench 4 -1)
)
I 000047 55 976           1762123143984 prueba
(_unit VHDL(simple 0 2(prueba 0 5))
	(_version vf5)
	(_time 1762123143985 2025.11.02 19:39:03)
	(_source(\../src/simple.vhd\))
	(_parameters tan)
	(_code 9998cb9699ce998e989bdac3cd9e9a9f909fcd9e99)
	(_ent
		(_time 1756325127014)
	)
	(_object
		(_type(_int ~STRING~13 0 6(_array -1((_to i 1 i 11)))))
		(_cnst(_int mensaje 0 0 6(_arch(_string \"hola, mundo"\))))
		(_sig(_int canal -1 0 7(_arch(_uni((i 32))))))
		(_var(_int linea -2 0 10(_prcs 0)))
		(_var(_int dummy -3 0 11(_prcs 0)))
		(_prcs
			(p1(_arch 0 0 9(_prcs(_wait_for)(_trgt(0))(_mon))))
		)
		(_subprogram
			(_ext WRITE(1 21))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext std.TEXTIO.LINE(1 LINE)))
		(_type(_ext std.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext std.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext std.TEXTIO.TEXT(1 TEXT)))
		(_var(_ext std.TEXTIO.OUTPUT(1 OUTPUT)))
	)
	(_use(std(standard))(std(TEXTIO)))
	(_model . prueba 1 -1)
)
I 000053 55 1456          1762123144001 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 1 4))
	(_version vf5)
	(_time 1762123144002 2025.11.02 19:39:03)
	(_source(\../src/practica2.vhd\(\../src/Tp2.vhd\)))
	(_parameters tan)
	(_code a8a8fdffa6fffabeadffbef2ffaeacaeaeaeaeaeac)
	(_ent
		(_time 1756945109009)
	)
	(_object
		(_port(_int Preset -1 0 3(_ent(_in))))
		(_port(_int Clear -1 0 4(_ent(_in))))
		(_port(_int Clock -1 0 5(_ent(_in))))
		(_port(_int Data -1 0 6(_ent(_in))))
		(_port(_int Q -1 0 7(_ent(_out))))
		(_port(_int QBar -1 0 8(_ent(_out))))
		(_sig(_int A -1 1 6(_arch(_uni))))
		(_sig(_int B -1 1 6(_arch(_uni))))
		(_sig(_int C -1 1 6(_arch(_uni))))
		(_sig(_int D -1 1 6(_arch(_uni))))
		(_sig(_int Qint -1 1 7(_arch(_uni))))
		(_sig(_int QbarInt -1 1 7(_arch(_uni))))
		(_prcs
			(line__10(_arch 0 1 10(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__11(_arch 1 1 11(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__12(_arch 2 1 12(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__13(_arch 3 1 13(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__14(_arch 4 1 14(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__15(_arch 5 1 15(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__16(_arch 6 1 16(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__17(_arch 7 1 17(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000047 55 1572          1762123144007 Driver
(_unit VHDL(test_dff 0 35(driver 1 23))
	(_version vf5)
	(_time 1762123144008 2025.11.02 19:39:04)
	(_source(\../src/practica2.vhd\(\../src/Tp2.vhd\)))
	(_parameters tan)
	(_code a8a9fdffa5feffbfa8f8eef2fdaeaeaeaeafacaead)
	(_ent
		(_time 1757604784042)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 1 26(_ent (_in))))
				(_port(_int Clear -1 1 26(_ent (_in))))
				(_port(_int Clock -1 1 26(_ent (_in))))
				(_port(_int Data -1 1 26(_ent (_in))))
				(_port(_int Q -1 1 27(_ent (_out))))
				(_port(_int Qbar -1 1 27(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 45(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(QBar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 1 34(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 1 34(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 1 35(_arch(_uni))))
		(_sig(_int Data -1 1 35(_arch(_uni))))
		(_sig(_int Q -1 1 35(_arch(_uni))))
		(_sig(_int QBar -1 1 35(_arch(_uni))))
		(_cnst(_int Tsetup -2 1 40(_arch((ps 4652007308841189376)))))
		(_cnst(_int Thold -2 1 41(_arch((ps 4652007308841189376)))))
		(_cnst(_int TClk -2 1 42(_arch((ps 4656519704561582080)))))
		(_cnst(_int \TClk/2\ -2 1 0(_int gms(_code 2))))
		(_prcs
			(ClockGen(_arch 0 1 51(_prcs(_wait_for)(_trgt(2)))))
			(Stimulus(_arch 1 1 62(_prcs(_wait_for)(_trgt(1)(3))(_sens(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
	)
	(_use(std(standard)))
	(_model . Driver 3 -1)
)
I 000051 55 2526          1762123144023 Estructura
(_unit VHDL(latch8 0 5(estructura 0 15))
	(_version vf5)
	(_time 1762123144024 2025.11.02 19:39:04)
	(_source(\../src/Tp3.vhd\))
	(_parameters tan)
	(_code c7c7c592c19197d1c6c1df989ec194c1c6c0c3c1c4)
	(_ent
		(_time 1757617207297)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 18(_ent (_in))))
				(_port(_int Clear -1 0 19(_ent (_in))))
				(_port(_int Clock -1 0 20(_ent (_in))))
				(_port(_int Data -1 0 21(_ent (_in))))
				(_port(_int Q -1 0 22(_ent (_out))))
				(_port(_int QBar -1 0 23(_ent (_out))))
			)
		)
	)
	(_inst F7 0 29(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(7)))
			((Q)(Q(7)))
			((QBar)(QBar(7)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F6 0 30(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(6)))
			((Q)(Q(6)))
			((QBar)(QBar(6)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F5 0 31(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(5)))
			((Q)(Q(5)))
			((QBar)(QBar(5)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F4 0 32(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(4)))
			((Q)(Q(4)))
			((QBar)(QBar(4)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F3 0 33(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(3)))
			((Q)(Q(3)))
			((QBar)(QBar(3)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F2 0 34(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(2)))
			((Q)(Q(2)))
			((QBar)(QBar(2)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F1 0 35(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(1)))
			((Q)(Q(1)))
			((QBar)(QBar(1)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F0 0 36(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(0)))
			((Q)(Q(0)))
			((QBar)(QBar(0)))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 7(_ent(_in))))
		(_port(_int Clk -1 0 8(_ent(_in))))
		(_port(_int Pre -1 0 9(_ent(_in))))
		(_port(_int Clr -1 0 10(_ent(_in))))
		(_port(_int Q 0 0 11(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 27(_array -1((_dto i 7 i 0)))))
		(_sig(_int QBar 1 0 27(_arch(_uni))))
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
)
I 000047 55 1425          1762123144029 Driver
(_unit VHDL(test_latch8 0 44(driver 0 47))
	(_version vf5)
	(_time 1762123144030 2025.11.02 19:39:04)
	(_source(\../src/Tp3.vhd\))
	(_parameters tan)
	(_code c7c69292c59190d0c0c7819dc5c1c6c0c3c1c4c1cf)
	(_ent
		(_time 1757617207303)
	)
	(_comp
		(Latch8
			(_object
				(_port(_int D 0 0 50(_ent (_in))))
				(_port(_int Clk -1 0 51(_ent (_in))))
				(_port(_int Pre -1 0 52(_ent (_in))))
				(_port(_int Clr -1 0 53(_ent (_in))))
				(_port(_int Q 0 0 54(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 61(_comp Latch8)
		(_port
			((D)(D))
			((Clk)(Clk))
			((Pre)(Pre))
			((Clr)(Clr))
			((Q)(Q))
		)
		(_use(_ent . Latch8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 50(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 0 58(_array -1((_dto i 7 i 0)))))
		(_sig(_int D 1 0 58(_arch(_uni))))
		(_sig(_int Q 1 0 58(_arch(_uni))))
		(_sig(_int Clk -1 0 59(_arch(_uni((i 1))))))
		(_sig(_int Pre -1 0 59(_arch(_uni((i 1))))))
		(_sig(_int Clr -1 0 59(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 64(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 0 64(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 0 63(_prcs(_wait_for)(_trgt(0)(2)(3)(4))(_mon)(_read(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16777216 16842752)
		(1684107084 1767982624 6579564)
	)
	(_model . Driver 1 -1)
)
I 000049 55 694           1762123144039 ecuacion
(_unit VHDL(fulladder 0 4(ecuacion 0 5))
	(_version vf5)
	(_time 1762123144040 2025.11.02 19:39:04)
	(_source(\../src/Tp4.vhd\))
	(_parameters tan)
	(_code d7d78084d580d0c18483c68d82d1d3d1d2d0d5d1d1)
	(_ent
		(_time 1760631855757)
	)
	(_object
		(_port(_int X -1 0 6(_ent(_in))))
		(_port(_int Y -1 0 6(_ent(_in))))
		(_port(_int Cin -1 0 6(_ent(_in))))
		(_port(_int Cout -1 0 7(_ent(_out))))
		(_port(_int Sum -1 0 7(_ent(_out))))
		(_prcs
			(line__7(_arch 0 0 7(_assignment(_trgt(4))(_sens(0)(1)(2)))))
			(line__8(_arch 1 0 8(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . ecuacion 2 -1)
)
I 000047 55 1536          1762123144045 driver
(_unit VHDL(test_sumador 0 15(driver 0 18))
	(_version vf5)
	(_time 1762123144046 2025.11.02 19:39:04)
	(_source(\../src/Tp4.vhd\))
	(_parameters tan)
	(_code d7d68285d58180c0d1d4918c85d0d2d183d1d6d1d3)
	(_ent
		(_time 1760631980048)
	)
	(_comp
		(fulladder
			(_object
				(_port(_int X -1 0 20(_ent (_in))))
				(_port(_int Y -1 0 20(_ent (_in))))
				(_port(_int Cin -1 0 20(_ent (_in))))
				(_port(_int Cout -1 0 20(_ent (_out))))
				(_port(_int Sum -1 0 20(_ent (_out))))
			)
		)
	)
	(_inst uut 0 24(_comp fulladder)
		(_port
			((X)(X))
			((Y)(Y))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . fulladder)
		)
	)
	(_object
		(_sig(_int X -1 0 22(_arch(_uni))))
		(_sig(_int Y -1 0 22(_arch(_uni))))
		(_sig(_int Cin -1 0 22(_arch(_uni))))
		(_sig(_int Cout -1 0 22(_arch(_uni))))
		(_sig(_int Sum -1 0 22(_arch(_uni))))
		(_type(_int Entry 0 26(_record(X -1)(Y -1)(Cin -1)(Cout -1)(Sum -1))))
		(_type(_int Table 0 30(_array 0((_to i 0 i 7)))))
		(_cnst(_int Tabla 1 0 31(_prcs 0((((i 0))((i 0))((i 0))((i 0))((i 0)))(((i 0))((i 0))((i 1))((i 0))((i 1)))(((i 0))((i 1))((i 0))((i 0))((i 1)))(((i 0))((i 1))((i 1))((i 1))((i 0)))(((i 1))((i 0))((i 0))((i 0))((i 1)))(((i 1))((i 0))((i 1))((i 1))((i 0)))(((i 1))((i 1))((i 0))((i 1))((i 0)))(((i 1))((i 1))((i 1))((i 1))((i 1)))))))
		(_prcs
			(estimulo(_arch 0 0 25(_prcs(_trgt(0)(1)(2))(_mon)(_read(3)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . driver 1 -1)
)
I 000049 55 1300          1762123144069 Behavior
(_unit VHDL(shiftn 0 1(behavior 0 17))
	(_version vf5)
	(_time 1762123144070 2025.11.02 19:39:04)
	(_source(\../src/Tp6.vhd\))
	(_parameters tan)
	(_code f6f7a4a6f8a1abe0f2a0e2acf2f1f5f0fef0fff0f0)
	(_ent
		(_time 1762105610433)
	)
	(_object
		(_port(_int CLK -1 0 3(_ent(_in)(_event))))
		(_port(_int CLR -1 0 4(_ent(_in))))
		(_port(_int LD -1 0 5(_ent(_in))))
		(_port(_int SH -1 0 6(_ent(_in))))
		(_port(_int DIR -1 0 7(_ent(_in))))
		(_type(_int ~BIT_VECTOR~12 0 8(_array -1((_uto i 0 i 2147483647)))))
		(_port(_int D 0 0 8(_ent(_in))))
		(_type(_int ~BIT_VECTOR~121 0 9(_array -1((_uto i 0 i 2147483647)))))
		(_port(_int Q 1 0 9(_ent(_out))))
		(_type(_int InBits 0 20(_scalar (_dto c 2 i 0))))
		(_type(_int OutBits 0 21(_scalar (_dto c 3 i 0))))
		(_type(_int ~BIT_VECTOR{Q'LENGTH-1~downto~0}~13 0 22(_array -1((_dto c 4 i 0)))))
		(_var(_int State 4 0 22(_prcs 1)))
		(_prcs
			(line__12(_ent 0 0 12(_assertion(_mon))))
			(Shifter(_arch 1 0 19(_prcs(_simple)(_trgt(6))(_sens(0)(1))(_read(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(1920233029 543253601 1869488196 1650811936 1702043749 1634541682 1629954163 1634231150 1970348071 1634476133 1818325792 543253609 81)
	)
	(_model . Behavior 5 -1)
)
I 000047 55 1572          1762123144081 Driver
(_unit VHDL(test_shiftn 0 47(driver 0 49))
	(_version vf5)
	(_time 1762123144082 2025.11.02 19:39:04)
	(_source(\../src/Tp6.vhd\))
	(_parameters tan)
	(_code f6f7a3a6f5a0a1e1f0a5b0ada4f0fef0fff0f0f1f2)
	(_ent
		(_time 1762105610458)
	)
	(_comp
		(ShiftN
			(_object
				(_port(_int CLK -1 0 52(_ent (_in))))
				(_port(_int CLR -1 0 53(_ent (_in))))
				(_port(_int LD -1 0 54(_ent (_in))))
				(_port(_int SH -1 0 55(_ent (_in))))
				(_port(_int DIR -1 0 56(_ent (_in))))
				(_type(_int ~BIT_VECTOR~13 0 57(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int D 2 0 57(_ent (_in))))
				(_type(_int ~BIT_VECTOR~131 0 58(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int Q 3 0 58(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 67(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)(CLR))
			((LD)(LD))
			((SH)(SH))
			((DIR)(DIR))
			((D)(D))
			((Q)(Q))
		)
		(_use(_ent . ShiftN)
		)
	)
	(_object
		(_sig(_int CLK -1 0 62(_arch(_uni))))
		(_sig(_int CLR -1 0 62(_arch(_uni))))
		(_sig(_int LD -1 0 62(_arch(_uni))))
		(_sig(_int SH -1 0 62(_arch(_uni))))
		(_sig(_int DIR -1 0 62(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{1~to~4}~13 0 63(_array -1((_to i 1 i 4)))))
		(_sig(_int D 0 0 63(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{8~downto~1}~13 0 64(_array -1((_dto i 8 i 1)))))
		(_sig(_int Q 1 0 64(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 69(_prcs(_wait_for)(_trgt(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(65793)
	)
	(_model . Driver 1 -1)
)
I 000051 55 1865          1762123144101 Estructura
(_unit VHDL(adder8 0 1(estructura 0 5))
	(_version vf5)
	(_time 1762123144102 2025.11.02 19:39:04)
	(_source(\../src/Tp5.vhd\))
	(_parameters tan)
	(_code 1616451114414600121904494f1017101210121013)
	(_ent
		(_time 1762105504299)
	)
	(_comp
		(fulladder
			(_object
				(_port(_int X -1 0 7(_ent (_in))))
				(_port(_int Y -1 0 7(_ent (_in))))
				(_port(_int Cin -1 0 7(_ent (_in))))
				(_port(_int Cout -1 0 7(_ent (_out))))
				(_port(_int Sum -1 0 7(_ent (_out))))
			)
		)
	)
	(_generate Stages 0 11(_for 2 )
		(_generate LowBit 0 13(_if 1)
			(_inst FA 0 15(_comp fulladder)
				(_port
					((X)(A(0)))
					((Y)(B(0)))
					((Cin)(Cin))
					((Cout)(C(0)))
					((Sum)(Sum(0)))
				)
				(_use(_ent . fulladder)
				)
			)
		)
		(_generate OtherBits 0 18(_if 2)
			(_inst FA 0 20(_comp fulladder)
				(_port
					((X)(A(_object 0)))
					((Y)(B(_object 0)))
					((Cin)(C(_index 3)))
					((Cout)(C(_object 0)))
					((Sum)(Sum(_object 0)))
				)
				(_use(_ent . fulladder)
				)
			)
		)
		(_object
			(_cnst(_int i 2 0 12(_arch)))
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 2(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 2(_ent(_in))))
		(_port(_int B 0 0 2(_ent(_in))))
		(_port(_int Cin -1 0 2(_ent(_in))))
		(_port(_int Cout -1 0 2(_ent(_out))))
		(_port(_int Sum 0 0 2(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 9(_array -1((_dto i 7 i 0)))))
		(_sig(_int C 1 0 9(_arch(_uni))))
		(_type(_int ~INTEGER~range~7~downto~0~13 0 12(_scalar (_dto i 7 i 0))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_alias((Cout)(C(7))))(_trgt(3))(_sens(5(7))))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Estructura 4 -1)
)
I 000047 55 1376          1762123144107 Driver
(_unit VHDL(test_adder8 0 30(driver 0 32))
	(_version vf5)
	(_time 1762123144108 2025.11.02 19:39:04)
	(_source(\../src/Tp5.vhd\))
	(_parameters tan)
	(_code 1617401115404101131a504c461012101210131114)
	(_ent
		(_time 1762105504320)
	)
	(_comp
		(Adder8
			(_object
				(_port(_int A 0 0 34(_ent (_in))))
				(_port(_int B 0 0 34(_ent (_in))))
				(_port(_int Cin -1 0 34(_ent (_in))))
				(_port(_int Cout -1 0 34(_ent (_out))))
				(_port(_int Sum 0 0 34(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 39(_comp Adder8)
		(_port
			((A)(A))
			((B)(B))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . Adder8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 34(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 0 36(_array -1((_dto i 7 i 0)))))
		(_sig(_int A 1 0 36(_arch(_uni))))
		(_sig(_int B 1 0 36(_arch(_uni))))
		(_sig(_int Sum 1 0 36(_arch(_uni))))
		(_sig(_int Cin -1 0 37(_arch(_uni((i 0))))))
		(_sig(_int Cout -1 0 37(_arch(_uni((i 0))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 41(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 0 41(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 0 40(_prcs(_wait_for)(_trgt(0)(1))(_read(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(0 0)
		(0 16777216)
	)
	(_model . Driver 1 -1)
)
I 000044 55 1158          1762123144120 FSM
(_unit VHDL(controller 0 1(fsm 0 8))
	(_version vf5)
	(_time 1762123144121 2025.11.02 19:39:04)
	(_source(\../src/Tp7.vhd\))
	(_parameters tan)
	(_code 25257421767224322222377f222376237623202227)
	(_ent
		(_time 1762105724364)
	)
	(_object
		(_port(_int STB -1 0 3(_ent(_in))))
		(_port(_int CLK -1 0 3(_ent(_in)(_event))))
		(_port(_int LSB -1 0 3(_ent(_in))))
		(_port(_int Stop -1 0 3(_ent(_in))))
		(_port(_int Init -1 0 4(_ent(_out))))
		(_port(_int Shift -1 0 4(_ent(_out))))
		(_port(_int Add -1 0 4(_ent(_out))))
		(_port(_int Done -1 0 4(_ent(_out))))
		(_type(_int States 0 9(_enum1 InitS CheckS AddS ShiftS EndS (_to i 0 i 4))))
		(_sig(_int State 0 0 10(_arch(_uni((i 4))))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(4))(_sens(8)))))
			(line__15(_arch 1 0 15(_assignment(_trgt(6))(_sens(8)))))
			(line__16(_arch 2 0 16(_assignment(_trgt(5))(_sens(8)))))
			(line__17(_arch 3 0 17(_assignment(_trgt(7))(_sens(8)))))
			(StateMachine(_arch 4 0 20(_prcs(_trgt(8))(_sens(1)(0)(2)(3)(8))(_dssslsensitivity 1))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . FSM 5 -1)
)
I 000047 55 1744          1762123144131 Driver
(_unit VHDL(test_controller 0 53(driver 0 55))
	(_version vf5)
	(_time 1762123144132 2025.11.02 19:39:04)
	(_source(\../src/Tp7.vhd\))
	(_parameters tan)
	(_code 35346330356362223337736f673363336032313237)
	(_ent
		(_time 1762105724375)
	)
	(_comp
		(Controller
			(_object
				(_port(_int STB -1 0 58(_ent (_in))))
				(_port(_int CLK -1 0 58(_ent (_in))))
				(_port(_int LSB -1 0 58(_ent (_in))))
				(_port(_int Stop -1 0 58(_ent (_in))))
				(_port(_int Init -1 0 59(_ent (_out))))
				(_port(_int Shift -1 0 59(_ent (_out))))
				(_port(_int Add -1 0 59(_ent (_out))))
				(_port(_int Done -1 0 59(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 67(_comp Controller)
		(_port
			((STB)(STB))
			((CLK)(CLK))
			((LSB)(LSB))
			((Stop)(Stop))
			((Init)(Init))
			((Shift)(Shift))
			((Add)(Add))
			((Done)(Done))
		)
		(_use(_ent . Controller)
		)
	)
	(_object
		(_sig(_int STB -1 0 63(_arch(_uni))))
		(_sig(_int LSB -1 0 63(_arch(_uni))))
		(_sig(_int Done -1 0 63(_arch(_uni))))
		(_sig(_int Init -1 0 63(_arch(_uni))))
		(_sig(_int Shift -1 0 63(_arch(_uni))))
		(_sig(_int Add -1 0 63(_arch(_uni))))
		(_sig(_int Stop -1 0 63(_arch(_uni))))
		(_sig(_int CLK -1 0 64(_arch(_uni((i 1)))(_event))))
		(_sig(_int ENA -1 0 64(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 73(_array -1((_dto i 7 i 0)))))
		(_var(_int Val 0 0 73(_prcs 2)))
		(_prcs
			(Clock(_arch 0 0 69(_assignment(_trgt(7))(_sens(7)(8)))))
			(Enable(_arch 1 0 70(_assignment(_trgt(8)))))
			(Stimulus(_arch 2 0 72(_prcs(_trgt(0)(1)(6))(_sens(7))(_read(2)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16843008 16777472)
	)
	(_model . Driver 3 -1)
)
I 000050 55 4162          1762123144151 funcional
(_unit VHDL(multiplicador 0 1(funcional 0 10))
	(_version vf5)
	(_time 1762123144152 2025.11.02 19:39:04)
	(_source(\../src/Tp9.vhd\))
	(_parameters tan)
	(_code 444442474513435344405d1f154217424d42474245)
	(_ent
		(_time 1762123144149)
	)
	(_comp
		(Controller
			(_object
				(_port(_int STB -1 0 26(_ent (_in))))
				(_port(_int CLK -1 0 26(_ent (_in))))
				(_port(_int LSB -1 0 26(_ent (_in))))
				(_port(_int Stop -1 0 26(_ent (_in))))
				(_port(_int Init -1 0 27(_ent (_out))))
				(_port(_int Shift -1 0 27(_ent (_out))))
				(_port(_int Add -1 0 27(_ent (_out))))
				(_port(_int Done -1 0 27(_ent (_out))))
			)
		)
		(ShiftN
			(_object
				(_port(_int CLK -1 0 14(_ent (_in))))
				(_port(_int CLR -1 0 15(_ent (_in))))
				(_port(_int LD -1 0 16(_ent (_in))))
				(_port(_int SH -1 0 17(_ent (_in))))
				(_port(_int DIR -1 0 18(_ent (_in))))
				(_type(_int ~BIT_VECTOR~13 0 19(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int D 4 0 19(_ent (_in))))
				(_type(_int ~BIT_VECTOR~131 0 20(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int Q 5 0 20(_ent (_out))))
			)
		)
		(Adder8
			(_object
				(_port(_int A 2 0 32(_ent (_in))))
				(_port(_int B 2 0 32(_ent (_in))))
				(_port(_int Cin -1 0 33(_ent (_in))))
				(_port(_int Cout -1 0 34(_ent (_out))))
				(_port(_int Sum 2 0 35(_ent (_out))))
			)
		)
	)
	(_inst FSM 0 53(_comp Controller)
		(_port
			((STB)(STB))
			((CLK)(Clk))
			((LSB)(LSB))
			((Stop)(Stop))
			((Init)(Init))
			((Shift)(Shift))
			((Add)(Add))
			((Done)(Done))
		)
		(_use(_ent . Controller)
		)
	)
	(_inst R_SRB 0 54(_comp ShiftN)
		(_port
			((CLK)(Clk))
			((CLR)((i 0)))
			((LD)(Init))
			((SH)(Shift))
			((DIR)((i 1)))
			((D)(B))
			((Q)(Q_SRB))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst R_SRA 0 55(_comp ShiftN)
		(_port
			((CLK)(Clk))
			((CLR)((i 0)))
			((LD)(Init))
			((SH)(Shift))
			((DIR)((i 0)))
			((D)(A))
			((Q)(Q_SRA))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst ADDER 0 56(_comp Adder8)
		(_port
			((A)(Q_SRB))
			((B)(Result))
			((Cin)((i 0)))
			((Cout)(_open))
			((Sum)(AdderRes))
		)
		(_use(_ent . Adder8)
			(_port
				((A)(A))
				((B)(B))
				((Cin)(Cin))
				((Cout)(Cout))
				((Sum)(Sum))
			)
		)
	)
	(_inst ACC 0 57(_comp ShiftN)
		(_port
			((CLK)(Clk))
			((CLR)(Init))
			((LD)(Add))
			((SH)((i 0)))
			((DIR)((i 0)))
			((D)(AdderRes))
			((Q)(Result))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_block AsignacionSignals 0 59
		(_object
			(_prcs
				(line__62(_arch 0 0 62(_assignment(_alias((LSB)(Q_SRA(0))))(_trgt(6))(_sens(13(0))))))
				(line__63(_arch 1 0 63(_assignment(_trgt(7))(_sens(13(0))(13(1))(13(2))(13(3))(13(4))(13(5))(13(6))(13(7))))))
			)
		)
	)
	(_object
		(_port(_int Clk -1 0 3(_ent(_in))))
		(_type(_int ~BIT_VECTOR{3~downto~0}~12 0 4(_array -1((_dto i 3 i 0)))))
		(_port(_int A 0 0 4(_ent(_in))))
		(_port(_int B 0 0 4(_ent(_in))))
		(_port(_int STB -1 0 5(_ent(_in))))
		(_port(_int Done -1 0 6(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int Result 1 0 7(_ent(_inout))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 32(_array -1((_dto i 7 i 0)))))
		(_sig(_int LSB -1 0 48(_arch(_uni))))
		(_sig(_int Stop -1 0 48(_arch(_uni))))
		(_sig(_int Shift -1 0 48(_arch(_uni))))
		(_sig(_int Init -1 0 48(_arch(_uni))))
		(_sig(_int Add -1 0 48(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~133 0 49(_array -1((_dto i 7 i 0)))))
		(_sig(_int AdderRes 3 0 49(_arch(_uni))))
		(_sig(_int Q_SRB 3 0 49(_arch(_uni))))
		(_sig(_int Q_SRA 3 0 49(_arch(_uni))))
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . funcional 2 -1)
)
I 000050 55 1679          1762123144164 Testbench
(_unit VHDL(test_driver 0 72(testbench 0 75))
	(_version vf5)
	(_time 1762123144165 2025.11.02 19:39:04)
	(_source(\../src/Tp9.vhd\))
	(_parameters tan)
	(_code 54550257550203435254120e015356525d53525251)
	(_ent
		(_time 1762114956191)
	)
	(_comp
		(Multiplicador
			(_object
				(_port(_int Clk -1 0 82(_ent (_in))))
				(_port(_int A 2 0 83(_ent (_in))))
				(_port(_int B 2 0 83(_ent (_in))))
				(_port(_int STB -1 0 84(_ent (_in))))
				(_port(_int Done -1 0 85(_ent (_out))))
				(_port(_int Result 3 0 86(_ent (_inout))))
			)
		)
	)
	(_inst UUT 0 91(_comp Multiplicador)
		(_port
			((Clk)(Clk))
			((A)(A))
			((B)(B))
			((STB)(STB))
			((Done)(Done))
			((Result)(Result))
		)
		(_use(_ent . Multiplicador)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{3~downto~0}~13 0 76(_array -1((_dto i 3 i 0)))))
		(_sig(_int A 0 0 76(_arch(_uni))))
		(_sig(_int B 0 0 76(_arch(_uni))))
		(_sig(_int STB -1 0 77(_arch(_uni))))
		(_sig(_int Done -1 0 77(_arch(_uni))))
		(_sig(_int Clk -1 0 77(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 78(_array -1((_dto i 7 i 0)))))
		(_sig(_int Result 1 0 78(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{3~downto~0}~132 0 83(_array -1((_dto i 3 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 86(_array -1((_dto i 7 i 0)))))
		(_prcs
			(line__89(_arch 0 0 89(_assignment(_trgt(0)))))
			(line__90(_arch 1 0 90(_assignment(_trgt(1)))))
			(Inicio(_arch 2 0 92(_prcs(_wait_for)(_trgt(2)))))
			(Clock(_arch 3 0 99(_prcs(_wait_for)(_trgt(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(65536)
		(1)
	)
	(_model . Testbench 4 -1)
)
I 000047 55 976           1762123722301 prueba
(_unit VHDL(simple 0 2(prueba 0 5))
	(_version vf5)
	(_time 1762123722302 2025.11.02 19:48:42)
	(_source(\../src/simple.vhd\))
	(_parameters tan)
	(_code b1b5e6e5b9e6b1a6b0b3f2ebe5b6b2b7b8b7e5b6b1)
	(_ent
		(_time 1756325127014)
	)
	(_object
		(_type(_int ~STRING~13 0 6(_array -1((_to i 1 i 11)))))
		(_cnst(_int mensaje 0 0 6(_arch(_string \"hola, mundo"\))))
		(_sig(_int canal -1 0 7(_arch(_uni((i 32))))))
		(_var(_int linea -2 0 10(_prcs 0)))
		(_var(_int dummy -3 0 11(_prcs 0)))
		(_prcs
			(p1(_arch 0 0 9(_prcs(_wait_for)(_trgt(0))(_mon))))
		)
		(_subprogram
			(_ext WRITE(1 21))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext std.TEXTIO.LINE(1 LINE)))
		(_type(_ext std.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext std.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext std.TEXTIO.TEXT(1 TEXT)))
		(_var(_ext std.TEXTIO.OUTPUT(1 OUTPUT)))
	)
	(_use(std(standard))(std(TEXTIO)))
	(_model . prueba 1 -1)
)
I 000053 55 1456          1762123722318 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 1 4))
	(_version vf5)
	(_time 1762123722319 2025.11.02 19:48:42)
	(_source(\../src/practica2.vhd\(\../src/Tp2.vhd\)))
	(_parameters tan)
	(_code c0c59095c69792d6c597d69a97c6c4c6c6c6c6c6c4)
	(_ent
		(_time 1756945109009)
	)
	(_object
		(_port(_int Preset -1 0 3(_ent(_in))))
		(_port(_int Clear -1 0 4(_ent(_in))))
		(_port(_int Clock -1 0 5(_ent(_in))))
		(_port(_int Data -1 0 6(_ent(_in))))
		(_port(_int Q -1 0 7(_ent(_out))))
		(_port(_int QBar -1 0 8(_ent(_out))))
		(_sig(_int A -1 1 6(_arch(_uni))))
		(_sig(_int B -1 1 6(_arch(_uni))))
		(_sig(_int C -1 1 6(_arch(_uni))))
		(_sig(_int D -1 1 6(_arch(_uni))))
		(_sig(_int Qint -1 1 7(_arch(_uni))))
		(_sig(_int QbarInt -1 1 7(_arch(_uni))))
		(_prcs
			(line__10(_arch 0 1 10(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__11(_arch 1 1 11(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__12(_arch 2 1 12(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__13(_arch 3 1 13(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__14(_arch 4 1 14(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__15(_arch 5 1 15(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__16(_arch 6 1 16(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__17(_arch 7 1 17(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000047 55 1572          1762123722324 Driver
(_unit VHDL(test_dff 0 35(driver 1 23))
	(_version vf5)
	(_time 1762123722325 2025.11.02 19:48:42)
	(_source(\../src/practica2.vhd\(\../src/Tp2.vhd\)))
	(_parameters tan)
	(_code c0c49095c59697d7c090869a95c6c6c6c6c7c4c6c5)
	(_ent
		(_time 1757604784042)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 1 26(_ent (_in))))
				(_port(_int Clear -1 1 26(_ent (_in))))
				(_port(_int Clock -1 1 26(_ent (_in))))
				(_port(_int Data -1 1 26(_ent (_in))))
				(_port(_int Q -1 1 27(_ent (_out))))
				(_port(_int Qbar -1 1 27(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 45(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(QBar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 1 34(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 1 34(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 1 35(_arch(_uni))))
		(_sig(_int Data -1 1 35(_arch(_uni))))
		(_sig(_int Q -1 1 35(_arch(_uni))))
		(_sig(_int QBar -1 1 35(_arch(_uni))))
		(_cnst(_int Tsetup -2 1 40(_arch((ps 4652007308841189376)))))
		(_cnst(_int Thold -2 1 41(_arch((ps 4652007308841189376)))))
		(_cnst(_int TClk -2 1 42(_arch((ps 4656519704561582080)))))
		(_cnst(_int \TClk/2\ -2 1 0(_int gms(_code 2))))
		(_prcs
			(ClockGen(_arch 0 1 51(_prcs(_wait_for)(_trgt(2)))))
			(Stimulus(_arch 1 1 62(_prcs(_wait_for)(_trgt(1)(3))(_sens(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
	)
	(_use(std(standard)))
	(_model . Driver 3 -1)
)
I 000051 55 2526          1762123722341 Estructura
(_unit VHDL(latch8 0 5(estructura 0 15))
	(_version vf5)
	(_time 1762123722342 2025.11.02 19:48:42)
	(_source(\../src/Tp3.vhd\))
	(_parameters tan)
	(_code d0d5d782d18680c6d1d6c88f89d683d6d1d7d4d6d3)
	(_ent
		(_time 1757617207297)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 18(_ent (_in))))
				(_port(_int Clear -1 0 19(_ent (_in))))
				(_port(_int Clock -1 0 20(_ent (_in))))
				(_port(_int Data -1 0 21(_ent (_in))))
				(_port(_int Q -1 0 22(_ent (_out))))
				(_port(_int QBar -1 0 23(_ent (_out))))
			)
		)
	)
	(_inst F7 0 29(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(7)))
			((Q)(Q(7)))
			((QBar)(QBar(7)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F6 0 30(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(6)))
			((Q)(Q(6)))
			((QBar)(QBar(6)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F5 0 31(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(5)))
			((Q)(Q(5)))
			((QBar)(QBar(5)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F4 0 32(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(4)))
			((Q)(Q(4)))
			((QBar)(QBar(4)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F3 0 33(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(3)))
			((Q)(Q(3)))
			((QBar)(QBar(3)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F2 0 34(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(2)))
			((Q)(Q(2)))
			((QBar)(QBar(2)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F1 0 35(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(1)))
			((Q)(Q(1)))
			((QBar)(QBar(1)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F0 0 36(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(0)))
			((Q)(Q(0)))
			((QBar)(QBar(0)))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 7(_ent(_in))))
		(_port(_int Clk -1 0 8(_ent(_in))))
		(_port(_int Pre -1 0 9(_ent(_in))))
		(_port(_int Clr -1 0 10(_ent(_in))))
		(_port(_int Q 0 0 11(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 27(_array -1((_dto i 7 i 0)))))
		(_sig(_int QBar 1 0 27(_arch(_uni))))
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
)
I 000047 55 1425          1762123722347 Driver
(_unit VHDL(test_latch8 0 44(driver 0 47))
	(_version vf5)
	(_time 1762123722348 2025.11.02 19:48:42)
	(_source(\../src/Tp3.vhd\))
	(_parameters tan)
	(_code d0d48082d58687c7d7d0968ad2d6d1d7d4d6d3d6d8)
	(_ent
		(_time 1757617207303)
	)
	(_comp
		(Latch8
			(_object
				(_port(_int D 0 0 50(_ent (_in))))
				(_port(_int Clk -1 0 51(_ent (_in))))
				(_port(_int Pre -1 0 52(_ent (_in))))
				(_port(_int Clr -1 0 53(_ent (_in))))
				(_port(_int Q 0 0 54(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 61(_comp Latch8)
		(_port
			((D)(D))
			((Clk)(Clk))
			((Pre)(Pre))
			((Clr)(Clr))
			((Q)(Q))
		)
		(_use(_ent . Latch8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 50(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 0 58(_array -1((_dto i 7 i 0)))))
		(_sig(_int D 1 0 58(_arch(_uni))))
		(_sig(_int Q 1 0 58(_arch(_uni))))
		(_sig(_int Clk -1 0 59(_arch(_uni((i 1))))))
		(_sig(_int Pre -1 0 59(_arch(_uni((i 1))))))
		(_sig(_int Clr -1 0 59(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 64(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 0 64(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 0 63(_prcs(_wait_for)(_trgt(0)(2)(3)(4))(_mon)(_read(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16777216 16842752)
		(1684107084 1767982624 6579564)
	)
	(_model . Driver 1 -1)
)
I 000049 55 694           1762123722357 ecuacion
(_unit VHDL(fulladder 0 4(ecuacion 0 5))
	(_version vf5)
	(_time 1762123722358 2025.11.02 19:48:42)
	(_source(\../src/Tp4.vhd\))
	(_parameters tan)
	(_code e0e5b2b2e5b7e7f6b3b4f1bab5e6e4e6e5e7e2e6e6)
	(_ent
		(_time 1760631855757)
	)
	(_object
		(_port(_int X -1 0 6(_ent(_in))))
		(_port(_int Y -1 0 6(_ent(_in))))
		(_port(_int Cin -1 0 6(_ent(_in))))
		(_port(_int Cout -1 0 7(_ent(_out))))
		(_port(_int Sum -1 0 7(_ent(_out))))
		(_prcs
			(line__7(_arch 0 0 7(_assignment(_trgt(4))(_sens(0)(1)(2)))))
			(line__8(_arch 1 0 8(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . ecuacion 2 -1)
)
I 000047 55 1536          1762123722363 driver
(_unit VHDL(test_sumador 0 15(driver 0 18))
	(_version vf5)
	(_time 1762123722364 2025.11.02 19:48:42)
	(_source(\../src/Tp4.vhd\))
	(_parameters tan)
	(_code e0e4b0b3e5b6b7f7e6e3a6bbb2e7e5e6b4e6e1e6e4)
	(_ent
		(_time 1760631980048)
	)
	(_comp
		(fulladder
			(_object
				(_port(_int X -1 0 20(_ent (_in))))
				(_port(_int Y -1 0 20(_ent (_in))))
				(_port(_int Cin -1 0 20(_ent (_in))))
				(_port(_int Cout -1 0 20(_ent (_out))))
				(_port(_int Sum -1 0 20(_ent (_out))))
			)
		)
	)
	(_inst uut 0 24(_comp fulladder)
		(_port
			((X)(X))
			((Y)(Y))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . fulladder)
		)
	)
	(_object
		(_sig(_int X -1 0 22(_arch(_uni))))
		(_sig(_int Y -1 0 22(_arch(_uni))))
		(_sig(_int Cin -1 0 22(_arch(_uni))))
		(_sig(_int Cout -1 0 22(_arch(_uni))))
		(_sig(_int Sum -1 0 22(_arch(_uni))))
		(_type(_int Entry 0 26(_record(X -1)(Y -1)(Cin -1)(Cout -1)(Sum -1))))
		(_type(_int Table 0 30(_array 0((_to i 0 i 7)))))
		(_cnst(_int Tabla 1 0 31(_prcs 0((((i 0))((i 0))((i 0))((i 0))((i 0)))(((i 0))((i 0))((i 1))((i 0))((i 1)))(((i 0))((i 1))((i 0))((i 0))((i 1)))(((i 0))((i 1))((i 1))((i 1))((i 0)))(((i 1))((i 0))((i 0))((i 0))((i 1)))(((i 1))((i 0))((i 1))((i 1))((i 0)))(((i 1))((i 1))((i 0))((i 1))((i 0)))(((i 1))((i 1))((i 1))((i 1))((i 1)))))))
		(_prcs
			(estimulo(_arch 0 0 25(_prcs(_trgt(0)(1)(2))(_mon)(_read(3)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . driver 1 -1)
)
I 000049 55 1300          1762123722386 Behavior
(_unit VHDL(shiftn 0 1(behavior 0 17))
	(_version vf5)
	(_time 1762123722387 2025.11.02 19:48:42)
	(_source(\../src/Tp6.vhd\))
	(_parameters tan)
	(_code fffba8afa1a8a2e9fba9eba5fbf8fcf9f7f9f6f9f9)
	(_ent
		(_time 1762105610433)
	)
	(_object
		(_port(_int CLK -1 0 3(_ent(_in)(_event))))
		(_port(_int CLR -1 0 4(_ent(_in))))
		(_port(_int LD -1 0 5(_ent(_in))))
		(_port(_int SH -1 0 6(_ent(_in))))
		(_port(_int DIR -1 0 7(_ent(_in))))
		(_type(_int ~BIT_VECTOR~12 0 8(_array -1((_uto i 0 i 2147483647)))))
		(_port(_int D 0 0 8(_ent(_in))))
		(_type(_int ~BIT_VECTOR~121 0 9(_array -1((_uto i 0 i 2147483647)))))
		(_port(_int Q 1 0 9(_ent(_out))))
		(_type(_int InBits 0 20(_scalar (_dto c 2 i 0))))
		(_type(_int OutBits 0 21(_scalar (_dto c 3 i 0))))
		(_type(_int ~BIT_VECTOR{Q'LENGTH-1~downto~0}~13 0 22(_array -1((_dto c 4 i 0)))))
		(_var(_int State 4 0 22(_prcs 1)))
		(_prcs
			(line__12(_ent 0 0 12(_assertion(_mon))))
			(Shifter(_arch 1 0 19(_prcs(_simple)(_trgt(6))(_sens(0)(1))(_read(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(1920233029 543253601 1869488196 1650811936 1702043749 1634541682 1629954163 1634231150 1970348071 1634476133 1818325792 543253609 81)
	)
	(_model . Behavior 5 -1)
)
I 000047 55 1572          1762123722398 Driver
(_unit VHDL(test_shiftn 0 47(driver 0 49))
	(_version vf5)
	(_time 1762123722399 2025.11.02 19:48:42)
	(_source(\../src/Tp6.vhd\))
	(_parameters tan)
	(_code 0e0a5f085e585919085d48555c080608070808090a)
	(_ent
		(_time 1762105610458)
	)
	(_comp
		(ShiftN
			(_object
				(_port(_int CLK -1 0 52(_ent (_in))))
				(_port(_int CLR -1 0 53(_ent (_in))))
				(_port(_int LD -1 0 54(_ent (_in))))
				(_port(_int SH -1 0 55(_ent (_in))))
				(_port(_int DIR -1 0 56(_ent (_in))))
				(_type(_int ~BIT_VECTOR~13 0 57(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int D 2 0 57(_ent (_in))))
				(_type(_int ~BIT_VECTOR~131 0 58(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int Q 3 0 58(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 67(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)(CLR))
			((LD)(LD))
			((SH)(SH))
			((DIR)(DIR))
			((D)(D))
			((Q)(Q))
		)
		(_use(_ent . ShiftN)
		)
	)
	(_object
		(_sig(_int CLK -1 0 62(_arch(_uni))))
		(_sig(_int CLR -1 0 62(_arch(_uni))))
		(_sig(_int LD -1 0 62(_arch(_uni))))
		(_sig(_int SH -1 0 62(_arch(_uni))))
		(_sig(_int DIR -1 0 62(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{1~to~4}~13 0 63(_array -1((_to i 1 i 4)))))
		(_sig(_int D 0 0 63(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{8~downto~1}~13 0 64(_array -1((_dto i 8 i 1)))))
		(_sig(_int Q 1 0 64(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 69(_prcs(_wait_for)(_trgt(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(65793)
	)
	(_model . Driver 1 -1)
)
I 000051 55 1865          1762123722417 Estructura
(_unit VHDL(adder8 0 1(estructura 0 5))
	(_version vf5)
	(_time 1762123722418 2025.11.02 19:48:42)
	(_source(\../src/Tp5.vhd\))
	(_parameters tan)
	(_code 1e1b4a194f494e081a110c4147181f181a181a181b)
	(_ent
		(_time 1762105504299)
	)
	(_comp
		(fulladder
			(_object
				(_port(_int X -1 0 7(_ent (_in))))
				(_port(_int Y -1 0 7(_ent (_in))))
				(_port(_int Cin -1 0 7(_ent (_in))))
				(_port(_int Cout -1 0 7(_ent (_out))))
				(_port(_int Sum -1 0 7(_ent (_out))))
			)
		)
	)
	(_generate Stages 0 11(_for 2 )
		(_generate LowBit 0 13(_if 1)
			(_inst FA 0 15(_comp fulladder)
				(_port
					((X)(A(0)))
					((Y)(B(0)))
					((Cin)(Cin))
					((Cout)(C(0)))
					((Sum)(Sum(0)))
				)
				(_use(_ent . fulladder)
				)
			)
		)
		(_generate OtherBits 0 18(_if 2)
			(_inst FA 0 20(_comp fulladder)
				(_port
					((X)(A(_object 0)))
					((Y)(B(_object 0)))
					((Cin)(C(_index 3)))
					((Cout)(C(_object 0)))
					((Sum)(Sum(_object 0)))
				)
				(_use(_ent . fulladder)
				)
			)
		)
		(_object
			(_cnst(_int i 2 0 12(_arch)))
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 2(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 2(_ent(_in))))
		(_port(_int B 0 0 2(_ent(_in))))
		(_port(_int Cin -1 0 2(_ent(_in))))
		(_port(_int Cout -1 0 2(_ent(_out))))
		(_port(_int Sum 0 0 2(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 9(_array -1((_dto i 7 i 0)))))
		(_sig(_int C 1 0 9(_arch(_uni))))
		(_type(_int ~INTEGER~range~7~downto~0~13 0 12(_scalar (_dto i 7 i 0))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_alias((Cout)(C(7))))(_trgt(3))(_sens(5(7))))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Estructura 4 -1)
)
I 000047 55 1376          1762123722423 Driver
(_unit VHDL(test_adder8 0 30(driver 0 32))
	(_version vf5)
	(_time 1762123722424 2025.11.02 19:48:42)
	(_source(\../src/Tp5.vhd\))
	(_parameters tan)
	(_code 1e1a4f194e4849091b1258444e181a181a181b191c)
	(_ent
		(_time 1762105504320)
	)
	(_comp
		(Adder8
			(_object
				(_port(_int A 0 0 34(_ent (_in))))
				(_port(_int B 0 0 34(_ent (_in))))
				(_port(_int Cin -1 0 34(_ent (_in))))
				(_port(_int Cout -1 0 34(_ent (_out))))
				(_port(_int Sum 0 0 34(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 39(_comp Adder8)
		(_port
			((A)(A))
			((B)(B))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . Adder8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 34(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 0 36(_array -1((_dto i 7 i 0)))))
		(_sig(_int A 1 0 36(_arch(_uni))))
		(_sig(_int B 1 0 36(_arch(_uni))))
		(_sig(_int Sum 1 0 36(_arch(_uni))))
		(_sig(_int Cin -1 0 37(_arch(_uni((i 0))))))
		(_sig(_int Cout -1 0 37(_arch(_uni((i 0))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 41(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 0 41(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 0 40(_prcs(_wait_for)(_trgt(0)(1))(_read(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(0 0)
		(0 16777216)
	)
	(_model . Driver 1 -1)
)
I 000044 55 1158          1762123722437 FSM
(_unit VHDL(controller 0 1(fsm 0 8))
	(_version vf5)
	(_time 1762123722438 2025.11.02 19:48:42)
	(_source(\../src/Tp7.vhd\))
	(_parameters tan)
	(_code 2e2b782a2d792f3929293c7429287d287d282b292c)
	(_ent
		(_time 1762105724364)
	)
	(_object
		(_port(_int STB -1 0 3(_ent(_in))))
		(_port(_int CLK -1 0 3(_ent(_in)(_event))))
		(_port(_int LSB -1 0 3(_ent(_in))))
		(_port(_int Stop -1 0 3(_ent(_in))))
		(_port(_int Init -1 0 4(_ent(_out))))
		(_port(_int Shift -1 0 4(_ent(_out))))
		(_port(_int Add -1 0 4(_ent(_out))))
		(_port(_int Done -1 0 4(_ent(_out))))
		(_type(_int States 0 9(_enum1 InitS CheckS AddS ShiftS EndS (_to i 0 i 4))))
		(_sig(_int State 0 0 10(_arch(_uni((i 4))))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(4))(_sens(8)))))
			(line__15(_arch 1 0 15(_assignment(_trgt(6))(_sens(8)))))
			(line__16(_arch 2 0 16(_assignment(_trgt(5))(_sens(8)))))
			(line__17(_arch 3 0 17(_assignment(_trgt(7))(_sens(8)))))
			(StateMachine(_arch 4 0 20(_prcs(_trgt(8))(_sens(1)(0)(2)(3)(8))(_dssslsensitivity 1))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . FSM 5 -1)
)
I 000047 55 1744          1762123722448 Driver
(_unit VHDL(test_controller 0 53(driver 0 55))
	(_version vf5)
	(_time 1762123722449 2025.11.02 19:48:42)
	(_source(\../src/Tp7.vhd\))
	(_parameters tan)
	(_code 3d396c386c6b6a2a3b3f7b676f3b6b3b683a393a3f)
	(_ent
		(_time 1762105724375)
	)
	(_comp
		(Controller
			(_object
				(_port(_int STB -1 0 58(_ent (_in))))
				(_port(_int CLK -1 0 58(_ent (_in))))
				(_port(_int LSB -1 0 58(_ent (_in))))
				(_port(_int Stop -1 0 58(_ent (_in))))
				(_port(_int Init -1 0 59(_ent (_out))))
				(_port(_int Shift -1 0 59(_ent (_out))))
				(_port(_int Add -1 0 59(_ent (_out))))
				(_port(_int Done -1 0 59(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 67(_comp Controller)
		(_port
			((STB)(STB))
			((CLK)(CLK))
			((LSB)(LSB))
			((Stop)(Stop))
			((Init)(Init))
			((Shift)(Shift))
			((Add)(Add))
			((Done)(Done))
		)
		(_use(_ent . Controller)
		)
	)
	(_object
		(_sig(_int STB -1 0 63(_arch(_uni))))
		(_sig(_int LSB -1 0 63(_arch(_uni))))
		(_sig(_int Done -1 0 63(_arch(_uni))))
		(_sig(_int Init -1 0 63(_arch(_uni))))
		(_sig(_int Shift -1 0 63(_arch(_uni))))
		(_sig(_int Add -1 0 63(_arch(_uni))))
		(_sig(_int Stop -1 0 63(_arch(_uni))))
		(_sig(_int CLK -1 0 64(_arch(_uni((i 1)))(_event))))
		(_sig(_int ENA -1 0 64(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 73(_array -1((_dto i 7 i 0)))))
		(_var(_int Val 0 0 73(_prcs 2)))
		(_prcs
			(Clock(_arch 0 0 69(_assignment(_trgt(7))(_sens(7)(8)))))
			(Enable(_arch 1 0 70(_assignment(_trgt(8)))))
			(Stimulus(_arch 2 0 72(_prcs(_trgt(0)(1)(6))(_sens(7))(_read(2)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16843008 16777472)
	)
	(_model . Driver 3 -1)
)
I 000050 55 4162          1762123722467 funcional
(_unit VHDL(multiplicador 0 1(funcional 0 10))
	(_version vf5)
	(_time 1762123722468 2025.11.02 19:48:42)
	(_source(\../src/Tp9.vhd\))
	(_parameters tan)
	(_code 4d484c4e1c1a4a5a4d4954161c4b1e4b444b4e4b4c)
	(_ent
		(_time 1762123144148)
	)
	(_comp
		(Controller
			(_object
				(_port(_int STB -1 0 26(_ent (_in))))
				(_port(_int CLK -1 0 26(_ent (_in))))
				(_port(_int LSB -1 0 26(_ent (_in))))
				(_port(_int Stop -1 0 26(_ent (_in))))
				(_port(_int Init -1 0 27(_ent (_out))))
				(_port(_int Shift -1 0 27(_ent (_out))))
				(_port(_int Add -1 0 27(_ent (_out))))
				(_port(_int Done -1 0 27(_ent (_out))))
			)
		)
		(ShiftN
			(_object
				(_port(_int CLK -1 0 14(_ent (_in))))
				(_port(_int CLR -1 0 15(_ent (_in))))
				(_port(_int LD -1 0 16(_ent (_in))))
				(_port(_int SH -1 0 17(_ent (_in))))
				(_port(_int DIR -1 0 18(_ent (_in))))
				(_type(_int ~BIT_VECTOR~13 0 19(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int D 4 0 19(_ent (_in))))
				(_type(_int ~BIT_VECTOR~131 0 20(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int Q 5 0 20(_ent (_out))))
			)
		)
		(Adder8
			(_object
				(_port(_int A 2 0 32(_ent (_in))))
				(_port(_int B 2 0 32(_ent (_in))))
				(_port(_int Cin -1 0 33(_ent (_in))))
				(_port(_int Cout -1 0 34(_ent (_out))))
				(_port(_int Sum 2 0 35(_ent (_out))))
			)
		)
	)
	(_inst FSM 0 53(_comp Controller)
		(_port
			((STB)(STB))
			((CLK)(Clk))
			((LSB)(LSB))
			((Stop)(Stop))
			((Init)(Init))
			((Shift)(Shift))
			((Add)(Add))
			((Done)(Done))
		)
		(_use(_ent . Controller)
		)
	)
	(_inst R_SRB 0 54(_comp ShiftN)
		(_port
			((CLK)(Clk))
			((CLR)((i 0)))
			((LD)(Init))
			((SH)(Shift))
			((DIR)((i 1)))
			((D)(B))
			((Q)(Q_SRB))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst R_SRA 0 55(_comp ShiftN)
		(_port
			((CLK)(Clk))
			((CLR)((i 0)))
			((LD)(Init))
			((SH)(Shift))
			((DIR)((i 0)))
			((D)(A))
			((Q)(Q_SRA))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst ADDER 0 56(_comp Adder8)
		(_port
			((A)(Q_SRB))
			((B)(Result))
			((Cin)((i 0)))
			((Cout)(_open))
			((Sum)(AdderRes))
		)
		(_use(_ent . Adder8)
			(_port
				((A)(A))
				((B)(B))
				((Cin)(Cin))
				((Cout)(Cout))
				((Sum)(Sum))
			)
		)
	)
	(_inst ACC 0 57(_comp ShiftN)
		(_port
			((CLK)(Clk))
			((CLR)(Init))
			((LD)(Add))
			((SH)((i 0)))
			((DIR)((i 0)))
			((D)(AdderRes))
			((Q)(Result))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_block AsignacionSignals 0 59
		(_object
			(_prcs
				(line__62(_arch 0 0 62(_assignment(_alias((LSB)(Q_SRA(0))))(_trgt(6))(_sens(13(0))))))
				(line__63(_arch 1 0 63(_assignment(_trgt(7))(_sens(13(0))(13(1))(13(2))(13(3))(13(4))(13(5))(13(6))(13(7))))))
			)
		)
	)
	(_object
		(_port(_int Clk -1 0 3(_ent(_in))))
		(_type(_int ~BIT_VECTOR{3~downto~0}~12 0 4(_array -1((_dto i 3 i 0)))))
		(_port(_int A 0 0 4(_ent(_in))))
		(_port(_int B 0 0 4(_ent(_in))))
		(_port(_int STB -1 0 5(_ent(_in))))
		(_port(_int Done -1 0 6(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int Result 1 0 7(_ent(_inout))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 32(_array -1((_dto i 7 i 0)))))
		(_sig(_int LSB -1 0 48(_arch(_uni))))
		(_sig(_int Stop -1 0 48(_arch(_uni))))
		(_sig(_int Shift -1 0 48(_arch(_uni))))
		(_sig(_int Init -1 0 48(_arch(_uni))))
		(_sig(_int Add -1 0 48(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~133 0 49(_array -1((_dto i 7 i 0)))))
		(_sig(_int AdderRes 3 0 49(_arch(_uni))))
		(_sig(_int Q_SRB 3 0 49(_arch(_uni))))
		(_sig(_int Q_SRA 3 0 49(_arch(_uni))))
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . funcional 2 -1)
)
I 000050 55 1679          1762123722473 Testbench
(_unit VHDL(test_driver 0 72(testbench 0 75))
	(_version vf5)
	(_time 1762123722474 2025.11.02 19:48:42)
	(_source(\../src/Tp9.vhd\))
	(_parameters tan)
	(_code 4d491c4f1c1b1a5a4b4d0b17184a4f4b444a4b4b48)
	(_ent
		(_time 1762114956191)
	)
	(_comp
		(Multiplicador
			(_object
				(_port(_int Clk -1 0 82(_ent (_in))))
				(_port(_int A 2 0 83(_ent (_in))))
				(_port(_int B 2 0 83(_ent (_in))))
				(_port(_int STB -1 0 84(_ent (_in))))
				(_port(_int Done -1 0 85(_ent (_out))))
				(_port(_int Result 3 0 86(_ent (_inout))))
			)
		)
	)
	(_inst UUT 0 91(_comp Multiplicador)
		(_port
			((Clk)(Clk))
			((A)(A))
			((B)(B))
			((STB)(STB))
			((Done)(Done))
			((Result)(Result))
		)
		(_use(_ent . Multiplicador)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{3~downto~0}~13 0 76(_array -1((_dto i 3 i 0)))))
		(_sig(_int A 0 0 76(_arch(_uni))))
		(_sig(_int B 0 0 76(_arch(_uni))))
		(_sig(_int STB -1 0 77(_arch(_uni))))
		(_sig(_int Done -1 0 77(_arch(_uni))))
		(_sig(_int Clk -1 0 77(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 78(_array -1((_dto i 7 i 0)))))
		(_sig(_int Result 1 0 78(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{3~downto~0}~132 0 83(_array -1((_dto i 3 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 86(_array -1((_dto i 7 i 0)))))
		(_prcs
			(line__89(_arch 0 0 89(_assignment(_trgt(0)))))
			(line__90(_arch 1 0 90(_assignment(_trgt(1)))))
			(Inicio(_arch 2 0 92(_prcs(_wait_for)(_trgt(2)))))
			(Clock(_arch 3 0 99(_prcs(_wait_for)(_trgt(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(65536)
		(1)
	)
	(_model . Testbench 4 -1)
)
I 000047 55 976           1762125808558 prueba
(_unit VHDL(simple 0 2(prueba 0 5))
	(_version vf5)
	(_time 1762125808559 2025.11.02 20:23:28)
	(_source(\../src/simple.vhd\))
	(_parameters tan)
	(_code 1b1d1b1c404c1b0c1a1958414f1c181d121d4f1c1b)
	(_ent
		(_time 1756325127014)
	)
	(_object
		(_type(_int ~STRING~13 0 6(_array -1((_to i 1 i 11)))))
		(_cnst(_int mensaje 0 0 6(_arch(_string \"hola, mundo"\))))
		(_sig(_int canal -1 0 7(_arch(_uni((i 32))))))
		(_var(_int linea -2 0 10(_prcs 0)))
		(_var(_int dummy -3 0 11(_prcs 0)))
		(_prcs
			(p1(_arch 0 0 9(_prcs(_wait_for)(_trgt(0))(_mon))))
		)
		(_subprogram
			(_ext WRITE(1 21))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext std.TEXTIO.LINE(1 LINE)))
		(_type(_ext std.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext std.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext std.TEXTIO.TEXT(1 TEXT)))
		(_var(_ext std.TEXTIO.OUTPUT(1 OUTPUT)))
	)
	(_use(std(standard))(std(TEXTIO)))
	(_model . prueba 1 -1)
)
I 000053 55 1456          1762125808576 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 1 4))
	(_version vf5)
	(_time 1762125808577 2025.11.02 20:23:28)
	(_source(\../src/practica2.vhd\(\../src/Tp2.vhd\)))
	(_parameters tan)
	(_code 2a2d2d2e7d7d783c2f7d3c707d2c2e2c2c2c2c2c2e)
	(_ent
		(_time 1756945109009)
	)
	(_object
		(_port(_int Preset -1 0 3(_ent(_in))))
		(_port(_int Clear -1 0 4(_ent(_in))))
		(_port(_int Clock -1 0 5(_ent(_in))))
		(_port(_int Data -1 0 6(_ent(_in))))
		(_port(_int Q -1 0 7(_ent(_out))))
		(_port(_int QBar -1 0 8(_ent(_out))))
		(_sig(_int A -1 1 6(_arch(_uni))))
		(_sig(_int B -1 1 6(_arch(_uni))))
		(_sig(_int C -1 1 6(_arch(_uni))))
		(_sig(_int D -1 1 6(_arch(_uni))))
		(_sig(_int Qint -1 1 7(_arch(_uni))))
		(_sig(_int QbarInt -1 1 7(_arch(_uni))))
		(_prcs
			(line__10(_arch 0 1 10(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__11(_arch 1 1 11(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__12(_arch 2 1 12(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__13(_arch 3 1 13(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__14(_arch 4 1 14(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__15(_arch 5 1 15(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__16(_arch 6 1 16(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__17(_arch 7 1 17(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000047 55 1572          1762125808582 Driver
(_unit VHDL(test_dff 0 35(driver 1 23))
	(_version vf5)
	(_time 1762125808583 2025.11.02 20:23:28)
	(_source(\../src/practica2.vhd\(\../src/Tp2.vhd\)))
	(_parameters tan)
	(_code 2a2c2d2e7e7c7d3d2a7a6c707f2c2c2c2c2d2e2c2f)
	(_ent
		(_time 1757604784042)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 1 26(_ent (_in))))
				(_port(_int Clear -1 1 26(_ent (_in))))
				(_port(_int Clock -1 1 26(_ent (_in))))
				(_port(_int Data -1 1 26(_ent (_in))))
				(_port(_int Q -1 1 27(_ent (_out))))
				(_port(_int Qbar -1 1 27(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 45(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(QBar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 1 34(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 1 34(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 1 35(_arch(_uni))))
		(_sig(_int Data -1 1 35(_arch(_uni))))
		(_sig(_int Q -1 1 35(_arch(_uni))))
		(_sig(_int QBar -1 1 35(_arch(_uni))))
		(_cnst(_int Tsetup -2 1 40(_arch((ps 4652007308841189376)))))
		(_cnst(_int Thold -2 1 41(_arch((ps 4652007308841189376)))))
		(_cnst(_int TClk -2 1 42(_arch((ps 4656519704561582080)))))
		(_cnst(_int \TClk/2\ -2 1 0(_int gms(_code 2))))
		(_prcs
			(ClockGen(_arch 0 1 51(_prcs(_wait_for)(_trgt(2)))))
			(Stimulus(_arch 1 1 62(_prcs(_wait_for)(_trgt(1)(3))(_sens(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
	)
	(_use(std(standard)))
	(_model . Driver 3 -1)
)
I 000051 55 2526          1762125808599 Estructura
(_unit VHDL(latch8 0 5(estructura 0 15))
	(_version vf5)
	(_time 1762125808600 2025.11.02 20:23:28)
	(_source(\../src/Tp3.vhd\))
	(_parameters tan)
	(_code 4a4d1a481a1c1a5c4b4c5215134c194c4b4d4e4c49)
	(_ent
		(_time 1757617207297)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 18(_ent (_in))))
				(_port(_int Clear -1 0 19(_ent (_in))))
				(_port(_int Clock -1 0 20(_ent (_in))))
				(_port(_int Data -1 0 21(_ent (_in))))
				(_port(_int Q -1 0 22(_ent (_out))))
				(_port(_int QBar -1 0 23(_ent (_out))))
			)
		)
	)
	(_inst F7 0 29(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(7)))
			((Q)(Q(7)))
			((QBar)(QBar(7)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F6 0 30(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(6)))
			((Q)(Q(6)))
			((QBar)(QBar(6)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F5 0 31(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(5)))
			((Q)(Q(5)))
			((QBar)(QBar(5)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F4 0 32(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(4)))
			((Q)(Q(4)))
			((QBar)(QBar(4)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F3 0 33(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(3)))
			((Q)(Q(3)))
			((QBar)(QBar(3)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F2 0 34(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(2)))
			((Q)(Q(2)))
			((QBar)(QBar(2)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F1 0 35(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(1)))
			((Q)(Q(1)))
			((QBar)(QBar(1)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F0 0 36(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(0)))
			((Q)(Q(0)))
			((QBar)(QBar(0)))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 7(_ent(_in))))
		(_port(_int Clk -1 0 8(_ent(_in))))
		(_port(_int Pre -1 0 9(_ent(_in))))
		(_port(_int Clr -1 0 10(_ent(_in))))
		(_port(_int Q 0 0 11(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 27(_array -1((_dto i 7 i 0)))))
		(_sig(_int QBar 1 0 27(_arch(_uni))))
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
)
I 000047 55 1425          1762125808605 Driver
(_unit VHDL(test_latch8 0 44(driver 0 47))
	(_version vf5)
	(_time 1762125808606 2025.11.02 20:23:28)
	(_source(\../src/Tp3.vhd\))
	(_parameters tan)
	(_code 4a4c4d481e1c1d5d4d4a0c10484c4b4d4e4c494c42)
	(_ent
		(_time 1757617207303)
	)
	(_comp
		(Latch8
			(_object
				(_port(_int D 0 0 50(_ent (_in))))
				(_port(_int Clk -1 0 51(_ent (_in))))
				(_port(_int Pre -1 0 52(_ent (_in))))
				(_port(_int Clr -1 0 53(_ent (_in))))
				(_port(_int Q 0 0 54(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 61(_comp Latch8)
		(_port
			((D)(D))
			((Clk)(Clk))
			((Pre)(Pre))
			((Clr)(Clr))
			((Q)(Q))
		)
		(_use(_ent . Latch8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 50(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 0 58(_array -1((_dto i 7 i 0)))))
		(_sig(_int D 1 0 58(_arch(_uni))))
		(_sig(_int Q 1 0 58(_arch(_uni))))
		(_sig(_int Clk -1 0 59(_arch(_uni((i 1))))))
		(_sig(_int Pre -1 0 59(_arch(_uni((i 1))))))
		(_sig(_int Clr -1 0 59(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 64(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 0 64(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 0 63(_prcs(_wait_for)(_trgt(0)(2)(3)(4))(_mon)(_read(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16777216 16842752)
		(1684107084 1767982624 6579564)
	)
	(_model . Driver 1 -1)
)
I 000049 55 694           1762125808616 ecuacion
(_unit VHDL(fulladder 0 4(ecuacion 0 5))
	(_version vf5)
	(_time 1762125808617 2025.11.02 20:23:28)
	(_source(\../src/Tp4.vhd\))
	(_parameters tan)
	(_code 595e5c5b550e5e4f0a0d48030c5f5d5f5c5e5b5f5f)
	(_ent
		(_time 1760631855757)
	)
	(_object
		(_port(_int X -1 0 6(_ent(_in))))
		(_port(_int Y -1 0 6(_ent(_in))))
		(_port(_int Cin -1 0 6(_ent(_in))))
		(_port(_int Cout -1 0 7(_ent(_out))))
		(_port(_int Sum -1 0 7(_ent(_out))))
		(_prcs
			(line__7(_arch 0 0 7(_assignment(_trgt(4))(_sens(0)(1)(2)))))
			(line__8(_arch 1 0 8(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . ecuacion 2 -1)
)
I 000047 55 1536          1762125808622 driver
(_unit VHDL(test_sumador 0 15(driver 0 18))
	(_version vf5)
	(_time 1762125808623 2025.11.02 20:23:28)
	(_source(\../src/Tp4.vhd\))
	(_parameters tan)
	(_code 595f5e5a550f0e4e5f5a1f020b5e5c5f0d5f585f5d)
	(_ent
		(_time 1760631980048)
	)
	(_comp
		(fulladder
			(_object
				(_port(_int X -1 0 20(_ent (_in))))
				(_port(_int Y -1 0 20(_ent (_in))))
				(_port(_int Cin -1 0 20(_ent (_in))))
				(_port(_int Cout -1 0 20(_ent (_out))))
				(_port(_int Sum -1 0 20(_ent (_out))))
			)
		)
	)
	(_inst uut 0 24(_comp fulladder)
		(_port
			((X)(X))
			((Y)(Y))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . fulladder)
		)
	)
	(_object
		(_sig(_int X -1 0 22(_arch(_uni))))
		(_sig(_int Y -1 0 22(_arch(_uni))))
		(_sig(_int Cin -1 0 22(_arch(_uni))))
		(_sig(_int Cout -1 0 22(_arch(_uni))))
		(_sig(_int Sum -1 0 22(_arch(_uni))))
		(_type(_int Entry 0 26(_record(X -1)(Y -1)(Cin -1)(Cout -1)(Sum -1))))
		(_type(_int Table 0 30(_array 0((_to i 0 i 7)))))
		(_cnst(_int Tabla 1 0 31(_prcs 0((((i 0))((i 0))((i 0))((i 0))((i 0)))(((i 0))((i 0))((i 1))((i 0))((i 1)))(((i 0))((i 1))((i 0))((i 0))((i 1)))(((i 0))((i 1))((i 1))((i 1))((i 0)))(((i 1))((i 0))((i 0))((i 0))((i 1)))(((i 1))((i 0))((i 1))((i 1))((i 0)))(((i 1))((i 1))((i 0))((i 1))((i 0)))(((i 1))((i 1))((i 1))((i 1))((i 1)))))))
		(_prcs
			(estimulo(_arch 0 0 25(_prcs(_trgt(0)(1)(2))(_mon)(_read(3)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . driver 1 -1)
)
I 000049 55 1300          1762125808645 Behavior
(_unit VHDL(shiftn 0 1(behavior 0 17))
	(_version vf5)
	(_time 1762125808646 2025.11.02 20:23:28)
	(_source(\../src/Tp6.vhd\))
	(_parameters tan)
	(_code 787e7879782f256e7c2e6c227c7f7b7e707e717e7e)
	(_ent
		(_time 1762105610433)
	)
	(_object
		(_port(_int CLK -1 0 3(_ent(_in)(_event))))
		(_port(_int CLR -1 0 4(_ent(_in))))
		(_port(_int LD -1 0 5(_ent(_in))))
		(_port(_int SH -1 0 6(_ent(_in))))
		(_port(_int DIR -1 0 7(_ent(_in))))
		(_type(_int ~BIT_VECTOR~12 0 8(_array -1((_uto i 0 i 2147483647)))))
		(_port(_int D 0 0 8(_ent(_in))))
		(_type(_int ~BIT_VECTOR~121 0 9(_array -1((_uto i 0 i 2147483647)))))
		(_port(_int Q 1 0 9(_ent(_out))))
		(_type(_int InBits 0 20(_scalar (_dto c 2 i 0))))
		(_type(_int OutBits 0 21(_scalar (_dto c 3 i 0))))
		(_type(_int ~BIT_VECTOR{Q'LENGTH-1~downto~0}~13 0 22(_array -1((_dto c 4 i 0)))))
		(_var(_int State 4 0 22(_prcs 1)))
		(_prcs
			(line__12(_ent 0 0 12(_assertion(_mon))))
			(Shifter(_arch 1 0 19(_prcs(_simple)(_trgt(6))(_sens(0)(1))(_read(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(1920233029 543253601 1869488196 1650811936 1702043749 1634541682 1629954163 1634231150 1970348071 1634476133 1818325792 543253609 81)
	)
	(_model . Behavior 5 -1)
)
I 000047 55 1572          1762125808659 Driver
(_unit VHDL(test_shiftn 0 47(driver 0 49))
	(_version vf5)
	(_time 1762125808660 2025.11.02 20:23:28)
	(_source(\../src/Tp6.vhd\))
	(_parameters tan)
	(_code 787e7f79752e2f6f7e2b3e232a7e707e717e7e7f7c)
	(_ent
		(_time 1762105610458)
	)
	(_comp
		(ShiftN
			(_object
				(_port(_int CLK -1 0 52(_ent (_in))))
				(_port(_int CLR -1 0 53(_ent (_in))))
				(_port(_int LD -1 0 54(_ent (_in))))
				(_port(_int SH -1 0 55(_ent (_in))))
				(_port(_int DIR -1 0 56(_ent (_in))))
				(_type(_int ~BIT_VECTOR~13 0 57(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int D 2 0 57(_ent (_in))))
				(_type(_int ~BIT_VECTOR~131 0 58(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int Q 3 0 58(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 67(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)(CLR))
			((LD)(LD))
			((SH)(SH))
			((DIR)(DIR))
			((D)(D))
			((Q)(Q))
		)
		(_use(_ent . ShiftN)
		)
	)
	(_object
		(_sig(_int CLK -1 0 62(_arch(_uni))))
		(_sig(_int CLR -1 0 62(_arch(_uni))))
		(_sig(_int LD -1 0 62(_arch(_uni))))
		(_sig(_int SH -1 0 62(_arch(_uni))))
		(_sig(_int DIR -1 0 62(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{1~to~4}~13 0 63(_array -1((_to i 1 i 4)))))
		(_sig(_int D 0 0 63(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{8~downto~1}~13 0 64(_array -1((_dto i 8 i 1)))))
		(_sig(_int Q 1 0 64(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 69(_prcs(_wait_for)(_trgt(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(65793)
	)
	(_model . Driver 1 -1)
)
I 000051 55 1865          1762125808679 Estructura
(_unit VHDL(adder8 0 1(estructura 0 5))
	(_version vf5)
	(_time 1762125808680 2025.11.02 20:23:28)
	(_source(\../src/Tp5.vhd\))
	(_parameters tan)
	(_code 989f9a9794cfc88e9c978ac7c19e999e9c9e9c9e9d)
	(_ent
		(_time 1762105504299)
	)
	(_comp
		(fulladder
			(_object
				(_port(_int X -1 0 7(_ent (_in))))
				(_port(_int Y -1 0 7(_ent (_in))))
				(_port(_int Cin -1 0 7(_ent (_in))))
				(_port(_int Cout -1 0 7(_ent (_out))))
				(_port(_int Sum -1 0 7(_ent (_out))))
			)
		)
	)
	(_generate Stages 0 11(_for 2 )
		(_generate LowBit 0 13(_if 1)
			(_inst FA 0 15(_comp fulladder)
				(_port
					((X)(A(0)))
					((Y)(B(0)))
					((Cin)(Cin))
					((Cout)(C(0)))
					((Sum)(Sum(0)))
				)
				(_use(_ent . fulladder)
				)
			)
		)
		(_generate OtherBits 0 18(_if 2)
			(_inst FA 0 20(_comp fulladder)
				(_port
					((X)(A(_object 0)))
					((Y)(B(_object 0)))
					((Cin)(C(_index 3)))
					((Cout)(C(_object 0)))
					((Sum)(Sum(_object 0)))
				)
				(_use(_ent . fulladder)
				)
			)
		)
		(_object
			(_cnst(_int i 2 0 12(_arch)))
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 2(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 2(_ent(_in))))
		(_port(_int B 0 0 2(_ent(_in))))
		(_port(_int Cin -1 0 2(_ent(_in))))
		(_port(_int Cout -1 0 2(_ent(_out))))
		(_port(_int Sum 0 0 2(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 9(_array -1((_dto i 7 i 0)))))
		(_sig(_int C 1 0 9(_arch(_uni))))
		(_type(_int ~INTEGER~range~7~downto~0~13 0 12(_scalar (_dto i 7 i 0))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_alias((Cout)(C(7))))(_trgt(3))(_sens(5(7))))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Estructura 4 -1)
)
I 000047 55 1376          1762125808685 Driver
(_unit VHDL(test_adder8 0 30(driver 0 32))
	(_version vf5)
	(_time 1762125808686 2025.11.02 20:23:28)
	(_source(\../src/Tp5.vhd\))
	(_parameters tan)
	(_code 989e9f9795cecf8f9d94dec2c89e9c9e9c9e9d9f9a)
	(_ent
		(_time 1762105504320)
	)
	(_comp
		(Adder8
			(_object
				(_port(_int A 0 0 34(_ent (_in))))
				(_port(_int B 0 0 34(_ent (_in))))
				(_port(_int Cin -1 0 34(_ent (_in))))
				(_port(_int Cout -1 0 34(_ent (_out))))
				(_port(_int Sum 0 0 34(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 39(_comp Adder8)
		(_port
			((A)(A))
			((B)(B))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . Adder8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 34(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 0 36(_array -1((_dto i 7 i 0)))))
		(_sig(_int A 1 0 36(_arch(_uni))))
		(_sig(_int B 1 0 36(_arch(_uni))))
		(_sig(_int Sum 1 0 36(_arch(_uni))))
		(_sig(_int Cin -1 0 37(_arch(_uni((i 0))))))
		(_sig(_int Cout -1 0 37(_arch(_uni((i 0))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 41(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 0 41(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 0 40(_prcs(_wait_for)(_trgt(0)(1))(_read(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(0 0)
		(0 16777216)
	)
	(_model . Driver 1 -1)
)
I 000044 55 1158          1762125808708 FSM
(_unit VHDL(controller 0 1(fsm 0 8))
	(_version vf5)
	(_time 1762125808709 2025.11.02 20:23:28)
	(_source(\../src/Tp7.vhd\))
	(_parameters tan)
	(_code a7a0a7f0f6f0a6b0a0a0b5fda0a1f4a1f4a1a2a0a5)
	(_ent
		(_time 1762105724364)
	)
	(_object
		(_port(_int STB -1 0 3(_ent(_in))))
		(_port(_int CLK -1 0 3(_ent(_in)(_event))))
		(_port(_int LSB -1 0 3(_ent(_in))))
		(_port(_int Stop -1 0 3(_ent(_in))))
		(_port(_int Init -1 0 4(_ent(_out))))
		(_port(_int Shift -1 0 4(_ent(_out))))
		(_port(_int Add -1 0 4(_ent(_out))))
		(_port(_int Done -1 0 4(_ent(_out))))
		(_type(_int States 0 9(_enum1 InitS CheckS AddS ShiftS EndS (_to i 0 i 4))))
		(_sig(_int State 0 0 10(_arch(_uni((i 4))))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(4))(_sens(8)))))
			(line__15(_arch 1 0 15(_assignment(_trgt(6))(_sens(8)))))
			(line__16(_arch 2 0 16(_assignment(_trgt(5))(_sens(8)))))
			(line__17(_arch 3 0 17(_assignment(_trgt(7))(_sens(8)))))
			(StateMachine(_arch 4 0 20(_prcs(_trgt(8))(_sens(1)(0)(2)(3)(8))(_dssslsensitivity 1))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . FSM 5 -1)
)
I 000047 55 1744          1762125808719 Driver
(_unit VHDL(test_controller 0 53(driver 0 55))
	(_version vf5)
	(_time 1762125808720 2025.11.02 20:23:28)
	(_source(\../src/Tp7.vhd\))
	(_parameters tan)
	(_code b7b1b0e3b5e1e0a0b1b5f1ede5b1e1b1e2b0b3b0b5)
	(_ent
		(_time 1762105724375)
	)
	(_comp
		(Controller
			(_object
				(_port(_int STB -1 0 58(_ent (_in))))
				(_port(_int CLK -1 0 58(_ent (_in))))
				(_port(_int LSB -1 0 58(_ent (_in))))
				(_port(_int Stop -1 0 58(_ent (_in))))
				(_port(_int Init -1 0 59(_ent (_out))))
				(_port(_int Shift -1 0 59(_ent (_out))))
				(_port(_int Add -1 0 59(_ent (_out))))
				(_port(_int Done -1 0 59(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 67(_comp Controller)
		(_port
			((STB)(STB))
			((CLK)(CLK))
			((LSB)(LSB))
			((Stop)(Stop))
			((Init)(Init))
			((Shift)(Shift))
			((Add)(Add))
			((Done)(Done))
		)
		(_use(_ent . Controller)
		)
	)
	(_object
		(_sig(_int STB -1 0 63(_arch(_uni))))
		(_sig(_int LSB -1 0 63(_arch(_uni))))
		(_sig(_int Done -1 0 63(_arch(_uni))))
		(_sig(_int Init -1 0 63(_arch(_uni))))
		(_sig(_int Shift -1 0 63(_arch(_uni))))
		(_sig(_int Add -1 0 63(_arch(_uni))))
		(_sig(_int Stop -1 0 63(_arch(_uni))))
		(_sig(_int CLK -1 0 64(_arch(_uni((i 1)))(_event))))
		(_sig(_int ENA -1 0 64(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 73(_array -1((_dto i 7 i 0)))))
		(_var(_int Val 0 0 73(_prcs 2)))
		(_prcs
			(Clock(_arch 0 0 69(_assignment(_trgt(7))(_sens(7)(8)))))
			(Enable(_arch 1 0 70(_assignment(_trgt(8)))))
			(Stimulus(_arch 2 0 72(_prcs(_trgt(0)(1)(6))(_sens(7))(_read(2)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16843008 16777472)
	)
	(_model . Driver 3 -1)
)
I 000050 55 4162          1762125808739 funcional
(_unit VHDL(multiplicador 0 1(funcional 0 10))
	(_version vf5)
	(_time 1762125808740 2025.11.02 20:23:28)
	(_source(\../src/Tp9.vhd\))
	(_parameters tan)
	(_code d6d18185d581d1c1d6d2cf8d87d085d0dfd0d5d0d7)
	(_ent
		(_time 1762123144148)
	)
	(_comp
		(Controller
			(_object
				(_port(_int STB -1 0 26(_ent (_in))))
				(_port(_int CLK -1 0 26(_ent (_in))))
				(_port(_int LSB -1 0 26(_ent (_in))))
				(_port(_int Stop -1 0 26(_ent (_in))))
				(_port(_int Init -1 0 27(_ent (_out))))
				(_port(_int Shift -1 0 27(_ent (_out))))
				(_port(_int Add -1 0 27(_ent (_out))))
				(_port(_int Done -1 0 27(_ent (_out))))
			)
		)
		(ShiftN
			(_object
				(_port(_int CLK -1 0 14(_ent (_in))))
				(_port(_int CLR -1 0 15(_ent (_in))))
				(_port(_int LD -1 0 16(_ent (_in))))
				(_port(_int SH -1 0 17(_ent (_in))))
				(_port(_int DIR -1 0 18(_ent (_in))))
				(_type(_int ~BIT_VECTOR~13 0 19(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int D 4 0 19(_ent (_in))))
				(_type(_int ~BIT_VECTOR~131 0 20(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int Q 5 0 20(_ent (_out))))
			)
		)
		(Adder8
			(_object
				(_port(_int A 2 0 32(_ent (_in))))
				(_port(_int B 2 0 32(_ent (_in))))
				(_port(_int Cin -1 0 33(_ent (_in))))
				(_port(_int Cout -1 0 34(_ent (_out))))
				(_port(_int Sum 2 0 35(_ent (_out))))
			)
		)
	)
	(_inst FSM 0 53(_comp Controller)
		(_port
			((STB)(STB))
			((CLK)(Clk))
			((LSB)(LSB))
			((Stop)(Stop))
			((Init)(Init))
			((Shift)(Shift))
			((Add)(Add))
			((Done)(Done))
		)
		(_use(_ent . Controller)
		)
	)
	(_inst R_SRB 0 54(_comp ShiftN)
		(_port
			((CLK)(Clk))
			((CLR)((i 0)))
			((LD)(Init))
			((SH)(Shift))
			((DIR)((i 1)))
			((D)(B))
			((Q)(Q_SRB))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst R_SRA 0 55(_comp ShiftN)
		(_port
			((CLK)(Clk))
			((CLR)((i 0)))
			((LD)(Init))
			((SH)(Shift))
			((DIR)((i 0)))
			((D)(A))
			((Q)(Q_SRA))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst ADDER 0 56(_comp Adder8)
		(_port
			((A)(Q_SRB))
			((B)(Result))
			((Cin)((i 0)))
			((Cout)(_open))
			((Sum)(AdderRes))
		)
		(_use(_ent . Adder8)
			(_port
				((A)(A))
				((B)(B))
				((Cin)(Cin))
				((Cout)(Cout))
				((Sum)(Sum))
			)
		)
	)
	(_inst ACC 0 57(_comp ShiftN)
		(_port
			((CLK)(Clk))
			((CLR)(Init))
			((LD)(Add))
			((SH)((i 0)))
			((DIR)((i 0)))
			((D)(AdderRes))
			((Q)(Result))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_block AsignacionSignals 0 59
		(_object
			(_prcs
				(line__62(_arch 0 0 62(_assignment(_alias((LSB)(Q_SRA(0))))(_trgt(6))(_sens(13(0))))))
				(line__63(_arch 1 0 63(_assignment(_trgt(7))(_sens(13(0))(13(1))(13(2))(13(3))(13(4))(13(5))(13(6))(13(7))))))
			)
		)
	)
	(_object
		(_port(_int Clk -1 0 3(_ent(_in))))
		(_type(_int ~BIT_VECTOR{3~downto~0}~12 0 4(_array -1((_dto i 3 i 0)))))
		(_port(_int A 0 0 4(_ent(_in))))
		(_port(_int B 0 0 4(_ent(_in))))
		(_port(_int STB -1 0 5(_ent(_in))))
		(_port(_int Done -1 0 6(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int Result 1 0 7(_ent(_inout))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 32(_array -1((_dto i 7 i 0)))))
		(_sig(_int LSB -1 0 48(_arch(_uni))))
		(_sig(_int Stop -1 0 48(_arch(_uni))))
		(_sig(_int Shift -1 0 48(_arch(_uni))))
		(_sig(_int Init -1 0 48(_arch(_uni))))
		(_sig(_int Add -1 0 48(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~133 0 49(_array -1((_dto i 7 i 0)))))
		(_sig(_int AdderRes 3 0 49(_arch(_uni))))
		(_sig(_int Q_SRB 3 0 49(_arch(_uni))))
		(_sig(_int Q_SRA 3 0 49(_arch(_uni))))
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . funcional 2 -1)
)
I 000050 55 1679          1762125808750 Testbench
(_unit VHDL(test_driver 0 72(testbench 0 75))
	(_version vf5)
	(_time 1762125808751 2025.11.02 20:23:28)
	(_source(\../src/Tp9.vhd\))
	(_parameters tan)
	(_code d6d0d184d58081c1d0d6908c83d1d4d0dfd1d0d0d3)
	(_ent
		(_time 1762114956191)
	)
	(_comp
		(Multiplicador
			(_object
				(_port(_int Clk -1 0 82(_ent (_in))))
				(_port(_int A 2 0 83(_ent (_in))))
				(_port(_int B 2 0 83(_ent (_in))))
				(_port(_int STB -1 0 84(_ent (_in))))
				(_port(_int Done -1 0 85(_ent (_out))))
				(_port(_int Result 3 0 86(_ent (_inout))))
			)
		)
	)
	(_inst UUT 0 91(_comp Multiplicador)
		(_port
			((Clk)(Clk))
			((A)(A))
			((B)(B))
			((STB)(STB))
			((Done)(Done))
			((Result)(Result))
		)
		(_use(_ent . Multiplicador)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{3~downto~0}~13 0 76(_array -1((_dto i 3 i 0)))))
		(_sig(_int A 0 0 76(_arch(_uni))))
		(_sig(_int B 0 0 76(_arch(_uni))))
		(_sig(_int STB -1 0 77(_arch(_uni))))
		(_sig(_int Done -1 0 77(_arch(_uni))))
		(_sig(_int Clk -1 0 77(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 78(_array -1((_dto i 7 i 0)))))
		(_sig(_int Result 1 0 78(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{3~downto~0}~132 0 83(_array -1((_dto i 3 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 86(_array -1((_dto i 7 i 0)))))
		(_prcs
			(line__89(_arch 0 0 89(_assignment(_trgt(0)))))
			(line__90(_arch 1 0 90(_assignment(_trgt(1)))))
			(Inicio(_arch 2 0 92(_prcs(_wait_for)(_trgt(2)))))
			(Clock(_arch 3 0 99(_prcs(_wait_for)(_trgt(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(1)
		(65536)
	)
	(_model . Testbench 4 -1)
)
I 000047 55 976           1762129121669 prueba
(_unit VHDL(simple 0 2(prueba 0 5))
	(_version vf5)
	(_time 1762129121670 2025.11.02 21:18:41)
	(_source(\../src/simple.vhd\))
	(_parameters tan)
	(_code f0a6f3a0f9a7f0e7f1f2b3aaa4f7f3f6f9f6a4f7f0)
	(_ent
		(_time 1756325127014)
	)
	(_object
		(_type(_int ~STRING~13 0 6(_array -1((_to i 1 i 11)))))
		(_cnst(_int mensaje 0 0 6(_arch(_string \"hola, mundo"\))))
		(_sig(_int canal -1 0 7(_arch(_uni((i 32))))))
		(_var(_int linea -2 0 10(_prcs 0)))
		(_var(_int dummy -3 0 11(_prcs 0)))
		(_prcs
			(p1(_arch 0 0 9(_prcs(_wait_for)(_trgt(0))(_mon))))
		)
		(_subprogram
			(_ext WRITE(1 21))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext std.TEXTIO.LINE(1 LINE)))
		(_type(_ext std.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext std.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext std.TEXTIO.TEXT(1 TEXT)))
		(_var(_ext std.TEXTIO.OUTPUT(1 OUTPUT)))
	)
	(_use(std(standard))(std(TEXTIO)))
	(_model . prueba 1 -1)
)
I 000053 55 1456          1762129121687 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 1 4))
	(_version vf5)
	(_time 1762129121688 2025.11.02 21:18:41)
	(_source(\../src/practica2.vhd\(\../src/Tp2.vhd\)))
	(_parameters tan)
	(_code 00570506065752160557165a570604060606060604)
	(_ent
		(_time 1756945109009)
	)
	(_object
		(_port(_int Preset -1 0 3(_ent(_in))))
		(_port(_int Clear -1 0 4(_ent(_in))))
		(_port(_int Clock -1 0 5(_ent(_in))))
		(_port(_int Data -1 0 6(_ent(_in))))
		(_port(_int Q -1 0 7(_ent(_out))))
		(_port(_int QBar -1 0 8(_ent(_out))))
		(_sig(_int A -1 1 6(_arch(_uni))))
		(_sig(_int B -1 1 6(_arch(_uni))))
		(_sig(_int C -1 1 6(_arch(_uni))))
		(_sig(_int D -1 1 6(_arch(_uni))))
		(_sig(_int Qint -1 1 7(_arch(_uni))))
		(_sig(_int QbarInt -1 1 7(_arch(_uni))))
		(_prcs
			(line__10(_arch 0 1 10(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__11(_arch 1 1 11(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__12(_arch 2 1 12(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__13(_arch 3 1 13(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__14(_arch 4 1 14(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__15(_arch 5 1 15(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__16(_arch 6 1 16(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__17(_arch 7 1 17(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000047 55 1572          1762129121693 Driver
(_unit VHDL(test_dff 0 35(driver 1 23))
	(_version vf5)
	(_time 1762129121694 2025.11.02 21:18:41)
	(_source(\../src/practica2.vhd\(\../src/Tp2.vhd\)))
	(_parameters tan)
	(_code 00560506055657170050465a550606060607040605)
	(_ent
		(_time 1757604784042)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 1 26(_ent (_in))))
				(_port(_int Clear -1 1 26(_ent (_in))))
				(_port(_int Clock -1 1 26(_ent (_in))))
				(_port(_int Data -1 1 26(_ent (_in))))
				(_port(_int Q -1 1 27(_ent (_out))))
				(_port(_int Qbar -1 1 27(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 45(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(QBar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 1 34(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 1 34(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 1 35(_arch(_uni))))
		(_sig(_int Data -1 1 35(_arch(_uni))))
		(_sig(_int Q -1 1 35(_arch(_uni))))
		(_sig(_int QBar -1 1 35(_arch(_uni))))
		(_cnst(_int Tsetup -2 1 40(_arch((ps 4652007308841189376)))))
		(_cnst(_int Thold -2 1 41(_arch((ps 4652007308841189376)))))
		(_cnst(_int TClk -2 1 42(_arch((ps 4656519704561582080)))))
		(_cnst(_int \TClk/2\ -2 1 0(_int gms(_code 2))))
		(_prcs
			(ClockGen(_arch 0 1 51(_prcs(_wait_for)(_trgt(2)))))
			(Stimulus(_arch 1 1 62(_prcs(_wait_for)(_trgt(1)(3))(_sens(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
	)
	(_use(std(standard)))
	(_model . Driver 3 -1)
)
I 000051 55 2526          1762129121714 Estructura
(_unit VHDL(latch8 0 5(estructura 0 15))
	(_version vf5)
	(_time 1762129121715 2025.11.02 21:18:41)
	(_source(\../src/Tp3.vhd\))
	(_parameters tan)
	(_code 1f484d1848494f091e19074046194c191e181b191c)
	(_ent
		(_time 1757617207297)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 18(_ent (_in))))
				(_port(_int Clear -1 0 19(_ent (_in))))
				(_port(_int Clock -1 0 20(_ent (_in))))
				(_port(_int Data -1 0 21(_ent (_in))))
				(_port(_int Q -1 0 22(_ent (_out))))
				(_port(_int QBar -1 0 23(_ent (_out))))
			)
		)
	)
	(_inst F7 0 29(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(7)))
			((Q)(Q(7)))
			((QBar)(QBar(7)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F6 0 30(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(6)))
			((Q)(Q(6)))
			((QBar)(QBar(6)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F5 0 31(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(5)))
			((Q)(Q(5)))
			((QBar)(QBar(5)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F4 0 32(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(4)))
			((Q)(Q(4)))
			((QBar)(QBar(4)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F3 0 33(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(3)))
			((Q)(Q(3)))
			((QBar)(QBar(3)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F2 0 34(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(2)))
			((Q)(Q(2)))
			((QBar)(QBar(2)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F1 0 35(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(1)))
			((Q)(Q(1)))
			((QBar)(QBar(1)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F0 0 36(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(0)))
			((Q)(Q(0)))
			((QBar)(QBar(0)))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 7(_ent(_in))))
		(_port(_int Clk -1 0 8(_ent(_in))))
		(_port(_int Pre -1 0 9(_ent(_in))))
		(_port(_int Clr -1 0 10(_ent(_in))))
		(_port(_int Q 0 0 11(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 27(_array -1((_dto i 7 i 0)))))
		(_sig(_int QBar 1 0 27(_arch(_uni))))
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
)
I 000047 55 1425          1762129121720 Driver
(_unit VHDL(test_latch8 0 44(driver 0 47))
	(_version vf5)
	(_time 1762129121721 2025.11.02 21:18:41)
	(_source(\../src/Tp3.vhd\))
	(_parameters tan)
	(_code 1f491a184c494808181f59451d191e181b191c1917)
	(_ent
		(_time 1757617207303)
	)
	(_comp
		(Latch8
			(_object
				(_port(_int D 0 0 50(_ent (_in))))
				(_port(_int Clk -1 0 51(_ent (_in))))
				(_port(_int Pre -1 0 52(_ent (_in))))
				(_port(_int Clr -1 0 53(_ent (_in))))
				(_port(_int Q 0 0 54(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 61(_comp Latch8)
		(_port
			((D)(D))
			((Clk)(Clk))
			((Pre)(Pre))
			((Clr)(Clr))
			((Q)(Q))
		)
		(_use(_ent . Latch8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 50(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 0 58(_array -1((_dto i 7 i 0)))))
		(_sig(_int D 1 0 58(_arch(_uni))))
		(_sig(_int Q 1 0 58(_arch(_uni))))
		(_sig(_int Clk -1 0 59(_arch(_uni((i 1))))))
		(_sig(_int Pre -1 0 59(_arch(_uni((i 1))))))
		(_sig(_int Clr -1 0 59(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 64(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 0 64(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 0 63(_prcs(_wait_for)(_trgt(0)(2)(3)(4))(_mon)(_read(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16777216 16842752)
		(1684107084 1767982624 6579564)
	)
	(_model . Driver 1 -1)
)
I 000049 55 694           1762129121732 ecuacion
(_unit VHDL(fulladder 0 4(ecuacion 0 5))
	(_version vf5)
	(_time 1762129121733 2025.11.02 21:18:41)
	(_source(\../src/Tp4.vhd\))
	(_parameters tan)
	(_code 2f78282a7c7828397c7b3e757a292b292a282d2929)
	(_ent
		(_time 1760631855757)
	)
	(_object
		(_port(_int X -1 0 6(_ent(_in))))
		(_port(_int Y -1 0 6(_ent(_in))))
		(_port(_int Cin -1 0 6(_ent(_in))))
		(_port(_int Cout -1 0 7(_ent(_out))))
		(_port(_int Sum -1 0 7(_ent(_out))))
		(_prcs
			(line__7(_arch 0 0 7(_assignment(_trgt(4))(_sens(0)(1)(2)))))
			(line__8(_arch 1 0 8(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . ecuacion 2 -1)
)
I 000047 55 1536          1762129121738 driver
(_unit VHDL(test_sumador 0 15(driver 0 18))
	(_version vf5)
	(_time 1762129121739 2025.11.02 21:18:41)
	(_source(\../src/Tp4.vhd\))
	(_parameters tan)
	(_code 2f792a2b7c797838292c69747d282a297b292e292b)
	(_ent
		(_time 1760631980048)
	)
	(_comp
		(fulladder
			(_object
				(_port(_int X -1 0 20(_ent (_in))))
				(_port(_int Y -1 0 20(_ent (_in))))
				(_port(_int Cin -1 0 20(_ent (_in))))
				(_port(_int Cout -1 0 20(_ent (_out))))
				(_port(_int Sum -1 0 20(_ent (_out))))
			)
		)
	)
	(_inst uut 0 24(_comp fulladder)
		(_port
			((X)(X))
			((Y)(Y))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . fulladder)
		)
	)
	(_object
		(_sig(_int X -1 0 22(_arch(_uni))))
		(_sig(_int Y -1 0 22(_arch(_uni))))
		(_sig(_int Cin -1 0 22(_arch(_uni))))
		(_sig(_int Cout -1 0 22(_arch(_uni))))
		(_sig(_int Sum -1 0 22(_arch(_uni))))
		(_type(_int Entry 0 26(_record(X -1)(Y -1)(Cin -1)(Cout -1)(Sum -1))))
		(_type(_int Table 0 30(_array 0((_to i 0 i 7)))))
		(_cnst(_int Tabla 1 0 31(_prcs 0((((i 0))((i 0))((i 0))((i 0))((i 0)))(((i 0))((i 0))((i 1))((i 0))((i 1)))(((i 0))((i 1))((i 0))((i 0))((i 1)))(((i 0))((i 1))((i 1))((i 1))((i 0)))(((i 1))((i 0))((i 0))((i 0))((i 1)))(((i 1))((i 0))((i 1))((i 1))((i 0)))(((i 1))((i 1))((i 0))((i 1))((i 0)))(((i 1))((i 1))((i 1))((i 1))((i 1)))))))
		(_prcs
			(estimulo(_arch 0 0 25(_prcs(_trgt(0)(1)(2))(_mon)(_read(3)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . driver 1 -1)
)
I 000049 55 1300          1762129121764 Behavior
(_unit VHDL(shiftn 0 1(behavior 0 17))
	(_version vf5)
	(_time 1762129121765 2025.11.02 21:18:41)
	(_source(\../src/Tp6.vhd\))
	(_parameters tan)
	(_code 4e184c4c131913584a185a144a494d484648474848)
	(_ent
		(_time 1762105610433)
	)
	(_object
		(_port(_int CLK -1 0 3(_ent(_in)(_event))))
		(_port(_int CLR -1 0 4(_ent(_in))))
		(_port(_int LD -1 0 5(_ent(_in))))
		(_port(_int SH -1 0 6(_ent(_in))))
		(_port(_int DIR -1 0 7(_ent(_in))))
		(_type(_int ~BIT_VECTOR~12 0 8(_array -1((_uto i 0 i 2147483647)))))
		(_port(_int D 0 0 8(_ent(_in))))
		(_type(_int ~BIT_VECTOR~121 0 9(_array -1((_uto i 0 i 2147483647)))))
		(_port(_int Q 1 0 9(_ent(_out))))
		(_type(_int InBits 0 20(_scalar (_dto c 2 i 0))))
		(_type(_int OutBits 0 21(_scalar (_dto c 3 i 0))))
		(_type(_int ~BIT_VECTOR{Q'LENGTH-1~downto~0}~13 0 22(_array -1((_dto c 4 i 0)))))
		(_var(_int State 4 0 22(_prcs 1)))
		(_prcs
			(line__12(_ent 0 0 12(_assertion(_mon))))
			(Shifter(_arch 1 0 19(_prcs(_simple)(_trgt(6))(_sens(0)(1))(_read(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(1920233029 543253601 1869488196 1650811936 1702043749 1634541682 1629954163 1634231150 1970348071 1634476133 1818325792 543253609 81)
	)
	(_model . Behavior 5 -1)
)
I 000047 55 1572          1762129121777 Driver
(_unit VHDL(test_shiftn 0 47(driver 0 49))
	(_version vf5)
	(_time 1762129121778 2025.11.02 21:18:41)
	(_source(\../src/Tp6.vhd\))
	(_parameters tan)
	(_code 5d0b585e0c0b0a4a5b0e1b060f5b555b545b5b5a59)
	(_ent
		(_time 1762105610458)
	)
	(_comp
		(ShiftN
			(_object
				(_port(_int CLK -1 0 52(_ent (_in))))
				(_port(_int CLR -1 0 53(_ent (_in))))
				(_port(_int LD -1 0 54(_ent (_in))))
				(_port(_int SH -1 0 55(_ent (_in))))
				(_port(_int DIR -1 0 56(_ent (_in))))
				(_type(_int ~BIT_VECTOR~13 0 57(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int D 2 0 57(_ent (_in))))
				(_type(_int ~BIT_VECTOR~131 0 58(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int Q 3 0 58(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 67(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)(CLR))
			((LD)(LD))
			((SH)(SH))
			((DIR)(DIR))
			((D)(D))
			((Q)(Q))
		)
		(_use(_ent . ShiftN)
		)
	)
	(_object
		(_sig(_int CLK -1 0 62(_arch(_uni))))
		(_sig(_int CLR -1 0 62(_arch(_uni))))
		(_sig(_int LD -1 0 62(_arch(_uni))))
		(_sig(_int SH -1 0 62(_arch(_uni))))
		(_sig(_int DIR -1 0 62(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{1~to~4}~13 0 63(_array -1((_to i 1 i 4)))))
		(_sig(_int D 0 0 63(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{8~downto~1}~13 0 64(_array -1((_dto i 8 i 1)))))
		(_sig(_int Q 1 0 64(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 69(_prcs(_wait_for)(_trgt(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(65793)
	)
	(_model . Driver 1 -1)
)
I 000051 55 1865          1762129121797 Estructura
(_unit VHDL(adder8 0 1(estructura 0 5))
	(_version vf5)
	(_time 1762129121798 2025.11.02 21:18:41)
	(_source(\../src/Tp5.vhd\))
	(_parameters tan)
	(_code 6d3a6d6d3d3a3d7b69627f32346b6c6b696b696b68)
	(_ent
		(_time 1762105504299)
	)
	(_comp
		(fulladder
			(_object
				(_port(_int X -1 0 7(_ent (_in))))
				(_port(_int Y -1 0 7(_ent (_in))))
				(_port(_int Cin -1 0 7(_ent (_in))))
				(_port(_int Cout -1 0 7(_ent (_out))))
				(_port(_int Sum -1 0 7(_ent (_out))))
			)
		)
	)
	(_generate Stages 0 11(_for 2 )
		(_generate LowBit 0 13(_if 1)
			(_inst FA 0 15(_comp fulladder)
				(_port
					((X)(A(0)))
					((Y)(B(0)))
					((Cin)(Cin))
					((Cout)(C(0)))
					((Sum)(Sum(0)))
				)
				(_use(_ent . fulladder)
				)
			)
		)
		(_generate OtherBits 0 18(_if 2)
			(_inst FA 0 20(_comp fulladder)
				(_port
					((X)(A(_object 0)))
					((Y)(B(_object 0)))
					((Cin)(C(_index 3)))
					((Cout)(C(_object 0)))
					((Sum)(Sum(_object 0)))
				)
				(_use(_ent . fulladder)
				)
			)
		)
		(_object
			(_cnst(_int i 2 0 12(_arch)))
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 2(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 2(_ent(_in))))
		(_port(_int B 0 0 2(_ent(_in))))
		(_port(_int Cin -1 0 2(_ent(_in))))
		(_port(_int Cout -1 0 2(_ent(_out))))
		(_port(_int Sum 0 0 2(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 9(_array -1((_dto i 7 i 0)))))
		(_sig(_int C 1 0 9(_arch(_uni))))
		(_type(_int ~INTEGER~range~7~downto~0~13 0 12(_scalar (_dto i 7 i 0))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_alias((Cout)(C(7))))(_trgt(3))(_sens(5(7))))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Estructura 4 -1)
)
I 000047 55 1376          1762129121803 Driver
(_unit VHDL(test_adder8 0 30(driver 0 32))
	(_version vf5)
	(_time 1762129121804 2025.11.02 21:18:41)
	(_source(\../src/Tp5.vhd\))
	(_parameters tan)
	(_code 6d3b686d3c3b3a7a68612b373d6b696b696b686a6f)
	(_ent
		(_time 1762105504320)
	)
	(_comp
		(Adder8
			(_object
				(_port(_int A 0 0 34(_ent (_in))))
				(_port(_int B 0 0 34(_ent (_in))))
				(_port(_int Cin -1 0 34(_ent (_in))))
				(_port(_int Cout -1 0 34(_ent (_out))))
				(_port(_int Sum 0 0 34(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 39(_comp Adder8)
		(_port
			((A)(A))
			((B)(B))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . Adder8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 34(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 0 36(_array -1((_dto i 7 i 0)))))
		(_sig(_int A 1 0 36(_arch(_uni))))
		(_sig(_int B 1 0 36(_arch(_uni))))
		(_sig(_int Sum 1 0 36(_arch(_uni))))
		(_sig(_int Cin -1 0 37(_arch(_uni((i 0))))))
		(_sig(_int Cout -1 0 37(_arch(_uni((i 0))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 41(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 0 41(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 0 40(_prcs(_wait_for)(_trgt(0)(1))(_read(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(0 0)
		(0 16777216)
	)
	(_model . Driver 1 -1)
)
I 000044 55 1158          1762129121819 FSM
(_unit VHDL(controller 0 1(fsm 0 8))
	(_version vf5)
	(_time 1762129121820 2025.11.02 21:18:41)
	(_source(\../src/Tp7.vhd\))
	(_parameters tan)
	(_code 8cdb8e8289db8d9b8b8b9ed68b8adf8adf8a898b8e)
	(_ent
		(_time 1762105724364)
	)
	(_object
		(_port(_int STB -1 0 3(_ent(_in))))
		(_port(_int CLK -1 0 3(_ent(_in)(_event))))
		(_port(_int LSB -1 0 3(_ent(_in))))
		(_port(_int Stop -1 0 3(_ent(_in))))
		(_port(_int Init -1 0 4(_ent(_out))))
		(_port(_int Shift -1 0 4(_ent(_out))))
		(_port(_int Add -1 0 4(_ent(_out))))
		(_port(_int Done -1 0 4(_ent(_out))))
		(_type(_int States 0 9(_enum1 InitS CheckS AddS ShiftS EndS (_to i 0 i 4))))
		(_sig(_int State 0 0 10(_arch(_uni((i 4))))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(4))(_sens(8)))))
			(line__15(_arch 1 0 15(_assignment(_trgt(6))(_sens(8)))))
			(line__16(_arch 2 0 16(_assignment(_trgt(5))(_sens(8)))))
			(line__17(_arch 3 0 17(_assignment(_trgt(7))(_sens(8)))))
			(StateMachine(_arch 4 0 20(_prcs(_trgt(8))(_sens(1)(0)(2)(3)(8))(_dssslsensitivity 1))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . FSM 5 -1)
)
I 000047 55 1744          1762129121831 Driver
(_unit VHDL(test_controller 0 53(driver 0 55))
	(_version vf5)
	(_time 1762129121832 2025.11.02 21:18:41)
	(_source(\../src/Tp7.vhd\))
	(_parameters tan)
	(_code 8cda8982dadadb9b8a8ecad6de8ada8ad98b888b8e)
	(_ent
		(_time 1762105724375)
	)
	(_comp
		(Controller
			(_object
				(_port(_int STB -1 0 58(_ent (_in))))
				(_port(_int CLK -1 0 58(_ent (_in))))
				(_port(_int LSB -1 0 58(_ent (_in))))
				(_port(_int Stop -1 0 58(_ent (_in))))
				(_port(_int Init -1 0 59(_ent (_out))))
				(_port(_int Shift -1 0 59(_ent (_out))))
				(_port(_int Add -1 0 59(_ent (_out))))
				(_port(_int Done -1 0 59(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 67(_comp Controller)
		(_port
			((STB)(STB))
			((CLK)(CLK))
			((LSB)(LSB))
			((Stop)(Stop))
			((Init)(Init))
			((Shift)(Shift))
			((Add)(Add))
			((Done)(Done))
		)
		(_use(_ent . Controller)
		)
	)
	(_object
		(_sig(_int STB -1 0 63(_arch(_uni))))
		(_sig(_int LSB -1 0 63(_arch(_uni))))
		(_sig(_int Done -1 0 63(_arch(_uni))))
		(_sig(_int Init -1 0 63(_arch(_uni))))
		(_sig(_int Shift -1 0 63(_arch(_uni))))
		(_sig(_int Add -1 0 63(_arch(_uni))))
		(_sig(_int Stop -1 0 63(_arch(_uni))))
		(_sig(_int CLK -1 0 64(_arch(_uni((i 1)))(_event))))
		(_sig(_int ENA -1 0 64(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 73(_array -1((_dto i 7 i 0)))))
		(_var(_int Val 0 0 73(_prcs 2)))
		(_prcs
			(Clock(_arch 0 0 69(_assignment(_trgt(7))(_sens(7)(8)))))
			(Enable(_arch 1 0 70(_assignment(_trgt(8)))))
			(Stimulus(_arch 2 0 72(_prcs(_trgt(0)(1)(6))(_sens(7))(_read(2)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16843008 16777472)
	)
	(_model . Driver 3 -1)
)
I 000050 55 4162          1762129121855 funcional
(_unit VHDL(multiplicador 0 1(funcional 0 10))
	(_version vf5)
	(_time 1762129121856 2025.11.02 21:18:41)
	(_source(\../src/Tp9.vhd\))
	(_parameters tan)
	(_code acfbf9fafafbabbbaca8b5f7fdaaffaaa5aaafaaad)
	(_ent
		(_time 1762123144148)
	)
	(_comp
		(Controller
			(_object
				(_port(_int STB -1 0 26(_ent (_in))))
				(_port(_int CLK -1 0 26(_ent (_in))))
				(_port(_int LSB -1 0 26(_ent (_in))))
				(_port(_int Stop -1 0 26(_ent (_in))))
				(_port(_int Init -1 0 27(_ent (_out))))
				(_port(_int Shift -1 0 27(_ent (_out))))
				(_port(_int Add -1 0 27(_ent (_out))))
				(_port(_int Done -1 0 27(_ent (_out))))
			)
		)
		(ShiftN
			(_object
				(_port(_int CLK -1 0 14(_ent (_in))))
				(_port(_int CLR -1 0 15(_ent (_in))))
				(_port(_int LD -1 0 16(_ent (_in))))
				(_port(_int SH -1 0 17(_ent (_in))))
				(_port(_int DIR -1 0 18(_ent (_in))))
				(_type(_int ~BIT_VECTOR~13 0 19(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int D 4 0 19(_ent (_in))))
				(_type(_int ~BIT_VECTOR~131 0 20(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int Q 5 0 20(_ent (_out))))
			)
		)
		(Adder8
			(_object
				(_port(_int A 2 0 32(_ent (_in))))
				(_port(_int B 2 0 32(_ent (_in))))
				(_port(_int Cin -1 0 33(_ent (_in))))
				(_port(_int Cout -1 0 34(_ent (_out))))
				(_port(_int Sum 2 0 35(_ent (_out))))
			)
		)
	)
	(_inst FSM 0 53(_comp Controller)
		(_port
			((STB)(STB))
			((CLK)(Clk))
			((LSB)(LSB))
			((Stop)(Stop))
			((Init)(Init))
			((Shift)(Shift))
			((Add)(Add))
			((Done)(Done))
		)
		(_use(_ent . Controller)
		)
	)
	(_inst R_SRB 0 54(_comp ShiftN)
		(_port
			((CLK)(Clk))
			((CLR)((i 0)))
			((LD)(Init))
			((SH)(Shift))
			((DIR)((i 1)))
			((D)(B))
			((Q)(Q_SRB))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst R_SRA 0 55(_comp ShiftN)
		(_port
			((CLK)(Clk))
			((CLR)((i 0)))
			((LD)(Init))
			((SH)(Shift))
			((DIR)((i 0)))
			((D)(A))
			((Q)(Q_SRA))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst ADDER 0 56(_comp Adder8)
		(_port
			((A)(Q_SRB))
			((B)(Result))
			((Cin)((i 0)))
			((Cout)(_open))
			((Sum)(AdderRes))
		)
		(_use(_ent . Adder8)
			(_port
				((A)(A))
				((B)(B))
				((Cin)(Cin))
				((Cout)(Cout))
				((Sum)(Sum))
			)
		)
	)
	(_inst ACC 0 57(_comp ShiftN)
		(_port
			((CLK)(Clk))
			((CLR)(Init))
			((LD)(Add))
			((SH)((i 0)))
			((DIR)((i 0)))
			((D)(AdderRes))
			((Q)(Result))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_block AsignacionSignals 0 59
		(_object
			(_prcs
				(line__62(_arch 0 0 62(_assignment(_alias((LSB)(Q_SRA(0))))(_trgt(6))(_sens(13(0))))))
				(line__63(_arch 1 0 63(_assignment(_trgt(7))(_sens(13(0))(13(1))(13(2))(13(3))(13(4))(13(5))(13(6))(13(7))))))
			)
		)
	)
	(_object
		(_port(_int Clk -1 0 3(_ent(_in))))
		(_type(_int ~BIT_VECTOR{3~downto~0}~12 0 4(_array -1((_dto i 3 i 0)))))
		(_port(_int A 0 0 4(_ent(_in))))
		(_port(_int B 0 0 4(_ent(_in))))
		(_port(_int STB -1 0 5(_ent(_in))))
		(_port(_int Done -1 0 6(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int Result 1 0 7(_ent(_inout))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 32(_array -1((_dto i 7 i 0)))))
		(_sig(_int LSB -1 0 48(_arch(_uni))))
		(_sig(_int Stop -1 0 48(_arch(_uni))))
		(_sig(_int Shift -1 0 48(_arch(_uni))))
		(_sig(_int Init -1 0 48(_arch(_uni))))
		(_sig(_int Add -1 0 48(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~133 0 49(_array -1((_dto i 7 i 0)))))
		(_sig(_int AdderRes 3 0 49(_arch(_uni))))
		(_sig(_int Q_SRB 3 0 49(_arch(_uni))))
		(_sig(_int Q_SRA 3 0 49(_arch(_uni))))
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . funcional 2 -1)
)
I 000050 55 1679          1762129121868 Testbench
(_unit VHDL(test_driver 0 72(testbench 0 75))
	(_version vf5)
	(_time 1762129121869 2025.11.02 21:18:41)
	(_source(\../src/Tp9.vhd\))
	(_parameters tan)
	(_code bbedbeefecedecacbdbbfde1eebcb9bdb2bcbdbdbe)
	(_ent
		(_time 1762114956191)
	)
	(_comp
		(Multiplicador
			(_object
				(_port(_int Clk -1 0 82(_ent (_in))))
				(_port(_int A 2 0 83(_ent (_in))))
				(_port(_int B 2 0 83(_ent (_in))))
				(_port(_int STB -1 0 84(_ent (_in))))
				(_port(_int Done -1 0 85(_ent (_out))))
				(_port(_int Result 3 0 86(_ent (_inout))))
			)
		)
	)
	(_inst UUT 0 91(_comp Multiplicador)
		(_port
			((Clk)(Clk))
			((A)(A))
			((B)(B))
			((STB)(STB))
			((Done)(Done))
			((Result)(Result))
		)
		(_use(_ent . Multiplicador)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{3~downto~0}~13 0 76(_array -1((_dto i 3 i 0)))))
		(_sig(_int A 0 0 76(_arch(_uni))))
		(_sig(_int B 0 0 76(_arch(_uni))))
		(_sig(_int STB -1 0 77(_arch(_uni))))
		(_sig(_int Done -1 0 77(_arch(_uni))))
		(_sig(_int Clk -1 0 77(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 78(_array -1((_dto i 7 i 0)))))
		(_sig(_int Result 1 0 78(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{3~downto~0}~132 0 83(_array -1((_dto i 3 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 86(_array -1((_dto i 7 i 0)))))
		(_prcs
			(line__89(_arch 0 0 89(_assignment(_trgt(0)))))
			(line__90(_arch 1 0 90(_assignment(_trgt(1)))))
			(Inicio(_arch 2 0 92(_prcs(_wait_for)(_trgt(2)))))
			(Clock(_arch 3 0 99(_prcs(_wait_for)(_trgt(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(65536)
		(1)
	)
	(_model . Testbench 4 -1)
)
I 000047 55 976           1762129148833 prueba
(_unit VHDL(simple 0 2(prueba 0 5))
	(_version vf5)
	(_time 1762129148834 2025.11.02 21:19:08)
	(_source(\../src/simple.vhd\))
	(_parameters tan)
	(_code 14134513194314031516574e401317121d12401314)
	(_ent
		(_time 1756325127014)
	)
	(_object
		(_type(_int ~STRING~13 0 6(_array -1((_to i 1 i 11)))))
		(_cnst(_int mensaje 0 0 6(_arch(_string \"hola, mundo"\))))
		(_sig(_int canal -1 0 7(_arch(_uni((i 32))))))
		(_var(_int linea -2 0 10(_prcs 0)))
		(_var(_int dummy -3 0 11(_prcs 0)))
		(_prcs
			(p1(_arch 0 0 9(_prcs(_wait_for)(_trgt(0))(_mon))))
		)
		(_subprogram
			(_ext WRITE(1 21))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext std.TEXTIO.LINE(1 LINE)))
		(_type(_ext std.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext std.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext std.TEXTIO.TEXT(1 TEXT)))
		(_var(_ext std.TEXTIO.OUTPUT(1 OUTPUT)))
	)
	(_use(std(standard))(std(TEXTIO)))
	(_model . prueba 1 -1)
)
I 000053 55 1456          1762129148850 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 1 4))
	(_version vf5)
	(_time 1762129148851 2025.11.02 21:19:08)
	(_source(\../src/practica2.vhd\(\../src/Tp2.vhd\)))
	(_parameters tan)
	(_code 24227220267376322173327e732220222222222220)
	(_ent
		(_time 1756945109009)
	)
	(_object
		(_port(_int Preset -1 0 3(_ent(_in))))
		(_port(_int Clear -1 0 4(_ent(_in))))
		(_port(_int Clock -1 0 5(_ent(_in))))
		(_port(_int Data -1 0 6(_ent(_in))))
		(_port(_int Q -1 0 7(_ent(_out))))
		(_port(_int QBar -1 0 8(_ent(_out))))
		(_sig(_int A -1 1 6(_arch(_uni))))
		(_sig(_int B -1 1 6(_arch(_uni))))
		(_sig(_int C -1 1 6(_arch(_uni))))
		(_sig(_int D -1 1 6(_arch(_uni))))
		(_sig(_int Qint -1 1 7(_arch(_uni))))
		(_sig(_int QbarInt -1 1 7(_arch(_uni))))
		(_prcs
			(line__10(_arch 0 1 10(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__11(_arch 1 1 11(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__12(_arch 2 1 12(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__13(_arch 3 1 13(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__14(_arch 4 1 14(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__15(_arch 5 1 15(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__16(_arch 6 1 16(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__17(_arch 7 1 17(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000047 55 1572          1762129148856 Driver
(_unit VHDL(test_dff 0 35(driver 1 23))
	(_version vf5)
	(_time 1762129148857 2025.11.02 21:19:08)
	(_source(\../src/practica2.vhd\(\../src/Tp2.vhd\)))
	(_parameters tan)
	(_code 24237220257273332474627e712222222223202221)
	(_ent
		(_time 1757604784042)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 1 26(_ent (_in))))
				(_port(_int Clear -1 1 26(_ent (_in))))
				(_port(_int Clock -1 1 26(_ent (_in))))
				(_port(_int Data -1 1 26(_ent (_in))))
				(_port(_int Q -1 1 27(_ent (_out))))
				(_port(_int Qbar -1 1 27(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 45(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(QBar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 1 34(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 1 34(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 1 35(_arch(_uni))))
		(_sig(_int Data -1 1 35(_arch(_uni))))
		(_sig(_int Q -1 1 35(_arch(_uni))))
		(_sig(_int QBar -1 1 35(_arch(_uni))))
		(_cnst(_int Tsetup -2 1 40(_arch((ps 4652007308841189376)))))
		(_cnst(_int Thold -2 1 41(_arch((ps 4652007308841189376)))))
		(_cnst(_int TClk -2 1 42(_arch((ps 4656519704561582080)))))
		(_cnst(_int \TClk/2\ -2 1 0(_int gms(_code 2))))
		(_prcs
			(ClockGen(_arch 0 1 51(_prcs(_wait_for)(_trgt(2)))))
			(Stimulus(_arch 1 1 62(_prcs(_wait_for)(_trgt(1)(3))(_sens(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
	)
	(_use(std(standard)))
	(_model . Driver 3 -1)
)
I 000051 55 2526          1762129148871 Estructura
(_unit VHDL(latch8 0 5(estructura 0 15))
	(_version vf5)
	(_time 1762129148872 2025.11.02 21:19:08)
	(_source(\../src/Tp3.vhd\))
	(_parameters tan)
	(_code 333532363165632532352b6c6a3560353234373530)
	(_ent
		(_time 1757617207297)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 18(_ent (_in))))
				(_port(_int Clear -1 0 19(_ent (_in))))
				(_port(_int Clock -1 0 20(_ent (_in))))
				(_port(_int Data -1 0 21(_ent (_in))))
				(_port(_int Q -1 0 22(_ent (_out))))
				(_port(_int QBar -1 0 23(_ent (_out))))
			)
		)
	)
	(_inst F7 0 29(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(7)))
			((Q)(Q(7)))
			((QBar)(QBar(7)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F6 0 30(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(6)))
			((Q)(Q(6)))
			((QBar)(QBar(6)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F5 0 31(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(5)))
			((Q)(Q(5)))
			((QBar)(QBar(5)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F4 0 32(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(4)))
			((Q)(Q(4)))
			((QBar)(QBar(4)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F3 0 33(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(3)))
			((Q)(Q(3)))
			((QBar)(QBar(3)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F2 0 34(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(2)))
			((Q)(Q(2)))
			((QBar)(QBar(2)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F1 0 35(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(1)))
			((Q)(Q(1)))
			((QBar)(QBar(1)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F0 0 36(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(0)))
			((Q)(Q(0)))
			((QBar)(QBar(0)))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 7(_ent(_in))))
		(_port(_int Clk -1 0 8(_ent(_in))))
		(_port(_int Pre -1 0 9(_ent(_in))))
		(_port(_int Clr -1 0 10(_ent(_in))))
		(_port(_int Q 0 0 11(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 27(_array -1((_dto i 7 i 0)))))
		(_sig(_int QBar 1 0 27(_arch(_uni))))
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
)
I 000047 55 1425          1762129148877 Driver
(_unit VHDL(test_latch8 0 44(driver 0 47))
	(_version vf5)
	(_time 1762129148878 2025.11.02 21:19:08)
	(_source(\../src/Tp3.vhd\))
	(_parameters tan)
	(_code 33346536356564243433756931353234373530353b)
	(_ent
		(_time 1757617207303)
	)
	(_comp
		(Latch8
			(_object
				(_port(_int D 0 0 50(_ent (_in))))
				(_port(_int Clk -1 0 51(_ent (_in))))
				(_port(_int Pre -1 0 52(_ent (_in))))
				(_port(_int Clr -1 0 53(_ent (_in))))
				(_port(_int Q 0 0 54(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 61(_comp Latch8)
		(_port
			((D)(D))
			((Clk)(Clk))
			((Pre)(Pre))
			((Clr)(Clr))
			((Q)(Q))
		)
		(_use(_ent . Latch8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 50(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 0 58(_array -1((_dto i 7 i 0)))))
		(_sig(_int D 1 0 58(_arch(_uni))))
		(_sig(_int Q 1 0 58(_arch(_uni))))
		(_sig(_int Clk -1 0 59(_arch(_uni((i 1))))))
		(_sig(_int Pre -1 0 59(_arch(_uni((i 1))))))
		(_sig(_int Clr -1 0 59(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 64(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 0 64(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 0 63(_prcs(_wait_for)(_trgt(0)(2)(3)(4))(_mon)(_read(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16777216 16842752)
		(1684107084 1767982624 6579564)
	)
	(_model . Driver 1 -1)
)
I 000049 55 694           1762129148888 ecuacion
(_unit VHDL(fulladder 0 4(ecuacion 0 5))
	(_version vf5)
	(_time 1762129148889 2025.11.02 21:19:08)
	(_source(\../src/Tp4.vhd\))
	(_parameters tan)
	(_code 434517404514445510175219164547454644414545)
	(_ent
		(_time 1760631855757)
	)
	(_object
		(_port(_int X -1 0 6(_ent(_in))))
		(_port(_int Y -1 0 6(_ent(_in))))
		(_port(_int Cin -1 0 6(_ent(_in))))
		(_port(_int Cout -1 0 7(_ent(_out))))
		(_port(_int Sum -1 0 7(_ent(_out))))
		(_prcs
			(line__7(_arch 0 0 7(_assignment(_trgt(4))(_sens(0)(1)(2)))))
			(line__8(_arch 1 0 8(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . ecuacion 2 -1)
)
I 000047 55 1536          1762129148894 driver
(_unit VHDL(test_sumador 0 15(driver 0 18))
	(_version vf5)
	(_time 1762129148895 2025.11.02 21:19:08)
	(_source(\../src/Tp4.vhd\))
	(_parameters tan)
	(_code 434415414515145445400518114446451745424547)
	(_ent
		(_time 1760631980048)
	)
	(_comp
		(fulladder
			(_object
				(_port(_int X -1 0 20(_ent (_in))))
				(_port(_int Y -1 0 20(_ent (_in))))
				(_port(_int Cin -1 0 20(_ent (_in))))
				(_port(_int Cout -1 0 20(_ent (_out))))
				(_port(_int Sum -1 0 20(_ent (_out))))
			)
		)
	)
	(_inst uut 0 24(_comp fulladder)
		(_port
			((X)(X))
			((Y)(Y))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . fulladder)
		)
	)
	(_object
		(_sig(_int X -1 0 22(_arch(_uni))))
		(_sig(_int Y -1 0 22(_arch(_uni))))
		(_sig(_int Cin -1 0 22(_arch(_uni))))
		(_sig(_int Cout -1 0 22(_arch(_uni))))
		(_sig(_int Sum -1 0 22(_arch(_uni))))
		(_type(_int Entry 0 26(_record(X -1)(Y -1)(Cin -1)(Cout -1)(Sum -1))))
		(_type(_int Table 0 30(_array 0((_to i 0 i 7)))))
		(_cnst(_int Tabla 1 0 31(_prcs 0((((i 0))((i 0))((i 0))((i 0))((i 0)))(((i 0))((i 0))((i 1))((i 0))((i 1)))(((i 0))((i 1))((i 0))((i 0))((i 1)))(((i 0))((i 1))((i 1))((i 1))((i 0)))(((i 1))((i 0))((i 0))((i 0))((i 1)))(((i 1))((i 0))((i 1))((i 1))((i 0)))(((i 1))((i 1))((i 0))((i 1))((i 0)))(((i 1))((i 1))((i 1))((i 1))((i 1)))))))
		(_prcs
			(estimulo(_arch 0 0 25(_prcs(_trgt(0)(1)(2))(_mon)(_read(3)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . driver 1 -1)
)
I 000049 55 1300          1762129148919 Behavior
(_unit VHDL(shiftn 0 1(behavior 0 17))
	(_version vf5)
	(_time 1762129148920 2025.11.02 21:19:08)
	(_source(\../src/Tp6.vhd\))
	(_parameters tan)
	(_code 6265336268353f7466347638666561646a646b6464)
	(_ent
		(_time 1762105610433)
	)
	(_object
		(_port(_int CLK -1 0 3(_ent(_in)(_event))))
		(_port(_int CLR -1 0 4(_ent(_in))))
		(_port(_int LD -1 0 5(_ent(_in))))
		(_port(_int SH -1 0 6(_ent(_in))))
		(_port(_int DIR -1 0 7(_ent(_in))))
		(_type(_int ~BIT_VECTOR~12 0 8(_array -1((_uto i 0 i 2147483647)))))
		(_port(_int D 0 0 8(_ent(_in))))
		(_type(_int ~BIT_VECTOR~121 0 9(_array -1((_uto i 0 i 2147483647)))))
		(_port(_int Q 1 0 9(_ent(_out))))
		(_type(_int InBits 0 20(_scalar (_dto c 2 i 0))))
		(_type(_int OutBits 0 21(_scalar (_dto c 3 i 0))))
		(_type(_int ~BIT_VECTOR{Q'LENGTH-1~downto~0}~13 0 22(_array -1((_dto c 4 i 0)))))
		(_var(_int State 4 0 22(_prcs 1)))
		(_prcs
			(line__12(_ent 0 0 12(_assertion(_mon))))
			(Shifter(_arch 1 0 19(_prcs(_simple)(_trgt(6))(_sens(0)(1))(_read(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(1920233029 543253601 1869488196 1650811936 1702043749 1634541682 1629954163 1634231150 1970348071 1634476133 1818325792 543253609 81)
	)
	(_model . Behavior 5 -1)
)
I 000047 55 1572          1762129148932 Driver
(_unit VHDL(test_shiftn 0 47(driver 0 49))
	(_version vf5)
	(_time 1762129148933 2025.11.02 21:19:08)
	(_source(\../src/Tp6.vhd\))
	(_parameters tan)
	(_code 72752473752425657421342920747a747b74747576)
	(_ent
		(_time 1762105610458)
	)
	(_comp
		(ShiftN
			(_object
				(_port(_int CLK -1 0 52(_ent (_in))))
				(_port(_int CLR -1 0 53(_ent (_in))))
				(_port(_int LD -1 0 54(_ent (_in))))
				(_port(_int SH -1 0 55(_ent (_in))))
				(_port(_int DIR -1 0 56(_ent (_in))))
				(_type(_int ~BIT_VECTOR~13 0 57(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int D 2 0 57(_ent (_in))))
				(_type(_int ~BIT_VECTOR~131 0 58(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int Q 3 0 58(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 67(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)(CLR))
			((LD)(LD))
			((SH)(SH))
			((DIR)(DIR))
			((D)(D))
			((Q)(Q))
		)
		(_use(_ent . ShiftN)
		)
	)
	(_object
		(_sig(_int CLK -1 0 62(_arch(_uni))))
		(_sig(_int CLR -1 0 62(_arch(_uni))))
		(_sig(_int LD -1 0 62(_arch(_uni))))
		(_sig(_int SH -1 0 62(_arch(_uni))))
		(_sig(_int DIR -1 0 62(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{1~to~4}~13 0 63(_array -1((_to i 1 i 4)))))
		(_sig(_int D 0 0 63(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{8~downto~1}~13 0 64(_array -1((_dto i 8 i 1)))))
		(_sig(_int Q 1 0 64(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 69(_prcs(_wait_for)(_trgt(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(65793)
	)
	(_model . Driver 1 -1)
)
I 000051 55 1865          1762129148951 Estructura
(_unit VHDL(adder8 0 1(estructura 0 5))
	(_version vf5)
	(_time 1762129148952 2025.11.02 21:19:08)
	(_source(\../src/Tp5.vhd\))
	(_parameters tan)
	(_code 8187d28f84d6d197858e93ded88780878587858784)
	(_ent
		(_time 1762105504299)
	)
	(_comp
		(fulladder
			(_object
				(_port(_int X -1 0 7(_ent (_in))))
				(_port(_int Y -1 0 7(_ent (_in))))
				(_port(_int Cin -1 0 7(_ent (_in))))
				(_port(_int Cout -1 0 7(_ent (_out))))
				(_port(_int Sum -1 0 7(_ent (_out))))
			)
		)
	)
	(_generate Stages 0 11(_for 2 )
		(_generate LowBit 0 13(_if 1)
			(_inst FA 0 15(_comp fulladder)
				(_port
					((X)(A(0)))
					((Y)(B(0)))
					((Cin)(Cin))
					((Cout)(C(0)))
					((Sum)(Sum(0)))
				)
				(_use(_ent . fulladder)
				)
			)
		)
		(_generate OtherBits 0 18(_if 2)
			(_inst FA 0 20(_comp fulladder)
				(_port
					((X)(A(_object 0)))
					((Y)(B(_object 0)))
					((Cin)(C(_index 3)))
					((Cout)(C(_object 0)))
					((Sum)(Sum(_object 0)))
				)
				(_use(_ent . fulladder)
				)
			)
		)
		(_object
			(_cnst(_int i 2 0 12(_arch)))
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 2(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 2(_ent(_in))))
		(_port(_int B 0 0 2(_ent(_in))))
		(_port(_int Cin -1 0 2(_ent(_in))))
		(_port(_int Cout -1 0 2(_ent(_out))))
		(_port(_int Sum 0 0 2(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 9(_array -1((_dto i 7 i 0)))))
		(_sig(_int C 1 0 9(_arch(_uni))))
		(_type(_int ~INTEGER~range~7~downto~0~13 0 12(_scalar (_dto i 7 i 0))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_alias((Cout)(C(7))))(_trgt(3))(_sens(5(7))))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Estructura 4 -1)
)
I 000047 55 1376          1762129148957 Driver
(_unit VHDL(test_adder8 0 30(driver 0 32))
	(_version vf5)
	(_time 1762129148958 2025.11.02 21:19:08)
	(_source(\../src/Tp5.vhd\))
	(_parameters tan)
	(_code 8186d78f85d7d696848dc7dbd18785878587848683)
	(_ent
		(_time 1762105504320)
	)
	(_comp
		(Adder8
			(_object
				(_port(_int A 0 0 34(_ent (_in))))
				(_port(_int B 0 0 34(_ent (_in))))
				(_port(_int Cin -1 0 34(_ent (_in))))
				(_port(_int Cout -1 0 34(_ent (_out))))
				(_port(_int Sum 0 0 34(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 39(_comp Adder8)
		(_port
			((A)(A))
			((B)(B))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . Adder8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 34(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 0 36(_array -1((_dto i 7 i 0)))))
		(_sig(_int A 1 0 36(_arch(_uni))))
		(_sig(_int B 1 0 36(_arch(_uni))))
		(_sig(_int Sum 1 0 36(_arch(_uni))))
		(_sig(_int Cin -1 0 37(_arch(_uni((i 0))))))
		(_sig(_int Cout -1 0 37(_arch(_uni((i 0))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 41(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 0 41(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 0 40(_prcs(_wait_for)(_trgt(0)(1))(_read(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(0 0)
		(0 16777216)
	)
	(_model . Driver 1 -1)
)
I 000044 55 1158          1762129148971 FSM
(_unit VHDL(controller 0 1(fsm 0 8))
	(_version vf5)
	(_time 1762129148972 2025.11.02 21:19:08)
	(_source(\../src/Tp7.vhd\))
	(_parameters tan)
	(_code 9197c09ec6c69086969683cb9697c297c297949693)
	(_ent
		(_time 1762105724364)
	)
	(_object
		(_port(_int STB -1 0 3(_ent(_in))))
		(_port(_int CLK -1 0 3(_ent(_in)(_event))))
		(_port(_int LSB -1 0 3(_ent(_in))))
		(_port(_int Stop -1 0 3(_ent(_in))))
		(_port(_int Init -1 0 4(_ent(_out))))
		(_port(_int Shift -1 0 4(_ent(_out))))
		(_port(_int Add -1 0 4(_ent(_out))))
		(_port(_int Done -1 0 4(_ent(_out))))
		(_type(_int States 0 9(_enum1 InitS CheckS AddS ShiftS EndS (_to i 0 i 4))))
		(_sig(_int State 0 0 10(_arch(_uni((i 4))))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(4))(_sens(8)))))
			(line__15(_arch 1 0 15(_assignment(_trgt(6))(_sens(8)))))
			(line__16(_arch 2 0 16(_assignment(_trgt(5))(_sens(8)))))
			(line__17(_arch 3 0 17(_assignment(_trgt(7))(_sens(8)))))
			(StateMachine(_arch 4 0 20(_prcs(_trgt(8))(_sens(1)(0)(2)(3)(8))(_dssslsensitivity 1))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . FSM 5 -1)
)
I 000047 55 1744          1762129148982 Driver
(_unit VHDL(test_controller 0 53(driver 0 55))
	(_version vf5)
	(_time 1762129148983 2025.11.02 21:19:08)
	(_source(\../src/Tp7.vhd\))
	(_parameters tan)
	(_code a1a6f7f6a5f7f6b6a7a3e7fbf3a7f7a7f4a6a5a6a3)
	(_ent
		(_time 1762105724375)
	)
	(_comp
		(Controller
			(_object
				(_port(_int STB -1 0 58(_ent (_in))))
				(_port(_int CLK -1 0 58(_ent (_in))))
				(_port(_int LSB -1 0 58(_ent (_in))))
				(_port(_int Stop -1 0 58(_ent (_in))))
				(_port(_int Init -1 0 59(_ent (_out))))
				(_port(_int Shift -1 0 59(_ent (_out))))
				(_port(_int Add -1 0 59(_ent (_out))))
				(_port(_int Done -1 0 59(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 67(_comp Controller)
		(_port
			((STB)(STB))
			((CLK)(CLK))
			((LSB)(LSB))
			((Stop)(Stop))
			((Init)(Init))
			((Shift)(Shift))
			((Add)(Add))
			((Done)(Done))
		)
		(_use(_ent . Controller)
		)
	)
	(_object
		(_sig(_int STB -1 0 63(_arch(_uni))))
		(_sig(_int LSB -1 0 63(_arch(_uni))))
		(_sig(_int Done -1 0 63(_arch(_uni))))
		(_sig(_int Init -1 0 63(_arch(_uni))))
		(_sig(_int Shift -1 0 63(_arch(_uni))))
		(_sig(_int Add -1 0 63(_arch(_uni))))
		(_sig(_int Stop -1 0 63(_arch(_uni))))
		(_sig(_int CLK -1 0 64(_arch(_uni((i 1)))(_event))))
		(_sig(_int ENA -1 0 64(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 73(_array -1((_dto i 7 i 0)))))
		(_var(_int Val 0 0 73(_prcs 2)))
		(_prcs
			(Clock(_arch 0 0 69(_assignment(_trgt(7))(_sens(7)(8)))))
			(Enable(_arch 1 0 70(_assignment(_trgt(8)))))
			(Stimulus(_arch 2 0 72(_prcs(_trgt(0)(1)(6))(_sens(7))(_read(2)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16843008 16777472)
	)
	(_model . Driver 3 -1)
)
I 000050 55 4162          1762129149003 funcional
(_unit VHDL(multiplicador 0 1(funcional 0 10))
	(_version vf5)
	(_time 1762129149004 2025.11.02 21:19:09)
	(_source(\../src/Tp9.vhd\))
	(_parameters tan)
	(_code b0b6b6e5b5e7b7a7b0b4a9ebe1b6e3b6b9b6b3b6b1)
	(_ent
		(_time 1762123144148)
	)
	(_comp
		(Controller
			(_object
				(_port(_int STB -1 0 26(_ent (_in))))
				(_port(_int CLK -1 0 26(_ent (_in))))
				(_port(_int LSB -1 0 26(_ent (_in))))
				(_port(_int Stop -1 0 26(_ent (_in))))
				(_port(_int Init -1 0 27(_ent (_out))))
				(_port(_int Shift -1 0 27(_ent (_out))))
				(_port(_int Add -1 0 27(_ent (_out))))
				(_port(_int Done -1 0 27(_ent (_out))))
			)
		)
		(ShiftN
			(_object
				(_port(_int CLK -1 0 14(_ent (_in))))
				(_port(_int CLR -1 0 15(_ent (_in))))
				(_port(_int LD -1 0 16(_ent (_in))))
				(_port(_int SH -1 0 17(_ent (_in))))
				(_port(_int DIR -1 0 18(_ent (_in))))
				(_type(_int ~BIT_VECTOR~13 0 19(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int D 4 0 19(_ent (_in))))
				(_type(_int ~BIT_VECTOR~131 0 20(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int Q 5 0 20(_ent (_out))))
			)
		)
		(Adder8
			(_object
				(_port(_int A 2 0 32(_ent (_in))))
				(_port(_int B 2 0 32(_ent (_in))))
				(_port(_int Cin -1 0 33(_ent (_in))))
				(_port(_int Cout -1 0 34(_ent (_out))))
				(_port(_int Sum 2 0 35(_ent (_out))))
			)
		)
	)
	(_inst FSM 0 53(_comp Controller)
		(_port
			((STB)(STB))
			((CLK)(Clk))
			((LSB)(LSB))
			((Stop)(Stop))
			((Init)(Init))
			((Shift)(Shift))
			((Add)(Add))
			((Done)(Done))
		)
		(_use(_ent . Controller)
		)
	)
	(_inst R_SRB 0 54(_comp ShiftN)
		(_port
			((CLK)(Clk))
			((CLR)((i 0)))
			((LD)(Init))
			((SH)(Shift))
			((DIR)((i 1)))
			((D)(B))
			((Q)(Q_SRB))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst R_SRA 0 55(_comp ShiftN)
		(_port
			((CLK)(Clk))
			((CLR)((i 0)))
			((LD)(Init))
			((SH)(Shift))
			((DIR)((i 0)))
			((D)(A))
			((Q)(Q_SRA))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst ADDER 0 56(_comp Adder8)
		(_port
			((A)(Q_SRB))
			((B)(Result))
			((Cin)((i 0)))
			((Cout)(_open))
			((Sum)(AdderRes))
		)
		(_use(_ent . Adder8)
			(_port
				((A)(A))
				((B)(B))
				((Cin)(Cin))
				((Cout)(Cout))
				((Sum)(Sum))
			)
		)
	)
	(_inst ACC 0 57(_comp ShiftN)
		(_port
			((CLK)(Clk))
			((CLR)(Init))
			((LD)(Add))
			((SH)((i 0)))
			((DIR)((i 0)))
			((D)(AdderRes))
			((Q)(Result))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_block AsignacionSignals 0 59
		(_object
			(_prcs
				(line__62(_arch 0 0 62(_assignment(_alias((LSB)(Q_SRA(0))))(_trgt(6))(_sens(13(0))))))
				(line__63(_arch 1 0 63(_assignment(_trgt(7))(_sens(13(0))(13(1))(13(2))(13(3))(13(4))(13(5))(13(6))(13(7))))))
			)
		)
	)
	(_object
		(_port(_int Clk -1 0 3(_ent(_in))))
		(_type(_int ~BIT_VECTOR{3~downto~0}~12 0 4(_array -1((_dto i 3 i 0)))))
		(_port(_int A 0 0 4(_ent(_in))))
		(_port(_int B 0 0 4(_ent(_in))))
		(_port(_int STB -1 0 5(_ent(_in))))
		(_port(_int Done -1 0 6(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int Result 1 0 7(_ent(_inout))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 32(_array -1((_dto i 7 i 0)))))
		(_sig(_int LSB -1 0 48(_arch(_uni))))
		(_sig(_int Stop -1 0 48(_arch(_uni))))
		(_sig(_int Shift -1 0 48(_arch(_uni))))
		(_sig(_int Init -1 0 48(_arch(_uni))))
		(_sig(_int Add -1 0 48(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~133 0 49(_array -1((_dto i 7 i 0)))))
		(_sig(_int AdderRes 3 0 49(_arch(_uni))))
		(_sig(_int Q_SRB 3 0 49(_arch(_uni))))
		(_sig(_int Q_SRA 3 0 49(_arch(_uni))))
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . funcional 2 -1)
)
I 000050 55 1679          1762129149014 Testbench
(_unit VHDL(test_driver 0 72(testbench 0 75))
	(_version vf5)
	(_time 1762129149015 2025.11.02 21:19:09)
	(_source(\../src/Tp9.vhd\))
	(_parameters tan)
	(_code c0c79695c59697d7c6c0869a95c7c2c6c9c7c6c6c5)
	(_ent
		(_time 1762114956191)
	)
	(_comp
		(Multiplicador
			(_object
				(_port(_int Clk -1 0 82(_ent (_in))))
				(_port(_int A 2 0 83(_ent (_in))))
				(_port(_int B 2 0 83(_ent (_in))))
				(_port(_int STB -1 0 84(_ent (_in))))
				(_port(_int Done -1 0 85(_ent (_out))))
				(_port(_int Result 3 0 86(_ent (_inout))))
			)
		)
	)
	(_inst UUT 0 91(_comp Multiplicador)
		(_port
			((Clk)(Clk))
			((A)(A))
			((B)(B))
			((STB)(STB))
			((Done)(Done))
			((Result)(Result))
		)
		(_use(_ent . Multiplicador)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{3~downto~0}~13 0 76(_array -1((_dto i 3 i 0)))))
		(_sig(_int A 0 0 76(_arch(_uni))))
		(_sig(_int B 0 0 76(_arch(_uni))))
		(_sig(_int STB -1 0 77(_arch(_uni))))
		(_sig(_int Done -1 0 77(_arch(_uni))))
		(_sig(_int Clk -1 0 77(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 78(_array -1((_dto i 7 i 0)))))
		(_sig(_int Result 1 0 78(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{3~downto~0}~132 0 83(_array -1((_dto i 3 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 86(_array -1((_dto i 7 i 0)))))
		(_prcs
			(line__89(_arch 0 0 89(_assignment(_trgt(0)))))
			(line__90(_arch 1 0 90(_assignment(_trgt(1)))))
			(Inicio(_arch 2 0 92(_prcs(_wait_for)(_trgt(2)))))
			(Clock(_arch 3 0 99(_prcs(_wait_for)(_trgt(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(65536)
		(1)
	)
	(_model . Testbench 4 -1)
)
I 000047 55 976           1762476154741 prueba
(_unit VHDL(simple 0 2(prueba 0 5))
	(_version vf5)
	(_time 1762476154742 2025.11.06 21:42:34)
	(_source(\../src/simple.vhd\))
	(_parameters tan)
	(_code fef0f9aea2a9fee9fffcbda4aaf9fdf8f7f8aaf9fe)
	(_ent
		(_time 1756325127014)
	)
	(_object
		(_type(_int ~STRING~13 0 6(_array -1((_to i 1 i 11)))))
		(_cnst(_int mensaje 0 0 6(_arch(_string \"hola, mundo"\))))
		(_sig(_int canal -1 0 7(_arch(_uni((i 32))))))
		(_var(_int linea -2 0 10(_prcs 0)))
		(_var(_int dummy -3 0 11(_prcs 0)))
		(_prcs
			(p1(_arch 0 0 9(_prcs(_wait_for)(_trgt(0))(_mon))))
		)
		(_subprogram
			(_ext WRITE(1 21))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext std.TEXTIO.LINE(1 LINE)))
		(_type(_ext std.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext std.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext std.TEXTIO.TEXT(1 TEXT)))
		(_var(_ext std.TEXTIO.OUTPUT(1 OUTPUT)))
	)
	(_use(std(standard))(std(TEXTIO)))
	(_model . prueba 1 -1)
)
I 000053 55 1456          1762476154793 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 1 4))
	(_version vf5)
	(_time 1762476154794 2025.11.06 21:42:34)
	(_source(\../src/practica2.vhd\(\../src/Tp2.vhd\)))
	(_parameters tan)
	(_code 2d222c297f7a7f3b287a3b777a2b292b2b2b2b2b29)
	(_ent
		(_time 1756945109009)
	)
	(_object
		(_port(_int Preset -1 0 3(_ent(_in))))
		(_port(_int Clear -1 0 4(_ent(_in))))
		(_port(_int Clock -1 0 5(_ent(_in))))
		(_port(_int Data -1 0 6(_ent(_in))))
		(_port(_int Q -1 0 7(_ent(_out))))
		(_port(_int QBar -1 0 8(_ent(_out))))
		(_sig(_int A -1 1 6(_arch(_uni))))
		(_sig(_int B -1 1 6(_arch(_uni))))
		(_sig(_int C -1 1 6(_arch(_uni))))
		(_sig(_int D -1 1 6(_arch(_uni))))
		(_sig(_int Qint -1 1 7(_arch(_uni))))
		(_sig(_int QbarInt -1 1 7(_arch(_uni))))
		(_prcs
			(line__10(_arch 0 1 10(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__11(_arch 1 1 11(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__12(_arch 2 1 12(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__13(_arch 3 1 13(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__14(_arch 4 1 14(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__15(_arch 5 1 15(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__16(_arch 6 1 16(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__17(_arch 7 1 17(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000047 55 1572          1762476154806 Driver
(_unit VHDL(test_dff 0 35(driver 1 23))
	(_version vf5)
	(_time 1762476154807 2025.11.06 21:42:34)
	(_source(\../src/practica2.vhd\(\../src/Tp2.vhd\)))
	(_parameters tan)
	(_code 3c323d396a6a6b2b3c6c7a66693a3a3a3a3b383a39)
	(_ent
		(_time 1757604784042)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 1 26(_ent (_in))))
				(_port(_int Clear -1 1 26(_ent (_in))))
				(_port(_int Clock -1 1 26(_ent (_in))))
				(_port(_int Data -1 1 26(_ent (_in))))
				(_port(_int Q -1 1 27(_ent (_out))))
				(_port(_int Qbar -1 1 27(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 45(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(QBar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 1 34(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 1 34(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 1 35(_arch(_uni))))
		(_sig(_int Data -1 1 35(_arch(_uni))))
		(_sig(_int Q -1 1 35(_arch(_uni))))
		(_sig(_int QBar -1 1 35(_arch(_uni))))
		(_cnst(_int Tsetup -2 1 40(_arch((ps 4652007308841189376)))))
		(_cnst(_int Thold -2 1 41(_arch((ps 4652007308841189376)))))
		(_cnst(_int TClk -2 1 42(_arch((ps 4656519704561582080)))))
		(_cnst(_int \TClk/2\ -2 1 0(_int gms(_code 2))))
		(_prcs
			(ClockGen(_arch 0 1 51(_prcs(_wait_for)(_trgt(2)))))
			(Stimulus(_arch 1 1 62(_prcs(_wait_for)(_trgt(1)(3))(_sens(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
	)
	(_use(std(standard)))
	(_model . Driver 3 -1)
)
I 000051 55 2526          1762476154851 Estructura
(_unit VHDL(latch8 0 5(estructura 0 15))
	(_version vf5)
	(_time 1762476154852 2025.11.06 21:42:34)
	(_source(\../src/Tp3.vhd\))
	(_parameters tan)
	(_code 6b643d6b383d3b7d6a6d7334326d386d6a6c6f6d68)
	(_ent
		(_time 1757617207297)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 18(_ent (_in))))
				(_port(_int Clear -1 0 19(_ent (_in))))
				(_port(_int Clock -1 0 20(_ent (_in))))
				(_port(_int Data -1 0 21(_ent (_in))))
				(_port(_int Q -1 0 22(_ent (_out))))
				(_port(_int QBar -1 0 23(_ent (_out))))
			)
		)
	)
	(_inst F7 0 29(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(7)))
			((Q)(Q(7)))
			((QBar)(QBar(7)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F6 0 30(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(6)))
			((Q)(Q(6)))
			((QBar)(QBar(6)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F5 0 31(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(5)))
			((Q)(Q(5)))
			((QBar)(QBar(5)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F4 0 32(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(4)))
			((Q)(Q(4)))
			((QBar)(QBar(4)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F3 0 33(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(3)))
			((Q)(Q(3)))
			((QBar)(QBar(3)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F2 0 34(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(2)))
			((Q)(Q(2)))
			((QBar)(QBar(2)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F1 0 35(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(1)))
			((Q)(Q(1)))
			((QBar)(QBar(1)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F0 0 36(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(0)))
			((Q)(Q(0)))
			((QBar)(QBar(0)))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 7(_ent(_in))))
		(_port(_int Clk -1 0 8(_ent(_in))))
		(_port(_int Pre -1 0 9(_ent(_in))))
		(_port(_int Clr -1 0 10(_ent(_in))))
		(_port(_int Q 0 0 11(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 27(_array -1((_dto i 7 i 0)))))
		(_sig(_int QBar 1 0 27(_arch(_uni))))
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
)
I 000047 55 1425          1762476154857 Driver
(_unit VHDL(test_latch8 0 44(driver 0 47))
	(_version vf5)
	(_time 1762476154858 2025.11.06 21:42:34)
	(_source(\../src/Tp3.vhd\))
	(_parameters tan)
	(_code 6b656a6b3c3d3c7c6c6b2d31696d6a6c6f6d686d63)
	(_ent
		(_time 1757617207303)
	)
	(_comp
		(Latch8
			(_object
				(_port(_int D 0 0 50(_ent (_in))))
				(_port(_int Clk -1 0 51(_ent (_in))))
				(_port(_int Pre -1 0 52(_ent (_in))))
				(_port(_int Clr -1 0 53(_ent (_in))))
				(_port(_int Q 0 0 54(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 61(_comp Latch8)
		(_port
			((D)(D))
			((Clk)(Clk))
			((Pre)(Pre))
			((Clr)(Clr))
			((Q)(Q))
		)
		(_use(_ent . Latch8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 50(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 0 58(_array -1((_dto i 7 i 0)))))
		(_sig(_int D 1 0 58(_arch(_uni))))
		(_sig(_int Q 1 0 58(_arch(_uni))))
		(_sig(_int Clk -1 0 59(_arch(_uni((i 1))))))
		(_sig(_int Pre -1 0 59(_arch(_uni((i 1))))))
		(_sig(_int Clr -1 0 59(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 64(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 0 64(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 0 63(_prcs(_wait_for)(_trgt(0)(2)(3)(4))(_mon)(_read(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16777216 16842752)
		(1684107084 1767982624 6579564)
	)
	(_model . Driver 1 -1)
)
I 000049 55 694           1762476154892 ecuacion
(_unit VHDL(fulladder 0 4(ecuacion 0 5))
	(_version vf5)
	(_time 1762476154893 2025.11.06 21:42:34)
	(_source(\../src/Tp4.vhd\))
	(_parameters tan)
	(_code 8a858985dedd8d9cd9de9bd0df8c8e8c8f8d888c8c)
	(_ent
		(_time 1760631855757)
	)
	(_object
		(_port(_int X -1 0 6(_ent(_in))))
		(_port(_int Y -1 0 6(_ent(_in))))
		(_port(_int Cin -1 0 6(_ent(_in))))
		(_port(_int Cout -1 0 7(_ent(_out))))
		(_port(_int Sum -1 0 7(_ent(_out))))
		(_prcs
			(line__7(_arch 0 0 7(_assignment(_trgt(4))(_sens(0)(1)(2)))))
			(line__8(_arch 1 0 8(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . ecuacion 2 -1)
)
I 000047 55 1536          1762476154903 driver
(_unit VHDL(test_sumador 0 15(driver 0 18))
	(_version vf5)
	(_time 1762476154904 2025.11.06 21:42:34)
	(_source(\../src/Tp4.vhd\))
	(_parameters tan)
	(_code 9a949b95cecccd8d9c99dcc1c89d9f9cce9c9b9c9e)
	(_ent
		(_time 1760631980048)
	)
	(_comp
		(fulladder
			(_object
				(_port(_int X -1 0 20(_ent (_in))))
				(_port(_int Y -1 0 20(_ent (_in))))
				(_port(_int Cin -1 0 20(_ent (_in))))
				(_port(_int Cout -1 0 20(_ent (_out))))
				(_port(_int Sum -1 0 20(_ent (_out))))
			)
		)
	)
	(_inst uut 0 24(_comp fulladder)
		(_port
			((X)(X))
			((Y)(Y))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . fulladder)
		)
	)
	(_object
		(_sig(_int X -1 0 22(_arch(_uni))))
		(_sig(_int Y -1 0 22(_arch(_uni))))
		(_sig(_int Cin -1 0 22(_arch(_uni))))
		(_sig(_int Cout -1 0 22(_arch(_uni))))
		(_sig(_int Sum -1 0 22(_arch(_uni))))
		(_type(_int Entry 0 26(_record(X -1)(Y -1)(Cin -1)(Cout -1)(Sum -1))))
		(_type(_int Table 0 30(_array 0((_to i 0 i 7)))))
		(_cnst(_int Tabla 1 0 31(_prcs 0((((i 0))((i 0))((i 0))((i 0))((i 0)))(((i 0))((i 0))((i 1))((i 0))((i 1)))(((i 0))((i 1))((i 0))((i 0))((i 1)))(((i 0))((i 1))((i 1))((i 1))((i 0)))(((i 1))((i 0))((i 0))((i 0))((i 1)))(((i 1))((i 0))((i 1))((i 1))((i 0)))(((i 1))((i 1))((i 0))((i 1))((i 0)))(((i 1))((i 1))((i 1))((i 1))((i 1)))))))
		(_prcs
			(estimulo(_arch 0 0 25(_prcs(_trgt(0)(1)(2))(_mon)(_read(3)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . driver 1 -1)
)
I 000049 55 1300          1762476154945 Behavior
(_unit VHDL(shiftn 0 1(behavior 0 17))
	(_version vf5)
	(_time 1762476154946 2025.11.06 21:42:34)
	(_source(\../src/Tp6.vhd\))
	(_parameters tan)
	(_code c9c7cf9cc89e94dfcd9fdd93cdcecacfc1cfc0cfcf)
	(_ent
		(_time 1762105610433)
	)
	(_object
		(_port(_int CLK -1 0 3(_ent(_in)(_event))))
		(_port(_int CLR -1 0 4(_ent(_in))))
		(_port(_int LD -1 0 5(_ent(_in))))
		(_port(_int SH -1 0 6(_ent(_in))))
		(_port(_int DIR -1 0 7(_ent(_in))))
		(_type(_int ~BIT_VECTOR~12 0 8(_array -1((_uto i 0 i 2147483647)))))
		(_port(_int D 0 0 8(_ent(_in))))
		(_type(_int ~BIT_VECTOR~121 0 9(_array -1((_uto i 0 i 2147483647)))))
		(_port(_int Q 1 0 9(_ent(_out))))
		(_type(_int InBits 0 20(_scalar (_dto c 2 i 0))))
		(_type(_int OutBits 0 21(_scalar (_dto c 3 i 0))))
		(_type(_int ~BIT_VECTOR{Q'LENGTH-1~downto~0}~13 0 22(_array -1((_dto c 4 i 0)))))
		(_var(_int State 4 0 22(_prcs 1)))
		(_prcs
			(line__12(_ent 0 0 12(_assertion(_mon))))
			(Shifter(_arch 1 0 19(_prcs(_simple)(_trgt(6))(_sens(0)(1))(_read(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(1920233029 543253601 1869488196 1650811936 1702043749 1634541682 1629954163 1634231150 1970348071 1634476133 1818325792 543253609 81)
	)
	(_model . Behavior 5 -1)
)
I 000047 55 1572          1762476154958 Driver
(_unit VHDL(test_shiftn 0 47(driver 0 49))
	(_version vf5)
	(_time 1762476154959 2025.11.06 21:42:34)
	(_source(\../src/Tp6.vhd\))
	(_parameters tan)
	(_code c9c7c89cc59f9edecf9a8f929bcfc1cfc0cfcfcecd)
	(_ent
		(_time 1762105610458)
	)
	(_comp
		(ShiftN
			(_object
				(_port(_int CLK -1 0 52(_ent (_in))))
				(_port(_int CLR -1 0 53(_ent (_in))))
				(_port(_int LD -1 0 54(_ent (_in))))
				(_port(_int SH -1 0 55(_ent (_in))))
				(_port(_int DIR -1 0 56(_ent (_in))))
				(_type(_int ~BIT_VECTOR~13 0 57(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int D 2 0 57(_ent (_in))))
				(_type(_int ~BIT_VECTOR~131 0 58(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int Q 3 0 58(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 67(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)(CLR))
			((LD)(LD))
			((SH)(SH))
			((DIR)(DIR))
			((D)(D))
			((Q)(Q))
		)
		(_use(_ent . ShiftN)
		)
	)
	(_object
		(_sig(_int CLK -1 0 62(_arch(_uni))))
		(_sig(_int CLR -1 0 62(_arch(_uni))))
		(_sig(_int LD -1 0 62(_arch(_uni))))
		(_sig(_int SH -1 0 62(_arch(_uni))))
		(_sig(_int DIR -1 0 62(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{1~to~4}~13 0 63(_array -1((_to i 1 i 4)))))
		(_sig(_int D 0 0 63(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{8~downto~1}~13 0 64(_array -1((_dto i 8 i 1)))))
		(_sig(_int Q 1 0 64(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 69(_prcs(_wait_for)(_trgt(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(65793)
	)
	(_model . Driver 1 -1)
)
I 000051 55 1865          1762476155003 Estructura
(_unit VHDL(adder8 0 1(estructura 0 5))
	(_version vf5)
	(_time 1762476155004 2025.11.06 21:42:35)
	(_source(\../src/Tp5.vhd\))
	(_parameters tan)
	(_code f8f7fca8f4afa8eefcf7eaa7a1fef9fefcfefcfefd)
	(_ent
		(_time 1762105504299)
	)
	(_comp
		(fulladder
			(_object
				(_port(_int X -1 0 7(_ent (_in))))
				(_port(_int Y -1 0 7(_ent (_in))))
				(_port(_int Cin -1 0 7(_ent (_in))))
				(_port(_int Cout -1 0 7(_ent (_out))))
				(_port(_int Sum -1 0 7(_ent (_out))))
			)
		)
	)
	(_generate Stages 0 11(_for 2 )
		(_generate LowBit 0 13(_if 1)
			(_inst FA 0 15(_comp fulladder)
				(_port
					((X)(A(0)))
					((Y)(B(0)))
					((Cin)(Cin))
					((Cout)(C(0)))
					((Sum)(Sum(0)))
				)
				(_use(_ent . fulladder)
				)
			)
		)
		(_generate OtherBits 0 18(_if 2)
			(_inst FA 0 20(_comp fulladder)
				(_port
					((X)(A(_object 0)))
					((Y)(B(_object 0)))
					((Cin)(C(_index 3)))
					((Cout)(C(_object 0)))
					((Sum)(Sum(_object 0)))
				)
				(_use(_ent . fulladder)
				)
			)
		)
		(_object
			(_cnst(_int i 2 0 12(_arch)))
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 2(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 2(_ent(_in))))
		(_port(_int B 0 0 2(_ent(_in))))
		(_port(_int Cin -1 0 2(_ent(_in))))
		(_port(_int Cout -1 0 2(_ent(_out))))
		(_port(_int Sum 0 0 2(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 9(_array -1((_dto i 7 i 0)))))
		(_sig(_int C 1 0 9(_arch(_uni))))
		(_type(_int ~INTEGER~range~7~downto~0~13 0 12(_scalar (_dto i 7 i 0))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_alias((Cout)(C(7))))(_trgt(3))(_sens(5(7))))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Estructura 4 -1)
)
I 000047 55 1376          1762476155014 Driver
(_unit VHDL(test_adder8 0 30(driver 0 32))
	(_version vf5)
	(_time 1762476155015 2025.11.06 21:42:35)
	(_source(\../src/Tp5.vhd\))
	(_parameters tan)
	(_code 0709050105515010020b415d570103010301020005)
	(_ent
		(_time 1762105504320)
	)
	(_comp
		(Adder8
			(_object
				(_port(_int A 0 0 34(_ent (_in))))
				(_port(_int B 0 0 34(_ent (_in))))
				(_port(_int Cin -1 0 34(_ent (_in))))
				(_port(_int Cout -1 0 34(_ent (_out))))
				(_port(_int Sum 0 0 34(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 39(_comp Adder8)
		(_port
			((A)(A))
			((B)(B))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . Adder8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 34(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 0 36(_array -1((_dto i 7 i 0)))))
		(_sig(_int A 1 0 36(_arch(_uni))))
		(_sig(_int B 1 0 36(_arch(_uni))))
		(_sig(_int Sum 1 0 36(_arch(_uni))))
		(_sig(_int Cin -1 0 37(_arch(_uni((i 0))))))
		(_sig(_int Cout -1 0 37(_arch(_uni((i 0))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 41(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 0 41(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 0 40(_prcs(_wait_for)(_trgt(0)(1))(_read(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(0 0)
		(0 16777216)
	)
	(_model . Driver 1 -1)
)
I 000044 55 1158          1762476155059 FSM
(_unit VHDL(controller 0 1(fsm 0 8))
	(_version vf5)
	(_time 1762476155060 2025.11.06 21:42:35)
	(_source(\../src/Tp7.vhd\))
	(_parameters tan)
	(_code 36393333666137213131246c313065306530333134)
	(_ent
		(_time 1762105724364)
	)
	(_object
		(_port(_int STB -1 0 3(_ent(_in))))
		(_port(_int CLK -1 0 3(_ent(_in)(_event))))
		(_port(_int LSB -1 0 3(_ent(_in))))
		(_port(_int Stop -1 0 3(_ent(_in))))
		(_port(_int Init -1 0 4(_ent(_out))))
		(_port(_int Shift -1 0 4(_ent(_out))))
		(_port(_int Add -1 0 4(_ent(_out))))
		(_port(_int Done -1 0 4(_ent(_out))))
		(_type(_int States 0 9(_enum1 InitS CheckS AddS ShiftS EndS (_to i 0 i 4))))
		(_sig(_int State 0 0 10(_arch(_uni((i 4))))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(4))(_sens(8)))))
			(line__15(_arch 1 0 15(_assignment(_trgt(6))(_sens(8)))))
			(line__16(_arch 2 0 16(_assignment(_trgt(5))(_sens(8)))))
			(line__17(_arch 3 0 17(_assignment(_trgt(7))(_sens(8)))))
			(StateMachine(_arch 4 0 20(_prcs(_trgt(8))(_sens(1)(0)(2)(3)(8))(_dssslsensitivity 1))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . FSM 5 -1)
)
I 000047 55 1744          1762476155070 Driver
(_unit VHDL(test_controller 0 53(driver 0 55))
	(_version vf5)
	(_time 1762476155071 2025.11.06 21:42:35)
	(_source(\../src/Tp7.vhd\))
	(_parameters tan)
	(_code 46484444451011514044001c144010401341424144)
	(_ent
		(_time 1762105724375)
	)
	(_comp
		(Controller
			(_object
				(_port(_int STB -1 0 58(_ent (_in))))
				(_port(_int CLK -1 0 58(_ent (_in))))
				(_port(_int LSB -1 0 58(_ent (_in))))
				(_port(_int Stop -1 0 58(_ent (_in))))
				(_port(_int Init -1 0 59(_ent (_out))))
				(_port(_int Shift -1 0 59(_ent (_out))))
				(_port(_int Add -1 0 59(_ent (_out))))
				(_port(_int Done -1 0 59(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 67(_comp Controller)
		(_port
			((STB)(STB))
			((CLK)(CLK))
			((LSB)(LSB))
			((Stop)(Stop))
			((Init)(Init))
			((Shift)(Shift))
			((Add)(Add))
			((Done)(Done))
		)
		(_use(_ent . Controller)
		)
	)
	(_object
		(_sig(_int STB -1 0 63(_arch(_uni))))
		(_sig(_int LSB -1 0 63(_arch(_uni))))
		(_sig(_int Done -1 0 63(_arch(_uni))))
		(_sig(_int Init -1 0 63(_arch(_uni))))
		(_sig(_int Shift -1 0 63(_arch(_uni))))
		(_sig(_int Add -1 0 63(_arch(_uni))))
		(_sig(_int Stop -1 0 63(_arch(_uni))))
		(_sig(_int CLK -1 0 64(_arch(_uni((i 1)))(_event))))
		(_sig(_int ENA -1 0 64(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 73(_array -1((_dto i 7 i 0)))))
		(_var(_int Val 0 0 73(_prcs 2)))
		(_prcs
			(Clock(_arch 0 0 69(_assignment(_trgt(7))(_sens(7)(8)))))
			(Enable(_arch 1 0 70(_assignment(_trgt(8)))))
			(Stimulus(_arch 2 0 72(_prcs(_trgt(0)(1)(6))(_sens(7))(_read(2)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16843008 16777472)
	)
	(_model . Driver 3 -1)
)
I 000050 55 4162          1762476155113 funcional
(_unit VHDL(multiplicador 0 1(funcional 0 10))
	(_version vf5)
	(_time 1762476155114 2025.11.06 21:42:35)
	(_source(\../src/Tp9.vhd\))
	(_parameters tan)
	(_code 656a376465326272626a7c3e346336636c63666364)
	(_ent
		(_time 1762123144148)
	)
	(_comp
		(Controller
			(_object
				(_port(_int STB -1 0 26(_ent (_in))))
				(_port(_int CLK -1 0 26(_ent (_in))))
				(_port(_int LSB -1 0 26(_ent (_in))))
				(_port(_int Stop -1 0 26(_ent (_in))))
				(_port(_int Init -1 0 27(_ent (_out))))
				(_port(_int Shift -1 0 27(_ent (_out))))
				(_port(_int Add -1 0 27(_ent (_out))))
				(_port(_int Done -1 0 27(_ent (_out))))
			)
		)
		(ShiftN
			(_object
				(_port(_int CLK -1 0 14(_ent (_in))))
				(_port(_int CLR -1 0 15(_ent (_in))))
				(_port(_int LD -1 0 16(_ent (_in))))
				(_port(_int SH -1 0 17(_ent (_in))))
				(_port(_int DIR -1 0 18(_ent (_in))))
				(_type(_int ~BIT_VECTOR~13 0 19(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int D 4 0 19(_ent (_in))))
				(_type(_int ~BIT_VECTOR~131 0 20(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int Q 5 0 20(_ent (_out))))
			)
		)
		(Adder8
			(_object
				(_port(_int A 2 0 32(_ent (_in))))
				(_port(_int B 2 0 32(_ent (_in))))
				(_port(_int Cin -1 0 33(_ent (_in))))
				(_port(_int Cout -1 0 34(_ent (_out))))
				(_port(_int Sum 2 0 35(_ent (_out))))
			)
		)
	)
	(_inst FSM 0 44(_comp Controller)
		(_port
			((STB)(STB))
			((CLK)(Clk))
			((LSB)(LSB))
			((Stop)(Stop))
			((Init)(Init))
			((Shift)(Shift))
			((Add)(Add))
			((Done)(Done))
		)
		(_use(_ent . Controller)
		)
	)
	(_inst R_SRB 0 45(_comp ShiftN)
		(_port
			((CLK)(Clk))
			((CLR)((i 0)))
			((LD)(Init))
			((SH)(Shift))
			((DIR)((i 1)))
			((D)(B))
			((Q)(Q_SRB))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst R_SRA 0 46(_comp ShiftN)
		(_port
			((CLK)(Clk))
			((CLR)((i 0)))
			((LD)(Init))
			((SH)(Shift))
			((DIR)((i 0)))
			((D)(A))
			((Q)(Q_SRA))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst ADDER 0 47(_comp Adder8)
		(_port
			((A)(Q_SRB))
			((B)(Result))
			((Cin)((i 0)))
			((Cout)(_open))
			((Sum)(AdderRes))
		)
		(_use(_ent . Adder8)
			(_port
				((A)(A))
				((B)(B))
				((Cin)(Cin))
				((Cout)(Cout))
				((Sum)(Sum))
			)
		)
	)
	(_inst ACC 0 48(_comp ShiftN)
		(_port
			((CLK)(Clk))
			((CLR)(Init))
			((LD)(Add))
			((SH)((i 0)))
			((DIR)((i 0)))
			((D)(AdderRes))
			((Q)(Result))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_block AsignacionSignals 0 50
		(_object
			(_prcs
				(line__53(_arch 0 0 53(_assignment(_alias((LSB)(Q_SRA(0))))(_trgt(6))(_sens(13(0))))))
				(line__54(_arch 1 0 54(_assignment(_trgt(7))(_sens(13(0))(13(1))(13(2))(13(3))(13(4))(13(5))(13(6))(13(7))))))
			)
		)
	)
	(_object
		(_port(_int Clk -1 0 3(_ent(_in))))
		(_type(_int ~BIT_VECTOR{3~downto~0}~12 0 4(_array -1((_dto i 3 i 0)))))
		(_port(_int A 0 0 4(_ent(_in))))
		(_port(_int B 0 0 4(_ent(_in))))
		(_port(_int STB -1 0 5(_ent(_in))))
		(_port(_int Done -1 0 6(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int Result 1 0 7(_ent(_inout))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 32(_array -1((_dto i 7 i 0)))))
		(_sig(_int LSB -1 0 39(_arch(_uni))))
		(_sig(_int Stop -1 0 39(_arch(_uni))))
		(_sig(_int Shift -1 0 39(_arch(_uni))))
		(_sig(_int Init -1 0 39(_arch(_uni))))
		(_sig(_int Add -1 0 39(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~133 0 40(_array -1((_dto i 7 i 0)))))
		(_sig(_int AdderRes 3 0 40(_arch(_uni))))
		(_sig(_int Q_SRB 3 0 40(_arch(_uni))))
		(_sig(_int Q_SRA 3 0 40(_arch(_uni))))
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . funcional 2 -1)
)
I 000050 55 1679          1762476155125 Testbench
(_unit VHDL(test_driver 0 72(testbench 0 66))
	(_version vf5)
	(_time 1762476155126 2025.11.06 21:42:35)
	(_source(\../src/Tp9.vhd\))
	(_parameters tan)
	(_code 757b7774752322627375332f207277737c72737370)
	(_ent
		(_time 1762114956191)
	)
	(_comp
		(Multiplicador
			(_object
				(_port(_int Clk -1 0 73(_ent (_in))))
				(_port(_int A 2 0 74(_ent (_in))))
				(_port(_int B 2 0 74(_ent (_in))))
				(_port(_int STB -1 0 75(_ent (_in))))
				(_port(_int Done -1 0 76(_ent (_out))))
				(_port(_int Result 3 0 77(_ent (_inout))))
			)
		)
	)
	(_inst UUT 0 82(_comp Multiplicador)
		(_port
			((Clk)(Clk))
			((A)(A))
			((B)(B))
			((STB)(STB))
			((Done)(Done))
			((Result)(Result))
		)
		(_use(_ent . Multiplicador)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{3~downto~0}~13 0 67(_array -1((_dto i 3 i 0)))))
		(_sig(_int A 0 0 67(_arch(_uni))))
		(_sig(_int B 0 0 67(_arch(_uni))))
		(_sig(_int STB -1 0 68(_arch(_uni))))
		(_sig(_int Done -1 0 68(_arch(_uni))))
		(_sig(_int Clk -1 0 68(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 69(_array -1((_dto i 7 i 0)))))
		(_sig(_int Result 1 0 69(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{3~downto~0}~132 0 74(_array -1((_dto i 3 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 77(_array -1((_dto i 7 i 0)))))
		(_prcs
			(line__80(_arch 0 0 80(_assignment(_trgt(0)))))
			(line__81(_arch 1 0 81(_assignment(_trgt(1)))))
			(Inicio(_arch 2 0 83(_prcs(_wait_for)(_trgt(2)))))
			(Clock(_arch 3 0 90(_prcs(_wait_for)(_trgt(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(1)
		(65536)
	)
	(_model . Testbench 4 -1)
)
V 000047 55 976           1762478499356 prueba
(_unit VHDL(simple 0 2(prueba 0 5))
	(_version vf5)
	(_time 1762478499357 2025.11.06 22:21:39)
	(_source(\../src/simple.vhd\))
	(_parameters tan)
	(_code 9f9dce90c0c89f889e9ddcc5cb989c999699cb989f)
	(_ent
		(_time 1756325127014)
	)
	(_object
		(_type(_int ~STRING~13 0 6(_array -1((_to i 1 i 11)))))
		(_cnst(_int mensaje 0 0 6(_arch(_string \"hola, mundo"\))))
		(_sig(_int canal -1 0 7(_arch(_uni((i 32))))))
		(_var(_int linea -2 0 10(_prcs 0)))
		(_var(_int dummy -3 0 11(_prcs 0)))
		(_prcs
			(p1(_arch 0 0 9(_prcs(_wait_for)(_trgt(0))(_mon))))
		)
		(_subprogram
			(_ext WRITE(1 21))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext std.TEXTIO.LINE(1 LINE)))
		(_type(_ext std.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext std.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext std.TEXTIO.TEXT(1 TEXT)))
		(_var(_ext std.TEXTIO.OUTPUT(1 OUTPUT)))
	)
	(_use(std(standard))(std(TEXTIO)))
	(_model . prueba 1 -1)
)
V 000053 55 1456          1762478499373 flujodedatos
(_unit VHDL(dff 0 1(flujodedatos 1 4))
	(_version vf5)
	(_time 1762478499374 2025.11.06 22:21:39)
	(_source(\../src/practica2.vhd\(\../src/Tp2.vhd\)))
	(_parameters tan)
	(_code afacf9f8fff8fdb9aaf8b9f5f8a9aba9a9a9a9a9ab)
	(_ent
		(_time 1756945109009)
	)
	(_object
		(_port(_int Preset -1 0 3(_ent(_in))))
		(_port(_int Clear -1 0 4(_ent(_in))))
		(_port(_int Clock -1 0 5(_ent(_in))))
		(_port(_int Data -1 0 6(_ent(_in))))
		(_port(_int Q -1 0 7(_ent(_out))))
		(_port(_int QBar -1 0 8(_ent(_out))))
		(_sig(_int A -1 1 6(_arch(_uni))))
		(_sig(_int B -1 1 6(_arch(_uni))))
		(_sig(_int C -1 1 6(_arch(_uni))))
		(_sig(_int D -1 1 6(_arch(_uni))))
		(_sig(_int Qint -1 1 7(_arch(_uni))))
		(_sig(_int QbarInt -1 1 7(_arch(_uni))))
		(_prcs
			(line__10(_arch 0 1 10(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__11(_arch 1 1 11(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__12(_arch 2 1 12(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__13(_arch 3 1 13(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__14(_arch 4 1 14(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__15(_arch 5 1 15(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__16(_arch 6 1 16(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__17(_arch 7 1 17(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
V 000047 55 1572          1762478499379 Driver
(_unit VHDL(test_dff 0 35(driver 1 23))
	(_version vf5)
	(_time 1762478499380 2025.11.06 22:21:39)
	(_source(\../src/practica2.vhd\(\../src/Tp2.vhd\)))
	(_parameters tan)
	(_code afadf9f8fcf9f8b8afffe9f5faa9a9a9a9a8aba9aa)
	(_ent
		(_time 1757604784042)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 1 26(_ent (_in))))
				(_port(_int Clear -1 1 26(_ent (_in))))
				(_port(_int Clock -1 1 26(_ent (_in))))
				(_port(_int Data -1 1 26(_ent (_in))))
				(_port(_int Q -1 1 27(_ent (_out))))
				(_port(_int Qbar -1 1 27(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 45(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(QBar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 1 34(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 1 34(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 1 35(_arch(_uni))))
		(_sig(_int Data -1 1 35(_arch(_uni))))
		(_sig(_int Q -1 1 35(_arch(_uni))))
		(_sig(_int QBar -1 1 35(_arch(_uni))))
		(_cnst(_int Tsetup -2 1 40(_arch((ps 4652007308841189376)))))
		(_cnst(_int Thold -2 1 41(_arch((ps 4652007308841189376)))))
		(_cnst(_int TClk -2 1 42(_arch((ps 4656519704561582080)))))
		(_cnst(_int \TClk/2\ -2 1 0(_int gms(_code 2))))
		(_prcs
			(ClockGen(_arch 0 1 51(_prcs(_wait_for)(_trgt(2)))))
			(Stimulus(_arch 1 1 62(_prcs(_wait_for)(_trgt(1)(3))(_sens(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
	)
	(_use(std(standard)))
	(_model . Driver 3 -1)
)
V 000051 55 2526          1762478499395 Estructura
(_unit VHDL(latch8 0 5(estructura 0 15))
	(_version vf5)
	(_time 1762478499396 2025.11.06 22:21:39)
	(_source(\../src/Tp3.vhd\))
	(_parameters tan)
	(_code bebdbfeaeae8eea8bfb8a6e1e7b8edb8bfb9bab8bd)
	(_ent
		(_time 1757617207297)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 18(_ent (_in))))
				(_port(_int Clear -1 0 19(_ent (_in))))
				(_port(_int Clock -1 0 20(_ent (_in))))
				(_port(_int Data -1 0 21(_ent (_in))))
				(_port(_int Q -1 0 22(_ent (_out))))
				(_port(_int QBar -1 0 23(_ent (_out))))
			)
		)
	)
	(_inst F7 0 29(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(7)))
			((Q)(Q(7)))
			((QBar)(QBar(7)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F6 0 30(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(6)))
			((Q)(Q(6)))
			((QBar)(QBar(6)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F5 0 31(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(5)))
			((Q)(Q(5)))
			((QBar)(QBar(5)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F4 0 32(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(4)))
			((Q)(Q(4)))
			((QBar)(QBar(4)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F3 0 33(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(3)))
			((Q)(Q(3)))
			((QBar)(QBar(3)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F2 0 34(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(2)))
			((Q)(Q(2)))
			((QBar)(QBar(2)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F1 0 35(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(1)))
			((Q)(Q(1)))
			((QBar)(QBar(1)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F0 0 36(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(0)))
			((Q)(Q(0)))
			((QBar)(QBar(0)))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 7(_ent(_in))))
		(_port(_int Clk -1 0 8(_ent(_in))))
		(_port(_int Pre -1 0 9(_ent(_in))))
		(_port(_int Clr -1 0 10(_ent(_in))))
		(_port(_int Q 0 0 11(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 27(_array -1((_dto i 7 i 0)))))
		(_sig(_int QBar 1 0 27(_arch(_uni))))
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
)
V 000047 55 1425          1762478499401 Driver
(_unit VHDL(test_latch8 0 44(driver 0 47))
	(_version vf5)
	(_time 1762478499402 2025.11.06 22:21:39)
	(_source(\../src/Tp3.vhd\))
	(_parameters tan)
	(_code cecc989b9e9899d9c9ce8894ccc8cfc9cac8cdc8c6)
	(_ent
		(_time 1757617207303)
	)
	(_comp
		(Latch8
			(_object
				(_port(_int D 0 0 50(_ent (_in))))
				(_port(_int Clk -1 0 51(_ent (_in))))
				(_port(_int Pre -1 0 52(_ent (_in))))
				(_port(_int Clr -1 0 53(_ent (_in))))
				(_port(_int Q 0 0 54(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 61(_comp Latch8)
		(_port
			((D)(D))
			((Clk)(Clk))
			((Pre)(Pre))
			((Clr)(Clr))
			((Q)(Q))
		)
		(_use(_ent . Latch8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 50(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 0 58(_array -1((_dto i 7 i 0)))))
		(_sig(_int D 1 0 58(_arch(_uni))))
		(_sig(_int Q 1 0 58(_arch(_uni))))
		(_sig(_int Clk -1 0 59(_arch(_uni((i 1))))))
		(_sig(_int Pre -1 0 59(_arch(_uni((i 1))))))
		(_sig(_int Clr -1 0 59(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 64(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 0 64(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 0 63(_prcs(_wait_for)(_trgt(0)(2)(3)(4))(_mon)(_read(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16777216 16842752)
		(1684107084 1767982624 6579564)
	)
	(_model . Driver 1 -1)
)
V 000049 55 694           1762478499420 ecuacion
(_unit VHDL(fulladder 0 4(ecuacion 0 5))
	(_version vf5)
	(_time 1762478499421 2025.11.06 22:21:39)
	(_source(\../src/Tp4.vhd\))
	(_parameters tan)
	(_code dedd8a8d8e89d9c88d8acf848bd8dad8dbd9dcd8d8)
	(_ent
		(_time 1760631855757)
	)
	(_object
		(_port(_int X -1 0 6(_ent(_in))))
		(_port(_int Y -1 0 6(_ent(_in))))
		(_port(_int Cin -1 0 6(_ent(_in))))
		(_port(_int Cout -1 0 7(_ent(_out))))
		(_port(_int Sum -1 0 7(_ent(_out))))
		(_prcs
			(line__7(_arch 0 0 7(_assignment(_trgt(4))(_sens(0)(1)(2)))))
			(line__8(_arch 1 0 8(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . ecuacion 2 -1)
)
V 000047 55 1536          1762478499426 driver
(_unit VHDL(test_sumador 0 15(driver 0 18))
	(_version vf5)
	(_time 1762478499427 2025.11.06 22:21:39)
	(_source(\../src/Tp4.vhd\))
	(_parameters tan)
	(_code dedc888c8e8889c9d8dd98858cd9dbd88ad8dfd8da)
	(_ent
		(_time 1760631980048)
	)
	(_comp
		(fulladder
			(_object
				(_port(_int X -1 0 20(_ent (_in))))
				(_port(_int Y -1 0 20(_ent (_in))))
				(_port(_int Cin -1 0 20(_ent (_in))))
				(_port(_int Cout -1 0 20(_ent (_out))))
				(_port(_int Sum -1 0 20(_ent (_out))))
			)
		)
	)
	(_inst uut 0 24(_comp fulladder)
		(_port
			((X)(X))
			((Y)(Y))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . fulladder)
		)
	)
	(_object
		(_sig(_int X -1 0 22(_arch(_uni))))
		(_sig(_int Y -1 0 22(_arch(_uni))))
		(_sig(_int Cin -1 0 22(_arch(_uni))))
		(_sig(_int Cout -1 0 22(_arch(_uni))))
		(_sig(_int Sum -1 0 22(_arch(_uni))))
		(_type(_int Entry 0 26(_record(X -1)(Y -1)(Cin -1)(Cout -1)(Sum -1))))
		(_type(_int Table 0 30(_array 0((_to i 0 i 7)))))
		(_cnst(_int Tabla 1 0 31(_prcs 0((((i 0))((i 0))((i 0))((i 0))((i 0)))(((i 0))((i 0))((i 1))((i 0))((i 1)))(((i 0))((i 1))((i 0))((i 0))((i 1)))(((i 0))((i 1))((i 1))((i 1))((i 0)))(((i 1))((i 0))((i 0))((i 0))((i 1)))(((i 1))((i 0))((i 1))((i 1))((i 0)))(((i 1))((i 1))((i 0))((i 1))((i 0)))(((i 1))((i 1))((i 1))((i 1))((i 1)))))))
		(_prcs
			(estimulo(_arch 0 0 25(_prcs(_trgt(0)(1)(2))(_mon)(_read(3)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . driver 1 -1)
)
V 000049 55 1300          1762478499446 Behavior
(_unit VHDL(shiftn 0 1(behavior 0 17))
	(_version vf5)
	(_time 1762478499447 2025.11.06 22:21:39)
	(_source(\../src/Tp6.vhd\))
	(_parameters tan)
	(_code fdffacada1aaa0ebf9abe9a7f9fafefbf5fbf4fbfb)
	(_ent
		(_time 1762105610433)
	)
	(_object
		(_port(_int CLK -1 0 3(_ent(_in)(_event))))
		(_port(_int CLR -1 0 4(_ent(_in))))
		(_port(_int LD -1 0 5(_ent(_in))))
		(_port(_int SH -1 0 6(_ent(_in))))
		(_port(_int DIR -1 0 7(_ent(_in))))
		(_type(_int ~BIT_VECTOR~12 0 8(_array -1((_uto i 0 i 2147483647)))))
		(_port(_int D 0 0 8(_ent(_in))))
		(_type(_int ~BIT_VECTOR~121 0 9(_array -1((_uto i 0 i 2147483647)))))
		(_port(_int Q 1 0 9(_ent(_out))))
		(_type(_int InBits 0 20(_scalar (_dto c 2 i 0))))
		(_type(_int OutBits 0 21(_scalar (_dto c 3 i 0))))
		(_type(_int ~BIT_VECTOR{Q'LENGTH-1~downto~0}~13 0 22(_array -1((_dto c 4 i 0)))))
		(_var(_int State 4 0 22(_prcs 1)))
		(_prcs
			(line__12(_ent 0 0 12(_assertion(_mon))))
			(Shifter(_arch 1 0 19(_prcs(_simple)(_trgt(6))(_sens(0)(1))(_read(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(1920233029 543253601 1869488196 1650811936 1702043749 1634541682 1629954163 1634231150 1970348071 1634476133 1818325792 543253609 81)
	)
	(_model . Behavior 5 -1)
)
V 000047 55 1572          1762478499458 Driver
(_unit VHDL(test_shiftn 0 47(driver 0 49))
	(_version vf5)
	(_time 1762478499459 2025.11.06 22:21:39)
	(_source(\../src/Tp6.vhd\))
	(_parameters tan)
	(_code fdffabadacabaaeafbaebba6affbf5fbf4fbfbfaf9)
	(_ent
		(_time 1762105610458)
	)
	(_comp
		(ShiftN
			(_object
				(_port(_int CLK -1 0 52(_ent (_in))))
				(_port(_int CLR -1 0 53(_ent (_in))))
				(_port(_int LD -1 0 54(_ent (_in))))
				(_port(_int SH -1 0 55(_ent (_in))))
				(_port(_int DIR -1 0 56(_ent (_in))))
				(_type(_int ~BIT_VECTOR~13 0 57(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int D 2 0 57(_ent (_in))))
				(_type(_int ~BIT_VECTOR~131 0 58(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int Q 3 0 58(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 67(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)(CLR))
			((LD)(LD))
			((SH)(SH))
			((DIR)(DIR))
			((D)(D))
			((Q)(Q))
		)
		(_use(_ent . ShiftN)
		)
	)
	(_object
		(_sig(_int CLK -1 0 62(_arch(_uni))))
		(_sig(_int CLR -1 0 62(_arch(_uni))))
		(_sig(_int LD -1 0 62(_arch(_uni))))
		(_sig(_int SH -1 0 62(_arch(_uni))))
		(_sig(_int DIR -1 0 62(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{1~to~4}~13 0 63(_array -1((_to i 1 i 4)))))
		(_sig(_int D 0 0 63(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{8~downto~1}~13 0 64(_array -1((_dto i 8 i 1)))))
		(_sig(_int Q 1 0 64(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 69(_prcs(_wait_for)(_trgt(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(65793)
	)
	(_model . Driver 1 -1)
)
V 000051 55 1865          1762478499486 Estructura
(_unit VHDL(adder8 0 1(estructura 0 5))
	(_version vf5)
	(_time 1762478499487 2025.11.06 22:21:39)
	(_source(\../src/Tp5.vhd\))
	(_parameters tan)
	(_code 1c1f4e1b4b4b4c0a18130e43451a1d1a181a181a19)
	(_ent
		(_time 1762105504299)
	)
	(_comp
		(fulladder
			(_object
				(_port(_int X -1 0 7(_ent (_in))))
				(_port(_int Y -1 0 7(_ent (_in))))
				(_port(_int Cin -1 0 7(_ent (_in))))
				(_port(_int Cout -1 0 7(_ent (_out))))
				(_port(_int Sum -1 0 7(_ent (_out))))
			)
		)
	)
	(_generate Stages 0 11(_for 2 )
		(_generate LowBit 0 13(_if 1)
			(_inst FA 0 15(_comp fulladder)
				(_port
					((X)(A(0)))
					((Y)(B(0)))
					((Cin)(Cin))
					((Cout)(C(0)))
					((Sum)(Sum(0)))
				)
				(_use(_ent . fulladder)
				)
			)
		)
		(_generate OtherBits 0 18(_if 2)
			(_inst FA 0 20(_comp fulladder)
				(_port
					((X)(A(_object 0)))
					((Y)(B(_object 0)))
					((Cin)(C(_index 3)))
					((Cout)(C(_object 0)))
					((Sum)(Sum(_object 0)))
				)
				(_use(_ent . fulladder)
				)
			)
		)
		(_object
			(_cnst(_int i 2 0 12(_arch)))
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 2(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 2(_ent(_in))))
		(_port(_int B 0 0 2(_ent(_in))))
		(_port(_int Cin -1 0 2(_ent(_in))))
		(_port(_int Cout -1 0 2(_ent(_out))))
		(_port(_int Sum 0 0 2(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 9(_array -1((_dto i 7 i 0)))))
		(_sig(_int C 1 0 9(_arch(_uni))))
		(_type(_int ~INTEGER~range~7~downto~0~13 0 12(_scalar (_dto i 7 i 0))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_alias((Cout)(C(7))))(_trgt(3))(_sens(5(7))))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Estructura 4 -1)
)
V 000047 55 1376          1762478499492 Driver
(_unit VHDL(test_adder8 0 30(driver 0 32))
	(_version vf5)
	(_time 1762478499493 2025.11.06 22:21:39)
	(_source(\../src/Tp5.vhd\))
	(_parameters tan)
	(_code 1c1e4b1b4a4a4b0b19105a464c1a181a181a191b1e)
	(_ent
		(_time 1762105504320)
	)
	(_comp
		(Adder8
			(_object
				(_port(_int A 0 0 34(_ent (_in))))
				(_port(_int B 0 0 34(_ent (_in))))
				(_port(_int Cin -1 0 34(_ent (_in))))
				(_port(_int Cout -1 0 34(_ent (_out))))
				(_port(_int Sum 0 0 34(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 39(_comp Adder8)
		(_port
			((A)(A))
			((B)(B))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . Adder8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 34(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 0 36(_array -1((_dto i 7 i 0)))))
		(_sig(_int A 1 0 36(_arch(_uni))))
		(_sig(_int B 1 0 36(_arch(_uni))))
		(_sig(_int Sum 1 0 36(_arch(_uni))))
		(_sig(_int Cin -1 0 37(_arch(_uni((i 0))))))
		(_sig(_int Cout -1 0 37(_arch(_uni((i 0))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 41(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 0 41(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 0 40(_prcs(_wait_for)(_trgt(0)(1))(_read(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(0 0)
		(0 16777216)
	)
	(_model . Driver 1 -1)
)
V 000044 55 1158          1762478499506 FSM
(_unit VHDL(controller 0 1(fsm 0 8))
	(_version vf5)
	(_time 1762478499507 2025.11.06 22:21:39)
	(_source(\../src/Tp7.vhd\))
	(_parameters tan)
	(_code 3b386b3e3f6c3a2c3c3c29613c3d683d683d3e3c39)
	(_ent
		(_time 1762105724364)
	)
	(_object
		(_port(_int STB -1 0 3(_ent(_in))))
		(_port(_int CLK -1 0 3(_ent(_in)(_event))))
		(_port(_int LSB -1 0 3(_ent(_in))))
		(_port(_int Stop -1 0 3(_ent(_in))))
		(_port(_int Init -1 0 4(_ent(_out))))
		(_port(_int Shift -1 0 4(_ent(_out))))
		(_port(_int Add -1 0 4(_ent(_out))))
		(_port(_int Done -1 0 4(_ent(_out))))
		(_type(_int States 0 9(_enum1 InitS CheckS AddS ShiftS EndS (_to i 0 i 4))))
		(_sig(_int State 0 0 10(_arch(_uni((i 4))))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(4))(_sens(8)))))
			(line__15(_arch 1 0 15(_assignment(_trgt(6))(_sens(8)))))
			(line__16(_arch 2 0 16(_assignment(_trgt(5))(_sens(8)))))
			(line__17(_arch 3 0 17(_assignment(_trgt(7))(_sens(8)))))
			(StateMachine(_arch 4 0 20(_prcs(_trgt(8))(_sens(1)(0)(2)(3)(8))(_dssslsensitivity 1))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . FSM 5 -1)
)
V 000047 55 1744          1762478499512 Driver
(_unit VHDL(test_controller 0 53(driver 0 55))
	(_version vf5)
	(_time 1762478499513 2025.11.06 22:21:39)
	(_source(\../src/Tp7.vhd\))
	(_parameters tan)
	(_code 3b396c3e6c6d6c2c3d397d61693d6d3d6e3c3f3c39)
	(_ent
		(_time 1762105724375)
	)
	(_comp
		(Controller
			(_object
				(_port(_int STB -1 0 58(_ent (_in))))
				(_port(_int CLK -1 0 58(_ent (_in))))
				(_port(_int LSB -1 0 58(_ent (_in))))
				(_port(_int Stop -1 0 58(_ent (_in))))
				(_port(_int Init -1 0 59(_ent (_out))))
				(_port(_int Shift -1 0 59(_ent (_out))))
				(_port(_int Add -1 0 59(_ent (_out))))
				(_port(_int Done -1 0 59(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 67(_comp Controller)
		(_port
			((STB)(STB))
			((CLK)(CLK))
			((LSB)(LSB))
			((Stop)(Stop))
			((Init)(Init))
			((Shift)(Shift))
			((Add)(Add))
			((Done)(Done))
		)
		(_use(_ent . Controller)
		)
	)
	(_object
		(_sig(_int STB -1 0 63(_arch(_uni))))
		(_sig(_int LSB -1 0 63(_arch(_uni))))
		(_sig(_int Done -1 0 63(_arch(_uni))))
		(_sig(_int Init -1 0 63(_arch(_uni))))
		(_sig(_int Shift -1 0 63(_arch(_uni))))
		(_sig(_int Add -1 0 63(_arch(_uni))))
		(_sig(_int Stop -1 0 63(_arch(_uni))))
		(_sig(_int CLK -1 0 64(_arch(_uni((i 1)))(_event))))
		(_sig(_int ENA -1 0 64(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 73(_array -1((_dto i 7 i 0)))))
		(_var(_int Val 0 0 73(_prcs 2)))
		(_prcs
			(Clock(_arch 0 0 69(_assignment(_trgt(7))(_sens(7)(8)))))
			(Enable(_arch 1 0 70(_assignment(_trgt(8)))))
			(Stimulus(_arch 2 0 72(_prcs(_trgt(0)(1)(6))(_sens(7))(_read(2)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16843008 16777472)
	)
	(_model . Driver 3 -1)
)
V 000050 55 4162          1762478499527 funcional
(_unit VHDL(multiplicador 0 1(funcional 0 10))
	(_version vf5)
	(_time 1762478499528 2025.11.06 22:21:39)
	(_source(\../src/Tp9.vhd\))
	(_parameters tan)
	(_code 4b484c481c1c4c5c4c4452101a4d184d424d484d4a)
	(_ent
		(_time 1762123144148)
	)
	(_comp
		(Controller
			(_object
				(_port(_int STB -1 0 26(_ent (_in))))
				(_port(_int CLK -1 0 26(_ent (_in))))
				(_port(_int LSB -1 0 26(_ent (_in))))
				(_port(_int Stop -1 0 26(_ent (_in))))
				(_port(_int Init -1 0 27(_ent (_out))))
				(_port(_int Shift -1 0 27(_ent (_out))))
				(_port(_int Add -1 0 27(_ent (_out))))
				(_port(_int Done -1 0 27(_ent (_out))))
			)
		)
		(ShiftN
			(_object
				(_port(_int CLK -1 0 14(_ent (_in))))
				(_port(_int CLR -1 0 15(_ent (_in))))
				(_port(_int LD -1 0 16(_ent (_in))))
				(_port(_int SH -1 0 17(_ent (_in))))
				(_port(_int DIR -1 0 18(_ent (_in))))
				(_type(_int ~BIT_VECTOR~13 0 19(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int D 4 0 19(_ent (_in))))
				(_type(_int ~BIT_VECTOR~131 0 20(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int Q 5 0 20(_ent (_out))))
			)
		)
		(Adder8
			(_object
				(_port(_int A 2 0 32(_ent (_in))))
				(_port(_int B 2 0 32(_ent (_in))))
				(_port(_int Cin -1 0 33(_ent (_in))))
				(_port(_int Cout -1 0 34(_ent (_out))))
				(_port(_int Sum 2 0 35(_ent (_out))))
			)
		)
	)
	(_inst FSM 0 44(_comp Controller)
		(_port
			((STB)(STB))
			((CLK)(Clk))
			((LSB)(LSB))
			((Stop)(Stop))
			((Init)(Init))
			((Shift)(Shift))
			((Add)(Add))
			((Done)(Done))
		)
		(_use(_ent . Controller)
		)
	)
	(_inst R_SRB 0 45(_comp ShiftN)
		(_port
			((CLK)(Clk))
			((CLR)((i 0)))
			((LD)(Init))
			((SH)(Shift))
			((DIR)((i 1)))
			((D)(B))
			((Q)(Q_SRB))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst R_SRA 0 46(_comp ShiftN)
		(_port
			((CLK)(Clk))
			((CLR)((i 0)))
			((LD)(Init))
			((SH)(Shift))
			((DIR)((i 0)))
			((D)(A))
			((Q)(Q_SRA))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst ADDER 0 47(_comp Adder8)
		(_port
			((A)(Q_SRB))
			((B)(Result))
			((Cin)((i 0)))
			((Cout)(_open))
			((Sum)(AdderRes))
		)
		(_use(_ent . Adder8)
			(_port
				((A)(A))
				((B)(B))
				((Cin)(Cin))
				((Cout)(Cout))
				((Sum)(Sum))
			)
		)
	)
	(_inst ACC 0 48(_comp ShiftN)
		(_port
			((CLK)(Clk))
			((CLR)(Init))
			((LD)(Add))
			((SH)((i 0)))
			((DIR)((i 0)))
			((D)(AdderRes))
			((Q)(Result))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_block AsignacionSignals 0 50
		(_object
			(_prcs
				(line__53(_arch 0 0 53(_assignment(_alias((LSB)(Q_SRA(0))))(_trgt(6))(_sens(13(0))))))
				(line__54(_arch 1 0 54(_assignment(_trgt(7))(_sens(13(0))(13(1))(13(2))(13(3))(13(4))(13(5))(13(6))(13(7))))))
			)
		)
	)
	(_object
		(_port(_int Clk -1 0 3(_ent(_in))))
		(_type(_int ~BIT_VECTOR{3~downto~0}~12 0 4(_array -1((_dto i 3 i 0)))))
		(_port(_int A 0 0 4(_ent(_in))))
		(_port(_int B 0 0 4(_ent(_in))))
		(_port(_int STB -1 0 5(_ent(_in))))
		(_port(_int Done -1 0 6(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int Result 1 0 7(_ent(_inout))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 32(_array -1((_dto i 7 i 0)))))
		(_sig(_int LSB -1 0 39(_arch(_uni))))
		(_sig(_int Stop -1 0 39(_arch(_uni))))
		(_sig(_int Shift -1 0 39(_arch(_uni))))
		(_sig(_int Init -1 0 39(_arch(_uni))))
		(_sig(_int Add -1 0 39(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~133 0 40(_array -1((_dto i 7 i 0)))))
		(_sig(_int AdderRes 3 0 40(_arch(_uni))))
		(_sig(_int Q_SRB 3 0 40(_arch(_uni))))
		(_sig(_int Q_SRA 3 0 40(_arch(_uni))))
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . funcional 2 -1)
)
V 000050 55 1679          1762478499533 Testbench
(_unit VHDL(test_driver 0 72(testbench 0 66))
	(_version vf5)
	(_time 1762478499534 2025.11.06 22:21:39)
	(_source(\../src/Tp9.vhd\))
	(_parameters tan)
	(_code 4b491c491c1d1c5c4d4b0d111e4c494d424c4d4d4e)
	(_ent
		(_time 1762114956191)
	)
	(_comp
		(Multiplicador
			(_object
				(_port(_int Clk -1 0 73(_ent (_in))))
				(_port(_int A 2 0 74(_ent (_in))))
				(_port(_int B 2 0 74(_ent (_in))))
				(_port(_int STB -1 0 75(_ent (_in))))
				(_port(_int Done -1 0 76(_ent (_out))))
				(_port(_int Result 3 0 77(_ent (_inout))))
			)
		)
	)
	(_inst UUT 0 82(_comp Multiplicador)
		(_port
			((Clk)(Clk))
			((A)(A))
			((B)(B))
			((STB)(STB))
			((Done)(Done))
			((Result)(Result))
		)
		(_use(_ent . Multiplicador)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{3~downto~0}~13 0 67(_array -1((_dto i 3 i 0)))))
		(_sig(_int A 0 0 67(_arch(_uni))))
		(_sig(_int B 0 0 67(_arch(_uni))))
		(_sig(_int STB -1 0 68(_arch(_uni))))
		(_sig(_int Done -1 0 68(_arch(_uni))))
		(_sig(_int Clk -1 0 68(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 69(_array -1((_dto i 7 i 0)))))
		(_sig(_int Result 1 0 69(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{3~downto~0}~132 0 74(_array -1((_dto i 3 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 77(_array -1((_dto i 7 i 0)))))
		(_prcs
			(line__80(_arch 0 0 80(_assignment(_trgt(0)))))
			(line__81(_arch 1 0 81(_assignment(_trgt(1)))))
			(Inicio(_arch 2 0 83(_prcs(_wait_for)(_trgt(2)))))
			(Clock(_arch 3 0 90(_prcs(_wait_for)(_trgt(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(1)
		(65536)
	)
	(_model . Testbench 4 -1)
)
V 000036 55 681 1762478499555 utils
(_unit VHDL(utils 0 1(utils 0 9))
	(_version vf5)
	(_time 1762478499562 2025.11.06 22:21:39)
	(_source(\../src/Tp8.vhd\))
	(_parameters tan)
	(_code 6a683c6b3f3d377c3b6579313e6d6e6c636c396d69)
	(_ent
		(_time 1762478499555)
	)
	(_object
		(_subprogram
			(_int Clock 0 0 10(_ent(_proc)))
			(_int Convert 1 0 18(_ent(_func)))
			(_int Convert 2 0 29(_ent(_func -4 -3)))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Utils 3 -1)
)
V 000047 55 1054          1762478499577 Driver
(_unit VHDL(test_utils 0 46(driver 0 50))
	(_version vf5)
	(_time 1762478499578 2025.11.06 22:21:39)
	(_source(\../src/Tp8.vhd\))
	(_parameters tan usedpackagebody)
	(_code 7a782d7b2e2c2d6d7f2d3c212e7d7e7c737c297d79)
	(_ent
		(_time 1762478499575)
	)
	(_object
		(_sig(_int N -1 0 51(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{5~downto~0}~13 0 52(_array -2((_dto i 5 i 0)))))
		(_sig(_int B 0 0 52(_arch(_uni))))
		(_sig(_int C -2 0 53(_arch(_uni)(_param_out))))
		(_prcs
			(CLK(_arch 0 0 59(_procedure_call(_trgt(2)))))
			(line__61(_arch 1 0 61(_prcs(_wait_for)(_trgt(1)))))
			(line__71(_arch 2 0 71(_assignment(_trgt(0))(_sens(1)))))
		)
		(_subprogram
			(_ext Clock(1 0))
			(_ext Convert(1 1))
			(_ext Convert(1 2))
		)
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(.(Utils)))
	(_model . Driver 3 -1)
)
