
AVRASM ver. 2.2.7  C:\Users\Fredrik\Documents\Atmel Studio\7.0\TSIU51\TSIU51-1\TSIU51-1\main.asm Tue Feb 19 14:48:46 2019

[builtin](2): Including file 'C:/Program Files (x86)\Atmel\Studio\7.0\Packs\atmel\ATmega_DFP\1.2.209\avrasm\inc\m16adef.inc'
[builtin](2): Including file 'C:/Program Files (x86)\Atmel\Studio\7.0\Packs\atmel\ATmega_DFP\1.2.209\avrasm\inc\m16adef.inc'
                                 
                                 ;
                                 
                                 ;***** Created: 2011-02-09 12:03 ******* Source: ATmega16A.xml ***********
                                 ;*************************************************************************
                                 ;* A P P L I C A T I O N   N O T E   F O R   T H E   A V R   F A M I L Y
                                 ;* 
                                 ;* Number            : AVR000
                                 ;* File Name         : "m16Adef.inc"
                                 ;* Title             : Register/Bit Definitions for the ATmega16A
                                 ;* Date              : 2011-02-09
                                 ;* Version           : 2.35
                                 ;* Support E-mail    : avr@atmel.com
                                 ;* Target MCU        : ATmega16A
                                 ;* 
                                 ;* DESCRIPTION
                                 ;* When including this file in the assembly program file, all I/O register 
                                 ;* names and I/O register bit names appearing in the data book can be used.
                                 ;* In addition, the six registers forming the three data pointers X, Y and 
                                 ;* Z have been assigned names XL - ZH. Highest RAM address for Internal 
                                 ;* SRAM is also defined 
                                 ;* 
                                 ;* The Register names are represented by their hexadecimal address.
                                 ;* 
                                 ;* The Register Bit names are represented by their bit number (0-7).
                                 ;* 
                                 ;* Please observe the difference in using the bit names with instructions
                                 ;* such as "sbr"/"cbr" (set/clear bit in register) and "sbrs"/"sbrc"
                                 ;* (skip if bit in register set/cleared). The following example illustrates
                                 ;* this:
                                 ;* 
                                 ;* in    r16,PORTB             ;read PORTB latch
                                 ;* sbr   r16,(1<<PB6)+(1<<PB5) ;set PB6 and PB5 (use masks, not bit#)
                                 ;* out   PORTB,r16             ;output to PORTB
                                 ;* 
                                 ;* in    r16,TIFR              ;read the Timer Interrupt Flag Register
                                 ;* sbrc  r16,TOV0              ;test the overflow flag (use bit#)
                                 ;* rjmp  TOV0_is_set           ;jump if set
                                 ;* ...                         ;otherwise do something else
                                 ;*************************************************************************
                                 
                                 #ifndef _M16ADEF_INC_
                                 #define _M16ADEF_INC_
                                 
                                 
                                 #pragma partinc 0
                                 
                                 ; ***** SPECIFY DEVICE ***************************************************
                                 .device ATmega16A
                                 #pragma AVRPART ADMIN PART_NAME ATmega16A
                                 .equ	SIGNATURE_000	= 0x1e
                                 .equ	SIGNATURE_001	= 0x94
                                 .equ	SIGNATURE_002	= 0x03
                                 
                                 #pragma AVRPART CORE CORE_VERSION V2E
                                 
                                 
                                 ; ***** I/O REGISTER DEFINITIONS *****************************************
                                 ; NOTE:
                                 ; Definitions marked "MEMORY MAPPED"are extended I/O ports
                                 ; and cannot be used with IN/OUT instructions
                                 .equ	SREG	= 0x3f
                                 .equ	SPL	= 0x3d
                                 .equ	SPH	= 0x3e
                                 .equ	OCR0	= 0x3c
                                 .equ	GICR	= 0x3b
                                 .equ	GIFR	= 0x3a
                                 .equ	TIMSK	= 0x39
                                 .equ	TIFR	= 0x38
                                 .equ	SPMCSR	= 0x37
                                 .equ	TWCR	= 0x36
                                 .equ	MCUCR	= 0x35
                                 .equ	MCUCSR	= 0x34
                                 .equ	TCCR0	= 0x33
                                 .equ	TCNT0	= 0x32
                                 .equ	OSCCAL	= 0x31
                                 .equ	OCDR	= 0x31
                                 .equ	SFIOR	= 0x30
                                 .equ	TCCR1A	= 0x2f
                                 .equ	TCCR1B	= 0x2e
                                 .equ	TCNT1L	= 0x2c
                                 .equ	TCNT1H	= 0x2d
                                 .equ	OCR1AL	= 0x2a
                                 .equ	OCR1AH	= 0x2b
                                 .equ	OCR1BL	= 0x28
                                 .equ	OCR1BH	= 0x29
                                 .equ	ICR1L	= 0x26
                                 .equ	ICR1H	= 0x27
                                 .equ	TCCR2	= 0x25
                                 .equ	TCNT2	= 0x24
                                 .equ	OCR2	= 0x23
                                 .equ	ASSR	= 0x22
                                 .equ	WDTCR	= 0x21
                                 .equ	UBRRH	= 0x20
                                 .equ	UCSRC	= 0x20
                                 .equ	EEARL	= 0x1e
                                 .equ	EEARH	= 0x1f
                                 .equ	EEDR	= 0x1d
                                 .equ	EECR	= 0x1c
                                 .equ	PORTA	= 0x1b
                                 .equ	DDRA	= 0x1a
                                 .equ	PINA	= 0x19
                                 .equ	PORTB	= 0x18
                                 .equ	DDRB	= 0x17
                                 .equ	PINB	= 0x16
                                 .equ	PORTC	= 0x15
                                 .equ	DDRC	= 0x14
                                 .equ	PINC	= 0x13
                                 .equ	PORTD	= 0x12
                                 .equ	DDRD	= 0x11
                                 .equ	PIND	= 0x10
                                 .equ	SPDR	= 0x0f
                                 .equ	SPSR	= 0x0e
                                 .equ	SPCR	= 0x0d
                                 .equ	UDR	= 0x0c
                                 .equ	UCSRA	= 0x0b
                                 .equ	UCSRB	= 0x0a
                                 .equ	UBRRL	= 0x09
                                 .equ	ACSR	= 0x08
                                 .equ	ADMUX	= 0x07
                                 .equ	ADCSRA	= 0x06
                                 .equ	ADCH	= 0x05
                                 .equ	ADCL	= 0x04
                                 .equ	TWDR	= 0x03
                                 .equ	TWAR	= 0x02
                                 .equ	TWSR	= 0x01
                                 .equ	TWBR	= 0x00
                                 
                                 
                                 ; ***** BIT DEFINITIONS **************************************************
                                 
                                 ; ***** TIMER_COUNTER_0 **************
                                 ; TCCR0 - Timer/Counter Control Register
                                 .equ	CS00	= 0	; Clock Select 1
                                 .equ	CS01	= 1	; Clock Select 1
                                 .equ	CS02	= 2	; Clock Select 2
                                 .equ	WGM01	= 3	; Waveform Generation Mode 1
                                 .equ	CTC0	= WGM01	; For compatibility
                                 .equ	COM00	= 4	; Compare match Output Mode 0
                                 .equ	COM01	= 5	; Compare Match Output Mode 1
                                 .equ	WGM00	= 6	; Waveform Generation Mode 0
                                 .equ	PWM0	= WGM00	; For compatibility
                                 .equ	FOC0	= 7	; Force Output Compare
                                 
                                 ; TCNT0 - Timer/Counter Register
                                 .equ	TCNT0_0	= 0	; 
                                 .equ	TCNT0_1	= 1	; 
                                 .equ	TCNT0_2	= 2	; 
                                 .equ	TCNT0_3	= 3	; 
                                 .equ	TCNT0_4	= 4	; 
                                 .equ	TCNT0_5	= 5	; 
                                 .equ	TCNT0_6	= 6	; 
                                 .equ	TCNT0_7	= 7	; 
                                 
                                 ; OCR0 - Output Compare Register
                                 .equ	OCR0_0	= 0	; 
                                 .equ	OCR0_1	= 1	; 
                                 .equ	OCR0_2	= 2	; 
                                 .equ	OCR0_3	= 3	; 
                                 .equ	OCR0_4	= 4	; 
                                 .equ	OCR0_5	= 5	; 
                                 .equ	OCR0_6	= 6	; 
                                 .equ	OCR0_7	= 7	; 
                                 
                                 ; TIMSK - Timer/Counter Interrupt Mask Register
                                 .equ	TOIE0	= 0	; Timer/Counter0 Overflow Interrupt Enable
                                 .equ	OCIE0	= 1	; Timer/Counter0 Output Compare Match Interrupt register
                                 
                                 ; TIFR - Timer/Counter Interrupt Flag register
                                 .equ	TOV0	= 0	; Timer/Counter0 Overflow Flag
                                 .equ	OCF0	= 1	; Output Compare Flag 0
                                 
                                 ; SFIOR - Special Function IO Register
                                 .equ	PSR10	= 0	; Prescaler Reset Timer/Counter1 and Timer/Counter0
                                 
                                 
                                 ; ***** TIMER_COUNTER_1 **************
                                 ; TIMSK - Timer/Counter Interrupt Mask Register
                                 .equ	TOIE1	= 2	; Timer/Counter1 Overflow Interrupt Enable
                                 .equ	OCIE1B	= 3	; Timer/Counter1 Output CompareB Match Interrupt Enable
                                 .equ	OCIE1A	= 4	; Timer/Counter1 Output CompareA Match Interrupt Enable
                                 .equ	TICIE1	= 5	; Timer/Counter1 Input Capture Interrupt Enable
                                 
                                 ; TIFR - Timer/Counter Interrupt Flag register
                                 .equ	TOV1	= 2	; Timer/Counter1 Overflow Flag
                                 .equ	OCF1B	= 3	; Output Compare Flag 1B
                                 .equ	OCF1A	= 4	; Output Compare Flag 1A
                                 .equ	ICF1	= 5	; Input Capture Flag 1
                                 
                                 ; TCCR1A - Timer/Counter1 Control Register A
                                 .equ	WGM10	= 0	; Waveform Generation Mode
                                 .equ	PWM10	= WGM10	; For compatibility
                                 .equ	WGM11	= 1	; Waveform Generation Mode
                                 .equ	PWM11	= WGM11	; For compatibility
                                 .equ	FOC1B	= 2	; Force Output Compare 1B
                                 .equ	FOC1A	= 3	; Force Output Compare 1A
                                 .equ	COM1B0	= 4	; Compare Output Mode 1B, bit 0
                                 .equ	COM1B1	= 5	; Compare Output Mode 1B, bit 1
                                 .equ	COM1A0	= 6	; Compare Ouput Mode 1A, bit 0
                                 .equ	COM1A1	= 7	; Compare Output Mode 1A, bit 1
                                 
                                 ; TCCR1B - Timer/Counter1 Control Register B
                                 .equ	CS10	= 0	; Prescaler source of Timer/Counter 1
                                 .equ	CS11	= 1	; Prescaler source of Timer/Counter 1
                                 .equ	CS12	= 2	; Prescaler source of Timer/Counter 1
                                 .equ	WGM12	= 3	; Waveform Generation Mode
                                 .equ	CTC10	= WGM12	; For compatibility
                                 .equ	CTC1	= WGM12	; For compatibility
                                 .equ	WGM13	= 4	; Waveform Generation Mode
                                 .equ	CTC11	= WGM13	; For compatibility
                                 .equ	ICES1	= 6	; Input Capture 1 Edge Select
                                 .equ	ICNC1	= 7	; Input Capture 1 Noise Canceler
                                 
                                 
                                 ; ***** EXTERNAL_INTERRUPT ***********
                                 ; GICR - General Interrupt Control Register
                                 .equ	GIMSK	= GICR	; For compatibility
                                 .equ	IVCE	= 0	; Interrupt Vector Change Enable
                                 .equ	IVSEL	= 1	; Interrupt Vector Select
                                 .equ	INT2	= 5	; External Interrupt Request 2 Enable
                                 .equ	INT0	= 6	; External Interrupt Request 0 Enable
                                 .equ	INT1	= 7	; External Interrupt Request 1 Enable
                                 
                                 ; GIFR - General Interrupt Flag Register
                                 .equ	INTF2	= 5	; External Interrupt Flag 2
                                 .equ	INTF0	= 6	; External Interrupt Flag 0
                                 .equ	INTF1	= 7	; External Interrupt Flag 1
                                 
                                 ; MCUCR - General Interrupt Control Register
                                 .equ	ISC00	= 0	; Interrupt Sense Control 0 Bit 0
                                 .equ	ISC01	= 1	; Interrupt Sense Control 0 Bit 1
                                 .equ	ISC10	= 2	; Interrupt Sense Control 1 Bit 0
                                 .equ	ISC11	= 3	; Interrupt Sense Control 1 Bit 1
                                 
                                 ; MCUCSR - MCU Control And Status Register
                                 .equ	ISC2	= 6	; Interrupt Sense Control 2
                                 
                                 
                                 ; ***** EEPROM ***********************
                                 ; EEDR - EEPROM Data Register
                                 .equ	EEDR0	= 0	; EEPROM Data Register bit 0
                                 .equ	EEDR1	= 1	; EEPROM Data Register bit 1
                                 .equ	EEDR2	= 2	; EEPROM Data Register bit 2
                                 .equ	EEDR3	= 3	; EEPROM Data Register bit 3
                                 .equ	EEDR4	= 4	; EEPROM Data Register bit 4
                                 .equ	EEDR5	= 5	; EEPROM Data Register bit 5
                                 .equ	EEDR6	= 6	; EEPROM Data Register bit 6
                                 .equ	EEDR7	= 7	; EEPROM Data Register bit 7
                                 
                                 ; EECR - EEPROM Control Register
                                 .equ	EERE	= 0	; EEPROM Read Enable
                                 .equ	EEWE	= 1	; EEPROM Write Enable
                                 .equ	EEMWE	= 2	; EEPROM Master Write Enable
                                 .equ	EEWEE	= EEMWE	; For compatibility
                                 .equ	EERIE	= 3	; EEPROM Ready Interrupt Enable
                                 
                                 
                                 ; ***** CPU **************************
                                 ; SREG - Status Register
                                 .equ	SREG_C	= 0	; Carry Flag
                                 .equ	SREG_Z	= 1	; Zero Flag
                                 .equ	SREG_N	= 2	; Negative Flag
                                 .equ	SREG_V	= 3	; Two's Complement Overflow Flag
                                 .equ	SREG_S	= 4	; Sign Bit
                                 .equ	SREG_H	= 5	; Half Carry Flag
                                 .equ	SREG_T	= 6	; Bit Copy Storage
                                 .equ	SREG_I	= 7	; Global Interrupt Enable
                                 
                                 ; MCUCR - MCU Control Register
                                 ;.equ	ISC00	= 0	; Interrupt Sense Control 0 Bit 0
                                 ;.equ	ISC01	= 1	; Interrupt Sense Control 0 Bit 1
                                 ;.equ	ISC10	= 2	; Interrupt Sense Control 1 Bit 0
                                 ;.equ	ISC11	= 3	; Interrupt Sense Control 1 Bit 1
                                 .equ	SM0	= 4	; Sleep Mode Select
                                 .equ	SM1	= 5	; Sleep Mode Select
                                 .equ	SE	= 6	; Sleep Enable
                                 .equ	SM2	= 7	; Sleep Mode Select
                                 
                                 ; MCUCSR - MCU Control And Status Register
                                 .equ	MCUSR	= MCUCSR	; For compatibility
                                 .equ	PORF	= 0	; Power-on reset flag
                                 .equ	EXTRF	= 1	; External Reset Flag
                                 .equ	EXTREF	= EXTRF	; For compatibility
                                 .equ	BORF	= 2	; Brown-out Reset Flag
                                 .equ	WDRF	= 3	; Watchdog Reset Flag
                                 .equ	JTRF	= 4	; JTAG Reset Flag
                                 .equ	JTD	= 7	; JTAG Interface Disable
                                 
                                 ; OSCCAL - Oscillator Calibration Value
                                 .equ	CAL0	= 0	; Oscillator Calibration Value Bit0
                                 .equ	CAL1	= 1	; Oscillator Calibration Value Bit1
                                 .equ	CAL2	= 2	; Oscillator Calibration Value Bit2
                                 .equ	CAL3	= 3	; Oscillator Calibration Value Bit3
                                 .equ	CAL4	= 4	; Oscillator Calibration Value Bit4
                                 .equ	CAL5	= 5	; Oscillator Calibration Value Bit5
                                 .equ	CAL6	= 6	; Oscillator Calibration Value Bit6
                                 .equ	CAL7	= 7	; Oscillator Calibration Value Bit7
                                 
                                 ; SFIOR - Special function I/O register
                                 ;.equ	PSR10	= 0	; Prescaler reset
                                 .equ	PSR2	= 1	; Prescaler reset
                                 .equ	PUD	= 2	; Pull-up Disable
                                 
                                 
                                 ; ***** TIMER_COUNTER_2 **************
                                 ; TIMSK - Timer/Counter Interrupt Mask register
                                 .equ	TOIE2	= 6	; Timer/Counter2 Overflow Interrupt Enable
                                 .equ	OCIE2	= 7	; Timer/Counter2 Output Compare Match Interrupt Enable
                                 
                                 ; TIFR - Timer/Counter Interrupt Flag Register
                                 .equ	TOV2	= 6	; Timer/Counter2 Overflow Flag
                                 .equ	OCF2	= 7	; Output Compare Flag 2
                                 
                                 ; TCCR2 - Timer/Counter2 Control Register
                                 .equ	CS20	= 0	; Clock Select bit 0
                                 .equ	CS21	= 1	; Clock Select bit 1
                                 .equ	CS22	= 2	; Clock Select bit 2
                                 .equ	WGM21	= 3	; Waveform Generation Mode
                                 .equ	CTC2	= WGM21	; For compatibility
                                 .equ	COM20	= 4	; Compare Output Mode bit 0
                                 .equ	COM21	= 5	; Compare Output Mode bit 1
                                 .equ	WGM20	= 6	; Waveform Genration Mode
                                 .equ	PWM2	= WGM20	; For compatibility
                                 .equ	FOC2	= 7	; Force Output Compare
                                 
                                 ; TCNT2 - Timer/Counter2
                                 .equ	TCNT2_0	= 0	; Timer/Counter 2 bit 0
                                 .equ	TCNT2_1	= 1	; Timer/Counter 2 bit 1
                                 .equ	TCNT2_2	= 2	; Timer/Counter 2 bit 2
                                 .equ	TCNT2_3	= 3	; Timer/Counter 2 bit 3
                                 .equ	TCNT2_4	= 4	; Timer/Counter 2 bit 4
                                 .equ	TCNT2_5	= 5	; Timer/Counter 2 bit 5
                                 .equ	TCNT2_6	= 6	; Timer/Counter 2 bit 6
                                 .equ	TCNT2_7	= 7	; Timer/Counter 2 bit 7
                                 
                                 ; OCR2 - Timer/Counter2 Output Compare Register
                                 .equ	OCR2_0	= 0	; Timer/Counter2 Output Compare Register Bit 0
                                 .equ	OCR2_1	= 1	; Timer/Counter2 Output Compare Register Bit 1
                                 .equ	OCR2_2	= 2	; Timer/Counter2 Output Compare Register Bit 2
                                 .equ	OCR2_3	= 3	; Timer/Counter2 Output Compare Register Bit 3
                                 .equ	OCR2_4	= 4	; Timer/Counter2 Output Compare Register Bit 4
                                 .equ	OCR2_5	= 5	; Timer/Counter2 Output Compare Register Bit 5
                                 .equ	OCR2_6	= 6	; Timer/Counter2 Output Compare Register Bit 6
                                 .equ	OCR2_7	= 7	; Timer/Counter2 Output Compare Register Bit 7
                                 
                                 ; ASSR - Asynchronous Status Register
                                 .equ	TCR2UB	= 0	; Timer/counter Control Register2 Update Busy
                                 .equ	OCR2UB	= 1	; Output Compare Register2 Update Busy
                                 .equ	TCN2UB	= 2	; Timer/Counter2 Update Busy
                                 .equ	AS2	= 3	; Asynchronous Timer/counter2
                                 
                                 ; SFIOR - Special Function IO Register
                                 ;.equ	PSR2	= 1	; Prescaler Reset Timer/Counter2
                                 
                                 
                                 ; ***** SPI **************************
                                 ; SPDR - SPI Data Register
                                 .equ	SPDR0	= 0	; SPI Data Register bit 0
                                 .equ	SPDR1	= 1	; SPI Data Register bit 1
                                 .equ	SPDR2	= 2	; SPI Data Register bit 2
                                 .equ	SPDR3	= 3	; SPI Data Register bit 3
                                 .equ	SPDR4	= 4	; SPI Data Register bit 4
                                 .equ	SPDR5	= 5	; SPI Data Register bit 5
                                 .equ	SPDR6	= 6	; SPI Data Register bit 6
                                 .equ	SPDR7	= 7	; SPI Data Register bit 7
                                 
                                 ; SPSR - SPI Status Register
                                 .equ	SPI2X	= 0	; Double SPI Speed Bit
                                 .equ	WCOL	= 6	; Write Collision Flag
                                 .equ	SPIF	= 7	; SPI Interrupt Flag
                                 
                                 ; SPCR - SPI Control Register
                                 .equ	SPR0	= 0	; SPI Clock Rate Select 0
                                 .equ	SPR1	= 1	; SPI Clock Rate Select 1
                                 .equ	CPHA	= 2	; Clock Phase
                                 .equ	CPOL	= 3	; Clock polarity
                                 .equ	MSTR	= 4	; Master/Slave Select
                                 .equ	DORD	= 5	; Data Order
                                 .equ	SPE	= 6	; SPI Enable
                                 .equ	SPIE	= 7	; SPI Interrupt Enable
                                 
                                 
                                 ; ***** USART ************************
                                 ; UDR - USART I/O Data Register
                                 .equ	UDR0	= 0	; USART I/O Data Register bit 0
                                 .equ	UDR1	= 1	; USART I/O Data Register bit 1
                                 .equ	UDR2	= 2	; USART I/O Data Register bit 2
                                 .equ	UDR3	= 3	; USART I/O Data Register bit 3
                                 .equ	UDR4	= 4	; USART I/O Data Register bit 4
                                 .equ	UDR5	= 5	; USART I/O Data Register bit 5
                                 .equ	UDR6	= 6	; USART I/O Data Register bit 6
                                 .equ	UDR7	= 7	; USART I/O Data Register bit 7
                                 
                                 ; UCSRA - USART Control and Status Register A
                                 .equ	USR	= UCSRA	; For compatibility
                                 .equ	MPCM	= 0	; Multi-processor Communication Mode
                                 .equ	U2X	= 1	; Double the USART transmission speed
                                 .equ	UPE	= 2	; Parity Error
                                 .equ	PE	= UPE	; For compatibility
                                 .equ	DOR	= 3	; Data overRun
                                 .equ	FE	= 4	; Framing Error
                                 .equ	UDRE	= 5	; USART Data Register Empty
                                 .equ	TXC	= 6	; USART Transmitt Complete
                                 .equ	RXC	= 7	; USART Receive Complete
                                 
                                 ; UCSRB - USART Control and Status Register B
                                 .equ	UCR	= UCSRB	; For compatibility
                                 .equ	TXB8	= 0	; Transmit Data Bit 8
                                 .equ	RXB8	= 1	; Receive Data Bit 8
                                 .equ	UCSZ2	= 2	; Character Size
                                 .equ	CHR9	= UCSZ2	; For compatibility
                                 .equ	TXEN	= 3	; Transmitter Enable
                                 .equ	RXEN	= 4	; Receiver Enable
                                 .equ	UDRIE	= 5	; USART Data register Empty Interrupt Enable
                                 .equ	TXCIE	= 6	; TX Complete Interrupt Enable
                                 .equ	RXCIE	= 7	; RX Complete Interrupt Enable
                                 
                                 ; UCSRC - USART Control and Status Register C
                                 .equ	UCPOL	= 0	; Clock Polarity
                                 .equ	UCSZ0	= 1	; Character Size
                                 .equ	UCSZ1	= 2	; Character Size
                                 .equ	USBS	= 3	; Stop Bit Select
                                 .equ	UPM0	= 4	; Parity Mode Bit 0
                                 .equ	UPM1	= 5	; Parity Mode Bit 1
                                 .equ	UMSEL	= 6	; USART Mode Select
                                 .equ	URSEL	= 7	; Register Select
                                 
                                 .equ	UBRRHI	= UBRRH	; For compatibility
                                 
                                 ; ***** TWI **************************
                                 ; TWBR - TWI Bit Rate register
                                 .equ	I2BR	= TWBR	; For compatibility
                                 .equ	TWBR0	= 0	; 
                                 .equ	TWBR1	= 1	; 
                                 .equ	TWBR2	= 2	; 
                                 .equ	TWBR3	= 3	; 
                                 .equ	TWBR4	= 4	; 
                                 .equ	TWBR5	= 5	; 
                                 .equ	TWBR6	= 6	; 
                                 .equ	TWBR7	= 7	; 
                                 
                                 ; TWCR - TWI Control Register
                                 .equ	I2CR	= TWCR	; For compatibility
                                 .equ	TWIE	= 0	; TWI Interrupt Enable
                                 .equ	I2IE	= TWIE	; For compatibility
                                 .equ	TWEN	= 2	; TWI Enable Bit
                                 .equ	I2EN	= TWEN	; For compatibility
                                 .equ	ENI2C	= TWEN	; For compatibility
                                 .equ	TWWC	= 3	; TWI Write Collition Flag
                                 .equ	I2WC	= TWWC	; For compatibility
                                 .equ	TWSTO	= 4	; TWI Stop Condition Bit
                                 .equ	I2STO	= TWSTO	; For compatibility
                                 .equ	TWSTA	= 5	; TWI Start Condition Bit
                                 .equ	I2STA	= TWSTA	; For compatibility
                                 .equ	TWEA	= 6	; TWI Enable Acknowledge Bit
                                 .equ	I2EA	= TWEA	; For compatibility
                                 .equ	TWINT	= 7	; TWI Interrupt Flag
                                 .equ	I2INT	= TWINT	; For compatibility
                                 
                                 ; TWSR - TWI Status Register
                                 .equ	I2SR	= TWSR	; For compatibility
                                 .equ	TWPS0	= 0	; TWI Prescaler
                                 .equ	TWS0	= TWPS0	; For compatibility
                                 .equ	I2GCE	= TWPS0	; For compatibility
                                 .equ	TWPS1	= 1	; TWI Prescaler
                                 .equ	TWS1	= TWPS1	; For compatibility
                                 .equ	TWS3	= 3	; TWI Status
                                 .equ	I2S3	= TWS3	; For compatibility
                                 .equ	TWS4	= 4	; TWI Status
                                 .equ	I2S4	= TWS4	; For compatibility
                                 .equ	TWS5	= 5	; TWI Status
                                 .equ	I2S5	= TWS5	; For compatibility
                                 .equ	TWS6	= 6	; TWI Status
                                 .equ	I2S6	= TWS6	; For compatibility
                                 .equ	TWS7	= 7	; TWI Status
                                 .equ	I2S7	= TWS7	; For compatibility
                                 
                                 ; TWDR - TWI Data register
                                 .equ	I2DR	= TWDR	; For compatibility
                                 .equ	TWD0	= 0	; TWI Data Register Bit 0
                                 .equ	TWD1	= 1	; TWI Data Register Bit 1
                                 .equ	TWD2	= 2	; TWI Data Register Bit 2
                                 .equ	TWD3	= 3	; TWI Data Register Bit 3
                                 .equ	TWD4	= 4	; TWI Data Register Bit 4
                                 .equ	TWD5	= 5	; TWI Data Register Bit 5
                                 .equ	TWD6	= 6	; TWI Data Register Bit 6
                                 .equ	TWD7	= 7	; TWI Data Register Bit 7
                                 
                                 ; TWAR - TWI (Slave) Address register
                                 .equ	I2AR	= TWAR	; For compatibility
                                 .equ	TWGCE	= 0	; TWI General Call Recognition Enable Bit
                                 .equ	TWA0	= 1	; TWI (Slave) Address register Bit 0
                                 .equ	TWA1	= 2	; TWI (Slave) Address register Bit 1
                                 .equ	TWA2	= 3	; TWI (Slave) Address register Bit 2
                                 .equ	TWA3	= 4	; TWI (Slave) Address register Bit 3
                                 .equ	TWA4	= 5	; TWI (Slave) Address register Bit 4
                                 .equ	TWA5	= 6	; TWI (Slave) Address register Bit 5
                                 .equ	TWA6	= 7	; TWI (Slave) Address register Bit 6
                                 
                                 
                                 ; ***** ANALOG_COMPARATOR ************
                                 ; SFIOR - Special Function IO Register
                                 .equ	ACME	= 3	; Analog Comparator Multiplexer Enable
                                 
                                 ; ACSR - Analog Comparator Control And Status Register
                                 .equ	ACIS0	= 0	; Analog Comparator Interrupt Mode Select bit 0
                                 .equ	ACIS1	= 1	; Analog Comparator Interrupt Mode Select bit 1
                                 .equ	ACIC	= 2	; Analog Comparator Input Capture Enable
                                 .equ	ACIE	= 3	; Analog Comparator Interrupt Enable
                                 .equ	ACI	= 4	; Analog Comparator Interrupt Flag
                                 .equ	ACO	= 5	; Analog Compare Output
                                 .equ	ACBG	= 6	; Analog Comparator Bandgap Select
                                 .equ	ACD	= 7	; Analog Comparator Disable
                                 
                                 
                                 ; ***** AD_CONVERTER *****************
                                 ; ADMUX - The ADC multiplexer Selection Register
                                 .equ	MUX0	= 0	; Analog Channel and Gain Selection Bits
                                 .equ	MUX1	= 1	; Analog Channel and Gain Selection Bits
                                 .equ	MUX2	= 2	; Analog Channel and Gain Selection Bits
                                 .equ	MUX3	= 3	; Analog Channel and Gain Selection Bits
                                 .equ	MUX4	= 4	; Analog Channel and Gain Selection Bits
                                 .equ	ADLAR	= 5	; Left Adjust Result
                                 .equ	REFS0	= 6	; Reference Selection Bit 0
                                 .equ	REFS1	= 7	; Reference Selection Bit 1
                                 
                                 ; ADCSRA - The ADC Control and Status register
                                 .equ	ADCSR	= ADCSRA	; For compatibility
                                 .equ	ADPS0	= 0	; ADC  Prescaler Select Bits
                                 .equ	ADPS1	= 1	; ADC  Prescaler Select Bits
                                 .equ	ADPS2	= 2	; ADC  Prescaler Select Bits
                                 .equ	ADIE	= 3	; ADC Interrupt Enable
                                 .equ	ADIF	= 4	; ADC Interrupt Flag
                                 .equ	ADATE	= 5	; When this bit is written to one,the Timer/Counter2 prescaler will be reset.The bit will be cleared by hardware after the operation is performed.Writing a zero to this bit will have no effect.This bit will always be read as zero if Timer/C                                 ounter2 is clocked by the internal CPU clock.If this bit is written when Timer/Counter2 is operating in asynchronous mode,the bit will remain one until the prescaler has been reset.
                                 .equ	ADFR	= ADATE	; For compatibility
                                 .equ	ADSC	= 6	; ADC Start Conversion
                                 .equ	ADEN	= 7	; ADC Enable
                                 
                                 ; ADCH - ADC Data Register High Byte
                                 .equ	ADCH0	= 0	; ADC Data Register High Byte Bit 0
                                 .equ	ADCH1	= 1	; ADC Data Register High Byte Bit 1
                                 .equ	ADCH2	= 2	; ADC Data Register High Byte Bit 2
                                 .equ	ADCH3	= 3	; ADC Data Register High Byte Bit 3
                                 .equ	ADCH4	= 4	; ADC Data Register High Byte Bit 4
                                 .equ	ADCH5	= 5	; ADC Data Register High Byte Bit 5
                                 .equ	ADCH6	= 6	; ADC Data Register High Byte Bit 6
                                 .equ	ADCH7	= 7	; ADC Data Register High Byte Bit 7
                                 
                                 ; ADCL - ADC Data Register Low Byte
                                 .equ	ADCL0	= 0	; ADC Data Register Low Byte Bit 0
                                 .equ	ADCL1	= 1	; ADC Data Register Low Byte Bit 1
                                 .equ	ADCL2	= 2	; ADC Data Register Low Byte Bit 2
                                 .equ	ADCL3	= 3	; ADC Data Register Low Byte Bit 3
                                 .equ	ADCL4	= 4	; ADC Data Register Low Byte Bit 4
                                 .equ	ADCL5	= 5	; ADC Data Register Low Byte Bit 5
                                 .equ	ADCL6	= 6	; ADC Data Register Low Byte Bit 6
                                 .equ	ADCL7	= 7	; ADC Data Register Low Byte Bit 7
                                 
                                 ; SFIOR - Special Function IO Register
                                 .equ	ADTS0	= 5	; ADC Auto Trigger Source 0
                                 .equ	ADTS1	= 6	; ADC Auto Trigger Source 1
                                 .equ	ADTS2	= 7	; ADC Auto Trigger Source 2
                                 
                                 
                                 ; ***** JTAG *************************
                                 ; OCDR - On-Chip Debug Related Register in I/O Memory
                                 .equ	OCDR0	= 0	; On-Chip Debug Register Bit 0
                                 .equ	OCDR1	= 1	; On-Chip Debug Register Bit 1
                                 .equ	OCDR2	= 2	; On-Chip Debug Register Bit 2
                                 .equ	OCDR3	= 3	; On-Chip Debug Register Bit 3
                                 .equ	OCDR4	= 4	; On-Chip Debug Register Bit 4
                                 .equ	OCDR5	= 5	; On-Chip Debug Register Bit 5
                                 .equ	OCDR6	= 6	; On-Chip Debug Register Bit 6
                                 .equ	OCDR7	= 7	; On-Chip Debug Register Bit 7
                                 .equ	IDRD	= OCDR7	; For compatibility
                                 
                                 ; MCUCSR - MCU Control And Status Register
                                 ;.equ	JTRF	= 4	; JTAG Reset Flag
                                 ;.equ	JTD	= 7	; JTAG Interface Disable
                                 
                                 
                                 ; ***** BOOT_LOAD ********************
                                 ; SPMCSR - Store Program Memory Control Register
                                 .equ	SPMCR	= SPMCSR	; For compatibility
                                 .equ	SPMEN	= 0	; Store Program Memory Enable
                                 .equ	PGERS	= 1	; Page Erase
                                 .equ	PGWRT	= 2	; Page Write
                                 .equ	BLBSET	= 3	; Boot Lock Bit Set
                                 .equ	RWWSRE	= 4	; Read While Write section read enable
                                 .equ	ASRE	= RWWSRE	; For compatibility
                                 .equ	RWWSB	= 6	; Read While Write Section Busy
                                 .equ	ASB	= RWWSB	; For compatibility
                                 .equ	SPMIE	= 7	; SPM Interrupt Enable
                                 
                                 
                                 ; ***** PORTA ************************
                                 ; PORTA - Port A Data Register
                                 .equ	PORTA0	= 0	; Port A Data Register bit 0
                                 .equ	PA0	= 0	; For compatibility
                                 .equ	PORTA1	= 1	; Port A Data Register bit 1
                                 .equ	PA1	= 1	; For compatibility
                                 .equ	PORTA2	= 2	; Port A Data Register bit 2
                                 .equ	PA2	= 2	; For compatibility
                                 .equ	PORTA3	= 3	; Port A Data Register bit 3
                                 .equ	PA3	= 3	; For compatibility
                                 .equ	PORTA4	= 4	; Port A Data Register bit 4
                                 .equ	PA4	= 4	; For compatibility
                                 .equ	PORTA5	= 5	; Port A Data Register bit 5
                                 .equ	PA5	= 5	; For compatibility
                                 .equ	PORTA6	= 6	; Port A Data Register bit 6
                                 .equ	PA6	= 6	; For compatibility
                                 .equ	PORTA7	= 7	; Port A Data Register bit 7
                                 .equ	PA7	= 7	; For compatibility
                                 
                                 ; DDRA - Port A Data Direction Register
                                 .equ	DDA0	= 0	; Data Direction Register, Port A, bit 0
                                 .equ	DDA1	= 1	; Data Direction Register, Port A, bit 1
                                 .equ	DDA2	= 2	; Data Direction Register, Port A, bit 2
                                 .equ	DDA3	= 3	; Data Direction Register, Port A, bit 3
                                 .equ	DDA4	= 4	; Data Direction Register, Port A, bit 4
                                 .equ	DDA5	= 5	; Data Direction Register, Port A, bit 5
                                 .equ	DDA6	= 6	; Data Direction Register, Port A, bit 6
                                 .equ	DDA7	= 7	; Data Direction Register, Port A, bit 7
                                 
                                 ; PINA - Port A Input Pins
                                 .equ	PINA0	= 0	; Input Pins, Port A bit 0
                                 .equ	PINA1	= 1	; Input Pins, Port A bit 1
                                 .equ	PINA2	= 2	; Input Pins, Port A bit 2
                                 .equ	PINA3	= 3	; Input Pins, Port A bit 3
                                 .equ	PINA4	= 4	; Input Pins, Port A bit 4
                                 .equ	PINA5	= 5	; Input Pins, Port A bit 5
                                 .equ	PINA6	= 6	; Input Pins, Port A bit 6
                                 .equ	PINA7	= 7	; Input Pins, Port A bit 7
                                 
                                 
                                 ; ***** PORTB ************************
                                 ; PORTB - Port B Data Register
                                 .equ	PORTB0	= 0	; Port B Data Register bit 0
                                 .equ	PB0	= 0	; For compatibility
                                 .equ	PORTB1	= 1	; Port B Data Register bit 1
                                 .equ	PB1	= 1	; For compatibility
                                 .equ	PORTB2	= 2	; Port B Data Register bit 2
                                 .equ	PB2	= 2	; For compatibility
                                 .equ	PORTB3	= 3	; Port B Data Register bit 3
                                 .equ	PB3	= 3	; For compatibility
                                 .equ	PORTB4	= 4	; Port B Data Register bit 4
                                 .equ	PB4	= 4	; For compatibility
                                 .equ	PORTB5	= 5	; Port B Data Register bit 5
                                 .equ	PB5	= 5	; For compatibility
                                 .equ	PORTB6	= 6	; Port B Data Register bit 6
                                 .equ	PB6	= 6	; For compatibility
                                 .equ	PORTB7	= 7	; Port B Data Register bit 7
                                 .equ	PB7	= 7	; For compatibility
                                 
                                 ; DDRB - Port B Data Direction Register
                                 .equ	DDB0	= 0	; Port B Data Direction Register bit 0
                                 .equ	DDB1	= 1	; Port B Data Direction Register bit 1
                                 .equ	DDB2	= 2	; Port B Data Direction Register bit 2
                                 .equ	DDB3	= 3	; Port B Data Direction Register bit 3
                                 .equ	DDB4	= 4	; Port B Data Direction Register bit 4
                                 .equ	DDB5	= 5	; Port B Data Direction Register bit 5
                                 .equ	DDB6	= 6	; Port B Data Direction Register bit 6
                                 .equ	DDB7	= 7	; Port B Data Direction Register bit 7
                                 
                                 ; PINB - Port B Input Pins
                                 .equ	PINB0	= 0	; Port B Input Pins bit 0
                                 .equ	PINB1	= 1	; Port B Input Pins bit 1
                                 .equ	PINB2	= 2	; Port B Input Pins bit 2
                                 .equ	PINB3	= 3	; Port B Input Pins bit 3
                                 .equ	PINB4	= 4	; Port B Input Pins bit 4
                                 .equ	PINB5	= 5	; Port B Input Pins bit 5
                                 .equ	PINB6	= 6	; Port B Input Pins bit 6
                                 .equ	PINB7	= 7	; Port B Input Pins bit 7
                                 
                                 
                                 ; ***** PORTC ************************
                                 ; PORTC - Port C Data Register
                                 .equ	PORTC0	= 0	; Port C Data Register bit 0
                                 .equ	PC0	= 0	; For compatibility
                                 .equ	PORTC1	= 1	; Port C Data Register bit 1
                                 .equ	PC1	= 1	; For compatibility
                                 .equ	PORTC2	= 2	; Port C Data Register bit 2
                                 .equ	PC2	= 2	; For compatibility
                                 .equ	PORTC3	= 3	; Port C Data Register bit 3
                                 .equ	PC3	= 3	; For compatibility
                                 .equ	PORTC4	= 4	; Port C Data Register bit 4
                                 .equ	PC4	= 4	; For compatibility
                                 .equ	PORTC5	= 5	; Port C Data Register bit 5
                                 .equ	PC5	= 5	; For compatibility
                                 .equ	PORTC6	= 6	; Port C Data Register bit 6
                                 .equ	PC6	= 6	; For compatibility
                                 .equ	PORTC7	= 7	; Port C Data Register bit 7
                                 .equ	PC7	= 7	; For compatibility
                                 
                                 ; DDRC - Port C Data Direction Register
                                 .equ	DDC0	= 0	; Port C Data Direction Register bit 0
                                 .equ	DDC1	= 1	; Port C Data Direction Register bit 1
                                 .equ	DDC2	= 2	; Port C Data Direction Register bit 2
                                 .equ	DDC3	= 3	; Port C Data Direction Register bit 3
                                 .equ	DDC4	= 4	; Port C Data Direction Register bit 4
                                 .equ	DDC5	= 5	; Port C Data Direction Register bit 5
                                 .equ	DDC6	= 6	; Port C Data Direction Register bit 6
                                 .equ	DDC7	= 7	; Port C Data Direction Register bit 7
                                 
                                 ; PINC - Port C Input Pins
                                 .equ	PINC0	= 0	; Port C Input Pins bit 0
                                 .equ	PINC1	= 1	; Port C Input Pins bit 1
                                 .equ	PINC2	= 2	; Port C Input Pins bit 2
                                 .equ	PINC3	= 3	; Port C Input Pins bit 3
                                 .equ	PINC4	= 4	; Port C Input Pins bit 4
                                 .equ	PINC5	= 5	; Port C Input Pins bit 5
                                 .equ	PINC6	= 6	; Port C Input Pins bit 6
                                 .equ	PINC7	= 7	; Port C Input Pins bit 7
                                 
                                 
                                 ; ***** PORTD ************************
                                 ; PORTD - Port D Data Register
                                 .equ	PORTD0	= 0	; Port D Data Register bit 0
                                 .equ	PD0	= 0	; For compatibility
                                 .equ	PORTD1	= 1	; Port D Data Register bit 1
                                 .equ	PD1	= 1	; For compatibility
                                 .equ	PORTD2	= 2	; Port D Data Register bit 2
                                 .equ	PD2	= 2	; For compatibility
                                 .equ	PORTD3	= 3	; Port D Data Register bit 3
                                 .equ	PD3	= 3	; For compatibility
                                 .equ	PORTD4	= 4	; Port D Data Register bit 4
                                 .equ	PD4	= 4	; For compatibility
                                 .equ	PORTD5	= 5	; Port D Data Register bit 5
                                 .equ	PD5	= 5	; For compatibility
                                 .equ	PORTD6	= 6	; Port D Data Register bit 6
                                 .equ	PD6	= 6	; For compatibility
                                 .equ	PORTD7	= 7	; Port D Data Register bit 7
                                 .equ	PD7	= 7	; For compatibility
                                 
                                 ; DDRD - Port D Data Direction Register
                                 .equ	DDD0	= 0	; Port D Data Direction Register bit 0
                                 .equ	DDD1	= 1	; Port D Data Direction Register bit 1
                                 .equ	DDD2	= 2	; Port D Data Direction Register bit 2
                                 .equ	DDD3	= 3	; Port D Data Direction Register bit 3
                                 .equ	DDD4	= 4	; Port D Data Direction Register bit 4
                                 .equ	DDD5	= 5	; Port D Data Direction Register bit 5
                                 .equ	DDD6	= 6	; Port D Data Direction Register bit 6
                                 .equ	DDD7	= 7	; Port D Data Direction Register bit 7
                                 
                                 ; PIND - Port D Input Pins
                                 .equ	PIND0	= 0	; Port D Input Pins bit 0
                                 .equ	PIND1	= 1	; Port D Input Pins bit 1
                                 .equ	PIND2	= 2	; Port D Input Pins bit 2
                                 .equ	PIND3	= 3	; Port D Input Pins bit 3
                                 .equ	PIND4	= 4	; Port D Input Pins bit 4
                                 .equ	PIND5	= 5	; Port D Input Pins bit 5
                                 .equ	PIND6	= 6	; Port D Input Pins bit 6
                                 .equ	PIND7	= 7	; Port D Input Pins bit 7
                                 
                                 
                                 ; ***** WATCHDOG *********************
                                 ; WDTCR - Watchdog Timer Control Register
                                 .equ	WDP0	= 0	; Watch Dog Timer Prescaler bit 0
                                 .equ	WDP1	= 1	; Watch Dog Timer Prescaler bit 1
                                 .equ	WDP2	= 2	; Watch Dog Timer Prescaler bit 2
                                 .equ	WDE	= 3	; Watch Dog Enable
                                 .equ	WDTOE	= 4	; RW
                                 .equ	WDDE	= WDTOE	; For compatibility
                                 
                                 
                                 
                                 ; ***** LOCKSBITS ********************************************************
                                 .equ	LB1	= 0	; Lock bit
                                 .equ	LB2	= 1	; Lock bit
                                 .equ	BLB01	= 2	; Boot Lock bit
                                 .equ	BLB02	= 3	; Boot Lock bit
                                 .equ	BLB11	= 4	; Boot lock bit
                                 .equ	BLB12	= 5	; Boot lock bit
                                 
                                 
                                 ; ***** FUSES ************************************************************
                                 ; LOW fuse bits
                                 .equ	CKSEL0	= 0	; Select Clock Source
                                 .equ	CKSEL1	= 1	; Select Clock Source
                                 .equ	CKSEL2	= 2	; Select Clock Source
                                 .equ	CKSEL3	= 3	; Select Clock Source
                                 .equ	SUT0	= 4	; Select start-up time
                                 .equ	SUT1	= 5	; Select start-up time
                                 .equ	BODEN	= 6	; Brown out detector enable
                                 .equ	BODLEVEL	= 7	; Brown out detector trigger level
                                 
                                 ; HIGH fuse bits
                                 .equ	BOOTRST	= 0	; Select Reset Vector
                                 .equ	BOOTSZ0	= 1	; Select Boot Size
                                 .equ	BOOTSZ1	= 2	; Select Boot Size
                                 .equ	EESAVE	= 3	; EEPROM memory is preserved through chip erase
                                 .equ	CKOPT	= 4	; Oscillator Options
                                 .equ	SPIEN	= 5	; Enable Serial programming and Data Downloading
                                 .equ	JTAGEN	= 6	; Enable JTAG
                                 .equ	OCDEN	= 7	; Enable OCD
                                 
                                 
                                 
                                 ; ***** CPU REGISTER DEFINITIONS *****************************************
                                 .def	XH	= r27
                                 .def	XL	= r26
                                 .def	YH	= r29
                                 .def	YL	= r28
                                 .def	ZH	= r31
                                 .def	ZL	= r30
                                 
                                 
                                 
                                 ; ***** DATA MEMORY DECLARATIONS *****************************************
                                 .equ	FLASHEND	= 0x1fff	; Note: Word address
                                 .equ	IOEND	= 0x003f
                                 .equ	SRAM_START	= 0x0060
                                 .equ	SRAM_SIZE	= 1024
                                 .equ	RAMEND	= 0x045f
                                 .equ	XRAMEND	= 0x0000
                                 .equ	E2END	= 0x01ff
                                 .equ	EEPROMEND	= 0x01ff
                                 .equ	EEADRBITS	= 9
                                 #pragma AVRPART MEMORY PROG_FLASH 16384
                                 #pragma AVRPART MEMORY EEPROM 512
                                 #pragma AVRPART MEMORY INT_SRAM SIZE 1024
                                 #pragma AVRPART MEMORY INT_SRAM START_ADDR 0x60
                                 
                                 
                                 
                                 ; ***** BOOTLOADER DECLARATIONS ******************************************
                                 .equ	NRWW_START_ADDR	= 0x1c00
                                 .equ	NRWW_STOP_ADDR	= 0x1fff
                                 .equ	RWW_START_ADDR	= 0x0
                                 .equ	RWW_STOP_ADDR	= 0x1bff
                                 .equ	PAGESIZE	= 64
                                 .equ	FIRSTBOOTSTART	= 0x1f80
                                 .equ	SECONDBOOTSTART	= 0x1f00
                                 .equ	THIRDBOOTSTART	= 0x1e00
                                 .equ	FOURTHBOOTSTART	= 0x1c00
                                 .equ	SMALLBOOTSTART	= FIRSTBOOTSTART
                                 .equ	LARGEBOOTSTART	= FOURTHBOOTSTART
                                 
                                 
                                 
                                 ; ***** INTERRUPT VECTORS ************************************************
                                 .equ	INT0addr	= 0x0002	; External Interrupt Request 0
                                 .equ	INT1addr	= 0x0004	; External Interrupt Request 1
                                 .equ	OC2addr	= 0x0006	; Timer/Counter2 Compare Match
                                 .equ	OVF2addr	= 0x0008	; Timer/Counter2 Overflow
                                 .equ	ICP1addr	= 0x000a	; Timer/Counter1 Capture Event
                                 .equ	OC1Aaddr	= 0x000c	; Timer/Counter1 Compare Match A
                                 .equ	OC1Baddr	= 0x000e	; Timer/Counter1 Compare Match B
                                 .equ	OVF1addr	= 0x0010	; Timer/Counter1 Overflow
                                 .equ	OVF0addr	= 0x0012	; Timer/Counter0 Overflow
                                 .equ	SPIaddr	= 0x0014	; Serial Transfer Complete
                                 .equ	URXCaddr	= 0x0016	; USART, Rx Complete
                                 .equ	UDREaddr	= 0x0018	; USART Data Register Empty
                                 .equ	UTXCaddr	= 0x001a	; USART, Tx Complete
                                 .equ	ADCCaddr	= 0x001c	; ADC Conversion Complete
                                 .equ	ERDYaddr	= 0x001e	; EEPROM Ready
                                 .equ	ACIaddr	= 0x0020	; Analog Comparator
                                 .equ	TWIaddr	= 0x0022	; 2-wire Serial Interface
                                 .equ	INT2addr	= 0x0024	; External Interrupt Request 2
                                 .equ	OC0addr	= 0x0026	; Timer/Counter0 Compare Match
                                 .equ	SPMRaddr	= 0x0028	; Store Program Memory Ready
                                 
                                 .equ	INT_VECTORS_SIZE	= 42	; size in words
                                 
                                 #endif  /* _M16ADEF_INC_ */
                                 
                                 
                                 ; TSIU51-1.asm
                                 ;
                                 ; Created: 2019-01-29 10:41:18
                                 ; Author : Jensg
                                 ;
                                 
                                 	.org		0
000000 c02e                      	rjmp		COLD
                                 	.org		INT1addr
000004 c0c9                      	rjmp		BUTTON_PRESSED
                                 
000005 4241
000006 4443
000007 4645
000008 4847
000009 4a49
00000a 4c4b
00000b 4e4d
00000c 504f
00000d 5251
00000e 5453
00000f 5655
000010 5857
000011 5a59
000012 1513
000013 0017                      BOKSTAV: .db "ABCDEFGHIJKLMNOPQRSTUVWXYZ",$13,$15,$17,$0
                                 
000014 4120
000015 564e
000016 4e15
000017 2044                      USED_MESSAGE: .db " ANV",$15,"ND " // lgga till space frst
000018 5620
000019 4c41
00001a 4142
00001b 2052                      FREE_MESSAGE: .db " VALBAR " //lga till space frst
00001c 5247
00001d 5441
00001e 4954
00001f 2153                      WIN_MESSAGE: .db "GRATTIS",$21
000020 5544
000021 5320
000022 4755
000023 5245                      LOSE_MESSAGE: .db "DU SUGER"//"F",$17,"RLORAT" //space $20
000024 5220
000025 5449
000026 5241
000027 2021                      DRAW_MESSAGE:	.db " RITAR",$21,$20
000028 5320
000029 4154
00002a 5452
00002b 2021                      START_MESSAGE: .db " START",$21,$20
00002c 0301
00002d 0602
00002e 0504                      RAINBOW: .db $01,$03,$02,$06,$04,$05
                                 
                                 	.dseg 
                                 USED:
000060                           	.byte		29
                                 CURRENT_LETTER:
00007d                           	.byte		1
                                 START_STATUS:
00007e                           	.byte		1
                                 	.cseg
                                 
                                 COLD:
00002f ef0f                      	ldi		r16,$FF
                                 INITIAL_DELAY:	
000030 950a                      	dec		r16
000031 f7f1                      	brne	INITIAL_DELAY
000032 e004                      	ldi		r16,HIGH(RAMEND)
000033 bf0e                      	out		SPH,r16
000034 e50f                      	ldi		r16,LOW(RAMEND)
000035 bf0d                      	out		SPL,r16
000036 d11c                      	rcall	INIT
                                 
                                 
                                 WARM:
000037 d003                      	rcall	START_FUNCTION
000038 d032                      	rcall	PRINT_LETTER
                                 
                                 MAIN_LOOP:
000039 d05f                      	rcall	ROTARY_CHECK
00003a cffe                      	rjmp	MAIN_LOOP
                                 
                                 
                                 START_FUNCTION:
00003b e0f0                      	ldi		ZH,HIGH(START_MESSAGE*2)
00003c e5e0                      	ldi		ZL,LOW(START_MESSAGE*2)
00003d d048                      	rcall	PRINT_ENTIRE_DISPLAY
00003e b300                      	in		r16,PIND
00003f 930f                      	push	r16
000040 e507                      	ldi		r16,$57
                                 
                                 START_STALL:
000041 d0e9                      	rcall	LONG_DELAY
000042 9502                      	swap	r16
000043 bb02                      	out		PORTD,r16
000044 9110 007e                 	lds		r17,START_STATUS
000046 3010                      	cpi		r17,$00
000047 f3c9                      	breq	START_STALL
                                 START_DONE:
000048 910f                      	pop		r16
000049 bb02                      	out		PORTD,r16
00004a 9508                      	ret
                                 
                                 USED_CHECK:
                                 	/*
                                 	Kolla i tabell ver anvnda
                                 	om anvnd gr lampa rd
                                 	om inte gr grn
                                 	om anvnd
                                 	skriv anvnd
                                 	annars skriv valbar
                                 	*/
00004b 930f                      	push	r16
00004c 931f                      	push	r17
00004d e0d0                      	ldi		YH,HIGH(USED)
00004e e6c0                      	ldi		YL,LOW(USED)
00004f 0fc2                      	add		YL,r18
000050 8108                      	ld		r16,Y
000051 3000                      	cpi		r16,0
000052 f431                      	brne	USED_CHECK_TRUE
000053 9a90                      	sbi		PORTD,0
000054 9891                      	cbi		PORTD,1
000055 9a92                      	sbi		PORTD,2
000056 e0f0                      	ldi		ZH,HIGH(FREE_MESSAGE*2)
000057 e3e0                      	ldi		ZL,LOW(FREE_MESSAGE*2)
000058 c005                      	rjmp	USED_CHECK_FALSE
                                 USED_CHECK_TRUE:
000059 9890                      	cbi		PORTD,0
00005a 9a91                      	sbi		PORTD,1
00005b 9a92                      	sbi		PORTD,2
00005c e0f0                      	ldi		ZH,HIGH(USED_MESSAGE*2)
00005d e2e8                      	ldi		ZL,LOW(USED_MESSAGE*2)
                                 USED_CHECK_FALSE:
00005e e006                      	ldi		r16,$06 //Fixat s att vi clearar tomma rutan till vnster om meddelandet
00005f 0fe0                      	add		ZL,r16
000060 e027                      	ldi		r18,$07 //samma hr
000061 e007                      	ldi		r16,$07
                                 USED_CHECK_PRINT_LOOP:
000062 9114                      	lpm		r17,Z
000063 d014                      	rcall	PRINT_DISPLAY
000064 95ea                      	dec		ZL
000065 950a                      	dec		r16
000066 952a                      	dec		r18
000067 f7d1                      	brne	USED_CHECK_PRINT_LOOP
000068 911f                      	pop		r17
000069 910f                      	pop		r16
00006a 9508                      	ret
                                 
                                 	
                                 PRINT_LETTER:
00006b 930f                      	push	r16
00006c 931f                      	push	r17
00006d 932f                      	push	r18
00006e e000                      	ldi		r16,$00
00006f 9120 007d                 	lds		r18,CURRENT_LETTER
000071 d01e                      	rcall	LOAD_LETTER								
000072 d005                      	rcall	PRINT_DISPLAY
000073 dfd7                      	rcall	USED_CHECK
000074 912f                      	pop		r18
000075 911f                      	pop		r17
000076 910f                      	pop		r16
000077 9508                      	ret
                                 
                                 PRINT_DISPLAY:
000078 933f                      	push	r19
000079 e136                      	ldi		r19,PINB
00007a 7f38                      	andi	r19,$F8
00007b 2b03                      	or		r16,r19
00007c bb08                      	out		PORTB,r16	//a0-a2 - 0 (Lngst till vnster)		
00007d d0a7                      	rcall	SHORT_DELAY
00007e bb1b                      	out		PORTA,r17
00007f d0a5                      	rcall	SHORT_DELAY
000080 98af                      	cbi		PORTC,7 //ce lg
000081 d0a3                      	rcall	SHORT_DELAY
000082 9aaf                      	sbi		PORTC,7 //ce hg
000083 d0a1                      	rcall	SHORT_DELAY
000084 913f                      	pop		r19
000085 9508                      	ret
                                 
                                 	PRINT_ENTIRE_DISPLAY:
                                 		//Skriver hela displayen
                                 		//Krver att rtt tabell r laddad i z-register frst. Tabellen mste vara 8 tecken lng.
000086 e007                      	ldi		r16,$07  //ladda platsen fr sista bokstaven i tabellen. 
000087 0fe0                      	add		ZL,r16  //hmta den platsen i tabellen 'T'
000088 e028                      	ldi		r18,$08 //antalet loops
                                 PRINT_ENTIRE_DISPLAY_LOOP:
000089 9114                      	lpm		r17,Z
00008a dfed                      	rcall	PRINT_DISPLAY
00008b 95ea                      	dec		ZL
00008c 950a                      	dec		r16
00008d 952a                      	dec		r18
00008e f7d1                      	brne	PRINT_ENTIRE_DISPLAY_LOOP
00008f 9508                      	ret
                                 
                                 LOAD_LETTER:
000090 93ff                      	push	ZH
000091 93ef                      	push	ZL
000092 e0f0                      	ldi		ZH,HIGH(BOKSTAV*2)
000093 e0ea                      	ldi		ZL,LOW(BOKSTAV*2)
000094 0fe2                      	add		ZL,r18
000095 9114                      	lpm		r17,Z
000096 91ef                      	pop		ZL
000097 91ff                      	pop		ZH
000098 9508                      	ret
                                 
                                 
                                 ROTARY_CHECK:
                                 			//D6, D7 r knappen
000099 9b87                      	sbis	PIND,7
00009a c003                      	rjmp	LEFT_CHECK_DONE
00009b 9986                      	sbic	PIND,6
00009c c001                      	rjmp	LEFT_CHECK_DONE
00009d d006                      	rcall	LEFT
                                 LEFT_CHECK_DONE:
00009e 9b86                      	sbis	PIND,6
00009f c003                      	rjmp	RIGHT_CHECK_DONE
0000a0 9987                      	sbic	PIND,7
0000a1 c001                      	rjmp	RIGHT_CHECK_DONE
0000a2 d016                      	rcall	RIGHT
                                 RIGHT_CHECK_DONE:
0000a3 9508                      	ret
                                 
                                 
                                 LEFT:
0000a4 9120 007d                 	lds		r18,CURRENT_LETTER
0000a6 ef0f                      	ldi		r16,$FF
                                 LEFT_LOOP:
0000a7 950a                      	dec		r16
0000a8 f7f1                      	brne	LEFT_LOOP
0000a9 9987                      	sbic	PIND,7
0000aa c00d                      	rjmp	LEFT_DONE
                                 
0000ab 9523                      	inc		r18
0000ac 312d                      	cpi		r18,$1D
0000ad f409                      	brne	LEFT_CHECK_1
0000ae e020                      	ldi		r18,$00
                                 	
                                 LEFT_CHECK_1:
0000af 9986                      	sbic	PIND,6
0000b0 cffe                      	rjmp	LEFT_CHECK_1
                                 LEFT_CHECK_2:
0000b1 9b87                      	sbis	PIND,7
0000b2 cffe                      	rjmp	LEFT_CHECK_2
0000b3 9b86                      	sbis	PIND,6
0000b4 cffc                      	rjmp	LEFT_CHECK_2
0000b5 9320 007d                 	sts		CURRENT_LETTER,r18
0000b7 dfb3                      	rcall	PRINT_LETTER
                                 LEFT_DONE:
0000b8 9508                      	ret	
                                 
                                 RIGHT:
0000b9 9120 007d                 	lds		r18,CURRENT_LETTER
0000bb ef0f                      	ldi		r16,$FF
                                 RIGHT_LOOP:
0000bc 950a                      	dec		r16
0000bd f7f1                      	brne	RIGHT_LOOP
0000be 9986                      	sbic	PIND,6
0000bf c00d                      	rjmp	RIGHT_DONE
0000c0 952a                      	dec		r18
0000c1 3f2f                      	cpi		r18,$FF
0000c2 f409                      	brne	RIGHT_CHECK_1
0000c3 e12c                      	ldi		r18,$1C
                                 RIGHT_CHECK_1:
0000c4 9987                      	sbic	PIND,7
0000c5 cffe                      	rjmp	RIGHT_CHECK_1
                                 RIGHT_CHECK_2:
0000c6 9b86                      	sbis	PIND,6
0000c7 cffe                      	rjmp	RIGHT_CHECK_2
0000c8 9b87                      	sbis	PIND,7
0000c9 cffc                      	rjmp	RIGHT_CHECK_2
0000ca 9320 007d                 	sts		CURRENT_LETTER,r18
0000cc df9e                      	rcall	PRINT_LETTER
                                 RIGHT_DONE:
0000cd 9508                      	ret	
                                 
                                 
                                 
                                 
                                 BUTTON_PRESSED:
0000ce 930f                      	push	r16
0000cf 931f                      	push	r17
0000d0 932f                      	push	r18
0000d1 938f                      	push	r24
0000d2 939f                      	push	r25
0000d3 93df                      	push	YH
0000d4 93cf                      	push	YL
0000d5 93ff                      	push	ZH
0000d6 93ef                      	push	ZL
0000d7 b70f                      	in		r16,SREG
0000d8 930f                      	push	r16
                                 	
0000d9 9100 007e                 	lds		r16,START_STATUS
0000db 3000                      	cpi		r16,$00
0000dc f429                      	brne	GAME_IN_PROGRESS
0000dd 9503                      	inc		r16
0000de 9300 007e                 	sts		START_STATUS,r16
0000e0 d044                      	rcall	SHORT_DELAY
                                 				//HR R KOD SOM INITIERAR PLOTTER (Fr den att rita spaces o.s.v.)
0000e1 c025                      	rjmp	BUTTON_PRESSED_END
                                 
                                 GAME_IN_PROGRESS:
                                 	//Kontrollerar om nuvarande bokstav r anvnd och hoppar i s fall till slut av funktionen
0000e2 9100 007d                 	lds		r16,CURRENT_LETTER
0000e4 e0d0                      	ldi		YH,HIGH(USED)
0000e5 e6c0                      	ldi		YL,LOW(USED)
0000e6 0fc0                      	add		YL,r16
0000e7 8108                      	ld		r16,Y
0000e8 3000                      	cpi		r16,$00
0000e9 f4e9                      	brne	BUTTON_PRESSED_END
                                 
                                 DRAW:
0000ea e0f0                      	ldi		ZH,HIGH(DRAW_MESSAGE*2)
0000eb e4e8                      	ldi		ZL,LOW(DRAW_MESSAGE*2)
0000ec e007                      	ldi		r16,$07 //sista platsen i tabellen
0000ed 0fe0                      	add		ZL,r16
0000ee e028                      	ldi		r18,$08
                                 DRAW_LOOP:
0000ef 9114                      	lpm		r17,Z
0000f0 df87                      	rcall	PRINT_DISPLAY
0000f1 95ea                      	dec		ZL
0000f2 950a                      	dec		r16
0000f3 952a                      	dec		r18
0000f4 f7d1                      	brne	DRAW_LOOP
0000f5 b310                      	in		r17,PIND  //sparar D
0000f6 7f18                      	andi	r17,$F8
0000f7 6014                      	ori		r17,$04  //ndrar frgen till gul
0000f8 931f                      	push	r17  //lgger PORTD p stacken
0000f9 e407                      	ldi		r16,$47 //Gul
                                 
                                 DRAW_STALL:
0000fa 9502                      	swap	r16
0000fb bb02                      	out		PORTD,r16
0000fc d02e                      	rcall	LONG_DELAY
                                 
                                 	//Hr mste vi vnta p svar frn plottern
                                 
                                 	//rjmp	DRAW_STALL
                                 
                                 	//val fr fortstt
                                 	//val och rcall WIN
                                 	//val och rcall LOSE
                                 	
                                 NEXT_LETTER:
0000fd 911f                      	pop		r17 //Hmtar portD frn stacken
0000fe bb12                      	out		PORTD,r17 // tillbaka p r17
0000ff 9120 007d                 	lds		r18,CURRENT_LETTER
000101 e0d0                      	ldi		YH,HIGH(USED)
000102 e6c0                      	ldi		YL,LOW(USED)
000103 0fc2                      	add		YL,r18
000104 e001                      	ldi		r16,$01
000105 8308                      	st		Y,r16
000106 df64                      	rcall	PRINT_LETTER
                                 
                                 BUTTON_PRESSED_END:
000107 9993                      	sbic	PORTD,3
000108 cffe                      	rjmp	BUTTON_PRESSED_END
000109 e200                      	ldi		r16,$20
                                 BUTTON_PRESSED_END_LOOP:
00010a d01a                      	rcall	SHORT_DELAY
00010b 950a                      	dec		r16
00010c f7e9                      	brne	BUTTON_PRESSED_END_LOOP
00010d b70a                      	in		r16,GIFR
00010e 7800                      	andi	r16,$80
00010f 3800                      	cpi		r16,$80
000110 f411                      	brne	GIFR_NOT_SET
000111 e800                      	ldi		r16,(1<<INTF1)
000112 bf0a                      	out		GIFR,r16
                                 GIFR_NOT_SET:
000113 910f                      	pop		r16
000114 bf0f                      	out		SREG,r16
000115 91ef                      	pop		ZL
000116 91ff                      	pop		ZH
000117 91cf                      	pop		YL
000118 91df                      	pop		YH
000119 919f                      	pop		r25
00011a 918f                      	pop		r24
00011b 912f                      	pop		r18
00011c 911f                      	pop		r17
00011d 910f                      	pop		r16
00011e 9518                      	reti
                                 
                                 
                                 INITIATE_SPI_TRANSFER:
                                 		//Frutstter rtt data i r16
00011f 98c4                      	cbi		PORTB,4			//Slave select lg
000120 b90f                      	out		SPDR,r16
                                 SPI_WAIT:
000121 9b77                      	sbis	SPSR,SPIF
000122 cffe                      	rjmp	SPI_WAIT
000123 9ac4                      	sbi		PORTB,4			//Slave select hg
000124 9508                      	ret
                                 
                                 SHORT_DELAY:
000125 930f                      	push	r16
000126 ef0f                      	ldi		r16,$FF
                                 SHORT_DELAY_LOOP:
000127 950a                      	dec		r16
000128 f7f1                      	brne	SHORT_DELAY_LOOP
000129 910f                      	pop		r16
00012a 9508                      	ret	
                                 
                                 LONG_DELAY:
00012b 938f                      	push	r24
00012c 939f                      	push	r25
00012d ef8f                      	ldi		r24,$FF
00012e e09e                      	ldi		r25,$0E
                                 LONG_DELAY_LOOP:
00012f dff5                      	rcall	SHORT_DELAY
000130 9701                      	sbiw	r25:r24,1
000131 f7e9                      	brne	LONG_DELAY_LOOP
000132 919f                      	pop		r25
000133 918f                      	pop		r24
000134 9508                      	ret
                                 
                                 
                                 
                                 
                                 WIN:
000135 94f8                      	cli
000136 e0f0                      	ldi		ZH,HIGH(WIN_MESSAGE*2)
000137 e3e8                      	ldi		ZL,LOW(WIN_MESSAGE*2)
000138 df4d                      	rcall	PRINT_ENTIRE_DISPLAY
000139 e0f0                      	ldi		ZH,HIGH(RAINBOW*2)
00013a e5e8                      	ldi		ZL,LOW(RAINBOW*2)
00013b 2711                      	clr		r17
                                 WIN_STALL:
00013c 9105                      	lpm		r16,Z+
00013d 3005                      	cpi		r16,$05
00013e f409                      	brne	WIN_COLOUR_CHECK_DONE
00013f 50e6                      	subi	ZL,$06
                                 WIN_COLOUR_CHECK_DONE:
000140 bb02                      	out		PORTD,r16
000141 ef8f                      	ldi		r24,$FF
000142 e094                      	ldi		r25,$04
                                 WIN_DELAY_LOOP:
000143 dfe1                      	rcall	SHORT_DELAY
000144 9701                      	sbiw	r24:r25,1
000145 f7e9                      	brne	WIN_DELAY_LOOP
000146 cff5                      	rjmp	WIN_STALL
000147 9508                      	ret
                                 
                                 
                                 
                                 LOSE:
000148 94f8                      	cli
000149 e0f0                      	ldi		ZH,HIGH(LOSE_MESSAGE*2)
00014a e4e0                      	ldi		ZL,LOW(LOSE_MESSAGE*2)
00014b df3a                      	rcall	PRINT_ENTIRE_DISPLAY
00014c 2711                      	clr		r17
00014d e706                      	ldi		r16,$76 // ladda rd frg
                                 	//ldi		r18,$1 //behvs fr XOR, vi vill ndra p bit 0
                                 LOSE_STALL:
                                 	//eor		r16,r18		//XOR r16, med ett. ndrar frn rd frg till ingen frg
00014e 9502                      	swap	r16
00014f bb02                      	out		PORTD,r16
000150 dfda                      	rcall	LONG_DELAY
000151 cffc                      	rjmp	LOSE_STALL
000152 9508                      	ret
                                 
                                 
                                 	
                                 	INIT:
000153 e025                      	ldi		r18,$05 //temp satt dioden till grn
000154 bb22                      	out		PORTD,r18// same same
000155 9aa8                      	sbi		PORTC,0		//a3-1
000156 9aa9                      	sbi		PORTC,1		//a4-1
000157 9aaf                      	sbi		PORTC,7		//Stt ce hg fr skrmen
000158 9a95                      	sbi		PORTD,5		//Flash hg
000159 dfcb                      	rcall	SHORT_DELAY
00015a ef0f                      	ldi		r16,$FF
00015b bb0a                      	out		DDRA,r16
00015c eb07                      	ldi		r16,$B7
00015d bb07                      	out		DDRB,r16
00015e e803                      	ldi		r16,$83
00015f bb04                      	out		DDRC,r16
000160 e307                      	ldi		r16,$37
000161 bb01                      	out		DDRD,r16
                                 
                                 			//Stt alla minnesbitar fr anvnda bokstver till noll
000162 e000                      	ldi		r16,$0
000163 e0d0                      	ldi		YH,HIGH(USED)
000164 e6c0                      	ldi		YL,LOW(USED)
000165 e010                      	ldi		r17,$0
                                 CLEAR_LOOP:
000166 9309                      	st		Y+,r16
000167 9513                      	inc		r17
000168 311f                      	cpi		r17,$1F
000169 f7e1                      	brne	CLEAR_LOOP
                                 
                                 	//konfigurera SPI
00016a e501                      	ldi		r16,(1<<SPE)|(1<<MSTR)|(1<<SPR0)
00016b b90d                      	out		SPCR,r16
                                 
                                 
                                 	//konfigurera avbrott
00016c e808                      	ldi		r16,(1<<ISC11)|(0<<ISC10)|(1<<INT1)
00016d bf05                      	out		MCUCR,r16
                                 	//aktivera avbrott
00016e e800                      	ldi		r16,(1<<INT1)
00016f bf0b                      	out		GICR,r16
                                 	//aktivera avbrott globalt
000170 9478                      	sei
000171 9508                      	ret
                                 
                                 
                                 
                                 /*LUCK:
                                 	cli
                                 	ldi		ZH,HIGH(LUCK_MESSAGE*2)
                                 	ldi		ZL,LOW(LUCK_MESSAGE*2)
                                 	ldi		r16,$07  //ladda platsen fr sista bokstaven i tabellen. 
                                 	add		ZL,r16  //hmta den platsen i tabellen 'L'
                                 	ldi		r18,$08 //antalet loops
                                 LUCK_LOOP:
                                 	lpm		r17,Z
                                 	rcall	PRINT_DISPLAY
                                 	dec		ZL
                                 	dec		r16
                                 	dec		r18
                                 	brne	LUCK_LOOP
                                 	clr		r17
                                 	*/


RESOURCE USE INFORMATION
------------------------

Notice:
The register and instruction counts are symbol table hit counts,
and hence implicitly used resources are not counted, eg, the
'lpm' instruction without operands implicitly uses r0 and z,
none of which are counted.

x,y,z are separate entities in the symbol table and are
counted separately from r26..r31 here.

.dseg memory usage only counts static data declared with .byte

"ATmega16A" register use summary:
x  :   0 y  :   4 z  :   5 r0 :   0 r1 :   0 r2 :   0 r3 :   0 r4 :   0 
r5 :   0 r6 :   0 r7 :   0 r8 :   0 r9 :   0 r10:   0 r11:   0 r12:   0 
r13:   0 r14:   0 r15:   0 r16:  89 r17:  24 r18:  27 r19:   5 r20:   0 
r21:   0 r22:   0 r23:   0 r24:   8 r25:   8 r26:   0 r27:   0 r28:   9 
r29:   6 r30:  20 r31:  12 
Registers used: 12 out of 35 (34.3%)

"ATmega16A" instruction use summary:
.lds  :   0 .sts  :   0 adc   :   0 add   :   7 adiw  :   0 and   :   0 
andi  :   3 asr   :   0 bclr  :   0 bld   :   0 brbc  :   0 brbs  :   0 
brcc  :   0 brcs  :   0 break :   0 breq  :   1 brge  :   0 brhc  :   0 
brhs  :   0 brid  :   0 brie  :   0 brlo  :   0 brlt  :   0 brmi  :   0 
brne  :  18 brpl  :   0 brsh  :   0 brtc  :   0 brts  :   0 brvc  :   0 
brvs  :   0 bset  :   0 bst   :   0 call  :   0 cbi   :   4 cbr   :   0 
clc   :   0 clh   :   0 cli   :   2 cln   :   0 clr   :   2 cls   :   0 
clt   :   0 clv   :   0 clz   :   0 com   :   0 cp    :   0 cpc   :   0 
cpi   :   9 cpse  :   0 dec   :  15 eor   :   0 fmul  :   0 fmuls :   0 
fmulsu:   0 icall :   0 ijmp  :   0 in    :   4 inc   :   3 jmp   :   0 
ld    :   2 ldd   :   0 ldi   :  61 lds   :   7 lpm   :   9 lsl   :   0 
lsr   :   0 mov   :   0 movw  :   0 mul   :   0 muls  :   0 mulsu :   0 
neg   :   0 nop   :   0 or    :   1 ori   :   1 out   :  21 pop   :  23 
push  :  23 rcall :  30 ret   :  15 reti  :   1 rjmp  :  21 rol   :   0 
ror   :   0 sbc   :   0 sbci  :   0 sbi   :  10 sbic  :   7 sbis  :   7 
sbiw  :   2 sbr   :   0 sbrc  :   0 sbrs  :   0 sec   :   0 seh   :   0 
sei   :   1 sen   :   0 ser   :   0 ses   :   0 set   :   0 sev   :   0 
sez   :   0 sleep :   0 spm   :   0 st    :   2 std   :   0 sts   :   3 
sub   :   0 subi  :   1 swap  :   3 tst   :   0 wdr   :   0 
Instructions used: 33 out of 113 (29.2%)

"ATmega16A" memory use summary [bytes]:
Segment   Begin    End      Code   Data   Used    Size   Use%
---------------------------------------------------------------
[.cseg] 0x000000 0x0002e4    650     84    734   16384   4.5%
[.dseg] 0x000060 0x00007f      0     31     31    1024   3.0%
[.eseg] 0x000000 0x000000      0      0      0     512   0.0%

Assembly complete, 0 errors, 0 warnings
