/*******************************************************************************
Copyright (c) 2022-2024 Rapid Silicon
This source code contains proprietary information belonging to Rapid Silicon
(the "licensor") released under license and non-disclosure agreement to the
recipient (the "licensee").

The information shared and protected by the license and non-disclosure agreement
includes but is not limited to the following:
* operational algorithms of the product
* logos, graphics, source code, and visual presentation of the product
* confidential operational information of the licensor

The recipient of this source code is NOT permitted to publicly disclose,
re-use, archive beyond the period of the license agreement, transfer to a
sub-licensee, or re-implement any portion of the content covered by the license
and non-disclosure agreement without the prior written consent of the licensor.
*********************************************************************************/

Version  : 2024.04
Build    : 1.0.36
Hash     : 7f61936
Date     : Apr 17 2024
Type     : Engineering
Log Time   : Thu Apr 18 11:26:35 2024 GMT

[ 16:26:35 ] Analysis has started
[ 16:26:35 ] Command: /nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/bin/yosys -s /nfs_scratch/scratch/CompilerValidation/abdul_hameed/16apr/Validation/RTL_testcases/RS_FPGA_PRIMITIVES_new/DSP19x2_primitive_inst/EDA-2727/DSP19X2_primitive_inst/run_1/synth_1_1/analysis/DSP19X2_primitive_inst_analyzer.cmd
[ 16:26:35 ] Duration: 68 ms. Max utilization: 43 MB
[ 16:26:35 ] Synthesize has started
[ 16:26:35 ] Command: /nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/bin/yosys -s DSP19X2_primitive_inst.ys -l DSP19X2_primitive_inst_synth.log
[ 16:26:36 ] Duration: 773 ms. Max utilization: 58 MB
