/// Auto-generated register definitions for USART1
/// Family: stm32g0
/// Vendor: STMicro
///
/// DO NOT EDIT - Generated by Alloy Code Generator from CMSIS-SVD

#pragma once

#include <cstdint>

namespace alloy::hal::st::stm32g0::usart1 {

// ============================================================================
// USART1 - Universal synchronous asynchronous receiver transmitter
// Base Address: 0x40013800
// ============================================================================

/// USART1 Register Structure
struct USART1_Registers {

    /// Control register 1
    /// Offset: 0x0000
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t CR1_FIFO_ENABLED;

    /// Control register 1
    /// Offset: 0x0000
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t CR1_FIFO_DISABLED;

    /// Control register 2
    /// Offset: 0x0004
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t CR2;

    /// Control register 3
    /// Offset: 0x0008
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t CR3;

    /// Baud rate register
    /// Offset: 0x000C
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t BRR;

    /// Guard time and prescaler register
    /// Offset: 0x0010
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t GTPR;

    /// Receiver timeout register
    /// Offset: 0x0014
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t RTOR;

    /// Request register
    /// Offset: 0x0018
    /// Reset value: 0x00000000
    /// Access: write-only
    volatile uint32_t RQR;

    /// Interrupt & status register
    /// Offset: 0x001C
    /// Reset value: 0x008000C0
    /// Access: read-only
    volatile uint32_t ISR_FIFO_ENABLED;

    /// Interrupt & status register
    /// Offset: 0x001C
    /// Reset value: 0x000000C0
    /// Access: read-only
    volatile uint32_t ISR_FIFO_DISABLED;

    /// Interrupt flag clear register
    /// Offset: 0x0020
    /// Reset value: 0x00000000
    /// Access: write-only
    volatile uint32_t ICR;

    /// Receive data register
    /// Offset: 0x0024
    /// Reset value: 0x00000000
    /// Access: read-only
    volatile uint32_t RDR;

    /// Transmit data register
    /// Offset: 0x0028
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t TDR;

    /// Prescaler register
    /// Offset: 0x002C
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t PRESC;
};

static_assert(sizeof(USART1_Registers) >= 48, "USART1_Registers size mismatch");

/// USART1 peripheral instance
inline USART1_Registers* USART1() {
    return reinterpret_cast<USART1_Registers*>(0x40013800);
}

}  // namespace alloy::hal::st::stm32g0::usart1
