{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 29 16:48:00 2017 " "Info: Processing started: Wed Mar 29 16:48:00 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Exercise -c Exercise --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Exercise -c Exercise --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "Clk " "Info: Assuming node \"Clk\" is an undefined clock" {  } { { "Exercise.v" "" { Text "E:/EE342 DSD/my_codes/exercise_2/Exercise.v" 3 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "Clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "Clk register register BCDCounter:BCD1\|Counter\[2\] BCDCounter:BCD1\|Counter\[3\] 275.03 MHz Internal " "Info: Clock \"Clk\" Internal fmax is restricted to 275.03 MHz between source register \"BCDCounter:BCD1\|Counter\[2\]\" and destination register \"BCDCounter:BCD1\|Counter\[3\]\"" { { "Info" "ITDB_CLOCK_TCH_TCL" "1.818 ns 1.818 ns 3.636 ns " "Info: fmax restricted to Clock High delay (1.818 ns) plus Clock Low delay (1.818 ns) : restricted to 3.636 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.739 ns + Longest register register " "Info: + Longest register to register delay is 1.739 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns BCDCounter:BCD1\|Counter\[2\] 1 REG LC_X1_Y11_N9 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X1_Y11_N9; Fanout = 5; REG Node = 'BCDCounter:BCD1\|Counter\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { BCDCounter:BCD1|Counter[2] } "NODE_NAME" } } { "BCDCounter.v" "" { Text "E:/EE342 DSD/my_codes/exercise_2/BCDCounter.v" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.132 ns) + CELL(0.607 ns) 1.739 ns BCDCounter:BCD1\|Counter\[3\] 2 REG LC_X1_Y11_N5 4 " "Info: 2: + IC(1.132 ns) + CELL(0.607 ns) = 1.739 ns; Loc. = LC_X1_Y11_N5; Fanout = 4; REG Node = 'BCDCounter:BCD1\|Counter\[3\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.739 ns" { BCDCounter:BCD1|Counter[2] BCDCounter:BCD1|Counter[3] } "NODE_NAME" } } { "BCDCounter.v" "" { Text "E:/EE342 DSD/my_codes/exercise_2/BCDCounter.v" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.607 ns ( 34.91 % ) " "Info: Total cell delay = 0.607 ns ( 34.91 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.132 ns ( 65.09 % ) " "Info: Total interconnect delay = 1.132 ns ( 65.09 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.739 ns" { BCDCounter:BCD1|Counter[2] BCDCounter:BCD1|Counter[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.739 ns" { BCDCounter:BCD1|Counter[2] {} BCDCounter:BCD1|Counter[3] {} } { 0.000ns 1.132ns } { 0.000ns 0.607ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk destination 2.770 ns + Shortest register " "Info: + Shortest clock path from clock \"Clk\" to destination register is 2.770 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns Clk 1 CLK PIN_17 5 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_17; Fanout = 5; CLK Node = 'Clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk } "NODE_NAME" } } { "Exercise.v" "" { Text "E:/EE342 DSD/my_codes/exercise_2/Exercise.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.590 ns) + CELL(0.711 ns) 2.770 ns BCDCounter:BCD1\|Counter\[3\] 2 REG LC_X1_Y11_N5 4 " "Info: 2: + IC(0.590 ns) + CELL(0.711 ns) = 2.770 ns; Loc. = LC_X1_Y11_N5; Fanout = 4; REG Node = 'BCDCounter:BCD1\|Counter\[3\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.301 ns" { Clk BCDCounter:BCD1|Counter[3] } "NODE_NAME" } } { "BCDCounter.v" "" { Text "E:/EE342 DSD/my_codes/exercise_2/BCDCounter.v" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 78.70 % ) " "Info: Total cell delay = 2.180 ns ( 78.70 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.590 ns ( 21.30 % ) " "Info: Total interconnect delay = 0.590 ns ( 21.30 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.770 ns" { Clk BCDCounter:BCD1|Counter[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.770 ns" { Clk {} Clk~out0 {} BCDCounter:BCD1|Counter[3] {} } { 0.000ns 0.000ns 0.590ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk source 2.770 ns - Longest register " "Info: - Longest clock path from clock \"Clk\" to source register is 2.770 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns Clk 1 CLK PIN_17 5 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_17; Fanout = 5; CLK Node = 'Clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk } "NODE_NAME" } } { "Exercise.v" "" { Text "E:/EE342 DSD/my_codes/exercise_2/Exercise.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.590 ns) + CELL(0.711 ns) 2.770 ns BCDCounter:BCD1\|Counter\[2\] 2 REG LC_X1_Y11_N9 5 " "Info: 2: + IC(0.590 ns) + CELL(0.711 ns) = 2.770 ns; Loc. = LC_X1_Y11_N9; Fanout = 5; REG Node = 'BCDCounter:BCD1\|Counter\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.301 ns" { Clk BCDCounter:BCD1|Counter[2] } "NODE_NAME" } } { "BCDCounter.v" "" { Text "E:/EE342 DSD/my_codes/exercise_2/BCDCounter.v" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 78.70 % ) " "Info: Total cell delay = 2.180 ns ( 78.70 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.590 ns ( 21.30 % ) " "Info: Total interconnect delay = 0.590 ns ( 21.30 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.770 ns" { Clk BCDCounter:BCD1|Counter[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.770 ns" { Clk {} Clk~out0 {} BCDCounter:BCD1|Counter[2] {} } { 0.000ns 0.000ns 0.590ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.770 ns" { Clk BCDCounter:BCD1|Counter[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.770 ns" { Clk {} Clk~out0 {} BCDCounter:BCD1|Counter[3] {} } { 0.000ns 0.000ns 0.590ns } { 0.000ns 1.469ns 0.711ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.770 ns" { Clk BCDCounter:BCD1|Counter[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.770 ns" { Clk {} Clk~out0 {} BCDCounter:BCD1|Counter[2] {} } { 0.000ns 0.000ns 0.590ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns + " "Info: + Micro clock to output delay of source is 0.224 ns" {  } { { "BCDCounter.v" "" { Text "E:/EE342 DSD/my_codes/exercise_2/BCDCounter.v" 18 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.037 ns + " "Info: + Micro setup delay of destination is 0.037 ns" {  } { { "BCDCounter.v" "" { Text "E:/EE342 DSD/my_codes/exercise_2/BCDCounter.v" 18 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.739 ns" { BCDCounter:BCD1|Counter[2] BCDCounter:BCD1|Counter[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.739 ns" { BCDCounter:BCD1|Counter[2] {} BCDCounter:BCD1|Counter[3] {} } { 0.000ns 1.132ns } { 0.000ns 0.607ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.770 ns" { Clk BCDCounter:BCD1|Counter[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.770 ns" { Clk {} Clk~out0 {} BCDCounter:BCD1|Counter[3] {} } { 0.000ns 0.000ns 0.590ns } { 0.000ns 1.469ns 0.711ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.770 ns" { Clk BCDCounter:BCD1|Counter[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.770 ns" { Clk {} Clk~out0 {} BCDCounter:BCD1|Counter[2] {} } { 0.000ns 0.000ns 0.590ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "fmax restricted to Clock High delay (%1!s!) plus Clock Low delay (%2!s!) : restricted to %3!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { BCDCounter:BCD1|Counter[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { BCDCounter:BCD1|Counter[3] {} } {  } {  } "" } } { "BCDCounter.v" "" { Text "E:/EE342 DSD/my_codes/exercise_2/BCDCounter.v" 18 -1 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "BCDCounter:BCD1\|Counter\[0\] CntEn Clk 5.230 ns register " "Info: tsu for register \"BCDCounter:BCD1\|Counter\[0\]\" (data pin = \"CntEn\", clock pin = \"Clk\") is 5.230 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.963 ns + Longest pin register " "Info: + Longest pin to register delay is 7.963 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns CntEn 1 PIN PIN_28 5 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_28; Fanout = 5; PIN Node = 'CntEn'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CntEn } "NODE_NAME" } } { "Exercise.v" "" { Text "E:/EE342 DSD/my_codes/exercise_2/Exercise.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.627 ns) + CELL(0.867 ns) 7.963 ns BCDCounter:BCD1\|Counter\[0\] 2 REG LC_X1_Y11_N6 6 " "Info: 2: + IC(5.627 ns) + CELL(0.867 ns) = 7.963 ns; Loc. = LC_X1_Y11_N6; Fanout = 6; REG Node = 'BCDCounter:BCD1\|Counter\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.494 ns" { CntEn BCDCounter:BCD1|Counter[0] } "NODE_NAME" } } { "BCDCounter.v" "" { Text "E:/EE342 DSD/my_codes/exercise_2/BCDCounter.v" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.336 ns ( 29.34 % ) " "Info: Total cell delay = 2.336 ns ( 29.34 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.627 ns ( 70.66 % ) " "Info: Total interconnect delay = 5.627 ns ( 70.66 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.963 ns" { CntEn BCDCounter:BCD1|Counter[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.963 ns" { CntEn {} CntEn~out0 {} BCDCounter:BCD1|Counter[0] {} } { 0.000ns 0.000ns 5.627ns } { 0.000ns 1.469ns 0.867ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.037 ns + " "Info: + Micro setup delay of destination is 0.037 ns" {  } { { "BCDCounter.v" "" { Text "E:/EE342 DSD/my_codes/exercise_2/BCDCounter.v" 18 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk destination 2.770 ns - Shortest register " "Info: - Shortest clock path from clock \"Clk\" to destination register is 2.770 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns Clk 1 CLK PIN_17 5 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_17; Fanout = 5; CLK Node = 'Clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk } "NODE_NAME" } } { "Exercise.v" "" { Text "E:/EE342 DSD/my_codes/exercise_2/Exercise.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.590 ns) + CELL(0.711 ns) 2.770 ns BCDCounter:BCD1\|Counter\[0\] 2 REG LC_X1_Y11_N6 6 " "Info: 2: + IC(0.590 ns) + CELL(0.711 ns) = 2.770 ns; Loc. = LC_X1_Y11_N6; Fanout = 6; REG Node = 'BCDCounter:BCD1\|Counter\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.301 ns" { Clk BCDCounter:BCD1|Counter[0] } "NODE_NAME" } } { "BCDCounter.v" "" { Text "E:/EE342 DSD/my_codes/exercise_2/BCDCounter.v" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 78.70 % ) " "Info: Total cell delay = 2.180 ns ( 78.70 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.590 ns ( 21.30 % ) " "Info: Total interconnect delay = 0.590 ns ( 21.30 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.770 ns" { Clk BCDCounter:BCD1|Counter[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.770 ns" { Clk {} Clk~out0 {} BCDCounter:BCD1|Counter[0] {} } { 0.000ns 0.000ns 0.590ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.963 ns" { CntEn BCDCounter:BCD1|Counter[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.963 ns" { CntEn {} CntEn~out0 {} BCDCounter:BCD1|Counter[0] {} } { 0.000ns 0.000ns 5.627ns } { 0.000ns 1.469ns 0.867ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.770 ns" { Clk BCDCounter:BCD1|Counter[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.770 ns" { Clk {} Clk~out0 {} BCDCounter:BCD1|Counter[0] {} } { 0.000ns 0.000ns 0.590ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "Clk Cout\[2\] BCDCounter:BCD1\|Counter\[2\] 6.664 ns register " "Info: tco from clock \"Clk\" to destination pin \"Cout\[2\]\" through register \"BCDCounter:BCD1\|Counter\[2\]\" is 6.664 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk source 2.770 ns + Longest register " "Info: + Longest clock path from clock \"Clk\" to source register is 2.770 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns Clk 1 CLK PIN_17 5 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_17; Fanout = 5; CLK Node = 'Clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk } "NODE_NAME" } } { "Exercise.v" "" { Text "E:/EE342 DSD/my_codes/exercise_2/Exercise.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.590 ns) + CELL(0.711 ns) 2.770 ns BCDCounter:BCD1\|Counter\[2\] 2 REG LC_X1_Y11_N9 5 " "Info: 2: + IC(0.590 ns) + CELL(0.711 ns) = 2.770 ns; Loc. = LC_X1_Y11_N9; Fanout = 5; REG Node = 'BCDCounter:BCD1\|Counter\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.301 ns" { Clk BCDCounter:BCD1|Counter[2] } "NODE_NAME" } } { "BCDCounter.v" "" { Text "E:/EE342 DSD/my_codes/exercise_2/BCDCounter.v" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 78.70 % ) " "Info: Total cell delay = 2.180 ns ( 78.70 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.590 ns ( 21.30 % ) " "Info: Total interconnect delay = 0.590 ns ( 21.30 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.770 ns" { Clk BCDCounter:BCD1|Counter[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.770 ns" { Clk {} Clk~out0 {} BCDCounter:BCD1|Counter[2] {} } { 0.000ns 0.000ns 0.590ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns + " "Info: + Micro clock to output delay of source is 0.224 ns" {  } { { "BCDCounter.v" "" { Text "E:/EE342 DSD/my_codes/exercise_2/BCDCounter.v" 18 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.670 ns + Longest register pin " "Info: + Longest register to pin delay is 3.670 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns BCDCounter:BCD1\|Counter\[2\] 1 REG LC_X1_Y11_N9 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X1_Y11_N9; Fanout = 5; REG Node = 'BCDCounter:BCD1\|Counter\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { BCDCounter:BCD1|Counter[2] } "NODE_NAME" } } { "BCDCounter.v" "" { Text "E:/EE342 DSD/my_codes/exercise_2/BCDCounter.v" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.546 ns) + CELL(2.124 ns) 3.670 ns Cout\[2\] 2 PIN PIN_3 0 " "Info: 2: + IC(1.546 ns) + CELL(2.124 ns) = 3.670 ns; Loc. = PIN_3; Fanout = 0; PIN Node = 'Cout\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.670 ns" { BCDCounter:BCD1|Counter[2] Cout[2] } "NODE_NAME" } } { "Exercise.v" "" { Text "E:/EE342 DSD/my_codes/exercise_2/Exercise.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.124 ns ( 57.87 % ) " "Info: Total cell delay = 2.124 ns ( 57.87 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.546 ns ( 42.13 % ) " "Info: Total interconnect delay = 1.546 ns ( 42.13 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.670 ns" { BCDCounter:BCD1|Counter[2] Cout[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.670 ns" { BCDCounter:BCD1|Counter[2] {} Cout[2] {} } { 0.000ns 1.546ns } { 0.000ns 2.124ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.770 ns" { Clk BCDCounter:BCD1|Counter[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.770 ns" { Clk {} Clk~out0 {} BCDCounter:BCD1|Counter[2] {} } { 0.000ns 0.000ns 0.590ns } { 0.000ns 1.469ns 0.711ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.670 ns" { BCDCounter:BCD1|Counter[2] Cout[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.670 ns" { BCDCounter:BCD1|Counter[2] {} Cout[2] {} } { 0.000ns 1.546ns } { 0.000ns 2.124ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "BCDCounter:BCD1\|Next nReset Clk -0.318 ns register " "Info: th for register \"BCDCounter:BCD1\|Next\" (data pin = \"nReset\", clock pin = \"Clk\") is -0.318 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk destination 2.770 ns + Longest register " "Info: + Longest clock path from clock \"Clk\" to destination register is 2.770 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns Clk 1 CLK PIN_17 5 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_17; Fanout = 5; CLK Node = 'Clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk } "NODE_NAME" } } { "Exercise.v" "" { Text "E:/EE342 DSD/my_codes/exercise_2/Exercise.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.590 ns) + CELL(0.711 ns) 2.770 ns BCDCounter:BCD1\|Next 2 REG LC_X1_Y11_N4 2 " "Info: 2: + IC(0.590 ns) + CELL(0.711 ns) = 2.770 ns; Loc. = LC_X1_Y11_N4; Fanout = 2; REG Node = 'BCDCounter:BCD1\|Next'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.301 ns" { Clk BCDCounter:BCD1|Next } "NODE_NAME" } } { "BCDCounter.v" "" { Text "E:/EE342 DSD/my_codes/exercise_2/BCDCounter.v" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 78.70 % ) " "Info: Total cell delay = 2.180 ns ( 78.70 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.590 ns ( 21.30 % ) " "Info: Total interconnect delay = 0.590 ns ( 21.30 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.770 ns" { Clk BCDCounter:BCD1|Next } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.770 ns" { Clk {} Clk~out0 {} BCDCounter:BCD1|Next {} } { 0.000ns 0.000ns 0.590ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.015 ns + " "Info: + Micro hold delay of destination is 0.015 ns" {  } { { "BCDCounter.v" "" { Text "E:/EE342 DSD/my_codes/exercise_2/BCDCounter.v" 18 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.103 ns - Shortest pin register " "Info: - Shortest pin to register delay is 3.103 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns nReset 1 PIN PIN_16 5 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_16; Fanout = 5; PIN Node = 'nReset'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { nReset } "NODE_NAME" } } { "Exercise.v" "" { Text "E:/EE342 DSD/my_codes/exercise_2/Exercise.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.156 ns) + CELL(0.478 ns) 3.103 ns BCDCounter:BCD1\|Next 2 REG LC_X1_Y11_N4 2 " "Info: 2: + IC(1.156 ns) + CELL(0.478 ns) = 3.103 ns; Loc. = LC_X1_Y11_N4; Fanout = 2; REG Node = 'BCDCounter:BCD1\|Next'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.634 ns" { nReset BCDCounter:BCD1|Next } "NODE_NAME" } } { "BCDCounter.v" "" { Text "E:/EE342 DSD/my_codes/exercise_2/BCDCounter.v" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.947 ns ( 62.75 % ) " "Info: Total cell delay = 1.947 ns ( 62.75 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.156 ns ( 37.25 % ) " "Info: Total interconnect delay = 1.156 ns ( 37.25 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.103 ns" { nReset BCDCounter:BCD1|Next } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.103 ns" { nReset {} nReset~out0 {} BCDCounter:BCD1|Next {} } { 0.000ns 0.000ns 1.156ns } { 0.000ns 1.469ns 0.478ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.770 ns" { Clk BCDCounter:BCD1|Next } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.770 ns" { Clk {} Clk~out0 {} BCDCounter:BCD1|Next {} } { 0.000ns 0.000ns 0.590ns } { 0.000ns 1.469ns 0.711ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.103 ns" { nReset BCDCounter:BCD1|Next } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.103 ns" { nReset {} nReset~out0 {} BCDCounter:BCD1|Next {} } { 0.000ns 0.000ns 1.156ns } { 0.000ns 1.469ns 0.478ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "200 " "Info: Peak virtual memory: 200 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 29 16:48:00 2017 " "Info: Processing ended: Wed Mar 29 16:48:00 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
