strict digraph "compose( ,  )" {
	node [label="\N"];
	"16:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7fb62d7a3ed0>",
		fillcolor=springgreen,
		label="16:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"19:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7fb62d74e550>",
		fillcolor=turquoise,
		label="19:BL
r_reg <= r_next;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fb62d7b1550>]",
		style=filled,
		typ=Block];
	"16:IF" -> "19:BL"	[cond="['reset']",
		label="!((~reset))",
		lineno=16];
	"16:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7fb62d7a3e10>",
		fillcolor=turquoise,
		label="16:BL
r_reg <= 5'b0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fb62d74ee90>]",
		style=filled,
		typ=Block];
	"16:IF" -> "16:BL"	[cond="['reset']",
		label="(~reset)",
		lineno=16];
	"15:AL"	[ast="<pyverilog.vparser.ast.Always object at 0x7fb62d7a3d10>",
		clk_sens=True,
		fillcolor=gold,
		label="15:AL",
		sens="['clk', 'reset']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['reset', 'r_next']"];
	"15:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7fb62d7a3790>",
		fillcolor=turquoise,
		label="15:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"15:AL" -> "15:BL"	[cond="[]",
		lineno=None];
	"Leaf_15:AL"	[def_var="['r_reg']",
		label="Leaf_15:AL"];
	"19:BL" -> "Leaf_15:AL"	[cond="[]",
		lineno=None];
	"15:BL" -> "16:IF"	[cond="[]",
		lineno=None];
	"24:AS"	[ast="<pyverilog.vparser.ast.Assign object at 0x7fb62da607d0>",
		def_var="['r_next']",
		fillcolor=deepskyblue,
		label="24:AS
r_next = { r_reg[3:0], feedback_value };",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['r_reg', 'feedback_value']"];
	"Leaf_15:AL" -> "24:AS";
	"23:AS"	[ast="<pyverilog.vparser.ast.Assign object at 0x7fb62d7a6d10>",
		def_var="['feedback_value']",
		fillcolor=deepskyblue,
		label="23:AS
feedback_value = r_reg[0] ^ r_reg[2] ^ r_reg[3] ^ r_reg[4];",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['r_reg', 'r_reg', 'r_reg', 'r_reg']"];
	"Leaf_15:AL" -> "23:AS";
	"25:AS"	[ast="<pyverilog.vparser.ast.Assign object at 0x7fb62da60810>",
		def_var="['q']",
		fillcolor=deepskyblue,
		label="25:AS
q = r_reg;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['r_reg']"];
	"Leaf_15:AL" -> "25:AS";
	"24:AS" -> "15:AL";
	"23:AS" -> "24:AS";
	"16:BL" -> "Leaf_15:AL"	[cond="[]",
		lineno=None];
}
