Analysis & Synthesis report for processador
Thu Feb 27 12:43:36 2025
Quartus Prime Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |Block1|processador:inst|state
 11. Registers Removed During Synthesis
 12. General Register Statistics
 13. Multiplexer Restructuring Statistics (Restructuring Performed)
 14. Source assignments for processador:inst|altsyncram:altsyncram_component|altsyncram_id31:auto_generated
 15. Source assignments for memoriaMW:inst1|altsyncram:altsyncram_component|altsyncram_9jf1:auto_generated
 16. Parameter Settings for User Entity Instance: VGA_SYNC:inst4|video_PLL:video_PLL_inst|altpll:altpll_component
 17. Parameter Settings for User Entity Instance: processador:inst
 18. Parameter Settings for User Entity Instance: processador:inst|altsyncram:altsyncram_component
 19. Parameter Settings for User Entity Instance: memoriaMW:inst1|altsyncram:altsyncram_component
 20. Parameter Settings for Inferred Entity Instance: vga_proc:inst5|lpm_divide:Mod9
 21. Parameter Settings for Inferred Entity Instance: vga_proc:inst5|lpm_divide:Div6
 22. Parameter Settings for Inferred Entity Instance: vga_proc:inst5|lpm_divide:Mod10
 23. Parameter Settings for Inferred Entity Instance: vga_proc:inst5|lpm_divide:Div7
 24. Parameter Settings for Inferred Entity Instance: vga_proc:inst5|lpm_divide:Mod11
 25. Parameter Settings for Inferred Entity Instance: vga_proc:inst5|lpm_divide:Mod6
 26. Parameter Settings for Inferred Entity Instance: vga_proc:inst5|lpm_divide:Div4
 27. Parameter Settings for Inferred Entity Instance: vga_proc:inst5|lpm_divide:Mod7
 28. Parameter Settings for Inferred Entity Instance: vga_proc:inst5|lpm_divide:Div5
 29. Parameter Settings for Inferred Entity Instance: vga_proc:inst5|lpm_divide:Mod8
 30. Parameter Settings for Inferred Entity Instance: vga_proc:inst5|lpm_divide:Mod3
 31. Parameter Settings for Inferred Entity Instance: vga_proc:inst5|lpm_divide:Div2
 32. Parameter Settings for Inferred Entity Instance: vga_proc:inst5|lpm_divide:Mod4
 33. Parameter Settings for Inferred Entity Instance: vga_proc:inst5|lpm_divide:Div3
 34. Parameter Settings for Inferred Entity Instance: vga_proc:inst5|lpm_divide:Mod5
 35. Parameter Settings for Inferred Entity Instance: vga_proc:inst5|lpm_divide:Div0
 36. Parameter Settings for Inferred Entity Instance: vga_proc:inst5|lpm_divide:Mod1
 37. Parameter Settings for Inferred Entity Instance: vga_proc:inst5|lpm_divide:Div1
 38. Parameter Settings for Inferred Entity Instance: vga_proc:inst5|lpm_divide:Mod2
 39. Parameter Settings for Inferred Entity Instance: vga_proc:inst5|lpm_divide:Mod0
 40. altpll Parameter Settings by Entity Instance
 41. altsyncram Parameter Settings by Entity Instance
 42. Post-Synthesis Netlist Statistics for Top Partition
 43. Elapsed Time Per Partition
 44. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2024  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+---------------------------------+------------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Thu Feb 27 12:43:36 2025          ;
; Quartus Prime Version           ; 23.1std.1 Build 993 05/14/2024 SC Lite Edition ;
; Revision Name                   ; processador                                    ;
; Top-level Entity Name           ; Block1                                         ;
; Family                          ; Cyclone V                                      ;
; Logic utilization (in ALMs)     ; N/A                                            ;
; Total registers                 ; 96                                             ;
; Total pins                      ; 9                                              ;
; Total virtual pins              ; 0                                              ;
; Total block memory bits         ; 4,096                                          ;
; Total DSP Blocks                ; 0                                              ;
; Total HSSI RX PCSs              ; 0                                              ;
; Total HSSI PMA RX Deserializers ; 0                                              ;
; Total HSSI TX PCSs              ; 0                                              ;
; Total HSSI PMA TX Serializers   ; 0                                              ;
; Total PLLs                      ; 1                                              ;
; Total DLLs                      ; 0                                              ;
+---------------------------------+------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSXFC6D6F31C6     ;                    ;
; Top-level entity name                                                           ; Block1             ; processador        ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 12          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 12          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
;     Processor 5            ;   0.0%      ;
;     Processor 6            ;   0.0%      ;
;     Processor 7            ;   0.0%      ;
;     Processor 8            ;   0.0%      ;
;     Processors 9-12        ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                          ;
+----------------------------------------------------------------------------------------------------+-----------------+------------------------------------+---------------------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path                                                                   ; Used in Netlist ; File Type                          ; File Name with Absolute Path                                                                                              ; Library ;
+----------------------------------------------------------------------------------------------------+-----------------+------------------------------------+---------------------------------------------------------------------------------------------------------------------------+---------+
; ../drive-download-20250227T140502Z-001/PROJETOS_FINAIS/PRATICA_5_TREX/5.9.2/pratica5/Video_PLL.vhd ; yes             ; User Wizard-Generated File         ; C:/Users/830913/Downloads/drive-download-20250227T140502Z-001/PROJETOS_FINAIS/PRATICA_5_TREX/5.9.2/pratica5/Video_PLL.vhd ;         ;
; VGA_SYNC.vhd                                                                                       ; yes             ; User VHDL File                     ; C:/Users/830913/Downloads/processador/VGA_SYNC.vhd                                                                        ;         ;
; processador.v                                                                                      ; yes             ; User Verilog HDL File              ; C:/Users/830913/Downloads/processador/processador.v                                                                       ;         ;
; memoria.mif                                                                                        ; yes             ; User Memory Initialization File    ; C:/Users/830913/Downloads/processador/memoria.mif                                                                         ;         ;
; memoriaMW.v                                                                                        ; yes             ; User Wizard-Generated File         ; C:/Users/830913/Downloads/processador/memoriaMW.v                                                                         ;         ;
; Block1.bdf                                                                                         ; yes             ; User Block Diagram/Schematic File  ; C:/Users/830913/Downloads/processador/Block1.bdf                                                                          ;         ;
; ../drive-download-20250227T140502Z-001/PROJETOS_FINAIS/PRATICA_5_TREX/5.9.2/pratica5/vga_proc.sv   ; yes             ; User SystemVerilog HDL File        ; C:/Users/830913/Downloads/drive-download-20250227T140502Z-001/PROJETOS_FINAIS/PRATICA_5_TREX/5.9.2/pratica5/vga_proc.sv   ;         ;
; altpll.tdf                                                                                         ; yes             ; Megafunction                       ; c:/intelfpga/23.1std/quartus/libraries/megafunctions/altpll.tdf                                                           ;         ;
; aglobal231.inc                                                                                     ; yes             ; Megafunction                       ; c:/intelfpga/23.1std/quartus/libraries/megafunctions/aglobal231.inc                                                       ;         ;
; stratix_pll.inc                                                                                    ; yes             ; Megafunction                       ; c:/intelfpga/23.1std/quartus/libraries/megafunctions/stratix_pll.inc                                                      ;         ;
; stratixii_pll.inc                                                                                  ; yes             ; Megafunction                       ; c:/intelfpga/23.1std/quartus/libraries/megafunctions/stratixii_pll.inc                                                    ;         ;
; cycloneii_pll.inc                                                                                  ; yes             ; Megafunction                       ; c:/intelfpga/23.1std/quartus/libraries/megafunctions/cycloneii_pll.inc                                                    ;         ;
; db/altpll_80u.tdf                                                                                  ; yes             ; Auto-Generated Megafunction        ; C:/Users/830913/Downloads/processador/db/altpll_80u.tdf                                                                   ;         ;
; altsyncram.tdf                                                                                     ; yes             ; Megafunction                       ; c:/intelfpga/23.1std/quartus/libraries/megafunctions/altsyncram.tdf                                                       ;         ;
; stratix_ram_block.inc                                                                              ; yes             ; Megafunction                       ; c:/intelfpga/23.1std/quartus/libraries/megafunctions/stratix_ram_block.inc                                                ;         ;
; lpm_mux.inc                                                                                        ; yes             ; Megafunction                       ; c:/intelfpga/23.1std/quartus/libraries/megafunctions/lpm_mux.inc                                                          ;         ;
; lpm_decode.inc                                                                                     ; yes             ; Megafunction                       ; c:/intelfpga/23.1std/quartus/libraries/megafunctions/lpm_decode.inc                                                       ;         ;
; a_rdenreg.inc                                                                                      ; yes             ; Megafunction                       ; c:/intelfpga/23.1std/quartus/libraries/megafunctions/a_rdenreg.inc                                                        ;         ;
; altrom.inc                                                                                         ; yes             ; Megafunction                       ; c:/intelfpga/23.1std/quartus/libraries/megafunctions/altrom.inc                                                           ;         ;
; altram.inc                                                                                         ; yes             ; Megafunction                       ; c:/intelfpga/23.1std/quartus/libraries/megafunctions/altram.inc                                                           ;         ;
; altdpram.inc                                                                                       ; yes             ; Megafunction                       ; c:/intelfpga/23.1std/quartus/libraries/megafunctions/altdpram.inc                                                         ;         ;
; db/altsyncram_id31.tdf                                                                             ; yes             ; Auto-Generated Megafunction        ; C:/Users/830913/Downloads/processador/db/altsyncram_id31.tdf                                                              ;         ;
; db/altsyncram_9jf1.tdf                                                                             ; yes             ; Auto-Generated Megafunction        ; C:/Users/830913/Downloads/processador/db/altsyncram_9jf1.tdf                                                              ;         ;
; lpm_divide.tdf                                                                                     ; yes             ; Megafunction                       ; c:/intelfpga/23.1std/quartus/libraries/megafunctions/lpm_divide.tdf                                                       ;         ;
; abs_divider.inc                                                                                    ; yes             ; Megafunction                       ; c:/intelfpga/23.1std/quartus/libraries/megafunctions/abs_divider.inc                                                      ;         ;
; sign_div_unsign.inc                                                                                ; yes             ; Megafunction                       ; c:/intelfpga/23.1std/quartus/libraries/megafunctions/sign_div_unsign.inc                                                  ;         ;
; db/lpm_divide_n3m.tdf                                                                              ; yes             ; Auto-Generated Megafunction        ; C:/Users/830913/Downloads/processador/db/lpm_divide_n3m.tdf                                                               ;         ;
; db/sign_div_unsign_qlh.tdf                                                                         ; yes             ; Auto-Generated Megafunction        ; C:/Users/830913/Downloads/processador/db/sign_div_unsign_qlh.tdf                                                          ;         ;
; db/alt_u_div_qve.tdf                                                                               ; yes             ; Auto-Generated Megafunction        ; C:/Users/830913/Downloads/processador/db/alt_u_div_qve.tdf                                                                ;         ;
; db/lpm_divide_kbm.tdf                                                                              ; yes             ; Auto-Generated Megafunction        ; C:/Users/830913/Downloads/processador/db/lpm_divide_kbm.tdf                                                               ;         ;
; db/lpm_divide_nbm.tdf                                                                              ; yes             ; Auto-Generated Megafunction        ; C:/Users/830913/Downloads/processador/db/lpm_divide_nbm.tdf                                                               ;         ;
; db/sign_div_unsign_tlh.tdf                                                                         ; yes             ; Auto-Generated Megafunction        ; C:/Users/830913/Downloads/processador/db/sign_div_unsign_tlh.tdf                                                          ;         ;
; db/alt_u_div_00f.tdf                                                                               ; yes             ; Auto-Generated Megafunction        ; C:/Users/830913/Downloads/processador/db/alt_u_div_00f.tdf                                                                ;         ;
+----------------------------------------------------------------------------------------------------+-----------------+------------------------------------+---------------------------------------------------------------------------------------------------------------------------+---------+


+------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                ;
+---------------------------------------------+--------------+
; Resource                                    ; Usage        ;
+---------------------------------------------+--------------+
; Estimate of Logic utilization (ALMs needed) ; 1325         ;
;                                             ;              ;
; Combinational ALUT usage for logic          ; 2554         ;
;     -- 7 input functions                    ; 1            ;
;     -- 6 input functions                    ; 89           ;
;     -- 5 input functions                    ; 63           ;
;     -- 4 input functions                    ; 263          ;
;     -- <=3 input functions                  ; 2138         ;
;                                             ;              ;
; Dedicated logic registers                   ; 96           ;
;                                             ;              ;
; I/O pins                                    ; 9            ;
; Total MLAB memory bits                      ; 0            ;
; Total block memory bits                     ; 4096         ;
;                                             ;              ;
; Total DSP Blocks                            ; 0            ;
;                                             ;              ;
; Total PLLs                                  ; 1            ;
;     -- PLLs                                 ; 1            ;
;                                             ;              ;
; Maximum fan-out node                        ; KEY[0]~input ;
; Maximum fan-out                             ; 63           ;
; Total fan-out                               ; 7887         ;
; Average fan-out                             ; 2.94         ;
+---------------------------------------------+--------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                               ;
+-------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
; Compilation Hierarchy Node                ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                     ; Entity Name         ; Library Name ;
+-------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
; |Block1                                   ; 2554 (0)            ; 96 (0)                    ; 4096              ; 0          ; 9    ; 0            ; |Block1                                                                                                                 ; Block1              ; work         ;
;    |VGA_SYNC:inst4|                       ; 39 (39)             ; 48 (48)                   ; 0                 ; 0          ; 0    ; 0            ; |Block1|VGA_SYNC:inst4                                                                                                  ; VGA_SYNC            ; work         ;
;       |video_PLL:video_PLL_inst|          ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Block1|VGA_SYNC:inst4|video_PLL:video_PLL_inst                                                                         ; video_PLL           ; work         ;
;          |altpll:altpll_component|        ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Block1|VGA_SYNC:inst4|video_PLL:video_PLL_inst|altpll:altpll_component                                                 ; altpll              ; work         ;
;             |altpll_80u:auto_generated|   ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Block1|VGA_SYNC:inst4|video_PLL:video_PLL_inst|altpll:altpll_component|altpll_80u:auto_generated                       ; altpll_80u          ; work         ;
;    |processador:inst|                     ; 47 (47)             ; 47 (47)                   ; 4096              ; 0          ; 0    ; 0            ; |Block1|processador:inst                                                                                                ; processador         ; work         ;
;       |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 4096              ; 0          ; 0    ; 0            ; |Block1|processador:inst|altsyncram:altsyncram_component                                                                ; altsyncram          ; work         ;
;          |altsyncram_id31:auto_generated| ; 0 (0)               ; 0 (0)                     ; 4096              ; 0          ; 0    ; 0            ; |Block1|processador:inst|altsyncram:altsyncram_component|altsyncram_id31:auto_generated                                 ; altsyncram_id31     ; work         ;
;    |vga_proc:inst5|                       ; 2468 (113)          ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |Block1|vga_proc:inst5                                                                                                  ; vga_proc            ; work         ;
;       |lpm_divide:Div0|                   ; 67 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Block1|vga_proc:inst5|lpm_divide:Div0                                                                                  ; lpm_divide          ; work         ;
;          |lpm_divide_kbm:auto_generated|  ; 67 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Block1|vga_proc:inst5|lpm_divide:Div0|lpm_divide_kbm:auto_generated                                                    ; lpm_divide_kbm      ; work         ;
;             |sign_div_unsign_qlh:divider| ; 67 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Block1|vga_proc:inst5|lpm_divide:Div0|lpm_divide_kbm:auto_generated|sign_div_unsign_qlh:divider                        ; sign_div_unsign_qlh ; work         ;
;                |alt_u_div_qve:divider|    ; 67 (67)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Block1|vga_proc:inst5|lpm_divide:Div0|lpm_divide_kbm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_qve:divider  ; alt_u_div_qve       ; work         ;
;       |lpm_divide:Div1|                   ; 91 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Block1|vga_proc:inst5|lpm_divide:Div1                                                                                  ; lpm_divide          ; work         ;
;          |lpm_divide_nbm:auto_generated|  ; 91 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Block1|vga_proc:inst5|lpm_divide:Div1|lpm_divide_nbm:auto_generated                                                    ; lpm_divide_nbm      ; work         ;
;             |sign_div_unsign_tlh:divider| ; 91 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Block1|vga_proc:inst5|lpm_divide:Div1|lpm_divide_nbm:auto_generated|sign_div_unsign_tlh:divider                        ; sign_div_unsign_tlh ; work         ;
;                |alt_u_div_00f:divider|    ; 91 (91)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Block1|vga_proc:inst5|lpm_divide:Div1|lpm_divide_nbm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_00f:divider  ; alt_u_div_00f       ; work         ;
;       |lpm_divide:Div2|                   ; 137 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Block1|vga_proc:inst5|lpm_divide:Div2                                                                                  ; lpm_divide          ; work         ;
;          |lpm_divide_kbm:auto_generated|  ; 137 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Block1|vga_proc:inst5|lpm_divide:Div2|lpm_divide_kbm:auto_generated                                                    ; lpm_divide_kbm      ; work         ;
;             |sign_div_unsign_qlh:divider| ; 137 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Block1|vga_proc:inst5|lpm_divide:Div2|lpm_divide_kbm:auto_generated|sign_div_unsign_qlh:divider                        ; sign_div_unsign_qlh ; work         ;
;                |alt_u_div_qve:divider|    ; 137 (137)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Block1|vga_proc:inst5|lpm_divide:Div2|lpm_divide_kbm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_qve:divider  ; alt_u_div_qve       ; work         ;
;       |lpm_divide:Div3|                   ; 174 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Block1|vga_proc:inst5|lpm_divide:Div3                                                                                  ; lpm_divide          ; work         ;
;          |lpm_divide_nbm:auto_generated|  ; 174 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Block1|vga_proc:inst5|lpm_divide:Div3|lpm_divide_nbm:auto_generated                                                    ; lpm_divide_nbm      ; work         ;
;             |sign_div_unsign_tlh:divider| ; 174 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Block1|vga_proc:inst5|lpm_divide:Div3|lpm_divide_nbm:auto_generated|sign_div_unsign_tlh:divider                        ; sign_div_unsign_tlh ; work         ;
;                |alt_u_div_00f:divider|    ; 174 (174)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Block1|vga_proc:inst5|lpm_divide:Div3|lpm_divide_nbm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_00f:divider  ; alt_u_div_00f       ; work         ;
;       |lpm_divide:Div4|                   ; 137 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Block1|vga_proc:inst5|lpm_divide:Div4                                                                                  ; lpm_divide          ; work         ;
;          |lpm_divide_kbm:auto_generated|  ; 137 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Block1|vga_proc:inst5|lpm_divide:Div4|lpm_divide_kbm:auto_generated                                                    ; lpm_divide_kbm      ; work         ;
;             |sign_div_unsign_qlh:divider| ; 137 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Block1|vga_proc:inst5|lpm_divide:Div4|lpm_divide_kbm:auto_generated|sign_div_unsign_qlh:divider                        ; sign_div_unsign_qlh ; work         ;
;                |alt_u_div_qve:divider|    ; 137 (137)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Block1|vga_proc:inst5|lpm_divide:Div4|lpm_divide_kbm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_qve:divider  ; alt_u_div_qve       ; work         ;
;       |lpm_divide:Div5|                   ; 174 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Block1|vga_proc:inst5|lpm_divide:Div5                                                                                  ; lpm_divide          ; work         ;
;          |lpm_divide_nbm:auto_generated|  ; 174 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Block1|vga_proc:inst5|lpm_divide:Div5|lpm_divide_nbm:auto_generated                                                    ; lpm_divide_nbm      ; work         ;
;             |sign_div_unsign_tlh:divider| ; 174 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Block1|vga_proc:inst5|lpm_divide:Div5|lpm_divide_nbm:auto_generated|sign_div_unsign_tlh:divider                        ; sign_div_unsign_tlh ; work         ;
;                |alt_u_div_00f:divider|    ; 174 (174)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Block1|vga_proc:inst5|lpm_divide:Div5|lpm_divide_nbm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_00f:divider  ; alt_u_div_00f       ; work         ;
;       |lpm_divide:Div6|                   ; 137 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Block1|vga_proc:inst5|lpm_divide:Div6                                                                                  ; lpm_divide          ; work         ;
;          |lpm_divide_kbm:auto_generated|  ; 137 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Block1|vga_proc:inst5|lpm_divide:Div6|lpm_divide_kbm:auto_generated                                                    ; lpm_divide_kbm      ; work         ;
;             |sign_div_unsign_qlh:divider| ; 137 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Block1|vga_proc:inst5|lpm_divide:Div6|lpm_divide_kbm:auto_generated|sign_div_unsign_qlh:divider                        ; sign_div_unsign_qlh ; work         ;
;                |alt_u_div_qve:divider|    ; 137 (137)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Block1|vga_proc:inst5|lpm_divide:Div6|lpm_divide_kbm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_qve:divider  ; alt_u_div_qve       ; work         ;
;       |lpm_divide:Div7|                   ; 174 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Block1|vga_proc:inst5|lpm_divide:Div7                                                                                  ; lpm_divide          ; work         ;
;          |lpm_divide_nbm:auto_generated|  ; 174 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Block1|vga_proc:inst5|lpm_divide:Div7|lpm_divide_nbm:auto_generated                                                    ; lpm_divide_nbm      ; work         ;
;             |sign_div_unsign_tlh:divider| ; 174 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Block1|vga_proc:inst5|lpm_divide:Div7|lpm_divide_nbm:auto_generated|sign_div_unsign_tlh:divider                        ; sign_div_unsign_tlh ; work         ;
;                |alt_u_div_00f:divider|    ; 174 (174)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Block1|vga_proc:inst5|lpm_divide:Div7|lpm_divide_nbm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_00f:divider  ; alt_u_div_00f       ; work         ;
;       |lpm_divide:Mod0|                   ; 71 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Block1|vga_proc:inst5|lpm_divide:Mod0                                                                                  ; lpm_divide          ; work         ;
;          |lpm_divide_n3m:auto_generated|  ; 71 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Block1|vga_proc:inst5|lpm_divide:Mod0|lpm_divide_n3m:auto_generated                                                    ; lpm_divide_n3m      ; work         ;
;             |sign_div_unsign_qlh:divider| ; 71 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Block1|vga_proc:inst5|lpm_divide:Mod0|lpm_divide_n3m:auto_generated|sign_div_unsign_qlh:divider                        ; sign_div_unsign_qlh ; work         ;
;                |alt_u_div_qve:divider|    ; 71 (71)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Block1|vga_proc:inst5|lpm_divide:Mod0|lpm_divide_n3m:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_qve:divider  ; alt_u_div_qve       ; work         ;
;       |lpm_divide:Mod10|                  ; 127 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Block1|vga_proc:inst5|lpm_divide:Mod10                                                                                 ; lpm_divide          ; work         ;
;          |lpm_divide_n3m:auto_generated|  ; 127 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Block1|vga_proc:inst5|lpm_divide:Mod10|lpm_divide_n3m:auto_generated                                                   ; lpm_divide_n3m      ; work         ;
;             |sign_div_unsign_qlh:divider| ; 127 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Block1|vga_proc:inst5|lpm_divide:Mod10|lpm_divide_n3m:auto_generated|sign_div_unsign_qlh:divider                       ; sign_div_unsign_qlh ; work         ;
;                |alt_u_div_qve:divider|    ; 127 (127)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Block1|vga_proc:inst5|lpm_divide:Mod10|lpm_divide_n3m:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_qve:divider ; alt_u_div_qve       ; work         ;
;       |lpm_divide:Mod11|                  ; 93 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Block1|vga_proc:inst5|lpm_divide:Mod11                                                                                 ; lpm_divide          ; work         ;
;          |lpm_divide_n3m:auto_generated|  ; 93 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Block1|vga_proc:inst5|lpm_divide:Mod11|lpm_divide_n3m:auto_generated                                                   ; lpm_divide_n3m      ; work         ;
;             |sign_div_unsign_qlh:divider| ; 93 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Block1|vga_proc:inst5|lpm_divide:Mod11|lpm_divide_n3m:auto_generated|sign_div_unsign_qlh:divider                       ; sign_div_unsign_qlh ; work         ;
;                |alt_u_div_qve:divider|    ; 93 (93)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Block1|vga_proc:inst5|lpm_divide:Mod11|lpm_divide_n3m:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_qve:divider ; alt_u_div_qve       ; work         ;
;       |lpm_divide:Mod1|                   ; 60 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Block1|vga_proc:inst5|lpm_divide:Mod1                                                                                  ; lpm_divide          ; work         ;
;          |lpm_divide_n3m:auto_generated|  ; 60 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Block1|vga_proc:inst5|lpm_divide:Mod1|lpm_divide_n3m:auto_generated                                                    ; lpm_divide_n3m      ; work         ;
;             |sign_div_unsign_qlh:divider| ; 60 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Block1|vga_proc:inst5|lpm_divide:Mod1|lpm_divide_n3m:auto_generated|sign_div_unsign_qlh:divider                        ; sign_div_unsign_qlh ; work         ;
;                |alt_u_div_qve:divider|    ; 60 (60)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Block1|vga_proc:inst5|lpm_divide:Mod1|lpm_divide_n3m:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_qve:divider  ; alt_u_div_qve       ; work         ;
;       |lpm_divide:Mod2|                   ; 49 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Block1|vga_proc:inst5|lpm_divide:Mod2                                                                                  ; lpm_divide          ; work         ;
;          |lpm_divide_n3m:auto_generated|  ; 49 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Block1|vga_proc:inst5|lpm_divide:Mod2|lpm_divide_n3m:auto_generated                                                    ; lpm_divide_n3m      ; work         ;
;             |sign_div_unsign_qlh:divider| ; 49 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Block1|vga_proc:inst5|lpm_divide:Mod2|lpm_divide_n3m:auto_generated|sign_div_unsign_qlh:divider                        ; sign_div_unsign_qlh ; work         ;
;                |alt_u_div_qve:divider|    ; 49 (49)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Block1|vga_proc:inst5|lpm_divide:Mod2|lpm_divide_n3m:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_qve:divider  ; alt_u_div_qve       ; work         ;
;       |lpm_divide:Mod3|                   ; 141 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Block1|vga_proc:inst5|lpm_divide:Mod3                                                                                  ; lpm_divide          ; work         ;
;          |lpm_divide_n3m:auto_generated|  ; 141 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Block1|vga_proc:inst5|lpm_divide:Mod3|lpm_divide_n3m:auto_generated                                                    ; lpm_divide_n3m      ; work         ;
;             |sign_div_unsign_qlh:divider| ; 141 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Block1|vga_proc:inst5|lpm_divide:Mod3|lpm_divide_n3m:auto_generated|sign_div_unsign_qlh:divider                        ; sign_div_unsign_qlh ; work         ;
;                |alt_u_div_qve:divider|    ; 141 (141)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Block1|vga_proc:inst5|lpm_divide:Mod3|lpm_divide_n3m:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_qve:divider  ; alt_u_div_qve       ; work         ;
;       |lpm_divide:Mod4|                   ; 128 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Block1|vga_proc:inst5|lpm_divide:Mod4                                                                                  ; lpm_divide          ; work         ;
;          |lpm_divide_n3m:auto_generated|  ; 128 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Block1|vga_proc:inst5|lpm_divide:Mod4|lpm_divide_n3m:auto_generated                                                    ; lpm_divide_n3m      ; work         ;
;             |sign_div_unsign_qlh:divider| ; 128 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Block1|vga_proc:inst5|lpm_divide:Mod4|lpm_divide_n3m:auto_generated|sign_div_unsign_qlh:divider                        ; sign_div_unsign_qlh ; work         ;
;                |alt_u_div_qve:divider|    ; 128 (128)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Block1|vga_proc:inst5|lpm_divide:Mod4|lpm_divide_n3m:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_qve:divider  ; alt_u_div_qve       ; work         ;
;       |lpm_divide:Mod5|                   ; 93 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Block1|vga_proc:inst5|lpm_divide:Mod5                                                                                  ; lpm_divide          ; work         ;
;          |lpm_divide_n3m:auto_generated|  ; 93 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Block1|vga_proc:inst5|lpm_divide:Mod5|lpm_divide_n3m:auto_generated                                                    ; lpm_divide_n3m      ; work         ;
;             |sign_div_unsign_qlh:divider| ; 93 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Block1|vga_proc:inst5|lpm_divide:Mod5|lpm_divide_n3m:auto_generated|sign_div_unsign_qlh:divider                        ; sign_div_unsign_qlh ; work         ;
;                |alt_u_div_qve:divider|    ; 93 (93)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Block1|vga_proc:inst5|lpm_divide:Mod5|lpm_divide_n3m:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_qve:divider  ; alt_u_div_qve       ; work         ;
;       |lpm_divide:Mod6|                   ; 141 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Block1|vga_proc:inst5|lpm_divide:Mod6                                                                                  ; lpm_divide          ; work         ;
;          |lpm_divide_n3m:auto_generated|  ; 141 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Block1|vga_proc:inst5|lpm_divide:Mod6|lpm_divide_n3m:auto_generated                                                    ; lpm_divide_n3m      ; work         ;
;             |sign_div_unsign_qlh:divider| ; 141 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Block1|vga_proc:inst5|lpm_divide:Mod6|lpm_divide_n3m:auto_generated|sign_div_unsign_qlh:divider                        ; sign_div_unsign_qlh ; work         ;
;                |alt_u_div_qve:divider|    ; 141 (141)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Block1|vga_proc:inst5|lpm_divide:Mod6|lpm_divide_n3m:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_qve:divider  ; alt_u_div_qve       ; work         ;
;       |lpm_divide:Mod7|                   ; 127 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Block1|vga_proc:inst5|lpm_divide:Mod7                                                                                  ; lpm_divide          ; work         ;
;          |lpm_divide_n3m:auto_generated|  ; 127 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Block1|vga_proc:inst5|lpm_divide:Mod7|lpm_divide_n3m:auto_generated                                                    ; lpm_divide_n3m      ; work         ;
;             |sign_div_unsign_qlh:divider| ; 127 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Block1|vga_proc:inst5|lpm_divide:Mod7|lpm_divide_n3m:auto_generated|sign_div_unsign_qlh:divider                        ; sign_div_unsign_qlh ; work         ;
;                |alt_u_div_qve:divider|    ; 127 (127)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Block1|vga_proc:inst5|lpm_divide:Mod7|lpm_divide_n3m:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_qve:divider  ; alt_u_div_qve       ; work         ;
;       |lpm_divide:Mod8|                   ; 93 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Block1|vga_proc:inst5|lpm_divide:Mod8                                                                                  ; lpm_divide          ; work         ;
;          |lpm_divide_n3m:auto_generated|  ; 93 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Block1|vga_proc:inst5|lpm_divide:Mod8|lpm_divide_n3m:auto_generated                                                    ; lpm_divide_n3m      ; work         ;
;             |sign_div_unsign_qlh:divider| ; 93 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Block1|vga_proc:inst5|lpm_divide:Mod8|lpm_divide_n3m:auto_generated|sign_div_unsign_qlh:divider                        ; sign_div_unsign_qlh ; work         ;
;                |alt_u_div_qve:divider|    ; 93 (93)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Block1|vga_proc:inst5|lpm_divide:Mod8|lpm_divide_n3m:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_qve:divider  ; alt_u_div_qve       ; work         ;
;       |lpm_divide:Mod9|                   ; 141 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Block1|vga_proc:inst5|lpm_divide:Mod9                                                                                  ; lpm_divide          ; work         ;
;          |lpm_divide_n3m:auto_generated|  ; 141 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Block1|vga_proc:inst5|lpm_divide:Mod9|lpm_divide_n3m:auto_generated                                                    ; lpm_divide_n3m      ; work         ;
;             |sign_div_unsign_qlh:divider| ; 141 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Block1|vga_proc:inst5|lpm_divide:Mod9|lpm_divide_n3m:auto_generated|sign_div_unsign_qlh:divider                        ; sign_div_unsign_qlh ; work         ;
;                |alt_u_div_qve:divider|    ; 141 (141)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Block1|vga_proc:inst5|lpm_divide:Mod9|lpm_divide_n3m:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_qve:divider  ; alt_u_div_qve       ; work         ;
+-------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                 ;
+--------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+------+-------------+
; Name                                                                                       ; Type ; Mode        ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF         ;
+--------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+------+-------------+
; processador:inst|altsyncram:altsyncram_component|altsyncram_id31:auto_generated|ALTSYNCRAM ; AUTO ; Single Port ; 256          ; 16           ; --           ; --           ; 4096 ; memoria.mif ;
+--------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+------+-------------+


+-----------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                     ;
+--------+--------------+---------+--------------+--------------+-------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance         ; IP Include File ;
+--------+--------------+---------+--------------+--------------+-------------------------+-----------------+
; Altera ; ROM: 1-PORT  ; 23.1    ; N/A          ; N/A          ; |Block1|memoriaMW:inst1 ; memoriaMW.v     ;
+--------+--------------+---------+--------------+--------------+-------------------------+-----------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Block1|processador:inst|state                                                                                                                                ;
+----------------------+--------------------+----------------------+---------------------+-------------------+--------------+-------------+----------------+--------------------+
; Name                 ; state.execute_load ; state.execute_store2 ; state.execute_store ; state.execute_add ; state.decode ; state.fetch ; state.reset_pc ; state.execute_jump ;
+----------------------+--------------------+----------------------+---------------------+-------------------+--------------+-------------+----------------+--------------------+
; state.reset_pc       ; 0                  ; 0                    ; 0                   ; 0                 ; 0            ; 0           ; 0              ; 0                  ;
; state.fetch          ; 0                  ; 0                    ; 0                   ; 0                 ; 0            ; 1           ; 1              ; 0                  ;
; state.decode         ; 0                  ; 0                    ; 0                   ; 0                 ; 1            ; 0           ; 1              ; 0                  ;
; state.execute_add    ; 0                  ; 0                    ; 0                   ; 1                 ; 0            ; 0           ; 1              ; 0                  ;
; state.execute_store  ; 0                  ; 0                    ; 1                   ; 0                 ; 0            ; 0           ; 1              ; 0                  ;
; state.execute_store2 ; 0                  ; 1                    ; 0                   ; 0                 ; 0            ; 0           ; 1              ; 0                  ;
; state.execute_load   ; 1                  ; 0                    ; 0                   ; 0                 ; 0            ; 0           ; 1              ; 0                  ;
; state.execute_jump   ; 0                  ; 0                    ; 0                   ; 0                 ; 0            ; 0           ; 1              ; 1                  ;
+----------------------+--------------------+----------------------+---------------------+-------------------+--------------+-------------+----------------+--------------------+


+--------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                             ;
+---------------------------------------+----------------------------------------+
; Register name                         ; Reason for Removal                     ;
+---------------------------------------+----------------------------------------+
; VGA_SYNC:inst4|pixel_row[9]           ; Stuck at GND due to stuck port data_in ;
; processador:inst|state.execute_store2 ; Lost fanout                            ;
; processador:inst|state~4              ; Lost fanout                            ;
; processador:inst|state~5              ; Lost fanout                            ;
; processador:inst|state~6              ; Lost fanout                            ;
; Total Number of Removed Registers = 5 ;                                        ;
+---------------------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 96    ;
; Number of registers using Synchronous Clear  ; 44    ;
; Number of registers using Synchronous Load   ; 24    ;
; Number of registers using Asynchronous Clear ; 7     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 69    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------+
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |Block1|VGA_SYNC:inst4|v_count[0]           ;
; 4:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |Block1|processador:inst|register_A[7]      ;
; 4:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |Block1|processador:inst|program_counter[5] ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; No         ; |Block1|vga_proc:inst5|Mux98                ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |Block1|vga_proc:inst5|Mux90                ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |Block1|vga_proc:inst5|Mux85                ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; No         ; |Block1|vga_proc:inst5|Mux85                ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; No         ; |Block1|vga_proc:inst5|Mux107               ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |Block1|vga_proc:inst5|Mux23                ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |Block1|vga_proc:inst5|Mux93                ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |Block1|vga_proc:inst5|Mux107               ;
; 8:1                ; 2 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |Block1|vga_proc:inst5|Mux107               ;
; 8:1                ; 2 bits    ; 10 LEs        ; 4 LEs                ; 6 LEs                  ; No         ; |Block1|vga_proc:inst5|Mux85                ;
; 12:1               ; 2 bits    ; 16 LEs        ; 12 LEs               ; 4 LEs                  ; No         ; |Block1|vga_proc:inst5|Mux101               ;
; 12:1               ; 4 bits    ; 32 LEs        ; 24 LEs               ; 8 LEs                  ; No         ; |Block1|vga_proc:inst5|Mux112               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Source assignments for processador:inst|altsyncram:altsyncram_component|altsyncram_id31:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------+
; Assignment                      ; Value              ; From ; To                                       ;
+---------------------------------+--------------------+------+------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                        ;
+---------------------------------+--------------------+------+------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Source assignments for memoriaMW:inst1|altsyncram:altsyncram_component|altsyncram_9jf1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------+
; Assignment                      ; Value              ; From ; To                                      ;
+---------------------------------+--------------------+------+-----------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                       ;
+---------------------------------+--------------------+------+-----------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VGA_SYNC:inst4|video_PLL:video_PLL_inst|altpll:altpll_component ;
+-------------------------------+-------------------+----------------------------------------------------------+
; Parameter Name                ; Value             ; Type                                                     ;
+-------------------------------+-------------------+----------------------------------------------------------+
; OPERATION_MODE                ; NORMAL            ; Untyped                                                  ;
; PLL_TYPE                      ; FAST              ; Untyped                                                  ;
; LPM_HINT                      ; UNUSED            ; Untyped                                                  ;
; QUALIFY_CONF_DONE             ; OFF               ; Untyped                                                  ;
; COMPENSATE_CLOCK              ; CLK0              ; Untyped                                                  ;
; SCAN_CHAIN                    ; LONG              ; Untyped                                                  ;
; PRIMARY_CLOCK                 ; INCLK0            ; Untyped                                                  ;
; INCLK0_INPUT_FREQUENCY        ; 20000             ; Signed Integer                                           ;
; INCLK1_INPUT_FREQUENCY        ; 0                 ; Untyped                                                  ;
; GATE_LOCK_SIGNAL              ; NO                ; Untyped                                                  ;
; GATE_LOCK_COUNTER             ; 0                 ; Untyped                                                  ;
; LOCK_HIGH                     ; 1                 ; Untyped                                                  ;
; LOCK_LOW                      ; 1                 ; Untyped                                                  ;
; VALID_LOCK_MULTIPLIER         ; 1                 ; Untyped                                                  ;
; INVALID_LOCK_MULTIPLIER       ; 5                 ; Untyped                                                  ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF               ; Untyped                                                  ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF               ; Untyped                                                  ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF               ; Untyped                                                  ;
; SKIP_VCO                      ; OFF               ; Untyped                                                  ;
; SWITCH_OVER_COUNTER           ; 0                 ; Untyped                                                  ;
; SWITCH_OVER_TYPE              ; AUTO              ; Untyped                                                  ;
; FEEDBACK_SOURCE               ; EXTCLK0           ; Untyped                                                  ;
; BANDWIDTH                     ; 0                 ; Untyped                                                  ;
; BANDWIDTH_TYPE                ; AUTO              ; Untyped                                                  ;
; SPREAD_FREQUENCY              ; 0                 ; Untyped                                                  ;
; DOWN_SPREAD                   ; 0                 ; Untyped                                                  ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF               ; Untyped                                                  ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF               ; Untyped                                                  ;
; CLK9_MULTIPLY_BY              ; 0                 ; Untyped                                                  ;
; CLK8_MULTIPLY_BY              ; 0                 ; Untyped                                                  ;
; CLK7_MULTIPLY_BY              ; 0                 ; Untyped                                                  ;
; CLK6_MULTIPLY_BY              ; 0                 ; Untyped                                                  ;
; CLK5_MULTIPLY_BY              ; 1                 ; Untyped                                                  ;
; CLK4_MULTIPLY_BY              ; 1                 ; Untyped                                                  ;
; CLK3_MULTIPLY_BY              ; 1                 ; Untyped                                                  ;
; CLK2_MULTIPLY_BY              ; 1                 ; Untyped                                                  ;
; CLK1_MULTIPLY_BY              ; 1                 ; Untyped                                                  ;
; CLK0_MULTIPLY_BY              ; 1                 ; Signed Integer                                           ;
; CLK9_DIVIDE_BY                ; 0                 ; Untyped                                                  ;
; CLK8_DIVIDE_BY                ; 0                 ; Untyped                                                  ;
; CLK7_DIVIDE_BY                ; 0                 ; Untyped                                                  ;
; CLK6_DIVIDE_BY                ; 0                 ; Untyped                                                  ;
; CLK5_DIVIDE_BY                ; 1                 ; Untyped                                                  ;
; CLK4_DIVIDE_BY                ; 1                 ; Untyped                                                  ;
; CLK3_DIVIDE_BY                ; 1                 ; Untyped                                                  ;
; CLK2_DIVIDE_BY                ; 1                 ; Untyped                                                  ;
; CLK1_DIVIDE_BY                ; 1                 ; Untyped                                                  ;
; CLK0_DIVIDE_BY                ; 2                 ; Signed Integer                                           ;
; CLK9_PHASE_SHIFT              ; 0                 ; Untyped                                                  ;
; CLK8_PHASE_SHIFT              ; 0                 ; Untyped                                                  ;
; CLK7_PHASE_SHIFT              ; 0                 ; Untyped                                                  ;
; CLK6_PHASE_SHIFT              ; 0                 ; Untyped                                                  ;
; CLK5_PHASE_SHIFT              ; 0                 ; Untyped                                                  ;
; CLK4_PHASE_SHIFT              ; 0                 ; Untyped                                                  ;
; CLK3_PHASE_SHIFT              ; 0                 ; Untyped                                                  ;
; CLK2_PHASE_SHIFT              ; 0                 ; Untyped                                                  ;
; CLK1_PHASE_SHIFT              ; 0                 ; Untyped                                                  ;
; CLK0_PHASE_SHIFT              ; 0                 ; Untyped                                                  ;
; CLK5_TIME_DELAY               ; 0                 ; Untyped                                                  ;
; CLK4_TIME_DELAY               ; 0                 ; Untyped                                                  ;
; CLK3_TIME_DELAY               ; 0                 ; Untyped                                                  ;
; CLK2_TIME_DELAY               ; 0                 ; Untyped                                                  ;
; CLK1_TIME_DELAY               ; 0                 ; Untyped                                                  ;
; CLK0_TIME_DELAY               ; 0                 ; Untyped                                                  ;
; CLK9_DUTY_CYCLE               ; 50                ; Untyped                                                  ;
; CLK8_DUTY_CYCLE               ; 50                ; Untyped                                                  ;
; CLK7_DUTY_CYCLE               ; 50                ; Untyped                                                  ;
; CLK6_DUTY_CYCLE               ; 50                ; Untyped                                                  ;
; CLK5_DUTY_CYCLE               ; 50                ; Untyped                                                  ;
; CLK4_DUTY_CYCLE               ; 50                ; Untyped                                                  ;
; CLK3_DUTY_CYCLE               ; 50                ; Untyped                                                  ;
; CLK2_DUTY_CYCLE               ; 50                ; Untyped                                                  ;
; CLK1_DUTY_CYCLE               ; 50                ; Untyped                                                  ;
; CLK0_DUTY_CYCLE               ; 50                ; Signed Integer                                           ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                  ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                  ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                  ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                  ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                  ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                  ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                  ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                  ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                  ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                  ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                  ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                  ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                  ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                  ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                  ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                  ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                  ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                  ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                  ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                  ;
; LOCK_WINDOW_UI                ;  0.05             ; Untyped                                                  ;
; LOCK_WINDOW_UI_BITS           ; UNUSED            ; Untyped                                                  ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED            ; Untyped                                                  ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED            ; Untyped                                                  ;
; DPA_MULTIPLY_BY               ; 0                 ; Untyped                                                  ;
; DPA_DIVIDE_BY                 ; 1                 ; Untyped                                                  ;
; DPA_DIVIDER                   ; 0                 ; Untyped                                                  ;
; EXTCLK3_MULTIPLY_BY           ; 1                 ; Untyped                                                  ;
; EXTCLK2_MULTIPLY_BY           ; 1                 ; Untyped                                                  ;
; EXTCLK1_MULTIPLY_BY           ; 1                 ; Untyped                                                  ;
; EXTCLK0_MULTIPLY_BY           ; 1                 ; Untyped                                                  ;
; EXTCLK3_DIVIDE_BY             ; 1                 ; Untyped                                                  ;
; EXTCLK2_DIVIDE_BY             ; 1                 ; Untyped                                                  ;
; EXTCLK1_DIVIDE_BY             ; 1                 ; Untyped                                                  ;
; EXTCLK0_DIVIDE_BY             ; 1                 ; Untyped                                                  ;
; EXTCLK3_PHASE_SHIFT           ; 0                 ; Untyped                                                  ;
; EXTCLK2_PHASE_SHIFT           ; 0                 ; Untyped                                                  ;
; EXTCLK1_PHASE_SHIFT           ; 0                 ; Untyped                                                  ;
; EXTCLK0_PHASE_SHIFT           ; 0                 ; Untyped                                                  ;
; EXTCLK3_TIME_DELAY            ; 0                 ; Untyped                                                  ;
; EXTCLK2_TIME_DELAY            ; 0                 ; Untyped                                                  ;
; EXTCLK1_TIME_DELAY            ; 0                 ; Untyped                                                  ;
; EXTCLK0_TIME_DELAY            ; 0                 ; Untyped                                                  ;
; EXTCLK3_DUTY_CYCLE            ; 50                ; Untyped                                                  ;
; EXTCLK2_DUTY_CYCLE            ; 50                ; Untyped                                                  ;
; EXTCLK1_DUTY_CYCLE            ; 50                ; Untyped                                                  ;
; EXTCLK0_DUTY_CYCLE            ; 50                ; Untyped                                                  ;
; VCO_MULTIPLY_BY               ; 0                 ; Untyped                                                  ;
; VCO_DIVIDE_BY                 ; 0                 ; Untyped                                                  ;
; SCLKOUT0_PHASE_SHIFT          ; 0                 ; Untyped                                                  ;
; SCLKOUT1_PHASE_SHIFT          ; 0                 ; Untyped                                                  ;
; VCO_MIN                       ; 0                 ; Untyped                                                  ;
; VCO_MAX                       ; 0                 ; Untyped                                                  ;
; VCO_CENTER                    ; 0                 ; Untyped                                                  ;
; PFD_MIN                       ; 0                 ; Untyped                                                  ;
; PFD_MAX                       ; 0                 ; Untyped                                                  ;
; M_INITIAL                     ; 0                 ; Untyped                                                  ;
; M                             ; 0                 ; Untyped                                                  ;
; N                             ; 1                 ; Untyped                                                  ;
; M2                            ; 1                 ; Untyped                                                  ;
; N2                            ; 1                 ; Untyped                                                  ;
; SS                            ; 1                 ; Untyped                                                  ;
; C0_HIGH                       ; 0                 ; Untyped                                                  ;
; C1_HIGH                       ; 0                 ; Untyped                                                  ;
; C2_HIGH                       ; 0                 ; Untyped                                                  ;
; C3_HIGH                       ; 0                 ; Untyped                                                  ;
; C4_HIGH                       ; 0                 ; Untyped                                                  ;
; C5_HIGH                       ; 0                 ; Untyped                                                  ;
; C6_HIGH                       ; 0                 ; Untyped                                                  ;
; C7_HIGH                       ; 0                 ; Untyped                                                  ;
; C8_HIGH                       ; 0                 ; Untyped                                                  ;
; C9_HIGH                       ; 0                 ; Untyped                                                  ;
; C0_LOW                        ; 0                 ; Untyped                                                  ;
; C1_LOW                        ; 0                 ; Untyped                                                  ;
; C2_LOW                        ; 0                 ; Untyped                                                  ;
; C3_LOW                        ; 0                 ; Untyped                                                  ;
; C4_LOW                        ; 0                 ; Untyped                                                  ;
; C5_LOW                        ; 0                 ; Untyped                                                  ;
; C6_LOW                        ; 0                 ; Untyped                                                  ;
; C7_LOW                        ; 0                 ; Untyped                                                  ;
; C8_LOW                        ; 0                 ; Untyped                                                  ;
; C9_LOW                        ; 0                 ; Untyped                                                  ;
; C0_INITIAL                    ; 0                 ; Untyped                                                  ;
; C1_INITIAL                    ; 0                 ; Untyped                                                  ;
; C2_INITIAL                    ; 0                 ; Untyped                                                  ;
; C3_INITIAL                    ; 0                 ; Untyped                                                  ;
; C4_INITIAL                    ; 0                 ; Untyped                                                  ;
; C5_INITIAL                    ; 0                 ; Untyped                                                  ;
; C6_INITIAL                    ; 0                 ; Untyped                                                  ;
; C7_INITIAL                    ; 0                 ; Untyped                                                  ;
; C8_INITIAL                    ; 0                 ; Untyped                                                  ;
; C9_INITIAL                    ; 0                 ; Untyped                                                  ;
; C0_MODE                       ; BYPASS            ; Untyped                                                  ;
; C1_MODE                       ; BYPASS            ; Untyped                                                  ;
; C2_MODE                       ; BYPASS            ; Untyped                                                  ;
; C3_MODE                       ; BYPASS            ; Untyped                                                  ;
; C4_MODE                       ; BYPASS            ; Untyped                                                  ;
; C5_MODE                       ; BYPASS            ; Untyped                                                  ;
; C6_MODE                       ; BYPASS            ; Untyped                                                  ;
; C7_MODE                       ; BYPASS            ; Untyped                                                  ;
; C8_MODE                       ; BYPASS            ; Untyped                                                  ;
; C9_MODE                       ; BYPASS            ; Untyped                                                  ;
; C0_PH                         ; 0                 ; Untyped                                                  ;
; C1_PH                         ; 0                 ; Untyped                                                  ;
; C2_PH                         ; 0                 ; Untyped                                                  ;
; C3_PH                         ; 0                 ; Untyped                                                  ;
; C4_PH                         ; 0                 ; Untyped                                                  ;
; C5_PH                         ; 0                 ; Untyped                                                  ;
; C6_PH                         ; 0                 ; Untyped                                                  ;
; C7_PH                         ; 0                 ; Untyped                                                  ;
; C8_PH                         ; 0                 ; Untyped                                                  ;
; C9_PH                         ; 0                 ; Untyped                                                  ;
; L0_HIGH                       ; 1                 ; Untyped                                                  ;
; L1_HIGH                       ; 1                 ; Untyped                                                  ;
; G0_HIGH                       ; 1                 ; Untyped                                                  ;
; G1_HIGH                       ; 1                 ; Untyped                                                  ;
; G2_HIGH                       ; 1                 ; Untyped                                                  ;
; G3_HIGH                       ; 1                 ; Untyped                                                  ;
; E0_HIGH                       ; 1                 ; Untyped                                                  ;
; E1_HIGH                       ; 1                 ; Untyped                                                  ;
; E2_HIGH                       ; 1                 ; Untyped                                                  ;
; E3_HIGH                       ; 1                 ; Untyped                                                  ;
; L0_LOW                        ; 1                 ; Untyped                                                  ;
; L1_LOW                        ; 1                 ; Untyped                                                  ;
; G0_LOW                        ; 1                 ; Untyped                                                  ;
; G1_LOW                        ; 1                 ; Untyped                                                  ;
; G2_LOW                        ; 1                 ; Untyped                                                  ;
; G3_LOW                        ; 1                 ; Untyped                                                  ;
; E0_LOW                        ; 1                 ; Untyped                                                  ;
; E1_LOW                        ; 1                 ; Untyped                                                  ;
; E2_LOW                        ; 1                 ; Untyped                                                  ;
; E3_LOW                        ; 1                 ; Untyped                                                  ;
; L0_INITIAL                    ; 1                 ; Untyped                                                  ;
; L1_INITIAL                    ; 1                 ; Untyped                                                  ;
; G0_INITIAL                    ; 1                 ; Untyped                                                  ;
; G1_INITIAL                    ; 1                 ; Untyped                                                  ;
; G2_INITIAL                    ; 1                 ; Untyped                                                  ;
; G3_INITIAL                    ; 1                 ; Untyped                                                  ;
; E0_INITIAL                    ; 1                 ; Untyped                                                  ;
; E1_INITIAL                    ; 1                 ; Untyped                                                  ;
; E2_INITIAL                    ; 1                 ; Untyped                                                  ;
; E3_INITIAL                    ; 1                 ; Untyped                                                  ;
; L0_MODE                       ; BYPASS            ; Untyped                                                  ;
; L1_MODE                       ; BYPASS            ; Untyped                                                  ;
; G0_MODE                       ; BYPASS            ; Untyped                                                  ;
; G1_MODE                       ; BYPASS            ; Untyped                                                  ;
; G2_MODE                       ; BYPASS            ; Untyped                                                  ;
; G3_MODE                       ; BYPASS            ; Untyped                                                  ;
; E0_MODE                       ; BYPASS            ; Untyped                                                  ;
; E1_MODE                       ; BYPASS            ; Untyped                                                  ;
; E2_MODE                       ; BYPASS            ; Untyped                                                  ;
; E3_MODE                       ; BYPASS            ; Untyped                                                  ;
; L0_PH                         ; 0                 ; Untyped                                                  ;
; L1_PH                         ; 0                 ; Untyped                                                  ;
; G0_PH                         ; 0                 ; Untyped                                                  ;
; G1_PH                         ; 0                 ; Untyped                                                  ;
; G2_PH                         ; 0                 ; Untyped                                                  ;
; G3_PH                         ; 0                 ; Untyped                                                  ;
; E0_PH                         ; 0                 ; Untyped                                                  ;
; E1_PH                         ; 0                 ; Untyped                                                  ;
; E2_PH                         ; 0                 ; Untyped                                                  ;
; E3_PH                         ; 0                 ; Untyped                                                  ;
; M_PH                          ; 0                 ; Untyped                                                  ;
; C1_USE_CASC_IN                ; OFF               ; Untyped                                                  ;
; C2_USE_CASC_IN                ; OFF               ; Untyped                                                  ;
; C3_USE_CASC_IN                ; OFF               ; Untyped                                                  ;
; C4_USE_CASC_IN                ; OFF               ; Untyped                                                  ;
; C5_USE_CASC_IN                ; OFF               ; Untyped                                                  ;
; C6_USE_CASC_IN                ; OFF               ; Untyped                                                  ;
; C7_USE_CASC_IN                ; OFF               ; Untyped                                                  ;
; C8_USE_CASC_IN                ; OFF               ; Untyped                                                  ;
; C9_USE_CASC_IN                ; OFF               ; Untyped                                                  ;
; CLK0_COUNTER                  ; G0                ; Untyped                                                  ;
; CLK1_COUNTER                  ; G0                ; Untyped                                                  ;
; CLK2_COUNTER                  ; G0                ; Untyped                                                  ;
; CLK3_COUNTER                  ; G0                ; Untyped                                                  ;
; CLK4_COUNTER                  ; G0                ; Untyped                                                  ;
; CLK5_COUNTER                  ; G0                ; Untyped                                                  ;
; CLK6_COUNTER                  ; E0                ; Untyped                                                  ;
; CLK7_COUNTER                  ; E1                ; Untyped                                                  ;
; CLK8_COUNTER                  ; E2                ; Untyped                                                  ;
; CLK9_COUNTER                  ; E3                ; Untyped                                                  ;
; L0_TIME_DELAY                 ; 0                 ; Untyped                                                  ;
; L1_TIME_DELAY                 ; 0                 ; Untyped                                                  ;
; G0_TIME_DELAY                 ; 0                 ; Untyped                                                  ;
; G1_TIME_DELAY                 ; 0                 ; Untyped                                                  ;
; G2_TIME_DELAY                 ; 0                 ; Untyped                                                  ;
; G3_TIME_DELAY                 ; 0                 ; Untyped                                                  ;
; E0_TIME_DELAY                 ; 0                 ; Untyped                                                  ;
; E1_TIME_DELAY                 ; 0                 ; Untyped                                                  ;
; E2_TIME_DELAY                 ; 0                 ; Untyped                                                  ;
; E3_TIME_DELAY                 ; 0                 ; Untyped                                                  ;
; M_TIME_DELAY                  ; 0                 ; Untyped                                                  ;
; N_TIME_DELAY                  ; 0                 ; Untyped                                                  ;
; EXTCLK3_COUNTER               ; E3                ; Untyped                                                  ;
; EXTCLK2_COUNTER               ; E2                ; Untyped                                                  ;
; EXTCLK1_COUNTER               ; E1                ; Untyped                                                  ;
; EXTCLK0_COUNTER               ; E0                ; Untyped                                                  ;
; ENABLE0_COUNTER               ; L0                ; Untyped                                                  ;
; ENABLE1_COUNTER               ; L0                ; Untyped                                                  ;
; CHARGE_PUMP_CURRENT           ; 2                 ; Untyped                                                  ;
; LOOP_FILTER_R                 ;  1.000000         ; Untyped                                                  ;
; LOOP_FILTER_C                 ; 5                 ; Untyped                                                  ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999              ; Untyped                                                  ;
; LOOP_FILTER_R_BITS            ; 9999              ; Untyped                                                  ;
; LOOP_FILTER_C_BITS            ; 9999              ; Untyped                                                  ;
; VCO_POST_SCALE                ; 0                 ; Untyped                                                  ;
; CLK2_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                                  ;
; CLK1_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                                  ;
; CLK0_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                                  ;
; INTENDED_DEVICE_FAMILY        ; Cyclone II        ; Untyped                                                  ;
; PORT_CLKENA0                  ; PORT_CONNECTIVITY ; Untyped                                                  ;
; PORT_CLKENA1                  ; PORT_CONNECTIVITY ; Untyped                                                  ;
; PORT_CLKENA2                  ; PORT_CONNECTIVITY ; Untyped                                                  ;
; PORT_CLKENA3                  ; PORT_CONNECTIVITY ; Untyped                                                  ;
; PORT_CLKENA4                  ; PORT_CONNECTIVITY ; Untyped                                                  ;
; PORT_CLKENA5                  ; PORT_CONNECTIVITY ; Untyped                                                  ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY ; Untyped                                                  ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY ; Untyped                                                  ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY ; Untyped                                                  ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY ; Untyped                                                  ;
; PORT_EXTCLK0                  ; PORT_CONNECTIVITY ; Untyped                                                  ;
; PORT_EXTCLK1                  ; PORT_CONNECTIVITY ; Untyped                                                  ;
; PORT_EXTCLK2                  ; PORT_CONNECTIVITY ; Untyped                                                  ;
; PORT_EXTCLK3                  ; PORT_CONNECTIVITY ; Untyped                                                  ;
; PORT_CLKBAD0                  ; PORT_CONNECTIVITY ; Untyped                                                  ;
; PORT_CLKBAD1                  ; PORT_CONNECTIVITY ; Untyped                                                  ;
; PORT_CLK0                     ; PORT_CONNECTIVITY ; Untyped                                                  ;
; PORT_CLK1                     ; PORT_CONNECTIVITY ; Untyped                                                  ;
; PORT_CLK2                     ; PORT_CONNECTIVITY ; Untyped                                                  ;
; PORT_CLK3                     ; PORT_CONNECTIVITY ; Untyped                                                  ;
; PORT_CLK4                     ; PORT_CONNECTIVITY ; Untyped                                                  ;
; PORT_CLK5                     ; PORT_CONNECTIVITY ; Untyped                                                  ;
; PORT_CLK6                     ; PORT_UNUSED       ; Untyped                                                  ;
; PORT_CLK7                     ; PORT_UNUSED       ; Untyped                                                  ;
; PORT_CLK8                     ; PORT_UNUSED       ; Untyped                                                  ;
; PORT_CLK9                     ; PORT_UNUSED       ; Untyped                                                  ;
; PORT_SCANDATA                 ; PORT_CONNECTIVITY ; Untyped                                                  ;
; PORT_SCANDATAOUT              ; PORT_CONNECTIVITY ; Untyped                                                  ;
; PORT_SCANDONE                 ; PORT_CONNECTIVITY ; Untyped                                                  ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY ; Untyped                                                  ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY ; Untyped                                                  ;
; PORT_ACTIVECLOCK              ; PORT_CONNECTIVITY ; Untyped                                                  ;
; PORT_CLKLOSS                  ; PORT_CONNECTIVITY ; Untyped                                                  ;
; PORT_INCLK1                   ; PORT_CONNECTIVITY ; Untyped                                                  ;
; PORT_INCLK0                   ; PORT_CONNECTIVITY ; Untyped                                                  ;
; PORT_FBIN                     ; PORT_CONNECTIVITY ; Untyped                                                  ;
; PORT_PLLENA                   ; PORT_CONNECTIVITY ; Untyped                                                  ;
; PORT_CLKSWITCH                ; PORT_CONNECTIVITY ; Untyped                                                  ;
; PORT_ARESET                   ; PORT_CONNECTIVITY ; Untyped                                                  ;
; PORT_PFDENA                   ; PORT_CONNECTIVITY ; Untyped                                                  ;
; PORT_SCANCLK                  ; PORT_CONNECTIVITY ; Untyped                                                  ;
; PORT_SCANACLR                 ; PORT_CONNECTIVITY ; Untyped                                                  ;
; PORT_SCANREAD                 ; PORT_CONNECTIVITY ; Untyped                                                  ;
; PORT_SCANWRITE                ; PORT_CONNECTIVITY ; Untyped                                                  ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY ; Untyped                                                  ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY ; Untyped                                                  ;
; PORT_LOCKED                   ; PORT_CONNECTIVITY ; Untyped                                                  ;
; PORT_CONFIGUPDATE             ; PORT_CONNECTIVITY ; Untyped                                                  ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY ; Untyped                                                  ;
; PORT_PHASEDONE                ; PORT_CONNECTIVITY ; Untyped                                                  ;
; PORT_PHASESTEP                ; PORT_CONNECTIVITY ; Untyped                                                  ;
; PORT_PHASEUPDOWN              ; PORT_CONNECTIVITY ; Untyped                                                  ;
; PORT_SCANCLKENA               ; PORT_CONNECTIVITY ; Untyped                                                  ;
; PORT_PHASECOUNTERSELECT       ; PORT_CONNECTIVITY ; Untyped                                                  ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY ; Untyped                                                  ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY ; Untyped                                                  ;
; M_TEST_SOURCE                 ; 5                 ; Untyped                                                  ;
; C0_TEST_SOURCE                ; 5                 ; Untyped                                                  ;
; C1_TEST_SOURCE                ; 5                 ; Untyped                                                  ;
; C2_TEST_SOURCE                ; 5                 ; Untyped                                                  ;
; C3_TEST_SOURCE                ; 5                 ; Untyped                                                  ;
; C4_TEST_SOURCE                ; 5                 ; Untyped                                                  ;
; C5_TEST_SOURCE                ; 5                 ; Untyped                                                  ;
; C6_TEST_SOURCE                ; 5                 ; Untyped                                                  ;
; C7_TEST_SOURCE                ; 5                 ; Untyped                                                  ;
; C8_TEST_SOURCE                ; 5                 ; Untyped                                                  ;
; C9_TEST_SOURCE                ; 5                 ; Untyped                                                  ;
; CBXI_PARAMETER                ; altpll_80u        ; Untyped                                                  ;
; VCO_FREQUENCY_CONTROL         ; AUTO              ; Untyped                                                  ;
; VCO_PHASE_SHIFT_STEP          ; 0                 ; Untyped                                                  ;
; WIDTH_CLOCK                   ; 6                 ; Untyped                                                  ;
; WIDTH_PHASECOUNTERSELECT      ; 4                 ; Untyped                                                  ;
; USING_FBMIMICBIDIR_PORT       ; OFF               ; Untyped                                                  ;
; DEVICE_FAMILY                 ; Cyclone V         ; Untyped                                                  ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED            ; Untyped                                                  ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF               ; Untyped                                                  ;
; AUTO_CARRY_CHAINS             ; ON                ; AUTO_CARRY                                               ;
; IGNORE_CARRY_BUFFERS          ; OFF               ; IGNORE_CARRY                                             ;
; AUTO_CASCADE_CHAINS           ; ON                ; AUTO_CASCADE                                             ;
; IGNORE_CASCADE_BUFFERS        ; OFF               ; IGNORE_CASCADE                                           ;
+-------------------------------+-------------------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processador:inst ;
+----------------+-------+--------------------------------------+
; Parameter Name ; Value ; Type                                 ;
+----------------+-------+--------------------------------------+
; reset_pc       ; 0     ; Signed Integer                       ;
; fetch          ; 1     ; Signed Integer                       ;
; decode         ; 2     ; Signed Integer                       ;
; execute_add    ; 3     ; Signed Integer                       ;
; execute_store  ; 4     ; Signed Integer                       ;
; execute_store2 ; 5     ; Signed Integer                       ;
; execute_load   ; 7     ; Signed Integer                       ;
; execute_jump   ; 8     ; Signed Integer                       ;
; execute_jneg   ; 8     ; Signed Integer                       ;
+----------------+-------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processador:inst|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------+
; Parameter Name                     ; Value                ; Type                              ;
+------------------------------------+----------------------+-----------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                           ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                      ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                    ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                           ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                           ;
; WIDTH_A                            ; 16                   ; Signed Integer                    ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                    ;
; NUMWORDS_A                         ; 1                    ; Untyped                           ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                           ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                           ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                           ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                           ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                           ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                           ;
; WIDTH_B                            ; 1                    ; Untyped                           ;
; WIDTHAD_B                          ; 1                    ; Untyped                           ;
; NUMWORDS_B                         ; 1                    ; Untyped                           ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                           ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                           ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                           ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                           ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                           ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                           ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                           ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                           ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                           ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                           ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                           ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                           ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                           ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                           ;
; BYTE_SIZE                          ; 8                    ; Untyped                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                           ;
; INIT_FILE                          ; memoria.mif          ; Untyped                           ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                           ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                           ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                           ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                           ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                           ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                           ;
; ENABLE_ECC                         ; FALSE                ; Untyped                           ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                           ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                           ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                           ;
; CBXI_PARAMETER                     ; altsyncram_id31      ; Untyped                           ;
+------------------------------------+----------------------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memoriaMW:inst1|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------+
; Parameter Name                     ; Value                ; Type                             ;
+------------------------------------+----------------------+----------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                          ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                     ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                   ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                          ;
; OPERATION_MODE                     ; ROM                  ; Untyped                          ;
; WIDTH_A                            ; 16                   ; Signed Integer                   ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                   ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                   ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                          ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                          ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                          ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                          ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                          ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                          ;
; WIDTH_B                            ; 1                    ; Untyped                          ;
; WIDTHAD_B                          ; 1                    ; Untyped                          ;
; NUMWORDS_B                         ; 1                    ; Untyped                          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                          ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                          ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                          ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                          ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                          ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                          ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                          ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                          ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                          ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                          ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                          ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                          ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                          ;
; BYTE_SIZE                          ; 8                    ; Untyped                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                          ;
; INIT_FILE                          ; memoria.mif          ; Untyped                          ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                          ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                          ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                          ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                          ;
; ENABLE_ECC                         ; FALSE                ; Untyped                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                          ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                          ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                          ;
; CBXI_PARAMETER                     ; altsyncram_9jf1      ; Untyped                          ;
+------------------------------------+----------------------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vga_proc:inst5|lpm_divide:Mod9 ;
+------------------------+----------------+---------------------------------------+
; Parameter Name         ; Value          ; Type                                  ;
+------------------------+----------------+---------------------------------------+
; LPM_WIDTHN             ; 16             ; Untyped                               ;
; LPM_WIDTHD             ; 4              ; Untyped                               ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                               ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                               ;
; LPM_PIPELINE           ; 0              ; Untyped                               ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                               ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                               ;
; CBXI_PARAMETER         ; lpm_divide_n3m ; Untyped                               ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                               ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                               ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                            ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                          ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                          ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                        ;
+------------------------+----------------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vga_proc:inst5|lpm_divide:Div6 ;
+------------------------+----------------+---------------------------------------+
; Parameter Name         ; Value          ; Type                                  ;
+------------------------+----------------+---------------------------------------+
; LPM_WIDTHN             ; 16             ; Untyped                               ;
; LPM_WIDTHD             ; 4              ; Untyped                               ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                               ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                               ;
; LPM_PIPELINE           ; 0              ; Untyped                               ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                               ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                               ;
; CBXI_PARAMETER         ; lpm_divide_kbm ; Untyped                               ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                               ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                               ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                            ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                          ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                          ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                        ;
+------------------------+----------------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vga_proc:inst5|lpm_divide:Mod10 ;
+------------------------+----------------+----------------------------------------+
; Parameter Name         ; Value          ; Type                                   ;
+------------------------+----------------+----------------------------------------+
; LPM_WIDTHN             ; 16             ; Untyped                                ;
; LPM_WIDTHD             ; 4              ; Untyped                                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                ;
; LPM_PIPELINE           ; 0              ; Untyped                                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                ;
; CBXI_PARAMETER         ; lpm_divide_n3m ; Untyped                                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                         ;
+------------------------+----------------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vga_proc:inst5|lpm_divide:Div7 ;
+------------------------+----------------+---------------------------------------+
; Parameter Name         ; Value          ; Type                                  ;
+------------------------+----------------+---------------------------------------+
; LPM_WIDTHN             ; 16             ; Untyped                               ;
; LPM_WIDTHD             ; 7              ; Untyped                               ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                               ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                               ;
; LPM_PIPELINE           ; 0              ; Untyped                               ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                               ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                               ;
; CBXI_PARAMETER         ; lpm_divide_nbm ; Untyped                               ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                               ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                               ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                            ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                          ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                          ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                        ;
+------------------------+----------------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vga_proc:inst5|lpm_divide:Mod11 ;
+------------------------+----------------+----------------------------------------+
; Parameter Name         ; Value          ; Type                                   ;
+------------------------+----------------+----------------------------------------+
; LPM_WIDTHN             ; 16             ; Untyped                                ;
; LPM_WIDTHD             ; 4              ; Untyped                                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                ;
; LPM_PIPELINE           ; 0              ; Untyped                                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                ;
; CBXI_PARAMETER         ; lpm_divide_n3m ; Untyped                                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                         ;
+------------------------+----------------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vga_proc:inst5|lpm_divide:Mod6 ;
+------------------------+----------------+---------------------------------------+
; Parameter Name         ; Value          ; Type                                  ;
+------------------------+----------------+---------------------------------------+
; LPM_WIDTHN             ; 16             ; Untyped                               ;
; LPM_WIDTHD             ; 4              ; Untyped                               ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                               ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                               ;
; LPM_PIPELINE           ; 0              ; Untyped                               ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                               ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                               ;
; CBXI_PARAMETER         ; lpm_divide_n3m ; Untyped                               ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                               ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                               ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                            ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                          ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                          ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                        ;
+------------------------+----------------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vga_proc:inst5|lpm_divide:Div4 ;
+------------------------+----------------+---------------------------------------+
; Parameter Name         ; Value          ; Type                                  ;
+------------------------+----------------+---------------------------------------+
; LPM_WIDTHN             ; 16             ; Untyped                               ;
; LPM_WIDTHD             ; 4              ; Untyped                               ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                               ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                               ;
; LPM_PIPELINE           ; 0              ; Untyped                               ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                               ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                               ;
; CBXI_PARAMETER         ; lpm_divide_kbm ; Untyped                               ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                               ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                               ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                            ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                          ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                          ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                        ;
+------------------------+----------------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vga_proc:inst5|lpm_divide:Mod7 ;
+------------------------+----------------+---------------------------------------+
; Parameter Name         ; Value          ; Type                                  ;
+------------------------+----------------+---------------------------------------+
; LPM_WIDTHN             ; 16             ; Untyped                               ;
; LPM_WIDTHD             ; 4              ; Untyped                               ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                               ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                               ;
; LPM_PIPELINE           ; 0              ; Untyped                               ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                               ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                               ;
; CBXI_PARAMETER         ; lpm_divide_n3m ; Untyped                               ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                               ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                               ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                            ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                          ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                          ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                        ;
+------------------------+----------------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vga_proc:inst5|lpm_divide:Div5 ;
+------------------------+----------------+---------------------------------------+
; Parameter Name         ; Value          ; Type                                  ;
+------------------------+----------------+---------------------------------------+
; LPM_WIDTHN             ; 16             ; Untyped                               ;
; LPM_WIDTHD             ; 7              ; Untyped                               ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                               ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                               ;
; LPM_PIPELINE           ; 0              ; Untyped                               ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                               ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                               ;
; CBXI_PARAMETER         ; lpm_divide_nbm ; Untyped                               ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                               ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                               ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                            ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                          ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                          ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                        ;
+------------------------+----------------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vga_proc:inst5|lpm_divide:Mod8 ;
+------------------------+----------------+---------------------------------------+
; Parameter Name         ; Value          ; Type                                  ;
+------------------------+----------------+---------------------------------------+
; LPM_WIDTHN             ; 16             ; Untyped                               ;
; LPM_WIDTHD             ; 4              ; Untyped                               ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                               ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                               ;
; LPM_PIPELINE           ; 0              ; Untyped                               ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                               ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                               ;
; CBXI_PARAMETER         ; lpm_divide_n3m ; Untyped                               ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                               ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                               ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                            ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                          ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                          ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                        ;
+------------------------+----------------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vga_proc:inst5|lpm_divide:Mod3 ;
+------------------------+----------------+---------------------------------------+
; Parameter Name         ; Value          ; Type                                  ;
+------------------------+----------------+---------------------------------------+
; LPM_WIDTHN             ; 16             ; Untyped                               ;
; LPM_WIDTHD             ; 4              ; Untyped                               ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                               ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                               ;
; LPM_PIPELINE           ; 0              ; Untyped                               ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                               ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                               ;
; CBXI_PARAMETER         ; lpm_divide_n3m ; Untyped                               ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                               ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                               ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                            ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                          ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                          ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                        ;
+------------------------+----------------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vga_proc:inst5|lpm_divide:Div2 ;
+------------------------+----------------+---------------------------------------+
; Parameter Name         ; Value          ; Type                                  ;
+------------------------+----------------+---------------------------------------+
; LPM_WIDTHN             ; 16             ; Untyped                               ;
; LPM_WIDTHD             ; 4              ; Untyped                               ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                               ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                               ;
; LPM_PIPELINE           ; 0              ; Untyped                               ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                               ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                               ;
; CBXI_PARAMETER         ; lpm_divide_kbm ; Untyped                               ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                               ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                               ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                            ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                          ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                          ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                        ;
+------------------------+----------------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vga_proc:inst5|lpm_divide:Mod4 ;
+------------------------+----------------+---------------------------------------+
; Parameter Name         ; Value          ; Type                                  ;
+------------------------+----------------+---------------------------------------+
; LPM_WIDTHN             ; 16             ; Untyped                               ;
; LPM_WIDTHD             ; 4              ; Untyped                               ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                               ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                               ;
; LPM_PIPELINE           ; 0              ; Untyped                               ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                               ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                               ;
; CBXI_PARAMETER         ; lpm_divide_n3m ; Untyped                               ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                               ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                               ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                            ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                          ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                          ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                        ;
+------------------------+----------------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vga_proc:inst5|lpm_divide:Div3 ;
+------------------------+----------------+---------------------------------------+
; Parameter Name         ; Value          ; Type                                  ;
+------------------------+----------------+---------------------------------------+
; LPM_WIDTHN             ; 16             ; Untyped                               ;
; LPM_WIDTHD             ; 7              ; Untyped                               ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                               ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                               ;
; LPM_PIPELINE           ; 0              ; Untyped                               ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                               ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                               ;
; CBXI_PARAMETER         ; lpm_divide_nbm ; Untyped                               ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                               ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                               ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                            ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                          ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                          ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                        ;
+------------------------+----------------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vga_proc:inst5|lpm_divide:Mod5 ;
+------------------------+----------------+---------------------------------------+
; Parameter Name         ; Value          ; Type                                  ;
+------------------------+----------------+---------------------------------------+
; LPM_WIDTHN             ; 16             ; Untyped                               ;
; LPM_WIDTHD             ; 4              ; Untyped                               ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                               ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                               ;
; LPM_PIPELINE           ; 0              ; Untyped                               ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                               ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                               ;
; CBXI_PARAMETER         ; lpm_divide_n3m ; Untyped                               ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                               ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                               ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                            ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                          ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                          ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                        ;
+------------------------+----------------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vga_proc:inst5|lpm_divide:Div0 ;
+------------------------+----------------+---------------------------------------+
; Parameter Name         ; Value          ; Type                                  ;
+------------------------+----------------+---------------------------------------+
; LPM_WIDTHN             ; 16             ; Untyped                               ;
; LPM_WIDTHD             ; 4              ; Untyped                               ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                               ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                               ;
; LPM_PIPELINE           ; 0              ; Untyped                               ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                               ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                               ;
; CBXI_PARAMETER         ; lpm_divide_kbm ; Untyped                               ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                               ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                               ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                            ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                          ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                          ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                        ;
+------------------------+----------------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vga_proc:inst5|lpm_divide:Mod1 ;
+------------------------+----------------+---------------------------------------+
; Parameter Name         ; Value          ; Type                                  ;
+------------------------+----------------+---------------------------------------+
; LPM_WIDTHN             ; 16             ; Untyped                               ;
; LPM_WIDTHD             ; 4              ; Untyped                               ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                               ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                               ;
; LPM_PIPELINE           ; 0              ; Untyped                               ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                               ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                               ;
; CBXI_PARAMETER         ; lpm_divide_n3m ; Untyped                               ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                               ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                               ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                            ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                          ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                          ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                        ;
+------------------------+----------------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vga_proc:inst5|lpm_divide:Div1 ;
+------------------------+----------------+---------------------------------------+
; Parameter Name         ; Value          ; Type                                  ;
+------------------------+----------------+---------------------------------------+
; LPM_WIDTHN             ; 16             ; Untyped                               ;
; LPM_WIDTHD             ; 7              ; Untyped                               ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                               ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                               ;
; LPM_PIPELINE           ; 0              ; Untyped                               ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                               ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                               ;
; CBXI_PARAMETER         ; lpm_divide_nbm ; Untyped                               ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                               ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                               ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                            ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                          ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                          ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                        ;
+------------------------+----------------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vga_proc:inst5|lpm_divide:Mod2 ;
+------------------------+----------------+---------------------------------------+
; Parameter Name         ; Value          ; Type                                  ;
+------------------------+----------------+---------------------------------------+
; LPM_WIDTHN             ; 16             ; Untyped                               ;
; LPM_WIDTHD             ; 4              ; Untyped                               ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                               ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                               ;
; LPM_PIPELINE           ; 0              ; Untyped                               ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                               ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                               ;
; CBXI_PARAMETER         ; lpm_divide_n3m ; Untyped                               ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                               ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                               ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                            ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                          ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                          ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                        ;
+------------------------+----------------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vga_proc:inst5|lpm_divide:Mod0 ;
+------------------------+----------------+---------------------------------------+
; Parameter Name         ; Value          ; Type                                  ;
+------------------------+----------------+---------------------------------------+
; LPM_WIDTHN             ; 16             ; Untyped                               ;
; LPM_WIDTHD             ; 4              ; Untyped                               ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                               ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                               ;
; LPM_PIPELINE           ; 0              ; Untyped                               ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                               ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                               ;
; CBXI_PARAMETER         ; lpm_divide_n3m ; Untyped                               ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                               ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                               ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                            ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                          ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                          ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                        ;
+------------------------+----------------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                                    ;
+-------------------------------+-----------------------------------------------------------------+
; Name                          ; Value                                                           ;
+-------------------------------+-----------------------------------------------------------------+
; Number of entity instances    ; 1                                                               ;
; Entity Instance               ; VGA_SYNC:inst4|video_PLL:video_PLL_inst|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                                          ;
;     -- PLL_TYPE               ; FAST                                                            ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                          ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                                           ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                               ;
;     -- VCO_MULTIPLY_BY        ; 0                                                               ;
;     -- VCO_DIVIDE_BY          ; 0                                                               ;
+-------------------------------+-----------------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                             ;
+-------------------------------------------+--------------------------------------------------+
; Name                                      ; Value                                            ;
+-------------------------------------------+--------------------------------------------------+
; Number of entity instances                ; 2                                                ;
; Entity Instance                           ; processador:inst|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                      ;
;     -- WIDTH_A                            ; 16                                               ;
;     -- NUMWORDS_A                         ; 1                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                     ;
;     -- WIDTH_B                            ; 1                                                ;
;     -- NUMWORDS_B                         ; 1                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                        ;
; Entity Instance                           ; memoriaMW:inst1|altsyncram:altsyncram_component  ;
;     -- OPERATION_MODE                     ; ROM                                              ;
;     -- WIDTH_A                            ; 16                                               ;
;     -- NUMWORDS_A                         ; 256                                              ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                           ;
;     -- WIDTH_B                            ; 1                                                ;
;     -- NUMWORDS_B                         ; 1                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                        ;
+-------------------------------------------+--------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 96                          ;
;     CLR               ; 7                           ;
;     ENA               ; 35                          ;
;     ENA SCLR          ; 10                          ;
;     ENA SCLR SLD      ; 24                          ;
;     SCLR              ; 10                          ;
;     plain             ; 10                          ;
; arriav_lcell_comb     ; 2554                        ;
;     arith             ; 1414                        ;
;         0 data inputs ; 364                         ;
;         1 data inputs ; 210                         ;
;         2 data inputs ; 72                          ;
;         3 data inputs ; 549                         ;
;         4 data inputs ; 219                         ;
;     extend            ; 1                           ;
;         7 data inputs ; 1                           ;
;     normal            ; 1027                        ;
;         2 data inputs ; 455                         ;
;         3 data inputs ; 376                         ;
;         4 data inputs ; 44                          ;
;         5 data inputs ; 63                          ;
;         6 data inputs ; 89                          ;
;     shared            ; 112                         ;
;         0 data inputs ; 44                          ;
;         1 data inputs ; 68                          ;
; boundary_port         ; 9                           ;
; generic_pll           ; 1                           ;
; stratixv_ram_block    ; 16                          ;
;                       ;                             ;
; Max LUT depth         ; 27.40                       ;
; Average LUT depth     ; 22.17                       ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:03     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition
    Info: Processing started: Thu Feb 27 12:43:24 2025
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off processador -c processador
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 12 of the 12 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file /users/830913/downloads/drive-download-20250227t140502z-001/projetos_finais/pratica_5_trex/5.9.2/pratica5/video_pll.vhd
    Info (12022): Found design unit 1: video_pll-SYN File: C:/Users/830913/Downloads/drive-download-20250227T140502Z-001/PROJETOS_FINAIS/PRATICA_5_TREX/5.9.2/pratica5/Video_PLL.vhd Line: 48
    Info (12023): Found entity 1: video_PLL File: C:/Users/830913/Downloads/drive-download-20250227T140502Z-001/PROJETOS_FINAIS/PRATICA_5_TREX/5.9.2/pratica5/Video_PLL.vhd Line: 39
Info (12021): Found 2 design units, including 1 entities, in source file vga_sync.vhd
    Info (12022): Found design unit 1: VGA_SYNC-a File: C:/Users/830913/Downloads/processador/VGA_SYNC.vhd Line: 13
    Info (12023): Found entity 1: VGA_SYNC File: C:/Users/830913/Downloads/processador/VGA_SYNC.vhd Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file processador.v
    Info (12023): Found entity 1: processador File: C:/Users/830913/Downloads/processador/processador.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file memoriamw.v
    Info (12023): Found entity 1: memoriaMW File: C:/Users/830913/Downloads/processador/memoriaMW.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file block1.bdf
    Info (12023): Found entity 1: Block1
Info (12021): Found 1 design units, including 1 entities, in source file /users/830913/downloads/drive-download-20250227t140502z-001/projetos_finais/pratica_5_trex/5.9.2/pratica5/vga_proc.sv
    Info (12023): Found entity 1: vga_proc File: C:/Users/830913/Downloads/drive-download-20250227T140502Z-001/PROJETOS_FINAIS/PRATICA_5_TREX/5.9.2/pratica5/vga_proc.sv Line: 1
Info (12127): Elaborating entity "Block1" for the top level hierarchy
Info (12128): Elaborating entity "VGA_SYNC" for hierarchy "VGA_SYNC:inst4"
Info (12128): Elaborating entity "video_PLL" for hierarchy "VGA_SYNC:inst4|video_PLL:video_PLL_inst" File: C:/Users/830913/Downloads/processador/VGA_SYNC.vhd Line: 45
Info (12128): Elaborating entity "altpll" for hierarchy "VGA_SYNC:inst4|video_PLL:video_PLL_inst|altpll:altpll_component" File: C:/Users/830913/Downloads/drive-download-20250227T140502Z-001/PROJETOS_FINAIS/PRATICA_5_TREX/5.9.2/pratica5/Video_PLL.vhd Line: 86
Info (12130): Elaborated megafunction instantiation "VGA_SYNC:inst4|video_PLL:video_PLL_inst|altpll:altpll_component" File: C:/Users/830913/Downloads/drive-download-20250227T140502Z-001/PROJETOS_FINAIS/PRATICA_5_TREX/5.9.2/pratica5/Video_PLL.vhd Line: 86
Info (12133): Instantiated megafunction "VGA_SYNC:inst4|video_PLL:video_PLL_inst|altpll:altpll_component" with the following parameter: File: C:/Users/830913/Downloads/drive-download-20250227T140502Z-001/PROJETOS_FINAIS/PRATICA_5_TREX/5.9.2/pratica5/Video_PLL.vhd Line: 86
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "clk0_divide_by" = "2"
    Info (12134): Parameter "pll_type" = "FAST"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "clk0_phase_shift" = "0"
Info (12021): Found 1 design units, including 1 entities, in source file db/altpll_80u.tdf
    Info (12023): Found entity 1: altpll_80u File: C:/Users/830913/Downloads/processador/db/altpll_80u.tdf Line: 26
Info (12128): Elaborating entity "altpll_80u" for hierarchy "VGA_SYNC:inst4|video_PLL:video_PLL_inst|altpll:altpll_component|altpll_80u:auto_generated" File: c:/intelfpga/23.1std/quartus/libraries/megafunctions/altpll.tdf Line: 898
Info (12128): Elaborating entity "vga_proc" for hierarchy "vga_proc:inst5"
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "numeros" into its bus
Info (12128): Elaborating entity "processador" for hierarchy "processador:inst"
Warning (10230): Verilog HDL assignment warning at processador.v(63): truncated value with size 32 to match size of target (8) File: C:/Users/830913/Downloads/processador/processador.v Line: 63
Warning (10272): Verilog HDL Case Statement warning at processador.v(96): case item expression covers a value already covered by a previous case item File: C:/Users/830913/Downloads/processador/processador.v Line: 96
Warning (10272): Verilog HDL Case Statement warning at processador.v(116): case item expression covers a value already covered by a previous case item File: C:/Users/830913/Downloads/processador/processador.v Line: 116
Info (10264): Verilog HDL Case Statement information at processador.v(108): all case item expressions in this case statement are onehot File: C:/Users/830913/Downloads/processador/processador.v Line: 108
Info (12128): Elaborating entity "altsyncram" for hierarchy "processador:inst|altsyncram:altsyncram_component" File: C:/Users/830913/Downloads/processador/processador.v Line: 40
Info (12130): Elaborated megafunction instantiation "processador:inst|altsyncram:altsyncram_component" File: C:/Users/830913/Downloads/processador/processador.v Line: 40
Info (12133): Instantiated megafunction "processador:inst|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/830913/Downloads/processador/processador.v Line: 40
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "init_file" = "memoria.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_id31.tdf
    Info (12023): Found entity 1: altsyncram_id31 File: C:/Users/830913/Downloads/processador/db/altsyncram_id31.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_id31" for hierarchy "processador:inst|altsyncram:altsyncram_component|altsyncram_id31:auto_generated" File: c:/intelfpga/23.1std/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "memoriaMW" for hierarchy "memoriaMW:inst1"
Info (12128): Elaborating entity "altsyncram" for hierarchy "memoriaMW:inst1|altsyncram:altsyncram_component" File: C:/Users/830913/Downloads/processador/memoriaMW.v Line: 82
Info (12130): Elaborated megafunction instantiation "memoriaMW:inst1|altsyncram:altsyncram_component" File: C:/Users/830913/Downloads/processador/memoriaMW.v Line: 82
Info (12133): Instantiated megafunction "memoriaMW:inst1|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/830913/Downloads/processador/memoriaMW.v Line: 82
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "memoria.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_9jf1.tdf
    Info (12023): Found entity 1: altsyncram_9jf1 File: C:/Users/830913/Downloads/processador/db/altsyncram_9jf1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_9jf1" for hierarchy "memoriaMW:inst1|altsyncram:altsyncram_component|altsyncram_9jf1:auto_generated" File: c:/intelfpga/23.1std/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Warning (12020): Port "address_a" on the entity instantiation of "altsyncram_component" is connected to a signal of width 16. The formal width of the signal in the module is 8.  The extra bits will be ignored. File: C:/Users/830913/Downloads/processador/processador.v Line: 40
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "memoriaMW:inst1|altsyncram:altsyncram_component|altsyncram_9jf1:auto_generated|q_a[0]" File: C:/Users/830913/Downloads/processador/db/altsyncram_9jf1.tdf Line: 35
        Warning (14320): Synthesized away node "memoriaMW:inst1|altsyncram:altsyncram_component|altsyncram_9jf1:auto_generated|q_a[1]" File: C:/Users/830913/Downloads/processador/db/altsyncram_9jf1.tdf Line: 57
        Warning (14320): Synthesized away node "memoriaMW:inst1|altsyncram:altsyncram_component|altsyncram_9jf1:auto_generated|q_a[2]" File: C:/Users/830913/Downloads/processador/db/altsyncram_9jf1.tdf Line: 79
        Warning (14320): Synthesized away node "memoriaMW:inst1|altsyncram:altsyncram_component|altsyncram_9jf1:auto_generated|q_a[3]" File: C:/Users/830913/Downloads/processador/db/altsyncram_9jf1.tdf Line: 101
        Warning (14320): Synthesized away node "memoriaMW:inst1|altsyncram:altsyncram_component|altsyncram_9jf1:auto_generated|q_a[4]" File: C:/Users/830913/Downloads/processador/db/altsyncram_9jf1.tdf Line: 123
        Warning (14320): Synthesized away node "memoriaMW:inst1|altsyncram:altsyncram_component|altsyncram_9jf1:auto_generated|q_a[5]" File: C:/Users/830913/Downloads/processador/db/altsyncram_9jf1.tdf Line: 145
        Warning (14320): Synthesized away node "memoriaMW:inst1|altsyncram:altsyncram_component|altsyncram_9jf1:auto_generated|q_a[6]" File: C:/Users/830913/Downloads/processador/db/altsyncram_9jf1.tdf Line: 167
        Warning (14320): Synthesized away node "memoriaMW:inst1|altsyncram:altsyncram_component|altsyncram_9jf1:auto_generated|q_a[7]" File: C:/Users/830913/Downloads/processador/db/altsyncram_9jf1.tdf Line: 189
        Warning (14320): Synthesized away node "memoriaMW:inst1|altsyncram:altsyncram_component|altsyncram_9jf1:auto_generated|q_a[8]" File: C:/Users/830913/Downloads/processador/db/altsyncram_9jf1.tdf Line: 211
        Warning (14320): Synthesized away node "memoriaMW:inst1|altsyncram:altsyncram_component|altsyncram_9jf1:auto_generated|q_a[9]" File: C:/Users/830913/Downloads/processador/db/altsyncram_9jf1.tdf Line: 233
        Warning (14320): Synthesized away node "memoriaMW:inst1|altsyncram:altsyncram_component|altsyncram_9jf1:auto_generated|q_a[10]" File: C:/Users/830913/Downloads/processador/db/altsyncram_9jf1.tdf Line: 255
        Warning (14320): Synthesized away node "memoriaMW:inst1|altsyncram:altsyncram_component|altsyncram_9jf1:auto_generated|q_a[11]" File: C:/Users/830913/Downloads/processador/db/altsyncram_9jf1.tdf Line: 277
        Warning (14320): Synthesized away node "memoriaMW:inst1|altsyncram:altsyncram_component|altsyncram_9jf1:auto_generated|q_a[12]" File: C:/Users/830913/Downloads/processador/db/altsyncram_9jf1.tdf Line: 299
        Warning (14320): Synthesized away node "memoriaMW:inst1|altsyncram:altsyncram_component|altsyncram_9jf1:auto_generated|q_a[13]" File: C:/Users/830913/Downloads/processador/db/altsyncram_9jf1.tdf Line: 321
        Warning (14320): Synthesized away node "memoriaMW:inst1|altsyncram:altsyncram_component|altsyncram_9jf1:auto_generated|q_a[14]" File: C:/Users/830913/Downloads/processador/db/altsyncram_9jf1.tdf Line: 343
        Warning (14320): Synthesized away node "memoriaMW:inst1|altsyncram:altsyncram_component|altsyncram_9jf1:auto_generated|q_a[15]" File: C:/Users/830913/Downloads/processador/db/altsyncram_9jf1.tdf Line: 365
Info (278001): Inferred 20 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "vga_proc:inst5|Mod9" File: C:/Users/830913/Downloads/drive-download-20250227T140502Z-001/PROJETOS_FINAIS/PRATICA_5_TREX/5.9.2/pratica5/vga_proc.sv Line: 180
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "vga_proc:inst5|Div6" File: C:/Users/830913/Downloads/drive-download-20250227T140502Z-001/PROJETOS_FINAIS/PRATICA_5_TREX/5.9.2/pratica5/vga_proc.sv Line: 185
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "vga_proc:inst5|Mod10" File: C:/Users/830913/Downloads/drive-download-20250227T140502Z-001/PROJETOS_FINAIS/PRATICA_5_TREX/5.9.2/pratica5/vga_proc.sv Line: 185
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "vga_proc:inst5|Div7" File: C:/Users/830913/Downloads/drive-download-20250227T140502Z-001/PROJETOS_FINAIS/PRATICA_5_TREX/5.9.2/pratica5/vga_proc.sv Line: 190
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "vga_proc:inst5|Mod11" File: C:/Users/830913/Downloads/drive-download-20250227T140502Z-001/PROJETOS_FINAIS/PRATICA_5_TREX/5.9.2/pratica5/vga_proc.sv Line: 190
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "vga_proc:inst5|Mod6" File: C:/Users/830913/Downloads/drive-download-20250227T140502Z-001/PROJETOS_FINAIS/PRATICA_5_TREX/5.9.2/pratica5/vga_proc.sv Line: 157
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "vga_proc:inst5|Div4" File: C:/Users/830913/Downloads/drive-download-20250227T140502Z-001/PROJETOS_FINAIS/PRATICA_5_TREX/5.9.2/pratica5/vga_proc.sv Line: 162
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "vga_proc:inst5|Mod7" File: C:/Users/830913/Downloads/drive-download-20250227T140502Z-001/PROJETOS_FINAIS/PRATICA_5_TREX/5.9.2/pratica5/vga_proc.sv Line: 162
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "vga_proc:inst5|Div5" File: C:/Users/830913/Downloads/drive-download-20250227T140502Z-001/PROJETOS_FINAIS/PRATICA_5_TREX/5.9.2/pratica5/vga_proc.sv Line: 167
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "vga_proc:inst5|Mod8" File: C:/Users/830913/Downloads/drive-download-20250227T140502Z-001/PROJETOS_FINAIS/PRATICA_5_TREX/5.9.2/pratica5/vga_proc.sv Line: 167
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "vga_proc:inst5|Mod3" File: C:/Users/830913/Downloads/drive-download-20250227T140502Z-001/PROJETOS_FINAIS/PRATICA_5_TREX/5.9.2/pratica5/vga_proc.sv Line: 130
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "vga_proc:inst5|Div2" File: C:/Users/830913/Downloads/drive-download-20250227T140502Z-001/PROJETOS_FINAIS/PRATICA_5_TREX/5.9.2/pratica5/vga_proc.sv Line: 135
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "vga_proc:inst5|Mod4" File: C:/Users/830913/Downloads/drive-download-20250227T140502Z-001/PROJETOS_FINAIS/PRATICA_5_TREX/5.9.2/pratica5/vga_proc.sv Line: 135
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "vga_proc:inst5|Div3" File: C:/Users/830913/Downloads/drive-download-20250227T140502Z-001/PROJETOS_FINAIS/PRATICA_5_TREX/5.9.2/pratica5/vga_proc.sv Line: 140
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "vga_proc:inst5|Mod5" File: C:/Users/830913/Downloads/drive-download-20250227T140502Z-001/PROJETOS_FINAIS/PRATICA_5_TREX/5.9.2/pratica5/vga_proc.sv Line: 140
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "vga_proc:inst5|Div0" File: C:/Users/830913/Downloads/drive-download-20250227T140502Z-001/PROJETOS_FINAIS/PRATICA_5_TREX/5.9.2/pratica5/vga_proc.sv Line: 110
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "vga_proc:inst5|Mod1" File: C:/Users/830913/Downloads/drive-download-20250227T140502Z-001/PROJETOS_FINAIS/PRATICA_5_TREX/5.9.2/pratica5/vga_proc.sv Line: 110
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "vga_proc:inst5|Div1" File: C:/Users/830913/Downloads/drive-download-20250227T140502Z-001/PROJETOS_FINAIS/PRATICA_5_TREX/5.9.2/pratica5/vga_proc.sv Line: 115
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "vga_proc:inst5|Mod2" File: C:/Users/830913/Downloads/drive-download-20250227T140502Z-001/PROJETOS_FINAIS/PRATICA_5_TREX/5.9.2/pratica5/vga_proc.sv Line: 115
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "vga_proc:inst5|Mod0" File: C:/Users/830913/Downloads/drive-download-20250227T140502Z-001/PROJETOS_FINAIS/PRATICA_5_TREX/5.9.2/pratica5/vga_proc.sv Line: 105
Info (12130): Elaborated megafunction instantiation "vga_proc:inst5|lpm_divide:Mod9" File: C:/Users/830913/Downloads/drive-download-20250227T140502Z-001/PROJETOS_FINAIS/PRATICA_5_TREX/5.9.2/pratica5/vga_proc.sv Line: 180
Info (12133): Instantiated megafunction "vga_proc:inst5|lpm_divide:Mod9" with the following parameter: File: C:/Users/830913/Downloads/drive-download-20250227T140502Z-001/PROJETOS_FINAIS/PRATICA_5_TREX/5.9.2/pratica5/vga_proc.sv Line: 180
    Info (12134): Parameter "LPM_WIDTHN" = "16"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_n3m.tdf
    Info (12023): Found entity 1: lpm_divide_n3m File: C:/Users/830913/Downloads/processador/db/lpm_divide_n3m.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_qlh.tdf
    Info (12023): Found entity 1: sign_div_unsign_qlh File: C:/Users/830913/Downloads/processador/db/sign_div_unsign_qlh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_qve.tdf
    Info (12023): Found entity 1: alt_u_div_qve File: C:/Users/830913/Downloads/processador/db/alt_u_div_qve.tdf Line: 23
Info (12130): Elaborated megafunction instantiation "vga_proc:inst5|lpm_divide:Div6" File: C:/Users/830913/Downloads/drive-download-20250227T140502Z-001/PROJETOS_FINAIS/PRATICA_5_TREX/5.9.2/pratica5/vga_proc.sv Line: 185
Info (12133): Instantiated megafunction "vga_proc:inst5|lpm_divide:Div6" with the following parameter: File: C:/Users/830913/Downloads/drive-download-20250227T140502Z-001/PROJETOS_FINAIS/PRATICA_5_TREX/5.9.2/pratica5/vga_proc.sv Line: 185
    Info (12134): Parameter "LPM_WIDTHN" = "16"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_kbm.tdf
    Info (12023): Found entity 1: lpm_divide_kbm File: C:/Users/830913/Downloads/processador/db/lpm_divide_kbm.tdf Line: 25
Info (12130): Elaborated megafunction instantiation "vga_proc:inst5|lpm_divide:Div7" File: C:/Users/830913/Downloads/drive-download-20250227T140502Z-001/PROJETOS_FINAIS/PRATICA_5_TREX/5.9.2/pratica5/vga_proc.sv Line: 190
Info (12133): Instantiated megafunction "vga_proc:inst5|lpm_divide:Div7" with the following parameter: File: C:/Users/830913/Downloads/drive-download-20250227T140502Z-001/PROJETOS_FINAIS/PRATICA_5_TREX/5.9.2/pratica5/vga_proc.sv Line: 190
    Info (12134): Parameter "LPM_WIDTHN" = "16"
    Info (12134): Parameter "LPM_WIDTHD" = "7"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_nbm.tdf
    Info (12023): Found entity 1: lpm_divide_nbm File: C:/Users/830913/Downloads/processador/db/lpm_divide_nbm.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_tlh.tdf
    Info (12023): Found entity 1: sign_div_unsign_tlh File: C:/Users/830913/Downloads/processador/db/sign_div_unsign_tlh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_00f.tdf
    Info (12023): Found entity 1: alt_u_div_00f File: C:/Users/830913/Downloads/processador/db/alt_u_div_00f.tdf Line: 23
Info (12130): Elaborated megafunction instantiation "vga_proc:inst5|lpm_divide:Div0" File: C:/Users/830913/Downloads/drive-download-20250227T140502Z-001/PROJETOS_FINAIS/PRATICA_5_TREX/5.9.2/pratica5/vga_proc.sv Line: 110
Info (12133): Instantiated megafunction "vga_proc:inst5|lpm_divide:Div0" with the following parameter: File: C:/Users/830913/Downloads/drive-download-20250227T140502Z-001/PROJETOS_FINAIS/PRATICA_5_TREX/5.9.2/pratica5/vga_proc.sv Line: 110
    Info (12134): Parameter "LPM_WIDTHN" = "16"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12130): Elaborated megafunction instantiation "vga_proc:inst5|lpm_divide:Div1" File: C:/Users/830913/Downloads/drive-download-20250227T140502Z-001/PROJETOS_FINAIS/PRATICA_5_TREX/5.9.2/pratica5/vga_proc.sv Line: 115
Info (12133): Instantiated megafunction "vga_proc:inst5|lpm_divide:Div1" with the following parameter: File: C:/Users/830913/Downloads/drive-download-20250227T140502Z-001/PROJETOS_FINAIS/PRATICA_5_TREX/5.9.2/pratica5/vga_proc.sv Line: 115
    Info (12134): Parameter "LPM_WIDTHN" = "16"
    Info (12134): Parameter "LPM_WIDTHD" = "7"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12130): Elaborated megafunction instantiation "vga_proc:inst5|lpm_divide:Mod0" File: C:/Users/830913/Downloads/drive-download-20250227T140502Z-001/PROJETOS_FINAIS/PRATICA_5_TREX/5.9.2/pratica5/vga_proc.sv Line: 105
Info (12133): Instantiated megafunction "vga_proc:inst5|lpm_divide:Mod0" with the following parameter: File: C:/Users/830913/Downloads/drive-download-20250227T140502Z-001/PROJETOS_FINAIS/PRATICA_5_TREX/5.9.2/pratica5/vga_proc.sv Line: 105
    Info (12134): Parameter "LPM_WIDTHN" = "16"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (286030): Timing-Driven Synthesis is running
Info (17049): 4 registers lost all their fanouts during netlist optimizations.
Warning (20013): Ignored 338 assignments for entity "Pinos DE10" -- entity does not exist in design
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to ADC_CONVST -entity "Pinos DE10" was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to ADC_DIN -entity "Pinos DE10" was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to ADC_DOUT -entity "Pinos DE10" was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to ADC_SCLK -entity "Pinos DE10" was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to AUD_ADCDAT -entity "Pinos DE10" was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to AUD_ADCLRCK -entity "Pinos DE10" was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to AUD_BCLK -entity "Pinos DE10" was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to AUD_DACDAT -entity "Pinos DE10" was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to AUD_DACLRCK -entity "Pinos DE10" was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to AUD_XCK -entity "Pinos DE10" was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to CLOCK2_50 -entity "Pinos DE10" was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "2.5 V" -to CLOCK3_50 -entity "Pinos DE10" was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to CLOCK4_50 -entity "Pinos DE10" was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to CLOCK_50 -entity "Pinos DE10" was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[0] -entity "Pinos DE10" was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[10] -entity "Pinos DE10" was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[11] -entity "Pinos DE10" was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[12] -entity "Pinos DE10" was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[1] -entity "Pinos DE10" was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[2] -entity "Pinos DE10" was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[3] -entity "Pinos DE10" was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[4] -entity "Pinos DE10" was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[5] -entity "Pinos DE10" was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[6] -entity "Pinos DE10" was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[7] -entity "Pinos DE10" was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[8] -entity "Pinos DE10" was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[9] -entity "Pinos DE10" was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_BA[0] -entity "Pinos DE10" was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_BA[1] -entity "Pinos DE10" was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_CAS_N -entity "Pinos DE10" was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_CKE -entity "Pinos DE10" was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_CLK -entity "Pinos DE10" was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_CS_N -entity "Pinos DE10" was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[0] -entity "Pinos DE10" was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[10] -entity "Pinos DE10" was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[11] -entity "Pinos DE10" was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[12] -entity "Pinos DE10" was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[13] -entity "Pinos DE10" was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[14] -entity "Pinos DE10" was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[15] -entity "Pinos DE10" was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[1] -entity "Pinos DE10" was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[2] -entity "Pinos DE10" was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[3] -entity "Pinos DE10" was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[4] -entity "Pinos DE10" was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[5] -entity "Pinos DE10" was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[6] -entity "Pinos DE10" was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[7] -entity "Pinos DE10" was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[8] -entity "Pinos DE10" was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[9] -entity "Pinos DE10" was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_LDQM -entity "Pinos DE10" was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_RAS_N -entity "Pinos DE10" was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_UDQM -entity "Pinos DE10" was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_WE_N -entity "Pinos DE10" was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FPGA_I2C_SCLK -entity "Pinos DE10" was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FPGA_I2C_SDAT -entity "Pinos DE10" was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO[0] -entity "Pinos DE10" was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO[10] -entity "Pinos DE10" was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO[11] -entity "Pinos DE10" was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO[12] -entity "Pinos DE10" was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO[13] -entity "Pinos DE10" was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO[14] -entity "Pinos DE10" was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO[15] -entity "Pinos DE10" was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO[16] -entity "Pinos DE10" was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO[17] -entity "Pinos DE10" was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO[18] -entity "Pinos DE10" was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO[19] -entity "Pinos DE10" was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO[1] -entity "Pinos DE10" was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO[20] -entity "Pinos DE10" was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO[21] -entity "Pinos DE10" was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO[22] -entity "Pinos DE10" was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO[23] -entity "Pinos DE10" was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO[24] -entity "Pinos DE10" was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO[25] -entity "Pinos DE10" was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO[26] -entity "Pinos DE10" was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO[27] -entity "Pinos DE10" was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO[28] -entity "Pinos DE10" was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO[29] -entity "Pinos DE10" was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO[2] -entity "Pinos DE10" was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO[30] -entity "Pinos DE10" was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO[31] -entity "Pinos DE10" was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO[32] -entity "Pinos DE10" was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO[33] -entity "Pinos DE10" was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO[34] -entity "Pinos DE10" was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO[35] -entity "Pinos DE10" was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO[3] -entity "Pinos DE10" was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO[4] -entity "Pinos DE10" was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO[5] -entity "Pinos DE10" was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO[6] -entity "Pinos DE10" was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO[7] -entity "Pinos DE10" was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO[8] -entity "Pinos DE10" was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO[9] -entity "Pinos DE10" was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0[0] -entity "Pinos DE10" was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0[1] -entity "Pinos DE10" was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0[2] -entity "Pinos DE10" was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0[3] -entity "Pinos DE10" was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0[4] -entity "Pinos DE10" was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0[5] -entity "Pinos DE10" was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0[6] -entity "Pinos DE10" was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1[0] -entity "Pinos DE10" was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1[1] -entity "Pinos DE10" was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1[2] -entity "Pinos DE10" was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1[3] -entity "Pinos DE10" was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1[4] -entity "Pinos DE10" was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1[5] -entity "Pinos DE10" was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1[6] -entity "Pinos DE10" was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2[0] -entity "Pinos DE10" was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2[1] -entity "Pinos DE10" was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2[2] -entity "Pinos DE10" was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2[3] -entity "Pinos DE10" was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2[4] -entity "Pinos DE10" was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2[5] -entity "Pinos DE10" was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2[6] -entity "Pinos DE10" was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[0] -entity "Pinos DE10" was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[1] -entity "Pinos DE10" was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[2] -entity "Pinos DE10" was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[3] -entity "Pinos DE10" was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[4] -entity "Pinos DE10" was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[5] -entity "Pinos DE10" was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[6] -entity "Pinos DE10" was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[0] -entity "Pinos DE10" was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[1] -entity "Pinos DE10" was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[2] -entity "Pinos DE10" was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[3] -entity "Pinos DE10" was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[4] -entity "Pinos DE10" was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[5] -entity "Pinos DE10" was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[6] -entity "Pinos DE10" was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[0] -entity "Pinos DE10" was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[1] -entity "Pinos DE10" was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[2] -entity "Pinos DE10" was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[3] -entity "Pinos DE10" was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[4] -entity "Pinos DE10" was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[5] -entity "Pinos DE10" was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[6] -entity "Pinos DE10" was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_CONV_USB_N -entity "Pinos DE10" was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[0] -entity "Pinos DE10" was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[10] -entity "Pinos DE10" was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[11] -entity "Pinos DE10" was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[12] -entity "Pinos DE10" was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[13] -entity "Pinos DE10" was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[14] -entity "Pinos DE10" was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[1] -entity "Pinos DE10" was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[2] -entity "Pinos DE10" was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[3] -entity "Pinos DE10" was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[4] -entity "Pinos DE10" was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[5] -entity "Pinos DE10" was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[6] -entity "Pinos DE10" was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[7] -entity "Pinos DE10" was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[8] -entity "Pinos DE10" was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[9] -entity "Pinos DE10" was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_BA[0] -entity "Pinos DE10" was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_BA[1] -entity "Pinos DE10" was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_BA[2] -entity "Pinos DE10" was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_CAS_N -entity "Pinos DE10" was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_CKE -entity "Pinos DE10" was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_CK_N -entity "Pinos DE10" was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_CK_P -entity "Pinos DE10" was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_CS_N -entity "Pinos DE10" was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DM[0] -entity "Pinos DE10" was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DM[1] -entity "Pinos DE10" was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DM[2] -entity "Pinos DE10" was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DM[3] -entity "Pinos DE10" was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_N[0] -entity "Pinos DE10" was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_N[1] -entity "Pinos DE10" was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_N[2] -entity "Pinos DE10" was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_N[3] -entity "Pinos DE10" was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_P[0] -entity "Pinos DE10" was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_P[1] -entity "Pinos DE10" was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_P[2] -entity "Pinos DE10" was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_P[3] -entity "Pinos DE10" was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[0] -entity "Pinos DE10" was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[10] -entity "Pinos DE10" was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[11] -entity "Pinos DE10" was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[12] -entity "Pinos DE10" was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[13] -entity "Pinos DE10" was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[14] -entity "Pinos DE10" was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[15] -entity "Pinos DE10" was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[16] -entity "Pinos DE10" was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[17] -entity "Pinos DE10" was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[18] -entity "Pinos DE10" was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[19] -entity "Pinos DE10" was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[1] -entity "Pinos DE10" was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[20] -entity "Pinos DE10" was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[21] -entity "Pinos DE10" was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[22] -entity "Pinos DE10" was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[23] -entity "Pinos DE10" was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[24] -entity "Pinos DE10" was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[25] -entity "Pinos DE10" was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[26] -entity "Pinos DE10" was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[27] -entity "Pinos DE10" was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[28] -entity "Pinos DE10" was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[29] -entity "Pinos DE10" was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[2] -entity "Pinos DE10" was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[30] -entity "Pinos DE10" was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[31] -entity "Pinos DE10" was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[3] -entity "Pinos DE10" was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[4] -entity "Pinos DE10" was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[5] -entity "Pinos DE10" was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[6] -entity "Pinos DE10" was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[7] -entity "Pinos DE10" was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[8] -entity "Pinos DE10" was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[9] -entity "Pinos DE10" was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ODT -entity "Pinos DE10" was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_RAS_N -entity "Pinos DE10" was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_RESET_N -entity "Pinos DE10" was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_RZQ -entity "Pinos DE10" was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_WE_N -entity "Pinos DE10" was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_GTX_CLK -entity "Pinos DE10" was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_INT_N -entity "Pinos DE10" was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_MDC -entity "Pinos DE10" was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_MDIO -entity "Pinos DE10" was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_RX_CLK -entity "Pinos DE10" was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_RX_DATA[0] -entity "Pinos DE10" was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_RX_DATA[1] -entity "Pinos DE10" was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_RX_DATA[2] -entity "Pinos DE10" was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_RX_DATA[3] -entity "Pinos DE10" was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_RX_DV -entity "Pinos DE10" was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_TX_DATA[0] -entity "Pinos DE10" was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_TX_DATA[1] -entity "Pinos DE10" was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_TX_DATA[2] -entity "Pinos DE10" was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_TX_DATA[3] -entity "Pinos DE10" was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_TX_EN -entity "Pinos DE10" was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_FLASH_DATA[0] -entity "Pinos DE10" was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_FLASH_DATA[1] -entity "Pinos DE10" was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_FLASH_DATA[2] -entity "Pinos DE10" was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_FLASH_DATA[3] -entity "Pinos DE10" was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_FLASH_DCLK -entity "Pinos DE10" was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_FLASH_NCSO -entity "Pinos DE10" was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_GSENSOR_INT -entity "Pinos DE10" was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_I2C1_SCLK -entity "Pinos DE10" was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_I2C1_SDAT -entity "Pinos DE10" was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_I2C2_SCLK -entity "Pinos DE10" was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_I2C2_SDAT -entity "Pinos DE10" was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_I2C_CONTROL -entity "Pinos DE10" was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_KEY -entity "Pinos DE10" was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_LCM_BK -entity "Pinos DE10" was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_LCM_D_C -entity "Pinos DE10" was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_LCM_RST_N -entity "Pinos DE10" was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_LCM_SPIM_CLK -entity "Pinos DE10" was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_LCM_SPIM_MISO -entity "Pinos DE10" was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_LCM_SPIM_MOSI -entity "Pinos DE10" was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_LCM_SPIM_SS -entity "Pinos DE10" was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_LED -entity "Pinos DE10" was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_LTC_GPIO -entity "Pinos DE10" was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SD_CLK -entity "Pinos DE10" was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SD_CMD -entity "Pinos DE10" was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SD_DATA[0] -entity "Pinos DE10" was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SD_DATA[1] -entity "Pinos DE10" was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SD_DATA[2] -entity "Pinos DE10" was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SD_DATA[3] -entity "Pinos DE10" was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SPIM_CLK -entity "Pinos DE10" was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SPIM_MISO -entity "Pinos DE10" was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SPIM_MOSI -entity "Pinos DE10" was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SPIM_SS -entity "Pinos DE10" was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_UART_RX -entity "Pinos DE10" was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_UART_TX -entity "Pinos DE10" was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_CLKOUT -entity "Pinos DE10" was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DATA[0] -entity "Pinos DE10" was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DATA[1] -entity "Pinos DE10" was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DATA[2] -entity "Pinos DE10" was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DATA[3] -entity "Pinos DE10" was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DATA[4] -entity "Pinos DE10" was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DATA[5] -entity "Pinos DE10" was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DATA[6] -entity "Pinos DE10" was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DATA[7] -entity "Pinos DE10" was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DIR -entity "Pinos DE10" was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_NXT -entity "Pinos DE10" was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_STP -entity "Pinos DE10" was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to IRDA_RXD -entity "Pinos DE10" was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to IRDA_TXD -entity "Pinos DE10" was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to KEY[0] -entity "Pinos DE10" was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to KEY[1] -entity "Pinos DE10" was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to KEY[2] -entity "Pinos DE10" was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to KEY[3] -entity "Pinos DE10" was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[0] -entity "Pinos DE10" was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[1] -entity "Pinos DE10" was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[2] -entity "Pinos DE10" was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[3] -entity "Pinos DE10" was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[4] -entity "Pinos DE10" was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[5] -entity "Pinos DE10" was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[6] -entity "Pinos DE10" was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[7] -entity "Pinos DE10" was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[8] -entity "Pinos DE10" was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[9] -entity "Pinos DE10" was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to PS2_CLK -entity "Pinos DE10" was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to PS2_CLK2 -entity "Pinos DE10" was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to PS2_DAT -entity "Pinos DE10" was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to PS2_DAT2 -entity "Pinos DE10" was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "2.5 V" -to SW[0] -entity "Pinos DE10" was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "2.5 V" -to SW[1] -entity "Pinos DE10" was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "2.5 V" -to SW[2] -entity "Pinos DE10" was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "2.5 V" -to SW[3] -entity "Pinos DE10" was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "2.5 V" -to SW[4] -entity "Pinos DE10" was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "2.5 V" -to SW[5] -entity "Pinos DE10" was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "2.5 V" -to SW[6] -entity "Pinos DE10" was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "2.5 V" -to SW[7] -entity "Pinos DE10" was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "2.5 V" -to SW[8] -entity "Pinos DE10" was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "2.5 V" -to SW[9] -entity "Pinos DE10" was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_CLK27 -entity "Pinos DE10" was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_DATA[0] -entity "Pinos DE10" was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_DATA[1] -entity "Pinos DE10" was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_DATA[2] -entity "Pinos DE10" was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_DATA[3] -entity "Pinos DE10" was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_DATA[4] -entity "Pinos DE10" was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_DATA[5] -entity "Pinos DE10" was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_DATA[6] -entity "Pinos DE10" was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_DATA[7] -entity "Pinos DE10" was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_HS -entity "Pinos DE10" was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_RESET_N -entity "Pinos DE10" was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_VS -entity "Pinos DE10" was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_BLANK_N -entity "Pinos DE10" was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[0] -entity "Pinos DE10" was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[1] -entity "Pinos DE10" was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[2] -entity "Pinos DE10" was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[3] -entity "Pinos DE10" was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[4] -entity "Pinos DE10" was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[5] -entity "Pinos DE10" was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[6] -entity "Pinos DE10" was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[7] -entity "Pinos DE10" was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_CLK -entity "Pinos DE10" was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[0] -entity "Pinos DE10" was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[1] -entity "Pinos DE10" was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[2] -entity "Pinos DE10" was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[3] -entity "Pinos DE10" was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[4] -entity "Pinos DE10" was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[5] -entity "Pinos DE10" was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[6] -entity "Pinos DE10" was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[7] -entity "Pinos DE10" was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_HS -entity "Pinos DE10" was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[0] -entity "Pinos DE10" was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[1] -entity "Pinos DE10" was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[2] -entity "Pinos DE10" was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[3] -entity "Pinos DE10" was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[4] -entity "Pinos DE10" was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[5] -entity "Pinos DE10" was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[6] -entity "Pinos DE10" was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[7] -entity "Pinos DE10" was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_SYNC_N -entity "Pinos DE10" was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_VS -entity "Pinos DE10" was ignored
Warning (20013): Ignored 192 assignments for entity "my_first_fpga" -- entity does not exist in design
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to ADC_CONVST -entity my_first_fpga was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to ADC_DIN -entity my_first_fpga was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to ADC_DOUT -entity my_first_fpga was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to ADC_SCLK -entity my_first_fpga was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to AUD_ADCDAT -entity my_first_fpga was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to AUD_ADCLRCK -entity my_first_fpga was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to AUD_BCLK -entity my_first_fpga was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to AUD_DACDAT -entity my_first_fpga was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to AUD_DACLRCK -entity my_first_fpga was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to AUD_XCK -entity my_first_fpga was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to CLOCK2_50 -entity my_first_fpga was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "2.5 V" -to CLOCK3_50 -entity my_first_fpga was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to CLOCK4_50 -entity my_first_fpga was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to CLOCK_50 -entity my_first_fpga was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[0] -entity my_first_fpga was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[10] -entity my_first_fpga was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[11] -entity my_first_fpga was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[12] -entity my_first_fpga was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[1] -entity my_first_fpga was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[2] -entity my_first_fpga was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[3] -entity my_first_fpga was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[4] -entity my_first_fpga was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[5] -entity my_first_fpga was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[6] -entity my_first_fpga was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[7] -entity my_first_fpga was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[8] -entity my_first_fpga was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[9] -entity my_first_fpga was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_BA[0] -entity my_first_fpga was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_BA[1] -entity my_first_fpga was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_CAS_N -entity my_first_fpga was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_CKE -entity my_first_fpga was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_CLK -entity my_first_fpga was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_CS_N -entity my_first_fpga was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[0] -entity my_first_fpga was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[10] -entity my_first_fpga was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[11] -entity my_first_fpga was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[12] -entity my_first_fpga was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[13] -entity my_first_fpga was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[14] -entity my_first_fpga was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[15] -entity my_first_fpga was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[1] -entity my_first_fpga was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[2] -entity my_first_fpga was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[3] -entity my_first_fpga was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[4] -entity my_first_fpga was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[5] -entity my_first_fpga was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[6] -entity my_first_fpga was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[7] -entity my_first_fpga was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[8] -entity my_first_fpga was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[9] -entity my_first_fpga was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_LDQM -entity my_first_fpga was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_RAS_N -entity my_first_fpga was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_UDQM -entity my_first_fpga was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_WE_N -entity my_first_fpga was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FPGA_I2C_SCLK -entity my_first_fpga was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FPGA_I2C_SDAT -entity my_first_fpga was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0[0] -entity my_first_fpga was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0[1] -entity my_first_fpga was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0[2] -entity my_first_fpga was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0[3] -entity my_first_fpga was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0[4] -entity my_first_fpga was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0[5] -entity my_first_fpga was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0[6] -entity my_first_fpga was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1[0] -entity my_first_fpga was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1[1] -entity my_first_fpga was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1[2] -entity my_first_fpga was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1[3] -entity my_first_fpga was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1[4] -entity my_first_fpga was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1[5] -entity my_first_fpga was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1[6] -entity my_first_fpga was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2[0] -entity my_first_fpga was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2[1] -entity my_first_fpga was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2[2] -entity my_first_fpga was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2[3] -entity my_first_fpga was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2[4] -entity my_first_fpga was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2[5] -entity my_first_fpga was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2[6] -entity my_first_fpga was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[0] -entity my_first_fpga was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[1] -entity my_first_fpga was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[2] -entity my_first_fpga was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[3] -entity my_first_fpga was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[4] -entity my_first_fpga was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[5] -entity my_first_fpga was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[6] -entity my_first_fpga was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[0] -entity my_first_fpga was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[1] -entity my_first_fpga was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[2] -entity my_first_fpga was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[3] -entity my_first_fpga was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[4] -entity my_first_fpga was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[5] -entity my_first_fpga was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[6] -entity my_first_fpga was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[0] -entity my_first_fpga was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[1] -entity my_first_fpga was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[2] -entity my_first_fpga was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[3] -entity my_first_fpga was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[4] -entity my_first_fpga was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[5] -entity my_first_fpga was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[6] -entity my_first_fpga was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to IRDA_RXD -entity my_first_fpga was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to IRDA_TXD -entity my_first_fpga was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to KEY[0] -entity my_first_fpga was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to KEY[1] -entity my_first_fpga was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to KEY[2] -entity my_first_fpga was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to KEY[3] -entity my_first_fpga was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[0] -entity my_first_fpga was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[1] -entity my_first_fpga was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[2] -entity my_first_fpga was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[3] -entity my_first_fpga was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[4] -entity my_first_fpga was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[5] -entity my_first_fpga was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[6] -entity my_first_fpga was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[7] -entity my_first_fpga was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[8] -entity my_first_fpga was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[9] -entity my_first_fpga was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to PS2_CLK -entity my_first_fpga was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to PS2_CLK2 -entity my_first_fpga was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to PS2_DAT -entity my_first_fpga was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to PS2_DAT2 -entity my_first_fpga was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "2.5 V" -to SW[0] -entity my_first_fpga was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "2.5 V" -to SW[1] -entity my_first_fpga was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "2.5 V" -to SW[2] -entity my_first_fpga was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "2.5 V" -to SW[3] -entity my_first_fpga was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "2.5 V" -to SW[4] -entity my_first_fpga was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "2.5 V" -to SW[5] -entity my_first_fpga was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "2.5 V" -to SW[6] -entity my_first_fpga was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "2.5 V" -to SW[7] -entity my_first_fpga was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "2.5 V" -to SW[8] -entity my_first_fpga was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "2.5 V" -to SW[9] -entity my_first_fpga was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_CLK27 -entity my_first_fpga was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_DATA[0] -entity my_first_fpga was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_DATA[1] -entity my_first_fpga was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_DATA[2] -entity my_first_fpga was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_DATA[3] -entity my_first_fpga was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_DATA[4] -entity my_first_fpga was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_DATA[5] -entity my_first_fpga was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_DATA[6] -entity my_first_fpga was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_DATA[7] -entity my_first_fpga was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_HS -entity my_first_fpga was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_RESET_N -entity my_first_fpga was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_VS -entity my_first_fpga was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_BLANK_N -entity my_first_fpga was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[0] -entity my_first_fpga was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[1] -entity my_first_fpga was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[2] -entity my_first_fpga was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[3] -entity my_first_fpga was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[4] -entity my_first_fpga was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[5] -entity my_first_fpga was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[6] -entity my_first_fpga was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[7] -entity my_first_fpga was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_CLK -entity my_first_fpga was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[0] -entity my_first_fpga was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[1] -entity my_first_fpga was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[2] -entity my_first_fpga was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[3] -entity my_first_fpga was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[4] -entity my_first_fpga was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[5] -entity my_first_fpga was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[6] -entity my_first_fpga was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[7] -entity my_first_fpga was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_HS -entity my_first_fpga was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[0] -entity my_first_fpga was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[1] -entity my_first_fpga was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[2] -entity my_first_fpga was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[3] -entity my_first_fpga was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[4] -entity my_first_fpga was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[5] -entity my_first_fpga was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[6] -entity my_first_fpga was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[7] -entity my_first_fpga was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_SYNC_N -entity my_first_fpga was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_VS -entity my_first_fpga was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -entity my_first_fpga -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity my_first_fpga -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity my_first_fpga -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity my_first_fpga -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity my_first_fpga -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity my_first_fpga -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity my_first_fpga -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity my_first_fpga -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity my_first_fpga -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity my_first_fpga -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity my_first_fpga -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity my_first_fpga -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity my_first_fpga -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity my_first_fpga -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity my_first_fpga -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity my_first_fpga -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity my_first_fpga -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity my_first_fpga -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity my_first_fpga -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity my_first_fpga -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity my_first_fpga -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity my_first_fpga -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity my_first_fpga -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity my_first_fpga -section_id Top was ignored
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 5 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning: RST port on the PLL is not properly connected on instance VGA_SYNC:inst4|video_PLL:video_PLL_inst|altpll:altpll_component|altpll_80u:auto_generated|generic_pll1. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock. File: C:/Users/830913/Downloads/processador/db/altpll_80u.tdf Line: 34
    Info: Must be connected
Info (21057): Implemented 2624 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 3 input pins
    Info (21059): Implemented 6 output pins
    Info (21061): Implemented 2598 logic cells
    Info (21064): Implemented 16 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 556 warnings
    Info: Peak virtual memory: 5020 megabytes
    Info: Processing ended: Thu Feb 27 12:43:36 2025
    Info: Elapsed time: 00:00:12
    Info: Total CPU time (on all processors): 00:00:21


