<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.17"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Paparazzi UAS: sw/airborne/arch/lpc21/include/LPC21xx.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="penguin_icon.png"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Paparazzi UAS
   &#160;<span id="projectnumber">v5.18.0_stable</span>
   </div>
   <div id="projectbrief">Paparazzi is a free software Unmanned Aircraft System.</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.17 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('LPC21xx_8h_source.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle">
<div class="title">LPC21xx.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="LPC21xx_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/******************************************************************************</span></div>
<div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment"> * $RCSfile$</span></div>
<div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment"> * $Revision$</span></div>
<div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment"> * Header file for Philips LPC21xx ARM Processors</span></div>
<div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment"> * Copyright 2004 R O SoftWare</span></div>
<div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment"> * No guarantees, warrantees, or promises, implied or otherwise.</span></div>
<div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment"> * May be used for hobby or commercial purposes provided copyright</span></div>
<div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment"> * notice remains intact.</span></div>
<div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment"> *****************************************************************************/</span></div>
<div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="preprocessor">#ifndef INC_LPC21xx_H</span></div>
<div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="preprocessor">#define INC_LPC21xx_H</span></div>
<div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160; </div>
<div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160; </div>
<div class="line"><a name="l00018"></a><span class="lineno"><a class="line" href="LPC21xx_8h.html#a2bd1cb3528279053b871c5e5410f5148">   18</a></span>&#160;<span class="preprocessor">#define REG_8           volatile unsigned char</span></div>
<div class="line"><a name="l00019"></a><span class="lineno"><a class="line" href="LPC21xx_8h.html#a7f2f605c029c5c96fb06ecca2933dc67">   19</a></span>&#160;<span class="preprocessor">#define REG16           volatile unsigned short</span></div>
<div class="line"><a name="l00020"></a><span class="lineno"><a class="line" href="LPC21xx_8h.html#a4f017ef6e922d8496886a2533ed0b908">   20</a></span>&#160;<span class="preprocessor">#define REG32           volatile unsigned long</span></div>
<div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160; </div>
<div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="lpcWD_8h.html">lpcWD.h</a>&quot;</span></div>
<div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="lpcTMR_8h.html">lpcTMR.h</a>&quot;</span></div>
<div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="lpcUART_8h.html">lpcUART.h</a>&quot;</span></div>
<div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="lpcI2C_8h.html">lpcI2C.h</a>&quot;</span></div>
<div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="lpcSPI_8h.html">lpcSPI.h</a>&quot;</span></div>
<div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="lpcRTC_8h.html">lpcRTC.h</a>&quot;</span></div>
<div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="lpcGPIO_8h.html">lpcGPIO.h</a>&quot;</span></div>
<div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="lpcPIN_8h.html">lpcPIN.h</a>&quot;</span></div>
<div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="lpcADC_8h.html">lpcADC.h</a>&quot;</span></div>
<div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="lpcSCB_8h.html">lpcSCB.h</a>&quot;</span></div>
<div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="lpcVIC_8h.html">lpcVIC.h</a>&quot;</span></div>
<div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="lpcCAN_8h.html">lpcCAN.h</a>&quot;</span></div>
<div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160; </div>
<div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="comment">// Watchdog</span></div>
<div class="line"><a name="l00037"></a><span class="lineno"><a class="line" href="LPC21xx_8h.html#a869cae70716c35be29d1cee0cda40de4">   37</a></span>&#160;<span class="preprocessor">#define WD              ((wdRegs_t *)0xE0000000)</span></div>
<div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160; </div>
<div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="comment">// Watchdog Registers</span></div>
<div class="line"><a name="l00040"></a><span class="lineno"><a class="line" href="LPC21xx_8h.html#a37c4add55fd2c30091f3e4d796feeca8">   40</a></span>&#160;<span class="preprocessor">#define WDMOD           WD-&gt;mod         </span><span class="comment">/* Watchdog Mode Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00041"></a><span class="lineno"><a class="line" href="LPC21xx_8h.html#a3e307aaee495eda03358a2ee3bf88c94">   41</a></span>&#160;<span class="preprocessor">#define WDTC            WD-&gt;tc          </span><span class="comment">/* Watchdog Time Constant Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00042"></a><span class="lineno"><a class="line" href="LPC21xx_8h.html#a02d688463660c741e72dc905582805e9">   42</a></span>&#160;<span class="preprocessor">#define WDFEED          WD-&gt;feed        </span><span class="comment">/* Watchdog Feed Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00043"></a><span class="lineno"><a class="line" href="LPC21xx_8h.html#ab558486d90264fa951c0cb12f09e328a">   43</a></span>&#160;<span class="preprocessor">#define WDTV            WD-&gt;tv          </span><span class="comment">/* Watchdog Time Value Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160; </div>
<div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="comment">// Timer 0</span></div>
<div class="line"><a name="l00047"></a><span class="lineno"><a class="line" href="LPC21xx_8h.html#ac1044f49d37cbcbae3e519031b026996">   47</a></span>&#160;<span class="preprocessor">#define TMR0            ((pwmTmrRegs_t *)0xE0004000)</span></div>
<div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160; </div>
<div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="comment">// Timer 0 Registers</span></div>
<div class="line"><a name="l00050"></a><span class="lineno"><a class="line" href="LPC21xx_8h.html#ae669c80390f9475369f2c4f48f7630b3">   50</a></span>&#160;<span class="preprocessor">#define T0IR            TMR0-&gt;ir        </span><span class="comment">/* Interrupt Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00051"></a><span class="lineno"><a class="line" href="LPC21xx_8h.html#a0f7a4e745f989cba7121a2a089400243">   51</a></span>&#160;<span class="preprocessor">#define T0TCR           TMR0-&gt;tcr       </span><span class="comment">/* Timer Control Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00052"></a><span class="lineno"><a class="line" href="LPC21xx_8h.html#acc99e4d315de652060365cb4a634d071">   52</a></span>&#160;<span class="preprocessor">#define T0TC            TMR0-&gt;tc        </span><span class="comment">/* Timer Counter */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00053"></a><span class="lineno"><a class="line" href="LPC21xx_8h.html#af0820bf2601acb2528db5ca569a67baf">   53</a></span>&#160;<span class="preprocessor">#define T0PR            TMR0-&gt;pr        </span><span class="comment">/* Prescale Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00054"></a><span class="lineno"><a class="line" href="LPC21xx_8h.html#a5f5b19ff825c0d2d71a088a5189a0db1">   54</a></span>&#160;<span class="preprocessor">#define T0PC            TMR0-&gt;pc        </span><span class="comment">/* Prescale Counter Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00055"></a><span class="lineno"><a class="line" href="LPC21xx_8h.html#a301ebbd28f97690cab064ef6ca985e01">   55</a></span>&#160;<span class="preprocessor">#define T0MCR           TMR0-&gt;mcr       </span><span class="comment">/* Match Control Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00056"></a><span class="lineno"><a class="line" href="LPC21xx_8h.html#a8bee2a36f8e241b9db3c9c7f87143a99">   56</a></span>&#160;<span class="preprocessor">#define T0MR0           TMR0-&gt;mr0       </span><span class="comment">/* Match Register 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00057"></a><span class="lineno"><a class="line" href="LPC21xx_8h.html#afcda6dd57c1f5114f0574f9a8c668636">   57</a></span>&#160;<span class="preprocessor">#define T0MR1           TMR0-&gt;mr1       </span><span class="comment">/* Match Register 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00058"></a><span class="lineno"><a class="line" href="LPC21xx_8h.html#af37e7fe881f158029616b5fe699dcd0b">   58</a></span>&#160;<span class="preprocessor">#define T0MR2           TMR0-&gt;mr2       </span><span class="comment">/* Match Register 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00059"></a><span class="lineno"><a class="line" href="LPC21xx_8h.html#a91b36df698ef061e7a6a21226a4903f4">   59</a></span>&#160;<span class="preprocessor">#define T0MR3           TMR0-&gt;mr3       </span><span class="comment">/* Match Register 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00060"></a><span class="lineno"><a class="line" href="LPC21xx_8h.html#a5a2498c5217384197c415a4f860d7b7d">   60</a></span>&#160;<span class="preprocessor">#define T0CCR           TMR0-&gt;ccr       </span><span class="comment">/* Capture Control Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00061"></a><span class="lineno"><a class="line" href="LPC21xx_8h.html#a30e040cd93a01687d0444ebe8528cc96">   61</a></span>&#160;<span class="preprocessor">#define T0CR0           TMR0-&gt;cr0       </span><span class="comment">/* Capture Register 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00062"></a><span class="lineno"><a class="line" href="LPC21xx_8h.html#a2b8c430359234e8f74d0ff7270a73d31">   62</a></span>&#160;<span class="preprocessor">#define T0CR1           TMR0-&gt;cr1       </span><span class="comment">/* Capture Register 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00063"></a><span class="lineno"><a class="line" href="LPC21xx_8h.html#aa76826c11cd21e377f06125859f81e24">   63</a></span>&#160;<span class="preprocessor">#define T0CR2           TMR0-&gt;cr2       </span><span class="comment">/* Capture Register 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00064"></a><span class="lineno"><a class="line" href="LPC21xx_8h.html#aeb9360d2d372c19653020c3b2bfc0cc0">   64</a></span>&#160;<span class="preprocessor">#define T0CR3           TMR0-&gt;cr3       </span><span class="comment">/* Capture Register 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00065"></a><span class="lineno"><a class="line" href="LPC21xx_8h.html#a3f7bfa7a4ec72334b5628f6f0b2276fa">   65</a></span>&#160;<span class="preprocessor">#define T0EMR           TMR0-&gt;emr       </span><span class="comment">/* External Match Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160; </div>
<div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;<span class="comment">// Timer 1</span></div>
<div class="line"><a name="l00069"></a><span class="lineno"><a class="line" href="LPC21xx_8h.html#a4dedcb5ae32698839ce5e62aa2c3cd3b">   69</a></span>&#160;<span class="preprocessor">#define TMR1            ((pwmTmrRegs_t *)0xE0008000)</span></div>
<div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160; </div>
<div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;<span class="comment">// Timer 1 Registers</span></div>
<div class="line"><a name="l00072"></a><span class="lineno"><a class="line" href="LPC21xx_8h.html#adb98681e25a22c370f83fe86a093de94">   72</a></span>&#160;<span class="preprocessor">#define T1IR            TMR1-&gt;ir        </span><span class="comment">/* Interrupt Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00073"></a><span class="lineno"><a class="line" href="LPC21xx_8h.html#a10ed50586274919ac0318a280d09ab30">   73</a></span>&#160;<span class="preprocessor">#define T1TCR           TMR1-&gt;tcr       </span><span class="comment">/* Timer Control Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00074"></a><span class="lineno"><a class="line" href="LPC21xx_8h.html#a17688b0757c26205ffffdd5549d9970f">   74</a></span>&#160;<span class="preprocessor">#define T1TC            TMR1-&gt;tc        </span><span class="comment">/* Timer Counter */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00075"></a><span class="lineno"><a class="line" href="LPC21xx_8h.html#a8f87cbff71173b0b6fc0494bc7e4a019">   75</a></span>&#160;<span class="preprocessor">#define T1PR            TMR1-&gt;pr        </span><span class="comment">/* Prescale Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00076"></a><span class="lineno"><a class="line" href="LPC21xx_8h.html#a9f3a3649d53d672c4345687f87167760">   76</a></span>&#160;<span class="preprocessor">#define T1PC            TMR1-&gt;pc        </span><span class="comment">/* Prescale Counter Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00077"></a><span class="lineno"><a class="line" href="LPC21xx_8h.html#a205889a7afd857ad3eb141308850f3f5">   77</a></span>&#160;<span class="preprocessor">#define T1MCR           TMR1-&gt;mcr       </span><span class="comment">/* Match Control Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00078"></a><span class="lineno"><a class="line" href="LPC21xx_8h.html#af5ba753d0f5e3768bf5ffef897b9c409">   78</a></span>&#160;<span class="preprocessor">#define T1MR0           TMR1-&gt;mr0       </span><span class="comment">/* Match Register 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00079"></a><span class="lineno"><a class="line" href="LPC21xx_8h.html#a7edccdd1ca49c9cf4bdd1b2992ce1583">   79</a></span>&#160;<span class="preprocessor">#define T1MR1           TMR1-&gt;mr1       </span><span class="comment">/* Match Register 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00080"></a><span class="lineno"><a class="line" href="LPC21xx_8h.html#a8ea913f8ea4a5c82d24c9746ccb667bf">   80</a></span>&#160;<span class="preprocessor">#define T1MR2           TMR1-&gt;mr2       </span><span class="comment">/* Match Register 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00081"></a><span class="lineno"><a class="line" href="LPC21xx_8h.html#a7fea7562f22aa7455803cf9b33ecce5a">   81</a></span>&#160;<span class="preprocessor">#define T1MR3           TMR1-&gt;mr3       </span><span class="comment">/* Match Register 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00082"></a><span class="lineno"><a class="line" href="LPC21xx_8h.html#a737ee7b9cfbee8d3bbb0abf66a34b9b5">   82</a></span>&#160;<span class="preprocessor">#define T1CCR           TMR1-&gt;ccr       </span><span class="comment">/* Capture Control Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00083"></a><span class="lineno"><a class="line" href="LPC21xx_8h.html#aada37f1a99a649cc0b1b7cba92119cec">   83</a></span>&#160;<span class="preprocessor">#define T1CR0           TMR1-&gt;cr0       </span><span class="comment">/* Capture Register 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00084"></a><span class="lineno"><a class="line" href="LPC21xx_8h.html#ad8140e19bb354413b32f222d2d6ac6dd">   84</a></span>&#160;<span class="preprocessor">#define T1CR1           TMR1-&gt;cr1       </span><span class="comment">/* Capture Register 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00085"></a><span class="lineno"><a class="line" href="LPC21xx_8h.html#addb430d719c637f754d70783953986a7">   85</a></span>&#160;<span class="preprocessor">#define T1CR2           TMR1-&gt;cr2       </span><span class="comment">/* Capture Register 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00086"></a><span class="lineno"><a class="line" href="LPC21xx_8h.html#af6fcbf287e379c69b205ce6278519b17">   86</a></span>&#160;<span class="preprocessor">#define T1CR3           TMR1-&gt;cr3       </span><span class="comment">/* Capture Register 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00087"></a><span class="lineno"><a class="line" href="LPC21xx_8h.html#ae67acb233642e3c0cf37c6599af4969f">   87</a></span>&#160;<span class="preprocessor">#define T1EMR           TMR1-&gt;emr       </span><span class="comment">/* External Match Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160; </div>
<div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;<span class="comment">// Pulse Width Modulator (PWM)</span></div>
<div class="line"><a name="l00091"></a><span class="lineno"><a class="line" href="LPC21xx_8h.html#a538e3ec60828cfabae7e3011d73d2093">   91</a></span>&#160;<span class="preprocessor">#define PWM             ((pwmTmrRegs_t *)0xE0014000)</span></div>
<div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160; </div>
<div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;<span class="comment">// PWM Registers</span></div>
<div class="line"><a name="l00094"></a><span class="lineno"><a class="line" href="LPC21xx_8h.html#a2b2175b1d001571946445be90075beb6">   94</a></span>&#160;<span class="preprocessor">#define PWMIR           PWM-&gt;ir         </span><span class="comment">/* Interrupt Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00095"></a><span class="lineno"><a class="line" href="LPC21xx_8h.html#a29d2ceaf5a4a72e1e4901cb5cf8b96ee">   95</a></span>&#160;<span class="preprocessor">#define PWMTCR          PWM-&gt;tcr        </span><span class="comment">/* Timer Control Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00096"></a><span class="lineno"><a class="line" href="LPC21xx_8h.html#a0a0a663ddac7998e18432c4252e76d40">   96</a></span>&#160;<span class="preprocessor">#define PWMTC           PWM-&gt;tc         </span><span class="comment">/* Timer Counter */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00097"></a><span class="lineno"><a class="line" href="LPC21xx_8h.html#a3d875dc26696961f677509cfb12e8c41">   97</a></span>&#160;<span class="preprocessor">#define PWMPR           PWM-&gt;pr         </span><span class="comment">/* Prescale Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00098"></a><span class="lineno"><a class="line" href="LPC21xx_8h.html#a6c5ff25d6b5600432c3826aa8d1dd130">   98</a></span>&#160;<span class="preprocessor">#define PWMPC           PWM-&gt;pc         </span><span class="comment">/* Prescale Counter Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00099"></a><span class="lineno"><a class="line" href="LPC21xx_8h.html#ac722cd0df5a1233c90a709ccebf16972">   99</a></span>&#160;<span class="preprocessor">#define PWMMCR          PWM-&gt;mcr        </span><span class="comment">/* Match Control Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00100"></a><span class="lineno"><a class="line" href="LPC21xx_8h.html#ad34cff834a0ab5903e41eb36b87ee4ab">  100</a></span>&#160;<span class="preprocessor">#define PWMMR0          PWM-&gt;mr0        </span><span class="comment">/* Match Register 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00101"></a><span class="lineno"><a class="line" href="LPC21xx_8h.html#af8dc7bae66f83aeba5f3c4a8080fe890">  101</a></span>&#160;<span class="preprocessor">#define PWMMR1          PWM-&gt;mr1        </span><span class="comment">/* Match Register 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00102"></a><span class="lineno"><a class="line" href="LPC21xx_8h.html#ab6dbe736ce27ca80afeeef8ce175db05">  102</a></span>&#160;<span class="preprocessor">#define PWMMR2          PWM-&gt;mr2        </span><span class="comment">/* Match Register 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00103"></a><span class="lineno"><a class="line" href="LPC21xx_8h.html#a513459ab8d12defa47469f6c6770369e">  103</a></span>&#160;<span class="preprocessor">#define PWMMR3          PWM-&gt;mr3        </span><span class="comment">/* Match Register 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00104"></a><span class="lineno"><a class="line" href="LPC21xx_8h.html#af025b07dee36f998ce30fdbdcc5498e1">  104</a></span>&#160;<span class="preprocessor">#define PWMMR4          PWM-&gt;mr4        </span><span class="comment">/* Match Register 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00105"></a><span class="lineno"><a class="line" href="LPC21xx_8h.html#a1b16b31477760d90f2c6757af206d6e4">  105</a></span>&#160;<span class="preprocessor">#define PWMMR5          PWM-&gt;mr5        </span><span class="comment">/* Match Register 5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00106"></a><span class="lineno"><a class="line" href="LPC21xx_8h.html#ae298a94f932f1c2340234403843323e7">  106</a></span>&#160;<span class="preprocessor">#define PWMMR6          PWM-&gt;mr6        </span><span class="comment">/* Match Register 6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00107"></a><span class="lineno"><a class="line" href="LPC21xx_8h.html#abd00815787f2ba39dfd648c6b5e81bfa">  107</a></span>&#160;<span class="preprocessor">#define PWMPCR          PWM-&gt;pcr        </span><span class="comment">/* Control Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00108"></a><span class="lineno"><a class="line" href="LPC21xx_8h.html#abbdbfb41ac54a3b3b550127bd9d12bbb">  108</a></span>&#160;<span class="preprocessor">#define PWMLER          PWM-&gt;ler        </span><span class="comment">/* Latch Enable Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160; </div>
<div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;<span class="comment">// Universal Asynchronous Receiver Transmitter 0 (UART0)</span></div>
<div class="line"><a name="l00112"></a><span class="lineno"><a class="line" href="LPC21xx_8h.html#a7a07348b4332ff6b88abf6092347deba">  112</a></span>&#160;<span class="preprocessor">#define UART0_BASE     ((uartRegs_t *)0xE000C000)</span></div>
<div class="line"><a name="l00113"></a><span class="lineno"><a class="line" href="LPC21xx_8h.html#af0bd75f427852595defc905beac76626">  113</a></span>&#160;<span class="preprocessor">#define U0_PINSEL       (0x00000005)    </span><span class="comment">/* PINSEL0 Value for UART0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00114"></a><span class="lineno"><a class="line" href="LPC21xx_8h.html#a410f6d3e8d84bad7213cf910855cbd2d">  114</a></span>&#160;<span class="preprocessor">#define U0_PINMASK      (0x0000000F)    </span><span class="comment">/* PINSEL0 Mask for UART0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00115"></a><span class="lineno"><a class="line" href="LPC21xx_8h.html#a57baee56be164597ab092d74e7f7a4c3">  115</a></span>&#160;<span class="preprocessor">#define U0_PINSEL_RX    (0x00000004)    </span><span class="comment">/* PINSEL0 Value for UART0 RX only */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00116"></a><span class="lineno"><a class="line" href="LPC21xx_8h.html#adb530dd7a2d0161c771a71d5f39dcca2">  116</a></span>&#160;<span class="preprocessor">#define U0_PINMASK_RX   (0x0000000C)    </span><span class="comment">/* PINSEL0 Mask for UART0 RX only */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160; </div>
<div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;<span class="comment">// UART0 Registers</span></div>
<div class="line"><a name="l00119"></a><span class="lineno"><a class="line" href="LPC21xx_8h.html#a2551368ffe3c25f7f7e902296e9c92c9">  119</a></span>&#160;<span class="preprocessor">#define U0RBR           UART0_BASE-&gt;rbr </span><span class="comment">/* Receive Buffer Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00120"></a><span class="lineno"><a class="line" href="LPC21xx_8h.html#aa521905280aa0a96627769b804b8c51a">  120</a></span>&#160;<span class="preprocessor">#define U0THR           UART0_BASE-&gt;thr </span><span class="comment">/* Transmit Holding Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00121"></a><span class="lineno"><a class="line" href="LPC21xx_8h.html#ad85c49db4d38e9a7a6ed2dc27ef57754">  121</a></span>&#160;<span class="preprocessor">#define U0IER           UART0_BASE-&gt;ier </span><span class="comment">/* Interrupt Enable Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00122"></a><span class="lineno"><a class="line" href="LPC21xx_8h.html#a31ceeca933d9ad729ee9d2bbd511a15f">  122</a></span>&#160;<span class="preprocessor">#define U0IIR           UART0_BASE-&gt;iir </span><span class="comment">/* Interrupt ID Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00123"></a><span class="lineno"><a class="line" href="LPC21xx_8h.html#a865a057f689e5260dd49f983f2e6554d">  123</a></span>&#160;<span class="preprocessor">#define U0FCR           UART0_BASE-&gt;fcr </span><span class="comment">/* FIFO Control Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00124"></a><span class="lineno"><a class="line" href="LPC21xx_8h.html#ac04af46e5aa3dc369e089dac159536d6">  124</a></span>&#160;<span class="preprocessor">#define U0LCR           UART0_BASE-&gt;lcr </span><span class="comment">/* Line Control Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00125"></a><span class="lineno"><a class="line" href="LPC21xx_8h.html#a0c5b9c7227b17edfd6ed7a178bf2156d">  125</a></span>&#160;<span class="preprocessor">#define U0LSR           UART0_BASE-&gt;lsr </span><span class="comment">/* Line Status Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00126"></a><span class="lineno"><a class="line" href="LPC21xx_8h.html#a7e11c4fdfcb713228362394ecdb4e79a">  126</a></span>&#160;<span class="preprocessor">#define U0SCR           UART0_BASE-&gt;scr </span><span class="comment">/* Scratch Pad Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00127"></a><span class="lineno"><a class="line" href="LPC21xx_8h.html#a2cbc2d5592327ef6365580a4e3add7f4">  127</a></span>&#160;<span class="preprocessor">#define U0DLL           UART0_BASE-&gt;dll </span><span class="comment">/* Divisor Latch Register (LSB) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00128"></a><span class="lineno"><a class="line" href="LPC21xx_8h.html#a0c1e0ad22e8f1f03914b31d64a3fed7d">  128</a></span>&#160;<span class="preprocessor">#define U0DLM           UART0_BASE-&gt;dlm </span><span class="comment">/* Divisor Latch Register (MSB) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160; </div>
<div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;<span class="comment">// Universal Asynchronous Receiver Transmitter 1 (UART1)</span></div>
<div class="line"><a name="l00132"></a><span class="lineno"><a class="line" href="LPC21xx_8h.html#a383bf0c4670c3a7fa72df80f66331a46">  132</a></span>&#160;<span class="preprocessor">#define UART1_BASE     ((uartRegs_t *)0xE0010000)</span></div>
<div class="line"><a name="l00133"></a><span class="lineno"><a class="line" href="LPC21xx_8h.html#a95a74539a464b0618ea1ac4dab05ec35">  133</a></span>&#160;<span class="preprocessor">#define U1_PINSEL       (0x00050000)    </span><span class="comment">/* PINSEL0 Value for UART1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00134"></a><span class="lineno"><a class="line" href="LPC21xx_8h.html#a77c49df9e8fbca24ba07f456023426a5">  134</a></span>&#160;<span class="preprocessor">#define U1_PINMASK      (0x000F0000)    </span><span class="comment">/* PINSEL0 Mask for UART1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00135"></a><span class="lineno"><a class="line" href="LPC21xx_8h.html#a82bf5fabd0108f7f8dfd9593cf703d0d">  135</a></span>&#160;<span class="preprocessor">#define U1_PINSEL_RX    (0x00040000)    </span><span class="comment">/* PINSEL0 Value for UART1 RX only */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00136"></a><span class="lineno"><a class="line" href="LPC21xx_8h.html#a50562072aa4b4e5f76b089aaf3955379">  136</a></span>&#160;<span class="preprocessor">#define U1_PINMASK_RX   (0x000C0000)    </span><span class="comment">/* PINSEL0 Mask for UART1 RX only */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160; </div>
<div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;<span class="comment">// UART1 Registers</span></div>
<div class="line"><a name="l00139"></a><span class="lineno"><a class="line" href="LPC21xx_8h.html#a29687c0a6ff8551214281273c15171ca">  139</a></span>&#160;<span class="preprocessor">#define U1RBR           UART1_BASE-&gt;rbr </span><span class="comment">/* Receive Buffer Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00140"></a><span class="lineno"><a class="line" href="LPC21xx_8h.html#a4a778151f5bc729297e22a04beaa2871">  140</a></span>&#160;<span class="preprocessor">#define U1THR           UART1_BASE-&gt;thr </span><span class="comment">/* Transmit Holding Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00141"></a><span class="lineno"><a class="line" href="LPC21xx_8h.html#aa7aca02025c2f7989b49f00235a6f975">  141</a></span>&#160;<span class="preprocessor">#define U1IER           UART1_BASE-&gt;ier </span><span class="comment">/* Interrupt Enable Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00142"></a><span class="lineno"><a class="line" href="LPC21xx_8h.html#a0a289e01382049b15e762fec3acd92a9">  142</a></span>&#160;<span class="preprocessor">#define U1IIR           UART1_BASE-&gt;iir </span><span class="comment">/* Interrupt ID Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00143"></a><span class="lineno"><a class="line" href="LPC21xx_8h.html#ae00eb09874ca2de7c69d6e68a1c39b78">  143</a></span>&#160;<span class="preprocessor">#define U1FCR           UART1_BASE-&gt;fcr </span><span class="comment">/* FIFO Control Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00144"></a><span class="lineno"><a class="line" href="LPC21xx_8h.html#ade2179d0137cbfe52c8195000c501b64">  144</a></span>&#160;<span class="preprocessor">#define U1LCR           UART1_BASE-&gt;lcr </span><span class="comment">/* Line Control Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00145"></a><span class="lineno"><a class="line" href="LPC21xx_8h.html#acd62207fa924ac33cff783dc4795472f">  145</a></span>&#160;<span class="preprocessor">#define U1MCR           UART1_BASE-&gt;mcr </span><span class="comment">/* MODEM Control Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00146"></a><span class="lineno"><a class="line" href="LPC21xx_8h.html#a2e8279488652c2ee02996bce1707a317">  146</a></span>&#160;<span class="preprocessor">#define U1LSR           UART1_BASE-&gt;lsr </span><span class="comment">/* Line Status Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00147"></a><span class="lineno"><a class="line" href="LPC21xx_8h.html#a06b03163db31d7c0b561376d1ff2e0c1">  147</a></span>&#160;<span class="preprocessor">#define U1MSR           UART1_BASE-&gt;msr </span><span class="comment">/* MODEM Status Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00148"></a><span class="lineno"><a class="line" href="LPC21xx_8h.html#aab43408d276c938324f4bf6ebefc83d2">  148</a></span>&#160;<span class="preprocessor">#define U1SCR           UART1_BASE-&gt;scr </span><span class="comment">/* Scratch Pad Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00149"></a><span class="lineno"><a class="line" href="LPC21xx_8h.html#aa17272c4fef5bc599e67cbff87278bb2">  149</a></span>&#160;<span class="preprocessor">#define U1DLL           UART1_BASE-&gt;dll </span><span class="comment">/* Divisor Latch Register (LSB) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00150"></a><span class="lineno"><a class="line" href="LPC21xx_8h.html#abe4a266871f6a8000cf8596527411bc4">  150</a></span>&#160;<span class="preprocessor">#define U1DLM           UART1_BASE-&gt;dlm </span><span class="comment">/* Divisor Latch Register (MSB) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160; </div>
<div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;<span class="comment">// I2C Interface</span></div>
<div class="line"><a name="l00154"></a><span class="lineno"><a class="line" href="LPC21xx_8h.html#a86abb2e8858d177c04e60c41e9242045">  154</a></span>&#160;<span class="preprocessor">#define I2C0             ((i2cRegs_t *)0xE001C000)</span></div>
<div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160; </div>
<div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;<span class="comment">// I2C Registers</span></div>
<div class="line"><a name="l00157"></a><span class="lineno"><a class="line" href="LPC21xx_8h.html#a1aa69f36dc155292bfeaeb3f11ce8f58">  157</a></span>&#160;<span class="preprocessor">#define I2C0CONSET        I2C0-&gt;conset     </span><span class="comment">/* Control Set Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00158"></a><span class="lineno"><a class="line" href="LPC21xx_8h.html#a140ed7fe1bfdde5354339ddecd37adae">  158</a></span>&#160;<span class="preprocessor">#define I2C0STAT          I2C0-&gt;stat       </span><span class="comment">/* Status Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00159"></a><span class="lineno"><a class="line" href="LPC21xx_8h.html#a24d545fc7d57a71ccfd2562ba9197a65">  159</a></span>&#160;<span class="preprocessor">#define I2C0DAT           I2C0-&gt;dat        </span><span class="comment">/* Data Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00160"></a><span class="lineno"><a class="line" href="LPC21xx_8h.html#a7ec66c520e6c3ce44c85e6a67cc43c70">  160</a></span>&#160;<span class="preprocessor">#define I2C0ADR           I2C0-&gt;adr        </span><span class="comment">/* Slave Address Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00161"></a><span class="lineno"><a class="line" href="LPC21xx_8h.html#a9fe26c478b6771b1e16dc7617e267153">  161</a></span>&#160;<span class="preprocessor">#define I2C0SCLH          I2C0-&gt;sclh       </span><span class="comment">/* SCL Duty Cycle Register (high half word) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00162"></a><span class="lineno"><a class="line" href="LPC21xx_8h.html#ac3bc7e8e9373be0508582185e192d3fd">  162</a></span>&#160;<span class="preprocessor">#define I2C0SCLL          I2C0-&gt;scll       </span><span class="comment">/* SCL Duty Cycle Register (low half word) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00163"></a><span class="lineno"><a class="line" href="LPC21xx_8h.html#a606e9ceb8d8bb33e5d14c994ebf8349f">  163</a></span>&#160;<span class="preprocessor">#define I2C0CONCLR        I2C0-&gt;conclr     </span><span class="comment">/* Control Clear Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160; </div>
<div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160; </div>
<div class="line"><a name="l00166"></a><span class="lineno"><a class="line" href="LPC21xx_8h.html#ab45d257574da6fe1f091cc45b7eda6cc">  166</a></span>&#160;<span class="preprocessor">#define I2C1             ((i2cRegs_t *)0xE005C000)</span></div>
<div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;<span class="comment">// I2C Registers</span></div>
<div class="line"><a name="l00168"></a><span class="lineno"><a class="line" href="LPC21xx_8h.html#ae8fde2c2c3ce4902515011a7cfde5bef">  168</a></span>&#160;<span class="preprocessor">#define I2C1CONSET        I2C1-&gt;conset     </span><span class="comment">/* Control Set Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00169"></a><span class="lineno"><a class="line" href="LPC21xx_8h.html#adbba5de491b6cf3df5876cfd40c9feb1">  169</a></span>&#160;<span class="preprocessor">#define I2C1STAT          I2C1-&gt;stat       </span><span class="comment">/* Status Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00170"></a><span class="lineno"><a class="line" href="LPC21xx_8h.html#aeee122c8e994fcdac0043f0132017408">  170</a></span>&#160;<span class="preprocessor">#define I2C1DAT           I2C1-&gt;dat        </span><span class="comment">/* Data Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00171"></a><span class="lineno"><a class="line" href="LPC21xx_8h.html#a8455faf4fa13411e951eab429358d1e9">  171</a></span>&#160;<span class="preprocessor">#define I2C1ADR           I2C1-&gt;adr        </span><span class="comment">/* Slave Address Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00172"></a><span class="lineno"><a class="line" href="LPC21xx_8h.html#ab0dbe2477f6a41d985fc028a6431865b">  172</a></span>&#160;<span class="preprocessor">#define I2C1SCLH          I2C1-&gt;sclh       </span><span class="comment">/* SCL Duty Cycle Register (high half word) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00173"></a><span class="lineno"><a class="line" href="LPC21xx_8h.html#a3bc586426ccbc2edd96c50babaa62c36">  173</a></span>&#160;<span class="preprocessor">#define I2C1SCLL          I2C1-&gt;scll       </span><span class="comment">/* SCL Duty Cycle Register (low half word) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00174"></a><span class="lineno"><a class="line" href="LPC21xx_8h.html#a449956d7f906cb61bdc0b3c5b6ae91ea">  174</a></span>&#160;<span class="preprocessor">#define I2C1CONCLR        I2C1-&gt;conclr     </span><span class="comment">/* Control Clear Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160; </div>
<div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160; </div>
<div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;<span class="comment">// I2CONSET bit definition</span></div>
<div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160; </div>
<div class="line"><a name="l00179"></a><span class="lineno"><a class="line" href="LPC21xx_8h.html#abdd3d71e494e2115f67ee5e8879f9017">  179</a></span>&#160;<span class="preprocessor">#define AA   2</span></div>
<div class="line"><a name="l00180"></a><span class="lineno"><a class="line" href="LPC21xx_8h.html#aa1be7844620ac7bffe73137a180aa044">  180</a></span>&#160;<span class="preprocessor">#define SI   3</span></div>
<div class="line"><a name="l00181"></a><span class="lineno"><a class="line" href="LPC21xx_8h.html#ac8ab1f93e383f229ff0cdcd3f4053e7c">  181</a></span>&#160;<span class="preprocessor">#define STO  4</span></div>
<div class="line"><a name="l00182"></a><span class="lineno"><a class="line" href="LPC21xx_8h.html#a83e3fea5be2b0854b6351e79d4315b2a">  182</a></span>&#160;<span class="preprocessor">#define STA  5</span></div>
<div class="line"><a name="l00183"></a><span class="lineno"><a class="line" href="LPC21xx_8h.html#a12447d932895a151d9f3a6494ef27f89">  183</a></span>&#160;<span class="preprocessor">#define I2EN 6</span></div>
<div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160; </div>
<div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;<span class="comment">// I2CONCLR bit definition</span></div>
<div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160; </div>
<div class="line"><a name="l00187"></a><span class="lineno"><a class="line" href="LPC21xx_8h.html#a026f3d8138408900caf991597fd0dfc8">  187</a></span>&#160;<span class="preprocessor">#define AAC   2</span></div>
<div class="line"><a name="l00188"></a><span class="lineno"><a class="line" href="LPC21xx_8h.html#a82ff3c7f85bb94301b5fe3e211c36220">  188</a></span>&#160;<span class="preprocessor">#define SIC   3</span></div>
<div class="line"><a name="l00189"></a><span class="lineno"><a class="line" href="LPC21xx_8h.html#a4b6f07d6e517197009d29bedcb998b66">  189</a></span>&#160;<span class="preprocessor">#define STAC  5</span></div>
<div class="line"><a name="l00190"></a><span class="lineno"><a class="line" href="LPC21xx_8h.html#ac2470abf16fb1ad8765491ac5357dc3c">  190</a></span>&#160;<span class="preprocessor">#define I2ENC 6</span></div>
<div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160; </div>
<div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160; </div>
<div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;<span class="comment">// Serial Peripheral Interface 0 (SPI0)</span></div>
<div class="line"><a name="l00195"></a><span class="lineno"><a class="line" href="LPC21xx_8h.html#af26e39c91b262cc480085abcc450d3d5">  195</a></span>&#160;<span class="preprocessor">#define SPI0            ((spiRegs_t *)0xE0020000)</span></div>
<div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160; </div>
<div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;<span class="comment">// SPI0 Registers</span></div>
<div class="line"><a name="l00198"></a><span class="lineno"><a class="line" href="LPC21xx_8h.html#a3ddecf939b21cd44d3ac4da904babd74">  198</a></span>&#160;<span class="preprocessor">#define S0SPCR          SPI0-&gt;cr        </span><span class="comment">/* Control Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00199"></a><span class="lineno"><a class="line" href="LPC21xx_8h.html#a0b0d1de79372d1c997a49481b33eb142">  199</a></span>&#160;<span class="preprocessor">#define S0SPSR          SPI0-&gt;sr        </span><span class="comment">/* Status Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00200"></a><span class="lineno"><a class="line" href="LPC21xx_8h.html#ac1dcfdef505b8a51bfe8897d5f7cfea2">  200</a></span>&#160;<span class="preprocessor">#define S0SPDR          SPI0-&gt;dr        </span><span class="comment">/* Data Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00201"></a><span class="lineno"><a class="line" href="LPC21xx_8h.html#a042490d4a2ce295d0bc8c31bd56ce4c6">  201</a></span>&#160;<span class="preprocessor">#define S0SPCCR         SPI0-&gt;ccr       </span><span class="comment">/* Clock Counter Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00202"></a><span class="lineno"><a class="line" href="LPC21xx_8h.html#ab9db240a5132df781fd0aa8d2b7972ee">  202</a></span>&#160;<span class="preprocessor">#define S0SPINT         SPI0-&gt;flag      </span><span class="comment">/* Interrupt Flag Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160; </div>
<div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;<span class="comment">/* S0SPINT bits definition */</span></div>
<div class="line"><a name="l00205"></a><span class="lineno"><a class="line" href="LPC21xx_8h.html#a4c5a8a6d70a612c4a426ac83ab38dbeb">  205</a></span>&#160;<span class="preprocessor">#define SPI0IF 0</span></div>
<div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160; </div>
<div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160; </div>
<div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;<span class="comment">// Serial Peripheral Interface 1 (SPI1)</span></div>
<div class="line"><a name="l00210"></a><span class="lineno"><a class="line" href="LPC21xx_8h.html#ad483be344a28ac800be8f03654a9612f">  210</a></span>&#160;<span class="preprocessor">#define SPI1            ((sspRegs_t *)0xE0068000)</span></div>
<div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160; </div>
<div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;<span class="comment">// SPI1 Registers</span></div>
<div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;<span class="comment">//#define S1SPCR          SPI1-&gt;cr        /* Control Register */</span></div>
<div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;<span class="comment">//#define S1SPSR          SPI1-&gt;sr        /* Status Register */</span></div>
<div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;<span class="comment">//#define S1SPDR          SPI1-&gt;dr        /* Data Register */</span></div>
<div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;<span class="comment">//#define S1SPCCR         SPI1-&gt;ccr       /* Clock Counter Register */</span></div>
<div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;<span class="comment">//#define S1SPINT         SPI1-&gt;flag      /* Interrupt Flag Register */</span></div>
<div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160; </div>
<div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;<span class="comment">/* S1SPINT bits definition */</span></div>
<div class="line"><a name="l00220"></a><span class="lineno"><a class="line" href="LPC21xx_8h.html#af2b7b6af62d365c289a16c6a1af032c1">  220</a></span>&#160;<span class="preprocessor">#define SPI1IF 0</span></div>
<div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160; </div>
<div class="line"><a name="l00222"></a><span class="lineno"><a class="line" href="LPC21xx_8h.html#acecf2aa7ffdc423937224228dab60ca4">  222</a></span>&#160;<span class="preprocessor">#define SSPCR0          SPI1-&gt;cr0       </span><span class="comment">/* Control Register 0               */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00223"></a><span class="lineno"><a class="line" href="LPC21xx_8h.html#a9cc6afb932232eaeb7ec147020873a5e">  223</a></span>&#160;<span class="preprocessor">#define SSPCR1          SPI1-&gt;cr1       </span><span class="comment">/* Control Register 1               */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00224"></a><span class="lineno"><a class="line" href="LPC21xx_8h.html#a918b22d1e41ed7c1cf61a0dacd368c6c">  224</a></span>&#160;<span class="preprocessor">#define SSPDR           SPI1-&gt;dr        </span><span class="comment">/* Data register                    */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00225"></a><span class="lineno"><a class="line" href="LPC21xx_8h.html#a815ae20e59e58791e84d82a00a9679cf">  225</a></span>&#160;<span class="preprocessor">#define SSPSR           SPI1-&gt;sr        </span><span class="comment">/* Status register                  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00226"></a><span class="lineno"><a class="line" href="LPC21xx_8h.html#a62d59ff03aa17de24e1248a25c3b2c05">  226</a></span>&#160;<span class="preprocessor">#define SSPCPSR         SPI1-&gt;cpsr      </span><span class="comment">/* Clock prescale register          */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00227"></a><span class="lineno"><a class="line" href="LPC21xx_8h.html#ae994ef601e12ec449026079051ca07b7">  227</a></span>&#160;<span class="preprocessor">#define SSPIMSC         SPI1-&gt;imsc      </span><span class="comment">/* Interrupt mask register          */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00228"></a><span class="lineno"><a class="line" href="LPC21xx_8h.html#ac43753c58d860ccade60a3e2611cfda8">  228</a></span>&#160;<span class="preprocessor">#define SSPRIS          SPI1-&gt;ris       </span><span class="comment">/* Raw interrupt status register    */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00229"></a><span class="lineno"><a class="line" href="LPC21xx_8h.html#ad9a293fd99657a0ce813707c357b93ae">  229</a></span>&#160;<span class="preprocessor">#define SSPMIS          SPI1-&gt;mis       </span><span class="comment">/* Masked interrupt status register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00230"></a><span class="lineno"><a class="line" href="LPC21xx_8h.html#ab55002829f13410a311e53e48dfde5c6">  230</a></span>&#160;<span class="preprocessor">#define SSPICR          SPI1-&gt;icr       </span><span class="comment">/* Interrupt clear register         */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160; </div>
<div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;<span class="comment">//#define SSPCR0   (*(REG16*) 0xE0068000) /* Control Register 0               */</span></div>
<div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;<span class="comment">//#define SSPCR1   (*(REG_8*) 0xE0068004) /* Control Register 1               */</span></div>
<div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;<span class="comment">//#define SSPDR    (*(REG16*) 0xE0068008) /* Data register                    */</span></div>
<div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;<span class="comment">//#define SSPSR    (*(REG_8*) 0xE006800C) /* Status register                  */</span></div>
<div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;<span class="comment">//#define SSPCPSR  (*(REG_8*) 0xE0068010) /* Clock prescale register          */</span></div>
<div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;<span class="comment">//#define SSPIMSC  (*(REG_8*) 0xE0068014) /* Interrupt mask register          */</span></div>
<div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;<span class="comment">//#define SSPRIS   (*(REG_8*) 0xE0068018) /* Raw interrupt status register    */</span></div>
<div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;<span class="comment">//#define SSPMIS   (*(REG_8*) 0xE006801C) /* Masked interrupt status register */</span></div>
<div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;<span class="comment">//#define SSPICR   (*(REG_8*) 0xE0068020) /* Interrupt clear register         */</span></div>
<div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160; </div>
<div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;<span class="comment">/* SSPCR0 bits definition */</span></div>
<div class="line"><a name="l00243"></a><span class="lineno"><a class="line" href="LPC21xx_8h.html#a105a3cc9c4e2aebf77784cbaa7af4f4e">  243</a></span>&#160;<span class="preprocessor">#define DSS   0</span></div>
<div class="line"><a name="l00244"></a><span class="lineno"><a class="line" href="LPC21xx_8h.html#a16bb5201c0534fcdf25f6a313efc67e5">  244</a></span>&#160;<span class="preprocessor">#define FRF   4</span></div>
<div class="line"><a name="l00245"></a><span class="lineno"><a class="line" href="LPC21xx_8h.html#a0eb64d85804990e6ee5259451c7f5a0d">  245</a></span>&#160;<span class="preprocessor">#define CPOL  6</span></div>
<div class="line"><a name="l00246"></a><span class="lineno"><a class="line" href="LPC21xx_8h.html#ad8529d2df242f4448a2e66aab0eef9a3">  246</a></span>&#160;<span class="preprocessor">#define CPHA  7</span></div>
<div class="line"><a name="l00247"></a><span class="lineno"><a class="line" href="LPC21xx_8h.html#a1d51b965f892c1c63477e98cf45d2ee1">  247</a></span>&#160;<span class="preprocessor">#define SCR   8</span></div>
<div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160; </div>
<div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;<span class="comment">/* SSPDSS values definition */</span></div>
<div class="line"><a name="l00250"></a><span class="lineno"><a class="line" href="LPC21xx_8h.html#a2662abeea36aa9da5e325a0310d4b3ca">  250</a></span>&#160;<span class="preprocessor">#define DSS_VAL4  0x3</span></div>
<div class="line"><a name="l00251"></a><span class="lineno"><a class="line" href="LPC21xx_8h.html#a2810204f21cfe167bca6d8a3e5563be7">  251</a></span>&#160;<span class="preprocessor">#define DSS_VAL5  0x4</span></div>
<div class="line"><a name="l00252"></a><span class="lineno"><a class="line" href="LPC21xx_8h.html#acca584e8e7f73307617dabe1cce7a59c">  252</a></span>&#160;<span class="preprocessor">#define DSS_VAL6  0x5</span></div>
<div class="line"><a name="l00253"></a><span class="lineno"><a class="line" href="LPC21xx_8h.html#a280213ebbad54a3765ce5106deadad25">  253</a></span>&#160;<span class="preprocessor">#define DSS_VAL7  0x6</span></div>
<div class="line"><a name="l00254"></a><span class="lineno"><a class="line" href="LPC21xx_8h.html#aa2982f0469a9a515755731bd2d9c91d1">  254</a></span>&#160;<span class="preprocessor">#define DSS_VAL8  0x7</span></div>
<div class="line"><a name="l00255"></a><span class="lineno"><a class="line" href="LPC21xx_8h.html#a5b723e544c4c0c5fcdd36346eb179d90">  255</a></span>&#160;<span class="preprocessor">#define DSS_VAL9  0x8</span></div>
<div class="line"><a name="l00256"></a><span class="lineno"><a class="line" href="LPC21xx_8h.html#a0915bcc6196660277aa516700c1519e8">  256</a></span>&#160;<span class="preprocessor">#define DSS_VAL10 0x9</span></div>
<div class="line"><a name="l00257"></a><span class="lineno"><a class="line" href="LPC21xx_8h.html#a94a38d40416df75184b6affd53b8814a">  257</a></span>&#160;<span class="preprocessor">#define DSS_VAL11 0xA</span></div>
<div class="line"><a name="l00258"></a><span class="lineno"><a class="line" href="LPC21xx_8h.html#aa6b8b5910f03e6c6507cb3fba67f9160">  258</a></span>&#160;<span class="preprocessor">#define DSS_VAL12 0xB</span></div>
<div class="line"><a name="l00259"></a><span class="lineno"><a class="line" href="LPC21xx_8h.html#a79cdf54077c23515062338e2ed32a82b">  259</a></span>&#160;<span class="preprocessor">#define DSS_VAL13 0XC</span></div>
<div class="line"><a name="l00260"></a><span class="lineno"><a class="line" href="LPC21xx_8h.html#aeb10b5f5ba3c30285e1174a732a10dc3">  260</a></span>&#160;<span class="preprocessor">#define DSS_VAL14 0xD</span></div>
<div class="line"><a name="l00261"></a><span class="lineno"><a class="line" href="LPC21xx_8h.html#a3c20c36642dab9d3f654a1646cf8cba9">  261</a></span>&#160;<span class="preprocessor">#define DSS_VAL15 0xE</span></div>
<div class="line"><a name="l00262"></a><span class="lineno"><a class="line" href="LPC21xx_8h.html#a86b492d55e162a067959c116eea6de9f">  262</a></span>&#160;<span class="preprocessor">#define DSS_VAL16 0xF</span></div>
<div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160; </div>
<div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;<span class="comment">/* SSPCR1 bits definition */</span></div>
<div class="line"><a name="l00265"></a><span class="lineno"><a class="line" href="LPC21xx_8h.html#a6e30edeb4079960f7a3f0e18f8195011">  265</a></span>&#160;<span class="preprocessor">#define LBM   0</span></div>
<div class="line"><a name="l00266"></a><span class="lineno"><a class="line" href="LPC21xx_8h.html#ad518177eb0b052ffed6ce4d0d63e6ae4">  266</a></span>&#160;<span class="preprocessor">#define SSE   1</span></div>
<div class="line"><a name="l00267"></a><span class="lineno"><a class="line" href="LPC21xx_8h.html#ab9e061e05d689a5769936b213022102f">  267</a></span>&#160;<span class="preprocessor">#define MS    2</span></div>
<div class="line"><a name="l00268"></a><span class="lineno"><a class="line" href="LPC21xx_8h.html#a56b9ca9d20a14e376b51a7fac7520a00">  268</a></span>&#160;<span class="preprocessor">#define SOD   3</span></div>
<div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160; </div>
<div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;<span class="comment">/*  SSPIMSC bits definition */</span></div>
<div class="line"><a name="l00271"></a><span class="lineno"><a class="line" href="LPC21xx_8h.html#a242bab099b1a5f1945083e40fa0702df">  271</a></span>&#160;<span class="preprocessor">#define RORIM 0</span></div>
<div class="line"><a name="l00272"></a><span class="lineno"><a class="line" href="LPC21xx_8h.html#a76040dcab346c5eda42fd91531ed4422">  272</a></span>&#160;<span class="preprocessor">#define RTIM  1</span></div>
<div class="line"><a name="l00273"></a><span class="lineno"><a class="line" href="LPC21xx_8h.html#a8cfc909a7dfb3dedfd40f838d4425009">  273</a></span>&#160;<span class="preprocessor">#define RXIM  2</span></div>
<div class="line"><a name="l00274"></a><span class="lineno"><a class="line" href="LPC21xx_8h.html#a310dd84ff39a737fa08520004419d6be">  274</a></span>&#160;<span class="preprocessor">#define TXIM  3</span></div>
<div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160; </div>
<div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;<span class="comment">/* SSPSR bits definition */</span></div>
<div class="line"><a name="l00277"></a><span class="lineno"><a class="line" href="LPC21xx_8h.html#ade231e431cbc669603495a0f981f0677">  277</a></span>&#160;<span class="preprocessor">#define TFE   0</span></div>
<div class="line"><a name="l00278"></a><span class="lineno"><a class="line" href="LPC21xx_8h.html#a90b58a2cd424d14cb405981ed6ded327">  278</a></span>&#160;<span class="preprocessor">#define TNF   1</span></div>
<div class="line"><a name="l00279"></a><span class="lineno"><a class="line" href="LPC21xx_8h.html#a17c4fbbef09cdf2b491c0bb5ae7d01b9">  279</a></span>&#160;<span class="preprocessor">#define RNE   2</span></div>
<div class="line"><a name="l00280"></a><span class="lineno"><a class="line" href="LPC21xx_8h.html#afc2aa4b88f921be1b8d9575fc4ad8d95">  280</a></span>&#160;<span class="preprocessor">#define RFF   3</span></div>
<div class="line"><a name="l00281"></a><span class="lineno"><a class="line" href="LPC21xx_8h.html#af9a90580df99520af90316de6949f41f">  281</a></span>&#160;<span class="preprocessor">#define BSY   4</span></div>
<div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160; </div>
<div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;<span class="comment">/* SSPMIS bits definition */</span></div>
<div class="line"><a name="l00284"></a><span class="lineno"><a class="line" href="LPC21xx_8h.html#a656bfbe85887cdecaf90c90d975448cd">  284</a></span>&#160;<span class="preprocessor">#define RORMIS 0</span></div>
<div class="line"><a name="l00285"></a><span class="lineno"><a class="line" href="LPC21xx_8h.html#a0c159869d07eba8ed54ecb01a4980165">  285</a></span>&#160;<span class="preprocessor">#define RTMIS  1</span></div>
<div class="line"><a name="l00286"></a><span class="lineno"><a class="line" href="LPC21xx_8h.html#a373a1d7e0664d5db1827932f93229140">  286</a></span>&#160;<span class="preprocessor">#define RXMIS  2</span></div>
<div class="line"><a name="l00287"></a><span class="lineno"><a class="line" href="LPC21xx_8h.html#af0b88b1ae424ae5a5485a69fb02d4af9">  287</a></span>&#160;<span class="preprocessor">#define TXMIS  3</span></div>
<div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160; </div>
<div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;<span class="comment">/* SSPICR bits definition */</span></div>
<div class="line"><a name="l00290"></a><span class="lineno"><a class="line" href="LPC21xx_8h.html#a639c456f84f618f899ca8ff1bf729319">  290</a></span>&#160;<span class="preprocessor">#define RORIC 0</span></div>
<div class="line"><a name="l00291"></a><span class="lineno"><a class="line" href="LPC21xx_8h.html#a78638eb694337c02fd9cfed7f5cae35d">  291</a></span>&#160;<span class="preprocessor">#define RTIC  1</span></div>
<div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160; </div>
<div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160; </div>
<div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160; </div>
<div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160; </div>
<div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;<span class="comment">// Real Time Clock</span></div>
<div class="line"><a name="l00298"></a><span class="lineno"><a class="line" href="LPC21xx_8h.html#a5359a088f5d8b20ce74d920e46059304">  298</a></span>&#160;<span class="preprocessor">#define RTC             ((rtcRegs_t *)0xE0024000)</span></div>
<div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160; </div>
<div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;<span class="comment">// RTC Registers</span></div>
<div class="line"><a name="l00301"></a><span class="lineno"><a class="line" href="LPC21xx_8h.html#ad8fd67405c7aa35a657c8f9066f2b7ea">  301</a></span>&#160;<span class="preprocessor">#define RTCILR          RTC-&gt;ilr        </span><span class="comment">/* Interrupt Location Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00302"></a><span class="lineno"><a class="line" href="LPC21xx_8h.html#ab2b738c9dd77ee56ce1b8576c5b19723">  302</a></span>&#160;<span class="preprocessor">#define RTCCTC          RTC-&gt;ctc        </span><span class="comment">/* Clock Tick Counter */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00303"></a><span class="lineno"><a class="line" href="LPC21xx_8h.html#ab61585ab54bfe35818dc1a2d873fe36e">  303</a></span>&#160;<span class="preprocessor">#define RTCCCR          RTC-&gt;ccr        </span><span class="comment">/* Clock Control Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00304"></a><span class="lineno"><a class="line" href="LPC21xx_8h.html#ac6f66497256e4a2c5222cc2be8f3225e">  304</a></span>&#160;<span class="preprocessor">#define RTCCIIR         RTC-&gt;ciir       </span><span class="comment">/* Counter Increment Interrupt Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00305"></a><span class="lineno"><a class="line" href="LPC21xx_8h.html#ad51cd2aa6d498e79b90baa3e45a5288a">  305</a></span>&#160;<span class="preprocessor">#define RTCAMR          RTC-&gt;amr        </span><span class="comment">/* Alarm Mask Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00306"></a><span class="lineno"><a class="line" href="LPC21xx_8h.html#ac9bf5fb37a7c72642b31a724473b4d81">  306</a></span>&#160;<span class="preprocessor">#define RTCCTIME0       RTC-&gt;ctime0     </span><span class="comment">/* Consolidated Time Register 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00307"></a><span class="lineno"><a class="line" href="LPC21xx_8h.html#a78c4e16082e2bc568b07166101e5288d">  307</a></span>&#160;<span class="preprocessor">#define RTCCTIME1       RTC-&gt;ctime1     </span><span class="comment">/* Consolidated Time Register 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00308"></a><span class="lineno"><a class="line" href="LPC21xx_8h.html#a5008d740146b6217dae46570c444e612">  308</a></span>&#160;<span class="preprocessor">#define RTCCTIME2       RTC-&gt;ctime2     </span><span class="comment">/* Consolidated Time Register 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00309"></a><span class="lineno"><a class="line" href="LPC21xx_8h.html#af6bf21b5a694fa6902ff474b15092254">  309</a></span>&#160;<span class="preprocessor">#define RTCSEC          RTC-&gt;sec        </span><span class="comment">/* Seconds Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00310"></a><span class="lineno"><a class="line" href="LPC21xx_8h.html#a0150d9e65ef842a5636b60239fbc936c">  310</a></span>&#160;<span class="preprocessor">#define RTCMIN          RTC-&gt;min        </span><span class="comment">/* Minutes Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00311"></a><span class="lineno"><a class="line" href="LPC21xx_8h.html#a9bada5c628434fc86acaf3e6bee945aa">  311</a></span>&#160;<span class="preprocessor">#define RTCHOUR         RTC-&gt;hour       </span><span class="comment">/* Hours Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00312"></a><span class="lineno"><a class="line" href="LPC21xx_8h.html#af531f393651d06aae20b37a85906dfb9">  312</a></span>&#160;<span class="preprocessor">#define RTCDOM          RTC-&gt;dom        </span><span class="comment">/* Day Of Month Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00313"></a><span class="lineno"><a class="line" href="LPC21xx_8h.html#a88bb9d5598b88ec9306fddbf48b72692">  313</a></span>&#160;<span class="preprocessor">#define RTCDOW          RTC-&gt;dow        </span><span class="comment">/* Day Of Week Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00314"></a><span class="lineno"><a class="line" href="LPC21xx_8h.html#a492088ca73e1f6132823ca9416c79bcc">  314</a></span>&#160;<span class="preprocessor">#define RTCDOY          RTC-&gt;doy        </span><span class="comment">/* Day Of Year Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00315"></a><span class="lineno"><a class="line" href="LPC21xx_8h.html#a1cbbd6e17a525b8cb2b6e67a2869cbfa">  315</a></span>&#160;<span class="preprocessor">#define RTCMONTH        RTC-&gt;month      </span><span class="comment">/* Months Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00316"></a><span class="lineno"><a class="line" href="LPC21xx_8h.html#a86f74b7b45943cdfd7c4f7cb6c9f2e77">  316</a></span>&#160;<span class="preprocessor">#define RTCYEAR         RTC-&gt;year       </span><span class="comment">/* Years Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00317"></a><span class="lineno"><a class="line" href="LPC21xx_8h.html#ae5cf87a50454c5f72365796c67ac026c">  317</a></span>&#160;<span class="preprocessor">#define RTCALSEC        RTC-&gt;alsec      </span><span class="comment">/* Alarm Seconds Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00318"></a><span class="lineno"><a class="line" href="LPC21xx_8h.html#af85693cfaaa4cc8efd5720cb8a4d11b5">  318</a></span>&#160;<span class="preprocessor">#define RTCALMIN        RTC-&gt;almin      </span><span class="comment">/* Alarm Minutes Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00319"></a><span class="lineno"><a class="line" href="LPC21xx_8h.html#abecac5303ea9becb6c77f90b3b9680aa">  319</a></span>&#160;<span class="preprocessor">#define RTCALHOUR       RTC-&gt;alhour     </span><span class="comment">/* Alarm Hours Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00320"></a><span class="lineno"><a class="line" href="LPC21xx_8h.html#ac0d794f38fdde237f315a7345896289a">  320</a></span>&#160;<span class="preprocessor">#define RTCALDOM        RTC-&gt;aldom      </span><span class="comment">/* Alarm Day Of Month Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00321"></a><span class="lineno"><a class="line" href="LPC21xx_8h.html#a6db7d89524be6bd3a8353efd2e99b3b9">  321</a></span>&#160;<span class="preprocessor">#define RTCALDOW        RTC-&gt;aldow      </span><span class="comment">/* Alarm Day Of Week Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00322"></a><span class="lineno"><a class="line" href="LPC21xx_8h.html#ab2a17b47a430bd906b167ba41ca108d0">  322</a></span>&#160;<span class="preprocessor">#define RTCALDOY        RTC-&gt;aldoy      </span><span class="comment">/* Alarm Day Of Year Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00323"></a><span class="lineno"><a class="line" href="LPC21xx_8h.html#af9eb8533265c78963a4123ce7bc94fbd">  323</a></span>&#160;<span class="preprocessor">#define RTCALMON        RTC-&gt;almon      </span><span class="comment">/* Alarm Months Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00324"></a><span class="lineno"><a class="line" href="LPC21xx_8h.html#a94ee03d3c4efdf80ef63e067f1af1ce3">  324</a></span>&#160;<span class="preprocessor">#define RTCALYEAR       RTC-&gt;alyear     </span><span class="comment">/* Alarm Years Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00325"></a><span class="lineno"><a class="line" href="LPC21xx_8h.html#ac6d7c32c9738aff5583e09e055c07e29">  325</a></span>&#160;<span class="preprocessor">#define RTCPREINT       RTC-&gt;preint     </span><span class="comment">/* Prescale Value Register (integer) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00326"></a><span class="lineno"><a class="line" href="LPC21xx_8h.html#ad8f22b0d8cf23d6ec1247826684a9e50">  326</a></span>&#160;<span class="preprocessor">#define RTCPREFRAC      RTC-&gt;prefrac    </span><span class="comment">/* Prescale Value Register (fraction) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160; </div>
<div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;<span class="comment">// General Purpose Input/Output</span></div>
<div class="line"><a name="l00330"></a><span class="lineno"><a class="line" href="LPC21xx_8h.html#a1037b18e2d226fe7d327d4a6f17a21c1">  330</a></span>&#160;<span class="preprocessor">#define GPIO            ((gpioRegs_t *)0xE0028000)</span></div>
<div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160; </div>
<div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;<span class="comment">// GPIO Registers</span></div>
<div class="line"><a name="l00333"></a><span class="lineno"><a class="line" href="LPC21xx_8h.html#ae59e36a0559936fc523d1e789d73d867">  333</a></span>&#160;<span class="preprocessor">#define IO0PIN          GPIO-&gt;in0       </span><span class="comment">/* P0 Pin Value Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00334"></a><span class="lineno"><a class="line" href="LPC21xx_8h.html#aef8b1a758e54e0994ae8f495dad1d592">  334</a></span>&#160;<span class="preprocessor">#define IO0SET          GPIO-&gt;set0      </span><span class="comment">/* P0 Pin Output Set Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00335"></a><span class="lineno"><a class="line" href="LPC21xx_8h.html#aacf5b0c18685afd32ed41af9c3934479">  335</a></span>&#160;<span class="preprocessor">#define IO0DIR          GPIO-&gt;dir0      </span><span class="comment">/* P0 Pin Direction Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00336"></a><span class="lineno"><a class="line" href="LPC21xx_8h.html#a2aad809a96f91f42efabb2b75c23773a">  336</a></span>&#160;<span class="preprocessor">#define IO0CLR          GPIO-&gt;clr0      </span><span class="comment">/* P0 Pin Output Clear Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00337"></a><span class="lineno"><a class="line" href="LPC21xx_8h.html#adf8e57f2d80f6da1024636948d1f2438">  337</a></span>&#160;<span class="preprocessor">#define IO1PIN          GPIO-&gt;in1       </span><span class="comment">/* P1 Pin Value Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00338"></a><span class="lineno"><a class="line" href="LPC21xx_8h.html#ac128251b4ae8d958ce27236ad9dd2a0d">  338</a></span>&#160;<span class="preprocessor">#define IO1SET          GPIO-&gt;set1      </span><span class="comment">/* P1 Pin Output Set Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00339"></a><span class="lineno"><a class="line" href="LPC21xx_8h.html#ac181571868f065174ab2d366611a6ce1">  339</a></span>&#160;<span class="preprocessor">#define IO1DIR          GPIO-&gt;dir1      </span><span class="comment">/* P1 Pin Direction Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00340"></a><span class="lineno"><a class="line" href="LPC21xx_8h.html#a2ebbd9fce18e5ae73751ed93d0b2f70b">  340</a></span>&#160;<span class="preprocessor">#define IO1CLR          GPIO-&gt;clr1      </span><span class="comment">/* P1 Pin Output Clear Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160; </div>
<div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;<span class="comment">// Pin Connect Block</span></div>
<div class="line"><a name="l00344"></a><span class="lineno"><a class="line" href="LPC21xx_8h.html#adcf85a8a6da60e211f5dd37abc27b999">  344</a></span>&#160;<span class="preprocessor">#define PINSEL          ((pinRegs_t *)0xE002C000)</span></div>
<div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160; </div>
<div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;<span class="comment">// Pin Connect Block Registers</span></div>
<div class="line"><a name="l00347"></a><span class="lineno"><a class="line" href="LPC21xx_8h.html#aff215b5e0d11d5a47354ecfad12a8902">  347</a></span>&#160;<span class="preprocessor">#define PINSEL0         PINSEL-&gt;sel0    </span><span class="comment">/* Pin Function Select Register 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00348"></a><span class="lineno"><a class="line" href="LPC21xx_8h.html#a030997bacf62a695152879b6be44c84c">  348</a></span>&#160;<span class="preprocessor">#define PINSEL1         PINSEL-&gt;sel1    </span><span class="comment">/* Pin Function Select Register 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00349"></a><span class="lineno"><a class="line" href="LPC21xx_8h.html#ac43539e28c63bbab43998e0fde66a96f">  349</a></span>&#160;<span class="preprocessor">#define PINSEL2         PINSEL-&gt;sel2    </span><span class="comment">/* Pin Function Select Register 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160; </div>
<div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;<span class="comment">// A/D Converter</span></div>
<div class="line"><a name="l00353"></a><span class="lineno"><a class="line" href="LPC21xx_8h.html#a0d2ea0f4a8dd17bf08e69d05deacbcb5">  353</a></span>&#160;<span class="preprocessor">#define ADC0            ((adcRegs_t *)0xE0034000)</span></div>
<div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160; </div>
<div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;<span class="comment">// A/D0 Converter Registers</span></div>
<div class="line"><a name="l00356"></a><span class="lineno"><a class="line" href="LPC21xx_8h.html#a1d72c55d1ed959fe28600b4a521cefbd">  356</a></span>&#160;<span class="preprocessor">#define AD0CR            ADC0-&gt;cr       </span><span class="comment">/* Control Register          */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00357"></a><span class="lineno"><a class="line" href="LPC21xx_8h.html#a614757380a519dbcbf297343f4868663">  357</a></span>&#160;<span class="preprocessor">#define AD0GDR           ADC0-&gt;gdr      </span><span class="comment">/* Global Data Register      */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00358"></a><span class="lineno"><a class="line" href="LPC21xx_8h.html#a5e9e434734cead93d787ddde85b731f6">  358</a></span>&#160;<span class="preprocessor">#define ADGSR            ADC0-&gt;gsr      </span><span class="comment">/* ADC global start resister */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00359"></a><span class="lineno"><a class="line" href="LPC21xx_8h.html#aa0368cdd37b3e1eab9b03bcb1c4d632c">  359</a></span>&#160;<span class="preprocessor">#define AD0INTEN         ADC0-&gt;inten    </span><span class="comment">/* Interrupt Enable Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00360"></a><span class="lineno"><a class="line" href="LPC21xx_8h.html#ab6342538ad695dc28352682dbb7bdd98">  360</a></span>&#160;<span class="preprocessor">#define AD0DR0           ADC0-&gt;dr0      </span><span class="comment">/* Channel 0 Data Register   */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00361"></a><span class="lineno"><a class="line" href="LPC21xx_8h.html#a45a02f068ff994318718348fe595e38a">  361</a></span>&#160;<span class="preprocessor">#define AD0DR1           ADC0-&gt;dr1      </span><span class="comment">/* Channel 1 Data Register   */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00362"></a><span class="lineno"><a class="line" href="LPC21xx_8h.html#a81287109d3e46b7948070914506ae1ff">  362</a></span>&#160;<span class="preprocessor">#define AD0DR2           ADC0-&gt;dr2      </span><span class="comment">/* Channel 2 Data Register   */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00363"></a><span class="lineno"><a class="line" href="LPC21xx_8h.html#ab3b6b3411fad87830caec8689ae890ba">  363</a></span>&#160;<span class="preprocessor">#define AD0DR3           ADC0-&gt;dr3      </span><span class="comment">/* Channel 3 Data Register   */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00364"></a><span class="lineno"><a class="line" href="LPC21xx_8h.html#a2c3d9599d0d11579c7d4b02463757e61">  364</a></span>&#160;<span class="preprocessor">#define AD0DR4           ADC0-&gt;dr4      </span><span class="comment">/* Channel 4 Data Register   */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00365"></a><span class="lineno"><a class="line" href="LPC21xx_8h.html#ac3ba1edf68765fb536e00f303e12a9a5">  365</a></span>&#160;<span class="preprocessor">#define AD0DR5           ADC0-&gt;dr5      </span><span class="comment">/* Channel 5 Data Register   */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00366"></a><span class="lineno"><a class="line" href="LPC21xx_8h.html#a3509c30f0942504fe4c79c2bc8a4d3de">  366</a></span>&#160;<span class="preprocessor">#define AD0DR6           ADC0-&gt;dr6      </span><span class="comment">/* Channel 6 Data Register   */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00367"></a><span class="lineno"><a class="line" href="LPC21xx_8h.html#afc45e343d5d496100a943d79d3a42249">  367</a></span>&#160;<span class="preprocessor">#define AD0DR7           ADC0-&gt;dr7      </span><span class="comment">/* Channel 7 Data Register   */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00368"></a><span class="lineno"><a class="line" href="LPC21xx_8h.html#a131707c7ef9f31c045d7bb9be431ae10">  368</a></span>&#160;<span class="preprocessor">#define AD0STAT          ADC0-&gt;stat     </span><span class="comment">/* Status Register           */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160; </div>
<div class="line"><a name="l00370"></a><span class="lineno"><a class="line" href="LPC21xx_8h.html#a90d2d5c526ce5c0a551f533eccbee71a">  370</a></span>&#160;<span class="preprocessor">#define ADC1            ((adcRegs_t *)0xE0060000)</span></div>
<div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160; </div>
<div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;<span class="comment">// A/D1 Converter Registers</span></div>
<div class="line"><a name="l00373"></a><span class="lineno"><a class="line" href="LPC21xx_8h.html#ad02bbb673efff2bda24080a41d5bef1c">  373</a></span>&#160;<span class="preprocessor">#define AD1CR            ADC1-&gt;cr       </span><span class="comment">/* Control Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00374"></a><span class="lineno"><a class="line" href="LPC21xx_8h.html#a00be34a57f25d73b330b778820830c3a">  374</a></span>&#160;<span class="preprocessor">#define AD1GDR           ADC1-&gt;gdr      </span><span class="comment">/* Data Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00375"></a><span class="lineno"><a class="line" href="LPC21xx_8h.html#a106e865aaa217da66fa7328f5b4b1b1d">  375</a></span>&#160;<span class="preprocessor">#define AD1INTEN         ADC1-&gt;inten    </span><span class="comment">/* Interrupt Enable Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00376"></a><span class="lineno"><a class="line" href="LPC21xx_8h.html#aaf42b5d34129374bf32ba9a76cca76f9">  376</a></span>&#160;<span class="preprocessor">#define AD1DR0           ADC1-&gt;dr0      </span><span class="comment">/* Channel 0 Data Register   */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00377"></a><span class="lineno"><a class="line" href="LPC21xx_8h.html#a1815e219d286631d2ed7ef7b85f9569e">  377</a></span>&#160;<span class="preprocessor">#define AD1DR1           ADC1-&gt;dr1      </span><span class="comment">/* Channel 1 Data Register   */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00378"></a><span class="lineno"><a class="line" href="LPC21xx_8h.html#a61e9611efe146c1ff6a8bae54d1ad68e">  378</a></span>&#160;<span class="preprocessor">#define AD1DR2           ADC1-&gt;dr2      </span><span class="comment">/* Channel 2 Data Register   */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00379"></a><span class="lineno"><a class="line" href="LPC21xx_8h.html#ac423dc550ba5cdac1635b393776b64bd">  379</a></span>&#160;<span class="preprocessor">#define AD1DR3           ADC1-&gt;dr3      </span><span class="comment">/* Channel 3 Data Register   */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00380"></a><span class="lineno"><a class="line" href="LPC21xx_8h.html#a5258564698b4aa935573e79ddd7e0004">  380</a></span>&#160;<span class="preprocessor">#define AD1DR4           ADC1-&gt;dr4      </span><span class="comment">/* Channel 4 Data Register   */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00381"></a><span class="lineno"><a class="line" href="LPC21xx_8h.html#a47aafe0b7c2ffda96111fa45dfe9b11e">  381</a></span>&#160;<span class="preprocessor">#define AD1DR5           ADC1-&gt;dr5      </span><span class="comment">/* Channel 5 Data Register   */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00382"></a><span class="lineno"><a class="line" href="LPC21xx_8h.html#a7b0d2af139bc99699be920f33f15c29e">  382</a></span>&#160;<span class="preprocessor">#define AD1DR6           ADC1-&gt;dr6      </span><span class="comment">/* Channel 6 Data Register   */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00383"></a><span class="lineno"><a class="line" href="LPC21xx_8h.html#a5f2db5138021a6152585b9d41137b197">  383</a></span>&#160;<span class="preprocessor">#define AD1DR7           ADC1-&gt;dr7      </span><span class="comment">/* Channel 7 Data Register   */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00384"></a><span class="lineno"><a class="line" href="LPC21xx_8h.html#a546973607adcdfae18877a2cb4046c1e">  384</a></span>&#160;<span class="preprocessor">#define AD1STAT          ADC1-&gt;stat     </span><span class="comment">/* Status Register           */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160; </div>
<div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160; </div>
<div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160;<span class="comment">// Digital to Analog Converter</span></div>
<div class="line"><a name="l00389"></a><span class="lineno"><a class="line" href="LPC21xx_8h.html#af8a4c578c83b8420c7ec010f84f3f0eb">  389</a></span>&#160;<span class="preprocessor">#define DACR   (*(REG32*) 0xE006C000)</span></div>
<div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160; </div>
<div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160; </div>
<div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160;<span class="comment">// System Contol Block</span></div>
<div class="line"><a name="l00394"></a><span class="lineno"><a class="line" href="LPC21xx_8h.html#aaaf6477c2bde2f00f99e3c2fd1060b01">  394</a></span>&#160;<span class="preprocessor">#define SCB             ((scbRegs_t *)0xE01FC000)</span></div>
<div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160; </div>
<div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160;<span class="comment">// Memory Accelerator Module Registers (MAM)</span></div>
<div class="line"><a name="l00397"></a><span class="lineno"><a class="line" href="LPC21xx_8h.html#a5f8241693e932c71cda127e11d38184f">  397</a></span>&#160;<span class="preprocessor">#define MAMCR           SCB-&gt;mam.cr     </span><span class="comment">/* Control Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00398"></a><span class="lineno"><a class="line" href="LPC21xx_8h.html#ac1227157e9ba57d2fe6d024b859bdae2">  398</a></span>&#160;<span class="preprocessor">#define MAMTIM          SCB-&gt;mam.tim    </span><span class="comment">/* Timing Control Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160; </div>
<div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;<span class="comment">// Memory Mapping Control Register</span></div>
<div class="line"><a name="l00401"></a><span class="lineno"><a class="line" href="LPC21xx_8h.html#a1faec0e736c4b1230adfb1722e82706f">  401</a></span>&#160;<span class="preprocessor">#define MEMMAP          SCB-&gt;memmap</span></div>
<div class="line"><a name="l00402"></a><span class="lineno">  402</span>&#160; </div>
<div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;<span class="comment">// Phase Locked Loop Registers (PLL)</span></div>
<div class="line"><a name="l00404"></a><span class="lineno"><a class="line" href="LPC21xx_8h.html#a82f48e2691d53458741663e593cf7e43">  404</a></span>&#160;<span class="preprocessor">#define PLLCON          SCB-&gt;pll.con    </span><span class="comment">/* Control Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00405"></a><span class="lineno"><a class="line" href="LPC21xx_8h.html#a86a96d4f7bbd5859efb50d95e843a453">  405</a></span>&#160;<span class="preprocessor">#define PLLCFG          SCB-&gt;pll.cfg    </span><span class="comment">/* Configuration Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00406"></a><span class="lineno"><a class="line" href="LPC21xx_8h.html#ae729ecec265b8f3cc14218bf2811c725">  406</a></span>&#160;<span class="preprocessor">#define PLLSTAT         SCB-&gt;pll.stat   </span><span class="comment">/* Status Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00407"></a><span class="lineno"><a class="line" href="LPC21xx_8h.html#a8df6957082139d54e86014261f88a76f">  407</a></span>&#160;<span class="preprocessor">#define PLLFEED         SCB-&gt;pll.feed   </span><span class="comment">/* Feed Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160; </div>
<div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;<span class="comment">// Power Control Registers</span></div>
<div class="line"><a name="l00410"></a><span class="lineno"><a class="line" href="LPC21xx_8h.html#abb1322d5f790b9bea8376c697a5c9ef0">  410</a></span>&#160;<span class="preprocessor">#define PCON            SCB-&gt;p.con      </span><span class="comment">/* Control Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00411"></a><span class="lineno"><a class="line" href="LPC21xx_8h.html#aca7c245b2477a5abdec386b73bda1d15">  411</a></span>&#160;<span class="preprocessor">#define PCONP           SCB-&gt;p.conp     </span><span class="comment">/* Peripherals Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160; </div>
<div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;<span class="comment">// VPB Divider Register</span></div>
<div class="line"><a name="l00414"></a><span class="lineno"><a class="line" href="LPC21xx_8h.html#a88438a1bf4f6b60ce42a6385b172ca4d">  414</a></span>&#160;<span class="preprocessor">#define VPBDIV          SCB-&gt;vpbdiv</span></div>
<div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160; </div>
<div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160;<span class="comment">// External Interrupt Registers</span></div>
<div class="line"><a name="l00417"></a><span class="lineno"><a class="line" href="LPC21xx_8h.html#a8cc44522d2f5b706b3af5b839c0ba3ff">  417</a></span>&#160;<span class="preprocessor">#define EXTINT          SCB-&gt;ext.flag   </span><span class="comment">/* Flag Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00418"></a><span class="lineno"><a class="line" href="LPC21xx_8h.html#afbd68c79c7bbdfacfc15b6e537a7a1ab">  418</a></span>&#160;<span class="preprocessor">#define EXTWAKE         SCB-&gt;ext.wake   </span><span class="comment">/* Wakeup Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00419"></a><span class="lineno"><a class="line" href="LPC21xx_8h.html#a6b7d1399a94b686e878b95b16b46ff4a">  419</a></span>&#160;<span class="preprocessor">#define EXTMODE         SCB-&gt;ext.mode   </span><span class="comment">/* Mode Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00420"></a><span class="lineno"><a class="line" href="LPC21xx_8h.html#ac9d407f43c17d5499f0d9ccd9acbf256">  420</a></span>&#160;<span class="preprocessor">#define EXTPOLAR        SCB-&gt;ext.polar  </span><span class="comment">/* Polarity Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160; </div>
<div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;<span class="comment">// Vectored Interrupt Controller</span></div>
<div class="line"><a name="l00424"></a><span class="lineno"><a class="line" href="LPC21xx_8h.html#acaee9656c3ca46e30a0d71051917122a">  424</a></span>&#160;<span class="preprocessor">#define VIC             ((vicRegs_t *)0xFFFFF000)</span></div>
<div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160; </div>
<div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160;<span class="comment">// Vectored Interrupt Controller Registers</span></div>
<div class="line"><a name="l00427"></a><span class="lineno"><a class="line" href="LPC21xx_8h.html#a0b5f296231f7e211bddb891e7ee2d9d0">  427</a></span>&#160;<span class="preprocessor">#define VICIRQStatus    VIC-&gt;irqStatus  </span><span class="comment">/* IRQ Status Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00428"></a><span class="lineno"><a class="line" href="LPC21xx_8h.html#aed6e6e2e1a790d696d8aed8960214271">  428</a></span>&#160;<span class="preprocessor">#define VICFIQStatus    VIC-&gt;fiqStatus  </span><span class="comment">/* FIQ Status Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00429"></a><span class="lineno"><a class="line" href="LPC21xx_8h.html#a203c9a566caee3fb243e45e1dee0aee5">  429</a></span>&#160;<span class="preprocessor">#define VICRawIntr      VIC-&gt;rawIntr    </span><span class="comment">/* Raw Interrupt Status Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00430"></a><span class="lineno"><a class="line" href="LPC21xx_8h.html#a87f793a1b9254ca2dec755c61184a715">  430</a></span>&#160;<span class="preprocessor">#define VICIntSelect    VIC-&gt;intSelect  </span><span class="comment">/* Interrupt Select Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00431"></a><span class="lineno"><a class="line" href="LPC21xx_8h.html#a280555cbadcb52f8ba9cb51a19410fbc">  431</a></span>&#160;<span class="preprocessor">#define VICIntEnable    VIC-&gt;intEnable  </span><span class="comment">/* Interrupt Enable Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00432"></a><span class="lineno"><a class="line" href="LPC21xx_8h.html#a75334e1776d0256993226c5a5430a58c">  432</a></span>&#160;<span class="preprocessor">#define VICIntEnClear   VIC-&gt;intEnClear </span><span class="comment">/* Interrupt Enable Clear Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00433"></a><span class="lineno"><a class="line" href="LPC21xx_8h.html#af9c817ab549e08440ad18a4bf117a321">  433</a></span>&#160;<span class="preprocessor">#define VICSoftInt      VIC-&gt;softInt    </span><span class="comment">/* Software Interrupt Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00434"></a><span class="lineno"><a class="line" href="LPC21xx_8h.html#a3aeedfcf987d6d9394a1351b16ee335b">  434</a></span>&#160;<span class="preprocessor">#define VICSoftIntClear VIC-&gt;softIntClear </span><span class="comment">/* Software Interrupt Clear Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00435"></a><span class="lineno"><a class="line" href="LPC21xx_8h.html#a90c4ee6fd15e5853fcea07b093301531">  435</a></span>&#160;<span class="preprocessor">#define VICProtection   VIC-&gt;protection </span><span class="comment">/* Protection Enable Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00436"></a><span class="lineno"><a class="line" href="LPC21xx_8h.html#aa11babfb092f15d15765591e9d4c8df2">  436</a></span>&#160;<span class="preprocessor">#define VICVectAddr     VIC-&gt;vectAddr   </span><span class="comment">/* Vector Address Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00437"></a><span class="lineno"><a class="line" href="LPC21xx_8h.html#aac60a07cb637eb61cd92afab97c89ed2">  437</a></span>&#160;<span class="preprocessor">#define VICDefVectAddr  VIC-&gt;defVectAddr </span><span class="comment">/* Default Vector Address Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00438"></a><span class="lineno"><a class="line" href="LPC21xx_8h.html#a85e25e831bb24ac9ce421e68abb6a6ed">  438</a></span>&#160;<span class="preprocessor">#define VICVectAddr0    VIC-&gt;vectAddr0  </span><span class="comment">/* Vector Address 0 Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00439"></a><span class="lineno"><a class="line" href="LPC21xx_8h.html#a91b399987809e91fa1a0d93dc8e2e680">  439</a></span>&#160;<span class="preprocessor">#define VICVectAddr1    VIC-&gt;vectAddr1  </span><span class="comment">/* Vector Address 1 Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00440"></a><span class="lineno"><a class="line" href="LPC21xx_8h.html#aef69ec5e987e5037ba5085f79f2c2b06">  440</a></span>&#160;<span class="preprocessor">#define VICVectAddr2    VIC-&gt;vectAddr2  </span><span class="comment">/* Vector Address 2 Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00441"></a><span class="lineno"><a class="line" href="LPC21xx_8h.html#a84e7299ab92f39cd939911e6c0bdd237">  441</a></span>&#160;<span class="preprocessor">#define VICVectAddr3    VIC-&gt;vectAddr3  </span><span class="comment">/* Vector Address 3 Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00442"></a><span class="lineno"><a class="line" href="LPC21xx_8h.html#aaed00aa5190e457cecf1dba76db581e5">  442</a></span>&#160;<span class="preprocessor">#define VICVectAddr4    VIC-&gt;vectAddr4  </span><span class="comment">/* Vector Address 4 Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00443"></a><span class="lineno"><a class="line" href="LPC21xx_8h.html#ac91b56fa64c1df1ee10d3f16f9759b03">  443</a></span>&#160;<span class="preprocessor">#define VICVectAddr5    VIC-&gt;vectAddr5  </span><span class="comment">/* Vector Address 5 Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00444"></a><span class="lineno"><a class="line" href="LPC21xx_8h.html#a4eb76fd8bd712b5a509de4b6346906e0">  444</a></span>&#160;<span class="preprocessor">#define VICVectAddr6    VIC-&gt;vectAddr6  </span><span class="comment">/* Vector Address 6 Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00445"></a><span class="lineno"><a class="line" href="LPC21xx_8h.html#a54c71fa6073afd8e01c8284049ee1b30">  445</a></span>&#160;<span class="preprocessor">#define VICVectAddr7    VIC-&gt;vectAddr7  </span><span class="comment">/* Vector Address 7 Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00446"></a><span class="lineno"><a class="line" href="LPC21xx_8h.html#a35dd7bc378e38d32531c13b659f2635c">  446</a></span>&#160;<span class="preprocessor">#define VICVectAddr8    VIC-&gt;vectAddr8  </span><span class="comment">/* Vector Address 8 Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00447"></a><span class="lineno"><a class="line" href="LPC21xx_8h.html#a87a152c7325c92e2dfda4345a47df90f">  447</a></span>&#160;<span class="preprocessor">#define VICVectAddr9    VIC-&gt;vectAddr9  </span><span class="comment">/* Vector Address 9 Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00448"></a><span class="lineno"><a class="line" href="LPC21xx_8h.html#abdb80dc27da98460a7ecd37f86bae79b">  448</a></span>&#160;<span class="preprocessor">#define VICVectAddr10   VIC-&gt;vectAddr10 </span><span class="comment">/* Vector Address 10 Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00449"></a><span class="lineno"><a class="line" href="LPC21xx_8h.html#a248f13b37d0ff6933c5df70a7f4d97a5">  449</a></span>&#160;<span class="preprocessor">#define VICVectAddr11   VIC-&gt;vectAddr11 </span><span class="comment">/* Vector Address 11 Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00450"></a><span class="lineno"><a class="line" href="LPC21xx_8h.html#a8320e9fafd212820fa231355ef3560d7">  450</a></span>&#160;<span class="preprocessor">#define VICVectAddr12   VIC-&gt;vectAddr12 </span><span class="comment">/* Vector Address 12 Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00451"></a><span class="lineno"><a class="line" href="LPC21xx_8h.html#a31c626ea441d4118c78ed6493a586d2a">  451</a></span>&#160;<span class="preprocessor">#define VICVectAddr13   VIC-&gt;vectAddr13 </span><span class="comment">/* Vector Address 13 Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00452"></a><span class="lineno"><a class="line" href="LPC21xx_8h.html#a37bc90e0836e00ed1a3e0b4c543cfc0e">  452</a></span>&#160;<span class="preprocessor">#define VICVectAddr14   VIC-&gt;vectAddr14 </span><span class="comment">/* Vector Address 14 Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00453"></a><span class="lineno"><a class="line" href="LPC21xx_8h.html#af638016eb18c545b198b4cfa387b16d8">  453</a></span>&#160;<span class="preprocessor">#define VICVectAddr15   VIC-&gt;vectAddr15 </span><span class="comment">/* Vector Address 15 Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00454"></a><span class="lineno"><a class="line" href="LPC21xx_8h.html#ae961eb169504c288c6dde700cb22ad9d">  454</a></span>&#160;<span class="preprocessor">#define VICVectCntl0    VIC-&gt;vectCntl0  </span><span class="comment">/* Vector Control 0 Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00455"></a><span class="lineno"><a class="line" href="LPC21xx_8h.html#af980f3940ea754ed55a5fc4c03ef0cfc">  455</a></span>&#160;<span class="preprocessor">#define VICVectCntl1    VIC-&gt;vectCntl1  </span><span class="comment">/* Vector Control 1 Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00456"></a><span class="lineno"><a class="line" href="LPC21xx_8h.html#a68559aeb6c616c21cf0a7ca2b45e6d86">  456</a></span>&#160;<span class="preprocessor">#define VICVectCntl2    VIC-&gt;vectCntl2  </span><span class="comment">/* Vector Control 2 Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00457"></a><span class="lineno"><a class="line" href="LPC21xx_8h.html#a4648491c1ec088cce9ceea645e3d37e4">  457</a></span>&#160;<span class="preprocessor">#define VICVectCntl3    VIC-&gt;vectCntl3  </span><span class="comment">/* Vector Control 3 Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00458"></a><span class="lineno"><a class="line" href="LPC21xx_8h.html#ad0adf6ad032d15c0037847ae75566ec0">  458</a></span>&#160;<span class="preprocessor">#define VICVectCntl4    VIC-&gt;vectCntl4  </span><span class="comment">/* Vector Control 4 Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00459"></a><span class="lineno"><a class="line" href="LPC21xx_8h.html#a9f116183d40b4a9585cca57bd9d09840">  459</a></span>&#160;<span class="preprocessor">#define VICVectCntl5    VIC-&gt;vectCntl5  </span><span class="comment">/* Vector Control 5 Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00460"></a><span class="lineno"><a class="line" href="LPC21xx_8h.html#aece37c162ea5f92ff264ef2196a52cec">  460</a></span>&#160;<span class="preprocessor">#define VICVectCntl6    VIC-&gt;vectCntl6  </span><span class="comment">/* Vector Control 6 Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00461"></a><span class="lineno"><a class="line" href="LPC21xx_8h.html#a40a8f847b0850756329c300ce44bbaa8">  461</a></span>&#160;<span class="preprocessor">#define VICVectCntl7    VIC-&gt;vectCntl7  </span><span class="comment">/* Vector Control 7 Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00462"></a><span class="lineno"><a class="line" href="LPC21xx_8h.html#a55088be1796d8867bccefa3bbc96cc19">  462</a></span>&#160;<span class="preprocessor">#define VICVectCntl8    VIC-&gt;vectCntl8  </span><span class="comment">/* Vector Control 8 Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00463"></a><span class="lineno"><a class="line" href="LPC21xx_8h.html#a98376ab4397e2e74e3bfbba47c31fd09">  463</a></span>&#160;<span class="preprocessor">#define VICVectCntl9    VIC-&gt;vectCntl9  </span><span class="comment">/* Vector Control 9 Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00464"></a><span class="lineno"><a class="line" href="LPC21xx_8h.html#a44df4b336fdff59ae4f295bc868ad772">  464</a></span>&#160;<span class="preprocessor">#define VICVectCntl10   VIC-&gt;vectCntl10 </span><span class="comment">/* Vector Control 10 Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00465"></a><span class="lineno"><a class="line" href="LPC21xx_8h.html#a67335d6c6e9f14623c5a64affaae1f23">  465</a></span>&#160;<span class="preprocessor">#define VICVectCntl11   VIC-&gt;vectCntl11 </span><span class="comment">/* Vector Control 11 Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00466"></a><span class="lineno"><a class="line" href="LPC21xx_8h.html#afb76fc13097f1af464cf7331d65f47d1">  466</a></span>&#160;<span class="preprocessor">#define VICVectCntl12   VIC-&gt;vectCntl12 </span><span class="comment">/* Vector Control 12 Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00467"></a><span class="lineno"><a class="line" href="LPC21xx_8h.html#a580f2266da12ca1dde894210d889aa9c">  467</a></span>&#160;<span class="preprocessor">#define VICVectCntl13   VIC-&gt;vectCntl13 </span><span class="comment">/* Vector Control 13 Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00468"></a><span class="lineno"><a class="line" href="LPC21xx_8h.html#a60b77dd5c21c12eac25a4499c0e24a12">  468</a></span>&#160;<span class="preprocessor">#define VICVectCntl14   VIC-&gt;vectCntl14 </span><span class="comment">/* Vector Control 14 Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00469"></a><span class="lineno"><a class="line" href="LPC21xx_8h.html#a2a928833f763b758dd09edabc7982bc5">  469</a></span>&#160;<span class="preprocessor">#define VICVectCntl15   VIC-&gt;vectCntl15 </span><span class="comment">/* Vector Control 15 Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00470"></a><span class="lineno">  470</span>&#160; </div>
<div class="line"><a name="l00471"></a><span class="lineno">  471</span>&#160; </div>
<div class="line"><a name="l00473"></a><span class="lineno">  473</span>&#160;<span class="comment">// CAN controllers</span></div>
<div class="line"><a name="l00474"></a><span class="lineno">  474</span>&#160; </div>
<div class="line"><a name="l00475"></a><span class="lineno">  475</span>&#160; </div>
<div class="line"><a name="l00476"></a><span class="lineno"><a class="line" href="LPC21xx_8h.html#aae354b5db123dee681d99b30894bd499">  476</a></span>&#160;<span class="preprocessor">#define CAN_CENTRAL       ((can_central_Regs_t *)0xE0040000)</span></div>
<div class="line"><a name="l00477"></a><span class="lineno"><a class="line" href="LPC21xx_8h.html#a8d834886403695ef36d8fb529a0432c2">  477</a></span>&#160;<span class="preprocessor">#define CANTxSR CAN_CENTRAL-&gt;tx_sr </span><span class="comment">/* CAN Central Transmit Status Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00478"></a><span class="lineno"><a class="line" href="LPC21xx_8h.html#a505ff7bc2a83d655094aa3aff8b261ad">  478</a></span>&#160;<span class="preprocessor">#define CANRxSR CAN_CENTRAL-&gt;rx_sr </span><span class="comment">/* CAN Central Receive Status Register  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00479"></a><span class="lineno"><a class="line" href="LPC21xx_8h.html#a99e74dd1dd5f4be780b78777d9c4f0d1">  479</a></span>&#160;<span class="preprocessor">#define CANMSR  CAN_CENTRAL-&gt;m_sr  </span><span class="comment">/* CAN Central Miscellanous Register    */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00480"></a><span class="lineno">  480</span>&#160; </div>
<div class="line"><a name="l00481"></a><span class="lineno"><a class="line" href="LPC21xx_8h.html#a3fd766c549f965f565a748600a52fe3b">  481</a></span>&#160;<span class="preprocessor">#define CAN_ACCEPT       ((can_accept_Regs_t *)0xE003C000)</span></div>
<div class="line"><a name="l00482"></a><span class="lineno"><a class="line" href="LPC21xx_8h.html#adef024a8d06f520ceaddca4cc9acad61">  482</a></span>&#160;<span class="preprocessor">#define AFMR CAN_ACCEPT-&gt;afmr      </span><span class="comment">/* Acceptance Filter Register           */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00483"></a><span class="lineno">  483</span>&#160; </div>
<div class="line"><a name="l00484"></a><span class="lineno"><a class="line" href="LPC21xx_8h.html#a4964ecb6a5c689aaf8ee2832b8093aac">  484</a></span>&#160;<span class="preprocessor">#define CAN1             ((can_Regs_t *)0xE0044000)</span></div>
<div class="line"><a name="l00485"></a><span class="lineno"><a class="line" href="LPC21xx_8h.html#a430f4bc50a31de5780f90ea817d33d77">  485</a></span>&#160;<span class="preprocessor">#define C1MOD   CAN1-&gt;can_mod      </span><span class="comment">/* */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00486"></a><span class="lineno"><a class="line" href="LPC21xx_8h.html#ade8305b80395df86443cecff130c92c7">  486</a></span>&#160;<span class="preprocessor">#define C1CMR   CAN1-&gt;can_cmr      </span><span class="comment">/* */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00487"></a><span class="lineno"><a class="line" href="LPC21xx_8h.html#a02b36147f61e6ba28f1050f9803715b6">  487</a></span>&#160;<span class="preprocessor">#define C1GSR   CAN1-&gt;can_gsr      </span><span class="comment">/* */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00488"></a><span class="lineno"><a class="line" href="LPC21xx_8h.html#ac2b6d12ed38f2d5a40b40b72088f85e2">  488</a></span>&#160;<span class="preprocessor">#define C1ICR   CAN1-&gt;can_icr</span></div>
<div class="line"><a name="l00489"></a><span class="lineno"><a class="line" href="LPC21xx_8h.html#a0234c21412aa2c4e11c8c8fa3a58e359">  489</a></span>&#160;<span class="preprocessor">#define C1IER   CAN1-&gt;can_ier</span></div>
<div class="line"><a name="l00490"></a><span class="lineno"><a class="line" href="LPC21xx_8h.html#aea975464d07f30d01bbac7b7e88ea62e">  490</a></span>&#160;<span class="preprocessor">#define C1BTR   CAN1-&gt;can_btr</span></div>
<div class="line"><a name="l00491"></a><span class="lineno"><a class="line" href="LPC21xx_8h.html#ac2243e068d7ddf64bb4de9780e8c1564">  491</a></span>&#160;<span class="preprocessor">#define C1EWL   CAN1-&gt;can_ewl</span></div>
<div class="line"><a name="l00492"></a><span class="lineno"><a class="line" href="LPC21xx_8h.html#a69bfa7e12ff9a316e3aeb958eab31113">  492</a></span>&#160;<span class="preprocessor">#define C1SR    CAN1-&gt;can_sr</span></div>
<div class="line"><a name="l00493"></a><span class="lineno"><a class="line" href="LPC21xx_8h.html#a49775ae43654f9d29b193e15c74ac527">  493</a></span>&#160;<span class="preprocessor">#define C1RFS   CAN1-&gt;can_rfs</span></div>
<div class="line"><a name="l00494"></a><span class="lineno"><a class="line" href="LPC21xx_8h.html#a0ff1a473ebfd56e823b73e2b458f6161">  494</a></span>&#160;<span class="preprocessor">#define C1RID   CAN1-&gt;can_rid</span></div>
<div class="line"><a name="l00495"></a><span class="lineno"><a class="line" href="LPC21xx_8h.html#a24f4474fa430cc5efe6100ede95bb06f">  495</a></span>&#160;<span class="preprocessor">#define C1RDA   CAN1-&gt;can_rda</span></div>
<div class="line"><a name="l00496"></a><span class="lineno"><a class="line" href="LPC21xx_8h.html#a9eecc3f893c3d60b0412648edcc06c3d">  496</a></span>&#160;<span class="preprocessor">#define C1RDB   CAN1-&gt;can_rdb</span></div>
<div class="line"><a name="l00497"></a><span class="lineno"><a class="line" href="LPC21xx_8h.html#af4a37703c08b69b8257da0d2d1335ff9">  497</a></span>&#160;<span class="preprocessor">#define C1TFI1  CAN1-&gt;can_tfi1</span></div>
<div class="line"><a name="l00498"></a><span class="lineno"><a class="line" href="LPC21xx_8h.html#a4d7ce1cd543e6ff5e68fb8f92d0ebc57">  498</a></span>&#160;<span class="preprocessor">#define C1TID1  CAN1-&gt;can_tid1</span></div>
<div class="line"><a name="l00499"></a><span class="lineno"><a class="line" href="LPC21xx_8h.html#ac6067fd0a8cadb5307ed3d56b582fdef">  499</a></span>&#160;<span class="preprocessor">#define C1TDA1  CAN1-&gt;can_tda1</span></div>
<div class="line"><a name="l00500"></a><span class="lineno"><a class="line" href="LPC21xx_8h.html#a787adca9dc34ecc5b34124a81a370cdb">  500</a></span>&#160;<span class="preprocessor">#define C1TDB1  CAN1-&gt;can_tdb1</span></div>
<div class="line"><a name="l00501"></a><span class="lineno"><a class="line" href="LPC21xx_8h.html#ab4dcb6edc3c3d4ba28f40f9d11aa6385">  501</a></span>&#160;<span class="preprocessor">#define C1TFI2  CAN1-&gt;can_tfi2</span></div>
<div class="line"><a name="l00502"></a><span class="lineno"><a class="line" href="LPC21xx_8h.html#a080730487e76f8c7dc78bf5fccb76069">  502</a></span>&#160;<span class="preprocessor">#define C1TID2  CAN1-&gt;can_tid2</span></div>
<div class="line"><a name="l00503"></a><span class="lineno"><a class="line" href="LPC21xx_8h.html#a65d0239d7ff9cf22fcd2eb65b72d6e7d">  503</a></span>&#160;<span class="preprocessor">#define C1TDA2  CAN1-&gt;can_tda2</span></div>
<div class="line"><a name="l00504"></a><span class="lineno"><a class="line" href="LPC21xx_8h.html#a174e2c6c951246931d23bc7f855243c2">  504</a></span>&#160;<span class="preprocessor">#define C1TDB2  CAN1-&gt;can_tdb2</span></div>
<div class="line"><a name="l00505"></a><span class="lineno"><a class="line" href="LPC21xx_8h.html#a38b7212b00988b053a9fce4fffd76fba">  505</a></span>&#160;<span class="preprocessor">#define C1TFI3  CAN1-&gt;can_tfi3</span></div>
<div class="line"><a name="l00506"></a><span class="lineno"><a class="line" href="LPC21xx_8h.html#a72b5c99da450f6527427fefdb335b8d9">  506</a></span>&#160;<span class="preprocessor">#define C1TID3  CAN1-&gt;can_tid3</span></div>
<div class="line"><a name="l00507"></a><span class="lineno"><a class="line" href="LPC21xx_8h.html#a8ebdccd465b2ab8a1cc2882030ca52d0">  507</a></span>&#160;<span class="preprocessor">#define C1TDA3  CAN1-&gt;can_tda3</span></div>
<div class="line"><a name="l00508"></a><span class="lineno"><a class="line" href="LPC21xx_8h.html#a532f9ca3468d92c18501c80c24e2a57e">  508</a></span>&#160;<span class="preprocessor">#define C1TDB3  CAN1-&gt;can_tdb3</span></div>
<div class="line"><a name="l00509"></a><span class="lineno">  509</span>&#160; </div>
<div class="line"><a name="l00510"></a><span class="lineno"><a class="line" href="LPC21xx_8h.html#ac5e4c86ed487dc91418b156e24808033">  510</a></span>&#160;<span class="preprocessor">#define CAN2             ((can_Regs_t *)0xE0048000)</span></div>
<div class="line"><a name="l00511"></a><span class="lineno"><a class="line" href="LPC21xx_8h.html#a512a49d517c157f5240390b9756b93ab">  511</a></span>&#160;<span class="preprocessor">#define C2MOD   CAN2-&gt;can_mod      </span><span class="comment">/* */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00512"></a><span class="lineno"><a class="line" href="LPC21xx_8h.html#ae21a6816d5444158694885f7f15413e2">  512</a></span>&#160;<span class="preprocessor">#define C2CMR   CAN2-&gt;can_cmr      </span><span class="comment">/* */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00513"></a><span class="lineno"><a class="line" href="LPC21xx_8h.html#a31fe656f45a055bb179c2468b159ee36">  513</a></span>&#160;<span class="preprocessor">#define C2GSR   CAN2-&gt;can_gsr      </span><span class="comment">/* */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00514"></a><span class="lineno"><a class="line" href="LPC21xx_8h.html#a34780aa18195a7cb6d8b911793e608d7">  514</a></span>&#160;<span class="preprocessor">#define C2ICR   CAN2-&gt;can_icr</span></div>
<div class="line"><a name="l00515"></a><span class="lineno"><a class="line" href="LPC21xx_8h.html#a6aa90cf640a8d646de0dc22feb9f8587">  515</a></span>&#160;<span class="preprocessor">#define C2IER   CAN2-&gt;can_ier</span></div>
<div class="line"><a name="l00516"></a><span class="lineno"><a class="line" href="LPC21xx_8h.html#ac44b9b6397ab3c9e4915fe6a6d1ace3b">  516</a></span>&#160;<span class="preprocessor">#define C2BTR   CAN2-&gt;can_btr</span></div>
<div class="line"><a name="l00517"></a><span class="lineno"><a class="line" href="LPC21xx_8h.html#a17c3ee0f8189a6df05279b5e79cb0d56">  517</a></span>&#160;<span class="preprocessor">#define C2EWL   CAN2-&gt;can_ewl</span></div>
<div class="line"><a name="l00518"></a><span class="lineno"><a class="line" href="LPC21xx_8h.html#ad0bb96c7aede7c820fb84bd35d40c111">  518</a></span>&#160;<span class="preprocessor">#define C2SR    CAN2-&gt;can_sr</span></div>
<div class="line"><a name="l00519"></a><span class="lineno"><a class="line" href="LPC21xx_8h.html#afa6c63d7f7585ea581008e1bd4c9b66e">  519</a></span>&#160;<span class="preprocessor">#define C2RFS   CAN2-&gt;can_rfs</span></div>
<div class="line"><a name="l00520"></a><span class="lineno"><a class="line" href="LPC21xx_8h.html#abe4139a89f2ee829e5b1e78aa99fed2e">  520</a></span>&#160;<span class="preprocessor">#define C2RID   CAN2-&gt;can_rid</span></div>
<div class="line"><a name="l00521"></a><span class="lineno"><a class="line" href="LPC21xx_8h.html#a5877057f77d7786cf63fe4666ec5ff81">  521</a></span>&#160;<span class="preprocessor">#define C2RDA   CAN2-&gt;can_rda</span></div>
<div class="line"><a name="l00522"></a><span class="lineno"><a class="line" href="LPC21xx_8h.html#a9b6872aaf6bbbca3f3ee084563108857">  522</a></span>&#160;<span class="preprocessor">#define C2RDB   CAN2-&gt;can_rdb</span></div>
<div class="line"><a name="l00523"></a><span class="lineno"><a class="line" href="LPC21xx_8h.html#a68d190b1e4f3776408b4c8f683e45c57">  523</a></span>&#160;<span class="preprocessor">#define C2TFI1  CAN2-&gt;can_tfi1</span></div>
<div class="line"><a name="l00524"></a><span class="lineno"><a class="line" href="LPC21xx_8h.html#ab9a482b22491b3039fc3f953908ed458">  524</a></span>&#160;<span class="preprocessor">#define C2TID1  CAN2-&gt;can_tid1</span></div>
<div class="line"><a name="l00525"></a><span class="lineno"><a class="line" href="LPC21xx_8h.html#ad4db00d5b6455c1757ad61c6b8e60519">  525</a></span>&#160;<span class="preprocessor">#define C2TDA1  CAN2-&gt;can_tda1</span></div>
<div class="line"><a name="l00526"></a><span class="lineno"><a class="line" href="LPC21xx_8h.html#a12588d4fba095bc74ca9934d47544abe">  526</a></span>&#160;<span class="preprocessor">#define C2TDB1  CAN2-&gt;can_tdb1</span></div>
<div class="line"><a name="l00527"></a><span class="lineno"><a class="line" href="LPC21xx_8h.html#aa57ad8de8fb5da7714350506b870757a">  527</a></span>&#160;<span class="preprocessor">#define C2TFI2  CAN2-&gt;can_tfi2</span></div>
<div class="line"><a name="l00528"></a><span class="lineno"><a class="line" href="LPC21xx_8h.html#a3cd9a1e1fa4f8d5aa97c1e6d295568d8">  528</a></span>&#160;<span class="preprocessor">#define C2TID2  CAN2-&gt;can_tid2</span></div>
<div class="line"><a name="l00529"></a><span class="lineno"><a class="line" href="LPC21xx_8h.html#a7f274aa6f8981d3481d829908395f57a">  529</a></span>&#160;<span class="preprocessor">#define C2TDA2  CAN2-&gt;can_tda2</span></div>
<div class="line"><a name="l00530"></a><span class="lineno"><a class="line" href="LPC21xx_8h.html#ab1a932d7755e25df9f22ef3d5963a7a3">  530</a></span>&#160;<span class="preprocessor">#define C2TDB2  CAN2-&gt;can_tdb2</span></div>
<div class="line"><a name="l00531"></a><span class="lineno"><a class="line" href="LPC21xx_8h.html#a4ae1ab0877055894a2b3fb33ddab7bbe">  531</a></span>&#160;<span class="preprocessor">#define C2TFI3  CAN2-&gt;can_tfi3</span></div>
<div class="line"><a name="l00532"></a><span class="lineno"><a class="line" href="LPC21xx_8h.html#a93ffdf84bc01aad5b4f3035581b0f111">  532</a></span>&#160;<span class="preprocessor">#define C2TID3  CAN2-&gt;can_tid3</span></div>
<div class="line"><a name="l00533"></a><span class="lineno"><a class="line" href="LPC21xx_8h.html#a0633a689708971ed99ef78fe7b9a066f">  533</a></span>&#160;<span class="preprocessor">#define C2TDA3  CAN2-&gt;can_tda3</span></div>
<div class="line"><a name="l00534"></a><span class="lineno"><a class="line" href="LPC21xx_8h.html#a2397d0646868d18c722844d3691b5ec0">  534</a></span>&#160;<span class="preprocessor">#define C2TDB3  CAN2-&gt;can_tdb3</span></div>
<div class="line"><a name="l00535"></a><span class="lineno">  535</span>&#160; </div>
<div class="line"><a name="l00536"></a><span class="lineno">  536</span>&#160; </div>
<div class="line"><a name="l00537"></a><span class="lineno">  537</span>&#160; </div>
<div class="line"><a name="l00538"></a><span class="lineno">  538</span>&#160;<span class="preprocessor">#endif</span></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<div class="ttc" id="alpcUART_8h_html"><div class="ttname"><a href="lpcUART_8h.html">lpcUART.h</a></div></div>
<div class="ttc" id="alpcPIN_8h_html"><div class="ttname"><a href="lpcPIN_8h.html">lpcPIN.h</a></div></div>
<div class="ttc" id="alpcTMR_8h_html"><div class="ttname"><a href="lpcTMR_8h.html">lpcTMR.h</a></div></div>
<div class="ttc" id="alpcGPIO_8h_html"><div class="ttname"><a href="lpcGPIO_8h.html">lpcGPIO.h</a></div></div>
<div class="ttc" id="alpcWD_8h_html"><div class="ttname"><a href="lpcWD_8h.html">lpcWD.h</a></div></div>
<div class="ttc" id="alpcVIC_8h_html"><div class="ttname"><a href="lpcVIC_8h.html">lpcVIC.h</a></div></div>
<div class="ttc" id="alpcI2C_8h_html"><div class="ttname"><a href="lpcI2C_8h.html">lpcI2C.h</a></div></div>
<div class="ttc" id="alpcADC_8h_html"><div class="ttname"><a href="lpcADC_8h.html">lpcADC.h</a></div></div>
<div class="ttc" id="alpcSCB_8h_html"><div class="ttname"><a href="lpcSCB_8h.html">lpcSCB.h</a></div></div>
<div class="ttc" id="alpcCAN_8h_html"><div class="ttname"><a href="lpcCAN_8h.html">lpcCAN.h</a></div></div>
<div class="ttc" id="alpcRTC_8h_html"><div class="ttname"><a href="lpcRTC_8h.html">lpcRTC.h</a></div></div>
<div class="ttc" id="alpcSPI_8h_html"><div class="ttname"><a href="lpcSPI_8h.html">lpcSPI.h</a></div></div>
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_01fcd3835fb4e7d9331b722d86291b65.html">sw</a></li><li class="navelem"><a class="el" href="dir_5e9153041680afc3c016fd52fa730b56.html">airborne</a></li><li class="navelem"><a class="el" href="dir_fc6475eb39ea0144fb6697b809fd11a9.html">arch</a></li><li class="navelem"><a class="el" href="dir_3f7617cb4a5e4fe5cc816b7b3bbdea3a.html">lpc21</a></li><li class="navelem"><a class="el" href="dir_106454a90d735ea8e812bb75c22c615b.html">include</a></li><li class="navelem"><a class="el" href="LPC21xx_8h.html">LPC21xx.h</a></li>
    <li class="footer">Generated on Tue Feb 1 2022 13:51:12 for Paparazzi UAS by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.17 </li>
  </ul>
</div>
</body>
</html>
