/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire [10:0] _04_;
  wire [7:0] _05_;
  wire [8:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [12:0] celloutsig_0_11z;
  wire [10:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [2:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire [2:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire [6:0] celloutsig_0_27z;
  wire [2:0] celloutsig_0_29z;
  wire celloutsig_0_30z;
  wire [7:0] celloutsig_0_37z;
  wire [6:0] celloutsig_0_38z;
  wire celloutsig_0_3z;
  wire celloutsig_0_40z;
  wire celloutsig_0_42z;
  wire celloutsig_0_44z;
  reg [14:0] celloutsig_0_45z;
  wire [3:0] celloutsig_0_47z;
  wire celloutsig_0_4z;
  wire celloutsig_0_50z;
  wire [8:0] celloutsig_0_53z;
  wire [9:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [13:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [10:0] celloutsig_0_96z;
  wire celloutsig_0_97z;
  wire [6:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [17:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_13z;
  wire celloutsig_1_15z;
  wire celloutsig_1_17z;
  wire [2:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [24:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [5:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [20:0] celloutsig_1_9z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_0z = !(in_data[175] ? in_data[109] : in_data[117]);
  assign celloutsig_1_15z = !(celloutsig_1_8z ? celloutsig_1_11z : celloutsig_1_2z);
  assign celloutsig_0_3z = ~in_data[84];
  assign celloutsig_1_2z = ~celloutsig_1_0z;
  assign celloutsig_1_3z = ~celloutsig_1_1z;
  assign celloutsig_0_16z = ~in_data[12];
  assign celloutsig_0_19z = ~in_data[7];
  assign celloutsig_0_20z = ~celloutsig_0_11z[7];
  assign celloutsig_0_25z = ~celloutsig_0_17z[0];
  assign celloutsig_0_40z = ~((celloutsig_0_23z | celloutsig_0_1z[1]) & (celloutsig_0_19z | celloutsig_0_20z));
  assign celloutsig_0_4z = ~((celloutsig_0_0z[1] | in_data[5]) & (celloutsig_0_0z[6] | celloutsig_0_0z[3]));
  assign celloutsig_1_1z = ~((in_data[152] | in_data[188]) & (in_data[112] | celloutsig_1_0z));
  assign celloutsig_1_6z = ~((in_data[145] | celloutsig_1_4z[4]) & (celloutsig_1_2z | celloutsig_1_3z));
  assign celloutsig_1_8z = ~((celloutsig_1_7z[4] | in_data[127]) & (celloutsig_1_4z[2] | celloutsig_1_7z[3]));
  assign celloutsig_0_30z = ~((celloutsig_0_26z | celloutsig_0_25z) & (_03_ | celloutsig_0_24z));
  assign celloutsig_0_42z = ~(celloutsig_0_27z[1] ^ celloutsig_0_24z);
  assign celloutsig_0_50z = ~(celloutsig_0_45z[0] ^ celloutsig_0_18z);
  assign celloutsig_0_8z = ~(celloutsig_0_5z[9] ^ celloutsig_0_7z[7]);
  assign celloutsig_0_97z = ~(celloutsig_0_40z ^ in_data[42]);
  assign celloutsig_0_15z = ~(celloutsig_0_0z[4] ^ celloutsig_0_5z[4]);
  assign celloutsig_0_18z = ~(celloutsig_0_17z[2] ^ celloutsig_0_13z);
  assign celloutsig_0_22z = ~(celloutsig_0_6z ^ celloutsig_0_15z);
  assign celloutsig_0_23z = ~(celloutsig_0_8z ^ celloutsig_0_21z);
  assign celloutsig_0_24z = ~(celloutsig_0_10z ^ in_data[14]);
  assign celloutsig_0_0z = in_data[19:11] + in_data[42:34];
  assign celloutsig_0_38z = { celloutsig_0_23z, celloutsig_0_1z, celloutsig_0_26z, celloutsig_0_20z, celloutsig_0_30z } + { celloutsig_0_7z[11:8], celloutsig_0_17z };
  assign celloutsig_0_7z = in_data[27:14] + in_data[36:23];
  assign celloutsig_0_96z = { _04_[10:7], _01_, _04_[5], _02_, _04_[3:1], celloutsig_0_10z } + { celloutsig_0_23z, celloutsig_0_53z, celloutsig_0_3z };
  assign celloutsig_1_4z = in_data[188:164] + { in_data[172:153], celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_1z };
  assign celloutsig_1_9z = { in_data[185:166], celloutsig_1_3z } + { celloutsig_1_7z[3:0], celloutsig_1_8z, celloutsig_1_7z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_6z, celloutsig_1_1z, celloutsig_1_7z };
  assign celloutsig_1_10z = { in_data[165:153], celloutsig_1_6z, celloutsig_1_8z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_6z } + { celloutsig_1_9z[7:4], celloutsig_1_8z, celloutsig_1_6z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_6z, celloutsig_1_7z, celloutsig_1_0z, celloutsig_1_8z };
  assign celloutsig_0_12z = { celloutsig_0_4z, celloutsig_0_8z, celloutsig_0_9z, celloutsig_0_3z, celloutsig_0_8z } + { celloutsig_0_7z[11:2], celloutsig_0_4z };
  reg [10:0] _38_;
  always_ff @(negedge celloutsig_1_19z, negedge clkin_data[32])
    if (!clkin_data[32]) _38_ <= 11'h000;
    else _38_ <= { celloutsig_0_29z[1], celloutsig_0_9z, celloutsig_0_15z, celloutsig_0_19z, celloutsig_0_21z };
  assign { _04_[10:7], _01_, _04_[5], _02_, _04_[3:1], _00_ } = _38_;
  reg [7:0] _39_;
  always_ff @(posedge clkin_data[0], negedge clkin_data[32])
    if (!clkin_data[32]) _39_ <= 8'h00;
    else _39_ <= celloutsig_0_0z[8:1];
  assign { _05_[7:4], _03_, _05_[2:0] } = _39_;
  assign celloutsig_0_44z = celloutsig_0_12z[9:3] || { celloutsig_0_38z[5:0], celloutsig_0_22z };
  assign celloutsig_0_6z = { celloutsig_0_5z[8], celloutsig_0_3z, celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_0z } || in_data[90:68];
  assign celloutsig_1_5z = { in_data[144:143], celloutsig_1_0z } || in_data[102:100];
  assign celloutsig_1_11z = in_data[142:139] || celloutsig_1_7z[4:1];
  assign celloutsig_1_13z = { celloutsig_1_10z[12:5], celloutsig_1_6z, celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_2z } || { celloutsig_1_9z[15:5], celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_0_13z = { celloutsig_0_1z[0], celloutsig_0_10z, celloutsig_0_8z } || { celloutsig_0_11z[9], celloutsig_0_10z, celloutsig_0_8z };
  assign celloutsig_0_10z = celloutsig_0_5z[2] & celloutsig_0_1z[0];
  assign celloutsig_1_17z = celloutsig_1_15z & in_data[107];
  assign celloutsig_1_19z = celloutsig_1_7z[3] & celloutsig_1_4z[0];
  assign celloutsig_0_14z = celloutsig_0_9z[5] & celloutsig_0_9z[1];
  assign celloutsig_0_21z = celloutsig_0_10z & celloutsig_0_4z;
  assign celloutsig_0_26z = celloutsig_0_20z & celloutsig_0_1z[2];
  assign celloutsig_0_37z = { celloutsig_0_0z[6:5], celloutsig_0_17z, celloutsig_0_1z } <<< { celloutsig_0_0z[7:4], celloutsig_0_8z, celloutsig_0_17z };
  assign celloutsig_0_47z = { celloutsig_0_12z[9:8], celloutsig_0_44z, celloutsig_0_44z } <<< { celloutsig_0_12z[6], celloutsig_0_42z, celloutsig_0_40z, celloutsig_0_24z };
  assign celloutsig_0_53z = { celloutsig_0_38z[5:4], celloutsig_0_15z, celloutsig_0_47z, celloutsig_0_18z, celloutsig_0_18z } <<< { celloutsig_0_0z[8:2], celloutsig_0_50z, celloutsig_0_42z };
  assign celloutsig_0_5z = in_data[75:66] <<< { _05_[6:4], _03_, _05_[2:1], celloutsig_0_1z, celloutsig_0_4z };
  assign celloutsig_0_9z = celloutsig_0_5z[6:0] <<< { celloutsig_0_5z[4:0], celloutsig_0_8z, celloutsig_0_3z };
  assign celloutsig_1_7z = { in_data[105:102], celloutsig_1_5z, celloutsig_1_6z } <<< { celloutsig_1_4z[6:4], celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_6z };
  assign celloutsig_0_11z = { in_data[14:13], _05_[7:4], _03_, _05_[2:0], celloutsig_0_4z, celloutsig_0_8z, celloutsig_0_3z } <<< { celloutsig_0_5z[9:1], celloutsig_0_6z, celloutsig_0_1z };
  assign celloutsig_1_18z = { celloutsig_1_3z, celloutsig_1_11z, celloutsig_1_15z } <<< { celloutsig_1_13z, celloutsig_1_17z, celloutsig_1_2z };
  assign celloutsig_0_1z = celloutsig_0_0z[5:3] <<< in_data[48:46];
  assign celloutsig_0_17z = celloutsig_0_0z[3:1] <<< { celloutsig_0_10z, celloutsig_0_13z, celloutsig_0_10z };
  assign celloutsig_0_27z = { _05_[4], _03_, _05_[2:1], celloutsig_0_22z, celloutsig_0_14z, celloutsig_0_16z } <<< { celloutsig_0_5z[8:3], celloutsig_0_20z };
  assign celloutsig_0_29z = { celloutsig_0_0z[1], celloutsig_0_8z, celloutsig_0_3z } <<< { celloutsig_0_3z, celloutsig_0_23z, celloutsig_0_14z };
  always_latch
    if (clkin_data[32]) celloutsig_0_45z = 15'h0000;
    else if (!clkin_data[96]) celloutsig_0_45z = { celloutsig_0_5z[7:1], celloutsig_0_37z };
  assign { _04_[6], _04_[4], _04_[0] } = { _01_, _02_, celloutsig_0_10z };
  assign _05_[3] = _03_;
  assign { out_data[130:128], out_data[96], out_data[42:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_96z, celloutsig_0_97z };
endmodule
