Return-Path: <qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org>
X-Original-To: lists+qemu-devel@lfdr.de
Delivered-To: lists+qemu-devel@lfdr.de
Received: from lists.gnu.org (lists.gnu.org [209.51.188.17])
	by mail.lfdr.de (Postfix) with ESMTPS id 7FED516B695
	for <lists+qemu-devel@lfdr.de>; Tue, 25 Feb 2020 01:17:38 +0100 (CET)
Received: from localhost ([::1]:46476 helo=lists1p.gnu.org)
	by lists.gnu.org with esmtp (Exim 4.90_1)
	(envelope-from <qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org>)
	id 1j6Nur-0007sY-Jg
	for lists+qemu-devel@lfdr.de; Mon, 24 Feb 2020 19:17:37 -0500
Received: from eggs.gnu.org ([2001:470:142:3::10]:51494)
 by lists.gnu.org with esmtp (Exim 4.90_1)
 (envelope-from <dgibson@ozlabs.org>) id 1j6Nu0-0007QX-Qy
 for qemu-devel@nongnu.org; Mon, 24 Feb 2020 19:16:47 -0500
Received: from Debian-exim by eggs.gnu.org with spam-scanned (Exim 4.71)
 (envelope-from <dgibson@ozlabs.org>) id 1j6Nty-0003Ch-BC
 for qemu-devel@nongnu.org; Mon, 24 Feb 2020 19:16:44 -0500
Received: from ozlabs.org ([203.11.71.1]:45995)
 by eggs.gnu.org with esmtps (TLS1.0:DHE_RSA_AES_256_CBC_SHA1:32)
 (Exim 4.71) (envelope-from <dgibson@ozlabs.org>)
 id 1j6Ntw-000389-0Z; Mon, 24 Feb 2020 19:16:41 -0500
Received: by ozlabs.org (Postfix, from userid 1007)
 id 48RKH73jC0z9sPk; Tue, 25 Feb 2020 11:16:35 +1100 (AEDT)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple;
 d=gibson.dropbear.id.au; s=201602; t=1582589795;
 bh=Lic4duJHgMwwwMnb+0ihHuQeo+JLKZYSCq5TVAsi5tc=;
 h=Date:From:To:Cc:Subject:References:In-Reply-To:From;
 b=lV5ms+NdbVTXzIJPaoUiQ9gVQkDWJM6jbdnNGPWpXjZNdn9TTzszAxRS4bLuL4fxb
 lh2JZe9YWI1VviNQh0/EtbHd14vyj9fAeGye07urgy0gf1quiLslpwes5mgg/ivnBt
 JqtTJxU31uHCHCN0Oy3+WovJjUgiEk0ykRbwHecI=
Date: Tue, 25 Feb 2020 10:44:28 +1100
From: David Gibson <david@gibson.dropbear.id.au>
To: Greg Kurz <groug@kaod.org>
Subject: Re: [PATCH] spapr: Rework hash<->radix transitions at CAS
Message-ID: <20200224234428.GA41629@umbus.fritz.box>
References: <158160831807.3339719.7059822505220975954.stgit@bahia.lan>
 <20200213222835.GG124369@umbus.fritz.box>
 <20200214191900.7e4f91fc@bahia.lan>
 <20200218232105.GG1764@umbus.fritz.box>
 <20200224121827.59f85580@bahia.home>
MIME-Version: 1.0
Content-Type: multipart/signed; micalg=pgp-sha256;
 protocol="application/pgp-signature"; boundary="ZGiS0Q5IWpPtfppv"
Content-Disposition: inline
In-Reply-To: <20200224121827.59f85580@bahia.home>
X-detected-operating-system: by eggs.gnu.org: GNU/Linux 2.2.x-3.x [generic]
 [fuzzy]
X-Received-From: 203.11.71.1
X-BeenThere: qemu-devel@nongnu.org
X-Mailman-Version: 2.1.23
Precedence: list
List-Id: <qemu-devel.nongnu.org>
List-Unsubscribe: <https://lists.nongnu.org/mailman/options/qemu-devel>,
 <mailto:qemu-devel-request@nongnu.org?subject=unsubscribe>
List-Archive: <https://lists.nongnu.org/archive/html/qemu-devel>
List-Post: <mailto:qemu-devel@nongnu.org>
List-Help: <mailto:qemu-devel-request@nongnu.org?subject=help>
List-Subscribe: <https://lists.nongnu.org/mailman/listinfo/qemu-devel>,
 <mailto:qemu-devel-request@nongnu.org?subject=subscribe>
Cc: Alexey Kardashevskiy <aik@ozlabs.ru>, Laurent Vivier <lvivier@redhat.com>,
 qemu-ppc@nongnu.org, qemu-devel@nongnu.org
Errors-To: qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org
Sender: "Qemu-devel" <qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org>


--ZGiS0Q5IWpPtfppv
Content-Type: text/plain; charset=us-ascii
Content-Disposition: inline
Content-Transfer-Encoding: quoted-printable

On Mon, Feb 24, 2020 at 12:18:27PM +0100, Greg Kurz wrote:
> On Wed, 19 Feb 2020 10:21:05 +1100
> David Gibson <david@gibson.dropbear.id.au> wrote:
>=20
> > On Fri, Feb 14, 2020 at 07:19:00PM +0100, Greg Kurz wrote:
> > > On Fri, 14 Feb 2020 09:28:35 +1100
> > > David Gibson <david@gibson.dropbear.id.au> wrote:
> > >=20
> > > > On Thu, Feb 13, 2020 at 04:38:38PM +0100, Greg Kurz wrote:
> > > > > Until the CAS negotiation is over, an HPT can be allocated on thr=
ee
> > > > > different paths:
> > > > >=20
> > > > > 1) during machine reset if the host doesn't support radix,
> > > > >=20
> > > > > 2) during CAS if the guest wants hash and doesn't support HPT res=
izing,
> > > > >    in which case we pre-emptively resize the HPT to accomodate ma=
xram,
> > > > >=20
> > > > > 3) during CAS if no CAS reboot was requested, the guest wants has=
h but
> > > > >    we're currently configured for radix.
> > > > >=20
> > > > > Depending on the various combinations of host or guest MMU suppor=
t,
> > > > > HPT resizing guest support and the possibility of a CAS reboot, it
> > > > > is quite hard to know which of these allocates the HPT that will
> > > > > be ultimately used by the guest that wants to do hash. Also, some=
 of
> > > > > them have bugs:
> > > > >=20
> > > > > - 2) calls spapr_reallocate_hpt() instead of spapr_setup_hpt_and_=
vrma()
> > > > >   and thus doesn't update the VRMA size, even though we've just e=
xtended
> > > > >   the HPT. Not sure what issues this can cause,
> > > > >=20
> > > > > - 3) doesn't check for HPT resizing support and will always alloc=
ate a
> > > > >   small HPT based on the initial RAM size. This caps the total am=
ount of
> > > > >   RAM the guest can see, especially if maxram is much higher than=
 the
> > > > >   initial ram.
> > > > >=20
> > > > > We only support guests that do CAS and we already assume that the=
 HPT
> > > > > isn't being used when we do the pre-emptive resizing at CAS. It t=
hus
> > > > > seems reasonable to only allocate the HPT at the end of CAS, when=
 no
> > > > > CAS reboot was requested.
> > > > >=20
> > > > > Consolidate the logic so that we only create the HPT during 3), i=
e.
> > > > > when we're done with the CAS reboot cycles, and ensure HPT resizi=
ng
> > > > > is taken into account. This fixes the radix->hash transition for
> > > > > all cases.
> > > >=20
> > > > Uh.. I'm pretty sure this can't work for KVM on a POWER8 host.  We
> > > > need the HPT at all times there, or there's nowhere to put VRMA
> > > > entries, so we can't run even in real mode.
> > > >=20
> > >=20
> > > Well it happens to be working anyway because KVM automatically
> > > creates an HPT (default size 16MB) in kvmppc_hv_setup_htab_rma()
> > > if QEMU didn't do so already... Would a comment to emphasize this
> > > be enough or do you prefer I don't drop the HPT allocation currently
> > > performed at machine reset ?
> >=20
> > Relying on the automatic allocation is not a good idea.  With host
> > kernels before HPT resizing, once that automatic allocation happens,
> > we can't change the HPT size *at all*, even with a reset or CAS.
> >=20
>=20
> Ah ok I see. With these older host kernels, we need QEMU to allocate the
> HPT to fit ms->maxram_size, which KVM doesn't know about, or we'll have
> troubles with VMs that would need a bigger HPT.

Exactly.

> And I guess we want to
> support bigger VMs with pre-4.11 host kernels.

Well, with the usual sizing rules, a 16MiB HPT only supports a 2GiB
guest, so it doesn't have to be a particularly large VM to trip this.

>=20
> > So, yes, the current code is annoyingly complex, but it's that way for
> > a reason.
> >=20
>=20
> My motivation here is to get rid of CAS reboot... it definitely needs more
> thinking on my side.

Yeah, I think so.

>=20
> > > > > The guest can theoretically call CAS several times, without a CAS
> > > > > reboot in between. Linux guests don't do that, but better safe th=
an
> > > > > sorry, let's ensure we can also handle the symmetrical hash->radix
> > > > > transition correctly: free the HPT and set the GR bit in PATE.
> > > > > An helper is introduced for the latter since this is already what
> > > > > we do during machine reset when going for radix.
> > > > >=20
> > > > > As a bonus, this removes one user of spapr->cas_reboot, which we
> > > > > want to get rid of in the future.
> > > > >=20
> > > > > Signed-off-by: Greg Kurz <groug@kaod.org>
> > > > > ---
> > > > >  hw/ppc/spapr.c         |   25 +++++++++++++++-----
> > > > >  hw/ppc/spapr_hcall.c   |   59 ++++++++++++++++++++--------------=
--------------
> > > > >  include/hw/ppc/spapr.h |    1 +
> > > > >  3 files changed, 44 insertions(+), 41 deletions(-)
> > > > >=20
> > > > > diff --git a/hw/ppc/spapr.c b/hw/ppc/spapr.c
> > > > > index 828e2cc1359a..88bc0e4e3ca1 100644
> > > > > --- a/hw/ppc/spapr.c
> > > > > +++ b/hw/ppc/spapr.c
> > > > > @@ -1573,9 +1573,19 @@ void spapr_setup_hpt_and_vrma(SpaprMachine=
State *spapr)
> > > > >  {
> > > > >      int hpt_shift;
> > > > > =20
> > > > > +    /*
> > > > > +     * HPT resizing is a bit of a special case, because when ena=
bled
> > > > > +     * we assume an HPT guest will support it until it says it
> > > > > +     * doesn't, instead of assuming it won't support it until it=
 says
> > > > > +     * it does.  Strictly speaking that approach could break for
> > > > > +     * guests which don't make a CAS call, but those are so old =
we
> > > > > +     * don't care about them.  Without that assumption we'd have=
 to
> > > > > +     * make at least a temporary allocation of an HPT sized for =
max
> > > > > +     * memory, which could be impossibly difficult under KVM HV =
if
> > > > > +     * maxram is large.
> > > > > +     */
> > > > >      if ((spapr->resize_hpt =3D=3D SPAPR_RESIZE_HPT_DISABLED)
> > > > > -        || (spapr->cas_reboot
> > > > > -            && !spapr_ovec_test(spapr->ov5_cas, OV5_HPT_RESIZE))=
) {
> > > > > +        || !spapr_ovec_test(spapr->ov5_cas, OV5_HPT_RESIZE)) {
> > > > >          hpt_shift =3D spapr_hpt_shift_for_ramsize(MACHINE(spapr)=
->maxram_size);
> > > > >      } else {
> > > > >          uint64_t current_ram_size;
> > > > > @@ -1604,6 +1614,12 @@ static int spapr_reset_drcs(Object *child,=
 void *opaque)
> > > > >      return 0;
> > > > >  }
> > > > > =20
> > > > > +void spapr_reset_patb_entry(SpaprMachineState *spapr)
> > > > > +{
> > > > > +    spapr->patb_entry =3D PATE1_GR;
> > > > > +    spapr_set_all_lpcrs(LPCR_HR | LPCR_UPRT, LPCR_HR | LPCR_UPRT=
);
> > > > > +}
> > > > > +
> > > > >  static void spapr_machine_reset(MachineState *machine)
> > > > >  {
> > > > >      SpaprMachineState *spapr =3D SPAPR_MACHINE(machine);
> > > > > @@ -1624,10 +1640,7 @@ static void spapr_machine_reset(MachineSta=
te *machine)
> > > > >           * without a HPT because KVM will start them in radix mo=
de.
> > > > >           * Set the GR bit in PATE so that we know there is no HP=
T.
> > > > >           */
> > > > > -        spapr->patb_entry =3D PATE1_GR;
> > > > > -        spapr_set_all_lpcrs(LPCR_HR | LPCR_UPRT, LPCR_HR | LPCR_=
UPRT);
> > > > > -    } else {
> > > > > -        spapr_setup_hpt_and_vrma(spapr);
> > > > > +        spapr_reset_patb_entry(spapr);
> > > > >      }
> > > > > =20
> > > > >      qemu_devices_reset();
> > > > > diff --git a/hw/ppc/spapr_hcall.c b/hw/ppc/spapr_hcall.c
> > > > > index b8bb66b5c0d4..57ddf0fa6d05 100644
> > > > > --- a/hw/ppc/spapr_hcall.c
> > > > > +++ b/hw/ppc/spapr_hcall.c
> > > > > @@ -1677,6 +1677,7 @@ static target_ulong h_client_architecture_s=
upport(PowerPCCPU *cpu,
> > > > >      bool raw_mode_supported =3D false;
> > > > >      bool guest_xive;
> > > > >      CPUState *cs;
> > > > > +    int maxshift =3D spapr_hpt_shift_for_ramsize(MACHINE(spapr)-=
>maxram_size);
> > > > > =20
> > > > >      /* CAS is supposed to be called early when only the boot vCP=
U is active. */
> > > > >      CPU_FOREACH(cs) {
> > > > > @@ -1739,36 +1740,6 @@ static target_ulong h_client_architecture_=
support(PowerPCCPU *cpu,
> > > > > =20
> > > > >      guest_xive =3D spapr_ovec_test(ov5_guest, OV5_XIVE_EXPLOIT);
> > > > > =20
> > > > > -    /*
> > > > > -     * HPT resizing is a bit of a special case, because when ena=
bled
> > > > > -     * we assume an HPT guest will support it until it says it
> > > > > -     * doesn't, instead of assuming it won't support it until it=
 says
> > > > > -     * it does.  Strictly speaking that approach could break for
> > > > > -     * guests which don't make a CAS call, but those are so old =
we
> > > > > -     * don't care about them.  Without that assumption we'd have=
 to
> > > > > -     * make at least a temporary allocation of an HPT sized for =
max
> > > > > -     * memory, which could be impossibly difficult under KVM HV =
if
> > > > > -     * maxram is large.
> > > > > -     */
> > > > > -    if (!guest_radix && !spapr_ovec_test(ov5_guest, OV5_HPT_RESI=
ZE)) {
> > > > > -        int maxshift =3D spapr_hpt_shift_for_ramsize(MACHINE(spa=
pr)->maxram_size);
> > > > > -
> > > > > -        if (spapr->resize_hpt =3D=3D SPAPR_RESIZE_HPT_REQUIRED) {
> > > > > -            error_report(
> > > > > -                "h_client_architecture_support: Guest doesn't su=
pport HPT resizing, but resize-hpt=3Drequired");
> > > > > -            exit(1);
> > > > > -        }
> > > > > -
> > > > > -        if (spapr->htab_shift < maxshift) {
> > > > > -            /* Guest doesn't know about HPT resizing, so we
> > > > > -             * pre-emptively resize for the maximum permitted RA=
M.  At
> > > > > -             * the point this is called, nothing should have been
> > > > > -             * entered into the existing HPT */
> > > > > -            spapr_reallocate_hpt(spapr, maxshift, &error_fatal);
> > > > > -            push_sregs_to_kvm_pr(spapr);
> > > > > -        }
> > > > > -    }
> > > > > -
> > > > >      /* NOTE: there are actually a number of ov5 bits where input=
 from the
> > > > >       * guest is always zero, and the platform/QEMU enables them =
independently
> > > > >       * of guest input. To model these properly we'd want some so=
rt of mask,
> > > > > @@ -1806,6 +1777,12 @@ static target_ulong h_client_architecture_=
support(PowerPCCPU *cpu,
> > > > >              error_report("Guest requested unavailable MMU mode (=
hash).");
> > > > >              exit(EXIT_FAILURE);
> > > > >          }
> > > > > +        if (spapr->resize_hpt =3D=3D SPAPR_RESIZE_HPT_REQUIRED &&
> > > > > +            !spapr_ovec_test(ov5_guest, OV5_HPT_RESIZE)) {
> > > > > +            error_report(
> > > > > +                "h_client_architecture_support: Guest doesn't su=
pport HPT resizing, but resize-hpt=3Drequired");
> > > > > +            exit(1);
> > > > > +        }
> > > > >      }
> > > > >      spapr->cas_pre_isa3_guest =3D !spapr_ovec_test(ov1_guest, OV=
1_PPC_3_00);
> > > > >      spapr_ovec_cleanup(ov1_guest);
> > > > > @@ -1838,11 +1815,23 @@ static target_ulong h_client_architecture=
_support(PowerPCCPU *cpu,
> > > > >          void *fdt;
> > > > >          SpaprDeviceTreeUpdateHeader hdr =3D { .version_id =3D 1 =
};
> > > > > =20
> > > > > -        /* If spapr_machine_reset() did not set up a HPT but one=
 is necessary
> > > > > -         * (because the guest isn't going to use radix) then set=
 it up here. */
> > > > > -        if ((spapr->patb_entry & PATE1_GR) && !guest_radix) {
> > > > > -            /* legacy hash or new hash: */
> > > > > -            spapr_setup_hpt_and_vrma(spapr);
> > > > > +        if (!guest_radix) {
> > > > > +            /*
> > > > > +             * Either spapr_machine_reset() did not set up a HPT=
 but one
> > > > > +             * is necessary (because the guest isn't going to us=
e radix),
> > > > > +             * or the guest doesn't know about HPT resizing and =
we need to
> > > > > +             * pre-emptively resize for the maximum permitted RA=
M. Set it
> > > > > +             * up here. At the point this is called, nothing sho=
uld have
> > > > > +             * been entered into the existing HPT.
> > > > > +             */
> > > > > +            if (spapr->patb_entry & PATE1_GR || spapr->htab_shif=
t < maxshift) {
> > > > > +                /* legacy hash or new hash: */
> > > > > +                spapr_setup_hpt_and_vrma(spapr);
> > > > > +                push_sregs_to_kvm_pr(spapr);
> > > > > +            }
> > > > > +        } else {
> > > > > +            spapr_free_hpt(spapr);
> > > > > +            spapr_reset_patb_entry(spapr);
> > > > >          }
> > > > > =20
> > > > >          if (fdt_bufsize < sizeof(hdr)) {
> > > > > diff --git a/include/hw/ppc/spapr.h b/include/hw/ppc/spapr.h
> > > > > index 09110961a589..9d88b5596481 100644
> > > > > --- a/include/hw/ppc/spapr.h
> > > > > +++ b/include/hw/ppc/spapr.h
> > > > > @@ -919,4 +919,5 @@ void spapr_check_pagesize(SpaprMachineState *=
spapr, hwaddr pagesize,
> > > > > =20
> > > > >  void spapr_set_all_lpcrs(target_ulong value, target_ulong mask);
> > > > >  hwaddr spapr_get_rtas_addr(void);
> > > > > +void spapr_reset_patb_entry(SpaprMachineState *spapr);
> > > > >  #endif /* HW_SPAPR_H */
> > > > >=20
> > > >=20
> > >=20
> >=20
> >=20
> >=20
>=20



--=20
David Gibson			| I'll have my music baroque, and my code
david AT gibson.dropbear.id.au	| minimalist, thank you.  NOT _the_ _other_
				| _way_ _around_!
http://www.ozlabs.org/~dgibson

--ZGiS0Q5IWpPtfppv
Content-Type: application/pgp-signature; name="signature.asc"

-----BEGIN PGP SIGNATURE-----

iQIzBAEBCAAdFiEEdfRlhq5hpmzETofcbDjKyiDZs5IFAl5UX9cACgkQbDjKyiDZ
s5I0lxAAqrRbsLNPksagIPi69BtcWH3M3/aDTQEn1/61G7qwPt0Nlx6Wn748Wl/x
iVP8de5oT8uqMuS6H73sW2AZ4fGXWFitaO4fT5TXhcR0phseZiE5KtImb2lG0HIJ
9DS6qLEX0Nd1vcuONbtMPqYuWZVE3La/e2KYldiEHiGD9x9iP12K7naJgEw5ej+P
PBO1YAPArJPWzG+u3dIFXgh8psjxCFLEaYBur2DKbHREomcxitXf3/yY+8uwRt3F
uBSVznoEqexuYfQScA2DVE7fRLnHO/Q1N5x6hYXOixfCRMd5mCT4/LDe5F3TeI16
JHIwehwq5fKWtaK5ubrpdKg3EIIOf7zTExWWcDifn+ftYVD/8I5+p6PugMC34mGB
K9G43+Iz8j6E6ybNYoHBeVpZxD0M2VJaes88plQ4exOIhV6ETAkT3EpqhEPWcmqF
WaHsnE7637f7fe+27jvaWA1NtLVAED9gwwUEZuZuMOjXLCPv7eSfcwbz8YHbjPBo
wcpiE1oK005+YByyS5Rnxt6MySYXE5ZaC2bmm4sZBehIldbiq5Lbb0pcdCgmLt+q
C+1qOif4wkZuUIzd4+0dyNzJFoC6tslJvi45kQxUvHH/cEClukiBjfHoWx4a8PD0
LshacCFaFDTaFmdh/0InodoV405i1RQ1tYGebm77aBFPCqNg8VE=
=ozc2
-----END PGP SIGNATURE-----

--ZGiS0Q5IWpPtfppv--

