Timing Analyzer report for fpga
Tue Jun  3 19:01:04 2025
Quartus Prime Version 24.1std.0 Build 1077 03/04/2025 SC Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'altpll_component|auto_generated|pll1|clk[1]'
 14. Slow 1200mV 85C Model Setup: 'altpll_component|auto_generated|pll1|clk[0]'
 15. Slow 1200mV 85C Model Setup: 'enet0_rx_clk_125m'
 16. Slow 1200mV 85C Model Setup: 'enet0_tx_clk_125m'
 17. Slow 1200mV 85C Model Setup: 'CLOCK_50'
 18. Slow 1200mV 85C Model Hold: 'altpll_component|auto_generated|pll1|clk[0]'
 19. Slow 1200mV 85C Model Hold: 'enet0_rx_clk_125m'
 20. Slow 1200mV 85C Model Hold: 'CLOCK_50'
 21. Slow 1200mV 85C Model Hold: 'enet0_tx_clk_125m'
 22. Slow 1200mV 85C Model Hold: 'altpll_component|auto_generated|pll1|clk[1]'
 23. Slow 1200mV 85C Model Recovery: 'altpll_component|auto_generated|pll1|clk[0]'
 24. Slow 1200mV 85C Model Recovery: 'CLOCK_50'
 25. Slow 1200mV 85C Model Removal: 'CLOCK_50'
 26. Slow 1200mV 85C Model Removal: 'altpll_component|auto_generated|pll1|clk[0]'
 27. Slow 1200mV 85C Model Metastability Summary
 28. Slow 1200mV 0C Model Fmax Summary
 29. Slow 1200mV 0C Model Setup Summary
 30. Slow 1200mV 0C Model Hold Summary
 31. Slow 1200mV 0C Model Recovery Summary
 32. Slow 1200mV 0C Model Removal Summary
 33. Slow 1200mV 0C Model Minimum Pulse Width Summary
 34. Slow 1200mV 0C Model Setup: 'altpll_component|auto_generated|pll1|clk[1]'
 35. Slow 1200mV 0C Model Setup: 'enet0_rx_clk_125m'
 36. Slow 1200mV 0C Model Setup: 'altpll_component|auto_generated|pll1|clk[0]'
 37. Slow 1200mV 0C Model Setup: 'enet0_tx_clk_125m'
 38. Slow 1200mV 0C Model Setup: 'CLOCK_50'
 39. Slow 1200mV 0C Model Hold: 'altpll_component|auto_generated|pll1|clk[0]'
 40. Slow 1200mV 0C Model Hold: 'CLOCK_50'
 41. Slow 1200mV 0C Model Hold: 'enet0_rx_clk_125m'
 42. Slow 1200mV 0C Model Hold: 'enet0_tx_clk_125m'
 43. Slow 1200mV 0C Model Hold: 'altpll_component|auto_generated|pll1|clk[1]'
 44. Slow 1200mV 0C Model Recovery: 'altpll_component|auto_generated|pll1|clk[0]'
 45. Slow 1200mV 0C Model Recovery: 'CLOCK_50'
 46. Slow 1200mV 0C Model Removal: 'CLOCK_50'
 47. Slow 1200mV 0C Model Removal: 'altpll_component|auto_generated|pll1|clk[0]'
 48. Slow 1200mV 0C Model Metastability Summary
 49. Fast 1200mV 0C Model Setup Summary
 50. Fast 1200mV 0C Model Hold Summary
 51. Fast 1200mV 0C Model Recovery Summary
 52. Fast 1200mV 0C Model Removal Summary
 53. Fast 1200mV 0C Model Minimum Pulse Width Summary
 54. Fast 1200mV 0C Model Setup: 'enet0_rx_clk_125m'
 55. Fast 1200mV 0C Model Setup: 'altpll_component|auto_generated|pll1|clk[1]'
 56. Fast 1200mV 0C Model Setup: 'altpll_component|auto_generated|pll1|clk[0]'
 57. Fast 1200mV 0C Model Setup: 'enet0_tx_clk_125m'
 58. Fast 1200mV 0C Model Setup: 'CLOCK_50'
 59. Fast 1200mV 0C Model Hold: 'altpll_component|auto_generated|pll1|clk[0]'
 60. Fast 1200mV 0C Model Hold: 'enet0_rx_clk_125m'
 61. Fast 1200mV 0C Model Hold: 'CLOCK_50'
 62. Fast 1200mV 0C Model Hold: 'enet0_tx_clk_125m'
 63. Fast 1200mV 0C Model Hold: 'altpll_component|auto_generated|pll1|clk[1]'
 64. Fast 1200mV 0C Model Recovery: 'altpll_component|auto_generated|pll1|clk[0]'
 65. Fast 1200mV 0C Model Recovery: 'CLOCK_50'
 66. Fast 1200mV 0C Model Removal: 'CLOCK_50'
 67. Fast 1200mV 0C Model Removal: 'altpll_component|auto_generated|pll1|clk[0]'
 68. Fast 1200mV 0C Model Metastability Summary
 69. Multicorner Timing Analysis Summary
 70. Board Trace Model Assignments
 71. Input Transition Times
 72. Signal Integrity Metrics (Slow 1200mv 0c Model)
 73. Signal Integrity Metrics (Slow 1200mv 85c Model)
 74. Signal Integrity Metrics (Fast 1200mv 0c Model)
 75. Setup Transfers
 76. Hold Transfers
 77. Recovery Transfers
 78. Removal Transfers
 79. Report TCCS
 80. Report RSKM
 81. Unconstrained Paths Summary
 82. Clock Status Summary
 83. Unconstrained Input Ports
 84. Unconstrained Output Ports
 85. Unconstrained Input Ports
 86. Unconstrained Output Ports
 87. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2025  Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Altera and sold by Altera or its authorized distributors.  Please
refer to the Altera Software License Subscription Agreements 
on the Quartus Prime software download page.



+-------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                             ;
+-----------------------+-------------------------------------------------------------+
; Quartus Prime Version ; Version 24.1std.0 Build 1077 03/04/2025 SC Standard Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                                      ;
; Revision Name         ; fpga                                                        ;
; Device Family         ; Cyclone IV E                                                ;
; Device Name           ; EP4CE115F29C7                                               ;
; Timing Models         ; Final                                                       ;
; Delay Model           ; Combined                                                    ;
; Rise/Fall Delays      ; Enabled                                                     ;
+-----------------------+-------------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 12          ;
;                            ;             ;
; Average used               ; 1.56        ;
; Maximum used               ; 12          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  11.4%      ;
;     Processor 3            ;   9.2%      ;
;     Processor 4            ;   5.7%      ;
;     Processors 5-12        ;   3.7%      ;
+----------------------------+-------------+


+---------------------------------------------------+
; SDC File List                                     ;
+---------------+--------+--------------------------+
; SDC File Path ; Status ; Read at                  ;
+---------------+--------+--------------------------+
; ../fpga.sdc   ; OK     ; Tue Jun  3 19:01:02 2025 ;
+---------------+--------+--------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                    ;
+---------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------------------------------------------+-----------------------------------------------+-------------------------------------------------+
; Clock Name                                  ; Type      ; Period ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master                                      ; Source                                        ; Targets                                         ;
+---------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------------------------------------------+-----------------------------------------------+-------------------------------------------------+
; altpll_component|auto_generated|pll1|clk[0] ; Generated ; 8.000  ; 125.0 MHz ; 0.000 ; 4.000  ; 50.00      ; 2         ; 5           ;       ;        ;           ;            ; false    ; CLOCK_50                                    ; altpll_component|auto_generated|pll1|inclk[0] ; { altpll_component|auto_generated|pll1|clk[0] } ;
; altpll_component|auto_generated|pll1|clk[1] ; Generated ; 8.000  ; 125.0 MHz ; 2.000 ; 6.000  ; 50.00      ; 2         ; 5           ; 90.0  ;        ;           ;            ; false    ; CLOCK_50                                    ; altpll_component|auto_generated|pll1|inclk[0] ; { altpll_component|auto_generated|pll1|clk[1] } ;
; CLOCK_50                                    ; Base      ; 20.000 ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;                                             ;                                               ; { CLOCK_50 }                                    ;
; enet0_rx_clk_125m                           ; Base      ; 8.000  ; 125.0 MHz ; 2.000 ; 6.000  ;            ;           ;             ;       ;        ;           ;            ;          ;                                             ;                                               ; { ENET0_RX_CLK }                                ;
; enet0_tx_clk_125m                           ; Generated ; 8.000  ; 125.0 MHz ; 0.000 ; 4.000  ;            ; 1         ; 1           ;       ;        ;           ;            ; false    ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0]   ; { ENET0_GTX_CLK }                               ;
; enet1_rx_clk_125m                           ; Base      ; 8.000  ; 125.0 MHz ; 2.000 ; 6.000  ;            ;           ;             ;       ;        ;           ;            ;          ;                                             ;                                               ; { ENET1_RX_CLK }                                ;
; enet1_tx_clk_125m                           ; Generated ; 8.000  ; 125.0 MHz ; 0.000 ; 4.000  ;            ; 1         ; 1           ;       ;        ;           ;            ; false    ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0]   ; { ENET1_GTX_CLK }                               ;
; virt_enet0_rx_clk_125m                      ; Virtual   ; 8.000  ; 125.0 MHz ; 0.000 ; 4.000  ;            ;           ;             ;       ;        ;           ;            ;          ;                                             ;                                               ; { }                                             ;
; virt_enet1_rx_clk_125m                      ; Virtual   ; 8.000  ; 125.0 MHz ; 0.000 ; 4.000  ;            ;           ;             ;       ;        ;           ;            ;          ;                                             ;                                               ; { }                                             ;
+---------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------------------------------------------+-----------------------------------------------+-------------------------------------------------+


+-----------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                ;
+------------+-----------------+---------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                  ; Note ;
+------------+-----------------+---------------------------------------------+------+
; 134.72 MHz ; 134.72 MHz      ; altpll_component|auto_generated|pll1|clk[0] ;      ;
; 169.78 MHz ; 169.78 MHz      ; enet0_rx_clk_125m                           ;      ;
; 221.34 MHz ; 221.34 MHz      ; CLOCK_50                                    ;      ;
+------------+-----------------+---------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+----------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                  ;
+---------------------------------------------+--------+---------------+
; Clock                                       ; Slack  ; End Point TNS ;
+---------------------------------------------+--------+---------------+
; altpll_component|auto_generated|pll1|clk[1] ; 0.022  ; 0.000         ;
; altpll_component|auto_generated|pll1|clk[0] ; 0.577  ; 0.000         ;
; enet0_rx_clk_125m                           ; 0.859  ; 0.000         ;
; enet0_tx_clk_125m                           ; 3.794  ; 0.000         ;
; CLOCK_50                                    ; 15.482 ; 0.000         ;
+---------------------------------------------+--------+---------------+


+---------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                  ;
+---------------------------------------------+-------+---------------+
; Clock                                       ; Slack ; End Point TNS ;
+---------------------------------------------+-------+---------------+
; altpll_component|auto_generated|pll1|clk[0] ; 0.301 ; 0.000         ;
; enet0_rx_clk_125m                           ; 0.398 ; 0.000         ;
; CLOCK_50                                    ; 0.401 ; 0.000         ;
; enet0_tx_clk_125m                           ; 5.548 ; 0.000         ;
; altpll_component|auto_generated|pll1|clk[1] ; 6.994 ; 0.000         ;
+---------------------------------------------+-------+---------------+


+----------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                               ;
+---------------------------------------------+--------+---------------+
; Clock                                       ; Slack  ; End Point TNS ;
+---------------------------------------------+--------+---------------+
; altpll_component|auto_generated|pll1|clk[0] ; 5.573  ; 0.000         ;
; CLOCK_50                                    ; 17.131 ; 0.000         ;
+---------------------------------------------+--------+---------------+


+---------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                               ;
+---------------------------------------------+-------+---------------+
; Clock                                       ; Slack ; End Point TNS ;
+---------------------------------------------+-------+---------------+
; CLOCK_50                                    ; 1.374 ; 0.000         ;
; altpll_component|auto_generated|pll1|clk[0] ; 1.569 ; 0.000         ;
+---------------------------------------------+-------+---------------+


+---------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                   ;
+---------------------------------------------+-------+---------------+
; Clock                                       ; Slack ; End Point TNS ;
+---------------------------------------------+-------+---------------+
; enet0_rx_clk_125m                           ; 3.635 ; 0.000         ;
; altpll_component|auto_generated|pll1|clk[0] ; 3.701 ; 0.000         ;
; altpll_component|auto_generated|pll1|clk[1] ; 3.790 ; 0.000         ;
; enet0_tx_clk_125m                           ; 3.790 ; 0.000         ;
; enet1_tx_clk_125m                           ; 3.790 ; 0.000         ;
; enet1_rx_clk_125m                           ; 4.000 ; 0.000         ;
; CLOCK_50                                    ; 9.613 ; 0.000         ;
+---------------------------------------------+-------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                   ; To Node                                                                                                                                                                                                                     ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; 0.022 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|rgmii_tx_clk_1 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|oddr:clk_oddr_inst|altddio_out:altddio_out_inst|ddio_out_86d:auto_generated|ddio_outa[0]~DFFHI ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 2.000        ; -0.222     ; 1.347      ;
; 0.161 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|rgmii_tx_clk_2 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|oddr:clk_oddr_inst|altddio_out:altddio_out_inst|ddio_out_86d:auto_generated|ddio_outa[0]~DFFLO ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 2.000        ; -0.222     ; 1.500      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                             ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                 ; To Node                                                                                                                                       ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; 0.577 ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[3]                    ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[24]                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.078     ; 7.343      ;
; 0.653 ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[2]                    ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[24]                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.083     ; 7.262      ;
; 0.693 ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[2]                    ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[30]                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.318      ; 7.623      ;
; 0.743 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_rx:ip_eth_rx_inst|hdr_sum_reg[9]        ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_rx:ip_eth_rx_inst|state_reg.STATE_WAIT_LAST ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.088     ; 7.167      ;
; 0.744 ; fpga_core:core_inst|eth_axis_rx:eth_axis_rx_inst|m_eth_payload_axis_tdata_reg[1]                                                          ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_rx:ip_eth_rx_inst|state_reg.STATE_WAIT_LAST ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.088     ; 7.166      ;
; 0.751 ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[4]                    ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[24]                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.077     ; 7.170      ;
; 0.772 ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[1]                    ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[24]                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.082     ; 7.144      ;
; 0.780 ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[7]                    ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[24]                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.078     ; 7.140      ;
; 0.782 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_rx:ip_eth_rx_inst|hdr_sum_reg[13]       ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_rx:ip_eth_rx_inst|state_reg.STATE_WAIT_LAST ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.084     ; 7.132      ;
; 0.790 ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[3]                    ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[30]                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.323      ; 7.531      ;
; 0.822 ; fpga_core:core_inst|d[0]                                                                                                                  ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[30]                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.332      ; 7.508      ;
; 0.828 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_rx:ip_eth_rx_inst|hdr_sum_reg[8]        ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_rx:ip_eth_rx_inst|state_reg.STATE_WAIT_LAST ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.088     ; 7.082      ;
; 0.828 ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[4]                    ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[30]                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.324      ; 7.494      ;
; 0.830 ; fpga_core:core_inst|eth_axis_rx:eth_axis_rx_inst|m_eth_payload_axis_tdata_reg[0]                                                          ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_rx:ip_eth_rx_inst|state_reg.STATE_WAIT_LAST ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.088     ; 7.080      ;
; 0.833 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[5]       ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_commit_reg[0]    ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.081     ; 7.084      ;
; 0.833 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[5]       ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_commit_reg[6]    ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.081     ; 7.084      ;
; 0.833 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[5]       ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_commit_reg[7]    ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.081     ; 7.084      ;
; 0.833 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[5]       ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_commit_reg[8]    ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.081     ; 7.084      ;
; 0.833 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[5]       ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_commit_reg[10]   ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.081     ; 7.084      ;
; 0.834 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_rx:ip_eth_rx_inst|hdr_sum_reg[11]       ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_rx:ip_eth_rx_inst|state_reg.STATE_WAIT_LAST ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.088     ; 7.076      ;
; 0.854 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[5]       ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_commit_reg[5]    ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.081     ; 7.063      ;
; 0.854 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[5]       ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_commit_reg[4]    ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.081     ; 7.063      ;
; 0.854 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[5]       ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_commit_reg[3]    ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.081     ; 7.063      ;
; 0.854 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[5]       ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_commit_reg[2]    ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.081     ; 7.063      ;
; 0.861 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_rx:ip_eth_rx_inst|hdr_sum_reg[12]       ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_rx:ip_eth_rx_inst|state_reg.STATE_WAIT_LAST ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.084     ; 7.053      ;
; 0.863 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[5]       ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_commit_reg[1]    ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.082     ; 7.053      ;
; 0.863 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[5]       ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_commit_reg[9]    ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.082     ; 7.053      ;
; 0.863 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[5]       ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_commit_reg[12]   ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.082     ; 7.053      ;
; 0.882 ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[5]                    ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[24]                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.077     ; 7.039      ;
; 0.907 ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[3]                    ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[29]                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.323      ; 7.414      ;
; 0.914 ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|ip_source_ip_reg[21]               ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[24]                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.076     ; 7.008      ;
; 0.920 ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[3]                    ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[28]                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.323      ; 7.401      ;
; 0.924 ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[6]                    ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[24]                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.078     ; 6.996      ;
; 0.930 ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[3]                    ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[31]                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.324      ; 7.392      ;
; 0.952 ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[5]                    ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[30]                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.324      ; 7.370      ;
; 0.963 ; fpga_core:core_inst|eth_axis_rx:eth_axis_rx_inst|m_eth_payload_axis_tdata_reg[3]                                                          ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_rx:ip_eth_rx_inst|state_reg.STATE_WAIT_LAST ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.088     ; 6.947      ;
; 0.963 ; fpga_core:core_inst|d[1]                                                                                                                  ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[30]                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.332      ; 7.367      ;
; 0.973 ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[1]                    ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[30]                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.319      ; 7.344      ;
; 0.980 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[3]       ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_commit_reg[0]    ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.080     ; 6.938      ;
; 0.980 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[3]       ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_commit_reg[6]    ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.080     ; 6.938      ;
; 0.980 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[3]       ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_commit_reg[7]    ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.080     ; 6.938      ;
; 0.980 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[3]       ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_commit_reg[8]    ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.080     ; 6.938      ;
; 0.980 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[3]       ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_commit_reg[10]   ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.080     ; 6.938      ;
; 0.984 ; fpga_core:core_inst|d[2]                                                                                                                  ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[30]                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.330      ; 7.344      ;
; 0.987 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_rx:ip_eth_rx_inst|hdr_sum_reg[3]        ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_rx:ip_eth_rx_inst|state_reg.STATE_WAIT_LAST ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.086     ; 6.925      ;
; 0.993 ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[7]                    ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[30]                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.323      ; 7.328      ;
; 0.996 ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[2]                    ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[28]                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.318      ; 7.320      ;
; 1.001 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[3]       ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_commit_reg[5]    ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.080     ; 6.917      ;
; 1.001 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[3]       ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_commit_reg[4]    ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.080     ; 6.917      ;
; 1.001 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[3]       ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_commit_reg[3]    ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.080     ; 6.917      ;
; 1.001 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[3]       ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_commit_reg[2]    ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.080     ; 6.917      ;
; 1.001 ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[2]                    ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[31]                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.319      ; 7.316      ;
; 1.008 ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[3]                    ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[25]                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.320      ; 7.310      ;
; 1.010 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[3]       ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_commit_reg[1]    ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.081     ; 6.907      ;
; 1.010 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[3]       ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_commit_reg[9]    ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.081     ; 6.907      ;
; 1.010 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[3]       ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_commit_reg[12]   ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.081     ; 6.907      ;
; 1.011 ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[3]                    ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[27]                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.328      ; 7.315      ;
; 1.020 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_rx:ip_eth_rx_inst|hdr_sum_reg[10]       ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_rx:ip_eth_rx_inst|state_reg.STATE_WAIT_LAST ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.088     ; 6.890      ;
; 1.023 ; fpga_core:core_inst|eth_axis_rx:eth_axis_rx_inst|m_eth_payload_axis_tdata_reg[2]                                                          ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_rx:ip_eth_rx_inst|state_reg.STATE_WAIT_LAST ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.088     ; 6.887      ;
; 1.032 ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[2]                    ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[29]                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.318      ; 7.284      ;
; 1.044 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync2_reg[6] ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_commit_reg[0]    ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.078     ; 6.876      ;
; 1.044 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync2_reg[6] ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_commit_reg[6]    ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.078     ; 6.876      ;
; 1.044 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync2_reg[6] ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_commit_reg[7]    ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.078     ; 6.876      ;
; 1.044 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync2_reg[6] ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_commit_reg[8]    ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.078     ; 6.876      ;
; 1.044 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync2_reg[6] ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_commit_reg[10]   ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.078     ; 6.876      ;
; 1.048 ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[20]                   ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[16]                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.492     ; 6.458      ;
; 1.056 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[10]      ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_commit_reg[0]    ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.084     ; 6.858      ;
; 1.056 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[10]      ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_commit_reg[6]    ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.084     ; 6.858      ;
; 1.056 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[10]      ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_commit_reg[7]    ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.084     ; 6.858      ;
; 1.056 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[10]      ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_commit_reg[8]    ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.084     ; 6.858      ;
; 1.056 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[10]      ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_commit_reg[10]   ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.084     ; 6.858      ;
; 1.065 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync2_reg[6] ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_commit_reg[5]    ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.078     ; 6.855      ;
; 1.065 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync2_reg[6] ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_commit_reg[4]    ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.078     ; 6.855      ;
; 1.065 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync2_reg[6] ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_commit_reg[3]    ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.078     ; 6.855      ;
; 1.065 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync2_reg[6] ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_commit_reg[2]    ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.078     ; 6.855      ;
; 1.065 ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[10]                   ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[24]                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.084     ; 6.849      ;
; 1.067 ; fpga_core:core_inst|d[3]                                                                                                                  ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[30]                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.332      ; 7.263      ;
; 1.074 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync2_reg[6] ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_commit_reg[1]    ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.079     ; 6.845      ;
; 1.074 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync2_reg[6] ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_commit_reg[9]    ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.079     ; 6.845      ;
; 1.074 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync2_reg[6] ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_commit_reg[12]   ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.079     ; 6.845      ;
; 1.077 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[10]      ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_commit_reg[5]    ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.084     ; 6.837      ;
; 1.077 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[10]      ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_commit_reg[4]    ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.084     ; 6.837      ;
; 1.077 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[10]      ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_commit_reg[3]    ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.084     ; 6.837      ;
; 1.077 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[10]      ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_commit_reg[2]    ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.084     ; 6.837      ;
; 1.077 ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[4]                    ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[31]                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.325      ; 7.246      ;
; 1.081 ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[0]                    ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[30]                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.315      ; 7.232      ;
; 1.086 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[10]      ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_commit_reg[1]    ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.085     ; 6.827      ;
; 1.086 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[10]      ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_commit_reg[9]    ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.085     ; 6.827      ;
; 1.086 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[10]      ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_commit_reg[12]   ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.085     ; 6.827      ;
; 1.087 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_rx:ip_eth_rx_inst|hdr_sum_reg[0]        ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_rx:ip_eth_rx_inst|state_reg.STATE_WAIT_LAST ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.086     ; 6.825      ;
; 1.094 ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[4]                    ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[28]                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.324      ; 7.228      ;
; 1.102 ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[3]                    ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[26]                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.323      ; 7.219      ;
; 1.107 ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[20]                   ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[14]                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.488     ; 6.403      ;
; 1.108 ; fpga_core:core_inst|eth_axis_rx:eth_axis_rx_inst|m_eth_payload_axis_tdata_reg[5]                                                          ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_rx:ip_eth_rx_inst|state_reg.STATE_WAIT_LAST ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.088     ; 6.802      ;
; 1.115 ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[1]                    ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[28]                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.319      ; 7.202      ;
; 1.116 ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[8]                    ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[30]                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.321      ; 7.203      ;
; 1.117 ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[3]                    ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[23]                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.338      ; 7.219      ;
; 1.122 ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[7]                    ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[29]                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.323      ; 7.199      ;
; 1.123 ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[1]                    ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[29]                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.319      ; 7.194      ;
; 1.123 ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[7]                    ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[28]                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.323      ; 7.198      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'enet0_rx_clk_125m'                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                              ; To Node                                                                                                                                                                                                                                             ; Launch Clock           ; Latch Clock       ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------+--------------+------------+------------+
; 0.859 ; ENET0_RX_DATA[2]                                                                                                                                                       ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_cell_h[3] ; virt_enet0_rx_clk_125m ; enet0_rx_clk_125m ; 2.000        ; 2.878      ; 2.767      ;
; 0.879 ; ENET0_RX_DV                                                                                                                                                            ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_cell_h[0] ; virt_enet0_rx_clk_125m ; enet0_rx_clk_125m ; 2.000        ; 2.878      ; 2.747      ;
; 0.895 ; ENET0_RX_DATA[0]                                                                                                                                                       ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_cell_h[1] ; virt_enet0_rx_clk_125m ; enet0_rx_clk_125m ; 2.000        ; 2.911      ; 2.764      ;
; 0.944 ; ENET0_RX_DATA[2]                                                                                                                                                       ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_cell_l[3] ; virt_enet0_rx_clk_125m ; enet0_rx_clk_125m ; 2.000        ; 2.962      ; 2.766      ;
; 0.945 ; ENET0_RX_DATA[1]                                                                                                                                                       ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_cell_h[2] ; virt_enet0_rx_clk_125m ; enet0_rx_clk_125m ; 2.000        ; 2.911      ; 2.714      ;
; 0.955 ; ENET0_RX_DATA[3]                                                                                                                                                       ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_cell_h[4] ; virt_enet0_rx_clk_125m ; enet0_rx_clk_125m ; 2.000        ; 2.914      ; 2.707      ;
; 0.967 ; ENET0_RX_DV                                                                                                                                                            ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_cell_l[0] ; virt_enet0_rx_clk_125m ; enet0_rx_clk_125m ; 2.000        ; 2.962      ; 2.743      ;
; 0.978 ; ENET0_RX_DATA[0]                                                                                                                                                       ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_cell_l[1] ; virt_enet0_rx_clk_125m ; enet0_rx_clk_125m ; 2.000        ; 2.996      ; 2.766      ;
; 1.033 ; ENET0_RX_DATA[1]                                                                                                                                                       ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_cell_l[2] ; virt_enet0_rx_clk_125m ; enet0_rx_clk_125m ; 2.000        ; 2.996      ; 2.711      ;
; 1.040 ; ENET0_RX_DATA[3]                                                                                                                                                       ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_cell_l[4] ; virt_enet0_rx_clk_125m ; enet0_rx_clk_125m ; 2.000        ; 2.999      ; 2.707      ;
; 2.110 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[9]                                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[11]                                                                                                                ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.080     ; 5.808      ;
; 2.112 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[8]                                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[11]                                                                                                                ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.080     ; 5.806      ;
; 2.134 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[8]                                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_commit_reg[5]                                                                                                          ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.079     ; 5.785      ;
; 2.134 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[8]                                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_commit_reg[10]                                                                                                         ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.079     ; 5.785      ;
; 2.134 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[8]                                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_commit_reg[9]                                                                                                          ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.079     ; 5.785      ;
; 2.134 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[8]                                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_commit_reg[8]                                                                                                          ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.079     ; 5.785      ;
; 2.151 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[6]   ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg                                                                            ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.080     ; 5.767      ;
; 2.157 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[9]                                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_commit_reg[5]                                                                                                          ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.079     ; 5.762      ;
; 2.157 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[9]                                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_commit_reg[10]                                                                                                         ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.079     ; 5.762      ;
; 2.157 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[9]                                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_commit_reg[9]                                                                                                          ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.079     ; 5.762      ;
; 2.157 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[9]                                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_commit_reg[8]                                                                                                          ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.079     ; 5.762      ;
; 2.170 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[3]   ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg                                                                            ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.080     ; 5.748      ;
; 2.171 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[4] ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg                                                                            ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.076     ; 5.751      ;
; 2.205 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[6]                                  ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[11]                                                                                                                ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.079     ; 5.714      ;
; 2.206 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[12]                                   ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[11]                                                                                                                ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.077     ; 5.715      ;
; 2.227 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[6]                                  ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_commit_reg[5]                                                                                                          ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.078     ; 5.693      ;
; 2.227 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[6]                                  ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_commit_reg[10]                                                                                                         ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.078     ; 5.693      ;
; 2.227 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[6]                                  ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_commit_reg[9]                                                                                                          ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.078     ; 5.693      ;
; 2.227 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[6]                                  ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_commit_reg[8]                                                                                                          ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.078     ; 5.693      ;
; 2.229 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[0] ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg                                                                            ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.078     ; 5.691      ;
; 2.232 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[12]                                   ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_commit_reg[5]                                                                                                          ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.076     ; 5.690      ;
; 2.232 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[12]                                   ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_commit_reg[10]                                                                                                         ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.076     ; 5.690      ;
; 2.232 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[12]                                   ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_commit_reg[9]                                                                                                          ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.076     ; 5.690      ;
; 2.232 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[12]                                   ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_commit_reg[8]                                                                                                          ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.076     ; 5.690      ;
; 2.232 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[1]   ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg                                                                            ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.076     ; 5.690      ;
; 2.259 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[2]                                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[11]                                                                                                                ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.076     ; 5.663      ;
; 2.265 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[8]                                         ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[11]                                                                                                                ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.077     ; 5.656      ;
; 2.271 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[4]                                  ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[11]                                                                                                                ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.078     ; 5.649      ;
; 2.275 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[4]                                         ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[11]                                                                                                                ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.078     ; 5.645      ;
; 2.281 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[2]                                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_commit_reg[5]                                                                                                          ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.075     ; 5.642      ;
; 2.281 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[2]                                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_commit_reg[10]                                                                                                         ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.075     ; 5.642      ;
; 2.281 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[2]                                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_commit_reg[9]                                                                                                          ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.075     ; 5.642      ;
; 2.281 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[2]                                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_commit_reg[8]                                                                                                          ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.075     ; 5.642      ;
; 2.287 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[8]                                         ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_commit_reg[5]                                                                                                          ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.076     ; 5.635      ;
; 2.287 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[8]                                         ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_commit_reg[10]                                                                                                         ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.076     ; 5.635      ;
; 2.287 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[8]                                         ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_commit_reg[9]                                                                                                          ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.076     ; 5.635      ;
; 2.287 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[8]                                         ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_commit_reg[8]                                                                                                          ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.076     ; 5.635      ;
; 2.293 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[3]                                         ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[11]                                                                                                                ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.078     ; 5.627      ;
; 2.293 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[4]                                  ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_commit_reg[5]                                                                                                          ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.077     ; 5.628      ;
; 2.293 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[4]                                  ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_commit_reg[10]                                                                                                         ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.077     ; 5.628      ;
; 2.293 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[4]                                  ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_commit_reg[9]                                                                                                          ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.077     ; 5.628      ;
; 2.293 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[4]                                  ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_commit_reg[8]                                                                                                          ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.077     ; 5.628      ;
; 2.297 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[4]                                         ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_commit_reg[5]                                                                                                          ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.077     ; 5.624      ;
; 2.297 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[4]                                         ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_commit_reg[10]                                                                                                         ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.077     ; 5.624      ;
; 2.297 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[4]                                         ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_commit_reg[9]                                                                                                          ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.077     ; 5.624      ;
; 2.297 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[4]                                         ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_commit_reg[8]                                                                                                          ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.077     ; 5.624      ;
; 2.302 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[5]                                  ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[11]                                                                                                                ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.078     ; 5.618      ;
; 2.306 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[2]                                         ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[11]                                                                                                                ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.078     ; 5.614      ;
; 2.324 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[5]                                  ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_commit_reg[5]                                                                                                          ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.077     ; 5.597      ;
; 2.324 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[5]                                  ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_commit_reg[10]                                                                                                         ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.077     ; 5.597      ;
; 2.324 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[5]                                  ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_commit_reg[9]                                                                                                          ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.077     ; 5.597      ;
; 2.324 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[5]                                  ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_commit_reg[8]                                                                                                          ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.077     ; 5.597      ;
; 2.330 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[10]                                   ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[11]                                                                                                                ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.080     ; 5.588      ;
; 2.331 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[3] ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg                                                                            ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.077     ; 5.590      ;
; 2.346 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[11]                                   ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[11]                                                                                                                ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.080     ; 5.572      ;
; 2.346 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[4]   ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg                                                                            ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.077     ; 5.575      ;
; 2.351 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[2]                                         ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_commit_reg[5]                                                                                                          ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.077     ; 5.570      ;
; 2.351 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[2]                                         ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_commit_reg[10]                                                                                                         ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.077     ; 5.570      ;
; 2.351 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[2]                                         ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_commit_reg[9]                                                                                                          ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.077     ; 5.570      ;
; 2.351 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[2]                                         ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_commit_reg[8]                                                                                                          ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.077     ; 5.570      ;
; 2.353 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync2_reg[7]                              ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[11]                                                                                                                ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.063     ; 5.582      ;
; 2.356 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[7] ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg                                                                            ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.078     ; 5.564      ;
; 2.358 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[1]                                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[11]                                                                                                                ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.076     ; 5.564      ;
; 2.359 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[3]                                         ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_commit_reg[5]                                                                                                          ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.077     ; 5.562      ;
; 2.359 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[3]                                         ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_commit_reg[10]                                                                                                         ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.077     ; 5.562      ;
; 2.359 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[3]                                         ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_commit_reg[9]                                                                                                          ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.077     ; 5.562      ;
; 2.359 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[3]                                         ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_commit_reg[8]                                                                                                          ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.077     ; 5.562      ;
; 2.359 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[7]                                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[11]                                                                                                                ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.063     ; 5.576      ;
; 2.368 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[11]                                   ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_commit_reg[5]                                                                                                          ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.079     ; 5.551      ;
; 2.368 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[11]                                   ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_commit_reg[10]                                                                                                         ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.079     ; 5.551      ;
; 2.368 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[11]                                   ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_commit_reg[9]                                                                                                          ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.079     ; 5.551      ;
; 2.368 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[11]                                   ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_commit_reg[8]                                                                                                          ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.079     ; 5.551      ;
; 2.375 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync2_reg[7]                              ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_commit_reg[5]                                                                                                          ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.062     ; 5.561      ;
; 2.375 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync2_reg[7]                              ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_commit_reg[10]                                                                                                         ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.062     ; 5.561      ;
; 2.375 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync2_reg[7]                              ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_commit_reg[9]                                                                                                          ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.062     ; 5.561      ;
; 2.375 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync2_reg[7]                              ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_commit_reg[8]                                                                                                          ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.062     ; 5.561      ;
; 2.380 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[6]                                         ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[11]                                                                                                                ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.078     ; 5.540      ;
; 2.380 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[1]                                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_commit_reg[5]                                                                                                          ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.075     ; 5.543      ;
; 2.380 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[1]                                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_commit_reg[10]                                                                                                         ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.075     ; 5.543      ;
; 2.380 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[1]                                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_commit_reg[9]                                                                                                          ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.075     ; 5.543      ;
; 2.380 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[1]                                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_commit_reg[8]                                                                                                          ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.075     ; 5.543      ;
; 2.381 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[7]                                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_commit_reg[5]                                                                                                          ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.062     ; 5.555      ;
; 2.381 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[7]                                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_commit_reg[10]                                                                                                         ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.062     ; 5.555      ;
; 2.381 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[7]                                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_commit_reg[9]                                                                                                          ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.062     ; 5.555      ;
; 2.381 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[7]                                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_commit_reg[8]                                                                                                          ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.062     ; 5.555      ;
; 2.383 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[5]   ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg                                                                            ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.076     ; 5.539      ;
; 2.389 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[8]                                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[8]                                                                                                               ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.084     ; 5.525      ;
; 2.389 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[8]                                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[12]                                                                                                              ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.084     ; 5.525      ;
; 2.389 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[8]                                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[9]                                                                                                               ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.084     ; 5.525      ;
; 2.389 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[8]                                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[10]                                                                                                              ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.084     ; 5.525      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'enet0_tx_clk_125m'                                                                                                                                  ;
+-------+---------------------------------------------+------------------+---------------------------------------------+-------------------+--------------+------------+------------+
; Slack ; From Node                                   ; To Node          ; Launch Clock                                ; Latch Clock       ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------+------------------+---------------------------------------------+-------------------+--------------+------------+------------+
; 3.794 ; altpll_component|auto_generated|pll1|clk[0] ; ENET0_TX_DATA[0] ; altpll_component|auto_generated|pll1|clk[0] ; enet0_tx_clk_125m ; 8.000        ; 4.158      ; 7.344      ;
; 3.817 ; altpll_component|auto_generated|pll1|clk[0] ; ENET0_TX_DATA[2] ; altpll_component|auto_generated|pll1|clk[0] ; enet0_tx_clk_125m ; 8.000        ; 4.158      ; 7.321      ;
; 3.817 ; altpll_component|auto_generated|pll1|clk[0] ; ENET0_TX_DATA[3] ; altpll_component|auto_generated|pll1|clk[0] ; enet0_tx_clk_125m ; 8.000        ; 4.158      ; 7.321      ;
; 3.825 ; altpll_component|auto_generated|pll1|clk[0] ; ENET0_TX_EN      ; altpll_component|auto_generated|pll1|clk[0] ; enet0_tx_clk_125m ; 8.000        ; 4.158      ; 7.313      ;
; 3.846 ; altpll_component|auto_generated|pll1|clk[0] ; ENET0_TX_DATA[0] ; altpll_component|auto_generated|pll1|clk[0] ; enet0_tx_clk_125m ; 8.000        ; 4.158      ; 7.292      ;
; 3.848 ; altpll_component|auto_generated|pll1|clk[0] ; ENET0_TX_DATA[1] ; altpll_component|auto_generated|pll1|clk[0] ; enet0_tx_clk_125m ; 8.000        ; 4.158      ; 7.290      ;
; 3.869 ; altpll_component|auto_generated|pll1|clk[0] ; ENET0_TX_DATA[2] ; altpll_component|auto_generated|pll1|clk[0] ; enet0_tx_clk_125m ; 8.000        ; 4.158      ; 7.269      ;
; 3.869 ; altpll_component|auto_generated|pll1|clk[0] ; ENET0_TX_DATA[3] ; altpll_component|auto_generated|pll1|clk[0] ; enet0_tx_clk_125m ; 8.000        ; 4.158      ; 7.269      ;
; 3.878 ; altpll_component|auto_generated|pll1|clk[0] ; ENET0_TX_EN      ; altpll_component|auto_generated|pll1|clk[0] ; enet0_tx_clk_125m ; 8.000        ; 4.158      ; 7.260      ;
; 3.901 ; altpll_component|auto_generated|pll1|clk[0] ; ENET0_TX_DATA[1] ; altpll_component|auto_generated|pll1|clk[0] ; enet0_tx_clk_125m ; 8.000        ; 4.158      ; 7.237      ;
+-------+---------------------------------------------+------------------+---------------------------------------------+-------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLOCK_50'                                                                                                                              ;
+--------+-------------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                 ; To Node                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+
; 15.482 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[7] ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.268     ; 4.248      ;
; 15.584 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[4] ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.268     ; 4.146      ;
; 15.662 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[0] ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.268     ; 4.068      ;
; 15.745 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[3] ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.268     ; 3.985      ;
; 15.816 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[6] ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.268     ; 3.914      ;
; 15.872 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[2] ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.268     ; 3.858      ;
; 15.945 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[5] ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.268     ; 3.785      ;
; 16.036 ; AD9201:u_ad9201|contador_bt_n:sc2|qp[0]   ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.271     ; 3.691      ;
; 16.037 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[1] ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.268     ; 3.693      ;
; 16.039 ; AD9201:u_ad9201|contador_bt_n:sc2|qp[2]   ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.271     ; 3.688      ;
; 16.145 ; AD9201:u_ad9201|contador_bt_n:sc2|qp[4]   ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.271     ; 3.582      ;
; 16.334 ; AD9201:u_ad9201|contador_bt_n:sc2|qp[3]   ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.271     ; 3.393      ;
; 16.491 ; AD9201:u_ad9201|contador_bt_10:sc3|qp[2]  ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.271     ; 3.236      ;
; 16.621 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0]      ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 3.327      ;
; 16.657 ; AD9201:u_ad9201|contador_bt_10:sc3|qp[1]  ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.271     ; 3.070      ;
; 16.663 ; AD9201:u_ad9201|contador_bt_10:sc3|qp[0]  ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.271     ; 3.064      ;
; 16.764 ; AD9201:u_ad9201|contador_bt_n:sc2|qp[1]   ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.271     ; 2.963      ;
; 16.765 ; AD9201:u_ad9201|contador_bt_10:sc3|qp[2]  ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.271     ; 2.962      ;
; 16.777 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[7] ; AD9201:u_ad9201|fsm_toggle:sc4|qp[3]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.268     ; 2.953      ;
; 16.778 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[7] ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.268     ; 2.952      ;
; 16.829 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0]      ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 3.119      ;
; 16.843 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[4] ; AD9201:u_ad9201|fsm_toggle:sc4|qp[3]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.268     ; 2.887      ;
; 16.844 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[4] ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.268     ; 2.886      ;
; 16.870 ; AD9201:u_ad9201|contador_bt_n:sc2|qp[0]   ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.271     ; 2.857      ;
; 16.872 ; AD9201:u_ad9201|contador_bt_n:sc2|qp[2]   ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.271     ; 2.855      ;
; 16.875 ; AD9201:u_ad9201|contador_bt_10:sc3|qp[0]  ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.271     ; 2.852      ;
; 16.885 ; AD9201:u_ad9201|contador_bt_n:sc2|qp[0]   ; AD9201:u_ad9201|contador_bt_n:sc2|qp[3]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 3.031      ;
; 16.894 ; AD9201:u_ad9201|contador_bt_n:sc2|qp[1]   ; AD9201:u_ad9201|contador_bt_n:sc2|qp[3]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 3.022      ;
; 16.920 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[0] ; AD9201:u_ad9201|fsm_toggle:sc4|qp[3]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.268     ; 2.810      ;
; 16.921 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[0] ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.268     ; 2.809      ;
; 16.931 ; AD9201:u_ad9201|contador_bt_10:sc3|qp[1]  ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.271     ; 2.796      ;
; 16.994 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[3] ; AD9201:u_ad9201|fsm_toggle:sc4|qp[3]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.268     ; 2.736      ;
; 16.995 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[3] ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.268     ; 2.735      ;
; 17.011 ; AD9201:u_ad9201|contador_bt_n:sc2|qp[4]   ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.271     ; 2.716      ;
; 17.023 ; AD9201:u_ad9201|contador_bt_n:sc2|qp[2]   ; AD9201:u_ad9201|contador_bt_n:sc2|qp[3]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 2.893      ;
; 17.086 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[6] ; AD9201:u_ad9201|fsm_toggle:sc4|qp[3]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.268     ; 2.644      ;
; 17.087 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[6] ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.268     ; 2.643      ;
; 17.176 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[3]      ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 2.772      ;
; 17.200 ; AD9201:u_ad9201|contador_bt_n:sc2|qp[3]   ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.271     ; 2.527      ;
; 17.203 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[5] ; AD9201:u_ad9201|fsm_toggle:sc4|qp[3]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.268     ; 2.527      ;
; 17.203 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[2] ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.268     ; 2.527      ;
; 17.204 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[5] ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.268     ; 2.526      ;
; 17.214 ; AD9201:u_ad9201|contador_bt_n:sc2|qp[3]   ; AD9201:u_ad9201|contador_bt_n:sc2|qp[3]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 2.702      ;
; 17.250 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[1] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[6] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 2.666      ;
; 17.255 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[2] ; AD9201:u_ad9201|fsm_toggle:sc4|qp[3]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.268     ; 2.475      ;
; 17.303 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1]      ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 2.645      ;
; 17.334 ; AD9201:u_ad9201|contador_bt_n:sc2|qp[4]   ; AD9201:u_ad9201|contador_bt_n:sc2|qp[3]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 2.582      ;
; 17.338 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[0] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[5] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 2.578      ;
; 17.344 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[0] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[6] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 2.572      ;
; 17.354 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[1] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[5] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 2.562      ;
; 17.368 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[1] ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.268     ; 2.362      ;
; 17.381 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[3] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[6] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 2.535      ;
; 17.394 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[0] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[7] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 2.522      ;
; 17.398 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[1] ; AD9201:u_ad9201|fsm_toggle:sc4|qp[3]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.268     ; 2.332      ;
; 17.410 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[1] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[7] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 2.506      ;
; 17.417 ; AD9201:u_ad9201|contador_bt_n:sc2|qp[1]   ; AD9201:u_ad9201|contador_bt_n:sc2|qp[2]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 2.499      ;
; 17.469 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[0] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[3] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 2.447      ;
; 17.469 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[2] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[5] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 2.447      ;
; 17.476 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[2] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[6] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 2.440      ;
; 17.485 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[3] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[5] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 2.431      ;
; 17.485 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[1] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[3] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 2.431      ;
; 17.516 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[5] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[6] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 2.400      ;
; 17.525 ; AD9201:u_ad9201|contador_bt_n:sc2|qp[1]   ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.271     ; 2.202      ;
; 17.525 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[2] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[7] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 2.391      ;
; 17.529 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[1] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[4] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 2.387      ;
; 17.535 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1]      ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 2.413      ;
; 17.541 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[3] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[7] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 2.375      ;
; 17.566 ; AD9201:u_ad9201|contador_bt_n:sc2|qp[0]   ; AD9201:u_ad9201|contador_bt_n:sc2|qp[2]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 2.350      ;
; 17.583 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[4] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[5] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 2.333      ;
; 17.593 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[4] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[6] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 2.323      ;
; 17.600 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[2] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[3] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 2.316      ;
; 17.623 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[0] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[4] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 2.293      ;
; 17.638 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[0] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 2.278      ;
; 17.639 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[4] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[7] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 2.277      ;
; 17.660 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[3] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[4] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 2.256      ;
; 17.676 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[5] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[7] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 2.240      ;
; 17.732 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2]      ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 2.216      ;
; 17.755 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[2] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[4] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 2.161      ;
; 17.790 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[6] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[7] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 2.126      ;
; 17.803 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[7] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[5] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 2.113      ;
; 17.804 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[7] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[3] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 2.112      ;
; 17.820 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[3]      ; AD9201:u_ad9201|fsm_toggle:sc4|qp[3]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.043     ; 2.135      ;
; 17.821 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[7] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[7] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 2.095      ;
; 17.821 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[7] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[4] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 2.095      ;
; 17.822 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[7] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[6] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 2.094      ;
; 17.871 ; AD9201:u_ad9201|contador_bt_n:sc2|qp[3]   ; AD9201:u_ad9201|contador_bt_n:sc2|qp[4]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 2.045      ;
; 17.899 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1]      ; AD9201:u_ad9201|fsm_toggle:sc4|qp[3]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 2.049      ;
; 17.902 ; AD9201:u_ad9201|contador_bt_10:sc3|qp[2]  ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.271     ; 1.825      ;
; 17.924 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[4] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[4] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 1.992      ;
; 17.935 ; AD9201:u_ad9201|contador_bt_n:sc2|qp[0]   ; AD9201:u_ad9201|contador_bt_n:sc2|qp[1]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 1.981      ;
; 17.953 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0]      ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 1.995      ;
; 17.953 ; AD9201:u_ad9201|contador_bt_10:sc3|qp[2]  ; AD9201:u_ad9201|fsm_toggle:sc4|qp[3]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.271     ; 1.774      ;
; 17.955 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0]      ; AD9201:u_ad9201|fsm_toggle:sc4|qp[3]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 1.993      ;
; 17.981 ; AD9201:u_ad9201|contador_bt_n:sc2|qp[1]   ; AD9201:u_ad9201|contador_bt_n:sc2|qp[4]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 1.935      ;
; 17.999 ; AD9201:u_ad9201|contador_bt_10:sc3|qp[0]  ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.271     ; 1.728      ;
; 18.001 ; AD9201:u_ad9201|contador_bt_10:sc3|qp[0]  ; AD9201:u_ad9201|fsm_toggle:sc4|qp[3]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.271     ; 1.726      ;
; 18.064 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2]      ; AD9201:u_ad9201|fsm_toggle:sc4|qp[3]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 1.884      ;
; 18.064 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[4] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[3] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 1.852      ;
; 18.065 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[4] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 1.851      ;
; 18.066 ; AD9201:u_ad9201|contador_bt_n:sc2|qp[2]   ; AD9201:u_ad9201|contador_bt_n:sc2|qp[2]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 1.850      ;
+--------+-------------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                              ; To Node                                                                                                                                                                                                            ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; 0.301 ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_ip_rx:udp_ip_rx_inst|m_udp_payload_axis_tuser_reg                                  ; fpga_core:core_inst|axis_fifo:udp_payload_fifo|altsyncram:mem_rtl_0|altsyncram_ovd1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.439      ; 0.962      ;
; 0.327 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[47]                ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_tel1:auto_generated|ram_block1a3~porta_datain_reg0  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.448      ; 0.997      ;
; 0.327 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[34]                ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_tel1:auto_generated|ram_block1a2~porta_datain_reg0  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.448      ; 0.997      ;
; 0.329 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[20]                ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_tel1:auto_generated|ram_block1a0~porta_datain_reg0  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.448      ; 0.999      ;
; 0.332 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[26]                ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_tel1:auto_generated|ram_block1a2~porta_datain_reg0  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.448      ; 1.002      ;
; 0.333 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[21]                ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_tel1:auto_generated|ram_block1a2~porta_datain_reg0  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.449      ; 1.004      ;
; 0.334 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[32]                ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_tel1:auto_generated|ram_block1a0~porta_datain_reg0  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.448      ; 1.004      ;
; 0.335 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[0]                 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_tel1:auto_generated|ram_block1a0~porta_datain_reg0  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.449      ; 1.006      ;
; 0.336 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[19]                ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_tel1:auto_generated|ram_block1a3~porta_datain_reg0  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.448      ; 1.006      ;
; 0.339 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[12]                ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_tel1:auto_generated|ram_block1a0~porta_datain_reg0  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.449      ; 1.010      ;
; 0.340 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[35]                ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_tel1:auto_generated|ram_block1a3~porta_datain_reg0  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.448      ; 1.010      ;
; 0.340 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[1]                 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_tel1:auto_generated|ram_block1a0~porta_datain_reg0  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.449      ; 1.011      ;
; 0.341 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_ip_reg[9]                  ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:ip_addr_mem_rtl_0|altsyncram_tdi1:auto_generated|ram_block1a1~porta_datain_reg0   ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.448      ; 1.011      ;
; 0.342 ; fpga_core:core_inst|axis_fifo:udp_payload_fifo|wr_ptr_commit_reg[6]                                                                                    ; fpga_core:core_inst|axis_fifo:udp_payload_fifo|altsyncram:mem_rtl_0|altsyncram_ovd1:auto_generated|ram_block1a0~porta_address_reg0                                                                                 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.448      ; 1.012      ;
; 0.344 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[31]                ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_tel1:auto_generated|ram_block1a3~porta_datain_reg0  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.448      ; 1.014      ;
; 0.345 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[15]                ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_tel1:auto_generated|ram_block1a3~porta_datain_reg0  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.448      ; 1.015      ;
; 0.345 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[40]                ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_tel1:auto_generated|ram_block1a0~porta_datain_reg0  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.449      ; 1.016      ;
; 0.345 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_ip_reg[10]                 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:ip_addr_mem_rtl_0|altsyncram_tdi1:auto_generated|ram_block1a1~porta_datain_reg0   ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.441      ; 1.008      ;
; 0.345 ; fpga_core:core_inst|axis_fifo:udp_payload_fifo|wr_ptr_commit_reg[1]                                                                                    ; fpga_core:core_inst|axis_fifo:udp_payload_fifo|altsyncram:mem_rtl_0|altsyncram_ovd1:auto_generated|ram_block1a0~porta_address_reg0                                                                                 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.448      ; 1.015      ;
; 0.346 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[36]                ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_tel1:auto_generated|ram_block1a0~porta_datain_reg0  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.449      ; 1.017      ;
; 0.346 ; fpga_core:core_inst|axis_fifo:udp_payload_fifo|wr_ptr_commit_reg[4]                                                                                    ; fpga_core:core_inst|axis_fifo:udp_payload_fifo|altsyncram:mem_rtl_0|altsyncram_ovd1:auto_generated|ram_block1a0~porta_address_reg0                                                                                 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.448      ; 1.016      ;
; 0.347 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[9]                 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_tel1:auto_generated|ram_block1a0~porta_datain_reg0  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.448      ; 1.017      ;
; 0.347 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[24]                ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_tel1:auto_generated|ram_block1a0~porta_datain_reg0  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.449      ; 1.018      ;
; 0.348 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[44]                ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_tel1:auto_generated|ram_block1a0~porta_datain_reg0  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.448      ; 1.018      ;
; 0.349 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[28]                ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_tel1:auto_generated|ram_block1a0~porta_datain_reg0  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.448      ; 1.019      ;
; 0.350 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_ip_reg[16]                 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:ip_addr_mem_rtl_0|altsyncram_tdi1:auto_generated|ram_block1a1~porta_datain_reg0   ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.449      ; 1.021      ;
; 0.353 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[27]                ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_tel1:auto_generated|ram_block1a3~porta_datain_reg0  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.448      ; 1.023      ;
; 0.353 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[33]                ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_tel1:auto_generated|ram_block1a0~porta_datain_reg0  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.449      ; 1.024      ;
; 0.354 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[16]                ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_tel1:auto_generated|ram_block1a0~porta_datain_reg0  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.442      ; 1.018      ;
; 0.356 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[14]                ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_tel1:auto_generated|ram_block1a2~porta_datain_reg0  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.448      ; 1.026      ;
; 0.356 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[46]                ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_tel1:auto_generated|ram_block1a2~porta_datain_reg0  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.448      ; 1.026      ;
; 0.356 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_ip_reg[21]                 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:ip_addr_mem_rtl_0|altsyncram_tdi1:auto_generated|ram_block1a0~porta_datain_reg0   ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.448      ; 1.026      ;
; 0.357 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[10]                ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_tel1:auto_generated|ram_block1a2~porta_datain_reg0  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.443      ; 1.022      ;
; 0.361 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[3]                 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_tel1:auto_generated|ram_block1a3~porta_datain_reg0  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.448      ; 1.031      ;
; 0.364 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[17]                ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_tel1:auto_generated|ram_block1a0~porta_datain_reg0  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.442      ; 1.028      ;
; 0.364 ; fpga_core:core_inst|axis_fifo:udp_payload_fifo|wr_ptr_commit_reg[2]                                                                                    ; fpga_core:core_inst|axis_fifo:udp_payload_fifo|altsyncram:mem_rtl_0|altsyncram_ovd1:auto_generated|ram_block1a0~porta_address_reg0                                                                                 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.448      ; 1.034      ;
; 0.366 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|wr_ptr_reg[4]                    ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_tel1:auto_generated|ram_block1a2~porta_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.436      ; 1.024      ;
; 0.367 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[2]                 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_tel1:auto_generated|ram_block1a2~porta_datain_reg0  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.448      ; 1.037      ;
; 0.367 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_ip_reg[23]                 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:ip_addr_mem_rtl_0|altsyncram_tdi1:auto_generated|ram_block1a0~porta_datain_reg0   ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.448      ; 1.037      ;
; 0.367 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_ip_reg[25]                 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:ip_addr_mem_rtl_0|altsyncram_tdi1:auto_generated|ram_block1a0~porta_datain_reg0   ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.448      ; 1.037      ;
; 0.367 ; fpga_core:core_inst|axis_fifo:udp_payload_fifo|wr_ptr_commit_reg[0]                                                                                    ; fpga_core:core_inst|axis_fifo:udp_payload_fifo|altsyncram:mem_rtl_0|altsyncram_ovd1:auto_generated|ram_block1a0~porta_address_reg0                                                                                 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.448      ; 1.037      ;
; 0.368 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_ip_reg[19]                 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:ip_addr_mem_rtl_0|altsyncram_tdi1:auto_generated|ram_block1a0~porta_datain_reg0   ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.448      ; 1.038      ;
; 0.369 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[11]                ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_tel1:auto_generated|ram_block1a3~porta_datain_reg0  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.448      ; 1.039      ;
; 0.369 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[43]                ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_tel1:auto_generated|ram_block1a3~porta_datain_reg0  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.448      ; 1.039      ;
; 0.369 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|wr_ptr_reg[0]                    ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_tel1:auto_generated|ram_block1a2~porta_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.436      ; 1.027      ;
; 0.369 ; fpga_core:core_inst|axis_fifo:udp_payload_fifo|wr_ptr_commit_reg[10]                                                                                   ; fpga_core:core_inst|axis_fifo:udp_payload_fifo|altsyncram:mem_rtl_0|altsyncram_ovd1:auto_generated|ram_block1a0~porta_address_reg0                                                                                 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.448      ; 1.039      ;
; 0.370 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_ip_reg[15]                 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:ip_addr_mem_rtl_0|altsyncram_tdi1:auto_generated|ram_block1a1~porta_datain_reg0   ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.449      ; 1.041      ;
; 0.370 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_ip_reg[8]                  ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:ip_addr_mem_rtl_0|altsyncram_tdi1:auto_generated|ram_block1a0~porta_datain_reg0   ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.448      ; 1.040      ;
; 0.371 ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|axis_fifo:payload_fifo|wr_ptr_commit_reg[2]     ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|axis_fifo:payload_fifo|altsyncram:mem_rtl_0|altsyncram_82e1:auto_generated|ram_block1a0~porta_address_reg0  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.441      ; 1.034      ;
; 0.373 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_ip_reg[18]                 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:ip_addr_mem_rtl_0|altsyncram_tdi1:auto_generated|ram_block1a1~porta_datain_reg0   ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.449      ; 1.044      ;
; 0.378 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[1]                         ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_k2e1:auto_generated|ram_block1a1~porta_address_reg0               ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.435      ; 1.035      ;
; 0.380 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|rd_ptr_reg[0]                    ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_tel1:auto_generated|ram_block1a2~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.438      ; 1.040      ;
; 0.381 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[37]                ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_tel1:auto_generated|ram_block1a2~porta_datain_reg0  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.448      ; 1.051      ;
; 0.381 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[41]                ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_tel1:auto_generated|ram_block1a0~porta_datain_reg0  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.449      ; 1.052      ;
; 0.383 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[23]                ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_tel1:auto_generated|ram_block1a3~porta_datain_reg0  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.449      ; 1.054      ;
; 0.383 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|query_response_error_reg         ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|query_response_error_reg                                                                     ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.100      ; 0.669      ;
; 0.385 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_rx:ip_eth_rx_inst|state_reg.STATE_READ_PAYLOAD       ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_rx:ip_eth_rx_inst|state_reg.STATE_READ_PAYLOAD                                                                   ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 0.669      ;
; 0.386 ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|axis_fifo:payload_fifo|wr_ptr_commit_reg[1]     ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|axis_fifo:payload_fifo|altsyncram:mem_rtl_0|altsyncram_82e1:auto_generated|ram_block1a0~porta_address_reg0  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.441      ; 1.049      ;
; 0.387 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[45]                ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_tel1:auto_generated|ram_block1a2~porta_datain_reg0  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.443      ; 1.052      ;
; 0.389 ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|axis_fifo:payload_fifo|wr_ptr_commit_reg[1]     ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|axis_fifo:payload_fifo|altsyncram:mem_rtl_0|altsyncram_82e1:auto_generated|ram_block1a2~porta_address_reg0  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.444      ; 1.055      ;
; 0.391 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_ip_reg[20]                 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:ip_addr_mem_rtl_0|altsyncram_tdi1:auto_generated|ram_block1a0~porta_datain_reg0   ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.439      ; 1.052      ;
; 0.392 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[7]                 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_tel1:auto_generated|ram_block1a3~porta_datain_reg0  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.449      ; 1.063      ;
; 0.394 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|wr_ptr_reg[7]                    ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_tel1:auto_generated|ram_block1a2~porta_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.436      ; 1.052      ;
; 0.395 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|wr_ptr_reg[1]                    ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_tel1:auto_generated|ram_block1a2~porta_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.436      ; 1.053      ;
; 0.396 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[2]                         ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_k2e1:auto_generated|ram_block1a1~porta_address_reg0               ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.435      ; 1.053      ;
; 0.397 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[4]                         ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_k2e1:auto_generated|ram_block1a1~porta_address_reg0               ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.435      ; 1.054      ;
; 0.397 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_ip_reg[22]                 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:ip_addr_mem_rtl_0|altsyncram_tdi1:auto_generated|ram_block1a1~porta_datain_reg0   ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.441      ; 1.060      ;
; 0.399 ; fpga_core:core_inst|axis_fifo:udp_payload_fifo|wr_ptr_commit_reg[12]                                                                                   ; fpga_core:core_inst|axis_fifo:udp_payload_fifo|altsyncram:mem_rtl_0|altsyncram_ovd1:auto_generated|ram_block1a0~porta_address_reg0                                                                                 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.448      ; 1.069      ;
; 0.399 ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|axis_fifo:payload_fifo|wr_ptr_commit_reg[9]     ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|axis_fifo:payload_fifo|altsyncram:mem_rtl_0|altsyncram_82e1:auto_generated|ram_block1a0~porta_address_reg0  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.441      ; 1.062      ;
; 0.400 ; fpga_core:core_inst|eth_axis_tx:eth_axis_tx_inst|m_axis_tdata_reg[1]                                                                                   ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_k2e1:auto_generated|ram_block1a1~porta_datain_reg0                ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.438      ; 1.060      ;
; 0.400 ; fpga_core:core_inst|axis_fifo:udp_payload_fifo|wr_ptr_commit_reg[3]                                                                                    ; fpga_core:core_inst|axis_fifo:udp_payload_fifo|altsyncram:mem_rtl_0|altsyncram_ovd1:auto_generated|ram_block1a0~porta_address_reg0                                                                                 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.448      ; 1.070      ;
; 0.401 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_arb_mux:ip_arb_mux_inst|temp_m_ip_payload_axis_tvalid_reg                                        ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_arb_mux:ip_arb_mux_inst|temp_m_ip_payload_axis_tvalid_reg                                                                                                    ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_tx:ip_eth_tx_inst|state_reg.STATE_WRITE_PAYLOAD_LAST ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_tx:ip_eth_tx_inst|state_reg.STATE_WRITE_PAYLOAD_LAST                                                             ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_tx:ip_eth_tx_inst|state_reg.STATE_WRITE_HEADER       ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_tx:ip_eth_tx_inst|state_reg.STATE_WRITE_HEADER                                                                   ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_frame_valid_reg                                  ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_frame_valid_reg                                                                                              ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|clear_cache_reg                  ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|clear_cache_reg                                                                              ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_tx:arp_eth_tx_inst|m_eth_hdr_valid_reg            ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_tx:arp_eth_tx_inst|m_eth_hdr_valid_reg                                                                        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_ip_tx:udp_ip_tx_inst|hdr_ptr_reg[2]                                                ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_ip_tx:udp_ip_tx_inst|hdr_ptr_reg[2]                                                                                                            ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_ip_tx:udp_ip_tx_inst|hdr_ptr_reg[1]                                                ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_ip_tx:udp_ip_tx_inst|hdr_ptr_reg[1]                                                                                                            ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.402 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|s_frame_reg                           ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|s_frame_reg                                                                                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[0]                  ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[0]                                                                              ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[1]                  ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[1]                                                                              ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[6]                  ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[6]                                                                              ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[7]                  ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[7]                                                                              ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[8]                  ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[8]                                                                              ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[9]                  ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[9]                                                                              ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[10]                 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[10]                                                                             ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[11]                 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[11]                                                                             ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[12]                 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[12]                                                                             ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; fpga_core:core_inst|eth_axis_tx:eth_axis_tx_inst|temp_m_axis_tvalid_reg                                                                                ; fpga_core:core_inst|eth_axis_tx:eth_axis_tx_inst|temp_m_axis_tvalid_reg                                                                                                                                            ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; fpga_core:core_inst|eth_axis_tx:eth_axis_tx_inst|ptr_reg[1]                                                                                            ; fpga_core:core_inst|eth_axis_tx:eth_axis_tx_inst|ptr_reg[1]                                                                                                                                                        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|eth_arb_mux:eth_arb_mux_inst|arbiter:arb_inst|grant_reg[1]             ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|eth_arb_mux:eth_arb_mux_inst|arbiter:arb_inst|grant_reg[1]                                                                         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|eth_arb_mux:eth_arb_mux_inst|arbiter:arb_inst|grant_reg[0]             ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|eth_arb_mux:eth_arb_mux_inst|arbiter:arb_inst|grant_reg[0]                                                                         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_tx:ip_eth_tx_inst|temp_m_eth_payload_axis_tvalid_reg ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_tx:ip_eth_tx_inst|temp_m_eth_payload_axis_tvalid_reg                                                             ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|eth_arb_mux:eth_arb_mux_inst|frame_reg                                 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|eth_arb_mux:eth_arb_mux_inst|frame_reg                                                                                             ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|drop_packet_reg                                             ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|drop_packet_reg                                                                                                         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; fpga_core:core_inst|eth_axis_rx:eth_axis_rx_inst|m_eth_payload_axis_tvalid_reg                                                                         ; fpga_core:core_inst|eth_axis_rx:eth_axis_rx_inst|m_eth_payload_axis_tvalid_reg                                                                                                                                     ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; fpga_core:core_inst|eth_axis_rx:eth_axis_rx_inst|temp_m_eth_payload_axis_tvalid_reg                                                                    ; fpga_core:core_inst|eth_axis_rx:eth_axis_rx_inst|temp_m_eth_payload_axis_tvalid_reg                                                                                                                                ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; fpga_core:core_inst|eth_axis_rx:eth_axis_rx_inst|read_eth_payload_reg                                                                                  ; fpga_core:core_inst|eth_axis_rx:eth_axis_rx_inst|read_eth_payload_reg                                                                                                                                              ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|m_axis_tvalid_pipe_reg[1]             ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|m_axis_tvalid_pipe_reg[1]                                                                         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'enet0_rx_clk_125m'                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+-------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                 ; To Node                                                                                                                                                                                              ; Launch Clock      ; Latch Clock       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+-------------------+--------------+------------+------------+
; 0.398 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[5]                                                            ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_49d1:auto_generated|ram_block1a5~porta_address_reg0 ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.433      ; 1.053      ;
; 0.400 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[8]                                                            ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_49d1:auto_generated|ram_block1a5~porta_address_reg0 ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.435      ; 1.057      ;
; 0.402 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[8]                                                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[8]                                                                ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[12]                                                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[12]                                                               ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[9]                                                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[9]                                                                ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[10]                                                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[10]                                                               ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[11]                                                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[11]                                                               ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rx_prescale[1]                                                                              ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rx_prescale[1]                                                                                         ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.081      ; 0.669      ;
; 0.403 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|drop_frame_reg                                                           ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|drop_frame_reg                                                                      ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[0]                                                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[0]                                                                ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[1]                                                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[1]                                                                ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[5]                                                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[5]                                                                ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[3]                                                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[3]                                                                ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[4]                                                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[4]                                                                ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[6]                                                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[6]                                                                ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[7]                                                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[7]                                                                ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|s_frame_reg                                                              ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|s_frame_reg                                                                         ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|state_reg.STATE_IDLE              ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|state_reg.STATE_IDLE                         ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_er_d0                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_er_d0                                ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_dv_d1                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_dv_d1                                ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_dv_d0                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_dv_d0                                ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|mii_odd                           ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|mii_odd                                      ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.080      ; 0.669      ;
; 0.404 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[10]                                                           ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_49d1:auto_generated|ram_block1a5~porta_address_reg0 ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.435      ; 1.061      ;
; 0.407 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rx_prescale[0]                                                                              ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rx_prescale[0]                                                                                         ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.081      ; 0.674      ;
; 0.428 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[3]                                                            ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_49d1:auto_generated|ram_block1a5~porta_address_reg0 ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.433      ; 1.083      ;
; 0.428 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rx_prescale[0]                                                                              ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rx_prescale[1]                                                                                         ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.081      ; 0.695      ;
; 0.430 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rx_mii_select_sync[0]                                                                       ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rx_mii_select_sync[1]                                                                                  ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.080      ; 0.696      ;
; 0.431 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_update_ack_sync1_reg                                              ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_update_ack_sync2_reg                                                         ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.080      ; 0.697      ;
; 0.431 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync1_reg[1]                                                 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync2_reg[1]                                                            ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.079      ; 0.696      ;
; 0.432 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d3[0]                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[0]                               ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.080      ; 0.698      ;
; 0.438 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_er_d0                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_er_d1                                ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.080      ; 0.704      ;
; 0.439 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_er_d1                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_er_d2                                ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.080      ; 0.705      ;
; 0.447 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[1]                                                            ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_49d1:auto_generated|ram_block1a5~porta_address_reg0 ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.433      ; 1.102      ;
; 0.452 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[7]                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[3]                               ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.080      ; 0.718      ;
; 0.456 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[12]                                                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[12]                                                                 ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.081      ; 0.723      ;
; 0.457 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_update_reg                                                        ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_update_valid_reg                                                             ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.080      ; 0.723      ;
; 0.457 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[8]                                                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[8]                                                                       ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.081      ; 0.724      ;
; 0.459 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[6]                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[2]                               ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.080      ; 0.725      ;
; 0.501 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|mii_odd                           ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_dv_d0                                ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.080      ; 0.767      ;
; 0.503 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|mii_odd                           ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tdata_reg[6]                          ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.080      ; 0.769      ;
; 0.506 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|mii_odd                           ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tdata_reg[4]                          ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.080      ; 0.772      ;
; 0.511 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|mii_odd                           ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tvalid_reg                            ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.080      ; 0.777      ;
; 0.566 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[18]                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[10]                                ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.080      ; 0.832      ;
; 0.577 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tdata_reg[1]               ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_49d1:auto_generated|ram_block1a1~porta_datain_reg0  ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.440      ; 1.239      ;
; 0.584 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[5]                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[1]                               ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.080      ; 0.850      ;
; 0.585 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|q1_delay[3] ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[2]                               ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.080      ; 0.851      ;
; 0.586 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|q1_delay[3] ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[6]                               ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.080      ; 0.852      ;
; 0.590 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tdata_reg[3]               ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_49d1:auto_generated|ram_block1a1~porta_datain_reg0  ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.442      ; 1.254      ;
; 0.591 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[23]                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[15]                                ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.080      ; 0.857      ;
; 0.598 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[30]                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[22]                                ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.081      ; 0.865      ;
; 0.600 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d2[6]                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d3[6]                               ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.080      ; 0.866      ;
; 0.601 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d2[2]                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d3[2]                               ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.079      ; 0.866      ;
; 0.601 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d3[4]                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[4]                               ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.080      ; 0.867      ;
; 0.601 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d2[3]                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d3[3]                               ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.080      ; 0.867      ;
; 0.601 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d3[6]                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[6]                               ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.080      ; 0.867      ;
; 0.601 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d2[5]                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d3[5]                               ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.080      ; 0.867      ;
; 0.601 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_er_d3                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_er_d4                                ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.080      ; 0.867      ;
; 0.602 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d1[0]                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d2[0]                               ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.080      ; 0.868      ;
; 0.602 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d1[4]                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d2[4]                               ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.080      ; 0.868      ;
; 0.602 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d1[6]                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d2[6]                               ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.080      ; 0.868      ;
; 0.602 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d3[7]                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[7]                               ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.080      ; 0.868      ;
; 0.619 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync1_reg[0]                                                 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync2_reg[0]                                                            ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.082      ; 0.887      ;
; 0.622 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tdata_reg[7]               ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_49d1:auto_generated|ram_block1a0~porta_datain_reg0  ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.444      ; 1.288      ;
; 0.624 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d3[2]                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[2]                               ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.079      ; 0.889      ;
; 0.626 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[1]                                                            ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_49d1:auto_generated|ram_block1a8~porta_address_reg0 ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.435      ; 1.283      ;
; 0.632 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[0]                                                ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync1_reg[10]                                                           ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.080      ; 0.898      ;
; 0.633 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[1]                                                            ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_49d1:auto_generated|ram_block1a0~porta_address_reg0 ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.431      ; 1.286      ;
; 0.633 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[4]                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[0]                               ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.080      ; 0.899      ;
; 0.633 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[0]                                                ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync1_reg[3]                                                            ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.080      ; 0.899      ;
; 0.637 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[0]                                                ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync1_reg[11]                                                           ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.080      ; 0.903      ;
; 0.639 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_dv_d3                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_dv_d4                                ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.080      ; 0.905      ;
; 0.639 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_dv_d1                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_dv_d2                                ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.080      ; 0.905      ;
; 0.639 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[0]                                                ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync1_reg[9]                                                            ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.080      ; 0.905      ;
; 0.641 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_dv_d2                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_dv_d3                                ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.080      ; 0.907      ;
; 0.648 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[5]                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tdata_reg[5]                          ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.079      ; 0.913      ;
; 0.654 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|q1_delay[2] ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[5]                               ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.080      ; 0.920      ;
; 0.656 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|q1_delay[4] ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[3]                               ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.080      ; 0.922      ;
; 0.657 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|q1_delay[4] ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[7]                               ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.080      ; 0.923      ;
; 0.657 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|s_frame_reg                                                              ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|drop_frame_reg                                                                      ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.080      ; 0.923      ;
; 0.661 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[0]                                                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_commit_reg[0]                                                           ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.080      ; 0.927      ;
; 0.662 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[1]                                                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_commit_reg[1]                                                           ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.080      ; 0.928      ;
; 0.662 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[7]                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tdata_reg[7]                          ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.081      ; 0.929      ;
; 0.664 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[3]                                                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_commit_reg[3]                                                           ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.080      ; 0.930      ;
; 0.664 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[9]                                                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[9]                                                                       ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.081      ; 0.931      ;
; 0.664 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[21]                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[13]                                ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.080      ; 0.930      ;
; 0.664 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|q1_delay[1] ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[0]                               ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.080      ; 0.930      ;
; 0.665 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[8]                      ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[0]                                 ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.080      ; 0.931      ;
; 0.666 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[6]                                                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_commit_reg[6]                                                           ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.080      ; 0.932      ;
; 0.667 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|q1_delay[1] ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[4]                               ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.080      ; 0.933      ;
; 0.670 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|q1_delay[2] ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[1]                               ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.080      ; 0.936      ;
; 0.671 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tdata_reg[5]               ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_49d1:auto_generated|ram_block1a5~porta_datain_reg0  ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.446      ; 1.339      ;
; 0.671 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|q1_delay[0] ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_dv_d0                                ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.080      ; 0.937      ;
; 0.674 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[10]                                                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[10]                                                                      ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.081      ; 0.941      ;
; 0.677 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[11]                                                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[11]                                                                      ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.081      ; 0.944      ;
; 0.678 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[28]                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[20]                                ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.080      ; 0.944      ;
; 0.681 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[1]                                                            ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_49d1:auto_generated|ram_block1a2~porta_address_reg0 ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.436      ; 1.339      ;
; 0.684 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|state_reg.STATE_PAYLOAD           ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tdata_reg[1]                          ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.080      ; 0.950      ;
; 0.685 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[7]                                                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_commit_reg[7]                                                           ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.080      ; 0.951      ;
; 0.686 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|state_reg.STATE_PAYLOAD           ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tlast_reg                             ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.080      ; 0.952      ;
; 0.688 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[11]                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[3]                                 ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.080      ; 0.954      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+-------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLOCK_50'                                                                                                                              ;
+-------+-------------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                 ; To Node                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.401 ; AD9201:u_ad9201|contador_bt_n:sc2|qp[1]   ; AD9201:u_ad9201|contador_bt_n:sc2|qp[1]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.669      ;
; 0.402 ; AD9201:u_ad9201|contador_bt_10:sc3|qp[2]  ; AD9201:u_ad9201|contador_bt_10:sc3|qp[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; AD9201:u_ad9201|contador_bt_10:sc3|qp[1]  ; AD9201:u_ad9201|contador_bt_10:sc3|qp[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.406 ; AD9201:u_ad9201|contador_bt_10:sc3|qp[0]  ; AD9201:u_ad9201|contador_bt_10:sc3|qp[0]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.674      ;
; 0.440 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2]      ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 0.669      ;
; 0.440 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[3]      ; AD9201:u_ad9201|fsm_toggle:sc4|qp[3]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 0.669      ;
; 0.611 ; AD9201:u_ad9201|contador_bt_10:sc3|qp[0]  ; AD9201:u_ad9201|contador_bt_10:sc3|qp[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.879      ;
; 0.613 ; AD9201:u_ad9201|contador_bt_10:sc3|qp[0]  ; AD9201:u_ad9201|contador_bt_10:sc3|qp[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.881      ;
; 0.636 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2]      ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.872      ;
; 0.644 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[2] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[2] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.912      ;
; 0.652 ; AD9201:u_ad9201|contador_bt_10:sc3|qp[1]  ; AD9201:u_ad9201|contador_bt_10:sc3|qp[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.919      ;
; 0.654 ; AD9201:u_ad9201|contador_bt_10:sc3|qp[2]  ; AD9201:u_ad9201|contador_bt_10:sc3|qp[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.921      ;
; 0.658 ; AD9201:u_ad9201|contador_bt_n:sc2|qp[4]   ; AD9201:u_ad9201|contador_bt_n:sc2|qp[4]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.926      ;
; 0.666 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[0] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.934      ;
; 0.668 ; AD9201:u_ad9201|contador_bt_n:sc2|qp[0]   ; AD9201:u_ad9201|contador_bt_n:sc2|qp[0]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.936      ;
; 0.677 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[3]      ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.913      ;
; 0.699 ; AD9201:u_ad9201|contador_bt_n:sc2|qp[1]   ; AD9201:u_ad9201|contador_bt_n:sc2|qp[2]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.967      ;
; 0.797 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1]      ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 1.033      ;
; 0.919 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[7] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[7] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 1.187      ;
; 0.924 ; AD9201:u_ad9201|contador_bt_n:sc2|qp[3]   ; AD9201:u_ad9201|contador_bt_n:sc2|qp[2]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 1.192      ;
; 0.960 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[1] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[3] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 1.228      ;
; 0.961 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[1] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[5] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 1.229      ;
; 0.962 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[1] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[1] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 1.230      ;
; 0.962 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[1] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[2] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 1.230      ;
; 0.972 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[5] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[1] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 1.240      ;
; 0.972 ; AD9201:u_ad9201|contador_bt_n:sc2|qp[2]   ; AD9201:u_ad9201|contador_bt_n:sc2|qp[4]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 1.240      ;
; 0.975 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[0] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[2] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 1.243      ;
; 0.976 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2]      ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 1.212      ;
; 1.009 ; AD9201:u_ad9201|contador_bt_n:sc2|qp[3]   ; AD9201:u_ad9201|contador_bt_n:sc2|qp[1]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 1.277      ;
; 1.022 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[3]      ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 1.258      ;
; 1.066 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[1] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[6] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 1.334      ;
; 1.066 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[1] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[4] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 1.334      ;
; 1.067 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[1] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[7] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 1.335      ;
; 1.089 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[2] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[3] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 1.357      ;
; 1.090 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[2] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[5] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 1.358      ;
; 1.091 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[2] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[1] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 1.359      ;
; 1.096 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[6] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[1] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 1.364      ;
; 1.103 ; AD9201:u_ad9201|contador_bt_n:sc2|qp[0]   ; AD9201:u_ad9201|contador_bt_n:sc2|qp[4]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 1.371      ;
; 1.119 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1]      ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 1.355      ;
; 1.129 ; AD9201:u_ad9201|contador_bt_n:sc2|qp[4]   ; AD9201:u_ad9201|contador_bt_n:sc2|qp[2]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 1.397      ;
; 1.130 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[4] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[4] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 1.398      ;
; 1.139 ; AD9201:u_ad9201|contador_bt_n:sc2|qp[1]   ; AD9201:u_ad9201|contador_bt_n:sc2|qp[4]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 1.407      ;
; 1.192 ; AD9201:u_ad9201|contador_bt_n:sc2|qp[2]   ; AD9201:u_ad9201|contador_bt_n:sc2|qp[2]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 1.460      ;
; 1.195 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[2] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[6] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 1.463      ;
; 1.195 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[2] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[4] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 1.463      ;
; 1.196 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[5] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[5] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 1.464      ;
; 1.196 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[2] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[7] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 1.464      ;
; 1.198 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[3] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[3] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 1.466      ;
; 1.204 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[5] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[6] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 1.472      ;
; 1.205 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[5] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[4] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 1.473      ;
; 1.206 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[5] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[7] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 1.474      ;
; 1.214 ; AD9201:u_ad9201|contador_bt_n:sc2|qp[4]   ; AD9201:u_ad9201|contador_bt_n:sc2|qp[1]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 1.482      ;
; 1.235 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0]      ; AD9201:u_ad9201|fsm_toggle:sc4|qp[3]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 1.471      ;
; 1.235 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[5] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[3] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 1.503      ;
; 1.236 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[3]      ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 1.472      ;
; 1.244 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[0] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[1] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 1.512      ;
; 1.272 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[6] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[6] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 1.540      ;
; 1.291 ; AD9201:u_ad9201|contador_bt_10:sc3|qp[1]  ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.050     ; 1.427      ;
; 1.295 ; AD9201:u_ad9201|contador_bt_n:sc2|qp[0]   ; AD9201:u_ad9201|contador_bt_n:sc2|qp[2]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 1.563      ;
; 1.298 ; AD9201:u_ad9201|contador_bt_n:sc2|qp[3]   ; AD9201:u_ad9201|contador_bt_n:sc2|qp[4]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 1.566      ;
; 1.312 ; AD9201:u_ad9201|contador_bt_n:sc2|qp[0]   ; AD9201:u_ad9201|contador_bt_n:sc2|qp[1]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 1.580      ;
; 1.321 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[3] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[1] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 1.589      ;
; 1.322 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[3] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[5] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 1.590      ;
; 1.329 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[6] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[4] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 1.597      ;
; 1.330 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[6] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[7] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 1.598      ;
; 1.338 ; AD9201:u_ad9201|contador_bt_10:sc3|qp[0]  ; AD9201:u_ad9201|fsm_toggle:sc4|qp[3]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.049     ; 1.475      ;
; 1.342 ; AD9201:u_ad9201|contador_bt_10:sc3|qp[1]  ; AD9201:u_ad9201|fsm_toggle:sc4|qp[3]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.050     ; 1.478      ;
; 1.346 ; AD9201:u_ad9201|contador_bt_10:sc3|qp[0]  ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.049     ; 1.483      ;
; 1.359 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[6] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[3] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 1.627      ;
; 1.360 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[6] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[5] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 1.628      ;
; 1.363 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2]      ; AD9201:u_ad9201|fsm_toggle:sc4|qp[3]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 1.599      ;
; 1.372 ; AD9201:u_ad9201|contador_bt_n:sc2|qp[2]   ; AD9201:u_ad9201|contador_bt_n:sc2|qp[1]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 1.640      ;
; 1.392 ; AD9201:u_ad9201|contador_bt_10:sc3|qp[2]  ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.050     ; 1.528      ;
; 1.398 ; AD9201:u_ad9201|contador_bt_10:sc3|qp[0]  ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.049     ; 1.535      ;
; 1.401 ; AD9201:u_ad9201|contador_bt_10:sc3|qp[1]  ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.050     ; 1.537      ;
; 1.406 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[3] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[6] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 1.674      ;
; 1.407 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[3] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[4] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 1.675      ;
; 1.407 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[3] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[7] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 1.675      ;
; 1.417 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[7] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[1] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 1.685      ;
; 1.461 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1]      ; AD9201:u_ad9201|fsm_toggle:sc4|qp[3]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 1.697      ;
; 1.476 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[0] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[6] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 1.744      ;
; 1.477 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[0] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[4] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 1.745      ;
; 1.478 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[0] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[7] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 1.746      ;
; 1.478 ; AD9201:u_ad9201|contador_bt_10:sc3|qp[2]  ; AD9201:u_ad9201|fsm_toggle:sc4|qp[3]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.050     ; 1.614      ;
; 1.493 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[4] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[3] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 1.761      ;
; 1.494 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[4] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[5] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 1.762      ;
; 1.495 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[4] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[1] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 1.763      ;
; 1.497 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0]      ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 1.733      ;
; 1.507 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[0] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[3] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 1.775      ;
; 1.508 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[0] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[5] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 1.776      ;
; 1.537 ; AD9201:u_ad9201|contador_bt_10:sc3|qp[2]  ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.050     ; 1.673      ;
; 1.551 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0]      ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 1.787      ;
; 1.556 ; AD9201:u_ad9201|contador_bt_n:sc2|qp[1]   ; AD9201:u_ad9201|contador_bt_n:sc2|qp[3]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 1.824      ;
; 1.580 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[4] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[6] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 1.848      ;
; 1.581 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[4] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[7] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 1.849      ;
; 1.649 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[7] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[6] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 1.917      ;
; 1.650 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[7] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[4] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 1.918      ;
; 1.667 ; AD9201:u_ad9201|contador_bt_10:sc3|qp[1]  ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.050     ; 1.803      ;
; 1.679 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[7] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[3] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 1.947      ;
; 1.680 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[7] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[5] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 1.948      ;
+-------+-------------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'enet0_tx_clk_125m'                                                                                                                                   ;
+-------+---------------------------------------------+------------------+---------------------------------------------+-------------------+--------------+------------+------------+
; Slack ; From Node                                   ; To Node          ; Launch Clock                                ; Latch Clock       ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------+------------------+---------------------------------------------+-------------------+--------------+------------+------------+
; 5.548 ; altpll_component|auto_generated|pll1|clk[0] ; ENET0_TX_DATA[1] ; altpll_component|auto_generated|pll1|clk[0] ; enet0_tx_clk_125m ; -4.000       ; 4.449      ; 7.017      ;
; 5.571 ; altpll_component|auto_generated|pll1|clk[0] ; ENET0_TX_EN      ; altpll_component|auto_generated|pll1|clk[0] ; enet0_tx_clk_125m ; -4.000       ; 4.449      ; 7.040      ;
; 5.579 ; altpll_component|auto_generated|pll1|clk[0] ; ENET0_TX_DATA[2] ; altpll_component|auto_generated|pll1|clk[0] ; enet0_tx_clk_125m ; -4.000       ; 4.449      ; 7.048      ;
; 5.579 ; altpll_component|auto_generated|pll1|clk[0] ; ENET0_TX_DATA[3] ; altpll_component|auto_generated|pll1|clk[0] ; enet0_tx_clk_125m ; -4.000       ; 4.449      ; 7.048      ;
; 5.598 ; altpll_component|auto_generated|pll1|clk[0] ; ENET0_TX_DATA[1] ; altpll_component|auto_generated|pll1|clk[0] ; enet0_tx_clk_125m ; -4.000       ; 4.449      ; 7.067      ;
; 5.602 ; altpll_component|auto_generated|pll1|clk[0] ; ENET0_TX_DATA[0] ; altpll_component|auto_generated|pll1|clk[0] ; enet0_tx_clk_125m ; -4.000       ; 4.449      ; 7.071      ;
; 5.621 ; altpll_component|auto_generated|pll1|clk[0] ; ENET0_TX_EN      ; altpll_component|auto_generated|pll1|clk[0] ; enet0_tx_clk_125m ; -4.000       ; 4.449      ; 7.090      ;
; 5.629 ; altpll_component|auto_generated|pll1|clk[0] ; ENET0_TX_DATA[2] ; altpll_component|auto_generated|pll1|clk[0] ; enet0_tx_clk_125m ; -4.000       ; 4.449      ; 7.098      ;
; 5.629 ; altpll_component|auto_generated|pll1|clk[0] ; ENET0_TX_DATA[3] ; altpll_component|auto_generated|pll1|clk[0] ; enet0_tx_clk_125m ; -4.000       ; 4.449      ; 7.098      ;
; 5.652 ; altpll_component|auto_generated|pll1|clk[0] ; ENET0_TX_DATA[0] ; altpll_component|auto_generated|pll1|clk[0] ; enet0_tx_clk_125m ; -4.000       ; 4.449      ; 7.121      ;
+-------+---------------------------------------------+------------------+---------------------------------------------+-------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                   ; To Node                                                                                                                                                                                                                     ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; 6.994 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|rgmii_tx_clk_1 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|oddr:clk_oddr_inst|altddio_out:altddio_out_inst|ddio_out_86d:auto_generated|ddio_outa[0]~DFFHI ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -6.000       ; 0.149      ; 1.274      ;
; 7.123 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|rgmii_tx_clk_2 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|oddr:clk_oddr_inst|altddio_out:altddio_out_inst|ddio_out_86d:auto_generated|ddio_outa[0]~DFFLO ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -6.000       ; 0.149      ; 1.402      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                 ;
+-------+----------------------------------------+---------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node                                                 ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+---------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; 5.573 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[13]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.077     ; 2.348      ;
; 5.573 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[16]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.077     ; 2.348      ;
; 5.573 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[21]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.077     ; 2.348      ;
; 5.573 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[23]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.077     ; 2.348      ;
; 5.573 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[22]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.077     ; 2.348      ;
; 5.573 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[20]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.077     ; 2.348      ;
; 5.573 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[19]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.077     ; 2.348      ;
; 5.573 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[18]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.077     ; 2.348      ;
; 5.573 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[17]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.077     ; 2.348      ;
; 5.573 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[15]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.077     ; 2.348      ;
; 5.573 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[14]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.077     ; 2.348      ;
; 5.573 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[12]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.077     ; 2.348      ;
; 5.874 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[6]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.075     ; 2.049      ;
; 5.874 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[8]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.075     ; 2.049      ;
; 5.874 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[9]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.075     ; 2.049      ;
; 5.874 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[10]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.075     ; 2.049      ;
; 5.874 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[11]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.075     ; 2.049      ;
; 5.874 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[7]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.075     ; 2.049      ;
; 5.874 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[5]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.075     ; 2.049      ;
; 5.874 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[4]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.075     ; 2.049      ;
; 5.874 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[3]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.075     ; 2.049      ;
; 5.874 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[2]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.075     ; 2.049      ;
; 5.874 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[1]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.075     ; 2.049      ;
; 5.874 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[0]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.075     ; 2.049      ;
; 5.927 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|state[0]           ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.075     ; 1.996      ;
; 5.927 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|debounce_reg[0][3] ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.075     ; 1.996      ;
; 5.927 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|debounce_reg[0][2] ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.075     ; 1.996      ;
; 5.927 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|debounce_reg[0][1] ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.075     ; 1.996      ;
; 5.927 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|debounce_reg[0][0] ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.075     ; 1.996      ;
+-------+----------------------------------------+---------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'CLOCK_50'                                                                                                                      ;
+--------+--------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                            ; To Node                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+
; 17.131 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.046      ; 2.913      ;
; 17.131 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.046      ; 2.913      ;
; 17.131 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[3] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.046      ; 2.913      ;
; 17.131 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[4] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.046      ; 2.913      ;
; 17.131 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[5] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.046      ; 2.913      ;
; 17.131 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[6] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.046      ; 2.913      ;
; 17.131 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[7] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.046      ; 2.913      ;
; 17.131 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.046      ; 2.913      ;
; 17.270 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[3] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.046      ; 2.774      ;
; 17.270 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[3] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.046      ; 2.774      ;
; 17.270 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[3] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[3] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.046      ; 2.774      ;
; 17.270 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[3] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[4] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.046      ; 2.774      ;
; 17.270 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[3] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[5] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.046      ; 2.774      ;
; 17.270 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[3] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[6] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.046      ; 2.774      ;
; 17.270 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[3] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[7] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.046      ; 2.774      ;
; 17.270 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[3] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.046      ; 2.774      ;
; 17.335 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.046      ; 2.709      ;
; 17.335 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.046      ; 2.709      ;
; 17.335 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[3] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.046      ; 2.709      ;
; 17.335 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[4] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.046      ; 2.709      ;
; 17.335 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[5] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.046      ; 2.709      ;
; 17.335 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[6] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.046      ; 2.709      ;
; 17.335 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[7] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.046      ; 2.709      ;
; 17.335 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.046      ; 2.709      ;
; 17.489 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[3] ; AD9201:u_ad9201|contador_bt_10:sc3|qp[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.049      ; 2.558      ;
; 17.531 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[3] ; AD9201:u_ad9201|contador_bt_10:sc3|qp[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.050      ; 2.517      ;
; 17.531 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[3] ; AD9201:u_ad9201|contador_bt_10:sc3|qp[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.050      ; 2.517      ;
; 17.575 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2] ; AD9201:u_ad9201|contador_bt_10:sc3|qp[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.049      ; 2.472      ;
; 17.580 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.046      ; 2.464      ;
; 17.580 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.046      ; 2.464      ;
; 17.580 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[3] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.046      ; 2.464      ;
; 17.580 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[4] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.046      ; 2.464      ;
; 17.580 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[5] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.046      ; 2.464      ;
; 17.580 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[6] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.046      ; 2.464      ;
; 17.580 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[7] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.046      ; 2.464      ;
; 17.580 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.046      ; 2.464      ;
; 17.608 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2] ; AD9201:u_ad9201|contador_bt_10:sc3|qp[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.050      ; 2.440      ;
; 17.608 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2] ; AD9201:u_ad9201|contador_bt_10:sc3|qp[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.050      ; 2.440      ;
; 17.646 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1] ; AD9201:u_ad9201|contador_bt_n:sc2|qp[0]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.049      ; 2.401      ;
; 17.646 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1] ; AD9201:u_ad9201|contador_bt_n:sc2|qp[2]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.049      ; 2.401      ;
; 17.646 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1] ; AD9201:u_ad9201|contador_bt_n:sc2|qp[3]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.049      ; 2.401      ;
; 17.646 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1] ; AD9201:u_ad9201|contador_bt_n:sc2|qp[4]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.049      ; 2.401      ;
; 17.646 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1] ; AD9201:u_ad9201|contador_bt_n:sc2|qp[1]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.049      ; 2.401      ;
; 17.705 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1] ; AD9201:u_ad9201|contador_bt_10:sc3|qp[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.049      ; 2.342      ;
; 17.737 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[3] ; AD9201:u_ad9201|contador_bt_n:sc2|qp[0]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.049      ; 2.310      ;
; 17.737 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[3] ; AD9201:u_ad9201|contador_bt_n:sc2|qp[2]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.049      ; 2.310      ;
; 17.737 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[3] ; AD9201:u_ad9201|contador_bt_n:sc2|qp[3]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.049      ; 2.310      ;
; 17.737 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[3] ; AD9201:u_ad9201|contador_bt_n:sc2|qp[4]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.049      ; 2.310      ;
; 17.737 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[3] ; AD9201:u_ad9201|contador_bt_n:sc2|qp[1]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.049      ; 2.310      ;
; 17.742 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1] ; AD9201:u_ad9201|contador_bt_10:sc3|qp[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.050      ; 2.306      ;
; 17.742 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1] ; AD9201:u_ad9201|contador_bt_10:sc3|qp[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.050      ; 2.306      ;
; 17.849 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2] ; AD9201:u_ad9201|contador_bt_n:sc2|qp[0]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.049      ; 2.198      ;
; 17.849 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2] ; AD9201:u_ad9201|contador_bt_n:sc2|qp[2]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.049      ; 2.198      ;
; 17.849 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2] ; AD9201:u_ad9201|contador_bt_n:sc2|qp[3]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.049      ; 2.198      ;
; 17.849 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2] ; AD9201:u_ad9201|contador_bt_n:sc2|qp[4]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.049      ; 2.198      ;
; 17.849 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2] ; AD9201:u_ad9201|contador_bt_n:sc2|qp[1]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.049      ; 2.198      ;
; 18.094 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0] ; AD9201:u_ad9201|contador_bt_n:sc2|qp[0]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.049      ; 1.953      ;
; 18.094 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0] ; AD9201:u_ad9201|contador_bt_n:sc2|qp[2]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.049      ; 1.953      ;
; 18.094 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0] ; AD9201:u_ad9201|contador_bt_n:sc2|qp[3]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.049      ; 1.953      ;
; 18.094 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0] ; AD9201:u_ad9201|contador_bt_n:sc2|qp[4]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.049      ; 1.953      ;
; 18.094 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0] ; AD9201:u_ad9201|contador_bt_n:sc2|qp[1]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.049      ; 1.953      ;
+--------+--------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'CLOCK_50'                                                                                                                      ;
+-------+--------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                            ; To Node                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.374 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0] ; AD9201:u_ad9201|contador_bt_n:sc2|qp[0]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.271      ; 1.831      ;
; 1.374 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0] ; AD9201:u_ad9201|contador_bt_n:sc2|qp[2]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.271      ; 1.831      ;
; 1.374 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0] ; AD9201:u_ad9201|contador_bt_n:sc2|qp[3]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.271      ; 1.831      ;
; 1.374 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0] ; AD9201:u_ad9201|contador_bt_n:sc2|qp[4]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.271      ; 1.831      ;
; 1.374 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0] ; AD9201:u_ad9201|contador_bt_n:sc2|qp[1]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.271      ; 1.831      ;
; 1.545 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2] ; AD9201:u_ad9201|contador_bt_n:sc2|qp[0]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.271      ; 2.002      ;
; 1.545 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2] ; AD9201:u_ad9201|contador_bt_n:sc2|qp[2]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.271      ; 2.002      ;
; 1.545 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2] ; AD9201:u_ad9201|contador_bt_n:sc2|qp[3]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.271      ; 2.002      ;
; 1.545 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2] ; AD9201:u_ad9201|contador_bt_n:sc2|qp[4]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.271      ; 2.002      ;
; 1.545 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2] ; AD9201:u_ad9201|contador_bt_n:sc2|qp[1]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.271      ; 2.002      ;
; 1.700 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[3] ; AD9201:u_ad9201|contador_bt_n:sc2|qp[0]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.271      ; 2.157      ;
; 1.700 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[3] ; AD9201:u_ad9201|contador_bt_n:sc2|qp[2]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.271      ; 2.157      ;
; 1.700 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[3] ; AD9201:u_ad9201|contador_bt_n:sc2|qp[3]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.271      ; 2.157      ;
; 1.700 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[3] ; AD9201:u_ad9201|contador_bt_n:sc2|qp[4]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.271      ; 2.157      ;
; 1.700 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[3] ; AD9201:u_ad9201|contador_bt_n:sc2|qp[1]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.271      ; 2.157      ;
; 1.722 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1] ; AD9201:u_ad9201|contador_bt_10:sc3|qp[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.271      ; 2.179      ;
; 1.722 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1] ; AD9201:u_ad9201|contador_bt_10:sc3|qp[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.271      ; 2.179      ;
; 1.750 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1] ; AD9201:u_ad9201|contador_bt_n:sc2|qp[0]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.271      ; 2.207      ;
; 1.750 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1] ; AD9201:u_ad9201|contador_bt_n:sc2|qp[2]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.271      ; 2.207      ;
; 1.750 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1] ; AD9201:u_ad9201|contador_bt_n:sc2|qp[3]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.271      ; 2.207      ;
; 1.750 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1] ; AD9201:u_ad9201|contador_bt_n:sc2|qp[4]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.271      ; 2.207      ;
; 1.750 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1] ; AD9201:u_ad9201|contador_bt_n:sc2|qp[1]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.271      ; 2.207      ;
; 1.753 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1] ; AD9201:u_ad9201|contador_bt_10:sc3|qp[0]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.271      ; 2.210      ;
; 1.769 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2] ; AD9201:u_ad9201|contador_bt_10:sc3|qp[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.271      ; 2.226      ;
; 1.769 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2] ; AD9201:u_ad9201|contador_bt_10:sc3|qp[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.271      ; 2.226      ;
; 1.800 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2] ; AD9201:u_ad9201|contador_bt_10:sc3|qp[0]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.271      ; 2.257      ;
; 1.851 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.268      ; 2.305      ;
; 1.851 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[2] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.268      ; 2.305      ;
; 1.851 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[3] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.268      ; 2.305      ;
; 1.851 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[4] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.268      ; 2.305      ;
; 1.851 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[5] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.268      ; 2.305      ;
; 1.851 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[6] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.268      ; 2.305      ;
; 1.851 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[7] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.268      ; 2.305      ;
; 1.851 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[1] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.268      ; 2.305      ;
; 1.903 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[3] ; AD9201:u_ad9201|contador_bt_10:sc3|qp[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.271      ; 2.360      ;
; 1.903 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[3] ; AD9201:u_ad9201|contador_bt_10:sc3|qp[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.271      ; 2.360      ;
; 1.934 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[3] ; AD9201:u_ad9201|contador_bt_10:sc3|qp[0]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.271      ; 2.391      ;
; 2.113 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.268      ; 2.567      ;
; 2.113 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[2] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.268      ; 2.567      ;
; 2.113 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[3] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.268      ; 2.567      ;
; 2.113 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[4] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.268      ; 2.567      ;
; 2.113 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[5] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.268      ; 2.567      ;
; 2.113 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[6] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.268      ; 2.567      ;
; 2.113 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[7] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.268      ; 2.567      ;
; 2.113 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[1] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.268      ; 2.567      ;
; 2.182 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[3] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.268      ; 2.636      ;
; 2.182 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[3] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[2] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.268      ; 2.636      ;
; 2.182 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[3] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[3] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.268      ; 2.636      ;
; 2.182 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[3] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[4] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.268      ; 2.636      ;
; 2.182 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[3] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[5] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.268      ; 2.636      ;
; 2.182 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[3] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[6] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.268      ; 2.636      ;
; 2.182 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[3] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[7] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.268      ; 2.636      ;
; 2.182 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[3] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[1] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.268      ; 2.636      ;
; 2.318 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.268      ; 2.772      ;
; 2.318 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[2] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.268      ; 2.772      ;
; 2.318 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[3] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.268      ; 2.772      ;
; 2.318 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[4] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.268      ; 2.772      ;
; 2.318 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[5] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.268      ; 2.772      ;
; 2.318 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[6] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.268      ; 2.772      ;
; 2.318 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[7] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.268      ; 2.772      ;
; 2.318 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[1] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.268      ; 2.772      ;
+-------+--------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                  ;
+-------+----------------------------------------+---------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node                                                 ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+---------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; 1.569 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|state[0]           ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 1.840      ;
; 1.569 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|debounce_reg[0][3] ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 1.840      ;
; 1.569 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|debounce_reg[0][2] ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 1.840      ;
; 1.569 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|debounce_reg[0][1] ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 1.840      ;
; 1.569 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|debounce_reg[0][0] ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 1.840      ;
; 1.628 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[6]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 1.900      ;
; 1.628 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[8]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 1.900      ;
; 1.628 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[9]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 1.900      ;
; 1.628 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[10]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 1.900      ;
; 1.628 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[11]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 1.900      ;
; 1.628 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[7]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 1.900      ;
; 1.628 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[5]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 1.900      ;
; 1.628 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[4]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 1.900      ;
; 1.628 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[3]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 1.900      ;
; 1.628 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[2]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 1.900      ;
; 1.628 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[1]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 1.900      ;
; 1.628 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[0]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 1.900      ;
; 1.909 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[13]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 2.178      ;
; 1.909 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[16]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 2.178      ;
; 1.909 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[21]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 2.178      ;
; 1.909 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[23]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 2.178      ;
; 1.909 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[22]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 2.178      ;
; 1.909 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[20]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 2.178      ;
; 1.909 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[19]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 2.178      ;
; 1.909 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[18]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 2.178      ;
; 1.909 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[17]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 2.178      ;
; 1.909 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[15]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 2.178      ;
; 1.909 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[14]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 2.178      ;
; 1.909 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[12]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 2.178      ;
+-------+----------------------------------------+---------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 2
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 10.972 ns




+-----------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                 ;
+------------+-----------------+---------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                  ; Note ;
+------------+-----------------+---------------------------------------------+------+
; 147.23 MHz ; 147.23 MHz      ; altpll_component|auto_generated|pll1|clk[0] ;      ;
; 185.08 MHz ; 185.08 MHz      ; enet0_rx_clk_125m                           ;      ;
; 244.8 MHz  ; 244.8 MHz       ; CLOCK_50                                    ;      ;
+------------+-----------------+---------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+----------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                   ;
+---------------------------------------------+--------+---------------+
; Clock                                       ; Slack  ; End Point TNS ;
+---------------------------------------------+--------+---------------+
; altpll_component|auto_generated|pll1|clk[1] ; 0.182  ; 0.000         ;
; enet0_rx_clk_125m                           ; 0.876  ; 0.000         ;
; altpll_component|auto_generated|pll1|clk[0] ; 1.208  ; 0.000         ;
; enet0_tx_clk_125m                           ; 4.088  ; 0.000         ;
; CLOCK_50                                    ; 15.915 ; 0.000         ;
+---------------------------------------------+--------+---------------+


+---------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                   ;
+---------------------------------------------+-------+---------------+
; Clock                                       ; Slack ; End Point TNS ;
+---------------------------------------------+-------+---------------+
; altpll_component|auto_generated|pll1|clk[0] ; 0.304 ; 0.000         ;
; CLOCK_50                                    ; 0.353 ; 0.000         ;
; enet0_rx_clk_125m                           ; 0.354 ; 0.000         ;
; enet0_tx_clk_125m                           ; 5.334 ; 0.000         ;
; altpll_component|auto_generated|pll1|clk[1] ; 6.901 ; 0.000         ;
+---------------------------------------------+-------+---------------+


+----------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                                ;
+---------------------------------------------+--------+---------------+
; Clock                                       ; Slack  ; End Point TNS ;
+---------------------------------------------+--------+---------------+
; altpll_component|auto_generated|pll1|clk[0] ; 5.798  ; 0.000         ;
; CLOCK_50                                    ; 17.371 ; 0.000         ;
+---------------------------------------------+--------+---------------+


+---------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                                ;
+---------------------------------------------+-------+---------------+
; Clock                                       ; Slack ; End Point TNS ;
+---------------------------------------------+-------+---------------+
; CLOCK_50                                    ; 1.283 ; 0.000         ;
; altpll_component|auto_generated|pll1|clk[0] ; 1.440 ; 0.000         ;
+---------------------------------------------+-------+---------------+


+---------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                    ;
+---------------------------------------------+-------+---------------+
; Clock                                       ; Slack ; End Point TNS ;
+---------------------------------------------+-------+---------------+
; enet0_rx_clk_125m                           ; 3.651 ; 0.000         ;
; altpll_component|auto_generated|pll1|clk[0] ; 3.690 ; 0.000         ;
; altpll_component|auto_generated|pll1|clk[1] ; 3.790 ; 0.000         ;
; enet0_tx_clk_125m                           ; 3.790 ; 0.000         ;
; enet1_tx_clk_125m                           ; 3.790 ; 0.000         ;
; enet1_rx_clk_125m                           ; 4.000 ; 0.000         ;
; CLOCK_50                                    ; 9.566 ; 0.000         ;
+---------------------------------------------+-------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                   ; To Node                                                                                                                                                                                                                     ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; 0.182 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|rgmii_tx_clk_1 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|oddr:clk_oddr_inst|altddio_out:altddio_out_inst|ddio_out_86d:auto_generated|ddio_outa[0]~DFFHI ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 2.000        ; -0.205     ; 1.242      ;
; 0.318 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|rgmii_tx_clk_2 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|oddr:clk_oddr_inst|altddio_out:altddio_out_inst|ddio_out_86d:auto_generated|ddio_outa[0]~DFFLO ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 2.000        ; -0.205     ; 1.364      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'enet0_rx_clk_125m'                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                              ; To Node                                                                                                                                                                                                                                             ; Launch Clock           ; Latch Clock       ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------+--------------+------------+------------+
; 0.876 ; ENET0_RX_DATA[2]                                                                                                                                                       ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_cell_h[3] ; virt_enet0_rx_clk_125m ; enet0_rx_clk_125m ; 2.000        ; 2.612      ; 2.485      ;
; 0.890 ; ENET0_RX_DV                                                                                                                                                            ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_cell_h[0] ; virt_enet0_rx_clk_125m ; enet0_rx_clk_125m ; 2.000        ; 2.612      ; 2.471      ;
; 0.913 ; ENET0_RX_DATA[0]                                                                                                                                                       ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_cell_h[1] ; virt_enet0_rx_clk_125m ; enet0_rx_clk_125m ; 2.000        ; 2.647      ; 2.483      ;
; 0.938 ; ENET0_RX_DATA[2]                                                                                                                                                       ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_cell_l[3] ; virt_enet0_rx_clk_125m ; enet0_rx_clk_125m ; 2.000        ; 2.674      ; 2.485      ;
; 0.956 ; ENET0_RX_DV                                                                                                                                                            ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_cell_l[0] ; virt_enet0_rx_clk_125m ; enet0_rx_clk_125m ; 2.000        ; 2.674      ; 2.467      ;
; 0.958 ; ENET0_RX_DATA[1]                                                                                                                                                       ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_cell_h[2] ; virt_enet0_rx_clk_125m ; enet0_rx_clk_125m ; 2.000        ; 2.647      ; 2.438      ;
; 0.964 ; ENET0_RX_DATA[3]                                                                                                                                                       ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_cell_h[4] ; virt_enet0_rx_clk_125m ; enet0_rx_clk_125m ; 2.000        ; 2.650      ; 2.435      ;
; 0.972 ; ENET0_RX_DATA[0]                                                                                                                                                       ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_cell_l[1] ; virt_enet0_rx_clk_125m ; enet0_rx_clk_125m ; 2.000        ; 2.708      ; 2.485      ;
; 1.022 ; ENET0_RX_DATA[1]                                                                                                                                                       ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_cell_l[2] ; virt_enet0_rx_clk_125m ; enet0_rx_clk_125m ; 2.000        ; 2.708      ; 2.435      ;
; 1.026 ; ENET0_RX_DATA[3]                                                                                                                                                       ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_cell_l[4] ; virt_enet0_rx_clk_125m ; enet0_rx_clk_125m ; 2.000        ; 2.711      ; 2.434      ;
; 2.597 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[4] ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg                                                                            ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.068     ; 5.334      ;
; 2.607 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[6]   ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg                                                                            ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.071     ; 5.321      ;
; 2.608 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[8]                                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[11]                                                                                                                ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.072     ; 5.319      ;
; 2.616 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[9]                                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[11]                                                                                                                ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.072     ; 5.311      ;
; 2.632 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[3]   ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg                                                                            ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.071     ; 5.296      ;
; 2.635 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[8]                                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_commit_reg[5]                                                                                                          ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.071     ; 5.293      ;
; 2.635 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[8]                                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_commit_reg[10]                                                                                                         ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.071     ; 5.293      ;
; 2.635 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[8]                                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_commit_reg[9]                                                                                                          ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.071     ; 5.293      ;
; 2.635 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[8]                                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_commit_reg[8]                                                                                                          ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.071     ; 5.293      ;
; 2.643 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[9]                                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_commit_reg[5]                                                                                                          ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.071     ; 5.285      ;
; 2.643 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[9]                                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_commit_reg[10]                                                                                                         ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.071     ; 5.285      ;
; 2.643 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[9]                                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_commit_reg[9]                                                                                                          ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.071     ; 5.285      ;
; 2.643 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[9]                                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_commit_reg[8]                                                                                                          ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.071     ; 5.285      ;
; 2.685 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[6]                                  ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[11]                                                                                                                ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.073     ; 5.241      ;
; 2.687 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[2]                                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[11]                                                                                                                ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.069     ; 5.243      ;
; 2.698 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[12]                                   ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[11]                                                                                                                ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.070     ; 5.231      ;
; 2.712 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[6]                                  ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_commit_reg[5]                                                                                                          ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.072     ; 5.215      ;
; 2.712 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[6]                                  ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_commit_reg[10]                                                                                                         ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.072     ; 5.215      ;
; 2.712 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[6]                                  ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_commit_reg[9]                                                                                                          ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.072     ; 5.215      ;
; 2.712 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[6]                                  ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_commit_reg[8]                                                                                                          ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.072     ; 5.215      ;
; 2.712 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[0] ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg                                                                            ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.069     ; 5.218      ;
; 2.714 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[2]                                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_commit_reg[5]                                                                                                          ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.068     ; 5.217      ;
; 2.714 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[2]                                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_commit_reg[10]                                                                                                         ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.068     ; 5.217      ;
; 2.714 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[2]                                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_commit_reg[9]                                                                                                          ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.068     ; 5.217      ;
; 2.714 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[2]                                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_commit_reg[8]                                                                                                          ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.068     ; 5.217      ;
; 2.725 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[12]                                   ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_commit_reg[5]                                                                                                          ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.069     ; 5.205      ;
; 2.725 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[12]                                   ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_commit_reg[10]                                                                                                         ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.069     ; 5.205      ;
; 2.725 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[12]                                   ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_commit_reg[9]                                                                                                          ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.069     ; 5.205      ;
; 2.725 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[12]                                   ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_commit_reg[8]                                                                                                          ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.069     ; 5.205      ;
; 2.737 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[1]   ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg                                                                            ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.068     ; 5.194      ;
; 2.745 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[4]                                  ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[11]                                                                                                                ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.072     ; 5.182      ;
; 2.746 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[8]                                         ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[11]                                                                                                                ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.070     ; 5.183      ;
; 2.750 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[4]                                         ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[11]                                                                                                                ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.072     ; 5.177      ;
; 2.772 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[4]                                  ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_commit_reg[5]                                                                                                          ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.071     ; 5.156      ;
; 2.772 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[4]                                  ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_commit_reg[10]                                                                                                         ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.071     ; 5.156      ;
; 2.772 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[4]                                  ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_commit_reg[9]                                                                                                          ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.071     ; 5.156      ;
; 2.772 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[4]                                  ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_commit_reg[8]                                                                                                          ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.071     ; 5.156      ;
; 2.773 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[8]                                         ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_commit_reg[5]                                                                                                          ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.069     ; 5.157      ;
; 2.773 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[8]                                         ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_commit_reg[10]                                                                                                         ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.069     ; 5.157      ;
; 2.773 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[8]                                         ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_commit_reg[9]                                                                                                          ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.069     ; 5.157      ;
; 2.773 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[8]                                         ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_commit_reg[8]                                                                                                          ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.069     ; 5.157      ;
; 2.773 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[5]                                  ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[11]                                                                                                                ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.072     ; 5.154      ;
; 2.776 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[3] ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg                                                                            ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.068     ; 5.155      ;
; 2.777 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[4]                                         ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_commit_reg[5]                                                                                                          ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.071     ; 5.151      ;
; 2.777 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[4]                                         ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_commit_reg[10]                                                                                                         ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.071     ; 5.151      ;
; 2.777 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[4]                                         ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_commit_reg[9]                                                                                                          ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.071     ; 5.151      ;
; 2.777 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[4]                                         ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_commit_reg[8]                                                                                                          ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.071     ; 5.151      ;
; 2.790 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[4]   ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg                                                                            ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.068     ; 5.141      ;
; 2.795 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[2]                                         ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[11]                                                                                                                ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.072     ; 5.132      ;
; 2.800 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[5]                                  ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_commit_reg[5]                                                                                                          ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.071     ; 5.128      ;
; 2.800 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[5]                                  ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_commit_reg[10]                                                                                                         ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.071     ; 5.128      ;
; 2.800 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[5]                                  ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_commit_reg[9]                                                                                                          ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.071     ; 5.128      ;
; 2.800 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[5]                                  ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_commit_reg[8]                                                                                                          ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.071     ; 5.128      ;
; 2.800 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[3]                                         ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[11]                                                                                                                ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.072     ; 5.127      ;
; 2.817 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[11]                                   ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[11]                                                                                                                ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.072     ; 5.110      ;
; 2.821 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[7] ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg                                                                            ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.069     ; 5.109      ;
; 2.822 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[2]                                         ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_commit_reg[5]                                                                                                          ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.071     ; 5.106      ;
; 2.822 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[2]                                         ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_commit_reg[10]                                                                                                         ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.071     ; 5.106      ;
; 2.822 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[2]                                         ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_commit_reg[9]                                                                                                          ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.071     ; 5.106      ;
; 2.822 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[2]                                         ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_commit_reg[8]                                                                                                          ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.071     ; 5.106      ;
; 2.823 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[1]                                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[11]                                                                                                                ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.069     ; 5.107      ;
; 2.825 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync2_reg[7]                              ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[11]                                                                                                                ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.055     ; 5.119      ;
; 2.827 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[3]                                         ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_commit_reg[5]                                                                                                          ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.071     ; 5.101      ;
; 2.827 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[3]                                         ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_commit_reg[10]                                                                                                         ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.071     ; 5.101      ;
; 2.827 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[3]                                         ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_commit_reg[9]                                                                                                          ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.071     ; 5.101      ;
; 2.827 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[3]                                         ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_commit_reg[8]                                                                                                          ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.071     ; 5.101      ;
; 2.829 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[7]                                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[11]                                                                                                                ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.055     ; 5.115      ;
; 2.837 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[6]                                         ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[11]                                                                                                                ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.072     ; 5.090      ;
; 2.844 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[11]                                   ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_commit_reg[5]                                                                                                          ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.071     ; 5.084      ;
; 2.844 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[11]                                   ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_commit_reg[10]                                                                                                         ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.071     ; 5.084      ;
; 2.844 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[11]                                   ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_commit_reg[9]                                                                                                          ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.071     ; 5.084      ;
; 2.844 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[11]                                   ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_commit_reg[8]                                                                                                          ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.071     ; 5.084      ;
; 2.844 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[5]   ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg                                                                            ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.068     ; 5.087      ;
; 2.850 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[1]                                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_commit_reg[5]                                                                                                          ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.068     ; 5.081      ;
; 2.850 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[1]                                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_commit_reg[10]                                                                                                         ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.068     ; 5.081      ;
; 2.850 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[1]                                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_commit_reg[9]                                                                                                          ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.068     ; 5.081      ;
; 2.850 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[1]                                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_commit_reg[8]                                                                                                          ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.068     ; 5.081      ;
; 2.852 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync2_reg[7]                              ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_commit_reg[5]                                                                                                          ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.054     ; 5.093      ;
; 2.852 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync2_reg[7]                              ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_commit_reg[10]                                                                                                         ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.054     ; 5.093      ;
; 2.852 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync2_reg[7]                              ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_commit_reg[9]                                                                                                          ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.054     ; 5.093      ;
; 2.852 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync2_reg[7]                              ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_commit_reg[8]                                                                                                          ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.054     ; 5.093      ;
; 2.855 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[8]                                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[8]                                                                                                               ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.074     ; 5.070      ;
; 2.855 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[8]                                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[12]                                                                                                              ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.074     ; 5.070      ;
; 2.855 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[8]                                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[9]                                                                                                               ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.074     ; 5.070      ;
; 2.855 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[8]                                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[10]                                                                                                              ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.074     ; 5.070      ;
; 2.855 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[8]                                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[11]                                                                                                              ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.074     ; 5.070      ;
; 2.856 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[10]                                   ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[11]                                                                                                                ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.072     ; 5.071      ;
; 2.856 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[7]                                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_commit_reg[5]                                                                                                          ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.054     ; 5.089      ;
; 2.856 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[7]                                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_commit_reg[10]                                                                                                         ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.054     ; 5.089      ;
; 2.856 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[7]                                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_commit_reg[9]                                                                                                          ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.054     ; 5.089      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                         ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                 ; To Node                                                                                                                                                  ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; 1.208 ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[3]                    ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[24]                                  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.071     ; 6.720      ;
; 1.334 ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[2]                    ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[30]                                  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.297      ; 6.962      ;
; 1.344 ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[2]                    ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[24]                                  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.074     ; 6.581      ;
; 1.383 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_rx:ip_eth_rx_inst|hdr_sum_reg[9]        ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_rx:ip_eth_rx_inst|state_reg.STATE_WAIT_LAST            ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.078     ; 6.538      ;
; 1.385 ; fpga_core:core_inst|eth_axis_rx:eth_axis_rx_inst|m_eth_payload_axis_tdata_reg[1]                                                          ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_rx:ip_eth_rx_inst|state_reg.STATE_WAIT_LAST            ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.078     ; 6.536      ;
; 1.395 ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[7]                    ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[24]                                  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.071     ; 6.533      ;
; 1.416 ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[1]                    ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[24]                                  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.074     ; 6.509      ;
; 1.427 ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[3]                    ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[30]                                  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.300      ; 6.872      ;
; 1.428 ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[4]                    ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[24]                                  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.070     ; 6.501      ;
; 1.440 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_rx:ip_eth_rx_inst|hdr_sum_reg[13]       ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_rx:ip_eth_rx_inst|state_reg.STATE_WAIT_LAST            ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.074     ; 6.485      ;
; 1.454 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[5]       ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_commit_reg[0]               ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.073     ; 6.472      ;
; 1.454 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[5]       ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_commit_reg[6]               ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.073     ; 6.472      ;
; 1.454 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[5]       ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_commit_reg[7]               ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.073     ; 6.472      ;
; 1.454 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[5]       ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_commit_reg[8]               ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.073     ; 6.472      ;
; 1.454 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[5]       ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_commit_reg[10]              ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.073     ; 6.472      ;
; 1.457 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_rx:ip_eth_rx_inst|hdr_sum_reg[8]        ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_rx:ip_eth_rx_inst|state_reg.STATE_WAIT_LAST            ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.078     ; 6.464      ;
; 1.460 ; fpga_core:core_inst|eth_axis_rx:eth_axis_rx_inst|m_eth_payload_axis_tdata_reg[0]                                                          ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_rx:ip_eth_rx_inst|state_reg.STATE_WAIT_LAST            ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.078     ; 6.461      ;
; 1.465 ; fpga_core:core_inst|d[0]                                                                                                                  ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[30]                                  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.310      ; 6.844      ;
; 1.467 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[5]       ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_commit_reg[5]               ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.073     ; 6.459      ;
; 1.467 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[5]       ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_commit_reg[4]               ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.073     ; 6.459      ;
; 1.467 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[5]       ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_commit_reg[3]               ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.073     ; 6.459      ;
; 1.467 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[5]       ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_commit_reg[2]               ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.073     ; 6.459      ;
; 1.467 ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[4]                    ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[30]                                  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.301      ; 6.833      ;
; 1.472 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_rx:ip_eth_rx_inst|hdr_sum_reg[11]       ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_rx:ip_eth_rx_inst|state_reg.STATE_WAIT_LAST            ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.078     ; 6.449      ;
; 1.472 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[5]       ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_commit_reg[1]               ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.074     ; 6.453      ;
; 1.472 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[5]       ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_commit_reg[9]               ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.074     ; 6.453      ;
; 1.472 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[5]       ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_commit_reg[12]              ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.074     ; 6.453      ;
; 1.512 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_rx:ip_eth_rx_inst|hdr_sum_reg[12]       ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_rx:ip_eth_rx_inst|state_reg.STATE_WAIT_LAST            ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.074     ; 6.413      ;
; 1.514 ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[5]                    ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[24]                                  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.070     ; 6.415      ;
; 1.540 ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[3]                    ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[28]                                  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.300      ; 6.759      ;
; 1.567 ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|ip_source_ip_reg[21]               ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[24]                                  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.069     ; 6.363      ;
; 1.571 ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[3]                    ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[29]                                  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.300      ; 6.728      ;
; 1.581 ; fpga_core:core_inst|eth_axis_rx:eth_axis_rx_inst|m_eth_payload_axis_tdata_reg[3]                                                          ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_rx:ip_eth_rx_inst|state_reg.STATE_WAIT_LAST            ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.078     ; 6.340      ;
; 1.581 ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[6]                    ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[24]                                  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.071     ; 6.347      ;
; 1.587 ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[3]                    ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[31]                                  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.298      ; 6.710      ;
; 1.601 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[3]       ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_commit_reg[0]               ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.071     ; 6.327      ;
; 1.601 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[3]       ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_commit_reg[6]               ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.071     ; 6.327      ;
; 1.601 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[3]       ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_commit_reg[7]               ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.071     ; 6.327      ;
; 1.601 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[3]       ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_commit_reg[8]               ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.071     ; 6.327      ;
; 1.601 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[3]       ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_commit_reg[10]              ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.071     ; 6.327      ;
; 1.605 ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[5]                    ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[30]                                  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.301      ; 6.695      ;
; 1.614 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[3]       ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_commit_reg[5]               ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.071     ; 6.314      ;
; 1.614 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[3]       ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_commit_reg[4]               ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.071     ; 6.314      ;
; 1.614 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[3]       ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_commit_reg[3]               ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.071     ; 6.314      ;
; 1.614 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[3]       ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_commit_reg[2]               ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.071     ; 6.314      ;
; 1.614 ; fpga_core:core_inst|d[2]                                                                                                                  ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[30]                                  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.309      ; 6.694      ;
; 1.614 ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[7]                    ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[30]                                  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.300      ; 6.685      ;
; 1.619 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[3]       ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_commit_reg[1]               ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.072     ; 6.308      ;
; 1.619 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[3]       ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_commit_reg[9]               ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.072     ; 6.308      ;
; 1.619 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[3]       ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_commit_reg[12]              ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.072     ; 6.308      ;
; 1.624 ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[2]                    ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[28]                                  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.297      ; 6.672      ;
; 1.635 ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[1]                    ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[30]                                  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.297      ; 6.661      ;
; 1.636 ; fpga_core:core_inst|d[1]                                                                                                                  ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[30]                                  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.310      ; 6.673      ;
; 1.641 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_rx:ip_eth_rx_inst|hdr_sum_reg[10]       ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_rx:ip_eth_rx_inst|state_reg.STATE_WAIT_LAST            ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.078     ; 6.280      ;
; 1.641 ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[3]                    ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[25]                                  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.294      ; 6.652      ;
; 1.642 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[10]      ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_commit_reg[0]               ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.075     ; 6.282      ;
; 1.642 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[10]      ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_commit_reg[6]               ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.075     ; 6.282      ;
; 1.642 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[10]      ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_commit_reg[7]               ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.075     ; 6.282      ;
; 1.642 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[10]      ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_commit_reg[8]               ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.075     ; 6.282      ;
; 1.642 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[10]      ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_commit_reg[10]              ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.075     ; 6.282      ;
; 1.645 ; fpga_core:core_inst|eth_axis_rx:eth_axis_rx_inst|m_eth_payload_axis_tdata_reg[2]                                                          ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_rx:ip_eth_rx_inst|state_reg.STATE_WAIT_LAST            ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.078     ; 6.276      ;
; 1.647 ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[3]                    ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[27]                                  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.305      ; 6.657      ;
; 1.655 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[10]      ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_commit_reg[5]               ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.075     ; 6.269      ;
; 1.655 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[10]      ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_commit_reg[4]               ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.075     ; 6.269      ;
; 1.655 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[10]      ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_commit_reg[3]               ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.075     ; 6.269      ;
; 1.655 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[10]      ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_commit_reg[2]               ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.075     ; 6.269      ;
; 1.659 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync2_reg[6] ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_commit_reg[0]               ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.069     ; 6.271      ;
; 1.659 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync2_reg[6] ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_commit_reg[6]               ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.069     ; 6.271      ;
; 1.659 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync2_reg[6] ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_commit_reg[7]               ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.069     ; 6.271      ;
; 1.659 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync2_reg[6] ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_commit_reg[8]               ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.069     ; 6.271      ;
; 1.659 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync2_reg[6] ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_commit_reg[10]              ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.069     ; 6.271      ;
; 1.660 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[10]      ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_commit_reg[1]               ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.076     ; 6.263      ;
; 1.660 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[10]      ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_commit_reg[9]               ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.076     ; 6.263      ;
; 1.660 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[10]      ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_commit_reg[12]              ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.076     ; 6.263      ;
; 1.663 ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[2]                    ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[31]                                  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.295      ; 6.631      ;
; 1.672 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync2_reg[6] ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_commit_reg[5]               ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.069     ; 6.258      ;
; 1.672 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync2_reg[6] ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_commit_reg[4]               ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.069     ; 6.258      ;
; 1.672 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync2_reg[6] ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_commit_reg[3]               ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.069     ; 6.258      ;
; 1.672 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync2_reg[6] ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_commit_reg[2]               ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.069     ; 6.258      ;
; 1.677 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync2_reg[6] ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_commit_reg[1]               ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.070     ; 6.252      ;
; 1.677 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync2_reg[6] ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_commit_reg[9]               ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.070     ; 6.252      ;
; 1.677 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync2_reg[6] ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_commit_reg[12]              ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.070     ; 6.252      ;
; 1.683 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_rx:ip_eth_rx_inst|hdr_sum_reg[3]        ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_rx:ip_eth_rx_inst|state_reg.STATE_WAIT_LAST            ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.076     ; 6.240      ;
; 1.702 ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[3]                    ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[26]                                  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.300      ; 6.597      ;
; 1.703 ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[10]                   ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[24]                                  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.075     ; 6.221      ;
; 1.705 ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[2]                    ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[29]                                  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.297      ; 6.591      ;
; 1.709 ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[0]                    ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[30]                                  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.293      ; 6.583      ;
; 1.716 ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[8]                    ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[30]                                  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.300      ; 6.583      ;
; 1.720 ; fpga_core:core_inst|d[3]                                                                                                                  ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[30]                                  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.310      ; 6.589      ;
; 1.725 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_tx:ip_eth_tx_inst|hdr_ptr_reg[0]        ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_tx:ip_eth_tx_inst|m_eth_payload_axis_tdata_reg[7]      ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.086     ; 6.188      ;
; 1.726 ; fpga_core:core_inst|eth_axis_rx:eth_axis_rx_inst|m_eth_payload_axis_tdata_reg[5]                                                          ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_rx:ip_eth_rx_inst|state_reg.STATE_WAIT_LAST            ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.078     ; 6.195      ;
; 1.726 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_tx:ip_eth_tx_inst|hdr_ptr_reg[0]        ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_tx:ip_eth_tx_inst|temp_m_eth_payload_axis_tdata_reg[7] ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.086     ; 6.187      ;
; 1.727 ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[7]                    ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[28]                                  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.300      ; 6.572      ;
; 1.728 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[7]       ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_commit_reg[0]               ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.073     ; 6.198      ;
; 1.728 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[7]       ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_commit_reg[6]               ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.073     ; 6.198      ;
; 1.728 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[7]       ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_commit_reg[7]               ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.073     ; 6.198      ;
; 1.728 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[7]       ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_commit_reg[8]               ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.073     ; 6.198      ;
; 1.728 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[7]       ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_commit_reg[10]              ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.073     ; 6.198      ;
; 1.730 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync2_reg[7] ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_commit_reg[0]               ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.069     ; 6.200      ;
; 1.730 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync2_reg[7] ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_commit_reg[6]               ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.069     ; 6.200      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'enet0_tx_clk_125m'                                                                                                                                   ;
+-------+---------------------------------------------+------------------+---------------------------------------------+-------------------+--------------+------------+------------+
; Slack ; From Node                                   ; To Node          ; Launch Clock                                ; Latch Clock       ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------+------------------+---------------------------------------------+-------------------+--------------+------------+------------+
; 4.088 ; altpll_component|auto_generated|pll1|clk[0] ; ENET0_TX_DATA[0] ; altpll_component|auto_generated|pll1|clk[0] ; enet0_tx_clk_125m ; 8.000        ; 3.568      ; 6.460      ;
; 4.109 ; altpll_component|auto_generated|pll1|clk[0] ; ENET0_TX_DATA[2] ; altpll_component|auto_generated|pll1|clk[0] ; enet0_tx_clk_125m ; 8.000        ; 3.568      ; 6.439      ;
; 4.109 ; altpll_component|auto_generated|pll1|clk[0] ; ENET0_TX_DATA[3] ; altpll_component|auto_generated|pll1|clk[0] ; enet0_tx_clk_125m ; 8.000        ; 3.568      ; 6.439      ;
; 4.117 ; altpll_component|auto_generated|pll1|clk[0] ; ENET0_TX_EN      ; altpll_component|auto_generated|pll1|clk[0] ; enet0_tx_clk_125m ; 8.000        ; 3.568      ; 6.431      ;
; 4.127 ; altpll_component|auto_generated|pll1|clk[0] ; ENET0_TX_DATA[0] ; altpll_component|auto_generated|pll1|clk[0] ; enet0_tx_clk_125m ; 8.000        ; 3.568      ; 6.421      ;
; 4.140 ; altpll_component|auto_generated|pll1|clk[0] ; ENET0_TX_DATA[1] ; altpll_component|auto_generated|pll1|clk[0] ; enet0_tx_clk_125m ; 8.000        ; 3.568      ; 6.408      ;
; 4.153 ; altpll_component|auto_generated|pll1|clk[0] ; ENET0_TX_DATA[2] ; altpll_component|auto_generated|pll1|clk[0] ; enet0_tx_clk_125m ; 8.000        ; 3.568      ; 6.395      ;
; 4.153 ; altpll_component|auto_generated|pll1|clk[0] ; ENET0_TX_DATA[3] ; altpll_component|auto_generated|pll1|clk[0] ; enet0_tx_clk_125m ; 8.000        ; 3.568      ; 6.395      ;
; 4.162 ; altpll_component|auto_generated|pll1|clk[0] ; ENET0_TX_EN      ; altpll_component|auto_generated|pll1|clk[0] ; enet0_tx_clk_125m ; 8.000        ; 3.568      ; 6.386      ;
; 4.184 ; altpll_component|auto_generated|pll1|clk[0] ; ENET0_TX_DATA[1] ; altpll_component|auto_generated|pll1|clk[0] ; enet0_tx_clk_125m ; 8.000        ; 3.568      ; 6.364      ;
+-------+---------------------------------------------+------------------+---------------------------------------------+-------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                                               ;
+--------+-------------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                 ; To Node                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+
; 15.915 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[7] ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.215     ; 3.869      ;
; 15.978 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[4] ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.215     ; 3.806      ;
; 16.039 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[0] ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.215     ; 3.745      ;
; 16.113 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[3] ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.215     ; 3.671      ;
; 16.180 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[6] ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.215     ; 3.604      ;
; 16.290 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[5] ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.215     ; 3.494      ;
; 16.333 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[2] ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.215     ; 3.451      ;
; 16.447 ; AD9201:u_ad9201|contador_bt_n:sc2|qp[2]   ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.216     ; 3.336      ;
; 16.448 ; AD9201:u_ad9201|contador_bt_n:sc2|qp[0]   ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.216     ; 3.335      ;
; 16.463 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[1] ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.215     ; 3.321      ;
; 16.581 ; AD9201:u_ad9201|contador_bt_n:sc2|qp[4]   ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.216     ; 3.202      ;
; 16.754 ; AD9201:u_ad9201|contador_bt_n:sc2|qp[3]   ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.216     ; 3.029      ;
; 16.878 ; AD9201:u_ad9201|contador_bt_10:sc3|qp[2]  ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.217     ; 2.904      ;
; 16.935 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0]      ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.046     ; 3.018      ;
; 17.005 ; AD9201:u_ad9201|contador_bt_10:sc3|qp[0]  ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.216     ; 2.778      ;
; 17.015 ; AD9201:u_ad9201|contador_bt_10:sc3|qp[1]  ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.217     ; 2.767      ;
; 17.053 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[7] ; AD9201:u_ad9201|fsm_toggle:sc4|qp[3]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.215     ; 2.731      ;
; 17.063 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[7] ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.215     ; 2.721      ;
; 17.103 ; AD9201:u_ad9201|contador_bt_10:sc3|qp[2]  ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.217     ; 2.679      ;
; 17.116 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[4] ; AD9201:u_ad9201|fsm_toggle:sc4|qp[3]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.215     ; 2.668      ;
; 17.126 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[4] ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.215     ; 2.658      ;
; 17.130 ; AD9201:u_ad9201|contador_bt_n:sc2|qp[1]   ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.216     ; 2.653      ;
; 17.146 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0]      ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.046     ; 2.807      ;
; 17.147 ; AD9201:u_ad9201|contador_bt_n:sc2|qp[0]   ; AD9201:u_ad9201|contador_bt_n:sc2|qp[3]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 2.779      ;
; 17.171 ; AD9201:u_ad9201|contador_bt_n:sc2|qp[1]   ; AD9201:u_ad9201|contador_bt_n:sc2|qp[3]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 2.755      ;
; 17.177 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[0] ; AD9201:u_ad9201|fsm_toggle:sc4|qp[3]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.215     ; 2.607      ;
; 17.187 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[0] ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.215     ; 2.597      ;
; 17.193 ; AD9201:u_ad9201|contador_bt_n:sc2|qp[0]   ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.216     ; 2.590      ;
; 17.195 ; AD9201:u_ad9201|contador_bt_n:sc2|qp[2]   ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.216     ; 2.588      ;
; 17.216 ; AD9201:u_ad9201|contador_bt_10:sc3|qp[0]  ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.216     ; 2.567      ;
; 17.240 ; AD9201:u_ad9201|contador_bt_10:sc3|qp[1]  ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.217     ; 2.542      ;
; 17.251 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[3] ; AD9201:u_ad9201|fsm_toggle:sc4|qp[3]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.215     ; 2.533      ;
; 17.261 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[3] ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.215     ; 2.523      ;
; 17.268 ; AD9201:u_ad9201|contador_bt_n:sc2|qp[2]   ; AD9201:u_ad9201|contador_bt_n:sc2|qp[3]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 2.658      ;
; 17.305 ; AD9201:u_ad9201|contador_bt_n:sc2|qp[4]   ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.216     ; 2.478      ;
; 17.318 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[6] ; AD9201:u_ad9201|fsm_toggle:sc4|qp[3]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.215     ; 2.466      ;
; 17.328 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[6] ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.215     ; 2.456      ;
; 17.428 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[5] ; AD9201:u_ad9201|fsm_toggle:sc4|qp[3]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.215     ; 2.356      ;
; 17.438 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[5] ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.215     ; 2.346      ;
; 17.450 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[3]      ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.046     ; 2.503      ;
; 17.451 ; AD9201:u_ad9201|contador_bt_n:sc2|qp[3]   ; AD9201:u_ad9201|contador_bt_n:sc2|qp[3]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 2.475      ;
; 17.478 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[2] ; AD9201:u_ad9201|fsm_toggle:sc4|qp[3]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.215     ; 2.306      ;
; 17.478 ; AD9201:u_ad9201|contador_bt_n:sc2|qp[3]   ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.216     ; 2.305      ;
; 17.488 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[2] ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.215     ; 2.296      ;
; 17.511 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[1] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[6] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 2.415      ;
; 17.512 ; AD9201:u_ad9201|contador_bt_n:sc2|qp[4]   ; AD9201:u_ad9201|contador_bt_n:sc2|qp[3]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 2.414      ;
; 17.578 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1]      ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.046     ; 2.375      ;
; 17.595 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[0] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[6] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 2.331      ;
; 17.601 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[1] ; AD9201:u_ad9201|fsm_toggle:sc4|qp[3]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.215     ; 2.183      ;
; 17.611 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[1] ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.215     ; 2.173      ;
; 17.617 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[0] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[5] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 2.309      ;
; 17.628 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[3] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[6] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 2.298      ;
; 17.643 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[1] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[5] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 2.283      ;
; 17.664 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[0] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[7] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 2.262      ;
; 17.690 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[1] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[7] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 2.236      ;
; 17.696 ; AD9201:u_ad9201|contador_bt_n:sc2|qp[1]   ; AD9201:u_ad9201|contador_bt_n:sc2|qp[2]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 2.230      ;
; 17.711 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[2] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[6] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 2.215      ;
; 17.732 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[0] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[3] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 2.194      ;
; 17.733 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[2] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[5] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 2.193      ;
; 17.745 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[5] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[6] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 2.181      ;
; 17.758 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[1] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[3] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 2.168      ;
; 17.760 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[3] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[5] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 2.166      ;
; 17.772 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1]      ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.046     ; 2.181      ;
; 17.772 ; AD9201:u_ad9201|contador_bt_n:sc2|qp[1]   ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.216     ; 2.011      ;
; 17.780 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[2] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[7] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 2.146      ;
; 17.792 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[1] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[4] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 2.134      ;
; 17.807 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[3] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[7] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 2.119      ;
; 17.812 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[4] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[6] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 2.114      ;
; 17.827 ; AD9201:u_ad9201|contador_bt_n:sc2|qp[0]   ; AD9201:u_ad9201|contador_bt_n:sc2|qp[2]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 2.099      ;
; 17.832 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[4] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[5] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 2.094      ;
; 17.848 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[2] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[3] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 2.078      ;
; 17.873 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[0] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 2.053      ;
; 17.876 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[0] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[4] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 2.050      ;
; 17.879 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[4] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[7] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 2.047      ;
; 17.909 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[3] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[4] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 2.017      ;
; 17.924 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[5] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[7] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 2.002      ;
; 17.948 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2]      ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.046     ; 2.005      ;
; 17.992 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[2] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[4] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 1.934      ;
; 18.013 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[6] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[7] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 1.913      ;
; 18.015 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[7] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[5] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 1.911      ;
; 18.016 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[7] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[3] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 1.910      ;
; 18.018 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[7] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[7] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 1.908      ;
; 18.019 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[7] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[6] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 1.907      ;
; 18.019 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[7] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[4] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 1.907      ;
; 18.026 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[3]      ; AD9201:u_ad9201|fsm_toggle:sc4|qp[3]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 1.934      ;
; 18.099 ; AD9201:u_ad9201|contador_bt_n:sc2|qp[3]   ; AD9201:u_ad9201|contador_bt_n:sc2|qp[4]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 1.827      ;
; 18.115 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1]      ; AD9201:u_ad9201|fsm_toggle:sc4|qp[3]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.046     ; 1.838      ;
; 18.119 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[4] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[4] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 1.807      ;
; 18.128 ; AD9201:u_ad9201|contador_bt_n:sc2|qp[0]   ; AD9201:u_ad9201|contador_bt_n:sc2|qp[1]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 1.798      ;
; 18.136 ; AD9201:u_ad9201|contador_bt_10:sc3|qp[2]  ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.217     ; 1.646      ;
; 18.173 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0]      ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.046     ; 1.780      ;
; 18.174 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0]      ; AD9201:u_ad9201|fsm_toggle:sc4|qp[3]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.046     ; 1.779      ;
; 18.179 ; AD9201:u_ad9201|contador_bt_10:sc3|qp[2]  ; AD9201:u_ad9201|fsm_toggle:sc4|qp[3]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.217     ; 1.603      ;
; 18.194 ; AD9201:u_ad9201|contador_bt_n:sc2|qp[1]   ; AD9201:u_ad9201|contador_bt_n:sc2|qp[4]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 1.732      ;
; 18.233 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[4] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[3] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 1.693      ;
; 18.235 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[4] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 1.691      ;
; 18.243 ; AD9201:u_ad9201|contador_bt_10:sc3|qp[0]  ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.216     ; 1.540      ;
; 18.244 ; AD9201:u_ad9201|contador_bt_10:sc3|qp[0]  ; AD9201:u_ad9201|fsm_toggle:sc4|qp[3]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.216     ; 1.539      ;
; 18.268 ; AD9201:u_ad9201|contador_bt_n:sc2|qp[2]   ; AD9201:u_ad9201|contador_bt_n:sc2|qp[2]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 1.658      ;
; 18.269 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2]      ; AD9201:u_ad9201|fsm_toggle:sc4|qp[3]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.046     ; 1.684      ;
+--------+-------------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                       ; To Node                                                                                                                                                                                                           ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; 0.304 ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_ip_rx:udp_ip_rx_inst|m_udp_payload_axis_tuser_reg                                                           ; fpga_core:core_inst|axis_fifo:udp_payload_fifo|altsyncram:mem_rtl_0|altsyncram_ovd1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.390      ; 0.895      ;
; 0.329 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[26]                                         ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_tel1:auto_generated|ram_block1a2~porta_datain_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.400      ; 0.930      ;
; 0.332 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[32]                                         ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_tel1:auto_generated|ram_block1a0~porta_datain_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.401      ; 0.934      ;
; 0.337 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[34]                                         ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_tel1:auto_generated|ram_block1a2~porta_datain_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.400      ; 0.938      ;
; 0.337 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|query_response_error_reg                                  ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|query_response_error_reg                                                                    ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.597      ;
; 0.338 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[47]                                         ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_tel1:auto_generated|ram_block1a3~porta_datain_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.401      ; 0.940      ;
; 0.339 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[20]                                         ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_tel1:auto_generated|ram_block1a0~porta_datain_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.401      ; 0.941      ;
; 0.339 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_rx:ip_eth_rx_inst|state_reg.STATE_READ_PAYLOAD                                ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_rx:ip_eth_rx_inst|state_reg.STATE_READ_PAYLOAD                                                                  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.087      ; 0.597      ;
; 0.342 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[9]                                          ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_tel1:auto_generated|ram_block1a0~porta_datain_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.401      ; 0.944      ;
; 0.343 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[21]                                         ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_tel1:auto_generated|ram_block1a2~porta_datain_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.401      ; 0.945      ;
; 0.344 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[44]                                         ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_tel1:auto_generated|ram_block1a0~porta_datain_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.401      ; 0.946      ;
; 0.345 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[19]                                         ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_tel1:auto_generated|ram_block1a3~porta_datain_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.401      ; 0.947      ;
; 0.345 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[0]                                          ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_tel1:auto_generated|ram_block1a0~porta_datain_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.402      ; 0.948      ;
; 0.346 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[28]                                         ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_tel1:auto_generated|ram_block1a0~porta_datain_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.401      ; 0.948      ;
; 0.346 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_ip_reg[16]                                          ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:ip_addr_mem_rtl_0|altsyncram_tdi1:auto_generated|ram_block1a1~porta_datain_reg0  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.401      ; 0.948      ;
; 0.347 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[12]                                         ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_tel1:auto_generated|ram_block1a0~porta_datain_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.402      ; 0.950      ;
; 0.347 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_ip_reg[9]                                           ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:ip_addr_mem_rtl_0|altsyncram_tdi1:auto_generated|ram_block1a1~porta_datain_reg0  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.401      ; 0.949      ;
; 0.347 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_ip_reg[10]                                          ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:ip_addr_mem_rtl_0|altsyncram_tdi1:auto_generated|ram_block1a1~porta_datain_reg0  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.394      ; 0.942      ;
; 0.348 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[35]                                         ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_tel1:auto_generated|ram_block1a3~porta_datain_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.401      ; 0.950      ;
; 0.350 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[27]                                         ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_tel1:auto_generated|ram_block1a3~porta_datain_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.401      ; 0.952      ;
; 0.350 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[1]                                          ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_tel1:auto_generated|ram_block1a0~porta_datain_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.402      ; 0.953      ;
; 0.350 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[16]                                         ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_tel1:auto_generated|ram_block1a0~porta_datain_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.395      ; 0.946      ;
; 0.350 ; fpga_core:core_inst|axis_fifo:udp_payload_fifo|wr_ptr_commit_reg[6]                                                                                                             ; fpga_core:core_inst|axis_fifo:udp_payload_fifo|altsyncram:mem_rtl_0|altsyncram_ovd1:auto_generated|ram_block1a0~porta_address_reg0                                                                                ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.401      ; 0.952      ;
; 0.351 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_ip_reg[21]                                          ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:ip_addr_mem_rtl_0|altsyncram_tdi1:auto_generated|ram_block1a0~porta_datain_reg0  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.400      ; 0.952      ;
; 0.352 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[15]                                         ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_tel1:auto_generated|ram_block1a3~porta_datain_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.402      ; 0.955      ;
; 0.353 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[0]                                           ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[0]                                                                             ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[6]                                           ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[6]                                                                             ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[7]                                           ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[7]                                                                             ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; fpga_core:core_inst|eth_axis_tx:eth_axis_tx_inst|temp_m_axis_tvalid_reg                                                                                                         ; fpga_core:core_inst|eth_axis_tx:eth_axis_tx_inst|temp_m_axis_tvalid_reg                                                                                                                                           ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; fpga_core:core_inst|eth_axis_tx:eth_axis_tx_inst|ptr_reg[1]                                                                                                                     ; fpga_core:core_inst|eth_axis_tx:eth_axis_tx_inst|ptr_reg[1]                                                                                                                                                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_tx:ip_eth_tx_inst|temp_m_eth_payload_axis_tvalid_reg                          ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_tx:ip_eth_tx_inst|temp_m_eth_payload_axis_tvalid_reg                                                            ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|drop_packet_reg                                                                      ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|drop_packet_reg                                                                                                        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_arb_mux:ip_arb_mux_inst|temp_m_ip_payload_axis_tvalid_reg                                                                 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_arb_mux:ip_arb_mux_inst|temp_m_ip_payload_axis_tvalid_reg                                                                                                   ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_tx:ip_eth_tx_inst|state_reg.STATE_WRITE_PAYLOAD_LAST                          ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_tx:ip_eth_tx_inst|state_reg.STATE_WRITE_PAYLOAD_LAST                                                            ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_tx:ip_eth_tx_inst|state_reg.STATE_WRITE_HEADER                                ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_tx:ip_eth_tx_inst|state_reg.STATE_WRITE_HEADER                                                                  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|outgoing_ip_hdr_valid_reg                                                            ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|outgoing_ip_hdr_valid_reg                                                                                              ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_tx:ip_eth_tx_inst|m_eth_hdr_valid_reg                                         ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_tx:ip_eth_tx_inst|m_eth_hdr_valid_reg                                                                           ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[31]                                         ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_tel1:auto_generated|ram_block1a3~porta_datain_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.401      ; 0.955      ;
; 0.353 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[36]                                         ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_tel1:auto_generated|ram_block1a0~porta_datain_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.402      ; 0.956      ;
; 0.353 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|state_reg.STATE_WAIT_PACKET                                                          ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|state_reg.STATE_WAIT_PACKET                                                                                            ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|state_reg.STATE_ARP_QUERY                                                            ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|state_reg.STATE_ARP_QUERY                                                                                              ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_response_valid_reg                                                             ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_response_valid_reg                                                                                               ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_frame_valid_reg                                                           ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_frame_valid_reg                                                                                             ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|arp_request_valid_reg                                                                ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|arp_request_valid_reg                                                                                                  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|clear_cache_reg                                           ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|clear_cache_reg                                                                             ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_plen_reg[7]                                       ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_plen_reg[7]                                                                         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_plen_reg[2]                                       ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_plen_reg[2]                                                                         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_plen_reg[0]                                       ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_plen_reg[0]                                                                         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_plen_reg[5]                                       ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_plen_reg[5]                                                                         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_plen_reg[3]                                       ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_plen_reg[3]                                                                         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_plen_reg[6]                                       ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_plen_reg[6]                                                                         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_plen_reg[4]                                       ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_plen_reg[4]                                                                         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_plen_reg[1]                                       ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_plen_reg[1]                                                                         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; fpga_core:core_inst|axis_fifo:udp_payload_fifo|wr_ptr_commit_reg[1]                                                                                                             ; fpga_core:core_inst|axis_fifo:udp_payload_fifo|altsyncram:mem_rtl_0|altsyncram_ovd1:auto_generated|ram_block1a0~porta_address_reg0                                                                                ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.401      ; 0.955      ;
; 0.353 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_tx:arp_eth_tx_inst|m_eth_hdr_valid_reg                                     ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_tx:arp_eth_tx_inst|m_eth_hdr_valid_reg                                                                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_arb_mux:ip_arb_mux_inst|m_ip_hdr_valid_reg                                                                                ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_arb_mux:ip_arb_mux_inst|m_ip_hdr_valid_reg                                                                                                                  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_arb_mux:ip_arb_mux_inst|frame_reg                                                                                         ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_arb_mux:ip_arb_mux_inst|frame_reg                                                                                                                           ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_ip_tx:udp_ip_tx_inst|state_reg.STATE_WRITE_PAYLOAD                                                          ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_ip_tx:udp_ip_tx_inst|state_reg.STATE_WRITE_PAYLOAD                                                                                            ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_ip_tx:udp_ip_tx_inst|state_reg.STATE_WRITE_PAYLOAD_LAST                                                     ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_ip_tx:udp_ip_tx_inst|state_reg.STATE_WRITE_PAYLOAD_LAST                                                                                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_ip_tx:udp_ip_tx_inst|state_reg.STATE_WRITE_HEADER                                                           ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_ip_tx:udp_ip_tx_inst|state_reg.STATE_WRITE_HEADER                                                                                             ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|m_udp_hdr_valid_reg                                                      ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|m_udp_hdr_valid_reg                                                                                        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.354 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|gmii_tx_er_reg          ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|gmii_tx_er_reg                                            ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|frame_error_reg         ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|frame_error_reg                                           ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|state_reg.STATE_PAD     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|state_reg.STATE_PAD                                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|state_reg.STATE_PAYLOAD ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|state_reg.STATE_PAYLOAD                                   ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|state_reg.STATE_IDLE    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|state_reg.STATE_IDLE                                      ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|m_axis_tvalid_pipe_reg[1]                                      ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|m_axis_tvalid_pipe_reg[1]                                                                        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|m_frame_reg                                                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|m_frame_reg                                                                                      ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|m_drop_frame_reg                                               ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|m_drop_frame_reg                                                                                 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|m_terminate_frame_reg                                          ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|m_terminate_frame_reg                                                                            ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|s_frame_reg                                                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|s_frame_reg                                                                                      ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[1]                                           ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[1]                                                                             ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[2]                                           ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[2]                                                                             ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[3]                                           ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[3]                                                                             ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[4]                                           ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[4]                                                                             ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[5]                                           ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[5]                                                                             ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[8]                                           ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[8]                                                                             ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[9]                                           ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[9]                                                                             ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[10]                                          ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[10]                                                                            ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[11]                                          ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[11]                                                                            ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[12]                                          ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[12]                                                                            ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|eth_arb_mux:eth_arb_mux_inst|arbiter:arb_inst|grant_reg[1]                                      ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|eth_arb_mux:eth_arb_mux_inst|arbiter:arb_inst|grant_reg[1]                                                                        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|eth_arb_mux:eth_arb_mux_inst|arbiter:arb_inst|grant_reg[0]                                      ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|eth_arb_mux:eth_arb_mux_inst|arbiter:arb_inst|grant_reg[0]                                                                        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|eth_arb_mux:eth_arb_mux_inst|frame_reg                                                          ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|eth_arb_mux:eth_arb_mux_inst|frame_reg                                                                                            ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; fpga_core:core_inst|eth_axis_rx:eth_axis_rx_inst|m_eth_payload_axis_tvalid_reg                                                                                                  ; fpga_core:core_inst|eth_axis_rx:eth_axis_rx_inst|m_eth_payload_axis_tvalid_reg                                                                                                                                    ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; fpga_core:core_inst|eth_axis_rx:eth_axis_rx_inst|temp_m_eth_payload_axis_tvalid_reg                                                                                             ; fpga_core:core_inst|eth_axis_rx:eth_axis_rx_inst|temp_m_eth_payload_axis_tvalid_reg                                                                                                                               ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; fpga_core:core_inst|eth_axis_rx:eth_axis_rx_inst|read_eth_payload_reg                                                                                                           ; fpga_core:core_inst|eth_axis_rx:eth_axis_rx_inst|read_eth_payload_reg                                                                                                                                             ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|m_axis_tvalid_pipe_reg[1]                                      ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|m_axis_tvalid_pipe_reg[1]                                                                        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[2]                                                  ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[2]                                                                                    ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[0]                                                  ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[0]                                                                                    ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[1]                                                  ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[1]                                                                                    ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[3]                                                  ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[3]                                                                                    ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[6]                                                  ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[6]                                                                                    ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[7]                                                  ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[7]                                                                                    ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|m_terminate_frame_reg                                          ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|m_terminate_frame_reg                                                                            ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|m_drop_frame_reg                                               ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|m_drop_frame_reg                                                                                 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|m_frame_reg                                                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|m_frame_reg                                                                                      ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_tx:arp_eth_tx_inst|temp_m_eth_payload_axis_tvalid_reg                      ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_tx:arp_eth_tx_inst|temp_m_eth_payload_axis_tvalid_reg                                                        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_tx:arp_eth_tx_inst|m_eth_payload_axis_tvalid_reg                           ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_tx:arp_eth_tx_inst|m_eth_payload_axis_tvalid_reg                                                             ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|eth_arb_mux:eth_arb_mux_inst|m_eth_hdr_valid_reg                                                ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|eth_arb_mux:eth_arb_mux_inst|m_eth_hdr_valid_reg                                                                                  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                               ;
+-------+-------------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                 ; To Node                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.353 ; AD9201:u_ad9201|contador_bt_n:sc2|qp[1]   ; AD9201:u_ad9201|contador_bt_n:sc2|qp[1]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; AD9201:u_ad9201|contador_bt_10:sc3|qp[2]  ; AD9201:u_ad9201|contador_bt_10:sc3|qp[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; AD9201:u_ad9201|contador_bt_10:sc3|qp[1]  ; AD9201:u_ad9201|contador_bt_10:sc3|qp[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.364 ; AD9201:u_ad9201|contador_bt_10:sc3|qp[0]  ; AD9201:u_ad9201|contador_bt_10:sc3|qp[0]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.608      ;
; 0.387 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2]      ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.597      ;
; 0.387 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[3]      ; AD9201:u_ad9201|fsm_toggle:sc4|qp[3]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.597      ;
; 0.564 ; AD9201:u_ad9201|contador_bt_10:sc3|qp[0]  ; AD9201:u_ad9201|contador_bt_10:sc3|qp[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 0.809      ;
; 0.567 ; AD9201:u_ad9201|contador_bt_10:sc3|qp[0]  ; AD9201:u_ad9201|contador_bt_10:sc3|qp[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 0.812      ;
; 0.574 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2]      ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.046      ; 0.791      ;
; 0.589 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[2] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[2] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.833      ;
; 0.594 ; AD9201:u_ad9201|contador_bt_10:sc3|qp[1]  ; AD9201:u_ad9201|contador_bt_10:sc3|qp[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.838      ;
; 0.597 ; AD9201:u_ad9201|contador_bt_10:sc3|qp[2]  ; AD9201:u_ad9201|contador_bt_10:sc3|qp[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.841      ;
; 0.601 ; AD9201:u_ad9201|contador_bt_n:sc2|qp[4]   ; AD9201:u_ad9201|contador_bt_n:sc2|qp[4]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.845      ;
; 0.609 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[0] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.853      ;
; 0.611 ; AD9201:u_ad9201|contador_bt_n:sc2|qp[0]   ; AD9201:u_ad9201|contador_bt_n:sc2|qp[0]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.855      ;
; 0.621 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[3]      ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.046      ; 0.838      ;
; 0.638 ; AD9201:u_ad9201|contador_bt_n:sc2|qp[1]   ; AD9201:u_ad9201|contador_bt_n:sc2|qp[2]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.882      ;
; 0.729 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1]      ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.046      ; 0.946      ;
; 0.839 ; AD9201:u_ad9201|contador_bt_n:sc2|qp[3]   ; AD9201:u_ad9201|contador_bt_n:sc2|qp[2]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.083      ;
; 0.846 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[7] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[7] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.090      ;
; 0.865 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[5] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[1] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.109      ;
; 0.878 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[1] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[2] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.122      ;
; 0.884 ; AD9201:u_ad9201|contador_bt_n:sc2|qp[2]   ; AD9201:u_ad9201|contador_bt_n:sc2|qp[4]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.128      ;
; 0.886 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[1] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[3] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.130      ;
; 0.887 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2]      ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.046      ; 1.104      ;
; 0.887 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[1] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[5] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.131      ;
; 0.887 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[1] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[1] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.131      ;
; 0.887 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[0] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[2] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.131      ;
; 0.915 ; AD9201:u_ad9201|contador_bt_n:sc2|qp[3]   ; AD9201:u_ad9201|contador_bt_n:sc2|qp[1]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.159      ;
; 0.940 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[3]      ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.046      ; 1.157      ;
; 0.979 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[6] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[1] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.223      ;
; 0.982 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[1] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[6] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.226      ;
; 0.983 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[1] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[4] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.227      ;
; 0.983 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[1] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[7] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.227      ;
; 0.999 ; AD9201:u_ad9201|contador_bt_n:sc2|qp[0]   ; AD9201:u_ad9201|contador_bt_n:sc2|qp[4]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.243      ;
; 1.002 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[2] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[3] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.246      ;
; 1.003 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[2] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[5] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.247      ;
; 1.003 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[2] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[1] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.247      ;
; 1.021 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1]      ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.046      ; 1.238      ;
; 1.032 ; AD9201:u_ad9201|contador_bt_n:sc2|qp[1]   ; AD9201:u_ad9201|contador_bt_n:sc2|qp[4]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.276      ;
; 1.036 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[4] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[4] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.280      ;
; 1.050 ; AD9201:u_ad9201|contador_bt_n:sc2|qp[4]   ; AD9201:u_ad9201|contador_bt_n:sc2|qp[2]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.294      ;
; 1.073 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[5] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[6] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.317      ;
; 1.074 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[5] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[7] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.318      ;
; 1.074 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[5] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[4] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.318      ;
; 1.090 ; AD9201:u_ad9201|contador_bt_n:sc2|qp[2]   ; AD9201:u_ad9201|contador_bt_n:sc2|qp[2]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.334      ;
; 1.095 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[5] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[5] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.339      ;
; 1.096 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[3] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[3] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.340      ;
; 1.098 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[5] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[3] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.342      ;
; 1.098 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[2] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[6] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.342      ;
; 1.099 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[2] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[4] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.343      ;
; 1.099 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[2] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[7] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.343      ;
; 1.115 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[0] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[1] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.359      ;
; 1.126 ; AD9201:u_ad9201|contador_bt_n:sc2|qp[4]   ; AD9201:u_ad9201|contador_bt_n:sc2|qp[1]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.370      ;
; 1.140 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[3]      ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.046      ; 1.357      ;
; 1.140 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0]      ; AD9201:u_ad9201|fsm_toggle:sc4|qp[3]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.046      ; 1.357      ;
; 1.145 ; AD9201:u_ad9201|contador_bt_10:sc3|qp[1]  ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.019     ; 1.297      ;
; 1.175 ; AD9201:u_ad9201|contador_bt_n:sc2|qp[0]   ; AD9201:u_ad9201|contador_bt_n:sc2|qp[2]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.419      ;
; 1.177 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[6] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[6] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.421      ;
; 1.178 ; AD9201:u_ad9201|contador_bt_10:sc3|qp[1]  ; AD9201:u_ad9201|fsm_toggle:sc4|qp[3]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.019     ; 1.330      ;
; 1.183 ; AD9201:u_ad9201|contador_bt_n:sc2|qp[0]   ; AD9201:u_ad9201|contador_bt_n:sc2|qp[1]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.427      ;
; 1.188 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[6] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[7] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.432      ;
; 1.188 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[6] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[4] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.432      ;
; 1.197 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[3] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[1] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.441      ;
; 1.198 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[3] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[5] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.442      ;
; 1.205 ; AD9201:u_ad9201|contador_bt_10:sc3|qp[0]  ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.018     ; 1.358      ;
; 1.208 ; AD9201:u_ad9201|contador_bt_10:sc3|qp[0]  ; AD9201:u_ad9201|fsm_toggle:sc4|qp[3]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.018     ; 1.361      ;
; 1.211 ; AD9201:u_ad9201|contador_bt_n:sc2|qp[3]   ; AD9201:u_ad9201|contador_bt_n:sc2|qp[4]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.455      ;
; 1.212 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[6] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[3] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.456      ;
; 1.213 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[6] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[5] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.457      ;
; 1.237 ; AD9201:u_ad9201|contador_bt_10:sc3|qp[1]  ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.019     ; 1.389      ;
; 1.240 ; AD9201:u_ad9201|contador_bt_n:sc2|qp[2]   ; AD9201:u_ad9201|contador_bt_n:sc2|qp[1]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.484      ;
; 1.245 ; AD9201:u_ad9201|contador_bt_10:sc3|qp[2]  ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.019     ; 1.397      ;
; 1.256 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2]      ; AD9201:u_ad9201|fsm_toggle:sc4|qp[3]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.046      ; 1.473      ;
; 1.261 ; AD9201:u_ad9201|contador_bt_10:sc3|qp[0]  ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.018     ; 1.414      ;
; 1.266 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[3] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[6] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.510      ;
; 1.267 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[3] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[4] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.511      ;
; 1.267 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[3] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[7] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.511      ;
; 1.283 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[7] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[1] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.527      ;
; 1.299 ; AD9201:u_ad9201|contador_bt_10:sc3|qp[2]  ; AD9201:u_ad9201|fsm_toggle:sc4|qp[3]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.019     ; 1.451      ;
; 1.323 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[0] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[6] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.567      ;
; 1.324 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[0] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[7] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.568      ;
; 1.324 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[0] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[4] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.568      ;
; 1.348 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[0] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[3] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.592      ;
; 1.349 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[0] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[5] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.593      ;
; 1.351 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1]      ; AD9201:u_ad9201|fsm_toggle:sc4|qp[3]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.046      ; 1.568      ;
; 1.351 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[4] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[3] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.595      ;
; 1.352 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[4] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[5] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.596      ;
; 1.352 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[4] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[1] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.596      ;
; 1.358 ; AD9201:u_ad9201|contador_bt_10:sc3|qp[2]  ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.019     ; 1.510      ;
; 1.379 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0]      ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.046      ; 1.596      ;
; 1.426 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0]      ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.046      ; 1.643      ;
; 1.437 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[4] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[6] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.681      ;
; 1.438 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[4] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[7] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.682      ;
; 1.440 ; AD9201:u_ad9201|contador_bt_n:sc2|qp[1]   ; AD9201:u_ad9201|contador_bt_n:sc2|qp[3]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.684      ;
; 1.476 ; AD9201:u_ad9201|contador_bt_10:sc3|qp[1]  ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.019     ; 1.628      ;
; 1.491 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[7] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[6] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.735      ;
; 1.492 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[7] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[4] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.736      ;
; 1.516 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[7] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[3] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.760      ;
; 1.517 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[7] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[5] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.761      ;
+-------+-------------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'enet0_rx_clk_125m'                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+-------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                 ; To Node                                                                                                                                                                                              ; Launch Clock      ; Latch Clock       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+-------------------+--------------+------------+------------+
; 0.354 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|drop_frame_reg                                                           ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|drop_frame_reg                                                                      ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[0]                                                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[0]                                                                ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[1]                                                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[1]                                                                ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[5]                                                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[5]                                                                ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[3]                                                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[3]                                                                ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[4]                                                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[4]                                                                ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[6]                                                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[6]                                                                ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[7]                                                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[7]                                                                ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[8]                                                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[8]                                                                ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[12]                                                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[12]                                                               ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[9]                                                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[9]                                                                ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[10]                                                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[10]                                                               ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[11]                                                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[11]                                                               ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|s_frame_reg                                                              ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|s_frame_reg                                                                         ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|state_reg.STATE_IDLE              ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|state_reg.STATE_IDLE                         ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_er_d0                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_er_d0                                ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_dv_d1                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_dv_d1                                ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_dv_d0                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_dv_d0                                ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|mii_odd                           ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|mii_odd                                      ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rx_prescale[1]                                                                              ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rx_prescale[1]                                                                                         ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.072      ; 0.597      ;
; 0.365 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rx_prescale[0]                                                                              ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rx_prescale[0]                                                                                         ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.072      ; 0.608      ;
; 0.387 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rx_prescale[0]                                                                              ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rx_prescale[1]                                                                                         ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.072      ; 0.630      ;
; 0.392 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[5]                                                            ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_49d1:auto_generated|ram_block1a5~porta_address_reg0 ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.386      ; 0.979      ;
; 0.393 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[8]                                                            ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_49d1:auto_generated|ram_block1a5~porta_address_reg0 ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.388      ; 0.982      ;
; 0.397 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[10]                                                           ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_49d1:auto_generated|ram_block1a5~porta_address_reg0 ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.388      ; 0.986      ;
; 0.397 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync1_reg[1]                                                 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync2_reg[1]                                                            ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rx_mii_select_sync[0]                                                                       ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rx_mii_select_sync[1]                                                                                  ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.072      ; 0.640      ;
; 0.398 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_update_ack_sync1_reg                                              ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_update_ack_sync2_reg                                                         ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.072      ; 0.641      ;
; 0.399 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d3[0]                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[0]                               ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.071      ; 0.641      ;
; 0.403 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_er_d0                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_er_d1                                ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.072      ; 0.646      ;
; 0.404 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_er_d1                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_er_d2                                ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.072      ; 0.647      ;
; 0.413 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_update_reg                                                        ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_update_valid_reg                                                             ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.072      ; 0.656      ;
; 0.417 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[7]                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[3]                               ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.072      ; 0.660      ;
; 0.421 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[12]                                                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[12]                                                                 ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.072      ; 0.664      ;
; 0.422 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[6]                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[2]                               ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.072      ; 0.665      ;
; 0.423 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[3]                                                            ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_49d1:auto_generated|ram_block1a5~porta_address_reg0 ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.386      ; 1.010      ;
; 0.423 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[8]                                                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[8]                                                                       ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.072      ; 0.666      ;
; 0.443 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[1]                                                            ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_49d1:auto_generated|ram_block1a5~porta_address_reg0 ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.386      ; 1.030      ;
; 0.453 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|mii_odd                           ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_dv_d0                                ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.072      ; 0.696      ;
; 0.461 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|mii_odd                           ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tdata_reg[6]                          ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.072      ; 0.704      ;
; 0.464 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|mii_odd                           ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tdata_reg[4]                          ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.072      ; 0.707      ;
; 0.470 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|mii_odd                           ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tvalid_reg                            ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.072      ; 0.713      ;
; 0.513 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[18]                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[10]                                ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.071      ; 0.755      ;
; 0.535 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|q1_delay[3] ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[2]                               ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.072      ; 0.778      ;
; 0.536 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[5]                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[1]                               ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.072      ; 0.779      ;
; 0.536 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|q1_delay[3] ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[6]                               ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.072      ; 0.779      ;
; 0.541 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tdata_reg[1]               ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_49d1:auto_generated|ram_block1a1~porta_datain_reg0  ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.392      ; 1.134      ;
; 0.546 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[23]                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[15]                                ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.071      ; 0.788      ;
; 0.548 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d2[2]                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d3[2]                               ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.072      ; 0.791      ;
; 0.548 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d2[6]                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d3[6]                               ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.072      ; 0.791      ;
; 0.549 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d3[4]                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[4]                               ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.072      ; 0.792      ;
; 0.549 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d2[3]                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d3[3]                               ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.072      ; 0.792      ;
; 0.549 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d3[6]                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[6]                               ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.072      ; 0.792      ;
; 0.549 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_er_d3                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_er_d4                                ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.072      ; 0.792      ;
; 0.550 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d1[4]                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d2[4]                               ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.072      ; 0.793      ;
; 0.550 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d1[6]                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d2[6]                               ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.072      ; 0.793      ;
; 0.550 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d2[5]                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d3[5]                               ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.071      ; 0.792      ;
; 0.551 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d1[0]                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d2[0]                               ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.071      ; 0.793      ;
; 0.551 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d3[7]                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[7]                               ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.071      ; 0.793      ;
; 0.553 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tdata_reg[3]               ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_49d1:auto_generated|ram_block1a1~porta_datain_reg0  ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.396      ; 1.150      ;
; 0.556 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[30]                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[22]                                ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.073      ; 0.800      ;
; 0.569 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d3[2]                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[2]                               ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.072      ; 0.812      ;
; 0.570 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync1_reg[0]                                                 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync2_reg[0]                                                            ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.074      ; 0.815      ;
; 0.577 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[0]                                                ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync1_reg[10]                                                           ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.072      ; 0.820      ;
; 0.578 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[0]                                                ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync1_reg[3]                                                            ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.072      ; 0.821      ;
; 0.582 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[0]                                                ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync1_reg[11]                                                           ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.072      ; 0.825      ;
; 0.583 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_dv_d3                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_dv_d4                                ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.072      ; 0.826      ;
; 0.583 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_dv_d1                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_dv_d2                                ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.072      ; 0.826      ;
; 0.584 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[0]                                                ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync1_reg[9]                                                            ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.072      ; 0.827      ;
; 0.586 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tdata_reg[7]               ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_49d1:auto_generated|ram_block1a0~porta_datain_reg0  ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.398      ; 1.185      ;
; 0.586 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_dv_d2                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_dv_d3                                ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.072      ; 0.829      ;
; 0.588 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[4]                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[0]                               ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.072      ; 0.831      ;
; 0.598 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|q1_delay[2] ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[5]                               ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.072      ; 0.841      ;
; 0.599 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[1]                                                            ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_49d1:auto_generated|ram_block1a8~porta_address_reg0 ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.387      ; 1.187      ;
; 0.599 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|q1_delay[4] ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[7]                               ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.072      ; 0.842      ;
; 0.599 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|q1_delay[4] ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[3]                               ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.072      ; 0.842      ;
; 0.601 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[5]                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tdata_reg[5]                          ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.071      ; 0.843      ;
; 0.604 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[1]                                                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_commit_reg[1]                                                           ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.072      ; 0.847      ;
; 0.604 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|s_frame_reg                                                              ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|drop_frame_reg                                                                      ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.072      ; 0.847      ;
; 0.605 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[0]                                                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_commit_reg[0]                                                           ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.072      ; 0.848      ;
; 0.605 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[1]                                                            ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_49d1:auto_generated|ram_block1a0~porta_address_reg0 ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.384      ; 1.190      ;
; 0.606 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|q1_delay[1] ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[0]                               ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.072      ; 0.849      ;
; 0.607 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[3]                                                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_commit_reg[3]                                                           ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.072      ; 0.850      ;
; 0.607 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[9]                                                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[9]                                                                       ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.072      ; 0.850      ;
; 0.608 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|q1_delay[1] ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[4]                               ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.072      ; 0.851      ;
; 0.609 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[6]                                                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_commit_reg[6]                                                           ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.072      ; 0.852      ;
; 0.611 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[21]                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[13]                                ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.071      ; 0.853      ;
; 0.611 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[8]                      ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[0]                                 ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.071      ; 0.853      ;
; 0.613 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|q1_delay[0] ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_dv_d0                                ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.072      ; 0.856      ;
; 0.615 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|q1_delay[2] ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[1]                               ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.072      ; 0.858      ;
; 0.616 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[10]                                                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[10]                                                                      ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.072      ; 0.859      ;
; 0.618 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[7]                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tdata_reg[7]                          ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.072      ; 0.861      ;
; 0.620 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[11]                                                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[11]                                                                      ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.072      ; 0.863      ;
; 0.623 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[7]                                                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_commit_reg[7]                                                           ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.072      ; 0.866      ;
; 0.623 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[28]                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[20]                                ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.072      ; 0.866      ;
; 0.625 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|state_reg.STATE_PAYLOAD           ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tdata_reg[1]                          ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.072      ; 0.868      ;
; 0.626 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_update_ack_sync2_reg                                              ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_update_reg                                                                   ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.072      ; 0.869      ;
; 0.627 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|state_reg.STATE_PAYLOAD           ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tlast_reg                             ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.072      ; 0.870      ;
; 0.629 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[11]                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[3]                                 ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.072      ; 0.872      ;
; 0.632 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|q1_delay[0] ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|in_frame                                     ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.072      ; 0.875      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+-------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'enet0_tx_clk_125m'                                                                                                                                    ;
+-------+---------------------------------------------+------------------+---------------------------------------------+-------------------+--------------+------------+------------+
; Slack ; From Node                                   ; To Node          ; Launch Clock                                ; Latch Clock       ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------+------------------+---------------------------------------------+-------------------+--------------+------------+------------+
; 5.334 ; altpll_component|auto_generated|pll1|clk[0] ; ENET0_TX_DATA[1] ; altpll_component|auto_generated|pll1|clk[0] ; enet0_tx_clk_125m ; -4.000       ; 3.826      ; 6.180      ;
; 5.357 ; altpll_component|auto_generated|pll1|clk[0] ; ENET0_TX_EN      ; altpll_component|auto_generated|pll1|clk[0] ; enet0_tx_clk_125m ; -4.000       ; 3.826      ; 6.203      ;
; 5.366 ; altpll_component|auto_generated|pll1|clk[0] ; ENET0_TX_DATA[2] ; altpll_component|auto_generated|pll1|clk[0] ; enet0_tx_clk_125m ; -4.000       ; 3.826      ; 6.212      ;
; 5.366 ; altpll_component|auto_generated|pll1|clk[0] ; ENET0_TX_DATA[3] ; altpll_component|auto_generated|pll1|clk[0] ; enet0_tx_clk_125m ; -4.000       ; 3.826      ; 6.212      ;
; 5.378 ; altpll_component|auto_generated|pll1|clk[0] ; ENET0_TX_DATA[1] ; altpll_component|auto_generated|pll1|clk[0] ; enet0_tx_clk_125m ; -4.000       ; 3.826      ; 6.224      ;
; 5.392 ; altpll_component|auto_generated|pll1|clk[0] ; ENET0_TX_DATA[0] ; altpll_component|auto_generated|pll1|clk[0] ; enet0_tx_clk_125m ; -4.000       ; 3.826      ; 6.238      ;
; 5.401 ; altpll_component|auto_generated|pll1|clk[0] ; ENET0_TX_EN      ; altpll_component|auto_generated|pll1|clk[0] ; enet0_tx_clk_125m ; -4.000       ; 3.826      ; 6.247      ;
; 5.409 ; altpll_component|auto_generated|pll1|clk[0] ; ENET0_TX_DATA[2] ; altpll_component|auto_generated|pll1|clk[0] ; enet0_tx_clk_125m ; -4.000       ; 3.826      ; 6.255      ;
; 5.409 ; altpll_component|auto_generated|pll1|clk[0] ; ENET0_TX_DATA[3] ; altpll_component|auto_generated|pll1|clk[0] ; enet0_tx_clk_125m ; -4.000       ; 3.826      ; 6.255      ;
; 5.430 ; altpll_component|auto_generated|pll1|clk[0] ; ENET0_TX_DATA[0] ; altpll_component|auto_generated|pll1|clk[0] ; enet0_tx_clk_125m ; -4.000       ; 3.826      ; 6.276      ;
+-------+---------------------------------------------+------------------+---------------------------------------------+-------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                   ; To Node                                                                                                                                                                                                                     ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; 6.901 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|rgmii_tx_clk_1 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|oddr:clk_oddr_inst|altddio_out:altddio_out_inst|ddio_out_86d:auto_generated|ddio_outa[0]~DFFHI ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -6.000       ; 0.122      ; 1.141      ;
; 7.040 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|rgmii_tx_clk_2 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|oddr:clk_oddr_inst|altddio_out:altddio_out_inst|ddio_out_86d:auto_generated|ddio_outa[0]~DFFLO ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -6.000       ; 0.122      ; 1.279      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                  ;
+-------+----------------------------------------+---------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node                                                 ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+---------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; 5.798 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[13]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.071     ; 2.130      ;
; 5.798 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[16]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.071     ; 2.130      ;
; 5.798 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[21]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.071     ; 2.130      ;
; 5.798 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[23]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.071     ; 2.130      ;
; 5.798 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[22]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.071     ; 2.130      ;
; 5.798 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[20]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.071     ; 2.130      ;
; 5.798 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[19]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.071     ; 2.130      ;
; 5.798 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[18]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.071     ; 2.130      ;
; 5.798 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[17]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.071     ; 2.130      ;
; 5.798 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[15]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.071     ; 2.130      ;
; 5.798 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[14]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.071     ; 2.130      ;
; 5.798 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[12]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.071     ; 2.130      ;
; 6.078 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[6]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.066     ; 1.855      ;
; 6.078 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[8]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.066     ; 1.855      ;
; 6.078 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[9]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.066     ; 1.855      ;
; 6.078 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[10]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.066     ; 1.855      ;
; 6.078 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[11]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.066     ; 1.855      ;
; 6.078 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[7]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.066     ; 1.855      ;
; 6.078 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[5]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.066     ; 1.855      ;
; 6.078 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[4]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.066     ; 1.855      ;
; 6.078 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[3]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.066     ; 1.855      ;
; 6.078 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[2]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.066     ; 1.855      ;
; 6.078 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[1]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.066     ; 1.855      ;
; 6.078 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[0]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.066     ; 1.855      ;
; 6.134 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|state[0]           ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.067     ; 1.798      ;
; 6.134 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|debounce_reg[0][3] ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.067     ; 1.798      ;
; 6.134 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|debounce_reg[0][2] ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.067     ; 1.798      ;
; 6.134 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|debounce_reg[0][1] ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.067     ; 1.798      ;
; 6.134 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|debounce_reg[0][0] ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.067     ; 1.798      ;
+-------+----------------------------------------+---------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'CLOCK_50'                                                                                                                       ;
+--------+--------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                            ; To Node                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+
; 17.371 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.017      ; 2.645      ;
; 17.371 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.017      ; 2.645      ;
; 17.371 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[3] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.017      ; 2.645      ;
; 17.371 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[4] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.017      ; 2.645      ;
; 17.371 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[5] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.017      ; 2.645      ;
; 17.371 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[6] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.017      ; 2.645      ;
; 17.371 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[7] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.017      ; 2.645      ;
; 17.371 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.017      ; 2.645      ;
; 17.492 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[3] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.017      ; 2.524      ;
; 17.492 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[3] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.017      ; 2.524      ;
; 17.492 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[3] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[3] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.017      ; 2.524      ;
; 17.492 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[3] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[4] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.017      ; 2.524      ;
; 17.492 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[3] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[5] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.017      ; 2.524      ;
; 17.492 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[3] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[6] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.017      ; 2.524      ;
; 17.492 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[3] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[7] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.017      ; 2.524      ;
; 17.492 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[3] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.017      ; 2.524      ;
; 17.554 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.017      ; 2.462      ;
; 17.554 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.017      ; 2.462      ;
; 17.554 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[3] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.017      ; 2.462      ;
; 17.554 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[4] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.017      ; 2.462      ;
; 17.554 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[5] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.017      ; 2.462      ;
; 17.554 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[6] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.017      ; 2.462      ;
; 17.554 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[7] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.017      ; 2.462      ;
; 17.554 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.017      ; 2.462      ;
; 17.716 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[3] ; AD9201:u_ad9201|contador_bt_10:sc3|qp[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.018      ; 2.301      ;
; 17.749 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[3] ; AD9201:u_ad9201|contador_bt_10:sc3|qp[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.019      ; 2.269      ;
; 17.749 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[3] ; AD9201:u_ad9201|contador_bt_10:sc3|qp[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.019      ; 2.269      ;
; 17.770 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.017      ; 2.246      ;
; 17.770 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.017      ; 2.246      ;
; 17.770 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[3] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.017      ; 2.246      ;
; 17.770 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[4] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.017      ; 2.246      ;
; 17.770 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[5] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.017      ; 2.246      ;
; 17.770 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[6] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.017      ; 2.246      ;
; 17.770 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[7] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.017      ; 2.246      ;
; 17.770 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.017      ; 2.246      ;
; 17.779 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2] ; AD9201:u_ad9201|contador_bt_10:sc3|qp[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.018      ; 2.238      ;
; 17.812 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2] ; AD9201:u_ad9201|contador_bt_10:sc3|qp[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.019      ; 2.206      ;
; 17.812 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2] ; AD9201:u_ad9201|contador_bt_10:sc3|qp[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.019      ; 2.206      ;
; 17.816 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1] ; AD9201:u_ad9201|contador_bt_n:sc2|qp[0]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.018      ; 2.201      ;
; 17.816 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1] ; AD9201:u_ad9201|contador_bt_n:sc2|qp[2]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.018      ; 2.201      ;
; 17.816 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1] ; AD9201:u_ad9201|contador_bt_n:sc2|qp[3]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.018      ; 2.201      ;
; 17.816 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1] ; AD9201:u_ad9201|contador_bt_n:sc2|qp[4]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.018      ; 2.201      ;
; 17.816 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1] ; AD9201:u_ad9201|contador_bt_n:sc2|qp[1]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.018      ; 2.201      ;
; 17.885 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1] ; AD9201:u_ad9201|contador_bt_10:sc3|qp[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.018      ; 2.132      ;
; 17.918 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1] ; AD9201:u_ad9201|contador_bt_10:sc3|qp[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.019      ; 2.100      ;
; 17.918 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1] ; AD9201:u_ad9201|contador_bt_10:sc3|qp[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.019      ; 2.100      ;
; 17.942 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[3] ; AD9201:u_ad9201|contador_bt_n:sc2|qp[0]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.018      ; 2.075      ;
; 17.942 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[3] ; AD9201:u_ad9201|contador_bt_n:sc2|qp[2]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.018      ; 2.075      ;
; 17.942 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[3] ; AD9201:u_ad9201|contador_bt_n:sc2|qp[3]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.018      ; 2.075      ;
; 17.942 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[3] ; AD9201:u_ad9201|contador_bt_n:sc2|qp[4]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.018      ; 2.075      ;
; 17.942 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[3] ; AD9201:u_ad9201|contador_bt_n:sc2|qp[1]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.018      ; 2.075      ;
; 18.024 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2] ; AD9201:u_ad9201|contador_bt_n:sc2|qp[0]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.018      ; 1.993      ;
; 18.024 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2] ; AD9201:u_ad9201|contador_bt_n:sc2|qp[2]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.018      ; 1.993      ;
; 18.024 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2] ; AD9201:u_ad9201|contador_bt_n:sc2|qp[3]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.018      ; 1.993      ;
; 18.024 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2] ; AD9201:u_ad9201|contador_bt_n:sc2|qp[4]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.018      ; 1.993      ;
; 18.024 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2] ; AD9201:u_ad9201|contador_bt_n:sc2|qp[1]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.018      ; 1.993      ;
; 18.259 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0] ; AD9201:u_ad9201|contador_bt_n:sc2|qp[0]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.018      ; 1.758      ;
; 18.259 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0] ; AD9201:u_ad9201|contador_bt_n:sc2|qp[2]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.018      ; 1.758      ;
; 18.259 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0] ; AD9201:u_ad9201|contador_bt_n:sc2|qp[3]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.018      ; 1.758      ;
; 18.259 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0] ; AD9201:u_ad9201|contador_bt_n:sc2|qp[4]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.018      ; 1.758      ;
; 18.259 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0] ; AD9201:u_ad9201|contador_bt_n:sc2|qp[1]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.018      ; 1.758      ;
+--------+--------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'CLOCK_50'                                                                                                                       ;
+-------+--------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                            ; To Node                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.283 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0] ; AD9201:u_ad9201|contador_bt_n:sc2|qp[0]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.216      ; 1.670      ;
; 1.283 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0] ; AD9201:u_ad9201|contador_bt_n:sc2|qp[2]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.216      ; 1.670      ;
; 1.283 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0] ; AD9201:u_ad9201|contador_bt_n:sc2|qp[3]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.216      ; 1.670      ;
; 1.283 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0] ; AD9201:u_ad9201|contador_bt_n:sc2|qp[4]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.216      ; 1.670      ;
; 1.283 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0] ; AD9201:u_ad9201|contador_bt_n:sc2|qp[1]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.216      ; 1.670      ;
; 1.441 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2] ; AD9201:u_ad9201|contador_bt_n:sc2|qp[0]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.216      ; 1.828      ;
; 1.441 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2] ; AD9201:u_ad9201|contador_bt_n:sc2|qp[2]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.216      ; 1.828      ;
; 1.441 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2] ; AD9201:u_ad9201|contador_bt_n:sc2|qp[3]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.216      ; 1.828      ;
; 1.441 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2] ; AD9201:u_ad9201|contador_bt_n:sc2|qp[4]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.216      ; 1.828      ;
; 1.441 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2] ; AD9201:u_ad9201|contador_bt_n:sc2|qp[1]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.216      ; 1.828      ;
; 1.567 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[3] ; AD9201:u_ad9201|contador_bt_n:sc2|qp[0]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.216      ; 1.954      ;
; 1.567 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[3] ; AD9201:u_ad9201|contador_bt_n:sc2|qp[2]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.216      ; 1.954      ;
; 1.567 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[3] ; AD9201:u_ad9201|contador_bt_n:sc2|qp[3]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.216      ; 1.954      ;
; 1.567 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[3] ; AD9201:u_ad9201|contador_bt_n:sc2|qp[4]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.216      ; 1.954      ;
; 1.567 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[3] ; AD9201:u_ad9201|contador_bt_n:sc2|qp[1]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.216      ; 1.954      ;
; 1.593 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1] ; AD9201:u_ad9201|contador_bt_10:sc3|qp[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.217      ; 1.981      ;
; 1.593 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1] ; AD9201:u_ad9201|contador_bt_10:sc3|qp[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.217      ; 1.981      ;
; 1.626 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1] ; AD9201:u_ad9201|contador_bt_10:sc3|qp[0]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.216      ; 2.013      ;
; 1.635 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1] ; AD9201:u_ad9201|contador_bt_n:sc2|qp[0]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.216      ; 2.022      ;
; 1.635 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1] ; AD9201:u_ad9201|contador_bt_n:sc2|qp[2]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.216      ; 2.022      ;
; 1.635 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1] ; AD9201:u_ad9201|contador_bt_n:sc2|qp[3]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.216      ; 2.022      ;
; 1.635 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1] ; AD9201:u_ad9201|contador_bt_n:sc2|qp[4]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.216      ; 2.022      ;
; 1.635 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1] ; AD9201:u_ad9201|contador_bt_n:sc2|qp[1]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.216      ; 2.022      ;
; 1.654 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2] ; AD9201:u_ad9201|contador_bt_10:sc3|qp[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.217      ; 2.042      ;
; 1.654 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2] ; AD9201:u_ad9201|contador_bt_10:sc3|qp[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.217      ; 2.042      ;
; 1.686 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2] ; AD9201:u_ad9201|contador_bt_10:sc3|qp[0]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.216      ; 2.073      ;
; 1.705 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.215      ; 2.091      ;
; 1.705 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[2] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.215      ; 2.091      ;
; 1.705 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[3] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.215      ; 2.091      ;
; 1.705 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[4] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.215      ; 2.091      ;
; 1.705 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[5] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.215      ; 2.091      ;
; 1.705 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[6] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.215      ; 2.091      ;
; 1.705 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[7] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.215      ; 2.091      ;
; 1.705 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[1] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.215      ; 2.091      ;
; 1.766 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[3] ; AD9201:u_ad9201|contador_bt_10:sc3|qp[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.217      ; 2.154      ;
; 1.766 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[3] ; AD9201:u_ad9201|contador_bt_10:sc3|qp[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.217      ; 2.154      ;
; 1.799 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[3] ; AD9201:u_ad9201|contador_bt_10:sc3|qp[0]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.216      ; 2.186      ;
; 1.947 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.215      ; 2.333      ;
; 1.947 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[2] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.215      ; 2.333      ;
; 1.947 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[3] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.215      ; 2.333      ;
; 1.947 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[4] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.215      ; 2.333      ;
; 1.947 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[5] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.215      ; 2.333      ;
; 1.947 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[6] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.215      ; 2.333      ;
; 1.947 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[7] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.215      ; 2.333      ;
; 1.947 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[1] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.215      ; 2.333      ;
; 2.015 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[3] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.215      ; 2.401      ;
; 2.015 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[3] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[2] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.215      ; 2.401      ;
; 2.015 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[3] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[3] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.215      ; 2.401      ;
; 2.015 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[3] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[4] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.215      ; 2.401      ;
; 2.015 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[3] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[5] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.215      ; 2.401      ;
; 2.015 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[3] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[6] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.215      ; 2.401      ;
; 2.015 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[3] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[7] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.215      ; 2.401      ;
; 2.015 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[3] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[1] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.215      ; 2.401      ;
; 2.147 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.215      ; 2.533      ;
; 2.147 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[2] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.215      ; 2.533      ;
; 2.147 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[3] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.215      ; 2.533      ;
; 2.147 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[4] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.215      ; 2.533      ;
; 2.147 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[5] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.215      ; 2.533      ;
; 2.147 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[6] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.215      ; 2.533      ;
; 2.147 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[7] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.215      ; 2.533      ;
; 2.147 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[1] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.215      ; 2.533      ;
+-------+--------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                   ;
+-------+----------------------------------------+---------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node                                                 ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+---------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; 1.440 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|state[0]           ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.688      ;
; 1.440 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|debounce_reg[0][3] ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.688      ;
; 1.440 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|debounce_reg[0][2] ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.688      ;
; 1.440 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|debounce_reg[0][1] ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.688      ;
; 1.440 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|debounce_reg[0][0] ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.688      ;
; 1.487 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[6]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 1.736      ;
; 1.487 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[8]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 1.736      ;
; 1.487 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[9]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 1.736      ;
; 1.487 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[10]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 1.736      ;
; 1.487 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[11]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 1.736      ;
; 1.487 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[7]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 1.736      ;
; 1.487 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[5]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 1.736      ;
; 1.487 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[4]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 1.736      ;
; 1.487 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[3]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 1.736      ;
; 1.487 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[2]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 1.736      ;
; 1.487 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[1]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 1.736      ;
; 1.487 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[0]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 1.736      ;
; 1.747 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[13]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.991      ;
; 1.747 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[16]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.991      ;
; 1.747 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[21]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.991      ;
; 1.747 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[23]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.991      ;
; 1.747 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[22]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.991      ;
; 1.747 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[20]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.991      ;
; 1.747 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[19]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.991      ;
; 1.747 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[18]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.991      ;
; 1.747 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[17]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.991      ;
; 1.747 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[15]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.991      ;
; 1.747 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[14]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.991      ;
; 1.747 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[12]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.991      ;
+-------+----------------------------------------+---------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 2
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 11.410 ns




+----------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                   ;
+---------------------------------------------+--------+---------------+
; Clock                                       ; Slack  ; End Point TNS ;
+---------------------------------------------+--------+---------------+
; enet0_rx_clk_125m                           ; 0.520  ; 0.000         ;
; altpll_component|auto_generated|pll1|clk[1] ; 1.010  ; 0.000         ;
; altpll_component|auto_generated|pll1|clk[0] ; 4.349  ; 0.000         ;
; enet0_tx_clk_125m                           ; 5.297  ; 0.000         ;
; CLOCK_50                                    ; 17.746 ; 0.000         ;
+---------------------------------------------+--------+---------------+


+---------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                   ;
+---------------------------------------------+-------+---------------+
; Clock                                       ; Slack ; End Point TNS ;
+---------------------------------------------+-------+---------------+
; altpll_component|auto_generated|pll1|clk[0] ; 0.117 ; 0.000         ;
; enet0_rx_clk_125m                           ; 0.174 ; 0.000         ;
; CLOCK_50                                    ; 0.180 ; 0.000         ;
; enet0_tx_clk_125m                           ; 4.321 ; 0.000         ;
; altpll_component|auto_generated|pll1|clk[1] ; 6.456 ; 0.000         ;
+---------------------------------------------+-------+---------------+


+----------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                                ;
+---------------------------------------------+--------+---------------+
; Clock                                       ; Slack  ; End Point TNS ;
+---------------------------------------------+--------+---------------+
; altpll_component|auto_generated|pll1|clk[0] ; 6.723  ; 0.000         ;
; CLOCK_50                                    ; 18.613 ; 0.000         ;
+---------------------------------------------+--------+---------------+


+---------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                                ;
+---------------------------------------------+-------+---------------+
; Clock                                       ; Slack ; End Point TNS ;
+---------------------------------------------+-------+---------------+
; CLOCK_50                                    ; 0.617 ; 0.000         ;
; altpll_component|auto_generated|pll1|clk[0] ; 0.753 ; 0.000         ;
+---------------------------------------------+-------+---------------+


+---------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                    ;
+---------------------------------------------+-------+---------------+
; Clock                                       ; Slack ; End Point TNS ;
+---------------------------------------------+-------+---------------+
; enet0_rx_clk_125m                           ; 3.378 ; 0.000         ;
; altpll_component|auto_generated|pll1|clk[0] ; 3.752 ; 0.000         ;
; altpll_component|auto_generated|pll1|clk[1] ; 3.819 ; 0.000         ;
; enet0_tx_clk_125m                           ; 4.000 ; 0.000         ;
; enet1_rx_clk_125m                           ; 4.000 ; 0.000         ;
; enet1_tx_clk_125m                           ; 4.000 ; 0.000         ;
; CLOCK_50                                    ; 9.267 ; 0.000         ;
+---------------------------------------------+-------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'enet0_rx_clk_125m'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                              ; Launch Clock           ; Latch Clock       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------+--------------+------------+------------+
; 0.520 ; ENET0_RX_DATA[2]                                                                                                                                                                                                                                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_cell_h[3]  ; virt_enet0_rx_clk_125m ; enet0_rx_clk_125m ; 2.000        ; 1.506      ; 1.723      ;
; 0.522 ; ENET0_RX_DV                                                                                                                                                                                                                                         ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_cell_h[0]  ; virt_enet0_rx_clk_125m ; enet0_rx_clk_125m ; 2.000        ; 1.506      ; 1.721      ;
; 0.554 ; ENET0_RX_DATA[0]                                                                                                                                                                                                                                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_cell_h[1]  ; virt_enet0_rx_clk_125m ; enet0_rx_clk_125m ; 2.000        ; 1.539      ; 1.722      ;
; 0.584 ; ENET0_RX_DATA[1]                                                                                                                                                                                                                                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_cell_h[2]  ; virt_enet0_rx_clk_125m ; enet0_rx_clk_125m ; 2.000        ; 1.539      ; 1.692      ;
; 0.587 ; ENET0_RX_DATA[3]                                                                                                                                                                                                                                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_cell_h[4]  ; virt_enet0_rx_clk_125m ; enet0_rx_clk_125m ; 2.000        ; 1.541      ; 1.691      ;
; 0.907 ; ENET0_RX_DATA[2]                                                                                                                                                                                                                                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_cell_l[3]  ; virt_enet0_rx_clk_125m ; enet0_rx_clk_125m ; 2.000        ; 1.893      ; 1.723      ;
; 0.914 ; ENET0_RX_DV                                                                                                                                                                                                                                         ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_cell_l[0]  ; virt_enet0_rx_clk_125m ; enet0_rx_clk_125m ; 2.000        ; 1.893      ; 1.716      ;
; 0.941 ; ENET0_RX_DATA[0]                                                                                                                                                                                                                                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_cell_l[1]  ; virt_enet0_rx_clk_125m ; enet0_rx_clk_125m ; 2.000        ; 1.928      ; 1.724      ;
; 0.975 ; ENET0_RX_DATA[3]                                                                                                                                                                                                                                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_cell_l[4]  ; virt_enet0_rx_clk_125m ; enet0_rx_clk_125m ; 2.000        ; 1.929      ; 1.691      ;
; 0.977 ; ENET0_RX_DATA[1]                                                                                                                                                                                                                                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_cell_l[2]  ; virt_enet0_rx_clk_125m ; enet0_rx_clk_125m ; 2.000        ; 1.928      ; 1.688      ;
; 3.178 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_cell_l[4] ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_latch_l[4] ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 4.000        ; -0.433     ; 0.376      ;
; 3.181 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_cell_l[1] ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_latch_l[1] ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 4.000        ; -0.433     ; 0.373      ;
; 3.181 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_cell_l[3] ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_latch_l[3] ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 4.000        ; -0.431     ; 0.375      ;
; 3.181 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_cell_l[2] ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_latch_l[2] ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 4.000        ; -0.433     ; 0.373      ;
; 3.182 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_cell_l[0] ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_latch_l[0] ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 4.000        ; -0.431     ; 0.374      ;
; 5.051 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[12]                                                                                                                ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[11]                                                                                                                 ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.039     ; 2.897      ;
; 5.056 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[9]                                                                                                                 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[11]                                                                                                                 ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.042     ; 2.889      ;
; 5.063 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[0]                                                                              ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg                                                                             ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.037     ; 2.887      ;
; 5.067 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[8]                                                                                                                 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[11]                                                                                                                 ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.042     ; 2.878      ;
; 5.105 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[6]                                                                                                               ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[11]                                                                                                                 ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.043     ; 2.839      ;
; 5.122 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[3]                                                                                ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg                                                                             ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.039     ; 2.826      ;
; 5.123 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[1]                                                                                ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg                                                                             ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.036     ; 2.828      ;
; 5.129 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[4]                                                                              ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg                                                                             ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.036     ; 2.822      ;
; 5.130 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[2]                                                                                                                 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[11]                                                                                                                 ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.037     ; 2.820      ;
; 5.141 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[6]                                                                                ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg                                                                             ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.039     ; 2.807      ;
; 5.154 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[3]                                                                                                                      ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[11]                                                                                                                 ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.042     ; 2.791      ;
; 5.155 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[8]                                                                                                                      ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[11]                                                                                                                 ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.039     ; 2.793      ;
; 5.155 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[4]                                                                                                               ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[11]                                                                                                                 ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.042     ; 2.790      ;
; 5.156 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[4]                                                                                                                      ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[11]                                                                                                                 ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.042     ; 2.789      ;
; 5.157 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[7]                                                                              ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg                                                                             ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.037     ; 2.793      ;
; 5.160 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[1]                                                                                                                 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[11]                                                                                                                 ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.037     ; 2.790      ;
; 5.161 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[10]                                                                                                                ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[11]                                                                                                                 ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.042     ; 2.784      ;
; 5.165 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[2]                                                                                                                      ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[11]                                                                                                                 ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.042     ; 2.780      ;
; 5.166 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[12]                                                                                                                ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_commit_reg[5]                                                                                                           ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.038     ; 2.783      ;
; 5.166 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[12]                                                                                                                ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_commit_reg[10]                                                                                                          ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.038     ; 2.783      ;
; 5.166 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[12]                                                                                                                ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_commit_reg[9]                                                                                                           ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.038     ; 2.783      ;
; 5.166 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[12]                                                                                                                ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_commit_reg[8]                                                                                                           ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.038     ; 2.783      ;
; 5.171 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[5]                                                                                ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg                                                                             ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.036     ; 2.780      ;
; 5.171 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[9]                                                                                                                 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_commit_reg[5]                                                                                                           ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.041     ; 2.775      ;
; 5.171 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[9]                                                                                                                 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_commit_reg[10]                                                                                                          ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.041     ; 2.775      ;
; 5.171 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[9]                                                                                                                 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_commit_reg[9]                                                                                                           ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.041     ; 2.775      ;
; 5.171 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[9]                                                                                                                 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_commit_reg[8]                                                                                                           ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.041     ; 2.775      ;
; 5.174 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[5]                                                                                                               ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[11]                                                                                                                 ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.042     ; 2.771      ;
; 5.182 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[11]                                                                                                                ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[11]                                                                                                                 ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.042     ; 2.763      ;
; 5.182 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[8]                                                                                                                 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_commit_reg[5]                                                                                                           ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.041     ; 2.764      ;
; 5.182 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[8]                                                                                                                 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_commit_reg[10]                                                                                                          ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.041     ; 2.764      ;
; 5.182 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[8]                                                                                                                 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_commit_reg[9]                                                                                                           ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.041     ; 2.764      ;
; 5.182 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[8]                                                                                                                 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_commit_reg[8]                                                                                                           ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.041     ; 2.764      ;
; 5.201 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[6]                                                                                                                      ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[11]                                                                                                                 ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.042     ; 2.744      ;
; 5.204 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync2_reg[7]                                                                                                           ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[11]                                                                                                                 ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.025     ; 2.758      ;
; 5.209 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[7]                                                                                                                 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[11]                                                                                                                 ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.025     ; 2.753      ;
; 5.217 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[0]                                                                                                                 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[11]                                                                                                                 ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.037     ; 2.733      ;
; 5.219 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync2_reg[9]                                                                                                           ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[11]                                                                                                                 ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.042     ; 2.726      ;
; 5.219 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[3]                                                                                                               ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[11]                                                                                                                 ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.043     ; 2.725      ;
; 5.220 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[6]                                                                                                               ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_commit_reg[5]                                                                                                           ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.042     ; 2.725      ;
; 5.220 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[6]                                                                                                               ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_commit_reg[10]                                                                                                          ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.042     ; 2.725      ;
; 5.220 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[6]                                                                                                               ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_commit_reg[9]                                                                                                           ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.042     ; 2.725      ;
; 5.220 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[6]                                                                                                               ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_commit_reg[8]                                                                                                           ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.042     ; 2.725      ;
; 5.234 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[8]                                                                                                               ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[11]                                                                                                                 ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.039     ; 2.714      ;
; 5.236 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[7]                                                                                                               ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[11]                                                                                                                 ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.043     ; 2.708      ;
; 5.236 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[3]                                                                              ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg                                                                             ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.038     ; 2.713      ;
; 5.241 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[1]                                                                                                                      ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[11]                                                                                                                 ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.042     ; 2.704      ;
; 5.245 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[2]                                                                                                                 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_commit_reg[5]                                                                                                           ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.036     ; 2.706      ;
; 5.245 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[2]                                                                                                                 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_commit_reg[10]                                                                                                          ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.036     ; 2.706      ;
; 5.245 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[2]                                                                                                                 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_commit_reg[9]                                                                                                           ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.036     ; 2.706      ;
; 5.245 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[2]                                                                                                                 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_commit_reg[8]                                                                                                           ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.036     ; 2.706      ;
; 5.248 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[4]                                                                                ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg                                                                             ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.038     ; 2.701      ;
; 5.250 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync2_reg[8]                                                                                                           ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[11]                                                                                                                 ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.042     ; 2.695      ;
; 5.258 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[5]                                                                                                                 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[11]                                                                                                                 ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.025     ; 2.704      ;
; 5.259 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[0]                                                                                                                      ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[11]                                                                                                                 ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.042     ; 2.686      ;
; 5.261 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync2_reg[5]                                                                                                           ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[11]                                                                                                                 ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.025     ; 2.701      ;
; 5.269 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[6]                                                                              ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg                                                                             ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.039     ; 2.679      ;
; 5.269 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[3]                                                                                                                      ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_commit_reg[5]                                                                                                           ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.041     ; 2.677      ;
; 5.269 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[3]                                                                                                                      ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_commit_reg[10]                                                                                                          ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.041     ; 2.677      ;
; 5.269 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[3]                                                                                                                      ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_commit_reg[9]                                                                                                           ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.041     ; 2.677      ;
; 5.269 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[3]                                                                                                                      ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_commit_reg[8]                                                                                                           ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.041     ; 2.677      ;
; 5.269 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[0]                                                                                                               ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[11]                                                                                                                 ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.043     ; 2.675      ;
; 5.270 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[8]                                                                                                                      ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_commit_reg[5]                                                                                                           ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.038     ; 2.679      ;
; 5.270 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[8]                                                                                                                      ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_commit_reg[10]                                                                                                          ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.038     ; 2.679      ;
; 5.270 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[8]                                                                                                                      ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_commit_reg[9]                                                                                                           ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.038     ; 2.679      ;
; 5.270 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[8]                                                                                                                      ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_commit_reg[8]                                                                                                           ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.038     ; 2.679      ;
; 5.270 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[4]                                                                                                               ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_commit_reg[5]                                                                                                           ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.041     ; 2.676      ;
; 5.270 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[4]                                                                                                               ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_commit_reg[10]                                                                                                          ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.041     ; 2.676      ;
; 5.270 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[4]                                                                                                               ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_commit_reg[9]                                                                                                           ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.041     ; 2.676      ;
; 5.270 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[4]                                                                                                               ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_commit_reg[8]                                                                                                           ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.041     ; 2.676      ;
; 5.271 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[4]                                                                                                                      ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_commit_reg[5]                                                                                                           ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.041     ; 2.675      ;
; 5.271 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[4]                                                                                                                      ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_commit_reg[10]                                                                                                          ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.041     ; 2.675      ;
; 5.271 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[4]                                                                                                                      ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_commit_reg[9]                                                                                                           ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.041     ; 2.675      ;
; 5.271 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[4]                                                                                                                      ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_commit_reg[8]                                                                                                           ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.041     ; 2.675      ;
; 5.275 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[6]                                                                                                                 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[11]                                                                                                                 ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.026     ; 2.686      ;
; 5.275 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[1]                                                                                                                 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_commit_reg[5]                                                                                                           ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.036     ; 2.676      ;
; 5.275 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[1]                                                                                                                 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_commit_reg[10]                                                                                                          ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.036     ; 2.676      ;
; 5.275 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[1]                                                                                                                 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_commit_reg[9]                                                                                                           ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.036     ; 2.676      ;
; 5.275 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[1]                                                                                                                 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_commit_reg[8]                                                                                                           ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.036     ; 2.676      ;
; 5.276 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[10]                                                                                                                ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_commit_reg[5]                                                                                                           ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.041     ; 2.670      ;
; 5.276 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[10]                                                                                                                ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_commit_reg[10]                                                                                                          ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.041     ; 2.670      ;
; 5.276 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[10]                                                                                                                ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_commit_reg[9]                                                                                                           ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.041     ; 2.670      ;
; 5.276 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[10]                                                                                                                ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_commit_reg[8]                                                                                                           ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.041     ; 2.670      ;
; 5.280 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[2]                                                                                                                      ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_commit_reg[5]                                                                                                           ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.041     ; 2.666      ;
; 5.280 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[2]                                                                                                                      ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_commit_reg[10]                                                                                                          ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.041     ; 2.666      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                   ; To Node                                                                                                                                                                                                                     ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; 1.010 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|rgmii_tx_clk_1 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|oddr:clk_oddr_inst|altddio_out:altddio_out_inst|ddio_out_86d:auto_generated|ddio_outa[0]~DFFHI ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 2.000        ; -0.128     ; 0.660      ;
; 1.078 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|rgmii_tx_clk_2 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|oddr:clk_oddr_inst|altddio_out:altddio_out_inst|ddio_out_86d:auto_generated|ddio_outa[0]~DFFLO ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 2.000        ; -0.128     ; 0.733      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                         ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                 ; To Node                                                                                                                                                  ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; 4.349 ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[3]                    ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[24]                                  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.041     ; 3.597      ;
; 4.399 ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[2]                    ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[24]                                  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.045     ; 3.543      ;
; 4.425 ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[3]                    ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[30]                                  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.142      ; 3.704      ;
; 4.428 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[5]       ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_commit_reg[0]               ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.042     ; 3.517      ;
; 4.428 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[5]       ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_commit_reg[6]               ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.042     ; 3.517      ;
; 4.428 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[5]       ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_commit_reg[7]               ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.042     ; 3.517      ;
; 4.428 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[5]       ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_commit_reg[8]               ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.042     ; 3.517      ;
; 4.428 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[5]       ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_commit_reg[10]              ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.042     ; 3.517      ;
; 4.437 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[5]       ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_commit_reg[5]               ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.042     ; 3.508      ;
; 4.437 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[5]       ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_commit_reg[4]               ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.042     ; 3.508      ;
; 4.437 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[5]       ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_commit_reg[3]               ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.042     ; 3.508      ;
; 4.437 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[5]       ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_commit_reg[2]               ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.042     ; 3.508      ;
; 4.442 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[5]       ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_commit_reg[1]               ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.042     ; 3.503      ;
; 4.442 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[5]       ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_commit_reg[9]               ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.042     ; 3.503      ;
; 4.442 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[5]       ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_commit_reg[12]              ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.042     ; 3.503      ;
; 4.444 ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[4]                    ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[24]                                  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.040     ; 3.503      ;
; 4.446 ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[7]                    ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[24]                                  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.041     ; 3.500      ;
; 4.453 ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[2]                    ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[30]                                  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.138      ; 3.672      ;
; 4.459 ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[3]                    ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[29]                                  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.142      ; 3.670      ;
; 4.459 ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[1]                    ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[24]                                  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.043     ; 3.485      ;
; 4.476 ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[3]                    ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[31]                                  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.141      ; 3.652      ;
; 4.492 ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[3]                    ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[28]                                  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.142      ; 3.637      ;
; 4.493 ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[5]                    ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[30]                                  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.143      ; 3.637      ;
; 4.497 ; fpga_core:core_inst|d[1]                                                                                                                  ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[30]                                  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.154      ; 3.644      ;
; 4.500 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[3]       ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_commit_reg[0]               ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.042     ; 3.445      ;
; 4.500 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[3]       ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_commit_reg[6]               ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.042     ; 3.445      ;
; 4.500 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[3]       ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_commit_reg[7]               ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.042     ; 3.445      ;
; 4.500 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[3]       ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_commit_reg[8]               ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.042     ; 3.445      ;
; 4.500 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[3]       ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_commit_reg[10]              ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.042     ; 3.445      ;
; 4.501 ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[1]                    ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[30]                                  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.140      ; 3.626      ;
; 4.503 ; fpga_core:core_inst|d[0]                                                                                                                  ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[30]                                  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.154      ; 3.638      ;
; 4.506 ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[5]                    ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[24]                                  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.040     ; 3.441      ;
; 4.506 ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[4]                    ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[31]                                  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.142      ; 3.623      ;
; 4.509 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[3]       ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_commit_reg[5]               ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.042     ; 3.436      ;
; 4.509 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[3]       ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_commit_reg[4]               ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.042     ; 3.436      ;
; 4.509 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[3]       ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_commit_reg[3]               ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.042     ; 3.436      ;
; 4.509 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[3]       ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_commit_reg[2]               ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.042     ; 3.436      ;
; 4.509 ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[2]                    ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[29]                                  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.138      ; 3.616      ;
; 4.510 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_rx:ip_eth_rx_inst|hdr_sum_reg[9]        ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_rx:ip_eth_rx_inst|state_reg.STATE_WAIT_LAST            ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.047     ; 3.430      ;
; 4.513 ; fpga_core:core_inst|eth_axis_rx:eth_axis_rx_inst|m_eth_payload_axis_tdata_reg[1]                                                          ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_rx:ip_eth_rx_inst|state_reg.STATE_WAIT_LAST            ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.047     ; 3.427      ;
; 4.514 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[3]       ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_commit_reg[1]               ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.042     ; 3.431      ;
; 4.514 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[3]       ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_commit_reg[9]               ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.042     ; 3.431      ;
; 4.514 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[3]       ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_commit_reg[12]              ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.042     ; 3.431      ;
; 4.516 ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[21]                   ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[16]                                  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.227     ; 3.244      ;
; 4.519 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[10]      ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_commit_reg[0]               ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.045     ; 3.423      ;
; 4.519 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[10]      ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_commit_reg[6]               ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.045     ; 3.423      ;
; 4.519 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[10]      ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_commit_reg[7]               ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.045     ; 3.423      ;
; 4.519 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[10]      ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_commit_reg[8]               ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.045     ; 3.423      ;
; 4.519 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[10]      ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_commit_reg[10]              ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.045     ; 3.423      ;
; 4.520 ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[4]                    ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[30]                                  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.143      ; 3.610      ;
; 4.522 ; fpga_core:core_inst|eth_axis_rx:eth_axis_rx_inst|m_eth_payload_axis_tdata_reg[0]                                                          ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_rx:ip_eth_rx_inst|state_reg.STATE_WAIT_LAST            ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.047     ; 3.418      ;
; 4.522 ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[7]                    ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[30]                                  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.142      ; 3.607      ;
; 4.525 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_rx:ip_eth_rx_inst|hdr_sum_reg[8]        ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_rx:ip_eth_rx_inst|state_reg.STATE_WAIT_LAST            ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.047     ; 3.415      ;
; 4.526 ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[2]                    ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[31]                                  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.137      ; 3.598      ;
; 4.528 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[10]      ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_commit_reg[5]               ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.045     ; 3.414      ;
; 4.528 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[10]      ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_commit_reg[4]               ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.045     ; 3.414      ;
; 4.528 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[10]      ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_commit_reg[3]               ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.045     ; 3.414      ;
; 4.528 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[10]      ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_commit_reg[2]               ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.045     ; 3.414      ;
; 4.528 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_tx:ip_eth_tx_inst|hdr_sum_reg[1]        ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_tx:ip_eth_tx_inst|hdr_sum_reg[8]                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.068     ; 3.391      ;
; 4.530 ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[6]                    ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[24]                                  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.041     ; 3.416      ;
; 4.533 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[10]      ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_commit_reg[1]               ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.045     ; 3.409      ;
; 4.533 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[10]      ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_commit_reg[9]               ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.045     ; 3.409      ;
; 4.533 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[10]      ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_commit_reg[12]              ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.045     ; 3.409      ;
; 4.533 ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[3]                    ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[25]                                  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.138      ; 3.592      ;
; 4.535 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_rx:ip_eth_rx_inst|hdr_sum_reg[13]       ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_rx:ip_eth_rx_inst|state_reg.STATE_WAIT_LAST            ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.043     ; 3.409      ;
; 4.535 ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[3]                    ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[27]                                  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.147      ; 3.599      ;
; 4.535 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_tx:ip_eth_tx_inst|hdr_ptr_reg[0]        ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_tx:ip_eth_tx_inst|m_eth_payload_axis_tdata_reg[7]      ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.052     ; 3.400      ;
; 4.535 ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|ip_source_ip_reg[21]               ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[24]                                  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.038     ; 3.414      ;
; 4.536 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_tx:ip_eth_tx_inst|hdr_ptr_reg[0]        ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_tx:ip_eth_tx_inst|temp_m_eth_payload_axis_tdata_reg[7] ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.052     ; 3.399      ;
; 4.537 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_tx:ip_eth_tx_inst|hdr_sum_reg[1]        ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_tx:ip_eth_tx_inst|hdr_sum_reg[4]                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.066     ; 3.384      ;
; 4.540 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_rx:ip_eth_rx_inst|hdr_sum_reg[3]        ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_rx:ip_eth_rx_inst|state_reg.STATE_WAIT_LAST            ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.045     ; 3.402      ;
; 4.540 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync2_reg[6] ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_commit_reg[0]               ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.039     ; 3.408      ;
; 4.540 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync2_reg[6] ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_commit_reg[6]               ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.039     ; 3.408      ;
; 4.540 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync2_reg[6] ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_commit_reg[7]               ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.039     ; 3.408      ;
; 4.540 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync2_reg[6] ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_commit_reg[8]               ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.039     ; 3.408      ;
; 4.540 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync2_reg[6] ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_commit_reg[10]              ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.039     ; 3.408      ;
; 4.542 ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[2]                    ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[28]                                  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.138      ; 3.583      ;
; 4.549 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync2_reg[6] ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_commit_reg[5]               ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.039     ; 3.399      ;
; 4.549 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync2_reg[6] ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_commit_reg[4]               ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.039     ; 3.399      ;
; 4.549 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync2_reg[6] ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_commit_reg[3]               ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.039     ; 3.399      ;
; 4.549 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync2_reg[6] ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_commit_reg[2]               ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.039     ; 3.399      ;
; 4.553 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_rx:ip_eth_rx_inst|hdr_sum_reg[11]       ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_rx:ip_eth_rx_inst|state_reg.STATE_WAIT_LAST            ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.047     ; 3.387      ;
; 4.554 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync2_reg[6] ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_commit_reg[1]               ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.039     ; 3.394      ;
; 4.554 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync2_reg[6] ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_commit_reg[9]               ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.039     ; 3.394      ;
; 4.554 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync2_reg[6] ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_commit_reg[12]              ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.039     ; 3.394      ;
; 4.554 ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[4]                    ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[29]                                  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.143      ; 3.576      ;
; 4.556 ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[7]                    ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[29]                                  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.142      ; 3.573      ;
; 4.560 ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[17]                   ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[16]                                  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.020     ; 3.407      ;
; 4.561 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_rx:ip_eth_rx_inst|hdr_sum_reg[12]       ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_rx:ip_eth_rx_inst|state_reg.STATE_WAIT_LAST            ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.043     ; 3.383      ;
; 4.568 ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[6]                    ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[31]                                  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.141      ; 3.560      ;
; 4.568 ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[20]                   ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[16]                                  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.223     ; 3.196      ;
; 4.569 ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[1]                    ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[29]                                  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.140      ; 3.558      ;
; 4.570 ; fpga_core:core_inst|d[3]                                                                                                                  ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[30]                                  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.154      ; 3.571      ;
; 4.573 ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[8]                    ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[30]                                  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.143      ; 3.557      ;
; 4.573 ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[7]                    ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[31]                                  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.141      ; 3.555      ;
; 4.577 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[4]       ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_commit_reg[0]               ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.042     ; 3.368      ;
; 4.577 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[4]       ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_commit_reg[6]               ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.042     ; 3.368      ;
; 4.577 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[4]       ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_commit_reg[7]               ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.042     ; 3.368      ;
; 4.577 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[4]       ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_commit_reg[8]               ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.042     ; 3.368      ;
; 4.577 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[4]       ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_commit_reg[10]              ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.042     ; 3.368      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'enet0_tx_clk_125m'                                                                                                                                   ;
+-------+---------------------------------------------+------------------+---------------------------------------------+-------------------+--------------+------------+------------+
; Slack ; From Node                                   ; To Node          ; Launch Clock                                ; Latch Clock       ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------+------------------+---------------------------------------------+-------------------+--------------+------------+------------+
; 5.297 ; altpll_component|auto_generated|pll1|clk[0] ; ENET0_TX_DATA[0] ; altpll_component|auto_generated|pll1|clk[0] ; enet0_tx_clk_125m ; 8.000        ; 2.371      ; 4.054      ;
; 5.299 ; altpll_component|auto_generated|pll1|clk[0] ; ENET0_TX_DATA[0] ; altpll_component|auto_generated|pll1|clk[0] ; enet0_tx_clk_125m ; 8.000        ; 2.371      ; 4.052      ;
; 5.321 ; altpll_component|auto_generated|pll1|clk[0] ; ENET0_TX_DATA[2] ; altpll_component|auto_generated|pll1|clk[0] ; enet0_tx_clk_125m ; 8.000        ; 2.371      ; 4.030      ;
; 5.321 ; altpll_component|auto_generated|pll1|clk[0] ; ENET0_TX_DATA[3] ; altpll_component|auto_generated|pll1|clk[0] ; enet0_tx_clk_125m ; 8.000        ; 2.371      ; 4.030      ;
; 5.324 ; altpll_component|auto_generated|pll1|clk[0] ; ENET0_TX_DATA[2] ; altpll_component|auto_generated|pll1|clk[0] ; enet0_tx_clk_125m ; 8.000        ; 2.371      ; 4.027      ;
; 5.324 ; altpll_component|auto_generated|pll1|clk[0] ; ENET0_TX_DATA[3] ; altpll_component|auto_generated|pll1|clk[0] ; enet0_tx_clk_125m ; 8.000        ; 2.371      ; 4.027      ;
; 5.328 ; altpll_component|auto_generated|pll1|clk[0] ; ENET0_TX_EN      ; altpll_component|auto_generated|pll1|clk[0] ; enet0_tx_clk_125m ; 8.000        ; 2.371      ; 4.023      ;
; 5.331 ; altpll_component|auto_generated|pll1|clk[0] ; ENET0_TX_EN      ; altpll_component|auto_generated|pll1|clk[0] ; enet0_tx_clk_125m ; 8.000        ; 2.371      ; 4.020      ;
; 5.354 ; altpll_component|auto_generated|pll1|clk[0] ; ENET0_TX_DATA[1] ; altpll_component|auto_generated|pll1|clk[0] ; enet0_tx_clk_125m ; 8.000        ; 2.371      ; 3.997      ;
; 5.356 ; altpll_component|auto_generated|pll1|clk[0] ; ENET0_TX_DATA[1] ; altpll_component|auto_generated|pll1|clk[0] ; enet0_tx_clk_125m ; 8.000        ; 2.371      ; 3.995      ;
+-------+---------------------------------------------+------------------+---------------------------------------------+-------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                                               ;
+--------+-------------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                 ; To Node                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+
; 17.746 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[7] ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.169     ; 2.072      ;
; 17.793 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[4] ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.169     ; 2.025      ;
; 17.819 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[0] ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.169     ; 1.999      ;
; 17.869 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[3] ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.169     ; 1.949      ;
; 17.894 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[6] ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.169     ; 1.924      ;
; 17.912 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[2] ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.169     ; 1.906      ;
; 17.952 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[5] ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.169     ; 1.866      ;
; 17.989 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[1] ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.169     ; 1.829      ;
; 18.027 ; AD9201:u_ad9201|contador_bt_n:sc2|qp[2]   ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.170     ; 1.790      ;
; 18.029 ; AD9201:u_ad9201|contador_bt_n:sc2|qp[0]   ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.170     ; 1.788      ;
; 18.061 ; AD9201:u_ad9201|contador_bt_n:sc2|qp[4]   ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.170     ; 1.756      ;
; 18.165 ; AD9201:u_ad9201|contador_bt_n:sc2|qp[3]   ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.170     ; 1.652      ;
; 18.264 ; AD9201:u_ad9201|contador_bt_10:sc3|qp[2]  ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.171     ; 1.552      ;
; 18.356 ; AD9201:u_ad9201|contador_bt_10:sc3|qp[1]  ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.171     ; 1.460      ;
; 18.375 ; AD9201:u_ad9201|contador_bt_10:sc3|qp[0]  ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.170     ; 1.442      ;
; 18.383 ; AD9201:u_ad9201|contador_bt_n:sc2|qp[1]   ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.170     ; 1.434      ;
; 18.392 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0]      ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.025     ; 1.570      ;
; 18.396 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[7] ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.169     ; 1.422      ;
; 18.413 ; AD9201:u_ad9201|contador_bt_10:sc3|qp[2]  ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.171     ; 1.403      ;
; 18.417 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[7] ; AD9201:u_ad9201|fsm_toggle:sc4|qp[3]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.169     ; 1.401      ;
; 18.433 ; AD9201:u_ad9201|contador_bt_n:sc2|qp[2]   ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.170     ; 1.384      ;
; 18.434 ; AD9201:u_ad9201|contador_bt_n:sc2|qp[0]   ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.170     ; 1.383      ;
; 18.443 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[4] ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.169     ; 1.375      ;
; 18.457 ; AD9201:u_ad9201|contador_bt_10:sc3|qp[0]  ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.170     ; 1.360      ;
; 18.464 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[4] ; AD9201:u_ad9201|fsm_toggle:sc4|qp[3]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.169     ; 1.354      ;
; 18.469 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[0] ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.169     ; 1.349      ;
; 18.474 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0]      ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.025     ; 1.488      ;
; 18.481 ; AD9201:u_ad9201|contador_bt_n:sc2|qp[1]   ; AD9201:u_ad9201|contador_bt_n:sc2|qp[3]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 1.464      ;
; 18.490 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[0] ; AD9201:u_ad9201|fsm_toggle:sc4|qp[3]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.169     ; 1.328      ;
; 18.505 ; AD9201:u_ad9201|contador_bt_10:sc3|qp[1]  ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.171     ; 1.311      ;
; 18.519 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[3] ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.169     ; 1.299      ;
; 18.529 ; AD9201:u_ad9201|contador_bt_n:sc2|qp[0]   ; AD9201:u_ad9201|contador_bt_n:sc2|qp[3]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 1.416      ;
; 18.540 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[3] ; AD9201:u_ad9201|fsm_toggle:sc4|qp[3]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.169     ; 1.278      ;
; 18.544 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[6] ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.169     ; 1.274      ;
; 18.548 ; AD9201:u_ad9201|contador_bt_n:sc2|qp[4]   ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.170     ; 1.269      ;
; 18.562 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[2] ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.169     ; 1.256      ;
; 18.565 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[6] ; AD9201:u_ad9201|fsm_toggle:sc4|qp[3]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.169     ; 1.253      ;
; 18.583 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[2] ; AD9201:u_ad9201|fsm_toggle:sc4|qp[3]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.169     ; 1.235      ;
; 18.591 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[3]      ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.025     ; 1.371      ;
; 18.597 ; AD9201:u_ad9201|contador_bt_n:sc2|qp[2]   ; AD9201:u_ad9201|contador_bt_n:sc2|qp[3]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 1.348      ;
; 18.602 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[5] ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.169     ; 1.216      ;
; 18.623 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[5] ; AD9201:u_ad9201|fsm_toggle:sc4|qp[3]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.169     ; 1.195      ;
; 18.635 ; AD9201:u_ad9201|contador_bt_n:sc2|qp[3]   ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.170     ; 1.182      ;
; 18.639 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[1] ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.169     ; 1.179      ;
; 18.651 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[1] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[6] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 1.294      ;
; 18.660 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[1] ; AD9201:u_ad9201|fsm_toggle:sc4|qp[3]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.169     ; 1.158      ;
; 18.671 ; AD9201:u_ad9201|contador_bt_n:sc2|qp[3]   ; AD9201:u_ad9201|contador_bt_n:sc2|qp[3]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 1.274      ;
; 18.681 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1]      ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.025     ; 1.281      ;
; 18.691 ; AD9201:u_ad9201|contador_bt_n:sc2|qp[4]   ; AD9201:u_ad9201|contador_bt_n:sc2|qp[3]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 1.254      ;
; 18.699 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[1] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[5] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 1.246      ;
; 18.703 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[0] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[6] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 1.242      ;
; 18.719 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[3] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[6] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 1.226      ;
; 18.720 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[0] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[5] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 1.225      ;
; 18.728 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[1] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[7] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 1.217      ;
; 18.743 ; AD9201:u_ad9201|contador_bt_n:sc2|qp[1]   ; AD9201:u_ad9201|contador_bt_n:sc2|qp[2]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 1.202      ;
; 18.749 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[0] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[7] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 1.196      ;
; 18.766 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[1] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[3] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 1.179      ;
; 18.767 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[3] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[5] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 1.178      ;
; 18.770 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[2] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[6] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 1.175      ;
; 18.786 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[2] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[5] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 1.159      ;
; 18.787 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[0] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[3] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 1.158      ;
; 18.789 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[5] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[6] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 1.156      ;
; 18.792 ; AD9201:u_ad9201|contador_bt_n:sc2|qp[1]   ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.170     ; 1.025      ;
; 18.796 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[3] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[7] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 1.149      ;
; 18.798 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[1] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[4] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 1.147      ;
; 18.801 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1]      ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.025     ; 1.161      ;
; 18.815 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[2] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[7] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 1.130      ;
; 18.823 ; AD9201:u_ad9201|contador_bt_n:sc2|qp[0]   ; AD9201:u_ad9201|contador_bt_n:sc2|qp[2]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 1.122      ;
; 18.831 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[4] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[6] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 1.114      ;
; 18.845 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[4] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[5] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 1.100      ;
; 18.850 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[0] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[4] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 1.095      ;
; 18.853 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[2] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[3] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 1.092      ;
; 18.866 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[5] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[7] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 1.079      ;
; 18.866 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[3] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[4] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 1.079      ;
; 18.868 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[0] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 1.077      ;
; 18.874 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[4] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[7] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 1.071      ;
; 18.917 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[2] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[4] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 1.028      ;
; 18.920 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2]      ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.025     ; 1.042      ;
; 18.922 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[3]      ; AD9201:u_ad9201|fsm_toggle:sc4|qp[3]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.022     ; 1.043      ;
; 18.939 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[7] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[5] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 1.006      ;
; 18.940 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[7] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[3] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 1.005      ;
; 18.947 ; AD9201:u_ad9201|contador_bt_10:sc3|qp[2]  ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.171     ; 0.869      ;
; 18.949 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[6] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[7] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 0.996      ;
; 18.954 ; AD9201:u_ad9201|contador_bt_n:sc2|qp[3]   ; AD9201:u_ad9201|contador_bt_n:sc2|qp[4]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 0.991      ;
; 18.954 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[7] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[7] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 0.991      ;
; 18.954 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[7] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[4] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 0.991      ;
; 18.955 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[7] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[6] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 0.990      ;
; 18.958 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1]      ; AD9201:u_ad9201|fsm_toggle:sc4|qp[3]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.025     ; 1.004      ;
; 18.973 ; AD9201:u_ad9201|contador_bt_10:sc3|qp[0]  ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.170     ; 0.844      ;
; 18.976 ; AD9201:u_ad9201|contador_bt_10:sc3|qp[0]  ; AD9201:u_ad9201|fsm_toggle:sc4|qp[3]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.170     ; 0.841      ;
; 18.977 ; AD9201:u_ad9201|contador_bt_10:sc3|qp[2]  ; AD9201:u_ad9201|fsm_toggle:sc4|qp[3]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.171     ; 0.839      ;
; 18.989 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[4] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[4] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 0.956      ;
; 18.990 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0]      ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.025     ; 0.972      ;
; 18.993 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0]      ; AD9201:u_ad9201|fsm_toggle:sc4|qp[3]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.025     ; 0.969      ;
; 19.015 ; AD9201:u_ad9201|contador_bt_n:sc2|qp[1]   ; AD9201:u_ad9201|contador_bt_n:sc2|qp[4]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 0.930      ;
; 19.023 ; AD9201:u_ad9201|contador_bt_n:sc2|qp[0]   ; AD9201:u_ad9201|contador_bt_n:sc2|qp[1]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 0.922      ;
; 19.039 ; AD9201:u_ad9201|contador_bt_10:sc3|qp[1]  ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.171     ; 0.777      ;
; 19.044 ; AD9201:u_ad9201|contador_bt_10:sc3|qp[1]  ; AD9201:u_ad9201|fsm_toggle:sc4|qp[3]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.171     ; 0.772      ;
; 19.047 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2]      ; AD9201:u_ad9201|fsm_toggle:sc4|qp[3]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.025     ; 0.915      ;
; 19.057 ; AD9201:u_ad9201|contador_bt_n:sc2|qp[2]   ; AD9201:u_ad9201|contador_bt_n:sc2|qp[2]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 0.888      ;
+--------+-------------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                              ; To Node                                                                                                                                                                                                            ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; 0.117 ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_ip_rx:udp_ip_rx_inst|m_udp_payload_axis_tuser_reg                                  ; fpga_core:core_inst|axis_fifo:udp_payload_fifo|altsyncram:mem_rtl_0|altsyncram_ovd1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.441      ;
; 0.130 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[47]                ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_tel1:auto_generated|ram_block1a3~porta_datain_reg0  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.230      ; 0.464      ;
; 0.130 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[26]                ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_tel1:auto_generated|ram_block1a2~porta_datain_reg0  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.230      ; 0.464      ;
; 0.130 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[34]                ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_tel1:auto_generated|ram_block1a2~porta_datain_reg0  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.230      ; 0.464      ;
; 0.132 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[20]                ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_tel1:auto_generated|ram_block1a0~porta_datain_reg0  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.230      ; 0.466      ;
; 0.132 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[32]                ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_tel1:auto_generated|ram_block1a0~porta_datain_reg0  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.230      ; 0.466      ;
; 0.133 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[21]                ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_tel1:auto_generated|ram_block1a2~porta_datain_reg0  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.230      ; 0.467      ;
; 0.134 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[0]                 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_tel1:auto_generated|ram_block1a0~porta_datain_reg0  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.231      ; 0.469      ;
; 0.135 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[12]                ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_tel1:auto_generated|ram_block1a0~porta_datain_reg0  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.231      ; 0.470      ;
; 0.136 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[19]                ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_tel1:auto_generated|ram_block1a3~porta_datain_reg0  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.230      ; 0.470      ;
; 0.137 ; fpga_core:core_inst|axis_fifo:udp_payload_fifo|wr_ptr_commit_reg[6]                                                                                    ; fpga_core:core_inst|axis_fifo:udp_payload_fifo|altsyncram:mem_rtl_0|altsyncram_ovd1:auto_generated|ram_block1a0~porta_address_reg0                                                                                 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.235      ; 0.476      ;
; 0.138 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[35]                ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_tel1:auto_generated|ram_block1a3~porta_datain_reg0  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.230      ; 0.472      ;
; 0.138 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[1]                 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_tel1:auto_generated|ram_block1a0~porta_datain_reg0  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.231      ; 0.473      ;
; 0.138 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_ip_reg[9]                  ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:ip_addr_mem_rtl_0|altsyncram_tdi1:auto_generated|ram_block1a1~porta_datain_reg0   ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.228      ; 0.470      ;
; 0.138 ; fpga_core:core_inst|axis_fifo:udp_payload_fifo|wr_ptr_commit_reg[1]                                                                                    ; fpga_core:core_inst|axis_fifo:udp_payload_fifo|altsyncram:mem_rtl_0|altsyncram_ovd1:auto_generated|ram_block1a0~porta_address_reg0                                                                                 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.235      ; 0.477      ;
; 0.139 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[9]                 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_tel1:auto_generated|ram_block1a0~porta_datain_reg0  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.230      ; 0.473      ;
; 0.139 ; fpga_core:core_inst|axis_fifo:udp_payload_fifo|wr_ptr_commit_reg[4]                                                                                    ; fpga_core:core_inst|axis_fifo:udp_payload_fifo|altsyncram:mem_rtl_0|altsyncram_ovd1:auto_generated|ram_block1a0~porta_address_reg0                                                                                 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.235      ; 0.478      ;
; 0.140 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[24]                ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_tel1:auto_generated|ram_block1a0~porta_datain_reg0  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.231      ; 0.475      ;
; 0.140 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[28]                ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_tel1:auto_generated|ram_block1a0~porta_datain_reg0  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.230      ; 0.474      ;
; 0.140 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[36]                ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_tel1:auto_generated|ram_block1a0~porta_datain_reg0  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.231      ; 0.475      ;
; 0.140 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[40]                ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_tel1:auto_generated|ram_block1a0~porta_datain_reg0  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.231      ; 0.475      ;
; 0.140 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[44]                ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_tel1:auto_generated|ram_block1a0~porta_datain_reg0  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.230      ; 0.474      ;
; 0.140 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_ip_reg[10]                 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:ip_addr_mem_rtl_0|altsyncram_tdi1:auto_generated|ram_block1a1~porta_datain_reg0   ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.470      ;
; 0.141 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[15]                ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_tel1:auto_generated|ram_block1a3~porta_datain_reg0  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.230      ; 0.475      ;
; 0.142 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[31]                ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_tel1:auto_generated|ram_block1a3~porta_datain_reg0  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.230      ; 0.476      ;
; 0.142 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_ip_reg[16]                 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:ip_addr_mem_rtl_0|altsyncram_tdi1:auto_generated|ram_block1a1~porta_datain_reg0   ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.229      ; 0.475      ;
; 0.143 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[27]                ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_tel1:auto_generated|ram_block1a3~porta_datain_reg0  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.230      ; 0.477      ;
; 0.143 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[14]                ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_tel1:auto_generated|ram_block1a2~porta_datain_reg0  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.230      ; 0.477      ;
; 0.144 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[3]                 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_tel1:auto_generated|ram_block1a3~porta_datain_reg0  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.230      ; 0.478      ;
; 0.144 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[16]                ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_tel1:auto_generated|ram_block1a0~porta_datain_reg0  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.227      ; 0.475      ;
; 0.144 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_ip_reg[21]                 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:ip_addr_mem_rtl_0|altsyncram_tdi1:auto_generated|ram_block1a0~porta_datain_reg0   ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.229      ; 0.477      ;
; 0.146 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[33]                ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_tel1:auto_generated|ram_block1a0~porta_datain_reg0  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.231      ; 0.481      ;
; 0.147 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[10]                ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_tel1:auto_generated|ram_block1a2~porta_datain_reg0  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.227      ; 0.478      ;
; 0.147 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[46]                ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_tel1:auto_generated|ram_block1a2~porta_datain_reg0  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.230      ; 0.481      ;
; 0.147 ; fpga_core:core_inst|axis_fifo:udp_payload_fifo|wr_ptr_commit_reg[2]                                                                                    ; fpga_core:core_inst|axis_fifo:udp_payload_fifo|altsyncram:mem_rtl_0|altsyncram_ovd1:auto_generated|ram_block1a0~porta_address_reg0                                                                                 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.235      ; 0.486      ;
; 0.148 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_ip_reg[25]                 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:ip_addr_mem_rtl_0|altsyncram_tdi1:auto_generated|ram_block1a0~porta_datain_reg0   ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.229      ; 0.481      ;
; 0.149 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[11]                ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_tel1:auto_generated|ram_block1a3~porta_datain_reg0  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.230      ; 0.483      ;
; 0.149 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[2]                 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_tel1:auto_generated|ram_block1a2~porta_datain_reg0  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.230      ; 0.483      ;
; 0.149 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[17]                ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_tel1:auto_generated|ram_block1a0~porta_datain_reg0  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.227      ; 0.480      ;
; 0.150 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[43]                ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_tel1:auto_generated|ram_block1a3~porta_datain_reg0  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.230      ; 0.484      ;
; 0.150 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_ip_reg[23]                 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:ip_addr_mem_rtl_0|altsyncram_tdi1:auto_generated|ram_block1a0~porta_datain_reg0   ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.229      ; 0.483      ;
; 0.152 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[37]                ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_tel1:auto_generated|ram_block1a2~porta_datain_reg0  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.230      ; 0.486      ;
; 0.152 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|rd_ptr_reg[0]                    ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_tel1:auto_generated|ram_block1a2~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.228      ; 0.484      ;
; 0.152 ; fpga_core:core_inst|axis_fifo:udp_payload_fifo|wr_ptr_commit_reg[0]                                                                                    ; fpga_core:core_inst|axis_fifo:udp_payload_fifo|altsyncram:mem_rtl_0|altsyncram_ovd1:auto_generated|ram_block1a0~porta_address_reg0                                                                                 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.235      ; 0.491      ;
; 0.152 ; fpga_core:core_inst|axis_fifo:udp_payload_fifo|wr_ptr_commit_reg[10]                                                                                   ; fpga_core:core_inst|axis_fifo:udp_payload_fifo|altsyncram:mem_rtl_0|altsyncram_ovd1:auto_generated|ram_block1a0~porta_address_reg0                                                                                 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.235      ; 0.491      ;
; 0.153 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_ip_reg[8]                  ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:ip_addr_mem_rtl_0|altsyncram_tdi1:auto_generated|ram_block1a0~porta_datain_reg0   ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.229      ; 0.486      ;
; 0.154 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_ip_reg[15]                 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:ip_addr_mem_rtl_0|altsyncram_tdi1:auto_generated|ram_block1a1~porta_datain_reg0   ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.229      ; 0.487      ;
; 0.155 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_ip_reg[19]                 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:ip_addr_mem_rtl_0|altsyncram_tdi1:auto_generated|ram_block1a0~porta_datain_reg0   ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.229      ; 0.488      ;
; 0.156 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[23]                ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_tel1:auto_generated|ram_block1a3~porta_datain_reg0  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.231      ; 0.491      ;
; 0.156 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[41]                ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_tel1:auto_generated|ram_block1a0~porta_datain_reg0  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.231      ; 0.491      ;
; 0.156 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_ip_reg[18]                 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:ip_addr_mem_rtl_0|altsyncram_tdi1:auto_generated|ram_block1a1~porta_datain_reg0   ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.229      ; 0.489      ;
; 0.156 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|wr_ptr_reg[0]                    ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_tel1:auto_generated|ram_block1a2~porta_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 0.485      ;
; 0.156 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|wr_ptr_reg[4]                    ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_tel1:auto_generated|ram_block1a2~porta_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 0.485      ;
; 0.157 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[7]                 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_tel1:auto_generated|ram_block1a3~porta_datain_reg0  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.231      ; 0.492      ;
; 0.157 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[45]                ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_tel1:auto_generated|ram_block1a2~porta_datain_reg0  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.227      ; 0.488      ;
; 0.157 ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|axis_fifo:payload_fifo|wr_ptr_commit_reg[2]     ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|axis_fifo:payload_fifo|altsyncram:mem_rtl_0|altsyncram_82e1:auto_generated|ram_block1a0~porta_address_reg0  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.487      ;
; 0.158 ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|axis_fifo:payload_fifo|wr_ptr_commit_reg[1]     ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|axis_fifo:payload_fifo|altsyncram:mem_rtl_0|altsyncram_82e1:auto_generated|ram_block1a2~porta_address_reg0  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.231      ; 0.493      ;
; 0.159 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[1]                         ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_k2e1:auto_generated|ram_block1a1~porta_address_reg0               ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.487      ;
; 0.160 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_ip_reg[22]                 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:ip_addr_mem_rtl_0|altsyncram_tdi1:auto_generated|ram_block1a1~porta_datain_reg0   ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.490      ;
; 0.161 ; fpga_core:core_inst|axis_fifo:udp_payload_fifo|wr_ptr_commit_reg[3]                                                                                    ; fpga_core:core_inst|axis_fifo:udp_payload_fifo|altsyncram:mem_rtl_0|altsyncram_ovd1:auto_generated|ram_block1a0~porta_address_reg0                                                                                 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.235      ; 0.500      ;
; 0.161 ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|axis_fifo:payload_fifo|wr_ptr_commit_reg[1]     ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|axis_fifo:payload_fifo|altsyncram:mem_rtl_0|altsyncram_82e1:auto_generated|ram_block1a0~porta_address_reg0  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.491      ;
; 0.163 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[25]                ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_tel1:auto_generated|ram_block1a0~porta_datain_reg0  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.231      ; 0.498      ;
; 0.164 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[39]                ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_tel1:auto_generated|ram_block1a3~porta_datain_reg0  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.231      ; 0.499      ;
; 0.165 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|wr_ptr_reg[1]                    ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_tel1:auto_generated|ram_block1a2~porta_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 0.494      ;
; 0.165 ; fpga_core:core_inst|axis_fifo:udp_payload_fifo|wr_ptr_commit_reg[12]                                                                                   ; fpga_core:core_inst|axis_fifo:udp_payload_fifo|altsyncram:mem_rtl_0|altsyncram_ovd1:auto_generated|ram_block1a0~porta_address_reg0                                                                                 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.235      ; 0.504      ;
; 0.167 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|rd_ptr_reg[0]                    ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_tel1:auto_generated|ram_block1a0~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.229      ; 0.500      ;
; 0.168 ; fpga_core:core_inst|eth_axis_tx:eth_axis_tx_inst|m_axis_tdata_reg[1]                                                                                   ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_k2e1:auto_generated|ram_block1a1~porta_datain_reg0                ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.494      ;
; 0.168 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_ip_reg[20]                 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:ip_addr_mem_rtl_0|altsyncram_tdi1:auto_generated|ram_block1a0~porta_datain_reg0   ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.493      ;
; 0.168 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|wr_ptr_reg[7]                    ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_tel1:auto_generated|ram_block1a2~porta_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 0.497      ;
; 0.169 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[2]                         ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_k2e1:auto_generated|ram_block1a1~porta_address_reg0               ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.497      ;
; 0.170 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[4]                         ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_k2e1:auto_generated|ram_block1a1~porta_address_reg0               ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.498      ;
; 0.170 ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|axis_fifo:payload_fifo|wr_ptr_commit_reg[9]     ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|axis_fifo:payload_fifo|altsyncram:mem_rtl_0|altsyncram_82e1:auto_generated|ram_block1a0~porta_address_reg0  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.500      ;
; 0.173 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|query_response_error_reg         ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|query_response_error_reg                                                                     ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 0.307      ;
; 0.174 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_rx:ip_eth_rx_inst|state_reg.STATE_READ_PAYLOAD       ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_rx:ip_eth_rx_inst|state_reg.STATE_READ_PAYLOAD                                                                   ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|axis_fifo:payload_fifo|wr_ptr_commit_reg[10]    ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|axis_fifo:payload_fifo|altsyncram:mem_rtl_0|altsyncram_82e1:auto_generated|ram_block1a0~porta_address_reg0  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.504      ;
; 0.175 ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|axis_fifo:payload_fifo|wr_ptr_commit_reg[1]     ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|axis_fifo:payload_fifo|altsyncram:mem_rtl_0|altsyncram_82e1:auto_generated|ram_block1a7~porta_address_reg0  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.502      ;
; 0.180 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|clear_cache_reg                  ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|clear_cache_reg                                                                              ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.181 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|s_frame_reg                           ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|s_frame_reg                                                                                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[1]                  ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[1]                                                                              ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[8]                  ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[8]                                                                              ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[9]                  ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[9]                                                                              ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[10]                 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[10]                                                                             ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[11]                 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[11]                                                                             ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[12]                 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[12]                                                                             ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; fpga_core:core_inst|eth_axis_tx:eth_axis_tx_inst|ptr_reg[1]                                                                                            ; fpga_core:core_inst|eth_axis_tx:eth_axis_tx_inst|ptr_reg[1]                                                                                                                                                        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|eth_arb_mux:eth_arb_mux_inst|arbiter:arb_inst|grant_reg[1]             ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|eth_arb_mux:eth_arb_mux_inst|arbiter:arb_inst|grant_reg[1]                                                                         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|eth_arb_mux:eth_arb_mux_inst|arbiter:arb_inst|grant_reg[0]             ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|eth_arb_mux:eth_arb_mux_inst|arbiter:arb_inst|grant_reg[0]                                                                         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_tx:ip_eth_tx_inst|temp_m_eth_payload_axis_tvalid_reg ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_tx:ip_eth_tx_inst|temp_m_eth_payload_axis_tvalid_reg                                                             ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|eth_arb_mux:eth_arb_mux_inst|frame_reg                                 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|eth_arb_mux:eth_arb_mux_inst|frame_reg                                                                                             ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|drop_packet_reg                                             ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|drop_packet_reg                                                                                                         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_arb_mux:ip_arb_mux_inst|temp_m_ip_payload_axis_tvalid_reg                                        ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_arb_mux:ip_arb_mux_inst|temp_m_ip_payload_axis_tvalid_reg                                                                                                    ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; fpga_core:core_inst|eth_axis_rx:eth_axis_rx_inst|m_eth_payload_axis_tvalid_reg                                                                         ; fpga_core:core_inst|eth_axis_rx:eth_axis_rx_inst|m_eth_payload_axis_tvalid_reg                                                                                                                                     ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; fpga_core:core_inst|eth_axis_rx:eth_axis_rx_inst|temp_m_eth_payload_axis_tvalid_reg                                                                    ; fpga_core:core_inst|eth_axis_rx:eth_axis_rx_inst|temp_m_eth_payload_axis_tvalid_reg                                                                                                                                ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; fpga_core:core_inst|eth_axis_rx:eth_axis_rx_inst|read_eth_payload_reg                                                                                  ; fpga_core:core_inst|eth_axis_rx:eth_axis_rx_inst|read_eth_payload_reg                                                                                                                                              ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|m_axis_tvalid_pipe_reg[1]             ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|m_axis_tvalid_pipe_reg[1]                                                                         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[2]                         ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[2]                                                                                     ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[0]                         ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[0]                                                                                     ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[1]                         ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[1]                                                                                     ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[3]                         ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[3]                                                                                     ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[6]                         ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[6]                                                                                     ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'enet0_rx_clk_125m'                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+-------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                 ; To Node                                                                                                                                                                                              ; Launch Clock      ; Latch Clock       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+-------------------+--------------+------------+------------+
; 0.174 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[8]                                                            ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_49d1:auto_generated|ram_block1a5~porta_address_reg0 ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.222      ; 0.500      ;
; 0.175 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[5]                                                            ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_49d1:auto_generated|ram_block1a5~porta_address_reg0 ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.219      ; 0.498      ;
; 0.177 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[10]                                                           ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_49d1:auto_generated|ram_block1a5~porta_address_reg0 ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.222      ; 0.503      ;
; 0.181 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[0]                                                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[0]                                                                ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[1]                                                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[1]                                                                ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[5]                                                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[5]                                                                ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[3]                                                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[3]                                                                ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[4]                                                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[4]                                                                ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[6]                                                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[6]                                                                ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[7]                                                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[7]                                                                ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[8]                                                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[8]                                                                ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[12]                                                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[12]                                                               ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[9]                                                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[9]                                                                ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[10]                                                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[10]                                                               ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[11]                                                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[11]                                                               ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_dv_d1                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_dv_d1                                ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rx_prescale[1]                                                                              ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rx_prescale[1]                                                                                         ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.042      ; 0.307      ;
; 0.182 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|drop_frame_reg                                                           ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|drop_frame_reg                                                                      ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|s_frame_reg                                                              ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|s_frame_reg                                                                         ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|state_reg.STATE_IDLE              ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|state_reg.STATE_IDLE                         ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_er_d0                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_er_d0                                ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_dv_d0                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_dv_d0                                ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|mii_odd                           ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|mii_odd                                      ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.041      ; 0.307      ;
; 0.188 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[3]                                                            ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_49d1:auto_generated|ram_block1a5~porta_address_reg0 ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.219      ; 0.511      ;
; 0.188 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rx_mii_select_sync[0]                                                                       ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rx_mii_select_sync[1]                                                                                  ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rx_prescale[0]                                                                              ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rx_prescale[0]                                                                                         ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.042      ; 0.314      ;
; 0.189 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync1_reg[1]                                                 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync2_reg[1]                                                            ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.041      ; 0.314      ;
; 0.190 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_update_ack_sync1_reg                                              ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_update_ack_sync2_reg                                                         ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.042      ; 0.316      ;
; 0.191 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d3[0]                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[0]                               ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.041      ; 0.316      ;
; 0.192 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rx_prescale[0]                                                                              ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rx_prescale[1]                                                                                         ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.042      ; 0.318      ;
; 0.194 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_er_d0                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_er_d1                                ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.041      ; 0.319      ;
; 0.195 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_er_d1                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_er_d2                                ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.041      ; 0.320      ;
; 0.199 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[1]                                                            ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_49d1:auto_generated|ram_block1a5~porta_address_reg0 ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.219      ; 0.522      ;
; 0.200 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[7]                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[3]                               ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.042      ; 0.326      ;
; 0.202 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[12]                                                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[12]                                                                 ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.042      ; 0.328      ;
; 0.204 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[8]                                                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[8]                                                                       ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.042      ; 0.330      ;
; 0.204 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[6]                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[2]                               ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.042      ; 0.330      ;
; 0.208 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_update_reg                                                        ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_update_valid_reg                                                             ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.042      ; 0.334      ;
; 0.230 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|mii_odd                           ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tdata_reg[6]                          ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.041      ; 0.355      ;
; 0.233 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|mii_odd                           ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tdata_reg[4]                          ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.041      ; 0.358      ;
; 0.236 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|mii_odd                           ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tvalid_reg                            ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.041      ; 0.361      ;
; 0.240 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|mii_odd                           ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_dv_d0                                ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.041      ; 0.365      ;
; 0.242 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tdata_reg[1]               ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_49d1:auto_generated|ram_block1a1~porta_datain_reg0  ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.223      ; 0.569      ;
; 0.249 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tdata_reg[3]               ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_49d1:auto_generated|ram_block1a1~porta_datain_reg0  ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.227      ; 0.580      ;
; 0.258 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[18]                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[10]                                ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.041      ; 0.383      ;
; 0.261 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d2[5]                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d3[5]                               ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.042      ; 0.387      ;
; 0.262 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[23]                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[15]                                ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.041      ; 0.387      ;
; 0.262 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d2[2]                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d3[2]                               ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.041      ; 0.387      ;
; 0.262 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d2[6]                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d3[6]                               ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.041      ; 0.387      ;
; 0.262 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_er_d3                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_er_d4                                ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.041      ; 0.387      ;
; 0.263 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d1[0]                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d2[0]                               ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.042      ; 0.389      ;
; 0.263 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d3[4]                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[4]                               ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.041      ; 0.388      ;
; 0.263 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d2[3]                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d3[3]                               ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.041      ; 0.388      ;
; 0.263 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d3[6]                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[6]                               ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.041      ; 0.388      ;
; 0.264 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d1[4]                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d2[4]                               ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.041      ; 0.389      ;
; 0.264 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d1[6]                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d2[6]                               ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.041      ; 0.389      ;
; 0.264 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d3[7]                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[7]                               ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.041      ; 0.389      ;
; 0.265 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync1_reg[0]                                                 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync2_reg[0]                                                            ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.043      ; 0.392      ;
; 0.265 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[30]                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[22]                                ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.042      ; 0.391      ;
; 0.265 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[5]                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[1]                               ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.042      ; 0.391      ;
; 0.265 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|q1_delay[3] ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[6]                               ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.042      ; 0.391      ;
; 0.265 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|q1_delay[3] ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[2]                               ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.042      ; 0.391      ;
; 0.268 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tdata_reg[7]               ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_49d1:auto_generated|ram_block1a0~porta_datain_reg0  ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.229      ; 0.601      ;
; 0.274 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d3[2]                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[2]                               ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.041      ; 0.399      ;
; 0.276 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[1]                                                            ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_49d1:auto_generated|ram_block1a8~porta_address_reg0 ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.221      ; 0.601      ;
; 0.279 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[1]                                                            ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_49d1:auto_generated|ram_block1a0~porta_address_reg0 ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.218      ; 0.601      ;
; 0.279 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[4]                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[0]                               ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.042      ; 0.405      ;
; 0.285 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[5]                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tdata_reg[5]                          ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.040      ; 0.409      ;
; 0.289 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_dv_d3                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_dv_d4                                ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.042      ; 0.415      ;
; 0.290 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[7]                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tdata_reg[7]                          ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.042      ; 0.416      ;
; 0.290 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_dv_d1                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_dv_d2                                ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.042      ; 0.416      ;
; 0.291 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_dv_d2                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_dv_d3                                ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.042      ; 0.417      ;
; 0.292 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[0]                                                ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync1_reg[10]                                                           ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.042      ; 0.418      ;
; 0.293 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tdata_reg[5]               ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_49d1:auto_generated|ram_block1a5~porta_datain_reg0  ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.230      ; 0.627      ;
; 0.293 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[0]                                                ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync1_reg[3]                                                            ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.042      ; 0.419      ;
; 0.297 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[0]                                                ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync1_reg[11]                                                           ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.042      ; 0.423      ;
; 0.297 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|s_frame_reg                                                              ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|drop_frame_reg                                                                      ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.041      ; 0.422      ;
; 0.298 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[0]                                                ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync1_reg[9]                                                            ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.042      ; 0.424      ;
; 0.299 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|q1_delay[4] ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[7]                               ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.042      ; 0.425      ;
; 0.300 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[21]                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[13]                                ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|q1_delay[2] ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[5]                               ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|q1_delay[4] ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[3]                               ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.042      ; 0.426      ;
; 0.301 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[0]                                                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_commit_reg[0]                                                           ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.042      ; 0.427      ;
; 0.302 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[3]                                                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_commit_reg[3]                                                           ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.042      ; 0.428      ;
; 0.302 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[1]                                                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_commit_reg[1]                                                           ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.042      ; 0.428      ;
; 0.303 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[6]                                                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_commit_reg[6]                                                           ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.042      ; 0.429      ;
; 0.303 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[9]                                                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[9]                                                                       ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.042      ; 0.429      ;
; 0.303 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[8]                      ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[0]                                 ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.041      ; 0.428      ;
; 0.303 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|q1_delay[2] ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[1]                               ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.042      ; 0.429      ;
; 0.305 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[1]                                                            ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_49d1:auto_generated|ram_block1a2~porta_address_reg0 ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.221      ; 0.630      ;
; 0.305 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|q1_delay[1] ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[0]                               ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.042      ; 0.431      ;
; 0.306 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|q1_delay[1] ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[4]                               ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.042      ; 0.432      ;
; 0.308 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[28]                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[20]                                ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.041      ; 0.433      ;
; 0.309 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|q1_delay[0] ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_dv_d0                                ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.041      ; 0.434      ;
; 0.310 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[10]                                                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[10]                                                                      ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.042      ; 0.436      ;
; 0.311 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[1]                                                            ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_49d1:auto_generated|ram_block1a1~porta_address_reg0 ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.216      ; 0.631      ;
; 0.311 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[8]                                                            ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_49d1:auto_generated|ram_block1a8~porta_address_reg0 ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.224      ; 0.639      ;
; 0.312 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tdata_reg[0]               ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_49d1:auto_generated|ram_block1a0~porta_datain_reg0  ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.229      ; 0.645      ;
; 0.312 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[11]                                                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[11]                                                                      ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.042      ; 0.438      ;
; 0.313 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_update_ack_sync2_reg                                              ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_update_reg                                                                   ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.042      ; 0.439      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+-------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                               ;
+-------+-------------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                 ; To Node                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.180 ; AD9201:u_ad9201|contador_bt_10:sc3|qp[2]  ; AD9201:u_ad9201|contador_bt_10:sc3|qp[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; AD9201:u_ad9201|contador_bt_10:sc3|qp[1]  ; AD9201:u_ad9201|contador_bt_10:sc3|qp[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 0.307      ;
; 0.181 ; AD9201:u_ad9201|contador_bt_n:sc2|qp[1]   ; AD9201:u_ad9201|contador_bt_n:sc2|qp[1]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.188 ; AD9201:u_ad9201|contador_bt_10:sc3|qp[0]  ; AD9201:u_ad9201|contador_bt_10:sc3|qp[0]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.314      ;
; 0.201 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2]      ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[3]      ; AD9201:u_ad9201|fsm_toggle:sc4|qp[3]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.022      ; 0.307      ;
; 0.268 ; AD9201:u_ad9201|contador_bt_10:sc3|qp[0]  ; AD9201:u_ad9201|contador_bt_10:sc3|qp[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 0.395      ;
; 0.271 ; AD9201:u_ad9201|contador_bt_10:sc3|qp[0]  ; AD9201:u_ad9201|contador_bt_10:sc3|qp[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 0.398      ;
; 0.293 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[2] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[2] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.419      ;
; 0.297 ; AD9201:u_ad9201|contador_bt_10:sc3|qp[1]  ; AD9201:u_ad9201|contador_bt_10:sc3|qp[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 0.424      ;
; 0.298 ; AD9201:u_ad9201|contador_bt_10:sc3|qp[2]  ; AD9201:u_ad9201|contador_bt_10:sc3|qp[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 0.425      ;
; 0.299 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2]      ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.025      ; 0.408      ;
; 0.300 ; AD9201:u_ad9201|contador_bt_n:sc2|qp[4]   ; AD9201:u_ad9201|contador_bt_n:sc2|qp[4]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.426      ;
; 0.303 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[0] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.429      ;
; 0.305 ; AD9201:u_ad9201|contador_bt_n:sc2|qp[0]   ; AD9201:u_ad9201|contador_bt_n:sc2|qp[0]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.431      ;
; 0.311 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[3]      ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.025      ; 0.420      ;
; 0.324 ; AD9201:u_ad9201|contador_bt_n:sc2|qp[1]   ; AD9201:u_ad9201|contador_bt_n:sc2|qp[2]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.450      ;
; 0.379 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1]      ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.025      ; 0.488      ;
; 0.410 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[7] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[7] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.536      ;
; 0.427 ; AD9201:u_ad9201|contador_bt_n:sc2|qp[3]   ; AD9201:u_ad9201|contador_bt_n:sc2|qp[2]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.553      ;
; 0.435 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[1] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[1] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.561      ;
; 0.436 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[1] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[3] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.562      ;
; 0.437 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[1] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[5] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.563      ;
; 0.445 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[1] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[2] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.571      ;
; 0.451 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2]      ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.025      ; 0.560      ;
; 0.453 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[0] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[2] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.579      ;
; 0.454 ; AD9201:u_ad9201|contador_bt_n:sc2|qp[2]   ; AD9201:u_ad9201|contador_bt_n:sc2|qp[4]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.580      ;
; 0.464 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[3]      ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.025      ; 0.573      ;
; 0.469 ; AD9201:u_ad9201|contador_bt_n:sc2|qp[3]   ; AD9201:u_ad9201|contador_bt_n:sc2|qp[1]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.595      ;
; 0.472 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[5] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[1] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.598      ;
; 0.487 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[1] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[6] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.613      ;
; 0.488 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[1] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[4] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.614      ;
; 0.488 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[1] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[7] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.614      ;
; 0.498 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[2] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[1] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.624      ;
; 0.499 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[2] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[3] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.625      ;
; 0.500 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[2] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[5] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.626      ;
; 0.505 ; AD9201:u_ad9201|contador_bt_n:sc2|qp[4]   ; AD9201:u_ad9201|contador_bt_n:sc2|qp[2]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.631      ;
; 0.514 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[4] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[4] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.640      ;
; 0.521 ; AD9201:u_ad9201|contador_bt_n:sc2|qp[0]   ; AD9201:u_ad9201|contador_bt_n:sc2|qp[4]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.647      ;
; 0.527 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1]      ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.025      ; 0.636      ;
; 0.528 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[6] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[1] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.654      ;
; 0.536 ; AD9201:u_ad9201|contador_bt_n:sc2|qp[1]   ; AD9201:u_ad9201|contador_bt_n:sc2|qp[4]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.662      ;
; 0.545 ; AD9201:u_ad9201|contador_bt_n:sc2|qp[2]   ; AD9201:u_ad9201|contador_bt_n:sc2|qp[2]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.671      ;
; 0.547 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[5] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[5] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.673      ;
; 0.547 ; AD9201:u_ad9201|contador_bt_n:sc2|qp[4]   ; AD9201:u_ad9201|contador_bt_n:sc2|qp[1]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.673      ;
; 0.549 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[3] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[3] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.675      ;
; 0.550 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[2] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[6] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.676      ;
; 0.551 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[2] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[4] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.677      ;
; 0.551 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[2] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[7] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.677      ;
; 0.557 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0]      ; AD9201:u_ad9201|fsm_toggle:sc4|qp[3]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.025      ; 0.666      ;
; 0.558 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[3]      ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.025      ; 0.667      ;
; 0.573 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[6] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[6] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.699      ;
; 0.585 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[5] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[3] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.711      ;
; 0.585 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[5] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[6] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.711      ;
; 0.586 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[5] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[7] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.712      ;
; 0.586 ; AD9201:u_ad9201|contador_bt_n:sc2|qp[3]   ; AD9201:u_ad9201|contador_bt_n:sc2|qp[4]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.712      ;
; 0.586 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[5] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[4] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.712      ;
; 0.599 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[0] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[1] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.725      ;
; 0.604 ; AD9201:u_ad9201|contador_bt_n:sc2|qp[0]   ; AD9201:u_ad9201|contador_bt_n:sc2|qp[1]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.730      ;
; 0.610 ; AD9201:u_ad9201|contador_bt_n:sc2|qp[0]   ; AD9201:u_ad9201|contador_bt_n:sc2|qp[2]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.736      ;
; 0.622 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2]      ; AD9201:u_ad9201|fsm_toggle:sc4|qp[3]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.025      ; 0.731      ;
; 0.623 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[3] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[1] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.749      ;
; 0.625 ; AD9201:u_ad9201|contador_bt_10:sc3|qp[1]  ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.051     ; 0.658      ;
; 0.625 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[3] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[5] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.751      ;
; 0.633 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[6] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[3] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.759      ;
; 0.634 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[6] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[5] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.760      ;
; 0.637 ; AD9201:u_ad9201|contador_bt_10:sc3|qp[0]  ; AD9201:u_ad9201|fsm_toggle:sc4|qp[3]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.051     ; 0.670      ;
; 0.641 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[6] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[4] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.767      ;
; 0.641 ; AD9201:u_ad9201|contador_bt_10:sc3|qp[0]  ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.051     ; 0.674      ;
; 0.642 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[6] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[7] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.768      ;
; 0.654 ; AD9201:u_ad9201|contador_bt_n:sc2|qp[2]   ; AD9201:u_ad9201|contador_bt_n:sc2|qp[1]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.780      ;
; 0.655 ; AD9201:u_ad9201|contador_bt_10:sc3|qp[1]  ; AD9201:u_ad9201|fsm_toggle:sc4|qp[3]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.051     ; 0.688      ;
; 0.656 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[3] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[4] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.782      ;
; 0.668 ; AD9201:u_ad9201|contador_bt_10:sc3|qp[0]  ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.051     ; 0.701      ;
; 0.669 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[7] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[1] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.795      ;
; 0.670 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[3] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[6] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.796      ;
; 0.672 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[3] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[7] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.798      ;
; 0.672 ; AD9201:u_ad9201|contador_bt_10:sc3|qp[2]  ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.051     ; 0.705      ;
; 0.677 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1]      ; AD9201:u_ad9201|fsm_toggle:sc4|qp[3]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.025      ; 0.786      ;
; 0.684 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0]      ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.025      ; 0.793      ;
; 0.685 ; AD9201:u_ad9201|contador_bt_n:sc2|qp[1]   ; AD9201:u_ad9201|contador_bt_n:sc2|qp[3]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.811      ;
; 0.686 ; AD9201:u_ad9201|contador_bt_10:sc3|qp[1]  ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.051     ; 0.719      ;
; 0.696 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[4] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[1] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.822      ;
; 0.697 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[4] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[3] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.823      ;
; 0.698 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[4] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[5] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.824      ;
; 0.712 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[0] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[6] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.838      ;
; 0.713 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0]      ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.025      ; 0.822      ;
; 0.713 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[0] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[7] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.839      ;
; 0.713 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[0] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[4] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.839      ;
; 0.728 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[0] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[3] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.854      ;
; 0.729 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[0] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[5] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.855      ;
; 0.733 ; AD9201:u_ad9201|contador_bt_10:sc3|qp[2]  ; AD9201:u_ad9201|fsm_toggle:sc4|qp[3]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.051     ; 0.766      ;
; 0.737 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[4] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[7] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.863      ;
; 0.742 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[4] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[6] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.868      ;
; 0.764 ; AD9201:u_ad9201|contador_bt_10:sc3|qp[2]  ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.051     ; 0.797      ;
; 0.782 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[7] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[6] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.908      ;
; 0.783 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[7] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[4] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.909      ;
; 0.798 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[7] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[3] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.924      ;
; 0.799 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[7] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[5] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.925      ;
; 0.816 ; AD9201:u_ad9201|contador_bt_10:sc3|qp[0]  ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.051     ; 0.849      ;
+-------+-------------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'enet0_tx_clk_125m'                                                                                                                                    ;
+-------+---------------------------------------------+------------------+---------------------------------------------+-------------------+--------------+------------+------------+
; Slack ; From Node                                   ; To Node          ; Launch Clock                                ; Latch Clock       ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------+------------------+---------------------------------------------+-------------------+--------------+------------+------------+
; 4.321 ; altpll_component|auto_generated|pll1|clk[0] ; ENET0_TX_DATA[1] ; altpll_component|auto_generated|pll1|clk[0] ; enet0_tx_clk_125m ; -4.000       ; 2.524      ; 3.865      ;
; 4.323 ; altpll_component|auto_generated|pll1|clk[0] ; ENET0_TX_DATA[1] ; altpll_component|auto_generated|pll1|clk[0] ; enet0_tx_clk_125m ; -4.000       ; 2.524      ; 3.867      ;
; 4.346 ; altpll_component|auto_generated|pll1|clk[0] ; ENET0_TX_EN      ; altpll_component|auto_generated|pll1|clk[0] ; enet0_tx_clk_125m ; -4.000       ; 2.524      ; 3.890      ;
; 4.348 ; altpll_component|auto_generated|pll1|clk[0] ; ENET0_TX_EN      ; altpll_component|auto_generated|pll1|clk[0] ; enet0_tx_clk_125m ; -4.000       ; 2.524      ; 3.892      ;
; 4.353 ; altpll_component|auto_generated|pll1|clk[0] ; ENET0_TX_DATA[2] ; altpll_component|auto_generated|pll1|clk[0] ; enet0_tx_clk_125m ; -4.000       ; 2.524      ; 3.897      ;
; 4.353 ; altpll_component|auto_generated|pll1|clk[0] ; ENET0_TX_DATA[3] ; altpll_component|auto_generated|pll1|clk[0] ; enet0_tx_clk_125m ; -4.000       ; 2.524      ; 3.897      ;
; 4.355 ; altpll_component|auto_generated|pll1|clk[0] ; ENET0_TX_DATA[2] ; altpll_component|auto_generated|pll1|clk[0] ; enet0_tx_clk_125m ; -4.000       ; 2.524      ; 3.899      ;
; 4.355 ; altpll_component|auto_generated|pll1|clk[0] ; ENET0_TX_DATA[3] ; altpll_component|auto_generated|pll1|clk[0] ; enet0_tx_clk_125m ; -4.000       ; 2.524      ; 3.899      ;
; 4.377 ; altpll_component|auto_generated|pll1|clk[0] ; ENET0_TX_DATA[0] ; altpll_component|auto_generated|pll1|clk[0] ; enet0_tx_clk_125m ; -4.000       ; 2.524      ; 3.921      ;
; 4.380 ; altpll_component|auto_generated|pll1|clk[0] ; ENET0_TX_DATA[0] ; altpll_component|auto_generated|pll1|clk[0] ; enet0_tx_clk_125m ; -4.000       ; 2.524      ; 3.924      ;
+-------+---------------------------------------------+------------------+---------------------------------------------+-------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                   ; To Node                                                                                                                                                                                                                     ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; 6.456 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|rgmii_tx_clk_1 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|oddr:clk_oddr_inst|altddio_out:altddio_out_inst|ddio_out_86d:auto_generated|ddio_outa[0]~DFFHI ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -6.000       ; 0.072      ; 0.605      ;
; 6.521 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|rgmii_tx_clk_2 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|oddr:clk_oddr_inst|altddio_out:altddio_out_inst|ddio_out_86d:auto_generated|ddio_outa[0]~DFFLO ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -6.000       ; 0.072      ; 0.669      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                  ;
+-------+----------------------------------------+---------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node                                                 ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+---------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; 6.723 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[13]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.044     ; 1.220      ;
; 6.723 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[16]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.044     ; 1.220      ;
; 6.723 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[21]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.044     ; 1.220      ;
; 6.723 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[23]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.044     ; 1.220      ;
; 6.723 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[22]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.044     ; 1.220      ;
; 6.723 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[20]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.044     ; 1.220      ;
; 6.723 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[19]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.044     ; 1.220      ;
; 6.723 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[18]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.044     ; 1.220      ;
; 6.723 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[17]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.044     ; 1.220      ;
; 6.723 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[15]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.044     ; 1.220      ;
; 6.723 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[14]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.044     ; 1.220      ;
; 6.723 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[12]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.044     ; 1.220      ;
; 6.883 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[6]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.038     ; 1.066      ;
; 6.883 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[8]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.038     ; 1.066      ;
; 6.883 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[9]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.038     ; 1.066      ;
; 6.883 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[10]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.038     ; 1.066      ;
; 6.883 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[11]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.038     ; 1.066      ;
; 6.883 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[7]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.038     ; 1.066      ;
; 6.883 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[5]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.038     ; 1.066      ;
; 6.883 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[4]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.038     ; 1.066      ;
; 6.883 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[3]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.038     ; 1.066      ;
; 6.883 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[2]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.038     ; 1.066      ;
; 6.883 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[1]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.038     ; 1.066      ;
; 6.883 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[0]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.038     ; 1.066      ;
; 6.912 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|state[0]           ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.039     ; 1.036      ;
; 6.912 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|debounce_reg[0][3] ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.039     ; 1.036      ;
; 6.912 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|debounce_reg[0][2] ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.039     ; 1.036      ;
; 6.912 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|debounce_reg[0][1] ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.039     ; 1.036      ;
; 6.912 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|debounce_reg[0][0] ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.039     ; 1.036      ;
+-------+----------------------------------------+---------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'CLOCK_50'                                                                                                                       ;
+--------+--------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                            ; To Node                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+
; 18.613 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.050      ; 1.424      ;
; 18.613 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.050      ; 1.424      ;
; 18.613 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[3] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.050      ; 1.424      ;
; 18.613 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[4] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.050      ; 1.424      ;
; 18.613 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[5] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.050      ; 1.424      ;
; 18.613 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[6] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.050      ; 1.424      ;
; 18.613 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[7] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.050      ; 1.424      ;
; 18.613 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.050      ; 1.424      ;
; 18.687 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[3] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.050      ; 1.350      ;
; 18.687 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[3] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.050      ; 1.350      ;
; 18.687 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[3] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[3] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.050      ; 1.350      ;
; 18.687 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[3] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[4] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.050      ; 1.350      ;
; 18.687 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[3] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[5] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.050      ; 1.350      ;
; 18.687 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[3] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[6] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.050      ; 1.350      ;
; 18.687 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[3] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[7] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.050      ; 1.350      ;
; 18.687 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[3] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.050      ; 1.350      ;
; 18.725 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.050      ; 1.312      ;
; 18.725 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.050      ; 1.312      ;
; 18.725 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[3] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.050      ; 1.312      ;
; 18.725 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[4] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.050      ; 1.312      ;
; 18.725 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[5] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.050      ; 1.312      ;
; 18.725 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[6] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.050      ; 1.312      ;
; 18.725 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[7] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.050      ; 1.312      ;
; 18.725 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.050      ; 1.312      ;
; 18.761 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[3] ; AD9201:u_ad9201|contador_bt_10:sc3|qp[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.051      ; 1.277      ;
; 18.784 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[3] ; AD9201:u_ad9201|contador_bt_10:sc3|qp[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.051      ; 1.254      ;
; 18.784 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[3] ; AD9201:u_ad9201|contador_bt_10:sc3|qp[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.051      ; 1.254      ;
; 18.822 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2] ; AD9201:u_ad9201|contador_bt_10:sc3|qp[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.051      ; 1.216      ;
; 18.841 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.050      ; 1.196      ;
; 18.841 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.050      ; 1.196      ;
; 18.841 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[3] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.050      ; 1.196      ;
; 18.841 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[4] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.050      ; 1.196      ;
; 18.841 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[5] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.050      ; 1.196      ;
; 18.841 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[6] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.050      ; 1.196      ;
; 18.841 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[7] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.050      ; 1.196      ;
; 18.841 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.050      ; 1.196      ;
; 18.845 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2] ; AD9201:u_ad9201|contador_bt_10:sc3|qp[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.051      ; 1.193      ;
; 18.845 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2] ; AD9201:u_ad9201|contador_bt_10:sc3|qp[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.051      ; 1.193      ;
; 18.854 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1] ; AD9201:u_ad9201|contador_bt_n:sc2|qp[0]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.051      ; 1.184      ;
; 18.854 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1] ; AD9201:u_ad9201|contador_bt_n:sc2|qp[2]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.051      ; 1.184      ;
; 18.854 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1] ; AD9201:u_ad9201|contador_bt_n:sc2|qp[3]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.051      ; 1.184      ;
; 18.854 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1] ; AD9201:u_ad9201|contador_bt_n:sc2|qp[4]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.051      ; 1.184      ;
; 18.854 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1] ; AD9201:u_ad9201|contador_bt_n:sc2|qp[1]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.051      ; 1.184      ;
; 18.869 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1] ; AD9201:u_ad9201|contador_bt_10:sc3|qp[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.051      ; 1.169      ;
; 18.892 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1] ; AD9201:u_ad9201|contador_bt_10:sc3|qp[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.051      ; 1.146      ;
; 18.892 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1] ; AD9201:u_ad9201|contador_bt_10:sc3|qp[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.051      ; 1.146      ;
; 18.897 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[3] ; AD9201:u_ad9201|contador_bt_n:sc2|qp[0]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.051      ; 1.141      ;
; 18.897 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[3] ; AD9201:u_ad9201|contador_bt_n:sc2|qp[2]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.051      ; 1.141      ;
; 18.897 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[3] ; AD9201:u_ad9201|contador_bt_n:sc2|qp[3]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.051      ; 1.141      ;
; 18.897 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[3] ; AD9201:u_ad9201|contador_bt_n:sc2|qp[4]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.051      ; 1.141      ;
; 18.897 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[3] ; AD9201:u_ad9201|contador_bt_n:sc2|qp[1]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.051      ; 1.141      ;
; 18.966 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2] ; AD9201:u_ad9201|contador_bt_n:sc2|qp[0]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.051      ; 1.072      ;
; 18.966 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2] ; AD9201:u_ad9201|contador_bt_n:sc2|qp[2]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.051      ; 1.072      ;
; 18.966 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2] ; AD9201:u_ad9201|contador_bt_n:sc2|qp[3]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.051      ; 1.072      ;
; 18.966 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2] ; AD9201:u_ad9201|contador_bt_n:sc2|qp[4]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.051      ; 1.072      ;
; 18.966 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2] ; AD9201:u_ad9201|contador_bt_n:sc2|qp[1]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.051      ; 1.072      ;
; 19.081 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0] ; AD9201:u_ad9201|contador_bt_n:sc2|qp[0]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.051      ; 0.957      ;
; 19.081 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0] ; AD9201:u_ad9201|contador_bt_n:sc2|qp[2]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.051      ; 0.957      ;
; 19.081 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0] ; AD9201:u_ad9201|contador_bt_n:sc2|qp[3]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.051      ; 0.957      ;
; 19.081 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0] ; AD9201:u_ad9201|contador_bt_n:sc2|qp[4]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.051      ; 0.957      ;
; 19.081 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0] ; AD9201:u_ad9201|contador_bt_n:sc2|qp[1]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.051      ; 0.957      ;
+--------+--------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'CLOCK_50'                                                                                                                       ;
+-------+--------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                            ; To Node                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.617 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0] ; AD9201:u_ad9201|contador_bt_n:sc2|qp[0]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.170      ; 0.871      ;
; 0.617 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0] ; AD9201:u_ad9201|contador_bt_n:sc2|qp[2]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.170      ; 0.871      ;
; 0.617 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0] ; AD9201:u_ad9201|contador_bt_n:sc2|qp[3]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.170      ; 0.871      ;
; 0.617 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0] ; AD9201:u_ad9201|contador_bt_n:sc2|qp[4]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.170      ; 0.871      ;
; 0.617 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0] ; AD9201:u_ad9201|contador_bt_n:sc2|qp[1]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.170      ; 0.871      ;
; 0.692 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2] ; AD9201:u_ad9201|contador_bt_n:sc2|qp[0]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.170      ; 0.946      ;
; 0.692 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2] ; AD9201:u_ad9201|contador_bt_n:sc2|qp[2]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.170      ; 0.946      ;
; 0.692 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2] ; AD9201:u_ad9201|contador_bt_n:sc2|qp[3]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.170      ; 0.946      ;
; 0.692 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2] ; AD9201:u_ad9201|contador_bt_n:sc2|qp[4]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.170      ; 0.946      ;
; 0.692 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2] ; AD9201:u_ad9201|contador_bt_n:sc2|qp[1]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.170      ; 0.946      ;
; 0.757 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[3] ; AD9201:u_ad9201|contador_bt_n:sc2|qp[0]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.170      ; 1.011      ;
; 0.757 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[3] ; AD9201:u_ad9201|contador_bt_n:sc2|qp[2]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.170      ; 1.011      ;
; 0.757 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[3] ; AD9201:u_ad9201|contador_bt_n:sc2|qp[3]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.170      ; 1.011      ;
; 0.757 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[3] ; AD9201:u_ad9201|contador_bt_n:sc2|qp[4]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.170      ; 1.011      ;
; 0.757 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[3] ; AD9201:u_ad9201|contador_bt_n:sc2|qp[1]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.170      ; 1.011      ;
; 0.763 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1] ; AD9201:u_ad9201|contador_bt_10:sc3|qp[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.171      ; 1.018      ;
; 0.763 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1] ; AD9201:u_ad9201|contador_bt_10:sc3|qp[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.171      ; 1.018      ;
; 0.776 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1] ; AD9201:u_ad9201|contador_bt_10:sc3|qp[0]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.170      ; 1.030      ;
; 0.788 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1] ; AD9201:u_ad9201|contador_bt_n:sc2|qp[0]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.170      ; 1.042      ;
; 0.788 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1] ; AD9201:u_ad9201|contador_bt_n:sc2|qp[2]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.170      ; 1.042      ;
; 0.788 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1] ; AD9201:u_ad9201|contador_bt_n:sc2|qp[3]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.170      ; 1.042      ;
; 0.788 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1] ; AD9201:u_ad9201|contador_bt_n:sc2|qp[4]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.170      ; 1.042      ;
; 0.788 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1] ; AD9201:u_ad9201|contador_bt_n:sc2|qp[1]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.170      ; 1.042      ;
; 0.789 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2] ; AD9201:u_ad9201|contador_bt_10:sc3|qp[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.171      ; 1.044      ;
; 0.789 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2] ; AD9201:u_ad9201|contador_bt_10:sc3|qp[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.171      ; 1.044      ;
; 0.802 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2] ; AD9201:u_ad9201|contador_bt_10:sc3|qp[0]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.170      ; 1.056      ;
; 0.846 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[3] ; AD9201:u_ad9201|contador_bt_10:sc3|qp[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.171      ; 1.101      ;
; 0.846 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[3] ; AD9201:u_ad9201|contador_bt_10:sc3|qp[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.171      ; 1.101      ;
; 0.859 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[3] ; AD9201:u_ad9201|contador_bt_10:sc3|qp[0]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.170      ; 1.113      ;
; 0.887 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.169      ; 1.140      ;
; 0.887 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[2] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.169      ; 1.140      ;
; 0.887 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[3] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.169      ; 1.140      ;
; 0.887 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[4] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.169      ; 1.140      ;
; 0.887 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[5] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.169      ; 1.140      ;
; 0.887 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[6] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.169      ; 1.140      ;
; 0.887 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[7] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.169      ; 1.140      ;
; 0.887 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[1] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.169      ; 1.140      ;
; 1.003 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.169      ; 1.256      ;
; 1.003 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[2] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.169      ; 1.256      ;
; 1.003 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[3] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.169      ; 1.256      ;
; 1.003 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[4] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.169      ; 1.256      ;
; 1.003 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[5] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.169      ; 1.256      ;
; 1.003 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[6] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.169      ; 1.256      ;
; 1.003 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[7] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.169      ; 1.256      ;
; 1.003 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[1] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.169      ; 1.256      ;
; 1.033 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[3] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.169      ; 1.286      ;
; 1.033 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[3] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[2] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.169      ; 1.286      ;
; 1.033 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[3] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[3] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.169      ; 1.286      ;
; 1.033 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[3] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[4] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.169      ; 1.286      ;
; 1.033 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[3] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[5] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.169      ; 1.286      ;
; 1.033 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[3] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[6] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.169      ; 1.286      ;
; 1.033 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[3] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[7] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.169      ; 1.286      ;
; 1.033 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[3] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[1] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.169      ; 1.286      ;
; 1.099 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.169      ; 1.352      ;
; 1.099 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[2] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.169      ; 1.352      ;
; 1.099 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[3] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.169      ; 1.352      ;
; 1.099 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[4] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.169      ; 1.352      ;
; 1.099 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[5] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.169      ; 1.352      ;
; 1.099 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[6] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.169      ; 1.352      ;
; 1.099 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[7] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.169      ; 1.352      ;
; 1.099 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[1] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.169      ; 1.352      ;
+-------+--------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                   ;
+-------+----------------------------------------+---------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node                                                 ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+---------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; 0.753 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|state[0]           ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.881      ;
; 0.753 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|debounce_reg[0][3] ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.881      ;
; 0.753 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|debounce_reg[0][2] ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.881      ;
; 0.753 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|debounce_reg[0][1] ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.881      ;
; 0.753 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|debounce_reg[0][0] ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.881      ;
; 0.777 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[6]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.905      ;
; 0.777 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[8]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.905      ;
; 0.777 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[9]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.905      ;
; 0.777 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[10]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.905      ;
; 0.777 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[11]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.905      ;
; 0.777 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[7]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.905      ;
; 0.777 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[5]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.905      ;
; 0.777 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[4]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.905      ;
; 0.777 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[3]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.905      ;
; 0.777 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[2]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.905      ;
; 0.777 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[1]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.905      ;
; 0.777 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[0]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.905      ;
; 0.913 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[13]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 1.035      ;
; 0.913 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[16]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 1.035      ;
; 0.913 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[21]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 1.035      ;
; 0.913 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[23]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 1.035      ;
; 0.913 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[22]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 1.035      ;
; 0.913 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[20]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 1.035      ;
; 0.913 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[19]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 1.035      ;
; 0.913 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[18]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 1.035      ;
; 0.913 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[17]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 1.035      ;
; 0.913 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[15]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 1.035      ;
; 0.913 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[14]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 1.035      ;
; 0.913 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[12]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 1.035      ;
+-------+----------------------------------------+---------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 2
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 13.475 ns




+----------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                      ;
+----------------------------------------------+--------+-------+----------+---------+---------------------+
; Clock                                        ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+----------------------------------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack                             ; 0.022  ; 0.117 ; 5.573    ; 0.617   ; 3.378               ;
;  CLOCK_50                                    ; 15.482 ; 0.180 ; 17.131   ; 0.617   ; 9.267               ;
;  altpll_component|auto_generated|pll1|clk[0] ; 0.577  ; 0.117 ; 5.573    ; 0.753   ; 3.690               ;
;  altpll_component|auto_generated|pll1|clk[1] ; 0.022  ; 6.456 ; N/A      ; N/A     ; 3.790               ;
;  enet0_rx_clk_125m                           ; 0.520  ; 0.174 ; N/A      ; N/A     ; 3.378               ;
;  enet0_tx_clk_125m                           ; 3.794  ; 4.321 ; N/A      ; N/A     ; 3.790               ;
;  enet1_rx_clk_125m                           ; N/A    ; N/A   ; N/A      ; N/A     ; 4.000               ;
;  enet1_tx_clk_125m                           ; N/A    ; N/A   ; N/A      ; N/A     ; 3.790               ;
; Design-wide TNS                              ; 0.0    ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  CLOCK_50                                    ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  altpll_component|auto_generated|pll1|clk[0] ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  altpll_component|auto_generated|pll1|clk[1] ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  enet0_rx_clk_125m                           ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  enet0_tx_clk_125m                           ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  enet1_rx_clk_125m                           ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  enet1_tx_clk_125m                           ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
+----------------------------------------------+--------+-------+----------+---------+---------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                       ;
+------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin              ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; D[0]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D[1]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D[2]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D[3]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D[4]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D[5]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D[6]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D[7]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D[8]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D[9]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; adc_clk          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; int_rst          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; window_debug     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; hit_debug        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[0]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[1]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[2]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[3]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[4]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[5]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[6]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[7]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[8]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[0]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[1]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[2]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[3]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[4]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[5]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[6]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[0]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[1]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[2]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[3]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[4]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[5]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[6]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[0]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[1]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[2]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[3]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[4]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[5]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[6]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[0]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[1]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[2]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[3]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[4]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[5]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[6]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[0]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[1]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[2]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[3]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[4]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[5]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[6]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[0]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[1]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[2]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[3]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[4]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[5]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[6]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[0]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[1]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[2]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[3]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[4]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[5]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[6]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[0]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[1]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[2]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[3]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[4]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[5]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[6]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET0_GTX_CLK    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET0_TX_DATA[0] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET0_TX_DATA[1] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET0_TX_DATA[2] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET0_TX_DATA[3] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET0_TX_EN      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET0_RST_N      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET1_GTX_CLK    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET1_TX_DATA[0] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET1_TX_DATA[1] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET1_TX_DATA[2] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET1_TX_DATA[3] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET1_TX_EN      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET1_RST_N      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; KEY[0]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY[1]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY[2]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[1]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[2]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[3]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[4]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[5]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[6]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[7]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[8]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[9]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[10]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[11]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[12]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[13]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[14]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[15]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[16]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[17]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET0_INT_N             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET1_RX_CLK            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET1_RX_DATA[0]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET1_RX_DATA[1]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET1_RX_DATA[2]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET1_RX_DATA[3]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET1_RX_DV             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET1_INT_N             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; X[0]                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; X[1]                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; X[2]                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; X[3]                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; X[4]                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; X[5]                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; X[6]                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; X[7]                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; X[8]                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; X[9]                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; pmt_active              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CLOCK_50                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; KEY[3]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[0]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET0_RX_CLK            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET0_RX_DV             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET0_RX_DATA[0]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET0_RX_DATA[2]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET0_RX_DATA[1]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET0_RX_DATA[3]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin              ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; D[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; D[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; D[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; D[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; D[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; D[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; D[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; D[7]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; D[8]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; D[9]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; adc_clk          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; int_rst          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; window_debug     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; hit_debug        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[8]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX0[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX0[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; HEX0[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX0[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; HEX0[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; HEX1[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; HEX2[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; HEX3[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX3[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX3[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX3[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX4[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX4[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX4[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX4[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX4[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX4[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX4[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX5[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX5[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; HEX5[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX5[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX5[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX5[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX5[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX6[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX6[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX6[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX6[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX6[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX6[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; HEX6[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX7[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX7[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX7[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX7[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX7[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX7[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX7[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET0_GTX_CLK    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET0_TX_DATA[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET0_TX_DATA[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET0_TX_DATA[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET0_TX_DATA[3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET0_TX_EN      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET0_RST_N      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET1_GTX_CLK    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET1_TX_DATA[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET1_TX_DATA[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET1_TX_DATA[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET1_TX_DATA[3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET1_TX_EN      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET1_RST_N      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.67e-09 V                   ; 2.38 V              ; -0.0485 V           ; 0.167 V                              ; 0.096 V                              ; 2.95e-10 s                  ; 2.73e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.67e-09 V                  ; 2.38 V             ; -0.0485 V          ; 0.167 V                             ; 0.096 V                             ; 2.95e-10 s                 ; 2.73e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.18e-09 V                   ; 2.38 V              ; -0.00483 V          ; 0.152 V                              ; 0.012 V                              ; 4.81e-10 s                  ; 6.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.18e-09 V                  ; 2.38 V             ; -0.00483 V         ; 0.152 V                             ; 0.012 V                             ; 4.81e-10 s                 ; 6.29e-10 s                 ; Yes                       ; Yes                       ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin              ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; D[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; D[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; D[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; D[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; D[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; D[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; D[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; D[7]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; D[8]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; D[9]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; adc_clk          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; int_rst          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; window_debug     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; hit_debug        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[8]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; HEX0[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; HEX0[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; HEX1[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; HEX2[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; HEX3[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; HEX5[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; HEX6[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_GTX_CLK    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_TX_DATA[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_TX_DATA[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_TX_DATA[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_TX_DATA[3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_TX_EN      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_RST_N      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_GTX_CLK    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_TX_DATA[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_TX_DATA[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_TX_DATA[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_TX_DATA[3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_TX_EN      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_RST_N      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.75e-07 V                   ; 2.35 V              ; -0.0109 V           ; 0.084 V                              ; 0.027 V                              ; 4.31e-10 s                  ; 3.61e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.75e-07 V                  ; 2.35 V             ; -0.0109 V          ; 0.084 V                             ; 0.027 V                             ; 4.31e-10 s                 ; 3.61e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.15e-07 V                   ; 2.35 V              ; -0.00712 V          ; 0.093 V                              ; 0.02 V                               ; 6.21e-10 s                  ; 7.9e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 6.15e-07 V                  ; 2.35 V             ; -0.00712 V         ; 0.093 V                             ; 0.02 V                              ; 6.21e-10 s                 ; 7.9e-10 s                  ; Yes                       ; Yes                       ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin              ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; D[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; D[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; D[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; D[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; D[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; D[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; D[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; D[7]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; D[8]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; D[9]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; adc_clk          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; int_rst          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; window_debug     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; hit_debug        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[8]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; HEX0[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; HEX0[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX1[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX1[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX1[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX1[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; HEX1[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; HEX2[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX2[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX2[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX2[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX2[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX2[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX2[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX3[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX3[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; HEX3[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; HEX5[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; HEX6[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_GTX_CLK    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_TX_DATA[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_TX_DATA[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_TX_DATA[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_TX_DATA[3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_TX_EN      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_RST_N      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_GTX_CLK    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_TX_DATA[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_TX_DATA[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_TX_DATA[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_TX_DATA[3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_TX_EN      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_RST_N      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                             ;
+---------------------------------------------+---------------------------------------------+------------+------------+------------+----------+
; From Clock                                  ; To Clock                                    ; RR Paths   ; FR Paths   ; RF Paths   ; FF Paths ;
+---------------------------------------------+---------------------------------------------+------------+------------+------------+----------+
; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 144129     ; 0          ; 0          ; 0        ;
; CLOCK_50                                    ; altpll_component|auto_generated|pll1|clk[0] ; false path ; 0          ; 0          ; 0        ;
; enet0_rx_clk_125m                           ; altpll_component|auto_generated|pll1|clk[0] ; 16         ; 0          ; 0          ; 0        ;
; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 2          ; 0          ; 0          ; 0        ;
; CLOCK_50                                    ; CLOCK_50                                    ; 222        ; 0          ; 0          ; 0        ;
; altpll_component|auto_generated|pll1|clk[0] ; enet0_rx_clk_125m                           ; 16         ; 0          ; 0          ; 0        ;
; enet0_rx_clk_125m                           ; enet0_rx_clk_125m                           ; 8946       ; 5          ; 0          ; 0        ;
; virt_enet0_rx_clk_125m                      ; enet0_rx_clk_125m                           ; 5          ; false path ; false path ; 5        ;
; altpll_component|auto_generated|pll1|clk[0] ; enet0_tx_clk_125m                           ; 5          ; false path ; false path ; 5        ;
+---------------------------------------------+---------------------------------------------+------------+------------+------------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                            ;
+---------------------------------------------+---------------------------------------------+------------+----------+----------+------------+
; From Clock                                  ; To Clock                                    ; RR Paths   ; FR Paths ; RF Paths ; FF Paths   ;
+---------------------------------------------+---------------------------------------------+------------+----------+----------+------------+
; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 144129     ; 0        ; 0        ; 0          ;
; CLOCK_50                                    ; altpll_component|auto_generated|pll1|clk[0] ; false path ; 0        ; 0        ; 0          ;
; enet0_rx_clk_125m                           ; altpll_component|auto_generated|pll1|clk[0] ; 16         ; 0        ; 0        ; 0          ;
; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 2          ; 0        ; 0        ; 0          ;
; CLOCK_50                                    ; CLOCK_50                                    ; 222        ; 0        ; 0        ; 0          ;
; altpll_component|auto_generated|pll1|clk[0] ; enet0_rx_clk_125m                           ; 16         ; 0        ; 0        ; 0          ;
; enet0_rx_clk_125m                           ; enet0_rx_clk_125m                           ; 8946       ; 5        ; 0        ; 0          ;
; virt_enet0_rx_clk_125m                      ; enet0_rx_clk_125m                           ; false path ; 5        ; 5        ; false path ;
; altpll_component|auto_generated|pll1|clk[0] ; enet0_tx_clk_125m                           ; false path ; 5        ; 5        ; false path ;
+---------------------------------------------+---------------------------------------------+------------+----------+----------+------------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                      ;
+---------------------------------------------+---------------------------------------------+------------+----------+----------+----------+
; From Clock                                  ; To Clock                                    ; RR Paths   ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------+---------------------------------------------+------------+----------+----------+----------+
; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 36         ; 0        ; 0        ; 0        ;
; altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50                                    ; false path ; 0        ; 0        ; 0        ;
; CLOCK_50                                    ; CLOCK_50                                    ; 61         ; 0        ; 0        ; 0        ;
; altpll_component|auto_generated|pll1|clk[0] ; enet0_rx_clk_125m                           ; 4          ; 0        ; 0        ; 0        ;
; enet0_rx_clk_125m                           ; enet0_rx_clk_125m                           ; 1          ; 0        ; 0        ; 0        ;
+---------------------------------------------+---------------------------------------------+------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                       ;
+---------------------------------------------+---------------------------------------------+------------+----------+----------+----------+
; From Clock                                  ; To Clock                                    ; RR Paths   ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------+---------------------------------------------+------------+----------+----------+----------+
; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 36         ; 0        ; 0        ; 0        ;
; altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50                                    ; false path ; 0        ; 0        ; 0        ;
; CLOCK_50                                    ; CLOCK_50                                    ; 61         ; 0        ; 0        ; 0        ;
; altpll_component|auto_generated|pll1|clk[0] ; enet0_rx_clk_125m                           ; 4          ; 0        ; 0        ; 0        ;
; enet0_rx_clk_125m                           ; enet0_rx_clk_125m                           ; 1          ; 0        ; 0        ; 0        ;
+---------------------------------------------+---------------------------------------------+------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 2     ; 2    ;
; Unconstrained Input Ports       ; 11    ; 11   ;
; Unconstrained Input Port Paths  ; 37    ; 37   ;
; Unconstrained Output Ports      ; 14    ; 14   ;
; Unconstrained Output Port Paths ; 26    ; 26   ;
+---------------------------------+-------+------+


+-----------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                  ;
+---------------------------------------------+---------------------------------------------+-----------+---------------+
; Target                                      ; Clock                                       ; Type      ; Status        ;
+---------------------------------------------+---------------------------------------------+-----------+---------------+
;                                             ; virt_enet0_rx_clk_125m                      ; Virtual   ; Constrained   ;
;                                             ; virt_enet1_rx_clk_125m                      ; Virtual   ; Constrained   ;
; AD9201:u_ad9201|fsm_toggle:sc4|qp[0]        ;                                             ; Base      ; Unconstrained ;
; CLOCK_50                                    ; CLOCK_50                                    ; Base      ; Constrained   ;
; ENET0_GTX_CLK                               ; enet0_tx_clk_125m                           ; Generated ; Constrained   ;
; ENET0_RX_CLK                                ; enet0_rx_clk_125m                           ; Base      ; Constrained   ;
; ENET1_GTX_CLK                               ; enet1_tx_clk_125m                           ; Generated ; Constrained   ;
; ENET1_RX_CLK                                ; enet1_rx_clk_125m                           ; Base      ; Constrained   ;
; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; Generated ; Constrained   ;
; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; Generated ; Constrained   ;
; pmt_active                                  ;                                             ; Base      ; Unconstrained ;
+---------------------------------------------+---------------------------------------------+-----------+---------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; X[0]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; X[1]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; X[2]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; X[3]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; X[4]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; X[5]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; X[6]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; X[7]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; X[8]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; X[9]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; pmt_active ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                           ;
+--------------+---------------------------------------------------------------------------------------+
; Output Port  ; Comment                                                                               ;
+--------------+---------------------------------------------------------------------------------------+
; D[0]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D[1]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D[2]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D[3]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D[4]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D[5]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D[6]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D[7]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D[8]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D[9]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; adc_clk      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; hit_debug    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; int_rst      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; window_debug ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+--------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; X[0]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; X[1]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; X[2]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; X[3]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; X[4]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; X[5]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; X[6]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; X[7]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; X[8]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; X[9]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; pmt_active ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                           ;
+--------------+---------------------------------------------------------------------------------------+
; Output Port  ; Comment                                                                               ;
+--------------+---------------------------------------------------------------------------------------+
; D[0]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D[1]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D[2]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D[3]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D[4]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D[5]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D[6]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D[7]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D[8]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D[9]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; adc_clk      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; hit_debug    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; int_rst      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; window_debug ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+--------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 24.1std.0 Build 1077 03/04/2025 SC Standard Edition
    Info: Processing started: Tue Jun  3 19:01:00 2025
Info: Command: quartus_sta fpga -c fpga
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 12 of the 12 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332104): Reading SDC File: '../fpga.sdc'
Warning (332174): Ignored filter at fpga.sdc(3): CLOCK2_50 could not be matched with a port File: /home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-edited/example/DE2-115/fpga/fpga.sdc Line: 3
Warning (332049): Ignored create_clock at fpga.sdc(3): Argument <targets> is an empty collection File: /home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-edited/example/DE2-115/fpga/fpga.sdc Line: 3
    Info (332050): create_clock -period 20.00 -name {CLOCK2_50}  [get_ports {CLOCK2_50}] File: /home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-edited/example/DE2-115/fpga/fpga.sdc Line: 3
Warning (332174): Ignored filter at fpga.sdc(4): CLOCK3_50 could not be matched with a port File: /home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-edited/example/DE2-115/fpga/fpga.sdc Line: 4
Warning (332049): Ignored create_clock at fpga.sdc(4): Argument <targets> is an empty collection File: /home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-edited/example/DE2-115/fpga/fpga.sdc Line: 4
    Info (332050): create_clock -period 20.00 -name {CLOCK3_50}  [get_ports {CLOCK3_50}] File: /home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-edited/example/DE2-115/fpga/fpga.sdc Line: 4
Warning (332174): Ignored filter at fpga.sdc(5): ENETCLK_25 could not be matched with a port File: /home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-edited/example/DE2-115/fpga/fpga.sdc Line: 5
Warning (332049): Ignored create_clock at fpga.sdc(5): Argument <targets> is an empty collection File: /home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-edited/example/DE2-115/fpga/fpga.sdc Line: 5
    Info (332050): create_clock -period 40.00 -name {ENETCLK_25} [get_ports {ENETCLK_25}] File: /home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-edited/example/DE2-115/fpga/fpga.sdc Line: 5
Warning (332174): Ignored filter at fpga.sdc(8): CLOCK2_50 could not be matched with a clock File: /home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-edited/example/DE2-115/fpga/fpga.sdc Line: 8
Warning (332049): Ignored set_clock_groups at fpga.sdc(8): Argument -group with value [get_clocks {CLOCK2_50}] contains zero elements File: /home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-edited/example/DE2-115/fpga/fpga.sdc Line: 8
    Info (332050): set_clock_groups -asynchronous -group [get_clocks {CLOCK2_50}] File: /home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-edited/example/DE2-115/fpga/fpga.sdc Line: 8
Warning (332174): Ignored filter at fpga.sdc(9): CLOCK3_50 could not be matched with a clock File: /home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-edited/example/DE2-115/fpga/fpga.sdc Line: 9
Warning (332049): Ignored set_clock_groups at fpga.sdc(9): Argument -group with value [get_clocks {CLOCK3_50}] contains zero elements File: /home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-edited/example/DE2-115/fpga/fpga.sdc Line: 9
    Info (332050): set_clock_groups -asynchronous -group [get_clocks {CLOCK3_50}] File: /home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-edited/example/DE2-115/fpga/fpga.sdc Line: 9
Warning (332174): Ignored filter at fpga.sdc(10): ENETCLK_25 could not be matched with a clock File: /home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-edited/example/DE2-115/fpga/fpga.sdc Line: 10
Warning (332049): Ignored set_clock_groups at fpga.sdc(10): Argument -group with value [get_clocks {ENETCLK_25}] contains zero elements File: /home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-edited/example/DE2-115/fpga/fpga.sdc Line: 10
    Info (332050): set_clock_groups -asynchronous -group [get_clocks {ENETCLK_25}] File: /home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-edited/example/DE2-115/fpga/fpga.sdc Line: 10
Warning (332174): Ignored filter at fpga.sdc(12): altera_reserved_tck could not be matched with a port or pin or register or keeper or net or combinational node or node File: /home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-edited/example/DE2-115/fpga/fpga.sdc Line: 12
Warning (332049): Ignored create_clock at fpga.sdc(12): Argument <targets> is not an object ID File: /home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-edited/example/DE2-115/fpga/fpga.sdc Line: 12
    Info (332050): create_clock -period "40.000 ns" -name {altera_reserved_tck} {altera_reserved_tck} File: /home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-edited/example/DE2-115/fpga/fpga.sdc Line: 12
Warning (332174): Ignored filter at fpga.sdc(13): altera_reserved_tck could not be matched with a clock File: /home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-edited/example/DE2-115/fpga/fpga.sdc Line: 13
Warning (332049): Ignored set_clock_groups at fpga.sdc(13): Argument -group with value [get_clocks {altera_reserved_tck}] contains zero elements File: /home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-edited/example/DE2-115/fpga/fpga.sdc Line: 13
    Info (332050): set_clock_groups -asynchronous -group [get_clocks {altera_reserved_tck}] File: /home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-edited/example/DE2-115/fpga/fpga.sdc Line: 13
Warning (332174): Ignored filter at fpga.sdc(17): altera_reserved_tdi could not be matched with a port File: /home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-edited/example/DE2-115/fpga/fpga.sdc Line: 17
Warning (332049): Ignored set_input_delay at fpga.sdc(17): Argument <targets> is an empty collection File: /home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-edited/example/DE2-115/fpga/fpga.sdc Line: 17
    Info (332050): set_input_delay  -clock altera_reserved_tck 5 [get_ports altera_reserved_tdi] File: /home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-edited/example/DE2-115/fpga/fpga.sdc Line: 17
Warning (332049): Ignored set_input_delay at fpga.sdc(17): Argument -clock is not an object ID File: /home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-edited/example/DE2-115/fpga/fpga.sdc Line: 17
Warning (332174): Ignored filter at fpga.sdc(18): altera_reserved_tms could not be matched with a port File: /home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-edited/example/DE2-115/fpga/fpga.sdc Line: 18
Warning (332049): Ignored set_input_delay at fpga.sdc(18): Argument <targets> is an empty collection File: /home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-edited/example/DE2-115/fpga/fpga.sdc Line: 18
    Info (332050): set_input_delay  -clock altera_reserved_tck 5 [get_ports altera_reserved_tms] File: /home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-edited/example/DE2-115/fpga/fpga.sdc Line: 18
Warning (332049): Ignored set_input_delay at fpga.sdc(18): Argument -clock is not an object ID File: /home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-edited/example/DE2-115/fpga/fpga.sdc Line: 18
Warning (332174): Ignored filter at fpga.sdc(19): altera_reserved_tdo could not be matched with a port File: /home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-edited/example/DE2-115/fpga/fpga.sdc Line: 19
Warning (332049): Ignored set_output_delay at fpga.sdc(19): Argument <targets> is an empty collection File: /home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-edited/example/DE2-115/fpga/fpga.sdc Line: 19
    Info (332050): set_output_delay -clock altera_reserved_tck -clock_fall -fall -max 5 [get_ports altera_reserved_tdo] File: /home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-edited/example/DE2-115/fpga/fpga.sdc Line: 19
Warning (332049): Ignored set_output_delay at fpga.sdc(19): Argument -clock is not an object ID File: /home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-edited/example/DE2-115/fpga/fpga.sdc Line: 19
Warning (332174): Ignored filter at fpga.sdc(22): enet0_mdc could not be matched with a port File: /home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-edited/example/DE2-115/fpga/fpga.sdc Line: 22
Warning (332049): Ignored set_output_delay at fpga.sdc(22): Argument <targets> is an empty collection File: /home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-edited/example/DE2-115/fpga/fpga.sdc Line: 22
    Info (332050): set_output_delay  -clock [get_clocks CLOCK_50] 2   [get_ports {enet0_mdc}] File: /home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-edited/example/DE2-115/fpga/fpga.sdc Line: 22
Warning (332174): Ignored filter at fpga.sdc(23): enet0_mdio could not be matched with a port File: /home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-edited/example/DE2-115/fpga/fpga.sdc Line: 23
Warning (332049): Ignored set_input_delay at fpga.sdc(23): Argument <targets> is an empty collection File: /home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-edited/example/DE2-115/fpga/fpga.sdc Line: 23
    Info (332050): set_input_delay   -clock [get_clocks CLOCK_50] 2   [get_ports {enet0_mdio}] File: /home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-edited/example/DE2-115/fpga/fpga.sdc Line: 23
Warning (332049): Ignored set_output_delay at fpga.sdc(24): Argument <targets> is an empty collection File: /home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-edited/example/DE2-115/fpga/fpga.sdc Line: 24
    Info (332050): set_output_delay  -clock [get_clocks CLOCK_50] 2   [get_ports {enet0_mdio}] File: /home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-edited/example/DE2-115/fpga/fpga.sdc Line: 24
Warning (332174): Ignored filter at fpga.sdc(26): enet1_mdc could not be matched with a port File: /home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-edited/example/DE2-115/fpga/fpga.sdc Line: 26
Warning (332049): Ignored set_output_delay at fpga.sdc(26): Argument <targets> is an empty collection File: /home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-edited/example/DE2-115/fpga/fpga.sdc Line: 26
    Info (332050): set_output_delay  -clock [get_clocks CLOCK_50] 2   [get_ports {enet1_mdc}] File: /home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-edited/example/DE2-115/fpga/fpga.sdc Line: 26
Warning (332174): Ignored filter at fpga.sdc(27): enet1_mdio could not be matched with a port File: /home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-edited/example/DE2-115/fpga/fpga.sdc Line: 27
Warning (332049): Ignored set_input_delay at fpga.sdc(27): Argument <targets> is an empty collection File: /home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-edited/example/DE2-115/fpga/fpga.sdc Line: 27
    Info (332050): set_input_delay   -clock [get_clocks CLOCK_50] 2   [get_ports {enet1_mdio}] File: /home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-edited/example/DE2-115/fpga/fpga.sdc Line: 27
Warning (332049): Ignored set_output_delay at fpga.sdc(28): Argument <targets> is an empty collection File: /home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-edited/example/DE2-115/fpga/fpga.sdc Line: 28
    Info (332050): set_output_delay  -clock [get_clocks CLOCK_50] 2   [get_ports {enet1_mdio}] File: /home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-edited/example/DE2-115/fpga/fpga.sdc Line: 28
Warning (332174): Ignored filter at fpga.sdc(33): LEDR[*] could not be matched with a port File: /home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-edited/example/DE2-115/fpga/fpga.sdc Line: 33
Warning (332049): Ignored set_false_path at fpga.sdc(33): Argument <to> is an empty collection File: /home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-edited/example/DE2-115/fpga/fpga.sdc Line: 33
    Info (332050): set_false_path -from * -to [get_ports {LEDR[*]}] File: /home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-edited/example/DE2-115/fpga/fpga.sdc Line: 33
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {altpll_component|auto_generated|pll1|inclk[0]} -divide_by 2 -multiply_by 5 -duty_cycle 50.00 -name {altpll_component|auto_generated|pll1|clk[0]} {altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {altpll_component|auto_generated|pll1|inclk[0]} -divide_by 2 -multiply_by 5 -phase 90.00 -duty_cycle 50.00 -name {altpll_component|auto_generated|pll1|clk[1]} {altpll_component|auto_generated|pll1|clk[1]}
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Warning (332174): Ignored filter at axis_async_fifo.sdc(39): core_inst|eth_mac_inst|rx_fifo|fifo_inst|wr_ptr_gray_sync1_reg[*] could not be matched with a register File: /home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-edited/lib/axis/syn/quartus/axis_async_fifo.sdc Line: 39
Warning (332049): Ignored set_max_delay at axis_async_fifo.sdc(39): Argument <to> is an empty collection File: /home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-edited/lib/axis/syn/quartus/axis_async_fifo.sdc Line: 39
    Info (332050): set_max_delay -from [get_registers "$inst|wr_ptr_reg[*] $inst|wr_ptr_gray_reg[*]"] -to [get_registers "$inst|wr_ptr_gray_sync1_reg[*]"] 8.000 File: /home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-edited/lib/axis/syn/quartus/axis_async_fifo.sdc Line: 39
Warning (332174): Ignored filter at axis_async_fifo.sdc(39): core_inst|eth_mac_inst|tx_fifo|fifo_inst|wr_ptr_gray_sync1_reg[*] could not be matched with a register File: /home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-edited/lib/axis/syn/quartus/axis_async_fifo.sdc Line: 39
Warning (332049): Ignored set_max_delay at axis_async_fifo.sdc(39): Argument <to> is an empty collection File: /home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-edited/lib/axis/syn/quartus/axis_async_fifo.sdc Line: 39
    Info (332050): set_max_delay -from [get_registers "$inst|wr_ptr_reg[*] $inst|wr_ptr_gray_reg[*]"] -to [get_registers "$inst|wr_ptr_gray_sync1_reg[*]"] 8.000 File: /home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-edited/lib/axis/syn/quartus/axis_async_fifo.sdc Line: 39
Warning (332060): Node: pmt_active was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register AD9201:u_ad9201|contador_a_n:sc6|qp[12] is being clocked by pmt_active
Warning (332060): Node: AD9201:u_ad9201|fsm_toggle:sc4|qp[0] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register AD9201:u_ad9201|contador_a_n:sc5|qp[4] is being clocked by AD9201:u_ad9201|fsm_toggle:sc4|qp[0]
Warning (332088): No paths exist between clock target "ENET0_GTX_CLK" of clock "enet0_tx_clk_125m" and its clock source. Assuming zero source clock latency.
Warning (332088): No paths exist between clock target "ENET1_GTX_CLK" of clock "enet1_tx_clk_125m" and its clock source. Assuming zero source clock latency.
Info (332097): The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: core_inst|eth_mac_inst|eth_mac_1g_rgmii_inst|rgmii_phy_if_inst|clk_oddr_inst|altddio_out_inst|auto_generated|ddio_outa[0]  from: muxsel  to: dataout
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 0.022
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.022               0.000 altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.577               0.000 altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.859               0.000 enet0_rx_clk_125m 
    Info (332119):     3.794               0.000 enet0_tx_clk_125m 
    Info (332119):    15.482               0.000 CLOCK_50 
Info (332146): Worst-case hold slack is 0.301
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.301               0.000 altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.398               0.000 enet0_rx_clk_125m 
    Info (332119):     0.401               0.000 CLOCK_50 
    Info (332119):     5.548               0.000 enet0_tx_clk_125m 
    Info (332119):     6.994               0.000 altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case recovery slack is 5.573
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     5.573               0.000 altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    17.131               0.000 CLOCK_50 
Info (332146): Worst-case removal slack is 1.374
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.374               0.000 CLOCK_50 
    Info (332119):     1.569               0.000 altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 3.635
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     3.635               0.000 enet0_rx_clk_125m 
    Info (332119):     3.701               0.000 altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     3.790               0.000 altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     3.790               0.000 enet0_tx_clk_125m 
    Info (332119):     3.790               0.000 enet1_tx_clk_125m 
    Info (332119):     4.000               0.000 enet1_rx_clk_125m 
    Info (332119):     9.613               0.000 CLOCK_50 
Info (332114): Report Metastability: Found 2 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 2
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 10.972 ns
    Info (332114): 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Warning (332060): Node: pmt_active was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register AD9201:u_ad9201|contador_a_n:sc6|qp[12] is being clocked by pmt_active
Warning (332060): Node: AD9201:u_ad9201|fsm_toggle:sc4|qp[0] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register AD9201:u_ad9201|contador_a_n:sc5|qp[4] is being clocked by AD9201:u_ad9201|fsm_toggle:sc4|qp[0]
Warning (332088): No paths exist between clock target "ENET0_GTX_CLK" of clock "enet0_tx_clk_125m" and its clock source. Assuming zero source clock latency.
Warning (332088): No paths exist between clock target "ENET1_GTX_CLK" of clock "enet1_tx_clk_125m" and its clock source. Assuming zero source clock latency.
Info (332097): The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: core_inst|eth_mac_inst|eth_mac_1g_rgmii_inst|rgmii_phy_if_inst|clk_oddr_inst|altddio_out_inst|auto_generated|ddio_outa[0]  from: muxsel  to: dataout
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332146): Worst-case setup slack is 0.182
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.182               0.000 altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.876               0.000 enet0_rx_clk_125m 
    Info (332119):     1.208               0.000 altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     4.088               0.000 enet0_tx_clk_125m 
    Info (332119):    15.915               0.000 CLOCK_50 
Info (332146): Worst-case hold slack is 0.304
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.304               0.000 altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.353               0.000 CLOCK_50 
    Info (332119):     0.354               0.000 enet0_rx_clk_125m 
    Info (332119):     5.334               0.000 enet0_tx_clk_125m 
    Info (332119):     6.901               0.000 altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case recovery slack is 5.798
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     5.798               0.000 altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    17.371               0.000 CLOCK_50 
Info (332146): Worst-case removal slack is 1.283
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.283               0.000 CLOCK_50 
    Info (332119):     1.440               0.000 altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 3.651
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     3.651               0.000 enet0_rx_clk_125m 
    Info (332119):     3.690               0.000 altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     3.790               0.000 altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     3.790               0.000 enet0_tx_clk_125m 
    Info (332119):     3.790               0.000 enet1_tx_clk_125m 
    Info (332119):     4.000               0.000 enet1_rx_clk_125m 
    Info (332119):     9.566               0.000 CLOCK_50 
Info (332114): Report Metastability: Found 2 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 2
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 11.410 ns
    Info (332114): 
Info: Analyzing Fast 1200mV 0C Model
Warning (332060): Node: pmt_active was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register AD9201:u_ad9201|contador_a_n:sc6|qp[12] is being clocked by pmt_active
Warning (332060): Node: AD9201:u_ad9201|fsm_toggle:sc4|qp[0] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register AD9201:u_ad9201|contador_a_n:sc5|qp[4] is being clocked by AD9201:u_ad9201|fsm_toggle:sc4|qp[0]
Warning (332088): No paths exist between clock target "ENET0_GTX_CLK" of clock "enet0_tx_clk_125m" and its clock source. Assuming zero source clock latency.
Warning (332088): No paths exist between clock target "ENET1_GTX_CLK" of clock "enet1_tx_clk_125m" and its clock source. Assuming zero source clock latency.
Info (332097): The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: core_inst|eth_mac_inst|eth_mac_1g_rgmii_inst|rgmii_phy_if_inst|clk_oddr_inst|altddio_out_inst|auto_generated|ddio_outa[0]  from: muxsel  to: dataout
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332146): Worst-case setup slack is 0.520
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.520               0.000 enet0_rx_clk_125m 
    Info (332119):     1.010               0.000 altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     4.349               0.000 altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     5.297               0.000 enet0_tx_clk_125m 
    Info (332119):    17.746               0.000 CLOCK_50 
Info (332146): Worst-case hold slack is 0.117
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.117               0.000 altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.174               0.000 enet0_rx_clk_125m 
    Info (332119):     0.180               0.000 CLOCK_50 
    Info (332119):     4.321               0.000 enet0_tx_clk_125m 
    Info (332119):     6.456               0.000 altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case recovery slack is 6.723
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     6.723               0.000 altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    18.613               0.000 CLOCK_50 
Info (332146): Worst-case removal slack is 0.617
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.617               0.000 CLOCK_50 
    Info (332119):     0.753               0.000 altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 3.378
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     3.378               0.000 enet0_rx_clk_125m 
    Info (332119):     3.752               0.000 altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     3.819               0.000 altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     4.000               0.000 enet0_tx_clk_125m 
    Info (332119):     4.000               0.000 enet1_rx_clk_125m 
    Info (332119):     4.000               0.000 enet1_tx_clk_125m 
    Info (332119):     9.267               0.000 CLOCK_50 
Info (332114): Report Metastability: Found 2 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 2
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 13.475 ns
    Info (332114): 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 54 warnings
    Info: Peak virtual memory: 695 megabytes
    Info: Processing ended: Tue Jun  3 19:01:04 2025
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:05


