/***************************************************************************
 *     Copyright (c) 1999-2011, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * $brcm_Workfile: $
 * $brcm_Revision: $
 * $brcm_Date: $
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on         Mon Sep 19 16:02:00 2011
 *                 MD5 Checksum         f84a7991a99ffcf5cce3ba6b166ba0af
 *
 * Compiled with:  RDB Utility          combo_header.pl
 *                 RDB Parser           3.0
 *                 unknown              unknown
 *                 Perl Interpreter     5.008008
 *                 Operating System     linux
 *
 * Revision History:
 *
 * $brcm_Log: $
 *
 ***************************************************************************/

#ifndef BCHP_RAAGA_DSP_PERI_SW_1_H__
#define BCHP_RAAGA_DSP_PERI_SW_1_H__

/***************************************************************************
 *RAAGA_DSP_PERI_SW_1 - Raaga DSP SW Control Registers 1
 ***************************************************************************/
#define BCHP_RAAGA_DSP_PERI_SW_1_SEMAPHORE0      0x00d21100 /* Semaphore Register 0 */
#define BCHP_RAAGA_DSP_PERI_SW_1_SEMAPHORE1      0x00d21104 /* Semaphore Register 1 */
#define BCHP_RAAGA_DSP_PERI_SW_1_SEMAPHORE2      0x00d21108 /* Semaphore Register 2 */
#define BCHP_RAAGA_DSP_PERI_SW_1_SEMAPHORE3      0x00d2110c /* Semaphore Register 3 */
#define BCHP_RAAGA_DSP_PERI_SW_1_SEMAPHORE4      0x00d21110 /* Semaphore Register 4 */
#define BCHP_RAAGA_DSP_PERI_SW_1_SEMAPHORE5      0x00d21114 /* Semaphore Register 5 */
#define BCHP_RAAGA_DSP_PERI_SW_1_SEMAPHORE6      0x00d21118 /* Semaphore Register 6 */
#define BCHP_RAAGA_DSP_PERI_SW_1_SEMAPHORE7      0x00d2111c /* Semaphore Register 7 */
#define BCHP_RAAGA_DSP_PERI_SW_1_MAILBOX0        0x00d21120 /* Mailbox Register 0 */
#define BCHP_RAAGA_DSP_PERI_SW_1_MAILBOX1        0x00d21124 /* Mailbox Register 1 */
#define BCHP_RAAGA_DSP_PERI_SW_1_MAILBOX2        0x00d21128 /* Mailbox Register 2 */
#define BCHP_RAAGA_DSP_PERI_SW_1_MAILBOX3        0x00d2112c /* Mailbox Register 3 */
#define BCHP_RAAGA_DSP_PERI_SW_1_MAILBOX4        0x00d21130 /* Mailbox Register 4 */
#define BCHP_RAAGA_DSP_PERI_SW_1_MAILBOX5        0x00d21134 /* Mailbox Register 5 */
#define BCHP_RAAGA_DSP_PERI_SW_1_MAILBOX6        0x00d21138 /* Mailbox Register 6 */
#define BCHP_RAAGA_DSP_PERI_SW_1_MAILBOX7        0x00d2113c /* Mailbox Register 7 */
#define BCHP_RAAGA_DSP_PERI_SW_1_MSG_BITS_STATUS_0 0x00d21140 /* SW SET CLEAR Status Register (Register 0) */
#define BCHP_RAAGA_DSP_PERI_SW_1_MSG_BITS_SET_0  0x00d21144 /* SW SET CLEAR Set Register (Register 0) */
#define BCHP_RAAGA_DSP_PERI_SW_1_MSG_BITS_CLEAR_0 0x00d21148 /* SW SET CLEAR Clear Register (Register 0) */
#define BCHP_RAAGA_DSP_PERI_SW_1_MSG_BITS_STATUS_1 0x00d2114c /* SW SET CLEAR Status Register (Register 1) */
#define BCHP_RAAGA_DSP_PERI_SW_1_MSG_BITS_SET_1  0x00d21150 /* SW SET CLEAR Set Register (Register 1) */
#define BCHP_RAAGA_DSP_PERI_SW_1_MSG_BITS_CLEAR_1 0x00d21154 /* SW SET CLEAR Clear Register (Register 1) */

#endif /* #ifndef BCHP_RAAGA_DSP_PERI_SW_1_H__ */

/* End of File */
