
trivia.elf:     file format elf32-littlenios2
trivia.elf
architecture: nios2:r1, flags 0x00000112:
EXEC_P, HAS_SYMS, D_PAGED
start address 0x04000244

Program Header:
    LOAD off    0x00001000 vaddr 0x04000000 paddr 0x04000000 align 2**12
         filesz 0x00000020 memsz 0x00000020 flags r-x
    LOAD off    0x00001020 vaddr 0x04000020 paddr 0x04000020 align 2**12
         filesz 0x00010ed0 memsz 0x00010ed0 flags r-x
    LOAD off    0x00011ef0 vaddr 0x04010ef0 paddr 0x04012aa0 align 2**12
         filesz 0x00001bb0 memsz 0x00001bb0 flags rw-
    LOAD off    0x00014650 vaddr 0x04014650 paddr 0x04014650 align 2**12
         filesz 0x00000000 memsz 0x00000184 flags rw-

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .entry        00000020  04000000  04000000  00001000  2**5
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .exceptions   00000224  04000020  04000020  00001020  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .text         0001086c  04000244  04000244  00001244  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  3 .rodata       00000440  04010ab0  04010ab0  00011ab0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .rwdata       00001bb0  04010ef0  04012aa0  00011ef0  2**2
                  CONTENTS, ALLOC, LOAD, DATA, SMALL_DATA
  5 .bss          00000184  04014650  04014650  00014650  2**2
                  ALLOC, SMALL_DATA
  6 .SDRAM        00000000  040147d4  040147d4  00013aa0  2**0
                  CONTENTS
  7 .SRAM         00000000  08020000  08020000  00013aa0  2**0
                  CONTENTS
  8 .comment      00000023  00000000  00000000  00013aa0  2**0
                  CONTENTS, READONLY
  9 .debug_aranges 00000ef8  00000000  00000000  00013ac8  2**3
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_info   00024931  00000000  00000000  000149c0  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_abbrev 0000939d  00000000  00000000  000392f1  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_line   0000bb84  00000000  00000000  0004268e  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_frame  0000243c  00000000  00000000  0004e214  2**2
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    00003c56  00000000  00000000  00050650  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_loc    00017868  00000000  00000000  000542a6  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_alt_sim_info 00000030  00000000  00000000  0006bb10  2**2
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_ranges 000018c0  00000000  00000000  0006bb40  2**3
                  CONTENTS, READONLY, DEBUGGING
 18 .thread_model 00000003  00000000  00000000  00070a42  2**0
                  CONTENTS, READONLY
 19 .cpu          00000006  00000000  00000000  00070a45  2**0
                  CONTENTS, READONLY
 20 .qsys         00000001  00000000  00000000  00070a4b  2**0
                  CONTENTS, READONLY
 21 .simulation_enabled 00000001  00000000  00000000  00070a4c  2**0
                  CONTENTS, READONLY
 22 .sysid_hash   00000004  00000000  00000000  00070a4d  2**0
                  CONTENTS, READONLY
 23 .sysid_base   00000004  00000000  00000000  00070a51  2**0
                  CONTENTS, READONLY
 24 .sysid_time   00000004  00000000  00000000  00070a55  2**0
                  CONTENTS, READONLY
 25 .stderr_dev   00000004  00000000  00000000  00070a59  2**0
                  CONTENTS, READONLY
 26 .stdin_dev    00000004  00000000  00000000  00070a5d  2**0
                  CONTENTS, READONLY
 27 .stdout_dev   00000004  00000000  00000000  00070a61  2**0
                  CONTENTS, READONLY
 28 .sopc_system_name 00000004  00000000  00000000  00070a65  2**0
                  CONTENTS, READONLY
 29 .quartus_project_dir 0000003b  00000000  00000000  00070a69  2**0
                  CONTENTS, READONLY
 30 .jdi          00004829  00000000  00000000  00070aa4  2**0
                  CONTENTS, READONLY
 31 .sopcinfo     000adf9a  00000000  00000000  000752cd  2**0
                  CONTENTS, READONLY
SYMBOL TABLE:
04000000 l    d  .entry	00000000 .entry
04000020 l    d  .exceptions	00000000 .exceptions
04000244 l    d  .text	00000000 .text
04010ab0 l    d  .rodata	00000000 .rodata
04010ef0 l    d  .rwdata	00000000 .rwdata
04014650 l    d  .bss	00000000 .bss
040147d4 l    d  .SDRAM	00000000 .SDRAM
08020000 l    d  .SRAM	00000000 .SRAM
00000000 l    d  .comment	00000000 .comment
00000000 l    d  .debug_aranges	00000000 .debug_aranges
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_line	00000000 .debug_line
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_str	00000000 .debug_str
00000000 l    d  .debug_loc	00000000 .debug_loc
00000000 l    d  .debug_alt_sim_info	00000000 .debug_alt_sim_info
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    df *ABS*	00000000 ../trivia_bsp//obj/HAL/src/crt0.o
0400028c l       .text	00000000 alt_after_alt_main
00000000 l    df *ABS*	00000000 alt_irq_handler.c
00000000 l    df *ABS*	00000000 alt_instruction_exception_entry.c
00000000 l    df *ABS*	00000000 hello_world.c
04000420 l     F .text	000000a4 timer_isr
00000000 l    df *ABS*	00000000 printf.c
00000000 l    df *ABS*	00000000 puts.c
00000000 l    df *ABS*	00000000 strlen.c
00000000 l    df *ABS*	00000000 vfprintf.c
04010bce l     O .rodata	00000010 zeroes.4404
040029a4 l     F .text	000000bc __sbprintf
04010bde l     O .rodata	00000010 blanks.4403
00000000 l    df *ABS*	00000000 wsetup.c
00000000 l    df *ABS*	00000000 dtoa.c
04002bb4 l     F .text	00000200 quorem
00000000 l    df *ABS*	00000000 fflush.c
00000000 l    df *ABS*	00000000 findfp.c
040046e4 l     F .text	00000008 __fp_unlock
040046f8 l     F .text	0000019c __sinit.part.1
04004894 l     F .text	00000008 __fp_lock
00000000 l    df *ABS*	00000000 mallocr.c
00000000 l    df *ABS*	00000000 fvwrite.c
00000000 l    df *ABS*	00000000 fwalk.c
00000000 l    df *ABS*	00000000 impure.c
04010f18 l     O .rwdata	00000424 impure_data
00000000 l    df *ABS*	00000000 locale.c
0401135c l     O .rwdata	00000020 lc_ctype_charset
0401133c l     O .rwdata	00000020 lc_message_charset
0401137c l     O .rwdata	00000038 lconv
00000000 l    df *ABS*	00000000 makebuf.c
00000000 l    df *ABS*	00000000 mallocr.c
00000000 l    df *ABS*	00000000 memchr.c
00000000 l    df *ABS*	00000000 memcpy.c
00000000 l    df *ABS*	00000000 memmove.c
00000000 l    df *ABS*	00000000 memset.c
00000000 l    df *ABS*	00000000 mprec.c
04010c10 l     O .rodata	0000000c p05.2768
00000000 l    df *ABS*	00000000 mallocr.c
00000000 l    df *ABS*	00000000 s_fpclassify.c
00000000 l    df *ABS*	00000000 sbrkr.c
00000000 l    df *ABS*	00000000 stdio.c
00000000 l    df *ABS*	00000000 strcmp.c
00000000 l    df *ABS*	00000000 vfprintf.c
04007c90 l     F .text	000000fc __sprint_r.part.0
04010d44 l     O .rodata	00000010 blanks.4348
04010d34 l     O .rodata	00000010 zeroes.4349
0400921c l     F .text	000000bc __sbprintf
00000000 l    df *ABS*	00000000 writer.c
00000000 l    df *ABS*	00000000 closer.c
00000000 l    df *ABS*	00000000 mallocr.c
00000000 l    df *ABS*	00000000 fclose.c
00000000 l    df *ABS*	00000000 fputwc.c
00000000 l    df *ABS*	00000000 fstatr.c
00000000 l    df *ABS*	00000000 int_errno.c
00000000 l    df *ABS*	00000000 isattyr.c
00000000 l    df *ABS*	00000000 lseekr.c
00000000 l    df *ABS*	00000000 readr.c
00000000 l    df *ABS*	00000000 wbuf.c
00000000 l    df *ABS*	00000000 wcrtomb.c
00000000 l    df *ABS*	00000000 wctomb_r.c
00000000 l    df *ABS*	00000000 libgcc2.c
00000000 l    df *ABS*	00000000 libgcc2.c
00000000 l    df *ABS*	00000000 lib2-divmod.c
00000000 l    df *ABS*	00000000 adddf3.c
00000000 l    df *ABS*	00000000 divdf3.c
00000000 l    df *ABS*	00000000 eqdf2.c
00000000 l    df *ABS*	00000000 gedf2.c
00000000 l    df *ABS*	00000000 ledf2.c
00000000 l    df *ABS*	00000000 muldf3.c
00000000 l    df *ABS*	00000000 subdf3.c
00000000 l    df *ABS*	00000000 fixdfsi.c
00000000 l    df *ABS*	00000000 floatsidf.c
00000000 l    df *ABS*	00000000 floatunsidf.c
00000000 l    df *ABS*	00000000 libgcc2.c
00000000 l    df *ABS*	00000000 libgcc2.c
00000000 l    df *ABS*	00000000 alt_close.c
0400ced8 l     F .text	0000003c alt_get_errno
00000000 l    df *ABS*	00000000 alt_dev.c
0400cfe4 l     F .text	0000002c alt_dev_null_write
00000000 l    df *ABS*	00000000 alt_errno.c
00000000 l    df *ABS*	00000000 alt_fstat.c
0400d010 l     F .text	0000003c alt_get_errno
00000000 l    df *ABS*	00000000 alt_iic.c
00000000 l    df *ABS*	00000000 alt_iic_isr_register.c
00000000 l    df *ABS*	00000000 alt_irq_vars.c
00000000 l    df *ABS*	00000000 alt_isatty.c
0400d39c l     F .text	0000003c alt_get_errno
00000000 l    df *ABS*	00000000 alt_load.c
0400d47c l     F .text	00000068 alt_load_section
00000000 l    df *ABS*	00000000 alt_lseek.c
0400d568 l     F .text	0000003c alt_get_errno
00000000 l    df *ABS*	00000000 alt_main.c
00000000 l    df *ABS*	00000000 alt_malloc_lock.c
00000000 l    df *ABS*	00000000 alt_read.c
0400d73c l     F .text	0000003c alt_get_errno
00000000 l    df *ABS*	00000000 alt_release_fd.c
00000000 l    df *ABS*	00000000 alt_sbrk.c
04012a94 l     O .rwdata	00000004 heap_end
00000000 l    df *ABS*	00000000 alt_write.c
0400d988 l     F .text	0000003c alt_get_errno
00000000 l    df *ABS*	00000000 alt_sys_init.c
0400dabc l     F .text	00000034 alt_dev_reg
04011964 l     O .rwdata	00001060 JTAG
040129c4 l     O .rwdata	00000048 Subsystem_0_VGA_Char_Buffer
04012a0c l     O .rwdata	00000054 Subsystem_0_VGA_Pixel_DMA
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_fd.c
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_init.c
0400e044 l     F .text	0000020c altera_avalon_jtag_uart_irq
0400e250 l     F .text	000000a0 altera_avalon_jtag_uart_timeout
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_ioctl.c
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_read.c
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_write.c
00000000 l    df *ABS*	00000000 altera_avalon_timer_sc.c
0400e888 l     F .text	00000078 alt_avalon_timer_sc_irq
00000000 l    df *ABS*	00000000 altera_up_avalon_video_character_buffer_with_dma.c
00000000 l    df *ABS*	00000000 altera_up_avalon_video_pixel_buffer_dma.c
00000000 l    df *ABS*	00000000 alt_alarm_start.c
00000000 l    df *ABS*	00000000 alt_dcache_flush_all.c
00000000 l    df *ABS*	00000000 alt_dev_llist_insert.c
0400fc84 l     F .text	0000003c alt_get_errno
00000000 l    df *ABS*	00000000 alt_do_ctors.c
00000000 l    df *ABS*	00000000 alt_do_dtors.c
00000000 l    df *ABS*	00000000 alt_find_dev.c
00000000 l    df *ABS*	00000000 alt_icache_flush_all.c
00000000 l    df *ABS*	00000000 alt_io_redirect.c
0400ff84 l     F .text	000000c4 alt_open_fd
00000000 l    df *ABS*	00000000 alt_open.c
040100c4 l     F .text	0000003c alt_get_errno
04010100 l     F .text	000000c4 alt_file_locked
00000000 l    df *ABS*	00000000 alt_tick.c
00000000 l    df *ABS*	00000000 altera_nios2_gen2_irq.c
00000000 l    df *ABS*	00000000 alt_find_file.c
00000000 l    df *ABS*	00000000 alt_get_fd.c
00000000 l    df *ABS*	00000000 alt_icache_flush.c
00000000 l    df *ABS*	00000000 atexit.c
00000000 l    df *ABS*	00000000 exit.c
00000000 l    df *ABS*	00000000 memcmp.c
00000000 l    df *ABS*	00000000 __atexit.c
00000000 l    df *ABS*	00000000 __call_atexit.c
00000000 l    df *ABS*	00000000 alt_exit.c
0401468c g     O .bss	00000004 alt_instruction_exception_handler
040072d4 g     F .text	00000074 _mprec_log10
040073c0 g     F .text	0000008c __any_on
040097b8 g     F .text	00000054 _isatty_r
04010c1c g     O .rodata	00000028 __mprec_tinytens
0400d678 g     F .text	0000007c alt_main
0400f530 g     F .text	0000024c alt_up_pixel_buffer_dma_draw_vline
04000624 g     F .text	000000c0 _puts_r
040146d4 g     O .bss	00000100 alt_irq
0400980c g     F .text	00000060 _lseek_r
04012aa0 g       *ABS*	00000000 __flash_rwdata_start
040146c0 g     O .bss	00000014 questions
0400ba04 g     F .text	00000088 .hidden __eqdf2
040147d4 g       *ABS*	00000000 __alt_heap_start
040005e8 g     F .text	0000003c printf
04009a24 g     F .text	0000009c _wcrtomb_r
04007b50 g     F .text	0000005c __sseek
04004a34 g     F .text	00000010 __sinit
0400eb04 g     F .text	000000fc alt_up_char_buffer_string
040098cc g     F .text	00000140 __swbuf_r
040054fc g     F .text	0000007c _setlocale_r
0400489c g     F .text	00000068 __sfmoreglue
0400d718 g     F .text	00000024 __malloc_unlock
0400ea38 g     F .text	000000cc alt_up_char_buffer_draw
040061cc g     F .text	0000015c memmove
04004a1c g     F .text	00000018 _cleanup
04006450 g     F .text	000000a8 _Balloc
0400ec98 g     F .text	00000194 alt_up_pixel_buffer_dma_draw
0400ba8c g     F .text	000000dc .hidden __gtdf2
040104bc g     F .text	00000024 altera_nios2_gen2_irq_init
0400ec5c g     F .text	0000003c alt_up_pixel_buffer_dma_open_dev
04000000 g     F .entry	0000001c __reset
04000020 g       *ABS*	00000000 __flash_exceptions_start
0400975c g     F .text	0000005c _fstat_r
04014678 g     O .bss	00000004 errno
04007acc g     F .text	00000008 __seofread
040004c4 g     F .text	000000b0 init_hex_display
04014658 g     O .bss	00000004 char_buffer
04014684 g     O .bss	00000004 alt_argv
0401aa60 g       *ABS*	00000000 _gp
0400ee2c g     F .text	0000005c alt_up_pixel_buffer_dma_change_back_buffer_address
040117e4 g     O .rwdata	00000180 alt_fd_list
04000574 g     F .text	00000044 init_char_buffer
0400fe24 g     F .text	00000090 alt_find_dev
04006084 g     F .text	00000148 memcpy
0400ec00 g     F .text	0000005c alt_up_char_buffer_clear
040046ec g     F .text	0000000c _cleanup_r
0400ccf0 g     F .text	000000dc .hidden __floatsidf
04010048 g     F .text	0000007c alt_io_redirect
0400bb68 g     F .text	000000f4 .hidden __ltdf2
04010ab0 g       *ABS*	00000000 __DTOR_END__
040006e4 g     F .text	00000014 puts
0400fee8 g     F .text	0000009c alt_exception_cause_generated_bad_addr
040079b0 g     F .text	00000074 __fpclassifyd
04007230 g     F .text	000000a4 __ratio
04009200 g     F .text	0000001c __vfiprintf_internal
0400eee8 g     F .text	00000034 alt_up_pixel_buffer_dma_check_swap_buffers_status
0400e448 g     F .text	0000021c altera_avalon_jtag_uart_read
040005b8 g     F .text	00000030 _printf_r
0400a7b4 g     F .text	00000064 .hidden __udivsi3
0400d3d8 g     F .text	000000a4 isatty
04010c6c g     O .rodata	000000c8 __mprec_tens
0400f320 g     F .text	00000210 alt_up_pixel_buffer_dma_draw_hline
04005578 g     F .text	0000000c __locale_charset
0401068c g     F .text	00000090 alt_icache_flush
04014674 g     O .bss	00000004 __malloc_top_pad
04012a68 g     O .rwdata	00000004 __mb_cur_max
040055a8 g     F .text	0000000c _localeconv_r
0400685c g     F .text	0000003c __i2b
04004eb8 g     F .text	000004bc __sfvwrite_r
04007a24 g     F .text	00000054 _sbrk_r
0400f844 g     F .text	00000084 helper_plot_pixel
0400986c g     F .text	00000060 _read_r
04012a88 g     O .rwdata	00000004 alt_max_fd
04009450 g     F .text	000000f0 _fclose_r
040046b4 g     F .text	00000030 fflush
04014670 g     O .bss	00000004 __malloc_max_sbrked_mem
0400a870 g     F .text	000008ac .hidden __adddf3
04006fd8 g     F .text	0000010c __b2d
0400ef1c g     F .text	00000128 alt_up_pixel_buffer_dma_clear_screen
0400a184 g     F .text	00000538 .hidden __umoddi3
0400d5a4 g     F .text	000000d4 lseek
04012a60 g     O .rwdata	00000004 _global_impure_ptr
0400744c g     F .text	00000564 _realloc_r
040147d4 g       *ABS*	00000000 __bss_end
0400d2ac g     F .text	000000f0 alt_iic_isr_register
0400f044 g     F .text	000002dc alt_up_pixel_buffer_dma_draw_box
040103b4 g     F .text	00000108 alt_tick
04009c0c g     F .text	00000578 .hidden __udivdi3
040096b8 g     F .text	00000024 _fputwc_r
04010c44 g     O .rodata	00000028 __mprec_bigtens
04006640 g     F .text	00000104 __s2b
0400cdcc g     F .text	000000a8 .hidden __floatunsidf
04006d18 g     F .text	00000060 __mcmp
04004a54 g     F .text	00000018 __fp_lock_all
0400d260 g     F .text	0000004c alt_ic_irq_enabled
04010318 g     F .text	0000009c alt_alarm_stop
0401467c g     O .bss	00000004 alt_irq_active
040000fc g     F .exceptions	000000d4 alt_irq_handler
040117bc g     O .rwdata	00000028 alt_dev_null
0400fc3c g     F .text	00000048 alt_dcache_flush_all
04006744 g     F .text	00000068 __hi0bits
0400f77c g     F .text	000000c8 alt_up_pixel_buffer_dma_draw_rectangle
0400cc70 g     F .text	00000080 .hidden __fixdfsi
04012aa0 g       *ABS*	00000000 __ram_rwdata_end
04012a80 g     O .rwdata	00000008 alt_dev_list
0400d9c4 g     F .text	000000f8 write
0400f8c8 g     F .text	00000248 alt_up_pixel_buffer_dma_draw_line
04010ef0 g       *ABS*	00000000 __ram_rodata_end
0400d04c g     F .text	000000b0 fstat
04000000 g       *ABS*	00000000 __alt_mem_SDRAM
0400bb68 g     F .text	000000f4 .hidden __ledf2
04006a90 g     F .text	00000140 __pow5mult
04007da4 g     F .text	0000145c ___vfiprintf_internal_r
04014668 g     O .bss	00000004 __nlocale_changed
0400a818 g     F .text	00000058 .hidden __umodsi3
040147d4 g       *ABS*	00000000 end
0400e97c g     F .text	00000080 alt_up_char_buffer_init
0400df84 g     F .text	000000c0 altera_avalon_jtag_uart_init
040001d0 g     F .exceptions	00000074 alt_instruction_exception_entry
04010ab0 g       *ABS*	00000000 __CTOR_LIST__
08000000 g       *ABS*	00000000 __alt_stack_pointer
0400e900 g     F .text	0000007c alt_avalon_timer_sc_init
0400ce74 g     F .text	00000064 .hidden __clzsi2
0400e664 g     F .text	00000224 altera_avalon_jtag_uart_write
04004a44 g     F .text	00000004 __sfp_lock_acquire
04005fa0 g     F .text	000000e4 memchr
04000790 g     F .text	000021f8 ___vfprintf_internal_r
040003cc g     F .text	00000054 init_timer_interrupt
04004ba8 g     F .text	00000310 _free_r
04005584 g     F .text	00000010 __locale_mb_cur_max
040108fc g     F .text	00000180 __call_exitprocs
04014664 g     O .bss	00000004 __mlocale_changed
04012a6c g     O .rwdata	00000004 __malloc_sbrk_base
04000244 g     F .text	0000004c _start
04014690 g     O .bss	00000004 _alt_tick_rate
04014654 g     O .bss	00000004 countdown
04006bd0 g     F .text	00000148 __lshift
04014694 g     O .bss	00000004 _alt_nticks
0400d778 g     F .text	000000fc read
0400db28 g     F .text	000002f8 alt_sys_init
040107e4 g     F .text	00000118 __register_exitproc
04006898 g     F .text	000001f8 __multiply
0400e2f0 g     F .text	00000068 altera_avalon_jtag_uart_close
04010ef0 g       *ABS*	00000000 __ram_rwdata_start
04010ab0 g       *ABS*	00000000 __ram_rodata_start
04014698 g     O .bss	00000028 __malloc_current_mallinfo
040070e4 g     F .text	0000014c __d2b
0400de20 g     F .text	00000060 altera_avalon_jtag_uart_read_fd
040105e8 g     F .text	000000a4 alt_get_fd
04009338 g     F .text	00000054 _close_r
04010768 g     F .text	0000007c memcmp
0400dee0 g     F .text	00000050 altera_avalon_jtag_uart_close_fd
040147d4 g       *ABS*	00000000 __alt_stack_base
0400df30 g     F .text	00000054 altera_avalon_jtag_uart_ioctl_fd
04002a60 g     F .text	00000154 __swsetup_r
0400b11c g     F .text	000008e8 .hidden __divdf3
04004904 g     F .text	00000118 __sfp
04007348 g     F .text	00000078 __copybits
040113b4 g     O .rwdata	00000408 __malloc_av_
04004a50 g     F .text	00000004 __sinit_lock_release
0400bc5c g     F .text	00000718 .hidden __muldf3
04007a78 g     F .text	00000054 __sread
040104e0 g     F .text	00000108 alt_find_file
0400fcc0 g     F .text	000000a4 alt_dev_llist_insert
0400d6f4 g     F .text	00000024 __malloc_lock
0400d8d8 g     F .text	000000b0 sbrk
04004658 g     F .text	0000005c _fflush_r
0400938c g     F .text	000000c4 _calloc_r
04014650 g       *ABS*	00000000 __bss_start
04006328 g     F .text	00000128 memset
04000290 g     F .text	0000013c main
04014688 g     O .bss	00000004 alt_envp
0401466c g     O .bss	00000004 __malloc_max_total_mem
0400ee88 g     F .text	00000060 alt_up_pixel_buffer_dma_swap_buffers
0400e9fc g     F .text	0000003c alt_up_char_buffer_open_dev
0400de80 g     F .text	00000060 altera_avalon_jtag_uart_write_fd
04009a0c g     F .text	00000018 __swbuf
04007bac g     F .text	00000008 __sclose
08000000 g       *ABS*	00000000 __alt_heap_limit
04009540 g     F .text	00000014 fclose
04002db4 g     F .text	00001688 _dtoa_r
04005794 g     F .text	0000080c _malloc_r
04009b80 g     F .text	00000030 __ascii_wctomb
04012a8c g     O .rwdata	00000004 alt_errno
04005374 g     F .text	000000c4 _fwalk
0400a6bc g     F .text	00000084 .hidden __divsi3
04004a84 g     F .text	00000124 _malloc_trim_r
04010ab0 g       *ABS*	00000000 __CTOR_END__
04007bb4 g     F .text	000000dc strcmp
04010ab0 g       *ABS*	00000000 __flash_rodata_start
04010ab0 g       *ABS*	00000000 __DTOR_LIST__
04014650 g     O .bss	00000004 count
0400ba04 g     F .text	00000088 .hidden __nedf2
0400daf0 g     F .text	00000038 alt_irq_init
0400d874 g     F .text	00000064 alt_release_fd
04010d54 g     O .rodata	00000100 .hidden __clz_tab
04014660 g     O .bss	00000004 _PathLocale
0401465c g     O .bss	00000004 pixel_buffer
0401071c g     F .text	00000014 atexit
040092d8 g     F .text	00000060 _write_r
040055b4 g     F .text	00000018 setlocale
04012a64 g     O .rwdata	00000004 _impure_ptr
04014680 g     O .bss	00000004 alt_argc
0400443c g     F .text	0000021c __sflush_r
0400fdc4 g     F .text	00000060 _do_dtors
040055a0 g     F .text	00000008 __locale_cjk_lang
04000020 g       .exceptions	00000000 alt_irq_entry
04006f74 g     F .text	00000064 __ulp
04004a6c g     F .text	00000018 __fp_unlock_all
04012a78 g     O .rwdata	00000008 alt_fs_list
04000020 g       *ABS*	00000000 __ram_exceptions_start
040055cc g     F .text	0000000c localeconv
0400d0fc g     F .text	00000050 alt_ic_isr_register
04012aa0 g       *ABS*	00000000 _edata
040147d4 g       *ABS*	00000000 _end
04009554 g     F .text	00000164 __fputwc
04000244 g       *ABS*	00000000 __ram_exceptions_end
0400e358 g     F .text	000000f0 altera_avalon_jtag_uart_ioctl
04010ef0 g     O .rwdata	00000028 numbers
0400d1d4 g     F .text	0000008c alt_ic_irq_disable
04007ad4 g     F .text	0000007c __swrite
04012a70 g     O .rwdata	00000004 __malloc_trim_threshold
04005594 g     F .text	0000000c __locale_msgcharset
04010730 g     F .text	00000038 exit
04005438 g     F .text	000000c4 _fwalk_reent
04006d78 g     F .text	000001fc __mdiff
0400a740 g     F .text	00000074 .hidden __modsi3
08000000 g       *ABS*	00000000 __alt_data_end
04000020 g     F .exceptions	00000000 alt_exception
04004a48 g     F .text	00000004 __sfp_lock_release
04010a7c g     F .text	00000034 _exit
0400fb10 g     F .text	0000012c alt_alarm_start
040055d8 g     F .text	000001bc __smakebuf_r
040006f8 g     F .text	00000098 strlen
040101c4 g     F .text	00000154 open
0400ba8c g     F .text	000000dc .hidden __gedf2
04012a74 g     O .rwdata	00000004 __wctomb
08020000 g       *ABS*	00000000 __alt_mem_SRAM
04007d8c g     F .text	00000018 __sprint_r
0400feb4 g     F .text	00000034 alt_icache_flush_all
04012a90 g     O .rwdata	00000004 alt_priority_mask
0400d14c g     F .text	00000088 alt_ic_irq_enable
04002988 g     F .text	0000001c __vfprintf_internal
04009bb0 g     F .text	0000005c _wctomb_r
0400c374 g     F .text	000008fc .hidden __subdf3
040067ac g     F .text	000000b0 __lo0bits
04012a98 g     O .rwdata	00000008 alt_alarm_list
0400fd64 g     F .text	00000060 _do_ctors
04009ac0 g     F .text	000000c0 wcrtomb
0400cf14 g     F .text	000000d0 close
0400d4e4 g     F .text	00000084 alt_load
040096dc g     F .text	00000080 fputwc
04004a4c g     F .text	00000004 __sinit_lock_acquire
04006520 g     F .text	00000120 __multadd
040064f8 g     F .text	00000028 _Bfree



Disassembly of section .entry:

04000000 <__reset>:
#if NIOS2_ICACHE_SIZE > 0 && defined(ALT_ALLOW_CODE_AT_RESET) && (!defined(ALT_SIM_OPTIMIZE) || defined(NIOS2_ECC_PRESENT))
    /* Assume the instruction cache size is always a power of two. */
#if NIOS2_ICACHE_SIZE > 0x8000
    movhi r2, %hi(NIOS2_ICACHE_SIZE)
#else
    movui r2, NIOS2_ICACHE_SIZE
 4000000:	00840014 	movui	r2,4096
#endif

0:
    initi r2
 4000004:	1001483a 	initi	r2
    addi r2, r2, -NIOS2_ICACHE_LINE_SIZE
 4000008:	10bff804 	addi	r2,r2,-32
    bgt r2, zero, 0b
 400000c:	00bffd16 	blt	zero,r2,4000004 <__alt_mem_SRAM+0xfbfe0004>
 * Jump to the _start entry point in the .text section if reset code
 * is allowed or if optimizing for RTL simulation.
 */
#if defined(ALT_ALLOW_CODE_AT_RESET) || defined(ALT_SIM_OPTIMIZE)
    /* Jump to the _start entry point in the .text section. */
    movhi r1, %hi(_start)
 4000010:	00410034 	movhi	at,1024
    ori r1, r1, %lo(_start)
 4000014:	08409114 	ori	at,at,580
    jmp r1
 4000018:	0800683a 	jmp	at
 400001c:	00000000 	call	0 <__alt_mem_SDRAM-0x4000000>

Disassembly of section .exceptions:

04000020 <alt_exception>:

#else /* ALT_EXCEPTION_STACK disabled */
        /* 
         * Reserve space on normal stack for registers about to be pushed.
         */
        addi  sp, sp, -76
 4000020:	deffed04 	addi	sp,sp,-76
         * documentation for details).
         *
         * Leave a gap in the stack frame at 4(sp) for the muldiv handler to
         * store zero into.
         */
        stw   ra,  0(sp)
 4000024:	dfc00015 	stw	ra,0(sp)
        stw   r1,   8(sp)
 4000028:	d8400215 	stw	at,8(sp)
        stw   r2,  12(sp)
 400002c:	d8800315 	stw	r2,12(sp)
        stw   r3,  16(sp)
 4000030:	d8c00415 	stw	r3,16(sp)
        stw   r4,  20(sp)
 4000034:	d9000515 	stw	r4,20(sp)
        stw   r5,  24(sp)
 4000038:	d9400615 	stw	r5,24(sp)
        stw   r6,  28(sp)
 400003c:	d9800715 	stw	r6,28(sp)
        stw   r7,  32(sp)
 4000040:	d9c00815 	stw	r7,32(sp)
        rdctl r5, estatus   /* Read early to avoid usage stall */
 4000044:	000b307a 	rdctl	r5,estatus
        stw   r8,  36(sp)
 4000048:	da000915 	stw	r8,36(sp)
        stw   r9,  40(sp)
 400004c:	da400a15 	stw	r9,40(sp)
        stw   r10, 44(sp)
 4000050:	da800b15 	stw	r10,44(sp)
        stw   r11, 48(sp)
 4000054:	dac00c15 	stw	r11,48(sp)
        stw   r12, 52(sp)
 4000058:	db000d15 	stw	r12,52(sp)
        stw   r13, 56(sp)
 400005c:	db400e15 	stw	r13,56(sp)
        stw   r14, 60(sp)
 4000060:	db800f15 	stw	r14,60(sp)
        stw   r15, 64(sp)
 4000064:	dbc01015 	stw	r15,64(sp)
        /*
         * ea-4 contains the address of the instruction being executed
         * when the exception occured. For interrupt exceptions, we will
         * will be re-issue the isntruction. Store it in 72(sp)
         */
        stw   r5,  68(sp)  /* estatus */
 4000068:	d9401115 	stw	r5,68(sp)
        addi  r15, ea, -4  /* instruction that caused exception */
 400006c:	ebffff04 	addi	r15,ea,-4
        stw   r15,  72(sp)
 4000070:	dbc01215 	stw	r15,72(sp)
#else
        /*
         * Test to see if the exception was a software exception or caused 
         * by an external interrupt, and vector accordingly.
         */
        rdctl r4, ipending
 4000074:	0009313a 	rdctl	r4,ipending
        andi  r2, r5, 1
 4000078:	2880004c 	andi	r2,r5,1
        beq   r2, zero, .Lnot_irq
 400007c:	10000326 	beq	r2,zero,400008c <alt_exception+0x6c>
        beq   r4, zero, .Lnot_irq
 4000080:	20000226 	beq	r4,zero,400008c <alt_exception+0x6c>
        /*
         * Now that all necessary registers have been preserved, call 
         * alt_irq_handler() to process the interrupts.
         */

        call alt_irq_handler
 4000084:	40000fc0 	call	40000fc <alt_irq_handler>

        .section .exceptions.irqreturn, "xa"

        br    .Lexception_exit
 4000088:	00000706 	br	40000a8 <alt_exception+0x88>
         * upon completion, so we write ea (address of instruction *after*
         * the one where the exception occured) into 72(sp). The actual
         * instruction that caused the exception is written in r2, which these
         * handlers will utilize.
         */
        stw ea, 72(sp) /* EA is PC+4 so will skip over instruction causing exception */
 400008c:	df401215 	stw	ea,72(sp)
.Lunknown_16bit:
        addi.n r4, r4, 2 /* Need PC+2 to skip over instruction causing exception */
        stw r4, 72(sp)

#else /* CDX is not Enabled and all instructions are 32bits */
        ldw r2, -4(ea) /* Instruction value that caused exception */
 4000090:	e8bfff17 	ldw	r2,-4(ea)
         * debugger is present) or go into an infinite loop since the
         * handling behavior is undefined; in that case we will not return here.
         */

        /* Load exception-causing address as first argument (r4) */
        addi   r4, ea, -4
 4000094:	e93fff04 	addi	r4,ea,-4

        /* Call the instruction-exception entry */
        call   alt_instruction_exception_entry
 4000098:	40001d00 	call	40001d0 <alt_instruction_exception_entry>
         * instruction
         *
         * Return code was 0: Skip. The instruction after the exception is
         * already stored in 72(sp).
         */
        bne   r2, r0, .Lexception_exit
 400009c:	1000021e 	bne	r2,zero,40000a8 <alt_exception+0x88>

        /*
         * Otherwise, modify 72(sp) to re-issue the instruction that caused the
         * exception.
         */
        addi  r15, ea, -4  /* instruction that caused exception */
 40000a0:	ebffff04 	addi	r15,ea,-4
        stw   r15,  72(sp)
 40000a4:	dbc01215 	stw	r15,72(sp)
        /* 
         * Restore the saved registers, so that all general purpose registers 
         * have been restored to their state at the time the interrupt occured.
         */

        ldw   r5,  68(sp)
 40000a8:	d9401117 	ldw	r5,68(sp)
        ldw   ea,  72(sp)  /* This becomes the PC once eret is executed */
 40000ac:	df401217 	ldw	ea,72(sp)
        ldw   ra,   0(sp)
 40000b0:	dfc00017 	ldw	ra,0(sp)

        wrctl estatus, r5
 40000b4:	2801707a 	wrctl	estatus,r5

        ldw   r1,   8(sp)
 40000b8:	d8400217 	ldw	at,8(sp)
        ldw   r2,  12(sp)
 40000bc:	d8800317 	ldw	r2,12(sp)
        ldw   r3,  16(sp)
 40000c0:	d8c00417 	ldw	r3,16(sp)
        ldw   r4,  20(sp)
 40000c4:	d9000517 	ldw	r4,20(sp)
        ldw   r5,  24(sp)
 40000c8:	d9400617 	ldw	r5,24(sp)
        ldw   r6,  28(sp)
 40000cc:	d9800717 	ldw	r6,28(sp)
        ldw   r7,  32(sp)
 40000d0:	d9c00817 	ldw	r7,32(sp)

#if defined(ALT_EXCEPTION_STACK) && defined(ALT_STACK_CHECK)
        ldw   et, %gprel(alt_exception_old_stack_limit)(gp)
#endif

        ldw   r8,  36(sp)
 40000d4:	da000917 	ldw	r8,36(sp)
        ldw   r9,  40(sp)
 40000d8:	da400a17 	ldw	r9,40(sp)
        ldw   r10, 44(sp)
 40000dc:	da800b17 	ldw	r10,44(sp)
        ldw   r11, 48(sp)
 40000e0:	dac00c17 	ldw	r11,48(sp)
        ldw   r12, 52(sp)
 40000e4:	db000d17 	ldw	r12,52(sp)
        ldw   r13, 56(sp)
 40000e8:	db400e17 	ldw	r13,56(sp)
        ldw   r14, 60(sp)
 40000ec:	db800f17 	ldw	r14,60(sp)
        ldw   r15, 64(sp)
 40000f0:	dbc01017 	ldw	r15,64(sp)
        stw   et, %gprel(alt_stack_limit_value)(gp)
        stw   zero, %gprel(alt_exception_old_stack_limit)(gp)
#endif /* ALT_STACK_CHECK */
        ldw   sp,  76(sp)
#else /* ALT_EXCEPTION_STACK disabled */
        addi  sp, sp, 76
 40000f4:	dec01304 	addi	sp,sp,76

        /*
         * Return to the interrupted instruction.
         */

        eret
 40000f8:	ef80083a 	eret

040000fc <alt_irq_handler>:
 * instruction is present if the macro ALT_CI_INTERRUPT_VECTOR defined.
 */

void alt_irq_handler (void) __attribute__ ((section (".exceptions")));
void alt_irq_handler (void)
{
 40000fc:	defff904 	addi	sp,sp,-28
 4000100:	dfc00615 	stw	ra,24(sp)
 4000104:	df000515 	stw	fp,20(sp)
 4000108:	df000504 	addi	fp,sp,20
  
  /*
   * Notify the operating system that we are at interrupt level.
   */ 
  
  ALT_OS_INT_ENTER();
 400010c:	0001883a 	nop
#ifndef NIOS2_EIC_PRESENT
static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_irq_pending (void)
{
  alt_u32 active;

  NIOS2_READ_IPENDING (active);
 4000110:	0005313a 	rdctl	r2,ipending
 4000114:	e0bffe15 	stw	r2,-8(fp)

  return active;
 4000118:	e0bffe17 	ldw	r2,-8(fp)
   * Consider the case where the high priority interupt is asserted during
   * the interrupt entry sequence for a lower priority interrupt to see why
   * this is the case.
   */

  active = alt_irq_pending ();
 400011c:	e0bffb15 	stw	r2,-20(fp)

  do
  {
    i = 0;
 4000120:	e03ffd15 	stw	zero,-12(fp)
    mask = 1;
 4000124:	00800044 	movi	r2,1
 4000128:	e0bffc15 	stw	r2,-16(fp)
     * called to clear the interrupt condition.
     */

    do
    {
      if (active & mask)
 400012c:	e0fffb17 	ldw	r3,-20(fp)
 4000130:	e0bffc17 	ldw	r2,-16(fp)
 4000134:	1884703a 	and	r2,r3,r2
 4000138:	10001426 	beq	r2,zero,400018c <alt_irq_handler+0x90>
      { 
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
        alt_irq[i].handler(alt_irq[i].context); 
 400013c:	00810074 	movhi	r2,1025
 4000140:	1091b504 	addi	r2,r2,18132
 4000144:	e0fffd17 	ldw	r3,-12(fp)
 4000148:	180690fa 	slli	r3,r3,3
 400014c:	10c5883a 	add	r2,r2,r3
 4000150:	10c00017 	ldw	r3,0(r2)
 4000154:	00810074 	movhi	r2,1025
 4000158:	1091b504 	addi	r2,r2,18132
 400015c:	e13ffd17 	ldw	r4,-12(fp)
 4000160:	200890fa 	slli	r4,r4,3
 4000164:	1105883a 	add	r2,r2,r4
 4000168:	10800104 	addi	r2,r2,4
 400016c:	10800017 	ldw	r2,0(r2)
 4000170:	1009883a 	mov	r4,r2
 4000174:	183ee83a 	callr	r3
#else
        alt_irq[i].handler(alt_irq[i].context, i); 
#endif
        break;
 4000178:	0001883a 	nop
#ifndef NIOS2_EIC_PRESENT
static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_irq_pending (void)
{
  alt_u32 active;

  NIOS2_READ_IPENDING (active);
 400017c:	0005313a 	rdctl	r2,ipending
 4000180:	e0bfff15 	stw	r2,-4(fp)

  return active;
 4000184:	e0bfff17 	ldw	r2,-4(fp)
 4000188:	00000706 	br	40001a8 <alt_irq_handler+0xac>
      }
      mask <<= 1;
 400018c:	e0bffc17 	ldw	r2,-16(fp)
 4000190:	1085883a 	add	r2,r2,r2
 4000194:	e0bffc15 	stw	r2,-16(fp)
      i++;
 4000198:	e0bffd17 	ldw	r2,-12(fp)
 400019c:	10800044 	addi	r2,r2,1
 40001a0:	e0bffd15 	stw	r2,-12(fp)

    } while (1);
 40001a4:	003fe106 	br	400012c <__alt_mem_SRAM+0xfbfe012c>

    active = alt_irq_pending ();
 40001a8:	e0bffb15 	stw	r2,-20(fp)
    
  } while (active);
 40001ac:	e0bffb17 	ldw	r2,-20(fp)
 40001b0:	103fdb1e 	bne	r2,zero,4000120 <__alt_mem_SRAM+0xfbfe0120>

  /*
   * Notify the operating system that interrupt processing is complete.
   */ 

  ALT_OS_INT_EXIT();
 40001b4:	0001883a 	nop
}
 40001b8:	0001883a 	nop
 40001bc:	e037883a 	mov	sp,fp
 40001c0:	dfc00117 	ldw	ra,4(sp)
 40001c4:	df000017 	ldw	fp,0(sp)
 40001c8:	dec00204 	addi	sp,sp,8
 40001cc:	f800283a 	ret

040001d0 <alt_instruction_exception_entry>:
 * that handler if it has been registered. Absent a handler, it will
 * break break or hang as discussed below.
 */
int 
alt_instruction_exception_entry (alt_u32 exception_pc)
{
 40001d0:	defffb04 	addi	sp,sp,-20
 40001d4:	dfc00415 	stw	ra,16(sp)
 40001d8:	df000315 	stw	fp,12(sp)
 40001dc:	df000304 	addi	fp,sp,12
 40001e0:	e13fff15 	stw	r4,-4(fp)
 * NIOS2_EXCEPTION_CAUSE_NOT_PRESENT. Your handling routine should
 * check the validity of the cause argument before proceeding.
 */
#ifdef NIOS2_HAS_EXTRA_EXCEPTION_INFO
  /* Get exception cause & "badaddr" */
  NIOS2_READ_EXCEPTION(cause);
 40001e4:	000531fa 	rdctl	r2,exception
 40001e8:	e0bffd15 	stw	r2,-12(fp)
  cause = ( (cause & NIOS2_EXCEPTION_REG_CAUSE_MASK) >>
 40001ec:	e0bffd17 	ldw	r2,-12(fp)
 40001f0:	10801f0c 	andi	r2,r2,124
 40001f4:	1004d0ba 	srli	r2,r2,2
 40001f8:	e0bffd15 	stw	r2,-12(fp)
              NIOS2_EXCEPTION_REG_CAUSE_OFST );

  NIOS2_READ_BADADDR(badaddr);
 40001fc:	0005333a 	rdctl	r2,badaddr
 4000200:	e0bffe15 	stw	r2,-8(fp)
#else
  cause = NIOS2_EXCEPTION_CAUSE_NOT_PRESENT;
  badaddr = 0;
#endif /* NIOS2_HAS_EXTRA_EXCEPTION_INFO */

  if(alt_instruction_exception_handler) {
 4000204:	d0a70b17 	ldw	r2,-25556(gp)
 4000208:	10000726 	beq	r2,zero,4000228 <alt_instruction_exception_entry+0x58>
     * Call handler. Its return value indicates whether the exception-causing
     * instruction should be re-issued. The code that called us,
     * alt_eceptions_entry.S, will look at this value and adjust the ea
     * register as necessary
     */
    return alt_instruction_exception_handler(cause, exception_pc, badaddr);
 400020c:	d0a70b17 	ldw	r2,-25556(gp)
 4000210:	e0fffd17 	ldw	r3,-12(fp)
 4000214:	e1bffe17 	ldw	r6,-8(fp)
 4000218:	e17fff17 	ldw	r5,-4(fp)
 400021c:	1809883a 	mov	r4,r3
 4000220:	103ee83a 	callr	r2
 4000224:	00000206 	br	4000230 <alt_instruction_exception_entry+0x60>
   *    (a peripheral which negates its interrupt output before its
   *    interrupt handler has been executed will cause spurious interrupts)
   */
  else {
#ifdef NIOS2_HAS_DEBUG_STUB
    NIOS2_BREAK();
 4000228:	003da03a 	break	0
      ;
#endif /* NIOS2_HAS_DEBUG_STUB */
  }

  /* We should not get here. Remove compiler warning. */
  return NIOS2_EXCEPTION_RETURN_REISSUE_INST;
 400022c:	0005883a 	mov	r2,zero
}
 4000230:	e037883a 	mov	sp,fp
 4000234:	dfc00117 	ldw	ra,4(sp)
 4000238:	df000017 	ldw	fp,0(sp)
 400023c:	dec00204 	addi	sp,sp,8
 4000240:	f800283a 	ret

Disassembly of section .text:

04000244 <_start>:

    /* Assume the data cache size is always a power of two. */
#if NIOS2_DCACHE_SIZE > 0x8000
    movhi r2, %hi(NIOS2_DCACHE_SIZE)
#else
    movui r2, NIOS2_DCACHE_SIZE
 4000244:	00820014 	movui	r2,2048
#endif

0:
    initd 0(r2)
 4000248:	10000033 	initd	0(r2)
#ifdef NIOS2_ECC_PRESENT
    addi r2, r2, -4
#else
    addi r2, r2, -NIOS2_DCACHE_LINE_SIZE
 400024c:	10bff804 	addi	r2,r2,-32
#endif
    bgt r2, zero, 0b
 4000250:	00bffd16 	blt	zero,r2,4000248 <__alt_mem_SRAM+0xfbfe0248>

    /*
     * Now that the caches are initialized, set up the stack pointer and global pointer.
     * The values provided by the linker are assumed to be correctly aligned.
     */
    movhi sp, %hi(__alt_stack_pointer)
 4000254:	06c20034 	movhi	sp,2048
    ori sp, sp, %lo(__alt_stack_pointer)
 4000258:	dec00014 	ori	sp,sp,0
    movhi gp, %hi(_gp)
 400025c:	06810074 	movhi	gp,1025
    ori gp, gp, %lo(_gp)
 4000260:	d6aa9814 	ori	gp,gp,43616
 */
#ifndef ALT_SIM_OPTIMIZE
    /* Log that the BSS is about to be cleared. */
    ALT_LOG_PUTS(alt_log_msg_bss)

    movhi r2, %hi(__bss_start)
 4000264:	00810074 	movhi	r2,1025
    ori r2, r2, %lo(__bss_start)
 4000268:	10919414 	ori	r2,r2,18000

    movhi r3, %hi(__bss_end)
 400026c:	00c10074 	movhi	r3,1025
    ori r3, r3, %lo(__bss_end)
 4000270:	18d1f514 	ori	r3,r3,18388

    beq r2, r3, 1f
 4000274:	10c00326 	beq	r2,r3,4000284 <_start+0x40>

0:
    stw zero, (r2)
 4000278:	10000015 	stw	zero,0(r2)
    addi r2, r2, 4
 400027c:	10800104 	addi	r2,r2,4
    bltu r2, r3, 0b
 4000280:	10fffd36 	bltu	r2,r3,4000278 <__alt_mem_SRAM+0xfbfe0278>
     * section aren't defined until alt_load() has been called).
     */
    mov   et, zero
#endif

    call alt_load
 4000284:	400d4e40 	call	400d4e4 <alt_load>

    /* Log that alt_main is about to be called. */
    ALT_LOG_PUTS(alt_log_msg_alt_main)

    /* Call the C entry point. It should never return. */
    call alt_main
 4000288:	400d6780 	call	400d678 <alt_main>

0400028c <alt_after_alt_main>:

    /* Wait in infinite loop in case alt_main does return. */
alt_after_alt_main:
    br alt_after_alt_main
 400028c:	003fff06 	br	400028c <__alt_mem_SRAM+0xfbfe028c>

04000290 <main>:

char questions[20];


int main( void )
{
 4000290:	defffb04 	addi	sp,sp,-20
 4000294:	dfc00415 	stw	ra,16(sp)
 4000298:	df000315 	stw	fp,12(sp)
 400029c:	df000304 	addi	fp,sp,12
	printf("Hello from NIOS II!\n");
 40002a0:	01010074 	movhi	r4,1025
 40002a4:	2102ac04 	addi	r4,r4,2736
 40002a8:	40006e40 	call	40006e4 <puts>
	printf("This is an interrupt example\n");
 40002ac:	01010074 	movhi	r4,1025
 40002b0:	2102b104 	addi	r4,r4,2756
 40002b4:	40006e40 	call	40006e4 <puts>

	// Enable the timer
	init_timer_interrupt();
 40002b8:	40003cc0 	call	40003cc <init_timer_interrupt>
	init_hex_display();
 40002bc:	40004c40 	call	40004c4 <init_hex_display>
	pixel_buffer = alt_up_pixel_buffer_dma_open_dev(SUBSYSTEM_0_VGA_PIXEL_DMA_NAME);
 40002c0:	01010074 	movhi	r4,1025
 40002c4:	2102b904 	addi	r4,r4,2788
 40002c8:	400ec5c0 	call	400ec5c <alt_up_pixel_buffer_dma_open_dev>
 40002cc:	d0a6ff15 	stw	r2,-25604(gp)
	if(pixel_buffer == NULL) {
 40002d0:	d0a6ff17 	ldw	r2,-25604(gp)
 40002d4:	1000041e 	bne	r2,zero,40002e8 <main+0x58>
		printf("Error: could not open pixel buffer device");
 40002d8:	01010074 	movhi	r4,1025
 40002dc:	2102c104 	addi	r4,r4,2820
 40002e0:	40005e80 	call	40005e8 <printf>
 40002e4:	00000306 	br	40002f4 <main+0x64>
	} else {
		printf("Opened pixel buffer device");
 40002e8:	01010074 	movhi	r4,1025
 40002ec:	2102cc04 	addi	r4,r4,2864
 40002f0:	40005e80 	call	40005e8 <printf>
	}

	alt_up_pixel_buffer_dma_clear_screen(pixel_buffer, 0);
 40002f4:	d0a6ff17 	ldw	r2,-25604(gp)
 40002f8:	000b883a 	mov	r5,zero
 40002fc:	1009883a 	mov	r4,r2
 4000300:	400ef1c0 	call	400ef1c <alt_up_pixel_buffer_dma_clear_screen>
	char_buffer = init_char_buffer(char_buffer);	
 4000304:	d0a6fe17 	ldw	r2,-25608(gp)
 4000308:	1009883a 	mov	r4,r2
 400030c:	40005740 	call	4000574 <init_char_buffer>
 4000310:	d0a6fe15 	stw	r2,-25608(gp)

	while(1){
		//Display question
		// Trigger button presses
		if(countdown == 0) {
 4000314:	d0a6fd17 	ldw	r2,-25612(gp)
 4000318:	103ffe1e 	bne	r2,zero,4000314 <__alt_mem_SRAM+0xfbfe0314>
			if(IORD_ALTERA_AVALON_PIO_DATA(BUTTONS_BASE + 3)){
 400031c:	00820134 	movhi	r2,2052
 4000320:	108c24c4 	addi	r2,r2,12435
 4000324:	10800037 	ldwio	r2,0(r2)
 4000328:	10001226 	beq	r2,zero,4000374 <main+0xe4>
				IOWR_ALTERA_AVALON_PIO_DATA(RED_LEDS_BASE, 240);
 400032c:	00c03c04 	movi	r3,240
 4000330:	00820134 	movhi	r2,2052
 4000334:	108c2c04 	addi	r2,r2,12464
 4000338:	10c00035 	stwio	r3,0(r2)
				alt_up_pixel_buffer_dma_draw_box(pixel_buffer, 20, 20, 640, 480, 0xF800,0); // Display Red box
 400033c:	d0e6ff17 	ldw	r3,-25604(gp)
 4000340:	d8000215 	stw	zero,8(sp)
 4000344:	00be0014 	movui	r2,63488
 4000348:	d8800115 	stw	r2,4(sp)
 400034c:	00807804 	movi	r2,480
 4000350:	d8800015 	stw	r2,0(sp)
 4000354:	01c0a004 	movi	r7,640
 4000358:	01800504 	movi	r6,20
 400035c:	01400504 	movi	r5,20
 4000360:	1809883a 	mov	r4,r3
 4000364:	400f0440 	call	400f044 <alt_up_pixel_buffer_dma_draw_box>
				countdown = 5;
 4000368:	00800144 	movi	r2,5
 400036c:	d0a6fd15 	stw	r2,-25612(gp)
 4000370:	003fe806 	br	4000314 <__alt_mem_SRAM+0xfbfe0314>
			} else if(IORD_ALTERA_AVALON_PIO_DATA(BUTTONS_BASE + 2)) {
 4000374:	00820134 	movhi	r2,2052
 4000378:	108c2484 	addi	r2,r2,12434
 400037c:	10800037 	ldwio	r2,0(r2)
 4000380:	103fe426 	beq	r2,zero,4000314 <__alt_mem_SRAM+0xfbfe0314>
				IOWR_ALTERA_AVALON_PIO_DATA(RED_LEDS_BASE, 15);
 4000384:	00c003c4 	movi	r3,15
 4000388:	00820134 	movhi	r2,2052
 400038c:	108c2c04 	addi	r2,r2,12464
 4000390:	10c00035 	stwio	r3,0(r2)
				alt_up_pixel_buffer_dma_draw_box(pixel_buffer, 20, 20, 640, 480, 0x07E0,0); // Display Green Box
 4000394:	d0e6ff17 	ldw	r3,-25604(gp)
 4000398:	d8000215 	stw	zero,8(sp)
 400039c:	0081f804 	movi	r2,2016
 40003a0:	d8800115 	stw	r2,4(sp)
 40003a4:	00807804 	movi	r2,480
 40003a8:	d8800015 	stw	r2,0(sp)
 40003ac:	01c0a004 	movi	r7,640
 40003b0:	01800504 	movi	r6,20
 40003b4:	01400504 	movi	r5,20
 40003b8:	1809883a 	mov	r4,r3
 40003bc:	400f0440 	call	400f044 <alt_up_pixel_buffer_dma_draw_box>
				countdown = 5;
 40003c0:	00800144 	movi	r2,5
 40003c4:	d0a6fd15 	stw	r2,-25612(gp)
		}

		// Listen for audio input
		// Display whether correct or incorrect
		// Loop to next question
	}
 40003c8:	003fd206 	br	4000314 <__alt_mem_SRAM+0xfbfe0314>

040003cc <init_timer_interrupt>:

	return 0;
}

void init_timer_interrupt( void )
{
 40003cc:	defffd04 	addi	sp,sp,-12
 40003d0:	dfc00215 	stw	ra,8(sp)
 40003d4:	df000115 	stw	fp,4(sp)
 40003d8:	df000104 	addi	fp,sp,4
	// Register the ISR with HAL
	alt_ic_isr_register(TIMER_IRQ_INTERRUPT_CONTROLLER_ID, TIMER_IRQ, (void *)timer_isr, NULL, 0x0);
 40003dc:	d8000015 	stw	zero,0(sp)
 40003e0:	000f883a 	mov	r7,zero
 40003e4:	01810034 	movhi	r6,1024
 40003e8:	31810804 	addi	r6,r6,1056
 40003ec:	01400084 	movi	r5,2
 40003f0:	0009883a 	mov	r4,zero
 40003f4:	400d0fc0 	call	400d0fc <alt_ic_isr_register>

	// Start the timer
	IOWR_ALTERA_AVALON_TIMER_CONTROL(TIMER_BASE,
 40003f8:	00c001c4 	movi	r3,7
 40003fc:	00820134 	movhi	r2,2052
 4000400:	108c0104 	addi	r2,r2,12292
 4000404:	10c00035 	stwio	r3,0(r2)
			ALTERA_AVALON_TIMER_CONTROL_CONT_MSK |
			ALTERA_AVALON_TIMER_CONTROL_START_MSK |
			ALTERA_AVALON_TIMER_CONTROL_ITO_MSK);
}
 4000408:	0001883a 	nop
 400040c:	e037883a 	mov	sp,fp
 4000410:	dfc00117 	ldw	ra,4(sp)
 4000414:	df000017 	ldw	fp,0(sp)
 4000418:	dec00204 	addi	sp,sp,8
 400041c:	f800283a 	ret

04000420 <timer_isr>:

static void timer_isr(void * context, alt_u32 id) {
 4000420:	defffd04 	addi	sp,sp,-12
 4000424:	df000215 	stw	fp,8(sp)
 4000428:	df000204 	addi	fp,sp,8
 400042c:	e13ffe15 	stw	r4,-8(fp)
 4000430:	e17fff15 	stw	r5,-4(fp)
	IOWR_ALTERA_AVALON_TIMER_STATUS(TIMER_BASE, 0);
 4000434:	0007883a 	mov	r3,zero
 4000438:	00820134 	movhi	r2,2052
 400043c:	108c0004 	addi	r2,r2,12288
 4000440:	10c00035 	stwio	r3,0(r2)

	count++;
 4000444:	d0a6fc17 	ldw	r2,-25616(gp)
 4000448:	10800044 	addi	r2,r2,1
 400044c:	d0a6fc15 	stw	r2,-25616(gp)
	if(countdown > 0) {
 4000450:	d0a6fd17 	ldw	r2,-25612(gp)
 4000454:	0080120e 	bge	zero,r2,40004a0 <timer_isr+0x80>
		if(count == 1000) {
 4000458:	d0a6fc17 	ldw	r2,-25616(gp)
 400045c:	1080fa18 	cmpnei	r2,r2,1000
 4000460:	1000131e 	bne	r2,zero,40004b0 <timer_isr+0x90>
			countdown--;
 4000464:	d0a6fd17 	ldw	r2,-25612(gp)
 4000468:	10bfffc4 	addi	r2,r2,-1
 400046c:	d0a6fd15 	stw	r2,-25612(gp)
			count = 0;
 4000470:	d026fc15 	stw	zero,-25616(gp)
			IOWR_ALTERA_AVALON_PIO_DATA(SEVEN_SEG_0_BASE,numbers[countdown]);
 4000474:	d0e6fd17 	ldw	r3,-25612(gp)
 4000478:	00810074 	movhi	r2,1025
 400047c:	1083bc04 	addi	r2,r2,3824
 4000480:	18c7883a 	add	r3,r3,r3
 4000484:	18c7883a 	add	r3,r3,r3
 4000488:	10c5883a 	add	r2,r2,r3
 400048c:	10c00017 	ldw	r3,0(r2)
 4000490:	00820134 	movhi	r2,2052
 4000494:	108c2004 	addi	r2,r2,12416
 4000498:	10c00035 	stwio	r3,0(r2)
	} else {
		IOWR_ALTERA_AVALON_PIO_DATA(RED_LEDS_BASE, 0);
	}


}
 400049c:	00000406 	br	40004b0 <timer_isr+0x90>
			countdown--;
			count = 0;
			IOWR_ALTERA_AVALON_PIO_DATA(SEVEN_SEG_0_BASE,numbers[countdown]);
		}
	} else {
		IOWR_ALTERA_AVALON_PIO_DATA(RED_LEDS_BASE, 0);
 40004a0:	0007883a 	mov	r3,zero
 40004a4:	00820134 	movhi	r2,2052
 40004a8:	108c2c04 	addi	r2,r2,12464
 40004ac:	10c00035 	stwio	r3,0(r2)
	}


}
 40004b0:	0001883a 	nop
 40004b4:	e037883a 	mov	sp,fp
 40004b8:	df000017 	ldw	fp,0(sp)
 40004bc:	dec00104 	addi	sp,sp,4
 40004c0:	f800283a 	ret

040004c4 <init_hex_display>:

void init_hex_display(void) {
 40004c4:	deffff04 	addi	sp,sp,-4
 40004c8:	df000015 	stw	fp,0(sp)
 40004cc:	d839883a 	mov	fp,sp
	IOWR_ALTERA_AVALON_PIO_DATA(SEVEN_SEG_0_BASE,numbers[0]);
 40004d0:	00810074 	movhi	r2,1025
 40004d4:	1083bc04 	addi	r2,r2,3824
 40004d8:	10c00017 	ldw	r3,0(r2)
 40004dc:	00820134 	movhi	r2,2052
 40004e0:	108c2004 	addi	r2,r2,12416
 40004e4:	10c00035 	stwio	r3,0(r2)
	IOWR_ALTERA_AVALON_PIO_DATA(SEVEN_SEG_1_BASE,numbers[0]);
 40004e8:	00810074 	movhi	r2,1025
 40004ec:	1083bc04 	addi	r2,r2,3824
 40004f0:	10c00017 	ldw	r3,0(r2)
 40004f4:	00820134 	movhi	r2,2052
 40004f8:	108c1c04 	addi	r2,r2,12400
 40004fc:	10c00035 	stwio	r3,0(r2)
	IOWR_ALTERA_AVALON_PIO_DATA(SEVEN_SEG_2_BASE,numbers[0]);
 4000500:	00810074 	movhi	r2,1025
 4000504:	1083bc04 	addi	r2,r2,3824
 4000508:	10c00017 	ldw	r3,0(r2)
 400050c:	00820134 	movhi	r2,2052
 4000510:	108c1804 	addi	r2,r2,12384
 4000514:	10c00035 	stwio	r3,0(r2)
	IOWR_ALTERA_AVALON_PIO_DATA(SEVEN_SEG_3_BASE,numbers[0]);
 4000518:	00810074 	movhi	r2,1025
 400051c:	1083bc04 	addi	r2,r2,3824
 4000520:	10c00017 	ldw	r3,0(r2)
 4000524:	00820134 	movhi	r2,2052
 4000528:	108c1404 	addi	r2,r2,12368
 400052c:	10c00035 	stwio	r3,0(r2)
	IOWR_ALTERA_AVALON_PIO_DATA(SEVEN_SEG_4_BASE,numbers[0]);
 4000530:	00810074 	movhi	r2,1025
 4000534:	1083bc04 	addi	r2,r2,3824
 4000538:	10c00017 	ldw	r3,0(r2)
 400053c:	00820134 	movhi	r2,2052
 4000540:	108c1004 	addi	r2,r2,12352
 4000544:	10c00035 	stwio	r3,0(r2)
	IOWR_ALTERA_AVALON_PIO_DATA(SEVEN_SEG_5_BASE,numbers[0]);
 4000548:	00810074 	movhi	r2,1025
 400054c:	1083bc04 	addi	r2,r2,3824
 4000550:	10c00017 	ldw	r3,0(r2)
 4000554:	00820134 	movhi	r2,2052
 4000558:	108c0c04 	addi	r2,r2,12336
 400055c:	10c00035 	stwio	r3,0(r2)

}
 4000560:	0001883a 	nop
 4000564:	e037883a 	mov	sp,fp
 4000568:	df000017 	ldw	fp,0(sp)
 400056c:	dec00104 	addi	sp,sp,4
 4000570:	f800283a 	ret

04000574 <init_char_buffer>:


alt_up_char_buffer_dev* init_char_buffer(alt_up_char_buffer_dev* char_buffer) {
 4000574:	defffd04 	addi	sp,sp,-12
 4000578:	dfc00215 	stw	ra,8(sp)
 400057c:	df000115 	stw	fp,4(sp)
 4000580:	df000104 	addi	fp,sp,4
 4000584:	e13fff15 	stw	r4,-4(fp)
	alt_up_char_buffer_init(char_buffer);
 4000588:	e13fff17 	ldw	r4,-4(fp)
 400058c:	400e97c0 	call	400e97c <alt_up_char_buffer_init>
	char_buffer = alt_up_char_buffer_open_dev(SUBSYSTEM_0_VGA_CHAR_BUFFER_AVALON_CHAR_BUFFER_SLAVE_NAME);
 4000590:	01010074 	movhi	r4,1025
 4000594:	2102d304 	addi	r4,r4,2892
 4000598:	400e9fc0 	call	400e9fc <alt_up_char_buffer_open_dev>
 400059c:	e0bfff15 	stw	r2,-4(fp)

	return char_buffer;
 40005a0:	e0bfff17 	ldw	r2,-4(fp)
}
 40005a4:	e037883a 	mov	sp,fp
 40005a8:	dfc00117 	ldw	ra,4(sp)
 40005ac:	df000017 	ldw	fp,0(sp)
 40005b0:	dec00204 	addi	sp,sp,8
 40005b4:	f800283a 	ret

040005b8 <_printf_r>:
 40005b8:	defffd04 	addi	sp,sp,-12
 40005bc:	2805883a 	mov	r2,r5
 40005c0:	dfc00015 	stw	ra,0(sp)
 40005c4:	d9800115 	stw	r6,4(sp)
 40005c8:	d9c00215 	stw	r7,8(sp)
 40005cc:	21400217 	ldw	r5,8(r4)
 40005d0:	d9c00104 	addi	r7,sp,4
 40005d4:	100d883a 	mov	r6,r2
 40005d8:	40007900 	call	4000790 <___vfprintf_internal_r>
 40005dc:	dfc00017 	ldw	ra,0(sp)
 40005e0:	dec00304 	addi	sp,sp,12
 40005e4:	f800283a 	ret

040005e8 <printf>:
 40005e8:	defffc04 	addi	sp,sp,-16
 40005ec:	dfc00015 	stw	ra,0(sp)
 40005f0:	d9400115 	stw	r5,4(sp)
 40005f4:	d9800215 	stw	r6,8(sp)
 40005f8:	d9c00315 	stw	r7,12(sp)
 40005fc:	00810074 	movhi	r2,1025
 4000600:	108a9904 	addi	r2,r2,10852
 4000604:	10800017 	ldw	r2,0(r2)
 4000608:	200b883a 	mov	r5,r4
 400060c:	d9800104 	addi	r6,sp,4
 4000610:	11000217 	ldw	r4,8(r2)
 4000614:	40029880 	call	4002988 <__vfprintf_internal>
 4000618:	dfc00017 	ldw	ra,0(sp)
 400061c:	dec00404 	addi	sp,sp,16
 4000620:	f800283a 	ret

04000624 <_puts_r>:
 4000624:	defff604 	addi	sp,sp,-40
 4000628:	dc000715 	stw	r16,28(sp)
 400062c:	2021883a 	mov	r16,r4
 4000630:	2809883a 	mov	r4,r5
 4000634:	dc400815 	stw	r17,32(sp)
 4000638:	dfc00915 	stw	ra,36(sp)
 400063c:	2823883a 	mov	r17,r5
 4000640:	40006f80 	call	40006f8 <strlen>
 4000644:	10c00044 	addi	r3,r2,1
 4000648:	d8800115 	stw	r2,4(sp)
 400064c:	00810074 	movhi	r2,1025
 4000650:	1082e204 	addi	r2,r2,2952
 4000654:	d8800215 	stw	r2,8(sp)
 4000658:	00800044 	movi	r2,1
 400065c:	d8800315 	stw	r2,12(sp)
 4000660:	00800084 	movi	r2,2
 4000664:	dc400015 	stw	r17,0(sp)
 4000668:	d8c00615 	stw	r3,24(sp)
 400066c:	dec00415 	stw	sp,16(sp)
 4000670:	d8800515 	stw	r2,20(sp)
 4000674:	80000226 	beq	r16,zero,4000680 <_puts_r+0x5c>
 4000678:	80800e17 	ldw	r2,56(r16)
 400067c:	10001426 	beq	r2,zero,40006d0 <_puts_r+0xac>
 4000680:	81400217 	ldw	r5,8(r16)
 4000684:	2880030b 	ldhu	r2,12(r5)
 4000688:	10c8000c 	andi	r3,r2,8192
 400068c:	1800061e 	bne	r3,zero,40006a8 <_puts_r+0x84>
 4000690:	29001917 	ldw	r4,100(r5)
 4000694:	00f7ffc4 	movi	r3,-8193
 4000698:	10880014 	ori	r2,r2,8192
 400069c:	20c6703a 	and	r3,r4,r3
 40006a0:	2880030d 	sth	r2,12(r5)
 40006a4:	28c01915 	stw	r3,100(r5)
 40006a8:	d9800404 	addi	r6,sp,16
 40006ac:	8009883a 	mov	r4,r16
 40006b0:	4004eb80 	call	4004eb8 <__sfvwrite_r>
 40006b4:	1000091e 	bne	r2,zero,40006dc <_puts_r+0xb8>
 40006b8:	00800284 	movi	r2,10
 40006bc:	dfc00917 	ldw	ra,36(sp)
 40006c0:	dc400817 	ldw	r17,32(sp)
 40006c4:	dc000717 	ldw	r16,28(sp)
 40006c8:	dec00a04 	addi	sp,sp,40
 40006cc:	f800283a 	ret
 40006d0:	8009883a 	mov	r4,r16
 40006d4:	4004a340 	call	4004a34 <__sinit>
 40006d8:	003fe906 	br	4000680 <__alt_mem_SRAM+0xfbfe0680>
 40006dc:	00bfffc4 	movi	r2,-1
 40006e0:	003ff606 	br	40006bc <__alt_mem_SRAM+0xfbfe06bc>

040006e4 <puts>:
 40006e4:	00810074 	movhi	r2,1025
 40006e8:	108a9904 	addi	r2,r2,10852
 40006ec:	200b883a 	mov	r5,r4
 40006f0:	11000017 	ldw	r4,0(r2)
 40006f4:	40006241 	jmpi	4000624 <_puts_r>

040006f8 <strlen>:
 40006f8:	208000cc 	andi	r2,r4,3
 40006fc:	10002026 	beq	r2,zero,4000780 <strlen+0x88>
 4000700:	20800007 	ldb	r2,0(r4)
 4000704:	10002026 	beq	r2,zero,4000788 <strlen+0x90>
 4000708:	2005883a 	mov	r2,r4
 400070c:	00000206 	br	4000718 <strlen+0x20>
 4000710:	10c00007 	ldb	r3,0(r2)
 4000714:	18001826 	beq	r3,zero,4000778 <strlen+0x80>
 4000718:	10800044 	addi	r2,r2,1
 400071c:	10c000cc 	andi	r3,r2,3
 4000720:	183ffb1e 	bne	r3,zero,4000710 <__alt_mem_SRAM+0xfbfe0710>
 4000724:	10c00017 	ldw	r3,0(r2)
 4000728:	01ffbff4 	movhi	r7,65279
 400072c:	39ffbfc4 	addi	r7,r7,-257
 4000730:	00ca303a 	nor	r5,zero,r3
 4000734:	01a02074 	movhi	r6,32897
 4000738:	19c7883a 	add	r3,r3,r7
 400073c:	31a02004 	addi	r6,r6,-32640
 4000740:	1946703a 	and	r3,r3,r5
 4000744:	1986703a 	and	r3,r3,r6
 4000748:	1800091e 	bne	r3,zero,4000770 <strlen+0x78>
 400074c:	10800104 	addi	r2,r2,4
 4000750:	10c00017 	ldw	r3,0(r2)
 4000754:	19cb883a 	add	r5,r3,r7
 4000758:	00c6303a 	nor	r3,zero,r3
 400075c:	28c6703a 	and	r3,r5,r3
 4000760:	1986703a 	and	r3,r3,r6
 4000764:	183ff926 	beq	r3,zero,400074c <__alt_mem_SRAM+0xfbfe074c>
 4000768:	00000106 	br	4000770 <strlen+0x78>
 400076c:	10800044 	addi	r2,r2,1
 4000770:	10c00007 	ldb	r3,0(r2)
 4000774:	183ffd1e 	bne	r3,zero,400076c <__alt_mem_SRAM+0xfbfe076c>
 4000778:	1105c83a 	sub	r2,r2,r4
 400077c:	f800283a 	ret
 4000780:	2005883a 	mov	r2,r4
 4000784:	003fe706 	br	4000724 <__alt_mem_SRAM+0xfbfe0724>
 4000788:	0005883a 	mov	r2,zero
 400078c:	f800283a 	ret

04000790 <___vfprintf_internal_r>:
 4000790:	deffb804 	addi	sp,sp,-288
 4000794:	dfc04715 	stw	ra,284(sp)
 4000798:	ddc04515 	stw	r23,276(sp)
 400079c:	dd404315 	stw	r21,268(sp)
 40007a0:	d9002c15 	stw	r4,176(sp)
 40007a4:	282f883a 	mov	r23,r5
 40007a8:	302b883a 	mov	r21,r6
 40007ac:	d9c02d15 	stw	r7,180(sp)
 40007b0:	df004615 	stw	fp,280(sp)
 40007b4:	dd804415 	stw	r22,272(sp)
 40007b8:	dd004215 	stw	r20,264(sp)
 40007bc:	dcc04115 	stw	r19,260(sp)
 40007c0:	dc804015 	stw	r18,256(sp)
 40007c4:	dc403f15 	stw	r17,252(sp)
 40007c8:	dc003e15 	stw	r16,248(sp)
 40007cc:	40055a80 	call	40055a8 <_localeconv_r>
 40007d0:	10800017 	ldw	r2,0(r2)
 40007d4:	1009883a 	mov	r4,r2
 40007d8:	d8803415 	stw	r2,208(sp)
 40007dc:	40006f80 	call	40006f8 <strlen>
 40007e0:	d8803715 	stw	r2,220(sp)
 40007e4:	d8802c17 	ldw	r2,176(sp)
 40007e8:	10000226 	beq	r2,zero,40007f4 <___vfprintf_internal_r+0x64>
 40007ec:	10800e17 	ldw	r2,56(r2)
 40007f0:	1000f926 	beq	r2,zero,4000bd8 <___vfprintf_internal_r+0x448>
 40007f4:	b880030b 	ldhu	r2,12(r23)
 40007f8:	10c8000c 	andi	r3,r2,8192
 40007fc:	1800061e 	bne	r3,zero,4000818 <___vfprintf_internal_r+0x88>
 4000800:	b9001917 	ldw	r4,100(r23)
 4000804:	00f7ffc4 	movi	r3,-8193
 4000808:	10880014 	ori	r2,r2,8192
 400080c:	20c6703a 	and	r3,r4,r3
 4000810:	b880030d 	sth	r2,12(r23)
 4000814:	b8c01915 	stw	r3,100(r23)
 4000818:	10c0020c 	andi	r3,r2,8
 400081c:	1800c126 	beq	r3,zero,4000b24 <___vfprintf_internal_r+0x394>
 4000820:	b8c00417 	ldw	r3,16(r23)
 4000824:	1800bf26 	beq	r3,zero,4000b24 <___vfprintf_internal_r+0x394>
 4000828:	1080068c 	andi	r2,r2,26
 400082c:	00c00284 	movi	r3,10
 4000830:	10c0c426 	beq	r2,r3,4000b44 <___vfprintf_internal_r+0x3b4>
 4000834:	d8c00404 	addi	r3,sp,16
 4000838:	05010074 	movhi	r20,1025
 400083c:	d9001e04 	addi	r4,sp,120
 4000840:	a502f384 	addi	r20,r20,3022
 4000844:	d8c01e15 	stw	r3,120(sp)
 4000848:	d8002015 	stw	zero,128(sp)
 400084c:	d8001f15 	stw	zero,124(sp)
 4000850:	d8003315 	stw	zero,204(sp)
 4000854:	d8003615 	stw	zero,216(sp)
 4000858:	d8003815 	stw	zero,224(sp)
 400085c:	1811883a 	mov	r8,r3
 4000860:	d8003915 	stw	zero,228(sp)
 4000864:	d8003a15 	stw	zero,232(sp)
 4000868:	d8002f15 	stw	zero,188(sp)
 400086c:	d9002815 	stw	r4,160(sp)
 4000870:	a8800007 	ldb	r2,0(r21)
 4000874:	10027b26 	beq	r2,zero,4001264 <___vfprintf_internal_r+0xad4>
 4000878:	00c00944 	movi	r3,37
 400087c:	a821883a 	mov	r16,r21
 4000880:	10c0021e 	bne	r2,r3,400088c <___vfprintf_internal_r+0xfc>
 4000884:	00001406 	br	40008d8 <___vfprintf_internal_r+0x148>
 4000888:	10c00326 	beq	r2,r3,4000898 <___vfprintf_internal_r+0x108>
 400088c:	84000044 	addi	r16,r16,1
 4000890:	80800007 	ldb	r2,0(r16)
 4000894:	103ffc1e 	bne	r2,zero,4000888 <__alt_mem_SRAM+0xfbfe0888>
 4000898:	8563c83a 	sub	r17,r16,r21
 400089c:	88000e26 	beq	r17,zero,40008d8 <___vfprintf_internal_r+0x148>
 40008a0:	d8c02017 	ldw	r3,128(sp)
 40008a4:	d8801f17 	ldw	r2,124(sp)
 40008a8:	45400015 	stw	r21,0(r8)
 40008ac:	1c47883a 	add	r3,r3,r17
 40008b0:	10800044 	addi	r2,r2,1
 40008b4:	d8c02015 	stw	r3,128(sp)
 40008b8:	44400115 	stw	r17,4(r8)
 40008bc:	d8801f15 	stw	r2,124(sp)
 40008c0:	00c001c4 	movi	r3,7
 40008c4:	1880a716 	blt	r3,r2,4000b64 <___vfprintf_internal_r+0x3d4>
 40008c8:	42000204 	addi	r8,r8,8
 40008cc:	d9402f17 	ldw	r5,188(sp)
 40008d0:	2c4b883a 	add	r5,r5,r17
 40008d4:	d9402f15 	stw	r5,188(sp)
 40008d8:	80800007 	ldb	r2,0(r16)
 40008dc:	1000a826 	beq	r2,zero,4000b80 <___vfprintf_internal_r+0x3f0>
 40008e0:	84400047 	ldb	r17,1(r16)
 40008e4:	00bfffc4 	movi	r2,-1
 40008e8:	85400044 	addi	r21,r16,1
 40008ec:	d8002785 	stb	zero,158(sp)
 40008f0:	0007883a 	mov	r3,zero
 40008f4:	000f883a 	mov	r7,zero
 40008f8:	d8802915 	stw	r2,164(sp)
 40008fc:	d8003115 	stw	zero,196(sp)
 4000900:	0025883a 	mov	r18,zero
 4000904:	01401604 	movi	r5,88
 4000908:	01800244 	movi	r6,9
 400090c:	02800a84 	movi	r10,42
 4000910:	02401b04 	movi	r9,108
 4000914:	ad400044 	addi	r21,r21,1
 4000918:	88bff804 	addi	r2,r17,-32
 400091c:	28830436 	bltu	r5,r2,4001530 <___vfprintf_internal_r+0xda0>
 4000920:	100490ba 	slli	r2,r2,2
 4000924:	01010034 	movhi	r4,1024
 4000928:	21024e04 	addi	r4,r4,2360
 400092c:	1105883a 	add	r2,r2,r4
 4000930:	10800017 	ldw	r2,0(r2)
 4000934:	1000683a 	jmp	r2
 4000938:	04001450 	cmplti	r16,zero,81
 400093c:	04001530 	cmpltui	r16,zero,84
 4000940:	04001530 	cmpltui	r16,zero,84
 4000944:	04001470 	cmpltui	r16,zero,81
 4000948:	04001530 	cmpltui	r16,zero,84
 400094c:	04001530 	cmpltui	r16,zero,84
 4000950:	04001530 	cmpltui	r16,zero,84
 4000954:	04001530 	cmpltui	r16,zero,84
 4000958:	04001530 	cmpltui	r16,zero,84
 400095c:	04001530 	cmpltui	r16,zero,84
 4000960:	04000be4 	muli	r16,zero,47
 4000964:	0400138c 	andi	r16,zero,78
 4000968:	04001530 	cmpltui	r16,zero,84
 400096c:	04000aac 	andhi	r16,zero,42
 4000970:	04000c0c 	andi	r16,zero,48
 4000974:	04001530 	cmpltui	r16,zero,84
 4000978:	04000c4c 	andi	r16,zero,49
 400097c:	04000c58 	cmpnei	r16,zero,49
 4000980:	04000c58 	cmpnei	r16,zero,49
 4000984:	04000c58 	cmpnei	r16,zero,49
 4000988:	04000c58 	cmpnei	r16,zero,49
 400098c:	04000c58 	cmpnei	r16,zero,49
 4000990:	04000c58 	cmpnei	r16,zero,49
 4000994:	04000c58 	cmpnei	r16,zero,49
 4000998:	04000c58 	cmpnei	r16,zero,49
 400099c:	04000c58 	cmpnei	r16,zero,49
 40009a0:	04001530 	cmpltui	r16,zero,84
 40009a4:	04001530 	cmpltui	r16,zero,84
 40009a8:	04001530 	cmpltui	r16,zero,84
 40009ac:	04001530 	cmpltui	r16,zero,84
 40009b0:	04001530 	cmpltui	r16,zero,84
 40009b4:	04001530 	cmpltui	r16,zero,84
 40009b8:	04001530 	cmpltui	r16,zero,84
 40009bc:	04001530 	cmpltui	r16,zero,84
 40009c0:	04001530 	cmpltui	r16,zero,84
 40009c4:	04001530 	cmpltui	r16,zero,84
 40009c8:	04000c8c 	andi	r16,zero,50
 40009cc:	04000d48 	cmpgei	r16,zero,53
 40009d0:	04001530 	cmpltui	r16,zero,84
 40009d4:	04000d48 	cmpgei	r16,zero,53
 40009d8:	04001530 	cmpltui	r16,zero,84
 40009dc:	04001530 	cmpltui	r16,zero,84
 40009e0:	04001530 	cmpltui	r16,zero,84
 40009e4:	04001530 	cmpltui	r16,zero,84
 40009e8:	04000de8 	cmpgeui	r16,zero,55
 40009ec:	04001530 	cmpltui	r16,zero,84
 40009f0:	04001530 	cmpltui	r16,zero,84
 40009f4:	04000df4 	movhi	r16,55
 40009f8:	04001530 	cmpltui	r16,zero,84
 40009fc:	04001530 	cmpltui	r16,zero,84
 4000a00:	04001530 	cmpltui	r16,zero,84
 4000a04:	04001530 	cmpltui	r16,zero,84
 4000a08:	04001530 	cmpltui	r16,zero,84
 4000a0c:	0400126c 	andhi	r16,zero,73
 4000a10:	04001530 	cmpltui	r16,zero,84
 4000a14:	04001530 	cmpltui	r16,zero,84
 4000a18:	040012cc 	andi	r16,zero,75
 4000a1c:	04001530 	cmpltui	r16,zero,84
 4000a20:	04001530 	cmpltui	r16,zero,84
 4000a24:	04001530 	cmpltui	r16,zero,84
 4000a28:	04001530 	cmpltui	r16,zero,84
 4000a2c:	04001530 	cmpltui	r16,zero,84
 4000a30:	04001530 	cmpltui	r16,zero,84
 4000a34:	04001530 	cmpltui	r16,zero,84
 4000a38:	04001530 	cmpltui	r16,zero,84
 4000a3c:	04001530 	cmpltui	r16,zero,84
 4000a40:	04001530 	cmpltui	r16,zero,84
 4000a44:	040014dc 	xori	r16,zero,83
 4000a48:	0400147c 	xorhi	r16,zero,81
 4000a4c:	04000d48 	cmpgei	r16,zero,53
 4000a50:	04000d48 	cmpgei	r16,zero,53
 4000a54:	04000d48 	cmpgei	r16,zero,53
 4000a58:	0400148c 	andi	r16,zero,82
 4000a5c:	0400147c 	xorhi	r16,zero,81
 4000a60:	04001530 	cmpltui	r16,zero,84
 4000a64:	04001530 	cmpltui	r16,zero,84
 4000a68:	04001498 	cmpnei	r16,zero,82
 4000a6c:	04001530 	cmpltui	r16,zero,84
 4000a70:	040014a8 	cmpgeui	r16,zero,82
 4000a74:	0400137c 	xorhi	r16,zero,77
 4000a78:	04000ab8 	rdprs	r16,zero,42
 4000a7c:	0400139c 	xori	r16,zero,78
 4000a80:	04001530 	cmpltui	r16,zero,84
 4000a84:	040013a8 	cmpgeui	r16,zero,78
 4000a88:	04001530 	cmpltui	r16,zero,84
 4000a8c:	04001404 	movi	r16,80
 4000a90:	04001530 	cmpltui	r16,zero,84
 4000a94:	04001530 	cmpltui	r16,zero,84
 4000a98:	04001414 	movui	r16,80
 4000a9c:	d9003117 	ldw	r4,196(sp)
 4000aa0:	d8802d15 	stw	r2,180(sp)
 4000aa4:	0109c83a 	sub	r4,zero,r4
 4000aa8:	d9003115 	stw	r4,196(sp)
 4000aac:	94800114 	ori	r18,r18,4
 4000ab0:	ac400007 	ldb	r17,0(r21)
 4000ab4:	003f9706 	br	4000914 <__alt_mem_SRAM+0xfbfe0914>
 4000ab8:	00800c04 	movi	r2,48
 4000abc:	d9002d17 	ldw	r4,180(sp)
 4000ac0:	d9402917 	ldw	r5,164(sp)
 4000ac4:	d8802705 	stb	r2,156(sp)
 4000ac8:	00801e04 	movi	r2,120
 4000acc:	d8802745 	stb	r2,157(sp)
 4000ad0:	d8002785 	stb	zero,158(sp)
 4000ad4:	20c00104 	addi	r3,r4,4
 4000ad8:	24c00017 	ldw	r19,0(r4)
 4000adc:	002d883a 	mov	r22,zero
 4000ae0:	90800094 	ori	r2,r18,2
 4000ae4:	28029a16 	blt	r5,zero,4001550 <___vfprintf_internal_r+0xdc0>
 4000ae8:	00bfdfc4 	movi	r2,-129
 4000aec:	90a4703a 	and	r18,r18,r2
 4000af0:	d8c02d15 	stw	r3,180(sp)
 4000af4:	94800094 	ori	r18,r18,2
 4000af8:	9802871e 	bne	r19,zero,4001518 <___vfprintf_internal_r+0xd88>
 4000afc:	00810074 	movhi	r2,1025
 4000b00:	1082ec04 	addi	r2,r2,2992
 4000b04:	d8803915 	stw	r2,228(sp)
 4000b08:	04401e04 	movi	r17,120
 4000b0c:	d8802917 	ldw	r2,164(sp)
 4000b10:	0039883a 	mov	fp,zero
 4000b14:	1001e926 	beq	r2,zero,40012bc <___vfprintf_internal_r+0xb2c>
 4000b18:	0027883a 	mov	r19,zero
 4000b1c:	002d883a 	mov	r22,zero
 4000b20:	00020506 	br	4001338 <___vfprintf_internal_r+0xba8>
 4000b24:	d9002c17 	ldw	r4,176(sp)
 4000b28:	b80b883a 	mov	r5,r23
 4000b2c:	4002a600 	call	4002a60 <__swsetup_r>
 4000b30:	1005ac1e 	bne	r2,zero,40021e4 <___vfprintf_internal_r+0x1a54>
 4000b34:	b880030b 	ldhu	r2,12(r23)
 4000b38:	00c00284 	movi	r3,10
 4000b3c:	1080068c 	andi	r2,r2,26
 4000b40:	10ff3c1e 	bne	r2,r3,4000834 <__alt_mem_SRAM+0xfbfe0834>
 4000b44:	b880038f 	ldh	r2,14(r23)
 4000b48:	103f3a16 	blt	r2,zero,4000834 <__alt_mem_SRAM+0xfbfe0834>
 4000b4c:	d9c02d17 	ldw	r7,180(sp)
 4000b50:	d9002c17 	ldw	r4,176(sp)
 4000b54:	a80d883a 	mov	r6,r21
 4000b58:	b80b883a 	mov	r5,r23
 4000b5c:	40029a40 	call	40029a4 <__sbprintf>
 4000b60:	00001106 	br	4000ba8 <___vfprintf_internal_r+0x418>
 4000b64:	d9002c17 	ldw	r4,176(sp)
 4000b68:	d9801e04 	addi	r6,sp,120
 4000b6c:	b80b883a 	mov	r5,r23
 4000b70:	4007d8c0 	call	4007d8c <__sprint_r>
 4000b74:	1000081e 	bne	r2,zero,4000b98 <___vfprintf_internal_r+0x408>
 4000b78:	da000404 	addi	r8,sp,16
 4000b7c:	003f5306 	br	40008cc <__alt_mem_SRAM+0xfbfe08cc>
 4000b80:	d8802017 	ldw	r2,128(sp)
 4000b84:	10000426 	beq	r2,zero,4000b98 <___vfprintf_internal_r+0x408>
 4000b88:	d9002c17 	ldw	r4,176(sp)
 4000b8c:	d9801e04 	addi	r6,sp,120
 4000b90:	b80b883a 	mov	r5,r23
 4000b94:	4007d8c0 	call	4007d8c <__sprint_r>
 4000b98:	b880030b 	ldhu	r2,12(r23)
 4000b9c:	1080100c 	andi	r2,r2,64
 4000ba0:	1005901e 	bne	r2,zero,40021e4 <___vfprintf_internal_r+0x1a54>
 4000ba4:	d8802f17 	ldw	r2,188(sp)
 4000ba8:	dfc04717 	ldw	ra,284(sp)
 4000bac:	df004617 	ldw	fp,280(sp)
 4000bb0:	ddc04517 	ldw	r23,276(sp)
 4000bb4:	dd804417 	ldw	r22,272(sp)
 4000bb8:	dd404317 	ldw	r21,268(sp)
 4000bbc:	dd004217 	ldw	r20,264(sp)
 4000bc0:	dcc04117 	ldw	r19,260(sp)
 4000bc4:	dc804017 	ldw	r18,256(sp)
 4000bc8:	dc403f17 	ldw	r17,252(sp)
 4000bcc:	dc003e17 	ldw	r16,248(sp)
 4000bd0:	dec04804 	addi	sp,sp,288
 4000bd4:	f800283a 	ret
 4000bd8:	d9002c17 	ldw	r4,176(sp)
 4000bdc:	4004a340 	call	4004a34 <__sinit>
 4000be0:	003f0406 	br	40007f4 <__alt_mem_SRAM+0xfbfe07f4>
 4000be4:	d8802d17 	ldw	r2,180(sp)
 4000be8:	d9002d17 	ldw	r4,180(sp)
 4000bec:	10800017 	ldw	r2,0(r2)
 4000bf0:	d8803115 	stw	r2,196(sp)
 4000bf4:	20800104 	addi	r2,r4,4
 4000bf8:	d9003117 	ldw	r4,196(sp)
 4000bfc:	203fa716 	blt	r4,zero,4000a9c <__alt_mem_SRAM+0xfbfe0a9c>
 4000c00:	d8802d15 	stw	r2,180(sp)
 4000c04:	ac400007 	ldb	r17,0(r21)
 4000c08:	003f4206 	br	4000914 <__alt_mem_SRAM+0xfbfe0914>
 4000c0c:	ac400007 	ldb	r17,0(r21)
 4000c10:	aac00044 	addi	r11,r21,1
 4000c14:	8a872826 	beq	r17,r10,40028b8 <___vfprintf_internal_r+0x2128>
 4000c18:	88bff404 	addi	r2,r17,-48
 4000c1c:	0009883a 	mov	r4,zero
 4000c20:	30867d36 	bltu	r6,r2,4002618 <___vfprintf_internal_r+0x1e88>
 4000c24:	5c400007 	ldb	r17,0(r11)
 4000c28:	210002a4 	muli	r4,r4,10
 4000c2c:	5d400044 	addi	r21,r11,1
 4000c30:	a817883a 	mov	r11,r21
 4000c34:	2089883a 	add	r4,r4,r2
 4000c38:	88bff404 	addi	r2,r17,-48
 4000c3c:	30bff92e 	bgeu	r6,r2,4000c24 <__alt_mem_SRAM+0xfbfe0c24>
 4000c40:	2005c916 	blt	r4,zero,4002368 <___vfprintf_internal_r+0x1bd8>
 4000c44:	d9002915 	stw	r4,164(sp)
 4000c48:	003f3306 	br	4000918 <__alt_mem_SRAM+0xfbfe0918>
 4000c4c:	94802014 	ori	r18,r18,128
 4000c50:	ac400007 	ldb	r17,0(r21)
 4000c54:	003f2f06 	br	4000914 <__alt_mem_SRAM+0xfbfe0914>
 4000c58:	a809883a 	mov	r4,r21
 4000c5c:	d8003115 	stw	zero,196(sp)
 4000c60:	88bff404 	addi	r2,r17,-48
 4000c64:	0017883a 	mov	r11,zero
 4000c68:	24400007 	ldb	r17,0(r4)
 4000c6c:	5ac002a4 	muli	r11,r11,10
 4000c70:	ad400044 	addi	r21,r21,1
 4000c74:	a809883a 	mov	r4,r21
 4000c78:	12d7883a 	add	r11,r2,r11
 4000c7c:	88bff404 	addi	r2,r17,-48
 4000c80:	30bff92e 	bgeu	r6,r2,4000c68 <__alt_mem_SRAM+0xfbfe0c68>
 4000c84:	dac03115 	stw	r11,196(sp)
 4000c88:	003f2306 	br	4000918 <__alt_mem_SRAM+0xfbfe0918>
 4000c8c:	18c03fcc 	andi	r3,r3,255
 4000c90:	18072b1e 	bne	r3,zero,4002940 <___vfprintf_internal_r+0x21b0>
 4000c94:	94800414 	ori	r18,r18,16
 4000c98:	9080080c 	andi	r2,r18,32
 4000c9c:	10037b26 	beq	r2,zero,4001a8c <___vfprintf_internal_r+0x12fc>
 4000ca0:	d9402d17 	ldw	r5,180(sp)
 4000ca4:	28800117 	ldw	r2,4(r5)
 4000ca8:	2cc00017 	ldw	r19,0(r5)
 4000cac:	29400204 	addi	r5,r5,8
 4000cb0:	d9402d15 	stw	r5,180(sp)
 4000cb4:	102d883a 	mov	r22,r2
 4000cb8:	10044b16 	blt	r2,zero,4001de8 <___vfprintf_internal_r+0x1658>
 4000cbc:	d9402917 	ldw	r5,164(sp)
 4000cc0:	df002783 	ldbu	fp,158(sp)
 4000cc4:	2803bc16 	blt	r5,zero,4001bb8 <___vfprintf_internal_r+0x1428>
 4000cc8:	00ffdfc4 	movi	r3,-129
 4000ccc:	9d84b03a 	or	r2,r19,r22
 4000cd0:	90e4703a 	and	r18,r18,r3
 4000cd4:	10017726 	beq	r2,zero,40012b4 <___vfprintf_internal_r+0xb24>
 4000cd8:	b0038326 	beq	r22,zero,4001ae8 <___vfprintf_internal_r+0x1358>
 4000cdc:	dc402a15 	stw	r17,168(sp)
 4000ce0:	dc001e04 	addi	r16,sp,120
 4000ce4:	b023883a 	mov	r17,r22
 4000ce8:	402d883a 	mov	r22,r8
 4000cec:	9809883a 	mov	r4,r19
 4000cf0:	880b883a 	mov	r5,r17
 4000cf4:	01800284 	movi	r6,10
 4000cf8:	000f883a 	mov	r7,zero
 4000cfc:	400a1840 	call	400a184 <__umoddi3>
 4000d00:	10800c04 	addi	r2,r2,48
 4000d04:	843fffc4 	addi	r16,r16,-1
 4000d08:	9809883a 	mov	r4,r19
 4000d0c:	880b883a 	mov	r5,r17
 4000d10:	80800005 	stb	r2,0(r16)
 4000d14:	01800284 	movi	r6,10
 4000d18:	000f883a 	mov	r7,zero
 4000d1c:	4009c0c0 	call	4009c0c <__udivdi3>
 4000d20:	1027883a 	mov	r19,r2
 4000d24:	10c4b03a 	or	r2,r2,r3
 4000d28:	1823883a 	mov	r17,r3
 4000d2c:	103fef1e 	bne	r2,zero,4000cec <__alt_mem_SRAM+0xfbfe0cec>
 4000d30:	d8c02817 	ldw	r3,160(sp)
 4000d34:	dc402a17 	ldw	r17,168(sp)
 4000d38:	b011883a 	mov	r8,r22
 4000d3c:	1c07c83a 	sub	r3,r3,r16
 4000d40:	d8c02e15 	stw	r3,184(sp)
 4000d44:	00005906 	br	4000eac <___vfprintf_internal_r+0x71c>
 4000d48:	18c03fcc 	andi	r3,r3,255
 4000d4c:	1806fa1e 	bne	r3,zero,4002938 <___vfprintf_internal_r+0x21a8>
 4000d50:	9080020c 	andi	r2,r18,8
 4000d54:	10048a26 	beq	r2,zero,4001f80 <___vfprintf_internal_r+0x17f0>
 4000d58:	d8c02d17 	ldw	r3,180(sp)
 4000d5c:	d9002d17 	ldw	r4,180(sp)
 4000d60:	d9402d17 	ldw	r5,180(sp)
 4000d64:	18c00017 	ldw	r3,0(r3)
 4000d68:	21000117 	ldw	r4,4(r4)
 4000d6c:	29400204 	addi	r5,r5,8
 4000d70:	d8c03615 	stw	r3,216(sp)
 4000d74:	d9003815 	stw	r4,224(sp)
 4000d78:	d9402d15 	stw	r5,180(sp)
 4000d7c:	d9003617 	ldw	r4,216(sp)
 4000d80:	d9403817 	ldw	r5,224(sp)
 4000d84:	da003d15 	stw	r8,244(sp)
 4000d88:	04000044 	movi	r16,1
 4000d8c:	40079b00 	call	40079b0 <__fpclassifyd>
 4000d90:	da003d17 	ldw	r8,244(sp)
 4000d94:	14041f1e 	bne	r2,r16,4001e14 <___vfprintf_internal_r+0x1684>
 4000d98:	d9003617 	ldw	r4,216(sp)
 4000d9c:	d9403817 	ldw	r5,224(sp)
 4000da0:	000d883a 	mov	r6,zero
 4000da4:	000f883a 	mov	r7,zero
 4000da8:	400bb680 	call	400bb68 <__ledf2>
 4000dac:	da003d17 	ldw	r8,244(sp)
 4000db0:	1005be16 	blt	r2,zero,40024ac <___vfprintf_internal_r+0x1d1c>
 4000db4:	df002783 	ldbu	fp,158(sp)
 4000db8:	008011c4 	movi	r2,71
 4000dbc:	1445330e 	bge	r2,r17,400228c <___vfprintf_internal_r+0x1afc>
 4000dc0:	04010074 	movhi	r16,1025
 4000dc4:	8402e404 	addi	r16,r16,2960
 4000dc8:	00c000c4 	movi	r3,3
 4000dcc:	00bfdfc4 	movi	r2,-129
 4000dd0:	d8c02a15 	stw	r3,168(sp)
 4000dd4:	90a4703a 	and	r18,r18,r2
 4000dd8:	d8c02e15 	stw	r3,184(sp)
 4000ddc:	d8002915 	stw	zero,164(sp)
 4000de0:	d8003215 	stw	zero,200(sp)
 4000de4:	00003706 	br	4000ec4 <___vfprintf_internal_r+0x734>
 4000de8:	94800214 	ori	r18,r18,8
 4000dec:	ac400007 	ldb	r17,0(r21)
 4000df0:	003ec806 	br	4000914 <__alt_mem_SRAM+0xfbfe0914>
 4000df4:	18c03fcc 	andi	r3,r3,255
 4000df8:	1806db1e 	bne	r3,zero,4002968 <___vfprintf_internal_r+0x21d8>
 4000dfc:	94800414 	ori	r18,r18,16
 4000e00:	9080080c 	andi	r2,r18,32
 4000e04:	1002d826 	beq	r2,zero,4001968 <___vfprintf_internal_r+0x11d8>
 4000e08:	d9402d17 	ldw	r5,180(sp)
 4000e0c:	d8c02917 	ldw	r3,164(sp)
 4000e10:	d8002785 	stb	zero,158(sp)
 4000e14:	28800204 	addi	r2,r5,8
 4000e18:	2cc00017 	ldw	r19,0(r5)
 4000e1c:	2d800117 	ldw	r22,4(r5)
 4000e20:	18048f16 	blt	r3,zero,4002060 <___vfprintf_internal_r+0x18d0>
 4000e24:	013fdfc4 	movi	r4,-129
 4000e28:	9d86b03a 	or	r3,r19,r22
 4000e2c:	d8802d15 	stw	r2,180(sp)
 4000e30:	9124703a 	and	r18,r18,r4
 4000e34:	1802d91e 	bne	r3,zero,400199c <___vfprintf_internal_r+0x120c>
 4000e38:	d8c02917 	ldw	r3,164(sp)
 4000e3c:	0039883a 	mov	fp,zero
 4000e40:	1805c326 	beq	r3,zero,4002550 <___vfprintf_internal_r+0x1dc0>
 4000e44:	0027883a 	mov	r19,zero
 4000e48:	002d883a 	mov	r22,zero
 4000e4c:	dc001e04 	addi	r16,sp,120
 4000e50:	9806d0fa 	srli	r3,r19,3
 4000e54:	b008977a 	slli	r4,r22,29
 4000e58:	b02cd0fa 	srli	r22,r22,3
 4000e5c:	9cc001cc 	andi	r19,r19,7
 4000e60:	98800c04 	addi	r2,r19,48
 4000e64:	843fffc4 	addi	r16,r16,-1
 4000e68:	20e6b03a 	or	r19,r4,r3
 4000e6c:	80800005 	stb	r2,0(r16)
 4000e70:	9d86b03a 	or	r3,r19,r22
 4000e74:	183ff61e 	bne	r3,zero,4000e50 <__alt_mem_SRAM+0xfbfe0e50>
 4000e78:	90c0004c 	andi	r3,r18,1
 4000e7c:	18013b26 	beq	r3,zero,400136c <___vfprintf_internal_r+0xbdc>
 4000e80:	10803fcc 	andi	r2,r2,255
 4000e84:	1080201c 	xori	r2,r2,128
 4000e88:	10bfe004 	addi	r2,r2,-128
 4000e8c:	00c00c04 	movi	r3,48
 4000e90:	10c13626 	beq	r2,r3,400136c <___vfprintf_internal_r+0xbdc>
 4000e94:	80ffffc5 	stb	r3,-1(r16)
 4000e98:	d8c02817 	ldw	r3,160(sp)
 4000e9c:	80bfffc4 	addi	r2,r16,-1
 4000ea0:	1021883a 	mov	r16,r2
 4000ea4:	1887c83a 	sub	r3,r3,r2
 4000ea8:	d8c02e15 	stw	r3,184(sp)
 4000eac:	d8802e17 	ldw	r2,184(sp)
 4000eb0:	d9002917 	ldw	r4,164(sp)
 4000eb4:	1100010e 	bge	r2,r4,4000ebc <___vfprintf_internal_r+0x72c>
 4000eb8:	2005883a 	mov	r2,r4
 4000ebc:	d8802a15 	stw	r2,168(sp)
 4000ec0:	d8003215 	stw	zero,200(sp)
 4000ec4:	e7003fcc 	andi	fp,fp,255
 4000ec8:	e700201c 	xori	fp,fp,128
 4000ecc:	e73fe004 	addi	fp,fp,-128
 4000ed0:	e0000326 	beq	fp,zero,4000ee0 <___vfprintf_internal_r+0x750>
 4000ed4:	d8c02a17 	ldw	r3,168(sp)
 4000ed8:	18c00044 	addi	r3,r3,1
 4000edc:	d8c02a15 	stw	r3,168(sp)
 4000ee0:	90c0008c 	andi	r3,r18,2
 4000ee4:	d8c02b15 	stw	r3,172(sp)
 4000ee8:	18000326 	beq	r3,zero,4000ef8 <___vfprintf_internal_r+0x768>
 4000eec:	d8c02a17 	ldw	r3,168(sp)
 4000ef0:	18c00084 	addi	r3,r3,2
 4000ef4:	d8c02a15 	stw	r3,168(sp)
 4000ef8:	90c0210c 	andi	r3,r18,132
 4000efc:	d8c03015 	stw	r3,192(sp)
 4000f00:	1801a31e 	bne	r3,zero,4001590 <___vfprintf_internal_r+0xe00>
 4000f04:	d9003117 	ldw	r4,196(sp)
 4000f08:	d8c02a17 	ldw	r3,168(sp)
 4000f0c:	20e7c83a 	sub	r19,r4,r3
 4000f10:	04c19f0e 	bge	zero,r19,4001590 <___vfprintf_internal_r+0xe00>
 4000f14:	02400404 	movi	r9,16
 4000f18:	d8c02017 	ldw	r3,128(sp)
 4000f1c:	d8801f17 	ldw	r2,124(sp)
 4000f20:	4cc50d0e 	bge	r9,r19,4002358 <___vfprintf_internal_r+0x1bc8>
 4000f24:	01410074 	movhi	r5,1025
 4000f28:	2942f784 	addi	r5,r5,3038
 4000f2c:	dc403b15 	stw	r17,236(sp)
 4000f30:	d9403515 	stw	r5,212(sp)
 4000f34:	9823883a 	mov	r17,r19
 4000f38:	482d883a 	mov	r22,r9
 4000f3c:	9027883a 	mov	r19,r18
 4000f40:	070001c4 	movi	fp,7
 4000f44:	8025883a 	mov	r18,r16
 4000f48:	dc002c17 	ldw	r16,176(sp)
 4000f4c:	00000306 	br	4000f5c <___vfprintf_internal_r+0x7cc>
 4000f50:	8c7ffc04 	addi	r17,r17,-16
 4000f54:	42000204 	addi	r8,r8,8
 4000f58:	b440130e 	bge	r22,r17,4000fa8 <___vfprintf_internal_r+0x818>
 4000f5c:	01010074 	movhi	r4,1025
 4000f60:	18c00404 	addi	r3,r3,16
 4000f64:	10800044 	addi	r2,r2,1
 4000f68:	2102f784 	addi	r4,r4,3038
 4000f6c:	41000015 	stw	r4,0(r8)
 4000f70:	45800115 	stw	r22,4(r8)
 4000f74:	d8c02015 	stw	r3,128(sp)
 4000f78:	d8801f15 	stw	r2,124(sp)
 4000f7c:	e0bff40e 	bge	fp,r2,4000f50 <__alt_mem_SRAM+0xfbfe0f50>
 4000f80:	d9801e04 	addi	r6,sp,120
 4000f84:	b80b883a 	mov	r5,r23
 4000f88:	8009883a 	mov	r4,r16
 4000f8c:	4007d8c0 	call	4007d8c <__sprint_r>
 4000f90:	103f011e 	bne	r2,zero,4000b98 <__alt_mem_SRAM+0xfbfe0b98>
 4000f94:	8c7ffc04 	addi	r17,r17,-16
 4000f98:	d8c02017 	ldw	r3,128(sp)
 4000f9c:	d8801f17 	ldw	r2,124(sp)
 4000fa0:	da000404 	addi	r8,sp,16
 4000fa4:	b47fed16 	blt	r22,r17,4000f5c <__alt_mem_SRAM+0xfbfe0f5c>
 4000fa8:	9021883a 	mov	r16,r18
 4000fac:	9825883a 	mov	r18,r19
 4000fb0:	8827883a 	mov	r19,r17
 4000fb4:	dc403b17 	ldw	r17,236(sp)
 4000fb8:	d9403517 	ldw	r5,212(sp)
 4000fbc:	98c7883a 	add	r3,r19,r3
 4000fc0:	10800044 	addi	r2,r2,1
 4000fc4:	41400015 	stw	r5,0(r8)
 4000fc8:	44c00115 	stw	r19,4(r8)
 4000fcc:	d8c02015 	stw	r3,128(sp)
 4000fd0:	d8801f15 	stw	r2,124(sp)
 4000fd4:	010001c4 	movi	r4,7
 4000fd8:	2082a316 	blt	r4,r2,4001a68 <___vfprintf_internal_r+0x12d8>
 4000fdc:	df002787 	ldb	fp,158(sp)
 4000fe0:	42000204 	addi	r8,r8,8
 4000fe4:	e0000c26 	beq	fp,zero,4001018 <___vfprintf_internal_r+0x888>
 4000fe8:	d8801f17 	ldw	r2,124(sp)
 4000fec:	d9002784 	addi	r4,sp,158
 4000ff0:	18c00044 	addi	r3,r3,1
 4000ff4:	10800044 	addi	r2,r2,1
 4000ff8:	41000015 	stw	r4,0(r8)
 4000ffc:	01000044 	movi	r4,1
 4001000:	41000115 	stw	r4,4(r8)
 4001004:	d8c02015 	stw	r3,128(sp)
 4001008:	d8801f15 	stw	r2,124(sp)
 400100c:	010001c4 	movi	r4,7
 4001010:	20823c16 	blt	r4,r2,4001904 <___vfprintf_internal_r+0x1174>
 4001014:	42000204 	addi	r8,r8,8
 4001018:	d8802b17 	ldw	r2,172(sp)
 400101c:	10000c26 	beq	r2,zero,4001050 <___vfprintf_internal_r+0x8c0>
 4001020:	d8801f17 	ldw	r2,124(sp)
 4001024:	d9002704 	addi	r4,sp,156
 4001028:	18c00084 	addi	r3,r3,2
 400102c:	10800044 	addi	r2,r2,1
 4001030:	41000015 	stw	r4,0(r8)
 4001034:	01000084 	movi	r4,2
 4001038:	41000115 	stw	r4,4(r8)
 400103c:	d8c02015 	stw	r3,128(sp)
 4001040:	d8801f15 	stw	r2,124(sp)
 4001044:	010001c4 	movi	r4,7
 4001048:	20823616 	blt	r4,r2,4001924 <___vfprintf_internal_r+0x1194>
 400104c:	42000204 	addi	r8,r8,8
 4001050:	d9003017 	ldw	r4,192(sp)
 4001054:	00802004 	movi	r2,128
 4001058:	20819926 	beq	r4,r2,40016c0 <___vfprintf_internal_r+0xf30>
 400105c:	d9402917 	ldw	r5,164(sp)
 4001060:	d8802e17 	ldw	r2,184(sp)
 4001064:	28adc83a 	sub	r22,r5,r2
 4001068:	0580310e 	bge	zero,r22,4001130 <___vfprintf_internal_r+0x9a0>
 400106c:	07000404 	movi	fp,16
 4001070:	d8801f17 	ldw	r2,124(sp)
 4001074:	e584140e 	bge	fp,r22,40020c8 <___vfprintf_internal_r+0x1938>
 4001078:	01410074 	movhi	r5,1025
 400107c:	2942f384 	addi	r5,r5,3022
 4001080:	dc402915 	stw	r17,164(sp)
 4001084:	d9402b15 	stw	r5,172(sp)
 4001088:	b023883a 	mov	r17,r22
 400108c:	04c001c4 	movi	r19,7
 4001090:	a82d883a 	mov	r22,r21
 4001094:	902b883a 	mov	r21,r18
 4001098:	8025883a 	mov	r18,r16
 400109c:	dc002c17 	ldw	r16,176(sp)
 40010a0:	00000306 	br	40010b0 <___vfprintf_internal_r+0x920>
 40010a4:	8c7ffc04 	addi	r17,r17,-16
 40010a8:	42000204 	addi	r8,r8,8
 40010ac:	e440110e 	bge	fp,r17,40010f4 <___vfprintf_internal_r+0x964>
 40010b0:	18c00404 	addi	r3,r3,16
 40010b4:	10800044 	addi	r2,r2,1
 40010b8:	45000015 	stw	r20,0(r8)
 40010bc:	47000115 	stw	fp,4(r8)
 40010c0:	d8c02015 	stw	r3,128(sp)
 40010c4:	d8801f15 	stw	r2,124(sp)
 40010c8:	98bff60e 	bge	r19,r2,40010a4 <__alt_mem_SRAM+0xfbfe10a4>
 40010cc:	d9801e04 	addi	r6,sp,120
 40010d0:	b80b883a 	mov	r5,r23
 40010d4:	8009883a 	mov	r4,r16
 40010d8:	4007d8c0 	call	4007d8c <__sprint_r>
 40010dc:	103eae1e 	bne	r2,zero,4000b98 <__alt_mem_SRAM+0xfbfe0b98>
 40010e0:	8c7ffc04 	addi	r17,r17,-16
 40010e4:	d8c02017 	ldw	r3,128(sp)
 40010e8:	d8801f17 	ldw	r2,124(sp)
 40010ec:	da000404 	addi	r8,sp,16
 40010f0:	e47fef16 	blt	fp,r17,40010b0 <__alt_mem_SRAM+0xfbfe10b0>
 40010f4:	9021883a 	mov	r16,r18
 40010f8:	a825883a 	mov	r18,r21
 40010fc:	b02b883a 	mov	r21,r22
 4001100:	882d883a 	mov	r22,r17
 4001104:	dc402917 	ldw	r17,164(sp)
 4001108:	d9002b17 	ldw	r4,172(sp)
 400110c:	1d87883a 	add	r3,r3,r22
 4001110:	10800044 	addi	r2,r2,1
 4001114:	41000015 	stw	r4,0(r8)
 4001118:	45800115 	stw	r22,4(r8)
 400111c:	d8c02015 	stw	r3,128(sp)
 4001120:	d8801f15 	stw	r2,124(sp)
 4001124:	010001c4 	movi	r4,7
 4001128:	2081ee16 	blt	r4,r2,40018e4 <___vfprintf_internal_r+0x1154>
 400112c:	42000204 	addi	r8,r8,8
 4001130:	9080400c 	andi	r2,r18,256
 4001134:	1001181e 	bne	r2,zero,4001598 <___vfprintf_internal_r+0xe08>
 4001138:	d9402e17 	ldw	r5,184(sp)
 400113c:	d8801f17 	ldw	r2,124(sp)
 4001140:	44000015 	stw	r16,0(r8)
 4001144:	1947883a 	add	r3,r3,r5
 4001148:	10800044 	addi	r2,r2,1
 400114c:	41400115 	stw	r5,4(r8)
 4001150:	d8c02015 	stw	r3,128(sp)
 4001154:	d8801f15 	stw	r2,124(sp)
 4001158:	010001c4 	movi	r4,7
 400115c:	2081d316 	blt	r4,r2,40018ac <___vfprintf_internal_r+0x111c>
 4001160:	42000204 	addi	r8,r8,8
 4001164:	9480010c 	andi	r18,r18,4
 4001168:	90003226 	beq	r18,zero,4001234 <___vfprintf_internal_r+0xaa4>
 400116c:	d9403117 	ldw	r5,196(sp)
 4001170:	d8802a17 	ldw	r2,168(sp)
 4001174:	28a1c83a 	sub	r16,r5,r2
 4001178:	04002e0e 	bge	zero,r16,4001234 <___vfprintf_internal_r+0xaa4>
 400117c:	04400404 	movi	r17,16
 4001180:	d8801f17 	ldw	r2,124(sp)
 4001184:	8c04a20e 	bge	r17,r16,4002410 <___vfprintf_internal_r+0x1c80>
 4001188:	01410074 	movhi	r5,1025
 400118c:	2942f784 	addi	r5,r5,3038
 4001190:	d9403515 	stw	r5,212(sp)
 4001194:	048001c4 	movi	r18,7
 4001198:	dcc02c17 	ldw	r19,176(sp)
 400119c:	00000306 	br	40011ac <___vfprintf_internal_r+0xa1c>
 40011a0:	843ffc04 	addi	r16,r16,-16
 40011a4:	42000204 	addi	r8,r8,8
 40011a8:	8c00130e 	bge	r17,r16,40011f8 <___vfprintf_internal_r+0xa68>
 40011ac:	01010074 	movhi	r4,1025
 40011b0:	18c00404 	addi	r3,r3,16
 40011b4:	10800044 	addi	r2,r2,1
 40011b8:	2102f784 	addi	r4,r4,3038
 40011bc:	41000015 	stw	r4,0(r8)
 40011c0:	44400115 	stw	r17,4(r8)
 40011c4:	d8c02015 	stw	r3,128(sp)
 40011c8:	d8801f15 	stw	r2,124(sp)
 40011cc:	90bff40e 	bge	r18,r2,40011a0 <__alt_mem_SRAM+0xfbfe11a0>
 40011d0:	d9801e04 	addi	r6,sp,120
 40011d4:	b80b883a 	mov	r5,r23
 40011d8:	9809883a 	mov	r4,r19
 40011dc:	4007d8c0 	call	4007d8c <__sprint_r>
 40011e0:	103e6d1e 	bne	r2,zero,4000b98 <__alt_mem_SRAM+0xfbfe0b98>
 40011e4:	843ffc04 	addi	r16,r16,-16
 40011e8:	d8c02017 	ldw	r3,128(sp)
 40011ec:	d8801f17 	ldw	r2,124(sp)
 40011f0:	da000404 	addi	r8,sp,16
 40011f4:	8c3fed16 	blt	r17,r16,40011ac <__alt_mem_SRAM+0xfbfe11ac>
 40011f8:	d9403517 	ldw	r5,212(sp)
 40011fc:	1c07883a 	add	r3,r3,r16
 4001200:	10800044 	addi	r2,r2,1
 4001204:	41400015 	stw	r5,0(r8)
 4001208:	44000115 	stw	r16,4(r8)
 400120c:	d8c02015 	stw	r3,128(sp)
 4001210:	d8801f15 	stw	r2,124(sp)
 4001214:	010001c4 	movi	r4,7
 4001218:	2080060e 	bge	r4,r2,4001234 <___vfprintf_internal_r+0xaa4>
 400121c:	d9002c17 	ldw	r4,176(sp)
 4001220:	d9801e04 	addi	r6,sp,120
 4001224:	b80b883a 	mov	r5,r23
 4001228:	4007d8c0 	call	4007d8c <__sprint_r>
 400122c:	103e5a1e 	bne	r2,zero,4000b98 <__alt_mem_SRAM+0xfbfe0b98>
 4001230:	d8c02017 	ldw	r3,128(sp)
 4001234:	d8803117 	ldw	r2,196(sp)
 4001238:	d9002a17 	ldw	r4,168(sp)
 400123c:	1100010e 	bge	r2,r4,4001244 <___vfprintf_internal_r+0xab4>
 4001240:	2005883a 	mov	r2,r4
 4001244:	d9402f17 	ldw	r5,188(sp)
 4001248:	288b883a 	add	r5,r5,r2
 400124c:	d9402f15 	stw	r5,188(sp)
 4001250:	18019e1e 	bne	r3,zero,40018cc <___vfprintf_internal_r+0x113c>
 4001254:	a8800007 	ldb	r2,0(r21)
 4001258:	d8001f15 	stw	zero,124(sp)
 400125c:	da000404 	addi	r8,sp,16
 4001260:	103d851e 	bne	r2,zero,4000878 <__alt_mem_SRAM+0xfbfe0878>
 4001264:	a821883a 	mov	r16,r21
 4001268:	003d9b06 	br	40008d8 <__alt_mem_SRAM+0xfbfe08d8>
 400126c:	18c03fcc 	andi	r3,r3,255
 4001270:	1805c11e 	bne	r3,zero,4002978 <___vfprintf_internal_r+0x21e8>
 4001274:	94800414 	ori	r18,r18,16
 4001278:	9080080c 	andi	r2,r18,32
 400127c:	10020c26 	beq	r2,zero,4001ab0 <___vfprintf_internal_r+0x1320>
 4001280:	d8802d17 	ldw	r2,180(sp)
 4001284:	d9002917 	ldw	r4,164(sp)
 4001288:	d8002785 	stb	zero,158(sp)
 400128c:	10c00204 	addi	r3,r2,8
 4001290:	14c00017 	ldw	r19,0(r2)
 4001294:	15800117 	ldw	r22,4(r2)
 4001298:	20040f16 	blt	r4,zero,40022d8 <___vfprintf_internal_r+0x1b48>
 400129c:	013fdfc4 	movi	r4,-129
 40012a0:	9d84b03a 	or	r2,r19,r22
 40012a4:	d8c02d15 	stw	r3,180(sp)
 40012a8:	9124703a 	and	r18,r18,r4
 40012ac:	0039883a 	mov	fp,zero
 40012b0:	103e891e 	bne	r2,zero,4000cd8 <__alt_mem_SRAM+0xfbfe0cd8>
 40012b4:	d9002917 	ldw	r4,164(sp)
 40012b8:	2002c11e 	bne	r4,zero,4001dc0 <___vfprintf_internal_r+0x1630>
 40012bc:	d8002915 	stw	zero,164(sp)
 40012c0:	d8002e15 	stw	zero,184(sp)
 40012c4:	dc001e04 	addi	r16,sp,120
 40012c8:	003ef806 	br	4000eac <__alt_mem_SRAM+0xfbfe0eac>
 40012cc:	18c03fcc 	andi	r3,r3,255
 40012d0:	18059d1e 	bne	r3,zero,4002948 <___vfprintf_internal_r+0x21b8>
 40012d4:	01410074 	movhi	r5,1025
 40012d8:	2942e704 	addi	r5,r5,2972
 40012dc:	d9403915 	stw	r5,228(sp)
 40012e0:	9080080c 	andi	r2,r18,32
 40012e4:	10005226 	beq	r2,zero,4001430 <___vfprintf_internal_r+0xca0>
 40012e8:	d8802d17 	ldw	r2,180(sp)
 40012ec:	14c00017 	ldw	r19,0(r2)
 40012f0:	15800117 	ldw	r22,4(r2)
 40012f4:	10800204 	addi	r2,r2,8
 40012f8:	d8802d15 	stw	r2,180(sp)
 40012fc:	9080004c 	andi	r2,r18,1
 4001300:	10019026 	beq	r2,zero,4001944 <___vfprintf_internal_r+0x11b4>
 4001304:	9d84b03a 	or	r2,r19,r22
 4001308:	10036926 	beq	r2,zero,40020b0 <___vfprintf_internal_r+0x1920>
 400130c:	d8c02917 	ldw	r3,164(sp)
 4001310:	00800c04 	movi	r2,48
 4001314:	d8802705 	stb	r2,156(sp)
 4001318:	dc402745 	stb	r17,157(sp)
 400131c:	d8002785 	stb	zero,158(sp)
 4001320:	90800094 	ori	r2,r18,2
 4001324:	18045d16 	blt	r3,zero,400249c <___vfprintf_internal_r+0x1d0c>
 4001328:	00bfdfc4 	movi	r2,-129
 400132c:	90a4703a 	and	r18,r18,r2
 4001330:	94800094 	ori	r18,r18,2
 4001334:	0039883a 	mov	fp,zero
 4001338:	d9003917 	ldw	r4,228(sp)
 400133c:	dc001e04 	addi	r16,sp,120
 4001340:	988003cc 	andi	r2,r19,15
 4001344:	b006973a 	slli	r3,r22,28
 4001348:	2085883a 	add	r2,r4,r2
 400134c:	9826d13a 	srli	r19,r19,4
 4001350:	10800003 	ldbu	r2,0(r2)
 4001354:	b02cd13a 	srli	r22,r22,4
 4001358:	843fffc4 	addi	r16,r16,-1
 400135c:	1ce6b03a 	or	r19,r3,r19
 4001360:	80800005 	stb	r2,0(r16)
 4001364:	9d84b03a 	or	r2,r19,r22
 4001368:	103ff51e 	bne	r2,zero,4001340 <__alt_mem_SRAM+0xfbfe1340>
 400136c:	d8c02817 	ldw	r3,160(sp)
 4001370:	1c07c83a 	sub	r3,r3,r16
 4001374:	d8c02e15 	stw	r3,184(sp)
 4001378:	003ecc06 	br	4000eac <__alt_mem_SRAM+0xfbfe0eac>
 400137c:	18c03fcc 	andi	r3,r3,255
 4001380:	183e9f26 	beq	r3,zero,4000e00 <__alt_mem_SRAM+0xfbfe0e00>
 4001384:	d9c02785 	stb	r7,158(sp)
 4001388:	003e9d06 	br	4000e00 <__alt_mem_SRAM+0xfbfe0e00>
 400138c:	00c00044 	movi	r3,1
 4001390:	01c00ac4 	movi	r7,43
 4001394:	ac400007 	ldb	r17,0(r21)
 4001398:	003d5e06 	br	4000914 <__alt_mem_SRAM+0xfbfe0914>
 400139c:	94800814 	ori	r18,r18,32
 40013a0:	ac400007 	ldb	r17,0(r21)
 40013a4:	003d5b06 	br	4000914 <__alt_mem_SRAM+0xfbfe0914>
 40013a8:	d8c02d17 	ldw	r3,180(sp)
 40013ac:	d8002785 	stb	zero,158(sp)
 40013b0:	1c000017 	ldw	r16,0(r3)
 40013b4:	1cc00104 	addi	r19,r3,4
 40013b8:	80041926 	beq	r16,zero,4002420 <___vfprintf_internal_r+0x1c90>
 40013bc:	d9002917 	ldw	r4,164(sp)
 40013c0:	2003d016 	blt	r4,zero,4002304 <___vfprintf_internal_r+0x1b74>
 40013c4:	200d883a 	mov	r6,r4
 40013c8:	000b883a 	mov	r5,zero
 40013cc:	8009883a 	mov	r4,r16
 40013d0:	da003d15 	stw	r8,244(sp)
 40013d4:	4005fa00 	call	4005fa0 <memchr>
 40013d8:	da003d17 	ldw	r8,244(sp)
 40013dc:	10045426 	beq	r2,zero,4002530 <___vfprintf_internal_r+0x1da0>
 40013e0:	1405c83a 	sub	r2,r2,r16
 40013e4:	d8802e15 	stw	r2,184(sp)
 40013e8:	1003cc16 	blt	r2,zero,400231c <___vfprintf_internal_r+0x1b8c>
 40013ec:	df002783 	ldbu	fp,158(sp)
 40013f0:	d8802a15 	stw	r2,168(sp)
 40013f4:	dcc02d15 	stw	r19,180(sp)
 40013f8:	d8002915 	stw	zero,164(sp)
 40013fc:	d8003215 	stw	zero,200(sp)
 4001400:	003eb006 	br	4000ec4 <__alt_mem_SRAM+0xfbfe0ec4>
 4001404:	18c03fcc 	andi	r3,r3,255
 4001408:	183f9b26 	beq	r3,zero,4001278 <__alt_mem_SRAM+0xfbfe1278>
 400140c:	d9c02785 	stb	r7,158(sp)
 4001410:	003f9906 	br	4001278 <__alt_mem_SRAM+0xfbfe1278>
 4001414:	18c03fcc 	andi	r3,r3,255
 4001418:	1805551e 	bne	r3,zero,4002970 <___vfprintf_internal_r+0x21e0>
 400141c:	01410074 	movhi	r5,1025
 4001420:	2942ec04 	addi	r5,r5,2992
 4001424:	d9403915 	stw	r5,228(sp)
 4001428:	9080080c 	andi	r2,r18,32
 400142c:	103fae1e 	bne	r2,zero,40012e8 <__alt_mem_SRAM+0xfbfe12e8>
 4001430:	9080040c 	andi	r2,r18,16
 4001434:	1002de26 	beq	r2,zero,4001fb0 <___vfprintf_internal_r+0x1820>
 4001438:	d8c02d17 	ldw	r3,180(sp)
 400143c:	002d883a 	mov	r22,zero
 4001440:	1cc00017 	ldw	r19,0(r3)
 4001444:	18c00104 	addi	r3,r3,4
 4001448:	d8c02d15 	stw	r3,180(sp)
 400144c:	003fab06 	br	40012fc <__alt_mem_SRAM+0xfbfe12fc>
 4001450:	38803fcc 	andi	r2,r7,255
 4001454:	1080201c 	xori	r2,r2,128
 4001458:	10bfe004 	addi	r2,r2,-128
 400145c:	1002d21e 	bne	r2,zero,4001fa8 <___vfprintf_internal_r+0x1818>
 4001460:	00c00044 	movi	r3,1
 4001464:	01c00804 	movi	r7,32
 4001468:	ac400007 	ldb	r17,0(r21)
 400146c:	003d2906 	br	4000914 <__alt_mem_SRAM+0xfbfe0914>
 4001470:	94800054 	ori	r18,r18,1
 4001474:	ac400007 	ldb	r17,0(r21)
 4001478:	003d2606 	br	4000914 <__alt_mem_SRAM+0xfbfe0914>
 400147c:	18c03fcc 	andi	r3,r3,255
 4001480:	183e0526 	beq	r3,zero,4000c98 <__alt_mem_SRAM+0xfbfe0c98>
 4001484:	d9c02785 	stb	r7,158(sp)
 4001488:	003e0306 	br	4000c98 <__alt_mem_SRAM+0xfbfe0c98>
 400148c:	94801014 	ori	r18,r18,64
 4001490:	ac400007 	ldb	r17,0(r21)
 4001494:	003d1f06 	br	4000914 <__alt_mem_SRAM+0xfbfe0914>
 4001498:	ac400007 	ldb	r17,0(r21)
 400149c:	8a438726 	beq	r17,r9,40022bc <___vfprintf_internal_r+0x1b2c>
 40014a0:	94800414 	ori	r18,r18,16
 40014a4:	003d1b06 	br	4000914 <__alt_mem_SRAM+0xfbfe0914>
 40014a8:	18c03fcc 	andi	r3,r3,255
 40014ac:	1805341e 	bne	r3,zero,4002980 <___vfprintf_internal_r+0x21f0>
 40014b0:	9080080c 	andi	r2,r18,32
 40014b4:	1002cd26 	beq	r2,zero,4001fec <___vfprintf_internal_r+0x185c>
 40014b8:	d9402d17 	ldw	r5,180(sp)
 40014bc:	d9002f17 	ldw	r4,188(sp)
 40014c0:	28800017 	ldw	r2,0(r5)
 40014c4:	2007d7fa 	srai	r3,r4,31
 40014c8:	29400104 	addi	r5,r5,4
 40014cc:	d9402d15 	stw	r5,180(sp)
 40014d0:	11000015 	stw	r4,0(r2)
 40014d4:	10c00115 	stw	r3,4(r2)
 40014d8:	003ce506 	br	4000870 <__alt_mem_SRAM+0xfbfe0870>
 40014dc:	d8c02d17 	ldw	r3,180(sp)
 40014e0:	d9002d17 	ldw	r4,180(sp)
 40014e4:	d8002785 	stb	zero,158(sp)
 40014e8:	18800017 	ldw	r2,0(r3)
 40014ec:	21000104 	addi	r4,r4,4
 40014f0:	00c00044 	movi	r3,1
 40014f4:	d8c02a15 	stw	r3,168(sp)
 40014f8:	d8801405 	stb	r2,80(sp)
 40014fc:	d9002d15 	stw	r4,180(sp)
 4001500:	d8c02e15 	stw	r3,184(sp)
 4001504:	d8002915 	stw	zero,164(sp)
 4001508:	d8003215 	stw	zero,200(sp)
 400150c:	dc001404 	addi	r16,sp,80
 4001510:	0039883a 	mov	fp,zero
 4001514:	003e7206 	br	4000ee0 <__alt_mem_SRAM+0xfbfe0ee0>
 4001518:	01010074 	movhi	r4,1025
 400151c:	2102ec04 	addi	r4,r4,2992
 4001520:	0039883a 	mov	fp,zero
 4001524:	d9003915 	stw	r4,228(sp)
 4001528:	04401e04 	movi	r17,120
 400152c:	003f8206 	br	4001338 <__alt_mem_SRAM+0xfbfe1338>
 4001530:	18c03fcc 	andi	r3,r3,255
 4001534:	1805061e 	bne	r3,zero,4002950 <___vfprintf_internal_r+0x21c0>
 4001538:	883d9126 	beq	r17,zero,4000b80 <__alt_mem_SRAM+0xfbfe0b80>
 400153c:	00c00044 	movi	r3,1
 4001540:	d8c02a15 	stw	r3,168(sp)
 4001544:	dc401405 	stb	r17,80(sp)
 4001548:	d8002785 	stb	zero,158(sp)
 400154c:	003fec06 	br	4001500 <__alt_mem_SRAM+0xfbfe1500>
 4001550:	01410074 	movhi	r5,1025
 4001554:	2942ec04 	addi	r5,r5,2992
 4001558:	d9403915 	stw	r5,228(sp)
 400155c:	d8c02d15 	stw	r3,180(sp)
 4001560:	1025883a 	mov	r18,r2
 4001564:	04401e04 	movi	r17,120
 4001568:	9d84b03a 	or	r2,r19,r22
 400156c:	1000fc1e 	bne	r2,zero,4001960 <___vfprintf_internal_r+0x11d0>
 4001570:	0039883a 	mov	fp,zero
 4001574:	00800084 	movi	r2,2
 4001578:	10803fcc 	andi	r2,r2,255
 400157c:	00c00044 	movi	r3,1
 4001580:	10c20f26 	beq	r2,r3,4001dc0 <___vfprintf_internal_r+0x1630>
 4001584:	00c00084 	movi	r3,2
 4001588:	10fd6326 	beq	r2,r3,4000b18 <__alt_mem_SRAM+0xfbfe0b18>
 400158c:	003e2d06 	br	4000e44 <__alt_mem_SRAM+0xfbfe0e44>
 4001590:	d8c02017 	ldw	r3,128(sp)
 4001594:	003e9306 	br	4000fe4 <__alt_mem_SRAM+0xfbfe0fe4>
 4001598:	00801944 	movi	r2,101
 400159c:	14407e0e 	bge	r2,r17,4001798 <___vfprintf_internal_r+0x1008>
 40015a0:	d9003617 	ldw	r4,216(sp)
 40015a4:	d9403817 	ldw	r5,224(sp)
 40015a8:	000d883a 	mov	r6,zero
 40015ac:	000f883a 	mov	r7,zero
 40015b0:	d8c03c15 	stw	r3,240(sp)
 40015b4:	da003d15 	stw	r8,244(sp)
 40015b8:	400ba040 	call	400ba04 <__eqdf2>
 40015bc:	d8c03c17 	ldw	r3,240(sp)
 40015c0:	da003d17 	ldw	r8,244(sp)
 40015c4:	1000f71e 	bne	r2,zero,40019a4 <___vfprintf_internal_r+0x1214>
 40015c8:	d8801f17 	ldw	r2,124(sp)
 40015cc:	01010074 	movhi	r4,1025
 40015d0:	2102f304 	addi	r4,r4,3020
 40015d4:	18c00044 	addi	r3,r3,1
 40015d8:	10800044 	addi	r2,r2,1
 40015dc:	41000015 	stw	r4,0(r8)
 40015e0:	01000044 	movi	r4,1
 40015e4:	41000115 	stw	r4,4(r8)
 40015e8:	d8c02015 	stw	r3,128(sp)
 40015ec:	d8801f15 	stw	r2,124(sp)
 40015f0:	010001c4 	movi	r4,7
 40015f4:	2082b816 	blt	r4,r2,40020d8 <___vfprintf_internal_r+0x1948>
 40015f8:	42000204 	addi	r8,r8,8
 40015fc:	d8802617 	ldw	r2,152(sp)
 4001600:	d9403317 	ldw	r5,204(sp)
 4001604:	11400216 	blt	r2,r5,4001610 <___vfprintf_internal_r+0xe80>
 4001608:	9080004c 	andi	r2,r18,1
 400160c:	103ed526 	beq	r2,zero,4001164 <__alt_mem_SRAM+0xfbfe1164>
 4001610:	d8803717 	ldw	r2,220(sp)
 4001614:	d9003417 	ldw	r4,208(sp)
 4001618:	d9403717 	ldw	r5,220(sp)
 400161c:	1887883a 	add	r3,r3,r2
 4001620:	d8801f17 	ldw	r2,124(sp)
 4001624:	41000015 	stw	r4,0(r8)
 4001628:	41400115 	stw	r5,4(r8)
 400162c:	10800044 	addi	r2,r2,1
 4001630:	d8c02015 	stw	r3,128(sp)
 4001634:	d8801f15 	stw	r2,124(sp)
 4001638:	010001c4 	movi	r4,7
 400163c:	20832916 	blt	r4,r2,40022e4 <___vfprintf_internal_r+0x1b54>
 4001640:	42000204 	addi	r8,r8,8
 4001644:	d8803317 	ldw	r2,204(sp)
 4001648:	143fffc4 	addi	r16,r2,-1
 400164c:	043ec50e 	bge	zero,r16,4001164 <__alt_mem_SRAM+0xfbfe1164>
 4001650:	04400404 	movi	r17,16
 4001654:	d8801f17 	ldw	r2,124(sp)
 4001658:	8c00880e 	bge	r17,r16,400187c <___vfprintf_internal_r+0x10ec>
 400165c:	01410074 	movhi	r5,1025
 4001660:	2942f384 	addi	r5,r5,3022
 4001664:	d9402b15 	stw	r5,172(sp)
 4001668:	058001c4 	movi	r22,7
 400166c:	dcc02c17 	ldw	r19,176(sp)
 4001670:	00000306 	br	4001680 <___vfprintf_internal_r+0xef0>
 4001674:	42000204 	addi	r8,r8,8
 4001678:	843ffc04 	addi	r16,r16,-16
 400167c:	8c00820e 	bge	r17,r16,4001888 <___vfprintf_internal_r+0x10f8>
 4001680:	18c00404 	addi	r3,r3,16
 4001684:	10800044 	addi	r2,r2,1
 4001688:	45000015 	stw	r20,0(r8)
 400168c:	44400115 	stw	r17,4(r8)
 4001690:	d8c02015 	stw	r3,128(sp)
 4001694:	d8801f15 	stw	r2,124(sp)
 4001698:	b0bff60e 	bge	r22,r2,4001674 <__alt_mem_SRAM+0xfbfe1674>
 400169c:	d9801e04 	addi	r6,sp,120
 40016a0:	b80b883a 	mov	r5,r23
 40016a4:	9809883a 	mov	r4,r19
 40016a8:	4007d8c0 	call	4007d8c <__sprint_r>
 40016ac:	103d3a1e 	bne	r2,zero,4000b98 <__alt_mem_SRAM+0xfbfe0b98>
 40016b0:	d8c02017 	ldw	r3,128(sp)
 40016b4:	d8801f17 	ldw	r2,124(sp)
 40016b8:	da000404 	addi	r8,sp,16
 40016bc:	003fee06 	br	4001678 <__alt_mem_SRAM+0xfbfe1678>
 40016c0:	d9403117 	ldw	r5,196(sp)
 40016c4:	d8802a17 	ldw	r2,168(sp)
 40016c8:	28adc83a 	sub	r22,r5,r2
 40016cc:	05be630e 	bge	zero,r22,400105c <__alt_mem_SRAM+0xfbfe105c>
 40016d0:	07000404 	movi	fp,16
 40016d4:	d8801f17 	ldw	r2,124(sp)
 40016d8:	e5838f0e 	bge	fp,r22,4002518 <___vfprintf_internal_r+0x1d88>
 40016dc:	01410074 	movhi	r5,1025
 40016e0:	2942f384 	addi	r5,r5,3022
 40016e4:	dc403015 	stw	r17,192(sp)
 40016e8:	d9402b15 	stw	r5,172(sp)
 40016ec:	b023883a 	mov	r17,r22
 40016f0:	04c001c4 	movi	r19,7
 40016f4:	a82d883a 	mov	r22,r21
 40016f8:	902b883a 	mov	r21,r18
 40016fc:	8025883a 	mov	r18,r16
 4001700:	dc002c17 	ldw	r16,176(sp)
 4001704:	00000306 	br	4001714 <___vfprintf_internal_r+0xf84>
 4001708:	8c7ffc04 	addi	r17,r17,-16
 400170c:	42000204 	addi	r8,r8,8
 4001710:	e440110e 	bge	fp,r17,4001758 <___vfprintf_internal_r+0xfc8>
 4001714:	18c00404 	addi	r3,r3,16
 4001718:	10800044 	addi	r2,r2,1
 400171c:	45000015 	stw	r20,0(r8)
 4001720:	47000115 	stw	fp,4(r8)
 4001724:	d8c02015 	stw	r3,128(sp)
 4001728:	d8801f15 	stw	r2,124(sp)
 400172c:	98bff60e 	bge	r19,r2,4001708 <__alt_mem_SRAM+0xfbfe1708>
 4001730:	d9801e04 	addi	r6,sp,120
 4001734:	b80b883a 	mov	r5,r23
 4001738:	8009883a 	mov	r4,r16
 400173c:	4007d8c0 	call	4007d8c <__sprint_r>
 4001740:	103d151e 	bne	r2,zero,4000b98 <__alt_mem_SRAM+0xfbfe0b98>
 4001744:	8c7ffc04 	addi	r17,r17,-16
 4001748:	d8c02017 	ldw	r3,128(sp)
 400174c:	d8801f17 	ldw	r2,124(sp)
 4001750:	da000404 	addi	r8,sp,16
 4001754:	e47fef16 	blt	fp,r17,4001714 <__alt_mem_SRAM+0xfbfe1714>
 4001758:	9021883a 	mov	r16,r18
 400175c:	a825883a 	mov	r18,r21
 4001760:	b02b883a 	mov	r21,r22
 4001764:	882d883a 	mov	r22,r17
 4001768:	dc403017 	ldw	r17,192(sp)
 400176c:	d9002b17 	ldw	r4,172(sp)
 4001770:	1d87883a 	add	r3,r3,r22
 4001774:	10800044 	addi	r2,r2,1
 4001778:	41000015 	stw	r4,0(r8)
 400177c:	45800115 	stw	r22,4(r8)
 4001780:	d8c02015 	stw	r3,128(sp)
 4001784:	d8801f15 	stw	r2,124(sp)
 4001788:	010001c4 	movi	r4,7
 400178c:	20818e16 	blt	r4,r2,4001dc8 <___vfprintf_internal_r+0x1638>
 4001790:	42000204 	addi	r8,r8,8
 4001794:	003e3106 	br	400105c <__alt_mem_SRAM+0xfbfe105c>
 4001798:	d9403317 	ldw	r5,204(sp)
 400179c:	00800044 	movi	r2,1
 40017a0:	18c00044 	addi	r3,r3,1
 40017a4:	1141530e 	bge	r2,r5,4001cf4 <___vfprintf_internal_r+0x1564>
 40017a8:	dc401f17 	ldw	r17,124(sp)
 40017ac:	00800044 	movi	r2,1
 40017b0:	40800115 	stw	r2,4(r8)
 40017b4:	8c400044 	addi	r17,r17,1
 40017b8:	44000015 	stw	r16,0(r8)
 40017bc:	d8c02015 	stw	r3,128(sp)
 40017c0:	dc401f15 	stw	r17,124(sp)
 40017c4:	008001c4 	movi	r2,7
 40017c8:	14416b16 	blt	r2,r17,4001d78 <___vfprintf_internal_r+0x15e8>
 40017cc:	42000204 	addi	r8,r8,8
 40017d0:	d8803717 	ldw	r2,220(sp)
 40017d4:	d9003417 	ldw	r4,208(sp)
 40017d8:	8c400044 	addi	r17,r17,1
 40017dc:	10c7883a 	add	r3,r2,r3
 40017e0:	40800115 	stw	r2,4(r8)
 40017e4:	41000015 	stw	r4,0(r8)
 40017e8:	d8c02015 	stw	r3,128(sp)
 40017ec:	dc401f15 	stw	r17,124(sp)
 40017f0:	008001c4 	movi	r2,7
 40017f4:	14416916 	blt	r2,r17,4001d9c <___vfprintf_internal_r+0x160c>
 40017f8:	45800204 	addi	r22,r8,8
 40017fc:	d9003617 	ldw	r4,216(sp)
 4001800:	d9403817 	ldw	r5,224(sp)
 4001804:	000d883a 	mov	r6,zero
 4001808:	000f883a 	mov	r7,zero
 400180c:	d8c03c15 	stw	r3,240(sp)
 4001810:	400ba040 	call	400ba04 <__eqdf2>
 4001814:	d8c03c17 	ldw	r3,240(sp)
 4001818:	1000bc26 	beq	r2,zero,4001b0c <___vfprintf_internal_r+0x137c>
 400181c:	d9403317 	ldw	r5,204(sp)
 4001820:	84000044 	addi	r16,r16,1
 4001824:	8c400044 	addi	r17,r17,1
 4001828:	28bfffc4 	addi	r2,r5,-1
 400182c:	1887883a 	add	r3,r3,r2
 4001830:	b0800115 	stw	r2,4(r22)
 4001834:	b4000015 	stw	r16,0(r22)
 4001838:	d8c02015 	stw	r3,128(sp)
 400183c:	dc401f15 	stw	r17,124(sp)
 4001840:	008001c4 	movi	r2,7
 4001844:	14414316 	blt	r2,r17,4001d54 <___vfprintf_internal_r+0x15c4>
 4001848:	b5800204 	addi	r22,r22,8
 400184c:	d9003a17 	ldw	r4,232(sp)
 4001850:	df0022c4 	addi	fp,sp,139
 4001854:	8c400044 	addi	r17,r17,1
 4001858:	20c7883a 	add	r3,r4,r3
 400185c:	b7000015 	stw	fp,0(r22)
 4001860:	b1000115 	stw	r4,4(r22)
 4001864:	d8c02015 	stw	r3,128(sp)
 4001868:	dc401f15 	stw	r17,124(sp)
 400186c:	008001c4 	movi	r2,7
 4001870:	14400e16 	blt	r2,r17,40018ac <___vfprintf_internal_r+0x111c>
 4001874:	b2000204 	addi	r8,r22,8
 4001878:	003e3a06 	br	4001164 <__alt_mem_SRAM+0xfbfe1164>
 400187c:	01010074 	movhi	r4,1025
 4001880:	2102f384 	addi	r4,r4,3022
 4001884:	d9002b15 	stw	r4,172(sp)
 4001888:	d9002b17 	ldw	r4,172(sp)
 400188c:	1c07883a 	add	r3,r3,r16
 4001890:	44000115 	stw	r16,4(r8)
 4001894:	41000015 	stw	r4,0(r8)
 4001898:	10800044 	addi	r2,r2,1
 400189c:	d8c02015 	stw	r3,128(sp)
 40018a0:	d8801f15 	stw	r2,124(sp)
 40018a4:	010001c4 	movi	r4,7
 40018a8:	20be2d0e 	bge	r4,r2,4001160 <__alt_mem_SRAM+0xfbfe1160>
 40018ac:	d9002c17 	ldw	r4,176(sp)
 40018b0:	d9801e04 	addi	r6,sp,120
 40018b4:	b80b883a 	mov	r5,r23
 40018b8:	4007d8c0 	call	4007d8c <__sprint_r>
 40018bc:	103cb61e 	bne	r2,zero,4000b98 <__alt_mem_SRAM+0xfbfe0b98>
 40018c0:	d8c02017 	ldw	r3,128(sp)
 40018c4:	da000404 	addi	r8,sp,16
 40018c8:	003e2606 	br	4001164 <__alt_mem_SRAM+0xfbfe1164>
 40018cc:	d9002c17 	ldw	r4,176(sp)
 40018d0:	d9801e04 	addi	r6,sp,120
 40018d4:	b80b883a 	mov	r5,r23
 40018d8:	4007d8c0 	call	4007d8c <__sprint_r>
 40018dc:	103e5d26 	beq	r2,zero,4001254 <__alt_mem_SRAM+0xfbfe1254>
 40018e0:	003cad06 	br	4000b98 <__alt_mem_SRAM+0xfbfe0b98>
 40018e4:	d9002c17 	ldw	r4,176(sp)
 40018e8:	d9801e04 	addi	r6,sp,120
 40018ec:	b80b883a 	mov	r5,r23
 40018f0:	4007d8c0 	call	4007d8c <__sprint_r>
 40018f4:	103ca81e 	bne	r2,zero,4000b98 <__alt_mem_SRAM+0xfbfe0b98>
 40018f8:	d8c02017 	ldw	r3,128(sp)
 40018fc:	da000404 	addi	r8,sp,16
 4001900:	003e0b06 	br	4001130 <__alt_mem_SRAM+0xfbfe1130>
 4001904:	d9002c17 	ldw	r4,176(sp)
 4001908:	d9801e04 	addi	r6,sp,120
 400190c:	b80b883a 	mov	r5,r23
 4001910:	4007d8c0 	call	4007d8c <__sprint_r>
 4001914:	103ca01e 	bne	r2,zero,4000b98 <__alt_mem_SRAM+0xfbfe0b98>
 4001918:	d8c02017 	ldw	r3,128(sp)
 400191c:	da000404 	addi	r8,sp,16
 4001920:	003dbd06 	br	4001018 <__alt_mem_SRAM+0xfbfe1018>
 4001924:	d9002c17 	ldw	r4,176(sp)
 4001928:	d9801e04 	addi	r6,sp,120
 400192c:	b80b883a 	mov	r5,r23
 4001930:	4007d8c0 	call	4007d8c <__sprint_r>
 4001934:	103c981e 	bne	r2,zero,4000b98 <__alt_mem_SRAM+0xfbfe0b98>
 4001938:	d8c02017 	ldw	r3,128(sp)
 400193c:	da000404 	addi	r8,sp,16
 4001940:	003dc306 	br	4001050 <__alt_mem_SRAM+0xfbfe1050>
 4001944:	d8802917 	ldw	r2,164(sp)
 4001948:	d8002785 	stb	zero,158(sp)
 400194c:	103f0616 	blt	r2,zero,4001568 <__alt_mem_SRAM+0xfbfe1568>
 4001950:	00ffdfc4 	movi	r3,-129
 4001954:	9d84b03a 	or	r2,r19,r22
 4001958:	90e4703a 	and	r18,r18,r3
 400195c:	103c6b26 	beq	r2,zero,4000b0c <__alt_mem_SRAM+0xfbfe0b0c>
 4001960:	0039883a 	mov	fp,zero
 4001964:	003e7406 	br	4001338 <__alt_mem_SRAM+0xfbfe1338>
 4001968:	9080040c 	andi	r2,r18,16
 400196c:	1001b326 	beq	r2,zero,400203c <___vfprintf_internal_r+0x18ac>
 4001970:	d9002d17 	ldw	r4,180(sp)
 4001974:	d9402917 	ldw	r5,164(sp)
 4001978:	d8002785 	stb	zero,158(sp)
 400197c:	20800104 	addi	r2,r4,4
 4001980:	24c00017 	ldw	r19,0(r4)
 4001984:	002d883a 	mov	r22,zero
 4001988:	2801b516 	blt	r5,zero,4002060 <___vfprintf_internal_r+0x18d0>
 400198c:	00ffdfc4 	movi	r3,-129
 4001990:	d8802d15 	stw	r2,180(sp)
 4001994:	90e4703a 	and	r18,r18,r3
 4001998:	983d2726 	beq	r19,zero,4000e38 <__alt_mem_SRAM+0xfbfe0e38>
 400199c:	0039883a 	mov	fp,zero
 40019a0:	003d2a06 	br	4000e4c <__alt_mem_SRAM+0xfbfe0e4c>
 40019a4:	dc402617 	ldw	r17,152(sp)
 40019a8:	0441d30e 	bge	zero,r17,40020f8 <___vfprintf_internal_r+0x1968>
 40019ac:	dc403217 	ldw	r17,200(sp)
 40019b0:	d8803317 	ldw	r2,204(sp)
 40019b4:	1440010e 	bge	r2,r17,40019bc <___vfprintf_internal_r+0x122c>
 40019b8:	1023883a 	mov	r17,r2
 40019bc:	04400a0e 	bge	zero,r17,40019e8 <___vfprintf_internal_r+0x1258>
 40019c0:	d8801f17 	ldw	r2,124(sp)
 40019c4:	1c47883a 	add	r3,r3,r17
 40019c8:	44000015 	stw	r16,0(r8)
 40019cc:	10800044 	addi	r2,r2,1
 40019d0:	44400115 	stw	r17,4(r8)
 40019d4:	d8c02015 	stw	r3,128(sp)
 40019d8:	d8801f15 	stw	r2,124(sp)
 40019dc:	010001c4 	movi	r4,7
 40019e0:	20826516 	blt	r4,r2,4002378 <___vfprintf_internal_r+0x1be8>
 40019e4:	42000204 	addi	r8,r8,8
 40019e8:	88026116 	blt	r17,zero,4002370 <___vfprintf_internal_r+0x1be0>
 40019ec:	d9003217 	ldw	r4,200(sp)
 40019f0:	2463c83a 	sub	r17,r4,r17
 40019f4:	04407b0e 	bge	zero,r17,4001be4 <___vfprintf_internal_r+0x1454>
 40019f8:	05800404 	movi	r22,16
 40019fc:	d8801f17 	ldw	r2,124(sp)
 4001a00:	b4419d0e 	bge	r22,r17,4002078 <___vfprintf_internal_r+0x18e8>
 4001a04:	01010074 	movhi	r4,1025
 4001a08:	2102f384 	addi	r4,r4,3022
 4001a0c:	d9002b15 	stw	r4,172(sp)
 4001a10:	070001c4 	movi	fp,7
 4001a14:	dcc02c17 	ldw	r19,176(sp)
 4001a18:	00000306 	br	4001a28 <___vfprintf_internal_r+0x1298>
 4001a1c:	42000204 	addi	r8,r8,8
 4001a20:	8c7ffc04 	addi	r17,r17,-16
 4001a24:	b441970e 	bge	r22,r17,4002084 <___vfprintf_internal_r+0x18f4>
 4001a28:	18c00404 	addi	r3,r3,16
 4001a2c:	10800044 	addi	r2,r2,1
 4001a30:	45000015 	stw	r20,0(r8)
 4001a34:	45800115 	stw	r22,4(r8)
 4001a38:	d8c02015 	stw	r3,128(sp)
 4001a3c:	d8801f15 	stw	r2,124(sp)
 4001a40:	e0bff60e 	bge	fp,r2,4001a1c <__alt_mem_SRAM+0xfbfe1a1c>
 4001a44:	d9801e04 	addi	r6,sp,120
 4001a48:	b80b883a 	mov	r5,r23
 4001a4c:	9809883a 	mov	r4,r19
 4001a50:	4007d8c0 	call	4007d8c <__sprint_r>
 4001a54:	103c501e 	bne	r2,zero,4000b98 <__alt_mem_SRAM+0xfbfe0b98>
 4001a58:	d8c02017 	ldw	r3,128(sp)
 4001a5c:	d8801f17 	ldw	r2,124(sp)
 4001a60:	da000404 	addi	r8,sp,16
 4001a64:	003fee06 	br	4001a20 <__alt_mem_SRAM+0xfbfe1a20>
 4001a68:	d9002c17 	ldw	r4,176(sp)
 4001a6c:	d9801e04 	addi	r6,sp,120
 4001a70:	b80b883a 	mov	r5,r23
 4001a74:	4007d8c0 	call	4007d8c <__sprint_r>
 4001a78:	103c471e 	bne	r2,zero,4000b98 <__alt_mem_SRAM+0xfbfe0b98>
 4001a7c:	d8c02017 	ldw	r3,128(sp)
 4001a80:	df002787 	ldb	fp,158(sp)
 4001a84:	da000404 	addi	r8,sp,16
 4001a88:	003d5606 	br	4000fe4 <__alt_mem_SRAM+0xfbfe0fe4>
 4001a8c:	9080040c 	andi	r2,r18,16
 4001a90:	10016126 	beq	r2,zero,4002018 <___vfprintf_internal_r+0x1888>
 4001a94:	d8802d17 	ldw	r2,180(sp)
 4001a98:	14c00017 	ldw	r19,0(r2)
 4001a9c:	10800104 	addi	r2,r2,4
 4001aa0:	d8802d15 	stw	r2,180(sp)
 4001aa4:	982dd7fa 	srai	r22,r19,31
 4001aa8:	b005883a 	mov	r2,r22
 4001aac:	003c8206 	br	4000cb8 <__alt_mem_SRAM+0xfbfe0cb8>
 4001ab0:	9080040c 	andi	r2,r18,16
 4001ab4:	10003526 	beq	r2,zero,4001b8c <___vfprintf_internal_r+0x13fc>
 4001ab8:	d9402d17 	ldw	r5,180(sp)
 4001abc:	d8c02917 	ldw	r3,164(sp)
 4001ac0:	d8002785 	stb	zero,158(sp)
 4001ac4:	28800104 	addi	r2,r5,4
 4001ac8:	2cc00017 	ldw	r19,0(r5)
 4001acc:	002d883a 	mov	r22,zero
 4001ad0:	18003716 	blt	r3,zero,4001bb0 <___vfprintf_internal_r+0x1420>
 4001ad4:	00ffdfc4 	movi	r3,-129
 4001ad8:	d8802d15 	stw	r2,180(sp)
 4001adc:	90e4703a 	and	r18,r18,r3
 4001ae0:	0039883a 	mov	fp,zero
 4001ae4:	983df326 	beq	r19,zero,40012b4 <__alt_mem_SRAM+0xfbfe12b4>
 4001ae8:	00800244 	movi	r2,9
 4001aec:	14fc7b36 	bltu	r2,r19,4000cdc <__alt_mem_SRAM+0xfbfe0cdc>
 4001af0:	d8c02817 	ldw	r3,160(sp)
 4001af4:	dc001dc4 	addi	r16,sp,119
 4001af8:	9cc00c04 	addi	r19,r19,48
 4001afc:	1c07c83a 	sub	r3,r3,r16
 4001b00:	dcc01dc5 	stb	r19,119(sp)
 4001b04:	d8c02e15 	stw	r3,184(sp)
 4001b08:	003ce806 	br	4000eac <__alt_mem_SRAM+0xfbfe0eac>
 4001b0c:	d8803317 	ldw	r2,204(sp)
 4001b10:	143fffc4 	addi	r16,r2,-1
 4001b14:	043f4d0e 	bge	zero,r16,400184c <__alt_mem_SRAM+0xfbfe184c>
 4001b18:	07000404 	movi	fp,16
 4001b1c:	e400810e 	bge	fp,r16,4001d24 <___vfprintf_internal_r+0x1594>
 4001b20:	01410074 	movhi	r5,1025
 4001b24:	2942f384 	addi	r5,r5,3022
 4001b28:	d9402b15 	stw	r5,172(sp)
 4001b2c:	01c001c4 	movi	r7,7
 4001b30:	dcc02c17 	ldw	r19,176(sp)
 4001b34:	00000306 	br	4001b44 <___vfprintf_internal_r+0x13b4>
 4001b38:	b5800204 	addi	r22,r22,8
 4001b3c:	843ffc04 	addi	r16,r16,-16
 4001b40:	e4007b0e 	bge	fp,r16,4001d30 <___vfprintf_internal_r+0x15a0>
 4001b44:	18c00404 	addi	r3,r3,16
 4001b48:	8c400044 	addi	r17,r17,1
 4001b4c:	b5000015 	stw	r20,0(r22)
 4001b50:	b7000115 	stw	fp,4(r22)
 4001b54:	d8c02015 	stw	r3,128(sp)
 4001b58:	dc401f15 	stw	r17,124(sp)
 4001b5c:	3c7ff60e 	bge	r7,r17,4001b38 <__alt_mem_SRAM+0xfbfe1b38>
 4001b60:	d9801e04 	addi	r6,sp,120
 4001b64:	b80b883a 	mov	r5,r23
 4001b68:	9809883a 	mov	r4,r19
 4001b6c:	d9c03c15 	stw	r7,240(sp)
 4001b70:	4007d8c0 	call	4007d8c <__sprint_r>
 4001b74:	d9c03c17 	ldw	r7,240(sp)
 4001b78:	103c071e 	bne	r2,zero,4000b98 <__alt_mem_SRAM+0xfbfe0b98>
 4001b7c:	d8c02017 	ldw	r3,128(sp)
 4001b80:	dc401f17 	ldw	r17,124(sp)
 4001b84:	dd800404 	addi	r22,sp,16
 4001b88:	003fec06 	br	4001b3c <__alt_mem_SRAM+0xfbfe1b3c>
 4001b8c:	9080100c 	andi	r2,r18,64
 4001b90:	d8002785 	stb	zero,158(sp)
 4001b94:	10010e26 	beq	r2,zero,4001fd0 <___vfprintf_internal_r+0x1840>
 4001b98:	d9002d17 	ldw	r4,180(sp)
 4001b9c:	d9402917 	ldw	r5,164(sp)
 4001ba0:	002d883a 	mov	r22,zero
 4001ba4:	20800104 	addi	r2,r4,4
 4001ba8:	24c0000b 	ldhu	r19,0(r4)
 4001bac:	283fc90e 	bge	r5,zero,4001ad4 <__alt_mem_SRAM+0xfbfe1ad4>
 4001bb0:	d8802d15 	stw	r2,180(sp)
 4001bb4:	0039883a 	mov	fp,zero
 4001bb8:	9d84b03a 	or	r2,r19,r22
 4001bbc:	103c461e 	bne	r2,zero,4000cd8 <__alt_mem_SRAM+0xfbfe0cd8>
 4001bc0:	00800044 	movi	r2,1
 4001bc4:	003e6c06 	br	4001578 <__alt_mem_SRAM+0xfbfe1578>
 4001bc8:	d9002c17 	ldw	r4,176(sp)
 4001bcc:	d9801e04 	addi	r6,sp,120
 4001bd0:	b80b883a 	mov	r5,r23
 4001bd4:	4007d8c0 	call	4007d8c <__sprint_r>
 4001bd8:	103bef1e 	bne	r2,zero,4000b98 <__alt_mem_SRAM+0xfbfe0b98>
 4001bdc:	d8c02017 	ldw	r3,128(sp)
 4001be0:	da000404 	addi	r8,sp,16
 4001be4:	d9003217 	ldw	r4,200(sp)
 4001be8:	d8802617 	ldw	r2,152(sp)
 4001bec:	d9403317 	ldw	r5,204(sp)
 4001bf0:	8123883a 	add	r17,r16,r4
 4001bf4:	11400216 	blt	r2,r5,4001c00 <___vfprintf_internal_r+0x1470>
 4001bf8:	9100004c 	andi	r4,r18,1
 4001bfc:	20000d26 	beq	r4,zero,4001c34 <___vfprintf_internal_r+0x14a4>
 4001c00:	d9003717 	ldw	r4,220(sp)
 4001c04:	d9403417 	ldw	r5,208(sp)
 4001c08:	1907883a 	add	r3,r3,r4
 4001c0c:	d9001f17 	ldw	r4,124(sp)
 4001c10:	41400015 	stw	r5,0(r8)
 4001c14:	d9403717 	ldw	r5,220(sp)
 4001c18:	21000044 	addi	r4,r4,1
 4001c1c:	d8c02015 	stw	r3,128(sp)
 4001c20:	41400115 	stw	r5,4(r8)
 4001c24:	d9001f15 	stw	r4,124(sp)
 4001c28:	014001c4 	movi	r5,7
 4001c2c:	2901e816 	blt	r5,r4,40023d0 <___vfprintf_internal_r+0x1c40>
 4001c30:	42000204 	addi	r8,r8,8
 4001c34:	d9003317 	ldw	r4,204(sp)
 4001c38:	8121883a 	add	r16,r16,r4
 4001c3c:	2085c83a 	sub	r2,r4,r2
 4001c40:	8461c83a 	sub	r16,r16,r17
 4001c44:	1400010e 	bge	r2,r16,4001c4c <___vfprintf_internal_r+0x14bc>
 4001c48:	1021883a 	mov	r16,r2
 4001c4c:	04000a0e 	bge	zero,r16,4001c78 <___vfprintf_internal_r+0x14e8>
 4001c50:	d9001f17 	ldw	r4,124(sp)
 4001c54:	1c07883a 	add	r3,r3,r16
 4001c58:	44400015 	stw	r17,0(r8)
 4001c5c:	21000044 	addi	r4,r4,1
 4001c60:	44000115 	stw	r16,4(r8)
 4001c64:	d8c02015 	stw	r3,128(sp)
 4001c68:	d9001f15 	stw	r4,124(sp)
 4001c6c:	014001c4 	movi	r5,7
 4001c70:	2901fb16 	blt	r5,r4,4002460 <___vfprintf_internal_r+0x1cd0>
 4001c74:	42000204 	addi	r8,r8,8
 4001c78:	8001f716 	blt	r16,zero,4002458 <___vfprintf_internal_r+0x1cc8>
 4001c7c:	1421c83a 	sub	r16,r2,r16
 4001c80:	043d380e 	bge	zero,r16,4001164 <__alt_mem_SRAM+0xfbfe1164>
 4001c84:	04400404 	movi	r17,16
 4001c88:	d8801f17 	ldw	r2,124(sp)
 4001c8c:	8c3efb0e 	bge	r17,r16,400187c <__alt_mem_SRAM+0xfbfe187c>
 4001c90:	01410074 	movhi	r5,1025
 4001c94:	2942f384 	addi	r5,r5,3022
 4001c98:	d9402b15 	stw	r5,172(sp)
 4001c9c:	058001c4 	movi	r22,7
 4001ca0:	dcc02c17 	ldw	r19,176(sp)
 4001ca4:	00000306 	br	4001cb4 <___vfprintf_internal_r+0x1524>
 4001ca8:	42000204 	addi	r8,r8,8
 4001cac:	843ffc04 	addi	r16,r16,-16
 4001cb0:	8c3ef50e 	bge	r17,r16,4001888 <__alt_mem_SRAM+0xfbfe1888>
 4001cb4:	18c00404 	addi	r3,r3,16
 4001cb8:	10800044 	addi	r2,r2,1
 4001cbc:	45000015 	stw	r20,0(r8)
 4001cc0:	44400115 	stw	r17,4(r8)
 4001cc4:	d8c02015 	stw	r3,128(sp)
 4001cc8:	d8801f15 	stw	r2,124(sp)
 4001ccc:	b0bff60e 	bge	r22,r2,4001ca8 <__alt_mem_SRAM+0xfbfe1ca8>
 4001cd0:	d9801e04 	addi	r6,sp,120
 4001cd4:	b80b883a 	mov	r5,r23
 4001cd8:	9809883a 	mov	r4,r19
 4001cdc:	4007d8c0 	call	4007d8c <__sprint_r>
 4001ce0:	103bad1e 	bne	r2,zero,4000b98 <__alt_mem_SRAM+0xfbfe0b98>
 4001ce4:	d8c02017 	ldw	r3,128(sp)
 4001ce8:	d8801f17 	ldw	r2,124(sp)
 4001cec:	da000404 	addi	r8,sp,16
 4001cf0:	003fee06 	br	4001cac <__alt_mem_SRAM+0xfbfe1cac>
 4001cf4:	9088703a 	and	r4,r18,r2
 4001cf8:	203eab1e 	bne	r4,zero,40017a8 <__alt_mem_SRAM+0xfbfe17a8>
 4001cfc:	dc401f17 	ldw	r17,124(sp)
 4001d00:	40800115 	stw	r2,4(r8)
 4001d04:	44000015 	stw	r16,0(r8)
 4001d08:	8c400044 	addi	r17,r17,1
 4001d0c:	d8c02015 	stw	r3,128(sp)
 4001d10:	dc401f15 	stw	r17,124(sp)
 4001d14:	008001c4 	movi	r2,7
 4001d18:	14400e16 	blt	r2,r17,4001d54 <___vfprintf_internal_r+0x15c4>
 4001d1c:	45800204 	addi	r22,r8,8
 4001d20:	003eca06 	br	400184c <__alt_mem_SRAM+0xfbfe184c>
 4001d24:	01010074 	movhi	r4,1025
 4001d28:	2102f384 	addi	r4,r4,3022
 4001d2c:	d9002b15 	stw	r4,172(sp)
 4001d30:	d8802b17 	ldw	r2,172(sp)
 4001d34:	1c07883a 	add	r3,r3,r16
 4001d38:	8c400044 	addi	r17,r17,1
 4001d3c:	b0800015 	stw	r2,0(r22)
 4001d40:	b4000115 	stw	r16,4(r22)
 4001d44:	d8c02015 	stw	r3,128(sp)
 4001d48:	dc401f15 	stw	r17,124(sp)
 4001d4c:	008001c4 	movi	r2,7
 4001d50:	147ebd0e 	bge	r2,r17,4001848 <__alt_mem_SRAM+0xfbfe1848>
 4001d54:	d9002c17 	ldw	r4,176(sp)
 4001d58:	d9801e04 	addi	r6,sp,120
 4001d5c:	b80b883a 	mov	r5,r23
 4001d60:	4007d8c0 	call	4007d8c <__sprint_r>
 4001d64:	103b8c1e 	bne	r2,zero,4000b98 <__alt_mem_SRAM+0xfbfe0b98>
 4001d68:	d8c02017 	ldw	r3,128(sp)
 4001d6c:	dc401f17 	ldw	r17,124(sp)
 4001d70:	dd800404 	addi	r22,sp,16
 4001d74:	003eb506 	br	400184c <__alt_mem_SRAM+0xfbfe184c>
 4001d78:	d9002c17 	ldw	r4,176(sp)
 4001d7c:	d9801e04 	addi	r6,sp,120
 4001d80:	b80b883a 	mov	r5,r23
 4001d84:	4007d8c0 	call	4007d8c <__sprint_r>
 4001d88:	103b831e 	bne	r2,zero,4000b98 <__alt_mem_SRAM+0xfbfe0b98>
 4001d8c:	d8c02017 	ldw	r3,128(sp)
 4001d90:	dc401f17 	ldw	r17,124(sp)
 4001d94:	da000404 	addi	r8,sp,16
 4001d98:	003e8d06 	br	40017d0 <__alt_mem_SRAM+0xfbfe17d0>
 4001d9c:	d9002c17 	ldw	r4,176(sp)
 4001da0:	d9801e04 	addi	r6,sp,120
 4001da4:	b80b883a 	mov	r5,r23
 4001da8:	4007d8c0 	call	4007d8c <__sprint_r>
 4001dac:	103b7a1e 	bne	r2,zero,4000b98 <__alt_mem_SRAM+0xfbfe0b98>
 4001db0:	d8c02017 	ldw	r3,128(sp)
 4001db4:	dc401f17 	ldw	r17,124(sp)
 4001db8:	dd800404 	addi	r22,sp,16
 4001dbc:	003e8f06 	br	40017fc <__alt_mem_SRAM+0xfbfe17fc>
 4001dc0:	0027883a 	mov	r19,zero
 4001dc4:	003f4a06 	br	4001af0 <__alt_mem_SRAM+0xfbfe1af0>
 4001dc8:	d9002c17 	ldw	r4,176(sp)
 4001dcc:	d9801e04 	addi	r6,sp,120
 4001dd0:	b80b883a 	mov	r5,r23
 4001dd4:	4007d8c0 	call	4007d8c <__sprint_r>
 4001dd8:	103b6f1e 	bne	r2,zero,4000b98 <__alt_mem_SRAM+0xfbfe0b98>
 4001ddc:	d8c02017 	ldw	r3,128(sp)
 4001de0:	da000404 	addi	r8,sp,16
 4001de4:	003c9d06 	br	400105c <__alt_mem_SRAM+0xfbfe105c>
 4001de8:	04e7c83a 	sub	r19,zero,r19
 4001dec:	9804c03a 	cmpne	r2,r19,zero
 4001df0:	05adc83a 	sub	r22,zero,r22
 4001df4:	b0adc83a 	sub	r22,r22,r2
 4001df8:	d8802917 	ldw	r2,164(sp)
 4001dfc:	07000b44 	movi	fp,45
 4001e00:	df002785 	stb	fp,158(sp)
 4001e04:	10017b16 	blt	r2,zero,40023f4 <___vfprintf_internal_r+0x1c64>
 4001e08:	00bfdfc4 	movi	r2,-129
 4001e0c:	90a4703a 	and	r18,r18,r2
 4001e10:	003bb106 	br	4000cd8 <__alt_mem_SRAM+0xfbfe0cd8>
 4001e14:	d9003617 	ldw	r4,216(sp)
 4001e18:	d9403817 	ldw	r5,224(sp)
 4001e1c:	da003d15 	stw	r8,244(sp)
 4001e20:	40079b00 	call	40079b0 <__fpclassifyd>
 4001e24:	da003d17 	ldw	r8,244(sp)
 4001e28:	1000f026 	beq	r2,zero,40021ec <___vfprintf_internal_r+0x1a5c>
 4001e2c:	d9002917 	ldw	r4,164(sp)
 4001e30:	05bff7c4 	movi	r22,-33
 4001e34:	00bfffc4 	movi	r2,-1
 4001e38:	8dac703a 	and	r22,r17,r22
 4001e3c:	20820026 	beq	r4,r2,4002640 <___vfprintf_internal_r+0x1eb0>
 4001e40:	008011c4 	movi	r2,71
 4001e44:	b081f726 	beq	r22,r2,4002624 <___vfprintf_internal_r+0x1e94>
 4001e48:	d9003817 	ldw	r4,224(sp)
 4001e4c:	90c04014 	ori	r3,r18,256
 4001e50:	d8c02b15 	stw	r3,172(sp)
 4001e54:	20021516 	blt	r4,zero,40026ac <___vfprintf_internal_r+0x1f1c>
 4001e58:	dcc03817 	ldw	r19,224(sp)
 4001e5c:	d8002a05 	stb	zero,168(sp)
 4001e60:	00801984 	movi	r2,102
 4001e64:	8881f926 	beq	r17,r2,400264c <___vfprintf_internal_r+0x1ebc>
 4001e68:	00801184 	movi	r2,70
 4001e6c:	88821c26 	beq	r17,r2,40026e0 <___vfprintf_internal_r+0x1f50>
 4001e70:	00801144 	movi	r2,69
 4001e74:	b081ef26 	beq	r22,r2,4002634 <___vfprintf_internal_r+0x1ea4>
 4001e78:	d8c02917 	ldw	r3,164(sp)
 4001e7c:	d8802104 	addi	r2,sp,132
 4001e80:	d8800315 	stw	r2,12(sp)
 4001e84:	d9403617 	ldw	r5,216(sp)
 4001e88:	d8802504 	addi	r2,sp,148
 4001e8c:	d9002c17 	ldw	r4,176(sp)
 4001e90:	d8800215 	stw	r2,8(sp)
 4001e94:	d8802604 	addi	r2,sp,152
 4001e98:	d8c00015 	stw	r3,0(sp)
 4001e9c:	d8800115 	stw	r2,4(sp)
 4001ea0:	01c00084 	movi	r7,2
 4001ea4:	980d883a 	mov	r6,r19
 4001ea8:	d8c03c15 	stw	r3,240(sp)
 4001eac:	da003d15 	stw	r8,244(sp)
 4001eb0:	4002db40 	call	4002db4 <_dtoa_r>
 4001eb4:	1021883a 	mov	r16,r2
 4001eb8:	008019c4 	movi	r2,103
 4001ebc:	d8c03c17 	ldw	r3,240(sp)
 4001ec0:	da003d17 	ldw	r8,244(sp)
 4001ec4:	88817126 	beq	r17,r2,400248c <___vfprintf_internal_r+0x1cfc>
 4001ec8:	008011c4 	movi	r2,71
 4001ecc:	88829226 	beq	r17,r2,4002918 <___vfprintf_internal_r+0x2188>
 4001ed0:	80f9883a 	add	fp,r16,r3
 4001ed4:	d9003617 	ldw	r4,216(sp)
 4001ed8:	000d883a 	mov	r6,zero
 4001edc:	000f883a 	mov	r7,zero
 4001ee0:	980b883a 	mov	r5,r19
 4001ee4:	da003d15 	stw	r8,244(sp)
 4001ee8:	400ba040 	call	400ba04 <__eqdf2>
 4001eec:	da003d17 	ldw	r8,244(sp)
 4001ef0:	10018d26 	beq	r2,zero,4002528 <___vfprintf_internal_r+0x1d98>
 4001ef4:	d8802117 	ldw	r2,132(sp)
 4001ef8:	1700062e 	bgeu	r2,fp,4001f14 <___vfprintf_internal_r+0x1784>
 4001efc:	01000c04 	movi	r4,48
 4001f00:	10c00044 	addi	r3,r2,1
 4001f04:	d8c02115 	stw	r3,132(sp)
 4001f08:	11000005 	stb	r4,0(r2)
 4001f0c:	d8802117 	ldw	r2,132(sp)
 4001f10:	173ffb36 	bltu	r2,fp,4001f00 <__alt_mem_SRAM+0xfbfe1f00>
 4001f14:	1405c83a 	sub	r2,r2,r16
 4001f18:	d8803315 	stw	r2,204(sp)
 4001f1c:	008011c4 	movi	r2,71
 4001f20:	b0817626 	beq	r22,r2,40024fc <___vfprintf_internal_r+0x1d6c>
 4001f24:	00801944 	movi	r2,101
 4001f28:	1442810e 	bge	r2,r17,4002930 <___vfprintf_internal_r+0x21a0>
 4001f2c:	d8c02617 	ldw	r3,152(sp)
 4001f30:	00801984 	movi	r2,102
 4001f34:	d8c03215 	stw	r3,200(sp)
 4001f38:	8881fe26 	beq	r17,r2,4002734 <___vfprintf_internal_r+0x1fa4>
 4001f3c:	d8c03217 	ldw	r3,200(sp)
 4001f40:	d9003317 	ldw	r4,204(sp)
 4001f44:	1901dd16 	blt	r3,r4,40026bc <___vfprintf_internal_r+0x1f2c>
 4001f48:	9480004c 	andi	r18,r18,1
 4001f4c:	90022b1e 	bne	r18,zero,40027fc <___vfprintf_internal_r+0x206c>
 4001f50:	1805883a 	mov	r2,r3
 4001f54:	18028016 	blt	r3,zero,4002958 <___vfprintf_internal_r+0x21c8>
 4001f58:	d8c03217 	ldw	r3,200(sp)
 4001f5c:	044019c4 	movi	r17,103
 4001f60:	d8c02e15 	stw	r3,184(sp)
 4001f64:	df002a07 	ldb	fp,168(sp)
 4001f68:	e001531e 	bne	fp,zero,40024b8 <___vfprintf_internal_r+0x1d28>
 4001f6c:	df002783 	ldbu	fp,158(sp)
 4001f70:	d8802a15 	stw	r2,168(sp)
 4001f74:	dc802b17 	ldw	r18,172(sp)
 4001f78:	d8002915 	stw	zero,164(sp)
 4001f7c:	003bd106 	br	4000ec4 <__alt_mem_SRAM+0xfbfe0ec4>
 4001f80:	d8802d17 	ldw	r2,180(sp)
 4001f84:	d8c02d17 	ldw	r3,180(sp)
 4001f88:	d9002d17 	ldw	r4,180(sp)
 4001f8c:	10800017 	ldw	r2,0(r2)
 4001f90:	18c00117 	ldw	r3,4(r3)
 4001f94:	21000204 	addi	r4,r4,8
 4001f98:	d8803615 	stw	r2,216(sp)
 4001f9c:	d8c03815 	stw	r3,224(sp)
 4001fa0:	d9002d15 	stw	r4,180(sp)
 4001fa4:	003b7506 	br	4000d7c <__alt_mem_SRAM+0xfbfe0d7c>
 4001fa8:	ac400007 	ldb	r17,0(r21)
 4001fac:	003a5906 	br	4000914 <__alt_mem_SRAM+0xfbfe0914>
 4001fb0:	9080100c 	andi	r2,r18,64
 4001fb4:	1000a826 	beq	r2,zero,4002258 <___vfprintf_internal_r+0x1ac8>
 4001fb8:	d9002d17 	ldw	r4,180(sp)
 4001fbc:	002d883a 	mov	r22,zero
 4001fc0:	24c0000b 	ldhu	r19,0(r4)
 4001fc4:	21000104 	addi	r4,r4,4
 4001fc8:	d9002d15 	stw	r4,180(sp)
 4001fcc:	003ccb06 	br	40012fc <__alt_mem_SRAM+0xfbfe12fc>
 4001fd0:	d8c02d17 	ldw	r3,180(sp)
 4001fd4:	d9002917 	ldw	r4,164(sp)
 4001fd8:	002d883a 	mov	r22,zero
 4001fdc:	18800104 	addi	r2,r3,4
 4001fe0:	1cc00017 	ldw	r19,0(r3)
 4001fe4:	203ebb0e 	bge	r4,zero,4001ad4 <__alt_mem_SRAM+0xfbfe1ad4>
 4001fe8:	003ef106 	br	4001bb0 <__alt_mem_SRAM+0xfbfe1bb0>
 4001fec:	9080040c 	andi	r2,r18,16
 4001ff0:	1000921e 	bne	r2,zero,400223c <___vfprintf_internal_r+0x1aac>
 4001ff4:	9480100c 	andi	r18,r18,64
 4001ff8:	90013926 	beq	r18,zero,40024e0 <___vfprintf_internal_r+0x1d50>
 4001ffc:	d9002d17 	ldw	r4,180(sp)
 4002000:	d9402f17 	ldw	r5,188(sp)
 4002004:	20800017 	ldw	r2,0(r4)
 4002008:	21000104 	addi	r4,r4,4
 400200c:	d9002d15 	stw	r4,180(sp)
 4002010:	1140000d 	sth	r5,0(r2)
 4002014:	003a1606 	br	4000870 <__alt_mem_SRAM+0xfbfe0870>
 4002018:	9080100c 	andi	r2,r18,64
 400201c:	10008026 	beq	r2,zero,4002220 <___vfprintf_internal_r+0x1a90>
 4002020:	d8c02d17 	ldw	r3,180(sp)
 4002024:	1cc0000f 	ldh	r19,0(r3)
 4002028:	18c00104 	addi	r3,r3,4
 400202c:	d8c02d15 	stw	r3,180(sp)
 4002030:	982dd7fa 	srai	r22,r19,31
 4002034:	b005883a 	mov	r2,r22
 4002038:	003b1f06 	br	4000cb8 <__alt_mem_SRAM+0xfbfe0cb8>
 400203c:	9080100c 	andi	r2,r18,64
 4002040:	d8002785 	stb	zero,158(sp)
 4002044:	10008a1e 	bne	r2,zero,4002270 <___vfprintf_internal_r+0x1ae0>
 4002048:	d9402d17 	ldw	r5,180(sp)
 400204c:	d8c02917 	ldw	r3,164(sp)
 4002050:	002d883a 	mov	r22,zero
 4002054:	28800104 	addi	r2,r5,4
 4002058:	2cc00017 	ldw	r19,0(r5)
 400205c:	183e4b0e 	bge	r3,zero,400198c <__alt_mem_SRAM+0xfbfe198c>
 4002060:	9d86b03a 	or	r3,r19,r22
 4002064:	d8802d15 	stw	r2,180(sp)
 4002068:	183e4c1e 	bne	r3,zero,400199c <__alt_mem_SRAM+0xfbfe199c>
 400206c:	0039883a 	mov	fp,zero
 4002070:	0005883a 	mov	r2,zero
 4002074:	003d4006 	br	4001578 <__alt_mem_SRAM+0xfbfe1578>
 4002078:	01410074 	movhi	r5,1025
 400207c:	2942f384 	addi	r5,r5,3022
 4002080:	d9402b15 	stw	r5,172(sp)
 4002084:	d9402b17 	ldw	r5,172(sp)
 4002088:	1c47883a 	add	r3,r3,r17
 400208c:	10800044 	addi	r2,r2,1
 4002090:	41400015 	stw	r5,0(r8)
 4002094:	44400115 	stw	r17,4(r8)
 4002098:	d8c02015 	stw	r3,128(sp)
 400209c:	d8801f15 	stw	r2,124(sp)
 40020a0:	010001c4 	movi	r4,7
 40020a4:	20bec816 	blt	r4,r2,4001bc8 <__alt_mem_SRAM+0xfbfe1bc8>
 40020a8:	42000204 	addi	r8,r8,8
 40020ac:	003ecd06 	br	4001be4 <__alt_mem_SRAM+0xfbfe1be4>
 40020b0:	d9002917 	ldw	r4,164(sp)
 40020b4:	d8002785 	stb	zero,158(sp)
 40020b8:	203d2d16 	blt	r4,zero,4001570 <__alt_mem_SRAM+0xfbfe1570>
 40020bc:	00bfdfc4 	movi	r2,-129
 40020c0:	90a4703a 	and	r18,r18,r2
 40020c4:	003a9106 	br	4000b0c <__alt_mem_SRAM+0xfbfe0b0c>
 40020c8:	01010074 	movhi	r4,1025
 40020cc:	2102f384 	addi	r4,r4,3022
 40020d0:	d9002b15 	stw	r4,172(sp)
 40020d4:	003c0c06 	br	4001108 <__alt_mem_SRAM+0xfbfe1108>
 40020d8:	d9002c17 	ldw	r4,176(sp)
 40020dc:	d9801e04 	addi	r6,sp,120
 40020e0:	b80b883a 	mov	r5,r23
 40020e4:	4007d8c0 	call	4007d8c <__sprint_r>
 40020e8:	103aab1e 	bne	r2,zero,4000b98 <__alt_mem_SRAM+0xfbfe0b98>
 40020ec:	d8c02017 	ldw	r3,128(sp)
 40020f0:	da000404 	addi	r8,sp,16
 40020f4:	003d4106 	br	40015fc <__alt_mem_SRAM+0xfbfe15fc>
 40020f8:	d8801f17 	ldw	r2,124(sp)
 40020fc:	01410074 	movhi	r5,1025
 4002100:	01000044 	movi	r4,1
 4002104:	18c00044 	addi	r3,r3,1
 4002108:	10800044 	addi	r2,r2,1
 400210c:	2942f304 	addi	r5,r5,3020
 4002110:	41000115 	stw	r4,4(r8)
 4002114:	41400015 	stw	r5,0(r8)
 4002118:	d8c02015 	stw	r3,128(sp)
 400211c:	d8801f15 	stw	r2,124(sp)
 4002120:	010001c4 	movi	r4,7
 4002124:	20805c16 	blt	r4,r2,4002298 <___vfprintf_internal_r+0x1b08>
 4002128:	42000204 	addi	r8,r8,8
 400212c:	8800041e 	bne	r17,zero,4002140 <___vfprintf_internal_r+0x19b0>
 4002130:	d8803317 	ldw	r2,204(sp)
 4002134:	1000021e 	bne	r2,zero,4002140 <___vfprintf_internal_r+0x19b0>
 4002138:	9080004c 	andi	r2,r18,1
 400213c:	103c0926 	beq	r2,zero,4001164 <__alt_mem_SRAM+0xfbfe1164>
 4002140:	d9003717 	ldw	r4,220(sp)
 4002144:	d8801f17 	ldw	r2,124(sp)
 4002148:	d9403417 	ldw	r5,208(sp)
 400214c:	20c7883a 	add	r3,r4,r3
 4002150:	10800044 	addi	r2,r2,1
 4002154:	41000115 	stw	r4,4(r8)
 4002158:	41400015 	stw	r5,0(r8)
 400215c:	d8c02015 	stw	r3,128(sp)
 4002160:	d8801f15 	stw	r2,124(sp)
 4002164:	010001c4 	movi	r4,7
 4002168:	20812116 	blt	r4,r2,40025f0 <___vfprintf_internal_r+0x1e60>
 400216c:	42000204 	addi	r8,r8,8
 4002170:	0463c83a 	sub	r17,zero,r17
 4002174:	0440730e 	bge	zero,r17,4002344 <___vfprintf_internal_r+0x1bb4>
 4002178:	05800404 	movi	r22,16
 400217c:	b440860e 	bge	r22,r17,4002398 <___vfprintf_internal_r+0x1c08>
 4002180:	01410074 	movhi	r5,1025
 4002184:	2942f384 	addi	r5,r5,3022
 4002188:	d9402b15 	stw	r5,172(sp)
 400218c:	070001c4 	movi	fp,7
 4002190:	dcc02c17 	ldw	r19,176(sp)
 4002194:	00000306 	br	40021a4 <___vfprintf_internal_r+0x1a14>
 4002198:	42000204 	addi	r8,r8,8
 400219c:	8c7ffc04 	addi	r17,r17,-16
 40021a0:	b440800e 	bge	r22,r17,40023a4 <___vfprintf_internal_r+0x1c14>
 40021a4:	18c00404 	addi	r3,r3,16
 40021a8:	10800044 	addi	r2,r2,1
 40021ac:	45000015 	stw	r20,0(r8)
 40021b0:	45800115 	stw	r22,4(r8)
 40021b4:	d8c02015 	stw	r3,128(sp)
 40021b8:	d8801f15 	stw	r2,124(sp)
 40021bc:	e0bff60e 	bge	fp,r2,4002198 <__alt_mem_SRAM+0xfbfe2198>
 40021c0:	d9801e04 	addi	r6,sp,120
 40021c4:	b80b883a 	mov	r5,r23
 40021c8:	9809883a 	mov	r4,r19
 40021cc:	4007d8c0 	call	4007d8c <__sprint_r>
 40021d0:	103a711e 	bne	r2,zero,4000b98 <__alt_mem_SRAM+0xfbfe0b98>
 40021d4:	d8c02017 	ldw	r3,128(sp)
 40021d8:	d8801f17 	ldw	r2,124(sp)
 40021dc:	da000404 	addi	r8,sp,16
 40021e0:	003fee06 	br	400219c <__alt_mem_SRAM+0xfbfe219c>
 40021e4:	00bfffc4 	movi	r2,-1
 40021e8:	003a6f06 	br	4000ba8 <__alt_mem_SRAM+0xfbfe0ba8>
 40021ec:	008011c4 	movi	r2,71
 40021f0:	1440b816 	blt	r2,r17,40024d4 <___vfprintf_internal_r+0x1d44>
 40021f4:	04010074 	movhi	r16,1025
 40021f8:	8402e504 	addi	r16,r16,2964
 40021fc:	00c000c4 	movi	r3,3
 4002200:	00bfdfc4 	movi	r2,-129
 4002204:	d8c02a15 	stw	r3,168(sp)
 4002208:	90a4703a 	and	r18,r18,r2
 400220c:	df002783 	ldbu	fp,158(sp)
 4002210:	d8c02e15 	stw	r3,184(sp)
 4002214:	d8002915 	stw	zero,164(sp)
 4002218:	d8003215 	stw	zero,200(sp)
 400221c:	003b2906 	br	4000ec4 <__alt_mem_SRAM+0xfbfe0ec4>
 4002220:	d9002d17 	ldw	r4,180(sp)
 4002224:	24c00017 	ldw	r19,0(r4)
 4002228:	21000104 	addi	r4,r4,4
 400222c:	d9002d15 	stw	r4,180(sp)
 4002230:	982dd7fa 	srai	r22,r19,31
 4002234:	b005883a 	mov	r2,r22
 4002238:	003a9f06 	br	4000cb8 <__alt_mem_SRAM+0xfbfe0cb8>
 400223c:	d9402d17 	ldw	r5,180(sp)
 4002240:	d8c02f17 	ldw	r3,188(sp)
 4002244:	28800017 	ldw	r2,0(r5)
 4002248:	29400104 	addi	r5,r5,4
 400224c:	d9402d15 	stw	r5,180(sp)
 4002250:	10c00015 	stw	r3,0(r2)
 4002254:	00398606 	br	4000870 <__alt_mem_SRAM+0xfbfe0870>
 4002258:	d9402d17 	ldw	r5,180(sp)
 400225c:	002d883a 	mov	r22,zero
 4002260:	2cc00017 	ldw	r19,0(r5)
 4002264:	29400104 	addi	r5,r5,4
 4002268:	d9402d15 	stw	r5,180(sp)
 400226c:	003c2306 	br	40012fc <__alt_mem_SRAM+0xfbfe12fc>
 4002270:	d8c02d17 	ldw	r3,180(sp)
 4002274:	d9002917 	ldw	r4,164(sp)
 4002278:	002d883a 	mov	r22,zero
 400227c:	18800104 	addi	r2,r3,4
 4002280:	1cc0000b 	ldhu	r19,0(r3)
 4002284:	203dc10e 	bge	r4,zero,400198c <__alt_mem_SRAM+0xfbfe198c>
 4002288:	003f7506 	br	4002060 <__alt_mem_SRAM+0xfbfe2060>
 400228c:	04010074 	movhi	r16,1025
 4002290:	8402e304 	addi	r16,r16,2956
 4002294:	003acc06 	br	4000dc8 <__alt_mem_SRAM+0xfbfe0dc8>
 4002298:	d9002c17 	ldw	r4,176(sp)
 400229c:	d9801e04 	addi	r6,sp,120
 40022a0:	b80b883a 	mov	r5,r23
 40022a4:	4007d8c0 	call	4007d8c <__sprint_r>
 40022a8:	103a3b1e 	bne	r2,zero,4000b98 <__alt_mem_SRAM+0xfbfe0b98>
 40022ac:	dc402617 	ldw	r17,152(sp)
 40022b0:	d8c02017 	ldw	r3,128(sp)
 40022b4:	da000404 	addi	r8,sp,16
 40022b8:	003f9c06 	br	400212c <__alt_mem_SRAM+0xfbfe212c>
 40022bc:	ac400043 	ldbu	r17,1(r21)
 40022c0:	94800814 	ori	r18,r18,32
 40022c4:	ad400044 	addi	r21,r21,1
 40022c8:	8c403fcc 	andi	r17,r17,255
 40022cc:	8c40201c 	xori	r17,r17,128
 40022d0:	8c7fe004 	addi	r17,r17,-128
 40022d4:	00398f06 	br	4000914 <__alt_mem_SRAM+0xfbfe0914>
 40022d8:	d8c02d15 	stw	r3,180(sp)
 40022dc:	0039883a 	mov	fp,zero
 40022e0:	003e3506 	br	4001bb8 <__alt_mem_SRAM+0xfbfe1bb8>
 40022e4:	d9002c17 	ldw	r4,176(sp)
 40022e8:	d9801e04 	addi	r6,sp,120
 40022ec:	b80b883a 	mov	r5,r23
 40022f0:	4007d8c0 	call	4007d8c <__sprint_r>
 40022f4:	103a281e 	bne	r2,zero,4000b98 <__alt_mem_SRAM+0xfbfe0b98>
 40022f8:	d8c02017 	ldw	r3,128(sp)
 40022fc:	da000404 	addi	r8,sp,16
 4002300:	003cd006 	br	4001644 <__alt_mem_SRAM+0xfbfe1644>
 4002304:	8009883a 	mov	r4,r16
 4002308:	da003d15 	stw	r8,244(sp)
 400230c:	40006f80 	call	40006f8 <strlen>
 4002310:	d8802e15 	stw	r2,184(sp)
 4002314:	da003d17 	ldw	r8,244(sp)
 4002318:	103c340e 	bge	r2,zero,40013ec <__alt_mem_SRAM+0xfbfe13ec>
 400231c:	0005883a 	mov	r2,zero
 4002320:	003c3206 	br	40013ec <__alt_mem_SRAM+0xfbfe13ec>
 4002324:	d9002c17 	ldw	r4,176(sp)
 4002328:	d9801e04 	addi	r6,sp,120
 400232c:	b80b883a 	mov	r5,r23
 4002330:	4007d8c0 	call	4007d8c <__sprint_r>
 4002334:	103a181e 	bne	r2,zero,4000b98 <__alt_mem_SRAM+0xfbfe0b98>
 4002338:	d8c02017 	ldw	r3,128(sp)
 400233c:	d8801f17 	ldw	r2,124(sp)
 4002340:	da000404 	addi	r8,sp,16
 4002344:	d9403317 	ldw	r5,204(sp)
 4002348:	10800044 	addi	r2,r2,1
 400234c:	44000015 	stw	r16,0(r8)
 4002350:	28c7883a 	add	r3,r5,r3
 4002354:	003b7d06 	br	400114c <__alt_mem_SRAM+0xfbfe114c>
 4002358:	01010074 	movhi	r4,1025
 400235c:	2102f784 	addi	r4,r4,3038
 4002360:	d9003515 	stw	r4,212(sp)
 4002364:	003b1406 	br	4000fb8 <__alt_mem_SRAM+0xfbfe0fb8>
 4002368:	013fffc4 	movi	r4,-1
 400236c:	003a3506 	br	4000c44 <__alt_mem_SRAM+0xfbfe0c44>
 4002370:	0023883a 	mov	r17,zero
 4002374:	003d9d06 	br	40019ec <__alt_mem_SRAM+0xfbfe19ec>
 4002378:	d9002c17 	ldw	r4,176(sp)
 400237c:	d9801e04 	addi	r6,sp,120
 4002380:	b80b883a 	mov	r5,r23
 4002384:	4007d8c0 	call	4007d8c <__sprint_r>
 4002388:	103a031e 	bne	r2,zero,4000b98 <__alt_mem_SRAM+0xfbfe0b98>
 400238c:	d8c02017 	ldw	r3,128(sp)
 4002390:	da000404 	addi	r8,sp,16
 4002394:	003d9406 	br	40019e8 <__alt_mem_SRAM+0xfbfe19e8>
 4002398:	01010074 	movhi	r4,1025
 400239c:	2102f384 	addi	r4,r4,3022
 40023a0:	d9002b15 	stw	r4,172(sp)
 40023a4:	d9002b17 	ldw	r4,172(sp)
 40023a8:	1c47883a 	add	r3,r3,r17
 40023ac:	10800044 	addi	r2,r2,1
 40023b0:	41000015 	stw	r4,0(r8)
 40023b4:	44400115 	stw	r17,4(r8)
 40023b8:	d8c02015 	stw	r3,128(sp)
 40023bc:	d8801f15 	stw	r2,124(sp)
 40023c0:	010001c4 	movi	r4,7
 40023c4:	20bfd716 	blt	r4,r2,4002324 <__alt_mem_SRAM+0xfbfe2324>
 40023c8:	42000204 	addi	r8,r8,8
 40023cc:	003fdd06 	br	4002344 <__alt_mem_SRAM+0xfbfe2344>
 40023d0:	d9002c17 	ldw	r4,176(sp)
 40023d4:	d9801e04 	addi	r6,sp,120
 40023d8:	b80b883a 	mov	r5,r23
 40023dc:	4007d8c0 	call	4007d8c <__sprint_r>
 40023e0:	1039ed1e 	bne	r2,zero,4000b98 <__alt_mem_SRAM+0xfbfe0b98>
 40023e4:	d8802617 	ldw	r2,152(sp)
 40023e8:	d8c02017 	ldw	r3,128(sp)
 40023ec:	da000404 	addi	r8,sp,16
 40023f0:	003e1006 	br	4001c34 <__alt_mem_SRAM+0xfbfe1c34>
 40023f4:	00800044 	movi	r2,1
 40023f8:	10803fcc 	andi	r2,r2,255
 40023fc:	00c00044 	movi	r3,1
 4002400:	10fa3526 	beq	r2,r3,4000cd8 <__alt_mem_SRAM+0xfbfe0cd8>
 4002404:	00c00084 	movi	r3,2
 4002408:	10fbcb26 	beq	r2,r3,4001338 <__alt_mem_SRAM+0xfbfe1338>
 400240c:	003a8f06 	br	4000e4c <__alt_mem_SRAM+0xfbfe0e4c>
 4002410:	01010074 	movhi	r4,1025
 4002414:	2102f784 	addi	r4,r4,3038
 4002418:	d9003515 	stw	r4,212(sp)
 400241c:	003b7606 	br	40011f8 <__alt_mem_SRAM+0xfbfe11f8>
 4002420:	d8802917 	ldw	r2,164(sp)
 4002424:	00c00184 	movi	r3,6
 4002428:	1880012e 	bgeu	r3,r2,4002430 <___vfprintf_internal_r+0x1ca0>
 400242c:	1805883a 	mov	r2,r3
 4002430:	d8802e15 	stw	r2,184(sp)
 4002434:	1000ef16 	blt	r2,zero,40027f4 <___vfprintf_internal_r+0x2064>
 4002438:	04010074 	movhi	r16,1025
 400243c:	d8802a15 	stw	r2,168(sp)
 4002440:	dcc02d15 	stw	r19,180(sp)
 4002444:	d8002915 	stw	zero,164(sp)
 4002448:	d8003215 	stw	zero,200(sp)
 400244c:	8402f104 	addi	r16,r16,3012
 4002450:	0039883a 	mov	fp,zero
 4002454:	003aa206 	br	4000ee0 <__alt_mem_SRAM+0xfbfe0ee0>
 4002458:	0021883a 	mov	r16,zero
 400245c:	003e0706 	br	4001c7c <__alt_mem_SRAM+0xfbfe1c7c>
 4002460:	d9002c17 	ldw	r4,176(sp)
 4002464:	d9801e04 	addi	r6,sp,120
 4002468:	b80b883a 	mov	r5,r23
 400246c:	4007d8c0 	call	4007d8c <__sprint_r>
 4002470:	1039c91e 	bne	r2,zero,4000b98 <__alt_mem_SRAM+0xfbfe0b98>
 4002474:	d8802617 	ldw	r2,152(sp)
 4002478:	d9403317 	ldw	r5,204(sp)
 400247c:	d8c02017 	ldw	r3,128(sp)
 4002480:	da000404 	addi	r8,sp,16
 4002484:	2885c83a 	sub	r2,r5,r2
 4002488:	003dfb06 	br	4001c78 <__alt_mem_SRAM+0xfbfe1c78>
 400248c:	9080004c 	andi	r2,r18,1
 4002490:	103e8f1e 	bne	r2,zero,4001ed0 <__alt_mem_SRAM+0xfbfe1ed0>
 4002494:	d8802117 	ldw	r2,132(sp)
 4002498:	003e9e06 	br	4001f14 <__alt_mem_SRAM+0xfbfe1f14>
 400249c:	1025883a 	mov	r18,r2
 40024a0:	0039883a 	mov	fp,zero
 40024a4:	00800084 	movi	r2,2
 40024a8:	003fd306 	br	40023f8 <__alt_mem_SRAM+0xfbfe23f8>
 40024ac:	07000b44 	movi	fp,45
 40024b0:	df002785 	stb	fp,158(sp)
 40024b4:	003a4006 	br	4000db8 <__alt_mem_SRAM+0xfbfe0db8>
 40024b8:	00c00b44 	movi	r3,45
 40024bc:	d8c02785 	stb	r3,158(sp)
 40024c0:	d8802a15 	stw	r2,168(sp)
 40024c4:	dc802b17 	ldw	r18,172(sp)
 40024c8:	d8002915 	stw	zero,164(sp)
 40024cc:	07000b44 	movi	fp,45
 40024d0:	003a8006 	br	4000ed4 <__alt_mem_SRAM+0xfbfe0ed4>
 40024d4:	04010074 	movhi	r16,1025
 40024d8:	8402e604 	addi	r16,r16,2968
 40024dc:	003f4706 	br	40021fc <__alt_mem_SRAM+0xfbfe21fc>
 40024e0:	d8c02d17 	ldw	r3,180(sp)
 40024e4:	d9002f17 	ldw	r4,188(sp)
 40024e8:	18800017 	ldw	r2,0(r3)
 40024ec:	18c00104 	addi	r3,r3,4
 40024f0:	d8c02d15 	stw	r3,180(sp)
 40024f4:	11000015 	stw	r4,0(r2)
 40024f8:	0038dd06 	br	4000870 <__alt_mem_SRAM+0xfbfe0870>
 40024fc:	dd802617 	ldw	r22,152(sp)
 4002500:	00bfff44 	movi	r2,-3
 4002504:	b0801c16 	blt	r22,r2,4002578 <___vfprintf_internal_r+0x1de8>
 4002508:	d9402917 	ldw	r5,164(sp)
 400250c:	2d801a16 	blt	r5,r22,4002578 <___vfprintf_internal_r+0x1de8>
 4002510:	dd803215 	stw	r22,200(sp)
 4002514:	003e8906 	br	4001f3c <__alt_mem_SRAM+0xfbfe1f3c>
 4002518:	01010074 	movhi	r4,1025
 400251c:	2102f384 	addi	r4,r4,3022
 4002520:	d9002b15 	stw	r4,172(sp)
 4002524:	003c9106 	br	400176c <__alt_mem_SRAM+0xfbfe176c>
 4002528:	e005883a 	mov	r2,fp
 400252c:	003e7906 	br	4001f14 <__alt_mem_SRAM+0xfbfe1f14>
 4002530:	d9402917 	ldw	r5,164(sp)
 4002534:	df002783 	ldbu	fp,158(sp)
 4002538:	dcc02d15 	stw	r19,180(sp)
 400253c:	d9402a15 	stw	r5,168(sp)
 4002540:	d9402e15 	stw	r5,184(sp)
 4002544:	d8002915 	stw	zero,164(sp)
 4002548:	d8003215 	stw	zero,200(sp)
 400254c:	003a5d06 	br	4000ec4 <__alt_mem_SRAM+0xfbfe0ec4>
 4002550:	9080004c 	andi	r2,r18,1
 4002554:	0039883a 	mov	fp,zero
 4002558:	10000426 	beq	r2,zero,400256c <___vfprintf_internal_r+0x1ddc>
 400255c:	00800c04 	movi	r2,48
 4002560:	dc001dc4 	addi	r16,sp,119
 4002564:	d8801dc5 	stb	r2,119(sp)
 4002568:	003b8006 	br	400136c <__alt_mem_SRAM+0xfbfe136c>
 400256c:	d8002e15 	stw	zero,184(sp)
 4002570:	dc001e04 	addi	r16,sp,120
 4002574:	003a4d06 	br	4000eac <__alt_mem_SRAM+0xfbfe0eac>
 4002578:	8c7fff84 	addi	r17,r17,-2
 400257c:	b5bfffc4 	addi	r22,r22,-1
 4002580:	dd802615 	stw	r22,152(sp)
 4002584:	dc4022c5 	stb	r17,139(sp)
 4002588:	b000bf16 	blt	r22,zero,4002888 <___vfprintf_internal_r+0x20f8>
 400258c:	00800ac4 	movi	r2,43
 4002590:	d8802305 	stb	r2,140(sp)
 4002594:	00800244 	movi	r2,9
 4002598:	15807016 	blt	r2,r22,400275c <___vfprintf_internal_r+0x1fcc>
 400259c:	00800c04 	movi	r2,48
 40025a0:	b5800c04 	addi	r22,r22,48
 40025a4:	d8802345 	stb	r2,141(sp)
 40025a8:	dd802385 	stb	r22,142(sp)
 40025ac:	d88023c4 	addi	r2,sp,143
 40025b0:	df0022c4 	addi	fp,sp,139
 40025b4:	d8c03317 	ldw	r3,204(sp)
 40025b8:	1739c83a 	sub	fp,r2,fp
 40025bc:	d9003317 	ldw	r4,204(sp)
 40025c0:	e0c7883a 	add	r3,fp,r3
 40025c4:	df003a15 	stw	fp,232(sp)
 40025c8:	d8c02e15 	stw	r3,184(sp)
 40025cc:	00800044 	movi	r2,1
 40025d0:	1100b30e 	bge	r2,r4,40028a0 <___vfprintf_internal_r+0x2110>
 40025d4:	d8c02e17 	ldw	r3,184(sp)
 40025d8:	18c00044 	addi	r3,r3,1
 40025dc:	d8c02e15 	stw	r3,184(sp)
 40025e0:	1805883a 	mov	r2,r3
 40025e4:	1800ac16 	blt	r3,zero,4002898 <___vfprintf_internal_r+0x2108>
 40025e8:	d8003215 	stw	zero,200(sp)
 40025ec:	003e5d06 	br	4001f64 <__alt_mem_SRAM+0xfbfe1f64>
 40025f0:	d9002c17 	ldw	r4,176(sp)
 40025f4:	d9801e04 	addi	r6,sp,120
 40025f8:	b80b883a 	mov	r5,r23
 40025fc:	4007d8c0 	call	4007d8c <__sprint_r>
 4002600:	1039651e 	bne	r2,zero,4000b98 <__alt_mem_SRAM+0xfbfe0b98>
 4002604:	dc402617 	ldw	r17,152(sp)
 4002608:	d8c02017 	ldw	r3,128(sp)
 400260c:	d8801f17 	ldw	r2,124(sp)
 4002610:	da000404 	addi	r8,sp,16
 4002614:	003ed606 	br	4002170 <__alt_mem_SRAM+0xfbfe2170>
 4002618:	582b883a 	mov	r21,r11
 400261c:	d8002915 	stw	zero,164(sp)
 4002620:	0038bd06 	br	4000918 <__alt_mem_SRAM+0xfbfe0918>
 4002624:	d8802917 	ldw	r2,164(sp)
 4002628:	103e071e 	bne	r2,zero,4001e48 <__alt_mem_SRAM+0xfbfe1e48>
 400262c:	dc002915 	stw	r16,164(sp)
 4002630:	003e0506 	br	4001e48 <__alt_mem_SRAM+0xfbfe1e48>
 4002634:	d9002917 	ldw	r4,164(sp)
 4002638:	20c00044 	addi	r3,r4,1
 400263c:	003e0f06 	br	4001e7c <__alt_mem_SRAM+0xfbfe1e7c>
 4002640:	01400184 	movi	r5,6
 4002644:	d9402915 	stw	r5,164(sp)
 4002648:	003dff06 	br	4001e48 <__alt_mem_SRAM+0xfbfe1e48>
 400264c:	d8802104 	addi	r2,sp,132
 4002650:	d8800315 	stw	r2,12(sp)
 4002654:	d8802504 	addi	r2,sp,148
 4002658:	d8800215 	stw	r2,8(sp)
 400265c:	d8802604 	addi	r2,sp,152
 4002660:	d8800115 	stw	r2,4(sp)
 4002664:	d8802917 	ldw	r2,164(sp)
 4002668:	d9403617 	ldw	r5,216(sp)
 400266c:	d9002c17 	ldw	r4,176(sp)
 4002670:	d8800015 	stw	r2,0(sp)
 4002674:	01c000c4 	movi	r7,3
 4002678:	980d883a 	mov	r6,r19
 400267c:	da003d15 	stw	r8,244(sp)
 4002680:	4002db40 	call	4002db4 <_dtoa_r>
 4002684:	d8c02917 	ldw	r3,164(sp)
 4002688:	da003d17 	ldw	r8,244(sp)
 400268c:	1021883a 	mov	r16,r2
 4002690:	10f9883a 	add	fp,r2,r3
 4002694:	81000007 	ldb	r4,0(r16)
 4002698:	00800c04 	movi	r2,48
 400269c:	20805e26 	beq	r4,r2,4002818 <___vfprintf_internal_r+0x2088>
 40026a0:	d8c02617 	ldw	r3,152(sp)
 40026a4:	e0f9883a 	add	fp,fp,r3
 40026a8:	003e0a06 	br	4001ed4 <__alt_mem_SRAM+0xfbfe1ed4>
 40026ac:	00c00b44 	movi	r3,45
 40026b0:	24e0003c 	xorhi	r19,r4,32768
 40026b4:	d8c02a05 	stb	r3,168(sp)
 40026b8:	003de906 	br	4001e60 <__alt_mem_SRAM+0xfbfe1e60>
 40026bc:	d8c03217 	ldw	r3,200(sp)
 40026c0:	00c07a0e 	bge	zero,r3,40028ac <___vfprintf_internal_r+0x211c>
 40026c4:	00800044 	movi	r2,1
 40026c8:	d9003317 	ldw	r4,204(sp)
 40026cc:	1105883a 	add	r2,r2,r4
 40026d0:	d8802e15 	stw	r2,184(sp)
 40026d4:	10004e16 	blt	r2,zero,4002810 <___vfprintf_internal_r+0x2080>
 40026d8:	044019c4 	movi	r17,103
 40026dc:	003e2106 	br	4001f64 <__alt_mem_SRAM+0xfbfe1f64>
 40026e0:	d9002917 	ldw	r4,164(sp)
 40026e4:	d8802104 	addi	r2,sp,132
 40026e8:	d8800315 	stw	r2,12(sp)
 40026ec:	d9000015 	stw	r4,0(sp)
 40026f0:	d8802504 	addi	r2,sp,148
 40026f4:	d9403617 	ldw	r5,216(sp)
 40026f8:	d9002c17 	ldw	r4,176(sp)
 40026fc:	d8800215 	stw	r2,8(sp)
 4002700:	d8802604 	addi	r2,sp,152
 4002704:	d8800115 	stw	r2,4(sp)
 4002708:	01c000c4 	movi	r7,3
 400270c:	980d883a 	mov	r6,r19
 4002710:	da003d15 	stw	r8,244(sp)
 4002714:	4002db40 	call	4002db4 <_dtoa_r>
 4002718:	d8c02917 	ldw	r3,164(sp)
 400271c:	da003d17 	ldw	r8,244(sp)
 4002720:	1021883a 	mov	r16,r2
 4002724:	00801184 	movi	r2,70
 4002728:	80f9883a 	add	fp,r16,r3
 400272c:	88bfd926 	beq	r17,r2,4002694 <__alt_mem_SRAM+0xfbfe2694>
 4002730:	003de806 	br	4001ed4 <__alt_mem_SRAM+0xfbfe1ed4>
 4002734:	d9002917 	ldw	r4,164(sp)
 4002738:	00c04d0e 	bge	zero,r3,4002870 <___vfprintf_internal_r+0x20e0>
 400273c:	2000441e 	bne	r4,zero,4002850 <___vfprintf_internal_r+0x20c0>
 4002740:	9480004c 	andi	r18,r18,1
 4002744:	9000421e 	bne	r18,zero,4002850 <___vfprintf_internal_r+0x20c0>
 4002748:	1805883a 	mov	r2,r3
 400274c:	18007016 	blt	r3,zero,4002910 <___vfprintf_internal_r+0x2180>
 4002750:	d8c03217 	ldw	r3,200(sp)
 4002754:	d8c02e15 	stw	r3,184(sp)
 4002758:	003e0206 	br	4001f64 <__alt_mem_SRAM+0xfbfe1f64>
 400275c:	df0022c4 	addi	fp,sp,139
 4002760:	dc002915 	stw	r16,164(sp)
 4002764:	4027883a 	mov	r19,r8
 4002768:	e021883a 	mov	r16,fp
 400276c:	b009883a 	mov	r4,r22
 4002770:	01400284 	movi	r5,10
 4002774:	400a7400 	call	400a740 <__modsi3>
 4002778:	10800c04 	addi	r2,r2,48
 400277c:	843fffc4 	addi	r16,r16,-1
 4002780:	b009883a 	mov	r4,r22
 4002784:	01400284 	movi	r5,10
 4002788:	80800005 	stb	r2,0(r16)
 400278c:	400a6bc0 	call	400a6bc <__divsi3>
 4002790:	102d883a 	mov	r22,r2
 4002794:	00800244 	movi	r2,9
 4002798:	15bff416 	blt	r2,r22,400276c <__alt_mem_SRAM+0xfbfe276c>
 400279c:	9811883a 	mov	r8,r19
 40027a0:	b0800c04 	addi	r2,r22,48
 40027a4:	8027883a 	mov	r19,r16
 40027a8:	997fffc4 	addi	r5,r19,-1
 40027ac:	98bfffc5 	stb	r2,-1(r19)
 40027b0:	dc002917 	ldw	r16,164(sp)
 40027b4:	2f006a2e 	bgeu	r5,fp,4002960 <___vfprintf_internal_r+0x21d0>
 40027b8:	d9c02384 	addi	r7,sp,142
 40027bc:	3ccfc83a 	sub	r7,r7,r19
 40027c0:	d9002344 	addi	r4,sp,141
 40027c4:	e1cf883a 	add	r7,fp,r7
 40027c8:	00000106 	br	40027d0 <___vfprintf_internal_r+0x2040>
 40027cc:	28800003 	ldbu	r2,0(r5)
 40027d0:	20800005 	stb	r2,0(r4)
 40027d4:	21000044 	addi	r4,r4,1
 40027d8:	29400044 	addi	r5,r5,1
 40027dc:	393ffb1e 	bne	r7,r4,40027cc <__alt_mem_SRAM+0xfbfe27cc>
 40027e0:	d8802304 	addi	r2,sp,140
 40027e4:	14c5c83a 	sub	r2,r2,r19
 40027e8:	d8c02344 	addi	r3,sp,141
 40027ec:	1885883a 	add	r2,r3,r2
 40027f0:	003f7006 	br	40025b4 <__alt_mem_SRAM+0xfbfe25b4>
 40027f4:	0005883a 	mov	r2,zero
 40027f8:	003f0f06 	br	4002438 <__alt_mem_SRAM+0xfbfe2438>
 40027fc:	d8c03217 	ldw	r3,200(sp)
 4002800:	18c00044 	addi	r3,r3,1
 4002804:	d8c02e15 	stw	r3,184(sp)
 4002808:	1805883a 	mov	r2,r3
 400280c:	183fb20e 	bge	r3,zero,40026d8 <__alt_mem_SRAM+0xfbfe26d8>
 4002810:	0005883a 	mov	r2,zero
 4002814:	003fb006 	br	40026d8 <__alt_mem_SRAM+0xfbfe26d8>
 4002818:	d9003617 	ldw	r4,216(sp)
 400281c:	000d883a 	mov	r6,zero
 4002820:	000f883a 	mov	r7,zero
 4002824:	980b883a 	mov	r5,r19
 4002828:	d8c03c15 	stw	r3,240(sp)
 400282c:	da003d15 	stw	r8,244(sp)
 4002830:	400ba040 	call	400ba04 <__eqdf2>
 4002834:	d8c03c17 	ldw	r3,240(sp)
 4002838:	da003d17 	ldw	r8,244(sp)
 400283c:	103f9826 	beq	r2,zero,40026a0 <__alt_mem_SRAM+0xfbfe26a0>
 4002840:	00800044 	movi	r2,1
 4002844:	10c7c83a 	sub	r3,r2,r3
 4002848:	d8c02615 	stw	r3,152(sp)
 400284c:	003f9506 	br	40026a4 <__alt_mem_SRAM+0xfbfe26a4>
 4002850:	d9002917 	ldw	r4,164(sp)
 4002854:	d8c03217 	ldw	r3,200(sp)
 4002858:	20800044 	addi	r2,r4,1
 400285c:	1885883a 	add	r2,r3,r2
 4002860:	d8802e15 	stw	r2,184(sp)
 4002864:	103dbf0e 	bge	r2,zero,4001f64 <__alt_mem_SRAM+0xfbfe1f64>
 4002868:	0005883a 	mov	r2,zero
 400286c:	003dbd06 	br	4001f64 <__alt_mem_SRAM+0xfbfe1f64>
 4002870:	2000211e 	bne	r4,zero,40028f8 <___vfprintf_internal_r+0x2168>
 4002874:	9480004c 	andi	r18,r18,1
 4002878:	90001f1e 	bne	r18,zero,40028f8 <___vfprintf_internal_r+0x2168>
 400287c:	00800044 	movi	r2,1
 4002880:	d8802e15 	stw	r2,184(sp)
 4002884:	003db706 	br	4001f64 <__alt_mem_SRAM+0xfbfe1f64>
 4002888:	00800b44 	movi	r2,45
 400288c:	05adc83a 	sub	r22,zero,r22
 4002890:	d8802305 	stb	r2,140(sp)
 4002894:	003f3f06 	br	4002594 <__alt_mem_SRAM+0xfbfe2594>
 4002898:	0005883a 	mov	r2,zero
 400289c:	003f5206 	br	40025e8 <__alt_mem_SRAM+0xfbfe25e8>
 40028a0:	90a4703a 	and	r18,r18,r2
 40028a4:	903f4e26 	beq	r18,zero,40025e0 <__alt_mem_SRAM+0xfbfe25e0>
 40028a8:	003f4a06 	br	40025d4 <__alt_mem_SRAM+0xfbfe25d4>
 40028ac:	00800084 	movi	r2,2
 40028b0:	10c5c83a 	sub	r2,r2,r3
 40028b4:	003f8406 	br	40026c8 <__alt_mem_SRAM+0xfbfe26c8>
 40028b8:	d8802d17 	ldw	r2,180(sp)
 40028bc:	d9002d17 	ldw	r4,180(sp)
 40028c0:	ac400043 	ldbu	r17,1(r21)
 40028c4:	10800017 	ldw	r2,0(r2)
 40028c8:	582b883a 	mov	r21,r11
 40028cc:	d8802915 	stw	r2,164(sp)
 40028d0:	20800104 	addi	r2,r4,4
 40028d4:	d9002917 	ldw	r4,164(sp)
 40028d8:	d8802d15 	stw	r2,180(sp)
 40028dc:	203e7a0e 	bge	r4,zero,40022c8 <__alt_mem_SRAM+0xfbfe22c8>
 40028e0:	8c403fcc 	andi	r17,r17,255
 40028e4:	00bfffc4 	movi	r2,-1
 40028e8:	8c40201c 	xori	r17,r17,128
 40028ec:	d8802915 	stw	r2,164(sp)
 40028f0:	8c7fe004 	addi	r17,r17,-128
 40028f4:	00380706 	br	4000914 <__alt_mem_SRAM+0xfbfe0914>
 40028f8:	d8c02917 	ldw	r3,164(sp)
 40028fc:	18c00084 	addi	r3,r3,2
 4002900:	d8c02e15 	stw	r3,184(sp)
 4002904:	1805883a 	mov	r2,r3
 4002908:	183d960e 	bge	r3,zero,4001f64 <__alt_mem_SRAM+0xfbfe1f64>
 400290c:	003fd606 	br	4002868 <__alt_mem_SRAM+0xfbfe2868>
 4002910:	0005883a 	mov	r2,zero
 4002914:	003f8e06 	br	4002750 <__alt_mem_SRAM+0xfbfe2750>
 4002918:	9080004c 	andi	r2,r18,1
 400291c:	103f811e 	bne	r2,zero,4002724 <__alt_mem_SRAM+0xfbfe2724>
 4002920:	d8802117 	ldw	r2,132(sp)
 4002924:	1405c83a 	sub	r2,r2,r16
 4002928:	d8803315 	stw	r2,204(sp)
 400292c:	b47ef326 	beq	r22,r17,40024fc <__alt_mem_SRAM+0xfbfe24fc>
 4002930:	dd802617 	ldw	r22,152(sp)
 4002934:	003f1106 	br	400257c <__alt_mem_SRAM+0xfbfe257c>
 4002938:	d9c02785 	stb	r7,158(sp)
 400293c:	00390406 	br	4000d50 <__alt_mem_SRAM+0xfbfe0d50>
 4002940:	d9c02785 	stb	r7,158(sp)
 4002944:	0038d306 	br	4000c94 <__alt_mem_SRAM+0xfbfe0c94>
 4002948:	d9c02785 	stb	r7,158(sp)
 400294c:	003a6106 	br	40012d4 <__alt_mem_SRAM+0xfbfe12d4>
 4002950:	d9c02785 	stb	r7,158(sp)
 4002954:	003af806 	br	4001538 <__alt_mem_SRAM+0xfbfe1538>
 4002958:	0005883a 	mov	r2,zero
 400295c:	003d7e06 	br	4001f58 <__alt_mem_SRAM+0xfbfe1f58>
 4002960:	d8802344 	addi	r2,sp,141
 4002964:	003f1306 	br	40025b4 <__alt_mem_SRAM+0xfbfe25b4>
 4002968:	d9c02785 	stb	r7,158(sp)
 400296c:	00392306 	br	4000dfc <__alt_mem_SRAM+0xfbfe0dfc>
 4002970:	d9c02785 	stb	r7,158(sp)
 4002974:	003aa906 	br	400141c <__alt_mem_SRAM+0xfbfe141c>
 4002978:	d9c02785 	stb	r7,158(sp)
 400297c:	003a3d06 	br	4001274 <__alt_mem_SRAM+0xfbfe1274>
 4002980:	d9c02785 	stb	r7,158(sp)
 4002984:	003aca06 	br	40014b0 <__alt_mem_SRAM+0xfbfe14b0>

04002988 <__vfprintf_internal>:
 4002988:	00810074 	movhi	r2,1025
 400298c:	108a9904 	addi	r2,r2,10852
 4002990:	300f883a 	mov	r7,r6
 4002994:	280d883a 	mov	r6,r5
 4002998:	200b883a 	mov	r5,r4
 400299c:	11000017 	ldw	r4,0(r2)
 40029a0:	40007901 	jmpi	4000790 <___vfprintf_internal_r>

040029a4 <__sbprintf>:
 40029a4:	2880030b 	ldhu	r2,12(r5)
 40029a8:	2ac01917 	ldw	r11,100(r5)
 40029ac:	2a80038b 	ldhu	r10,14(r5)
 40029b0:	2a400717 	ldw	r9,28(r5)
 40029b4:	2a000917 	ldw	r8,36(r5)
 40029b8:	defee204 	addi	sp,sp,-1144
 40029bc:	00c10004 	movi	r3,1024
 40029c0:	dc011a15 	stw	r16,1128(sp)
 40029c4:	10bfff4c 	andi	r2,r2,65533
 40029c8:	2821883a 	mov	r16,r5
 40029cc:	d8cb883a 	add	r5,sp,r3
 40029d0:	dc811c15 	stw	r18,1136(sp)
 40029d4:	dc411b15 	stw	r17,1132(sp)
 40029d8:	dfc11d15 	stw	ra,1140(sp)
 40029dc:	2025883a 	mov	r18,r4
 40029e0:	d881030d 	sth	r2,1036(sp)
 40029e4:	dac11915 	stw	r11,1124(sp)
 40029e8:	da81038d 	sth	r10,1038(sp)
 40029ec:	da410715 	stw	r9,1052(sp)
 40029f0:	da010915 	stw	r8,1060(sp)
 40029f4:	dec10015 	stw	sp,1024(sp)
 40029f8:	dec10415 	stw	sp,1040(sp)
 40029fc:	d8c10215 	stw	r3,1032(sp)
 4002a00:	d8c10515 	stw	r3,1044(sp)
 4002a04:	d8010615 	stw	zero,1048(sp)
 4002a08:	40007900 	call	4000790 <___vfprintf_internal_r>
 4002a0c:	1023883a 	mov	r17,r2
 4002a10:	10000416 	blt	r2,zero,4002a24 <__sbprintf+0x80>
 4002a14:	d9410004 	addi	r5,sp,1024
 4002a18:	9009883a 	mov	r4,r18
 4002a1c:	40046580 	call	4004658 <_fflush_r>
 4002a20:	10000d1e 	bne	r2,zero,4002a58 <__sbprintf+0xb4>
 4002a24:	d881030b 	ldhu	r2,1036(sp)
 4002a28:	1080100c 	andi	r2,r2,64
 4002a2c:	10000326 	beq	r2,zero,4002a3c <__sbprintf+0x98>
 4002a30:	8080030b 	ldhu	r2,12(r16)
 4002a34:	10801014 	ori	r2,r2,64
 4002a38:	8080030d 	sth	r2,12(r16)
 4002a3c:	8805883a 	mov	r2,r17
 4002a40:	dfc11d17 	ldw	ra,1140(sp)
 4002a44:	dc811c17 	ldw	r18,1136(sp)
 4002a48:	dc411b17 	ldw	r17,1132(sp)
 4002a4c:	dc011a17 	ldw	r16,1128(sp)
 4002a50:	dec11e04 	addi	sp,sp,1144
 4002a54:	f800283a 	ret
 4002a58:	047fffc4 	movi	r17,-1
 4002a5c:	003ff106 	br	4002a24 <__alt_mem_SRAM+0xfbfe2a24>

04002a60 <__swsetup_r>:
 4002a60:	00810074 	movhi	r2,1025
 4002a64:	defffd04 	addi	sp,sp,-12
 4002a68:	108a9904 	addi	r2,r2,10852
 4002a6c:	dc400115 	stw	r17,4(sp)
 4002a70:	2023883a 	mov	r17,r4
 4002a74:	11000017 	ldw	r4,0(r2)
 4002a78:	dc000015 	stw	r16,0(sp)
 4002a7c:	dfc00215 	stw	ra,8(sp)
 4002a80:	2821883a 	mov	r16,r5
 4002a84:	20000226 	beq	r4,zero,4002a90 <__swsetup_r+0x30>
 4002a88:	20800e17 	ldw	r2,56(r4)
 4002a8c:	10003126 	beq	r2,zero,4002b54 <__swsetup_r+0xf4>
 4002a90:	8080030b 	ldhu	r2,12(r16)
 4002a94:	10c0020c 	andi	r3,r2,8
 4002a98:	1009883a 	mov	r4,r2
 4002a9c:	18000f26 	beq	r3,zero,4002adc <__swsetup_r+0x7c>
 4002aa0:	80c00417 	ldw	r3,16(r16)
 4002aa4:	18001526 	beq	r3,zero,4002afc <__swsetup_r+0x9c>
 4002aa8:	1100004c 	andi	r4,r2,1
 4002aac:	20001c1e 	bne	r4,zero,4002b20 <__swsetup_r+0xc0>
 4002ab0:	1080008c 	andi	r2,r2,2
 4002ab4:	1000291e 	bne	r2,zero,4002b5c <__swsetup_r+0xfc>
 4002ab8:	80800517 	ldw	r2,20(r16)
 4002abc:	80800215 	stw	r2,8(r16)
 4002ac0:	18001c26 	beq	r3,zero,4002b34 <__swsetup_r+0xd4>
 4002ac4:	0005883a 	mov	r2,zero
 4002ac8:	dfc00217 	ldw	ra,8(sp)
 4002acc:	dc400117 	ldw	r17,4(sp)
 4002ad0:	dc000017 	ldw	r16,0(sp)
 4002ad4:	dec00304 	addi	sp,sp,12
 4002ad8:	f800283a 	ret
 4002adc:	2080040c 	andi	r2,r4,16
 4002ae0:	10002e26 	beq	r2,zero,4002b9c <__swsetup_r+0x13c>
 4002ae4:	2080010c 	andi	r2,r4,4
 4002ae8:	10001e1e 	bne	r2,zero,4002b64 <__swsetup_r+0x104>
 4002aec:	80c00417 	ldw	r3,16(r16)
 4002af0:	20800214 	ori	r2,r4,8
 4002af4:	8080030d 	sth	r2,12(r16)
 4002af8:	183feb1e 	bne	r3,zero,4002aa8 <__alt_mem_SRAM+0xfbfe2aa8>
 4002afc:	1100a00c 	andi	r4,r2,640
 4002b00:	01408004 	movi	r5,512
 4002b04:	217fe826 	beq	r4,r5,4002aa8 <__alt_mem_SRAM+0xfbfe2aa8>
 4002b08:	800b883a 	mov	r5,r16
 4002b0c:	8809883a 	mov	r4,r17
 4002b10:	40055d80 	call	40055d8 <__smakebuf_r>
 4002b14:	8080030b 	ldhu	r2,12(r16)
 4002b18:	80c00417 	ldw	r3,16(r16)
 4002b1c:	003fe206 	br	4002aa8 <__alt_mem_SRAM+0xfbfe2aa8>
 4002b20:	80800517 	ldw	r2,20(r16)
 4002b24:	80000215 	stw	zero,8(r16)
 4002b28:	0085c83a 	sub	r2,zero,r2
 4002b2c:	80800615 	stw	r2,24(r16)
 4002b30:	183fe41e 	bne	r3,zero,4002ac4 <__alt_mem_SRAM+0xfbfe2ac4>
 4002b34:	80c0030b 	ldhu	r3,12(r16)
 4002b38:	0005883a 	mov	r2,zero
 4002b3c:	1900200c 	andi	r4,r3,128
 4002b40:	203fe126 	beq	r4,zero,4002ac8 <__alt_mem_SRAM+0xfbfe2ac8>
 4002b44:	18c01014 	ori	r3,r3,64
 4002b48:	80c0030d 	sth	r3,12(r16)
 4002b4c:	00bfffc4 	movi	r2,-1
 4002b50:	003fdd06 	br	4002ac8 <__alt_mem_SRAM+0xfbfe2ac8>
 4002b54:	4004a340 	call	4004a34 <__sinit>
 4002b58:	003fcd06 	br	4002a90 <__alt_mem_SRAM+0xfbfe2a90>
 4002b5c:	0005883a 	mov	r2,zero
 4002b60:	003fd606 	br	4002abc <__alt_mem_SRAM+0xfbfe2abc>
 4002b64:	81400c17 	ldw	r5,48(r16)
 4002b68:	28000626 	beq	r5,zero,4002b84 <__swsetup_r+0x124>
 4002b6c:	80801004 	addi	r2,r16,64
 4002b70:	28800326 	beq	r5,r2,4002b80 <__swsetup_r+0x120>
 4002b74:	8809883a 	mov	r4,r17
 4002b78:	4004ba80 	call	4004ba8 <_free_r>
 4002b7c:	8100030b 	ldhu	r4,12(r16)
 4002b80:	80000c15 	stw	zero,48(r16)
 4002b84:	80c00417 	ldw	r3,16(r16)
 4002b88:	00bff6c4 	movi	r2,-37
 4002b8c:	1108703a 	and	r4,r2,r4
 4002b90:	80000115 	stw	zero,4(r16)
 4002b94:	80c00015 	stw	r3,0(r16)
 4002b98:	003fd506 	br	4002af0 <__alt_mem_SRAM+0xfbfe2af0>
 4002b9c:	00800244 	movi	r2,9
 4002ba0:	88800015 	stw	r2,0(r17)
 4002ba4:	20801014 	ori	r2,r4,64
 4002ba8:	8080030d 	sth	r2,12(r16)
 4002bac:	00bfffc4 	movi	r2,-1
 4002bb0:	003fc506 	br	4002ac8 <__alt_mem_SRAM+0xfbfe2ac8>

04002bb4 <quorem>:
 4002bb4:	defff704 	addi	sp,sp,-36
 4002bb8:	dc800215 	stw	r18,8(sp)
 4002bbc:	20800417 	ldw	r2,16(r4)
 4002bc0:	2c800417 	ldw	r18,16(r5)
 4002bc4:	dfc00815 	stw	ra,32(sp)
 4002bc8:	ddc00715 	stw	r23,28(sp)
 4002bcc:	dd800615 	stw	r22,24(sp)
 4002bd0:	dd400515 	stw	r21,20(sp)
 4002bd4:	dd000415 	stw	r20,16(sp)
 4002bd8:	dcc00315 	stw	r19,12(sp)
 4002bdc:	dc400115 	stw	r17,4(sp)
 4002be0:	dc000015 	stw	r16,0(sp)
 4002be4:	14807116 	blt	r2,r18,4002dac <quorem+0x1f8>
 4002be8:	94bfffc4 	addi	r18,r18,-1
 4002bec:	94ad883a 	add	r22,r18,r18
 4002bf0:	b5ad883a 	add	r22,r22,r22
 4002bf4:	2c400504 	addi	r17,r5,20
 4002bf8:	8da9883a 	add	r20,r17,r22
 4002bfc:	25400504 	addi	r21,r4,20
 4002c00:	282f883a 	mov	r23,r5
 4002c04:	adad883a 	add	r22,r21,r22
 4002c08:	a1400017 	ldw	r5,0(r20)
 4002c0c:	2021883a 	mov	r16,r4
 4002c10:	b1000017 	ldw	r4,0(r22)
 4002c14:	29400044 	addi	r5,r5,1
 4002c18:	400a7b40 	call	400a7b4 <__udivsi3>
 4002c1c:	1027883a 	mov	r19,r2
 4002c20:	10002c26 	beq	r2,zero,4002cd4 <quorem+0x120>
 4002c24:	a813883a 	mov	r9,r21
 4002c28:	880b883a 	mov	r5,r17
 4002c2c:	0009883a 	mov	r4,zero
 4002c30:	000d883a 	mov	r6,zero
 4002c34:	2a000017 	ldw	r8,0(r5)
 4002c38:	49c00017 	ldw	r7,0(r9)
 4002c3c:	29400104 	addi	r5,r5,4
 4002c40:	40bfffcc 	andi	r2,r8,65535
 4002c44:	14c5383a 	mul	r2,r2,r19
 4002c48:	4010d43a 	srli	r8,r8,16
 4002c4c:	38ffffcc 	andi	r3,r7,65535
 4002c50:	1105883a 	add	r2,r2,r4
 4002c54:	1008d43a 	srli	r4,r2,16
 4002c58:	44d1383a 	mul	r8,r8,r19
 4002c5c:	198d883a 	add	r6,r3,r6
 4002c60:	10ffffcc 	andi	r3,r2,65535
 4002c64:	30c7c83a 	sub	r3,r6,r3
 4002c68:	380ed43a 	srli	r7,r7,16
 4002c6c:	4105883a 	add	r2,r8,r4
 4002c70:	180dd43a 	srai	r6,r3,16
 4002c74:	113fffcc 	andi	r4,r2,65535
 4002c78:	390fc83a 	sub	r7,r7,r4
 4002c7c:	398d883a 	add	r6,r7,r6
 4002c80:	300e943a 	slli	r7,r6,16
 4002c84:	18ffffcc 	andi	r3,r3,65535
 4002c88:	1008d43a 	srli	r4,r2,16
 4002c8c:	38ceb03a 	or	r7,r7,r3
 4002c90:	49c00015 	stw	r7,0(r9)
 4002c94:	300dd43a 	srai	r6,r6,16
 4002c98:	4a400104 	addi	r9,r9,4
 4002c9c:	a17fe52e 	bgeu	r20,r5,4002c34 <__alt_mem_SRAM+0xfbfe2c34>
 4002ca0:	b0800017 	ldw	r2,0(r22)
 4002ca4:	10000b1e 	bne	r2,zero,4002cd4 <quorem+0x120>
 4002ca8:	b0bfff04 	addi	r2,r22,-4
 4002cac:	a880082e 	bgeu	r21,r2,4002cd0 <quorem+0x11c>
 4002cb0:	b0ffff17 	ldw	r3,-4(r22)
 4002cb4:	18000326 	beq	r3,zero,4002cc4 <quorem+0x110>
 4002cb8:	00000506 	br	4002cd0 <quorem+0x11c>
 4002cbc:	10c00017 	ldw	r3,0(r2)
 4002cc0:	1800031e 	bne	r3,zero,4002cd0 <quorem+0x11c>
 4002cc4:	10bfff04 	addi	r2,r2,-4
 4002cc8:	94bfffc4 	addi	r18,r18,-1
 4002ccc:	a8bffb36 	bltu	r21,r2,4002cbc <__alt_mem_SRAM+0xfbfe2cbc>
 4002cd0:	84800415 	stw	r18,16(r16)
 4002cd4:	b80b883a 	mov	r5,r23
 4002cd8:	8009883a 	mov	r4,r16
 4002cdc:	4006d180 	call	4006d18 <__mcmp>
 4002ce0:	10002616 	blt	r2,zero,4002d7c <quorem+0x1c8>
 4002ce4:	9cc00044 	addi	r19,r19,1
 4002ce8:	a805883a 	mov	r2,r21
 4002cec:	000b883a 	mov	r5,zero
 4002cf0:	11000017 	ldw	r4,0(r2)
 4002cf4:	89800017 	ldw	r6,0(r17)
 4002cf8:	10800104 	addi	r2,r2,4
 4002cfc:	20ffffcc 	andi	r3,r4,65535
 4002d00:	194b883a 	add	r5,r3,r5
 4002d04:	30ffffcc 	andi	r3,r6,65535
 4002d08:	28c7c83a 	sub	r3,r5,r3
 4002d0c:	300cd43a 	srli	r6,r6,16
 4002d10:	2008d43a 	srli	r4,r4,16
 4002d14:	180bd43a 	srai	r5,r3,16
 4002d18:	18ffffcc 	andi	r3,r3,65535
 4002d1c:	2189c83a 	sub	r4,r4,r6
 4002d20:	2149883a 	add	r4,r4,r5
 4002d24:	200c943a 	slli	r6,r4,16
 4002d28:	8c400104 	addi	r17,r17,4
 4002d2c:	200bd43a 	srai	r5,r4,16
 4002d30:	30c6b03a 	or	r3,r6,r3
 4002d34:	10ffff15 	stw	r3,-4(r2)
 4002d38:	a47fed2e 	bgeu	r20,r17,4002cf0 <__alt_mem_SRAM+0xfbfe2cf0>
 4002d3c:	9485883a 	add	r2,r18,r18
 4002d40:	1085883a 	add	r2,r2,r2
 4002d44:	a887883a 	add	r3,r21,r2
 4002d48:	18800017 	ldw	r2,0(r3)
 4002d4c:	10000b1e 	bne	r2,zero,4002d7c <quorem+0x1c8>
 4002d50:	18bfff04 	addi	r2,r3,-4
 4002d54:	a880082e 	bgeu	r21,r2,4002d78 <quorem+0x1c4>
 4002d58:	18ffff17 	ldw	r3,-4(r3)
 4002d5c:	18000326 	beq	r3,zero,4002d6c <quorem+0x1b8>
 4002d60:	00000506 	br	4002d78 <quorem+0x1c4>
 4002d64:	10c00017 	ldw	r3,0(r2)
 4002d68:	1800031e 	bne	r3,zero,4002d78 <quorem+0x1c4>
 4002d6c:	10bfff04 	addi	r2,r2,-4
 4002d70:	94bfffc4 	addi	r18,r18,-1
 4002d74:	a8bffb36 	bltu	r21,r2,4002d64 <__alt_mem_SRAM+0xfbfe2d64>
 4002d78:	84800415 	stw	r18,16(r16)
 4002d7c:	9805883a 	mov	r2,r19
 4002d80:	dfc00817 	ldw	ra,32(sp)
 4002d84:	ddc00717 	ldw	r23,28(sp)
 4002d88:	dd800617 	ldw	r22,24(sp)
 4002d8c:	dd400517 	ldw	r21,20(sp)
 4002d90:	dd000417 	ldw	r20,16(sp)
 4002d94:	dcc00317 	ldw	r19,12(sp)
 4002d98:	dc800217 	ldw	r18,8(sp)
 4002d9c:	dc400117 	ldw	r17,4(sp)
 4002da0:	dc000017 	ldw	r16,0(sp)
 4002da4:	dec00904 	addi	sp,sp,36
 4002da8:	f800283a 	ret
 4002dac:	0005883a 	mov	r2,zero
 4002db0:	003ff306 	br	4002d80 <__alt_mem_SRAM+0xfbfe2d80>

04002db4 <_dtoa_r>:
 4002db4:	20801017 	ldw	r2,64(r4)
 4002db8:	deffde04 	addi	sp,sp,-136
 4002dbc:	df002015 	stw	fp,128(sp)
 4002dc0:	dcc01b15 	stw	r19,108(sp)
 4002dc4:	dc801a15 	stw	r18,104(sp)
 4002dc8:	dc401915 	stw	r17,100(sp)
 4002dcc:	dc001815 	stw	r16,96(sp)
 4002dd0:	dfc02115 	stw	ra,132(sp)
 4002dd4:	ddc01f15 	stw	r23,124(sp)
 4002dd8:	dd801e15 	stw	r22,120(sp)
 4002ddc:	dd401d15 	stw	r21,116(sp)
 4002de0:	dd001c15 	stw	r20,112(sp)
 4002de4:	d9c00315 	stw	r7,12(sp)
 4002de8:	2039883a 	mov	fp,r4
 4002dec:	3023883a 	mov	r17,r6
 4002df0:	2825883a 	mov	r18,r5
 4002df4:	dc002417 	ldw	r16,144(sp)
 4002df8:	3027883a 	mov	r19,r6
 4002dfc:	10000826 	beq	r2,zero,4002e20 <_dtoa_r+0x6c>
 4002e00:	21801117 	ldw	r6,68(r4)
 4002e04:	00c00044 	movi	r3,1
 4002e08:	100b883a 	mov	r5,r2
 4002e0c:	1986983a 	sll	r3,r3,r6
 4002e10:	11800115 	stw	r6,4(r2)
 4002e14:	10c00215 	stw	r3,8(r2)
 4002e18:	40064f80 	call	40064f8 <_Bfree>
 4002e1c:	e0001015 	stw	zero,64(fp)
 4002e20:	88002e16 	blt	r17,zero,4002edc <_dtoa_r+0x128>
 4002e24:	80000015 	stw	zero,0(r16)
 4002e28:	889ffc2c 	andhi	r2,r17,32752
 4002e2c:	00dffc34 	movhi	r3,32752
 4002e30:	10c01c26 	beq	r2,r3,4002ea4 <_dtoa_r+0xf0>
 4002e34:	000d883a 	mov	r6,zero
 4002e38:	000f883a 	mov	r7,zero
 4002e3c:	9009883a 	mov	r4,r18
 4002e40:	980b883a 	mov	r5,r19
 4002e44:	400ba040 	call	400ba04 <__eqdf2>
 4002e48:	10002b1e 	bne	r2,zero,4002ef8 <_dtoa_r+0x144>
 4002e4c:	d9c02317 	ldw	r7,140(sp)
 4002e50:	00800044 	movi	r2,1
 4002e54:	38800015 	stw	r2,0(r7)
 4002e58:	d8802517 	ldw	r2,148(sp)
 4002e5c:	10019e26 	beq	r2,zero,40034d8 <_dtoa_r+0x724>
 4002e60:	d8c02517 	ldw	r3,148(sp)
 4002e64:	00810074 	movhi	r2,1025
 4002e68:	1082f344 	addi	r2,r2,3021
 4002e6c:	18800015 	stw	r2,0(r3)
 4002e70:	10bfffc4 	addi	r2,r2,-1
 4002e74:	dfc02117 	ldw	ra,132(sp)
 4002e78:	df002017 	ldw	fp,128(sp)
 4002e7c:	ddc01f17 	ldw	r23,124(sp)
 4002e80:	dd801e17 	ldw	r22,120(sp)
 4002e84:	dd401d17 	ldw	r21,116(sp)
 4002e88:	dd001c17 	ldw	r20,112(sp)
 4002e8c:	dcc01b17 	ldw	r19,108(sp)
 4002e90:	dc801a17 	ldw	r18,104(sp)
 4002e94:	dc401917 	ldw	r17,100(sp)
 4002e98:	dc001817 	ldw	r16,96(sp)
 4002e9c:	dec02204 	addi	sp,sp,136
 4002ea0:	f800283a 	ret
 4002ea4:	d8c02317 	ldw	r3,140(sp)
 4002ea8:	0089c3c4 	movi	r2,9999
 4002eac:	18800015 	stw	r2,0(r3)
 4002eb0:	90017726 	beq	r18,zero,4003490 <_dtoa_r+0x6dc>
 4002eb4:	00810074 	movhi	r2,1025
 4002eb8:	1082ff04 	addi	r2,r2,3068
 4002ebc:	d9002517 	ldw	r4,148(sp)
 4002ec0:	203fec26 	beq	r4,zero,4002e74 <__alt_mem_SRAM+0xfbfe2e74>
 4002ec4:	10c000c7 	ldb	r3,3(r2)
 4002ec8:	1801781e 	bne	r3,zero,40034ac <_dtoa_r+0x6f8>
 4002ecc:	10c000c4 	addi	r3,r2,3
 4002ed0:	d9802517 	ldw	r6,148(sp)
 4002ed4:	30c00015 	stw	r3,0(r6)
 4002ed8:	003fe606 	br	4002e74 <__alt_mem_SRAM+0xfbfe2e74>
 4002edc:	04e00034 	movhi	r19,32768
 4002ee0:	9cffffc4 	addi	r19,r19,-1
 4002ee4:	00800044 	movi	r2,1
 4002ee8:	8ce6703a 	and	r19,r17,r19
 4002eec:	80800015 	stw	r2,0(r16)
 4002ef0:	9823883a 	mov	r17,r19
 4002ef4:	003fcc06 	br	4002e28 <__alt_mem_SRAM+0xfbfe2e28>
 4002ef8:	d8800204 	addi	r2,sp,8
 4002efc:	d8800015 	stw	r2,0(sp)
 4002f00:	d9c00104 	addi	r7,sp,4
 4002f04:	900b883a 	mov	r5,r18
 4002f08:	980d883a 	mov	r6,r19
 4002f0c:	e009883a 	mov	r4,fp
 4002f10:	8820d53a 	srli	r16,r17,20
 4002f14:	40070e40 	call	40070e4 <__d2b>
 4002f18:	d8800915 	stw	r2,36(sp)
 4002f1c:	8001651e 	bne	r16,zero,40034b4 <_dtoa_r+0x700>
 4002f20:	dd800217 	ldw	r22,8(sp)
 4002f24:	dc000117 	ldw	r16,4(sp)
 4002f28:	00800804 	movi	r2,32
 4002f2c:	b421883a 	add	r16,r22,r16
 4002f30:	80c10c84 	addi	r3,r16,1074
 4002f34:	10c2d10e 	bge	r2,r3,4003a7c <_dtoa_r+0xcc8>
 4002f38:	00801004 	movi	r2,64
 4002f3c:	81010484 	addi	r4,r16,1042
 4002f40:	10c7c83a 	sub	r3,r2,r3
 4002f44:	9108d83a 	srl	r4,r18,r4
 4002f48:	88e2983a 	sll	r17,r17,r3
 4002f4c:	2448b03a 	or	r4,r4,r17
 4002f50:	400cdcc0 	call	400cdcc <__floatunsidf>
 4002f54:	017f8434 	movhi	r5,65040
 4002f58:	01800044 	movi	r6,1
 4002f5c:	1009883a 	mov	r4,r2
 4002f60:	194b883a 	add	r5,r3,r5
 4002f64:	843fffc4 	addi	r16,r16,-1
 4002f68:	d9801115 	stw	r6,68(sp)
 4002f6c:	000d883a 	mov	r6,zero
 4002f70:	01cffe34 	movhi	r7,16376
 4002f74:	400c3740 	call	400c374 <__subdf3>
 4002f78:	0198dbf4 	movhi	r6,25455
 4002f7c:	01cff4f4 	movhi	r7,16339
 4002f80:	3190d844 	addi	r6,r6,17249
 4002f84:	39e1e9c4 	addi	r7,r7,-30809
 4002f88:	1009883a 	mov	r4,r2
 4002f8c:	180b883a 	mov	r5,r3
 4002f90:	400bc5c0 	call	400bc5c <__muldf3>
 4002f94:	01a2d874 	movhi	r6,35681
 4002f98:	01cff1f4 	movhi	r7,16327
 4002f9c:	31b22cc4 	addi	r6,r6,-14157
 4002fa0:	39e28a04 	addi	r7,r7,-30168
 4002fa4:	180b883a 	mov	r5,r3
 4002fa8:	1009883a 	mov	r4,r2
 4002fac:	400a8700 	call	400a870 <__adddf3>
 4002fb0:	8009883a 	mov	r4,r16
 4002fb4:	1029883a 	mov	r20,r2
 4002fb8:	1823883a 	mov	r17,r3
 4002fbc:	400ccf00 	call	400ccf0 <__floatsidf>
 4002fc0:	019427f4 	movhi	r6,20639
 4002fc4:	01cff4f4 	movhi	r7,16339
 4002fc8:	319e7ec4 	addi	r6,r6,31227
 4002fcc:	39d104c4 	addi	r7,r7,17427
 4002fd0:	1009883a 	mov	r4,r2
 4002fd4:	180b883a 	mov	r5,r3
 4002fd8:	400bc5c0 	call	400bc5c <__muldf3>
 4002fdc:	100d883a 	mov	r6,r2
 4002fe0:	180f883a 	mov	r7,r3
 4002fe4:	a009883a 	mov	r4,r20
 4002fe8:	880b883a 	mov	r5,r17
 4002fec:	400a8700 	call	400a870 <__adddf3>
 4002ff0:	1009883a 	mov	r4,r2
 4002ff4:	180b883a 	mov	r5,r3
 4002ff8:	1029883a 	mov	r20,r2
 4002ffc:	1823883a 	mov	r17,r3
 4003000:	400cc700 	call	400cc70 <__fixdfsi>
 4003004:	000d883a 	mov	r6,zero
 4003008:	000f883a 	mov	r7,zero
 400300c:	a009883a 	mov	r4,r20
 4003010:	880b883a 	mov	r5,r17
 4003014:	d8800515 	stw	r2,20(sp)
 4003018:	400bb680 	call	400bb68 <__ledf2>
 400301c:	10028716 	blt	r2,zero,4003a3c <_dtoa_r+0xc88>
 4003020:	d8c00517 	ldw	r3,20(sp)
 4003024:	00800584 	movi	r2,22
 4003028:	10c27536 	bltu	r2,r3,4003a00 <_dtoa_r+0xc4c>
 400302c:	180490fa 	slli	r2,r3,3
 4003030:	00c10074 	movhi	r3,1025
 4003034:	18c31b04 	addi	r3,r3,3180
 4003038:	1885883a 	add	r2,r3,r2
 400303c:	11000017 	ldw	r4,0(r2)
 4003040:	11400117 	ldw	r5,4(r2)
 4003044:	900d883a 	mov	r6,r18
 4003048:	980f883a 	mov	r7,r19
 400304c:	400ba8c0 	call	400ba8c <__gedf2>
 4003050:	00828d0e 	bge	zero,r2,4003a88 <_dtoa_r+0xcd4>
 4003054:	d9000517 	ldw	r4,20(sp)
 4003058:	d8000e15 	stw	zero,56(sp)
 400305c:	213fffc4 	addi	r4,r4,-1
 4003060:	d9000515 	stw	r4,20(sp)
 4003064:	b42dc83a 	sub	r22,r22,r16
 4003068:	b5bfffc4 	addi	r22,r22,-1
 400306c:	b0026f16 	blt	r22,zero,4003a2c <_dtoa_r+0xc78>
 4003070:	d8000815 	stw	zero,32(sp)
 4003074:	d9c00517 	ldw	r7,20(sp)
 4003078:	38026416 	blt	r7,zero,4003a0c <_dtoa_r+0xc58>
 400307c:	b1ed883a 	add	r22,r22,r7
 4003080:	d9c00d15 	stw	r7,52(sp)
 4003084:	d8000a15 	stw	zero,40(sp)
 4003088:	d9800317 	ldw	r6,12(sp)
 400308c:	00800244 	movi	r2,9
 4003090:	11811436 	bltu	r2,r6,40034e4 <_dtoa_r+0x730>
 4003094:	00800144 	movi	r2,5
 4003098:	1184e10e 	bge	r2,r6,4004420 <_dtoa_r+0x166c>
 400309c:	31bfff04 	addi	r6,r6,-4
 40030a0:	d9800315 	stw	r6,12(sp)
 40030a4:	0023883a 	mov	r17,zero
 40030a8:	d9800317 	ldw	r6,12(sp)
 40030ac:	008000c4 	movi	r2,3
 40030b0:	30836726 	beq	r6,r2,4003e50 <_dtoa_r+0x109c>
 40030b4:	1183410e 	bge	r2,r6,4003dbc <_dtoa_r+0x1008>
 40030b8:	d9c00317 	ldw	r7,12(sp)
 40030bc:	00800104 	movi	r2,4
 40030c0:	38827c26 	beq	r7,r2,4003ab4 <_dtoa_r+0xd00>
 40030c4:	00800144 	movi	r2,5
 40030c8:	3884c41e 	bne	r7,r2,40043dc <_dtoa_r+0x1628>
 40030cc:	00800044 	movi	r2,1
 40030d0:	d8800b15 	stw	r2,44(sp)
 40030d4:	d8c00517 	ldw	r3,20(sp)
 40030d8:	d9002217 	ldw	r4,136(sp)
 40030dc:	1907883a 	add	r3,r3,r4
 40030e0:	19800044 	addi	r6,r3,1
 40030e4:	d8c00c15 	stw	r3,48(sp)
 40030e8:	d9800615 	stw	r6,24(sp)
 40030ec:	0183a40e 	bge	zero,r6,4003f80 <_dtoa_r+0x11cc>
 40030f0:	d9800617 	ldw	r6,24(sp)
 40030f4:	3021883a 	mov	r16,r6
 40030f8:	e0001115 	stw	zero,68(fp)
 40030fc:	008005c4 	movi	r2,23
 4003100:	1184c92e 	bgeu	r2,r6,4004428 <_dtoa_r+0x1674>
 4003104:	00c00044 	movi	r3,1
 4003108:	00800104 	movi	r2,4
 400310c:	1085883a 	add	r2,r2,r2
 4003110:	11000504 	addi	r4,r2,20
 4003114:	180b883a 	mov	r5,r3
 4003118:	18c00044 	addi	r3,r3,1
 400311c:	313ffb2e 	bgeu	r6,r4,400310c <__alt_mem_SRAM+0xfbfe310c>
 4003120:	e1401115 	stw	r5,68(fp)
 4003124:	e009883a 	mov	r4,fp
 4003128:	40064500 	call	4006450 <_Balloc>
 400312c:	d8800715 	stw	r2,28(sp)
 4003130:	e0801015 	stw	r2,64(fp)
 4003134:	00800384 	movi	r2,14
 4003138:	1400f736 	bltu	r2,r16,4003518 <_dtoa_r+0x764>
 400313c:	8800f626 	beq	r17,zero,4003518 <_dtoa_r+0x764>
 4003140:	d9c00517 	ldw	r7,20(sp)
 4003144:	01c39a0e 	bge	zero,r7,4003fb0 <_dtoa_r+0x11fc>
 4003148:	388003cc 	andi	r2,r7,15
 400314c:	100490fa 	slli	r2,r2,3
 4003150:	382bd13a 	srai	r21,r7,4
 4003154:	00c10074 	movhi	r3,1025
 4003158:	18c31b04 	addi	r3,r3,3180
 400315c:	1885883a 	add	r2,r3,r2
 4003160:	a8c0040c 	andi	r3,r21,16
 4003164:	12400017 	ldw	r9,0(r2)
 4003168:	12000117 	ldw	r8,4(r2)
 400316c:	18037926 	beq	r3,zero,4003f54 <_dtoa_r+0x11a0>
 4003170:	00810074 	movhi	r2,1025
 4003174:	10831104 	addi	r2,r2,3140
 4003178:	11800817 	ldw	r6,32(r2)
 400317c:	11c00917 	ldw	r7,36(r2)
 4003180:	9009883a 	mov	r4,r18
 4003184:	980b883a 	mov	r5,r19
 4003188:	da001715 	stw	r8,92(sp)
 400318c:	da401615 	stw	r9,88(sp)
 4003190:	400b11c0 	call	400b11c <__divdf3>
 4003194:	da001717 	ldw	r8,92(sp)
 4003198:	da401617 	ldw	r9,88(sp)
 400319c:	ad4003cc 	andi	r21,r21,15
 40031a0:	040000c4 	movi	r16,3
 40031a4:	1023883a 	mov	r17,r2
 40031a8:	1829883a 	mov	r20,r3
 40031ac:	a8001126 	beq	r21,zero,40031f4 <_dtoa_r+0x440>
 40031b0:	05c10074 	movhi	r23,1025
 40031b4:	bdc31104 	addi	r23,r23,3140
 40031b8:	4805883a 	mov	r2,r9
 40031bc:	4007883a 	mov	r3,r8
 40031c0:	a980004c 	andi	r6,r21,1
 40031c4:	1009883a 	mov	r4,r2
 40031c8:	a82bd07a 	srai	r21,r21,1
 40031cc:	180b883a 	mov	r5,r3
 40031d0:	30000426 	beq	r6,zero,40031e4 <_dtoa_r+0x430>
 40031d4:	b9800017 	ldw	r6,0(r23)
 40031d8:	b9c00117 	ldw	r7,4(r23)
 40031dc:	84000044 	addi	r16,r16,1
 40031e0:	400bc5c0 	call	400bc5c <__muldf3>
 40031e4:	bdc00204 	addi	r23,r23,8
 40031e8:	a83ff51e 	bne	r21,zero,40031c0 <__alt_mem_SRAM+0xfbfe31c0>
 40031ec:	1013883a 	mov	r9,r2
 40031f0:	1811883a 	mov	r8,r3
 40031f4:	480d883a 	mov	r6,r9
 40031f8:	400f883a 	mov	r7,r8
 40031fc:	8809883a 	mov	r4,r17
 4003200:	a00b883a 	mov	r5,r20
 4003204:	400b11c0 	call	400b11c <__divdf3>
 4003208:	d8800f15 	stw	r2,60(sp)
 400320c:	d8c01015 	stw	r3,64(sp)
 4003210:	d8c00e17 	ldw	r3,56(sp)
 4003214:	18000626 	beq	r3,zero,4003230 <_dtoa_r+0x47c>
 4003218:	d9000f17 	ldw	r4,60(sp)
 400321c:	d9401017 	ldw	r5,64(sp)
 4003220:	000d883a 	mov	r6,zero
 4003224:	01cffc34 	movhi	r7,16368
 4003228:	400bb680 	call	400bb68 <__ledf2>
 400322c:	10040b16 	blt	r2,zero,400425c <_dtoa_r+0x14a8>
 4003230:	8009883a 	mov	r4,r16
 4003234:	400ccf00 	call	400ccf0 <__floatsidf>
 4003238:	d9800f17 	ldw	r6,60(sp)
 400323c:	d9c01017 	ldw	r7,64(sp)
 4003240:	1009883a 	mov	r4,r2
 4003244:	180b883a 	mov	r5,r3
 4003248:	400bc5c0 	call	400bc5c <__muldf3>
 400324c:	000d883a 	mov	r6,zero
 4003250:	01d00734 	movhi	r7,16412
 4003254:	1009883a 	mov	r4,r2
 4003258:	180b883a 	mov	r5,r3
 400325c:	400a8700 	call	400a870 <__adddf3>
 4003260:	1021883a 	mov	r16,r2
 4003264:	d8800617 	ldw	r2,24(sp)
 4003268:	047f3034 	movhi	r17,64704
 400326c:	1c63883a 	add	r17,r3,r17
 4003270:	10031826 	beq	r2,zero,4003ed4 <_dtoa_r+0x1120>
 4003274:	d8c00517 	ldw	r3,20(sp)
 4003278:	db000617 	ldw	r12,24(sp)
 400327c:	d8c01315 	stw	r3,76(sp)
 4003280:	d9000b17 	ldw	r4,44(sp)
 4003284:	20038f26 	beq	r4,zero,40040c4 <_dtoa_r+0x1310>
 4003288:	60bfffc4 	addi	r2,r12,-1
 400328c:	100490fa 	slli	r2,r2,3
 4003290:	00c10074 	movhi	r3,1025
 4003294:	18c31b04 	addi	r3,r3,3180
 4003298:	1885883a 	add	r2,r3,r2
 400329c:	11800017 	ldw	r6,0(r2)
 40032a0:	11c00117 	ldw	r7,4(r2)
 40032a4:	d8800717 	ldw	r2,28(sp)
 40032a8:	0009883a 	mov	r4,zero
 40032ac:	014ff834 	movhi	r5,16352
 40032b0:	db001615 	stw	r12,88(sp)
 40032b4:	15c00044 	addi	r23,r2,1
 40032b8:	400b11c0 	call	400b11c <__divdf3>
 40032bc:	800d883a 	mov	r6,r16
 40032c0:	880f883a 	mov	r7,r17
 40032c4:	1009883a 	mov	r4,r2
 40032c8:	180b883a 	mov	r5,r3
 40032cc:	400c3740 	call	400c374 <__subdf3>
 40032d0:	d9401017 	ldw	r5,64(sp)
 40032d4:	d9000f17 	ldw	r4,60(sp)
 40032d8:	102b883a 	mov	r21,r2
 40032dc:	d8c01215 	stw	r3,72(sp)
 40032e0:	400cc700 	call	400cc70 <__fixdfsi>
 40032e4:	1009883a 	mov	r4,r2
 40032e8:	1029883a 	mov	r20,r2
 40032ec:	400ccf00 	call	400ccf0 <__floatsidf>
 40032f0:	d9000f17 	ldw	r4,60(sp)
 40032f4:	d9401017 	ldw	r5,64(sp)
 40032f8:	100d883a 	mov	r6,r2
 40032fc:	180f883a 	mov	r7,r3
 4003300:	400c3740 	call	400c374 <__subdf3>
 4003304:	1823883a 	mov	r17,r3
 4003308:	d8c00717 	ldw	r3,28(sp)
 400330c:	d9401217 	ldw	r5,72(sp)
 4003310:	a2000c04 	addi	r8,r20,48
 4003314:	1021883a 	mov	r16,r2
 4003318:	1a000005 	stb	r8,0(r3)
 400331c:	800d883a 	mov	r6,r16
 4003320:	880f883a 	mov	r7,r17
 4003324:	a809883a 	mov	r4,r21
 4003328:	4029883a 	mov	r20,r8
 400332c:	400ba8c0 	call	400ba8c <__gedf2>
 4003330:	00841d16 	blt	zero,r2,40043a8 <_dtoa_r+0x15f4>
 4003334:	800d883a 	mov	r6,r16
 4003338:	880f883a 	mov	r7,r17
 400333c:	0009883a 	mov	r4,zero
 4003340:	014ffc34 	movhi	r5,16368
 4003344:	400c3740 	call	400c374 <__subdf3>
 4003348:	d9401217 	ldw	r5,72(sp)
 400334c:	100d883a 	mov	r6,r2
 4003350:	180f883a 	mov	r7,r3
 4003354:	a809883a 	mov	r4,r21
 4003358:	400ba8c0 	call	400ba8c <__gedf2>
 400335c:	db001617 	ldw	r12,88(sp)
 4003360:	00840e16 	blt	zero,r2,400439c <_dtoa_r+0x15e8>
 4003364:	00800044 	movi	r2,1
 4003368:	13006b0e 	bge	r2,r12,4003518 <_dtoa_r+0x764>
 400336c:	d9000717 	ldw	r4,28(sp)
 4003370:	dd800f15 	stw	r22,60(sp)
 4003374:	dcc01015 	stw	r19,64(sp)
 4003378:	2319883a 	add	r12,r4,r12
 400337c:	dcc01217 	ldw	r19,72(sp)
 4003380:	602d883a 	mov	r22,r12
 4003384:	dc801215 	stw	r18,72(sp)
 4003388:	b825883a 	mov	r18,r23
 400338c:	00000906 	br	40033b4 <_dtoa_r+0x600>
 4003390:	400c3740 	call	400c374 <__subdf3>
 4003394:	a80d883a 	mov	r6,r21
 4003398:	980f883a 	mov	r7,r19
 400339c:	1009883a 	mov	r4,r2
 40033a0:	180b883a 	mov	r5,r3
 40033a4:	400bb680 	call	400bb68 <__ledf2>
 40033a8:	1003e816 	blt	r2,zero,400434c <_dtoa_r+0x1598>
 40033ac:	b825883a 	mov	r18,r23
 40033b0:	bd83e926 	beq	r23,r22,4004358 <_dtoa_r+0x15a4>
 40033b4:	a809883a 	mov	r4,r21
 40033b8:	980b883a 	mov	r5,r19
 40033bc:	000d883a 	mov	r6,zero
 40033c0:	01d00934 	movhi	r7,16420
 40033c4:	400bc5c0 	call	400bc5c <__muldf3>
 40033c8:	000d883a 	mov	r6,zero
 40033cc:	01d00934 	movhi	r7,16420
 40033d0:	8009883a 	mov	r4,r16
 40033d4:	880b883a 	mov	r5,r17
 40033d8:	102b883a 	mov	r21,r2
 40033dc:	1827883a 	mov	r19,r3
 40033e0:	400bc5c0 	call	400bc5c <__muldf3>
 40033e4:	180b883a 	mov	r5,r3
 40033e8:	1009883a 	mov	r4,r2
 40033ec:	1821883a 	mov	r16,r3
 40033f0:	1023883a 	mov	r17,r2
 40033f4:	400cc700 	call	400cc70 <__fixdfsi>
 40033f8:	1009883a 	mov	r4,r2
 40033fc:	1029883a 	mov	r20,r2
 4003400:	400ccf00 	call	400ccf0 <__floatsidf>
 4003404:	8809883a 	mov	r4,r17
 4003408:	800b883a 	mov	r5,r16
 400340c:	100d883a 	mov	r6,r2
 4003410:	180f883a 	mov	r7,r3
 4003414:	400c3740 	call	400c374 <__subdf3>
 4003418:	a5000c04 	addi	r20,r20,48
 400341c:	a80d883a 	mov	r6,r21
 4003420:	980f883a 	mov	r7,r19
 4003424:	1009883a 	mov	r4,r2
 4003428:	180b883a 	mov	r5,r3
 400342c:	95000005 	stb	r20,0(r18)
 4003430:	1021883a 	mov	r16,r2
 4003434:	1823883a 	mov	r17,r3
 4003438:	400bb680 	call	400bb68 <__ledf2>
 400343c:	bdc00044 	addi	r23,r23,1
 4003440:	800d883a 	mov	r6,r16
 4003444:	880f883a 	mov	r7,r17
 4003448:	0009883a 	mov	r4,zero
 400344c:	014ffc34 	movhi	r5,16368
 4003450:	103fcf0e 	bge	r2,zero,4003390 <__alt_mem_SRAM+0xfbfe3390>
 4003454:	d8c01317 	ldw	r3,76(sp)
 4003458:	d8c00515 	stw	r3,20(sp)
 400345c:	d9400917 	ldw	r5,36(sp)
 4003460:	e009883a 	mov	r4,fp
 4003464:	40064f80 	call	40064f8 <_Bfree>
 4003468:	d9000517 	ldw	r4,20(sp)
 400346c:	d9802317 	ldw	r6,140(sp)
 4003470:	d9c02517 	ldw	r7,148(sp)
 4003474:	b8000005 	stb	zero,0(r23)
 4003478:	20800044 	addi	r2,r4,1
 400347c:	30800015 	stw	r2,0(r6)
 4003480:	3802aa26 	beq	r7,zero,4003f2c <_dtoa_r+0x1178>
 4003484:	3dc00015 	stw	r23,0(r7)
 4003488:	d8800717 	ldw	r2,28(sp)
 400348c:	003e7906 	br	4002e74 <__alt_mem_SRAM+0xfbfe2e74>
 4003490:	00800434 	movhi	r2,16
 4003494:	10bfffc4 	addi	r2,r2,-1
 4003498:	88a2703a 	and	r17,r17,r2
 400349c:	883e851e 	bne	r17,zero,4002eb4 <__alt_mem_SRAM+0xfbfe2eb4>
 40034a0:	00810074 	movhi	r2,1025
 40034a4:	1082fc04 	addi	r2,r2,3056
 40034a8:	003e8406 	br	4002ebc <__alt_mem_SRAM+0xfbfe2ebc>
 40034ac:	10c00204 	addi	r3,r2,8
 40034b0:	003e8706 	br	4002ed0 <__alt_mem_SRAM+0xfbfe2ed0>
 40034b4:	01400434 	movhi	r5,16
 40034b8:	297fffc4 	addi	r5,r5,-1
 40034bc:	994a703a 	and	r5,r19,r5
 40034c0:	9009883a 	mov	r4,r18
 40034c4:	843f0044 	addi	r16,r16,-1023
 40034c8:	294ffc34 	orhi	r5,r5,16368
 40034cc:	dd800217 	ldw	r22,8(sp)
 40034d0:	d8001115 	stw	zero,68(sp)
 40034d4:	003ea506 	br	4002f6c <__alt_mem_SRAM+0xfbfe2f6c>
 40034d8:	00810074 	movhi	r2,1025
 40034dc:	1082f304 	addi	r2,r2,3020
 40034e0:	003e6406 	br	4002e74 <__alt_mem_SRAM+0xfbfe2e74>
 40034e4:	e0001115 	stw	zero,68(fp)
 40034e8:	000b883a 	mov	r5,zero
 40034ec:	e009883a 	mov	r4,fp
 40034f0:	40064500 	call	4006450 <_Balloc>
 40034f4:	01bfffc4 	movi	r6,-1
 40034f8:	01c00044 	movi	r7,1
 40034fc:	d8800715 	stw	r2,28(sp)
 4003500:	d9800c15 	stw	r6,48(sp)
 4003504:	e0801015 	stw	r2,64(fp)
 4003508:	d8000315 	stw	zero,12(sp)
 400350c:	d9c00b15 	stw	r7,44(sp)
 4003510:	d9800615 	stw	r6,24(sp)
 4003514:	d8002215 	stw	zero,136(sp)
 4003518:	d8800117 	ldw	r2,4(sp)
 400351c:	10008916 	blt	r2,zero,4003744 <_dtoa_r+0x990>
 4003520:	d9000517 	ldw	r4,20(sp)
 4003524:	00c00384 	movi	r3,14
 4003528:	19008616 	blt	r3,r4,4003744 <_dtoa_r+0x990>
 400352c:	200490fa 	slli	r2,r4,3
 4003530:	00c10074 	movhi	r3,1025
 4003534:	d9802217 	ldw	r6,136(sp)
 4003538:	18c31b04 	addi	r3,r3,3180
 400353c:	1885883a 	add	r2,r3,r2
 4003540:	14000017 	ldw	r16,0(r2)
 4003544:	14400117 	ldw	r17,4(r2)
 4003548:	30016316 	blt	r6,zero,4003ad8 <_dtoa_r+0xd24>
 400354c:	800d883a 	mov	r6,r16
 4003550:	880f883a 	mov	r7,r17
 4003554:	9009883a 	mov	r4,r18
 4003558:	980b883a 	mov	r5,r19
 400355c:	400b11c0 	call	400b11c <__divdf3>
 4003560:	180b883a 	mov	r5,r3
 4003564:	1009883a 	mov	r4,r2
 4003568:	400cc700 	call	400cc70 <__fixdfsi>
 400356c:	1009883a 	mov	r4,r2
 4003570:	102b883a 	mov	r21,r2
 4003574:	400ccf00 	call	400ccf0 <__floatsidf>
 4003578:	800d883a 	mov	r6,r16
 400357c:	880f883a 	mov	r7,r17
 4003580:	1009883a 	mov	r4,r2
 4003584:	180b883a 	mov	r5,r3
 4003588:	400bc5c0 	call	400bc5c <__muldf3>
 400358c:	100d883a 	mov	r6,r2
 4003590:	180f883a 	mov	r7,r3
 4003594:	9009883a 	mov	r4,r18
 4003598:	980b883a 	mov	r5,r19
 400359c:	400c3740 	call	400c374 <__subdf3>
 40035a0:	d9c00717 	ldw	r7,28(sp)
 40035a4:	1009883a 	mov	r4,r2
 40035a8:	a8800c04 	addi	r2,r21,48
 40035ac:	38800005 	stb	r2,0(r7)
 40035b0:	3dc00044 	addi	r23,r7,1
 40035b4:	d9c00617 	ldw	r7,24(sp)
 40035b8:	01800044 	movi	r6,1
 40035bc:	180b883a 	mov	r5,r3
 40035c0:	2005883a 	mov	r2,r4
 40035c4:	39803826 	beq	r7,r6,40036a8 <_dtoa_r+0x8f4>
 40035c8:	000d883a 	mov	r6,zero
 40035cc:	01d00934 	movhi	r7,16420
 40035d0:	400bc5c0 	call	400bc5c <__muldf3>
 40035d4:	000d883a 	mov	r6,zero
 40035d8:	000f883a 	mov	r7,zero
 40035dc:	1009883a 	mov	r4,r2
 40035e0:	180b883a 	mov	r5,r3
 40035e4:	1025883a 	mov	r18,r2
 40035e8:	1827883a 	mov	r19,r3
 40035ec:	400ba040 	call	400ba04 <__eqdf2>
 40035f0:	103f9a26 	beq	r2,zero,400345c <__alt_mem_SRAM+0xfbfe345c>
 40035f4:	d9c00617 	ldw	r7,24(sp)
 40035f8:	d8c00717 	ldw	r3,28(sp)
 40035fc:	b829883a 	mov	r20,r23
 4003600:	38bfffc4 	addi	r2,r7,-1
 4003604:	18ad883a 	add	r22,r3,r2
 4003608:	00000a06 	br	4003634 <_dtoa_r+0x880>
 400360c:	400bc5c0 	call	400bc5c <__muldf3>
 4003610:	000d883a 	mov	r6,zero
 4003614:	000f883a 	mov	r7,zero
 4003618:	1009883a 	mov	r4,r2
 400361c:	180b883a 	mov	r5,r3
 4003620:	1025883a 	mov	r18,r2
 4003624:	1827883a 	mov	r19,r3
 4003628:	b829883a 	mov	r20,r23
 400362c:	400ba040 	call	400ba04 <__eqdf2>
 4003630:	103f8a26 	beq	r2,zero,400345c <__alt_mem_SRAM+0xfbfe345c>
 4003634:	800d883a 	mov	r6,r16
 4003638:	880f883a 	mov	r7,r17
 400363c:	9009883a 	mov	r4,r18
 4003640:	980b883a 	mov	r5,r19
 4003644:	400b11c0 	call	400b11c <__divdf3>
 4003648:	180b883a 	mov	r5,r3
 400364c:	1009883a 	mov	r4,r2
 4003650:	400cc700 	call	400cc70 <__fixdfsi>
 4003654:	1009883a 	mov	r4,r2
 4003658:	102b883a 	mov	r21,r2
 400365c:	400ccf00 	call	400ccf0 <__floatsidf>
 4003660:	800d883a 	mov	r6,r16
 4003664:	880f883a 	mov	r7,r17
 4003668:	1009883a 	mov	r4,r2
 400366c:	180b883a 	mov	r5,r3
 4003670:	400bc5c0 	call	400bc5c <__muldf3>
 4003674:	100d883a 	mov	r6,r2
 4003678:	180f883a 	mov	r7,r3
 400367c:	9009883a 	mov	r4,r18
 4003680:	980b883a 	mov	r5,r19
 4003684:	400c3740 	call	400c374 <__subdf3>
 4003688:	aa000c04 	addi	r8,r21,48
 400368c:	a2000005 	stb	r8,0(r20)
 4003690:	000d883a 	mov	r6,zero
 4003694:	01d00934 	movhi	r7,16420
 4003698:	1009883a 	mov	r4,r2
 400369c:	180b883a 	mov	r5,r3
 40036a0:	a5c00044 	addi	r23,r20,1
 40036a4:	b53fd91e 	bne	r22,r20,400360c <__alt_mem_SRAM+0xfbfe360c>
 40036a8:	100d883a 	mov	r6,r2
 40036ac:	180f883a 	mov	r7,r3
 40036b0:	1009883a 	mov	r4,r2
 40036b4:	180b883a 	mov	r5,r3
 40036b8:	400a8700 	call	400a870 <__adddf3>
 40036bc:	100d883a 	mov	r6,r2
 40036c0:	180f883a 	mov	r7,r3
 40036c4:	8009883a 	mov	r4,r16
 40036c8:	880b883a 	mov	r5,r17
 40036cc:	1027883a 	mov	r19,r2
 40036d0:	1825883a 	mov	r18,r3
 40036d4:	400bb680 	call	400bb68 <__ledf2>
 40036d8:	10000816 	blt	r2,zero,40036fc <_dtoa_r+0x948>
 40036dc:	980d883a 	mov	r6,r19
 40036e0:	900f883a 	mov	r7,r18
 40036e4:	8009883a 	mov	r4,r16
 40036e8:	880b883a 	mov	r5,r17
 40036ec:	400ba040 	call	400ba04 <__eqdf2>
 40036f0:	103f5a1e 	bne	r2,zero,400345c <__alt_mem_SRAM+0xfbfe345c>
 40036f4:	ad40004c 	andi	r21,r21,1
 40036f8:	a83f5826 	beq	r21,zero,400345c <__alt_mem_SRAM+0xfbfe345c>
 40036fc:	bd3fffc3 	ldbu	r20,-1(r23)
 4003700:	b8bfffc4 	addi	r2,r23,-1
 4003704:	1007883a 	mov	r3,r2
 4003708:	01400e44 	movi	r5,57
 400370c:	d9800717 	ldw	r6,28(sp)
 4003710:	00000506 	br	4003728 <_dtoa_r+0x974>
 4003714:	18ffffc4 	addi	r3,r3,-1
 4003718:	11824726 	beq	r2,r6,4004038 <_dtoa_r+0x1284>
 400371c:	1d000003 	ldbu	r20,0(r3)
 4003720:	102f883a 	mov	r23,r2
 4003724:	10bfffc4 	addi	r2,r2,-1
 4003728:	a1003fcc 	andi	r4,r20,255
 400372c:	2100201c 	xori	r4,r4,128
 4003730:	213fe004 	addi	r4,r4,-128
 4003734:	217ff726 	beq	r4,r5,4003714 <__alt_mem_SRAM+0xfbfe3714>
 4003738:	a2000044 	addi	r8,r20,1
 400373c:	12000005 	stb	r8,0(r2)
 4003740:	003f4606 	br	400345c <__alt_mem_SRAM+0xfbfe345c>
 4003744:	d9000b17 	ldw	r4,44(sp)
 4003748:	2000c826 	beq	r4,zero,4003a6c <_dtoa_r+0xcb8>
 400374c:	d9800317 	ldw	r6,12(sp)
 4003750:	00c00044 	movi	r3,1
 4003754:	1980f90e 	bge	r3,r6,4003b3c <_dtoa_r+0xd88>
 4003758:	d8800617 	ldw	r2,24(sp)
 400375c:	d8c00a17 	ldw	r3,40(sp)
 4003760:	157fffc4 	addi	r21,r2,-1
 4003764:	1d41f316 	blt	r3,r21,4003f34 <_dtoa_r+0x1180>
 4003768:	1d6bc83a 	sub	r21,r3,r21
 400376c:	d9c00617 	ldw	r7,24(sp)
 4003770:	3802aa16 	blt	r7,zero,400421c <_dtoa_r+0x1468>
 4003774:	dd000817 	ldw	r20,32(sp)
 4003778:	d8800617 	ldw	r2,24(sp)
 400377c:	d8c00817 	ldw	r3,32(sp)
 4003780:	01400044 	movi	r5,1
 4003784:	e009883a 	mov	r4,fp
 4003788:	1887883a 	add	r3,r3,r2
 400378c:	d8c00815 	stw	r3,32(sp)
 4003790:	b0ad883a 	add	r22,r22,r2
 4003794:	400685c0 	call	400685c <__i2b>
 4003798:	1023883a 	mov	r17,r2
 400379c:	a0000826 	beq	r20,zero,40037c0 <_dtoa_r+0xa0c>
 40037a0:	0580070e 	bge	zero,r22,40037c0 <_dtoa_r+0xa0c>
 40037a4:	a005883a 	mov	r2,r20
 40037a8:	b500b916 	blt	r22,r20,4003a90 <_dtoa_r+0xcdc>
 40037ac:	d9000817 	ldw	r4,32(sp)
 40037b0:	a0a9c83a 	sub	r20,r20,r2
 40037b4:	b0adc83a 	sub	r22,r22,r2
 40037b8:	2089c83a 	sub	r4,r4,r2
 40037bc:	d9000815 	stw	r4,32(sp)
 40037c0:	d9800a17 	ldw	r6,40(sp)
 40037c4:	0181810e 	bge	zero,r6,4003dcc <_dtoa_r+0x1018>
 40037c8:	d9c00b17 	ldw	r7,44(sp)
 40037cc:	3800b326 	beq	r7,zero,4003a9c <_dtoa_r+0xce8>
 40037d0:	a800b226 	beq	r21,zero,4003a9c <_dtoa_r+0xce8>
 40037d4:	880b883a 	mov	r5,r17
 40037d8:	a80d883a 	mov	r6,r21
 40037dc:	e009883a 	mov	r4,fp
 40037e0:	4006a900 	call	4006a90 <__pow5mult>
 40037e4:	d9800917 	ldw	r6,36(sp)
 40037e8:	100b883a 	mov	r5,r2
 40037ec:	e009883a 	mov	r4,fp
 40037f0:	1023883a 	mov	r17,r2
 40037f4:	40068980 	call	4006898 <__multiply>
 40037f8:	1021883a 	mov	r16,r2
 40037fc:	d8800a17 	ldw	r2,40(sp)
 4003800:	d9400917 	ldw	r5,36(sp)
 4003804:	e009883a 	mov	r4,fp
 4003808:	1545c83a 	sub	r2,r2,r21
 400380c:	d8800a15 	stw	r2,40(sp)
 4003810:	40064f80 	call	40064f8 <_Bfree>
 4003814:	d8c00a17 	ldw	r3,40(sp)
 4003818:	18009f1e 	bne	r3,zero,4003a98 <_dtoa_r+0xce4>
 400381c:	05c00044 	movi	r23,1
 4003820:	e009883a 	mov	r4,fp
 4003824:	b80b883a 	mov	r5,r23
 4003828:	400685c0 	call	400685c <__i2b>
 400382c:	d9000d17 	ldw	r4,52(sp)
 4003830:	102b883a 	mov	r21,r2
 4003834:	2000ce26 	beq	r4,zero,4003b70 <_dtoa_r+0xdbc>
 4003838:	200d883a 	mov	r6,r4
 400383c:	100b883a 	mov	r5,r2
 4003840:	e009883a 	mov	r4,fp
 4003844:	4006a900 	call	4006a90 <__pow5mult>
 4003848:	d9800317 	ldw	r6,12(sp)
 400384c:	102b883a 	mov	r21,r2
 4003850:	b981810e 	bge	r23,r6,4003e58 <_dtoa_r+0x10a4>
 4003854:	0027883a 	mov	r19,zero
 4003858:	a8800417 	ldw	r2,16(r21)
 400385c:	05c00804 	movi	r23,32
 4003860:	10800104 	addi	r2,r2,4
 4003864:	1085883a 	add	r2,r2,r2
 4003868:	1085883a 	add	r2,r2,r2
 400386c:	a885883a 	add	r2,r21,r2
 4003870:	11000017 	ldw	r4,0(r2)
 4003874:	40067440 	call	4006744 <__hi0bits>
 4003878:	b885c83a 	sub	r2,r23,r2
 400387c:	1585883a 	add	r2,r2,r22
 4003880:	108007cc 	andi	r2,r2,31
 4003884:	1000b326 	beq	r2,zero,4003b54 <_dtoa_r+0xda0>
 4003888:	00c00804 	movi	r3,32
 400388c:	1887c83a 	sub	r3,r3,r2
 4003890:	01000104 	movi	r4,4
 4003894:	20c2cd0e 	bge	r4,r3,40043cc <_dtoa_r+0x1618>
 4003898:	00c00704 	movi	r3,28
 400389c:	1885c83a 	sub	r2,r3,r2
 40038a0:	d8c00817 	ldw	r3,32(sp)
 40038a4:	a0a9883a 	add	r20,r20,r2
 40038a8:	b0ad883a 	add	r22,r22,r2
 40038ac:	1887883a 	add	r3,r3,r2
 40038b0:	d8c00815 	stw	r3,32(sp)
 40038b4:	d9800817 	ldw	r6,32(sp)
 40038b8:	0180040e 	bge	zero,r6,40038cc <_dtoa_r+0xb18>
 40038bc:	800b883a 	mov	r5,r16
 40038c0:	e009883a 	mov	r4,fp
 40038c4:	4006bd00 	call	4006bd0 <__lshift>
 40038c8:	1021883a 	mov	r16,r2
 40038cc:	0580050e 	bge	zero,r22,40038e4 <_dtoa_r+0xb30>
 40038d0:	a80b883a 	mov	r5,r21
 40038d4:	b00d883a 	mov	r6,r22
 40038d8:	e009883a 	mov	r4,fp
 40038dc:	4006bd00 	call	4006bd0 <__lshift>
 40038e0:	102b883a 	mov	r21,r2
 40038e4:	d9c00e17 	ldw	r7,56(sp)
 40038e8:	3801211e 	bne	r7,zero,4003d70 <_dtoa_r+0xfbc>
 40038ec:	d9800617 	ldw	r6,24(sp)
 40038f0:	0181380e 	bge	zero,r6,4003dd4 <_dtoa_r+0x1020>
 40038f4:	d8c00b17 	ldw	r3,44(sp)
 40038f8:	1800ab1e 	bne	r3,zero,4003ba8 <_dtoa_r+0xdf4>
 40038fc:	dc800717 	ldw	r18,28(sp)
 4003900:	dcc00617 	ldw	r19,24(sp)
 4003904:	9029883a 	mov	r20,r18
 4003908:	00000206 	br	4003914 <_dtoa_r+0xb60>
 400390c:	40065200 	call	4006520 <__multadd>
 4003910:	1021883a 	mov	r16,r2
 4003914:	a80b883a 	mov	r5,r21
 4003918:	8009883a 	mov	r4,r16
 400391c:	4002bb40 	call	4002bb4 <quorem>
 4003920:	10800c04 	addi	r2,r2,48
 4003924:	90800005 	stb	r2,0(r18)
 4003928:	94800044 	addi	r18,r18,1
 400392c:	9507c83a 	sub	r3,r18,r20
 4003930:	000f883a 	mov	r7,zero
 4003934:	01800284 	movi	r6,10
 4003938:	800b883a 	mov	r5,r16
 400393c:	e009883a 	mov	r4,fp
 4003940:	1cfff216 	blt	r3,r19,400390c <__alt_mem_SRAM+0xfbfe390c>
 4003944:	1011883a 	mov	r8,r2
 4003948:	d8800617 	ldw	r2,24(sp)
 400394c:	0082370e 	bge	zero,r2,400422c <_dtoa_r+0x1478>
 4003950:	d9000717 	ldw	r4,28(sp)
 4003954:	0025883a 	mov	r18,zero
 4003958:	20af883a 	add	r23,r4,r2
 400395c:	01800044 	movi	r6,1
 4003960:	800b883a 	mov	r5,r16
 4003964:	e009883a 	mov	r4,fp
 4003968:	da001715 	stw	r8,92(sp)
 400396c:	4006bd00 	call	4006bd0 <__lshift>
 4003970:	a80b883a 	mov	r5,r21
 4003974:	1009883a 	mov	r4,r2
 4003978:	d8800915 	stw	r2,36(sp)
 400397c:	4006d180 	call	4006d18 <__mcmp>
 4003980:	da001717 	ldw	r8,92(sp)
 4003984:	0081800e 	bge	zero,r2,4003f88 <_dtoa_r+0x11d4>
 4003988:	b93fffc3 	ldbu	r4,-1(r23)
 400398c:	b8bfffc4 	addi	r2,r23,-1
 4003990:	1007883a 	mov	r3,r2
 4003994:	01800e44 	movi	r6,57
 4003998:	d9c00717 	ldw	r7,28(sp)
 400399c:	00000506 	br	40039b4 <_dtoa_r+0xc00>
 40039a0:	18ffffc4 	addi	r3,r3,-1
 40039a4:	11c12326 	beq	r2,r7,4003e34 <_dtoa_r+0x1080>
 40039a8:	19000003 	ldbu	r4,0(r3)
 40039ac:	102f883a 	mov	r23,r2
 40039b0:	10bfffc4 	addi	r2,r2,-1
 40039b4:	21403fcc 	andi	r5,r4,255
 40039b8:	2940201c 	xori	r5,r5,128
 40039bc:	297fe004 	addi	r5,r5,-128
 40039c0:	29bff726 	beq	r5,r6,40039a0 <__alt_mem_SRAM+0xfbfe39a0>
 40039c4:	21000044 	addi	r4,r4,1
 40039c8:	11000005 	stb	r4,0(r2)
 40039cc:	a80b883a 	mov	r5,r21
 40039d0:	e009883a 	mov	r4,fp
 40039d4:	40064f80 	call	40064f8 <_Bfree>
 40039d8:	883ea026 	beq	r17,zero,400345c <__alt_mem_SRAM+0xfbfe345c>
 40039dc:	90000426 	beq	r18,zero,40039f0 <_dtoa_r+0xc3c>
 40039e0:	94400326 	beq	r18,r17,40039f0 <_dtoa_r+0xc3c>
 40039e4:	900b883a 	mov	r5,r18
 40039e8:	e009883a 	mov	r4,fp
 40039ec:	40064f80 	call	40064f8 <_Bfree>
 40039f0:	880b883a 	mov	r5,r17
 40039f4:	e009883a 	mov	r4,fp
 40039f8:	40064f80 	call	40064f8 <_Bfree>
 40039fc:	003e9706 	br	400345c <__alt_mem_SRAM+0xfbfe345c>
 4003a00:	01800044 	movi	r6,1
 4003a04:	d9800e15 	stw	r6,56(sp)
 4003a08:	003d9606 	br	4003064 <__alt_mem_SRAM+0xfbfe3064>
 4003a0c:	d8800817 	ldw	r2,32(sp)
 4003a10:	d8c00517 	ldw	r3,20(sp)
 4003a14:	d8000d15 	stw	zero,52(sp)
 4003a18:	10c5c83a 	sub	r2,r2,r3
 4003a1c:	00c9c83a 	sub	r4,zero,r3
 4003a20:	d8800815 	stw	r2,32(sp)
 4003a24:	d9000a15 	stw	r4,40(sp)
 4003a28:	003d9706 	br	4003088 <__alt_mem_SRAM+0xfbfe3088>
 4003a2c:	05adc83a 	sub	r22,zero,r22
 4003a30:	dd800815 	stw	r22,32(sp)
 4003a34:	002d883a 	mov	r22,zero
 4003a38:	003d8e06 	br	4003074 <__alt_mem_SRAM+0xfbfe3074>
 4003a3c:	d9000517 	ldw	r4,20(sp)
 4003a40:	400ccf00 	call	400ccf0 <__floatsidf>
 4003a44:	100d883a 	mov	r6,r2
 4003a48:	180f883a 	mov	r7,r3
 4003a4c:	a009883a 	mov	r4,r20
 4003a50:	880b883a 	mov	r5,r17
 4003a54:	400ba040 	call	400ba04 <__eqdf2>
 4003a58:	103d7126 	beq	r2,zero,4003020 <__alt_mem_SRAM+0xfbfe3020>
 4003a5c:	d9c00517 	ldw	r7,20(sp)
 4003a60:	39ffffc4 	addi	r7,r7,-1
 4003a64:	d9c00515 	stw	r7,20(sp)
 4003a68:	003d6d06 	br	4003020 <__alt_mem_SRAM+0xfbfe3020>
 4003a6c:	dd400a17 	ldw	r21,40(sp)
 4003a70:	dd000817 	ldw	r20,32(sp)
 4003a74:	0023883a 	mov	r17,zero
 4003a78:	003f4806 	br	400379c <__alt_mem_SRAM+0xfbfe379c>
 4003a7c:	10e3c83a 	sub	r17,r2,r3
 4003a80:	9448983a 	sll	r4,r18,r17
 4003a84:	003d3206 	br	4002f50 <__alt_mem_SRAM+0xfbfe2f50>
 4003a88:	d8000e15 	stw	zero,56(sp)
 4003a8c:	003d7506 	br	4003064 <__alt_mem_SRAM+0xfbfe3064>
 4003a90:	b005883a 	mov	r2,r22
 4003a94:	003f4506 	br	40037ac <__alt_mem_SRAM+0xfbfe37ac>
 4003a98:	dc000915 	stw	r16,36(sp)
 4003a9c:	d9800a17 	ldw	r6,40(sp)
 4003aa0:	d9400917 	ldw	r5,36(sp)
 4003aa4:	e009883a 	mov	r4,fp
 4003aa8:	4006a900 	call	4006a90 <__pow5mult>
 4003aac:	1021883a 	mov	r16,r2
 4003ab0:	003f5a06 	br	400381c <__alt_mem_SRAM+0xfbfe381c>
 4003ab4:	01c00044 	movi	r7,1
 4003ab8:	d9c00b15 	stw	r7,44(sp)
 4003abc:	d8802217 	ldw	r2,136(sp)
 4003ac0:	0081280e 	bge	zero,r2,4003f64 <_dtoa_r+0x11b0>
 4003ac4:	100d883a 	mov	r6,r2
 4003ac8:	1021883a 	mov	r16,r2
 4003acc:	d8800c15 	stw	r2,48(sp)
 4003ad0:	d8800615 	stw	r2,24(sp)
 4003ad4:	003d8806 	br	40030f8 <__alt_mem_SRAM+0xfbfe30f8>
 4003ad8:	d8800617 	ldw	r2,24(sp)
 4003adc:	00be9b16 	blt	zero,r2,400354c <__alt_mem_SRAM+0xfbfe354c>
 4003ae0:	10010f1e 	bne	r2,zero,4003f20 <_dtoa_r+0x116c>
 4003ae4:	880b883a 	mov	r5,r17
 4003ae8:	000d883a 	mov	r6,zero
 4003aec:	01d00534 	movhi	r7,16404
 4003af0:	8009883a 	mov	r4,r16
 4003af4:	400bc5c0 	call	400bc5c <__muldf3>
 4003af8:	900d883a 	mov	r6,r18
 4003afc:	980f883a 	mov	r7,r19
 4003b00:	1009883a 	mov	r4,r2
 4003b04:	180b883a 	mov	r5,r3
 4003b08:	400ba8c0 	call	400ba8c <__gedf2>
 4003b0c:	002b883a 	mov	r21,zero
 4003b10:	0023883a 	mov	r17,zero
 4003b14:	1000bf16 	blt	r2,zero,4003e14 <_dtoa_r+0x1060>
 4003b18:	d9802217 	ldw	r6,136(sp)
 4003b1c:	ddc00717 	ldw	r23,28(sp)
 4003b20:	018c303a 	nor	r6,zero,r6
 4003b24:	d9800515 	stw	r6,20(sp)
 4003b28:	a80b883a 	mov	r5,r21
 4003b2c:	e009883a 	mov	r4,fp
 4003b30:	40064f80 	call	40064f8 <_Bfree>
 4003b34:	883e4926 	beq	r17,zero,400345c <__alt_mem_SRAM+0xfbfe345c>
 4003b38:	003fad06 	br	40039f0 <__alt_mem_SRAM+0xfbfe39f0>
 4003b3c:	d9c01117 	ldw	r7,68(sp)
 4003b40:	3801bc26 	beq	r7,zero,4004234 <_dtoa_r+0x1480>
 4003b44:	10810cc4 	addi	r2,r2,1075
 4003b48:	dd400a17 	ldw	r21,40(sp)
 4003b4c:	dd000817 	ldw	r20,32(sp)
 4003b50:	003f0a06 	br	400377c <__alt_mem_SRAM+0xfbfe377c>
 4003b54:	00800704 	movi	r2,28
 4003b58:	d9000817 	ldw	r4,32(sp)
 4003b5c:	a0a9883a 	add	r20,r20,r2
 4003b60:	b0ad883a 	add	r22,r22,r2
 4003b64:	2089883a 	add	r4,r4,r2
 4003b68:	d9000815 	stw	r4,32(sp)
 4003b6c:	003f5106 	br	40038b4 <__alt_mem_SRAM+0xfbfe38b4>
 4003b70:	d8c00317 	ldw	r3,12(sp)
 4003b74:	b8c1fc0e 	bge	r23,r3,4004368 <_dtoa_r+0x15b4>
 4003b78:	0027883a 	mov	r19,zero
 4003b7c:	b805883a 	mov	r2,r23
 4003b80:	003f3e06 	br	400387c <__alt_mem_SRAM+0xfbfe387c>
 4003b84:	880b883a 	mov	r5,r17
 4003b88:	e009883a 	mov	r4,fp
 4003b8c:	000f883a 	mov	r7,zero
 4003b90:	01800284 	movi	r6,10
 4003b94:	40065200 	call	4006520 <__multadd>
 4003b98:	d9000c17 	ldw	r4,48(sp)
 4003b9c:	1023883a 	mov	r17,r2
 4003ba0:	0102040e 	bge	zero,r4,40043b4 <_dtoa_r+0x1600>
 4003ba4:	d9000615 	stw	r4,24(sp)
 4003ba8:	0500050e 	bge	zero,r20,4003bc0 <_dtoa_r+0xe0c>
 4003bac:	880b883a 	mov	r5,r17
 4003bb0:	a00d883a 	mov	r6,r20
 4003bb4:	e009883a 	mov	r4,fp
 4003bb8:	4006bd00 	call	4006bd0 <__lshift>
 4003bbc:	1023883a 	mov	r17,r2
 4003bc0:	9801241e 	bne	r19,zero,4004054 <_dtoa_r+0x12a0>
 4003bc4:	8829883a 	mov	r20,r17
 4003bc8:	d9000617 	ldw	r4,24(sp)
 4003bcc:	dcc00717 	ldw	r19,28(sp)
 4003bd0:	9480004c 	andi	r18,r18,1
 4003bd4:	20bfffc4 	addi	r2,r4,-1
 4003bd8:	9885883a 	add	r2,r19,r2
 4003bdc:	d8800415 	stw	r2,16(sp)
 4003be0:	dc800615 	stw	r18,24(sp)
 4003be4:	a80b883a 	mov	r5,r21
 4003be8:	8009883a 	mov	r4,r16
 4003bec:	4002bb40 	call	4002bb4 <quorem>
 4003bf0:	880b883a 	mov	r5,r17
 4003bf4:	8009883a 	mov	r4,r16
 4003bf8:	102f883a 	mov	r23,r2
 4003bfc:	4006d180 	call	4006d18 <__mcmp>
 4003c00:	a80b883a 	mov	r5,r21
 4003c04:	a00d883a 	mov	r6,r20
 4003c08:	e009883a 	mov	r4,fp
 4003c0c:	102d883a 	mov	r22,r2
 4003c10:	4006d780 	call	4006d78 <__mdiff>
 4003c14:	1007883a 	mov	r3,r2
 4003c18:	10800317 	ldw	r2,12(r2)
 4003c1c:	bc800c04 	addi	r18,r23,48
 4003c20:	180b883a 	mov	r5,r3
 4003c24:	10004e1e 	bne	r2,zero,4003d60 <_dtoa_r+0xfac>
 4003c28:	8009883a 	mov	r4,r16
 4003c2c:	d8c01615 	stw	r3,88(sp)
 4003c30:	4006d180 	call	4006d18 <__mcmp>
 4003c34:	d8c01617 	ldw	r3,88(sp)
 4003c38:	e009883a 	mov	r4,fp
 4003c3c:	d8801615 	stw	r2,88(sp)
 4003c40:	180b883a 	mov	r5,r3
 4003c44:	40064f80 	call	40064f8 <_Bfree>
 4003c48:	d8801617 	ldw	r2,88(sp)
 4003c4c:	1000041e 	bne	r2,zero,4003c60 <_dtoa_r+0xeac>
 4003c50:	d9800317 	ldw	r6,12(sp)
 4003c54:	3000021e 	bne	r6,zero,4003c60 <_dtoa_r+0xeac>
 4003c58:	d8c00617 	ldw	r3,24(sp)
 4003c5c:	18003726 	beq	r3,zero,4003d3c <_dtoa_r+0xf88>
 4003c60:	b0002016 	blt	r22,zero,4003ce4 <_dtoa_r+0xf30>
 4003c64:	b000041e 	bne	r22,zero,4003c78 <_dtoa_r+0xec4>
 4003c68:	d9000317 	ldw	r4,12(sp)
 4003c6c:	2000021e 	bne	r4,zero,4003c78 <_dtoa_r+0xec4>
 4003c70:	d8c00617 	ldw	r3,24(sp)
 4003c74:	18001b26 	beq	r3,zero,4003ce4 <_dtoa_r+0xf30>
 4003c78:	00810716 	blt	zero,r2,4004098 <_dtoa_r+0x12e4>
 4003c7c:	d8c00417 	ldw	r3,16(sp)
 4003c80:	9d800044 	addi	r22,r19,1
 4003c84:	9c800005 	stb	r18,0(r19)
 4003c88:	b02f883a 	mov	r23,r22
 4003c8c:	98c10626 	beq	r19,r3,40040a8 <_dtoa_r+0x12f4>
 4003c90:	800b883a 	mov	r5,r16
 4003c94:	000f883a 	mov	r7,zero
 4003c98:	01800284 	movi	r6,10
 4003c9c:	e009883a 	mov	r4,fp
 4003ca0:	40065200 	call	4006520 <__multadd>
 4003ca4:	1021883a 	mov	r16,r2
 4003ca8:	000f883a 	mov	r7,zero
 4003cac:	01800284 	movi	r6,10
 4003cb0:	880b883a 	mov	r5,r17
 4003cb4:	e009883a 	mov	r4,fp
 4003cb8:	8d002526 	beq	r17,r20,4003d50 <_dtoa_r+0xf9c>
 4003cbc:	40065200 	call	4006520 <__multadd>
 4003cc0:	a00b883a 	mov	r5,r20
 4003cc4:	000f883a 	mov	r7,zero
 4003cc8:	01800284 	movi	r6,10
 4003ccc:	e009883a 	mov	r4,fp
 4003cd0:	1023883a 	mov	r17,r2
 4003cd4:	40065200 	call	4006520 <__multadd>
 4003cd8:	1029883a 	mov	r20,r2
 4003cdc:	b027883a 	mov	r19,r22
 4003ce0:	003fc006 	br	4003be4 <__alt_mem_SRAM+0xfbfe3be4>
 4003ce4:	9011883a 	mov	r8,r18
 4003ce8:	00800e0e 	bge	zero,r2,4003d24 <_dtoa_r+0xf70>
 4003cec:	800b883a 	mov	r5,r16
 4003cf0:	01800044 	movi	r6,1
 4003cf4:	e009883a 	mov	r4,fp
 4003cf8:	da001715 	stw	r8,92(sp)
 4003cfc:	4006bd00 	call	4006bd0 <__lshift>
 4003d00:	a80b883a 	mov	r5,r21
 4003d04:	1009883a 	mov	r4,r2
 4003d08:	1021883a 	mov	r16,r2
 4003d0c:	4006d180 	call	4006d18 <__mcmp>
 4003d10:	da001717 	ldw	r8,92(sp)
 4003d14:	0081960e 	bge	zero,r2,4004370 <_dtoa_r+0x15bc>
 4003d18:	00800e44 	movi	r2,57
 4003d1c:	40817026 	beq	r8,r2,40042e0 <_dtoa_r+0x152c>
 4003d20:	ba000c44 	addi	r8,r23,49
 4003d24:	8825883a 	mov	r18,r17
 4003d28:	9dc00044 	addi	r23,r19,1
 4003d2c:	9a000005 	stb	r8,0(r19)
 4003d30:	a023883a 	mov	r17,r20
 4003d34:	dc000915 	stw	r16,36(sp)
 4003d38:	003f2406 	br	40039cc <__alt_mem_SRAM+0xfbfe39cc>
 4003d3c:	00800e44 	movi	r2,57
 4003d40:	9011883a 	mov	r8,r18
 4003d44:	90816626 	beq	r18,r2,40042e0 <_dtoa_r+0x152c>
 4003d48:	05bff516 	blt	zero,r22,4003d20 <__alt_mem_SRAM+0xfbfe3d20>
 4003d4c:	003ff506 	br	4003d24 <__alt_mem_SRAM+0xfbfe3d24>
 4003d50:	40065200 	call	4006520 <__multadd>
 4003d54:	1023883a 	mov	r17,r2
 4003d58:	1029883a 	mov	r20,r2
 4003d5c:	003fdf06 	br	4003cdc <__alt_mem_SRAM+0xfbfe3cdc>
 4003d60:	e009883a 	mov	r4,fp
 4003d64:	40064f80 	call	40064f8 <_Bfree>
 4003d68:	00800044 	movi	r2,1
 4003d6c:	003fbc06 	br	4003c60 <__alt_mem_SRAM+0xfbfe3c60>
 4003d70:	a80b883a 	mov	r5,r21
 4003d74:	8009883a 	mov	r4,r16
 4003d78:	4006d180 	call	4006d18 <__mcmp>
 4003d7c:	103edb0e 	bge	r2,zero,40038ec <__alt_mem_SRAM+0xfbfe38ec>
 4003d80:	800b883a 	mov	r5,r16
 4003d84:	000f883a 	mov	r7,zero
 4003d88:	01800284 	movi	r6,10
 4003d8c:	e009883a 	mov	r4,fp
 4003d90:	40065200 	call	4006520 <__multadd>
 4003d94:	1021883a 	mov	r16,r2
 4003d98:	d8800517 	ldw	r2,20(sp)
 4003d9c:	d8c00b17 	ldw	r3,44(sp)
 4003da0:	10bfffc4 	addi	r2,r2,-1
 4003da4:	d8800515 	stw	r2,20(sp)
 4003da8:	183f761e 	bne	r3,zero,4003b84 <__alt_mem_SRAM+0xfbfe3b84>
 4003dac:	d9000c17 	ldw	r4,48(sp)
 4003db0:	0101730e 	bge	zero,r4,4004380 <_dtoa_r+0x15cc>
 4003db4:	d9000615 	stw	r4,24(sp)
 4003db8:	003ed006 	br	40038fc <__alt_mem_SRAM+0xfbfe38fc>
 4003dbc:	00800084 	movi	r2,2
 4003dc0:	3081861e 	bne	r6,r2,40043dc <_dtoa_r+0x1628>
 4003dc4:	d8000b15 	stw	zero,44(sp)
 4003dc8:	003f3c06 	br	4003abc <__alt_mem_SRAM+0xfbfe3abc>
 4003dcc:	dc000917 	ldw	r16,36(sp)
 4003dd0:	003e9206 	br	400381c <__alt_mem_SRAM+0xfbfe381c>
 4003dd4:	d9c00317 	ldw	r7,12(sp)
 4003dd8:	00800084 	movi	r2,2
 4003ddc:	11fec50e 	bge	r2,r7,40038f4 <__alt_mem_SRAM+0xfbfe38f4>
 4003de0:	d9000617 	ldw	r4,24(sp)
 4003de4:	20013c1e 	bne	r4,zero,40042d8 <_dtoa_r+0x1524>
 4003de8:	a80b883a 	mov	r5,r21
 4003dec:	000f883a 	mov	r7,zero
 4003df0:	01800144 	movi	r6,5
 4003df4:	e009883a 	mov	r4,fp
 4003df8:	40065200 	call	4006520 <__multadd>
 4003dfc:	100b883a 	mov	r5,r2
 4003e00:	8009883a 	mov	r4,r16
 4003e04:	102b883a 	mov	r21,r2
 4003e08:	4006d180 	call	4006d18 <__mcmp>
 4003e0c:	dc000915 	stw	r16,36(sp)
 4003e10:	00bf410e 	bge	zero,r2,4003b18 <__alt_mem_SRAM+0xfbfe3b18>
 4003e14:	d9c00717 	ldw	r7,28(sp)
 4003e18:	00800c44 	movi	r2,49
 4003e1c:	38800005 	stb	r2,0(r7)
 4003e20:	d8800517 	ldw	r2,20(sp)
 4003e24:	3dc00044 	addi	r23,r7,1
 4003e28:	10800044 	addi	r2,r2,1
 4003e2c:	d8800515 	stw	r2,20(sp)
 4003e30:	003f3d06 	br	4003b28 <__alt_mem_SRAM+0xfbfe3b28>
 4003e34:	d9800517 	ldw	r6,20(sp)
 4003e38:	d9c00717 	ldw	r7,28(sp)
 4003e3c:	00800c44 	movi	r2,49
 4003e40:	31800044 	addi	r6,r6,1
 4003e44:	d9800515 	stw	r6,20(sp)
 4003e48:	38800005 	stb	r2,0(r7)
 4003e4c:	003edf06 	br	40039cc <__alt_mem_SRAM+0xfbfe39cc>
 4003e50:	d8000b15 	stw	zero,44(sp)
 4003e54:	003c9f06 	br	40030d4 <__alt_mem_SRAM+0xfbfe30d4>
 4003e58:	903e7e1e 	bne	r18,zero,4003854 <__alt_mem_SRAM+0xfbfe3854>
 4003e5c:	00800434 	movhi	r2,16
 4003e60:	10bfffc4 	addi	r2,r2,-1
 4003e64:	9884703a 	and	r2,r19,r2
 4003e68:	1000ea1e 	bne	r2,zero,4004214 <_dtoa_r+0x1460>
 4003e6c:	9cdffc2c 	andhi	r19,r19,32752
 4003e70:	9800e826 	beq	r19,zero,4004214 <_dtoa_r+0x1460>
 4003e74:	d9c00817 	ldw	r7,32(sp)
 4003e78:	b5800044 	addi	r22,r22,1
 4003e7c:	04c00044 	movi	r19,1
 4003e80:	39c00044 	addi	r7,r7,1
 4003e84:	d9c00815 	stw	r7,32(sp)
 4003e88:	d8800d17 	ldw	r2,52(sp)
 4003e8c:	103e721e 	bne	r2,zero,4003858 <__alt_mem_SRAM+0xfbfe3858>
 4003e90:	00800044 	movi	r2,1
 4003e94:	003e7906 	br	400387c <__alt_mem_SRAM+0xfbfe387c>
 4003e98:	8009883a 	mov	r4,r16
 4003e9c:	400ccf00 	call	400ccf0 <__floatsidf>
 4003ea0:	d9800f17 	ldw	r6,60(sp)
 4003ea4:	d9c01017 	ldw	r7,64(sp)
 4003ea8:	1009883a 	mov	r4,r2
 4003eac:	180b883a 	mov	r5,r3
 4003eb0:	400bc5c0 	call	400bc5c <__muldf3>
 4003eb4:	000d883a 	mov	r6,zero
 4003eb8:	01d00734 	movhi	r7,16412
 4003ebc:	1009883a 	mov	r4,r2
 4003ec0:	180b883a 	mov	r5,r3
 4003ec4:	400a8700 	call	400a870 <__adddf3>
 4003ec8:	047f3034 	movhi	r17,64704
 4003ecc:	1021883a 	mov	r16,r2
 4003ed0:	1c63883a 	add	r17,r3,r17
 4003ed4:	d9000f17 	ldw	r4,60(sp)
 4003ed8:	d9401017 	ldw	r5,64(sp)
 4003edc:	000d883a 	mov	r6,zero
 4003ee0:	01d00534 	movhi	r7,16404
 4003ee4:	400c3740 	call	400c374 <__subdf3>
 4003ee8:	800d883a 	mov	r6,r16
 4003eec:	880f883a 	mov	r7,r17
 4003ef0:	1009883a 	mov	r4,r2
 4003ef4:	180b883a 	mov	r5,r3
 4003ef8:	102b883a 	mov	r21,r2
 4003efc:	1829883a 	mov	r20,r3
 4003f00:	400ba8c0 	call	400ba8c <__gedf2>
 4003f04:	00806c16 	blt	zero,r2,40040b8 <_dtoa_r+0x1304>
 4003f08:	89e0003c 	xorhi	r7,r17,32768
 4003f0c:	800d883a 	mov	r6,r16
 4003f10:	a809883a 	mov	r4,r21
 4003f14:	a00b883a 	mov	r5,r20
 4003f18:	400bb680 	call	400bb68 <__ledf2>
 4003f1c:	103d7e0e 	bge	r2,zero,4003518 <__alt_mem_SRAM+0xfbfe3518>
 4003f20:	002b883a 	mov	r21,zero
 4003f24:	0023883a 	mov	r17,zero
 4003f28:	003efb06 	br	4003b18 <__alt_mem_SRAM+0xfbfe3b18>
 4003f2c:	d8800717 	ldw	r2,28(sp)
 4003f30:	003bd006 	br	4002e74 <__alt_mem_SRAM+0xfbfe2e74>
 4003f34:	d9000a17 	ldw	r4,40(sp)
 4003f38:	d9800d17 	ldw	r6,52(sp)
 4003f3c:	dd400a15 	stw	r21,40(sp)
 4003f40:	a905c83a 	sub	r2,r21,r4
 4003f44:	308d883a 	add	r6,r6,r2
 4003f48:	d9800d15 	stw	r6,52(sp)
 4003f4c:	002b883a 	mov	r21,zero
 4003f50:	003e0606 	br	400376c <__alt_mem_SRAM+0xfbfe376c>
 4003f54:	9023883a 	mov	r17,r18
 4003f58:	9829883a 	mov	r20,r19
 4003f5c:	04000084 	movi	r16,2
 4003f60:	003c9206 	br	40031ac <__alt_mem_SRAM+0xfbfe31ac>
 4003f64:	04000044 	movi	r16,1
 4003f68:	dc000c15 	stw	r16,48(sp)
 4003f6c:	dc000615 	stw	r16,24(sp)
 4003f70:	dc002215 	stw	r16,136(sp)
 4003f74:	e0001115 	stw	zero,68(fp)
 4003f78:	000b883a 	mov	r5,zero
 4003f7c:	003c6906 	br	4003124 <__alt_mem_SRAM+0xfbfe3124>
 4003f80:	3021883a 	mov	r16,r6
 4003f84:	003ffb06 	br	4003f74 <__alt_mem_SRAM+0xfbfe3f74>
 4003f88:	1000021e 	bne	r2,zero,4003f94 <_dtoa_r+0x11e0>
 4003f8c:	4200004c 	andi	r8,r8,1
 4003f90:	403e7d1e 	bne	r8,zero,4003988 <__alt_mem_SRAM+0xfbfe3988>
 4003f94:	01000c04 	movi	r4,48
 4003f98:	00000106 	br	4003fa0 <_dtoa_r+0x11ec>
 4003f9c:	102f883a 	mov	r23,r2
 4003fa0:	b8bfffc4 	addi	r2,r23,-1
 4003fa4:	10c00007 	ldb	r3,0(r2)
 4003fa8:	193ffc26 	beq	r3,r4,4003f9c <__alt_mem_SRAM+0xfbfe3f9c>
 4003fac:	003e8706 	br	40039cc <__alt_mem_SRAM+0xfbfe39cc>
 4003fb0:	d8800517 	ldw	r2,20(sp)
 4003fb4:	00a3c83a 	sub	r17,zero,r2
 4003fb8:	8800a426 	beq	r17,zero,400424c <_dtoa_r+0x1498>
 4003fbc:	888003cc 	andi	r2,r17,15
 4003fc0:	100490fa 	slli	r2,r2,3
 4003fc4:	00c10074 	movhi	r3,1025
 4003fc8:	18c31b04 	addi	r3,r3,3180
 4003fcc:	1885883a 	add	r2,r3,r2
 4003fd0:	11800017 	ldw	r6,0(r2)
 4003fd4:	11c00117 	ldw	r7,4(r2)
 4003fd8:	9009883a 	mov	r4,r18
 4003fdc:	980b883a 	mov	r5,r19
 4003fe0:	8823d13a 	srai	r17,r17,4
 4003fe4:	400bc5c0 	call	400bc5c <__muldf3>
 4003fe8:	d8800f15 	stw	r2,60(sp)
 4003fec:	d8c01015 	stw	r3,64(sp)
 4003ff0:	8800e826 	beq	r17,zero,4004394 <_dtoa_r+0x15e0>
 4003ff4:	05010074 	movhi	r20,1025
 4003ff8:	a5031104 	addi	r20,r20,3140
 4003ffc:	04000084 	movi	r16,2
 4004000:	8980004c 	andi	r6,r17,1
 4004004:	1009883a 	mov	r4,r2
 4004008:	8823d07a 	srai	r17,r17,1
 400400c:	180b883a 	mov	r5,r3
 4004010:	30000426 	beq	r6,zero,4004024 <_dtoa_r+0x1270>
 4004014:	a1800017 	ldw	r6,0(r20)
 4004018:	a1c00117 	ldw	r7,4(r20)
 400401c:	84000044 	addi	r16,r16,1
 4004020:	400bc5c0 	call	400bc5c <__muldf3>
 4004024:	a5000204 	addi	r20,r20,8
 4004028:	883ff51e 	bne	r17,zero,4004000 <__alt_mem_SRAM+0xfbfe4000>
 400402c:	d8800f15 	stw	r2,60(sp)
 4004030:	d8c01015 	stw	r3,64(sp)
 4004034:	003c7606 	br	4003210 <__alt_mem_SRAM+0xfbfe3210>
 4004038:	00c00c04 	movi	r3,48
 400403c:	10c00005 	stb	r3,0(r2)
 4004040:	d8c00517 	ldw	r3,20(sp)
 4004044:	bd3fffc3 	ldbu	r20,-1(r23)
 4004048:	18c00044 	addi	r3,r3,1
 400404c:	d8c00515 	stw	r3,20(sp)
 4004050:	003db906 	br	4003738 <__alt_mem_SRAM+0xfbfe3738>
 4004054:	89400117 	ldw	r5,4(r17)
 4004058:	e009883a 	mov	r4,fp
 400405c:	40064500 	call	4006450 <_Balloc>
 4004060:	89800417 	ldw	r6,16(r17)
 4004064:	89400304 	addi	r5,r17,12
 4004068:	11000304 	addi	r4,r2,12
 400406c:	31800084 	addi	r6,r6,2
 4004070:	318d883a 	add	r6,r6,r6
 4004074:	318d883a 	add	r6,r6,r6
 4004078:	1027883a 	mov	r19,r2
 400407c:	40060840 	call	4006084 <memcpy>
 4004080:	01800044 	movi	r6,1
 4004084:	980b883a 	mov	r5,r19
 4004088:	e009883a 	mov	r4,fp
 400408c:	4006bd00 	call	4006bd0 <__lshift>
 4004090:	1029883a 	mov	r20,r2
 4004094:	003ecc06 	br	4003bc8 <__alt_mem_SRAM+0xfbfe3bc8>
 4004098:	00800e44 	movi	r2,57
 400409c:	90809026 	beq	r18,r2,40042e0 <_dtoa_r+0x152c>
 40040a0:	92000044 	addi	r8,r18,1
 40040a4:	003f1f06 	br	4003d24 <__alt_mem_SRAM+0xfbfe3d24>
 40040a8:	9011883a 	mov	r8,r18
 40040ac:	8825883a 	mov	r18,r17
 40040b0:	a023883a 	mov	r17,r20
 40040b4:	003e2906 	br	400395c <__alt_mem_SRAM+0xfbfe395c>
 40040b8:	002b883a 	mov	r21,zero
 40040bc:	0023883a 	mov	r17,zero
 40040c0:	003f5406 	br	4003e14 <__alt_mem_SRAM+0xfbfe3e14>
 40040c4:	61bfffc4 	addi	r6,r12,-1
 40040c8:	300490fa 	slli	r2,r6,3
 40040cc:	00c10074 	movhi	r3,1025
 40040d0:	18c31b04 	addi	r3,r3,3180
 40040d4:	1885883a 	add	r2,r3,r2
 40040d8:	11000017 	ldw	r4,0(r2)
 40040dc:	11400117 	ldw	r5,4(r2)
 40040e0:	d8800717 	ldw	r2,28(sp)
 40040e4:	880f883a 	mov	r7,r17
 40040e8:	d9801215 	stw	r6,72(sp)
 40040ec:	800d883a 	mov	r6,r16
 40040f0:	db001615 	stw	r12,88(sp)
 40040f4:	15c00044 	addi	r23,r2,1
 40040f8:	400bc5c0 	call	400bc5c <__muldf3>
 40040fc:	d9401017 	ldw	r5,64(sp)
 4004100:	d9000f17 	ldw	r4,60(sp)
 4004104:	d8c01515 	stw	r3,84(sp)
 4004108:	d8801415 	stw	r2,80(sp)
 400410c:	400cc700 	call	400cc70 <__fixdfsi>
 4004110:	1009883a 	mov	r4,r2
 4004114:	1021883a 	mov	r16,r2
 4004118:	400ccf00 	call	400ccf0 <__floatsidf>
 400411c:	d9000f17 	ldw	r4,60(sp)
 4004120:	d9401017 	ldw	r5,64(sp)
 4004124:	100d883a 	mov	r6,r2
 4004128:	180f883a 	mov	r7,r3
 400412c:	400c3740 	call	400c374 <__subdf3>
 4004130:	1829883a 	mov	r20,r3
 4004134:	d8c00717 	ldw	r3,28(sp)
 4004138:	84000c04 	addi	r16,r16,48
 400413c:	1023883a 	mov	r17,r2
 4004140:	1c000005 	stb	r16,0(r3)
 4004144:	db001617 	ldw	r12,88(sp)
 4004148:	00800044 	movi	r2,1
 400414c:	60802226 	beq	r12,r2,40041d8 <_dtoa_r+0x1424>
 4004150:	d9c00717 	ldw	r7,28(sp)
 4004154:	8805883a 	mov	r2,r17
 4004158:	b82b883a 	mov	r21,r23
 400415c:	3b19883a 	add	r12,r7,r12
 4004160:	6023883a 	mov	r17,r12
 4004164:	a007883a 	mov	r3,r20
 4004168:	dc800f15 	stw	r18,60(sp)
 400416c:	000d883a 	mov	r6,zero
 4004170:	01d00934 	movhi	r7,16420
 4004174:	1009883a 	mov	r4,r2
 4004178:	180b883a 	mov	r5,r3
 400417c:	400bc5c0 	call	400bc5c <__muldf3>
 4004180:	180b883a 	mov	r5,r3
 4004184:	1009883a 	mov	r4,r2
 4004188:	1829883a 	mov	r20,r3
 400418c:	1025883a 	mov	r18,r2
 4004190:	400cc700 	call	400cc70 <__fixdfsi>
 4004194:	1009883a 	mov	r4,r2
 4004198:	1021883a 	mov	r16,r2
 400419c:	400ccf00 	call	400ccf0 <__floatsidf>
 40041a0:	100d883a 	mov	r6,r2
 40041a4:	180f883a 	mov	r7,r3
 40041a8:	9009883a 	mov	r4,r18
 40041ac:	a00b883a 	mov	r5,r20
 40041b0:	84000c04 	addi	r16,r16,48
 40041b4:	400c3740 	call	400c374 <__subdf3>
 40041b8:	ad400044 	addi	r21,r21,1
 40041bc:	ac3fffc5 	stb	r16,-1(r21)
 40041c0:	ac7fea1e 	bne	r21,r17,400416c <__alt_mem_SRAM+0xfbfe416c>
 40041c4:	1023883a 	mov	r17,r2
 40041c8:	d8801217 	ldw	r2,72(sp)
 40041cc:	dc800f17 	ldw	r18,60(sp)
 40041d0:	1829883a 	mov	r20,r3
 40041d4:	b8af883a 	add	r23,r23,r2
 40041d8:	d9001417 	ldw	r4,80(sp)
 40041dc:	d9401517 	ldw	r5,84(sp)
 40041e0:	000d883a 	mov	r6,zero
 40041e4:	01cff834 	movhi	r7,16352
 40041e8:	400a8700 	call	400a870 <__adddf3>
 40041ec:	880d883a 	mov	r6,r17
 40041f0:	a00f883a 	mov	r7,r20
 40041f4:	1009883a 	mov	r4,r2
 40041f8:	180b883a 	mov	r5,r3
 40041fc:	400bb680 	call	400bb68 <__ledf2>
 4004200:	10003e0e 	bge	r2,zero,40042fc <_dtoa_r+0x1548>
 4004204:	d9001317 	ldw	r4,76(sp)
 4004208:	bd3fffc3 	ldbu	r20,-1(r23)
 400420c:	d9000515 	stw	r4,20(sp)
 4004210:	003d3b06 	br	4003700 <__alt_mem_SRAM+0xfbfe3700>
 4004214:	0027883a 	mov	r19,zero
 4004218:	003f1b06 	br	4003e88 <__alt_mem_SRAM+0xfbfe3e88>
 400421c:	d8800817 	ldw	r2,32(sp)
 4004220:	11e9c83a 	sub	r20,r2,r7
 4004224:	0005883a 	mov	r2,zero
 4004228:	003d5406 	br	400377c <__alt_mem_SRAM+0xfbfe377c>
 400422c:	00800044 	movi	r2,1
 4004230:	003dc706 	br	4003950 <__alt_mem_SRAM+0xfbfe3950>
 4004234:	d8c00217 	ldw	r3,8(sp)
 4004238:	00800d84 	movi	r2,54
 400423c:	dd400a17 	ldw	r21,40(sp)
 4004240:	10c5c83a 	sub	r2,r2,r3
 4004244:	dd000817 	ldw	r20,32(sp)
 4004248:	003d4c06 	br	400377c <__alt_mem_SRAM+0xfbfe377c>
 400424c:	dc800f15 	stw	r18,60(sp)
 4004250:	dcc01015 	stw	r19,64(sp)
 4004254:	04000084 	movi	r16,2
 4004258:	003bed06 	br	4003210 <__alt_mem_SRAM+0xfbfe3210>
 400425c:	d9000617 	ldw	r4,24(sp)
 4004260:	203f0d26 	beq	r4,zero,4003e98 <__alt_mem_SRAM+0xfbfe3e98>
 4004264:	d9800c17 	ldw	r6,48(sp)
 4004268:	01bcab0e 	bge	zero,r6,4003518 <__alt_mem_SRAM+0xfbfe3518>
 400426c:	d9401017 	ldw	r5,64(sp)
 4004270:	d9000f17 	ldw	r4,60(sp)
 4004274:	000d883a 	mov	r6,zero
 4004278:	01d00934 	movhi	r7,16420
 400427c:	400bc5c0 	call	400bc5c <__muldf3>
 4004280:	81000044 	addi	r4,r16,1
 4004284:	d8800f15 	stw	r2,60(sp)
 4004288:	d8c01015 	stw	r3,64(sp)
 400428c:	400ccf00 	call	400ccf0 <__floatsidf>
 4004290:	d9800f17 	ldw	r6,60(sp)
 4004294:	d9c01017 	ldw	r7,64(sp)
 4004298:	1009883a 	mov	r4,r2
 400429c:	180b883a 	mov	r5,r3
 40042a0:	400bc5c0 	call	400bc5c <__muldf3>
 40042a4:	01d00734 	movhi	r7,16412
 40042a8:	000d883a 	mov	r6,zero
 40042ac:	1009883a 	mov	r4,r2
 40042b0:	180b883a 	mov	r5,r3
 40042b4:	400a8700 	call	400a870 <__adddf3>
 40042b8:	d9c00517 	ldw	r7,20(sp)
 40042bc:	047f3034 	movhi	r17,64704
 40042c0:	1021883a 	mov	r16,r2
 40042c4:	39ffffc4 	addi	r7,r7,-1
 40042c8:	d9c01315 	stw	r7,76(sp)
 40042cc:	1c63883a 	add	r17,r3,r17
 40042d0:	db000c17 	ldw	r12,48(sp)
 40042d4:	003bea06 	br	4003280 <__alt_mem_SRAM+0xfbfe3280>
 40042d8:	dc000915 	stw	r16,36(sp)
 40042dc:	003e0e06 	br	4003b18 <__alt_mem_SRAM+0xfbfe3b18>
 40042e0:	01000e44 	movi	r4,57
 40042e4:	8825883a 	mov	r18,r17
 40042e8:	9dc00044 	addi	r23,r19,1
 40042ec:	99000005 	stb	r4,0(r19)
 40042f0:	a023883a 	mov	r17,r20
 40042f4:	dc000915 	stw	r16,36(sp)
 40042f8:	003da406 	br	400398c <__alt_mem_SRAM+0xfbfe398c>
 40042fc:	d9801417 	ldw	r6,80(sp)
 4004300:	d9c01517 	ldw	r7,84(sp)
 4004304:	0009883a 	mov	r4,zero
 4004308:	014ff834 	movhi	r5,16352
 400430c:	400c3740 	call	400c374 <__subdf3>
 4004310:	880d883a 	mov	r6,r17
 4004314:	a00f883a 	mov	r7,r20
 4004318:	1009883a 	mov	r4,r2
 400431c:	180b883a 	mov	r5,r3
 4004320:	400ba8c0 	call	400ba8c <__gedf2>
 4004324:	00bc7c0e 	bge	zero,r2,4003518 <__alt_mem_SRAM+0xfbfe3518>
 4004328:	01000c04 	movi	r4,48
 400432c:	00000106 	br	4004334 <_dtoa_r+0x1580>
 4004330:	102f883a 	mov	r23,r2
 4004334:	b8bfffc4 	addi	r2,r23,-1
 4004338:	10c00007 	ldb	r3,0(r2)
 400433c:	193ffc26 	beq	r3,r4,4004330 <__alt_mem_SRAM+0xfbfe4330>
 4004340:	d9801317 	ldw	r6,76(sp)
 4004344:	d9800515 	stw	r6,20(sp)
 4004348:	003c4406 	br	400345c <__alt_mem_SRAM+0xfbfe345c>
 400434c:	d9801317 	ldw	r6,76(sp)
 4004350:	d9800515 	stw	r6,20(sp)
 4004354:	003cea06 	br	4003700 <__alt_mem_SRAM+0xfbfe3700>
 4004358:	dd800f17 	ldw	r22,60(sp)
 400435c:	dcc01017 	ldw	r19,64(sp)
 4004360:	dc801217 	ldw	r18,72(sp)
 4004364:	003c6c06 	br	4003518 <__alt_mem_SRAM+0xfbfe3518>
 4004368:	903e031e 	bne	r18,zero,4003b78 <__alt_mem_SRAM+0xfbfe3b78>
 400436c:	003ebb06 	br	4003e5c <__alt_mem_SRAM+0xfbfe3e5c>
 4004370:	103e6c1e 	bne	r2,zero,4003d24 <__alt_mem_SRAM+0xfbfe3d24>
 4004374:	4080004c 	andi	r2,r8,1
 4004378:	103e6a26 	beq	r2,zero,4003d24 <__alt_mem_SRAM+0xfbfe3d24>
 400437c:	003e6606 	br	4003d18 <__alt_mem_SRAM+0xfbfe3d18>
 4004380:	d8c00317 	ldw	r3,12(sp)
 4004384:	00800084 	movi	r2,2
 4004388:	10c02916 	blt	r2,r3,4004430 <_dtoa_r+0x167c>
 400438c:	d9000c17 	ldw	r4,48(sp)
 4004390:	003e8806 	br	4003db4 <__alt_mem_SRAM+0xfbfe3db4>
 4004394:	04000084 	movi	r16,2
 4004398:	003b9d06 	br	4003210 <__alt_mem_SRAM+0xfbfe3210>
 400439c:	d9001317 	ldw	r4,76(sp)
 40043a0:	d9000515 	stw	r4,20(sp)
 40043a4:	003cd606 	br	4003700 <__alt_mem_SRAM+0xfbfe3700>
 40043a8:	d8801317 	ldw	r2,76(sp)
 40043ac:	d8800515 	stw	r2,20(sp)
 40043b0:	003c2a06 	br	400345c <__alt_mem_SRAM+0xfbfe345c>
 40043b4:	d9800317 	ldw	r6,12(sp)
 40043b8:	00800084 	movi	r2,2
 40043bc:	11801516 	blt	r2,r6,4004414 <_dtoa_r+0x1660>
 40043c0:	d9c00c17 	ldw	r7,48(sp)
 40043c4:	d9c00615 	stw	r7,24(sp)
 40043c8:	003df706 	br	4003ba8 <__alt_mem_SRAM+0xfbfe3ba8>
 40043cc:	193d3926 	beq	r3,r4,40038b4 <__alt_mem_SRAM+0xfbfe38b4>
 40043d0:	00c00f04 	movi	r3,60
 40043d4:	1885c83a 	sub	r2,r3,r2
 40043d8:	003ddf06 	br	4003b58 <__alt_mem_SRAM+0xfbfe3b58>
 40043dc:	e009883a 	mov	r4,fp
 40043e0:	e0001115 	stw	zero,68(fp)
 40043e4:	000b883a 	mov	r5,zero
 40043e8:	40064500 	call	4006450 <_Balloc>
 40043ec:	d8800715 	stw	r2,28(sp)
 40043f0:	d8c00717 	ldw	r3,28(sp)
 40043f4:	00bfffc4 	movi	r2,-1
 40043f8:	01000044 	movi	r4,1
 40043fc:	d8800c15 	stw	r2,48(sp)
 4004400:	e0c01015 	stw	r3,64(fp)
 4004404:	d9000b15 	stw	r4,44(sp)
 4004408:	d8800615 	stw	r2,24(sp)
 400440c:	d8002215 	stw	zero,136(sp)
 4004410:	003c4106 	br	4003518 <__alt_mem_SRAM+0xfbfe3518>
 4004414:	d8c00c17 	ldw	r3,48(sp)
 4004418:	d8c00615 	stw	r3,24(sp)
 400441c:	003e7006 	br	4003de0 <__alt_mem_SRAM+0xfbfe3de0>
 4004420:	04400044 	movi	r17,1
 4004424:	003b2006 	br	40030a8 <__alt_mem_SRAM+0xfbfe30a8>
 4004428:	000b883a 	mov	r5,zero
 400442c:	003b3d06 	br	4003124 <__alt_mem_SRAM+0xfbfe3124>
 4004430:	d8800c17 	ldw	r2,48(sp)
 4004434:	d8800615 	stw	r2,24(sp)
 4004438:	003e6906 	br	4003de0 <__alt_mem_SRAM+0xfbfe3de0>

0400443c <__sflush_r>:
 400443c:	2880030b 	ldhu	r2,12(r5)
 4004440:	defffb04 	addi	sp,sp,-20
 4004444:	dcc00315 	stw	r19,12(sp)
 4004448:	dc400115 	stw	r17,4(sp)
 400444c:	dfc00415 	stw	ra,16(sp)
 4004450:	dc800215 	stw	r18,8(sp)
 4004454:	dc000015 	stw	r16,0(sp)
 4004458:	10c0020c 	andi	r3,r2,8
 400445c:	2823883a 	mov	r17,r5
 4004460:	2027883a 	mov	r19,r4
 4004464:	1800311e 	bne	r3,zero,400452c <__sflush_r+0xf0>
 4004468:	28c00117 	ldw	r3,4(r5)
 400446c:	10820014 	ori	r2,r2,2048
 4004470:	2880030d 	sth	r2,12(r5)
 4004474:	00c04b0e 	bge	zero,r3,40045a4 <__sflush_r+0x168>
 4004478:	8a000a17 	ldw	r8,40(r17)
 400447c:	40002326 	beq	r8,zero,400450c <__sflush_r+0xd0>
 4004480:	9c000017 	ldw	r16,0(r19)
 4004484:	10c4000c 	andi	r3,r2,4096
 4004488:	98000015 	stw	zero,0(r19)
 400448c:	18004826 	beq	r3,zero,40045b0 <__sflush_r+0x174>
 4004490:	89801417 	ldw	r6,80(r17)
 4004494:	10c0010c 	andi	r3,r2,4
 4004498:	18000626 	beq	r3,zero,40044b4 <__sflush_r+0x78>
 400449c:	88c00117 	ldw	r3,4(r17)
 40044a0:	88800c17 	ldw	r2,48(r17)
 40044a4:	30cdc83a 	sub	r6,r6,r3
 40044a8:	10000226 	beq	r2,zero,40044b4 <__sflush_r+0x78>
 40044ac:	88800f17 	ldw	r2,60(r17)
 40044b0:	308dc83a 	sub	r6,r6,r2
 40044b4:	89400717 	ldw	r5,28(r17)
 40044b8:	000f883a 	mov	r7,zero
 40044bc:	9809883a 	mov	r4,r19
 40044c0:	403ee83a 	callr	r8
 40044c4:	00ffffc4 	movi	r3,-1
 40044c8:	10c04426 	beq	r2,r3,40045dc <__sflush_r+0x1a0>
 40044cc:	88c0030b 	ldhu	r3,12(r17)
 40044d0:	89000417 	ldw	r4,16(r17)
 40044d4:	88000115 	stw	zero,4(r17)
 40044d8:	197dffcc 	andi	r5,r3,63487
 40044dc:	8940030d 	sth	r5,12(r17)
 40044e0:	89000015 	stw	r4,0(r17)
 40044e4:	18c4000c 	andi	r3,r3,4096
 40044e8:	18002c1e 	bne	r3,zero,400459c <__sflush_r+0x160>
 40044ec:	89400c17 	ldw	r5,48(r17)
 40044f0:	9c000015 	stw	r16,0(r19)
 40044f4:	28000526 	beq	r5,zero,400450c <__sflush_r+0xd0>
 40044f8:	88801004 	addi	r2,r17,64
 40044fc:	28800226 	beq	r5,r2,4004508 <__sflush_r+0xcc>
 4004500:	9809883a 	mov	r4,r19
 4004504:	4004ba80 	call	4004ba8 <_free_r>
 4004508:	88000c15 	stw	zero,48(r17)
 400450c:	0005883a 	mov	r2,zero
 4004510:	dfc00417 	ldw	ra,16(sp)
 4004514:	dcc00317 	ldw	r19,12(sp)
 4004518:	dc800217 	ldw	r18,8(sp)
 400451c:	dc400117 	ldw	r17,4(sp)
 4004520:	dc000017 	ldw	r16,0(sp)
 4004524:	dec00504 	addi	sp,sp,20
 4004528:	f800283a 	ret
 400452c:	2c800417 	ldw	r18,16(r5)
 4004530:	903ff626 	beq	r18,zero,400450c <__alt_mem_SRAM+0xfbfe450c>
 4004534:	2c000017 	ldw	r16,0(r5)
 4004538:	108000cc 	andi	r2,r2,3
 400453c:	2c800015 	stw	r18,0(r5)
 4004540:	84a1c83a 	sub	r16,r16,r18
 4004544:	1000131e 	bne	r2,zero,4004594 <__sflush_r+0x158>
 4004548:	28800517 	ldw	r2,20(r5)
 400454c:	88800215 	stw	r2,8(r17)
 4004550:	04000316 	blt	zero,r16,4004560 <__sflush_r+0x124>
 4004554:	003fed06 	br	400450c <__alt_mem_SRAM+0xfbfe450c>
 4004558:	90a5883a 	add	r18,r18,r2
 400455c:	043feb0e 	bge	zero,r16,400450c <__alt_mem_SRAM+0xfbfe450c>
 4004560:	88800917 	ldw	r2,36(r17)
 4004564:	89400717 	ldw	r5,28(r17)
 4004568:	800f883a 	mov	r7,r16
 400456c:	900d883a 	mov	r6,r18
 4004570:	9809883a 	mov	r4,r19
 4004574:	103ee83a 	callr	r2
 4004578:	80a1c83a 	sub	r16,r16,r2
 400457c:	00bff616 	blt	zero,r2,4004558 <__alt_mem_SRAM+0xfbfe4558>
 4004580:	88c0030b 	ldhu	r3,12(r17)
 4004584:	00bfffc4 	movi	r2,-1
 4004588:	18c01014 	ori	r3,r3,64
 400458c:	88c0030d 	sth	r3,12(r17)
 4004590:	003fdf06 	br	4004510 <__alt_mem_SRAM+0xfbfe4510>
 4004594:	0005883a 	mov	r2,zero
 4004598:	003fec06 	br	400454c <__alt_mem_SRAM+0xfbfe454c>
 400459c:	88801415 	stw	r2,80(r17)
 40045a0:	003fd206 	br	40044ec <__alt_mem_SRAM+0xfbfe44ec>
 40045a4:	28c00f17 	ldw	r3,60(r5)
 40045a8:	00ffb316 	blt	zero,r3,4004478 <__alt_mem_SRAM+0xfbfe4478>
 40045ac:	003fd706 	br	400450c <__alt_mem_SRAM+0xfbfe450c>
 40045b0:	89400717 	ldw	r5,28(r17)
 40045b4:	000d883a 	mov	r6,zero
 40045b8:	01c00044 	movi	r7,1
 40045bc:	9809883a 	mov	r4,r19
 40045c0:	403ee83a 	callr	r8
 40045c4:	100d883a 	mov	r6,r2
 40045c8:	00bfffc4 	movi	r2,-1
 40045cc:	30801426 	beq	r6,r2,4004620 <__sflush_r+0x1e4>
 40045d0:	8880030b 	ldhu	r2,12(r17)
 40045d4:	8a000a17 	ldw	r8,40(r17)
 40045d8:	003fae06 	br	4004494 <__alt_mem_SRAM+0xfbfe4494>
 40045dc:	98c00017 	ldw	r3,0(r19)
 40045e0:	183fba26 	beq	r3,zero,40044cc <__alt_mem_SRAM+0xfbfe44cc>
 40045e4:	01000744 	movi	r4,29
 40045e8:	19000626 	beq	r3,r4,4004604 <__sflush_r+0x1c8>
 40045ec:	01000584 	movi	r4,22
 40045f0:	19000426 	beq	r3,r4,4004604 <__sflush_r+0x1c8>
 40045f4:	88c0030b 	ldhu	r3,12(r17)
 40045f8:	18c01014 	ori	r3,r3,64
 40045fc:	88c0030d 	sth	r3,12(r17)
 4004600:	003fc306 	br	4004510 <__alt_mem_SRAM+0xfbfe4510>
 4004604:	8880030b 	ldhu	r2,12(r17)
 4004608:	88c00417 	ldw	r3,16(r17)
 400460c:	88000115 	stw	zero,4(r17)
 4004610:	10bdffcc 	andi	r2,r2,63487
 4004614:	8880030d 	sth	r2,12(r17)
 4004618:	88c00015 	stw	r3,0(r17)
 400461c:	003fb306 	br	40044ec <__alt_mem_SRAM+0xfbfe44ec>
 4004620:	98800017 	ldw	r2,0(r19)
 4004624:	103fea26 	beq	r2,zero,40045d0 <__alt_mem_SRAM+0xfbfe45d0>
 4004628:	00c00744 	movi	r3,29
 400462c:	10c00226 	beq	r2,r3,4004638 <__sflush_r+0x1fc>
 4004630:	00c00584 	movi	r3,22
 4004634:	10c0031e 	bne	r2,r3,4004644 <__sflush_r+0x208>
 4004638:	9c000015 	stw	r16,0(r19)
 400463c:	0005883a 	mov	r2,zero
 4004640:	003fb306 	br	4004510 <__alt_mem_SRAM+0xfbfe4510>
 4004644:	88c0030b 	ldhu	r3,12(r17)
 4004648:	3005883a 	mov	r2,r6
 400464c:	18c01014 	ori	r3,r3,64
 4004650:	88c0030d 	sth	r3,12(r17)
 4004654:	003fae06 	br	4004510 <__alt_mem_SRAM+0xfbfe4510>

04004658 <_fflush_r>:
 4004658:	defffd04 	addi	sp,sp,-12
 400465c:	dc000115 	stw	r16,4(sp)
 4004660:	dfc00215 	stw	ra,8(sp)
 4004664:	2021883a 	mov	r16,r4
 4004668:	20000226 	beq	r4,zero,4004674 <_fflush_r+0x1c>
 400466c:	20800e17 	ldw	r2,56(r4)
 4004670:	10000c26 	beq	r2,zero,40046a4 <_fflush_r+0x4c>
 4004674:	2880030f 	ldh	r2,12(r5)
 4004678:	1000051e 	bne	r2,zero,4004690 <_fflush_r+0x38>
 400467c:	0005883a 	mov	r2,zero
 4004680:	dfc00217 	ldw	ra,8(sp)
 4004684:	dc000117 	ldw	r16,4(sp)
 4004688:	dec00304 	addi	sp,sp,12
 400468c:	f800283a 	ret
 4004690:	8009883a 	mov	r4,r16
 4004694:	dfc00217 	ldw	ra,8(sp)
 4004698:	dc000117 	ldw	r16,4(sp)
 400469c:	dec00304 	addi	sp,sp,12
 40046a0:	400443c1 	jmpi	400443c <__sflush_r>
 40046a4:	d9400015 	stw	r5,0(sp)
 40046a8:	4004a340 	call	4004a34 <__sinit>
 40046ac:	d9400017 	ldw	r5,0(sp)
 40046b0:	003ff006 	br	4004674 <__alt_mem_SRAM+0xfbfe4674>

040046b4 <fflush>:
 40046b4:	20000526 	beq	r4,zero,40046cc <fflush+0x18>
 40046b8:	00810074 	movhi	r2,1025
 40046bc:	108a9904 	addi	r2,r2,10852
 40046c0:	200b883a 	mov	r5,r4
 40046c4:	11000017 	ldw	r4,0(r2)
 40046c8:	40046581 	jmpi	4004658 <_fflush_r>
 40046cc:	00810074 	movhi	r2,1025
 40046d0:	108a9804 	addi	r2,r2,10848
 40046d4:	11000017 	ldw	r4,0(r2)
 40046d8:	01410034 	movhi	r5,1024
 40046dc:	29519604 	addi	r5,r5,18008
 40046e0:	40054381 	jmpi	4005438 <_fwalk_reent>

040046e4 <__fp_unlock>:
 40046e4:	0005883a 	mov	r2,zero
 40046e8:	f800283a 	ret

040046ec <_cleanup_r>:
 40046ec:	01410074 	movhi	r5,1025
 40046f0:	29651404 	addi	r5,r5,-27568
 40046f4:	40054381 	jmpi	4005438 <_fwalk_reent>

040046f8 <__sinit.part.1>:
 40046f8:	defff704 	addi	sp,sp,-36
 40046fc:	00c10034 	movhi	r3,1024
 4004700:	dfc00815 	stw	ra,32(sp)
 4004704:	ddc00715 	stw	r23,28(sp)
 4004708:	dd800615 	stw	r22,24(sp)
 400470c:	dd400515 	stw	r21,20(sp)
 4004710:	dd000415 	stw	r20,16(sp)
 4004714:	dcc00315 	stw	r19,12(sp)
 4004718:	dc800215 	stw	r18,8(sp)
 400471c:	dc400115 	stw	r17,4(sp)
 4004720:	dc000015 	stw	r16,0(sp)
 4004724:	18d1bb04 	addi	r3,r3,18156
 4004728:	24000117 	ldw	r16,4(r4)
 400472c:	20c00f15 	stw	r3,60(r4)
 4004730:	2080bb04 	addi	r2,r4,748
 4004734:	00c000c4 	movi	r3,3
 4004738:	20c0b915 	stw	r3,740(r4)
 400473c:	2080ba15 	stw	r2,744(r4)
 4004740:	2000b815 	stw	zero,736(r4)
 4004744:	05c00204 	movi	r23,8
 4004748:	00800104 	movi	r2,4
 400474c:	2025883a 	mov	r18,r4
 4004750:	b80d883a 	mov	r6,r23
 4004754:	81001704 	addi	r4,r16,92
 4004758:	000b883a 	mov	r5,zero
 400475c:	80000015 	stw	zero,0(r16)
 4004760:	80000115 	stw	zero,4(r16)
 4004764:	80000215 	stw	zero,8(r16)
 4004768:	8080030d 	sth	r2,12(r16)
 400476c:	80001915 	stw	zero,100(r16)
 4004770:	8000038d 	sth	zero,14(r16)
 4004774:	80000415 	stw	zero,16(r16)
 4004778:	80000515 	stw	zero,20(r16)
 400477c:	80000615 	stw	zero,24(r16)
 4004780:	40063280 	call	4006328 <memset>
 4004784:	05810034 	movhi	r22,1024
 4004788:	94400217 	ldw	r17,8(r18)
 400478c:	05410034 	movhi	r21,1024
 4004790:	05010034 	movhi	r20,1024
 4004794:	04c10034 	movhi	r19,1024
 4004798:	b59e9e04 	addi	r22,r22,31352
 400479c:	ad5eb504 	addi	r21,r21,31444
 40047a0:	a51ed404 	addi	r20,r20,31568
 40047a4:	9cdeeb04 	addi	r19,r19,31660
 40047a8:	85800815 	stw	r22,32(r16)
 40047ac:	85400915 	stw	r21,36(r16)
 40047b0:	85000a15 	stw	r20,40(r16)
 40047b4:	84c00b15 	stw	r19,44(r16)
 40047b8:	84000715 	stw	r16,28(r16)
 40047bc:	00800284 	movi	r2,10
 40047c0:	8880030d 	sth	r2,12(r17)
 40047c4:	00800044 	movi	r2,1
 40047c8:	b80d883a 	mov	r6,r23
 40047cc:	89001704 	addi	r4,r17,92
 40047d0:	000b883a 	mov	r5,zero
 40047d4:	88000015 	stw	zero,0(r17)
 40047d8:	88000115 	stw	zero,4(r17)
 40047dc:	88000215 	stw	zero,8(r17)
 40047e0:	88001915 	stw	zero,100(r17)
 40047e4:	8880038d 	sth	r2,14(r17)
 40047e8:	88000415 	stw	zero,16(r17)
 40047ec:	88000515 	stw	zero,20(r17)
 40047f0:	88000615 	stw	zero,24(r17)
 40047f4:	40063280 	call	4006328 <memset>
 40047f8:	94000317 	ldw	r16,12(r18)
 40047fc:	00800484 	movi	r2,18
 4004800:	8c400715 	stw	r17,28(r17)
 4004804:	8d800815 	stw	r22,32(r17)
 4004808:	8d400915 	stw	r21,36(r17)
 400480c:	8d000a15 	stw	r20,40(r17)
 4004810:	8cc00b15 	stw	r19,44(r17)
 4004814:	8080030d 	sth	r2,12(r16)
 4004818:	00800084 	movi	r2,2
 400481c:	80000015 	stw	zero,0(r16)
 4004820:	80000115 	stw	zero,4(r16)
 4004824:	80000215 	stw	zero,8(r16)
 4004828:	80001915 	stw	zero,100(r16)
 400482c:	8080038d 	sth	r2,14(r16)
 4004830:	80000415 	stw	zero,16(r16)
 4004834:	80000515 	stw	zero,20(r16)
 4004838:	80000615 	stw	zero,24(r16)
 400483c:	b80d883a 	mov	r6,r23
 4004840:	000b883a 	mov	r5,zero
 4004844:	81001704 	addi	r4,r16,92
 4004848:	40063280 	call	4006328 <memset>
 400484c:	00800044 	movi	r2,1
 4004850:	84000715 	stw	r16,28(r16)
 4004854:	85800815 	stw	r22,32(r16)
 4004858:	85400915 	stw	r21,36(r16)
 400485c:	85000a15 	stw	r20,40(r16)
 4004860:	84c00b15 	stw	r19,44(r16)
 4004864:	90800e15 	stw	r2,56(r18)
 4004868:	dfc00817 	ldw	ra,32(sp)
 400486c:	ddc00717 	ldw	r23,28(sp)
 4004870:	dd800617 	ldw	r22,24(sp)
 4004874:	dd400517 	ldw	r21,20(sp)
 4004878:	dd000417 	ldw	r20,16(sp)
 400487c:	dcc00317 	ldw	r19,12(sp)
 4004880:	dc800217 	ldw	r18,8(sp)
 4004884:	dc400117 	ldw	r17,4(sp)
 4004888:	dc000017 	ldw	r16,0(sp)
 400488c:	dec00904 	addi	sp,sp,36
 4004890:	f800283a 	ret

04004894 <__fp_lock>:
 4004894:	0005883a 	mov	r2,zero
 4004898:	f800283a 	ret

0400489c <__sfmoreglue>:
 400489c:	defffc04 	addi	sp,sp,-16
 40048a0:	dc400115 	stw	r17,4(sp)
 40048a4:	2c7fffc4 	addi	r17,r5,-1
 40048a8:	8c401a24 	muli	r17,r17,104
 40048ac:	dc800215 	stw	r18,8(sp)
 40048b0:	2825883a 	mov	r18,r5
 40048b4:	89401d04 	addi	r5,r17,116
 40048b8:	dc000015 	stw	r16,0(sp)
 40048bc:	dfc00315 	stw	ra,12(sp)
 40048c0:	40057940 	call	4005794 <_malloc_r>
 40048c4:	1021883a 	mov	r16,r2
 40048c8:	10000726 	beq	r2,zero,40048e8 <__sfmoreglue+0x4c>
 40048cc:	11000304 	addi	r4,r2,12
 40048d0:	10000015 	stw	zero,0(r2)
 40048d4:	14800115 	stw	r18,4(r2)
 40048d8:	11000215 	stw	r4,8(r2)
 40048dc:	89801a04 	addi	r6,r17,104
 40048e0:	000b883a 	mov	r5,zero
 40048e4:	40063280 	call	4006328 <memset>
 40048e8:	8005883a 	mov	r2,r16
 40048ec:	dfc00317 	ldw	ra,12(sp)
 40048f0:	dc800217 	ldw	r18,8(sp)
 40048f4:	dc400117 	ldw	r17,4(sp)
 40048f8:	dc000017 	ldw	r16,0(sp)
 40048fc:	dec00404 	addi	sp,sp,16
 4004900:	f800283a 	ret

04004904 <__sfp>:
 4004904:	defffb04 	addi	sp,sp,-20
 4004908:	dc000015 	stw	r16,0(sp)
 400490c:	04010074 	movhi	r16,1025
 4004910:	840a9804 	addi	r16,r16,10848
 4004914:	dcc00315 	stw	r19,12(sp)
 4004918:	2027883a 	mov	r19,r4
 400491c:	81000017 	ldw	r4,0(r16)
 4004920:	dfc00415 	stw	ra,16(sp)
 4004924:	dc800215 	stw	r18,8(sp)
 4004928:	20800e17 	ldw	r2,56(r4)
 400492c:	dc400115 	stw	r17,4(sp)
 4004930:	1000021e 	bne	r2,zero,400493c <__sfp+0x38>
 4004934:	40046f80 	call	40046f8 <__sinit.part.1>
 4004938:	81000017 	ldw	r4,0(r16)
 400493c:	2480b804 	addi	r18,r4,736
 4004940:	047fffc4 	movi	r17,-1
 4004944:	91000117 	ldw	r4,4(r18)
 4004948:	94000217 	ldw	r16,8(r18)
 400494c:	213fffc4 	addi	r4,r4,-1
 4004950:	20000a16 	blt	r4,zero,400497c <__sfp+0x78>
 4004954:	8080030f 	ldh	r2,12(r16)
 4004958:	10000c26 	beq	r2,zero,400498c <__sfp+0x88>
 400495c:	80c01d04 	addi	r3,r16,116
 4004960:	00000206 	br	400496c <__sfp+0x68>
 4004964:	18bfe60f 	ldh	r2,-104(r3)
 4004968:	10000826 	beq	r2,zero,400498c <__sfp+0x88>
 400496c:	213fffc4 	addi	r4,r4,-1
 4004970:	1c3ffd04 	addi	r16,r3,-12
 4004974:	18c01a04 	addi	r3,r3,104
 4004978:	247ffa1e 	bne	r4,r17,4004964 <__alt_mem_SRAM+0xfbfe4964>
 400497c:	90800017 	ldw	r2,0(r18)
 4004980:	10001d26 	beq	r2,zero,40049f8 <__sfp+0xf4>
 4004984:	1025883a 	mov	r18,r2
 4004988:	003fee06 	br	4004944 <__alt_mem_SRAM+0xfbfe4944>
 400498c:	00bfffc4 	movi	r2,-1
 4004990:	8080038d 	sth	r2,14(r16)
 4004994:	00800044 	movi	r2,1
 4004998:	8080030d 	sth	r2,12(r16)
 400499c:	80001915 	stw	zero,100(r16)
 40049a0:	80000015 	stw	zero,0(r16)
 40049a4:	80000215 	stw	zero,8(r16)
 40049a8:	80000115 	stw	zero,4(r16)
 40049ac:	80000415 	stw	zero,16(r16)
 40049b0:	80000515 	stw	zero,20(r16)
 40049b4:	80000615 	stw	zero,24(r16)
 40049b8:	01800204 	movi	r6,8
 40049bc:	000b883a 	mov	r5,zero
 40049c0:	81001704 	addi	r4,r16,92
 40049c4:	40063280 	call	4006328 <memset>
 40049c8:	8005883a 	mov	r2,r16
 40049cc:	80000c15 	stw	zero,48(r16)
 40049d0:	80000d15 	stw	zero,52(r16)
 40049d4:	80001115 	stw	zero,68(r16)
 40049d8:	80001215 	stw	zero,72(r16)
 40049dc:	dfc00417 	ldw	ra,16(sp)
 40049e0:	dcc00317 	ldw	r19,12(sp)
 40049e4:	dc800217 	ldw	r18,8(sp)
 40049e8:	dc400117 	ldw	r17,4(sp)
 40049ec:	dc000017 	ldw	r16,0(sp)
 40049f0:	dec00504 	addi	sp,sp,20
 40049f4:	f800283a 	ret
 40049f8:	01400104 	movi	r5,4
 40049fc:	9809883a 	mov	r4,r19
 4004a00:	400489c0 	call	400489c <__sfmoreglue>
 4004a04:	90800015 	stw	r2,0(r18)
 4004a08:	103fde1e 	bne	r2,zero,4004984 <__alt_mem_SRAM+0xfbfe4984>
 4004a0c:	00800304 	movi	r2,12
 4004a10:	98800015 	stw	r2,0(r19)
 4004a14:	0005883a 	mov	r2,zero
 4004a18:	003ff006 	br	40049dc <__alt_mem_SRAM+0xfbfe49dc>

04004a1c <_cleanup>:
 4004a1c:	00810074 	movhi	r2,1025
 4004a20:	108a9804 	addi	r2,r2,10848
 4004a24:	11000017 	ldw	r4,0(r2)
 4004a28:	01410074 	movhi	r5,1025
 4004a2c:	29651404 	addi	r5,r5,-27568
 4004a30:	40054381 	jmpi	4005438 <_fwalk_reent>

04004a34 <__sinit>:
 4004a34:	20800e17 	ldw	r2,56(r4)
 4004a38:	10000126 	beq	r2,zero,4004a40 <__sinit+0xc>
 4004a3c:	f800283a 	ret
 4004a40:	40046f81 	jmpi	40046f8 <__sinit.part.1>

04004a44 <__sfp_lock_acquire>:
 4004a44:	f800283a 	ret

04004a48 <__sfp_lock_release>:
 4004a48:	f800283a 	ret

04004a4c <__sinit_lock_acquire>:
 4004a4c:	f800283a 	ret

04004a50 <__sinit_lock_release>:
 4004a50:	f800283a 	ret

04004a54 <__fp_lock_all>:
 4004a54:	00810074 	movhi	r2,1025
 4004a58:	108a9904 	addi	r2,r2,10852
 4004a5c:	11000017 	ldw	r4,0(r2)
 4004a60:	01410034 	movhi	r5,1024
 4004a64:	29522504 	addi	r5,r5,18580
 4004a68:	40053741 	jmpi	4005374 <_fwalk>

04004a6c <__fp_unlock_all>:
 4004a6c:	00810074 	movhi	r2,1025
 4004a70:	108a9904 	addi	r2,r2,10852
 4004a74:	11000017 	ldw	r4,0(r2)
 4004a78:	01410034 	movhi	r5,1024
 4004a7c:	2951b904 	addi	r5,r5,18148
 4004a80:	40053741 	jmpi	4005374 <_fwalk>

04004a84 <_malloc_trim_r>:
 4004a84:	defffb04 	addi	sp,sp,-20
 4004a88:	dcc00315 	stw	r19,12(sp)
 4004a8c:	04c10074 	movhi	r19,1025
 4004a90:	dc800215 	stw	r18,8(sp)
 4004a94:	dc400115 	stw	r17,4(sp)
 4004a98:	dc000015 	stw	r16,0(sp)
 4004a9c:	dfc00415 	stw	ra,16(sp)
 4004aa0:	2821883a 	mov	r16,r5
 4004aa4:	9cc4ed04 	addi	r19,r19,5044
 4004aa8:	2025883a 	mov	r18,r4
 4004aac:	400d6f40 	call	400d6f4 <__malloc_lock>
 4004ab0:	98800217 	ldw	r2,8(r19)
 4004ab4:	14400117 	ldw	r17,4(r2)
 4004ab8:	00bfff04 	movi	r2,-4
 4004abc:	88a2703a 	and	r17,r17,r2
 4004ac0:	8c21c83a 	sub	r16,r17,r16
 4004ac4:	8403fbc4 	addi	r16,r16,4079
 4004ac8:	8020d33a 	srli	r16,r16,12
 4004acc:	0083ffc4 	movi	r2,4095
 4004ad0:	843fffc4 	addi	r16,r16,-1
 4004ad4:	8020933a 	slli	r16,r16,12
 4004ad8:	1400060e 	bge	r2,r16,4004af4 <_malloc_trim_r+0x70>
 4004adc:	000b883a 	mov	r5,zero
 4004ae0:	9009883a 	mov	r4,r18
 4004ae4:	4007a240 	call	4007a24 <_sbrk_r>
 4004ae8:	98c00217 	ldw	r3,8(r19)
 4004aec:	1c47883a 	add	r3,r3,r17
 4004af0:	10c00a26 	beq	r2,r3,4004b1c <_malloc_trim_r+0x98>
 4004af4:	9009883a 	mov	r4,r18
 4004af8:	400d7180 	call	400d718 <__malloc_unlock>
 4004afc:	0005883a 	mov	r2,zero
 4004b00:	dfc00417 	ldw	ra,16(sp)
 4004b04:	dcc00317 	ldw	r19,12(sp)
 4004b08:	dc800217 	ldw	r18,8(sp)
 4004b0c:	dc400117 	ldw	r17,4(sp)
 4004b10:	dc000017 	ldw	r16,0(sp)
 4004b14:	dec00504 	addi	sp,sp,20
 4004b18:	f800283a 	ret
 4004b1c:	040bc83a 	sub	r5,zero,r16
 4004b20:	9009883a 	mov	r4,r18
 4004b24:	4007a240 	call	4007a24 <_sbrk_r>
 4004b28:	00ffffc4 	movi	r3,-1
 4004b2c:	10c00d26 	beq	r2,r3,4004b64 <_malloc_trim_r+0xe0>
 4004b30:	00c10074 	movhi	r3,1025
 4004b34:	18d1a604 	addi	r3,r3,18072
 4004b38:	18800017 	ldw	r2,0(r3)
 4004b3c:	99000217 	ldw	r4,8(r19)
 4004b40:	8c23c83a 	sub	r17,r17,r16
 4004b44:	8c400054 	ori	r17,r17,1
 4004b48:	1421c83a 	sub	r16,r2,r16
 4004b4c:	24400115 	stw	r17,4(r4)
 4004b50:	9009883a 	mov	r4,r18
 4004b54:	1c000015 	stw	r16,0(r3)
 4004b58:	400d7180 	call	400d718 <__malloc_unlock>
 4004b5c:	00800044 	movi	r2,1
 4004b60:	003fe706 	br	4004b00 <__alt_mem_SRAM+0xfbfe4b00>
 4004b64:	000b883a 	mov	r5,zero
 4004b68:	9009883a 	mov	r4,r18
 4004b6c:	4007a240 	call	4007a24 <_sbrk_r>
 4004b70:	99000217 	ldw	r4,8(r19)
 4004b74:	014003c4 	movi	r5,15
 4004b78:	1107c83a 	sub	r3,r2,r4
 4004b7c:	28ffdd0e 	bge	r5,r3,4004af4 <__alt_mem_SRAM+0xfbfe4af4>
 4004b80:	01410074 	movhi	r5,1025
 4004b84:	294a9b04 	addi	r5,r5,10860
 4004b88:	29400017 	ldw	r5,0(r5)
 4004b8c:	18c00054 	ori	r3,r3,1
 4004b90:	20c00115 	stw	r3,4(r4)
 4004b94:	00c10074 	movhi	r3,1025
 4004b98:	1145c83a 	sub	r2,r2,r5
 4004b9c:	18d1a604 	addi	r3,r3,18072
 4004ba0:	18800015 	stw	r2,0(r3)
 4004ba4:	003fd306 	br	4004af4 <__alt_mem_SRAM+0xfbfe4af4>

04004ba8 <_free_r>:
 4004ba8:	28004126 	beq	r5,zero,4004cb0 <_free_r+0x108>
 4004bac:	defffd04 	addi	sp,sp,-12
 4004bb0:	dc400115 	stw	r17,4(sp)
 4004bb4:	dc000015 	stw	r16,0(sp)
 4004bb8:	2023883a 	mov	r17,r4
 4004bbc:	2821883a 	mov	r16,r5
 4004bc0:	dfc00215 	stw	ra,8(sp)
 4004bc4:	400d6f40 	call	400d6f4 <__malloc_lock>
 4004bc8:	81ffff17 	ldw	r7,-4(r16)
 4004bcc:	00bfff84 	movi	r2,-2
 4004bd0:	01010074 	movhi	r4,1025
 4004bd4:	81bffe04 	addi	r6,r16,-8
 4004bd8:	3884703a 	and	r2,r7,r2
 4004bdc:	2104ed04 	addi	r4,r4,5044
 4004be0:	308b883a 	add	r5,r6,r2
 4004be4:	2a400117 	ldw	r9,4(r5)
 4004be8:	22000217 	ldw	r8,8(r4)
 4004bec:	00ffff04 	movi	r3,-4
 4004bf0:	48c6703a 	and	r3,r9,r3
 4004bf4:	2a005726 	beq	r5,r8,4004d54 <_free_r+0x1ac>
 4004bf8:	28c00115 	stw	r3,4(r5)
 4004bfc:	39c0004c 	andi	r7,r7,1
 4004c00:	3800091e 	bne	r7,zero,4004c28 <_free_r+0x80>
 4004c04:	823ffe17 	ldw	r8,-8(r16)
 4004c08:	22400204 	addi	r9,r4,8
 4004c0c:	320dc83a 	sub	r6,r6,r8
 4004c10:	31c00217 	ldw	r7,8(r6)
 4004c14:	1205883a 	add	r2,r2,r8
 4004c18:	3a406526 	beq	r7,r9,4004db0 <_free_r+0x208>
 4004c1c:	32000317 	ldw	r8,12(r6)
 4004c20:	3a000315 	stw	r8,12(r7)
 4004c24:	41c00215 	stw	r7,8(r8)
 4004c28:	28cf883a 	add	r7,r5,r3
 4004c2c:	39c00117 	ldw	r7,4(r7)
 4004c30:	39c0004c 	andi	r7,r7,1
 4004c34:	38003a26 	beq	r7,zero,4004d20 <_free_r+0x178>
 4004c38:	10c00054 	ori	r3,r2,1
 4004c3c:	30c00115 	stw	r3,4(r6)
 4004c40:	3087883a 	add	r3,r6,r2
 4004c44:	18800015 	stw	r2,0(r3)
 4004c48:	00c07fc4 	movi	r3,511
 4004c4c:	18801936 	bltu	r3,r2,4004cb4 <_free_r+0x10c>
 4004c50:	1004d0fa 	srli	r2,r2,3
 4004c54:	01c00044 	movi	r7,1
 4004c58:	21400117 	ldw	r5,4(r4)
 4004c5c:	10c00044 	addi	r3,r2,1
 4004c60:	18c7883a 	add	r3,r3,r3
 4004c64:	1005d0ba 	srai	r2,r2,2
 4004c68:	18c7883a 	add	r3,r3,r3
 4004c6c:	18c7883a 	add	r3,r3,r3
 4004c70:	1907883a 	add	r3,r3,r4
 4004c74:	3884983a 	sll	r2,r7,r2
 4004c78:	19c00017 	ldw	r7,0(r3)
 4004c7c:	1a3ffe04 	addi	r8,r3,-8
 4004c80:	1144b03a 	or	r2,r2,r5
 4004c84:	32000315 	stw	r8,12(r6)
 4004c88:	31c00215 	stw	r7,8(r6)
 4004c8c:	20800115 	stw	r2,4(r4)
 4004c90:	19800015 	stw	r6,0(r3)
 4004c94:	39800315 	stw	r6,12(r7)
 4004c98:	8809883a 	mov	r4,r17
 4004c9c:	dfc00217 	ldw	ra,8(sp)
 4004ca0:	dc400117 	ldw	r17,4(sp)
 4004ca4:	dc000017 	ldw	r16,0(sp)
 4004ca8:	dec00304 	addi	sp,sp,12
 4004cac:	400d7181 	jmpi	400d718 <__malloc_unlock>
 4004cb0:	f800283a 	ret
 4004cb4:	100ad27a 	srli	r5,r2,9
 4004cb8:	00c00104 	movi	r3,4
 4004cbc:	19404a36 	bltu	r3,r5,4004de8 <_free_r+0x240>
 4004cc0:	100ad1ba 	srli	r5,r2,6
 4004cc4:	28c00e44 	addi	r3,r5,57
 4004cc8:	18c7883a 	add	r3,r3,r3
 4004ccc:	29400e04 	addi	r5,r5,56
 4004cd0:	18c7883a 	add	r3,r3,r3
 4004cd4:	18c7883a 	add	r3,r3,r3
 4004cd8:	1909883a 	add	r4,r3,r4
 4004cdc:	20c00017 	ldw	r3,0(r4)
 4004ce0:	01c10074 	movhi	r7,1025
 4004ce4:	213ffe04 	addi	r4,r4,-8
 4004ce8:	39c4ed04 	addi	r7,r7,5044
 4004cec:	20c04426 	beq	r4,r3,4004e00 <_free_r+0x258>
 4004cf0:	01ffff04 	movi	r7,-4
 4004cf4:	19400117 	ldw	r5,4(r3)
 4004cf8:	29ca703a 	and	r5,r5,r7
 4004cfc:	1140022e 	bgeu	r2,r5,4004d08 <_free_r+0x160>
 4004d00:	18c00217 	ldw	r3,8(r3)
 4004d04:	20fffb1e 	bne	r4,r3,4004cf4 <__alt_mem_SRAM+0xfbfe4cf4>
 4004d08:	19000317 	ldw	r4,12(r3)
 4004d0c:	31000315 	stw	r4,12(r6)
 4004d10:	30c00215 	stw	r3,8(r6)
 4004d14:	21800215 	stw	r6,8(r4)
 4004d18:	19800315 	stw	r6,12(r3)
 4004d1c:	003fde06 	br	4004c98 <__alt_mem_SRAM+0xfbfe4c98>
 4004d20:	29c00217 	ldw	r7,8(r5)
 4004d24:	10c5883a 	add	r2,r2,r3
 4004d28:	00c10074 	movhi	r3,1025
 4004d2c:	18c4ef04 	addi	r3,r3,5052
 4004d30:	38c03b26 	beq	r7,r3,4004e20 <_free_r+0x278>
 4004d34:	2a000317 	ldw	r8,12(r5)
 4004d38:	11400054 	ori	r5,r2,1
 4004d3c:	3087883a 	add	r3,r6,r2
 4004d40:	3a000315 	stw	r8,12(r7)
 4004d44:	41c00215 	stw	r7,8(r8)
 4004d48:	31400115 	stw	r5,4(r6)
 4004d4c:	18800015 	stw	r2,0(r3)
 4004d50:	003fbd06 	br	4004c48 <__alt_mem_SRAM+0xfbfe4c48>
 4004d54:	39c0004c 	andi	r7,r7,1
 4004d58:	10c5883a 	add	r2,r2,r3
 4004d5c:	3800071e 	bne	r7,zero,4004d7c <_free_r+0x1d4>
 4004d60:	81fffe17 	ldw	r7,-8(r16)
 4004d64:	31cdc83a 	sub	r6,r6,r7
 4004d68:	30c00317 	ldw	r3,12(r6)
 4004d6c:	31400217 	ldw	r5,8(r6)
 4004d70:	11c5883a 	add	r2,r2,r7
 4004d74:	28c00315 	stw	r3,12(r5)
 4004d78:	19400215 	stw	r5,8(r3)
 4004d7c:	10c00054 	ori	r3,r2,1
 4004d80:	30c00115 	stw	r3,4(r6)
 4004d84:	00c10074 	movhi	r3,1025
 4004d88:	18ca9c04 	addi	r3,r3,10864
 4004d8c:	18c00017 	ldw	r3,0(r3)
 4004d90:	21800215 	stw	r6,8(r4)
 4004d94:	10ffc036 	bltu	r2,r3,4004c98 <__alt_mem_SRAM+0xfbfe4c98>
 4004d98:	00810074 	movhi	r2,1025
 4004d9c:	10919d04 	addi	r2,r2,18036
 4004da0:	11400017 	ldw	r5,0(r2)
 4004da4:	8809883a 	mov	r4,r17
 4004da8:	4004a840 	call	4004a84 <_malloc_trim_r>
 4004dac:	003fba06 	br	4004c98 <__alt_mem_SRAM+0xfbfe4c98>
 4004db0:	28c9883a 	add	r4,r5,r3
 4004db4:	21000117 	ldw	r4,4(r4)
 4004db8:	2100004c 	andi	r4,r4,1
 4004dbc:	2000391e 	bne	r4,zero,4004ea4 <_free_r+0x2fc>
 4004dc0:	29c00217 	ldw	r7,8(r5)
 4004dc4:	29000317 	ldw	r4,12(r5)
 4004dc8:	1885883a 	add	r2,r3,r2
 4004dcc:	10c00054 	ori	r3,r2,1
 4004dd0:	39000315 	stw	r4,12(r7)
 4004dd4:	21c00215 	stw	r7,8(r4)
 4004dd8:	30c00115 	stw	r3,4(r6)
 4004ddc:	308d883a 	add	r6,r6,r2
 4004de0:	30800015 	stw	r2,0(r6)
 4004de4:	003fac06 	br	4004c98 <__alt_mem_SRAM+0xfbfe4c98>
 4004de8:	00c00504 	movi	r3,20
 4004dec:	19401536 	bltu	r3,r5,4004e44 <_free_r+0x29c>
 4004df0:	28c01704 	addi	r3,r5,92
 4004df4:	18c7883a 	add	r3,r3,r3
 4004df8:	294016c4 	addi	r5,r5,91
 4004dfc:	003fb406 	br	4004cd0 <__alt_mem_SRAM+0xfbfe4cd0>
 4004e00:	280bd0ba 	srai	r5,r5,2
 4004e04:	00c00044 	movi	r3,1
 4004e08:	38800117 	ldw	r2,4(r7)
 4004e0c:	194a983a 	sll	r5,r3,r5
 4004e10:	2007883a 	mov	r3,r4
 4004e14:	2884b03a 	or	r2,r5,r2
 4004e18:	38800115 	stw	r2,4(r7)
 4004e1c:	003fbb06 	br	4004d0c <__alt_mem_SRAM+0xfbfe4d0c>
 4004e20:	21800515 	stw	r6,20(r4)
 4004e24:	21800415 	stw	r6,16(r4)
 4004e28:	10c00054 	ori	r3,r2,1
 4004e2c:	31c00315 	stw	r7,12(r6)
 4004e30:	31c00215 	stw	r7,8(r6)
 4004e34:	30c00115 	stw	r3,4(r6)
 4004e38:	308d883a 	add	r6,r6,r2
 4004e3c:	30800015 	stw	r2,0(r6)
 4004e40:	003f9506 	br	4004c98 <__alt_mem_SRAM+0xfbfe4c98>
 4004e44:	00c01504 	movi	r3,84
 4004e48:	19400536 	bltu	r3,r5,4004e60 <_free_r+0x2b8>
 4004e4c:	100ad33a 	srli	r5,r2,12
 4004e50:	28c01bc4 	addi	r3,r5,111
 4004e54:	18c7883a 	add	r3,r3,r3
 4004e58:	29401b84 	addi	r5,r5,110
 4004e5c:	003f9c06 	br	4004cd0 <__alt_mem_SRAM+0xfbfe4cd0>
 4004e60:	00c05504 	movi	r3,340
 4004e64:	19400536 	bltu	r3,r5,4004e7c <_free_r+0x2d4>
 4004e68:	100ad3fa 	srli	r5,r2,15
 4004e6c:	28c01e04 	addi	r3,r5,120
 4004e70:	18c7883a 	add	r3,r3,r3
 4004e74:	29401dc4 	addi	r5,r5,119
 4004e78:	003f9506 	br	4004cd0 <__alt_mem_SRAM+0xfbfe4cd0>
 4004e7c:	00c15504 	movi	r3,1364
 4004e80:	19400536 	bltu	r3,r5,4004e98 <_free_r+0x2f0>
 4004e84:	100ad4ba 	srli	r5,r2,18
 4004e88:	28c01f44 	addi	r3,r5,125
 4004e8c:	18c7883a 	add	r3,r3,r3
 4004e90:	29401f04 	addi	r5,r5,124
 4004e94:	003f8e06 	br	4004cd0 <__alt_mem_SRAM+0xfbfe4cd0>
 4004e98:	00c03f84 	movi	r3,254
 4004e9c:	01401f84 	movi	r5,126
 4004ea0:	003f8b06 	br	4004cd0 <__alt_mem_SRAM+0xfbfe4cd0>
 4004ea4:	10c00054 	ori	r3,r2,1
 4004ea8:	30c00115 	stw	r3,4(r6)
 4004eac:	308d883a 	add	r6,r6,r2
 4004eb0:	30800015 	stw	r2,0(r6)
 4004eb4:	003f7806 	br	4004c98 <__alt_mem_SRAM+0xfbfe4c98>

04004eb8 <__sfvwrite_r>:
 4004eb8:	30800217 	ldw	r2,8(r6)
 4004ebc:	10006726 	beq	r2,zero,400505c <__sfvwrite_r+0x1a4>
 4004ec0:	28c0030b 	ldhu	r3,12(r5)
 4004ec4:	defff404 	addi	sp,sp,-48
 4004ec8:	dd400715 	stw	r21,28(sp)
 4004ecc:	dd000615 	stw	r20,24(sp)
 4004ed0:	dc000215 	stw	r16,8(sp)
 4004ed4:	dfc00b15 	stw	ra,44(sp)
 4004ed8:	df000a15 	stw	fp,40(sp)
 4004edc:	ddc00915 	stw	r23,36(sp)
 4004ee0:	dd800815 	stw	r22,32(sp)
 4004ee4:	dcc00515 	stw	r19,20(sp)
 4004ee8:	dc800415 	stw	r18,16(sp)
 4004eec:	dc400315 	stw	r17,12(sp)
 4004ef0:	1880020c 	andi	r2,r3,8
 4004ef4:	2821883a 	mov	r16,r5
 4004ef8:	202b883a 	mov	r21,r4
 4004efc:	3029883a 	mov	r20,r6
 4004f00:	10002726 	beq	r2,zero,4004fa0 <__sfvwrite_r+0xe8>
 4004f04:	28800417 	ldw	r2,16(r5)
 4004f08:	10002526 	beq	r2,zero,4004fa0 <__sfvwrite_r+0xe8>
 4004f0c:	1880008c 	andi	r2,r3,2
 4004f10:	a4400017 	ldw	r17,0(r20)
 4004f14:	10002a26 	beq	r2,zero,4004fc0 <__sfvwrite_r+0x108>
 4004f18:	05a00034 	movhi	r22,32768
 4004f1c:	0027883a 	mov	r19,zero
 4004f20:	0025883a 	mov	r18,zero
 4004f24:	b5bf0004 	addi	r22,r22,-1024
 4004f28:	980d883a 	mov	r6,r19
 4004f2c:	a809883a 	mov	r4,r21
 4004f30:	90004626 	beq	r18,zero,400504c <__sfvwrite_r+0x194>
 4004f34:	900f883a 	mov	r7,r18
 4004f38:	b480022e 	bgeu	r22,r18,4004f44 <__sfvwrite_r+0x8c>
 4004f3c:	01e00034 	movhi	r7,32768
 4004f40:	39ff0004 	addi	r7,r7,-1024
 4004f44:	80800917 	ldw	r2,36(r16)
 4004f48:	81400717 	ldw	r5,28(r16)
 4004f4c:	103ee83a 	callr	r2
 4004f50:	0080570e 	bge	zero,r2,40050b0 <__sfvwrite_r+0x1f8>
 4004f54:	a0c00217 	ldw	r3,8(r20)
 4004f58:	98a7883a 	add	r19,r19,r2
 4004f5c:	90a5c83a 	sub	r18,r18,r2
 4004f60:	1885c83a 	sub	r2,r3,r2
 4004f64:	a0800215 	stw	r2,8(r20)
 4004f68:	103fef1e 	bne	r2,zero,4004f28 <__alt_mem_SRAM+0xfbfe4f28>
 4004f6c:	0005883a 	mov	r2,zero
 4004f70:	dfc00b17 	ldw	ra,44(sp)
 4004f74:	df000a17 	ldw	fp,40(sp)
 4004f78:	ddc00917 	ldw	r23,36(sp)
 4004f7c:	dd800817 	ldw	r22,32(sp)
 4004f80:	dd400717 	ldw	r21,28(sp)
 4004f84:	dd000617 	ldw	r20,24(sp)
 4004f88:	dcc00517 	ldw	r19,20(sp)
 4004f8c:	dc800417 	ldw	r18,16(sp)
 4004f90:	dc400317 	ldw	r17,12(sp)
 4004f94:	dc000217 	ldw	r16,8(sp)
 4004f98:	dec00c04 	addi	sp,sp,48
 4004f9c:	f800283a 	ret
 4004fa0:	800b883a 	mov	r5,r16
 4004fa4:	a809883a 	mov	r4,r21
 4004fa8:	4002a600 	call	4002a60 <__swsetup_r>
 4004fac:	1000eb1e 	bne	r2,zero,400535c <__sfvwrite_r+0x4a4>
 4004fb0:	80c0030b 	ldhu	r3,12(r16)
 4004fb4:	a4400017 	ldw	r17,0(r20)
 4004fb8:	1880008c 	andi	r2,r3,2
 4004fbc:	103fd61e 	bne	r2,zero,4004f18 <__alt_mem_SRAM+0xfbfe4f18>
 4004fc0:	1880004c 	andi	r2,r3,1
 4004fc4:	10003f1e 	bne	r2,zero,40050c4 <__sfvwrite_r+0x20c>
 4004fc8:	0039883a 	mov	fp,zero
 4004fcc:	0025883a 	mov	r18,zero
 4004fd0:	90001a26 	beq	r18,zero,400503c <__sfvwrite_r+0x184>
 4004fd4:	1880800c 	andi	r2,r3,512
 4004fd8:	84c00217 	ldw	r19,8(r16)
 4004fdc:	10002126 	beq	r2,zero,4005064 <__sfvwrite_r+0x1ac>
 4004fe0:	982f883a 	mov	r23,r19
 4004fe4:	94c09336 	bltu	r18,r19,4005234 <__sfvwrite_r+0x37c>
 4004fe8:	1881200c 	andi	r2,r3,1152
 4004fec:	10009e1e 	bne	r2,zero,4005268 <__sfvwrite_r+0x3b0>
 4004ff0:	81000017 	ldw	r4,0(r16)
 4004ff4:	b80d883a 	mov	r6,r23
 4004ff8:	e00b883a 	mov	r5,fp
 4004ffc:	40061cc0 	call	40061cc <memmove>
 4005000:	80c00217 	ldw	r3,8(r16)
 4005004:	81000017 	ldw	r4,0(r16)
 4005008:	9005883a 	mov	r2,r18
 400500c:	1ce7c83a 	sub	r19,r3,r19
 4005010:	25cf883a 	add	r7,r4,r23
 4005014:	84c00215 	stw	r19,8(r16)
 4005018:	81c00015 	stw	r7,0(r16)
 400501c:	a0c00217 	ldw	r3,8(r20)
 4005020:	e0b9883a 	add	fp,fp,r2
 4005024:	90a5c83a 	sub	r18,r18,r2
 4005028:	18a7c83a 	sub	r19,r3,r2
 400502c:	a4c00215 	stw	r19,8(r20)
 4005030:	983fce26 	beq	r19,zero,4004f6c <__alt_mem_SRAM+0xfbfe4f6c>
 4005034:	80c0030b 	ldhu	r3,12(r16)
 4005038:	903fe61e 	bne	r18,zero,4004fd4 <__alt_mem_SRAM+0xfbfe4fd4>
 400503c:	8f000017 	ldw	fp,0(r17)
 4005040:	8c800117 	ldw	r18,4(r17)
 4005044:	8c400204 	addi	r17,r17,8
 4005048:	003fe106 	br	4004fd0 <__alt_mem_SRAM+0xfbfe4fd0>
 400504c:	8cc00017 	ldw	r19,0(r17)
 4005050:	8c800117 	ldw	r18,4(r17)
 4005054:	8c400204 	addi	r17,r17,8
 4005058:	003fb306 	br	4004f28 <__alt_mem_SRAM+0xfbfe4f28>
 400505c:	0005883a 	mov	r2,zero
 4005060:	f800283a 	ret
 4005064:	81000017 	ldw	r4,0(r16)
 4005068:	80800417 	ldw	r2,16(r16)
 400506c:	11005736 	bltu	r2,r4,40051cc <__sfvwrite_r+0x314>
 4005070:	85c00517 	ldw	r23,20(r16)
 4005074:	95c05536 	bltu	r18,r23,40051cc <__sfvwrite_r+0x314>
 4005078:	00a00034 	movhi	r2,32768
 400507c:	10bfffc4 	addi	r2,r2,-1
 4005080:	9009883a 	mov	r4,r18
 4005084:	1480012e 	bgeu	r2,r18,400508c <__sfvwrite_r+0x1d4>
 4005088:	1009883a 	mov	r4,r2
 400508c:	b80b883a 	mov	r5,r23
 4005090:	400a6bc0 	call	400a6bc <__divsi3>
 4005094:	15cf383a 	mul	r7,r2,r23
 4005098:	81400717 	ldw	r5,28(r16)
 400509c:	80800917 	ldw	r2,36(r16)
 40050a0:	e00d883a 	mov	r6,fp
 40050a4:	a809883a 	mov	r4,r21
 40050a8:	103ee83a 	callr	r2
 40050ac:	00bfdb16 	blt	zero,r2,400501c <__alt_mem_SRAM+0xfbfe501c>
 40050b0:	8080030b 	ldhu	r2,12(r16)
 40050b4:	10801014 	ori	r2,r2,64
 40050b8:	8080030d 	sth	r2,12(r16)
 40050bc:	00bfffc4 	movi	r2,-1
 40050c0:	003fab06 	br	4004f70 <__alt_mem_SRAM+0xfbfe4f70>
 40050c4:	0027883a 	mov	r19,zero
 40050c8:	0011883a 	mov	r8,zero
 40050cc:	0039883a 	mov	fp,zero
 40050d0:	0025883a 	mov	r18,zero
 40050d4:	90001f26 	beq	r18,zero,4005154 <__sfvwrite_r+0x29c>
 40050d8:	40005a26 	beq	r8,zero,4005244 <__sfvwrite_r+0x38c>
 40050dc:	982d883a 	mov	r22,r19
 40050e0:	94c0012e 	bgeu	r18,r19,40050e8 <__sfvwrite_r+0x230>
 40050e4:	902d883a 	mov	r22,r18
 40050e8:	81000017 	ldw	r4,0(r16)
 40050ec:	80800417 	ldw	r2,16(r16)
 40050f0:	b02f883a 	mov	r23,r22
 40050f4:	81c00517 	ldw	r7,20(r16)
 40050f8:	1100032e 	bgeu	r2,r4,4005108 <__sfvwrite_r+0x250>
 40050fc:	80c00217 	ldw	r3,8(r16)
 4005100:	38c7883a 	add	r3,r7,r3
 4005104:	1d801816 	blt	r3,r22,4005168 <__sfvwrite_r+0x2b0>
 4005108:	b1c03e16 	blt	r22,r7,4005204 <__sfvwrite_r+0x34c>
 400510c:	80800917 	ldw	r2,36(r16)
 4005110:	81400717 	ldw	r5,28(r16)
 4005114:	e00d883a 	mov	r6,fp
 4005118:	da000115 	stw	r8,4(sp)
 400511c:	a809883a 	mov	r4,r21
 4005120:	103ee83a 	callr	r2
 4005124:	102f883a 	mov	r23,r2
 4005128:	da000117 	ldw	r8,4(sp)
 400512c:	00bfe00e 	bge	zero,r2,40050b0 <__alt_mem_SRAM+0xfbfe50b0>
 4005130:	9de7c83a 	sub	r19,r19,r23
 4005134:	98001f26 	beq	r19,zero,40051b4 <__sfvwrite_r+0x2fc>
 4005138:	a0800217 	ldw	r2,8(r20)
 400513c:	e5f9883a 	add	fp,fp,r23
 4005140:	95e5c83a 	sub	r18,r18,r23
 4005144:	15efc83a 	sub	r23,r2,r23
 4005148:	a5c00215 	stw	r23,8(r20)
 400514c:	b83f8726 	beq	r23,zero,4004f6c <__alt_mem_SRAM+0xfbfe4f6c>
 4005150:	903fe11e 	bne	r18,zero,40050d8 <__alt_mem_SRAM+0xfbfe50d8>
 4005154:	8f000017 	ldw	fp,0(r17)
 4005158:	8c800117 	ldw	r18,4(r17)
 400515c:	0011883a 	mov	r8,zero
 4005160:	8c400204 	addi	r17,r17,8
 4005164:	003fdb06 	br	40050d4 <__alt_mem_SRAM+0xfbfe50d4>
 4005168:	180d883a 	mov	r6,r3
 400516c:	e00b883a 	mov	r5,fp
 4005170:	da000115 	stw	r8,4(sp)
 4005174:	d8c00015 	stw	r3,0(sp)
 4005178:	40061cc0 	call	40061cc <memmove>
 400517c:	d8c00017 	ldw	r3,0(sp)
 4005180:	80800017 	ldw	r2,0(r16)
 4005184:	800b883a 	mov	r5,r16
 4005188:	a809883a 	mov	r4,r21
 400518c:	10c5883a 	add	r2,r2,r3
 4005190:	80800015 	stw	r2,0(r16)
 4005194:	d8c00015 	stw	r3,0(sp)
 4005198:	40046580 	call	4004658 <_fflush_r>
 400519c:	d8c00017 	ldw	r3,0(sp)
 40051a0:	da000117 	ldw	r8,4(sp)
 40051a4:	103fc21e 	bne	r2,zero,40050b0 <__alt_mem_SRAM+0xfbfe50b0>
 40051a8:	182f883a 	mov	r23,r3
 40051ac:	9de7c83a 	sub	r19,r19,r23
 40051b0:	983fe11e 	bne	r19,zero,4005138 <__alt_mem_SRAM+0xfbfe5138>
 40051b4:	800b883a 	mov	r5,r16
 40051b8:	a809883a 	mov	r4,r21
 40051bc:	40046580 	call	4004658 <_fflush_r>
 40051c0:	103fbb1e 	bne	r2,zero,40050b0 <__alt_mem_SRAM+0xfbfe50b0>
 40051c4:	0011883a 	mov	r8,zero
 40051c8:	003fdb06 	br	4005138 <__alt_mem_SRAM+0xfbfe5138>
 40051cc:	94c0012e 	bgeu	r18,r19,40051d4 <__sfvwrite_r+0x31c>
 40051d0:	9027883a 	mov	r19,r18
 40051d4:	980d883a 	mov	r6,r19
 40051d8:	e00b883a 	mov	r5,fp
 40051dc:	40061cc0 	call	40061cc <memmove>
 40051e0:	80800217 	ldw	r2,8(r16)
 40051e4:	80c00017 	ldw	r3,0(r16)
 40051e8:	14c5c83a 	sub	r2,r2,r19
 40051ec:	1cc7883a 	add	r3,r3,r19
 40051f0:	80800215 	stw	r2,8(r16)
 40051f4:	80c00015 	stw	r3,0(r16)
 40051f8:	10004326 	beq	r2,zero,4005308 <__sfvwrite_r+0x450>
 40051fc:	9805883a 	mov	r2,r19
 4005200:	003f8606 	br	400501c <__alt_mem_SRAM+0xfbfe501c>
 4005204:	b00d883a 	mov	r6,r22
 4005208:	e00b883a 	mov	r5,fp
 400520c:	da000115 	stw	r8,4(sp)
 4005210:	40061cc0 	call	40061cc <memmove>
 4005214:	80800217 	ldw	r2,8(r16)
 4005218:	80c00017 	ldw	r3,0(r16)
 400521c:	da000117 	ldw	r8,4(sp)
 4005220:	1585c83a 	sub	r2,r2,r22
 4005224:	1dad883a 	add	r22,r3,r22
 4005228:	80800215 	stw	r2,8(r16)
 400522c:	85800015 	stw	r22,0(r16)
 4005230:	003fbf06 	br	4005130 <__alt_mem_SRAM+0xfbfe5130>
 4005234:	81000017 	ldw	r4,0(r16)
 4005238:	9027883a 	mov	r19,r18
 400523c:	902f883a 	mov	r23,r18
 4005240:	003f6c06 	br	4004ff4 <__alt_mem_SRAM+0xfbfe4ff4>
 4005244:	900d883a 	mov	r6,r18
 4005248:	01400284 	movi	r5,10
 400524c:	e009883a 	mov	r4,fp
 4005250:	4005fa00 	call	4005fa0 <memchr>
 4005254:	10003e26 	beq	r2,zero,4005350 <__sfvwrite_r+0x498>
 4005258:	10800044 	addi	r2,r2,1
 400525c:	1727c83a 	sub	r19,r2,fp
 4005260:	02000044 	movi	r8,1
 4005264:	003f9d06 	br	40050dc <__alt_mem_SRAM+0xfbfe50dc>
 4005268:	80800517 	ldw	r2,20(r16)
 400526c:	81400417 	ldw	r5,16(r16)
 4005270:	81c00017 	ldw	r7,0(r16)
 4005274:	10a7883a 	add	r19,r2,r2
 4005278:	9885883a 	add	r2,r19,r2
 400527c:	1026d7fa 	srli	r19,r2,31
 4005280:	396dc83a 	sub	r22,r7,r5
 4005284:	b1000044 	addi	r4,r22,1
 4005288:	9885883a 	add	r2,r19,r2
 400528c:	1027d07a 	srai	r19,r2,1
 4005290:	2485883a 	add	r2,r4,r18
 4005294:	980d883a 	mov	r6,r19
 4005298:	9880022e 	bgeu	r19,r2,40052a4 <__sfvwrite_r+0x3ec>
 400529c:	1027883a 	mov	r19,r2
 40052a0:	100d883a 	mov	r6,r2
 40052a4:	18c1000c 	andi	r3,r3,1024
 40052a8:	18001c26 	beq	r3,zero,400531c <__sfvwrite_r+0x464>
 40052ac:	300b883a 	mov	r5,r6
 40052b0:	a809883a 	mov	r4,r21
 40052b4:	40057940 	call	4005794 <_malloc_r>
 40052b8:	102f883a 	mov	r23,r2
 40052bc:	10002926 	beq	r2,zero,4005364 <__sfvwrite_r+0x4ac>
 40052c0:	81400417 	ldw	r5,16(r16)
 40052c4:	b00d883a 	mov	r6,r22
 40052c8:	1009883a 	mov	r4,r2
 40052cc:	40060840 	call	4006084 <memcpy>
 40052d0:	8080030b 	ldhu	r2,12(r16)
 40052d4:	00fedfc4 	movi	r3,-1153
 40052d8:	10c4703a 	and	r2,r2,r3
 40052dc:	10802014 	ori	r2,r2,128
 40052e0:	8080030d 	sth	r2,12(r16)
 40052e4:	bd89883a 	add	r4,r23,r22
 40052e8:	9d8fc83a 	sub	r7,r19,r22
 40052ec:	85c00415 	stw	r23,16(r16)
 40052f0:	84c00515 	stw	r19,20(r16)
 40052f4:	81000015 	stw	r4,0(r16)
 40052f8:	9027883a 	mov	r19,r18
 40052fc:	81c00215 	stw	r7,8(r16)
 4005300:	902f883a 	mov	r23,r18
 4005304:	003f3b06 	br	4004ff4 <__alt_mem_SRAM+0xfbfe4ff4>
 4005308:	800b883a 	mov	r5,r16
 400530c:	a809883a 	mov	r4,r21
 4005310:	40046580 	call	4004658 <_fflush_r>
 4005314:	103fb926 	beq	r2,zero,40051fc <__alt_mem_SRAM+0xfbfe51fc>
 4005318:	003f6506 	br	40050b0 <__alt_mem_SRAM+0xfbfe50b0>
 400531c:	a809883a 	mov	r4,r21
 4005320:	400744c0 	call	400744c <_realloc_r>
 4005324:	102f883a 	mov	r23,r2
 4005328:	103fee1e 	bne	r2,zero,40052e4 <__alt_mem_SRAM+0xfbfe52e4>
 400532c:	81400417 	ldw	r5,16(r16)
 4005330:	a809883a 	mov	r4,r21
 4005334:	4004ba80 	call	4004ba8 <_free_r>
 4005338:	8080030b 	ldhu	r2,12(r16)
 400533c:	00ffdfc4 	movi	r3,-129
 4005340:	1884703a 	and	r2,r3,r2
 4005344:	00c00304 	movi	r3,12
 4005348:	a8c00015 	stw	r3,0(r21)
 400534c:	003f5906 	br	40050b4 <__alt_mem_SRAM+0xfbfe50b4>
 4005350:	94c00044 	addi	r19,r18,1
 4005354:	02000044 	movi	r8,1
 4005358:	003f6006 	br	40050dc <__alt_mem_SRAM+0xfbfe50dc>
 400535c:	00bfffc4 	movi	r2,-1
 4005360:	003f0306 	br	4004f70 <__alt_mem_SRAM+0xfbfe4f70>
 4005364:	00800304 	movi	r2,12
 4005368:	a8800015 	stw	r2,0(r21)
 400536c:	8080030b 	ldhu	r2,12(r16)
 4005370:	003f5006 	br	40050b4 <__alt_mem_SRAM+0xfbfe50b4>

04005374 <_fwalk>:
 4005374:	defff704 	addi	sp,sp,-36
 4005378:	dd000415 	stw	r20,16(sp)
 400537c:	dfc00815 	stw	ra,32(sp)
 4005380:	ddc00715 	stw	r23,28(sp)
 4005384:	dd800615 	stw	r22,24(sp)
 4005388:	dd400515 	stw	r21,20(sp)
 400538c:	dcc00315 	stw	r19,12(sp)
 4005390:	dc800215 	stw	r18,8(sp)
 4005394:	dc400115 	stw	r17,4(sp)
 4005398:	dc000015 	stw	r16,0(sp)
 400539c:	2500b804 	addi	r20,r4,736
 40053a0:	a0002326 	beq	r20,zero,4005430 <_fwalk+0xbc>
 40053a4:	282b883a 	mov	r21,r5
 40053a8:	002f883a 	mov	r23,zero
 40053ac:	05800044 	movi	r22,1
 40053b0:	04ffffc4 	movi	r19,-1
 40053b4:	a4400117 	ldw	r17,4(r20)
 40053b8:	a4800217 	ldw	r18,8(r20)
 40053bc:	8c7fffc4 	addi	r17,r17,-1
 40053c0:	88000d16 	blt	r17,zero,40053f8 <_fwalk+0x84>
 40053c4:	94000304 	addi	r16,r18,12
 40053c8:	94800384 	addi	r18,r18,14
 40053cc:	8080000b 	ldhu	r2,0(r16)
 40053d0:	8c7fffc4 	addi	r17,r17,-1
 40053d4:	813ffd04 	addi	r4,r16,-12
 40053d8:	b080042e 	bgeu	r22,r2,40053ec <_fwalk+0x78>
 40053dc:	9080000f 	ldh	r2,0(r18)
 40053e0:	14c00226 	beq	r2,r19,40053ec <_fwalk+0x78>
 40053e4:	a83ee83a 	callr	r21
 40053e8:	b8aeb03a 	or	r23,r23,r2
 40053ec:	84001a04 	addi	r16,r16,104
 40053f0:	94801a04 	addi	r18,r18,104
 40053f4:	8cfff51e 	bne	r17,r19,40053cc <__alt_mem_SRAM+0xfbfe53cc>
 40053f8:	a5000017 	ldw	r20,0(r20)
 40053fc:	a03fed1e 	bne	r20,zero,40053b4 <__alt_mem_SRAM+0xfbfe53b4>
 4005400:	b805883a 	mov	r2,r23
 4005404:	dfc00817 	ldw	ra,32(sp)
 4005408:	ddc00717 	ldw	r23,28(sp)
 400540c:	dd800617 	ldw	r22,24(sp)
 4005410:	dd400517 	ldw	r21,20(sp)
 4005414:	dd000417 	ldw	r20,16(sp)
 4005418:	dcc00317 	ldw	r19,12(sp)
 400541c:	dc800217 	ldw	r18,8(sp)
 4005420:	dc400117 	ldw	r17,4(sp)
 4005424:	dc000017 	ldw	r16,0(sp)
 4005428:	dec00904 	addi	sp,sp,36
 400542c:	f800283a 	ret
 4005430:	002f883a 	mov	r23,zero
 4005434:	003ff206 	br	4005400 <__alt_mem_SRAM+0xfbfe5400>

04005438 <_fwalk_reent>:
 4005438:	defff704 	addi	sp,sp,-36
 400543c:	dd000415 	stw	r20,16(sp)
 4005440:	dfc00815 	stw	ra,32(sp)
 4005444:	ddc00715 	stw	r23,28(sp)
 4005448:	dd800615 	stw	r22,24(sp)
 400544c:	dd400515 	stw	r21,20(sp)
 4005450:	dcc00315 	stw	r19,12(sp)
 4005454:	dc800215 	stw	r18,8(sp)
 4005458:	dc400115 	stw	r17,4(sp)
 400545c:	dc000015 	stw	r16,0(sp)
 4005460:	2500b804 	addi	r20,r4,736
 4005464:	a0002326 	beq	r20,zero,40054f4 <_fwalk_reent+0xbc>
 4005468:	282b883a 	mov	r21,r5
 400546c:	2027883a 	mov	r19,r4
 4005470:	002f883a 	mov	r23,zero
 4005474:	05800044 	movi	r22,1
 4005478:	04bfffc4 	movi	r18,-1
 400547c:	a4400117 	ldw	r17,4(r20)
 4005480:	a4000217 	ldw	r16,8(r20)
 4005484:	8c7fffc4 	addi	r17,r17,-1
 4005488:	88000c16 	blt	r17,zero,40054bc <_fwalk_reent+0x84>
 400548c:	84000304 	addi	r16,r16,12
 4005490:	8080000b 	ldhu	r2,0(r16)
 4005494:	8c7fffc4 	addi	r17,r17,-1
 4005498:	817ffd04 	addi	r5,r16,-12
 400549c:	b080052e 	bgeu	r22,r2,40054b4 <_fwalk_reent+0x7c>
 40054a0:	8080008f 	ldh	r2,2(r16)
 40054a4:	9809883a 	mov	r4,r19
 40054a8:	14800226 	beq	r2,r18,40054b4 <_fwalk_reent+0x7c>
 40054ac:	a83ee83a 	callr	r21
 40054b0:	b8aeb03a 	or	r23,r23,r2
 40054b4:	84001a04 	addi	r16,r16,104
 40054b8:	8cbff51e 	bne	r17,r18,4005490 <__alt_mem_SRAM+0xfbfe5490>
 40054bc:	a5000017 	ldw	r20,0(r20)
 40054c0:	a03fee1e 	bne	r20,zero,400547c <__alt_mem_SRAM+0xfbfe547c>
 40054c4:	b805883a 	mov	r2,r23
 40054c8:	dfc00817 	ldw	ra,32(sp)
 40054cc:	ddc00717 	ldw	r23,28(sp)
 40054d0:	dd800617 	ldw	r22,24(sp)
 40054d4:	dd400517 	ldw	r21,20(sp)
 40054d8:	dd000417 	ldw	r20,16(sp)
 40054dc:	dcc00317 	ldw	r19,12(sp)
 40054e0:	dc800217 	ldw	r18,8(sp)
 40054e4:	dc400117 	ldw	r17,4(sp)
 40054e8:	dc000017 	ldw	r16,0(sp)
 40054ec:	dec00904 	addi	sp,sp,36
 40054f0:	f800283a 	ret
 40054f4:	002f883a 	mov	r23,zero
 40054f8:	003ff206 	br	40054c4 <__alt_mem_SRAM+0xfbfe54c4>

040054fc <_setlocale_r>:
 40054fc:	30001b26 	beq	r6,zero,400556c <_setlocale_r+0x70>
 4005500:	01410074 	movhi	r5,1025
 4005504:	defffe04 	addi	sp,sp,-8
 4005508:	29430104 	addi	r5,r5,3076
 400550c:	3009883a 	mov	r4,r6
 4005510:	dc000015 	stw	r16,0(sp)
 4005514:	dfc00115 	stw	ra,4(sp)
 4005518:	3021883a 	mov	r16,r6
 400551c:	4007bb40 	call	4007bb4 <strcmp>
 4005520:	1000061e 	bne	r2,zero,400553c <_setlocale_r+0x40>
 4005524:	00810074 	movhi	r2,1025
 4005528:	10830004 	addi	r2,r2,3072
 400552c:	dfc00117 	ldw	ra,4(sp)
 4005530:	dc000017 	ldw	r16,0(sp)
 4005534:	dec00204 	addi	sp,sp,8
 4005538:	f800283a 	ret
 400553c:	01410074 	movhi	r5,1025
 4005540:	29430004 	addi	r5,r5,3072
 4005544:	8009883a 	mov	r4,r16
 4005548:	4007bb40 	call	4007bb4 <strcmp>
 400554c:	103ff526 	beq	r2,zero,4005524 <__alt_mem_SRAM+0xfbfe5524>
 4005550:	01410074 	movhi	r5,1025
 4005554:	2942eb04 	addi	r5,r5,2988
 4005558:	8009883a 	mov	r4,r16
 400555c:	4007bb40 	call	4007bb4 <strcmp>
 4005560:	103ff026 	beq	r2,zero,4005524 <__alt_mem_SRAM+0xfbfe5524>
 4005564:	0005883a 	mov	r2,zero
 4005568:	003ff006 	br	400552c <__alt_mem_SRAM+0xfbfe552c>
 400556c:	00810074 	movhi	r2,1025
 4005570:	10830004 	addi	r2,r2,3072
 4005574:	f800283a 	ret

04005578 <__locale_charset>:
 4005578:	00810074 	movhi	r2,1025
 400557c:	1084d704 	addi	r2,r2,4956
 4005580:	f800283a 	ret

04005584 <__locale_mb_cur_max>:
 4005584:	00810074 	movhi	r2,1025
 4005588:	108a9a04 	addi	r2,r2,10856
 400558c:	10800017 	ldw	r2,0(r2)
 4005590:	f800283a 	ret

04005594 <__locale_msgcharset>:
 4005594:	00810074 	movhi	r2,1025
 4005598:	1084cf04 	addi	r2,r2,4924
 400559c:	f800283a 	ret

040055a0 <__locale_cjk_lang>:
 40055a0:	0005883a 	mov	r2,zero
 40055a4:	f800283a 	ret

040055a8 <_localeconv_r>:
 40055a8:	00810074 	movhi	r2,1025
 40055ac:	1084df04 	addi	r2,r2,4988
 40055b0:	f800283a 	ret

040055b4 <setlocale>:
 40055b4:	00810074 	movhi	r2,1025
 40055b8:	108a9904 	addi	r2,r2,10852
 40055bc:	280d883a 	mov	r6,r5
 40055c0:	200b883a 	mov	r5,r4
 40055c4:	11000017 	ldw	r4,0(r2)
 40055c8:	40054fc1 	jmpi	40054fc <_setlocale_r>

040055cc <localeconv>:
 40055cc:	00810074 	movhi	r2,1025
 40055d0:	1084df04 	addi	r2,r2,4988
 40055d4:	f800283a 	ret

040055d8 <__smakebuf_r>:
 40055d8:	2880030b 	ldhu	r2,12(r5)
 40055dc:	10c0008c 	andi	r3,r2,2
 40055e0:	1800411e 	bne	r3,zero,40056e8 <__smakebuf_r+0x110>
 40055e4:	deffec04 	addi	sp,sp,-80
 40055e8:	dc000f15 	stw	r16,60(sp)
 40055ec:	2821883a 	mov	r16,r5
 40055f0:	2940038f 	ldh	r5,14(r5)
 40055f4:	dc401015 	stw	r17,64(sp)
 40055f8:	dfc01315 	stw	ra,76(sp)
 40055fc:	dcc01215 	stw	r19,72(sp)
 4005600:	dc801115 	stw	r18,68(sp)
 4005604:	2023883a 	mov	r17,r4
 4005608:	28001c16 	blt	r5,zero,400567c <__smakebuf_r+0xa4>
 400560c:	d80d883a 	mov	r6,sp
 4005610:	400975c0 	call	400975c <_fstat_r>
 4005614:	10001816 	blt	r2,zero,4005678 <__smakebuf_r+0xa0>
 4005618:	d8800117 	ldw	r2,4(sp)
 400561c:	00e00014 	movui	r3,32768
 4005620:	10bc000c 	andi	r2,r2,61440
 4005624:	14c80020 	cmpeqi	r19,r2,8192
 4005628:	10c03726 	beq	r2,r3,4005708 <__smakebuf_r+0x130>
 400562c:	80c0030b 	ldhu	r3,12(r16)
 4005630:	18c20014 	ori	r3,r3,2048
 4005634:	80c0030d 	sth	r3,12(r16)
 4005638:	00c80004 	movi	r3,8192
 400563c:	10c0521e 	bne	r2,r3,4005788 <__smakebuf_r+0x1b0>
 4005640:	8140038f 	ldh	r5,14(r16)
 4005644:	8809883a 	mov	r4,r17
 4005648:	40097b80 	call	40097b8 <_isatty_r>
 400564c:	10004c26 	beq	r2,zero,4005780 <__smakebuf_r+0x1a8>
 4005650:	8080030b 	ldhu	r2,12(r16)
 4005654:	80c010c4 	addi	r3,r16,67
 4005658:	80c00015 	stw	r3,0(r16)
 400565c:	10800054 	ori	r2,r2,1
 4005660:	8080030d 	sth	r2,12(r16)
 4005664:	00800044 	movi	r2,1
 4005668:	80c00415 	stw	r3,16(r16)
 400566c:	80800515 	stw	r2,20(r16)
 4005670:	04810004 	movi	r18,1024
 4005674:	00000706 	br	4005694 <__smakebuf_r+0xbc>
 4005678:	8080030b 	ldhu	r2,12(r16)
 400567c:	10c0200c 	andi	r3,r2,128
 4005680:	18001f1e 	bne	r3,zero,4005700 <__smakebuf_r+0x128>
 4005684:	04810004 	movi	r18,1024
 4005688:	10820014 	ori	r2,r2,2048
 400568c:	8080030d 	sth	r2,12(r16)
 4005690:	0027883a 	mov	r19,zero
 4005694:	900b883a 	mov	r5,r18
 4005698:	8809883a 	mov	r4,r17
 400569c:	40057940 	call	4005794 <_malloc_r>
 40056a0:	10002c26 	beq	r2,zero,4005754 <__smakebuf_r+0x17c>
 40056a4:	80c0030b 	ldhu	r3,12(r16)
 40056a8:	01010034 	movhi	r4,1024
 40056ac:	2111bb04 	addi	r4,r4,18156
 40056b0:	89000f15 	stw	r4,60(r17)
 40056b4:	18c02014 	ori	r3,r3,128
 40056b8:	80c0030d 	sth	r3,12(r16)
 40056bc:	80800015 	stw	r2,0(r16)
 40056c0:	80800415 	stw	r2,16(r16)
 40056c4:	84800515 	stw	r18,20(r16)
 40056c8:	98001a1e 	bne	r19,zero,4005734 <__smakebuf_r+0x15c>
 40056cc:	dfc01317 	ldw	ra,76(sp)
 40056d0:	dcc01217 	ldw	r19,72(sp)
 40056d4:	dc801117 	ldw	r18,68(sp)
 40056d8:	dc401017 	ldw	r17,64(sp)
 40056dc:	dc000f17 	ldw	r16,60(sp)
 40056e0:	dec01404 	addi	sp,sp,80
 40056e4:	f800283a 	ret
 40056e8:	288010c4 	addi	r2,r5,67
 40056ec:	28800015 	stw	r2,0(r5)
 40056f0:	28800415 	stw	r2,16(r5)
 40056f4:	00800044 	movi	r2,1
 40056f8:	28800515 	stw	r2,20(r5)
 40056fc:	f800283a 	ret
 4005700:	04801004 	movi	r18,64
 4005704:	003fe006 	br	4005688 <__alt_mem_SRAM+0xfbfe5688>
 4005708:	81000a17 	ldw	r4,40(r16)
 400570c:	00c10034 	movhi	r3,1024
 4005710:	18ded404 	addi	r3,r3,31568
 4005714:	20ffc51e 	bne	r4,r3,400562c <__alt_mem_SRAM+0xfbfe562c>
 4005718:	8080030b 	ldhu	r2,12(r16)
 400571c:	04810004 	movi	r18,1024
 4005720:	84801315 	stw	r18,76(r16)
 4005724:	1484b03a 	or	r2,r2,r18
 4005728:	8080030d 	sth	r2,12(r16)
 400572c:	0027883a 	mov	r19,zero
 4005730:	003fd806 	br	4005694 <__alt_mem_SRAM+0xfbfe5694>
 4005734:	8140038f 	ldh	r5,14(r16)
 4005738:	8809883a 	mov	r4,r17
 400573c:	40097b80 	call	40097b8 <_isatty_r>
 4005740:	103fe226 	beq	r2,zero,40056cc <__alt_mem_SRAM+0xfbfe56cc>
 4005744:	8080030b 	ldhu	r2,12(r16)
 4005748:	10800054 	ori	r2,r2,1
 400574c:	8080030d 	sth	r2,12(r16)
 4005750:	003fde06 	br	40056cc <__alt_mem_SRAM+0xfbfe56cc>
 4005754:	8080030b 	ldhu	r2,12(r16)
 4005758:	10c0800c 	andi	r3,r2,512
 400575c:	183fdb1e 	bne	r3,zero,40056cc <__alt_mem_SRAM+0xfbfe56cc>
 4005760:	10800094 	ori	r2,r2,2
 4005764:	80c010c4 	addi	r3,r16,67
 4005768:	8080030d 	sth	r2,12(r16)
 400576c:	00800044 	movi	r2,1
 4005770:	80c00015 	stw	r3,0(r16)
 4005774:	80c00415 	stw	r3,16(r16)
 4005778:	80800515 	stw	r2,20(r16)
 400577c:	003fd306 	br	40056cc <__alt_mem_SRAM+0xfbfe56cc>
 4005780:	04810004 	movi	r18,1024
 4005784:	003fc306 	br	4005694 <__alt_mem_SRAM+0xfbfe5694>
 4005788:	0027883a 	mov	r19,zero
 400578c:	04810004 	movi	r18,1024
 4005790:	003fc006 	br	4005694 <__alt_mem_SRAM+0xfbfe5694>

04005794 <_malloc_r>:
 4005794:	defff504 	addi	sp,sp,-44
 4005798:	dc800315 	stw	r18,12(sp)
 400579c:	dfc00a15 	stw	ra,40(sp)
 40057a0:	df000915 	stw	fp,36(sp)
 40057a4:	ddc00815 	stw	r23,32(sp)
 40057a8:	dd800715 	stw	r22,28(sp)
 40057ac:	dd400615 	stw	r21,24(sp)
 40057b0:	dd000515 	stw	r20,20(sp)
 40057b4:	dcc00415 	stw	r19,16(sp)
 40057b8:	dc400215 	stw	r17,8(sp)
 40057bc:	dc000115 	stw	r16,4(sp)
 40057c0:	288002c4 	addi	r2,r5,11
 40057c4:	00c00584 	movi	r3,22
 40057c8:	2025883a 	mov	r18,r4
 40057cc:	18807f2e 	bgeu	r3,r2,40059cc <_malloc_r+0x238>
 40057d0:	047ffe04 	movi	r17,-8
 40057d4:	1462703a 	and	r17,r2,r17
 40057d8:	8800a316 	blt	r17,zero,4005a68 <_malloc_r+0x2d4>
 40057dc:	8940a236 	bltu	r17,r5,4005a68 <_malloc_r+0x2d4>
 40057e0:	400d6f40 	call	400d6f4 <__malloc_lock>
 40057e4:	00807dc4 	movi	r2,503
 40057e8:	1441e92e 	bgeu	r2,r17,4005f90 <_malloc_r+0x7fc>
 40057ec:	8804d27a 	srli	r2,r17,9
 40057f0:	1000a126 	beq	r2,zero,4005a78 <_malloc_r+0x2e4>
 40057f4:	00c00104 	movi	r3,4
 40057f8:	18811e36 	bltu	r3,r2,4005c74 <_malloc_r+0x4e0>
 40057fc:	8804d1ba 	srli	r2,r17,6
 4005800:	12000e44 	addi	r8,r2,57
 4005804:	11c00e04 	addi	r7,r2,56
 4005808:	4209883a 	add	r4,r8,r8
 400580c:	04c10074 	movhi	r19,1025
 4005810:	2109883a 	add	r4,r4,r4
 4005814:	9cc4ed04 	addi	r19,r19,5044
 4005818:	2109883a 	add	r4,r4,r4
 400581c:	9909883a 	add	r4,r19,r4
 4005820:	24000117 	ldw	r16,4(r4)
 4005824:	213ffe04 	addi	r4,r4,-8
 4005828:	24009726 	beq	r4,r16,4005a88 <_malloc_r+0x2f4>
 400582c:	80800117 	ldw	r2,4(r16)
 4005830:	01bfff04 	movi	r6,-4
 4005834:	014003c4 	movi	r5,15
 4005838:	1184703a 	and	r2,r2,r6
 400583c:	1447c83a 	sub	r3,r2,r17
 4005840:	28c00716 	blt	r5,r3,4005860 <_malloc_r+0xcc>
 4005844:	1800920e 	bge	r3,zero,4005a90 <_malloc_r+0x2fc>
 4005848:	84000317 	ldw	r16,12(r16)
 400584c:	24008e26 	beq	r4,r16,4005a88 <_malloc_r+0x2f4>
 4005850:	80800117 	ldw	r2,4(r16)
 4005854:	1184703a 	and	r2,r2,r6
 4005858:	1447c83a 	sub	r3,r2,r17
 400585c:	28fff90e 	bge	r5,r3,4005844 <__alt_mem_SRAM+0xfbfe5844>
 4005860:	3809883a 	mov	r4,r7
 4005864:	01810074 	movhi	r6,1025
 4005868:	9c000417 	ldw	r16,16(r19)
 400586c:	3184ed04 	addi	r6,r6,5044
 4005870:	32000204 	addi	r8,r6,8
 4005874:	82013426 	beq	r16,r8,4005d48 <_malloc_r+0x5b4>
 4005878:	80c00117 	ldw	r3,4(r16)
 400587c:	00bfff04 	movi	r2,-4
 4005880:	188e703a 	and	r7,r3,r2
 4005884:	3c45c83a 	sub	r2,r7,r17
 4005888:	00c003c4 	movi	r3,15
 400588c:	18811f16 	blt	r3,r2,4005d0c <_malloc_r+0x578>
 4005890:	32000515 	stw	r8,20(r6)
 4005894:	32000415 	stw	r8,16(r6)
 4005898:	10007f0e 	bge	r2,zero,4005a98 <_malloc_r+0x304>
 400589c:	00807fc4 	movi	r2,511
 40058a0:	11c0fd36 	bltu	r2,r7,4005c98 <_malloc_r+0x504>
 40058a4:	3806d0fa 	srli	r3,r7,3
 40058a8:	01c00044 	movi	r7,1
 40058ac:	30800117 	ldw	r2,4(r6)
 40058b0:	19400044 	addi	r5,r3,1
 40058b4:	294b883a 	add	r5,r5,r5
 40058b8:	1807d0ba 	srai	r3,r3,2
 40058bc:	294b883a 	add	r5,r5,r5
 40058c0:	294b883a 	add	r5,r5,r5
 40058c4:	298b883a 	add	r5,r5,r6
 40058c8:	38c6983a 	sll	r3,r7,r3
 40058cc:	29c00017 	ldw	r7,0(r5)
 40058d0:	2a7ffe04 	addi	r9,r5,-8
 40058d4:	1886b03a 	or	r3,r3,r2
 40058d8:	82400315 	stw	r9,12(r16)
 40058dc:	81c00215 	stw	r7,8(r16)
 40058e0:	30c00115 	stw	r3,4(r6)
 40058e4:	2c000015 	stw	r16,0(r5)
 40058e8:	3c000315 	stw	r16,12(r7)
 40058ec:	2005d0ba 	srai	r2,r4,2
 40058f0:	01400044 	movi	r5,1
 40058f4:	288a983a 	sll	r5,r5,r2
 40058f8:	19406f36 	bltu	r3,r5,4005ab8 <_malloc_r+0x324>
 40058fc:	28c4703a 	and	r2,r5,r3
 4005900:	10000a1e 	bne	r2,zero,400592c <_malloc_r+0x198>
 4005904:	00bfff04 	movi	r2,-4
 4005908:	294b883a 	add	r5,r5,r5
 400590c:	2088703a 	and	r4,r4,r2
 4005910:	28c4703a 	and	r2,r5,r3
 4005914:	21000104 	addi	r4,r4,4
 4005918:	1000041e 	bne	r2,zero,400592c <_malloc_r+0x198>
 400591c:	294b883a 	add	r5,r5,r5
 4005920:	28c4703a 	and	r2,r5,r3
 4005924:	21000104 	addi	r4,r4,4
 4005928:	103ffc26 	beq	r2,zero,400591c <__alt_mem_SRAM+0xfbfe591c>
 400592c:	02bfff04 	movi	r10,-4
 4005930:	024003c4 	movi	r9,15
 4005934:	21800044 	addi	r6,r4,1
 4005938:	318d883a 	add	r6,r6,r6
 400593c:	318d883a 	add	r6,r6,r6
 4005940:	318d883a 	add	r6,r6,r6
 4005944:	998d883a 	add	r6,r19,r6
 4005948:	333ffe04 	addi	r12,r6,-8
 400594c:	2017883a 	mov	r11,r4
 4005950:	31800104 	addi	r6,r6,4
 4005954:	34000017 	ldw	r16,0(r6)
 4005958:	31fffd04 	addi	r7,r6,-12
 400595c:	81c0041e 	bne	r16,r7,4005970 <_malloc_r+0x1dc>
 4005960:	0000fb06 	br	4005d50 <_malloc_r+0x5bc>
 4005964:	1801030e 	bge	r3,zero,4005d74 <_malloc_r+0x5e0>
 4005968:	84000317 	ldw	r16,12(r16)
 400596c:	81c0f826 	beq	r16,r7,4005d50 <_malloc_r+0x5bc>
 4005970:	80800117 	ldw	r2,4(r16)
 4005974:	1284703a 	and	r2,r2,r10
 4005978:	1447c83a 	sub	r3,r2,r17
 400597c:	48fff90e 	bge	r9,r3,4005964 <__alt_mem_SRAM+0xfbfe5964>
 4005980:	80800317 	ldw	r2,12(r16)
 4005984:	81000217 	ldw	r4,8(r16)
 4005988:	89400054 	ori	r5,r17,1
 400598c:	81400115 	stw	r5,4(r16)
 4005990:	20800315 	stw	r2,12(r4)
 4005994:	11000215 	stw	r4,8(r2)
 4005998:	8463883a 	add	r17,r16,r17
 400599c:	9c400515 	stw	r17,20(r19)
 40059a0:	9c400415 	stw	r17,16(r19)
 40059a4:	18800054 	ori	r2,r3,1
 40059a8:	88800115 	stw	r2,4(r17)
 40059ac:	8a000315 	stw	r8,12(r17)
 40059b0:	8a000215 	stw	r8,8(r17)
 40059b4:	88e3883a 	add	r17,r17,r3
 40059b8:	88c00015 	stw	r3,0(r17)
 40059bc:	9009883a 	mov	r4,r18
 40059c0:	400d7180 	call	400d718 <__malloc_unlock>
 40059c4:	80800204 	addi	r2,r16,8
 40059c8:	00001b06 	br	4005a38 <_malloc_r+0x2a4>
 40059cc:	04400404 	movi	r17,16
 40059d0:	89402536 	bltu	r17,r5,4005a68 <_malloc_r+0x2d4>
 40059d4:	400d6f40 	call	400d6f4 <__malloc_lock>
 40059d8:	00800184 	movi	r2,6
 40059dc:	01000084 	movi	r4,2
 40059e0:	04c10074 	movhi	r19,1025
 40059e4:	1085883a 	add	r2,r2,r2
 40059e8:	9cc4ed04 	addi	r19,r19,5044
 40059ec:	1085883a 	add	r2,r2,r2
 40059f0:	9885883a 	add	r2,r19,r2
 40059f4:	14000117 	ldw	r16,4(r2)
 40059f8:	10fffe04 	addi	r3,r2,-8
 40059fc:	80c0d926 	beq	r16,r3,4005d64 <_malloc_r+0x5d0>
 4005a00:	80c00117 	ldw	r3,4(r16)
 4005a04:	81000317 	ldw	r4,12(r16)
 4005a08:	00bfff04 	movi	r2,-4
 4005a0c:	1884703a 	and	r2,r3,r2
 4005a10:	81400217 	ldw	r5,8(r16)
 4005a14:	8085883a 	add	r2,r16,r2
 4005a18:	10c00117 	ldw	r3,4(r2)
 4005a1c:	29000315 	stw	r4,12(r5)
 4005a20:	21400215 	stw	r5,8(r4)
 4005a24:	18c00054 	ori	r3,r3,1
 4005a28:	10c00115 	stw	r3,4(r2)
 4005a2c:	9009883a 	mov	r4,r18
 4005a30:	400d7180 	call	400d718 <__malloc_unlock>
 4005a34:	80800204 	addi	r2,r16,8
 4005a38:	dfc00a17 	ldw	ra,40(sp)
 4005a3c:	df000917 	ldw	fp,36(sp)
 4005a40:	ddc00817 	ldw	r23,32(sp)
 4005a44:	dd800717 	ldw	r22,28(sp)
 4005a48:	dd400617 	ldw	r21,24(sp)
 4005a4c:	dd000517 	ldw	r20,20(sp)
 4005a50:	dcc00417 	ldw	r19,16(sp)
 4005a54:	dc800317 	ldw	r18,12(sp)
 4005a58:	dc400217 	ldw	r17,8(sp)
 4005a5c:	dc000117 	ldw	r16,4(sp)
 4005a60:	dec00b04 	addi	sp,sp,44
 4005a64:	f800283a 	ret
 4005a68:	00800304 	movi	r2,12
 4005a6c:	90800015 	stw	r2,0(r18)
 4005a70:	0005883a 	mov	r2,zero
 4005a74:	003ff006 	br	4005a38 <__alt_mem_SRAM+0xfbfe5a38>
 4005a78:	01002004 	movi	r4,128
 4005a7c:	02001004 	movi	r8,64
 4005a80:	01c00fc4 	movi	r7,63
 4005a84:	003f6106 	br	400580c <__alt_mem_SRAM+0xfbfe580c>
 4005a88:	4009883a 	mov	r4,r8
 4005a8c:	003f7506 	br	4005864 <__alt_mem_SRAM+0xfbfe5864>
 4005a90:	81000317 	ldw	r4,12(r16)
 4005a94:	003fde06 	br	4005a10 <__alt_mem_SRAM+0xfbfe5a10>
 4005a98:	81c5883a 	add	r2,r16,r7
 4005a9c:	11400117 	ldw	r5,4(r2)
 4005aa0:	9009883a 	mov	r4,r18
 4005aa4:	29400054 	ori	r5,r5,1
 4005aa8:	11400115 	stw	r5,4(r2)
 4005aac:	400d7180 	call	400d718 <__malloc_unlock>
 4005ab0:	80800204 	addi	r2,r16,8
 4005ab4:	003fe006 	br	4005a38 <__alt_mem_SRAM+0xfbfe5a38>
 4005ab8:	9c000217 	ldw	r16,8(r19)
 4005abc:	00bfff04 	movi	r2,-4
 4005ac0:	85800117 	ldw	r22,4(r16)
 4005ac4:	b0ac703a 	and	r22,r22,r2
 4005ac8:	b4400336 	bltu	r22,r17,4005ad8 <_malloc_r+0x344>
 4005acc:	b445c83a 	sub	r2,r22,r17
 4005ad0:	00c003c4 	movi	r3,15
 4005ad4:	18805d16 	blt	r3,r2,4005c4c <_malloc_r+0x4b8>
 4005ad8:	05c10074 	movhi	r23,1025
 4005adc:	00810074 	movhi	r2,1025
 4005ae0:	10919d04 	addi	r2,r2,18036
 4005ae4:	bdca9b04 	addi	r23,r23,10860
 4005ae8:	15400017 	ldw	r21,0(r2)
 4005aec:	b8c00017 	ldw	r3,0(r23)
 4005af0:	00bfffc4 	movi	r2,-1
 4005af4:	858d883a 	add	r6,r16,r22
 4005af8:	8d6b883a 	add	r21,r17,r21
 4005afc:	1880ea26 	beq	r3,r2,4005ea8 <_malloc_r+0x714>
 4005b00:	ad4403c4 	addi	r21,r21,4111
 4005b04:	00bc0004 	movi	r2,-4096
 4005b08:	a8aa703a 	and	r21,r21,r2
 4005b0c:	a80b883a 	mov	r5,r21
 4005b10:	9009883a 	mov	r4,r18
 4005b14:	d9800015 	stw	r6,0(sp)
 4005b18:	4007a240 	call	4007a24 <_sbrk_r>
 4005b1c:	1029883a 	mov	r20,r2
 4005b20:	00bfffc4 	movi	r2,-1
 4005b24:	d9800017 	ldw	r6,0(sp)
 4005b28:	a080e826 	beq	r20,r2,4005ecc <_malloc_r+0x738>
 4005b2c:	a180a636 	bltu	r20,r6,4005dc8 <_malloc_r+0x634>
 4005b30:	07010074 	movhi	fp,1025
 4005b34:	e711a604 	addi	fp,fp,18072
 4005b38:	e0800017 	ldw	r2,0(fp)
 4005b3c:	a887883a 	add	r3,r21,r2
 4005b40:	e0c00015 	stw	r3,0(fp)
 4005b44:	3500e626 	beq	r6,r20,4005ee0 <_malloc_r+0x74c>
 4005b48:	b9000017 	ldw	r4,0(r23)
 4005b4c:	00bfffc4 	movi	r2,-1
 4005b50:	2080ee26 	beq	r4,r2,4005f0c <_malloc_r+0x778>
 4005b54:	a185c83a 	sub	r2,r20,r6
 4005b58:	10c5883a 	add	r2,r2,r3
 4005b5c:	e0800015 	stw	r2,0(fp)
 4005b60:	a0c001cc 	andi	r3,r20,7
 4005b64:	1800bc26 	beq	r3,zero,4005e58 <_malloc_r+0x6c4>
 4005b68:	a0e9c83a 	sub	r20,r20,r3
 4005b6c:	00840204 	movi	r2,4104
 4005b70:	a5000204 	addi	r20,r20,8
 4005b74:	10c7c83a 	sub	r3,r2,r3
 4005b78:	a545883a 	add	r2,r20,r21
 4005b7c:	1083ffcc 	andi	r2,r2,4095
 4005b80:	18abc83a 	sub	r21,r3,r2
 4005b84:	a80b883a 	mov	r5,r21
 4005b88:	9009883a 	mov	r4,r18
 4005b8c:	4007a240 	call	4007a24 <_sbrk_r>
 4005b90:	00ffffc4 	movi	r3,-1
 4005b94:	10c0e126 	beq	r2,r3,4005f1c <_malloc_r+0x788>
 4005b98:	1505c83a 	sub	r2,r2,r20
 4005b9c:	1545883a 	add	r2,r2,r21
 4005ba0:	10800054 	ori	r2,r2,1
 4005ba4:	e0c00017 	ldw	r3,0(fp)
 4005ba8:	9d000215 	stw	r20,8(r19)
 4005bac:	a0800115 	stw	r2,4(r20)
 4005bb0:	a8c7883a 	add	r3,r21,r3
 4005bb4:	e0c00015 	stw	r3,0(fp)
 4005bb8:	84c00e26 	beq	r16,r19,4005bf4 <_malloc_r+0x460>
 4005bbc:	018003c4 	movi	r6,15
 4005bc0:	3580a72e 	bgeu	r6,r22,4005e60 <_malloc_r+0x6cc>
 4005bc4:	81400117 	ldw	r5,4(r16)
 4005bc8:	013ffe04 	movi	r4,-8
 4005bcc:	b0bffd04 	addi	r2,r22,-12
 4005bd0:	1104703a 	and	r2,r2,r4
 4005bd4:	2900004c 	andi	r4,r5,1
 4005bd8:	2088b03a 	or	r4,r4,r2
 4005bdc:	81000115 	stw	r4,4(r16)
 4005be0:	01400144 	movi	r5,5
 4005be4:	8089883a 	add	r4,r16,r2
 4005be8:	21400115 	stw	r5,4(r4)
 4005bec:	21400215 	stw	r5,8(r4)
 4005bf0:	3080cd36 	bltu	r6,r2,4005f28 <_malloc_r+0x794>
 4005bf4:	00810074 	movhi	r2,1025
 4005bf8:	10919c04 	addi	r2,r2,18032
 4005bfc:	11000017 	ldw	r4,0(r2)
 4005c00:	20c0012e 	bgeu	r4,r3,4005c08 <_malloc_r+0x474>
 4005c04:	10c00015 	stw	r3,0(r2)
 4005c08:	00810074 	movhi	r2,1025
 4005c0c:	10919b04 	addi	r2,r2,18028
 4005c10:	11000017 	ldw	r4,0(r2)
 4005c14:	9c000217 	ldw	r16,8(r19)
 4005c18:	20c0012e 	bgeu	r4,r3,4005c20 <_malloc_r+0x48c>
 4005c1c:	10c00015 	stw	r3,0(r2)
 4005c20:	80c00117 	ldw	r3,4(r16)
 4005c24:	00bfff04 	movi	r2,-4
 4005c28:	1886703a 	and	r3,r3,r2
 4005c2c:	1c45c83a 	sub	r2,r3,r17
 4005c30:	1c400236 	bltu	r3,r17,4005c3c <_malloc_r+0x4a8>
 4005c34:	00c003c4 	movi	r3,15
 4005c38:	18800416 	blt	r3,r2,4005c4c <_malloc_r+0x4b8>
 4005c3c:	9009883a 	mov	r4,r18
 4005c40:	400d7180 	call	400d718 <__malloc_unlock>
 4005c44:	0005883a 	mov	r2,zero
 4005c48:	003f7b06 	br	4005a38 <__alt_mem_SRAM+0xfbfe5a38>
 4005c4c:	88c00054 	ori	r3,r17,1
 4005c50:	80c00115 	stw	r3,4(r16)
 4005c54:	8463883a 	add	r17,r16,r17
 4005c58:	10800054 	ori	r2,r2,1
 4005c5c:	9c400215 	stw	r17,8(r19)
 4005c60:	88800115 	stw	r2,4(r17)
 4005c64:	9009883a 	mov	r4,r18
 4005c68:	400d7180 	call	400d718 <__malloc_unlock>
 4005c6c:	80800204 	addi	r2,r16,8
 4005c70:	003f7106 	br	4005a38 <__alt_mem_SRAM+0xfbfe5a38>
 4005c74:	00c00504 	movi	r3,20
 4005c78:	18804a2e 	bgeu	r3,r2,4005da4 <_malloc_r+0x610>
 4005c7c:	00c01504 	movi	r3,84
 4005c80:	18806e36 	bltu	r3,r2,4005e3c <_malloc_r+0x6a8>
 4005c84:	8804d33a 	srli	r2,r17,12
 4005c88:	12001bc4 	addi	r8,r2,111
 4005c8c:	11c01b84 	addi	r7,r2,110
 4005c90:	4209883a 	add	r4,r8,r8
 4005c94:	003edd06 	br	400580c <__alt_mem_SRAM+0xfbfe580c>
 4005c98:	3804d27a 	srli	r2,r7,9
 4005c9c:	00c00104 	movi	r3,4
 4005ca0:	1880442e 	bgeu	r3,r2,4005db4 <_malloc_r+0x620>
 4005ca4:	00c00504 	movi	r3,20
 4005ca8:	18808136 	bltu	r3,r2,4005eb0 <_malloc_r+0x71c>
 4005cac:	11401704 	addi	r5,r2,92
 4005cb0:	10c016c4 	addi	r3,r2,91
 4005cb4:	294b883a 	add	r5,r5,r5
 4005cb8:	294b883a 	add	r5,r5,r5
 4005cbc:	294b883a 	add	r5,r5,r5
 4005cc0:	994b883a 	add	r5,r19,r5
 4005cc4:	28800017 	ldw	r2,0(r5)
 4005cc8:	01810074 	movhi	r6,1025
 4005ccc:	297ffe04 	addi	r5,r5,-8
 4005cd0:	3184ed04 	addi	r6,r6,5044
 4005cd4:	28806526 	beq	r5,r2,4005e6c <_malloc_r+0x6d8>
 4005cd8:	01bfff04 	movi	r6,-4
 4005cdc:	10c00117 	ldw	r3,4(r2)
 4005ce0:	1986703a 	and	r3,r3,r6
 4005ce4:	38c0022e 	bgeu	r7,r3,4005cf0 <_malloc_r+0x55c>
 4005ce8:	10800217 	ldw	r2,8(r2)
 4005cec:	28bffb1e 	bne	r5,r2,4005cdc <__alt_mem_SRAM+0xfbfe5cdc>
 4005cf0:	11400317 	ldw	r5,12(r2)
 4005cf4:	98c00117 	ldw	r3,4(r19)
 4005cf8:	81400315 	stw	r5,12(r16)
 4005cfc:	80800215 	stw	r2,8(r16)
 4005d00:	2c000215 	stw	r16,8(r5)
 4005d04:	14000315 	stw	r16,12(r2)
 4005d08:	003ef806 	br	40058ec <__alt_mem_SRAM+0xfbfe58ec>
 4005d0c:	88c00054 	ori	r3,r17,1
 4005d10:	80c00115 	stw	r3,4(r16)
 4005d14:	8463883a 	add	r17,r16,r17
 4005d18:	34400515 	stw	r17,20(r6)
 4005d1c:	34400415 	stw	r17,16(r6)
 4005d20:	10c00054 	ori	r3,r2,1
 4005d24:	8a000315 	stw	r8,12(r17)
 4005d28:	8a000215 	stw	r8,8(r17)
 4005d2c:	88c00115 	stw	r3,4(r17)
 4005d30:	88a3883a 	add	r17,r17,r2
 4005d34:	88800015 	stw	r2,0(r17)
 4005d38:	9009883a 	mov	r4,r18
 4005d3c:	400d7180 	call	400d718 <__malloc_unlock>
 4005d40:	80800204 	addi	r2,r16,8
 4005d44:	003f3c06 	br	4005a38 <__alt_mem_SRAM+0xfbfe5a38>
 4005d48:	30c00117 	ldw	r3,4(r6)
 4005d4c:	003ee706 	br	40058ec <__alt_mem_SRAM+0xfbfe58ec>
 4005d50:	5ac00044 	addi	r11,r11,1
 4005d54:	588000cc 	andi	r2,r11,3
 4005d58:	31800204 	addi	r6,r6,8
 4005d5c:	103efd1e 	bne	r2,zero,4005954 <__alt_mem_SRAM+0xfbfe5954>
 4005d60:	00002406 	br	4005df4 <_malloc_r+0x660>
 4005d64:	14000317 	ldw	r16,12(r2)
 4005d68:	143f251e 	bne	r2,r16,4005a00 <__alt_mem_SRAM+0xfbfe5a00>
 4005d6c:	21000084 	addi	r4,r4,2
 4005d70:	003ebc06 	br	4005864 <__alt_mem_SRAM+0xfbfe5864>
 4005d74:	8085883a 	add	r2,r16,r2
 4005d78:	10c00117 	ldw	r3,4(r2)
 4005d7c:	81000317 	ldw	r4,12(r16)
 4005d80:	81400217 	ldw	r5,8(r16)
 4005d84:	18c00054 	ori	r3,r3,1
 4005d88:	10c00115 	stw	r3,4(r2)
 4005d8c:	29000315 	stw	r4,12(r5)
 4005d90:	21400215 	stw	r5,8(r4)
 4005d94:	9009883a 	mov	r4,r18
 4005d98:	400d7180 	call	400d718 <__malloc_unlock>
 4005d9c:	80800204 	addi	r2,r16,8
 4005da0:	003f2506 	br	4005a38 <__alt_mem_SRAM+0xfbfe5a38>
 4005da4:	12001704 	addi	r8,r2,92
 4005da8:	11c016c4 	addi	r7,r2,91
 4005dac:	4209883a 	add	r4,r8,r8
 4005db0:	003e9606 	br	400580c <__alt_mem_SRAM+0xfbfe580c>
 4005db4:	3804d1ba 	srli	r2,r7,6
 4005db8:	11400e44 	addi	r5,r2,57
 4005dbc:	10c00e04 	addi	r3,r2,56
 4005dc0:	294b883a 	add	r5,r5,r5
 4005dc4:	003fbc06 	br	4005cb8 <__alt_mem_SRAM+0xfbfe5cb8>
 4005dc8:	84ff5926 	beq	r16,r19,4005b30 <__alt_mem_SRAM+0xfbfe5b30>
 4005dcc:	00810074 	movhi	r2,1025
 4005dd0:	1084ed04 	addi	r2,r2,5044
 4005dd4:	14000217 	ldw	r16,8(r2)
 4005dd8:	00bfff04 	movi	r2,-4
 4005ddc:	80c00117 	ldw	r3,4(r16)
 4005de0:	1886703a 	and	r3,r3,r2
 4005de4:	003f9106 	br	4005c2c <__alt_mem_SRAM+0xfbfe5c2c>
 4005de8:	60800217 	ldw	r2,8(r12)
 4005dec:	213fffc4 	addi	r4,r4,-1
 4005df0:	1300651e 	bne	r2,r12,4005f88 <_malloc_r+0x7f4>
 4005df4:	208000cc 	andi	r2,r4,3
 4005df8:	633ffe04 	addi	r12,r12,-8
 4005dfc:	103ffa1e 	bne	r2,zero,4005de8 <__alt_mem_SRAM+0xfbfe5de8>
 4005e00:	98800117 	ldw	r2,4(r19)
 4005e04:	0146303a 	nor	r3,zero,r5
 4005e08:	1884703a 	and	r2,r3,r2
 4005e0c:	98800115 	stw	r2,4(r19)
 4005e10:	294b883a 	add	r5,r5,r5
 4005e14:	117f2836 	bltu	r2,r5,4005ab8 <__alt_mem_SRAM+0xfbfe5ab8>
 4005e18:	283f2726 	beq	r5,zero,4005ab8 <__alt_mem_SRAM+0xfbfe5ab8>
 4005e1c:	2886703a 	and	r3,r5,r2
 4005e20:	5809883a 	mov	r4,r11
 4005e24:	183ec31e 	bne	r3,zero,4005934 <__alt_mem_SRAM+0xfbfe5934>
 4005e28:	294b883a 	add	r5,r5,r5
 4005e2c:	2886703a 	and	r3,r5,r2
 4005e30:	21000104 	addi	r4,r4,4
 4005e34:	183ffc26 	beq	r3,zero,4005e28 <__alt_mem_SRAM+0xfbfe5e28>
 4005e38:	003ebe06 	br	4005934 <__alt_mem_SRAM+0xfbfe5934>
 4005e3c:	00c05504 	movi	r3,340
 4005e40:	18801236 	bltu	r3,r2,4005e8c <_malloc_r+0x6f8>
 4005e44:	8804d3fa 	srli	r2,r17,15
 4005e48:	12001e04 	addi	r8,r2,120
 4005e4c:	11c01dc4 	addi	r7,r2,119
 4005e50:	4209883a 	add	r4,r8,r8
 4005e54:	003e6d06 	br	400580c <__alt_mem_SRAM+0xfbfe580c>
 4005e58:	00c40004 	movi	r3,4096
 4005e5c:	003f4606 	br	4005b78 <__alt_mem_SRAM+0xfbfe5b78>
 4005e60:	00800044 	movi	r2,1
 4005e64:	a0800115 	stw	r2,4(r20)
 4005e68:	003f7406 	br	4005c3c <__alt_mem_SRAM+0xfbfe5c3c>
 4005e6c:	1805d0ba 	srai	r2,r3,2
 4005e70:	01c00044 	movi	r7,1
 4005e74:	30c00117 	ldw	r3,4(r6)
 4005e78:	388e983a 	sll	r7,r7,r2
 4005e7c:	2805883a 	mov	r2,r5
 4005e80:	38c6b03a 	or	r3,r7,r3
 4005e84:	30c00115 	stw	r3,4(r6)
 4005e88:	003f9b06 	br	4005cf8 <__alt_mem_SRAM+0xfbfe5cf8>
 4005e8c:	00c15504 	movi	r3,1364
 4005e90:	18801a36 	bltu	r3,r2,4005efc <_malloc_r+0x768>
 4005e94:	8804d4ba 	srli	r2,r17,18
 4005e98:	12001f44 	addi	r8,r2,125
 4005e9c:	11c01f04 	addi	r7,r2,124
 4005ea0:	4209883a 	add	r4,r8,r8
 4005ea4:	003e5906 	br	400580c <__alt_mem_SRAM+0xfbfe580c>
 4005ea8:	ad400404 	addi	r21,r21,16
 4005eac:	003f1706 	br	4005b0c <__alt_mem_SRAM+0xfbfe5b0c>
 4005eb0:	00c01504 	movi	r3,84
 4005eb4:	18802336 	bltu	r3,r2,4005f44 <_malloc_r+0x7b0>
 4005eb8:	3804d33a 	srli	r2,r7,12
 4005ebc:	11401bc4 	addi	r5,r2,111
 4005ec0:	10c01b84 	addi	r3,r2,110
 4005ec4:	294b883a 	add	r5,r5,r5
 4005ec8:	003f7b06 	br	4005cb8 <__alt_mem_SRAM+0xfbfe5cb8>
 4005ecc:	9c000217 	ldw	r16,8(r19)
 4005ed0:	00bfff04 	movi	r2,-4
 4005ed4:	80c00117 	ldw	r3,4(r16)
 4005ed8:	1886703a 	and	r3,r3,r2
 4005edc:	003f5306 	br	4005c2c <__alt_mem_SRAM+0xfbfe5c2c>
 4005ee0:	3083ffcc 	andi	r2,r6,4095
 4005ee4:	103f181e 	bne	r2,zero,4005b48 <__alt_mem_SRAM+0xfbfe5b48>
 4005ee8:	99000217 	ldw	r4,8(r19)
 4005eec:	b545883a 	add	r2,r22,r21
 4005ef0:	10800054 	ori	r2,r2,1
 4005ef4:	20800115 	stw	r2,4(r4)
 4005ef8:	003f3e06 	br	4005bf4 <__alt_mem_SRAM+0xfbfe5bf4>
 4005efc:	01003f84 	movi	r4,254
 4005f00:	02001fc4 	movi	r8,127
 4005f04:	01c01f84 	movi	r7,126
 4005f08:	003e4006 	br	400580c <__alt_mem_SRAM+0xfbfe580c>
 4005f0c:	00810074 	movhi	r2,1025
 4005f10:	108a9b04 	addi	r2,r2,10860
 4005f14:	15000015 	stw	r20,0(r2)
 4005f18:	003f1106 	br	4005b60 <__alt_mem_SRAM+0xfbfe5b60>
 4005f1c:	00800044 	movi	r2,1
 4005f20:	002b883a 	mov	r21,zero
 4005f24:	003f1f06 	br	4005ba4 <__alt_mem_SRAM+0xfbfe5ba4>
 4005f28:	81400204 	addi	r5,r16,8
 4005f2c:	9009883a 	mov	r4,r18
 4005f30:	4004ba80 	call	4004ba8 <_free_r>
 4005f34:	00810074 	movhi	r2,1025
 4005f38:	1091a604 	addi	r2,r2,18072
 4005f3c:	10c00017 	ldw	r3,0(r2)
 4005f40:	003f2c06 	br	4005bf4 <__alt_mem_SRAM+0xfbfe5bf4>
 4005f44:	00c05504 	movi	r3,340
 4005f48:	18800536 	bltu	r3,r2,4005f60 <_malloc_r+0x7cc>
 4005f4c:	3804d3fa 	srli	r2,r7,15
 4005f50:	11401e04 	addi	r5,r2,120
 4005f54:	10c01dc4 	addi	r3,r2,119
 4005f58:	294b883a 	add	r5,r5,r5
 4005f5c:	003f5606 	br	4005cb8 <__alt_mem_SRAM+0xfbfe5cb8>
 4005f60:	00c15504 	movi	r3,1364
 4005f64:	18800536 	bltu	r3,r2,4005f7c <_malloc_r+0x7e8>
 4005f68:	3804d4ba 	srli	r2,r7,18
 4005f6c:	11401f44 	addi	r5,r2,125
 4005f70:	10c01f04 	addi	r3,r2,124
 4005f74:	294b883a 	add	r5,r5,r5
 4005f78:	003f4f06 	br	4005cb8 <__alt_mem_SRAM+0xfbfe5cb8>
 4005f7c:	01403f84 	movi	r5,254
 4005f80:	00c01f84 	movi	r3,126
 4005f84:	003f4c06 	br	4005cb8 <__alt_mem_SRAM+0xfbfe5cb8>
 4005f88:	98800117 	ldw	r2,4(r19)
 4005f8c:	003fa006 	br	4005e10 <__alt_mem_SRAM+0xfbfe5e10>
 4005f90:	8808d0fa 	srli	r4,r17,3
 4005f94:	20800044 	addi	r2,r4,1
 4005f98:	1085883a 	add	r2,r2,r2
 4005f9c:	003e9006 	br	40059e0 <__alt_mem_SRAM+0xfbfe59e0>

04005fa0 <memchr>:
 4005fa0:	208000cc 	andi	r2,r4,3
 4005fa4:	280f883a 	mov	r7,r5
 4005fa8:	10003426 	beq	r2,zero,400607c <memchr+0xdc>
 4005fac:	30bfffc4 	addi	r2,r6,-1
 4005fb0:	30001a26 	beq	r6,zero,400601c <memchr+0x7c>
 4005fb4:	20c00003 	ldbu	r3,0(r4)
 4005fb8:	29803fcc 	andi	r6,r5,255
 4005fbc:	30c0051e 	bne	r6,r3,4005fd4 <memchr+0x34>
 4005fc0:	00001806 	br	4006024 <memchr+0x84>
 4005fc4:	10001526 	beq	r2,zero,400601c <memchr+0x7c>
 4005fc8:	20c00003 	ldbu	r3,0(r4)
 4005fcc:	10bfffc4 	addi	r2,r2,-1
 4005fd0:	30c01426 	beq	r6,r3,4006024 <memchr+0x84>
 4005fd4:	21000044 	addi	r4,r4,1
 4005fd8:	20c000cc 	andi	r3,r4,3
 4005fdc:	183ff91e 	bne	r3,zero,4005fc4 <__alt_mem_SRAM+0xfbfe5fc4>
 4005fe0:	020000c4 	movi	r8,3
 4005fe4:	40801136 	bltu	r8,r2,400602c <memchr+0x8c>
 4005fe8:	10000c26 	beq	r2,zero,400601c <memchr+0x7c>
 4005fec:	20c00003 	ldbu	r3,0(r4)
 4005ff0:	29403fcc 	andi	r5,r5,255
 4005ff4:	28c00b26 	beq	r5,r3,4006024 <memchr+0x84>
 4005ff8:	20c00044 	addi	r3,r4,1
 4005ffc:	39803fcc 	andi	r6,r7,255
 4006000:	2089883a 	add	r4,r4,r2
 4006004:	00000306 	br	4006014 <memchr+0x74>
 4006008:	18c00044 	addi	r3,r3,1
 400600c:	197fffc3 	ldbu	r5,-1(r3)
 4006010:	31400526 	beq	r6,r5,4006028 <memchr+0x88>
 4006014:	1805883a 	mov	r2,r3
 4006018:	20fffb1e 	bne	r4,r3,4006008 <__alt_mem_SRAM+0xfbfe6008>
 400601c:	0005883a 	mov	r2,zero
 4006020:	f800283a 	ret
 4006024:	2005883a 	mov	r2,r4
 4006028:	f800283a 	ret
 400602c:	28c03fcc 	andi	r3,r5,255
 4006030:	1812923a 	slli	r9,r3,8
 4006034:	02ffbff4 	movhi	r11,65279
 4006038:	02a02074 	movhi	r10,32897
 400603c:	48d2b03a 	or	r9,r9,r3
 4006040:	4806943a 	slli	r3,r9,16
 4006044:	5affbfc4 	addi	r11,r11,-257
 4006048:	52a02004 	addi	r10,r10,-32640
 400604c:	48d2b03a 	or	r9,r9,r3
 4006050:	20c00017 	ldw	r3,0(r4)
 4006054:	48c6f03a 	xor	r3,r9,r3
 4006058:	1acd883a 	add	r6,r3,r11
 400605c:	00c6303a 	nor	r3,zero,r3
 4006060:	30c6703a 	and	r3,r6,r3
 4006064:	1a86703a 	and	r3,r3,r10
 4006068:	183fe01e 	bne	r3,zero,4005fec <__alt_mem_SRAM+0xfbfe5fec>
 400606c:	10bfff04 	addi	r2,r2,-4
 4006070:	21000104 	addi	r4,r4,4
 4006074:	40bff636 	bltu	r8,r2,4006050 <__alt_mem_SRAM+0xfbfe6050>
 4006078:	003fdb06 	br	4005fe8 <__alt_mem_SRAM+0xfbfe5fe8>
 400607c:	3005883a 	mov	r2,r6
 4006080:	003fd706 	br	4005fe0 <__alt_mem_SRAM+0xfbfe5fe0>

04006084 <memcpy>:
 4006084:	defffd04 	addi	sp,sp,-12
 4006088:	dfc00215 	stw	ra,8(sp)
 400608c:	dc400115 	stw	r17,4(sp)
 4006090:	dc000015 	stw	r16,0(sp)
 4006094:	00c003c4 	movi	r3,15
 4006098:	2005883a 	mov	r2,r4
 400609c:	1980452e 	bgeu	r3,r6,40061b4 <memcpy+0x130>
 40060a0:	2906b03a 	or	r3,r5,r4
 40060a4:	18c000cc 	andi	r3,r3,3
 40060a8:	1800441e 	bne	r3,zero,40061bc <memcpy+0x138>
 40060ac:	347ffc04 	addi	r17,r6,-16
 40060b0:	8822d13a 	srli	r17,r17,4
 40060b4:	28c00104 	addi	r3,r5,4
 40060b8:	23400104 	addi	r13,r4,4
 40060bc:	8820913a 	slli	r16,r17,4
 40060c0:	2b000204 	addi	r12,r5,8
 40060c4:	22c00204 	addi	r11,r4,8
 40060c8:	84000504 	addi	r16,r16,20
 40060cc:	2a800304 	addi	r10,r5,12
 40060d0:	22400304 	addi	r9,r4,12
 40060d4:	2c21883a 	add	r16,r5,r16
 40060d8:	2811883a 	mov	r8,r5
 40060dc:	200f883a 	mov	r7,r4
 40060e0:	41000017 	ldw	r4,0(r8)
 40060e4:	1fc00017 	ldw	ra,0(r3)
 40060e8:	63c00017 	ldw	r15,0(r12)
 40060ec:	39000015 	stw	r4,0(r7)
 40060f0:	53800017 	ldw	r14,0(r10)
 40060f4:	6fc00015 	stw	ra,0(r13)
 40060f8:	5bc00015 	stw	r15,0(r11)
 40060fc:	4b800015 	stw	r14,0(r9)
 4006100:	18c00404 	addi	r3,r3,16
 4006104:	39c00404 	addi	r7,r7,16
 4006108:	42000404 	addi	r8,r8,16
 400610c:	6b400404 	addi	r13,r13,16
 4006110:	63000404 	addi	r12,r12,16
 4006114:	5ac00404 	addi	r11,r11,16
 4006118:	52800404 	addi	r10,r10,16
 400611c:	4a400404 	addi	r9,r9,16
 4006120:	1c3fef1e 	bne	r3,r16,40060e0 <__alt_mem_SRAM+0xfbfe60e0>
 4006124:	89c00044 	addi	r7,r17,1
 4006128:	380e913a 	slli	r7,r7,4
 400612c:	310003cc 	andi	r4,r6,15
 4006130:	02c000c4 	movi	r11,3
 4006134:	11c7883a 	add	r3,r2,r7
 4006138:	29cb883a 	add	r5,r5,r7
 400613c:	5900212e 	bgeu	r11,r4,40061c4 <memcpy+0x140>
 4006140:	1813883a 	mov	r9,r3
 4006144:	2811883a 	mov	r8,r5
 4006148:	200f883a 	mov	r7,r4
 400614c:	42800017 	ldw	r10,0(r8)
 4006150:	4a400104 	addi	r9,r9,4
 4006154:	39ffff04 	addi	r7,r7,-4
 4006158:	4abfff15 	stw	r10,-4(r9)
 400615c:	42000104 	addi	r8,r8,4
 4006160:	59fffa36 	bltu	r11,r7,400614c <__alt_mem_SRAM+0xfbfe614c>
 4006164:	213fff04 	addi	r4,r4,-4
 4006168:	2008d0ba 	srli	r4,r4,2
 400616c:	318000cc 	andi	r6,r6,3
 4006170:	21000044 	addi	r4,r4,1
 4006174:	2109883a 	add	r4,r4,r4
 4006178:	2109883a 	add	r4,r4,r4
 400617c:	1907883a 	add	r3,r3,r4
 4006180:	290b883a 	add	r5,r5,r4
 4006184:	30000626 	beq	r6,zero,40061a0 <memcpy+0x11c>
 4006188:	198d883a 	add	r6,r3,r6
 400618c:	29c00003 	ldbu	r7,0(r5)
 4006190:	18c00044 	addi	r3,r3,1
 4006194:	29400044 	addi	r5,r5,1
 4006198:	19ffffc5 	stb	r7,-1(r3)
 400619c:	19bffb1e 	bne	r3,r6,400618c <__alt_mem_SRAM+0xfbfe618c>
 40061a0:	dfc00217 	ldw	ra,8(sp)
 40061a4:	dc400117 	ldw	r17,4(sp)
 40061a8:	dc000017 	ldw	r16,0(sp)
 40061ac:	dec00304 	addi	sp,sp,12
 40061b0:	f800283a 	ret
 40061b4:	2007883a 	mov	r3,r4
 40061b8:	003ff206 	br	4006184 <__alt_mem_SRAM+0xfbfe6184>
 40061bc:	2007883a 	mov	r3,r4
 40061c0:	003ff106 	br	4006188 <__alt_mem_SRAM+0xfbfe6188>
 40061c4:	200d883a 	mov	r6,r4
 40061c8:	003fee06 	br	4006184 <__alt_mem_SRAM+0xfbfe6184>

040061cc <memmove>:
 40061cc:	2005883a 	mov	r2,r4
 40061d0:	29000b2e 	bgeu	r5,r4,4006200 <memmove+0x34>
 40061d4:	298f883a 	add	r7,r5,r6
 40061d8:	21c0092e 	bgeu	r4,r7,4006200 <memmove+0x34>
 40061dc:	2187883a 	add	r3,r4,r6
 40061e0:	198bc83a 	sub	r5,r3,r6
 40061e4:	30004826 	beq	r6,zero,4006308 <memmove+0x13c>
 40061e8:	39ffffc4 	addi	r7,r7,-1
 40061ec:	39000003 	ldbu	r4,0(r7)
 40061f0:	18ffffc4 	addi	r3,r3,-1
 40061f4:	19000005 	stb	r4,0(r3)
 40061f8:	28fffb1e 	bne	r5,r3,40061e8 <__alt_mem_SRAM+0xfbfe61e8>
 40061fc:	f800283a 	ret
 4006200:	00c003c4 	movi	r3,15
 4006204:	1980412e 	bgeu	r3,r6,400630c <memmove+0x140>
 4006208:	2886b03a 	or	r3,r5,r2
 400620c:	18c000cc 	andi	r3,r3,3
 4006210:	1800401e 	bne	r3,zero,4006314 <memmove+0x148>
 4006214:	33fffc04 	addi	r15,r6,-16
 4006218:	781ed13a 	srli	r15,r15,4
 400621c:	28c00104 	addi	r3,r5,4
 4006220:	13400104 	addi	r13,r2,4
 4006224:	781c913a 	slli	r14,r15,4
 4006228:	2b000204 	addi	r12,r5,8
 400622c:	12c00204 	addi	r11,r2,8
 4006230:	73800504 	addi	r14,r14,20
 4006234:	2a800304 	addi	r10,r5,12
 4006238:	12400304 	addi	r9,r2,12
 400623c:	2b9d883a 	add	r14,r5,r14
 4006240:	2811883a 	mov	r8,r5
 4006244:	100f883a 	mov	r7,r2
 4006248:	41000017 	ldw	r4,0(r8)
 400624c:	39c00404 	addi	r7,r7,16
 4006250:	18c00404 	addi	r3,r3,16
 4006254:	393ffc15 	stw	r4,-16(r7)
 4006258:	193ffc17 	ldw	r4,-16(r3)
 400625c:	6b400404 	addi	r13,r13,16
 4006260:	5ac00404 	addi	r11,r11,16
 4006264:	693ffc15 	stw	r4,-16(r13)
 4006268:	61000017 	ldw	r4,0(r12)
 400626c:	4a400404 	addi	r9,r9,16
 4006270:	42000404 	addi	r8,r8,16
 4006274:	593ffc15 	stw	r4,-16(r11)
 4006278:	51000017 	ldw	r4,0(r10)
 400627c:	63000404 	addi	r12,r12,16
 4006280:	52800404 	addi	r10,r10,16
 4006284:	493ffc15 	stw	r4,-16(r9)
 4006288:	1bbfef1e 	bne	r3,r14,4006248 <__alt_mem_SRAM+0xfbfe6248>
 400628c:	79000044 	addi	r4,r15,1
 4006290:	2008913a 	slli	r4,r4,4
 4006294:	328003cc 	andi	r10,r6,15
 4006298:	02c000c4 	movi	r11,3
 400629c:	1107883a 	add	r3,r2,r4
 40062a0:	290b883a 	add	r5,r5,r4
 40062a4:	5a801e2e 	bgeu	r11,r10,4006320 <memmove+0x154>
 40062a8:	1813883a 	mov	r9,r3
 40062ac:	2811883a 	mov	r8,r5
 40062b0:	500f883a 	mov	r7,r10
 40062b4:	41000017 	ldw	r4,0(r8)
 40062b8:	4a400104 	addi	r9,r9,4
 40062bc:	39ffff04 	addi	r7,r7,-4
 40062c0:	493fff15 	stw	r4,-4(r9)
 40062c4:	42000104 	addi	r8,r8,4
 40062c8:	59fffa36 	bltu	r11,r7,40062b4 <__alt_mem_SRAM+0xfbfe62b4>
 40062cc:	513fff04 	addi	r4,r10,-4
 40062d0:	2008d0ba 	srli	r4,r4,2
 40062d4:	318000cc 	andi	r6,r6,3
 40062d8:	21000044 	addi	r4,r4,1
 40062dc:	2109883a 	add	r4,r4,r4
 40062e0:	2109883a 	add	r4,r4,r4
 40062e4:	1907883a 	add	r3,r3,r4
 40062e8:	290b883a 	add	r5,r5,r4
 40062ec:	30000b26 	beq	r6,zero,400631c <memmove+0x150>
 40062f0:	198d883a 	add	r6,r3,r6
 40062f4:	29c00003 	ldbu	r7,0(r5)
 40062f8:	18c00044 	addi	r3,r3,1
 40062fc:	29400044 	addi	r5,r5,1
 4006300:	19ffffc5 	stb	r7,-1(r3)
 4006304:	19bffb1e 	bne	r3,r6,40062f4 <__alt_mem_SRAM+0xfbfe62f4>
 4006308:	f800283a 	ret
 400630c:	1007883a 	mov	r3,r2
 4006310:	003ff606 	br	40062ec <__alt_mem_SRAM+0xfbfe62ec>
 4006314:	1007883a 	mov	r3,r2
 4006318:	003ff506 	br	40062f0 <__alt_mem_SRAM+0xfbfe62f0>
 400631c:	f800283a 	ret
 4006320:	500d883a 	mov	r6,r10
 4006324:	003ff106 	br	40062ec <__alt_mem_SRAM+0xfbfe62ec>

04006328 <memset>:
 4006328:	20c000cc 	andi	r3,r4,3
 400632c:	2005883a 	mov	r2,r4
 4006330:	18004426 	beq	r3,zero,4006444 <memset+0x11c>
 4006334:	31ffffc4 	addi	r7,r6,-1
 4006338:	30004026 	beq	r6,zero,400643c <memset+0x114>
 400633c:	2813883a 	mov	r9,r5
 4006340:	200d883a 	mov	r6,r4
 4006344:	2007883a 	mov	r3,r4
 4006348:	00000406 	br	400635c <memset+0x34>
 400634c:	3a3fffc4 	addi	r8,r7,-1
 4006350:	31800044 	addi	r6,r6,1
 4006354:	38003926 	beq	r7,zero,400643c <memset+0x114>
 4006358:	400f883a 	mov	r7,r8
 400635c:	18c00044 	addi	r3,r3,1
 4006360:	32400005 	stb	r9,0(r6)
 4006364:	1a0000cc 	andi	r8,r3,3
 4006368:	403ff81e 	bne	r8,zero,400634c <__alt_mem_SRAM+0xfbfe634c>
 400636c:	010000c4 	movi	r4,3
 4006370:	21c02d2e 	bgeu	r4,r7,4006428 <memset+0x100>
 4006374:	29003fcc 	andi	r4,r5,255
 4006378:	200c923a 	slli	r6,r4,8
 400637c:	3108b03a 	or	r4,r6,r4
 4006380:	200c943a 	slli	r6,r4,16
 4006384:	218cb03a 	or	r6,r4,r6
 4006388:	010003c4 	movi	r4,15
 400638c:	21c0182e 	bgeu	r4,r7,40063f0 <memset+0xc8>
 4006390:	3b3ffc04 	addi	r12,r7,-16
 4006394:	6018d13a 	srli	r12,r12,4
 4006398:	1a000104 	addi	r8,r3,4
 400639c:	1ac00204 	addi	r11,r3,8
 40063a0:	6008913a 	slli	r4,r12,4
 40063a4:	1a800304 	addi	r10,r3,12
 40063a8:	1813883a 	mov	r9,r3
 40063ac:	21000504 	addi	r4,r4,20
 40063b0:	1909883a 	add	r4,r3,r4
 40063b4:	49800015 	stw	r6,0(r9)
 40063b8:	41800015 	stw	r6,0(r8)
 40063bc:	59800015 	stw	r6,0(r11)
 40063c0:	51800015 	stw	r6,0(r10)
 40063c4:	42000404 	addi	r8,r8,16
 40063c8:	4a400404 	addi	r9,r9,16
 40063cc:	5ac00404 	addi	r11,r11,16
 40063d0:	52800404 	addi	r10,r10,16
 40063d4:	413ff71e 	bne	r8,r4,40063b4 <__alt_mem_SRAM+0xfbfe63b4>
 40063d8:	63000044 	addi	r12,r12,1
 40063dc:	6018913a 	slli	r12,r12,4
 40063e0:	39c003cc 	andi	r7,r7,15
 40063e4:	010000c4 	movi	r4,3
 40063e8:	1b07883a 	add	r3,r3,r12
 40063ec:	21c00e2e 	bgeu	r4,r7,4006428 <memset+0x100>
 40063f0:	1813883a 	mov	r9,r3
 40063f4:	3811883a 	mov	r8,r7
 40063f8:	010000c4 	movi	r4,3
 40063fc:	49800015 	stw	r6,0(r9)
 4006400:	423fff04 	addi	r8,r8,-4
 4006404:	4a400104 	addi	r9,r9,4
 4006408:	223ffc36 	bltu	r4,r8,40063fc <__alt_mem_SRAM+0xfbfe63fc>
 400640c:	393fff04 	addi	r4,r7,-4
 4006410:	2008d0ba 	srli	r4,r4,2
 4006414:	39c000cc 	andi	r7,r7,3
 4006418:	21000044 	addi	r4,r4,1
 400641c:	2109883a 	add	r4,r4,r4
 4006420:	2109883a 	add	r4,r4,r4
 4006424:	1907883a 	add	r3,r3,r4
 4006428:	38000526 	beq	r7,zero,4006440 <memset+0x118>
 400642c:	19cf883a 	add	r7,r3,r7
 4006430:	19400005 	stb	r5,0(r3)
 4006434:	18c00044 	addi	r3,r3,1
 4006438:	38fffd1e 	bne	r7,r3,4006430 <__alt_mem_SRAM+0xfbfe6430>
 400643c:	f800283a 	ret
 4006440:	f800283a 	ret
 4006444:	2007883a 	mov	r3,r4
 4006448:	300f883a 	mov	r7,r6
 400644c:	003fc706 	br	400636c <__alt_mem_SRAM+0xfbfe636c>

04006450 <_Balloc>:
 4006450:	20801317 	ldw	r2,76(r4)
 4006454:	defffc04 	addi	sp,sp,-16
 4006458:	dc400115 	stw	r17,4(sp)
 400645c:	dc000015 	stw	r16,0(sp)
 4006460:	dfc00315 	stw	ra,12(sp)
 4006464:	dc800215 	stw	r18,8(sp)
 4006468:	2023883a 	mov	r17,r4
 400646c:	2821883a 	mov	r16,r5
 4006470:	10000f26 	beq	r2,zero,40064b0 <_Balloc+0x60>
 4006474:	8407883a 	add	r3,r16,r16
 4006478:	18c7883a 	add	r3,r3,r3
 400647c:	10c7883a 	add	r3,r2,r3
 4006480:	18800017 	ldw	r2,0(r3)
 4006484:	10001126 	beq	r2,zero,40064cc <_Balloc+0x7c>
 4006488:	11000017 	ldw	r4,0(r2)
 400648c:	19000015 	stw	r4,0(r3)
 4006490:	10000415 	stw	zero,16(r2)
 4006494:	10000315 	stw	zero,12(r2)
 4006498:	dfc00317 	ldw	ra,12(sp)
 400649c:	dc800217 	ldw	r18,8(sp)
 40064a0:	dc400117 	ldw	r17,4(sp)
 40064a4:	dc000017 	ldw	r16,0(sp)
 40064a8:	dec00404 	addi	sp,sp,16
 40064ac:	f800283a 	ret
 40064b0:	01800844 	movi	r6,33
 40064b4:	01400104 	movi	r5,4
 40064b8:	400938c0 	call	400938c <_calloc_r>
 40064bc:	88801315 	stw	r2,76(r17)
 40064c0:	103fec1e 	bne	r2,zero,4006474 <__alt_mem_SRAM+0xfbfe6474>
 40064c4:	0005883a 	mov	r2,zero
 40064c8:	003ff306 	br	4006498 <__alt_mem_SRAM+0xfbfe6498>
 40064cc:	01400044 	movi	r5,1
 40064d0:	2c24983a 	sll	r18,r5,r16
 40064d4:	8809883a 	mov	r4,r17
 40064d8:	91800144 	addi	r6,r18,5
 40064dc:	318d883a 	add	r6,r6,r6
 40064e0:	318d883a 	add	r6,r6,r6
 40064e4:	400938c0 	call	400938c <_calloc_r>
 40064e8:	103ff626 	beq	r2,zero,40064c4 <__alt_mem_SRAM+0xfbfe64c4>
 40064ec:	14000115 	stw	r16,4(r2)
 40064f0:	14800215 	stw	r18,8(r2)
 40064f4:	003fe606 	br	4006490 <__alt_mem_SRAM+0xfbfe6490>

040064f8 <_Bfree>:
 40064f8:	28000826 	beq	r5,zero,400651c <_Bfree+0x24>
 40064fc:	28c00117 	ldw	r3,4(r5)
 4006500:	20801317 	ldw	r2,76(r4)
 4006504:	18c7883a 	add	r3,r3,r3
 4006508:	18c7883a 	add	r3,r3,r3
 400650c:	10c5883a 	add	r2,r2,r3
 4006510:	10c00017 	ldw	r3,0(r2)
 4006514:	28c00015 	stw	r3,0(r5)
 4006518:	11400015 	stw	r5,0(r2)
 400651c:	f800283a 	ret

04006520 <__multadd>:
 4006520:	defffa04 	addi	sp,sp,-24
 4006524:	dc800315 	stw	r18,12(sp)
 4006528:	dc400215 	stw	r17,8(sp)
 400652c:	dc000115 	stw	r16,4(sp)
 4006530:	2823883a 	mov	r17,r5
 4006534:	2c000417 	ldw	r16,16(r5)
 4006538:	dfc00515 	stw	ra,20(sp)
 400653c:	dcc00415 	stw	r19,16(sp)
 4006540:	2025883a 	mov	r18,r4
 4006544:	29400504 	addi	r5,r5,20
 4006548:	0011883a 	mov	r8,zero
 400654c:	28c00017 	ldw	r3,0(r5)
 4006550:	29400104 	addi	r5,r5,4
 4006554:	42000044 	addi	r8,r8,1
 4006558:	18bfffcc 	andi	r2,r3,65535
 400655c:	1185383a 	mul	r2,r2,r6
 4006560:	1806d43a 	srli	r3,r3,16
 4006564:	11cf883a 	add	r7,r2,r7
 4006568:	3808d43a 	srli	r4,r7,16
 400656c:	1987383a 	mul	r3,r3,r6
 4006570:	38bfffcc 	andi	r2,r7,65535
 4006574:	1907883a 	add	r3,r3,r4
 4006578:	1808943a 	slli	r4,r3,16
 400657c:	180ed43a 	srli	r7,r3,16
 4006580:	2085883a 	add	r2,r4,r2
 4006584:	28bfff15 	stw	r2,-4(r5)
 4006588:	443ff016 	blt	r8,r16,400654c <__alt_mem_SRAM+0xfbfe654c>
 400658c:	38000926 	beq	r7,zero,40065b4 <__multadd+0x94>
 4006590:	88800217 	ldw	r2,8(r17)
 4006594:	80800f0e 	bge	r16,r2,40065d4 <__multadd+0xb4>
 4006598:	80800144 	addi	r2,r16,5
 400659c:	1085883a 	add	r2,r2,r2
 40065a0:	1085883a 	add	r2,r2,r2
 40065a4:	8885883a 	add	r2,r17,r2
 40065a8:	11c00015 	stw	r7,0(r2)
 40065ac:	84000044 	addi	r16,r16,1
 40065b0:	8c000415 	stw	r16,16(r17)
 40065b4:	8805883a 	mov	r2,r17
 40065b8:	dfc00517 	ldw	ra,20(sp)
 40065bc:	dcc00417 	ldw	r19,16(sp)
 40065c0:	dc800317 	ldw	r18,12(sp)
 40065c4:	dc400217 	ldw	r17,8(sp)
 40065c8:	dc000117 	ldw	r16,4(sp)
 40065cc:	dec00604 	addi	sp,sp,24
 40065d0:	f800283a 	ret
 40065d4:	89400117 	ldw	r5,4(r17)
 40065d8:	9009883a 	mov	r4,r18
 40065dc:	d9c00015 	stw	r7,0(sp)
 40065e0:	29400044 	addi	r5,r5,1
 40065e4:	40064500 	call	4006450 <_Balloc>
 40065e8:	89800417 	ldw	r6,16(r17)
 40065ec:	89400304 	addi	r5,r17,12
 40065f0:	11000304 	addi	r4,r2,12
 40065f4:	31800084 	addi	r6,r6,2
 40065f8:	318d883a 	add	r6,r6,r6
 40065fc:	318d883a 	add	r6,r6,r6
 4006600:	1027883a 	mov	r19,r2
 4006604:	40060840 	call	4006084 <memcpy>
 4006608:	d9c00017 	ldw	r7,0(sp)
 400660c:	88000a26 	beq	r17,zero,4006638 <__multadd+0x118>
 4006610:	88c00117 	ldw	r3,4(r17)
 4006614:	90801317 	ldw	r2,76(r18)
 4006618:	18c7883a 	add	r3,r3,r3
 400661c:	18c7883a 	add	r3,r3,r3
 4006620:	10c5883a 	add	r2,r2,r3
 4006624:	10c00017 	ldw	r3,0(r2)
 4006628:	88c00015 	stw	r3,0(r17)
 400662c:	14400015 	stw	r17,0(r2)
 4006630:	9823883a 	mov	r17,r19
 4006634:	003fd806 	br	4006598 <__alt_mem_SRAM+0xfbfe6598>
 4006638:	9823883a 	mov	r17,r19
 400663c:	003fd606 	br	4006598 <__alt_mem_SRAM+0xfbfe6598>

04006640 <__s2b>:
 4006640:	defff904 	addi	sp,sp,-28
 4006644:	dc400115 	stw	r17,4(sp)
 4006648:	dc000015 	stw	r16,0(sp)
 400664c:	2023883a 	mov	r17,r4
 4006650:	2821883a 	mov	r16,r5
 4006654:	39000204 	addi	r4,r7,8
 4006658:	01400244 	movi	r5,9
 400665c:	dcc00315 	stw	r19,12(sp)
 4006660:	dc800215 	stw	r18,8(sp)
 4006664:	dfc00615 	stw	ra,24(sp)
 4006668:	dd400515 	stw	r21,20(sp)
 400666c:	dd000415 	stw	r20,16(sp)
 4006670:	3825883a 	mov	r18,r7
 4006674:	3027883a 	mov	r19,r6
 4006678:	400a6bc0 	call	400a6bc <__divsi3>
 400667c:	00c00044 	movi	r3,1
 4006680:	000b883a 	mov	r5,zero
 4006684:	1880030e 	bge	r3,r2,4006694 <__s2b+0x54>
 4006688:	18c7883a 	add	r3,r3,r3
 400668c:	29400044 	addi	r5,r5,1
 4006690:	18bffd16 	blt	r3,r2,4006688 <__alt_mem_SRAM+0xfbfe6688>
 4006694:	8809883a 	mov	r4,r17
 4006698:	40064500 	call	4006450 <_Balloc>
 400669c:	d8c00717 	ldw	r3,28(sp)
 40066a0:	10c00515 	stw	r3,20(r2)
 40066a4:	00c00044 	movi	r3,1
 40066a8:	10c00415 	stw	r3,16(r2)
 40066ac:	00c00244 	movi	r3,9
 40066b0:	1cc0210e 	bge	r3,r19,4006738 <__s2b+0xf8>
 40066b4:	80eb883a 	add	r21,r16,r3
 40066b8:	a829883a 	mov	r20,r21
 40066bc:	84e1883a 	add	r16,r16,r19
 40066c0:	a1c00007 	ldb	r7,0(r20)
 40066c4:	01800284 	movi	r6,10
 40066c8:	a5000044 	addi	r20,r20,1
 40066cc:	100b883a 	mov	r5,r2
 40066d0:	39fff404 	addi	r7,r7,-48
 40066d4:	8809883a 	mov	r4,r17
 40066d8:	40065200 	call	4006520 <__multadd>
 40066dc:	a43ff81e 	bne	r20,r16,40066c0 <__alt_mem_SRAM+0xfbfe66c0>
 40066e0:	ace1883a 	add	r16,r21,r19
 40066e4:	843ffe04 	addi	r16,r16,-8
 40066e8:	9c800a0e 	bge	r19,r18,4006714 <__s2b+0xd4>
 40066ec:	94e5c83a 	sub	r18,r18,r19
 40066f0:	84a5883a 	add	r18,r16,r18
 40066f4:	81c00007 	ldb	r7,0(r16)
 40066f8:	01800284 	movi	r6,10
 40066fc:	84000044 	addi	r16,r16,1
 4006700:	100b883a 	mov	r5,r2
 4006704:	39fff404 	addi	r7,r7,-48
 4006708:	8809883a 	mov	r4,r17
 400670c:	40065200 	call	4006520 <__multadd>
 4006710:	84bff81e 	bne	r16,r18,40066f4 <__alt_mem_SRAM+0xfbfe66f4>
 4006714:	dfc00617 	ldw	ra,24(sp)
 4006718:	dd400517 	ldw	r21,20(sp)
 400671c:	dd000417 	ldw	r20,16(sp)
 4006720:	dcc00317 	ldw	r19,12(sp)
 4006724:	dc800217 	ldw	r18,8(sp)
 4006728:	dc400117 	ldw	r17,4(sp)
 400672c:	dc000017 	ldw	r16,0(sp)
 4006730:	dec00704 	addi	sp,sp,28
 4006734:	f800283a 	ret
 4006738:	84000284 	addi	r16,r16,10
 400673c:	1827883a 	mov	r19,r3
 4006740:	003fe906 	br	40066e8 <__alt_mem_SRAM+0xfbfe66e8>

04006744 <__hi0bits>:
 4006744:	20bfffec 	andhi	r2,r4,65535
 4006748:	1000141e 	bne	r2,zero,400679c <__hi0bits+0x58>
 400674c:	2008943a 	slli	r4,r4,16
 4006750:	00800404 	movi	r2,16
 4006754:	20ffc02c 	andhi	r3,r4,65280
 4006758:	1800021e 	bne	r3,zero,4006764 <__hi0bits+0x20>
 400675c:	2008923a 	slli	r4,r4,8
 4006760:	10800204 	addi	r2,r2,8
 4006764:	20fc002c 	andhi	r3,r4,61440
 4006768:	1800021e 	bne	r3,zero,4006774 <__hi0bits+0x30>
 400676c:	2008913a 	slli	r4,r4,4
 4006770:	10800104 	addi	r2,r2,4
 4006774:	20f0002c 	andhi	r3,r4,49152
 4006778:	1800031e 	bne	r3,zero,4006788 <__hi0bits+0x44>
 400677c:	2109883a 	add	r4,r4,r4
 4006780:	10800084 	addi	r2,r2,2
 4006784:	2109883a 	add	r4,r4,r4
 4006788:	20000316 	blt	r4,zero,4006798 <__hi0bits+0x54>
 400678c:	2110002c 	andhi	r4,r4,16384
 4006790:	2000041e 	bne	r4,zero,40067a4 <__hi0bits+0x60>
 4006794:	00800804 	movi	r2,32
 4006798:	f800283a 	ret
 400679c:	0005883a 	mov	r2,zero
 40067a0:	003fec06 	br	4006754 <__alt_mem_SRAM+0xfbfe6754>
 40067a4:	10800044 	addi	r2,r2,1
 40067a8:	f800283a 	ret

040067ac <__lo0bits>:
 40067ac:	20c00017 	ldw	r3,0(r4)
 40067b0:	188001cc 	andi	r2,r3,7
 40067b4:	10000826 	beq	r2,zero,40067d8 <__lo0bits+0x2c>
 40067b8:	1880004c 	andi	r2,r3,1
 40067bc:	1000211e 	bne	r2,zero,4006844 <__lo0bits+0x98>
 40067c0:	1880008c 	andi	r2,r3,2
 40067c4:	1000211e 	bne	r2,zero,400684c <__lo0bits+0xa0>
 40067c8:	1806d0ba 	srli	r3,r3,2
 40067cc:	00800084 	movi	r2,2
 40067d0:	20c00015 	stw	r3,0(r4)
 40067d4:	f800283a 	ret
 40067d8:	18bfffcc 	andi	r2,r3,65535
 40067dc:	10001326 	beq	r2,zero,400682c <__lo0bits+0x80>
 40067e0:	0005883a 	mov	r2,zero
 40067e4:	19403fcc 	andi	r5,r3,255
 40067e8:	2800021e 	bne	r5,zero,40067f4 <__lo0bits+0x48>
 40067ec:	1806d23a 	srli	r3,r3,8
 40067f0:	10800204 	addi	r2,r2,8
 40067f4:	194003cc 	andi	r5,r3,15
 40067f8:	2800021e 	bne	r5,zero,4006804 <__lo0bits+0x58>
 40067fc:	1806d13a 	srli	r3,r3,4
 4006800:	10800104 	addi	r2,r2,4
 4006804:	194000cc 	andi	r5,r3,3
 4006808:	2800021e 	bne	r5,zero,4006814 <__lo0bits+0x68>
 400680c:	1806d0ba 	srli	r3,r3,2
 4006810:	10800084 	addi	r2,r2,2
 4006814:	1940004c 	andi	r5,r3,1
 4006818:	2800081e 	bne	r5,zero,400683c <__lo0bits+0x90>
 400681c:	1806d07a 	srli	r3,r3,1
 4006820:	1800051e 	bne	r3,zero,4006838 <__lo0bits+0x8c>
 4006824:	00800804 	movi	r2,32
 4006828:	f800283a 	ret
 400682c:	1806d43a 	srli	r3,r3,16
 4006830:	00800404 	movi	r2,16
 4006834:	003feb06 	br	40067e4 <__alt_mem_SRAM+0xfbfe67e4>
 4006838:	10800044 	addi	r2,r2,1
 400683c:	20c00015 	stw	r3,0(r4)
 4006840:	f800283a 	ret
 4006844:	0005883a 	mov	r2,zero
 4006848:	f800283a 	ret
 400684c:	1806d07a 	srli	r3,r3,1
 4006850:	00800044 	movi	r2,1
 4006854:	20c00015 	stw	r3,0(r4)
 4006858:	f800283a 	ret

0400685c <__i2b>:
 400685c:	defffd04 	addi	sp,sp,-12
 4006860:	dc000015 	stw	r16,0(sp)
 4006864:	04000044 	movi	r16,1
 4006868:	dc400115 	stw	r17,4(sp)
 400686c:	2823883a 	mov	r17,r5
 4006870:	800b883a 	mov	r5,r16
 4006874:	dfc00215 	stw	ra,8(sp)
 4006878:	40064500 	call	4006450 <_Balloc>
 400687c:	14400515 	stw	r17,20(r2)
 4006880:	14000415 	stw	r16,16(r2)
 4006884:	dfc00217 	ldw	ra,8(sp)
 4006888:	dc400117 	ldw	r17,4(sp)
 400688c:	dc000017 	ldw	r16,0(sp)
 4006890:	dec00304 	addi	sp,sp,12
 4006894:	f800283a 	ret

04006898 <__multiply>:
 4006898:	defffa04 	addi	sp,sp,-24
 400689c:	dcc00315 	stw	r19,12(sp)
 40068a0:	dc800215 	stw	r18,8(sp)
 40068a4:	34c00417 	ldw	r19,16(r6)
 40068a8:	2c800417 	ldw	r18,16(r5)
 40068ac:	dd000415 	stw	r20,16(sp)
 40068b0:	dc400115 	stw	r17,4(sp)
 40068b4:	dfc00515 	stw	ra,20(sp)
 40068b8:	dc000015 	stw	r16,0(sp)
 40068bc:	2829883a 	mov	r20,r5
 40068c0:	3023883a 	mov	r17,r6
 40068c4:	94c0050e 	bge	r18,r19,40068dc <__multiply+0x44>
 40068c8:	9007883a 	mov	r3,r18
 40068cc:	3029883a 	mov	r20,r6
 40068d0:	9825883a 	mov	r18,r19
 40068d4:	2823883a 	mov	r17,r5
 40068d8:	1827883a 	mov	r19,r3
 40068dc:	a0800217 	ldw	r2,8(r20)
 40068e0:	94e1883a 	add	r16,r18,r19
 40068e4:	a1400117 	ldw	r5,4(r20)
 40068e8:	1400010e 	bge	r2,r16,40068f0 <__multiply+0x58>
 40068ec:	29400044 	addi	r5,r5,1
 40068f0:	40064500 	call	4006450 <_Balloc>
 40068f4:	8415883a 	add	r10,r16,r16
 40068f8:	12c00504 	addi	r11,r2,20
 40068fc:	5295883a 	add	r10,r10,r10
 4006900:	5a95883a 	add	r10,r11,r10
 4006904:	5807883a 	mov	r3,r11
 4006908:	5a80032e 	bgeu	r11,r10,4006918 <__multiply+0x80>
 400690c:	18000015 	stw	zero,0(r3)
 4006910:	18c00104 	addi	r3,r3,4
 4006914:	1abffd36 	bltu	r3,r10,400690c <__alt_mem_SRAM+0xfbfe690c>
 4006918:	9ce7883a 	add	r19,r19,r19
 400691c:	94a5883a 	add	r18,r18,r18
 4006920:	89800504 	addi	r6,r17,20
 4006924:	9ce7883a 	add	r19,r19,r19
 4006928:	a3400504 	addi	r13,r20,20
 400692c:	94a5883a 	add	r18,r18,r18
 4006930:	34d9883a 	add	r12,r6,r19
 4006934:	6c93883a 	add	r9,r13,r18
 4006938:	3300422e 	bgeu	r6,r12,4006a44 <__multiply+0x1ac>
 400693c:	37c00017 	ldw	ra,0(r6)
 4006940:	fbffffcc 	andi	r15,ra,65535
 4006944:	78001b26 	beq	r15,zero,40069b4 <__multiply+0x11c>
 4006948:	5811883a 	mov	r8,r11
 400694c:	681d883a 	mov	r14,r13
 4006950:	000f883a 	mov	r7,zero
 4006954:	71000017 	ldw	r4,0(r14)
 4006958:	40c00017 	ldw	r3,0(r8)
 400695c:	73800104 	addi	r14,r14,4
 4006960:	217fffcc 	andi	r5,r4,65535
 4006964:	2bcb383a 	mul	r5,r5,r15
 4006968:	2008d43a 	srli	r4,r4,16
 400696c:	1c7fffcc 	andi	r17,r3,65535
 4006970:	2c4b883a 	add	r5,r5,r17
 4006974:	29cb883a 	add	r5,r5,r7
 4006978:	23c9383a 	mul	r4,r4,r15
 400697c:	1806d43a 	srli	r3,r3,16
 4006980:	280ed43a 	srli	r7,r5,16
 4006984:	297fffcc 	andi	r5,r5,65535
 4006988:	20c7883a 	add	r3,r4,r3
 400698c:	19c7883a 	add	r3,r3,r7
 4006990:	1808943a 	slli	r4,r3,16
 4006994:	4023883a 	mov	r17,r8
 4006998:	180ed43a 	srli	r7,r3,16
 400699c:	214ab03a 	or	r5,r4,r5
 40069a0:	41400015 	stw	r5,0(r8)
 40069a4:	42000104 	addi	r8,r8,4
 40069a8:	727fea36 	bltu	r14,r9,4006954 <__alt_mem_SRAM+0xfbfe6954>
 40069ac:	89c00115 	stw	r7,4(r17)
 40069b0:	37c00017 	ldw	ra,0(r6)
 40069b4:	f83ed43a 	srli	ra,ra,16
 40069b8:	f8001f26 	beq	ra,zero,4006a38 <__multiply+0x1a0>
 40069bc:	58c00017 	ldw	r3,0(r11)
 40069c0:	681d883a 	mov	r14,r13
 40069c4:	581f883a 	mov	r15,r11
 40069c8:	1811883a 	mov	r8,r3
 40069cc:	5825883a 	mov	r18,r11
 40069d0:	000f883a 	mov	r7,zero
 40069d4:	00000106 	br	40069dc <__multiply+0x144>
 40069d8:	8825883a 	mov	r18,r17
 40069dc:	7140000b 	ldhu	r5,0(r14)
 40069e0:	4010d43a 	srli	r8,r8,16
 40069e4:	193fffcc 	andi	r4,r3,65535
 40069e8:	2fcb383a 	mul	r5,r5,ra
 40069ec:	7bc00104 	addi	r15,r15,4
 40069f0:	73800104 	addi	r14,r14,4
 40069f4:	2a0b883a 	add	r5,r5,r8
 40069f8:	29cb883a 	add	r5,r5,r7
 40069fc:	2806943a 	slli	r3,r5,16
 4006a00:	94400104 	addi	r17,r18,4
 4006a04:	280ad43a 	srli	r5,r5,16
 4006a08:	1908b03a 	or	r4,r3,r4
 4006a0c:	793fff15 	stw	r4,-4(r15)
 4006a10:	70ffff17 	ldw	r3,-4(r14)
 4006a14:	8a000017 	ldw	r8,0(r17)
 4006a18:	1806d43a 	srli	r3,r3,16
 4006a1c:	413fffcc 	andi	r4,r8,65535
 4006a20:	1fc7383a 	mul	r3,r3,ra
 4006a24:	1907883a 	add	r3,r3,r4
 4006a28:	1947883a 	add	r3,r3,r5
 4006a2c:	180ed43a 	srli	r7,r3,16
 4006a30:	727fe936 	bltu	r14,r9,40069d8 <__alt_mem_SRAM+0xfbfe69d8>
 4006a34:	90c00115 	stw	r3,4(r18)
 4006a38:	31800104 	addi	r6,r6,4
 4006a3c:	5ac00104 	addi	r11,r11,4
 4006a40:	333fbe36 	bltu	r6,r12,400693c <__alt_mem_SRAM+0xfbfe693c>
 4006a44:	0400090e 	bge	zero,r16,4006a6c <__multiply+0x1d4>
 4006a48:	50ffff17 	ldw	r3,-4(r10)
 4006a4c:	52bfff04 	addi	r10,r10,-4
 4006a50:	18000326 	beq	r3,zero,4006a60 <__multiply+0x1c8>
 4006a54:	00000506 	br	4006a6c <__multiply+0x1d4>
 4006a58:	50c00017 	ldw	r3,0(r10)
 4006a5c:	1800031e 	bne	r3,zero,4006a6c <__multiply+0x1d4>
 4006a60:	843fffc4 	addi	r16,r16,-1
 4006a64:	52bfff04 	addi	r10,r10,-4
 4006a68:	803ffb1e 	bne	r16,zero,4006a58 <__alt_mem_SRAM+0xfbfe6a58>
 4006a6c:	14000415 	stw	r16,16(r2)
 4006a70:	dfc00517 	ldw	ra,20(sp)
 4006a74:	dd000417 	ldw	r20,16(sp)
 4006a78:	dcc00317 	ldw	r19,12(sp)
 4006a7c:	dc800217 	ldw	r18,8(sp)
 4006a80:	dc400117 	ldw	r17,4(sp)
 4006a84:	dc000017 	ldw	r16,0(sp)
 4006a88:	dec00604 	addi	sp,sp,24
 4006a8c:	f800283a 	ret

04006a90 <__pow5mult>:
 4006a90:	defffa04 	addi	sp,sp,-24
 4006a94:	dcc00315 	stw	r19,12(sp)
 4006a98:	dc000015 	stw	r16,0(sp)
 4006a9c:	dfc00515 	stw	ra,20(sp)
 4006aa0:	dd000415 	stw	r20,16(sp)
 4006aa4:	dc800215 	stw	r18,8(sp)
 4006aa8:	dc400115 	stw	r17,4(sp)
 4006aac:	308000cc 	andi	r2,r6,3
 4006ab0:	3021883a 	mov	r16,r6
 4006ab4:	2027883a 	mov	r19,r4
 4006ab8:	10002f1e 	bne	r2,zero,4006b78 <__pow5mult+0xe8>
 4006abc:	2825883a 	mov	r18,r5
 4006ac0:	8021d0ba 	srai	r16,r16,2
 4006ac4:	80001a26 	beq	r16,zero,4006b30 <__pow5mult+0xa0>
 4006ac8:	9c401217 	ldw	r17,72(r19)
 4006acc:	8800061e 	bne	r17,zero,4006ae8 <__pow5mult+0x58>
 4006ad0:	00003406 	br	4006ba4 <__pow5mult+0x114>
 4006ad4:	8021d07a 	srai	r16,r16,1
 4006ad8:	80001526 	beq	r16,zero,4006b30 <__pow5mult+0xa0>
 4006adc:	88800017 	ldw	r2,0(r17)
 4006ae0:	10001c26 	beq	r2,zero,4006b54 <__pow5mult+0xc4>
 4006ae4:	1023883a 	mov	r17,r2
 4006ae8:	8080004c 	andi	r2,r16,1
 4006aec:	103ff926 	beq	r2,zero,4006ad4 <__alt_mem_SRAM+0xfbfe6ad4>
 4006af0:	880d883a 	mov	r6,r17
 4006af4:	900b883a 	mov	r5,r18
 4006af8:	9809883a 	mov	r4,r19
 4006afc:	40068980 	call	4006898 <__multiply>
 4006b00:	90001b26 	beq	r18,zero,4006b70 <__pow5mult+0xe0>
 4006b04:	91000117 	ldw	r4,4(r18)
 4006b08:	98c01317 	ldw	r3,76(r19)
 4006b0c:	8021d07a 	srai	r16,r16,1
 4006b10:	2109883a 	add	r4,r4,r4
 4006b14:	2109883a 	add	r4,r4,r4
 4006b18:	1907883a 	add	r3,r3,r4
 4006b1c:	19000017 	ldw	r4,0(r3)
 4006b20:	91000015 	stw	r4,0(r18)
 4006b24:	1c800015 	stw	r18,0(r3)
 4006b28:	1025883a 	mov	r18,r2
 4006b2c:	803feb1e 	bne	r16,zero,4006adc <__alt_mem_SRAM+0xfbfe6adc>
 4006b30:	9005883a 	mov	r2,r18
 4006b34:	dfc00517 	ldw	ra,20(sp)
 4006b38:	dd000417 	ldw	r20,16(sp)
 4006b3c:	dcc00317 	ldw	r19,12(sp)
 4006b40:	dc800217 	ldw	r18,8(sp)
 4006b44:	dc400117 	ldw	r17,4(sp)
 4006b48:	dc000017 	ldw	r16,0(sp)
 4006b4c:	dec00604 	addi	sp,sp,24
 4006b50:	f800283a 	ret
 4006b54:	880d883a 	mov	r6,r17
 4006b58:	880b883a 	mov	r5,r17
 4006b5c:	9809883a 	mov	r4,r19
 4006b60:	40068980 	call	4006898 <__multiply>
 4006b64:	88800015 	stw	r2,0(r17)
 4006b68:	10000015 	stw	zero,0(r2)
 4006b6c:	003fdd06 	br	4006ae4 <__alt_mem_SRAM+0xfbfe6ae4>
 4006b70:	1025883a 	mov	r18,r2
 4006b74:	003fd706 	br	4006ad4 <__alt_mem_SRAM+0xfbfe6ad4>
 4006b78:	10bfffc4 	addi	r2,r2,-1
 4006b7c:	1085883a 	add	r2,r2,r2
 4006b80:	00c10074 	movhi	r3,1025
 4006b84:	18c30404 	addi	r3,r3,3088
 4006b88:	1085883a 	add	r2,r2,r2
 4006b8c:	1885883a 	add	r2,r3,r2
 4006b90:	11800017 	ldw	r6,0(r2)
 4006b94:	000f883a 	mov	r7,zero
 4006b98:	40065200 	call	4006520 <__multadd>
 4006b9c:	1025883a 	mov	r18,r2
 4006ba0:	003fc706 	br	4006ac0 <__alt_mem_SRAM+0xfbfe6ac0>
 4006ba4:	05000044 	movi	r20,1
 4006ba8:	a00b883a 	mov	r5,r20
 4006bac:	9809883a 	mov	r4,r19
 4006bb0:	40064500 	call	4006450 <_Balloc>
 4006bb4:	1023883a 	mov	r17,r2
 4006bb8:	00809c44 	movi	r2,625
 4006bbc:	88800515 	stw	r2,20(r17)
 4006bc0:	8d000415 	stw	r20,16(r17)
 4006bc4:	9c401215 	stw	r17,72(r19)
 4006bc8:	88000015 	stw	zero,0(r17)
 4006bcc:	003fc606 	br	4006ae8 <__alt_mem_SRAM+0xfbfe6ae8>

04006bd0 <__lshift>:
 4006bd0:	defff904 	addi	sp,sp,-28
 4006bd4:	dd400515 	stw	r21,20(sp)
 4006bd8:	dcc00315 	stw	r19,12(sp)
 4006bdc:	302bd17a 	srai	r21,r6,5
 4006be0:	2cc00417 	ldw	r19,16(r5)
 4006be4:	28800217 	ldw	r2,8(r5)
 4006be8:	dd000415 	stw	r20,16(sp)
 4006bec:	ace7883a 	add	r19,r21,r19
 4006bf0:	dc800215 	stw	r18,8(sp)
 4006bf4:	dc400115 	stw	r17,4(sp)
 4006bf8:	dc000015 	stw	r16,0(sp)
 4006bfc:	dfc00615 	stw	ra,24(sp)
 4006c00:	9c000044 	addi	r16,r19,1
 4006c04:	2823883a 	mov	r17,r5
 4006c08:	3029883a 	mov	r20,r6
 4006c0c:	2025883a 	mov	r18,r4
 4006c10:	29400117 	ldw	r5,4(r5)
 4006c14:	1400030e 	bge	r2,r16,4006c24 <__lshift+0x54>
 4006c18:	1085883a 	add	r2,r2,r2
 4006c1c:	29400044 	addi	r5,r5,1
 4006c20:	143ffd16 	blt	r2,r16,4006c18 <__alt_mem_SRAM+0xfbfe6c18>
 4006c24:	9009883a 	mov	r4,r18
 4006c28:	40064500 	call	4006450 <_Balloc>
 4006c2c:	10c00504 	addi	r3,r2,20
 4006c30:	0540070e 	bge	zero,r21,4006c50 <__lshift+0x80>
 4006c34:	ad6b883a 	add	r21,r21,r21
 4006c38:	ad6b883a 	add	r21,r21,r21
 4006c3c:	1809883a 	mov	r4,r3
 4006c40:	1d47883a 	add	r3,r3,r21
 4006c44:	20000015 	stw	zero,0(r4)
 4006c48:	21000104 	addi	r4,r4,4
 4006c4c:	193ffd1e 	bne	r3,r4,4006c44 <__alt_mem_SRAM+0xfbfe6c44>
 4006c50:	8a000417 	ldw	r8,16(r17)
 4006c54:	89000504 	addi	r4,r17,20
 4006c58:	a18007cc 	andi	r6,r20,31
 4006c5c:	4211883a 	add	r8,r8,r8
 4006c60:	4211883a 	add	r8,r8,r8
 4006c64:	2211883a 	add	r8,r4,r8
 4006c68:	30002326 	beq	r6,zero,4006cf8 <__lshift+0x128>
 4006c6c:	02400804 	movi	r9,32
 4006c70:	4993c83a 	sub	r9,r9,r6
 4006c74:	000b883a 	mov	r5,zero
 4006c78:	21c00017 	ldw	r7,0(r4)
 4006c7c:	1815883a 	mov	r10,r3
 4006c80:	18c00104 	addi	r3,r3,4
 4006c84:	398e983a 	sll	r7,r7,r6
 4006c88:	21000104 	addi	r4,r4,4
 4006c8c:	394ab03a 	or	r5,r7,r5
 4006c90:	197fff15 	stw	r5,-4(r3)
 4006c94:	217fff17 	ldw	r5,-4(r4)
 4006c98:	2a4ad83a 	srl	r5,r5,r9
 4006c9c:	223ff636 	bltu	r4,r8,4006c78 <__alt_mem_SRAM+0xfbfe6c78>
 4006ca0:	51400115 	stw	r5,4(r10)
 4006ca4:	28001a1e 	bne	r5,zero,4006d10 <__lshift+0x140>
 4006ca8:	843fffc4 	addi	r16,r16,-1
 4006cac:	14000415 	stw	r16,16(r2)
 4006cb0:	88000826 	beq	r17,zero,4006cd4 <__lshift+0x104>
 4006cb4:	89000117 	ldw	r4,4(r17)
 4006cb8:	90c01317 	ldw	r3,76(r18)
 4006cbc:	2109883a 	add	r4,r4,r4
 4006cc0:	2109883a 	add	r4,r4,r4
 4006cc4:	1907883a 	add	r3,r3,r4
 4006cc8:	19000017 	ldw	r4,0(r3)
 4006ccc:	89000015 	stw	r4,0(r17)
 4006cd0:	1c400015 	stw	r17,0(r3)
 4006cd4:	dfc00617 	ldw	ra,24(sp)
 4006cd8:	dd400517 	ldw	r21,20(sp)
 4006cdc:	dd000417 	ldw	r20,16(sp)
 4006ce0:	dcc00317 	ldw	r19,12(sp)
 4006ce4:	dc800217 	ldw	r18,8(sp)
 4006ce8:	dc400117 	ldw	r17,4(sp)
 4006cec:	dc000017 	ldw	r16,0(sp)
 4006cf0:	dec00704 	addi	sp,sp,28
 4006cf4:	f800283a 	ret
 4006cf8:	21400017 	ldw	r5,0(r4)
 4006cfc:	18c00104 	addi	r3,r3,4
 4006d00:	21000104 	addi	r4,r4,4
 4006d04:	197fff15 	stw	r5,-4(r3)
 4006d08:	223ffb36 	bltu	r4,r8,4006cf8 <__alt_mem_SRAM+0xfbfe6cf8>
 4006d0c:	003fe606 	br	4006ca8 <__alt_mem_SRAM+0xfbfe6ca8>
 4006d10:	9c000084 	addi	r16,r19,2
 4006d14:	003fe406 	br	4006ca8 <__alt_mem_SRAM+0xfbfe6ca8>

04006d18 <__mcmp>:
 4006d18:	20800417 	ldw	r2,16(r4)
 4006d1c:	28c00417 	ldw	r3,16(r5)
 4006d20:	10c5c83a 	sub	r2,r2,r3
 4006d24:	1000111e 	bne	r2,zero,4006d6c <__mcmp+0x54>
 4006d28:	18c7883a 	add	r3,r3,r3
 4006d2c:	18c7883a 	add	r3,r3,r3
 4006d30:	21000504 	addi	r4,r4,20
 4006d34:	29400504 	addi	r5,r5,20
 4006d38:	20c5883a 	add	r2,r4,r3
 4006d3c:	28cb883a 	add	r5,r5,r3
 4006d40:	00000106 	br	4006d48 <__mcmp+0x30>
 4006d44:	20800a2e 	bgeu	r4,r2,4006d70 <__mcmp+0x58>
 4006d48:	10bfff04 	addi	r2,r2,-4
 4006d4c:	297fff04 	addi	r5,r5,-4
 4006d50:	11800017 	ldw	r6,0(r2)
 4006d54:	28c00017 	ldw	r3,0(r5)
 4006d58:	30fffa26 	beq	r6,r3,4006d44 <__alt_mem_SRAM+0xfbfe6d44>
 4006d5c:	30c00236 	bltu	r6,r3,4006d68 <__mcmp+0x50>
 4006d60:	00800044 	movi	r2,1
 4006d64:	f800283a 	ret
 4006d68:	00bfffc4 	movi	r2,-1
 4006d6c:	f800283a 	ret
 4006d70:	0005883a 	mov	r2,zero
 4006d74:	f800283a 	ret

04006d78 <__mdiff>:
 4006d78:	28c00417 	ldw	r3,16(r5)
 4006d7c:	30800417 	ldw	r2,16(r6)
 4006d80:	defffa04 	addi	sp,sp,-24
 4006d84:	dcc00315 	stw	r19,12(sp)
 4006d88:	dc800215 	stw	r18,8(sp)
 4006d8c:	dfc00515 	stw	ra,20(sp)
 4006d90:	dd000415 	stw	r20,16(sp)
 4006d94:	dc400115 	stw	r17,4(sp)
 4006d98:	dc000015 	stw	r16,0(sp)
 4006d9c:	1887c83a 	sub	r3,r3,r2
 4006da0:	2825883a 	mov	r18,r5
 4006da4:	3027883a 	mov	r19,r6
 4006da8:	1800141e 	bne	r3,zero,4006dfc <__mdiff+0x84>
 4006dac:	1085883a 	add	r2,r2,r2
 4006db0:	1085883a 	add	r2,r2,r2
 4006db4:	2a000504 	addi	r8,r5,20
 4006db8:	34000504 	addi	r16,r6,20
 4006dbc:	4087883a 	add	r3,r8,r2
 4006dc0:	8085883a 	add	r2,r16,r2
 4006dc4:	00000106 	br	4006dcc <__mdiff+0x54>
 4006dc8:	40c0592e 	bgeu	r8,r3,4006f30 <__mdiff+0x1b8>
 4006dcc:	18ffff04 	addi	r3,r3,-4
 4006dd0:	10bfff04 	addi	r2,r2,-4
 4006dd4:	19c00017 	ldw	r7,0(r3)
 4006dd8:	11400017 	ldw	r5,0(r2)
 4006ddc:	397ffa26 	beq	r7,r5,4006dc8 <__alt_mem_SRAM+0xfbfe6dc8>
 4006de0:	3940592e 	bgeu	r7,r5,4006f48 <__mdiff+0x1d0>
 4006de4:	9005883a 	mov	r2,r18
 4006de8:	4023883a 	mov	r17,r8
 4006dec:	9825883a 	mov	r18,r19
 4006df0:	05000044 	movi	r20,1
 4006df4:	1027883a 	mov	r19,r2
 4006df8:	00000406 	br	4006e0c <__mdiff+0x94>
 4006dfc:	18005616 	blt	r3,zero,4006f58 <__mdiff+0x1e0>
 4006e00:	34400504 	addi	r17,r6,20
 4006e04:	2c000504 	addi	r16,r5,20
 4006e08:	0029883a 	mov	r20,zero
 4006e0c:	91400117 	ldw	r5,4(r18)
 4006e10:	40064500 	call	4006450 <_Balloc>
 4006e14:	92400417 	ldw	r9,16(r18)
 4006e18:	9b000417 	ldw	r12,16(r19)
 4006e1c:	12c00504 	addi	r11,r2,20
 4006e20:	4a51883a 	add	r8,r9,r9
 4006e24:	6319883a 	add	r12,r12,r12
 4006e28:	4211883a 	add	r8,r8,r8
 4006e2c:	6319883a 	add	r12,r12,r12
 4006e30:	15000315 	stw	r20,12(r2)
 4006e34:	8211883a 	add	r8,r16,r8
 4006e38:	8b19883a 	add	r12,r17,r12
 4006e3c:	0007883a 	mov	r3,zero
 4006e40:	81400017 	ldw	r5,0(r16)
 4006e44:	89c00017 	ldw	r7,0(r17)
 4006e48:	59800104 	addi	r6,r11,4
 4006e4c:	293fffcc 	andi	r4,r5,65535
 4006e50:	20c7883a 	add	r3,r4,r3
 4006e54:	393fffcc 	andi	r4,r7,65535
 4006e58:	1909c83a 	sub	r4,r3,r4
 4006e5c:	280ad43a 	srli	r5,r5,16
 4006e60:	380ed43a 	srli	r7,r7,16
 4006e64:	2007d43a 	srai	r3,r4,16
 4006e68:	213fffcc 	andi	r4,r4,65535
 4006e6c:	29cbc83a 	sub	r5,r5,r7
 4006e70:	28c7883a 	add	r3,r5,r3
 4006e74:	180a943a 	slli	r5,r3,16
 4006e78:	8c400104 	addi	r17,r17,4
 4006e7c:	84000104 	addi	r16,r16,4
 4006e80:	2908b03a 	or	r4,r5,r4
 4006e84:	59000015 	stw	r4,0(r11)
 4006e88:	1807d43a 	srai	r3,r3,16
 4006e8c:	3015883a 	mov	r10,r6
 4006e90:	3017883a 	mov	r11,r6
 4006e94:	8b3fea36 	bltu	r17,r12,4006e40 <__alt_mem_SRAM+0xfbfe6e40>
 4006e98:	8200162e 	bgeu	r16,r8,4006ef4 <__mdiff+0x17c>
 4006e9c:	8017883a 	mov	r11,r16
 4006ea0:	59400017 	ldw	r5,0(r11)
 4006ea4:	31800104 	addi	r6,r6,4
 4006ea8:	5ac00104 	addi	r11,r11,4
 4006eac:	293fffcc 	andi	r4,r5,65535
 4006eb0:	20c7883a 	add	r3,r4,r3
 4006eb4:	280ed43a 	srli	r7,r5,16
 4006eb8:	180bd43a 	srai	r5,r3,16
 4006ebc:	193fffcc 	andi	r4,r3,65535
 4006ec0:	3947883a 	add	r3,r7,r5
 4006ec4:	180a943a 	slli	r5,r3,16
 4006ec8:	1807d43a 	srai	r3,r3,16
 4006ecc:	2908b03a 	or	r4,r5,r4
 4006ed0:	313fff15 	stw	r4,-4(r6)
 4006ed4:	5a3ff236 	bltu	r11,r8,4006ea0 <__alt_mem_SRAM+0xfbfe6ea0>
 4006ed8:	0406303a 	nor	r3,zero,r16
 4006edc:	1a07883a 	add	r3,r3,r8
 4006ee0:	1806d0ba 	srli	r3,r3,2
 4006ee4:	18c00044 	addi	r3,r3,1
 4006ee8:	18c7883a 	add	r3,r3,r3
 4006eec:	18c7883a 	add	r3,r3,r3
 4006ef0:	50d5883a 	add	r10,r10,r3
 4006ef4:	50ffff04 	addi	r3,r10,-4
 4006ef8:	2000041e 	bne	r4,zero,4006f0c <__mdiff+0x194>
 4006efc:	18ffff04 	addi	r3,r3,-4
 4006f00:	19000017 	ldw	r4,0(r3)
 4006f04:	4a7fffc4 	addi	r9,r9,-1
 4006f08:	203ffc26 	beq	r4,zero,4006efc <__alt_mem_SRAM+0xfbfe6efc>
 4006f0c:	12400415 	stw	r9,16(r2)
 4006f10:	dfc00517 	ldw	ra,20(sp)
 4006f14:	dd000417 	ldw	r20,16(sp)
 4006f18:	dcc00317 	ldw	r19,12(sp)
 4006f1c:	dc800217 	ldw	r18,8(sp)
 4006f20:	dc400117 	ldw	r17,4(sp)
 4006f24:	dc000017 	ldw	r16,0(sp)
 4006f28:	dec00604 	addi	sp,sp,24
 4006f2c:	f800283a 	ret
 4006f30:	000b883a 	mov	r5,zero
 4006f34:	40064500 	call	4006450 <_Balloc>
 4006f38:	00c00044 	movi	r3,1
 4006f3c:	10c00415 	stw	r3,16(r2)
 4006f40:	10000515 	stw	zero,20(r2)
 4006f44:	003ff206 	br	4006f10 <__alt_mem_SRAM+0xfbfe6f10>
 4006f48:	8023883a 	mov	r17,r16
 4006f4c:	0029883a 	mov	r20,zero
 4006f50:	4021883a 	mov	r16,r8
 4006f54:	003fad06 	br	4006e0c <__alt_mem_SRAM+0xfbfe6e0c>
 4006f58:	9005883a 	mov	r2,r18
 4006f5c:	94400504 	addi	r17,r18,20
 4006f60:	9c000504 	addi	r16,r19,20
 4006f64:	9825883a 	mov	r18,r19
 4006f68:	05000044 	movi	r20,1
 4006f6c:	1027883a 	mov	r19,r2
 4006f70:	003fa606 	br	4006e0c <__alt_mem_SRAM+0xfbfe6e0c>

04006f74 <__ulp>:
 4006f74:	295ffc2c 	andhi	r5,r5,32752
 4006f78:	00bf3034 	movhi	r2,64704
 4006f7c:	2887883a 	add	r3,r5,r2
 4006f80:	00c0020e 	bge	zero,r3,4006f8c <__ulp+0x18>
 4006f84:	0005883a 	mov	r2,zero
 4006f88:	f800283a 	ret
 4006f8c:	00c7c83a 	sub	r3,zero,r3
 4006f90:	1807d53a 	srai	r3,r3,20
 4006f94:	008004c4 	movi	r2,19
 4006f98:	10c00b0e 	bge	r2,r3,4006fc8 <__ulp+0x54>
 4006f9c:	18bffb04 	addi	r2,r3,-20
 4006fa0:	01000784 	movi	r4,30
 4006fa4:	0007883a 	mov	r3,zero
 4006fa8:	20800516 	blt	r4,r2,4006fc0 <__ulp+0x4c>
 4006fac:	010007c4 	movi	r4,31
 4006fb0:	2089c83a 	sub	r4,r4,r2
 4006fb4:	00800044 	movi	r2,1
 4006fb8:	1104983a 	sll	r2,r2,r4
 4006fbc:	f800283a 	ret
 4006fc0:	00800044 	movi	r2,1
 4006fc4:	f800283a 	ret
 4006fc8:	01400234 	movhi	r5,8
 4006fcc:	28c7d83a 	sra	r3,r5,r3
 4006fd0:	0005883a 	mov	r2,zero
 4006fd4:	f800283a 	ret

04006fd8 <__b2d>:
 4006fd8:	defffa04 	addi	sp,sp,-24
 4006fdc:	dc000015 	stw	r16,0(sp)
 4006fe0:	24000417 	ldw	r16,16(r4)
 4006fe4:	dc400115 	stw	r17,4(sp)
 4006fe8:	24400504 	addi	r17,r4,20
 4006fec:	8421883a 	add	r16,r16,r16
 4006ff0:	8421883a 	add	r16,r16,r16
 4006ff4:	8c21883a 	add	r16,r17,r16
 4006ff8:	dc800215 	stw	r18,8(sp)
 4006ffc:	84bfff17 	ldw	r18,-4(r16)
 4007000:	dd000415 	stw	r20,16(sp)
 4007004:	dcc00315 	stw	r19,12(sp)
 4007008:	9009883a 	mov	r4,r18
 400700c:	2829883a 	mov	r20,r5
 4007010:	dfc00515 	stw	ra,20(sp)
 4007014:	40067440 	call	4006744 <__hi0bits>
 4007018:	00c00804 	movi	r3,32
 400701c:	1889c83a 	sub	r4,r3,r2
 4007020:	a1000015 	stw	r4,0(r20)
 4007024:	01000284 	movi	r4,10
 4007028:	84ffff04 	addi	r19,r16,-4
 400702c:	20801216 	blt	r4,r2,4007078 <__b2d+0xa0>
 4007030:	018002c4 	movi	r6,11
 4007034:	308dc83a 	sub	r6,r6,r2
 4007038:	9186d83a 	srl	r3,r18,r6
 400703c:	18cffc34 	orhi	r3,r3,16368
 4007040:	8cc0212e 	bgeu	r17,r19,40070c8 <__b2d+0xf0>
 4007044:	813ffe17 	ldw	r4,-8(r16)
 4007048:	218cd83a 	srl	r6,r4,r6
 400704c:	10800544 	addi	r2,r2,21
 4007050:	9084983a 	sll	r2,r18,r2
 4007054:	1184b03a 	or	r2,r2,r6
 4007058:	dfc00517 	ldw	ra,20(sp)
 400705c:	dd000417 	ldw	r20,16(sp)
 4007060:	dcc00317 	ldw	r19,12(sp)
 4007064:	dc800217 	ldw	r18,8(sp)
 4007068:	dc400117 	ldw	r17,4(sp)
 400706c:	dc000017 	ldw	r16,0(sp)
 4007070:	dec00604 	addi	sp,sp,24
 4007074:	f800283a 	ret
 4007078:	8cc00f2e 	bgeu	r17,r19,40070b8 <__b2d+0xe0>
 400707c:	117ffd44 	addi	r5,r2,-11
 4007080:	80bffe17 	ldw	r2,-8(r16)
 4007084:	28000e26 	beq	r5,zero,40070c0 <__b2d+0xe8>
 4007088:	1949c83a 	sub	r4,r3,r5
 400708c:	9164983a 	sll	r18,r18,r5
 4007090:	1106d83a 	srl	r3,r2,r4
 4007094:	81bffe04 	addi	r6,r16,-8
 4007098:	948ffc34 	orhi	r18,r18,16368
 400709c:	90c6b03a 	or	r3,r18,r3
 40070a0:	89800e2e 	bgeu	r17,r6,40070dc <__b2d+0x104>
 40070a4:	81bffd17 	ldw	r6,-12(r16)
 40070a8:	1144983a 	sll	r2,r2,r5
 40070ac:	310ad83a 	srl	r5,r6,r4
 40070b0:	2884b03a 	or	r2,r5,r2
 40070b4:	003fe806 	br	4007058 <__alt_mem_SRAM+0xfbfe7058>
 40070b8:	10bffd44 	addi	r2,r2,-11
 40070bc:	1000041e 	bne	r2,zero,40070d0 <__b2d+0xf8>
 40070c0:	90cffc34 	orhi	r3,r18,16368
 40070c4:	003fe406 	br	4007058 <__alt_mem_SRAM+0xfbfe7058>
 40070c8:	000d883a 	mov	r6,zero
 40070cc:	003fdf06 	br	400704c <__alt_mem_SRAM+0xfbfe704c>
 40070d0:	90a4983a 	sll	r18,r18,r2
 40070d4:	0005883a 	mov	r2,zero
 40070d8:	003ff906 	br	40070c0 <__alt_mem_SRAM+0xfbfe70c0>
 40070dc:	1144983a 	sll	r2,r2,r5
 40070e0:	003fdd06 	br	4007058 <__alt_mem_SRAM+0xfbfe7058>

040070e4 <__d2b>:
 40070e4:	defff804 	addi	sp,sp,-32
 40070e8:	dc000215 	stw	r16,8(sp)
 40070ec:	3021883a 	mov	r16,r6
 40070f0:	dc400315 	stw	r17,12(sp)
 40070f4:	8022907a 	slli	r17,r16,1
 40070f8:	dd000615 	stw	r20,24(sp)
 40070fc:	2829883a 	mov	r20,r5
 4007100:	01400044 	movi	r5,1
 4007104:	dcc00515 	stw	r19,20(sp)
 4007108:	dc800415 	stw	r18,16(sp)
 400710c:	dfc00715 	stw	ra,28(sp)
 4007110:	3825883a 	mov	r18,r7
 4007114:	8822d57a 	srli	r17,r17,21
 4007118:	40064500 	call	4006450 <_Balloc>
 400711c:	1027883a 	mov	r19,r2
 4007120:	00800434 	movhi	r2,16
 4007124:	10bfffc4 	addi	r2,r2,-1
 4007128:	808c703a 	and	r6,r16,r2
 400712c:	88000126 	beq	r17,zero,4007134 <__d2b+0x50>
 4007130:	31800434 	orhi	r6,r6,16
 4007134:	d9800015 	stw	r6,0(sp)
 4007138:	a0002426 	beq	r20,zero,40071cc <__d2b+0xe8>
 400713c:	d9000104 	addi	r4,sp,4
 4007140:	dd000115 	stw	r20,4(sp)
 4007144:	40067ac0 	call	40067ac <__lo0bits>
 4007148:	d8c00017 	ldw	r3,0(sp)
 400714c:	10002f1e 	bne	r2,zero,400720c <__d2b+0x128>
 4007150:	d9000117 	ldw	r4,4(sp)
 4007154:	99000515 	stw	r4,20(r19)
 4007158:	1821003a 	cmpeq	r16,r3,zero
 400715c:	01000084 	movi	r4,2
 4007160:	2421c83a 	sub	r16,r4,r16
 4007164:	98c00615 	stw	r3,24(r19)
 4007168:	9c000415 	stw	r16,16(r19)
 400716c:	88001f1e 	bne	r17,zero,40071ec <__d2b+0x108>
 4007170:	10bef384 	addi	r2,r2,-1074
 4007174:	90800015 	stw	r2,0(r18)
 4007178:	00900034 	movhi	r2,16384
 400717c:	10bfffc4 	addi	r2,r2,-1
 4007180:	8085883a 	add	r2,r16,r2
 4007184:	1085883a 	add	r2,r2,r2
 4007188:	1085883a 	add	r2,r2,r2
 400718c:	9885883a 	add	r2,r19,r2
 4007190:	11000517 	ldw	r4,20(r2)
 4007194:	8020917a 	slli	r16,r16,5
 4007198:	40067440 	call	4006744 <__hi0bits>
 400719c:	d8c00817 	ldw	r3,32(sp)
 40071a0:	8085c83a 	sub	r2,r16,r2
 40071a4:	18800015 	stw	r2,0(r3)
 40071a8:	9805883a 	mov	r2,r19
 40071ac:	dfc00717 	ldw	ra,28(sp)
 40071b0:	dd000617 	ldw	r20,24(sp)
 40071b4:	dcc00517 	ldw	r19,20(sp)
 40071b8:	dc800417 	ldw	r18,16(sp)
 40071bc:	dc400317 	ldw	r17,12(sp)
 40071c0:	dc000217 	ldw	r16,8(sp)
 40071c4:	dec00804 	addi	sp,sp,32
 40071c8:	f800283a 	ret
 40071cc:	d809883a 	mov	r4,sp
 40071d0:	40067ac0 	call	40067ac <__lo0bits>
 40071d4:	d8c00017 	ldw	r3,0(sp)
 40071d8:	04000044 	movi	r16,1
 40071dc:	9c000415 	stw	r16,16(r19)
 40071e0:	98c00515 	stw	r3,20(r19)
 40071e4:	10800804 	addi	r2,r2,32
 40071e8:	883fe126 	beq	r17,zero,4007170 <__alt_mem_SRAM+0xfbfe7170>
 40071ec:	00c00d44 	movi	r3,53
 40071f0:	8c7ef344 	addi	r17,r17,-1075
 40071f4:	88a3883a 	add	r17,r17,r2
 40071f8:	1885c83a 	sub	r2,r3,r2
 40071fc:	d8c00817 	ldw	r3,32(sp)
 4007200:	94400015 	stw	r17,0(r18)
 4007204:	18800015 	stw	r2,0(r3)
 4007208:	003fe706 	br	40071a8 <__alt_mem_SRAM+0xfbfe71a8>
 400720c:	01000804 	movi	r4,32
 4007210:	2089c83a 	sub	r4,r4,r2
 4007214:	1908983a 	sll	r4,r3,r4
 4007218:	d9400117 	ldw	r5,4(sp)
 400721c:	1886d83a 	srl	r3,r3,r2
 4007220:	2148b03a 	or	r4,r4,r5
 4007224:	99000515 	stw	r4,20(r19)
 4007228:	d8c00015 	stw	r3,0(sp)
 400722c:	003fca06 	br	4007158 <__alt_mem_SRAM+0xfbfe7158>

04007230 <__ratio>:
 4007230:	defff904 	addi	sp,sp,-28
 4007234:	dc400315 	stw	r17,12(sp)
 4007238:	2823883a 	mov	r17,r5
 400723c:	d9400104 	addi	r5,sp,4
 4007240:	dfc00615 	stw	ra,24(sp)
 4007244:	dcc00515 	stw	r19,20(sp)
 4007248:	dc800415 	stw	r18,16(sp)
 400724c:	2027883a 	mov	r19,r4
 4007250:	dc000215 	stw	r16,8(sp)
 4007254:	4006fd80 	call	4006fd8 <__b2d>
 4007258:	d80b883a 	mov	r5,sp
 400725c:	8809883a 	mov	r4,r17
 4007260:	1025883a 	mov	r18,r2
 4007264:	1821883a 	mov	r16,r3
 4007268:	4006fd80 	call	4006fd8 <__b2d>
 400726c:	8a000417 	ldw	r8,16(r17)
 4007270:	99000417 	ldw	r4,16(r19)
 4007274:	d9400117 	ldw	r5,4(sp)
 4007278:	2209c83a 	sub	r4,r4,r8
 400727c:	2010917a 	slli	r8,r4,5
 4007280:	d9000017 	ldw	r4,0(sp)
 4007284:	2909c83a 	sub	r4,r5,r4
 4007288:	4109883a 	add	r4,r8,r4
 400728c:	01000e0e 	bge	zero,r4,40072c8 <__ratio+0x98>
 4007290:	2008953a 	slli	r4,r4,20
 4007294:	2421883a 	add	r16,r4,r16
 4007298:	100d883a 	mov	r6,r2
 400729c:	180f883a 	mov	r7,r3
 40072a0:	9009883a 	mov	r4,r18
 40072a4:	800b883a 	mov	r5,r16
 40072a8:	400b11c0 	call	400b11c <__divdf3>
 40072ac:	dfc00617 	ldw	ra,24(sp)
 40072b0:	dcc00517 	ldw	r19,20(sp)
 40072b4:	dc800417 	ldw	r18,16(sp)
 40072b8:	dc400317 	ldw	r17,12(sp)
 40072bc:	dc000217 	ldw	r16,8(sp)
 40072c0:	dec00704 	addi	sp,sp,28
 40072c4:	f800283a 	ret
 40072c8:	2008953a 	slli	r4,r4,20
 40072cc:	1907c83a 	sub	r3,r3,r4
 40072d0:	003ff106 	br	4007298 <__alt_mem_SRAM+0xfbfe7298>

040072d4 <_mprec_log10>:
 40072d4:	defffe04 	addi	sp,sp,-8
 40072d8:	dc000015 	stw	r16,0(sp)
 40072dc:	dfc00115 	stw	ra,4(sp)
 40072e0:	008005c4 	movi	r2,23
 40072e4:	2021883a 	mov	r16,r4
 40072e8:	11000d0e 	bge	r2,r4,4007320 <_mprec_log10+0x4c>
 40072ec:	0005883a 	mov	r2,zero
 40072f0:	00cffc34 	movhi	r3,16368
 40072f4:	843fffc4 	addi	r16,r16,-1
 40072f8:	000d883a 	mov	r6,zero
 40072fc:	01d00934 	movhi	r7,16420
 4007300:	1009883a 	mov	r4,r2
 4007304:	180b883a 	mov	r5,r3
 4007308:	400bc5c0 	call	400bc5c <__muldf3>
 400730c:	803ff91e 	bne	r16,zero,40072f4 <__alt_mem_SRAM+0xfbfe72f4>
 4007310:	dfc00117 	ldw	ra,4(sp)
 4007314:	dc000017 	ldw	r16,0(sp)
 4007318:	dec00204 	addi	sp,sp,8
 400731c:	f800283a 	ret
 4007320:	202090fa 	slli	r16,r4,3
 4007324:	00810074 	movhi	r2,1025
 4007328:	10831b04 	addi	r2,r2,3180
 400732c:	1421883a 	add	r16,r2,r16
 4007330:	80800017 	ldw	r2,0(r16)
 4007334:	80c00117 	ldw	r3,4(r16)
 4007338:	dfc00117 	ldw	ra,4(sp)
 400733c:	dc000017 	ldw	r16,0(sp)
 4007340:	dec00204 	addi	sp,sp,8
 4007344:	f800283a 	ret

04007348 <__copybits>:
 4007348:	297fffc4 	addi	r5,r5,-1
 400734c:	280fd17a 	srai	r7,r5,5
 4007350:	30c00417 	ldw	r3,16(r6)
 4007354:	30800504 	addi	r2,r6,20
 4007358:	39c00044 	addi	r7,r7,1
 400735c:	18c7883a 	add	r3,r3,r3
 4007360:	39cf883a 	add	r7,r7,r7
 4007364:	18c7883a 	add	r3,r3,r3
 4007368:	39cf883a 	add	r7,r7,r7
 400736c:	10c7883a 	add	r3,r2,r3
 4007370:	21cf883a 	add	r7,r4,r7
 4007374:	10c00d2e 	bgeu	r2,r3,40073ac <__copybits+0x64>
 4007378:	200b883a 	mov	r5,r4
 400737c:	12000017 	ldw	r8,0(r2)
 4007380:	29400104 	addi	r5,r5,4
 4007384:	10800104 	addi	r2,r2,4
 4007388:	2a3fff15 	stw	r8,-4(r5)
 400738c:	10fffb36 	bltu	r2,r3,400737c <__alt_mem_SRAM+0xfbfe737c>
 4007390:	1985c83a 	sub	r2,r3,r6
 4007394:	10bffac4 	addi	r2,r2,-21
 4007398:	1004d0ba 	srli	r2,r2,2
 400739c:	10800044 	addi	r2,r2,1
 40073a0:	1085883a 	add	r2,r2,r2
 40073a4:	1085883a 	add	r2,r2,r2
 40073a8:	2089883a 	add	r4,r4,r2
 40073ac:	21c0032e 	bgeu	r4,r7,40073bc <__copybits+0x74>
 40073b0:	20000015 	stw	zero,0(r4)
 40073b4:	21000104 	addi	r4,r4,4
 40073b8:	21fffd36 	bltu	r4,r7,40073b0 <__alt_mem_SRAM+0xfbfe73b0>
 40073bc:	f800283a 	ret

040073c0 <__any_on>:
 40073c0:	20c00417 	ldw	r3,16(r4)
 40073c4:	2805d17a 	srai	r2,r5,5
 40073c8:	21000504 	addi	r4,r4,20
 40073cc:	18800d0e 	bge	r3,r2,4007404 <__any_on+0x44>
 40073d0:	18c7883a 	add	r3,r3,r3
 40073d4:	18c7883a 	add	r3,r3,r3
 40073d8:	20c7883a 	add	r3,r4,r3
 40073dc:	20c0192e 	bgeu	r4,r3,4007444 <__any_on+0x84>
 40073e0:	18bfff17 	ldw	r2,-4(r3)
 40073e4:	18ffff04 	addi	r3,r3,-4
 40073e8:	1000041e 	bne	r2,zero,40073fc <__any_on+0x3c>
 40073ec:	20c0142e 	bgeu	r4,r3,4007440 <__any_on+0x80>
 40073f0:	18ffff04 	addi	r3,r3,-4
 40073f4:	19400017 	ldw	r5,0(r3)
 40073f8:	283ffc26 	beq	r5,zero,40073ec <__alt_mem_SRAM+0xfbfe73ec>
 40073fc:	00800044 	movi	r2,1
 4007400:	f800283a 	ret
 4007404:	10c00a0e 	bge	r2,r3,4007430 <__any_on+0x70>
 4007408:	1085883a 	add	r2,r2,r2
 400740c:	1085883a 	add	r2,r2,r2
 4007410:	294007cc 	andi	r5,r5,31
 4007414:	2087883a 	add	r3,r4,r2
 4007418:	283ff026 	beq	r5,zero,40073dc <__alt_mem_SRAM+0xfbfe73dc>
 400741c:	19800017 	ldw	r6,0(r3)
 4007420:	3144d83a 	srl	r2,r6,r5
 4007424:	114a983a 	sll	r5,r2,r5
 4007428:	317ff41e 	bne	r6,r5,40073fc <__alt_mem_SRAM+0xfbfe73fc>
 400742c:	003feb06 	br	40073dc <__alt_mem_SRAM+0xfbfe73dc>
 4007430:	1085883a 	add	r2,r2,r2
 4007434:	1085883a 	add	r2,r2,r2
 4007438:	2087883a 	add	r3,r4,r2
 400743c:	003fe706 	br	40073dc <__alt_mem_SRAM+0xfbfe73dc>
 4007440:	f800283a 	ret
 4007444:	0005883a 	mov	r2,zero
 4007448:	f800283a 	ret

0400744c <_realloc_r>:
 400744c:	defff604 	addi	sp,sp,-40
 4007450:	dc800215 	stw	r18,8(sp)
 4007454:	dfc00915 	stw	ra,36(sp)
 4007458:	df000815 	stw	fp,32(sp)
 400745c:	ddc00715 	stw	r23,28(sp)
 4007460:	dd800615 	stw	r22,24(sp)
 4007464:	dd400515 	stw	r21,20(sp)
 4007468:	dd000415 	stw	r20,16(sp)
 400746c:	dcc00315 	stw	r19,12(sp)
 4007470:	dc400115 	stw	r17,4(sp)
 4007474:	dc000015 	stw	r16,0(sp)
 4007478:	3025883a 	mov	r18,r6
 400747c:	2800b726 	beq	r5,zero,400775c <_realloc_r+0x310>
 4007480:	282b883a 	mov	r21,r5
 4007484:	2029883a 	mov	r20,r4
 4007488:	400d6f40 	call	400d6f4 <__malloc_lock>
 400748c:	a8bfff17 	ldw	r2,-4(r21)
 4007490:	043fff04 	movi	r16,-4
 4007494:	90c002c4 	addi	r3,r18,11
 4007498:	01000584 	movi	r4,22
 400749c:	acfffe04 	addi	r19,r21,-8
 40074a0:	1420703a 	and	r16,r2,r16
 40074a4:	20c0332e 	bgeu	r4,r3,4007574 <_realloc_r+0x128>
 40074a8:	047ffe04 	movi	r17,-8
 40074ac:	1c62703a 	and	r17,r3,r17
 40074b0:	8807883a 	mov	r3,r17
 40074b4:	88005816 	blt	r17,zero,4007618 <_realloc_r+0x1cc>
 40074b8:	8c805736 	bltu	r17,r18,4007618 <_realloc_r+0x1cc>
 40074bc:	80c0300e 	bge	r16,r3,4007580 <_realloc_r+0x134>
 40074c0:	07010074 	movhi	fp,1025
 40074c4:	e704ed04 	addi	fp,fp,5044
 40074c8:	e1c00217 	ldw	r7,8(fp)
 40074cc:	9c09883a 	add	r4,r19,r16
 40074d0:	22000117 	ldw	r8,4(r4)
 40074d4:	21c06326 	beq	r4,r7,4007664 <_realloc_r+0x218>
 40074d8:	017fff84 	movi	r5,-2
 40074dc:	414a703a 	and	r5,r8,r5
 40074e0:	214b883a 	add	r5,r4,r5
 40074e4:	29800117 	ldw	r6,4(r5)
 40074e8:	3180004c 	andi	r6,r6,1
 40074ec:	30003f26 	beq	r6,zero,40075ec <_realloc_r+0x1a0>
 40074f0:	1080004c 	andi	r2,r2,1
 40074f4:	10008326 	beq	r2,zero,4007704 <_realloc_r+0x2b8>
 40074f8:	900b883a 	mov	r5,r18
 40074fc:	a009883a 	mov	r4,r20
 4007500:	40057940 	call	4005794 <_malloc_r>
 4007504:	1025883a 	mov	r18,r2
 4007508:	10011e26 	beq	r2,zero,4007984 <_realloc_r+0x538>
 400750c:	a93fff17 	ldw	r4,-4(r21)
 4007510:	10fffe04 	addi	r3,r2,-8
 4007514:	00bfff84 	movi	r2,-2
 4007518:	2084703a 	and	r2,r4,r2
 400751c:	9885883a 	add	r2,r19,r2
 4007520:	1880ee26 	beq	r3,r2,40078dc <_realloc_r+0x490>
 4007524:	81bfff04 	addi	r6,r16,-4
 4007528:	00800904 	movi	r2,36
 400752c:	1180b836 	bltu	r2,r6,4007810 <_realloc_r+0x3c4>
 4007530:	00c004c4 	movi	r3,19
 4007534:	19809636 	bltu	r3,r6,4007790 <_realloc_r+0x344>
 4007538:	9005883a 	mov	r2,r18
 400753c:	a807883a 	mov	r3,r21
 4007540:	19000017 	ldw	r4,0(r3)
 4007544:	11000015 	stw	r4,0(r2)
 4007548:	19000117 	ldw	r4,4(r3)
 400754c:	11000115 	stw	r4,4(r2)
 4007550:	18c00217 	ldw	r3,8(r3)
 4007554:	10c00215 	stw	r3,8(r2)
 4007558:	a80b883a 	mov	r5,r21
 400755c:	a009883a 	mov	r4,r20
 4007560:	4004ba80 	call	4004ba8 <_free_r>
 4007564:	a009883a 	mov	r4,r20
 4007568:	400d7180 	call	400d718 <__malloc_unlock>
 400756c:	9005883a 	mov	r2,r18
 4007570:	00001206 	br	40075bc <_realloc_r+0x170>
 4007574:	00c00404 	movi	r3,16
 4007578:	1823883a 	mov	r17,r3
 400757c:	003fce06 	br	40074b8 <__alt_mem_SRAM+0xfbfe74b8>
 4007580:	a825883a 	mov	r18,r21
 4007584:	8445c83a 	sub	r2,r16,r17
 4007588:	00c003c4 	movi	r3,15
 400758c:	18802636 	bltu	r3,r2,4007628 <_realloc_r+0x1dc>
 4007590:	99800117 	ldw	r6,4(r19)
 4007594:	9c07883a 	add	r3,r19,r16
 4007598:	3180004c 	andi	r6,r6,1
 400759c:	3420b03a 	or	r16,r6,r16
 40075a0:	9c000115 	stw	r16,4(r19)
 40075a4:	18800117 	ldw	r2,4(r3)
 40075a8:	10800054 	ori	r2,r2,1
 40075ac:	18800115 	stw	r2,4(r3)
 40075b0:	a009883a 	mov	r4,r20
 40075b4:	400d7180 	call	400d718 <__malloc_unlock>
 40075b8:	9005883a 	mov	r2,r18
 40075bc:	dfc00917 	ldw	ra,36(sp)
 40075c0:	df000817 	ldw	fp,32(sp)
 40075c4:	ddc00717 	ldw	r23,28(sp)
 40075c8:	dd800617 	ldw	r22,24(sp)
 40075cc:	dd400517 	ldw	r21,20(sp)
 40075d0:	dd000417 	ldw	r20,16(sp)
 40075d4:	dcc00317 	ldw	r19,12(sp)
 40075d8:	dc800217 	ldw	r18,8(sp)
 40075dc:	dc400117 	ldw	r17,4(sp)
 40075e0:	dc000017 	ldw	r16,0(sp)
 40075e4:	dec00a04 	addi	sp,sp,40
 40075e8:	f800283a 	ret
 40075ec:	017fff04 	movi	r5,-4
 40075f0:	414a703a 	and	r5,r8,r5
 40075f4:	814d883a 	add	r6,r16,r5
 40075f8:	30c01f16 	blt	r6,r3,4007678 <_realloc_r+0x22c>
 40075fc:	20800317 	ldw	r2,12(r4)
 4007600:	20c00217 	ldw	r3,8(r4)
 4007604:	a825883a 	mov	r18,r21
 4007608:	3021883a 	mov	r16,r6
 400760c:	18800315 	stw	r2,12(r3)
 4007610:	10c00215 	stw	r3,8(r2)
 4007614:	003fdb06 	br	4007584 <__alt_mem_SRAM+0xfbfe7584>
 4007618:	00800304 	movi	r2,12
 400761c:	a0800015 	stw	r2,0(r20)
 4007620:	0005883a 	mov	r2,zero
 4007624:	003fe506 	br	40075bc <__alt_mem_SRAM+0xfbfe75bc>
 4007628:	98c00117 	ldw	r3,4(r19)
 400762c:	9c4b883a 	add	r5,r19,r17
 4007630:	11000054 	ori	r4,r2,1
 4007634:	18c0004c 	andi	r3,r3,1
 4007638:	1c62b03a 	or	r17,r3,r17
 400763c:	9c400115 	stw	r17,4(r19)
 4007640:	29000115 	stw	r4,4(r5)
 4007644:	2885883a 	add	r2,r5,r2
 4007648:	10c00117 	ldw	r3,4(r2)
 400764c:	29400204 	addi	r5,r5,8
 4007650:	a009883a 	mov	r4,r20
 4007654:	18c00054 	ori	r3,r3,1
 4007658:	10c00115 	stw	r3,4(r2)
 400765c:	4004ba80 	call	4004ba8 <_free_r>
 4007660:	003fd306 	br	40075b0 <__alt_mem_SRAM+0xfbfe75b0>
 4007664:	017fff04 	movi	r5,-4
 4007668:	414a703a 	and	r5,r8,r5
 400766c:	89800404 	addi	r6,r17,16
 4007670:	8151883a 	add	r8,r16,r5
 4007674:	4180590e 	bge	r8,r6,40077dc <_realloc_r+0x390>
 4007678:	1080004c 	andi	r2,r2,1
 400767c:	103f9e1e 	bne	r2,zero,40074f8 <__alt_mem_SRAM+0xfbfe74f8>
 4007680:	adbffe17 	ldw	r22,-8(r21)
 4007684:	00bfff04 	movi	r2,-4
 4007688:	9dadc83a 	sub	r22,r19,r22
 400768c:	b1800117 	ldw	r6,4(r22)
 4007690:	3084703a 	and	r2,r6,r2
 4007694:	20002026 	beq	r4,zero,4007718 <_realloc_r+0x2cc>
 4007698:	80af883a 	add	r23,r16,r2
 400769c:	b96f883a 	add	r23,r23,r5
 40076a0:	21c05f26 	beq	r4,r7,4007820 <_realloc_r+0x3d4>
 40076a4:	b8c01c16 	blt	r23,r3,4007718 <_realloc_r+0x2cc>
 40076a8:	20800317 	ldw	r2,12(r4)
 40076ac:	20c00217 	ldw	r3,8(r4)
 40076b0:	81bfff04 	addi	r6,r16,-4
 40076b4:	01000904 	movi	r4,36
 40076b8:	18800315 	stw	r2,12(r3)
 40076bc:	10c00215 	stw	r3,8(r2)
 40076c0:	b0c00217 	ldw	r3,8(r22)
 40076c4:	b0800317 	ldw	r2,12(r22)
 40076c8:	b4800204 	addi	r18,r22,8
 40076cc:	18800315 	stw	r2,12(r3)
 40076d0:	10c00215 	stw	r3,8(r2)
 40076d4:	21801b36 	bltu	r4,r6,4007744 <_realloc_r+0x2f8>
 40076d8:	008004c4 	movi	r2,19
 40076dc:	1180352e 	bgeu	r2,r6,40077b4 <_realloc_r+0x368>
 40076e0:	a8800017 	ldw	r2,0(r21)
 40076e4:	b0800215 	stw	r2,8(r22)
 40076e8:	a8800117 	ldw	r2,4(r21)
 40076ec:	b0800315 	stw	r2,12(r22)
 40076f0:	008006c4 	movi	r2,27
 40076f4:	11807f36 	bltu	r2,r6,40078f4 <_realloc_r+0x4a8>
 40076f8:	b0800404 	addi	r2,r22,16
 40076fc:	ad400204 	addi	r21,r21,8
 4007700:	00002d06 	br	40077b8 <_realloc_r+0x36c>
 4007704:	adbffe17 	ldw	r22,-8(r21)
 4007708:	00bfff04 	movi	r2,-4
 400770c:	9dadc83a 	sub	r22,r19,r22
 4007710:	b1000117 	ldw	r4,4(r22)
 4007714:	2084703a 	and	r2,r4,r2
 4007718:	b03f7726 	beq	r22,zero,40074f8 <__alt_mem_SRAM+0xfbfe74f8>
 400771c:	80af883a 	add	r23,r16,r2
 4007720:	b8ff7516 	blt	r23,r3,40074f8 <__alt_mem_SRAM+0xfbfe74f8>
 4007724:	b0800317 	ldw	r2,12(r22)
 4007728:	b0c00217 	ldw	r3,8(r22)
 400772c:	81bfff04 	addi	r6,r16,-4
 4007730:	01000904 	movi	r4,36
 4007734:	18800315 	stw	r2,12(r3)
 4007738:	10c00215 	stw	r3,8(r2)
 400773c:	b4800204 	addi	r18,r22,8
 4007740:	21bfe52e 	bgeu	r4,r6,40076d8 <__alt_mem_SRAM+0xfbfe76d8>
 4007744:	a80b883a 	mov	r5,r21
 4007748:	9009883a 	mov	r4,r18
 400774c:	40061cc0 	call	40061cc <memmove>
 4007750:	b821883a 	mov	r16,r23
 4007754:	b027883a 	mov	r19,r22
 4007758:	003f8a06 	br	4007584 <__alt_mem_SRAM+0xfbfe7584>
 400775c:	300b883a 	mov	r5,r6
 4007760:	dfc00917 	ldw	ra,36(sp)
 4007764:	df000817 	ldw	fp,32(sp)
 4007768:	ddc00717 	ldw	r23,28(sp)
 400776c:	dd800617 	ldw	r22,24(sp)
 4007770:	dd400517 	ldw	r21,20(sp)
 4007774:	dd000417 	ldw	r20,16(sp)
 4007778:	dcc00317 	ldw	r19,12(sp)
 400777c:	dc800217 	ldw	r18,8(sp)
 4007780:	dc400117 	ldw	r17,4(sp)
 4007784:	dc000017 	ldw	r16,0(sp)
 4007788:	dec00a04 	addi	sp,sp,40
 400778c:	40057941 	jmpi	4005794 <_malloc_r>
 4007790:	a8c00017 	ldw	r3,0(r21)
 4007794:	90c00015 	stw	r3,0(r18)
 4007798:	a8c00117 	ldw	r3,4(r21)
 400779c:	90c00115 	stw	r3,4(r18)
 40077a0:	00c006c4 	movi	r3,27
 40077a4:	19804536 	bltu	r3,r6,40078bc <_realloc_r+0x470>
 40077a8:	90800204 	addi	r2,r18,8
 40077ac:	a8c00204 	addi	r3,r21,8
 40077b0:	003f6306 	br	4007540 <__alt_mem_SRAM+0xfbfe7540>
 40077b4:	9005883a 	mov	r2,r18
 40077b8:	a8c00017 	ldw	r3,0(r21)
 40077bc:	b821883a 	mov	r16,r23
 40077c0:	b027883a 	mov	r19,r22
 40077c4:	10c00015 	stw	r3,0(r2)
 40077c8:	a8c00117 	ldw	r3,4(r21)
 40077cc:	10c00115 	stw	r3,4(r2)
 40077d0:	a8c00217 	ldw	r3,8(r21)
 40077d4:	10c00215 	stw	r3,8(r2)
 40077d8:	003f6a06 	br	4007584 <__alt_mem_SRAM+0xfbfe7584>
 40077dc:	9c67883a 	add	r19,r19,r17
 40077e0:	4445c83a 	sub	r2,r8,r17
 40077e4:	e4c00215 	stw	r19,8(fp)
 40077e8:	10800054 	ori	r2,r2,1
 40077ec:	98800115 	stw	r2,4(r19)
 40077f0:	a8bfff17 	ldw	r2,-4(r21)
 40077f4:	a009883a 	mov	r4,r20
 40077f8:	1080004c 	andi	r2,r2,1
 40077fc:	1462b03a 	or	r17,r2,r17
 4007800:	ac7fff15 	stw	r17,-4(r21)
 4007804:	400d7180 	call	400d718 <__malloc_unlock>
 4007808:	a805883a 	mov	r2,r21
 400780c:	003f6b06 	br	40075bc <__alt_mem_SRAM+0xfbfe75bc>
 4007810:	a80b883a 	mov	r5,r21
 4007814:	9009883a 	mov	r4,r18
 4007818:	40061cc0 	call	40061cc <memmove>
 400781c:	003f4e06 	br	4007558 <__alt_mem_SRAM+0xfbfe7558>
 4007820:	89000404 	addi	r4,r17,16
 4007824:	b93fbc16 	blt	r23,r4,4007718 <__alt_mem_SRAM+0xfbfe7718>
 4007828:	b0800317 	ldw	r2,12(r22)
 400782c:	b0c00217 	ldw	r3,8(r22)
 4007830:	81bfff04 	addi	r6,r16,-4
 4007834:	01000904 	movi	r4,36
 4007838:	18800315 	stw	r2,12(r3)
 400783c:	10c00215 	stw	r3,8(r2)
 4007840:	b4800204 	addi	r18,r22,8
 4007844:	21804336 	bltu	r4,r6,4007954 <_realloc_r+0x508>
 4007848:	008004c4 	movi	r2,19
 400784c:	11803f2e 	bgeu	r2,r6,400794c <_realloc_r+0x500>
 4007850:	a8800017 	ldw	r2,0(r21)
 4007854:	b0800215 	stw	r2,8(r22)
 4007858:	a8800117 	ldw	r2,4(r21)
 400785c:	b0800315 	stw	r2,12(r22)
 4007860:	008006c4 	movi	r2,27
 4007864:	11803f36 	bltu	r2,r6,4007964 <_realloc_r+0x518>
 4007868:	b0800404 	addi	r2,r22,16
 400786c:	ad400204 	addi	r21,r21,8
 4007870:	a8c00017 	ldw	r3,0(r21)
 4007874:	10c00015 	stw	r3,0(r2)
 4007878:	a8c00117 	ldw	r3,4(r21)
 400787c:	10c00115 	stw	r3,4(r2)
 4007880:	a8c00217 	ldw	r3,8(r21)
 4007884:	10c00215 	stw	r3,8(r2)
 4007888:	b447883a 	add	r3,r22,r17
 400788c:	bc45c83a 	sub	r2,r23,r17
 4007890:	e0c00215 	stw	r3,8(fp)
 4007894:	10800054 	ori	r2,r2,1
 4007898:	18800115 	stw	r2,4(r3)
 400789c:	b0800117 	ldw	r2,4(r22)
 40078a0:	a009883a 	mov	r4,r20
 40078a4:	1080004c 	andi	r2,r2,1
 40078a8:	1462b03a 	or	r17,r2,r17
 40078ac:	b4400115 	stw	r17,4(r22)
 40078b0:	400d7180 	call	400d718 <__malloc_unlock>
 40078b4:	9005883a 	mov	r2,r18
 40078b8:	003f4006 	br	40075bc <__alt_mem_SRAM+0xfbfe75bc>
 40078bc:	a8c00217 	ldw	r3,8(r21)
 40078c0:	90c00215 	stw	r3,8(r18)
 40078c4:	a8c00317 	ldw	r3,12(r21)
 40078c8:	90c00315 	stw	r3,12(r18)
 40078cc:	30801126 	beq	r6,r2,4007914 <_realloc_r+0x4c8>
 40078d0:	90800404 	addi	r2,r18,16
 40078d4:	a8c00404 	addi	r3,r21,16
 40078d8:	003f1906 	br	4007540 <__alt_mem_SRAM+0xfbfe7540>
 40078dc:	90ffff17 	ldw	r3,-4(r18)
 40078e0:	00bfff04 	movi	r2,-4
 40078e4:	a825883a 	mov	r18,r21
 40078e8:	1884703a 	and	r2,r3,r2
 40078ec:	80a1883a 	add	r16,r16,r2
 40078f0:	003f2406 	br	4007584 <__alt_mem_SRAM+0xfbfe7584>
 40078f4:	a8800217 	ldw	r2,8(r21)
 40078f8:	b0800415 	stw	r2,16(r22)
 40078fc:	a8800317 	ldw	r2,12(r21)
 4007900:	b0800515 	stw	r2,20(r22)
 4007904:	31000a26 	beq	r6,r4,4007930 <_realloc_r+0x4e4>
 4007908:	b0800604 	addi	r2,r22,24
 400790c:	ad400404 	addi	r21,r21,16
 4007910:	003fa906 	br	40077b8 <__alt_mem_SRAM+0xfbfe77b8>
 4007914:	a9000417 	ldw	r4,16(r21)
 4007918:	90800604 	addi	r2,r18,24
 400791c:	a8c00604 	addi	r3,r21,24
 4007920:	91000415 	stw	r4,16(r18)
 4007924:	a9000517 	ldw	r4,20(r21)
 4007928:	91000515 	stw	r4,20(r18)
 400792c:	003f0406 	br	4007540 <__alt_mem_SRAM+0xfbfe7540>
 4007930:	a8c00417 	ldw	r3,16(r21)
 4007934:	ad400604 	addi	r21,r21,24
 4007938:	b0800804 	addi	r2,r22,32
 400793c:	b0c00615 	stw	r3,24(r22)
 4007940:	a8ffff17 	ldw	r3,-4(r21)
 4007944:	b0c00715 	stw	r3,28(r22)
 4007948:	003f9b06 	br	40077b8 <__alt_mem_SRAM+0xfbfe77b8>
 400794c:	9005883a 	mov	r2,r18
 4007950:	003fc706 	br	4007870 <__alt_mem_SRAM+0xfbfe7870>
 4007954:	a80b883a 	mov	r5,r21
 4007958:	9009883a 	mov	r4,r18
 400795c:	40061cc0 	call	40061cc <memmove>
 4007960:	003fc906 	br	4007888 <__alt_mem_SRAM+0xfbfe7888>
 4007964:	a8800217 	ldw	r2,8(r21)
 4007968:	b0800415 	stw	r2,16(r22)
 400796c:	a8800317 	ldw	r2,12(r21)
 4007970:	b0800515 	stw	r2,20(r22)
 4007974:	31000726 	beq	r6,r4,4007994 <_realloc_r+0x548>
 4007978:	b0800604 	addi	r2,r22,24
 400797c:	ad400404 	addi	r21,r21,16
 4007980:	003fbb06 	br	4007870 <__alt_mem_SRAM+0xfbfe7870>
 4007984:	a009883a 	mov	r4,r20
 4007988:	400d7180 	call	400d718 <__malloc_unlock>
 400798c:	0005883a 	mov	r2,zero
 4007990:	003f0a06 	br	40075bc <__alt_mem_SRAM+0xfbfe75bc>
 4007994:	a8c00417 	ldw	r3,16(r21)
 4007998:	ad400604 	addi	r21,r21,24
 400799c:	b0800804 	addi	r2,r22,32
 40079a0:	b0c00615 	stw	r3,24(r22)
 40079a4:	a8ffff17 	ldw	r3,-4(r21)
 40079a8:	b0c00715 	stw	r3,28(r22)
 40079ac:	003fb006 	br	4007870 <__alt_mem_SRAM+0xfbfe7870>

040079b0 <__fpclassifyd>:
 40079b0:	00a00034 	movhi	r2,32768
 40079b4:	10bfffc4 	addi	r2,r2,-1
 40079b8:	2884703a 	and	r2,r5,r2
 40079bc:	10000726 	beq	r2,zero,40079dc <__fpclassifyd+0x2c>
 40079c0:	00fffc34 	movhi	r3,65520
 40079c4:	019ff834 	movhi	r6,32736
 40079c8:	28c7883a 	add	r3,r5,r3
 40079cc:	31bfffc4 	addi	r6,r6,-1
 40079d0:	30c00536 	bltu	r6,r3,40079e8 <__fpclassifyd+0x38>
 40079d4:	00800104 	movi	r2,4
 40079d8:	f800283a 	ret
 40079dc:	2000021e 	bne	r4,zero,40079e8 <__fpclassifyd+0x38>
 40079e0:	00800084 	movi	r2,2
 40079e4:	f800283a 	ret
 40079e8:	00dffc34 	movhi	r3,32752
 40079ec:	019ff834 	movhi	r6,32736
 40079f0:	28cb883a 	add	r5,r5,r3
 40079f4:	31bfffc4 	addi	r6,r6,-1
 40079f8:	317ff62e 	bgeu	r6,r5,40079d4 <__alt_mem_SRAM+0xfbfe79d4>
 40079fc:	01400434 	movhi	r5,16
 4007a00:	297fffc4 	addi	r5,r5,-1
 4007a04:	28800236 	bltu	r5,r2,4007a10 <__fpclassifyd+0x60>
 4007a08:	008000c4 	movi	r2,3
 4007a0c:	f800283a 	ret
 4007a10:	10c00226 	beq	r2,r3,4007a1c <__fpclassifyd+0x6c>
 4007a14:	0005883a 	mov	r2,zero
 4007a18:	f800283a 	ret
 4007a1c:	2005003a 	cmpeq	r2,r4,zero
 4007a20:	f800283a 	ret

04007a24 <_sbrk_r>:
 4007a24:	defffd04 	addi	sp,sp,-12
 4007a28:	dc000015 	stw	r16,0(sp)
 4007a2c:	04010074 	movhi	r16,1025
 4007a30:	dc400115 	stw	r17,4(sp)
 4007a34:	84119e04 	addi	r16,r16,18040
 4007a38:	2023883a 	mov	r17,r4
 4007a3c:	2809883a 	mov	r4,r5
 4007a40:	dfc00215 	stw	ra,8(sp)
 4007a44:	80000015 	stw	zero,0(r16)
 4007a48:	400d8d80 	call	400d8d8 <sbrk>
 4007a4c:	00ffffc4 	movi	r3,-1
 4007a50:	10c00526 	beq	r2,r3,4007a68 <_sbrk_r+0x44>
 4007a54:	dfc00217 	ldw	ra,8(sp)
 4007a58:	dc400117 	ldw	r17,4(sp)
 4007a5c:	dc000017 	ldw	r16,0(sp)
 4007a60:	dec00304 	addi	sp,sp,12
 4007a64:	f800283a 	ret
 4007a68:	80c00017 	ldw	r3,0(r16)
 4007a6c:	183ff926 	beq	r3,zero,4007a54 <__alt_mem_SRAM+0xfbfe7a54>
 4007a70:	88c00015 	stw	r3,0(r17)
 4007a74:	003ff706 	br	4007a54 <__alt_mem_SRAM+0xfbfe7a54>

04007a78 <__sread>:
 4007a78:	defffe04 	addi	sp,sp,-8
 4007a7c:	dc000015 	stw	r16,0(sp)
 4007a80:	2821883a 	mov	r16,r5
 4007a84:	2940038f 	ldh	r5,14(r5)
 4007a88:	dfc00115 	stw	ra,4(sp)
 4007a8c:	400986c0 	call	400986c <_read_r>
 4007a90:	10000716 	blt	r2,zero,4007ab0 <__sread+0x38>
 4007a94:	80c01417 	ldw	r3,80(r16)
 4007a98:	1887883a 	add	r3,r3,r2
 4007a9c:	80c01415 	stw	r3,80(r16)
 4007aa0:	dfc00117 	ldw	ra,4(sp)
 4007aa4:	dc000017 	ldw	r16,0(sp)
 4007aa8:	dec00204 	addi	sp,sp,8
 4007aac:	f800283a 	ret
 4007ab0:	80c0030b 	ldhu	r3,12(r16)
 4007ab4:	18fbffcc 	andi	r3,r3,61439
 4007ab8:	80c0030d 	sth	r3,12(r16)
 4007abc:	dfc00117 	ldw	ra,4(sp)
 4007ac0:	dc000017 	ldw	r16,0(sp)
 4007ac4:	dec00204 	addi	sp,sp,8
 4007ac8:	f800283a 	ret

04007acc <__seofread>:
 4007acc:	0005883a 	mov	r2,zero
 4007ad0:	f800283a 	ret

04007ad4 <__swrite>:
 4007ad4:	2880030b 	ldhu	r2,12(r5)
 4007ad8:	defffb04 	addi	sp,sp,-20
 4007adc:	dcc00315 	stw	r19,12(sp)
 4007ae0:	dc800215 	stw	r18,8(sp)
 4007ae4:	dc400115 	stw	r17,4(sp)
 4007ae8:	dc000015 	stw	r16,0(sp)
 4007aec:	dfc00415 	stw	ra,16(sp)
 4007af0:	10c0400c 	andi	r3,r2,256
 4007af4:	2821883a 	mov	r16,r5
 4007af8:	2023883a 	mov	r17,r4
 4007afc:	3025883a 	mov	r18,r6
 4007b00:	3827883a 	mov	r19,r7
 4007b04:	18000526 	beq	r3,zero,4007b1c <__swrite+0x48>
 4007b08:	2940038f 	ldh	r5,14(r5)
 4007b0c:	01c00084 	movi	r7,2
 4007b10:	000d883a 	mov	r6,zero
 4007b14:	400980c0 	call	400980c <_lseek_r>
 4007b18:	8080030b 	ldhu	r2,12(r16)
 4007b1c:	8140038f 	ldh	r5,14(r16)
 4007b20:	10bbffcc 	andi	r2,r2,61439
 4007b24:	980f883a 	mov	r7,r19
 4007b28:	900d883a 	mov	r6,r18
 4007b2c:	8809883a 	mov	r4,r17
 4007b30:	8080030d 	sth	r2,12(r16)
 4007b34:	dfc00417 	ldw	ra,16(sp)
 4007b38:	dcc00317 	ldw	r19,12(sp)
 4007b3c:	dc800217 	ldw	r18,8(sp)
 4007b40:	dc400117 	ldw	r17,4(sp)
 4007b44:	dc000017 	ldw	r16,0(sp)
 4007b48:	dec00504 	addi	sp,sp,20
 4007b4c:	40092d81 	jmpi	40092d8 <_write_r>

04007b50 <__sseek>:
 4007b50:	defffe04 	addi	sp,sp,-8
 4007b54:	dc000015 	stw	r16,0(sp)
 4007b58:	2821883a 	mov	r16,r5
 4007b5c:	2940038f 	ldh	r5,14(r5)
 4007b60:	dfc00115 	stw	ra,4(sp)
 4007b64:	400980c0 	call	400980c <_lseek_r>
 4007b68:	00ffffc4 	movi	r3,-1
 4007b6c:	10c00826 	beq	r2,r3,4007b90 <__sseek+0x40>
 4007b70:	80c0030b 	ldhu	r3,12(r16)
 4007b74:	80801415 	stw	r2,80(r16)
 4007b78:	18c40014 	ori	r3,r3,4096
 4007b7c:	80c0030d 	sth	r3,12(r16)
 4007b80:	dfc00117 	ldw	ra,4(sp)
 4007b84:	dc000017 	ldw	r16,0(sp)
 4007b88:	dec00204 	addi	sp,sp,8
 4007b8c:	f800283a 	ret
 4007b90:	80c0030b 	ldhu	r3,12(r16)
 4007b94:	18fbffcc 	andi	r3,r3,61439
 4007b98:	80c0030d 	sth	r3,12(r16)
 4007b9c:	dfc00117 	ldw	ra,4(sp)
 4007ba0:	dc000017 	ldw	r16,0(sp)
 4007ba4:	dec00204 	addi	sp,sp,8
 4007ba8:	f800283a 	ret

04007bac <__sclose>:
 4007bac:	2940038f 	ldh	r5,14(r5)
 4007bb0:	40093381 	jmpi	4009338 <_close_r>

04007bb4 <strcmp>:
 4007bb4:	2144b03a 	or	r2,r4,r5
 4007bb8:	108000cc 	andi	r2,r2,3
 4007bbc:	1000171e 	bne	r2,zero,4007c1c <strcmp+0x68>
 4007bc0:	20800017 	ldw	r2,0(r4)
 4007bc4:	28c00017 	ldw	r3,0(r5)
 4007bc8:	10c0141e 	bne	r2,r3,4007c1c <strcmp+0x68>
 4007bcc:	027fbff4 	movhi	r9,65279
 4007bd0:	4a7fbfc4 	addi	r9,r9,-257
 4007bd4:	0086303a 	nor	r3,zero,r2
 4007bd8:	02202074 	movhi	r8,32897
 4007bdc:	1245883a 	add	r2,r2,r9
 4007be0:	42202004 	addi	r8,r8,-32640
 4007be4:	10c4703a 	and	r2,r2,r3
 4007be8:	1204703a 	and	r2,r2,r8
 4007bec:	10000226 	beq	r2,zero,4007bf8 <strcmp+0x44>
 4007bf0:	00002306 	br	4007c80 <strcmp+0xcc>
 4007bf4:	1000221e 	bne	r2,zero,4007c80 <strcmp+0xcc>
 4007bf8:	21000104 	addi	r4,r4,4
 4007bfc:	20c00017 	ldw	r3,0(r4)
 4007c00:	29400104 	addi	r5,r5,4
 4007c04:	29800017 	ldw	r6,0(r5)
 4007c08:	1a4f883a 	add	r7,r3,r9
 4007c0c:	00c4303a 	nor	r2,zero,r3
 4007c10:	3884703a 	and	r2,r7,r2
 4007c14:	1204703a 	and	r2,r2,r8
 4007c18:	19bff626 	beq	r3,r6,4007bf4 <__alt_mem_SRAM+0xfbfe7bf4>
 4007c1c:	20800003 	ldbu	r2,0(r4)
 4007c20:	10c03fcc 	andi	r3,r2,255
 4007c24:	18c0201c 	xori	r3,r3,128
 4007c28:	18ffe004 	addi	r3,r3,-128
 4007c2c:	18000c26 	beq	r3,zero,4007c60 <strcmp+0xac>
 4007c30:	29800007 	ldb	r6,0(r5)
 4007c34:	19800326 	beq	r3,r6,4007c44 <strcmp+0x90>
 4007c38:	00001306 	br	4007c88 <strcmp+0xd4>
 4007c3c:	29800007 	ldb	r6,0(r5)
 4007c40:	11800b1e 	bne	r2,r6,4007c70 <strcmp+0xbc>
 4007c44:	21000044 	addi	r4,r4,1
 4007c48:	20c00003 	ldbu	r3,0(r4)
 4007c4c:	29400044 	addi	r5,r5,1
 4007c50:	18803fcc 	andi	r2,r3,255
 4007c54:	1080201c 	xori	r2,r2,128
 4007c58:	10bfe004 	addi	r2,r2,-128
 4007c5c:	103ff71e 	bne	r2,zero,4007c3c <__alt_mem_SRAM+0xfbfe7c3c>
 4007c60:	0007883a 	mov	r3,zero
 4007c64:	28800003 	ldbu	r2,0(r5)
 4007c68:	1885c83a 	sub	r2,r3,r2
 4007c6c:	f800283a 	ret
 4007c70:	28800003 	ldbu	r2,0(r5)
 4007c74:	18c03fcc 	andi	r3,r3,255
 4007c78:	1885c83a 	sub	r2,r3,r2
 4007c7c:	f800283a 	ret
 4007c80:	0005883a 	mov	r2,zero
 4007c84:	f800283a 	ret
 4007c88:	10c03fcc 	andi	r3,r2,255
 4007c8c:	003ff506 	br	4007c64 <__alt_mem_SRAM+0xfbfe7c64>

04007c90 <__sprint_r.part.0>:
 4007c90:	28801917 	ldw	r2,100(r5)
 4007c94:	defff604 	addi	sp,sp,-40
 4007c98:	dd400515 	stw	r21,20(sp)
 4007c9c:	dfc00915 	stw	ra,36(sp)
 4007ca0:	df000815 	stw	fp,32(sp)
 4007ca4:	ddc00715 	stw	r23,28(sp)
 4007ca8:	dd800615 	stw	r22,24(sp)
 4007cac:	dd000415 	stw	r20,16(sp)
 4007cb0:	dcc00315 	stw	r19,12(sp)
 4007cb4:	dc800215 	stw	r18,8(sp)
 4007cb8:	dc400115 	stw	r17,4(sp)
 4007cbc:	dc000015 	stw	r16,0(sp)
 4007cc0:	1088000c 	andi	r2,r2,8192
 4007cc4:	302b883a 	mov	r21,r6
 4007cc8:	10002e26 	beq	r2,zero,4007d84 <__sprint_r.part.0+0xf4>
 4007ccc:	30800217 	ldw	r2,8(r6)
 4007cd0:	35800017 	ldw	r22,0(r6)
 4007cd4:	10002926 	beq	r2,zero,4007d7c <__sprint_r.part.0+0xec>
 4007cd8:	2827883a 	mov	r19,r5
 4007cdc:	2029883a 	mov	r20,r4
 4007ce0:	b5c00104 	addi	r23,r22,4
 4007ce4:	04bfffc4 	movi	r18,-1
 4007ce8:	bc400017 	ldw	r17,0(r23)
 4007cec:	b4000017 	ldw	r16,0(r22)
 4007cf0:	0039883a 	mov	fp,zero
 4007cf4:	8822d0ba 	srli	r17,r17,2
 4007cf8:	8800031e 	bne	r17,zero,4007d08 <__sprint_r.part.0+0x78>
 4007cfc:	00001806 	br	4007d60 <__sprint_r.part.0+0xd0>
 4007d00:	84000104 	addi	r16,r16,4
 4007d04:	8f001526 	beq	r17,fp,4007d5c <__sprint_r.part.0+0xcc>
 4007d08:	81400017 	ldw	r5,0(r16)
 4007d0c:	980d883a 	mov	r6,r19
 4007d10:	a009883a 	mov	r4,r20
 4007d14:	40096b80 	call	40096b8 <_fputwc_r>
 4007d18:	e7000044 	addi	fp,fp,1
 4007d1c:	14bff81e 	bne	r2,r18,4007d00 <__alt_mem_SRAM+0xfbfe7d00>
 4007d20:	9005883a 	mov	r2,r18
 4007d24:	a8000215 	stw	zero,8(r21)
 4007d28:	a8000115 	stw	zero,4(r21)
 4007d2c:	dfc00917 	ldw	ra,36(sp)
 4007d30:	df000817 	ldw	fp,32(sp)
 4007d34:	ddc00717 	ldw	r23,28(sp)
 4007d38:	dd800617 	ldw	r22,24(sp)
 4007d3c:	dd400517 	ldw	r21,20(sp)
 4007d40:	dd000417 	ldw	r20,16(sp)
 4007d44:	dcc00317 	ldw	r19,12(sp)
 4007d48:	dc800217 	ldw	r18,8(sp)
 4007d4c:	dc400117 	ldw	r17,4(sp)
 4007d50:	dc000017 	ldw	r16,0(sp)
 4007d54:	dec00a04 	addi	sp,sp,40
 4007d58:	f800283a 	ret
 4007d5c:	a8800217 	ldw	r2,8(r21)
 4007d60:	8c63883a 	add	r17,r17,r17
 4007d64:	8c63883a 	add	r17,r17,r17
 4007d68:	1445c83a 	sub	r2,r2,r17
 4007d6c:	a8800215 	stw	r2,8(r21)
 4007d70:	b5800204 	addi	r22,r22,8
 4007d74:	bdc00204 	addi	r23,r23,8
 4007d78:	103fdb1e 	bne	r2,zero,4007ce8 <__alt_mem_SRAM+0xfbfe7ce8>
 4007d7c:	0005883a 	mov	r2,zero
 4007d80:	003fe806 	br	4007d24 <__alt_mem_SRAM+0xfbfe7d24>
 4007d84:	4004eb80 	call	4004eb8 <__sfvwrite_r>
 4007d88:	003fe606 	br	4007d24 <__alt_mem_SRAM+0xfbfe7d24>

04007d8c <__sprint_r>:
 4007d8c:	30c00217 	ldw	r3,8(r6)
 4007d90:	18000126 	beq	r3,zero,4007d98 <__sprint_r+0xc>
 4007d94:	4007c901 	jmpi	4007c90 <__sprint_r.part.0>
 4007d98:	30000115 	stw	zero,4(r6)
 4007d9c:	0005883a 	mov	r2,zero
 4007da0:	f800283a 	ret

04007da4 <___vfiprintf_internal_r>:
 4007da4:	deffc904 	addi	sp,sp,-220
 4007da8:	df003515 	stw	fp,212(sp)
 4007dac:	dd003115 	stw	r20,196(sp)
 4007db0:	dfc03615 	stw	ra,216(sp)
 4007db4:	ddc03415 	stw	r23,208(sp)
 4007db8:	dd803315 	stw	r22,204(sp)
 4007dbc:	dd403215 	stw	r21,200(sp)
 4007dc0:	dcc03015 	stw	r19,192(sp)
 4007dc4:	dc802f15 	stw	r18,188(sp)
 4007dc8:	dc402e15 	stw	r17,184(sp)
 4007dcc:	dc002d15 	stw	r16,180(sp)
 4007dd0:	d9002015 	stw	r4,128(sp)
 4007dd4:	d9c02215 	stw	r7,136(sp)
 4007dd8:	2829883a 	mov	r20,r5
 4007ddc:	3039883a 	mov	fp,r6
 4007de0:	20000226 	beq	r4,zero,4007dec <___vfiprintf_internal_r+0x48>
 4007de4:	20800e17 	ldw	r2,56(r4)
 4007de8:	1000cf26 	beq	r2,zero,4008128 <___vfiprintf_internal_r+0x384>
 4007dec:	a080030b 	ldhu	r2,12(r20)
 4007df0:	10c8000c 	andi	r3,r2,8192
 4007df4:	1800061e 	bne	r3,zero,4007e10 <___vfiprintf_internal_r+0x6c>
 4007df8:	a1001917 	ldw	r4,100(r20)
 4007dfc:	00f7ffc4 	movi	r3,-8193
 4007e00:	10880014 	ori	r2,r2,8192
 4007e04:	20c6703a 	and	r3,r4,r3
 4007e08:	a080030d 	sth	r2,12(r20)
 4007e0c:	a0c01915 	stw	r3,100(r20)
 4007e10:	10c0020c 	andi	r3,r2,8
 4007e14:	1800a926 	beq	r3,zero,40080bc <___vfiprintf_internal_r+0x318>
 4007e18:	a0c00417 	ldw	r3,16(r20)
 4007e1c:	1800a726 	beq	r3,zero,40080bc <___vfiprintf_internal_r+0x318>
 4007e20:	1080068c 	andi	r2,r2,26
 4007e24:	00c00284 	movi	r3,10
 4007e28:	10c0ac26 	beq	r2,r3,40080dc <___vfiprintf_internal_r+0x338>
 4007e2c:	da801a04 	addi	r10,sp,104
 4007e30:	da801e15 	stw	r10,120(sp)
 4007e34:	d8801e17 	ldw	r2,120(sp)
 4007e38:	da8019c4 	addi	r10,sp,103
 4007e3c:	05810074 	movhi	r22,1025
 4007e40:	05c10074 	movhi	r23,1025
 4007e44:	da801f15 	stw	r10,124(sp)
 4007e48:	1295c83a 	sub	r10,r2,r10
 4007e4c:	b5835104 	addi	r22,r22,3396
 4007e50:	bdc34d04 	addi	r23,r23,3380
 4007e54:	dec01a15 	stw	sp,104(sp)
 4007e58:	d8001c15 	stw	zero,112(sp)
 4007e5c:	d8001b15 	stw	zero,108(sp)
 4007e60:	d8002615 	stw	zero,152(sp)
 4007e64:	d8002315 	stw	zero,140(sp)
 4007e68:	da802715 	stw	r10,156(sp)
 4007e6c:	d811883a 	mov	r8,sp
 4007e70:	dd002115 	stw	r20,132(sp)
 4007e74:	e021883a 	mov	r16,fp
 4007e78:	80800007 	ldb	r2,0(r16)
 4007e7c:	1003ea26 	beq	r2,zero,4008e28 <___vfiprintf_internal_r+0x1084>
 4007e80:	00c00944 	movi	r3,37
 4007e84:	8025883a 	mov	r18,r16
 4007e88:	10c0021e 	bne	r2,r3,4007e94 <___vfiprintf_internal_r+0xf0>
 4007e8c:	00001606 	br	4007ee8 <___vfiprintf_internal_r+0x144>
 4007e90:	10c00326 	beq	r2,r3,4007ea0 <___vfiprintf_internal_r+0xfc>
 4007e94:	94800044 	addi	r18,r18,1
 4007e98:	90800007 	ldb	r2,0(r18)
 4007e9c:	103ffc1e 	bne	r2,zero,4007e90 <__alt_mem_SRAM+0xfbfe7e90>
 4007ea0:	9423c83a 	sub	r17,r18,r16
 4007ea4:	88001026 	beq	r17,zero,4007ee8 <___vfiprintf_internal_r+0x144>
 4007ea8:	d8c01c17 	ldw	r3,112(sp)
 4007eac:	d8801b17 	ldw	r2,108(sp)
 4007eb0:	44000015 	stw	r16,0(r8)
 4007eb4:	88c7883a 	add	r3,r17,r3
 4007eb8:	10800044 	addi	r2,r2,1
 4007ebc:	44400115 	stw	r17,4(r8)
 4007ec0:	d8c01c15 	stw	r3,112(sp)
 4007ec4:	d8801b15 	stw	r2,108(sp)
 4007ec8:	010001c4 	movi	r4,7
 4007ecc:	2080760e 	bge	r4,r2,40080a8 <___vfiprintf_internal_r+0x304>
 4007ed0:	1803821e 	bne	r3,zero,4008cdc <___vfiprintf_internal_r+0xf38>
 4007ed4:	da802317 	ldw	r10,140(sp)
 4007ed8:	d8001b15 	stw	zero,108(sp)
 4007edc:	d811883a 	mov	r8,sp
 4007ee0:	5455883a 	add	r10,r10,r17
 4007ee4:	da802315 	stw	r10,140(sp)
 4007ee8:	90800007 	ldb	r2,0(r18)
 4007eec:	10044626 	beq	r2,zero,4009008 <___vfiprintf_internal_r+0x1264>
 4007ef0:	90c00047 	ldb	r3,1(r18)
 4007ef4:	94000044 	addi	r16,r18,1
 4007ef8:	d8001d85 	stb	zero,118(sp)
 4007efc:	0009883a 	mov	r4,zero
 4007f00:	000f883a 	mov	r7,zero
 4007f04:	027fffc4 	movi	r9,-1
 4007f08:	0023883a 	mov	r17,zero
 4007f0c:	0029883a 	mov	r20,zero
 4007f10:	01401604 	movi	r5,88
 4007f14:	01800244 	movi	r6,9
 4007f18:	03400a84 	movi	r13,42
 4007f1c:	03001b04 	movi	r12,108
 4007f20:	84000044 	addi	r16,r16,1
 4007f24:	18bff804 	addi	r2,r3,-32
 4007f28:	28827336 	bltu	r5,r2,40088f8 <___vfiprintf_internal_r+0xb54>
 4007f2c:	100490ba 	slli	r2,r2,2
 4007f30:	02810034 	movhi	r10,1024
 4007f34:	529fd104 	addi	r10,r10,32580
 4007f38:	1285883a 	add	r2,r2,r10
 4007f3c:	10800017 	ldw	r2,0(r2)
 4007f40:	1000683a 	jmp	r2
 4007f44:	0400862c 	andhi	r16,zero,536
 4007f48:	040088f8 	rdprs	r16,zero,547
 4007f4c:	040088f8 	rdprs	r16,zero,547
 4007f50:	0400864c 	andi	r16,zero,537
 4007f54:	040088f8 	rdprs	r16,zero,547
 4007f58:	040088f8 	rdprs	r16,zero,547
 4007f5c:	040088f8 	rdprs	r16,zero,547
 4007f60:	040088f8 	rdprs	r16,zero,547
 4007f64:	040088f8 	rdprs	r16,zero,547
 4007f68:	040088f8 	rdprs	r16,zero,547
 4007f6c:	04008834 	movhi	r16,544
 4007f70:	04008850 	cmplti	r16,zero,545
 4007f74:	040088f8 	rdprs	r16,zero,547
 4007f78:	04008138 	rdprs	r16,zero,516
 4007f7c:	04008860 	cmpeqi	r16,zero,545
 4007f80:	040088f8 	rdprs	r16,zero,547
 4007f84:	04008658 	cmpnei	r16,zero,537
 4007f88:	04008664 	muli	r16,zero,537
 4007f8c:	04008664 	muli	r16,zero,537
 4007f90:	04008664 	muli	r16,zero,537
 4007f94:	04008664 	muli	r16,zero,537
 4007f98:	04008664 	muli	r16,zero,537
 4007f9c:	04008664 	muli	r16,zero,537
 4007fa0:	04008664 	muli	r16,zero,537
 4007fa4:	04008664 	muli	r16,zero,537
 4007fa8:	04008664 	muli	r16,zero,537
 4007fac:	040088f8 	rdprs	r16,zero,547
 4007fb0:	040088f8 	rdprs	r16,zero,547
 4007fb4:	040088f8 	rdprs	r16,zero,547
 4007fb8:	040088f8 	rdprs	r16,zero,547
 4007fbc:	040088f8 	rdprs	r16,zero,547
 4007fc0:	040088f8 	rdprs	r16,zero,547
 4007fc4:	040088f8 	rdprs	r16,zero,547
 4007fc8:	040088f8 	rdprs	r16,zero,547
 4007fcc:	040088f8 	rdprs	r16,zero,547
 4007fd0:	040088f8 	rdprs	r16,zero,547
 4007fd4:	04008690 	cmplti	r16,zero,538
 4007fd8:	040088f8 	rdprs	r16,zero,547
 4007fdc:	040088f8 	rdprs	r16,zero,547
 4007fe0:	040088f8 	rdprs	r16,zero,547
 4007fe4:	040088f8 	rdprs	r16,zero,547
 4007fe8:	040088f8 	rdprs	r16,zero,547
 4007fec:	040088f8 	rdprs	r16,zero,547
 4007ff0:	040088f8 	rdprs	r16,zero,547
 4007ff4:	040088f8 	rdprs	r16,zero,547
 4007ff8:	040088f8 	rdprs	r16,zero,547
 4007ffc:	040088f8 	rdprs	r16,zero,547
 4008000:	040086c8 	cmpgei	r16,zero,539
 4008004:	040088f8 	rdprs	r16,zero,547
 4008008:	040088f8 	rdprs	r16,zero,547
 400800c:	040088f8 	rdprs	r16,zero,547
 4008010:	040088f8 	rdprs	r16,zero,547
 4008014:	040088f8 	rdprs	r16,zero,547
 4008018:	04008720 	cmpeqi	r16,zero,540
 400801c:	040088f8 	rdprs	r16,zero,547
 4008020:	040088f8 	rdprs	r16,zero,547
 4008024:	04008790 	cmplti	r16,zero,542
 4008028:	040088f8 	rdprs	r16,zero,547
 400802c:	040088f8 	rdprs	r16,zero,547
 4008030:	040088f8 	rdprs	r16,zero,547
 4008034:	040088f8 	rdprs	r16,zero,547
 4008038:	040088f8 	rdprs	r16,zero,547
 400803c:	040088f8 	rdprs	r16,zero,547
 4008040:	040088f8 	rdprs	r16,zero,547
 4008044:	040088f8 	rdprs	r16,zero,547
 4008048:	040088f8 	rdprs	r16,zero,547
 400804c:	040088f8 	rdprs	r16,zero,547
 4008050:	0400853c 	xorhi	r16,zero,532
 4008054:	04008568 	cmpgeui	r16,zero,533
 4008058:	040088f8 	rdprs	r16,zero,547
 400805c:	040088f8 	rdprs	r16,zero,547
 4008060:	040088f8 	rdprs	r16,zero,547
 4008064:	040088a0 	cmpeqi	r16,zero,546
 4008068:	04008568 	cmpgeui	r16,zero,533
 400806c:	040088f8 	rdprs	r16,zero,547
 4008070:	040088f8 	rdprs	r16,zero,547
 4008074:	040083fc 	xorhi	r16,zero,527
 4008078:	040088f8 	rdprs	r16,zero,547
 400807c:	0400840c 	andi	r16,zero,528
 4008080:	04008448 	cmpgei	r16,zero,529
 4008084:	04008144 	movi	r16,517
 4008088:	040083f0 	cmpltui	r16,zero,527
 400808c:	040088f8 	rdprs	r16,zero,547
 4008090:	040087cc 	andi	r16,zero,543
 4008094:	040088f8 	rdprs	r16,zero,547
 4008098:	04008824 	muli	r16,zero,544
 400809c:	040088f8 	rdprs	r16,zero,547
 40080a0:	040088f8 	rdprs	r16,zero,547
 40080a4:	040084e8 	cmpgeui	r16,zero,531
 40080a8:	42000204 	addi	r8,r8,8
 40080ac:	da802317 	ldw	r10,140(sp)
 40080b0:	5455883a 	add	r10,r10,r17
 40080b4:	da802315 	stw	r10,140(sp)
 40080b8:	003f8b06 	br	4007ee8 <__alt_mem_SRAM+0xfbfe7ee8>
 40080bc:	d9002017 	ldw	r4,128(sp)
 40080c0:	a00b883a 	mov	r5,r20
 40080c4:	4002a600 	call	4002a60 <__swsetup_r>
 40080c8:	1003b11e 	bne	r2,zero,4008f90 <___vfiprintf_internal_r+0x11ec>
 40080cc:	a080030b 	ldhu	r2,12(r20)
 40080d0:	00c00284 	movi	r3,10
 40080d4:	1080068c 	andi	r2,r2,26
 40080d8:	10ff541e 	bne	r2,r3,4007e2c <__alt_mem_SRAM+0xfbfe7e2c>
 40080dc:	a080038f 	ldh	r2,14(r20)
 40080e0:	103f5216 	blt	r2,zero,4007e2c <__alt_mem_SRAM+0xfbfe7e2c>
 40080e4:	d9c02217 	ldw	r7,136(sp)
 40080e8:	d9002017 	ldw	r4,128(sp)
 40080ec:	e00d883a 	mov	r6,fp
 40080f0:	a00b883a 	mov	r5,r20
 40080f4:	400921c0 	call	400921c <__sbprintf>
 40080f8:	dfc03617 	ldw	ra,216(sp)
 40080fc:	df003517 	ldw	fp,212(sp)
 4008100:	ddc03417 	ldw	r23,208(sp)
 4008104:	dd803317 	ldw	r22,204(sp)
 4008108:	dd403217 	ldw	r21,200(sp)
 400810c:	dd003117 	ldw	r20,196(sp)
 4008110:	dcc03017 	ldw	r19,192(sp)
 4008114:	dc802f17 	ldw	r18,188(sp)
 4008118:	dc402e17 	ldw	r17,184(sp)
 400811c:	dc002d17 	ldw	r16,180(sp)
 4008120:	dec03704 	addi	sp,sp,220
 4008124:	f800283a 	ret
 4008128:	4004a340 	call	4004a34 <__sinit>
 400812c:	003f2f06 	br	4007dec <__alt_mem_SRAM+0xfbfe7dec>
 4008130:	0463c83a 	sub	r17,zero,r17
 4008134:	d8802215 	stw	r2,136(sp)
 4008138:	a5000114 	ori	r20,r20,4
 400813c:	80c00007 	ldb	r3,0(r16)
 4008140:	003f7706 	br	4007f20 <__alt_mem_SRAM+0xfbfe7f20>
 4008144:	00800c04 	movi	r2,48
 4008148:	da802217 	ldw	r10,136(sp)
 400814c:	d8801d05 	stb	r2,116(sp)
 4008150:	00801e04 	movi	r2,120
 4008154:	d8801d45 	stb	r2,117(sp)
 4008158:	d8001d85 	stb	zero,118(sp)
 400815c:	50c00104 	addi	r3,r10,4
 4008160:	54800017 	ldw	r18,0(r10)
 4008164:	0027883a 	mov	r19,zero
 4008168:	a0800094 	ori	r2,r20,2
 400816c:	48030b16 	blt	r9,zero,4008d9c <___vfiprintf_internal_r+0xff8>
 4008170:	00bfdfc4 	movi	r2,-129
 4008174:	a096703a 	and	r11,r20,r2
 4008178:	d8c02215 	stw	r3,136(sp)
 400817c:	5d000094 	ori	r20,r11,2
 4008180:	90032b1e 	bne	r18,zero,4008e30 <___vfiprintf_internal_r+0x108c>
 4008184:	00810074 	movhi	r2,1025
 4008188:	1082ec04 	addi	r2,r2,2992
 400818c:	d8802615 	stw	r2,152(sp)
 4008190:	0039883a 	mov	fp,zero
 4008194:	48017b1e 	bne	r9,zero,4008784 <___vfiprintf_internal_r+0x9e0>
 4008198:	0013883a 	mov	r9,zero
 400819c:	0027883a 	mov	r19,zero
 40081a0:	dd401a04 	addi	r21,sp,104
 40081a4:	4825883a 	mov	r18,r9
 40081a8:	4cc0010e 	bge	r9,r19,40081b0 <___vfiprintf_internal_r+0x40c>
 40081ac:	9825883a 	mov	r18,r19
 40081b0:	e7003fcc 	andi	fp,fp,255
 40081b4:	e700201c 	xori	fp,fp,128
 40081b8:	e73fe004 	addi	fp,fp,-128
 40081bc:	e0000126 	beq	fp,zero,40081c4 <___vfiprintf_internal_r+0x420>
 40081c0:	94800044 	addi	r18,r18,1
 40081c4:	a380008c 	andi	r14,r20,2
 40081c8:	70000126 	beq	r14,zero,40081d0 <___vfiprintf_internal_r+0x42c>
 40081cc:	94800084 	addi	r18,r18,2
 40081d0:	a700210c 	andi	fp,r20,132
 40081d4:	e001df1e 	bne	fp,zero,4008954 <___vfiprintf_internal_r+0xbb0>
 40081d8:	8c87c83a 	sub	r3,r17,r18
 40081dc:	00c1dd0e 	bge	zero,r3,4008954 <___vfiprintf_internal_r+0xbb0>
 40081e0:	01c00404 	movi	r7,16
 40081e4:	d8801c17 	ldw	r2,112(sp)
 40081e8:	38c3ad0e 	bge	r7,r3,40090a0 <___vfiprintf_internal_r+0x12fc>
 40081ec:	02810074 	movhi	r10,1025
 40081f0:	52835104 	addi	r10,r10,3396
 40081f4:	dc002915 	stw	r16,164(sp)
 40081f8:	d9801b17 	ldw	r6,108(sp)
 40081fc:	da802415 	stw	r10,144(sp)
 4008200:	03c001c4 	movi	r15,7
 4008204:	da402515 	stw	r9,148(sp)
 4008208:	db802815 	stw	r14,160(sp)
 400820c:	1821883a 	mov	r16,r3
 4008210:	00000506 	br	4008228 <___vfiprintf_internal_r+0x484>
 4008214:	31400084 	addi	r5,r6,2
 4008218:	42000204 	addi	r8,r8,8
 400821c:	200d883a 	mov	r6,r4
 4008220:	843ffc04 	addi	r16,r16,-16
 4008224:	3c000d0e 	bge	r7,r16,400825c <___vfiprintf_internal_r+0x4b8>
 4008228:	10800404 	addi	r2,r2,16
 400822c:	31000044 	addi	r4,r6,1
 4008230:	45800015 	stw	r22,0(r8)
 4008234:	41c00115 	stw	r7,4(r8)
 4008238:	d8801c15 	stw	r2,112(sp)
 400823c:	d9001b15 	stw	r4,108(sp)
 4008240:	793ff40e 	bge	r15,r4,4008214 <__alt_mem_SRAM+0xfbfe8214>
 4008244:	1001b51e 	bne	r2,zero,400891c <___vfiprintf_internal_r+0xb78>
 4008248:	843ffc04 	addi	r16,r16,-16
 400824c:	000d883a 	mov	r6,zero
 4008250:	01400044 	movi	r5,1
 4008254:	d811883a 	mov	r8,sp
 4008258:	3c3ff316 	blt	r7,r16,4008228 <__alt_mem_SRAM+0xfbfe8228>
 400825c:	8007883a 	mov	r3,r16
 4008260:	da402517 	ldw	r9,148(sp)
 4008264:	db802817 	ldw	r14,160(sp)
 4008268:	dc002917 	ldw	r16,164(sp)
 400826c:	da802417 	ldw	r10,144(sp)
 4008270:	1885883a 	add	r2,r3,r2
 4008274:	40c00115 	stw	r3,4(r8)
 4008278:	42800015 	stw	r10,0(r8)
 400827c:	d8801c15 	stw	r2,112(sp)
 4008280:	d9401b15 	stw	r5,108(sp)
 4008284:	00c001c4 	movi	r3,7
 4008288:	19426016 	blt	r3,r5,4008c0c <___vfiprintf_internal_r+0xe68>
 400828c:	d8c01d87 	ldb	r3,118(sp)
 4008290:	42000204 	addi	r8,r8,8
 4008294:	29000044 	addi	r4,r5,1
 4008298:	1801b31e 	bne	r3,zero,4008968 <___vfiprintf_internal_r+0xbc4>
 400829c:	7001c026 	beq	r14,zero,40089a0 <___vfiprintf_internal_r+0xbfc>
 40082a0:	d8c01d04 	addi	r3,sp,116
 40082a4:	10800084 	addi	r2,r2,2
 40082a8:	40c00015 	stw	r3,0(r8)
 40082ac:	00c00084 	movi	r3,2
 40082b0:	40c00115 	stw	r3,4(r8)
 40082b4:	d8801c15 	stw	r2,112(sp)
 40082b8:	d9001b15 	stw	r4,108(sp)
 40082bc:	00c001c4 	movi	r3,7
 40082c0:	1902650e 	bge	r3,r4,4008c58 <___vfiprintf_internal_r+0xeb4>
 40082c4:	10029a1e 	bne	r2,zero,4008d30 <___vfiprintf_internal_r+0xf8c>
 40082c8:	00c02004 	movi	r3,128
 40082cc:	01000044 	movi	r4,1
 40082d0:	000b883a 	mov	r5,zero
 40082d4:	d811883a 	mov	r8,sp
 40082d8:	e0c1b31e 	bne	fp,r3,40089a8 <___vfiprintf_internal_r+0xc04>
 40082dc:	8cb9c83a 	sub	fp,r17,r18
 40082e0:	0701b10e 	bge	zero,fp,40089a8 <___vfiprintf_internal_r+0xc04>
 40082e4:	01c00404 	movi	r7,16
 40082e8:	3f03890e 	bge	r7,fp,4009110 <___vfiprintf_internal_r+0x136c>
 40082ec:	00c10074 	movhi	r3,1025
 40082f0:	18c34d04 	addi	r3,r3,3380
 40082f4:	d8c02415 	stw	r3,144(sp)
 40082f8:	8007883a 	mov	r3,r16
 40082fc:	034001c4 	movi	r13,7
 4008300:	e021883a 	mov	r16,fp
 4008304:	da402515 	stw	r9,148(sp)
 4008308:	1839883a 	mov	fp,r3
 400830c:	00000506 	br	4008324 <___vfiprintf_internal_r+0x580>
 4008310:	29800084 	addi	r6,r5,2
 4008314:	42000204 	addi	r8,r8,8
 4008318:	180b883a 	mov	r5,r3
 400831c:	843ffc04 	addi	r16,r16,-16
 4008320:	3c000d0e 	bge	r7,r16,4008358 <___vfiprintf_internal_r+0x5b4>
 4008324:	10800404 	addi	r2,r2,16
 4008328:	28c00044 	addi	r3,r5,1
 400832c:	45c00015 	stw	r23,0(r8)
 4008330:	41c00115 	stw	r7,4(r8)
 4008334:	d8801c15 	stw	r2,112(sp)
 4008338:	d8c01b15 	stw	r3,108(sp)
 400833c:	68fff40e 	bge	r13,r3,4008310 <__alt_mem_SRAM+0xfbfe8310>
 4008340:	1002241e 	bne	r2,zero,4008bd4 <___vfiprintf_internal_r+0xe30>
 4008344:	843ffc04 	addi	r16,r16,-16
 4008348:	01800044 	movi	r6,1
 400834c:	000b883a 	mov	r5,zero
 4008350:	d811883a 	mov	r8,sp
 4008354:	3c3ff316 	blt	r7,r16,4008324 <__alt_mem_SRAM+0xfbfe8324>
 4008358:	da402517 	ldw	r9,148(sp)
 400835c:	e007883a 	mov	r3,fp
 4008360:	8039883a 	mov	fp,r16
 4008364:	1821883a 	mov	r16,r3
 4008368:	d8c02417 	ldw	r3,144(sp)
 400836c:	1705883a 	add	r2,r2,fp
 4008370:	47000115 	stw	fp,4(r8)
 4008374:	40c00015 	stw	r3,0(r8)
 4008378:	d8801c15 	stw	r2,112(sp)
 400837c:	d9801b15 	stw	r6,108(sp)
 4008380:	00c001c4 	movi	r3,7
 4008384:	19827616 	blt	r3,r6,4008d60 <___vfiprintf_internal_r+0xfbc>
 4008388:	4cf9c83a 	sub	fp,r9,r19
 400838c:	42000204 	addi	r8,r8,8
 4008390:	31000044 	addi	r4,r6,1
 4008394:	300b883a 	mov	r5,r6
 4008398:	07018516 	blt	zero,fp,40089b0 <___vfiprintf_internal_r+0xc0c>
 400839c:	9885883a 	add	r2,r19,r2
 40083a0:	45400015 	stw	r21,0(r8)
 40083a4:	44c00115 	stw	r19,4(r8)
 40083a8:	d8801c15 	stw	r2,112(sp)
 40083ac:	d9001b15 	stw	r4,108(sp)
 40083b0:	00c001c4 	movi	r3,7
 40083b4:	1901dd0e 	bge	r3,r4,4008b2c <___vfiprintf_internal_r+0xd88>
 40083b8:	1002401e 	bne	r2,zero,4008cbc <___vfiprintf_internal_r+0xf18>
 40083bc:	d8001b15 	stw	zero,108(sp)
 40083c0:	a2c0010c 	andi	r11,r20,4
 40083c4:	58000226 	beq	r11,zero,40083d0 <___vfiprintf_internal_r+0x62c>
 40083c8:	8ca7c83a 	sub	r19,r17,r18
 40083cc:	04c2f216 	blt	zero,r19,4008f98 <___vfiprintf_internal_r+0x11f4>
 40083d0:	8c80010e 	bge	r17,r18,40083d8 <___vfiprintf_internal_r+0x634>
 40083d4:	9023883a 	mov	r17,r18
 40083d8:	da802317 	ldw	r10,140(sp)
 40083dc:	5455883a 	add	r10,r10,r17
 40083e0:	da802315 	stw	r10,140(sp)
 40083e4:	d8001b15 	stw	zero,108(sp)
 40083e8:	d811883a 	mov	r8,sp
 40083ec:	003ea206 	br	4007e78 <__alt_mem_SRAM+0xfbfe7e78>
 40083f0:	a5000814 	ori	r20,r20,32
 40083f4:	80c00007 	ldb	r3,0(r16)
 40083f8:	003ec906 	br	4007f20 <__alt_mem_SRAM+0xfbfe7f20>
 40083fc:	80c00007 	ldb	r3,0(r16)
 4008400:	1b030926 	beq	r3,r12,4009028 <___vfiprintf_internal_r+0x1284>
 4008404:	a5000414 	ori	r20,r20,16
 4008408:	003ec506 	br	4007f20 <__alt_mem_SRAM+0xfbfe7f20>
 400840c:	21003fcc 	andi	r4,r4,255
 4008410:	20035e1e 	bne	r4,zero,400918c <___vfiprintf_internal_r+0x13e8>
 4008414:	a080080c 	andi	r2,r20,32
 4008418:	1002a526 	beq	r2,zero,4008eb0 <___vfiprintf_internal_r+0x110c>
 400841c:	da802217 	ldw	r10,136(sp)
 4008420:	50800017 	ldw	r2,0(r10)
 4008424:	da802317 	ldw	r10,140(sp)
 4008428:	5007d7fa 	srai	r3,r10,31
 400842c:	da802217 	ldw	r10,136(sp)
 4008430:	10c00115 	stw	r3,4(r2)
 4008434:	52800104 	addi	r10,r10,4
 4008438:	da802215 	stw	r10,136(sp)
 400843c:	da802317 	ldw	r10,140(sp)
 4008440:	12800015 	stw	r10,0(r2)
 4008444:	003e8c06 	br	4007e78 <__alt_mem_SRAM+0xfbfe7e78>
 4008448:	21003fcc 	andi	r4,r4,255
 400844c:	2003511e 	bne	r4,zero,4009194 <___vfiprintf_internal_r+0x13f0>
 4008450:	a080080c 	andi	r2,r20,32
 4008454:	1000a126 	beq	r2,zero,40086dc <___vfiprintf_internal_r+0x938>
 4008458:	da802217 	ldw	r10,136(sp)
 400845c:	d8001d85 	stb	zero,118(sp)
 4008460:	50800204 	addi	r2,r10,8
 4008464:	54800017 	ldw	r18,0(r10)
 4008468:	54c00117 	ldw	r19,4(r10)
 400846c:	4802b416 	blt	r9,zero,4008f40 <___vfiprintf_internal_r+0x119c>
 4008470:	013fdfc4 	movi	r4,-129
 4008474:	94c6b03a 	or	r3,r18,r19
 4008478:	d8802215 	stw	r2,136(sp)
 400847c:	a128703a 	and	r20,r20,r4
 4008480:	1800a226 	beq	r3,zero,400870c <___vfiprintf_internal_r+0x968>
 4008484:	0039883a 	mov	fp,zero
 4008488:	dd401a04 	addi	r21,sp,104
 400848c:	9006d0fa 	srli	r3,r18,3
 4008490:	9808977a 	slli	r4,r19,29
 4008494:	9826d0fa 	srli	r19,r19,3
 4008498:	948001cc 	andi	r18,r18,7
 400849c:	90800c04 	addi	r2,r18,48
 40084a0:	ad7fffc4 	addi	r21,r21,-1
 40084a4:	20e4b03a 	or	r18,r4,r3
 40084a8:	a8800005 	stb	r2,0(r21)
 40084ac:	94c6b03a 	or	r3,r18,r19
 40084b0:	183ff61e 	bne	r3,zero,400848c <__alt_mem_SRAM+0xfbfe848c>
 40084b4:	a0c0004c 	andi	r3,r20,1
 40084b8:	18005926 	beq	r3,zero,4008620 <___vfiprintf_internal_r+0x87c>
 40084bc:	10803fcc 	andi	r2,r2,255
 40084c0:	1080201c 	xori	r2,r2,128
 40084c4:	10bfe004 	addi	r2,r2,-128
 40084c8:	00c00c04 	movi	r3,48
 40084cc:	10c05426 	beq	r2,r3,4008620 <___vfiprintf_internal_r+0x87c>
 40084d0:	da801e17 	ldw	r10,120(sp)
 40084d4:	a8bfffc4 	addi	r2,r21,-1
 40084d8:	a8ffffc5 	stb	r3,-1(r21)
 40084dc:	50a7c83a 	sub	r19,r10,r2
 40084e0:	102b883a 	mov	r21,r2
 40084e4:	003f2f06 	br	40081a4 <__alt_mem_SRAM+0xfbfe81a4>
 40084e8:	21003fcc 	andi	r4,r4,255
 40084ec:	2003421e 	bne	r4,zero,40091f8 <___vfiprintf_internal_r+0x1454>
 40084f0:	00810074 	movhi	r2,1025
 40084f4:	1082ec04 	addi	r2,r2,2992
 40084f8:	d8802615 	stw	r2,152(sp)
 40084fc:	a080080c 	andi	r2,r20,32
 4008500:	1000aa26 	beq	r2,zero,40087ac <___vfiprintf_internal_r+0xa08>
 4008504:	da802217 	ldw	r10,136(sp)
 4008508:	54800017 	ldw	r18,0(r10)
 400850c:	54c00117 	ldw	r19,4(r10)
 4008510:	52800204 	addi	r10,r10,8
 4008514:	da802215 	stw	r10,136(sp)
 4008518:	a080004c 	andi	r2,r20,1
 400851c:	1001d226 	beq	r2,zero,4008c68 <___vfiprintf_internal_r+0xec4>
 4008520:	94c4b03a 	or	r2,r18,r19
 4008524:	1002351e 	bne	r2,zero,4008dfc <___vfiprintf_internal_r+0x1058>
 4008528:	d8001d85 	stb	zero,118(sp)
 400852c:	48022216 	blt	r9,zero,4008db8 <___vfiprintf_internal_r+0x1014>
 4008530:	00bfdfc4 	movi	r2,-129
 4008534:	a0a8703a 	and	r20,r20,r2
 4008538:	003f1506 	br	4008190 <__alt_mem_SRAM+0xfbfe8190>
 400853c:	da802217 	ldw	r10,136(sp)
 4008540:	04800044 	movi	r18,1
 4008544:	d8001d85 	stb	zero,118(sp)
 4008548:	50800017 	ldw	r2,0(r10)
 400854c:	52800104 	addi	r10,r10,4
 4008550:	da802215 	stw	r10,136(sp)
 4008554:	d8801005 	stb	r2,64(sp)
 4008558:	9027883a 	mov	r19,r18
 400855c:	dd401004 	addi	r21,sp,64
 4008560:	0013883a 	mov	r9,zero
 4008564:	003f1706 	br	40081c4 <__alt_mem_SRAM+0xfbfe81c4>
 4008568:	21003fcc 	andi	r4,r4,255
 400856c:	2003201e 	bne	r4,zero,40091f0 <___vfiprintf_internal_r+0x144c>
 4008570:	a080080c 	andi	r2,r20,32
 4008574:	10004b26 	beq	r2,zero,40086a4 <___vfiprintf_internal_r+0x900>
 4008578:	da802217 	ldw	r10,136(sp)
 400857c:	50800117 	ldw	r2,4(r10)
 4008580:	54800017 	ldw	r18,0(r10)
 4008584:	52800204 	addi	r10,r10,8
 4008588:	da802215 	stw	r10,136(sp)
 400858c:	1027883a 	mov	r19,r2
 4008590:	10022c16 	blt	r2,zero,4008e44 <___vfiprintf_internal_r+0x10a0>
 4008594:	df001d83 	ldbu	fp,118(sp)
 4008598:	48007216 	blt	r9,zero,4008764 <___vfiprintf_internal_r+0x9c0>
 400859c:	00ffdfc4 	movi	r3,-129
 40085a0:	94c4b03a 	or	r2,r18,r19
 40085a4:	a0e8703a 	and	r20,r20,r3
 40085a8:	1000cc26 	beq	r2,zero,40088dc <___vfiprintf_internal_r+0xb38>
 40085ac:	98021026 	beq	r19,zero,4008df0 <___vfiprintf_internal_r+0x104c>
 40085b0:	dc402415 	stw	r17,144(sp)
 40085b4:	dc002515 	stw	r16,148(sp)
 40085b8:	9823883a 	mov	r17,r19
 40085bc:	9021883a 	mov	r16,r18
 40085c0:	dd401a04 	addi	r21,sp,104
 40085c4:	4825883a 	mov	r18,r9
 40085c8:	4027883a 	mov	r19,r8
 40085cc:	8009883a 	mov	r4,r16
 40085d0:	880b883a 	mov	r5,r17
 40085d4:	01800284 	movi	r6,10
 40085d8:	000f883a 	mov	r7,zero
 40085dc:	400a1840 	call	400a184 <__umoddi3>
 40085e0:	10800c04 	addi	r2,r2,48
 40085e4:	ad7fffc4 	addi	r21,r21,-1
 40085e8:	8009883a 	mov	r4,r16
 40085ec:	880b883a 	mov	r5,r17
 40085f0:	a8800005 	stb	r2,0(r21)
 40085f4:	01800284 	movi	r6,10
 40085f8:	000f883a 	mov	r7,zero
 40085fc:	4009c0c0 	call	4009c0c <__udivdi3>
 4008600:	1021883a 	mov	r16,r2
 4008604:	10c4b03a 	or	r2,r2,r3
 4008608:	1823883a 	mov	r17,r3
 400860c:	103fef1e 	bne	r2,zero,40085cc <__alt_mem_SRAM+0xfbfe85cc>
 4008610:	dc402417 	ldw	r17,144(sp)
 4008614:	dc002517 	ldw	r16,148(sp)
 4008618:	9013883a 	mov	r9,r18
 400861c:	9811883a 	mov	r8,r19
 4008620:	da801e17 	ldw	r10,120(sp)
 4008624:	5567c83a 	sub	r19,r10,r21
 4008628:	003ede06 	br	40081a4 <__alt_mem_SRAM+0xfbfe81a4>
 400862c:	38803fcc 	andi	r2,r7,255
 4008630:	1080201c 	xori	r2,r2,128
 4008634:	10bfe004 	addi	r2,r2,-128
 4008638:	1002371e 	bne	r2,zero,4008f18 <___vfiprintf_internal_r+0x1174>
 400863c:	01000044 	movi	r4,1
 4008640:	01c00804 	movi	r7,32
 4008644:	80c00007 	ldb	r3,0(r16)
 4008648:	003e3506 	br	4007f20 <__alt_mem_SRAM+0xfbfe7f20>
 400864c:	a5000054 	ori	r20,r20,1
 4008650:	80c00007 	ldb	r3,0(r16)
 4008654:	003e3206 	br	4007f20 <__alt_mem_SRAM+0xfbfe7f20>
 4008658:	a5002014 	ori	r20,r20,128
 400865c:	80c00007 	ldb	r3,0(r16)
 4008660:	003e2f06 	br	4007f20 <__alt_mem_SRAM+0xfbfe7f20>
 4008664:	8015883a 	mov	r10,r16
 4008668:	0023883a 	mov	r17,zero
 400866c:	18bff404 	addi	r2,r3,-48
 4008670:	50c00007 	ldb	r3,0(r10)
 4008674:	8c4002a4 	muli	r17,r17,10
 4008678:	84000044 	addi	r16,r16,1
 400867c:	8015883a 	mov	r10,r16
 4008680:	1463883a 	add	r17,r2,r17
 4008684:	18bff404 	addi	r2,r3,-48
 4008688:	30bff92e 	bgeu	r6,r2,4008670 <__alt_mem_SRAM+0xfbfe8670>
 400868c:	003e2506 	br	4007f24 <__alt_mem_SRAM+0xfbfe7f24>
 4008690:	21003fcc 	andi	r4,r4,255
 4008694:	2002d41e 	bne	r4,zero,40091e8 <___vfiprintf_internal_r+0x1444>
 4008698:	a5000414 	ori	r20,r20,16
 400869c:	a080080c 	andi	r2,r20,32
 40086a0:	103fb51e 	bne	r2,zero,4008578 <__alt_mem_SRAM+0xfbfe8578>
 40086a4:	a080040c 	andi	r2,r20,16
 40086a8:	1001f826 	beq	r2,zero,4008e8c <___vfiprintf_internal_r+0x10e8>
 40086ac:	da802217 	ldw	r10,136(sp)
 40086b0:	54800017 	ldw	r18,0(r10)
 40086b4:	52800104 	addi	r10,r10,4
 40086b8:	da802215 	stw	r10,136(sp)
 40086bc:	9027d7fa 	srai	r19,r18,31
 40086c0:	9805883a 	mov	r2,r19
 40086c4:	003fb206 	br	4008590 <__alt_mem_SRAM+0xfbfe8590>
 40086c8:	21003fcc 	andi	r4,r4,255
 40086cc:	2002c41e 	bne	r4,zero,40091e0 <___vfiprintf_internal_r+0x143c>
 40086d0:	a5000414 	ori	r20,r20,16
 40086d4:	a080080c 	andi	r2,r20,32
 40086d8:	103f5f1e 	bne	r2,zero,4008458 <__alt_mem_SRAM+0xfbfe8458>
 40086dc:	a080040c 	andi	r2,r20,16
 40086e0:	10020f26 	beq	r2,zero,4008f20 <___vfiprintf_internal_r+0x117c>
 40086e4:	da802217 	ldw	r10,136(sp)
 40086e8:	d8001d85 	stb	zero,118(sp)
 40086ec:	0027883a 	mov	r19,zero
 40086f0:	50800104 	addi	r2,r10,4
 40086f4:	54800017 	ldw	r18,0(r10)
 40086f8:	48021116 	blt	r9,zero,4008f40 <___vfiprintf_internal_r+0x119c>
 40086fc:	00ffdfc4 	movi	r3,-129
 4008700:	d8802215 	stw	r2,136(sp)
 4008704:	a0e8703a 	and	r20,r20,r3
 4008708:	903f5e1e 	bne	r18,zero,4008484 <__alt_mem_SRAM+0xfbfe8484>
 400870c:	0039883a 	mov	fp,zero
 4008710:	4802a626 	beq	r9,zero,40091ac <___vfiprintf_internal_r+0x1408>
 4008714:	0025883a 	mov	r18,zero
 4008718:	0027883a 	mov	r19,zero
 400871c:	003f5a06 	br	4008488 <__alt_mem_SRAM+0xfbfe8488>
 4008720:	21003fcc 	andi	r4,r4,255
 4008724:	20029f1e 	bne	r4,zero,40091a4 <___vfiprintf_internal_r+0x1400>
 4008728:	a5000414 	ori	r20,r20,16
 400872c:	a080080c 	andi	r2,r20,32
 4008730:	10005e1e 	bne	r2,zero,40088ac <___vfiprintf_internal_r+0xb08>
 4008734:	a080040c 	andi	r2,r20,16
 4008738:	1001a21e 	bne	r2,zero,4008dc4 <___vfiprintf_internal_r+0x1020>
 400873c:	a080100c 	andi	r2,r20,64
 4008740:	d8001d85 	stb	zero,118(sp)
 4008744:	da802217 	ldw	r10,136(sp)
 4008748:	1002231e 	bne	r2,zero,4008fd8 <___vfiprintf_internal_r+0x1234>
 400874c:	50800104 	addi	r2,r10,4
 4008750:	54800017 	ldw	r18,0(r10)
 4008754:	0027883a 	mov	r19,zero
 4008758:	4801a00e 	bge	r9,zero,4008ddc <___vfiprintf_internal_r+0x1038>
 400875c:	d8802215 	stw	r2,136(sp)
 4008760:	0039883a 	mov	fp,zero
 4008764:	94c4b03a 	or	r2,r18,r19
 4008768:	103f901e 	bne	r2,zero,40085ac <__alt_mem_SRAM+0xfbfe85ac>
 400876c:	00800044 	movi	r2,1
 4008770:	10803fcc 	andi	r2,r2,255
 4008774:	00c00044 	movi	r3,1
 4008778:	10c05926 	beq	r2,r3,40088e0 <___vfiprintf_internal_r+0xb3c>
 400877c:	00c00084 	movi	r3,2
 4008780:	10ffe41e 	bne	r2,r3,4008714 <__alt_mem_SRAM+0xfbfe8714>
 4008784:	0025883a 	mov	r18,zero
 4008788:	0027883a 	mov	r19,zero
 400878c:	00013d06 	br	4008c84 <___vfiprintf_internal_r+0xee0>
 4008790:	21003fcc 	andi	r4,r4,255
 4008794:	2002811e 	bne	r4,zero,400919c <___vfiprintf_internal_r+0x13f8>
 4008798:	00810074 	movhi	r2,1025
 400879c:	1082e704 	addi	r2,r2,2972
 40087a0:	d8802615 	stw	r2,152(sp)
 40087a4:	a080080c 	andi	r2,r20,32
 40087a8:	103f561e 	bne	r2,zero,4008504 <__alt_mem_SRAM+0xfbfe8504>
 40087ac:	a080040c 	andi	r2,r20,16
 40087b0:	1001d126 	beq	r2,zero,4008ef8 <___vfiprintf_internal_r+0x1154>
 40087b4:	da802217 	ldw	r10,136(sp)
 40087b8:	0027883a 	mov	r19,zero
 40087bc:	54800017 	ldw	r18,0(r10)
 40087c0:	52800104 	addi	r10,r10,4
 40087c4:	da802215 	stw	r10,136(sp)
 40087c8:	003f5306 	br	4008518 <__alt_mem_SRAM+0xfbfe8518>
 40087cc:	da802217 	ldw	r10,136(sp)
 40087d0:	d8001d85 	stb	zero,118(sp)
 40087d4:	55400017 	ldw	r21,0(r10)
 40087d8:	50c00104 	addi	r3,r10,4
 40087dc:	a8024226 	beq	r21,zero,40090e8 <___vfiprintf_internal_r+0x1344>
 40087e0:	48021816 	blt	r9,zero,4009044 <___vfiprintf_internal_r+0x12a0>
 40087e4:	480d883a 	mov	r6,r9
 40087e8:	000b883a 	mov	r5,zero
 40087ec:	a809883a 	mov	r4,r21
 40087f0:	d8c02a15 	stw	r3,168(sp)
 40087f4:	da002b15 	stw	r8,172(sp)
 40087f8:	da402c15 	stw	r9,176(sp)
 40087fc:	4005fa00 	call	4005fa0 <memchr>
 4008800:	d8c02a17 	ldw	r3,168(sp)
 4008804:	da002b17 	ldw	r8,172(sp)
 4008808:	da402c17 	ldw	r9,176(sp)
 400880c:	10024826 	beq	r2,zero,4009130 <___vfiprintf_internal_r+0x138c>
 4008810:	1567c83a 	sub	r19,r2,r21
 4008814:	df001d83 	ldbu	fp,118(sp)
 4008818:	d8c02215 	stw	r3,136(sp)
 400881c:	0013883a 	mov	r9,zero
 4008820:	003e6006 	br	40081a4 <__alt_mem_SRAM+0xfbfe81a4>
 4008824:	21003fcc 	andi	r4,r4,255
 4008828:	203fc026 	beq	r4,zero,400872c <__alt_mem_SRAM+0xfbfe872c>
 400882c:	d9c01d85 	stb	r7,118(sp)
 4008830:	003fbe06 	br	400872c <__alt_mem_SRAM+0xfbfe872c>
 4008834:	da802217 	ldw	r10,136(sp)
 4008838:	54400017 	ldw	r17,0(r10)
 400883c:	50800104 	addi	r2,r10,4
 4008840:	883e3b16 	blt	r17,zero,4008130 <__alt_mem_SRAM+0xfbfe8130>
 4008844:	d8802215 	stw	r2,136(sp)
 4008848:	80c00007 	ldb	r3,0(r16)
 400884c:	003db406 	br	4007f20 <__alt_mem_SRAM+0xfbfe7f20>
 4008850:	01000044 	movi	r4,1
 4008854:	01c00ac4 	movi	r7,43
 4008858:	80c00007 	ldb	r3,0(r16)
 400885c:	003db006 	br	4007f20 <__alt_mem_SRAM+0xfbfe7f20>
 4008860:	80c00007 	ldb	r3,0(r16)
 4008864:	82800044 	addi	r10,r16,1
 4008868:	1b423c26 	beq	r3,r13,400915c <___vfiprintf_internal_r+0x13b8>
 400886c:	18bff404 	addi	r2,r3,-48
 4008870:	0013883a 	mov	r9,zero
 4008874:	30822b36 	bltu	r6,r2,4009124 <___vfiprintf_internal_r+0x1380>
 4008878:	50c00007 	ldb	r3,0(r10)
 400887c:	4a4002a4 	muli	r9,r9,10
 4008880:	54000044 	addi	r16,r10,1
 4008884:	8015883a 	mov	r10,r16
 4008888:	4893883a 	add	r9,r9,r2
 400888c:	18bff404 	addi	r2,r3,-48
 4008890:	30bff92e 	bgeu	r6,r2,4008878 <__alt_mem_SRAM+0xfbfe8878>
 4008894:	483da30e 	bge	r9,zero,4007f24 <__alt_mem_SRAM+0xfbfe7f24>
 4008898:	027fffc4 	movi	r9,-1
 400889c:	003da106 	br	4007f24 <__alt_mem_SRAM+0xfbfe7f24>
 40088a0:	a5001014 	ori	r20,r20,64
 40088a4:	80c00007 	ldb	r3,0(r16)
 40088a8:	003d9d06 	br	4007f20 <__alt_mem_SRAM+0xfbfe7f20>
 40088ac:	da802217 	ldw	r10,136(sp)
 40088b0:	d8001d85 	stb	zero,118(sp)
 40088b4:	50c00204 	addi	r3,r10,8
 40088b8:	54800017 	ldw	r18,0(r10)
 40088bc:	54c00117 	ldw	r19,4(r10)
 40088c0:	4801ca16 	blt	r9,zero,4008fec <___vfiprintf_internal_r+0x1248>
 40088c4:	013fdfc4 	movi	r4,-129
 40088c8:	94c4b03a 	or	r2,r18,r19
 40088cc:	d8c02215 	stw	r3,136(sp)
 40088d0:	a128703a 	and	r20,r20,r4
 40088d4:	0039883a 	mov	fp,zero
 40088d8:	103f341e 	bne	r2,zero,40085ac <__alt_mem_SRAM+0xfbfe85ac>
 40088dc:	483e2e26 	beq	r9,zero,4008198 <__alt_mem_SRAM+0xfbfe8198>
 40088e0:	0025883a 	mov	r18,zero
 40088e4:	94800c04 	addi	r18,r18,48
 40088e8:	dc8019c5 	stb	r18,103(sp)
 40088ec:	dcc02717 	ldw	r19,156(sp)
 40088f0:	dd4019c4 	addi	r21,sp,103
 40088f4:	003e2b06 	br	40081a4 <__alt_mem_SRAM+0xfbfe81a4>
 40088f8:	21003fcc 	andi	r4,r4,255
 40088fc:	2002361e 	bne	r4,zero,40091d8 <___vfiprintf_internal_r+0x1434>
 4008900:	1801c126 	beq	r3,zero,4009008 <___vfiprintf_internal_r+0x1264>
 4008904:	04800044 	movi	r18,1
 4008908:	d8c01005 	stb	r3,64(sp)
 400890c:	d8001d85 	stb	zero,118(sp)
 4008910:	9027883a 	mov	r19,r18
 4008914:	dd401004 	addi	r21,sp,64
 4008918:	003f1106 	br	4008560 <__alt_mem_SRAM+0xfbfe8560>
 400891c:	d9402117 	ldw	r5,132(sp)
 4008920:	d9002017 	ldw	r4,128(sp)
 4008924:	d9801a04 	addi	r6,sp,104
 4008928:	d9c02b15 	stw	r7,172(sp)
 400892c:	dbc02a15 	stw	r15,168(sp)
 4008930:	4007c900 	call	4007c90 <__sprint_r.part.0>
 4008934:	d9c02b17 	ldw	r7,172(sp)
 4008938:	dbc02a17 	ldw	r15,168(sp)
 400893c:	10006d1e 	bne	r2,zero,4008af4 <___vfiprintf_internal_r+0xd50>
 4008940:	d9801b17 	ldw	r6,108(sp)
 4008944:	d8801c17 	ldw	r2,112(sp)
 4008948:	d811883a 	mov	r8,sp
 400894c:	31400044 	addi	r5,r6,1
 4008950:	003e3306 	br	4008220 <__alt_mem_SRAM+0xfbfe8220>
 4008954:	d9401b17 	ldw	r5,108(sp)
 4008958:	d8801c17 	ldw	r2,112(sp)
 400895c:	29000044 	addi	r4,r5,1
 4008960:	d8c01d87 	ldb	r3,118(sp)
 4008964:	183e4d26 	beq	r3,zero,400829c <__alt_mem_SRAM+0xfbfe829c>
 4008968:	00c00044 	movi	r3,1
 400896c:	d9401d84 	addi	r5,sp,118
 4008970:	10c5883a 	add	r2,r2,r3
 4008974:	41400015 	stw	r5,0(r8)
 4008978:	40c00115 	stw	r3,4(r8)
 400897c:	d8801c15 	stw	r2,112(sp)
 4008980:	d9001b15 	stw	r4,108(sp)
 4008984:	014001c4 	movi	r5,7
 4008988:	2900a90e 	bge	r5,r4,4008c30 <___vfiprintf_internal_r+0xe8c>
 400898c:	1000da1e 	bne	r2,zero,4008cf8 <___vfiprintf_internal_r+0xf54>
 4008990:	7000ab1e 	bne	r14,zero,4008c40 <___vfiprintf_internal_r+0xe9c>
 4008994:	000b883a 	mov	r5,zero
 4008998:	1809883a 	mov	r4,r3
 400899c:	d811883a 	mov	r8,sp
 40089a0:	00c02004 	movi	r3,128
 40089a4:	e0fe4d26 	beq	fp,r3,40082dc <__alt_mem_SRAM+0xfbfe82dc>
 40089a8:	4cf9c83a 	sub	fp,r9,r19
 40089ac:	073e7b0e 	bge	zero,fp,400839c <__alt_mem_SRAM+0xfbfe839c>
 40089b0:	01c00404 	movi	r7,16
 40089b4:	3f01900e 	bge	r7,fp,4008ff8 <___vfiprintf_internal_r+0x1254>
 40089b8:	00c10074 	movhi	r3,1025
 40089bc:	18c34d04 	addi	r3,r3,3380
 40089c0:	d8c02415 	stw	r3,144(sp)
 40089c4:	034001c4 	movi	r13,7
 40089c8:	00000506 	br	40089e0 <___vfiprintf_internal_r+0xc3c>
 40089cc:	29000084 	addi	r4,r5,2
 40089d0:	42000204 	addi	r8,r8,8
 40089d4:	180b883a 	mov	r5,r3
 40089d8:	e73ffc04 	addi	fp,fp,-16
 40089dc:	3f000d0e 	bge	r7,fp,4008a14 <___vfiprintf_internal_r+0xc70>
 40089e0:	10800404 	addi	r2,r2,16
 40089e4:	28c00044 	addi	r3,r5,1
 40089e8:	45c00015 	stw	r23,0(r8)
 40089ec:	41c00115 	stw	r7,4(r8)
 40089f0:	d8801c15 	stw	r2,112(sp)
 40089f4:	d8c01b15 	stw	r3,108(sp)
 40089f8:	68fff40e 	bge	r13,r3,40089cc <__alt_mem_SRAM+0xfbfe89cc>
 40089fc:	1000101e 	bne	r2,zero,4008a40 <___vfiprintf_internal_r+0xc9c>
 4008a00:	e73ffc04 	addi	fp,fp,-16
 4008a04:	01000044 	movi	r4,1
 4008a08:	000b883a 	mov	r5,zero
 4008a0c:	d811883a 	mov	r8,sp
 4008a10:	3f3ff316 	blt	r7,fp,40089e0 <__alt_mem_SRAM+0xfbfe89e0>
 4008a14:	da802417 	ldw	r10,144(sp)
 4008a18:	1705883a 	add	r2,r2,fp
 4008a1c:	47000115 	stw	fp,4(r8)
 4008a20:	42800015 	stw	r10,0(r8)
 4008a24:	d8801c15 	stw	r2,112(sp)
 4008a28:	d9001b15 	stw	r4,108(sp)
 4008a2c:	00c001c4 	movi	r3,7
 4008a30:	19003616 	blt	r3,r4,4008b0c <___vfiprintf_internal_r+0xd68>
 4008a34:	42000204 	addi	r8,r8,8
 4008a38:	21000044 	addi	r4,r4,1
 4008a3c:	003e5706 	br	400839c <__alt_mem_SRAM+0xfbfe839c>
 4008a40:	d9402117 	ldw	r5,132(sp)
 4008a44:	d9002017 	ldw	r4,128(sp)
 4008a48:	d9801a04 	addi	r6,sp,104
 4008a4c:	d9c02b15 	stw	r7,172(sp)
 4008a50:	db402a15 	stw	r13,168(sp)
 4008a54:	4007c900 	call	4007c90 <__sprint_r.part.0>
 4008a58:	d9c02b17 	ldw	r7,172(sp)
 4008a5c:	db402a17 	ldw	r13,168(sp)
 4008a60:	1000241e 	bne	r2,zero,4008af4 <___vfiprintf_internal_r+0xd50>
 4008a64:	d9401b17 	ldw	r5,108(sp)
 4008a68:	d8801c17 	ldw	r2,112(sp)
 4008a6c:	d811883a 	mov	r8,sp
 4008a70:	29000044 	addi	r4,r5,1
 4008a74:	003fd806 	br	40089d8 <__alt_mem_SRAM+0xfbfe89d8>
 4008a78:	d9401b17 	ldw	r5,108(sp)
 4008a7c:	00c10074 	movhi	r3,1025
 4008a80:	18c35104 	addi	r3,r3,3396
 4008a84:	d8c02415 	stw	r3,144(sp)
 4008a88:	29400044 	addi	r5,r5,1
 4008a8c:	d8c02417 	ldw	r3,144(sp)
 4008a90:	14c5883a 	add	r2,r2,r19
 4008a94:	44c00115 	stw	r19,4(r8)
 4008a98:	40c00015 	stw	r3,0(r8)
 4008a9c:	d8801c15 	stw	r2,112(sp)
 4008aa0:	d9401b15 	stw	r5,108(sp)
 4008aa4:	00c001c4 	movi	r3,7
 4008aa8:	1940070e 	bge	r3,r5,4008ac8 <___vfiprintf_internal_r+0xd24>
 4008aac:	103e4826 	beq	r2,zero,40083d0 <__alt_mem_SRAM+0xfbfe83d0>
 4008ab0:	d9402117 	ldw	r5,132(sp)
 4008ab4:	d9002017 	ldw	r4,128(sp)
 4008ab8:	d9801a04 	addi	r6,sp,104
 4008abc:	4007c900 	call	4007c90 <__sprint_r.part.0>
 4008ac0:	10000c1e 	bne	r2,zero,4008af4 <___vfiprintf_internal_r+0xd50>
 4008ac4:	d8801c17 	ldw	r2,112(sp)
 4008ac8:	8c80010e 	bge	r17,r18,4008ad0 <___vfiprintf_internal_r+0xd2c>
 4008acc:	9023883a 	mov	r17,r18
 4008ad0:	da802317 	ldw	r10,140(sp)
 4008ad4:	5455883a 	add	r10,r10,r17
 4008ad8:	da802315 	stw	r10,140(sp)
 4008adc:	103e4126 	beq	r2,zero,40083e4 <__alt_mem_SRAM+0xfbfe83e4>
 4008ae0:	d9402117 	ldw	r5,132(sp)
 4008ae4:	d9002017 	ldw	r4,128(sp)
 4008ae8:	d9801a04 	addi	r6,sp,104
 4008aec:	4007c900 	call	4007c90 <__sprint_r.part.0>
 4008af0:	103e3c26 	beq	r2,zero,40083e4 <__alt_mem_SRAM+0xfbfe83e4>
 4008af4:	dd002117 	ldw	r20,132(sp)
 4008af8:	a080030b 	ldhu	r2,12(r20)
 4008afc:	1080100c 	andi	r2,r2,64
 4008b00:	1001231e 	bne	r2,zero,4008f90 <___vfiprintf_internal_r+0x11ec>
 4008b04:	d8802317 	ldw	r2,140(sp)
 4008b08:	003d7b06 	br	40080f8 <__alt_mem_SRAM+0xfbfe80f8>
 4008b0c:	1000991e 	bne	r2,zero,4008d74 <___vfiprintf_internal_r+0xfd0>
 4008b10:	00c00044 	movi	r3,1
 4008b14:	9805883a 	mov	r2,r19
 4008b18:	dd400015 	stw	r21,0(sp)
 4008b1c:	dcc00115 	stw	r19,4(sp)
 4008b20:	dcc01c15 	stw	r19,112(sp)
 4008b24:	d8c01b15 	stw	r3,108(sp)
 4008b28:	d811883a 	mov	r8,sp
 4008b2c:	42000204 	addi	r8,r8,8
 4008b30:	a2c0010c 	andi	r11,r20,4
 4008b34:	583fe426 	beq	r11,zero,4008ac8 <__alt_mem_SRAM+0xfbfe8ac8>
 4008b38:	8ca7c83a 	sub	r19,r17,r18
 4008b3c:	04ffe20e 	bge	zero,r19,4008ac8 <__alt_mem_SRAM+0xfbfe8ac8>
 4008b40:	01c00404 	movi	r7,16
 4008b44:	3cffcc0e 	bge	r7,r19,4008a78 <__alt_mem_SRAM+0xfbfe8a78>
 4008b48:	02810074 	movhi	r10,1025
 4008b4c:	52835104 	addi	r10,r10,3396
 4008b50:	d9001b17 	ldw	r4,108(sp)
 4008b54:	da802415 	stw	r10,144(sp)
 4008b58:	382b883a 	mov	r21,r7
 4008b5c:	050001c4 	movi	r20,7
 4008b60:	df002017 	ldw	fp,128(sp)
 4008b64:	00000506 	br	4008b7c <___vfiprintf_internal_r+0xdd8>
 4008b68:	21400084 	addi	r5,r4,2
 4008b6c:	42000204 	addi	r8,r8,8
 4008b70:	1809883a 	mov	r4,r3
 4008b74:	9cfffc04 	addi	r19,r19,-16
 4008b78:	acffc40e 	bge	r21,r19,4008a8c <__alt_mem_SRAM+0xfbfe8a8c>
 4008b7c:	10800404 	addi	r2,r2,16
 4008b80:	20c00044 	addi	r3,r4,1
 4008b84:	45800015 	stw	r22,0(r8)
 4008b88:	45400115 	stw	r21,4(r8)
 4008b8c:	d8801c15 	stw	r2,112(sp)
 4008b90:	d8c01b15 	stw	r3,108(sp)
 4008b94:	a0fff40e 	bge	r20,r3,4008b68 <__alt_mem_SRAM+0xfbfe8b68>
 4008b98:	1000041e 	bne	r2,zero,4008bac <___vfiprintf_internal_r+0xe08>
 4008b9c:	01400044 	movi	r5,1
 4008ba0:	0009883a 	mov	r4,zero
 4008ba4:	d811883a 	mov	r8,sp
 4008ba8:	003ff206 	br	4008b74 <__alt_mem_SRAM+0xfbfe8b74>
 4008bac:	d9402117 	ldw	r5,132(sp)
 4008bb0:	d9801a04 	addi	r6,sp,104
 4008bb4:	e009883a 	mov	r4,fp
 4008bb8:	4007c900 	call	4007c90 <__sprint_r.part.0>
 4008bbc:	103fcd1e 	bne	r2,zero,4008af4 <__alt_mem_SRAM+0xfbfe8af4>
 4008bc0:	d9001b17 	ldw	r4,108(sp)
 4008bc4:	d8801c17 	ldw	r2,112(sp)
 4008bc8:	d811883a 	mov	r8,sp
 4008bcc:	21400044 	addi	r5,r4,1
 4008bd0:	003fe806 	br	4008b74 <__alt_mem_SRAM+0xfbfe8b74>
 4008bd4:	d9402117 	ldw	r5,132(sp)
 4008bd8:	d9002017 	ldw	r4,128(sp)
 4008bdc:	d9801a04 	addi	r6,sp,104
 4008be0:	d9c02b15 	stw	r7,172(sp)
 4008be4:	db402a15 	stw	r13,168(sp)
 4008be8:	4007c900 	call	4007c90 <__sprint_r.part.0>
 4008bec:	d9c02b17 	ldw	r7,172(sp)
 4008bf0:	db402a17 	ldw	r13,168(sp)
 4008bf4:	103fbf1e 	bne	r2,zero,4008af4 <__alt_mem_SRAM+0xfbfe8af4>
 4008bf8:	d9401b17 	ldw	r5,108(sp)
 4008bfc:	d8801c17 	ldw	r2,112(sp)
 4008c00:	d811883a 	mov	r8,sp
 4008c04:	29800044 	addi	r6,r5,1
 4008c08:	003dc406 	br	400831c <__alt_mem_SRAM+0xfbfe831c>
 4008c0c:	1000d21e 	bne	r2,zero,4008f58 <___vfiprintf_internal_r+0x11b4>
 4008c10:	d8c01d87 	ldb	r3,118(sp)
 4008c14:	18009526 	beq	r3,zero,4008e6c <___vfiprintf_internal_r+0x10c8>
 4008c18:	00800044 	movi	r2,1
 4008c1c:	d8c01d84 	addi	r3,sp,118
 4008c20:	1009883a 	mov	r4,r2
 4008c24:	d8c00015 	stw	r3,0(sp)
 4008c28:	d8800115 	stw	r2,4(sp)
 4008c2c:	d811883a 	mov	r8,sp
 4008c30:	200b883a 	mov	r5,r4
 4008c34:	42000204 	addi	r8,r8,8
 4008c38:	21000044 	addi	r4,r4,1
 4008c3c:	003d9706 	br	400829c <__alt_mem_SRAM+0xfbfe829c>
 4008c40:	d9001d04 	addi	r4,sp,116
 4008c44:	00800084 	movi	r2,2
 4008c48:	d9000015 	stw	r4,0(sp)
 4008c4c:	d8800115 	stw	r2,4(sp)
 4008c50:	1809883a 	mov	r4,r3
 4008c54:	d811883a 	mov	r8,sp
 4008c58:	200b883a 	mov	r5,r4
 4008c5c:	42000204 	addi	r8,r8,8
 4008c60:	21000044 	addi	r4,r4,1
 4008c64:	003f4e06 	br	40089a0 <__alt_mem_SRAM+0xfbfe89a0>
 4008c68:	d8001d85 	stb	zero,118(sp)
 4008c6c:	48005016 	blt	r9,zero,4008db0 <___vfiprintf_internal_r+0x100c>
 4008c70:	00ffdfc4 	movi	r3,-129
 4008c74:	94c4b03a 	or	r2,r18,r19
 4008c78:	a0e8703a 	and	r20,r20,r3
 4008c7c:	103d4426 	beq	r2,zero,4008190 <__alt_mem_SRAM+0xfbfe8190>
 4008c80:	0039883a 	mov	fp,zero
 4008c84:	d9002617 	ldw	r4,152(sp)
 4008c88:	dd401a04 	addi	r21,sp,104
 4008c8c:	908003cc 	andi	r2,r18,15
 4008c90:	9806973a 	slli	r3,r19,28
 4008c94:	2085883a 	add	r2,r4,r2
 4008c98:	9024d13a 	srli	r18,r18,4
 4008c9c:	10800003 	ldbu	r2,0(r2)
 4008ca0:	9826d13a 	srli	r19,r19,4
 4008ca4:	ad7fffc4 	addi	r21,r21,-1
 4008ca8:	1ca4b03a 	or	r18,r3,r18
 4008cac:	a8800005 	stb	r2,0(r21)
 4008cb0:	94c4b03a 	or	r2,r18,r19
 4008cb4:	103ff51e 	bne	r2,zero,4008c8c <__alt_mem_SRAM+0xfbfe8c8c>
 4008cb8:	003e5906 	br	4008620 <__alt_mem_SRAM+0xfbfe8620>
 4008cbc:	d9402117 	ldw	r5,132(sp)
 4008cc0:	d9002017 	ldw	r4,128(sp)
 4008cc4:	d9801a04 	addi	r6,sp,104
 4008cc8:	4007c900 	call	4007c90 <__sprint_r.part.0>
 4008ccc:	103f891e 	bne	r2,zero,4008af4 <__alt_mem_SRAM+0xfbfe8af4>
 4008cd0:	d8801c17 	ldw	r2,112(sp)
 4008cd4:	d811883a 	mov	r8,sp
 4008cd8:	003f9506 	br	4008b30 <__alt_mem_SRAM+0xfbfe8b30>
 4008cdc:	d9402117 	ldw	r5,132(sp)
 4008ce0:	d9002017 	ldw	r4,128(sp)
 4008ce4:	d9801a04 	addi	r6,sp,104
 4008ce8:	4007c900 	call	4007c90 <__sprint_r.part.0>
 4008cec:	103f811e 	bne	r2,zero,4008af4 <__alt_mem_SRAM+0xfbfe8af4>
 4008cf0:	d811883a 	mov	r8,sp
 4008cf4:	003ced06 	br	40080ac <__alt_mem_SRAM+0xfbfe80ac>
 4008cf8:	d9402117 	ldw	r5,132(sp)
 4008cfc:	d9002017 	ldw	r4,128(sp)
 4008d00:	d9801a04 	addi	r6,sp,104
 4008d04:	da402c15 	stw	r9,176(sp)
 4008d08:	db802a15 	stw	r14,168(sp)
 4008d0c:	4007c900 	call	4007c90 <__sprint_r.part.0>
 4008d10:	da402c17 	ldw	r9,176(sp)
 4008d14:	db802a17 	ldw	r14,168(sp)
 4008d18:	103f761e 	bne	r2,zero,4008af4 <__alt_mem_SRAM+0xfbfe8af4>
 4008d1c:	d9401b17 	ldw	r5,108(sp)
 4008d20:	d8801c17 	ldw	r2,112(sp)
 4008d24:	d811883a 	mov	r8,sp
 4008d28:	29000044 	addi	r4,r5,1
 4008d2c:	003d5b06 	br	400829c <__alt_mem_SRAM+0xfbfe829c>
 4008d30:	d9402117 	ldw	r5,132(sp)
 4008d34:	d9002017 	ldw	r4,128(sp)
 4008d38:	d9801a04 	addi	r6,sp,104
 4008d3c:	da402c15 	stw	r9,176(sp)
 4008d40:	4007c900 	call	4007c90 <__sprint_r.part.0>
 4008d44:	da402c17 	ldw	r9,176(sp)
 4008d48:	103f6a1e 	bne	r2,zero,4008af4 <__alt_mem_SRAM+0xfbfe8af4>
 4008d4c:	d9401b17 	ldw	r5,108(sp)
 4008d50:	d8801c17 	ldw	r2,112(sp)
 4008d54:	d811883a 	mov	r8,sp
 4008d58:	29000044 	addi	r4,r5,1
 4008d5c:	003f1006 	br	40089a0 <__alt_mem_SRAM+0xfbfe89a0>
 4008d60:	1000c31e 	bne	r2,zero,4009070 <___vfiprintf_internal_r+0x12cc>
 4008d64:	01000044 	movi	r4,1
 4008d68:	000b883a 	mov	r5,zero
 4008d6c:	d811883a 	mov	r8,sp
 4008d70:	003f0d06 	br	40089a8 <__alt_mem_SRAM+0xfbfe89a8>
 4008d74:	d9402117 	ldw	r5,132(sp)
 4008d78:	d9002017 	ldw	r4,128(sp)
 4008d7c:	d9801a04 	addi	r6,sp,104
 4008d80:	4007c900 	call	4007c90 <__sprint_r.part.0>
 4008d84:	103f5b1e 	bne	r2,zero,4008af4 <__alt_mem_SRAM+0xfbfe8af4>
 4008d88:	d9001b17 	ldw	r4,108(sp)
 4008d8c:	d8801c17 	ldw	r2,112(sp)
 4008d90:	d811883a 	mov	r8,sp
 4008d94:	21000044 	addi	r4,r4,1
 4008d98:	003d8006 	br	400839c <__alt_mem_SRAM+0xfbfe839c>
 4008d9c:	01010074 	movhi	r4,1025
 4008da0:	2102ec04 	addi	r4,r4,2992
 4008da4:	d9002615 	stw	r4,152(sp)
 4008da8:	d8c02215 	stw	r3,136(sp)
 4008dac:	1029883a 	mov	r20,r2
 4008db0:	94c4b03a 	or	r2,r18,r19
 4008db4:	103fb21e 	bne	r2,zero,4008c80 <__alt_mem_SRAM+0xfbfe8c80>
 4008db8:	0039883a 	mov	fp,zero
 4008dbc:	00800084 	movi	r2,2
 4008dc0:	003e6b06 	br	4008770 <__alt_mem_SRAM+0xfbfe8770>
 4008dc4:	da802217 	ldw	r10,136(sp)
 4008dc8:	d8001d85 	stb	zero,118(sp)
 4008dcc:	0027883a 	mov	r19,zero
 4008dd0:	50800104 	addi	r2,r10,4
 4008dd4:	54800017 	ldw	r18,0(r10)
 4008dd8:	483e6016 	blt	r9,zero,400875c <__alt_mem_SRAM+0xfbfe875c>
 4008ddc:	00ffdfc4 	movi	r3,-129
 4008de0:	d8802215 	stw	r2,136(sp)
 4008de4:	a0e8703a 	and	r20,r20,r3
 4008de8:	0039883a 	mov	fp,zero
 4008dec:	903ebb26 	beq	r18,zero,40088dc <__alt_mem_SRAM+0xfbfe88dc>
 4008df0:	00800244 	movi	r2,9
 4008df4:	14bdee36 	bltu	r2,r18,40085b0 <__alt_mem_SRAM+0xfbfe85b0>
 4008df8:	003eba06 	br	40088e4 <__alt_mem_SRAM+0xfbfe88e4>
 4008dfc:	00800c04 	movi	r2,48
 4008e00:	d8c01d45 	stb	r3,117(sp)
 4008e04:	d8801d05 	stb	r2,116(sp)
 4008e08:	d8001d85 	stb	zero,118(sp)
 4008e0c:	a0c00094 	ori	r3,r20,2
 4008e10:	4800a916 	blt	r9,zero,40090b8 <___vfiprintf_internal_r+0x1314>
 4008e14:	00bfdfc4 	movi	r2,-129
 4008e18:	a096703a 	and	r11,r20,r2
 4008e1c:	5d000094 	ori	r20,r11,2
 4008e20:	0039883a 	mov	fp,zero
 4008e24:	003f9706 	br	4008c84 <__alt_mem_SRAM+0xfbfe8c84>
 4008e28:	8025883a 	mov	r18,r16
 4008e2c:	003c2e06 	br	4007ee8 <__alt_mem_SRAM+0xfbfe7ee8>
 4008e30:	00810074 	movhi	r2,1025
 4008e34:	1082ec04 	addi	r2,r2,2992
 4008e38:	0039883a 	mov	fp,zero
 4008e3c:	d8802615 	stw	r2,152(sp)
 4008e40:	003f9006 	br	4008c84 <__alt_mem_SRAM+0xfbfe8c84>
 4008e44:	04a5c83a 	sub	r18,zero,r18
 4008e48:	07000b44 	movi	fp,45
 4008e4c:	9004c03a 	cmpne	r2,r18,zero
 4008e50:	04e7c83a 	sub	r19,zero,r19
 4008e54:	df001d85 	stb	fp,118(sp)
 4008e58:	98a7c83a 	sub	r19,r19,r2
 4008e5c:	48009f16 	blt	r9,zero,40090dc <___vfiprintf_internal_r+0x1338>
 4008e60:	00bfdfc4 	movi	r2,-129
 4008e64:	a0a8703a 	and	r20,r20,r2
 4008e68:	003dd006 	br	40085ac <__alt_mem_SRAM+0xfbfe85ac>
 4008e6c:	70004c26 	beq	r14,zero,4008fa0 <___vfiprintf_internal_r+0x11fc>
 4008e70:	00800084 	movi	r2,2
 4008e74:	d8c01d04 	addi	r3,sp,116
 4008e78:	d8c00015 	stw	r3,0(sp)
 4008e7c:	d8800115 	stw	r2,4(sp)
 4008e80:	01000044 	movi	r4,1
 4008e84:	d811883a 	mov	r8,sp
 4008e88:	003f7306 	br	4008c58 <__alt_mem_SRAM+0xfbfe8c58>
 4008e8c:	a080100c 	andi	r2,r20,64
 4008e90:	da802217 	ldw	r10,136(sp)
 4008e94:	103e0626 	beq	r2,zero,40086b0 <__alt_mem_SRAM+0xfbfe86b0>
 4008e98:	5480000f 	ldh	r18,0(r10)
 4008e9c:	52800104 	addi	r10,r10,4
 4008ea0:	da802215 	stw	r10,136(sp)
 4008ea4:	9027d7fa 	srai	r19,r18,31
 4008ea8:	9805883a 	mov	r2,r19
 4008eac:	003db806 	br	4008590 <__alt_mem_SRAM+0xfbfe8590>
 4008eb0:	a080040c 	andi	r2,r20,16
 4008eb4:	1000091e 	bne	r2,zero,4008edc <___vfiprintf_internal_r+0x1138>
 4008eb8:	a2c0100c 	andi	r11,r20,64
 4008ebc:	58000726 	beq	r11,zero,4008edc <___vfiprintf_internal_r+0x1138>
 4008ec0:	da802217 	ldw	r10,136(sp)
 4008ec4:	50800017 	ldw	r2,0(r10)
 4008ec8:	52800104 	addi	r10,r10,4
 4008ecc:	da802215 	stw	r10,136(sp)
 4008ed0:	da802317 	ldw	r10,140(sp)
 4008ed4:	1280000d 	sth	r10,0(r2)
 4008ed8:	003be706 	br	4007e78 <__alt_mem_SRAM+0xfbfe7e78>
 4008edc:	da802217 	ldw	r10,136(sp)
 4008ee0:	50800017 	ldw	r2,0(r10)
 4008ee4:	52800104 	addi	r10,r10,4
 4008ee8:	da802215 	stw	r10,136(sp)
 4008eec:	da802317 	ldw	r10,140(sp)
 4008ef0:	12800015 	stw	r10,0(r2)
 4008ef4:	003be006 	br	4007e78 <__alt_mem_SRAM+0xfbfe7e78>
 4008ef8:	a080100c 	andi	r2,r20,64
 4008efc:	da802217 	ldw	r10,136(sp)
 4008f00:	10003026 	beq	r2,zero,4008fc4 <___vfiprintf_internal_r+0x1220>
 4008f04:	5480000b 	ldhu	r18,0(r10)
 4008f08:	52800104 	addi	r10,r10,4
 4008f0c:	0027883a 	mov	r19,zero
 4008f10:	da802215 	stw	r10,136(sp)
 4008f14:	003d8006 	br	4008518 <__alt_mem_SRAM+0xfbfe8518>
 4008f18:	80c00007 	ldb	r3,0(r16)
 4008f1c:	003c0006 	br	4007f20 <__alt_mem_SRAM+0xfbfe7f20>
 4008f20:	a080100c 	andi	r2,r20,64
 4008f24:	d8001d85 	stb	zero,118(sp)
 4008f28:	da802217 	ldw	r10,136(sp)
 4008f2c:	1000201e 	bne	r2,zero,4008fb0 <___vfiprintf_internal_r+0x120c>
 4008f30:	50800104 	addi	r2,r10,4
 4008f34:	54800017 	ldw	r18,0(r10)
 4008f38:	0027883a 	mov	r19,zero
 4008f3c:	483def0e 	bge	r9,zero,40086fc <__alt_mem_SRAM+0xfbfe86fc>
 4008f40:	94c6b03a 	or	r3,r18,r19
 4008f44:	d8802215 	stw	r2,136(sp)
 4008f48:	183d4e1e 	bne	r3,zero,4008484 <__alt_mem_SRAM+0xfbfe8484>
 4008f4c:	0039883a 	mov	fp,zero
 4008f50:	0005883a 	mov	r2,zero
 4008f54:	003e0606 	br	4008770 <__alt_mem_SRAM+0xfbfe8770>
 4008f58:	d9402117 	ldw	r5,132(sp)
 4008f5c:	d9002017 	ldw	r4,128(sp)
 4008f60:	d9801a04 	addi	r6,sp,104
 4008f64:	da402c15 	stw	r9,176(sp)
 4008f68:	db802a15 	stw	r14,168(sp)
 4008f6c:	4007c900 	call	4007c90 <__sprint_r.part.0>
 4008f70:	da402c17 	ldw	r9,176(sp)
 4008f74:	db802a17 	ldw	r14,168(sp)
 4008f78:	103ede1e 	bne	r2,zero,4008af4 <__alt_mem_SRAM+0xfbfe8af4>
 4008f7c:	d9401b17 	ldw	r5,108(sp)
 4008f80:	d8801c17 	ldw	r2,112(sp)
 4008f84:	d811883a 	mov	r8,sp
 4008f88:	29000044 	addi	r4,r5,1
 4008f8c:	003e7406 	br	4008960 <__alt_mem_SRAM+0xfbfe8960>
 4008f90:	00bfffc4 	movi	r2,-1
 4008f94:	003c5806 	br	40080f8 <__alt_mem_SRAM+0xfbfe80f8>
 4008f98:	d811883a 	mov	r8,sp
 4008f9c:	003ee806 	br	4008b40 <__alt_mem_SRAM+0xfbfe8b40>
 4008fa0:	000b883a 	mov	r5,zero
 4008fa4:	01000044 	movi	r4,1
 4008fa8:	d811883a 	mov	r8,sp
 4008fac:	003e7c06 	br	40089a0 <__alt_mem_SRAM+0xfbfe89a0>
 4008fb0:	50800104 	addi	r2,r10,4
 4008fb4:	5480000b 	ldhu	r18,0(r10)
 4008fb8:	0027883a 	mov	r19,zero
 4008fbc:	483dcf0e 	bge	r9,zero,40086fc <__alt_mem_SRAM+0xfbfe86fc>
 4008fc0:	003fdf06 	br	4008f40 <__alt_mem_SRAM+0xfbfe8f40>
 4008fc4:	54800017 	ldw	r18,0(r10)
 4008fc8:	52800104 	addi	r10,r10,4
 4008fcc:	0027883a 	mov	r19,zero
 4008fd0:	da802215 	stw	r10,136(sp)
 4008fd4:	003d5006 	br	4008518 <__alt_mem_SRAM+0xfbfe8518>
 4008fd8:	50800104 	addi	r2,r10,4
 4008fdc:	5480000b 	ldhu	r18,0(r10)
 4008fe0:	0027883a 	mov	r19,zero
 4008fe4:	483f7d0e 	bge	r9,zero,4008ddc <__alt_mem_SRAM+0xfbfe8ddc>
 4008fe8:	003ddc06 	br	400875c <__alt_mem_SRAM+0xfbfe875c>
 4008fec:	d8c02215 	stw	r3,136(sp)
 4008ff0:	0039883a 	mov	fp,zero
 4008ff4:	003ddb06 	br	4008764 <__alt_mem_SRAM+0xfbfe8764>
 4008ff8:	02810074 	movhi	r10,1025
 4008ffc:	52834d04 	addi	r10,r10,3380
 4009000:	da802415 	stw	r10,144(sp)
 4009004:	003e8306 	br	4008a14 <__alt_mem_SRAM+0xfbfe8a14>
 4009008:	d8801c17 	ldw	r2,112(sp)
 400900c:	dd002117 	ldw	r20,132(sp)
 4009010:	103eb926 	beq	r2,zero,4008af8 <__alt_mem_SRAM+0xfbfe8af8>
 4009014:	d9002017 	ldw	r4,128(sp)
 4009018:	d9801a04 	addi	r6,sp,104
 400901c:	a00b883a 	mov	r5,r20
 4009020:	4007c900 	call	4007c90 <__sprint_r.part.0>
 4009024:	003eb406 	br	4008af8 <__alt_mem_SRAM+0xfbfe8af8>
 4009028:	80c00043 	ldbu	r3,1(r16)
 400902c:	a5000814 	ori	r20,r20,32
 4009030:	84000044 	addi	r16,r16,1
 4009034:	18c03fcc 	andi	r3,r3,255
 4009038:	18c0201c 	xori	r3,r3,128
 400903c:	18ffe004 	addi	r3,r3,-128
 4009040:	003bb706 	br	4007f20 <__alt_mem_SRAM+0xfbfe7f20>
 4009044:	a809883a 	mov	r4,r21
 4009048:	d8c02a15 	stw	r3,168(sp)
 400904c:	da002b15 	stw	r8,172(sp)
 4009050:	40006f80 	call	40006f8 <strlen>
 4009054:	d8c02a17 	ldw	r3,168(sp)
 4009058:	1027883a 	mov	r19,r2
 400905c:	df001d83 	ldbu	fp,118(sp)
 4009060:	d8c02215 	stw	r3,136(sp)
 4009064:	0013883a 	mov	r9,zero
 4009068:	da002b17 	ldw	r8,172(sp)
 400906c:	003c4d06 	br	40081a4 <__alt_mem_SRAM+0xfbfe81a4>
 4009070:	d9402117 	ldw	r5,132(sp)
 4009074:	d9002017 	ldw	r4,128(sp)
 4009078:	d9801a04 	addi	r6,sp,104
 400907c:	da402c15 	stw	r9,176(sp)
 4009080:	4007c900 	call	4007c90 <__sprint_r.part.0>
 4009084:	da402c17 	ldw	r9,176(sp)
 4009088:	103e9a1e 	bne	r2,zero,4008af4 <__alt_mem_SRAM+0xfbfe8af4>
 400908c:	d9401b17 	ldw	r5,108(sp)
 4009090:	d8801c17 	ldw	r2,112(sp)
 4009094:	d811883a 	mov	r8,sp
 4009098:	29000044 	addi	r4,r5,1
 400909c:	003e4206 	br	40089a8 <__alt_mem_SRAM+0xfbfe89a8>
 40090a0:	d9401b17 	ldw	r5,108(sp)
 40090a4:	01010074 	movhi	r4,1025
 40090a8:	21035104 	addi	r4,r4,3396
 40090ac:	d9002415 	stw	r4,144(sp)
 40090b0:	29400044 	addi	r5,r5,1
 40090b4:	003c6d06 	br	400826c <__alt_mem_SRAM+0xfbfe826c>
 40090b8:	0039883a 	mov	fp,zero
 40090bc:	00800084 	movi	r2,2
 40090c0:	10803fcc 	andi	r2,r2,255
 40090c4:	01000044 	movi	r4,1
 40090c8:	11001e26 	beq	r2,r4,4009144 <___vfiprintf_internal_r+0x13a0>
 40090cc:	01000084 	movi	r4,2
 40090d0:	11001e1e 	bne	r2,r4,400914c <___vfiprintf_internal_r+0x13a8>
 40090d4:	1829883a 	mov	r20,r3
 40090d8:	003eea06 	br	4008c84 <__alt_mem_SRAM+0xfbfe8c84>
 40090dc:	a007883a 	mov	r3,r20
 40090e0:	00800044 	movi	r2,1
 40090e4:	003ff606 	br	40090c0 <__alt_mem_SRAM+0xfbfe90c0>
 40090e8:	00800184 	movi	r2,6
 40090ec:	1240012e 	bgeu	r2,r9,40090f4 <___vfiprintf_internal_r+0x1350>
 40090f0:	1013883a 	mov	r9,r2
 40090f4:	4827883a 	mov	r19,r9
 40090f8:	4825883a 	mov	r18,r9
 40090fc:	48001516 	blt	r9,zero,4009154 <___vfiprintf_internal_r+0x13b0>
 4009100:	05410074 	movhi	r21,1025
 4009104:	d8c02215 	stw	r3,136(sp)
 4009108:	ad42f104 	addi	r21,r21,3012
 400910c:	003d1406 	br	4008560 <__alt_mem_SRAM+0xfbfe8560>
 4009110:	02810074 	movhi	r10,1025
 4009114:	52834d04 	addi	r10,r10,3380
 4009118:	da802415 	stw	r10,144(sp)
 400911c:	200d883a 	mov	r6,r4
 4009120:	003c9106 	br	4008368 <__alt_mem_SRAM+0xfbfe8368>
 4009124:	5021883a 	mov	r16,r10
 4009128:	0013883a 	mov	r9,zero
 400912c:	003b7d06 	br	4007f24 <__alt_mem_SRAM+0xfbfe7f24>
 4009130:	4827883a 	mov	r19,r9
 4009134:	df001d83 	ldbu	fp,118(sp)
 4009138:	d8c02215 	stw	r3,136(sp)
 400913c:	0013883a 	mov	r9,zero
 4009140:	003c1806 	br	40081a4 <__alt_mem_SRAM+0xfbfe81a4>
 4009144:	1829883a 	mov	r20,r3
 4009148:	003d1806 	br	40085ac <__alt_mem_SRAM+0xfbfe85ac>
 400914c:	1829883a 	mov	r20,r3
 4009150:	003ccd06 	br	4008488 <__alt_mem_SRAM+0xfbfe8488>
 4009154:	0025883a 	mov	r18,zero
 4009158:	003fe906 	br	4009100 <__alt_mem_SRAM+0xfbfe9100>
 400915c:	d8802217 	ldw	r2,136(sp)
 4009160:	80c00043 	ldbu	r3,1(r16)
 4009164:	5021883a 	mov	r16,r10
 4009168:	12400017 	ldw	r9,0(r2)
 400916c:	10800104 	addi	r2,r2,4
 4009170:	d8802215 	stw	r2,136(sp)
 4009174:	483faf0e 	bge	r9,zero,4009034 <__alt_mem_SRAM+0xfbfe9034>
 4009178:	18c03fcc 	andi	r3,r3,255
 400917c:	18c0201c 	xori	r3,r3,128
 4009180:	027fffc4 	movi	r9,-1
 4009184:	18ffe004 	addi	r3,r3,-128
 4009188:	003b6506 	br	4007f20 <__alt_mem_SRAM+0xfbfe7f20>
 400918c:	d9c01d85 	stb	r7,118(sp)
 4009190:	003ca006 	br	4008414 <__alt_mem_SRAM+0xfbfe8414>
 4009194:	d9c01d85 	stb	r7,118(sp)
 4009198:	003cad06 	br	4008450 <__alt_mem_SRAM+0xfbfe8450>
 400919c:	d9c01d85 	stb	r7,118(sp)
 40091a0:	003d7d06 	br	4008798 <__alt_mem_SRAM+0xfbfe8798>
 40091a4:	d9c01d85 	stb	r7,118(sp)
 40091a8:	003d5f06 	br	4008728 <__alt_mem_SRAM+0xfbfe8728>
 40091ac:	a080004c 	andi	r2,r20,1
 40091b0:	0039883a 	mov	fp,zero
 40091b4:	10000526 	beq	r2,zero,40091cc <___vfiprintf_internal_r+0x1428>
 40091b8:	00800c04 	movi	r2,48
 40091bc:	d88019c5 	stb	r2,103(sp)
 40091c0:	dcc02717 	ldw	r19,156(sp)
 40091c4:	dd4019c4 	addi	r21,sp,103
 40091c8:	003bf606 	br	40081a4 <__alt_mem_SRAM+0xfbfe81a4>
 40091cc:	0027883a 	mov	r19,zero
 40091d0:	dd401a04 	addi	r21,sp,104
 40091d4:	003bf306 	br	40081a4 <__alt_mem_SRAM+0xfbfe81a4>
 40091d8:	d9c01d85 	stb	r7,118(sp)
 40091dc:	003dc806 	br	4008900 <__alt_mem_SRAM+0xfbfe8900>
 40091e0:	d9c01d85 	stb	r7,118(sp)
 40091e4:	003d3a06 	br	40086d0 <__alt_mem_SRAM+0xfbfe86d0>
 40091e8:	d9c01d85 	stb	r7,118(sp)
 40091ec:	003d2a06 	br	4008698 <__alt_mem_SRAM+0xfbfe8698>
 40091f0:	d9c01d85 	stb	r7,118(sp)
 40091f4:	003cde06 	br	4008570 <__alt_mem_SRAM+0xfbfe8570>
 40091f8:	d9c01d85 	stb	r7,118(sp)
 40091fc:	003cbc06 	br	40084f0 <__alt_mem_SRAM+0xfbfe84f0>

04009200 <__vfiprintf_internal>:
 4009200:	00810074 	movhi	r2,1025
 4009204:	108a9904 	addi	r2,r2,10852
 4009208:	300f883a 	mov	r7,r6
 400920c:	280d883a 	mov	r6,r5
 4009210:	200b883a 	mov	r5,r4
 4009214:	11000017 	ldw	r4,0(r2)
 4009218:	4007da41 	jmpi	4007da4 <___vfiprintf_internal_r>

0400921c <__sbprintf>:
 400921c:	2880030b 	ldhu	r2,12(r5)
 4009220:	2ac01917 	ldw	r11,100(r5)
 4009224:	2a80038b 	ldhu	r10,14(r5)
 4009228:	2a400717 	ldw	r9,28(r5)
 400922c:	2a000917 	ldw	r8,36(r5)
 4009230:	defee204 	addi	sp,sp,-1144
 4009234:	00c10004 	movi	r3,1024
 4009238:	dc011a15 	stw	r16,1128(sp)
 400923c:	10bfff4c 	andi	r2,r2,65533
 4009240:	2821883a 	mov	r16,r5
 4009244:	d8cb883a 	add	r5,sp,r3
 4009248:	dc811c15 	stw	r18,1136(sp)
 400924c:	dc411b15 	stw	r17,1132(sp)
 4009250:	dfc11d15 	stw	ra,1140(sp)
 4009254:	2025883a 	mov	r18,r4
 4009258:	d881030d 	sth	r2,1036(sp)
 400925c:	dac11915 	stw	r11,1124(sp)
 4009260:	da81038d 	sth	r10,1038(sp)
 4009264:	da410715 	stw	r9,1052(sp)
 4009268:	da010915 	stw	r8,1060(sp)
 400926c:	dec10015 	stw	sp,1024(sp)
 4009270:	dec10415 	stw	sp,1040(sp)
 4009274:	d8c10215 	stw	r3,1032(sp)
 4009278:	d8c10515 	stw	r3,1044(sp)
 400927c:	d8010615 	stw	zero,1048(sp)
 4009280:	4007da40 	call	4007da4 <___vfiprintf_internal_r>
 4009284:	1023883a 	mov	r17,r2
 4009288:	10000416 	blt	r2,zero,400929c <__sbprintf+0x80>
 400928c:	d9410004 	addi	r5,sp,1024
 4009290:	9009883a 	mov	r4,r18
 4009294:	40046580 	call	4004658 <_fflush_r>
 4009298:	10000d1e 	bne	r2,zero,40092d0 <__sbprintf+0xb4>
 400929c:	d881030b 	ldhu	r2,1036(sp)
 40092a0:	1080100c 	andi	r2,r2,64
 40092a4:	10000326 	beq	r2,zero,40092b4 <__sbprintf+0x98>
 40092a8:	8080030b 	ldhu	r2,12(r16)
 40092ac:	10801014 	ori	r2,r2,64
 40092b0:	8080030d 	sth	r2,12(r16)
 40092b4:	8805883a 	mov	r2,r17
 40092b8:	dfc11d17 	ldw	ra,1140(sp)
 40092bc:	dc811c17 	ldw	r18,1136(sp)
 40092c0:	dc411b17 	ldw	r17,1132(sp)
 40092c4:	dc011a17 	ldw	r16,1128(sp)
 40092c8:	dec11e04 	addi	sp,sp,1144
 40092cc:	f800283a 	ret
 40092d0:	047fffc4 	movi	r17,-1
 40092d4:	003ff106 	br	400929c <__alt_mem_SRAM+0xfbfe929c>

040092d8 <_write_r>:
 40092d8:	defffd04 	addi	sp,sp,-12
 40092dc:	2805883a 	mov	r2,r5
 40092e0:	dc000015 	stw	r16,0(sp)
 40092e4:	04010074 	movhi	r16,1025
 40092e8:	dc400115 	stw	r17,4(sp)
 40092ec:	300b883a 	mov	r5,r6
 40092f0:	84119e04 	addi	r16,r16,18040
 40092f4:	2023883a 	mov	r17,r4
 40092f8:	380d883a 	mov	r6,r7
 40092fc:	1009883a 	mov	r4,r2
 4009300:	dfc00215 	stw	ra,8(sp)
 4009304:	80000015 	stw	zero,0(r16)
 4009308:	400d9c40 	call	400d9c4 <write>
 400930c:	00ffffc4 	movi	r3,-1
 4009310:	10c00526 	beq	r2,r3,4009328 <_write_r+0x50>
 4009314:	dfc00217 	ldw	ra,8(sp)
 4009318:	dc400117 	ldw	r17,4(sp)
 400931c:	dc000017 	ldw	r16,0(sp)
 4009320:	dec00304 	addi	sp,sp,12
 4009324:	f800283a 	ret
 4009328:	80c00017 	ldw	r3,0(r16)
 400932c:	183ff926 	beq	r3,zero,4009314 <__alt_mem_SRAM+0xfbfe9314>
 4009330:	88c00015 	stw	r3,0(r17)
 4009334:	003ff706 	br	4009314 <__alt_mem_SRAM+0xfbfe9314>

04009338 <_close_r>:
 4009338:	defffd04 	addi	sp,sp,-12
 400933c:	dc000015 	stw	r16,0(sp)
 4009340:	04010074 	movhi	r16,1025
 4009344:	dc400115 	stw	r17,4(sp)
 4009348:	84119e04 	addi	r16,r16,18040
 400934c:	2023883a 	mov	r17,r4
 4009350:	2809883a 	mov	r4,r5
 4009354:	dfc00215 	stw	ra,8(sp)
 4009358:	80000015 	stw	zero,0(r16)
 400935c:	400cf140 	call	400cf14 <close>
 4009360:	00ffffc4 	movi	r3,-1
 4009364:	10c00526 	beq	r2,r3,400937c <_close_r+0x44>
 4009368:	dfc00217 	ldw	ra,8(sp)
 400936c:	dc400117 	ldw	r17,4(sp)
 4009370:	dc000017 	ldw	r16,0(sp)
 4009374:	dec00304 	addi	sp,sp,12
 4009378:	f800283a 	ret
 400937c:	80c00017 	ldw	r3,0(r16)
 4009380:	183ff926 	beq	r3,zero,4009368 <__alt_mem_SRAM+0xfbfe9368>
 4009384:	88c00015 	stw	r3,0(r17)
 4009388:	003ff706 	br	4009368 <__alt_mem_SRAM+0xfbfe9368>

0400938c <_calloc_r>:
 400938c:	298b383a 	mul	r5,r5,r6
 4009390:	defffe04 	addi	sp,sp,-8
 4009394:	dfc00115 	stw	ra,4(sp)
 4009398:	dc000015 	stw	r16,0(sp)
 400939c:	40057940 	call	4005794 <_malloc_r>
 40093a0:	10002926 	beq	r2,zero,4009448 <_calloc_r+0xbc>
 40093a4:	11bfff17 	ldw	r6,-4(r2)
 40093a8:	1021883a 	mov	r16,r2
 40093ac:	00bfff04 	movi	r2,-4
 40093b0:	308c703a 	and	r6,r6,r2
 40093b4:	00c00904 	movi	r3,36
 40093b8:	308d883a 	add	r6,r6,r2
 40093bc:	19801636 	bltu	r3,r6,4009418 <_calloc_r+0x8c>
 40093c0:	008004c4 	movi	r2,19
 40093c4:	11800b2e 	bgeu	r2,r6,40093f4 <_calloc_r+0x68>
 40093c8:	80000015 	stw	zero,0(r16)
 40093cc:	80000115 	stw	zero,4(r16)
 40093d0:	008006c4 	movi	r2,27
 40093d4:	11801a2e 	bgeu	r2,r6,4009440 <_calloc_r+0xb4>
 40093d8:	80000215 	stw	zero,8(r16)
 40093dc:	80000315 	stw	zero,12(r16)
 40093e0:	30c0151e 	bne	r6,r3,4009438 <_calloc_r+0xac>
 40093e4:	80000415 	stw	zero,16(r16)
 40093e8:	80800604 	addi	r2,r16,24
 40093ec:	80000515 	stw	zero,20(r16)
 40093f0:	00000106 	br	40093f8 <_calloc_r+0x6c>
 40093f4:	8005883a 	mov	r2,r16
 40093f8:	10000015 	stw	zero,0(r2)
 40093fc:	10000115 	stw	zero,4(r2)
 4009400:	10000215 	stw	zero,8(r2)
 4009404:	8005883a 	mov	r2,r16
 4009408:	dfc00117 	ldw	ra,4(sp)
 400940c:	dc000017 	ldw	r16,0(sp)
 4009410:	dec00204 	addi	sp,sp,8
 4009414:	f800283a 	ret
 4009418:	000b883a 	mov	r5,zero
 400941c:	8009883a 	mov	r4,r16
 4009420:	40063280 	call	4006328 <memset>
 4009424:	8005883a 	mov	r2,r16
 4009428:	dfc00117 	ldw	ra,4(sp)
 400942c:	dc000017 	ldw	r16,0(sp)
 4009430:	dec00204 	addi	sp,sp,8
 4009434:	f800283a 	ret
 4009438:	80800404 	addi	r2,r16,16
 400943c:	003fee06 	br	40093f8 <__alt_mem_SRAM+0xfbfe93f8>
 4009440:	80800204 	addi	r2,r16,8
 4009444:	003fec06 	br	40093f8 <__alt_mem_SRAM+0xfbfe93f8>
 4009448:	0005883a 	mov	r2,zero
 400944c:	003fee06 	br	4009408 <__alt_mem_SRAM+0xfbfe9408>

04009450 <_fclose_r>:
 4009450:	28003926 	beq	r5,zero,4009538 <_fclose_r+0xe8>
 4009454:	defffc04 	addi	sp,sp,-16
 4009458:	dc400115 	stw	r17,4(sp)
 400945c:	dc000015 	stw	r16,0(sp)
 4009460:	dfc00315 	stw	ra,12(sp)
 4009464:	dc800215 	stw	r18,8(sp)
 4009468:	2023883a 	mov	r17,r4
 400946c:	2821883a 	mov	r16,r5
 4009470:	20000226 	beq	r4,zero,400947c <_fclose_r+0x2c>
 4009474:	20800e17 	ldw	r2,56(r4)
 4009478:	10002726 	beq	r2,zero,4009518 <_fclose_r+0xc8>
 400947c:	8080030f 	ldh	r2,12(r16)
 4009480:	1000071e 	bne	r2,zero,40094a0 <_fclose_r+0x50>
 4009484:	0005883a 	mov	r2,zero
 4009488:	dfc00317 	ldw	ra,12(sp)
 400948c:	dc800217 	ldw	r18,8(sp)
 4009490:	dc400117 	ldw	r17,4(sp)
 4009494:	dc000017 	ldw	r16,0(sp)
 4009498:	dec00404 	addi	sp,sp,16
 400949c:	f800283a 	ret
 40094a0:	800b883a 	mov	r5,r16
 40094a4:	8809883a 	mov	r4,r17
 40094a8:	400443c0 	call	400443c <__sflush_r>
 40094ac:	1025883a 	mov	r18,r2
 40094b0:	80800b17 	ldw	r2,44(r16)
 40094b4:	10000426 	beq	r2,zero,40094c8 <_fclose_r+0x78>
 40094b8:	81400717 	ldw	r5,28(r16)
 40094bc:	8809883a 	mov	r4,r17
 40094c0:	103ee83a 	callr	r2
 40094c4:	10001616 	blt	r2,zero,4009520 <_fclose_r+0xd0>
 40094c8:	8080030b 	ldhu	r2,12(r16)
 40094cc:	1080200c 	andi	r2,r2,128
 40094d0:	1000151e 	bne	r2,zero,4009528 <_fclose_r+0xd8>
 40094d4:	81400c17 	ldw	r5,48(r16)
 40094d8:	28000526 	beq	r5,zero,40094f0 <_fclose_r+0xa0>
 40094dc:	80801004 	addi	r2,r16,64
 40094e0:	28800226 	beq	r5,r2,40094ec <_fclose_r+0x9c>
 40094e4:	8809883a 	mov	r4,r17
 40094e8:	4004ba80 	call	4004ba8 <_free_r>
 40094ec:	80000c15 	stw	zero,48(r16)
 40094f0:	81401117 	ldw	r5,68(r16)
 40094f4:	28000326 	beq	r5,zero,4009504 <_fclose_r+0xb4>
 40094f8:	8809883a 	mov	r4,r17
 40094fc:	4004ba80 	call	4004ba8 <_free_r>
 4009500:	80001115 	stw	zero,68(r16)
 4009504:	4004a440 	call	4004a44 <__sfp_lock_acquire>
 4009508:	8000030d 	sth	zero,12(r16)
 400950c:	4004a480 	call	4004a48 <__sfp_lock_release>
 4009510:	9005883a 	mov	r2,r18
 4009514:	003fdc06 	br	4009488 <__alt_mem_SRAM+0xfbfe9488>
 4009518:	4004a340 	call	4004a34 <__sinit>
 400951c:	003fd706 	br	400947c <__alt_mem_SRAM+0xfbfe947c>
 4009520:	04bfffc4 	movi	r18,-1
 4009524:	003fe806 	br	40094c8 <__alt_mem_SRAM+0xfbfe94c8>
 4009528:	81400417 	ldw	r5,16(r16)
 400952c:	8809883a 	mov	r4,r17
 4009530:	4004ba80 	call	4004ba8 <_free_r>
 4009534:	003fe706 	br	40094d4 <__alt_mem_SRAM+0xfbfe94d4>
 4009538:	0005883a 	mov	r2,zero
 400953c:	f800283a 	ret

04009540 <fclose>:
 4009540:	00810074 	movhi	r2,1025
 4009544:	108a9904 	addi	r2,r2,10852
 4009548:	200b883a 	mov	r5,r4
 400954c:	11000017 	ldw	r4,0(r2)
 4009550:	40094501 	jmpi	4009450 <_fclose_r>

04009554 <__fputwc>:
 4009554:	defff804 	addi	sp,sp,-32
 4009558:	dcc00415 	stw	r19,16(sp)
 400955c:	dc800315 	stw	r18,12(sp)
 4009560:	dc000115 	stw	r16,4(sp)
 4009564:	dfc00715 	stw	ra,28(sp)
 4009568:	dd400615 	stw	r21,24(sp)
 400956c:	dd000515 	stw	r20,20(sp)
 4009570:	dc400215 	stw	r17,8(sp)
 4009574:	2027883a 	mov	r19,r4
 4009578:	2825883a 	mov	r18,r5
 400957c:	3021883a 	mov	r16,r6
 4009580:	40055840 	call	4005584 <__locale_mb_cur_max>
 4009584:	00c00044 	movi	r3,1
 4009588:	10c03e26 	beq	r2,r3,4009684 <__fputwc+0x130>
 400958c:	81c01704 	addi	r7,r16,92
 4009590:	900d883a 	mov	r6,r18
 4009594:	d80b883a 	mov	r5,sp
 4009598:	9809883a 	mov	r4,r19
 400959c:	4009a240 	call	4009a24 <_wcrtomb_r>
 40095a0:	1029883a 	mov	r20,r2
 40095a4:	00bfffc4 	movi	r2,-1
 40095a8:	a0802026 	beq	r20,r2,400962c <__fputwc+0xd8>
 40095ac:	d9400003 	ldbu	r5,0(sp)
 40095b0:	a0001c26 	beq	r20,zero,4009624 <__fputwc+0xd0>
 40095b4:	0023883a 	mov	r17,zero
 40095b8:	05400284 	movi	r21,10
 40095bc:	00000906 	br	40095e4 <__fputwc+0x90>
 40095c0:	80800017 	ldw	r2,0(r16)
 40095c4:	11400005 	stb	r5,0(r2)
 40095c8:	80c00017 	ldw	r3,0(r16)
 40095cc:	18c00044 	addi	r3,r3,1
 40095d0:	80c00015 	stw	r3,0(r16)
 40095d4:	8c400044 	addi	r17,r17,1
 40095d8:	dc45883a 	add	r2,sp,r17
 40095dc:	8d00112e 	bgeu	r17,r20,4009624 <__fputwc+0xd0>
 40095e0:	11400003 	ldbu	r5,0(r2)
 40095e4:	80c00217 	ldw	r3,8(r16)
 40095e8:	18ffffc4 	addi	r3,r3,-1
 40095ec:	80c00215 	stw	r3,8(r16)
 40095f0:	183ff30e 	bge	r3,zero,40095c0 <__alt_mem_SRAM+0xfbfe95c0>
 40095f4:	80800617 	ldw	r2,24(r16)
 40095f8:	18801916 	blt	r3,r2,4009660 <__fputwc+0x10c>
 40095fc:	80800017 	ldw	r2,0(r16)
 4009600:	11400005 	stb	r5,0(r2)
 4009604:	80800017 	ldw	r2,0(r16)
 4009608:	10c00003 	ldbu	r3,0(r2)
 400960c:	10800044 	addi	r2,r2,1
 4009610:	1d402326 	beq	r3,r21,40096a0 <__fputwc+0x14c>
 4009614:	80800015 	stw	r2,0(r16)
 4009618:	8c400044 	addi	r17,r17,1
 400961c:	dc45883a 	add	r2,sp,r17
 4009620:	8d3fef36 	bltu	r17,r20,40095e0 <__alt_mem_SRAM+0xfbfe95e0>
 4009624:	9005883a 	mov	r2,r18
 4009628:	00000406 	br	400963c <__fputwc+0xe8>
 400962c:	80c0030b 	ldhu	r3,12(r16)
 4009630:	a005883a 	mov	r2,r20
 4009634:	18c01014 	ori	r3,r3,64
 4009638:	80c0030d 	sth	r3,12(r16)
 400963c:	dfc00717 	ldw	ra,28(sp)
 4009640:	dd400617 	ldw	r21,24(sp)
 4009644:	dd000517 	ldw	r20,20(sp)
 4009648:	dcc00417 	ldw	r19,16(sp)
 400964c:	dc800317 	ldw	r18,12(sp)
 4009650:	dc400217 	ldw	r17,8(sp)
 4009654:	dc000117 	ldw	r16,4(sp)
 4009658:	dec00804 	addi	sp,sp,32
 400965c:	f800283a 	ret
 4009660:	800d883a 	mov	r6,r16
 4009664:	29403fcc 	andi	r5,r5,255
 4009668:	9809883a 	mov	r4,r19
 400966c:	40098cc0 	call	40098cc <__swbuf_r>
 4009670:	10bfffe0 	cmpeqi	r2,r2,-1
 4009674:	10803fcc 	andi	r2,r2,255
 4009678:	103fd626 	beq	r2,zero,40095d4 <__alt_mem_SRAM+0xfbfe95d4>
 400967c:	00bfffc4 	movi	r2,-1
 4009680:	003fee06 	br	400963c <__alt_mem_SRAM+0xfbfe963c>
 4009684:	90ffffc4 	addi	r3,r18,-1
 4009688:	01003f84 	movi	r4,254
 400968c:	20ffbf36 	bltu	r4,r3,400958c <__alt_mem_SRAM+0xfbfe958c>
 4009690:	900b883a 	mov	r5,r18
 4009694:	dc800005 	stb	r18,0(sp)
 4009698:	1029883a 	mov	r20,r2
 400969c:	003fc506 	br	40095b4 <__alt_mem_SRAM+0xfbfe95b4>
 40096a0:	800d883a 	mov	r6,r16
 40096a4:	a80b883a 	mov	r5,r21
 40096a8:	9809883a 	mov	r4,r19
 40096ac:	40098cc0 	call	40098cc <__swbuf_r>
 40096b0:	10bfffe0 	cmpeqi	r2,r2,-1
 40096b4:	003fef06 	br	4009674 <__alt_mem_SRAM+0xfbfe9674>

040096b8 <_fputwc_r>:
 40096b8:	3080030b 	ldhu	r2,12(r6)
 40096bc:	10c8000c 	andi	r3,r2,8192
 40096c0:	1800051e 	bne	r3,zero,40096d8 <_fputwc_r+0x20>
 40096c4:	30c01917 	ldw	r3,100(r6)
 40096c8:	10880014 	ori	r2,r2,8192
 40096cc:	3080030d 	sth	r2,12(r6)
 40096d0:	18880014 	ori	r2,r3,8192
 40096d4:	30801915 	stw	r2,100(r6)
 40096d8:	40095541 	jmpi	4009554 <__fputwc>

040096dc <fputwc>:
 40096dc:	00810074 	movhi	r2,1025
 40096e0:	defffc04 	addi	sp,sp,-16
 40096e4:	108a9904 	addi	r2,r2,10852
 40096e8:	dc000115 	stw	r16,4(sp)
 40096ec:	14000017 	ldw	r16,0(r2)
 40096f0:	dc400215 	stw	r17,8(sp)
 40096f4:	dfc00315 	stw	ra,12(sp)
 40096f8:	2023883a 	mov	r17,r4
 40096fc:	80000226 	beq	r16,zero,4009708 <fputwc+0x2c>
 4009700:	80800e17 	ldw	r2,56(r16)
 4009704:	10001026 	beq	r2,zero,4009748 <fputwc+0x6c>
 4009708:	2880030b 	ldhu	r2,12(r5)
 400970c:	10c8000c 	andi	r3,r2,8192
 4009710:	1800051e 	bne	r3,zero,4009728 <fputwc+0x4c>
 4009714:	28c01917 	ldw	r3,100(r5)
 4009718:	10880014 	ori	r2,r2,8192
 400971c:	2880030d 	sth	r2,12(r5)
 4009720:	18880014 	ori	r2,r3,8192
 4009724:	28801915 	stw	r2,100(r5)
 4009728:	280d883a 	mov	r6,r5
 400972c:	8009883a 	mov	r4,r16
 4009730:	880b883a 	mov	r5,r17
 4009734:	dfc00317 	ldw	ra,12(sp)
 4009738:	dc400217 	ldw	r17,8(sp)
 400973c:	dc000117 	ldw	r16,4(sp)
 4009740:	dec00404 	addi	sp,sp,16
 4009744:	40095541 	jmpi	4009554 <__fputwc>
 4009748:	8009883a 	mov	r4,r16
 400974c:	d9400015 	stw	r5,0(sp)
 4009750:	4004a340 	call	4004a34 <__sinit>
 4009754:	d9400017 	ldw	r5,0(sp)
 4009758:	003feb06 	br	4009708 <__alt_mem_SRAM+0xfbfe9708>

0400975c <_fstat_r>:
 400975c:	defffd04 	addi	sp,sp,-12
 4009760:	2805883a 	mov	r2,r5
 4009764:	dc000015 	stw	r16,0(sp)
 4009768:	04010074 	movhi	r16,1025
 400976c:	dc400115 	stw	r17,4(sp)
 4009770:	84119e04 	addi	r16,r16,18040
 4009774:	2023883a 	mov	r17,r4
 4009778:	300b883a 	mov	r5,r6
 400977c:	1009883a 	mov	r4,r2
 4009780:	dfc00215 	stw	ra,8(sp)
 4009784:	80000015 	stw	zero,0(r16)
 4009788:	400d04c0 	call	400d04c <fstat>
 400978c:	00ffffc4 	movi	r3,-1
 4009790:	10c00526 	beq	r2,r3,40097a8 <_fstat_r+0x4c>
 4009794:	dfc00217 	ldw	ra,8(sp)
 4009798:	dc400117 	ldw	r17,4(sp)
 400979c:	dc000017 	ldw	r16,0(sp)
 40097a0:	dec00304 	addi	sp,sp,12
 40097a4:	f800283a 	ret
 40097a8:	80c00017 	ldw	r3,0(r16)
 40097ac:	183ff926 	beq	r3,zero,4009794 <__alt_mem_SRAM+0xfbfe9794>
 40097b0:	88c00015 	stw	r3,0(r17)
 40097b4:	003ff706 	br	4009794 <__alt_mem_SRAM+0xfbfe9794>

040097b8 <_isatty_r>:
 40097b8:	defffd04 	addi	sp,sp,-12
 40097bc:	dc000015 	stw	r16,0(sp)
 40097c0:	04010074 	movhi	r16,1025
 40097c4:	dc400115 	stw	r17,4(sp)
 40097c8:	84119e04 	addi	r16,r16,18040
 40097cc:	2023883a 	mov	r17,r4
 40097d0:	2809883a 	mov	r4,r5
 40097d4:	dfc00215 	stw	ra,8(sp)
 40097d8:	80000015 	stw	zero,0(r16)
 40097dc:	400d3d80 	call	400d3d8 <isatty>
 40097e0:	00ffffc4 	movi	r3,-1
 40097e4:	10c00526 	beq	r2,r3,40097fc <_isatty_r+0x44>
 40097e8:	dfc00217 	ldw	ra,8(sp)
 40097ec:	dc400117 	ldw	r17,4(sp)
 40097f0:	dc000017 	ldw	r16,0(sp)
 40097f4:	dec00304 	addi	sp,sp,12
 40097f8:	f800283a 	ret
 40097fc:	80c00017 	ldw	r3,0(r16)
 4009800:	183ff926 	beq	r3,zero,40097e8 <__alt_mem_SRAM+0xfbfe97e8>
 4009804:	88c00015 	stw	r3,0(r17)
 4009808:	003ff706 	br	40097e8 <__alt_mem_SRAM+0xfbfe97e8>

0400980c <_lseek_r>:
 400980c:	defffd04 	addi	sp,sp,-12
 4009810:	2805883a 	mov	r2,r5
 4009814:	dc000015 	stw	r16,0(sp)
 4009818:	04010074 	movhi	r16,1025
 400981c:	dc400115 	stw	r17,4(sp)
 4009820:	300b883a 	mov	r5,r6
 4009824:	84119e04 	addi	r16,r16,18040
 4009828:	2023883a 	mov	r17,r4
 400982c:	380d883a 	mov	r6,r7
 4009830:	1009883a 	mov	r4,r2
 4009834:	dfc00215 	stw	ra,8(sp)
 4009838:	80000015 	stw	zero,0(r16)
 400983c:	400d5a40 	call	400d5a4 <lseek>
 4009840:	00ffffc4 	movi	r3,-1
 4009844:	10c00526 	beq	r2,r3,400985c <_lseek_r+0x50>
 4009848:	dfc00217 	ldw	ra,8(sp)
 400984c:	dc400117 	ldw	r17,4(sp)
 4009850:	dc000017 	ldw	r16,0(sp)
 4009854:	dec00304 	addi	sp,sp,12
 4009858:	f800283a 	ret
 400985c:	80c00017 	ldw	r3,0(r16)
 4009860:	183ff926 	beq	r3,zero,4009848 <__alt_mem_SRAM+0xfbfe9848>
 4009864:	88c00015 	stw	r3,0(r17)
 4009868:	003ff706 	br	4009848 <__alt_mem_SRAM+0xfbfe9848>

0400986c <_read_r>:
 400986c:	defffd04 	addi	sp,sp,-12
 4009870:	2805883a 	mov	r2,r5
 4009874:	dc000015 	stw	r16,0(sp)
 4009878:	04010074 	movhi	r16,1025
 400987c:	dc400115 	stw	r17,4(sp)
 4009880:	300b883a 	mov	r5,r6
 4009884:	84119e04 	addi	r16,r16,18040
 4009888:	2023883a 	mov	r17,r4
 400988c:	380d883a 	mov	r6,r7
 4009890:	1009883a 	mov	r4,r2
 4009894:	dfc00215 	stw	ra,8(sp)
 4009898:	80000015 	stw	zero,0(r16)
 400989c:	400d7780 	call	400d778 <read>
 40098a0:	00ffffc4 	movi	r3,-1
 40098a4:	10c00526 	beq	r2,r3,40098bc <_read_r+0x50>
 40098a8:	dfc00217 	ldw	ra,8(sp)
 40098ac:	dc400117 	ldw	r17,4(sp)
 40098b0:	dc000017 	ldw	r16,0(sp)
 40098b4:	dec00304 	addi	sp,sp,12
 40098b8:	f800283a 	ret
 40098bc:	80c00017 	ldw	r3,0(r16)
 40098c0:	183ff926 	beq	r3,zero,40098a8 <__alt_mem_SRAM+0xfbfe98a8>
 40098c4:	88c00015 	stw	r3,0(r17)
 40098c8:	003ff706 	br	40098a8 <__alt_mem_SRAM+0xfbfe98a8>

040098cc <__swbuf_r>:
 40098cc:	defffb04 	addi	sp,sp,-20
 40098d0:	dcc00315 	stw	r19,12(sp)
 40098d4:	dc800215 	stw	r18,8(sp)
 40098d8:	dc000015 	stw	r16,0(sp)
 40098dc:	dfc00415 	stw	ra,16(sp)
 40098e0:	dc400115 	stw	r17,4(sp)
 40098e4:	2025883a 	mov	r18,r4
 40098e8:	2827883a 	mov	r19,r5
 40098ec:	3021883a 	mov	r16,r6
 40098f0:	20000226 	beq	r4,zero,40098fc <__swbuf_r+0x30>
 40098f4:	20800e17 	ldw	r2,56(r4)
 40098f8:	10004226 	beq	r2,zero,4009a04 <__swbuf_r+0x138>
 40098fc:	80800617 	ldw	r2,24(r16)
 4009900:	8100030b 	ldhu	r4,12(r16)
 4009904:	80800215 	stw	r2,8(r16)
 4009908:	2080020c 	andi	r2,r4,8
 400990c:	10003626 	beq	r2,zero,40099e8 <__swbuf_r+0x11c>
 4009910:	80c00417 	ldw	r3,16(r16)
 4009914:	18003426 	beq	r3,zero,40099e8 <__swbuf_r+0x11c>
 4009918:	2088000c 	andi	r2,r4,8192
 400991c:	9c403fcc 	andi	r17,r19,255
 4009920:	10001a26 	beq	r2,zero,400998c <__swbuf_r+0xc0>
 4009924:	80800017 	ldw	r2,0(r16)
 4009928:	81000517 	ldw	r4,20(r16)
 400992c:	10c7c83a 	sub	r3,r2,r3
 4009930:	1900200e 	bge	r3,r4,40099b4 <__swbuf_r+0xe8>
 4009934:	18c00044 	addi	r3,r3,1
 4009938:	81000217 	ldw	r4,8(r16)
 400993c:	11400044 	addi	r5,r2,1
 4009940:	81400015 	stw	r5,0(r16)
 4009944:	213fffc4 	addi	r4,r4,-1
 4009948:	81000215 	stw	r4,8(r16)
 400994c:	14c00005 	stb	r19,0(r2)
 4009950:	80800517 	ldw	r2,20(r16)
 4009954:	10c01e26 	beq	r2,r3,40099d0 <__swbuf_r+0x104>
 4009958:	8080030b 	ldhu	r2,12(r16)
 400995c:	1080004c 	andi	r2,r2,1
 4009960:	10000226 	beq	r2,zero,400996c <__swbuf_r+0xa0>
 4009964:	00800284 	movi	r2,10
 4009968:	88801926 	beq	r17,r2,40099d0 <__swbuf_r+0x104>
 400996c:	8805883a 	mov	r2,r17
 4009970:	dfc00417 	ldw	ra,16(sp)
 4009974:	dcc00317 	ldw	r19,12(sp)
 4009978:	dc800217 	ldw	r18,8(sp)
 400997c:	dc400117 	ldw	r17,4(sp)
 4009980:	dc000017 	ldw	r16,0(sp)
 4009984:	dec00504 	addi	sp,sp,20
 4009988:	f800283a 	ret
 400998c:	81401917 	ldw	r5,100(r16)
 4009990:	00b7ffc4 	movi	r2,-8193
 4009994:	21080014 	ori	r4,r4,8192
 4009998:	2884703a 	and	r2,r5,r2
 400999c:	80801915 	stw	r2,100(r16)
 40099a0:	80800017 	ldw	r2,0(r16)
 40099a4:	8100030d 	sth	r4,12(r16)
 40099a8:	81000517 	ldw	r4,20(r16)
 40099ac:	10c7c83a 	sub	r3,r2,r3
 40099b0:	193fe016 	blt	r3,r4,4009934 <__alt_mem_SRAM+0xfbfe9934>
 40099b4:	800b883a 	mov	r5,r16
 40099b8:	9009883a 	mov	r4,r18
 40099bc:	40046580 	call	4004658 <_fflush_r>
 40099c0:	1000071e 	bne	r2,zero,40099e0 <__swbuf_r+0x114>
 40099c4:	80800017 	ldw	r2,0(r16)
 40099c8:	00c00044 	movi	r3,1
 40099cc:	003fda06 	br	4009938 <__alt_mem_SRAM+0xfbfe9938>
 40099d0:	800b883a 	mov	r5,r16
 40099d4:	9009883a 	mov	r4,r18
 40099d8:	40046580 	call	4004658 <_fflush_r>
 40099dc:	103fe326 	beq	r2,zero,400996c <__alt_mem_SRAM+0xfbfe996c>
 40099e0:	00bfffc4 	movi	r2,-1
 40099e4:	003fe206 	br	4009970 <__alt_mem_SRAM+0xfbfe9970>
 40099e8:	800b883a 	mov	r5,r16
 40099ec:	9009883a 	mov	r4,r18
 40099f0:	4002a600 	call	4002a60 <__swsetup_r>
 40099f4:	103ffa1e 	bne	r2,zero,40099e0 <__alt_mem_SRAM+0xfbfe99e0>
 40099f8:	8100030b 	ldhu	r4,12(r16)
 40099fc:	80c00417 	ldw	r3,16(r16)
 4009a00:	003fc506 	br	4009918 <__alt_mem_SRAM+0xfbfe9918>
 4009a04:	4004a340 	call	4004a34 <__sinit>
 4009a08:	003fbc06 	br	40098fc <__alt_mem_SRAM+0xfbfe98fc>

04009a0c <__swbuf>:
 4009a0c:	00810074 	movhi	r2,1025
 4009a10:	108a9904 	addi	r2,r2,10852
 4009a14:	280d883a 	mov	r6,r5
 4009a18:	200b883a 	mov	r5,r4
 4009a1c:	11000017 	ldw	r4,0(r2)
 4009a20:	40098cc1 	jmpi	40098cc <__swbuf_r>

04009a24 <_wcrtomb_r>:
 4009a24:	defff604 	addi	sp,sp,-40
 4009a28:	00810074 	movhi	r2,1025
 4009a2c:	dc800815 	stw	r18,32(sp)
 4009a30:	dc400715 	stw	r17,28(sp)
 4009a34:	dc000615 	stw	r16,24(sp)
 4009a38:	108a9d04 	addi	r2,r2,10868
 4009a3c:	dfc00915 	stw	ra,36(sp)
 4009a40:	2021883a 	mov	r16,r4
 4009a44:	3823883a 	mov	r17,r7
 4009a48:	14800017 	ldw	r18,0(r2)
 4009a4c:	28001426 	beq	r5,zero,4009aa0 <_wcrtomb_r+0x7c>
 4009a50:	d9400415 	stw	r5,16(sp)
 4009a54:	d9800515 	stw	r6,20(sp)
 4009a58:	40055780 	call	4005578 <__locale_charset>
 4009a5c:	d9800517 	ldw	r6,20(sp)
 4009a60:	d9400417 	ldw	r5,16(sp)
 4009a64:	100f883a 	mov	r7,r2
 4009a68:	dc400015 	stw	r17,0(sp)
 4009a6c:	8009883a 	mov	r4,r16
 4009a70:	903ee83a 	callr	r18
 4009a74:	00ffffc4 	movi	r3,-1
 4009a78:	10c0031e 	bne	r2,r3,4009a88 <_wcrtomb_r+0x64>
 4009a7c:	88000015 	stw	zero,0(r17)
 4009a80:	00c02284 	movi	r3,138
 4009a84:	80c00015 	stw	r3,0(r16)
 4009a88:	dfc00917 	ldw	ra,36(sp)
 4009a8c:	dc800817 	ldw	r18,32(sp)
 4009a90:	dc400717 	ldw	r17,28(sp)
 4009a94:	dc000617 	ldw	r16,24(sp)
 4009a98:	dec00a04 	addi	sp,sp,40
 4009a9c:	f800283a 	ret
 4009aa0:	40055780 	call	4005578 <__locale_charset>
 4009aa4:	100f883a 	mov	r7,r2
 4009aa8:	dc400015 	stw	r17,0(sp)
 4009aac:	000d883a 	mov	r6,zero
 4009ab0:	d9400104 	addi	r5,sp,4
 4009ab4:	8009883a 	mov	r4,r16
 4009ab8:	903ee83a 	callr	r18
 4009abc:	003fed06 	br	4009a74 <__alt_mem_SRAM+0xfbfe9a74>

04009ac0 <wcrtomb>:
 4009ac0:	defff604 	addi	sp,sp,-40
 4009ac4:	00810074 	movhi	r2,1025
 4009ac8:	dc800615 	stw	r18,24(sp)
 4009acc:	dc400515 	stw	r17,20(sp)
 4009ad0:	108a9904 	addi	r2,r2,10852
 4009ad4:	dfc00915 	stw	ra,36(sp)
 4009ad8:	dd000815 	stw	r20,32(sp)
 4009adc:	dcc00715 	stw	r19,28(sp)
 4009ae0:	dc000415 	stw	r16,16(sp)
 4009ae4:	3025883a 	mov	r18,r6
 4009ae8:	14400017 	ldw	r17,0(r2)
 4009aec:	20001926 	beq	r4,zero,4009b54 <wcrtomb+0x94>
 4009af0:	00810074 	movhi	r2,1025
 4009af4:	108a9d04 	addi	r2,r2,10868
 4009af8:	15000017 	ldw	r20,0(r2)
 4009afc:	2021883a 	mov	r16,r4
 4009b00:	2827883a 	mov	r19,r5
 4009b04:	40055780 	call	4005578 <__locale_charset>
 4009b08:	100f883a 	mov	r7,r2
 4009b0c:	dc800015 	stw	r18,0(sp)
 4009b10:	980d883a 	mov	r6,r19
 4009b14:	800b883a 	mov	r5,r16
 4009b18:	8809883a 	mov	r4,r17
 4009b1c:	a03ee83a 	callr	r20
 4009b20:	00ffffc4 	movi	r3,-1
 4009b24:	10c0031e 	bne	r2,r3,4009b34 <wcrtomb+0x74>
 4009b28:	90000015 	stw	zero,0(r18)
 4009b2c:	00c02284 	movi	r3,138
 4009b30:	88c00015 	stw	r3,0(r17)
 4009b34:	dfc00917 	ldw	ra,36(sp)
 4009b38:	dd000817 	ldw	r20,32(sp)
 4009b3c:	dcc00717 	ldw	r19,28(sp)
 4009b40:	dc800617 	ldw	r18,24(sp)
 4009b44:	dc400517 	ldw	r17,20(sp)
 4009b48:	dc000417 	ldw	r16,16(sp)
 4009b4c:	dec00a04 	addi	sp,sp,40
 4009b50:	f800283a 	ret
 4009b54:	00810074 	movhi	r2,1025
 4009b58:	108a9d04 	addi	r2,r2,10868
 4009b5c:	14000017 	ldw	r16,0(r2)
 4009b60:	40055780 	call	4005578 <__locale_charset>
 4009b64:	100f883a 	mov	r7,r2
 4009b68:	dc800015 	stw	r18,0(sp)
 4009b6c:	000d883a 	mov	r6,zero
 4009b70:	d9400104 	addi	r5,sp,4
 4009b74:	8809883a 	mov	r4,r17
 4009b78:	803ee83a 	callr	r16
 4009b7c:	003fe806 	br	4009b20 <__alt_mem_SRAM+0xfbfe9b20>

04009b80 <__ascii_wctomb>:
 4009b80:	28000526 	beq	r5,zero,4009b98 <__ascii_wctomb+0x18>
 4009b84:	00803fc4 	movi	r2,255
 4009b88:	11800536 	bltu	r2,r6,4009ba0 <__ascii_wctomb+0x20>
 4009b8c:	29800005 	stb	r6,0(r5)
 4009b90:	00800044 	movi	r2,1
 4009b94:	f800283a 	ret
 4009b98:	0005883a 	mov	r2,zero
 4009b9c:	f800283a 	ret
 4009ba0:	00802284 	movi	r2,138
 4009ba4:	20800015 	stw	r2,0(r4)
 4009ba8:	00bfffc4 	movi	r2,-1
 4009bac:	f800283a 	ret

04009bb0 <_wctomb_r>:
 4009bb0:	00810074 	movhi	r2,1025
 4009bb4:	defff904 	addi	sp,sp,-28
 4009bb8:	108a9d04 	addi	r2,r2,10868
 4009bbc:	dfc00615 	stw	ra,24(sp)
 4009bc0:	dc400515 	stw	r17,20(sp)
 4009bc4:	dc000415 	stw	r16,16(sp)
 4009bc8:	3823883a 	mov	r17,r7
 4009bcc:	14000017 	ldw	r16,0(r2)
 4009bd0:	d9000115 	stw	r4,4(sp)
 4009bd4:	d9400215 	stw	r5,8(sp)
 4009bd8:	d9800315 	stw	r6,12(sp)
 4009bdc:	40055780 	call	4005578 <__locale_charset>
 4009be0:	d9800317 	ldw	r6,12(sp)
 4009be4:	d9400217 	ldw	r5,8(sp)
 4009be8:	d9000117 	ldw	r4,4(sp)
 4009bec:	100f883a 	mov	r7,r2
 4009bf0:	dc400015 	stw	r17,0(sp)
 4009bf4:	803ee83a 	callr	r16
 4009bf8:	dfc00617 	ldw	ra,24(sp)
 4009bfc:	dc400517 	ldw	r17,20(sp)
 4009c00:	dc000417 	ldw	r16,16(sp)
 4009c04:	dec00704 	addi	sp,sp,28
 4009c08:	f800283a 	ret

04009c0c <__udivdi3>:
 4009c0c:	defff504 	addi	sp,sp,-44
 4009c10:	dcc00415 	stw	r19,16(sp)
 4009c14:	dc000115 	stw	r16,4(sp)
 4009c18:	dfc00a15 	stw	ra,40(sp)
 4009c1c:	df000915 	stw	fp,36(sp)
 4009c20:	ddc00815 	stw	r23,32(sp)
 4009c24:	dd800715 	stw	r22,28(sp)
 4009c28:	dd400615 	stw	r21,24(sp)
 4009c2c:	dd000515 	stw	r20,20(sp)
 4009c30:	dc800315 	stw	r18,12(sp)
 4009c34:	dc400215 	stw	r17,8(sp)
 4009c38:	2027883a 	mov	r19,r4
 4009c3c:	2821883a 	mov	r16,r5
 4009c40:	3800411e 	bne	r7,zero,4009d48 <__udivdi3+0x13c>
 4009c44:	3023883a 	mov	r17,r6
 4009c48:	2025883a 	mov	r18,r4
 4009c4c:	2980522e 	bgeu	r5,r6,4009d98 <__udivdi3+0x18c>
 4009c50:	00bfffd4 	movui	r2,65535
 4009c54:	282d883a 	mov	r22,r5
 4009c58:	1180a836 	bltu	r2,r6,4009efc <__udivdi3+0x2f0>
 4009c5c:	00803fc4 	movi	r2,255
 4009c60:	1185803a 	cmpltu	r2,r2,r6
 4009c64:	100490fa 	slli	r2,r2,3
 4009c68:	3086d83a 	srl	r3,r6,r2
 4009c6c:	01010074 	movhi	r4,1025
 4009c70:	21035504 	addi	r4,r4,3412
 4009c74:	20c7883a 	add	r3,r4,r3
 4009c78:	18c00003 	ldbu	r3,0(r3)
 4009c7c:	1885883a 	add	r2,r3,r2
 4009c80:	00c00804 	movi	r3,32
 4009c84:	1887c83a 	sub	r3,r3,r2
 4009c88:	18000526 	beq	r3,zero,4009ca0 <__udivdi3+0x94>
 4009c8c:	80e0983a 	sll	r16,r16,r3
 4009c90:	9884d83a 	srl	r2,r19,r2
 4009c94:	30e2983a 	sll	r17,r6,r3
 4009c98:	98e4983a 	sll	r18,r19,r3
 4009c9c:	142cb03a 	or	r22,r2,r16
 4009ca0:	882ad43a 	srli	r21,r17,16
 4009ca4:	b009883a 	mov	r4,r22
 4009ca8:	8d3fffcc 	andi	r20,r17,65535
 4009cac:	a80b883a 	mov	r5,r21
 4009cb0:	400a8180 	call	400a818 <__umodsi3>
 4009cb4:	b009883a 	mov	r4,r22
 4009cb8:	a80b883a 	mov	r5,r21
 4009cbc:	1027883a 	mov	r19,r2
 4009cc0:	400a7b40 	call	400a7b4 <__udivsi3>
 4009cc4:	102d883a 	mov	r22,r2
 4009cc8:	9826943a 	slli	r19,r19,16
 4009ccc:	9004d43a 	srli	r2,r18,16
 4009cd0:	a5a1383a 	mul	r16,r20,r22
 4009cd4:	14c4b03a 	or	r2,r2,r19
 4009cd8:	1400052e 	bgeu	r2,r16,4009cf0 <__udivdi3+0xe4>
 4009cdc:	1445883a 	add	r2,r2,r17
 4009ce0:	b0ffffc4 	addi	r3,r22,-1
 4009ce4:	14400136 	bltu	r2,r17,4009cec <__udivdi3+0xe0>
 4009ce8:	14012336 	bltu	r2,r16,400a178 <__udivdi3+0x56c>
 4009cec:	182d883a 	mov	r22,r3
 4009cf0:	1421c83a 	sub	r16,r2,r16
 4009cf4:	a80b883a 	mov	r5,r21
 4009cf8:	8009883a 	mov	r4,r16
 4009cfc:	400a8180 	call	400a818 <__umodsi3>
 4009d00:	1027883a 	mov	r19,r2
 4009d04:	a80b883a 	mov	r5,r21
 4009d08:	8009883a 	mov	r4,r16
 4009d0c:	400a7b40 	call	400a7b4 <__udivsi3>
 4009d10:	9826943a 	slli	r19,r19,16
 4009d14:	a0a9383a 	mul	r20,r20,r2
 4009d18:	94bfffcc 	andi	r18,r18,65535
 4009d1c:	94e4b03a 	or	r18,r18,r19
 4009d20:	9500052e 	bgeu	r18,r20,4009d38 <__udivdi3+0x12c>
 4009d24:	8ca5883a 	add	r18,r17,r18
 4009d28:	10ffffc4 	addi	r3,r2,-1
 4009d2c:	9440f136 	bltu	r18,r17,400a0f4 <__udivdi3+0x4e8>
 4009d30:	9500f02e 	bgeu	r18,r20,400a0f4 <__udivdi3+0x4e8>
 4009d34:	10bfff84 	addi	r2,r2,-2
 4009d38:	b00c943a 	slli	r6,r22,16
 4009d3c:	0007883a 	mov	r3,zero
 4009d40:	3084b03a 	or	r2,r6,r2
 4009d44:	00005906 	br	4009eac <__udivdi3+0x2a0>
 4009d48:	29c05636 	bltu	r5,r7,4009ea4 <__udivdi3+0x298>
 4009d4c:	00bfffd4 	movui	r2,65535
 4009d50:	11c0622e 	bgeu	r2,r7,4009edc <__udivdi3+0x2d0>
 4009d54:	00804034 	movhi	r2,256
 4009d58:	10bfffc4 	addi	r2,r2,-1
 4009d5c:	11c0ee36 	bltu	r2,r7,400a118 <__udivdi3+0x50c>
 4009d60:	00800404 	movi	r2,16
 4009d64:	3886d83a 	srl	r3,r7,r2
 4009d68:	01010074 	movhi	r4,1025
 4009d6c:	21035504 	addi	r4,r4,3412
 4009d70:	20c7883a 	add	r3,r4,r3
 4009d74:	18c00003 	ldbu	r3,0(r3)
 4009d78:	05400804 	movi	r21,32
 4009d7c:	1885883a 	add	r2,r3,r2
 4009d80:	a8abc83a 	sub	r21,r21,r2
 4009d84:	a800621e 	bne	r21,zero,4009f10 <__udivdi3+0x304>
 4009d88:	3c00e936 	bltu	r7,r16,400a130 <__udivdi3+0x524>
 4009d8c:	9985403a 	cmpgeu	r2,r19,r6
 4009d90:	0007883a 	mov	r3,zero
 4009d94:	00004506 	br	4009eac <__udivdi3+0x2a0>
 4009d98:	3000041e 	bne	r6,zero,4009dac <__udivdi3+0x1a0>
 4009d9c:	000b883a 	mov	r5,zero
 4009da0:	01000044 	movi	r4,1
 4009da4:	400a7b40 	call	400a7b4 <__udivsi3>
 4009da8:	1023883a 	mov	r17,r2
 4009dac:	00bfffd4 	movui	r2,65535
 4009db0:	14404e2e 	bgeu	r2,r17,4009eec <__udivdi3+0x2e0>
 4009db4:	00804034 	movhi	r2,256
 4009db8:	10bfffc4 	addi	r2,r2,-1
 4009dbc:	1440d836 	bltu	r2,r17,400a120 <__udivdi3+0x514>
 4009dc0:	00800404 	movi	r2,16
 4009dc4:	8886d83a 	srl	r3,r17,r2
 4009dc8:	01010074 	movhi	r4,1025
 4009dcc:	21035504 	addi	r4,r4,3412
 4009dd0:	20c7883a 	add	r3,r4,r3
 4009dd4:	18c00003 	ldbu	r3,0(r3)
 4009dd8:	1885883a 	add	r2,r3,r2
 4009ddc:	00c00804 	movi	r3,32
 4009de0:	1887c83a 	sub	r3,r3,r2
 4009de4:	18008f1e 	bne	r3,zero,400a024 <__udivdi3+0x418>
 4009de8:	882ad43a 	srli	r21,r17,16
 4009dec:	8461c83a 	sub	r16,r16,r17
 4009df0:	8d3fffcc 	andi	r20,r17,65535
 4009df4:	00c00044 	movi	r3,1
 4009df8:	8009883a 	mov	r4,r16
 4009dfc:	a80b883a 	mov	r5,r21
 4009e00:	d8c00015 	stw	r3,0(sp)
 4009e04:	400a8180 	call	400a818 <__umodsi3>
 4009e08:	8009883a 	mov	r4,r16
 4009e0c:	a80b883a 	mov	r5,r21
 4009e10:	1027883a 	mov	r19,r2
 4009e14:	400a7b40 	call	400a7b4 <__udivsi3>
 4009e18:	9826943a 	slli	r19,r19,16
 4009e1c:	9008d43a 	srli	r4,r18,16
 4009e20:	1521383a 	mul	r16,r2,r20
 4009e24:	102d883a 	mov	r22,r2
 4009e28:	24c8b03a 	or	r4,r4,r19
 4009e2c:	d8c00017 	ldw	r3,0(sp)
 4009e30:	2400052e 	bgeu	r4,r16,4009e48 <__udivdi3+0x23c>
 4009e34:	2449883a 	add	r4,r4,r17
 4009e38:	b0bfffc4 	addi	r2,r22,-1
 4009e3c:	24400136 	bltu	r4,r17,4009e44 <__udivdi3+0x238>
 4009e40:	2400ca36 	bltu	r4,r16,400a16c <__udivdi3+0x560>
 4009e44:	102d883a 	mov	r22,r2
 4009e48:	2421c83a 	sub	r16,r4,r16
 4009e4c:	a80b883a 	mov	r5,r21
 4009e50:	8009883a 	mov	r4,r16
 4009e54:	d8c00015 	stw	r3,0(sp)
 4009e58:	400a8180 	call	400a818 <__umodsi3>
 4009e5c:	1027883a 	mov	r19,r2
 4009e60:	a80b883a 	mov	r5,r21
 4009e64:	8009883a 	mov	r4,r16
 4009e68:	400a7b40 	call	400a7b4 <__udivsi3>
 4009e6c:	9826943a 	slli	r19,r19,16
 4009e70:	1529383a 	mul	r20,r2,r20
 4009e74:	94bfffcc 	andi	r18,r18,65535
 4009e78:	94e4b03a 	or	r18,r18,r19
 4009e7c:	d8c00017 	ldw	r3,0(sp)
 4009e80:	9500052e 	bgeu	r18,r20,4009e98 <__udivdi3+0x28c>
 4009e84:	8ca5883a 	add	r18,r17,r18
 4009e88:	113fffc4 	addi	r4,r2,-1
 4009e8c:	94409736 	bltu	r18,r17,400a0ec <__udivdi3+0x4e0>
 4009e90:	9500962e 	bgeu	r18,r20,400a0ec <__udivdi3+0x4e0>
 4009e94:	10bfff84 	addi	r2,r2,-2
 4009e98:	b00c943a 	slli	r6,r22,16
 4009e9c:	3084b03a 	or	r2,r6,r2
 4009ea0:	00000206 	br	4009eac <__udivdi3+0x2a0>
 4009ea4:	0007883a 	mov	r3,zero
 4009ea8:	0005883a 	mov	r2,zero
 4009eac:	dfc00a17 	ldw	ra,40(sp)
 4009eb0:	df000917 	ldw	fp,36(sp)
 4009eb4:	ddc00817 	ldw	r23,32(sp)
 4009eb8:	dd800717 	ldw	r22,28(sp)
 4009ebc:	dd400617 	ldw	r21,24(sp)
 4009ec0:	dd000517 	ldw	r20,20(sp)
 4009ec4:	dcc00417 	ldw	r19,16(sp)
 4009ec8:	dc800317 	ldw	r18,12(sp)
 4009ecc:	dc400217 	ldw	r17,8(sp)
 4009ed0:	dc000117 	ldw	r16,4(sp)
 4009ed4:	dec00b04 	addi	sp,sp,44
 4009ed8:	f800283a 	ret
 4009edc:	00803fc4 	movi	r2,255
 4009ee0:	11c5803a 	cmpltu	r2,r2,r7
 4009ee4:	100490fa 	slli	r2,r2,3
 4009ee8:	003f9e06 	br	4009d64 <__alt_mem_SRAM+0xfbfe9d64>
 4009eec:	00803fc4 	movi	r2,255
 4009ef0:	1445803a 	cmpltu	r2,r2,r17
 4009ef4:	100490fa 	slli	r2,r2,3
 4009ef8:	003fb206 	br	4009dc4 <__alt_mem_SRAM+0xfbfe9dc4>
 4009efc:	00804034 	movhi	r2,256
 4009f00:	10bfffc4 	addi	r2,r2,-1
 4009f04:	11808836 	bltu	r2,r6,400a128 <__udivdi3+0x51c>
 4009f08:	00800404 	movi	r2,16
 4009f0c:	003f5606 	br	4009c68 <__alt_mem_SRAM+0xfbfe9c68>
 4009f10:	30aed83a 	srl	r23,r6,r2
 4009f14:	3d4e983a 	sll	r7,r7,r21
 4009f18:	80acd83a 	srl	r22,r16,r2
 4009f1c:	9884d83a 	srl	r2,r19,r2
 4009f20:	3deeb03a 	or	r23,r7,r23
 4009f24:	b824d43a 	srli	r18,r23,16
 4009f28:	8560983a 	sll	r16,r16,r21
 4009f2c:	b009883a 	mov	r4,r22
 4009f30:	900b883a 	mov	r5,r18
 4009f34:	3568983a 	sll	r20,r6,r21
 4009f38:	1420b03a 	or	r16,r2,r16
 4009f3c:	400a8180 	call	400a818 <__umodsi3>
 4009f40:	b009883a 	mov	r4,r22
 4009f44:	900b883a 	mov	r5,r18
 4009f48:	1023883a 	mov	r17,r2
 4009f4c:	400a7b40 	call	400a7b4 <__udivsi3>
 4009f50:	8808943a 	slli	r4,r17,16
 4009f54:	bf3fffcc 	andi	fp,r23,65535
 4009f58:	8006d43a 	srli	r3,r16,16
 4009f5c:	e0a3383a 	mul	r17,fp,r2
 4009f60:	100d883a 	mov	r6,r2
 4009f64:	1906b03a 	or	r3,r3,r4
 4009f68:	1c40042e 	bgeu	r3,r17,4009f7c <__udivdi3+0x370>
 4009f6c:	1dc7883a 	add	r3,r3,r23
 4009f70:	10bfffc4 	addi	r2,r2,-1
 4009f74:	1dc0752e 	bgeu	r3,r23,400a14c <__udivdi3+0x540>
 4009f78:	100d883a 	mov	r6,r2
 4009f7c:	1c63c83a 	sub	r17,r3,r17
 4009f80:	900b883a 	mov	r5,r18
 4009f84:	8809883a 	mov	r4,r17
 4009f88:	d9800015 	stw	r6,0(sp)
 4009f8c:	400a8180 	call	400a818 <__umodsi3>
 4009f90:	102d883a 	mov	r22,r2
 4009f94:	8809883a 	mov	r4,r17
 4009f98:	900b883a 	mov	r5,r18
 4009f9c:	400a7b40 	call	400a7b4 <__udivsi3>
 4009fa0:	b02c943a 	slli	r22,r22,16
 4009fa4:	e089383a 	mul	r4,fp,r2
 4009fa8:	843fffcc 	andi	r16,r16,65535
 4009fac:	85a0b03a 	or	r16,r16,r22
 4009fb0:	d9800017 	ldw	r6,0(sp)
 4009fb4:	8100042e 	bgeu	r16,r4,4009fc8 <__udivdi3+0x3bc>
 4009fb8:	85e1883a 	add	r16,r16,r23
 4009fbc:	10ffffc4 	addi	r3,r2,-1
 4009fc0:	85c05e2e 	bgeu	r16,r23,400a13c <__udivdi3+0x530>
 4009fc4:	1805883a 	mov	r2,r3
 4009fc8:	300c943a 	slli	r6,r6,16
 4009fcc:	a17fffcc 	andi	r5,r20,65535
 4009fd0:	a028d43a 	srli	r20,r20,16
 4009fd4:	3084b03a 	or	r2,r6,r2
 4009fd8:	10ffffcc 	andi	r3,r2,65535
 4009fdc:	100cd43a 	srli	r6,r2,16
 4009fe0:	194f383a 	mul	r7,r3,r5
 4009fe4:	1d07383a 	mul	r3,r3,r20
 4009fe8:	314b383a 	mul	r5,r6,r5
 4009fec:	3810d43a 	srli	r8,r7,16
 4009ff0:	8121c83a 	sub	r16,r16,r4
 4009ff4:	1947883a 	add	r3,r3,r5
 4009ff8:	40c7883a 	add	r3,r8,r3
 4009ffc:	350d383a 	mul	r6,r6,r20
 400a000:	1940022e 	bgeu	r3,r5,400a00c <__udivdi3+0x400>
 400a004:	01000074 	movhi	r4,1
 400a008:	310d883a 	add	r6,r6,r4
 400a00c:	1828d43a 	srli	r20,r3,16
 400a010:	a18d883a 	add	r6,r20,r6
 400a014:	81803e36 	bltu	r16,r6,400a110 <__udivdi3+0x504>
 400a018:	81803826 	beq	r16,r6,400a0fc <__udivdi3+0x4f0>
 400a01c:	0007883a 	mov	r3,zero
 400a020:	003fa206 	br	4009eac <__alt_mem_SRAM+0xfbfe9eac>
 400a024:	88e2983a 	sll	r17,r17,r3
 400a028:	80a8d83a 	srl	r20,r16,r2
 400a02c:	80e0983a 	sll	r16,r16,r3
 400a030:	882ad43a 	srli	r21,r17,16
 400a034:	9884d83a 	srl	r2,r19,r2
 400a038:	a009883a 	mov	r4,r20
 400a03c:	a80b883a 	mov	r5,r21
 400a040:	142eb03a 	or	r23,r2,r16
 400a044:	98e4983a 	sll	r18,r19,r3
 400a048:	400a8180 	call	400a818 <__umodsi3>
 400a04c:	a009883a 	mov	r4,r20
 400a050:	a80b883a 	mov	r5,r21
 400a054:	1021883a 	mov	r16,r2
 400a058:	400a7b40 	call	400a7b4 <__udivsi3>
 400a05c:	1039883a 	mov	fp,r2
 400a060:	8d3fffcc 	andi	r20,r17,65535
 400a064:	8020943a 	slli	r16,r16,16
 400a068:	b804d43a 	srli	r2,r23,16
 400a06c:	a72d383a 	mul	r22,r20,fp
 400a070:	1404b03a 	or	r2,r2,r16
 400a074:	1580062e 	bgeu	r2,r22,400a090 <__udivdi3+0x484>
 400a078:	1445883a 	add	r2,r2,r17
 400a07c:	e0ffffc4 	addi	r3,fp,-1
 400a080:	14403836 	bltu	r2,r17,400a164 <__udivdi3+0x558>
 400a084:	1580372e 	bgeu	r2,r22,400a164 <__udivdi3+0x558>
 400a088:	e73fff84 	addi	fp,fp,-2
 400a08c:	1445883a 	add	r2,r2,r17
 400a090:	15adc83a 	sub	r22,r2,r22
 400a094:	a80b883a 	mov	r5,r21
 400a098:	b009883a 	mov	r4,r22
 400a09c:	400a8180 	call	400a818 <__umodsi3>
 400a0a0:	1027883a 	mov	r19,r2
 400a0a4:	b009883a 	mov	r4,r22
 400a0a8:	a80b883a 	mov	r5,r21
 400a0ac:	400a7b40 	call	400a7b4 <__udivsi3>
 400a0b0:	9826943a 	slli	r19,r19,16
 400a0b4:	a0a1383a 	mul	r16,r20,r2
 400a0b8:	b93fffcc 	andi	r4,r23,65535
 400a0bc:	24c8b03a 	or	r4,r4,r19
 400a0c0:	2400062e 	bgeu	r4,r16,400a0dc <__udivdi3+0x4d0>
 400a0c4:	2449883a 	add	r4,r4,r17
 400a0c8:	10ffffc4 	addi	r3,r2,-1
 400a0cc:	24402336 	bltu	r4,r17,400a15c <__udivdi3+0x550>
 400a0d0:	2400222e 	bgeu	r4,r16,400a15c <__udivdi3+0x550>
 400a0d4:	10bfff84 	addi	r2,r2,-2
 400a0d8:	2449883a 	add	r4,r4,r17
 400a0dc:	e038943a 	slli	fp,fp,16
 400a0e0:	2421c83a 	sub	r16,r4,r16
 400a0e4:	e086b03a 	or	r3,fp,r2
 400a0e8:	003f4306 	br	4009df8 <__alt_mem_SRAM+0xfbfe9df8>
 400a0ec:	2005883a 	mov	r2,r4
 400a0f0:	003f6906 	br	4009e98 <__alt_mem_SRAM+0xfbfe9e98>
 400a0f4:	1805883a 	mov	r2,r3
 400a0f8:	003f0f06 	br	4009d38 <__alt_mem_SRAM+0xfbfe9d38>
 400a0fc:	1806943a 	slli	r3,r3,16
 400a100:	9d66983a 	sll	r19,r19,r21
 400a104:	39ffffcc 	andi	r7,r7,65535
 400a108:	19c7883a 	add	r3,r3,r7
 400a10c:	98ffc32e 	bgeu	r19,r3,400a01c <__alt_mem_SRAM+0xfbfea01c>
 400a110:	10bfffc4 	addi	r2,r2,-1
 400a114:	003fc106 	br	400a01c <__alt_mem_SRAM+0xfbfea01c>
 400a118:	00800604 	movi	r2,24
 400a11c:	003f1106 	br	4009d64 <__alt_mem_SRAM+0xfbfe9d64>
 400a120:	00800604 	movi	r2,24
 400a124:	003f2706 	br	4009dc4 <__alt_mem_SRAM+0xfbfe9dc4>
 400a128:	00800604 	movi	r2,24
 400a12c:	003ece06 	br	4009c68 <__alt_mem_SRAM+0xfbfe9c68>
 400a130:	0007883a 	mov	r3,zero
 400a134:	00800044 	movi	r2,1
 400a138:	003f5c06 	br	4009eac <__alt_mem_SRAM+0xfbfe9eac>
 400a13c:	813fa12e 	bgeu	r16,r4,4009fc4 <__alt_mem_SRAM+0xfbfe9fc4>
 400a140:	10bfff84 	addi	r2,r2,-2
 400a144:	85e1883a 	add	r16,r16,r23
 400a148:	003f9f06 	br	4009fc8 <__alt_mem_SRAM+0xfbfe9fc8>
 400a14c:	1c7f8a2e 	bgeu	r3,r17,4009f78 <__alt_mem_SRAM+0xfbfe9f78>
 400a150:	31bfff84 	addi	r6,r6,-2
 400a154:	1dc7883a 	add	r3,r3,r23
 400a158:	003f8806 	br	4009f7c <__alt_mem_SRAM+0xfbfe9f7c>
 400a15c:	1805883a 	mov	r2,r3
 400a160:	003fde06 	br	400a0dc <__alt_mem_SRAM+0xfbfea0dc>
 400a164:	1839883a 	mov	fp,r3
 400a168:	003fc906 	br	400a090 <__alt_mem_SRAM+0xfbfea090>
 400a16c:	b5bfff84 	addi	r22,r22,-2
 400a170:	2449883a 	add	r4,r4,r17
 400a174:	003f3406 	br	4009e48 <__alt_mem_SRAM+0xfbfe9e48>
 400a178:	b5bfff84 	addi	r22,r22,-2
 400a17c:	1445883a 	add	r2,r2,r17
 400a180:	003edb06 	br	4009cf0 <__alt_mem_SRAM+0xfbfe9cf0>

0400a184 <__umoddi3>:
 400a184:	defff404 	addi	sp,sp,-48
 400a188:	df000a15 	stw	fp,40(sp)
 400a18c:	dc400315 	stw	r17,12(sp)
 400a190:	dc000215 	stw	r16,8(sp)
 400a194:	dfc00b15 	stw	ra,44(sp)
 400a198:	ddc00915 	stw	r23,36(sp)
 400a19c:	dd800815 	stw	r22,32(sp)
 400a1a0:	dd400715 	stw	r21,28(sp)
 400a1a4:	dd000615 	stw	r20,24(sp)
 400a1a8:	dcc00515 	stw	r19,20(sp)
 400a1ac:	dc800415 	stw	r18,16(sp)
 400a1b0:	2021883a 	mov	r16,r4
 400a1b4:	2823883a 	mov	r17,r5
 400a1b8:	2839883a 	mov	fp,r5
 400a1bc:	38003c1e 	bne	r7,zero,400a2b0 <__umoddi3+0x12c>
 400a1c0:	3027883a 	mov	r19,r6
 400a1c4:	2029883a 	mov	r20,r4
 400a1c8:	2980512e 	bgeu	r5,r6,400a310 <__umoddi3+0x18c>
 400a1cc:	00bfffd4 	movui	r2,65535
 400a1d0:	11809a36 	bltu	r2,r6,400a43c <__umoddi3+0x2b8>
 400a1d4:	01003fc4 	movi	r4,255
 400a1d8:	2189803a 	cmpltu	r4,r4,r6
 400a1dc:	200890fa 	slli	r4,r4,3
 400a1e0:	3104d83a 	srl	r2,r6,r4
 400a1e4:	00c10074 	movhi	r3,1025
 400a1e8:	18c35504 	addi	r3,r3,3412
 400a1ec:	1885883a 	add	r2,r3,r2
 400a1f0:	10c00003 	ldbu	r3,0(r2)
 400a1f4:	00800804 	movi	r2,32
 400a1f8:	1909883a 	add	r4,r3,r4
 400a1fc:	1125c83a 	sub	r18,r2,r4
 400a200:	90000526 	beq	r18,zero,400a218 <__umoddi3+0x94>
 400a204:	8ca2983a 	sll	r17,r17,r18
 400a208:	8108d83a 	srl	r4,r16,r4
 400a20c:	34a6983a 	sll	r19,r6,r18
 400a210:	84a8983a 	sll	r20,r16,r18
 400a214:	2478b03a 	or	fp,r4,r17
 400a218:	982ed43a 	srli	r23,r19,16
 400a21c:	e009883a 	mov	r4,fp
 400a220:	9dbfffcc 	andi	r22,r19,65535
 400a224:	b80b883a 	mov	r5,r23
 400a228:	400a8180 	call	400a818 <__umodsi3>
 400a22c:	e009883a 	mov	r4,fp
 400a230:	b80b883a 	mov	r5,r23
 400a234:	102b883a 	mov	r21,r2
 400a238:	400a7b40 	call	400a7b4 <__udivsi3>
 400a23c:	a806943a 	slli	r3,r21,16
 400a240:	a008d43a 	srli	r4,r20,16
 400a244:	b085383a 	mul	r2,r22,r2
 400a248:	20c8b03a 	or	r4,r4,r3
 400a24c:	2080032e 	bgeu	r4,r2,400a25c <__umoddi3+0xd8>
 400a250:	24c9883a 	add	r4,r4,r19
 400a254:	24c00136 	bltu	r4,r19,400a25c <__umoddi3+0xd8>
 400a258:	20811036 	bltu	r4,r2,400a69c <__umoddi3+0x518>
 400a25c:	20abc83a 	sub	r21,r4,r2
 400a260:	b80b883a 	mov	r5,r23
 400a264:	a809883a 	mov	r4,r21
 400a268:	400a8180 	call	400a818 <__umodsi3>
 400a26c:	1023883a 	mov	r17,r2
 400a270:	b80b883a 	mov	r5,r23
 400a274:	a809883a 	mov	r4,r21
 400a278:	400a7b40 	call	400a7b4 <__udivsi3>
 400a27c:	8822943a 	slli	r17,r17,16
 400a280:	b085383a 	mul	r2,r22,r2
 400a284:	a0ffffcc 	andi	r3,r20,65535
 400a288:	1c46b03a 	or	r3,r3,r17
 400a28c:	1880042e 	bgeu	r3,r2,400a2a0 <__umoddi3+0x11c>
 400a290:	1cc7883a 	add	r3,r3,r19
 400a294:	1cc00236 	bltu	r3,r19,400a2a0 <__umoddi3+0x11c>
 400a298:	1880012e 	bgeu	r3,r2,400a2a0 <__umoddi3+0x11c>
 400a29c:	1cc7883a 	add	r3,r3,r19
 400a2a0:	1885c83a 	sub	r2,r3,r2
 400a2a4:	1484d83a 	srl	r2,r2,r18
 400a2a8:	0007883a 	mov	r3,zero
 400a2ac:	00004f06 	br	400a3ec <__umoddi3+0x268>
 400a2b0:	29c04c36 	bltu	r5,r7,400a3e4 <__umoddi3+0x260>
 400a2b4:	00bfffd4 	movui	r2,65535
 400a2b8:	11c0582e 	bgeu	r2,r7,400a41c <__umoddi3+0x298>
 400a2bc:	00804034 	movhi	r2,256
 400a2c0:	10bfffc4 	addi	r2,r2,-1
 400a2c4:	11c0e736 	bltu	r2,r7,400a664 <__umoddi3+0x4e0>
 400a2c8:	01000404 	movi	r4,16
 400a2cc:	3904d83a 	srl	r2,r7,r4
 400a2d0:	00c10074 	movhi	r3,1025
 400a2d4:	18c35504 	addi	r3,r3,3412
 400a2d8:	1885883a 	add	r2,r3,r2
 400a2dc:	14c00003 	ldbu	r19,0(r2)
 400a2e0:	00c00804 	movi	r3,32
 400a2e4:	9927883a 	add	r19,r19,r4
 400a2e8:	1ce9c83a 	sub	r20,r3,r19
 400a2ec:	a000581e 	bne	r20,zero,400a450 <__umoddi3+0x2cc>
 400a2f0:	3c400136 	bltu	r7,r17,400a2f8 <__umoddi3+0x174>
 400a2f4:	8180eb36 	bltu	r16,r6,400a6a4 <__umoddi3+0x520>
 400a2f8:	8185c83a 	sub	r2,r16,r6
 400a2fc:	89e3c83a 	sub	r17,r17,r7
 400a300:	8089803a 	cmpltu	r4,r16,r2
 400a304:	8939c83a 	sub	fp,r17,r4
 400a308:	e007883a 	mov	r3,fp
 400a30c:	00003706 	br	400a3ec <__umoddi3+0x268>
 400a310:	3000041e 	bne	r6,zero,400a324 <__umoddi3+0x1a0>
 400a314:	000b883a 	mov	r5,zero
 400a318:	01000044 	movi	r4,1
 400a31c:	400a7b40 	call	400a7b4 <__udivsi3>
 400a320:	1027883a 	mov	r19,r2
 400a324:	00bfffd4 	movui	r2,65535
 400a328:	14c0402e 	bgeu	r2,r19,400a42c <__umoddi3+0x2a8>
 400a32c:	00804034 	movhi	r2,256
 400a330:	10bfffc4 	addi	r2,r2,-1
 400a334:	14c0cd36 	bltu	r2,r19,400a66c <__umoddi3+0x4e8>
 400a338:	00800404 	movi	r2,16
 400a33c:	9886d83a 	srl	r3,r19,r2
 400a340:	01010074 	movhi	r4,1025
 400a344:	21035504 	addi	r4,r4,3412
 400a348:	20c7883a 	add	r3,r4,r3
 400a34c:	18c00003 	ldbu	r3,0(r3)
 400a350:	1887883a 	add	r3,r3,r2
 400a354:	00800804 	movi	r2,32
 400a358:	10e5c83a 	sub	r18,r2,r3
 400a35c:	9000901e 	bne	r18,zero,400a5a0 <__umoddi3+0x41c>
 400a360:	982cd43a 	srli	r22,r19,16
 400a364:	8ce3c83a 	sub	r17,r17,r19
 400a368:	9d7fffcc 	andi	r21,r19,65535
 400a36c:	b00b883a 	mov	r5,r22
 400a370:	8809883a 	mov	r4,r17
 400a374:	400a8180 	call	400a818 <__umodsi3>
 400a378:	8809883a 	mov	r4,r17
 400a37c:	b00b883a 	mov	r5,r22
 400a380:	1021883a 	mov	r16,r2
 400a384:	400a7b40 	call	400a7b4 <__udivsi3>
 400a388:	8006943a 	slli	r3,r16,16
 400a38c:	a008d43a 	srli	r4,r20,16
 400a390:	1545383a 	mul	r2,r2,r21
 400a394:	20c8b03a 	or	r4,r4,r3
 400a398:	2080042e 	bgeu	r4,r2,400a3ac <__umoddi3+0x228>
 400a39c:	24c9883a 	add	r4,r4,r19
 400a3a0:	24c00236 	bltu	r4,r19,400a3ac <__umoddi3+0x228>
 400a3a4:	2080012e 	bgeu	r4,r2,400a3ac <__umoddi3+0x228>
 400a3a8:	24c9883a 	add	r4,r4,r19
 400a3ac:	20a1c83a 	sub	r16,r4,r2
 400a3b0:	b00b883a 	mov	r5,r22
 400a3b4:	8009883a 	mov	r4,r16
 400a3b8:	400a8180 	call	400a818 <__umodsi3>
 400a3bc:	1023883a 	mov	r17,r2
 400a3c0:	b00b883a 	mov	r5,r22
 400a3c4:	8009883a 	mov	r4,r16
 400a3c8:	400a7b40 	call	400a7b4 <__udivsi3>
 400a3cc:	8822943a 	slli	r17,r17,16
 400a3d0:	1545383a 	mul	r2,r2,r21
 400a3d4:	a53fffcc 	andi	r20,r20,65535
 400a3d8:	a446b03a 	or	r3,r20,r17
 400a3dc:	18bfb02e 	bgeu	r3,r2,400a2a0 <__alt_mem_SRAM+0xfbfea2a0>
 400a3e0:	003fab06 	br	400a290 <__alt_mem_SRAM+0xfbfea290>
 400a3e4:	2005883a 	mov	r2,r4
 400a3e8:	2807883a 	mov	r3,r5
 400a3ec:	dfc00b17 	ldw	ra,44(sp)
 400a3f0:	df000a17 	ldw	fp,40(sp)
 400a3f4:	ddc00917 	ldw	r23,36(sp)
 400a3f8:	dd800817 	ldw	r22,32(sp)
 400a3fc:	dd400717 	ldw	r21,28(sp)
 400a400:	dd000617 	ldw	r20,24(sp)
 400a404:	dcc00517 	ldw	r19,20(sp)
 400a408:	dc800417 	ldw	r18,16(sp)
 400a40c:	dc400317 	ldw	r17,12(sp)
 400a410:	dc000217 	ldw	r16,8(sp)
 400a414:	dec00c04 	addi	sp,sp,48
 400a418:	f800283a 	ret
 400a41c:	04c03fc4 	movi	r19,255
 400a420:	99c9803a 	cmpltu	r4,r19,r7
 400a424:	200890fa 	slli	r4,r4,3
 400a428:	003fa806 	br	400a2cc <__alt_mem_SRAM+0xfbfea2cc>
 400a42c:	00803fc4 	movi	r2,255
 400a430:	14c5803a 	cmpltu	r2,r2,r19
 400a434:	100490fa 	slli	r2,r2,3
 400a438:	003fc006 	br	400a33c <__alt_mem_SRAM+0xfbfea33c>
 400a43c:	00804034 	movhi	r2,256
 400a440:	10bfffc4 	addi	r2,r2,-1
 400a444:	11808b36 	bltu	r2,r6,400a674 <__umoddi3+0x4f0>
 400a448:	01000404 	movi	r4,16
 400a44c:	003f6406 	br	400a1e0 <__alt_mem_SRAM+0xfbfea1e0>
 400a450:	34c4d83a 	srl	r2,r6,r19
 400a454:	3d0e983a 	sll	r7,r7,r20
 400a458:	8cf8d83a 	srl	fp,r17,r19
 400a45c:	8d10983a 	sll	r8,r17,r20
 400a460:	38aab03a 	or	r21,r7,r2
 400a464:	a82cd43a 	srli	r22,r21,16
 400a468:	84e2d83a 	srl	r17,r16,r19
 400a46c:	e009883a 	mov	r4,fp
 400a470:	b00b883a 	mov	r5,r22
 400a474:	8a22b03a 	or	r17,r17,r8
 400a478:	3524983a 	sll	r18,r6,r20
 400a47c:	400a8180 	call	400a818 <__umodsi3>
 400a480:	e009883a 	mov	r4,fp
 400a484:	b00b883a 	mov	r5,r22
 400a488:	102f883a 	mov	r23,r2
 400a48c:	400a7b40 	call	400a7b4 <__udivsi3>
 400a490:	100d883a 	mov	r6,r2
 400a494:	b808943a 	slli	r4,r23,16
 400a498:	aa3fffcc 	andi	r8,r21,65535
 400a49c:	8804d43a 	srli	r2,r17,16
 400a4a0:	41af383a 	mul	r23,r8,r6
 400a4a4:	8520983a 	sll	r16,r16,r20
 400a4a8:	1104b03a 	or	r2,r2,r4
 400a4ac:	15c0042e 	bgeu	r2,r23,400a4c0 <__umoddi3+0x33c>
 400a4b0:	1545883a 	add	r2,r2,r21
 400a4b4:	30ffffc4 	addi	r3,r6,-1
 400a4b8:	1540742e 	bgeu	r2,r21,400a68c <__umoddi3+0x508>
 400a4bc:	180d883a 	mov	r6,r3
 400a4c0:	15efc83a 	sub	r23,r2,r23
 400a4c4:	b00b883a 	mov	r5,r22
 400a4c8:	b809883a 	mov	r4,r23
 400a4cc:	d9800115 	stw	r6,4(sp)
 400a4d0:	da000015 	stw	r8,0(sp)
 400a4d4:	400a8180 	call	400a818 <__umodsi3>
 400a4d8:	b00b883a 	mov	r5,r22
 400a4dc:	b809883a 	mov	r4,r23
 400a4e0:	1039883a 	mov	fp,r2
 400a4e4:	400a7b40 	call	400a7b4 <__udivsi3>
 400a4e8:	da000017 	ldw	r8,0(sp)
 400a4ec:	e038943a 	slli	fp,fp,16
 400a4f0:	100b883a 	mov	r5,r2
 400a4f4:	4089383a 	mul	r4,r8,r2
 400a4f8:	8a3fffcc 	andi	r8,r17,65535
 400a4fc:	4710b03a 	or	r8,r8,fp
 400a500:	d9800117 	ldw	r6,4(sp)
 400a504:	4100042e 	bgeu	r8,r4,400a518 <__umoddi3+0x394>
 400a508:	4551883a 	add	r8,r8,r21
 400a50c:	10bfffc4 	addi	r2,r2,-1
 400a510:	45405a2e 	bgeu	r8,r21,400a67c <__umoddi3+0x4f8>
 400a514:	100b883a 	mov	r5,r2
 400a518:	300c943a 	slli	r6,r6,16
 400a51c:	91ffffcc 	andi	r7,r18,65535
 400a520:	9004d43a 	srli	r2,r18,16
 400a524:	314cb03a 	or	r6,r6,r5
 400a528:	317fffcc 	andi	r5,r6,65535
 400a52c:	300cd43a 	srli	r6,r6,16
 400a530:	29d3383a 	mul	r9,r5,r7
 400a534:	288b383a 	mul	r5,r5,r2
 400a538:	31cf383a 	mul	r7,r6,r7
 400a53c:	4806d43a 	srli	r3,r9,16
 400a540:	4111c83a 	sub	r8,r8,r4
 400a544:	29cb883a 	add	r5,r5,r7
 400a548:	194b883a 	add	r5,r3,r5
 400a54c:	3085383a 	mul	r2,r6,r2
 400a550:	29c0022e 	bgeu	r5,r7,400a55c <__umoddi3+0x3d8>
 400a554:	00c00074 	movhi	r3,1
 400a558:	10c5883a 	add	r2,r2,r3
 400a55c:	2808d43a 	srli	r4,r5,16
 400a560:	280a943a 	slli	r5,r5,16
 400a564:	4a7fffcc 	andi	r9,r9,65535
 400a568:	2085883a 	add	r2,r4,r2
 400a56c:	2a4b883a 	add	r5,r5,r9
 400a570:	40803636 	bltu	r8,r2,400a64c <__umoddi3+0x4c8>
 400a574:	40804d26 	beq	r8,r2,400a6ac <__umoddi3+0x528>
 400a578:	4089c83a 	sub	r4,r8,r2
 400a57c:	280f883a 	mov	r7,r5
 400a580:	81cfc83a 	sub	r7,r16,r7
 400a584:	81c7803a 	cmpltu	r3,r16,r7
 400a588:	20c7c83a 	sub	r3,r4,r3
 400a58c:	1cc4983a 	sll	r2,r3,r19
 400a590:	3d0ed83a 	srl	r7,r7,r20
 400a594:	1d06d83a 	srl	r3,r3,r20
 400a598:	11c4b03a 	or	r2,r2,r7
 400a59c:	003f9306 	br	400a3ec <__alt_mem_SRAM+0xfbfea3ec>
 400a5a0:	9ca6983a 	sll	r19,r19,r18
 400a5a4:	88e8d83a 	srl	r20,r17,r3
 400a5a8:	80c4d83a 	srl	r2,r16,r3
 400a5ac:	982cd43a 	srli	r22,r19,16
 400a5b0:	8ca2983a 	sll	r17,r17,r18
 400a5b4:	a009883a 	mov	r4,r20
 400a5b8:	b00b883a 	mov	r5,r22
 400a5bc:	1478b03a 	or	fp,r2,r17
 400a5c0:	400a8180 	call	400a818 <__umodsi3>
 400a5c4:	a009883a 	mov	r4,r20
 400a5c8:	b00b883a 	mov	r5,r22
 400a5cc:	1023883a 	mov	r17,r2
 400a5d0:	400a7b40 	call	400a7b4 <__udivsi3>
 400a5d4:	9d7fffcc 	andi	r21,r19,65535
 400a5d8:	880a943a 	slli	r5,r17,16
 400a5dc:	e008d43a 	srli	r4,fp,16
 400a5e0:	a885383a 	mul	r2,r21,r2
 400a5e4:	84a8983a 	sll	r20,r16,r18
 400a5e8:	2148b03a 	or	r4,r4,r5
 400a5ec:	2080042e 	bgeu	r4,r2,400a600 <__umoddi3+0x47c>
 400a5f0:	24c9883a 	add	r4,r4,r19
 400a5f4:	24c00236 	bltu	r4,r19,400a600 <__umoddi3+0x47c>
 400a5f8:	2080012e 	bgeu	r4,r2,400a600 <__umoddi3+0x47c>
 400a5fc:	24c9883a 	add	r4,r4,r19
 400a600:	20a3c83a 	sub	r17,r4,r2
 400a604:	b00b883a 	mov	r5,r22
 400a608:	8809883a 	mov	r4,r17
 400a60c:	400a8180 	call	400a818 <__umodsi3>
 400a610:	102f883a 	mov	r23,r2
 400a614:	8809883a 	mov	r4,r17
 400a618:	b00b883a 	mov	r5,r22
 400a61c:	400a7b40 	call	400a7b4 <__udivsi3>
 400a620:	b82e943a 	slli	r23,r23,16
 400a624:	a885383a 	mul	r2,r21,r2
 400a628:	e13fffcc 	andi	r4,fp,65535
 400a62c:	25c8b03a 	or	r4,r4,r23
 400a630:	2080042e 	bgeu	r4,r2,400a644 <__umoddi3+0x4c0>
 400a634:	24c9883a 	add	r4,r4,r19
 400a638:	24c00236 	bltu	r4,r19,400a644 <__umoddi3+0x4c0>
 400a63c:	2080012e 	bgeu	r4,r2,400a644 <__umoddi3+0x4c0>
 400a640:	24c9883a 	add	r4,r4,r19
 400a644:	20a3c83a 	sub	r17,r4,r2
 400a648:	003f4806 	br	400a36c <__alt_mem_SRAM+0xfbfea36c>
 400a64c:	2c8fc83a 	sub	r7,r5,r18
 400a650:	1545c83a 	sub	r2,r2,r21
 400a654:	29cb803a 	cmpltu	r5,r5,r7
 400a658:	1145c83a 	sub	r2,r2,r5
 400a65c:	4089c83a 	sub	r4,r8,r2
 400a660:	003fc706 	br	400a580 <__alt_mem_SRAM+0xfbfea580>
 400a664:	01000604 	movi	r4,24
 400a668:	003f1806 	br	400a2cc <__alt_mem_SRAM+0xfbfea2cc>
 400a66c:	00800604 	movi	r2,24
 400a670:	003f3206 	br	400a33c <__alt_mem_SRAM+0xfbfea33c>
 400a674:	01000604 	movi	r4,24
 400a678:	003ed906 	br	400a1e0 <__alt_mem_SRAM+0xfbfea1e0>
 400a67c:	413fa52e 	bgeu	r8,r4,400a514 <__alt_mem_SRAM+0xfbfea514>
 400a680:	297fff84 	addi	r5,r5,-2
 400a684:	4551883a 	add	r8,r8,r21
 400a688:	003fa306 	br	400a518 <__alt_mem_SRAM+0xfbfea518>
 400a68c:	15ff8b2e 	bgeu	r2,r23,400a4bc <__alt_mem_SRAM+0xfbfea4bc>
 400a690:	31bfff84 	addi	r6,r6,-2
 400a694:	1545883a 	add	r2,r2,r21
 400a698:	003f8906 	br	400a4c0 <__alt_mem_SRAM+0xfbfea4c0>
 400a69c:	24c9883a 	add	r4,r4,r19
 400a6a0:	003eee06 	br	400a25c <__alt_mem_SRAM+0xfbfea25c>
 400a6a4:	8005883a 	mov	r2,r16
 400a6a8:	003f1706 	br	400a308 <__alt_mem_SRAM+0xfbfea308>
 400a6ac:	817fe736 	bltu	r16,r5,400a64c <__alt_mem_SRAM+0xfbfea64c>
 400a6b0:	280f883a 	mov	r7,r5
 400a6b4:	0009883a 	mov	r4,zero
 400a6b8:	003fb106 	br	400a580 <__alt_mem_SRAM+0xfbfea580>

0400a6bc <__divsi3>:
 400a6bc:	20001b16 	blt	r4,zero,400a72c <__divsi3+0x70>
 400a6c0:	000f883a 	mov	r7,zero
 400a6c4:	28001616 	blt	r5,zero,400a720 <__divsi3+0x64>
 400a6c8:	200d883a 	mov	r6,r4
 400a6cc:	29001a2e 	bgeu	r5,r4,400a738 <__divsi3+0x7c>
 400a6d0:	00800804 	movi	r2,32
 400a6d4:	00c00044 	movi	r3,1
 400a6d8:	00000106 	br	400a6e0 <__divsi3+0x24>
 400a6dc:	10000d26 	beq	r2,zero,400a714 <__divsi3+0x58>
 400a6e0:	294b883a 	add	r5,r5,r5
 400a6e4:	10bfffc4 	addi	r2,r2,-1
 400a6e8:	18c7883a 	add	r3,r3,r3
 400a6ec:	293ffb36 	bltu	r5,r4,400a6dc <__alt_mem_SRAM+0xfbfea6dc>
 400a6f0:	0005883a 	mov	r2,zero
 400a6f4:	18000726 	beq	r3,zero,400a714 <__divsi3+0x58>
 400a6f8:	0005883a 	mov	r2,zero
 400a6fc:	31400236 	bltu	r6,r5,400a708 <__divsi3+0x4c>
 400a700:	314dc83a 	sub	r6,r6,r5
 400a704:	10c4b03a 	or	r2,r2,r3
 400a708:	1806d07a 	srli	r3,r3,1
 400a70c:	280ad07a 	srli	r5,r5,1
 400a710:	183ffa1e 	bne	r3,zero,400a6fc <__alt_mem_SRAM+0xfbfea6fc>
 400a714:	38000126 	beq	r7,zero,400a71c <__divsi3+0x60>
 400a718:	0085c83a 	sub	r2,zero,r2
 400a71c:	f800283a 	ret
 400a720:	014bc83a 	sub	r5,zero,r5
 400a724:	39c0005c 	xori	r7,r7,1
 400a728:	003fe706 	br	400a6c8 <__alt_mem_SRAM+0xfbfea6c8>
 400a72c:	0109c83a 	sub	r4,zero,r4
 400a730:	01c00044 	movi	r7,1
 400a734:	003fe306 	br	400a6c4 <__alt_mem_SRAM+0xfbfea6c4>
 400a738:	00c00044 	movi	r3,1
 400a73c:	003fee06 	br	400a6f8 <__alt_mem_SRAM+0xfbfea6f8>

0400a740 <__modsi3>:
 400a740:	20001716 	blt	r4,zero,400a7a0 <__modsi3+0x60>
 400a744:	000f883a 	mov	r7,zero
 400a748:	2005883a 	mov	r2,r4
 400a74c:	28001216 	blt	r5,zero,400a798 <__modsi3+0x58>
 400a750:	2900162e 	bgeu	r5,r4,400a7ac <__modsi3+0x6c>
 400a754:	01800804 	movi	r6,32
 400a758:	00c00044 	movi	r3,1
 400a75c:	00000106 	br	400a764 <__modsi3+0x24>
 400a760:	30000a26 	beq	r6,zero,400a78c <__modsi3+0x4c>
 400a764:	294b883a 	add	r5,r5,r5
 400a768:	31bfffc4 	addi	r6,r6,-1
 400a76c:	18c7883a 	add	r3,r3,r3
 400a770:	293ffb36 	bltu	r5,r4,400a760 <__alt_mem_SRAM+0xfbfea760>
 400a774:	18000526 	beq	r3,zero,400a78c <__modsi3+0x4c>
 400a778:	1806d07a 	srli	r3,r3,1
 400a77c:	11400136 	bltu	r2,r5,400a784 <__modsi3+0x44>
 400a780:	1145c83a 	sub	r2,r2,r5
 400a784:	280ad07a 	srli	r5,r5,1
 400a788:	183ffb1e 	bne	r3,zero,400a778 <__alt_mem_SRAM+0xfbfea778>
 400a78c:	38000126 	beq	r7,zero,400a794 <__modsi3+0x54>
 400a790:	0085c83a 	sub	r2,zero,r2
 400a794:	f800283a 	ret
 400a798:	014bc83a 	sub	r5,zero,r5
 400a79c:	003fec06 	br	400a750 <__alt_mem_SRAM+0xfbfea750>
 400a7a0:	0109c83a 	sub	r4,zero,r4
 400a7a4:	01c00044 	movi	r7,1
 400a7a8:	003fe706 	br	400a748 <__alt_mem_SRAM+0xfbfea748>
 400a7ac:	00c00044 	movi	r3,1
 400a7b0:	003ff106 	br	400a778 <__alt_mem_SRAM+0xfbfea778>

0400a7b4 <__udivsi3>:
 400a7b4:	200d883a 	mov	r6,r4
 400a7b8:	2900152e 	bgeu	r5,r4,400a810 <__udivsi3+0x5c>
 400a7bc:	28001416 	blt	r5,zero,400a810 <__udivsi3+0x5c>
 400a7c0:	00800804 	movi	r2,32
 400a7c4:	00c00044 	movi	r3,1
 400a7c8:	00000206 	br	400a7d4 <__udivsi3+0x20>
 400a7cc:	10000e26 	beq	r2,zero,400a808 <__udivsi3+0x54>
 400a7d0:	28000516 	blt	r5,zero,400a7e8 <__udivsi3+0x34>
 400a7d4:	294b883a 	add	r5,r5,r5
 400a7d8:	10bfffc4 	addi	r2,r2,-1
 400a7dc:	18c7883a 	add	r3,r3,r3
 400a7e0:	293ffa36 	bltu	r5,r4,400a7cc <__alt_mem_SRAM+0xfbfea7cc>
 400a7e4:	18000826 	beq	r3,zero,400a808 <__udivsi3+0x54>
 400a7e8:	0005883a 	mov	r2,zero
 400a7ec:	31400236 	bltu	r6,r5,400a7f8 <__udivsi3+0x44>
 400a7f0:	314dc83a 	sub	r6,r6,r5
 400a7f4:	10c4b03a 	or	r2,r2,r3
 400a7f8:	1806d07a 	srli	r3,r3,1
 400a7fc:	280ad07a 	srli	r5,r5,1
 400a800:	183ffa1e 	bne	r3,zero,400a7ec <__alt_mem_SRAM+0xfbfea7ec>
 400a804:	f800283a 	ret
 400a808:	0005883a 	mov	r2,zero
 400a80c:	f800283a 	ret
 400a810:	00c00044 	movi	r3,1
 400a814:	003ff406 	br	400a7e8 <__alt_mem_SRAM+0xfbfea7e8>

0400a818 <__umodsi3>:
 400a818:	2005883a 	mov	r2,r4
 400a81c:	2900122e 	bgeu	r5,r4,400a868 <__umodsi3+0x50>
 400a820:	28001116 	blt	r5,zero,400a868 <__umodsi3+0x50>
 400a824:	01800804 	movi	r6,32
 400a828:	00c00044 	movi	r3,1
 400a82c:	00000206 	br	400a838 <__umodsi3+0x20>
 400a830:	30000c26 	beq	r6,zero,400a864 <__umodsi3+0x4c>
 400a834:	28000516 	blt	r5,zero,400a84c <__umodsi3+0x34>
 400a838:	294b883a 	add	r5,r5,r5
 400a83c:	31bfffc4 	addi	r6,r6,-1
 400a840:	18c7883a 	add	r3,r3,r3
 400a844:	293ffa36 	bltu	r5,r4,400a830 <__alt_mem_SRAM+0xfbfea830>
 400a848:	18000626 	beq	r3,zero,400a864 <__umodsi3+0x4c>
 400a84c:	1806d07a 	srli	r3,r3,1
 400a850:	11400136 	bltu	r2,r5,400a858 <__umodsi3+0x40>
 400a854:	1145c83a 	sub	r2,r2,r5
 400a858:	280ad07a 	srli	r5,r5,1
 400a85c:	183ffb1e 	bne	r3,zero,400a84c <__alt_mem_SRAM+0xfbfea84c>
 400a860:	f800283a 	ret
 400a864:	f800283a 	ret
 400a868:	00c00044 	movi	r3,1
 400a86c:	003ff706 	br	400a84c <__alt_mem_SRAM+0xfbfea84c>

0400a870 <__adddf3>:
 400a870:	02c00434 	movhi	r11,16
 400a874:	5affffc4 	addi	r11,r11,-1
 400a878:	2806d7fa 	srli	r3,r5,31
 400a87c:	2ad4703a 	and	r10,r5,r11
 400a880:	3ad2703a 	and	r9,r7,r11
 400a884:	3804d53a 	srli	r2,r7,20
 400a888:	3018d77a 	srli	r12,r6,29
 400a88c:	280ad53a 	srli	r5,r5,20
 400a890:	501490fa 	slli	r10,r10,3
 400a894:	2010d77a 	srli	r8,r4,29
 400a898:	481290fa 	slli	r9,r9,3
 400a89c:	380ed7fa 	srli	r7,r7,31
 400a8a0:	defffb04 	addi	sp,sp,-20
 400a8a4:	dc800215 	stw	r18,8(sp)
 400a8a8:	dc400115 	stw	r17,4(sp)
 400a8ac:	dc000015 	stw	r16,0(sp)
 400a8b0:	dfc00415 	stw	ra,16(sp)
 400a8b4:	dcc00315 	stw	r19,12(sp)
 400a8b8:	1c803fcc 	andi	r18,r3,255
 400a8bc:	2c01ffcc 	andi	r16,r5,2047
 400a8c0:	5210b03a 	or	r8,r10,r8
 400a8c4:	202290fa 	slli	r17,r4,3
 400a8c8:	1081ffcc 	andi	r2,r2,2047
 400a8cc:	4b12b03a 	or	r9,r9,r12
 400a8d0:	300c90fa 	slli	r6,r6,3
 400a8d4:	91c07526 	beq	r18,r7,400aaac <__adddf3+0x23c>
 400a8d8:	8087c83a 	sub	r3,r16,r2
 400a8dc:	00c0ab0e 	bge	zero,r3,400ab8c <__adddf3+0x31c>
 400a8e0:	10002a1e 	bne	r2,zero,400a98c <__adddf3+0x11c>
 400a8e4:	4984b03a 	or	r2,r9,r6
 400a8e8:	1000961e 	bne	r2,zero,400ab44 <__adddf3+0x2d4>
 400a8ec:	888001cc 	andi	r2,r17,7
 400a8f0:	10000726 	beq	r2,zero,400a910 <__adddf3+0xa0>
 400a8f4:	888003cc 	andi	r2,r17,15
 400a8f8:	00c00104 	movi	r3,4
 400a8fc:	10c00426 	beq	r2,r3,400a910 <__adddf3+0xa0>
 400a900:	88c7883a 	add	r3,r17,r3
 400a904:	1c63803a 	cmpltu	r17,r3,r17
 400a908:	4451883a 	add	r8,r8,r17
 400a90c:	1823883a 	mov	r17,r3
 400a910:	4080202c 	andhi	r2,r8,128
 400a914:	10005926 	beq	r2,zero,400aa7c <__adddf3+0x20c>
 400a918:	84000044 	addi	r16,r16,1
 400a91c:	0081ffc4 	movi	r2,2047
 400a920:	8080ba26 	beq	r16,r2,400ac0c <__adddf3+0x39c>
 400a924:	00bfe034 	movhi	r2,65408
 400a928:	10bfffc4 	addi	r2,r2,-1
 400a92c:	4090703a 	and	r8,r8,r2
 400a930:	4004977a 	slli	r2,r8,29
 400a934:	4010927a 	slli	r8,r8,9
 400a938:	8822d0fa 	srli	r17,r17,3
 400a93c:	8401ffcc 	andi	r16,r16,2047
 400a940:	4010d33a 	srli	r8,r8,12
 400a944:	9007883a 	mov	r3,r18
 400a948:	1444b03a 	or	r2,r2,r17
 400a94c:	8401ffcc 	andi	r16,r16,2047
 400a950:	8020953a 	slli	r16,r16,20
 400a954:	18c03fcc 	andi	r3,r3,255
 400a958:	01000434 	movhi	r4,16
 400a95c:	213fffc4 	addi	r4,r4,-1
 400a960:	180697fa 	slli	r3,r3,31
 400a964:	4110703a 	and	r8,r8,r4
 400a968:	4410b03a 	or	r8,r8,r16
 400a96c:	40c6b03a 	or	r3,r8,r3
 400a970:	dfc00417 	ldw	ra,16(sp)
 400a974:	dcc00317 	ldw	r19,12(sp)
 400a978:	dc800217 	ldw	r18,8(sp)
 400a97c:	dc400117 	ldw	r17,4(sp)
 400a980:	dc000017 	ldw	r16,0(sp)
 400a984:	dec00504 	addi	sp,sp,20
 400a988:	f800283a 	ret
 400a98c:	0081ffc4 	movi	r2,2047
 400a990:	80bfd626 	beq	r16,r2,400a8ec <__alt_mem_SRAM+0xfbfea8ec>
 400a994:	4a402034 	orhi	r9,r9,128
 400a998:	00800e04 	movi	r2,56
 400a99c:	10c09f16 	blt	r2,r3,400ac1c <__adddf3+0x3ac>
 400a9a0:	008007c4 	movi	r2,31
 400a9a4:	10c0c216 	blt	r2,r3,400acb0 <__adddf3+0x440>
 400a9a8:	00800804 	movi	r2,32
 400a9ac:	10c5c83a 	sub	r2,r2,r3
 400a9b0:	488a983a 	sll	r5,r9,r2
 400a9b4:	30c8d83a 	srl	r4,r6,r3
 400a9b8:	3084983a 	sll	r2,r6,r2
 400a9bc:	48c6d83a 	srl	r3,r9,r3
 400a9c0:	290cb03a 	or	r6,r5,r4
 400a9c4:	1004c03a 	cmpne	r2,r2,zero
 400a9c8:	308cb03a 	or	r6,r6,r2
 400a9cc:	898dc83a 	sub	r6,r17,r6
 400a9d0:	89a3803a 	cmpltu	r17,r17,r6
 400a9d4:	40d1c83a 	sub	r8,r8,r3
 400a9d8:	4451c83a 	sub	r8,r8,r17
 400a9dc:	3023883a 	mov	r17,r6
 400a9e0:	4080202c 	andhi	r2,r8,128
 400a9e4:	10002326 	beq	r2,zero,400aa74 <__adddf3+0x204>
 400a9e8:	04c02034 	movhi	r19,128
 400a9ec:	9cffffc4 	addi	r19,r19,-1
 400a9f0:	44e6703a 	and	r19,r8,r19
 400a9f4:	98007626 	beq	r19,zero,400abd0 <__adddf3+0x360>
 400a9f8:	9809883a 	mov	r4,r19
 400a9fc:	400ce740 	call	400ce74 <__clzsi2>
 400aa00:	10fffe04 	addi	r3,r2,-8
 400aa04:	010007c4 	movi	r4,31
 400aa08:	20c07716 	blt	r4,r3,400abe8 <__adddf3+0x378>
 400aa0c:	00800804 	movi	r2,32
 400aa10:	10c5c83a 	sub	r2,r2,r3
 400aa14:	8884d83a 	srl	r2,r17,r2
 400aa18:	98d0983a 	sll	r8,r19,r3
 400aa1c:	88e2983a 	sll	r17,r17,r3
 400aa20:	1204b03a 	or	r2,r2,r8
 400aa24:	1c007416 	blt	r3,r16,400abf8 <__adddf3+0x388>
 400aa28:	1c21c83a 	sub	r16,r3,r16
 400aa2c:	82000044 	addi	r8,r16,1
 400aa30:	00c007c4 	movi	r3,31
 400aa34:	1a009116 	blt	r3,r8,400ac7c <__adddf3+0x40c>
 400aa38:	00c00804 	movi	r3,32
 400aa3c:	1a07c83a 	sub	r3,r3,r8
 400aa40:	8a08d83a 	srl	r4,r17,r8
 400aa44:	88e2983a 	sll	r17,r17,r3
 400aa48:	10c6983a 	sll	r3,r2,r3
 400aa4c:	1210d83a 	srl	r8,r2,r8
 400aa50:	8804c03a 	cmpne	r2,r17,zero
 400aa54:	1906b03a 	or	r3,r3,r4
 400aa58:	18a2b03a 	or	r17,r3,r2
 400aa5c:	0021883a 	mov	r16,zero
 400aa60:	003fa206 	br	400a8ec <__alt_mem_SRAM+0xfbfea8ec>
 400aa64:	1890b03a 	or	r8,r3,r2
 400aa68:	40017d26 	beq	r8,zero,400b060 <__adddf3+0x7f0>
 400aa6c:	1011883a 	mov	r8,r2
 400aa70:	1823883a 	mov	r17,r3
 400aa74:	888001cc 	andi	r2,r17,7
 400aa78:	103f9e1e 	bne	r2,zero,400a8f4 <__alt_mem_SRAM+0xfbfea8f4>
 400aa7c:	4004977a 	slli	r2,r8,29
 400aa80:	8822d0fa 	srli	r17,r17,3
 400aa84:	4010d0fa 	srli	r8,r8,3
 400aa88:	9007883a 	mov	r3,r18
 400aa8c:	1444b03a 	or	r2,r2,r17
 400aa90:	0101ffc4 	movi	r4,2047
 400aa94:	81002426 	beq	r16,r4,400ab28 <__adddf3+0x2b8>
 400aa98:	8120703a 	and	r16,r16,r4
 400aa9c:	01000434 	movhi	r4,16
 400aaa0:	213fffc4 	addi	r4,r4,-1
 400aaa4:	4110703a 	and	r8,r8,r4
 400aaa8:	003fa806 	br	400a94c <__alt_mem_SRAM+0xfbfea94c>
 400aaac:	8089c83a 	sub	r4,r16,r2
 400aab0:	01005e0e 	bge	zero,r4,400ac2c <__adddf3+0x3bc>
 400aab4:	10002b26 	beq	r2,zero,400ab64 <__adddf3+0x2f4>
 400aab8:	0081ffc4 	movi	r2,2047
 400aabc:	80bf8b26 	beq	r16,r2,400a8ec <__alt_mem_SRAM+0xfbfea8ec>
 400aac0:	4a402034 	orhi	r9,r9,128
 400aac4:	00800e04 	movi	r2,56
 400aac8:	1100a40e 	bge	r2,r4,400ad5c <__adddf3+0x4ec>
 400aacc:	498cb03a 	or	r6,r9,r6
 400aad0:	300ac03a 	cmpne	r5,r6,zero
 400aad4:	0013883a 	mov	r9,zero
 400aad8:	2c4b883a 	add	r5,r5,r17
 400aadc:	2c63803a 	cmpltu	r17,r5,r17
 400aae0:	4a11883a 	add	r8,r9,r8
 400aae4:	8a11883a 	add	r8,r17,r8
 400aae8:	2823883a 	mov	r17,r5
 400aaec:	4080202c 	andhi	r2,r8,128
 400aaf0:	103fe026 	beq	r2,zero,400aa74 <__alt_mem_SRAM+0xfbfeaa74>
 400aaf4:	84000044 	addi	r16,r16,1
 400aaf8:	0081ffc4 	movi	r2,2047
 400aafc:	8080d226 	beq	r16,r2,400ae48 <__adddf3+0x5d8>
 400ab00:	00bfe034 	movhi	r2,65408
 400ab04:	10bfffc4 	addi	r2,r2,-1
 400ab08:	4090703a 	and	r8,r8,r2
 400ab0c:	880ad07a 	srli	r5,r17,1
 400ab10:	400897fa 	slli	r4,r8,31
 400ab14:	88c0004c 	andi	r3,r17,1
 400ab18:	28e2b03a 	or	r17,r5,r3
 400ab1c:	4010d07a 	srli	r8,r8,1
 400ab20:	2462b03a 	or	r17,r4,r17
 400ab24:	003f7106 	br	400a8ec <__alt_mem_SRAM+0xfbfea8ec>
 400ab28:	4088b03a 	or	r4,r8,r2
 400ab2c:	20014526 	beq	r4,zero,400b044 <__adddf3+0x7d4>
 400ab30:	01000434 	movhi	r4,16
 400ab34:	42000234 	orhi	r8,r8,8
 400ab38:	213fffc4 	addi	r4,r4,-1
 400ab3c:	4110703a 	and	r8,r8,r4
 400ab40:	003f8206 	br	400a94c <__alt_mem_SRAM+0xfbfea94c>
 400ab44:	18ffffc4 	addi	r3,r3,-1
 400ab48:	1800491e 	bne	r3,zero,400ac70 <__adddf3+0x400>
 400ab4c:	898bc83a 	sub	r5,r17,r6
 400ab50:	8963803a 	cmpltu	r17,r17,r5
 400ab54:	4251c83a 	sub	r8,r8,r9
 400ab58:	4451c83a 	sub	r8,r8,r17
 400ab5c:	2823883a 	mov	r17,r5
 400ab60:	003f9f06 	br	400a9e0 <__alt_mem_SRAM+0xfbfea9e0>
 400ab64:	4984b03a 	or	r2,r9,r6
 400ab68:	103f6026 	beq	r2,zero,400a8ec <__alt_mem_SRAM+0xfbfea8ec>
 400ab6c:	213fffc4 	addi	r4,r4,-1
 400ab70:	2000931e 	bne	r4,zero,400adc0 <__adddf3+0x550>
 400ab74:	898d883a 	add	r6,r17,r6
 400ab78:	3463803a 	cmpltu	r17,r6,r17
 400ab7c:	4251883a 	add	r8,r8,r9
 400ab80:	8a11883a 	add	r8,r17,r8
 400ab84:	3023883a 	mov	r17,r6
 400ab88:	003fd806 	br	400aaec <__alt_mem_SRAM+0xfbfeaaec>
 400ab8c:	1800541e 	bne	r3,zero,400ace0 <__adddf3+0x470>
 400ab90:	80800044 	addi	r2,r16,1
 400ab94:	1081ffcc 	andi	r2,r2,2047
 400ab98:	00c00044 	movi	r3,1
 400ab9c:	1880a00e 	bge	r3,r2,400ae20 <__adddf3+0x5b0>
 400aba0:	8989c83a 	sub	r4,r17,r6
 400aba4:	8905803a 	cmpltu	r2,r17,r4
 400aba8:	4267c83a 	sub	r19,r8,r9
 400abac:	98a7c83a 	sub	r19,r19,r2
 400abb0:	9880202c 	andhi	r2,r19,128
 400abb4:	10006326 	beq	r2,zero,400ad44 <__adddf3+0x4d4>
 400abb8:	3463c83a 	sub	r17,r6,r17
 400abbc:	4a07c83a 	sub	r3,r9,r8
 400abc0:	344d803a 	cmpltu	r6,r6,r17
 400abc4:	19a7c83a 	sub	r19,r3,r6
 400abc8:	3825883a 	mov	r18,r7
 400abcc:	983f8a1e 	bne	r19,zero,400a9f8 <__alt_mem_SRAM+0xfbfea9f8>
 400abd0:	8809883a 	mov	r4,r17
 400abd4:	400ce740 	call	400ce74 <__clzsi2>
 400abd8:	10800804 	addi	r2,r2,32
 400abdc:	10fffe04 	addi	r3,r2,-8
 400abe0:	010007c4 	movi	r4,31
 400abe4:	20ff890e 	bge	r4,r3,400aa0c <__alt_mem_SRAM+0xfbfeaa0c>
 400abe8:	10bff604 	addi	r2,r2,-40
 400abec:	8884983a 	sll	r2,r17,r2
 400abf0:	0023883a 	mov	r17,zero
 400abf4:	1c3f8c0e 	bge	r3,r16,400aa28 <__alt_mem_SRAM+0xfbfeaa28>
 400abf8:	023fe034 	movhi	r8,65408
 400abfc:	423fffc4 	addi	r8,r8,-1
 400ac00:	80e1c83a 	sub	r16,r16,r3
 400ac04:	1210703a 	and	r8,r2,r8
 400ac08:	003f3806 	br	400a8ec <__alt_mem_SRAM+0xfbfea8ec>
 400ac0c:	9007883a 	mov	r3,r18
 400ac10:	0011883a 	mov	r8,zero
 400ac14:	0005883a 	mov	r2,zero
 400ac18:	003f4c06 	br	400a94c <__alt_mem_SRAM+0xfbfea94c>
 400ac1c:	498cb03a 	or	r6,r9,r6
 400ac20:	300cc03a 	cmpne	r6,r6,zero
 400ac24:	0007883a 	mov	r3,zero
 400ac28:	003f6806 	br	400a9cc <__alt_mem_SRAM+0xfbfea9cc>
 400ac2c:	20009c1e 	bne	r4,zero,400aea0 <__adddf3+0x630>
 400ac30:	80800044 	addi	r2,r16,1
 400ac34:	1141ffcc 	andi	r5,r2,2047
 400ac38:	01000044 	movi	r4,1
 400ac3c:	2140670e 	bge	r4,r5,400addc <__adddf3+0x56c>
 400ac40:	0101ffc4 	movi	r4,2047
 400ac44:	11007f26 	beq	r2,r4,400ae44 <__adddf3+0x5d4>
 400ac48:	898d883a 	add	r6,r17,r6
 400ac4c:	4247883a 	add	r3,r8,r9
 400ac50:	3451803a 	cmpltu	r8,r6,r17
 400ac54:	40d1883a 	add	r8,r8,r3
 400ac58:	402297fa 	slli	r17,r8,31
 400ac5c:	300cd07a 	srli	r6,r6,1
 400ac60:	4010d07a 	srli	r8,r8,1
 400ac64:	1021883a 	mov	r16,r2
 400ac68:	89a2b03a 	or	r17,r17,r6
 400ac6c:	003f1f06 	br	400a8ec <__alt_mem_SRAM+0xfbfea8ec>
 400ac70:	0081ffc4 	movi	r2,2047
 400ac74:	80bf481e 	bne	r16,r2,400a998 <__alt_mem_SRAM+0xfbfea998>
 400ac78:	003f1c06 	br	400a8ec <__alt_mem_SRAM+0xfbfea8ec>
 400ac7c:	843ff844 	addi	r16,r16,-31
 400ac80:	01000804 	movi	r4,32
 400ac84:	1406d83a 	srl	r3,r2,r16
 400ac88:	41005026 	beq	r8,r4,400adcc <__adddf3+0x55c>
 400ac8c:	01001004 	movi	r4,64
 400ac90:	2211c83a 	sub	r8,r4,r8
 400ac94:	1204983a 	sll	r2,r2,r8
 400ac98:	88a2b03a 	or	r17,r17,r2
 400ac9c:	8822c03a 	cmpne	r17,r17,zero
 400aca0:	1c62b03a 	or	r17,r3,r17
 400aca4:	0011883a 	mov	r8,zero
 400aca8:	0021883a 	mov	r16,zero
 400acac:	003f7106 	br	400aa74 <__alt_mem_SRAM+0xfbfeaa74>
 400acb0:	193ff804 	addi	r4,r3,-32
 400acb4:	00800804 	movi	r2,32
 400acb8:	4908d83a 	srl	r4,r9,r4
 400acbc:	18804526 	beq	r3,r2,400add4 <__adddf3+0x564>
 400acc0:	00801004 	movi	r2,64
 400acc4:	10c5c83a 	sub	r2,r2,r3
 400acc8:	4886983a 	sll	r3,r9,r2
 400accc:	198cb03a 	or	r6,r3,r6
 400acd0:	300cc03a 	cmpne	r6,r6,zero
 400acd4:	218cb03a 	or	r6,r4,r6
 400acd8:	0007883a 	mov	r3,zero
 400acdc:	003f3b06 	br	400a9cc <__alt_mem_SRAM+0xfbfea9cc>
 400ace0:	80002a26 	beq	r16,zero,400ad8c <__adddf3+0x51c>
 400ace4:	0101ffc4 	movi	r4,2047
 400ace8:	11006826 	beq	r2,r4,400ae8c <__adddf3+0x61c>
 400acec:	00c7c83a 	sub	r3,zero,r3
 400acf0:	42002034 	orhi	r8,r8,128
 400acf4:	01000e04 	movi	r4,56
 400acf8:	20c07c16 	blt	r4,r3,400aeec <__adddf3+0x67c>
 400acfc:	010007c4 	movi	r4,31
 400ad00:	20c0da16 	blt	r4,r3,400b06c <__adddf3+0x7fc>
 400ad04:	01000804 	movi	r4,32
 400ad08:	20c9c83a 	sub	r4,r4,r3
 400ad0c:	4114983a 	sll	r10,r8,r4
 400ad10:	88cad83a 	srl	r5,r17,r3
 400ad14:	8908983a 	sll	r4,r17,r4
 400ad18:	40c6d83a 	srl	r3,r8,r3
 400ad1c:	5162b03a 	or	r17,r10,r5
 400ad20:	2008c03a 	cmpne	r4,r4,zero
 400ad24:	8922b03a 	or	r17,r17,r4
 400ad28:	3463c83a 	sub	r17,r6,r17
 400ad2c:	48c7c83a 	sub	r3,r9,r3
 400ad30:	344d803a 	cmpltu	r6,r6,r17
 400ad34:	1991c83a 	sub	r8,r3,r6
 400ad38:	1021883a 	mov	r16,r2
 400ad3c:	3825883a 	mov	r18,r7
 400ad40:	003f2706 	br	400a9e0 <__alt_mem_SRAM+0xfbfea9e0>
 400ad44:	24d0b03a 	or	r8,r4,r19
 400ad48:	40001b1e 	bne	r8,zero,400adb8 <__adddf3+0x548>
 400ad4c:	0005883a 	mov	r2,zero
 400ad50:	0007883a 	mov	r3,zero
 400ad54:	0021883a 	mov	r16,zero
 400ad58:	003f4d06 	br	400aa90 <__alt_mem_SRAM+0xfbfeaa90>
 400ad5c:	008007c4 	movi	r2,31
 400ad60:	11003c16 	blt	r2,r4,400ae54 <__adddf3+0x5e4>
 400ad64:	00800804 	movi	r2,32
 400ad68:	1105c83a 	sub	r2,r2,r4
 400ad6c:	488e983a 	sll	r7,r9,r2
 400ad70:	310ad83a 	srl	r5,r6,r4
 400ad74:	3084983a 	sll	r2,r6,r2
 400ad78:	4912d83a 	srl	r9,r9,r4
 400ad7c:	394ab03a 	or	r5,r7,r5
 400ad80:	1004c03a 	cmpne	r2,r2,zero
 400ad84:	288ab03a 	or	r5,r5,r2
 400ad88:	003f5306 	br	400aad8 <__alt_mem_SRAM+0xfbfeaad8>
 400ad8c:	4448b03a 	or	r4,r8,r17
 400ad90:	20003e26 	beq	r4,zero,400ae8c <__adddf3+0x61c>
 400ad94:	00c6303a 	nor	r3,zero,r3
 400ad98:	18003a1e 	bne	r3,zero,400ae84 <__adddf3+0x614>
 400ad9c:	3463c83a 	sub	r17,r6,r17
 400ada0:	4a07c83a 	sub	r3,r9,r8
 400ada4:	344d803a 	cmpltu	r6,r6,r17
 400ada8:	1991c83a 	sub	r8,r3,r6
 400adac:	1021883a 	mov	r16,r2
 400adb0:	3825883a 	mov	r18,r7
 400adb4:	003f0a06 	br	400a9e0 <__alt_mem_SRAM+0xfbfea9e0>
 400adb8:	2023883a 	mov	r17,r4
 400adbc:	003f0d06 	br	400a9f4 <__alt_mem_SRAM+0xfbfea9f4>
 400adc0:	0081ffc4 	movi	r2,2047
 400adc4:	80bf3f1e 	bne	r16,r2,400aac4 <__alt_mem_SRAM+0xfbfeaac4>
 400adc8:	003ec806 	br	400a8ec <__alt_mem_SRAM+0xfbfea8ec>
 400adcc:	0005883a 	mov	r2,zero
 400add0:	003fb106 	br	400ac98 <__alt_mem_SRAM+0xfbfeac98>
 400add4:	0007883a 	mov	r3,zero
 400add8:	003fbc06 	br	400accc <__alt_mem_SRAM+0xfbfeaccc>
 400addc:	4444b03a 	or	r2,r8,r17
 400ade0:	8000871e 	bne	r16,zero,400b000 <__adddf3+0x790>
 400ade4:	1000ba26 	beq	r2,zero,400b0d0 <__adddf3+0x860>
 400ade8:	4984b03a 	or	r2,r9,r6
 400adec:	103ebf26 	beq	r2,zero,400a8ec <__alt_mem_SRAM+0xfbfea8ec>
 400adf0:	8985883a 	add	r2,r17,r6
 400adf4:	4247883a 	add	r3,r8,r9
 400adf8:	1451803a 	cmpltu	r8,r2,r17
 400adfc:	40d1883a 	add	r8,r8,r3
 400ae00:	40c0202c 	andhi	r3,r8,128
 400ae04:	1023883a 	mov	r17,r2
 400ae08:	183f1a26 	beq	r3,zero,400aa74 <__alt_mem_SRAM+0xfbfeaa74>
 400ae0c:	00bfe034 	movhi	r2,65408
 400ae10:	10bfffc4 	addi	r2,r2,-1
 400ae14:	2021883a 	mov	r16,r4
 400ae18:	4090703a 	and	r8,r8,r2
 400ae1c:	003eb306 	br	400a8ec <__alt_mem_SRAM+0xfbfea8ec>
 400ae20:	4444b03a 	or	r2,r8,r17
 400ae24:	8000291e 	bne	r16,zero,400aecc <__adddf3+0x65c>
 400ae28:	10004b1e 	bne	r2,zero,400af58 <__adddf3+0x6e8>
 400ae2c:	4990b03a 	or	r8,r9,r6
 400ae30:	40008b26 	beq	r8,zero,400b060 <__adddf3+0x7f0>
 400ae34:	4811883a 	mov	r8,r9
 400ae38:	3023883a 	mov	r17,r6
 400ae3c:	3825883a 	mov	r18,r7
 400ae40:	003eaa06 	br	400a8ec <__alt_mem_SRAM+0xfbfea8ec>
 400ae44:	1021883a 	mov	r16,r2
 400ae48:	0011883a 	mov	r8,zero
 400ae4c:	0005883a 	mov	r2,zero
 400ae50:	003f0f06 	br	400aa90 <__alt_mem_SRAM+0xfbfeaa90>
 400ae54:	217ff804 	addi	r5,r4,-32
 400ae58:	00800804 	movi	r2,32
 400ae5c:	494ad83a 	srl	r5,r9,r5
 400ae60:	20807d26 	beq	r4,r2,400b058 <__adddf3+0x7e8>
 400ae64:	00801004 	movi	r2,64
 400ae68:	1109c83a 	sub	r4,r2,r4
 400ae6c:	4912983a 	sll	r9,r9,r4
 400ae70:	498cb03a 	or	r6,r9,r6
 400ae74:	300cc03a 	cmpne	r6,r6,zero
 400ae78:	298ab03a 	or	r5,r5,r6
 400ae7c:	0013883a 	mov	r9,zero
 400ae80:	003f1506 	br	400aad8 <__alt_mem_SRAM+0xfbfeaad8>
 400ae84:	0101ffc4 	movi	r4,2047
 400ae88:	113f9a1e 	bne	r2,r4,400acf4 <__alt_mem_SRAM+0xfbfeacf4>
 400ae8c:	4811883a 	mov	r8,r9
 400ae90:	3023883a 	mov	r17,r6
 400ae94:	1021883a 	mov	r16,r2
 400ae98:	3825883a 	mov	r18,r7
 400ae9c:	003e9306 	br	400a8ec <__alt_mem_SRAM+0xfbfea8ec>
 400aea0:	8000161e 	bne	r16,zero,400aefc <__adddf3+0x68c>
 400aea4:	444ab03a 	or	r5,r8,r17
 400aea8:	28005126 	beq	r5,zero,400aff0 <__adddf3+0x780>
 400aeac:	0108303a 	nor	r4,zero,r4
 400aeb0:	20004d1e 	bne	r4,zero,400afe8 <__adddf3+0x778>
 400aeb4:	89a3883a 	add	r17,r17,r6
 400aeb8:	4253883a 	add	r9,r8,r9
 400aebc:	898d803a 	cmpltu	r6,r17,r6
 400aec0:	3251883a 	add	r8,r6,r9
 400aec4:	1021883a 	mov	r16,r2
 400aec8:	003f0806 	br	400aaec <__alt_mem_SRAM+0xfbfeaaec>
 400aecc:	1000301e 	bne	r2,zero,400af90 <__adddf3+0x720>
 400aed0:	4984b03a 	or	r2,r9,r6
 400aed4:	10007126 	beq	r2,zero,400b09c <__adddf3+0x82c>
 400aed8:	4811883a 	mov	r8,r9
 400aedc:	3023883a 	mov	r17,r6
 400aee0:	3825883a 	mov	r18,r7
 400aee4:	0401ffc4 	movi	r16,2047
 400aee8:	003e8006 	br	400a8ec <__alt_mem_SRAM+0xfbfea8ec>
 400aeec:	4462b03a 	or	r17,r8,r17
 400aef0:	8822c03a 	cmpne	r17,r17,zero
 400aef4:	0007883a 	mov	r3,zero
 400aef8:	003f8b06 	br	400ad28 <__alt_mem_SRAM+0xfbfead28>
 400aefc:	0141ffc4 	movi	r5,2047
 400af00:	11403b26 	beq	r2,r5,400aff0 <__adddf3+0x780>
 400af04:	0109c83a 	sub	r4,zero,r4
 400af08:	42002034 	orhi	r8,r8,128
 400af0c:	01400e04 	movi	r5,56
 400af10:	29006716 	blt	r5,r4,400b0b0 <__adddf3+0x840>
 400af14:	014007c4 	movi	r5,31
 400af18:	29007016 	blt	r5,r4,400b0dc <__adddf3+0x86c>
 400af1c:	01400804 	movi	r5,32
 400af20:	290bc83a 	sub	r5,r5,r4
 400af24:	4154983a 	sll	r10,r8,r5
 400af28:	890ed83a 	srl	r7,r17,r4
 400af2c:	894a983a 	sll	r5,r17,r5
 400af30:	4108d83a 	srl	r4,r8,r4
 400af34:	51e2b03a 	or	r17,r10,r7
 400af38:	280ac03a 	cmpne	r5,r5,zero
 400af3c:	8962b03a 	or	r17,r17,r5
 400af40:	89a3883a 	add	r17,r17,r6
 400af44:	2253883a 	add	r9,r4,r9
 400af48:	898d803a 	cmpltu	r6,r17,r6
 400af4c:	3251883a 	add	r8,r6,r9
 400af50:	1021883a 	mov	r16,r2
 400af54:	003ee506 	br	400aaec <__alt_mem_SRAM+0xfbfeaaec>
 400af58:	4984b03a 	or	r2,r9,r6
 400af5c:	103e6326 	beq	r2,zero,400a8ec <__alt_mem_SRAM+0xfbfea8ec>
 400af60:	8987c83a 	sub	r3,r17,r6
 400af64:	88c9803a 	cmpltu	r4,r17,r3
 400af68:	4245c83a 	sub	r2,r8,r9
 400af6c:	1105c83a 	sub	r2,r2,r4
 400af70:	1100202c 	andhi	r4,r2,128
 400af74:	203ebb26 	beq	r4,zero,400aa64 <__alt_mem_SRAM+0xfbfeaa64>
 400af78:	3463c83a 	sub	r17,r6,r17
 400af7c:	4a07c83a 	sub	r3,r9,r8
 400af80:	344d803a 	cmpltu	r6,r6,r17
 400af84:	1991c83a 	sub	r8,r3,r6
 400af88:	3825883a 	mov	r18,r7
 400af8c:	003e5706 	br	400a8ec <__alt_mem_SRAM+0xfbfea8ec>
 400af90:	4984b03a 	or	r2,r9,r6
 400af94:	10002e26 	beq	r2,zero,400b050 <__adddf3+0x7e0>
 400af98:	4004d0fa 	srli	r2,r8,3
 400af9c:	8822d0fa 	srli	r17,r17,3
 400afa0:	4010977a 	slli	r8,r8,29
 400afa4:	10c0022c 	andhi	r3,r2,8
 400afa8:	4462b03a 	or	r17,r8,r17
 400afac:	18000826 	beq	r3,zero,400afd0 <__adddf3+0x760>
 400afb0:	4808d0fa 	srli	r4,r9,3
 400afb4:	20c0022c 	andhi	r3,r4,8
 400afb8:	1800051e 	bne	r3,zero,400afd0 <__adddf3+0x760>
 400afbc:	300cd0fa 	srli	r6,r6,3
 400afc0:	4806977a 	slli	r3,r9,29
 400afc4:	2005883a 	mov	r2,r4
 400afc8:	3825883a 	mov	r18,r7
 400afcc:	19a2b03a 	or	r17,r3,r6
 400afd0:	8810d77a 	srli	r8,r17,29
 400afd4:	100490fa 	slli	r2,r2,3
 400afd8:	882290fa 	slli	r17,r17,3
 400afdc:	0401ffc4 	movi	r16,2047
 400afe0:	4090b03a 	or	r8,r8,r2
 400afe4:	003e4106 	br	400a8ec <__alt_mem_SRAM+0xfbfea8ec>
 400afe8:	0141ffc4 	movi	r5,2047
 400afec:	117fc71e 	bne	r2,r5,400af0c <__alt_mem_SRAM+0xfbfeaf0c>
 400aff0:	4811883a 	mov	r8,r9
 400aff4:	3023883a 	mov	r17,r6
 400aff8:	1021883a 	mov	r16,r2
 400affc:	003e3b06 	br	400a8ec <__alt_mem_SRAM+0xfbfea8ec>
 400b000:	10002f26 	beq	r2,zero,400b0c0 <__adddf3+0x850>
 400b004:	4984b03a 	or	r2,r9,r6
 400b008:	10001126 	beq	r2,zero,400b050 <__adddf3+0x7e0>
 400b00c:	4004d0fa 	srli	r2,r8,3
 400b010:	8822d0fa 	srli	r17,r17,3
 400b014:	4010977a 	slli	r8,r8,29
 400b018:	10c0022c 	andhi	r3,r2,8
 400b01c:	4462b03a 	or	r17,r8,r17
 400b020:	183feb26 	beq	r3,zero,400afd0 <__alt_mem_SRAM+0xfbfeafd0>
 400b024:	4808d0fa 	srli	r4,r9,3
 400b028:	20c0022c 	andhi	r3,r4,8
 400b02c:	183fe81e 	bne	r3,zero,400afd0 <__alt_mem_SRAM+0xfbfeafd0>
 400b030:	300cd0fa 	srli	r6,r6,3
 400b034:	4806977a 	slli	r3,r9,29
 400b038:	2005883a 	mov	r2,r4
 400b03c:	19a2b03a 	or	r17,r3,r6
 400b040:	003fe306 	br	400afd0 <__alt_mem_SRAM+0xfbfeafd0>
 400b044:	0011883a 	mov	r8,zero
 400b048:	0005883a 	mov	r2,zero
 400b04c:	003e3f06 	br	400a94c <__alt_mem_SRAM+0xfbfea94c>
 400b050:	0401ffc4 	movi	r16,2047
 400b054:	003e2506 	br	400a8ec <__alt_mem_SRAM+0xfbfea8ec>
 400b058:	0013883a 	mov	r9,zero
 400b05c:	003f8406 	br	400ae70 <__alt_mem_SRAM+0xfbfeae70>
 400b060:	0005883a 	mov	r2,zero
 400b064:	0007883a 	mov	r3,zero
 400b068:	003e8906 	br	400aa90 <__alt_mem_SRAM+0xfbfeaa90>
 400b06c:	197ff804 	addi	r5,r3,-32
 400b070:	01000804 	movi	r4,32
 400b074:	414ad83a 	srl	r5,r8,r5
 400b078:	19002426 	beq	r3,r4,400b10c <__adddf3+0x89c>
 400b07c:	01001004 	movi	r4,64
 400b080:	20c7c83a 	sub	r3,r4,r3
 400b084:	40c6983a 	sll	r3,r8,r3
 400b088:	1c46b03a 	or	r3,r3,r17
 400b08c:	1806c03a 	cmpne	r3,r3,zero
 400b090:	28e2b03a 	or	r17,r5,r3
 400b094:	0007883a 	mov	r3,zero
 400b098:	003f2306 	br	400ad28 <__alt_mem_SRAM+0xfbfead28>
 400b09c:	0007883a 	mov	r3,zero
 400b0a0:	5811883a 	mov	r8,r11
 400b0a4:	00bfffc4 	movi	r2,-1
 400b0a8:	0401ffc4 	movi	r16,2047
 400b0ac:	003e7806 	br	400aa90 <__alt_mem_SRAM+0xfbfeaa90>
 400b0b0:	4462b03a 	or	r17,r8,r17
 400b0b4:	8822c03a 	cmpne	r17,r17,zero
 400b0b8:	0009883a 	mov	r4,zero
 400b0bc:	003fa006 	br	400af40 <__alt_mem_SRAM+0xfbfeaf40>
 400b0c0:	4811883a 	mov	r8,r9
 400b0c4:	3023883a 	mov	r17,r6
 400b0c8:	0401ffc4 	movi	r16,2047
 400b0cc:	003e0706 	br	400a8ec <__alt_mem_SRAM+0xfbfea8ec>
 400b0d0:	4811883a 	mov	r8,r9
 400b0d4:	3023883a 	mov	r17,r6
 400b0d8:	003e0406 	br	400a8ec <__alt_mem_SRAM+0xfbfea8ec>
 400b0dc:	21fff804 	addi	r7,r4,-32
 400b0e0:	01400804 	movi	r5,32
 400b0e4:	41ced83a 	srl	r7,r8,r7
 400b0e8:	21400a26 	beq	r4,r5,400b114 <__adddf3+0x8a4>
 400b0ec:	01401004 	movi	r5,64
 400b0f0:	2909c83a 	sub	r4,r5,r4
 400b0f4:	4108983a 	sll	r4,r8,r4
 400b0f8:	2448b03a 	or	r4,r4,r17
 400b0fc:	2008c03a 	cmpne	r4,r4,zero
 400b100:	3922b03a 	or	r17,r7,r4
 400b104:	0009883a 	mov	r4,zero
 400b108:	003f8d06 	br	400af40 <__alt_mem_SRAM+0xfbfeaf40>
 400b10c:	0007883a 	mov	r3,zero
 400b110:	003fdd06 	br	400b088 <__alt_mem_SRAM+0xfbfeb088>
 400b114:	0009883a 	mov	r4,zero
 400b118:	003ff706 	br	400b0f8 <__alt_mem_SRAM+0xfbfeb0f8>

0400b11c <__divdf3>:
 400b11c:	defff204 	addi	sp,sp,-56
 400b120:	dd400915 	stw	r21,36(sp)
 400b124:	282ad53a 	srli	r21,r5,20
 400b128:	dd000815 	stw	r20,32(sp)
 400b12c:	2828d7fa 	srli	r20,r5,31
 400b130:	dc000415 	stw	r16,16(sp)
 400b134:	04000434 	movhi	r16,16
 400b138:	df000c15 	stw	fp,48(sp)
 400b13c:	843fffc4 	addi	r16,r16,-1
 400b140:	dfc00d15 	stw	ra,52(sp)
 400b144:	ddc00b15 	stw	r23,44(sp)
 400b148:	dd800a15 	stw	r22,40(sp)
 400b14c:	dcc00715 	stw	r19,28(sp)
 400b150:	dc800615 	stw	r18,24(sp)
 400b154:	dc400515 	stw	r17,20(sp)
 400b158:	ad41ffcc 	andi	r21,r21,2047
 400b15c:	2c20703a 	and	r16,r5,r16
 400b160:	a7003fcc 	andi	fp,r20,255
 400b164:	a8006126 	beq	r21,zero,400b2ec <__divdf3+0x1d0>
 400b168:	0081ffc4 	movi	r2,2047
 400b16c:	2025883a 	mov	r18,r4
 400b170:	a8803726 	beq	r21,r2,400b250 <__divdf3+0x134>
 400b174:	80800434 	orhi	r2,r16,16
 400b178:	100490fa 	slli	r2,r2,3
 400b17c:	2020d77a 	srli	r16,r4,29
 400b180:	202490fa 	slli	r18,r4,3
 400b184:	ad7f0044 	addi	r21,r21,-1023
 400b188:	80a0b03a 	or	r16,r16,r2
 400b18c:	0027883a 	mov	r19,zero
 400b190:	0013883a 	mov	r9,zero
 400b194:	3804d53a 	srli	r2,r7,20
 400b198:	382cd7fa 	srli	r22,r7,31
 400b19c:	04400434 	movhi	r17,16
 400b1a0:	8c7fffc4 	addi	r17,r17,-1
 400b1a4:	1081ffcc 	andi	r2,r2,2047
 400b1a8:	3011883a 	mov	r8,r6
 400b1ac:	3c62703a 	and	r17,r7,r17
 400b1b0:	b5c03fcc 	andi	r23,r22,255
 400b1b4:	10006c26 	beq	r2,zero,400b368 <__divdf3+0x24c>
 400b1b8:	00c1ffc4 	movi	r3,2047
 400b1bc:	10c06426 	beq	r2,r3,400b350 <__divdf3+0x234>
 400b1c0:	88c00434 	orhi	r3,r17,16
 400b1c4:	180690fa 	slli	r3,r3,3
 400b1c8:	3022d77a 	srli	r17,r6,29
 400b1cc:	301090fa 	slli	r8,r6,3
 400b1d0:	10bf0044 	addi	r2,r2,-1023
 400b1d4:	88e2b03a 	or	r17,r17,r3
 400b1d8:	000f883a 	mov	r7,zero
 400b1dc:	a58cf03a 	xor	r6,r20,r22
 400b1e0:	3cc8b03a 	or	r4,r7,r19
 400b1e4:	a8abc83a 	sub	r21,r21,r2
 400b1e8:	008003c4 	movi	r2,15
 400b1ec:	3007883a 	mov	r3,r6
 400b1f0:	34c03fcc 	andi	r19,r6,255
 400b1f4:	11009036 	bltu	r2,r4,400b438 <__divdf3+0x31c>
 400b1f8:	200890ba 	slli	r4,r4,2
 400b1fc:	00810074 	movhi	r2,1025
 400b200:	10ac8404 	addi	r2,r2,-19952
 400b204:	2089883a 	add	r4,r4,r2
 400b208:	20800017 	ldw	r2,0(r4)
 400b20c:	1000683a 	jmp	r2
 400b210:	0400b438 	rdprs	r16,zero,720
 400b214:	0400b288 	cmpgei	r16,zero,714
 400b218:	0400b428 	cmpgeui	r16,zero,720
 400b21c:	0400b27c 	xorhi	r16,zero,713
 400b220:	0400b428 	cmpgeui	r16,zero,720
 400b224:	0400b3fc 	xorhi	r16,zero,719
 400b228:	0400b428 	cmpgeui	r16,zero,720
 400b22c:	0400b27c 	xorhi	r16,zero,713
 400b230:	0400b288 	cmpgei	r16,zero,714
 400b234:	0400b288 	cmpgei	r16,zero,714
 400b238:	0400b3fc 	xorhi	r16,zero,719
 400b23c:	0400b27c 	xorhi	r16,zero,713
 400b240:	0400b26c 	andhi	r16,zero,713
 400b244:	0400b26c 	andhi	r16,zero,713
 400b248:	0400b26c 	andhi	r16,zero,713
 400b24c:	0400b71c 	xori	r16,zero,732
 400b250:	2404b03a 	or	r2,r4,r16
 400b254:	1000661e 	bne	r2,zero,400b3f0 <__divdf3+0x2d4>
 400b258:	04c00204 	movi	r19,8
 400b25c:	0021883a 	mov	r16,zero
 400b260:	0025883a 	mov	r18,zero
 400b264:	02400084 	movi	r9,2
 400b268:	003fca06 	br	400b194 <__alt_mem_SRAM+0xfbfeb194>
 400b26c:	8023883a 	mov	r17,r16
 400b270:	9011883a 	mov	r8,r18
 400b274:	e02f883a 	mov	r23,fp
 400b278:	480f883a 	mov	r7,r9
 400b27c:	00800084 	movi	r2,2
 400b280:	3881311e 	bne	r7,r2,400b748 <__divdf3+0x62c>
 400b284:	b827883a 	mov	r19,r23
 400b288:	98c0004c 	andi	r3,r19,1
 400b28c:	0081ffc4 	movi	r2,2047
 400b290:	000b883a 	mov	r5,zero
 400b294:	0025883a 	mov	r18,zero
 400b298:	1004953a 	slli	r2,r2,20
 400b29c:	18c03fcc 	andi	r3,r3,255
 400b2a0:	04400434 	movhi	r17,16
 400b2a4:	8c7fffc4 	addi	r17,r17,-1
 400b2a8:	180697fa 	slli	r3,r3,31
 400b2ac:	2c4a703a 	and	r5,r5,r17
 400b2b0:	288ab03a 	or	r5,r5,r2
 400b2b4:	28c6b03a 	or	r3,r5,r3
 400b2b8:	9005883a 	mov	r2,r18
 400b2bc:	dfc00d17 	ldw	ra,52(sp)
 400b2c0:	df000c17 	ldw	fp,48(sp)
 400b2c4:	ddc00b17 	ldw	r23,44(sp)
 400b2c8:	dd800a17 	ldw	r22,40(sp)
 400b2cc:	dd400917 	ldw	r21,36(sp)
 400b2d0:	dd000817 	ldw	r20,32(sp)
 400b2d4:	dcc00717 	ldw	r19,28(sp)
 400b2d8:	dc800617 	ldw	r18,24(sp)
 400b2dc:	dc400517 	ldw	r17,20(sp)
 400b2e0:	dc000417 	ldw	r16,16(sp)
 400b2e4:	dec00e04 	addi	sp,sp,56
 400b2e8:	f800283a 	ret
 400b2ec:	2404b03a 	or	r2,r4,r16
 400b2f0:	2027883a 	mov	r19,r4
 400b2f4:	10003926 	beq	r2,zero,400b3dc <__divdf3+0x2c0>
 400b2f8:	80012e26 	beq	r16,zero,400b7b4 <__divdf3+0x698>
 400b2fc:	8009883a 	mov	r4,r16
 400b300:	d9800315 	stw	r6,12(sp)
 400b304:	d9c00215 	stw	r7,8(sp)
 400b308:	400ce740 	call	400ce74 <__clzsi2>
 400b30c:	d9800317 	ldw	r6,12(sp)
 400b310:	d9c00217 	ldw	r7,8(sp)
 400b314:	113ffd44 	addi	r4,r2,-11
 400b318:	00c00704 	movi	r3,28
 400b31c:	19012116 	blt	r3,r4,400b7a4 <__divdf3+0x688>
 400b320:	00c00744 	movi	r3,29
 400b324:	147ffe04 	addi	r17,r2,-8
 400b328:	1907c83a 	sub	r3,r3,r4
 400b32c:	8460983a 	sll	r16,r16,r17
 400b330:	98c6d83a 	srl	r3,r19,r3
 400b334:	9c64983a 	sll	r18,r19,r17
 400b338:	1c20b03a 	or	r16,r3,r16
 400b33c:	1080fcc4 	addi	r2,r2,1011
 400b340:	00abc83a 	sub	r21,zero,r2
 400b344:	0027883a 	mov	r19,zero
 400b348:	0013883a 	mov	r9,zero
 400b34c:	003f9106 	br	400b194 <__alt_mem_SRAM+0xfbfeb194>
 400b350:	3446b03a 	or	r3,r6,r17
 400b354:	18001f1e 	bne	r3,zero,400b3d4 <__divdf3+0x2b8>
 400b358:	0023883a 	mov	r17,zero
 400b35c:	0011883a 	mov	r8,zero
 400b360:	01c00084 	movi	r7,2
 400b364:	003f9d06 	br	400b1dc <__alt_mem_SRAM+0xfbfeb1dc>
 400b368:	3446b03a 	or	r3,r6,r17
 400b36c:	18001526 	beq	r3,zero,400b3c4 <__divdf3+0x2a8>
 400b370:	88011b26 	beq	r17,zero,400b7e0 <__divdf3+0x6c4>
 400b374:	8809883a 	mov	r4,r17
 400b378:	d9800315 	stw	r6,12(sp)
 400b37c:	da400115 	stw	r9,4(sp)
 400b380:	400ce740 	call	400ce74 <__clzsi2>
 400b384:	d9800317 	ldw	r6,12(sp)
 400b388:	da400117 	ldw	r9,4(sp)
 400b38c:	113ffd44 	addi	r4,r2,-11
 400b390:	00c00704 	movi	r3,28
 400b394:	19010e16 	blt	r3,r4,400b7d0 <__divdf3+0x6b4>
 400b398:	00c00744 	movi	r3,29
 400b39c:	123ffe04 	addi	r8,r2,-8
 400b3a0:	1907c83a 	sub	r3,r3,r4
 400b3a4:	8a22983a 	sll	r17,r17,r8
 400b3a8:	30c6d83a 	srl	r3,r6,r3
 400b3ac:	3210983a 	sll	r8,r6,r8
 400b3b0:	1c62b03a 	or	r17,r3,r17
 400b3b4:	1080fcc4 	addi	r2,r2,1011
 400b3b8:	0085c83a 	sub	r2,zero,r2
 400b3bc:	000f883a 	mov	r7,zero
 400b3c0:	003f8606 	br	400b1dc <__alt_mem_SRAM+0xfbfeb1dc>
 400b3c4:	0023883a 	mov	r17,zero
 400b3c8:	0011883a 	mov	r8,zero
 400b3cc:	01c00044 	movi	r7,1
 400b3d0:	003f8206 	br	400b1dc <__alt_mem_SRAM+0xfbfeb1dc>
 400b3d4:	01c000c4 	movi	r7,3
 400b3d8:	003f8006 	br	400b1dc <__alt_mem_SRAM+0xfbfeb1dc>
 400b3dc:	04c00104 	movi	r19,4
 400b3e0:	0021883a 	mov	r16,zero
 400b3e4:	0025883a 	mov	r18,zero
 400b3e8:	02400044 	movi	r9,1
 400b3ec:	003f6906 	br	400b194 <__alt_mem_SRAM+0xfbfeb194>
 400b3f0:	04c00304 	movi	r19,12
 400b3f4:	024000c4 	movi	r9,3
 400b3f8:	003f6606 	br	400b194 <__alt_mem_SRAM+0xfbfeb194>
 400b3fc:	01400434 	movhi	r5,16
 400b400:	0007883a 	mov	r3,zero
 400b404:	297fffc4 	addi	r5,r5,-1
 400b408:	04bfffc4 	movi	r18,-1
 400b40c:	0081ffc4 	movi	r2,2047
 400b410:	003fa106 	br	400b298 <__alt_mem_SRAM+0xfbfeb298>
 400b414:	00c00044 	movi	r3,1
 400b418:	1887c83a 	sub	r3,r3,r2
 400b41c:	01000e04 	movi	r4,56
 400b420:	20c1210e 	bge	r4,r3,400b8a8 <__divdf3+0x78c>
 400b424:	98c0004c 	andi	r3,r19,1
 400b428:	0005883a 	mov	r2,zero
 400b42c:	000b883a 	mov	r5,zero
 400b430:	0025883a 	mov	r18,zero
 400b434:	003f9806 	br	400b298 <__alt_mem_SRAM+0xfbfeb298>
 400b438:	8c00fd36 	bltu	r17,r16,400b830 <__divdf3+0x714>
 400b43c:	8440fb26 	beq	r16,r17,400b82c <__divdf3+0x710>
 400b440:	8007883a 	mov	r3,r16
 400b444:	ad7fffc4 	addi	r21,r21,-1
 400b448:	0021883a 	mov	r16,zero
 400b44c:	4004d63a 	srli	r2,r8,24
 400b450:	8822923a 	slli	r17,r17,8
 400b454:	1809883a 	mov	r4,r3
 400b458:	402c923a 	slli	r22,r8,8
 400b45c:	88b8b03a 	or	fp,r17,r2
 400b460:	e028d43a 	srli	r20,fp,16
 400b464:	d8c00015 	stw	r3,0(sp)
 400b468:	e5ffffcc 	andi	r23,fp,65535
 400b46c:	a00b883a 	mov	r5,r20
 400b470:	400a7b40 	call	400a7b4 <__udivsi3>
 400b474:	d8c00017 	ldw	r3,0(sp)
 400b478:	a00b883a 	mov	r5,r20
 400b47c:	d8800315 	stw	r2,12(sp)
 400b480:	1809883a 	mov	r4,r3
 400b484:	400a8180 	call	400a818 <__umodsi3>
 400b488:	d9800317 	ldw	r6,12(sp)
 400b48c:	1006943a 	slli	r3,r2,16
 400b490:	9004d43a 	srli	r2,r18,16
 400b494:	b9a3383a 	mul	r17,r23,r6
 400b498:	10c4b03a 	or	r2,r2,r3
 400b49c:	1440062e 	bgeu	r2,r17,400b4b8 <__divdf3+0x39c>
 400b4a0:	1705883a 	add	r2,r2,fp
 400b4a4:	30ffffc4 	addi	r3,r6,-1
 400b4a8:	1700ee36 	bltu	r2,fp,400b864 <__divdf3+0x748>
 400b4ac:	1440ed2e 	bgeu	r2,r17,400b864 <__divdf3+0x748>
 400b4b0:	31bfff84 	addi	r6,r6,-2
 400b4b4:	1705883a 	add	r2,r2,fp
 400b4b8:	1463c83a 	sub	r17,r2,r17
 400b4bc:	a00b883a 	mov	r5,r20
 400b4c0:	8809883a 	mov	r4,r17
 400b4c4:	d9800315 	stw	r6,12(sp)
 400b4c8:	400a7b40 	call	400a7b4 <__udivsi3>
 400b4cc:	a00b883a 	mov	r5,r20
 400b4d0:	8809883a 	mov	r4,r17
 400b4d4:	d8800215 	stw	r2,8(sp)
 400b4d8:	400a8180 	call	400a818 <__umodsi3>
 400b4dc:	d9c00217 	ldw	r7,8(sp)
 400b4e0:	1004943a 	slli	r2,r2,16
 400b4e4:	94bfffcc 	andi	r18,r18,65535
 400b4e8:	b9d1383a 	mul	r8,r23,r7
 400b4ec:	90a4b03a 	or	r18,r18,r2
 400b4f0:	d9800317 	ldw	r6,12(sp)
 400b4f4:	9200062e 	bgeu	r18,r8,400b510 <__divdf3+0x3f4>
 400b4f8:	9725883a 	add	r18,r18,fp
 400b4fc:	38bfffc4 	addi	r2,r7,-1
 400b500:	9700d636 	bltu	r18,fp,400b85c <__divdf3+0x740>
 400b504:	9200d52e 	bgeu	r18,r8,400b85c <__divdf3+0x740>
 400b508:	39ffff84 	addi	r7,r7,-2
 400b50c:	9725883a 	add	r18,r18,fp
 400b510:	3004943a 	slli	r2,r6,16
 400b514:	b012d43a 	srli	r9,r22,16
 400b518:	b1bfffcc 	andi	r6,r22,65535
 400b51c:	11e2b03a 	or	r17,r2,r7
 400b520:	8806d43a 	srli	r3,r17,16
 400b524:	893fffcc 	andi	r4,r17,65535
 400b528:	218b383a 	mul	r5,r4,r6
 400b52c:	30c5383a 	mul	r2,r6,r3
 400b530:	2249383a 	mul	r4,r4,r9
 400b534:	280ed43a 	srli	r7,r5,16
 400b538:	9225c83a 	sub	r18,r18,r8
 400b53c:	2089883a 	add	r4,r4,r2
 400b540:	3909883a 	add	r4,r7,r4
 400b544:	1a47383a 	mul	r3,r3,r9
 400b548:	2080022e 	bgeu	r4,r2,400b554 <__divdf3+0x438>
 400b54c:	00800074 	movhi	r2,1
 400b550:	1887883a 	add	r3,r3,r2
 400b554:	2004d43a 	srli	r2,r4,16
 400b558:	2008943a 	slli	r4,r4,16
 400b55c:	297fffcc 	andi	r5,r5,65535
 400b560:	10c7883a 	add	r3,r2,r3
 400b564:	2149883a 	add	r4,r4,r5
 400b568:	90c0a536 	bltu	r18,r3,400b800 <__divdf3+0x6e4>
 400b56c:	90c0bf26 	beq	r18,r3,400b86c <__divdf3+0x750>
 400b570:	90c7c83a 	sub	r3,r18,r3
 400b574:	810fc83a 	sub	r7,r16,r4
 400b578:	81e5803a 	cmpltu	r18,r16,r7
 400b57c:	1ca5c83a 	sub	r18,r3,r18
 400b580:	e480c126 	beq	fp,r18,400b888 <__divdf3+0x76c>
 400b584:	a00b883a 	mov	r5,r20
 400b588:	9009883a 	mov	r4,r18
 400b58c:	d9800315 	stw	r6,12(sp)
 400b590:	d9c00215 	stw	r7,8(sp)
 400b594:	da400115 	stw	r9,4(sp)
 400b598:	400a7b40 	call	400a7b4 <__udivsi3>
 400b59c:	a00b883a 	mov	r5,r20
 400b5a0:	9009883a 	mov	r4,r18
 400b5a4:	d8800015 	stw	r2,0(sp)
 400b5a8:	400a8180 	call	400a818 <__umodsi3>
 400b5ac:	d9c00217 	ldw	r7,8(sp)
 400b5b0:	da000017 	ldw	r8,0(sp)
 400b5b4:	1006943a 	slli	r3,r2,16
 400b5b8:	3804d43a 	srli	r2,r7,16
 400b5bc:	ba21383a 	mul	r16,r23,r8
 400b5c0:	d9800317 	ldw	r6,12(sp)
 400b5c4:	10c4b03a 	or	r2,r2,r3
 400b5c8:	da400117 	ldw	r9,4(sp)
 400b5cc:	1400062e 	bgeu	r2,r16,400b5e8 <__divdf3+0x4cc>
 400b5d0:	1705883a 	add	r2,r2,fp
 400b5d4:	40ffffc4 	addi	r3,r8,-1
 400b5d8:	1700ad36 	bltu	r2,fp,400b890 <__divdf3+0x774>
 400b5dc:	1400ac2e 	bgeu	r2,r16,400b890 <__divdf3+0x774>
 400b5e0:	423fff84 	addi	r8,r8,-2
 400b5e4:	1705883a 	add	r2,r2,fp
 400b5e8:	1421c83a 	sub	r16,r2,r16
 400b5ec:	a00b883a 	mov	r5,r20
 400b5f0:	8009883a 	mov	r4,r16
 400b5f4:	d9800315 	stw	r6,12(sp)
 400b5f8:	d9c00215 	stw	r7,8(sp)
 400b5fc:	da000015 	stw	r8,0(sp)
 400b600:	da400115 	stw	r9,4(sp)
 400b604:	400a7b40 	call	400a7b4 <__udivsi3>
 400b608:	8009883a 	mov	r4,r16
 400b60c:	a00b883a 	mov	r5,r20
 400b610:	1025883a 	mov	r18,r2
 400b614:	400a8180 	call	400a818 <__umodsi3>
 400b618:	d9c00217 	ldw	r7,8(sp)
 400b61c:	1004943a 	slli	r2,r2,16
 400b620:	bcaf383a 	mul	r23,r23,r18
 400b624:	393fffcc 	andi	r4,r7,65535
 400b628:	2088b03a 	or	r4,r4,r2
 400b62c:	d9800317 	ldw	r6,12(sp)
 400b630:	da000017 	ldw	r8,0(sp)
 400b634:	da400117 	ldw	r9,4(sp)
 400b638:	25c0062e 	bgeu	r4,r23,400b654 <__divdf3+0x538>
 400b63c:	2709883a 	add	r4,r4,fp
 400b640:	90bfffc4 	addi	r2,r18,-1
 400b644:	27009436 	bltu	r4,fp,400b898 <__divdf3+0x77c>
 400b648:	25c0932e 	bgeu	r4,r23,400b898 <__divdf3+0x77c>
 400b64c:	94bfff84 	addi	r18,r18,-2
 400b650:	2709883a 	add	r4,r4,fp
 400b654:	4004943a 	slli	r2,r8,16
 400b658:	25efc83a 	sub	r23,r4,r23
 400b65c:	1490b03a 	or	r8,r2,r18
 400b660:	4008d43a 	srli	r4,r8,16
 400b664:	40ffffcc 	andi	r3,r8,65535
 400b668:	30c5383a 	mul	r2,r6,r3
 400b66c:	1a47383a 	mul	r3,r3,r9
 400b670:	310d383a 	mul	r6,r6,r4
 400b674:	100ad43a 	srli	r5,r2,16
 400b678:	4913383a 	mul	r9,r9,r4
 400b67c:	1987883a 	add	r3,r3,r6
 400b680:	28c7883a 	add	r3,r5,r3
 400b684:	1980022e 	bgeu	r3,r6,400b690 <__divdf3+0x574>
 400b688:	01000074 	movhi	r4,1
 400b68c:	4913883a 	add	r9,r9,r4
 400b690:	1808d43a 	srli	r4,r3,16
 400b694:	1806943a 	slli	r3,r3,16
 400b698:	10bfffcc 	andi	r2,r2,65535
 400b69c:	2253883a 	add	r9,r4,r9
 400b6a0:	1887883a 	add	r3,r3,r2
 400b6a4:	ba403836 	bltu	r23,r9,400b788 <__divdf3+0x66c>
 400b6a8:	ba403626 	beq	r23,r9,400b784 <__divdf3+0x668>
 400b6ac:	42000054 	ori	r8,r8,1
 400b6b0:	a880ffc4 	addi	r2,r21,1023
 400b6b4:	00bf570e 	bge	zero,r2,400b414 <__alt_mem_SRAM+0xfbfeb414>
 400b6b8:	40c001cc 	andi	r3,r8,7
 400b6bc:	18000726 	beq	r3,zero,400b6dc <__divdf3+0x5c0>
 400b6c0:	40c003cc 	andi	r3,r8,15
 400b6c4:	01000104 	movi	r4,4
 400b6c8:	19000426 	beq	r3,r4,400b6dc <__divdf3+0x5c0>
 400b6cc:	4107883a 	add	r3,r8,r4
 400b6d0:	1a11803a 	cmpltu	r8,r3,r8
 400b6d4:	8a23883a 	add	r17,r17,r8
 400b6d8:	1811883a 	mov	r8,r3
 400b6dc:	88c0402c 	andhi	r3,r17,256
 400b6e0:	18000426 	beq	r3,zero,400b6f4 <__divdf3+0x5d8>
 400b6e4:	00ffc034 	movhi	r3,65280
 400b6e8:	18ffffc4 	addi	r3,r3,-1
 400b6ec:	a8810004 	addi	r2,r21,1024
 400b6f0:	88e2703a 	and	r17,r17,r3
 400b6f4:	00c1ff84 	movi	r3,2046
 400b6f8:	18bee316 	blt	r3,r2,400b288 <__alt_mem_SRAM+0xfbfeb288>
 400b6fc:	8824977a 	slli	r18,r17,29
 400b700:	4010d0fa 	srli	r8,r8,3
 400b704:	8822927a 	slli	r17,r17,9
 400b708:	1081ffcc 	andi	r2,r2,2047
 400b70c:	9224b03a 	or	r18,r18,r8
 400b710:	880ad33a 	srli	r5,r17,12
 400b714:	98c0004c 	andi	r3,r19,1
 400b718:	003edf06 	br	400b298 <__alt_mem_SRAM+0xfbfeb298>
 400b71c:	8080022c 	andhi	r2,r16,8
 400b720:	10001226 	beq	r2,zero,400b76c <__divdf3+0x650>
 400b724:	8880022c 	andhi	r2,r17,8
 400b728:	1000101e 	bne	r2,zero,400b76c <__divdf3+0x650>
 400b72c:	00800434 	movhi	r2,16
 400b730:	89400234 	orhi	r5,r17,8
 400b734:	10bfffc4 	addi	r2,r2,-1
 400b738:	b007883a 	mov	r3,r22
 400b73c:	288a703a 	and	r5,r5,r2
 400b740:	4025883a 	mov	r18,r8
 400b744:	003f3106 	br	400b40c <__alt_mem_SRAM+0xfbfeb40c>
 400b748:	008000c4 	movi	r2,3
 400b74c:	3880a626 	beq	r7,r2,400b9e8 <__divdf3+0x8cc>
 400b750:	00800044 	movi	r2,1
 400b754:	3880521e 	bne	r7,r2,400b8a0 <__divdf3+0x784>
 400b758:	b807883a 	mov	r3,r23
 400b75c:	0005883a 	mov	r2,zero
 400b760:	000b883a 	mov	r5,zero
 400b764:	0025883a 	mov	r18,zero
 400b768:	003ecb06 	br	400b298 <__alt_mem_SRAM+0xfbfeb298>
 400b76c:	00800434 	movhi	r2,16
 400b770:	81400234 	orhi	r5,r16,8
 400b774:	10bfffc4 	addi	r2,r2,-1
 400b778:	a007883a 	mov	r3,r20
 400b77c:	288a703a 	and	r5,r5,r2
 400b780:	003f2206 	br	400b40c <__alt_mem_SRAM+0xfbfeb40c>
 400b784:	183fca26 	beq	r3,zero,400b6b0 <__alt_mem_SRAM+0xfbfeb6b0>
 400b788:	e5ef883a 	add	r23,fp,r23
 400b78c:	40bfffc4 	addi	r2,r8,-1
 400b790:	bf00392e 	bgeu	r23,fp,400b878 <__divdf3+0x75c>
 400b794:	1011883a 	mov	r8,r2
 400b798:	ba7fc41e 	bne	r23,r9,400b6ac <__alt_mem_SRAM+0xfbfeb6ac>
 400b79c:	b0ffc31e 	bne	r22,r3,400b6ac <__alt_mem_SRAM+0xfbfeb6ac>
 400b7a0:	003fc306 	br	400b6b0 <__alt_mem_SRAM+0xfbfeb6b0>
 400b7a4:	143ff604 	addi	r16,r2,-40
 400b7a8:	9c20983a 	sll	r16,r19,r16
 400b7ac:	0025883a 	mov	r18,zero
 400b7b0:	003ee206 	br	400b33c <__alt_mem_SRAM+0xfbfeb33c>
 400b7b4:	d9800315 	stw	r6,12(sp)
 400b7b8:	d9c00215 	stw	r7,8(sp)
 400b7bc:	400ce740 	call	400ce74 <__clzsi2>
 400b7c0:	10800804 	addi	r2,r2,32
 400b7c4:	d9c00217 	ldw	r7,8(sp)
 400b7c8:	d9800317 	ldw	r6,12(sp)
 400b7cc:	003ed106 	br	400b314 <__alt_mem_SRAM+0xfbfeb314>
 400b7d0:	147ff604 	addi	r17,r2,-40
 400b7d4:	3462983a 	sll	r17,r6,r17
 400b7d8:	0011883a 	mov	r8,zero
 400b7dc:	003ef506 	br	400b3b4 <__alt_mem_SRAM+0xfbfeb3b4>
 400b7e0:	3009883a 	mov	r4,r6
 400b7e4:	d9800315 	stw	r6,12(sp)
 400b7e8:	da400115 	stw	r9,4(sp)
 400b7ec:	400ce740 	call	400ce74 <__clzsi2>
 400b7f0:	10800804 	addi	r2,r2,32
 400b7f4:	da400117 	ldw	r9,4(sp)
 400b7f8:	d9800317 	ldw	r6,12(sp)
 400b7fc:	003ee306 	br	400b38c <__alt_mem_SRAM+0xfbfeb38c>
 400b800:	85a1883a 	add	r16,r16,r22
 400b804:	8585803a 	cmpltu	r2,r16,r22
 400b808:	1705883a 	add	r2,r2,fp
 400b80c:	14a5883a 	add	r18,r2,r18
 400b810:	88bfffc4 	addi	r2,r17,-1
 400b814:	e4800c2e 	bgeu	fp,r18,400b848 <__divdf3+0x72c>
 400b818:	90c03e36 	bltu	r18,r3,400b914 <__divdf3+0x7f8>
 400b81c:	1c806926 	beq	r3,r18,400b9c4 <__divdf3+0x8a8>
 400b820:	90c7c83a 	sub	r3,r18,r3
 400b824:	1023883a 	mov	r17,r2
 400b828:	003f5206 	br	400b574 <__alt_mem_SRAM+0xfbfeb574>
 400b82c:	923f0436 	bltu	r18,r8,400b440 <__alt_mem_SRAM+0xfbfeb440>
 400b830:	800897fa 	slli	r4,r16,31
 400b834:	9004d07a 	srli	r2,r18,1
 400b838:	8006d07a 	srli	r3,r16,1
 400b83c:	902097fa 	slli	r16,r18,31
 400b840:	20a4b03a 	or	r18,r4,r2
 400b844:	003f0106 	br	400b44c <__alt_mem_SRAM+0xfbfeb44c>
 400b848:	e4bff51e 	bne	fp,r18,400b820 <__alt_mem_SRAM+0xfbfeb820>
 400b84c:	85bff22e 	bgeu	r16,r22,400b818 <__alt_mem_SRAM+0xfbfeb818>
 400b850:	e0c7c83a 	sub	r3,fp,r3
 400b854:	1023883a 	mov	r17,r2
 400b858:	003f4606 	br	400b574 <__alt_mem_SRAM+0xfbfeb574>
 400b85c:	100f883a 	mov	r7,r2
 400b860:	003f2b06 	br	400b510 <__alt_mem_SRAM+0xfbfeb510>
 400b864:	180d883a 	mov	r6,r3
 400b868:	003f1306 	br	400b4b8 <__alt_mem_SRAM+0xfbfeb4b8>
 400b86c:	813fe436 	bltu	r16,r4,400b800 <__alt_mem_SRAM+0xfbfeb800>
 400b870:	0007883a 	mov	r3,zero
 400b874:	003f3f06 	br	400b574 <__alt_mem_SRAM+0xfbfeb574>
 400b878:	ba402c36 	bltu	r23,r9,400b92c <__divdf3+0x810>
 400b87c:	4dc05426 	beq	r9,r23,400b9d0 <__divdf3+0x8b4>
 400b880:	1011883a 	mov	r8,r2
 400b884:	003f8906 	br	400b6ac <__alt_mem_SRAM+0xfbfeb6ac>
 400b888:	023fffc4 	movi	r8,-1
 400b88c:	003f8806 	br	400b6b0 <__alt_mem_SRAM+0xfbfeb6b0>
 400b890:	1811883a 	mov	r8,r3
 400b894:	003f5406 	br	400b5e8 <__alt_mem_SRAM+0xfbfeb5e8>
 400b898:	1025883a 	mov	r18,r2
 400b89c:	003f6d06 	br	400b654 <__alt_mem_SRAM+0xfbfeb654>
 400b8a0:	b827883a 	mov	r19,r23
 400b8a4:	003f8206 	br	400b6b0 <__alt_mem_SRAM+0xfbfeb6b0>
 400b8a8:	010007c4 	movi	r4,31
 400b8ac:	20c02616 	blt	r4,r3,400b948 <__divdf3+0x82c>
 400b8b0:	00800804 	movi	r2,32
 400b8b4:	10c5c83a 	sub	r2,r2,r3
 400b8b8:	888a983a 	sll	r5,r17,r2
 400b8bc:	40c8d83a 	srl	r4,r8,r3
 400b8c0:	4084983a 	sll	r2,r8,r2
 400b8c4:	88e2d83a 	srl	r17,r17,r3
 400b8c8:	2906b03a 	or	r3,r5,r4
 400b8cc:	1004c03a 	cmpne	r2,r2,zero
 400b8d0:	1886b03a 	or	r3,r3,r2
 400b8d4:	188001cc 	andi	r2,r3,7
 400b8d8:	10000726 	beq	r2,zero,400b8f8 <__divdf3+0x7dc>
 400b8dc:	188003cc 	andi	r2,r3,15
 400b8e0:	01000104 	movi	r4,4
 400b8e4:	11000426 	beq	r2,r4,400b8f8 <__divdf3+0x7dc>
 400b8e8:	1805883a 	mov	r2,r3
 400b8ec:	10c00104 	addi	r3,r2,4
 400b8f0:	1885803a 	cmpltu	r2,r3,r2
 400b8f4:	88a3883a 	add	r17,r17,r2
 400b8f8:	8880202c 	andhi	r2,r17,128
 400b8fc:	10002726 	beq	r2,zero,400b99c <__divdf3+0x880>
 400b900:	98c0004c 	andi	r3,r19,1
 400b904:	00800044 	movi	r2,1
 400b908:	000b883a 	mov	r5,zero
 400b90c:	0025883a 	mov	r18,zero
 400b910:	003e6106 	br	400b298 <__alt_mem_SRAM+0xfbfeb298>
 400b914:	85a1883a 	add	r16,r16,r22
 400b918:	8585803a 	cmpltu	r2,r16,r22
 400b91c:	1705883a 	add	r2,r2,fp
 400b920:	14a5883a 	add	r18,r2,r18
 400b924:	8c7fff84 	addi	r17,r17,-2
 400b928:	003f1106 	br	400b570 <__alt_mem_SRAM+0xfbfeb570>
 400b92c:	b589883a 	add	r4,r22,r22
 400b930:	25ad803a 	cmpltu	r22,r4,r22
 400b934:	b739883a 	add	fp,r22,fp
 400b938:	40bfff84 	addi	r2,r8,-2
 400b93c:	bf2f883a 	add	r23,r23,fp
 400b940:	202d883a 	mov	r22,r4
 400b944:	003f9306 	br	400b794 <__alt_mem_SRAM+0xfbfeb794>
 400b948:	013ff844 	movi	r4,-31
 400b94c:	2085c83a 	sub	r2,r4,r2
 400b950:	8888d83a 	srl	r4,r17,r2
 400b954:	00800804 	movi	r2,32
 400b958:	18802126 	beq	r3,r2,400b9e0 <__divdf3+0x8c4>
 400b95c:	00801004 	movi	r2,64
 400b960:	10c5c83a 	sub	r2,r2,r3
 400b964:	8884983a 	sll	r2,r17,r2
 400b968:	1204b03a 	or	r2,r2,r8
 400b96c:	1004c03a 	cmpne	r2,r2,zero
 400b970:	2084b03a 	or	r2,r4,r2
 400b974:	144001cc 	andi	r17,r2,7
 400b978:	88000d1e 	bne	r17,zero,400b9b0 <__divdf3+0x894>
 400b97c:	000b883a 	mov	r5,zero
 400b980:	1024d0fa 	srli	r18,r2,3
 400b984:	98c0004c 	andi	r3,r19,1
 400b988:	0005883a 	mov	r2,zero
 400b98c:	9464b03a 	or	r18,r18,r17
 400b990:	003e4106 	br	400b298 <__alt_mem_SRAM+0xfbfeb298>
 400b994:	1007883a 	mov	r3,r2
 400b998:	0023883a 	mov	r17,zero
 400b99c:	880a927a 	slli	r5,r17,9
 400b9a0:	1805883a 	mov	r2,r3
 400b9a4:	8822977a 	slli	r17,r17,29
 400b9a8:	280ad33a 	srli	r5,r5,12
 400b9ac:	003ff406 	br	400b980 <__alt_mem_SRAM+0xfbfeb980>
 400b9b0:	10c003cc 	andi	r3,r2,15
 400b9b4:	01000104 	movi	r4,4
 400b9b8:	193ff626 	beq	r3,r4,400b994 <__alt_mem_SRAM+0xfbfeb994>
 400b9bc:	0023883a 	mov	r17,zero
 400b9c0:	003fca06 	br	400b8ec <__alt_mem_SRAM+0xfbfeb8ec>
 400b9c4:	813fd336 	bltu	r16,r4,400b914 <__alt_mem_SRAM+0xfbfeb914>
 400b9c8:	1023883a 	mov	r17,r2
 400b9cc:	003fa806 	br	400b870 <__alt_mem_SRAM+0xfbfeb870>
 400b9d0:	b0ffd636 	bltu	r22,r3,400b92c <__alt_mem_SRAM+0xfbfeb92c>
 400b9d4:	1011883a 	mov	r8,r2
 400b9d8:	b0ff341e 	bne	r22,r3,400b6ac <__alt_mem_SRAM+0xfbfeb6ac>
 400b9dc:	003f3406 	br	400b6b0 <__alt_mem_SRAM+0xfbfeb6b0>
 400b9e0:	0005883a 	mov	r2,zero
 400b9e4:	003fe006 	br	400b968 <__alt_mem_SRAM+0xfbfeb968>
 400b9e8:	00800434 	movhi	r2,16
 400b9ec:	89400234 	orhi	r5,r17,8
 400b9f0:	10bfffc4 	addi	r2,r2,-1
 400b9f4:	b807883a 	mov	r3,r23
 400b9f8:	288a703a 	and	r5,r5,r2
 400b9fc:	4025883a 	mov	r18,r8
 400ba00:	003e8206 	br	400b40c <__alt_mem_SRAM+0xfbfeb40c>

0400ba04 <__eqdf2>:
 400ba04:	2804d53a 	srli	r2,r5,20
 400ba08:	3806d53a 	srli	r3,r7,20
 400ba0c:	02000434 	movhi	r8,16
 400ba10:	423fffc4 	addi	r8,r8,-1
 400ba14:	1081ffcc 	andi	r2,r2,2047
 400ba18:	0281ffc4 	movi	r10,2047
 400ba1c:	2a12703a 	and	r9,r5,r8
 400ba20:	18c1ffcc 	andi	r3,r3,2047
 400ba24:	3a10703a 	and	r8,r7,r8
 400ba28:	280ad7fa 	srli	r5,r5,31
 400ba2c:	380ed7fa 	srli	r7,r7,31
 400ba30:	12801026 	beq	r2,r10,400ba74 <__eqdf2+0x70>
 400ba34:	0281ffc4 	movi	r10,2047
 400ba38:	1a800a26 	beq	r3,r10,400ba64 <__eqdf2+0x60>
 400ba3c:	10c00226 	beq	r2,r3,400ba48 <__eqdf2+0x44>
 400ba40:	00800044 	movi	r2,1
 400ba44:	f800283a 	ret
 400ba48:	4a3ffd1e 	bne	r9,r8,400ba40 <__alt_mem_SRAM+0xfbfeba40>
 400ba4c:	21bffc1e 	bne	r4,r6,400ba40 <__alt_mem_SRAM+0xfbfeba40>
 400ba50:	29c00c26 	beq	r5,r7,400ba84 <__eqdf2+0x80>
 400ba54:	103ffa1e 	bne	r2,zero,400ba40 <__alt_mem_SRAM+0xfbfeba40>
 400ba58:	2244b03a 	or	r2,r4,r9
 400ba5c:	1004c03a 	cmpne	r2,r2,zero
 400ba60:	f800283a 	ret
 400ba64:	3214b03a 	or	r10,r6,r8
 400ba68:	503ff426 	beq	r10,zero,400ba3c <__alt_mem_SRAM+0xfbfeba3c>
 400ba6c:	00800044 	movi	r2,1
 400ba70:	f800283a 	ret
 400ba74:	2254b03a 	or	r10,r4,r9
 400ba78:	503fee26 	beq	r10,zero,400ba34 <__alt_mem_SRAM+0xfbfeba34>
 400ba7c:	00800044 	movi	r2,1
 400ba80:	f800283a 	ret
 400ba84:	0005883a 	mov	r2,zero
 400ba88:	f800283a 	ret

0400ba8c <__gedf2>:
 400ba8c:	2804d53a 	srli	r2,r5,20
 400ba90:	3806d53a 	srli	r3,r7,20
 400ba94:	02000434 	movhi	r8,16
 400ba98:	423fffc4 	addi	r8,r8,-1
 400ba9c:	1081ffcc 	andi	r2,r2,2047
 400baa0:	0241ffc4 	movi	r9,2047
 400baa4:	2a14703a 	and	r10,r5,r8
 400baa8:	18c1ffcc 	andi	r3,r3,2047
 400baac:	3a10703a 	and	r8,r7,r8
 400bab0:	280ad7fa 	srli	r5,r5,31
 400bab4:	380ed7fa 	srli	r7,r7,31
 400bab8:	12401d26 	beq	r2,r9,400bb30 <__gedf2+0xa4>
 400babc:	0241ffc4 	movi	r9,2047
 400bac0:	1a401226 	beq	r3,r9,400bb0c <__gedf2+0x80>
 400bac4:	1000081e 	bne	r2,zero,400bae8 <__gedf2+0x5c>
 400bac8:	2296b03a 	or	r11,r4,r10
 400bacc:	5813003a 	cmpeq	r9,r11,zero
 400bad0:	1800091e 	bne	r3,zero,400baf8 <__gedf2+0x6c>
 400bad4:	3218b03a 	or	r12,r6,r8
 400bad8:	6000071e 	bne	r12,zero,400baf8 <__gedf2+0x6c>
 400badc:	0005883a 	mov	r2,zero
 400bae0:	5800101e 	bne	r11,zero,400bb24 <__gedf2+0x98>
 400bae4:	f800283a 	ret
 400bae8:	18000c1e 	bne	r3,zero,400bb1c <__gedf2+0x90>
 400baec:	3212b03a 	or	r9,r6,r8
 400baf0:	48000c26 	beq	r9,zero,400bb24 <__gedf2+0x98>
 400baf4:	0013883a 	mov	r9,zero
 400baf8:	39c03fcc 	andi	r7,r7,255
 400bafc:	48000826 	beq	r9,zero,400bb20 <__gedf2+0x94>
 400bb00:	38000926 	beq	r7,zero,400bb28 <__gedf2+0x9c>
 400bb04:	00800044 	movi	r2,1
 400bb08:	f800283a 	ret
 400bb0c:	3212b03a 	or	r9,r6,r8
 400bb10:	483fec26 	beq	r9,zero,400bac4 <__alt_mem_SRAM+0xfbfebac4>
 400bb14:	00bfff84 	movi	r2,-2
 400bb18:	f800283a 	ret
 400bb1c:	39c03fcc 	andi	r7,r7,255
 400bb20:	29c00626 	beq	r5,r7,400bb3c <__gedf2+0xb0>
 400bb24:	283ff726 	beq	r5,zero,400bb04 <__alt_mem_SRAM+0xfbfebb04>
 400bb28:	00bfffc4 	movi	r2,-1
 400bb2c:	f800283a 	ret
 400bb30:	2292b03a 	or	r9,r4,r10
 400bb34:	483fe126 	beq	r9,zero,400babc <__alt_mem_SRAM+0xfbfebabc>
 400bb38:	003ff606 	br	400bb14 <__alt_mem_SRAM+0xfbfebb14>
 400bb3c:	18bff916 	blt	r3,r2,400bb24 <__alt_mem_SRAM+0xfbfebb24>
 400bb40:	10c00316 	blt	r2,r3,400bb50 <__gedf2+0xc4>
 400bb44:	42bff736 	bltu	r8,r10,400bb24 <__alt_mem_SRAM+0xfbfebb24>
 400bb48:	52000326 	beq	r10,r8,400bb58 <__gedf2+0xcc>
 400bb4c:	5200042e 	bgeu	r10,r8,400bb60 <__gedf2+0xd4>
 400bb50:	283fec1e 	bne	r5,zero,400bb04 <__alt_mem_SRAM+0xfbfebb04>
 400bb54:	003ff406 	br	400bb28 <__alt_mem_SRAM+0xfbfebb28>
 400bb58:	313ff236 	bltu	r6,r4,400bb24 <__alt_mem_SRAM+0xfbfebb24>
 400bb5c:	21bffc36 	bltu	r4,r6,400bb50 <__alt_mem_SRAM+0xfbfebb50>
 400bb60:	0005883a 	mov	r2,zero
 400bb64:	f800283a 	ret

0400bb68 <__ledf2>:
 400bb68:	2804d53a 	srli	r2,r5,20
 400bb6c:	3810d53a 	srli	r8,r7,20
 400bb70:	00c00434 	movhi	r3,16
 400bb74:	18ffffc4 	addi	r3,r3,-1
 400bb78:	1081ffcc 	andi	r2,r2,2047
 400bb7c:	0241ffc4 	movi	r9,2047
 400bb80:	28d4703a 	and	r10,r5,r3
 400bb84:	4201ffcc 	andi	r8,r8,2047
 400bb88:	38c6703a 	and	r3,r7,r3
 400bb8c:	280ad7fa 	srli	r5,r5,31
 400bb90:	380ed7fa 	srli	r7,r7,31
 400bb94:	12401f26 	beq	r2,r9,400bc14 <__ledf2+0xac>
 400bb98:	0241ffc4 	movi	r9,2047
 400bb9c:	42401426 	beq	r8,r9,400bbf0 <__ledf2+0x88>
 400bba0:	1000091e 	bne	r2,zero,400bbc8 <__ledf2+0x60>
 400bba4:	2296b03a 	or	r11,r4,r10
 400bba8:	5813003a 	cmpeq	r9,r11,zero
 400bbac:	29403fcc 	andi	r5,r5,255
 400bbb0:	40000a1e 	bne	r8,zero,400bbdc <__ledf2+0x74>
 400bbb4:	30d8b03a 	or	r12,r6,r3
 400bbb8:	6000081e 	bne	r12,zero,400bbdc <__ledf2+0x74>
 400bbbc:	0005883a 	mov	r2,zero
 400bbc0:	5800111e 	bne	r11,zero,400bc08 <__ledf2+0xa0>
 400bbc4:	f800283a 	ret
 400bbc8:	29403fcc 	andi	r5,r5,255
 400bbcc:	40000c1e 	bne	r8,zero,400bc00 <__ledf2+0x98>
 400bbd0:	30d2b03a 	or	r9,r6,r3
 400bbd4:	48000c26 	beq	r9,zero,400bc08 <__ledf2+0xa0>
 400bbd8:	0013883a 	mov	r9,zero
 400bbdc:	39c03fcc 	andi	r7,r7,255
 400bbe0:	48000826 	beq	r9,zero,400bc04 <__ledf2+0x9c>
 400bbe4:	38001126 	beq	r7,zero,400bc2c <__ledf2+0xc4>
 400bbe8:	00800044 	movi	r2,1
 400bbec:	f800283a 	ret
 400bbf0:	30d2b03a 	or	r9,r6,r3
 400bbf4:	483fea26 	beq	r9,zero,400bba0 <__alt_mem_SRAM+0xfbfebba0>
 400bbf8:	00800084 	movi	r2,2
 400bbfc:	f800283a 	ret
 400bc00:	39c03fcc 	andi	r7,r7,255
 400bc04:	39400726 	beq	r7,r5,400bc24 <__ledf2+0xbc>
 400bc08:	2800081e 	bne	r5,zero,400bc2c <__ledf2+0xc4>
 400bc0c:	00800044 	movi	r2,1
 400bc10:	f800283a 	ret
 400bc14:	2292b03a 	or	r9,r4,r10
 400bc18:	483fdf26 	beq	r9,zero,400bb98 <__alt_mem_SRAM+0xfbfebb98>
 400bc1c:	00800084 	movi	r2,2
 400bc20:	f800283a 	ret
 400bc24:	4080030e 	bge	r8,r2,400bc34 <__ledf2+0xcc>
 400bc28:	383fef26 	beq	r7,zero,400bbe8 <__alt_mem_SRAM+0xfbfebbe8>
 400bc2c:	00bfffc4 	movi	r2,-1
 400bc30:	f800283a 	ret
 400bc34:	123feb16 	blt	r2,r8,400bbe4 <__alt_mem_SRAM+0xfbfebbe4>
 400bc38:	1abff336 	bltu	r3,r10,400bc08 <__alt_mem_SRAM+0xfbfebc08>
 400bc3c:	50c00326 	beq	r10,r3,400bc4c <__ledf2+0xe4>
 400bc40:	50c0042e 	bgeu	r10,r3,400bc54 <__ledf2+0xec>
 400bc44:	283fe81e 	bne	r5,zero,400bbe8 <__alt_mem_SRAM+0xfbfebbe8>
 400bc48:	003ff806 	br	400bc2c <__alt_mem_SRAM+0xfbfebc2c>
 400bc4c:	313fee36 	bltu	r6,r4,400bc08 <__alt_mem_SRAM+0xfbfebc08>
 400bc50:	21bffc36 	bltu	r4,r6,400bc44 <__alt_mem_SRAM+0xfbfebc44>
 400bc54:	0005883a 	mov	r2,zero
 400bc58:	f800283a 	ret

0400bc5c <__muldf3>:
 400bc5c:	defff304 	addi	sp,sp,-52
 400bc60:	2804d53a 	srli	r2,r5,20
 400bc64:	dd800915 	stw	r22,36(sp)
 400bc68:	282cd7fa 	srli	r22,r5,31
 400bc6c:	dc000315 	stw	r16,12(sp)
 400bc70:	04000434 	movhi	r16,16
 400bc74:	dd400815 	stw	r21,32(sp)
 400bc78:	dc800515 	stw	r18,20(sp)
 400bc7c:	843fffc4 	addi	r16,r16,-1
 400bc80:	dfc00c15 	stw	ra,48(sp)
 400bc84:	df000b15 	stw	fp,44(sp)
 400bc88:	ddc00a15 	stw	r23,40(sp)
 400bc8c:	dd000715 	stw	r20,28(sp)
 400bc90:	dcc00615 	stw	r19,24(sp)
 400bc94:	dc400415 	stw	r17,16(sp)
 400bc98:	1481ffcc 	andi	r18,r2,2047
 400bc9c:	2c20703a 	and	r16,r5,r16
 400bca0:	b02b883a 	mov	r21,r22
 400bca4:	b2403fcc 	andi	r9,r22,255
 400bca8:	90006026 	beq	r18,zero,400be2c <__muldf3+0x1d0>
 400bcac:	0081ffc4 	movi	r2,2047
 400bcb0:	2029883a 	mov	r20,r4
 400bcb4:	90803626 	beq	r18,r2,400bd90 <__muldf3+0x134>
 400bcb8:	80800434 	orhi	r2,r16,16
 400bcbc:	100490fa 	slli	r2,r2,3
 400bcc0:	2020d77a 	srli	r16,r4,29
 400bcc4:	202890fa 	slli	r20,r4,3
 400bcc8:	94bf0044 	addi	r18,r18,-1023
 400bccc:	80a0b03a 	or	r16,r16,r2
 400bcd0:	0027883a 	mov	r19,zero
 400bcd4:	0039883a 	mov	fp,zero
 400bcd8:	3804d53a 	srli	r2,r7,20
 400bcdc:	382ed7fa 	srli	r23,r7,31
 400bce0:	04400434 	movhi	r17,16
 400bce4:	8c7fffc4 	addi	r17,r17,-1
 400bce8:	1081ffcc 	andi	r2,r2,2047
 400bcec:	3011883a 	mov	r8,r6
 400bcf0:	3c62703a 	and	r17,r7,r17
 400bcf4:	ba803fcc 	andi	r10,r23,255
 400bcf8:	10006d26 	beq	r2,zero,400beb0 <__muldf3+0x254>
 400bcfc:	00c1ffc4 	movi	r3,2047
 400bd00:	10c06526 	beq	r2,r3,400be98 <__muldf3+0x23c>
 400bd04:	88c00434 	orhi	r3,r17,16
 400bd08:	180690fa 	slli	r3,r3,3
 400bd0c:	3022d77a 	srli	r17,r6,29
 400bd10:	301090fa 	slli	r8,r6,3
 400bd14:	10bf0044 	addi	r2,r2,-1023
 400bd18:	88e2b03a 	or	r17,r17,r3
 400bd1c:	000b883a 	mov	r5,zero
 400bd20:	9085883a 	add	r2,r18,r2
 400bd24:	2cc8b03a 	or	r4,r5,r19
 400bd28:	00c003c4 	movi	r3,15
 400bd2c:	bdacf03a 	xor	r22,r23,r22
 400bd30:	12c00044 	addi	r11,r2,1
 400bd34:	19009936 	bltu	r3,r4,400bf9c <__muldf3+0x340>
 400bd38:	200890ba 	slli	r4,r4,2
 400bd3c:	00c10074 	movhi	r3,1025
 400bd40:	18ef5404 	addi	r3,r3,-17072
 400bd44:	20c9883a 	add	r4,r4,r3
 400bd48:	20c00017 	ldw	r3,0(r4)
 400bd4c:	1800683a 	jmp	r3
 400bd50:	0400bf9c 	xori	r16,zero,766
 400bd54:	0400bdb0 	cmpltui	r16,zero,758
 400bd58:	0400bdb0 	cmpltui	r16,zero,758
 400bd5c:	0400bdac 	andhi	r16,zero,758
 400bd60:	0400bf78 	rdprs	r16,zero,765
 400bd64:	0400bf78 	rdprs	r16,zero,765
 400bd68:	0400bf60 	cmpeqi	r16,zero,765
 400bd6c:	0400bdac 	andhi	r16,zero,758
 400bd70:	0400bf78 	rdprs	r16,zero,765
 400bd74:	0400bf60 	cmpeqi	r16,zero,765
 400bd78:	0400bf78 	rdprs	r16,zero,765
 400bd7c:	0400bdac 	andhi	r16,zero,758
 400bd80:	0400bf88 	cmpgei	r16,zero,766
 400bd84:	0400bf88 	cmpgei	r16,zero,766
 400bd88:	0400bf88 	cmpgei	r16,zero,766
 400bd8c:	0400c1a4 	muli	r16,zero,774
 400bd90:	2404b03a 	or	r2,r4,r16
 400bd94:	10006f1e 	bne	r2,zero,400bf54 <__muldf3+0x2f8>
 400bd98:	04c00204 	movi	r19,8
 400bd9c:	0021883a 	mov	r16,zero
 400bda0:	0029883a 	mov	r20,zero
 400bda4:	07000084 	movi	fp,2
 400bda8:	003fcb06 	br	400bcd8 <__alt_mem_SRAM+0xfbfebcd8>
 400bdac:	502d883a 	mov	r22,r10
 400bdb0:	00800084 	movi	r2,2
 400bdb4:	28805726 	beq	r5,r2,400bf14 <__muldf3+0x2b8>
 400bdb8:	008000c4 	movi	r2,3
 400bdbc:	28816626 	beq	r5,r2,400c358 <__muldf3+0x6fc>
 400bdc0:	00800044 	movi	r2,1
 400bdc4:	2881411e 	bne	r5,r2,400c2cc <__muldf3+0x670>
 400bdc8:	b02b883a 	mov	r21,r22
 400bdcc:	0005883a 	mov	r2,zero
 400bdd0:	000b883a 	mov	r5,zero
 400bdd4:	0029883a 	mov	r20,zero
 400bdd8:	1004953a 	slli	r2,r2,20
 400bddc:	a8c03fcc 	andi	r3,r21,255
 400bde0:	04400434 	movhi	r17,16
 400bde4:	8c7fffc4 	addi	r17,r17,-1
 400bde8:	180697fa 	slli	r3,r3,31
 400bdec:	2c4a703a 	and	r5,r5,r17
 400bdf0:	288ab03a 	or	r5,r5,r2
 400bdf4:	28c6b03a 	or	r3,r5,r3
 400bdf8:	a005883a 	mov	r2,r20
 400bdfc:	dfc00c17 	ldw	ra,48(sp)
 400be00:	df000b17 	ldw	fp,44(sp)
 400be04:	ddc00a17 	ldw	r23,40(sp)
 400be08:	dd800917 	ldw	r22,36(sp)
 400be0c:	dd400817 	ldw	r21,32(sp)
 400be10:	dd000717 	ldw	r20,28(sp)
 400be14:	dcc00617 	ldw	r19,24(sp)
 400be18:	dc800517 	ldw	r18,20(sp)
 400be1c:	dc400417 	ldw	r17,16(sp)
 400be20:	dc000317 	ldw	r16,12(sp)
 400be24:	dec00d04 	addi	sp,sp,52
 400be28:	f800283a 	ret
 400be2c:	2404b03a 	or	r2,r4,r16
 400be30:	2027883a 	mov	r19,r4
 400be34:	10004226 	beq	r2,zero,400bf40 <__muldf3+0x2e4>
 400be38:	8000fc26 	beq	r16,zero,400c22c <__muldf3+0x5d0>
 400be3c:	8009883a 	mov	r4,r16
 400be40:	d9800215 	stw	r6,8(sp)
 400be44:	d9c00015 	stw	r7,0(sp)
 400be48:	da400115 	stw	r9,4(sp)
 400be4c:	400ce740 	call	400ce74 <__clzsi2>
 400be50:	d9800217 	ldw	r6,8(sp)
 400be54:	d9c00017 	ldw	r7,0(sp)
 400be58:	da400117 	ldw	r9,4(sp)
 400be5c:	113ffd44 	addi	r4,r2,-11
 400be60:	00c00704 	movi	r3,28
 400be64:	1900ed16 	blt	r3,r4,400c21c <__muldf3+0x5c0>
 400be68:	00c00744 	movi	r3,29
 400be6c:	147ffe04 	addi	r17,r2,-8
 400be70:	1907c83a 	sub	r3,r3,r4
 400be74:	8460983a 	sll	r16,r16,r17
 400be78:	98c6d83a 	srl	r3,r19,r3
 400be7c:	9c68983a 	sll	r20,r19,r17
 400be80:	1c20b03a 	or	r16,r3,r16
 400be84:	1080fcc4 	addi	r2,r2,1011
 400be88:	00a5c83a 	sub	r18,zero,r2
 400be8c:	0027883a 	mov	r19,zero
 400be90:	0039883a 	mov	fp,zero
 400be94:	003f9006 	br	400bcd8 <__alt_mem_SRAM+0xfbfebcd8>
 400be98:	3446b03a 	or	r3,r6,r17
 400be9c:	1800261e 	bne	r3,zero,400bf38 <__muldf3+0x2dc>
 400bea0:	0023883a 	mov	r17,zero
 400bea4:	0011883a 	mov	r8,zero
 400bea8:	01400084 	movi	r5,2
 400beac:	003f9c06 	br	400bd20 <__alt_mem_SRAM+0xfbfebd20>
 400beb0:	3446b03a 	or	r3,r6,r17
 400beb4:	18001c26 	beq	r3,zero,400bf28 <__muldf3+0x2cc>
 400beb8:	8800ce26 	beq	r17,zero,400c1f4 <__muldf3+0x598>
 400bebc:	8809883a 	mov	r4,r17
 400bec0:	d9800215 	stw	r6,8(sp)
 400bec4:	da400115 	stw	r9,4(sp)
 400bec8:	da800015 	stw	r10,0(sp)
 400becc:	400ce740 	call	400ce74 <__clzsi2>
 400bed0:	d9800217 	ldw	r6,8(sp)
 400bed4:	da400117 	ldw	r9,4(sp)
 400bed8:	da800017 	ldw	r10,0(sp)
 400bedc:	113ffd44 	addi	r4,r2,-11
 400bee0:	00c00704 	movi	r3,28
 400bee4:	1900bf16 	blt	r3,r4,400c1e4 <__muldf3+0x588>
 400bee8:	00c00744 	movi	r3,29
 400beec:	123ffe04 	addi	r8,r2,-8
 400bef0:	1907c83a 	sub	r3,r3,r4
 400bef4:	8a22983a 	sll	r17,r17,r8
 400bef8:	30c6d83a 	srl	r3,r6,r3
 400befc:	3210983a 	sll	r8,r6,r8
 400bf00:	1c62b03a 	or	r17,r3,r17
 400bf04:	1080fcc4 	addi	r2,r2,1011
 400bf08:	0085c83a 	sub	r2,zero,r2
 400bf0c:	000b883a 	mov	r5,zero
 400bf10:	003f8306 	br	400bd20 <__alt_mem_SRAM+0xfbfebd20>
 400bf14:	b02b883a 	mov	r21,r22
 400bf18:	0081ffc4 	movi	r2,2047
 400bf1c:	000b883a 	mov	r5,zero
 400bf20:	0029883a 	mov	r20,zero
 400bf24:	003fac06 	br	400bdd8 <__alt_mem_SRAM+0xfbfebdd8>
 400bf28:	0023883a 	mov	r17,zero
 400bf2c:	0011883a 	mov	r8,zero
 400bf30:	01400044 	movi	r5,1
 400bf34:	003f7a06 	br	400bd20 <__alt_mem_SRAM+0xfbfebd20>
 400bf38:	014000c4 	movi	r5,3
 400bf3c:	003f7806 	br	400bd20 <__alt_mem_SRAM+0xfbfebd20>
 400bf40:	04c00104 	movi	r19,4
 400bf44:	0021883a 	mov	r16,zero
 400bf48:	0029883a 	mov	r20,zero
 400bf4c:	07000044 	movi	fp,1
 400bf50:	003f6106 	br	400bcd8 <__alt_mem_SRAM+0xfbfebcd8>
 400bf54:	04c00304 	movi	r19,12
 400bf58:	070000c4 	movi	fp,3
 400bf5c:	003f5e06 	br	400bcd8 <__alt_mem_SRAM+0xfbfebcd8>
 400bf60:	01400434 	movhi	r5,16
 400bf64:	002b883a 	mov	r21,zero
 400bf68:	297fffc4 	addi	r5,r5,-1
 400bf6c:	053fffc4 	movi	r20,-1
 400bf70:	0081ffc4 	movi	r2,2047
 400bf74:	003f9806 	br	400bdd8 <__alt_mem_SRAM+0xfbfebdd8>
 400bf78:	8023883a 	mov	r17,r16
 400bf7c:	a011883a 	mov	r8,r20
 400bf80:	e00b883a 	mov	r5,fp
 400bf84:	003f8a06 	br	400bdb0 <__alt_mem_SRAM+0xfbfebdb0>
 400bf88:	8023883a 	mov	r17,r16
 400bf8c:	a011883a 	mov	r8,r20
 400bf90:	482d883a 	mov	r22,r9
 400bf94:	e00b883a 	mov	r5,fp
 400bf98:	003f8506 	br	400bdb0 <__alt_mem_SRAM+0xfbfebdb0>
 400bf9c:	a00ad43a 	srli	r5,r20,16
 400bfa0:	401ad43a 	srli	r13,r8,16
 400bfa4:	a53fffcc 	andi	r20,r20,65535
 400bfa8:	423fffcc 	andi	r8,r8,65535
 400bfac:	4519383a 	mul	r12,r8,r20
 400bfb0:	4147383a 	mul	r3,r8,r5
 400bfb4:	6d09383a 	mul	r4,r13,r20
 400bfb8:	600cd43a 	srli	r6,r12,16
 400bfbc:	2b5d383a 	mul	r14,r5,r13
 400bfc0:	20c9883a 	add	r4,r4,r3
 400bfc4:	310d883a 	add	r6,r6,r4
 400bfc8:	30c0022e 	bgeu	r6,r3,400bfd4 <__muldf3+0x378>
 400bfcc:	00c00074 	movhi	r3,1
 400bfd0:	70dd883a 	add	r14,r14,r3
 400bfd4:	8826d43a 	srli	r19,r17,16
 400bfd8:	8bffffcc 	andi	r15,r17,65535
 400bfdc:	7d23383a 	mul	r17,r15,r20
 400bfe0:	7949383a 	mul	r4,r15,r5
 400bfe4:	9d29383a 	mul	r20,r19,r20
 400bfe8:	8814d43a 	srli	r10,r17,16
 400bfec:	3012943a 	slli	r9,r6,16
 400bff0:	a129883a 	add	r20,r20,r4
 400bff4:	633fffcc 	andi	r12,r12,65535
 400bff8:	5515883a 	add	r10,r10,r20
 400bffc:	3006d43a 	srli	r3,r6,16
 400c000:	4b13883a 	add	r9,r9,r12
 400c004:	2ccb383a 	mul	r5,r5,r19
 400c008:	5100022e 	bgeu	r10,r4,400c014 <__muldf3+0x3b8>
 400c00c:	01000074 	movhi	r4,1
 400c010:	290b883a 	add	r5,r5,r4
 400c014:	802ad43a 	srli	r21,r16,16
 400c018:	843fffcc 	andi	r16,r16,65535
 400c01c:	440d383a 	mul	r6,r8,r16
 400c020:	4565383a 	mul	r18,r8,r21
 400c024:	8349383a 	mul	r4,r16,r13
 400c028:	500e943a 	slli	r7,r10,16
 400c02c:	3010d43a 	srli	r8,r6,16
 400c030:	5028d43a 	srli	r20,r10,16
 400c034:	2489883a 	add	r4,r4,r18
 400c038:	8abfffcc 	andi	r10,r17,65535
 400c03c:	3a95883a 	add	r10,r7,r10
 400c040:	4119883a 	add	r12,r8,r4
 400c044:	a169883a 	add	r20,r20,r5
 400c048:	1a87883a 	add	r3,r3,r10
 400c04c:	6d5b383a 	mul	r13,r13,r21
 400c050:	6480022e 	bgeu	r12,r18,400c05c <__muldf3+0x400>
 400c054:	01000074 	movhi	r4,1
 400c058:	691b883a 	add	r13,r13,r4
 400c05c:	7c25383a 	mul	r18,r15,r16
 400c060:	7d4b383a 	mul	r5,r15,r21
 400c064:	84cf383a 	mul	r7,r16,r19
 400c068:	901ed43a 	srli	r15,r18,16
 400c06c:	6008d43a 	srli	r4,r12,16
 400c070:	6010943a 	slli	r8,r12,16
 400c074:	394f883a 	add	r7,r7,r5
 400c078:	333fffcc 	andi	r12,r6,65535
 400c07c:	79df883a 	add	r15,r15,r7
 400c080:	235b883a 	add	r13,r4,r13
 400c084:	9d63383a 	mul	r17,r19,r21
 400c088:	4309883a 	add	r4,r8,r12
 400c08c:	7940022e 	bgeu	r15,r5,400c098 <__muldf3+0x43c>
 400c090:	01400074 	movhi	r5,1
 400c094:	8963883a 	add	r17,r17,r5
 400c098:	780a943a 	slli	r5,r15,16
 400c09c:	91bfffcc 	andi	r6,r18,65535
 400c0a0:	70c7883a 	add	r3,r14,r3
 400c0a4:	298d883a 	add	r6,r5,r6
 400c0a8:	1a8f803a 	cmpltu	r7,r3,r10
 400c0ac:	350b883a 	add	r5,r6,r20
 400c0b0:	20c7883a 	add	r3,r4,r3
 400c0b4:	3955883a 	add	r10,r7,r5
 400c0b8:	1909803a 	cmpltu	r4,r3,r4
 400c0bc:	6a91883a 	add	r8,r13,r10
 400c0c0:	780cd43a 	srli	r6,r15,16
 400c0c4:	2219883a 	add	r12,r4,r8
 400c0c8:	2d0b803a 	cmpltu	r5,r5,r20
 400c0cc:	51cf803a 	cmpltu	r7,r10,r7
 400c0d0:	29ceb03a 	or	r7,r5,r7
 400c0d4:	4351803a 	cmpltu	r8,r8,r13
 400c0d8:	610b803a 	cmpltu	r5,r12,r4
 400c0dc:	4148b03a 	or	r4,r8,r5
 400c0e0:	398f883a 	add	r7,r7,r6
 400c0e4:	3909883a 	add	r4,r7,r4
 400c0e8:	1810927a 	slli	r8,r3,9
 400c0ec:	2449883a 	add	r4,r4,r17
 400c0f0:	2008927a 	slli	r4,r4,9
 400c0f4:	6022d5fa 	srli	r17,r12,23
 400c0f8:	1806d5fa 	srli	r3,r3,23
 400c0fc:	4252b03a 	or	r9,r8,r9
 400c100:	600a927a 	slli	r5,r12,9
 400c104:	4810c03a 	cmpne	r8,r9,zero
 400c108:	2462b03a 	or	r17,r4,r17
 400c10c:	40c6b03a 	or	r3,r8,r3
 400c110:	8900402c 	andhi	r4,r17,256
 400c114:	1950b03a 	or	r8,r3,r5
 400c118:	20000726 	beq	r4,zero,400c138 <__muldf3+0x4dc>
 400c11c:	4006d07a 	srli	r3,r8,1
 400c120:	880497fa 	slli	r2,r17,31
 400c124:	4200004c 	andi	r8,r8,1
 400c128:	8822d07a 	srli	r17,r17,1
 400c12c:	1a10b03a 	or	r8,r3,r8
 400c130:	1210b03a 	or	r8,r2,r8
 400c134:	5805883a 	mov	r2,r11
 400c138:	1140ffc4 	addi	r5,r2,1023
 400c13c:	0140440e 	bge	zero,r5,400c250 <__muldf3+0x5f4>
 400c140:	40c001cc 	andi	r3,r8,7
 400c144:	18000726 	beq	r3,zero,400c164 <__muldf3+0x508>
 400c148:	40c003cc 	andi	r3,r8,15
 400c14c:	01000104 	movi	r4,4
 400c150:	19000426 	beq	r3,r4,400c164 <__muldf3+0x508>
 400c154:	4107883a 	add	r3,r8,r4
 400c158:	1a11803a 	cmpltu	r8,r3,r8
 400c15c:	8a23883a 	add	r17,r17,r8
 400c160:	1811883a 	mov	r8,r3
 400c164:	88c0402c 	andhi	r3,r17,256
 400c168:	18000426 	beq	r3,zero,400c17c <__muldf3+0x520>
 400c16c:	11410004 	addi	r5,r2,1024
 400c170:	00bfc034 	movhi	r2,65280
 400c174:	10bfffc4 	addi	r2,r2,-1
 400c178:	88a2703a 	and	r17,r17,r2
 400c17c:	0081ff84 	movi	r2,2046
 400c180:	117f6416 	blt	r2,r5,400bf14 <__alt_mem_SRAM+0xfbfebf14>
 400c184:	8828977a 	slli	r20,r17,29
 400c188:	4010d0fa 	srli	r8,r8,3
 400c18c:	8822927a 	slli	r17,r17,9
 400c190:	2881ffcc 	andi	r2,r5,2047
 400c194:	a228b03a 	or	r20,r20,r8
 400c198:	880ad33a 	srli	r5,r17,12
 400c19c:	b02b883a 	mov	r21,r22
 400c1a0:	003f0d06 	br	400bdd8 <__alt_mem_SRAM+0xfbfebdd8>
 400c1a4:	8080022c 	andhi	r2,r16,8
 400c1a8:	10000926 	beq	r2,zero,400c1d0 <__muldf3+0x574>
 400c1ac:	8880022c 	andhi	r2,r17,8
 400c1b0:	1000071e 	bne	r2,zero,400c1d0 <__muldf3+0x574>
 400c1b4:	00800434 	movhi	r2,16
 400c1b8:	89400234 	orhi	r5,r17,8
 400c1bc:	10bfffc4 	addi	r2,r2,-1
 400c1c0:	b82b883a 	mov	r21,r23
 400c1c4:	288a703a 	and	r5,r5,r2
 400c1c8:	4029883a 	mov	r20,r8
 400c1cc:	003f6806 	br	400bf70 <__alt_mem_SRAM+0xfbfebf70>
 400c1d0:	00800434 	movhi	r2,16
 400c1d4:	81400234 	orhi	r5,r16,8
 400c1d8:	10bfffc4 	addi	r2,r2,-1
 400c1dc:	288a703a 	and	r5,r5,r2
 400c1e0:	003f6306 	br	400bf70 <__alt_mem_SRAM+0xfbfebf70>
 400c1e4:	147ff604 	addi	r17,r2,-40
 400c1e8:	3462983a 	sll	r17,r6,r17
 400c1ec:	0011883a 	mov	r8,zero
 400c1f0:	003f4406 	br	400bf04 <__alt_mem_SRAM+0xfbfebf04>
 400c1f4:	3009883a 	mov	r4,r6
 400c1f8:	d9800215 	stw	r6,8(sp)
 400c1fc:	da400115 	stw	r9,4(sp)
 400c200:	da800015 	stw	r10,0(sp)
 400c204:	400ce740 	call	400ce74 <__clzsi2>
 400c208:	10800804 	addi	r2,r2,32
 400c20c:	da800017 	ldw	r10,0(sp)
 400c210:	da400117 	ldw	r9,4(sp)
 400c214:	d9800217 	ldw	r6,8(sp)
 400c218:	003f3006 	br	400bedc <__alt_mem_SRAM+0xfbfebedc>
 400c21c:	143ff604 	addi	r16,r2,-40
 400c220:	9c20983a 	sll	r16,r19,r16
 400c224:	0029883a 	mov	r20,zero
 400c228:	003f1606 	br	400be84 <__alt_mem_SRAM+0xfbfebe84>
 400c22c:	d9800215 	stw	r6,8(sp)
 400c230:	d9c00015 	stw	r7,0(sp)
 400c234:	da400115 	stw	r9,4(sp)
 400c238:	400ce740 	call	400ce74 <__clzsi2>
 400c23c:	10800804 	addi	r2,r2,32
 400c240:	da400117 	ldw	r9,4(sp)
 400c244:	d9c00017 	ldw	r7,0(sp)
 400c248:	d9800217 	ldw	r6,8(sp)
 400c24c:	003f0306 	br	400be5c <__alt_mem_SRAM+0xfbfebe5c>
 400c250:	00c00044 	movi	r3,1
 400c254:	1947c83a 	sub	r3,r3,r5
 400c258:	00800e04 	movi	r2,56
 400c25c:	10feda16 	blt	r2,r3,400bdc8 <__alt_mem_SRAM+0xfbfebdc8>
 400c260:	008007c4 	movi	r2,31
 400c264:	10c01b16 	blt	r2,r3,400c2d4 <__muldf3+0x678>
 400c268:	00800804 	movi	r2,32
 400c26c:	10c5c83a 	sub	r2,r2,r3
 400c270:	888a983a 	sll	r5,r17,r2
 400c274:	40c8d83a 	srl	r4,r8,r3
 400c278:	4084983a 	sll	r2,r8,r2
 400c27c:	88e2d83a 	srl	r17,r17,r3
 400c280:	2906b03a 	or	r3,r5,r4
 400c284:	1004c03a 	cmpne	r2,r2,zero
 400c288:	1886b03a 	or	r3,r3,r2
 400c28c:	188001cc 	andi	r2,r3,7
 400c290:	10000726 	beq	r2,zero,400c2b0 <__muldf3+0x654>
 400c294:	188003cc 	andi	r2,r3,15
 400c298:	01000104 	movi	r4,4
 400c29c:	11000426 	beq	r2,r4,400c2b0 <__muldf3+0x654>
 400c2a0:	1805883a 	mov	r2,r3
 400c2a4:	10c00104 	addi	r3,r2,4
 400c2a8:	1885803a 	cmpltu	r2,r3,r2
 400c2ac:	88a3883a 	add	r17,r17,r2
 400c2b0:	8880202c 	andhi	r2,r17,128
 400c2b4:	10001c26 	beq	r2,zero,400c328 <__muldf3+0x6cc>
 400c2b8:	b02b883a 	mov	r21,r22
 400c2bc:	00800044 	movi	r2,1
 400c2c0:	000b883a 	mov	r5,zero
 400c2c4:	0029883a 	mov	r20,zero
 400c2c8:	003ec306 	br	400bdd8 <__alt_mem_SRAM+0xfbfebdd8>
 400c2cc:	5805883a 	mov	r2,r11
 400c2d0:	003f9906 	br	400c138 <__alt_mem_SRAM+0xfbfec138>
 400c2d4:	00bff844 	movi	r2,-31
 400c2d8:	1145c83a 	sub	r2,r2,r5
 400c2dc:	8888d83a 	srl	r4,r17,r2
 400c2e0:	00800804 	movi	r2,32
 400c2e4:	18801a26 	beq	r3,r2,400c350 <__muldf3+0x6f4>
 400c2e8:	00801004 	movi	r2,64
 400c2ec:	10c5c83a 	sub	r2,r2,r3
 400c2f0:	8884983a 	sll	r2,r17,r2
 400c2f4:	1204b03a 	or	r2,r2,r8
 400c2f8:	1004c03a 	cmpne	r2,r2,zero
 400c2fc:	2084b03a 	or	r2,r4,r2
 400c300:	144001cc 	andi	r17,r2,7
 400c304:	88000d1e 	bne	r17,zero,400c33c <__muldf3+0x6e0>
 400c308:	000b883a 	mov	r5,zero
 400c30c:	1028d0fa 	srli	r20,r2,3
 400c310:	b02b883a 	mov	r21,r22
 400c314:	0005883a 	mov	r2,zero
 400c318:	a468b03a 	or	r20,r20,r17
 400c31c:	003eae06 	br	400bdd8 <__alt_mem_SRAM+0xfbfebdd8>
 400c320:	1007883a 	mov	r3,r2
 400c324:	0023883a 	mov	r17,zero
 400c328:	880a927a 	slli	r5,r17,9
 400c32c:	1805883a 	mov	r2,r3
 400c330:	8822977a 	slli	r17,r17,29
 400c334:	280ad33a 	srli	r5,r5,12
 400c338:	003ff406 	br	400c30c <__alt_mem_SRAM+0xfbfec30c>
 400c33c:	10c003cc 	andi	r3,r2,15
 400c340:	01000104 	movi	r4,4
 400c344:	193ff626 	beq	r3,r4,400c320 <__alt_mem_SRAM+0xfbfec320>
 400c348:	0023883a 	mov	r17,zero
 400c34c:	003fd506 	br	400c2a4 <__alt_mem_SRAM+0xfbfec2a4>
 400c350:	0005883a 	mov	r2,zero
 400c354:	003fe706 	br	400c2f4 <__alt_mem_SRAM+0xfbfec2f4>
 400c358:	00800434 	movhi	r2,16
 400c35c:	89400234 	orhi	r5,r17,8
 400c360:	10bfffc4 	addi	r2,r2,-1
 400c364:	b02b883a 	mov	r21,r22
 400c368:	288a703a 	and	r5,r5,r2
 400c36c:	4029883a 	mov	r20,r8
 400c370:	003eff06 	br	400bf70 <__alt_mem_SRAM+0xfbfebf70>

0400c374 <__subdf3>:
 400c374:	02000434 	movhi	r8,16
 400c378:	423fffc4 	addi	r8,r8,-1
 400c37c:	defffb04 	addi	sp,sp,-20
 400c380:	2a14703a 	and	r10,r5,r8
 400c384:	3812d53a 	srli	r9,r7,20
 400c388:	3a10703a 	and	r8,r7,r8
 400c38c:	2006d77a 	srli	r3,r4,29
 400c390:	3004d77a 	srli	r2,r6,29
 400c394:	dc000015 	stw	r16,0(sp)
 400c398:	501490fa 	slli	r10,r10,3
 400c39c:	2820d53a 	srli	r16,r5,20
 400c3a0:	401090fa 	slli	r8,r8,3
 400c3a4:	dc800215 	stw	r18,8(sp)
 400c3a8:	dc400115 	stw	r17,4(sp)
 400c3ac:	dfc00415 	stw	ra,16(sp)
 400c3b0:	202290fa 	slli	r17,r4,3
 400c3b4:	dcc00315 	stw	r19,12(sp)
 400c3b8:	4a41ffcc 	andi	r9,r9,2047
 400c3bc:	0101ffc4 	movi	r4,2047
 400c3c0:	2824d7fa 	srli	r18,r5,31
 400c3c4:	8401ffcc 	andi	r16,r16,2047
 400c3c8:	50c6b03a 	or	r3,r10,r3
 400c3cc:	380ed7fa 	srli	r7,r7,31
 400c3d0:	408ab03a 	or	r5,r8,r2
 400c3d4:	300c90fa 	slli	r6,r6,3
 400c3d8:	49009626 	beq	r9,r4,400c634 <__subdf3+0x2c0>
 400c3dc:	39c0005c 	xori	r7,r7,1
 400c3e0:	8245c83a 	sub	r2,r16,r9
 400c3e4:	3c807426 	beq	r7,r18,400c5b8 <__subdf3+0x244>
 400c3e8:	0080af0e 	bge	zero,r2,400c6a8 <__subdf3+0x334>
 400c3ec:	48002a1e 	bne	r9,zero,400c498 <__subdf3+0x124>
 400c3f0:	2988b03a 	or	r4,r5,r6
 400c3f4:	20009a1e 	bne	r4,zero,400c660 <__subdf3+0x2ec>
 400c3f8:	888001cc 	andi	r2,r17,7
 400c3fc:	10000726 	beq	r2,zero,400c41c <__subdf3+0xa8>
 400c400:	888003cc 	andi	r2,r17,15
 400c404:	01000104 	movi	r4,4
 400c408:	11000426 	beq	r2,r4,400c41c <__subdf3+0xa8>
 400c40c:	890b883a 	add	r5,r17,r4
 400c410:	2c63803a 	cmpltu	r17,r5,r17
 400c414:	1c47883a 	add	r3,r3,r17
 400c418:	2823883a 	mov	r17,r5
 400c41c:	1880202c 	andhi	r2,r3,128
 400c420:	10005926 	beq	r2,zero,400c588 <__subdf3+0x214>
 400c424:	84000044 	addi	r16,r16,1
 400c428:	0081ffc4 	movi	r2,2047
 400c42c:	8080be26 	beq	r16,r2,400c728 <__subdf3+0x3b4>
 400c430:	017fe034 	movhi	r5,65408
 400c434:	297fffc4 	addi	r5,r5,-1
 400c438:	1946703a 	and	r3,r3,r5
 400c43c:	1804977a 	slli	r2,r3,29
 400c440:	1806927a 	slli	r3,r3,9
 400c444:	8822d0fa 	srli	r17,r17,3
 400c448:	8401ffcc 	andi	r16,r16,2047
 400c44c:	180ad33a 	srli	r5,r3,12
 400c450:	9100004c 	andi	r4,r18,1
 400c454:	1444b03a 	or	r2,r2,r17
 400c458:	80c1ffcc 	andi	r3,r16,2047
 400c45c:	1820953a 	slli	r16,r3,20
 400c460:	20c03fcc 	andi	r3,r4,255
 400c464:	180897fa 	slli	r4,r3,31
 400c468:	00c00434 	movhi	r3,16
 400c46c:	18ffffc4 	addi	r3,r3,-1
 400c470:	28c6703a 	and	r3,r5,r3
 400c474:	1c06b03a 	or	r3,r3,r16
 400c478:	1906b03a 	or	r3,r3,r4
 400c47c:	dfc00417 	ldw	ra,16(sp)
 400c480:	dcc00317 	ldw	r19,12(sp)
 400c484:	dc800217 	ldw	r18,8(sp)
 400c488:	dc400117 	ldw	r17,4(sp)
 400c48c:	dc000017 	ldw	r16,0(sp)
 400c490:	dec00504 	addi	sp,sp,20
 400c494:	f800283a 	ret
 400c498:	0101ffc4 	movi	r4,2047
 400c49c:	813fd626 	beq	r16,r4,400c3f8 <__alt_mem_SRAM+0xfbfec3f8>
 400c4a0:	29402034 	orhi	r5,r5,128
 400c4a4:	01000e04 	movi	r4,56
 400c4a8:	2080a316 	blt	r4,r2,400c738 <__subdf3+0x3c4>
 400c4ac:	010007c4 	movi	r4,31
 400c4b0:	2080c616 	blt	r4,r2,400c7cc <__subdf3+0x458>
 400c4b4:	01000804 	movi	r4,32
 400c4b8:	2089c83a 	sub	r4,r4,r2
 400c4bc:	2910983a 	sll	r8,r5,r4
 400c4c0:	308ed83a 	srl	r7,r6,r2
 400c4c4:	3108983a 	sll	r4,r6,r4
 400c4c8:	2884d83a 	srl	r2,r5,r2
 400c4cc:	41ccb03a 	or	r6,r8,r7
 400c4d0:	2008c03a 	cmpne	r4,r4,zero
 400c4d4:	310cb03a 	or	r6,r6,r4
 400c4d8:	898dc83a 	sub	r6,r17,r6
 400c4dc:	89a3803a 	cmpltu	r17,r17,r6
 400c4e0:	1887c83a 	sub	r3,r3,r2
 400c4e4:	1c47c83a 	sub	r3,r3,r17
 400c4e8:	3023883a 	mov	r17,r6
 400c4ec:	1880202c 	andhi	r2,r3,128
 400c4f0:	10002326 	beq	r2,zero,400c580 <__subdf3+0x20c>
 400c4f4:	04c02034 	movhi	r19,128
 400c4f8:	9cffffc4 	addi	r19,r19,-1
 400c4fc:	1ce6703a 	and	r19,r3,r19
 400c500:	98007a26 	beq	r19,zero,400c6ec <__subdf3+0x378>
 400c504:	9809883a 	mov	r4,r19
 400c508:	400ce740 	call	400ce74 <__clzsi2>
 400c50c:	113ffe04 	addi	r4,r2,-8
 400c510:	00c007c4 	movi	r3,31
 400c514:	19007b16 	blt	r3,r4,400c704 <__subdf3+0x390>
 400c518:	00800804 	movi	r2,32
 400c51c:	1105c83a 	sub	r2,r2,r4
 400c520:	8884d83a 	srl	r2,r17,r2
 400c524:	9906983a 	sll	r3,r19,r4
 400c528:	8922983a 	sll	r17,r17,r4
 400c52c:	10c4b03a 	or	r2,r2,r3
 400c530:	24007816 	blt	r4,r16,400c714 <__subdf3+0x3a0>
 400c534:	2421c83a 	sub	r16,r4,r16
 400c538:	80c00044 	addi	r3,r16,1
 400c53c:	010007c4 	movi	r4,31
 400c540:	20c09516 	blt	r4,r3,400c798 <__subdf3+0x424>
 400c544:	01400804 	movi	r5,32
 400c548:	28cbc83a 	sub	r5,r5,r3
 400c54c:	88c8d83a 	srl	r4,r17,r3
 400c550:	8962983a 	sll	r17,r17,r5
 400c554:	114a983a 	sll	r5,r2,r5
 400c558:	10c6d83a 	srl	r3,r2,r3
 400c55c:	8804c03a 	cmpne	r2,r17,zero
 400c560:	290ab03a 	or	r5,r5,r4
 400c564:	28a2b03a 	or	r17,r5,r2
 400c568:	0021883a 	mov	r16,zero
 400c56c:	003fa206 	br	400c3f8 <__alt_mem_SRAM+0xfbfec3f8>
 400c570:	2090b03a 	or	r8,r4,r2
 400c574:	40018e26 	beq	r8,zero,400cbb0 <__subdf3+0x83c>
 400c578:	1007883a 	mov	r3,r2
 400c57c:	2023883a 	mov	r17,r4
 400c580:	888001cc 	andi	r2,r17,7
 400c584:	103f9e1e 	bne	r2,zero,400c400 <__alt_mem_SRAM+0xfbfec400>
 400c588:	1804977a 	slli	r2,r3,29
 400c58c:	8822d0fa 	srli	r17,r17,3
 400c590:	1810d0fa 	srli	r8,r3,3
 400c594:	9100004c 	andi	r4,r18,1
 400c598:	1444b03a 	or	r2,r2,r17
 400c59c:	00c1ffc4 	movi	r3,2047
 400c5a0:	80c02826 	beq	r16,r3,400c644 <__subdf3+0x2d0>
 400c5a4:	01400434 	movhi	r5,16
 400c5a8:	297fffc4 	addi	r5,r5,-1
 400c5ac:	80e0703a 	and	r16,r16,r3
 400c5b0:	414a703a 	and	r5,r8,r5
 400c5b4:	003fa806 	br	400c458 <__alt_mem_SRAM+0xfbfec458>
 400c5b8:	0080630e 	bge	zero,r2,400c748 <__subdf3+0x3d4>
 400c5bc:	48003026 	beq	r9,zero,400c680 <__subdf3+0x30c>
 400c5c0:	0101ffc4 	movi	r4,2047
 400c5c4:	813f8c26 	beq	r16,r4,400c3f8 <__alt_mem_SRAM+0xfbfec3f8>
 400c5c8:	29402034 	orhi	r5,r5,128
 400c5cc:	01000e04 	movi	r4,56
 400c5d0:	2080a90e 	bge	r4,r2,400c878 <__subdf3+0x504>
 400c5d4:	298cb03a 	or	r6,r5,r6
 400c5d8:	3012c03a 	cmpne	r9,r6,zero
 400c5dc:	0005883a 	mov	r2,zero
 400c5e0:	4c53883a 	add	r9,r9,r17
 400c5e4:	4c63803a 	cmpltu	r17,r9,r17
 400c5e8:	10c7883a 	add	r3,r2,r3
 400c5ec:	88c7883a 	add	r3,r17,r3
 400c5f0:	4823883a 	mov	r17,r9
 400c5f4:	1880202c 	andhi	r2,r3,128
 400c5f8:	1000d026 	beq	r2,zero,400c93c <__subdf3+0x5c8>
 400c5fc:	84000044 	addi	r16,r16,1
 400c600:	0081ffc4 	movi	r2,2047
 400c604:	8080fe26 	beq	r16,r2,400ca00 <__subdf3+0x68c>
 400c608:	00bfe034 	movhi	r2,65408
 400c60c:	10bfffc4 	addi	r2,r2,-1
 400c610:	1886703a 	and	r3,r3,r2
 400c614:	880ad07a 	srli	r5,r17,1
 400c618:	180497fa 	slli	r2,r3,31
 400c61c:	8900004c 	andi	r4,r17,1
 400c620:	2922b03a 	or	r17,r5,r4
 400c624:	1806d07a 	srli	r3,r3,1
 400c628:	1462b03a 	or	r17,r2,r17
 400c62c:	3825883a 	mov	r18,r7
 400c630:	003f7106 	br	400c3f8 <__alt_mem_SRAM+0xfbfec3f8>
 400c634:	2984b03a 	or	r2,r5,r6
 400c638:	103f6826 	beq	r2,zero,400c3dc <__alt_mem_SRAM+0xfbfec3dc>
 400c63c:	39c03fcc 	andi	r7,r7,255
 400c640:	003f6706 	br	400c3e0 <__alt_mem_SRAM+0xfbfec3e0>
 400c644:	4086b03a 	or	r3,r8,r2
 400c648:	18015226 	beq	r3,zero,400cb94 <__subdf3+0x820>
 400c64c:	00c00434 	movhi	r3,16
 400c650:	41400234 	orhi	r5,r8,8
 400c654:	18ffffc4 	addi	r3,r3,-1
 400c658:	28ca703a 	and	r5,r5,r3
 400c65c:	003f7e06 	br	400c458 <__alt_mem_SRAM+0xfbfec458>
 400c660:	10bfffc4 	addi	r2,r2,-1
 400c664:	1000491e 	bne	r2,zero,400c78c <__subdf3+0x418>
 400c668:	898fc83a 	sub	r7,r17,r6
 400c66c:	89e3803a 	cmpltu	r17,r17,r7
 400c670:	1947c83a 	sub	r3,r3,r5
 400c674:	1c47c83a 	sub	r3,r3,r17
 400c678:	3823883a 	mov	r17,r7
 400c67c:	003f9b06 	br	400c4ec <__alt_mem_SRAM+0xfbfec4ec>
 400c680:	2988b03a 	or	r4,r5,r6
 400c684:	203f5c26 	beq	r4,zero,400c3f8 <__alt_mem_SRAM+0xfbfec3f8>
 400c688:	10bfffc4 	addi	r2,r2,-1
 400c68c:	1000931e 	bne	r2,zero,400c8dc <__subdf3+0x568>
 400c690:	898d883a 	add	r6,r17,r6
 400c694:	3463803a 	cmpltu	r17,r6,r17
 400c698:	1947883a 	add	r3,r3,r5
 400c69c:	88c7883a 	add	r3,r17,r3
 400c6a0:	3023883a 	mov	r17,r6
 400c6a4:	003fd306 	br	400c5f4 <__alt_mem_SRAM+0xfbfec5f4>
 400c6a8:	1000541e 	bne	r2,zero,400c7fc <__subdf3+0x488>
 400c6ac:	80800044 	addi	r2,r16,1
 400c6b0:	1081ffcc 	andi	r2,r2,2047
 400c6b4:	01000044 	movi	r4,1
 400c6b8:	2080a20e 	bge	r4,r2,400c944 <__subdf3+0x5d0>
 400c6bc:	8989c83a 	sub	r4,r17,r6
 400c6c0:	8905803a 	cmpltu	r2,r17,r4
 400c6c4:	1967c83a 	sub	r19,r3,r5
 400c6c8:	98a7c83a 	sub	r19,r19,r2
 400c6cc:	9880202c 	andhi	r2,r19,128
 400c6d0:	10006326 	beq	r2,zero,400c860 <__subdf3+0x4ec>
 400c6d4:	3463c83a 	sub	r17,r6,r17
 400c6d8:	28c7c83a 	sub	r3,r5,r3
 400c6dc:	344d803a 	cmpltu	r6,r6,r17
 400c6e0:	19a7c83a 	sub	r19,r3,r6
 400c6e4:	3825883a 	mov	r18,r7
 400c6e8:	983f861e 	bne	r19,zero,400c504 <__alt_mem_SRAM+0xfbfec504>
 400c6ec:	8809883a 	mov	r4,r17
 400c6f0:	400ce740 	call	400ce74 <__clzsi2>
 400c6f4:	10800804 	addi	r2,r2,32
 400c6f8:	113ffe04 	addi	r4,r2,-8
 400c6fc:	00c007c4 	movi	r3,31
 400c700:	193f850e 	bge	r3,r4,400c518 <__alt_mem_SRAM+0xfbfec518>
 400c704:	10bff604 	addi	r2,r2,-40
 400c708:	8884983a 	sll	r2,r17,r2
 400c70c:	0023883a 	mov	r17,zero
 400c710:	243f880e 	bge	r4,r16,400c534 <__alt_mem_SRAM+0xfbfec534>
 400c714:	00ffe034 	movhi	r3,65408
 400c718:	18ffffc4 	addi	r3,r3,-1
 400c71c:	8121c83a 	sub	r16,r16,r4
 400c720:	10c6703a 	and	r3,r2,r3
 400c724:	003f3406 	br	400c3f8 <__alt_mem_SRAM+0xfbfec3f8>
 400c728:	9100004c 	andi	r4,r18,1
 400c72c:	000b883a 	mov	r5,zero
 400c730:	0005883a 	mov	r2,zero
 400c734:	003f4806 	br	400c458 <__alt_mem_SRAM+0xfbfec458>
 400c738:	298cb03a 	or	r6,r5,r6
 400c73c:	300cc03a 	cmpne	r6,r6,zero
 400c740:	0005883a 	mov	r2,zero
 400c744:	003f6406 	br	400c4d8 <__alt_mem_SRAM+0xfbfec4d8>
 400c748:	10009a1e 	bne	r2,zero,400c9b4 <__subdf3+0x640>
 400c74c:	82400044 	addi	r9,r16,1
 400c750:	4881ffcc 	andi	r2,r9,2047
 400c754:	02800044 	movi	r10,1
 400c758:	5080670e 	bge	r10,r2,400c8f8 <__subdf3+0x584>
 400c75c:	0081ffc4 	movi	r2,2047
 400c760:	4880af26 	beq	r9,r2,400ca20 <__subdf3+0x6ac>
 400c764:	898d883a 	add	r6,r17,r6
 400c768:	1945883a 	add	r2,r3,r5
 400c76c:	3447803a 	cmpltu	r3,r6,r17
 400c770:	1887883a 	add	r3,r3,r2
 400c774:	182297fa 	slli	r17,r3,31
 400c778:	300cd07a 	srli	r6,r6,1
 400c77c:	1806d07a 	srli	r3,r3,1
 400c780:	4821883a 	mov	r16,r9
 400c784:	89a2b03a 	or	r17,r17,r6
 400c788:	003f1b06 	br	400c3f8 <__alt_mem_SRAM+0xfbfec3f8>
 400c78c:	0101ffc4 	movi	r4,2047
 400c790:	813f441e 	bne	r16,r4,400c4a4 <__alt_mem_SRAM+0xfbfec4a4>
 400c794:	003f1806 	br	400c3f8 <__alt_mem_SRAM+0xfbfec3f8>
 400c798:	843ff844 	addi	r16,r16,-31
 400c79c:	01400804 	movi	r5,32
 400c7a0:	1408d83a 	srl	r4,r2,r16
 400c7a4:	19405026 	beq	r3,r5,400c8e8 <__subdf3+0x574>
 400c7a8:	01401004 	movi	r5,64
 400c7ac:	28c7c83a 	sub	r3,r5,r3
 400c7b0:	10c4983a 	sll	r2,r2,r3
 400c7b4:	88a2b03a 	or	r17,r17,r2
 400c7b8:	8822c03a 	cmpne	r17,r17,zero
 400c7bc:	2462b03a 	or	r17,r4,r17
 400c7c0:	0007883a 	mov	r3,zero
 400c7c4:	0021883a 	mov	r16,zero
 400c7c8:	003f6d06 	br	400c580 <__alt_mem_SRAM+0xfbfec580>
 400c7cc:	11fff804 	addi	r7,r2,-32
 400c7d0:	01000804 	movi	r4,32
 400c7d4:	29ced83a 	srl	r7,r5,r7
 400c7d8:	11004526 	beq	r2,r4,400c8f0 <__subdf3+0x57c>
 400c7dc:	01001004 	movi	r4,64
 400c7e0:	2089c83a 	sub	r4,r4,r2
 400c7e4:	2904983a 	sll	r2,r5,r4
 400c7e8:	118cb03a 	or	r6,r2,r6
 400c7ec:	300cc03a 	cmpne	r6,r6,zero
 400c7f0:	398cb03a 	or	r6,r7,r6
 400c7f4:	0005883a 	mov	r2,zero
 400c7f8:	003f3706 	br	400c4d8 <__alt_mem_SRAM+0xfbfec4d8>
 400c7fc:	80002a26 	beq	r16,zero,400c8a8 <__subdf3+0x534>
 400c800:	0101ffc4 	movi	r4,2047
 400c804:	49006626 	beq	r9,r4,400c9a0 <__subdf3+0x62c>
 400c808:	0085c83a 	sub	r2,zero,r2
 400c80c:	18c02034 	orhi	r3,r3,128
 400c810:	01000e04 	movi	r4,56
 400c814:	20807e16 	blt	r4,r2,400ca10 <__subdf3+0x69c>
 400c818:	010007c4 	movi	r4,31
 400c81c:	2080e716 	blt	r4,r2,400cbbc <__subdf3+0x848>
 400c820:	01000804 	movi	r4,32
 400c824:	2089c83a 	sub	r4,r4,r2
 400c828:	1914983a 	sll	r10,r3,r4
 400c82c:	8890d83a 	srl	r8,r17,r2
 400c830:	8908983a 	sll	r4,r17,r4
 400c834:	1884d83a 	srl	r2,r3,r2
 400c838:	5222b03a 	or	r17,r10,r8
 400c83c:	2006c03a 	cmpne	r3,r4,zero
 400c840:	88e2b03a 	or	r17,r17,r3
 400c844:	3463c83a 	sub	r17,r6,r17
 400c848:	2885c83a 	sub	r2,r5,r2
 400c84c:	344d803a 	cmpltu	r6,r6,r17
 400c850:	1187c83a 	sub	r3,r2,r6
 400c854:	4821883a 	mov	r16,r9
 400c858:	3825883a 	mov	r18,r7
 400c85c:	003f2306 	br	400c4ec <__alt_mem_SRAM+0xfbfec4ec>
 400c860:	24d0b03a 	or	r8,r4,r19
 400c864:	40001b1e 	bne	r8,zero,400c8d4 <__subdf3+0x560>
 400c868:	0005883a 	mov	r2,zero
 400c86c:	0009883a 	mov	r4,zero
 400c870:	0021883a 	mov	r16,zero
 400c874:	003f4906 	br	400c59c <__alt_mem_SRAM+0xfbfec59c>
 400c878:	010007c4 	movi	r4,31
 400c87c:	20803a16 	blt	r4,r2,400c968 <__subdf3+0x5f4>
 400c880:	01000804 	movi	r4,32
 400c884:	2089c83a 	sub	r4,r4,r2
 400c888:	2912983a 	sll	r9,r5,r4
 400c88c:	3090d83a 	srl	r8,r6,r2
 400c890:	3108983a 	sll	r4,r6,r4
 400c894:	2884d83a 	srl	r2,r5,r2
 400c898:	4a12b03a 	or	r9,r9,r8
 400c89c:	2008c03a 	cmpne	r4,r4,zero
 400c8a0:	4912b03a 	or	r9,r9,r4
 400c8a4:	003f4e06 	br	400c5e0 <__alt_mem_SRAM+0xfbfec5e0>
 400c8a8:	1c48b03a 	or	r4,r3,r17
 400c8ac:	20003c26 	beq	r4,zero,400c9a0 <__subdf3+0x62c>
 400c8b0:	0084303a 	nor	r2,zero,r2
 400c8b4:	1000381e 	bne	r2,zero,400c998 <__subdf3+0x624>
 400c8b8:	3463c83a 	sub	r17,r6,r17
 400c8bc:	28c5c83a 	sub	r2,r5,r3
 400c8c0:	344d803a 	cmpltu	r6,r6,r17
 400c8c4:	1187c83a 	sub	r3,r2,r6
 400c8c8:	4821883a 	mov	r16,r9
 400c8cc:	3825883a 	mov	r18,r7
 400c8d0:	003f0606 	br	400c4ec <__alt_mem_SRAM+0xfbfec4ec>
 400c8d4:	2023883a 	mov	r17,r4
 400c8d8:	003f0906 	br	400c500 <__alt_mem_SRAM+0xfbfec500>
 400c8dc:	0101ffc4 	movi	r4,2047
 400c8e0:	813f3a1e 	bne	r16,r4,400c5cc <__alt_mem_SRAM+0xfbfec5cc>
 400c8e4:	003ec406 	br	400c3f8 <__alt_mem_SRAM+0xfbfec3f8>
 400c8e8:	0005883a 	mov	r2,zero
 400c8ec:	003fb106 	br	400c7b4 <__alt_mem_SRAM+0xfbfec7b4>
 400c8f0:	0005883a 	mov	r2,zero
 400c8f4:	003fbc06 	br	400c7e8 <__alt_mem_SRAM+0xfbfec7e8>
 400c8f8:	1c44b03a 	or	r2,r3,r17
 400c8fc:	80008e1e 	bne	r16,zero,400cb38 <__subdf3+0x7c4>
 400c900:	1000c826 	beq	r2,zero,400cc24 <__subdf3+0x8b0>
 400c904:	2984b03a 	or	r2,r5,r6
 400c908:	103ebb26 	beq	r2,zero,400c3f8 <__alt_mem_SRAM+0xfbfec3f8>
 400c90c:	8989883a 	add	r4,r17,r6
 400c910:	1945883a 	add	r2,r3,r5
 400c914:	2447803a 	cmpltu	r3,r4,r17
 400c918:	1887883a 	add	r3,r3,r2
 400c91c:	1880202c 	andhi	r2,r3,128
 400c920:	2023883a 	mov	r17,r4
 400c924:	103f1626 	beq	r2,zero,400c580 <__alt_mem_SRAM+0xfbfec580>
 400c928:	00bfe034 	movhi	r2,65408
 400c92c:	10bfffc4 	addi	r2,r2,-1
 400c930:	5021883a 	mov	r16,r10
 400c934:	1886703a 	and	r3,r3,r2
 400c938:	003eaf06 	br	400c3f8 <__alt_mem_SRAM+0xfbfec3f8>
 400c93c:	3825883a 	mov	r18,r7
 400c940:	003f0f06 	br	400c580 <__alt_mem_SRAM+0xfbfec580>
 400c944:	1c44b03a 	or	r2,r3,r17
 400c948:	8000251e 	bne	r16,zero,400c9e0 <__subdf3+0x66c>
 400c94c:	1000661e 	bne	r2,zero,400cae8 <__subdf3+0x774>
 400c950:	2990b03a 	or	r8,r5,r6
 400c954:	40009626 	beq	r8,zero,400cbb0 <__subdf3+0x83c>
 400c958:	2807883a 	mov	r3,r5
 400c95c:	3023883a 	mov	r17,r6
 400c960:	3825883a 	mov	r18,r7
 400c964:	003ea406 	br	400c3f8 <__alt_mem_SRAM+0xfbfec3f8>
 400c968:	127ff804 	addi	r9,r2,-32
 400c96c:	01000804 	movi	r4,32
 400c970:	2a52d83a 	srl	r9,r5,r9
 400c974:	11008c26 	beq	r2,r4,400cba8 <__subdf3+0x834>
 400c978:	01001004 	movi	r4,64
 400c97c:	2085c83a 	sub	r2,r4,r2
 400c980:	2884983a 	sll	r2,r5,r2
 400c984:	118cb03a 	or	r6,r2,r6
 400c988:	300cc03a 	cmpne	r6,r6,zero
 400c98c:	4992b03a 	or	r9,r9,r6
 400c990:	0005883a 	mov	r2,zero
 400c994:	003f1206 	br	400c5e0 <__alt_mem_SRAM+0xfbfec5e0>
 400c998:	0101ffc4 	movi	r4,2047
 400c99c:	493f9c1e 	bne	r9,r4,400c810 <__alt_mem_SRAM+0xfbfec810>
 400c9a0:	2807883a 	mov	r3,r5
 400c9a4:	3023883a 	mov	r17,r6
 400c9a8:	4821883a 	mov	r16,r9
 400c9ac:	3825883a 	mov	r18,r7
 400c9b0:	003e9106 	br	400c3f8 <__alt_mem_SRAM+0xfbfec3f8>
 400c9b4:	80001f1e 	bne	r16,zero,400ca34 <__subdf3+0x6c0>
 400c9b8:	1c48b03a 	or	r4,r3,r17
 400c9bc:	20005a26 	beq	r4,zero,400cb28 <__subdf3+0x7b4>
 400c9c0:	0084303a 	nor	r2,zero,r2
 400c9c4:	1000561e 	bne	r2,zero,400cb20 <__subdf3+0x7ac>
 400c9c8:	89a3883a 	add	r17,r17,r6
 400c9cc:	1945883a 	add	r2,r3,r5
 400c9d0:	898d803a 	cmpltu	r6,r17,r6
 400c9d4:	3087883a 	add	r3,r6,r2
 400c9d8:	4821883a 	mov	r16,r9
 400c9dc:	003f0506 	br	400c5f4 <__alt_mem_SRAM+0xfbfec5f4>
 400c9e0:	10002b1e 	bne	r2,zero,400ca90 <__subdf3+0x71c>
 400c9e4:	2984b03a 	or	r2,r5,r6
 400c9e8:	10008026 	beq	r2,zero,400cbec <__subdf3+0x878>
 400c9ec:	2807883a 	mov	r3,r5
 400c9f0:	3023883a 	mov	r17,r6
 400c9f4:	3825883a 	mov	r18,r7
 400c9f8:	0401ffc4 	movi	r16,2047
 400c9fc:	003e7e06 	br	400c3f8 <__alt_mem_SRAM+0xfbfec3f8>
 400ca00:	3809883a 	mov	r4,r7
 400ca04:	0011883a 	mov	r8,zero
 400ca08:	0005883a 	mov	r2,zero
 400ca0c:	003ee306 	br	400c59c <__alt_mem_SRAM+0xfbfec59c>
 400ca10:	1c62b03a 	or	r17,r3,r17
 400ca14:	8822c03a 	cmpne	r17,r17,zero
 400ca18:	0005883a 	mov	r2,zero
 400ca1c:	003f8906 	br	400c844 <__alt_mem_SRAM+0xfbfec844>
 400ca20:	3809883a 	mov	r4,r7
 400ca24:	4821883a 	mov	r16,r9
 400ca28:	0011883a 	mov	r8,zero
 400ca2c:	0005883a 	mov	r2,zero
 400ca30:	003eda06 	br	400c59c <__alt_mem_SRAM+0xfbfec59c>
 400ca34:	0101ffc4 	movi	r4,2047
 400ca38:	49003b26 	beq	r9,r4,400cb28 <__subdf3+0x7b4>
 400ca3c:	0085c83a 	sub	r2,zero,r2
 400ca40:	18c02034 	orhi	r3,r3,128
 400ca44:	01000e04 	movi	r4,56
 400ca48:	20806e16 	blt	r4,r2,400cc04 <__subdf3+0x890>
 400ca4c:	010007c4 	movi	r4,31
 400ca50:	20807716 	blt	r4,r2,400cc30 <__subdf3+0x8bc>
 400ca54:	01000804 	movi	r4,32
 400ca58:	2089c83a 	sub	r4,r4,r2
 400ca5c:	1914983a 	sll	r10,r3,r4
 400ca60:	8890d83a 	srl	r8,r17,r2
 400ca64:	8908983a 	sll	r4,r17,r4
 400ca68:	1884d83a 	srl	r2,r3,r2
 400ca6c:	5222b03a 	or	r17,r10,r8
 400ca70:	2006c03a 	cmpne	r3,r4,zero
 400ca74:	88e2b03a 	or	r17,r17,r3
 400ca78:	89a3883a 	add	r17,r17,r6
 400ca7c:	1145883a 	add	r2,r2,r5
 400ca80:	898d803a 	cmpltu	r6,r17,r6
 400ca84:	3087883a 	add	r3,r6,r2
 400ca88:	4821883a 	mov	r16,r9
 400ca8c:	003ed906 	br	400c5f4 <__alt_mem_SRAM+0xfbfec5f4>
 400ca90:	2984b03a 	or	r2,r5,r6
 400ca94:	10004226 	beq	r2,zero,400cba0 <__subdf3+0x82c>
 400ca98:	1808d0fa 	srli	r4,r3,3
 400ca9c:	8822d0fa 	srli	r17,r17,3
 400caa0:	1806977a 	slli	r3,r3,29
 400caa4:	2080022c 	andhi	r2,r4,8
 400caa8:	1c62b03a 	or	r17,r3,r17
 400caac:	10000826 	beq	r2,zero,400cad0 <__subdf3+0x75c>
 400cab0:	2812d0fa 	srli	r9,r5,3
 400cab4:	4880022c 	andhi	r2,r9,8
 400cab8:	1000051e 	bne	r2,zero,400cad0 <__subdf3+0x75c>
 400cabc:	300cd0fa 	srli	r6,r6,3
 400cac0:	2804977a 	slli	r2,r5,29
 400cac4:	4809883a 	mov	r4,r9
 400cac8:	3825883a 	mov	r18,r7
 400cacc:	11a2b03a 	or	r17,r2,r6
 400cad0:	8806d77a 	srli	r3,r17,29
 400cad4:	200890fa 	slli	r4,r4,3
 400cad8:	882290fa 	slli	r17,r17,3
 400cadc:	0401ffc4 	movi	r16,2047
 400cae0:	1906b03a 	or	r3,r3,r4
 400cae4:	003e4406 	br	400c3f8 <__alt_mem_SRAM+0xfbfec3f8>
 400cae8:	2984b03a 	or	r2,r5,r6
 400caec:	103e4226 	beq	r2,zero,400c3f8 <__alt_mem_SRAM+0xfbfec3f8>
 400caf0:	8989c83a 	sub	r4,r17,r6
 400caf4:	8911803a 	cmpltu	r8,r17,r4
 400caf8:	1945c83a 	sub	r2,r3,r5
 400cafc:	1205c83a 	sub	r2,r2,r8
 400cb00:	1200202c 	andhi	r8,r2,128
 400cb04:	403e9a26 	beq	r8,zero,400c570 <__alt_mem_SRAM+0xfbfec570>
 400cb08:	3463c83a 	sub	r17,r6,r17
 400cb0c:	28c5c83a 	sub	r2,r5,r3
 400cb10:	344d803a 	cmpltu	r6,r6,r17
 400cb14:	1187c83a 	sub	r3,r2,r6
 400cb18:	3825883a 	mov	r18,r7
 400cb1c:	003e3606 	br	400c3f8 <__alt_mem_SRAM+0xfbfec3f8>
 400cb20:	0101ffc4 	movi	r4,2047
 400cb24:	493fc71e 	bne	r9,r4,400ca44 <__alt_mem_SRAM+0xfbfeca44>
 400cb28:	2807883a 	mov	r3,r5
 400cb2c:	3023883a 	mov	r17,r6
 400cb30:	4821883a 	mov	r16,r9
 400cb34:	003e3006 	br	400c3f8 <__alt_mem_SRAM+0xfbfec3f8>
 400cb38:	10003626 	beq	r2,zero,400cc14 <__subdf3+0x8a0>
 400cb3c:	2984b03a 	or	r2,r5,r6
 400cb40:	10001726 	beq	r2,zero,400cba0 <__subdf3+0x82c>
 400cb44:	1808d0fa 	srli	r4,r3,3
 400cb48:	8822d0fa 	srli	r17,r17,3
 400cb4c:	1806977a 	slli	r3,r3,29
 400cb50:	2080022c 	andhi	r2,r4,8
 400cb54:	1c62b03a 	or	r17,r3,r17
 400cb58:	10000726 	beq	r2,zero,400cb78 <__subdf3+0x804>
 400cb5c:	2812d0fa 	srli	r9,r5,3
 400cb60:	4880022c 	andhi	r2,r9,8
 400cb64:	1000041e 	bne	r2,zero,400cb78 <__subdf3+0x804>
 400cb68:	300cd0fa 	srli	r6,r6,3
 400cb6c:	2804977a 	slli	r2,r5,29
 400cb70:	4809883a 	mov	r4,r9
 400cb74:	11a2b03a 	or	r17,r2,r6
 400cb78:	8806d77a 	srli	r3,r17,29
 400cb7c:	200890fa 	slli	r4,r4,3
 400cb80:	882290fa 	slli	r17,r17,3
 400cb84:	3825883a 	mov	r18,r7
 400cb88:	1906b03a 	or	r3,r3,r4
 400cb8c:	0401ffc4 	movi	r16,2047
 400cb90:	003e1906 	br	400c3f8 <__alt_mem_SRAM+0xfbfec3f8>
 400cb94:	000b883a 	mov	r5,zero
 400cb98:	0005883a 	mov	r2,zero
 400cb9c:	003e2e06 	br	400c458 <__alt_mem_SRAM+0xfbfec458>
 400cba0:	0401ffc4 	movi	r16,2047
 400cba4:	003e1406 	br	400c3f8 <__alt_mem_SRAM+0xfbfec3f8>
 400cba8:	0005883a 	mov	r2,zero
 400cbac:	003f7506 	br	400c984 <__alt_mem_SRAM+0xfbfec984>
 400cbb0:	0005883a 	mov	r2,zero
 400cbb4:	0009883a 	mov	r4,zero
 400cbb8:	003e7806 	br	400c59c <__alt_mem_SRAM+0xfbfec59c>
 400cbbc:	123ff804 	addi	r8,r2,-32
 400cbc0:	01000804 	movi	r4,32
 400cbc4:	1a10d83a 	srl	r8,r3,r8
 400cbc8:	11002526 	beq	r2,r4,400cc60 <__subdf3+0x8ec>
 400cbcc:	01001004 	movi	r4,64
 400cbd0:	2085c83a 	sub	r2,r4,r2
 400cbd4:	1884983a 	sll	r2,r3,r2
 400cbd8:	1444b03a 	or	r2,r2,r17
 400cbdc:	1004c03a 	cmpne	r2,r2,zero
 400cbe0:	40a2b03a 	or	r17,r8,r2
 400cbe4:	0005883a 	mov	r2,zero
 400cbe8:	003f1606 	br	400c844 <__alt_mem_SRAM+0xfbfec844>
 400cbec:	02000434 	movhi	r8,16
 400cbf0:	0009883a 	mov	r4,zero
 400cbf4:	423fffc4 	addi	r8,r8,-1
 400cbf8:	00bfffc4 	movi	r2,-1
 400cbfc:	0401ffc4 	movi	r16,2047
 400cc00:	003e6606 	br	400c59c <__alt_mem_SRAM+0xfbfec59c>
 400cc04:	1c62b03a 	or	r17,r3,r17
 400cc08:	8822c03a 	cmpne	r17,r17,zero
 400cc0c:	0005883a 	mov	r2,zero
 400cc10:	003f9906 	br	400ca78 <__alt_mem_SRAM+0xfbfeca78>
 400cc14:	2807883a 	mov	r3,r5
 400cc18:	3023883a 	mov	r17,r6
 400cc1c:	0401ffc4 	movi	r16,2047
 400cc20:	003df506 	br	400c3f8 <__alt_mem_SRAM+0xfbfec3f8>
 400cc24:	2807883a 	mov	r3,r5
 400cc28:	3023883a 	mov	r17,r6
 400cc2c:	003df206 	br	400c3f8 <__alt_mem_SRAM+0xfbfec3f8>
 400cc30:	123ff804 	addi	r8,r2,-32
 400cc34:	01000804 	movi	r4,32
 400cc38:	1a10d83a 	srl	r8,r3,r8
 400cc3c:	11000a26 	beq	r2,r4,400cc68 <__subdf3+0x8f4>
 400cc40:	01001004 	movi	r4,64
 400cc44:	2085c83a 	sub	r2,r4,r2
 400cc48:	1884983a 	sll	r2,r3,r2
 400cc4c:	1444b03a 	or	r2,r2,r17
 400cc50:	1004c03a 	cmpne	r2,r2,zero
 400cc54:	40a2b03a 	or	r17,r8,r2
 400cc58:	0005883a 	mov	r2,zero
 400cc5c:	003f8606 	br	400ca78 <__alt_mem_SRAM+0xfbfeca78>
 400cc60:	0005883a 	mov	r2,zero
 400cc64:	003fdc06 	br	400cbd8 <__alt_mem_SRAM+0xfbfecbd8>
 400cc68:	0005883a 	mov	r2,zero
 400cc6c:	003ff706 	br	400cc4c <__alt_mem_SRAM+0xfbfecc4c>

0400cc70 <__fixdfsi>:
 400cc70:	280cd53a 	srli	r6,r5,20
 400cc74:	00c00434 	movhi	r3,16
 400cc78:	18ffffc4 	addi	r3,r3,-1
 400cc7c:	3181ffcc 	andi	r6,r6,2047
 400cc80:	01c0ff84 	movi	r7,1022
 400cc84:	28c6703a 	and	r3,r5,r3
 400cc88:	280ad7fa 	srli	r5,r5,31
 400cc8c:	3980120e 	bge	r7,r6,400ccd8 <__fixdfsi+0x68>
 400cc90:	00810744 	movi	r2,1053
 400cc94:	11800c16 	blt	r2,r6,400ccc8 <__fixdfsi+0x58>
 400cc98:	00810cc4 	movi	r2,1075
 400cc9c:	1185c83a 	sub	r2,r2,r6
 400cca0:	01c007c4 	movi	r7,31
 400cca4:	18c00434 	orhi	r3,r3,16
 400cca8:	38800d16 	blt	r7,r2,400cce0 <__fixdfsi+0x70>
 400ccac:	31befb44 	addi	r6,r6,-1043
 400ccb0:	2084d83a 	srl	r2,r4,r2
 400ccb4:	1986983a 	sll	r3,r3,r6
 400ccb8:	1884b03a 	or	r2,r3,r2
 400ccbc:	28000726 	beq	r5,zero,400ccdc <__fixdfsi+0x6c>
 400ccc0:	0085c83a 	sub	r2,zero,r2
 400ccc4:	f800283a 	ret
 400ccc8:	00a00034 	movhi	r2,32768
 400cccc:	10bfffc4 	addi	r2,r2,-1
 400ccd0:	2885883a 	add	r2,r5,r2
 400ccd4:	f800283a 	ret
 400ccd8:	0005883a 	mov	r2,zero
 400ccdc:	f800283a 	ret
 400cce0:	008104c4 	movi	r2,1043
 400cce4:	1185c83a 	sub	r2,r2,r6
 400cce8:	1884d83a 	srl	r2,r3,r2
 400ccec:	003ff306 	br	400ccbc <__alt_mem_SRAM+0xfbfeccbc>

0400ccf0 <__floatsidf>:
 400ccf0:	defffd04 	addi	sp,sp,-12
 400ccf4:	dfc00215 	stw	ra,8(sp)
 400ccf8:	dc400115 	stw	r17,4(sp)
 400ccfc:	dc000015 	stw	r16,0(sp)
 400cd00:	20002b26 	beq	r4,zero,400cdb0 <__floatsidf+0xc0>
 400cd04:	2023883a 	mov	r17,r4
 400cd08:	2020d7fa 	srli	r16,r4,31
 400cd0c:	20002d16 	blt	r4,zero,400cdc4 <__floatsidf+0xd4>
 400cd10:	8809883a 	mov	r4,r17
 400cd14:	400ce740 	call	400ce74 <__clzsi2>
 400cd18:	01410784 	movi	r5,1054
 400cd1c:	288bc83a 	sub	r5,r5,r2
 400cd20:	01010cc4 	movi	r4,1075
 400cd24:	2149c83a 	sub	r4,r4,r5
 400cd28:	00c007c4 	movi	r3,31
 400cd2c:	1900160e 	bge	r3,r4,400cd88 <__floatsidf+0x98>
 400cd30:	00c104c4 	movi	r3,1043
 400cd34:	1947c83a 	sub	r3,r3,r5
 400cd38:	88c6983a 	sll	r3,r17,r3
 400cd3c:	00800434 	movhi	r2,16
 400cd40:	10bfffc4 	addi	r2,r2,-1
 400cd44:	1886703a 	and	r3,r3,r2
 400cd48:	2941ffcc 	andi	r5,r5,2047
 400cd4c:	800d883a 	mov	r6,r16
 400cd50:	0005883a 	mov	r2,zero
 400cd54:	280a953a 	slli	r5,r5,20
 400cd58:	31803fcc 	andi	r6,r6,255
 400cd5c:	01000434 	movhi	r4,16
 400cd60:	300c97fa 	slli	r6,r6,31
 400cd64:	213fffc4 	addi	r4,r4,-1
 400cd68:	1906703a 	and	r3,r3,r4
 400cd6c:	1946b03a 	or	r3,r3,r5
 400cd70:	1986b03a 	or	r3,r3,r6
 400cd74:	dfc00217 	ldw	ra,8(sp)
 400cd78:	dc400117 	ldw	r17,4(sp)
 400cd7c:	dc000017 	ldw	r16,0(sp)
 400cd80:	dec00304 	addi	sp,sp,12
 400cd84:	f800283a 	ret
 400cd88:	00c002c4 	movi	r3,11
 400cd8c:	1887c83a 	sub	r3,r3,r2
 400cd90:	88c6d83a 	srl	r3,r17,r3
 400cd94:	8904983a 	sll	r2,r17,r4
 400cd98:	01000434 	movhi	r4,16
 400cd9c:	213fffc4 	addi	r4,r4,-1
 400cda0:	2941ffcc 	andi	r5,r5,2047
 400cda4:	1906703a 	and	r3,r3,r4
 400cda8:	800d883a 	mov	r6,r16
 400cdac:	003fe906 	br	400cd54 <__alt_mem_SRAM+0xfbfecd54>
 400cdb0:	000d883a 	mov	r6,zero
 400cdb4:	000b883a 	mov	r5,zero
 400cdb8:	0007883a 	mov	r3,zero
 400cdbc:	0005883a 	mov	r2,zero
 400cdc0:	003fe406 	br	400cd54 <__alt_mem_SRAM+0xfbfecd54>
 400cdc4:	0123c83a 	sub	r17,zero,r4
 400cdc8:	003fd106 	br	400cd10 <__alt_mem_SRAM+0xfbfecd10>

0400cdcc <__floatunsidf>:
 400cdcc:	defffe04 	addi	sp,sp,-8
 400cdd0:	dc000015 	stw	r16,0(sp)
 400cdd4:	dfc00115 	stw	ra,4(sp)
 400cdd8:	2021883a 	mov	r16,r4
 400cddc:	20002226 	beq	r4,zero,400ce68 <__floatunsidf+0x9c>
 400cde0:	400ce740 	call	400ce74 <__clzsi2>
 400cde4:	01010784 	movi	r4,1054
 400cde8:	2089c83a 	sub	r4,r4,r2
 400cdec:	01810cc4 	movi	r6,1075
 400cdf0:	310dc83a 	sub	r6,r6,r4
 400cdf4:	00c007c4 	movi	r3,31
 400cdf8:	1980120e 	bge	r3,r6,400ce44 <__floatunsidf+0x78>
 400cdfc:	00c104c4 	movi	r3,1043
 400ce00:	1907c83a 	sub	r3,r3,r4
 400ce04:	80ca983a 	sll	r5,r16,r3
 400ce08:	00800434 	movhi	r2,16
 400ce0c:	10bfffc4 	addi	r2,r2,-1
 400ce10:	2101ffcc 	andi	r4,r4,2047
 400ce14:	0021883a 	mov	r16,zero
 400ce18:	288a703a 	and	r5,r5,r2
 400ce1c:	2008953a 	slli	r4,r4,20
 400ce20:	00c00434 	movhi	r3,16
 400ce24:	18ffffc4 	addi	r3,r3,-1
 400ce28:	28c6703a 	and	r3,r5,r3
 400ce2c:	8005883a 	mov	r2,r16
 400ce30:	1906b03a 	or	r3,r3,r4
 400ce34:	dfc00117 	ldw	ra,4(sp)
 400ce38:	dc000017 	ldw	r16,0(sp)
 400ce3c:	dec00204 	addi	sp,sp,8
 400ce40:	f800283a 	ret
 400ce44:	00c002c4 	movi	r3,11
 400ce48:	188bc83a 	sub	r5,r3,r2
 400ce4c:	814ad83a 	srl	r5,r16,r5
 400ce50:	00c00434 	movhi	r3,16
 400ce54:	18ffffc4 	addi	r3,r3,-1
 400ce58:	81a0983a 	sll	r16,r16,r6
 400ce5c:	2101ffcc 	andi	r4,r4,2047
 400ce60:	28ca703a 	and	r5,r5,r3
 400ce64:	003fed06 	br	400ce1c <__alt_mem_SRAM+0xfbfece1c>
 400ce68:	0009883a 	mov	r4,zero
 400ce6c:	000b883a 	mov	r5,zero
 400ce70:	003fea06 	br	400ce1c <__alt_mem_SRAM+0xfbfece1c>

0400ce74 <__clzsi2>:
 400ce74:	00bfffd4 	movui	r2,65535
 400ce78:	11000536 	bltu	r2,r4,400ce90 <__clzsi2+0x1c>
 400ce7c:	00803fc4 	movi	r2,255
 400ce80:	11000f36 	bltu	r2,r4,400cec0 <__clzsi2+0x4c>
 400ce84:	00800804 	movi	r2,32
 400ce88:	0007883a 	mov	r3,zero
 400ce8c:	00000506 	br	400cea4 <__clzsi2+0x30>
 400ce90:	00804034 	movhi	r2,256
 400ce94:	10bfffc4 	addi	r2,r2,-1
 400ce98:	11000c2e 	bgeu	r2,r4,400cecc <__clzsi2+0x58>
 400ce9c:	00800204 	movi	r2,8
 400cea0:	00c00604 	movi	r3,24
 400cea4:	20c8d83a 	srl	r4,r4,r3
 400cea8:	00c10074 	movhi	r3,1025
 400ceac:	18c35504 	addi	r3,r3,3412
 400ceb0:	1909883a 	add	r4,r3,r4
 400ceb4:	20c00003 	ldbu	r3,0(r4)
 400ceb8:	10c5c83a 	sub	r2,r2,r3
 400cebc:	f800283a 	ret
 400cec0:	00800604 	movi	r2,24
 400cec4:	00c00204 	movi	r3,8
 400cec8:	003ff606 	br	400cea4 <__alt_mem_SRAM+0xfbfecea4>
 400cecc:	00800404 	movi	r2,16
 400ced0:	1007883a 	mov	r3,r2
 400ced4:	003ff306 	br	400cea4 <__alt_mem_SRAM+0xfbfecea4>

0400ced8 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
 400ced8:	defffe04 	addi	sp,sp,-8
 400cedc:	dfc00115 	stw	ra,4(sp)
 400cee0:	df000015 	stw	fp,0(sp)
 400cee4:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
 400cee8:	d0a00b17 	ldw	r2,-32724(gp)
 400ceec:	10000326 	beq	r2,zero,400cefc <alt_get_errno+0x24>
 400cef0:	d0a00b17 	ldw	r2,-32724(gp)
 400cef4:	103ee83a 	callr	r2
 400cef8:	00000106 	br	400cf00 <alt_get_errno+0x28>
 400cefc:	d0a70604 	addi	r2,gp,-25576
}
 400cf00:	e037883a 	mov	sp,fp
 400cf04:	dfc00117 	ldw	ra,4(sp)
 400cf08:	df000017 	ldw	fp,0(sp)
 400cf0c:	dec00204 	addi	sp,sp,8
 400cf10:	f800283a 	ret

0400cf14 <close>:
 *
 * ALT_CLOSE is mapped onto the close() system call in alt_syscall.h
 */
 
int ALT_CLOSE (int fildes)
{
 400cf14:	defffb04 	addi	sp,sp,-20
 400cf18:	dfc00415 	stw	ra,16(sp)
 400cf1c:	df000315 	stw	fp,12(sp)
 400cf20:	df000304 	addi	fp,sp,12
 400cf24:	e13fff15 	stw	r4,-4(fp)
   * A common error case is that when the file descriptor was created, the call
   * to open() failed resulting in a negative file descriptor. This is trapped
   * below so that we don't try and process an invalid file descriptor.
   */

  fd = (fildes < 0) ? NULL : &alt_fd_list[fildes];
 400cf28:	e0bfff17 	ldw	r2,-4(fp)
 400cf2c:	10000616 	blt	r2,zero,400cf48 <close+0x34>
 400cf30:	e0bfff17 	ldw	r2,-4(fp)
 400cf34:	10c00324 	muli	r3,r2,12
 400cf38:	00810074 	movhi	r2,1025
 400cf3c:	1085f904 	addi	r2,r2,6116
 400cf40:	1885883a 	add	r2,r3,r2
 400cf44:	00000106 	br	400cf4c <close+0x38>
 400cf48:	0005883a 	mov	r2,zero
 400cf4c:	e0bffd15 	stw	r2,-12(fp)

  if (fd)
 400cf50:	e0bffd17 	ldw	r2,-12(fp)
 400cf54:	10001926 	beq	r2,zero,400cfbc <close+0xa8>
    /*
     * If the associated file system/device has a close function, call it so 
     * that any necessary cleanup code can run.
     */

    rval = (fd->dev->close) ? fd->dev->close(fd) : 0;
 400cf58:	e0bffd17 	ldw	r2,-12(fp)
 400cf5c:	10800017 	ldw	r2,0(r2)
 400cf60:	10800417 	ldw	r2,16(r2)
 400cf64:	10000626 	beq	r2,zero,400cf80 <close+0x6c>
 400cf68:	e0bffd17 	ldw	r2,-12(fp)
 400cf6c:	10800017 	ldw	r2,0(r2)
 400cf70:	10800417 	ldw	r2,16(r2)
 400cf74:	e13ffd17 	ldw	r4,-12(fp)
 400cf78:	103ee83a 	callr	r2
 400cf7c:	00000106 	br	400cf84 <close+0x70>
 400cf80:	0005883a 	mov	r2,zero
 400cf84:	e0bffe15 	stw	r2,-8(fp)

    /* Free the file descriptor structure and return. */

    alt_release_fd (fildes);
 400cf88:	e13fff17 	ldw	r4,-4(fp)
 400cf8c:	400d8740 	call	400d874 <alt_release_fd>
    if (rval < 0)
 400cf90:	e0bffe17 	ldw	r2,-8(fp)
 400cf94:	1000070e 	bge	r2,zero,400cfb4 <close+0xa0>
    {
      ALT_ERRNO = -rval;
 400cf98:	400ced80 	call	400ced8 <alt_get_errno>
 400cf9c:	1007883a 	mov	r3,r2
 400cfa0:	e0bffe17 	ldw	r2,-8(fp)
 400cfa4:	0085c83a 	sub	r2,zero,r2
 400cfa8:	18800015 	stw	r2,0(r3)
      return -1;
 400cfac:	00bfffc4 	movi	r2,-1
 400cfb0:	00000706 	br	400cfd0 <close+0xbc>
    }
    return 0;
 400cfb4:	0005883a 	mov	r2,zero
 400cfb8:	00000506 	br	400cfd0 <close+0xbc>
  }
  else
  {
    ALT_ERRNO = EBADFD;
 400cfbc:	400ced80 	call	400ced8 <alt_get_errno>
 400cfc0:	1007883a 	mov	r3,r2
 400cfc4:	00801444 	movi	r2,81
 400cfc8:	18800015 	stw	r2,0(r3)
    return -1;
 400cfcc:	00bfffc4 	movi	r2,-1
  }
}
 400cfd0:	e037883a 	mov	sp,fp
 400cfd4:	dfc00117 	ldw	ra,4(sp)
 400cfd8:	df000017 	ldw	fp,0(sp)
 400cfdc:	dec00204 	addi	sp,sp,8
 400cfe0:	f800283a 	ret

0400cfe4 <alt_dev_null_write>:
 * by the alt_dev_null device. It simple discards all data passed to it, and
 * indicates that the data has been successfully transmitted.
 */

static int alt_dev_null_write (alt_fd* fd, const char* ptr, int len)
{
 400cfe4:	defffc04 	addi	sp,sp,-16
 400cfe8:	df000315 	stw	fp,12(sp)
 400cfec:	df000304 	addi	fp,sp,12
 400cff0:	e13ffd15 	stw	r4,-12(fp)
 400cff4:	e17ffe15 	stw	r5,-8(fp)
 400cff8:	e1bfff15 	stw	r6,-4(fp)
  return len;
 400cffc:	e0bfff17 	ldw	r2,-4(fp)
}
 400d000:	e037883a 	mov	sp,fp
 400d004:	df000017 	ldw	fp,0(sp)
 400d008:	dec00104 	addi	sp,sp,4
 400d00c:	f800283a 	ret

0400d010 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
 400d010:	defffe04 	addi	sp,sp,-8
 400d014:	dfc00115 	stw	ra,4(sp)
 400d018:	df000015 	stw	fp,0(sp)
 400d01c:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
 400d020:	d0a00b17 	ldw	r2,-32724(gp)
 400d024:	10000326 	beq	r2,zero,400d034 <alt_get_errno+0x24>
 400d028:	d0a00b17 	ldw	r2,-32724(gp)
 400d02c:	103ee83a 	callr	r2
 400d030:	00000106 	br	400d038 <alt_get_errno+0x28>
 400d034:	d0a70604 	addi	r2,gp,-25576
}
 400d038:	e037883a 	mov	sp,fp
 400d03c:	dfc00117 	ldw	ra,4(sp)
 400d040:	df000017 	ldw	fp,0(sp)
 400d044:	dec00204 	addi	sp,sp,8
 400d048:	f800283a 	ret

0400d04c <fstat>:
}

#else /* !ALT_USE_DIRECT_DRIVERS */

int ALT_FSTAT (int file, struct stat *st)
{
 400d04c:	defffb04 	addi	sp,sp,-20
 400d050:	dfc00415 	stw	ra,16(sp)
 400d054:	df000315 	stw	fp,12(sp)
 400d058:	df000304 	addi	fp,sp,12
 400d05c:	e13ffe15 	stw	r4,-8(fp)
 400d060:	e17fff15 	stw	r5,-4(fp)
   * A common error case is that when the file descriptor was created, the call
   * to open() failed resulting in a negative file descriptor. This is trapped
   * below so that we don't try and process an invalid file descriptor.
   */

  fd = (file < 0) ? NULL : &alt_fd_list[file];
 400d064:	e0bffe17 	ldw	r2,-8(fp)
 400d068:	10000616 	blt	r2,zero,400d084 <fstat+0x38>
 400d06c:	e0bffe17 	ldw	r2,-8(fp)
 400d070:	10c00324 	muli	r3,r2,12
 400d074:	00810074 	movhi	r2,1025
 400d078:	1085f904 	addi	r2,r2,6116
 400d07c:	1885883a 	add	r2,r3,r2
 400d080:	00000106 	br	400d088 <fstat+0x3c>
 400d084:	0005883a 	mov	r2,zero
 400d088:	e0bffd15 	stw	r2,-12(fp)
  
  if (fd)
 400d08c:	e0bffd17 	ldw	r2,-12(fp)
 400d090:	10001026 	beq	r2,zero,400d0d4 <fstat+0x88>
  {
    /* Call the drivers fstat() function to fill out the "st" structure. */

    if (fd->dev->fstat)
 400d094:	e0bffd17 	ldw	r2,-12(fp)
 400d098:	10800017 	ldw	r2,0(r2)
 400d09c:	10800817 	ldw	r2,32(r2)
 400d0a0:	10000726 	beq	r2,zero,400d0c0 <fstat+0x74>
    {
      return fd->dev->fstat(fd, st);
 400d0a4:	e0bffd17 	ldw	r2,-12(fp)
 400d0a8:	10800017 	ldw	r2,0(r2)
 400d0ac:	10800817 	ldw	r2,32(r2)
 400d0b0:	e17fff17 	ldw	r5,-4(fp)
 400d0b4:	e13ffd17 	ldw	r4,-12(fp)
 400d0b8:	103ee83a 	callr	r2
 400d0bc:	00000a06 	br	400d0e8 <fstat+0x9c>
     * device.
     */
 
    else
    {
      st->st_mode = _IFCHR;
 400d0c0:	e0bfff17 	ldw	r2,-4(fp)
 400d0c4:	00c80004 	movi	r3,8192
 400d0c8:	10c00115 	stw	r3,4(r2)
      return 0;
 400d0cc:	0005883a 	mov	r2,zero
 400d0d0:	00000506 	br	400d0e8 <fstat+0x9c>
    }
  }
  else
  {
    ALT_ERRNO = EBADFD;
 400d0d4:	400d0100 	call	400d010 <alt_get_errno>
 400d0d8:	1007883a 	mov	r3,r2
 400d0dc:	00801444 	movi	r2,81
 400d0e0:	18800015 	stw	r2,0(r3)
    return -1;
 400d0e4:	00bfffc4 	movi	r2,-1
  }
}
 400d0e8:	e037883a 	mov	sp,fp
 400d0ec:	dfc00117 	ldw	ra,4(sp)
 400d0f0:	df000017 	ldw	fp,0(sp)
 400d0f4:	dec00204 	addi	sp,sp,8
 400d0f8:	f800283a 	ret

0400d0fc <alt_ic_isr_register>:
  * @param irq              IRQ number
  * @return                 0 if successful, else error (-1)
  */
int alt_ic_isr_register(alt_u32 ic_id, alt_u32 irq, alt_isr_func isr, 
  void *isr_context, void *flags)
{
 400d0fc:	defff904 	addi	sp,sp,-28
 400d100:	dfc00615 	stw	ra,24(sp)
 400d104:	df000515 	stw	fp,20(sp)
 400d108:	df000504 	addi	fp,sp,20
 400d10c:	e13ffc15 	stw	r4,-16(fp)
 400d110:	e17ffd15 	stw	r5,-12(fp)
 400d114:	e1bffe15 	stw	r6,-8(fp)
 400d118:	e1ffff15 	stw	r7,-4(fp)
    return alt_iic_isr_register(ic_id, irq, isr, isr_context, flags);
 400d11c:	e0800217 	ldw	r2,8(fp)
 400d120:	d8800015 	stw	r2,0(sp)
 400d124:	e1ffff17 	ldw	r7,-4(fp)
 400d128:	e1bffe17 	ldw	r6,-8(fp)
 400d12c:	e17ffd17 	ldw	r5,-12(fp)
 400d130:	e13ffc17 	ldw	r4,-16(fp)
 400d134:	400d2ac0 	call	400d2ac <alt_iic_isr_register>
}  
 400d138:	e037883a 	mov	sp,fp
 400d13c:	dfc00117 	ldw	ra,4(sp)
 400d140:	df000017 	ldw	fp,0(sp)
 400d144:	dec00204 	addi	sp,sp,8
 400d148:	f800283a 	ret

0400d14c <alt_ic_irq_enable>:
  * @param ic_id            Ignored.
  * @param irq              IRQ number
  * @return                 0 if successful, else error (-1)
  */
int alt_ic_irq_enable (alt_u32 ic_id, alt_u32 irq)
{
 400d14c:	defff904 	addi	sp,sp,-28
 400d150:	df000615 	stw	fp,24(sp)
 400d154:	df000604 	addi	fp,sp,24
 400d158:	e13ffe15 	stw	r4,-8(fp)
 400d15c:	e17fff15 	stw	r5,-4(fp)
 400d160:	e0bfff17 	ldw	r2,-4(fp)
 400d164:	e0bffa15 	stw	r2,-24(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
 400d168:	0005303a 	rdctl	r2,status
 400d16c:	e0bffb15 	stw	r2,-20(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
 400d170:	e0fffb17 	ldw	r3,-20(fp)
 400d174:	00bfff84 	movi	r2,-2
 400d178:	1884703a 	and	r2,r3,r2
 400d17c:	1001703a 	wrctl	status,r2
  
  return context;
 400d180:	e0bffb17 	ldw	r2,-20(fp)
static ALT_INLINE int ALT_ALWAYS_INLINE alt_irq_enable (alt_u32 id)
{
  alt_irq_context  status;
  extern volatile alt_u32 alt_irq_active;

  status = alt_irq_disable_all ();
 400d184:	e0bffc15 	stw	r2,-16(fp)

  alt_irq_active |= (1 << id);
 400d188:	00c00044 	movi	r3,1
 400d18c:	e0bffa17 	ldw	r2,-24(fp)
 400d190:	1884983a 	sll	r2,r3,r2
 400d194:	1007883a 	mov	r3,r2
 400d198:	d0a70717 	ldw	r2,-25572(gp)
 400d19c:	1884b03a 	or	r2,r3,r2
 400d1a0:	d0a70715 	stw	r2,-25572(gp)
  NIOS2_WRITE_IENABLE (alt_irq_active);
 400d1a4:	d0a70717 	ldw	r2,-25572(gp)
 400d1a8:	100170fa 	wrctl	ienable,r2
 400d1ac:	e0bffc17 	ldw	r2,-16(fp)
 400d1b0:	e0bffd15 	stw	r2,-12(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
 400d1b4:	e0bffd17 	ldw	r2,-12(fp)
 400d1b8:	1001703a 	wrctl	status,r2

  alt_irq_enable_all(status);

  return 0;
 400d1bc:	0005883a 	mov	r2,zero
    return alt_irq_enable(irq);
 400d1c0:	0001883a 	nop
}
 400d1c4:	e037883a 	mov	sp,fp
 400d1c8:	df000017 	ldw	fp,0(sp)
 400d1cc:	dec00104 	addi	sp,sp,4
 400d1d0:	f800283a 	ret

0400d1d4 <alt_ic_irq_disable>:
  * @param ic_id            Ignored.
  * @param irq              IRQ number
  * @return                 0 if successful, else error (-1)
  */
int alt_ic_irq_disable(alt_u32 ic_id, alt_u32 irq)
{
 400d1d4:	defff904 	addi	sp,sp,-28
 400d1d8:	df000615 	stw	fp,24(sp)
 400d1dc:	df000604 	addi	fp,sp,24
 400d1e0:	e13ffe15 	stw	r4,-8(fp)
 400d1e4:	e17fff15 	stw	r5,-4(fp)
 400d1e8:	e0bfff17 	ldw	r2,-4(fp)
 400d1ec:	e0bffa15 	stw	r2,-24(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
 400d1f0:	0005303a 	rdctl	r2,status
 400d1f4:	e0bffb15 	stw	r2,-20(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
 400d1f8:	e0fffb17 	ldw	r3,-20(fp)
 400d1fc:	00bfff84 	movi	r2,-2
 400d200:	1884703a 	and	r2,r3,r2
 400d204:	1001703a 	wrctl	status,r2
  
  return context;
 400d208:	e0bffb17 	ldw	r2,-20(fp)
static ALT_INLINE int ALT_ALWAYS_INLINE alt_irq_disable (alt_u32 id)
{
  alt_irq_context  status;
  extern volatile alt_u32 alt_irq_active;

  status = alt_irq_disable_all ();
 400d20c:	e0bffc15 	stw	r2,-16(fp)

  alt_irq_active &= ~(1 << id);
 400d210:	00c00044 	movi	r3,1
 400d214:	e0bffa17 	ldw	r2,-24(fp)
 400d218:	1884983a 	sll	r2,r3,r2
 400d21c:	0084303a 	nor	r2,zero,r2
 400d220:	1007883a 	mov	r3,r2
 400d224:	d0a70717 	ldw	r2,-25572(gp)
 400d228:	1884703a 	and	r2,r3,r2
 400d22c:	d0a70715 	stw	r2,-25572(gp)
  NIOS2_WRITE_IENABLE (alt_irq_active);
 400d230:	d0a70717 	ldw	r2,-25572(gp)
 400d234:	100170fa 	wrctl	ienable,r2
 400d238:	e0bffc17 	ldw	r2,-16(fp)
 400d23c:	e0bffd15 	stw	r2,-12(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
 400d240:	e0bffd17 	ldw	r2,-12(fp)
 400d244:	1001703a 	wrctl	status,r2

  alt_irq_enable_all(status);

  return 0;
 400d248:	0005883a 	mov	r2,zero
    return alt_irq_disable(irq);
 400d24c:	0001883a 	nop
}
 400d250:	e037883a 	mov	sp,fp
 400d254:	df000017 	ldw	fp,0(sp)
 400d258:	dec00104 	addi	sp,sp,4
 400d25c:	f800283a 	ret

0400d260 <alt_ic_irq_enabled>:
  * @param irq              IRQ number
  * @return                 Zero if corresponding interrupt is disabled and
  *                         non-zero otherwise.
  */
alt_u32 alt_ic_irq_enabled(alt_u32 ic_id, alt_u32 irq)
{
 400d260:	defffc04 	addi	sp,sp,-16
 400d264:	df000315 	stw	fp,12(sp)
 400d268:	df000304 	addi	fp,sp,12
 400d26c:	e13ffe15 	stw	r4,-8(fp)
 400d270:	e17fff15 	stw	r5,-4(fp)
    alt_u32 irq_enabled;

    NIOS2_READ_IENABLE(irq_enabled);
 400d274:	000530fa 	rdctl	r2,ienable
 400d278:	e0bffd15 	stw	r2,-12(fp)

    return (irq_enabled & (1 << irq)) ? 1: 0;
 400d27c:	00c00044 	movi	r3,1
 400d280:	e0bfff17 	ldw	r2,-4(fp)
 400d284:	1884983a 	sll	r2,r3,r2
 400d288:	1007883a 	mov	r3,r2
 400d28c:	e0bffd17 	ldw	r2,-12(fp)
 400d290:	1884703a 	and	r2,r3,r2
 400d294:	1004c03a 	cmpne	r2,r2,zero
 400d298:	10803fcc 	andi	r2,r2,255
}
 400d29c:	e037883a 	mov	sp,fp
 400d2a0:	df000017 	ldw	fp,0(sp)
 400d2a4:	dec00104 	addi	sp,sp,4
 400d2a8:	f800283a 	ret

0400d2ac <alt_iic_isr_register>:
  * @param flags            
  * @return                 0 if successful, else error (-1)
  */
int alt_iic_isr_register(alt_u32 ic_id, alt_u32 irq, alt_isr_func isr, 
  void *isr_context, void *flags)
{
 400d2ac:	defff504 	addi	sp,sp,-44
 400d2b0:	dfc00a15 	stw	ra,40(sp)
 400d2b4:	df000915 	stw	fp,36(sp)
 400d2b8:	df000904 	addi	fp,sp,36
 400d2bc:	e13ffc15 	stw	r4,-16(fp)
 400d2c0:	e17ffd15 	stw	r5,-12(fp)
 400d2c4:	e1bffe15 	stw	r6,-8(fp)
 400d2c8:	e1ffff15 	stw	r7,-4(fp)
  int rc = -EINVAL;  
 400d2cc:	00bffa84 	movi	r2,-22
 400d2d0:	e0bff715 	stw	r2,-36(fp)
  int id = irq;             /* IRQ interpreted as the interrupt ID. */
 400d2d4:	e0bffd17 	ldw	r2,-12(fp)
 400d2d8:	e0bff815 	stw	r2,-32(fp)
  alt_irq_context status;

  if (id < ALT_NIRQ)
 400d2dc:	e0bff817 	ldw	r2,-32(fp)
 400d2e0:	10800808 	cmpgei	r2,r2,32
 400d2e4:	1000271e 	bne	r2,zero,400d384 <alt_iic_isr_register+0xd8>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
 400d2e8:	0005303a 	rdctl	r2,status
 400d2ec:	e0bffb15 	stw	r2,-20(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
 400d2f0:	e0fffb17 	ldw	r3,-20(fp)
 400d2f4:	00bfff84 	movi	r2,-2
 400d2f8:	1884703a 	and	r2,r3,r2
 400d2fc:	1001703a 	wrctl	status,r2
  
  return context;
 400d300:	e0bffb17 	ldw	r2,-20(fp)
     * interrupts are disabled while the handler tables are updated to ensure
     * that an interrupt doesn't occur while the tables are in an inconsistant
     * state.
     */

    status = alt_irq_disable_all();
 400d304:	e0bffa15 	stw	r2,-24(fp)

    alt_irq[id].handler = isr;
 400d308:	00810074 	movhi	r2,1025
 400d30c:	1091b504 	addi	r2,r2,18132
 400d310:	e0fff817 	ldw	r3,-32(fp)
 400d314:	180690fa 	slli	r3,r3,3
 400d318:	10c5883a 	add	r2,r2,r3
 400d31c:	e0fffe17 	ldw	r3,-8(fp)
 400d320:	10c00015 	stw	r3,0(r2)
    alt_irq[id].context = isr_context;
 400d324:	00810074 	movhi	r2,1025
 400d328:	1091b504 	addi	r2,r2,18132
 400d32c:	e0fff817 	ldw	r3,-32(fp)
 400d330:	180690fa 	slli	r3,r3,3
 400d334:	10c5883a 	add	r2,r2,r3
 400d338:	10800104 	addi	r2,r2,4
 400d33c:	e0ffff17 	ldw	r3,-4(fp)
 400d340:	10c00015 	stw	r3,0(r2)

    rc = (isr) ? alt_ic_irq_enable(ic_id, id) : alt_ic_irq_disable(ic_id, id);
 400d344:	e0bffe17 	ldw	r2,-8(fp)
 400d348:	10000526 	beq	r2,zero,400d360 <alt_iic_isr_register+0xb4>
 400d34c:	e0bff817 	ldw	r2,-32(fp)
 400d350:	100b883a 	mov	r5,r2
 400d354:	e13ffc17 	ldw	r4,-16(fp)
 400d358:	400d14c0 	call	400d14c <alt_ic_irq_enable>
 400d35c:	00000406 	br	400d370 <alt_iic_isr_register+0xc4>
 400d360:	e0bff817 	ldw	r2,-32(fp)
 400d364:	100b883a 	mov	r5,r2
 400d368:	e13ffc17 	ldw	r4,-16(fp)
 400d36c:	400d1d40 	call	400d1d4 <alt_ic_irq_disable>
 400d370:	e0bff715 	stw	r2,-36(fp)
 400d374:	e0bffa17 	ldw	r2,-24(fp)
 400d378:	e0bff915 	stw	r2,-28(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
 400d37c:	e0bff917 	ldw	r2,-28(fp)
 400d380:	1001703a 	wrctl	status,r2

    alt_irq_enable_all(status);
  }

  return rc; 
 400d384:	e0bff717 	ldw	r2,-36(fp)
}
 400d388:	e037883a 	mov	sp,fp
 400d38c:	dfc00117 	ldw	ra,4(sp)
 400d390:	df000017 	ldw	fp,0(sp)
 400d394:	dec00204 	addi	sp,sp,8
 400d398:	f800283a 	ret

0400d39c <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
 400d39c:	defffe04 	addi	sp,sp,-8
 400d3a0:	dfc00115 	stw	ra,4(sp)
 400d3a4:	df000015 	stw	fp,0(sp)
 400d3a8:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
 400d3ac:	d0a00b17 	ldw	r2,-32724(gp)
 400d3b0:	10000326 	beq	r2,zero,400d3c0 <alt_get_errno+0x24>
 400d3b4:	d0a00b17 	ldw	r2,-32724(gp)
 400d3b8:	103ee83a 	callr	r2
 400d3bc:	00000106 	br	400d3c4 <alt_get_errno+0x28>
 400d3c0:	d0a70604 	addi	r2,gp,-25576
}
 400d3c4:	e037883a 	mov	sp,fp
 400d3c8:	dfc00117 	ldw	ra,4(sp)
 400d3cc:	df000017 	ldw	fp,0(sp)
 400d3d0:	dec00204 	addi	sp,sp,8
 400d3d4:	f800283a 	ret

0400d3d8 <isatty>:
 *
 * ALT_ISATTY is mapped onto the isatty() system call in alt_syscall.h
 */
 
int ALT_ISATTY (int file)
{
 400d3d8:	deffed04 	addi	sp,sp,-76
 400d3dc:	dfc01215 	stw	ra,72(sp)
 400d3e0:	df001115 	stw	fp,68(sp)
 400d3e4:	df001104 	addi	fp,sp,68
 400d3e8:	e13fff15 	stw	r4,-4(fp)
   * A common error case is that when the file descriptor was created, the call
   * to open() failed resulting in a negative file descriptor. This is trapped
   * below so that we don't try and process an invalid file descriptor.
   */

  fd = (file < 0) ? NULL : &alt_fd_list[file];
 400d3ec:	e0bfff17 	ldw	r2,-4(fp)
 400d3f0:	10000616 	blt	r2,zero,400d40c <isatty+0x34>
 400d3f4:	e0bfff17 	ldw	r2,-4(fp)
 400d3f8:	10c00324 	muli	r3,r2,12
 400d3fc:	00810074 	movhi	r2,1025
 400d400:	1085f904 	addi	r2,r2,6116
 400d404:	1885883a 	add	r2,r3,r2
 400d408:	00000106 	br	400d410 <isatty+0x38>
 400d40c:	0005883a 	mov	r2,zero
 400d410:	e0bfef15 	stw	r2,-68(fp)
  
  if (fd)
 400d414:	e0bfef17 	ldw	r2,-68(fp)
 400d418:	10000e26 	beq	r2,zero,400d454 <isatty+0x7c>
    /*
     * If a device driver does not provide an fstat() function, then it is 
     * treated as a terminal device by default.
     */

    if (!fd->dev->fstat)
 400d41c:	e0bfef17 	ldw	r2,-68(fp)
 400d420:	10800017 	ldw	r2,0(r2)
 400d424:	10800817 	ldw	r2,32(r2)
 400d428:	1000021e 	bne	r2,zero,400d434 <isatty+0x5c>
    {
      return 1;
 400d42c:	00800044 	movi	r2,1
 400d430:	00000d06 	br	400d468 <isatty+0x90>
     * this is called so that the device can identify itself.
     */ 

    else
    {
      fstat (file, &stat);
 400d434:	e0bff004 	addi	r2,fp,-64
 400d438:	100b883a 	mov	r5,r2
 400d43c:	e13fff17 	ldw	r4,-4(fp)
 400d440:	400d04c0 	call	400d04c <fstat>
      return (stat.st_mode == _IFCHR) ? 1 : 0;
 400d444:	e0bff117 	ldw	r2,-60(fp)
 400d448:	10880020 	cmpeqi	r2,r2,8192
 400d44c:	10803fcc 	andi	r2,r2,255
 400d450:	00000506 	br	400d468 <isatty+0x90>
    }
  }
  else
  {
    ALT_ERRNO = EBADFD;
 400d454:	400d39c0 	call	400d39c <alt_get_errno>
 400d458:	1007883a 	mov	r3,r2
 400d45c:	00801444 	movi	r2,81
 400d460:	18800015 	stw	r2,0(r3)
    return 0;
 400d464:	0005883a 	mov	r2,zero
  }
}
 400d468:	e037883a 	mov	sp,fp
 400d46c:	dfc00117 	ldw	ra,4(sp)
 400d470:	df000017 	ldw	fp,0(sp)
 400d474:	dec00204 	addi	sp,sp,8
 400d478:	f800283a 	ret

0400d47c <alt_load_section>:
 */

static void ALT_INLINE alt_load_section (alt_u32* from, 
                                         alt_u32* to, 
                                         alt_u32* end)
{
 400d47c:	defffc04 	addi	sp,sp,-16
 400d480:	df000315 	stw	fp,12(sp)
 400d484:	df000304 	addi	fp,sp,12
 400d488:	e13ffd15 	stw	r4,-12(fp)
 400d48c:	e17ffe15 	stw	r5,-8(fp)
 400d490:	e1bfff15 	stw	r6,-4(fp)
  if (to != from)
 400d494:	e0fffe17 	ldw	r3,-8(fp)
 400d498:	e0bffd17 	ldw	r2,-12(fp)
 400d49c:	18800c26 	beq	r3,r2,400d4d0 <alt_load_section+0x54>
  {
    while( to != end )
 400d4a0:	00000806 	br	400d4c4 <alt_load_section+0x48>
    {
      *to++ = *from++;
 400d4a4:	e0bffe17 	ldw	r2,-8(fp)
 400d4a8:	10c00104 	addi	r3,r2,4
 400d4ac:	e0fffe15 	stw	r3,-8(fp)
 400d4b0:	e0fffd17 	ldw	r3,-12(fp)
 400d4b4:	19000104 	addi	r4,r3,4
 400d4b8:	e13ffd15 	stw	r4,-12(fp)
 400d4bc:	18c00017 	ldw	r3,0(r3)
 400d4c0:	10c00015 	stw	r3,0(r2)
                                         alt_u32* to, 
                                         alt_u32* end)
{
  if (to != from)
  {
    while( to != end )
 400d4c4:	e0fffe17 	ldw	r3,-8(fp)
 400d4c8:	e0bfff17 	ldw	r2,-4(fp)
 400d4cc:	18bff51e 	bne	r3,r2,400d4a4 <__alt_mem_SRAM+0xfbfed4a4>
    {
      *to++ = *from++;
    }
  }
}
 400d4d0:	0001883a 	nop
 400d4d4:	e037883a 	mov	sp,fp
 400d4d8:	df000017 	ldw	fp,0(sp)
 400d4dc:	dec00104 	addi	sp,sp,4
 400d4e0:	f800283a 	ret

0400d4e4 <alt_load>:
 * there is no bootloader, so this application is responsible for loading to
 * RAM any sections that are required.
 */  

void alt_load (void)
{
 400d4e4:	defffe04 	addi	sp,sp,-8
 400d4e8:	dfc00115 	stw	ra,4(sp)
 400d4ec:	df000015 	stw	fp,0(sp)
 400d4f0:	d839883a 	mov	fp,sp
  /* 
   * Copy the .rwdata section. 
   */

  alt_load_section (&__flash_rwdata_start, 
 400d4f4:	01810074 	movhi	r6,1025
 400d4f8:	318aa804 	addi	r6,r6,10912
 400d4fc:	01410074 	movhi	r5,1025
 400d500:	2943bc04 	addi	r5,r5,3824
 400d504:	01010074 	movhi	r4,1025
 400d508:	210aa804 	addi	r4,r4,10912
 400d50c:	400d47c0 	call	400d47c <alt_load_section>

  /*
   * Copy the exception handler.
   */

  alt_load_section (&__flash_exceptions_start, 
 400d510:	01810034 	movhi	r6,1024
 400d514:	31809104 	addi	r6,r6,580
 400d518:	01410034 	movhi	r5,1024
 400d51c:	29400804 	addi	r5,r5,32
 400d520:	01010034 	movhi	r4,1024
 400d524:	21000804 	addi	r4,r4,32
 400d528:	400d47c0 	call	400d47c <alt_load_section>

  /*
   * Copy the .rodata section.
   */

  alt_load_section (&__flash_rodata_start, 
 400d52c:	01810074 	movhi	r6,1025
 400d530:	3183bc04 	addi	r6,r6,3824
 400d534:	01410074 	movhi	r5,1025
 400d538:	2942ac04 	addi	r5,r5,2736
 400d53c:	01010074 	movhi	r4,1025
 400d540:	2102ac04 	addi	r4,r4,2736
 400d544:	400d47c0 	call	400d47c <alt_load_section>
  
  /*
   * Now ensure that the caches are in synch.
   */
  
  alt_dcache_flush_all();
 400d548:	400fc3c0 	call	400fc3c <alt_dcache_flush_all>
  alt_icache_flush_all();
 400d54c:	400feb40 	call	400feb4 <alt_icache_flush_all>
}
 400d550:	0001883a 	nop
 400d554:	e037883a 	mov	sp,fp
 400d558:	dfc00117 	ldw	ra,4(sp)
 400d55c:	df000017 	ldw	fp,0(sp)
 400d560:	dec00204 	addi	sp,sp,8
 400d564:	f800283a 	ret

0400d568 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
 400d568:	defffe04 	addi	sp,sp,-8
 400d56c:	dfc00115 	stw	ra,4(sp)
 400d570:	df000015 	stw	fp,0(sp)
 400d574:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
 400d578:	d0a00b17 	ldw	r2,-32724(gp)
 400d57c:	10000326 	beq	r2,zero,400d58c <alt_get_errno+0x24>
 400d580:	d0a00b17 	ldw	r2,-32724(gp)
 400d584:	103ee83a 	callr	r2
 400d588:	00000106 	br	400d590 <alt_get_errno+0x28>
 400d58c:	d0a70604 	addi	r2,gp,-25576
}
 400d590:	e037883a 	mov	sp,fp
 400d594:	dfc00117 	ldw	ra,4(sp)
 400d598:	df000017 	ldw	fp,0(sp)
 400d59c:	dec00204 	addi	sp,sp,8
 400d5a0:	f800283a 	ret

0400d5a4 <lseek>:
 * ALT_LSEEK is mapped onto the lseek() system call in alt_syscall.h
 *
 */

off_t ALT_LSEEK (int file, off_t ptr, int dir)
{
 400d5a4:	defff904 	addi	sp,sp,-28
 400d5a8:	dfc00615 	stw	ra,24(sp)
 400d5ac:	df000515 	stw	fp,20(sp)
 400d5b0:	df000504 	addi	fp,sp,20
 400d5b4:	e13ffd15 	stw	r4,-12(fp)
 400d5b8:	e17ffe15 	stw	r5,-8(fp)
 400d5bc:	e1bfff15 	stw	r6,-4(fp)
  alt_fd* fd;
  off_t   rc = 0; 
 400d5c0:	e03ffb15 	stw	zero,-20(fp)
   * A common error case is that when the file descriptor was created, the call
   * to open() failed resulting in a negative file descriptor. This is trapped
   * below so that we don't try and process an invalid file descriptor.
   */

  fd = (file < 0) ? NULL : &alt_fd_list[file];
 400d5c4:	e0bffd17 	ldw	r2,-12(fp)
 400d5c8:	10000616 	blt	r2,zero,400d5e4 <lseek+0x40>
 400d5cc:	e0bffd17 	ldw	r2,-12(fp)
 400d5d0:	10c00324 	muli	r3,r2,12
 400d5d4:	00810074 	movhi	r2,1025
 400d5d8:	1085f904 	addi	r2,r2,6116
 400d5dc:	1885883a 	add	r2,r3,r2
 400d5e0:	00000106 	br	400d5e8 <lseek+0x44>
 400d5e4:	0005883a 	mov	r2,zero
 400d5e8:	e0bffc15 	stw	r2,-16(fp)
  
  if (fd) 
 400d5ec:	e0bffc17 	ldw	r2,-16(fp)
 400d5f0:	10001026 	beq	r2,zero,400d634 <lseek+0x90>
    /*
     * If the device driver provides an implementation of the lseek() function,
     * then call that to process the request.
     */
 
    if (fd->dev->lseek)
 400d5f4:	e0bffc17 	ldw	r2,-16(fp)
 400d5f8:	10800017 	ldw	r2,0(r2)
 400d5fc:	10800717 	ldw	r2,28(r2)
 400d600:	10000926 	beq	r2,zero,400d628 <lseek+0x84>
    {
      rc = fd->dev->lseek(fd, ptr, dir);
 400d604:	e0bffc17 	ldw	r2,-16(fp)
 400d608:	10800017 	ldw	r2,0(r2)
 400d60c:	10800717 	ldw	r2,28(r2)
 400d610:	e1bfff17 	ldw	r6,-4(fp)
 400d614:	e17ffe17 	ldw	r5,-8(fp)
 400d618:	e13ffc17 	ldw	r4,-16(fp)
 400d61c:	103ee83a 	callr	r2
 400d620:	e0bffb15 	stw	r2,-20(fp)
 400d624:	00000506 	br	400d63c <lseek+0x98>
     * Otherwise return an error.
     */

    else
    {
      rc = -ENOTSUP;
 400d628:	00bfde84 	movi	r2,-134
 400d62c:	e0bffb15 	stw	r2,-20(fp)
 400d630:	00000206 	br	400d63c <lseek+0x98>
    }
  }
  else  
  {
    rc = -EBADFD;
 400d634:	00bfebc4 	movi	r2,-81
 400d638:	e0bffb15 	stw	r2,-20(fp)
  }

  if (rc < 0)
 400d63c:	e0bffb17 	ldw	r2,-20(fp)
 400d640:	1000070e 	bge	r2,zero,400d660 <lseek+0xbc>
  {
    ALT_ERRNO = -rc;
 400d644:	400d5680 	call	400d568 <alt_get_errno>
 400d648:	1007883a 	mov	r3,r2
 400d64c:	e0bffb17 	ldw	r2,-20(fp)
 400d650:	0085c83a 	sub	r2,zero,r2
 400d654:	18800015 	stw	r2,0(r3)
    rc = -1;
 400d658:	00bfffc4 	movi	r2,-1
 400d65c:	e0bffb15 	stw	r2,-20(fp)
  }

  return rc;
 400d660:	e0bffb17 	ldw	r2,-20(fp)
}
 400d664:	e037883a 	mov	sp,fp
 400d668:	dfc00117 	ldw	ra,4(sp)
 400d66c:	df000017 	ldw	fp,0(sp)
 400d670:	dec00204 	addi	sp,sp,8
 400d674:	f800283a 	ret

0400d678 <alt_main>:
 * devices/filesystems/components in the system; and call the entry point for
 * the users application, i.e. main().
 */

void alt_main (void)
{
 400d678:	defffd04 	addi	sp,sp,-12
 400d67c:	dfc00215 	stw	ra,8(sp)
 400d680:	df000115 	stw	fp,4(sp)
 400d684:	df000104 	addi	fp,sp,4
#endif

  /* ALT LOG - please see HAL/sys/alt_log_printf.h for details */
  ALT_LOG_PRINT_BOOT("[alt_main.c] Entering alt_main, calling alt_irq_init.\r\n");
  /* Initialize the interrupt controller. */
  alt_irq_init (NULL);
 400d688:	0009883a 	mov	r4,zero
 400d68c:	400daf00 	call	400daf0 <alt_irq_init>

  /* Initialize the operating system */
  ALT_LOG_PRINT_BOOT("[alt_main.c] Done alt_irq_init, calling alt_os_init.\r\n");
  ALT_OS_INIT();
 400d690:	0001883a 	nop
  ALT_LOG_PRINT_BOOT("[alt_main.c] Done OS Init, calling alt_sem_create.\r\n");
  ALT_SEM_CREATE (&alt_fd_list_lock, 1);

  /* Initialize the device drivers/software components. */
  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling alt_sys_init.\r\n");
  alt_sys_init();
 400d694:	400db280 	call	400db28 <alt_sys_init>
   * devices be present (not equal to /dev/null) and if direct drivers
   * aren't being used.
   */

    ALT_LOG_PRINT_BOOT("[alt_main.c] Redirecting IO.\r\n");
    alt_io_redirect(ALT_STDOUT, ALT_STDIN, ALT_STDERR);
 400d698:	01810074 	movhi	r6,1025
 400d69c:	31839804 	addi	r6,r6,3680
 400d6a0:	01410074 	movhi	r5,1025
 400d6a4:	29439804 	addi	r5,r5,3680
 400d6a8:	01010074 	movhi	r4,1025
 400d6ac:	21039804 	addi	r4,r4,3680
 400d6b0:	40100480 	call	4010048 <alt_io_redirect>
  /* 
   * Call the C++ constructors 
   */

  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling C++ constructors.\r\n");
  _do_ctors ();
 400d6b4:	400fd640 	call	400fd64 <_do_ctors>
   * redefined as _exit()). This is in the interest of reducing code footprint,
   * in that the atexit() overhead is removed when it's not needed.
   */

  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling atexit.\r\n");
  atexit (_do_dtors);
 400d6b8:	01010074 	movhi	r4,1025
 400d6bc:	213f7104 	addi	r4,r4,-572
 400d6c0:	401071c0 	call	401071c <atexit>
  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling main.\r\n");

#ifdef ALT_NO_EXIT
  main (alt_argc, alt_argv, alt_envp);
#else
  result = main (alt_argc, alt_argv, alt_envp);
 400d6c4:	d0a70817 	ldw	r2,-25568(gp)
 400d6c8:	d0e70917 	ldw	r3,-25564(gp)
 400d6cc:	d1270a17 	ldw	r4,-25560(gp)
 400d6d0:	200d883a 	mov	r6,r4
 400d6d4:	180b883a 	mov	r5,r3
 400d6d8:	1009883a 	mov	r4,r2
 400d6dc:	40002900 	call	4000290 <main>
 400d6e0:	e0bfff15 	stw	r2,-4(fp)
  close(STDOUT_FILENO);
 400d6e4:	01000044 	movi	r4,1
 400d6e8:	400cf140 	call	400cf14 <close>
  exit (result);
 400d6ec:	e13fff17 	ldw	r4,-4(fp)
 400d6f0:	40107300 	call	4010730 <exit>

0400d6f4 <__malloc_lock>:
 * configuration is single threaded, so there is nothing to do here. Note that 
 * this requires that malloc is never called by an interrupt service routine.
 */

void __malloc_lock ( struct _reent *_r )
{
 400d6f4:	defffe04 	addi	sp,sp,-8
 400d6f8:	df000115 	stw	fp,4(sp)
 400d6fc:	df000104 	addi	fp,sp,4
 400d700:	e13fff15 	stw	r4,-4(fp)
}
 400d704:	0001883a 	nop
 400d708:	e037883a 	mov	sp,fp
 400d70c:	df000017 	ldw	fp,0(sp)
 400d710:	dec00104 	addi	sp,sp,4
 400d714:	f800283a 	ret

0400d718 <__malloc_unlock>:
/*
 *
 */

void __malloc_unlock ( struct _reent *_r )
{
 400d718:	defffe04 	addi	sp,sp,-8
 400d71c:	df000115 	stw	fp,4(sp)
 400d720:	df000104 	addi	fp,sp,4
 400d724:	e13fff15 	stw	r4,-4(fp)
}
 400d728:	0001883a 	nop
 400d72c:	e037883a 	mov	sp,fp
 400d730:	df000017 	ldw	fp,0(sp)
 400d734:	dec00104 	addi	sp,sp,4
 400d738:	f800283a 	ret

0400d73c <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
 400d73c:	defffe04 	addi	sp,sp,-8
 400d740:	dfc00115 	stw	ra,4(sp)
 400d744:	df000015 	stw	fp,0(sp)
 400d748:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
 400d74c:	d0a00b17 	ldw	r2,-32724(gp)
 400d750:	10000326 	beq	r2,zero,400d760 <alt_get_errno+0x24>
 400d754:	d0a00b17 	ldw	r2,-32724(gp)
 400d758:	103ee83a 	callr	r2
 400d75c:	00000106 	br	400d764 <alt_get_errno+0x28>
 400d760:	d0a70604 	addi	r2,gp,-25576
}
 400d764:	e037883a 	mov	sp,fp
 400d768:	dfc00117 	ldw	ra,4(sp)
 400d76c:	df000017 	ldw	fp,0(sp)
 400d770:	dec00204 	addi	sp,sp,8
 400d774:	f800283a 	ret

0400d778 <read>:
}

#else /* !ALT_USE_DIRECT_DRIVERS */

int ALT_READ (int file, void *ptr, size_t len)
{
 400d778:	defff904 	addi	sp,sp,-28
 400d77c:	dfc00615 	stw	ra,24(sp)
 400d780:	df000515 	stw	fp,20(sp)
 400d784:	df000504 	addi	fp,sp,20
 400d788:	e13ffd15 	stw	r4,-12(fp)
 400d78c:	e17ffe15 	stw	r5,-8(fp)
 400d790:	e1bfff15 	stw	r6,-4(fp)
   * A common error case is that when the file descriptor was created, the call
   * to open() failed resulting in a negative file descriptor. This is trapped
   * below so that we don't try and process an invalid file descriptor.
   */

  fd = (file < 0) ? NULL : &alt_fd_list[file];
 400d794:	e0bffd17 	ldw	r2,-12(fp)
 400d798:	10000616 	blt	r2,zero,400d7b4 <read+0x3c>
 400d79c:	e0bffd17 	ldw	r2,-12(fp)
 400d7a0:	10c00324 	muli	r3,r2,12
 400d7a4:	00810074 	movhi	r2,1025
 400d7a8:	1085f904 	addi	r2,r2,6116
 400d7ac:	1885883a 	add	r2,r3,r2
 400d7b0:	00000106 	br	400d7b8 <read+0x40>
 400d7b4:	0005883a 	mov	r2,zero
 400d7b8:	e0bffb15 	stw	r2,-20(fp)
  
  if (fd)
 400d7bc:	e0bffb17 	ldw	r2,-20(fp)
 400d7c0:	10002226 	beq	r2,zero,400d84c <read+0xd4>
     * If the file has not been opened with read access, or if the driver does
     * not provide an implementation of read(), generate an error. Otherwise
     * call the drivers read() function to process the request.
     */

    if (((fd->fd_flags & O_ACCMODE) != O_WRONLY) && 
 400d7c4:	e0bffb17 	ldw	r2,-20(fp)
 400d7c8:	10800217 	ldw	r2,8(r2)
 400d7cc:	108000cc 	andi	r2,r2,3
 400d7d0:	10800060 	cmpeqi	r2,r2,1
 400d7d4:	1000181e 	bne	r2,zero,400d838 <read+0xc0>
        (fd->dev->read))
 400d7d8:	e0bffb17 	ldw	r2,-20(fp)
 400d7dc:	10800017 	ldw	r2,0(r2)
 400d7e0:	10800517 	ldw	r2,20(r2)
     * If the file has not been opened with read access, or if the driver does
     * not provide an implementation of read(), generate an error. Otherwise
     * call the drivers read() function to process the request.
     */

    if (((fd->fd_flags & O_ACCMODE) != O_WRONLY) && 
 400d7e4:	10001426 	beq	r2,zero,400d838 <read+0xc0>
        (fd->dev->read))
      {
        if ((rval = fd->dev->read(fd, ptr, len)) < 0)
 400d7e8:	e0bffb17 	ldw	r2,-20(fp)
 400d7ec:	10800017 	ldw	r2,0(r2)
 400d7f0:	10800517 	ldw	r2,20(r2)
 400d7f4:	e0ffff17 	ldw	r3,-4(fp)
 400d7f8:	180d883a 	mov	r6,r3
 400d7fc:	e17ffe17 	ldw	r5,-8(fp)
 400d800:	e13ffb17 	ldw	r4,-20(fp)
 400d804:	103ee83a 	callr	r2
 400d808:	e0bffc15 	stw	r2,-16(fp)
 400d80c:	e0bffc17 	ldw	r2,-16(fp)
 400d810:	1000070e 	bge	r2,zero,400d830 <read+0xb8>
        {
          ALT_ERRNO = -rval;
 400d814:	400d73c0 	call	400d73c <alt_get_errno>
 400d818:	1007883a 	mov	r3,r2
 400d81c:	e0bffc17 	ldw	r2,-16(fp)
 400d820:	0085c83a 	sub	r2,zero,r2
 400d824:	18800015 	stw	r2,0(r3)
          return -1;
 400d828:	00bfffc4 	movi	r2,-1
 400d82c:	00000c06 	br	400d860 <read+0xe8>
        }
        return rval;
 400d830:	e0bffc17 	ldw	r2,-16(fp)
 400d834:	00000a06 	br	400d860 <read+0xe8>
      }
      else
      {
        ALT_ERRNO = EACCES;
 400d838:	400d73c0 	call	400d73c <alt_get_errno>
 400d83c:	1007883a 	mov	r3,r2
 400d840:	00800344 	movi	r2,13
 400d844:	18800015 	stw	r2,0(r3)
 400d848:	00000406 	br	400d85c <read+0xe4>
      }
    }
  else
  {
    ALT_ERRNO = EBADFD;
 400d84c:	400d73c0 	call	400d73c <alt_get_errno>
 400d850:	1007883a 	mov	r3,r2
 400d854:	00801444 	movi	r2,81
 400d858:	18800015 	stw	r2,0(r3)
  }
  return -1;
 400d85c:	00bfffc4 	movi	r2,-1
}
 400d860:	e037883a 	mov	sp,fp
 400d864:	dfc00117 	ldw	ra,4(sp)
 400d868:	df000017 	ldw	fp,0(sp)
 400d86c:	dec00204 	addi	sp,sp,8
 400d870:	f800283a 	ret

0400d874 <alt_release_fd>:
 * File descriptors correcponding to standard in, standard out and standard 
 * error cannont be released backed to the pool. They are always reserved.
 */

void alt_release_fd (int fd)
{
 400d874:	defffe04 	addi	sp,sp,-8
 400d878:	df000115 	stw	fp,4(sp)
 400d87c:	df000104 	addi	fp,sp,4
 400d880:	e13fff15 	stw	r4,-4(fp)
  if (fd > 2)
 400d884:	e0bfff17 	ldw	r2,-4(fp)
 400d888:	108000d0 	cmplti	r2,r2,3
 400d88c:	10000d1e 	bne	r2,zero,400d8c4 <alt_release_fd+0x50>
  {
    alt_fd_list[fd].fd_flags = 0;
 400d890:	00810074 	movhi	r2,1025
 400d894:	1085f904 	addi	r2,r2,6116
 400d898:	e0ffff17 	ldw	r3,-4(fp)
 400d89c:	18c00324 	muli	r3,r3,12
 400d8a0:	10c5883a 	add	r2,r2,r3
 400d8a4:	10800204 	addi	r2,r2,8
 400d8a8:	10000015 	stw	zero,0(r2)
    alt_fd_list[fd].dev      = 0;
 400d8ac:	00810074 	movhi	r2,1025
 400d8b0:	1085f904 	addi	r2,r2,6116
 400d8b4:	e0ffff17 	ldw	r3,-4(fp)
 400d8b8:	18c00324 	muli	r3,r3,12
 400d8bc:	10c5883a 	add	r2,r2,r3
 400d8c0:	10000015 	stw	zero,0(r2)
  }
}
 400d8c4:	0001883a 	nop
 400d8c8:	e037883a 	mov	sp,fp
 400d8cc:	df000017 	ldw	fp,0(sp)
 400d8d0:	dec00104 	addi	sp,sp,4
 400d8d4:	f800283a 	ret

0400d8d8 <sbrk>:
#endif
 
caddr_t ALT_SBRK (int incr) __attribute__ ((no_instrument_function ));

caddr_t ALT_SBRK (int incr)
{ 
 400d8d8:	defff904 	addi	sp,sp,-28
 400d8dc:	df000615 	stw	fp,24(sp)
 400d8e0:	df000604 	addi	fp,sp,24
 400d8e4:	e13fff15 	stw	r4,-4(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
 400d8e8:	0005303a 	rdctl	r2,status
 400d8ec:	e0bffe15 	stw	r2,-8(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
 400d8f0:	e0fffe17 	ldw	r3,-8(fp)
 400d8f4:	00bfff84 	movi	r2,-2
 400d8f8:	1884703a 	and	r2,r3,r2
 400d8fc:	1001703a 	wrctl	status,r2
  
  return context;
 400d900:	e0bffe17 	ldw	r2,-8(fp)
  alt_irq_context context;
  char *prev_heap_end; 

  context = alt_irq_disable_all();
 400d904:	e0bffb15 	stw	r2,-20(fp)

  /* Always return data aligned on a word boundary */
  heap_end = (char *)(((unsigned int)heap_end + 3) & ~3);
 400d908:	d0a00d17 	ldw	r2,-32716(gp)
 400d90c:	10c000c4 	addi	r3,r2,3
 400d910:	00bfff04 	movi	r2,-4
 400d914:	1884703a 	and	r2,r3,r2
 400d918:	d0a00d15 	stw	r2,-32716(gp)
  if (((heap_end + incr) - __alt_heap_start) > ALT_MAX_HEAP_BYTES) {
    alt_irq_enable_all(context);
    return (caddr_t)-1;
  }
#else
  if ((heap_end + incr) > __alt_heap_limit) {
 400d91c:	d0e00d17 	ldw	r3,-32716(gp)
 400d920:	e0bfff17 	ldw	r2,-4(fp)
 400d924:	1887883a 	add	r3,r3,r2
 400d928:	00820034 	movhi	r2,2048
 400d92c:	10800004 	addi	r2,r2,0
 400d930:	10c0062e 	bgeu	r2,r3,400d94c <sbrk+0x74>
 400d934:	e0bffb17 	ldw	r2,-20(fp)
 400d938:	e0bffa15 	stw	r2,-24(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
 400d93c:	e0bffa17 	ldw	r2,-24(fp)
 400d940:	1001703a 	wrctl	status,r2
    alt_irq_enable_all(context);
    return (caddr_t)-1;
 400d944:	00bfffc4 	movi	r2,-1
 400d948:	00000b06 	br	400d978 <sbrk+0xa0>
  }
#endif

  prev_heap_end = heap_end; 
 400d94c:	d0a00d17 	ldw	r2,-32716(gp)
 400d950:	e0bffd15 	stw	r2,-12(fp)
  heap_end += incr; 
 400d954:	d0e00d17 	ldw	r3,-32716(gp)
 400d958:	e0bfff17 	ldw	r2,-4(fp)
 400d95c:	1885883a 	add	r2,r3,r2
 400d960:	d0a00d15 	stw	r2,-32716(gp)
 400d964:	e0bffb17 	ldw	r2,-20(fp)
 400d968:	e0bffc15 	stw	r2,-16(fp)
 400d96c:	e0bffc17 	ldw	r2,-16(fp)
 400d970:	1001703a 	wrctl	status,r2

#endif

  alt_irq_enable_all(context);

  return (caddr_t) prev_heap_end; 
 400d974:	e0bffd17 	ldw	r2,-12(fp)
} 
 400d978:	e037883a 	mov	sp,fp
 400d97c:	df000017 	ldw	fp,0(sp)
 400d980:	dec00104 	addi	sp,sp,4
 400d984:	f800283a 	ret

0400d988 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
 400d988:	defffe04 	addi	sp,sp,-8
 400d98c:	dfc00115 	stw	ra,4(sp)
 400d990:	df000015 	stw	fp,0(sp)
 400d994:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
 400d998:	d0a00b17 	ldw	r2,-32724(gp)
 400d99c:	10000326 	beq	r2,zero,400d9ac <alt_get_errno+0x24>
 400d9a0:	d0a00b17 	ldw	r2,-32724(gp)
 400d9a4:	103ee83a 	callr	r2
 400d9a8:	00000106 	br	400d9b0 <alt_get_errno+0x28>
 400d9ac:	d0a70604 	addi	r2,gp,-25576
}
 400d9b0:	e037883a 	mov	sp,fp
 400d9b4:	dfc00117 	ldw	ra,4(sp)
 400d9b8:	df000017 	ldw	fp,0(sp)
 400d9bc:	dec00204 	addi	sp,sp,8
 400d9c0:	f800283a 	ret

0400d9c4 <write>:
}

#else /* !ALT_USE_DIRECT_DRIVERS */

int ALT_WRITE (int file, const void *ptr, size_t len)
{
 400d9c4:	defff904 	addi	sp,sp,-28
 400d9c8:	dfc00615 	stw	ra,24(sp)
 400d9cc:	df000515 	stw	fp,20(sp)
 400d9d0:	df000504 	addi	fp,sp,20
 400d9d4:	e13ffd15 	stw	r4,-12(fp)
 400d9d8:	e17ffe15 	stw	r5,-8(fp)
 400d9dc:	e1bfff15 	stw	r6,-4(fp)
   * A common error case is that when the file descriptor was created, the call
   * to open() failed resulting in a negative file descriptor. This is trapped
   * below so that we don't try and process an invalid file descriptor.
   */

  fd = (file < 0) ? NULL : &alt_fd_list[file];
 400d9e0:	e0bffd17 	ldw	r2,-12(fp)
 400d9e4:	10000616 	blt	r2,zero,400da00 <write+0x3c>
 400d9e8:	e0bffd17 	ldw	r2,-12(fp)
 400d9ec:	10c00324 	muli	r3,r2,12
 400d9f0:	00810074 	movhi	r2,1025
 400d9f4:	1085f904 	addi	r2,r2,6116
 400d9f8:	1885883a 	add	r2,r3,r2
 400d9fc:	00000106 	br	400da04 <write+0x40>
 400da00:	0005883a 	mov	r2,zero
 400da04:	e0bffb15 	stw	r2,-20(fp)
  
  if (fd)
 400da08:	e0bffb17 	ldw	r2,-20(fp)
 400da0c:	10002126 	beq	r2,zero,400da94 <write+0xd0>
     * If the file has not been opened with write access, or if the driver does
     * not provide an implementation of write(), generate an error. Otherwise
     * call the drivers write() function to process the request.
     */

    if (((fd->fd_flags & O_ACCMODE) != O_RDONLY) && fd->dev->write)
 400da10:	e0bffb17 	ldw	r2,-20(fp)
 400da14:	10800217 	ldw	r2,8(r2)
 400da18:	108000cc 	andi	r2,r2,3
 400da1c:	10001826 	beq	r2,zero,400da80 <write+0xbc>
 400da20:	e0bffb17 	ldw	r2,-20(fp)
 400da24:	10800017 	ldw	r2,0(r2)
 400da28:	10800617 	ldw	r2,24(r2)
 400da2c:	10001426 	beq	r2,zero,400da80 <write+0xbc>
    {
      
      /* ALT_LOG - see altera_hal/HAL/inc/sys/alt_log_printf.h */
      ALT_LOG_WRITE_FUNCTION(ptr,len);

      if ((rval = fd->dev->write(fd, ptr, len)) < 0)
 400da30:	e0bffb17 	ldw	r2,-20(fp)
 400da34:	10800017 	ldw	r2,0(r2)
 400da38:	10800617 	ldw	r2,24(r2)
 400da3c:	e0ffff17 	ldw	r3,-4(fp)
 400da40:	180d883a 	mov	r6,r3
 400da44:	e17ffe17 	ldw	r5,-8(fp)
 400da48:	e13ffb17 	ldw	r4,-20(fp)
 400da4c:	103ee83a 	callr	r2
 400da50:	e0bffc15 	stw	r2,-16(fp)
 400da54:	e0bffc17 	ldw	r2,-16(fp)
 400da58:	1000070e 	bge	r2,zero,400da78 <write+0xb4>
      {
        ALT_ERRNO = -rval;
 400da5c:	400d9880 	call	400d988 <alt_get_errno>
 400da60:	1007883a 	mov	r3,r2
 400da64:	e0bffc17 	ldw	r2,-16(fp)
 400da68:	0085c83a 	sub	r2,zero,r2
 400da6c:	18800015 	stw	r2,0(r3)
        return -1;
 400da70:	00bfffc4 	movi	r2,-1
 400da74:	00000c06 	br	400daa8 <write+0xe4>
      }
      return rval;
 400da78:	e0bffc17 	ldw	r2,-16(fp)
 400da7c:	00000a06 	br	400daa8 <write+0xe4>
    }
    else
    {
      ALT_ERRNO = EACCES;
 400da80:	400d9880 	call	400d988 <alt_get_errno>
 400da84:	1007883a 	mov	r3,r2
 400da88:	00800344 	movi	r2,13
 400da8c:	18800015 	stw	r2,0(r3)
 400da90:	00000406 	br	400daa4 <write+0xe0>
    }
  }
  else  
  {
    ALT_ERRNO = EBADFD;
 400da94:	400d9880 	call	400d988 <alt_get_errno>
 400da98:	1007883a 	mov	r3,r2
 400da9c:	00801444 	movi	r2,81
 400daa0:	18800015 	stw	r2,0(r3)
  }
  return -1;
 400daa4:	00bfffc4 	movi	r2,-1
}
 400daa8:	e037883a 	mov	sp,fp
 400daac:	dfc00117 	ldw	ra,4(sp)
 400dab0:	df000017 	ldw	fp,0(sp)
 400dab4:	dec00204 	addi	sp,sp,8
 400dab8:	f800283a 	ret

0400dabc <alt_dev_reg>:
 */

extern int alt_fs_reg  (alt_dev* dev); 

static ALT_INLINE int alt_dev_reg (alt_dev* dev)
{
 400dabc:	defffd04 	addi	sp,sp,-12
 400dac0:	dfc00215 	stw	ra,8(sp)
 400dac4:	df000115 	stw	fp,4(sp)
 400dac8:	df000104 	addi	fp,sp,4
 400dacc:	e13fff15 	stw	r4,-4(fp)
  extern alt_llist alt_dev_list;

  return alt_dev_llist_insert ((alt_dev_llist*) dev, &alt_dev_list);
 400dad0:	d1600804 	addi	r5,gp,-32736
 400dad4:	e13fff17 	ldw	r4,-4(fp)
 400dad8:	400fcc00 	call	400fcc0 <alt_dev_llist_insert>
}
 400dadc:	e037883a 	mov	sp,fp
 400dae0:	dfc00117 	ldw	ra,4(sp)
 400dae4:	df000017 	ldw	fp,0(sp)
 400dae8:	dec00204 	addi	sp,sp,8
 400daec:	f800283a 	ret

0400daf0 <alt_irq_init>:
 * The "base" parameter is ignored and only
 * present for backwards-compatibility.
 */

void alt_irq_init ( const void* base )
{
 400daf0:	defffd04 	addi	sp,sp,-12
 400daf4:	dfc00215 	stw	ra,8(sp)
 400daf8:	df000115 	stw	fp,4(sp)
 400dafc:	df000104 	addi	fp,sp,4
 400db00:	e13fff15 	stw	r4,-4(fp)
    ALTERA_NIOS2_GEN2_IRQ_INIT ( NIOSII, NIOSII);
 400db04:	40104bc0 	call	40104bc <altera_nios2_gen2_irq_init>
 * alt_irq_cpu_enable_interrupts() enables the CPU to start taking interrupts.
 */
static ALT_INLINE void ALT_ALWAYS_INLINE 
       alt_irq_cpu_enable_interrupts (void)
{
    NIOS2_WRITE_STATUS(NIOS2_STATUS_PIE_MSK
 400db08:	00800044 	movi	r2,1
 400db0c:	1001703a 	wrctl	status,r2
    alt_irq_cpu_enable_interrupts();
}
 400db10:	0001883a 	nop
 400db14:	e037883a 	mov	sp,fp
 400db18:	dfc00117 	ldw	ra,4(sp)
 400db1c:	df000017 	ldw	fp,0(sp)
 400db20:	dec00204 	addi	sp,sp,8
 400db24:	f800283a 	ret

0400db28 <alt_sys_init>:
 * Initialize the non-interrupt controller devices.
 * Called after alt_irq_init().
 */

void alt_sys_init( void )
{
 400db28:	defffd04 	addi	sp,sp,-12
 400db2c:	dfc00215 	stw	ra,8(sp)
 400db30:	df000115 	stw	fp,4(sp)
 400db34:	df000104 	addi	fp,sp,4
    ALTERA_AVALON_TIMER_INIT ( TIMER, Timer);
 400db38:	01c0fa04 	movi	r7,1000
 400db3c:	01800084 	movi	r6,2
 400db40:	000b883a 	mov	r5,zero
 400db44:	01020134 	movhi	r4,2052
 400db48:	210c0004 	addi	r4,r4,12288
 400db4c:	400e9000 	call	400e900 <alt_avalon_timer_sc_init>
    ALTERA_AVALON_JTAG_UART_INIT ( JTAG, JTAG);
 400db50:	000d883a 	mov	r6,zero
 400db54:	000b883a 	mov	r5,zero
 400db58:	01010074 	movhi	r4,1025
 400db5c:	21066304 	addi	r4,r4,6540
 400db60:	400df840 	call	400df84 <altera_avalon_jtag_uart_init>
 400db64:	01010074 	movhi	r4,1025
 400db68:	21065904 	addi	r4,r4,6500
 400db6c:	400dabc0 	call	400dabc <alt_dev_reg>
    ALTERA_AVALON_SYSID_QSYS_INIT ( SYSID, SysID);
 400db70:	0001883a 	nop
    ALTERA_UP_AVALON_VIDEO_CHARACTER_BUFFER_WITH_DMA_INIT ( SUBSYSTEM_0_VGA_CHAR_BUFFER, Subsystem_0_VGA_Char_Buffer);
 400db74:	00810074 	movhi	r2,1025
 400db78:	108a7104 	addi	r2,r2,10692
 400db7c:	10800a17 	ldw	r2,40(r2)
 400db80:	10800104 	addi	r2,r2,4
 400db84:	10800017 	ldw	r2,0(r2)
 400db88:	10ffffcc 	andi	r3,r2,65535
 400db8c:	00810074 	movhi	r2,1025
 400db90:	108a7104 	addi	r2,r2,10692
 400db94:	10c00c15 	stw	r3,48(r2)
 400db98:	00810074 	movhi	r2,1025
 400db9c:	108a7104 	addi	r2,r2,10692
 400dba0:	10800a17 	ldw	r2,40(r2)
 400dba4:	10800104 	addi	r2,r2,4
 400dba8:	10800017 	ldw	r2,0(r2)
 400dbac:	1006d43a 	srli	r3,r2,16
 400dbb0:	00810074 	movhi	r2,1025
 400dbb4:	108a7104 	addi	r2,r2,10692
 400dbb8:	10c00d15 	stw	r3,52(r2)
 400dbbc:	00810074 	movhi	r2,1025
 400dbc0:	108a7104 	addi	r2,r2,10692
 400dbc4:	10800c17 	ldw	r2,48(r2)
 400dbc8:	10801068 	cmpgeui	r2,r2,65
 400dbcc:	1000081e 	bne	r2,zero,400dbf0 <alt_sys_init+0xc8>
 400dbd0:	00810074 	movhi	r2,1025
 400dbd4:	108a7104 	addi	r2,r2,10692
 400dbd8:	00c00fc4 	movi	r3,63
 400dbdc:	10c00f15 	stw	r3,60(r2)
 400dbe0:	00810074 	movhi	r2,1025
 400dbe4:	108a7104 	addi	r2,r2,10692
 400dbe8:	00c00184 	movi	r3,6
 400dbec:	10c01015 	stw	r3,64(r2)
 400dbf0:	00810074 	movhi	r2,1025
 400dbf4:	108a7104 	addi	r2,r2,10692
 400dbf8:	10800d17 	ldw	r2,52(r2)
 400dbfc:	10800868 	cmpgeui	r2,r2,33
 400dc00:	1000041e 	bne	r2,zero,400dc14 <alt_sys_init+0xec>
 400dc04:	00810074 	movhi	r2,1025
 400dc08:	108a7104 	addi	r2,r2,10692
 400dc0c:	00c007c4 	movi	r3,31
 400dc10:	10c01115 	stw	r3,68(r2)
 400dc14:	01010074 	movhi	r4,1025
 400dc18:	210a7104 	addi	r4,r4,10692
 400dc1c:	400e97c0 	call	400e97c <alt_up_char_buffer_init>
 400dc20:	01010074 	movhi	r4,1025
 400dc24:	210a7104 	addi	r4,r4,10692
 400dc28:	400dabc0 	call	400dabc <alt_dev_reg>
    ALTERA_UP_AVALON_VIDEO_PIXEL_BUFFER_DMA_INIT ( SUBSYSTEM_0_VGA_PIXEL_DMA, Subsystem_0_VGA_Pixel_DMA);
 400dc2c:	00810074 	movhi	r2,1025
 400dc30:	108a8304 	addi	r2,r2,10764
 400dc34:	10800a17 	ldw	r2,40(r2)
 400dc38:	10800017 	ldw	r2,0(r2)
 400dc3c:	1007883a 	mov	r3,r2
 400dc40:	00810074 	movhi	r2,1025
 400dc44:	108a8304 	addi	r2,r2,10764
 400dc48:	10c00b15 	stw	r3,44(r2)
 400dc4c:	00810074 	movhi	r2,1025
 400dc50:	108a8304 	addi	r2,r2,10764
 400dc54:	10800a17 	ldw	r2,40(r2)
 400dc58:	10800104 	addi	r2,r2,4
 400dc5c:	10800017 	ldw	r2,0(r2)
 400dc60:	1007883a 	mov	r3,r2
 400dc64:	00810074 	movhi	r2,1025
 400dc68:	108a8304 	addi	r2,r2,10764
 400dc6c:	10c00c15 	stw	r3,48(r2)
 400dc70:	00810074 	movhi	r2,1025
 400dc74:	108a8304 	addi	r2,r2,10764
 400dc78:	10800a17 	ldw	r2,40(r2)
 400dc7c:	10800204 	addi	r2,r2,8
 400dc80:	10800017 	ldw	r2,0(r2)
 400dc84:	10ffffcc 	andi	r3,r2,65535
 400dc88:	00810074 	movhi	r2,1025
 400dc8c:	108a8304 	addi	r2,r2,10764
 400dc90:	10c00f15 	stw	r3,60(r2)
 400dc94:	00810074 	movhi	r2,1025
 400dc98:	108a8304 	addi	r2,r2,10764
 400dc9c:	10800a17 	ldw	r2,40(r2)
 400dca0:	10800204 	addi	r2,r2,8
 400dca4:	10800017 	ldw	r2,0(r2)
 400dca8:	1006d43a 	srli	r3,r2,16
 400dcac:	00810074 	movhi	r2,1025
 400dcb0:	108a8304 	addi	r2,r2,10764
 400dcb4:	10c01015 	stw	r3,64(r2)
 400dcb8:	00810074 	movhi	r2,1025
 400dcbc:	108a8304 	addi	r2,r2,10764
 400dcc0:	10800a17 	ldw	r2,40(r2)
 400dcc4:	10800304 	addi	r2,r2,12
 400dcc8:	10800017 	ldw	r2,0(r2)
 400dccc:	1005d07a 	srai	r2,r2,1
 400dcd0:	10c0004c 	andi	r3,r2,1
 400dcd4:	00810074 	movhi	r2,1025
 400dcd8:	108a8304 	addi	r2,r2,10764
 400dcdc:	10c00d15 	stw	r3,52(r2)
 400dce0:	00810074 	movhi	r2,1025
 400dce4:	108a8304 	addi	r2,r2,10764
 400dce8:	10800a17 	ldw	r2,40(r2)
 400dcec:	10800304 	addi	r2,r2,12
 400dcf0:	10800017 	ldw	r2,0(r2)
 400dcf4:	1005d13a 	srai	r2,r2,4
 400dcf8:	10c003cc 	andi	r3,r2,15
 400dcfc:	00810074 	movhi	r2,1025
 400dd00:	108a8304 	addi	r2,r2,10764
 400dd04:	10c00e15 	stw	r3,56(r2)
 400dd08:	00810074 	movhi	r2,1025
 400dd0c:	108a8304 	addi	r2,r2,10764
 400dd10:	10800a17 	ldw	r2,40(r2)
 400dd14:	10800304 	addi	r2,r2,12
 400dd18:	10800017 	ldw	r2,0(r2)
 400dd1c:	1005d43a 	srai	r2,r2,16
 400dd20:	e0bfff05 	stb	r2,-4(fp)
 400dd24:	00810074 	movhi	r2,1025
 400dd28:	108a8304 	addi	r2,r2,10764
 400dd2c:	10800a17 	ldw	r2,40(r2)
 400dd30:	10800304 	addi	r2,r2,12
 400dd34:	10800017 	ldw	r2,0(r2)
 400dd38:	1004d63a 	srli	r2,r2,24
 400dd3c:	e0bfff45 	stb	r2,-3(fp)
 400dd40:	00810074 	movhi	r2,1025
 400dd44:	108a8304 	addi	r2,r2,10764
 400dd48:	10800e17 	ldw	r2,56(r2)
 400dd4c:	10800058 	cmpnei	r2,r2,1
 400dd50:	1000041e 	bne	r2,zero,400dd64 <alt_sys_init+0x23c>
 400dd54:	00810074 	movhi	r2,1025
 400dd58:	108a8304 	addi	r2,r2,10764
 400dd5c:	10001115 	stw	zero,68(r2)
 400dd60:	00000e06 	br	400dd9c <alt_sys_init+0x274>
 400dd64:	00810074 	movhi	r2,1025
 400dd68:	108a8304 	addi	r2,r2,10764
 400dd6c:	10800e17 	ldw	r2,56(r2)
 400dd70:	10800098 	cmpnei	r2,r2,2
 400dd74:	1000051e 	bne	r2,zero,400dd8c <alt_sys_init+0x264>
 400dd78:	00810074 	movhi	r2,1025
 400dd7c:	108a8304 	addi	r2,r2,10764
 400dd80:	00c00044 	movi	r3,1
 400dd84:	10c01115 	stw	r3,68(r2)
 400dd88:	00000406 	br	400dd9c <alt_sys_init+0x274>
 400dd8c:	00810074 	movhi	r2,1025
 400dd90:	108a8304 	addi	r2,r2,10764
 400dd94:	00c00084 	movi	r3,2
 400dd98:	10c01115 	stw	r3,68(r2)
 400dd9c:	e0bfff03 	ldbu	r2,-4(fp)
 400dda0:	00c00804 	movi	r3,32
 400dda4:	1885c83a 	sub	r2,r3,r2
 400dda8:	00ffffc4 	movi	r3,-1
 400ddac:	1886d83a 	srl	r3,r3,r2
 400ddb0:	00810074 	movhi	r2,1025
 400ddb4:	108a8304 	addi	r2,r2,10764
 400ddb8:	10c01215 	stw	r3,72(r2)
 400ddbc:	e0ffff03 	ldbu	r3,-4(fp)
 400ddc0:	00810074 	movhi	r2,1025
 400ddc4:	108a8304 	addi	r2,r2,10764
 400ddc8:	10801117 	ldw	r2,68(r2)
 400ddcc:	1887883a 	add	r3,r3,r2
 400ddd0:	00810074 	movhi	r2,1025
 400ddd4:	108a8304 	addi	r2,r2,10764
 400ddd8:	10c01315 	stw	r3,76(r2)
 400dddc:	e0bfff43 	ldbu	r2,-3(fp)
 400dde0:	00c00804 	movi	r3,32
 400dde4:	1885c83a 	sub	r2,r3,r2
 400dde8:	00ffffc4 	movi	r3,-1
 400ddec:	1886d83a 	srl	r3,r3,r2
 400ddf0:	00810074 	movhi	r2,1025
 400ddf4:	108a8304 	addi	r2,r2,10764
 400ddf8:	10c01415 	stw	r3,80(r2)
 400ddfc:	01010074 	movhi	r4,1025
 400de00:	210a8304 	addi	r4,r4,10764
 400de04:	400dabc0 	call	400dabc <alt_dev_reg>
}
 400de08:	0001883a 	nop
 400de0c:	e037883a 	mov	sp,fp
 400de10:	dfc00117 	ldw	ra,4(sp)
 400de14:	df000017 	ldw	fp,0(sp)
 400de18:	dec00204 	addi	sp,sp,8
 400de1c:	f800283a 	ret

0400de20 <altera_avalon_jtag_uart_read_fd>:
 *
 */

int 
altera_avalon_jtag_uart_read_fd(alt_fd* fd, char* buffer, int space)
{
 400de20:	defffa04 	addi	sp,sp,-24
 400de24:	dfc00515 	stw	ra,20(sp)
 400de28:	df000415 	stw	fp,16(sp)
 400de2c:	df000404 	addi	fp,sp,16
 400de30:	e13ffd15 	stw	r4,-12(fp)
 400de34:	e17ffe15 	stw	r5,-8(fp)
 400de38:	e1bfff15 	stw	r6,-4(fp)
    altera_avalon_jtag_uart_dev* dev = (altera_avalon_jtag_uart_dev*) fd->dev; 
 400de3c:	e0bffd17 	ldw	r2,-12(fp)
 400de40:	10800017 	ldw	r2,0(r2)
 400de44:	e0bffc15 	stw	r2,-16(fp)

    return altera_avalon_jtag_uart_read(&dev->state, buffer, space,
 400de48:	e0bffc17 	ldw	r2,-16(fp)
 400de4c:	10c00a04 	addi	r3,r2,40
 400de50:	e0bffd17 	ldw	r2,-12(fp)
 400de54:	10800217 	ldw	r2,8(r2)
 400de58:	100f883a 	mov	r7,r2
 400de5c:	e1bfff17 	ldw	r6,-4(fp)
 400de60:	e17ffe17 	ldw	r5,-8(fp)
 400de64:	1809883a 	mov	r4,r3
 400de68:	400e4480 	call	400e448 <altera_avalon_jtag_uart_read>
      fd->fd_flags);
}
 400de6c:	e037883a 	mov	sp,fp
 400de70:	dfc00117 	ldw	ra,4(sp)
 400de74:	df000017 	ldw	fp,0(sp)
 400de78:	dec00204 	addi	sp,sp,8
 400de7c:	f800283a 	ret

0400de80 <altera_avalon_jtag_uart_write_fd>:

int 
altera_avalon_jtag_uart_write_fd(alt_fd* fd, const char* buffer, int space)
{
 400de80:	defffa04 	addi	sp,sp,-24
 400de84:	dfc00515 	stw	ra,20(sp)
 400de88:	df000415 	stw	fp,16(sp)
 400de8c:	df000404 	addi	fp,sp,16
 400de90:	e13ffd15 	stw	r4,-12(fp)
 400de94:	e17ffe15 	stw	r5,-8(fp)
 400de98:	e1bfff15 	stw	r6,-4(fp)
    altera_avalon_jtag_uart_dev* dev = (altera_avalon_jtag_uart_dev*) fd->dev; 
 400de9c:	e0bffd17 	ldw	r2,-12(fp)
 400dea0:	10800017 	ldw	r2,0(r2)
 400dea4:	e0bffc15 	stw	r2,-16(fp)

    return altera_avalon_jtag_uart_write(&dev->state, buffer, space,
 400dea8:	e0bffc17 	ldw	r2,-16(fp)
 400deac:	10c00a04 	addi	r3,r2,40
 400deb0:	e0bffd17 	ldw	r2,-12(fp)
 400deb4:	10800217 	ldw	r2,8(r2)
 400deb8:	100f883a 	mov	r7,r2
 400debc:	e1bfff17 	ldw	r6,-4(fp)
 400dec0:	e17ffe17 	ldw	r5,-8(fp)
 400dec4:	1809883a 	mov	r4,r3
 400dec8:	400e6640 	call	400e664 <altera_avalon_jtag_uart_write>
      fd->fd_flags);
}
 400decc:	e037883a 	mov	sp,fp
 400ded0:	dfc00117 	ldw	ra,4(sp)
 400ded4:	df000017 	ldw	fp,0(sp)
 400ded8:	dec00204 	addi	sp,sp,8
 400dedc:	f800283a 	ret

0400dee0 <altera_avalon_jtag_uart_close_fd>:

#ifndef ALTERA_AVALON_JTAG_UART_SMALL

int 
altera_avalon_jtag_uart_close_fd(alt_fd* fd)
{
 400dee0:	defffc04 	addi	sp,sp,-16
 400dee4:	dfc00315 	stw	ra,12(sp)
 400dee8:	df000215 	stw	fp,8(sp)
 400deec:	df000204 	addi	fp,sp,8
 400def0:	e13fff15 	stw	r4,-4(fp)
    altera_avalon_jtag_uart_dev* dev = (altera_avalon_jtag_uart_dev*) fd->dev; 
 400def4:	e0bfff17 	ldw	r2,-4(fp)
 400def8:	10800017 	ldw	r2,0(r2)
 400defc:	e0bffe15 	stw	r2,-8(fp)

    return altera_avalon_jtag_uart_close(&dev->state, fd->fd_flags);
 400df00:	e0bffe17 	ldw	r2,-8(fp)
 400df04:	10c00a04 	addi	r3,r2,40
 400df08:	e0bfff17 	ldw	r2,-4(fp)
 400df0c:	10800217 	ldw	r2,8(r2)
 400df10:	100b883a 	mov	r5,r2
 400df14:	1809883a 	mov	r4,r3
 400df18:	400e2f00 	call	400e2f0 <altera_avalon_jtag_uart_close>
}
 400df1c:	e037883a 	mov	sp,fp
 400df20:	dfc00117 	ldw	ra,4(sp)
 400df24:	df000017 	ldw	fp,0(sp)
 400df28:	dec00204 	addi	sp,sp,8
 400df2c:	f800283a 	ret

0400df30 <altera_avalon_jtag_uart_ioctl_fd>:

int 
altera_avalon_jtag_uart_ioctl_fd(alt_fd* fd, int req, void* arg)
{
 400df30:	defffa04 	addi	sp,sp,-24
 400df34:	dfc00515 	stw	ra,20(sp)
 400df38:	df000415 	stw	fp,16(sp)
 400df3c:	df000404 	addi	fp,sp,16
 400df40:	e13ffd15 	stw	r4,-12(fp)
 400df44:	e17ffe15 	stw	r5,-8(fp)
 400df48:	e1bfff15 	stw	r6,-4(fp)
    altera_avalon_jtag_uart_dev* dev = (altera_avalon_jtag_uart_dev*) fd->dev;
 400df4c:	e0bffd17 	ldw	r2,-12(fp)
 400df50:	10800017 	ldw	r2,0(r2)
 400df54:	e0bffc15 	stw	r2,-16(fp)

    return altera_avalon_jtag_uart_ioctl(&dev->state, req, arg);
 400df58:	e0bffc17 	ldw	r2,-16(fp)
 400df5c:	10800a04 	addi	r2,r2,40
 400df60:	e1bfff17 	ldw	r6,-4(fp)
 400df64:	e17ffe17 	ldw	r5,-8(fp)
 400df68:	1009883a 	mov	r4,r2
 400df6c:	400e3580 	call	400e358 <altera_avalon_jtag_uart_ioctl>
}
 400df70:	e037883a 	mov	sp,fp
 400df74:	dfc00117 	ldw	ra,4(sp)
 400df78:	df000017 	ldw	fp,0(sp)
 400df7c:	dec00204 	addi	sp,sp,8
 400df80:	f800283a 	ret

0400df84 <altera_avalon_jtag_uart_init>:
 * Return 1 on sucessful IRQ register and 0 on failure.
 */

void altera_avalon_jtag_uart_init(altera_avalon_jtag_uart_state* sp, 
                                  int irq_controller_id, int irq)
{
 400df84:	defffa04 	addi	sp,sp,-24
 400df88:	dfc00515 	stw	ra,20(sp)
 400df8c:	df000415 	stw	fp,16(sp)
 400df90:	df000404 	addi	fp,sp,16
 400df94:	e13ffd15 	stw	r4,-12(fp)
 400df98:	e17ffe15 	stw	r5,-8(fp)
 400df9c:	e1bfff15 	stw	r6,-4(fp)
  ALT_FLAG_CREATE(&sp->events, 0);
  ALT_SEM_CREATE(&sp->read_lock, 1);
  ALT_SEM_CREATE(&sp->write_lock, 1);

  /* enable read interrupts at the device */
  sp->irq_enable = ALTERA_AVALON_JTAG_UART_CONTROL_RE_MSK;
 400dfa0:	e0bffd17 	ldw	r2,-12(fp)
 400dfa4:	00c00044 	movi	r3,1
 400dfa8:	10c00815 	stw	r3,32(r2)

  IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable); 
 400dfac:	e0bffd17 	ldw	r2,-12(fp)
 400dfb0:	10800017 	ldw	r2,0(r2)
 400dfb4:	10800104 	addi	r2,r2,4
 400dfb8:	1007883a 	mov	r3,r2
 400dfbc:	e0bffd17 	ldw	r2,-12(fp)
 400dfc0:	10800817 	ldw	r2,32(r2)
 400dfc4:	18800035 	stwio	r2,0(r3)
  
  /* register the interrupt handler */
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
  alt_ic_isr_register(irq_controller_id, irq, altera_avalon_jtag_uart_irq, 
 400dfc8:	e0bffe17 	ldw	r2,-8(fp)
 400dfcc:	e0ffff17 	ldw	r3,-4(fp)
 400dfd0:	d8000015 	stw	zero,0(sp)
 400dfd4:	e1fffd17 	ldw	r7,-12(fp)
 400dfd8:	01810074 	movhi	r6,1025
 400dfdc:	31b81104 	addi	r6,r6,-8124
 400dfe0:	180b883a 	mov	r5,r3
 400dfe4:	1009883a 	mov	r4,r2
 400dfe8:	400d0fc0 	call	400d0fc <alt_ic_isr_register>
#else
  alt_irq_register(irq, sp, altera_avalon_jtag_uart_irq);
#endif  

  /* Register an alarm to go off every second to check for presence of host */
  sp->host_inactive = 0;
 400dfec:	e0bffd17 	ldw	r2,-12(fp)
 400dff0:	10000915 	stw	zero,36(r2)

  if (alt_alarm_start(&sp->alarm, alt_ticks_per_second(), 
 400dff4:	e0bffd17 	ldw	r2,-12(fp)
 400dff8:	10800204 	addi	r2,r2,8
 * Obtain the system clock rate in ticks/s. 
 */

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_ticks_per_second (void)
{
  return _alt_tick_rate;
 400dffc:	d0e70c17 	ldw	r3,-25552(gp)
 400e000:	e1fffd17 	ldw	r7,-12(fp)
 400e004:	01810074 	movhi	r6,1025
 400e008:	31b89404 	addi	r6,r6,-7600
 400e00c:	180b883a 	mov	r5,r3
 400e010:	1009883a 	mov	r4,r2
 400e014:	400fb100 	call	400fb10 <alt_alarm_start>
 400e018:	1000040e 	bge	r2,zero,400e02c <altera_avalon_jtag_uart_init+0xa8>
    &altera_avalon_jtag_uart_timeout, sp) < 0)
  {
    /* If we can't set the alarm then record "don't know if host present" 
     * and behave as though the host is present.
     */
    sp->timeout = INT_MAX;
 400e01c:	e0fffd17 	ldw	r3,-12(fp)
 400e020:	00a00034 	movhi	r2,32768
 400e024:	10bfffc4 	addi	r2,r2,-1
 400e028:	18800115 	stw	r2,4(r3)
  }

  /* ALT_LOG - see altera_hal/HAL/inc/sys/alt_log_printf.h */ 
  ALT_LOG_JTAG_UART_ALARM_REGISTER(sp, sp->base);
}
 400e02c:	0001883a 	nop
 400e030:	e037883a 	mov	sp,fp
 400e034:	dfc00117 	ldw	ra,4(sp)
 400e038:	df000017 	ldw	fp,0(sp)
 400e03c:	dec00204 	addi	sp,sp,8
 400e040:	f800283a 	ret

0400e044 <altera_avalon_jtag_uart_irq>:
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
static void altera_avalon_jtag_uart_irq(void* context)
#else
static void altera_avalon_jtag_uart_irq(void* context, alt_u32 id)
#endif
{
 400e044:	defff804 	addi	sp,sp,-32
 400e048:	df000715 	stw	fp,28(sp)
 400e04c:	df000704 	addi	fp,sp,28
 400e050:	e13fff15 	stw	r4,-4(fp)
  altera_avalon_jtag_uart_state* sp = (altera_avalon_jtag_uart_state*) context;
 400e054:	e0bfff17 	ldw	r2,-4(fp)
 400e058:	e0bffb15 	stw	r2,-20(fp)
  unsigned int base = sp->base;
 400e05c:	e0bffb17 	ldw	r2,-20(fp)
 400e060:	10800017 	ldw	r2,0(r2)
 400e064:	e0bffc15 	stw	r2,-16(fp)
  /* ALT_LOG - see altera_hal/HAL/inc/sys/alt_log_printf.h */ 
  ALT_LOG_JTAG_UART_ISR_FUNCTION(base, sp);

  for ( ; ; )
  {
    unsigned int control = IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base);
 400e068:	e0bffc17 	ldw	r2,-16(fp)
 400e06c:	10800104 	addi	r2,r2,4
 400e070:	10800037 	ldwio	r2,0(r2)
 400e074:	e0bffd15 	stw	r2,-12(fp)

    /* Return once nothing more to do */
    if ((control & (ALTERA_AVALON_JTAG_UART_CONTROL_RI_MSK | ALTERA_AVALON_JTAG_UART_CONTROL_WI_MSK)) == 0)
 400e078:	e0bffd17 	ldw	r2,-12(fp)
 400e07c:	1080c00c 	andi	r2,r2,768
 400e080:	10006d26 	beq	r2,zero,400e238 <altera_avalon_jtag_uart_irq+0x1f4>
      break;

    if (control & ALTERA_AVALON_JTAG_UART_CONTROL_RI_MSK)
 400e084:	e0bffd17 	ldw	r2,-12(fp)
 400e088:	1080400c 	andi	r2,r2,256
 400e08c:	10003526 	beq	r2,zero,400e164 <altera_avalon_jtag_uart_irq+0x120>
    {
      /* process a read irq.  Start by assuming that there is data in the
       * receive FIFO (otherwise why would we have been interrupted?)
       */
      unsigned int data = 1 << ALTERA_AVALON_JTAG_UART_DATA_RAVAIL_OFST;
 400e090:	00800074 	movhi	r2,1
 400e094:	e0bff915 	stw	r2,-28(fp)
      for ( ; ; )
      {
        /* Check whether there is space in the buffer.  If not then we must not
         * read any characters from the buffer as they will be lost.
         */
        unsigned int next = (sp->rx_in + 1) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
 400e098:	e0bffb17 	ldw	r2,-20(fp)
 400e09c:	10800a17 	ldw	r2,40(r2)
 400e0a0:	10800044 	addi	r2,r2,1
 400e0a4:	1081ffcc 	andi	r2,r2,2047
 400e0a8:	e0bffe15 	stw	r2,-8(fp)
        if (next == sp->rx_out)
 400e0ac:	e0bffb17 	ldw	r2,-20(fp)
 400e0b0:	10c00b17 	ldw	r3,44(r2)
 400e0b4:	e0bffe17 	ldw	r2,-8(fp)
 400e0b8:	18801526 	beq	r3,r2,400e110 <altera_avalon_jtag_uart_irq+0xcc>
          break;

        /* Try to remove a character from the FIFO and find out whether there
         * are any more characters remaining.
         */
        data = IORD_ALTERA_AVALON_JTAG_UART_DATA(base);
 400e0bc:	e0bffc17 	ldw	r2,-16(fp)
 400e0c0:	10800037 	ldwio	r2,0(r2)
 400e0c4:	e0bff915 	stw	r2,-28(fp)
        
        if ((data & ALTERA_AVALON_JTAG_UART_DATA_RVALID_MSK) == 0)
 400e0c8:	e0bff917 	ldw	r2,-28(fp)
 400e0cc:	10a0000c 	andi	r2,r2,32768
 400e0d0:	10001126 	beq	r2,zero,400e118 <altera_avalon_jtag_uart_irq+0xd4>
          break;

        sp->rx_buf[sp->rx_in] = (data & ALTERA_AVALON_JTAG_UART_DATA_DATA_MSK) >> ALTERA_AVALON_JTAG_UART_DATA_DATA_OFST;
 400e0d4:	e0bffb17 	ldw	r2,-20(fp)
 400e0d8:	10800a17 	ldw	r2,40(r2)
 400e0dc:	e0fff917 	ldw	r3,-28(fp)
 400e0e0:	1809883a 	mov	r4,r3
 400e0e4:	e0fffb17 	ldw	r3,-20(fp)
 400e0e8:	1885883a 	add	r2,r3,r2
 400e0ec:	10800e04 	addi	r2,r2,56
 400e0f0:	11000005 	stb	r4,0(r2)
        sp->rx_in = (sp->rx_in + 1) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
 400e0f4:	e0bffb17 	ldw	r2,-20(fp)
 400e0f8:	10800a17 	ldw	r2,40(r2)
 400e0fc:	10800044 	addi	r2,r2,1
 400e100:	10c1ffcc 	andi	r3,r2,2047
 400e104:	e0bffb17 	ldw	r2,-20(fp)
 400e108:	10c00a15 	stw	r3,40(r2)

        /* Post an event to notify jtag_uart_read that a character has been read */
        ALT_FLAG_POST (sp->events, ALT_JTAG_UART_READ_RDY, OS_FLAG_SET);
      }
 400e10c:	003fe206 	br	400e098 <__alt_mem_SRAM+0xfbfee098>
        /* Check whether there is space in the buffer.  If not then we must not
         * read any characters from the buffer as they will be lost.
         */
        unsigned int next = (sp->rx_in + 1) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
        if (next == sp->rx_out)
          break;
 400e110:	0001883a 	nop
 400e114:	00000106 	br	400e11c <altera_avalon_jtag_uart_irq+0xd8>
         * are any more characters remaining.
         */
        data = IORD_ALTERA_AVALON_JTAG_UART_DATA(base);
        
        if ((data & ALTERA_AVALON_JTAG_UART_DATA_RVALID_MSK) == 0)
          break;
 400e118:	0001883a 	nop

        /* Post an event to notify jtag_uart_read that a character has been read */
        ALT_FLAG_POST (sp->events, ALT_JTAG_UART_READ_RDY, OS_FLAG_SET);
      }

      if (data & ALTERA_AVALON_JTAG_UART_DATA_RAVAIL_MSK)
 400e11c:	e0bff917 	ldw	r2,-28(fp)
 400e120:	10bfffec 	andhi	r2,r2,65535
 400e124:	10000f26 	beq	r2,zero,400e164 <altera_avalon_jtag_uart_irq+0x120>
      {
        /* If there is still data available here then the buffer is full 
         * so turn off receive interrupts until some space becomes available.
         */
        sp->irq_enable &= ~ALTERA_AVALON_JTAG_UART_CONTROL_RE_MSK;
 400e128:	e0bffb17 	ldw	r2,-20(fp)
 400e12c:	10c00817 	ldw	r3,32(r2)
 400e130:	00bfff84 	movi	r2,-2
 400e134:	1886703a 	and	r3,r3,r2
 400e138:	e0bffb17 	ldw	r2,-20(fp)
 400e13c:	10c00815 	stw	r3,32(r2)
        IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(base, sp->irq_enable);
 400e140:	e0bffc17 	ldw	r2,-16(fp)
 400e144:	10800104 	addi	r2,r2,4
 400e148:	1007883a 	mov	r3,r2
 400e14c:	e0bffb17 	ldw	r2,-20(fp)
 400e150:	10800817 	ldw	r2,32(r2)
 400e154:	18800035 	stwio	r2,0(r3)
        
        /* Dummy read to ensure IRQ is cleared prior to ISR completion */
        IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base);
 400e158:	e0bffc17 	ldw	r2,-16(fp)
 400e15c:	10800104 	addi	r2,r2,4
 400e160:	10800037 	ldwio	r2,0(r2)
      }
    }

    if (control & ALTERA_AVALON_JTAG_UART_CONTROL_WI_MSK)
 400e164:	e0bffd17 	ldw	r2,-12(fp)
 400e168:	1080800c 	andi	r2,r2,512
 400e16c:	103fbe26 	beq	r2,zero,400e068 <__alt_mem_SRAM+0xfbfee068>
    {
      /* process a write irq */
      unsigned int space = (control & ALTERA_AVALON_JTAG_UART_CONTROL_WSPACE_MSK) >> ALTERA_AVALON_JTAG_UART_CONTROL_WSPACE_OFST;
 400e170:	e0bffd17 	ldw	r2,-12(fp)
 400e174:	1004d43a 	srli	r2,r2,16
 400e178:	e0bffa15 	stw	r2,-24(fp)

      while (space > 0 && sp->tx_out != sp->tx_in)
 400e17c:	00001406 	br	400e1d0 <altera_avalon_jtag_uart_irq+0x18c>
      {
        IOWR_ALTERA_AVALON_JTAG_UART_DATA(base, sp->tx_buf[sp->tx_out]);
 400e180:	e0bffc17 	ldw	r2,-16(fp)
 400e184:	e0fffb17 	ldw	r3,-20(fp)
 400e188:	18c00d17 	ldw	r3,52(r3)
 400e18c:	e13ffb17 	ldw	r4,-20(fp)
 400e190:	20c7883a 	add	r3,r4,r3
 400e194:	18c20e04 	addi	r3,r3,2104
 400e198:	18c00003 	ldbu	r3,0(r3)
 400e19c:	18c03fcc 	andi	r3,r3,255
 400e1a0:	18c0201c 	xori	r3,r3,128
 400e1a4:	18ffe004 	addi	r3,r3,-128
 400e1a8:	10c00035 	stwio	r3,0(r2)

        sp->tx_out = (sp->tx_out + 1) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
 400e1ac:	e0bffb17 	ldw	r2,-20(fp)
 400e1b0:	10800d17 	ldw	r2,52(r2)
 400e1b4:	10800044 	addi	r2,r2,1
 400e1b8:	10c1ffcc 	andi	r3,r2,2047
 400e1bc:	e0bffb17 	ldw	r2,-20(fp)
 400e1c0:	10c00d15 	stw	r3,52(r2)

        /* Post an event to notify jtag_uart_write that a character has been written */
        ALT_FLAG_POST (sp->events, ALT_JTAG_UART_WRITE_RDY, OS_FLAG_SET);

        space--;
 400e1c4:	e0bffa17 	ldw	r2,-24(fp)
 400e1c8:	10bfffc4 	addi	r2,r2,-1
 400e1cc:	e0bffa15 	stw	r2,-24(fp)
    if (control & ALTERA_AVALON_JTAG_UART_CONTROL_WI_MSK)
    {
      /* process a write irq */
      unsigned int space = (control & ALTERA_AVALON_JTAG_UART_CONTROL_WSPACE_MSK) >> ALTERA_AVALON_JTAG_UART_CONTROL_WSPACE_OFST;

      while (space > 0 && sp->tx_out != sp->tx_in)
 400e1d0:	e0bffa17 	ldw	r2,-24(fp)
 400e1d4:	10000526 	beq	r2,zero,400e1ec <altera_avalon_jtag_uart_irq+0x1a8>
 400e1d8:	e0bffb17 	ldw	r2,-20(fp)
 400e1dc:	10c00d17 	ldw	r3,52(r2)
 400e1e0:	e0bffb17 	ldw	r2,-20(fp)
 400e1e4:	10800c17 	ldw	r2,48(r2)
 400e1e8:	18bfe51e 	bne	r3,r2,400e180 <__alt_mem_SRAM+0xfbfee180>
        ALT_FLAG_POST (sp->events, ALT_JTAG_UART_WRITE_RDY, OS_FLAG_SET);

        space--;
      }

      if (space > 0)
 400e1ec:	e0bffa17 	ldw	r2,-24(fp)
 400e1f0:	103f9d26 	beq	r2,zero,400e068 <__alt_mem_SRAM+0xfbfee068>
      {
        /* If we don't have any more data available then turn off the TX interrupt */
        sp->irq_enable &= ~ALTERA_AVALON_JTAG_UART_CONTROL_WE_MSK;
 400e1f4:	e0bffb17 	ldw	r2,-20(fp)
 400e1f8:	10c00817 	ldw	r3,32(r2)
 400e1fc:	00bfff44 	movi	r2,-3
 400e200:	1886703a 	and	r3,r3,r2
 400e204:	e0bffb17 	ldw	r2,-20(fp)
 400e208:	10c00815 	stw	r3,32(r2)
        IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable);
 400e20c:	e0bffb17 	ldw	r2,-20(fp)
 400e210:	10800017 	ldw	r2,0(r2)
 400e214:	10800104 	addi	r2,r2,4
 400e218:	1007883a 	mov	r3,r2
 400e21c:	e0bffb17 	ldw	r2,-20(fp)
 400e220:	10800817 	ldw	r2,32(r2)
 400e224:	18800035 	stwio	r2,0(r3)
        
        /* Dummy read to ensure IRQ is cleared prior to ISR completion */
        IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base);
 400e228:	e0bffc17 	ldw	r2,-16(fp)
 400e22c:	10800104 	addi	r2,r2,4
 400e230:	10800037 	ldwio	r2,0(r2)
      }
    }
  }
 400e234:	003f8c06 	br	400e068 <__alt_mem_SRAM+0xfbfee068>
  {
    unsigned int control = IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base);

    /* Return once nothing more to do */
    if ((control & (ALTERA_AVALON_JTAG_UART_CONTROL_RI_MSK | ALTERA_AVALON_JTAG_UART_CONTROL_WI_MSK)) == 0)
      break;
 400e238:	0001883a 	nop
        /* Dummy read to ensure IRQ is cleared prior to ISR completion */
        IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base);
      }
    }
  }
}
 400e23c:	0001883a 	nop
 400e240:	e037883a 	mov	sp,fp
 400e244:	df000017 	ldw	fp,0(sp)
 400e248:	dec00104 	addi	sp,sp,4
 400e24c:	f800283a 	ret

0400e250 <altera_avalon_jtag_uart_timeout>:
 * Timeout routine is called every second
 */

static alt_u32 
altera_avalon_jtag_uart_timeout(void* context) 
{
 400e250:	defff804 	addi	sp,sp,-32
 400e254:	df000715 	stw	fp,28(sp)
 400e258:	df000704 	addi	fp,sp,28
 400e25c:	e13ffb15 	stw	r4,-20(fp)
  altera_avalon_jtag_uart_state* sp = (altera_avalon_jtag_uart_state *) context;
 400e260:	e0bffb17 	ldw	r2,-20(fp)
 400e264:	e0bff915 	stw	r2,-28(fp)

  unsigned int control = IORD_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base);
 400e268:	e0bff917 	ldw	r2,-28(fp)
 400e26c:	10800017 	ldw	r2,0(r2)
 400e270:	10800104 	addi	r2,r2,4
 400e274:	10800037 	ldwio	r2,0(r2)
 400e278:	e0bffa15 	stw	r2,-24(fp)

  if (control & ALTERA_AVALON_JTAG_UART_CONTROL_AC_MSK)
 400e27c:	e0bffa17 	ldw	r2,-24(fp)
 400e280:	1081000c 	andi	r2,r2,1024
 400e284:	10000b26 	beq	r2,zero,400e2b4 <altera_avalon_jtag_uart_timeout+0x64>
  {
    IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable | ALTERA_AVALON_JTAG_UART_CONTROL_AC_MSK);
 400e288:	e0bff917 	ldw	r2,-28(fp)
 400e28c:	10800017 	ldw	r2,0(r2)
 400e290:	10800104 	addi	r2,r2,4
 400e294:	1007883a 	mov	r3,r2
 400e298:	e0bff917 	ldw	r2,-28(fp)
 400e29c:	10800817 	ldw	r2,32(r2)
 400e2a0:	10810014 	ori	r2,r2,1024
 400e2a4:	18800035 	stwio	r2,0(r3)
    sp->host_inactive = 0;
 400e2a8:	e0bff917 	ldw	r2,-28(fp)
 400e2ac:	10000915 	stw	zero,36(r2)
 400e2b0:	00000a06 	br	400e2dc <altera_avalon_jtag_uart_timeout+0x8c>
  }
  else if (sp->host_inactive < INT_MAX - 2) {
 400e2b4:	e0bff917 	ldw	r2,-28(fp)
 400e2b8:	10c00917 	ldw	r3,36(r2)
 400e2bc:	00a00034 	movhi	r2,32768
 400e2c0:	10bfff04 	addi	r2,r2,-4
 400e2c4:	10c00536 	bltu	r2,r3,400e2dc <altera_avalon_jtag_uart_timeout+0x8c>
    sp->host_inactive++;
 400e2c8:	e0bff917 	ldw	r2,-28(fp)
 400e2cc:	10800917 	ldw	r2,36(r2)
 400e2d0:	10c00044 	addi	r3,r2,1
 400e2d4:	e0bff917 	ldw	r2,-28(fp)
 400e2d8:	10c00915 	stw	r3,36(r2)
 400e2dc:	d0a70c17 	ldw	r2,-25552(gp)
      ALT_FLAG_POST (sp->events, ALT_JTAG_UART_TIMEOUT, OS_FLAG_SET);
    }
  }

  return alt_ticks_per_second();
}
 400e2e0:	e037883a 	mov	sp,fp
 400e2e4:	df000017 	ldw	fp,0(sp)
 400e2e8:	dec00104 	addi	sp,sp,4
 400e2ec:	f800283a 	ret

0400e2f0 <altera_avalon_jtag_uart_close>:
 * The close routine is not implemented for the small driver; instead it will
 * map to null. This is because the small driver simply waits while characters
 * are transmitted; there is no interrupt-serviced buffer to empty 
 */
int altera_avalon_jtag_uart_close(altera_avalon_jtag_uart_state* sp, int flags)
{
 400e2f0:	defffd04 	addi	sp,sp,-12
 400e2f4:	df000215 	stw	fp,8(sp)
 400e2f8:	df000204 	addi	fp,sp,8
 400e2fc:	e13ffe15 	stw	r4,-8(fp)
 400e300:	e17fff15 	stw	r5,-4(fp)
  /* 
   * Wait for all transmit data to be emptied by the JTAG UART ISR, or
   * for a host-inactivity timeout, in which case transmit data will be lost
   */
  while ( (sp->tx_out != sp->tx_in) && (sp->host_inactive < sp->timeout) ) {
 400e304:	00000506 	br	400e31c <altera_avalon_jtag_uart_close+0x2c>
    if (flags & O_NONBLOCK) {
 400e308:	e0bfff17 	ldw	r2,-4(fp)
 400e30c:	1090000c 	andi	r2,r2,16384
 400e310:	10000226 	beq	r2,zero,400e31c <altera_avalon_jtag_uart_close+0x2c>
      return -EWOULDBLOCK; 
 400e314:	00bffd44 	movi	r2,-11
 400e318:	00000b06 	br	400e348 <altera_avalon_jtag_uart_close+0x58>
{
  /* 
   * Wait for all transmit data to be emptied by the JTAG UART ISR, or
   * for a host-inactivity timeout, in which case transmit data will be lost
   */
  while ( (sp->tx_out != sp->tx_in) && (sp->host_inactive < sp->timeout) ) {
 400e31c:	e0bffe17 	ldw	r2,-8(fp)
 400e320:	10c00d17 	ldw	r3,52(r2)
 400e324:	e0bffe17 	ldw	r2,-8(fp)
 400e328:	10800c17 	ldw	r2,48(r2)
 400e32c:	18800526 	beq	r3,r2,400e344 <altera_avalon_jtag_uart_close+0x54>
 400e330:	e0bffe17 	ldw	r2,-8(fp)
 400e334:	10c00917 	ldw	r3,36(r2)
 400e338:	e0bffe17 	ldw	r2,-8(fp)
 400e33c:	10800117 	ldw	r2,4(r2)
 400e340:	18bff136 	bltu	r3,r2,400e308 <__alt_mem_SRAM+0xfbfee308>
    if (flags & O_NONBLOCK) {
      return -EWOULDBLOCK; 
    }
  }

  return 0;
 400e344:	0005883a 	mov	r2,zero
}
 400e348:	e037883a 	mov	sp,fp
 400e34c:	df000017 	ldw	fp,0(sp)
 400e350:	dec00104 	addi	sp,sp,4
 400e354:	f800283a 	ret

0400e358 <altera_avalon_jtag_uart_ioctl>:
/* ----------------------------------------------------------- */

int 
altera_avalon_jtag_uart_ioctl(altera_avalon_jtag_uart_state* sp, int req,
  void* arg)
{
 400e358:	defffa04 	addi	sp,sp,-24
 400e35c:	df000515 	stw	fp,20(sp)
 400e360:	df000504 	addi	fp,sp,20
 400e364:	e13ffd15 	stw	r4,-12(fp)
 400e368:	e17ffe15 	stw	r5,-8(fp)
 400e36c:	e1bfff15 	stw	r6,-4(fp)
  int rc = -ENOTTY;
 400e370:	00bff9c4 	movi	r2,-25
 400e374:	e0bffb15 	stw	r2,-20(fp)

  switch (req)
 400e378:	e0bffe17 	ldw	r2,-8(fp)
 400e37c:	10da8060 	cmpeqi	r3,r2,27137
 400e380:	1800031e 	bne	r3,zero,400e390 <altera_avalon_jtag_uart_ioctl+0x38>
 400e384:	109a80a0 	cmpeqi	r2,r2,27138
 400e388:	1000181e 	bne	r2,zero,400e3ec <altera_avalon_jtag_uart_ioctl+0x94>
      rc = 0;
    }
    break;

  default:
    break;
 400e38c:	00002906 	br	400e434 <altera_avalon_jtag_uart_ioctl+0xdc>

  switch (req)
  {
  case TIOCSTIMEOUT:
    /* Set the time to wait until assuming host is not connected */
    if (sp->timeout != INT_MAX)
 400e390:	e0bffd17 	ldw	r2,-12(fp)
 400e394:	10c00117 	ldw	r3,4(r2)
 400e398:	00a00034 	movhi	r2,32768
 400e39c:	10bfffc4 	addi	r2,r2,-1
 400e3a0:	18802126 	beq	r3,r2,400e428 <altera_avalon_jtag_uart_ioctl+0xd0>
    {
      int timeout = *((int *)arg);
 400e3a4:	e0bfff17 	ldw	r2,-4(fp)
 400e3a8:	10800017 	ldw	r2,0(r2)
 400e3ac:	e0bffc15 	stw	r2,-16(fp)
      sp->timeout = (timeout >= 2 && timeout < INT_MAX) ? timeout : INT_MAX - 1;
 400e3b0:	e0bffc17 	ldw	r2,-16(fp)
 400e3b4:	10800090 	cmplti	r2,r2,2
 400e3b8:	1000061e 	bne	r2,zero,400e3d4 <altera_avalon_jtag_uart_ioctl+0x7c>
 400e3bc:	e0fffc17 	ldw	r3,-16(fp)
 400e3c0:	00a00034 	movhi	r2,32768
 400e3c4:	10bfffc4 	addi	r2,r2,-1
 400e3c8:	18800226 	beq	r3,r2,400e3d4 <altera_avalon_jtag_uart_ioctl+0x7c>
 400e3cc:	e0bffc17 	ldw	r2,-16(fp)
 400e3d0:	00000206 	br	400e3dc <altera_avalon_jtag_uart_ioctl+0x84>
 400e3d4:	00a00034 	movhi	r2,32768
 400e3d8:	10bfff84 	addi	r2,r2,-2
 400e3dc:	e0fffd17 	ldw	r3,-12(fp)
 400e3e0:	18800115 	stw	r2,4(r3)
      rc = 0;
 400e3e4:	e03ffb15 	stw	zero,-20(fp)
    }
    break;
 400e3e8:	00000f06 	br	400e428 <altera_avalon_jtag_uart_ioctl+0xd0>

  case TIOCGCONNECTED:
    /* Find out whether host is connected */
    if (sp->timeout != INT_MAX)
 400e3ec:	e0bffd17 	ldw	r2,-12(fp)
 400e3f0:	10c00117 	ldw	r3,4(r2)
 400e3f4:	00a00034 	movhi	r2,32768
 400e3f8:	10bfffc4 	addi	r2,r2,-1
 400e3fc:	18800c26 	beq	r3,r2,400e430 <altera_avalon_jtag_uart_ioctl+0xd8>
    {
      *((int *)arg) = (sp->host_inactive < sp->timeout) ? 1 : 0;
 400e400:	e0bffd17 	ldw	r2,-12(fp)
 400e404:	10c00917 	ldw	r3,36(r2)
 400e408:	e0bffd17 	ldw	r2,-12(fp)
 400e40c:	10800117 	ldw	r2,4(r2)
 400e410:	1885803a 	cmpltu	r2,r3,r2
 400e414:	10c03fcc 	andi	r3,r2,255
 400e418:	e0bfff17 	ldw	r2,-4(fp)
 400e41c:	10c00015 	stw	r3,0(r2)
      rc = 0;
 400e420:	e03ffb15 	stw	zero,-20(fp)
    }
    break;
 400e424:	00000206 	br	400e430 <altera_avalon_jtag_uart_ioctl+0xd8>
    {
      int timeout = *((int *)arg);
      sp->timeout = (timeout >= 2 && timeout < INT_MAX) ? timeout : INT_MAX - 1;
      rc = 0;
    }
    break;
 400e428:	0001883a 	nop
 400e42c:	00000106 	br	400e434 <altera_avalon_jtag_uart_ioctl+0xdc>
    if (sp->timeout != INT_MAX)
    {
      *((int *)arg) = (sp->host_inactive < sp->timeout) ? 1 : 0;
      rc = 0;
    }
    break;
 400e430:	0001883a 	nop

  default:
    break;
  }

  return rc;
 400e434:	e0bffb17 	ldw	r2,-20(fp)
}
 400e438:	e037883a 	mov	sp,fp
 400e43c:	df000017 	ldw	fp,0(sp)
 400e440:	dec00104 	addi	sp,sp,4
 400e444:	f800283a 	ret

0400e448 <altera_avalon_jtag_uart_read>:
/* ----------------------------------------------------------- */

int 
altera_avalon_jtag_uart_read(altera_avalon_jtag_uart_state* sp, 
  char * buffer, int space, int flags)
{
 400e448:	defff304 	addi	sp,sp,-52
 400e44c:	dfc00c15 	stw	ra,48(sp)
 400e450:	df000b15 	stw	fp,44(sp)
 400e454:	df000b04 	addi	fp,sp,44
 400e458:	e13ffc15 	stw	r4,-16(fp)
 400e45c:	e17ffd15 	stw	r5,-12(fp)
 400e460:	e1bffe15 	stw	r6,-8(fp)
 400e464:	e1ffff15 	stw	r7,-4(fp)
  char * ptr = buffer;
 400e468:	e0bffd17 	ldw	r2,-12(fp)
 400e46c:	e0bff515 	stw	r2,-44(fp)
   * When running in a multi threaded environment, obtain the "read_lock"
   * semaphore. This ensures that reading from the device is thread-safe.
   */
  ALT_SEM_PEND (sp->read_lock, 0);

  while (space > 0)
 400e470:	00004706 	br	400e590 <altera_avalon_jtag_uart_read+0x148>
    unsigned int in, out;

    /* Read as much data as possible */
    do
    {
      in  = sp->rx_in;
 400e474:	e0bffc17 	ldw	r2,-16(fp)
 400e478:	10800a17 	ldw	r2,40(r2)
 400e47c:	e0bff715 	stw	r2,-36(fp)
      out = sp->rx_out;
 400e480:	e0bffc17 	ldw	r2,-16(fp)
 400e484:	10800b17 	ldw	r2,44(r2)
 400e488:	e0bff815 	stw	r2,-32(fp)

      if (in >= out)
 400e48c:	e0fff717 	ldw	r3,-36(fp)
 400e490:	e0bff817 	ldw	r2,-32(fp)
 400e494:	18800536 	bltu	r3,r2,400e4ac <altera_avalon_jtag_uart_read+0x64>
        n = in - out;
 400e498:	e0fff717 	ldw	r3,-36(fp)
 400e49c:	e0bff817 	ldw	r2,-32(fp)
 400e4a0:	1885c83a 	sub	r2,r3,r2
 400e4a4:	e0bff615 	stw	r2,-40(fp)
 400e4a8:	00000406 	br	400e4bc <altera_avalon_jtag_uart_read+0x74>
      else
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - out;
 400e4ac:	00c20004 	movi	r3,2048
 400e4b0:	e0bff817 	ldw	r2,-32(fp)
 400e4b4:	1885c83a 	sub	r2,r3,r2
 400e4b8:	e0bff615 	stw	r2,-40(fp)

      if (n == 0)
 400e4bc:	e0bff617 	ldw	r2,-40(fp)
 400e4c0:	10001e26 	beq	r2,zero,400e53c <altera_avalon_jtag_uart_read+0xf4>
        break; /* No more data available */

      if (n > space)
 400e4c4:	e0fffe17 	ldw	r3,-8(fp)
 400e4c8:	e0bff617 	ldw	r2,-40(fp)
 400e4cc:	1880022e 	bgeu	r3,r2,400e4d8 <altera_avalon_jtag_uart_read+0x90>
        n = space;
 400e4d0:	e0bffe17 	ldw	r2,-8(fp)
 400e4d4:	e0bff615 	stw	r2,-40(fp)

      memcpy(ptr, sp->rx_buf + out, n);
 400e4d8:	e0bffc17 	ldw	r2,-16(fp)
 400e4dc:	10c00e04 	addi	r3,r2,56
 400e4e0:	e0bff817 	ldw	r2,-32(fp)
 400e4e4:	1885883a 	add	r2,r3,r2
 400e4e8:	e1bff617 	ldw	r6,-40(fp)
 400e4ec:	100b883a 	mov	r5,r2
 400e4f0:	e13ff517 	ldw	r4,-44(fp)
 400e4f4:	40060840 	call	4006084 <memcpy>
      ptr   += n;
 400e4f8:	e0fff517 	ldw	r3,-44(fp)
 400e4fc:	e0bff617 	ldw	r2,-40(fp)
 400e500:	1885883a 	add	r2,r3,r2
 400e504:	e0bff515 	stw	r2,-44(fp)
      space -= n;
 400e508:	e0fffe17 	ldw	r3,-8(fp)
 400e50c:	e0bff617 	ldw	r2,-40(fp)
 400e510:	1885c83a 	sub	r2,r3,r2
 400e514:	e0bffe15 	stw	r2,-8(fp)

      sp->rx_out = (out + n) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
 400e518:	e0fff817 	ldw	r3,-32(fp)
 400e51c:	e0bff617 	ldw	r2,-40(fp)
 400e520:	1885883a 	add	r2,r3,r2
 400e524:	10c1ffcc 	andi	r3,r2,2047
 400e528:	e0bffc17 	ldw	r2,-16(fp)
 400e52c:	10c00b15 	stw	r3,44(r2)
    }
    while (space > 0);
 400e530:	e0bffe17 	ldw	r2,-8(fp)
 400e534:	00bfcf16 	blt	zero,r2,400e474 <__alt_mem_SRAM+0xfbfee474>
 400e538:	00000106 	br	400e540 <altera_avalon_jtag_uart_read+0xf8>
        n = in - out;
      else
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - out;

      if (n == 0)
        break; /* No more data available */
 400e53c:	0001883a 	nop
      sp->rx_out = (out + n) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
    }
    while (space > 0);

    /* If we read any data then return it */
    if (ptr != buffer)
 400e540:	e0fff517 	ldw	r3,-44(fp)
 400e544:	e0bffd17 	ldw	r2,-12(fp)
 400e548:	1880141e 	bne	r3,r2,400e59c <altera_avalon_jtag_uart_read+0x154>
      break;

    /* If in non-blocking mode then return error */
    if (flags & O_NONBLOCK)
 400e54c:	e0bfff17 	ldw	r2,-4(fp)
 400e550:	1090000c 	andi	r2,r2,16384
 400e554:	1000131e 	bne	r2,zero,400e5a4 <altera_avalon_jtag_uart_read+0x15c>
      while (in == sp->rx_in && sp->host_inactive < sp->timeout)
        ;
    }
#else
    /* No OS: Always spin */
    while (in == sp->rx_in && sp->host_inactive < sp->timeout)
 400e558:	0001883a 	nop
 400e55c:	e0bffc17 	ldw	r2,-16(fp)
 400e560:	10c00a17 	ldw	r3,40(r2)
 400e564:	e0bff717 	ldw	r2,-36(fp)
 400e568:	1880051e 	bne	r3,r2,400e580 <altera_avalon_jtag_uart_read+0x138>
 400e56c:	e0bffc17 	ldw	r2,-16(fp)
 400e570:	10c00917 	ldw	r3,36(r2)
 400e574:	e0bffc17 	ldw	r2,-16(fp)
 400e578:	10800117 	ldw	r2,4(r2)
 400e57c:	18bff736 	bltu	r3,r2,400e55c <__alt_mem_SRAM+0xfbfee55c>
      ;
#endif /* __ucosii__ */

    if (in == sp->rx_in)
 400e580:	e0bffc17 	ldw	r2,-16(fp)
 400e584:	10c00a17 	ldw	r3,40(r2)
 400e588:	e0bff717 	ldw	r2,-36(fp)
 400e58c:	18800726 	beq	r3,r2,400e5ac <altera_avalon_jtag_uart_read+0x164>
   * When running in a multi threaded environment, obtain the "read_lock"
   * semaphore. This ensures that reading from the device is thread-safe.
   */
  ALT_SEM_PEND (sp->read_lock, 0);

  while (space > 0)
 400e590:	e0bffe17 	ldw	r2,-8(fp)
 400e594:	00bfb716 	blt	zero,r2,400e474 <__alt_mem_SRAM+0xfbfee474>
 400e598:	00000506 	br	400e5b0 <altera_avalon_jtag_uart_read+0x168>
    }
    while (space > 0);

    /* If we read any data then return it */
    if (ptr != buffer)
      break;
 400e59c:	0001883a 	nop
 400e5a0:	00000306 	br	400e5b0 <altera_avalon_jtag_uart_read+0x168>

    /* If in non-blocking mode then return error */
    if (flags & O_NONBLOCK)
      break;
 400e5a4:	0001883a 	nop
 400e5a8:	00000106 	br	400e5b0 <altera_avalon_jtag_uart_read+0x168>
    while (in == sp->rx_in && sp->host_inactive < sp->timeout)
      ;
#endif /* __ucosii__ */

    if (in == sp->rx_in)
      break;
 400e5ac:	0001883a 	nop
   * semaphore so that other threads can access the buffer.
   */

  ALT_SEM_POST (sp->read_lock);

  if (ptr != buffer)
 400e5b0:	e0fff517 	ldw	r3,-44(fp)
 400e5b4:	e0bffd17 	ldw	r2,-12(fp)
 400e5b8:	18801826 	beq	r3,r2,400e61c <altera_avalon_jtag_uart_read+0x1d4>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
 400e5bc:	0005303a 	rdctl	r2,status
 400e5c0:	e0bffb15 	stw	r2,-20(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
 400e5c4:	e0fffb17 	ldw	r3,-20(fp)
 400e5c8:	00bfff84 	movi	r2,-2
 400e5cc:	1884703a 	and	r2,r3,r2
 400e5d0:	1001703a 	wrctl	status,r2
  
  return context;
 400e5d4:	e0bffb17 	ldw	r2,-20(fp)
  {
    /* If we read any data then there is space in the buffer so enable interrupts */
    context = alt_irq_disable_all();
 400e5d8:	e0bffa15 	stw	r2,-24(fp)
    sp->irq_enable |= ALTERA_AVALON_JTAG_UART_CONTROL_RE_MSK;
 400e5dc:	e0bffc17 	ldw	r2,-16(fp)
 400e5e0:	10800817 	ldw	r2,32(r2)
 400e5e4:	10c00054 	ori	r3,r2,1
 400e5e8:	e0bffc17 	ldw	r2,-16(fp)
 400e5ec:	10c00815 	stw	r3,32(r2)
    IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable);
 400e5f0:	e0bffc17 	ldw	r2,-16(fp)
 400e5f4:	10800017 	ldw	r2,0(r2)
 400e5f8:	10800104 	addi	r2,r2,4
 400e5fc:	1007883a 	mov	r3,r2
 400e600:	e0bffc17 	ldw	r2,-16(fp)
 400e604:	10800817 	ldw	r2,32(r2)
 400e608:	18800035 	stwio	r2,0(r3)
 400e60c:	e0bffa17 	ldw	r2,-24(fp)
 400e610:	e0bff915 	stw	r2,-28(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
 400e614:	e0bff917 	ldw	r2,-28(fp)
 400e618:	1001703a 	wrctl	status,r2
    alt_irq_enable_all(context);
  }

  if (ptr != buffer)
 400e61c:	e0fff517 	ldw	r3,-44(fp)
 400e620:	e0bffd17 	ldw	r2,-12(fp)
 400e624:	18800426 	beq	r3,r2,400e638 <altera_avalon_jtag_uart_read+0x1f0>
    return ptr - buffer;
 400e628:	e0fff517 	ldw	r3,-44(fp)
 400e62c:	e0bffd17 	ldw	r2,-12(fp)
 400e630:	1885c83a 	sub	r2,r3,r2
 400e634:	00000606 	br	400e650 <altera_avalon_jtag_uart_read+0x208>
  else if (flags & O_NONBLOCK)
 400e638:	e0bfff17 	ldw	r2,-4(fp)
 400e63c:	1090000c 	andi	r2,r2,16384
 400e640:	10000226 	beq	r2,zero,400e64c <altera_avalon_jtag_uart_read+0x204>
    return -EWOULDBLOCK;
 400e644:	00bffd44 	movi	r2,-11
 400e648:	00000106 	br	400e650 <altera_avalon_jtag_uart_read+0x208>
  else
    return -EIO;
 400e64c:	00bffec4 	movi	r2,-5
}
 400e650:	e037883a 	mov	sp,fp
 400e654:	dfc00117 	ldw	ra,4(sp)
 400e658:	df000017 	ldw	fp,0(sp)
 400e65c:	dec00204 	addi	sp,sp,8
 400e660:	f800283a 	ret

0400e664 <altera_avalon_jtag_uart_write>:
/* ----------------------------------------------------------- */

int 
altera_avalon_jtag_uart_write(altera_avalon_jtag_uart_state* sp, 
  const char * ptr, int count, int flags)
{
 400e664:	defff304 	addi	sp,sp,-52
 400e668:	dfc00c15 	stw	ra,48(sp)
 400e66c:	df000b15 	stw	fp,44(sp)
 400e670:	df000b04 	addi	fp,sp,44
 400e674:	e13ffc15 	stw	r4,-16(fp)
 400e678:	e17ffd15 	stw	r5,-12(fp)
 400e67c:	e1bffe15 	stw	r6,-8(fp)
 400e680:	e1ffff15 	stw	r7,-4(fp)
  /* Remove warning at optimisation level 03 by seting out to 0 */
  unsigned int in, out=0;
 400e684:	e03ff515 	stw	zero,-44(fp)
  unsigned int n;
  alt_irq_context context;

  const char * start = ptr;
 400e688:	e0bffd17 	ldw	r2,-12(fp)
 400e68c:	e0bff715 	stw	r2,-36(fp)
  ALT_SEM_PEND (sp->write_lock, 0);

  do
  {
    /* Copy as much as we can into the transmit buffer */
    while (count > 0)
 400e690:	00003706 	br	400e770 <altera_avalon_jtag_uart_write+0x10c>
    {
      /* We need a stable value of the out pointer to calculate the space available */
      in  = sp->tx_in;
 400e694:	e0bffc17 	ldw	r2,-16(fp)
 400e698:	10800c17 	ldw	r2,48(r2)
 400e69c:	e0bff915 	stw	r2,-28(fp)
      out = sp->tx_out;
 400e6a0:	e0bffc17 	ldw	r2,-16(fp)
 400e6a4:	10800d17 	ldw	r2,52(r2)
 400e6a8:	e0bff515 	stw	r2,-44(fp)

      if (in < out)
 400e6ac:	e0fff917 	ldw	r3,-28(fp)
 400e6b0:	e0bff517 	ldw	r2,-44(fp)
 400e6b4:	1880062e 	bgeu	r3,r2,400e6d0 <altera_avalon_jtag_uart_write+0x6c>
        n = out - 1 - in;
 400e6b8:	e0fff517 	ldw	r3,-44(fp)
 400e6bc:	e0bff917 	ldw	r2,-28(fp)
 400e6c0:	1885c83a 	sub	r2,r3,r2
 400e6c4:	10bfffc4 	addi	r2,r2,-1
 400e6c8:	e0bff615 	stw	r2,-40(fp)
 400e6cc:	00000b06 	br	400e6fc <altera_avalon_jtag_uart_write+0x98>
      else if (out > 0)
 400e6d0:	e0bff517 	ldw	r2,-44(fp)
 400e6d4:	10000526 	beq	r2,zero,400e6ec <altera_avalon_jtag_uart_write+0x88>
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - in;
 400e6d8:	00c20004 	movi	r3,2048
 400e6dc:	e0bff917 	ldw	r2,-28(fp)
 400e6e0:	1885c83a 	sub	r2,r3,r2
 400e6e4:	e0bff615 	stw	r2,-40(fp)
 400e6e8:	00000406 	br	400e6fc <altera_avalon_jtag_uart_write+0x98>
      else
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - 1 - in;
 400e6ec:	00c1ffc4 	movi	r3,2047
 400e6f0:	e0bff917 	ldw	r2,-28(fp)
 400e6f4:	1885c83a 	sub	r2,r3,r2
 400e6f8:	e0bff615 	stw	r2,-40(fp)

      if (n == 0)
 400e6fc:	e0bff617 	ldw	r2,-40(fp)
 400e700:	10001e26 	beq	r2,zero,400e77c <altera_avalon_jtag_uart_write+0x118>
        break;

      if (n > count)
 400e704:	e0fffe17 	ldw	r3,-8(fp)
 400e708:	e0bff617 	ldw	r2,-40(fp)
 400e70c:	1880022e 	bgeu	r3,r2,400e718 <altera_avalon_jtag_uart_write+0xb4>
        n = count;
 400e710:	e0bffe17 	ldw	r2,-8(fp)
 400e714:	e0bff615 	stw	r2,-40(fp)

      memcpy(sp->tx_buf + in, ptr, n);
 400e718:	e0bffc17 	ldw	r2,-16(fp)
 400e71c:	10c20e04 	addi	r3,r2,2104
 400e720:	e0bff917 	ldw	r2,-28(fp)
 400e724:	1885883a 	add	r2,r3,r2
 400e728:	e1bff617 	ldw	r6,-40(fp)
 400e72c:	e17ffd17 	ldw	r5,-12(fp)
 400e730:	1009883a 	mov	r4,r2
 400e734:	40060840 	call	4006084 <memcpy>
      ptr   += n;
 400e738:	e0fffd17 	ldw	r3,-12(fp)
 400e73c:	e0bff617 	ldw	r2,-40(fp)
 400e740:	1885883a 	add	r2,r3,r2
 400e744:	e0bffd15 	stw	r2,-12(fp)
      count -= n;
 400e748:	e0fffe17 	ldw	r3,-8(fp)
 400e74c:	e0bff617 	ldw	r2,-40(fp)
 400e750:	1885c83a 	sub	r2,r3,r2
 400e754:	e0bffe15 	stw	r2,-8(fp)

      sp->tx_in = (in + n) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
 400e758:	e0fff917 	ldw	r3,-28(fp)
 400e75c:	e0bff617 	ldw	r2,-40(fp)
 400e760:	1885883a 	add	r2,r3,r2
 400e764:	10c1ffcc 	andi	r3,r2,2047
 400e768:	e0bffc17 	ldw	r2,-16(fp)
 400e76c:	10c00c15 	stw	r3,48(r2)
  ALT_SEM_PEND (sp->write_lock, 0);

  do
  {
    /* Copy as much as we can into the transmit buffer */
    while (count > 0)
 400e770:	e0bffe17 	ldw	r2,-8(fp)
 400e774:	00bfc716 	blt	zero,r2,400e694 <__alt_mem_SRAM+0xfbfee694>
 400e778:	00000106 	br	400e780 <altera_avalon_jtag_uart_write+0x11c>
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - in;
      else
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - 1 - in;

      if (n == 0)
        break;
 400e77c:	0001883a 	nop
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
 400e780:	0005303a 	rdctl	r2,status
 400e784:	e0bffb15 	stw	r2,-20(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
 400e788:	e0fffb17 	ldw	r3,-20(fp)
 400e78c:	00bfff84 	movi	r2,-2
 400e790:	1884703a 	and	r2,r3,r2
 400e794:	1001703a 	wrctl	status,r2
  
  return context;
 400e798:	e0bffb17 	ldw	r2,-20(fp)
     * to enable interrupts if there is no space left in the FIFO
     *
     * For now kick the interrupt routine every time to make it transmit 
     * the data 
     */
    context = alt_irq_disable_all();
 400e79c:	e0bffa15 	stw	r2,-24(fp)
    sp->irq_enable |= ALTERA_AVALON_JTAG_UART_CONTROL_WE_MSK;
 400e7a0:	e0bffc17 	ldw	r2,-16(fp)
 400e7a4:	10800817 	ldw	r2,32(r2)
 400e7a8:	10c00094 	ori	r3,r2,2
 400e7ac:	e0bffc17 	ldw	r2,-16(fp)
 400e7b0:	10c00815 	stw	r3,32(r2)
    IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable);
 400e7b4:	e0bffc17 	ldw	r2,-16(fp)
 400e7b8:	10800017 	ldw	r2,0(r2)
 400e7bc:	10800104 	addi	r2,r2,4
 400e7c0:	1007883a 	mov	r3,r2
 400e7c4:	e0bffc17 	ldw	r2,-16(fp)
 400e7c8:	10800817 	ldw	r2,32(r2)
 400e7cc:	18800035 	stwio	r2,0(r3)
 400e7d0:	e0bffa17 	ldw	r2,-24(fp)
 400e7d4:	e0bff815 	stw	r2,-32(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
 400e7d8:	e0bff817 	ldw	r2,-32(fp)
 400e7dc:	1001703a 	wrctl	status,r2
    /* 
     * If there is any data left then either return now or block until 
     * some has been sent 
     */
    /* consider: test whether there is anything there while doing this and delay for at most 2s. */
    if (count > 0)
 400e7e0:	e0bffe17 	ldw	r2,-8(fp)
 400e7e4:	0080100e 	bge	zero,r2,400e828 <altera_avalon_jtag_uart_write+0x1c4>
    {
      if (flags & O_NONBLOCK)
 400e7e8:	e0bfff17 	ldw	r2,-4(fp)
 400e7ec:	1090000c 	andi	r2,r2,16384
 400e7f0:	1000101e 	bne	r2,zero,400e834 <altera_avalon_jtag_uart_write+0x1d0>
      /*
       * No OS present: Always wait for data to be removed from buffer.  Once
       * the interrupt routine has removed some data then we will be able to
       * insert some more.
       */
      while (out == sp->tx_out && sp->host_inactive < sp->timeout)
 400e7f4:	0001883a 	nop
 400e7f8:	e0bffc17 	ldw	r2,-16(fp)
 400e7fc:	10c00d17 	ldw	r3,52(r2)
 400e800:	e0bff517 	ldw	r2,-44(fp)
 400e804:	1880051e 	bne	r3,r2,400e81c <altera_avalon_jtag_uart_write+0x1b8>
 400e808:	e0bffc17 	ldw	r2,-16(fp)
 400e80c:	10c00917 	ldw	r3,36(r2)
 400e810:	e0bffc17 	ldw	r2,-16(fp)
 400e814:	10800117 	ldw	r2,4(r2)
 400e818:	18bff736 	bltu	r3,r2,400e7f8 <__alt_mem_SRAM+0xfbfee7f8>
        ;
#endif /* __ucosii__ */

      if  (sp->host_inactive)
 400e81c:	e0bffc17 	ldw	r2,-16(fp)
 400e820:	10800917 	ldw	r2,36(r2)
 400e824:	1000051e 	bne	r2,zero,400e83c <altera_avalon_jtag_uart_write+0x1d8>
         break;
    }
  }
  while (count > 0);
 400e828:	e0bffe17 	ldw	r2,-8(fp)
 400e82c:	00bfd016 	blt	zero,r2,400e770 <__alt_mem_SRAM+0xfbfee770>
 400e830:	00000306 	br	400e840 <altera_avalon_jtag_uart_write+0x1dc>
     */
    /* consider: test whether there is anything there while doing this and delay for at most 2s. */
    if (count > 0)
    {
      if (flags & O_NONBLOCK)
        break;
 400e834:	0001883a 	nop
 400e838:	00000106 	br	400e840 <altera_avalon_jtag_uart_write+0x1dc>
      while (out == sp->tx_out && sp->host_inactive < sp->timeout)
        ;
#endif /* __ucosii__ */

      if  (sp->host_inactive)
         break;
 400e83c:	0001883a 	nop
   * Now that access to the circular buffer is complete, release the write
   * semaphore so that other threads can access the buffer.
   */
  ALT_SEM_POST (sp->write_lock);

  if (ptr != start)
 400e840:	e0fffd17 	ldw	r3,-12(fp)
 400e844:	e0bff717 	ldw	r2,-36(fp)
 400e848:	18800426 	beq	r3,r2,400e85c <altera_avalon_jtag_uart_write+0x1f8>
    return ptr - start;
 400e84c:	e0fffd17 	ldw	r3,-12(fp)
 400e850:	e0bff717 	ldw	r2,-36(fp)
 400e854:	1885c83a 	sub	r2,r3,r2
 400e858:	00000606 	br	400e874 <altera_avalon_jtag_uart_write+0x210>
  else if (flags & O_NONBLOCK)
 400e85c:	e0bfff17 	ldw	r2,-4(fp)
 400e860:	1090000c 	andi	r2,r2,16384
 400e864:	10000226 	beq	r2,zero,400e870 <altera_avalon_jtag_uart_write+0x20c>
    return -EWOULDBLOCK;
 400e868:	00bffd44 	movi	r2,-11
 400e86c:	00000106 	br	400e874 <altera_avalon_jtag_uart_write+0x210>
    sp->tx_out = sp->tx_in = 0;
    return ptr - start + count;
  }
#endif
  else
    return -EIO; /* Host not connected */
 400e870:	00bffec4 	movi	r2,-5
}
 400e874:	e037883a 	mov	sp,fp
 400e878:	dfc00117 	ldw	ra,4(sp)
 400e87c:	df000017 	ldw	fp,0(sp)
 400e880:	dec00204 	addi	sp,sp,8
 400e884:	f800283a 	ret

0400e888 <alt_avalon_timer_sc_irq>:
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
static void alt_avalon_timer_sc_irq (void* base)
#else
static void alt_avalon_timer_sc_irq (void* base, alt_u32 id)
#endif
{
 400e888:	defffa04 	addi	sp,sp,-24
 400e88c:	dfc00515 	stw	ra,20(sp)
 400e890:	df000415 	stw	fp,16(sp)
 400e894:	df000404 	addi	fp,sp,16
 400e898:	e13fff15 	stw	r4,-4(fp)
  alt_irq_context cpu_sr;
  
  /* clear the interrupt */
  IOWR_ALTERA_AVALON_TIMER_STATUS (base, 0);
 400e89c:	0007883a 	mov	r3,zero
 400e8a0:	e0bfff17 	ldw	r2,-4(fp)
 400e8a4:	10c00035 	stwio	r3,0(r2)
  /* 
   * Dummy read to ensure IRQ is negated before the ISR returns.
   * The control register is read because reading the status
   * register has side-effects per the register map documentation.
   */
  IORD_ALTERA_AVALON_TIMER_CONTROL (base);
 400e8a8:	e0bfff17 	ldw	r2,-4(fp)
 400e8ac:	10800104 	addi	r2,r2,4
 400e8b0:	10800037 	ldwio	r2,0(r2)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
 400e8b4:	0005303a 	rdctl	r2,status
 400e8b8:	e0bffd15 	stw	r2,-12(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
 400e8bc:	e0fffd17 	ldw	r3,-12(fp)
 400e8c0:	00bfff84 	movi	r2,-2
 400e8c4:	1884703a 	and	r2,r3,r2
 400e8c8:	1001703a 	wrctl	status,r2
  
  return context;
 400e8cc:	e0bffd17 	ldw	r2,-12(fp)

  /* 
   * Notify the system of a clock tick. disable interrupts 
   * during this time to safely support ISR preemption
   */
  cpu_sr = alt_irq_disable_all();
 400e8d0:	e0bffc15 	stw	r2,-16(fp)
  alt_tick ();
 400e8d4:	40103b40 	call	40103b4 <alt_tick>
 400e8d8:	e0bffc17 	ldw	r2,-16(fp)
 400e8dc:	e0bffe15 	stw	r2,-8(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
 400e8e0:	e0bffe17 	ldw	r2,-8(fp)
 400e8e4:	1001703a 	wrctl	status,r2
  alt_irq_enable_all(cpu_sr);
}
 400e8e8:	0001883a 	nop
 400e8ec:	e037883a 	mov	sp,fp
 400e8f0:	dfc00117 	ldw	ra,4(sp)
 400e8f4:	df000017 	ldw	fp,0(sp)
 400e8f8:	dec00204 	addi	sp,sp,8
 400e8fc:	f800283a 	ret

0400e900 <alt_avalon_timer_sc_init>:
 * auto-generated alt_sys_init() function.
 */

void alt_avalon_timer_sc_init (void* base, alt_u32 irq_controller_id, 
                                alt_u32 irq, alt_u32 freq)
{
 400e900:	defff804 	addi	sp,sp,-32
 400e904:	dfc00715 	stw	ra,28(sp)
 400e908:	df000615 	stw	fp,24(sp)
 400e90c:	df000604 	addi	fp,sp,24
 400e910:	e13ffc15 	stw	r4,-16(fp)
 400e914:	e17ffd15 	stw	r5,-12(fp)
 400e918:	e1bffe15 	stw	r6,-8(fp)
 400e91c:	e1ffff15 	stw	r7,-4(fp)
 400e920:	e0bfff17 	ldw	r2,-4(fp)
 400e924:	e0bffb15 	stw	r2,-20(fp)
 * in order to initialise the value of the clock frequency.
 */

static ALT_INLINE int ALT_ALWAYS_INLINE alt_sysclk_init (alt_u32 nticks)
{
  if (! _alt_tick_rate)
 400e928:	d0a70c17 	ldw	r2,-25552(gp)
 400e92c:	1000021e 	bne	r2,zero,400e938 <alt_avalon_timer_sc_init+0x38>
  {
    _alt_tick_rate = nticks;
 400e930:	e0bffb17 	ldw	r2,-20(fp)
 400e934:	d0a70c15 	stw	r2,-25552(gp)
  
  alt_sysclk_init (freq);
  
  /* set to free running mode */
  
  IOWR_ALTERA_AVALON_TIMER_CONTROL (base, 
 400e938:	e0bffc17 	ldw	r2,-16(fp)
 400e93c:	10800104 	addi	r2,r2,4
 400e940:	00c001c4 	movi	r3,7
 400e944:	10c00035 	stwio	r3,0(r2)
            ALTERA_AVALON_TIMER_CONTROL_CONT_MSK |
            ALTERA_AVALON_TIMER_CONTROL_START_MSK);

  /* register the interrupt handler, and enable the interrupt */
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
  alt_ic_isr_register(irq_controller_id, irq, alt_avalon_timer_sc_irq, 
 400e948:	d8000015 	stw	zero,0(sp)
 400e94c:	e1fffc17 	ldw	r7,-16(fp)
 400e950:	01810074 	movhi	r6,1025
 400e954:	31ba2204 	addi	r6,r6,-6008
 400e958:	e17ffe17 	ldw	r5,-8(fp)
 400e95c:	e13ffd17 	ldw	r4,-12(fp)
 400e960:	400d0fc0 	call	400d0fc <alt_ic_isr_register>
                      base, NULL);
#else
  alt_irq_register (irq, base, alt_avalon_timer_sc_irq);
#endif  
}
 400e964:	0001883a 	nop
 400e968:	e037883a 	mov	sp,fp
 400e96c:	dfc00117 	ldw	ra,4(sp)
 400e970:	df000017 	ldw	fp,0(sp)
 400e974:	dec00204 	addi	sp,sp,8
 400e978:	f800283a 	ret

0400e97c <alt_up_char_buffer_init>:
#include <priv/alt_file.h>

#include "altera_up_avalon_video_character_buffer_with_dma.h"
#include "altera_up_avalon_video_character_buffer_with_dma_regs.h"

void alt_up_char_buffer_init(alt_up_char_buffer_dev *char_buffer) {
 400e97c:	defffc04 	addi	sp,sp,-16
 400e980:	dfc00315 	stw	ra,12(sp)
 400e984:	df000215 	stw	fp,8(sp)
 400e988:	df000204 	addi	fp,sp,8
 400e98c:	e13fff15 	stw	r4,-4(fp)
	char * name;
	name = (char *) char_buffer->dev.name;
 400e990:	e0bfff17 	ldw	r2,-4(fp)
 400e994:	10800217 	ldw	r2,8(r2)
 400e998:	e0bffe15 	stw	r2,-8(fp)

	for ( ; (*name) != '\0'; name++) {
 400e99c:	00000b06 	br	400e9cc <alt_up_char_buffer_init+0x50>
		if (strcmp(name, "_avalon_char_buffer_slave") == 0) {
 400e9a0:	01410074 	movhi	r5,1025
 400e9a4:	2943b504 	addi	r5,r5,3796
 400e9a8:	e13ffe17 	ldw	r4,-8(fp)
 400e9ac:	4007bb40 	call	4007bb4 <strcmp>
 400e9b0:	1000031e 	bne	r2,zero,400e9c0 <alt_up_char_buffer_init+0x44>
			(*name) = '\0';
 400e9b4:	e0bffe17 	ldw	r2,-8(fp)
 400e9b8:	10000005 	stb	zero,0(r2)
			break;
 400e9bc:	00000906 	br	400e9e4 <alt_up_char_buffer_init+0x68>

void alt_up_char_buffer_init(alt_up_char_buffer_dev *char_buffer) {
	char * name;
	name = (char *) char_buffer->dev.name;

	for ( ; (*name) != '\0'; name++) {
 400e9c0:	e0bffe17 	ldw	r2,-8(fp)
 400e9c4:	10800044 	addi	r2,r2,1
 400e9c8:	e0bffe15 	stw	r2,-8(fp)
 400e9cc:	e0bffe17 	ldw	r2,-8(fp)
 400e9d0:	10800003 	ldbu	r2,0(r2)
 400e9d4:	10803fcc 	andi	r2,r2,255
 400e9d8:	1080201c 	xori	r2,r2,128
 400e9dc:	10bfe004 	addi	r2,r2,-128
 400e9e0:	103fef1e 	bne	r2,zero,400e9a0 <__alt_mem_SRAM+0xfbfee9a0>
			(*name) = '\0';
			break;
		}
	}
	
	return;
 400e9e4:	0001883a 	nop
}
 400e9e8:	e037883a 	mov	sp,fp
 400e9ec:	dfc00117 	ldw	ra,4(sp)
 400e9f0:	df000017 	ldw	fp,0(sp)
 400e9f4:	dec00204 	addi	sp,sp,8
 400e9f8:	f800283a 	ret

0400e9fc <alt_up_char_buffer_open_dev>:

alt_up_char_buffer_dev* alt_up_char_buffer_open_dev(const char* name) {
 400e9fc:	defffc04 	addi	sp,sp,-16
 400ea00:	dfc00315 	stw	ra,12(sp)
 400ea04:	df000215 	stw	fp,8(sp)
 400ea08:	df000204 	addi	fp,sp,8
 400ea0c:	e13fff15 	stw	r4,-4(fp)
  // find the device from the device list 
  // (see altera_hal/HAL/inc/priv/alt_file.h 
  // and altera_hal/HAL/src/alt_find_dev.c 
  // for details)
  alt_up_char_buffer_dev *dev = (alt_up_char_buffer_dev *)alt_find_dev(name, &alt_dev_list);
 400ea10:	d1600804 	addi	r5,gp,-32736
 400ea14:	e13fff17 	ldw	r4,-4(fp)
 400ea18:	400fe240 	call	400fe24 <alt_find_dev>
 400ea1c:	e0bffe15 	stw	r2,-8(fp)

  return dev;
 400ea20:	e0bffe17 	ldw	r2,-8(fp)
}
 400ea24:	e037883a 	mov	sp,fp
 400ea28:	dfc00117 	ldw	ra,4(sp)
 400ea2c:	df000017 	ldw	fp,0(sp)
 400ea30:	dec00204 	addi	sp,sp,8
 400ea34:	f800283a 	ret

0400ea38 <alt_up_char_buffer_draw>:

int alt_up_char_buffer_draw(alt_up_char_buffer_dev *char_buffer, unsigned char ch, 
	unsigned int x, unsigned int y) {
 400ea38:	defffa04 	addi	sp,sp,-24
 400ea3c:	df000515 	stw	fp,20(sp)
 400ea40:	df000504 	addi	fp,sp,20
 400ea44:	e13ffc15 	stw	r4,-16(fp)
 400ea48:	2805883a 	mov	r2,r5
 400ea4c:	e1bffe15 	stw	r6,-8(fp)
 400ea50:	e1ffff15 	stw	r7,-4(fp)
 400ea54:	e0bffd05 	stb	r2,-12(fp)
	// boundary check
	if (x >= char_buffer->x_resolution || y >= char_buffer->y_resolution )
 400ea58:	e0bffc17 	ldw	r2,-16(fp)
 400ea5c:	10800c17 	ldw	r2,48(r2)
 400ea60:	e0fffe17 	ldw	r3,-8(fp)
 400ea64:	1880042e 	bgeu	r3,r2,400ea78 <alt_up_char_buffer_draw+0x40>
 400ea68:	e0bffc17 	ldw	r2,-16(fp)
 400ea6c:	10800d17 	ldw	r2,52(r2)
 400ea70:	e0ffff17 	ldw	r3,-4(fp)
 400ea74:	18800236 	bltu	r3,r2,400ea80 <alt_up_char_buffer_draw+0x48>
		return -1;
 400ea78:	00bfffc4 	movi	r2,-1
 400ea7c:	00001d06 	br	400eaf4 <alt_up_char_buffer_draw+0xbc>
	
	unsigned int addr = 0;
 400ea80:	e03ffb15 	stw	zero,-20(fp)
	addr |= ((x & char_buffer->x_coord_mask) << char_buffer->x_coord_offset);
 400ea84:	e0bffc17 	ldw	r2,-16(fp)
 400ea88:	10c00f17 	ldw	r3,60(r2)
 400ea8c:	e0bffe17 	ldw	r2,-8(fp)
 400ea90:	1886703a 	and	r3,r3,r2
 400ea94:	e0bffc17 	ldw	r2,-16(fp)
 400ea98:	10800e17 	ldw	r2,56(r2)
 400ea9c:	1884983a 	sll	r2,r3,r2
 400eaa0:	e0fffb17 	ldw	r3,-20(fp)
 400eaa4:	1884b03a 	or	r2,r3,r2
 400eaa8:	e0bffb15 	stw	r2,-20(fp)
	addr |= ((y & char_buffer->y_coord_mask) << char_buffer->y_coord_offset);
 400eaac:	e0bffc17 	ldw	r2,-16(fp)
 400eab0:	10c01117 	ldw	r3,68(r2)
 400eab4:	e0bfff17 	ldw	r2,-4(fp)
 400eab8:	1886703a 	and	r3,r3,r2
 400eabc:	e0bffc17 	ldw	r2,-16(fp)
 400eac0:	10801017 	ldw	r2,64(r2)
 400eac4:	1884983a 	sll	r2,r3,r2
 400eac8:	e0fffb17 	ldw	r3,-20(fp)
 400eacc:	1884b03a 	or	r2,r3,r2
 400ead0:	e0bffb15 	stw	r2,-20(fp)
	IOWR_8DIRECT(char_buffer->buffer_base, addr, ch);
 400ead4:	e0bffc17 	ldw	r2,-16(fp)
 400ead8:	10c00b17 	ldw	r3,44(r2)
 400eadc:	e0bffb17 	ldw	r2,-20(fp)
 400eae0:	1885883a 	add	r2,r3,r2
 400eae4:	1007883a 	mov	r3,r2
 400eae8:	e0bffd03 	ldbu	r2,-12(fp)
 400eaec:	18800025 	stbio	r2,0(r3)

	return 0;
 400eaf0:	0005883a 	mov	r2,zero
}
 400eaf4:	e037883a 	mov	sp,fp
 400eaf8:	df000017 	ldw	fp,0(sp)
 400eafc:	dec00104 	addi	sp,sp,4
 400eb00:	f800283a 	ret

0400eb04 <alt_up_char_buffer_string>:

int alt_up_char_buffer_string(alt_up_char_buffer_dev *char_buffer, const char *ptr, 
	unsigned int x, unsigned int y) {
 400eb04:	defffa04 	addi	sp,sp,-24
 400eb08:	df000515 	stw	fp,20(sp)
 400eb0c:	df000504 	addi	fp,sp,20
 400eb10:	e13ffc15 	stw	r4,-16(fp)
 400eb14:	e17ffd15 	stw	r5,-12(fp)
 400eb18:	e1bffe15 	stw	r6,-8(fp)
 400eb1c:	e1ffff15 	stw	r7,-4(fp)
	// boundary check
	if (x >= char_buffer->x_resolution || y >= char_buffer->y_resolution )
 400eb20:	e0bffc17 	ldw	r2,-16(fp)
 400eb24:	10800c17 	ldw	r2,48(r2)
 400eb28:	e0fffe17 	ldw	r3,-8(fp)
 400eb2c:	1880042e 	bgeu	r3,r2,400eb40 <alt_up_char_buffer_string+0x3c>
 400eb30:	e0bffc17 	ldw	r2,-16(fp)
 400eb34:	10800d17 	ldw	r2,52(r2)
 400eb38:	e0ffff17 	ldw	r3,-4(fp)
 400eb3c:	18800236 	bltu	r3,r2,400eb48 <alt_up_char_buffer_string+0x44>
		return -1;
 400eb40:	00bfffc4 	movi	r2,-1
 400eb44:	00002a06 	br	400ebf0 <alt_up_char_buffer_string+0xec>
	
	unsigned int offset = 0;
 400eb48:	e03ffb15 	stw	zero,-20(fp)
	offset = (y << char_buffer->y_coord_offset) + x;
 400eb4c:	e0bffc17 	ldw	r2,-16(fp)
 400eb50:	10801017 	ldw	r2,64(r2)
 400eb54:	e0ffff17 	ldw	r3,-4(fp)
 400eb58:	1886983a 	sll	r3,r3,r2
 400eb5c:	e0bffe17 	ldw	r2,-8(fp)
 400eb60:	1885883a 	add	r2,r3,r2
 400eb64:	e0bffb15 	stw	r2,-20(fp)

	while ( *ptr )
 400eb68:	00001a06 	br	400ebd4 <alt_up_char_buffer_string+0xd0>
	{
		IOWR_8DIRECT(char_buffer->buffer_base, offset, *ptr);
 400eb6c:	e0bffc17 	ldw	r2,-16(fp)
 400eb70:	10c00b17 	ldw	r3,44(r2)
 400eb74:	e0bffb17 	ldw	r2,-20(fp)
 400eb78:	1885883a 	add	r2,r3,r2
 400eb7c:	1007883a 	mov	r3,r2
 400eb80:	e0bffd17 	ldw	r2,-12(fp)
 400eb84:	10800003 	ldbu	r2,0(r2)
 400eb88:	10803fcc 	andi	r2,r2,255
 400eb8c:	1080201c 	xori	r2,r2,128
 400eb90:	10bfe004 	addi	r2,r2,-128
 400eb94:	18800025 	stbio	r2,0(r3)
		++ptr;
 400eb98:	e0bffd17 	ldw	r2,-12(fp)
 400eb9c:	10800044 	addi	r2,r2,1
 400eba0:	e0bffd15 	stw	r2,-12(fp)
		if (++x >= char_buffer->x_resolution)
 400eba4:	e0bffe17 	ldw	r2,-8(fp)
 400eba8:	10800044 	addi	r2,r2,1
 400ebac:	e0bffe15 	stw	r2,-8(fp)
 400ebb0:	e0bffc17 	ldw	r2,-16(fp)
 400ebb4:	10800c17 	ldw	r2,48(r2)
 400ebb8:	e0fffe17 	ldw	r3,-8(fp)
 400ebbc:	18800236 	bltu	r3,r2,400ebc8 <alt_up_char_buffer_string+0xc4>
			return -1;
 400ebc0:	00bfffc4 	movi	r2,-1
 400ebc4:	00000a06 	br	400ebf0 <alt_up_char_buffer_string+0xec>
		++offset;
 400ebc8:	e0bffb17 	ldw	r2,-20(fp)
 400ebcc:	10800044 	addi	r2,r2,1
 400ebd0:	e0bffb15 	stw	r2,-20(fp)
		return -1;
	
	unsigned int offset = 0;
	offset = (y << char_buffer->y_coord_offset) + x;

	while ( *ptr )
 400ebd4:	e0bffd17 	ldw	r2,-12(fp)
 400ebd8:	10800003 	ldbu	r2,0(r2)
 400ebdc:	10803fcc 	andi	r2,r2,255
 400ebe0:	1080201c 	xori	r2,r2,128
 400ebe4:	10bfe004 	addi	r2,r2,-128
 400ebe8:	103fe01e 	bne	r2,zero,400eb6c <__alt_mem_SRAM+0xfbfeeb6c>
		++ptr;
		if (++x >= char_buffer->x_resolution)
			return -1;
		++offset;
	}
	return 0;
 400ebec:	0005883a 	mov	r2,zero
}
 400ebf0:	e037883a 	mov	sp,fp
 400ebf4:	df000017 	ldw	fp,0(sp)
 400ebf8:	dec00104 	addi	sp,sp,4
 400ebfc:	f800283a 	ret

0400ec00 <alt_up_char_buffer_clear>:

int alt_up_char_buffer_clear(alt_up_char_buffer_dev *char_buffer) {
 400ec00:	defffe04 	addi	sp,sp,-8
 400ec04:	df000115 	stw	fp,4(sp)
 400ec08:	df000104 	addi	fp,sp,4
 400ec0c:	e13fff15 	stw	r4,-4(fp)
	IOWR_ALT_UP_CHAR_BUFFER_CLR_SCRN(char_buffer->ctrl_reg_base, 1);
 400ec10:	e0bfff17 	ldw	r2,-4(fp)
 400ec14:	10800a17 	ldw	r2,40(r2)
 400ec18:	10800084 	addi	r2,r2,2
 400ec1c:	1007883a 	mov	r3,r2
 400ec20:	00800044 	movi	r2,1
 400ec24:	18800025 	stbio	r2,0(r3)
	while ((IORD_ALT_UP_CHAR_BUFFER_CLR_SCRN(char_buffer->ctrl_reg_base) & ALT_UP_CHAR_BUFFER_CLR_SCRN_MSK) >> ALT_UP_CHAR_BUFFER_CLR_SCRN_OFST);
 400ec28:	0001883a 	nop
 400ec2c:	e0bfff17 	ldw	r2,-4(fp)
 400ec30:	10800a17 	ldw	r2,40(r2)
 400ec34:	10800084 	addi	r2,r2,2
 400ec38:	10800023 	ldbuio	r2,0(r2)
 400ec3c:	10803fcc 	andi	r2,r2,255
 400ec40:	1080004c 	andi	r2,r2,1
 400ec44:	103ff91e 	bne	r2,zero,400ec2c <__alt_mem_SRAM+0xfbfeec2c>
	return 0;
 400ec48:	0005883a 	mov	r2,zero
}
 400ec4c:	e037883a 	mov	sp,fp
 400ec50:	df000017 	ldw	fp,0(sp)
 400ec54:	dec00104 	addi	sp,sp,4
 400ec58:	f800283a 	ret

0400ec5c <alt_up_pixel_buffer_dma_open_dev>:

#include "altera_up_avalon_video_pixel_buffer_dma.h"

#define ABS(x)	((x >= 0) ? (x) : (-(x)))

alt_up_pixel_buffer_dma_dev* alt_up_pixel_buffer_dma_open_dev(const char* name) {
 400ec5c:	defffc04 	addi	sp,sp,-16
 400ec60:	dfc00315 	stw	ra,12(sp)
 400ec64:	df000215 	stw	fp,8(sp)
 400ec68:	df000204 	addi	fp,sp,8
 400ec6c:	e13fff15 	stw	r4,-4(fp)
  // find the device from the device list 
  // (see altera_hal/HAL/inc/priv/alt_file.h 
  // and altera_hal/HAL/src/alt_find_dev.c 
  // for details)
  alt_up_pixel_buffer_dma_dev *dev = (alt_up_pixel_buffer_dma_dev*)alt_find_dev(name, &alt_dev_list);
 400ec70:	d1600804 	addi	r5,gp,-32736
 400ec74:	e13fff17 	ldw	r4,-4(fp)
 400ec78:	400fe240 	call	400fe24 <alt_find_dev>
 400ec7c:	e0bffe15 	stw	r2,-8(fp)

  return dev;
 400ec80:	e0bffe17 	ldw	r2,-8(fp)
}
 400ec84:	e037883a 	mov	sp,fp
 400ec88:	dfc00117 	ldw	ra,4(sp)
 400ec8c:	df000017 	ldw	fp,0(sp)
 400ec90:	dec00204 	addi	sp,sp,8
 400ec94:	f800283a 	ret

0400ec98 <alt_up_pixel_buffer_dma_draw>:

int alt_up_pixel_buffer_dma_draw(alt_up_pixel_buffer_dma_dev *pixel_buffer, unsigned int color, unsigned int x, unsigned int y)
/* This function draws a pixel to the back buffer.
 */
{
 400ec98:	defffa04 	addi	sp,sp,-24
 400ec9c:	df000515 	stw	fp,20(sp)
 400eca0:	df000504 	addi	fp,sp,20
 400eca4:	e13ffc15 	stw	r4,-16(fp)
 400eca8:	e17ffd15 	stw	r5,-12(fp)
 400ecac:	e1bffe15 	stw	r6,-8(fp)
 400ecb0:	e1ffff15 	stw	r7,-4(fp)
	// boundary check
	if (x >= pixel_buffer->x_resolution || y >= pixel_buffer->y_resolution )
 400ecb4:	e0bffc17 	ldw	r2,-16(fp)
 400ecb8:	10800f17 	ldw	r2,60(r2)
 400ecbc:	e0fffe17 	ldw	r3,-8(fp)
 400ecc0:	1880042e 	bgeu	r3,r2,400ecd4 <alt_up_pixel_buffer_dma_draw+0x3c>
 400ecc4:	e0bffc17 	ldw	r2,-16(fp)
 400ecc8:	10801017 	ldw	r2,64(r2)
 400eccc:	e0ffff17 	ldw	r3,-4(fp)
 400ecd0:	18800236 	bltu	r3,r2,400ecdc <alt_up_pixel_buffer_dma_draw+0x44>
		return -1;
 400ecd4:	00bfffc4 	movi	r2,-1
 400ecd8:	00005006 	br	400ee1c <alt_up_pixel_buffer_dma_draw+0x184>

	unsigned int addr = 0;
 400ecdc:	e03ffb15 	stw	zero,-20(fp)
	/* Check the mode VGA Pixel Buffer is using. */
	if (pixel_buffer->addressing_mode == ALT_UP_PIXEL_BUFFER_XY_ADDRESS_MODE) {
 400ece0:	e0bffc17 	ldw	r2,-16(fp)
 400ece4:	10800d17 	ldw	r2,52(r2)
 400ece8:	1000151e 	bne	r2,zero,400ed40 <alt_up_pixel_buffer_dma_draw+0xa8>
		/* For X-Y addressing mode, the address format is | unused | Y | X |. So shift bits for coordinates X and Y into their respective locations. */
		addr += ((x & pixel_buffer->x_coord_mask) << pixel_buffer->x_coord_offset);
 400ecec:	e0bffc17 	ldw	r2,-16(fp)
 400ecf0:	10c01217 	ldw	r3,72(r2)
 400ecf4:	e0bffe17 	ldw	r2,-8(fp)
 400ecf8:	1886703a 	and	r3,r3,r2
 400ecfc:	e0bffc17 	ldw	r2,-16(fp)
 400ed00:	10801117 	ldw	r2,68(r2)
 400ed04:	1884983a 	sll	r2,r3,r2
 400ed08:	e0fffb17 	ldw	r3,-20(fp)
 400ed0c:	1885883a 	add	r2,r3,r2
 400ed10:	e0bffb15 	stw	r2,-20(fp)
		addr += ((y & pixel_buffer->y_coord_mask) << pixel_buffer->y_coord_offset);
 400ed14:	e0bffc17 	ldw	r2,-16(fp)
 400ed18:	10c01417 	ldw	r3,80(r2)
 400ed1c:	e0bfff17 	ldw	r2,-4(fp)
 400ed20:	1886703a 	and	r3,r3,r2
 400ed24:	e0bffc17 	ldw	r2,-16(fp)
 400ed28:	10801317 	ldw	r2,76(r2)
 400ed2c:	1884983a 	sll	r2,r3,r2
 400ed30:	e0fffb17 	ldw	r3,-20(fp)
 400ed34:	1885883a 	add	r2,r3,r2
 400ed38:	e0bffb15 	stw	r2,-20(fp)
 400ed3c:	00001706 	br	400ed9c <alt_up_pixel_buffer_dma_draw+0x104>
	} else {
		/* In a consecutive addressing mode, the pixels are stored in consecutive memory locations. So the address of a pixel at (x,y) can be computed as
		 * (y*x_resolution + x).*/
		addr += ((x & pixel_buffer->x_coord_mask) << pixel_buffer->x_coord_offset);
 400ed40:	e0bffc17 	ldw	r2,-16(fp)
 400ed44:	10c01217 	ldw	r3,72(r2)
 400ed48:	e0bffe17 	ldw	r2,-8(fp)
 400ed4c:	1886703a 	and	r3,r3,r2
 400ed50:	e0bffc17 	ldw	r2,-16(fp)
 400ed54:	10801117 	ldw	r2,68(r2)
 400ed58:	1884983a 	sll	r2,r3,r2
 400ed5c:	e0fffb17 	ldw	r3,-20(fp)
 400ed60:	1885883a 	add	r2,r3,r2
 400ed64:	e0bffb15 	stw	r2,-20(fp)
		addr += (((y & pixel_buffer->y_coord_mask) * pixel_buffer->x_resolution) << pixel_buffer->x_coord_offset);
 400ed68:	e0bffc17 	ldw	r2,-16(fp)
 400ed6c:	10c01417 	ldw	r3,80(r2)
 400ed70:	e0bfff17 	ldw	r2,-4(fp)
 400ed74:	1886703a 	and	r3,r3,r2
 400ed78:	e0bffc17 	ldw	r2,-16(fp)
 400ed7c:	10800f17 	ldw	r2,60(r2)
 400ed80:	1887383a 	mul	r3,r3,r2
 400ed84:	e0bffc17 	ldw	r2,-16(fp)
 400ed88:	10801117 	ldw	r2,68(r2)
 400ed8c:	1884983a 	sll	r2,r3,r2
 400ed90:	e0fffb17 	ldw	r3,-20(fp)
 400ed94:	1885883a 	add	r2,r3,r2
 400ed98:	e0bffb15 	stw	r2,-20(fp)
	}
	/* Now, depending on the color depth, write the pixel color to the specified memory location. */
	if (pixel_buffer->color_mode == ALT_UP_8BIT_COLOR_MODE) {
 400ed9c:	e0bffc17 	ldw	r2,-16(fp)
 400eda0:	10800e17 	ldw	r2,56(r2)
 400eda4:	10800058 	cmpnei	r2,r2,1
 400eda8:	1000081e 	bne	r2,zero,400edcc <alt_up_pixel_buffer_dma_draw+0x134>
		IOWR_8DIRECT(pixel_buffer->back_buffer_start_address, addr, color);
 400edac:	e0bffc17 	ldw	r2,-16(fp)
 400edb0:	10c00c17 	ldw	r3,48(r2)
 400edb4:	e0bffb17 	ldw	r2,-20(fp)
 400edb8:	1885883a 	add	r2,r3,r2
 400edbc:	1007883a 	mov	r3,r2
 400edc0:	e0bffd17 	ldw	r2,-12(fp)
 400edc4:	18800025 	stbio	r2,0(r3)
 400edc8:	00001306 	br	400ee18 <alt_up_pixel_buffer_dma_draw+0x180>
	} else if (pixel_buffer->color_mode == ALT_UP_16BIT_COLOR_MODE) {
 400edcc:	e0bffc17 	ldw	r2,-16(fp)
 400edd0:	10800e17 	ldw	r2,56(r2)
 400edd4:	10800098 	cmpnei	r2,r2,2
 400edd8:	1000081e 	bne	r2,zero,400edfc <alt_up_pixel_buffer_dma_draw+0x164>
		IOWR_16DIRECT(pixel_buffer->back_buffer_start_address, addr, color);
 400eddc:	e0bffc17 	ldw	r2,-16(fp)
 400ede0:	10c00c17 	ldw	r3,48(r2)
 400ede4:	e0bffb17 	ldw	r2,-20(fp)
 400ede8:	1885883a 	add	r2,r3,r2
 400edec:	1007883a 	mov	r3,r2
 400edf0:	e0bffd17 	ldw	r2,-12(fp)
 400edf4:	1880002d 	sthio	r2,0(r3)
 400edf8:	00000706 	br	400ee18 <alt_up_pixel_buffer_dma_draw+0x180>
	} else {
		IOWR_32DIRECT(pixel_buffer->back_buffer_start_address, addr, color);
 400edfc:	e0bffc17 	ldw	r2,-16(fp)
 400ee00:	10c00c17 	ldw	r3,48(r2)
 400ee04:	e0bffb17 	ldw	r2,-20(fp)
 400ee08:	1885883a 	add	r2,r3,r2
 400ee0c:	1007883a 	mov	r3,r2
 400ee10:	e0bffd17 	ldw	r2,-12(fp)
 400ee14:	18800035 	stwio	r2,0(r3)
	}

	return 0;
 400ee18:	0005883a 	mov	r2,zero
}
 400ee1c:	e037883a 	mov	sp,fp
 400ee20:	df000017 	ldw	fp,0(sp)
 400ee24:	dec00104 	addi	sp,sp,4
 400ee28:	f800283a 	ret

0400ee2c <alt_up_pixel_buffer_dma_change_back_buffer_address>:

int alt_up_pixel_buffer_dma_change_back_buffer_address(alt_up_pixel_buffer_dma_dev *pixel_buffer, unsigned int new_address)
/* This function changes the memory address for the back buffer. */
{
 400ee2c:	defffd04 	addi	sp,sp,-12
 400ee30:	df000215 	stw	fp,8(sp)
 400ee34:	df000204 	addi	fp,sp,8
 400ee38:	e13ffe15 	stw	r4,-8(fp)
 400ee3c:	e17fff15 	stw	r5,-4(fp)
	IOWR_32DIRECT(pixel_buffer->base, 4, new_address);
 400ee40:	e0bffe17 	ldw	r2,-8(fp)
 400ee44:	10800a17 	ldw	r2,40(r2)
 400ee48:	10800104 	addi	r2,r2,4
 400ee4c:	1007883a 	mov	r3,r2
 400ee50:	e0bfff17 	ldw	r2,-4(fp)
 400ee54:	18800035 	stwio	r2,0(r3)
	pixel_buffer->back_buffer_start_address = IORD_32DIRECT(pixel_buffer->base, 4);
 400ee58:	e0bffe17 	ldw	r2,-8(fp)
 400ee5c:	10800a17 	ldw	r2,40(r2)
 400ee60:	10800104 	addi	r2,r2,4
 400ee64:	10800037 	ldwio	r2,0(r2)
 400ee68:	1007883a 	mov	r3,r2
 400ee6c:	e0bffe17 	ldw	r2,-8(fp)
 400ee70:	10c00c15 	stw	r3,48(r2)
	return 0;
 400ee74:	0005883a 	mov	r2,zero
}
 400ee78:	e037883a 	mov	sp,fp
 400ee7c:	df000017 	ldw	fp,0(sp)
 400ee80:	dec00104 	addi	sp,sp,4
 400ee84:	f800283a 	ret

0400ee88 <alt_up_pixel_buffer_dma_swap_buffers>:

int alt_up_pixel_buffer_dma_swap_buffers(alt_up_pixel_buffer_dma_dev *pixel_buffer)
/* This function swaps the front and back buffers. At the next refresh cycle the back buffer will be drawn on the screen
 * and will become the front buffer. */
{
 400ee88:	defffd04 	addi	sp,sp,-12
 400ee8c:	df000215 	stw	fp,8(sp)
 400ee90:	dc000115 	stw	r16,4(sp)
 400ee94:	df000204 	addi	fp,sp,8
 400ee98:	e13ffe15 	stw	r4,-8(fp)
	register unsigned int temp = pixel_buffer->back_buffer_start_address;
 400ee9c:	e0bffe17 	ldw	r2,-8(fp)
 400eea0:	14000c17 	ldw	r16,48(r2)
	IOWR_32DIRECT(pixel_buffer->base, 0, 1);
 400eea4:	e0bffe17 	ldw	r2,-8(fp)
 400eea8:	10800a17 	ldw	r2,40(r2)
 400eeac:	1007883a 	mov	r3,r2
 400eeb0:	00800044 	movi	r2,1
 400eeb4:	18800035 	stwio	r2,0(r3)
	pixel_buffer->back_buffer_start_address = pixel_buffer->buffer_start_address;
 400eeb8:	e0bffe17 	ldw	r2,-8(fp)
 400eebc:	10c00b17 	ldw	r3,44(r2)
 400eec0:	e0bffe17 	ldw	r2,-8(fp)
 400eec4:	10c00c15 	stw	r3,48(r2)
	pixel_buffer->buffer_start_address = temp;
 400eec8:	e0bffe17 	ldw	r2,-8(fp)
 400eecc:	14000b15 	stw	r16,44(r2)
	return 0;
 400eed0:	0005883a 	mov	r2,zero
}
 400eed4:	e6ffff04 	addi	sp,fp,-4
 400eed8:	df000117 	ldw	fp,4(sp)
 400eedc:	dc000017 	ldw	r16,0(sp)
 400eee0:	dec00204 	addi	sp,sp,8
 400eee4:	f800283a 	ret

0400eee8 <alt_up_pixel_buffer_dma_check_swap_buffers_status>:
int alt_up_pixel_buffer_dma_check_swap_buffers_status(alt_up_pixel_buffer_dma_dev *pixel_buffer)
/* This function checks if the buffer swap has occured. Since the buffer swap only happens after an entire screen is drawn,
 * it is important to wait for this function to return 0 before proceeding to draw on either buffer. When both front and the back buffers
 * have the same address calling the alt_up_pixel_buffer_dma_swap_buffers(...) function and then waiting for this function to return 0, causes your program to
 * wait for the screen to refresh. */
{
 400eee8:	defffe04 	addi	sp,sp,-8
 400eeec:	df000115 	stw	fp,4(sp)
 400eef0:	df000104 	addi	fp,sp,4
 400eef4:	e13fff15 	stw	r4,-4(fp)
	return (IORD_32DIRECT(pixel_buffer->base, 12) & 0x1);
 400eef8:	e0bfff17 	ldw	r2,-4(fp)
 400eefc:	10800a17 	ldw	r2,40(r2)
 400ef00:	10800304 	addi	r2,r2,12
 400ef04:	10800037 	ldwio	r2,0(r2)
 400ef08:	1080004c 	andi	r2,r2,1
}
 400ef0c:	e037883a 	mov	sp,fp
 400ef10:	df000017 	ldw	fp,0(sp)
 400ef14:	dec00104 	addi	sp,sp,4
 400ef18:	f800283a 	ret

0400ef1c <alt_up_pixel_buffer_dma_clear_screen>:

void alt_up_pixel_buffer_dma_clear_screen(alt_up_pixel_buffer_dma_dev *pixel_buffer, int backbuffer)
/* This function clears the screen by setting each pixel to a black color. */
{
 400ef1c:	defff704 	addi	sp,sp,-36
 400ef20:	df000815 	stw	fp,32(sp)
 400ef24:	dd400715 	stw	r21,28(sp)
 400ef28:	dd000615 	stw	r20,24(sp)
 400ef2c:	dcc00515 	stw	r19,20(sp)
 400ef30:	dc800415 	stw	r18,16(sp)
 400ef34:	dc400315 	stw	r17,12(sp)
 400ef38:	dc000215 	stw	r16,8(sp)
 400ef3c:	df000804 	addi	fp,sp,32
 400ef40:	e13ff815 	stw	r4,-32(fp)
 400ef44:	e17ff915 	stw	r5,-28(fp)
	register unsigned int addr;
	register unsigned int limit_x, limit_y;
	
	/* Set up the address to start clearing from and the screen boundaries. */
	if (backbuffer == 1)
 400ef48:	e0bff917 	ldw	r2,-28(fp)
 400ef4c:	10800058 	cmpnei	r2,r2,1
 400ef50:	1000031e 	bne	r2,zero,400ef60 <alt_up_pixel_buffer_dma_clear_screen+0x44>
		addr = pixel_buffer->back_buffer_start_address;
 400ef54:	e0bff817 	ldw	r2,-32(fp)
 400ef58:	14400c17 	ldw	r17,48(r2)
 400ef5c:	00000206 	br	400ef68 <alt_up_pixel_buffer_dma_clear_screen+0x4c>
	else
		addr = pixel_buffer->buffer_start_address;
 400ef60:	e0bff817 	ldw	r2,-32(fp)
 400ef64:	14400b17 	ldw	r17,44(r2)
	limit_x = pixel_buffer->x_resolution;
 400ef68:	e0bff817 	ldw	r2,-32(fp)
 400ef6c:	14000f17 	ldw	r16,60(r2)
	/* In 16 and 32-bit color modes we use twice or four times more memory for the display buffer.*/
	if (pixel_buffer->color_mode == ALT_UP_16BIT_COLOR_MODE) {
 400ef70:	e0bff817 	ldw	r2,-32(fp)
 400ef74:	10800e17 	ldw	r2,56(r2)
 400ef78:	10800098 	cmpnei	r2,r2,2
 400ef7c:	1000031e 	bne	r2,zero,400ef8c <alt_up_pixel_buffer_dma_clear_screen+0x70>
		limit_x = limit_x << 1;
 400ef80:	8405883a 	add	r2,r16,r16
 400ef84:	1021883a 	mov	r16,r2
 400ef88:	00000306 	br	400ef98 <alt_up_pixel_buffer_dma_clear_screen+0x7c>
	} else {
		limit_x = limit_x << 2;
 400ef8c:	8405883a 	add	r2,r16,r16
 400ef90:	1085883a 	add	r2,r2,r2
 400ef94:	1021883a 	mov	r16,r2
	}	
	limit_y = pixel_buffer->y_resolution;
 400ef98:	e0bff817 	ldw	r2,-32(fp)
 400ef9c:	14801017 	ldw	r18,64(r2)

	if (pixel_buffer->addressing_mode == ALT_UP_PIXEL_BUFFER_XY_ADDRESS_MODE) {
 400efa0:	e0bff817 	ldw	r2,-32(fp)
 400efa4:	10800d17 	ldw	r2,52(r2)
 400efa8:	1000111e 	bne	r2,zero,400eff0 <alt_up_pixel_buffer_dma_clear_screen+0xd4>
		/* Clear the screen when the VGA is set up in an XY addressing mode. */
		register unsigned int x,y;
		register unsigned int offset_y;
		offset_y = pixel_buffer->y_coord_offset;
 400efac:	e0bff817 	ldw	r2,-32(fp)
 400efb0:	15401317 	ldw	r21,76(r2)

		for (y = 0; y < limit_y; y++)
 400efb4:	0029883a 	mov	r20,zero
 400efb8:	00000b06 	br	400efe8 <alt_up_pixel_buffer_dma_clear_screen+0xcc>
		{
			for (x = 0; x < limit_x; x = x + 4)
 400efbc:	0027883a 	mov	r19,zero
 400efc0:	00000406 	br	400efd4 <alt_up_pixel_buffer_dma_clear_screen+0xb8>
			{
				IOWR_32DIRECT(addr, x, 0);
 400efc4:	9c45883a 	add	r2,r19,r17
 400efc8:	0007883a 	mov	r3,zero
 400efcc:	10c00035 	stwio	r3,0(r2)
		register unsigned int offset_y;
		offset_y = pixel_buffer->y_coord_offset;

		for (y = 0; y < limit_y; y++)
		{
			for (x = 0; x < limit_x; x = x + 4)
 400efd0:	9cc00104 	addi	r19,r19,4
 400efd4:	9c3ffb36 	bltu	r19,r16,400efc4 <__alt_mem_SRAM+0xfbfeefc4>
			{
				IOWR_32DIRECT(addr, x, 0);
			}
			addr = addr + (1 << offset_y);
 400efd8:	00800044 	movi	r2,1
 400efdc:	1544983a 	sll	r2,r2,r21
 400efe0:	88a3883a 	add	r17,r17,r2
		/* Clear the screen when the VGA is set up in an XY addressing mode. */
		register unsigned int x,y;
		register unsigned int offset_y;
		offset_y = pixel_buffer->y_coord_offset;

		for (y = 0; y < limit_y; y++)
 400efe4:	a5000044 	addi	r20,r20,1
 400efe8:	a4bff436 	bltu	r20,r18,400efbc <__alt_mem_SRAM+0xfbfeefbc>
		for (x = 0; x < limit_y; x = x + 4)
		{
			IOWR_32DIRECT(addr, x, 0);
		}
	}
}
 400efec:	00000a06 	br	400f018 <alt_up_pixel_buffer_dma_clear_screen+0xfc>
			addr = addr + (1 << offset_y);
		}
	} else {
		/* Clear the screen when the VGA is set up in a linear addressing mode. */
		register int x;
		limit_y = limit_x*limit_y;	
 400eff0:	9425383a 	mul	r18,r18,r16

		for (x = 0; x < limit_y; x = x + 4)
 400eff4:	0021883a 	mov	r16,zero
 400eff8:	00000506 	br	400f010 <alt_up_pixel_buffer_dma_clear_screen+0xf4>
		{
			IOWR_32DIRECT(addr, x, 0);
 400effc:	8005883a 	mov	r2,r16
 400f000:	1445883a 	add	r2,r2,r17
 400f004:	0007883a 	mov	r3,zero
 400f008:	10c00035 	stwio	r3,0(r2)
	} else {
		/* Clear the screen when the VGA is set up in a linear addressing mode. */
		register int x;
		limit_y = limit_x*limit_y;	

		for (x = 0; x < limit_y; x = x + 4)
 400f00c:	84000104 	addi	r16,r16,4
 400f010:	8005883a 	mov	r2,r16
 400f014:	14bff936 	bltu	r2,r18,400effc <__alt_mem_SRAM+0xfbfeeffc>
		{
			IOWR_32DIRECT(addr, x, 0);
		}
	}
}
 400f018:	0001883a 	nop
 400f01c:	e6fffa04 	addi	sp,fp,-24
 400f020:	df000617 	ldw	fp,24(sp)
 400f024:	dd400517 	ldw	r21,20(sp)
 400f028:	dd000417 	ldw	r20,16(sp)
 400f02c:	dcc00317 	ldw	r19,12(sp)
 400f030:	dc800217 	ldw	r18,8(sp)
 400f034:	dc400117 	ldw	r17,4(sp)
 400f038:	dc000017 	ldw	r16,0(sp)
 400f03c:	dec00704 	addi	sp,sp,28
 400f040:	f800283a 	ret

0400f044 <alt_up_pixel_buffer_dma_draw_box>:

void alt_up_pixel_buffer_dma_draw_box(alt_up_pixel_buffer_dma_dev *pixel_buffer, int x0, int y0, int x1, int y1, int color, int backbuffer)
/* This function draws a filled box. */
{
 400f044:	defff304 	addi	sp,sp,-52
 400f048:	df000c15 	stw	fp,48(sp)
 400f04c:	ddc00b15 	stw	r23,44(sp)
 400f050:	dd800a15 	stw	r22,40(sp)
 400f054:	dd400915 	stw	r21,36(sp)
 400f058:	dd000815 	stw	r20,32(sp)
 400f05c:	dcc00715 	stw	r19,28(sp)
 400f060:	dc800615 	stw	r18,24(sp)
 400f064:	dc400515 	stw	r17,20(sp)
 400f068:	dc000415 	stw	r16,16(sp)
 400f06c:	df000c04 	addi	fp,sp,48
 400f070:	e13ff415 	stw	r4,-48(fp)
 400f074:	e17ff515 	stw	r5,-44(fp)
 400f078:	e1bff615 	stw	r6,-40(fp)
 400f07c:	e1fff715 	stw	r7,-36(fp)
	register unsigned int addr;
	register unsigned int limit_x = pixel_buffer->x_resolution;
 400f080:	e0bff417 	ldw	r2,-48(fp)
 400f084:	14800f17 	ldw	r18,60(r2)
	register unsigned int limit_y = pixel_buffer->y_resolution;
 400f088:	e0bff417 	ldw	r2,-48(fp)
 400f08c:	14001017 	ldw	r16,64(r2)
	register unsigned int temp;
	register unsigned int l_x = x0;
 400f090:	e5bff517 	ldw	r22,-44(fp)
	register unsigned int r_x = x1;
 400f094:	e53ff717 	ldw	r20,-36(fp)
	register unsigned int t_y = y0;
 400f098:	e47ff617 	ldw	r17,-40(fp)
	register unsigned int b_y = y1;
 400f09c:	e4c00117 	ldw	r19,4(fp)
	register unsigned int local_color = color;
 400f0a0:	e5c00217 	ldw	r23,8(fp)
	
	/* Check coordinates */
	if (l_x > r_x)
 400f0a4:	a580032e 	bgeu	r20,r22,400f0b4 <alt_up_pixel_buffer_dma_draw_box+0x70>
	{
		temp = l_x;
 400f0a8:	b02b883a 	mov	r21,r22
		l_x = r_x;
 400f0ac:	a02d883a 	mov	r22,r20
		r_x = temp;
 400f0b0:	a829883a 	mov	r20,r21
	}
	if (t_y > b_y)
 400f0b4:	9c40032e 	bgeu	r19,r17,400f0c4 <alt_up_pixel_buffer_dma_draw_box+0x80>
	{
		temp = t_y;
 400f0b8:	882b883a 	mov	r21,r17
		t_y = b_y;
 400f0bc:	9823883a 	mov	r17,r19
		b_y = temp;
 400f0c0:	a827883a 	mov	r19,r21
	}
	if ((l_x >= limit_x) || (t_y >= limit_y) || (r_x < 0) || (b_y < 0))
 400f0c4:	b480892e 	bgeu	r22,r18,400f2ec <alt_up_pixel_buffer_dma_draw_box+0x2a8>
 400f0c8:	8c00882e 	bgeu	r17,r16,400f2ec <alt_up_pixel_buffer_dma_draw_box+0x2a8>
	/* Clip the box and draw only within the confines of the screen. */
	if (l_x < 0)
	{
		l_x = 0;
	}
	if (r_x >= limit_x)
 400f0cc:	a4800136 	bltu	r20,r18,400f0d4 <alt_up_pixel_buffer_dma_draw_box+0x90>
	{
		r_x = limit_x - 1;
 400f0d0:	953fffc4 	addi	r20,r18,-1
	}
	if (t_y < 0)
	{
		t_y = 0;
	}
	if (b_y >= limit_y)
 400f0d4:	9c000136 	bltu	r19,r16,400f0dc <alt_up_pixel_buffer_dma_draw_box+0x98>
	{
		b_y = limit_y - 1;
 400f0d8:	84ffffc4 	addi	r19,r16,-1
	}

	/* Set up the address to start clearing from and the screen boundaries. */
	if (backbuffer == 1)
 400f0dc:	e0800317 	ldw	r2,12(fp)
 400f0e0:	10800058 	cmpnei	r2,r2,1
 400f0e4:	1000031e 	bne	r2,zero,400f0f4 <alt_up_pixel_buffer_dma_draw_box+0xb0>
		addr = pixel_buffer->back_buffer_start_address;
 400f0e8:	e0bff417 	ldw	r2,-48(fp)
 400f0ec:	14000c17 	ldw	r16,48(r2)
 400f0f0:	00000206 	br	400f0fc <alt_up_pixel_buffer_dma_draw_box+0xb8>
	else
		addr = pixel_buffer->buffer_start_address;
 400f0f4:	e0bff417 	ldw	r2,-48(fp)
 400f0f8:	14000b17 	ldw	r16,44(r2)

	/* Draw the box using one of the addressing modes. */
	if (pixel_buffer->addressing_mode == ALT_UP_PIXEL_BUFFER_XY_ADDRESS_MODE) {
 400f0fc:	e0bff417 	ldw	r2,-48(fp)
 400f100:	10800d17 	ldw	r2,52(r2)
 400f104:	10003c1e 	bne	r2,zero,400f1f8 <alt_up_pixel_buffer_dma_draw_box+0x1b4>
		/* Draw a box of a given color on the screen using the XY addressing mode. */
		register unsigned int x,y;
		register unsigned int offset_y;
		offset_y = pixel_buffer->y_coord_offset;
 400f108:	e0bff417 	ldw	r2,-48(fp)
 400f10c:	15401317 	ldw	r21,76(r2)
		addr = addr + (t_y << offset_y);
 400f110:	8d44983a 	sll	r2,r17,r21
 400f114:	80a1883a 	add	r16,r16,r2
		
		/* This portion of the code is purposefully replicated. This is because having a text for
		 * the mode would unnecessarily slow down the drawing of a box. */
		if (pixel_buffer->color_mode == ALT_UP_8BIT_COLOR_MODE) {
 400f118:	e0bff417 	ldw	r2,-48(fp)
 400f11c:	10800e17 	ldw	r2,56(r2)
 400f120:	10800058 	cmpnei	r2,r2,1
 400f124:	10000f1e 	bne	r2,zero,400f164 <alt_up_pixel_buffer_dma_draw_box+0x120>
			for (y = t_y; y <= b_y; y++)
 400f128:	8825883a 	mov	r18,r17
 400f12c:	00000b06 	br	400f15c <alt_up_pixel_buffer_dma_draw_box+0x118>
			{
				for (x = l_x; x <= r_x; x++)
 400f130:	b023883a 	mov	r17,r22
 400f134:	00000406 	br	400f148 <alt_up_pixel_buffer_dma_draw_box+0x104>
				{
					IOWR_8DIRECT(addr, x, local_color);
 400f138:	8c05883a 	add	r2,r17,r16
 400f13c:	b807883a 	mov	r3,r23
 400f140:	10c00025 	stbio	r3,0(r2)
		/* This portion of the code is purposefully replicated. This is because having a text for
		 * the mode would unnecessarily slow down the drawing of a box. */
		if (pixel_buffer->color_mode == ALT_UP_8BIT_COLOR_MODE) {
			for (y = t_y; y <= b_y; y++)
			{
				for (x = l_x; x <= r_x; x++)
 400f144:	8c400044 	addi	r17,r17,1
 400f148:	a47ffb2e 	bgeu	r20,r17,400f138 <__alt_mem_SRAM+0xfbfef138>
				{
					IOWR_8DIRECT(addr, x, local_color);
				}
				addr = addr + (1 << offset_y);
 400f14c:	00800044 	movi	r2,1
 400f150:	1544983a 	sll	r2,r2,r21
 400f154:	80a1883a 	add	r16,r16,r2
		addr = addr + (t_y << offset_y);
		
		/* This portion of the code is purposefully replicated. This is because having a text for
		 * the mode would unnecessarily slow down the drawing of a box. */
		if (pixel_buffer->color_mode == ALT_UP_8BIT_COLOR_MODE) {
			for (y = t_y; y <= b_y; y++)
 400f158:	94800044 	addi	r18,r18,1
 400f15c:	9cbff42e 	bgeu	r19,r18,400f130 <__alt_mem_SRAM+0xfbfef130>
 400f160:	00006306 	br	400f2f0 <alt_up_pixel_buffer_dma_draw_box+0x2ac>
				{
					IOWR_8DIRECT(addr, x, local_color);
				}
				addr = addr + (1 << offset_y);
			}
		} else if (pixel_buffer->color_mode == ALT_UP_16BIT_COLOR_MODE) {
 400f164:	e0bff417 	ldw	r2,-48(fp)
 400f168:	10800e17 	ldw	r2,56(r2)
 400f16c:	10800098 	cmpnei	r2,r2,2
 400f170:	1000101e 	bne	r2,zero,400f1b4 <alt_up_pixel_buffer_dma_draw_box+0x170>
			for (y = t_y; y <= b_y; y++)
 400f174:	8825883a 	mov	r18,r17
 400f178:	00000c06 	br	400f1ac <alt_up_pixel_buffer_dma_draw_box+0x168>
			{
				for (x = l_x; x <= r_x; x++)
 400f17c:	b023883a 	mov	r17,r22
 400f180:	00000506 	br	400f198 <alt_up_pixel_buffer_dma_draw_box+0x154>
				{
					IOWR_16DIRECT(addr, x << 1, local_color);
 400f184:	8c45883a 	add	r2,r17,r17
 400f188:	1405883a 	add	r2,r2,r16
 400f18c:	b807883a 	mov	r3,r23
 400f190:	10c0002d 	sthio	r3,0(r2)
				addr = addr + (1 << offset_y);
			}
		} else if (pixel_buffer->color_mode == ALT_UP_16BIT_COLOR_MODE) {
			for (y = t_y; y <= b_y; y++)
			{
				for (x = l_x; x <= r_x; x++)
 400f194:	8c400044 	addi	r17,r17,1
 400f198:	a47ffa2e 	bgeu	r20,r17,400f184 <__alt_mem_SRAM+0xfbfef184>
				{
					IOWR_16DIRECT(addr, x << 1, local_color);
				}
				addr = addr + (1 << offset_y);
 400f19c:	00800044 	movi	r2,1
 400f1a0:	1544983a 	sll	r2,r2,r21
 400f1a4:	80a1883a 	add	r16,r16,r2
					IOWR_8DIRECT(addr, x, local_color);
				}
				addr = addr + (1 << offset_y);
			}
		} else if (pixel_buffer->color_mode == ALT_UP_16BIT_COLOR_MODE) {
			for (y = t_y; y <= b_y; y++)
 400f1a8:	94800044 	addi	r18,r18,1
 400f1ac:	9cbff32e 	bgeu	r19,r18,400f17c <__alt_mem_SRAM+0xfbfef17c>
 400f1b0:	00004f06 	br	400f2f0 <alt_up_pixel_buffer_dma_draw_box+0x2ac>
				addr = addr + (1 << offset_y);
			}
		}
		else
		{
			for (y = t_y; y <= b_y; y++)
 400f1b4:	8825883a 	mov	r18,r17
 400f1b8:	00000d06 	br	400f1f0 <alt_up_pixel_buffer_dma_draw_box+0x1ac>
			{
				for (x = l_x; x <= r_x; x++)
 400f1bc:	b023883a 	mov	r17,r22
 400f1c0:	00000606 	br	400f1dc <alt_up_pixel_buffer_dma_draw_box+0x198>
				{
					IOWR_32DIRECT(addr, x << 2, local_color);
 400f1c4:	8c45883a 	add	r2,r17,r17
 400f1c8:	1085883a 	add	r2,r2,r2
 400f1cc:	1405883a 	add	r2,r2,r16
 400f1d0:	b807883a 	mov	r3,r23
 400f1d4:	10c00035 	stwio	r3,0(r2)
		}
		else
		{
			for (y = t_y; y <= b_y; y++)
			{
				for (x = l_x; x <= r_x; x++)
 400f1d8:	8c400044 	addi	r17,r17,1
 400f1dc:	a47ff92e 	bgeu	r20,r17,400f1c4 <__alt_mem_SRAM+0xfbfef1c4>
				{
					IOWR_32DIRECT(addr, x << 2, local_color);
				}
				addr = addr + (1 << offset_y);
 400f1e0:	00800044 	movi	r2,1
 400f1e4:	1544983a 	sll	r2,r2,r21
 400f1e8:	80a1883a 	add	r16,r16,r2
				addr = addr + (1 << offset_y);
			}
		}
		else
		{
			for (y = t_y; y <= b_y; y++)
 400f1ec:	94800044 	addi	r18,r18,1
 400f1f0:	9cbff22e 	bgeu	r19,r18,400f1bc <__alt_mem_SRAM+0xfbfef1bc>
 400f1f4:	00003e06 	br	400f2f0 <alt_up_pixel_buffer_dma_draw_box+0x2ac>
	} else {
		/* Draw a box of a given color on the screen using the linear addressing mode. */
		register unsigned int x,y;
		/* This portion of the code is purposefully replicated. This is because having a text for
		 * the mode would unnecessarily slow down the drawing of a box. */
		if (pixel_buffer->color_mode == ALT_UP_8BIT_COLOR_MODE) {
 400f1f8:	e0bff417 	ldw	r2,-48(fp)
 400f1fc:	10800e17 	ldw	r2,56(r2)
 400f200:	10800058 	cmpnei	r2,r2,1
 400f204:	10000f1e 	bne	r2,zero,400f244 <alt_up_pixel_buffer_dma_draw_box+0x200>
			addr = addr + t_y * limit_x;
 400f208:	8c85383a 	mul	r2,r17,r18
 400f20c:	80a1883a 	add	r16,r16,r2
			for (y = t_y; y <= b_y; y++)
 400f210:	882b883a 	mov	r21,r17
 400f214:	00000906 	br	400f23c <alt_up_pixel_buffer_dma_draw_box+0x1f8>
			{
				for (x = l_x; x <= r_x; x++)
 400f218:	b023883a 	mov	r17,r22
 400f21c:	00000406 	br	400f230 <alt_up_pixel_buffer_dma_draw_box+0x1ec>
				{
					IOWR_8DIRECT(addr, x, local_color);
 400f220:	8c05883a 	add	r2,r17,r16
 400f224:	b807883a 	mov	r3,r23
 400f228:	10c00025 	stbio	r3,0(r2)
		 * the mode would unnecessarily slow down the drawing of a box. */
		if (pixel_buffer->color_mode == ALT_UP_8BIT_COLOR_MODE) {
			addr = addr + t_y * limit_x;
			for (y = t_y; y <= b_y; y++)
			{
				for (x = l_x; x <= r_x; x++)
 400f22c:	8c400044 	addi	r17,r17,1
 400f230:	a47ffb2e 	bgeu	r20,r17,400f220 <__alt_mem_SRAM+0xfbfef220>
				{
					IOWR_8DIRECT(addr, x, local_color);
				}
				addr = addr + limit_x;
 400f234:	84a1883a 	add	r16,r16,r18
		register unsigned int x,y;
		/* This portion of the code is purposefully replicated. This is because having a text for
		 * the mode would unnecessarily slow down the drawing of a box. */
		if (pixel_buffer->color_mode == ALT_UP_8BIT_COLOR_MODE) {
			addr = addr + t_y * limit_x;
			for (y = t_y; y <= b_y; y++)
 400f238:	ad400044 	addi	r21,r21,1
 400f23c:	9d7ff62e 	bgeu	r19,r21,400f218 <__alt_mem_SRAM+0xfbfef218>
 400f240:	00002b06 	br	400f2f0 <alt_up_pixel_buffer_dma_draw_box+0x2ac>
				{
					IOWR_8DIRECT(addr, x, local_color);
				}
				addr = addr + limit_x;
			}
		} else if (pixel_buffer->color_mode == ALT_UP_16BIT_COLOR_MODE) {
 400f244:	e0bff417 	ldw	r2,-48(fp)
 400f248:	10800e17 	ldw	r2,56(r2)
 400f24c:	10800098 	cmpnei	r2,r2,2
 400f250:	1000121e 	bne	r2,zero,400f29c <alt_up_pixel_buffer_dma_draw_box+0x258>
			limit_x = limit_x << 1;
 400f254:	9485883a 	add	r2,r18,r18
 400f258:	1025883a 	mov	r18,r2
			addr = addr + t_y * limit_x;
 400f25c:	8c85383a 	mul	r2,r17,r18
 400f260:	80a1883a 	add	r16,r16,r2
			for (y = t_y; y <= b_y; y++)
 400f264:	882b883a 	mov	r21,r17
 400f268:	00000a06 	br	400f294 <alt_up_pixel_buffer_dma_draw_box+0x250>
			{
				for (x = l_x; x <= r_x; x++)
 400f26c:	b023883a 	mov	r17,r22
 400f270:	00000506 	br	400f288 <alt_up_pixel_buffer_dma_draw_box+0x244>
				{
					IOWR_16DIRECT(addr, x << 1, local_color);
 400f274:	8c45883a 	add	r2,r17,r17
 400f278:	1405883a 	add	r2,r2,r16
 400f27c:	b807883a 	mov	r3,r23
 400f280:	10c0002d 	sthio	r3,0(r2)
		} else if (pixel_buffer->color_mode == ALT_UP_16BIT_COLOR_MODE) {
			limit_x = limit_x << 1;
			addr = addr + t_y * limit_x;
			for (y = t_y; y <= b_y; y++)
			{
				for (x = l_x; x <= r_x; x++)
 400f284:	8c400044 	addi	r17,r17,1
 400f288:	a47ffa2e 	bgeu	r20,r17,400f274 <__alt_mem_SRAM+0xfbfef274>
				{
					IOWR_16DIRECT(addr, x << 1, local_color);
				}
				addr = addr + limit_x;
 400f28c:	84a1883a 	add	r16,r16,r18
				addr = addr + limit_x;
			}
		} else if (pixel_buffer->color_mode == ALT_UP_16BIT_COLOR_MODE) {
			limit_x = limit_x << 1;
			addr = addr + t_y * limit_x;
			for (y = t_y; y <= b_y; y++)
 400f290:	ad400044 	addi	r21,r21,1
 400f294:	9d7ff52e 	bgeu	r19,r21,400f26c <__alt_mem_SRAM+0xfbfef26c>
 400f298:	00001506 	br	400f2f0 <alt_up_pixel_buffer_dma_draw_box+0x2ac>
				addr = addr + limit_x;
			}
		}
		else
		{
			limit_x = limit_x << 2;
 400f29c:	9485883a 	add	r2,r18,r18
 400f2a0:	1085883a 	add	r2,r2,r2
 400f2a4:	1025883a 	mov	r18,r2
			addr = addr + t_y * limit_x;
 400f2a8:	8c85383a 	mul	r2,r17,r18
 400f2ac:	80a1883a 	add	r16,r16,r2
			for (y = t_y; y <= b_y; y++)
 400f2b0:	882b883a 	mov	r21,r17
 400f2b4:	00000b06 	br	400f2e4 <alt_up_pixel_buffer_dma_draw_box+0x2a0>
			{
				for (x = l_x; x <= r_x; x++)
 400f2b8:	b023883a 	mov	r17,r22
 400f2bc:	00000606 	br	400f2d8 <alt_up_pixel_buffer_dma_draw_box+0x294>
				{
					IOWR_32DIRECT(addr, x << 2, local_color);
 400f2c0:	8c45883a 	add	r2,r17,r17
 400f2c4:	1085883a 	add	r2,r2,r2
 400f2c8:	1405883a 	add	r2,r2,r16
 400f2cc:	b807883a 	mov	r3,r23
 400f2d0:	10c00035 	stwio	r3,0(r2)
		{
			limit_x = limit_x << 2;
			addr = addr + t_y * limit_x;
			for (y = t_y; y <= b_y; y++)
			{
				for (x = l_x; x <= r_x; x++)
 400f2d4:	8c400044 	addi	r17,r17,1
 400f2d8:	a47ff92e 	bgeu	r20,r17,400f2c0 <__alt_mem_SRAM+0xfbfef2c0>
				{
					IOWR_32DIRECT(addr, x << 2, local_color);
				}
				addr = addr + limit_x;
 400f2dc:	84a1883a 	add	r16,r16,r18
		}
		else
		{
			limit_x = limit_x << 2;
			addr = addr + t_y * limit_x;
			for (y = t_y; y <= b_y; y++)
 400f2e0:	ad400044 	addi	r21,r21,1
 400f2e4:	9d7ff42e 	bgeu	r19,r21,400f2b8 <__alt_mem_SRAM+0xfbfef2b8>
 400f2e8:	00000106 	br	400f2f0 <alt_up_pixel_buffer_dma_draw_box+0x2ac>
		b_y = temp;
	}
	if ((l_x >= limit_x) || (t_y >= limit_y) || (r_x < 0) || (b_y < 0))
	{
		/* Drawing outside of the window, so don't bother. */
		return;
 400f2ec:	0001883a 	nop
				}
				addr = addr + limit_x;
			}
		}
	}
}
 400f2f0:	e6fff804 	addi	sp,fp,-32
 400f2f4:	df000817 	ldw	fp,32(sp)
 400f2f8:	ddc00717 	ldw	r23,28(sp)
 400f2fc:	dd800617 	ldw	r22,24(sp)
 400f300:	dd400517 	ldw	r21,20(sp)
 400f304:	dd000417 	ldw	r20,16(sp)
 400f308:	dcc00317 	ldw	r19,12(sp)
 400f30c:	dc800217 	ldw	r18,8(sp)
 400f310:	dc400117 	ldw	r17,4(sp)
 400f314:	dc000017 	ldw	r16,0(sp)
 400f318:	dec00904 	addi	sp,sp,36
 400f31c:	f800283a 	ret

0400f320 <alt_up_pixel_buffer_dma_draw_hline>:

void alt_up_pixel_buffer_dma_draw_hline(alt_up_pixel_buffer_dma_dev *pixel_buffer, int x0, int x1, int y, int color, int backbuffer)
/* This method draws a horizontal line. This method is faster than using the line method because we know the direction of the line. */
{
 400f320:	defff404 	addi	sp,sp,-48
 400f324:	df000b15 	stw	fp,44(sp)
 400f328:	dd800a15 	stw	r22,40(sp)
 400f32c:	dd400915 	stw	r21,36(sp)
 400f330:	dd000815 	stw	r20,32(sp)
 400f334:	dcc00715 	stw	r19,28(sp)
 400f338:	dc800615 	stw	r18,24(sp)
 400f33c:	dc400515 	stw	r17,20(sp)
 400f340:	dc000415 	stw	r16,16(sp)
 400f344:	df000b04 	addi	fp,sp,44
 400f348:	e13ff515 	stw	r4,-44(fp)
 400f34c:	e17ff615 	stw	r5,-40(fp)
 400f350:	e1bff715 	stw	r6,-36(fp)
 400f354:	e1fff815 	stw	r7,-32(fp)
	register unsigned int addr;
	register unsigned int limit_x = pixel_buffer->x_resolution;
 400f358:	e0bff517 	ldw	r2,-44(fp)
 400f35c:	14800f17 	ldw	r18,60(r2)
	register unsigned int limit_y = pixel_buffer->y_resolution;
 400f360:	e0bff517 	ldw	r2,-44(fp)
 400f364:	14001017 	ldw	r16,64(r2)
	register unsigned int temp;
	register unsigned int l_x = x0;
 400f368:	e47ff617 	ldw	r17,-40(fp)
	register unsigned int r_x = x1;
 400f36c:	e4fff717 	ldw	r19,-36(fp)
	register unsigned int line_y = y;
 400f370:	e53ff817 	ldw	r20,-32(fp)
	register unsigned int local_color = color;
 400f374:	e5400117 	ldw	r21,4(fp)
	
	/* Check coordinates */
	if (l_x > r_x)
 400f378:	9c40032e 	bgeu	r19,r17,400f388 <alt_up_pixel_buffer_dma_draw_hline+0x68>
	{
		temp = l_x;
 400f37c:	882d883a 	mov	r22,r17
		l_x = r_x;
 400f380:	9823883a 	mov	r17,r19
		r_x = temp;
 400f384:	b027883a 	mov	r19,r22
	}
	if ((l_x >= limit_x) || (line_y >= limit_y) || (r_x < 0) || (line_y < 0))
 400f388:	8c805d2e 	bgeu	r17,r18,400f500 <alt_up_pixel_buffer_dma_draw_hline+0x1e0>
 400f38c:	a4005c2e 	bgeu	r20,r16,400f500 <alt_up_pixel_buffer_dma_draw_hline+0x1e0>
	/* Clip the box and draw only within the confines of the screen. */
	if (l_x < 0)
	{
		l_x = 0;
	}
	if (r_x >= limit_x)
 400f390:	9c800136 	bltu	r19,r18,400f398 <alt_up_pixel_buffer_dma_draw_hline+0x78>
	{
		r_x = limit_x - 1;
 400f394:	94ffffc4 	addi	r19,r18,-1
	}

	/* Set up the address to start clearing from and the screen boundaries. */
	if (backbuffer == 1)
 400f398:	e0800217 	ldw	r2,8(fp)
 400f39c:	10800058 	cmpnei	r2,r2,1
 400f3a0:	1000031e 	bne	r2,zero,400f3b0 <alt_up_pixel_buffer_dma_draw_hline+0x90>
		addr = pixel_buffer->back_buffer_start_address;
 400f3a4:	e0bff517 	ldw	r2,-44(fp)
 400f3a8:	14000c17 	ldw	r16,48(r2)
 400f3ac:	00000206 	br	400f3b8 <alt_up_pixel_buffer_dma_draw_hline+0x98>
	else
		addr = pixel_buffer->buffer_start_address;
 400f3b0:	e0bff517 	ldw	r2,-44(fp)
 400f3b4:	14000b17 	ldw	r16,44(r2)

	/* Draw a horizontal line using one of the addressing modes. */
	if (pixel_buffer->addressing_mode == ALT_UP_PIXEL_BUFFER_XY_ADDRESS_MODE) {
 400f3b8:	e0bff517 	ldw	r2,-44(fp)
 400f3bc:	10800d17 	ldw	r2,52(r2)
 400f3c0:	1000231e 	bne	r2,zero,400f450 <alt_up_pixel_buffer_dma_draw_hline+0x130>
		/* Draw a horizontal line of a given color on the screen using the XY addressing mode. */
		register unsigned int x;
		register unsigned int offset_y;
		offset_y = pixel_buffer->y_coord_offset;
 400f3c4:	e0bff517 	ldw	r2,-44(fp)
 400f3c8:	14801317 	ldw	r18,76(r2)
		addr = addr + (line_y << offset_y);
 400f3cc:	a484983a 	sll	r2,r20,r18
 400f3d0:	80a1883a 	add	r16,r16,r2
		
		/* This portion of the code is purposefully replicated. This is because having a text for
		 * the mode would unnecessarily slow down the drawing of a horizontal line. */
		if (pixel_buffer->color_mode == ALT_UP_8BIT_COLOR_MODE) {
 400f3d4:	e0bff517 	ldw	r2,-44(fp)
 400f3d8:	10800e17 	ldw	r2,56(r2)
 400f3dc:	10800058 	cmpnei	r2,r2,1
 400f3e0:	1000071e 	bne	r2,zero,400f400 <alt_up_pixel_buffer_dma_draw_hline+0xe0>
			for (x = l_x; x <= r_x; x++)
 400f3e4:	00000406 	br	400f3f8 <alt_up_pixel_buffer_dma_draw_hline+0xd8>
			{
				IOWR_8DIRECT(addr, x, local_color);
 400f3e8:	8c05883a 	add	r2,r17,r16
 400f3ec:	a807883a 	mov	r3,r21
 400f3f0:	10c00025 	stbio	r3,0(r2)
		addr = addr + (line_y << offset_y);
		
		/* This portion of the code is purposefully replicated. This is because having a text for
		 * the mode would unnecessarily slow down the drawing of a horizontal line. */
		if (pixel_buffer->color_mode == ALT_UP_8BIT_COLOR_MODE) {
			for (x = l_x; x <= r_x; x++)
 400f3f4:	8c400044 	addi	r17,r17,1
 400f3f8:	9c7ffb2e 	bgeu	r19,r17,400f3e8 <__alt_mem_SRAM+0xfbfef3e8>
 400f3fc:	00004106 	br	400f504 <alt_up_pixel_buffer_dma_draw_hline+0x1e4>
			{
				IOWR_8DIRECT(addr, x, local_color);
			}
		} else if (pixel_buffer->color_mode == ALT_UP_16BIT_COLOR_MODE) {
 400f400:	e0bff517 	ldw	r2,-44(fp)
 400f404:	10800e17 	ldw	r2,56(r2)
 400f408:	10800098 	cmpnei	r2,r2,2
 400f40c:	10000e1e 	bne	r2,zero,400f448 <alt_up_pixel_buffer_dma_draw_hline+0x128>
			for (x = l_x; x <= r_x; x++)
 400f410:	00000506 	br	400f428 <alt_up_pixel_buffer_dma_draw_hline+0x108>
			{
				IOWR_16DIRECT(addr, x << 1, local_color);
 400f414:	8c45883a 	add	r2,r17,r17
 400f418:	1405883a 	add	r2,r2,r16
 400f41c:	a807883a 	mov	r3,r21
 400f420:	10c0002d 	sthio	r3,0(r2)
			for (x = l_x; x <= r_x; x++)
			{
				IOWR_8DIRECT(addr, x, local_color);
			}
		} else if (pixel_buffer->color_mode == ALT_UP_16BIT_COLOR_MODE) {
			for (x = l_x; x <= r_x; x++)
 400f424:	8c400044 	addi	r17,r17,1
 400f428:	9c7ffa2e 	bgeu	r19,r17,400f414 <__alt_mem_SRAM+0xfbfef414>
 400f42c:	00003506 	br	400f504 <alt_up_pixel_buffer_dma_draw_hline+0x1e4>
		}
		else
		{
			for (x = l_x; x <= r_x; x++)
			{
				IOWR_32DIRECT(addr, x << 2, local_color);
 400f430:	8c45883a 	add	r2,r17,r17
 400f434:	1085883a 	add	r2,r2,r2
 400f438:	1405883a 	add	r2,r2,r16
 400f43c:	a807883a 	mov	r3,r21
 400f440:	10c00035 	stwio	r3,0(r2)
				IOWR_16DIRECT(addr, x << 1, local_color);
			}
		}
		else
		{
			for (x = l_x; x <= r_x; x++)
 400f444:	8c400044 	addi	r17,r17,1
 400f448:	9c7ff92e 	bgeu	r19,r17,400f430 <__alt_mem_SRAM+0xfbfef430>
 400f44c:	00002d06 	br	400f504 <alt_up_pixel_buffer_dma_draw_hline+0x1e4>
	} else {
		/* Draw a horizontal line of a given color on the screen using the linear addressing mode. */
		register unsigned int x;
		/* This portion of the code is purposefully replicated. This is because having a text for
		 * the mode would unnecessarily slow down the drawing of a box. */
		if (pixel_buffer->color_mode == ALT_UP_8BIT_COLOR_MODE) {
 400f450:	e0bff517 	ldw	r2,-44(fp)
 400f454:	10800e17 	ldw	r2,56(r2)
 400f458:	10800058 	cmpnei	r2,r2,1
 400f45c:	1000091e 	bne	r2,zero,400f484 <alt_up_pixel_buffer_dma_draw_hline+0x164>
			addr = addr + line_y * limit_x;
 400f460:	a485383a 	mul	r2,r20,r18
 400f464:	80a1883a 	add	r16,r16,r2
			for (x = l_x; x <= r_x; x++)
 400f468:	00000406 	br	400f47c <alt_up_pixel_buffer_dma_draw_hline+0x15c>
			{
				IOWR_8DIRECT(addr, x, local_color);
 400f46c:	8c05883a 	add	r2,r17,r16
 400f470:	a807883a 	mov	r3,r21
 400f474:	10c00025 	stbio	r3,0(r2)
		register unsigned int x;
		/* This portion of the code is purposefully replicated. This is because having a text for
		 * the mode would unnecessarily slow down the drawing of a box. */
		if (pixel_buffer->color_mode == ALT_UP_8BIT_COLOR_MODE) {
			addr = addr + line_y * limit_x;
			for (x = l_x; x <= r_x; x++)
 400f478:	8c400044 	addi	r17,r17,1
 400f47c:	9c7ffb2e 	bgeu	r19,r17,400f46c <__alt_mem_SRAM+0xfbfef46c>
 400f480:	00002006 	br	400f504 <alt_up_pixel_buffer_dma_draw_hline+0x1e4>
			{
				IOWR_8DIRECT(addr, x, local_color);
			}
		} else if (pixel_buffer->color_mode == ALT_UP_16BIT_COLOR_MODE) {
 400f484:	e0bff517 	ldw	r2,-44(fp)
 400f488:	10800e17 	ldw	r2,56(r2)
 400f48c:	10800098 	cmpnei	r2,r2,2
 400f490:	10000c1e 	bne	r2,zero,400f4c4 <alt_up_pixel_buffer_dma_draw_hline+0x1a4>
			limit_x = limit_x << 1;
 400f494:	9485883a 	add	r2,r18,r18
 400f498:	1025883a 	mov	r18,r2
			addr = addr + line_y * limit_x;
 400f49c:	a485383a 	mul	r2,r20,r18
 400f4a0:	80a1883a 	add	r16,r16,r2
			for (x = l_x; x <= r_x; x++)
 400f4a4:	00000506 	br	400f4bc <alt_up_pixel_buffer_dma_draw_hline+0x19c>
			{
				IOWR_16DIRECT(addr, x << 1, local_color);
 400f4a8:	8c45883a 	add	r2,r17,r17
 400f4ac:	1405883a 	add	r2,r2,r16
 400f4b0:	a807883a 	mov	r3,r21
 400f4b4:	10c0002d 	sthio	r3,0(r2)
				IOWR_8DIRECT(addr, x, local_color);
			}
		} else if (pixel_buffer->color_mode == ALT_UP_16BIT_COLOR_MODE) {
			limit_x = limit_x << 1;
			addr = addr + line_y * limit_x;
			for (x = l_x; x <= r_x; x++)
 400f4b8:	8c400044 	addi	r17,r17,1
 400f4bc:	9c7ffa2e 	bgeu	r19,r17,400f4a8 <__alt_mem_SRAM+0xfbfef4a8>
 400f4c0:	00001006 	br	400f504 <alt_up_pixel_buffer_dma_draw_hline+0x1e4>
				IOWR_16DIRECT(addr, x << 1, local_color);
			}
		}
		else
		{
			limit_x = limit_x << 2;
 400f4c4:	9485883a 	add	r2,r18,r18
 400f4c8:	1085883a 	add	r2,r2,r2
 400f4cc:	1025883a 	mov	r18,r2
			addr = addr + line_y * limit_x;
 400f4d0:	a485383a 	mul	r2,r20,r18
 400f4d4:	80a1883a 	add	r16,r16,r2
			for (x = l_x; x <= r_x; x++)
 400f4d8:	00000606 	br	400f4f4 <alt_up_pixel_buffer_dma_draw_hline+0x1d4>
			{
				IOWR_32DIRECT(addr, x << 2, local_color);
 400f4dc:	8c45883a 	add	r2,r17,r17
 400f4e0:	1085883a 	add	r2,r2,r2
 400f4e4:	1405883a 	add	r2,r2,r16
 400f4e8:	a807883a 	mov	r3,r21
 400f4ec:	10c00035 	stwio	r3,0(r2)
		}
		else
		{
			limit_x = limit_x << 2;
			addr = addr + line_y * limit_x;
			for (x = l_x; x <= r_x; x++)
 400f4f0:	8c400044 	addi	r17,r17,1
 400f4f4:	9c7ff92e 	bgeu	r19,r17,400f4dc <__alt_mem_SRAM+0xfbfef4dc>
			{
				IOWR_32DIRECT(addr, x << 2, local_color);
			}
			addr = addr + limit_x;
 400f4f8:	84a1883a 	add	r16,r16,r18
 400f4fc:	00000106 	br	400f504 <alt_up_pixel_buffer_dma_draw_hline+0x1e4>
		r_x = temp;
	}
	if ((l_x >= limit_x) || (line_y >= limit_y) || (r_x < 0) || (line_y < 0))
	{
		/* Drawing outside of the window, so don't bother. */
		return;
 400f500:	0001883a 	nop
				IOWR_32DIRECT(addr, x << 2, local_color);
			}
			addr = addr + limit_x;
		}
	}
}
 400f504:	e6fff904 	addi	sp,fp,-28
 400f508:	df000717 	ldw	fp,28(sp)
 400f50c:	dd800617 	ldw	r22,24(sp)
 400f510:	dd400517 	ldw	r21,20(sp)
 400f514:	dd000417 	ldw	r20,16(sp)
 400f518:	dcc00317 	ldw	r19,12(sp)
 400f51c:	dc800217 	ldw	r18,8(sp)
 400f520:	dc400117 	ldw	r17,4(sp)
 400f524:	dc000017 	ldw	r16,0(sp)
 400f528:	dec00804 	addi	sp,sp,32
 400f52c:	f800283a 	ret

0400f530 <alt_up_pixel_buffer_dma_draw_vline>:


void alt_up_pixel_buffer_dma_draw_vline(alt_up_pixel_buffer_dma_dev *pixel_buffer, int x, int y0, int y1, int color, int backbuffer)
/* This method draws a vertical line. This method is faster than using the line method because we know the direction of the line. */

{
 400f530:	defff404 	addi	sp,sp,-48
 400f534:	df000b15 	stw	fp,44(sp)
 400f538:	dd800a15 	stw	r22,40(sp)
 400f53c:	dd400915 	stw	r21,36(sp)
 400f540:	dd000815 	stw	r20,32(sp)
 400f544:	dcc00715 	stw	r19,28(sp)
 400f548:	dc800615 	stw	r18,24(sp)
 400f54c:	dc400515 	stw	r17,20(sp)
 400f550:	dc000415 	stw	r16,16(sp)
 400f554:	df000b04 	addi	fp,sp,44
 400f558:	e13ff515 	stw	r4,-44(fp)
 400f55c:	e17ff615 	stw	r5,-40(fp)
 400f560:	e1bff715 	stw	r6,-36(fp)
 400f564:	e1fff815 	stw	r7,-32(fp)
	register unsigned int addr;
	register unsigned int limit_x = pixel_buffer->x_resolution;
 400f568:	e0bff517 	ldw	r2,-44(fp)
 400f56c:	14400f17 	ldw	r17,60(r2)
	register unsigned int limit_y = pixel_buffer->y_resolution;
 400f570:	e0bff517 	ldw	r2,-44(fp)
 400f574:	14001017 	ldw	r16,64(r2)
	register unsigned int temp;
	register unsigned int line_x = x;
 400f578:	e4bff617 	ldw	r18,-40(fp)
	register unsigned int t_y = y0;
 400f57c:	e53ff717 	ldw	r20,-36(fp)
	register unsigned int b_y = y1;
 400f580:	e4fff817 	ldw	r19,-32(fp)
	register unsigned int local_color = color;
 400f584:	e5800117 	ldw	r22,4(fp)
	
	/* Check coordinates */
	if (t_y > b_y)
 400f588:	9d00032e 	bgeu	r19,r20,400f598 <alt_up_pixel_buffer_dma_draw_vline+0x68>
	{
		temp = t_y;
 400f58c:	a02b883a 	mov	r21,r20
		t_y = b_y;
 400f590:	9829883a 	mov	r20,r19
		b_y = temp;
 400f594:	a827883a 	mov	r19,r21
	}
	if ((line_x >= limit_x) || (t_y >= limit_y) || (line_x < 0) || (b_y < 0))
 400f598:	94406c2e 	bgeu	r18,r17,400f74c <alt_up_pixel_buffer_dma_draw_vline+0x21c>
 400f59c:	a4006b2e 	bgeu	r20,r16,400f74c <alt_up_pixel_buffer_dma_draw_vline+0x21c>
	/* Clip the box and draw only within the confines of the screen. */
	if (t_y < 0)
	{
		t_y = 0;
	}
	if (b_y >= limit_y)
 400f5a0:	9c000136 	bltu	r19,r16,400f5a8 <alt_up_pixel_buffer_dma_draw_vline+0x78>
	{
		b_y = limit_y - 1;
 400f5a4:	84ffffc4 	addi	r19,r16,-1
	}

	/* Set up the address to start clearing from and the screen boundaries. */
	if (backbuffer == 1)
 400f5a8:	e0800217 	ldw	r2,8(fp)
 400f5ac:	10800058 	cmpnei	r2,r2,1
 400f5b0:	1000031e 	bne	r2,zero,400f5c0 <alt_up_pixel_buffer_dma_draw_vline+0x90>
		addr = pixel_buffer->back_buffer_start_address;
 400f5b4:	e0bff517 	ldw	r2,-44(fp)
 400f5b8:	14000c17 	ldw	r16,48(r2)
 400f5bc:	00000206 	br	400f5c8 <alt_up_pixel_buffer_dma_draw_vline+0x98>
	else
		addr = pixel_buffer->buffer_start_address;
 400f5c0:	e0bff517 	ldw	r2,-44(fp)
 400f5c4:	14000b17 	ldw	r16,44(r2)

	/* Draw the vertical line using one of the addressing modes. */
	if (pixel_buffer->addressing_mode == ALT_UP_PIXEL_BUFFER_XY_ADDRESS_MODE) {
 400f5c8:	e0bff517 	ldw	r2,-44(fp)
 400f5cc:	10800d17 	ldw	r2,52(r2)
 400f5d0:	1000301e 	bne	r2,zero,400f694 <alt_up_pixel_buffer_dma_draw_vline+0x164>
		/* Draw a vertical line of a given color on the screen using the XY addressing mode. */
		register unsigned int y;
		register unsigned int offset_y;
		offset_y = pixel_buffer->y_coord_offset;
 400f5d4:	e0bff517 	ldw	r2,-44(fp)
 400f5d8:	15401317 	ldw	r21,76(r2)
		addr = addr + (t_y << offset_y);
 400f5dc:	a544983a 	sll	r2,r20,r21
 400f5e0:	80a1883a 	add	r16,r16,r2
		
		/* This portion of the code is purposefully replicated. This is because having a text for
		 * the mode would unnecessarily slow down the drawing of a box. */
		if (pixel_buffer->color_mode == ALT_UP_8BIT_COLOR_MODE) {
 400f5e4:	e0bff517 	ldw	r2,-44(fp)
 400f5e8:	10800e17 	ldw	r2,56(r2)
 400f5ec:	10800058 	cmpnei	r2,r2,1
 400f5f0:	10000b1e 	bne	r2,zero,400f620 <alt_up_pixel_buffer_dma_draw_vline+0xf0>
			for (y = t_y; y <= b_y; y++)
 400f5f4:	a023883a 	mov	r17,r20
 400f5f8:	00000706 	br	400f618 <alt_up_pixel_buffer_dma_draw_vline+0xe8>
			{
				IOWR_8DIRECT(addr, line_x, local_color);
 400f5fc:	9405883a 	add	r2,r18,r16
 400f600:	b007883a 	mov	r3,r22
 400f604:	10c00025 	stbio	r3,0(r2)
				addr = addr + (1 << offset_y);
 400f608:	00800044 	movi	r2,1
 400f60c:	1544983a 	sll	r2,r2,r21
 400f610:	80a1883a 	add	r16,r16,r2
		addr = addr + (t_y << offset_y);
		
		/* This portion of the code is purposefully replicated. This is because having a text for
		 * the mode would unnecessarily slow down the drawing of a box. */
		if (pixel_buffer->color_mode == ALT_UP_8BIT_COLOR_MODE) {
			for (y = t_y; y <= b_y; y++)
 400f614:	8c400044 	addi	r17,r17,1
 400f618:	9c7ff82e 	bgeu	r19,r17,400f5fc <__alt_mem_SRAM+0xfbfef5fc>
 400f61c:	00004c06 	br	400f750 <alt_up_pixel_buffer_dma_draw_vline+0x220>
			{
				IOWR_8DIRECT(addr, line_x, local_color);
				addr = addr + (1 << offset_y);
			}
		} else if (pixel_buffer->color_mode == ALT_UP_16BIT_COLOR_MODE) {
 400f620:	e0bff517 	ldw	r2,-44(fp)
 400f624:	10800e17 	ldw	r2,56(r2)
 400f628:	10800098 	cmpnei	r2,r2,2
 400f62c:	10000c1e 	bne	r2,zero,400f660 <alt_up_pixel_buffer_dma_draw_vline+0x130>
			for (y = t_y; y <= b_y; y++)
 400f630:	a023883a 	mov	r17,r20
 400f634:	00000806 	br	400f658 <alt_up_pixel_buffer_dma_draw_vline+0x128>
			{
				IOWR_16DIRECT(addr, line_x << 1, local_color);
 400f638:	9485883a 	add	r2,r18,r18
 400f63c:	1405883a 	add	r2,r2,r16
 400f640:	b007883a 	mov	r3,r22
 400f644:	10c0002d 	sthio	r3,0(r2)
				addr = addr + (1 << offset_y);
 400f648:	00800044 	movi	r2,1
 400f64c:	1544983a 	sll	r2,r2,r21
 400f650:	80a1883a 	add	r16,r16,r2
			{
				IOWR_8DIRECT(addr, line_x, local_color);
				addr = addr + (1 << offset_y);
			}
		} else if (pixel_buffer->color_mode == ALT_UP_16BIT_COLOR_MODE) {
			for (y = t_y; y <= b_y; y++)
 400f654:	8c400044 	addi	r17,r17,1
 400f658:	9c7ff72e 	bgeu	r19,r17,400f638 <__alt_mem_SRAM+0xfbfef638>
 400f65c:	00003c06 	br	400f750 <alt_up_pixel_buffer_dma_draw_vline+0x220>
				addr = addr + (1 << offset_y);
			}
		}
		else
		{
			for (y = t_y; y <= b_y; y++)
 400f660:	a023883a 	mov	r17,r20
 400f664:	00000906 	br	400f68c <alt_up_pixel_buffer_dma_draw_vline+0x15c>
			{
				IOWR_32DIRECT(addr, line_x << 2, local_color);
 400f668:	9485883a 	add	r2,r18,r18
 400f66c:	1085883a 	add	r2,r2,r2
 400f670:	1405883a 	add	r2,r2,r16
 400f674:	b007883a 	mov	r3,r22
 400f678:	10c00035 	stwio	r3,0(r2)
				addr = addr + (1 << offset_y);
 400f67c:	00800044 	movi	r2,1
 400f680:	1544983a 	sll	r2,r2,r21
 400f684:	80a1883a 	add	r16,r16,r2
				addr = addr + (1 << offset_y);
			}
		}
		else
		{
			for (y = t_y; y <= b_y; y++)
 400f688:	8c400044 	addi	r17,r17,1
 400f68c:	9c7ff62e 	bgeu	r19,r17,400f668 <__alt_mem_SRAM+0xfbfef668>
 400f690:	00002f06 	br	400f750 <alt_up_pixel_buffer_dma_draw_vline+0x220>
	} else {
		/* Draw a vertical line of a given color on the screen using the linear addressing mode. */
		register unsigned int y;
		/* This portion of the code is purposefully replicated. This is because having a text for
		 * the mode would unnecessarily slow down the drawing of a box. */
		if (pixel_buffer->color_mode == ALT_UP_8BIT_COLOR_MODE) {
 400f694:	e0bff517 	ldw	r2,-44(fp)
 400f698:	10800e17 	ldw	r2,56(r2)
 400f69c:	10800058 	cmpnei	r2,r2,1
 400f6a0:	10000a1e 	bne	r2,zero,400f6cc <alt_up_pixel_buffer_dma_draw_vline+0x19c>
			addr = addr + t_y * limit_x;
 400f6a4:	a445383a 	mul	r2,r20,r17
 400f6a8:	80a1883a 	add	r16,r16,r2
			for (y = t_y; y <= b_y; y++)
 400f6ac:	00000506 	br	400f6c4 <alt_up_pixel_buffer_dma_draw_vline+0x194>
			{
				IOWR_8DIRECT(addr, line_x, local_color);
 400f6b0:	9405883a 	add	r2,r18,r16
 400f6b4:	b007883a 	mov	r3,r22
 400f6b8:	10c00025 	stbio	r3,0(r2)
				addr = addr + limit_x;
 400f6bc:	8461883a 	add	r16,r16,r17
		register unsigned int y;
		/* This portion of the code is purposefully replicated. This is because having a text for
		 * the mode would unnecessarily slow down the drawing of a box. */
		if (pixel_buffer->color_mode == ALT_UP_8BIT_COLOR_MODE) {
			addr = addr + t_y * limit_x;
			for (y = t_y; y <= b_y; y++)
 400f6c0:	a5000044 	addi	r20,r20,1
 400f6c4:	9d3ffa2e 	bgeu	r19,r20,400f6b0 <__alt_mem_SRAM+0xfbfef6b0>
 400f6c8:	00002106 	br	400f750 <alt_up_pixel_buffer_dma_draw_vline+0x220>
			{
				IOWR_8DIRECT(addr, line_x, local_color);
				addr = addr + limit_x;
			}
		} else if (pixel_buffer->color_mode == ALT_UP_16BIT_COLOR_MODE) {
 400f6cc:	e0bff517 	ldw	r2,-44(fp)
 400f6d0:	10800e17 	ldw	r2,56(r2)
 400f6d4:	10800098 	cmpnei	r2,r2,2
 400f6d8:	10000d1e 	bne	r2,zero,400f710 <alt_up_pixel_buffer_dma_draw_vline+0x1e0>
			limit_x = limit_x << 1;
 400f6dc:	8c45883a 	add	r2,r17,r17
 400f6e0:	1023883a 	mov	r17,r2
			addr = addr + t_y * limit_x;
 400f6e4:	a445383a 	mul	r2,r20,r17
 400f6e8:	80a1883a 	add	r16,r16,r2
			for (y = t_y; y <= b_y; y++)
 400f6ec:	00000606 	br	400f708 <alt_up_pixel_buffer_dma_draw_vline+0x1d8>
			{
				IOWR_16DIRECT(addr, line_x << 1, local_color);
 400f6f0:	9485883a 	add	r2,r18,r18
 400f6f4:	1405883a 	add	r2,r2,r16
 400f6f8:	b007883a 	mov	r3,r22
 400f6fc:	10c0002d 	sthio	r3,0(r2)
				addr = addr + limit_x;
 400f700:	8461883a 	add	r16,r16,r17
				addr = addr + limit_x;
			}
		} else if (pixel_buffer->color_mode == ALT_UP_16BIT_COLOR_MODE) {
			limit_x = limit_x << 1;
			addr = addr + t_y * limit_x;
			for (y = t_y; y <= b_y; y++)
 400f704:	a5000044 	addi	r20,r20,1
 400f708:	9d3ff92e 	bgeu	r19,r20,400f6f0 <__alt_mem_SRAM+0xfbfef6f0>
 400f70c:	00001006 	br	400f750 <alt_up_pixel_buffer_dma_draw_vline+0x220>
				addr = addr + limit_x;
			}
		}
		else
		{
			limit_x = limit_x << 2;
 400f710:	8c45883a 	add	r2,r17,r17
 400f714:	1085883a 	add	r2,r2,r2
 400f718:	1023883a 	mov	r17,r2
			addr = addr + t_y * limit_x;
 400f71c:	a445383a 	mul	r2,r20,r17
 400f720:	80a1883a 	add	r16,r16,r2
			for (y = t_y; y <= b_y; y++)
 400f724:	00000706 	br	400f744 <alt_up_pixel_buffer_dma_draw_vline+0x214>
			{
				IOWR_32DIRECT(addr, line_x << 2, local_color);
 400f728:	9485883a 	add	r2,r18,r18
 400f72c:	1085883a 	add	r2,r2,r2
 400f730:	1405883a 	add	r2,r2,r16
 400f734:	b007883a 	mov	r3,r22
 400f738:	10c00035 	stwio	r3,0(r2)
				addr = addr + limit_x;
 400f73c:	8461883a 	add	r16,r16,r17
		}
		else
		{
			limit_x = limit_x << 2;
			addr = addr + t_y * limit_x;
			for (y = t_y; y <= b_y; y++)
 400f740:	a5000044 	addi	r20,r20,1
 400f744:	9d3ff82e 	bgeu	r19,r20,400f728 <__alt_mem_SRAM+0xfbfef728>
 400f748:	00000106 	br	400f750 <alt_up_pixel_buffer_dma_draw_vline+0x220>
		b_y = temp;
	}
	if ((line_x >= limit_x) || (t_y >= limit_y) || (line_x < 0) || (b_y < 0))
	{
		/* Drawing outside of the window, so don't bother. */
		return;
 400f74c:	0001883a 	nop
				IOWR_32DIRECT(addr, line_x << 2, local_color);
				addr = addr + limit_x;
			}
		}
	}
}
 400f750:	e6fff904 	addi	sp,fp,-28
 400f754:	df000717 	ldw	fp,28(sp)
 400f758:	dd800617 	ldw	r22,24(sp)
 400f75c:	dd400517 	ldw	r21,20(sp)
 400f760:	dd000417 	ldw	r20,16(sp)
 400f764:	dcc00317 	ldw	r19,12(sp)
 400f768:	dc800217 	ldw	r18,8(sp)
 400f76c:	dc400117 	ldw	r17,4(sp)
 400f770:	dc000017 	ldw	r16,0(sp)
 400f774:	dec00804 	addi	sp,sp,32
 400f778:	f800283a 	ret

0400f77c <alt_up_pixel_buffer_dma_draw_rectangle>:

void alt_up_pixel_buffer_dma_draw_rectangle(alt_up_pixel_buffer_dma_dev *pixel_buffer, int x0, int y0, int x1, int y1, int color, int backbuffer)
{
 400f77c:	defff804 	addi	sp,sp,-32
 400f780:	dfc00715 	stw	ra,28(sp)
 400f784:	df000615 	stw	fp,24(sp)
 400f788:	df000604 	addi	fp,sp,24
 400f78c:	e13ffc15 	stw	r4,-16(fp)
 400f790:	e17ffd15 	stw	r5,-12(fp)
 400f794:	e1bffe15 	stw	r6,-8(fp)
 400f798:	e1ffff15 	stw	r7,-4(fp)
	alt_up_pixel_buffer_dma_draw_hline(pixel_buffer, x0, x1, y0, color, backbuffer);
 400f79c:	e0800417 	ldw	r2,16(fp)
 400f7a0:	d8800115 	stw	r2,4(sp)
 400f7a4:	e0800317 	ldw	r2,12(fp)
 400f7a8:	d8800015 	stw	r2,0(sp)
 400f7ac:	e1fffe17 	ldw	r7,-8(fp)
 400f7b0:	e1bfff17 	ldw	r6,-4(fp)
 400f7b4:	e17ffd17 	ldw	r5,-12(fp)
 400f7b8:	e13ffc17 	ldw	r4,-16(fp)
 400f7bc:	400f3200 	call	400f320 <alt_up_pixel_buffer_dma_draw_hline>
	alt_up_pixel_buffer_dma_draw_hline(pixel_buffer, x0, x1, y1, color, backbuffer);
 400f7c0:	e0800417 	ldw	r2,16(fp)
 400f7c4:	d8800115 	stw	r2,4(sp)
 400f7c8:	e0800317 	ldw	r2,12(fp)
 400f7cc:	d8800015 	stw	r2,0(sp)
 400f7d0:	e1c00217 	ldw	r7,8(fp)
 400f7d4:	e1bfff17 	ldw	r6,-4(fp)
 400f7d8:	e17ffd17 	ldw	r5,-12(fp)
 400f7dc:	e13ffc17 	ldw	r4,-16(fp)
 400f7e0:	400f3200 	call	400f320 <alt_up_pixel_buffer_dma_draw_hline>
	alt_up_pixel_buffer_dma_draw_vline(pixel_buffer, x0, y0, y1, color, backbuffer);
 400f7e4:	e0800417 	ldw	r2,16(fp)
 400f7e8:	d8800115 	stw	r2,4(sp)
 400f7ec:	e0800317 	ldw	r2,12(fp)
 400f7f0:	d8800015 	stw	r2,0(sp)
 400f7f4:	e1c00217 	ldw	r7,8(fp)
 400f7f8:	e1bffe17 	ldw	r6,-8(fp)
 400f7fc:	e17ffd17 	ldw	r5,-12(fp)
 400f800:	e13ffc17 	ldw	r4,-16(fp)
 400f804:	400f5300 	call	400f530 <alt_up_pixel_buffer_dma_draw_vline>
	alt_up_pixel_buffer_dma_draw_vline(pixel_buffer, x1, y0, y1, color, backbuffer);
 400f808:	e0800417 	ldw	r2,16(fp)
 400f80c:	d8800115 	stw	r2,4(sp)
 400f810:	e0800317 	ldw	r2,12(fp)
 400f814:	d8800015 	stw	r2,0(sp)
 400f818:	e1c00217 	ldw	r7,8(fp)
 400f81c:	e1bffe17 	ldw	r6,-8(fp)
 400f820:	e17fff17 	ldw	r5,-4(fp)
 400f824:	e13ffc17 	ldw	r4,-16(fp)
 400f828:	400f5300 	call	400f530 <alt_up_pixel_buffer_dma_draw_vline>
}
 400f82c:	0001883a 	nop
 400f830:	e037883a 	mov	sp,fp
 400f834:	dfc00117 	ldw	ra,4(sp)
 400f838:	df000017 	ldw	fp,0(sp)
 400f83c:	dec00204 	addi	sp,sp,8
 400f840:	f800283a 	ret

0400f844 <helper_plot_pixel>:

void helper_plot_pixel(register unsigned int buffer_start, register int line_size, register int x, register int y, register int color, register int mode)
/* This is a helper function that draws a pixel at a given location. Note that no boundary checks are made,
 * so drawing off-screen may cause unpredictable side effects. */
{
 400f844:	deffff04 	addi	sp,sp,-4
 400f848:	df000015 	stw	fp,0(sp)
 400f84c:	d839883a 	mov	fp,sp
 400f850:	2005883a 	mov	r2,r4
 400f854:	3007883a 	mov	r3,r6
 400f858:	3809883a 	mov	r4,r7
 400f85c:	e1800117 	ldw	r6,4(fp)
 400f860:	e1c00217 	ldw	r7,8(fp)
	if (mode == 0)
 400f864:	3800051e 	bne	r7,zero,400f87c <helper_plot_pixel+0x38>
		IOWR_8DIRECT(buffer_start, line_size*y+x, color);
 400f868:	2909383a 	mul	r4,r5,r4
 400f86c:	20c7883a 	add	r3,r4,r3
 400f870:	1885883a 	add	r2,r3,r2
 400f874:	11800025 	stbio	r6,0(r2)
	else if (mode == 1)
		IOWR_16DIRECT(buffer_start, (line_size*y+x) << 1, color);
	else
		IOWR_32DIRECT(buffer_start, (line_size*y+x) << 2, color);
}
 400f878:	00000e06 	br	400f8b4 <helper_plot_pixel+0x70>
/* This is a helper function that draws a pixel at a given location. Note that no boundary checks are made,
 * so drawing off-screen may cause unpredictable side effects. */
{
	if (mode == 0)
		IOWR_8DIRECT(buffer_start, line_size*y+x, color);
	else if (mode == 1)
 400f87c:	39c00058 	cmpnei	r7,r7,1
 400f880:	3800061e 	bne	r7,zero,400f89c <helper_plot_pixel+0x58>
		IOWR_16DIRECT(buffer_start, (line_size*y+x) << 1, color);
 400f884:	2909383a 	mul	r4,r5,r4
 400f888:	20c7883a 	add	r3,r4,r3
 400f88c:	18c7883a 	add	r3,r3,r3
 400f890:	1885883a 	add	r2,r3,r2
 400f894:	1180002d 	sthio	r6,0(r2)
	else
		IOWR_32DIRECT(buffer_start, (line_size*y+x) << 2, color);
}
 400f898:	00000606 	br	400f8b4 <helper_plot_pixel+0x70>
	if (mode == 0)
		IOWR_8DIRECT(buffer_start, line_size*y+x, color);
	else if (mode == 1)
		IOWR_16DIRECT(buffer_start, (line_size*y+x) << 1, color);
	else
		IOWR_32DIRECT(buffer_start, (line_size*y+x) << 2, color);
 400f89c:	2909383a 	mul	r4,r5,r4
 400f8a0:	20c7883a 	add	r3,r4,r3
 400f8a4:	18c7883a 	add	r3,r3,r3
 400f8a8:	18c7883a 	add	r3,r3,r3
 400f8ac:	1885883a 	add	r2,r3,r2
 400f8b0:	11800035 	stwio	r6,0(r2)
}
 400f8b4:	0001883a 	nop
 400f8b8:	e037883a 	mov	sp,fp
 400f8bc:	df000017 	ldw	fp,0(sp)
 400f8c0:	dec00104 	addi	sp,sp,4
 400f8c4:	f800283a 	ret

0400f8c8 <alt_up_pixel_buffer_dma_draw_line>:

void alt_up_pixel_buffer_dma_draw_line(alt_up_pixel_buffer_dma_dev *pixel_buffer, int x0, int y0, int x1, int y1, int color, int backbuffer)
/* This function draws a line between points (x0, y0) and (x1, y1). The function does not check if it draws a pixel within screen boundaries.
 * users should ensure that the line is drawn within the screen boundaries. */
{
 400f8c8:	deffeb04 	addi	sp,sp,-84
 400f8cc:	dfc01415 	stw	ra,80(sp)
 400f8d0:	df001315 	stw	fp,76(sp)
 400f8d4:	ddc01215 	stw	r23,72(sp)
 400f8d8:	dd801115 	stw	r22,68(sp)
 400f8dc:	dd401015 	stw	r21,64(sp)
 400f8e0:	dd000f15 	stw	r20,60(sp)
 400f8e4:	dcc00e15 	stw	r19,56(sp)
 400f8e8:	dc800d15 	stw	r18,52(sp)
 400f8ec:	dc400c15 	stw	r17,48(sp)
 400f8f0:	dc000b15 	stw	r16,44(sp)
 400f8f4:	df001304 	addi	fp,sp,76
 400f8f8:	e13fef15 	stw	r4,-68(fp)
 400f8fc:	e17ff015 	stw	r5,-64(fp)
 400f900:	e1bff115 	stw	r6,-60(fp)
 400f904:	e1fff215 	stw	r7,-56(fp)
	register int x_0 = x0;
 400f908:	e47ff017 	ldw	r17,-64(fp)
	register int y_0 = y0;
 400f90c:	e4fff117 	ldw	r19,-60(fp)
	register int x_1 = x1;
 400f910:	e4bff217 	ldw	r18,-56(fp)
	register int y_1 = y1;
 400f914:	e5000217 	ldw	r20,8(fp)
	register char steep = (ABS(y_1 - y_0) > ABS(x_1 - x_0)) ? 1 : 0;
 400f918:	a4c5c83a 	sub	r2,r20,r19
 400f91c:	1000010e 	bge	r2,zero,400f924 <alt_up_pixel_buffer_dma_draw_line+0x5c>
 400f920:	0085c83a 	sub	r2,zero,r2
 400f924:	1007883a 	mov	r3,r2
 400f928:	9445c83a 	sub	r2,r18,r17
 400f92c:	1000010e 	bge	r2,zero,400f934 <alt_up_pixel_buffer_dma_draw_line+0x6c>
 400f930:	0085c83a 	sub	r2,zero,r2
 400f934:	10c4803a 	cmplt	r2,r2,r3
 400f938:	e0bff305 	stb	r2,-52(fp)
	register int deltax, deltay, error, ystep, x, y;
	register int color_mode =	(pixel_buffer->color_mode == ALT_UP_8BIT_COLOR_MODE) ? 0 :
 400f93c:	e0bfef17 	ldw	r2,-68(fp)
 400f940:	10800e17 	ldw	r2,56(r2)
 400f944:	10800060 	cmpeqi	r2,r2,1
 400f948:	1000081e 	bne	r2,zero,400f96c <alt_up_pixel_buffer_dma_draw_line+0xa4>
								(pixel_buffer->color_mode == ALT_UP_16BIT_COLOR_MODE) ? 1 : 2;
 400f94c:	e0bfef17 	ldw	r2,-68(fp)
 400f950:	10800e17 	ldw	r2,56(r2)
 400f954:	10800098 	cmpnei	r2,r2,2
 400f958:	1000021e 	bne	r2,zero,400f964 <alt_up_pixel_buffer_dma_draw_line+0x9c>
 400f95c:	00800044 	movi	r2,1
 400f960:	00000306 	br	400f970 <alt_up_pixel_buffer_dma_draw_line+0xa8>
 400f964:	00800084 	movi	r2,2
 400f968:	00000106 	br	400f970 <alt_up_pixel_buffer_dma_draw_line+0xa8>
	register int y_0 = y0;
	register int x_1 = x1;
	register int y_1 = y1;
	register char steep = (ABS(y_1 - y_0) > ABS(x_1 - x_0)) ? 1 : 0;
	register int deltax, deltay, error, ystep, x, y;
	register int color_mode =	(pixel_buffer->color_mode == ALT_UP_8BIT_COLOR_MODE) ? 0 :
 400f96c:	0005883a 	mov	r2,zero
 400f970:	e0bff415 	stw	r2,-48(fp)
								(pixel_buffer->color_mode == ALT_UP_16BIT_COLOR_MODE) ? 1 : 2;
	register int line_color = color;
 400f974:	e0800317 	ldw	r2,12(fp)
 400f978:	e0bff515 	stw	r2,-44(fp)
	register unsigned int buffer_start;
	register int line_size = (pixel_buffer->addressing_mode == ALT_UP_PIXEL_BUFFER_XY_ADDRESS_MODE) ? (1 << (pixel_buffer->y_coord_offset-color_mode)) : pixel_buffer->x_resolution;
 400f97c:	e0bfef17 	ldw	r2,-68(fp)
 400f980:	10800d17 	ldw	r2,52(r2)
 400f984:	1000071e 	bne	r2,zero,400f9a4 <alt_up_pixel_buffer_dma_draw_line+0xdc>
 400f988:	e0bfef17 	ldw	r2,-68(fp)
 400f98c:	10801317 	ldw	r2,76(r2)
 400f990:	e0fff417 	ldw	r3,-48(fp)
 400f994:	10c5c83a 	sub	r2,r2,r3
 400f998:	00c00044 	movi	r3,1
 400f99c:	1884983a 	sll	r2,r3,r2
 400f9a0:	00000206 	br	400f9ac <alt_up_pixel_buffer_dma_draw_line+0xe4>
 400f9a4:	e0bfef17 	ldw	r2,-68(fp)
 400f9a8:	10800f17 	ldw	r2,60(r2)
 400f9ac:	e0bff615 	stw	r2,-40(fp)

	if (backbuffer == 1)
 400f9b0:	e0800417 	ldw	r2,16(fp)
 400f9b4:	10800058 	cmpnei	r2,r2,1
 400f9b8:	1000031e 	bne	r2,zero,400f9c8 <alt_up_pixel_buffer_dma_draw_line+0x100>
		buffer_start = pixel_buffer->back_buffer_start_address;
 400f9bc:	e0bfef17 	ldw	r2,-68(fp)
 400f9c0:	15c00c17 	ldw	r23,48(r2)
 400f9c4:	00000206 	br	400f9d0 <alt_up_pixel_buffer_dma_draw_line+0x108>
	else
		buffer_start = pixel_buffer->buffer_start_address;
 400f9c8:	e0bfef17 	ldw	r2,-68(fp)
 400f9cc:	15c00b17 	ldw	r23,44(r2)

	/* Preprocessing inputs */
	if (steep > 0) {
 400f9d0:	e0bff307 	ldb	r2,-52(fp)
 400f9d4:	0080060e 	bge	zero,r2,400f9f0 <alt_up_pixel_buffer_dma_draw_line+0x128>
		// Swap x_0 and y_0
		error = x_0;
 400f9d8:	8821883a 	mov	r16,r17
		x_0 = y_0;
 400f9dc:	9823883a 	mov	r17,r19
		y_0 = error;
 400f9e0:	8027883a 	mov	r19,r16
		// Swap x_1 and y_1
		error = x_1;
 400f9e4:	9021883a 	mov	r16,r18
		x_1 = y_1;
 400f9e8:	a025883a 	mov	r18,r20
		y_1 = error;
 400f9ec:	8029883a 	mov	r20,r16
	}
	if (x_0 > x_1) {
 400f9f0:	9440060e 	bge	r18,r17,400fa0c <alt_up_pixel_buffer_dma_draw_line+0x144>
		// Swap x_0 and x_1
		error = x_0;
 400f9f4:	8821883a 	mov	r16,r17
		x_0 = x_1;
 400f9f8:	9023883a 	mov	r17,r18
		x_1 = error;
 400f9fc:	8025883a 	mov	r18,r16
		// Swap y_0 and y_1
		error = y_0;
 400fa00:	9821883a 	mov	r16,r19
		y_0 = y_1;
 400fa04:	a027883a 	mov	r19,r20
		y_1 = error;
 400fa08:	8029883a 	mov	r20,r16
	}

	/* Setup local variables */
	deltax = x_1 - x_0;
 400fa0c:	946bc83a 	sub	r21,r18,r17
	deltay = ABS(y_1 - y_0);
 400fa10:	a4c5c83a 	sub	r2,r20,r19
 400fa14:	1000010e 	bge	r2,zero,400fa1c <alt_up_pixel_buffer_dma_draw_line+0x154>
 400fa18:	0085c83a 	sub	r2,zero,r2
 400fa1c:	e0bff715 	stw	r2,-36(fp)
	error = -(deltax / 2); 
 400fa20:	a804d7fa 	srli	r2,r21,31
 400fa24:	1545883a 	add	r2,r2,r21
 400fa28:	1005d07a 	srai	r2,r2,1
 400fa2c:	00a1c83a 	sub	r16,zero,r2
	y = y_0;
 400fa30:	982d883a 	mov	r22,r19
	if (y_0 < y_1)
 400fa34:	9d00020e 	bge	r19,r20,400fa40 <alt_up_pixel_buffer_dma_draw_line+0x178>
		ystep = 1;
 400fa38:	04c00044 	movi	r19,1
 400fa3c:	00000106 	br	400fa44 <alt_up_pixel_buffer_dma_draw_line+0x17c>
	else
		ystep = -1;
 400fa40:	04ffffc4 	movi	r19,-1

	/* Draw a line - either go along the x axis (steep = 0) or along the y axis (steep = 1). The code is replicated to
	 * compile well on low optimization levels. */
	if (steep == 1)
 400fa44:	e0bff307 	ldb	r2,-52(fp)
 400fa48:	10800058 	cmpnei	r2,r2,1
 400fa4c:	1000211e 	bne	r2,zero,400fad4 <alt_up_pixel_buffer_dma_draw_line+0x20c>
	{
		for (x=x_0; x <= x_1; x++) {
 400fa50:	00000f06 	br	400fa90 <alt_up_pixel_buffer_dma_draw_line+0x1c8>
			helper_plot_pixel(buffer_start, line_size, y, x, line_color, color_mode);
 400fa54:	e0bff417 	ldw	r2,-48(fp)
 400fa58:	d8800115 	stw	r2,4(sp)
 400fa5c:	e0bff517 	ldw	r2,-44(fp)
 400fa60:	d8800015 	stw	r2,0(sp)
 400fa64:	880f883a 	mov	r7,r17
 400fa68:	b00d883a 	mov	r6,r22
 400fa6c:	e17ff617 	ldw	r5,-40(fp)
 400fa70:	b809883a 	mov	r4,r23
 400fa74:	400f8440 	call	400f844 <helper_plot_pixel>
			error = error + deltay;
 400fa78:	e0bff717 	ldw	r2,-36(fp)
 400fa7c:	80a1883a 	add	r16,r16,r2
			if (error > 0) {
 400fa80:	0400020e 	bge	zero,r16,400fa8c <alt_up_pixel_buffer_dma_draw_line+0x1c4>
				y = y + ystep;
 400fa84:	b4ed883a 	add	r22,r22,r19
				error = error - deltax;
 400fa88:	8561c83a 	sub	r16,r16,r21

	/* Draw a line - either go along the x axis (steep = 0) or along the y axis (steep = 1). The code is replicated to
	 * compile well on low optimization levels. */
	if (steep == 1)
	{
		for (x=x_0; x <= x_1; x++) {
 400fa8c:	8c400044 	addi	r17,r17,1
 400fa90:	947ff00e 	bge	r18,r17,400fa54 <__alt_mem_SRAM+0xfbfefa54>
				y = y + ystep;
				error = error - deltax;
			}
		}
	}
}
 400fa94:	00001006 	br	400fad8 <alt_up_pixel_buffer_dma_draw_line+0x210>
		}
	}
	else
	{
		for (x=x_0; x <= x_1; x++) {
			helper_plot_pixel(buffer_start, line_size, x, y, line_color, color_mode);
 400fa98:	e0bff417 	ldw	r2,-48(fp)
 400fa9c:	d8800115 	stw	r2,4(sp)
 400faa0:	e0bff517 	ldw	r2,-44(fp)
 400faa4:	d8800015 	stw	r2,0(sp)
 400faa8:	b00f883a 	mov	r7,r22
 400faac:	880d883a 	mov	r6,r17
 400fab0:	e17ff617 	ldw	r5,-40(fp)
 400fab4:	b809883a 	mov	r4,r23
 400fab8:	400f8440 	call	400f844 <helper_plot_pixel>
			error = error + deltay;
 400fabc:	e0bff717 	ldw	r2,-36(fp)
 400fac0:	80a1883a 	add	r16,r16,r2
			if (error > 0) {
 400fac4:	0400020e 	bge	zero,r16,400fad0 <alt_up_pixel_buffer_dma_draw_line+0x208>
				y = y + ystep;
 400fac8:	b4ed883a 	add	r22,r22,r19
				error = error - deltax;
 400facc:	8561c83a 	sub	r16,r16,r21
			}
		}
	}
	else
	{
		for (x=x_0; x <= x_1; x++) {
 400fad0:	8c400044 	addi	r17,r17,1
 400fad4:	947ff00e 	bge	r18,r17,400fa98 <__alt_mem_SRAM+0xfbfefa98>
				y = y + ystep;
				error = error - deltax;
			}
		}
	}
}
 400fad8:	0001883a 	nop
 400fadc:	e6fff804 	addi	sp,fp,-32
 400fae0:	dfc00917 	ldw	ra,36(sp)
 400fae4:	df000817 	ldw	fp,32(sp)
 400fae8:	ddc00717 	ldw	r23,28(sp)
 400faec:	dd800617 	ldw	r22,24(sp)
 400faf0:	dd400517 	ldw	r21,20(sp)
 400faf4:	dd000417 	ldw	r20,16(sp)
 400faf8:	dcc00317 	ldw	r19,12(sp)
 400fafc:	dc800217 	ldw	r18,8(sp)
 400fb00:	dc400117 	ldw	r17,4(sp)
 400fb04:	dc000017 	ldw	r16,0(sp)
 400fb08:	dec00a04 	addi	sp,sp,40
 400fb0c:	f800283a 	ret

0400fb10 <alt_alarm_start>:
 */ 

int alt_alarm_start (alt_alarm* alarm, alt_u32 nticks,
                     alt_u32 (*callback) (void* context),
                     void* context)
{
 400fb10:	defff504 	addi	sp,sp,-44
 400fb14:	df000a15 	stw	fp,40(sp)
 400fb18:	df000a04 	addi	fp,sp,40
 400fb1c:	e13ffc15 	stw	r4,-16(fp)
 400fb20:	e17ffd15 	stw	r5,-12(fp)
 400fb24:	e1bffe15 	stw	r6,-8(fp)
 400fb28:	e1ffff15 	stw	r7,-4(fp)
  alt_irq_context irq_context;
  alt_u32 current_nticks = 0;
 400fb2c:	e03ff615 	stw	zero,-40(fp)
 * Obtain the system clock rate in ticks/s. 
 */

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_ticks_per_second (void)
{
  return _alt_tick_rate;
 400fb30:	d0a70c17 	ldw	r2,-25552(gp)
  
  if (alt_ticks_per_second ())
 400fb34:	10003c26 	beq	r2,zero,400fc28 <alt_alarm_start+0x118>
  {
    if (alarm)
 400fb38:	e0bffc17 	ldw	r2,-16(fp)
 400fb3c:	10003826 	beq	r2,zero,400fc20 <alt_alarm_start+0x110>
    {
      alarm->callback = callback;
 400fb40:	e0bffc17 	ldw	r2,-16(fp)
 400fb44:	e0fffe17 	ldw	r3,-8(fp)
 400fb48:	10c00315 	stw	r3,12(r2)
      alarm->context  = context;
 400fb4c:	e0bffc17 	ldw	r2,-16(fp)
 400fb50:	e0ffff17 	ldw	r3,-4(fp)
 400fb54:	10c00515 	stw	r3,20(r2)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
 400fb58:	0005303a 	rdctl	r2,status
 400fb5c:	e0bff915 	stw	r2,-28(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
 400fb60:	e0fff917 	ldw	r3,-28(fp)
 400fb64:	00bfff84 	movi	r2,-2
 400fb68:	1884703a 	and	r2,r3,r2
 400fb6c:	1001703a 	wrctl	status,r2
  
  return context;
 400fb70:	e0bff917 	ldw	r2,-28(fp)
 
      irq_context = alt_irq_disable_all ();
 400fb74:	e0bff815 	stw	r2,-32(fp)
 * alt_nticks() returns the elapsed number of system clock ticks since reset.
 */

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_nticks (void)
{
  return _alt_nticks;
 400fb78:	d0a70d17 	ldw	r2,-25548(gp)
      
      current_nticks = alt_nticks();
 400fb7c:	e0bff615 	stw	r2,-40(fp)
      
      alarm->time = nticks + current_nticks + 1; 
 400fb80:	e0fffd17 	ldw	r3,-12(fp)
 400fb84:	e0bff617 	ldw	r2,-40(fp)
 400fb88:	1885883a 	add	r2,r3,r2
 400fb8c:	10c00044 	addi	r3,r2,1
 400fb90:	e0bffc17 	ldw	r2,-16(fp)
 400fb94:	10c00215 	stw	r3,8(r2)
      /* 
       * If the desired alarm time causes a roll-over, set the rollover
       * flag. This will prevent the subsequent tick event from causing
       * an alarm too early.
       */
      if(alarm->time < current_nticks)
 400fb98:	e0bffc17 	ldw	r2,-16(fp)
 400fb9c:	10c00217 	ldw	r3,8(r2)
 400fba0:	e0bff617 	ldw	r2,-40(fp)
 400fba4:	1880042e 	bgeu	r3,r2,400fbb8 <alt_alarm_start+0xa8>
      {
        alarm->rollover = 1;
 400fba8:	e0bffc17 	ldw	r2,-16(fp)
 400fbac:	00c00044 	movi	r3,1
 400fbb0:	10c00405 	stb	r3,16(r2)
 400fbb4:	00000206 	br	400fbc0 <alt_alarm_start+0xb0>
      }
      else
      {
        alarm->rollover = 0;
 400fbb8:	e0bffc17 	ldw	r2,-16(fp)
 400fbbc:	10000405 	stb	zero,16(r2)
      }
    
      alt_llist_insert (&alt_alarm_list, &alarm->llist);
 400fbc0:	e0bffc17 	ldw	r2,-16(fp)
 400fbc4:	d0e00e04 	addi	r3,gp,-32712
 400fbc8:	e0fffa15 	stw	r3,-24(fp)
 400fbcc:	e0bffb15 	stw	r2,-20(fp)
 */

static ALT_INLINE void ALT_ALWAYS_INLINE alt_llist_insert(alt_llist* list, 
                alt_llist* entry)
{
  entry->previous = list;
 400fbd0:	e0bffb17 	ldw	r2,-20(fp)
 400fbd4:	e0fffa17 	ldw	r3,-24(fp)
 400fbd8:	10c00115 	stw	r3,4(r2)
  entry->next     = list->next;
 400fbdc:	e0bffa17 	ldw	r2,-24(fp)
 400fbe0:	10c00017 	ldw	r3,0(r2)
 400fbe4:	e0bffb17 	ldw	r2,-20(fp)
 400fbe8:	10c00015 	stw	r3,0(r2)

  list->next->previous = entry;
 400fbec:	e0bffa17 	ldw	r2,-24(fp)
 400fbf0:	10800017 	ldw	r2,0(r2)
 400fbf4:	e0fffb17 	ldw	r3,-20(fp)
 400fbf8:	10c00115 	stw	r3,4(r2)
  list->next           = entry;
 400fbfc:	e0bffa17 	ldw	r2,-24(fp)
 400fc00:	e0fffb17 	ldw	r3,-20(fp)
 400fc04:	10c00015 	stw	r3,0(r2)
 400fc08:	e0bff817 	ldw	r2,-32(fp)
 400fc0c:	e0bff715 	stw	r2,-36(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
 400fc10:	e0bff717 	ldw	r2,-36(fp)
 400fc14:	1001703a 	wrctl	status,r2
      alt_irq_enable_all (irq_context);

      return 0;
 400fc18:	0005883a 	mov	r2,zero
 400fc1c:	00000306 	br	400fc2c <alt_alarm_start+0x11c>
    }
    else
    {
      return -EINVAL;
 400fc20:	00bffa84 	movi	r2,-22
 400fc24:	00000106 	br	400fc2c <alt_alarm_start+0x11c>
    }
  }
  else
  {
    return -ENOTSUP;
 400fc28:	00bfde84 	movi	r2,-134
  }
}
 400fc2c:	e037883a 	mov	sp,fp
 400fc30:	df000017 	ldw	fp,0(sp)
 400fc34:	dec00104 	addi	sp,sp,4
 400fc38:	f800283a 	ret

0400fc3c <alt_dcache_flush_all>:
/*
 * alt_dcache_flush_all() is called to flush the entire data cache.
 */

void alt_dcache_flush_all (void)
{
 400fc3c:	defffe04 	addi	sp,sp,-8
 400fc40:	df000115 	stw	fp,4(sp)
 400fc44:	df000104 	addi	fp,sp,4
#if NIOS2_DCACHE_SIZE > 0
  char* i;
  
  for (i = (char*) 0; i < (char*) NIOS2_DCACHE_SIZE; i+= NIOS2_DCACHE_LINE_SIZE)
 400fc48:	e03fff15 	stw	zero,-4(fp)
 400fc4c:	00000506 	br	400fc64 <alt_dcache_flush_all+0x28>
  { 
    __asm__ volatile ("flushd (%0)" :: "r" (i));
 400fc50:	e0bfff17 	ldw	r2,-4(fp)
 400fc54:	1000003b 	flushd	0(r2)
void alt_dcache_flush_all (void)
{
#if NIOS2_DCACHE_SIZE > 0
  char* i;
  
  for (i = (char*) 0; i < (char*) NIOS2_DCACHE_SIZE; i+= NIOS2_DCACHE_LINE_SIZE)
 400fc58:	e0bfff17 	ldw	r2,-4(fp)
 400fc5c:	10800804 	addi	r2,r2,32
 400fc60:	e0bfff15 	stw	r2,-4(fp)
 400fc64:	e0bfff17 	ldw	r2,-4(fp)
 400fc68:	10820030 	cmpltui	r2,r2,2048
 400fc6c:	103ff81e 	bne	r2,zero,400fc50 <__alt_mem_SRAM+0xfbfefc50>
  { 
    __asm__ volatile ("flushd (%0)" :: "r" (i));
  }
#endif /* NIOS2_DCACHE_SIZE > 0 */
}
 400fc70:	0001883a 	nop
 400fc74:	e037883a 	mov	sp,fp
 400fc78:	df000017 	ldw	fp,0(sp)
 400fc7c:	dec00104 	addi	sp,sp,4
 400fc80:	f800283a 	ret

0400fc84 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
 400fc84:	defffe04 	addi	sp,sp,-8
 400fc88:	dfc00115 	stw	ra,4(sp)
 400fc8c:	df000015 	stw	fp,0(sp)
 400fc90:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
 400fc94:	d0a00b17 	ldw	r2,-32724(gp)
 400fc98:	10000326 	beq	r2,zero,400fca8 <alt_get_errno+0x24>
 400fc9c:	d0a00b17 	ldw	r2,-32724(gp)
 400fca0:	103ee83a 	callr	r2
 400fca4:	00000106 	br	400fcac <alt_get_errno+0x28>
 400fca8:	d0a70604 	addi	r2,gp,-25576
}
 400fcac:	e037883a 	mov	sp,fp
 400fcb0:	dfc00117 	ldw	ra,4(sp)
 400fcb4:	df000017 	ldw	fp,0(sp)
 400fcb8:	dec00204 	addi	sp,sp,8
 400fcbc:	f800283a 	ret

0400fcc0 <alt_dev_llist_insert>:
/*
 *
 */

int alt_dev_llist_insert (alt_dev_llist* dev, alt_llist* list)
{
 400fcc0:	defffa04 	addi	sp,sp,-24
 400fcc4:	dfc00515 	stw	ra,20(sp)
 400fcc8:	df000415 	stw	fp,16(sp)
 400fccc:	df000404 	addi	fp,sp,16
 400fcd0:	e13ffe15 	stw	r4,-8(fp)
 400fcd4:	e17fff15 	stw	r5,-4(fp)
  /*
   * check that the device exists, and that it has a valid name.
   */

  if (!dev || !dev->name)
 400fcd8:	e0bffe17 	ldw	r2,-8(fp)
 400fcdc:	10000326 	beq	r2,zero,400fcec <alt_dev_llist_insert+0x2c>
 400fce0:	e0bffe17 	ldw	r2,-8(fp)
 400fce4:	10800217 	ldw	r2,8(r2)
 400fce8:	1000061e 	bne	r2,zero,400fd04 <alt_dev_llist_insert+0x44>
  {
    ALT_ERRNO = EINVAL;
 400fcec:	400fc840 	call	400fc84 <alt_get_errno>
 400fcf0:	1007883a 	mov	r3,r2
 400fcf4:	00800584 	movi	r2,22
 400fcf8:	18800015 	stw	r2,0(r3)
    return -EINVAL;
 400fcfc:	00bffa84 	movi	r2,-22
 400fd00:	00001306 	br	400fd50 <alt_dev_llist_insert+0x90>
  
  /*
   * register the device.
   */
  
  alt_llist_insert(list, &dev->llist);
 400fd04:	e0bffe17 	ldw	r2,-8(fp)
 400fd08:	e0ffff17 	ldw	r3,-4(fp)
 400fd0c:	e0fffc15 	stw	r3,-16(fp)
 400fd10:	e0bffd15 	stw	r2,-12(fp)
 */

static ALT_INLINE void ALT_ALWAYS_INLINE alt_llist_insert(alt_llist* list, 
                alt_llist* entry)
{
  entry->previous = list;
 400fd14:	e0bffd17 	ldw	r2,-12(fp)
 400fd18:	e0fffc17 	ldw	r3,-16(fp)
 400fd1c:	10c00115 	stw	r3,4(r2)
  entry->next     = list->next;
 400fd20:	e0bffc17 	ldw	r2,-16(fp)
 400fd24:	10c00017 	ldw	r3,0(r2)
 400fd28:	e0bffd17 	ldw	r2,-12(fp)
 400fd2c:	10c00015 	stw	r3,0(r2)

  list->next->previous = entry;
 400fd30:	e0bffc17 	ldw	r2,-16(fp)
 400fd34:	10800017 	ldw	r2,0(r2)
 400fd38:	e0fffd17 	ldw	r3,-12(fp)
 400fd3c:	10c00115 	stw	r3,4(r2)
  list->next           = entry;
 400fd40:	e0bffc17 	ldw	r2,-16(fp)
 400fd44:	e0fffd17 	ldw	r3,-12(fp)
 400fd48:	10c00015 	stw	r3,0(r2)

  return 0;  
 400fd4c:	0005883a 	mov	r2,zero
}
 400fd50:	e037883a 	mov	sp,fp
 400fd54:	dfc00117 	ldw	ra,4(sp)
 400fd58:	df000017 	ldw	fp,0(sp)
 400fd5c:	dec00204 	addi	sp,sp,8
 400fd60:	f800283a 	ret

0400fd64 <_do_ctors>:
/*
 * Run the C++ static constructors.
 */

void _do_ctors(void)
{
 400fd64:	defffd04 	addi	sp,sp,-12
 400fd68:	dfc00215 	stw	ra,8(sp)
 400fd6c:	df000115 	stw	fp,4(sp)
 400fd70:	df000104 	addi	fp,sp,4
  constructor* ctor;

  for (ctor = &__CTOR_END__[-1]; ctor >= __CTOR_LIST__; ctor--)
 400fd74:	00810074 	movhi	r2,1025
 400fd78:	1082ab04 	addi	r2,r2,2732
 400fd7c:	e0bfff15 	stw	r2,-4(fp)
 400fd80:	00000606 	br	400fd9c <_do_ctors+0x38>
        (*ctor) (); 
 400fd84:	e0bfff17 	ldw	r2,-4(fp)
 400fd88:	10800017 	ldw	r2,0(r2)
 400fd8c:	103ee83a 	callr	r2

void _do_ctors(void)
{
  constructor* ctor;

  for (ctor = &__CTOR_END__[-1]; ctor >= __CTOR_LIST__; ctor--)
 400fd90:	e0bfff17 	ldw	r2,-4(fp)
 400fd94:	10bfff04 	addi	r2,r2,-4
 400fd98:	e0bfff15 	stw	r2,-4(fp)
 400fd9c:	e0ffff17 	ldw	r3,-4(fp)
 400fda0:	00810074 	movhi	r2,1025
 400fda4:	1082ac04 	addi	r2,r2,2736
 400fda8:	18bff62e 	bgeu	r3,r2,400fd84 <__alt_mem_SRAM+0xfbfefd84>
        (*ctor) (); 
}
 400fdac:	0001883a 	nop
 400fdb0:	e037883a 	mov	sp,fp
 400fdb4:	dfc00117 	ldw	ra,4(sp)
 400fdb8:	df000017 	ldw	fp,0(sp)
 400fdbc:	dec00204 	addi	sp,sp,8
 400fdc0:	f800283a 	ret

0400fdc4 <_do_dtors>:
/*
 * Run the C++ static destructors.
 */

void _do_dtors(void)
{
 400fdc4:	defffd04 	addi	sp,sp,-12
 400fdc8:	dfc00215 	stw	ra,8(sp)
 400fdcc:	df000115 	stw	fp,4(sp)
 400fdd0:	df000104 	addi	fp,sp,4
  destructor* dtor;

  for (dtor = &__DTOR_END__[-1]; dtor >= __DTOR_LIST__; dtor--)
 400fdd4:	00810074 	movhi	r2,1025
 400fdd8:	1082ab04 	addi	r2,r2,2732
 400fddc:	e0bfff15 	stw	r2,-4(fp)
 400fde0:	00000606 	br	400fdfc <_do_dtors+0x38>
        (*dtor) (); 
 400fde4:	e0bfff17 	ldw	r2,-4(fp)
 400fde8:	10800017 	ldw	r2,0(r2)
 400fdec:	103ee83a 	callr	r2

void _do_dtors(void)
{
  destructor* dtor;

  for (dtor = &__DTOR_END__[-1]; dtor >= __DTOR_LIST__; dtor--)
 400fdf0:	e0bfff17 	ldw	r2,-4(fp)
 400fdf4:	10bfff04 	addi	r2,r2,-4
 400fdf8:	e0bfff15 	stw	r2,-4(fp)
 400fdfc:	e0ffff17 	ldw	r3,-4(fp)
 400fe00:	00810074 	movhi	r2,1025
 400fe04:	1082ac04 	addi	r2,r2,2736
 400fe08:	18bff62e 	bgeu	r3,r2,400fde4 <__alt_mem_SRAM+0xfbfefde4>
        (*dtor) (); 
}
 400fe0c:	0001883a 	nop
 400fe10:	e037883a 	mov	sp,fp
 400fe14:	dfc00117 	ldw	ra,4(sp)
 400fe18:	df000017 	ldw	fp,0(sp)
 400fe1c:	dec00204 	addi	sp,sp,8
 400fe20:	f800283a 	ret

0400fe24 <alt_find_dev>:
 * "name" must be an exact match for the devices registered name for a match to
 * be found.
 */
 
alt_dev* alt_find_dev(const char* name, alt_llist* llist)
{
 400fe24:	defffa04 	addi	sp,sp,-24
 400fe28:	dfc00515 	stw	ra,20(sp)
 400fe2c:	df000415 	stw	fp,16(sp)
 400fe30:	df000404 	addi	fp,sp,16
 400fe34:	e13ffe15 	stw	r4,-8(fp)
 400fe38:	e17fff15 	stw	r5,-4(fp)
  alt_dev* next = (alt_dev*) llist->next;
 400fe3c:	e0bfff17 	ldw	r2,-4(fp)
 400fe40:	10800017 	ldw	r2,0(r2)
 400fe44:	e0bffc15 	stw	r2,-16(fp)
  alt_32 len;

  len  = strlen(name) + 1;
 400fe48:	e13ffe17 	ldw	r4,-8(fp)
 400fe4c:	40006f80 	call	40006f8 <strlen>
 400fe50:	10800044 	addi	r2,r2,1
 400fe54:	e0bffd15 	stw	r2,-12(fp)
  /*
   * Check each list entry in turn, until a match is found, or we reach the
   * end of the list (i.e. next winds up pointing back to the list head).
   */ 

  while (next != (alt_dev*) llist)
 400fe58:	00000d06 	br	400fe90 <alt_find_dev+0x6c>
    /* 
     * memcmp() is used here rather than strcmp() in order to reduce the size
     * of the executable.
     */

    if (!memcmp (next->name, name, len))
 400fe5c:	e0bffc17 	ldw	r2,-16(fp)
 400fe60:	10800217 	ldw	r2,8(r2)
 400fe64:	e0fffd17 	ldw	r3,-12(fp)
 400fe68:	180d883a 	mov	r6,r3
 400fe6c:	e17ffe17 	ldw	r5,-8(fp)
 400fe70:	1009883a 	mov	r4,r2
 400fe74:	40107680 	call	4010768 <memcmp>
 400fe78:	1000021e 	bne	r2,zero,400fe84 <alt_find_dev+0x60>
    {
      /* match found */

      return next;
 400fe7c:	e0bffc17 	ldw	r2,-16(fp)
 400fe80:	00000706 	br	400fea0 <alt_find_dev+0x7c>
    }
    next = (alt_dev*) next->llist.next;
 400fe84:	e0bffc17 	ldw	r2,-16(fp)
 400fe88:	10800017 	ldw	r2,0(r2)
 400fe8c:	e0bffc15 	stw	r2,-16(fp)
  /*
   * Check each list entry in turn, until a match is found, or we reach the
   * end of the list (i.e. next winds up pointing back to the list head).
   */ 

  while (next != (alt_dev*) llist)
 400fe90:	e0fffc17 	ldw	r3,-16(fp)
 400fe94:	e0bfff17 	ldw	r2,-4(fp)
 400fe98:	18bff01e 	bne	r3,r2,400fe5c <__alt_mem_SRAM+0xfbfefe5c>
    next = (alt_dev*) next->llist.next;
  }
  
  /* No match found */
  
  return NULL;
 400fe9c:	0005883a 	mov	r2,zero
}
 400fea0:	e037883a 	mov	sp,fp
 400fea4:	dfc00117 	ldw	ra,4(sp)
 400fea8:	df000017 	ldw	fp,0(sp)
 400feac:	dec00204 	addi	sp,sp,8
 400feb0:	f800283a 	ret

0400feb4 <alt_icache_flush_all>:
/*
 * alt_icache_flush_all() is called to flush the entire instruction cache.
 */

void alt_icache_flush_all (void)
{
 400feb4:	defffe04 	addi	sp,sp,-8
 400feb8:	dfc00115 	stw	ra,4(sp)
 400febc:	df000015 	stw	fp,0(sp)
 400fec0:	d839883a 	mov	fp,sp
#if NIOS2_ICACHE_SIZE > 0
  alt_icache_flush (0, NIOS2_ICACHE_SIZE);
 400fec4:	01440004 	movi	r5,4096
 400fec8:	0009883a 	mov	r4,zero
 400fecc:	401068c0 	call	401068c <alt_icache_flush>
#endif
}
 400fed0:	0001883a 	nop
 400fed4:	e037883a 	mov	sp,fp
 400fed8:	dfc00117 	ldw	ra,4(sp)
 400fedc:	df000017 	ldw	fp,0(sp)
 400fee0:	dec00204 	addi	sp,sp,8
 400fee4:	f800283a 	ret

0400fee8 <alt_exception_cause_generated_bad_addr>:
 * Return: 1: BADADDR (bad_addr argument to handler) is valid
 *         0: BADADDR is not valid
 */
int 
alt_exception_cause_generated_bad_addr(alt_exception_cause cause)
{
 400fee8:	defffe04 	addi	sp,sp,-8
 400feec:	df000115 	stw	fp,4(sp)
 400fef0:	df000104 	addi	fp,sp,4
 400fef4:	e13fff15 	stw	r4,-4(fp)
  switch (cause) {
 400fef8:	e0bfff17 	ldw	r2,-4(fp)
 400fefc:	10bffe84 	addi	r2,r2,-6
 400ff00:	10c00428 	cmpgeui	r3,r2,16
 400ff04:	18001a1e 	bne	r3,zero,400ff70 <alt_exception_cause_generated_bad_addr+0x88>
 400ff08:	100690ba 	slli	r3,r2,2
 400ff0c:	00810074 	movhi	r2,1025
 400ff10:	10bfc804 	addi	r2,r2,-224
 400ff14:	1885883a 	add	r2,r3,r2
 400ff18:	10800017 	ldw	r2,0(r2)
 400ff1c:	1000683a 	jmp	r2
 400ff20:	0400ff60 	cmpeqi	r16,zero,1021
 400ff24:	0400ff60 	cmpeqi	r16,zero,1021
 400ff28:	0400ff70 	cmpltui	r16,zero,1021
 400ff2c:	0400ff70 	cmpltui	r16,zero,1021
 400ff30:	0400ff70 	cmpltui	r16,zero,1021
 400ff34:	0400ff60 	cmpeqi	r16,zero,1021
 400ff38:	0400ff68 	cmpgeui	r16,zero,1021
 400ff3c:	0400ff70 	cmpltui	r16,zero,1021
 400ff40:	0400ff60 	cmpeqi	r16,zero,1021
 400ff44:	0400ff60 	cmpeqi	r16,zero,1021
 400ff48:	0400ff70 	cmpltui	r16,zero,1021
 400ff4c:	0400ff60 	cmpeqi	r16,zero,1021
 400ff50:	0400ff68 	cmpgeui	r16,zero,1021
 400ff54:	0400ff70 	cmpltui	r16,zero,1021
 400ff58:	0400ff70 	cmpltui	r16,zero,1021
 400ff5c:	0400ff60 	cmpeqi	r16,zero,1021
  case NIOS2_EXCEPTION_MISALIGNED_TARGET_PC:
  case NIOS2_EXCEPTION_TLB_READ_PERM_VIOLATION:
  case NIOS2_EXCEPTION_TLB_WRITE_PERM_VIOLATION:
  case NIOS2_EXCEPTION_MPU_DATA_REGION_VIOLATION:
  case NIOS2_EXCEPTION_ECC_DATA_ERR:
    return 1;
 400ff60:	00800044 	movi	r2,1
 400ff64:	00000306 	br	400ff74 <alt_exception_cause_generated_bad_addr+0x8c>

  case NIOS2_EXCEPTION_TLB_MISS:
  case NIOS2_EXCEPTION_ECC_TLB_ERR:
    return 0;
 400ff68:	0005883a 	mov	r2,zero
 400ff6c:	00000106 	br	400ff74 <alt_exception_cause_generated_bad_addr+0x8c>

  default:
    return 0;
 400ff70:	0005883a 	mov	r2,zero
  }
}
 400ff74:	e037883a 	mov	sp,fp
 400ff78:	df000017 	ldw	fp,0(sp)
 400ff7c:	dec00104 	addi	sp,sp,4
 400ff80:	f800283a 	ret

0400ff84 <alt_open_fd>:
 * If the device can not be succesfully opened, then the input file descriptor
 * remains unchanged.
 */

static void alt_open_fd(alt_fd* fd, const char* name, int flags, int mode)
{
 400ff84:	defff904 	addi	sp,sp,-28
 400ff88:	dfc00615 	stw	ra,24(sp)
 400ff8c:	df000515 	stw	fp,20(sp)
 400ff90:	df000504 	addi	fp,sp,20
 400ff94:	e13ffc15 	stw	r4,-16(fp)
 400ff98:	e17ffd15 	stw	r5,-12(fp)
 400ff9c:	e1bffe15 	stw	r6,-8(fp)
 400ffa0:	e1ffff15 	stw	r7,-4(fp)
  int old;

  old = open (name, flags, mode);
 400ffa4:	e1bfff17 	ldw	r6,-4(fp)
 400ffa8:	e17ffe17 	ldw	r5,-8(fp)
 400ffac:	e13ffd17 	ldw	r4,-12(fp)
 400ffb0:	40101c40 	call	40101c4 <open>
 400ffb4:	e0bffb15 	stw	r2,-20(fp)

  if (old >= 0)
 400ffb8:	e0bffb17 	ldw	r2,-20(fp)
 400ffbc:	10001c16 	blt	r2,zero,4010030 <alt_open_fd+0xac>
  {
    fd->dev      = alt_fd_list[old].dev;
 400ffc0:	00810074 	movhi	r2,1025
 400ffc4:	1085f904 	addi	r2,r2,6116
 400ffc8:	e0fffb17 	ldw	r3,-20(fp)
 400ffcc:	18c00324 	muli	r3,r3,12
 400ffd0:	10c5883a 	add	r2,r2,r3
 400ffd4:	10c00017 	ldw	r3,0(r2)
 400ffd8:	e0bffc17 	ldw	r2,-16(fp)
 400ffdc:	10c00015 	stw	r3,0(r2)
    fd->priv     = alt_fd_list[old].priv;
 400ffe0:	00810074 	movhi	r2,1025
 400ffe4:	1085f904 	addi	r2,r2,6116
 400ffe8:	e0fffb17 	ldw	r3,-20(fp)
 400ffec:	18c00324 	muli	r3,r3,12
 400fff0:	10c5883a 	add	r2,r2,r3
 400fff4:	10800104 	addi	r2,r2,4
 400fff8:	10c00017 	ldw	r3,0(r2)
 400fffc:	e0bffc17 	ldw	r2,-16(fp)
 4010000:	10c00115 	stw	r3,4(r2)
    fd->fd_flags = alt_fd_list[old].fd_flags;
 4010004:	00810074 	movhi	r2,1025
 4010008:	1085f904 	addi	r2,r2,6116
 401000c:	e0fffb17 	ldw	r3,-20(fp)
 4010010:	18c00324 	muli	r3,r3,12
 4010014:	10c5883a 	add	r2,r2,r3
 4010018:	10800204 	addi	r2,r2,8
 401001c:	10c00017 	ldw	r3,0(r2)
 4010020:	e0bffc17 	ldw	r2,-16(fp)
 4010024:	10c00215 	stw	r3,8(r2)

    alt_release_fd (old);
 4010028:	e13ffb17 	ldw	r4,-20(fp)
 401002c:	400d8740 	call	400d874 <alt_release_fd>
  }
} 
 4010030:	0001883a 	nop
 4010034:	e037883a 	mov	sp,fp
 4010038:	dfc00117 	ldw	ra,4(sp)
 401003c:	df000017 	ldw	fp,0(sp)
 4010040:	dec00204 	addi	sp,sp,8
 4010044:	f800283a 	ret

04010048 <alt_io_redirect>:
 */
 
void alt_io_redirect(const char* stdout_dev, 
                     const char* stdin_dev, 
                     const char* stderr_dev)
{
 4010048:	defffb04 	addi	sp,sp,-20
 401004c:	dfc00415 	stw	ra,16(sp)
 4010050:	df000315 	stw	fp,12(sp)
 4010054:	df000304 	addi	fp,sp,12
 4010058:	e13ffd15 	stw	r4,-12(fp)
 401005c:	e17ffe15 	stw	r5,-8(fp)
 4010060:	e1bfff15 	stw	r6,-4(fp)
  /* Redirect the channels */

  alt_open_fd (&alt_fd_list[STDOUT_FILENO], stdout_dev, O_WRONLY, 0777);
 4010064:	01c07fc4 	movi	r7,511
 4010068:	01800044 	movi	r6,1
 401006c:	e17ffd17 	ldw	r5,-12(fp)
 4010070:	01010074 	movhi	r4,1025
 4010074:	2105fc04 	addi	r4,r4,6128
 4010078:	400ff840 	call	400ff84 <alt_open_fd>
  alt_open_fd (&alt_fd_list[STDIN_FILENO], stdin_dev, O_RDONLY, 0777);
 401007c:	01c07fc4 	movi	r7,511
 4010080:	000d883a 	mov	r6,zero
 4010084:	e17ffe17 	ldw	r5,-8(fp)
 4010088:	01010074 	movhi	r4,1025
 401008c:	2105f904 	addi	r4,r4,6116
 4010090:	400ff840 	call	400ff84 <alt_open_fd>
  alt_open_fd (&alt_fd_list[STDERR_FILENO], stderr_dev, O_WRONLY, 0777);
 4010094:	01c07fc4 	movi	r7,511
 4010098:	01800044 	movi	r6,1
 401009c:	e17fff17 	ldw	r5,-4(fp)
 40100a0:	01010074 	movhi	r4,1025
 40100a4:	2105ff04 	addi	r4,r4,6140
 40100a8:	400ff840 	call	400ff84 <alt_open_fd>
}  
 40100ac:	0001883a 	nop
 40100b0:	e037883a 	mov	sp,fp
 40100b4:	dfc00117 	ldw	ra,4(sp)
 40100b8:	df000017 	ldw	fp,0(sp)
 40100bc:	dec00204 	addi	sp,sp,8
 40100c0:	f800283a 	ret

040100c4 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
 40100c4:	defffe04 	addi	sp,sp,-8
 40100c8:	dfc00115 	stw	ra,4(sp)
 40100cc:	df000015 	stw	fp,0(sp)
 40100d0:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
 40100d4:	d0a00b17 	ldw	r2,-32724(gp)
 40100d8:	10000326 	beq	r2,zero,40100e8 <alt_get_errno+0x24>
 40100dc:	d0a00b17 	ldw	r2,-32724(gp)
 40100e0:	103ee83a 	callr	r2
 40100e4:	00000106 	br	40100ec <alt_get_errno+0x28>
 40100e8:	d0a70604 	addi	r2,gp,-25576
}
 40100ec:	e037883a 	mov	sp,fp
 40100f0:	dfc00117 	ldw	ra,4(sp)
 40100f4:	df000017 	ldw	fp,0(sp)
 40100f8:	dec00204 	addi	sp,sp,8
 40100fc:	f800283a 	ret

04010100 <alt_file_locked>:
 * performed for devices. Filesystems are required to handle the ioctl() call
 * themselves, and report the error from the filesystems open() function. 
 */ 

static int alt_file_locked (alt_fd* fd)
{
 4010100:	defffd04 	addi	sp,sp,-12
 4010104:	df000215 	stw	fp,8(sp)
 4010108:	df000204 	addi	fp,sp,8
 401010c:	e13fff15 	stw	r4,-4(fp)

  /*
   * Mark the file descriptor as belonging to a device.
   */

  fd->fd_flags |= ALT_FD_DEV;
 4010110:	e0bfff17 	ldw	r2,-4(fp)
 4010114:	10800217 	ldw	r2,8(r2)
 4010118:	10d00034 	orhi	r3,r2,16384
 401011c:	e0bfff17 	ldw	r2,-4(fp)
 4010120:	10c00215 	stw	r3,8(r2)
  /*
   * Loop through all current file descriptors searching for one that's locked
   * for exclusive access. If a match is found, generate an error.
   */

  for (i = 0; i <= alt_max_fd; i++)
 4010124:	e03ffe15 	stw	zero,-8(fp)
 4010128:	00001d06 	br	40101a0 <alt_file_locked+0xa0>
  {
    if ((alt_fd_list[i].dev == fd->dev) &&
 401012c:	00810074 	movhi	r2,1025
 4010130:	1085f904 	addi	r2,r2,6116
 4010134:	e0fffe17 	ldw	r3,-8(fp)
 4010138:	18c00324 	muli	r3,r3,12
 401013c:	10c5883a 	add	r2,r2,r3
 4010140:	10c00017 	ldw	r3,0(r2)
 4010144:	e0bfff17 	ldw	r2,-4(fp)
 4010148:	10800017 	ldw	r2,0(r2)
 401014c:	1880111e 	bne	r3,r2,4010194 <alt_file_locked+0x94>
        (alt_fd_list[i].fd_flags & ALT_FD_EXCL) &&
 4010150:	00810074 	movhi	r2,1025
 4010154:	1085f904 	addi	r2,r2,6116
 4010158:	e0fffe17 	ldw	r3,-8(fp)
 401015c:	18c00324 	muli	r3,r3,12
 4010160:	10c5883a 	add	r2,r2,r3
 4010164:	10800204 	addi	r2,r2,8
 4010168:	10800017 	ldw	r2,0(r2)
   * for exclusive access. If a match is found, generate an error.
   */

  for (i = 0; i <= alt_max_fd; i++)
  {
    if ((alt_fd_list[i].dev == fd->dev) &&
 401016c:	1000090e 	bge	r2,zero,4010194 <alt_file_locked+0x94>
        (alt_fd_list[i].fd_flags & ALT_FD_EXCL) &&
        (&alt_fd_list[i] != fd))
 4010170:	e0bffe17 	ldw	r2,-8(fp)
 4010174:	10c00324 	muli	r3,r2,12
 4010178:	00810074 	movhi	r2,1025
 401017c:	1085f904 	addi	r2,r2,6116
 4010180:	1887883a 	add	r3,r3,r2
   */

  for (i = 0; i <= alt_max_fd; i++)
  {
    if ((alt_fd_list[i].dev == fd->dev) &&
        (alt_fd_list[i].fd_flags & ALT_FD_EXCL) &&
 4010184:	e0bfff17 	ldw	r2,-4(fp)
 4010188:	18800226 	beq	r3,r2,4010194 <alt_file_locked+0x94>
        (&alt_fd_list[i] != fd))
    {
      return -EACCES;
 401018c:	00bffcc4 	movi	r2,-13
 4010190:	00000806 	br	40101b4 <alt_file_locked+0xb4>
  /*
   * Loop through all current file descriptors searching for one that's locked
   * for exclusive access. If a match is found, generate an error.
   */

  for (i = 0; i <= alt_max_fd; i++)
 4010194:	e0bffe17 	ldw	r2,-8(fp)
 4010198:	10800044 	addi	r2,r2,1
 401019c:	e0bffe15 	stw	r2,-8(fp)
 40101a0:	d0a00a17 	ldw	r2,-32728(gp)
 40101a4:	1007883a 	mov	r3,r2
 40101a8:	e0bffe17 	ldw	r2,-8(fp)
 40101ac:	18bfdf2e 	bgeu	r3,r2,401012c <__alt_mem_SRAM+0xfbff012c>
    }
  }
  
  /* The device is not locked */
 
  return 0;
 40101b0:	0005883a 	mov	r2,zero
}
 40101b4:	e037883a 	mov	sp,fp
 40101b8:	df000017 	ldw	fp,0(sp)
 40101bc:	dec00104 	addi	sp,sp,4
 40101c0:	f800283a 	ret

040101c4 <open>:
 *
 * ALT_OPEN is mapped onto the open() system call in alt_syscall.h
 */
 
int ALT_OPEN (const char* file, int flags, int mode)
{ 
 40101c4:	defff604 	addi	sp,sp,-40
 40101c8:	dfc00915 	stw	ra,36(sp)
 40101cc:	df000815 	stw	fp,32(sp)
 40101d0:	df000804 	addi	fp,sp,32
 40101d4:	e13ffd15 	stw	r4,-12(fp)
 40101d8:	e17ffe15 	stw	r5,-8(fp)
 40101dc:	e1bfff15 	stw	r6,-4(fp)
  alt_dev* dev;
  alt_fd*  fd;
  int index  = -1;
 40101e0:	00bfffc4 	movi	r2,-1
 40101e4:	e0bff915 	stw	r2,-28(fp)
  int status = -ENODEV;
 40101e8:	00bffb44 	movi	r2,-19
 40101ec:	e0bffa15 	stw	r2,-24(fp)
  int isafs = 0;
 40101f0:	e03ffb15 	stw	zero,-20(fp)
  /* 
   * Check the device list, to see if a device with a matching name is 
   * registered.
   */
  
  if (!(dev = alt_find_dev (file, &alt_dev_list)))
 40101f4:	d1600804 	addi	r5,gp,-32736
 40101f8:	e13ffd17 	ldw	r4,-12(fp)
 40101fc:	400fe240 	call	400fe24 <alt_find_dev>
 4010200:	e0bff815 	stw	r2,-32(fp)
 4010204:	e0bff817 	ldw	r2,-32(fp)
 4010208:	1000051e 	bne	r2,zero,4010220 <open+0x5c>
  {
    /* No matching device, so try the filesystem list */

    dev   = alt_find_file (file);
 401020c:	e13ffd17 	ldw	r4,-12(fp)
 4010210:	40104e00 	call	40104e0 <alt_find_file>
 4010214:	e0bff815 	stw	r2,-32(fp)
    isafs = 1;
 4010218:	00800044 	movi	r2,1
 401021c:	e0bffb15 	stw	r2,-20(fp)

  /* 
   * If a matching device or filesystem is found, allocate a file descriptor. 
   */

  if (dev)
 4010220:	e0bff817 	ldw	r2,-32(fp)
 4010224:	10002926 	beq	r2,zero,40102cc <open+0x108>
  {
    if ((index = alt_get_fd (dev)) < 0)
 4010228:	e13ff817 	ldw	r4,-32(fp)
 401022c:	40105e80 	call	40105e8 <alt_get_fd>
 4010230:	e0bff915 	stw	r2,-28(fp)
 4010234:	e0bff917 	ldw	r2,-28(fp)
 4010238:	1000030e 	bge	r2,zero,4010248 <open+0x84>
    {
      status = index;
 401023c:	e0bff917 	ldw	r2,-28(fp)
 4010240:	e0bffa15 	stw	r2,-24(fp)
 4010244:	00002306 	br	40102d4 <open+0x110>
    }
    else
    {
      fd = &alt_fd_list[index];
 4010248:	e0bff917 	ldw	r2,-28(fp)
 401024c:	10c00324 	muli	r3,r2,12
 4010250:	00810074 	movhi	r2,1025
 4010254:	1085f904 	addi	r2,r2,6116
 4010258:	1885883a 	add	r2,r3,r2
 401025c:	e0bffc15 	stw	r2,-16(fp)
      fd->fd_flags = (flags & ~ALT_FD_FLAGS_MASK);
 4010260:	e0fffe17 	ldw	r3,-8(fp)
 4010264:	00900034 	movhi	r2,16384
 4010268:	10bfffc4 	addi	r2,r2,-1
 401026c:	1886703a 	and	r3,r3,r2
 4010270:	e0bffc17 	ldw	r2,-16(fp)
 4010274:	10c00215 	stw	r3,8(r2)
      
      /* If this is a device, ensure it isn't already locked */

      if (isafs || ((status = alt_file_locked (fd)) >= 0))
 4010278:	e0bffb17 	ldw	r2,-20(fp)
 401027c:	1000051e 	bne	r2,zero,4010294 <open+0xd0>
 4010280:	e13ffc17 	ldw	r4,-16(fp)
 4010284:	40101000 	call	4010100 <alt_file_locked>
 4010288:	e0bffa15 	stw	r2,-24(fp)
 401028c:	e0bffa17 	ldw	r2,-24(fp)
 4010290:	10001016 	blt	r2,zero,40102d4 <open+0x110>
        /* 
         * If the device or filesystem provides an open() callback function,
         * call it now to perform any device/filesystem specific operations.
         */
    
        status = (dev->open) ? dev->open(fd, file, flags, mode): 0;
 4010294:	e0bff817 	ldw	r2,-32(fp)
 4010298:	10800317 	ldw	r2,12(r2)
 401029c:	10000826 	beq	r2,zero,40102c0 <open+0xfc>
 40102a0:	e0bff817 	ldw	r2,-32(fp)
 40102a4:	10800317 	ldw	r2,12(r2)
 40102a8:	e1ffff17 	ldw	r7,-4(fp)
 40102ac:	e1bffe17 	ldw	r6,-8(fp)
 40102b0:	e17ffd17 	ldw	r5,-12(fp)
 40102b4:	e13ffc17 	ldw	r4,-16(fp)
 40102b8:	103ee83a 	callr	r2
 40102bc:	00000106 	br	40102c4 <open+0x100>
 40102c0:	0005883a 	mov	r2,zero
 40102c4:	e0bffa15 	stw	r2,-24(fp)
 40102c8:	00000206 	br	40102d4 <open+0x110>
      }
    }
  }
  else
  {
    status = -ENODEV;
 40102cc:	00bffb44 	movi	r2,-19
 40102d0:	e0bffa15 	stw	r2,-24(fp)
  }

  /* Allocation failed, so clean up and return an error */ 

  if (status < 0)
 40102d4:	e0bffa17 	ldw	r2,-24(fp)
 40102d8:	1000090e 	bge	r2,zero,4010300 <open+0x13c>
  {
    alt_release_fd (index);  
 40102dc:	e13ff917 	ldw	r4,-28(fp)
 40102e0:	400d8740 	call	400d874 <alt_release_fd>
    ALT_ERRNO = -status;
 40102e4:	40100c40 	call	40100c4 <alt_get_errno>
 40102e8:	1007883a 	mov	r3,r2
 40102ec:	e0bffa17 	ldw	r2,-24(fp)
 40102f0:	0085c83a 	sub	r2,zero,r2
 40102f4:	18800015 	stw	r2,0(r3)
    return -1;
 40102f8:	00bfffc4 	movi	r2,-1
 40102fc:	00000106 	br	4010304 <open+0x140>
  }
  
  /* return the reference upon success */

  return index;
 4010300:	e0bff917 	ldw	r2,-28(fp)
}
 4010304:	e037883a 	mov	sp,fp
 4010308:	dfc00117 	ldw	ra,4(sp)
 401030c:	df000017 	ldw	fp,0(sp)
 4010310:	dec00204 	addi	sp,sp,8
 4010314:	f800283a 	ret

04010318 <alt_alarm_stop>:
 * alarms. Alternatively an alarm can unregister itself by returning zero when 
 * the alarm executes.
 */

void alt_alarm_stop (alt_alarm* alarm)
{
 4010318:	defffa04 	addi	sp,sp,-24
 401031c:	df000515 	stw	fp,20(sp)
 4010320:	df000504 	addi	fp,sp,20
 4010324:	e13fff15 	stw	r4,-4(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
 4010328:	0005303a 	rdctl	r2,status
 401032c:	e0bffc15 	stw	r2,-16(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
 4010330:	e0fffc17 	ldw	r3,-16(fp)
 4010334:	00bfff84 	movi	r2,-2
 4010338:	1884703a 	and	r2,r3,r2
 401033c:	1001703a 	wrctl	status,r2
  
  return context;
 4010340:	e0bffc17 	ldw	r2,-16(fp)
  alt_irq_context irq_context;

  irq_context = alt_irq_disable_all();
 4010344:	e0bffb15 	stw	r2,-20(fp)
  alt_llist_remove (&alarm->llist);
 4010348:	e0bfff17 	ldw	r2,-4(fp)
 401034c:	e0bffd15 	stw	r2,-12(fp)
 * input argument is the element to remove.
 */
     
static ALT_INLINE void ALT_ALWAYS_INLINE alt_llist_remove(alt_llist* entry)
{
  entry->next->previous = entry->previous;
 4010350:	e0bffd17 	ldw	r2,-12(fp)
 4010354:	10800017 	ldw	r2,0(r2)
 4010358:	e0fffd17 	ldw	r3,-12(fp)
 401035c:	18c00117 	ldw	r3,4(r3)
 4010360:	10c00115 	stw	r3,4(r2)
  entry->previous->next = entry->next;
 4010364:	e0bffd17 	ldw	r2,-12(fp)
 4010368:	10800117 	ldw	r2,4(r2)
 401036c:	e0fffd17 	ldw	r3,-12(fp)
 4010370:	18c00017 	ldw	r3,0(r3)
 4010374:	10c00015 	stw	r3,0(r2)
  /* 
   * Set the entry to point to itself, so that any further calls to
   * alt_llist_remove() are harmless.
   */

  entry->previous = entry;
 4010378:	e0bffd17 	ldw	r2,-12(fp)
 401037c:	e0fffd17 	ldw	r3,-12(fp)
 4010380:	10c00115 	stw	r3,4(r2)
  entry->next     = entry;
 4010384:	e0bffd17 	ldw	r2,-12(fp)
 4010388:	e0fffd17 	ldw	r3,-12(fp)
 401038c:	10c00015 	stw	r3,0(r2)
 4010390:	e0bffb17 	ldw	r2,-20(fp)
 4010394:	e0bffe15 	stw	r2,-8(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
 4010398:	e0bffe17 	ldw	r2,-8(fp)
 401039c:	1001703a 	wrctl	status,r2
  alt_irq_enable_all (irq_context);
}
 40103a0:	0001883a 	nop
 40103a4:	e037883a 	mov	sp,fp
 40103a8:	df000017 	ldw	fp,0(sp)
 40103ac:	dec00104 	addi	sp,sp,4
 40103b0:	f800283a 	ret

040103b4 <alt_tick>:
 * 
 * alt_tick() is expected to run at interrupt level.
 */

void alt_tick (void)
{
 40103b4:	defffb04 	addi	sp,sp,-20
 40103b8:	dfc00415 	stw	ra,16(sp)
 40103bc:	df000315 	stw	fp,12(sp)
 40103c0:	df000304 	addi	fp,sp,12
  alt_alarm* next;
  alt_alarm* alarm = (alt_alarm*) alt_alarm_list.next;
 40103c4:	d0a00e17 	ldw	r2,-32712(gp)
 40103c8:	e0bffd15 	stw	r2,-12(fp)

  alt_u32    next_callback;

  /* update the tick counter */

  _alt_nticks++;
 40103cc:	d0a70d17 	ldw	r2,-25548(gp)
 40103d0:	10800044 	addi	r2,r2,1
 40103d4:	d0a70d15 	stw	r2,-25548(gp)

  /* process the registered callbacks */

  while (alarm != (alt_alarm*) &alt_alarm_list)
 40103d8:	00002e06 	br	4010494 <alt_tick+0xe0>
  {
    next = (alt_alarm*) alarm->llist.next;
 40103dc:	e0bffd17 	ldw	r2,-12(fp)
 40103e0:	10800017 	ldw	r2,0(r2)
 40103e4:	e0bffe15 	stw	r2,-8(fp)
    /* 
     * Upon the tick-counter rolling over it is safe to clear the 
     * roll-over flag; once the flag is cleared this (or subsequnt)
     * tick events are enabled to generate an alarm event. 
     */
    if ((alarm->rollover) && (_alt_nticks == 0))
 40103e8:	e0bffd17 	ldw	r2,-12(fp)
 40103ec:	10800403 	ldbu	r2,16(r2)
 40103f0:	10803fcc 	andi	r2,r2,255
 40103f4:	10000426 	beq	r2,zero,4010408 <alt_tick+0x54>
 40103f8:	d0a70d17 	ldw	r2,-25548(gp)
 40103fc:	1000021e 	bne	r2,zero,4010408 <alt_tick+0x54>
    {
      alarm->rollover = 0;
 4010400:	e0bffd17 	ldw	r2,-12(fp)
 4010404:	10000405 	stb	zero,16(r2)
    }
    
    /* if the alarm period has expired, make the callback */    
    if ((alarm->time <= _alt_nticks) && (alarm->rollover == 0))
 4010408:	e0bffd17 	ldw	r2,-12(fp)
 401040c:	10800217 	ldw	r2,8(r2)
 4010410:	d0e70d17 	ldw	r3,-25548(gp)
 4010414:	18801d36 	bltu	r3,r2,401048c <alt_tick+0xd8>
 4010418:	e0bffd17 	ldw	r2,-12(fp)
 401041c:	10800403 	ldbu	r2,16(r2)
 4010420:	10803fcc 	andi	r2,r2,255
 4010424:	1000191e 	bne	r2,zero,401048c <alt_tick+0xd8>
    {
      next_callback = alarm->callback (alarm->context);
 4010428:	e0bffd17 	ldw	r2,-12(fp)
 401042c:	10800317 	ldw	r2,12(r2)
 4010430:	e0fffd17 	ldw	r3,-12(fp)
 4010434:	18c00517 	ldw	r3,20(r3)
 4010438:	1809883a 	mov	r4,r3
 401043c:	103ee83a 	callr	r2
 4010440:	e0bfff15 	stw	r2,-4(fp)

      /* deactivate the alarm if the return value is zero */

      if (next_callback == 0)
 4010444:	e0bfff17 	ldw	r2,-4(fp)
 4010448:	1000031e 	bne	r2,zero,4010458 <alt_tick+0xa4>
      {
        alt_alarm_stop (alarm);
 401044c:	e13ffd17 	ldw	r4,-12(fp)
 4010450:	40103180 	call	4010318 <alt_alarm_stop>
 4010454:	00000d06 	br	401048c <alt_tick+0xd8>
      }
      else
      {
        alarm->time += next_callback;
 4010458:	e0bffd17 	ldw	r2,-12(fp)
 401045c:	10c00217 	ldw	r3,8(r2)
 4010460:	e0bfff17 	ldw	r2,-4(fp)
 4010464:	1887883a 	add	r3,r3,r2
 4010468:	e0bffd17 	ldw	r2,-12(fp)
 401046c:	10c00215 	stw	r3,8(r2)
        /* 
         * If the desired alarm time causes a roll-over, set the rollover
         * flag. This will prevent the subsequent tick event from causing
         * an alarm too early.
         */
        if(alarm->time < _alt_nticks)
 4010470:	e0bffd17 	ldw	r2,-12(fp)
 4010474:	10c00217 	ldw	r3,8(r2)
 4010478:	d0a70d17 	ldw	r2,-25548(gp)
 401047c:	1880032e 	bgeu	r3,r2,401048c <alt_tick+0xd8>
        {
          alarm->rollover = 1;
 4010480:	e0bffd17 	ldw	r2,-12(fp)
 4010484:	00c00044 	movi	r3,1
 4010488:	10c00405 	stb	r3,16(r2)
        }
      }
    }
    alarm = next;
 401048c:	e0bffe17 	ldw	r2,-8(fp)
 4010490:	e0bffd15 	stw	r2,-12(fp)

  _alt_nticks++;

  /* process the registered callbacks */

  while (alarm != (alt_alarm*) &alt_alarm_list)
 4010494:	e0fffd17 	ldw	r3,-12(fp)
 4010498:	d0a00e04 	addi	r2,gp,-32712
 401049c:	18bfcf1e 	bne	r3,r2,40103dc <__alt_mem_SRAM+0xfbff03dc>

  /* 
   * Update the operating system specific timer facilities.
   */

  ALT_OS_TIME_TICK();
 40104a0:	0001883a 	nop
}
 40104a4:	0001883a 	nop
 40104a8:	e037883a 	mov	sp,fp
 40104ac:	dfc00117 	ldw	ra,4(sp)
 40104b0:	df000017 	ldw	fp,0(sp)
 40104b4:	dec00204 	addi	sp,sp,8
 40104b8:	f800283a 	ret

040104bc <altera_nios2_gen2_irq_init>:
/*
 * To initialize the internal interrupt controller, just clear the IENABLE
 * register so that all possible IRQs are disabled.
 */
void altera_nios2_gen2_irq_init(void) 
{
 40104bc:	deffff04 	addi	sp,sp,-4
 40104c0:	df000015 	stw	fp,0(sp)
 40104c4:	d839883a 	mov	fp,sp
    NIOS2_WRITE_IENABLE(0);
 40104c8:	000170fa 	wrctl	ienable,zero
}
 40104cc:	0001883a 	nop
 40104d0:	e037883a 	mov	sp,fp
 40104d4:	df000017 	ldw	fp,0(sp)
 40104d8:	dec00104 	addi	sp,sp,4
 40104dc:	f800283a 	ret

040104e0 <alt_find_file>:
 * either '/' or '\0' is the prefix of the filename. For example the filename:
 * "/myfilesystem/junk.txt" would match: "/myfilesystem", but not: "/myfile". 
 */
 
alt_dev* alt_find_file (const char* name)
{
 40104e0:	defffb04 	addi	sp,sp,-20
 40104e4:	dfc00415 	stw	ra,16(sp)
 40104e8:	df000315 	stw	fp,12(sp)
 40104ec:	df000304 	addi	fp,sp,12
 40104f0:	e13fff15 	stw	r4,-4(fp)
  alt_dev* next = (alt_dev*) alt_fs_list.next;   
 40104f4:	d0a00617 	ldw	r2,-32744(gp)
 40104f8:	e0bffd15 	stw	r2,-12(fp)
  /*
   * Check each list entry in turn, until a match is found, or we reach the
   * end of the list (i.e. next winds up pointing back to the list head).
   */ 
 
  while (next != (alt_dev*) &alt_fs_list)
 40104fc:	00003106 	br	40105c4 <alt_find_file+0xe4>
  {
    len = strlen(next->name);
 4010500:	e0bffd17 	ldw	r2,-12(fp)
 4010504:	10800217 	ldw	r2,8(r2)
 4010508:	1009883a 	mov	r4,r2
 401050c:	40006f80 	call	40006f8 <strlen>
 4010510:	e0bffe15 	stw	r2,-8(fp)
    
    if (next->name[len-1] == '/')
 4010514:	e0bffd17 	ldw	r2,-12(fp)
 4010518:	10c00217 	ldw	r3,8(r2)
 401051c:	e0bffe17 	ldw	r2,-8(fp)
 4010520:	10bfffc4 	addi	r2,r2,-1
 4010524:	1885883a 	add	r2,r3,r2
 4010528:	10800003 	ldbu	r2,0(r2)
 401052c:	10803fcc 	andi	r2,r2,255
 4010530:	1080201c 	xori	r2,r2,128
 4010534:	10bfe004 	addi	r2,r2,-128
 4010538:	10800bd8 	cmpnei	r2,r2,47
 401053c:	1000031e 	bne	r2,zero,401054c <alt_find_file+0x6c>
    {
      len -= 1;
 4010540:	e0bffe17 	ldw	r2,-8(fp)
 4010544:	10bfffc4 	addi	r2,r2,-1
 4010548:	e0bffe15 	stw	r2,-8(fp)
    }

    if (((name[len] == '/') || (name[len] == '\0')) && 
 401054c:	e0bffe17 	ldw	r2,-8(fp)
 4010550:	e0ffff17 	ldw	r3,-4(fp)
 4010554:	1885883a 	add	r2,r3,r2
 4010558:	10800003 	ldbu	r2,0(r2)
 401055c:	10803fcc 	andi	r2,r2,255
 4010560:	1080201c 	xori	r2,r2,128
 4010564:	10bfe004 	addi	r2,r2,-128
 4010568:	10800be0 	cmpeqi	r2,r2,47
 401056c:	1000081e 	bne	r2,zero,4010590 <alt_find_file+0xb0>
 4010570:	e0bffe17 	ldw	r2,-8(fp)
 4010574:	e0ffff17 	ldw	r3,-4(fp)
 4010578:	1885883a 	add	r2,r3,r2
 401057c:	10800003 	ldbu	r2,0(r2)
 4010580:	10803fcc 	andi	r2,r2,255
 4010584:	1080201c 	xori	r2,r2,128
 4010588:	10bfe004 	addi	r2,r2,-128
 401058c:	10000a1e 	bne	r2,zero,40105b8 <alt_find_file+0xd8>
        !memcmp (next->name, name, len))
 4010590:	e0bffd17 	ldw	r2,-12(fp)
 4010594:	10800217 	ldw	r2,8(r2)
 4010598:	e0fffe17 	ldw	r3,-8(fp)
 401059c:	180d883a 	mov	r6,r3
 40105a0:	e17fff17 	ldw	r5,-4(fp)
 40105a4:	1009883a 	mov	r4,r2
 40105a8:	40107680 	call	4010768 <memcmp>
    if (next->name[len-1] == '/')
    {
      len -= 1;
    }

    if (((name[len] == '/') || (name[len] == '\0')) && 
 40105ac:	1000021e 	bne	r2,zero,40105b8 <alt_find_file+0xd8>
        !memcmp (next->name, name, len))
    {
      /* match found */

      return next;
 40105b0:	e0bffd17 	ldw	r2,-12(fp)
 40105b4:	00000706 	br	40105d4 <alt_find_file+0xf4>
    }
    next = (alt_dev*) next->llist.next;
 40105b8:	e0bffd17 	ldw	r2,-12(fp)
 40105bc:	10800017 	ldw	r2,0(r2)
 40105c0:	e0bffd15 	stw	r2,-12(fp)
  /*
   * Check each list entry in turn, until a match is found, or we reach the
   * end of the list (i.e. next winds up pointing back to the list head).
   */ 
 
  while (next != (alt_dev*) &alt_fs_list)
 40105c4:	e0fffd17 	ldw	r3,-12(fp)
 40105c8:	d0a00604 	addi	r2,gp,-32744
 40105cc:	18bfcc1e 	bne	r3,r2,4010500 <__alt_mem_SRAM+0xfbff0500>
    next = (alt_dev*) next->llist.next;
  }
  
  /* No match found */
  
  return NULL;     
 40105d0:	0005883a 	mov	r2,zero
}
 40105d4:	e037883a 	mov	sp,fp
 40105d8:	dfc00117 	ldw	ra,4(sp)
 40105dc:	df000017 	ldw	fp,0(sp)
 40105e0:	dec00204 	addi	sp,sp,8
 40105e4:	f800283a 	ret

040105e8 <alt_get_fd>:
 * the offset of the file descriptor within the file descriptor array). A
 * negative value indicates failure.
 */

int alt_get_fd (alt_dev* dev)
{
 40105e8:	defffc04 	addi	sp,sp,-16
 40105ec:	df000315 	stw	fp,12(sp)
 40105f0:	df000304 	addi	fp,sp,12
 40105f4:	e13fff15 	stw	r4,-4(fp)
  alt_32 i;
  int rc = -EMFILE;
 40105f8:	00bffa04 	movi	r2,-24
 40105fc:	e0bffe15 	stw	r2,-8(fp)
   * indicates the highest file descriptor ever allocated. This is used to
   * improve efficency when searching the file descriptor list, and 
   * therefore reduce contention on the alt_fd_list_lock semaphore. 
   */

  for (i = 0; i < ALT_MAX_FD; i++)
 4010600:	e03ffd15 	stw	zero,-12(fp)
 4010604:	00001906 	br	401066c <alt_get_fd+0x84>
  {
    if (!alt_fd_list[i].dev)
 4010608:	00810074 	movhi	r2,1025
 401060c:	1085f904 	addi	r2,r2,6116
 4010610:	e0fffd17 	ldw	r3,-12(fp)
 4010614:	18c00324 	muli	r3,r3,12
 4010618:	10c5883a 	add	r2,r2,r3
 401061c:	10800017 	ldw	r2,0(r2)
 4010620:	10000f1e 	bne	r2,zero,4010660 <alt_get_fd+0x78>
    {
      alt_fd_list[i].dev = dev;
 4010624:	00810074 	movhi	r2,1025
 4010628:	1085f904 	addi	r2,r2,6116
 401062c:	e0fffd17 	ldw	r3,-12(fp)
 4010630:	18c00324 	muli	r3,r3,12
 4010634:	10c5883a 	add	r2,r2,r3
 4010638:	e0ffff17 	ldw	r3,-4(fp)
 401063c:	10c00015 	stw	r3,0(r2)
      if (i > alt_max_fd)
 4010640:	d0e00a17 	ldw	r3,-32728(gp)
 4010644:	e0bffd17 	ldw	r2,-12(fp)
 4010648:	1880020e 	bge	r3,r2,4010654 <alt_get_fd+0x6c>
      {
        alt_max_fd = i;
 401064c:	e0bffd17 	ldw	r2,-12(fp)
 4010650:	d0a00a15 	stw	r2,-32728(gp)
      }
      rc = i;
 4010654:	e0bffd17 	ldw	r2,-12(fp)
 4010658:	e0bffe15 	stw	r2,-8(fp)
      goto alt_get_fd_exit;
 401065c:	00000606 	br	4010678 <alt_get_fd+0x90>
   * indicates the highest file descriptor ever allocated. This is used to
   * improve efficency when searching the file descriptor list, and 
   * therefore reduce contention on the alt_fd_list_lock semaphore. 
   */

  for (i = 0; i < ALT_MAX_FD; i++)
 4010660:	e0bffd17 	ldw	r2,-12(fp)
 4010664:	10800044 	addi	r2,r2,1
 4010668:	e0bffd15 	stw	r2,-12(fp)
 401066c:	e0bffd17 	ldw	r2,-12(fp)
 4010670:	10800810 	cmplti	r2,r2,32
 4010674:	103fe41e 	bne	r2,zero,4010608 <__alt_mem_SRAM+0xfbff0608>
   * file descriptor pool.
   */

  ALT_SEM_POST(alt_fd_list_lock);

  return rc;
 4010678:	e0bffe17 	ldw	r2,-8(fp)
}
 401067c:	e037883a 	mov	sp,fp
 4010680:	df000017 	ldw	fp,0(sp)
 4010684:	dec00104 	addi	sp,sp,4
 4010688:	f800283a 	ret

0401068c <alt_icache_flush>:
 * alt_icache_flush() is called to flush the instruction cache for a memory
 * region of length "len" bytes, starting at address "start".
 */

void alt_icache_flush (void* start, alt_u32 len)
{
 401068c:	defffb04 	addi	sp,sp,-20
 4010690:	df000415 	stw	fp,16(sp)
 4010694:	df000404 	addi	fp,sp,16
 4010698:	e13ffe15 	stw	r4,-8(fp)
 401069c:	e17fff15 	stw	r5,-4(fp)

  /*
   * This is the most we would ever need to flush.
   */
 
  if (len > NIOS2_ICACHE_SIZE)
 40106a0:	e0bfff17 	ldw	r2,-4(fp)
 40106a4:	10840070 	cmpltui	r2,r2,4097
 40106a8:	1000021e 	bne	r2,zero,40106b4 <alt_icache_flush+0x28>
  {
    len = NIOS2_ICACHE_SIZE;
 40106ac:	00840004 	movi	r2,4096
 40106b0:	e0bfff15 	stw	r2,-4(fp)
  }

  end = ((char*) start) + len;
 40106b4:	e0fffe17 	ldw	r3,-8(fp)
 40106b8:	e0bfff17 	ldw	r2,-4(fp)
 40106bc:	1885883a 	add	r2,r3,r2
 40106c0:	e0bffd15 	stw	r2,-12(fp)

  for (i = start; i < end; i+= NIOS2_ICACHE_LINE_SIZE)
 40106c4:	e0bffe17 	ldw	r2,-8(fp)
 40106c8:	e0bffc15 	stw	r2,-16(fp)
 40106cc:	00000506 	br	40106e4 <alt_icache_flush+0x58>
  { 
    __asm__ volatile ("flushi %0" :: "r" (i)); 
 40106d0:	e0bffc17 	ldw	r2,-16(fp)
 40106d4:	1000603a 	flushi	r2
    len = NIOS2_ICACHE_SIZE;
  }

  end = ((char*) start) + len;

  for (i = start; i < end; i+= NIOS2_ICACHE_LINE_SIZE)
 40106d8:	e0bffc17 	ldw	r2,-16(fp)
 40106dc:	10800804 	addi	r2,r2,32
 40106e0:	e0bffc15 	stw	r2,-16(fp)
 40106e4:	e0fffc17 	ldw	r3,-16(fp)
 40106e8:	e0bffd17 	ldw	r2,-12(fp)
 40106ec:	18bff836 	bltu	r3,r2,40106d0 <__alt_mem_SRAM+0xfbff06d0>
   * For an unaligned flush request, we've got one more line left.
   * Note that this is dependent on NIOS2_ICACHE_LINE_SIZE to be a 
   * multiple of 2 (which it always is).
   */

  if (((alt_u32) start) & (NIOS2_ICACHE_LINE_SIZE - 1))
 40106f0:	e0bffe17 	ldw	r2,-8(fp)
 40106f4:	108007cc 	andi	r2,r2,31
 40106f8:	10000226 	beq	r2,zero,4010704 <alt_icache_flush+0x78>
  {
    __asm__ volatile ("flushi %0" :: "r" (i));
 40106fc:	e0bffc17 	ldw	r2,-16(fp)
 4010700:	1000603a 	flushi	r2
  /* 
   * Having flushed the cache, flush any stale instructions in the 
   * pipeline 
   */

  __asm__ volatile ("flushp");
 4010704:	0000203a 	flushp

#endif /* NIOS2_ICACHE_SIZE > 0 */
}
 4010708:	0001883a 	nop
 401070c:	e037883a 	mov	sp,fp
 4010710:	df000017 	ldw	fp,0(sp)
 4010714:	dec00104 	addi	sp,sp,4
 4010718:	f800283a 	ret

0401071c <atexit>:
 401071c:	200b883a 	mov	r5,r4
 4010720:	000f883a 	mov	r7,zero
 4010724:	000d883a 	mov	r6,zero
 4010728:	0009883a 	mov	r4,zero
 401072c:	40107e41 	jmpi	40107e4 <__register_exitproc>

04010730 <exit>:
 4010730:	defffe04 	addi	sp,sp,-8
 4010734:	000b883a 	mov	r5,zero
 4010738:	dc000015 	stw	r16,0(sp)
 401073c:	dfc00115 	stw	ra,4(sp)
 4010740:	2021883a 	mov	r16,r4
 4010744:	40108fc0 	call	40108fc <__call_exitprocs>
 4010748:	00810074 	movhi	r2,1025
 401074c:	108a9804 	addi	r2,r2,10848
 4010750:	11000017 	ldw	r4,0(r2)
 4010754:	20800f17 	ldw	r2,60(r4)
 4010758:	10000126 	beq	r2,zero,4010760 <exit+0x30>
 401075c:	103ee83a 	callr	r2
 4010760:	8009883a 	mov	r4,r16
 4010764:	4010a7c0 	call	4010a7c <_exit>

04010768 <memcmp>:
 4010768:	01c000c4 	movi	r7,3
 401076c:	3980192e 	bgeu	r7,r6,40107d4 <memcmp+0x6c>
 4010770:	2144b03a 	or	r2,r4,r5
 4010774:	11c4703a 	and	r2,r2,r7
 4010778:	10000f26 	beq	r2,zero,40107b8 <memcmp+0x50>
 401077c:	20800003 	ldbu	r2,0(r4)
 4010780:	28c00003 	ldbu	r3,0(r5)
 4010784:	10c0151e 	bne	r2,r3,40107dc <memcmp+0x74>
 4010788:	31bfff84 	addi	r6,r6,-2
 401078c:	01ffffc4 	movi	r7,-1
 4010790:	00000406 	br	40107a4 <memcmp+0x3c>
 4010794:	20800003 	ldbu	r2,0(r4)
 4010798:	28c00003 	ldbu	r3,0(r5)
 401079c:	31bfffc4 	addi	r6,r6,-1
 40107a0:	10c00e1e 	bne	r2,r3,40107dc <memcmp+0x74>
 40107a4:	21000044 	addi	r4,r4,1
 40107a8:	29400044 	addi	r5,r5,1
 40107ac:	31fff91e 	bne	r6,r7,4010794 <__alt_mem_SRAM+0xfbff0794>
 40107b0:	0005883a 	mov	r2,zero
 40107b4:	f800283a 	ret
 40107b8:	20c00017 	ldw	r3,0(r4)
 40107bc:	28800017 	ldw	r2,0(r5)
 40107c0:	18bfee1e 	bne	r3,r2,401077c <__alt_mem_SRAM+0xfbff077c>
 40107c4:	31bfff04 	addi	r6,r6,-4
 40107c8:	21000104 	addi	r4,r4,4
 40107cc:	29400104 	addi	r5,r5,4
 40107d0:	39bff936 	bltu	r7,r6,40107b8 <__alt_mem_SRAM+0xfbff07b8>
 40107d4:	303fe91e 	bne	r6,zero,401077c <__alt_mem_SRAM+0xfbff077c>
 40107d8:	003ff506 	br	40107b0 <__alt_mem_SRAM+0xfbff07b0>
 40107dc:	10c5c83a 	sub	r2,r2,r3
 40107e0:	f800283a 	ret

040107e4 <__register_exitproc>:
 40107e4:	defffa04 	addi	sp,sp,-24
 40107e8:	dc000315 	stw	r16,12(sp)
 40107ec:	04010074 	movhi	r16,1025
 40107f0:	840a9804 	addi	r16,r16,10848
 40107f4:	80c00017 	ldw	r3,0(r16)
 40107f8:	dc400415 	stw	r17,16(sp)
 40107fc:	dfc00515 	stw	ra,20(sp)
 4010800:	18805217 	ldw	r2,328(r3)
 4010804:	2023883a 	mov	r17,r4
 4010808:	10003726 	beq	r2,zero,40108e8 <__register_exitproc+0x104>
 401080c:	10c00117 	ldw	r3,4(r2)
 4010810:	010007c4 	movi	r4,31
 4010814:	20c00e16 	blt	r4,r3,4010850 <__register_exitproc+0x6c>
 4010818:	1a000044 	addi	r8,r3,1
 401081c:	8800221e 	bne	r17,zero,40108a8 <__register_exitproc+0xc4>
 4010820:	18c00084 	addi	r3,r3,2
 4010824:	18c7883a 	add	r3,r3,r3
 4010828:	18c7883a 	add	r3,r3,r3
 401082c:	12000115 	stw	r8,4(r2)
 4010830:	10c7883a 	add	r3,r2,r3
 4010834:	19400015 	stw	r5,0(r3)
 4010838:	0005883a 	mov	r2,zero
 401083c:	dfc00517 	ldw	ra,20(sp)
 4010840:	dc400417 	ldw	r17,16(sp)
 4010844:	dc000317 	ldw	r16,12(sp)
 4010848:	dec00604 	addi	sp,sp,24
 401084c:	f800283a 	ret
 4010850:	00800034 	movhi	r2,0
 4010854:	10800004 	addi	r2,r2,0
 4010858:	10002626 	beq	r2,zero,40108f4 <__register_exitproc+0x110>
 401085c:	01006404 	movi	r4,400
 4010860:	d9400015 	stw	r5,0(sp)
 4010864:	d9800115 	stw	r6,4(sp)
 4010868:	d9c00215 	stw	r7,8(sp)
 401086c:	00000000 	call	0 <__alt_mem_SDRAM-0x4000000>
 4010870:	d9400017 	ldw	r5,0(sp)
 4010874:	d9800117 	ldw	r6,4(sp)
 4010878:	d9c00217 	ldw	r7,8(sp)
 401087c:	10001d26 	beq	r2,zero,40108f4 <__register_exitproc+0x110>
 4010880:	81000017 	ldw	r4,0(r16)
 4010884:	10000115 	stw	zero,4(r2)
 4010888:	02000044 	movi	r8,1
 401088c:	22405217 	ldw	r9,328(r4)
 4010890:	0007883a 	mov	r3,zero
 4010894:	12400015 	stw	r9,0(r2)
 4010898:	20805215 	stw	r2,328(r4)
 401089c:	10006215 	stw	zero,392(r2)
 40108a0:	10006315 	stw	zero,396(r2)
 40108a4:	883fde26 	beq	r17,zero,4010820 <__alt_mem_SRAM+0xfbff0820>
 40108a8:	18c9883a 	add	r4,r3,r3
 40108ac:	2109883a 	add	r4,r4,r4
 40108b0:	1109883a 	add	r4,r2,r4
 40108b4:	21802215 	stw	r6,136(r4)
 40108b8:	01800044 	movi	r6,1
 40108bc:	12406217 	ldw	r9,392(r2)
 40108c0:	30cc983a 	sll	r6,r6,r3
 40108c4:	4992b03a 	or	r9,r9,r6
 40108c8:	12406215 	stw	r9,392(r2)
 40108cc:	21c04215 	stw	r7,264(r4)
 40108d0:	01000084 	movi	r4,2
 40108d4:	893fd21e 	bne	r17,r4,4010820 <__alt_mem_SRAM+0xfbff0820>
 40108d8:	11006317 	ldw	r4,396(r2)
 40108dc:	218cb03a 	or	r6,r4,r6
 40108e0:	11806315 	stw	r6,396(r2)
 40108e4:	003fce06 	br	4010820 <__alt_mem_SRAM+0xfbff0820>
 40108e8:	18805304 	addi	r2,r3,332
 40108ec:	18805215 	stw	r2,328(r3)
 40108f0:	003fc606 	br	401080c <__alt_mem_SRAM+0xfbff080c>
 40108f4:	00bfffc4 	movi	r2,-1
 40108f8:	003fd006 	br	401083c <__alt_mem_SRAM+0xfbff083c>

040108fc <__call_exitprocs>:
 40108fc:	defff504 	addi	sp,sp,-44
 4010900:	df000915 	stw	fp,36(sp)
 4010904:	dd400615 	stw	r21,24(sp)
 4010908:	dc800315 	stw	r18,12(sp)
 401090c:	dfc00a15 	stw	ra,40(sp)
 4010910:	ddc00815 	stw	r23,32(sp)
 4010914:	dd800715 	stw	r22,28(sp)
 4010918:	dd000515 	stw	r20,20(sp)
 401091c:	dcc00415 	stw	r19,16(sp)
 4010920:	dc400215 	stw	r17,8(sp)
 4010924:	dc000115 	stw	r16,4(sp)
 4010928:	d9000015 	stw	r4,0(sp)
 401092c:	2839883a 	mov	fp,r5
 4010930:	04800044 	movi	r18,1
 4010934:	057fffc4 	movi	r21,-1
 4010938:	00810074 	movhi	r2,1025
 401093c:	108a9804 	addi	r2,r2,10848
 4010940:	12000017 	ldw	r8,0(r2)
 4010944:	45005217 	ldw	r20,328(r8)
 4010948:	44c05204 	addi	r19,r8,328
 401094c:	a0001c26 	beq	r20,zero,40109c0 <__call_exitprocs+0xc4>
 4010950:	a0800117 	ldw	r2,4(r20)
 4010954:	15ffffc4 	addi	r23,r2,-1
 4010958:	b8000d16 	blt	r23,zero,4010990 <__call_exitprocs+0x94>
 401095c:	14000044 	addi	r16,r2,1
 4010960:	8421883a 	add	r16,r16,r16
 4010964:	8421883a 	add	r16,r16,r16
 4010968:	84402004 	addi	r17,r16,128
 401096c:	a463883a 	add	r17,r20,r17
 4010970:	a421883a 	add	r16,r20,r16
 4010974:	e0001e26 	beq	fp,zero,40109f0 <__call_exitprocs+0xf4>
 4010978:	80804017 	ldw	r2,256(r16)
 401097c:	e0801c26 	beq	fp,r2,40109f0 <__call_exitprocs+0xf4>
 4010980:	bdffffc4 	addi	r23,r23,-1
 4010984:	843fff04 	addi	r16,r16,-4
 4010988:	8c7fff04 	addi	r17,r17,-4
 401098c:	bd7ff91e 	bne	r23,r21,4010974 <__alt_mem_SRAM+0xfbff0974>
 4010990:	00800034 	movhi	r2,0
 4010994:	10800004 	addi	r2,r2,0
 4010998:	10000926 	beq	r2,zero,40109c0 <__call_exitprocs+0xc4>
 401099c:	a0800117 	ldw	r2,4(r20)
 40109a0:	1000301e 	bne	r2,zero,4010a64 <__call_exitprocs+0x168>
 40109a4:	a0800017 	ldw	r2,0(r20)
 40109a8:	10003226 	beq	r2,zero,4010a74 <__call_exitprocs+0x178>
 40109ac:	a009883a 	mov	r4,r20
 40109b0:	98800015 	stw	r2,0(r19)
 40109b4:	00000000 	call	0 <__alt_mem_SDRAM-0x4000000>
 40109b8:	9d000017 	ldw	r20,0(r19)
 40109bc:	a03fe41e 	bne	r20,zero,4010950 <__alt_mem_SRAM+0xfbff0950>
 40109c0:	dfc00a17 	ldw	ra,40(sp)
 40109c4:	df000917 	ldw	fp,36(sp)
 40109c8:	ddc00817 	ldw	r23,32(sp)
 40109cc:	dd800717 	ldw	r22,28(sp)
 40109d0:	dd400617 	ldw	r21,24(sp)
 40109d4:	dd000517 	ldw	r20,20(sp)
 40109d8:	dcc00417 	ldw	r19,16(sp)
 40109dc:	dc800317 	ldw	r18,12(sp)
 40109e0:	dc400217 	ldw	r17,8(sp)
 40109e4:	dc000117 	ldw	r16,4(sp)
 40109e8:	dec00b04 	addi	sp,sp,44
 40109ec:	f800283a 	ret
 40109f0:	a0800117 	ldw	r2,4(r20)
 40109f4:	80c00017 	ldw	r3,0(r16)
 40109f8:	10bfffc4 	addi	r2,r2,-1
 40109fc:	15c01426 	beq	r2,r23,4010a50 <__call_exitprocs+0x154>
 4010a00:	80000015 	stw	zero,0(r16)
 4010a04:	183fde26 	beq	r3,zero,4010980 <__alt_mem_SRAM+0xfbff0980>
 4010a08:	95c8983a 	sll	r4,r18,r23
 4010a0c:	a0806217 	ldw	r2,392(r20)
 4010a10:	a5800117 	ldw	r22,4(r20)
 4010a14:	2084703a 	and	r2,r4,r2
 4010a18:	10000b26 	beq	r2,zero,4010a48 <__call_exitprocs+0x14c>
 4010a1c:	a0806317 	ldw	r2,396(r20)
 4010a20:	2088703a 	and	r4,r4,r2
 4010a24:	20000c1e 	bne	r4,zero,4010a58 <__call_exitprocs+0x15c>
 4010a28:	89400017 	ldw	r5,0(r17)
 4010a2c:	d9000017 	ldw	r4,0(sp)
 4010a30:	183ee83a 	callr	r3
 4010a34:	a0800117 	ldw	r2,4(r20)
 4010a38:	15bfbf1e 	bne	r2,r22,4010938 <__alt_mem_SRAM+0xfbff0938>
 4010a3c:	98800017 	ldw	r2,0(r19)
 4010a40:	153fcf26 	beq	r2,r20,4010980 <__alt_mem_SRAM+0xfbff0980>
 4010a44:	003fbc06 	br	4010938 <__alt_mem_SRAM+0xfbff0938>
 4010a48:	183ee83a 	callr	r3
 4010a4c:	003ff906 	br	4010a34 <__alt_mem_SRAM+0xfbff0a34>
 4010a50:	a5c00115 	stw	r23,4(r20)
 4010a54:	003feb06 	br	4010a04 <__alt_mem_SRAM+0xfbff0a04>
 4010a58:	89000017 	ldw	r4,0(r17)
 4010a5c:	183ee83a 	callr	r3
 4010a60:	003ff406 	br	4010a34 <__alt_mem_SRAM+0xfbff0a34>
 4010a64:	a0800017 	ldw	r2,0(r20)
 4010a68:	a027883a 	mov	r19,r20
 4010a6c:	1029883a 	mov	r20,r2
 4010a70:	003fb606 	br	401094c <__alt_mem_SRAM+0xfbff094c>
 4010a74:	0005883a 	mov	r2,zero
 4010a78:	003ffb06 	br	4010a68 <__alt_mem_SRAM+0xfbff0a68>

04010a7c <_exit>:
 *
 * ALT_EXIT is mapped onto the _exit() system call in alt_syscall.h
 */

void ALT_EXIT (int exit_code)
{
 4010a7c:	defffd04 	addi	sp,sp,-12
 4010a80:	df000215 	stw	fp,8(sp)
 4010a84:	df000204 	addi	fp,sp,8
 4010a88:	e13fff15 	stw	r4,-4(fp)
  ALT_LOG_PRINT_BOOT("[alt_exit.c] Entering _exit() function.\r\n");
  ALT_LOG_PRINT_BOOT("[alt_exit.c] Exit code from main was %d.\r\n",exit_code);
  /* Stop all other threads */

  ALT_LOG_PRINT_BOOT("[alt_exit.c] Calling ALT_OS_STOP().\r\n");
  ALT_OS_STOP();
 4010a8c:	0001883a 	nop
 4010a90:	e0bfff17 	ldw	r2,-4(fp)
 4010a94:	e0bffe15 	stw	r2,-8(fp)
/*
 * Routine called on exit.
 */
static ALT_INLINE ALT_ALWAYS_INLINE void alt_sim_halt(int exit_code)
{
  register int r2 asm ("r2") = exit_code;
 4010a98:	e0bffe17 	ldw	r2,-8(fp)
  __asm__ volatile ("\n0:\n\taddi %0,%0, -1\n\tbgt %0,zero,0b" : : "r" (ALT_CPU_FREQ/100) ); /* Delay for >30ms */

  __asm__ volatile ("break 2" : : "r"(r2), "r"(r3) ALT_GMON_DATA );

#else /* !DEBUG_STUB */
  if (r2) {
 4010a9c:	10000226 	beq	r2,zero,4010aa8 <_exit+0x2c>
    ALT_SIM_FAIL();
 4010aa0:	002af070 	cmpltui	zero,zero,43969
 4010aa4:	00000106 	br	4010aac <_exit+0x30>
  } else {
    ALT_SIM_PASS();
 4010aa8:	002af0b0 	cmpltui	zero,zero,43970
  ALT_SIM_HALT(exit_code);

  /* spin forever, since there's no where to go back to */

  ALT_LOG_PRINT_BOOT("[alt_exit.c] Spinning forever.\r\n");
  while (1);
 4010aac:	003fff06 	br	4010aac <__alt_mem_SRAM+0xfbff0aac>
