# Tiny Tapeout project information
project:
  title:        "Variable PWM generator"      # Project title
  author:       "Jesper Kristensen"      # Your name
  discord:      ""      # Your discord username, for communication and automatically assigning you a Tapeout role (optional)
  description:  "Implements a variable PWM generator"      # One line description of what your project does
  language:     "Verilog" # other examples include SystemVerilog, Amaranth, VHDL, etc
  clock_hz:     50000000       # Clock frequency in Hz (or 0 if not applicable)

  # How many tiles your design occupies? A single tile is about 167x108 uM.
  tiles: "1x1"          # Valid values: 1x1, 1x2, 2x2, 3x2, 4x2, 6x2 or 8x2

  # Your top module name must start with "tt_um_". Make it unique by including your github username:
  top_module:  "tt_um_PWM_jmkr"

  # List your project's source files here.
  # Source files must be in ./src and you must list each source file separately, one per line.
  # Don't forget to also update `PROJECT_SOURCES` in test/Makefile.
  source_files:
    - "project.v"
    - "Variable_PWM.v"

# The pinout of your project. Leave unused pins blank. DO NOT delete or add any pins.
# This section is for the datasheet/website. Use descriptive names (e.g., RX, TX, MOSI, SCL, SEG_A, etc.).
pinout:
  # Inputs
  ui[0]: "Dutycycle(0)"
  ui[1]: "Dutycycle(1)"
  ui[2]: "Dutycycle(2)"
  ui[3]: "Dutycycle(3)"
  ui[4]: "Dutycycle(4)"
  ui[5]: "Dutycycle(5)"
  ui[6]: "Dutycycle(6)"
  ui[7]: "Dutycycle(7)"

  # Outputs
  uo[0]: "Counter(0)"
  uo[1]: "Counter(1)"
  uo[2]: "Counter(2)"
  uo[3]: "Counter(3)"
  uo[4]: "Counter(4)"
  uo[5]: "Counter(5)"
  uo[6]: "Counter(6)"
  uo[7]: "Counter(7)"

  # Bidirectional pins
  uio[0]: "pwmout"
  uio[1]: ""
  uio[2]: ""
  uio[3]: ""
  uio[4]: ""
  uio[5]: ""
  uio[6]: ""
  uio[7]: ""

# Do not change!
yaml_version: 6
