INFO: [HLS 200-10] Running '/home/patmos/Xilinx/Vivado_HLS/2016.4/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] For user 'patmos' on host 'ubuntu' (Linux_x86_64 version 4.4.0-75-generic) on Fri May 05 09:01:38 CEST 2017
INFO: [HLS 200-10] On os Ubuntu 16.04.2 LTS
INFO: [HLS 200-10] In directory '/home/patmos/github/bachelor_project_HLS/hls/tacle-bench/kernel/minver_float'
INFO: [HLS 200-10] Opening project '/home/patmos/github/bachelor_project_HLS/hls/tacle-bench/kernel/minver_float/hls_minver_float'.
INFO: [HLS 200-10] Opening solution '/home/patmos/github/bachelor_project_HLS/hls/tacle-bench/kernel/minver_float/hls_minver_float/minver_1b_16x16'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a100tcsg324-1'
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
   Build using "/home/patmos/Xilinx/Vivado_HLS/2016.4/lnx64/tools/gcc/bin/g++"
   Compiling apatb_minver_hwa.cpp
   Compiling (apcc) minver_test.c_pre.c.tb.c
INFO: [HLS 200-10] Running '/home/patmos/Xilinx/Vivado_HLS/2016.4/bin/unwrapped/lnx64.o/apcc'
INFO: [HLS 200-10] For user 'patmos' on host 'ubuntu' (Linux_x86_64 version 4.4.0-75-generic) on Fri May 05 09:01:42 CEST 2017
INFO: [HLS 200-10] On os Ubuntu 16.04.2 LTS
INFO: [HLS 200-10] In directory '/home/patmos/github/bachelor_project_HLS/hls/tacle-bench/kernel/minver_float/hls_minver_float/minver_1b_16x16/sim/wrapc'
clang: warning: argument unused during compilation: '-fno-builtin-isinf'
clang: warning: argument unused during compilation: '-fno-builtin-isnan'
INFO: [APCC 202-3] Tmp directory is /tmp/apcc_db_patmos/795601493967702162899
INFO: [APCC 202-1] APCC is done.
   Compiling (apcc) minver.c_pre.c.tb.c
INFO: [HLS 200-10] Running '/home/patmos/Xilinx/Vivado_HLS/2016.4/bin/unwrapped/lnx64.o/apcc'
INFO: [HLS 200-10] For user 'patmos' on host 'ubuntu' (Linux_x86_64 version 4.4.0-75-generic) on Fri May 05 09:01:43 CEST 2017
INFO: [HLS 200-10] On os Ubuntu 16.04.2 LTS
INFO: [HLS 200-10] In directory '/home/patmos/github/bachelor_project_HLS/hls/tacle-bench/kernel/minver_float/hls_minver_float/minver_1b_16x16/sim/wrapc'
clang: warning: argument unused during compilation: '-fno-builtin-isinf'
clang: warning: argument unused during compilation: '-fno-builtin-isnan'
/home/patmos/github/bachelor_project_HLS/hls/tacle-bench/kernel/minver_float/minver.c:133:1: warning: control may reach end of non-void function [-Wreturn-type]
}
^
1 warning generated.
INFO: [APCC 202-3] Tmp directory is /tmp/apcc_db_patmos/796131493967703198350
INFO: [APCC 202-1] APCC is done.
   Compiling (apcc) minver_lib.c_pre.c.tb.c
INFO: [HLS 200-10] Running '/home/patmos/Xilinx/Vivado_HLS/2016.4/bin/unwrapped/lnx64.o/apcc'
INFO: [HLS 200-10] For user 'patmos' on host 'ubuntu' (Linux_x86_64 version 4.4.0-75-generic) on Fri May 05 09:01:44 CEST 2017
INFO: [HLS 200-10] On os Ubuntu 16.04.2 LTS
INFO: [HLS 200-10] In directory '/home/patmos/github/bachelor_project_HLS/hls/tacle-bench/kernel/minver_float/hls_minver_float/minver_1b_16x16/sim/wrapc'
clang: warning: argument unused during compilation: '-fno-builtin-isinf'
clang: warning: argument unused during compilation: '-fno-builtin-isnan'
INFO: [APCC 202-3] Tmp directory is /tmp/apcc_db_patmos/796651493967704235064
INFO: [APCC 202-1] APCC is done.
   Generating cosim.tv.exe
INFO: [COSIM 212-302] Starting C TB testing ... 
Test Passes:
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-322] Starting VHDL simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [XSIM 43-3496] Using init file passed via -initfile option "/home/patmos/Xilinx/Vivado/2016.4/data/xsim/ip/xsim_ip.ini".
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /home/patmos/Xilinx/Vivado/2016.4/bin/unwrapped/lnx64.o/xelab xil_defaultlib.apatb_minver_hwa_top -prj minver_hwa.prj --initfile /home/patmos/Xilinx/Vivado/2016.4/data/xsim/ip/xsim_ip.ini --lib ieee_proposed=./ieee_proposed -s minver_hwa 
Multi-threading is on. Using 2 slave threads.
Determining compilation order of HDL files.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running fuse with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    LIBRARY_PATH
INFO: [VRFC 10-163] Analyzing VHDL file "/home/patmos/github/bachelor_project_HLS/hls/tacle-bench/kernel/minver_float/hls_minver_float/minver_1b_16x16/sim/vhdl/AESL_sim_pkg.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "/home/patmos/github/bachelor_project_HLS/hls/tacle-bench/kernel/minver_float/hls_minver_float/minver_1b_16x16/sim/vhdl/ip/xil_defaultlib/minver_hwa_ap_fmul_2_max_dsp_32.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity minver_hwa_ap_fmul_2_max_dsp_32
INFO: [VRFC 10-163] Analyzing VHDL file "/home/patmos/github/bachelor_project_HLS/hls/tacle-bench/kernel/minver_float/hls_minver_float/minver_1b_16x16/sim/vhdl/ip/xil_defaultlib/minver_hwa_ap_fdiv_14_no_dsp_32.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity minver_hwa_ap_fdiv_14_no_dsp_32
INFO: [VRFC 10-163] Analyzing VHDL file "/home/patmos/github/bachelor_project_HLS/hls/tacle-bench/kernel/minver_float/hls_minver_float/minver_1b_16x16/sim/vhdl/ip/xil_defaultlib/minver_hwa_ap_fsub_3_full_dsp_32.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity minver_hwa_ap_fsub_3_full_dsp_32
INFO: [VRFC 10-163] Analyzing VHDL file "/home/patmos/github/bachelor_project_HLS/hls/tacle-bench/kernel/minver_float/hls_minver_float/minver_1b_16x16/sim/vhdl/ip/xil_defaultlib/minver_hwa_ap_dcmp_0_no_dsp_64.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity minver_hwa_ap_dcmp_0_no_dsp_64
INFO: [VRFC 10-163] Analyzing VHDL file "/home/patmos/github/bachelor_project_HLS/hls/tacle-bench/kernel/minver_float/hls_minver_float/minver_1b_16x16/sim/vhdl/ip/xil_defaultlib/minver_hwa_ap_fpext_0_no_dsp_32.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity minver_hwa_ap_fpext_0_no_dsp_32
INFO: [VRFC 10-163] Analyzing VHDL file "/home/patmos/github/bachelor_project_HLS/hls/tacle-bench/kernel/minver_float/hls_minver_float/minver_1b_16x16/sim/vhdl/ip/xil_defaultlib/minver_hwa_ap_fcmp_0_no_dsp_32.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity minver_hwa_ap_fcmp_0_no_dsp_32
INFO: [VRFC 10-163] Analyzing VHDL file "/home/patmos/github/bachelor_project_HLS/hls/tacle-bench/kernel/minver_float/hls_minver_float/minver_1b_16x16/sim/vhdl/minver_hwa_fcmp_3fYi.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity minver_hwa_fcmp_3fYi
INFO: [VRFC 10-163] Analyzing VHDL file "/home/patmos/github/bachelor_project_HLS/hls/tacle-bench/kernel/minver_float/hls_minver_float/minver_1b_16x16/sim/vhdl/minver_hwa.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity minver_hwa
INFO: [VRFC 10-163] Analyzing VHDL file "/home/patmos/github/bachelor_project_HLS/hls/tacle-bench/kernel/minver_float/hls_minver_float/minver_1b_16x16/sim/vhdl/minver_hwa.autotb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity apatb_minver_hwa_top
INFO: [VRFC 10-163] Analyzing VHDL file "/home/patmos/github/bachelor_project_HLS/hls/tacle-bench/kernel/minver_float/hls_minver_float/minver_1b_16x16/sim/vhdl/minver_hwa_fpext_eOg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity minver_hwa_fpext_eOg
INFO: [VRFC 10-163] Analyzing VHDL file "/home/patmos/github/bachelor_project_HLS/hls/tacle-bench/kernel/minver_float/hls_minver_float/minver_1b_16x16/sim/vhdl/minver_hwa_dcmp_6g8j.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity minver_hwa_dcmp_6g8j
INFO: [VRFC 10-163] Analyzing VHDL file "/home/patmos/github/bachelor_project_HLS/hls/tacle-bench/kernel/minver_float/hls_minver_float/minver_1b_16x16/sim/vhdl/AESL_autobram_a.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity AESL_autobram_a
INFO: [VRFC 10-163] Analyzing VHDL file "/home/patmos/github/bachelor_project_HLS/hls/tacle-bench/kernel/minver_float/hls_minver_float/minver_1b_16x16/sim/vhdl/minver_hwa_fdiv_3dEe.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity minver_hwa_fdiv_3dEe
INFO: [VRFC 10-163] Analyzing VHDL file "/home/patmos/github/bachelor_project_HLS/hls/tacle-bench/kernel/minver_float/hls_minver_float/minver_1b_16x16/sim/vhdl/minver_hwa_work.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity minver_hwa_work_ram
INFO: [VRFC 10-307] analyzing entity minver_hwa_work
INFO: [VRFC 10-163] Analyzing VHDL file "/home/patmos/github/bachelor_project_HLS/hls/tacle-bench/kernel/minver_float/hls_minver_float/minver_1b_16x16/sim/vhdl/minver_hwa_fmul_3cud.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity minver_hwa_fmul_3cud
INFO: [VRFC 10-163] Analyzing VHDL file "/home/patmos/github/bachelor_project_HLS/hls/tacle-bench/kernel/minver_float/hls_minver_float/minver_1b_16x16/sim/vhdl/minver_hwa_fsub_3bkb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity minver_hwa_fsub_3bkb
Starting static elaboration
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:2255]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:2240]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:90362]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:13629]
WARNING: [VRFC 10-982] library name floating_point_v7_1_3 of instantiated unit conflicts with visible identifier [ip/xil_defaultlib/minver_hwa_ap_fsub_3_full_dsp_32.vhd:189]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:90362]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:13629]
WARNING: [VRFC 10-982] library name floating_point_v7_1_3 of instantiated unit conflicts with visible identifier [ip/xil_defaultlib/minver_hwa_ap_fmul_2_max_dsp_32.vhd:189]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:90362]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:13629]
WARNING: [VRFC 10-982] library name floating_point_v7_1_3 of instantiated unit conflicts with visible identifier [ip/xil_defaultlib/minver_hwa_ap_fdiv_14_no_dsp_32.vhd:189]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:90362]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:13629]
WARNING: [VRFC 10-982] library name floating_point_v7_1_3 of instantiated unit conflicts with visible identifier [ip/xil_defaultlib/minver_hwa_ap_fpext_0_no_dsp_32.vhd:181]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:90362]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:13629]
WARNING: [VRFC 10-982] library name floating_point_v7_1_3 of instantiated unit conflicts with visible identifier [ip/xil_defaultlib/minver_hwa_ap_fcmp_0_no_dsp_32.vhd:189]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:90362]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:13629]
WARNING: [VRFC 10-982] library name floating_point_v7_1_3 of instantiated unit conflicts with visible identifier [ip/xil_defaultlib/minver_hwa_ap_dcmp_0_no_dsp_64.vhd:189]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_textio
Compiling package floating_point_v7_1_3.floating_point_v7_1_3_viv_comp
Compiling package xbip_utils_v3_0_7.xbip_utils_v3_0_7_pkg
Compiling package axi_utils_v2_0_3.axi_utils_v2_0_3_pkg
Compiling package floating_point_v7_1_3.floating_point_v7_1_3_consts
Compiling package ieee.math_real
Compiling package floating_point_v7_1_3.floating_point_v7_1_3_exp_table_...
Compiling package mult_gen_v12_0_12.mult_gen_v12_0_12_pkg
Compiling package ieee.std_logic_signed
Compiling package floating_point_v7_1_3.floating_point_v7_1_3_pkg
Compiling package floating_point_v7_1_3.flt_utils
Compiling package xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv_comp
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture rtl of entity xil_defaultlib.minver_hwa_work_ram [\minver_hwa_work_ram(1,5)\]
Compiling architecture arch of entity xil_defaultlib.minver_hwa_work [minver_hwa_work_default]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=7,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_3.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_3.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture struct of entity floating_point_v7_1_3.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=24,length=0,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=16,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=4,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=48,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=24,length=0)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture rtl of entity floating_point_v7_1_3.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,c_wi...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_3.delay [delay_default]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=13,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=27,length=0)\]
Compiling architecture synth of entity floating_point_v7_1_3.align_add_dsp48e1_sgl [\align_add_dsp48e1_sgl(c_xdevice...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000001111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=5,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_3.lead_zero_encode_shift [\lead_zero_encode_shift(ab_fw=24...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=3,length=0)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111110010101001011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00010001010111110000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11101110101000001111...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=2)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=25,length=0)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,alumodereg=0,ca...]
Compiling architecture rtl of entity floating_point_v7_1_3.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,c_wi...]
Compiling architecture rtl of entity floating_point_v7_1_3.norm_and_round_dsp48e1_sgl [\norm_and_round_dsp48e1_sgl(c_mu...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10011001100110011001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111000000001111...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=9,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_3.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=8,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=10)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=4,length=0,fast_inp...]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fde_v of entity unisim.FDE [fde_default]
Compiling architecture struct of entity floating_point_v7_1_3.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_3.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_1_3.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture struct of entity floating_point_v7_1_3.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_3.compare_gt [\compare_gt(c_xdevicefamily="art...]
Compiling architecture synth of entity floating_point_v7_1_3.compare [\compare(c_xdevicefamily="artix7...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=8)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=9)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=2,length=2,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(length=2,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(length=0,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=2,length=0,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=12,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_3.flt_add_exp_sp [\flt_add_exp_sp(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=23)\]
Compiling architecture synth of entity floating_point_v7_1_3.flt_dec_op [\flt_dec_op(c_xdevicefamily="art...]
Compiling architecture rtl of entity floating_point_v7_1_3.flt_add_dsp [\flt_add_dsp(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_3.flt_add [\flt_add(c_xdevicefamily="artix7...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=32,length=0)\]
Compiling architecture xilinx of entity floating_point_v7_1_3.floating_point_v7_1_3_viv [\floating_point_v7_1_3_viv(c_xde...]
Compiling architecture xilinx of entity floating_point_v7_1_3.floating_point_v7_1_3 [\floating_point_v7_1_3(c_xdevice...]
Compiling architecture minver_hwa_ap_fsub_3_full_dsp_32_arch of entity xil_defaultlib.minver_hwa_ap_fsub_3_full_dsp_32 [minver_hwa_ap_fsub_3_full_dsp_32...]
Compiling architecture arch of entity xil_defaultlib.minver_hwa_fsub_3bkb [minver_hwa_fsub_3bkb_default]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=17,length=0)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture rtl of entity floating_point_v7_1_3.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,b_wi...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture rtl of entity floating_point_v7_1_3.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,b_wi...]
Compiling architecture struct of entity floating_point_v7_1_3.fix_mult_dsp48e1_sgl [\fix_mult_dsp48e1_sgl(registers=...]
Compiling architecture rtl of entity floating_point_v7_1_3.fix_mult [\fix_mult(c_xdevicefamily="artix...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=8,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_3.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture struct of entity floating_point_v7_1_3.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_3.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_3.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=2,fast_input=true)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=4,fast_input=true)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=3,length=0,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=14,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_3.flt_mult_exp [\flt_mult_exp(c_xdevicefamily="a...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=30,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=18,length=0)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture rtl of entity floating_point_v7_1_3.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=30,b_wi...]
Compiling architecture struct of entity floating_point_v7_1_3.flt_round_dsp_opt_full [\flt_round_dsp_opt_full(c_xdevic...]
Compiling architecture rtl of entity floating_point_v7_1_3.flt_mult_round [\flt_mult_round(c_xdevicefamily=...]
Compiling architecture synth of entity floating_point_v7_1_3.flt_dec_op_lat [\flt_dec_op_lat(c_xdevicefamily=...]
Compiling architecture rtl of entity floating_point_v7_1_3.flt_mult [\flt_mult(c_xdevicefamily="artix...]
Compiling architecture xilinx of entity floating_point_v7_1_3.floating_point_v7_1_3_viv [\floating_point_v7_1_3_viv(c_xde...]
Compiling architecture xilinx of entity floating_point_v7_1_3.floating_point_v7_1_3 [\floating_point_v7_1_3(c_xdevice...]
Compiling architecture minver_hwa_ap_fmul_2_max_dsp_32_arch of entity xil_defaultlib.minver_hwa_ap_fmul_2_max_dsp_32 [minver_hwa_ap_fmul_2_max_dsp_32_...]
Compiling architecture arch of entity xil_defaultlib.minver_hwa_fmul_3cud [\minver_hwa_fmul_3cud(id=1)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=23,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=25,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_3.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_3.flt_div_mant_addsub [\flt_div_mant_addsub(c_xdevicefa...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=26,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=25,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_3.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_3.flt_div_mant_addsub [\flt_div_mant_addsub(c_xdevicefa...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=26)\]
Compiling architecture virtex of entity floating_point_v7_1_3.flt_div_mant [\flt_div_mant(c_xdevicefamily="a...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=10,fast_input=true)...]
Compiling architecture rtl of entity floating_point_v7_1_3.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(length=13,fast_input=true...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=8,length=12)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(length=12,fast_input=true...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=3,length=12,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=4,length=12,fast_in...]
Compiling architecture rtl of entity floating_point_v7_1_3.flt_div_exp [\flt_div_exp(c_xdevicefamily="no...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=12,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_3.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture struct of entity floating_point_v7_1_3.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=2,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_3.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_3.flt_round_bit [\flt_round_bit(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_3.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture synth of entity floating_point_v7_1_3.flt_dec_op_lat [\flt_dec_op_lat(c_xdevicefamily=...]
Compiling architecture virtex of entity floating_point_v7_1_3.flt_div [\flt_div(c_xdevicefamily="artix7...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_3.floating_point_v7_1_3_viv [\floating_point_v7_1_3_viv(c_xde...]
Compiling architecture xilinx of entity floating_point_v7_1_3.floating_point_v7_1_3 [\floating_point_v7_1_3(c_xdevice...]
Compiling architecture minver_hwa_ap_fdiv_14_no_dsp_32_arch of entity xil_defaultlib.minver_hwa_ap_fdiv_14_no_dsp_32 [minver_hwa_ap_fdiv_14_no_dsp_32_...]
Compiling architecture arch of entity xil_defaultlib.minver_hwa_fdiv_3dEe [\minver_hwa_fdiv_3dEe(id=1)\]
Compiling architecture struct of entity floating_point_v7_1_3.carry_chain [\carry_chain(c_xdevicefamily="ki...]
Compiling architecture synth of entity floating_point_v7_1_3.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_3.special_detect [\special_detect(a_fw=24,op_delay...]
Compiling architecture rtl of entity floating_point_v7_1_3.flt_to_flt_conv_exp [\flt_to_flt_conv_exp(r_w=64,r_ew...]
Compiling architecture synth of entity floating_point_v7_1_3.flt_dec_op [\flt_dec_op(c_xdevicefamily="art...]
Compiling architecture rtl of entity floating_point_v7_1_3.flt_to_flt_conv [\flt_to_flt_conv(c_xdevicefamily...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=64,length=0)\]
Compiling architecture xilinx of entity floating_point_v7_1_3.floating_point_v7_1_3_viv [\floating_point_v7_1_3_viv(c_xde...]
Compiling architecture xilinx of entity floating_point_v7_1_3.floating_point_v7_1_3 [\floating_point_v7_1_3(c_xdevice...]
Compiling architecture minver_hwa_ap_fpext_0_no_dsp_32_arch of entity xil_defaultlib.minver_hwa_ap_fpext_0_no_dsp_32 [minver_hwa_ap_fpext_0_no_dsp_32_...]
Compiling architecture arch of entity xil_defaultlib.minver_hwa_fpext_eOg [\minver_hwa_fpext_eOg(id=1)\]
Compiling architecture synth of entity floating_point_v7_1_3.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture synth of entity floating_point_v7_1_3.compare_ne_im [\compare_ne_im(c_xdevicefamily="...]
Compiling architecture struct of entity floating_point_v7_1_3.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_3.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=11,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_3.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_3.compare_eq [\compare_eq(c_xdevicefamily="art...]
Compiling architecture struct of entity floating_point_v7_1_3.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_3.compare_gt [\compare_gt(c_xdevicefamily="art...]
Compiling architecture rtl of entity floating_point_v7_1_3.fp_cmp [\fp_cmp(c_xdevicefamily="artix7"...]
Compiling architecture xilinx of entity floating_point_v7_1_3.floating_point_v7_1_3_viv [\floating_point_v7_1_3_viv(c_xde...]
Compiling architecture xilinx of entity floating_point_v7_1_3.floating_point_v7_1_3 [\floating_point_v7_1_3(c_xdevice...]
Compiling architecture minver_hwa_ap_fcmp_0_no_dsp_32_arch of entity xil_defaultlib.minver_hwa_ap_fcmp_0_no_dsp_32 [minver_hwa_ap_fcmp_0_no_dsp_32_d...]
Compiling architecture arch of entity xil_defaultlib.minver_hwa_fcmp_3fYi [\minver_hwa_fcmp_3fYi(id=1)\]
Compiling architecture synth of entity floating_point_v7_1_3.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture struct of entity floating_point_v7_1_3.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_3.compare_ne_im [\compare_ne_im(c_xdevicefamily="...]
Compiling architecture synth of entity floating_point_v7_1_3.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=22,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_3.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_3.compare_eq [\compare_eq(c_xdevicefamily="art...]
Compiling architecture struct of entity floating_point_v7_1_3.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_3.compare_gt [\compare_gt(c_xdevicefamily="art...]
Compiling architecture rtl of entity floating_point_v7_1_3.fp_cmp [\fp_cmp(c_xdevicefamily="artix7"...]
Compiling architecture xilinx of entity floating_point_v7_1_3.floating_point_v7_1_3_viv [\floating_point_v7_1_3_viv(c_xde...]
Compiling architecture xilinx of entity floating_point_v7_1_3.floating_point_v7_1_3 [\floating_point_v7_1_3(c_xdevice...]
Compiling architecture minver_hwa_ap_dcmp_0_no_dsp_64_arch of entity xil_defaultlib.minver_hwa_ap_dcmp_0_no_dsp_64 [minver_hwa_ap_dcmp_0_no_dsp_64_d...]
Compiling architecture arch of entity xil_defaultlib.minver_hwa_dcmp_6g8j [\minver_hwa_dcmp_6g8j(id=1)\]
Compiling architecture behav of entity xil_defaultlib.minver_hwa [minver_hwa_default]
Compiling architecture behav of entity xil_defaultlib.AESL_autobram_a [aesl_autobram_a_default]
Compiling architecture behav of entity xil_defaultlib.apatb_minver_hwa_top
Built simulation snapshot minver_hwa

****** Webtalk v2016.4 (64-bit)
  **** SW Build 1733598 on Wed Dec 14 22:35:42 MST 2016
  **** IP Build 1731160 on Wed Dec 14 23:47:21 MST 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source /home/patmos/github/bachelor_project_HLS/hls/tacle-bench/kernel/minver_float/hls_minver_float/minver_1b_16x16/sim/vhdl/xsim.dir/minver_hwa/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] '/home/patmos/github/bachelor_project_HLS/hls/tacle-bench/kernel/minver_float/hls_minver_float/minver_1b_16x16/sim/vhdl/xsim.dir/minver_hwa/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Fri May  5 09:02:16 2017. For additional details about this file, please refer to the WebTalk help file at /home/patmos/Xilinx/Vivado/2016.4/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Fri May  5 09:02:16 2017...

****** xsim v2016.4 (64-bit)
  **** SW Build 1733598 on Wed Dec 14 22:35:42 MST 2016
  **** IP Build 1731160 on Wed Dec 14 23:47:21 MST 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source xsim.dir/minver_hwa/xsim_script.tcl
# xsim {minver_hwa} -autoloadwcfg -tclbatch {minver_hwa.tcl}
Vivado Simulator 2016.4
Time resolution is 1 ps
source minver_hwa.tcl
## run all
Note: 
******************************************************
  renorm_and_round_logic.vhd :
    FULL_MANT_RND1_DEL is using fast_input
    which will be faster, but create more FFs.
******************************************************
Time: 0 ps  Iteration: 0
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 100010 ps  Iteration: 0  Process: /apatb_minver_hwa_top/AESL_inst_minver_hwa/minver_hwa_fsub_3bkb_U1/minver_hwa_ap_fsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /wrk/2016.4/continuous/2016_12_14_1733598/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2655 ns  Iteration: 13  Process: /apatb_minver_hwa_top/AESL_inst_minver_hwa/minver_hwa_fsub_3bkb_U1/minver_hwa_ap_fsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /wrk/2016.4/continuous/2016_12_14_1733598/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 3155 ns  Iteration: 13  Process: /apatb_minver_hwa_top/AESL_inst_minver_hwa/minver_hwa_fsub_3bkb_U1/minver_hwa_ap_fsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /wrk/2016.4/continuous/2016_12_14_1733598/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 3655 ns  Iteration: 13  Process: /apatb_minver_hwa_top/AESL_inst_minver_hwa/minver_hwa_fsub_3bkb_U1/minver_hwa_ap_fsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /wrk/2016.4/continuous/2016_12_14_1733598/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 4155 ns  Iteration: 13  Process: /apatb_minver_hwa_top/AESL_inst_minver_hwa/minver_hwa_fsub_3bkb_U1/minver_hwa_ap_fsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /wrk/2016.4/continuous/2016_12_14_1733598/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 4655 ns  Iteration: 13  Process: /apatb_minver_hwa_top/AESL_inst_minver_hwa/minver_hwa_fsub_3bkb_U1/minver_hwa_ap_fsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /wrk/2016.4/continuous/2016_12_14_1733598/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 5155 ns  Iteration: 13  Process: /apatb_minver_hwa_top/AESL_inst_minver_hwa/minver_hwa_fsub_3bkb_U1/minver_hwa_ap_fsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /wrk/2016.4/continuous/2016_12_14_1733598/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 5655 ns  Iteration: 13  Process: /apatb_minver_hwa_top/AESL_inst_minver_hwa/minver_hwa_fsub_3bkb_U1/minver_hwa_ap_fsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /wrk/2016.4/continuous/2016_12_14_1733598/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 6155 ns  Iteration: 13  Process: /apatb_minver_hwa_top/AESL_inst_minver_hwa/minver_hwa_fsub_3bkb_U1/minver_hwa_ap_fsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /wrk/2016.4/continuous/2016_12_14_1733598/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 6655 ns  Iteration: 13  Process: /apatb_minver_hwa_top/AESL_inst_minver_hwa/minver_hwa_fsub_3bkb_U1/minver_hwa_ap_fsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /wrk/2016.4/continuous/2016_12_14_1733598/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 7155 ns  Iteration: 13  Process: /apatb_minver_hwa_top/AESL_inst_minver_hwa/minver_hwa_fsub_3bkb_U1/minver_hwa_ap_fsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /wrk/2016.4/continuous/2016_12_14_1733598/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 7655 ns  Iteration: 13  Process: /apatb_minver_hwa_top/AESL_inst_minver_hwa/minver_hwa_fsub_3bkb_U1/minver_hwa_ap_fsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /wrk/2016.4/continuous/2016_12_14_1733598/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 8155 ns  Iteration: 13  Process: /apatb_minver_hwa_top/AESL_inst_minver_hwa/minver_hwa_fsub_3bkb_U1/minver_hwa_ap_fsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /wrk/2016.4/continuous/2016_12_14_1733598/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 8655 ns  Iteration: 13  Process: /apatb_minver_hwa_top/AESL_inst_minver_hwa/minver_hwa_fsub_3bkb_U1/minver_hwa_ap_fsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /wrk/2016.4/continuous/2016_12_14_1733598/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 9155 ns  Iteration: 13  Process: /apatb_minver_hwa_top/AESL_inst_minver_hwa/minver_hwa_fsub_3bkb_U1/minver_hwa_ap_fsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /wrk/2016.4/continuous/2016_12_14_1733598/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 9655 ns  Iteration: 13  Process: /apatb_minver_hwa_top/AESL_inst_minver_hwa/minver_hwa_fsub_3bkb_U1/minver_hwa_ap_fsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /wrk/2016.4/continuous/2016_12_14_1733598/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 11785 ns  Iteration: 13  Process: /apatb_minver_hwa_top/AESL_inst_minver_hwa/minver_hwa_fsub_3bkb_U1/minver_hwa_ap_fsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /wrk/2016.4/continuous/2016_12_14_1733598/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 12285 ns  Iteration: 13  Process: /apatb_minver_hwa_top/AESL_inst_minver_hwa/minver_hwa_fsub_3bkb_U1/minver_hwa_ap_fsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /wrk/2016.4/continuous/2016_12_14_1733598/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 12785 ns  Iteration: 13  Process: /apatb_minver_hwa_top/AESL_inst_minver_hwa/minver_hwa_fsub_3bkb_U1/minver_hwa_ap_fsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /wrk/2016.4/continuous/2016_12_14_1733598/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 13285 ns  Iteration: 13  Process: /apatb_minver_hwa_top/AESL_inst_minver_hwa/minver_hwa_fsub_3bkb_U1/minver_hwa_ap_fsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /wrk/2016.4/continuous/2016_12_14_1733598/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 13785 ns  Iteration: 13  Process: /apatb_minver_hwa_top/AESL_inst_minver_hwa/minver_hwa_fsub_3bkb_U1/minver_hwa_ap_fsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /wrk/2016.4/continuous/2016_12_14_1733598/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 14285 ns  Iteration: 13  Process: /apatb_minver_hwa_top/AESL_inst_minver_hwa/minver_hwa_fsub_3bkb_U1/minver_hwa_ap_fsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /wrk/2016.4/continuous/2016_12_14_1733598/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 14785 ns  Iteration: 13  Process: /apatb_minver_hwa_top/AESL_inst_minver_hwa/minver_hwa_fsub_3bkb_U1/minver_hwa_ap_fsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /wrk/2016.4/continuous/2016_12_14_1733598/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 15285 ns  Iteration: 13  Process: /apatb_minver_hwa_top/AESL_inst_minver_hwa/minver_hwa_fsub_3bkb_U1/minver_hwa_ap_fsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /wrk/2016.4/continuous/2016_12_14_1733598/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 15785 ns  Iteration: 13  Process: /apatb_minver_hwa_top/AESL_inst_minver_hwa/minver_hwa_fsub_3bkb_U1/minver_hwa_ap_fsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /wrk/2016.4/continuous/2016_12_14_1733598/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 16285 ns  Iteration: 13  Process: /apatb_minver_hwa_top/AESL_inst_minver_hwa/minver_hwa_fsub_3bkb_U1/minver_hwa_ap_fsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /wrk/2016.4/continuous/2016_12_14_1733598/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 16785 ns  Iteration: 13  Process: /apatb_minver_hwa_top/AESL_inst_minver_hwa/minver_hwa_fsub_3bkb_U1/minver_hwa_ap_fsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /wrk/2016.4/continuous/2016_12_14_1733598/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 17285 ns  Iteration: 13  Process: /apatb_minver_hwa_top/AESL_inst_minver_hwa/minver_hwa_fsub_3bkb_U1/minver_hwa_ap_fsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /wrk/2016.4/continuous/2016_12_14_1733598/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 17785 ns  Iteration: 13  Process: /apatb_minver_hwa_top/AESL_inst_minver_hwa/minver_hwa_fsub_3bkb_U1/minver_hwa_ap_fsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /wrk/2016.4/continuous/2016_12_14_1733598/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 18285 ns  Iteration: 13  Process: /apatb_minver_hwa_top/AESL_inst_minver_hwa/minver_hwa_fsub_3bkb_U1/minver_hwa_ap_fsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /wrk/2016.4/continuous/2016_12_14_1733598/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 18785 ns  Iteration: 13  Process: /apatb_minver_hwa_top/AESL_inst_minver_hwa/minver_hwa_fsub_3bkb_U1/minver_hwa_ap_fsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /wrk/2016.4/continuous/2016_12_14_1733598/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 19285 ns  Iteration: 13  Process: /apatb_minver_hwa_top/AESL_inst_minver_hwa/minver_hwa_fsub_3bkb_U1/minver_hwa_ap_fsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /wrk/2016.4/continuous/2016_12_14_1733598/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 21405 ns  Iteration: 13  Process: /apatb_minver_hwa_top/AESL_inst_minver_hwa/minver_hwa_fsub_3bkb_U1/minver_hwa_ap_fsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /wrk/2016.4/continuous/2016_12_14_1733598/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 21905 ns  Iteration: 13  Process: /apatb_minver_hwa_top/AESL_inst_minver_hwa/minver_hwa_fsub_3bkb_U1/minver_hwa_ap_fsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /wrk/2016.4/continuous/2016_12_14_1733598/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 22405 ns  Iteration: 13  Process: /apatb_minver_hwa_top/AESL_inst_minver_hwa/minver_hwa_fsub_3bkb_U1/minver_hwa_ap_fsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /wrk/2016.4/continuous/2016_12_14_1733598/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 22905 ns  Iteration: 13  Process: /apatb_minver_hwa_top/AESL_inst_minver_hwa/minver_hwa_fsub_3bkb_U1/minver_hwa_ap_fsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /wrk/2016.4/continuous/2016_12_14_1733598/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 23405 ns  Iteration: 13  Process: /apatb_minver_hwa_top/AESL_inst_minver_hwa/minver_hwa_fsub_3bkb_U1/minver_hwa_ap_fsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /wrk/2016.4/continuous/2016_12_14_1733598/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 23905 ns  Iteration: 13  Process: /apatb_minver_hwa_top/AESL_inst_minver_hwa/minver_hwa_fsub_3bkb_U1/minver_hwa_ap_fsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /wrk/2016.4/continuous/2016_12_14_1733598/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 24405 ns  Iteration: 13  Process: /apatb_minver_hwa_top/AESL_inst_minver_hwa/minver_hwa_fsub_3bkb_U1/minver_hwa_ap_fsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /wrk/2016.4/continuous/2016_12_14_1733598/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 24905 ns  Iteration: 13  Process: /apatb_minver_hwa_top/AESL_inst_minver_hwa/minver_hwa_fsub_3bkb_U1/minver_hwa_ap_fsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /wrk/2016.4/continuous/2016_12_14_1733598/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 25405 ns  Iteration: 13  Process: /apatb_minver_hwa_top/AESL_inst_minver_hwa/minver_hwa_fsub_3bkb_U1/minver_hwa_ap_fsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /wrk/2016.4/continuous/2016_12_14_1733598/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 25905 ns  Iteration: 13  Process: /apatb_minver_hwa_top/AESL_inst_minver_hwa/minver_hwa_fsub_3bkb_U1/minver_hwa_ap_fsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /wrk/2016.4/continuous/2016_12_14_1733598/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 26405 ns  Iteration: 13  Process: /apatb_minver_hwa_top/AESL_inst_minver_hwa/minver_hwa_fsub_3bkb_U1/minver_hwa_ap_fsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /wrk/2016.4/continuous/2016_12_14_1733598/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 26905 ns  Iteration: 13  Process: /apatb_minver_hwa_top/AESL_inst_minver_hwa/minver_hwa_fsub_3bkb_U1/minver_hwa_ap_fsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /wrk/2016.4/continuous/2016_12_14_1733598/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 27405 ns  Iteration: 13  Process: /apatb_minver_hwa_top/AESL_inst_minver_hwa/minver_hwa_fsub_3bkb_U1/minver_hwa_ap_fsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /wrk/2016.4/continuous/2016_12_14_1733598/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 27905 ns  Iteration: 13  Process: /apatb_minver_hwa_top/AESL_inst_minver_hwa/minver_hwa_fsub_3bkb_U1/minver_hwa_ap_fsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /wrk/2016.4/continuous/2016_12_14_1733598/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 28405 ns  Iteration: 13  Process: /apatb_minver_hwa_top/AESL_inst_minver_hwa/minver_hwa_fsub_3bkb_U1/minver_hwa_ap_fsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /wrk/2016.4/continuous/2016_12_14_1733598/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 28905 ns  Iteration: 13  Process: /apatb_minver_hwa_top/AESL_inst_minver_hwa/minver_hwa_fsub_3bkb_U1/minver_hwa_ap_fsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /wrk/2016.4/continuous/2016_12_14_1733598/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 31015 ns  Iteration: 13  Process: /apatb_minver_hwa_top/AESL_inst_minver_hwa/minver_hwa_fsub_3bkb_U1/minver_hwa_ap_fsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /wrk/2016.4/continuous/2016_12_14_1733598/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 31515 ns  Iteration: 13  Process: /apatb_minver_hwa_top/AESL_inst_minver_hwa/minver_hwa_fsub_3bkb_U1/minver_hwa_ap_fsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /wrk/2016.4/continuous/2016_12_14_1733598/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 32015 ns  Iteration: 13  Process: /apatb_minver_hwa_top/AESL_inst_minver_hwa/minver_hwa_fsub_3bkb_U1/minver_hwa_ap_fsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /wrk/2016.4/continuous/2016_12_14_1733598/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 32515 ns  Iteration: 13  Process: /apatb_minver_hwa_top/AESL_inst_minver_hwa/minver_hwa_fsub_3bkb_U1/minver_hwa_ap_fsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /wrk/2016.4/continuous/2016_12_14_1733598/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 33015 ns  Iteration: 13  Process: /apatb_minver_hwa_top/AESL_inst_minver_hwa/minver_hwa_fsub_3bkb_U1/minver_hwa_ap_fsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /wrk/2016.4/continuous/2016_12_14_1733598/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 33515 ns  Iteration: 13  Process: /apatb_minver_hwa_top/AESL_inst_minver_hwa/minver_hwa_fsub_3bkb_U1/minver_hwa_ap_fsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /wrk/2016.4/continuous/2016_12_14_1733598/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 34015 ns  Iteration: 13  Process: /apatb_minver_hwa_top/AESL_inst_minver_hwa/minver_hwa_fsub_3bkb_U1/minver_hwa_ap_fsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /wrk/2016.4/continuous/2016_12_14_1733598/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 34515 ns  Iteration: 13  Process: /apatb_minver_hwa_top/AESL_inst_minver_hwa/minver_hwa_fsub_3bkb_U1/minver_hwa_ap_fsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /wrk/2016.4/continuous/2016_12_14_1733598/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 35015 ns  Iteration: 13  Process: /apatb_minver_hwa_top/AESL_inst_minver_hwa/minver_hwa_fsub_3bkb_U1/minver_hwa_ap_fsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /wrk/2016.4/continuous/2016_12_14_1733598/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 35515 ns  Iteration: 13  Process: /apatb_minver_hwa_top/AESL_inst_minver_hwa/minver_hwa_fsub_3bkb_U1/minver_hwa_ap_fsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /wrk/2016.4/continuous/2016_12_14_1733598/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 36015 ns  Iteration: 13  Process: /apatb_minver_hwa_top/AESL_inst_minver_hwa/minver_hwa_fsub_3bkb_U1/minver_hwa_ap_fsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /wrk/2016.4/continuous/2016_12_14_1733598/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 36515 ns  Iteration: 13  Process: /apatb_minver_hwa_top/AESL_inst_minver_hwa/minver_hwa_fsub_3bkb_U1/minver_hwa_ap_fsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /wrk/2016.4/continuous/2016_12_14_1733598/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 37015 ns  Iteration: 13  Process: /apatb_minver_hwa_top/AESL_inst_minver_hwa/minver_hwa_fsub_3bkb_U1/minver_hwa_ap_fsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /wrk/2016.4/continuous/2016_12_14_1733598/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 37515 ns  Iteration: 13  Process: /apatb_minver_hwa_top/AESL_inst_minver_hwa/minver_hwa_fsub_3bkb_U1/minver_hwa_ap_fsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /wrk/2016.4/continuous/2016_12_14_1733598/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 38015 ns  Iteration: 13  Process: /apatb_minver_hwa_top/AESL_inst_minver_hwa/minver_hwa_fsub_3bkb_U1/minver_hwa_ap_fsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /wrk/2016.4/continuous/2016_12_14_1733598/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 38515 ns  Iteration: 13  Process: /apatb_minver_hwa_top/AESL_inst_minver_hwa/minver_hwa_fsub_3bkb_U1/minver_hwa_ap_fsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /wrk/2016.4/continuous/2016_12_14_1733598/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 40615 ns  Iteration: 13  Process: /apatb_minver_hwa_top/AESL_inst_minver_hwa/minver_hwa_fsub_3bkb_U1/minver_hwa_ap_fsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /wrk/2016.4/continuous/2016_12_14_1733598/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 41115 ns  Iteration: 13  Process: /apatb_minver_hwa_top/AESL_inst_minver_hwa/minver_hwa_fsub_3bkb_U1/minver_hwa_ap_fsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /wrk/2016.4/continuous/2016_12_14_1733598/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 41615 ns  Iteration: 13  Process: /apatb_minver_hwa_top/AESL_inst_minver_hwa/minver_hwa_fsub_3bkb_U1/minver_hwa_ap_fsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /wrk/2016.4/continuous/2016_12_14_1733598/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 42115 ns  Iteration: 13  Process: /apatb_minver_hwa_top/AESL_inst_minver_hwa/minver_hwa_fsub_3bkb_U1/minver_hwa_ap_fsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /wrk/2016.4/continuous/2016_12_14_1733598/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 42615 ns  Iteration: 13  Process: /apatb_minver_hwa_top/AESL_inst_minver_hwa/minver_hwa_fsub_3bkb_U1/minver_hwa_ap_fsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /wrk/2016.4/continuous/2016_12_14_1733598/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 43115 ns  Iteration: 13  Process: /apatb_minver_hwa_top/AESL_inst_minver_hwa/minver_hwa_fsub_3bkb_U1/minver_hwa_ap_fsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /wrk/2016.4/continuous/2016_12_14_1733598/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 43615 ns  Iteration: 13  Process: /apatb_minver_hwa_top/AESL_inst_minver_hwa/minver_hwa_fsub_3bkb_U1/minver_hwa_ap_fsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /wrk/2016.4/continuous/2016_12_14_1733598/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 44115 ns  Iteration: 13  Process: /apatb_minver_hwa_top/AESL_inst_minver_hwa/minver_hwa_fsub_3bkb_U1/minver_hwa_ap_fsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /wrk/2016.4/continuous/2016_12_14_1733598/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 44615 ns  Iteration: 13  Process: /apatb_minver_hwa_top/AESL_inst_minver_hwa/minver_hwa_fsub_3bkb_U1/minver_hwa_ap_fsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /wrk/2016.4/continuous/2016_12_14_1733598/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 45115 ns  Iteration: 13  Process: /apatb_minver_hwa_top/AESL_inst_minver_hwa/minver_hwa_fsub_3bkb_U1/minver_hwa_ap_fsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /wrk/2016.4/continuous/2016_12_14_1733598/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 45615 ns  Iteration: 13  Process: /apatb_minver_hwa_top/AESL_inst_minver_hwa/minver_hwa_fsub_3bkb_U1/minver_hwa_ap_fsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /wrk/2016.4/continuous/2016_12_14_1733598/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 46115 ns  Iteration: 13  Process: /apatb_minver_hwa_top/AESL_inst_minver_hwa/minver_hwa_fsub_3bkb_U1/minver_hwa_ap_fsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /wrk/2016.4/continuous/2016_12_14_1733598/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 46615 ns  Iteration: 13  Process: /apatb_minver_hwa_top/AESL_inst_minver_hwa/minver_hwa_fsub_3bkb_U1/minver_hwa_ap_fsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /wrk/2016.4/continuous/2016_12_14_1733598/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 47115 ns  Iteration: 13  Process: /apatb_minver_hwa_top/AESL_inst_minver_hwa/minver_hwa_fsub_3bkb_U1/minver_hwa_ap_fsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /wrk/2016.4/continuous/2016_12_14_1733598/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 47615 ns  Iteration: 13  Process: /apatb_minver_hwa_top/AESL_inst_minver_hwa/minver_hwa_fsub_3bkb_U1/minver_hwa_ap_fsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /wrk/2016.4/continuous/2016_12_14_1733598/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 48115 ns  Iteration: 13  Process: /apatb_minver_hwa_top/AESL_inst_minver_hwa/minver_hwa_fsub_3bkb_U1/minver_hwa_ap_fsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /wrk/2016.4/continuous/2016_12_14_1733598/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 50205 ns  Iteration: 13  Process: /apatb_minver_hwa_top/AESL_inst_minver_hwa/minver_hwa_fsub_3bkb_U1/minver_hwa_ap_fsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /wrk/2016.4/continuous/2016_12_14_1733598/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 50705 ns  Iteration: 13  Process: /apatb_minver_hwa_top/AESL_inst_minver_hwa/minver_hwa_fsub_3bkb_U1/minver_hwa_ap_fsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /wrk/2016.4/continuous/2016_12_14_1733598/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 51205 ns  Iteration: 13  Process: /apatb_minver_hwa_top/AESL_inst_minver_hwa/minver_hwa_fsub_3bkb_U1/minver_hwa_ap_fsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /wrk/2016.4/continuous/2016_12_14_1733598/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 51705 ns  Iteration: 13  Process: /apatb_minver_hwa_top/AESL_inst_minver_hwa/minver_hwa_fsub_3bkb_U1/minver_hwa_ap_fsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /wrk/2016.4/continuous/2016_12_14_1733598/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 52205 ns  Iteration: 13  Process: /apatb_minver_hwa_top/AESL_inst_minver_hwa/minver_hwa_fsub_3bkb_U1/minver_hwa_ap_fsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /wrk/2016.4/continuous/2016_12_14_1733598/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 52705 ns  Iteration: 13  Process: /apatb_minver_hwa_top/AESL_inst_minver_hwa/minver_hwa_fsub_3bkb_U1/minver_hwa_ap_fsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /wrk/2016.4/continuous/2016_12_14_1733598/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 53205 ns  Iteration: 13  Process: /apatb_minver_hwa_top/AESL_inst_minver_hwa/minver_hwa_fsub_3bkb_U1/minver_hwa_ap_fsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /wrk/2016.4/continuous/2016_12_14_1733598/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 53705 ns  Iteration: 13  Process: /apatb_minver_hwa_top/AESL_inst_minver_hwa/minver_hwa_fsub_3bkb_U1/minver_hwa_ap_fsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /wrk/2016.4/continuous/2016_12_14_1733598/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 54205 ns  Iteration: 13  Process: /apatb_minver_hwa_top/AESL_inst_minver_hwa/minver_hwa_fsub_3bkb_U1/minver_hwa_ap_fsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /wrk/2016.4/continuous/2016_12_14_1733598/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 54705 ns  Iteration: 13  Process: /apatb_minver_hwa_top/AESL_inst_minver_hwa/minver_hwa_fsub_3bkb_U1/minver_hwa_ap_fsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /wrk/2016.4/continuous/2016_12_14_1733598/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 55205 ns  Iteration: 13  Process: /apatb_minver_hwa_top/AESL_inst_minver_hwa/minver_hwa_fsub_3bkb_U1/minver_hwa_ap_fsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /wrk/2016.4/continuous/2016_12_14_1733598/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 55705 ns  Iteration: 13  Process: /apatb_minver_hwa_top/AESL_inst_minver_hwa/minver_hwa_fsub_3bkb_U1/minver_hwa_ap_fsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /wrk/2016.4/continuous/2016_12_14_1733598/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 56205 ns  Iteration: 13  Process: /apatb_minver_hwa_top/AESL_inst_minver_hwa/minver_hwa_fsub_3bkb_U1/minver_hwa_ap_fsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /wrk/2016.4/continuous/2016_12_14_1733598/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 56705 ns  Iteration: 13  Process: /apatb_minver_hwa_top/AESL_inst_minver_hwa/minver_hwa_fsub_3bkb_U1/minver_hwa_ap_fsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /wrk/2016.4/continuous/2016_12_14_1733598/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 57205 ns  Iteration: 13  Process: /apatb_minver_hwa_top/AESL_inst_minver_hwa/minver_hwa_fsub_3bkb_U1/minver_hwa_ap_fsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /wrk/2016.4/continuous/2016_12_14_1733598/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 57705 ns  Iteration: 13  Process: /apatb_minver_hwa_top/AESL_inst_minver_hwa/minver_hwa_fsub_3bkb_U1/minver_hwa_ap_fsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /wrk/2016.4/continuous/2016_12_14_1733598/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 59785 ns  Iteration: 13  Process: /apatb_minver_hwa_top/AESL_inst_minver_hwa/minver_hwa_fsub_3bkb_U1/minver_hwa_ap_fsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /wrk/2016.4/continuous/2016_12_14_1733598/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 60285 ns  Iteration: 13  Process: /apatb_minver_hwa_top/AESL_inst_minver_hwa/minver_hwa_fsub_3bkb_U1/minver_hwa_ap_fsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /wrk/2016.4/continuous/2016_12_14_1733598/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 60785 ns  Iteration: 13  Process: /apatb_minver_hwa_top/AESL_inst_minver_hwa/minver_hwa_fsub_3bkb_U1/minver_hwa_ap_fsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /wrk/2016.4/continuous/2016_12_14_1733598/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 61285 ns  Iteration: 13  Process: /apatb_minver_hwa_top/AESL_inst_minver_hwa/minver_hwa_fsub_3bkb_U1/minver_hwa_ap_fsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /wrk/2016.4/continuous/2016_12_14_1733598/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 61785 ns  Iteration: 13  Process: /apatb_minver_hwa_top/AESL_inst_minver_hwa/minver_hwa_fsub_3bkb_U1/minver_hwa_ap_fsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /wrk/2016.4/continuous/2016_12_14_1733598/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 62285 ns  Iteration: 13  Process: /apatb_minver_hwa_top/AESL_inst_minver_hwa/minver_hwa_fsub_3bkb_U1/minver_hwa_ap_fsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /wrk/2016.4/continuous/2016_12_14_1733598/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 62785 ns  Iteration: 13  Process: /apatb_minver_hwa_top/AESL_inst_minver_hwa/minver_hwa_fsub_3bkb_U1/minver_hwa_ap_fsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /wrk/2016.4/continuous/2016_12_14_1733598/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 63285 ns  Iteration: 13  Process: /apatb_minver_hwa_top/AESL_inst_minver_hwa/minver_hwa_fsub_3bkb_U1/minver_hwa_ap_fsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /wrk/2016.4/continuous/2016_12_14_1733598/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 63785 ns  Iteration: 13  Process: /apatb_minver_hwa_top/AESL_inst_minver_hwa/minver_hwa_fsub_3bkb_U1/minver_hwa_ap_fsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /wrk/2016.4/continuous/2016_12_14_1733598/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 64285 ns  Iteration: 13  Process: /apatb_minver_hwa_top/AESL_inst_minver_hwa/minver_hwa_fsub_3bkb_U1/minver_hwa_ap_fsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /wrk/2016.4/continuous/2016_12_14_1733598/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 64785 ns  Iteration: 13  Process: /apatb_minver_hwa_top/AESL_inst_minver_hwa/minver_hwa_fsub_3bkb_U1/minver_hwa_ap_fsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /wrk/2016.4/continuous/2016_12_14_1733598/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 65285 ns  Iteration: 13  Process: /apatb_minver_hwa_top/AESL_inst_minver_hwa/minver_hwa_fsub_3bkb_U1/minver_hwa_ap_fsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /wrk/2016.4/continuous/2016_12_14_1733598/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 65785 ns  Iteration: 13  Process: /apatb_minver_hwa_top/AESL_inst_minver_hwa/minver_hwa_fsub_3bkb_U1/minver_hwa_ap_fsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /wrk/2016.4/continuous/2016_12_14_1733598/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 66285 ns  Iteration: 13  Process: /apatb_minver_hwa_top/AESL_inst_minver_hwa/minver_hwa_fsub_3bkb_U1/minver_hwa_ap_fsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /wrk/2016.4/continuous/2016_12_14_1733598/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 66785 ns  Iteration: 13  Process: /apatb_minver_hwa_top/AESL_inst_minver_hwa/minver_hwa_fsub_3bkb_U1/minver_hwa_ap_fsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /wrk/2016.4/continuous/2016_12_14_1733598/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 67285 ns  Iteration: 13  Process: /apatb_minver_hwa_top/AESL_inst_minver_hwa/minver_hwa_fsub_3bkb_U1/minver_hwa_ap_fsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /wrk/2016.4/continuous/2016_12_14_1733598/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 69355 ns  Iteration: 13  Process: /apatb_minver_hwa_top/AESL_inst_minver_hwa/minver_hwa_fsub_3bkb_U1/minver_hwa_ap_fsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /wrk/2016.4/continuous/2016_12_14_1733598/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 69855 ns  Iteration: 13  Process: /apatb_minver_hwa_top/AESL_inst_minver_hwa/minver_hwa_fsub_3bkb_U1/minver_hwa_ap_fsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /wrk/2016.4/continuous/2016_12_14_1733598/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 70355 ns  Iteration: 13  Process: /apatb_minver_hwa_top/AESL_inst_minver_hwa/minver_hwa_fsub_3bkb_U1/minver_hwa_ap_fsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /wrk/2016.4/continuous/2016_12_14_1733598/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 70855 ns  Iteration: 13  Process: /apatb_minver_hwa_top/AESL_inst_minver_hwa/minver_hwa_fsub_3bkb_U1/minver_hwa_ap_fsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /wrk/2016.4/continuous/2016_12_14_1733598/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 71355 ns  Iteration: 13  Process: /apatb_minver_hwa_top/AESL_inst_minver_hwa/minver_hwa_fsub_3bkb_U1/minver_hwa_ap_fsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /wrk/2016.4/continuous/2016_12_14_1733598/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 71855 ns  Iteration: 13  Process: /apatb_minver_hwa_top/AESL_inst_minver_hwa/minver_hwa_fsub_3bkb_U1/minver_hwa_ap_fsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /wrk/2016.4/continuous/2016_12_14_1733598/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 72355 ns  Iteration: 13  Process: /apatb_minver_hwa_top/AESL_inst_minver_hwa/minver_hwa_fsub_3bkb_U1/minver_hwa_ap_fsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /wrk/2016.4/continuous/2016_12_14_1733598/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 72855 ns  Iteration: 13  Process: /apatb_minver_hwa_top/AESL_inst_minver_hwa/minver_hwa_fsub_3bkb_U1/minver_hwa_ap_fsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /wrk/2016.4/continuous/2016_12_14_1733598/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 73355 ns  Iteration: 13  Process: /apatb_minver_hwa_top/AESL_inst_minver_hwa/minver_hwa_fsub_3bkb_U1/minver_hwa_ap_fsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /wrk/2016.4/continuous/2016_12_14_1733598/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 73855 ns  Iteration: 13  Process: /apatb_minver_hwa_top/AESL_inst_minver_hwa/minver_hwa_fsub_3bkb_U1/minver_hwa_ap_fsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /wrk/2016.4/continuous/2016_12_14_1733598/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 74355 ns  Iteration: 13  Process: /apatb_minver_hwa_top/AESL_inst_minver_hwa/minver_hwa_fsub_3bkb_U1/minver_hwa_ap_fsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /wrk/2016.4/continuous/2016_12_14_1733598/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 74855 ns  Iteration: 13  Process: /apatb_minver_hwa_top/AESL_inst_minver_hwa/minver_hwa_fsub_3bkb_U1/minver_hwa_ap_fsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /wrk/2016.4/continuous/2016_12_14_1733598/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 75355 ns  Iteration: 13  Process: /apatb_minver_hwa_top/AESL_inst_minver_hwa/minver_hwa_fsub_3bkb_U1/minver_hwa_ap_fsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /wrk/2016.4/continuous/2016_12_14_1733598/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 75855 ns  Iteration: 13  Process: /apatb_minver_hwa_top/AESL_inst_minver_hwa/minver_hwa_fsub_3bkb_U1/minver_hwa_ap_fsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /wrk/2016.4/continuous/2016_12_14_1733598/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 76355 ns  Iteration: 13  Process: /apatb_minver_hwa_top/AESL_inst_minver_hwa/minver_hwa_fsub_3bkb_U1/minver_hwa_ap_fsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /wrk/2016.4/continuous/2016_12_14_1733598/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 76855 ns  Iteration: 13  Process: /apatb_minver_hwa_top/AESL_inst_minver_hwa/minver_hwa_fsub_3bkb_U1/minver_hwa_ap_fsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /wrk/2016.4/continuous/2016_12_14_1733598/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 78915 ns  Iteration: 13  Process: /apatb_minver_hwa_top/AESL_inst_minver_hwa/minver_hwa_fsub_3bkb_U1/minver_hwa_ap_fsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /wrk/2016.4/continuous/2016_12_14_1733598/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 79415 ns  Iteration: 13  Process: /apatb_minver_hwa_top/AESL_inst_minver_hwa/minver_hwa_fsub_3bkb_U1/minver_hwa_ap_fsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /wrk/2016.4/continuous/2016_12_14_1733598/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 79915 ns  Iteration: 13  Process: /apatb_minver_hwa_top/AESL_inst_minver_hwa/minver_hwa_fsub_3bkb_U1/minver_hwa_ap_fsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /wrk/2016.4/continuous/2016_12_14_1733598/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 80415 ns  Iteration: 13  Process: /apatb_minver_hwa_top/AESL_inst_minver_hwa/minver_hwa_fsub_3bkb_U1/minver_hwa_ap_fsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /wrk/2016.4/continuous/2016_12_14_1733598/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 80915 ns  Iteration: 13  Process: /apatb_minver_hwa_top/AESL_inst_minver_hwa/minver_hwa_fsub_3bkb_U1/minver_hwa_ap_fsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /wrk/2016.4/continuous/2016_12_14_1733598/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 81415 ns  Iteration: 13  Process: /apatb_minver_hwa_top/AESL_inst_minver_hwa/minver_hwa_fsub_3bkb_U1/minver_hwa_ap_fsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /wrk/2016.4/continuous/2016_12_14_1733598/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 81915 ns  Iteration: 13  Process: /apatb_minver_hwa_top/AESL_inst_minver_hwa/minver_hwa_fsub_3bkb_U1/minver_hwa_ap_fsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /wrk/2016.4/continuous/2016_12_14_1733598/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 82415 ns  Iteration: 13  Process: /apatb_minver_hwa_top/AESL_inst_minver_hwa/minver_hwa_fsub_3bkb_U1/minver_hwa_ap_fsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /wrk/2016.4/continuous/2016_12_14_1733598/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 82915 ns  Iteration: 13  Process: /apatb_minver_hwa_top/AESL_inst_minver_hwa/minver_hwa_fsub_3bkb_U1/minver_hwa_ap_fsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /wrk/2016.4/continuous/2016_12_14_1733598/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 83415 ns  Iteration: 13  Process: /apatb_minver_hwa_top/AESL_inst_minver_hwa/minver_hwa_fsub_3bkb_U1/minver_hwa_ap_fsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /wrk/2016.4/continuous/2016_12_14_1733598/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 83915 ns  Iteration: 13  Process: /apatb_minver_hwa_top/AESL_inst_minver_hwa/minver_hwa_fsub_3bkb_U1/minver_hwa_ap_fsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /wrk/2016.4/continuous/2016_12_14_1733598/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 84415 ns  Iteration: 13  Process: /apatb_minver_hwa_top/AESL_inst_minver_hwa/minver_hwa_fsub_3bkb_U1/minver_hwa_ap_fsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /wrk/2016.4/continuous/2016_12_14_1733598/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 84915 ns  Iteration: 13  Process: /apatb_minver_hwa_top/AESL_inst_minver_hwa/minver_hwa_fsub_3bkb_U1/minver_hwa_ap_fsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /wrk/2016.4/continuous/2016_12_14_1733598/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 85415 ns  Iteration: 13  Process: /apatb_minver_hwa_top/AESL_inst_minver_hwa/minver_hwa_fsub_3bkb_U1/minver_hwa_ap_fsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /wrk/2016.4/continuous/2016_12_14_1733598/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 85915 ns  Iteration: 13  Process: /apatb_minver_hwa_top/AESL_inst_minver_hwa/minver_hwa_fsub_3bkb_U1/minver_hwa_ap_fsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /wrk/2016.4/continuous/2016_12_14_1733598/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 86415 ns  Iteration: 13  Process: /apatb_minver_hwa_top/AESL_inst_minver_hwa/minver_hwa_fsub_3bkb_U1/minver_hwa_ap_fsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /wrk/2016.4/continuous/2016_12_14_1733598/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 88465 ns  Iteration: 13  Process: /apatb_minver_hwa_top/AESL_inst_minver_hwa/minver_hwa_fsub_3bkb_U1/minver_hwa_ap_fsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /wrk/2016.4/continuous/2016_12_14_1733598/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 88965 ns  Iteration: 13  Process: /apatb_minver_hwa_top/AESL_inst_minver_hwa/minver_hwa_fsub_3bkb_U1/minver_hwa_ap_fsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /wrk/2016.4/continuous/2016_12_14_1733598/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 89465 ns  Iteration: 13  Process: /apatb_minver_hwa_top/AESL_inst_minver_hwa/minver_hwa_fsub_3bkb_U1/minver_hwa_ap_fsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /wrk/2016.4/continuous/2016_12_14_1733598/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 89965 ns  Iteration: 13  Process: /apatb_minver_hwa_top/AESL_inst_minver_hwa/minver_hwa_fsub_3bkb_U1/minver_hwa_ap_fsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /wrk/2016.4/continuous/2016_12_14_1733598/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 90465 ns  Iteration: 13  Process: /apatb_minver_hwa_top/AESL_inst_minver_hwa/minver_hwa_fsub_3bkb_U1/minver_hwa_ap_fsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /wrk/2016.4/continuous/2016_12_14_1733598/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 90965 ns  Iteration: 13  Process: /apatb_minver_hwa_top/AESL_inst_minver_hwa/minver_hwa_fsub_3bkb_U1/minver_hwa_ap_fsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /wrk/2016.4/continuous/2016_12_14_1733598/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 91465 ns  Iteration: 13  Process: /apatb_minver_hwa_top/AESL_inst_minver_hwa/minver_hwa_fsub_3bkb_U1/minver_hwa_ap_fsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /wrk/2016.4/continuous/2016_12_14_1733598/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 91965 ns  Iteration: 13  Process: /apatb_minver_hwa_top/AESL_inst_minver_hwa/minver_hwa_fsub_3bkb_U1/minver_hwa_ap_fsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /wrk/2016.4/continuous/2016_12_14_1733598/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 92465 ns  Iteration: 13  Process: /apatb_minver_hwa_top/AESL_inst_minver_hwa/minver_hwa_fsub_3bkb_U1/minver_hwa_ap_fsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /wrk/2016.4/continuous/2016_12_14_1733598/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 92965 ns  Iteration: 13  Process: /apatb_minver_hwa_top/AESL_inst_minver_hwa/minver_hwa_fsub_3bkb_U1/minver_hwa_ap_fsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /wrk/2016.4/continuous/2016_12_14_1733598/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 93465 ns  Iteration: 13  Process: /apatb_minver_hwa_top/AESL_inst_minver_hwa/minver_hwa_fsub_3bkb_U1/minver_hwa_ap_fsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /wrk/2016.4/continuous/2016_12_14_1733598/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 93965 ns  Iteration: 13  Process: /apatb_minver_hwa_top/AESL_inst_minver_hwa/minver_hwa_fsub_3bkb_U1/minver_hwa_ap_fsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /wrk/2016.4/continuous/2016_12_14_1733598/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 94465 ns  Iteration: 13  Process: /apatb_minver_hwa_top/AESL_inst_minver_hwa/minver_hwa_fsub_3bkb_U1/minver_hwa_ap_fsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /wrk/2016.4/continuous/2016_12_14_1733598/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 94965 ns  Iteration: 13  Process: /apatb_minver_hwa_top/AESL_inst_minver_hwa/minver_hwa_fsub_3bkb_U1/minver_hwa_ap_fsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /wrk/2016.4/continuous/2016_12_14_1733598/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 95465 ns  Iteration: 13  Process: /apatb_minver_hwa_top/AESL_inst_minver_hwa/minver_hwa_fsub_3bkb_U1/minver_hwa_ap_fsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /wrk/2016.4/continuous/2016_12_14_1733598/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 95965 ns  Iteration: 13  Process: /apatb_minver_hwa_top/AESL_inst_minver_hwa/minver_hwa_fsub_3bkb_U1/minver_hwa_ap_fsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /wrk/2016.4/continuous/2016_12_14_1733598/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 98005 ns  Iteration: 13  Process: /apatb_minver_hwa_top/AESL_inst_minver_hwa/minver_hwa_fsub_3bkb_U1/minver_hwa_ap_fsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /wrk/2016.4/continuous/2016_12_14_1733598/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 98505 ns  Iteration: 13  Process: /apatb_minver_hwa_top/AESL_inst_minver_hwa/minver_hwa_fsub_3bkb_U1/minver_hwa_ap_fsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /wrk/2016.4/continuous/2016_12_14_1733598/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 99005 ns  Iteration: 13  Process: /apatb_minver_hwa_top/AESL_inst_minver_hwa/minver_hwa_fsub_3bkb_U1/minver_hwa_ap_fsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /wrk/2016.4/continuous/2016_12_14_1733598/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 99505 ns  Iteration: 13  Process: /apatb_minver_hwa_top/AESL_inst_minver_hwa/minver_hwa_fsub_3bkb_U1/minver_hwa_ap_fsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /wrk/2016.4/continuous/2016_12_14_1733598/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 100005 ns  Iteration: 13  Process: /apatb_minver_hwa_top/AESL_inst_minver_hwa/minver_hwa_fsub_3bkb_U1/minver_hwa_ap_fsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /wrk/2016.4/continuous/2016_12_14_1733598/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 100505 ns  Iteration: 13  Process: /apatb_minver_hwa_top/AESL_inst_minver_hwa/minver_hwa_fsub_3bkb_U1/minver_hwa_ap_fsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /wrk/2016.4/continuous/2016_12_14_1733598/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 101005 ns  Iteration: 13  Process: /apatb_minver_hwa_top/AESL_inst_minver_hwa/minver_hwa_fsub_3bkb_U1/minver_hwa_ap_fsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /wrk/2016.4/continuous/2016_12_14_1733598/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 101505 ns  Iteration: 13  Process: /apatb_minver_hwa_top/AESL_inst_minver_hwa/minver_hwa_fsub_3bkb_U1/minver_hwa_ap_fsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /wrk/2016.4/continuous/2016_12_14_1733598/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 102005 ns  Iteration: 13  Process: /apatb_minver_hwa_top/AESL_inst_minver_hwa/minver_hwa_fsub_3bkb_U1/minver_hwa_ap_fsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /wrk/2016.4/continuous/2016_12_14_1733598/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 102505 ns  Iteration: 13  Process: /apatb_minver_hwa_top/AESL_inst_minver_hwa/minver_hwa_fsub_3bkb_U1/minver_hwa_ap_fsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /wrk/2016.4/continuous/2016_12_14_1733598/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 103005 ns  Iteration: 13  Process: /apatb_minver_hwa_top/AESL_inst_minver_hwa/minver_hwa_fsub_3bkb_U1/minver_hwa_ap_fsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /wrk/2016.4/continuous/2016_12_14_1733598/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 103505 ns  Iteration: 13  Process: /apatb_minver_hwa_top/AESL_inst_minver_hwa/minver_hwa_fsub_3bkb_U1/minver_hwa_ap_fsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /wrk/2016.4/continuous/2016_12_14_1733598/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 104005 ns  Iteration: 13  Process: /apatb_minver_hwa_top/AESL_inst_minver_hwa/minver_hwa_fsub_3bkb_U1/minver_hwa_ap_fsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /wrk/2016.4/continuous/2016_12_14_1733598/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 104505 ns  Iteration: 13  Process: /apatb_minver_hwa_top/AESL_inst_minver_hwa/minver_hwa_fsub_3bkb_U1/minver_hwa_ap_fsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /wrk/2016.4/continuous/2016_12_14_1733598/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 105005 ns  Iteration: 13  Process: /apatb_minver_hwa_top/AESL_inst_minver_hwa/minver_hwa_fsub_3bkb_U1/minver_hwa_ap_fsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /wrk/2016.4/continuous/2016_12_14_1733598/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 105505 ns  Iteration: 13  Process: /apatb_minver_hwa_top/AESL_inst_minver_hwa/minver_hwa_fsub_3bkb_U1/minver_hwa_ap_fsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /wrk/2016.4/continuous/2016_12_14_1733598/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 107535 ns  Iteration: 13  Process: /apatb_minver_hwa_top/AESL_inst_minver_hwa/minver_hwa_fsub_3bkb_U1/minver_hwa_ap_fsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /wrk/2016.4/continuous/2016_12_14_1733598/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 108035 ns  Iteration: 13  Process: /apatb_minver_hwa_top/AESL_inst_minver_hwa/minver_hwa_fsub_3bkb_U1/minver_hwa_ap_fsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /wrk/2016.4/continuous/2016_12_14_1733598/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 108535 ns  Iteration: 13  Process: /apatb_minver_hwa_top/AESL_inst_minver_hwa/minver_hwa_fsub_3bkb_U1/minver_hwa_ap_fsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /wrk/2016.4/continuous/2016_12_14_1733598/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 109035 ns  Iteration: 13  Process: /apatb_minver_hwa_top/AESL_inst_minver_hwa/minver_hwa_fsub_3bkb_U1/minver_hwa_ap_fsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /wrk/2016.4/continuous/2016_12_14_1733598/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 109535 ns  Iteration: 13  Process: /apatb_minver_hwa_top/AESL_inst_minver_hwa/minver_hwa_fsub_3bkb_U1/minver_hwa_ap_fsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /wrk/2016.4/continuous/2016_12_14_1733598/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 110035 ns  Iteration: 13  Process: /apatb_minver_hwa_top/AESL_inst_minver_hwa/minver_hwa_fsub_3bkb_U1/minver_hwa_ap_fsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /wrk/2016.4/continuous/2016_12_14_1733598/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 110535 ns  Iteration: 13  Process: /apatb_minver_hwa_top/AESL_inst_minver_hwa/minver_hwa_fsub_3bkb_U1/minver_hwa_ap_fsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /wrk/2016.4/continuous/2016_12_14_1733598/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 111035 ns  Iteration: 13  Process: /apatb_minver_hwa_top/AESL_inst_minver_hwa/minver_hwa_fsub_3bkb_U1/minver_hwa_ap_fsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /wrk/2016.4/continuous/2016_12_14_1733598/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 111535 ns  Iteration: 13  Process: /apatb_minver_hwa_top/AESL_inst_minver_hwa/minver_hwa_fsub_3bkb_U1/minver_hwa_ap_fsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /wrk/2016.4/continuous/2016_12_14_1733598/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 112035 ns  Iteration: 13  Process: /apatb_minver_hwa_top/AESL_inst_minver_hwa/minver_hwa_fsub_3bkb_U1/minver_hwa_ap_fsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /wrk/2016.4/continuous/2016_12_14_1733598/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 112535 ns  Iteration: 13  Process: /apatb_minver_hwa_top/AESL_inst_minver_hwa/minver_hwa_fsub_3bkb_U1/minver_hwa_ap_fsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /wrk/2016.4/continuous/2016_12_14_1733598/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 113035 ns  Iteration: 13  Process: /apatb_minver_hwa_top/AESL_inst_minver_hwa/minver_hwa_fsub_3bkb_U1/minver_hwa_ap_fsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /wrk/2016.4/continuous/2016_12_14_1733598/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 113535 ns  Iteration: 13  Process: /apatb_minver_hwa_top/AESL_inst_minver_hwa/minver_hwa_fsub_3bkb_U1/minver_hwa_ap_fsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /wrk/2016.4/continuous/2016_12_14_1733598/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 114035 ns  Iteration: 13  Process: /apatb_minver_hwa_top/AESL_inst_minver_hwa/minver_hwa_fsub_3bkb_U1/minver_hwa_ap_fsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /wrk/2016.4/continuous/2016_12_14_1733598/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 114535 ns  Iteration: 13  Process: /apatb_minver_hwa_top/AESL_inst_minver_hwa/minver_hwa_fsub_3bkb_U1/minver_hwa_ap_fsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /wrk/2016.4/continuous/2016_12_14_1733598/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 115035 ns  Iteration: 13  Process: /apatb_minver_hwa_top/AESL_inst_minver_hwa/minver_hwa_fsub_3bkb_U1/minver_hwa_ap_fsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /wrk/2016.4/continuous/2016_12_14_1733598/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 117055 ns  Iteration: 13  Process: /apatb_minver_hwa_top/AESL_inst_minver_hwa/minver_hwa_fsub_3bkb_U1/minver_hwa_ap_fsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /wrk/2016.4/continuous/2016_12_14_1733598/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 117555 ns  Iteration: 13  Process: /apatb_minver_hwa_top/AESL_inst_minver_hwa/minver_hwa_fsub_3bkb_U1/minver_hwa_ap_fsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /wrk/2016.4/continuous/2016_12_14_1733598/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 118055 ns  Iteration: 13  Process: /apatb_minver_hwa_top/AESL_inst_minver_hwa/minver_hwa_fsub_3bkb_U1/minver_hwa_ap_fsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /wrk/2016.4/continuous/2016_12_14_1733598/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 118555 ns  Iteration: 13  Process: /apatb_minver_hwa_top/AESL_inst_minver_hwa/minver_hwa_fsub_3bkb_U1/minver_hwa_ap_fsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /wrk/2016.4/continuous/2016_12_14_1733598/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 119055 ns  Iteration: 13  Process: /apatb_minver_hwa_top/AESL_inst_minver_hwa/minver_hwa_fsub_3bkb_U1/minver_hwa_ap_fsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /wrk/2016.4/continuous/2016_12_14_1733598/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 119555 ns  Iteration: 13  Process: /apatb_minver_hwa_top/AESL_inst_minver_hwa/minver_hwa_fsub_3bkb_U1/minver_hwa_ap_fsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /wrk/2016.4/continuous/2016_12_14_1733598/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 120055 ns  Iteration: 13  Process: /apatb_minver_hwa_top/AESL_inst_minver_hwa/minver_hwa_fsub_3bkb_U1/minver_hwa_ap_fsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /wrk/2016.4/continuous/2016_12_14_1733598/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 120555 ns  Iteration: 13  Process: /apatb_minver_hwa_top/AESL_inst_minver_hwa/minver_hwa_fsub_3bkb_U1/minver_hwa_ap_fsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /wrk/2016.4/continuous/2016_12_14_1733598/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 121055 ns  Iteration: 13  Process: /apatb_minver_hwa_top/AESL_inst_minver_hwa/minver_hwa_fsub_3bkb_U1/minver_hwa_ap_fsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /wrk/2016.4/continuous/2016_12_14_1733598/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 121555 ns  Iteration: 13  Process: /apatb_minver_hwa_top/AESL_inst_minver_hwa/minver_hwa_fsub_3bkb_U1/minver_hwa_ap_fsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /wrk/2016.4/continuous/2016_12_14_1733598/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 122055 ns  Iteration: 13  Process: /apatb_minver_hwa_top/AESL_inst_minver_hwa/minver_hwa_fsub_3bkb_U1/minver_hwa_ap_fsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /wrk/2016.4/continuous/2016_12_14_1733598/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 122555 ns  Iteration: 13  Process: /apatb_minver_hwa_top/AESL_inst_minver_hwa/minver_hwa_fsub_3bkb_U1/minver_hwa_ap_fsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /wrk/2016.4/continuous/2016_12_14_1733598/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 123055 ns  Iteration: 13  Process: /apatb_minver_hwa_top/AESL_inst_minver_hwa/minver_hwa_fsub_3bkb_U1/minver_hwa_ap_fsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /wrk/2016.4/continuous/2016_12_14_1733598/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 123555 ns  Iteration: 13  Process: /apatb_minver_hwa_top/AESL_inst_minver_hwa/minver_hwa_fsub_3bkb_U1/minver_hwa_ap_fsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /wrk/2016.4/continuous/2016_12_14_1733598/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 124055 ns  Iteration: 13  Process: /apatb_minver_hwa_top/AESL_inst_minver_hwa/minver_hwa_fsub_3bkb_U1/minver_hwa_ap_fsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /wrk/2016.4/continuous/2016_12_14_1733598/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 124555 ns  Iteration: 13  Process: /apatb_minver_hwa_top/AESL_inst_minver_hwa/minver_hwa_fsub_3bkb_U1/minver_hwa_ap_fsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /wrk/2016.4/continuous/2016_12_14_1733598/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 126565 ns  Iteration: 13  Process: /apatb_minver_hwa_top/AESL_inst_minver_hwa/minver_hwa_fsub_3bkb_U1/minver_hwa_ap_fsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /wrk/2016.4/continuous/2016_12_14_1733598/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 127065 ns  Iteration: 13  Process: /apatb_minver_hwa_top/AESL_inst_minver_hwa/minver_hwa_fsub_3bkb_U1/minver_hwa_ap_fsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /wrk/2016.4/continuous/2016_12_14_1733598/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 127565 ns  Iteration: 13  Process: /apatb_minver_hwa_top/AESL_inst_minver_hwa/minver_hwa_fsub_3bkb_U1/minver_hwa_ap_fsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /wrk/2016.4/continuous/2016_12_14_1733598/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 128065 ns  Iteration: 13  Process: /apatb_minver_hwa_top/AESL_inst_minver_hwa/minver_hwa_fsub_3bkb_U1/minver_hwa_ap_fsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /wrk/2016.4/continuous/2016_12_14_1733598/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 128565 ns  Iteration: 13  Process: /apatb_minver_hwa_top/AESL_inst_minver_hwa/minver_hwa_fsub_3bkb_U1/minver_hwa_ap_fsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /wrk/2016.4/continuous/2016_12_14_1733598/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 129065 ns  Iteration: 13  Process: /apatb_minver_hwa_top/AESL_inst_minver_hwa/minver_hwa_fsub_3bkb_U1/minver_hwa_ap_fsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /wrk/2016.4/continuous/2016_12_14_1733598/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 129565 ns  Iteration: 13  Process: /apatb_minver_hwa_top/AESL_inst_minver_hwa/minver_hwa_fsub_3bkb_U1/minver_hwa_ap_fsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /wrk/2016.4/continuous/2016_12_14_1733598/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 130065 ns  Iteration: 13  Process: /apatb_minver_hwa_top/AESL_inst_minver_hwa/minver_hwa_fsub_3bkb_U1/minver_hwa_ap_fsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /wrk/2016.4/continuous/2016_12_14_1733598/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 130565 ns  Iteration: 13  Process: /apatb_minver_hwa_top/AESL_inst_minver_hwa/minver_hwa_fsub_3bkb_U1/minver_hwa_ap_fsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /wrk/2016.4/continuous/2016_12_14_1733598/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 131065 ns  Iteration: 13  Process: /apatb_minver_hwa_top/AESL_inst_minver_hwa/minver_hwa_fsub_3bkb_U1/minver_hwa_ap_fsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /wrk/2016.4/continuous/2016_12_14_1733598/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 131565 ns  Iteration: 13  Process: /apatb_minver_hwa_top/AESL_inst_minver_hwa/minver_hwa_fsub_3bkb_U1/minver_hwa_ap_fsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /wrk/2016.4/continuous/2016_12_14_1733598/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 132065 ns  Iteration: 13  Process: /apatb_minver_hwa_top/AESL_inst_minver_hwa/minver_hwa_fsub_3bkb_U1/minver_hwa_ap_fsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /wrk/2016.4/continuous/2016_12_14_1733598/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 132565 ns  Iteration: 13  Process: /apatb_minver_hwa_top/AESL_inst_minver_hwa/minver_hwa_fsub_3bkb_U1/minver_hwa_ap_fsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /wrk/2016.4/continuous/2016_12_14_1733598/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 133065 ns  Iteration: 13  Process: /apatb_minver_hwa_top/AESL_inst_minver_hwa/minver_hwa_fsub_3bkb_U1/minver_hwa_ap_fsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /wrk/2016.4/continuous/2016_12_14_1733598/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 133565 ns  Iteration: 13  Process: /apatb_minver_hwa_top/AESL_inst_minver_hwa/minver_hwa_fsub_3bkb_U1/minver_hwa_ap_fsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /wrk/2016.4/continuous/2016_12_14_1733598/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 134065 ns  Iteration: 13  Process: /apatb_minver_hwa_top/AESL_inst_minver_hwa/minver_hwa_fsub_3bkb_U1/minver_hwa_ap_fsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /wrk/2016.4/continuous/2016_12_14_1733598/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 136065 ns  Iteration: 13  Process: /apatb_minver_hwa_top/AESL_inst_minver_hwa/minver_hwa_fsub_3bkb_U1/minver_hwa_ap_fsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /wrk/2016.4/continuous/2016_12_14_1733598/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 136565 ns  Iteration: 13  Process: /apatb_minver_hwa_top/AESL_inst_minver_hwa/minver_hwa_fsub_3bkb_U1/minver_hwa_ap_fsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /wrk/2016.4/continuous/2016_12_14_1733598/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 137065 ns  Iteration: 13  Process: /apatb_minver_hwa_top/AESL_inst_minver_hwa/minver_hwa_fsub_3bkb_U1/minver_hwa_ap_fsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /wrk/2016.4/continuous/2016_12_14_1733598/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 137565 ns  Iteration: 13  Process: /apatb_minver_hwa_top/AESL_inst_minver_hwa/minver_hwa_fsub_3bkb_U1/minver_hwa_ap_fsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /wrk/2016.4/continuous/2016_12_14_1733598/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 138065 ns  Iteration: 13  Process: /apatb_minver_hwa_top/AESL_inst_minver_hwa/minver_hwa_fsub_3bkb_U1/minver_hwa_ap_fsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /wrk/2016.4/continuous/2016_12_14_1733598/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 138565 ns  Iteration: 13  Process: /apatb_minver_hwa_top/AESL_inst_minver_hwa/minver_hwa_fsub_3bkb_U1/minver_hwa_ap_fsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /wrk/2016.4/continuous/2016_12_14_1733598/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 139065 ns  Iteration: 13  Process: /apatb_minver_hwa_top/AESL_inst_minver_hwa/minver_hwa_fsub_3bkb_U1/minver_hwa_ap_fsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /wrk/2016.4/continuous/2016_12_14_1733598/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 139565 ns  Iteration: 13  Process: /apatb_minver_hwa_top/AESL_inst_minver_hwa/minver_hwa_fsub_3bkb_U1/minver_hwa_ap_fsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /wrk/2016.4/continuous/2016_12_14_1733598/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 140065 ns  Iteration: 13  Process: /apatb_minver_hwa_top/AESL_inst_minver_hwa/minver_hwa_fsub_3bkb_U1/minver_hwa_ap_fsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /wrk/2016.4/continuous/2016_12_14_1733598/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 140565 ns  Iteration: 13  Process: /apatb_minver_hwa_top/AESL_inst_minver_hwa/minver_hwa_fsub_3bkb_U1/minver_hwa_ap_fsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /wrk/2016.4/continuous/2016_12_14_1733598/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 141065 ns  Iteration: 13  Process: /apatb_minver_hwa_top/AESL_inst_minver_hwa/minver_hwa_fsub_3bkb_U1/minver_hwa_ap_fsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /wrk/2016.4/continuous/2016_12_14_1733598/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 141565 ns  Iteration: 13  Process: /apatb_minver_hwa_top/AESL_inst_minver_hwa/minver_hwa_fsub_3bkb_U1/minver_hwa_ap_fsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /wrk/2016.4/continuous/2016_12_14_1733598/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 142065 ns  Iteration: 13  Process: /apatb_minver_hwa_top/AESL_inst_minver_hwa/minver_hwa_fsub_3bkb_U1/minver_hwa_ap_fsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /wrk/2016.4/continuous/2016_12_14_1733598/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 142565 ns  Iteration: 13  Process: /apatb_minver_hwa_top/AESL_inst_minver_hwa/minver_hwa_fsub_3bkb_U1/minver_hwa_ap_fsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /wrk/2016.4/continuous/2016_12_14_1733598/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 143065 ns  Iteration: 13  Process: /apatb_minver_hwa_top/AESL_inst_minver_hwa/minver_hwa_fsub_3bkb_U1/minver_hwa_ap_fsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /wrk/2016.4/continuous/2016_12_14_1733598/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 143565 ns  Iteration: 13  Process: /apatb_minver_hwa_top/AESL_inst_minver_hwa/minver_hwa_fsub_3bkb_U1/minver_hwa_ap_fsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /wrk/2016.4/continuous/2016_12_14_1733598/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 144885 ns  Iteration: 13  Process: /apatb_minver_hwa_top/AESL_inst_minver_hwa/minver_hwa_fsub_3bkb_U1/minver_hwa_ap_fsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /wrk/2016.4/continuous/2016_12_14_1733598/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 145385 ns  Iteration: 13  Process: /apatb_minver_hwa_top/AESL_inst_minver_hwa/minver_hwa_fsub_3bkb_U1/minver_hwa_ap_fsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /wrk/2016.4/continuous/2016_12_14_1733598/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 145885 ns  Iteration: 13  Process: /apatb_minver_hwa_top/AESL_inst_minver_hwa/minver_hwa_fsub_3bkb_U1/minver_hwa_ap_fsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /wrk/2016.4/continuous/2016_12_14_1733598/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 146385 ns  Iteration: 13  Process: /apatb_minver_hwa_top/AESL_inst_minver_hwa/minver_hwa_fsub_3bkb_U1/minver_hwa_ap_fsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /wrk/2016.4/continuous/2016_12_14_1733598/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 146885 ns  Iteration: 13  Process: /apatb_minver_hwa_top/AESL_inst_minver_hwa/minver_hwa_fsub_3bkb_U1/minver_hwa_ap_fsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /wrk/2016.4/continuous/2016_12_14_1733598/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 147385 ns  Iteration: 13  Process: /apatb_minver_hwa_top/AESL_inst_minver_hwa/minver_hwa_fsub_3bkb_U1/minver_hwa_ap_fsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /wrk/2016.4/continuous/2016_12_14_1733598/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 147885 ns  Iteration: 13  Process: /apatb_minver_hwa_top/AESL_inst_minver_hwa/minver_hwa_fsub_3bkb_U1/minver_hwa_ap_fsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /wrk/2016.4/continuous/2016_12_14_1733598/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 148385 ns  Iteration: 13  Process: /apatb_minver_hwa_top/AESL_inst_minver_hwa/minver_hwa_fsub_3bkb_U1/minver_hwa_ap_fsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /wrk/2016.4/continuous/2016_12_14_1733598/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 148885 ns  Iteration: 13  Process: /apatb_minver_hwa_top/AESL_inst_minver_hwa/minver_hwa_fsub_3bkb_U1/minver_hwa_ap_fsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /wrk/2016.4/continuous/2016_12_14_1733598/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 149385 ns  Iteration: 13  Process: /apatb_minver_hwa_top/AESL_inst_minver_hwa/minver_hwa_fsub_3bkb_U1/minver_hwa_ap_fsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /wrk/2016.4/continuous/2016_12_14_1733598/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 149885 ns  Iteration: 13  Process: /apatb_minver_hwa_top/AESL_inst_minver_hwa/minver_hwa_fsub_3bkb_U1/minver_hwa_ap_fsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /wrk/2016.4/continuous/2016_12_14_1733598/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 150385 ns  Iteration: 13  Process: /apatb_minver_hwa_top/AESL_inst_minver_hwa/minver_hwa_fsub_3bkb_U1/minver_hwa_ap_fsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /wrk/2016.4/continuous/2016_12_14_1733598/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 150885 ns  Iteration: 13  Process: /apatb_minver_hwa_top/AESL_inst_minver_hwa/minver_hwa_fsub_3bkb_U1/minver_hwa_ap_fsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /wrk/2016.4/continuous/2016_12_14_1733598/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 151385 ns  Iteration: 13  Process: /apatb_minver_hwa_top/AESL_inst_minver_hwa/minver_hwa_fsub_3bkb_U1/minver_hwa_ap_fsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /wrk/2016.4/continuous/2016_12_14_1733598/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 151885 ns  Iteration: 13  Process: /apatb_minver_hwa_top/AESL_inst_minver_hwa/minver_hwa_fsub_3bkb_U1/minver_hwa_ap_fsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /wrk/2016.4/continuous/2016_12_14_1733598/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 152385 ns  Iteration: 13  Process: /apatb_minver_hwa_top/AESL_inst_minver_hwa/minver_hwa_fsub_3bkb_U1/minver_hwa_ap_fsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /wrk/2016.4/continuous/2016_12_14_1733598/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Note: simulation done!
Time: 160755 ns  Iteration: 1  Process: /apatb_minver_hwa_top/generate_sim_done_proc  File: /home/patmos/github/bachelor_project_HLS/hls/tacle-bench/kernel/minver_float/hls_minver_float/minver_1b_16x16/sim/vhdl/minver_hwa.autotb.vhd
Failure: NORMAL EXIT (note: failure is to force the simulator to stop)
Time: 160755 ns  Iteration: 1  Process: /apatb_minver_hwa_top/generate_sim_done_proc  File: /home/patmos/github/bachelor_project_HLS/hls/tacle-bench/kernel/minver_float/hls_minver_float/minver_1b_16x16/sim/vhdl/minver_hwa.autotb.vhd
$finish called at time : 160755 ns
run: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:09 . Memory (MB): peak = 945.168 ; gain = 0.000 ; free physical = 1686 ; free virtual = 14997
## quit
INFO: [Common 17-206] Exiting xsim at Fri May  5 09:02:38 2017...
INFO: [COSIM 212-316] Starting C post checking ...
Test Passes:
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
