TimeQuest Timing Analyzer report for DE2_Audio_Example
Tue Dec 03 00:29:23 2019
Quartus Prime Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'avconf:avc|mI2C_CTRL_CLK'
 13. Slow 1200mV 85C Model Setup: 'avconf:avc|LUT_INDEX[1]'
 14. Slow 1200mV 85C Model Setup: 'CLOCK_50'
 15. Slow 1200mV 85C Model Setup: 'p1|altpll_component|pll|clk[2]'
 16. Slow 1200mV 85C Model Hold: 'CLOCK_50'
 17. Slow 1200mV 85C Model Hold: 'avconf:avc|mI2C_CTRL_CLK'
 18. Slow 1200mV 85C Model Hold: 'p1|altpll_component|pll|clk[2]'
 19. Slow 1200mV 85C Model Hold: 'avconf:avc|LUT_INDEX[1]'
 20. Slow 1200mV 85C Model Recovery: 'p1|altpll_component|pll|clk[2]'
 21. Slow 1200mV 85C Model Removal: 'p1|altpll_component|pll|clk[2]'
 22. Slow 1200mV 85C Model Metastability Summary
 23. Slow 1200mV 0C Model Fmax Summary
 24. Slow 1200mV 0C Model Setup Summary
 25. Slow 1200mV 0C Model Hold Summary
 26. Slow 1200mV 0C Model Recovery Summary
 27. Slow 1200mV 0C Model Removal Summary
 28. Slow 1200mV 0C Model Minimum Pulse Width Summary
 29. Slow 1200mV 0C Model Setup: 'avconf:avc|mI2C_CTRL_CLK'
 30. Slow 1200mV 0C Model Setup: 'avconf:avc|LUT_INDEX[1]'
 31. Slow 1200mV 0C Model Setup: 'CLOCK_50'
 32. Slow 1200mV 0C Model Setup: 'p1|altpll_component|pll|clk[2]'
 33. Slow 1200mV 0C Model Hold: 'CLOCK_50'
 34. Slow 1200mV 0C Model Hold: 'avconf:avc|mI2C_CTRL_CLK'
 35. Slow 1200mV 0C Model Hold: 'p1|altpll_component|pll|clk[2]'
 36. Slow 1200mV 0C Model Hold: 'avconf:avc|LUT_INDEX[1]'
 37. Slow 1200mV 0C Model Recovery: 'p1|altpll_component|pll|clk[2]'
 38. Slow 1200mV 0C Model Removal: 'p1|altpll_component|pll|clk[2]'
 39. Slow 1200mV 0C Model Metastability Summary
 40. Fast 1200mV 0C Model Setup Summary
 41. Fast 1200mV 0C Model Hold Summary
 42. Fast 1200mV 0C Model Recovery Summary
 43. Fast 1200mV 0C Model Removal Summary
 44. Fast 1200mV 0C Model Minimum Pulse Width Summary
 45. Fast 1200mV 0C Model Setup: 'avconf:avc|mI2C_CTRL_CLK'
 46. Fast 1200mV 0C Model Setup: 'avconf:avc|LUT_INDEX[1]'
 47. Fast 1200mV 0C Model Setup: 'CLOCK_50'
 48. Fast 1200mV 0C Model Setup: 'p1|altpll_component|pll|clk[2]'
 49. Fast 1200mV 0C Model Hold: 'avconf:avc|LUT_INDEX[1]'
 50. Fast 1200mV 0C Model Hold: 'avconf:avc|mI2C_CTRL_CLK'
 51. Fast 1200mV 0C Model Hold: 'CLOCK_50'
 52. Fast 1200mV 0C Model Hold: 'p1|altpll_component|pll|clk[2]'
 53. Fast 1200mV 0C Model Recovery: 'p1|altpll_component|pll|clk[2]'
 54. Fast 1200mV 0C Model Removal: 'p1|altpll_component|pll|clk[2]'
 55. Fast 1200mV 0C Model Metastability Summary
 56. Multicorner Timing Analysis Summary
 57. Board Trace Model Assignments
 58. Input Transition Times
 59. Signal Integrity Metrics (Slow 1200mv 0c Model)
 60. Signal Integrity Metrics (Slow 1200mv 85c Model)
 61. Signal Integrity Metrics (Fast 1200mv 0c Model)
 62. Setup Transfers
 63. Hold Transfers
 64. Recovery Transfers
 65. Removal Transfers
 66. Report TCCS
 67. Report RSKM
 68. Unconstrained Paths Summary
 69. Clock Status Summary
 70. Unconstrained Input Ports
 71. Unconstrained Output Ports
 72. Unconstrained Input Ports
 73. Unconstrained Output Ports
 74. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-----------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                           ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition ;
; Timing Analyzer       ; TimeQuest                                           ;
; Revision Name         ; DE2_Audio_Example                                   ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE115F29C7                                       ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.16        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   6.9%      ;
;     Processor 3            ;   4.7%      ;
;     Processor 4            ;   4.1%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                         ;
+----------------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+------------------------------------------------------------+--------------------------------------------------------------+
; Clock Name                                               ; Type      ; Period ; Frequency  ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master   ; Source                                                     ; Targets                                                      ;
+----------------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+------------------------------------------------------------+--------------------------------------------------------------+
; Audio_Controller|Audio_Clock|altpll_component|pll|clk[0] ; Generated ; 80.000 ; 12.5 MHz   ; 0.000 ; 40.000 ; 50.00      ; 4         ; 1           ;       ;        ;           ;            ; false    ; CLOCK_50 ; Audio_Controller|Audio_Clock|altpll_component|pll|inclk[0] ; { Audio_Controller|Audio_Clock|altpll_component|pll|clk[0] } ;
; avconf:avc|LUT_INDEX[1]                                  ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                            ; { avconf:avc|LUT_INDEX[1] }                                  ;
; avconf:avc|mI2C_CTRL_CLK                                 ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                            ; { avconf:avc|mI2C_CTRL_CLK }                                 ;
; CLOCK_50                                                 ; Base      ; 20.000 ; 50.0 MHz   ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                            ; { CLOCK_50 }                                                 ;
; p1|altpll_component|pll|clk[2]                           ; Generated ; 40.000 ; 25.0 MHz   ; 0.000 ; 20.000 ; 50.00      ; 2         ; 1           ;       ;        ;           ;            ; false    ; CLOCK_50 ; p1|altpll_component|pll|inclk[0]                           ; { p1|altpll_component|pll|clk[2] }                           ;
+----------------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+------------------------------------------------------------+--------------------------------------------------------------+


+----------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                   ;
+------------+-----------------+--------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                     ; Note ;
+------------+-----------------+--------------------------------+------+
; 39.35 MHz  ; 39.35 MHz       ; p1|altpll_component|pll|clk[2] ;      ;
; 108.34 MHz ; 108.34 MHz      ; CLOCK_50                       ;      ;
; 165.07 MHz ; 165.07 MHz      ; avconf:avc|LUT_INDEX[1]        ;      ;
; 171.32 MHz ; 171.32 MHz      ; avconf:avc|mI2C_CTRL_CLK       ;      ;
+------------+-----------------+--------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+---------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                     ;
+--------------------------------+--------+---------------+
; Clock                          ; Slack  ; End Point TNS ;
+--------------------------------+--------+---------------+
; avconf:avc|mI2C_CTRL_CLK       ; -4.837 ; -183.685      ;
; avconf:avc|LUT_INDEX[1]        ; -4.134 ; -59.072       ;
; CLOCK_50                       ; -1.588 ; -1.588        ;
; p1|altpll_component|pll|clk[2] ; 7.293  ; 0.000         ;
+--------------------------------+--------+---------------+


+--------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                     ;
+--------------------------------+-------+---------------+
; Clock                          ; Slack ; End Point TNS ;
+--------------------------------+-------+---------------+
; CLOCK_50                       ; 0.359 ; 0.000         ;
; avconf:avc|mI2C_CTRL_CLK       ; 0.404 ; 0.000         ;
; p1|altpll_component|pll|clk[2] ; 0.481 ; 0.000         ;
; avconf:avc|LUT_INDEX[1]        ; 0.528 ; 0.000         ;
+--------------------------------+-------+---------------+


+---------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                  ;
+--------------------------------+--------+---------------+
; Clock                          ; Slack  ; End Point TNS ;
+--------------------------------+--------+---------------+
; p1|altpll_component|pll|clk[2] ; 10.815 ; 0.000         ;
+--------------------------------+--------+---------------+


+--------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                  ;
+--------------------------------+-------+---------------+
; Clock                          ; Slack ; End Point TNS ;
+--------------------------------+-------+---------------+
; p1|altpll_component|pll|clk[2] ; 7.221 ; 0.000         ;
+--------------------------------+-------+---------------+


+---------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary       ;
+--------------------------------+--------+---------------+
; Clock                          ; Slack  ; End Point TNS ;
+--------------------------------+--------+---------------+
; avconf:avc|mI2C_CTRL_CLK       ; -1.285 ; -75.815       ;
; avconf:avc|LUT_INDEX[1]        ; 0.409  ; 0.000         ;
; CLOCK_50                       ; 9.556  ; 0.000         ;
; p1|altpll_component|pll|clk[2] ; 19.704 ; 0.000         ;
+--------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'avconf:avc|mI2C_CTRL_CLK'                                                                                                                                               ;
+--------+-----------------------------------------------+-----------------------------------------------+--------------------------+--------------------------+--------------+------------+------------+
; Slack  ; From Node                                     ; To Node                                       ; Launch Clock             ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------+-----------------------------------------------+--------------------------+--------------------------+--------------+------------+------------+
; -4.837 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3]    ; avconf:avc|I2C_Controller:u0|SDO              ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.089     ; 5.631      ;
; -4.734 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[1]    ; avconf:avc|I2C_Controller:u0|SDO              ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.089     ; 5.528      ;
; -4.695 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[0]    ; avconf:avc|I2C_Controller:u0|SDO              ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.089     ; 5.489      ;
; -4.643 ; avconf:avc|I2C_Controller:u0|SD[18]           ; avconf:avc|I2C_Controller:u0|SDO              ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.090     ; 5.436      ;
; -4.625 ; avconf:avc|I2C_Controller:u0|SD[7]            ; avconf:avc|I2C_Controller:u0|SDO              ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.088     ; 5.420      ;
; -4.622 ; avconf:avc|I2C_Controller:u0|SDO~_Duplicate_1 ; avconf:avc|I2C_Controller:u0|SDO              ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.089     ; 5.416      ;
; -4.481 ; avconf:avc|I2C_Controller:u0|SD[4]            ; avconf:avc|I2C_Controller:u0|SDO              ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.088     ; 5.276      ;
; -4.324 ; avconf:avc|I2C_Controller:u0|SD[14]           ; avconf:avc|I2C_Controller:u0|SDO              ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.090     ; 5.117      ;
; -4.234 ; avconf:avc|I2C_Controller:u0|SD[15]           ; avconf:avc|I2C_Controller:u0|SDO              ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.090     ; 5.027      ;
; -4.199 ; avconf:avc|I2C_Controller:u0|SD[6]            ; avconf:avc|I2C_Controller:u0|SDO              ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.090     ; 4.992      ;
; -4.179 ; avconf:avc|I2C_Controller:u0|SD[22]           ; avconf:avc|I2C_Controller:u0|SDO              ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.090     ; 4.972      ;
; -4.147 ; avconf:avc|mSetup_ST.0000                     ; avconf:avc|mI2C_DATA[18]                      ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.081     ; 5.064      ;
; -4.147 ; avconf:avc|mSetup_ST.0000                     ; avconf:avc|mI2C_DATA[22]                      ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.081     ; 5.064      ;
; -4.116 ; avconf:avc|mSetup_ST.0000                     ; avconf:avc|mI2C_DATA[6]                       ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.079     ; 5.035      ;
; -4.116 ; avconf:avc|mSetup_ST.0000                     ; avconf:avc|mI2C_DATA[1]                       ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.079     ; 5.035      ;
; -4.116 ; avconf:avc|mSetup_ST.0000                     ; avconf:avc|mI2C_DATA[13]                      ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.079     ; 5.035      ;
; -4.114 ; avconf:avc|mSetup_ST.0000                     ; avconf:avc|mI2C_DATA[10]                      ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.080     ; 5.032      ;
; -4.114 ; avconf:avc|mSetup_ST.0000                     ; avconf:avc|mI2C_DATA[2]                       ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.080     ; 5.032      ;
; -4.087 ; avconf:avc|I2C_Controller:u0|SD[2]            ; avconf:avc|I2C_Controller:u0|SDO              ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.090     ; 4.880      ;
; -4.086 ; avconf:avc|I2C_Controller:u0|SD[11]           ; avconf:avc|I2C_Controller:u0|SDO              ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.088     ; 4.881      ;
; -4.083 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[2]    ; avconf:avc|I2C_Controller:u0|SDO              ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.089     ; 4.877      ;
; -4.077 ; avconf:avc|I2C_Controller:u0|SD[0]            ; avconf:avc|I2C_Controller:u0|SDO              ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.088     ; 4.872      ;
; -4.072 ; avconf:avc|I2C_Controller:u0|SD[10]           ; avconf:avc|I2C_Controller:u0|SDO              ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.088     ; 4.867      ;
; -4.065 ; avconf:avc|mSetup_ST.0000                     ; avconf:avc|mI2C_DATA[11]                      ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.078     ; 4.985      ;
; -4.065 ; avconf:avc|mSetup_ST.0000                     ; avconf:avc|mI2C_DATA[3]                       ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.078     ; 4.985      ;
; -4.065 ; avconf:avc|mSetup_ST.0000                     ; avconf:avc|mI2C_DATA[5]                       ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.078     ; 4.985      ;
; -4.065 ; avconf:avc|mSetup_ST.0000                     ; avconf:avc|mI2C_DATA[15]                      ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.078     ; 4.985      ;
; -4.065 ; avconf:avc|mSetup_ST.0000                     ; avconf:avc|mI2C_DATA[14]                      ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.078     ; 4.985      ;
; -4.036 ; avconf:avc|I2C_Controller:u0|SD[8]            ; avconf:avc|I2C_Controller:u0|SDO              ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.090     ; 4.829      ;
; -4.032 ; avconf:avc|I2C_Controller:u0|SD[9]            ; avconf:avc|I2C_Controller:u0|SDO              ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.090     ; 4.825      ;
; -3.963 ; avconf:avc|I2C_Controller:u0|SD[12]           ; avconf:avc|I2C_Controller:u0|SDO              ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.090     ; 4.756      ;
; -3.883 ; avconf:avc|I2C_Controller:u0|SD[5]            ; avconf:avc|I2C_Controller:u0|SDO              ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.090     ; 4.676      ;
; -3.876 ; avconf:avc|mSetup_ST.0000                     ; avconf:avc|mI2C_DATA[4]                       ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.076     ; 4.798      ;
; -3.876 ; avconf:avc|mSetup_ST.0000                     ; avconf:avc|mI2C_DATA[12]                      ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.076     ; 4.798      ;
; -3.870 ; avconf:avc|mSetup_ST.0000                     ; avconf:avc|mI2C_DATA[7]                       ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.075     ; 4.793      ;
; -3.870 ; avconf:avc|mSetup_ST.0000                     ; avconf:avc|mI2C_DATA[9]                       ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.075     ; 4.793      ;
; -3.870 ; avconf:avc|mSetup_ST.0000                     ; avconf:avc|mI2C_DATA[8]                       ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.075     ; 4.793      ;
; -3.844 ; avconf:avc|mSetup_ST.0000                     ; avconf:avc|mI2C_DATA[0]                       ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.082     ; 4.760      ;
; -3.813 ; avconf:avc|I2C_Controller:u0|SD[13]           ; avconf:avc|I2C_Controller:u0|SDO              ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.090     ; 4.606      ;
; -3.718 ; avconf:avc|I2C_Controller:u0|SD[3]            ; avconf:avc|I2C_Controller:u0|SDO              ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.088     ; 4.513      ;
; -3.663 ; avconf:avc|I2C_Controller:u0|SD[1]            ; avconf:avc|I2C_Controller:u0|SDO              ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.090     ; 4.456      ;
; -3.299 ; avconf:avc|LUT_INDEX[3]                       ; avconf:avc|mI2C_DATA[22]                      ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 1.485      ; 5.782      ;
; -3.152 ; avconf:avc|LUT_INDEX[3]                       ; avconf:avc|mI2C_DATA[18]                      ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 1.485      ; 5.635      ;
; -3.042 ; avconf:avc|mSetup_ST.0010                     ; avconf:avc|LUT_INDEX[1]                       ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.077     ; 3.963      ;
; -2.954 ; avconf:avc|LUT_INDEX[0]                       ; avconf:avc|LUT_INDEX[1]                       ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.080     ; 3.872      ;
; -2.934 ; avconf:avc|mSetup_ST.0010                     ; avconf:avc|LUT_INDEX[3]                       ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -1.775     ; 2.157      ;
; -2.934 ; avconf:avc|mSetup_ST.0010                     ; avconf:avc|LUT_INDEX[2]                       ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -1.775     ; 2.157      ;
; -2.934 ; avconf:avc|mSetup_ST.0010                     ; avconf:avc|LUT_INDEX[5]                       ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -1.775     ; 2.157      ;
; -2.934 ; avconf:avc|mSetup_ST.0010                     ; avconf:avc|LUT_INDEX[4]                       ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -1.775     ; 2.157      ;
; -2.926 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3]    ; avconf:avc|I2C_Controller:u0|SD[12]           ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.078     ; 3.846      ;
; -2.926 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3]    ; avconf:avc|I2C_Controller:u0|SD[14]           ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.078     ; 3.846      ;
; -2.926 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3]    ; avconf:avc|I2C_Controller:u0|SD[13]           ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.078     ; 3.846      ;
; -2.926 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3]    ; avconf:avc|I2C_Controller:u0|SD[22]           ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.078     ; 3.846      ;
; -2.926 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3]    ; avconf:avc|I2C_Controller:u0|SD[15]           ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.078     ; 3.846      ;
; -2.926 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3]    ; avconf:avc|I2C_Controller:u0|SD[18]           ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.078     ; 3.846      ;
; -2.926 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3]    ; avconf:avc|I2C_Controller:u0|SD[8]            ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.078     ; 3.846      ;
; -2.926 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3]    ; avconf:avc|I2C_Controller:u0|SD[1]            ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.078     ; 3.846      ;
; -2.926 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3]    ; avconf:avc|I2C_Controller:u0|SD[9]            ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.078     ; 3.846      ;
; -2.926 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3]    ; avconf:avc|I2C_Controller:u0|SD[2]            ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.078     ; 3.846      ;
; -2.926 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3]    ; avconf:avc|I2C_Controller:u0|SD[6]            ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.078     ; 3.846      ;
; -2.926 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3]    ; avconf:avc|I2C_Controller:u0|SD[5]            ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.078     ; 3.846      ;
; -2.909 ; avconf:avc|LUT_INDEX[2]                       ; avconf:avc|mI2C_DATA[22]                      ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 1.485      ; 5.392      ;
; -2.903 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[4]    ; avconf:avc|I2C_Controller:u0|SDO              ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.089     ; 3.697      ;
; -2.895 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[5]    ; avconf:avc|I2C_Controller:u0|SDO              ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.089     ; 3.689      ;
; -2.848 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[2]    ; avconf:avc|I2C_Controller:u0|SCLK             ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.074     ; 3.772      ;
; -2.834 ; avconf:avc|LUT_INDEX[0]                       ; avconf:avc|LUT_INDEX[5]                       ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -1.778     ; 2.054      ;
; -2.822 ; avconf:avc|LUT_INDEX[0]                       ; avconf:avc|LUT_INDEX[4]                       ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -1.778     ; 2.042      ;
; -2.809 ; avconf:avc|LUT_INDEX[4]                       ; avconf:avc|mI2C_DATA[22]                      ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 1.485      ; 5.292      ;
; -2.789 ; avconf:avc|LUT_INDEX[3]                       ; avconf:avc|LUT_INDEX[0]                       ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 1.490      ; 5.277      ;
; -2.779 ; avconf:avc|LUT_INDEX[4]                       ; avconf:avc|LUT_INDEX[0]                       ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 1.490      ; 5.267      ;
; -2.766 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[2]    ; avconf:avc|I2C_Controller:u0|SD_COUNTER[0]    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.078     ; 3.686      ;
; -2.766 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[2]    ; avconf:avc|I2C_Controller:u0|SD_COUNTER[4]    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.078     ; 3.686      ;
; -2.766 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[2]    ; avconf:avc|I2C_Controller:u0|SD_COUNTER[1]    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.078     ; 3.686      ;
; -2.766 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[2]    ; avconf:avc|I2C_Controller:u0|SD_COUNTER[2]    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.078     ; 3.686      ;
; -2.766 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[2]    ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3]    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.078     ; 3.686      ;
; -2.766 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[2]    ; avconf:avc|I2C_Controller:u0|SD_COUNTER[5]    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.078     ; 3.686      ;
; -2.762 ; avconf:avc|LUT_INDEX[2]                       ; avconf:avc|mI2C_DATA[18]                      ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 1.485      ; 5.245      ;
; -2.722 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3]    ; avconf:avc|I2C_Controller:u0|SD[7]            ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.079     ; 3.641      ;
; -2.722 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3]    ; avconf:avc|I2C_Controller:u0|SD[0]            ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.079     ; 3.641      ;
; -2.722 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3]    ; avconf:avc|I2C_Controller:u0|SD[10]           ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.079     ; 3.641      ;
; -2.722 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3]    ; avconf:avc|I2C_Controller:u0|SD[3]            ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.079     ; 3.641      ;
; -2.722 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3]    ; avconf:avc|I2C_Controller:u0|SD[4]            ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.079     ; 3.641      ;
; -2.722 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3]    ; avconf:avc|I2C_Controller:u0|SD[11]           ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.079     ; 3.641      ;
; -2.707 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[4]    ; avconf:avc|I2C_Controller:u0|SD[12]           ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.078     ; 3.627      ;
; -2.707 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[4]    ; avconf:avc|I2C_Controller:u0|SD[14]           ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.078     ; 3.627      ;
; -2.707 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[4]    ; avconf:avc|I2C_Controller:u0|SD[13]           ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.078     ; 3.627      ;
; -2.707 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[4]    ; avconf:avc|I2C_Controller:u0|SD[22]           ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.078     ; 3.627      ;
; -2.707 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[4]    ; avconf:avc|I2C_Controller:u0|SD[15]           ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.078     ; 3.627      ;
; -2.707 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[4]    ; avconf:avc|I2C_Controller:u0|SD[18]           ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.078     ; 3.627      ;
; -2.707 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[4]    ; avconf:avc|I2C_Controller:u0|SD[8]            ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.078     ; 3.627      ;
; -2.707 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[4]    ; avconf:avc|I2C_Controller:u0|SD[1]            ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.078     ; 3.627      ;
; -2.707 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[4]    ; avconf:avc|I2C_Controller:u0|SD[9]            ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.078     ; 3.627      ;
; -2.707 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[4]    ; avconf:avc|I2C_Controller:u0|SD[2]            ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.078     ; 3.627      ;
; -2.707 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[4]    ; avconf:avc|I2C_Controller:u0|SD[6]            ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.078     ; 3.627      ;
; -2.707 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[4]    ; avconf:avc|I2C_Controller:u0|SD[5]            ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.078     ; 3.627      ;
; -2.702 ; avconf:avc|LUT_INDEX[0]                       ; avconf:avc|LUT_INDEX[3]                       ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -1.778     ; 1.922      ;
; -2.690 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3]    ; avconf:avc|I2C_Controller:u0|SDO~_Duplicate_1 ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.078     ; 3.610      ;
; -2.690 ; avconf:avc|LUT_INDEX[0]                       ; avconf:avc|LUT_INDEX[2]                       ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -1.778     ; 1.910      ;
; -2.666 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[2]    ; avconf:avc|I2C_Controller:u0|SD[12]           ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.078     ; 3.586      ;
; -2.666 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[2]    ; avconf:avc|I2C_Controller:u0|SD[14]           ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.078     ; 3.586      ;
+--------+-----------------------------------------------+-----------------------------------------------+--------------------------+--------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'avconf:avc|LUT_INDEX[1]'                                                                                                   ;
+--------+-------------------------+-------------------------+--------------------------+-------------------------+--------------+------------+------------+
; Slack  ; From Node               ; To Node                 ; Launch Clock             ; Latch Clock             ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------+-------------------------+--------------------------+-------------------------+--------------+------------+------------+
; -4.134 ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[6]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.080      ; 5.338      ;
; -4.072 ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[5]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.089      ; 5.271      ;
; -3.838 ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[12] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.063      ; 5.010      ;
; -3.823 ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[4]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.220      ; 5.029      ;
; -3.806 ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[10] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.068      ; 5.164      ;
; -3.794 ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[14] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.091      ; 4.993      ;
; -3.794 ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[2]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.069      ; 4.980      ;
; -3.733 ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[7]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.085      ; 4.927      ;
; -3.701 ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[11] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.091      ; 5.082      ;
; -3.685 ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[0]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.211      ; 5.196      ;
; -3.596 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[9]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.752      ; 6.466      ;
; -3.582 ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[13] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.079      ; 4.770      ;
; -3.556 ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[8]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.085      ; 4.933      ;
; -3.489 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[9]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.752      ; 6.359      ;
; -3.476 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[6]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.747      ; 6.347      ;
; -3.466 ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[3]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.090      ; 4.672      ;
; -3.262 ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[1]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.078      ; 4.455      ;
; -3.239 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[3]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.757      ; 6.112      ;
; -3.230 ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[15] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.243      ; 4.763      ;
; -3.186 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[12] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.730      ; 6.025      ;
; -3.171 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[9]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.752      ; 6.041      ;
; -3.169 ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[9]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.085      ; 4.372      ;
; -3.151 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[12] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.730      ; 5.990      ;
; -3.047 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[7]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.752      ; 5.908      ;
; -2.986 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[3]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.757      ; 5.859      ;
; -2.972 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[13] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.746      ; 5.827      ;
; -2.889 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[5]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.756      ; 5.755      ;
; -2.829 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[2]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.736      ; 5.682      ;
; -2.810 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[8]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.752      ; 5.854      ;
; -2.737 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[10] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.735      ; 5.762      ;
; -2.713 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[5]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.756      ; 5.579      ;
; -2.681 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[7]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.752      ; 5.542      ;
; -2.679 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[4]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.887      ; 5.552      ;
; -2.618 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[4]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.887      ; 5.491      ;
; -2.572 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[7]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.752      ; 5.433      ;
; -2.572 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[1]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.745      ; 5.432      ;
; -2.560 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[10] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.735      ; 5.585      ;
; -2.529 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[9]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.500        ; 5.036      ; 7.415      ;
; -2.516 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[2]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.736      ; 5.369      ;
; -2.459 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[13] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.746      ; 5.314      ;
; -2.444 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[14] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.500        ; 5.042      ; 7.326      ;
; -2.429 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[14] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.758      ; 5.295      ;
; -2.399 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[14] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.758      ; 5.265      ;
; -2.392 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[5]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.500        ; 5.040      ; 7.274      ;
; -2.371 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[0]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.878      ; 5.549      ;
; -2.365 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[11] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.758      ; 5.413      ;
; -2.350 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[3]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.500        ; 5.041      ; 7.239      ;
; -2.341 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[4]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.500        ; 5.171      ; 7.230      ;
; -2.313 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[6]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.747      ; 5.184      ;
; -2.310 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[2]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.500        ; 5.020      ; 7.179      ;
; -2.300 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[8]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.752      ; 5.344      ;
; -2.294 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[12] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.500        ; 5.014      ; 7.149      ;
; -2.276 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[6]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.500        ; 5.031      ; 7.163      ;
; -2.276 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[7]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.500        ; 5.036      ; 7.153      ;
; -2.235 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[3]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.757      ; 5.108      ;
; -2.218 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[6]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.747      ; 5.089      ;
; -2.181 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[0]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.878      ; 5.359      ;
; -2.168 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[13] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.500        ; 5.030      ; 7.039      ;
; -2.165 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[1]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.745      ; 5.025      ;
; -2.151 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[11] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.758      ; 5.199      ;
; -2.099 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[3]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.757      ; 4.972      ;
; -2.094 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[13] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.746      ; 4.949      ;
; -2.063 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[12] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.730      ; 4.902      ;
; -2.030 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[0]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.878      ; 5.208      ;
; -2.030 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[14] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 5.042      ; 7.412      ;
; -2.027 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[10] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.500        ; 5.019      ; 7.068      ;
; -2.025 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[8]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.500        ; 5.036      ; 7.085      ;
; -2.022 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[9]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.752      ; 4.892      ;
; -2.017 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[1]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.745      ; 4.877      ;
; -2.016 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[9]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 5.036      ; 7.402      ;
; -1.988 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[0]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.500        ; 5.162      ; 7.182      ;
; -1.954 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[10] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.735      ; 4.979      ;
; -1.950 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[1]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.745      ; 4.810      ;
; -1.947 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[11] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.500        ; 5.042      ; 7.011      ;
; -1.932 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[5]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.756      ; 4.798      ;
; -1.895 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[12] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 5.014      ; 7.250      ;
; -1.887 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[15] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.500        ; 5.194      ; 7.103      ;
; -1.867 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[14] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.758      ; 4.733      ;
; -1.866 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[15] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.910      ; 5.066      ;
; -1.855 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[1]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.500        ; 5.029      ; 6.731      ;
; -1.850 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[4]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 5.171      ; 7.239      ;
; -1.845 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[4]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.887      ; 4.718      ;
; -1.827 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[2]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.736      ; 4.680      ;
; -1.808 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[6]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.747      ; 4.679      ;
; -1.806 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[13] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 5.030      ; 7.177      ;
; -1.787 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[5]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 5.040      ; 7.169      ;
; -1.768 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[6]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 5.031      ; 7.155      ;
; -1.761 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[2]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.736      ; 4.614      ;
; -1.756 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[5]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.756      ; 4.622      ;
; -1.756 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[7]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.752      ; 4.617      ;
; -1.749 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[3]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 5.041      ; 7.138      ;
; -1.741 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[7]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 5.036      ; 7.118      ;
; -1.738 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[13] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.746      ; 4.593      ;
; -1.707 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[2]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 5.020      ; 7.076      ;
; -1.662 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[15] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.910      ; 4.862      ;
; -1.659 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[10] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.735      ; 4.684      ;
; -1.657 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[15] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.910      ; 4.857      ;
; -1.654 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[8]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.752      ; 4.698      ;
; -1.654 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[15] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.910      ; 4.854      ;
; -1.647 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[14] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.758      ; 4.513      ;
+--------+-------------------------+-------------------------+--------------------------+-------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+--------+--------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                    ; To Node                                                                                                                                                                                                                                                        ; Launch Clock             ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+-------------+--------------+------------+------------+
; -1.588 ; avconf:avc|mI2C_CTRL_CLK                                                                                     ; avconf:avc|mI2C_CTRL_CLK                                                                                                                                                                                                                                       ; avconf:avc|mI2C_CTRL_CLK ; CLOCK_50    ; 0.500        ; 2.932      ; 5.240      ;
; -1.096 ; avconf:avc|mI2C_CTRL_CLK                                                                                     ; avconf:avc|mI2C_CTRL_CLK                                                                                                                                                                                                                                       ; avconf:avc|mI2C_CTRL_CLK ; CLOCK_50    ; 1.000        ; 2.932      ; 5.248      ;
; 10.770 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[32] ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|serial_audio_out_data                                                                                                                                                    ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.163     ; 8.952      ;
; 12.826 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|empty_dff                                               ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.077      ; 7.249      ;
; 13.207 ; counter:audio_counter|cnt[0]                                                                                 ; counter:audio_counter|out[13]                                                                                                                                                                                                                                  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.029     ; 6.762      ;
; 13.222 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~portb_address_reg0 ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.372      ; 7.188      ;
; 13.324 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[32]                                                                                                                                                   ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.081      ; 6.755      ;
; 13.324 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[31]                                                                                                                                                   ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.081      ; 6.755      ;
; 13.324 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[30]                                                                                                                                                   ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.081      ; 6.755      ;
; 13.324 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[29]                                                                                                                                                   ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.081      ; 6.755      ;
; 13.324 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[28]                                                                                                                                                   ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.081      ; 6.755      ;
; 13.324 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[27]                                                                                                                                                   ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.081      ; 6.755      ;
; 13.324 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[26]                                                                                                                                                   ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.081      ; 6.755      ;
; 13.324 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[25]                                                                                                                                                   ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.081      ; 6.755      ;
; 13.324 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[24]                                                                                                                                                   ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.081      ; 6.755      ;
; 13.324 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[23]                                                                                                                                                   ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.081      ; 6.755      ;
; 13.324 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[22]                                                                                                                                                   ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.081      ; 6.755      ;
; 13.324 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[21]                                                                                                                                                   ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.081      ; 6.755      ;
; 13.324 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[20]                                                                                                                                                   ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.081      ; 6.755      ;
; 13.324 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[19]                                                                                                                                                   ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.081      ; 6.755      ;
; 13.344 ; counter:audio_counter|cnt[1]                                                                                 ; counter:audio_counter|out[13]                                                                                                                                                                                                                                  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.029     ; 6.625      ;
; 13.373 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|usedw_is_1_dff                                          ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.078      ; 6.703      ;
; 13.374 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[1]               ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.076      ; 6.700      ;
; 13.374 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[0]               ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.076      ; 6.700      ;
; 13.374 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[2]               ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.076      ; 6.700      ;
; 13.374 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[3]               ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.076      ; 6.700      ;
; 13.374 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[4]               ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.076      ; 6.700      ;
; 13.374 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[5]               ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.076      ; 6.700      ;
; 13.374 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[6]               ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.076      ; 6.700      ;
; 13.437 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[3]                                                                                                                                                    ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.077      ; 6.638      ;
; 13.437 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[2]                                                                                                                                                    ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.077      ; 6.638      ;
; 13.522 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[5]                  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.077      ; 6.553      ;
; 13.522 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[0]                  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.077      ; 6.553      ;
; 13.522 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[1]                  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.077      ; 6.553      ;
; 13.522 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[2]                  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.077      ; 6.553      ;
; 13.522 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[3]                  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.077      ; 6.553      ;
; 13.522 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[4]                  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.077      ; 6.553      ;
; 13.599 ; counter:audio_counter|cnt[3]                                                                                 ; counter:audio_counter|out[13]                                                                                                                                                                                                                                  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.029     ; 6.370      ;
; 13.613 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|empty_dff                                              ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.076      ; 6.461      ;
; 13.647 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[18]                                                                                                                                                   ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.083      ; 6.434      ;
; 13.647 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[17]                                                                                                                                                   ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.083      ; 6.434      ;
; 13.647 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[16]                                                                                                                                                   ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.083      ; 6.434      ;
; 13.647 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[15]                                                                                                                                                   ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.083      ; 6.434      ;
; 13.647 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[14]                                                                                                                                                   ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.083      ; 6.434      ;
; 13.647 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[13]                                                                                                                                                   ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.083      ; 6.434      ;
; 13.647 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[12]                                                                                                                                                   ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.083      ; 6.434      ;
; 13.647 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[11]                                                                                                                                                   ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.083      ; 6.434      ;
; 13.647 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[10]                                                                                                                                                   ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.083      ; 6.434      ;
; 13.647 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[9]                                                                                                                                                    ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.083      ; 6.434      ;
; 13.647 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[8]                                                                                                                                                    ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.083      ; 6.434      ;
; 13.647 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[7]                                                                                                                                                    ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.083      ; 6.434      ;
; 13.647 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[6]                                                                                                                                                    ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.083      ; 6.434      ;
; 13.647 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[5]                                                                                                                                                    ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.083      ; 6.434      ;
; 13.647 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[4]                                                                                                                                                    ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.083      ; 6.434      ;
; 13.662 ; counter:audio_counter|cnt[2]                                                                                 ; counter:audio_counter|out[13]                                                                                                                                                                                                                                  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.029     ; 6.307      ;
; 13.676 ; counter:audio_counter|cnt[5]                                                                                 ; counter:audio_counter|out[13]                                                                                                                                                                                                                                  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.029     ; 6.293      ;
; 13.677 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|usedw_is_0_dff                                          ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.076      ; 6.397      ;
; 13.797 ; counter:audio_counter|cnt[4]                                                                                 ; counter:audio_counter|out[13]                                                                                                                                                                                                                                  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.029     ; 6.172      ;
; 13.810 ; counter:audio_counter|cnt[12]                                                                                ; counter:audio_counter|out[13]                                                                                                                                                                                                                                  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.029     ; 6.159      ;
; 13.822 ; counter:audio_counter|cnt[11]                                                                                ; counter:audio_counter|out[13]                                                                                                                                                                                                                                  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.029     ; 6.147      ;
; 13.864 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|low_addressa[2]                                         ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.077      ; 6.211      ;
; 13.866 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|low_addressa[6]                                         ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.077      ; 6.209      ;
; 13.871 ; counter:audio_counter|cnt[10]                                                                                ; counter:audio_counter|out[13]                                                                                                                                                                                                                                  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.029     ; 6.098      ;
; 13.874 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|low_addressa[1]                                         ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.077      ; 6.201      ;
; 13.877 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|low_addressa[3]                                         ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.077      ; 6.198      ;
; 13.893 ; counter:audio_counter|cnt[14]                                                                                ; counter:audio_counter|out[13]                                                                                                                                                                                                                                  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.029     ; 6.076      ;
; 13.898 ; counter:audio_counter|cnt[6]                                                                                 ; counter:audio_counter|out[13]                                                                                                                                                                                                                                  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.029     ; 6.071      ;
; 13.965 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[1]                                                                                                                                                    ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.078      ; 6.111      ;
; 13.993 ; counter:audio_counter|cnt[13]                                                                                ; counter:audio_counter|out[13]                                                                                                                                                                                                                                  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.029     ; 5.976      ;
; 13.998 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:ADC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|usedw_is_2_dff                                        ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.083      ; 6.083      ;
; 14.007 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:ADC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|empty_dff                                             ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.082      ; 6.073      ;
; 14.023 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[5]                 ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.076      ; 6.051      ;
; 14.023 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[0]                 ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.076      ; 6.051      ;
; 14.023 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[1]                 ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.076      ; 6.051      ;
; 14.023 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[2]                 ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.076      ; 6.051      ;
; 14.023 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[3]                 ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.076      ; 6.051      ;
; 14.023 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[4]                 ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.076      ; 6.051      ;
; 14.052 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|rd_ptr_lsb                                              ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.078      ; 6.024      ;
; 14.059 ; counter:audio_counter|cnt[8]                                                                                 ; counter:audio_counter|out[13]                                                                                                                                                                                                                                  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.029     ; 5.910      ;
; 14.102 ; counter:audio_counter|cnt[0]                                                                                 ; counter:audio_counter|cnt[0]                                                                                                                                                                                                                                   ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.077     ; 5.819      ;
; 14.102 ; counter:audio_counter|cnt[0]                                                                                 ; counter:audio_counter|cnt[1]                                                                                                                                                                                                                                   ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.077     ; 5.819      ;
; 14.102 ; counter:audio_counter|cnt[0]                                                                                 ; counter:audio_counter|cnt[2]                                                                                                                                                                                                                                   ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.077     ; 5.819      ;
; 14.102 ; counter:audio_counter|cnt[0]                                                                                 ; counter:audio_counter|cnt[3]                                                                                                                                                                                                                                   ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.077     ; 5.819      ;
; 14.102 ; counter:audio_counter|cnt[0]                                                                                 ; counter:audio_counter|cnt[4]                                                                                                                                                                                                                                   ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.077     ; 5.819      ;
; 14.102 ; counter:audio_counter|cnt[0]                                                                                 ; counter:audio_counter|cnt[5]                                                                                                                                                                                                                                   ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.077     ; 5.819      ;
; 14.102 ; counter:audio_counter|cnt[0]                                                                                 ; counter:audio_counter|cnt[6]                                                                                                                                                                                                                                   ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.077     ; 5.819      ;
; 14.102 ; counter:audio_counter|cnt[0]                                                                                 ; counter:audio_counter|cnt[7]                                                                                                                                                                                                                                   ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.077     ; 5.819      ;
; 14.102 ; counter:audio_counter|cnt[0]                                                                                 ; counter:audio_counter|cnt[8]                                                                                                                                                                                                                                   ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.077     ; 5.819      ;
; 14.102 ; counter:audio_counter|cnt[0]                                                                                 ; counter:audio_counter|cnt[9]                                                                                                                                                                                                                                   ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.077     ; 5.819      ;
; 14.102 ; counter:audio_counter|cnt[0]                                                                                 ; counter:audio_counter|cnt[10]                                                                                                                                                                                                                                  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.077     ; 5.819      ;
; 14.102 ; counter:audio_counter|cnt[0]                                                                                 ; counter:audio_counter|cnt[11]                                                                                                                                                                                                                                  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.077     ; 5.819      ;
; 14.102 ; counter:audio_counter|cnt[0]                                                                                 ; counter:audio_counter|cnt[12]                                                                                                                                                                                                                                  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.077     ; 5.819      ;
; 14.102 ; counter:audio_counter|cnt[0]                                                                                 ; counter:audio_counter|cnt[13]                                                                                                                                                                                                                                  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.077     ; 5.819      ;
; 14.102 ; counter:audio_counter|cnt[0]                                                                                 ; counter:audio_counter|cnt[14]                                                                                                                                                                                                                                  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.077     ; 5.819      ;
; 14.102 ; counter:audio_counter|cnt[0]                                                                                 ; counter:audio_counter|cnt[15]                                                                                                                                                                                                                                  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.077     ; 5.819      ;
; 14.112 ; counter:audio_counter|cnt[7]                                                                                 ; counter:audio_counter|out[13]                                                                                                                                                                                                                                  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.029     ; 5.857      ;
; 14.153 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|rd_ptr_lsb                                             ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.077      ; 5.922      ;
; 14.189 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:ADC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[5]             ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.083      ; 5.892      ;
; 14.190 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:ADC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[6]             ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.083      ; 5.891      ;
; 14.198 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:ADC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[5]              ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.079      ; 5.879      ;
+--------+--------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'p1|altpll_component|pll|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                              ; To Node                                                                                                                                                                ; Launch Clock                   ; Latch Clock                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; 7.293 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_8kc1:auto_generated|ram_block1a45~porta_address_reg0                          ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_u5c1:auto_generated|ram_block1a0~porta_address_reg0                         ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.127     ; 12.618     ;
; 7.926 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_8kc1:auto_generated|ram_block1a43~porta_address_reg0                          ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_u5c1:auto_generated|ram_block1a0~porta_address_reg0                         ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.051     ; 12.061     ;
; 7.973 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_8kc1:auto_generated|ram_block1a37~porta_address_reg0                          ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_u5c1:auto_generated|ram_block1a0~porta_address_reg0                         ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.086     ; 11.979     ;
; 8.144 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_8kc1:auto_generated|ram_block1a70~porta_address_reg0                          ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_u5c1:auto_generated|ram_block1a0~porta_address_reg0                         ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.068     ; 11.826     ;
; 8.234 ; vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_f0d1:auto_generated|ram_block1a103~porta_address_reg0 ; vga_controller:vga_ins|img_index_home_screen:img_index_home_screen_inst|altsyncram:altsyncram_component|altsyncram_psc1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.049     ; 11.755     ;
; 8.294 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_8kc1:auto_generated|ram_block1a33~porta_address_reg0                          ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_u5c1:auto_generated|ram_block1a0~porta_address_reg0                         ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.098     ; 11.646     ;
; 8.343 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_8kc1:auto_generated|ram_block1a47~porta_address_reg0                          ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_u5c1:auto_generated|ram_block1a0~porta_address_reg0                         ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.037     ; 11.658     ;
; 8.383 ; vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_f0d1:auto_generated|ram_block1a60~porta_address_reg0  ; vga_controller:vga_ins|img_index_home_screen:img_index_home_screen_inst|altsyncram:altsyncram_component|altsyncram_psc1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.079     ; 11.576     ;
; 8.393 ; vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_f0d1:auto_generated|ram_block1a89~porta_address_reg0  ; vga_controller:vga_ins|img_index_home_screen:img_index_home_screen_inst|altsyncram:altsyncram_component|altsyncram_psc1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.074     ; 11.571     ;
; 8.412 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_8kc1:auto_generated|ram_block1a41~porta_address_reg0                          ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_u5c1:auto_generated|ram_block1a0~porta_address_reg0                         ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.106     ; 11.520     ;
; 8.491 ; vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_f0d1:auto_generated|ram_block1a66~porta_address_reg0  ; vga_controller:vga_ins|img_index_home_screen:img_index_home_screen_inst|altsyncram:altsyncram_component|altsyncram_psc1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.055     ; 11.492     ;
; 8.499 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_8kc1:auto_generated|ram_block1a35~porta_address_reg0                          ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_u5c1:auto_generated|ram_block1a0~porta_address_reg0                         ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.081     ; 11.458     ;
; 8.517 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_8kc1:auto_generated|ram_block1a72~porta_address_reg0                          ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_u5c1:auto_generated|ram_block1a0~porta_address_reg0                         ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.056     ; 11.465     ;
; 8.554 ; vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_f0d1:auto_generated|ram_block1a86~porta_address_reg0  ; vga_controller:vga_ins|img_index_home_screen:img_index_home_screen_inst|altsyncram:altsyncram_component|altsyncram_psc1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.089     ; 11.395     ;
; 8.589 ; vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_f0d1:auto_generated|ram_block1a92~porta_address_reg0  ; vga_controller:vga_ins|img_index_home_screen:img_index_home_screen_inst|altsyncram:altsyncram_component|altsyncram_psc1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.091     ; 11.358     ;
; 8.638 ; vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_f0d1:auto_generated|ram_block1a53~porta_address_reg0  ; vga_controller:vga_ins|img_index_home_screen:img_index_home_screen_inst|altsyncram:altsyncram_component|altsyncram_psc1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.063     ; 11.337     ;
; 8.694 ; vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_f0d1:auto_generated|ram_block1a77~porta_address_reg0  ; vga_controller:vga_ins|img_index_home_screen:img_index_home_screen_inst|altsyncram:altsyncram_component|altsyncram_psc1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.003      ; 11.347     ;
; 8.768 ; vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_f0d1:auto_generated|ram_block1a83~porta_address_reg0  ; vga_controller:vga_ins|img_index_home_screen:img_index_home_screen_inst|altsyncram:altsyncram_component|altsyncram_psc1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.066     ; 11.204     ;
; 8.803 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_8kc1:auto_generated|ram_block1a66~porta_address_reg0                          ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_u5c1:auto_generated|ram_block1a0~porta_address_reg0                         ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.069     ; 11.166     ;
; 8.814 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_8kc1:auto_generated|ram_block1a68~porta_address_reg0                          ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_u5c1:auto_generated|ram_block1a0~porta_address_reg0                         ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.077     ; 11.147     ;
; 8.836 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_8kc1:auto_generated|ram_block1a24~porta_address_reg0                          ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_u5c1:auto_generated|ram_block1a0~porta_address_reg0                         ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.045     ; 11.157     ;
; 8.838 ; vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_f0d1:auto_generated|ram_block1a1~porta_address_reg0   ; vga_controller:vga_ins|img_index_home_screen:img_index_home_screen_inst|altsyncram:altsyncram_component|altsyncram_psc1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.109     ; 11.091     ;
; 8.854 ; vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_f0d1:auto_generated|ram_block1a38~porta_address_reg0  ; vga_controller:vga_ins|img_index_home_screen:img_index_home_screen_inst|altsyncram:altsyncram_component|altsyncram_psc1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.065     ; 11.119     ;
; 8.875 ; vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_f0d1:auto_generated|ram_block1a80~porta_address_reg0  ; vga_controller:vga_ins|img_index_home_screen:img_index_home_screen_inst|altsyncram:altsyncram_component|altsyncram_psc1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.072     ; 11.091     ;
; 8.895 ; vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_f0d1:auto_generated|ram_block1a106~porta_address_reg0 ; vga_controller:vga_ins|img_index_home_screen:img_index_home_screen_inst|altsyncram:altsyncram_component|altsyncram_psc1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.037     ; 11.106     ;
; 8.904 ; vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_f0d1:auto_generated|ram_block1a40~porta_address_reg0  ; vga_controller:vga_ins|img_index_home_screen:img_index_home_screen_inst|altsyncram:altsyncram_component|altsyncram_psc1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.077     ; 11.057     ;
; 8.912 ; vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_f0d1:auto_generated|ram_block1a34~porta_address_reg0  ; vga_controller:vga_ins|img_index_home_screen:img_index_home_screen_inst|altsyncram:altsyncram_component|altsyncram_psc1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.049     ; 11.077     ;
; 8.920 ; vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_f0d1:auto_generated|ram_block1a44~porta_address_reg0  ; vga_controller:vga_ins|img_index_home_screen:img_index_home_screen_inst|altsyncram:altsyncram_component|altsyncram_psc1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.100     ; 11.018     ;
; 8.950 ; vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_f0d1:auto_generated|ram_block1a47~porta_address_reg0  ; vga_controller:vga_ins|img_index_home_screen:img_index_home_screen_inst|altsyncram:altsyncram_component|altsyncram_psc1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.080     ; 11.008     ;
; 8.958 ; vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_f0d1:auto_generated|ram_block1a97~porta_address_reg0  ; vga_controller:vga_ins|img_index_home_screen:img_index_home_screen_inst|altsyncram:altsyncram_component|altsyncram_psc1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.061     ; 11.019     ;
; 8.978 ; vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_f0d1:auto_generated|ram_block1a54~porta_address_reg0  ; vga_controller:vga_ins|img_index_home_screen:img_index_home_screen_inst|altsyncram:altsyncram_component|altsyncram_psc1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.084     ; 10.976     ;
; 8.988 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_8kc1:auto_generated|ram_block1a0~porta_address_reg0                           ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_u5c1:auto_generated|ram_block1a0~porta_address_reg0                         ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.092     ; 10.958     ;
; 9.019 ; vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_f0d1:auto_generated|ram_block1a9~porta_address_reg0   ; vga_controller:vga_ins|img_index_home_screen:img_index_home_screen_inst|altsyncram:altsyncram_component|altsyncram_psc1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.058     ; 10.961     ;
; 9.034 ; vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_f0d1:auto_generated|ram_block1a64~porta_address_reg0  ; vga_controller:vga_ins|img_index_home_screen:img_index_home_screen_inst|altsyncram:altsyncram_component|altsyncram_psc1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.048     ; 10.956     ;
; 9.036 ; vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_f0d1:auto_generated|ram_block1a108~porta_address_reg0 ; vga_controller:vga_ins|img_index_home_screen:img_index_home_screen_inst|altsyncram:altsyncram_component|altsyncram_psc1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.042     ; 10.960     ;
; 9.048 ; vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_f0d1:auto_generated|ram_block1a63~porta_address_reg0  ; vga_controller:vga_ins|img_index_home_screen:img_index_home_screen_inst|altsyncram:altsyncram_component|altsyncram_psc1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.059     ; 10.931     ;
; 9.113 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_8kc1:auto_generated|ram_block1a4~porta_address_reg0                           ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_u5c1:auto_generated|ram_block1a0~porta_address_reg0                         ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.101     ; 10.824     ;
; 9.115 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_8kc1:auto_generated|ram_block1a28~porta_address_reg0                          ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_u5c1:auto_generated|ram_block1a0~porta_address_reg0                         ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.103     ; 10.820     ;
; 9.127 ; vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_f0d1:auto_generated|ram_block1a2~porta_address_reg0   ; vga_controller:vga_ins|img_index_home_screen:img_index_home_screen_inst|altsyncram:altsyncram_component|altsyncram_psc1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.093     ; 10.818     ;
; 9.130 ; vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_f0d1:auto_generated|ram_block1a41~porta_address_reg0  ; vga_controller:vga_ins|img_index_home_screen:img_index_home_screen_inst|altsyncram:altsyncram_component|altsyncram_psc1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.081     ; 10.827     ;
; 9.150 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_8kc1:auto_generated|ram_block1a2~porta_address_reg0                           ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_u5c1:auto_generated|ram_block1a0~porta_address_reg0                         ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.053     ; 10.835     ;
; 9.152 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_8kc1:auto_generated|ram_block1a71~porta_address_reg0                          ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_u5c1:auto_generated|ram_block1a0~porta_address_reg0                         ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.054     ; 10.832     ;
; 9.158 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_8kc1:auto_generated|ram_block1a27~porta_address_reg0                          ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_u5c1:auto_generated|ram_block1a0~porta_address_reg0                         ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.048     ; 10.832     ;
; 9.163 ; vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_f0d1:auto_generated|ram_block1a81~porta_address_reg0  ; vga_controller:vga_ins|img_index_home_screen:img_index_home_screen_inst|altsyncram:altsyncram_component|altsyncram_psc1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.010     ; 10.865     ;
; 9.174 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_8kc1:auto_generated|ram_block1a3~porta_address_reg0                           ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_u5c1:auto_generated|ram_block1a0~porta_address_reg0                         ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.028     ; 10.836     ;
; 9.180 ; vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_f0d1:auto_generated|ram_block1a43~porta_address_reg0  ; vga_controller:vga_ins|img_index_home_screen:img_index_home_screen_inst|altsyncram:altsyncram_component|altsyncram_psc1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.083     ; 10.775     ;
; 9.197 ; vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_f0d1:auto_generated|ram_block1a56~porta_address_reg0  ; vga_controller:vga_ins|img_index_home_screen:img_index_home_screen_inst|altsyncram:altsyncram_component|altsyncram_psc1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.109     ; 10.732     ;
; 9.231 ; vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_f0d1:auto_generated|ram_block1a70~porta_address_reg0  ; vga_controller:vga_ins|img_index_home_screen:img_index_home_screen_inst|altsyncram:altsyncram_component|altsyncram_psc1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.034     ; 10.773     ;
; 9.244 ; vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_f0d1:auto_generated|ram_block1a74~porta_address_reg0  ; vga_controller:vga_ins|img_index_home_screen:img_index_home_screen_inst|altsyncram:altsyncram_component|altsyncram_psc1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.039     ; 10.755     ;
; 9.256 ; vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_f0d1:auto_generated|ram_block1a26~porta_address_reg0  ; vga_controller:vga_ins|img_index_home_screen:img_index_home_screen_inst|altsyncram:altsyncram_component|altsyncram_psc1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.055     ; 10.727     ;
; 9.258 ; vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_f0d1:auto_generated|ram_block1a25~porta_address_reg0  ; vga_controller:vga_ins|img_index_home_screen:img_index_home_screen_inst|altsyncram:altsyncram_component|altsyncram_psc1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.044     ; 10.736     ;
; 9.258 ; vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_f0d1:auto_generated|ram_block1a7~porta_address_reg0   ; vga_controller:vga_ins|img_index_home_screen:img_index_home_screen_inst|altsyncram:altsyncram_component|altsyncram_psc1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.059     ; 10.721     ;
; 9.276 ; vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_f0d1:auto_generated|ram_block1a91~porta_address_reg0  ; vga_controller:vga_ins|img_index_home_screen:img_index_home_screen_inst|altsyncram:altsyncram_component|altsyncram_psc1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.060     ; 10.702     ;
; 9.306 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_8kc1:auto_generated|ram_block1a1~porta_address_reg0                           ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_u5c1:auto_generated|ram_block1a0~porta_address_reg0                         ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.125     ; 10.607     ;
; 9.327 ; vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_f0d1:auto_generated|ram_block1a88~porta_address_reg0  ; vga_controller:vga_ins|img_index_home_screen:img_index_home_screen_inst|altsyncram:altsyncram_component|altsyncram_psc1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.103     ; 10.608     ;
; 9.374 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_8kc1:auto_generated|ram_block1a64~porta_address_reg0                          ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_u5c1:auto_generated|ram_block1a0~porta_address_reg0                         ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.119     ; 10.545     ;
; 9.378 ; vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_f0d1:auto_generated|ram_block1a76~porta_address_reg0  ; vga_controller:vga_ins|img_index_home_screen:img_index_home_screen_inst|altsyncram:altsyncram_component|altsyncram_psc1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.015     ; 10.645     ;
; 9.388 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_8kc1:auto_generated|ram_block1a63~porta_address_reg0                          ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_u5c1:auto_generated|ram_block1a0~porta_address_reg0                         ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.057     ; 10.593     ;
; 9.389 ; vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_f0d1:auto_generated|ram_block1a100~porta_address_reg0 ; vga_controller:vga_ins|img_index_home_screen:img_index_home_screen_inst|altsyncram:altsyncram_component|altsyncram_psc1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.107     ; 10.542     ;
; 9.390 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_8kc1:auto_generated|ram_block1a17~porta_address_reg0                          ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_u5c1:auto_generated|ram_block1a0~porta_address_reg0                         ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.063     ; 10.585     ;
; 9.396 ; vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_f0d1:auto_generated|ram_block1a62~porta_address_reg0  ; vga_controller:vga_ins|img_index_home_screen:img_index_home_screen_inst|altsyncram:altsyncram_component|altsyncram_psc1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.058     ; 10.584     ;
; 9.400 ; vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_f0d1:auto_generated|ram_block1a75~porta_address_reg0  ; vga_controller:vga_ins|img_index_home_screen:img_index_home_screen_inst|altsyncram:altsyncram_component|altsyncram_psc1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.001     ; 10.637     ;
; 9.420 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_8kc1:auto_generated|ram_block1a30~porta_address_reg0                          ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_u5c1:auto_generated|ram_block1a0~porta_address_reg0                         ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.053     ; 10.565     ;
; 9.422 ; vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_f0d1:auto_generated|ram_block1a10~porta_address_reg0  ; vga_controller:vga_ins|img_index_home_screen:img_index_home_screen_inst|altsyncram:altsyncram_component|altsyncram_psc1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.125     ; 10.491     ;
; 9.428 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_8kc1:auto_generated|ram_block1a57~porta_address_reg0                          ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_u5c1:auto_generated|ram_block1a0~porta_address_reg0                         ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.086     ; 10.524     ;
; 9.445 ; vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_f0d1:auto_generated|ram_block1a31~porta_address_reg0  ; vga_controller:vga_ins|img_index_home_screen:img_index_home_screen_inst|altsyncram:altsyncram_component|altsyncram_psc1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.111     ; 10.482     ;
; 9.456 ; vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_f0d1:auto_generated|ram_block1a37~porta_address_reg0  ; vga_controller:vga_ins|img_index_home_screen:img_index_home_screen_inst|altsyncram:altsyncram_component|altsyncram_psc1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.053     ; 10.529     ;
; 9.464 ; vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_f0d1:auto_generated|ram_block1a95~porta_address_reg0  ; vga_controller:vga_ins|img_index_home_screen:img_index_home_screen_inst|altsyncram:altsyncram_component|altsyncram_psc1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.077     ; 10.497     ;
; 9.466 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_8kc1:auto_generated|ram_block1a31~porta_address_reg0                          ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_u5c1:auto_generated|ram_block1a0~porta_address_reg0                         ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.070     ; 10.502     ;
; 9.495 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_8kc1:auto_generated|ram_block1a26~porta_address_reg0                          ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_u5c1:auto_generated|ram_block1a0~porta_address_reg0                         ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.034     ; 10.509     ;
; 9.503 ; vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_f0d1:auto_generated|ram_block1a78~porta_address_reg0  ; vga_controller:vga_ins|img_index_home_screen:img_index_home_screen_inst|altsyncram:altsyncram_component|altsyncram_psc1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.060     ; 10.475     ;
; 9.504 ; vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_f0d1:auto_generated|ram_block1a102~porta_address_reg0 ; vga_controller:vga_ins|img_index_home_screen:img_index_home_screen_inst|altsyncram:altsyncram_component|altsyncram_psc1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.070     ; 10.464     ;
; 9.548 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_8kc1:auto_generated|ram_block1a51~porta_address_reg0                          ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_u5c1:auto_generated|ram_block1a0~porta_address_reg0                         ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.034     ; 10.456     ;
; 9.552 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_8kc1:auto_generated|ram_block1a5~porta_address_reg0                           ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_u5c1:auto_generated|ram_block1a0~porta_address_reg0                         ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.100     ; 10.386     ;
; 9.552 ; vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_f0d1:auto_generated|ram_block1a61~porta_address_reg0  ; vga_controller:vga_ins|img_index_home_screen:img_index_home_screen_inst|altsyncram:altsyncram_component|altsyncram_psc1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.080     ; 10.406     ;
; 9.599 ; vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_f0d1:auto_generated|ram_block1a46~porta_address_reg0  ; vga_controller:vga_ins|img_index_home_screen:img_index_home_screen_inst|altsyncram:altsyncram_component|altsyncram_psc1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.102     ; 10.337     ;
; 9.607 ; vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_f0d1:auto_generated|ram_block1a82~porta_address_reg0  ; vga_controller:vga_ins|img_index_home_screen:img_index_home_screen_inst|altsyncram:altsyncram_component|altsyncram_psc1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.003      ; 10.434     ;
; 9.612 ; vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_f0d1:auto_generated|ram_block1a13~porta_address_reg0  ; vga_controller:vga_ins|img_index_home_screen:img_index_home_screen_inst|altsyncram:altsyncram_component|altsyncram_psc1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.040     ; 10.386     ;
; 9.624 ; vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_f0d1:auto_generated|ram_block1a48~porta_address_reg0  ; vga_controller:vga_ins|img_index_home_screen:img_index_home_screen_inst|altsyncram:altsyncram_component|altsyncram_psc1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.085     ; 10.329     ;
; 9.625 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_8kc1:auto_generated|ram_block1a42~porta_address_reg0                          ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_u5c1:auto_generated|ram_block1a0~porta_address_reg0                         ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.066     ; 10.347     ;
; 9.658 ; vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_f0d1:auto_generated|ram_block1a35~porta_address_reg0  ; vga_controller:vga_ins|img_index_home_screen:img_index_home_screen_inst|altsyncram:altsyncram_component|altsyncram_psc1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.035     ; 10.345     ;
; 9.662 ; vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_f0d1:auto_generated|ram_block1a50~porta_address_reg0  ; vga_controller:vga_ins|img_index_home_screen:img_index_home_screen_inst|altsyncram:altsyncram_component|altsyncram_psc1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.107     ; 10.269     ;
; 9.671 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_8kc1:auto_generated|ram_block1a6~porta_address_reg0                           ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_u5c1:auto_generated|ram_block1a0~porta_address_reg0                         ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.046     ; 10.321     ;
; 9.677 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_8kc1:auto_generated|ram_block1a12~porta_address_reg0                          ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_u5c1:auto_generated|ram_block1a0~porta_address_reg0                         ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.015     ; 10.346     ;
; 9.707 ; vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_f0d1:auto_generated|ram_block1a69~porta_address_reg0  ; vga_controller:vga_ins|img_index_home_screen:img_index_home_screen_inst|altsyncram:altsyncram_component|altsyncram_psc1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.073     ; 10.258     ;
; 9.711 ; vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_f0d1:auto_generated|ram_block1a87~porta_address_reg0  ; vga_controller:vga_ins|img_index_home_screen:img_index_home_screen_inst|altsyncram:altsyncram_component|altsyncram_psc1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.053     ; 10.274     ;
; 9.734 ; vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_f0d1:auto_generated|ram_block1a5~porta_address_reg0   ; vga_controller:vga_ins|img_index_home_screen:img_index_home_screen_inst|altsyncram:altsyncram_component|altsyncram_psc1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.018     ; 10.286     ;
; 9.767 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_8kc1:auto_generated|ram_block1a36~porta_address_reg0                          ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_u5c1:auto_generated|ram_block1a0~porta_address_reg0                         ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.086     ; 10.185     ;
; 9.777 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_8kc1:auto_generated|ram_block1a55~porta_address_reg0                          ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_u5c1:auto_generated|ram_block1a0~porta_address_reg0                         ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.010      ; 10.271     ;
; 9.783 ; vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_f0d1:auto_generated|ram_block1a49~porta_address_reg0  ; vga_controller:vga_ins|img_index_home_screen:img_index_home_screen_inst|altsyncram:altsyncram_component|altsyncram_psc1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.106     ; 10.149     ;
; 9.805 ; vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_f0d1:auto_generated|ram_block1a8~porta_address_reg0   ; vga_controller:vga_ins|img_index_home_screen:img_index_home_screen_inst|altsyncram:altsyncram_component|altsyncram_psc1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.089     ; 10.144     ;
; 9.822 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_8kc1:auto_generated|ram_block1a59~porta_address_reg0                          ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_u5c1:auto_generated|ram_block1a0~porta_address_reg0                         ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.069     ; 10.147     ;
; 9.834 ; vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_f0d1:auto_generated|ram_block1a59~porta_address_reg0  ; vga_controller:vga_ins|img_index_home_screen:img_index_home_screen_inst|altsyncram:altsyncram_component|altsyncram_psc1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.118     ; 10.086     ;
; 9.843 ; vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_f0d1:auto_generated|ram_block1a4~porta_address_reg0   ; vga_controller:vga_ins|img_index_home_screen:img_index_home_screen_inst|altsyncram:altsyncram_component|altsyncram_psc1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.048     ; 10.147     ;
; 9.853 ; vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_f0d1:auto_generated|ram_block1a101~porta_address_reg0 ; vga_controller:vga_ins|img_index_home_screen:img_index_home_screen_inst|altsyncram:altsyncram_component|altsyncram_psc1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.094     ; 10.091     ;
; 9.857 ; vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_f0d1:auto_generated|ram_block1a109~porta_address_reg0 ; vga_controller:vga_ins|img_index_home_screen:img_index_home_screen_inst|altsyncram:altsyncram_component|altsyncram_psc1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.070     ; 10.111     ;
; 9.862 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_8kc1:auto_generated|ram_block1a23~porta_address_reg0                          ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_u5c1:auto_generated|ram_block1a0~porta_address_reg0                         ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.084     ; 10.092     ;
; 9.874 ; vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_f0d1:auto_generated|ram_block1a67~porta_address_reg0  ; vga_controller:vga_ins|img_index_home_screen:img_index_home_screen_inst|altsyncram:altsyncram_component|altsyncram_psc1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.021     ; 10.143     ;
; 9.880 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_8kc1:auto_generated|ram_block1a65~porta_address_reg0                          ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_u5c1:auto_generated|ram_block1a0~porta_address_reg0                         ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.112     ; 10.046     ;
; 9.880 ; vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_f0d1:auto_generated|ram_block1a84~porta_address_reg0  ; vga_controller:vga_ins|img_index_home_screen:img_index_home_screen_inst|altsyncram:altsyncram_component|altsyncram_psc1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.096     ; 10.062     ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                          ; To Node                                                                                                                                                                                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.359 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[5]          ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.442      ; 1.023      ;
; 0.375 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[3]          ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.442      ; 1.039      ;
; 0.386 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[1]          ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.442      ; 1.050      ;
; 0.391 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[4]         ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.442      ; 1.055      ;
; 0.402 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|low_addressa[0]                            ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|low_addressa[0]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|low_addressa[1]                            ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|low_addressa[1]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|low_addressa[2]                            ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|low_addressa[2]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|low_addressa[3]                            ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|low_addressa[3]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|low_addressa[4]                            ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|low_addressa[4]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|low_addressa[5]                            ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|low_addressa[5]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|low_addressa[6]                            ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|low_addressa[6]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|low_addressa[0]                             ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|low_addressa[0]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|low_addressa[1]                             ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|low_addressa[1]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|low_addressa[2]                             ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|low_addressa[2]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|low_addressa[3]                             ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|low_addressa[3]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|low_addressa[4]                             ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|low_addressa[4]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|low_addressa[5]                             ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|low_addressa[5]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|low_addressa[6]                             ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|low_addressa[6]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|left_channel_was_read                                                                                                                                        ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|left_channel_was_read                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|full_dff                                    ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|full_dff                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|usedw_is_2_dff                              ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|usedw_is_2_dff                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|usedw_is_2_dff                             ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|usedw_is_2_dff                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|full_dff                                  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|full_dff                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|usedw_is_2_dff                            ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|usedw_is_2_dff                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|full_dff                                   ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|full_dff                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|usedw_is_2_dff                             ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|usedw_is_2_dff                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|full_dff                                   ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|full_dff                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Audio_Controller:Audio_Controller|done_adc_channel_sync                                                                                                                                                                                            ; Audio_Controller:Audio_Controller|done_adc_channel_sync                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Audio_Controller:Audio_Controller|done_dac_channel_sync                                                                                                                                                                                            ; Audio_Controller:Audio_Controller|done_dac_channel_sync                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.407 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|rd_ptr_lsb                                 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|rd_ptr_lsb                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.674      ;
; 0.407 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|rd_ptr_lsb                                  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|rd_ptr_lsb                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.674      ;
; 0.409 ; Reset_Delay:r0|Cont[0]                                                                                                                                                                                                                             ; Reset_Delay:r0|Cont[0]                                                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.674      ;
; 0.409 ; counter:audio_counter|out[13]                                                                                                                                                                                                                      ; counter:audio_counter|out[13]                                                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.674      ;
; 0.411 ; counter:audio_counter|out[10]                                                                                                                                                                                                                      ; counter:audio_counter|out[10]                                                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 0.674      ;
; 0.416 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[6]         ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.442      ; 1.080      ;
; 0.429 ; Reset_Delay:r0|Cont[19]                                                                                                                                                                                                                            ; Reset_Delay:r0|Cont[19]                                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.694      ;
; 0.429 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[6]                                                                                                                                        ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[7]                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[2]                                                                                                                                        ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[3]                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|right_channel_fifo_write_space[6]                                                                                                                            ; Audio_Controller:Audio_Controller|audio_out_allowed                                                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.696      ;
; 0.435 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[5]     ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[5]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.702      ;
; 0.440 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[6] ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[6]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.708      ;
; 0.442 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[6]          ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[6]                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.709      ;
; 0.443 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[6]  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[6]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.710      ;
; 0.443 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[5]     ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|low_addressa[6]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.710      ;
; 0.445 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|full_dff                                   ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|right_channel_fifo_write_space[7]                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.712      ;
; 0.445 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[1]     ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|low_addressa[2]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.712      ;
; 0.446 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[4]     ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|low_addressa[5]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.713      ;
; 0.448 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[5]      ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[5]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.716      ;
; 0.450 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|full_dff                                  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|right_audio_fifo_read_space[7]                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.717      ;
; 0.451 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[6]  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|left_audio_fifo_read_space[6]                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.718      ;
; 0.451 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[2]     ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|low_addressa[3]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.718      ;
; 0.452 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|full_dff                                   ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|left_audio_fifo_read_space[7]                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.719      ;
; 0.454 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[6] ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|right_audio_fifo_read_space[6]                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.722      ;
; 0.554 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|right_channel_fifo_write_space[7]                                                                                                                            ; Audio_Controller:Audio_Controller|audio_out_allowed                                                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.821      ;
; 0.569 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[1]         ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.442      ; 1.233      ;
; 0.615 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[0]          ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.442      ; 1.279      ;
; 0.619 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[3]     ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|low_addressa[4]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.886      ;
; 0.635 ; avconf:avc|mI2C_CLK_DIV[1]                                                                                                                                                                                                                         ; avconf:avc|mI2C_CLK_DIV[1]                                                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.901      ;
; 0.643 ; Reset_Delay:r0|Cont[9]                                                                                                                                                                                                                             ; Reset_Delay:r0|Cont[9]                                                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.908      ;
; 0.643 ; Reset_Delay:r0|Cont[8]                                                                                                                                                                                                                             ; Reset_Delay:r0|Cont[8]                                                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.908      ;
; 0.643 ; Reset_Delay:r0|Cont[7]                                                                                                                                                                                                                             ; Reset_Delay:r0|Cont[7]                                                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.908      ;
; 0.644 ; Reset_Delay:r0|Cont[16]                                                                                                                                                                                                                            ; Reset_Delay:r0|Cont[16]                                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.909      ;
; 0.644 ; Reset_Delay:r0|Cont[13]                                                                                                                                                                                                                            ; Reset_Delay:r0|Cont[13]                                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.909      ;
; 0.644 ; Reset_Delay:r0|Cont[12]                                                                                                                                                                                                                            ; Reset_Delay:r0|Cont[12]                                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.909      ;
; 0.644 ; Reset_Delay:r0|Cont[6]                                                                                                                                                                                                                             ; Reset_Delay:r0|Cont[6]                                                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.909      ;
; 0.644 ; Reset_Delay:r0|Cont[5]                                                                                                                                                                                                                             ; Reset_Delay:r0|Cont[5]                                                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.909      ;
; 0.645 ; Reset_Delay:r0|Cont[15]                                                                                                                                                                                                                            ; Reset_Delay:r0|Cont[15]                                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.910      ;
; 0.645 ; Reset_Delay:r0|Cont[14]                                                                                                                                                                                                                            ; Reset_Delay:r0|Cont[14]                                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.910      ;
; 0.645 ; Reset_Delay:r0|Cont[4]                                                                                                                                                                                                                             ; Reset_Delay:r0|Cont[4]                                                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.910      ;
; 0.646 ; Reset_Delay:r0|Cont[2]                                                                                                                                                                                                                             ; Reset_Delay:r0|Cont[2]                                                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.911      ;
; 0.647 ; Reset_Delay:r0|Cont[18]                                                                                                                                                                                                                            ; Reset_Delay:r0|Cont[18]                                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.912      ;
; 0.648 ; Reset_Delay:r0|Cont[3]                                                                                                                                                                                                                             ; Reset_Delay:r0|Cont[3]                                                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.913      ;
; 0.648 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[5] ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[5]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.916      ;
; 0.649 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[1]     ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[1]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.916      ;
; 0.649 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[3]  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[3]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.916      ;
; 0.649 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[1]  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[1]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.916      ;
; 0.650 ; Reset_Delay:r0|Cont[17]                                                                                                                                                                                                                            ; Reset_Delay:r0|Cont[17]                                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.915      ;
; 0.652 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[4]  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[4]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.919      ;
; 0.653 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[5]  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[5]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.920      ;
; 0.654 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[29]                                                                                                                                       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[30]                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.922      ;
; 0.655 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[3]          ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[3]                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.922      ;
; 0.655 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[2]  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[2]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.922      ;
; 0.655 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|right_audio_fifo_read_space[7]                                                                                                                             ; Audio_Controller:Audio_Controller|audio_in_available                                                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.922      ;
; 0.656 ; avconf:avc|mI2C_CLK_DIV[13]                                                                                                                                                                                                                        ; avconf:avc|mI2C_CLK_DIV[13]                                                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.922      ;
; 0.656 ; avconf:avc|mI2C_CLK_DIV[3]                                                                                                                                                                                                                         ; avconf:avc|mI2C_CLK_DIV[3]                                                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.922      ;
; 0.656 ; avconf:avc|mI2C_CLK_DIV[5]                                                                                                                                                                                                                         ; avconf:avc|mI2C_CLK_DIV[5]                                                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.922      ;
; 0.656 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[17]                                                                                                                                       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[18]                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.923      ;
; 0.656 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[4]     ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[4]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.923      ;
; 0.656 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[5]          ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[5]                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.923      ;
; 0.656 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[2]      ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[2]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.924      ;
; 0.656 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[1]      ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[1]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.924      ;
; 0.656 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|left_channel_fifo_write_space[6]                                                                                                                             ; Audio_Controller:Audio_Controller|audio_out_allowed                                                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.923      ;
; 0.656 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|left_channel_fifo_write_space[7]                                                                                                                             ; Audio_Controller:Audio_Controller|audio_out_allowed                                                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.923      ;
; 0.657 ; avconf:avc|mI2C_CLK_DIV[11]                                                                                                                                                                                                                        ; avconf:avc|mI2C_CLK_DIV[11]                                                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.923      ;
; 0.657 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[5]         ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[5]                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.925      ;
; 0.657 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[4]         ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[4]                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.925      ;
; 0.657 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[3]         ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[3]                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.925      ;
; 0.657 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[1]         ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[1]                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.925      ;
; 0.657 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[1]          ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[1]                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.924      ;
; 0.657 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[4]      ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[4]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.925      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'avconf:avc|mI2C_CTRL_CLK'                                                                                                                                               ;
+-------+-----------------------------------------------+-----------------------------------------------+--------------------------+--------------------------+--------------+------------+------------+
; Slack ; From Node                                     ; To Node                                       ; Launch Clock             ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------+-----------------------------------------------+--------------------------+--------------------------+--------------+------------+------------+
; 0.404 ; avconf:avc|I2C_Controller:u0|SCLK             ; avconf:avc|I2C_Controller:u0|SCLK             ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; avconf:avc|I2C_Controller:u0|END              ; avconf:avc|I2C_Controller:u0|END              ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; avconf:avc|I2C_Controller:u0|ACK3             ; avconf:avc|I2C_Controller:u0|ACK3             ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; avconf:avc|I2C_Controller:u0|ACK2             ; avconf:avc|I2C_Controller:u0|ACK2             ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; avconf:avc|I2C_Controller:u0|ACK1             ; avconf:avc|I2C_Controller:u0|ACK1             ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; avconf:avc|mI2C_GO                            ; avconf:avc|mI2C_GO                            ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; avconf:avc|mSetup_ST.0001                     ; avconf:avc|mSetup_ST.0001                     ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.079      ; 0.669      ;
; 0.405 ; avconf:avc|I2C_Controller:u0|SDO~_Duplicate_1 ; avconf:avc|I2C_Controller:u0|SDO~_Duplicate_1 ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.078      ; 0.669      ;
; 0.408 ; avconf:avc|LUT_INDEX[1]                       ; avconf:avc|mI2C_DATA[0]                       ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 3.944      ; 4.790      ;
; 0.413 ; avconf:avc|LUT_INDEX[1]                       ; avconf:avc|mI2C_DATA[7]                       ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 3.951      ; 4.802      ;
; 0.413 ; avconf:avc|LUT_INDEX[1]                       ; avconf:avc|mI2C_DATA[9]                       ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 3.951      ; 4.802      ;
; 0.413 ; avconf:avc|LUT_INDEX[1]                       ; avconf:avc|mI2C_DATA[8]                       ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 3.951      ; 4.802      ;
; 0.439 ; avconf:avc|LUT_INDEX[1]                       ; avconf:avc|mI2C_DATA[4]                       ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 3.951      ; 4.828      ;
; 0.439 ; avconf:avc|LUT_INDEX[1]                       ; avconf:avc|mI2C_DATA[12]                      ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 3.951      ; 4.828      ;
; 0.556 ; avconf:avc|mI2C_DATA[18]                      ; avconf:avc|I2C_Controller:u0|SD[18]           ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.079      ; 0.821      ;
; 0.581 ; avconf:avc|LUT_INDEX[1]                       ; avconf:avc|mI2C_DATA[11]                      ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 3.948      ; 4.967      ;
; 0.581 ; avconf:avc|LUT_INDEX[1]                       ; avconf:avc|mI2C_DATA[3]                       ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 3.948      ; 4.967      ;
; 0.581 ; avconf:avc|LUT_INDEX[1]                       ; avconf:avc|mI2C_DATA[5]                       ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 3.948      ; 4.967      ;
; 0.581 ; avconf:avc|LUT_INDEX[1]                       ; avconf:avc|mI2C_DATA[15]                      ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 3.948      ; 4.967      ;
; 0.581 ; avconf:avc|LUT_INDEX[1]                       ; avconf:avc|mI2C_DATA[14]                      ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 3.948      ; 4.967      ;
; 0.582 ; avconf:avc|mSetup_ST.0010                     ; avconf:avc|mSetup_ST.0000                     ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.079      ; 0.847      ;
; 0.584 ; avconf:avc|mSetup_ST.0001                     ; avconf:avc|mSetup_ST.0010                     ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.079      ; 0.849      ;
; 0.601 ; avconf:avc|mI2C_DATA[22]                      ; avconf:avc|I2C_Controller:u0|SD[22]           ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.079      ; 0.866      ;
; 0.602 ; avconf:avc|mI2C_DATA[0]                       ; avconf:avc|I2C_Controller:u0|SD[0]            ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.078      ; 0.866      ;
; 0.619 ; avconf:avc|I2C_Controller:u0|END              ; avconf:avc|mSetup_ST.0000                     ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.079      ; 0.884      ;
; 0.621 ; avconf:avc|I2C_Controller:u0|END              ; avconf:avc|mI2C_GO                            ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.079      ; 0.886      ;
; 0.623 ; avconf:avc|I2C_Controller:u0|END              ; avconf:avc|mSetup_ST.0001                     ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.079      ; 0.888      ;
; 0.625 ; avconf:avc|mI2C_DATA[2]                       ; avconf:avc|I2C_Controller:u0|SD[2]            ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.078      ; 0.889      ;
; 0.640 ; avconf:avc|LUT_INDEX[1]                       ; avconf:avc|mI2C_DATA[10]                      ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 3.947      ; 5.025      ;
; 0.640 ; avconf:avc|LUT_INDEX[1]                       ; avconf:avc|mI2C_DATA[2]                       ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 3.947      ; 5.025      ;
; 0.642 ; avconf:avc|LUT_INDEX[1]                       ; avconf:avc|mI2C_DATA[6]                       ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 3.947      ; 5.027      ;
; 0.642 ; avconf:avc|LUT_INDEX[1]                       ; avconf:avc|mI2C_DATA[1]                       ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 3.947      ; 5.027      ;
; 0.642 ; avconf:avc|LUT_INDEX[1]                       ; avconf:avc|mI2C_DATA[13]                      ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 3.947      ; 5.027      ;
; 0.676 ; avconf:avc|LUT_INDEX[1]                       ; avconf:avc|mI2C_DATA[18]                      ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 3.946      ; 5.060      ;
; 0.676 ; avconf:avc|LUT_INDEX[1]                       ; avconf:avc|mI2C_DATA[22]                      ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 3.946      ; 5.060      ;
; 0.677 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[4]    ; avconf:avc|I2C_Controller:u0|SD_COUNTER[4]    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.078      ; 0.941      ;
; 0.678 ; avconf:avc|LUT_INDEX[1]                       ; avconf:avc|LUT_INDEX[2]                       ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 2.284      ; 3.400      ;
; 0.679 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[5]    ; avconf:avc|I2C_Controller:u0|SD_COUNTER[5]    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.078      ; 0.943      ;
; 0.683 ; avconf:avc|LUT_INDEX[1]                       ; avconf:avc|LUT_INDEX[3]                       ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 2.284      ; 3.405      ;
; 0.688 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[2]    ; avconf:avc|I2C_Controller:u0|SD_COUNTER[2]    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.078      ; 0.952      ;
; 0.693 ; avconf:avc|mSetup_ST.0000                     ; avconf:avc|mSetup_ST.0001                     ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.079      ; 0.958      ;
; 0.702 ; avconf:avc|LUT_INDEX[1]                       ; avconf:avc|LUT_INDEX[5]                       ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 2.284      ; 3.424      ;
; 0.702 ; avconf:avc|LUT_INDEX[1]                       ; avconf:avc|LUT_INDEX[4]                       ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 2.284      ; 3.424      ;
; 0.704 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[5]    ; avconf:avc|I2C_Controller:u0|SDO~_Duplicate_1 ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.078      ; 0.968      ;
; 0.705 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3]    ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3]    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.078      ; 0.969      ;
; 0.708 ; avconf:avc|mSetup_ST.0010                     ; avconf:avc|mI2C_GO                            ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.079      ; 0.973      ;
; 0.721 ; avconf:avc|LUT_INDEX[5]                       ; avconf:avc|LUT_INDEX[5]                       ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.043      ; 0.950      ;
; 0.745 ; avconf:avc|LUT_INDEX[3]                       ; avconf:avc|LUT_INDEX[3]                       ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.043      ; 0.974      ;
; 0.751 ; avconf:avc|LUT_INDEX[2]                       ; avconf:avc|LUT_INDEX[2]                       ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.043      ; 0.980      ;
; 0.766 ; avconf:avc|mSetup_ST.0001                     ; avconf:avc|mSetup_ST.0000                     ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.079      ; 1.031      ;
; 0.805 ; avconf:avc|LUT_INDEX[1]                       ; avconf:avc|LUT_INDEX[1]                       ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 3.950      ; 5.193      ;
; 0.806 ; avconf:avc|LUT_INDEX[1]                       ; avconf:avc|LUT_INDEX[0]                       ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 3.951      ; 5.195      ;
; 0.849 ; avconf:avc|mSetup_ST.0001                     ; avconf:avc|mI2C_GO                            ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.079      ; 1.114      ;
; 0.851 ; avconf:avc|LUT_INDEX[1]                       ; avconf:avc|mI2C_GO                            ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 3.948      ; 5.237      ;
; 0.851 ; avconf:avc|LUT_INDEX[1]                       ; avconf:avc|mSetup_ST.0010                     ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 3.948      ; 5.237      ;
; 0.851 ; avconf:avc|LUT_INDEX[1]                       ; avconf:avc|mSetup_ST.0001                     ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 3.948      ; 5.237      ;
; 0.851 ; avconf:avc|LUT_INDEX[1]                       ; avconf:avc|mSetup_ST.0000                     ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 3.948      ; 5.237      ;
; 0.858 ; avconf:avc|I2C_Controller:u0|END              ; avconf:avc|mSetup_ST.0010                     ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.079      ; 1.123      ;
; 0.876 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[1]    ; avconf:avc|I2C_Controller:u0|SD_COUNTER[1]    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.078      ; 1.140      ;
; 0.908 ; avconf:avc|LUT_INDEX[4]                       ; avconf:avc|LUT_INDEX[4]                       ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.043      ; 1.137      ;
; 0.947 ; avconf:avc|LUT_DATA[6]                        ; avconf:avc|mI2C_DATA[6]                       ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; -1.084     ; 0.069      ;
; 0.959 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[4]    ; avconf:avc|I2C_Controller:u0|ACK2             ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.083      ; 1.228      ;
; 0.964 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[4]    ; avconf:avc|I2C_Controller:u0|ACK1             ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.083      ; 1.233      ;
; 0.966 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[4]    ; avconf:avc|I2C_Controller:u0|ACK3             ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.083      ; 1.235      ;
; 0.967 ; avconf:avc|mI2C_DATA[10]                      ; avconf:avc|I2C_Controller:u0|SD[10]           ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.076      ; 1.229      ;
; 0.993 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[4]    ; avconf:avc|I2C_Controller:u0|SD_COUNTER[5]    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.078      ; 1.257      ;
; 1.002 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[2]    ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3]    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.078      ; 1.266      ;
; 1.012 ; avconf:avc|mI2C_DATA[1]                       ; avconf:avc|I2C_Controller:u0|SD[1]            ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.077      ; 1.275      ;
; 1.017 ; avconf:avc|mI2C_DATA[13]                      ; avconf:avc|I2C_Controller:u0|SD[13]           ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.077      ; 1.280      ;
; 1.034 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3]    ; avconf:avc|I2C_Controller:u0|SD_COUNTER[4]    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.078      ; 1.298      ;
; 1.039 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3]    ; avconf:avc|I2C_Controller:u0|SD_COUNTER[5]    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.078      ; 1.303      ;
; 1.059 ; avconf:avc|LUT_INDEX[1]                       ; avconf:avc|mI2C_DATA[0]                       ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; -0.500       ; 3.944      ; 4.941      ;
; 1.063 ; avconf:avc|LUT_INDEX[2]                       ; avconf:avc|LUT_INDEX[3]                       ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.048      ; 1.297      ;
; 1.067 ; avconf:avc|LUT_INDEX[3]                       ; avconf:avc|LUT_INDEX[4]                       ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.048      ; 1.301      ;
; 1.072 ; avconf:avc|LUT_INDEX[3]                       ; avconf:avc|LUT_INDEX[5]                       ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.048      ; 1.306      ;
; 1.078 ; avconf:avc|mI2C_DATA[14]                      ; avconf:avc|I2C_Controller:u0|SD[14]           ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.076      ; 1.340      ;
; 1.079 ; avconf:avc|LUT_INDEX[5]                       ; avconf:avc|mI2C_DATA[0]                       ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 1.771      ; 3.036      ;
; 1.084 ; avconf:avc|LUT_INDEX[5]                       ; avconf:avc|mI2C_DATA[7]                       ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 1.778      ; 3.048      ;
; 1.084 ; avconf:avc|LUT_INDEX[5]                       ; avconf:avc|mI2C_DATA[9]                       ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 1.778      ; 3.048      ;
; 1.084 ; avconf:avc|LUT_INDEX[5]                       ; avconf:avc|mI2C_DATA[8]                       ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 1.778      ; 3.048      ;
; 1.084 ; avconf:avc|LUT_INDEX[1]                       ; avconf:avc|mI2C_DATA[7]                       ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; -0.500       ; 3.951      ; 4.973      ;
; 1.084 ; avconf:avc|LUT_INDEX[1]                       ; avconf:avc|mI2C_DATA[9]                       ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; -0.500       ; 3.951      ; 4.973      ;
; 1.084 ; avconf:avc|LUT_INDEX[1]                       ; avconf:avc|mI2C_DATA[8]                       ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; -0.500       ; 3.951      ; 4.973      ;
; 1.085 ; avconf:avc|mI2C_DATA[5]                       ; avconf:avc|I2C_Controller:u0|SD[5]            ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.076      ; 1.347      ;
; 1.088 ; avconf:avc|LUT_INDEX[1]                       ; avconf:avc|mI2C_DATA[4]                       ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; -0.500       ; 3.951      ; 4.977      ;
; 1.088 ; avconf:avc|LUT_INDEX[1]                       ; avconf:avc|mI2C_DATA[12]                      ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; -0.500       ; 3.951      ; 4.977      ;
; 1.097 ; avconf:avc|mI2C_DATA[15]                      ; avconf:avc|I2C_Controller:u0|SD[15]           ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.076      ; 1.359      ;
; 1.110 ; avconf:avc|LUT_INDEX[5]                       ; avconf:avc|mI2C_DATA[4]                       ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 1.778      ; 3.074      ;
; 1.110 ; avconf:avc|LUT_INDEX[5]                       ; avconf:avc|mI2C_DATA[12]                      ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 1.778      ; 3.074      ;
; 1.114 ; avconf:avc|mI2C_DATA[6]                       ; avconf:avc|I2C_Controller:u0|SD[6]            ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.077      ; 1.377      ;
; 1.123 ; avconf:avc|mI2C_DATA[11]                      ; avconf:avc|I2C_Controller:u0|SD[11]           ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.074      ; 1.383      ;
; 1.123 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[2]    ; avconf:avc|I2C_Controller:u0|SD_COUNTER[4]    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.078      ; 1.387      ;
; 1.125 ; avconf:avc|LUT_INDEX[1]                       ; avconf:avc|LUT_INDEX[2]                       ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; -0.500       ; 2.284      ; 3.347      ;
; 1.128 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[2]    ; avconf:avc|I2C_Controller:u0|SD_COUNTER[5]    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.078      ; 1.392      ;
; 1.149 ; avconf:avc|mI2C_DATA[8]                       ; avconf:avc|I2C_Controller:u0|SD[8]            ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.073      ; 1.408      ;
; 1.153 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[0]    ; avconf:avc|I2C_Controller:u0|SD_COUNTER[0]    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.078      ; 1.417      ;
; 1.159 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[5]    ; avconf:avc|I2C_Controller:u0|END              ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.081      ; 1.426      ;
; 1.174 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[4]    ; avconf:avc|I2C_Controller:u0|SDO~_Duplicate_1 ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.078      ; 1.438      ;
; 1.184 ; avconf:avc|LUT_INDEX[2]                       ; avconf:avc|LUT_INDEX[4]                       ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.048      ; 1.418      ;
; 1.189 ; avconf:avc|LUT_INDEX[2]                       ; avconf:avc|LUT_INDEX[5]                       ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.048      ; 1.423      ;
+-------+-----------------------------------------------+-----------------------------------------------+--------------------------+--------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'p1|altpll_component|pll|clk[2]'                                                                                                                                                                                     ;
+-------+---------------------------------------------------------------+---------------------------------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; Slack ; From Node                                                     ; To Node                                                       ; Launch Clock                   ; Latch Clock                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------+---------------------------------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; 0.481 ; vga_controller:vga_ins|ADDR[18]                               ; vga_controller:vga_ins|ADDR[18]                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.080      ; 0.747      ;
; 0.606 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[10] ; vga_controller:vga_ins|video_sync_generator:LTM_ins|blank_n   ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.080      ; 0.872      ;
; 0.642 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[2]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|VS        ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.078      ; 0.906      ;
; 0.643 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[1]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[1]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.079      ; 0.908      ;
; 0.647 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[7]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[7]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.078      ; 0.911      ;
; 0.649 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[2]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[2]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.079      ; 0.914      ;
; 0.650 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[8]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[8]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.078      ; 0.914      ;
; 0.657 ; vga_controller:vga_ins|ADDR[8]                                ; vga_controller:vga_ins|ADDR[8]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.080      ; 0.923      ;
; 0.657 ; vga_controller:vga_ins|ADDR[9]                                ; vga_controller:vga_ins|ADDR[9]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.080      ; 0.923      ;
; 0.658 ; vga_controller:vga_ins|ADDR[7]                                ; vga_controller:vga_ins|ADDR[7]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.080      ; 0.924      ;
; 0.658 ; vga_controller:vga_ins|ADDR[11]                               ; vga_controller:vga_ins|ADDR[11]                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.080      ; 0.924      ;
; 0.658 ; vga_controller:vga_ins|ADDR[12]                               ; vga_controller:vga_ins|ADDR[12]                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.080      ; 0.924      ;
; 0.658 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[5]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[5]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.078      ; 0.922      ;
; 0.659 ; vga_controller:vga_ins|ADDR[14]                               ; vga_controller:vga_ins|ADDR[14]                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.080      ; 0.925      ;
; 0.659 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[1]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[1]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.078      ; 0.923      ;
; 0.659 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[6]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[6]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.079      ; 0.924      ;
; 0.660 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[3]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[3]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.079      ; 0.925      ;
; 0.661 ; vga_controller:vga_ins|ADDR[10]                               ; vga_controller:vga_ins|ADDR[10]                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.080      ; 0.927      ;
; 0.662 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[4]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[4]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.079      ; 0.927      ;
; 0.663 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[4]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[4]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.078      ; 0.927      ;
; 0.664 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[0]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[0]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.079      ; 0.929      ;
; 0.665 ; vga_controller:vga_ins|ADDR[4]                                ; vga_controller:vga_ins|ADDR[4]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.080      ; 0.931      ;
; 0.665 ; vga_controller:vga_ins|ADDR[15]                               ; vga_controller:vga_ins|ADDR[15]                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.080      ; 0.931      ;
; 0.666 ; vga_controller:vga_ins|ADDR[3]                                ; vga_controller:vga_ins|ADDR[3]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.080      ; 0.932      ;
; 0.666 ; vga_controller:vga_ins|ADDR[13]                               ; vga_controller:vga_ins|ADDR[13]                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.080      ; 0.932      ;
; 0.666 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[7]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[7]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.079      ; 0.931      ;
; 0.667 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[10] ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[10] ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.079      ; 0.932      ;
; 0.679 ; vga_controller:vga_ins|ADDR[6]                                ; vga_controller:vga_ins|ADDR[6]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.080      ; 0.945      ;
; 0.685 ; vga_controller:vga_ins|ADDR[2]                                ; vga_controller:vga_ins|ADDR[2]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.080      ; 0.951      ;
; 0.689 ; vga_controller:vga_ins|ADDR[1]                                ; vga_controller:vga_ins|ADDR[1]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.080      ; 0.955      ;
; 0.691 ; vga_controller:vga_ins|ADDR[17]                               ; vga_controller:vga_ins|ADDR[17]                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.080      ; 0.957      ;
; 0.695 ; vga_controller:vga_ins|ADDR[16]                               ; vga_controller:vga_ins|ADDR[16]                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.080      ; 0.961      ;
; 0.717 ; vga_controller:vga_ins|ADDR[0]                                ; vga_controller:vga_ins|ADDR[0]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.080      ; 0.983      ;
; 0.811 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[6]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[6]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.078      ; 1.075      ;
; 0.828 ; vga_controller:vga_ins|ADDR[5]                                ; vga_controller:vga_ins|ADDR[5]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.080      ; 1.094      ;
; 0.903 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[9]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|VS        ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.078      ; 1.167      ;
; 0.938 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[0]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[9]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.079      ; 1.203      ;
; 0.938 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[0]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[5]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.079      ; 1.203      ;
; 0.942 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[9]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[2]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.078      ; 1.206      ;
; 0.942 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[9]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[9]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.078      ; 1.206      ;
; 0.944 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[9]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[0]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.078      ; 1.208      ;
; 0.944 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[3]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|VS        ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.078      ; 1.208      ;
; 0.945 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[9]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[3]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.078      ; 1.209      ;
; 0.961 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[1]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[2]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.079      ; 1.226      ;
; 0.964 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[7]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[8]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.078      ; 1.228      ;
; 0.972 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[0]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[1]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.079      ; 1.237      ;
; 0.973 ; vga_controller:vga_ins|ADDR[8]                                ; vga_controller:vga_ins|ADDR[9]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.091      ; 1.250      ;
; 0.974 ; vga_controller:vga_ins|ADDR[9]                                ; vga_controller:vga_ins|ADDR[10]                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.080      ; 1.240      ;
; 0.975 ; vga_controller:vga_ins|ADDR[7]                                ; vga_controller:vga_ins|ADDR[8]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.080      ; 1.241      ;
; 0.975 ; vga_controller:vga_ins|ADDR[11]                               ; vga_controller:vga_ins|ADDR[12]                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.080      ; 1.241      ;
; 0.976 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[2]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[3]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.079      ; 1.241      ;
; 0.976 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[5]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[6]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.078      ; 1.240      ;
; 0.977 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[3]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[4]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.079      ; 1.242      ;
; 0.977 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[0]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[2]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.079      ; 1.242      ;
; 0.978 ; vga_controller:vga_ins|ADDR[8]                                ; vga_controller:vga_ins|ADDR[10]                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.091      ; 1.255      ;
; 0.978 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[5]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[6]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.079      ; 1.243      ;
; 0.980 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[9]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[10] ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.079      ; 1.245      ;
; 0.980 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[0]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[1]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.078      ; 1.244      ;
; 0.981 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[2]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[4]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.079      ; 1.246      ;
; 0.983 ; vga_controller:vga_ins|ADDR[13]                               ; vga_controller:vga_ins|ADDR[14]                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.080      ; 1.249      ;
; 0.983 ; vga_controller:vga_ins|ADDR[3]                                ; vga_controller:vga_ins|ADDR[4]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.080      ; 1.249      ;
; 0.983 ; vga_controller:vga_ins|ADDR[15]                               ; vga_controller:vga_ins|ADDR[16]                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.080      ; 1.249      ;
; 0.985 ; vga_controller:vga_ins|ADDR[12]                               ; vga_controller:vga_ins|ADDR[13]                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.080      ; 1.251      ;
; 0.985 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[3]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[4]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.078      ; 1.249      ;
; 0.986 ; vga_controller:vga_ins|ADDR[14]                               ; vga_controller:vga_ins|ADDR[15]                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.080      ; 1.252      ;
; 0.986 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[6]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[7]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.079      ; 1.251      ;
; 0.988 ; vga_controller:vga_ins|ADDR[10]                               ; vga_controller:vga_ins|ADDR[11]                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.080      ; 1.254      ;
; 0.990 ; vga_controller:vga_ins|ADDR[12]                               ; vga_controller:vga_ins|ADDR[14]                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.080      ; 1.256      ;
; 0.990 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[4]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[5]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.078      ; 1.254      ;
; 0.991 ; vga_controller:vga_ins|ADDR[14]                               ; vga_controller:vga_ins|ADDR[16]                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.080      ; 1.257      ;
; 0.992 ; vga_controller:vga_ins|ADDR[4]                                ; vga_controller:vga_ins|ADDR[5]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.080      ; 1.258      ;
; 0.993 ; vga_controller:vga_ins|ADDR[10]                               ; vga_controller:vga_ins|ADDR[12]                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.080      ; 1.259      ;
; 0.994 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[4]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[6]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.079      ; 1.259      ;
; 0.995 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[4]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[6]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.078      ; 1.259      ;
; 0.997 ; vga_controller:vga_ins|ADDR[4]                                ; vga_controller:vga_ins|ADDR[6]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.080      ; 1.263      ;
; 0.997 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[8]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[10] ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.079      ; 1.262      ;
; 1.006 ; vga_controller:vga_ins|ADDR[6]                                ; vga_controller:vga_ins|ADDR[7]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.080      ; 1.272      ;
; 1.006 ; vga_controller:vga_ins|ADDR[1]                                ; vga_controller:vga_ins|ADDR[2]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.080      ; 1.272      ;
; 1.008 ; vga_controller:vga_ins|ADDR[17]                               ; vga_controller:vga_ins|ADDR[18]                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.080      ; 1.274      ;
; 1.011 ; vga_controller:vga_ins|ADDR[6]                                ; vga_controller:vga_ins|ADDR[8]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.080      ; 1.277      ;
; 1.012 ; vga_controller:vga_ins|ADDR[2]                                ; vga_controller:vga_ins|ADDR[3]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.080      ; 1.278      ;
; 1.014 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[3]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[3]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.078      ; 1.278      ;
; 1.017 ; vga_controller:vga_ins|ADDR[2]                                ; vga_controller:vga_ins|ADDR[4]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.080      ; 1.283      ;
; 1.020 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[0]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[0]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.078      ; 1.284      ;
; 1.021 ; vga_controller:vga_ins|ADDR[0]                                ; vga_controller:vga_ins|ADDR[1]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.080      ; 1.287      ;
; 1.022 ; vga_controller:vga_ins|ADDR[16]                               ; vga_controller:vga_ins|ADDR[17]                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.080      ; 1.288      ;
; 1.026 ; vga_controller:vga_ins|ADDR[0]                                ; vga_controller:vga_ins|ADDR[2]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.080      ; 1.292      ;
; 1.027 ; vga_controller:vga_ins|ADDR[16]                               ; vga_controller:vga_ins|ADDR[18]                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.080      ; 1.293      ;
; 1.061 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[2]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[9]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.079      ; 1.326      ;
; 1.061 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[2]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[5]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.079      ; 1.326      ;
; 1.065 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[3]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[2]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.078      ; 1.329      ;
; 1.065 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[3]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[9]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.078      ; 1.329      ;
; 1.067 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[3]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[0]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.078      ; 1.331      ;
; 1.082 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[0]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[8]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.079      ; 1.347      ;
; 1.082 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[1]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[3]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.079      ; 1.347      ;
; 1.085 ; vga_controller:vga_ins|ADDR[7]                                ; vga_controller:vga_ins|ADDR[9]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.091      ; 1.362      ;
; 1.087 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[1]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[4]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.079      ; 1.352      ;
; 1.090 ; vga_controller:vga_ins|ADDR[7]                                ; vga_controller:vga_ins|ADDR[10]                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.091      ; 1.367      ;
; 1.095 ; vga_controller:vga_ins|ADDR[9]                                ; vga_controller:vga_ins|ADDR[11]                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.080      ; 1.361      ;
; 1.096 ; vga_controller:vga_ins|ADDR[11]                               ; vga_controller:vga_ins|ADDR[13]                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.080      ; 1.362      ;
+-------+---------------------------------------------------------------+---------------------------------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'avconf:avc|LUT_INDEX[1]'                                                                                                   ;
+-------+-------------------------+-------------------------+--------------------------+-------------------------+--------------+------------+------------+
; Slack ; From Node               ; To Node                 ; Launch Clock             ; Latch Clock             ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------+-------------------------+--------------------------+-------------------------+--------------+------------+------------+
; 0.528 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[4]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 5.385      ; 6.145      ;
; 0.671 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[10] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 5.227      ; 6.130      ;
; 0.680 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[2]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 5.227      ; 6.139      ;
; 0.752 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[12] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 5.222      ; 6.206      ;
; 0.780 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[4]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.212      ; 4.012      ;
; 0.825 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[11] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 5.251      ; 6.308      ;
; 0.842 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[5]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.076      ; 3.938      ;
; 0.850 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[6]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 5.239      ; 6.321      ;
; 0.856 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[13] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 5.238      ; 6.326      ;
; 0.869 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[0]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 5.376      ; 6.477      ;
; 0.872 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[8]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 5.244      ; 6.348      ;
; 0.889 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[9]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 5.245      ; 6.366      ;
; 0.925 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[0]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.203      ; 4.148      ;
; 0.970 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[11] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.078      ; 4.068      ;
; 0.972 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[1]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 5.237      ; 6.441      ;
; 1.003 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[8]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.071      ; 4.094      ;
; 1.018 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[15] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.236      ; 4.274      ;
; 1.020 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[15] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.236      ; 4.276      ;
; 1.034 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[12] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.049      ; 4.103      ;
; 1.037 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[4]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.212      ; 4.269      ;
; 1.039 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[0]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.203      ; 4.262      ;
; 1.039 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[8]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.071      ; 4.130      ;
; 1.043 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[3]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 5.250      ; 6.525      ;
; 1.045 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[1]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.064      ; 4.129      ;
; 1.047 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[15] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 5.409      ; 6.688      ;
; 1.048 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[5]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.076      ; 4.144      ;
; 1.057 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[13] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.065      ; 4.142      ;
; 1.059 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[4]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; -0.500       ; 5.385      ; 6.196      ;
; 1.067 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[7]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.072      ; 4.159      ;
; 1.076 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[1]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.064      ; 4.160      ;
; 1.076 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[5]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 5.249      ; 6.557      ;
; 1.101 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[11] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.078      ; 4.199      ;
; 1.104 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[3]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.077      ; 4.201      ;
; 1.110 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[14] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.078      ; 4.208      ;
; 1.121 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[11] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.078      ; 4.219      ;
; 1.125 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[10] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.054      ; 4.199      ;
; 1.133 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[10] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.054      ; 4.207      ;
; 1.141 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[3]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.077      ; 4.238      ;
; 1.150 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[2]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.054      ; 4.224      ;
; 1.152 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[1]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.064      ; 4.236      ;
; 1.155 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[2]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.054      ; 4.229      ;
; 1.164 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[0]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.203      ; 4.387      ;
; 1.178 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[4]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.212      ; 4.410      ;
; 1.183 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[7]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 5.245      ; 6.660      ;
; 1.193 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[6]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.066      ; 4.279      ;
; 1.194 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[8]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.071      ; 4.285      ;
; 1.195 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[11] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.078      ; 4.293      ;
; 1.201 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[8]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.071      ; 4.292      ;
; 1.201 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[7]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.072      ; 4.293      ;
; 1.212 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[2]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.054      ; 4.286      ;
; 1.222 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[4]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.212      ; 4.454      ;
; 1.230 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[13] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.065      ; 4.315      ;
; 1.234 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[15] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.236      ; 4.490      ;
; 1.236 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[1]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.064      ; 4.320      ;
; 1.239 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[14] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.078      ; 4.337      ;
; 1.264 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[0]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.203      ; 4.487      ;
; 1.271 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[14] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 5.251      ; 6.754      ;
; 1.272 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[12] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; -0.500       ; 5.222      ; 6.246      ;
; 1.285 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[8]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; -0.500       ; 5.244      ; 6.281      ;
; 1.289 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[12] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.049      ; 4.358      ;
; 1.301 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[13] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; -0.500       ; 5.238      ; 6.291      ;
; 1.310 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[10] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; -0.500       ; 5.227      ; 6.289      ;
; 1.313 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[6]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.066      ; 4.399      ;
; 1.350 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[11] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; -0.500       ; 5.251      ; 6.353      ;
; 1.356 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[7]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.072      ; 4.448      ;
; 1.365 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[0]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; -0.500       ; 5.376      ; 6.493      ;
; 1.372 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[2]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; -0.500       ; 5.227      ; 6.351      ;
; 1.374 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[14] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.078      ; 4.472      ;
; 1.376 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[14] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.078      ; 4.474      ;
; 1.389 ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[8]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.470      ; 2.879      ;
; 1.389 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[1]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; -0.500       ; 5.237      ; 6.378      ;
; 1.391 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[9]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; -0.500       ; 5.245      ; 6.388      ;
; 1.402 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[12] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.049      ; 4.471      ;
; 1.430 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[6]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; -0.500       ; 5.239      ; 6.421      ;
; 1.432 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[9]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.072      ; 4.524      ;
; 1.436 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[10] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.054      ; 4.510      ;
; 1.439 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[15] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.236      ; 4.695      ;
; 1.444 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[12] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.049      ; 4.513      ;
; 1.445 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[2]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.054      ; 4.519      ;
; 1.454 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[13] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.065      ; 4.539      ;
; 1.489 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[15] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; -0.500       ; 5.409      ; 6.650      ;
; 1.495 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[5]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.076      ; 4.591      ;
; 1.508 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[3]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.077      ; 4.605      ;
; 1.516 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[7]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.072      ; 4.608      ;
; 1.565 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[5]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; -0.500       ; 5.249      ; 6.566      ;
; 1.595 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[3]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; -0.500       ; 5.250      ; 6.597      ;
; 1.600 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[10] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.054      ; 4.674      ;
; 1.624 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[7]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; -0.500       ; 5.245      ; 6.621      ;
; 1.682 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[13] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.065      ; 4.767      ;
; 1.700 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[6]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.066      ; 4.786      ;
; 1.702 ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[1]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.463      ; 3.185      ;
; 1.705 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[14] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; -0.500       ; 5.251      ; 6.708      ;
; 1.751 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[9]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.072      ; 4.843      ;
; 1.759 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[3]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.077      ; 4.856      ;
; 1.776 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[6]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.066      ; 4.862      ;
; 1.796 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[5]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.076      ; 4.892      ;
; 1.807 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[9]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.072      ; 4.899      ;
; 1.836 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[9]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.072      ; 4.928      ;
; 1.923 ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[6]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.465      ; 3.408      ;
; 2.170 ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[7]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.471      ; 3.661      ;
+-------+-------------------------+-------------------------+--------------------------+-------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'p1|altpll_component|pll|clk[2]'                                                                                                                        ;
+--------+-----------------------+---------------------------------------------------------------+--------------+--------------------------------+--------------+------------+------------+
; Slack  ; From Node             ; To Node                                                       ; Launch Clock ; Latch Clock                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------+---------------------------------------------------------------+--------------+--------------------------------+--------------+------------+------------+
; 10.815 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[8]                                ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -2.562     ; 6.571      ;
; 10.815 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[7]                                ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -2.562     ; 6.571      ;
; 10.815 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[6]                                ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -2.562     ; 6.571      ;
; 10.815 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[5]                                ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -2.562     ; 6.571      ;
; 10.815 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[4]                                ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -2.562     ; 6.571      ;
; 10.815 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[3]                                ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -2.562     ; 6.571      ;
; 10.815 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[2]                                ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -2.562     ; 6.571      ;
; 10.815 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[1]                                ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -2.562     ; 6.571      ;
; 10.815 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[0]                                ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -2.562     ; 6.571      ;
; 11.077 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[18]                               ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -2.551     ; 6.320      ;
; 11.077 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[17]                               ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -2.551     ; 6.320      ;
; 11.077 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[16]                               ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -2.551     ; 6.320      ;
; 11.077 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[15]                               ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -2.551     ; 6.320      ;
; 11.077 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[14]                               ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -2.551     ; 6.320      ;
; 11.077 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[13]                               ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -2.551     ; 6.320      ;
; 11.077 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[12]                               ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -2.551     ; 6.320      ;
; 11.077 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[11]                               ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -2.551     ; 6.320      ;
; 11.077 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[10]                               ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -2.551     ; 6.320      ;
; 11.077 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[9]                                ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -2.551     ; 6.320      ;
; 11.250 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[9]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -2.611     ; 6.087      ;
; 11.250 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[8]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -2.611     ; 6.087      ;
; 11.250 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[5]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -2.611     ; 6.087      ;
; 11.250 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[7]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -2.611     ; 6.087      ;
; 11.250 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[6]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -2.611     ; 6.087      ;
; 11.250 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[10] ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -2.611     ; 6.087      ;
; 11.250 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[4]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -2.611     ; 6.087      ;
; 11.250 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[3]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -2.611     ; 6.087      ;
; 11.250 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[2]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -2.611     ; 6.087      ;
; 11.250 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[1]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -2.611     ; 6.087      ;
; 11.250 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[0]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -2.611     ; 6.087      ;
; 11.443 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[2]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -2.609     ; 5.896      ;
; 11.443 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[9]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -2.609     ; 5.896      ;
; 11.443 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[3]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -2.609     ; 5.896      ;
; 11.443 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[0]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -2.609     ; 5.896      ;
; 11.443 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[1]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -2.609     ; 5.896      ;
; 11.443 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[4]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -2.609     ; 5.896      ;
; 11.443 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[6]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -2.609     ; 5.896      ;
; 11.443 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[7]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -2.609     ; 5.896      ;
; 11.443 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[8]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -2.609     ; 5.896      ;
; 11.443 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[5]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -2.609     ; 5.896      ;
+--------+-----------------------+---------------------------------------------------------------+--------------+--------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'p1|altpll_component|pll|clk[2]'                                                                                                                        ;
+-------+-----------------------+---------------------------------------------------------------+--------------+--------------------------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                                                       ; Launch Clock ; Latch Clock                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+---------------------------------------------------------------+--------------+--------------------------------+--------------+------------+------------+
; 7.221 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[2]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.985     ; 5.522      ;
; 7.221 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[9]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.985     ; 5.522      ;
; 7.221 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[3]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.985     ; 5.522      ;
; 7.221 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[0]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.985     ; 5.522      ;
; 7.221 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[1]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.985     ; 5.522      ;
; 7.221 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[4]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.985     ; 5.522      ;
; 7.221 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[6]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.985     ; 5.522      ;
; 7.221 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[7]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.985     ; 5.522      ;
; 7.221 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[8]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.985     ; 5.522      ;
; 7.221 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[5]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.985     ; 5.522      ;
; 7.427 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[9]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.986     ; 5.727      ;
; 7.427 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[8]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.986     ; 5.727      ;
; 7.427 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[5]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.986     ; 5.727      ;
; 7.427 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[7]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.986     ; 5.727      ;
; 7.427 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[6]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.986     ; 5.727      ;
; 7.427 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[10] ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.986     ; 5.727      ;
; 7.427 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[4]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.986     ; 5.727      ;
; 7.427 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[3]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.986     ; 5.727      ;
; 7.427 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[2]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.986     ; 5.727      ;
; 7.427 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[1]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.986     ; 5.727      ;
; 7.427 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[0]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.986     ; 5.727      ;
; 7.533 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[18]                               ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.925     ; 5.894      ;
; 7.533 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[17]                               ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.925     ; 5.894      ;
; 7.533 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[16]                               ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.925     ; 5.894      ;
; 7.533 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[15]                               ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.925     ; 5.894      ;
; 7.533 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[14]                               ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.925     ; 5.894      ;
; 7.533 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[13]                               ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.925     ; 5.894      ;
; 7.533 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[12]                               ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.925     ; 5.894      ;
; 7.533 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[11]                               ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.925     ; 5.894      ;
; 7.533 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[10]                               ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.925     ; 5.894      ;
; 7.533 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[9]                                ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.925     ; 5.894      ;
; 7.761 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[8]                                ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.936     ; 6.111      ;
; 7.761 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[7]                                ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.936     ; 6.111      ;
; 7.761 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[6]                                ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.936     ; 6.111      ;
; 7.761 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[5]                                ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.936     ; 6.111      ;
; 7.761 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[4]                                ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.936     ; 6.111      ;
; 7.761 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[3]                                ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.936     ; 6.111      ;
; 7.761 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[2]                                ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.936     ; 6.111      ;
; 7.761 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[1]                                ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.936     ; 6.111      ;
; 7.761 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[0]                                ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.936     ; 6.111      ;
+-------+-----------------------+---------------------------------------------------------------+--------------+--------------------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                    ;
+------------+-----------------+--------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                     ; Note ;
+------------+-----------------+--------------------------------+------+
; 42.45 MHz  ; 42.45 MHz       ; p1|altpll_component|pll|clk[2] ;      ;
; 115.42 MHz ; 115.42 MHz      ; CLOCK_50                       ;      ;
; 172.95 MHz ; 172.95 MHz      ; avconf:avc|LUT_INDEX[1]        ;      ;
; 184.5 MHz  ; 184.5 MHz       ; avconf:avc|mI2C_CTRL_CLK       ;      ;
+------------+-----------------+--------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+---------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                      ;
+--------------------------------+--------+---------------+
; Clock                          ; Slack  ; End Point TNS ;
+--------------------------------+--------+---------------+
; avconf:avc|mI2C_CTRL_CLK       ; -4.420 ; -163.898      ;
; avconf:avc|LUT_INDEX[1]        ; -3.757 ; -54.483       ;
; CLOCK_50                       ; -1.415 ; -1.415        ;
; p1|altpll_component|pll|clk[2] ; 8.222  ; 0.000         ;
+--------------------------------+--------+---------------+


+--------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                      ;
+--------------------------------+-------+---------------+
; Clock                          ; Slack ; End Point TNS ;
+--------------------------------+-------+---------------+
; CLOCK_50                       ; 0.353 ; 0.000         ;
; avconf:avc|mI2C_CTRL_CLK       ; 0.354 ; 0.000         ;
; p1|altpll_component|pll|clk[2] ; 0.433 ; 0.000         ;
; avconf:avc|LUT_INDEX[1]        ; 0.542 ; 0.000         ;
+--------------------------------+-------+---------------+


+---------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                   ;
+--------------------------------+--------+---------------+
; Clock                          ; Slack  ; End Point TNS ;
+--------------------------------+--------+---------------+
; p1|altpll_component|pll|clk[2] ; 11.730 ; 0.000         ;
+--------------------------------+--------+---------------+


+--------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                   ;
+--------------------------------+-------+---------------+
; Clock                          ; Slack ; End Point TNS ;
+--------------------------------+-------+---------------+
; p1|altpll_component|pll|clk[2] ; 6.527 ; 0.000         ;
+--------------------------------+-------+---------------+


+---------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary        ;
+--------------------------------+--------+---------------+
; Clock                          ; Slack  ; End Point TNS ;
+--------------------------------+--------+---------------+
; avconf:avc|mI2C_CTRL_CLK       ; -1.285 ; -75.815       ;
; avconf:avc|LUT_INDEX[1]        ; 0.378  ; 0.000         ;
; CLOCK_50                       ; 9.563  ; 0.000         ;
; p1|altpll_component|pll|clk[2] ; 19.706 ; 0.000         ;
+--------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'avconf:avc|mI2C_CTRL_CLK'                                                                                                                                                ;
+--------+-----------------------------------------------+-----------------------------------------------+--------------------------+--------------------------+--------------+------------+------------+
; Slack  ; From Node                                     ; To Node                                       ; Launch Clock             ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------+-----------------------------------------------+--------------------------+--------------------------+--------------+------------+------------+
; -4.420 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3]    ; avconf:avc|I2C_Controller:u0|SDO              ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.085     ; 5.222      ;
; -4.337 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[1]    ; avconf:avc|I2C_Controller:u0|SDO              ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.085     ; 5.139      ;
; -4.301 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[0]    ; avconf:avc|I2C_Controller:u0|SDO              ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.085     ; 5.103      ;
; -4.235 ; avconf:avc|I2C_Controller:u0|SDO~_Duplicate_1 ; avconf:avc|I2C_Controller:u0|SDO              ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.085     ; 5.037      ;
; -4.219 ; avconf:avc|I2C_Controller:u0|SD[18]           ; avconf:avc|I2C_Controller:u0|SDO              ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.086     ; 5.020      ;
; -4.175 ; avconf:avc|I2C_Controller:u0|SD[7]            ; avconf:avc|I2C_Controller:u0|SDO              ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.085     ; 4.977      ;
; -4.093 ; avconf:avc|I2C_Controller:u0|SD[4]            ; avconf:avc|I2C_Controller:u0|SDO              ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.085     ; 4.895      ;
; -3.976 ; avconf:avc|I2C_Controller:u0|SD[14]           ; avconf:avc|I2C_Controller:u0|SDO              ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.086     ; 4.777      ;
; -3.882 ; avconf:avc|I2C_Controller:u0|SD[15]           ; avconf:avc|I2C_Controller:u0|SDO              ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.086     ; 4.683      ;
; -3.832 ; avconf:avc|I2C_Controller:u0|SD[22]           ; avconf:avc|I2C_Controller:u0|SDO              ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.086     ; 4.633      ;
; -3.766 ; avconf:avc|I2C_Controller:u0|SD[6]            ; avconf:avc|I2C_Controller:u0|SDO              ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.086     ; 4.567      ;
; -3.740 ; avconf:avc|I2C_Controller:u0|SD[11]           ; avconf:avc|I2C_Controller:u0|SDO              ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.085     ; 4.542      ;
; -3.737 ; avconf:avc|I2C_Controller:u0|SD[2]            ; avconf:avc|I2C_Controller:u0|SDO              ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.086     ; 4.538      ;
; -3.717 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[2]    ; avconf:avc|I2C_Controller:u0|SDO              ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.085     ; 4.519      ;
; -3.701 ; avconf:avc|mSetup_ST.0000                     ; avconf:avc|mI2C_DATA[18]                      ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.074     ; 4.626      ;
; -3.701 ; avconf:avc|mSetup_ST.0000                     ; avconf:avc|mI2C_DATA[22]                      ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.074     ; 4.626      ;
; -3.700 ; avconf:avc|I2C_Controller:u0|SD[0]            ; avconf:avc|I2C_Controller:u0|SDO              ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.085     ; 4.502      ;
; -3.693 ; avconf:avc|I2C_Controller:u0|SD[10]           ; avconf:avc|I2C_Controller:u0|SDO              ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.085     ; 4.495      ;
; -3.687 ; avconf:avc|I2C_Controller:u0|SD[9]            ; avconf:avc|I2C_Controller:u0|SDO              ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.086     ; 4.488      ;
; -3.670 ; avconf:avc|mSetup_ST.0000                     ; avconf:avc|mI2C_DATA[6]                       ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.072     ; 4.597      ;
; -3.670 ; avconf:avc|mSetup_ST.0000                     ; avconf:avc|mI2C_DATA[1]                       ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.072     ; 4.597      ;
; -3.670 ; avconf:avc|mSetup_ST.0000                     ; avconf:avc|mI2C_DATA[13]                      ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.072     ; 4.597      ;
; -3.668 ; avconf:avc|mSetup_ST.0000                     ; avconf:avc|mI2C_DATA[10]                      ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.073     ; 4.594      ;
; -3.668 ; avconf:avc|mSetup_ST.0000                     ; avconf:avc|mI2C_DATA[2]                       ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.073     ; 4.594      ;
; -3.642 ; avconf:avc|I2C_Controller:u0|SD[12]           ; avconf:avc|I2C_Controller:u0|SDO              ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.086     ; 4.443      ;
; -3.631 ; avconf:avc|I2C_Controller:u0|SD[8]            ; avconf:avc|I2C_Controller:u0|SDO              ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.086     ; 4.432      ;
; -3.624 ; avconf:avc|mSetup_ST.0000                     ; avconf:avc|mI2C_DATA[11]                      ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.071     ; 4.552      ;
; -3.624 ; avconf:avc|mSetup_ST.0000                     ; avconf:avc|mI2C_DATA[3]                       ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.071     ; 4.552      ;
; -3.624 ; avconf:avc|mSetup_ST.0000                     ; avconf:avc|mI2C_DATA[5]                       ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.071     ; 4.552      ;
; -3.624 ; avconf:avc|mSetup_ST.0000                     ; avconf:avc|mI2C_DATA[15]                      ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.071     ; 4.552      ;
; -3.624 ; avconf:avc|mSetup_ST.0000                     ; avconf:avc|mI2C_DATA[14]                      ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.071     ; 4.552      ;
; -3.560 ; avconf:avc|I2C_Controller:u0|SD[5]            ; avconf:avc|I2C_Controller:u0|SDO              ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.086     ; 4.361      ;
; -3.500 ; avconf:avc|I2C_Controller:u0|SD[13]           ; avconf:avc|I2C_Controller:u0|SDO              ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.086     ; 4.301      ;
; -3.439 ; avconf:avc|mSetup_ST.0000                     ; avconf:avc|mI2C_DATA[4]                       ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.069     ; 4.369      ;
; -3.439 ; avconf:avc|mSetup_ST.0000                     ; avconf:avc|mI2C_DATA[12]                      ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.069     ; 4.369      ;
; -3.430 ; avconf:avc|mSetup_ST.0000                     ; avconf:avc|mI2C_DATA[7]                       ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.069     ; 4.360      ;
; -3.430 ; avconf:avc|mSetup_ST.0000                     ; avconf:avc|mI2C_DATA[9]                       ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.069     ; 4.360      ;
; -3.430 ; avconf:avc|mSetup_ST.0000                     ; avconf:avc|mI2C_DATA[8]                       ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.069     ; 4.360      ;
; -3.419 ; avconf:avc|mSetup_ST.0000                     ; avconf:avc|mI2C_DATA[0]                       ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.075     ; 4.343      ;
; -3.407 ; avconf:avc|I2C_Controller:u0|SD[3]            ; avconf:avc|I2C_Controller:u0|SDO              ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.085     ; 4.209      ;
; -3.353 ; avconf:avc|I2C_Controller:u0|SD[1]            ; avconf:avc|I2C_Controller:u0|SDO              ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.086     ; 4.154      ;
; -2.972 ; avconf:avc|LUT_INDEX[3]                       ; avconf:avc|mI2C_DATA[22]                      ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 1.299      ; 5.270      ;
; -2.881 ; avconf:avc|LUT_INDEX[3]                       ; avconf:avc|mI2C_DATA[18]                      ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 1.299      ; 5.179      ;
; -2.727 ; avconf:avc|mSetup_ST.0010                     ; avconf:avc|LUT_INDEX[1]                       ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.070     ; 3.656      ;
; -2.640 ; avconf:avc|LUT_INDEX[0]                       ; avconf:avc|LUT_INDEX[1]                       ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.073     ; 3.566      ;
; -2.635 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3]    ; avconf:avc|I2C_Controller:u0|SD[12]           ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.071     ; 3.563      ;
; -2.635 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3]    ; avconf:avc|I2C_Controller:u0|SD[14]           ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.071     ; 3.563      ;
; -2.635 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3]    ; avconf:avc|I2C_Controller:u0|SD[13]           ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.071     ; 3.563      ;
; -2.635 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3]    ; avconf:avc|I2C_Controller:u0|SD[22]           ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.071     ; 3.563      ;
; -2.635 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3]    ; avconf:avc|I2C_Controller:u0|SD[15]           ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.071     ; 3.563      ;
; -2.635 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3]    ; avconf:avc|I2C_Controller:u0|SD[18]           ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.071     ; 3.563      ;
; -2.635 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3]    ; avconf:avc|I2C_Controller:u0|SD[8]            ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.071     ; 3.563      ;
; -2.635 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3]    ; avconf:avc|I2C_Controller:u0|SD[1]            ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.071     ; 3.563      ;
; -2.635 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3]    ; avconf:avc|I2C_Controller:u0|SD[9]            ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.071     ; 3.563      ;
; -2.635 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3]    ; avconf:avc|I2C_Controller:u0|SD[2]            ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.071     ; 3.563      ;
; -2.635 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3]    ; avconf:avc|I2C_Controller:u0|SD[6]            ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.071     ; 3.563      ;
; -2.635 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3]    ; avconf:avc|I2C_Controller:u0|SD[5]            ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.071     ; 3.563      ;
; -2.631 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[4]    ; avconf:avc|I2C_Controller:u0|SDO              ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.085     ; 3.433      ;
; -2.623 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[5]    ; avconf:avc|I2C_Controller:u0|SDO              ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.085     ; 3.425      ;
; -2.621 ; avconf:avc|LUT_INDEX[2]                       ; avconf:avc|mI2C_DATA[22]                      ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 1.299      ; 4.919      ;
; -2.571 ; avconf:avc|mSetup_ST.0010                     ; avconf:avc|LUT_INDEX[3]                       ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -1.563     ; 2.007      ;
; -2.571 ; avconf:avc|mSetup_ST.0010                     ; avconf:avc|LUT_INDEX[2]                       ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -1.563     ; 2.007      ;
; -2.571 ; avconf:avc|mSetup_ST.0010                     ; avconf:avc|LUT_INDEX[5]                       ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -1.563     ; 2.007      ;
; -2.571 ; avconf:avc|mSetup_ST.0010                     ; avconf:avc|LUT_INDEX[4]                       ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -1.563     ; 2.007      ;
; -2.569 ; avconf:avc|LUT_INDEX[3]                       ; avconf:avc|LUT_INDEX[0]                       ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 1.304      ; 4.872      ;
; -2.566 ; avconf:avc|LUT_INDEX[4]                       ; avconf:avc|LUT_INDEX[0]                       ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 1.304      ; 4.869      ;
; -2.539 ; avconf:avc|LUT_INDEX[4]                       ; avconf:avc|mI2C_DATA[22]                      ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 1.299      ; 4.837      ;
; -2.530 ; avconf:avc|LUT_INDEX[2]                       ; avconf:avc|mI2C_DATA[18]                      ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 1.299      ; 4.828      ;
; -2.511 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[2]    ; avconf:avc|I2C_Controller:u0|SCLK             ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.066     ; 3.444      ;
; -2.492 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[2]    ; avconf:avc|I2C_Controller:u0|SD_COUNTER[0]    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.072     ; 3.419      ;
; -2.492 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[2]    ; avconf:avc|I2C_Controller:u0|SD_COUNTER[4]    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.072     ; 3.419      ;
; -2.492 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[2]    ; avconf:avc|I2C_Controller:u0|SD_COUNTER[1]    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.072     ; 3.419      ;
; -2.492 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[2]    ; avconf:avc|I2C_Controller:u0|SD_COUNTER[2]    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.072     ; 3.419      ;
; -2.492 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[2]    ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3]    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.072     ; 3.419      ;
; -2.492 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[2]    ; avconf:avc|I2C_Controller:u0|SD_COUNTER[5]    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.072     ; 3.419      ;
; -2.448 ; avconf:avc|LUT_INDEX[4]                       ; avconf:avc|mI2C_DATA[18]                      ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 1.299      ; 4.746      ;
; -2.424 ; avconf:avc|LUT_INDEX[0]                       ; avconf:avc|LUT_INDEX[4]                       ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -1.566     ; 1.857      ;
; -2.413 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3]    ; avconf:avc|I2C_Controller:u0|SD[7]            ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.072     ; 3.340      ;
; -2.413 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3]    ; avconf:avc|I2C_Controller:u0|SD[0]            ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.072     ; 3.340      ;
; -2.413 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3]    ; avconf:avc|I2C_Controller:u0|SD[10]           ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.072     ; 3.340      ;
; -2.413 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3]    ; avconf:avc|I2C_Controller:u0|SD[3]            ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.072     ; 3.340      ;
; -2.413 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3]    ; avconf:avc|I2C_Controller:u0|SD[4]            ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.072     ; 3.340      ;
; -2.413 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3]    ; avconf:avc|I2C_Controller:u0|SD[11]           ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.072     ; 3.340      ;
; -2.401 ; avconf:avc|LUT_INDEX[0]                       ; avconf:avc|LUT_INDEX[5]                       ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -1.566     ; 1.834      ;
; -2.394 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3]    ; avconf:avc|I2C_Controller:u0|SDO~_Duplicate_1 ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.072     ; 3.321      ;
; -2.383 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[4]    ; avconf:avc|I2C_Controller:u0|SD[12]           ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.071     ; 3.311      ;
; -2.383 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[4]    ; avconf:avc|I2C_Controller:u0|SD[14]           ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.071     ; 3.311      ;
; -2.383 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[4]    ; avconf:avc|I2C_Controller:u0|SD[13]           ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.071     ; 3.311      ;
; -2.383 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[4]    ; avconf:avc|I2C_Controller:u0|SD[22]           ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.071     ; 3.311      ;
; -2.383 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[4]    ; avconf:avc|I2C_Controller:u0|SD[15]           ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.071     ; 3.311      ;
; -2.383 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[4]    ; avconf:avc|I2C_Controller:u0|SD[18]           ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.071     ; 3.311      ;
; -2.383 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[4]    ; avconf:avc|I2C_Controller:u0|SD[8]            ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.071     ; 3.311      ;
; -2.383 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[4]    ; avconf:avc|I2C_Controller:u0|SD[1]            ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.071     ; 3.311      ;
; -2.383 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[4]    ; avconf:avc|I2C_Controller:u0|SD[9]            ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.071     ; 3.311      ;
; -2.383 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[4]    ; avconf:avc|I2C_Controller:u0|SD[2]            ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.071     ; 3.311      ;
; -2.383 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[4]    ; avconf:avc|I2C_Controller:u0|SD[6]            ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.071     ; 3.311      ;
; -2.383 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[4]    ; avconf:avc|I2C_Controller:u0|SD[5]            ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.071     ; 3.311      ;
; -2.366 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[2]    ; avconf:avc|I2C_Controller:u0|SD[12]           ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.071     ; 3.294      ;
; -2.366 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[2]    ; avconf:avc|I2C_Controller:u0|SD[14]           ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.071     ; 3.294      ;
; -2.366 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[2]    ; avconf:avc|I2C_Controller:u0|SD[13]           ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.071     ; 3.294      ;
+--------+-----------------------------------------------+-----------------------------------------------+--------------------------+--------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'avconf:avc|LUT_INDEX[1]'                                                                                                    ;
+--------+-------------------------+-------------------------+--------------------------+-------------------------+--------------+------------+------------+
; Slack  ; From Node               ; To Node                 ; Launch Clock             ; Latch Clock             ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------+-------------------------+--------------------------+-------------------------+--------------+------------+------------+
; -3.757 ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[5]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 0.953      ; 4.904      ;
; -3.734 ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[6]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 0.945      ; 4.885      ;
; -3.551 ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[10] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 0.934      ; 4.831      ;
; -3.541 ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[12] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 0.932      ; 4.667      ;
; -3.528 ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[4]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.075      ; 4.683      ;
; -3.499 ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[14] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 0.955      ; 4.647      ;
; -3.487 ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[2]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 0.935      ; 4.621      ;
; -3.437 ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[0]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.066      ; 4.858      ;
; -3.423 ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[11] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 0.955      ; 4.724      ;
; -3.420 ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[7]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 0.951      ; 4.565      ;
; -3.360 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[9]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.415      ; 5.975      ;
; -3.303 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[9]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.415      ; 5.918      ;
; -3.280 ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[13] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 0.944      ; 4.418      ;
; -3.280 ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[8]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 0.950      ; 4.577      ;
; -3.246 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[6]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.409      ; 5.861      ;
; -3.182 ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[3]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 0.954      ; 4.334      ;
; -3.051 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[3]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.418      ; 5.667      ;
; -3.014 ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[15] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.094      ; 4.453      ;
; -2.990 ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[1]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 0.943      ; 4.130      ;
; -2.988 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[9]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.415      ; 5.603      ;
; -2.909 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[12] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.396      ; 5.499      ;
; -2.903 ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[9]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 0.951      ; 4.054      ;
; -2.887 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[7]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.415      ; 5.496      ;
; -2.882 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[12] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.396      ; 5.472      ;
; -2.840 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[3]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.418      ; 5.456      ;
; -2.804 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[13] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.408      ; 5.406      ;
; -2.713 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[2]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.399      ; 5.311      ;
; -2.694 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[8]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.414      ; 5.455      ;
; -2.668 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[5]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.417      ; 5.279      ;
; -2.580 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[10] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.398      ; 5.324      ;
; -2.556 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[5]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.417      ; 5.167      ;
; -2.525 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[4]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.539      ; 5.144      ;
; -2.479 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[7]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.415      ; 5.088      ;
; -2.463 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[4]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.539      ; 5.082      ;
; -2.455 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[1]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.407      ; 5.059      ;
; -2.424 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[10] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.398      ; 5.168      ;
; -2.407 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[7]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.415      ; 5.016      ;
; -2.391 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[9]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.500        ; 4.530      ; 6.834      ;
; -2.367 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[2]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.399      ; 4.965      ;
; -2.308 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[13] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.408      ; 4.910      ;
; -2.289 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[14] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.500        ; 4.534      ; 6.729      ;
; -2.286 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[14] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.419      ; 4.898      ;
; -2.284 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[11] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.419      ; 5.049      ;
; -2.255 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[14] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.419      ; 4.867      ;
; -2.254 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[0]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.530      ; 5.139      ;
; -2.220 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[6]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.409      ; 4.835      ;
; -2.210 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[5]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.500        ; 4.532      ; 6.649      ;
; -2.178 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[8]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.414      ; 4.939      ;
; -2.175 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[3]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.500        ; 4.533      ; 6.619      ;
; -2.175 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[4]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.500        ; 4.654      ; 6.622      ;
; -2.161 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[2]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.500        ; 4.514      ; 6.587      ;
; -2.140 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[12] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.500        ; 4.511      ; 6.558      ;
; -2.110 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[7]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.500        ; 4.530      ; 6.547      ;
; -2.109 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[3]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.418      ; 4.725      ;
; -2.095 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[0]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.530      ; 4.980      ;
; -2.087 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[6]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.409      ; 4.702      ;
; -2.068 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[11] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.419      ; 4.833      ;
; -2.027 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[1]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.407      ; 4.631      ;
; -1.996 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[14] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 4.534      ; 6.936      ;
; -1.989 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[13] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.408      ; 4.591      ;
; -1.970 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[0]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.530      ; 4.855      ;
; -1.965 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[3]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.418      ; 4.581      ;
; -1.961 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[9]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.415      ; 4.576      ;
; -1.959 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[6]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.500        ; 4.524      ; 6.402      ;
; -1.953 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[9]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 4.530      ; 6.896      ;
; -1.913 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[12] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.396      ; 4.503      ;
; -1.910 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[10] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.398      ; 4.654      ;
; -1.901 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[0]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.500        ; 4.645      ; 6.614      ;
; -1.898 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[1]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.407      ; 4.502      ;
; -1.877 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[13] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.500        ; 4.523      ; 6.307      ;
; -1.863 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[1]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.407      ; 4.467      ;
; -1.863 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[11] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.500        ; 4.534      ; 6.456      ;
; -1.846 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[8]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.500        ; 4.529      ; 6.435      ;
; -1.834 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[5]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.417      ; 4.445      ;
; -1.830 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[12] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 4.511      ; 6.748      ;
; -1.804 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[4]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 4.654      ; 6.751      ;
; -1.802 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[10] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.500        ; 4.513      ; 6.374      ;
; -1.793 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[14] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.419      ; 4.405      ;
; -1.792 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[15] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.558      ; 4.695      ;
; -1.761 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[5]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 4.532      ; 6.700      ;
; -1.753 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[15] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.500        ; 4.673      ; 6.484      ;
; -1.743 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[13] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 4.523      ; 6.673      ;
; -1.726 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[1]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.500        ; 4.522      ; 6.158      ;
; -1.717 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[6]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 4.524      ; 6.660      ;
; -1.715 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[4]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.539      ; 4.334      ;
; -1.715 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[3]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 4.533      ; 6.659      ;
; -1.707 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[6]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.409      ; 4.322      ;
; -1.706 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[2]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.399      ; 4.304      ;
; -1.704 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[2]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.399      ; 4.302      ;
; -1.701 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[5]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.417      ; 4.312      ;
; -1.686 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[2]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 4.514      ; 6.612      ;
; -1.684 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[7]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.415      ; 4.293      ;
; -1.676 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[7]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 4.530      ; 6.613      ;
; -1.667 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[13] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.408      ; 4.269      ;
; -1.619 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[10] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.398      ; 4.363      ;
; -1.607 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[8]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 4.529      ; 6.696      ;
; -1.605 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[8]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.414      ; 4.366      ;
; -1.605 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[15] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.558      ; 4.508      ;
; -1.602 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[0]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 4.645      ; 6.815      ;
; -1.598 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[10] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 4.513      ; 6.670      ;
+--------+-------------------------+-------------------------+--------------------------+-------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+--------+--------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                    ; To Node                                                                                                                                                                                                                                                         ; Launch Clock             ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+-------------+--------------+------------+------------+
; -1.415 ; avconf:avc|mI2C_CTRL_CLK                                                                                     ; avconf:avc|mI2C_CTRL_CLK                                                                                                                                                                                                                                        ; avconf:avc|mI2C_CTRL_CLK ; CLOCK_50    ; 0.500        ; 2.658      ; 4.775      ;
; -0.930 ; avconf:avc|mI2C_CTRL_CLK                                                                                     ; avconf:avc|mI2C_CTRL_CLK                                                                                                                                                                                                                                        ; avconf:avc|mI2C_CTRL_CLK ; CLOCK_50    ; 1.000        ; 2.658      ; 4.790      ;
; 11.336 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[32] ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|serial_audio_out_data                                                                                                                                                     ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.147     ; 8.406      ;
; 13.488 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|empty_dff                                                ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.082      ; 6.593      ;
; 13.763 ; counter:audio_counter|cnt[0]                                                                                 ; counter:audio_counter|out[13]                                                                                                                                                                                                                                   ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.020     ; 6.216      ;
; 13.810 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~portb_address_reg0  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.342      ; 6.562      ;
; 13.891 ; counter:audio_counter|cnt[1]                                                                                 ; counter:audio_counter|out[13]                                                                                                                                                                                                                                   ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.020     ; 6.088      ;
; 13.920 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[32]                                                                                                                                                    ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.086      ; 6.165      ;
; 13.920 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[31]                                                                                                                                                    ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.086      ; 6.165      ;
; 13.920 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[30]                                                                                                                                                    ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.086      ; 6.165      ;
; 13.920 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[29]                                                                                                                                                    ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.086      ; 6.165      ;
; 13.920 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[28]                                                                                                                                                    ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.086      ; 6.165      ;
; 13.920 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[27]                                                                                                                                                    ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.086      ; 6.165      ;
; 13.920 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[26]                                                                                                                                                    ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.086      ; 6.165      ;
; 13.920 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[25]                                                                                                                                                    ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.086      ; 6.165      ;
; 13.920 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[24]                                                                                                                                                    ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.086      ; 6.165      ;
; 13.920 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[23]                                                                                                                                                    ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.086      ; 6.165      ;
; 13.920 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[22]                                                                                                                                                    ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.086      ; 6.165      ;
; 13.920 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[21]                                                                                                                                                    ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.086      ; 6.165      ;
; 13.920 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[20]                                                                                                                                                    ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.086      ; 6.165      ;
; 13.920 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[19]                                                                                                                                                    ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.086      ; 6.165      ;
; 13.991 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[1]                ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.081      ; 6.089      ;
; 13.991 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[0]                ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.081      ; 6.089      ;
; 13.991 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[2]                ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.081      ; 6.089      ;
; 13.991 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[3]                ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.081      ; 6.089      ;
; 13.991 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[4]                ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.081      ; 6.089      ;
; 13.991 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[5]                ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.081      ; 6.089      ;
; 13.991 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[6]                ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.081      ; 6.089      ;
; 13.993 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|usedw_is_1_dff                                           ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.083      ; 6.089      ;
; 14.028 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[3]                                                                                                                                                     ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.081      ; 6.052      ;
; 14.028 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[2]                                                                                                                                                     ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.081      ; 6.052      ;
; 14.116 ; counter:audio_counter|cnt[3]                                                                                 ; counter:audio_counter|out[13]                                                                                                                                                                                                                                   ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.020     ; 5.863      ;
; 14.130 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[5]                   ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.082      ; 5.951      ;
; 14.130 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[0]                   ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.082      ; 5.951      ;
; 14.130 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[1]                   ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.082      ; 5.951      ;
; 14.130 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[2]                   ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.082      ; 5.951      ;
; 14.130 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[3]                   ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.082      ; 5.951      ;
; 14.130 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[4]                   ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.082      ; 5.951      ;
; 14.180 ; counter:audio_counter|cnt[5]                                                                                 ; counter:audio_counter|out[13]                                                                                                                                                                                                                                   ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.020     ; 5.799      ;
; 14.219 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[18]                                                                                                                                                    ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.087      ; 5.867      ;
; 14.219 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[17]                                                                                                                                                    ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.087      ; 5.867      ;
; 14.219 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[16]                                                                                                                                                    ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.087      ; 5.867      ;
; 14.219 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[15]                                                                                                                                                    ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.087      ; 5.867      ;
; 14.219 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[14]                                                                                                                                                    ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.087      ; 5.867      ;
; 14.219 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[13]                                                                                                                                                    ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.087      ; 5.867      ;
; 14.219 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[12]                                                                                                                                                    ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.087      ; 5.867      ;
; 14.219 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[11]                                                                                                                                                    ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.087      ; 5.867      ;
; 14.219 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[10]                                                                                                                                                    ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.087      ; 5.867      ;
; 14.219 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[9]                                                                                                                                                     ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.087      ; 5.867      ;
; 14.219 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[8]                                                                                                                                                     ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.087      ; 5.867      ;
; 14.219 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[7]                                                                                                                                                     ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.087      ; 5.867      ;
; 14.219 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[6]                                                                                                                                                     ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.087      ; 5.867      ;
; 14.219 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[5]                                                                                                                                                     ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.087      ; 5.867      ;
; 14.219 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[4]                                                                                                                                                     ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.087      ; 5.867      ;
; 14.221 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|empty_dff                                               ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.080      ; 5.858      ;
; 14.277 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|usedw_is_0_dff                                           ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.081      ; 5.803      ;
; 14.295 ; counter:audio_counter|cnt[11]                                                                                ; counter:audio_counter|out[13]                                                                                                                                                                                                                                   ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.020     ; 5.684      ;
; 14.329 ; counter:audio_counter|cnt[2]                                                                                 ; counter:audio_counter|out[13]                                                                                                                                                                                                                                   ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.020     ; 5.650      ;
; 14.446 ; counter:audio_counter|cnt[13]                                                                                ; counter:audio_counter|out[13]                                                                                                                                                                                                                                   ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.020     ; 5.533      ;
; 14.448 ; counter:audio_counter|cnt[12]                                                                                ; counter:audio_counter|out[13]                                                                                                                                                                                                                                   ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.020     ; 5.531      ;
; 14.449 ; counter:audio_counter|cnt[4]                                                                                 ; counter:audio_counter|out[13]                                                                                                                                                                                                                                   ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.020     ; 5.530      ;
; 14.455 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|low_addressa[2]                                          ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.081      ; 5.625      ;
; 14.457 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|low_addressa[6]                                          ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.081      ; 5.623      ;
; 14.463 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|low_addressa[1]                                          ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.081      ; 5.617      ;
; 14.466 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|low_addressa[3]                                          ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.081      ; 5.614      ;
; 14.506 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[1]                                                                                                                                                     ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.083      ; 5.576      ;
; 14.507 ; counter:audio_counter|cnt[10]                                                                                ; counter:audio_counter|out[13]                                                                                                                                                                                                                                   ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.020     ; 5.472      ;
; 14.526 ; counter:audio_counter|cnt[14]                                                                                ; counter:audio_counter|out[13]                                                                                                                                                                                                                                   ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.020     ; 5.453      ;
; 14.538 ; counter:audio_counter|cnt[6]                                                                                 ; counter:audio_counter|out[13]                                                                                                                                                                                                                                   ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.020     ; 5.441      ;
; 14.579 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[5]                  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.081      ; 5.501      ;
; 14.579 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[0]                  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.081      ; 5.501      ;
; 14.579 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[1]                  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.081      ; 5.501      ;
; 14.579 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[2]                  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.081      ; 5.501      ;
; 14.579 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[3]                  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.081      ; 5.501      ;
; 14.579 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[4]                  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.081      ; 5.501      ;
; 14.581 ; counter:audio_counter|cnt[7]                                                                                 ; counter:audio_counter|out[13]                                                                                                                                                                                                                                   ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.020     ; 5.398      ;
; 14.596 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:ADC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|usedw_is_2_dff                                         ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.086      ; 5.489      ;
; 14.618 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|rd_ptr_lsb                                               ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.083      ; 5.464      ;
; 14.637 ; counter:audio_counter|cnt[0]                                                                                 ; counter:audio_counter|cnt[0]                                                                                                                                                                                                                                    ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.068     ; 5.294      ;
; 14.637 ; counter:audio_counter|cnt[0]                                                                                 ; counter:audio_counter|cnt[1]                                                                                                                                                                                                                                    ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.068     ; 5.294      ;
; 14.637 ; counter:audio_counter|cnt[0]                                                                                 ; counter:audio_counter|cnt[2]                                                                                                                                                                                                                                    ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.068     ; 5.294      ;
; 14.637 ; counter:audio_counter|cnt[0]                                                                                 ; counter:audio_counter|cnt[3]                                                                                                                                                                                                                                    ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.068     ; 5.294      ;
; 14.637 ; counter:audio_counter|cnt[0]                                                                                 ; counter:audio_counter|cnt[4]                                                                                                                                                                                                                                    ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.068     ; 5.294      ;
; 14.637 ; counter:audio_counter|cnt[0]                                                                                 ; counter:audio_counter|cnt[5]                                                                                                                                                                                                                                    ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.068     ; 5.294      ;
; 14.637 ; counter:audio_counter|cnt[0]                                                                                 ; counter:audio_counter|cnt[6]                                                                                                                                                                                                                                    ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.068     ; 5.294      ;
; 14.637 ; counter:audio_counter|cnt[0]                                                                                 ; counter:audio_counter|cnt[7]                                                                                                                                                                                                                                    ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.068     ; 5.294      ;
; 14.637 ; counter:audio_counter|cnt[0]                                                                                 ; counter:audio_counter|cnt[8]                                                                                                                                                                                                                                    ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.068     ; 5.294      ;
; 14.637 ; counter:audio_counter|cnt[0]                                                                                 ; counter:audio_counter|cnt[9]                                                                                                                                                                                                                                    ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.068     ; 5.294      ;
; 14.637 ; counter:audio_counter|cnt[0]                                                                                 ; counter:audio_counter|cnt[10]                                                                                                                                                                                                                                   ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.068     ; 5.294      ;
; 14.637 ; counter:audio_counter|cnt[0]                                                                                 ; counter:audio_counter|cnt[11]                                                                                                                                                                                                                                   ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.068     ; 5.294      ;
; 14.637 ; counter:audio_counter|cnt[0]                                                                                 ; counter:audio_counter|cnt[12]                                                                                                                                                                                                                                   ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.068     ; 5.294      ;
; 14.637 ; counter:audio_counter|cnt[0]                                                                                 ; counter:audio_counter|cnt[13]                                                                                                                                                                                                                                   ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.068     ; 5.294      ;
; 14.637 ; counter:audio_counter|cnt[0]                                                                                 ; counter:audio_counter|cnt[14]                                                                                                                                                                                                                                   ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.068     ; 5.294      ;
; 14.637 ; counter:audio_counter|cnt[0]                                                                                 ; counter:audio_counter|cnt[15]                                                                                                                                                                                                                                   ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.068     ; 5.294      ;
; 14.653 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:ADC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|empty_dff                                              ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.085      ; 5.431      ;
; 14.679 ; counter:audio_counter|cnt[8]                                                                                 ; counter:audio_counter|out[13]                                                                                                                                                                                                                                   ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.020     ; 5.300      ;
; 14.699 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~portb_address_reg0 ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.344      ; 5.675      ;
; 14.700 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|rd_ptr_lsb                                              ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.082      ; 5.381      ;
; 14.703 ; counter:audio_counter|cnt[9]                                                                                 ; counter:audio_counter|out[13]                                                                                                                                                                                                                                   ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.020     ; 5.276      ;
; 14.765 ; counter:audio_counter|cnt[1]                                                                                 ; counter:audio_counter|cnt[0]                                                                                                                                                                                                                                    ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.068     ; 5.166      ;
+--------+--------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'p1|altpll_component|pll|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                        ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                              ; To Node                                                                                                                                                                ; Launch Clock                   ; Latch Clock                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; 8.222  ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_8kc1:auto_generated|ram_block1a45~porta_address_reg0                          ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_u5c1:auto_generated|ram_block1a0~porta_address_reg0                         ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.117     ; 11.691     ;
; 8.770  ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_8kc1:auto_generated|ram_block1a43~porta_address_reg0                          ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_u5c1:auto_generated|ram_block1a0~porta_address_reg0                         ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.047     ; 11.213     ;
; 8.822  ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_8kc1:auto_generated|ram_block1a37~porta_address_reg0                          ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_u5c1:auto_generated|ram_block1a0~porta_address_reg0                         ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.077     ; 11.131     ;
; 9.115  ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_8kc1:auto_generated|ram_block1a70~porta_address_reg0                          ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_u5c1:auto_generated|ram_block1a0~porta_address_reg0                         ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.062     ; 10.853     ;
; 9.171  ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_8kc1:auto_generated|ram_block1a47~porta_address_reg0                          ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_u5c1:auto_generated|ram_block1a0~porta_address_reg0                         ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.034     ; 10.825     ;
; 9.220  ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_8kc1:auto_generated|ram_block1a33~porta_address_reg0                          ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_u5c1:auto_generated|ram_block1a0~porta_address_reg0                         ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.092     ; 10.718     ;
; 9.238  ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_8kc1:auto_generated|ram_block1a41~porta_address_reg0                          ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_u5c1:auto_generated|ram_block1a0~porta_address_reg0                         ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.100     ; 10.692     ;
; 9.240  ; vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_f0d1:auto_generated|ram_block1a103~porta_address_reg0 ; vga_controller:vga_ins|img_index_home_screen:img_index_home_screen_inst|altsyncram:altsyncram_component|altsyncram_psc1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.045     ; 10.745     ;
; 9.309  ; vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_f0d1:auto_generated|ram_block1a60~porta_address_reg0  ; vga_controller:vga_ins|img_index_home_screen:img_index_home_screen_inst|altsyncram:altsyncram_component|altsyncram_psc1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.074     ; 10.647     ;
; 9.360  ; vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_f0d1:auto_generated|ram_block1a89~porta_address_reg0  ; vga_controller:vga_ins|img_index_home_screen:img_index_home_screen_inst|altsyncram:altsyncram_component|altsyncram_psc1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.067     ; 10.603     ;
; 9.432  ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_8kc1:auto_generated|ram_block1a35~porta_address_reg0                          ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_u5c1:auto_generated|ram_block1a0~porta_address_reg0                         ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.076     ; 10.522     ;
; 9.437  ; vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_f0d1:auto_generated|ram_block1a66~porta_address_reg0  ; vga_controller:vga_ins|img_index_home_screen:img_index_home_screen_inst|altsyncram:altsyncram_component|altsyncram_psc1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.051     ; 10.542     ;
; 9.439  ; vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_f0d1:auto_generated|ram_block1a92~porta_address_reg0  ; vga_controller:vga_ins|img_index_home_screen:img_index_home_screen_inst|altsyncram:altsyncram_component|altsyncram_psc1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.085     ; 10.506     ;
; 9.453  ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_8kc1:auto_generated|ram_block1a72~porta_address_reg0                          ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_u5c1:auto_generated|ram_block1a0~porta_address_reg0                         ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.050     ; 10.527     ;
; 9.459  ; vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_f0d1:auto_generated|ram_block1a53~porta_address_reg0  ; vga_controller:vga_ins|img_index_home_screen:img_index_home_screen_inst|altsyncram:altsyncram_component|altsyncram_psc1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.056     ; 10.515     ;
; 9.520  ; vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_f0d1:auto_generated|ram_block1a86~porta_address_reg0  ; vga_controller:vga_ins|img_index_home_screen:img_index_home_screen_inst|altsyncram:altsyncram_component|altsyncram_psc1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.084     ; 10.426     ;
; 9.698  ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_8kc1:auto_generated|ram_block1a66~porta_address_reg0                          ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_u5c1:auto_generated|ram_block1a0~porta_address_reg0                         ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.064     ; 10.268     ;
; 9.699  ; vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_f0d1:auto_generated|ram_block1a77~porta_address_reg0  ; vga_controller:vga_ins|img_index_home_screen:img_index_home_screen_inst|altsyncram:altsyncram_component|altsyncram_psc1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.007      ; 10.338     ;
; 9.723  ; vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_f0d1:auto_generated|ram_block1a34~porta_address_reg0  ; vga_controller:vga_ins|img_index_home_screen:img_index_home_screen_inst|altsyncram:altsyncram_component|altsyncram_psc1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.043     ; 10.264     ;
; 9.742  ; vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_f0d1:auto_generated|ram_block1a80~porta_address_reg0  ; vga_controller:vga_ins|img_index_home_screen:img_index_home_screen_inst|altsyncram:altsyncram_component|altsyncram_psc1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.067     ; 10.221     ;
; 9.772  ; vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_f0d1:auto_generated|ram_block1a1~porta_address_reg0   ; vga_controller:vga_ins|img_index_home_screen:img_index_home_screen_inst|altsyncram:altsyncram_component|altsyncram_psc1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.097     ; 10.161     ;
; 9.777  ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_8kc1:auto_generated|ram_block1a24~porta_address_reg0                          ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_u5c1:auto_generated|ram_block1a0~porta_address_reg0                         ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.038     ; 10.215     ;
; 9.784  ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_8kc1:auto_generated|ram_block1a68~porta_address_reg0                          ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_u5c1:auto_generated|ram_block1a0~porta_address_reg0                         ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.073     ; 10.173     ;
; 9.785  ; vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_f0d1:auto_generated|ram_block1a38~porta_address_reg0  ; vga_controller:vga_ins|img_index_home_screen:img_index_home_screen_inst|altsyncram:altsyncram_component|altsyncram_psc1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.059     ; 10.186     ;
; 9.785  ; vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_f0d1:auto_generated|ram_block1a40~porta_address_reg0  ; vga_controller:vga_ins|img_index_home_screen:img_index_home_screen_inst|altsyncram:altsyncram_component|altsyncram_psc1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.072     ; 10.173     ;
; 9.807  ; vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_f0d1:auto_generated|ram_block1a83~porta_address_reg0  ; vga_controller:vga_ins|img_index_home_screen:img_index_home_screen_inst|altsyncram:altsyncram_component|altsyncram_psc1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.060     ; 10.163     ;
; 9.842  ; vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_f0d1:auto_generated|ram_block1a97~porta_address_reg0  ; vga_controller:vga_ins|img_index_home_screen:img_index_home_screen_inst|altsyncram:altsyncram_component|altsyncram_psc1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.054     ; 10.134     ;
; 9.852  ; vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_f0d1:auto_generated|ram_block1a64~porta_address_reg0  ; vga_controller:vga_ins|img_index_home_screen:img_index_home_screen_inst|altsyncram:altsyncram_component|altsyncram_psc1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.042     ; 10.136     ;
; 9.873  ; vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_f0d1:auto_generated|ram_block1a106~porta_address_reg0 ; vga_controller:vga_ins|img_index_home_screen:img_index_home_screen_inst|altsyncram:altsyncram_component|altsyncram_psc1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.037     ; 10.120     ;
; 9.876  ; vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_f0d1:auto_generated|ram_block1a9~porta_address_reg0   ; vga_controller:vga_ins|img_index_home_screen:img_index_home_screen_inst|altsyncram:altsyncram_component|altsyncram_psc1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.054     ; 10.100     ;
; 9.884  ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_8kc1:auto_generated|ram_block1a0~porta_address_reg0                           ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_u5c1:auto_generated|ram_block1a0~porta_address_reg0                         ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.086     ; 10.060     ;
; 9.931  ; vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_f0d1:auto_generated|ram_block1a47~porta_address_reg0  ; vga_controller:vga_ins|img_index_home_screen:img_index_home_screen_inst|altsyncram:altsyncram_component|altsyncram_psc1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.074     ; 10.025     ;
; 9.944  ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_8kc1:auto_generated|ram_block1a2~porta_address_reg0                           ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_u5c1:auto_generated|ram_block1a0~porta_address_reg0                         ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.052     ; 10.034     ;
; 9.945  ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_8kc1:auto_generated|ram_block1a71~porta_address_reg0                          ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_u5c1:auto_generated|ram_block1a0~porta_address_reg0                         ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.050     ; 10.035     ;
; 9.984  ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_8kc1:auto_generated|ram_block1a27~porta_address_reg0                          ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_u5c1:auto_generated|ram_block1a0~porta_address_reg0                         ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.049     ; 9.997      ;
; 9.987  ; vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_f0d1:auto_generated|ram_block1a44~porta_address_reg0  ; vga_controller:vga_ins|img_index_home_screen:img_index_home_screen_inst|altsyncram:altsyncram_component|altsyncram_psc1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.094     ; 9.949      ;
; 10.007 ; vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_f0d1:auto_generated|ram_block1a108~porta_address_reg0 ; vga_controller:vga_ins|img_index_home_screen:img_index_home_screen_inst|altsyncram:altsyncram_component|altsyncram_psc1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.034     ; 9.989      ;
; 10.023 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_8kc1:auto_generated|ram_block1a28~porta_address_reg0                          ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_u5c1:auto_generated|ram_block1a0~porta_address_reg0                         ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.097     ; 9.910      ;
; 10.024 ; vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_f0d1:auto_generated|ram_block1a63~porta_address_reg0  ; vga_controller:vga_ins|img_index_home_screen:img_index_home_screen_inst|altsyncram:altsyncram_component|altsyncram_psc1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.054     ; 9.952      ;
; 10.032 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_8kc1:auto_generated|ram_block1a4~porta_address_reg0                           ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_u5c1:auto_generated|ram_block1a0~porta_address_reg0                         ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.095     ; 9.903      ;
; 10.032 ; vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_f0d1:auto_generated|ram_block1a54~porta_address_reg0  ; vga_controller:vga_ins|img_index_home_screen:img_index_home_screen_inst|altsyncram:altsyncram_component|altsyncram_psc1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.077     ; 9.921      ;
; 10.033 ; vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_f0d1:auto_generated|ram_block1a56~porta_address_reg0  ; vga_controller:vga_ins|img_index_home_screen:img_index_home_screen_inst|altsyncram:altsyncram_component|altsyncram_psc1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.099     ; 9.898      ;
; 10.042 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_8kc1:auto_generated|ram_block1a3~porta_address_reg0                           ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_u5c1:auto_generated|ram_block1a0~porta_address_reg0                         ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.028     ; 9.960      ;
; 10.071 ; vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_f0d1:auto_generated|ram_block1a41~porta_address_reg0  ; vga_controller:vga_ins|img_index_home_screen:img_index_home_screen_inst|altsyncram:altsyncram_component|altsyncram_psc1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.077     ; 9.882      ;
; 10.079 ; vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_f0d1:auto_generated|ram_block1a2~porta_address_reg0   ; vga_controller:vga_ins|img_index_home_screen:img_index_home_screen_inst|altsyncram:altsyncram_component|altsyncram_psc1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.081     ; 9.870      ;
; 10.096 ; vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_f0d1:auto_generated|ram_block1a74~porta_address_reg0  ; vga_controller:vga_ins|img_index_home_screen:img_index_home_screen_inst|altsyncram:altsyncram_component|altsyncram_psc1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.032     ; 9.902      ;
; 10.099 ; vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_f0d1:auto_generated|ram_block1a70~porta_address_reg0  ; vga_controller:vga_ins|img_index_home_screen:img_index_home_screen_inst|altsyncram:altsyncram_component|altsyncram_psc1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.030     ; 9.901      ;
; 10.108 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_8kc1:auto_generated|ram_block1a63~porta_address_reg0                          ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_u5c1:auto_generated|ram_block1a0~porta_address_reg0                         ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.051     ; 9.871      ;
; 10.131 ; vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_f0d1:auto_generated|ram_block1a81~porta_address_reg0  ; vga_controller:vga_ins|img_index_home_screen:img_index_home_screen_inst|altsyncram:altsyncram_component|altsyncram_psc1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.007     ; 9.892      ;
; 10.134 ; vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_f0d1:auto_generated|ram_block1a43~porta_address_reg0  ; vga_controller:vga_ins|img_index_home_screen:img_index_home_screen_inst|altsyncram:altsyncram_component|altsyncram_psc1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.076     ; 9.820      ;
; 10.153 ; vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_f0d1:auto_generated|ram_block1a7~porta_address_reg0   ; vga_controller:vga_ins|img_index_home_screen:img_index_home_screen_inst|altsyncram:altsyncram_component|altsyncram_psc1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.056     ; 9.821      ;
; 10.167 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_8kc1:auto_generated|ram_block1a17~porta_address_reg0                          ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_u5c1:auto_generated|ram_block1a0~porta_address_reg0                         ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.056     ; 9.807      ;
; 10.175 ; vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_f0d1:auto_generated|ram_block1a91~porta_address_reg0  ; vga_controller:vga_ins|img_index_home_screen:img_index_home_screen_inst|altsyncram:altsyncram_component|altsyncram_psc1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.059     ; 9.796      ;
; 10.182 ; vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_f0d1:auto_generated|ram_block1a88~porta_address_reg0  ; vga_controller:vga_ins|img_index_home_screen:img_index_home_screen_inst|altsyncram:altsyncram_component|altsyncram_psc1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.095     ; 9.753      ;
; 10.184 ; vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_f0d1:auto_generated|ram_block1a95~porta_address_reg0  ; vga_controller:vga_ins|img_index_home_screen:img_index_home_screen_inst|altsyncram:altsyncram_component|altsyncram_psc1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.072     ; 9.774      ;
; 10.195 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_8kc1:auto_generated|ram_block1a57~porta_address_reg0                          ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_u5c1:auto_generated|ram_block1a0~porta_address_reg0                         ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.081     ; 9.754      ;
; 10.203 ; vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_f0d1:auto_generated|ram_block1a26~porta_address_reg0  ; vga_controller:vga_ins|img_index_home_screen:img_index_home_screen_inst|altsyncram:altsyncram_component|altsyncram_psc1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.049     ; 9.778      ;
; 10.210 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_8kc1:auto_generated|ram_block1a1~porta_address_reg0                           ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_u5c1:auto_generated|ram_block1a0~porta_address_reg0                         ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.115     ; 9.705      ;
; 10.225 ; vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_f0d1:auto_generated|ram_block1a25~porta_address_reg0  ; vga_controller:vga_ins|img_index_home_screen:img_index_home_screen_inst|altsyncram:altsyncram_component|altsyncram_psc1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.037     ; 9.768      ;
; 10.257 ; vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_f0d1:auto_generated|ram_block1a31~porta_address_reg0  ; vga_controller:vga_ins|img_index_home_screen:img_index_home_screen_inst|altsyncram:altsyncram_component|altsyncram_psc1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.104     ; 9.669      ;
; 10.262 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_8kc1:auto_generated|ram_block1a64~porta_address_reg0                          ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_u5c1:auto_generated|ram_block1a0~porta_address_reg0                         ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.113     ; 9.655      ;
; 10.266 ; vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_f0d1:auto_generated|ram_block1a76~porta_address_reg0  ; vga_controller:vga_ins|img_index_home_screen:img_index_home_screen_inst|altsyncram:altsyncram_component|altsyncram_psc1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.013     ; 9.751      ;
; 10.267 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_8kc1:auto_generated|ram_block1a31~porta_address_reg0                          ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_u5c1:auto_generated|ram_block1a0~porta_address_reg0                         ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.066     ; 9.697      ;
; 10.272 ; vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_f0d1:auto_generated|ram_block1a100~porta_address_reg0 ; vga_controller:vga_ins|img_index_home_screen:img_index_home_screen_inst|altsyncram:altsyncram_component|altsyncram_psc1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.100     ; 9.658      ;
; 10.296 ; vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_f0d1:auto_generated|ram_block1a37~porta_address_reg0  ; vga_controller:vga_ins|img_index_home_screen:img_index_home_screen_inst|altsyncram:altsyncram_component|altsyncram_psc1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.045     ; 9.689      ;
; 10.299 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_8kc1:auto_generated|ram_block1a51~porta_address_reg0                          ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_u5c1:auto_generated|ram_block1a0~porta_address_reg0                         ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.032     ; 9.699      ;
; 10.326 ; vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_f0d1:auto_generated|ram_block1a10~porta_address_reg0  ; vga_controller:vga_ins|img_index_home_screen:img_index_home_screen_inst|altsyncram:altsyncram_component|altsyncram_psc1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.114     ; 9.590      ;
; 10.337 ; vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_f0d1:auto_generated|ram_block1a62~porta_address_reg0  ; vga_controller:vga_ins|img_index_home_screen:img_index_home_screen_inst|altsyncram:altsyncram_component|altsyncram_psc1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.054     ; 9.639      ;
; 10.345 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_8kc1:auto_generated|ram_block1a5~porta_address_reg0                           ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_u5c1:auto_generated|ram_block1a0~porta_address_reg0                         ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.094     ; 9.591      ;
; 10.347 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_8kc1:auto_generated|ram_block1a30~porta_address_reg0                          ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_u5c1:auto_generated|ram_block1a0~porta_address_reg0                         ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.054     ; 9.629      ;
; 10.375 ; vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_f0d1:auto_generated|ram_block1a75~porta_address_reg0  ; vga_controller:vga_ins|img_index_home_screen:img_index_home_screen_inst|altsyncram:altsyncram_component|altsyncram_psc1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.002     ; 9.653      ;
; 10.378 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_8kc1:auto_generated|ram_block1a26~porta_address_reg0                          ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_u5c1:auto_generated|ram_block1a0~porta_address_reg0                         ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.032     ; 9.620      ;
; 10.383 ; vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_f0d1:auto_generated|ram_block1a61~porta_address_reg0  ; vga_controller:vga_ins|img_index_home_screen:img_index_home_screen_inst|altsyncram:altsyncram_component|altsyncram_psc1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.075     ; 9.572      ;
; 10.387 ; vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_f0d1:auto_generated|ram_block1a82~porta_address_reg0  ; vga_controller:vga_ins|img_index_home_screen:img_index_home_screen_inst|altsyncram:altsyncram_component|altsyncram_psc1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.007      ; 9.650      ;
; 10.399 ; vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_f0d1:auto_generated|ram_block1a78~porta_address_reg0  ; vga_controller:vga_ins|img_index_home_screen:img_index_home_screen_inst|altsyncram:altsyncram_component|altsyncram_psc1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.055     ; 9.576      ;
; 10.431 ; vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_f0d1:auto_generated|ram_block1a50~porta_address_reg0  ; vga_controller:vga_ins|img_index_home_screen:img_index_home_screen_inst|altsyncram:altsyncram_component|altsyncram_psc1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.100     ; 9.499      ;
; 10.450 ; vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_f0d1:auto_generated|ram_block1a102~porta_address_reg0 ; vga_controller:vga_ins|img_index_home_screen:img_index_home_screen_inst|altsyncram:altsyncram_component|altsyncram_psc1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.065     ; 9.515      ;
; 10.478 ; vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_f0d1:auto_generated|ram_block1a46~porta_address_reg0  ; vga_controller:vga_ins|img_index_home_screen:img_index_home_screen_inst|altsyncram:altsyncram_component|altsyncram_psc1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.096     ; 9.456      ;
; 10.505 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_8kc1:auto_generated|ram_block1a12~porta_address_reg0                          ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_u5c1:auto_generated|ram_block1a0~porta_address_reg0                         ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.012     ; 9.513      ;
; 10.511 ; vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_f0d1:auto_generated|ram_block1a13~porta_address_reg0  ; vga_controller:vga_ins|img_index_home_screen:img_index_home_screen_inst|altsyncram:altsyncram_component|altsyncram_psc1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.038     ; 9.481      ;
; 10.529 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_8kc1:auto_generated|ram_block1a6~porta_address_reg0                           ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_u5c1:auto_generated|ram_block1a0~porta_address_reg0                         ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.038     ; 9.463      ;
; 10.546 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_8kc1:auto_generated|ram_block1a42~porta_address_reg0                          ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_u5c1:auto_generated|ram_block1a0~porta_address_reg0                         ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.060     ; 9.424      ;
; 10.551 ; vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_f0d1:auto_generated|ram_block1a35~porta_address_reg0  ; vga_controller:vga_ins|img_index_home_screen:img_index_home_screen_inst|altsyncram:altsyncram_component|altsyncram_psc1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.031     ; 9.448      ;
; 10.554 ; vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_f0d1:auto_generated|ram_block1a48~porta_address_reg0  ; vga_controller:vga_ins|img_index_home_screen:img_index_home_screen_inst|altsyncram:altsyncram_component|altsyncram_psc1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.079     ; 9.397      ;
; 10.556 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_8kc1:auto_generated|ram_block1a23~porta_address_reg0                          ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_u5c1:auto_generated|ram_block1a0~porta_address_reg0                         ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.078     ; 9.396      ;
; 10.563 ; vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_f0d1:auto_generated|ram_block1a59~porta_address_reg0  ; vga_controller:vga_ins|img_index_home_screen:img_index_home_screen_inst|altsyncram:altsyncram_component|altsyncram_psc1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.112     ; 9.355      ;
; 10.599 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_8kc1:auto_generated|ram_block1a59~porta_address_reg0                          ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_u5c1:auto_generated|ram_block1a0~porta_address_reg0                         ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.062     ; 9.369      ;
; 10.605 ; vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_f0d1:auto_generated|ram_block1a5~porta_address_reg0   ; vga_controller:vga_ins|img_index_home_screen:img_index_home_screen_inst|altsyncram:altsyncram_component|altsyncram_psc1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.015     ; 9.410      ;
; 10.635 ; vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_f0d1:auto_generated|ram_block1a69~porta_address_reg0  ; vga_controller:vga_ins|img_index_home_screen:img_index_home_screen_inst|altsyncram:altsyncram_component|altsyncram_psc1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.067     ; 9.328      ;
; 10.636 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_8kc1:auto_generated|ram_block1a36~porta_address_reg0                          ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_u5c1:auto_generated|ram_block1a0~porta_address_reg0                         ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.079     ; 9.315      ;
; 10.637 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_8kc1:auto_generated|ram_block1a39~porta_address_reg0                          ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_u5c1:auto_generated|ram_block1a0~porta_address_reg0                         ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.087     ; 9.306      ;
; 10.644 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_8kc1:auto_generated|ram_block1a55~porta_address_reg0                          ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_u5c1:auto_generated|ram_block1a0~porta_address_reg0                         ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.013      ; 9.399      ;
; 10.651 ; vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_f0d1:auto_generated|ram_block1a87~porta_address_reg0  ; vga_controller:vga_ins|img_index_home_screen:img_index_home_screen_inst|altsyncram:altsyncram_component|altsyncram_psc1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.045     ; 9.334      ;
; 10.663 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_8kc1:auto_generated|ram_block1a49~porta_address_reg0                          ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_u5c1:auto_generated|ram_block1a0~porta_address_reg0                         ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.070     ; 9.297      ;
; 10.673 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_8kc1:auto_generated|ram_block1a65~porta_address_reg0                          ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_u5c1:auto_generated|ram_block1a0~porta_address_reg0                         ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.105     ; 9.252      ;
; 10.682 ; vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_f0d1:auto_generated|ram_block1a3~porta_address_reg0   ; vga_controller:vga_ins|img_index_home_screen:img_index_home_screen_inst|altsyncram:altsyncram_component|altsyncram_psc1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.013     ; 9.335      ;
; 10.686 ; vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_f0d1:auto_generated|ram_block1a109~porta_address_reg0 ; vga_controller:vga_ins|img_index_home_screen:img_index_home_screen_inst|altsyncram:altsyncram_component|altsyncram_psc1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.065     ; 9.279      ;
; 10.689 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_8kc1:auto_generated|ram_block1a61~porta_address_reg0                          ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_u5c1:auto_generated|ram_block1a0~porta_address_reg0                         ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.041     ; 9.300      ;
; 10.695 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_8kc1:auto_generated|ram_block1a69~porta_address_reg0                          ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_u5c1:auto_generated|ram_block1a0~porta_address_reg0                         ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.030     ; 9.305      ;
; 10.697 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_8kc1:auto_generated|ram_block1a21~porta_address_reg0                          ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_u5c1:auto_generated|ram_block1a0~porta_address_reg0                         ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.113     ; 9.220      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                          ; To Node                                                                                                                                                                                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.353 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|low_addressa[0]                            ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|low_addressa[0]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|low_addressa[1]                            ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|low_addressa[1]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|low_addressa[1]                             ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|low_addressa[1]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|low_addressa[2]                             ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|low_addressa[2]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|low_addressa[3]                             ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|low_addressa[3]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|low_addressa[5]                             ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|low_addressa[5]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|low_addressa[6]                             ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|low_addressa[6]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|left_channel_was_read                                                                                                                                        ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|left_channel_was_read                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|full_dff                                    ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|full_dff                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|usedw_is_2_dff                              ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|usedw_is_2_dff                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|usedw_is_2_dff                             ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|usedw_is_2_dff                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|full_dff                                   ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|full_dff                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|usedw_is_2_dff                             ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|usedw_is_2_dff                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|full_dff                                   ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|full_dff                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Audio_Controller:Audio_Controller|done_adc_channel_sync                                                                                                                                                                                            ; Audio_Controller:Audio_Controller|done_adc_channel_sync                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Audio_Controller:Audio_Controller|done_dac_channel_sync                                                                                                                                                                                            ; Audio_Controller:Audio_Controller|done_dac_channel_sync                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.354 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|low_addressa[2]                            ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|low_addressa[2]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|low_addressa[3]                            ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|low_addressa[3]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|low_addressa[4]                            ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|low_addressa[4]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|low_addressa[5]                            ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|low_addressa[5]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|low_addressa[6]                            ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|low_addressa[6]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|low_addressa[0]                             ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|low_addressa[0]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|low_addressa[4]                             ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|low_addressa[4]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|full_dff                                  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|full_dff                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|usedw_is_2_dff                            ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|usedw_is_2_dff                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.364 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|rd_ptr_lsb                                 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|rd_ptr_lsb                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.608      ;
; 0.365 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[5]          ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.396      ; 0.962      ;
; 0.365 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|rd_ptr_lsb                                  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|rd_ptr_lsb                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.608      ;
; 0.366 ; counter:audio_counter|out[13]                                                                                                                                                                                                                      ; counter:audio_counter|out[13]                                                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.608      ;
; 0.367 ; Reset_Delay:r0|Cont[0]                                                                                                                                                                                                                             ; Reset_Delay:r0|Cont[0]                                                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.608      ;
; 0.368 ; counter:audio_counter|out[10]                                                                                                                                                                                                                      ; counter:audio_counter|out[10]                                                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 0.608      ;
; 0.381 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[3]          ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.396      ; 0.978      ;
; 0.388 ; Reset_Delay:r0|Cont[19]                                                                                                                                                                                                                            ; Reset_Delay:r0|Cont[19]                                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.630      ;
; 0.391 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[1]          ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.396      ; 0.988      ;
; 0.393 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[5]     ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[5]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.636      ;
; 0.395 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[6]                                                                                                                                        ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[7]                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.639      ;
; 0.395 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[2]                                                                                                                                        ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[3]                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.639      ;
; 0.395 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[4]         ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.396      ; 0.992      ;
; 0.395 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|right_channel_fifo_write_space[6]                                                                                                                            ; Audio_Controller:Audio_Controller|audio_out_allowed                                                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.639      ;
; 0.398 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[6] ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[6]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.642      ;
; 0.399 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[6]          ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[6]                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.643      ;
; 0.401 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[6]  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[6]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.644      ;
; 0.403 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|full_dff                                   ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|right_channel_fifo_write_space[7]                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.647      ;
; 0.407 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[5]      ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[5]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.651      ;
; 0.409 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[5]     ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|low_addressa[6]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.652      ;
; 0.411 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[4]     ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|low_addressa[5]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.654      ;
; 0.413 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[1]     ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|low_addressa[2]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.656      ;
; 0.415 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|full_dff                                  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|right_audio_fifo_read_space[7]                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.658      ;
; 0.416 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[6]  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|left_audio_fifo_read_space[6]                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.659      ;
; 0.416 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[2]     ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|low_addressa[3]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.659      ;
; 0.417 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|full_dff                                   ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|left_audio_fifo_read_space[7]                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.661      ;
; 0.418 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[6]         ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.396      ; 1.015      ;
; 0.418 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[6] ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|right_audio_fifo_read_space[6]                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.662      ;
; 0.508 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|right_channel_fifo_write_space[7]                                                                                                                            ; Audio_Controller:Audio_Controller|audio_out_allowed                                                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.752      ;
; 0.542 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[1]         ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.396      ; 1.139      ;
; 0.562 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[3]     ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|low_addressa[4]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.805      ;
; 0.570 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[0]          ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.396      ; 1.167      ;
; 0.581 ; avconf:avc|mI2C_CLK_DIV[1]                                                                                                                                                                                                                         ; avconf:avc|mI2C_CLK_DIV[1]                                                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.824      ;
; 0.587 ; Reset_Delay:r0|Cont[13]                                                                                                                                                                                                                            ; Reset_Delay:r0|Cont[13]                                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.829      ;
; 0.587 ; Reset_Delay:r0|Cont[9]                                                                                                                                                                                                                             ; Reset_Delay:r0|Cont[9]                                                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.828      ;
; 0.587 ; Reset_Delay:r0|Cont[7]                                                                                                                                                                                                                             ; Reset_Delay:r0|Cont[7]                                                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.828      ;
; 0.589 ; Reset_Delay:r0|Cont[16]                                                                                                                                                                                                                            ; Reset_Delay:r0|Cont[16]                                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.831      ;
; 0.589 ; Reset_Delay:r0|Cont[15]                                                                                                                                                                                                                            ; Reset_Delay:r0|Cont[15]                                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.831      ;
; 0.589 ; Reset_Delay:r0|Cont[12]                                                                                                                                                                                                                            ; Reset_Delay:r0|Cont[12]                                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.831      ;
; 0.589 ; Reset_Delay:r0|Cont[8]                                                                                                                                                                                                                             ; Reset_Delay:r0|Cont[8]                                                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.830      ;
; 0.589 ; Reset_Delay:r0|Cont[5]                                                                                                                                                                                                                             ; Reset_Delay:r0|Cont[5]                                                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.830      ;
; 0.590 ; Reset_Delay:r0|Cont[14]                                                                                                                                                                                                                            ; Reset_Delay:r0|Cont[14]                                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.832      ;
; 0.590 ; Reset_Delay:r0|Cont[6]                                                                                                                                                                                                                             ; Reset_Delay:r0|Cont[6]                                                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.831      ;
; 0.591 ; Reset_Delay:r0|Cont[4]                                                                                                                                                                                                                             ; Reset_Delay:r0|Cont[4]                                                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.832      ;
; 0.591 ; Reset_Delay:r0|Cont[2]                                                                                                                                                                                                                             ; Reset_Delay:r0|Cont[2]                                                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.832      ;
; 0.592 ; Reset_Delay:r0|Cont[18]                                                                                                                                                                                                                            ; Reset_Delay:r0|Cont[18]                                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.834      ;
; 0.593 ; Reset_Delay:r0|Cont[3]                                                                                                                                                                                                                             ; Reset_Delay:r0|Cont[3]                                                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.834      ;
; 0.593 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[3]  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[3]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.836      ;
; 0.594 ; Reset_Delay:r0|Cont[17]                                                                                                                                                                                                                            ; Reset_Delay:r0|Cont[17]                                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.836      ;
; 0.594 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[1]     ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[1]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.837      ;
; 0.594 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[5] ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[5]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.838      ;
; 0.595 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[1]  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[1]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.838      ;
; 0.597 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[5]  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[5]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.840      ;
; 0.597 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[4]  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[4]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.840      ;
; 0.599 ; avconf:avc|mI2C_CLK_DIV[13]                                                                                                                                                                                                                        ; avconf:avc|mI2C_CLK_DIV[13]                                                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.842      ;
; 0.599 ; avconf:avc|mI2C_CLK_DIV[3]                                                                                                                                                                                                                         ; avconf:avc|mI2C_CLK_DIV[3]                                                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.842      ;
; 0.599 ; avconf:avc|mI2C_CLK_DIV[5]                                                                                                                                                                                                                         ; avconf:avc|mI2C_CLK_DIV[5]                                                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.842      ;
; 0.599 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[5]          ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[5]                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.843      ;
; 0.599 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[3]          ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[3]                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.843      ;
; 0.599 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[2]  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[2]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.842      ;
; 0.600 ; avconf:avc|mI2C_CLK_DIV[15]                                                                                                                                                                                                                        ; avconf:avc|mI2C_CLK_DIV[15]                                                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.843      ;
; 0.600 ; avconf:avc|mI2C_CLK_DIV[11]                                                                                                                                                                                                                        ; avconf:avc|mI2C_CLK_DIV[11]                                                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.843      ;
; 0.600 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[4]         ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[4]                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.844      ;
; 0.600 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[4]     ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[4]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.843      ;
; 0.600 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[4]      ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[4]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.844      ;
; 0.600 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[2]      ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[2]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.844      ;
; 0.601 ; avconf:avc|mI2C_CLK_DIV[6]                                                                                                                                                                                                                         ; avconf:avc|mI2C_CLK_DIV[6]                                                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.844      ;
; 0.601 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[6]         ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[6]                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.845      ;
; 0.601 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[1]          ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[1]                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.845      ;
; 0.602 ; Reset_Delay:r0|Cont[10]                                                                                                                                                                                                                            ; Reset_Delay:r0|Cont[10]                                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.844      ;
; 0.602 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[29]                                                                                                                                       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[30]                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.846      ;
; 0.602 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[17]                                                                                                                                       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[18]                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.846      ;
; 0.602 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[5]         ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[5]                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.846      ;
; 0.602 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[3]         ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[3]                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.846      ;
; 0.602 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[1]      ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[1]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.846      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'avconf:avc|mI2C_CTRL_CLK'                                                                                                                                                ;
+-------+-----------------------------------------------+-----------------------------------------------+--------------------------+--------------------------+--------------+------------+------------+
; Slack ; From Node                                     ; To Node                                       ; Launch Clock             ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------+-----------------------------------------------+--------------------------+--------------------------+--------------+------------+------------+
; 0.354 ; avconf:avc|I2C_Controller:u0|SCLK             ; avconf:avc|I2C_Controller:u0|SCLK             ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; avconf:avc|I2C_Controller:u0|SDO~_Duplicate_1 ; avconf:avc|I2C_Controller:u0|SDO~_Duplicate_1 ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; avconf:avc|I2C_Controller:u0|END              ; avconf:avc|I2C_Controller:u0|END              ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; avconf:avc|I2C_Controller:u0|ACK3             ; avconf:avc|I2C_Controller:u0|ACK3             ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; avconf:avc|I2C_Controller:u0|ACK2             ; avconf:avc|I2C_Controller:u0|ACK2             ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; avconf:avc|I2C_Controller:u0|ACK1             ; avconf:avc|I2C_Controller:u0|ACK1             ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; avconf:avc|mI2C_GO                            ; avconf:avc|mI2C_GO                            ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; avconf:avc|mSetup_ST.0001                     ; avconf:avc|mSetup_ST.0001                     ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.072      ; 0.597      ;
; 0.373 ; avconf:avc|LUT_INDEX[1]                       ; avconf:avc|mI2C_DATA[0]                       ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 3.573      ; 4.350      ;
; 0.378 ; avconf:avc|LUT_INDEX[1]                       ; avconf:avc|mI2C_DATA[7]                       ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 3.580      ; 4.362      ;
; 0.378 ; avconf:avc|LUT_INDEX[1]                       ; avconf:avc|mI2C_DATA[9]                       ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 3.580      ; 4.362      ;
; 0.378 ; avconf:avc|LUT_INDEX[1]                       ; avconf:avc|mI2C_DATA[8]                       ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 3.580      ; 4.362      ;
; 0.400 ; avconf:avc|LUT_INDEX[1]                       ; avconf:avc|mI2C_DATA[4]                       ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 3.579      ; 4.383      ;
; 0.400 ; avconf:avc|LUT_INDEX[1]                       ; avconf:avc|mI2C_DATA[12]                      ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 3.579      ; 4.383      ;
; 0.509 ; avconf:avc|mI2C_DATA[18]                      ; avconf:avc|I2C_Controller:u0|SD[18]           ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.072      ; 0.752      ;
; 0.526 ; avconf:avc|mSetup_ST.0010                     ; avconf:avc|mSetup_ST.0000                     ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.072      ; 0.769      ;
; 0.527 ; avconf:avc|LUT_INDEX[1]                       ; avconf:avc|mI2C_DATA[11]                      ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 3.577      ; 4.508      ;
; 0.527 ; avconf:avc|LUT_INDEX[1]                       ; avconf:avc|mI2C_DATA[3]                       ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 3.577      ; 4.508      ;
; 0.527 ; avconf:avc|LUT_INDEX[1]                       ; avconf:avc|mI2C_DATA[5]                       ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 3.577      ; 4.508      ;
; 0.527 ; avconf:avc|LUT_INDEX[1]                       ; avconf:avc|mI2C_DATA[15]                      ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 3.577      ; 4.508      ;
; 0.527 ; avconf:avc|LUT_INDEX[1]                       ; avconf:avc|mI2C_DATA[14]                      ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 3.577      ; 4.508      ;
; 0.534 ; avconf:avc|mSetup_ST.0001                     ; avconf:avc|mSetup_ST.0010                     ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.072      ; 0.777      ;
; 0.547 ; avconf:avc|mI2C_DATA[22]                      ; avconf:avc|I2C_Controller:u0|SD[22]           ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.072      ; 0.790      ;
; 0.547 ; avconf:avc|mI2C_DATA[0]                       ; avconf:avc|I2C_Controller:u0|SD[0]            ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.072      ; 0.790      ;
; 0.573 ; avconf:avc|I2C_Controller:u0|END              ; avconf:avc|mSetup_ST.0000                     ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.072      ; 0.816      ;
; 0.575 ; avconf:avc|mI2C_DATA[2]                       ; avconf:avc|I2C_Controller:u0|SD[2]            ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.071      ; 0.817      ;
; 0.575 ; avconf:avc|I2C_Controller:u0|END              ; avconf:avc|mI2C_GO                            ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.072      ; 0.818      ;
; 0.578 ; avconf:avc|I2C_Controller:u0|END              ; avconf:avc|mSetup_ST.0001                     ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.072      ; 0.821      ;
; 0.581 ; avconf:avc|LUT_INDEX[1]                       ; avconf:avc|mI2C_DATA[10]                      ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 3.575      ; 4.560      ;
; 0.581 ; avconf:avc|LUT_INDEX[1]                       ; avconf:avc|mI2C_DATA[2]                       ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 3.575      ; 4.560      ;
; 0.582 ; avconf:avc|LUT_INDEX[1]                       ; avconf:avc|mI2C_DATA[6]                       ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 3.576      ; 4.562      ;
; 0.582 ; avconf:avc|LUT_INDEX[1]                       ; avconf:avc|mI2C_DATA[1]                       ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 3.576      ; 4.562      ;
; 0.582 ; avconf:avc|LUT_INDEX[1]                       ; avconf:avc|mI2C_DATA[13]                      ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 3.576      ; 4.562      ;
; 0.612 ; avconf:avc|LUT_INDEX[1]                       ; avconf:avc|mI2C_DATA[18]                      ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 3.574      ; 4.590      ;
; 0.612 ; avconf:avc|LUT_INDEX[1]                       ; avconf:avc|mI2C_DATA[22]                      ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 3.574      ; 4.590      ;
; 0.615 ; avconf:avc|LUT_INDEX[1]                       ; avconf:avc|LUT_INDEX[3]                       ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 2.115      ; 3.134      ;
; 0.615 ; avconf:avc|LUT_INDEX[1]                       ; avconf:avc|LUT_INDEX[2]                       ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 2.115      ; 3.134      ;
; 0.615 ; avconf:avc|LUT_INDEX[1]                       ; avconf:avc|LUT_INDEX[5]                       ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 2.115      ; 3.134      ;
; 0.615 ; avconf:avc|LUT_INDEX[1]                       ; avconf:avc|LUT_INDEX[4]                       ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 2.115      ; 3.134      ;
; 0.617 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[4]    ; avconf:avc|I2C_Controller:u0|SD_COUNTER[4]    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.072      ; 0.860      ;
; 0.619 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[5]    ; avconf:avc|I2C_Controller:u0|SD_COUNTER[5]    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.072      ; 0.862      ;
; 0.625 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[2]    ; avconf:avc|I2C_Controller:u0|SD_COUNTER[2]    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.072      ; 0.868      ;
; 0.629 ; avconf:avc|mSetup_ST.0000                     ; avconf:avc|mSetup_ST.0001                     ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.072      ; 0.872      ;
; 0.640 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[5]    ; avconf:avc|I2C_Controller:u0|SDO~_Duplicate_1 ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.072      ; 0.883      ;
; 0.641 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3]    ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3]    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.072      ; 0.884      ;
; 0.643 ; avconf:avc|mSetup_ST.0010                     ; avconf:avc|mI2C_GO                            ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.072      ; 0.886      ;
; 0.657 ; avconf:avc|LUT_INDEX[5]                       ; avconf:avc|LUT_INDEX[5]                       ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.039      ; 0.867      ;
; 0.678 ; avconf:avc|LUT_INDEX[3]                       ; avconf:avc|LUT_INDEX[3]                       ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.039      ; 0.888      ;
; 0.683 ; avconf:avc|LUT_INDEX[2]                       ; avconf:avc|LUT_INDEX[2]                       ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.039      ; 0.893      ;
; 0.697 ; avconf:avc|mSetup_ST.0001                     ; avconf:avc|mSetup_ST.0000                     ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.072      ; 0.940      ;
; 0.711 ; avconf:avc|LUT_INDEX[1]                       ; avconf:avc|LUT_INDEX[0]                       ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 3.579      ; 4.694      ;
; 0.743 ; avconf:avc|LUT_INDEX[1]                       ; avconf:avc|LUT_INDEX[1]                       ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 3.578      ; 4.725      ;
; 0.787 ; avconf:avc|mSetup_ST.0001                     ; avconf:avc|mI2C_GO                            ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.072      ; 1.030      ;
; 0.791 ; avconf:avc|I2C_Controller:u0|END              ; avconf:avc|mSetup_ST.0010                     ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.072      ; 1.034      ;
; 0.806 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[1]    ; avconf:avc|I2C_Controller:u0|SD_COUNTER[1]    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.072      ; 1.049      ;
; 0.819 ; avconf:avc|LUT_DATA[6]                        ; avconf:avc|mI2C_DATA[6]                       ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; -0.948     ; 0.062      ;
; 0.829 ; avconf:avc|LUT_INDEX[1]                       ; avconf:avc|mI2C_GO                            ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 3.576      ; 4.809      ;
; 0.829 ; avconf:avc|LUT_INDEX[1]                       ; avconf:avc|mSetup_ST.0010                     ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 3.576      ; 4.809      ;
; 0.829 ; avconf:avc|LUT_INDEX[1]                       ; avconf:avc|mSetup_ST.0001                     ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 3.576      ; 4.809      ;
; 0.829 ; avconf:avc|LUT_INDEX[1]                       ; avconf:avc|mSetup_ST.0000                     ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 3.576      ; 4.809      ;
; 0.838 ; avconf:avc|LUT_INDEX[4]                       ; avconf:avc|LUT_INDEX[4]                       ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.039      ; 1.048      ;
; 0.884 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[4]    ; avconf:avc|I2C_Controller:u0|ACK2             ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.078      ; 1.133      ;
; 0.890 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[4]    ; avconf:avc|I2C_Controller:u0|ACK1             ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.078      ; 1.139      ;
; 0.891 ; avconf:avc|mI2C_DATA[10]                      ; avconf:avc|I2C_Controller:u0|SD[10]           ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.070      ; 1.132      ;
; 0.891 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[4]    ; avconf:avc|I2C_Controller:u0|ACK3             ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.078      ; 1.140      ;
; 0.902 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[4]    ; avconf:avc|I2C_Controller:u0|SD_COUNTER[5]    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.072      ; 1.145      ;
; 0.910 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[2]    ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3]    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.072      ; 1.153      ;
; 0.924 ; avconf:avc|mI2C_DATA[1]                       ; avconf:avc|I2C_Controller:u0|SD[1]            ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.070      ; 1.165      ;
; 0.930 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3]    ; avconf:avc|I2C_Controller:u0|SD_COUNTER[4]    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.072      ; 1.173      ;
; 0.941 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3]    ; avconf:avc|I2C_Controller:u0|SD_COUNTER[5]    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.072      ; 1.184      ;
; 0.942 ; avconf:avc|mI2C_DATA[13]                      ; avconf:avc|I2C_Controller:u0|SD[13]           ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.070      ; 1.183      ;
; 0.963 ; avconf:avc|LUT_INDEX[3]                       ; avconf:avc|LUT_INDEX[4]                       ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.042      ; 1.176      ;
; 0.967 ; avconf:avc|LUT_INDEX[2]                       ; avconf:avc|LUT_INDEX[3]                       ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.042      ; 1.180      ;
; 0.974 ; avconf:avc|mI2C_DATA[15]                      ; avconf:avc|I2C_Controller:u0|SD[15]           ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.069      ; 1.214      ;
; 0.974 ; avconf:avc|LUT_INDEX[3]                       ; avconf:avc|LUT_INDEX[5]                       ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.042      ; 1.187      ;
; 0.982 ; avconf:avc|LUT_INDEX[1]                       ; avconf:avc|LUT_INDEX[2]                       ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; -0.500       ; 2.115      ; 3.001      ;
; 0.985 ; avconf:avc|mI2C_DATA[6]                       ; avconf:avc|I2C_Controller:u0|SD[6]            ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.070      ; 1.226      ;
; 1.003 ; avconf:avc|mI2C_DATA[14]                      ; avconf:avc|I2C_Controller:u0|SD[14]           ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.069      ; 1.243      ;
; 1.006 ; avconf:avc|mI2C_DATA[5]                       ; avconf:avc|I2C_Controller:u0|SD[5]            ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.069      ; 1.246      ;
; 1.009 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[2]    ; avconf:avc|I2C_Controller:u0|SD_COUNTER[4]    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.072      ; 1.252      ;
; 1.019 ; avconf:avc|LUT_INDEX[5]                       ; avconf:avc|mI2C_DATA[0]                       ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 1.560      ; 2.750      ;
; 1.019 ; avconf:avc|mI2C_DATA[8]                       ; avconf:avc|I2C_Controller:u0|SD[8]            ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.067      ; 1.257      ;
; 1.020 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[2]    ; avconf:avc|I2C_Controller:u0|SD_COUNTER[5]    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.072      ; 1.263      ;
; 1.024 ; avconf:avc|LUT_INDEX[5]                       ; avconf:avc|mI2C_DATA[7]                       ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 1.567      ; 2.762      ;
; 1.024 ; avconf:avc|LUT_INDEX[5]                       ; avconf:avc|mI2C_DATA[9]                       ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 1.567      ; 2.762      ;
; 1.024 ; avconf:avc|LUT_INDEX[5]                       ; avconf:avc|mI2C_DATA[8]                       ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 1.567      ; 2.762      ;
; 1.041 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[0]    ; avconf:avc|I2C_Controller:u0|SD_COUNTER[0]    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.072      ; 1.284      ;
; 1.043 ; avconf:avc|mI2C_DATA[11]                      ; avconf:avc|I2C_Controller:u0|SD[11]           ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.068      ; 1.282      ;
; 1.046 ; avconf:avc|LUT_INDEX[5]                       ; avconf:avc|mI2C_DATA[4]                       ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 1.566      ; 2.783      ;
; 1.046 ; avconf:avc|LUT_INDEX[5]                       ; avconf:avc|mI2C_DATA[12]                      ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 1.566      ; 2.783      ;
; 1.059 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[4]    ; avconf:avc|I2C_Controller:u0|SDO~_Duplicate_1 ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.072      ; 1.302      ;
; 1.066 ; avconf:avc|LUT_INDEX[2]                       ; avconf:avc|LUT_INDEX[4]                       ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.042      ; 1.279      ;
; 1.075 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[5]    ; avconf:avc|I2C_Controller:u0|END              ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.075      ; 1.321      ;
; 1.077 ; avconf:avc|LUT_INDEX[2]                       ; avconf:avc|LUT_INDEX[5]                       ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.042      ; 1.290      ;
; 1.081 ; avconf:avc|LUT_INDEX[1]                       ; avconf:avc|LUT_INDEX[3]                       ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; -0.500       ; 2.115      ; 3.100      ;
; 1.087 ; avconf:avc|LUT_INDEX[1]                       ; avconf:avc|mI2C_DATA[0]                       ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; -0.500       ; 3.573      ; 4.564      ;
; 1.089 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[1]    ; avconf:avc|I2C_Controller:u0|SD_COUNTER[2]    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.072      ; 1.332      ;
; 1.092 ; avconf:avc|LUT_INDEX[1]                       ; avconf:avc|LUT_INDEX[4]                       ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; -0.500       ; 2.115      ; 3.111      ;
; 1.097 ; avconf:avc|LUT_INDEX[1]                       ; avconf:avc|mI2C_DATA[7]                       ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; -0.500       ; 3.580      ; 4.581      ;
; 1.097 ; avconf:avc|LUT_INDEX[1]                       ; avconf:avc|mI2C_DATA[9]                       ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; -0.500       ; 3.580      ; 4.581      ;
+-------+-----------------------------------------------+-----------------------------------------------+--------------------------+--------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'p1|altpll_component|pll|clk[2]'                                                                                                                                                                                      ;
+-------+---------------------------------------------------------------+---------------------------------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; Slack ; From Node                                                     ; To Node                                                       ; Launch Clock                   ; Latch Clock                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------+---------------------------------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; 0.433 ; vga_controller:vga_ins|ADDR[18]                               ; vga_controller:vga_ins|ADDR[18]                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.073      ; 0.677      ;
; 0.560 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[10] ; vga_controller:vga_ins|video_sync_generator:LTM_ins|blank_n   ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.072      ; 0.803      ;
; 0.587 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[1]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[1]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.072      ; 0.830      ;
; 0.591 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[7]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[7]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.071      ; 0.833      ;
; 0.592 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[2]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[2]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.072      ; 0.835      ;
; 0.593 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[8]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[8]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.071      ; 0.835      ;
; 0.598 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[2]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|VS        ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.070      ; 0.839      ;
; 0.599 ; vga_controller:vga_ins|ADDR[8]                                ; vga_controller:vga_ins|ADDR[8]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.072      ; 0.842      ;
; 0.599 ; vga_controller:vga_ins|ADDR[12]                               ; vga_controller:vga_ins|ADDR[12]                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.073      ; 0.843      ;
; 0.600 ; vga_controller:vga_ins|ADDR[9]                                ; vga_controller:vga_ins|ADDR[9]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.073      ; 0.844      ;
; 0.600 ; vga_controller:vga_ins|ADDR[14]                               ; vga_controller:vga_ins|ADDR[14]                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.073      ; 0.844      ;
; 0.600 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[5]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[5]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.071      ; 0.842      ;
; 0.600 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[6]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[6]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.072      ; 0.843      ;
; 0.601 ; vga_controller:vga_ins|ADDR[11]                               ; vga_controller:vga_ins|ADDR[11]                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.073      ; 0.845      ;
; 0.602 ; vga_controller:vga_ins|ADDR[7]                                ; vga_controller:vga_ins|ADDR[7]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.072      ; 0.845      ;
; 0.602 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[1]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[1]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.071      ; 0.844      ;
; 0.603 ; vga_controller:vga_ins|ADDR[10]                               ; vga_controller:vga_ins|ADDR[10]                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.073      ; 0.847      ;
; 0.603 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[3]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[3]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.072      ; 0.846      ;
; 0.605 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[4]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[4]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.071      ; 0.847      ;
; 0.605 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[4]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[4]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.072      ; 0.848      ;
; 0.606 ; vga_controller:vga_ins|ADDR[4]                                ; vga_controller:vga_ins|ADDR[4]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.072      ; 0.849      ;
; 0.606 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[0]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[0]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.072      ; 0.849      ;
; 0.607 ; vga_controller:vga_ins|ADDR[15]                               ; vga_controller:vga_ins|ADDR[15]                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.073      ; 0.851      ;
; 0.607 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[10] ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[10] ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.072      ; 0.850      ;
; 0.608 ; vga_controller:vga_ins|ADDR[13]                               ; vga_controller:vga_ins|ADDR[13]                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.073      ; 0.852      ;
; 0.608 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[7]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[7]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.072      ; 0.851      ;
; 0.609 ; vga_controller:vga_ins|ADDR[3]                                ; vga_controller:vga_ins|ADDR[3]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.072      ; 0.852      ;
; 0.620 ; vga_controller:vga_ins|ADDR[6]                                ; vga_controller:vga_ins|ADDR[6]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.072      ; 0.863      ;
; 0.624 ; vga_controller:vga_ins|ADDR[2]                                ; vga_controller:vga_ins|ADDR[2]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.072      ; 0.867      ;
; 0.629 ; vga_controller:vga_ins|ADDR[1]                                ; vga_controller:vga_ins|ADDR[1]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.072      ; 0.872      ;
; 0.630 ; vga_controller:vga_ins|ADDR[17]                               ; vga_controller:vga_ins|ADDR[17]                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.073      ; 0.874      ;
; 0.632 ; vga_controller:vga_ins|ADDR[16]                               ; vga_controller:vga_ins|ADDR[16]                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.073      ; 0.876      ;
; 0.654 ; vga_controller:vga_ins|ADDR[0]                                ; vga_controller:vga_ins|ADDR[0]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.072      ; 0.897      ;
; 0.753 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[6]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[6]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.071      ; 0.995      ;
; 0.768 ; vga_controller:vga_ins|ADDR[5]                                ; vga_controller:vga_ins|ADDR[5]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.072      ; 1.011      ;
; 0.841 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[9]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|VS        ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.070      ; 1.082      ;
; 0.856 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[0]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[9]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.072      ; 1.099      ;
; 0.856 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[0]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[5]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.072      ; 1.099      ;
; 0.859 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[9]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[2]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.071      ; 1.101      ;
; 0.859 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[9]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[9]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.071      ; 1.101      ;
; 0.860 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[9]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[0]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.071      ; 1.102      ;
; 0.861 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[9]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[3]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.071      ; 1.103      ;
; 0.863 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[3]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|VS        ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.070      ; 1.104      ;
; 0.873 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[1]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[2]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.072      ; 1.116      ;
; 0.875 ; vga_controller:vga_ins|ADDR[8]                                ; vga_controller:vga_ins|ADDR[9]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.084      ; 1.130      ;
; 0.875 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[0]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[1]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.072      ; 1.118      ;
; 0.878 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[7]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[8]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.071      ; 1.120      ;
; 0.880 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[2]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[3]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.072      ; 1.123      ;
; 0.883 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[0]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[1]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.071      ; 1.125      ;
; 0.886 ; vga_controller:vga_ins|ADDR[8]                                ; vga_controller:vga_ins|ADDR[10]                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.084      ; 1.141      ;
; 0.886 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[5]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[6]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.071      ; 1.128      ;
; 0.886 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[0]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[2]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.072      ; 1.129      ;
; 0.887 ; vga_controller:vga_ins|ADDR[12]                               ; vga_controller:vga_ins|ADDR[13]                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.073      ; 1.131      ;
; 0.887 ; vga_controller:vga_ins|ADDR[9]                                ; vga_controller:vga_ins|ADDR[10]                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.073      ; 1.131      ;
; 0.888 ; vga_controller:vga_ins|ADDR[11]                               ; vga_controller:vga_ins|ADDR[12]                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.073      ; 1.132      ;
; 0.888 ; vga_controller:vga_ins|ADDR[14]                               ; vga_controller:vga_ins|ADDR[15]                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.073      ; 1.132      ;
; 0.888 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[6]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[7]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.072      ; 1.131      ;
; 0.889 ; vga_controller:vga_ins|ADDR[7]                                ; vga_controller:vga_ins|ADDR[8]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.072      ; 1.132      ;
; 0.890 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[3]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[4]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.072      ; 1.133      ;
; 0.891 ; vga_controller:vga_ins|ADDR[10]                               ; vga_controller:vga_ins|ADDR[11]                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.073      ; 1.135      ;
; 0.891 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[5]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[6]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.072      ; 1.134      ;
; 0.891 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[2]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[4]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.072      ; 1.134      ;
; 0.893 ; vga_controller:vga_ins|ADDR[15]                               ; vga_controller:vga_ins|ADDR[16]                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.073      ; 1.137      ;
; 0.893 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[9]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[10] ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.072      ; 1.136      ;
; 0.893 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[4]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[5]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.071      ; 1.135      ;
; 0.894 ; vga_controller:vga_ins|ADDR[4]                                ; vga_controller:vga_ins|ADDR[5]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.072      ; 1.137      ;
; 0.894 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[3]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[4]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.071      ; 1.136      ;
; 0.895 ; vga_controller:vga_ins|ADDR[13]                               ; vga_controller:vga_ins|ADDR[14]                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.073      ; 1.139      ;
; 0.896 ; vga_controller:vga_ins|ADDR[3]                                ; vga_controller:vga_ins|ADDR[4]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.072      ; 1.139      ;
; 0.898 ; vga_controller:vga_ins|ADDR[12]                               ; vga_controller:vga_ins|ADDR[14]                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.073      ; 1.142      ;
; 0.899 ; vga_controller:vga_ins|ADDR[14]                               ; vga_controller:vga_ins|ADDR[16]                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.073      ; 1.143      ;
; 0.902 ; vga_controller:vga_ins|ADDR[10]                               ; vga_controller:vga_ins|ADDR[12]                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.073      ; 1.146      ;
; 0.904 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[4]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[6]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.071      ; 1.146      ;
; 0.904 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[4]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[6]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.072      ; 1.147      ;
; 0.905 ; vga_controller:vga_ins|ADDR[4]                                ; vga_controller:vga_ins|ADDR[6]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.072      ; 1.148      ;
; 0.906 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[8]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[10] ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.072      ; 1.149      ;
; 0.908 ; vga_controller:vga_ins|ADDR[6]                                ; vga_controller:vga_ins|ADDR[7]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.072      ; 1.151      ;
; 0.912 ; vga_controller:vga_ins|ADDR[2]                                ; vga_controller:vga_ins|ADDR[3]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.072      ; 1.155      ;
; 0.916 ; vga_controller:vga_ins|ADDR[1]                                ; vga_controller:vga_ins|ADDR[2]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.072      ; 1.159      ;
; 0.917 ; vga_controller:vga_ins|ADDR[17]                               ; vga_controller:vga_ins|ADDR[18]                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.073      ; 1.161      ;
; 0.919 ; vga_controller:vga_ins|ADDR[6]                                ; vga_controller:vga_ins|ADDR[8]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.072      ; 1.162      ;
; 0.920 ; vga_controller:vga_ins|ADDR[16]                               ; vga_controller:vga_ins|ADDR[17]                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.073      ; 1.164      ;
; 0.921 ; vga_controller:vga_ins|ADDR[0]                                ; vga_controller:vga_ins|ADDR[1]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.072      ; 1.164      ;
; 0.923 ; vga_controller:vga_ins|ADDR[2]                                ; vga_controller:vga_ins|ADDR[4]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.072      ; 1.166      ;
; 0.925 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[0]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[0]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.071      ; 1.167      ;
; 0.930 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[3]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[3]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.071      ; 1.172      ;
; 0.931 ; vga_controller:vga_ins|ADDR[16]                               ; vga_controller:vga_ins|ADDR[18]                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.073      ; 1.175      ;
; 0.932 ; vga_controller:vga_ins|ADDR[0]                                ; vga_controller:vga_ins|ADDR[2]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.072      ; 1.175      ;
; 0.965 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[2]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[9]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.072      ; 1.208      ;
; 0.965 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[2]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[5]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.072      ; 1.208      ;
; 0.970 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[3]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[2]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.071      ; 1.212      ;
; 0.970 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[3]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[9]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.071      ; 1.212      ;
; 0.971 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[3]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[0]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.071      ; 1.213      ;
; 0.972 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[1]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[3]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.072      ; 1.215      ;
; 0.976 ; vga_controller:vga_ins|ADDR[7]                                ; vga_controller:vga_ins|ADDR[9]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.084      ; 1.231      ;
; 0.983 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[1]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[4]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.072      ; 1.226      ;
; 0.985 ; vga_controller:vga_ins|ADDR[8]                                ; vga_controller:vga_ins|ADDR[11]                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.084      ; 1.240      ;
; 0.985 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[5]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[7]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.071      ; 1.227      ;
; 0.985 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[0]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[3]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.072      ; 1.228      ;
; 0.986 ; vga_controller:vga_ins|ADDR[9]                                ; vga_controller:vga_ins|ADDR[11]                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.073      ; 1.230      ;
+-------+---------------------------------------------------------------+---------------------------------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'avconf:avc|LUT_INDEX[1]'                                                                                                    ;
+-------+-------------------------+-------------------------+--------------------------+-------------------------+--------------+------------+------------+
; Slack ; From Node               ; To Node                 ; Launch Clock             ; Latch Clock             ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------+-------------------------+--------------------------+-------------------------+--------------+------------+------------+
; 0.542 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[4]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 4.848      ; 5.603      ;
; 0.673 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[10] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 4.702      ; 5.588      ;
; 0.681 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[2]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 4.703      ; 5.597      ;
; 0.725 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[4]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.835      ; 3.580      ;
; 0.740 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[12] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 4.699      ; 5.652      ;
; 0.811 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[11] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 4.724      ; 5.748      ;
; 0.812 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[6]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 4.713      ; 5.738      ;
; 0.830 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[13] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 4.712      ; 5.755      ;
; 0.846 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[5]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.708      ; 3.574      ;
; 0.864 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[0]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.826      ; 3.710      ;
; 0.897 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[0]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 4.839      ; 5.949      ;
; 0.909 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[9]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 4.720      ; 5.842      ;
; 0.910 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[8]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 4.719      ; 5.842      ;
; 0.918 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[11] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.711      ; 3.649      ;
; 0.951 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[8]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.706      ; 3.677      ;
; 0.952 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[4]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.835      ; 3.807      ;
; 0.956 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[12] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.686      ; 3.662      ;
; 0.962 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[1]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 4.711      ; 5.886      ;
; 0.978 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[15] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.855      ; 3.853      ;
; 0.979 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[13] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.699      ; 3.698      ;
; 0.983 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[15] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.855      ; 3.858      ;
; 0.993 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[1]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.698      ; 3.711      ;
; 1.010 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[1]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.698      ; 3.728      ;
; 1.018 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[8]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.706      ; 3.744      ;
; 1.028 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[15] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 4.868      ; 6.109      ;
; 1.029 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[5]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 4.721      ; 5.963      ;
; 1.030 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[3]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 4.723      ; 5.966      ;
; 1.041 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[14] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.711      ; 3.772      ;
; 1.041 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[3]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.710      ; 3.771      ;
; 1.043 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[7]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.707      ; 3.770      ;
; 1.048 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[10] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.689      ; 3.757      ;
; 1.049 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[3]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.710      ; 3.779      ;
; 1.056 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[11] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.711      ; 3.787      ;
; 1.058 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[11] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.711      ; 3.789      ;
; 1.065 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[2]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.690      ; 3.775      ;
; 1.068 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[5]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.708      ; 3.796      ;
; 1.074 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[0]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.826      ; 3.920      ;
; 1.089 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[1]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.698      ; 3.807      ;
; 1.093 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[10] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.689      ; 3.802      ;
; 1.101 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[2]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.690      ; 3.811      ;
; 1.102 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[11] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.711      ; 3.833      ;
; 1.104 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[8]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.706      ; 3.830      ;
; 1.109 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[8]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.706      ; 3.835      ;
; 1.112 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[4]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; -0.500       ; 4.848      ; 5.693      ;
; 1.115 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[2]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.690      ; 3.825      ;
; 1.120 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[0]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.826      ; 3.966      ;
; 1.123 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[7]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.707      ; 3.850      ;
; 1.125 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[4]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.835      ; 3.980      ;
; 1.133 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[7]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 4.720      ; 6.066      ;
; 1.144 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[6]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.700      ; 3.864      ;
; 1.156 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[1]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.698      ; 3.874      ;
; 1.159 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[0]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.826      ; 4.005      ;
; 1.160 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[13] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.699      ; 3.879      ;
; 1.167 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[4]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.835      ; 4.022      ;
; 1.180 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[12] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.686      ; 3.886      ;
; 1.201 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[15] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.855      ; 4.076      ;
; 1.208 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[14] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.711      ; 3.939      ;
; 1.213 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[6]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.700      ; 3.933      ;
; 1.215 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[11] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; -0.500       ; 4.724      ; 5.672      ;
; 1.219 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[8]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; -0.500       ; 4.719      ; 5.671      ;
; 1.222 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[13] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; -0.500       ; 4.712      ; 5.667      ;
; 1.234 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[10] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; -0.500       ; 4.702      ; 5.669      ;
; 1.243 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[2]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; -0.500       ; 4.703      ; 5.679      ;
; 1.248 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[14] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 4.724      ; 6.185      ;
; 1.250 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[1]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; -0.500       ; 4.711      ; 5.694      ;
; 1.269 ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[8]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.300      ; 2.589      ;
; 1.272 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[14] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.711      ; 4.003      ;
; 1.276 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[0]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; -0.500       ; 4.839      ; 5.848      ;
; 1.277 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[7]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.707      ; 4.004      ;
; 1.297 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[12] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; -0.500       ; 4.699      ; 5.729      ;
; 1.303 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[14] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.711      ; 4.034      ;
; 1.322 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[15] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.855      ; 4.197      ;
; 1.323 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[12] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.686      ; 4.029      ;
; 1.331 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[9]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.707      ; 4.058      ;
; 1.338 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[9]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; -0.500       ; 4.720      ; 5.791      ;
; 1.358 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[15] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; -0.500       ; 4.868      ; 5.959      ;
; 1.365 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[12] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.686      ; 4.071      ;
; 1.372 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[10] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.689      ; 4.081      ;
; 1.374 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[13] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.699      ; 4.093      ;
; 1.375 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[6]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; -0.500       ; 4.713      ; 5.821      ;
; 1.380 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[2]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.690      ; 4.090      ;
; 1.389 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[7]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.707      ; 4.116      ;
; 1.418 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[5]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; -0.500       ; 4.721      ; 5.872      ;
; 1.427 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[3]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.710      ; 4.157      ;
; 1.445 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[3]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; -0.500       ; 4.723      ; 5.901      ;
; 1.446 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[5]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.708      ; 4.174      ;
; 1.474 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[7]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; -0.500       ; 4.720      ; 5.927      ;
; 1.485 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[10] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.689      ; 4.194      ;
; 1.555 ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[1]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.292      ; 2.867      ;
; 1.562 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[14] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; -0.500       ; 4.724      ; 6.019      ;
; 1.568 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[6]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.700      ; 4.288      ;
; 1.609 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[13] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.699      ; 4.328      ;
; 1.622 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[6]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.700      ; 4.342      ;
; 1.658 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[3]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.710      ; 4.388      ;
; 1.670 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[5]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.708      ; 4.398      ;
; 1.722 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[9]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.707      ; 4.449      ;
; 1.730 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[9]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.707      ; 4.457      ;
; 1.743 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[9]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.707      ; 4.470      ;
; 1.800 ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[6]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.294      ; 3.114      ;
; 1.983 ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[7]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.301      ; 3.304      ;
+-------+-------------------------+-------------------------+--------------------------+-------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'p1|altpll_component|pll|clk[2]'                                                                                                                         ;
+--------+-----------------------+---------------------------------------------------------------+--------------+--------------------------------+--------------+------------+------------+
; Slack  ; From Node             ; To Node                                                       ; Launch Clock ; Latch Clock                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------+---------------------------------------------------------------+--------------+--------------------------------+--------------+------------+------------+
; 11.730 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[8]                                ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -2.252     ; 5.967      ;
; 11.730 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[7]                                ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -2.252     ; 5.967      ;
; 11.730 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[6]                                ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -2.252     ; 5.967      ;
; 11.730 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[5]                                ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -2.252     ; 5.967      ;
; 11.730 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[4]                                ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -2.252     ; 5.967      ;
; 11.730 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[3]                                ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -2.252     ; 5.967      ;
; 11.730 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[2]                                ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -2.252     ; 5.967      ;
; 11.730 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[1]                                ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -2.252     ; 5.967      ;
; 11.730 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[0]                                ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -2.252     ; 5.967      ;
; 11.942 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[18]                               ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -2.241     ; 5.766      ;
; 11.942 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[17]                               ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -2.241     ; 5.766      ;
; 11.942 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[16]                               ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -2.241     ; 5.766      ;
; 11.942 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[15]                               ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -2.241     ; 5.766      ;
; 11.942 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[14]                               ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -2.241     ; 5.766      ;
; 11.942 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[13]                               ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -2.241     ; 5.766      ;
; 11.942 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[12]                               ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -2.241     ; 5.766      ;
; 11.942 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[11]                               ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -2.241     ; 5.766      ;
; 11.942 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[10]                               ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -2.241     ; 5.766      ;
; 11.942 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[9]                                ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -2.241     ; 5.766      ;
; 12.042 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[9]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -2.306     ; 5.601      ;
; 12.042 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[8]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -2.306     ; 5.601      ;
; 12.042 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[5]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -2.306     ; 5.601      ;
; 12.042 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[7]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -2.306     ; 5.601      ;
; 12.042 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[6]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -2.306     ; 5.601      ;
; 12.042 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[10] ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -2.306     ; 5.601      ;
; 12.042 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[4]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -2.306     ; 5.601      ;
; 12.042 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[3]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -2.306     ; 5.601      ;
; 12.042 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[2]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -2.306     ; 5.601      ;
; 12.042 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[1]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -2.306     ; 5.601      ;
; 12.042 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[0]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -2.306     ; 5.601      ;
; 12.247 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[2]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -2.304     ; 5.398      ;
; 12.247 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[9]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -2.304     ; 5.398      ;
; 12.247 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[3]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -2.304     ; 5.398      ;
; 12.247 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[0]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -2.304     ; 5.398      ;
; 12.247 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[1]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -2.304     ; 5.398      ;
; 12.247 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[4]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -2.304     ; 5.398      ;
; 12.247 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[6]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -2.304     ; 5.398      ;
; 12.247 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[7]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -2.304     ; 5.398      ;
; 12.247 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[8]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -2.304     ; 5.398      ;
; 12.247 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[5]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -2.304     ; 5.398      ;
+--------+-----------------------+---------------------------------------------------------------+--------------+--------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'p1|altpll_component|pll|clk[2]'                                                                                                                         ;
+-------+-----------------------+---------------------------------------------------------------+--------------+--------------------------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                                                       ; Launch Clock ; Latch Clock                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+---------------------------------------------------------------+--------------+--------------------------------+--------------+------------+------------+
; 6.527 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[2]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.753     ; 5.045      ;
; 6.527 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[9]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.753     ; 5.045      ;
; 6.527 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[3]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.753     ; 5.045      ;
; 6.527 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[0]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.753     ; 5.045      ;
; 6.527 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[1]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.753     ; 5.045      ;
; 6.527 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[4]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.753     ; 5.045      ;
; 6.527 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[6]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.753     ; 5.045      ;
; 6.527 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[7]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.753     ; 5.045      ;
; 6.527 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[8]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.753     ; 5.045      ;
; 6.527 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[5]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.753     ; 5.045      ;
; 6.689 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[9]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.754     ; 5.206      ;
; 6.689 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[8]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.754     ; 5.206      ;
; 6.689 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[5]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.754     ; 5.206      ;
; 6.689 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[7]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.754     ; 5.206      ;
; 6.689 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[6]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.754     ; 5.206      ;
; 6.689 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[10] ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.754     ; 5.206      ;
; 6.689 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[4]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.754     ; 5.206      ;
; 6.689 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[3]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.754     ; 5.206      ;
; 6.689 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[2]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.754     ; 5.206      ;
; 6.689 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[1]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.754     ; 5.206      ;
; 6.689 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[0]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.754     ; 5.206      ;
; 6.831 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[18]                               ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.687     ; 5.415      ;
; 6.831 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[17]                               ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.687     ; 5.415      ;
; 6.831 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[16]                               ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.687     ; 5.415      ;
; 6.831 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[15]                               ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.687     ; 5.415      ;
; 6.831 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[14]                               ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.687     ; 5.415      ;
; 6.831 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[13]                               ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.687     ; 5.415      ;
; 6.831 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[12]                               ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.687     ; 5.415      ;
; 6.831 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[11]                               ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.687     ; 5.415      ;
; 6.831 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[10]                               ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.687     ; 5.415      ;
; 6.831 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[9]                                ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.687     ; 5.415      ;
; 7.063 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[8]                                ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.699     ; 5.635      ;
; 7.063 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[7]                                ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.699     ; 5.635      ;
; 7.063 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[6]                                ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.699     ; 5.635      ;
; 7.063 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[5]                                ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.699     ; 5.635      ;
; 7.063 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[4]                                ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.699     ; 5.635      ;
; 7.063 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[3]                                ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.699     ; 5.635      ;
; 7.063 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[2]                                ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.699     ; 5.635      ;
; 7.063 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[1]                                ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.699     ; 5.635      ;
; 7.063 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[0]                                ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.699     ; 5.635      ;
+-------+-----------------------+---------------------------------------------------------------+--------------+--------------------------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+---------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                      ;
+--------------------------------+--------+---------------+
; Clock                          ; Slack  ; End Point TNS ;
+--------------------------------+--------+---------------+
; avconf:avc|mI2C_CTRL_CLK       ; -1.901 ; -61.970       ;
; avconf:avc|LUT_INDEX[1]        ; -1.506 ; -21.114       ;
; CLOCK_50                       ; -0.666 ; -0.666        ;
; p1|altpll_component|pll|clk[2] ; 13.544 ; 0.000         ;
+--------------------------------+--------+---------------+


+--------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                      ;
+--------------------------------+-------+---------------+
; Clock                          ; Slack ; End Point TNS ;
+--------------------------------+-------+---------------+
; avconf:avc|LUT_INDEX[1]        ; 0.093 ; 0.000         ;
; avconf:avc|mI2C_CTRL_CLK       ; 0.143 ; 0.000         ;
; CLOCK_50                       ; 0.153 ; 0.000         ;
; p1|altpll_component|pll|clk[2] ; 0.221 ; 0.000         ;
+--------------------------------+-------+---------------+


+---------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                   ;
+--------------------------------+--------+---------------+
; Clock                          ; Slack  ; End Point TNS ;
+--------------------------------+--------+---------------+
; p1|altpll_component|pll|clk[2] ; 14.937 ; 0.000         ;
+--------------------------------+--------+---------------+


+--------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                   ;
+--------------------------------+-------+---------------+
; Clock                          ; Slack ; End Point TNS ;
+--------------------------------+-------+---------------+
; p1|altpll_component|pll|clk[2] ; 3.545 ; 0.000         ;
+--------------------------------+-------+---------------+


+---------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary        ;
+--------------------------------+--------+---------------+
; Clock                          ; Slack  ; End Point TNS ;
+--------------------------------+--------+---------------+
; avconf:avc|mI2C_CTRL_CLK       ; -1.000 ; -59.000       ;
; avconf:avc|LUT_INDEX[1]        ; 0.411  ; 0.000         ;
; CLOCK_50                       ; 9.202  ; 0.000         ;
; p1|altpll_component|pll|clk[2] ; 19.759 ; 0.000         ;
+--------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'avconf:avc|mI2C_CTRL_CLK'                                                                                                                                             ;
+--------+-----------------------------------------------+--------------------------------------------+--------------------------+--------------------------+--------------+------------+------------+
; Slack  ; From Node                                     ; To Node                                    ; Launch Clock             ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------+--------------------------------------------+--------------------------+--------------------------+--------------+------------+------------+
; -1.901 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3]    ; avconf:avc|I2C_Controller:u0|SDO           ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.047     ; 2.793      ;
; -1.848 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[1]    ; avconf:avc|I2C_Controller:u0|SDO           ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.047     ; 2.740      ;
; -1.811 ; avconf:avc|I2C_Controller:u0|SD[18]           ; avconf:avc|I2C_Controller:u0|SDO           ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.049     ; 2.701      ;
; -1.801 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[0]    ; avconf:avc|I2C_Controller:u0|SDO           ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.047     ; 2.693      ;
; -1.783 ; avconf:avc|I2C_Controller:u0|SD[7]            ; avconf:avc|I2C_Controller:u0|SDO           ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.046     ; 2.676      ;
; -1.750 ; avconf:avc|I2C_Controller:u0|SDO~_Duplicate_1 ; avconf:avc|I2C_Controller:u0|SDO           ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.047     ; 2.642      ;
; -1.691 ; avconf:avc|I2C_Controller:u0|SD[4]            ; avconf:avc|I2C_Controller:u0|SDO           ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.046     ; 2.584      ;
; -1.634 ; avconf:avc|I2C_Controller:u0|SD[14]           ; avconf:avc|I2C_Controller:u0|SDO           ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.049     ; 2.524      ;
; -1.596 ; avconf:avc|I2C_Controller:u0|SD[15]           ; avconf:avc|I2C_Controller:u0|SDO           ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.049     ; 2.486      ;
; -1.583 ; avconf:avc|I2C_Controller:u0|SD[6]            ; avconf:avc|I2C_Controller:u0|SDO           ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.049     ; 2.473      ;
; -1.571 ; avconf:avc|I2C_Controller:u0|SD[22]           ; avconf:avc|I2C_Controller:u0|SDO           ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.049     ; 2.461      ;
; -1.536 ; avconf:avc|mSetup_ST.0000                     ; avconf:avc|mI2C_DATA[18]                   ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.041     ; 2.482      ;
; -1.536 ; avconf:avc|mSetup_ST.0000                     ; avconf:avc|mI2C_DATA[22]                   ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.041     ; 2.482      ;
; -1.525 ; avconf:avc|mSetup_ST.0000                     ; avconf:avc|mI2C_DATA[6]                    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.039     ; 2.473      ;
; -1.525 ; avconf:avc|mSetup_ST.0000                     ; avconf:avc|mI2C_DATA[1]                    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.039     ; 2.473      ;
; -1.525 ; avconf:avc|mSetup_ST.0000                     ; avconf:avc|mI2C_DATA[13]                   ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.039     ; 2.473      ;
; -1.524 ; avconf:avc|mSetup_ST.0000                     ; avconf:avc|mI2C_DATA[10]                   ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.040     ; 2.471      ;
; -1.524 ; avconf:avc|mSetup_ST.0000                     ; avconf:avc|mI2C_DATA[2]                    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.040     ; 2.471      ;
; -1.520 ; avconf:avc|I2C_Controller:u0|SD[2]            ; avconf:avc|I2C_Controller:u0|SDO           ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.049     ; 2.410      ;
; -1.518 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[2]    ; avconf:avc|I2C_Controller:u0|SDO           ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.047     ; 2.410      ;
; -1.513 ; avconf:avc|I2C_Controller:u0|SD[0]            ; avconf:avc|I2C_Controller:u0|SDO           ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.046     ; 2.406      ;
; -1.502 ; avconf:avc|I2C_Controller:u0|SD[10]           ; avconf:avc|I2C_Controller:u0|SDO           ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.046     ; 2.395      ;
; -1.501 ; avconf:avc|I2C_Controller:u0|SD[11]           ; avconf:avc|I2C_Controller:u0|SDO           ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.046     ; 2.394      ;
; -1.500 ; avconf:avc|I2C_Controller:u0|SD[8]            ; avconf:avc|I2C_Controller:u0|SDO           ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.049     ; 2.390      ;
; -1.497 ; avconf:avc|mSetup_ST.0000                     ; avconf:avc|mI2C_DATA[11]                   ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.039     ; 2.445      ;
; -1.497 ; avconf:avc|mSetup_ST.0000                     ; avconf:avc|mI2C_DATA[3]                    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.039     ; 2.445      ;
; -1.497 ; avconf:avc|mSetup_ST.0000                     ; avconf:avc|mI2C_DATA[5]                    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.039     ; 2.445      ;
; -1.497 ; avconf:avc|mSetup_ST.0000                     ; avconf:avc|mI2C_DATA[15]                   ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.039     ; 2.445      ;
; -1.497 ; avconf:avc|mSetup_ST.0000                     ; avconf:avc|mI2C_DATA[14]                   ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.039     ; 2.445      ;
; -1.495 ; avconf:avc|I2C_Controller:u0|SD[9]            ; avconf:avc|I2C_Controller:u0|SDO           ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.049     ; 2.385      ;
; -1.461 ; avconf:avc|I2C_Controller:u0|SD[12]           ; avconf:avc|I2C_Controller:u0|SDO           ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.049     ; 2.351      ;
; -1.423 ; avconf:avc|I2C_Controller:u0|SD[5]            ; avconf:avc|I2C_Controller:u0|SDO           ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.049     ; 2.313      ;
; -1.413 ; avconf:avc|mSetup_ST.0000                     ; avconf:avc|mI2C_DATA[4]                    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.036     ; 2.364      ;
; -1.413 ; avconf:avc|mSetup_ST.0000                     ; avconf:avc|mI2C_DATA[12]                   ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.036     ; 2.364      ;
; -1.409 ; avconf:avc|mSetup_ST.0000                     ; avconf:avc|mI2C_DATA[0]                    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.044     ; 2.352      ;
; -1.407 ; avconf:avc|mSetup_ST.0000                     ; avconf:avc|mI2C_DATA[7]                    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.036     ; 2.358      ;
; -1.407 ; avconf:avc|mSetup_ST.0000                     ; avconf:avc|mI2C_DATA[9]                    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.036     ; 2.358      ;
; -1.407 ; avconf:avc|mSetup_ST.0000                     ; avconf:avc|mI2C_DATA[8]                    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.036     ; 2.358      ;
; -1.400 ; avconf:avc|I2C_Controller:u0|SD[13]           ; avconf:avc|I2C_Controller:u0|SDO           ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.049     ; 2.290      ;
; -1.328 ; avconf:avc|I2C_Controller:u0|SD[3]            ; avconf:avc|I2C_Controller:u0|SDO           ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.046     ; 2.221      ;
; -1.322 ; avconf:avc|I2C_Controller:u0|SD[1]            ; avconf:avc|I2C_Controller:u0|SDO           ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.049     ; 2.212      ;
; -1.138 ; avconf:avc|mSetup_ST.0010                     ; avconf:avc|LUT_INDEX[1]                    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.037     ; 2.088      ;
; -1.065 ; avconf:avc|mSetup_ST.0010                     ; avconf:avc|LUT_INDEX[3]                    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -1.012     ; 1.040      ;
; -1.065 ; avconf:avc|mSetup_ST.0010                     ; avconf:avc|LUT_INDEX[2]                    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -1.012     ; 1.040      ;
; -1.065 ; avconf:avc|mSetup_ST.0010                     ; avconf:avc|LUT_INDEX[5]                    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -1.012     ; 1.040      ;
; -1.065 ; avconf:avc|mSetup_ST.0010                     ; avconf:avc|LUT_INDEX[4]                    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -1.012     ; 1.040      ;
; -1.051 ; avconf:avc|LUT_INDEX[0]                       ; avconf:avc|LUT_INDEX[1]                    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.042     ; 1.996      ;
; -1.025 ; avconf:avc|LUT_INDEX[0]                       ; avconf:avc|LUT_INDEX[5]                    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -1.017     ; 0.995      ;
; -1.001 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3]    ; avconf:avc|I2C_Controller:u0|SD[12]        ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.039     ; 1.949      ;
; -1.001 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3]    ; avconf:avc|I2C_Controller:u0|SD[14]        ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.039     ; 1.949      ;
; -1.001 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3]    ; avconf:avc|I2C_Controller:u0|SD[13]        ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.039     ; 1.949      ;
; -1.001 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3]    ; avconf:avc|I2C_Controller:u0|SD[22]        ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.039     ; 1.949      ;
; -1.001 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3]    ; avconf:avc|I2C_Controller:u0|SD[15]        ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.039     ; 1.949      ;
; -1.001 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3]    ; avconf:avc|I2C_Controller:u0|SD[18]        ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.039     ; 1.949      ;
; -1.001 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3]    ; avconf:avc|I2C_Controller:u0|SD[8]         ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.039     ; 1.949      ;
; -1.001 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3]    ; avconf:avc|I2C_Controller:u0|SD[1]         ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.039     ; 1.949      ;
; -1.001 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3]    ; avconf:avc|I2C_Controller:u0|SD[9]         ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.039     ; 1.949      ;
; -1.001 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3]    ; avconf:avc|I2C_Controller:u0|SD[2]         ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.039     ; 1.949      ;
; -1.001 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3]    ; avconf:avc|I2C_Controller:u0|SD[6]         ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.039     ; 1.949      ;
; -1.001 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3]    ; avconf:avc|I2C_Controller:u0|SD[5]         ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.039     ; 1.949      ;
; -0.999 ; avconf:avc|LUT_INDEX[3]                       ; avconf:avc|mI2C_DATA[22]                   ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 0.867      ; 2.853      ;
; -0.978 ; avconf:avc|LUT_INDEX[0]                       ; avconf:avc|LUT_INDEX[4]                    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -1.017     ; 0.948      ;
; -0.966 ; avconf:avc|LUT_INDEX[3]                       ; avconf:avc|mI2C_DATA[18]                   ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 0.867      ; 2.820      ;
; -0.957 ; avconf:avc|LUT_INDEX[0]                       ; avconf:avc|LUT_INDEX[3]                    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -1.017     ; 0.927      ;
; -0.947 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[4]    ; avconf:avc|I2C_Controller:u0|SDO           ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.047     ; 1.839      ;
; -0.943 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[5]    ; avconf:avc|I2C_Controller:u0|SDO           ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.047     ; 1.835      ;
; -0.910 ; avconf:avc|LUT_INDEX[0]                       ; avconf:avc|LUT_INDEX[2]                    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -1.017     ; 0.880      ;
; -0.894 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3]    ; avconf:avc|I2C_Controller:u0|SD[7]         ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.042     ; 1.839      ;
; -0.894 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3]    ; avconf:avc|I2C_Controller:u0|SD[0]         ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.042     ; 1.839      ;
; -0.894 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3]    ; avconf:avc|I2C_Controller:u0|SD[10]        ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.042     ; 1.839      ;
; -0.894 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3]    ; avconf:avc|I2C_Controller:u0|SD[3]         ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.042     ; 1.839      ;
; -0.894 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3]    ; avconf:avc|I2C_Controller:u0|SD[4]         ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.042     ; 1.839      ;
; -0.894 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3]    ; avconf:avc|I2C_Controller:u0|SD[11]        ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.042     ; 1.839      ;
; -0.880 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[2]    ; avconf:avc|I2C_Controller:u0|SCLK          ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.036     ; 1.831      ;
; -0.875 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[4]    ; avconf:avc|I2C_Controller:u0|SD[12]        ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.039     ; 1.823      ;
; -0.875 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[4]    ; avconf:avc|I2C_Controller:u0|SD[14]        ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.039     ; 1.823      ;
; -0.875 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[4]    ; avconf:avc|I2C_Controller:u0|SD[13]        ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.039     ; 1.823      ;
; -0.875 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[4]    ; avconf:avc|I2C_Controller:u0|SD[22]        ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.039     ; 1.823      ;
; -0.875 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[4]    ; avconf:avc|I2C_Controller:u0|SD[15]        ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.039     ; 1.823      ;
; -0.875 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[4]    ; avconf:avc|I2C_Controller:u0|SD[18]        ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.039     ; 1.823      ;
; -0.875 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[4]    ; avconf:avc|I2C_Controller:u0|SD[8]         ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.039     ; 1.823      ;
; -0.875 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[4]    ; avconf:avc|I2C_Controller:u0|SD[1]         ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.039     ; 1.823      ;
; -0.875 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[4]    ; avconf:avc|I2C_Controller:u0|SD[9]         ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.039     ; 1.823      ;
; -0.875 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[4]    ; avconf:avc|I2C_Controller:u0|SD[2]         ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.039     ; 1.823      ;
; -0.875 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[4]    ; avconf:avc|I2C_Controller:u0|SD[6]         ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.039     ; 1.823      ;
; -0.875 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[4]    ; avconf:avc|I2C_Controller:u0|SD[5]         ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.039     ; 1.823      ;
; -0.861 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[2]    ; avconf:avc|I2C_Controller:u0|SD_COUNTER[0] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.040     ; 1.808      ;
; -0.861 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[2]    ; avconf:avc|I2C_Controller:u0|SD_COUNTER[4] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.040     ; 1.808      ;
; -0.861 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[2]    ; avconf:avc|I2C_Controller:u0|SD_COUNTER[1] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.040     ; 1.808      ;
; -0.861 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[2]    ; avconf:avc|I2C_Controller:u0|SD_COUNTER[2] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.040     ; 1.808      ;
; -0.861 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[2]    ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.040     ; 1.808      ;
; -0.861 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[2]    ; avconf:avc|I2C_Controller:u0|SD_COUNTER[5] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.040     ; 1.808      ;
; -0.859 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[2]    ; avconf:avc|I2C_Controller:u0|SD[12]        ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.039     ; 1.807      ;
; -0.859 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[2]    ; avconf:avc|I2C_Controller:u0|SD[14]        ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.039     ; 1.807      ;
; -0.859 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[2]    ; avconf:avc|I2C_Controller:u0|SD[13]        ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.039     ; 1.807      ;
; -0.859 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[2]    ; avconf:avc|I2C_Controller:u0|SD[22]        ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.039     ; 1.807      ;
; -0.859 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[2]    ; avconf:avc|I2C_Controller:u0|SD[15]        ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.039     ; 1.807      ;
; -0.859 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[2]    ; avconf:avc|I2C_Controller:u0|SD[18]        ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.039     ; 1.807      ;
; -0.859 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[2]    ; avconf:avc|I2C_Controller:u0|SD[8]         ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.039     ; 1.807      ;
; -0.859 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[2]    ; avconf:avc|I2C_Controller:u0|SD[1]         ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.039     ; 1.807      ;
+--------+-----------------------------------------------+--------------------------------------------+--------------------------+--------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'avconf:avc|LUT_INDEX[1]'                                                                                                    ;
+--------+-------------------------+-------------------------+--------------------------+-------------------------+--------------+------------+------------+
; Slack  ; From Node               ; To Node                 ; Launch Clock             ; Latch Clock             ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------+-------------------------+--------------------------+-------------------------+--------------+------------+------------+
; -1.506 ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[5]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 0.578      ; 2.647      ;
; -1.504 ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[6]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 0.574      ; 2.648      ;
; -1.418 ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[7]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 0.580      ; 2.560      ;
; -1.403 ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[12] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 0.567      ; 2.532      ;
; -1.375 ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[10] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 0.567      ; 2.600      ;
; -1.359 ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[4]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 0.638      ; 2.498      ;
; -1.355 ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[14] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 0.581      ; 2.499      ;
; -1.331 ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[2]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 0.567      ; 2.461      ;
; -1.328 ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[13] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 0.573      ; 2.463      ;
; -1.316 ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[11] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 0.580      ; 2.553      ;
; -1.286 ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[0]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 0.628      ; 2.581      ;
; -1.260 ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[8]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 0.579      ; 2.497      ;
; -1.231 ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[3]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 0.579      ; 2.374      ;
; -1.214 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[9]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.544      ; 3.322      ;
; -1.193 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[9]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.544      ; 3.301      ;
; -1.137 ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[15] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 0.649      ; 2.447      ;
; -1.119 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[3]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.543      ; 3.226      ;
; -1.103 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[5]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.500        ; 2.616      ; 3.887      ;
; -1.100 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[4]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.500        ; 2.676      ; 3.882      ;
; -1.093 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[9]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.500        ; 2.618      ; 3.880      ;
; -1.091 ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[1]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 0.572      ; 2.226      ;
; -1.089 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[6]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.538      ; 3.197      ;
; -1.084 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[12] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.500        ; 2.605      ; 3.856      ;
; -1.073 ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[9]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 0.580      ; 2.217      ;
; -1.048 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[3]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.500        ; 2.617      ; 3.834      ;
; -1.030 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[14] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.500        ; 2.619      ; 3.817      ;
; -1.018 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[6]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.500        ; 2.612      ; 3.805      ;
; -1.012 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[7]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.544      ; 3.118      ;
; -1.012 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[13] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.500        ; 2.611      ; 3.790      ;
; -1.012 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[7]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.500        ; 2.618      ; 3.797      ;
; -0.999 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[9]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.544      ; 3.107      ;
; -0.920 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[2]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.500        ; 2.605      ; 3.693      ;
; -0.912 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[3]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.543      ; 3.019      ;
; -0.901 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[13] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.537      ; 3.000      ;
; -0.894 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[12] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.531      ; 2.987      ;
; -0.874 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[12] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.531      ; 2.967      ;
; -0.860 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[5]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.542      ; 2.965      ;
; -0.846 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[8]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.500        ; 2.617      ; 3.726      ;
; -0.845 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[8]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.543      ; 3.046      ;
; -0.826 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[15] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.500        ; 2.687      ; 3.779      ;
; -0.821 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[0]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.500        ; 2.666      ; 3.759      ;
; -0.796 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[10] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.500        ; 2.605      ; 3.664      ;
; -0.747 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[2]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.531      ; 2.841      ;
; -0.740 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[1]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.500        ; 2.610      ; 3.518      ;
; -0.729 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[11] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.500        ; 2.618      ; 3.609      ;
; -0.723 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[7]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.544      ; 2.829      ;
; -0.694 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[7]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.544      ; 2.800      ;
; -0.681 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[4]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.602      ; 2.784      ;
; -0.675 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[1]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.536      ; 2.774      ;
; -0.666 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[5]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.542      ; 2.771      ;
; -0.658 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[4]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.602      ; 2.761      ;
; -0.615 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[13] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.537      ; 2.714      ;
; -0.598 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[10] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.531      ; 2.787      ;
; -0.569 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[14] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.545      ; 2.677      ;
; -0.565 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[6]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.538      ; 2.673      ;
; -0.561 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[2]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.531      ; 2.655      ;
; -0.539 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[3]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.543      ; 2.646      ;
; -0.537 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[11] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.544      ; 2.738      ;
; -0.536 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[14] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.545      ; 2.644      ;
; -0.502 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[10] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.531      ; 2.691      ;
; -0.467 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[8]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.543      ; 2.668      ;
; -0.467 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[13] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.537      ; 2.566      ;
; -0.450 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[9]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.544      ; 2.558      ;
; -0.437 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[12] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.531      ; 2.530      ;
; -0.435 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[9]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.618      ; 3.722      ;
; -0.430 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[6]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.538      ; 2.538      ;
; -0.423 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[1]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.536      ; 2.522      ;
; -0.413 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[4]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.676      ; 3.695      ;
; -0.410 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[0]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.592      ; 2.669      ;
; -0.390 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[3]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.543      ; 2.497      ;
; -0.362 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[10] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.531      ; 2.551      ;
; -0.362 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[15] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.613      ; 2.636      ;
; -0.359 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[1]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.536      ; 2.458      ;
; -0.358 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[14] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.545      ; 2.466      ;
; -0.357 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[11] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.544      ; 2.558      ;
; -0.345 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[0]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.592      ; 2.604      ;
; -0.332 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[5]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.542      ; 2.437      ;
; -0.322 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[0]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.592      ; 2.581      ;
; -0.320 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[5]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.616      ; 3.604      ;
; -0.319 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[7]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.618      ; 3.604      ;
; -0.318 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[14] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.619      ; 3.605      ;
; -0.317 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[1]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.536      ; 2.416      ;
; -0.308 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[5]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.542      ; 2.413      ;
; -0.290 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[4]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.602      ; 2.393      ;
; -0.282 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[15] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.613      ; 2.556      ;
; -0.276 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[8]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.543      ; 2.477      ;
; -0.272 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[3]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.617      ; 3.558      ;
; -0.271 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[6]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.538      ; 2.379      ;
; -0.260 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[13] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.537      ; 2.359      ;
; -0.256 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[14] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.545      ; 2.364      ;
; -0.251 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[7]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.544      ; 2.357      ;
; -0.250 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[2]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.531      ; 2.344      ;
; -0.240 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[12] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.605      ; 3.512      ;
; -0.238 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[2]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.531      ; 2.332      ;
; -0.196 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[10] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.531      ; 2.385      ;
; -0.193 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[15] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.613      ; 2.467      ;
; -0.170 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[2]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.605      ; 3.443      ;
; -0.164 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[15] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.613      ; 2.438      ;
; -0.151 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[6]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.612      ; 3.438      ;
; -0.149 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[12] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.531      ; 2.242      ;
+--------+-------------------------+-------------------------+--------------------------+-------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+--------+--------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                    ; To Node                                                                                                                                                                                                                                                         ; Launch Clock             ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+-------------+--------------+------------+------------+
; -0.666 ; avconf:avc|mI2C_CTRL_CLK                                                                                     ; avconf:avc|mI2C_CTRL_CLK                                                                                                                                                                                                                                        ; avconf:avc|mI2C_CTRL_CLK ; CLOCK_50    ; 0.500        ; 1.493      ; 2.741      ;
; -0.038 ; avconf:avc|mI2C_CTRL_CLK                                                                                     ; avconf:avc|mI2C_CTRL_CLK                                                                                                                                                                                                                                        ; avconf:avc|mI2C_CTRL_CLK ; CLOCK_50    ; 1.000        ; 1.493      ; 2.613      ;
; 14.926 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[32] ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|serial_audio_out_data                                                                                                                                                     ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.091     ; 4.923      ;
; 16.280 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|empty_dff                                                ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.043      ; 3.750      ;
; 16.346 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~portb_address_reg0  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.185      ; 3.848      ;
; 16.522 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[1]                ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.042      ; 3.507      ;
; 16.522 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[0]                ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.042      ; 3.507      ;
; 16.522 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[2]                ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.042      ; 3.507      ;
; 16.522 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[3]                ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.042      ; 3.507      ;
; 16.522 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[4]                ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.042      ; 3.507      ;
; 16.522 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[5]                ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.042      ; 3.507      ;
; 16.522 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[6]                ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.042      ; 3.507      ;
; 16.534 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|usedw_is_1_dff                                           ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.043      ; 3.496      ;
; 16.552 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[32]                                                                                                                                                    ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.043      ; 3.478      ;
; 16.552 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[31]                                                                                                                                                    ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.043      ; 3.478      ;
; 16.552 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[30]                                                                                                                                                    ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.043      ; 3.478      ;
; 16.552 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[29]                                                                                                                                                    ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.043      ; 3.478      ;
; 16.552 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[28]                                                                                                                                                    ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.043      ; 3.478      ;
; 16.552 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[27]                                                                                                                                                    ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.043      ; 3.478      ;
; 16.552 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[26]                                                                                                                                                    ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.043      ; 3.478      ;
; 16.552 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[25]                                                                                                                                                    ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.043      ; 3.478      ;
; 16.552 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[24]                                                                                                                                                    ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.043      ; 3.478      ;
; 16.552 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[23]                                                                                                                                                    ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.043      ; 3.478      ;
; 16.552 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[22]                                                                                                                                                    ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.043      ; 3.478      ;
; 16.552 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[21]                                                                                                                                                    ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.043      ; 3.478      ;
; 16.552 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[20]                                                                                                                                                    ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.043      ; 3.478      ;
; 16.552 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[19]                                                                                                                                                    ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.043      ; 3.478      ;
; 16.582 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[5]                   ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.042      ; 3.447      ;
; 16.582 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[0]                   ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.042      ; 3.447      ;
; 16.582 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[1]                   ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.042      ; 3.447      ;
; 16.582 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[2]                   ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.042      ; 3.447      ;
; 16.582 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[3]                   ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.042      ; 3.447      ;
; 16.582 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[4]                   ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.042      ; 3.447      ;
; 16.595 ; counter:audio_counter|cnt[0]                                                                                 ; counter:audio_counter|out[13]                                                                                                                                                                                                                                   ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.007      ; 3.399      ;
; 16.628 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[3]                                                                                                                                                     ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.042      ; 3.401      ;
; 16.628 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[2]                                                                                                                                                     ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.042      ; 3.401      ;
; 16.640 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[18]                                                                                                                                                    ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.045      ; 3.392      ;
; 16.640 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[17]                                                                                                                                                    ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.045      ; 3.392      ;
; 16.640 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[16]                                                                                                                                                    ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.045      ; 3.392      ;
; 16.640 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[15]                                                                                                                                                    ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.045      ; 3.392      ;
; 16.640 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[14]                                                                                                                                                    ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.045      ; 3.392      ;
; 16.640 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[13]                                                                                                                                                    ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.045      ; 3.392      ;
; 16.640 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[12]                                                                                                                                                    ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.045      ; 3.392      ;
; 16.640 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[11]                                                                                                                                                    ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.045      ; 3.392      ;
; 16.640 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[10]                                                                                                                                                    ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.045      ; 3.392      ;
; 16.640 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[9]                                                                                                                                                     ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.045      ; 3.392      ;
; 16.640 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[8]                                                                                                                                                     ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.045      ; 3.392      ;
; 16.640 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[7]                                                                                                                                                     ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.045      ; 3.392      ;
; 16.640 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[6]                                                                                                                                                     ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.045      ; 3.392      ;
; 16.640 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[5]                                                                                                                                                     ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.045      ; 3.392      ;
; 16.640 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[4]                                                                                                                                                     ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.045      ; 3.392      ;
; 16.663 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|usedw_is_0_dff                                           ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.042      ; 3.366      ;
; 16.670 ; counter:audio_counter|cnt[1]                                                                                 ; counter:audio_counter|out[13]                                                                                                                                                                                                                                   ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.007      ; 3.324      ;
; 16.674 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|empty_dff                                               ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.040      ; 3.353      ;
; 16.717 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|low_addressa[2]                                          ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.042      ; 3.312      ;
; 16.719 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|low_addressa[6]                                          ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.042      ; 3.310      ;
; 16.727 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|low_addressa[1]                                          ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.042      ; 3.302      ;
; 16.730 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|low_addressa[3]                                          ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.042      ; 3.299      ;
; 16.796 ; counter:audio_counter|cnt[3]                                                                                 ; counter:audio_counter|out[13]                                                                                                                                                                                                                                   ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.007      ; 3.198      ;
; 16.802 ; counter:audio_counter|cnt[2]                                                                                 ; counter:audio_counter|out[13]                                                                                                                                                                                                                                   ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.007      ; 3.192      ;
; 16.810 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:ADC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|usedw_is_2_dff                                         ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.043      ; 3.220      ;
; 16.823 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:ADC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|empty_dff                                              ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.042      ; 3.206      ;
; 16.845 ; counter:audio_counter|cnt[5]                                                                                 ; counter:audio_counter|out[13]                                                                                                                                                                                                                                   ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.007      ; 3.149      ;
; 16.861 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[1]                                                                                                                                                     ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.043      ; 3.169      ;
; 16.863 ; counter:audio_counter|cnt[12]                                                                                ; counter:audio_counter|out[13]                                                                                                                                                                                                                                   ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.007      ; 3.131      ;
; 16.873 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|rd_ptr_lsb                                               ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.043      ; 3.157      ;
; 16.873 ; counter:audio_counter|cnt[4]                                                                                 ; counter:audio_counter|out[13]                                                                                                                                                                                                                                   ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.007      ; 3.121      ;
; 16.897 ; counter:audio_counter|cnt[10]                                                                                ; counter:audio_counter|out[13]                                                                                                                                                                                                                                   ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.007      ; 3.097      ;
; 16.902 ; counter:audio_counter|cnt[14]                                                                                ; counter:audio_counter|out[13]                                                                                                                                                                                                                                   ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.007      ; 3.092      ;
; 16.908 ; counter:audio_counter|cnt[11]                                                                                ; counter:audio_counter|out[13]                                                                                                                                                                                                                                   ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.007      ; 3.086      ;
; 16.909 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:ADC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[6]              ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.042      ; 3.120      ;
; 16.913 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:ADC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[5]              ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.042      ; 3.116      ;
; 16.923 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|low_addressa[5]                                          ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.042      ; 3.106      ;
; 16.924 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[5]                  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.041      ; 3.104      ;
; 16.924 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[0]                  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.041      ; 3.104      ;
; 16.924 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[1]                  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.041      ; 3.104      ;
; 16.924 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[2]                  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.041      ; 3.104      ;
; 16.924 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[3]                  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.041      ; 3.104      ;
; 16.924 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[4]                  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.041      ; 3.104      ;
; 16.926 ; counter:audio_counter|cnt[6]                                                                                 ; counter:audio_counter|out[13]                                                                                                                                                                                                                                   ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.007      ; 3.068      ;
; 16.933 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|left_channel_was_read                                                                                                                                                     ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.043      ; 3.097      ;
; 16.939 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|full_dff                                                 ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.043      ; 3.091      ;
; 16.943 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|usedw_is_2_dff                                           ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.043      ; 3.087      ;
; 16.959 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~portb_address_reg0 ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.187      ; 3.237      ;
; 16.977 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:ADC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[4]              ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.042      ; 3.052      ;
; 16.980 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:ADC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[6]               ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.037      ; 3.044      ;
; 16.981 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:ADC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[3]              ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.042      ; 3.048      ;
; 16.984 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:ADC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[5]               ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.037      ; 3.040      ;
; 16.985 ; counter:audio_counter|cnt[13]                                                                                ; counter:audio_counter|out[13]                                                                                                                                                                                                                                   ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.007      ; 3.009      ;
; 16.993 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|rd_ptr_lsb                                              ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.043      ; 3.037      ;
; 17.008 ; counter:audio_counter|cnt[8]                                                                                 ; counter:audio_counter|out[13]                                                                                                                                                                                                                                   ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.007      ; 2.986      ;
; 17.009 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:ADC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|usedw_is_2_dff                                          ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.041      ; 3.019      ;
; 17.031 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:ADC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|empty_dff                                               ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.042      ; 2.998      ;
; 17.045 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:ADC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[2]              ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.042      ; 2.984      ;
; 17.048 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:ADC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[4]               ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.037      ; 2.976      ;
; 17.049 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:ADC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[1]              ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.042      ; 2.980      ;
; 17.052 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:ADC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[3]               ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.037      ; 2.972      ;
; 17.053 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[1]               ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.040      ; 2.974      ;
; 17.053 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[2]               ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.040      ; 2.974      ;
; 17.053 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[0]               ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.040      ; 2.974      ;
+--------+--------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'p1|altpll_component|pll|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                        ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                              ; To Node                                                                                                                                                                ; Launch Clock                   ; Latch Clock                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; 13.544 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_8kc1:auto_generated|ram_block1a45~porta_address_reg0                          ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_u5c1:auto_generated|ram_block1a0~porta_address_reg0                         ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.106     ; 6.359      ;
; 13.889 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_8kc1:auto_generated|ram_block1a43~porta_address_reg0                          ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_u5c1:auto_generated|ram_block1a0~porta_address_reg0                         ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.041     ; 6.079      ;
; 13.891 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_8kc1:auto_generated|ram_block1a37~porta_address_reg0                          ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_u5c1:auto_generated|ram_block1a0~porta_address_reg0                         ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.079     ; 6.039      ;
; 13.981 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_8kc1:auto_generated|ram_block1a70~porta_address_reg0                          ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_u5c1:auto_generated|ram_block1a0~porta_address_reg0                         ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.057     ; 5.971      ;
; 14.057 ; vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_f0d1:auto_generated|ram_block1a89~porta_address_reg0  ; vga_controller:vga_ins|img_index_home_screen:img_index_home_screen_inst|altsyncram:altsyncram_component|altsyncram_psc1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.059     ; 5.893      ;
; 14.060 ; vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_f0d1:auto_generated|ram_block1a103~porta_address_reg0 ; vga_controller:vga_ins|img_index_home_screen:img_index_home_screen_inst|altsyncram:altsyncram_component|altsyncram_psc1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.040     ; 5.909      ;
; 14.102 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_8kc1:auto_generated|ram_block1a33~porta_address_reg0                          ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_u5c1:auto_generated|ram_block1a0~porta_address_reg0                         ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.082     ; 5.825      ;
; 14.115 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_8kc1:auto_generated|ram_block1a47~porta_address_reg0                          ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_u5c1:auto_generated|ram_block1a0~porta_address_reg0                         ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.031     ; 5.863      ;
; 14.152 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_8kc1:auto_generated|ram_block1a72~porta_address_reg0                          ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_u5c1:auto_generated|ram_block1a0~porta_address_reg0                         ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.042     ; 5.815      ;
; 14.156 ; vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_f0d1:auto_generated|ram_block1a60~porta_address_reg0  ; vga_controller:vga_ins|img_index_home_screen:img_index_home_screen_inst|altsyncram:altsyncram_component|altsyncram_psc1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.065     ; 5.788      ;
; 14.159 ; vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_f0d1:auto_generated|ram_block1a92~porta_address_reg0  ; vga_controller:vga_ins|img_index_home_screen:img_index_home_screen_inst|altsyncram:altsyncram_component|altsyncram_psc1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.080     ; 5.770      ;
; 14.161 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_8kc1:auto_generated|ram_block1a41~porta_address_reg0                          ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_u5c1:auto_generated|ram_block1a0~porta_address_reg0                         ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.094     ; 5.754      ;
; 14.172 ; vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_f0d1:auto_generated|ram_block1a86~porta_address_reg0  ; vga_controller:vga_ins|img_index_home_screen:img_index_home_screen_inst|altsyncram:altsyncram_component|altsyncram_psc1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.076     ; 5.761      ;
; 14.190 ; vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_f0d1:auto_generated|ram_block1a53~porta_address_reg0  ; vga_controller:vga_ins|img_index_home_screen:img_index_home_screen_inst|altsyncram:altsyncram_component|altsyncram_psc1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.047     ; 5.772      ;
; 14.236 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_8kc1:auto_generated|ram_block1a35~porta_address_reg0                          ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_u5c1:auto_generated|ram_block1a0~porta_address_reg0                         ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.066     ; 5.707      ;
; 14.242 ; vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_f0d1:auto_generated|ram_block1a66~porta_address_reg0  ; vga_controller:vga_ins|img_index_home_screen:img_index_home_screen_inst|altsyncram:altsyncram_component|altsyncram_psc1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.054     ; 5.713      ;
; 14.332 ; vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_f0d1:auto_generated|ram_block1a77~porta_address_reg0  ; vga_controller:vga_ins|img_index_home_screen:img_index_home_screen_inst|altsyncram:altsyncram_component|altsyncram_psc1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.004      ; 5.681      ;
; 14.334 ; vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_f0d1:auto_generated|ram_block1a34~porta_address_reg0  ; vga_controller:vga_ins|img_index_home_screen:img_index_home_screen_inst|altsyncram:altsyncram_component|altsyncram_psc1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.037     ; 5.638      ;
; 14.348 ; vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_f0d1:auto_generated|ram_block1a106~porta_address_reg0 ; vga_controller:vga_ins|img_index_home_screen:img_index_home_screen_inst|altsyncram:altsyncram_component|altsyncram_psc1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.040     ; 5.621      ;
; 14.356 ; vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_f0d1:auto_generated|ram_block1a83~porta_address_reg0  ; vga_controller:vga_ins|img_index_home_screen:img_index_home_screen_inst|altsyncram:altsyncram_component|altsyncram_psc1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.056     ; 5.597      ;
; 14.360 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_8kc1:auto_generated|ram_block1a66~porta_address_reg0                          ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_u5c1:auto_generated|ram_block1a0~porta_address_reg0                         ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.053     ; 5.596      ;
; 14.363 ; vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_f0d1:auto_generated|ram_block1a108~porta_address_reg0 ; vga_controller:vga_ins|img_index_home_screen:img_index_home_screen_inst|altsyncram:altsyncram_component|altsyncram_psc1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.028     ; 5.618      ;
; 14.375 ; vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_f0d1:auto_generated|ram_block1a38~porta_address_reg0  ; vga_controller:vga_ins|img_index_home_screen:img_index_home_screen_inst|altsyncram:altsyncram_component|altsyncram_psc1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.053     ; 5.581      ;
; 14.391 ; vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_f0d1:auto_generated|ram_block1a1~porta_address_reg0   ; vga_controller:vga_ins|img_index_home_screen:img_index_home_screen_inst|altsyncram:altsyncram_component|altsyncram_psc1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.091     ; 5.527      ;
; 14.396 ; vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_f0d1:auto_generated|ram_block1a40~porta_address_reg0  ; vga_controller:vga_ins|img_index_home_screen:img_index_home_screen_inst|altsyncram:altsyncram_component|altsyncram_psc1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.068     ; 5.545      ;
; 14.397 ; vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_f0d1:auto_generated|ram_block1a80~porta_address_reg0  ; vga_controller:vga_ins|img_index_home_screen:img_index_home_screen_inst|altsyncram:altsyncram_component|altsyncram_psc1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.062     ; 5.550      ;
; 14.410 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_8kc1:auto_generated|ram_block1a24~porta_address_reg0                          ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_u5c1:auto_generated|ram_block1a0~porta_address_reg0                         ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.034     ; 5.565      ;
; 14.418 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_8kc1:auto_generated|ram_block1a68~porta_address_reg0                          ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_u5c1:auto_generated|ram_block1a0~porta_address_reg0                         ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.065     ; 5.526      ;
; 14.423 ; vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_f0d1:auto_generated|ram_block1a9~porta_address_reg0   ; vga_controller:vga_ins|img_index_home_screen:img_index_home_screen_inst|altsyncram:altsyncram_component|altsyncram_psc1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.046     ; 5.540      ;
; 14.429 ; vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_f0d1:auto_generated|ram_block1a47~porta_address_reg0  ; vga_controller:vga_ins|img_index_home_screen:img_index_home_screen_inst|altsyncram:altsyncram_component|altsyncram_psc1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.068     ; 5.512      ;
; 14.431 ; vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_f0d1:auto_generated|ram_block1a44~porta_address_reg0  ; vga_controller:vga_ins|img_index_home_screen:img_index_home_screen_inst|altsyncram:altsyncram_component|altsyncram_psc1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.084     ; 5.494      ;
; 14.454 ; vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_f0d1:auto_generated|ram_block1a64~porta_address_reg0  ; vga_controller:vga_ins|img_index_home_screen:img_index_home_screen_inst|altsyncram:altsyncram_component|altsyncram_psc1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.034     ; 5.521      ;
; 14.475 ; vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_f0d1:auto_generated|ram_block1a54~porta_address_reg0  ; vga_controller:vga_ins|img_index_home_screen:img_index_home_screen_inst|altsyncram:altsyncram_component|altsyncram_psc1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.079     ; 5.455      ;
; 14.478 ; vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_f0d1:auto_generated|ram_block1a97~porta_address_reg0  ; vga_controller:vga_ins|img_index_home_screen:img_index_home_screen_inst|altsyncram:altsyncram_component|altsyncram_psc1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.050     ; 5.481      ;
; 14.489 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_8kc1:auto_generated|ram_block1a71~porta_address_reg0                          ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_u5c1:auto_generated|ram_block1a0~porta_address_reg0                         ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.045     ; 5.475      ;
; 14.504 ; vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_f0d1:auto_generated|ram_block1a63~porta_address_reg0  ; vga_controller:vga_ins|img_index_home_screen:img_index_home_screen_inst|altsyncram:altsyncram_component|altsyncram_psc1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.046     ; 5.459      ;
; 14.506 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_8kc1:auto_generated|ram_block1a0~porta_address_reg0                           ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_u5c1:auto_generated|ram_block1a0~porta_address_reg0                         ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.081     ; 5.422      ;
; 14.507 ; vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_f0d1:auto_generated|ram_block1a70~porta_address_reg0  ; vga_controller:vga_ins|img_index_home_screen:img_index_home_screen_inst|altsyncram:altsyncram_component|altsyncram_psc1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.030     ; 5.472      ;
; 14.512 ; vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_f0d1:auto_generated|ram_block1a41~porta_address_reg0  ; vga_controller:vga_ins|img_index_home_screen:img_index_home_screen_inst|altsyncram:altsyncram_component|altsyncram_psc1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.072     ; 5.425      ;
; 14.513 ; vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_f0d1:auto_generated|ram_block1a25~porta_address_reg0  ; vga_controller:vga_ins|img_index_home_screen:img_index_home_screen_inst|altsyncram:altsyncram_component|altsyncram_psc1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.032     ; 5.464      ;
; 14.520 ; vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_f0d1:auto_generated|ram_block1a56~porta_address_reg0  ; vga_controller:vga_ins|img_index_home_screen:img_index_home_screen_inst|altsyncram:altsyncram_component|altsyncram_psc1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.087     ; 5.402      ;
; 14.524 ; vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_f0d1:auto_generated|ram_block1a43~porta_address_reg0  ; vga_controller:vga_ins|img_index_home_screen:img_index_home_screen_inst|altsyncram:altsyncram_component|altsyncram_psc1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.068     ; 5.417      ;
; 14.535 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_8kc1:auto_generated|ram_block1a28~porta_address_reg0                          ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_u5c1:auto_generated|ram_block1a0~porta_address_reg0                         ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.086     ; 5.388      ;
; 14.552 ; vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_f0d1:auto_generated|ram_block1a91~porta_address_reg0  ; vga_controller:vga_ins|img_index_home_screen:img_index_home_screen_inst|altsyncram:altsyncram_component|altsyncram_psc1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.063     ; 5.394      ;
; 14.569 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_8kc1:auto_generated|ram_block1a27~porta_address_reg0                          ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_u5c1:auto_generated|ram_block1a0~porta_address_reg0                         ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.052     ; 5.388      ;
; 14.570 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_8kc1:auto_generated|ram_block1a1~porta_address_reg0                           ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_u5c1:auto_generated|ram_block1a0~porta_address_reg0                         ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.105     ; 5.334      ;
; 14.571 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_8kc1:auto_generated|ram_block1a4~porta_address_reg0                           ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_u5c1:auto_generated|ram_block1a0~porta_address_reg0                         ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.084     ; 5.354      ;
; 14.573 ; vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_f0d1:auto_generated|ram_block1a26~porta_address_reg0  ; vga_controller:vga_ins|img_index_home_screen:img_index_home_screen_inst|altsyncram:altsyncram_component|altsyncram_psc1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.043     ; 5.393      ;
; 14.576 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_8kc1:auto_generated|ram_block1a3~porta_address_reg0                           ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_u5c1:auto_generated|ram_block1a0~porta_address_reg0                         ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.029     ; 5.404      ;
; 14.577 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_8kc1:auto_generated|ram_block1a2~porta_address_reg0                           ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_u5c1:auto_generated|ram_block1a0~porta_address_reg0                         ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.055     ; 5.377      ;
; 14.584 ; vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_f0d1:auto_generated|ram_block1a81~porta_address_reg0  ; vga_controller:vga_ins|img_index_home_screen:img_index_home_screen_inst|altsyncram:altsyncram_component|altsyncram_psc1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.010     ; 5.415      ;
; 14.585 ; vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_f0d1:auto_generated|ram_block1a88~porta_address_reg0  ; vga_controller:vga_ins|img_index_home_screen:img_index_home_screen_inst|altsyncram:altsyncram_component|altsyncram_psc1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.089     ; 5.335      ;
; 14.596 ; vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_f0d1:auto_generated|ram_block1a74~porta_address_reg0  ; vga_controller:vga_ins|img_index_home_screen:img_index_home_screen_inst|altsyncram:altsyncram_component|altsyncram_psc1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.029     ; 5.384      ;
; 14.598 ; vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_f0d1:auto_generated|ram_block1a2~porta_address_reg0   ; vga_controller:vga_ins|img_index_home_screen:img_index_home_screen_inst|altsyncram:altsyncram_component|altsyncram_psc1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.073     ; 5.338      ;
; 14.623 ; vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_f0d1:auto_generated|ram_block1a62~porta_address_reg0  ; vga_controller:vga_ins|img_index_home_screen:img_index_home_screen_inst|altsyncram:altsyncram_component|altsyncram_psc1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.046     ; 5.340      ;
; 14.651 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_8kc1:auto_generated|ram_block1a57~porta_address_reg0                          ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_u5c1:auto_generated|ram_block1a0~porta_address_reg0                         ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.071     ; 5.287      ;
; 14.651 ; vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_f0d1:auto_generated|ram_block1a100~porta_address_reg0 ; vga_controller:vga_ins|img_index_home_screen:img_index_home_screen_inst|altsyncram:altsyncram_component|altsyncram_psc1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.095     ; 5.263      ;
; 14.654 ; vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_f0d1:auto_generated|ram_block1a31~porta_address_reg0  ; vga_controller:vga_ins|img_index_home_screen:img_index_home_screen_inst|altsyncram:altsyncram_component|altsyncram_psc1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.097     ; 5.258      ;
; 14.667 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_8kc1:auto_generated|ram_block1a63~porta_address_reg0                          ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_u5c1:auto_generated|ram_block1a0~porta_address_reg0                         ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.044     ; 5.298      ;
; 14.675 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_8kc1:auto_generated|ram_block1a17~porta_address_reg0                          ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_u5c1:auto_generated|ram_block1a0~porta_address_reg0                         ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.051     ; 5.283      ;
; 14.682 ; vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_f0d1:auto_generated|ram_block1a95~porta_address_reg0  ; vga_controller:vga_ins|img_index_home_screen:img_index_home_screen_inst|altsyncram:altsyncram_component|altsyncram_psc1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.066     ; 5.261      ;
; 14.687 ; vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_f0d1:auto_generated|ram_block1a7~porta_address_reg0   ; vga_controller:vga_ins|img_index_home_screen:img_index_home_screen_inst|altsyncram:altsyncram_component|altsyncram_psc1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.053     ; 5.269      ;
; 14.692 ; vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_f0d1:auto_generated|ram_block1a76~porta_address_reg0  ; vga_controller:vga_ins|img_index_home_screen:img_index_home_screen_inst|altsyncram:altsyncram_component|altsyncram_psc1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.016     ; 5.301      ;
; 14.694 ; vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_f0d1:auto_generated|ram_block1a10~porta_address_reg0  ; vga_controller:vga_ins|img_index_home_screen:img_index_home_screen_inst|altsyncram:altsyncram_component|altsyncram_psc1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.105     ; 5.210      ;
; 14.698 ; vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_f0d1:auto_generated|ram_block1a37~porta_address_reg0  ; vga_controller:vga_ins|img_index_home_screen:img_index_home_screen_inst|altsyncram:altsyncram_component|altsyncram_psc1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.039     ; 5.272      ;
; 14.720 ; vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_f0d1:auto_generated|ram_block1a75~porta_address_reg0  ; vga_controller:vga_ins|img_index_home_screen:img_index_home_screen_inst|altsyncram:altsyncram_component|altsyncram_psc1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.004     ; 5.285      ;
; 14.738 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_8kc1:auto_generated|ram_block1a31~porta_address_reg0                          ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_u5c1:auto_generated|ram_block1a0~porta_address_reg0                         ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.059     ; 5.212      ;
; 14.742 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_8kc1:auto_generated|ram_block1a64~porta_address_reg0                          ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_u5c1:auto_generated|ram_block1a0~porta_address_reg0                         ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.104     ; 5.163      ;
; 14.746 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_8kc1:auto_generated|ram_block1a30~porta_address_reg0                          ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_u5c1:auto_generated|ram_block1a0~porta_address_reg0                         ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.056     ; 5.207      ;
; 14.748 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_8kc1:auto_generated|ram_block1a5~porta_address_reg0                           ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_u5c1:auto_generated|ram_block1a0~porta_address_reg0                         ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.084     ; 5.177      ;
; 14.754 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_8kc1:auto_generated|ram_block1a42~porta_address_reg0                          ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_u5c1:auto_generated|ram_block1a0~porta_address_reg0                         ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.052     ; 5.203      ;
; 14.761 ; vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_f0d1:auto_generated|ram_block1a78~porta_address_reg0  ; vga_controller:vga_ins|img_index_home_screen:img_index_home_screen_inst|altsyncram:altsyncram_component|altsyncram_psc1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.049     ; 5.199      ;
; 14.763 ; vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_f0d1:auto_generated|ram_block1a102~porta_address_reg0 ; vga_controller:vga_ins|img_index_home_screen:img_index_home_screen_inst|altsyncram:altsyncram_component|altsyncram_psc1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.059     ; 5.187      ;
; 14.769 ; vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_f0d1:auto_generated|ram_block1a61~porta_address_reg0  ; vga_controller:vga_ins|img_index_home_screen:img_index_home_screen_inst|altsyncram:altsyncram_component|altsyncram_psc1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.070     ; 5.170      ;
; 14.777 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_8kc1:auto_generated|ram_block1a51~porta_address_reg0                          ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_u5c1:auto_generated|ram_block1a0~porta_address_reg0                         ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.036     ; 5.196      ;
; 14.788 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_8kc1:auto_generated|ram_block1a26~porta_address_reg0                          ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_u5c1:auto_generated|ram_block1a0~porta_address_reg0                         ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.036     ; 5.185      ;
; 14.789 ; vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_f0d1:auto_generated|ram_block1a46~porta_address_reg0  ; vga_controller:vga_ins|img_index_home_screen:img_index_home_screen_inst|altsyncram:altsyncram_component|altsyncram_psc1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.094     ; 5.126      ;
; 14.802 ; vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_f0d1:auto_generated|ram_block1a82~porta_address_reg0  ; vga_controller:vga_ins|img_index_home_screen:img_index_home_screen_inst|altsyncram:altsyncram_component|altsyncram_psc1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.004      ; 5.211      ;
; 14.808 ; vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_f0d1:auto_generated|ram_block1a50~porta_address_reg0  ; vga_controller:vga_ins|img_index_home_screen:img_index_home_screen_inst|altsyncram:altsyncram_component|altsyncram_psc1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.095     ; 5.106      ;
; 14.814 ; vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_f0d1:auto_generated|ram_block1a35~porta_address_reg0  ; vga_controller:vga_ins|img_index_home_screen:img_index_home_screen_inst|altsyncram:altsyncram_component|altsyncram_psc1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.025     ; 5.170      ;
; 14.826 ; vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_f0d1:auto_generated|ram_block1a13~porta_address_reg0  ; vga_controller:vga_ins|img_index_home_screen:img_index_home_screen_inst|altsyncram:altsyncram_component|altsyncram_psc1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.040     ; 5.143      ;
; 14.835 ; vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_f0d1:auto_generated|ram_block1a69~porta_address_reg0  ; vga_controller:vga_ins|img_index_home_screen:img_index_home_screen_inst|altsyncram:altsyncram_component|altsyncram_psc1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.065     ; 5.109      ;
; 14.846 ; vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_f0d1:auto_generated|ram_block1a48~porta_address_reg0  ; vga_controller:vga_ins|img_index_home_screen:img_index_home_screen_inst|altsyncram:altsyncram_component|altsyncram_psc1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.076     ; 5.087      ;
; 14.854 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_8kc1:auto_generated|ram_block1a12~porta_address_reg0                          ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_u5c1:auto_generated|ram_block1a0~porta_address_reg0                         ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.016     ; 5.139      ;
; 14.858 ; vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_f0d1:auto_generated|ram_block1a59~porta_address_reg0  ; vga_controller:vga_ins|img_index_home_screen:img_index_home_screen_inst|altsyncram:altsyncram_component|altsyncram_psc1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.103     ; 5.048      ;
; 14.872 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_8kc1:auto_generated|ram_block1a6~porta_address_reg0                           ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_u5c1:auto_generated|ram_block1a0~porta_address_reg0                         ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.031     ; 5.106      ;
; 14.882 ; vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_f0d1:auto_generated|ram_block1a87~porta_address_reg0  ; vga_controller:vga_ins|img_index_home_screen:img_index_home_screen_inst|altsyncram:altsyncram_component|altsyncram_psc1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.039     ; 5.088      ;
; 14.882 ; vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_f0d1:auto_generated|ram_block1a5~porta_address_reg0   ; vga_controller:vga_ins|img_index_home_screen:img_index_home_screen_inst|altsyncram:altsyncram_component|altsyncram_psc1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.011     ; 5.116      ;
; 14.883 ; vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_f0d1:auto_generated|ram_block1a109~porta_address_reg0 ; vga_controller:vga_ins|img_index_home_screen:img_index_home_screen_inst|altsyncram:altsyncram_component|altsyncram_psc1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.059     ; 5.067      ;
; 14.896 ; vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_f0d1:auto_generated|ram_block1a85~porta_address_reg0  ; vga_controller:vga_ins|img_index_home_screen:img_index_home_screen_inst|altsyncram:altsyncram_component|altsyncram_psc1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.064     ; 5.049      ;
; 14.898 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_8kc1:auto_generated|ram_block1a49~porta_address_reg0                          ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_u5c1:auto_generated|ram_block1a0~porta_address_reg0                         ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.063     ; 5.048      ;
; 14.901 ; vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_f0d1:auto_generated|ram_block1a49~porta_address_reg0  ; vga_controller:vga_ins|img_index_home_screen:img_index_home_screen_inst|altsyncram:altsyncram_component|altsyncram_psc1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.092     ; 5.016      ;
; 14.905 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_8kc1:auto_generated|ram_block1a55~porta_address_reg0                          ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_u5c1:auto_generated|ram_block1a0~porta_address_reg0                         ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.010      ; 5.114      ;
; 14.907 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_8kc1:auto_generated|ram_block1a59~porta_address_reg0                          ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_u5c1:auto_generated|ram_block1a0~porta_address_reg0                         ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.054     ; 5.048      ;
; 14.920 ; vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_f0d1:auto_generated|ram_block1a101~porta_address_reg0 ; vga_controller:vga_ins|img_index_home_screen:img_index_home_screen_inst|altsyncram:altsyncram_component|altsyncram_psc1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.079     ; 5.010      ;
; 14.922 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_8kc1:auto_generated|ram_block1a65~porta_address_reg0                          ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_u5c1:auto_generated|ram_block1a0~porta_address_reg0                         ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.096     ; 4.991      ;
; 14.932 ; vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_f0d1:auto_generated|ram_block1a67~porta_address_reg0  ; vga_controller:vga_ins|img_index_home_screen:img_index_home_screen_inst|altsyncram:altsyncram_component|altsyncram_psc1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.022     ; 5.055      ;
; 14.940 ; vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_f0d1:auto_generated|ram_block1a84~porta_address_reg0  ; vga_controller:vga_ins|img_index_home_screen:img_index_home_screen_inst|altsyncram:altsyncram_component|altsyncram_psc1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.082     ; 4.987      ;
; 14.940 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_8kc1:auto_generated|ram_block1a61~porta_address_reg0                          ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_u5c1:auto_generated|ram_block1a0~porta_address_reg0                         ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.037     ; 5.032      ;
; 14.942 ; vga_controller:vga_ins|img_data_home_screen:img_data_home_screen_inst|altsyncram:altsyncram_component|altsyncram_f0d1:auto_generated|address_reg_a[0]                  ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_u5c1:auto_generated|ram_block1a0~porta_address_reg0                         ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.101      ; 5.168      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'avconf:avc|LUT_INDEX[1]'                                                                                                    ;
+-------+-------------------------+-------------------------+--------------------------+-------------------------+--------------+------------+------------+
; Slack ; From Node               ; To Node                 ; Launch Clock             ; Latch Clock             ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------+-------------------------+--------------------------+-------------------------+--------------+------------+------------+
; 0.093 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[4]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.767      ; 1.880      ;
; 0.166 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[11] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.728      ; 2.999      ;
; 0.167 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[2]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.714      ; 2.986      ;
; 0.173 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[5]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.704      ; 1.897      ;
; 0.180 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[13] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.699      ; 1.899      ;
; 0.182 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[8]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.726      ; 3.013      ;
; 0.190 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[0]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.757      ; 1.967      ;
; 0.198 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[12] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.693      ; 1.911      ;
; 0.198 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[6]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.721      ; 3.024      ;
; 0.199 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[1]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.719      ; 3.023      ;
; 0.202 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[8]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.705      ; 1.927      ;
; 0.204 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[11] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.707      ; 1.931      ;
; 0.209 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[13] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.720      ; 3.034      ;
; 0.209 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[0]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.778      ; 3.092      ;
; 0.212 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[1]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.698      ; 1.930      ;
; 0.214 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[10] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.713      ; 3.032      ;
; 0.216 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[4]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.767      ; 2.003      ;
; 0.223 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[4]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.788      ; 3.116      ;
; 0.230 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[15] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.778      ; 2.028      ;
; 0.230 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[3]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.706      ; 1.956      ;
; 0.239 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[11] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.707      ; 1.966      ;
; 0.239 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[1]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.698      ; 1.957      ;
; 0.240 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[15] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.778      ; 2.038      ;
; 0.243 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[1]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.698      ; 1.961      ;
; 0.259 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[6]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.700      ; 1.979      ;
; 0.260 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[8]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.705      ; 1.985      ;
; 0.267 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[2]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.693      ; 1.980      ;
; 0.267 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[3]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.706      ; 1.993      ;
; 0.270 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[13] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.699      ; 1.989      ;
; 0.278 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[8]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.705      ; 2.003      ;
; 0.279 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[10] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.692      ; 1.991      ;
; 0.280 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[1]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.698      ; 1.998      ;
; 0.280 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[3]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.727      ; 3.112      ;
; 0.281 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[11] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.707      ; 2.008      ;
; 0.283 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[5]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.725      ; 3.113      ;
; 0.284 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[14] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.707      ; 2.011      ;
; 0.284 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[7]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.706      ; 2.010      ;
; 0.286 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[11] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.707      ; 2.013      ;
; 0.288 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[10] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.692      ; 2.000      ;
; 0.289 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[0]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.757      ; 2.066      ;
; 0.291 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[2]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.693      ; 2.004      ;
; 0.297 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[15] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.799      ; 3.201      ;
; 0.298 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[12] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.714      ; 3.117      ;
; 0.299 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[8]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.705      ; 2.024      ;
; 0.302 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[9]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.727      ; 3.134      ;
; 0.307 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[7]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.727      ; 3.139      ;
; 0.313 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[6]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.700      ; 2.033      ;
; 0.319 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[12] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.693      ; 2.032      ;
; 0.322 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[5]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.704      ; 2.046      ;
; 0.331 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[7]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.706      ; 2.057      ;
; 0.332 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[0]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.757      ; 2.109      ;
; 0.344 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[14] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.707      ; 2.071      ;
; 0.353 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[7]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.706      ; 2.079      ;
; 0.356 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[2]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.693      ; 2.069      ;
; 0.366 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[4]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.767      ; 2.153      ;
; 0.368 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[15] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.778      ; 2.166      ;
; 0.373 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[0]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.757      ; 2.150      ;
; 0.373 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[14] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.707      ; 2.100      ;
; 0.389 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[7]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.706      ; 2.115      ;
; 0.393 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[4]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.767      ; 2.180      ;
; 0.397 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[14] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.707      ; 2.124      ;
; 0.400 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[9]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.706      ; 2.126      ;
; 0.401 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[14] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.728      ; 3.234      ;
; 0.435 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[13] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.699      ; 2.154      ;
; 0.436 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[5]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.704      ; 2.160      ;
; 0.437 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[3]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.706      ; 2.163      ;
; 0.442 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[15] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.778      ; 2.240      ;
; 0.449 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[12] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.693      ; 2.162      ;
; 0.452 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[12] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.693      ; 2.165      ;
; 0.467 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[10] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.692      ; 2.179      ;
; 0.486 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[6]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.700      ; 2.206      ;
; 0.494 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[10] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.692      ; 2.206      ;
; 0.495 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[2]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.693      ; 2.208      ;
; 0.545 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[13] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.699      ; 2.264      ;
; 0.550 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[6]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.700      ; 2.270      ;
; 0.552 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[5]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.704      ; 2.276      ;
; 0.569 ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[8]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 0.780      ; 1.369      ;
; 0.571 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[3]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.706      ; 2.297      ;
; 0.600 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[9]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.706      ; 2.326      ;
; 0.643 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[9]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.706      ; 2.369      ;
; 0.662 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[4]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; -0.500       ; 2.788      ; 3.075      ;
; 0.681 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[9]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.706      ; 2.407      ;
; 0.690 ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[1]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 0.773      ; 1.483      ;
; 0.745 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[12] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; -0.500       ; 2.714      ; 3.084      ;
; 0.765 ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[6]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 0.775      ; 1.560      ;
; 0.791 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[6]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; -0.500       ; 2.721      ; 3.137      ;
; 0.792 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[13] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; -0.500       ; 2.720      ; 3.137      ;
; 0.831 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[11] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; -0.500       ; 2.728      ; 3.184      ;
; 0.835 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[10] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; -0.500       ; 2.713      ; 3.173      ;
; 0.836 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[2]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; -0.500       ; 2.714      ; 3.175      ;
; 0.852 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[1]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; -0.500       ; 2.719      ; 3.196      ;
; 0.878 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[8]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; -0.500       ; 2.726      ; 3.229      ;
; 0.885 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[0]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; -0.500       ; 2.778      ; 3.288      ;
; 0.935 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[5]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; -0.500       ; 2.725      ; 3.285      ;
; 0.938 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[9]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; -0.500       ; 2.727      ; 3.290      ;
; 0.958 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[7]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; -0.500       ; 2.727      ; 3.310      ;
; 0.963 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[15] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; -0.500       ; 2.799      ; 3.387      ;
; 0.982 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[3]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; -0.500       ; 2.727      ; 3.334      ;
; 0.994 ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[7]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 0.781      ; 1.795      ;
; 1.054 ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[4]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 0.842      ; 1.916      ;
+-------+-------------------------+-------------------------+--------------------------+-------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'avconf:avc|mI2C_CTRL_CLK'                                                                                                                                                ;
+-------+-----------------------------------------------+-----------------------------------------------+--------------------------+--------------------------+--------------+------------+------------+
; Slack ; From Node                                     ; To Node                                       ; Launch Clock             ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------+-----------------------------------------------+--------------------------+--------------------------+--------------+------------+------------+
; 0.143 ; avconf:avc|LUT_INDEX[1]                       ; avconf:avc|mI2C_DATA[7]                       ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 2.039      ; 2.391      ;
; 0.143 ; avconf:avc|LUT_INDEX[1]                       ; avconf:avc|mI2C_DATA[9]                       ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 2.039      ; 2.391      ;
; 0.143 ; avconf:avc|LUT_INDEX[1]                       ; avconf:avc|mI2C_DATA[8]                       ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 2.039      ; 2.391      ;
; 0.148 ; avconf:avc|LUT_INDEX[1]                       ; avconf:avc|mI2C_DATA[0]                       ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 2.030      ; 2.387      ;
; 0.161 ; avconf:avc|LUT_INDEX[1]                       ; avconf:avc|mI2C_DATA[4]                       ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 2.038      ; 2.408      ;
; 0.161 ; avconf:avc|LUT_INDEX[1]                       ; avconf:avc|mI2C_DATA[12]                      ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 2.038      ; 2.408      ;
; 0.182 ; avconf:avc|I2C_Controller:u0|SCLK             ; avconf:avc|I2C_Controller:u0|SCLK             ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; avconf:avc|I2C_Controller:u0|END              ; avconf:avc|I2C_Controller:u0|END              ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; avconf:avc|I2C_Controller:u0|ACK3             ; avconf:avc|I2C_Controller:u0|ACK3             ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; avconf:avc|I2C_Controller:u0|ACK2             ; avconf:avc|I2C_Controller:u0|ACK2             ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; avconf:avc|I2C_Controller:u0|ACK1             ; avconf:avc|I2C_Controller:u0|ACK1             ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; avconf:avc|mI2C_GO                            ; avconf:avc|mI2C_GO                            ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; avconf:avc|mSetup_ST.0001                     ; avconf:avc|mSetup_ST.0001                     ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.041      ; 0.307      ;
; 0.183 ; avconf:avc|I2C_Controller:u0|SDO~_Duplicate_1 ; avconf:avc|I2C_Controller:u0|SDO~_Duplicate_1 ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.040      ; 0.307      ;
; 0.230 ; avconf:avc|LUT_INDEX[1]                       ; avconf:avc|mI2C_DATA[11]                      ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 2.035      ; 2.474      ;
; 0.230 ; avconf:avc|LUT_INDEX[1]                       ; avconf:avc|mI2C_DATA[3]                       ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 2.035      ; 2.474      ;
; 0.230 ; avconf:avc|LUT_INDEX[1]                       ; avconf:avc|mI2C_DATA[5]                       ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 2.035      ; 2.474      ;
; 0.230 ; avconf:avc|LUT_INDEX[1]                       ; avconf:avc|mI2C_DATA[15]                      ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 2.035      ; 2.474      ;
; 0.230 ; avconf:avc|LUT_INDEX[1]                       ; avconf:avc|mI2C_DATA[14]                      ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 2.035      ; 2.474      ;
; 0.250 ; avconf:avc|mI2C_DATA[18]                      ; avconf:avc|I2C_Controller:u0|SD[18]           ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.041      ; 0.375      ;
; 0.261 ; avconf:avc|mI2C_DATA[22]                      ; avconf:avc|I2C_Controller:u0|SD[22]           ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.041      ; 0.386      ;
; 0.261 ; avconf:avc|mI2C_DATA[0]                       ; avconf:avc|I2C_Controller:u0|SD[0]            ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.041      ; 0.386      ;
; 0.264 ; avconf:avc|mSetup_ST.0001                     ; avconf:avc|mSetup_ST.0010                     ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.041      ; 0.389      ;
; 0.268 ; avconf:avc|mSetup_ST.0010                     ; avconf:avc|mSetup_ST.0000                     ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.041      ; 0.393      ;
; 0.269 ; avconf:avc|mI2C_DATA[2]                       ; avconf:avc|I2C_Controller:u0|SD[2]            ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.040      ; 0.393      ;
; 0.269 ; avconf:avc|I2C_Controller:u0|END              ; avconf:avc|mSetup_ST.0000                     ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.041      ; 0.394      ;
; 0.269 ; avconf:avc|LUT_INDEX[1]                       ; avconf:avc|mI2C_DATA[10]                      ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 2.034      ; 2.512      ;
; 0.269 ; avconf:avc|LUT_INDEX[1]                       ; avconf:avc|mI2C_DATA[2]                       ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 2.034      ; 2.512      ;
; 0.270 ; avconf:avc|LUT_INDEX[1]                       ; avconf:avc|mI2C_DATA[6]                       ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 2.035      ; 2.514      ;
; 0.270 ; avconf:avc|LUT_INDEX[1]                       ; avconf:avc|mI2C_DATA[1]                       ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 2.035      ; 2.514      ;
; 0.270 ; avconf:avc|LUT_INDEX[1]                       ; avconf:avc|mI2C_DATA[13]                      ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 2.035      ; 2.514      ;
; 0.271 ; avconf:avc|I2C_Controller:u0|END              ; avconf:avc|mI2C_GO                            ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.041      ; 0.396      ;
; 0.274 ; avconf:avc|I2C_Controller:u0|END              ; avconf:avc|mSetup_ST.0001                     ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.041      ; 0.399      ;
; 0.287 ; avconf:avc|LUT_INDEX[1]                       ; avconf:avc|mI2C_DATA[18]                      ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 2.033      ; 2.529      ;
; 0.287 ; avconf:avc|LUT_INDEX[1]                       ; avconf:avc|mI2C_DATA[22]                      ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 2.033      ; 2.529      ;
; 0.293 ; avconf:avc|LUT_INDEX[1]                       ; avconf:avc|LUT_INDEX[0]                       ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 2.038      ; 2.540      ;
; 0.312 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[4]    ; avconf:avc|I2C_Controller:u0|SD_COUNTER[4]    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.040      ; 0.436      ;
; 0.312 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[5]    ; avconf:avc|I2C_Controller:u0|SD_COUNTER[5]    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.040      ; 0.436      ;
; 0.315 ; avconf:avc|mSetup_ST.0000                     ; avconf:avc|mSetup_ST.0001                     ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.041      ; 0.440      ;
; 0.318 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[2]    ; avconf:avc|I2C_Controller:u0|SD_COUNTER[2]    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.040      ; 0.442      ;
; 0.323 ; avconf:avc|mSetup_ST.0010                     ; avconf:avc|mI2C_GO                            ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.041      ; 0.448      ;
; 0.325 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[5]    ; avconf:avc|I2C_Controller:u0|SDO~_Duplicate_1 ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.040      ; 0.449      ;
; 0.325 ; avconf:avc|LUT_INDEX[1]                       ; avconf:avc|LUT_INDEX[2]                       ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 1.074      ; 1.608      ;
; 0.327 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3]    ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3]    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.040      ; 0.451      ;
; 0.328 ; avconf:avc|LUT_INDEX[1]                       ; avconf:avc|LUT_INDEX[3]                       ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 1.074      ; 1.611      ;
; 0.335 ; avconf:avc|LUT_INDEX[5]                       ; avconf:avc|LUT_INDEX[5]                       ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.022      ; 0.441      ;
; 0.344 ; avconf:avc|LUT_INDEX[1]                       ; avconf:avc|LUT_INDEX[5]                       ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 1.074      ; 1.627      ;
; 0.344 ; avconf:avc|LUT_INDEX[1]                       ; avconf:avc|LUT_INDEX[4]                       ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 1.074      ; 1.627      ;
; 0.347 ; avconf:avc|LUT_INDEX[3]                       ; avconf:avc|LUT_INDEX[3]                       ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.022      ; 0.453      ;
; 0.347 ; avconf:avc|LUT_INDEX[1]                       ; avconf:avc|LUT_INDEX[1]                       ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 2.037      ; 2.593      ;
; 0.349 ; avconf:avc|mSetup_ST.0001                     ; avconf:avc|mSetup_ST.0000                     ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.041      ; 0.474      ;
; 0.350 ; avconf:avc|LUT_INDEX[2]                       ; avconf:avc|LUT_INDEX[2]                       ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.022      ; 0.456      ;
; 0.373 ; avconf:avc|LUT_INDEX[1]                       ; avconf:avc|mI2C_GO                            ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 2.033      ; 2.615      ;
; 0.373 ; avconf:avc|LUT_INDEX[1]                       ; avconf:avc|mSetup_ST.0010                     ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 2.033      ; 2.615      ;
; 0.373 ; avconf:avc|LUT_INDEX[1]                       ; avconf:avc|mSetup_ST.0001                     ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 2.033      ; 2.615      ;
; 0.373 ; avconf:avc|LUT_INDEX[1]                       ; avconf:avc|mSetup_ST.0000                     ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 2.033      ; 2.615      ;
; 0.379 ; avconf:avc|mSetup_ST.0001                     ; avconf:avc|mI2C_GO                            ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.041      ; 0.504      ;
; 0.387 ; avconf:avc|I2C_Controller:u0|END              ; avconf:avc|mSetup_ST.0010                     ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.041      ; 0.512      ;
; 0.393 ; avconf:avc|LUT_INDEX[5]                       ; avconf:avc|mI2C_DATA[7]                       ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 1.018      ; 1.495      ;
; 0.393 ; avconf:avc|LUT_INDEX[5]                       ; avconf:avc|mI2C_DATA[9]                       ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 1.018      ; 1.495      ;
; 0.393 ; avconf:avc|LUT_INDEX[5]                       ; avconf:avc|mI2C_DATA[8]                       ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 1.018      ; 1.495      ;
; 0.396 ; avconf:avc|LUT_INDEX[5]                       ; avconf:avc|mI2C_DATA[0]                       ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 1.009      ; 1.489      ;
; 0.397 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[1]    ; avconf:avc|I2C_Controller:u0|SD_COUNTER[1]    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.040      ; 0.521      ;
; 0.399 ; avconf:avc|LUT_INDEX[5]                       ; avconf:avc|mI2C_DATA[4]                       ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 1.017      ; 1.500      ;
; 0.399 ; avconf:avc|LUT_INDEX[5]                       ; avconf:avc|mI2C_DATA[12]                      ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 1.017      ; 1.500      ;
; 0.417 ; avconf:avc|LUT_INDEX[4]                       ; avconf:avc|LUT_INDEX[4]                       ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.022      ; 0.523      ;
; 0.429 ; avconf:avc|mI2C_DATA[10]                      ; avconf:avc|I2C_Controller:u0|SD[10]           ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.037      ; 0.550      ;
; 0.439 ; avconf:avc|mI2C_DATA[1]                       ; avconf:avc|I2C_Controller:u0|SD[1]            ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.039      ; 0.562      ;
; 0.445 ; avconf:avc|mI2C_DATA[13]                      ; avconf:avc|I2C_Controller:u0|SD[13]           ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.039      ; 0.568      ;
; 0.445 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[4]    ; avconf:avc|I2C_Controller:u0|ACK2             ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.045      ; 0.574      ;
; 0.447 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[4]    ; avconf:avc|I2C_Controller:u0|ACK1             ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.045      ; 0.576      ;
; 0.448 ; avconf:avc|LUT_INDEX[5]                       ; avconf:avc|LUT_INDEX[0]                       ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 1.017      ; 1.549      ;
; 0.452 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[4]    ; avconf:avc|I2C_Controller:u0|ACK3             ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.045      ; 0.581      ;
; 0.460 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[4]    ; avconf:avc|I2C_Controller:u0|SD_COUNTER[5]    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.040      ; 0.584      ;
; 0.466 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[2]    ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3]    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.040      ; 0.590      ;
; 0.479 ; avconf:avc|mI2C_DATA[14]                      ; avconf:avc|I2C_Controller:u0|SD[14]           ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.039      ; 0.602      ;
; 0.480 ; avconf:avc|LUT_INDEX[5]                       ; avconf:avc|mI2C_DATA[11]                      ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 1.014      ; 1.578      ;
; 0.480 ; avconf:avc|LUT_INDEX[5]                       ; avconf:avc|mI2C_DATA[3]                       ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 1.014      ; 1.578      ;
; 0.480 ; avconf:avc|LUT_INDEX[5]                       ; avconf:avc|mI2C_DATA[5]                       ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 1.014      ; 1.578      ;
; 0.480 ; avconf:avc|LUT_INDEX[5]                       ; avconf:avc|mI2C_DATA[15]                      ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 1.014      ; 1.578      ;
; 0.480 ; avconf:avc|LUT_INDEX[5]                       ; avconf:avc|mI2C_DATA[14]                      ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 1.014      ; 1.578      ;
; 0.481 ; avconf:avc|mI2C_DATA[5]                       ; avconf:avc|I2C_Controller:u0|SD[5]            ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.039      ; 0.604      ;
; 0.486 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3]    ; avconf:avc|I2C_Controller:u0|SD_COUNTER[4]    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.040      ; 0.610      ;
; 0.489 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3]    ; avconf:avc|I2C_Controller:u0|SD_COUNTER[5]    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.040      ; 0.613      ;
; 0.493 ; avconf:avc|mI2C_DATA[15]                      ; avconf:avc|I2C_Controller:u0|SD[15]           ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.039      ; 0.616      ;
; 0.495 ; avconf:avc|mI2C_DATA[6]                       ; avconf:avc|I2C_Controller:u0|SD[6]            ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.039      ; 0.618      ;
; 0.497 ; avconf:avc|mI2C_DATA[11]                      ; avconf:avc|I2C_Controller:u0|SD[11]           ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.036      ; 0.617      ;
; 0.498 ; avconf:avc|LUT_INDEX[2]                       ; avconf:avc|LUT_INDEX[3]                       ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.023      ; 0.605      ;
; 0.504 ; avconf:avc|LUT_INDEX[3]                       ; avconf:avc|LUT_INDEX[4]                       ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.023      ; 0.611      ;
; 0.504 ; avconf:avc|LUT_DATA[6]                        ; avconf:avc|mI2C_DATA[6]                       ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; -0.577     ; 0.031      ;
; 0.506 ; avconf:avc|LUT_INDEX[5]                       ; avconf:avc|mI2C_DATA[10]                      ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 1.013      ; 1.603      ;
; 0.506 ; avconf:avc|LUT_INDEX[5]                       ; avconf:avc|mI2C_DATA[2]                       ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 1.013      ; 1.603      ;
; 0.507 ; avconf:avc|LUT_INDEX[5]                       ; avconf:avc|mI2C_DATA[6]                       ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 1.014      ; 1.605      ;
; 0.507 ; avconf:avc|LUT_INDEX[5]                       ; avconf:avc|mI2C_DATA[1]                       ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 1.014      ; 1.605      ;
; 0.507 ; avconf:avc|LUT_INDEX[5]                       ; avconf:avc|mI2C_DATA[13]                      ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 1.014      ; 1.605      ;
; 0.507 ; avconf:avc|LUT_INDEX[3]                       ; avconf:avc|LUT_INDEX[5]                       ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.023      ; 0.614      ;
; 0.514 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[0]    ; avconf:avc|I2C_Controller:u0|SD_COUNTER[0]    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.040      ; 0.638      ;
; 0.516 ; avconf:avc|mI2C_DATA[8]                       ; avconf:avc|I2C_Controller:u0|SD[8]            ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.036      ; 0.636      ;
; 0.518 ; avconf:avc|LUT_INDEX[5]                       ; avconf:avc|mI2C_DATA[18]                      ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 1.012      ; 1.614      ;
; 0.518 ; avconf:avc|LUT_INDEX[5]                       ; avconf:avc|mI2C_DATA[22]                      ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 1.012      ; 1.614      ;
+-------+-----------------------------------------------+-----------------------------------------------+--------------------------+--------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                          ; To Node                                                                                                                                                                                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.153 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[5]          ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.227      ; 0.484      ;
; 0.156 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[3]          ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.227      ; 0.487      ;
; 0.160 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[1]          ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.227      ; 0.491      ;
; 0.162 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[4]         ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.228      ; 0.494      ;
; 0.172 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[6]         ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.228      ; 0.504      ;
; 0.180 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|low_addressa[0]                             ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|low_addressa[0]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|low_addressa[4]                             ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|low_addressa[4]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 0.307      ;
; 0.181 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|low_addressa[0]                            ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|low_addressa[0]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|low_addressa[1]                            ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|low_addressa[1]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|low_addressa[2]                            ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|low_addressa[2]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|low_addressa[3]                            ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|low_addressa[3]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|low_addressa[4]                            ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|low_addressa[4]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|low_addressa[5]                            ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|low_addressa[5]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|low_addressa[6]                            ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|low_addressa[6]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|low_addressa[1]                             ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|low_addressa[1]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|low_addressa[2]                             ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|low_addressa[2]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|low_addressa[3]                             ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|low_addressa[3]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|low_addressa[5]                             ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|low_addressa[5]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|low_addressa[6]                             ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|low_addressa[6]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|left_channel_was_read                                                                                                                                        ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|left_channel_was_read                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|full_dff                                    ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|full_dff                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|usedw_is_2_dff                              ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|usedw_is_2_dff                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|usedw_is_2_dff                             ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|usedw_is_2_dff                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|full_dff                                  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|full_dff                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|usedw_is_2_dff                            ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|usedw_is_2_dff                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|full_dff                                   ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|full_dff                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|usedw_is_2_dff                             ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|usedw_is_2_dff                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|full_dff                                   ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|full_dff                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Audio_Controller:Audio_Controller|done_adc_channel_sync                                                                                                                                                                                            ; Audio_Controller:Audio_Controller|done_adc_channel_sync                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Audio_Controller:Audio_Controller|done_dac_channel_sync                                                                                                                                                                                            ; Audio_Controller:Audio_Controller|done_dac_channel_sync                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.187 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|rd_ptr_lsb                                  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|rd_ptr_lsb                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 0.314      ;
; 0.188 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[2]                                                                                                                                        ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[3]                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|rd_ptr_lsb                                 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|rd_ptr_lsb                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.314      ;
; 0.189 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[6]                                                                                                                                        ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[7]                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.315      ;
; 0.189 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|right_channel_fifo_write_space[6]                                                                                                                            ; Audio_Controller:Audio_Controller|audio_out_allowed                                                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.315      ;
; 0.190 ; Reset_Delay:r0|Cont[0]                                                                                                                                                                                                                             ; Reset_Delay:r0|Cont[0]                                                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.314      ;
; 0.190 ; counter:audio_counter|out[13]                                                                                                                                                                                                                      ; counter:audio_counter|out[13]                                                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.314      ;
; 0.193 ; counter:audio_counter|out[10]                                                                                                                                                                                                                      ; counter:audio_counter|out[10]                                                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.314      ;
; 0.194 ; Reset_Delay:r0|Cont[19]                                                                                                                                                                                                                            ; Reset_Delay:r0|Cont[19]                                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.318      ;
; 0.196 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[5]     ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[5]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.322      ;
; 0.196 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[5]     ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|low_addressa[6]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.322      ;
; 0.199 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[6]          ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[6]                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.325      ;
; 0.199 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[6]  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[6]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.325      ;
; 0.199 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|full_dff                                  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|right_audio_fifo_read_space[7]                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.325      ;
; 0.199 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[6]  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|left_audio_fifo_read_space[6]                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.325      ;
; 0.199 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[1]     ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|low_addressa[2]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.325      ;
; 0.199 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[2]     ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|low_addressa[3]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.325      ;
; 0.199 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[4]     ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|low_addressa[5]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.325      ;
; 0.200 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[6] ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[6]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.326      ;
; 0.201 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|full_dff                                   ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|left_audio_fifo_read_space[7]                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.327      ;
; 0.203 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|full_dff                                   ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|right_channel_fifo_write_space[7]                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.329      ;
; 0.204 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[5]      ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[5]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.330      ;
; 0.204 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[6] ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|right_audio_fifo_read_space[6]                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.330      ;
; 0.245 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[1]         ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.228      ; 0.577      ;
; 0.248 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|right_channel_fifo_write_space[7]                                                                                                                            ; Audio_Controller:Audio_Controller|audio_out_allowed                                                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.374      ;
; 0.255 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[0]          ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.227      ; 0.586      ;
; 0.268 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[3]     ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|low_addressa[4]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.394      ;
; 0.289 ; avconf:avc|mI2C_CLK_DIV[1]                                                                                                                                                                                                                         ; avconf:avc|mI2C_CLK_DIV[1]                                                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.414      ;
; 0.293 ; Reset_Delay:r0|Cont[9]                                                                                                                                                                                                                             ; Reset_Delay:r0|Cont[9]                                                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.417      ;
; 0.293 ; Reset_Delay:r0|Cont[8]                                                                                                                                                                                                                             ; Reset_Delay:r0|Cont[8]                                                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.417      ;
; 0.294 ; Reset_Delay:r0|Cont[13]                                                                                                                                                                                                                            ; Reset_Delay:r0|Cont[13]                                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.418      ;
; 0.294 ; Reset_Delay:r0|Cont[7]                                                                                                                                                                                                                             ; Reset_Delay:r0|Cont[7]                                                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.418      ;
; 0.295 ; Reset_Delay:r0|Cont[18]                                                                                                                                                                                                                            ; Reset_Delay:r0|Cont[18]                                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.419      ;
; 0.295 ; Reset_Delay:r0|Cont[16]                                                                                                                                                                                                                            ; Reset_Delay:r0|Cont[16]                                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.419      ;
; 0.295 ; Reset_Delay:r0|Cont[12]                                                                                                                                                                                                                            ; Reset_Delay:r0|Cont[12]                                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.419      ;
; 0.295 ; Reset_Delay:r0|Cont[6]                                                                                                                                                                                                                             ; Reset_Delay:r0|Cont[6]                                                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.419      ;
; 0.295 ; Reset_Delay:r0|Cont[5]                                                                                                                                                                                                                             ; Reset_Delay:r0|Cont[5]                                                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.419      ;
; 0.295 ; Reset_Delay:r0|Cont[4]                                                                                                                                                                                                                             ; Reset_Delay:r0|Cont[4]                                                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.419      ;
; 0.295 ; Reset_Delay:r0|Cont[2]                                                                                                                                                                                                                             ; Reset_Delay:r0|Cont[2]                                                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.419      ;
; 0.295 ; Reset_Delay:r0|Cont[3]                                                                                                                                                                                                                             ; Reset_Delay:r0|Cont[3]                                                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.419      ;
; 0.295 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[29]                                                                                                                                       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[30]                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.421      ;
; 0.295 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|right_audio_fifo_read_space[7]                                                                                                                             ; Audio_Controller:Audio_Controller|audio_in_available                                                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.421      ;
; 0.295 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|left_channel_fifo_write_space[6]                                                                                                                             ; Audio_Controller:Audio_Controller|audio_out_allowed                                                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.421      ;
; 0.295 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|left_channel_fifo_write_space[7]                                                                                                                             ; Audio_Controller:Audio_Controller|audio_out_allowed                                                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.421      ;
; 0.296 ; Reset_Delay:r0|Cont[17]                                                                                                                                                                                                                            ; Reset_Delay:r0|Cont[17]                                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.420      ;
; 0.296 ; Reset_Delay:r0|Cont[15]                                                                                                                                                                                                                            ; Reset_Delay:r0|Cont[15]                                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.420      ;
; 0.296 ; Reset_Delay:r0|Cont[14]                                                                                                                                                                                                                            ; Reset_Delay:r0|Cont[14]                                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.420      ;
; 0.296 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[3]  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[3]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.422      ;
; 0.297 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[17]                                                                                                                                       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[18]                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.423      ;
; 0.297 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[1]     ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[1]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.423      ;
; 0.298 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[10]                                                                                                                                       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[11]                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.424      ;
; 0.298 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[5] ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[5]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.424      ;
; 0.298 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[1]  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[1]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.424      ;
; 0.298 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[5]  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[5]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.424      ;
; 0.299 ; avconf:avc|mI2C_CLK_DIV[15]                                                                                                                                                                                                                        ; avconf:avc|mI2C_CLK_DIV[15]                                                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.424      ;
; 0.299 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[4]     ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[4]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.425      ;
; 0.299 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[5]          ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[5]                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.425      ;
; 0.299 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[3]          ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[3]                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.425      ;
; 0.299 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[4]  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[4]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.425      ;
; 0.300 ; avconf:avc|mI2C_CLK_DIV[13]                                                                                                                                                                                                                        ; avconf:avc|mI2C_CLK_DIV[13]                                                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.425      ;
; 0.300 ; avconf:avc|mI2C_CLK_DIV[11]                                                                                                                                                                                                                        ; avconf:avc|mI2C_CLK_DIV[11]                                                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.425      ;
; 0.300 ; avconf:avc|mI2C_CLK_DIV[0]                                                                                                                                                                                                                         ; avconf:avc|mI2C_CLK_DIV[0]                                                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.425      ;
; 0.300 ; avconf:avc|mI2C_CLK_DIV[3]                                                                                                                                                                                                                         ; avconf:avc|mI2C_CLK_DIV[3]                                                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.425      ;
; 0.300 ; avconf:avc|mI2C_CLK_DIV[5]                                                                                                                                                                                                                         ; avconf:avc|mI2C_CLK_DIV[5]                                                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.425      ;
; 0.300 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[6]         ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[6]                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[4]         ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[4]                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[1]         ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[1]                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[1]          ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[1]                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[4]      ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[4]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[2]      ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[2]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.426      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'p1|altpll_component|pll|clk[2]'                                                                                                                                                                                      ;
+-------+---------------------------------------------------------------+---------------------------------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; Slack ; From Node                                                     ; To Node                                                       ; Launch Clock                   ; Latch Clock                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------+---------------------------------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; 0.221 ; vga_controller:vga_ins|ADDR[18]                               ; vga_controller:vga_ins|ADDR[18]                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.042      ; 0.347      ;
; 0.269 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[10] ; vga_controller:vga_ins|video_sync_generator:LTM_ins|blank_n   ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.045      ; 0.398      ;
; 0.278 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[2]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|VS        ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.042      ; 0.404      ;
; 0.290 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[1]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[1]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.044      ; 0.418      ;
; 0.291 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[7]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[7]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.044      ; 0.419      ;
; 0.292 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[8]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[8]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.044      ; 0.420      ;
; 0.292 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[2]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[2]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.044      ; 0.420      ;
; 0.297 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[5]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[5]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.044      ; 0.425      ;
; 0.297 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[1]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[1]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.044      ; 0.425      ;
; 0.298 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[6]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[6]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.044      ; 0.426      ;
; 0.298 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[3]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[3]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.044      ; 0.426      ;
; 0.299 ; vga_controller:vga_ins|ADDR[8]                                ; vga_controller:vga_ins|ADDR[8]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.042      ; 0.425      ;
; 0.299 ; vga_controller:vga_ins|ADDR[7]                                ; vga_controller:vga_ins|ADDR[7]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.042      ; 0.425      ;
; 0.299 ; vga_controller:vga_ins|ADDR[9]                                ; vga_controller:vga_ins|ADDR[9]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.042      ; 0.425      ;
; 0.299 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[4]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[4]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.044      ; 0.427      ;
; 0.299 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[4]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[4]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.044      ; 0.427      ;
; 0.300 ; vga_controller:vga_ins|ADDR[11]                               ; vga_controller:vga_ins|ADDR[11]                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; vga_controller:vga_ins|ADDR[10]                               ; vga_controller:vga_ins|ADDR[10]                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; vga_controller:vga_ins|ADDR[12]                               ; vga_controller:vga_ins|ADDR[12]                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; vga_controller:vga_ins|ADDR[14]                               ; vga_controller:vga_ins|ADDR[14]                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[0]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[0]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.044      ; 0.428      ;
; 0.301 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[10] ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[10] ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.044      ; 0.429      ;
; 0.302 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[7]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[7]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.044      ; 0.430      ;
; 0.304 ; vga_controller:vga_ins|ADDR[3]                                ; vga_controller:vga_ins|ADDR[3]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.042      ; 0.430      ;
; 0.304 ; vga_controller:vga_ins|ADDR[4]                                ; vga_controller:vga_ins|ADDR[4]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.042      ; 0.430      ;
; 0.304 ; vga_controller:vga_ins|ADDR[15]                               ; vga_controller:vga_ins|ADDR[15]                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.042      ; 0.430      ;
; 0.305 ; vga_controller:vga_ins|ADDR[13]                               ; vga_controller:vga_ins|ADDR[13]                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.042      ; 0.431      ;
; 0.313 ; vga_controller:vga_ins|ADDR[6]                                ; vga_controller:vga_ins|ADDR[6]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.042      ; 0.439      ;
; 0.315 ; vga_controller:vga_ins|ADDR[2]                                ; vga_controller:vga_ins|ADDR[2]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.042      ; 0.441      ;
; 0.316 ; vga_controller:vga_ins|ADDR[1]                                ; vga_controller:vga_ins|ADDR[1]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.042      ; 0.442      ;
; 0.317 ; vga_controller:vga_ins|ADDR[17]                               ; vga_controller:vga_ins|ADDR[17]                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.042      ; 0.443      ;
; 0.320 ; vga_controller:vga_ins|ADDR[16]                               ; vga_controller:vga_ins|ADDR[16]                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.042      ; 0.446      ;
; 0.331 ; vga_controller:vga_ins|ADDR[0]                                ; vga_controller:vga_ins|ADDR[0]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.042      ; 0.457      ;
; 0.360 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[6]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[6]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.044      ; 0.488      ;
; 0.372 ; vga_controller:vga_ins|ADDR[5]                                ; vga_controller:vga_ins|ADDR[5]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.042      ; 0.498      ;
; 0.408 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[9]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|VS        ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.042      ; 0.534      ;
; 0.422 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[3]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|VS        ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.042      ; 0.548      ;
; 0.424 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[9]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[2]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.044      ; 0.552      ;
; 0.424 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[9]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[0]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.044      ; 0.552      ;
; 0.424 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[0]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[9]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.044      ; 0.552      ;
; 0.424 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[0]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[5]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.044      ; 0.552      ;
; 0.426 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[9]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[9]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.044      ; 0.554      ;
; 0.426 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[9]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[3]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.044      ; 0.554      ;
; 0.439 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[1]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[2]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.044      ; 0.567      ;
; 0.440 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[7]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[8]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.044      ; 0.568      ;
; 0.446 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[5]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[6]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.044      ; 0.574      ;
; 0.447 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[3]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[4]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.044      ; 0.575      ;
; 0.448 ; vga_controller:vga_ins|ADDR[7]                                ; vga_controller:vga_ins|ADDR[8]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.042      ; 0.574      ;
; 0.448 ; vga_controller:vga_ins|ADDR[9]                                ; vga_controller:vga_ins|ADDR[10]                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.042      ; 0.574      ;
; 0.449 ; vga_controller:vga_ins|ADDR[11]                               ; vga_controller:vga_ins|ADDR[12]                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.042      ; 0.575      ;
; 0.449 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[0]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[1]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.044      ; 0.577      ;
; 0.449 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[5]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[6]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.044      ; 0.577      ;
; 0.450 ; vga_controller:vga_ins|ADDR[8]                                ; vga_controller:vga_ins|ADDR[9]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.049      ; 0.583      ;
; 0.450 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[2]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[3]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.044      ; 0.578      ;
; 0.451 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[9]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[10] ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.044      ; 0.579      ;
; 0.452 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[3]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[4]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.044      ; 0.580      ;
; 0.452 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[0]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[2]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.044      ; 0.580      ;
; 0.453 ; vga_controller:vga_ins|ADDR[3]                                ; vga_controller:vga_ins|ADDR[4]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.042      ; 0.579      ;
; 0.453 ; vga_controller:vga_ins|ADDR[15]                               ; vga_controller:vga_ins|ADDR[16]                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.042      ; 0.579      ;
; 0.453 ; vga_controller:vga_ins|ADDR[8]                                ; vga_controller:vga_ins|ADDR[10]                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.049      ; 0.586      ;
; 0.453 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[2]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[4]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.044      ; 0.581      ;
; 0.454 ; vga_controller:vga_ins|ADDR[13]                               ; vga_controller:vga_ins|ADDR[14]                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.042      ; 0.580      ;
; 0.454 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[0]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[1]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.044      ; 0.582      ;
; 0.456 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[6]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[7]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.044      ; 0.584      ;
; 0.457 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[3]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[3]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.044      ; 0.585      ;
; 0.457 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[4]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[5]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.044      ; 0.585      ;
; 0.458 ; vga_controller:vga_ins|ADDR[10]                               ; vga_controller:vga_ins|ADDR[11]                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.042      ; 0.584      ;
; 0.458 ; vga_controller:vga_ins|ADDR[14]                               ; vga_controller:vga_ins|ADDR[15]                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.042      ; 0.584      ;
; 0.458 ; vga_controller:vga_ins|ADDR[12]                               ; vga_controller:vga_ins|ADDR[13]                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.042      ; 0.584      ;
; 0.460 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[4]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[6]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.044      ; 0.588      ;
; 0.460 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[4]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[6]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.044      ; 0.588      ;
; 0.461 ; vga_controller:vga_ins|ADDR[10]                               ; vga_controller:vga_ins|ADDR[12]                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.042      ; 0.587      ;
; 0.461 ; vga_controller:vga_ins|ADDR[14]                               ; vga_controller:vga_ins|ADDR[16]                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.042      ; 0.587      ;
; 0.461 ; vga_controller:vga_ins|ADDR[12]                               ; vga_controller:vga_ins|ADDR[14]                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.042      ; 0.587      ;
; 0.462 ; vga_controller:vga_ins|ADDR[4]                                ; vga_controller:vga_ins|ADDR[5]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.042      ; 0.588      ;
; 0.463 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[8]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[10] ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.044      ; 0.591      ;
; 0.465 ; vga_controller:vga_ins|ADDR[4]                                ; vga_controller:vga_ins|ADDR[6]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.042      ; 0.591      ;
; 0.465 ; vga_controller:vga_ins|ADDR[1]                                ; vga_controller:vga_ins|ADDR[2]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.042      ; 0.591      ;
; 0.466 ; vga_controller:vga_ins|ADDR[17]                               ; vga_controller:vga_ins|ADDR[18]                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.042      ; 0.592      ;
; 0.471 ; vga_controller:vga_ins|ADDR[6]                                ; vga_controller:vga_ins|ADDR[7]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.042      ; 0.597      ;
; 0.471 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[0]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[0]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.044      ; 0.599      ;
; 0.473 ; vga_controller:vga_ins|ADDR[2]                                ; vga_controller:vga_ins|ADDR[3]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.042      ; 0.599      ;
; 0.474 ; vga_controller:vga_ins|ADDR[6]                                ; vga_controller:vga_ins|ADDR[8]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.042      ; 0.600      ;
; 0.476 ; vga_controller:vga_ins|ADDR[2]                                ; vga_controller:vga_ins|ADDR[4]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.042      ; 0.602      ;
; 0.478 ; vga_controller:vga_ins|ADDR[0]                                ; vga_controller:vga_ins|ADDR[1]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.042      ; 0.604      ;
; 0.478 ; vga_controller:vga_ins|ADDR[16]                               ; vga_controller:vga_ins|ADDR[17]                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.042      ; 0.604      ;
; 0.481 ; vga_controller:vga_ins|ADDR[0]                                ; vga_controller:vga_ins|ADDR[2]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.042      ; 0.607      ;
; 0.481 ; vga_controller:vga_ins|ADDR[16]                               ; vga_controller:vga_ins|ADDR[18]                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.042      ; 0.607      ;
; 0.482 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[2]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[9]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.044      ; 0.610      ;
; 0.482 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[2]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[5]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.044      ; 0.610      ;
; 0.483 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[3]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[2]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.044      ; 0.611      ;
; 0.483 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[3]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[0]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.044      ; 0.611      ;
; 0.485 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[3]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[9]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.044      ; 0.613      ;
; 0.492 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[0]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[8]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.044      ; 0.620      ;
; 0.502 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[1]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[3]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.044      ; 0.630      ;
; 0.504 ; vga_controller:vga_ins|ADDR[7]                                ; vga_controller:vga_ins|ADDR[9]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.049      ; 0.637      ;
; 0.505 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[1]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[4]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.044      ; 0.633      ;
; 0.507 ; vga_controller:vga_ins|ADDR[7]                                ; vga_controller:vga_ins|ADDR[10]                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.049      ; 0.640      ;
; 0.509 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[5]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[7]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.044      ; 0.637      ;
; 0.511 ; vga_controller:vga_ins|ADDR[9]                                ; vga_controller:vga_ins|ADDR[11]                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.042      ; 0.637      ;
+-------+---------------------------------------------------------------+---------------------------------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'p1|altpll_component|pll|clk[2]'                                                                                                                         ;
+--------+-----------------------+---------------------------------------------------------------+--------------+--------------------------------+--------------+------------+------------+
; Slack  ; From Node             ; To Node                                                       ; Launch Clock ; Latch Clock                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------+---------------------------------------------------------------+--------------+--------------------------------+--------------+------------+------------+
; 14.937 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[8]                                ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -1.363     ; 3.637      ;
; 14.937 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[7]                                ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -1.363     ; 3.637      ;
; 14.937 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[6]                                ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -1.363     ; 3.637      ;
; 14.937 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[5]                                ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -1.363     ; 3.637      ;
; 14.937 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[4]                                ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -1.363     ; 3.637      ;
; 14.937 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[3]                                ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -1.363     ; 3.637      ;
; 14.937 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[2]                                ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -1.363     ; 3.637      ;
; 14.937 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[1]                                ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -1.363     ; 3.637      ;
; 14.937 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[0]                                ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -1.363     ; 3.637      ;
; 15.105 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[18]                               ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -1.356     ; 3.476      ;
; 15.105 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[17]                               ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -1.356     ; 3.476      ;
; 15.105 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[16]                               ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -1.356     ; 3.476      ;
; 15.105 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[15]                               ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -1.356     ; 3.476      ;
; 15.105 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[14]                               ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -1.356     ; 3.476      ;
; 15.105 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[13]                               ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -1.356     ; 3.476      ;
; 15.105 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[12]                               ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -1.356     ; 3.476      ;
; 15.105 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[11]                               ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -1.356     ; 3.476      ;
; 15.105 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[10]                               ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -1.356     ; 3.476      ;
; 15.105 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[9]                                ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -1.356     ; 3.476      ;
; 15.251 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[9]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -1.365     ; 3.321      ;
; 15.251 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[8]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -1.365     ; 3.321      ;
; 15.251 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[5]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -1.365     ; 3.321      ;
; 15.251 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[7]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -1.365     ; 3.321      ;
; 15.251 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[6]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -1.365     ; 3.321      ;
; 15.251 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[10] ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -1.365     ; 3.321      ;
; 15.251 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[4]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -1.365     ; 3.321      ;
; 15.251 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[3]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -1.365     ; 3.321      ;
; 15.251 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[2]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -1.365     ; 3.321      ;
; 15.251 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[1]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -1.365     ; 3.321      ;
; 15.251 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[0]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -1.365     ; 3.321      ;
; 15.358 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[2]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -1.362     ; 3.217      ;
; 15.358 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[9]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -1.362     ; 3.217      ;
; 15.358 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[3]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -1.362     ; 3.217      ;
; 15.358 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[0]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -1.362     ; 3.217      ;
; 15.358 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[1]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -1.362     ; 3.217      ;
; 15.358 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[4]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -1.362     ; 3.217      ;
; 15.358 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[6]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -1.362     ; 3.217      ;
; 15.358 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[7]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -1.362     ; 3.217      ;
; 15.358 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[8]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -1.362     ; 3.217      ;
; 15.358 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[5]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -1.362     ; 3.217      ;
+--------+-----------------------+---------------------------------------------------------------+--------------+--------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'p1|altpll_component|pll|clk[2]'                                                                                                                         ;
+-------+-----------------------+---------------------------------------------------------------+--------------+--------------------------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                                                       ; Launch Clock ; Latch Clock                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+---------------------------------------------------------------+--------------+--------------------------------+--------------+------------+------------+
; 3.545 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[2]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.025     ; 2.704      ;
; 3.545 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[9]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.025     ; 2.704      ;
; 3.545 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[3]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.025     ; 2.704      ;
; 3.545 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[0]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.025     ; 2.704      ;
; 3.545 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[1]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.025     ; 2.704      ;
; 3.545 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[4]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.025     ; 2.704      ;
; 3.545 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[6]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.025     ; 2.704      ;
; 3.545 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[7]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.025     ; 2.704      ;
; 3.545 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[8]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.025     ; 2.704      ;
; 3.545 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[5]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.025     ; 2.704      ;
; 3.644 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[9]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.028     ; 2.800      ;
; 3.644 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[8]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.028     ; 2.800      ;
; 3.644 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[5]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.028     ; 2.800      ;
; 3.644 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[7]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.028     ; 2.800      ;
; 3.644 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[6]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.028     ; 2.800      ;
; 3.644 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[10] ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.028     ; 2.800      ;
; 3.644 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[4]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.028     ; 2.800      ;
; 3.644 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[3]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.028     ; 2.800      ;
; 3.644 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[2]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.028     ; 2.800      ;
; 3.644 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[1]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.028     ; 2.800      ;
; 3.644 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[0]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.028     ; 2.800      ;
; 3.754 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[18]                               ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.020     ; 2.918      ;
; 3.754 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[17]                               ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.020     ; 2.918      ;
; 3.754 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[16]                               ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.020     ; 2.918      ;
; 3.754 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[15]                               ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.020     ; 2.918      ;
; 3.754 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[14]                               ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.020     ; 2.918      ;
; 3.754 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[13]                               ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.020     ; 2.918      ;
; 3.754 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[12]                               ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.020     ; 2.918      ;
; 3.754 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[11]                               ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.020     ; 2.918      ;
; 3.754 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[10]                               ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.020     ; 2.918      ;
; 3.754 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[9]                                ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.020     ; 2.918      ;
; 3.886 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[8]                                ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.027     ; 3.043      ;
; 3.886 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[7]                                ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.027     ; 3.043      ;
; 3.886 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[6]                                ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.027     ; 3.043      ;
; 3.886 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[5]                                ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.027     ; 3.043      ;
; 3.886 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[4]                                ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.027     ; 3.043      ;
; 3.886 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[3]                                ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.027     ; 3.043      ;
; 3.886 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[2]                                ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.027     ; 3.043      ;
; 3.886 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[1]                                ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.027     ; 3.043      ;
; 3.886 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[0]                                ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.027     ; 3.043      ;
+-------+-----------------------+---------------------------------------------------------------+--------------+--------------------------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                           ;
+---------------------------------+----------+-------+----------+---------+---------------------+
; Clock                           ; Setup    ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+---------------------------------+----------+-------+----------+---------+---------------------+
; Worst-case Slack                ; -4.837   ; 0.093 ; 10.815   ; 3.545   ; -1.285              ;
;  CLOCK_50                       ; -1.588   ; 0.153 ; N/A      ; N/A     ; 9.202               ;
;  avconf:avc|LUT_INDEX[1]        ; -4.134   ; 0.093 ; N/A      ; N/A     ; 0.378               ;
;  avconf:avc|mI2C_CTRL_CLK       ; -4.837   ; 0.143 ; N/A      ; N/A     ; -1.285              ;
;  p1|altpll_component|pll|clk[2] ; 7.293    ; 0.221 ; 10.815   ; 3.545   ; 19.704              ;
; Design-wide TNS                 ; -244.345 ; 0.0   ; 0.0      ; 0.0     ; -75.815             ;
;  CLOCK_50                       ; -1.588   ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  avconf:avc|LUT_INDEX[1]        ; -59.072  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  avconf:avc|mI2C_CTRL_CLK       ; -183.685 ; 0.000 ; N/A      ; N/A     ; -75.815             ;
;  p1|altpll_component|pll|clk[2] ; 0.000    ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
+---------------------------------+----------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; AUD_XCK       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AUD_DACDAT    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; I2C_SCLK      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_CLK       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_HS        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_VS        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_BLANK     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_SYNC      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[0]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[1]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[2]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[3]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[4]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[5]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[6]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[7]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[0]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[1]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[2]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[3]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[4]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[5]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[6]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[7]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[0]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[1]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[2]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[3]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[4]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[5]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[6]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[7]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AUD_BCLK      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AUD_ADCLRCK   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AUD_DACLRCK   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; I2C_SDAT      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; CLOCK_27                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY[1]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY[2]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY[3]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; AUD_ADCDAT              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; AUD_BCLK                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; AUD_ADCLRCK             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; AUD_DACLRCK             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; I2C_SDAT                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[4]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[6]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[1]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[5]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[3]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[2]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[0]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CLOCK_50                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; KEY[0]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; free_play_mode          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; learn_song_mode         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_DATA0~          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; AUD_XCK       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; AUD_DACDAT    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; I2C_SCLK      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_CLK       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_HS        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_VS        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_BLANK     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_SYNC      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_R[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; AUD_BCLK      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; AUD_ADCLRCK   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; AUD_DACLRCK   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; I2C_SDAT      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.73e-09 V                   ; 3.19 V              ; -0.173 V            ; 0.149 V                              ; 0.259 V                              ; 2.79e-10 s                  ; 2.42e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.73e-09 V                  ; 3.19 V             ; -0.173 V           ; 0.149 V                             ; 0.259 V                             ; 2.79e-10 s                 ; 2.42e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.18e-09 V                   ; 2.38 V              ; -0.00483 V          ; 0.152 V                              ; 0.012 V                              ; 4.81e-10 s                  ; 6.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.18e-09 V                  ; 2.38 V             ; -0.00483 V         ; 0.152 V                             ; 0.012 V                             ; 4.81e-10 s                 ; 6.29e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; AUD_XCK       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; AUD_DACDAT    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; I2C_SCLK      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_CLK       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_HS        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_VS        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_BLANK     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_SYNC      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; AUD_BCLK      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; AUD_ADCLRCK   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; AUD_DACLRCK   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; I2C_SDAT      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.54e-07 V                   ; 3.14 V              ; -0.115 V            ; 0.146 V                              ; 0.141 V                              ; 3.07e-10 s                  ; 3.96e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 6.54e-07 V                  ; 3.14 V             ; -0.115 V           ; 0.146 V                             ; 0.141 V                             ; 3.07e-10 s                 ; 3.96e-10 s                 ; Yes                       ; No                        ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.15e-07 V                   ; 2.35 V              ; -0.00712 V          ; 0.093 V                              ; 0.02 V                               ; 6.21e-10 s                  ; 7.9e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 6.15e-07 V                  ; 2.35 V             ; -0.00712 V         ; 0.093 V                             ; 0.02 V                              ; 6.21e-10 s                 ; 7.9e-10 s                  ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; AUD_XCK       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; AUD_DACDAT    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; I2C_SCLK      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_CLK       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_HS        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_VS        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_BLANK     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_SYNC      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; AUD_BCLK      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; AUD_ADCLRCK   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; AUD_DACLRCK   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; I2C_SDAT      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.54e-08 V                   ; 3.66 V              ; -0.26 V             ; 0.41 V                               ; 0.32 V                               ; 1.57e-10 s                  ; 2.15e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 6.54e-08 V                  ; 3.66 V             ; -0.26 V            ; 0.41 V                              ; 0.32 V                              ; 1.57e-10 s                 ; 2.15e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                             ;
+--------------------------------+--------------------------------+----------+----------+----------+----------+
; From Clock                     ; To Clock                       ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------+--------------------------------+----------+----------+----------+----------+
; avconf:avc|LUT_INDEX[1]        ; avconf:avc|LUT_INDEX[1]        ; 49       ; 49       ; 0        ; 0        ;
; avconf:avc|mI2C_CTRL_CLK       ; avconf:avc|LUT_INDEX[1]        ; 217      ; 0        ; 0        ; 0        ;
; avconf:avc|LUT_INDEX[1]        ; avconf:avc|mI2C_CTRL_CLK       ; 51       ; 35       ; 0        ; 0        ;
; avconf:avc|mI2C_CTRL_CLK       ; avconf:avc|mI2C_CTRL_CLK       ; 545      ; 0        ; 0        ; 0        ;
; avconf:avc|mI2C_CTRL_CLK       ; CLOCK_50                       ; 1        ; 1        ; 0        ; 0        ;
; CLOCK_50                       ; CLOCK_50                       ; 5308     ; 0        ; 0        ; 0        ;
; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 551      ; 564      ; 3623     ; 347      ;
+--------------------------------+--------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                              ;
+--------------------------------+--------------------------------+----------+----------+----------+----------+
; From Clock                     ; To Clock                       ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------+--------------------------------+----------+----------+----------+----------+
; avconf:avc|LUT_INDEX[1]        ; avconf:avc|LUT_INDEX[1]        ; 49       ; 49       ; 0        ; 0        ;
; avconf:avc|mI2C_CTRL_CLK       ; avconf:avc|LUT_INDEX[1]        ; 217      ; 0        ; 0        ; 0        ;
; avconf:avc|LUT_INDEX[1]        ; avconf:avc|mI2C_CTRL_CLK       ; 51       ; 35       ; 0        ; 0        ;
; avconf:avc|mI2C_CTRL_CLK       ; avconf:avc|mI2C_CTRL_CLK       ; 545      ; 0        ; 0        ; 0        ;
; avconf:avc|mI2C_CTRL_CLK       ; CLOCK_50                       ; 1        ; 1        ; 0        ; 0        ;
; CLOCK_50                       ; CLOCK_50                       ; 5308     ; 0        ; 0        ; 0        ;
; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 551      ; 564      ; 3623     ; 347      ;
+--------------------------------+--------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------+
; Recovery Transfers                                                                      ;
+------------+--------------------------------+----------+----------+----------+----------+
; From Clock ; To Clock                       ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+--------------------------------+----------+----------+----------+----------+
; CLOCK_50   ; p1|altpll_component|pll|clk[2] ; 19       ; 0        ; 21       ; 0        ;
+------------+--------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------+
; Removal Transfers                                                                       ;
+------------+--------------------------------+----------+----------+----------+----------+
; From Clock ; To Clock                       ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+--------------------------------+----------+----------+----------+----------+
; CLOCK_50   ; p1|altpll_component|pll|clk[2] ; 19       ; 0        ; 21       ; 0        ;
+------------+--------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 14    ; 14   ;
; Unconstrained Input Port Paths  ; 686   ; 686  ;
; Unconstrained Output Ports      ; 32    ; 32   ;
; Unconstrained Output Port Paths ; 663   ; 663  ;
+---------------------------------+-------+------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                                          ;
+----------------------------------------------------------+----------------------------------------------------------+-----------+-------------+
; Target                                                   ; Clock                                                    ; Type      ; Status      ;
+----------------------------------------------------------+----------------------------------------------------------+-----------+-------------+
; Audio_Controller|Audio_Clock|altpll_component|pll|clk[0] ; Audio_Controller|Audio_Clock|altpll_component|pll|clk[0] ; Generated ; Constrained ;
; CLOCK_50                                                 ; CLOCK_50                                                 ; Base      ; Constrained ;
; avconf:avc|LUT_INDEX[1]                                  ; avconf:avc|LUT_INDEX[1]                                  ; Base      ; Constrained ;
; avconf:avc|mI2C_CTRL_CLK                                 ; avconf:avc|mI2C_CTRL_CLK                                 ; Base      ; Constrained ;
; p1|altpll_component|pll|clk[2]                           ; p1|altpll_component|pll|clk[2]                           ; Generated ; Constrained ;
+----------------------------------------------------------+----------------------------------------------------------+-----------+-------------+


+--------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                              ;
+-----------------+--------------------------------------------------------------------------------------+
; Input Port      ; Comment                                                                              ;
+-----------------+--------------------------------------------------------------------------------------+
; AUD_ADCLRCK     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; AUD_BCLK        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; AUD_DACLRCK     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; I2C_SDAT        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; KEY[0]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[0]           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[1]           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[2]           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[3]           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[4]           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[5]           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[6]           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; free_play_mode  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; learn_song_mode ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-----------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; AUD_DACDAT  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; AUD_XCK     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; I2C_SCLK    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; I2C_SDAT    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_BLANK   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[2]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[3]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[4]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[5]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[6]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[7]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_CLK     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[2]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[3]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[4]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[5]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[6]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[7]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_HS      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[2]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[3]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[4]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[5]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[6]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[7]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_VS      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                              ;
+-----------------+--------------------------------------------------------------------------------------+
; Input Port      ; Comment                                                                              ;
+-----------------+--------------------------------------------------------------------------------------+
; AUD_ADCLRCK     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; AUD_BCLK        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; AUD_DACLRCK     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; I2C_SDAT        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; KEY[0]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[0]           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[1]           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[2]           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[3]           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[4]           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[5]           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[6]           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; free_play_mode  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; learn_song_mode ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-----------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; AUD_DACDAT  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; AUD_XCK     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; I2C_SCLK    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; I2C_SDAT    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_BLANK   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[2]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[3]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[4]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[5]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[6]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[7]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_CLK     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[2]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[3]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[4]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[5]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[6]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[7]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_HS      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[2]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[3]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[4]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[5]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[6]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[7]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_VS      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime TimeQuest Timing Analyzer
    Info: Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition
    Info: Processing started: Tue Dec 03 00:29:20 2019
Info: Command: quartus_sta DE2_Audio_Example -c DE2_Audio_Example
Info: qsta_default_script.tcl version: #3
Info (20032): Parallel compilation is enabled and will use up to 4 processors
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): TimeQuest Timing Analyzer is analyzing 16 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the "User-Specified and Inferred Latches" table in the Analysis & Synthesis report.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'DE2_Audio_Example.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name CLOCK_50 CLOCK_50
    Info (332110): create_generated_clock -source {Audio_Controller|Audio_Clock|altpll_component|pll|inclk[0]} -divide_by 4 -duty_cycle 50.00 -name {Audio_Controller|Audio_Clock|altpll_component|pll|clk[0]} {Audio_Controller|Audio_Clock|altpll_component|pll|clk[0]}
    Info (332110): create_generated_clock -source {p1|altpll_component|pll|inclk[0]} -divide_by 2 -duty_cycle 50.00 -name {p1|altpll_component|pll|clk[2]} {p1|altpll_component|pll|clk[2]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name avconf:avc|mI2C_CTRL_CLK avconf:avc|mI2C_CTRL_CLK
    Info (332105): create_clock -period 1.000 -name avconf:avc|LUT_INDEX[1] avconf:avc|LUT_INDEX[1]
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -4.837
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -4.837            -183.685 avconf:avc|mI2C_CTRL_CLK 
    Info (332119):    -4.134             -59.072 avconf:avc|LUT_INDEX[1] 
    Info (332119):    -1.588              -1.588 CLOCK_50 
    Info (332119):     7.293               0.000 p1|altpll_component|pll|clk[2] 
Info (332146): Worst-case hold slack is 0.359
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.359               0.000 CLOCK_50 
    Info (332119):     0.404               0.000 avconf:avc|mI2C_CTRL_CLK 
    Info (332119):     0.481               0.000 p1|altpll_component|pll|clk[2] 
    Info (332119):     0.528               0.000 avconf:avc|LUT_INDEX[1] 
Info (332146): Worst-case recovery slack is 10.815
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    10.815               0.000 p1|altpll_component|pll|clk[2] 
Info (332146): Worst-case removal slack is 7.221
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     7.221               0.000 p1|altpll_component|pll|clk[2] 
Info (332146): Worst-case minimum pulse width slack is -1.285
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.285             -75.815 avconf:avc|mI2C_CTRL_CLK 
    Info (332119):     0.409               0.000 avconf:avc|LUT_INDEX[1] 
    Info (332119):     9.556               0.000 CLOCK_50 
    Info (332119):    19.704               0.000 p1|altpll_component|pll|clk[2] 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -4.420
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -4.420            -163.898 avconf:avc|mI2C_CTRL_CLK 
    Info (332119):    -3.757             -54.483 avconf:avc|LUT_INDEX[1] 
    Info (332119):    -1.415              -1.415 CLOCK_50 
    Info (332119):     8.222               0.000 p1|altpll_component|pll|clk[2] 
Info (332146): Worst-case hold slack is 0.353
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.353               0.000 CLOCK_50 
    Info (332119):     0.354               0.000 avconf:avc|mI2C_CTRL_CLK 
    Info (332119):     0.433               0.000 p1|altpll_component|pll|clk[2] 
    Info (332119):     0.542               0.000 avconf:avc|LUT_INDEX[1] 
Info (332146): Worst-case recovery slack is 11.730
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    11.730               0.000 p1|altpll_component|pll|clk[2] 
Info (332146): Worst-case removal slack is 6.527
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     6.527               0.000 p1|altpll_component|pll|clk[2] 
Info (332146): Worst-case minimum pulse width slack is -1.285
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.285             -75.815 avconf:avc|mI2C_CTRL_CLK 
    Info (332119):     0.378               0.000 avconf:avc|LUT_INDEX[1] 
    Info (332119):     9.563               0.000 CLOCK_50 
    Info (332119):    19.706               0.000 p1|altpll_component|pll|clk[2] 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -1.901
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.901             -61.970 avconf:avc|mI2C_CTRL_CLK 
    Info (332119):    -1.506             -21.114 avconf:avc|LUT_INDEX[1] 
    Info (332119):    -0.666              -0.666 CLOCK_50 
    Info (332119):    13.544               0.000 p1|altpll_component|pll|clk[2] 
Info (332146): Worst-case hold slack is 0.093
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.093               0.000 avconf:avc|LUT_INDEX[1] 
    Info (332119):     0.143               0.000 avconf:avc|mI2C_CTRL_CLK 
    Info (332119):     0.153               0.000 CLOCK_50 
    Info (332119):     0.221               0.000 p1|altpll_component|pll|clk[2] 
Info (332146): Worst-case recovery slack is 14.937
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    14.937               0.000 p1|altpll_component|pll|clk[2] 
Info (332146): Worst-case removal slack is 3.545
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     3.545               0.000 p1|altpll_component|pll|clk[2] 
Info (332146): Worst-case minimum pulse width slack is -1.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.000             -59.000 avconf:avc|mI2C_CTRL_CLK 
    Info (332119):     0.411               0.000 avconf:avc|LUT_INDEX[1] 
    Info (332119):     9.202               0.000 CLOCK_50 
    Info (332119):    19.759               0.000 p1|altpll_component|pll|clk[2] 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 6 warnings
    Info: Peak virtual memory: 4907 megabytes
    Info: Processing ended: Tue Dec 03 00:29:23 2019
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:03


