
****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1.2 (64-bit)
  **** SW Build 3605665 on Fri Aug  5 22:52:02 MDT 2022
  **** IP Build 3603185 on Sat Aug  6 04:07:44 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source /opt/xilinx/2022.1/Vitis_HLS/2022.1/scripts/vitis_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/opt/xilinx/2022.1/Vitis_HLS/2022.1/bin/unwrapped/lnx64.o/vitis_hls'
INFO: [HLS 200-10] For user 'jz2292' on host 'en-ec-zhang-21.coecis.cornell.edu' (Linux_x86_64 version 3.10.0-1160.76.1.el7.x86_64) on Thu Sep 14 22:45:13 EDT 2023
INFO: [HLS 200-10] On os "CentOS Linux release 7.9.2009 (Core)"
INFO: [HLS 200-10] In directory '/home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_pack_io_dataflow_512_sa_opt3.prj'
Sourcing Tcl script 'run.tcl'
INFO: [HLS 200-1510] Running: open_project out_test.prj -reset 
INFO: [HLS 200-10] Opening and resetting project '/home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_pack_io_dataflow_512_sa_opt3.prj/out_test.prj'.
WARNING: [HLS 200-40] No /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_pack_io_dataflow_512_sa_opt3.prj/out_test.prj/solution1/solution1.aps file found.
INFO: [HLS 200-1510] Running: open_solution -reset solution1 -flow_target vivado 
INFO: [HLS 200-10] Creating and opening solution '/home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_pack_io_dataflow_512_sa_opt3.prj/out_test.prj/solution1'.
INFO: [HLS 200-10] Cleaning up the solution database.
WARNING: [HLS 200-40] No /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_pack_io_dataflow_512_sa_opt3.prj/out_test.prj/solution1/solution1.aps file found.
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0
INFO: [HLS 200-1510] Running: set_top Bert_layer 
INFO: [HLS 200-1510] Running: add_files kernel.h 
INFO: [HLS 200-10] Adding design file 'kernel.h' to the project
INFO: [HLS 200-1510] Running: add_files kernel.cpp 
INFO: [HLS 200-10] Adding design file 'kernel.cpp' to the project
INFO: [HLS 200-1510] Running: add_files gemm_systolic_array.cpp 
INFO: [HLS 200-10] Adding design file 'gemm_systolic_array.cpp' to the project
INFO: [HLS 200-1510] Running: add_files systolic_array.cpp 
INFO: [HLS 200-10] Adding design file 'systolic_array.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb host.cpp -cflags -std=gnu++0x 
INFO: [HLS 200-10] Adding test bench file 'host.cpp' to the project
INFO: [HLS 200-1510] Running: open_solution solution1 
INFO: [HLS 200-10] Opening solution '/home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_pack_io_dataflow_512_sa_opt3.prj/out_test.prj/solution1'.
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
INFO: [HLS 200-1510] Running: set_part xcu280-fsvh2892-2L-e 
INFO: [HLS 200-1611] Setting target device to 'xcu280-fsvh2892-2L-e'
INFO: [HLS 200-1510] Running: create_clock -period 3.33 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.33ns.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 520.180 MB.
INFO: [HLS 200-10] Analyzing design file 'systolic_array.cpp' ... 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (systolic_array.cpp:57:9)
Resolution: For help on HLS 214-114 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=214-114.html
WARNING: [HLS 214-169] There are a total of 5 such instances of non-canonical statements in the dataflow region (systolic_array.cpp:57:9)
Resolution: For help on HLS 214-169 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=214-169.html
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (systolic_array.cpp:128:9)
Resolution: For help on HLS 214-114 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=214-114.html
WARNING: [HLS 214-169] There are a total of 5 such instances of non-canonical statements in the dataflow region (systolic_array.cpp:128:9)
Resolution: For help on HLS 214-169 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=214-169.html
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (systolic_array.cpp:199:9)
Resolution: For help on HLS 214-114 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=214-114.html
WARNING: [HLS 214-169] There are a total of 5 such instances of non-canonical statements in the dataflow region (systolic_array.cpp:199:9)
Resolution: For help on HLS 214-169 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=214-169.html
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (systolic_array.cpp:270:9)
Resolution: For help on HLS 214-114 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=214-114.html
WARNING: [HLS 214-169] There are a total of 5 such instances of non-canonical statements in the dataflow region (systolic_array.cpp:270:9)
Resolution: For help on HLS 214-169 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=214-169.html
WARNING: [HLS 200-471] Dataflow form checks found 8 issue(s) in file systolic_array.cpp
Resolution: For help on HLS 200-471 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-471.html
INFO: [HLS 200-10] Analyzing design file 'gemm_systolic_array.cpp' ... 
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (gemm_systolic_array.cpp:32:24)
Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=214-113.html
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (gemm_systolic_array.cpp:32:40)
Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=214-113.html
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (gemm_systolic_array.cpp:32:56)
Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=214-113.html
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (gemm_systolic_array.cpp:23:9)
Resolution: For help on HLS 214-114 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=214-114.html
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (gemm_systolic_array.cpp:82:23)
Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=214-113.html
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (gemm_systolic_array.cpp:82:39)
Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=214-113.html
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (gemm_systolic_array.cpp:82:55)
Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=214-113.html
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (gemm_systolic_array.cpp:73:9)
Resolution: For help on HLS 214-114 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=214-114.html
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (gemm_systolic_array.cpp:128:24)
Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=214-113.html
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (gemm_systolic_array.cpp:128:40)
Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=214-113.html
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (gemm_systolic_array.cpp:128:56)
Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=214-113.html
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (gemm_systolic_array.cpp:119:9)
Resolution: For help on HLS 214-114 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=214-114.html
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (gemm_systolic_array.cpp:172:24)
Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=214-113.html
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (gemm_systolic_array.cpp:172:40)
Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=214-113.html
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (gemm_systolic_array.cpp:172:56)
Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=214-113.html
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (gemm_systolic_array.cpp:163:9)
Resolution: For help on HLS 214-114 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=214-114.html
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (gemm_systolic_array.cpp:222:24)
Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=214-113.html
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (gemm_systolic_array.cpp:222:40)
Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=214-113.html
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (gemm_systolic_array.cpp:222:56)
Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=214-113.html
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (gemm_systolic_array.cpp:213:9)
Resolution: For help on HLS 214-114 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=214-114.html
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (gemm_systolic_array.cpp:272:25)
Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=214-113.html
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (gemm_systolic_array.cpp:272:41)
Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=214-113.html
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (gemm_systolic_array.cpp:272:57)
Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=214-113.html
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (gemm_systolic_array.cpp:263:9)
Resolution: For help on HLS 214-114 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=214-114.html
WARNING: [HLS 200-471] Dataflow form checks found 24 issue(s) in file gemm_systolic_array.cpp
Resolution: For help on HLS 200-471 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-471.html
INFO: [HLS 200-10] Analyzing design file 'kernel.cpp' ... 
WARNING: [HLS 207-5524] 'shared' is deprecated, and it will be removed in future release (kernel.cpp:639:9)
WARNING: [HLS 207-5524] 'shared' is deprecated, and it will be removed in future release (kernel.cpp:642:9)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (kernel.cpp:237:34)
Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=214-113.html
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (kernel.cpp:238:19)
Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=214-113.html
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (kernel.cpp:238:37)
Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=214-113.html
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (kernel.cpp:239:19)
Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=214-113.html
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (kernel.cpp:566:23)
Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=214-113.html
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (kernel.cpp:569:24)
Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=214-113.html
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (kernel.cpp:569:30)
Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=214-113.html
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (kernel.cpp:569:36)
Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=214-113.html
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (kernel.cpp:573:24)
Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=214-113.html
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (kernel.cpp:573:30)
Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=214-113.html
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (kernel.cpp:573:36)
Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=214-113.html
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (kernel.cpp:592:27)
Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=214-113.html
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (kernel.cpp:595:24)
Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=214-113.html
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (kernel.cpp:595:30)
Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=214-113.html
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (kernel.cpp:595:36)
Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=214-113.html
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (kernel.cpp:598:31)
Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=214-113.html
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (kernel.cpp:598:38)
Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=214-113.html
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (kernel.cpp:598:45)
Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=214-113.html
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (kernel.cpp:601:29)
Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=214-113.html
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (kernel.cpp:601:35)
Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=214-113.html
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (kernel.cpp:601:41)
Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=214-113.html
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (kernel.cpp:607:25)
Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=214-113.html
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (kernel.cpp:607:32)
Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=214-113.html
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (kernel.cpp:613:34)
Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=214-113.html
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (kernel.cpp:616:28)
Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=214-113.html
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (kernel.cpp:616:34)
Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=214-113.html
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (kernel.cpp:616:41)
Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=214-113.html
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (kernel.cpp:619:23)
Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=214-113.html
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (kernel.cpp:622:30)
Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=214-113.html
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (kernel.cpp:622:37)
Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=214-113.html
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (kernel.cpp:622:44)
Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=214-113.html
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (kernel.cpp:628:25)
Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=214-113.html
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (kernel.cpp:628:32)
Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=214-113.html
WARNING: [HLS 200-471] Dataflow form checks found 33 issue(s) in file kernel.cpp
Resolution: For help on HLS 200-471 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-471.html
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 164.58 seconds. CPU system time: 12.73 seconds. Elapsed time: 179.89 seconds; current allocated memory: 520.180 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-291] Loop 'l_mean_var_i16' is marked as complete unroll implied by the pipeline pragma (kernel.cpp:505:18)
INFO: [HLS 214-291] Loop 'l_mean_var_i14' is marked as complete unroll implied by the pipeline pragma (kernel.cpp:488:21)
INFO: [HLS 214-291] Loop 'l_i13' is marked as complete unroll implied by the pipeline pragma (kernel.cpp:464:12)
INFO: [HLS 214-291] Loop 'l_bias_scale_i' is marked as complete unroll implied by the pipeline pragma (gemm_systolic_array.cpp:279:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_172_8' is marked as complete unroll implied by the pipeline pragma (systolic_array.cpp:172:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_161_6' is marked as complete unroll implied by the pipeline pragma (systolic_array.cpp:161:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_164_7' is marked as complete unroll implied by the pipeline pragma (systolic_array.cpp:164:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_143_3' is marked as complete unroll implied by the pipeline pragma (systolic_array.cpp:143:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_146_4' is marked as complete unroll implied by the pipeline pragma (systolic_array.cpp:146:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_132_1' is marked as complete unroll implied by the pipeline pragma (systolic_array.cpp:132:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_136_2' is marked as complete unroll implied by the pipeline pragma (systolic_array.cpp:136:21)
INFO: [HLS 214-291] Loop 'l_i20' is marked as complete unroll implied by the pipeline pragma (kernel.cpp:411:12)
INFO: [HLS 214-291] Loop 'l_bias_scale_i' is marked as complete unroll implied by the pipeline pragma (gemm_systolic_array.cpp:229:20)
INFO: [HLS 214-291] Loop 'l_loader_i' is marked as complete unroll implied by the pipeline pragma (kernel.cpp:340:17)
INFO: [HLS 214-291] Loop 'l_mean_var_i16' is marked as complete unroll implied by the pipeline pragma (kernel.cpp:317:18)
INFO: [HLS 214-291] Loop 'l_mean_var_i14' is marked as complete unroll implied by the pipeline pragma (kernel.cpp:300:21)
INFO: [HLS 214-291] Loop 'l_i13' is marked as complete unroll implied by the pipeline pragma (kernel.cpp:276:12)
INFO: [HLS 214-291] Loop 'l_bias_scale_i' is marked as complete unroll implied by the pipeline pragma (gemm_systolic_array.cpp:179:20)
INFO: [HLS 214-291] Loop 'l_bias_scale_i' is marked as complete unroll implied by the pipeline pragma (gemm_systolic_array.cpp:134:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_314_8' is marked as complete unroll implied by the pipeline pragma (systolic_array.cpp:314:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_303_6' is marked as complete unroll implied by the pipeline pragma (systolic_array.cpp:303:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_306_7' is marked as complete unroll implied by the pipeline pragma (systolic_array.cpp:306:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_285_3' is marked as complete unroll implied by the pipeline pragma (systolic_array.cpp:285:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_288_4' is marked as complete unroll implied by the pipeline pragma (systolic_array.cpp:288:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_274_1' is marked as complete unroll implied by the pipeline pragma (systolic_array.cpp:274:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_278_2' is marked as complete unroll implied by the pipeline pragma (systolic_array.cpp:278:21)
INFO: [HLS 214-291] Loop 'l_update_i7' is marked as complete unroll implied by the pipeline pragma (kernel.cpp:190:15)
INFO: [HLS 214-291] Loop 'l_exp_sum_i6' is marked as complete unroll implied by the pipeline pragma (kernel.cpp:180:19)
INFO: [HLS 214-291] Loop 'l_bias_scale_i' is marked as complete unroll implied by the pipeline pragma (gemm_systolic_array.cpp:88:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_243_8' is marked as complete unroll implied by the pipeline pragma (systolic_array.cpp:243:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_232_6' is marked as complete unroll implied by the pipeline pragma (systolic_array.cpp:232:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_235_7' is marked as complete unroll implied by the pipeline pragma (systolic_array.cpp:235:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_214_3' is marked as complete unroll implied by the pipeline pragma (systolic_array.cpp:214:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_217_4' is marked as complete unroll implied by the pipeline pragma (systolic_array.cpp:217:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_203_1' is marked as complete unroll implied by the pipeline pragma (systolic_array.cpp:203:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_207_2' is marked as complete unroll implied by the pipeline pragma (systolic_array.cpp:207:21)
INFO: [HLS 214-291] Loop 'l_load_i' is marked as complete unroll implied by the pipeline pragma (kernel.cpp:117:15)
INFO: [HLS 214-291] Loop 'l_write_i' is marked as complete unroll implied by the pipeline pragma (kernel.cpp:99:16)
INFO: [HLS 214-291] Loop 'l_bias_scale_i' is marked as complete unroll implied by the pipeline pragma (gemm_systolic_array.cpp:39:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_101_8' is marked as complete unroll implied by the pipeline pragma (systolic_array.cpp:101:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_90_6' is marked as complete unroll implied by the pipeline pragma (systolic_array.cpp:90:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_93_7' is marked as complete unroll implied by the pipeline pragma (systolic_array.cpp:93:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_72_3' is marked as complete unroll implied by the pipeline pragma (systolic_array.cpp:72:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_75_4' is marked as complete unroll implied by the pipeline pragma (systolic_array.cpp:75:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_61_1' is marked as complete unroll implied by the pipeline pragma (systolic_array.cpp:61:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_65_2' is marked as complete unroll implied by the pipeline pragma (systolic_array.cpp:65:20)
INFO: [HLS 214-291] Loop 'l_load_i' is marked as complete unroll implied by the pipeline pragma (kernel.cpp:26:12)
INFO: [HLS 214-186] Unrolling loop 'l_mean_var_i16' (kernel.cpp:505:18) in function 'Layer_norm1' completely with a factor of 16 (kernel.cpp:476:0)
INFO: [HLS 214-186] Unrolling loop 'l_mean_var_i15' (kernel.cpp:497:19) in function 'Layer_norm1' completely with a factor of 16 (kernel.cpp:476:0)
INFO: [HLS 214-186] Unrolling loop 'l_mean_var_i14' (kernel.cpp:488:21) in function 'Layer_norm1' completely with a factor of 16 (kernel.cpp:476:0)
INFO: [HLS 214-186] Unrolling loop 'l_i13' (kernel.cpp:464:12) in function 'Res_layer1' completely with a factor of 16 (kernel.cpp:455:0)
INFO: [HLS 214-186] Unrolling loop 'l_bias_scale_i' (gemm_systolic_array.cpp:279:20) in function 'gemm_systolic_array_ds2' completely with a factor of 16 (gemm_systolic_array.cpp:251:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_172_8' (systolic_array.cpp:172:21) in function 'systolic_array_k_3072' completely with a factor of 16 (systolic_array.cpp:113:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_161_6' (systolic_array.cpp:161:20) in function 'systolic_array_k_3072' completely with a factor of 16 (systolic_array.cpp:113:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_164_7' (systolic_array.cpp:164:21) in function 'systolic_array_k_3072' completely with a factor of 16 (systolic_array.cpp:113:0)
INFO: [HLS 214-186] Unrolling loop 'systolic_array' (systolic_array.cpp:151:18) in function 'systolic_array_k_3072' completely with a factor of 16 (systolic_array.cpp:113:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_153_5' (systolic_array.cpp:153:20) in function 'systolic_array_k_3072' completely with a factor of 16 (systolic_array.cpp:113:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_143_3' (systolic_array.cpp:143:20) in function 'systolic_array_k_3072' completely with a factor of 16 (systolic_array.cpp:113:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_146_4' (systolic_array.cpp:146:21) in function 'systolic_array_k_3072' completely with a factor of 16 (systolic_array.cpp:113:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_132_1' (systolic_array.cpp:132:21) in function 'systolic_array_k_3072' completely with a factor of 16 (systolic_array.cpp:113:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_136_2' (systolic_array.cpp:136:21) in function 'systolic_array_k_3072' completely with a factor of 16 (systolic_array.cpp:113:0)
INFO: [HLS 214-186] Unrolling loop 'l_i20' (kernel.cpp:411:12) in function 'Gelu_layer' completely with a factor of 16 (kernel.cpp:404:0)
INFO: [HLS 214-186] Unrolling loop 'l_bias_scale_i' (gemm_systolic_array.cpp:229:20) in function 'gemm_systolic_array_ds1' completely with a factor of 16 (gemm_systolic_array.cpp:201:0)
INFO: [HLS 214-186] Unrolling loop 'l_loader_i' (kernel.cpp:340:17) in function 'input_loader_ds1_res1' completely with a factor of 16 (kernel.cpp:332:0)
INFO: [HLS 214-186] Unrolling loop 'l_mean_var_i16' (kernel.cpp:317:18) in function 'Layer_norm0' completely with a factor of 16 (kernel.cpp:288:0)
INFO: [HLS 214-186] Unrolling loop 'l_mean_var_i15' (kernel.cpp:309:19) in function 'Layer_norm0' completely with a factor of 16 (kernel.cpp:288:0)
INFO: [HLS 214-186] Unrolling loop 'l_mean_var_i14' (kernel.cpp:300:21) in function 'Layer_norm0' completely with a factor of 16 (kernel.cpp:288:0)
INFO: [HLS 214-186] Unrolling loop 'l_i13' (kernel.cpp:276:12) in function 'Res_layer0' completely with a factor of 16 (kernel.cpp:267:0)
INFO: [HLS 214-186] Unrolling loop 'l_bias_scale_i' (gemm_systolic_array.cpp:179:20) in function 'gemm_systolic_array_ds0' completely with a factor of 16 (gemm_systolic_array.cpp:151:0)
INFO: [HLS 214-186] Unrolling loop 'l_bias_scale_i' (gemm_systolic_array.cpp:134:20) in function 'gemm_systolic_array_cont' completely with a factor of 16 (gemm_systolic_array.cpp:106:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_314_8' (systolic_array.cpp:314:21) in function 'systolic_array_k_512' completely with a factor of 16 (systolic_array.cpp:255:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_303_6' (systolic_array.cpp:303:20) in function 'systolic_array_k_512' completely with a factor of 16 (systolic_array.cpp:255:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_306_7' (systolic_array.cpp:306:21) in function 'systolic_array_k_512' completely with a factor of 16 (systolic_array.cpp:255:0)
INFO: [HLS 214-186] Unrolling loop 'systolic_array' (systolic_array.cpp:293:18) in function 'systolic_array_k_512' completely with a factor of 16 (systolic_array.cpp:255:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_295_5' (systolic_array.cpp:295:20) in function 'systolic_array_k_512' completely with a factor of 16 (systolic_array.cpp:255:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_285_3' (systolic_array.cpp:285:20) in function 'systolic_array_k_512' completely with a factor of 16 (systolic_array.cpp:255:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_288_4' (systolic_array.cpp:288:21) in function 'systolic_array_k_512' completely with a factor of 16 (systolic_array.cpp:255:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_274_1' (systolic_array.cpp:274:21) in function 'systolic_array_k_512' completely with a factor of 16 (systolic_array.cpp:255:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_278_2' (systolic_array.cpp:278:21) in function 'systolic_array_k_512' completely with a factor of 16 (systolic_array.cpp:255:0)
INFO: [HLS 214-186] Unrolling loop 'l_update_i7' (kernel.cpp:190:15) in function 'Softmax_layer' completely with a factor of 16 (kernel.cpp:170:0)
INFO: [HLS 214-186] Unrolling loop 'l_exp_sum_i6' (kernel.cpp:180:19) in function 'Softmax_layer' completely with a factor of 16 (kernel.cpp:170:0)
INFO: [HLS 214-186] Unrolling loop 'l_bias_scale_i' (gemm_systolic_array.cpp:88:20) in function 'gemm_systolic_array_attn' completely with a factor of 16 (gemm_systolic_array.cpp:61:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_243_8' (systolic_array.cpp:243:21) in function 'systolic_array_k_64' completely with a factor of 16 (systolic_array.cpp:184:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_232_6' (systolic_array.cpp:232:20) in function 'systolic_array_k_64' completely with a factor of 16 (systolic_array.cpp:184:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_235_7' (systolic_array.cpp:235:21) in function 'systolic_array_k_64' completely with a factor of 16 (systolic_array.cpp:184:0)
INFO: [HLS 214-186] Unrolling loop 'systolic_array' (systolic_array.cpp:222:18) in function 'systolic_array_k_64' completely with a factor of 16 (systolic_array.cpp:184:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_224_5' (systolic_array.cpp:224:20) in function 'systolic_array_k_64' completely with a factor of 16 (systolic_array.cpp:184:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_214_3' (systolic_array.cpp:214:20) in function 'systolic_array_k_64' completely with a factor of 16 (systolic_array.cpp:184:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_217_4' (systolic_array.cpp:217:21) in function 'systolic_array_k_64' completely with a factor of 16 (systolic_array.cpp:184:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_203_1' (systolic_array.cpp:203:21) in function 'systolic_array_k_64' completely with a factor of 16 (systolic_array.cpp:184:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_207_2' (systolic_array.cpp:207:21) in function 'systolic_array_k_64' completely with a factor of 16 (systolic_array.cpp:184:0)
INFO: [HLS 214-186] Unrolling loop 'l_load_i' (kernel.cpp:117:15) in function 'input_loader_q_res0' completely with a factor of 16 (kernel.cpp:112:0)
INFO: [HLS 214-186] Unrolling loop 'l_write_i' (kernel.cpp:99:16) in function 'V_writer' completely with a factor of 16 (kernel.cpp:94:0)
INFO: [HLS 214-186] Unrolling loop 'l_bias_scale_i' (gemm_systolic_array.cpp:39:20) in function 'gemm_systolic_array_qkv' completely with a factor of 16 (gemm_systolic_array.cpp:11:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_101_8' (systolic_array.cpp:101:21) in function 'systolic_array_k_768' completely with a factor of 16 (systolic_array.cpp:42:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_90_6' (systolic_array.cpp:90:19) in function 'systolic_array_k_768' completely with a factor of 16 (systolic_array.cpp:42:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_93_7' (systolic_array.cpp:93:20) in function 'systolic_array_k_768' completely with a factor of 16 (systolic_array.cpp:42:0)
INFO: [HLS 214-186] Unrolling loop 'systolic_array' (systolic_array.cpp:80:18) in function 'systolic_array_k_768' completely with a factor of 16 (systolic_array.cpp:42:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_82_5' (systolic_array.cpp:82:19) in function 'systolic_array_k_768' completely with a factor of 16 (systolic_array.cpp:42:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_72_3' (systolic_array.cpp:72:19) in function 'systolic_array_k_768' completely with a factor of 16 (systolic_array.cpp:42:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_75_4' (systolic_array.cpp:75:20) in function 'systolic_array_k_768' completely with a factor of 16 (systolic_array.cpp:42:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_61_1' (systolic_array.cpp:61:20) in function 'systolic_array_k_768' completely with a factor of 16 (systolic_array.cpp:42:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_65_2' (systolic_array.cpp:65:20) in function 'systolic_array_k_768' completely with a factor of 16 (systolic_array.cpp:42:0)
INFO: [HLS 214-186] Unrolling loop 'l_load_i' (kernel.cpp:26:12) in function 'input_loader_kv' completely with a factor of 16 (kernel.cpp:22:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'signed char generic_cast_IEEE754<signed char, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<signed char>::is_signed, bool>::type)' (/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::mantissa() const' into 'signed char generic_cast_IEEE754<signed char, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<signed char>::is_signed, bool>::type)' (/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::expv() const' into 'signed char generic_cast_IEEE754<signed char, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<signed char>::is_signed, bool>::type)' (/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::__signbit() const' into 'signed char generic_cast_IEEE754<signed char, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<signed char>::is_signed, bool>::type)' (/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'signed char generic_cast_IEEE754<signed char, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<signed char>::is_signed, bool>::type)' into 'signed char generic_cast_IEEE754<signed char, float>(float, bool)' (/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116:0)
INFO: [HLS 214-178] Inlining function 'signed char generic_cast_IEEE754<signed char, float>(float, bool)' into '__hls_fptosi_float_i8' (/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:49:0)
INFO: [HLS 214-178] Inlining function 'std::exp(float)' into 'Softmax_layer' (kernel.cpp:170:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL5buf28': Complete partitioning on dimension 1. (./const/buf28.h:1:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL5buf27': Complete partitioning on dimension 1. (./const/buf27.h:1:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL5buf26': Complete partitioning on dimension 1. (./const/buf26.h:1:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL5buf25': Complete partitioning on dimension 1. (./const/buf25.h:1:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL5buf24': Complete partitioning on dimension 1. (./const/buf24.h:1:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL5buf23': Complete partitioning on dimension 1. (./const/buf23.h:1:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL5buf22': Complete partitioning on dimension 1. (./const/buf22.h:1:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL5buf21': Complete partitioning on dimension 1. (./const/buf21.h:1:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL5buf20': Complete partitioning on dimension 1. (./const/buf20.h:1:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL5buf19': Complete partitioning on dimension 1. (./const/buf19.h:1:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL5buf18': Complete partitioning on dimension 1. (./const/buf18.h:1:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL5buf17': Complete partitioning on dimension 1. (./const/buf17.h:1:0)
INFO: [HLS 214-248] Applying array_partition to 'A_in_buf': Complete partitioning on dimension 1. (systolic_array.cpp:43:22)
INFO: [HLS 214-248] Applying array_partition to 'B_in_buf': Complete partitioning on dimension 1. (systolic_array.cpp:44:25)
INFO: [HLS 214-248] Applying array_partition to 'A_fifo': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (systolic_array.cpp:48:22)
INFO: [HLS 214-248] Applying array_partition to 'B_fifo': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (systolic_array.cpp:49:25)
INFO: [HLS 214-248] Applying array_partition to 'C': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (systolic_array.cpp:53:10)
INFO: [HLS 214-248] Applying array_partition to 'A_in_buf': Complete partitioning on dimension 1. (systolic_array.cpp:185:22)
INFO: [HLS 214-248] Applying array_partition to 'B_in_buf': Complete partitioning on dimension 1. (systolic_array.cpp:186:25)
INFO: [HLS 214-248] Applying array_partition to 'A_fifo': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (systolic_array.cpp:190:22)
INFO: [HLS 214-248] Applying array_partition to 'B_fifo': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (systolic_array.cpp:191:25)
INFO: [HLS 214-248] Applying array_partition to 'C': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (systolic_array.cpp:195:10)
INFO: [HLS 214-248] Applying array_partition to 'inp_sumRow': Complete partitioning on dimension 1. (kernel.cpp:173:9)
INFO: [HLS 214-248] Applying array_partition to 'A_in_buf': Complete partitioning on dimension 1. (systolic_array.cpp:256:22)
INFO: [HLS 214-248] Applying array_partition to 'B_in_buf': Complete partitioning on dimension 1. (systolic_array.cpp:257:25)
INFO: [HLS 214-248] Applying array_partition to 'A_fifo': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (systolic_array.cpp:261:22)
INFO: [HLS 214-248] Applying array_partition to 'B_fifo': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (systolic_array.cpp:262:25)
INFO: [HLS 214-248] Applying array_partition to 'C': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (systolic_array.cpp:266:10)
INFO: [HLS 214-248] Applying array_partition to 'A_in_buf': Complete partitioning on dimension 1. (systolic_array.cpp:114:22)
INFO: [HLS 214-248] Applying array_partition to 'B_in_buf': Complete partitioning on dimension 1. (systolic_array.cpp:115:25)
INFO: [HLS 214-248] Applying array_partition to 'A_fifo': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (systolic_array.cpp:119:22)
INFO: [HLS 214-248] Applying array_partition to 'B_fifo': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (systolic_array.cpp:120:25)
INFO: [HLS 214-248] Applying array_partition to 'C': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (systolic_array.cpp:124:10)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_C_drainer' with compact=bit mode in 768-bits (gemm_systolic_array.cpp:257:29)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_C_drainer' with compact=bit mode in 768-bits (gemm_systolic_array.cpp:207:29)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_C_drainer' with compact=bit mode in 768-bits (gemm_systolic_array.cpp:157:29)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'outp_k' with compact=bit mode in 128-bits (kernel.cpp:567:31)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'outp_v' with compact=bit mode in 128-bits (kernel.cpp:571:31)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'outp_q' with compact=bit mode in 128-bits (kernel.cpp:593:31)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_A_loader' with compact=bit mode in 128-bits (gemm_systolic_array.cpp:252:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_B_loader' with compact=bit mode in 128-bits (gemm_systolic_array.cpp:253:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'outp_gelu' with compact=bit mode in 128-bits (kernel.cpp:617:31)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_A_loader' with compact=bit mode in 128-bits (gemm_systolic_array.cpp:202:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_B_loader' with compact=bit mode in 128-bits (gemm_systolic_array.cpp:203:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'inp_ds1' with compact=bit mode in 128-bits (kernel.cpp:611:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_A_loader' with compact=bit mode in 128-bits (gemm_systolic_array.cpp:152:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_B_loader' with compact=bit mode in 128-bits (gemm_systolic_array.cpp:153:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_A_loader' with compact=bit mode in 128-bits (gemm_systolic_array.cpp:108:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_B_loader' with compact=bit mode in 128-bits (gemm_systolic_array.cpp:109:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'outp_sfa' with compact=bit mode in 128-bits (kernel.cpp:596:31)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'sfm_outp' with compact=bit mode in 128-bits (kernel.cpp:232:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_A_loader' with compact=bit mode in 128-bits (gemm_systolic_array.cpp:62:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_B_loader' with compact=bit mode in 128-bits (gemm_systolic_array.cpp:63:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'inp_q' with compact=bit mode in 128-bits (kernel.cpp:590:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'inp_v' with compact=bit mode in 128-bits (kernel.cpp:564:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'inp_k' with compact=bit mode in 128-bits (kernel.cpp:562:31)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_C_drainer' with compact=bit mode in 384-bits (gemm_systolic_array.cpp:113:29)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_C_drainer' with compact=bit mode in 384-bits (gemm_systolic_array.cpp:67:29)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'outp_ln1' with compact=bit mode in 512-bits (kernel.cpp:626:32)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'outp_res1' with compact=bit mode in 512-bits (kernel.cpp:623:32)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'inp_res1' with compact=bit mode in 512-bits (kernel.cpp:609:32)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'outp_ds2' with compact=bit mode in 512-bits (kernel.cpp:620:32)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'outp_ds1' with compact=bit mode in 512-bits (kernel.cpp:614:32)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'outp_ln0' with compact=bit mode in 512-bits (kernel.cpp:605:32)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'outp_res0' with compact=bit mode in 512-bits (kernel.cpp:602:32)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'inp_res0' with compact=bit mode in 512-bits (kernel.cpp:588:32)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'outp_ds0' with compact=bit mode in 512-bits (kernel.cpp:599:32)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'attn_outp' with compact=bit mode in 512-bits (kernel.cpp:230:30)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_in_buf_0' with compact=bit mode in 8-bits (systolic_array.cpp:43:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_in_buf_1' with compact=bit mode in 8-bits (systolic_array.cpp:43:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_in_buf_2' with compact=bit mode in 8-bits (systolic_array.cpp:43:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_in_buf_3' with compact=bit mode in 8-bits (systolic_array.cpp:43:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_in_buf_4' with compact=bit mode in 8-bits (systolic_array.cpp:43:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_in_buf_5' with compact=bit mode in 8-bits (systolic_array.cpp:43:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_in_buf_6' with compact=bit mode in 8-bits (systolic_array.cpp:43:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_in_buf_7' with compact=bit mode in 8-bits (systolic_array.cpp:43:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_in_buf_8' with compact=bit mode in 8-bits (systolic_array.cpp:43:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_in_buf_9' with compact=bit mode in 8-bits (systolic_array.cpp:43:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_in_buf_10' with compact=bit mode in 8-bits (systolic_array.cpp:43:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_in_buf_11' with compact=bit mode in 8-bits (systolic_array.cpp:43:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_in_buf_12' with compact=bit mode in 8-bits (systolic_array.cpp:43:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_in_buf_13' with compact=bit mode in 8-bits (systolic_array.cpp:43:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_in_buf_14' with compact=bit mode in 8-bits (systolic_array.cpp:43:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_in_buf_15' with compact=bit mode in 8-bits (systolic_array.cpp:43:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_in_buf_0' with compact=bit mode in 8-bits (systolic_array.cpp:44:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_in_buf_1' with compact=bit mode in 8-bits (systolic_array.cpp:44:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_in_buf_2' with compact=bit mode in 8-bits (systolic_array.cpp:44:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_in_buf_3' with compact=bit mode in 8-bits (systolic_array.cpp:44:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_in_buf_4' with compact=bit mode in 8-bits (systolic_array.cpp:44:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_in_buf_5' with compact=bit mode in 8-bits (systolic_array.cpp:44:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_in_buf_6' with compact=bit mode in 8-bits (systolic_array.cpp:44:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_in_buf_7' with compact=bit mode in 8-bits (systolic_array.cpp:44:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_in_buf_8' with compact=bit mode in 8-bits (systolic_array.cpp:44:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_in_buf_9' with compact=bit mode in 8-bits (systolic_array.cpp:44:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_in_buf_10' with compact=bit mode in 8-bits (systolic_array.cpp:44:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_in_buf_11' with compact=bit mode in 8-bits (systolic_array.cpp:44:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_in_buf_12' with compact=bit mode in 8-bits (systolic_array.cpp:44:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_in_buf_13' with compact=bit mode in 8-bits (systolic_array.cpp:44:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_in_buf_14' with compact=bit mode in 8-bits (systolic_array.cpp:44:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_in_buf_15' with compact=bit mode in 8-bits (systolic_array.cpp:44:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_0_0' with compact=bit mode in 8-bits (systolic_array.cpp:48:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_0_1' with compact=bit mode in 8-bits (systolic_array.cpp:48:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_0_2' with compact=bit mode in 8-bits (systolic_array.cpp:48:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_0_3' with compact=bit mode in 8-bits (systolic_array.cpp:48:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_0_4' with compact=bit mode in 8-bits (systolic_array.cpp:48:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_0_5' with compact=bit mode in 8-bits (systolic_array.cpp:48:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_0_6' with compact=bit mode in 8-bits (systolic_array.cpp:48:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_0_7' with compact=bit mode in 8-bits (systolic_array.cpp:48:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_0_8' with compact=bit mode in 8-bits (systolic_array.cpp:48:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_0_9' with compact=bit mode in 8-bits (systolic_array.cpp:48:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_0_10' with compact=bit mode in 8-bits (systolic_array.cpp:48:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_0_11' with compact=bit mode in 8-bits (systolic_array.cpp:48:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_0_12' with compact=bit mode in 8-bits (systolic_array.cpp:48:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_0_13' with compact=bit mode in 8-bits (systolic_array.cpp:48:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_0_14' with compact=bit mode in 8-bits (systolic_array.cpp:48:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_0_15' with compact=bit mode in 8-bits (systolic_array.cpp:48:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_0_16' with compact=bit mode in 8-bits (systolic_array.cpp:48:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_1_0' with compact=bit mode in 8-bits (systolic_array.cpp:48:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_1_1' with compact=bit mode in 8-bits (systolic_array.cpp:48:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_1_2' with compact=bit mode in 8-bits (systolic_array.cpp:48:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_1_3' with compact=bit mode in 8-bits (systolic_array.cpp:48:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_1_4' with compact=bit mode in 8-bits (systolic_array.cpp:48:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_1_5' with compact=bit mode in 8-bits (systolic_array.cpp:48:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_1_6' with compact=bit mode in 8-bits (systolic_array.cpp:48:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_1_7' with compact=bit mode in 8-bits (systolic_array.cpp:48:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_1_8' with compact=bit mode in 8-bits (systolic_array.cpp:48:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_1_9' with compact=bit mode in 8-bits (systolic_array.cpp:48:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_1_10' with compact=bit mode in 8-bits (systolic_array.cpp:48:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_1_11' with compact=bit mode in 8-bits (systolic_array.cpp:48:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_1_12' with compact=bit mode in 8-bits (systolic_array.cpp:48:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_1_13' with compact=bit mode in 8-bits (systolic_array.cpp:48:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_1_14' with compact=bit mode in 8-bits (systolic_array.cpp:48:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_1_15' with compact=bit mode in 8-bits (systolic_array.cpp:48:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_1_16' with compact=bit mode in 8-bits (systolic_array.cpp:48:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_2_0' with compact=bit mode in 8-bits (systolic_array.cpp:48:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_2_1' with compact=bit mode in 8-bits (systolic_array.cpp:48:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_2_2' with compact=bit mode in 8-bits (systolic_array.cpp:48:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_2_3' with compact=bit mode in 8-bits (systolic_array.cpp:48:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_2_4' with compact=bit mode in 8-bits (systolic_array.cpp:48:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_2_5' with compact=bit mode in 8-bits (systolic_array.cpp:48:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_2_6' with compact=bit mode in 8-bits (systolic_array.cpp:48:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_2_7' with compact=bit mode in 8-bits (systolic_array.cpp:48:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_2_8' with compact=bit mode in 8-bits (systolic_array.cpp:48:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_2_9' with compact=bit mode in 8-bits (systolic_array.cpp:48:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_2_10' with compact=bit mode in 8-bits (systolic_array.cpp:48:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_2_11' with compact=bit mode in 8-bits (systolic_array.cpp:48:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_2_12' with compact=bit mode in 8-bits (systolic_array.cpp:48:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_2_13' with compact=bit mode in 8-bits (systolic_array.cpp:48:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_2_14' with compact=bit mode in 8-bits (systolic_array.cpp:48:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_2_15' with compact=bit mode in 8-bits (systolic_array.cpp:48:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_2_16' with compact=bit mode in 8-bits (systolic_array.cpp:48:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_3_0' with compact=bit mode in 8-bits (systolic_array.cpp:48:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_3_1' with compact=bit mode in 8-bits (systolic_array.cpp:48:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_3_2' with compact=bit mode in 8-bits (systolic_array.cpp:48:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_3_3' with compact=bit mode in 8-bits (systolic_array.cpp:48:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_3_4' with compact=bit mode in 8-bits (systolic_array.cpp:48:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_3_5' with compact=bit mode in 8-bits (systolic_array.cpp:48:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_3_6' with compact=bit mode in 8-bits (systolic_array.cpp:48:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_3_7' with compact=bit mode in 8-bits (systolic_array.cpp:48:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_3_8' with compact=bit mode in 8-bits (systolic_array.cpp:48:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_3_9' with compact=bit mode in 8-bits (systolic_array.cpp:48:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_3_10' with compact=bit mode in 8-bits (systolic_array.cpp:48:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_3_11' with compact=bit mode in 8-bits (systolic_array.cpp:48:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_3_12' with compact=bit mode in 8-bits (systolic_array.cpp:48:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_3_13' with compact=bit mode in 8-bits (systolic_array.cpp:48:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_3_14' with compact=bit mode in 8-bits (systolic_array.cpp:48:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_3_15' with compact=bit mode in 8-bits (systolic_array.cpp:48:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_3_16' with compact=bit mode in 8-bits (systolic_array.cpp:48:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_4_0' with compact=bit mode in 8-bits (systolic_array.cpp:48:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_4_1' with compact=bit mode in 8-bits (systolic_array.cpp:48:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_4_2' with compact=bit mode in 8-bits (systolic_array.cpp:48:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_4_3' with compact=bit mode in 8-bits (systolic_array.cpp:48:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_4_4' with compact=bit mode in 8-bits (systolic_array.cpp:48:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_4_5' with compact=bit mode in 8-bits (systolic_array.cpp:48:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_4_6' with compact=bit mode in 8-bits (systolic_array.cpp:48:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_4_7' with compact=bit mode in 8-bits (systolic_array.cpp:48:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_4_8' with compact=bit mode in 8-bits (systolic_array.cpp:48:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_4_9' with compact=bit mode in 8-bits (systolic_array.cpp:48:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_4_10' with compact=bit mode in 8-bits (systolic_array.cpp:48:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_4_11' with compact=bit mode in 8-bits (systolic_array.cpp:48:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_4_12' with compact=bit mode in 8-bits (systolic_array.cpp:48:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_4_13' with compact=bit mode in 8-bits (systolic_array.cpp:48:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_4_14' with compact=bit mode in 8-bits (systolic_array.cpp:48:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_4_15' with compact=bit mode in 8-bits (systolic_array.cpp:48:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_4_16' with compact=bit mode in 8-bits (systolic_array.cpp:48:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_5_0' with compact=bit mode in 8-bits (systolic_array.cpp:48:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_5_1' with compact=bit mode in 8-bits (systolic_array.cpp:48:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_5_2' with compact=bit mode in 8-bits (systolic_array.cpp:48:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_5_3' with compact=bit mode in 8-bits (systolic_array.cpp:48:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_5_4' with compact=bit mode in 8-bits (systolic_array.cpp:48:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_5_5' with compact=bit mode in 8-bits (systolic_array.cpp:48:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_5_6' with compact=bit mode in 8-bits (systolic_array.cpp:48:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_5_7' with compact=bit mode in 8-bits (systolic_array.cpp:48:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_5_8' with compact=bit mode in 8-bits (systolic_array.cpp:48:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_5_9' with compact=bit mode in 8-bits (systolic_array.cpp:48:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_5_10' with compact=bit mode in 8-bits (systolic_array.cpp:48:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_5_11' with compact=bit mode in 8-bits (systolic_array.cpp:48:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_5_12' with compact=bit mode in 8-bits (systolic_array.cpp:48:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_5_13' with compact=bit mode in 8-bits (systolic_array.cpp:48:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_5_14' with compact=bit mode in 8-bits (systolic_array.cpp:48:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_5_15' with compact=bit mode in 8-bits (systolic_array.cpp:48:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_5_16' with compact=bit mode in 8-bits (systolic_array.cpp:48:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_6_0' with compact=bit mode in 8-bits (systolic_array.cpp:48:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_6_1' with compact=bit mode in 8-bits (systolic_array.cpp:48:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_6_2' with compact=bit mode in 8-bits (systolic_array.cpp:48:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_6_3' with compact=bit mode in 8-bits (systolic_array.cpp:48:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_6_4' with compact=bit mode in 8-bits (systolic_array.cpp:48:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_6_5' with compact=bit mode in 8-bits (systolic_array.cpp:48:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_6_6' with compact=bit mode in 8-bits (systolic_array.cpp:48:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_6_7' with compact=bit mode in 8-bits (systolic_array.cpp:48:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_6_8' with compact=bit mode in 8-bits (systolic_array.cpp:48:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_6_9' with compact=bit mode in 8-bits (systolic_array.cpp:48:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_6_10' with compact=bit mode in 8-bits (systolic_array.cpp:48:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_6_11' with compact=bit mode in 8-bits (systolic_array.cpp:48:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_6_12' with compact=bit mode in 8-bits (systolic_array.cpp:48:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_6_13' with compact=bit mode in 8-bits (systolic_array.cpp:48:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_6_14' with compact=bit mode in 8-bits (systolic_array.cpp:48:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_6_15' with compact=bit mode in 8-bits (systolic_array.cpp:48:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_6_16' with compact=bit mode in 8-bits (systolic_array.cpp:48:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_7_0' with compact=bit mode in 8-bits (systolic_array.cpp:48:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_7_1' with compact=bit mode in 8-bits (systolic_array.cpp:48:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_7_2' with compact=bit mode in 8-bits (systolic_array.cpp:48:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_7_3' with compact=bit mode in 8-bits (systolic_array.cpp:48:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_7_4' with compact=bit mode in 8-bits (systolic_array.cpp:48:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_7_5' with compact=bit mode in 8-bits (systolic_array.cpp:48:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_7_6' with compact=bit mode in 8-bits (systolic_array.cpp:48:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_7_7' with compact=bit mode in 8-bits (systolic_array.cpp:48:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_7_8' with compact=bit mode in 8-bits (systolic_array.cpp:48:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_7_9' with compact=bit mode in 8-bits (systolic_array.cpp:48:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_7_10' with compact=bit mode in 8-bits (systolic_array.cpp:48:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_7_11' with compact=bit mode in 8-bits (systolic_array.cpp:48:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_7_12' with compact=bit mode in 8-bits (systolic_array.cpp:48:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_7_13' with compact=bit mode in 8-bits (systolic_array.cpp:48:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_7_14' with compact=bit mode in 8-bits (systolic_array.cpp:48:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_7_15' with compact=bit mode in 8-bits (systolic_array.cpp:48:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_7_16' with compact=bit mode in 8-bits (systolic_array.cpp:48:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_8_0' with compact=bit mode in 8-bits (systolic_array.cpp:48:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_8_1' with compact=bit mode in 8-bits (systolic_array.cpp:48:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_8_2' with compact=bit mode in 8-bits (systolic_array.cpp:48:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_8_3' with compact=bit mode in 8-bits (systolic_array.cpp:48:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_8_4' with compact=bit mode in 8-bits (systolic_array.cpp:48:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_8_5' with compact=bit mode in 8-bits (systolic_array.cpp:48:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_8_6' with compact=bit mode in 8-bits (systolic_array.cpp:48:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_8_7' with compact=bit mode in 8-bits (systolic_array.cpp:48:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_8_8' with compact=bit mode in 8-bits (systolic_array.cpp:48:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_8_9' with compact=bit mode in 8-bits (systolic_array.cpp:48:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_8_10' with compact=bit mode in 8-bits (systolic_array.cpp:48:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_8_11' with compact=bit mode in 8-bits (systolic_array.cpp:48:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_8_12' with compact=bit mode in 8-bits (systolic_array.cpp:48:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_8_13' with compact=bit mode in 8-bits (systolic_array.cpp:48:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_8_14' with compact=bit mode in 8-bits (systolic_array.cpp:48:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_8_15' with compact=bit mode in 8-bits (systolic_array.cpp:48:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_8_16' with compact=bit mode in 8-bits (systolic_array.cpp:48:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_9_0' with compact=bit mode in 8-bits (systolic_array.cpp:48:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_9_1' with compact=bit mode in 8-bits (systolic_array.cpp:48:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_9_2' with compact=bit mode in 8-bits (systolic_array.cpp:48:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_9_3' with compact=bit mode in 8-bits (systolic_array.cpp:48:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_9_4' with compact=bit mode in 8-bits (systolic_array.cpp:48:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_9_5' with compact=bit mode in 8-bits (systolic_array.cpp:48:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_9_6' with compact=bit mode in 8-bits (systolic_array.cpp:48:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_9_7' with compact=bit mode in 8-bits (systolic_array.cpp:48:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_9_8' with compact=bit mode in 8-bits (systolic_array.cpp:48:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_9_9' with compact=bit mode in 8-bits (systolic_array.cpp:48:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_9_10' with compact=bit mode in 8-bits (systolic_array.cpp:48:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_9_11' with compact=bit mode in 8-bits (systolic_array.cpp:48:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_9_12' with compact=bit mode in 8-bits (systolic_array.cpp:48:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_9_13' with compact=bit mode in 8-bits (systolic_array.cpp:48:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_9_14' with compact=bit mode in 8-bits (systolic_array.cpp:48:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_9_15' with compact=bit mode in 8-bits (systolic_array.cpp:48:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_9_16' with compact=bit mode in 8-bits (systolic_array.cpp:48:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_10_0' with compact=bit mode in 8-bits (systolic_array.cpp:48:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_10_1' with compact=bit mode in 8-bits (systolic_array.cpp:48:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_10_2' with compact=bit mode in 8-bits (systolic_array.cpp:48:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_10_3' with compact=bit mode in 8-bits (systolic_array.cpp:48:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_10_4' with compact=bit mode in 8-bits (systolic_array.cpp:48:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_10_5' with compact=bit mode in 8-bits (systolic_array.cpp:48:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_10_6' with compact=bit mode in 8-bits (systolic_array.cpp:48:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_10_7' with compact=bit mode in 8-bits (systolic_array.cpp:48:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_10_8' with compact=bit mode in 8-bits (systolic_array.cpp:48:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_10_9' with compact=bit mode in 8-bits (systolic_array.cpp:48:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_10_10' with compact=bit mode in 8-bits (systolic_array.cpp:48:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_10_11' with compact=bit mode in 8-bits (systolic_array.cpp:48:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_10_12' with compact=bit mode in 8-bits (systolic_array.cpp:48:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_10_13' with compact=bit mode in 8-bits (systolic_array.cpp:48:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_10_14' with compact=bit mode in 8-bits (systolic_array.cpp:48:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_10_15' with compact=bit mode in 8-bits (systolic_array.cpp:48:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_10_16' with compact=bit mode in 8-bits (systolic_array.cpp:48:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_11_0' with compact=bit mode in 8-bits (systolic_array.cpp:48:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_11_1' with compact=bit mode in 8-bits (systolic_array.cpp:48:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_11_2' with compact=bit mode in 8-bits (systolic_array.cpp:48:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_11_3' with compact=bit mode in 8-bits (systolic_array.cpp:48:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_11_4' with compact=bit mode in 8-bits (systolic_array.cpp:48:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_11_5' with compact=bit mode in 8-bits (systolic_array.cpp:48:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_11_6' with compact=bit mode in 8-bits (systolic_array.cpp:48:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_11_7' with compact=bit mode in 8-bits (systolic_array.cpp:48:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_11_8' with compact=bit mode in 8-bits (systolic_array.cpp:48:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_11_9' with compact=bit mode in 8-bits (systolic_array.cpp:48:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_11_10' with compact=bit mode in 8-bits (systolic_array.cpp:48:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_11_11' with compact=bit mode in 8-bits (systolic_array.cpp:48:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_11_12' with compact=bit mode in 8-bits (systolic_array.cpp:48:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_11_13' with compact=bit mode in 8-bits (systolic_array.cpp:48:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_11_14' with compact=bit mode in 8-bits (systolic_array.cpp:48:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_11_15' with compact=bit mode in 8-bits (systolic_array.cpp:48:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_11_16' with compact=bit mode in 8-bits (systolic_array.cpp:48:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_12_0' with compact=bit mode in 8-bits (systolic_array.cpp:48:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_12_1' with compact=bit mode in 8-bits (systolic_array.cpp:48:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_12_2' with compact=bit mode in 8-bits (systolic_array.cpp:48:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_12_3' with compact=bit mode in 8-bits (systolic_array.cpp:48:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_12_4' with compact=bit mode in 8-bits (systolic_array.cpp:48:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_12_5' with compact=bit mode in 8-bits (systolic_array.cpp:48:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_12_6' with compact=bit mode in 8-bits (systolic_array.cpp:48:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_12_7' with compact=bit mode in 8-bits (systolic_array.cpp:48:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_12_8' with compact=bit mode in 8-bits (systolic_array.cpp:48:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_12_9' with compact=bit mode in 8-bits (systolic_array.cpp:48:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_12_10' with compact=bit mode in 8-bits (systolic_array.cpp:48:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_12_11' with compact=bit mode in 8-bits (systolic_array.cpp:48:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_12_12' with compact=bit mode in 8-bits (systolic_array.cpp:48:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_12_13' with compact=bit mode in 8-bits (systolic_array.cpp:48:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_12_14' with compact=bit mode in 8-bits (systolic_array.cpp:48:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_12_15' with compact=bit mode in 8-bits (systolic_array.cpp:48:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_12_16' with compact=bit mode in 8-bits (systolic_array.cpp:48:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_13_0' with compact=bit mode in 8-bits (systolic_array.cpp:48:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_13_1' with compact=bit mode in 8-bits (systolic_array.cpp:48:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_13_2' with compact=bit mode in 8-bits (systolic_array.cpp:48:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_13_3' with compact=bit mode in 8-bits (systolic_array.cpp:48:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_13_4' with compact=bit mode in 8-bits (systolic_array.cpp:48:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_13_5' with compact=bit mode in 8-bits (systolic_array.cpp:48:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_13_6' with compact=bit mode in 8-bits (systolic_array.cpp:48:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_13_7' with compact=bit mode in 8-bits (systolic_array.cpp:48:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_13_8' with compact=bit mode in 8-bits (systolic_array.cpp:48:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_13_9' with compact=bit mode in 8-bits (systolic_array.cpp:48:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_13_10' with compact=bit mode in 8-bits (systolic_array.cpp:48:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_13_11' with compact=bit mode in 8-bits (systolic_array.cpp:48:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_13_12' with compact=bit mode in 8-bits (systolic_array.cpp:48:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_13_13' with compact=bit mode in 8-bits (systolic_array.cpp:48:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_13_14' with compact=bit mode in 8-bits (systolic_array.cpp:48:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_13_15' with compact=bit mode in 8-bits (systolic_array.cpp:48:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_13_16' with compact=bit mode in 8-bits (systolic_array.cpp:48:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_14_0' with compact=bit mode in 8-bits (systolic_array.cpp:48:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_14_1' with compact=bit mode in 8-bits (systolic_array.cpp:48:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_14_2' with compact=bit mode in 8-bits (systolic_array.cpp:48:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_14_3' with compact=bit mode in 8-bits (systolic_array.cpp:48:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_14_4' with compact=bit mode in 8-bits (systolic_array.cpp:48:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_14_5' with compact=bit mode in 8-bits (systolic_array.cpp:48:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_14_6' with compact=bit mode in 8-bits (systolic_array.cpp:48:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_14_7' with compact=bit mode in 8-bits (systolic_array.cpp:48:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_14_8' with compact=bit mode in 8-bits (systolic_array.cpp:48:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_14_9' with compact=bit mode in 8-bits (systolic_array.cpp:48:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_14_10' with compact=bit mode in 8-bits (systolic_array.cpp:48:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_14_11' with compact=bit mode in 8-bits (systolic_array.cpp:48:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_14_12' with compact=bit mode in 8-bits (systolic_array.cpp:48:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_14_13' with compact=bit mode in 8-bits (systolic_array.cpp:48:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_14_14' with compact=bit mode in 8-bits (systolic_array.cpp:48:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_14_15' with compact=bit mode in 8-bits (systolic_array.cpp:48:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_14_16' with compact=bit mode in 8-bits (systolic_array.cpp:48:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_15_0' with compact=bit mode in 8-bits (systolic_array.cpp:48:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_15_1' with compact=bit mode in 8-bits (systolic_array.cpp:48:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_15_2' with compact=bit mode in 8-bits (systolic_array.cpp:48:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_15_3' with compact=bit mode in 8-bits (systolic_array.cpp:48:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_15_4' with compact=bit mode in 8-bits (systolic_array.cpp:48:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_15_5' with compact=bit mode in 8-bits (systolic_array.cpp:48:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_15_6' with compact=bit mode in 8-bits (systolic_array.cpp:48:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_15_7' with compact=bit mode in 8-bits (systolic_array.cpp:48:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_15_8' with compact=bit mode in 8-bits (systolic_array.cpp:48:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_15_9' with compact=bit mode in 8-bits (systolic_array.cpp:48:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_15_10' with compact=bit mode in 8-bits (systolic_array.cpp:48:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_15_11' with compact=bit mode in 8-bits (systolic_array.cpp:48:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_15_12' with compact=bit mode in 8-bits (systolic_array.cpp:48:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_15_13' with compact=bit mode in 8-bits (systolic_array.cpp:48:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_15_14' with compact=bit mode in 8-bits (systolic_array.cpp:48:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_15_15' with compact=bit mode in 8-bits (systolic_array.cpp:48:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_15_16' with compact=bit mode in 8-bits (systolic_array.cpp:48:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_0_0' with compact=bit mode in 8-bits (systolic_array.cpp:49:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_0_1' with compact=bit mode in 8-bits (systolic_array.cpp:49:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_0_2' with compact=bit mode in 8-bits (systolic_array.cpp:49:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_0_3' with compact=bit mode in 8-bits (systolic_array.cpp:49:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_0_4' with compact=bit mode in 8-bits (systolic_array.cpp:49:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_0_5' with compact=bit mode in 8-bits (systolic_array.cpp:49:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_0_6' with compact=bit mode in 8-bits (systolic_array.cpp:49:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_0_7' with compact=bit mode in 8-bits (systolic_array.cpp:49:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_0_8' with compact=bit mode in 8-bits (systolic_array.cpp:49:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_0_9' with compact=bit mode in 8-bits (systolic_array.cpp:49:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_0_10' with compact=bit mode in 8-bits (systolic_array.cpp:49:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_0_11' with compact=bit mode in 8-bits (systolic_array.cpp:49:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_0_12' with compact=bit mode in 8-bits (systolic_array.cpp:49:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_0_13' with compact=bit mode in 8-bits (systolic_array.cpp:49:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_0_14' with compact=bit mode in 8-bits (systolic_array.cpp:49:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_0_15' with compact=bit mode in 8-bits (systolic_array.cpp:49:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_0_16' with compact=bit mode in 8-bits (systolic_array.cpp:49:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_1_0' with compact=bit mode in 8-bits (systolic_array.cpp:49:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_1_1' with compact=bit mode in 8-bits (systolic_array.cpp:49:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_1_2' with compact=bit mode in 8-bits (systolic_array.cpp:49:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_1_3' with compact=bit mode in 8-bits (systolic_array.cpp:49:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_1_4' with compact=bit mode in 8-bits (systolic_array.cpp:49:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_1_5' with compact=bit mode in 8-bits (systolic_array.cpp:49:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_1_6' with compact=bit mode in 8-bits (systolic_array.cpp:49:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_1_7' with compact=bit mode in 8-bits (systolic_array.cpp:49:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_1_8' with compact=bit mode in 8-bits (systolic_array.cpp:49:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_1_9' with compact=bit mode in 8-bits (systolic_array.cpp:49:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_1_10' with compact=bit mode in 8-bits (systolic_array.cpp:49:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_1_11' with compact=bit mode in 8-bits (systolic_array.cpp:49:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_1_12' with compact=bit mode in 8-bits (systolic_array.cpp:49:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_1_13' with compact=bit mode in 8-bits (systolic_array.cpp:49:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_1_14' with compact=bit mode in 8-bits (systolic_array.cpp:49:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_1_15' with compact=bit mode in 8-bits (systolic_array.cpp:49:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_1_16' with compact=bit mode in 8-bits (systolic_array.cpp:49:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_2_0' with compact=bit mode in 8-bits (systolic_array.cpp:49:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_2_1' with compact=bit mode in 8-bits (systolic_array.cpp:49:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_2_2' with compact=bit mode in 8-bits (systolic_array.cpp:49:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_2_3' with compact=bit mode in 8-bits (systolic_array.cpp:49:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_2_4' with compact=bit mode in 8-bits (systolic_array.cpp:49:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_2_5' with compact=bit mode in 8-bits (systolic_array.cpp:49:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_2_6' with compact=bit mode in 8-bits (systolic_array.cpp:49:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_2_7' with compact=bit mode in 8-bits (systolic_array.cpp:49:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_2_8' with compact=bit mode in 8-bits (systolic_array.cpp:49:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_2_9' with compact=bit mode in 8-bits (systolic_array.cpp:49:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_2_10' with compact=bit mode in 8-bits (systolic_array.cpp:49:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_2_11' with compact=bit mode in 8-bits (systolic_array.cpp:49:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_2_12' with compact=bit mode in 8-bits (systolic_array.cpp:49:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_2_13' with compact=bit mode in 8-bits (systolic_array.cpp:49:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_2_14' with compact=bit mode in 8-bits (systolic_array.cpp:49:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_2_15' with compact=bit mode in 8-bits (systolic_array.cpp:49:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_2_16' with compact=bit mode in 8-bits (systolic_array.cpp:49:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_3_0' with compact=bit mode in 8-bits (systolic_array.cpp:49:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_3_1' with compact=bit mode in 8-bits (systolic_array.cpp:49:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_3_2' with compact=bit mode in 8-bits (systolic_array.cpp:49:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_3_3' with compact=bit mode in 8-bits (systolic_array.cpp:49:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_3_4' with compact=bit mode in 8-bits (systolic_array.cpp:49:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_3_5' with compact=bit mode in 8-bits (systolic_array.cpp:49:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_3_6' with compact=bit mode in 8-bits (systolic_array.cpp:49:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_3_7' with compact=bit mode in 8-bits (systolic_array.cpp:49:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_3_8' with compact=bit mode in 8-bits (systolic_array.cpp:49:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_3_9' with compact=bit mode in 8-bits (systolic_array.cpp:49:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_3_10' with compact=bit mode in 8-bits (systolic_array.cpp:49:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_3_11' with compact=bit mode in 8-bits (systolic_array.cpp:49:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_3_12' with compact=bit mode in 8-bits (systolic_array.cpp:49:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_3_13' with compact=bit mode in 8-bits (systolic_array.cpp:49:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_3_14' with compact=bit mode in 8-bits (systolic_array.cpp:49:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_3_15' with compact=bit mode in 8-bits (systolic_array.cpp:49:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_3_16' with compact=bit mode in 8-bits (systolic_array.cpp:49:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_4_0' with compact=bit mode in 8-bits (systolic_array.cpp:49:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_4_1' with compact=bit mode in 8-bits (systolic_array.cpp:49:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_4_2' with compact=bit mode in 8-bits (systolic_array.cpp:49:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_4_3' with compact=bit mode in 8-bits (systolic_array.cpp:49:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_4_4' with compact=bit mode in 8-bits (systolic_array.cpp:49:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_4_5' with compact=bit mode in 8-bits (systolic_array.cpp:49:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_4_6' with compact=bit mode in 8-bits (systolic_array.cpp:49:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_4_7' with compact=bit mode in 8-bits (systolic_array.cpp:49:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_4_8' with compact=bit mode in 8-bits (systolic_array.cpp:49:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_4_9' with compact=bit mode in 8-bits (systolic_array.cpp:49:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_4_10' with compact=bit mode in 8-bits (systolic_array.cpp:49:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_4_11' with compact=bit mode in 8-bits (systolic_array.cpp:49:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_4_12' with compact=bit mode in 8-bits (systolic_array.cpp:49:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_4_13' with compact=bit mode in 8-bits (systolic_array.cpp:49:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_4_14' with compact=bit mode in 8-bits (systolic_array.cpp:49:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_4_15' with compact=bit mode in 8-bits (systolic_array.cpp:49:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_4_16' with compact=bit mode in 8-bits (systolic_array.cpp:49:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_5_0' with compact=bit mode in 8-bits (systolic_array.cpp:49:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_5_1' with compact=bit mode in 8-bits (systolic_array.cpp:49:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_5_2' with compact=bit mode in 8-bits (systolic_array.cpp:49:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_5_3' with compact=bit mode in 8-bits (systolic_array.cpp:49:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_5_4' with compact=bit mode in 8-bits (systolic_array.cpp:49:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_5_5' with compact=bit mode in 8-bits (systolic_array.cpp:49:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_5_6' with compact=bit mode in 8-bits (systolic_array.cpp:49:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_5_7' with compact=bit mode in 8-bits (systolic_array.cpp:49:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_5_8' with compact=bit mode in 8-bits (systolic_array.cpp:49:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_5_9' with compact=bit mode in 8-bits (systolic_array.cpp:49:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_5_10' with compact=bit mode in 8-bits (systolic_array.cpp:49:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_5_11' with compact=bit mode in 8-bits (systolic_array.cpp:49:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_5_12' with compact=bit mode in 8-bits (systolic_array.cpp:49:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_5_13' with compact=bit mode in 8-bits (systolic_array.cpp:49:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_5_14' with compact=bit mode in 8-bits (systolic_array.cpp:49:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_5_15' with compact=bit mode in 8-bits (systolic_array.cpp:49:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_5_16' with compact=bit mode in 8-bits (systolic_array.cpp:49:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_6_0' with compact=bit mode in 8-bits (systolic_array.cpp:49:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_6_1' with compact=bit mode in 8-bits (systolic_array.cpp:49:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_6_2' with compact=bit mode in 8-bits (systolic_array.cpp:49:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_6_3' with compact=bit mode in 8-bits (systolic_array.cpp:49:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_6_4' with compact=bit mode in 8-bits (systolic_array.cpp:49:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_6_5' with compact=bit mode in 8-bits (systolic_array.cpp:49:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_6_6' with compact=bit mode in 8-bits (systolic_array.cpp:49:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_6_7' with compact=bit mode in 8-bits (systolic_array.cpp:49:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_6_8' with compact=bit mode in 8-bits (systolic_array.cpp:49:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_6_9' with compact=bit mode in 8-bits (systolic_array.cpp:49:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_6_10' with compact=bit mode in 8-bits (systolic_array.cpp:49:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_6_11' with compact=bit mode in 8-bits (systolic_array.cpp:49:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_6_12' with compact=bit mode in 8-bits (systolic_array.cpp:49:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_6_13' with compact=bit mode in 8-bits (systolic_array.cpp:49:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_6_14' with compact=bit mode in 8-bits (systolic_array.cpp:49:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_6_15' with compact=bit mode in 8-bits (systolic_array.cpp:49:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_6_16' with compact=bit mode in 8-bits (systolic_array.cpp:49:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_7_0' with compact=bit mode in 8-bits (systolic_array.cpp:49:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_7_1' with compact=bit mode in 8-bits (systolic_array.cpp:49:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_7_2' with compact=bit mode in 8-bits (systolic_array.cpp:49:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_7_3' with compact=bit mode in 8-bits (systolic_array.cpp:49:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_7_4' with compact=bit mode in 8-bits (systolic_array.cpp:49:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_7_5' with compact=bit mode in 8-bits (systolic_array.cpp:49:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_7_6' with compact=bit mode in 8-bits (systolic_array.cpp:49:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_7_7' with compact=bit mode in 8-bits (systolic_array.cpp:49:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_7_8' with compact=bit mode in 8-bits (systolic_array.cpp:49:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_7_9' with compact=bit mode in 8-bits (systolic_array.cpp:49:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_7_10' with compact=bit mode in 8-bits (systolic_array.cpp:49:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_7_11' with compact=bit mode in 8-bits (systolic_array.cpp:49:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_7_12' with compact=bit mode in 8-bits (systolic_array.cpp:49:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_7_13' with compact=bit mode in 8-bits (systolic_array.cpp:49:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_7_14' with compact=bit mode in 8-bits (systolic_array.cpp:49:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_7_15' with compact=bit mode in 8-bits (systolic_array.cpp:49:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_7_16' with compact=bit mode in 8-bits (systolic_array.cpp:49:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_8_0' with compact=bit mode in 8-bits (systolic_array.cpp:49:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_8_1' with compact=bit mode in 8-bits (systolic_array.cpp:49:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_8_2' with compact=bit mode in 8-bits (systolic_array.cpp:49:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_8_3' with compact=bit mode in 8-bits (systolic_array.cpp:49:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_8_4' with compact=bit mode in 8-bits (systolic_array.cpp:49:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_8_5' with compact=bit mode in 8-bits (systolic_array.cpp:49:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_8_6' with compact=bit mode in 8-bits (systolic_array.cpp:49:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_8_7' with compact=bit mode in 8-bits (systolic_array.cpp:49:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_8_8' with compact=bit mode in 8-bits (systolic_array.cpp:49:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_8_9' with compact=bit mode in 8-bits (systolic_array.cpp:49:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_8_10' with compact=bit mode in 8-bits (systolic_array.cpp:49:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_8_11' with compact=bit mode in 8-bits (systolic_array.cpp:49:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_8_12' with compact=bit mode in 8-bits (systolic_array.cpp:49:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_8_13' with compact=bit mode in 8-bits (systolic_array.cpp:49:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_8_14' with compact=bit mode in 8-bits (systolic_array.cpp:49:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_8_15' with compact=bit mode in 8-bits (systolic_array.cpp:49:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_8_16' with compact=bit mode in 8-bits (systolic_array.cpp:49:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_9_0' with compact=bit mode in 8-bits (systolic_array.cpp:49:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_9_1' with compact=bit mode in 8-bits (systolic_array.cpp:49:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_9_2' with compact=bit mode in 8-bits (systolic_array.cpp:49:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_9_3' with compact=bit mode in 8-bits (systolic_array.cpp:49:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_9_4' with compact=bit mode in 8-bits (systolic_array.cpp:49:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_9_5' with compact=bit mode in 8-bits (systolic_array.cpp:49:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_9_6' with compact=bit mode in 8-bits (systolic_array.cpp:49:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_9_7' with compact=bit mode in 8-bits (systolic_array.cpp:49:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_9_8' with compact=bit mode in 8-bits (systolic_array.cpp:49:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_9_9' with compact=bit mode in 8-bits (systolic_array.cpp:49:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_9_10' with compact=bit mode in 8-bits (systolic_array.cpp:49:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_9_11' with compact=bit mode in 8-bits (systolic_array.cpp:49:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_9_12' with compact=bit mode in 8-bits (systolic_array.cpp:49:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_9_13' with compact=bit mode in 8-bits (systolic_array.cpp:49:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_9_14' with compact=bit mode in 8-bits (systolic_array.cpp:49:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_9_15' with compact=bit mode in 8-bits (systolic_array.cpp:49:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_9_16' with compact=bit mode in 8-bits (systolic_array.cpp:49:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_10_0' with compact=bit mode in 8-bits (systolic_array.cpp:49:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_10_1' with compact=bit mode in 8-bits (systolic_array.cpp:49:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_10_2' with compact=bit mode in 8-bits (systolic_array.cpp:49:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_10_3' with compact=bit mode in 8-bits (systolic_array.cpp:49:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_10_4' with compact=bit mode in 8-bits (systolic_array.cpp:49:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_10_5' with compact=bit mode in 8-bits (systolic_array.cpp:49:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_10_6' with compact=bit mode in 8-bits (systolic_array.cpp:49:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_10_7' with compact=bit mode in 8-bits (systolic_array.cpp:49:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_10_8' with compact=bit mode in 8-bits (systolic_array.cpp:49:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_10_9' with compact=bit mode in 8-bits (systolic_array.cpp:49:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_10_10' with compact=bit mode in 8-bits (systolic_array.cpp:49:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_10_11' with compact=bit mode in 8-bits (systolic_array.cpp:49:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_10_12' with compact=bit mode in 8-bits (systolic_array.cpp:49:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_10_13' with compact=bit mode in 8-bits (systolic_array.cpp:49:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_10_14' with compact=bit mode in 8-bits (systolic_array.cpp:49:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_10_15' with compact=bit mode in 8-bits (systolic_array.cpp:49:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_10_16' with compact=bit mode in 8-bits (systolic_array.cpp:49:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_11_0' with compact=bit mode in 8-bits (systolic_array.cpp:49:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_11_1' with compact=bit mode in 8-bits (systolic_array.cpp:49:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_11_2' with compact=bit mode in 8-bits (systolic_array.cpp:49:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_11_3' with compact=bit mode in 8-bits (systolic_array.cpp:49:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_11_4' with compact=bit mode in 8-bits (systolic_array.cpp:49:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_11_5' with compact=bit mode in 8-bits (systolic_array.cpp:49:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_11_6' with compact=bit mode in 8-bits (systolic_array.cpp:49:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_11_7' with compact=bit mode in 8-bits (systolic_array.cpp:49:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_11_8' with compact=bit mode in 8-bits (systolic_array.cpp:49:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_11_9' with compact=bit mode in 8-bits (systolic_array.cpp:49:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_11_10' with compact=bit mode in 8-bits (systolic_array.cpp:49:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_11_11' with compact=bit mode in 8-bits (systolic_array.cpp:49:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_11_12' with compact=bit mode in 8-bits (systolic_array.cpp:49:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_11_13' with compact=bit mode in 8-bits (systolic_array.cpp:49:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_11_14' with compact=bit mode in 8-bits (systolic_array.cpp:49:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_11_15' with compact=bit mode in 8-bits (systolic_array.cpp:49:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_11_16' with compact=bit mode in 8-bits (systolic_array.cpp:49:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_12_0' with compact=bit mode in 8-bits (systolic_array.cpp:49:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_12_1' with compact=bit mode in 8-bits (systolic_array.cpp:49:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_12_2' with compact=bit mode in 8-bits (systolic_array.cpp:49:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_12_3' with compact=bit mode in 8-bits (systolic_array.cpp:49:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_12_4' with compact=bit mode in 8-bits (systolic_array.cpp:49:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_12_5' with compact=bit mode in 8-bits (systolic_array.cpp:49:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_12_6' with compact=bit mode in 8-bits (systolic_array.cpp:49:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_12_7' with compact=bit mode in 8-bits (systolic_array.cpp:49:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_12_8' with compact=bit mode in 8-bits (systolic_array.cpp:49:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_12_9' with compact=bit mode in 8-bits (systolic_array.cpp:49:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_12_10' with compact=bit mode in 8-bits (systolic_array.cpp:49:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_12_11' with compact=bit mode in 8-bits (systolic_array.cpp:49:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_12_12' with compact=bit mode in 8-bits (systolic_array.cpp:49:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_12_13' with compact=bit mode in 8-bits (systolic_array.cpp:49:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_12_14' with compact=bit mode in 8-bits (systolic_array.cpp:49:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_12_15' with compact=bit mode in 8-bits (systolic_array.cpp:49:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_12_16' with compact=bit mode in 8-bits (systolic_array.cpp:49:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_13_0' with compact=bit mode in 8-bits (systolic_array.cpp:49:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_13_1' with compact=bit mode in 8-bits (systolic_array.cpp:49:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_13_2' with compact=bit mode in 8-bits (systolic_array.cpp:49:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_13_3' with compact=bit mode in 8-bits (systolic_array.cpp:49:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_13_4' with compact=bit mode in 8-bits (systolic_array.cpp:49:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_13_5' with compact=bit mode in 8-bits (systolic_array.cpp:49:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_13_6' with compact=bit mode in 8-bits (systolic_array.cpp:49:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_13_7' with compact=bit mode in 8-bits (systolic_array.cpp:49:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_13_8' with compact=bit mode in 8-bits (systolic_array.cpp:49:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_13_9' with compact=bit mode in 8-bits (systolic_array.cpp:49:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_13_10' with compact=bit mode in 8-bits (systolic_array.cpp:49:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_13_11' with compact=bit mode in 8-bits (systolic_array.cpp:49:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_13_12' with compact=bit mode in 8-bits (systolic_array.cpp:49:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_13_13' with compact=bit mode in 8-bits (systolic_array.cpp:49:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_13_14' with compact=bit mode in 8-bits (systolic_array.cpp:49:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_13_15' with compact=bit mode in 8-bits (systolic_array.cpp:49:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_13_16' with compact=bit mode in 8-bits (systolic_array.cpp:49:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_14_0' with compact=bit mode in 8-bits (systolic_array.cpp:49:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_14_1' with compact=bit mode in 8-bits (systolic_array.cpp:49:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_14_2' with compact=bit mode in 8-bits (systolic_array.cpp:49:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_14_3' with compact=bit mode in 8-bits (systolic_array.cpp:49:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_14_4' with compact=bit mode in 8-bits (systolic_array.cpp:49:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_14_5' with compact=bit mode in 8-bits (systolic_array.cpp:49:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_14_6' with compact=bit mode in 8-bits (systolic_array.cpp:49:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_14_7' with compact=bit mode in 8-bits (systolic_array.cpp:49:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_14_8' with compact=bit mode in 8-bits (systolic_array.cpp:49:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_14_9' with compact=bit mode in 8-bits (systolic_array.cpp:49:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_14_10' with compact=bit mode in 8-bits (systolic_array.cpp:49:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_14_11' with compact=bit mode in 8-bits (systolic_array.cpp:49:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_14_12' with compact=bit mode in 8-bits (systolic_array.cpp:49:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_14_13' with compact=bit mode in 8-bits (systolic_array.cpp:49:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_14_14' with compact=bit mode in 8-bits (systolic_array.cpp:49:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_14_15' with compact=bit mode in 8-bits (systolic_array.cpp:49:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_14_16' with compact=bit mode in 8-bits (systolic_array.cpp:49:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_15_0' with compact=bit mode in 8-bits (systolic_array.cpp:49:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_15_1' with compact=bit mode in 8-bits (systolic_array.cpp:49:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_15_2' with compact=bit mode in 8-bits (systolic_array.cpp:49:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_15_3' with compact=bit mode in 8-bits (systolic_array.cpp:49:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_15_4' with compact=bit mode in 8-bits (systolic_array.cpp:49:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_15_5' with compact=bit mode in 8-bits (systolic_array.cpp:49:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_15_6' with compact=bit mode in 8-bits (systolic_array.cpp:49:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_15_7' with compact=bit mode in 8-bits (systolic_array.cpp:49:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_15_8' with compact=bit mode in 8-bits (systolic_array.cpp:49:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_15_9' with compact=bit mode in 8-bits (systolic_array.cpp:49:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_15_10' with compact=bit mode in 8-bits (systolic_array.cpp:49:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_15_11' with compact=bit mode in 8-bits (systolic_array.cpp:49:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_15_12' with compact=bit mode in 8-bits (systolic_array.cpp:49:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_15_13' with compact=bit mode in 8-bits (systolic_array.cpp:49:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_15_14' with compact=bit mode in 8-bits (systolic_array.cpp:49:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_15_15' with compact=bit mode in 8-bits (systolic_array.cpp:49:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_15_16' with compact=bit mode in 8-bits (systolic_array.cpp:49:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_A_loader' with compact=bit mode in 128-bits (gemm_systolic_array.cpp:12:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_B_loader' with compact=bit mode in 128-bits (gemm_systolic_array.cpp:13:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_C_drainer' with compact=bit mode in 768-bits (gemm_systolic_array.cpp:17:29)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_in_buf_0' with compact=bit mode in 8-bits (systolic_array.cpp:185:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_in_buf_1' with compact=bit mode in 8-bits (systolic_array.cpp:185:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_in_buf_2' with compact=bit mode in 8-bits (systolic_array.cpp:185:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_in_buf_3' with compact=bit mode in 8-bits (systolic_array.cpp:185:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_in_buf_4' with compact=bit mode in 8-bits (systolic_array.cpp:185:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_in_buf_5' with compact=bit mode in 8-bits (systolic_array.cpp:185:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_in_buf_6' with compact=bit mode in 8-bits (systolic_array.cpp:185:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_in_buf_7' with compact=bit mode in 8-bits (systolic_array.cpp:185:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_in_buf_8' with compact=bit mode in 8-bits (systolic_array.cpp:185:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_in_buf_9' with compact=bit mode in 8-bits (systolic_array.cpp:185:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_in_buf_10' with compact=bit mode in 8-bits (systolic_array.cpp:185:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_in_buf_11' with compact=bit mode in 8-bits (systolic_array.cpp:185:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_in_buf_12' with compact=bit mode in 8-bits (systolic_array.cpp:185:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_in_buf_13' with compact=bit mode in 8-bits (systolic_array.cpp:185:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_in_buf_14' with compact=bit mode in 8-bits (systolic_array.cpp:185:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_in_buf_15' with compact=bit mode in 8-bits (systolic_array.cpp:185:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_in_buf_0' with compact=bit mode in 8-bits (systolic_array.cpp:186:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_in_buf_1' with compact=bit mode in 8-bits (systolic_array.cpp:186:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_in_buf_2' with compact=bit mode in 8-bits (systolic_array.cpp:186:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_in_buf_3' with compact=bit mode in 8-bits (systolic_array.cpp:186:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_in_buf_4' with compact=bit mode in 8-bits (systolic_array.cpp:186:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_in_buf_5' with compact=bit mode in 8-bits (systolic_array.cpp:186:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_in_buf_6' with compact=bit mode in 8-bits (systolic_array.cpp:186:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_in_buf_7' with compact=bit mode in 8-bits (systolic_array.cpp:186:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_in_buf_8' with compact=bit mode in 8-bits (systolic_array.cpp:186:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_in_buf_9' with compact=bit mode in 8-bits (systolic_array.cpp:186:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_in_buf_10' with compact=bit mode in 8-bits (systolic_array.cpp:186:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_in_buf_11' with compact=bit mode in 8-bits (systolic_array.cpp:186:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_in_buf_12' with compact=bit mode in 8-bits (systolic_array.cpp:186:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_in_buf_13' with compact=bit mode in 8-bits (systolic_array.cpp:186:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_in_buf_14' with compact=bit mode in 8-bits (systolic_array.cpp:186:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_in_buf_15' with compact=bit mode in 8-bits (systolic_array.cpp:186:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_0_0' with compact=bit mode in 8-bits (systolic_array.cpp:190:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_0_1' with compact=bit mode in 8-bits (systolic_array.cpp:190:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_0_2' with compact=bit mode in 8-bits (systolic_array.cpp:190:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_0_3' with compact=bit mode in 8-bits (systolic_array.cpp:190:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_0_4' with compact=bit mode in 8-bits (systolic_array.cpp:190:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_0_5' with compact=bit mode in 8-bits (systolic_array.cpp:190:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_0_6' with compact=bit mode in 8-bits (systolic_array.cpp:190:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_0_7' with compact=bit mode in 8-bits (systolic_array.cpp:190:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_0_8' with compact=bit mode in 8-bits (systolic_array.cpp:190:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_0_9' with compact=bit mode in 8-bits (systolic_array.cpp:190:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_0_10' with compact=bit mode in 8-bits (systolic_array.cpp:190:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_0_11' with compact=bit mode in 8-bits (systolic_array.cpp:190:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_0_12' with compact=bit mode in 8-bits (systolic_array.cpp:190:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_0_13' with compact=bit mode in 8-bits (systolic_array.cpp:190:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_0_14' with compact=bit mode in 8-bits (systolic_array.cpp:190:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_0_15' with compact=bit mode in 8-bits (systolic_array.cpp:190:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_0_16' with compact=bit mode in 8-bits (systolic_array.cpp:190:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_1_0' with compact=bit mode in 8-bits (systolic_array.cpp:190:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_1_1' with compact=bit mode in 8-bits (systolic_array.cpp:190:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_1_2' with compact=bit mode in 8-bits (systolic_array.cpp:190:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_1_3' with compact=bit mode in 8-bits (systolic_array.cpp:190:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_1_4' with compact=bit mode in 8-bits (systolic_array.cpp:190:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_1_5' with compact=bit mode in 8-bits (systolic_array.cpp:190:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_1_6' with compact=bit mode in 8-bits (systolic_array.cpp:190:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_1_7' with compact=bit mode in 8-bits (systolic_array.cpp:190:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_1_8' with compact=bit mode in 8-bits (systolic_array.cpp:190:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_1_9' with compact=bit mode in 8-bits (systolic_array.cpp:190:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_1_10' with compact=bit mode in 8-bits (systolic_array.cpp:190:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_1_11' with compact=bit mode in 8-bits (systolic_array.cpp:190:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_1_12' with compact=bit mode in 8-bits (systolic_array.cpp:190:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_1_13' with compact=bit mode in 8-bits (systolic_array.cpp:190:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_1_14' with compact=bit mode in 8-bits (systolic_array.cpp:190:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_1_15' with compact=bit mode in 8-bits (systolic_array.cpp:190:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_1_16' with compact=bit mode in 8-bits (systolic_array.cpp:190:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_2_0' with compact=bit mode in 8-bits (systolic_array.cpp:190:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_2_1' with compact=bit mode in 8-bits (systolic_array.cpp:190:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_2_2' with compact=bit mode in 8-bits (systolic_array.cpp:190:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_2_3' with compact=bit mode in 8-bits (systolic_array.cpp:190:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_2_4' with compact=bit mode in 8-bits (systolic_array.cpp:190:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_2_5' with compact=bit mode in 8-bits (systolic_array.cpp:190:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_2_6' with compact=bit mode in 8-bits (systolic_array.cpp:190:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_2_7' with compact=bit mode in 8-bits (systolic_array.cpp:190:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_2_8' with compact=bit mode in 8-bits (systolic_array.cpp:190:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_2_9' with compact=bit mode in 8-bits (systolic_array.cpp:190:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_2_10' with compact=bit mode in 8-bits (systolic_array.cpp:190:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_2_11' with compact=bit mode in 8-bits (systolic_array.cpp:190:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_2_12' with compact=bit mode in 8-bits (systolic_array.cpp:190:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_2_13' with compact=bit mode in 8-bits (systolic_array.cpp:190:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_2_14' with compact=bit mode in 8-bits (systolic_array.cpp:190:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_2_15' with compact=bit mode in 8-bits (systolic_array.cpp:190:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_2_16' with compact=bit mode in 8-bits (systolic_array.cpp:190:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_3_0' with compact=bit mode in 8-bits (systolic_array.cpp:190:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_3_1' with compact=bit mode in 8-bits (systolic_array.cpp:190:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_3_2' with compact=bit mode in 8-bits (systolic_array.cpp:190:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_3_3' with compact=bit mode in 8-bits (systolic_array.cpp:190:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_3_4' with compact=bit mode in 8-bits (systolic_array.cpp:190:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_3_5' with compact=bit mode in 8-bits (systolic_array.cpp:190:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_3_6' with compact=bit mode in 8-bits (systolic_array.cpp:190:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_3_7' with compact=bit mode in 8-bits (systolic_array.cpp:190:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_3_8' with compact=bit mode in 8-bits (systolic_array.cpp:190:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_3_9' with compact=bit mode in 8-bits (systolic_array.cpp:190:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_3_10' with compact=bit mode in 8-bits (systolic_array.cpp:190:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_3_11' with compact=bit mode in 8-bits (systolic_array.cpp:190:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_3_12' with compact=bit mode in 8-bits (systolic_array.cpp:190:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_3_13' with compact=bit mode in 8-bits (systolic_array.cpp:190:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_3_14' with compact=bit mode in 8-bits (systolic_array.cpp:190:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_3_15' with compact=bit mode in 8-bits (systolic_array.cpp:190:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_3_16' with compact=bit mode in 8-bits (systolic_array.cpp:190:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_4_0' with compact=bit mode in 8-bits (systolic_array.cpp:190:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_4_1' with compact=bit mode in 8-bits (systolic_array.cpp:190:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_4_2' with compact=bit mode in 8-bits (systolic_array.cpp:190:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_4_3' with compact=bit mode in 8-bits (systolic_array.cpp:190:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_4_4' with compact=bit mode in 8-bits (systolic_array.cpp:190:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_4_5' with compact=bit mode in 8-bits (systolic_array.cpp:190:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_4_6' with compact=bit mode in 8-bits (systolic_array.cpp:190:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_4_7' with compact=bit mode in 8-bits (systolic_array.cpp:190:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_4_8' with compact=bit mode in 8-bits (systolic_array.cpp:190:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_4_9' with compact=bit mode in 8-bits (systolic_array.cpp:190:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_4_10' with compact=bit mode in 8-bits (systolic_array.cpp:190:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_4_11' with compact=bit mode in 8-bits (systolic_array.cpp:190:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_4_12' with compact=bit mode in 8-bits (systolic_array.cpp:190:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_4_13' with compact=bit mode in 8-bits (systolic_array.cpp:190:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_4_14' with compact=bit mode in 8-bits (systolic_array.cpp:190:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_4_15' with compact=bit mode in 8-bits (systolic_array.cpp:190:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_4_16' with compact=bit mode in 8-bits (systolic_array.cpp:190:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_5_0' with compact=bit mode in 8-bits (systolic_array.cpp:190:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_5_1' with compact=bit mode in 8-bits (systolic_array.cpp:190:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_5_2' with compact=bit mode in 8-bits (systolic_array.cpp:190:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_5_3' with compact=bit mode in 8-bits (systolic_array.cpp:190:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_5_4' with compact=bit mode in 8-bits (systolic_array.cpp:190:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_5_5' with compact=bit mode in 8-bits (systolic_array.cpp:190:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_5_6' with compact=bit mode in 8-bits (systolic_array.cpp:190:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_5_7' with compact=bit mode in 8-bits (systolic_array.cpp:190:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_5_8' with compact=bit mode in 8-bits (systolic_array.cpp:190:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_5_9' with compact=bit mode in 8-bits (systolic_array.cpp:190:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_5_10' with compact=bit mode in 8-bits (systolic_array.cpp:190:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_5_11' with compact=bit mode in 8-bits (systolic_array.cpp:190:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_5_12' with compact=bit mode in 8-bits (systolic_array.cpp:190:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_5_13' with compact=bit mode in 8-bits (systolic_array.cpp:190:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_5_14' with compact=bit mode in 8-bits (systolic_array.cpp:190:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_5_15' with compact=bit mode in 8-bits (systolic_array.cpp:190:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_5_16' with compact=bit mode in 8-bits (systolic_array.cpp:190:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_6_0' with compact=bit mode in 8-bits (systolic_array.cpp:190:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_6_1' with compact=bit mode in 8-bits (systolic_array.cpp:190:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_6_2' with compact=bit mode in 8-bits (systolic_array.cpp:190:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_6_3' with compact=bit mode in 8-bits (systolic_array.cpp:190:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_6_4' with compact=bit mode in 8-bits (systolic_array.cpp:190:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_6_5' with compact=bit mode in 8-bits (systolic_array.cpp:190:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_6_6' with compact=bit moINFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_6_8' with compact=bit mode in 8-bits (systolic_array.cpp:190:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_6_9' with compact=bit mode in 8-bits (systolic_array.cpp:190:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_6_10' with compact=bit mode in 8-bits (systolic_array.cpp:190:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_6_11' with compact=bit mode in 8-bits (systolic_array.cpp:190:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_6_12' with compact=bit mode in 8-bits (systolic_array.cpp:190:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_6_13' with compact=bit mode in 8-bits (systolic_array.cpp:190:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_6_14' with compact=bit mode in 8-bits (systolic_array.cpp:190:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_6_15' with compact=bit mode in 8-bits (systolic_array.cpp:190:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_6_16' with compact=bit mode in 8-bits (systolic_array.cpp:190:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_7_0' with compact=bit mode in 8-bits (systolic_array.cpp:190:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_7_1' with compact=bit mode in 8-bits (systolic_array.cpp:190:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_7_2' with compact=bit mode in 8-bits (systolic_array.cpp:190:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_7_3' with compact=bit mode in 8-bits (systolic_array.cpp:190:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_7_4' with compact=bit mode in 8-bits (systolic_array.cpp:190:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_7_5' with compact=bit mode in 8-bits (systolic_array.cpp:190:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_7_6' with compact=bit mode in 8-bits (systolic_array.cpp:190:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_7_7' with compact=bit mode in 8-bits (systolic_array.cpp:190:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_7_8' with compact=bit mode in 8-bits (systolic_array.cpp:190:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_7_9' with compact=bit mode in 8-bits (systolic_array.cpp:190:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_7_10' with compact=bit mode in 8-bits (systolic_array.cpp:190:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_7_11' with compact=bit mode in 8-bits (systolic_array.cpp:190:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_7_12' with compact=bit mode in 8-bits (systolic_array.cpp:190:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_7_13' with compact=bit mode in 8-bits (systolic_array.cpp:190:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_7_14' with compact=bit mode in 8-bits (systolic_array.cpp:190:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_7_15' with compact=bit mode in 8-bits (systolic_array.cpp:190:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_7_16' with compact=bit mode in 8-bits (systolic_array.cpp:190:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_8_0' with compact=bit mode in 8-bits (systolic_array.cpp:190:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_8_1' with compact=bit mode in 8-bits (systolic_array.cpp:190:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_8_2' with compact=bit mode in 8-bits (systolic_array.cpp:190:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_8_3' with compact=bit mode in 8-bits (systolic_array.cpp:190:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_8_4' with compact=bit mode in 8-bits (systolic_array.cpp:190:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_8_5' with compact=bit mode in 8-bits (systolic_array.cpp:190:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_8_6' with compact=bit mode in 8-bits (systolic_array.cpp:190:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_8_7' with compact=bit mode in 8-bits (systolic_array.cpp:190:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_8_8' with compact=bit mode in 8-bits (systolic_array.cpp:190:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_8_9' with compact=bit mode in 8-bits (systolic_array.cpp:190:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_8_10' with compact=bit mode in 8-bits (systolic_array.cpp:190:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_8_11' with compact=bit mode in 8-bits (systolic_array.cpp:190:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_8_12' with compact=bit mode in 8-bits (systolic_array.cpp:190:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_8_13' with compact=bit mode in 8-bits (systolic_array.cpp:190:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_8_14' with compact=bit mode in 8-bits (systolic_array.cpp:190:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_8_15' with compact=bit mode in 8-bits (systolic_array.cpp:190:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_8_16' with compact=bit mode in 8-bits (systolic_array.cpp:190:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_9_0' with compact=bit mode in 8-bits (systolic_array.cpp:190:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_9_1' with compact=bit mode in 8-bits (systolic_array.cpp:190:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_9_2' with compact=bit mode in 8-bits (systolic_array.cpp:190:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_9_3' with compact=bit mode in 8-bits (systolic_array.cpp:190:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_9_4' with compact=bit mode in 8-bits (systolic_array.cpp:190:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_9_5' with compact=bit mode in 8-bits (systolic_array.cpp:190:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_9_6' with compact=bit mode in 8-bits (systolic_array.cpp:190:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_9_7' with compact=bit mode in 8-bits (systolic_array.cpp:190:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_9_8' with compact=bit mode in 8-bits (systolic_array.cpp:190:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_9_9' with compact=bit mode in 8-bits (systolic_array.cpp:190:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_9_10' with compact=bit mode in 8-bits (systolic_array.cpp:190:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_9_11' with compact=bit mode in 8-bits (systolic_array.cpp:190:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_9_12' with compact=bit mode in 8-bits (systolic_array.cpp:190:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_9_13' with compact=bit mode in 8-bits (systolic_array.cpp:190:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_9_14' with compact=bit mode in 8-bits (systolic_array.cpp:190:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_9_15' with compact=bit mode in 8-bits (systolic_array.cpp:190:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_9_16' with compact=bit mode in 8-bits (systolic_array.cpp:190:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_10_0' with compact=bit mode in 8-bits (systolic_array.cpp:190:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_10_1' with compact=bit mode in 8-bits (systolic_array.cpp:190:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_10_2' with compact=bit mode in 8-bits (systolic_array.cpp:190:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_10_3' with compact=bit mode in 8-bits (systolic_array.cpp:190:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_10_4' with compact=bit mode in 8-bits (systolic_array.cpp:190:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_10_5' with compact=bit mode in 8-bits (systolic_array.cpp:190:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_10_6' with compact=bit mode in 8-bits (systolic_array.cpp:190:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_10_7' with compact=bit mode in 8-bits (systolic_array.cpp:190:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_10_8' with compact=bit mode in 8-bits (systolic_array.cpp:190:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_10_9' with compact=bit mode in 8-bits (systolic_array.cpp:190:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_10_10' with compact=bit mode in 8-bits (systolic_array.cpp:190:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_10_11' with compact=bit mode in 8-bits (systolic_array.cpp:190:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_10_12' with compact=bit mode in 8-bits (systolic_array.cpp:190:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_10_13' with compact=bit mode in 8-bits (systolic_array.cpp:190:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_10_14' with compact=bit mode in 8-bits (systolic_array.cpp:190:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_10_15' with compact=bit mode in 8-bits (systolic_array.cpp:190:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_10_16' with compact=bit mode in 8-bits (systolic_array.cpp:190:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_11_0' with compact=bit mode in 8-bits (systolic_array.cpp:190:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_11_1' with compact=bit mode in 8-bits (systolic_array.cpp:190:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_11_2' with compact=bit mode in 8-bits (systolic_array.cpp:190:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_11_3' with compact=bit mode in 8-bits (systolic_array.cpp:190:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_11_4' with compact=bit mode in 8-bits (systolic_array.cpp:190:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_11_5' with compact=bit mode in 8-bits (systolic_array.cpp:190:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_11_6' with compact=bit mode in 8-bits (systolic_array.cpp:190:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_11_7' with compact=bit mode in 8-bits (systolic_array.cpp:190:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_11_8' with compact=bit mode in 8-bits (systolic_array.cpp:190:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_11_9' with compact=bit mode in 8-bits (systolic_array.cpp:190:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_11_10' with compact=bit mode in 8-bits (systolic_array.cpp:190:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_11_11' with compact=bit mode in 8-bits (systolic_array.cpp:190:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_11_12' with compact=bit mode in 8-bits (systolic_array.cpp:190:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_11_13' with compact=bit mode in 8-bits (systolic_array.cpp:190:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_11_14' with compact=bit mode in 8-bits (systolic_array.cpp:190:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_11_15' with compact=bit mode in 8-bits (systolic_array.cpp:190:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_11_16' with compact=bit mode in 8-bits (systolic_array.cpp:190:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_12_0' with compact=bit mode in 8-bits (systolic_array.cpp:190:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_12_1' with compact=bit mode in 8-bits (systolic_array.cpp:190:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_12_2' with compact=bit mode in 8-bits (systolic_array.cpp:190:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_12_3' with compact=bit mode in 8-bits (systolic_array.cpp:190:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_12_4' with compact=bit mode in 8-bits (systolic_array.cpp:190:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_12_5' with compact=bit mode in 8-bits (systolic_array.cpp:190:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_12_6' with compact=bit mode in 8-bits (systolic_array.cpp:190:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_12_7' with compact=bit mode in 8-bits (systolic_array.cpp:190:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_12_8' with compact=bit mode in 8-bits (systolic_array.cpp:190:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_12_9' with compact=bit mode in 8-bits (systolic_array.cpp:190:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_12_10' with compact=bit mode in 8-bits (systolic_array.cpp:190:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_12_11' with compact=bit mode in 8-bits (systolic_array.cpp:190:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_12_12' with compact=bit mode in 8-bits (systolic_array.cpp:190:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_12_13' with compact=bit mode in 8-bits (systolic_array.cpp:190:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_12_14' with compact=bit mode in 8-bits (systolic_array.cpp:190:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_12_15' with compact=bit mode in 8-bits (systolic_array.cpp:190:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_12_16' with compact=bit mode in 8-bits (systolic_array.cpp:190:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_13_0' with compact=bit mode in 8-bits (systolic_array.cpp:190:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_13_1' with compact=bit mode in 8-bits (systolic_array.cpp:190:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_13_2' with compact=bit mode in 8-bits (systolic_array.cpp:190:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_13_3' with compact=bit mode in 8-bits (systolic_array.cpp:190:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_13_4' with compact=bit mode in 8-bits (systolic_array.cpp:190:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_13_5' with compact=bit mode in 8-bits (systolic_array.cpp:190:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_13_6' with compact=bit mode in 8-bits (systolic_array.cpp:190:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_13_7' with compact=bit mode in 8-bits (systolic_array.cpp:190:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_13_8' with compact=bit mode in 8-bits (systolic_array.cpp:190:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_13_9' with compact=bit mode in 8-bits (systolic_array.cpp:190:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_13_10' with compact=bit mode in 8-bits (systolic_array.cpp:190:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_13_11' with compact=bit mode in 8-bits (systolic_array.cpp:190:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_13_12' with compact=bit mode in 8-bits (systolic_array.cpp:190:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_13_13' with compact=bit mode in 8-bits (systolic_array.cpp:190:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_13_14' with compact=bit mode in 8-bits (systolic_array.cpp:190:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_13_15' with compact=bit mode in 8-bits (systolic_array.cpp:190:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_13_16' with compact=bit mode in 8-bits (systolic_array.cpp:190:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_14_0' with compact=bit mode in 8-bits (systolic_array.cpp:190:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_14_1' with compact=bit mode in 8-bits (systolic_array.cpp:190:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_14_2' with compact=bit mode in 8-bits (systolic_array.cpp:190:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_14_3' with compact=bit mode in 8-bits (systolic_array.cpp:190:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_14_4' with compact=bit mode in 8-bits (systolic_array.cpp:190:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_14_5' with compact=bit mode in 8-bits (systolic_array.cpp:190:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_14_6' with compact=bit mode in 8-bits (systolic_array.cpp:190:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_14_7' with compact=bit mode in 8-bits (systolic_array.cpp:190:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_14_8' with compact=bit mode in 8-bits (systolic_array.cpp:190:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_14_9' with compact=bit mode in 8-bits (systolic_array.cpp:190:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_14_10' with compact=bit mode in 8-bits (systolic_array.cpp:190:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_14_11' with compact=bit mode in 8-bits (systolic_array.cpp:190:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_14_12' with compact=bit mode in 8-bits (systolic_array.cpp:190:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_14_13' with compact=bit mode in 8-bits (systolic_array.cpp:190:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_14_14' with compact=bit mode in 8-bits (systolic_array.cpp:190:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_14_15' with compact=bit mode in 8-bits (systolic_array.cpp:190:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_14_16' with compact=bit mode in 8-bits (systolic_array.cpp:190:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_15_0' with compact=bit mode in 8-bits (systolic_array.cpp:190:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_15_1' with compact=bit mode in 8-bits (systolic_array.cpp:190:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_15_2' with compact=bit mode in 8-bits (systolic_array.cpp:190:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_15_3' with compact=bit mode in 8-bits (systolic_array.cpp:190:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_15_4' with compact=bit mode in 8-bits (systolic_array.cpp:190:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_15_5' with compact=bit mode in 8-bits (systolic_array.cpp:190:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_15_6' with compact=bit mode in 8-bits (systolic_array.cpp:190:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_15_7' with compact=bit mode in 8-bits (systolic_array.cpp:190:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_15_8' with compact=bit mode in 8-bits (systolic_array.cpp:190:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_15_9' with compact=bit mode in 8-bits (systolic_array.cpp:190:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_15_10' with compact=bit mode in 8-bits (systolic_array.cpp:190:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_15_11' with compact=bit mode in 8-bits (systolic_array.cpp:190:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_15_12' with compact=bit mode in 8-bits (systolic_array.cpp:190:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_15_13' with compact=bit mode in 8-bits (systolic_array.cpp:190:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_15_14' with compact=bit mode in 8-bits (systolic_array.cpp:190:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_15_15' with compact=bit mode in 8-bits (systolic_array.cpp:190:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_15_16' with compact=bit mode in 8-bits (systolic_array.cpp:190:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_0_0' with compact=bit mode in 8-bits (systolic_array.cpp:191:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_0_1' with compact=bit mode in 8-bits (systolic_array.cpp:191:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_0_2' with compact=bit mode in 8-bits (systolic_array.cpp:191:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_0_3' with compact=bit mode in 8-bits (systolic_array.cpp:191:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_0_4' with compact=bit mode in 8-bits (systolic_array.cpp:191:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_0_5' with compact=bit mode in 8-bits (systolic_array.cpp:191:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_0_6' with compact=bit mode in 8-bits (systolic_array.cpp:191:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_0_7' with compact=bit mode in 8-bits (systolic_array.cpp:191:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_0_8' with compact=bit mode in 8-bits (systolic_array.cpp:191:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_0_9' with compact=bit mode in 8-bits (systolic_array.cpp:191:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_0_10' with compact=bit mode in 8-bits (systolic_array.cpp:191:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_0_11' with compact=bit mode in 8-bits (systolic_array.cpp:191:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_0_12' with compact=bit mode in 8-bits (systolic_array.cpp:191:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_0_13' with compact=bit mode in 8-bits (systolic_array.cpp:191:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_0_14' with compact=bit mode in 8-bits (systolic_array.cpp:191:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_0_15' with compact=bit mode in 8-bits (systolic_array.cpp:191:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_0_16' with compact=bit mode in 8-bits (systolic_array.cpp:191:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_1_0' with compact=bit mode in 8-bits (systolic_array.cpp:191:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_1_1' with compact=bit mode in 8-bits (systolic_array.cpp:191:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_1_2' with compact=bit mode in 8-bits (systolic_array.cpp:191:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_1_3' with compact=bit mode in 8-bits (systolic_array.cpp:191:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_1_4' with compact=bit mode in 8-bits (systolic_array.cpp:191:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_1_5' with compact=bit mode in 8-bits (systolic_array.cpp:191:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_1_6' with compact=bit mode in 8-bits (systolic_array.cpp:191:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_1_7' with compact=bit mode in 8-bits (systolic_array.cpp:191:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_1_8' with compact=bit mode in 8-bits (systolic_array.cpp:191:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_1_9' with compact=bit mode in 8-bits (systolic_array.cpp:191:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_1_10' with compact=bit mode in 8-bits (systolic_array.cpp:191:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_1_11' with compact=bit mode in 8-bits (systolic_array.cpp:191:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_1_12' with compact=bit mode in 8-bits (systolic_array.cpp:191:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_1_13' with compact=bit mode in 8-bits (systolic_array.cpp:191:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_1_14' with compact=bit mode in 8-bits (systolic_array.cpp:191:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_1_15' with compact=bit mode in 8-bits (systolic_array.cpp:191:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_1_16' with compact=bit mode in 8-bits (systolic_array.cpp:191:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_2_0' with compact=bit mode in 8-bits (systolic_array.cpp:191:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_2_1' with compact=bit mode in 8-bits (systolic_array.cpp:191:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_2_2' with compact=bit mode in 8-bits (systolic_array.cpp:191:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_2_3' with compact=bit mode in 8-bits (systolic_array.cpp:191:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_2_4' with compact=bit mode in 8-bits (systolic_array.cpp:191:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_2_5' with compact=bit mode in 8-bits (systolic_array.cpp:191:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_2_6' with compact=bit mode in 8-bits (systolic_array.cpp:191:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_2_7' with compact=bit mode in 8-bits (systolic_array.cpp:191:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_2_8' with compact=bit mode in 8-bits (systolic_array.cpp:191:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_2_9' with compact=bit mode in 8-bits (systolic_array.cpp:191:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_2_10' with compact=bit mode in 8-bits (systolic_array.cpp:191:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_2_11' with compact=bit mode in 8-bits (systolic_array.cpp:191:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_2_12' with compact=bit mode in 8-bits (systolic_array.cpp:191:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_2_13' with compact=bit mode in 8-bits (systolic_array.cpp:191:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_2_14' with compact=bit mode in 8-bits (systolic_array.cpp:191:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_2_15' with compact=bit mode in 8-bits (systolic_array.cpp:191:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_2_16' with compact=bit mode in 8-bits (systolic_array.cpp:191:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_3_0' with compact=bit mode in 8-bits (systolic_array.cpp:191:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_3_1' with compact=bit mode in 8-bits (systolic_array.cpp:191:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_3_2' with compact=bit mode in 8-bits (systolic_array.cpp:191:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_3_3' with compact=bit mode in 8-bits (systolic_array.cpp:191:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_3_4' with compact=bit mode in 8-bits (systolic_array.cpp:191:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_3_5' with compact=bit mode in 8-bits (systolic_array.cpp:191:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_3_6' with compact=bit mode in 8-bits (systolic_array.cpp:191:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_3_7' with compact=bit mode in 8-bits (systolic_array.cpp:191:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_3_8' with compact=bit mode in 8-bits (systolic_array.cpp:191:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_3_9' with compact=bit mode in 8-bits (systolic_array.cpp:191:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_3_10' with compact=bit mode in 8-bits (systolic_array.cpp:191:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_3_11' with compact=bit mode in 8-bits (systolic_array.cpp:191:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_3_12' with compact=bit mode in 8-bits (systolic_array.cpp:191:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_3_13' with compact=bit mode in 8-bits (systolic_array.cpp:191:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_3_14' with compact=bit mode in 8-bits (systolic_array.cpp:191:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_3_15' with compact=bit mode in 8-bits (systolic_array.cpp:191:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_3_16' with compact=bit mode in 8-bits (systolic_array.cpp:191:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_4_0' with compact=bit mode in 8-bits (systolic_array.cpp:191:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_4_1' with compact=bit mode in 8-bits (systolic_array.cpp:191:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_4_2' with compact=bit mode in 8-bits (systolic_array.cpp:191:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_4_3' with compact=bit mode in 8-bits (systolic_array.cpp:191:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_4_4' with compact=bit mode in 8-bits (systolic_array.cpp:191:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_4_5' with compact=bit mode in 8-bits (systolic_array.cpp:191:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_4_6' with compact=bit mode in 8-bits (systolic_array.cpp:191:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_4_7' with compact=bit mode in 8-bits (systolic_array.cpp:191:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_4_8' with compact=bit mode in 8-bits (systolic_array.cpp:191:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_4_9' with compact=bit mode in 8-bits (systolic_array.cpp:191:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_4_10' with compact=bit mode in 8-bits (systolic_array.cpp:191:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_4_11' with compact=bit mode in 8-bits (systolic_array.cpp:191:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_4_12' with compact=bit mode in 8-bits (systolic_array.cpp:191:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_4_13' with compact=bit mode in 8-bits (systolic_array.cpp:191:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_4_14' with compact=bit mode in 8-bits (systolic_array.cpp:191:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_4_15' with compact=bit mode in 8-bits (systolic_array.cpp:191:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_4_16' with compact=bit mode in 8-bits (systolic_array.cpp:191:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_5_0' with compact=bit mode in 8-bits (systolic_array.cpp:191:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_5_1' with compact=bit mode in 8-bits (systolic_array.cpp:191:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_5_2' with compact=bit mode in 8-bits (systolic_array.cpp:191:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_5_3' with compact=bit mode in 8-bits (systolic_array.cpp:191:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_5_4' with compact=bit mode in 8-bits (systolic_array.cpp:191:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_5_5' with compact=bit mode in 8-bits (systolic_array.cpp:191:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_5_6' with compact=bit mode in 8-bits (systolic_array.cpp:191:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_5_7' with compact=bit mode in 8-bits (systolic_array.cpp:191:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_5_8' with compact=bit mode in 8-bits (systolic_array.cpp:191:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_5_9' with compact=bit mode in 8-bits (systolic_array.cpp:191:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_5_10' with compact=bit mode in 8-bits (systolic_array.cpp:191:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_5_11' with compact=bit mode in 8-bits (systolic_array.cpp:191:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_5_12' with compact=bit mode in 8-bits (systolic_array.cpp:191:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_5_13' with compact=bit mode in 8-bits (systolic_array.cpp:191:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_5_14' with compact=bit mode in 8-bits (systolic_array.cpp:191:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_5_15' with compact=bit mode in 8-bits (systolic_array.cpp:191:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_5_16' with compact=bit mode in 8-bits (systolic_array.cpp:191:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_6_0' with compact=bit mode in 8-bits (systolic_array.cpp:191:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_6_1' with compact=bit mode in 8-bits (systolic_array.cpp:191:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_6_2' with compact=bit mode in 8-bits (systolic_array.cpp:191:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_6_3' with compact=bit mode in 8-bits (systolic_array.cpp:191:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_6_4' with compact=bit mode in 8-bits (systolic_array.cpp:191:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_6_5' with compact=bit mode in 8-bits (systolic_array.cpp:191:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_6_6' with compact=bit mode in 8-bits (systolic_array.cpp:191:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_6_7' with compact=bit mode in 8-bits (systolic_array.cpp:191:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_6_8' with compact=bit mode in 8-bits (systolic_array.cpp:191:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_6_9' with compact=bit mode in 8-bits (systolic_array.cpp:191:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_6_10' with compact=bit mode in 8-bits (systolic_array.cpp:191:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_6_11' with compact=bit mode in 8-bits (systolic_array.cpp:191:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_6_12' with compact=bit mode in 8-bits (systolic_array.cpp:191:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_6_13' with compact=bit mode in 8-bits (systolic_array.cpp:191:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_6_14' with compact=bit mode in 8-bits (systolic_array.cpp:191:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_6_15' with compact=bit mode in 8-bits (systolic_array.cpp:191:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_6_16' with compact=bit mode in 8-bits (systolic_array.cpp:191:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_7_0' with compact=bit mode in 8-bits (systolic_array.cpp:191:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_7_1' with compact=bit mode in 8-bits (systolic_array.cpp:191:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_7_2' with compact=bit mode in 8-bits (systolic_array.cpp:191:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_7_3' with compact=bit mode in 8-bits (systolic_array.cpp:191:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_7_4' with compact=bit mode in 8-bits (systolic_array.cpp:191:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_7_5' with compact=bit mode in 8-bits (systolic_array.cpp:191:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_7_6' with compact=bit mode in 8-bits (systolic_array.cpp:191:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_7_7' with compact=bit mode in 8-bits (systolic_array.cpp:191:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_7_8' with compact=bit mode in 8-bits (systolic_array.cpp:191:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_7_9' with compact=bit mode in 8-bits (systolic_array.cpp:191:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_7_10' with compact=bit mode in 8-bits (systolic_array.cpp:191:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_7_11' with compact=bit mode in 8-bits (systolic_array.cpp:191:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_7_12' with compact=bit mode in 8-bits (systolic_array.cpp:191:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_7_13' with compact=bit mode in 8-bits (systolic_array.cpp:191:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_7_14' with compact=bit mode in 8-bits (systolic_array.cpp:191:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_7_15' with compact=bit mode in 8-bits (systolic_array.cpp:191:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_7_16' with compact=bit mode in 8-bits (systolic_array.cpp:191:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_8_0' with compact=bit mode in 8-bits (systolic_array.cpp:191:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_8_1' with compact=bit mode in 8-bits (systolic_array.cpp:191:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_8_2' with compact=bit mode in 8-bits (systolic_array.cpp:191:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_8_3' with compact=bit mode in 8-bits (systolic_array.cpp:191:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_8_4' with compact=bit mode in 8-bits (systolic_array.cpp:191:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_8_5' with compact=bit mode in 8-bits (systolic_array.cpp:191:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_8_6' with compact=bit mode in 8-bits (systolic_array.cpp:191:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_8_7' with compact=bit mode in 8-bits (systolic_array.cpp:191:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_8_8' with compact=bit mode in 8-bits (systolic_array.cpp:191:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_8_9' with compact=bit mode in 8-bits (systolic_array.cpp:191:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_8_10' with compact=bit mode in 8-bits (systolic_array.cpp:191:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_8_11' with compact=bit mode in 8-bits (systolic_array.cpp:191:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_8_12' with compact=bit mode in 8-bits (systolic_array.cpp:191:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_8_13' with compact=bit mode in 8-bits (systolic_array.cpp:191:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_8_14' with compact=bit mode in 8-bits (systolic_array.cpp:191:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_8_15' with compact=bit mode in 8-bits (systolic_array.cpp:191:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_8_16' with compact=bit mode in 8-bits (systolic_array.cpp:191:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_9_0' with compact=bit mode in 8-bits (systolic_array.cpp:191:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_9_1' with compact=bit mode in 8-bits (systolic_array.cpp:191:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_9_2' with compact=bit mode in 8-bits (systolic_array.cpp:191:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_9_3' with compact=bit mode in 8-bits (systolic_array.cpp:191:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_9_4' with compact=bit mode in 8-bits (systolic_array.cpp:191:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_9_5' with compact=bit mode in 8-bits (systolic_array.cpp:191:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_9_6' with compact=bit mode in 8-bits (systolic_array.cpp:191:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_9_7' with compact=bit mode in 8-bits (systolic_array.cpp:191:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_9_8' with compact=bit mode in 8-bits (systolic_array.cpp:191:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_9_9' with compact=bit mode in 8-bits (systolic_array.cpp:191:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_9_10' with compact=bit mode in 8-bits (systolic_array.cpp:191:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_9_11' with compact=bit mode in 8-bits (systolic_array.cpp:191:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_9_12' with compact=bit mode in 8-bits (systolic_array.cpp:191:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_9_13' with compact=bit mode in 8-bits (systolic_array.cpp:191:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_9_14' with compact=bit mode in 8-bits (systolic_array.cpp:191:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_9_15' with compact=bit mode in 8-bits (systolic_array.cpp:191:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_9_16' with compact=bit mode in 8-bits (systolic_array.cpp:191:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_10_0' with compact=bit mode in 8-bits (systolic_array.cpp:191:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_10_1' with compact=bit mode in 8-bits (systolic_array.cpp:191:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_10_2' with compact=bit mode in 8-bits (systolic_array.cpp:191:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_10_3' with compact=bit mode in 8-bits (systolic_array.cpp:191:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_10_4' with compact=bit mode in 8-bits (systolic_array.cpp:191:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_10_5' with compact=bit mode in 8-bits (systolic_array.cpp:191:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_10_6' with compact=bit mode in 8-bits (systolic_array.cpp:191:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_10_7' with compact=bit mode in 8-bits (systolic_array.cpp:191:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_10_8' with compact=bit mode in 8-bits (systolic_array.cpp:191:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_10_9' with compact=bit mode in 8-bits (systolic_array.cpp:191:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_10_10' with compact=bit mode in 8-bits (systolic_array.cpp:191:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_10_11' with compact=bit mode in 8-bits (systolic_array.cpp:191:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_10_12' with compact=bit mode in 8-bits (systolic_array.cpp:191:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_10_13' with compact=bit mode in 8-bits (systolic_array.cpp:191:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_10_14' with compact=bit mode in 8-bits (systolic_array.cpp:191:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_10_15' with compact=bit mode in 8-bits (systolic_array.cpp:191:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_10_16' with compact=bit mode in 8-bits (systolic_array.cpp:191:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_11_0' with compact=bit mode in 8-bits (systolic_array.cpp:191:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_11_1' with compact=bit mode in 8-bits (systolic_array.cpp:191:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_11_2' with compact=bit mode in 8-bits (systolic_array.cpp:191:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_11_3' with compact=bit mode in 8-bits (systolic_array.cpp:191:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_11_4' with compact=bit mode in 8-bits (systolic_array.cpp:191:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_11_5' with compact=bit mode in 8-bits (systolic_array.cpp:191:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_11_6' with compact=bit mode in 8-bits (systolic_array.cpp:191:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_11_7' with compact=bit mode in 8-bits (systolic_array.cpp:191:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_11_8' with compact=bit mode in 8-bits (systolic_array.cpp:191:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_11_9' with compact=bit mode in 8-bits (systolic_array.cpp:191:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_11_10' with compact=bit mode in 8-bits (systolic_array.cpp:191:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_11_11' with compact=bit mode in 8-bits (systolic_array.cpp:191:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_11_12' with compact=bit mode in 8-bits (systolic_array.cpp:191:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_11_13' with compact=bit mode in 8-bits (systolic_array.cpp:191:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_11_14' with compact=bit mode in 8-bits (systolic_array.cpp:191:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_11_15' with compact=bit mode in 8-bits (systolic_array.cpp:191:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_11_16' with compact=bit mode in 8-bits (systolic_array.cpp:191:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_12_0' with compact=bit mode in 8-bits (systolic_array.cpp:191:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_12_1' with compact=bit mode in 8-bits (systolic_array.cpp:191:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_12_2' with compact=bit mode in 8-bits (systolic_array.cpp:191:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_12_3' with compact=bit mode in 8-bits (systolic_array.cpp:191:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_12_4' with compact=bit mode in 8-bits (systolic_array.cpp:191:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_12_5' with compact=bit mode in 8-bits (systolic_array.cpp:191:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_12_6' with compact=bit mode in 8-bits (systolic_array.cpp:191:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_12_7' with compact=bit mode in 8-bits (systolic_array.cpp:191:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_12_8' with compact=bit mode in 8-bits (systolic_array.cpp:191:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_12_9' with compact=bit mode in 8-bits (systolic_array.cpp:191:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_12_10' with compact=bit mode in 8-bits (systolic_array.cpp:191:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_12_11' with compact=bit mode in 8-bits (systolic_array.cpp:191:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_12_12' with compact=bit mode in 8-bits (systolic_array.cpp:191:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_12_13' with compact=bit mode in 8-bits (systolic_array.cpp:191:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_12_14' with compact=bit mode in 8-bits (systolic_array.cpp:191:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_12_15' with compact=bit mode in 8-bits (systolic_array.cpp:191:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_12_16' with compact=bit mode in 8-bits (systolic_array.cpp:191:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_13_0' with compact=bit mode in 8-bits (systolic_array.cpp:191:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_13_1' with compact=bit mode in 8-bits (systolic_array.cpp:191:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_13_2' with compact=bit mode in 8-bits (systolic_array.cpp:191:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_13_3' with compact=bit mode in 8-bits (systolic_array.cpp:191:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_13_4' with compact=bit mode in 8-bits (systolic_array.cpp:191:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_13_5' with compact=bit mode in 8-bits (systolic_array.cpp:191:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_13_6' with compact=bit mode in 8-bits (systolic_array.cpp:191:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_13_7' with compact=bit mode in 8-bits (systolic_array.cpp:191:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_13_8' with compact=bit mode in 8-bits (systolic_array.cpp:191:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_13_9' with compact=bit mode in 8-bits (systolic_array.cpp:191:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_13_10' with compact=bit mode in 8-bits (systolic_array.cpp:191:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_13_11' with compact=bit mode in 8-bits (systolic_array.cpp:191:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_13_12' with compact=bit mode in 8-bits (systolic_array.cpp:191:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_13_13' with compact=bit mode in 8-bits (systolic_array.cpp:191:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_13_14' with compact=bit mode in 8-bits (systolic_array.cpp:191:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_13_15' with compact=bit mode in 8-bits (systolic_array.cpp:191:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_13_16' with compact=bit mode in 8-bits (systolic_array.cpp:191:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_14_0' with compact=bit mode in 8-bits (systolic_array.cpp:191:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_14_1' with compact=bit mode in 8-bits (systolic_array.cpp:191:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_14_2' with compact=bit mode in 8-bits (systolic_array.cpp:191:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_14_3' with compact=bit mode in 8-bits (systolic_array.cpp:191:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_14_4' with compact=bit mode in 8-bits (systolic_array.cpp:191:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_14_5' with compact=bit mode in 8-bits (systolic_array.cpp:191:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_14_6' with compact=bit mode in 8-bits (systolic_array.cpp:191:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_14_7' with compact=bit mode in 8-bits (systolic_array.cpp:191:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_14_8' with compact=bit mode in 8-bits (systolic_array.cpp:191:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_14_9' with compact=bit mode in 8-bits (systolic_array.cpp:191:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_14_10' with compact=bit mode in 8-bits (systolic_array.cpp:191:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_14_11' with compact=bit mode in 8-bits (systolic_array.cpp:191:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_14_12' with compact=bit mode in 8-bits (systolic_array.cpp:191:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_14_13' with compact=bit mode in 8-bits (systolic_array.cpp:191:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_14_14' with compact=bit mode in 8-bits (systolic_array.cpp:191:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_14_15' with compact=bit mode in 8-bits (systolic_array.cpp:191:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_14_16' with compact=bit mode in 8-bits (systolic_array.cpp:191:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_15_0' with compact=bit mode in 8-bits (systolic_array.cpp:191:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_15_1' with compact=bit mode in 8-bits (systolic_array.cpp:191:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_15_2' with compact=bit mode in 8-bits (systolic_array.cpp:191:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_15_3' with compact=bit mode in 8-bits (systolic_array.cpp:191:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_15_4' with compact=bit mode in 8-bits (systolic_array.cpp:191:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_15_5' with compact=bit mode in 8-bits (systolic_array.cpp:191:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_15_6' with compact=bit mode in 8-bits (systolic_array.cpp:191:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_15_7' with compact=bit mode in 8-bits (systolic_array.cpp:191:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_15_8' with compact=bit mode in 8-bits (systolic_array.cpp:191:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_15_9' with compact=bit mode in 8-bits (systolic_array.cpp:191:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_15_10' with compact=bit mode in 8-bits (systolic_array.cpp:191:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_15_11' with compact=bit mode in 8-bits (systolic_array.cpp:191:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_15_12' with compact=bit mode in 8-bits (systolic_array.cpp:191:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_15_13' with compact=bit mode in 8-bits (systolic_array.cpp:191:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_15_14' with compact=bit mode in 8-bits (systolic_array.cpp:191:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_15_15' with compact=bit mode in 8-bits (systolic_array.cpp:191:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_15_16' with compact=bit mode in 8-bits (systolic_array.cpp:191:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_in_buf_0' with compact=bit mode in 8-bits (systolic_array.cpp:256:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_in_buf_1' with compact=bit mode in 8-bits (systolic_array.cpp:256:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_in_buf_2' with compact=bit mode in 8-bits (systolic_array.cpp:256:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_in_buf_3' with compact=bit mode in 8-bits (systolic_array.cpp:256:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_in_buf_4' with compact=bit mode in 8-bits (systolic_array.cpp:256:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_in_buf_5' with compact=bit mode in 8-bits (systolic_array.cpp:256:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_in_buf_6' with compact=bit mode in 8-bits (systolic_array.cpp:256:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_in_buf_7' with compact=bit mode in 8-bits (systolic_array.cpp:256:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_in_buf_8' with compact=bit mode in 8-bits (systolic_array.cpp:256:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_in_buf_9' with compact=bit mode in 8-bits (systolic_array.cpp:256:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_in_buf_10' with compact=bit mode in 8-bits (systolic_array.cpp:256:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_in_buf_11' with compact=bit mode in 8-bits (systolic_array.cpp:256:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_in_buf_12' with compact=bit mode in 8-bits (systolic_array.cpp:256:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_in_buf_13' with compact=bit mode in 8-bits (systolic_array.cpp:256:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_in_buf_14' with compact=bit mode in 8-bits (systolic_array.cpp:256:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_in_buf_15' with compact=bit mode in 8-bits (systolic_array.cpp:256:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_in_buf_0' with compact=bit mode in 8-bits (systolic_array.cpp:257:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_in_buf_1' with compact=bit mode in 8-bits (systolic_array.cpp:257:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_in_buf_2' with compact=bit mode in 8-bits (systolic_array.cpp:257:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_in_buf_3' with compact=bit mode in 8-bits (systolic_array.cpp:257:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_in_buf_4' with compact=bit mode in 8-bits (systolic_array.cpp:257:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_in_buf_5' with compact=bit mode in 8-bits (systolic_array.cpp:257:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_in_buf_6' with compact=bit mode in 8-bits (systolic_array.cpp:257:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_in_buf_7' with compact=bit mode in 8-bits (systolic_array.cpp:257:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_in_buf_8' with compact=bit mode in 8-bits (systolic_array.cpp:257:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_in_buf_9' with compact=bit mode in 8-bits (systolic_array.cpp:257:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_in_buf_10' with compact=bit mode in 8-bits (systolic_array.cpp:257:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_in_buf_11' with compact=bit mode in 8-bits (systolic_array.cpp:257:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_in_buf_12' with compact=bit mode in 8-bits (systolic_array.cpp:257:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_in_buf_13' with compact=bit mode in 8-bits (systolic_array.cpp:257:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_in_buf_14' with compact=bit mode in 8-bits (systolic_array.cpp:257:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_in_buf_15' with compact=bit mode in 8-bits (systolic_array.cpp:257:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_0_0' with compact=bit mode in 8-bits (systolic_array.cpp:261:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_0_1' with compact=bit mode in 8-bits (systolic_array.cpp:261:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_0_2' with compact=bit mode in 8-bits (systolic_array.cpp:261:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_0_3' with compact=bit mode in 8-bits (systolic_array.cpp:261:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_0_4' with compact=bit mode in 8-bits (systolic_array.cpp:261:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_0_5' with compact=bit mode in 8-bits (systolic_array.cpp:261:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_0_6' with compact=bit mode in 8-bits (systolic_array.cpp:261:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_0_7' with compact=bit mode in 8-bits (systolic_array.cpp:261:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_0_8' with compact=bit mode in 8-bits (systolic_array.cpp:261:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_0_9' with compact=bit mode in 8-bits (systolic_array.cpp:261:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_0_10' with compact=bit mode in 8-bits (systolic_array.cpp:261:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_0_11' with compact=bit mode in 8-bits (systolic_array.cpp:261:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_0_12' with compact=bit mode in 8-bits (systolic_array.cpp:261:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_0_13' with compact=bit mode in 8-bits (systolic_array.cpp:261:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_0_14' with compact=bit mode in 8-bits (systolic_array.cpp:261:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_0_15' with compact=bit mode in 8-bits (systolic_array.cpp:261:22)
e in 8-bits (systolic_array.cpp:261:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_0_15' with compact=bit mode in 8-bits (systolic_array.cpp:261:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_0_16' with compact=bit mode in 8-bits (systolic_array.cpp:261:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_1_0' with compact=bit mode in 8-bits (systolic_array.cpp:261:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_1_1' with compact=bit mode in 8-bits (systolic_array.cpp:261:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_1_2' with compact=bit mode in 8-bits (systolic_array.cpp:261:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_1_3' with compact=bit mode in 8-bits (systolic_array.cpp:261:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_1_4' with compact=bit mode in 8-bits (systolic_array.cpp:261:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_1_5' with compact=bit mode in 8-bits (systolic_array.cpp:261:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_1_6' with compact=bit mode in 8-bits (systolic_array.cpp:261:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_1_7' with compact=bit mode in 8-bits (systolic_array.cpp:261:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_1_8' with compact=bit mode in 8-bits (systolic_array.cpp:261:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_1_9' with compact=bit mode in 8-bits (systolic_array.cpp:261:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_1_10' with compact=bit mode in 8-bits (systolic_array.cpp:261:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_1_11' with compact=bit mode in 8-bits (systolic_array.cpp:261:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_1_12' with compact=bit mode in 8-bits (systolic_array.cpp:261:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_1_13' with compact=bit mode in 8-bits (systolic_array.cpp:261:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_1_14' with compact=bit mode in 8-bits (systolic_array.cpp:261:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_1_15' with compact=bit mode in 8-bits (systolic_array.cpp:261:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_1_16' with compact=bit mode in 8-bits (systolic_array.cpp:261:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_2_0' with compact=bit mode in 8-bits (systolic_array.cpp:261:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_2_1' with compact=bit mode in 8-bits (systolic_array.cpp:261:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_2_2' with compact=bit mode in 8-bits (systolic_array.cpp:261:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_2_3' with compact=bit mode in 8-bits (systolic_array.cpp:261:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_2_4' with compact=bit mode in 8-bits (systolic_array.cpp:261:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_2_5' with compact=bit mode in 8-bits (systolic_array.cpp:261:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_2_6' with compact=bit mode in 8-bits (systolic_array.cpp:261:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_2_7' with compact=bit mode in 8-bits (systolic_array.cpp:261:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_2_8' with compact=bit mode in 8-bits (systolic_array.cpp:261:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_2_9' with compact=bit mode in 8-bits (systolic_array.cpp:261:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_2_10' with compact=bit mode in 8-bits (systolic_array.cpp:261:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_2_11' with compact=bit mode in 8-bits (systolic_array.cpp:261:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_2_12' with compact=bit mode in 8-bits (systolic_array.cpp:261:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_2_13' with compact=bit mode in 8-bits (systolic_array.cpp:261:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_2_14' with compact=bit mode in 8-bits (systolic_array.cpp:261:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_2_15' with compact=bit mode in 8-bits (systolic_array.cpp:261:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_2_16' with compact=bit mode in 8-bits (systolic_array.cpp:261:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_3_0' with compact=bit mode in 8-bits (systolic_array.cpp:261:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_3_1' with compact=bit mode in 8-bits (systolic_array.cpp:261:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_3_2' with compact=bit mode in 8-bits (systolic_array.cpp:261:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_3_3' with compact=bit mode in 8-bits (systolic_array.cpp:261:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_3_4' with compact=bit mode in 8-bits (systolic_array.cpp:261:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_3_5' with compact=bit mode in 8-bits (systolic_array.cpp:261:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_3_6' with compact=bit mode in 8-bits (systolic_array.cpp:261:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_3_7' with compact=bit mode in 8-bits (systolic_array.cpp:261:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_3_8' with compact=bit mode in 8-bits (systolic_array.cpp:261:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_3_9' with compact=bit mode in 8-bits (systolic_array.cpp:261:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_3_10' with compact=bit mode in 8-bits (systolic_array.cpp:261:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_3_11' with compact=bit mode in 8-bits (systolic_array.cpp:261:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_3_12' with compact=bit mode in 8-bits (systolic_array.cpp:261:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_3_13' with compact=bit mode in 8-bits (systolic_array.cpp:261:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_3_14' with compact=bit mode in 8-bits (systolic_array.cpp:261:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_3_15' with compact=bit mode in 8-bits (systolic_array.cpp:261:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_3_16' with compact=bit mode in 8-bits (systolic_array.cpp:261:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_4_0' with compact=bit mode in 8-bits (systolic_array.cpp:261:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_4_1' with compact=bit mode in 8-bits (systolic_array.cpp:261:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_4_2' with compact=bit mode in 8-bits (systolic_array.cpp:261:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_4_3' with compact=bit mode in 8-bits (systolic_array.cpp:261:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_4_4' with compact=bit mode in 8-bits (systolic_array.cpp:261:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_4_5' with compact=bit mode in 8-bits (systolic_array.cpp:261:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_4_6' with compact=bit mode in 8-bits (systolic_array.cpp:261:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_4_7' with compact=bit mode in 8-bits (systolic_array.cpp:261:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_4_8' with compact=bit mode in 8-bits (systolic_array.cpp:261:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_4_9' with compact=bit mode in 8-bits (systolic_array.cpp:261:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_4_10' with compact=bit mode in 8-bits (systolic_array.cpp:261:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_4_11' with compact=bit mode in 8-bits (systolic_array.cpp:261:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_4_12' with compact=bit mode in 8-bits (systolic_array.cpp:261:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_4_13' with compact=bit mode in 8-bits (systolic_array.cpp:261:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_4_14' with compact=bit mode in 8-bits (systolic_array.cpp:261:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_4_15' with compact=bit mode in 8-bits (systolic_array.cpp:261:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_4_16' with compact=bit mode in 8-bits (systolic_array.cpp:261:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_5_0' with compact=bit mode in 8-bits (systolic_array.cpp:261:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_5_1' with compact=bit mode in 8-bits (systolic_array.cpp:261:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_5_2' with compact=bit mode in 8-bits (systolic_array.cpp:261:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_5_3' with compact=bit mode in 8-bits (systolic_array.cpp:261:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_5_4' with compact=bit mode in 8-bits (systolic_array.cpp:261:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_5_5' with compact=bit mode in 8-bits (systolic_array.cpp:261:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_5_6' with compact=bit mode in 8-bits (systolic_array.cpp:261:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_5_7' with compact=bit mode in 8-bits (systolic_array.cpp:261:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_5_8' with compact=bit mode in 8-bits (systolic_array.cpp:261:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_5_9' with compact=bit mode in 8-bits (systolic_array.cpp:261:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_5_10' with compact=bit mode in 8-bits (systolic_array.cpp:261:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_5_11' with compact=bit mode in 8-bits (systolic_array.cpp:261:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_5_12' with compact=bit mode in 8-bits (systolic_array.cpp:261:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_5_13' with compact=bit mode in 8-bits (systolic_array.cpp:261:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_5_14' with compact=bit mode in 8-bits (systolic_array.cpp:261:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_5_15' with compact=bit mode in 8-bits (systolic_array.cpp:261:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_5_16' with compact=bit mode in 8-bits (systolic_array.cpp:261:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_6_0' with compact=bit mode in 8-bits (systolic_array.cpp:261:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_6_1' with compact=bit mode in 8-bits (systolic_array.cpp:261:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_6_2' with compact=bit mode in 8-bits (systolic_array.cpp:261:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_6_3' with compact=bit mode in 8-bits (systolic_array.cpp:261:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_6_4' with compact=bit mode in 8-bits (systolic_array.cpp:261:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_6_5' with compact=bit mode in 8-bits (systolic_array.cpp:261:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_6_6' with compact=bit mode in 8-bits (systolic_array.cpp:261:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_6_7' with compact=bit mode in 8-bits (systolic_array.cpp:261:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_6_8' with compact=bit mode in 8-bits (systolic_array.cpp:261:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_6_9' with compact=bit mode in 8-bits (systolic_array.cpp:261:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_6_10' with compact=bit mode in 8-bits (systolic_array.cpp:261:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_6_11' with compact=bit mode in 8-bits (systolic_array.cpp:261:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_6_12' with compact=bit mode in 8-bits (systolic_array.cpp:261:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_6_13' with compact=bit mode in 8-bits (systolic_array.cpp:261:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_6_14' with compact=bit mode in 8-bits (systolic_array.cpp:261:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_6_15' with compact=bit mode in 8-bits (systolic_array.cpp:261:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_6_16' with compact=bit mode in 8-bits (systolic_array.cpp:261:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_7_0' with compact=bit mode in 8-bits (systolic_array.cpp:261:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_7_1' with compact=bit mode in 8-bits (systolic_array.cpp:261:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_7_2' with compact=bit mode in 8-bits (systolic_array.cpp:261:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_7_3' with compact=bit mode in 8-bits (systolic_array.cpp:261:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_7_4' with compact=bit mode in 8-bits (systolic_array.cpp:261:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_7_5' with compact=bit mode in 8-bits (systolic_array.cpp:261:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_7_6' with compact=bit mode in 8-bits (systolic_array.cpp:261:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_7_7' with compact=bit mode in 8-bits (systolic_array.cpp:261:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_7_8' with compact=bit mode in 8-bits (systolic_array.cpp:261:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_7_9' with compact=bit mode in 8-bits (systolic_array.cpp:261:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_7_10' with compact=bit mode in 8-bits (systolic_array.cpp:261:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_7_11' with compact=bit mode in 8-bits (systolic_array.cpp:261:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_7_12' with compact=bit mode in 8-bits (systolic_array.cpp:261:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_7_13' with compact=bit mode in 8-bits (systolic_array.cpp:261:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_7_14' with compact=bit mode in 8-bits (systolic_array.cpp:261:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_7_15' with compact=bit mode in 8-bits (systolic_array.cpp:261:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_7_16' with compact=bit mode in 8-bits (systolic_array.cpp:261:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_8_0' with compact=bit mode in 8-bits (systolic_array.cpp:261:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_8_1' with compact=bit mode in 8-bits (systolic_array.cpp:261:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_8_2' with compact=bit mode in 8-bits (systolic_array.cpp:261:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_8_3' with compact=bit mode in 8-bits (systolic_array.cpp:261:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_8_4' with compact=bit mode in 8-bits (systolic_array.cpp:261:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_8_5' with compact=bit mode in 8-bits (systolic_array.cpp:261:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_8_6' with compact=bit mode in 8-bits (systolic_array.cpp:261:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_8_7' with compact=bit mode in 8-bits (systolic_array.cpp:261:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_8_8' with compact=bit mode in 8-bits (systolic_array.cpp:261:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_8_9' with compact=bit mode in 8-bits (systolic_array.cpp:261:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_8_10' with compact=bit mode in 8-bits (systolic_array.cpp:261:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_8_11' with compact=bit mode in 8-bits (systolic_array.cpp:261:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_8_12' with compact=bit mode in 8-bits (systolic_array.cpp:261:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_8_13' with compact=bit mode in 8-bits (systolic_array.cpp:261:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_8_14' with compact=bit mode in 8-bits (systolic_array.cpp:261:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_8_15' with compact=bit mode in 8-bits (systolic_array.cpp:261:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_8_16' with compact=bit mode in 8-bits (systolic_array.cpp:261:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_9_0' with compact=bit mode in 8-bits (systolic_array.cpp:261:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_9_1' with compact=bit mode in 8-bits (systolic_array.cpp:261:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_9_2' with compact=bit mode in 8-bits (systolic_array.cpp:261:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_9_3' with compact=bit mode in 8-bits (systolic_array.cpp:261:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_9_4' with compact=bit mode in 8-bits (systolic_array.cpp:261:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_9_5' with compact=bit mode in 8-bits (systolic_array.cpp:261:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_9_6' with compact=bit mode in 8-bits (systolic_array.cpp:261:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_9_7' with compact=bit mode in 8-bits (systolic_array.cpp:261:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_9_8' with compact=bit mode in 8-bits (systolic_array.cpp:261:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_9_9' with compact=bit mode in 8-bits (systolic_array.cpp:261:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_9_10' with compact=bit mode in 8-bits (systolic_array.cpp:261:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_9_11' with compact=bit mode in 8-bits (systolic_array.cpp:261:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_9_12' with compact=bit mode in 8-bits (systolic_array.cpp:261:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_9_13' with compact=bit mode in 8-bits (systolic_array.cpp:261:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_9_14' with compact=bit mode in 8-bits (systolic_array.cpp:261:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_9_15' with compact=bit mode in 8-bits (systolic_array.cpp:261:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_9_16' with compact=bit mode in 8-bits (systolic_array.cpp:261:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_10_0' with compact=bit mode in 8-bits (systolic_array.cpp:261:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_10_1' with compact=bit mode in 8-bits (systolic_array.cpp:261:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_10_2' with compact=bit mode in 8-bits (systolic_array.cpp:261:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_10_3' with compact=bit mode in 8-bits (systolic_array.cpp:261:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_10_4' with compact=bit mode in 8-bits (systolic_array.cpp:261:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_10_5' with compact=bit mode in 8-bits (systolic_array.cpp:261:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_10_6' with compact=bit mode in 8-bits (systolic_array.cpp:261:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_10_7' with compact=bit mode in 8-bits (systolic_array.cpp:261:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_10_8' with compact=bit mode in 8-bits (systolic_array.cpp:261:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_10_9' with compact=bit mode in 8-bits (systolic_array.cpp:261:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_10_10' with compact=bit mode in 8-bits (systolic_array.cpp:261:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_10_11' with compact=bit mode in 8-bits (systolic_array.cpp:261:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_10_12' with compact=bit mode in 8-bits (systolic_array.cpp:261:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_10_13' with compact=bit mode in 8-bits (systolic_array.cpp:261:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_10_14' with compact=bit mode in 8-bits (systolic_array.cpp:261:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_10_15' with compact=bit mode in 8-bits (systolic_array.cpp:261:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_10_16' with compact=bit mode in 8-bits (systolic_array.cpp:261:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_11_0' with compact=bit mode in 8-bits (systolic_array.cpp:261:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_11_1' with compact=bit mode in 8-bits (systolic_array.cpp:261:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_11_2' with compact=bit mode in 8-bits (systolic_array.cpp:261:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_11_3' with compact=bit mode in 8-bits (systolic_array.cpp:261:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_11_4' with compact=bit mode in 8-bits (systolic_array.cpp:261:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_11_5' with compact=bit mode in 8-bits (systolic_array.cpp:261:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_11_6' with compact=bit mode in 8-bits (systolic_array.cpp:261:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_11_7' with compact=bit mode in 8-bits (systolic_array.cpp:261:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_11_8' with compact=bit mode in 8-bits (systolic_array.cpp:261:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_11_9' with compact=bit mode in 8-bits (systolic_array.cpp:261:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_11_10' with compact=bit mode in 8-bits (systolic_array.cpp:261:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_11_11' with compact=bit mode in 8-bits (systolic_array.cpp:261:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_11_12' with compact=bit mode in 8-bits (systolic_array.cpp:261:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_11_13' with compact=bit mode in 8-bits (systolic_array.cpp:261:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_11_14' with compact=bit mode in 8-bits (systolic_array.cpp:261:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_11_15' with compact=bit mode in 8-bits (systolic_array.cpp:261:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_11_16' with compact=bit mode in 8-bits (systolic_array.cpp:261:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_12_0' with compact=bit mode in 8-bits (systolic_array.cpp:261:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_12_1' with compact=bit mode in 8-bits (systolic_array.cpp:261:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_12_2' with compact=bit mode in 8-bits (systolic_array.cpp:261:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_12_3' with compact=bit mode in 8-bits (systolic_array.cpp:261:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_12_4' with compact=bit mode in 8-bits (systolic_array.cpp:261:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_12_5' with compact=bit mode in 8-bits (systolic_array.cpp:261:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_12_6' with compact=bit mode in 8-bits (systolic_array.cpp:261:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_12_7' with compact=bit mode in 8-bits (systolic_array.cpp:261:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_12_8' with compact=bit mode in 8-bits (systolic_array.cpp:261:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_12_9' with compact=bit mode in 8-bits (systolic_array.cpp:261:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_12_10' with compact=bit mode in 8-bits (systolic_array.cpp:261:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_12_11' with compact=bit mode in 8-bits (systolic_array.cpp:261:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_12_12' with compact=bit mode in 8-bits (systolic_array.cpp:261:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_12_13' with compact=bit mode in 8-bits (systolic_array.cpp:261:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_12_14' with compact=bit mode in 8-bits (systolic_array.cpp:261:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_12_15' with compact=bit mode in 8-bits (systolic_array.cpp:261:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_12_16' with compact=bit mode in 8-bits (systolic_array.cpp:261:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_13_0' with compact=bit mode in 8-bits (systolic_array.cpp:261:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_13_1' with compact=bit mode in 8-bits (systolic_array.cpp:261:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_13_2' with compact=bit mode in 8-bits (systolic_array.cpp:261:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_13_3' with compact=bit mode in 8-bits (systolic_array.cpp:261:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_13_4' with compact=bit mode in 8-bits (systolic_array.cpp:261:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_13_5' with compact=bit mode in 8-bits (systolic_array.cpp:261:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_13_6' with compact=bit mode in 8-bits (systolic_array.cpp:261:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_13_7' with compact=bit mode in 8-bits (systolic_array.cpp:261:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_13_8' with compact=bit mode in 8-bits (systolic_array.cpp:261:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_13_9' with compact=bit mode in 8-bits (systolic_array.cpp:261:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_13_10' with compact=bit mode in 8-bits (systolic_array.cpp:261:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_13_11' with compact=bit mode in 8-bits (systolic_array.cpp:261:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_13_12' with compact=bit mode in 8-bits (systolic_array.cpp:261:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_13_13' with compact=bit mode in 8-bits (systolic_array.cpp:261:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_13_14' with compact=bit mode in 8-bits (systolic_array.cpp:261:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_13_15' with compact=bit mode in 8-bits (systolic_array.cpp:261:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_13_16' with compact=bit mode in 8-bits (systolic_array.cpp:261:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_14_0' with compact=bit mode in 8-bits (systolic_array.cpp:261:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_14_1' with compact=bit mode in 8-bits (systolic_array.cpp:261:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_14_2' with compact=bit mode in 8-bits (systolic_array.cpp:261:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_14_3' with compact=bit mode in 8-bits (systolic_array.cpp:261:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_14_4' with compact=bit mode in 8-bits (systolic_array.cpp:261:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_14_5' with compact=bit mode in 8-bits (systolic_array.cpp:261:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_14_6' with compact=bit mode in 8-bits (systolic_array.cpp:261:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_14_7' with compact=bit mode in 8-bits (systolic_array.cpp:261:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_14_8' with compact=bit mode in 8-bits (systolic_array.cpp:261:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_14_9' with compact=bit mode in 8-bits (systolic_array.cpp:261:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_14_10' with compact=bit mode in 8-bits (systolic_array.cpp:261:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_14_11' with compact=bit mode in 8-bits (systolic_array.cpp:261:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_14_12' with compact=bit mode in 8-bits (systolic_array.cpp:261:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_14_13' with compact=bit mode in 8-bits (systolic_array.cpp:261:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_14_14' with compact=bit mode in 8-bits (systolic_array.cpp:261:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_14_15' with compact=bit mode in 8-bits (systolic_array.cpp:261:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_14_16' with compact=bit mode in 8-bits (systolic_array.cpp:261:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_15_0' with compact=bit mode in 8-bits (systolic_array.cpp:261:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_15_1' with compact=bit mode in 8-bits (systolic_array.cpp:261:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_15_2' with compact=bit mode in 8-bits (systolic_array.cpp:261:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_15_3' with compact=bit mode in 8-bits (systolic_array.cpp:261:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_15_4' with compact=bit mode in 8-bits (systolic_array.cpp:261:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_15_5' with compact=bit mode in 8-bits (systolic_array.cpp:261:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_15_6' with compact=bit mode in 8-bits (systolic_array.cpp:261:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_15_7' with compact=bit mode in 8-bits (systolic_array.cpp:261:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_15_8' with compact=bit mode in 8-bits (systolic_array.cpp:261:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_15_9' with compact=bit mode in 8-bits (systolic_array.cpp:261:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_15_10' with compact=bit mode in 8-bits (systolic_array.cpp:261:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_15_11' with compact=bit mode in 8-bits (systolic_array.cpp:261:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_15_12' with compact=bit mode in 8-bits (systolic_array.cpp:261:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_15_13' with compact=bit mode in 8-bits (systolic_array.cpp:261:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_15_14' with compact=bit mode in 8-bits (systolic_array.cpp:261:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_15_15' with compact=bit mode in 8-bits (systolic_array.cpp:261:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_15_16' with compact=bit mode in 8-bits (systolic_array.cpp:261:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_0_0' with compact=bit mode in 8-bits (systolic_array.cpp:262:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_0_1' with compact=bit mode in 8-bits (systolic_array.cpp:262:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_0_2' with compact=bit mode in 8-bits (systolic_array.cpp:262:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_0_3' with compact=bit mode in 8-bits (systolic_array.cpp:262:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_0_4' with compact=bit mode in 8-bits (systolic_array.cpp:262:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_0_5' with compact=bit mode in 8-bits (systolic_array.cpp:262:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_0_6' with compact=bit mode in 8-bits (systolic_array.cpp:262:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_0_7' with compact=bit mode in 8-bits (systolic_array.cpp:262:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_0_8' with compact=bit mode in 8-bits (systolic_array.cpp:262:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_0_9' with compact=bit mode in 8-bits (systolic_array.cpp:262:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_0_10' with compact=bit mode in 8-bits (systolic_array.cpp:262:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_0_11' with compact=bit mode in 8-bits (systolic_array.cpp:262:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_0_12' with compact=bit mode in 8-bits (systolic_array.cpp:262:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_0_13' with compact=bit mode in 8-bits (systolic_array.cpp:262:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_0_14' with compact=bit mode in 8-bits (systolic_array.cpp:262:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_0_15' with compact=bit mode in 8-bits (systolic_array.cpp:262:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_0_16' with compact=bit mode in 8-bits (systolic_array.cpp:262:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_1_0' with compact=bit mode in 8-bits (systolic_array.cpp:262:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_1_1' with compact=bit mode in 8-bits (systolic_array.cpp:262:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_1_2' with compact=bit mode in 8-bits (systolic_array.cpp:262:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_1_3' with compact=bit mode in 8-bits (systolic_array.cpp:262:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_1_4' with compact=bit mode in 8-bits (systolic_array.cpp:262:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_1_5' with compact=bit mode in 8-bits (systolic_array.cpp:262:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_1_6' with compact=bit mode in 8-bits (systolic_array.cpp:262:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_1_7' with compact=bit mode in 8-bits (systolic_array.cpp:262:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_1_8' with compact=bit mode in 8-bits (systolic_array.cpp:262:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_1_9' with compact=bit mode in 8-bits (systolic_array.cpp:262:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_1_10' with compact=bit mode in 8-bits (systolic_array.cpp:262:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_1_11' with compact=bit mode in 8-bits (systolic_array.cpp:262:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_1_12' with compact=bit mode in 8-bits (systolic_array.cpp:262:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_1_13' with compact=bit mode in 8-bits (systolic_array.cpp:262:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_1_14' with compact=bit mode in 8-bits (systolic_array.cpp:262:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_1_15' with compact=bit mode in 8-bits (systolic_array.cpp:262:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_1_16' with compact=bit mode in 8-bits (systolic_array.cpp:262:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_2_0' with compact=bit mode in 8-bits (systolic_array.cpp:262:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_2_1' with compact=bit mode in 8-bits (systolic_array.cpp:262:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_2_2' with compact=bit mode in 8-bits (systolic_array.cpp:262:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_2_3' with compact=bit mode in 8-bits (systolic_array.cpp:262:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_2_4' with compact=bit mode in 8-bits (systolic_array.cpp:262:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_2_5' with compact=bit mode in 8-bits (systolic_array.cpp:262:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_2_6' with compact=bit mode in 8-bits (systolic_array.cpp:262:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_2_7' with compact=bit mode in 8-bits (systolic_array.cpp:262:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_2_8' with compact=bit mode in 8-bits (systolic_array.cpp:262:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_2_9' with compact=bit mode in 8-bits (systolic_array.cpp:262:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_2_10' with compact=bit mode in 8-bits (systolic_array.cpp:262:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_2_11' with compact=bit mode in 8-bits (systolic_array.cpp:262:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_2_12' with compact=bit mode in 8-bits (systolic_array.cpp:262:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_2_13' with compact=bit mode in 8-bits (systolic_array.cpp:262:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_2_14' with compact=bit mode in 8-bits (systolic_array.cpp:262:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_2_15' with compact=bit mode in 8-bits (systolic_array.cpp:262:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_2_16' with compact=bit mode in 8-bits (systolic_array.cpp:262:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_3_0' with compact=bit mode in 8-bits (systolic_array.cpp:262:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_3_1' with compact=bit mode in 8-bits (systolic_array.cpp:262:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_3_2' with compact=bit mode in 8-bits (systolic_array.cpp:262:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_3_3' with compact=bit mode in 8-bits (systolic_array.cpp:262:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_3_4' with compact=bit mode in 8-bits (systolic_array.cpp:262:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_3_5' with compact=bit mode in 8-bits (systolic_array.cpp:262:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_3_6' with compact=bit mode in 8-bits (systolic_array.cpp:262:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_3_7' with compact=bit mode in 8-bits (systolic_array.cpp:262:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_3_8' with compact=bit mode in 8-bits (systolic_array.cpp:262:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_3_9' with compact=bit mode in 8-bits (systolic_array.cpp:262:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_3_10' with compact=bit mode in 8-bits (systolic_array.cpp:262:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_3_11' with compact=bit mode in 8-bits (systolic_array.cpp:262:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_3_12' with compact=bit mode in 8-bits (systolic_array.cpp:262:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_3_13' with compact=bit mode in 8-bits (systolic_array.cpp:262:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_3_14' with compact=bit mode in 8-bits (systolic_array.cpp:262:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_3_15' with compact=bit mode in 8-bits (systolic_array.cpp:262:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_3_16' with compact=bit mode in 8-bits (systolic_array.cpp:262:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_4_0' with compact=bit mode in 8-bits (systolic_array.cpp:262:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_4_1' with compact=bit mode in 8-bits (systolic_array.cpp:262:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_4_2' with compact=bit mode in 8-bits (systolic_array.cpp:262:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_4_3' with compact=bit mode in 8-bits (systolic_array.cpp:262:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_4_4' with compact=bit mode in 8-bits (systolic_array.cpp:262:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_4_5' with compact=bit mode in 8-bits (systolic_array.cpp:262:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_4_6' with compact=bit mode in 8-bits (systolic_array.cpp:262:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_4_7' with compact=bit mode in 8-bits (systolic_array.cpp:262:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_4_8' with compact=bit mode in 8-bits (systolic_array.cpp:262:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_4_9' with compact=bit mode in 8-bits (systolic_array.cpp:262:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_4_10' with compact=bit mode in 8-bits (systolic_array.cpp:262:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_4_11' with compact=bit mode in 8-bits (systolic_array.cpp:262:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_4_12' with compact=bit mode in 8-bits (systolic_array.cpp:262:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_4_13' with compact=bit mode in 8-bits (systolic_array.cpp:262:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_4_14' with compact=bit mode in 8-bits (systolic_array.cpp:262:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_4_15' with compact=bit mode in 8-bits (systolic_array.cpp:262:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_4_16' with compact=bit mode in 8-bits (systolic_array.cpp:262:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_5_0' with compact=bit mode in 8-bits (systolic_array.cpp:262:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_5_1' with compact=bit mode in 8-bits (systolic_array.cpp:262:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_5_2' with compact=bit mode in 8-bits (systolic_array.cpp:262:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_5_3' with compact=bit mode in 8-bits (systolic_array.cpp:262:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_5_4' with compact=bit mode in 8-bits (systolic_array.cpp:262:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_5_5' with compact=bit mode in 8-bits (systolic_array.cpp:262:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_5_6' with compact=bit mode in 8-bits (systolic_array.cpp:262:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_5_7' with compact=bit mode in 8-bits (systolic_array.cpp:262:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_5_8' with compact=bit mode in 8-bits (systolic_array.cpp:262:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_5_9' with compact=bit mode in 8-bits (systolic_array.cpp:262:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_5_10' with compact=bit mode in 8-bits (systolic_array.cpp:262:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_5_11' with compact=bit mode in 8-bits (systolic_array.cpp:262:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_5_12' with compact=bit mode in 8-bits (systolic_array.cpp:262:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_5_13' with compact=bit mode in 8-bits (systolic_array.cpp:262:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_5_14' with compact=bit mode in 8-bits (systolic_array.cpp:262:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_5_15' with compact=bit mode in 8-bits (systolic_array.cpp:262:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_5_16' with compact=bit mode in 8-bits (systolic_array.cpp:262:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_6_0' with compact=bit mode in 8-bits (systolic_array.cpp:262:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_6_1' with compact=bit mode in 8-bits (systolic_array.cpp:262:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_6_2' with compact=bit mode in 8-bits (systolic_array.cpp:262:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_6_3' with compact=bit mode in 8-bits (systolic_array.cpp:262:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_6_4' with compact=bit mode in 8-bits (systolic_array.cpp:262:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_6_5' with compact=bit mode in 8-bits (systolic_array.cpp:262:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_6_6' with compact=bit mode in 8-bits (systolic_array.cpp:262:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_6_7' with compact=bit mode in 8-bits (systolic_array.cpp:262:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_6_8' with compact=bit mode in 8-bits (systolic_array.cpp:262:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_6_9' with compact=bit mode in 8-bits (systolic_array.cpp:262:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_6_10' with compact=bit mode in 8-bits (systolic_array.cpp:262:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_6_11' with compact=bit mode in 8-bits (systolic_array.cpp:262:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_6_12' with compact=bit mode in 8-bits (systolic_array.cpp:262:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_6_13' with compact=bit mode in 8-bits (systolic_array.cpp:262:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_6_14' with compact=bit mode in 8-bits (systolic_array.cpp:262:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_6_15' with compact=bit mode in 8-bits (systolic_array.cpp:262:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_6_16' with compact=bit mode in 8-bits (systolic_array.cpp:262:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_7_0' with compact=bit mode in 8-bits (systolic_array.cpp:262:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_7_1' with compact=bit mode in 8-bits (systolic_array.cpp:262:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_7_2' with compact=bit mode in 8-bits (systolic_array.cpp:262:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_7_3' with compact=bit mode in 8-bits (systolic_array.cpp:262:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_7_4' with compact=bit mode in 8-bits (systolic_array.cpp:262:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_7_5' with compact=bit mode in 8-bits (systolic_array.cpp:262:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_7_6' with compact=bit mode in 8-bits (systolic_array.cpp:262:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_7_7' with compact=bit mode in 8-bits (systolic_array.cpp:262:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_7_8' with compact=bit mode in 8-bits (systolic_array.cpp:262:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_7_9' with compact=bit mode in 8-bits (systolic_array.cpp:262:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_7_10' with compact=bit mode in 8-bits (systolic_array.cpp:262:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_7_11' with compact=bit mode in 8-bits (systolic_array.cpp:262:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_7_12' with compact=bit mode in 8-bits (systolic_array.cpp:262:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_7_13' with compact=bit mode in 8-bits (systolic_array.cpp:262:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_7_14' with compact=bit mode in 8-bits (systolic_array.cpp:262:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_7_15' with compact=bit mode in 8-bits (systolic_array.cpp:262:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_7_16' with compact=bit mode in 8-bits (systolic_array.cpp:262:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_8_0' with compact=bit mode in 8-bits (systolic_array.cpp:262:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_8_1' with compact=bit mode in 8-bits (systolic_array.cpp:262:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_8_2' with compact=bit mode in 8-bits (systolic_array.cpp:262:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_8_3' with compact=bit mode in 8-bits (systolic_array.cpp:262:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_8_4' with compact=bit mode in 8-bits (systolic_array.cpp:262:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_8_5' with compact=bit mode in 8-bits (systolic_array.cpp:262:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_8_6' with compact=bit mode in 8-bits (systolic_array.cpp:262:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_8_7' with compact=bit mode in 8-bits (systolic_array.cpp:262:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_8_8' with compact=bit mode in 8-bits (systolic_array.cpp:262:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_8_9' with compact=bit mode in 8-bits (systolic_array.cpp:262:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_8_10' with compact=bit mode in 8-bits (systolic_array.cpp:262:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_8_11' with compact=bit mode in 8-bits (systolic_array.cpp:262:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_8_12' with compact=bit mode in 8-bits (systolic_array.cpp:262:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_8_13' with compact=bit mode in 8-bits (systolic_array.cpp:262:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_8_14' with compact=bit mode in 8-bits (systolic_array.cpp:262:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_8_15' with compact=bit mode in 8-bits (systolic_array.cpp:262:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_8_16' with compact=bit mode in 8-bits (systolic_array.cpp:262:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_9_0' with compact=bit mode in 8-bits (systolic_array.cpp:262:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_9_1' with compact=bit mode in 8-bits (systolic_array.cpp:262:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_9_2' with compact=bit mode in 8-bits (systolic_array.cpp:262:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_9_3' with compact=bit mode in 8-bits (systolic_array.cpp:262:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_9_4' with compact=bit mode in 8-bits (systolic_array.cpp:262:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_9_5' with compact=bit mode in 8-bits (systolic_array.cpp:262:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_9_6' with compact=bit mode in 8-bits (systolic_array.cpp:262:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_9_7' with compact=bit mode in 8-bits (systolic_array.cpp:262:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_9_8' with compact=bit mode in 8-bits (systolic_array.cpp:262:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_9_9' with compact=bit mode in 8-bits (systolic_array.cpp:262:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_9_10' with compact=bit mode in 8-bits (systolic_array.cpp:262:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_9_11' with compact=bit mode in 8-bits (systolic_array.cpp:262:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_9_12' with compact=bit mode in 8-bits (systolic_array.cpp:262:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_9_13' with compact=bit mode in 8-bits (systolic_array.cpp:262:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_9_14' with compact=bit mode in 8-bits (systolic_array.cpp:262:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_9_15' with compact=bit mode in 8-bits (systolic_array.cpp:262:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_9_16' with compact=bit mode in 8-bits (systolic_array.cpp:262:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_10_0' with compact=bit mode in 8-bits (systolic_array.cpp:262:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_10_1' with compact=bit mode in 8-bits (systolic_array.cpp:262:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_10_2' with compact=bit mode in 8-bits (systolic_array.cpp:262:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_10_3' with compact=bit mode in 8-bits (systolic_array.cpp:262:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_10_4' with compact=bit mode in 8-bits (systolic_array.cpp:262:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_10_5' with compact=bit mode in 8-bits (systolic_array.cpp:262:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_10_6' with compact=bit mode in 8-bits (systolic_array.cpp:262:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_10_7' with compact=bit mode in 8-bits (systolic_array.cpp:262:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_10_8' with compact=bit mode in 8-bits (systolic_array.cpp:262:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_10_9' with compact=bit mode in 8-bits (systolic_array.cpp:262:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_10_10' with compact=bit mode in 8-bits (systolic_array.cpp:262:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_10_11' with compact=bit mode in 8-bits (systolic_array.cpp:262:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_10_12' with compact=bit mode in 8-bits (systolic_array.cpp:262:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_10_13' with compact=bit mode in 8-bits (systolic_array.cpp:262:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_10_14' with compact=bit mode in 8-bits (systolic_array.cpp:262:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_10_15' with compact=bit mode in 8-bits (systolic_array.cpp:262:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_10_16' with compact=bit mode in 8-bits (systolic_array.cpp:262:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_11_0' with compact=bit mode in 8-bits (systolic_array.cpp:262:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_11_1' with compact=bit mode in 8-bits (systolic_array.cpp:262:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_11_2' with compact=bit mode in 8-bits (systolic_array.cpp:262:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_11_3' with compact=bit mode in 8-bits (systolic_array.cpp:262:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_11_4' with compact=bit mode in 8-bits (systolic_array.cpp:262:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_11_5' with compact=bit mode in 8-bits (systolic_array.cpp:262:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_11_6' with compact=bit mode in 8-bits (systolic_array.cpp:262:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_11_7' with compact=bit mode in 8-bits (systolic_array.cpp:262:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_11_8' with compact=bit mode in 8-bits (systolic_array.cpp:262:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_11_9' with compact=bit mode in 8-bits (systolic_array.cpp:262:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_11_10' with compact=bit mode in 8-bits (systolic_array.cpp:262:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_11_11' with compact=bit mode in 8-bits (systolic_array.cpp:262:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_11_12' with compact=bit mode in 8-bits (systolic_array.cpp:262:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_11_13' with compact=bit mode in 8-bits (systolic_array.cpp:262:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_11_14' with compact=bit mode in 8-bits (systolic_array.cpp:262:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_11_15' with compact=bit mode in 8-bits (systolic_array.cpp:262:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_11_16' with compact=bit mode in 8-bits (systolic_array.cpp:262:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_12_0' with compact=bit mode in 8-bits (systolic_array.cpp:262:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_12_1' with compact=bit mode in 8-bits (systolic_array.cpp:262:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_12_2' with compact=bit mode in 8-bits (systolic_array.cpp:262:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_12_3' with compact=bit mode in 8-bits (systolic_array.cpp:262:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_12_4' with compact=bit mode in 8-bits (systolic_array.cpp:262:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_12_5' with compact=bit mode in 8-bits (systolic_array.cpp:262:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_12_6' with compact=bit mode in 8-bits (systolic_array.cpp:262:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_12_7' with compact=bit mode in 8-bits (systolic_array.cpp:262:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_12_8' with compact=bit mode in 8-bits (systolic_array.cpp:262:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_12_9' with compact=bit mode in 8-bits (systolic_array.cpp:262:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_12_10' with compact=bit mode in 8-bits (systolic_array.cpp:262:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_12_11' with compact=bit mode in 8-bits (systolic_array.cpp:262:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_12_12' with compact=bit mode in 8-bits (systolic_array.cpp:262:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_12_13' with compact=bit mode in 8-bits (systolic_array.cpp:262:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_12_14' with compact=bit mode in 8-bits (systolic_array.cpp:262:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_12_15' with compact=bit mode in 8-bits (systolic_array.cpp:262:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_12_16' with compact=bit mode in 8-bits (systolic_array.cpp:262:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_13_0' with compact=bit mode in 8-bits (systolic_array.cpp:262:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_13_1' with compact=bit mode in 8-bits (systolic_array.cpp:262:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_13_2' with compact=bit mode in 8-bits (systolic_array.cpp:262:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_13_3' with compact=bit mode in 8-bits (systolic_array.cpp:262:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_13_4' with compact=bit mode in 8-bits (systolic_array.cpp:262:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_13_5' with compact=bit mode in 8-bits (systolic_array.cpp:262:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_13_6' with compact=bit mode in 8-bits (systolic_array.cpp:262:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_13_7' with compact=bit mode in 8-bits (systolic_array.cpp:262:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_13_8' with compact=bit mode in 8-bits (systolic_array.cpp:262:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_13_9' with compact=bit mode in 8-bits (systolic_array.cpp:262:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_13_10' with compact=bit mode in 8-bits (systolic_array.cpp:262:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_13_11' with compact=bit mode in 8-bits (systolic_array.cpp:262:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_13_12' with compact=bit mode in 8-bits (systolic_array.cpp:262:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_13_13' with compact=bit mode in 8-bits (systolic_array.cpp:262:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_13_14' with compact=bit mode in 8-bits (systolic_array.cpp:262:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_13_15' with compact=bit mode in 8-bits (systolic_array.cpp:262:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_13_16' with compact=bit mode in 8-bits (systolic_array.cpp:262:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_14_0' with compact=bit mode in 8-bits (systolic_array.cpp:262:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_14_1' with compact=bit mode in 8-bits (systolic_array.cpp:262:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_14_2' with compact=bit mode in 8-bits (systolic_array.cpp:262:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_14_3' with compact=bit mode in 8-bits (systolic_array.cpp:262:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_14_4' with compact=bit mode in 8-bits (systolic_array.cpp:262:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_14_5' with compact=bit mode in 8-bits (systolic_array.cpp:262:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_14_6' with compact=bit mode in 8-bits (systolic_array.cpp:262:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_14_7' with compact=bit mode in 8-bits (systolic_array.cpp:262:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_14_8' with compact=bit mode in 8-bits (systolic_array.cpp:262:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_14_9' with compact=bit mode in 8-bits (systolic_array.cpp:262:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_14_10' with compact=bit mode in 8-bits (systolic_array.cpp:262:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_14_11' with compact=bit mode in 8-bits (systolic_array.cpp:262:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_14_12' with compact=bit mode in 8-bits (systolic_array.cpp:262:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_14_13' with compact=bit mode in 8-bits (systolic_array.cpp:262:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_14_14' with compact=bit mode in 8-bits (systolic_array.cpp:262:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_14_15' with compact=bit mode in 8-bits (systolic_array.cpp:262:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_14_16' with compact=bit mode in 8-bits (systolic_array.cpp:262:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_15_0' with compact=bit mode in 8-bits (systolic_array.cpp:262:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_15_1' with compact=bit mode in 8-bits (systolic_array.cpp:262:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_15_2' with compact=bit mode in 8-bits (systolic_array.cpp:262:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_15_3' with compact=bit mode in 8-bits (systolic_array.cpp:262:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_15_4' with compact=bit mode in 8-bits (systolic_array.cpp:262:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_15_5' with compact=bit mode in 8-bits (systolic_array.cpp:262:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_15_6' with compact=bit mode in 8-bits (systolic_array.cpp:262:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_15_7' with compact=bit mode in 8-bits (systolic_array.cpp:262:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_15_8' with compact=bit mode in 8-bits (systolic_array.cpp:262:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_15_9' with compact=bit mode in 8-bits (systolic_array.cpp:262:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_15_10' with compact=bit mode in 8-bits (systolic_array.cpp:262:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_15_11' with compact=bit mode in 8-bits (systolic_array.cpp:262:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_15_12' with compact=bit mode in 8-bits (systolic_array.cpp:262:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_15_13' with compact=bit mode in 8-bits (systolic_array.cpp:262:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_15_14' with compact=bit mode in 8-bits (systolic_array.cpp:262:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_15_15' with compact=bit mode in 8-bits (systolic_array.cpp:262:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_15_16' with compact=bit mode in 8-bits (systolic_array.cpp:262:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_in_buf_0' with compact=bit mode in 8-bits (systolic_array.cpp:114:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_in_buf_1' with compact=bit mode in 8-bits (systolic_array.cpp:114:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_in_buf_2' with compact=bit mode in 8-bits (systolic_array.cpp:114:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_in_buf_3' with compact=bit mode in 8-bits (systolic_array.cpp:114:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_in_buf_4' with compact=bit mode in 8-bits (systolic_array.cpp:114:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_in_buf_5' with compact=bit mode in 8-bits (systolic_array.cpp:114:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_in_buf_6' with compact=bit mode in 8-bits (systolic_array.cpp:114:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_in_buf_7' with compact=bit mode in 8-bits (systolic_array.cpp:114:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_in_buf_8' with compact=bit mode in 8-bits (systolic_array.cpp:114:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_in_buf_9' with compact=bit mode in 8-bits (systolic_array.cpp:114:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_in_buf_10' with compact=bit mode in 8-bits (systolic_array.cpp:114:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_in_buf_11' with compact=bit mode in 8-bits (systolic_array.cpp:114:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_in_buf_12' with compact=bit mode in 8-bits (systolic_array.cpp:114:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_in_buf_13' with compact=bit mode in 8-bits (systolic_array.cpp:114:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_in_buf_14' with compact=bit mode in 8-bits (systolic_array.cpp:114:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_in_buf_15' with compact=bit mode in 8-bits (systolic_array.cpp:114:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_in_buf_0' with compact=bit mode in 8-bits (systolic_array.cpp:115:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_in_buf_1' with compact=bit mode in 8-bits (systolic_array.cpp:115:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_in_buf_2' with compact=bit mode in 8-bits (systolic_array.cpp:115:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_in_buf_3' with compact=bit mode in 8-bits (systolic_array.cpp:115:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_in_buf_4' with compact=bit mode in 8-bits (systolic_array.cpp:115:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_in_buf_5' with compact=bit mode in 8-bits (systolic_array.cpp:115:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_in_buf_6' with compact=bit mode in 8-bits (systolic_array.cpp:115:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_in_buf_7' with compact=bit mode in 8-bits (systolic_array.cpp:115:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_in_buf_8' with compact=bit mode in 8-bits (systolic_array.cpp:115:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_in_buf_9' with compact=bit mode in 8-bits (systolic_array.cpp:115:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_in_buf_10' with compact=bit mode in 8-bits (systolic_array.cpp:115:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_in_buf_11' with compact=bit mode in 8-bits (systolic_array.cpp:115:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_in_buf_12' with compact=bit mode in 8-bits (systolic_array.cpp:115:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_in_buf_13' with compact=bit mode in 8-bits (systolic_array.cpp:115:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_in_buf_14' with compact=bit mode in 8-bits (systolic_array.cpp:115:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_in_buf_15' with compact=bit mode in 8-bits (systolic_array.cpp:115:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_0_0' with compact=bit mode in 8-bits (systolic_array.cpp:119:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_0_1' with compact=bit mode in 8-bits (systolic_array.cpp:119:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_0_2' with compact=bit mode in 8-bits (systolic_array.cpp:119:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_0_3' with compact=bit mode in 8-bits (systolic_array.cpp:119:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_0_4' with compact=bit mode in 8-bits (systolic_array.cpp:119:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_0_5' with compact=bit mode in 8-bits (systolic_array.cpp:119:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_0_6' with compact=bit mode in 8-bits (systolic_array.cpp:119:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_0_7' with compact=bit mode in 8-bits (systolic_array.cpp:119:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_0_8' with compact=bit mode in 8-bits (systolic_array.cpp:119:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_0_9' with compact=bit mode in 8-bits (systolic_array.cpp:119:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_0_10' with compact=bit mode in 8-bits (systolic_array.cpp:119:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_0_11' with compact=bit mode in 8-bits (systolic_array.cpp:119:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_0_12' with compact=bit mode in 8-bits (systolic_array.cpp:119:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_0_13' with compact=bit mode in 8-bits (systolic_array.cpp:119:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_0_14' with compact=bit mode in 8-bits (systolic_array.cpp:119:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_0_15' with compact=bit mode in 8-bits (systolic_array.cpp:119:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_0_16' with compact=bit mode in 8-bits (systolic_array.cpp:119:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_1_0' with compact=bit mode in 8-bits (systolic_array.cpp:119:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_1_1' with compact=bit mode in 8-bits (systolic_array.cpp:119:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_1_2' with compact=bit mode in 8-bits (systolic_array.cpp:119:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_1_3' with compact=bit mode in 8-bits (systolic_array.cpp:119:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_1_4' with compact=bit mode in 8-bits (systolic_array.cpp:119:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_1_5' with compact=bit mode in 8-bits (systolic_array.cpp:119:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_1_6' with compact=bit mode in 8-bits (systolic_array.cpp:119:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_1_7' with compact=bit mode in 8-bits (systolic_array.cpp:119:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_1_8' with compact=bit mode in 8-bits (systolic_array.cpp:119:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_1_9' with compact=bit mode in 8-bits (systolic_array.cpp:119:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_1_10' with compact=bit mode in 8-bits (systolic_array.cpp:119:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_1_11' with compact=bit mode in 8-bits (systolic_array.cpp:119:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_1_12' with compact=bit mode in 8-bits (systolic_array.cpp:119:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_1_13' with compact=bit mode in 8-bits (systolic_array.cpp:119:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_1_14' with compact=bit mode in 8-bits (systolic_array.cpp:119:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_1_15' with compact=bit mode in 8-bits (systolic_array.cpp:119:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_1_16' with compact=bit mode in 8-bits (systolic_array.cpp:119:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_2_0' with compact=bit mode in 8-bits (systolic_array.cpp:119:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_2_1' with compact=bit mode in 8-bits (systolic_array.cpp:119:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_2_2' with compact=bit mode in 8-bits (systolic_array.cpp:119:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_2_3' with compact=bit mode in 8-bits (systolic_array.cpp:119:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_2_4' with compact=bit mode in 8-bits (systolic_array.cpp:119:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_2_5' with compact=bit mode in 8-bits (systolic_array.cpp:119:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_2_6' with compact=bit mode in 8-bits (systolic_array.cpp:119:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_2_7' with compact=bit mode in 8-bits (systolic_array.cpp:119:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_2_8' with compact=bit mode in 8-bits (systolic_array.cpp:119:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_2_9' with compact=bit mode in 8-bits (systolic_array.cpp:119:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_2_10' with compact=bit mode in 8-bits (systolic_array.cpp:119:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_2_11' with compact=bit mode in 8-bits (systolic_array.cpp:119:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_2_12' with compact=bit mode in 8-bits (systolic_array.cpp:119:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_2_13' with compact=bit mode in 8-bits (systolic_array.cpp:119:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_2_14' with compact=bit mode in 8-bits (systolic_array.cpp:119:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_2_15' with compact=bit mode in 8-bits (systolic_array.cpp:119:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_2_16' with compact=bit mode in 8-bits (systolic_array.cpp:119:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_3_0' with compact=bit mode in 8-bits (systolic_array.cpp:119:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_3_1' with compact=bit mode in 8-bits (systolic_array.cpp:119:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_3_2' with compact=bit mode in 8-bits (systolic_array.cpp:119:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_3_3' with compact=bit mode in 8-bits (systolic_array.cpp:119:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_3_4' with compact=bit mode in 8-bits (systolic_array.cpp:119:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_3_5' with compact=bit mode in 8-bits (systolic_array.cpp:119:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_3_6' with compact=bit mode in 8-bits (systolic_array.cpp:119:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_3_7' with compact=bit mode in 8-bits (systolic_array.cpp:119:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_3_8' with compact=bit mode in 8-bits (systolic_array.cpp:119:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_3_9' with compact=bit mode in 8-bits (systolic_array.cpp:119:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_3_10' with compact=bit mode in 8-bits (systolic_array.cpp:119:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_3_11' with compact=bit mode in 8-bits (systolic_array.cpp:119:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_3_12' with compact=bit mode in 8-bits (systolic_array.cpp:119:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_3_13' with compact=bit mode in 8-bits (systolic_array.cpp:119:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_3_14' with compact=bit mode in 8-bits (systolic_array.cpp:119:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_3_15' with compact=bit mode in 8-bits (systolic_array.cpp:119:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_3_16' with compact=bit mode in 8-bits (systolic_array.cpp:119:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_4_0' with compact=bit mode in 8-bits (systolic_array.cpp:119:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_4_1' with compact=bit mode in 8-bits (systolic_array.cpp:119:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_4_2' with compact=bit mode in 8-bits (systolic_array.cpp:119:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_4_3' with compact=bit mode in 8-bits (systolic_array.cpp:119:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_4_4' with compact=bit mode in 8-bits (systolic_array.cpp:119:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_4_5' with compact=bit mode in 8-bits (systolic_array.cpp:119:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_4_6' with compact=bit mode in 8-bits (systolic_array.cpp:119:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_4_7' with compact=bit mode in 8-bits (systolic_array.cpp:119:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_4_8' with compact=bit mode in 8-bits (systolic_array.cpp:119:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_4_9' with compact=bit mode in 8-bits (systolic_array.cpp:119:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_4_10' with compact=bit mode in 8-bits (systolic_array.cpp:119:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_4_11' with compact=bit mode in 8-bits (systolic_array.cpp:119:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_4_12' with compact=bit mode in 8-bits (systolic_array.cpp:119:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_4_13' with compact=bit mode in 8-bits (systolic_array.cpp:119:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_4_14' with compact=bit mode in 8-bits (systolic_array.cpp:119:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_4_15' with compact=bit mode in 8-bits (systolic_array.cpp:119:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_4_16' with compact=bit mode in 8-bits (systolic_array.cpp:119:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_5_0' with compact=bit mode in 8-bits (systolic_array.cpp:119:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_5_1' with compact=bit mode in 8-bits (systolic_array.cpp:119:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_5_2' with compact=bit mode in 8-bits (systolic_array.cpp:119:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_5_3' with compact=bit mode in 8-bits (systolic_array.cpp:119:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_5_4' with compact=bit mode in 8-bits (systolic_array.cpp:119:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_5_5' with compact=bit mode in 8-bits (systolic_array.cpp:119:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_5_6' with compact=bit mode in 8-bits (systolic_array.cpp:119:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_5_7' with compact=bit mode in 8-bits (systolic_array.cpp:119:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_5_8' with compact=bit mode in 8-bits (systolic_array.cpp:119:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_5_9' with compact=bit mode in 8-bits (systolic_array.cpp:119:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_5_10' with compact=bit mode in 8-bits (systolic_array.cpp:119:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_5_11' with compact=bit mode in 8-bits (systolic_array.cpp:119:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_5_12' with compact=bit mode in 8-bits (systolic_array.cpp:119:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_5_13' with compact=bit mode in 8-bits (systolic_array.cpp:119:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_5_14' with compact=bit mode in 8-bits (systolic_array.cpp:119:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_5_15' with compact=bit mode in 8-bits (systolic_array.cpp:119:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_5_16' with compact=bit mode in 8-bits (systolic_array.cpp:119:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_6_0' with compact=bit mode in 8-bits (systolic_array.cpp:119:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_6_1' with compact=bit mode in 8-bits (systolic_array.cpp:119:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_6_2' with compact=bit mode in 8-bits (systolic_array.cpp:119:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_6_3' with compact=bit mode in 8-bits (systolic_array.cpp:119:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_6_4' with compact=bit mode in 8-bits (systolic_array.cpp:119:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_6_5' with compact=bit mode in 8-bits (systolic_array.cpp:119:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_6_6' with compact=bit mode in 8-bits (systolic_array.cpp:119:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_6_7' with compact=bit mode in 8-bits (systolic_array.cpp:119:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_6_8' with compact=bit mode in 8-bits (systolic_array.cpp:119:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_6_9' with compact=bit mode in 8-bits (systolic_array.cpp:119:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_6_10' with compact=bit mode in 8-bits (systolic_array.cpp:119:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_6_11' with compact=bit mode in 8-bits (systolic_array.cpp:119:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_6_12' with compact=bit mode in 8-bits (systolic_array.cpp:119:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_6_13' with compact=bit mode in 8-bits (systolic_array.cpp:119:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_6_14' with compact=bit mode in 8-bits (systolic_array.cpp:119:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_6_15' with compact=bit mode in 8-bits (systolic_array.cpp:119:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_6_16' with compact=bit mode in 8-bits (systolic_array.cpp:119:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_7_0' with compact=bit mode in 8-bits (systolic_array.cpp:119:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_7_1' with compact=bit mode in 8-bits (systolic_array.cpp:119:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_7_2' with compact=bit mode in 8-bits (systolic_array.cpp:119:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_7_3' with compact=bit mode in 8-bits (systolic_array.cpp:119:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_7_4' with compact=bit mode in 8-bits (systolic_array.cpp:119:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_7_5' with compact=bit mode in 8-bits (systolic_array.cpp:119:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_7_6' with compact=bit mode in 8-bits (systolic_array.cpp:119:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_7_7' with compact=bit mode in 8-bits (systolic_array.cpp:119:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_7_8' with compact=bit mode in 8-bits (systolic_array.cpp:119:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_7_9' with compact=bit mode in 8-bits (systolic_array.cpp:119:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_7_10' with compact=bit mode in 8-bits (systolic_array.cpp:119:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_7_11' with compact=bit mode in 8-bits (systolic_array.cpp:119:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_7_12' with compact=bit mode in 8-bits (systolic_array.cpp:119:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_7_13' with compact=bit mode in 8-bits (systolic_array.cpp:119:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_7_14' with compact=bit mode in 8-bits (systolic_array.cpp:119:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_7_15' with compact=bit mode in 8-bits (systolic_array.cpp:119:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_7_16' with compact=bit mode in 8-bits (systolic_array.cpp:119:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_8_0' with compact=bit mode in 8-bits (systolic_array.cpp:119:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_8_1' with compact=bit mode in 8-bits (systolic_array.cpp:119:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_8_2' with compact=bit mode in 8-bits (systolic_array.cpp:119:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_8_3' with compact=bit mode in 8-bits (systolic_array.cpp:119:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_8_4' with compact=bit mode in 8-bits (systolic_array.cpp:119:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_8_5' with compact=bit mode in 8-bits (systolic_array.cpp:119:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_8_6' with compact=bit mode in 8-bits (systolic_array.cpp:119:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_8_7' with compact=bit mode in 8-bits (systolic_array.cpp:119:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_8_8' with compact=bit mode in 8-bits (systolic_array.cpp:119:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_8_9' with compact=bit mode in 8-bits (systolic_array.cpp:119:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_8_10' with compact=bit mode in 8-bits (systolic_array.cpp:119:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_8_11' with compact=bit mode in 8-bits (systolic_array.cpp:119:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_8_12' with compact=bit mode in 8-bits (systolic_array.cpp:119:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_8_13' with compact=bit mode in 8-bits (systolic_array.cpp:119:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_8_14' with compact=bit mode in 8-bits (systolic_array.cpp:119:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_8_15' with compact=bit mode in 8-bits (systolic_array.cpp:119:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_8_16' with compact=bit mode in 8-bits (systolic_array.cpp:119:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_9_0' with compact=bit mode in 8-bits (systolic_array.cpp:119:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_9_1' with compact=bit mode in 8-bits (systolic_array.cpp:119:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_9_2' with compact=bit mode in 8-bits (systolic_array.cpp:119:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_9_3' with compact=bit mode in 8-bits (systolic_array.cpp:119:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_9_4' with compact=bit mode in 8-bits (systolic_array.cpp:119:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_9_5' with compact=bit mode in 8-bits (systolic_array.cpp:119:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_9_6' with compact=bit mode in 8-bits (systolic_array.cpp:119:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_9_7' with compact=bit mode in 8-bits (systolic_array.cpp:119:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_9_8' with compact=bit mode in 8-bits (systolic_array.cpp:119:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_9_9' with compact=bit mode in 8-bits (systolic_array.cpp:119:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_9_10' with compact=bit mode in 8-bits (systolic_array.cpp:119:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_9_11' with compact=bit mode in 8-bits (systolic_array.cpp:119:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_9_12' with compact=bit mode in 8-bits (systolic_array.cpp:119:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_9_13' with compact=bit mode in 8-bits (systolic_array.cpp:119:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_9_14' with compact=bit mode in 8-bits (systolic_array.cpp:119:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_9_15' with compact=bit mode in 8-bits (systolic_array.cpp:119:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_9_16' with compact=bit mode in 8-bits (systolic_array.cpp:119:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_10_0' with compact=bit mode in 8-bits (systolic_array.cpp:119:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_10_1' with compact=bit mode in 8-bits (systolic_array.cpp:119:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_10_2' with compact=bit mode in 8-bits (systolic_array.cpp:119:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_10_3' with compact=bit mode in 8-bits (systolic_array.cpp:119:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_10_4' with compact=bit mode in 8-bits (systolic_array.cpp:119:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_10_5' with compact=bit mode in 8-bits (systolic_array.cpp:119:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_10_6' with compact=bit mode in 8-bits (systolic_array.cpp:119:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_10_7' with compact=bit mode in 8-bits (systolic_array.cpp:119:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_10_8' with compact=bit mode in 8-bits (systolic_array.cpp:119:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_10_9' with compact=bit mode in 8-bits (systolic_array.cpp:119:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_10_10' with compact=bit mode in 8-bits (systolic_array.cpp:119:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_10_11' with compact=bit mode in 8-bits (systolic_array.cpp:119:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_10_12' with compact=bit mode in 8-bits (systolic_array.cpp:119:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_10_13' with compact=bit mode in 8-bits (systolic_array.cpp:119:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_10_14' with compact=bit mode in 8-bits (systolic_array.cpp:119:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_10_15' with compact=bit mode in 8-bits (systolic_array.cpp:119:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_10_16' with compact=bit mode in 8-bits (systolic_array.cpp:119:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_11_0' with compact=bit mode in 8-bits (systolic_array.cpp:119:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_11_1' with compact=bit mode in 8-bits (systolic_array.cpp:119:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_11_2' with compact=bit mode in 8-bits (systolic_array.cpp:119:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_11_3' with compact=bit mode in 8-bits (systolic_array.cpp:119:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_11_4' with compact=bit mode in 8-bits (systolic_array.cpp:119:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_11_5' with compact=bit mode in 8-bits (systolic_array.cpp:119:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_11_6' with compact=bit mode in 8-bits (systolic_array.cpp:119:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_11_7' with compact=bit mode in 8-bits (systolic_array.cpp:119:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_11_8' with compact=bit mode in 8-bits (systolic_array.cpp:119:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_11_9' with compact=bit mode in 8-bits (systolic_array.cpp:119:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_11_10' with compact=bit mode in 8-bits (systolic_array.cpp:119:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_11_11' with compact=bit mode in 8-bits (systolic_array.cpp:119:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_11_12' with compact=bit mode in 8-bits (systolic_array.cpp:119:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_11_13' with compact=bit mode in 8-bits (systolic_array.cpp:119:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_11_14' with compact=bit mode in 8-bits (systolic_array.cpp:119:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_11_15' with compact=bit mode in 8-bits (systolic_array.cpp:119:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_11_16' with compact=bit mode in 8-bits (systolic_array.cpp:119:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_12_0' with compact=bit mode in 8-bits (systolic_array.cpp:119:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_12_1' with compact=bit mode in 8-bits (systolic_array.cpp:119:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_12_2' with compact=bit mode in 8-bits (systolic_array.cpp:119:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_12_3' with compact=bit mode in 8-bits (systolic_array.cpp:119:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_12_4' with compact=bit mode in 8-bits (systolic_array.cpp:119:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_12_5' with compact=bit mode in 8-bits (systolic_array.cpp:119:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_12_6' with compact=bit mode in 8-bits (systolic_array.cpp:119:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_12_7' with compact=bit mode in 8-bits (systolic_array.cpp:119:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_12_8' with compact=bit mode in 8-bits (systolic_array.cpp:119:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_12_9' with compact=bit mode in 8-bits (systolic_array.cpp:119:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_12_10' with compact=bit mode in 8-bits (systolic_array.cpp:119:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_12_11' with compact=bit mode in 8-bits (systolic_array.cpp:119:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_12_12' with compact=bit mode in 8-bits (systolic_array.cpp:119:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_12_13' with compact=bit mode in 8-bits (systolic_array.cpp:119:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_12_14' with compact=bit mode in 8-bits (systolic_array.cpp:119:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_12_15' with compact=bit mode in 8-bits (systolic_array.cpp:119:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_12_16' with compact=bit mode in 8-bits (systolic_array.cpp:119:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_13_0' with compact=bit mode in 8-bits (systolic_array.cpp:119:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_13_1' with compact=bit mode in 8-bits (systolic_array.cpp:119:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_13_2' with compact=bit mode in 8-bits (systolic_array.cpp:119:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_13_3' with compact=bit mode in 8-bits (systolic_array.cpp:119:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_13_4' with compact=bit mode in 8-bits (systolic_array.cpp:119:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_13_5' with compact=bit mode in 8-bits (systolic_array.cpp:119:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_13_6' with compact=bit mode in 8-bits (systolic_array.cpp:119:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_13_7' with compact=bit mode in 8-bits (systolic_array.cpp:119:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_13_8' with compact=bit mode in 8-bits (systolic_array.cpp:119:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_13_9' with compact=bit mode in 8-bits (systolic_array.cpp:119:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_13_10' with compact=bit mode in 8-bits (systolic_array.cpp:119:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_13_11' with compact=bit mode in 8-bits (systolic_array.cpp:119:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_13_12' with compact=bit mode in 8-bits (systolic_array.cpp:119:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_13_13' with compact=bit mode in 8-bits (systolic_array.cpp:119:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_13_14' with compact=bit mode in 8-bits (systolic_array.cpp:119:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_13_15' with compact=bit mode in 8-bits (systolic_array.cpp:119:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_13_16' with compact=bit mode in 8-bits (systolic_array.cpp:119:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_14_0' with compact=bit mode in 8-bits (systolic_array.cpp:119:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_14_1' with compact=bit mode in 8-bits (systolic_array.cpp:119:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_14_2' with compact=bit mode in 8-bits (systolic_array.cpp:119:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_14_3' with compact=bit mode in 8-bits (systolic_array.cpp:119:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_14_4' with compact=bit mode in 8-bits (systolic_array.cpp:119:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_14_5' with compact=bit mode in 8-bits (systolic_array.cpp:119:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_14_6' with compact=bit mode in 8-bits (systolic_array.cpp:119:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_14_7' with compact=bit mode in 8-bits (systolic_array.cpp:119:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_14_8' with compact=bit mode in 8-bits (systolic_array.cpp:119:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_14_9' with compact=bit mode in 8-bits (systolic_array.cpp:119:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_14_10' with compact=bit mode in 8-bits (systolic_array.cpp:119:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_14_11' with compact=bit mode in 8-bits (systolic_array.cpp:119:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_14_12' with compact=bit mode in 8-bits (systolic_array.cpp:119:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_14_13' with compact=bit mode in 8-bits (systolic_array.cpp:119:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_14_14' with compact=bit mode in 8-bits (systolic_array.cpp:119:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_14_15' with compact=bit mode in 8-bits (systolic_array.cpp:119:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_14_16' with compact=bit mode in 8-bits (systolic_array.cpp:119:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_15_0' with compact=bit mode in 8-bits (systolic_array.cpp:119:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_15_1' with compact=bit mode in 8-bits (systolic_array.cpp:119:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_15_2' with compact=bit mode in 8-bits (systolic_array.cpp:119:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_15_3' with compact=bit mode in 8-bits (systolic_array.cpp:119:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_15_4' with compact=bit mode in 8-bits (systolic_array.cpp:119:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_15_5' with compact=bit mode in 8-bits (systolic_array.cpp:119:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_15_6' with compact=bit mode in 8-bits (systolic_array.cpp:119:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_15_7' with compact=bit mode in 8-bits (systolic_array.cpp:119:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_15_8' with compact=bit mode in 8-bits (systolic_array.cpp:119:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_15_9' with compact=bit mode in 8-bits (systolic_array.cpp:119:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_15_10' with compact=bit mode in 8-bits (systolic_array.cpp:119:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_15_11' with compact=bit mode in 8-bits (systolic_array.cpp:119:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_15_12' with compact=bit mode in 8-bits (systolic_array.cpp:119:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_15_13' with compact=bit mode in 8-bits (systolic_array.cpp:119:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_15_14' with compact=bit mode in 8-bits (systolic_array.cpp:119:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_15_15' with compact=bit mode in 8-bits (systolic_array.cpp:119:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_15_16' with compact=bit mode in 8-bits (systolic_array.cpp:119:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_0_0' with compact=bit mode in 8-bits (systolic_array.cpp:120:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_0_1' with compact=bit mode in 8-bits (systolic_array.cpp:120:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_0_2' with compact=bit mode in 8-bits (systolic_array.cpp:120:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_0_3' with compact=bit mode in 8-bits (systolic_array.cpp:120:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_0_4' with compact=bit mode in 8-bits (systolic_array.cpp:120:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_0_5' with compact=bit mode in 8-bits (systolic_array.cpp:120:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_0_6' with compact=bit mode in 8-bits (systolic_array.cpp:120:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_0_7' with compact=bit mode in 8-bits (systolic_array.cpp:120:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_0_8' with compact=bit mode in 8-bits (systolic_array.cpp:120:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_0_9' with compact=bit mode in 8-bits (systolic_array.cpp:120:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_0_10' with compact=bit mode in 8-bits (systolic_array.cpp:120:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_0_11' with compact=bit mode in 8-bits (systolic_array.cpp:120:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_0_12' with compact=bit mode in 8-bits (systolic_array.cpp:120:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_0_13' with compact=bit mode in 8-bits (systolic_array.cpp:120:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_0_14' with compact=bit mode in 8-bits (systolic_array.cpp:120:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_0_15' with compact=bit mode in 8-bits (systolic_array.cpp:120:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_0_16' with compact=bit mode in 8-bits (systolic_array.cpp:120:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_1_0' with compact=bit mode in 8-bits (systolic_array.cpp:120:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_1_1' with compact=bit mode in 8-bits (systolic_array.cpp:120:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_1_2' with compact=bit mode in 8-bits (systolic_array.cpp:120:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_1_3' with compact=bit mode in 8-bits (systolic_array.cpp:120:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_1_4' with compact=bit mode in 8-bits (systolic_array.cpp:120:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_1_5' with compact=bit mode in 8-bits (systolic_array.cpp:120:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_1_6' with compact=bit mode in 8-bits (systolic_array.cpp:120:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_1_7' with compact=bit mode in 8-bits (systolic_array.cpp:120:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_1_8' with compact=bit mode in 8-bits (systolic_array.cpp:120:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_1_9' with compact=bit mode in 8-bits (systolic_array.cpp:120:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_1_10' with compact=bit mode in 8-bits (systolic_array.cpp:120:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_1_11' with compact=bit mode in 8-bits (systolic_array.cpp:120:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_1_12' with compact=bit mode in 8-bits (systolic_array.cpp:120:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_1_13' with compact=bit mode in 8-bits (systolic_array.cpp:120:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_1_14' with compact=bit mode in 8-bits (systolic_array.cpp:120:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_1_15' with compact=bit mode in 8-bits (systolic_array.cpp:120:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_1_16' with compact=bit mode in 8-bits (systolic_array.cpp:120:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_2_0' with compact=bit mode in 8-bits (systolic_array.cpp:120:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_2_1' with compact=bit mode in 8-bits (systolic_array.cpp:120:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_2_2' with compact=bit mode in 8-bits (systolic_array.cpp:120:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_2_3' with compact=bit mode in 8-bits (systolic_array.cpp:120:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_2_4' with compact=bit mode in 8-bits (systolic_array.cpp:120:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_2_5' with compact=bit mode in 8-bits (systolic_array.cpp:120:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_2_6' with compact=bit mode in 8-bits (systolic_array.cpp:120:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_2_7' with compact=bit mode in 8-bits (systolic_array.cpp:120:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_2_8' with compact=bit mode in 8-bits (systolic_array.cpp:120:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_2_9' with compact=bit mode in 8-bits (systolic_array.cpp:120:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_2_10' with compact=bit mode in 8-bits (systolic_array.cpp:120:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_2_11' with compact=bit mode in 8-bits (systolic_array.cpp:120:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_2_12' with compact=bit mode in 8-bits (systolic_array.cpp:120:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_2_13' with compact=bit mode in 8-bits (systolic_array.cpp:120:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_2_14' with compact=bit mode in 8-bits (systolic_array.cpp:120:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_2_15' with compact=bit mode in 8-bits (systolic_array.cpp:120:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_2_16' with compact=bit mode in 8-bits (systolic_array.cpp:120:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_3_0' with compact=bit mode in 8-bits (systolic_array.cpp:120:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_3_1' with compact=bit mode in 8-bits (systolic_array.cpp:120:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_3_2' with compact=bit mode in 8-bits (systolic_array.cpp:120:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_3_3' with compact=bit mode in 8-bits (systolic_array.cpp:120:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_3_4' with compact=bit mode in 8-bits (systolic_array.cpp:120:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_3_5' with compact=bit mode in 8-bits (systolic_array.cpp:120:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_3_6' with compact=bit mode in 8-bits (systolic_array.cpp:120:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_3_7' with compact=bit mode in 8-bits (systolic_array.cpp:120:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_3_8' with compact=bit mode in 8-bits (systolic_array.cpp:120:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_3_9' with compact=bit mode in 8-bits (systolic_array.cpp:120:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_3_10' with compact=bit mode in 8-bits (systolic_array.cpp:120:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_3_11' with compact=bit mode in 8-bits (systolic_array.cpp:120:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_3_12' with compact=bit mode in 8-bits (systolic_array.cpp:120:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_3_13' with compact=bit mode in 8-bits (systolic_array.cpp:120:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_3_14' with compact=bit mode in 8-bits (systolic_array.cpp:120:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_3_15' with compact=bit mode in 8-bits (systolic_array.cpp:120:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_3_16' with compact=bit mode in 8-bits (systolic_array.cpp:120:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_4_0' with compact=bit mode in 8-bits (systolic_array.cpp:120:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_4_1' with compact=bit mode in 8-bits (systolic_array.cpp:120:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_4_2' with compact=bit mode in 8-bits (systolic_array.cpp:120:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_4_3' with compact=bit mode in 8-bits (systolic_array.cpp:120:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_4_4' with compact=bit mode in 8-bits (systolic_array.cpp:120:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_4_5' with compact=bit mode in 8-bits (systolic_array.cpp:120:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_4_6' with compact=bit mode in 8-bits (systolic_array.cpp:120:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_4_7' with compact=bit mode in 8-bits (systolic_array.cpp:120:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_4_8' with compact=bit mode in 8-bits (systolic_array.cpp:120:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_4_9' with compact=bit mode in 8-bits (systolic_array.cpp:120:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_4_10' with compact=bit mode in 8-bits (systolic_array.cpp:120:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_4_11' with compact=bit mode in 8-bits (systolic_array.cpp:120:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_4_12' with compact=bit mode in 8-bits (systolic_array.cpp:120:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_4_13' with compact=bit mode in 8-bits (systolic_array.cpp:120:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_4_14' with compact=bit mode in 8-bits (systolic_array.cpp:120:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_4_15' with compact=bit mode in 8-bits (systolic_array.cpp:120:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_4_16' with compact=bit mode in 8-bits (systolic_array.cpp:120:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_5_0' with compact=bit mode in 8-bits (systolic_array.cpp:120:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_5_1' with compact=bit mode in 8-bits (systolic_array.cpp:120:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_5_2' with compact=bit mode in 8-bits (systolic_array.cpp:120:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_5_3' with compact=bit mode in 8-bits (systolic_array.cpp:120:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_5_4' with compact=bit mode in 8-bits (systolic_array.cpp:120:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_5_5' with compact=bit mode in 8-bits (systolic_array.cpp:120:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_5_6' with compact=bit mode in 8-bits (systolic_array.cpp:120:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_5_7' with compact=bit mode in 8-bits (systolic_array.cpp:120:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_5_8' with compact=bit mode in 8-bits (systolic_array.cpp:120:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_5_9' with compact=bit mode in 8-bits (systolic_array.cpp:120:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_5_10' with compact=bit mode in 8-bits (systolic_array.cpp:120:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_5_11' with compact=bit mode in 8-bits (systolic_array.cpp:120:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_5_12' with compact=bit mode in 8-bits (systolic_array.cpp:120:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_5_13' with compact=bit mode in 8-bits (systolic_array.cpp:120:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_5_14' with compact=bit mode in 8-bits (systolic_array.cpp:120:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_5_15' with compact=bit mode in 8-bits (systolic_array.cpp:120:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_5_16' with compact=bit mode in 8-bits (systolic_array.cpp:120:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_6_0' with compact=bit mode in 8-bits (systolic_array.cpp:120:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_6_1' with compact=bit mode in 8-bits (systolic_array.cpp:120:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_6_2' with compact=bit mode in 8-bits (systolic_array.cpp:120:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_6_3' with compact=bit mode in 8-bits (systolic_array.cpp:120:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_6_4' with compact=bit mode in 8-bits (systolic_array.cpp:120:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_6_5' with compact=bit mode in 8-bits (systolic_array.cpp:120:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_6_6' with compact=bit mode in 8-bits (systolic_array.cpp:120:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_6_7' with compact=bit mode in 8-bits (systolic_array.cpp:120:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_6_8' with compact=bit mode in 8-bits (systolic_array.cpp:120:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_6_9' with compact=bit mode in 8-bits (systolic_array.cpp:120:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_6_10' with compact=bit mode in 8-bits (systolic_array.cpp:120:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_6_11' with compact=bit mode in 8-bits (systolic_array.cpp:120:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_6_12' with compact=bit mode in 8-bits (systolic_array.cpp:120:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_6_13' with compact=bit mode in 8-bits (systolic_array.cpp:120:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_6_14' with compact=bit mode in 8-bits (systolic_array.cpp:120:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_6_15' with compact=bit mode in 8-bits (systolic_array.cpp:120:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_6_16' with compact=bit mode in 8-bits (systolic_array.cpp:120:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_7_0' with compact=bit mode in 8-bits (systolic_array.cpp:120:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_7_1' with compact=bit mode in 8-bits (systolic_array.cpp:120:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_7_2' with compact=bit mode in 8-bits (systolic_array.cpp:120:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_7_3' with compact=bit mode in 8-bits (systolic_array.cpp:120:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_7_4' with compact=bit mode in 8-bits (systolic_array.cpp:120:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_7_5' with compact=bit mode in 8-bits (systolic_array.cpp:120:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_7_6' with compact=bit mode in 8-bits (systolic_array.cpp:120:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_7_7' with compact=bit mode in 8-bits (systolic_array.cpp:120:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_7_8' with compact=bit mode in 8-bits (systolic_array.cpp:120:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_7_9' with compact=bit mode in 8-bits (systolic_array.cpp:120:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_7_10' with compact=bit mode in 8-bits (systolic_array.cpp:120:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_7_11' with compact=bit mode in 8-bits (systolic_array.cpp:120:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_7_12' with compact=bit mode in 8-bits (systolic_array.cpp:120:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_7_13' with compact=bit mode in 8-bits (systolic_array.cpp:120:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_7_14' with compact=bit mode in 8-bits (systolic_array.cpp:120:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_7_15' with compact=bit mode in 8-bits (systolic_array.cpp:120:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_7_16' with compact=bit mode in 8-bits (systolic_array.cpp:120:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_8_0' with compact=bit mode in 8-bits (systolic_array.cpp:120:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_8_1' with compact=bit mode in 8-bits (systolic_array.cpp:120:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_8_2' with compact=bit mode in 8-bits (systolic_array.cpp:120:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_8_3' with compact=bit mode in 8-bits (systolic_array.cpp:120:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_8_4' with compact=bit mode in 8-bits (systolic_array.cpp:120:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_8_5' with compact=bit mode in 8-bits (systolic_array.cpp:120:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_8_6' with compact=bit mode in 8-bits (systolic_array.cpp:120:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_8_7' with compact=bit mode in 8-bits (systolic_array.cpp:120:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_8_8' with compact=bit mode in 8-bits (systolic_array.cpp:120:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_8_9' with compact=bit mode in 8-bits (systolic_array.cpp:120:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_8_10' with compact=bit mode in 8-bits (systolic_array.cpp:120:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_8_11' with compact=bit mode in 8-bits (systolic_array.cpp:120:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_8_12' with compact=bit mode in 8-bits (systolic_array.cpp:120:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_8_13' with compact=bit mode in 8-bits (systolic_array.cpp:120:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_8_14' with compact=bit mode in 8-bits (systolic_array.cpp:120:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_8_15' with compact=bit mode in 8-bits (systolic_array.cpp:120:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_8_16' with compact=bit mode in 8-bits (systolic_array.cpp:120:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_9_0' with compact=bit mode in 8-bits (systolic_array.cpp:120:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_9_1' with compact=bit mode in 8-bits (systolic_array.cpp:120:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_9_2' with compact=bit mode in 8-bits (systolic_array.cpp:120:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_9_3' with compact=bit mode in 8-bits (systolic_array.cpp:120:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_9_4' with compact=bit mode in 8-bits (systolic_array.cpp:120:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_9_5' with compact=bit mode in 8-bits (systolic_array.cpp:120:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_9_6' with compact=bit mode in 8-bits (systolic_array.cpp:120:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_9_7' with compact=bit mode in 8-bits (systolic_array.cpp:120:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_9_8' with compact=bit mode in 8-bits (systolic_array.cpp:120:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_9_9' with compact=bit mode in 8-bits (systolic_array.cpp:120:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_9_10' with compact=bit mode in 8-bits (systolic_array.cpp:120:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_9_11' with compact=bit mode in 8-bits (systolic_array.cpp:120:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_9_12' with compact=bit mode in 8-bits (systolic_array.cpp:120:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_9_13' with compact=bit mode in 8-bits (systolic_array.cpp:120:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_9_14' with compact=bit mode in 8-bits (systolic_array.cpp:120:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_9_15' with compact=bit mode in 8-bits (systolic_array.cpp:120:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_9_16' with compact=bit mode in 8-bits (systolic_array.cpp:120:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_10_0' with compact=bit mode in 8-bits (systolic_array.cpp:120:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_10_1' with compact=bit mode in 8-bits (systolic_array.cpp:120:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_10_2' with compact=bit mode in 8-bits (systolic_array.cpp:120:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_10_3' with compact=bit mode in 8-bits (systolic_array.cpp:120:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_10_4' with compact=bit mode in 8-bits (systolic_array.cpp:120:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_10_5' with compact=bit mode in 8-bits (systolic_array.cpp:120:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_10_6' with compact=bit mode in 8-bits (systolic_array.cpp:120:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_10_7' with compact=bit mode in 8-bits (systolic_array.cpp:120:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_10_8' with compact=bit mode in 8-bits (systolic_array.cpp:120:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_10_9' with compact=bit mode in 8-bits (systolic_array.cpp:120:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_10_10' with compact=bit mode in 8-bits (systolic_array.cpp:120:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_10_11' with compact=bit mode in 8-bits (systolic_array.cpp:120:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_10_12' with compact=bit mode in 8-bits (systolic_array.cpp:120:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_10_13' with compact=bit mode in 8-bits (systolic_array.cpp:120:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_10_14' with compact=bit mode in 8-bits (systolic_array.cpp:120:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_10_15' with compact=bit mode in 8-bits (systolic_array.cpp:120:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_10_16' with compact=bit mode in 8-bits (systolic_array.cpp:120:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_11_0' with compact=bit mode in 8-bits (systolic_array.cpp:120:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_11_1' with compact=bit mode in 8-bits (systolic_array.cpp:120:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_11_2' with compact=bit mode in 8-bits (systolic_array.cpp:120:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_11_3' with compact=bit mode in 8-bits (systolic_array.cpp:120:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_11_4' with compact=bit mode in 8-bits (systolic_array.cpp:120:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_11_5' with compact=bit mode in 8-bits (systolic_array.cpp:120:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_11_6' with compact=bit mode in 8-bits (systolic_array.cpp:120:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_11_7' with compact=bit mode in 8-bits (systolic_array.cpp:120:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_11_8' with compact=bit mode in 8-bits (systolic_array.cpp:120:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_11_9' with compact=bit mode in 8-bits (systolic_array.cpp:120:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_11_10' with compact=bit mode in 8-bits (systolic_array.cpp:120:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_11_11' with compact=bit mode in 8-bits (systolic_array.cpp:120:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_11_12' with compact=bit mode in 8-bits (systolic_array.cpp:120:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_11_13' with compact=bit mode in 8-bits (systolic_array.cpp:120:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_11_14' with compact=bit mode in 8-bits (systolic_array.cpp:120:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_11_15' with compact=bit mode in 8-bits (systolic_array.cpp:120:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_11_16' with compact=bit mode in 8-bits (systolic_array.cpp:120:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_12_0' with compact=bit mode in 8-bits (systolic_array.cpp:120:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_12_1' with compact=bit mode in 8-bits (systolic_array.cpp:120:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_12_2' with compact=bit mode in 8-bits (systolic_array.cpp:120:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_12_3' with compact=bit mode in 8-bits (systolic_array.cpp:120:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_12_4' with compact=bit mode in 8-bits (systolic_array.cpp:120:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_12_5' with compact=bit mode in 8-bits (systolic_array.cpp:120:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_12_6' with compact=bit mode in 8-bits (systolic_array.cpp:120:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_12_7' with compact=bit mode in 8-bits (systolic_array.cpp:120:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_12_8' with compact=bit mode in 8-bits (systolic_array.cpp:120:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_12_9' with compact=bit mode in 8-bits (systolic_array.cpp:120:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_12_10' with compact=bit mode in 8-bits (systolic_array.cpp:120:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_12_11' with compact=bit mode in 8-bits (systolic_array.cpp:120:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_12_12' with compact=bit mode in 8-bits (systolic_array.cpp:120:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_12_13' with compact=bit mode in 8-bits (systolic_array.cpp:120:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_12_14' with compact=bit mode in 8-bits (systolic_array.cpp:120:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_12_15' with compact=bit mode in 8-bits (systolic_array.cpp:120:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_12_16' with compact=bit mode in 8-bits (systolic_array.cpp:120:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_13_0' with compact=bit mode in 8-bits (systolic_array.cpp:120:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_13_1' with compact=bit mode in 8-bits (systolic_array.cpp:120:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_13_2' with compact=bit mode in 8-bits (systolic_array.cpp:120:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_13_3' with compact=bit mode in 8-bits (systolic_array.cpp:120:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_13_4' with compact=bit mode in 8-bits (systolic_array.cpp:120:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_13_5' with compact=bit mode in 8-bits (systolic_array.cpp:120:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_13_6' with compact=bit mode in 8-bits (systolic_array.cpp:120:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_13_7' with compact=bit mode in 8-bits (systolic_array.cpp:120:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_13_8' with compact=bit mode in 8-bits (systolic_array.cpp:120:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_13_9' with compact=bit mode in 8-bits (systolic_array.cpp:120:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_13_10' with compact=bit mode in 8-bits (systolic_array.cpp:120:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_13_11' with compact=bit mode in 8-bits (systolic_array.cpp:120:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_13_12' with compact=bit mode in 8-bits (systolic_array.cpp:120:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_13_13' with compact=bit mode in 8-bits (systolic_array.cpp:120:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_13_14' with compact=bit mode in 8-bits (systolic_array.cpp:120:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_13_15' with compact=bit mode in 8-bits (systolic_array.cpp:120:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_13_16' with compact=bit mode in 8-bits (systolic_array.cpp:120:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_14_0' with compact=bit mode in 8-bits (systolic_array.cpp:120:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_14_1' with compact=bit mode in 8-bits (systolic_array.cpp:120:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_14_2' with compact=bit mode in 8-bits (systolic_array.cpp:120:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_14_3' with compact=bit mode in 8-bits (systolic_array.cpp:120:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_14_4' with compact=bit mode in 8-bits (systolic_array.cpp:120:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_14_5' with compact=bit mode in 8-bits (systolic_array.cpp:120:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_14_6' with compact=bit mode in 8-bits (systolic_array.cpp:120:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_14_7' with compact=bit mode in 8-bits (systolic_array.cpp:120:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_14_8' with compact=bit mode in 8-bits (systolic_array.cpp:120:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_14_9' with compact=bit mode in 8-bits (systolic_array.cpp:120:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_14_10' with compact=bit mode in 8-bits (systolic_array.cpp:120:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_14_11' with compact=bit mode in 8-bits (systolic_array.cpp:120:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_14_12' with compact=bit mode in 8-bits (systolic_array.cpp:120:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_14_13' with compact=bit mode in 8-bits (systolic_array.cpp:120:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_14_14' with compact=bit mode in 8-bits (systolic_array.cpp:120:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_14_15' with compact=bit mode in 8-bits (systolic_array.cpp:120:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_14_16' with compact=bit mode in 8-bits (systolic_array.cpp:120:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_15_0' with compact=bit mode in 8-bits (systolic_array.cpp:120:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_15_1' with compact=bit mode in 8-bits (systolic_array.cpp:120:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_15_2' with compact=bit mode in 8-bits (systolic_array.cpp:120:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_15_3' with compact=bit mode in 8-bits (systolic_array.cpp:120:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_15_4' with compact=bit mode in 8-bits (systolic_array.cpp:120:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_15_5' with compact=bit mode in 8-bits (systolic_array.cpp:120:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_15_6' with compact=bit mode in 8-bits (systolic_array.cpp:120:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_15_7' with compact=bit mode in 8-bits (systolic_array.cpp:120:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_15_8' with compact=bit mode in 8-bits (systolic_array.cpp:120:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_15_9' with compact=bit mode in 8-bits (systolic_array.cpp:120:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_15_10' with compact=bit mode in 8-bits (systolic_array.cpp:120:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_15_11' with compact=bit mode in 8-bits (systolic_array.cpp:120:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_15_12' with compact=bit mode in 8-bits (systolic_array.cpp:120:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_15_13' with compact=bit mode in 8-bits (systolic_array.cpp:120:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_15_14' with compact=bit mode in 8-bits (systolic_array.cpp:120:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_15_15' with compact=bit mode in 8-bits (systolic_array.cpp:120:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_15_16' with compact=bit mode in 8-bits (systolic_array.cpp:120:25)
INFO: [HLS 214-241] Aggregating scalar variable 'outp_addr' with compact=bit mode in 512-bits (kernel.cpp:637:0)
INFO: [HLS 214-241] Aggregating scalar variable 'inp_addr' with compact=bit mode in 512-bits (kernel.cpp:637:0)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=3' for array 'buf7' due to pipeline pragma (gemm_systolic_array.cpp:167:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=3' for array 'buf9' due to pipeline pragma (gemm_systolic_array.cpp:217:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=3' for array 'buf11' due to pipeline pragma (gemm_systolic_array.cpp:267:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'inp_buf' due to pipeline pragma (kernel.cpp:47:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'inp_buf' due to pipeline pragma (kernel.cpp:67:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'inp_buf' due to pipeline pragma (kernel.cpp:137:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'inp_buf' due to pipeline pragma (gemm_systolic_array.cpp:77:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'buf' due to pipeline pragma (kernel.cpp:178:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'inp_buf' due to pipeline pragma (gemm_systolic_array.cpp:123:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'inp_buf' due to pipeline pragma (gemm_systolic_array.cpp:167:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'buf' due to pipeline pragma (kernel.cpp:298:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'inp_buf' due to pipeline pragma (gemm_systolic_array.cpp:217:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'inp_buf' due to pipeline pragma (gemm_systolic_array.cpp:267:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'buf' due to pipeline pragma (kernel.cpp:486:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=3' for array 'inp' due to pipeline pragma (kernel.cpp:115:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=3' for array 'outp' due to pipeline pragma (kernel.cpp:673:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=3' for array 'K' due to pipeline pragma (gemm_systolic_array.cpp:77:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=3' for array 'V' due to pipeline pragma (gemm_systolic_array.cpp:123:9)
INFO: [HLS 214-248] Applying array_partition to '_ZL4buf7': Complete partitioning on dimension 3. (./const/buf7.h:1:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL4buf9': Complete partitioning on dimension 3. (./const/buf9.h:1:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL5buf11': Complete partitioning on dimension 3. (./const/buf11.h:1:0)
INFO: [HLS 214-248] Applying array_partition to 'inp_buf': Complete partitioning on dimension 2. (kernel.cpp:44:16)
INFO: [HLS 214-248] Applying array_partition to 'inp_buf': Complete partitioning on dimension 2. (kernel.cpp:64:16)
INFO: [HLS 214-248] Applying array_partition to 'inp_buf': Complete partitioning on dimension 2. (kernel.cpp:134:16)
INFO: [HLS 214-248] Applying array_partition to 'inp_buf': Complete partitioning on dimension 2. (kernel.cpp:154:16)
INFO: [HLS 214-248] Applying array_partition to 'buf': Complete partitioning on dimension 2. (kernel.cpp:171:17)
INFO: [HLS 214-248] Applying array_partition to 'inp_buf': Complete partitioning on dimension 2. (kernel.cpp:207:16)
INFO: [HLS 214-248] Applying array_partition to 'inp_buf': Complete partitioning on dimension 2. (kernel.cpp:251:16)
INFO: [HLS 214-248] Applying array_partition to 'buf': Complete partitioning on dimension 2. (kernel.cpp:289:17)
INFO: [HLS 214-248] Applying array_partition to 'inp_buf': Complete partitioning on dimension 2. (kernel.cpp:357:16)
INFO: [HLS 214-248] Applying array_partition to 'inp_buf': Complete partitioning on dimension 2. (kernel.cpp:440:16)
INFO: [HLS 214-248] Applying array_partition to 'buf': Complete partitioning on dimension 2. (kernel.cpp:477:17)
INFO: [HLS 214-248] Applying array_partition to 'inp': Complete partitioning on dimension 3. (kernel.cpp:638:17)
INFO: [HLS 214-248] Applying array_partition to 'outp': Complete partitioning on dimension 3. (kernel.cpp:641:16)
INFO: [HLS 214-248] Applying array_partition to 'K': Complete partitioning on dimension 3. (kernel.cpp:657:15)
INFO: [HLS 214-248] Applying array_partition to 'V': Complete partitioning on dimension 3. (kernel.cpp:659:16)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.s_struct.io_pack_int8s' into 'input_loader_kv.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i128.s_struct.io_pack_int8s.1' into 'input_loader_kv.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.a16i8' into '_llvm.fpga.unpack.bits.s_struct.io_pack_int8s.i128.1'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i1024.s_struct.io_pack_int48s' into 'systolic_array_k_768.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.s_struct.io_pack_int8s' into 'gemm_systolic_array_qkv.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i128.s_struct.io_pack_int8s.1' into 'gemm_systolic_array_qkv.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.io_pack_int8s.i128.1' into 'Linear_layer_k.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.io_pack_int8s.i128.1' into 'K_writer.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.io_pack_int8s.i128.1' into 'Linear_layer_v.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.io_pack_int8s.i128.1' into 'V_writer.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.io_pack_floats' into 'input_loader_q_res0.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i128.s_struct.io_pack_int8s.1' into 'input_loader_q_res0.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i512.s_struct.io_pack_floats.1' into 'input_loader_q_res0.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.s_struct.io_pack_int8s' into 'input_loader_q_res0.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.io_pack_int8s.i128.1' into 'Linear_layer_q.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.io_pack_int8s.i128.1' into 'systolic_array_k_64.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i384.s_struct.io_pack_int24s.1' into 'systolic_array_k_64.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.io_pack_int24s' into 'systolic_array_k_64.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.a16s_struct.ap_uint<24>s' into '_llvm.fpga.unpack.bits.s_struct.io_pack_int24s.i384.1'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.s_struct.io_pack_int8s' into 'gemm_systolic_array_attn.12599.12600.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i512.s_struct.io_pack_floats.1' into 'gemm_systolic_array_attn.12599.12600.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i128.s_struct.io_pack_int8s.1' into 'gemm_systolic_array_attn.12599.12600.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.io_pack_int24s.i384.1' into 'gemm_systolic_array_attn.12599.12600.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.io_pack_floats' into 'gemm_systolic_array_attn.12599.12600.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.io_pack_int8s.i128.1' into 'Attention_layer.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.a16f32' into '_llvm.fpga.unpack.bits.s_struct.io_pack_floats.i512.1'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.io_pack_floats.i512.1' into 'Softmax_layer.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i128.s_struct.io_pack_int8s.1' into 'Softmax_layer.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.s_struct.io_pack_int8s' into 'Softmax_layer.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.io_pack_int8s.i128.1' into 'systolic_array_k_512.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i384.s_struct.io_pack_int24s.1' into 'systolic_array_k_512.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.io_pack_int24s' into 'systolic_array_k_512.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.s_struct.io_pack_int8s' into 'gemm_systolic_array_cont.12603.12604.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i128.s_struct.io_pack_int8s.1' into 'gemm_systolic_array_cont.12603.12604.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.io_pack_int24s.i384.1' into 'gemm_systolic_array_cont.12603.12604.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.io_pack_int8s.i128.1' into 'Context_layer.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.io_pack_int8s.i128.1' into 'systolic_array_k_768.436.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i768.s_struct.io_pack_int48s.1' into 'systolic_array_k_768.436.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i1024.s_struct.io_pack_int48s' into 'systolic_array_k_768.436.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i1024.a16s_struct.ap_int<48>s' into '_llvm.fpga.unpack.bits.s_struct.io_pack_int48s.i768.1'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.s_struct.io_pack_int8s' into 'gemm_systolic_array_ds0.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i512.s_struct.io_pack_floats.1' into 'gemm_systolic_array_ds0.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i128.s_struct.io_pack_int8s.1' into 'gemm_systolic_array_ds0.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.io_pack_int48s.i768.1' into 'gemm_systolic_array_ds0.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.io_pack_floats' into 'gemm_systolic_array_ds0.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.io_pack_int8s.i128.1' into 'Linear_layer_ds0.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.io_pack_floats.i512.1' into 'Res_layer0.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i512.s_struct.io_pack_floats.1' into 'Res_layer0.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.io_pack_floats' into 'Res_layer0.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.io_pack_floats.i512.1' into 'Layer_norm0.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i512.s_struct.io_pack_floats.1' into 'Layer_norm0.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.io_pack_floats' into 'Layer_norm0.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.io_pack_floats.i512.1' into 'input_loader_ds1_res1.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i128.s_struct.io_pack_int8s.1' into 'input_loader_ds1_res1.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i512.s_struct.io_pack_floats.1' into 'input_loader_ds1_res1.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.s_struct.io_pack_int8s' into 'input_loader_ds1_res1.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.io_pack_int8s.i128.1' into 'systolic_array_k_768.435.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i768.s_struct.io_pack_int48s.1' into 'systolic_array_k_768.435.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i1024.s_struct.io_pack_int48s' into 'systolic_array_k_768.435.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.s_struct.io_pack_int8s' into 'gemm_systolic_array_ds1.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i512.s_struct.io_pack_floats.1' into 'gemm_systolic_array_ds1.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i128.s_struct.io_pack_int8s.1' into 'gemm_systolic_array_ds1.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.io_pack_int48s.i768.1' into 'gemm_systolic_array_ds1.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.io_pack_floats' into 'gemm_systolic_array_ds1.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.io_pack_int8s.i128.1' into 'Linear_layer_ds1.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.io_pack_floats.i512.1' into 'Gelu_layer.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i128.s_struct.io_pack_int8s.1' into 'Gelu_layer.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.s_struct.io_pack_int8s' into 'Gelu_layer.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.io_pack_int8s.i128.1' into 'systolic_array_k_3072.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i768.s_struct.io_pack_int48s.1' into 'systolic_array_k_3072.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i1024.s_struct.io_pack_int48s' into 'systolic_array_k_3072.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.s_struct.io_pack_int8s' into 'gemm_systolic_array_ds2.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i512.s_struct.io_pack_floats.1' into 'gemm_systolic_array_ds2.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i128.s_struct.io_pack_int8s.1' into 'gemm_systolic_array_ds2.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.io_pack_int48s.i768.1' into 'gemm_systolic_array_ds2.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.io_pack_floats' into 'gemm_systolic_array_ds2.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.io_pack_int8s.i128.1' into 'Linear_layer_ds2.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.io_pack_floats.i512.1' into 'Res_layer1.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i512.s_struct.io_pack_floats.1' into 'Res_layer1.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.io_pack_floats' into 'Res_layer1.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.io_pack_floats.i512.1' into 'Layer_norm1.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i512.s_struct.io_pack_floats.1' into 'Layer_norm1.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.io_pack_floats' into 'Layer_norm1.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.io_pack_floats.i512.1' into 'output_writer.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'Bert_layer' (kernel.cpp:664:13)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'Bert_layer' (kernel.cpp:674:26)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 228.15 seconds. CPU system time: 26.76 seconds. Elapsed time: 268.34 seconds; current allocated memory: 584.180 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 584.180 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 44.27 seconds. CPU system time: 1.04 seconds. Elapsed time: 45.82 seconds; current allocated memory: 1.414 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 168.76 seconds. CPU system time: 1.3 seconds. Elapsed time: 170.55 seconds; current allocated memory: 2.008 GB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'Softmax_layer.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'Layer_norm1.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'Layer_norm1.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'Layer_norm0.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'Layer_norm0.1' automatically.
INFO: [XFORM 203-102] Partitioning array 'buf5.data' in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'buf3.data' in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'buf1.data' in dimension 3 automatically.
INFO: [XFORM 203-721] Changing loop 'Loop_data_in_buffer_proc' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:0) to a process function for dataflow in function 'systolic_array_k_768.1'.
INFO: [XFORM 203-721] Changing loop 'Loop_data_load_A_proc' (systolic_array.cpp:72) to a process function for dataflow in function 'systolic_array_k_768.1'.
INFO: [XFORM 203-721] Changing loop 'Loop_data_drain_AB_proc' (systolic_array.cpp:90) to a process function for dataflow in function 'systolic_array_k_768.1'.
INFO: [XFORM 203-721] Changing loop 'Loop_data_drain_C_proc' (systolic_array.cpp:101) to a process function for dataflow in function 'systolic_array_k_768.1'.
INFO: [XFORM 203-721] Changing loop 'Loop_data_in_buffer_proc' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:144) to a process function for dataflow in function 'systolic_array_k_64.1'.
INFO: [XFORM 203-721] Changing loop 'Loop_data_load_A_proc' (systolic_array.cpp:214) to a process function for dataflow in function 'systolic_array_k_64.1'.
INFO: [XFORM 203-721] Changing loop 'Loop_data_drain_AB_proc' (systolic_array.cpp:232) to a process function for dataflow in function 'systolic_array_k_64.1'.
INFO: [XFORM 203-721] Changing loop 'Loop_data_drain_C_proc' (systolic_array.cpp:243) to a process function for dataflow in function 'systolic_array_k_64.1'.
INFO: [XFORM 203-721] Changing loop 'Loop_data_in_buffer_proc' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:144) to a process function for dataflow in function 'systolic_array_k_512.1'.
INFO: [XFORM 203-721] Changing loop 'Loop_data_load_A_proc' (systolic_array.cpp:285) to a process function for dataflow in function 'systolic_array_k_512.1'.
INFO: [XFORM 203-721] Changing loop 'Loop_data_drain_AB_proc' (systolic_array.cpp:303) to a process function for dataflow in function 'systolic_array_k_512.1'.
INFO: [XFORM 203-721] Changing loop 'Loop_data_drain_C_proc' (systolic_array.cpp:314) to a process function for dataflow in function 'systolic_array_k_512.1'.
INFO: [XFORM 203-721] Changing loop 'Loop_data_in_buffer_proc' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:144) to a process function for dataflow in function 'systolic_array_k_768.436.1'.
INFO: [XFORM 203-721] Changing loop 'Loop_data_load_A_proc' (systolic_array.cpp:72) to a process function for dataflow in function 'systolic_array_k_768.436.1'.
INFO: [XFORM 203-721] Changing loop 'Loop_data_drain_AB_proc' (systolic_array.cpp:90) to a process function for dataflow in function 'systolic_array_k_768.436.1'.
INFO: [XFORM 203-721] Changing loop 'Loop_data_drain_C_proc' (systolic_array.cpp:101) to a process function for dataflow in function 'systolic_array_k_768.436.1'.
INFO: [XFORM 203-721] Changing loop 'Loop_data_in_buffer_proc' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:144) to a process function for dataflow in function 'systolic_array_k_768.435.1'.
INFO: [XFORM 203-721] Changing loop 'Loop_data_load_A_proc' (systolic_array.cpp:72) to a process function for dataflow in function 'systolic_array_k_768.435.1'.
INFO: [XFORM 203-721] Changing loop 'Loop_data_drain_AB_proc' (systolic_array.cpp:90) to a process function for dataflow in function 'systolic_array_k_768.435.1'.
INFO: [XFORM 203-721] Changing loop 'Loop_data_drain_C_proc' (systolic_array.cpp:101) to a process function for dataflow in function 'systolic_array_k_768.435.1'.
INFO: [XFORM 203-721] Changing loop 'Loop_data_in_buffer_proc' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:144) to a process function for dataflow in function 'systolic_array_k_3072.1'.
INFO: [XFORM 203-721] Changing loop 'Loop_data_load_A_proc' (systolic_array.cpp:143) to a process function for dataflow in function 'systolic_array_k_3072.1'.
INFO: [XFORM 203-721] Changing loop 'Loop_data_drain_AB_proc' (systolic_array.cpp:161) to a process function for dataflow in function 'systolic_array_k_3072.1'.
INFO: [XFORM 203-721] Changing loop 'Loop_data_drain_C_proc' (systolic_array.cpp:172) to a process function for dataflow in function 'systolic_array_k_3072.1'.
INFO: [XFORM 203-721] Changing loop 'init_block_AB' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:0)  to a process function for dataflow in function 'gemm_systolic_array_qkv.1'.
INFO: [XFORM 203-721] Changing loop 'l_bias_scale_j' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:0)  to a process function for dataflow in function 'gemm_systolic_array_qkv.1'.
INFO: [XFORM 203-721] Extract dataflow region from loop block_gemm (gemm_systolic_array.cpp:26)  of function 'gemm_systolic_array_qkv.1'.
INFO: [XFORM 203-721] Extract dataflow region from loop l_pack_seq (kernel.cpp:561)  of function 'Bert_layer_dataflow_region_1'.
INFO: [XFORM 203-721] Extract dataflow region from loop l_pack_seq (kernel.cpp:587)  of function 'Bert_layer_dataflow_region_2'.
INFO: [XFORM 203-721] Extract dataflow region from loop l_multi_head (kernel.cpp:237)  of function 'Self_attention.1'.
INFO: [XFORM 203-721] Changing loop 'init_block_AB' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174)  to a process function for dataflow in function 'gemm_systolic_array_attn.12599.12600.1'.
INFO: [XFORM 203-721] Changing loop 'l_bias_scale_j' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:144)  to a process function for dataflow in function 'gemm_systolic_array_attn.12599.12600.1'.
INFO: [XFORM 203-721] Extract dataflow region from loop block_gemm (gemm_systolic_array.cpp:76)  of function 'gemm_systolic_array_attn.12599.12600.1'.
INFO: [XFORM 203-721] Changing loop 'init_block_AB' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174)  to a process function for dataflow in function 'gemm_systolic_array_cont.12603.12604.1'.
INFO: [XFORM 203-721] Changing loop 'l_bias_scale_j' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:144)  to a process function for dataflow in function 'gemm_systolic_array_cont.12603.12604.1'.
INFO: [XFORM 203-721] Extract dataflow region from loop block_gemm (gemm_systolic_array.cpp:122)  of function 'gemm_systolic_array_cont.12603.12604.1'.
INFO: [XFORM 203-721] Changing loop 'init_block_AB' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174)  to a process function for dataflow in function 'gemm_systolic_array_ds0.1'.
INFO: [XFORM 203-721] Changing loop 'l_bias_scale_j' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:144)  to a process function for dataflow in function 'gemm_systolic_array_ds0.1'.
INFO: [XFORM 203-721] Extract dataflow region from loop block_gemm (gemm_systolic_array.cpp:166)  of function 'gemm_systolic_array_ds0.1'.
INFO: [XFORM 203-721] Changing loop 'init_block_AB' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174)  to a process function for dataflow in function 'gemm_systolic_array_ds1.1'.
INFO: [XFORM 203-721] Changing loop 'l_bias_scale_j' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:144)  to a process function for dataflow in function 'gemm_systolic_array_ds1.1'.
INFO: [XFORM 203-721] Extract dataflow region from loop block_gemm (gemm_systolic_array.cpp:216)  of function 'gemm_systolic_array_ds1.1'.
INFO: [XFORM 203-721] Changing loop 'init_block_AB' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174)  to a process function for dataflow in function 'gemm_systolic_array_ds2.1'.
INFO: [XFORM 203-721] Changing loop 'l_bias_scale_j' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:144)  to a process function for dataflow in function 'gemm_systolic_array_ds2.1'.
INFO: [XFORM 203-721] Extract dataflow region from loop block_gemm (gemm_systolic_array.cpp:266)  of function 'gemm_systolic_array_ds2.1'.
INFO: [XFORM 203-712] Applying dataflow to function 'systolic_array_k_768.1' (systolic_array.cpp:45:9), detected/extracted 262 process function(s): 
	 'systolic_array_k_768.1_Block_entry2_proc'
	 'systolic_array_k_768.1_Loop_data_in_buffer_proc19'
	 'systolic_array_k_768.1_Loop_data_load_A_proc20'
	 'PE_8_4_pack.1460.1'
	 'PE_8_4_pack.1461.1'
	 'PE_8_4_pack.1462.1'
	 'PE_8_4_pack.1463.1'
	 'PE_8_4_pack.1464.1'
	 'PE_8_4_pack.1465.1'
	 'PE_8_4_pack.1466.1'
	 'PE_8_4_pack.1467.1'
	 'PE_8_4_pack.1468.1'
	 'PE_8_4_pack.1469.1'
	 'PE_8_4_pack.1470.1'
	 'PE_8_4_pack.1471.1'
	 'PE_8_4_pack.1472.1'
	 'PE_8_4_pack.1473.1'
	 'PE_8_4_pack.1474.1'
	 'PE_8_4_pack.1475.1'
	 'PE_8_4_pack.1476.1'
	 'PE_8_4_pack.1477.1'
	 'PE_8_4_pack.1478.1'
	 'PE_8_4_pack.1479.1'
	 'PE_8_4_pack.1480.1'
	 'PE_8_4_pack.1481.1'
	 'PE_8_4_pack.1482.1'
	 'PE_8_4_pack.1483.1'
	 'PE_8_4_pack.1484.1'
	 'PE_8_4_pack.1485.1'
	 'PE_8_4_pack.1486.1'
	 'PE_8_4_pack.1487.1'
	 'PE_8_4_pack.1488.1'
	 'PE_8_4_pack.1489.1'
	 'PE_8_4_pack.1490.1'
	 'PE_8_4_pack.1491.1'
	 'PE_8_4_pack.1492.1'
	 'PE_8_4_pack.1493.1'
	 'PE_8_4_pack.1494.1'
	 'PE_8_4_pack.1495.1'
	 'PE_8_4_pack.1496.1'
	 'PE_8_4_pack.1497.1'
	 'PE_8_4_pack.1498.1'
	 'PE_8_4_pack.1499.1'
	 'PE_8_4_pack.1500.1'
	 'PE_8_4_pack.1501.1'
	 'PE_8_4_pack.1502.1'
	 'PE_8_4_pack.1503.1'
	 'PE_8_4_pack.1504.1'
	 'PE_8_4_pack.1505.1'
	 'PE_8_4_pack.1506.1'
	 'PE_8_4_pack.1507.1'
	 'PE_8_4_pack.1508.1'
	 'PE_8_4_pack.1509.1'
	 'PE_8_4_pack.1510.1'
	 'PE_8_4_pack.1511.1'
	 'PE_8_4_pack.1512.1'
	 'PE_8_4_pack.1513.1'
	 'PE_8_4_pack.1514.1'
	 'PE_8_4_pack.1515.1'
	 'PE_8_4_pack.1516.1'
	 'PE_8_4_pack.1517.1'
	 'PE_8_4_pack.1518.1'
	 'PE_8_4_pack.1519.1'
	 'PE_8_4_pack.1520.1'
	 'PE_8_4_pack.1521.1'
	 'PE_8_4_pack.1522.1'
	 'PE_8_4_pack.1523.1'
	 'PE_8_4_pack.1524.1'
	 'PE_8_4_pack.1525.1'
	 'PE_8_4_pack.1526.1'
	 'PE_8_4_pack.1527.1'
	 'PE_8_4_pack.1528.1'
	 'PE_8_4_pack.1529.1'
	 'PE_8_4_pack.1530.1'
	 'PE_8_4_pack.1531.1'
	 'PE_8_4_pack.1532.1'
	 'PE_8_4_pack.1533.1'
	 'PE_8_4_pack.1534.1'
	 'PE_8_4_pack.1535.1'
	 'PE_8_4_pack.1536.1'
	 'PE_8_4_pack.1537.1'
	 'PE_8_4_pack.1538.1'
	 'PE_8_4_pack.1539.1'
	 'PE_8_4_pack.1540.1'
	 'PE_8_4_pack.1541.1'
	 'PE_8_4_pack.1542.1'
	 'PE_8_4_pack.1543.1'
	 'PE_8_4_pack.1544.1'
	 'PE_8_4_pack.1545.1'
	 'PE_8_4_pack.1546.1'
	 'PE_8_4_pack.1547.1'
	 'PE_8_4_pack.1548.1'
	 'PE_8_4_pack.1549.1'
	 'PE_8_4_pack.1550.1'
	 'PE_8_4_pack.1551.1'
	 'PE_8_4_pack.1552.1'
	 'PE_8_4_pack.1553.1'
	 'PE_8_4_pack.1554.1'
	 'PE_8_4_pack.1555.1'
	 'PE_8_4_pack.1556.1'
	 'PE_8_4_pack.1557.1'
	 'PE_8_4_pack.1558.1'
	 'PE_8_4_pack.1559.1'
	 'PE_8_4_pack.1560.1'
	 'PE_8_4_pack.1561.1'
	 'PE_8_4_pack.1562.1'
	 'PE_8_4_pack.1563.1'
	 'PE_8_4_pack.1564.1'
	 'PE_8_4_pack.1565.1'
	 'PE_8_4_pack.1566.1'
	 'PE_8_4_pack.1567.1'
	 'PE_8_4_pack.1568.1'
	 'PE_8_4_pack.1569.1'
	 'PE_8_4_pack.1570.1'
	 'PE_8_4_pack.1571.1'
	 'PE_8_4_pack.1572.1'
	 'PE_8_4_pack.1573.1'
	 'PE_8_4_pack.1574.1'
	 'PE_8_4_pack.1575.1'
	 'PE_8_4_pack.1576.1'
	 'PE_8_4_pack.1577.1'
	 'PE_8_4_pack.1578.1'
	 'PE_8_4_pack.1579.1'
	 'PE_8_4_pack.1580.1'
	 'PE_8_4_pack.1581.1'
	 'PE_8_4_pack.1582.1'
	 'PE_8_4_pack.1583.1'
	 'PE_8_4_pack.1584.1'
	 'PE_8_4_pack.1585.1'
	 'PE_8_4_pack.1586.1'
	 'PE_8_4_pack.1587.1'
	 'PE_8_4_pack.1588.1'
	 'PE_8_4_pack.1589.1'
	 'PE_8_4_pack.1590.1'
	 'PE_8_4_pack.1591.1'
	 'PE_8_4_pack.1592.1'
	 'PE_8_4_pack.1593.1'
	 'PE_8_4_pack.1594.1'
	 'PE_8_4_pack.1595.1'
	 'PE_8_4_pack.1596.1'
	 'PE_8_4_pack.1597.1'
	 'PE_8_4_pack.1598.1'
	 'PE_8_4_pack.1599.1'
	 'PE_8_4_pack.1600.1'
	 'PE_8_4_pack.1601.1'
	 'PE_8_4_pack.1602.1'
	 'PE_8_4_pack.1603.1'
	 'PE_8_4_pack.1604.1'
	 'PE_8_4_pack.1605.1'
	 'PE_8_4_pack.1606.1'
	 'PE_8_4_pack.1607.1'
	 'PE_8_4_pack.1608.1'
	 'PE_8_4_pack.1609.1'
	 'PE_8_4_pack.1610.1'
	 'PE_8_4_pack.1611.1'
	 'PE_8_4_pack.1612.1'
	 'PE_8_4_pack.1613.1'
	 'PE_8_4_pack.1614.1'
	 'PE_8_4_pack.1615.1'
	 'PE_8_4_pack.1616.1'
	 'PE_8_4_pack.1617.1'
	 'PE_8_4_pack.1618.1'
	 'PE_8_4_pack.1619.1'
	 'PE_8_4_pack.1620.1'
	 'PE_8_4_pack.1621.1'
	 'PE_8_4_pack.1622.1'
	 'PE_8_4_pack.1623.1'
	 'PE_8_4_pack.1624.1'
	 'PE_8_4_pack.1625.1'
	 'PE_8_4_pack.1626.1'
	 'PE_8_4_pack.1627.1'
	 'PE_8_4_pack.1628.1'
	 'PE_8_4_pack.1629.1'
	 'PE_8_4_pack.1630.1'
	 'PE_8_4_pack.1631.1'
	 'PE_8_4_pack.1632.1'
	 'PE_8_4_pack.1633.1'
	 'PE_8_4_pack.1634.1'
	 'PE_8_4_pack.1635.1'
	 'PE_8_4_pack.1636.1'
	 'PE_8_4_pack.1637.1'
	 'PE_8_4_pack.1638.1'
	 'PE_8_4_pack.1639.1'
	 'PE_8_4_pack.1640.1'
	 'PE_8_4_pack.1641.1'
	 'PE_8_4_pack.1642.1'
	 'PE_8_4_pack.1643.1'
	 'PE_8_4_pack.1644.1'
	 'PE_8_4_pack.1645.1'
	 'PE_8_4_pack.1646.1'
	 'PE_8_4_pack.1647.1'
	 'PE_8_4_pack.1648.1'
	 'PE_8_4_pack.1649.1'
	 'PE_8_4_pack.1650.1'
	 'PE_8_4_pack.1651.1'
	 'PE_8_4_pack.1652.1'
	 'PE_8_4_pack.1653.1'
	 'PE_8_4_pack.1654.1'
	 'PE_8_4_pack.1655.1'
	 'PE_8_4_pack.1656.1'
	 'PE_8_4_pack.1657.1'
	 'PE_8_4_pack.1658.1'
	 'PE_8_4_pack.1659.1'
	 'PE_8_4_pack.1660.1'
	 'PE_8_4_pack.1661.1'
	 'PE_8_4_pack.1662.1'
	 'PE_8_4_pack.1663.1'
	 'PE_8_4_pack.1664.1'
	 'PE_8_4_pack.1665.1'
	 'PE_8_4_pack.1666.1'
	 'PE_8_4_pack.1667.1'
	 'PE_8_4_pack.1668.1'
	 'PE_8_4_pack.1669.1'
	 'PE_8_4_pack.1670.1'
	 'PE_8_4_pack.1671.1'
	 'PE_8_4_pack.1672.1'
	 'PE_8_4_pack.1673.1'
	 'PE_8_4_pack.1674.1'
	 'PE_8_4_pack.1675.1'
	 'PE_8_4_pack.1676.1'
	 'PE_8_4_pack.1677.1'
	 'PE_8_4_pack.1678.1'
	 'PE_8_4_pack.1679.1'
	 'PE_8_4_pack.1680.1'
	 'PE_8_4_pack.1681.1'
	 'PE_8_4_pack.1682.1'
	 'PE_8_4_pack.1683.1'
	 'PE_8_4_pack.1684.1'
	 'PE_8_4_pack.1685.1'
	 'PE_8_4_pack.1686.1'
	 'PE_8_4_pack.1687.1'
	 'PE_8_4_pack.1688.1'
	 'PE_8_4_pack.1689.1'
	 'PE_8_4_pack.1690.1'
	 'PE_8_4_pack.1691.1'
	 'PE_8_4_pack.1692.1'
	 'PE_8_4_pack.1693.1'
	 'PE_8_4_pack.1694.1'
	 'PE_8_4_pack.1695.1'
	 'PE_8_4_pack.1696.1'
	 'PE_8_4_pack.1697.1'
	 'PE_8_4_pack.1698.1'
	 'PE_8_4_pack.1699.1'
	 'PE_8_4_pack.1700.1'
	 'PE_8_4_pack.1701.1'
	 'PE_8_4_pack.1702.1'
	 'PE_8_4_pack.1703.1'
	 'PE_8_4_pack.1704.1'
	 'PE_8_4_pack.1705.1'
	 'PE_8_4_pack.1706.1'
	 'PE_8_4_pack.1707.1'
	 'PE_8_4_pack.1708.1'
	 'PE_8_4_pack.1709.1'
	 'PE_8_4_pack.1710.1'
	 'PE_8_4_pack.1711.1'
	 'PE_8_4_pack.1712.1'
	 'PE_8_4_pack.1713.1'
	 'PE_8_4_pack.1714.1'
	 'PE_8_4_pack.1'
	 'systolic_array_k_768.1_Loop_data_drain_AB_proc21'
	 'systolic_array_k_768.1_Block_for.end177_proc'
	 'systolic_array_k_768.1_Loop_data_drain_C_proc'.
INFO: [XFORM 203-712] Applying dataflow to function 'dataflow_in_loop_block_gemm' (gemm_systolic_array.cpp:12:3), detected/extracted 3 process function(s): 
	 'init_block_AB_proc'
	 'systolic_array_k_768.1'
	 'l_bias_scale_j_proc'.
INFO: [XFORM 203-712] Applying dataflow to function 'dataflow_in_loop_l_pack_seq' (kernel.cpp:560:5), detected/extracted 5 process function(s): 
	 'input_loader_kv.1'
	 'Linear_layer_k.1'
	 'K_writer.1'
	 'Linear_layer_v.1'
	 'V_writer.1'.
INFO: [XFORM 203-712] Applying dataflow to function 'systolic_array_k_64.1' (systolic_array.cpp:187:9), detected/extracted 262 process function(s): 
	 'systolic_array_k_64.1_Block_entry86_proc'
	 'systolic_array_k_64.1_Loop_data_in_buffer_proc22'
	 'systolic_array_k_64.1_Loop_data_load_A_proc23'
	 'PE_8_8.693.1'
	 'PE_8_8.694.1'
	 'PE_8_8.695.1'
	 'PE_8_8.696.1'
	 'PE_8_8.697.1'
	 'PE_8_8.698.1'
	 'PE_8_8.699.1'
	 'PE_8_8.700.1'
	 'PE_8_8.701.1'
	 'PE_8_8.702.1'
	 'PE_8_8.703.1'
	 'PE_8_8.704.1'
	 'PE_8_8.705.1'
	 'PE_8_8.706.1'
	 'PE_8_8.707.1'
	 'PE_8_8.708.1'
	 'PE_8_8.709.1'
	 'PE_8_8.710.1'
	 'PE_8_8.711.1'
	 'PE_8_8.712.1'
	 'PE_8_8.713.1'
	 'PE_8_8.714.1'
	 'PE_8_8.715.1'
	 'PE_8_8.716.1'
	 'PE_8_8.717.1'
	 'PE_8_8.718.1'
	 'PE_8_8.719.1'
	 'PE_8_8.720.1'
	 'PE_8_8.721.1'
	 'PE_8_8.722.1'
	 'PE_8_8.723.1'
	 'PE_8_8.724.1'
	 'PE_8_8.725.1'
	 'PE_8_8.726.1'
	 'PE_8_8.727.1'
	 'PE_8_8.728.1'
	 'PE_8_8.729.1'
	 'PE_8_8.730.1'
	 'PE_8_8.731.1'
	 'PE_8_8.732.1'
	 'PE_8_8.733.1'
	 'PE_8_8.734.1'
	 'PE_8_8.735.1'
	 'PE_8_8.736.1'
	 'PE_8_8.737.1'
	 'PE_8_8.738.1'
	 'PE_8_8.739.1'
	 'PE_8_8.740.1'
	 'PE_8_8.741.1'
	 'PE_8_8.742.1'
	 'PE_8_8.743.1'
	 'PE_8_8.744.1'
	 'PE_8_8.745.1'
	 'PE_8_8.746.1'
	 'PE_8_8.747.1'
	 'PE_8_8.748.1'
	 'PE_8_8.749.1'
	 'PE_8_8.750.1'
	 'PE_8_8.751.1'
	 'PE_8_8.752.1'
	 'PE_8_8.753.1'
	 'PE_8_8.754.1'
	 'PE_8_8.755.1'
	 'PE_8_8.756.1'
	 'PE_8_8.757.1'
	 'PE_8_8.758.1'
	 'PE_8_8.759.1'
	 'PE_8_8.760.1'
	 'PE_8_8.761.1'
	 'PE_8_8.762.1'
	 'PE_8_8.763.1'
	 'PE_8_8.764.1'
	 'PE_8_8.765.1'
	 'PE_8_8.766.1'
	 'PE_8_8.767.1'
	 'PE_8_8.768.1'
	 'PE_8_8.769.1'
	 'PE_8_8.770.1'
	 'PE_8_8.771.1'
	 'PE_8_8.772.1'
	 'PE_8_8.773.1'
	 'PE_8_8.774.1'
	 'PE_8_8.775.1'
	 'PE_8_8.776.1'
	 'PE_8_8.777.1'
	 'PE_8_8.778.1'
	 'PE_8_8.779.1'
	 'PE_8_8.780.1'
	 'PE_8_8.781.1'
	 'PE_8_8.782.1'
	 'PE_8_8.783.1'
	 'PE_8_8.784.1'
	 'PE_8_8.785.1'
	 'PE_8_8.786.1'
	 'PE_8_8.787.1'
	 'PE_8_8.788.1'
	 'PE_8_8.789.1'
	 'PE_8_8.790.1'
	 'PE_8_8.791.1'
	 'PE_8_8.792.1'
	 'PE_8_8.793.1'
	 'PE_8_8.794.1'
	 'PE_8_8.795.1'
	 'PE_8_8.796.1'
	 'PE_8_8.797.1'
	 'PE_8_8.798.1'
	 'PE_8_8.799.1'
	 'PE_8_8.800.1'
	 'PE_8_8.801.1'
	 'PE_8_8.802.1'
	 'PE_8_8.803.1'
	 'PE_8_8.804.1'
	 'PE_8_8.805.1'
	 'PE_8_8.806.1'
	 'PE_8_8.807.1'
	 'PE_8_8.808.1'
	 'PE_8_8.809.1'
	 'PE_8_8.810.1'
	 'PE_8_8.811.1'
	 'PE_8_8.812.1'
	 'PE_8_8.813.1'
	 'PE_8_8.814.1'
	 'PE_8_8.815.1'
	 'PE_8_8.816.1'
	 'PE_8_8.817.1'
	 'PE_8_8.818.1'
	 'PE_8_8.819.1'
	 'PE_8_8.820.1'
	 'PE_8_8.821.1'
	 'PE_8_8.822.1'
	 'PE_8_8.823.1'
	 'PE_8_8.824.1'
	 'PE_8_8.825.1'
	 'PE_8_8.826.1'
	 'PE_8_8.827.1'
	 'PE_8_8.828.1'
	 'PE_8_8.829.1'
	 'PE_8_8.830.1'
	 'PE_8_8.831.1'
	 'PE_8_8.832.1'
	 'PE_8_8.833.1'
	 'PE_8_8.834.1'
	 'PE_8_8.835.1'
	 'PE_8_8.836.1'
	 'PE_8_8.837.1'
	 'PE_8_8.838.1'
	 'PE_8_8.839.1'
	 'PE_8_8.840.1'
	 'PE_8_8.841.1'
	 'PE_8_8.842.1'
	 'PE_8_8.843.1'
	 'PE_8_8.844.1'
	 'PE_8_8.845.1'
	 'PE_8_8.846.1'
	 'PE_8_8.847.1'
	 'PE_8_8.848.1'
	 'PE_8_8.849.1'
	 'PE_8_8.850.1'
	 'PE_8_8.851.1'
	 'PE_8_8.852.1'
	 'PE_8_8.853.1'
	 'PE_8_8.854.1'
	 'PE_8_8.855.1'
	 'PE_8_8.856.1'
	 'PE_8_8.857.1'
	 'PE_8_8.858.1'
	 'PE_8_8.859.1'
	 'PE_8_8.860.1'
	 'PE_8_8.861.1'
	 'PE_8_8.862.1'
	 'PE_8_8.863.1'
	 'PE_8_8.864.1'
	 'PE_8_8.865.1'
	 'PE_8_8.866.1'
	 'PE_8_8.867.1'
	 'PE_8_8.868.1'
	 'PE_8_8.869.1'
	 'PE_8_8.870.1'
	 'PE_8_8.871.1'
	 'PE_8_8.872.1'
	 'PE_8_8.873.1'
	 'PE_8_8.874.1'
	 'PE_8_8.875.1'
	 'PE_8_8.876.1'
	 'PE_8_8.877.1'
	 'PE_8_8.878.1'
	 'PE_8_8.879.1'
	 'PE_8_8.880.1'
	 'PE_8_8.881.1'
	 'PE_8_8.882.1'
	 'PE_8_8.883.1'
	 'PE_8_8.884.1'
	 'PE_8_8.885.1'
	 'PE_8_8.886.1'
	 'PE_8_8.887.1'
	 'PE_8_8.888.1'
	 'PE_8_8.889.1'
	 'PE_8_8.890.1'
	 'PE_8_8.891.1'
	 'PE_8_8.892.1'
	 'PE_8_8.893.1'
	 'PE_8_8.894.1'
	 'PE_8_8.895.1'
	 'PE_8_8.896.1'
	 'PE_8_8.897.1'
	 'PE_8_8.898.1'
	 'PE_8_8.899.1'
	 'PE_8_8.900.1'
	 'PE_8_8.901.1'
	 'PE_8_8.902.1'
	 'PE_8_8.903.1'
	 'PE_8_8.904.1'
	 'PE_8_8.905.1'
	 'PE_8_8.906.1'
	 'PE_8_8.907.1'
	 'PE_8_8.908.1'
	 'PE_8_8.909.1'
	 'PE_8_8.910.1'
	 'PE_8_8.911.1'
	 'PE_8_8.912.1'
	 'PE_8_8.913.1'
	 'PE_8_8.914.1'
	 'PE_8_8.915.1'
	 'PE_8_8.916.1'
	 'PE_8_8.917.1'
	 'PE_8_8.918.1'
	 'PE_8_8.919.1'
	 'PE_8_8.920.1'
	 'PE_8_8.921.1'
	 'PE_8_8.922.1'
	 'PE_8_8.923.1'
	 'PE_8_8.924.1'
	 'PE_8_8.925.1'
	 'PE_8_8.926.1'
	 'PE_8_8.927.1'
	 'PE_8_8.928.1'
	 'PE_8_8.929.1'
	 'PE_8_8.930.1'
	 'PE_8_8.931.1'
	 'PE_8_8.932.1'
	 'PE_8_8.933.1'
	 'PE_8_8.934.1'
	 'PE_8_8.935.1'
	 'PE_8_8.936.1'
	 'PE_8_8.937.1'
	 'PE_8_8.938.1'
	 'PE_8_8.939.1'
	 'PE_8_8.940.1'
	 'PE_8_8.941.1'
	 'PE_8_8.942.1'
	 'PE_8_8.943.1'
	 'PE_8_8.944.1'
	 'PE_8_8.945.1'
	 'PE_8_8.946.1'
	 'PE_8_8.947.1'
	 'PE_8_8.1'
	 'systolic_array_k_64.1_Loop_data_drain_AB_proc24'
	 'systolic_array_k_64.1_Block_for.end177_proc'
	 'systolic_array_k_64.1_Loop_data_drain_C_proc'.
INFO: [XFORM 203-712] Applying dataflow to function 'dataflow_in_loop_block_gemm40' (gemm_systolic_array.cpp:64:3), detected/extracted 4 process function(s): 
	 'entry_proc3145'
	 'init_block_AB_proc38'
	 'systolic_array_k_64.1'
	 'l_bias_scale_j_proc39'.
INFO: [XFORM 203-712] Applying dataflow to function 'systolic_array_k_512.1' (systolic_array.cpp:258:9), detected/extracted 262 process function(s): 
	 'systolic_array_k_512.1_Block_entry86_proc'
	 'systolic_array_k_512.1_Loop_data_in_buffer_proc25'
	 'systolic_array_k_512.1_Loop_data_load_A_proc26'
	 'PE_8_8.437.1'
	 'PE_8_8.438.1'
	 'PE_8_8.439.1'
	 'PE_8_8.440.1'
	 'PE_8_8.441.1'
	 'PE_8_8.442.1'
	 'PE_8_8.443.1'
	 'PE_8_8.444.1'
	 'PE_8_8.445.1'
	 'PE_8_8.446.1'
	 'PE_8_8.447.1'
	 'PE_8_8.448.1'
	 'PE_8_8.449.1'
	 'PE_8_8.450.1'
	 'PE_8_8.451.1'
	 'PE_8_8.452.1'
	 'PE_8_8.453.1'
	 'PE_8_8.454.1'
	 'PE_8_8.455.1'
	 'PE_8_8.456.1'
	 'PE_8_8.457.1'
	 'PE_8_8.458.1'
	 'PE_8_8.459.1'
	 'PE_8_8.460.1'
	 'PE_8_8.461.1'
	 'PE_8_8.462.1'
	 'PE_8_8.463.1'
	 'PE_8_8.464.1'
	 'PE_8_8.465.1'
	 'PE_8_8.466.1'
	 'PE_8_8.467.1'
	 'PE_8_8.468.1'
	 'PE_8_8.469.1'
	 'PE_8_8.470.1'
	 'PE_8_8.471.1'
	 'PE_8_8.472.1'
	 'PE_8_8.473.1'
	 'PE_8_8.474.1'
	 'PE_8_8.475.1'
	 'PE_8_8.476.1'
	 'PE_8_8.477.1'
	 'PE_8_8.478.1'
	 'PE_8_8.479.1'
	 'PE_8_8.480.1'
	 'PE_8_8.481.1'
	 'PE_8_8.482.1'
	 'PE_8_8.483.1'
	 'PE_8_8.484.1'
	 'PE_8_8.485.1'
	 'PE_8_8.486.1'
	 'PE_8_8.487.1'
	 'PE_8_8.488.1'
	 'PE_8_8.489.1'
	 'PE_8_8.490.1'
	 'PE_8_8.491.1'
	 'PE_8_8.492.1'
	 'PE_8_8.493.1'
	 'PE_8_8.494.1'
	 'PE_8_8.495.1'
	 'PE_8_8.496.1'
	 'PE_8_8.497.1'
	 'PE_8_8.498.1'
	 'PE_8_8.499.1'
	 'PE_8_8.500.1'
	 'PE_8_8.501.1'
	 'PE_8_8.502.1'
	 'PE_8_8.503.1'
	 'PE_8_8.504.1'
	 'PE_8_8.505.1'
	 'PE_8_8.506.1'
	 'PE_8_8.507.1'
	 'PE_8_8.508.1'
	 'PE_8_8.509.1'
	 'PE_8_8.510.1'
	 'PE_8_8.511.1'
	 'PE_8_8.512.1'
	 'PE_8_8.513.1'
	 'PE_8_8.514.1'
	 'PE_8_8.515.1'
	 'PE_8_8.516.1'
	 'PE_8_8.517.1'
	 'PE_8_8.518.1'
	 'PE_8_8.519.1'
	 'PE_8_8.520.1'
	 'PE_8_8.521.1'
	 'PE_8_8.522.1'
	 'PE_8_8.523.1'
	 'PE_8_8.524.1'
	 'PE_8_8.525.1'
	 'PE_8_8.526.1'
	 'PE_8_8.527.1'
	 'PE_8_8.528.1'
	 'PE_8_8.529.1'
	 'PE_8_8.530.1'
	 'PE_8_8.531.1'
	 'PE_8_8.532.1'
	 'PE_8_8.533.1'
	 'PE_8_8.534.1'
	 'PE_8_8.535.1'
	 'PE_8_8.536.1'
	 'PE_8_8.537.1'
	 'PE_8_8.538.1'
	 'PE_8_8.539.1'
	 'PE_8_8.540.1'
	 'PE_8_8.541.1'
	 'PE_8_8.542.1'
	 'PE_8_8.543.1'
	 'PE_8_8.544.1'
	 'PE_8_8.545.1'
	 'PE_8_8.546.1'
	 'PE_8_8.547.1'
	 'PE_8_8.548.1'
	 'PE_8_8.549.1'
	 'PE_8_8.550.1'
	 'PE_8_8.551.1'
	 'PE_8_8.552.1'
	 'PE_8_8.553.1'
	 'PE_8_8.554.1'
	 'PE_8_8.555.1'
	 'PE_8_8.556.1'
	 'PE_8_8.557.1'
	 'PE_8_8.558.1'
	 'PE_8_8.559.1'
	 'PE_8_8.560.1'
	 'PE_8_8.561.1'
	 'PE_8_8.562.1'
	 'PE_8_8.563.1'
	 'PE_8_8.564.1'
	 'PE_8_8.565.1'
	 'PE_8_8.566.1'
	 'PE_8_8.567.1'
	 'PE_8_8.568.1'
	 'PE_8_8.569.1'
	 'PE_8_8.570.1'
	 'PE_8_8.571.1'
	 'PE_8_8.572.1'
	 'PE_8_8.573.1'
	 'PE_8_8.574.1'
	 'PE_8_8.575.1'
	 'PE_8_8.576.1'
	 'PE_8_8.577.1'
	 'PE_8_8.578.1'
	 'PE_8_8.579.1'
	 'PE_8_8.580.1'
	 'PE_8_8.581.1'
	 'PE_8_8.582.1'
	 'PE_8_8.583.1'
	 'PE_8_8.584.1'
	 'PE_8_8.585.1'
	 'PE_8_8.586.1'
	 'PE_8_8.587.1'
	 'PE_8_8.588.1'
	 'PE_8_8.589.1'
	 'PE_8_8.590.1'
	 'PE_8_8.591.1'
	 'PE_8_8.592.1'
	 'PE_8_8.593.1'
	 'PE_8_8.594.1'
	 'PE_8_8.595.1'
	 'PE_8_8.596.1'
	 'PE_8_8.597.1'
	 'PE_8_8.598.1'
	 'PE_8_8.599.1'
	 'PE_8_8.600.1'
	 'PE_8_8.601.1'
	 'PE_8_8.602.1'
	 'PE_8_8.603.1'
	 'PE_8_8.604.1'
	 'PE_8_8.605.1'
	 'PE_8_8.606.1'
	 'PE_8_8.607.1'
	 'PE_8_8.608.1'
	 'PE_8_8.609.1'
	 'PE_8_8.610.1'
	 'PE_8_8.611.1'
	 'PE_8_8.612.1'
	 'PE_8_8.613.1'
	 'PE_8_8.614.1'
	 'PE_8_8.615.1'
	 'PE_8_8.616.1'
	 'PE_8_8.617.1'
	 'PE_8_8.618.1'
	 'PE_8_8.619.1'
	 'PE_8_8.620.1'
	 'PE_8_8.621.1'
	 'PE_8_8.622.1'
	 'PE_8_8.623.1'
	 'PE_8_8.624.1'
	 'PE_8_8.625.1'
	 'PE_8_8.626.1'
	 'PE_8_8.627.1'
	 'PE_8_8.628.1'
	 'PE_8_8.629.1'
	 'PE_8_8.630.1'
	 'PE_8_8.631.1'
	 'PE_8_8.632.1'
	 'PE_8_8.633.1'
	 'PE_8_8.634.1'
	 'PE_8_8.635.1'
	 'PE_8_8.636.1'
	 'PE_8_8.637.1'
	 'PE_8_8.638.1'
	 'PE_8_8.639.1'
	 'PE_8_8.640.1'
	 'PE_8_8.641.1'
	 'PE_8_8.642.1'
	 'PE_8_8.643.1'
	 'PE_8_8.644.1'
	 'PE_8_8.645.1'
	 'PE_8_8.646.1'
	 'PE_8_8.647.1'
	 'PE_8_8.648.1'
	 'PE_8_8.649.1'
	 'PE_8_8.650.1'
	 'PE_8_8.651.1'
	 'PE_8_8.652.1'
	 'PE_8_8.653.1'
	 'PE_8_8.654.1'
	 'PE_8_8.655.1'
	 'PE_8_8.656.1'
	 'PE_8_8.657.1'
	 'PE_8_8.658.1'
	 'PE_8_8.659.1'
	 'PE_8_8.660.1'
	 'PE_8_8.661.1'
	 'PE_8_8.662.1'
	 'PE_8_8.663.1'
	 'PE_8_8.664.1'
	 'PE_8_8.665.1'
	 'PE_8_8.666.1'
	 'PE_8_8.667.1'
	 'PE_8_8.668.1'
	 'PE_8_8.669.1'
	 'PE_8_8.670.1'
	 'PE_8_8.671.1'
	 'PE_8_8.672.1'
	 'PE_8_8.673.1'
	 'PE_8_8.674.1'
	 'PE_8_8.675.1'
	 'PE_8_8.676.1'
	 'PE_8_8.677.1'
	 'PE_8_8.678.1'
	 'PE_8_8.679.1'
	 'PE_8_8.680.1'
	 'PE_8_8.681.1'
	 'PE_8_8.682.1'
	 'PE_8_8.683.1'
	 'PE_8_8.684.1'
	 'PE_8_8.685.1'
	 'PE_8_8.686.1'
	 'PE_8_8.687.1'
	 'PE_8_8.688.1'
	 'PE_8_8.689.1'
	 'PE_8_8.690.1'
	 'PE_8_8.691.1'
	 'PE_8_8.692.1'
	 'systolic_array_k_512.1_Loop_data_drain_AB_proc27'
	 'systolic_array_k_512.1_Block_for.end177_proc'
	 'systolic_array_k_512.1_Loop_data_drain_C_proc'.
INFO: [XFORM 203-712] Applying dataflow to function 'dataflow_in_loop_block_gemm43' (gemm_systolic_array.cpp:110:3), detected/extracted 4 process function(s): 
	 'entry_proc'
	 'init_block_AB_proc41'
	 'systolic_array_k_512.1'
	 'l_bias_scale_j_proc42'.
INFO: [XFORM 203-712] Applying dataflow to function 'dataflow_in_loop_l_multi_head' (kernel.cpp:231:5), detected/extracted 3 process function(s): 
	 'Attention_layer.1'
	 'Softmax_layer.1'
	 'Context_layer.1'.
INFO: [XFORM 203-712] Applying dataflow to function 'Self_attention.1.wrapper' (kernel.cpp:598:2), detected/extracted 2 process function(s): 
	 'entry_proc3149'
	 'Self_attention.1'.
INFO: [XFORM 203-712] Applying dataflow to function 'systolic_array_k_768.436.1' (systolic_array.cpp:45:9), detected/extracted 262 process function(s): 
	 'systolic_array_k_768.436.1_Block_entry86_proc'
	 'systolic_array_k_768.436.1_Loop_data_in_buffer_proc28'
	 'systolic_array_k_768.436.1_Loop_data_load_A_proc29'
	 'PE_8_4_pack.1204.1'
	 'PE_8_4_pack.1205.1'
	 'PE_8_4_pack.1206.1'
	 'PE_8_4_pack.1207.1'
	 'PE_8_4_pack.1208.1'
	 'PE_8_4_pack.1209.1'
	 'PE_8_4_pack.1210.1'
	 'PE_8_4_pack.1211.1'
	 'PE_8_4_pack.1212.1'
	 'PE_8_4_pack.1213.1'
	 'PE_8_4_pack.1214.1'
	 'PE_8_4_pack.1215.1'
	 'PE_8_4_pack.1216.1'
	 'PE_8_4_pack.1217.1'
	 'PE_8_4_pack.1218.1'
	 'PE_8_4_pack.1219.1'
	 'PE_8_4_pack.1220.1'
	 'PE_8_4_pack.1221.1'
	 'PE_8_4_pack.1222.1'
	 'PE_8_4_pack.1223.1'
	 'PE_8_4_pack.1224.1'
	 'PE_8_4_pack.1225.1'
	 'PE_8_4_pack.1226.1'
	 'PE_8_4_pack.1227.1'
	 'PE_8_4_pack.1228.1'
	 'PE_8_4_pack.1229.1'
	 'PE_8_4_pack.1230.1'
	 'PE_8_4_pack.1231.1'
	 'PE_8_4_pack.1232.1'
	 'PE_8_4_pack.1233.1'
	 'PE_8_4_pack.1234.1'
	 'PE_8_4_pack.1235.1'
	 'PE_8_4_pack.1236.1'
	 'PE_8_4_pack.1237.1'
	 'PE_8_4_pack.1238.1'
	 'PE_8_4_pack.1239.1'
	 'PE_8_4_pack.1240.1'
	 'PE_8_4_pack.1241.1'
	 'PE_8_4_pack.1242.1'
	 'PE_8_4_pack.1243.1'
	 'PE_8_4_pack.1244.1'
	 'PE_8_4_pack.1245.1'
	 'PE_8_4_pack.1246.1'
	 'PE_8_4_pack.1247.1'
	 'PE_8_4_pack.1248.1'
	 'PE_8_4_pack.1249.1'
	 'PE_8_4_pack.1250.1'
	 'PE_8_4_pack.1251.1'
	 'PE_8_4_pack.1252.1'
	 'PE_8_4_pack.1253.1'
	 'PE_8_4_pack.1254.1'
	 'PE_8_4_pack.1255.1'
	 'PE_8_4_pack.1256.1'
	 'PE_8_4_pack.1257.1'
	 'PE_8_4_pack.1258.1'
	 'PE_8_4_pack.1259.1'
	 'PE_8_4_pack.1260.1'
	 'PE_8_4_pack.1261.1'
	 'PE_8_4_pack.1262.1'
	 'PE_8_4_pack.1263.1'
	 'PE_8_4_pack.1264.1'
	 'PE_8_4_pack.1265.1'
	 'PE_8_4_pack.1266.1'
	 'PE_8_4_pack.1267.1'
	 'PE_8_4_pack.1268.1'
	 'PE_8_4_pack.1269.1'
	 'PE_8_4_pack.1270.1'
	 'PE_8_4_pack.1271.1'
	 'PE_8_4_pack.1272.1'
	 'PE_8_4_pack.1273.1'
	 'PE_8_4_pack.1274.1'
	 'PE_8_4_pack.1275.1'
	 'PE_8_4_pack.1276.1'
	 'PE_8_4_pack.1277.1'
	 'PE_8_4_pack.1278.1'
	 'PE_8_4_pack.1279.1'
	 'PE_8_4_pack.1280.1'
	 'PE_8_4_pack.1281.1'
	 'PE_8_4_pack.1282.1'
	 'PE_8_4_pack.1283.1'
	 'PE_8_4_pack.1284.1'
	 'PE_8_4_pack.1285.1'
	 'PE_8_4_pack.1286.1'
	 'PE_8_4_pack.1287.1'
	 'PE_8_4_pack.1288.1'
	 'PE_8_4_pack.1289.1'
	 'PE_8_4_pack.1290.1'
	 'PE_8_4_pack.1291.1'
	 'PE_8_4_pack.1292.1'
	 'PE_8_4_pack.1293.1'
	 'PE_8_4_pack.1294.1'
	 'PE_8_4_pack.1295.1'
	 'PE_8_4_pack.1296.1'
	 'PE_8_4_pack.1297.1'
	 'PE_8_4_pack.1298.1'
	 'PE_8_4_pack.1299.1'
	 'PE_8_4_pack.1300.1'
	 'PE_8_4_pack.1301.1'
	 'PE_8_4_pack.1302.1'
	 'PE_8_4_pack.1303.1'
	 'PE_8_4_pack.1304.1'
	 'PE_8_4_pack.1305.1'
	 'PE_8_4_pack.1306.1'
	 'PE_8_4_pack.1307.1'
	 'PE_8_4_pack.1308.1'
	 'PE_8_4_pack.1309.1'
	 'PE_8_4_pack.1310.1'
	 'PE_8_4_pack.1311.1'
	 'PE_8_4_pack.1312.1'
	 'PE_8_4_pack.1313.1'
	 'PE_8_4_pack.1314.1'
	 'PE_8_4_pack.1315.1'
	 'PE_8_4_pack.1316.1'
	 'PE_8_4_pack.1317.1'
	 'PE_8_4_pack.1318.1'
	 'PE_8_4_pack.1319.1'
	 'PE_8_4_pack.1320.1'
	 'PE_8_4_pack.1321.1'
	 'PE_8_4_pack.1322.1'
	 'PE_8_4_pack.1323.1'
	 'PE_8_4_pack.1324.1'
	 'PE_8_4_pack.1325.1'
	 'PE_8_4_pack.1326.1'
	 'PE_8_4_pack.1327.1'
	 'PE_8_4_pack.1328.1'
	 'PE_8_4_pack.1329.1'
	 'PE_8_4_pack.1330.1'
	 'PE_8_4_pack.1331.1'
	 'PE_8_4_pack.1332.1'
	 'PE_8_4_pack.1333.1'
	 'PE_8_4_pack.1334.1'
	 'PE_8_4_pack.1335.1'
	 'PE_8_4_pack.1336.1'
	 'PE_8_4_pack.1337.1'
	 'PE_8_4_pack.1338.1'
	 'PE_8_4_pack.1339.1'
	 'PE_8_4_pack.1340.1'
	 'PE_8_4_pack.1341.1'
	 'PE_8_4_pack.1342.1'
	 'PE_8_4_pack.1343.1'
	 'PE_8_4_pack.1344.1'
	 'PE_8_4_pack.1345.1'
	 'PE_8_4_pack.1346.1'
	 'PE_8_4_pack.1347.1'
	 'PE_8_4_pack.1348.1'
	 'PE_8_4_pack.1349.1'
	 'PE_8_4_pack.1350.1'
	 'PE_8_4_pack.1351.1'
	 'PE_8_4_pack.1352.1'
	 'PE_8_4_pack.1353.1'
	 'PE_8_4_pack.1354.1'
	 'PE_8_4_pack.1355.1'
	 'PE_8_4_pack.1356.1'
	 'PE_8_4_pack.1357.1'
	 'PE_8_4_pack.1358.1'
	 'PE_8_4_pack.1359.1'
	 'PE_8_4_pack.1360.1'
	 'PE_8_4_pack.1361.1'
	 'PE_8_4_pack.1362.1'
	 'PE_8_4_pack.1363.1'
	 'PE_8_4_pack.1364.1'
	 'PE_8_4_pack.1365.1'
	 'PE_8_4_pack.1366.1'
	 'PE_8_4_pack.1367.1'
	 'PE_8_4_pack.1368.1'
	 'PE_8_4_pack.1369.1'
	 'PE_8_4_pack.1370.1'
	 'PE_8_4_pack.1371.1'
	 'PE_8_4_pack.1372.1'
	 'PE_8_4_pack.1373.1'
	 'PE_8_4_pack.1374.1'
	 'PE_8_4_pack.1375.1'
	 'PE_8_4_pack.1376.1'
	 'PE_8_4_pack.1377.1'
	 'PE_8_4_pack.1378.1'
	 'PE_8_4_pack.1379.1'
	 'PE_8_4_pack.1380.1'
	 'PE_8_4_pack.1381.1'
	 'PE_8_4_pack.1382.1'
	 'PE_8_4_pack.1383.1'
	 'PE_8_4_pack.1384.1'
	 'PE_8_4_pack.1385.1'
	 'PE_8_4_pack.1386.1'
	 'PE_8_4_pack.1387.1'
	 'PE_8_4_pack.1388.1'
	 'PE_8_4_pack.1389.1'
	 'PE_8_4_pack.1390.1'
	 'PE_8_4_pack.1391.1'
	 'PE_8_4_pack.1392.1'
	 'PE_8_4_pack.1393.1'
	 'PE_8_4_pack.1394.1'
	 'PE_8_4_pack.1395.1'
	 'PE_8_4_pack.1396.1'
	 'PE_8_4_pack.1397.1'
	 'PE_8_4_pack.1398.1'
	 'PE_8_4_pack.1399.1'
	 'PE_8_4_pack.1400.1'
	 'PE_8_4_pack.1401.1'
	 'PE_8_4_pack.1402.1'
	 'PE_8_4_pack.1403.1'
	 'PE_8_4_pack.1404.1'
	 'PE_8_4_pack.1405.1'
	 'PE_8_4_pack.1406.1'
	 'PE_8_4_pack.1407.1'
	 'PE_8_4_pack.1408.1'
	 'PE_8_4_pack.1409.1'
	 'PE_8_4_pack.1410.1'
	 'PE_8_4_pack.1411.1'
	 'PE_8_4_pack.1412.1'
	 'PE_8_4_pack.1413.1'
	 'PE_8_4_pack.1414.1'
	 'PE_8_4_pack.1415.1'
	 'PE_8_4_pack.1416.1'
	 'PE_8_4_pack.1417.1'
	 'PE_8_4_pack.1418.1'
	 'PE_8_4_pack.1419.1'
	 'PE_8_4_pack.1420.1'
	 'PE_8_4_pack.1421.1'
	 'PE_8_4_pack.1422.1'
	 'PE_8_4_pack.1423.1'
	 'PE_8_4_pack.1424.1'
	 'PE_8_4_pack.1425.1'
	 'PE_8_4_pack.1426.1'
	 'PE_8_4_pack.1427.1'
	 'PE_8_4_pack.1428.1'
	 'PE_8_4_pack.1429.1'
	 'PE_8_4_pack.1430.1'
	 'PE_8_4_pack.1431.1'
	 'PE_8_4_pack.1432.1'
	 'PE_8_4_pack.1433.1'
	 'PE_8_4_pack.1434.1'
	 'PE_8_4_pack.1435.1'
	 'PE_8_4_pack.1436.1'
	 'PE_8_4_pack.1437.1'
	 'PE_8_4_pack.1438.1'
	 'PE_8_4_pack.1439.1'
	 'PE_8_4_pack.1440.1'
	 'PE_8_4_pack.1441.1'
	 'PE_8_4_pack.1442.1'
	 'PE_8_4_pack.1443.1'
	 'PE_8_4_pack.1444.1'
	 'PE_8_4_pack.1445.1'
	 'PE_8_4_pack.1446.1'
	 'PE_8_4_pack.1447.1'
	 'PE_8_4_pack.1448.1'
	 'PE_8_4_pack.1449.1'
	 'PE_8_4_pack.1450.1'
	 'PE_8_4_pack.1451.1'
	 'PE_8_4_pack.1452.1'
	 'PE_8_4_pack.1453.1'
	 'PE_8_4_pack.1454.1'
	 'PE_8_4_pack.1455.1'
	 'PE_8_4_pack.1456.1'
	 'PE_8_4_pack.1457.1'
	 'PE_8_4_pack.1458.1'
	 'PE_8_4_pack.1459.1'
	 'systolic_array_k_768.436.1_Loop_data_drain_AB_proc30'
	 'systolic_array_k_768.436.1_Block_for.end177_proc'
	 'systolic_array_k_768.436.1_Loop_data_drain_C_proc'.
INFO: [XFORM 203-712] Applying dataflow to function 'dataflow_in_loop_block_gemm46' (gemm_systolic_array.cpp:154:3), detected/extracted 4 process function(s): 
	 'entry_proc3148'
	 'init_block_AB_proc44'
	 'systolic_array_k_768.436.1'
	 'l_bias_scale_j_proc45'.
INFO: [XFORM 203-712] Applying dataflow to function 'systolic_array_k_768.435.1' (systolic_array.cpp:45:9), detected/extracted 262 process function(s): 
	 'systolic_array_k_768.435.1_Block_entry86_proc'
	 'systolic_array_k_768.435.1_Loop_data_in_buffer_proc31'
	 'systolic_array_k_768.435.1_Loop_data_load_A_proc32'
	 'PE_8_4_pack.948.1'
	 'PE_8_4_pack.949.1'
	 'PE_8_4_pack.950.1'
	 'PE_8_4_pack.951.1'
	 'PE_8_4_pack.952.1'
	 'PE_8_4_pack.953.1'
	 'PE_8_4_pack.954.1'
	 'PE_8_4_pack.955.1'
	 'PE_8_4_pack.956.1'
	 'PE_8_4_pack.957.1'
	 'PE_8_4_pack.958.1'
	 'PE_8_4_pack.959.1'
	 'PE_8_4_pack.960.1'
	 'PE_8_4_pack.961.1'
	 'PE_8_4_pack.962.1'
	 'PE_8_4_pack.963.1'
	 'PE_8_4_pack.964.1'
	 'PE_8_4_pack.965.1'
	 'PE_8_4_pack.966.1'
	 'PE_8_4_pack.967.1'
	 'PE_8_4_pack.968.1'
	 'PE_8_4_pack.969.1'
	 'PE_8_4_pack.970.1'
	 'PE_8_4_pack.971.1'
	 'PE_8_4_pack.972.1'
	 'PE_8_4_pack.973.1'
	 'PE_8_4_pack.974.1'
	 'PE_8_4_pack.975.1'
	 'PE_8_4_pack.976.1'
	 'PE_8_4_pack.977.1'
	 'PE_8_4_pack.978.1'
	 'PE_8_4_pack.979.1'
	 'PE_8_4_pack.980.1'
	 'PE_8_4_pack.981.1'
	 'PE_8_4_pack.982.1'
	 'PE_8_4_pack.983.1'
	 'PE_8_4_pack.984.1'
	 'PE_8_4_pack.985.1'
	 'PE_8_4_pack.986.1'
	 'PE_8_4_pack.987.1'
	 'PE_8_4_pack.988.1'
	 'PE_8_4_pack.989.1'
	 'PE_8_4_pack.990.1'
	 'PE_8_4_pack.991.1'
	 'PE_8_4_pack.992.1'
	 'PE_8_4_pack.993.1'
	 'PE_8_4_pack.994.1'
	 'PE_8_4_pack.995.1'
	 'PE_8_4_pack.996.1'
	 'PE_8_4_pack.997.1'
	 'PE_8_4_pack.998.1'
	 'PE_8_4_pack.999.1'
	 'PE_8_4_pack.1000.1'
	 'PE_8_4_pack.1001.1'
	 'PE_8_4_pack.1002.1'
	 'PE_8_4_pack.1003.1'
	 'PE_8_4_pack.1004.1'
	 'PE_8_4_pack.1005.1'
	 'PE_8_4_pack.1006.1'
	 'PE_8_4_pack.1007.1'
	 'PE_8_4_pack.1008.1'
	 'PE_8_4_pack.1009.1'
	 'PE_8_4_pack.1010.1'
	 'PE_8_4_pack.1011.1'
	 'PE_8_4_pack.1012.1'
	 'PE_8_4_pack.1013.1'
	 'PE_8_4_pack.1014.1'
	 'PE_8_4_pack.1015.1'
	 'PE_8_4_pack.1016.1'
	 'PE_8_4_pack.1017.1'
	 'PE_8_4_pack.1018.1'
	 'PE_8_4_pack.1019.1'
	 'PE_8_4_pack.1020.1'
	 'PE_8_4_pack.1021.1'
	 'PE_8_4_pack.1022.1'
	 'PE_8_4_pack.1023.1'
	 'PE_8_4_pack.1024.1'
	 'PE_8_4_pack.1025.1'
	 'PE_8_4_pack.1026.1'
	 'PE_8_4_pack.1027.1'
	 'PE_8_4_pack.1028.1'
	 'PE_8_4_pack.1029.1'
	 'PE_8_4_pack.1030.1'
	 'PE_8_4_pack.1031.1'
	 'PE_8_4_pack.1032.1'
	 'PE_8_4_pack.1033.1'
	 'PE_8_4_pack.1034.1'
	 'PE_8_4_pack.1035.1'
	 'PE_8_4_pack.1036.1'
	 'PE_8_4_pack.1037.1'
	 'PE_8_4_pack.1038.1'
	 'PE_8_4_pack.1039.1'
	 'PE_8_4_pack.1040.1'
	 'PE_8_4_pack.1041.1'
	 'PE_8_4_pack.1042.1'
	 'PE_8_4_pack.1043.1'
	 'PE_8_4_pack.1044.1'
	 'PE_8_4_pack.1045.1'
	 'PE_8_4_pack.1046.1'
	 'PE_8_4_pack.1047.1'
	 'PE_8_4_pack.1048.1'
	 'PE_8_4_pack.1049.1'
	 'PE_8_4_pack.1050.1'
	 'PE_8_4_pack.1051.1'
	 'PE_8_4_pack.1052.1'
	 'PE_8_4_pack.1053.1'
	 'PE_8_4_pack.1054.1'
	 'PE_8_4_pack.1055.1'
	 'PE_8_4_pack.1056.1'
	 'PE_8_4_pack.1057.1'
	 'PE_8_4_pack.1058.1'
	 'PE_8_4_pack.1059.1'
	 'PE_8_4_pack.1060.1'
	 'PE_8_4_pack.1061.1'
	 'PE_8_4_pack.1062.1'
	 'PE_8_4_pack.1063.1'
	 'PE_8_4_pack.1064.1'
	 'PE_8_4_pack.1065.1'
	 'PE_8_4_pack.1066.1'
	 'PE_8_4_pack.1067.1'
	 'PE_8_4_pack.1068.1'
	 'PE_8_4_pack.1069.1'
	 'PE_8_4_pack.1070.1'
	 'PE_8_4_pack.1071.1'
	 'PE_8_4_pack.1072.1'
	 'PE_8_4_pack.1073.1'
	 'PE_8_4_pack.1074.1'
	 'PE_8_4_pack.1075.1'
	 'PE_8_4_pack.1076.1'
	 'PE_8_4_pack.1077.1'
	 'PE_8_4_pack.1078.1'
	 'PE_8_4_pack.1079.1'
	 'PE_8_4_pack.1080.1'
	 'PE_8_4_pack.1081.1'
	 'PE_8_4_pack.1082.1'
	 'PE_8_4_pack.1083.1'
	 'PE_8_4_pack.1084.1'
	 'PE_8_4_pack.1085.1'
	 'PE_8_4_pack.1086.1'
	 'PE_8_4_pack.1087.1'
	 'PE_8_4_pack.1088.1'
	 'PE_8_4_pack.1089.1'
	 'PE_8_4_pack.1090.1'
	 'PE_8_4_pack.1091.1'
	 'PE_8_4_pack.1092.1'
	 'PE_8_4_pack.1093.1'
	 'PE_8_4_pack.1094.1'
	 'PE_8_4_pack.1095.1'
	 'PE_8_4_pack.1096.1'
	 'PE_8_4_pack.1097.1'
	 'PE_8_4_pack.1098.1'
	 'PE_8_4_pack.1099.1'
	 'PE_8_4_pack.1100.1'
	 'PE_8_4_pack.1101.1'
	 'PE_8_4_pack.1102.1'
	 'PE_8_4_pack.1103.1'
	 'PE_8_4_pack.1104.1'
	 'PE_8_4_pack.1105.1'
	 'PE_8_4_pack.1106.1'
	 'PE_8_4_pack.1107.1'
	 'PE_8_4_pack.1108.1'
	 'PE_8_4_pack.1109.1'
	 'PE_8_4_pack.1110.1'
	 'PE_8_4_pack.1111.1'
	 'PE_8_4_pack.1112.1'
	 'PE_8_4_pack.1113.1'
	 'PE_8_4_pack.1114.1'
	 'PE_8_4_pack.1115.1'
	 'PE_8_4_pack.1116.1'
	 'PE_8_4_pack.1117.1'
	 'PE_8_4_pack.1118.1'
	 'PE_8_4_pack.1119.1'
	 'PE_8_4_pack.1120.1'
	 'PE_8_4_pack.1121.1'
	 'PE_8_4_pack.1122.1'
	 'PE_8_4_pack.1123.1'
	 'PE_8_4_pack.1124.1'
	 'PE_8_4_pack.1125.1'
	 'PE_8_4_pack.1126.1'
	 'PE_8_4_pack.1127.1'
	 'PE_8_4_pack.1128.1'
	 'PE_8_4_pack.1129.1'
	 'PE_8_4_pack.1130.1'
	 'PE_8_4_pack.1131.1'
	 'PE_8_4_pack.1132.1'
	 'PE_8_4_pack.1133.1'
	 'PE_8_4_pack.1134.1'
	 'PE_8_4_pack.1135.1'
	 'PE_8_4_pack.1136.1'
	 'PE_8_4_pack.1137.1'
	 'PE_8_4_pack.1138.1'
	 'PE_8_4_pack.1139.1'
	 'PE_8_4_pack.1140.1'
	 'PE_8_4_pack.1141.1'
	 'PE_8_4_pack.1142.1'
	 'PE_8_4_pack.1143.1'
	 'PE_8_4_pack.1144.1'
	 'PE_8_4_pack.1145.1'
	 'PE_8_4_pack.1146.1'
	 'PE_8_4_pack.1147.1'
	 'PE_8_4_pack.1148.1'
	 'PE_8_4_pack.1149.1'
	 'PE_8_4_pack.1150.1'
	 'PE_8_4_pack.1151.1'
	 'PE_8_4_pack.1152.1'
	 'PE_8_4_pack.1153.1'
	 'PE_8_4_pack.1154.1'
	 'PE_8_4_pack.1155.1'
	 'PE_8_4_pack.1156.1'
	 'PE_8_4_pack.1157.1'
	 'PE_8_4_pack.1158.1'
	 'PE_8_4_pack.1159.1'
	 'PE_8_4_pack.1160.1'
	 'PE_8_4_pack.1161.1'
	 'PE_8_4_pack.1162.1'
	 'PE_8_4_pack.1163.1'
	 'PE_8_4_pack.1164.1'
	 'PE_8_4_pack.1165.1'
	 'PE_8_4_pack.1166.1'
	 'PE_8_4_pack.1167.1'
	 'PE_8_4_pack.1168.1'
	 'PE_8_4_pack.1169.1'
	 'PE_8_4_pack.1170.1'
	 'PE_8_4_pack.1171.1'
	 'PE_8_4_pack.1172.1'
	 'PE_8_4_pack.1173.1'
	 'PE_8_4_pack.1174.1'
	 'PE_8_4_pack.1175.1'
	 'PE_8_4_pack.1176.1'
	 'PE_8_4_pack.1177.1'
	 'PE_8_4_pack.1178.1'
	 'PE_8_4_pack.1179.1'
	 'PE_8_4_pack.1180.1'
	 'PE_8_4_pack.1181.1'
	 'PE_8_4_pack.1182.1'
	 'PE_8_4_pack.1183.1'
	 'PE_8_4_pack.1184.1'
	 'PE_8_4_pack.1185.1'
	 'PE_8_4_pack.1186.1'
	 'PE_8_4_pack.1187.1'
	 'PE_8_4_pack.1188.1'
	 'PE_8_4_pack.1189.1'
	 'PE_8_4_pack.1190.1'
	 'PE_8_4_pack.1191.1'
	 'PE_8_4_pack.1192.1'
	 'PE_8_4_pack.1193.1'
	 'PE_8_4_pack.1194.1'
	 'PE_8_4_pack.1195.1'
	 'PE_8_4_pack.1196.1'
	 'PE_8_4_pack.1197.1'
	 'PE_8_4_pack.1198.1'
	 'PE_8_4_pack.1199.1'
	 'PE_8_4_pack.1200.1'
	 'PE_8_4_pack.1201.1'
	 'PE_8_4_pack.1202.1'
	 'PE_8_4_pack.1203.1'
	 'systolic_array_k_768.435.1_Loop_data_drain_AB_proc33'
	 'systolic_array_k_768.435.1_Block_for.end177_proc'
	 'systolic_array_k_768.435.1_Loop_data_drain_C_proc'.
INFO: [XFORM 203-712] Applying dataflow to function 'dataflow_in_loop_block_gemm49' (gemm_systolic_array.cpp:204:3), detected/extracted 4 process function(s): 
	 'entry_proc3147'
	 'init_block_AB_proc47'
	 'systolic_array_k_768.435.1'
	 'l_bias_scale_j_proc48'.
INFO: [XFORM 203-712] Applying dataflow to function 'systolic_array_k_3072.1' (systolic_array.cpp:116:9), detected/extracted 262 process function(s): 
	 'systolic_array_k_3072.1_Block_entry86_proc'
	 'systolic_array_k_3072.1_Loop_data_in_buffer_proc34'
	 'systolic_array_k_3072.1_Loop_data_load_A_proc35'
	 'PE_8_4_pack.179.1'
	 'PE_8_4_pack.180.1'
	 'PE_8_4_pack.181.1'
	 'PE_8_4_pack.182.1'
	 'PE_8_4_pack.183.1'
	 'PE_8_4_pack.184.1'
	 'PE_8_4_pack.185.1'
	 'PE_8_4_pack.186.1'
	 'PE_8_4_pack.187.1'
	 'PE_8_4_pack.188.1'
	 'PE_8_4_pack.189.1'
	 'PE_8_4_pack.190.1'
	 'PE_8_4_pack.191.1'
	 'PE_8_4_pack.192.1'
	 'PE_8_4_pack.193.1'
	 'PE_8_4_pack.194.1'
	 'PE_8_4_pack.195.1'
	 'PE_8_4_pack.196.1'
	 'PE_8_4_pack.197.1'
	 'PE_8_4_pack.198.1'
	 'PE_8_4_pack.199.1'
	 'PE_8_4_pack.200.1'
	 'PE_8_4_pack.201.1'
	 'PE_8_4_pack.202.1'
	 'PE_8_4_pack.203.1'
	 'PE_8_4_pack.204.1'
	 'PE_8_4_pack.205.1'
	 'PE_8_4_pack.206.1'
	 'PE_8_4_pack.207.1'
	 'PE_8_4_pack.208.1'
	 'PE_8_4_pack.209.1'
	 'PE_8_4_pack.210.1'
	 'PE_8_4_pack.211.1'
	 'PE_8_4_pack.212.1'
	 'PE_8_4_pack.213.1'
	 'PE_8_4_pack.214.1'
	 'PE_8_4_pack.215.1'
	 'PE_8_4_pack.216.1'
	 'PE_8_4_pack.217.1'
	 'PE_8_4_pack.218.1'
	 'PE_8_4_pack.219.1'
	 'PE_8_4_pack.220.1'
	 'PE_8_4_pack.221.1'
	 'PE_8_4_pack.222.1'
	 'PE_8_4_pack.223.1'
	 'PE_8_4_pack.224.1'
	 'PE_8_4_pack.225.1'
	 'PE_8_4_pack.226.1'
	 'PE_8_4_pack.227.1'
	 'PE_8_4_pack.228.1'
	 'PE_8_4_pack.229.1'
	 'PE_8_4_pack.230.1'
	 'PE_8_4_pack.231.1'
	 'PE_8_4_pack.232.1'
	 'PE_8_4_pack.233.1'
	 'PE_8_4_pack.234.1'
	 'PE_8_4_pack.235.1'
	 'PE_8_4_pack.236.1'
	 'PE_8_4_pack.237.1'
	 'PE_8_4_pack.238.1'
	 'PE_8_4_pack.239.1'
	 'PE_8_4_pack.240.1'
	 'PE_8_4_pack.241.1'
	 'PE_8_4_pack.242.1'
	 'PE_8_4_pack.243.1'
	 'PE_8_4_pack.244.1'
	 'PE_8_4_pack.245.1'
	 'PE_8_4_pack.246.1'
	 'PE_8_4_pack.247.1'
	 'PE_8_4_pack.248.1'
	 'PE_8_4_pack.249.1'
	 'PE_8_4_pack.250.1'
	 'PE_8_4_pack.251.1'
	 'PE_8_4_pack.252.1'
	 'PE_8_4_pack.253.1'
	 'PE_8_4_pack.254.1'
	 'PE_8_4_pack.255.1'
	 'PE_8_4_pack.256.1'
	 'PE_8_4_pack.257.1'
	 'PE_8_4_pack.258.1'
	 'PE_8_4_pack.259.1'
	 'PE_8_4_pack.260.1'
	 'PE_8_4_pack.261.1'
	 'PE_8_4_pack.262.1'
	 'PE_8_4_pack.263.1'
	 'PE_8_4_pack.264.1'
	 'PE_8_4_pack.265.1'
	 'PE_8_4_pack.266.1'
	 'PE_8_4_pack.267.1'
	 'PE_8_4_pack.268.1'
	 'PE_8_4_pack.269.1'
	 'PE_8_4_pack.270.1'
	 'PE_8_4_pack.271.1'
	 'PE_8_4_pack.272.1'
	 'PE_8_4_pack.273.1'
	 'PE_8_4_pack.274.1'
	 'PE_8_4_pack.275.1'
	 'PE_8_4_pack.276.1'
	 'PE_8_4_pack.277.1'
	 'PE_8_4_pack.278.1'
	 'PE_8_4_pack.279.1'
	 'PE_8_4_pack.280.1'
	 'PE_8_4_pack.281.1'
	 'PE_8_4_pack.282.1'
	 'PE_8_4_pack.283.1'
	 'PE_8_4_pack.284.1'
	 'PE_8_4_pack.285.1'
	 'PE_8_4_pack.286.1'
	 'PE_8_4_pack.287.1'
	 'PE_8_4_pack.288.1'
	 'PE_8_4_pack.289.1'
	 'PE_8_4_pack.290.1'
	 'PE_8_4_pack.291.1'
	 'PE_8_4_pack.292.1'
	 'PE_8_4_pack.293.1'
	 'PE_8_4_pack.294.1'
	 'PE_8_4_pack.295.1'
	 'PE_8_4_pack.296.1'
	 'PE_8_4_pack.297.1'
	 'PE_8_4_pack.298.1'
	 'PE_8_4_pack.299.1'
	 'PE_8_4_pack.300.1'
	 'PE_8_4_pack.301.1'
	 'PE_8_4_pack.302.1'
	 'PE_8_4_pack.303.1'
	 'PE_8_4_pack.304.1'
	 'PE_8_4_pack.305.1'
	 'PE_8_4_pack.306.1'
	 'PE_8_4_pack.307.1'
	 'PE_8_4_pack.308.1'
	 'PE_8_4_pack.309.1'
	 'PE_8_4_pack.310.1'
	 'PE_8_4_pack.311.1'
	 'PE_8_4_pack.312.1'
	 'PE_8_4_pack.313.1'
	 'PE_8_4_pack.314.1'
	 'PE_8_4_pack.315.1'
	 'PE_8_4_pack.316.1'
	 'PE_8_4_pack.317.1'
	 'PE_8_4_pack.318.1'
	 'PE_8_4_pack.319.1'
	 'PE_8_4_pack.320.1'
	 'PE_8_4_pack.321.1'
	 'PE_8_4_pack.322.1'
	 'PE_8_4_pack.323.1'
	 'PE_8_4_pack.324.1'
	 'PE_8_4_pack.325.1'
	 'PE_8_4_pack.326.1'
	 'PE_8_4_pack.327.1'
	 'PE_8_4_pack.328.1'
	 'PE_8_4_pack.329.1'
	 'PE_8_4_pack.330.1'
	 'PE_8_4_pack.331.1'
	 'PE_8_4_pack.332.1'
	 'PE_8_4_pack.333.1'
	 'PE_8_4_pack.334.1'
	 'PE_8_4_pack.335.1'
	 'PE_8_4_pack.336.1'
	 'PE_8_4_pack.337.1'
	 'PE_8_4_pack.338.1'
	 'PE_8_4_pack.339.1'
	 'PE_8_4_pack.340.1'
	 'PE_8_4_pack.341.1'
	 'PE_8_4_pack.342.1'
	 'PE_8_4_pack.343.1'
	 'PE_8_4_pack.344.1'
	 'PE_8_4_pack.345.1'
	 'PE_8_4_pack.346.1'
	 'PE_8_4_pack.347.1'
	 'PE_8_4_pack.348.1'
	 'PE_8_4_pack.349.1'
	 'PE_8_4_pack.350.1'
	 'PE_8_4_pack.351.1'
	 'PE_8_4_pack.352.1'
	 'PE_8_4_pack.353.1'
	 'PE_8_4_pack.354.1'
	 'PE_8_4_pack.355.1'
	 'PE_8_4_pack.356.1'
	 'PE_8_4_pack.357.1'
	 'PE_8_4_pack.358.1'
	 'PE_8_4_pack.359.1'
	 'PE_8_4_pack.360.1'
	 'PE_8_4_pack.361.1'
	 'PE_8_4_pack.362.1'
	 'PE_8_4_pack.363.1'
	 'PE_8_4_pack.364.1'
	 'PE_8_4_pack.365.1'
	 'PE_8_4_pack.366.1'
	 'PE_8_4_pack.367.1'
	 'PE_8_4_pack.368.1'
	 'PE_8_4_pack.369.1'
	 'PE_8_4_pack.370.1'
	 'PE_8_4_pack.371.1'
	 'PE_8_4_pack.372.1'
	 'PE_8_4_pack.373.1'
	 'PE_8_4_pack.374.1'
	 'PE_8_4_pack.375.1'
	 'PE_8_4_pack.376.1'
	 'PE_8_4_pack.377.1'
	 'PE_8_4_pack.378.1'
	 'PE_8_4_pack.379.1'
	 'PE_8_4_pack.380.1'
	 'PE_8_4_pack.381.1'
	 'PE_8_4_pack.382.1'
	 'PE_8_4_pack.383.1'
	 'PE_8_4_pack.384.1'
	 'PE_8_4_pack.385.1'
	 'PE_8_4_pack.386.1'
	 'PE_8_4_pack.387.1'
	 'PE_8_4_pack.388.1'
	 'PE_8_4_pack.389.1'
	 'PE_8_4_pack.390.1'
	 'PE_8_4_pack.391.1'
	 'PE_8_4_pack.392.1'
	 'PE_8_4_pack.393.1'
	 'PE_8_4_pack.394.1'
	 'PE_8_4_pack.395.1'
	 'PE_8_4_pack.396.1'
	 'PE_8_4_pack.397.1'
	 'PE_8_4_pack.398.1'
	 'PE_8_4_pack.399.1'
	 'PE_8_4_pack.400.1'
	 'PE_8_4_pack.401.1'
	 'PE_8_4_pack.402.1'
	 'PE_8_4_pack.403.1'
	 'PE_8_4_pack.404.1'
	 'PE_8_4_pack.405.1'
	 'PE_8_4_pack.406.1'
	 'PE_8_4_pack.407.1'
	 'PE_8_4_pack.408.1'
	 'PE_8_4_pack.409.1'
	 'PE_8_4_pack.410.1'
	 'PE_8_4_pack.411.1'
	 'PE_8_4_pack.412.1'
	 'PE_8_4_pack.413.1'
	 'PE_8_4_pack.414.1'
	 'PE_8_4_pack.415.1'
	 'PE_8_4_pack.416.1'
	 'PE_8_4_pack.417.1'
	 'PE_8_4_pack.418.1'
	 'PE_8_4_pack.419.1'
	 'PE_8_4_pack.420.1'
	 'PE_8_4_pack.421.1'
	 'PE_8_4_pack.422.1'
	 'PE_8_4_pack.423.1'
	 'PE_8_4_pack.424.1'
	 'PE_8_4_pack.425.1'
	 'PE_8_4_pack.426.1'
	 'PE_8_4_pack.427.1'
	 'PE_8_4_pack.428.1'
	 'PE_8_4_pack.429.1'
	 'PE_8_4_pack.430.1'
	 'PE_8_4_pack.431.1'
	 'PE_8_4_pack.432.1'
	 'PE_8_4_pack.433.1'
	 'PE_8_4_pack.434.1'
	 'systolic_array_k_3072.1_Loop_data_drain_AB_proc36'
	 'systolic_array_k_3072.1_Block_for.end177_proc'
	 'systolic_array_k_3072.1_Loop_data_drain_C_proc'.
INFO: [XFORM 203-712] Applying dataflow to function 'dataflow_in_loop_block_gemm52' (gemm_systolic_array.cpp:254:3), detected/extracted 4 process function(s): 
	 'entry_proc3146'
	 'init_block_AB_proc50'
	 'systolic_array_k_3072.1'
	 'l_bias_scale_j_proc51'.
INFO: [XFORM 203-712] Applying dataflow to function 'dataflow_in_loop_l_pack_seq37' (kernel.cpp:586:5), detected/extracted 13 process function(s): 
	 'input_loader_q_res0.1'
	 'Linear_layer_q.1'
	 'Self_attention.1.wrapper'
	 'Linear_layer_ds0.1'
	 'Res_layer0.1'
	 'Layer_norm0.1'
	 'input_loader_ds1_res1.1'
	 'Linear_layer_ds1.1'
	 'Gelu_layer.1'
	 'Linear_layer_ds2.1'
	 'Res_layer1.1'
	 'Layer_norm1.1'
	 'output_writer.1'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (kernel.cpp:409:9) to (kernel.cpp:408:10) in function 'Gelu_layer.1'... converting 113 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 286.82 seconds. CPU system time: 3.1 seconds. Elapsed time: 291.17 seconds; current allocated memory: 2.820 GB.
INFO: [XFORM 203-541] Flattening a loop nest 'l_read_inp_id' (kernel.cpp:661:27) in function 'Bert_layer'.
INFO: [XFORM 203-541] Flattening a loop nest 'l_write_outp_id' (kernel.cpp:671:29) in function 'Bert_layer'.
INFO: [HLS 200-472] Inferring partial write operation for 'outp_0' (kernel.cpp:521:23)
INFO: [HLS 200-472] Inferring partial write operation for 'V_0' (kernel.cpp:100:51)
INFO: [HLS 200-472] Inferring partial write operation for 'buf.data' (kernel.cpp:182:24)
INFO: [HLS 200-472] Inferring partial write operation for 'inp_buf.data' (kernel.cpp:68:14)
INFO: [HLS 200-472] Inferring partial write operation for 'inp_buf.data' (kernel.cpp:138:14)
INFO: [HLS 200-472] Inferring partial write operation for 'inp_buf.data' (kernel.cpp:48:14)
INFO: [HLS 200-472] Inferring partial write operation for 'inp_buf.data' (kernel.cpp:444:14)
INFO: [HLS 200-472] Inferring partial write operation for 'inp_buf.data' (kernel.cpp:361:14)
INFO: [HLS 200-472] Inferring partial write operation for 'inp_buf.data' (kernel.cpp:255:14)
INFO: [HLS 200-472] Inferring partial write operation for 'mean' 
INFO: [HLS 200-472] Inferring partial write operation for 'var' 
INFO: [HLS 200-472] Inferring partial write operation for 'buf.data' (kernel.cpp:490:26)
INFO: [HLS 200-472] Inferring partial write operation for 'mean' (kernel.cpp:499:12)
INFO: [HLS 200-472] Inferring partial write operation for 'var' (kernel.cpp:500:14)
INFO: [HLS 200-472] Inferring partial write operation for 'mean' 
INFO: [HLS 200-472] Inferring partial write operation for 'var' 
INFO: [HLS 200-472] Inferring partial write operation for 'buf.data' (kernel.cpp:302:26)
INFO: [HLS 200-472] Inferring partial write operation for 'mean' (kernel.cpp:311:12)
INFO: [HLS 200-472] Inferring partial write operation for 'var' (kernel.cpp:312:14)
INFO: [HLS 200-472] Inferring partial write operation for 'K_0' (kernel.cpp:85:23)
INFO: [HLS 200-472] Inferring partial write operation for 'inp_buf.data' (kernel.cpp:212:14)
INFO: [HLS 200-472] Inferring partial write operation for 'inp.data' (kernel.cpp:664:13)
INFO: [HLS 200-472] Inferring partial write operation for 'inp_buf.data' (kernel.cpp:158:14)
INTERNAL-INFO: never seen llvm instruction 'fexp'(507)
INTERNAL-INFO: never seen llvm instruction 'fexp'(507)
INTERNAL-INFO: never seen llvm instruction 'fexp'(507)
INTERNAL-INFO: never seen llvm instruction 'fexp'(507)
INTERNAL-INFO: never seen llvm instruction 'fexp'(507)
INTERNAL-INFO: never seen llvm instruction 'fexp'(507)
INTERNAL-INFO: never seen llvm instruction 'fexp'(507)
INTERNAL-INFO: never seen llvm instruction 'fexp'(507)
INTERNAL-INFO: never seen llvm instruction 'fexp'(507)
INTERNAL-INFO: never seen llvm instruction 'fexp'(507)
INTERNAL-INFO: never seen llvm instruction 'fexp'(507)
INTERNAL-INFO: never seen llvm instruction 'fexp'(507)
INTERNAL-INFO: never seen llvm instruction 'fexp'(507)
INTERNAL-INFO: never seen llvm instruction 'fexp'(507)
INTERNAL-INFO: never seen llvm instruction 'fexp'(507)
INTERNAL-INFO: never seen llvm instruction 'fexp'(507)
WARNING: [HLS 200-1449] Process l_bias_scale_j_proc has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process dataflow_in_loop_block_gemm has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process dataflow_in_loop_l_pack_seq has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process dataflow_in_loop_block_gemm40 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process dataflow_in_loop_block_gemm43 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process Context_layer.1 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process dataflow_in_loop_l_multi_head has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1614] Cosimulation may deadlock if process dataflow_in_loop_l_multi_head has a streamed top-level array input and has predecessor processes. If a deadlock occurs, please consider converting the streamed array into an hls::stream
WARNING: [HLS 200-1449] Process Self_attention.1 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1614] Cosimulation may deadlock if process Self_attention.1 has a streamed top-level array input and has predecessor processes. If a deadlock occurs, please consider converting the streamed array into an hls::stream
WARNING: [HLS 200-1449] Process dataflow_in_loop_block_gemm46 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process dataflow_in_loop_block_gemm49 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process dataflow_in_loop_block_gemm52 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process Self_attention.1.wrapper has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process dataflow_in_loop_l_pack_seq37 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 129.44 seconds. CPU system time: 5.41 seconds. Elapsed time: 135.43 seconds; current allocated memory: 20.883 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'Bert_layer' ...
WARNING: [SYN 201-103] Legalizing function name '__hls_fptosi_float_i8' to 'p_hls_fptosi_float_i8'.
WARNING: [SYN 201-103] Legalizing function name 'input_loader_kv.1_Pipeline_l_load_j' to 'input_loader_kv_1_Pipeline_l_load_j'.
WARNING: [SYN 201-103] Legalizing function name 'input_loader_kv.1' to 'input_loader_kv_1'.
WARNING: [SYN 201-103] Legalizing function name 'Linear_layer_k.1_Pipeline_l_j1' to 'Linear_layer_k_1_Pipeline_l_j1'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_k_768.1_Loop_data_in_buffer_proc19' to 'systolic_array_k_768_1_Loop_data_in_buffer_proc19'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_k_768.1_Loop_data_load_A_proc20' to 'systolic_array_k_768_1_Loop_data_load_A_proc20'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1460.1' to 'PE_8_4_pack_1460_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1461.1' to 'PE_8_4_pack_1461_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1462.1' to 'PE_8_4_pack_1462_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1463.1' to 'PE_8_4_pack_1463_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1464.1' to 'PE_8_4_pack_1464_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1465.1' to 'PE_8_4_pack_1465_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1466.1' to 'PE_8_4_pack_1466_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1467.1' to 'PE_8_4_pack_1467_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1468.1' to 'PE_8_4_pack_1468_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1469.1' to 'PE_8_4_pack_1469_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1470.1' to 'PE_8_4_pack_1470_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1471.1' to 'PE_8_4_pack_1471_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1472.1' to 'PE_8_4_pack_1472_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1473.1' to 'PE_8_4_pack_1473_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1474.1' to 'PE_8_4_pack_1474_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1475.1' to 'PE_8_4_pack_1475_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1476.1' to 'PE_8_4_pack_1476_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1477.1' to 'PE_8_4_pack_1477_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1478.1' to 'PE_8_4_pack_1478_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1479.1' to 'PE_8_4_pack_1479_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1480.1' to 'PE_8_4_pack_1480_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1481.1' to 'PE_8_4_pack_1481_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1482.1' to 'PE_8_4_pack_1482_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1483.1' to 'PE_8_4_pack_1483_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1484.1' to 'PE_8_4_pack_1484_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1485.1' to 'PE_8_4_pack_1485_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1486.1' to 'PE_8_4_pack_1486_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1487.1' to 'PE_8_4_pack_1487_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1488.1' to 'PE_8_4_pack_1488_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1489.1' to 'PE_8_4_pack_1489_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1490.1' to 'PE_8_4_pack_1490_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1491.1' to 'PE_8_4_pack_1491_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1492.1' to 'PE_8_4_pack_1492_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1493.1' to 'PE_8_4_pack_1493_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1494.1' to 'PE_8_4_pack_1494_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1495.1' to 'PE_8_4_pack_1495_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1496.1' to 'PE_8_4_pack_1496_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1497.1' to 'PE_8_4_pack_1497_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1498.1' to 'PE_8_4_pack_1498_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1499.1' to 'PE_8_4_pack_1499_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1500.1' to 'PE_8_4_pack_1500_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1501.1' to 'PE_8_4_pack_1501_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1502.1' to 'PE_8_4_pack_1502_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1503.1' to 'PE_8_4_pack_1503_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1504.1' to 'PE_8_4_pack_1504_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1505.1' to 'PE_8_4_pack_1505_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1506.1' to 'PE_8_4_pack_1506_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1507.1' to 'PE_8_4_pack_1507_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1508.1' to 'PE_8_4_pack_1508_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1509.1' to 'PE_8_4_pack_1509_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1510.1' to 'PE_8_4_pack_1510_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1511.1' to 'PE_8_4_pack_1511_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1512.1' to 'PE_8_4_pack_1512_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1513.1' to 'PE_8_4_pack_1513_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1514.1' to 'PE_8_4_pack_1514_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1515.1' to 'PE_8_4_pack_1515_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1516.1' to 'PE_8_4_pack_1516_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1517.1' to 'PE_8_4_pack_1517_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1518.1' to 'PE_8_4_pack_1518_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1519.1' to 'PE_8_4_pack_1519_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1520.1' to 'PE_8_4_pack_1520_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1521.1' to 'PE_8_4_pack_1521_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1522.1' to 'PE_8_4_pack_1522_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1523.1' to 'PE_8_4_pack_1523_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1524.1' to 'PE_8_4_pack_1524_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1525.1' to 'PE_8_4_pack_1525_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1526.1' to 'PE_8_4_pack_1526_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1527.1' to 'PE_8_4_pack_1527_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1528.1' to 'PE_8_4_pack_1528_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1529.1' to 'PE_8_4_pack_1529_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1530.1' to 'PE_8_4_pack_1530_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1531.1' to 'PE_8_4_pack_1531_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1532.1' to 'PE_8_4_pack_1532_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1533.1' to 'PE_8_4_pack_1533_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1534.1' to 'PE_8_4_pack_1534_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1535.1' to 'PE_8_4_pack_1535_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1536.1' to 'PE_8_4_pack_1536_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1537.1' to 'PE_8_4_pack_1537_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1538.1' to 'PE_8_4_pack_1538_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1539.1' to 'PE_8_4_pack_1539_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1540.1' to 'PE_8_4_pack_1540_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1541.1' to 'PE_8_4_pack_1541_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1542.1' to 'PE_8_4_pack_1542_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1543.1' to 'PE_8_4_pack_1543_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1544.1' to 'PE_8_4_pack_1544_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1545.1' to 'PE_8_4_pack_1545_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1546.1' to 'PE_8_4_pack_1546_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1547.1' to 'PE_8_4_pack_1547_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1548.1' to 'PE_8_4_pack_1548_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1549.1' to 'PE_8_4_pack_1549_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1550.1' to 'PE_8_4_pack_1550_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1551.1' to 'PE_8_4_pack_1551_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1552.1' to 'PE_8_4_pack_1552_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1553.1' to 'PE_8_4_pack_1553_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1554.1' to 'PE_8_4_pack_1554_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1555.1' to 'PE_8_4_pack_1555_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1556.1' to 'PE_8_4_pack_1556_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1557.1' to 'PE_8_4_pack_1557_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1558.1' to 'PE_8_4_pack_1558_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1559.1' to 'PE_8_4_pack_1559_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1560.1' to 'PE_8_4_pack_1560_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1561.1' to 'PE_8_4_pack_1561_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1562.1' to 'PE_8_4_pack_1562_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1563.1' to 'PE_8_4_pack_1563_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1564.1' to 'PE_8_4_pack_1564_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1565.1' to 'PE_8_4_pack_1565_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1566.1' to 'PE_8_4_pack_1566_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1567.1' to 'PE_8_4_pack_1567_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1568.1' to 'PE_8_4_pack_1568_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1569.1' to 'PE_8_4_pack_1569_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1570.1' to 'PE_8_4_pack_1570_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1571.1' to 'PE_8_4_pack_1571_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1572.1' to 'PE_8_4_pack_1572_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1573.1' to 'PE_8_4_pack_1573_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1574.1' to 'PE_8_4_pack_1574_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1575.1' to 'PE_8_4_pack_1575_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1576.1' to 'PE_8_4_pack_1576_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1577.1' to 'PE_8_4_pack_1577_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1578.1' to 'PE_8_4_pack_1578_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1579.1' to 'PE_8_4_pack_1579_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1580.1' to 'PE_8_4_pack_1580_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1581.1' to 'PE_8_4_pack_1581_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1582.1' to 'PE_8_4_pack_1582_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1583.1' to 'PE_8_4_pack_1583_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1584.1' to 'PE_8_4_pack_1584_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1585.1' to 'PE_8_4_pack_1585_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1586.1' to 'PE_8_4_pack_1586_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1587.1' to 'PE_8_4_pack_1587_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1588.1' to 'PE_8_4_pack_1588_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1589.1' to 'PE_8_4_pack_1589_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1590.1' to 'PE_8_4_pack_1590_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1591.1' to 'PE_8_4_pack_1591_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1592.1' to 'PE_8_4_pack_1592_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1593.1' to 'PE_8_4_pack_1593_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1594.1' to 'PE_8_4_pack_1594_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1595.1' to 'PE_8_4_pack_1595_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1596.1' to 'PE_8_4_pack_1596_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1597.1' to 'PE_8_4_pack_1597_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1598.1' to 'PE_8_4_pack_1598_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1599.1' to 'PE_8_4_pack_1599_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1600.1' to 'PE_8_4_pack_1600_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1601.1' to 'PE_8_4_pack_1601_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1602.1' to 'PE_8_4_pack_1602_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1603.1' to 'PE_8_4_pack_1603_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1604.1' to 'PE_8_4_pack_1604_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1605.1' to 'PE_8_4_pack_1605_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1606.1' to 'PE_8_4_pack_1606_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1607.1' to 'PE_8_4_pack_1607_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1608.1' to 'PE_8_4_pack_1608_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1609.1' to 'PE_8_4_pack_1609_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1610.1' to 'PE_8_4_pack_1610_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1611.1' to 'PE_8_4_pack_1611_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1612.1' to 'PE_8_4_pack_1612_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1613.1' to 'PE_8_4_pack_1613_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1614.1' to 'PE_8_4_pack_1614_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1615.1' to 'PE_8_4_pack_1615_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1616.1' to 'PE_8_4_pack_1616_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1617.1' to 'PE_8_4_pack_1617_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1618.1' to 'PE_8_4_pack_1618_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1619.1' to 'PE_8_4_pack_1619_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1620.1' to 'PE_8_4_pack_1620_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1621.1' to 'PE_8_4_pack_1621_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1622.1' to 'PE_8_4_pack_1622_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1623.1' to 'PE_8_4_pack_1623_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1624.1' to 'PE_8_4_pack_1624_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1625.1' to 'PE_8_4_pack_1625_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1626.1' to 'PE_8_4_pack_1626_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1627.1' to 'PE_8_4_pack_1627_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1628.1' to 'PE_8_4_pack_1628_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1629.1' to 'PE_8_4_pack_1629_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1630.1' to 'PE_8_4_pack_1630_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1631.1' to 'PE_8_4_pack_1631_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1632.1' to 'PE_8_4_pack_1632_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1633.1' to 'PE_8_4_pack_1633_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1634.1' to 'PE_8_4_pack_1634_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1635.1' to 'PE_8_4_pack_1635_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1636.1' to 'PE_8_4_pack_1636_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1637.1' to 'PE_8_4_pack_1637_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1638.1' to 'PE_8_4_pack_1638_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1639.1' to 'PE_8_4_pack_1639_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1640.1' to 'PE_8_4_pack_1640_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1641.1' to 'PE_8_4_pack_1641_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1642.1' to 'PE_8_4_pack_1642_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1643.1' to 'PE_8_4_pack_1643_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1644.1' to 'PE_8_4_pack_1644_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1645.1' to 'PE_8_4_pack_1645_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1646.1' to 'PE_8_4_pack_1646_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1647.1' to 'PE_8_4_pack_1647_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1648.1' to 'PE_8_4_pack_1648_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1649.1' to 'PE_8_4_pack_1649_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1650.1' to 'PE_8_4_pack_1650_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1651.1' to 'PE_8_4_pack_1651_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1652.1' to 'PE_8_4_pack_1652_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1653.1' to 'PE_8_4_pack_1653_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1654.1' to 'PE_8_4_pack_1654_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1655.1' to 'PE_8_4_pack_1655_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1656.1' to 'PE_8_4_pack_1656_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1657.1' to 'PE_8_4_pack_1657_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1658.1' to 'PE_8_4_pack_1658_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1659.1' to 'PE_8_4_pack_1659_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1660.1' to 'PE_8_4_pack_1660_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1661.1' to 'PE_8_4_pack_1661_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1662.1' to 'PE_8_4_pack_1662_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1663.1' to 'PE_8_4_pack_1663_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1664.1' to 'PE_8_4_pack_1664_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1665.1' to 'PE_8_4_pack_1665_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1666.1' to 'PE_8_4_pack_1666_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1667.1' to 'PE_8_4_pack_1667_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1668.1' to 'PE_8_4_pack_1668_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1669.1' to 'PE_8_4_pack_1669_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1670.1' to 'PE_8_4_pack_1670_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1671.1' to 'PE_8_4_pack_1671_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1672.1' to 'PE_8_4_pack_1672_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1673.1' to 'PE_8_4_pack_1673_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1674.1' to 'PE_8_4_pack_1674_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1675.1' to 'PE_8_4_pack_1675_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1676.1' to 'PE_8_4_pack_1676_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1677.1' to 'PE_8_4_pack_1677_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1678.1' to 'PE_8_4_pack_1678_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1679.1' to 'PE_8_4_pack_1679_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1680.1' to 'PE_8_4_pack_1680_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1681.1' to 'PE_8_4_pack_1681_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1682.1' to 'PE_8_4_pack_1682_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1683.1' to 'PE_8_4_pack_1683_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1684.1' to 'PE_8_4_pack_1684_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1685.1' to 'PE_8_4_pack_1685_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1686.1' to 'PE_8_4_pack_1686_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1687.1' to 'PE_8_4_pack_1687_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1688.1' to 'PE_8_4_pack_1688_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1689.1' to 'PE_8_4_pack_1689_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1690.1' to 'PE_8_4_pack_1690_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1691.1' to 'PE_8_4_pack_1691_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1692.1' to 'PE_8_4_pack_1692_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1693.1' to 'PE_8_4_pack_1693_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1694.1' to 'PE_8_4_pack_1694_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1695.1' to 'PE_8_4_pack_1695_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1696.1' to 'PE_8_4_pack_1696_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1697.1' to 'PE_8_4_pack_1697_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1698.1' to 'PE_8_4_pack_1698_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1699.1' to 'PE_8_4_pack_1699_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1700.1' to 'PE_8_4_pack_1700_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1701.1' to 'PE_8_4_pack_1701_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1702.1' to 'PE_8_4_pack_1702_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1703.1' to 'PE_8_4_pack_1703_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1704.1' to 'PE_8_4_pack_1704_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1705.1' to 'PE_8_4_pack_1705_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1706.1' to 'PE_8_4_pack_1706_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1707.1' to 'PE_8_4_pack_1707_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1708.1' to 'PE_8_4_pack_1708_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1709.1' to 'PE_8_4_pack_1709_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1710.1' to 'PE_8_4_pack_1710_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1711.1' to 'PE_8_4_pack_1711_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1712.1' to 'PE_8_4_pack_1712_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1713.1' to 'PE_8_4_pack_1713_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1714.1' to 'PE_8_4_pack_1714_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1' to 'PE_8_4_pack_1'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_k_768.1_Loop_data_drain_AB_proc21' to 'systolic_array_k_768_1_Loop_data_drain_AB_proc21'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_k_768.1_Block_for.end177_proc' to 'systolic_array_k_768_1_Block_for_end177_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_k_768.1_Loop_data_drain_C_proc' to 'systolic_array_k_768_1_Loop_data_drain_C_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_k_768.1' to 'systolic_array_k_768_1'.
WARNING: [SYN 201-103] Legalizing function name 'gemm_systolic_array_qkv.1' to 'gemm_systolic_array_qkv_1'.
WARNING: [SYN 201-103] Legalizing function name 'Linear_layer_k.1' to 'Linear_layer_k_1'.
WARNING: [SYN 201-103] Legalizing function name 'K_writer.1_Pipeline_l_write_j' to 'K_writer_1_Pipeline_l_write_j'.
WARNING: [SYN 201-103] Legalizing function name 'K_writer.1' to 'K_writer_1'.
WARNING: [SYN 201-103] Legalizing function name 'Linear_layer_v.1_Pipeline_l_j1' to 'Linear_layer_v_1_Pipeline_l_j1'.
WARNING: [SYN 201-103] Legalizing function name 'Linear_layer_v.1' to 'Linear_layer_v_1'.
WARNING: [SYN 201-103] Legalizing function name 'V_writer.1_Pipeline_l_write_j' to 'V_writer_1_Pipeline_l_write_j'.
WARNING: [SYN 201-103] Legalizing function name 'V_writer.1' to 'V_writer_1'.
WARNING: [SYN 201-103] Legalizing function name 'input_loader_q_res0.1_Pipeline_l_load_j' to 'input_loader_q_res0_1_Pipeline_l_load_j'.
WARNING: [SYN 201-103] Legalizing function name 'input_loader_q_res0.1' to 'input_loader_q_res0_1'.
WARNING: [SYN 201-103] Legalizing function name 'Linear_layer_q.1_Pipeline_l_j1' to 'Linear_layer_q_1_Pipeline_l_j1'.
WARNING: [SYN 201-103] Legalizing function name 'Linear_layer_q.1' to 'Linear_layer_q_1'.
WARNING: [SYN 201-103] Legalizing function name 'Attention_layer.1_Pipeline_l_j1' to 'Attention_layer_1_Pipeline_l_j1'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_k_64.1_Loop_data_in_buffer_proc22' to 'systolic_array_k_64_1_Loop_data_in_buffer_proc22'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_k_64.1_Loop_data_load_A_proc23' to 'systolic_array_k_64_1_Loop_data_load_A_proc23'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.693.1' to 'PE_8_8_693_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.694.1' to 'PE_8_8_694_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.695.1' to 'PE_8_8_695_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.696.1' to 'PE_8_8_696_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.697.1' to 'PE_8_8_697_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.698.1' to 'PE_8_8_698_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.699.1' to 'PE_8_8_699_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.700.1' to 'PE_8_8_700_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.701.1' to 'PE_8_8_701_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.702.1' to 'PE_8_8_702_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.703.1' to 'PE_8_8_703_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.704.1' to 'PE_8_8_704_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.705.1' to 'PE_8_8_705_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.706.1' to 'PE_8_8_706_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.707.1' to 'PE_8_8_707_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.708.1' to 'PE_8_8_708_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.709.1' to 'PE_8_8_709_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.710.1' to 'PE_8_8_710_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.711.1' to 'PE_8_8_711_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.712.1' to 'PE_8_8_712_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.713.1' to 'PE_8_8_713_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.714.1' to 'PE_8_8_714_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.715.1' to 'PE_8_8_715_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.716.1' to 'PE_8_8_716_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.717.1' to 'PE_8_8_717_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.718.1' to 'PE_8_8_718_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.719.1' to 'PE_8_8_719_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.720.1' to 'PE_8_8_720_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.721.1' to 'PE_8_8_721_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.722.1' to 'PE_8_8_722_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.723.1' to 'PE_8_8_723_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.724.1' to 'PE_8_8_724_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.725.1' to 'PE_8_8_725_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.726.1' to 'PE_8_8_726_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.727.1' to 'PE_8_8_727_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.728.1' to 'PE_8_8_728_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.729.1' to 'PE_8_8_729_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.730.1' to 'PE_8_8_730_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.731.1' to 'PE_8_8_731_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.732.1' to 'PE_8_8_732_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.733.1' to 'PE_8_8_733_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.734.1' to 'PE_8_8_734_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.735.1' to 'PE_8_8_735_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.736.1' to 'PE_8_8_736_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.737.1' to 'PE_8_8_737_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.738.1' to 'PE_8_8_738_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.739.1' to 'PE_8_8_739_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.740.1' to 'PE_8_8_740_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.741.1' to 'PE_8_8_741_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.742.1' to 'PE_8_8_742_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.743.1' to 'PE_8_8_743_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.744.1' to 'PE_8_8_744_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.745.1' to 'PE_8_8_745_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.746.1' to 'PE_8_8_746_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.747.1' to 'PE_8_8_747_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.748.1' to 'PE_8_8_748_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.749.1' to 'PE_8_8_749_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.750.1' to 'PE_8_8_750_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.751.1' to 'PE_8_8_751_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.752.1' to 'PE_8_8_752_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.753.1' to 'PE_8_8_753_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.754.1' to 'PE_8_8_754_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.755.1' to 'PE_8_8_755_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.756.1' to 'PE_8_8_756_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.757.1' to 'PE_8_8_757_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.758.1' to 'PE_8_8_758_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.759.1' to 'PE_8_8_759_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.760.1' to 'PE_8_8_760_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.761.1' to 'PE_8_8_761_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.762.1' to 'PE_8_8_762_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.763.1' to 'PE_8_8_763_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.764.1' to 'PE_8_8_764_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.765.1' to 'PE_8_8_765_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.766.1' to 'PE_8_8_766_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.767.1' to 'PE_8_8_767_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.768.1' to 'PE_8_8_768_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.769.1' to 'PE_8_8_769_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.770.1' to 'PE_8_8_770_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.771.1' to 'PE_8_8_771_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.772.1' to 'PE_8_8_772_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.773.1' to 'PE_8_8_773_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.774.1' to 'PE_8_8_774_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.775.1' to 'PE_8_8_775_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.776.1' to 'PE_8_8_776_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.777.1' to 'PE_8_8_777_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.778.1' to 'PE_8_8_778_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.779.1' to 'PE_8_8_779_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.780.1' to 'PE_8_8_780_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.781.1' to 'PE_8_8_781_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.782.1' to 'PE_8_8_782_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.783.1' to 'PE_8_8_783_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.784.1' to 'PE_8_8_784_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.785.1' to 'PE_8_8_785_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.786.1' to 'PE_8_8_786_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.787.1' to 'PE_8_8_787_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.788.1' to 'PE_8_8_788_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.789.1' to 'PE_8_8_789_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.790.1' to 'PE_8_8_790_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.791.1' to 'PE_8_8_791_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.792.1' to 'PE_8_8_792_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.793.1' to 'PE_8_8_793_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.794.1' to 'PE_8_8_794_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.795.1' to 'PE_8_8_795_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.796.1' to 'PE_8_8_796_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.797.1' to 'PE_8_8_797_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.798.1' to 'PE_8_8_798_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.799.1' to 'PE_8_8_799_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.800.1' to 'PE_8_8_800_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.801.1' to 'PE_8_8_801_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.802.1' to 'PE_8_8_802_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.803.1' to 'PE_8_8_803_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.804.1' to 'PE_8_8_804_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.805.1' to 'PE_8_8_805_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.806.1' to 'PE_8_8_806_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.807.1' to 'PE_8_8_807_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.808.1' to 'PE_8_8_808_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.809.1' to 'PE_8_8_809_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.810.1' to 'PE_8_8_810_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.811.1' to 'PE_8_8_811_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.812.1' to 'PE_8_8_812_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.813.1' to 'PE_8_8_813_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.814.1' to 'PE_8_8_814_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.815.1' to 'PE_8_8_815_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.816.1' to 'PE_8_8_816_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.817.1' to 'PE_8_8_817_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.818.1' to 'PE_8_8_818_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.819.1' to 'PE_8_8_819_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.820.1' to 'PE_8_8_820_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.821.1' to 'PE_8_8_821_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.822.1' to 'PE_8_8_822_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.823.1' to 'PE_8_8_823_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.824.1' to 'PE_8_8_824_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.825.1' to 'PE_8_8_825_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.826.1' to 'PE_8_8_826_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.827.1' to 'PE_8_8_827_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.828.1' to 'PE_8_8_828_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.829.1' to 'PE_8_8_829_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.830.1' to 'PE_8_8_830_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.831.1' to 'PE_8_8_831_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.832.1' to 'PE_8_8_832_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.833.1' to 'PE_8_8_833_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.834.1' to 'PE_8_8_834_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.835.1' to 'PE_8_8_835_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.836.1' to 'PE_8_8_836_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.837.1' to 'PE_8_8_837_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.838.1' to 'PE_8_8_838_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.839.1' to 'PE_8_8_839_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.840.1' to 'PE_8_8_840_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.841.1' to 'PE_8_8_841_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.842.1' to 'PE_8_8_842_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.843.1' to 'PE_8_8_843_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.844.1' to 'PE_8_8_844_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.845.1' to 'PE_8_8_845_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.846.1' to 'PE_8_8_846_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.847.1' to 'PE_8_8_847_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.848.1' to 'PE_8_8_848_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.849.1' to 'PE_8_8_849_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.850.1' to 'PE_8_8_850_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.851.1' to 'PE_8_8_851_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.852.1' to 'PE_8_8_852_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.853.1' to 'PE_8_8_853_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.854.1' to 'PE_8_8_854_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.855.1' to 'PE_8_8_855_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.856.1' to 'PE_8_8_856_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.857.1' to 'PE_8_8_857_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.858.1' to 'PE_8_8_858_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.859.1' to 'PE_8_8_859_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.860.1' to 'PE_8_8_860_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.861.1' to 'PE_8_8_861_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.862.1' to 'PE_8_8_862_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.863.1' to 'PE_8_8_863_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.864.1' to 'PE_8_8_864_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.865.1' to 'PE_8_8_865_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.866.1' to 'PE_8_8_866_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.867.1' to 'PE_8_8_867_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.868.1' to 'PE_8_8_868_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.869.1' to 'PE_8_8_869_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.870.1' to 'PE_8_8_870_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.871.1' to 'PE_8_8_871_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.872.1' to 'PE_8_8_872_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.873.1' to 'PE_8_8_873_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.874.1' to 'PE_8_8_874_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.875.1' to 'PE_8_8_875_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.876.1' to 'PE_8_8_876_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.877.1' to 'PE_8_8_877_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.878.1' to 'PE_8_8_878_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.879.1' to 'PE_8_8_879_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.880.1' to 'PE_8_8_880_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.881.1' to 'PE_8_8_881_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.882.1' to 'PE_8_8_882_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.883.1' to 'PE_8_8_883_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.884.1' to 'PE_8_8_884_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.885.1' to 'PE_8_8_885_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.886.1' to 'PE_8_8_886_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.887.1' to 'PE_8_8_887_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.888.1' to 'PE_8_8_888_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.889.1' to 'PE_8_8_889_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.890.1' to 'PE_8_8_890_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.891.1' to 'PE_8_8_891_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.892.1' to 'PE_8_8_892_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.893.1' to 'PE_8_8_893_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.894.1' to 'PE_8_8_894_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.895.1' to 'PE_8_8_895_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.896.1' to 'PE_8_8_896_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.897.1' to 'PE_8_8_897_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.898.1' to 'PE_8_8_898_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.899.1' to 'PE_8_8_899_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.900.1' to 'PE_8_8_900_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.901.1' to 'PE_8_8_901_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.902.1' to 'PE_8_8_902_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.903.1' to 'PE_8_8_903_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.904.1' to 'PE_8_8_904_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.905.1' to 'PE_8_8_905_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.906.1' to 'PE_8_8_906_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.907.1' to 'PE_8_8_907_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.908.1' to 'PE_8_8_908_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.909.1' to 'PE_8_8_909_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.910.1' to 'PE_8_8_910_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.911.1' to 'PE_8_8_911_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.912.1' to 'PE_8_8_912_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.913.1' to 'PE_8_8_913_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.914.1' to 'PE_8_8_914_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.915.1' to 'PE_8_8_915_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.916.1' to 'PE_8_8_916_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.917.1' to 'PE_8_8_917_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.918.1' to 'PE_8_8_918_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.919.1' to 'PE_8_8_919_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.920.1' to 'PE_8_8_920_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.921.1' to 'PE_8_8_921_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.922.1' to 'PE_8_8_922_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.923.1' to 'PE_8_8_923_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.924.1' to 'PE_8_8_924_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.925.1' to 'PE_8_8_925_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.926.1' to 'PE_8_8_926_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.927.1' to 'PE_8_8_927_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.928.1' to 'PE_8_8_928_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.929.1' to 'PE_8_8_929_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.930.1' to 'PE_8_8_930_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.931.1' to 'PE_8_8_931_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.932.1' to 'PE_8_8_932_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.933.1' to 'PE_8_8_933_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.934.1' to 'PE_8_8_934_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.935.1' to 'PE_8_8_935_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.936.1' to 'PE_8_8_936_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.937.1' to 'PE_8_8_937_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.938.1' to 'PE_8_8_938_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.939.1' to 'PE_8_8_939_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.940.1' to 'PE_8_8_940_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.941.1' to 'PE_8_8_941_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.942.1' to 'PE_8_8_942_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.943.1' to 'PE_8_8_943_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.944.1' to 'PE_8_8_944_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.945.1' to 'PE_8_8_945_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.946.1' to 'PE_8_8_946_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.947.1' to 'PE_8_8_947_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.1' to 'PE_8_8_1'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_k_64.1_Loop_data_drain_AB_proc24' to 'systolic_array_k_64_1_Loop_data_drain_AB_proc24'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_k_64.1_Block_for.end177_proc' to 'systolic_array_k_64_1_Block_for_end177_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_k_64.1_Loop_data_drain_C_proc' to 'systolic_array_k_64_1_Loop_data_drain_C_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_k_64.1' to 'systolic_array_k_64_1'.
WARNING: [SYN 201-103] Legalizing function name 'gemm_systolic_array_attn.12599.12600.1' to 'gemm_systolic_array_attn_12599_12600_1'.
WARNING: [SYN 201-103] Legalizing function name 'Attention_layer.1' to 'Attention_layer_1'.
WARNING: [SYN 201-103] Legalizing function name 'Softmax_layer.1_Pipeline_1' to 'Softmax_layer_1_Pipeline_1'.
WARNING: [SYN 201-103] Legalizing function name 'Softmax_layer.1_Pipeline_l_exp_sum_j6' to 'Softmax_layer_1_Pipeline_l_exp_sum_j6'.
WARNING: [SYN 201-103] Legalizing function name 'Softmax_layer.1_Pipeline_l_j7' to 'Softmax_layer_1_Pipeline_l_j7'.
WARNING: [SYN 201-103] Legalizing function name 'Softmax_layer.1' to 'Softmax_layer_1'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_k_512.1_Loop_data_in_buffer_proc25' to 'systolic_array_k_512_1_Loop_data_in_buffer_proc25'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_k_512.1_Loop_data_load_A_proc26' to 'systolic_array_k_512_1_Loop_data_load_A_proc26'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.437.1' to 'PE_8_8_437_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.438.1' to 'PE_8_8_438_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.439.1' to 'PE_8_8_439_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.440.1' to 'PE_8_8_440_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.441.1' to 'PE_8_8_441_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.442.1' to 'PE_8_8_442_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.443.1' to 'PE_8_8_443_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.444.1' to 'PE_8_8_444_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.445.1' to 'PE_8_8_445_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.446.1' to 'PE_8_8_446_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.447.1' to 'PE_8_8_447_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.448.1' to 'PE_8_8_448_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.449.1' to 'PE_8_8_449_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.450.1' to 'PE_8_8_450_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.451.1' to 'PE_8_8_451_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.452.1' to 'PE_8_8_452_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.453.1' to 'PE_8_8_453_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.454.1' to 'PE_8_8_454_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.455.1' to 'PE_8_8_455_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.456.1' to 'PE_8_8_456_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.457.1' to 'PE_8_8_457_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.458.1' to 'PE_8_8_458_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.459.1' to 'PE_8_8_459_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.460.1' to 'PE_8_8_460_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.461.1' to 'PE_8_8_461_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.462.1' to 'PE_8_8_462_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.463.1' to 'PE_8_8_463_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.464.1' to 'PE_8_8_464_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.465.1' to 'PE_8_8_465_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.466.1' to 'PE_8_8_466_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.467.1' to 'PE_8_8_467_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.468.1' to 'PE_8_8_468_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.469.1' to 'PE_8_8_469_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.470.1' to 'PE_8_8_470_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.471.1' to 'PE_8_8_471_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.472.1' to 'PE_8_8_472_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.473.1' to 'PE_8_8_473_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.474.1' to 'PE_8_8_474_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.475.1' to 'PE_8_8_475_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.476.1' to 'PE_8_8_476_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.477.1' to 'PE_8_8_477_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.478.1' to 'PE_8_8_478_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.479.1' to 'PE_8_8_479_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.480.1' to 'PE_8_8_480_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.481.1' to 'PE_8_8_481_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.482.1' to 'PE_8_8_482_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.483.1' to 'PE_8_8_483_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.484.1' to 'PE_8_8_484_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.485.1' to 'PE_8_8_485_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.486.1' to 'PE_8_8_486_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.487.1' to 'PE_8_8_487_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.488.1' to 'PE_8_8_488_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.489.1' to 'PE_8_8_489_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.490.1' to 'PE_8_8_490_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.491.1' to 'PE_8_8_491_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.492.1' to 'PE_8_8_492_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.493.1' to 'PE_8_8_493_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.494.1' to 'PE_8_8_494_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.495.1' to 'PE_8_8_495_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.496.1' to 'PE_8_8_496_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.497.1' to 'PE_8_8_497_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.498.1' to 'PE_8_8_498_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.499.1' to 'PE_8_8_499_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.500.1' to 'PE_8_8_500_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.501.1' to 'PE_8_8_501_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.502.1' to 'PE_8_8_502_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.503.1' to 'PE_8_8_503_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.504.1' to 'PE_8_8_504_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.505.1' to 'PE_8_8_505_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.506.1' to 'PE_8_8_506_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.507.1' to 'PE_8_8_507_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.508.1' to 'PE_8_8_508_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.509.1' to 'PE_8_8_509_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.510.1' to 'PE_8_8_510_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.511.1' to 'PE_8_8_511_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.512.1' to 'PE_8_8_512_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.513.1' to 'PE_8_8_513_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.514.1' to 'PE_8_8_514_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.515.1' to 'PE_8_8_515_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.516.1' to 'PE_8_8_516_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.517.1' to 'PE_8_8_517_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.518.1' to 'PE_8_8_518_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.519.1' to 'PE_8_8_519_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.520.1' to 'PE_8_8_520_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.521.1' to 'PE_8_8_521_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.522.1' to 'PE_8_8_522_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.523.1' to 'PE_8_8_523_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.524.1' to 'PE_8_8_524_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.525.1' to 'PE_8_8_525_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.526.1' to 'PE_8_8_526_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.527.1' to 'PE_8_8_527_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.528.1' to 'PE_8_8_528_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.529.1' to 'PE_8_8_529_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.530.1' to 'PE_8_8_530_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.531.1' to 'PE_8_8_531_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.532.1' to 'PE_8_8_532_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.533.1' to 'PE_8_8_533_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.534.1' to 'PE_8_8_534_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.535.1' to 'PE_8_8_535_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.536.1' to 'PE_8_8_536_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.537.1' to 'PE_8_8_537_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.538.1' to 'PE_8_8_538_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.539.1' to 'PE_8_8_539_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.540.1' to 'PE_8_8_540_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.541.1' to 'PE_8_8_541_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.542.1' to 'PE_8_8_542_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.543.1' to 'PE_8_8_543_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.544.1' to 'PE_8_8_544_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.545.1' to 'PE_8_8_545_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.546.1' to 'PE_8_8_546_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.547.1' to 'PE_8_8_547_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.548.1' to 'PE_8_8_548_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.549.1' to 'PE_8_8_549_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.550.1' to 'PE_8_8_550_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.551.1' to 'PE_8_8_551_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.552.1' to 'PE_8_8_552_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.553.1' to 'PE_8_8_553_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.554.1' to 'PE_8_8_554_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.555.1' to 'PE_8_8_555_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.556.1' to 'PE_8_8_556_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.557.1' to 'PE_8_8_557_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.558.1' to 'PE_8_8_558_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.559.1' to 'PE_8_8_559_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.560.1' to 'PE_8_8_560_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.561.1' to 'PE_8_8_561_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.562.1' to 'PE_8_8_562_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.563.1' to 'PE_8_8_563_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.564.1' to 'PE_8_8_564_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.565.1' to 'PE_8_8_565_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.566.1' to 'PE_8_8_566_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.567.1' to 'PE_8_8_567_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.568.1' to 'PE_8_8_568_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.569.1' to 'PE_8_8_569_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.570.1' to 'PE_8_8_570_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.571.1' to 'PE_8_8_571_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.572.1' to 'PE_8_8_572_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.573.1' to 'PE_8_8_573_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.574.1' to 'PE_8_8_574_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.575.1' to 'PE_8_8_575_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.576.1' to 'PE_8_8_576_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.577.1' to 'PE_8_8_577_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.578.1' to 'PE_8_8_578_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.579.1' to 'PE_8_8_579_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.580.1' to 'PE_8_8_580_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.581.1' to 'PE_8_8_581_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.582.1' to 'PE_8_8_582_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.583.1' to 'PE_8_8_583_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.584.1' to 'PE_8_8_584_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.585.1' to 'PE_8_8_585_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.586.1' to 'PE_8_8_586_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.587.1' to 'PE_8_8_587_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.588.1' to 'PE_8_8_588_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.589.1' to 'PE_8_8_589_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.590.1' to 'PE_8_8_590_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.591.1' to 'PE_8_8_591_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.592.1' to 'PE_8_8_592_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.593.1' to 'PE_8_8_593_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.594.1' to 'PE_8_8_594_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.595.1' to 'PE_8_8_595_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.596.1' to 'PE_8_8_596_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.597.1' to 'PE_8_8_597_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.598.1' to 'PE_8_8_598_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.599.1' to 'PE_8_8_599_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.600.1' to 'PE_8_8_600_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.601.1' to 'PE_8_8_601_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.602.1' to 'PE_8_8_602_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.603.1' to 'PE_8_8_603_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.604.1' to 'PE_8_8_604_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.605.1' to 'PE_8_8_605_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.606.1' to 'PE_8_8_606_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.607.1' to 'PE_8_8_607_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.608.1' to 'PE_8_8_608_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.609.1' to 'PE_8_8_609_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.610.1' to 'PE_8_8_610_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.611.1' to 'PE_8_8_611_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.612.1' to 'PE_8_8_612_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.613.1' to 'PE_8_8_613_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.614.1' to 'PE_8_8_614_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.615.1' to 'PE_8_8_615_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.616.1' to 'PE_8_8_616_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.617.1' to 'PE_8_8_617_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.618.1' to 'PE_8_8_618_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.619.1' to 'PE_8_8_619_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.620.1' to 'PE_8_8_620_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.621.1' to 'PE_8_8_621_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.622.1' to 'PE_8_8_622_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.623.1' to 'PE_8_8_623_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.624.1' to 'PE_8_8_624_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.625.1' to 'PE_8_8_625_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.626.1' to 'PE_8_8_626_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.627.1' to 'PE_8_8_627_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.628.1' to 'PE_8_8_628_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.629.1' to 'PE_8_8_629_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.630.1' to 'PE_8_8_630_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.631.1' to 'PE_8_8_631_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.632.1' to 'PE_8_8_632_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.633.1' to 'PE_8_8_633_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.634.1' to 'PE_8_8_634_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.635.1' to 'PE_8_8_635_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.636.1' to 'PE_8_8_636_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.637.1' to 'PE_8_8_637_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.638.1' to 'PE_8_8_638_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.639.1' to 'PE_8_8_639_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.640.1' to 'PE_8_8_640_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.641.1' to 'PE_8_8_641_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.642.1' to 'PE_8_8_642_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.643.1' to 'PE_8_8_643_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.644.1' to 'PE_8_8_644_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.645.1' to 'PE_8_8_645_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.646.1' to 'PE_8_8_646_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.647.1' to 'PE_8_8_647_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.648.1' to 'PE_8_8_648_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.649.1' to 'PE_8_8_649_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.650.1' to 'PE_8_8_650_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.651.1' to 'PE_8_8_651_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.652.1' to 'PE_8_8_652_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.653.1' to 'PE_8_8_653_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.654.1' to 'PE_8_8_654_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.655.1' to 'PE_8_8_655_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.656.1' to 'PE_8_8_656_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.657.1' to 'PE_8_8_657_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.658.1' to 'PE_8_8_658_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.659.1' to 'PE_8_8_659_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.660.1' to 'PE_8_8_660_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.661.1' to 'PE_8_8_661_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.662.1' to 'PE_8_8_662_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.663.1' to 'PE_8_8_663_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.664.1' to 'PE_8_8_664_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.665.1' to 'PE_8_8_665_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.666.1' to 'PE_8_8_666_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.667.1' to 'PE_8_8_667_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.668.1' to 'PE_8_8_668_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.669.1' to 'PE_8_8_669_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.670.1' to 'PE_8_8_670_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.671.1' to 'PE_8_8_671_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.672.1' to 'PE_8_8_672_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.673.1' to 'PE_8_8_673_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.674.1' to 'PE_8_8_674_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.675.1' to 'PE_8_8_675_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.676.1' to 'PE_8_8_676_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.677.1' to 'PE_8_8_677_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.678.1' to 'PE_8_8_678_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.679.1' to 'PE_8_8_679_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.680.1' to 'PE_8_8_680_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.681.1' to 'PE_8_8_681_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.682.1' to 'PE_8_8_682_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.683.1' to 'PE_8_8_683_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.684.1' to 'PE_8_8_684_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.685.1' to 'PE_8_8_685_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.686.1' to 'PE_8_8_686_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.687.1' to 'PE_8_8_687_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.688.1' to 'PE_8_8_688_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.689.1' to 'PE_8_8_689_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.690.1' to 'PE_8_8_690_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.691.1' to 'PE_8_8_691_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_8.692.1' to 'PE_8_8_692_1'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_k_512.1_Loop_data_drain_AB_proc27' to 'systolic_array_k_512_1_Loop_data_drain_AB_proc27'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_k_512.1_Block_for.end177_proc' to 'systolic_array_k_512_1_Block_for_end177_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_k_512.1_Loop_data_drain_C_proc' to 'systolic_array_k_512_1_Loop_data_drain_C_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_k_512.1' to 'systolic_array_k_512_1'.
WARNING: [SYN 201-103] Legalizing function name 'gemm_systolic_array_cont.12603.12604.1' to 'gemm_systolic_array_cont_12603_12604_1'.
WARNING: [SYN 201-103] Legalizing function name 'Context_layer.1' to 'Context_layer_1'.
WARNING: [SYN 201-103] Legalizing function name 'Self_attention.1' to 'Self_attention_1'.
WARNING: [SYN 201-103] Legalizing function name 'Self_attention.1.wrapper' to 'Self_attention_1_wrapper'.
WARNING: [SYN 201-103] Legalizing function name 'Linear_layer_ds0.1_Pipeline_l_j1' to 'Linear_layer_ds0_1_Pipeline_l_j1'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_k_768.436.1_Loop_data_in_buffer_proc28' to 'systolic_array_k_768_436_1_Loop_data_in_buffer_proc28'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_k_768.436.1_Loop_data_load_A_proc29' to 'systolic_array_k_768_436_1_Loop_data_load_A_proc29'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1204.1' to 'PE_8_4_pack_1204_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1205.1' to 'PE_8_4_pack_1205_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1206.1' to 'PE_8_4_pack_1206_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1207.1' to 'PE_8_4_pack_1207_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1208.1' to 'PE_8_4_pack_1208_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1209.1' to 'PE_8_4_pack_1209_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1210.1' to 'PE_8_4_pack_1210_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1211.1' to 'PE_8_4_pack_1211_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1212.1' to 'PE_8_4_pack_1212_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1213.1' to 'PE_8_4_pack_1213_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1214.1' to 'PE_8_4_pack_1214_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1215.1' to 'PE_8_4_pack_1215_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1216.1' to 'PE_8_4_pack_1216_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1217.1' to 'PE_8_4_pack_1217_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1218.1' to 'PE_8_4_pack_1218_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1219.1' to 'PE_8_4_pack_1219_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1220.1' to 'PE_8_4_pack_1220_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1221.1' to 'PE_8_4_pack_1221_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1222.1' to 'PE_8_4_pack_1222_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1223.1' to 'PE_8_4_pack_1223_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1224.1' to 'PE_8_4_pack_1224_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1225.1' to 'PE_8_4_pack_1225_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1226.1' to 'PE_8_4_pack_1226_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1227.1' to 'PE_8_4_pack_1227_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1228.1' to 'PE_8_4_pack_1228_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1229.1' to 'PE_8_4_pack_1229_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1230.1' to 'PE_8_4_pack_1230_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1231.1' to 'PE_8_4_pack_1231_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1232.1' to 'PE_8_4_pack_1232_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1233.1' to 'PE_8_4_pack_1233_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1234.1' to 'PE_8_4_pack_1234_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1235.1' to 'PE_8_4_pack_1235_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1236.1' to 'PE_8_4_pack_1236_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1237.1' to 'PE_8_4_pack_1237_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1238.1' to 'PE_8_4_pack_1238_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1239.1' to 'PE_8_4_pack_1239_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1240.1' to 'PE_8_4_pack_1240_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1241.1' to 'PE_8_4_pack_1241_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1242.1' to 'PE_8_4_pack_1242_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1243.1' to 'PE_8_4_pack_1243_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1244.1' to 'PE_8_4_pack_1244_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1245.1' to 'PE_8_4_pack_1245_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1246.1' to 'PE_8_4_pack_1246_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1247.1' to 'PE_8_4_pack_1247_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1248.1' to 'PE_8_4_pack_1248_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1249.1' to 'PE_8_4_pack_1249_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1250.1' to 'PE_8_4_pack_1250_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1251.1' to 'PE_8_4_pack_1251_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1252.1' to 'PE_8_4_pack_1252_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1253.1' to 'PE_8_4_pack_1253_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1254.1' to 'PE_8_4_pack_1254_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1255.1' to 'PE_8_4_pack_1255_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1256.1' to 'PE_8_4_pack_1256_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1257.1' to 'PE_8_4_pack_1257_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1258.1' to 'PE_8_4_pack_1258_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1259.1' to 'PE_8_4_pack_1259_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1260.1' to 'PE_8_4_pack_1260_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1261.1' to 'PE_8_4_pack_1261_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1262.1' to 'PE_8_4_pack_1262_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1263.1' to 'PE_8_4_pack_1263_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1264.1' to 'PE_8_4_pack_1264_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1265.1' to 'PE_8_4_pack_1265_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1266.1' to 'PE_8_4_pack_1266_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1267.1' to 'PE_8_4_pack_1267_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1268.1' to 'PE_8_4_pack_1268_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1269.1' to 'PE_8_4_pack_1269_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1270.1' to 'PE_8_4_pack_1270_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1271.1' to 'PE_8_4_pack_1271_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1272.1' to 'PE_8_4_pack_1272_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1273.1' to 'PE_8_4_pack_1273_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1274.1' to 'PE_8_4_pack_1274_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1275.1' to 'PE_8_4_pack_1275_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1276.1' to 'PE_8_4_pack_1276_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1277.1' to 'PE_8_4_pack_1277_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1278.1' to 'PE_8_4_pack_1278_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1279.1' to 'PE_8_4_pack_1279_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1280.1' to 'PE_8_4_pack_1280_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1281.1' to 'PE_8_4_pack_1281_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1282.1' to 'PE_8_4_pack_1282_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1283.1' to 'PE_8_4_pack_1283_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1284.1' to 'PE_8_4_pack_1284_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1285.1' to 'PE_8_4_pack_1285_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1286.1' to 'PE_8_4_pack_1286_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1287.1' to 'PE_8_4_pack_1287_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1288.1' to 'PE_8_4_pack_1288_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1289.1' to 'PE_8_4_pack_1289_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1290.1' to 'PE_8_4_pack_1290_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1291.1' to 'PE_8_4_pack_1291_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1292.1' to 'PE_8_4_pack_1292_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1293.1' to 'PE_8_4_pack_1293_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1294.1' to 'PE_8_4_pack_1294_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1295.1' to 'PE_8_4_pack_1295_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1296.1' to 'PE_8_4_pack_1296_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1297.1' to 'PE_8_4_pack_1297_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1298.1' to 'PE_8_4_pack_1298_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1299.1' to 'PE_8_4_pack_1299_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1300.1' to 'PE_8_4_pack_1300_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1301.1' to 'PE_8_4_pack_1301_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1302.1' to 'PE_8_4_pack_1302_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1303.1' to 'PE_8_4_pack_1303_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1304.1' to 'PE_8_4_pack_1304_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1305.1' to 'PE_8_4_pack_1305_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1306.1' to 'PE_8_4_pack_1306_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1307.1' to 'PE_8_4_pack_1307_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1308.1' to 'PE_8_4_pack_1308_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1309.1' to 'PE_8_4_pack_1309_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1310.1' to 'PE_8_4_pack_1310_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1311.1' to 'PE_8_4_pack_1311_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1312.1' to 'PE_8_4_pack_1312_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1313.1' to 'PE_8_4_pack_1313_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1314.1' to 'PE_8_4_pack_1314_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1315.1' to 'PE_8_4_pack_1315_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1316.1' to 'PE_8_4_pack_1316_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1317.1' to 'PE_8_4_pack_1317_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1318.1' to 'PE_8_4_pack_1318_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1319.1' to 'PE_8_4_pack_1319_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1320.1' to 'PE_8_4_pack_1320_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1321.1' to 'PE_8_4_pack_1321_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1322.1' to 'PE_8_4_pack_1322_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1323.1' to 'PE_8_4_pack_1323_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1324.1' to 'PE_8_4_pack_1324_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1325.1' to 'PE_8_4_pack_1325_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1326.1' to 'PE_8_4_pack_1326_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1327.1' to 'PE_8_4_pack_1327_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1328.1' to 'PE_8_4_pack_1328_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1329.1' to 'PE_8_4_pack_1329_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1330.1' to 'PE_8_4_pack_1330_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1331.1' to 'PE_8_4_pack_1331_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1332.1' to 'PE_8_4_pack_1332_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1333.1' to 'PE_8_4_pack_1333_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1334.1' to 'PE_8_4_pack_1334_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1335.1' to 'PE_8_4_pack_1335_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1336.1' to 'PE_8_4_pack_1336_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1337.1' to 'PE_8_4_pack_1337_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1338.1' to 'PE_8_4_pack_1338_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1339.1' to 'PE_8_4_pack_1339_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1340.1' to 'PE_8_4_pack_1340_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1341.1' to 'PE_8_4_pack_1341_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1342.1' to 'PE_8_4_pack_1342_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1343.1' to 'PE_8_4_pack_1343_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1344.1' to 'PE_8_4_pack_1344_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1345.1' to 'PE_8_4_pack_1345_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1346.1' to 'PE_8_4_pack_1346_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1347.1' to 'PE_8_4_pack_1347_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1348.1' to 'PE_8_4_pack_1348_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1349.1' to 'PE_8_4_pack_1349_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1350.1' to 'PE_8_4_pack_1350_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1351.1' to 'PE_8_4_pack_1351_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1352.1' to 'PE_8_4_pack_1352_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1353.1' to 'PE_8_4_pack_1353_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1354.1' to 'PE_8_4_pack_1354_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1355.1' to 'PE_8_4_pack_1355_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1356.1' to 'PE_8_4_pack_1356_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1357.1' to 'PE_8_4_pack_1357_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1358.1' to 'PE_8_4_pack_1358_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1359.1' to 'PE_8_4_pack_1359_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1360.1' to 'PE_8_4_pack_1360_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1361.1' to 'PE_8_4_pack_1361_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1362.1' to 'PE_8_4_pack_1362_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1363.1' to 'PE_8_4_pack_1363_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1364.1' to 'PE_8_4_pack_1364_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1365.1' to 'PE_8_4_pack_1365_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1366.1' to 'PE_8_4_pack_1366_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1367.1' to 'PE_8_4_pack_1367_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1368.1' to 'PE_8_4_pack_1368_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1369.1' to 'PE_8_4_pack_1369_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1370.1' to 'PE_8_4_pack_1370_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1371.1' to 'PE_8_4_pack_1371_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1372.1' to 'PE_8_4_pack_1372_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1373.1' to 'PE_8_4_pack_1373_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1374.1' to 'PE_8_4_pack_1374_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1375.1' to 'PE_8_4_pack_1375_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1376.1' to 'PE_8_4_pack_1376_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1377.1' to 'PE_8_4_pack_1377_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1378.1' to 'PE_8_4_pack_1378_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1379.1' to 'PE_8_4_pack_1379_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1380.1' to 'PE_8_4_pack_1380_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1381.1' to 'PE_8_4_pack_1381_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1382.1' to 'PE_8_4_pack_1382_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1383.1' to 'PE_8_4_pack_1383_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1384.1' to 'PE_8_4_pack_1384_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1385.1' to 'PE_8_4_pack_1385_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1386.1' to 'PE_8_4_pack_1386_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1387.1' to 'PE_8_4_pack_1387_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1388.1' to 'PE_8_4_pack_1388_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1389.1' to 'PE_8_4_pack_1389_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1390.1' to 'PE_8_4_pack_1390_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1391.1' to 'PE_8_4_pack_1391_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1392.1' to 'PE_8_4_pack_1392_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1393.1' to 'PE_8_4_pack_1393_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1394.1' to 'PE_8_4_pack_1394_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1395.1' to 'PE_8_4_pack_1395_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1396.1' to 'PE_8_4_pack_1396_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1397.1' to 'PE_8_4_pack_1397_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1398.1' to 'PE_8_4_pack_1398_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1399.1' to 'PE_8_4_pack_1399_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1400.1' to 'PE_8_4_pack_1400_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1401.1' to 'PE_8_4_pack_1401_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1402.1' to 'PE_8_4_pack_1402_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1403.1' to 'PE_8_4_pack_1403_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1404.1' to 'PE_8_4_pack_1404_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1405.1' to 'PE_8_4_pack_1405_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1406.1' to 'PE_8_4_pack_1406_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1407.1' to 'PE_8_4_pack_1407_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1408.1' to 'PE_8_4_pack_1408_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1409.1' to 'PE_8_4_pack_1409_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1410.1' to 'PE_8_4_pack_1410_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1411.1' to 'PE_8_4_pack_1411_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1412.1' to 'PE_8_4_pack_1412_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1413.1' to 'PE_8_4_pack_1413_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1414.1' to 'PE_8_4_pack_1414_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1415.1' to 'PE_8_4_pack_1415_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1416.1' to 'PE_8_4_pack_1416_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1417.1' to 'PE_8_4_pack_1417_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1418.1' to 'PE_8_4_pack_1418_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1419.1' to 'PE_8_4_pack_1419_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1420.1' to 'PE_8_4_pack_1420_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1421.1' to 'PE_8_4_pack_1421_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1422.1' to 'PE_8_4_pack_1422_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1423.1' to 'PE_8_4_pack_1423_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1424.1' to 'PE_8_4_pack_1424_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1425.1' to 'PE_8_4_pack_1425_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1426.1' to 'PE_8_4_pack_1426_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1427.1' to 'PE_8_4_pack_1427_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1428.1' to 'PE_8_4_pack_1428_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1429.1' to 'PE_8_4_pack_1429_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1430.1' to 'PE_8_4_pack_1430_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1431.1' to 'PE_8_4_pack_1431_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1432.1' to 'PE_8_4_pack_1432_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1433.1' to 'PE_8_4_pack_1433_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1434.1' to 'PE_8_4_pack_1434_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1435.1' to 'PE_8_4_pack_1435_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1436.1' to 'PE_8_4_pack_1436_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1437.1' to 'PE_8_4_pack_1437_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1438.1' to 'PE_8_4_pack_1438_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1439.1' to 'PE_8_4_pack_1439_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1440.1' to 'PE_8_4_pack_1440_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1441.1' to 'PE_8_4_pack_1441_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1442.1' to 'PE_8_4_pack_1442_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1443.1' to 'PE_8_4_pack_1443_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1444.1' to 'PE_8_4_pack_1444_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1445.1' to 'PE_8_4_pack_1445_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1446.1' to 'PE_8_4_pack_1446_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1447.1' to 'PE_8_4_pack_1447_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1448.1' to 'PE_8_4_pack_1448_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1449.1' to 'PE_8_4_pack_1449_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1450.1' to 'PE_8_4_pack_1450_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1451.1' to 'PE_8_4_pack_1451_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1452.1' to 'PE_8_4_pack_1452_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1453.1' to 'PE_8_4_pack_1453_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1454.1' to 'PE_8_4_pack_1454_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1455.1' to 'PE_8_4_pack_1455_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1456.1' to 'PE_8_4_pack_1456_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1457.1' to 'PE_8_4_pack_1457_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1458.1' to 'PE_8_4_pack_1458_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1459.1' to 'PE_8_4_pack_1459_1'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_k_768.436.1_Loop_data_drain_AB_proc30' to 'systolic_array_k_768_436_1_Loop_data_drain_AB_proc30'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_k_768.436.1_Block_for.end177_proc' to 'systolic_array_k_768_436_1_Block_for_end177_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_k_768.436.1_Loop_data_drain_C_proc' to 'systolic_array_k_768_436_1_Loop_data_drain_C_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_k_768.436.1' to 'systolic_array_k_768_436_1'.
WARNING: [SYN 201-103] Legalizing function name 'gemm_systolic_array_ds0.1' to 'gemm_systolic_array_ds0_1'.
WARNING: [SYN 201-103] Legalizing function name 'Linear_layer_ds0.1' to 'Linear_layer_ds0_1'.
WARNING: [SYN 201-103] Legalizing function name 'Res_layer0.1' to 'Res_layer0_1'.
WARNING: [SYN 201-103] Legalizing function name 'Layer_norm0.1_Pipeline_1' to 'Layer_norm0_1_Pipeline_1'.
WARNING: [SYN 201-103] Legalizing function name 'Layer_norm0.1_Pipeline_2' to 'Layer_norm0_1_Pipeline_2'.
WARNING: [SYN 201-103] Legalizing function name 'Layer_norm0.1_Pipeline_l_mean_var_j14' to 'Layer_norm0_1_Pipeline_l_mean_var_j14'.
WARNING: [SYN 201-103] Legalizing function name 'Layer_norm0.1_Pipeline_l_j16' to 'Layer_norm0_1_Pipeline_l_j16'.
WARNING: [SYN 201-103] Legalizing function name 'Layer_norm0.1' to 'Layer_norm0_1'.
WARNING: [SYN 201-103] Legalizing function name 'input_loader_ds1_res1.1_Pipeline_l_loader_j' to 'input_loader_ds1_res1_1_Pipeline_l_loader_j'.
WARNING: [SYN 201-103] Legalizing function name 'input_loader_ds1_res1.1' to 'input_loader_ds1_res1_1'.
WARNING: [SYN 201-103] Legalizing function name 'Linear_layer_ds1.1_Pipeline_l_j1' to 'Linear_layer_ds1_1_Pipeline_l_j1'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_k_768.435.1_Loop_data_in_buffer_proc31' to 'systolic_array_k_768_435_1_Loop_data_in_buffer_proc31'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_k_768.435.1_Loop_data_load_A_proc32' to 'systolic_array_k_768_435_1_Loop_data_load_A_proc32'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.948.1' to 'PE_8_4_pack_948_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.949.1' to 'PE_8_4_pack_949_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.950.1' to 'PE_8_4_pack_950_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.951.1' to 'PE_8_4_pack_951_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.952.1' to 'PE_8_4_pack_952_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.953.1' to 'PE_8_4_pack_953_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.954.1' to 'PE_8_4_pack_954_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.955.1' to 'PE_8_4_pack_955_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.956.1' to 'PE_8_4_pack_956_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.957.1' to 'PE_8_4_pack_957_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.958.1' to 'PE_8_4_pack_958_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.959.1' to 'PE_8_4_pack_959_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.960.1' to 'PE_8_4_pack_960_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.961.1' to 'PE_8_4_pack_961_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.962.1' to 'PE_8_4_pack_962_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.963.1' to 'PE_8_4_pack_963_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.964.1' to 'PE_8_4_pack_964_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.965.1' to 'PE_8_4_pack_965_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.966.1' to 'PE_8_4_pack_966_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.967.1' to 'PE_8_4_pack_967_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.968.1' to 'PE_8_4_pack_968_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.969.1' to 'PE_8_4_pack_969_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.970.1' to 'PE_8_4_pack_970_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.971.1' to 'PE_8_4_pack_971_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.972.1' to 'PE_8_4_pack_972_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.973.1' to 'PE_8_4_pack_973_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.974.1' to 'PE_8_4_pack_974_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.975.1' to 'PE_8_4_pack_975_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.976.1' to 'PE_8_4_pack_976_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.977.1' to 'PE_8_4_pack_977_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.978.1' to 'PE_8_4_pack_978_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.979.1' to 'PE_8_4_pack_979_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.980.1' to 'PE_8_4_pack_980_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.981.1' to 'PE_8_4_pack_981_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.982.1' to 'PE_8_4_pack_982_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.983.1' to 'PE_8_4_pack_983_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.984.1' to 'PE_8_4_pack_984_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.985.1' to 'PE_8_4_pack_985_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.986.1' to 'PE_8_4_pack_986_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.987.1' to 'PE_8_4_pack_987_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.988.1' to 'PE_8_4_pack_988_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.989.1' to 'PE_8_4_pack_989_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.990.1' to 'PE_8_4_pack_990_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.991.1' to 'PE_8_4_pack_991_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.992.1' to 'PE_8_4_pack_992_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.993.1' to 'PE_8_4_pack_993_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.994.1' to 'PE_8_4_pack_994_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.995.1' to 'PE_8_4_pack_995_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.996.1' to 'PE_8_4_pack_996_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.997.1' to 'PE_8_4_pack_997_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.998.1' to 'PE_8_4_pack_998_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.999.1' to 'PE_8_4_pack_999_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1000.1' to 'PE_8_4_pack_1000_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1001.1' to 'PE_8_4_pack_1001_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1002.1' to 'PE_8_4_pack_1002_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1003.1' to 'PE_8_4_pack_1003_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1004.1' to 'PE_8_4_pack_1004_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1005.1' to 'PE_8_4_pack_1005_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1006.1' to 'PE_8_4_pack_1006_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1007.1' to 'PE_8_4_pack_1007_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1008.1' to 'PE_8_4_pack_1008_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1009.1' to 'PE_8_4_pack_1009_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1010.1' to 'PE_8_4_pack_1010_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1011.1' to 'PE_8_4_pack_1011_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1012.1' to 'PE_8_4_pack_1012_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1013.1' to 'PE_8_4_pack_1013_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1014.1' to 'PE_8_4_pack_1014_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1015.1' to 'PE_8_4_pack_1015_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1016.1' to 'PE_8_4_pack_1016_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1017.1' to 'PE_8_4_pack_1017_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1018.1' to 'PE_8_4_pack_1018_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1019.1' to 'PE_8_4_pack_1019_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1020.1' to 'PE_8_4_pack_1020_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1021.1' to 'PE_8_4_pack_1021_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1022.1' to 'PE_8_4_pack_1022_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1023.1' to 'PE_8_4_pack_1023_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1024.1' to 'PE_8_4_pack_1024_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1025.1' to 'PE_8_4_pack_1025_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1026.1' to 'PE_8_4_pack_1026_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1027.1' to 'PE_8_4_pack_1027_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1028.1' to 'PE_8_4_pack_1028_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1029.1' to 'PE_8_4_pack_1029_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1030.1' to 'PE_8_4_pack_1030_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1031.1' to 'PE_8_4_pack_1031_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1032.1' to 'PE_8_4_pack_1032_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1033.1' to 'PE_8_4_pack_1033_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1034.1' to 'PE_8_4_pack_1034_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1035.1' to 'PE_8_4_pack_1035_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1036.1' to 'PE_8_4_pack_1036_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1037.1' to 'PE_8_4_pack_1037_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1038.1' to 'PE_8_4_pack_1038_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1039.1' to 'PE_8_4_pack_1039_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1040.1' to 'PE_8_4_pack_1040_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1041.1' to 'PE_8_4_pack_1041_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1042.1' to 'PE_8_4_pack_1042_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1043.1' to 'PE_8_4_pack_1043_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1044.1' to 'PE_8_4_pack_1044_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1045.1' to 'PE_8_4_pack_1045_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1046.1' to 'PE_8_4_pack_1046_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1047.1' to 'PE_8_4_pack_1047_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1048.1' to 'PE_8_4_pack_1048_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1049.1' to 'PE_8_4_pack_1049_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1050.1' to 'PE_8_4_pack_1050_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1051.1' to 'PE_8_4_pack_1051_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1052.1' to 'PE_8_4_pack_1052_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1053.1' to 'PE_8_4_pack_1053_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1054.1' to 'PE_8_4_pack_1054_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1055.1' to 'PE_8_4_pack_1055_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1056.1' to 'PE_8_4_pack_1056_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1057.1' to 'PE_8_4_pack_1057_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1058.1' to 'PE_8_4_pack_1058_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1059.1' to 'PE_8_4_pack_1059_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1060.1' to 'PE_8_4_pack_1060_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1061.1' to 'PE_8_4_pack_1061_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1062.1' to 'PE_8_4_pack_1062_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1063.1' to 'PE_8_4_pack_1063_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1064.1' to 'PE_8_4_pack_1064_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1065.1' to 'PE_8_4_pack_1065_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1066.1' to 'PE_8_4_pack_1066_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1067.1' to 'PE_8_4_pack_1067_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1068.1' to 'PE_8_4_pack_1068_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1069.1' to 'PE_8_4_pack_1069_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1070.1' to 'PE_8_4_pack_1070_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1071.1' to 'PE_8_4_pack_1071_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1072.1' to 'PE_8_4_pack_1072_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1073.1' to 'PE_8_4_pack_1073_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1074.1' to 'PE_8_4_pack_1074_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1075.1' to 'PE_8_4_pack_1075_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1076.1' to 'PE_8_4_pack_1076_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1077.1' to 'PE_8_4_pack_1077_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1078.1' to 'PE_8_4_pack_1078_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1079.1' to 'PE_8_4_pack_1079_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1080.1' to 'PE_8_4_pack_1080_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1081.1' to 'PE_8_4_pack_1081_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1082.1' to 'PE_8_4_pack_1082_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1083.1' to 'PE_8_4_pack_1083_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1084.1' to 'PE_8_4_pack_1084_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1085.1' to 'PE_8_4_pack_1085_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1086.1' to 'PE_8_4_pack_1086_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1087.1' to 'PE_8_4_pack_1087_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1088.1' to 'PE_8_4_pack_1088_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1089.1' to 'PE_8_4_pack_1089_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1090.1' to 'PE_8_4_pack_1090_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1091.1' to 'PE_8_4_pack_1091_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1092.1' to 'PE_8_4_pack_1092_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1093.1' to 'PE_8_4_pack_1093_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1094.1' to 'PE_8_4_pack_1094_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1095.1' to 'PE_8_4_pack_1095_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1096.1' to 'PE_8_4_pack_1096_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1097.1' to 'PE_8_4_pack_1097_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1098.1' to 'PE_8_4_pack_1098_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1099.1' to 'PE_8_4_pack_1099_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1100.1' to 'PE_8_4_pack_1100_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1101.1' to 'PE_8_4_pack_1101_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1102.1' to 'PE_8_4_pack_1102_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1103.1' to 'PE_8_4_pack_1103_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1104.1' to 'PE_8_4_pack_1104_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1105.1' to 'PE_8_4_pack_1105_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1106.1' to 'PE_8_4_pack_1106_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1107.1' to 'PE_8_4_pack_1107_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1108.1' to 'PE_8_4_pack_1108_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1109.1' to 'PE_8_4_pack_1109_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1110.1' to 'PE_8_4_pack_1110_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1111.1' to 'PE_8_4_pack_1111_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1112.1' to 'PE_8_4_pack_1112_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1113.1' to 'PE_8_4_pack_1113_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1114.1' to 'PE_8_4_pack_1114_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1115.1' to 'PE_8_4_pack_1115_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1116.1' to 'PE_8_4_pack_1116_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1117.1' to 'PE_8_4_pack_1117_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1118.1' to 'PE_8_4_pack_1118_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1119.1' to 'PE_8_4_pack_1119_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1120.1' to 'PE_8_4_pack_1120_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1121.1' to 'PE_8_4_pack_1121_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1122.1' to 'PE_8_4_pack_1122_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1123.1' to 'PE_8_4_pack_1123_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1124.1' to 'PE_8_4_pack_1124_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1125.1' to 'PE_8_4_pack_1125_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1126.1' to 'PE_8_4_pack_1126_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1127.1' to 'PE_8_4_pack_1127_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1128.1' to 'PE_8_4_pack_1128_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1129.1' to 'PE_8_4_pack_1129_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1130.1' to 'PE_8_4_pack_1130_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1131.1' to 'PE_8_4_pack_1131_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1132.1' to 'PE_8_4_pack_1132_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1133.1' to 'PE_8_4_pack_1133_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1134.1' to 'PE_8_4_pack_1134_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1135.1' to 'PE_8_4_pack_1135_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1136.1' to 'PE_8_4_pack_1136_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1137.1' to 'PE_8_4_pack_1137_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1138.1' to 'PE_8_4_pack_1138_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1139.1' to 'PE_8_4_pack_1139_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1140.1' to 'PE_8_4_pack_1140_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1141.1' to 'PE_8_4_pack_1141_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1142.1' to 'PE_8_4_pack_1142_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1143.1' to 'PE_8_4_pack_1143_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1144.1' to 'PE_8_4_pack_1144_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1145.1' to 'PE_8_4_pack_1145_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1146.1' to 'PE_8_4_pack_1146_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1147.1' to 'PE_8_4_pack_1147_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1148.1' to 'PE_8_4_pack_1148_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1149.1' to 'PE_8_4_pack_1149_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1150.1' to 'PE_8_4_pack_1150_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1151.1' to 'PE_8_4_pack_1151_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1152.1' to 'PE_8_4_pack_1152_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1153.1' to 'PE_8_4_pack_1153_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1154.1' to 'PE_8_4_pack_1154_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1155.1' to 'PE_8_4_pack_1155_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1156.1' to 'PE_8_4_pack_1156_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1157.1' to 'PE_8_4_pack_1157_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1158.1' to 'PE_8_4_pack_1158_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1159.1' to 'PE_8_4_pack_1159_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1160.1' to 'PE_8_4_pack_1160_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1161.1' to 'PE_8_4_pack_1161_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1162.1' to 'PE_8_4_pack_1162_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1163.1' to 'PE_8_4_pack_1163_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1164.1' to 'PE_8_4_pack_1164_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1165.1' to 'PE_8_4_pack_1165_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1166.1' to 'PE_8_4_pack_1166_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1167.1' to 'PE_8_4_pack_1167_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1168.1' to 'PE_8_4_pack_1168_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1169.1' to 'PE_8_4_pack_1169_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1170.1' to 'PE_8_4_pack_1170_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1171.1' to 'PE_8_4_pack_1171_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1172.1' to 'PE_8_4_pack_1172_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1173.1' to 'PE_8_4_pack_1173_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1174.1' to 'PE_8_4_pack_1174_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1175.1' to 'PE_8_4_pack_1175_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1176.1' to 'PE_8_4_pack_1176_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1177.1' to 'PE_8_4_pack_1177_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1178.1' to 'PE_8_4_pack_1178_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1179.1' to 'PE_8_4_pack_1179_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1180.1' to 'PE_8_4_pack_1180_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1181.1' to 'PE_8_4_pack_1181_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1182.1' to 'PE_8_4_pack_1182_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1183.1' to 'PE_8_4_pack_1183_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1184.1' to 'PE_8_4_pack_1184_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1185.1' to 'PE_8_4_pack_1185_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1186.1' to 'PE_8_4_pack_1186_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1187.1' to 'PE_8_4_pack_1187_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1188.1' to 'PE_8_4_pack_1188_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1189.1' to 'PE_8_4_pack_1189_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1190.1' to 'PE_8_4_pack_1190_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1191.1' to 'PE_8_4_pack_1191_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1192.1' to 'PE_8_4_pack_1192_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1193.1' to 'PE_8_4_pack_1193_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1194.1' to 'PE_8_4_pack_1194_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1195.1' to 'PE_8_4_pack_1195_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1196.1' to 'PE_8_4_pack_1196_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1197.1' to 'PE_8_4_pack_1197_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1198.1' to 'PE_8_4_pack_1198_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1199.1' to 'PE_8_4_pack_1199_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1200.1' to 'PE_8_4_pack_1200_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1201.1' to 'PE_8_4_pack_1201_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1202.1' to 'PE_8_4_pack_1202_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.1203.1' to 'PE_8_4_pack_1203_1'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_k_768.435.1_Loop_data_drain_AB_proc33' to 'systolic_array_k_768_435_1_Loop_data_drain_AB_proc33'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_k_768.435.1_Block_for.end177_proc' to 'systolic_array_k_768_435_1_Block_for_end177_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_k_768.435.1_Loop_data_drain_C_proc' to 'systolic_array_k_768_435_1_Loop_data_drain_C_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_k_768.435.1' to 'systolic_array_k_768_435_1'.
WARNING: [SYN 201-103] Legalizing function name 'gemm_systolic_array_ds1.1' to 'gemm_systolic_array_ds1_1'.
WARNING: [SYN 201-103] Legalizing function name 'Linear_layer_ds1.1' to 'Linear_layer_ds1_1'.
WARNING: [SYN 201-103] Legalizing function name 'Gelu_layer.1_Pipeline_l_j20' to 'Gelu_layer_1_Pipeline_l_j20'.
WARNING: [SYN 201-103] Legalizing function name 'Gelu_layer.1' to 'Gelu_layer_1'.
WARNING: [SYN 201-103] Legalizing function name 'Linear_layer_ds2.1_Pipeline_l_j1' to 'Linear_layer_ds2_1_Pipeline_l_j1'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_k_3072.1_Loop_data_in_buffer_proc34' to 'systolic_array_k_3072_1_Loop_data_in_buffer_proc34'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_k_3072.1_Loop_data_load_A_proc35' to 'systolic_array_k_3072_1_Loop_data_load_A_proc35'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.179.1' to 'PE_8_4_pack_179_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.180.1' to 'PE_8_4_pack_180_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.181.1' to 'PE_8_4_pack_181_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.182.1' to 'PE_8_4_pack_182_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.183.1' to 'PE_8_4_pack_183_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.184.1' to 'PE_8_4_pack_184_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.185.1' to 'PE_8_4_pack_185_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.186.1' to 'PE_8_4_pack_186_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.187.1' to 'PE_8_4_pack_187_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.188.1' to 'PE_8_4_pack_188_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.189.1' to 'PE_8_4_pack_189_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.190.1' to 'PE_8_4_pack_190_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.191.1' to 'PE_8_4_pack_191_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.192.1' to 'PE_8_4_pack_192_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.193.1' to 'PE_8_4_pack_193_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.194.1' to 'PE_8_4_pack_194_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.195.1' to 'PE_8_4_pack_195_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.196.1' to 'PE_8_4_pack_196_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.197.1' to 'PE_8_4_pack_197_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.198.1' to 'PE_8_4_pack_198_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.199.1' to 'PE_8_4_pack_199_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.200.1' to 'PE_8_4_pack_200_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.201.1' to 'PE_8_4_pack_201_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.202.1' to 'PE_8_4_pack_202_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.203.1' to 'PE_8_4_pack_203_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.204.1' to 'PE_8_4_pack_204_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.205.1' to 'PE_8_4_pack_205_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.206.1' to 'PE_8_4_pack_206_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.207.1' to 'PE_8_4_pack_207_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.208.1' to 'PE_8_4_pack_208_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.209.1' to 'PE_8_4_pack_209_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.210.1' to 'PE_8_4_pack_210_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.211.1' to 'PE_8_4_pack_211_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.212.1' to 'PE_8_4_pack_212_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.213.1' to 'PE_8_4_pack_213_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.214.1' to 'PE_8_4_pack_214_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.215.1' to 'PE_8_4_pack_215_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.216.1' to 'PE_8_4_pack_216_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.217.1' to 'PE_8_4_pack_217_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.218.1' to 'PE_8_4_pack_218_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.219.1' to 'PE_8_4_pack_219_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.220.1' to 'PE_8_4_pack_220_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.221.1' to 'PE_8_4_pack_221_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.222.1' to 'PE_8_4_pack_222_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.223.1' to 'PE_8_4_pack_223_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.224.1' to 'PE_8_4_pack_224_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.225.1' to 'PE_8_4_pack_225_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.226.1' to 'PE_8_4_pack_226_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.227.1' to 'PE_8_4_pack_227_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.228.1' to 'PE_8_4_pack_228_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.229.1' to 'PE_8_4_pack_229_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.230.1' to 'PE_8_4_pack_230_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.231.1' to 'PE_8_4_pack_231_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.232.1' to 'PE_8_4_pack_232_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.233.1' to 'PE_8_4_pack_233_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.234.1' to 'PE_8_4_pack_234_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.235.1' to 'PE_8_4_pack_235_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.236.1' to 'PE_8_4_pack_236_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.237.1' to 'PE_8_4_pack_237_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.238.1' to 'PE_8_4_pack_238_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.239.1' to 'PE_8_4_pack_239_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.240.1' to 'PE_8_4_pack_240_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.241.1' to 'PE_8_4_pack_241_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.242.1' to 'PE_8_4_pack_242_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.243.1' to 'PE_8_4_pack_243_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.244.1' to 'PE_8_4_pack_244_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.245.1' to 'PE_8_4_pack_245_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.246.1' to 'PE_8_4_pack_246_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.247.1' to 'PE_8_4_pack_247_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.248.1' to 'PE_8_4_pack_248_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.249.1' to 'PE_8_4_pack_249_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.250.1' to 'PE_8_4_pack_250_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.251.1' to 'PE_8_4_pack_251_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.252.1' to 'PE_8_4_pack_252_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.253.1' to 'PE_8_4_pack_253_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.254.1' to 'PE_8_4_pack_254_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.255.1' to 'PE_8_4_pack_255_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.256.1' to 'PE_8_4_pack_256_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.257.1' to 'PE_8_4_pack_257_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.258.1' to 'PE_8_4_pack_258_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.259.1' to 'PE_8_4_pack_259_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.260.1' to 'PE_8_4_pack_260_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.261.1' to 'PE_8_4_pack_261_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.262.1' to 'PE_8_4_pack_262_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.263.1' to 'PE_8_4_pack_263_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.264.1' to 'PE_8_4_pack_264_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.265.1' to 'PE_8_4_pack_265_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.266.1' to 'PE_8_4_pack_266_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.267.1' to 'PE_8_4_pack_267_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.268.1' to 'PE_8_4_pack_268_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.269.1' to 'PE_8_4_pack_269_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.270.1' to 'PE_8_4_pack_270_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.271.1' to 'PE_8_4_pack_271_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.272.1' to 'PE_8_4_pack_272_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.273.1' to 'PE_8_4_pack_273_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.274.1' to 'PE_8_4_pack_274_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.275.1' to 'PE_8_4_pack_275_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.276.1' to 'PE_8_4_pack_276_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.277.1' to 'PE_8_4_pack_277_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.278.1' to 'PE_8_4_pack_278_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.279.1' to 'PE_8_4_pack_279_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.280.1' to 'PE_8_4_pack_280_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.281.1' to 'PE_8_4_pack_281_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.282.1' to 'PE_8_4_pack_282_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.283.1' to 'PE_8_4_pack_283_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.284.1' to 'PE_8_4_pack_284_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.285.1' to 'PE_8_4_pack_285_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.286.1' to 'PE_8_4_pack_286_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.287.1' to 'PE_8_4_pack_287_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.288.1' to 'PE_8_4_pack_288_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.289.1' to 'PE_8_4_pack_289_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.290.1' to 'PE_8_4_pack_290_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.291.1' to 'PE_8_4_pack_291_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.292.1' to 'PE_8_4_pack_292_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.293.1' to 'PE_8_4_pack_293_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.294.1' to 'PE_8_4_pack_294_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.295.1' to 'PE_8_4_pack_295_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.296.1' to 'PE_8_4_pack_296_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.297.1' to 'PE_8_4_pack_297_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.298.1' to 'PE_8_4_pack_298_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.299.1' to 'PE_8_4_pack_299_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.300.1' to 'PE_8_4_pack_300_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.301.1' to 'PE_8_4_pack_301_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.302.1' to 'PE_8_4_pack_302_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.303.1' to 'PE_8_4_pack_303_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.304.1' to 'PE_8_4_pack_304_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.305.1' to 'PE_8_4_pack_305_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.306.1' to 'PE_8_4_pack_306_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.307.1' to 'PE_8_4_pack_307_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.308.1' to 'PE_8_4_pack_308_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.309.1' to 'PE_8_4_pack_309_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.310.1' to 'PE_8_4_pack_310_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.311.1' to 'PE_8_4_pack_311_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.312.1' to 'PE_8_4_pack_312_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.313.1' to 'PE_8_4_pack_313_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.314.1' to 'PE_8_4_pack_314_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.315.1' to 'PE_8_4_pack_315_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.316.1' to 'PE_8_4_pack_316_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.317.1' to 'PE_8_4_pack_317_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.318.1' to 'PE_8_4_pack_318_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.319.1' to 'PE_8_4_pack_319_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.320.1' to 'PE_8_4_pack_320_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.321.1' to 'PE_8_4_pack_321_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.322.1' to 'PE_8_4_pack_322_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.323.1' to 'PE_8_4_pack_323_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.324.1' to 'PE_8_4_pack_324_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.325.1' to 'PE_8_4_pack_325_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.326.1' to 'PE_8_4_pack_326_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.327.1' to 'PE_8_4_pack_327_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.328.1' to 'PE_8_4_pack_328_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.329.1' to 'PE_8_4_pack_329_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.330.1' to 'PE_8_4_pack_330_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.331.1' to 'PE_8_4_pack_331_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.332.1' to 'PE_8_4_pack_332_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.333.1' to 'PE_8_4_pack_333_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.334.1' to 'PE_8_4_pack_334_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.335.1' to 'PE_8_4_pack_335_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.336.1' to 'PE_8_4_pack_336_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.337.1' to 'PE_8_4_pack_337_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.338.1' to 'PE_8_4_pack_338_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.339.1' to 'PE_8_4_pack_339_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.340.1' to 'PE_8_4_pack_340_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.341.1' to 'PE_8_4_pack_341_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.342.1' to 'PE_8_4_pack_342_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.343.1' to 'PE_8_4_pack_343_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.344.1' to 'PE_8_4_pack_344_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.345.1' to 'PE_8_4_pack_345_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.346.1' to 'PE_8_4_pack_346_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.347.1' to 'PE_8_4_pack_347_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.348.1' to 'PE_8_4_pack_348_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.349.1' to 'PE_8_4_pack_349_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.350.1' to 'PE_8_4_pack_350_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.351.1' to 'PE_8_4_pack_351_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.352.1' to 'PE_8_4_pack_352_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.353.1' to 'PE_8_4_pack_353_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.354.1' to 'PE_8_4_pack_354_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.355.1' to 'PE_8_4_pack_355_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.356.1' to 'PE_8_4_pack_356_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.357.1' to 'PE_8_4_pack_357_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.358.1' to 'PE_8_4_pack_358_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.359.1' to 'PE_8_4_pack_359_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.360.1' to 'PE_8_4_pack_360_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.361.1' to 'PE_8_4_pack_361_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.362.1' to 'PE_8_4_pack_362_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.363.1' to 'PE_8_4_pack_363_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.364.1' to 'PE_8_4_pack_364_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.365.1' to 'PE_8_4_pack_365_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.366.1' to 'PE_8_4_pack_366_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.367.1' to 'PE_8_4_pack_367_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.368.1' to 'PE_8_4_pack_368_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.369.1' to 'PE_8_4_pack_369_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.370.1' to 'PE_8_4_pack_370_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.371.1' to 'PE_8_4_pack_371_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.372.1' to 'PE_8_4_pack_372_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.373.1' to 'PE_8_4_pack_373_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.374.1' to 'PE_8_4_pack_374_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.375.1' to 'PE_8_4_pack_375_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.376.1' to 'PE_8_4_pack_376_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.377.1' to 'PE_8_4_pack_377_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.378.1' to 'PE_8_4_pack_378_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.379.1' to 'PE_8_4_pack_379_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.380.1' to 'PE_8_4_pack_380_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.381.1' to 'PE_8_4_pack_381_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.382.1' to 'PE_8_4_pack_382_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.383.1' to 'PE_8_4_pack_383_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.384.1' to 'PE_8_4_pack_384_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.385.1' to 'PE_8_4_pack_385_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.386.1' to 'PE_8_4_pack_386_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.387.1' to 'PE_8_4_pack_387_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.388.1' to 'PE_8_4_pack_388_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.389.1' to 'PE_8_4_pack_389_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.390.1' to 'PE_8_4_pack_390_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.391.1' to 'PE_8_4_pack_391_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.392.1' to 'PE_8_4_pack_392_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.393.1' to 'PE_8_4_pack_393_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.394.1' to 'PE_8_4_pack_394_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.395.1' to 'PE_8_4_pack_395_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.396.1' to 'PE_8_4_pack_396_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.397.1' to 'PE_8_4_pack_397_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.398.1' to 'PE_8_4_pack_398_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.399.1' to 'PE_8_4_pack_399_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.400.1' to 'PE_8_4_pack_400_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.401.1' to 'PE_8_4_pack_401_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.402.1' to 'PE_8_4_pack_402_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.403.1' to 'PE_8_4_pack_403_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.404.1' to 'PE_8_4_pack_404_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.405.1' to 'PE_8_4_pack_405_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.406.1' to 'PE_8_4_pack_406_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.407.1' to 'PE_8_4_pack_407_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.408.1' to 'PE_8_4_pack_408_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.409.1' to 'PE_8_4_pack_409_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.410.1' to 'PE_8_4_pack_410_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.411.1' to 'PE_8_4_pack_411_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.412.1' to 'PE_8_4_pack_412_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.413.1' to 'PE_8_4_pack_413_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.414.1' to 'PE_8_4_pack_414_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.415.1' to 'PE_8_4_pack_415_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.416.1' to 'PE_8_4_pack_416_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.417.1' to 'PE_8_4_pack_417_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.418.1' to 'PE_8_4_pack_418_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.419.1' to 'PE_8_4_pack_419_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.420.1' to 'PE_8_4_pack_420_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.421.1' to 'PE_8_4_pack_421_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.422.1' to 'PE_8_4_pack_422_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.423.1' to 'PE_8_4_pack_423_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.424.1' to 'PE_8_4_pack_424_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.425.1' to 'PE_8_4_pack_425_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.426.1' to 'PE_8_4_pack_426_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.427.1' to 'PE_8_4_pack_427_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.428.1' to 'PE_8_4_pack_428_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.429.1' to 'PE_8_4_pack_429_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.430.1' to 'PE_8_4_pack_430_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.431.1' to 'PE_8_4_pack_431_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.432.1' to 'PE_8_4_pack_432_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.433.1' to 'PE_8_4_pack_433_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_8_4_pack.434.1' to 'PE_8_4_pack_434_1'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_k_3072.1_Loop_data_drain_AB_proc36' to 'systolic_array_k_3072_1_Loop_data_drain_AB_proc36'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_k_3072.1_Block_for.end177_proc' to 'systolic_array_k_3072_1_Block_for_end177_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_k_3072.1_Loop_data_drain_C_proc' to 'systolic_array_k_3072_1_Loop_data_drain_C_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_k_3072.1' to 'systolic_array_k_3072_1'.
WARNING: [SYN 201-103] Legalizing function name 'gemm_systolic_array_ds2.1' to 'gemm_systolic_array_ds2_1'.
WARNING: [SYN 201-103] Legalizing function name 'Linear_layer_ds2.1' to 'Linear_layer_ds2_1'.
WARNING: [SYN 201-103] Legalizing function name 'Res_layer1.1' to 'Res_layer1_1'.
WARNING: [SYN 201-103] Legalizing function name 'Layer_norm1.1_Pipeline_1' to 'Layer_norm1_1_Pipeline_1'.
WARNING: [SYN 201-103] Legalizing function name 'Layer_norm1.1_Pipeline_2' to 'Layer_norm1_1_Pipeline_2'.
WARNING: [SYN 201-103] Legalizing function name 'Layer_norm1.1_Pipeline_l_mean_var_j14' to 'Layer_norm1_1_Pipeline_l_mean_var_j14'.
WARNING: [SYN 201-103] Legalizing function name 'Layer_norm1.1_Pipeline_l_j16' to 'Layer_norm1_1_Pipeline_l_j16'.
WARNING: [SYN 201-103] Legalizing function name 'Layer_norm1.1' to 'Layer_norm1_1'.
WARNING: [SYN 201-103] Legalizing function name 'output_writer.1_Pipeline_l_j' to 'output_writer_1_Pipeline_l_j'.
WARNING: [SYN 201-103] Legalizing function name 'output_writer.1' to 'output_writer_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Bert_layer_Pipeline_l_read_inp_id_l_read_inp_j' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_read_inp_id_l_read_inp_j'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'l_read_inp_id_l_read_inp_j'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 54.65 seconds. CPU system time: 2.74 seconds. Elapsed time: 69.91 seconds; current allocated memory: 20.945 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 20.945 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_hls_fptosi_float_i8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function '__hls_fptosi_float_i8'.
INFO: [HLS 200-1470] Pipelining result : Target II = 0, Final II = 1, Depth = 2, function '__hls_fptosi_float_i8'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.33 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.4 seconds; current allocated memory: 20.945 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 20.945 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'input_loader_kv_1_Pipeline_l_load_j' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_load_j'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'l_load_j'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.51 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.58 seconds; current allocated memory: 20.945 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.48 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.52 seconds; current allocated memory: 20.945 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'input_loader_kv_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.76 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.82 seconds; current allocated memory: 20.945 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.81 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.87 seconds; current allocated memory: 20.945 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Linear_layer_k_1_Pipeline_l_j1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_j1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'l_j1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.75 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.82 seconds; current allocated memory: 20.945 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 20.945 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'init_block_AB_proc_Pipeline_init_block_AB' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'init_block_AB'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'init_block_AB'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.4 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.47 seconds; current allocated memory: 20.945 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.33 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.39 seconds; current allocated memory: 20.945 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'init_block_AB_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.38 seconds; current allocated memory: 20.945 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 20.945 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_k_768_1_Loop_data_in_buffer_proc19' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'data_in_buffer'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'data_in_buffer'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.39 seconds; current allocated memory: 20.945 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 20.945 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_k_768_1_Loop_data_load_A_proc20' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'data_load_A'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'data_load_A'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.37 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.44 seconds; current allocated memory: 20.945 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 20.945 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1460_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.34 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.42 seconds; current allocated memory: 20.945 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 20.945 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1461_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.33 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.4 seconds; current allocated memory: 20.945 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 20.945 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1462_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.34 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.4 seconds; current allocated memory: 20.945 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 20.945 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1463_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.35 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.42 seconds; current allocated memory: 20.945 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 20.945 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1464_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.35 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.41 seconds; current allocated memory: 20.945 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 20.945 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1465_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.34 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.42 seconds; current allocated memory: 20.945 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 20.945 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1466_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.36 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.45 seconds; current allocated memory: 20.945 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 20.945 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1467_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.35 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.42 seconds; current allocated memory: 20.945 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 20.945 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1468_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.34 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.41 seconds; current allocated memory: 20.945 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 20.945 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1469_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.36 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.44 seconds; current allocated memory: 20.945 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 20.945 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1470_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.35 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.43 seconds; current allocated memory: 20.945 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 20.945 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1471_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.36 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.44 seconds; current allocated memory: 20.945 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 20.945 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1472_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.36 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.43 seconds; current allocated memory: 20.945 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 20.945 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1473_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.35 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.43 seconds; current allocated memory: 20.945 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 20.945 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1474_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.38 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.45 seconds; current allocated memory: 20.945 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 20.945 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1475_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.36 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.43 seconds; current allocated memory: 20.945 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 20.945 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1476_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.36 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.44 seconds; current allocated memory: 20.945 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 20.945 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1477_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.36 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.44 seconds; current allocated memory: 20.945 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 20.945 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1478_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.37 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.45 seconds; current allocated memory: 20.945 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 20.945 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1479_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.37 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.46 seconds; current allocated memory: 20.945 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 20.945 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1480_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.36 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.44 seconds; current allocated memory: 20.945 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 20.945 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1481_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.37 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.44 seconds; current allocated memory: 20.945 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 20.945 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1482_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.36 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.44 seconds; current allocated memory: 20.945 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 20.945 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1483_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.36 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.44 seconds; current allocated memory: 20.945 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 20.945 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1484_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.37 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.45 seconds; current allocated memory: 20.945 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 20.945 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1485_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.37 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.45 seconds; current allocated memory: 20.945 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 20.945 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1486_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.37 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.45 seconds; current allocated memory: 20.945 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 20.945 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1487_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.37 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.44 seconds; current allocated memory: 20.945 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 20.945 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1488_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.4 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.47 seconds; current allocated memory: 20.945 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 20.945 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1489_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.38 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.46 seconds; current allocated memory: 20.945 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 20.945 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1490_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.4 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.49 seconds; current allocated memory: 20.945 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 20.945 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1491_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.38 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.46 seconds; current allocated memory: 20.945 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 20.945 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1492_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.38 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.46 seconds; current allocated memory: 20.945 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 20.945 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1493_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.4 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.49 seconds; current allocated memory: 20.945 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 20.945 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1494_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.39 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.47 seconds; current allocated memory: 20.945 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 20.945 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1495_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.39 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.47 seconds; current allocated memory: 20.945 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 20.945 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1496_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.41 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.5 seconds; current allocated memory: 20.945 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 20.945 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1497_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.39 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.47 seconds; current allocated memory: 20.945 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 20.945 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1498_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.39 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.46 seconds; current allocated memory: 20.945 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 20.945 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1499_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.4 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.48 seconds; current allocated memory: 20.945 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 20.945 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1500_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.41 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.48 seconds; current allocated memory: 20.945 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 20.945 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1501_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.4 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.49 seconds; current allocated memory: 20.945 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 20.945 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1502_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.4 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.49 seconds; current allocated memory: 20.945 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 20.945 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1503_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.4 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.48 seconds; current allocated memory: 20.945 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 20.945 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1504_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.4 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.48 seconds; current allocated memory: 20.945 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.28 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 20.945 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1505_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.42 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.49 seconds; current allocated memory: 20.945 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 20.945 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1506_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.41 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.49 seconds; current allocated memory: 20.945 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.25 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.31 seconds; current allocated memory: 20.945 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1507_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.43 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.52 seconds; current allocated memory: 20.945 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.27 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 20.945 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1508_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.42 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.5 seconds; current allocated memory: 20.945 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 20.945 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1509_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.42 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.49 seconds; current allocated memory: 20.945 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.26 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.32 seconds; current allocated memory: 20.945 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1510_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.45 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.53 seconds; current allocated memory: 20.945 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 20.945 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1511_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.41 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.48 seconds; current allocated memory: 20.945 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 20.945 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1512_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.43 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.51 seconds; current allocated memory: 20.945 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 20.945 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1513_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.44 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.52 seconds; current allocated memory: 20.945 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.29 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.34 seconds; current allocated memory: 20.945 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1514_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.42 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.51 seconds; current allocated memory: 20.945 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 20.945 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1515_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.42 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.5 seconds; current allocated memory: 20.945 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 20.945 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1516_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.43 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.51 seconds; current allocated memory: 20.945 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 20.945 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1517_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.42 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.5 seconds; current allocated memory: 20.945 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.27 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.32 seconds; current allocated memory: 20.945 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1518_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.43 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.51 seconds; current allocated memory: 20.945 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.35 seconds; current allocated memory: 20.945 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1519_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.42 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.51 seconds; current allocated memory: 20.945 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 20.945 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1520_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.43 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.51 seconds; current allocated memory: 21.008 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 21.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1521_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.44 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.52 seconds; current allocated memory: 21.008 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.28 seconds. CPU system time: 0 seconds. Elapsed time: 0.33 seconds; current allocated memory: 21.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1522_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.42 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.51 seconds; current allocated memory: 21.008 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 21.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1523_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.43 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.53 seconds; current allocated memory: 21.008 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 21.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1524_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.45 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.52 seconds; current allocated memory: 21.008 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.35 seconds; current allocated memory: 21.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1525_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.43 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.51 seconds; current allocated memory: 21.008 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.28 seconds. CPU system time: 0 seconds. Elapsed time: 0.38 seconds; current allocated memory: 21.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1526_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.45 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.53 seconds; current allocated memory: 21.008 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.35 seconds; current allocated memory: 21.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1527_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.44 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.52 seconds; current allocated memory: 21.008 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 21.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1528_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.44 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.54 seconds; current allocated memory: 21.008 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 21.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1529_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.45 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.52 seconds; current allocated memory: 21.008 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.3 seconds. CPU system time: 0 seconds. Elapsed time: 0.35 seconds; current allocated memory: 21.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1530_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.45 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.53 seconds; current allocated memory: 21.008 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 21.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1531_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.44 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.52 seconds; current allocated memory: 21.008 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.35 seconds; current allocated memory: 21.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1532_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.44 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.54 seconds; current allocated memory: 21.008 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 21.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1533_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.45 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.54 seconds; current allocated memory: 21.008 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.3 seconds. CPU system time: 0 seconds. Elapsed time: 0.35 seconds; current allocated memory: 21.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1534_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.46 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.56 seconds; current allocated memory: 21.008 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 21.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1535_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.46 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.55 seconds; current allocated memory: 21.008 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.35 seconds; current allocated memory: 21.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1536_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.46 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.54 seconds; current allocated memory: 21.008 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 21.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1537_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.47 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.56 seconds; current allocated memory: 21.008 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 21.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1538_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.45 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.55 seconds; current allocated memory: 21.008 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 21.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1539_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.47 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.55 seconds; current allocated memory: 21.008 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.37 seconds; current allocated memory: 21.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1540_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.46 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.53 seconds; current allocated memory: 21.008 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.35 seconds; current allocated memory: 21.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1541_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.47 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.55 seconds; current allocated memory: 21.008 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.35 seconds; current allocated memory: 21.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1542_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.48 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.56 seconds; current allocated memory: 21.008 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.4 seconds; current allocated memory: 21.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1543_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.48 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.56 seconds; current allocated memory: 21.008 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.35 seconds; current allocated memory: 21.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1544_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.47 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.54 seconds; current allocated memory: 21.008 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.32 seconds. CPU system time: 0 seconds. Elapsed time: 0.36 seconds; current allocated memory: 21.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1545_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.47 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.55 seconds; current allocated memory: 21.008 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.35 seconds; current allocated memory: 21.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1546_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.47 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.56 seconds; current allocated memory: 21.008 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 21.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1547_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.47 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.56 seconds; current allocated memory: 21.008 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.4 seconds; current allocated memory: 21.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1548_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.47 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.55 seconds; current allocated memory: 21.008 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.35 seconds; current allocated memory: 21.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1549_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.48 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.56 seconds; current allocated memory: 21.008 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.37 seconds; current allocated memory: 21.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1550_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.46 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.55 seconds; current allocated memory: 21.008 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.31 seconds. CPU system time: 0 seconds. Elapsed time: 0.35 seconds; current allocated memory: 21.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1551_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.47 seconds. CPU system time: 0 seconds. Elapsed time: 0.54 seconds; current allocated memory: 21.008 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.37 seconds; current allocated memory: 21.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1552_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.51 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.68 seconds; current allocated memory: 21.008 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.31 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.35 seconds; current allocated memory: 21.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1553_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.47 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.55 seconds; current allocated memory: 21.008 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.35 seconds; current allocated memory: 21.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1554_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.51 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.6 seconds; current allocated memory: 21.008 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.33 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.39 seconds; current allocated memory: 21.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1555_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.49 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.57 seconds; current allocated memory: 21.008 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.37 seconds; current allocated memory: 21.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1556_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.49 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.58 seconds; current allocated memory: 21.008 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.38 seconds; current allocated memory: 21.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1557_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.51 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.64 seconds; current allocated memory: 21.008 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.31 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.37 seconds; current allocated memory: 21.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1558_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.48 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.56 seconds; current allocated memory: 21.008 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 21.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1559_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.51 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.58 seconds; current allocated memory: 21.008 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.37 seconds; current allocated memory: 21.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1560_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.51 seconds. CPU system time: 0 seconds. Elapsed time: 0.57 seconds; current allocated memory: 21.008 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.31 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.37 seconds; current allocated memory: 21.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1561_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.48 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.57 seconds; current allocated memory: 21.008 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.34 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.42 seconds; current allocated memory: 21.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1562_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.5 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.58 seconds; current allocated memory: 21.008 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.37 seconds; current allocated memory: 21.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1563_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.49 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.57 seconds; current allocated memory: 21.008 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.33 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.38 seconds; current allocated memory: 21.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1564_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.53 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.61 seconds; current allocated memory: 21.008 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.34 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.39 seconds; current allocated memory: 21.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1565_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.49 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.57 seconds; current allocated memory: 21.008 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 21.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1566_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.52 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.64 seconds; current allocated memory: 21.008 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.33 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.39 seconds; current allocated memory: 21.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1567_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.5 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.58 seconds; current allocated memory: 21.008 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.37 seconds; current allocated memory: 21.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1568_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.49 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.58 seconds; current allocated memory: 21.008 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.33 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.39 seconds; current allocated memory: 21.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1569_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.52 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.61 seconds; current allocated memory: 21.008 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.37 seconds; current allocated memory: 21.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1570_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.5 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.58 seconds; current allocated memory: 21.008 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.42 seconds; current allocated memory: 21.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1571_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.53 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.62 seconds; current allocated memory: 21.008 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.31 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.37 seconds; current allocated memory: 21.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1572_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.5 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.6 seconds; current allocated memory: 21.008 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.33 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.38 seconds; current allocated memory: 21.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1573_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.5 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.59 seconds; current allocated memory: 21.008 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.34 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.39 seconds; current allocated memory: 21.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1574_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.51 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.59 seconds; current allocated memory: 21.008 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.33 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.39 seconds; current allocated memory: 21.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1575_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.52 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.61 seconds; current allocated memory: 21.008 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.36 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.41 seconds; current allocated memory: 21.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1576_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.53 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.61 seconds; current allocated memory: 21.008 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.34 seconds. CPU system time: 0 seconds. Elapsed time: 0.39 seconds; current allocated memory: 21.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1577_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.52 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.61 seconds; current allocated memory: 21.008 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.33 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.39 seconds; current allocated memory: 21.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1578_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.53 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.62 seconds; current allocated memory: 21.008 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.38 seconds; current allocated memory: 21.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1579_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.51 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.6 seconds; current allocated memory: 21.008 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.33 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.39 seconds; current allocated memory: 21.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1580_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.54 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.62 seconds; current allocated memory: 21.008 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.34 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.4 seconds; current allocated memory: 21.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1581_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.57 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.64 seconds; current allocated memory: 21.008 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.49 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.54 seconds; current allocated memory: 21.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1582_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.59 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.68 seconds; current allocated memory: 21.008 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.34 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.4 seconds; current allocated memory: 21.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1583_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.54 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.64 seconds; current allocated memory: 21.008 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.34 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.4 seconds; current allocated memory: 21.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1584_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.53 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.61 seconds; current allocated memory: 21.008 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.36 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.43 seconds; current allocated memory: 21.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1585_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.53 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.62 seconds; current allocated memory: 21.008 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.33 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.4 seconds; current allocated memory: 21.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1586_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.54 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.62 seconds; current allocated memory: 21.008 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.37 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.42 seconds; current allocated memory: 21.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1587_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.54 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.62 seconds; current allocated memory: 21.008 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.35 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.4 seconds; current allocated memory: 21.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1588_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.54 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.64 seconds; current allocated memory: 21.008 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.45 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.55 seconds; current allocated memory: 21.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1589_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.57 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.65 seconds; current allocated memory: 21.008 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.34 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.39 seconds; current allocated memory: 21.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1590_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.54 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.63 seconds; current allocated memory: 21.008 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.35 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.41 seconds; current allocated memory: 21.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1591_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.57 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.66 seconds; current allocated memory: 21.008 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.34 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.4 seconds; current allocated memory: 21.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1592_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.54 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.63 seconds; current allocated memory: 21.008 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.35 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.41 seconds; current allocated memory: 21.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1593_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.57 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.65 seconds; current allocated memory: 21.008 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.36 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.42 seconds; current allocated memory: 21.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1594_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.55 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.65 seconds; current allocated memory: 21.008 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.35 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.41 seconds; current allocated memory: 21.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1595_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.57 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.66 seconds; current allocated memory: 21.008 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.36 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.42 seconds; current allocated memory: 21.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1596_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.54 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.63 seconds; current allocated memory: 21.008 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.34 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.39 seconds; current allocated memory: 21.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1597_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.57 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.65 seconds; current allocated memory: 21.008 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.39 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.44 seconds; current allocated memory: 21.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1598_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.57 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.65 seconds; current allocated memory: 21.008 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.36 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.41 seconds; current allocated memory: 21.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1599_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.56 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.63 seconds; current allocated memory: 21.008 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.38 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.44 seconds; current allocated memory: 21.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1600_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.57 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.67 seconds; current allocated memory: 21.008 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.36 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.42 seconds; current allocated memory: 21.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1601_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.56 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.65 seconds; current allocated memory: 21.008 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.37 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.43 seconds; current allocated memory: 21.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1602_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.57 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.65 seconds; current allocated memory: 21.008 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.37 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.43 seconds; current allocated memory: 21.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1603_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.55 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.64 seconds; current allocated memory: 21.008 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.37 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.42 seconds; current allocated memory: 21.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1604_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.59 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.67 seconds; current allocated memory: 21.008 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.35 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.41 seconds; current allocated memory: 21.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1605_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.57 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.65 seconds; current allocated memory: 21.008 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.36 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.41 seconds; current allocated memory: 21.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1606_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.59 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.68 seconds; current allocated memory: 21.008 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.4 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.46 seconds; current allocated memory: 21.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1607_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.58 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.65 seconds; current allocated memory: 21.008 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.37 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.43 seconds; current allocated memory: 21.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1608_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.6 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.69 seconds; current allocated memory: 21.008 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.37 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.42 seconds; current allocated memory: 21.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1609_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.56 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.65 seconds; current allocated memory: 21.008 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.36 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.41 seconds; current allocated memory: 21.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1610_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.6 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.69 seconds; current allocated memory: 21.008 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.37 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.43 seconds; current allocated memory: 21.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1611_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.56 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.66 seconds; current allocated memory: 21.008 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.36 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.42 seconds; current allocated memory: 21.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1612_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.6 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.72 seconds; current allocated memory: 21.008 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.36 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.42 seconds; current allocated memory: 21.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1613_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.58 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.7 seconds; current allocated memory: 21.008 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.38 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.45 seconds; current allocated memory: 21.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1614_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.61 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.7 seconds; current allocated memory: 21.008 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.37 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.42 seconds; current allocated memory: 21.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1615_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.6 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.69 seconds; current allocated memory: 21.008 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.38 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.44 seconds; current allocated memory: 21.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1616_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.62 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.71 seconds; current allocated memory: 21.008 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.36 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.42 seconds; current allocated memory: 21.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1617_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.59 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.67 seconds; current allocated memory: 21.008 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.38 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.44 seconds; current allocated memory: 21.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1618_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.63 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.72 seconds; current allocated memory: 21.008 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.37 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.43 seconds; current allocated memory: 21.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1619_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.59 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.68 seconds; current allocated memory: 21.008 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.38 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.44 seconds; current allocated memory: 21.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1620_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.66 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.74 seconds; current allocated memory: 21.008 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.38 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.43 seconds; current allocated memory: 21.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1621_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.6 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.68 seconds; current allocated memory: 21.008 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.38 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.43 seconds; current allocated memory: 21.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1622_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.65 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.74 seconds; current allocated memory: 21.008 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.38 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.44 seconds; current allocated memory: 21.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1623_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.59 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.67 seconds; current allocated memory: 21.008 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.37 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.44 seconds; current allocated memory: 21.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1624_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.61 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.69 seconds; current allocated memory: 21.008 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.38 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.43 seconds; current allocated memory: 21.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1625_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.59 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.7 seconds; current allocated memory: 21.008 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.38 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.44 seconds; current allocated memory: 21.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1626_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.6 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.7 seconds; current allocated memory: 21.008 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.37 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.44 seconds; current allocated memory: 21.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1627_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.59 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.7 seconds; current allocated memory: 21.008 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.39 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.45 seconds; current allocated memory: 21.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1628_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.62 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.71 seconds; current allocated memory: 21.008 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.4 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.44 seconds; current allocated memory: 21.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1629_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.61 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.7 seconds; current allocated memory: 21.008 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.4 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.45 seconds; current allocated memory: 21.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1630_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.64 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.72 seconds; current allocated memory: 21.008 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.4 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.45 seconds; current allocated memory: 21.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1631_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.61 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.69 seconds; current allocated memory: 21.008 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.39 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.44 seconds; current allocated memory: 21.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1632_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.64 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.74 seconds; current allocated memory: 21.008 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.4 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.46 seconds; current allocated memory: 21.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1633_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.61 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.7 seconds; current allocated memory: 21.008 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.4 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.46 seconds; current allocated memory: 21.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1634_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.64 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.73 seconds; current allocated memory: 21.008 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.4 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.45 seconds; current allocated memory: 21.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1635_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.64 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.73 seconds; current allocated memory: 21.008 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.39 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.45 seconds; current allocated memory: 21.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1636_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.67 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.75 seconds; current allocated memory: 21.008 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.38 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.45 seconds; current allocated memory: 21.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1637_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.62 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.71 seconds; current allocated memory: 21.008 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.4 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.45 seconds; current allocated memory: 21.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1638_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.65 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.74 seconds; current allocated memory: 21.008 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.4 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.47 seconds; current allocated memory: 21.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1639_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.62 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.72 seconds; current allocated memory: 21.008 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.41 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.46 seconds; current allocated memory: 21.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1640_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.65 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.74 seconds; current allocated memory: 21.008 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.4 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.45 seconds; current allocated memory: 21.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1641_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.65 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.74 seconds; current allocated memory: 21.008 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.41 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.47 seconds; current allocated memory: 21.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1642_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.66 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.76 seconds; current allocated memory: 21.008 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.4 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.46 seconds; current allocated memory: 21.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1643_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.63 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.71 seconds; current allocated memory: 21.008 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.44 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.49 seconds; current allocated memory: 21.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1644_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.65 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.74 seconds; current allocated memory: 21.008 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.43 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.49 seconds; current allocated memory: 21.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1645_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.64 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.73 seconds; current allocated memory: 21.008 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.44 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.49 seconds; current allocated memory: 21.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1646_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.62 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.72 seconds; current allocated memory: 21.008 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.4 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.46 seconds; current allocated memory: 21.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1647_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.64 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.73 seconds; current allocated memory: 21.008 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.43 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.49 seconds; current allocated memory: 21.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1648_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.65 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.74 seconds; current allocated memory: 21.008 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.41 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.46 seconds; current allocated memory: 21.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1649_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.66 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.74 seconds; current allocated memory: 21.008 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.43 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.48 seconds; current allocated memory: 21.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1650_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.64 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.74 seconds; current allocated memory: 21.008 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.41 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.46 seconds; current allocated memory: 21.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1651_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.67 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.75 seconds; current allocated memory: 21.008 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.44 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.5 seconds; current allocated memory: 21.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1652_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.66 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.74 seconds; current allocated memory: 21.008 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.43 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.47 seconds; current allocated memory: 21.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1653_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.67 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.76 seconds; current allocated memory: 21.008 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.42 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.48 seconds; current allocated memory: 21.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1654_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.65 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.74 seconds; current allocated memory: 21.008 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.43 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.48 seconds; current allocated memory: 21.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1655_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.69 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.78 seconds; current allocated memory: 21.008 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.43 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.62 seconds; current allocated memory: 21.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1656_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.67 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.79 seconds; current allocated memory: 21.008 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.44 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.5 seconds; current allocated memory: 21.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1657_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.67 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.76 seconds; current allocated memory: 21.008 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.42 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.47 seconds; current allocated memory: 21.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1658_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.67 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.75 seconds; current allocated memory: 21.008 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.47 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.54 seconds; current allocated memory: 21.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1659_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.66 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.75 seconds; current allocated memory: 21.008 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.43 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.48 seconds; current allocated memory: 21.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1660_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.7 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.79 seconds; current allocated memory: 21.008 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.44 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.49 seconds; current allocated memory: 21.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1661_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.67 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.77 seconds; current allocated memory: 21.008 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.43 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.49 seconds; current allocated memory: 21.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1662_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.72 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.8 seconds; current allocated memory: 21.008 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.42 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.49 seconds; current allocated memory: 21.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1663_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.69 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.78 seconds; current allocated memory: 21.008 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.44 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.49 seconds; current allocated memory: 21.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1664_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.72 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.8 seconds; current allocated memory: 21.008 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.44 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.51 seconds; current allocated memory: 21.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1665_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.66 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.76 seconds; current allocated memory: 21.008 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.47 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.53 seconds; current allocated memory: 21.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1666_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.68 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.79 seconds; current allocated memory: 21.008 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.43 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.51 seconds; current allocated memory: 21.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1667_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.68 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.77 seconds; current allocated memory: 21.008 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.45 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.5 seconds; current allocated memory: 21.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1668_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.67 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.76 seconds; current allocated memory: 21.008 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.44 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.49 seconds; current allocated memory: 21.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1669_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.74 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.82 seconds; current allocated memory: 21.008 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.44 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.5 seconds; current allocated memory: 21.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1670_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.71 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.84 seconds; current allocated memory: 21.008 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.46 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.52 seconds; current allocated memory: 21.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1671_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.74 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.9 seconds; current allocated memory: 21.008 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.45 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.56 seconds; current allocated memory: 21.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1672_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.76 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.91 seconds; current allocated memory: 21.008 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.48 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.59 seconds; current allocated memory: 21.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1673_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.7 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.86 seconds; current allocated memory: 21.008 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.48 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.62 seconds; current allocated memory: 21.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1674_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.89 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.8 seconds; current allocated memory: 21.008 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.59 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.21 seconds; current allocated memory: 21.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1675_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.92 seconds. CPU system time: 0.03 seconds. Elapsed time: 2.39 seconds; current allocated memory: 21.008 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.59 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.52 seconds; current allocated memory: 21.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1676_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.91 seconds. CPU system time: 0.02 seconds. Elapsed time: 2.21 seconds; current allocated memory: 21.008 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.6 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.77 seconds; current allocated memory: 21.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1677_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.91 seconds. CPU system time: 0.03 seconds. Elapsed time: 2.37 seconds; current allocated memory: 21.008 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.6 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.8 seconds; current allocated memory: 21.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1678_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.94 seconds. CPU system time: 0.03 seconds. Elapsed time: 2.52 seconds; current allocated memory: 21.008 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.6 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.49 seconds; current allocated memory: 21.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1679_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.94 seconds. CPU system time: 0.02 seconds. Elapsed time: 2.41 seconds; current allocated memory: 21.008 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.59 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.78 seconds; current allocated memory: 21.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1680_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.96 seconds. CPU system time: 0.03 seconds. Elapsed time: 2.87 seconds; current allocated memory: 21.008 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.58 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.64 seconds; current allocated memory: 21.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1681_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.92 seconds. CPU system time: 0.03 seconds. Elapsed time: 2.29 seconds; current allocated memory: 21.008 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.55 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.19 seconds; current allocated memory: 21.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1682_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.93 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.27 seconds; current allocated memory: 21.008 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.62 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.87 seconds; current allocated memory: 21.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1683_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.95 seconds. CPU system time: 0.03 seconds. Elapsed time: 2.59 seconds; current allocated memory: 21.008 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.59 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.63 seconds; current allocated memory: 21.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1684_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.96 seconds. CPU system time: 0.03 seconds. Elapsed time: 2.6 seconds; current allocated memory: 21.008 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.6 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.81 seconds; current allocated memory: 21.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1685_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.92 seconds. CPU system time: 0.03 seconds. Elapsed time: 2.01 seconds; current allocated memory: 21.008 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.58 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.42 seconds; current allocated memory: 21.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1686_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.96 seconds. CPU system time: 0.03 seconds. Elapsed time: 2.65 seconds; current allocated memory: 21.008 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.6 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.68 seconds; current allocated memory: 21.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1687_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.91 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.95 seconds; current allocated memory: 21.008 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.56 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.21 seconds; current allocated memory: 21.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1688_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.91 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.82 seconds; current allocated memory: 21.008 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.55 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.05 seconds; current allocated memory: 21.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1689_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.83 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.3 seconds; current allocated memory: 21.008 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.53 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.75 seconds; current allocated memory: 21.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1690_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.86 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.32 seconds; current allocated memory: 21.008 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.55 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.91 seconds; current allocated memory: 21.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1691_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.87 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.28 seconds; current allocated memory: 21.008 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.5 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.71 seconds; current allocated memory: 21.070 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1692_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.78 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.01 seconds; current allocated memory: 21.070 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.51 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.68 seconds; current allocated memory: 21.070 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1693_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.79 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.02 seconds; current allocated memory: 21.070 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.51 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.66 seconds; current allocated memory: 21.070 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1694_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.76 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.88 seconds; current allocated memory: 21.070 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.48 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.54 seconds; current allocated memory: 21.070 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1695_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.77 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.89 seconds; current allocated memory: 21.070 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.46 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.53 seconds; current allocated memory: 21.070 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1696_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.75 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.86 seconds; current allocated memory: 21.070 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.47 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.56 seconds; current allocated memory: 21.070 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1697_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.76 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.87 seconds; current allocated memory: 21.070 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.48 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.54 seconds; current allocated memory: 21.070 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1698_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.76 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.87 seconds; current allocated memory: 21.070 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.48 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.55 seconds; current allocated memory: 21.070 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1699_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.74 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.84 seconds; current allocated memory: 21.070 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.47 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.55 seconds; current allocated memory: 21.070 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1700_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.77 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.88 seconds; current allocated memory: 21.070 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.49 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.56 seconds; current allocated memory: 21.070 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1701_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.76 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.87 seconds; current allocated memory: 21.070 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.51 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.56 seconds; current allocated memory: 21.070 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1702_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.75 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.86 seconds; current allocated memory: 21.070 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.48 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.54 seconds; current allocated memory: 21.070 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1703_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.8 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.89 seconds; current allocated memory: 21.070 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.5 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.57 seconds; current allocated memory: 21.070 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1704_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.75 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.86 seconds; current allocated memory: 21.070 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.48 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.55 seconds; current allocated memory: 21.070 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1705_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.79 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.89 seconds; current allocated memory: 21.070 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.51 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.58 seconds; current allocated memory: 21.070 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1706_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.77 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.89 seconds; current allocated memory: 21.070 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.5 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.56 seconds; current allocated memory: 21.070 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1707_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.76 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.86 seconds; current allocated memory: 21.070 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.48 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.54 seconds; current allocated memory: 21.070 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1708_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.81 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.89 seconds; current allocated memory: 21.070 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.49 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.55 seconds; current allocated memory: 21.070 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1709_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.78 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.87 seconds; current allocated memory: 21.070 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.51 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.57 seconds; current allocated memory: 21.070 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1710_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.75 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.85 seconds; current allocated memory: 21.070 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.5 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.55 seconds; current allocated memory: 21.070 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1711_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.81 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.91 seconds; current allocated memory: 21.070 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.49 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.54 seconds; current allocated memory: 21.070 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1712_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.76 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.86 seconds; current allocated memory: 21.070 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.49 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.55 seconds; current allocated memory: 21.070 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1713_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.79 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.88 seconds; current allocated memory: 21.070 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.49 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.55 seconds; current allocated memory: 21.070 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1714_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.79 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.89 seconds; current allocated memory: 21.070 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.5 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.55 seconds; current allocated memory: 21.070 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.78 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.87 seconds; current allocated memory: 21.070 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.49 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.56 seconds; current allocated memory: 21.070 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_k_768_1_Loop_data_drain_AB_proc21' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'data_drain_AB'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'data_drain_AB'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.74 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.82 seconds; current allocated memory: 21.070 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.49 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.54 seconds; current allocated memory: 21.070 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_k_768_1_Block_for_end177_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.9 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.97 seconds; current allocated memory: 21.070 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.63 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.69 seconds; current allocated memory: 21.070 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_k_768_1_Loop_data_drain_C_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'data_drain_C'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'data_drain_C'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.21 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.32 seconds; current allocated memory: 21.070 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.56 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.62 seconds; current allocated memory: 21.070 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_k_768_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_1_0 (from systolic_array_k_768_1_Loop_data_load_A_proc20_U0 to PE_8_4_pack_1476_1_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_2_0 (from systolic_array_k_768_1_Loop_data_load_A_proc20_U0 to PE_8_4_pack_1492_1_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_3_0 (from systolic_array_k_768_1_Loop_data_load_A_proc20_U0 to PE_8_4_pack_1508_1_U0) to 5 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_4_0 (from systolic_array_k_768_1_Loop_data_load_A_proc20_U0 to PE_8_4_pack_1524_1_U0) to 6 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_5_0 (from systolic_array_k_768_1_Loop_data_load_A_proc20_U0 to PE_8_4_pack_1540_1_U0) to 7 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_6_0 (from systolic_array_k_768_1_Loop_data_load_A_proc20_U0 to PE_8_4_pack_1556_1_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_7_0 (from systolic_array_k_768_1_Loop_data_load_A_proc20_U0 to PE_8_4_pack_1572_1_U0) to 9 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_8_0 (from systolic_array_k_768_1_Loop_data_load_A_proc20_U0 to PE_8_4_pack_1588_1_U0) to 10 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_9_0 (from systolic_array_k_768_1_Loop_data_load_A_proc20_U0 to PE_8_4_pack_1604_1_U0) to 11 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_10_0 (from systolic_array_k_768_1_Loop_data_load_A_proc20_U0 to PE_8_4_pack_1620_1_U0) to 12 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_11_0 (from systolic_array_k_768_1_Loop_data_load_A_proc20_U0 to PE_8_4_pack_1636_1_U0) to 13 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_12_0 (from systolic_array_k_768_1_Loop_data_load_A_proc20_U0 to PE_8_4_pack_1652_1_U0) to 14 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_13_0 (from systolic_array_k_768_1_Loop_data_load_A_proc20_U0 to PE_8_4_pack_1668_1_U0) to 15 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_14_0 (from systolic_array_k_768_1_Loop_data_load_A_proc20_U0 to PE_8_4_pack_1684_1_U0) to 16 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_15_0 (from systolic_array_k_768_1_Loop_data_load_A_proc20_U0 to PE_8_4_pack_1700_1_U0) to 17 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_1_0 (from systolic_array_k_768_1_Loop_data_load_A_proc20_U0 to PE_8_4_pack_1461_1_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_2_0 (from systolic_array_k_768_1_Loop_data_load_A_proc20_U0 to PE_8_4_pack_1462_1_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_3_0 (from systolic_array_k_768_1_Loop_data_load_A_proc20_U0 to PE_8_4_pack_1463_1_U0) to 5 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_4_0 (from systolic_array_k_768_1_Loop_data_load_A_proc20_U0 to PE_8_4_pack_1464_1_U0) to 6 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_5_0 (from systolic_array_k_768_1_Loop_data_load_A_proc20_U0 to PE_8_4_pack_1465_1_U0) to 7 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_6_0 (from systolic_array_k_768_1_Loop_data_load_A_proc20_U0 to PE_8_4_pack_1466_1_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_7_0 (from systolic_array_k_768_1_Loop_data_load_A_proc20_U0 to PE_8_4_pack_1467_1_U0) to 9 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_8_0 (from systolic_array_k_768_1_Loop_data_load_A_proc20_U0 to PE_8_4_pack_1468_1_U0) to 10 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_9_0 (from systolic_array_k_768_1_Loop_data_load_A_proc20_U0 to PE_8_4_pack_1469_1_U0) to 11 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_10_0 (from systolic_array_k_768_1_Loop_data_load_A_proc20_U0 to PE_8_4_pack_1470_1_U0) to 12 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_11_0 (from systolic_array_k_768_1_Loop_data_load_A_proc20_U0 to PE_8_4_pack_1471_1_U0) to 13 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_12_0 (from systolic_array_k_768_1_Loop_data_load_A_proc20_U0 to PE_8_4_pack_1472_1_U0) to 14 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_13_0 (from systolic_array_k_768_1_Loop_data_load_A_proc20_U0 to PE_8_4_pack_1473_1_U0) to 15 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_14_0 (from systolic_array_k_768_1_Loop_data_load_A_proc20_U0 to PE_8_4_pack_1474_1_U0) to 16 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_15_0 (from systolic_array_k_768_1_Loop_data_load_A_proc20_U0 to PE_8_4_pack_1475_1_U0) to 17 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_channel (from PE_8_4_pack_1460_1_U0 to systolic_array_k_768_1_Block_for_end177_proc_U0) to 32 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V (from PE_8_4_pack_1461_1_U0 to systolic_array_k_768_1_Block_for_end177_proc_U0) to 31 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_509 (from PE_8_4_pack_1462_1_U0 to systolic_array_k_768_1_Block_for_end177_proc_U0) to 30 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_510 (from PE_8_4_pack_1463_1_U0 to systolic_array_k_768_1_Block_for_end177_proc_U0) to 29 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_511 (from PE_8_4_pack_1464_1_U0 to systolic_array_k_768_1_Block_for_end177_proc_U0) to 28 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_512 (from PE_8_4_pack_1465_1_U0 to systolic_array_k_768_1_Block_for_end177_proc_U0) to 27 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_513 (from PE_8_4_pack_1466_1_U0 to systolic_array_k_768_1_Block_for_end177_proc_U0) to 26 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_514 (from PE_8_4_pack_1467_1_U0 to systolic_array_k_768_1_Block_for_end177_proc_U0) to 25 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_515 (from PE_8_4_pack_1468_1_U0 to systolic_array_k_768_1_Block_for_end177_proc_U0) to 24 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_516 (from PE_8_4_pack_1469_1_U0 to systolic_array_k_768_1_Block_for_end177_proc_U0) to 23 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_517 (from PE_8_4_pack_1470_1_U0 to systolic_array_k_768_1_Block_for_end177_proc_U0) to 22 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_518 (from PE_8_4_pack_1471_1_U0 to systolic_array_k_768_1_Block_for_end177_proc_U0) to 21 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_519 (from PE_8_4_pack_1472_1_U0 to systolic_array_k_768_1_Block_for_end177_proc_U0) to 20 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_520 (from PE_8_4_pack_1473_1_U0 to systolic_array_k_768_1_Block_for_end177_proc_U0) to 19 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_521 (from PE_8_4_pack_1474_1_U0 to systolic_array_k_768_1_Block_for_end177_proc_U0) to 18 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_0_16 (from PE_8_4_pack_1475_1_U0 to systolic_array_k_768_1_Loop_data_drain_AB_proc21_U0) to 17 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_522 (from PE_8_4_pack_1475_1_U0 to systolic_array_k_768_1_Block_for_end177_proc_U0) to 17 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_523 (from PE_8_4_pack_1476_1_U0 to systolic_array_k_768_1_Block_for_end177_proc_U0) to 31 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_524 (from PE_8_4_pack_1477_1_U0 to systolic_array_k_768_1_Block_for_end177_proc_U0) to 30 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_525 (from PE_8_4_pack_1478_1_U0 to systolic_array_k_768_1_Block_for_end177_proc_U0) to 29 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_526 (from PE_8_4_pack_1479_1_U0 to systolic_array_k_768_1_Block_for_end177_proc_U0) to 28 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_527 (from PE_8_4_pack_1480_1_U0 to systolic_array_k_768_1_Block_for_end177_proc_U0) to 27 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_528 (from PE_8_4_pack_1481_1_U0 to systolic_array_k_768_1_Block_for_end177_proc_U0) to 26 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_529 (from PE_8_4_pack_1482_1_U0 to systolic_array_k_768_1_Block_for_end177_proc_U0) to 25 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_530 (from PE_8_4_pack_1483_1_U0 to systolic_array_k_768_1_Block_for_end177_proc_U0) to 24 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_531 (from PE_8_4_pack_1484_1_U0 to systolic_array_k_768_1_Block_for_end177_proc_U0) to 23 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_532 (from PE_8_4_pack_1485_1_U0 to systolic_array_k_768_1_Block_for_end177_proc_U0) to 22 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_533 (from PE_8_4_pack_1486_1_U0 to systolic_array_k_768_1_Block_for_end177_proc_U0) to 21 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_534 (from PE_8_4_pack_1487_1_U0 to systolic_array_k_768_1_Block_for_end177_proc_U0) to 20 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_535 (from PE_8_4_pack_1488_1_U0 to systolic_array_k_768_1_Block_for_end177_proc_U0) to 19 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_536 (from PE_8_4_pack_1489_1_U0 to systolic_array_k_768_1_Block_for_end177_proc_U0) to 18 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_537 (from PE_8_4_pack_1490_1_U0 to systolic_array_k_768_1_Block_for_end177_proc_U0) to 17 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_1_16 (from PE_8_4_pack_1491_1_U0 to systolic_array_k_768_1_Loop_data_drain_AB_proc21_U0) to 16 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_538 (from PE_8_4_pack_1491_1_U0 to systolic_array_k_768_1_Block_for_end177_proc_U0) to 16 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_539 (from PE_8_4_pack_1492_1_U0 to systolic_array_k_768_1_Block_for_end177_proc_U0) to 30 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_540 (from PE_8_4_pack_1493_1_U0 to systolic_array_k_768_1_Block_for_end177_proc_U0) to 29 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_541 (from PE_8_4_pack_1494_1_U0 to systolic_array_k_768_1_Block_for_end177_proc_U0) to 28 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_542 (from PE_8_4_pack_1495_1_U0 to systolic_array_k_768_1_Block_for_end177_proc_U0) to 27 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_543 (from PE_8_4_pack_1496_1_U0 to systolic_array_k_768_1_Block_for_end177_proc_U0) to 26 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_544 (from PE_8_4_pack_1497_1_U0 to systolic_array_k_768_1_Block_for_end177_proc_U0) to 25 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_545 (from PE_8_4_pack_1498_1_U0 to systolic_array_k_768_1_Block_for_end177_proc_U0) to 24 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_546 (from PE_8_4_pack_1499_1_U0 to systolic_array_k_768_1_Block_for_end177_proc_U0) to 23 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_547 (from PE_8_4_pack_1500_1_U0 to systolic_array_k_768_1_Block_for_end177_proc_U0) to 22 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_548 (from PE_8_4_pack_1501_1_U0 to systolic_array_k_768_1_Block_for_end177_proc_U0) to 21 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_549 (from PE_8_4_pack_1502_1_U0 to systolic_array_k_768_1_Block_for_end177_proc_U0) to 20 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_550 (from PE_8_4_pack_1503_1_U0 to systolic_array_k_768_1_Block_for_end177_proc_U0) to 19 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_551 (from PE_8_4_pack_1504_1_U0 to systolic_array_k_768_1_Block_for_end177_proc_U0) to 18 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_552 (from PE_8_4_pack_1505_1_U0 to systolic_array_k_768_1_Block_for_end177_proc_U0) to 17 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_553 (from PE_8_4_pack_1506_1_U0 to systolic_array_k_768_1_Block_for_end177_proc_U0) to 16 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_2_16 (from PE_8_4_pack_1507_1_U0 to systolic_array_k_768_1_Loop_data_drain_AB_proc21_U0) to 15 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_554 (from PE_8_4_pack_1507_1_U0 to systolic_array_k_768_1_Block_for_end177_proc_U0) to 15 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_555 (from PE_8_4_pack_1508_1_U0 to systolic_array_k_768_1_Block_for_end177_proc_U0) to 29 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_556 (from PE_8_4_pack_1509_1_U0 to systolic_array_k_768_1_Block_for_end177_proc_U0) to 28 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_557 (from PE_8_4_pack_1510_1_U0 to systolic_array_k_768_1_Block_for_end177_proc_U0) to 27 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_558 (from PE_8_4_pack_1511_1_U0 to systolic_array_k_768_1_Block_for_end177_proc_U0) to 26 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_559 (from PE_8_4_pack_1512_1_U0 to systolic_array_k_768_1_Block_for_end177_proc_U0) to 25 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_560 (from PE_8_4_pack_1513_1_U0 to systolic_array_k_768_1_Block_for_end177_proc_U0) to 24 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_561 (from PE_8_4_pack_1514_1_U0 to systolic_array_k_768_1_Block_for_end177_proc_U0) to 23 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_562 (from PE_8_4_pack_1515_1_U0 to systolic_array_k_768_1_Block_for_end177_proc_U0) to 22 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_563 (from PE_8_4_pack_1516_1_U0 to systolic_array_k_768_1_Block_for_end177_proc_U0) to 21 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_564 (from PE_8_4_pack_1517_1_U0 to systolic_array_k_768_1_Block_for_end177_proc_U0) to 20 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_565 (from PE_8_4_pack_1518_1_U0 to systolic_array_k_768_1_Block_for_end177_proc_U0) to 19 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_566 (from PE_8_4_pack_1519_1_U0 to systolic_array_k_768_1_Block_for_end177_proc_U0) to 18 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_567 (from PE_8_4_pack_1520_1_U0 to systolic_array_k_768_1_Block_for_end177_proc_U0) to 17 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_568 (from PE_8_4_pack_1521_1_U0 to systolic_array_k_768_1_Block_for_end177_proc_U0) to 16 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_569 (from PE_8_4_pack_1522_1_U0 to systolic_array_k_768_1_Block_for_end177_proc_U0) to 15 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_3_16 (from PE_8_4_pack_1523_1_U0 to systolic_array_k_768_1_Loop_data_drain_AB_proc21_U0) to 14 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_570 (from PE_8_4_pack_1523_1_U0 to systolic_array_k_768_1_Block_for_end177_proc_U0) to 14 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_571 (from PE_8_4_pack_1524_1_U0 to systolic_array_k_768_1_Block_for_end177_proc_U0) to 28 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_572 (from PE_8_4_pack_1525_1_U0 to systolic_array_k_768_1_Block_for_end177_proc_U0) to 27 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_573 (from PE_8_4_pack_1526_1_U0 to systolic_array_k_768_1_Block_for_end177_proc_U0) to 26 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_574 (from PE_8_4_pack_1527_1_U0 to systolic_array_k_768_1_Block_for_end177_proc_U0) to 25 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_575 (from PE_8_4_pack_1528_1_U0 to systolic_array_k_768_1_Block_for_end177_proc_U0) to 24 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_576 (from PE_8_4_pack_1529_1_U0 to systolic_array_k_768_1_Block_for_end177_proc_U0) to 23 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_577 (from PE_8_4_pack_1530_1_U0 to systolic_array_k_768_1_Block_for_end177_proc_U0) to 22 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_578 (from PE_8_4_pack_1531_1_U0 to systolic_array_k_768_1_Block_for_end177_proc_U0) to 21 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_579 (from PE_8_4_pack_1532_1_U0 to systolic_array_k_768_1_Block_for_end177_proc_U0) to 20 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_580 (from PE_8_4_pack_1533_1_U0 to systolic_array_k_768_1_Block_for_end177_proc_U0) to 19 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_581 (from PE_8_4_pack_1534_1_U0 to systolic_array_k_768_1_Block_for_end177_proc_U0) to 18 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_582 (from PE_8_4_pack_1535_1_U0 to systolic_array_k_768_1_Block_for_end177_proc_U0) to 17 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_583 (from PE_8_4_pack_1536_1_U0 to systolic_array_k_768_1_Block_for_end177_proc_U0) to 16 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_584 (from PE_8_4_pack_1537_1_U0 to systolic_array_k_768_1_Block_for_end177_proc_U0) to 15 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_585 (from PE_8_4_pack_1538_1_U0 to systolic_array_k_768_1_Block_for_end177_proc_U0) to 14 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_4_16 (from PE_8_4_pack_1539_1_U0 to systolic_array_k_768_1_Loop_data_drain_AB_proc21_U0) to 13 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_586 (from PE_8_4_pack_1539_1_U0 to systolic_array_k_768_1_Block_for_end177_proc_U0) to 13 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_587 (from PE_8_4_pack_1540_1_U0 to systolic_array_k_768_1_Block_for_end177_proc_U0) to 27 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_588 (from PE_8_4_pack_1541_1_U0 to systolic_array_k_768_1_Block_for_end177_proc_U0) to 26 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_589 (from PE_8_4_pack_1542_1_U0 to systolic_array_k_768_1_Block_for_end177_proc_U0) to 25 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_590 (from PE_8_4_pack_1543_1_U0 to systolic_array_k_768_1_Block_for_end177_proc_U0) to 24 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_591 (from PE_8_4_pack_1544_1_U0 to systolic_array_k_768_1_Block_for_end177_proc_U0) to 23 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_592 (from PE_8_4_pack_1545_1_U0 to systolic_array_k_768_1_Block_for_end177_proc_U0) to 22 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_593 (from PE_8_4_pack_1546_1_U0 to systolic_array_k_768_1_Block_for_end177_proc_U0) to 21 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_594 (from PE_8_4_pack_1547_1_U0 to systolic_array_k_768_1_Block_for_end177_proc_U0) to 20 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_595 (from PE_8_4_pack_1548_1_U0 to systolic_array_k_768_1_Block_for_end177_proc_U0) to 19 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_596 (from PE_8_4_pack_1549_1_U0 to systolic_array_k_768_1_Block_for_end177_proc_U0) to 18 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_597 (from PE_8_4_pack_1550_1_U0 to systolic_array_k_768_1_Block_for_end177_proc_U0) to 17 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_598 (from PE_8_4_pack_1551_1_U0 to systolic_array_k_768_1_Block_for_end177_proc_U0) to 16 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_599 (from PE_8_4_pack_1552_1_U0 to systolic_array_k_768_1_Block_for_end177_proc_U0) to 15 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_600 (from PE_8_4_pack_1553_1_U0 to systolic_array_k_768_1_Block_for_end177_proc_U0) to 14 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_601 (from PE_8_4_pack_1554_1_U0 to systolic_array_k_768_1_Block_for_end177_proc_U0) to 13 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_5_16 (from PE_8_4_pack_1555_1_U0 to systolic_array_k_768_1_Loop_data_drain_AB_proc21_U0) to 12 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_602 (from PE_8_4_pack_1555_1_U0 to systolic_array_k_768_1_Block_for_end177_proc_U0) to 12 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_603 (from PE_8_4_pack_1556_1_U0 to systolic_array_k_768_1_Block_for_end177_proc_U0) to 26 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_604 (from PE_8_4_pack_1557_1_U0 to systolic_array_k_768_1_Block_for_end177_proc_U0) to 25 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_605 (from PE_8_4_pack_1558_1_U0 to systolic_array_k_768_1_Block_for_end177_proc_U0) to 24 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_606 (from PE_8_4_pack_1559_1_U0 to systolic_array_k_768_1_Block_for_end177_proc_U0) to 23 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_607 (from PE_8_4_pack_1560_1_U0 to systolic_array_k_768_1_Block_for_end177_proc_U0) to 22 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_608 (from PE_8_4_pack_1561_1_U0 to systolic_array_k_768_1_Block_for_end177_proc_U0) to 21 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_609 (from PE_8_4_pack_1562_1_U0 to systolic_array_k_768_1_Block_for_end177_proc_U0) to 20 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_610 (from PE_8_4_pack_1563_1_U0 to systolic_array_k_768_1_Block_for_end177_proc_U0) to 19 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_611 (from PE_8_4_pack_1564_1_U0 to systolic_array_k_768_1_Block_for_end177_proc_U0) to 18 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_612 (from PE_8_4_pack_1565_1_U0 to systolic_array_k_768_1_Block_for_end177_proc_U0) to 17 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_613 (from PE_8_4_pack_1566_1_U0 to systolic_array_k_768_1_Block_for_end177_proc_U0) to 16 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_614 (from PE_8_4_pack_1567_1_U0 to systolic_array_k_768_1_Block_for_end177_proc_U0) to 15 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_615 (from PE_8_4_pack_1568_1_U0 to systolic_array_k_768_1_Block_for_end177_proc_U0) to 14 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_616 (from PE_8_4_pack_1569_1_U0 to systolic_array_k_768_1_Block_for_end177_proc_U0) to 13 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_617 (from PE_8_4_pack_1570_1_U0 to systolic_array_k_768_1_Block_for_end177_proc_U0) to 12 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_6_16 (from PE_8_4_pack_1571_1_U0 to systolic_array_k_768_1_Loop_data_drain_AB_proc21_U0) to 11 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_618 (from PE_8_4_pack_1571_1_U0 to systolic_array_k_768_1_Block_for_end177_proc_U0) to 11 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_619 (from PE_8_4_pack_1572_1_U0 to systolic_array_k_768_1_Block_for_end177_proc_U0) to 25 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_620 (from PE_8_4_pack_1573_1_U0 to systolic_array_k_768_1_Block_for_end177_proc_U0) to 24 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_621 (from PE_8_4_pack_1574_1_U0 to systolic_array_k_768_1_Block_for_end177_proc_U0) to 23 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_622 (from PE_8_4_pack_1575_1_U0 to systolic_array_k_768_1_Block_for_end177_proc_U0) to 22 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_623 (from PE_8_4_pack_1576_1_U0 to systolic_array_k_768_1_Block_for_end177_proc_U0) to 21 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_624 (from PE_8_4_pack_1577_1_U0 to systolic_array_k_768_1_Block_for_end177_proc_U0) to 20 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_625 (from PE_8_4_pack_1578_1_U0 to systolic_array_k_768_1_Block_for_end177_proc_U0) to 19 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_626 (from PE_8_4_pack_1579_1_U0 to systolic_array_k_768_1_Block_for_end177_proc_U0) to 18 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_627 (from PE_8_4_pack_1580_1_U0 to systolic_array_k_768_1_Block_for_end177_proc_U0) to 17 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_628 (from PE_8_4_pack_1581_1_U0 to systolic_array_k_768_1_Block_for_end177_proc_U0) to 16 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_629 (from PE_8_4_pack_1582_1_U0 to systolic_array_k_768_1_Block_for_end177_proc_U0) to 15 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_630 (from PE_8_4_pack_1583_1_U0 to systolic_array_k_768_1_Block_for_end177_proc_U0) to 14 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_631 (from PE_8_4_pack_1584_1_U0 to systolic_array_k_768_1_Block_for_end177_proc_U0) to 13 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_632 (from PE_8_4_pack_1585_1_U0 to systolic_array_k_768_1_Block_for_end177_proc_U0) to 12 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_633 (from PE_8_4_pack_1586_1_U0 to systolic_array_k_768_1_Block_for_end177_proc_U0) to 11 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_7_16 (from PE_8_4_pack_1587_1_U0 to systolic_array_k_768_1_Loop_data_drain_AB_proc21_U0) to 10 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_634 (from PE_8_4_pack_1587_1_U0 to systolic_array_k_768_1_Block_for_end177_proc_U0) to 10 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_635 (from PE_8_4_pack_1588_1_U0 to systolic_array_k_768_1_Block_for_end177_proc_U0) to 24 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_636 (from PE_8_4_pack_1589_1_U0 to systolic_array_k_768_1_Block_for_end177_proc_U0) to 23 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_637 (from PE_8_4_pack_1590_1_U0 to systolic_array_k_768_1_Block_for_end177_proc_U0) to 22 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_638 (from PE_8_4_pack_1591_1_U0 to systolic_array_k_768_1_Block_for_end177_proc_U0) to 21 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_639 (from PE_8_4_pack_1592_1_U0 to systolic_array_k_768_1_Block_for_end177_proc_U0) to 20 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_640 (from PE_8_4_pack_1593_1_U0 to systolic_array_k_768_1_Block_for_end177_proc_U0) to 19 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_641 (from PE_8_4_pack_1594_1_U0 to systolic_array_k_768_1_Block_for_end177_proc_U0) to 18 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_642 (from PE_8_4_pack_1595_1_U0 to systolic_array_k_768_1_Block_for_end177_proc_U0) to 17 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_643 (from PE_8_4_pack_1596_1_U0 to systolic_array_k_768_1_Block_for_end177_proc_U0) to 16 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_644 (from PE_8_4_pack_1597_1_U0 to systolic_array_k_768_1_Block_for_end177_proc_U0) to 15 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_645 (from PE_8_4_pack_1598_1_U0 to systolic_array_k_768_1_Block_for_end177_proc_U0) to 14 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_646 (from PE_8_4_pack_1599_1_U0 to systolic_array_k_768_1_Block_for_end177_proc_U0) to 13 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_647 (from PE_8_4_pack_1600_1_U0 to systolic_array_k_768_1_Block_for_end177_proc_U0) to 12 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_648 (from PE_8_4_pack_1601_1_U0 to systolic_array_k_768_1_Block_for_end177_proc_U0) to 11 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_649 (from PE_8_4_pack_1602_1_U0 to systolic_array_k_768_1_Block_for_end177_proc_U0) to 10 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_8_16 (from PE_8_4_pack_1603_1_U0 to systolic_array_k_768_1_Loop_data_drain_AB_proc21_U0) to 9 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_650 (from PE_8_4_pack_1603_1_U0 to systolic_array_k_768_1_Block_for_end177_proc_U0) to 9 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_651 (from PE_8_4_pack_1604_1_U0 to systolic_array_k_768_1_Block_for_end177_proc_U0) to 23 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_652 (from PE_8_4_pack_1605_1_U0 to systolic_array_k_768_1_Block_for_end177_proc_U0) to 22 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_653 (from PE_8_4_pack_1606_1_U0 to systolic_array_k_768_1_Block_for_end177_proc_U0) to 21 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_654 (from PE_8_4_pack_1607_1_U0 to systolic_array_k_768_1_Block_for_end177_proc_U0) to 20 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_655 (from PE_8_4_pack_1608_1_U0 to systolic_array_k_768_1_Block_for_end177_proc_U0) to 19 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_656 (from PE_8_4_pack_1609_1_U0 to systolic_array_k_768_1_Block_for_end177_proc_U0) to 18 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_657 (from PE_8_4_pack_1610_1_U0 to systolic_array_k_768_1_Block_for_end177_proc_U0) to 17 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_658 (from PE_8_4_pack_1611_1_U0 to systolic_array_k_768_1_Block_for_end177_proc_U0) to 16 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_659 (from PE_8_4_pack_1612_1_U0 to systolic_array_k_768_1_Block_for_end177_proc_U0) to 15 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_660 (from PE_8_4_pack_1613_1_U0 to systolic_array_k_768_1_Block_for_end177_proc_U0) to 14 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_661 (from PE_8_4_pack_1614_1_U0 to systolic_array_k_768_1_Block_for_end177_proc_U0) to 13 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_662 (from PE_8_4_pack_1615_1_U0 to systolic_array_k_768_1_Block_for_end177_proc_U0) to 12 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_663 (from PE_8_4_pack_1616_1_U0 to systolic_array_k_768_1_Block_for_end177_proc_U0) to 11 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_664 (from PE_8_4_pack_1617_1_U0 to systolic_array_k_768_1_Block_for_end177_proc_U0) to 10 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_665 (from PE_8_4_pack_1618_1_U0 to systolic_array_k_768_1_Block_for_end177_proc_U0) to 9 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_9_16 (from PE_8_4_pack_1619_1_U0 to systolic_array_k_768_1_Loop_data_drain_AB_proc21_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_666 (from PE_8_4_pack_1619_1_U0 to systolic_array_k_768_1_Block_for_end177_proc_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_667 (from PE_8_4_pack_1620_1_U0 to systolic_array_k_768_1_Block_for_end177_proc_U0) to 22 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_668 (from PE_8_4_pack_1621_1_U0 to systolic_array_k_768_1_Block_for_end177_proc_U0) to 21 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_669 (from PE_8_4_pack_1622_1_U0 to systolic_array_k_768_1_Block_for_end177_proc_U0) to 20 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_670 (from PE_8_4_pack_1623_1_U0 to systolic_array_k_768_1_Block_for_end177_proc_U0) to 19 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_671 (from PE_8_4_pack_1624_1_U0 to systolic_array_k_768_1_Block_for_end177_proc_U0) to 18 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_672 (from PE_8_4_pack_1625_1_U0 to systolic_array_k_768_1_Block_for_end177_proc_U0) to 17 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_673 (from PE_8_4_pack_1626_1_U0 to systolic_array_k_768_1_Block_for_end177_proc_U0) to 16 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_674 (from PE_8_4_pack_1627_1_U0 to systolic_array_k_768_1_Block_for_end177_proc_U0) to 15 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_675 (from PE_8_4_pack_1628_1_U0 to systolic_array_k_768_1_Block_for_end177_proc_U0) to 14 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_676 (from PE_8_4_pack_1629_1_U0 to systolic_array_k_768_1_Block_for_end177_proc_U0) to 13 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_677 (from PE_8_4_pack_1630_1_U0 to systolic_array_k_768_1_Block_for_end177_proc_U0) to 12 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_678 (from PE_8_4_pack_1631_1_U0 to systolic_array_k_768_1_Block_for_end177_proc_U0) to 11 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_679 (from PE_8_4_pack_1632_1_U0 to systolic_array_k_768_1_Block_for_end177_proc_U0) to 10 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_680 (from PE_8_4_pack_1633_1_U0 to systolic_array_k_768_1_Block_for_end177_proc_U0) to 9 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_681 (from PE_8_4_pack_1634_1_U0 to systolic_array_k_768_1_Block_for_end177_proc_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_10_16 (from PE_8_4_pack_1635_1_U0 to systolic_array_k_768_1_Loop_data_drain_AB_proc21_U0) to 7 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_682 (from PE_8_4_pack_1635_1_U0 to systolic_array_k_768_1_Block_for_end177_proc_U0) to 7 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_683 (from PE_8_4_pack_1636_1_U0 to systolic_array_k_768_1_Block_for_end177_proc_U0) to 21 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_684 (from PE_8_4_pack_1637_1_U0 to systolic_array_k_768_1_Block_for_end177_proc_U0) to 20 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_685 (from PE_8_4_pack_1638_1_U0 to systolic_array_k_768_1_Block_for_end177_proc_U0) to 19 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_686 (from PE_8_4_pack_1639_1_U0 to systolic_array_k_768_1_Block_for_end177_proc_U0) to 18 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_687 (from PE_8_4_pack_1640_1_U0 to systolic_array_k_768_1_Block_for_end177_proc_U0) to 17 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_688 (from PE_8_4_pack_1641_1_U0 to systolic_array_k_768_1_Block_for_end177_proc_U0) to 16 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_689 (from PE_8_4_pack_1642_1_U0 to systolic_array_k_768_1_Block_for_end177_proc_U0) to 15 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_690 (from PE_8_4_pack_1643_1_U0 to systolic_array_k_768_1_Block_for_end177_proc_U0) to 14 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_691 (from PE_8_4_pack_1644_1_U0 to systolic_array_k_768_1_Block_for_end177_proc_U0) to 13 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_692 (from PE_8_4_pack_1645_1_U0 to systolic_array_k_768_1_Block_for_end177_proc_U0) to 12 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_693 (from PE_8_4_pack_1646_1_U0 to systolic_array_k_768_1_Block_for_end177_proc_U0) to 11 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_694 (from PE_8_4_pack_1647_1_U0 to systolic_array_k_768_1_Block_for_end177_proc_U0) to 10 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_695 (from PE_8_4_pack_1648_1_U0 to systolic_array_k_768_1_Block_for_end177_proc_U0) to 9 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_696 (from PE_8_4_pack_1649_1_U0 to systolic_array_k_768_1_Block_for_end177_proc_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_697 (from PE_8_4_pack_1650_1_U0 to systolic_array_k_768_1_Block_for_end177_proc_U0) to 7 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_11_16 (from PE_8_4_pack_1651_1_U0 to systolic_array_k_768_1_Loop_data_drain_AB_proc21_U0) to 6 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_698 (from PE_8_4_pack_1651_1_U0 to systolic_array_k_768_1_Block_for_end177_proc_U0) to 6 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_699 (from PE_8_4_pack_1652_1_U0 to systolic_array_k_768_1_Block_for_end177_proc_U0) to 20 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_700 (from PE_8_4_pack_1653_1_U0 to systolic_array_k_768_1_Block_for_end177_proc_U0) to 19 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_701 (from PE_8_4_pack_1654_1_U0 to systolic_array_k_768_1_Block_for_end177_proc_U0) to 18 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_702 (from PE_8_4_pack_1655_1_U0 to systolic_array_k_768_1_Block_for_end177_proc_U0) to 17 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_703 (from PE_8_4_pack_1656_1_U0 to systolic_array_k_768_1_Block_for_end177_proc_U0) to 16 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_704 (from PE_8_4_pack_1657_1_U0 to systolic_array_k_768_1_Block_for_end177_proc_U0) to 15 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_705 (from PE_8_4_pack_1658_1_U0 to systolic_array_k_768_1_Block_for_end177_proc_U0) to 14 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_706 (from PE_8_4_pack_1659_1_U0 to systolic_array_k_768_1_Block_for_end177_proc_U0) to 13 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_707 (from PE_8_4_pack_1660_1_U0 to systolic_array_k_768_1_Block_for_end177_proc_U0) to 12 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_708 (from PE_8_4_pack_1661_1_U0 to systolic_array_k_768_1_Block_for_end177_proc_U0) to 11 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_709 (from PE_8_4_pack_1662_1_U0 to systolic_array_k_768_1_Block_for_end177_proc_U0) to 10 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_710 (from PE_8_4_pack_1663_1_U0 to systolic_array_k_768_1_Block_for_end177_proc_U0) to 9 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_711 (from PE_8_4_pack_1664_1_U0 to systolic_array_k_768_1_Block_for_end177_proc_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_712 (from PE_8_4_pack_1665_1_U0 to systolic_array_k_768_1_Block_for_end177_proc_U0) to 7 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_713 (from PE_8_4_pack_1666_1_U0 to systolic_array_k_768_1_Block_for_end177_proc_U0) to 6 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_12_16 (from PE_8_4_pack_1667_1_U0 to systolic_array_k_768_1_Loop_data_drain_AB_proc21_U0) to 5 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_714 (from PE_8_4_pack_1667_1_U0 to systolic_array_k_768_1_Block_for_end177_proc_U0) to 5 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_715 (from PE_8_4_pack_1668_1_U0 to systolic_array_k_768_1_Block_for_end177_proc_U0) to 19 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_716 (from PE_8_4_pack_1669_1_U0 to systolic_array_k_768_1_Block_for_end177_proc_U0) to 18 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_717 (from PE_8_4_pack_1670_1_U0 to systolic_array_k_768_1_Block_for_end177_proc_U0) to 17 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_718 (from PE_8_4_pack_1671_1_U0 to systolic_array_k_768_1_Block_for_end177_proc_U0) to 16 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_719 (from PE_8_4_pack_1672_1_U0 to systolic_array_k_768_1_Block_for_end177_proc_U0) to 15 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_720 (from PE_8_4_pack_1673_1_U0 to systolic_array_k_768_1_Block_for_end177_proc_U0) to 14 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_721 (from PE_8_4_pack_1674_1_U0 to systolic_array_k_768_1_Block_for_end177_proc_U0) to 13 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_722 (from PE_8_4_pack_1675_1_U0 to systolic_array_k_768_1_Block_for_end177_proc_U0) to 12 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_723 (from PE_8_4_pack_1676_1_U0 to systolic_array_k_768_1_Block_for_end177_proc_U0) to 11 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_724 (from PE_8_4_pack_1677_1_U0 to systolic_array_k_768_1_Block_for_end177_proc_U0) to 10 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_725 (from PE_8_4_pack_1678_1_U0 to systolic_array_k_768_1_Block_for_end177_proc_U0) to 9 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_726 (from PE_8_4_pack_1679_1_U0 to systolic_array_k_768_1_Block_for_end177_proc_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_727 (from PE_8_4_pack_1680_1_U0 to systolic_array_k_768_1_Block_for_end177_proc_U0) to 7 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_728 (from PE_8_4_pack_1681_1_U0 to systolic_array_k_768_1_Block_for_end177_proc_U0) to 6 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_729 (from PE_8_4_pack_1682_1_U0 to systolic_array_k_768_1_Block_for_end177_proc_U0) to 5 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_13_16 (from PE_8_4_pack_1683_1_U0 to systolic_array_k_768_1_Loop_data_drain_AB_proc21_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_730 (from PE_8_4_pack_1683_1_U0 to systolic_array_k_768_1_Block_for_end177_proc_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_731 (from PE_8_4_pack_1684_1_U0 to systolic_array_k_768_1_Block_for_end177_proc_U0) to 18 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_732 (from PE_8_4_pack_1685_1_U0 to systolic_array_k_768_1_Block_for_end177_proc_U0) to 17 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_733 (from PE_8_4_pack_1686_1_U0 to systolic_array_k_768_1_Block_for_end177_proc_U0) to 16 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_734 (from PE_8_4_pack_1687_1_U0 to systolic_array_k_768_1_Block_for_end177_proc_U0) to 15 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_735 (from PE_8_4_pack_1688_1_U0 to systolic_array_k_768_1_Block_for_end177_proc_U0) to 14 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_736 (from PE_8_4_pack_1689_1_U0 to systolic_array_k_768_1_Block_for_end177_proc_U0) to 13 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_737 (from PE_8_4_pack_1690_1_U0 to systolic_array_k_768_1_Block_for_end177_proc_U0) to 12 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_738 (from PE_8_4_pack_1691_1_U0 to systolic_array_k_768_1_Block_for_end177_proc_U0) to 11 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_739 (from PE_8_4_pack_1692_1_U0 to systolic_array_k_768_1_Block_for_end177_proc_U0) to 10 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_740 (from PE_8_4_pack_1693_1_U0 to systolic_array_k_768_1_Block_for_end177_proc_U0) to 9 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_741 (from PE_8_4_pack_1694_1_U0 to systolic_array_k_768_1_Block_for_end177_proc_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_742 (from PE_8_4_pack_1695_1_U0 to systolic_array_k_768_1_Block_for_end177_proc_U0) to 7 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_743 (from PE_8_4_pack_1696_1_U0 to systolic_array_k_768_1_Block_for_end177_proc_U0) to 6 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_744 (from PE_8_4_pack_1697_1_U0 to systolic_array_k_768_1_Block_for_end177_proc_U0) to 5 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_745 (from PE_8_4_pack_1698_1_U0 to systolic_array_k_768_1_Block_for_end177_proc_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_14_16 (from PE_8_4_pack_1699_1_U0 to systolic_array_k_768_1_Loop_data_drain_AB_proc21_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_746 (from PE_8_4_pack_1699_1_U0 to systolic_array_k_768_1_Block_for_end177_proc_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_0_16 (from PE_8_4_pack_1700_1_U0 to systolic_array_k_768_1_Loop_data_drain_AB_proc21_U0) to 17 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_747 (from PE_8_4_pack_1700_1_U0 to systolic_array_k_768_1_Block_for_end177_proc_U0) to 17 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_1_16 (from PE_8_4_pack_1701_1_U0 to systolic_array_k_768_1_Loop_data_drain_AB_proc21_U0) to 16 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_748 (from PE_8_4_pack_1701_1_U0 to systolic_array_k_768_1_Block_for_end177_proc_U0) to 16 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_2_16 (from PE_8_4_pack_1702_1_U0 to systolic_array_k_768_1_Loop_data_drain_AB_proc21_U0) to 15 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_749 (from PE_8_4_pack_1702_1_U0 to systolic_array_k_768_1_Block_for_end177_proc_U0) to 15 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_3_16 (from PE_8_4_pack_1703_1_U0 to systolic_array_k_768_1_Loop_data_drain_AB_proc21_U0) to 14 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_750 (from PE_8_4_pack_1703_1_U0 to systolic_array_k_768_1_Block_for_end177_proc_U0) to 14 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_4_16 (from PE_8_4_pack_1704_1_U0 to systolic_array_k_768_1_Loop_data_drain_AB_proc21_U0) to 13 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_751 (from PE_8_4_pack_1704_1_U0 to systolic_array_k_768_1_Block_for_end177_proc_U0) to 13 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_5_16 (from PE_8_4_pack_1705_1_U0 to systolic_array_k_768_1_Loop_data_drain_AB_proc21_U0) to 12 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_752 (from PE_8_4_pack_1705_1_U0 to systolic_array_k_768_1_Block_for_end177_proc_U0) to 12 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_6_16 (from PE_8_4_pack_1706_1_U0 to systolic_array_k_768_1_Loop_data_drain_AB_proc21_U0) to 11 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_753 (from PE_8_4_pack_1706_1_U0 to systolic_array_k_768_1_Block_for_end177_proc_U0) to 11 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_7_16 (from PE_8_4_pack_1707_1_U0 to systolic_array_k_768_1_Loop_data_drain_AB_proc21_U0) to 10 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_754 (from PE_8_4_pack_1707_1_U0 to systolic_array_k_768_1_Block_for_end177_proc_U0) to 10 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_8_16 (from PE_8_4_pack_1708_1_U0 to systolic_array_k_768_1_Loop_data_drain_AB_proc21_U0) to 9 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_755 (from PE_8_4_pack_1708_1_U0 to systolic_array_k_768_1_Block_for_end177_proc_U0) to 9 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_9_16 (from PE_8_4_pack_1709_1_U0 to systolic_array_k_768_1_Loop_data_drain_AB_proc21_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_756 (from PE_8_4_pack_1709_1_U0 to systolic_array_k_768_1_Block_for_end177_proc_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_10_16 (from PE_8_4_pack_1710_1_U0 to systolic_array_k_768_1_Loop_data_drain_AB_proc21_U0) to 7 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_757 (from PE_8_4_pack_1710_1_U0 to systolic_array_k_768_1_Block_for_end177_proc_U0) to 7 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_11_16 (from PE_8_4_pack_1711_1_U0 to systolic_array_k_768_1_Loop_data_drain_AB_proc21_U0) to 6 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_758 (from PE_8_4_pack_1711_1_U0 to systolic_array_k_768_1_Block_for_end177_proc_U0) to 6 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_12_16 (from PE_8_4_pack_1712_1_U0 to systolic_array_k_768_1_Loop_data_drain_AB_proc21_U0) to 5 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_759 (from PE_8_4_pack_1712_1_U0 to systolic_array_k_768_1_Block_for_end177_proc_U0) to 5 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_13_16 (from PE_8_4_pack_1713_1_U0 to systolic_array_k_768_1_Loop_data_drain_AB_proc21_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_760 (from PE_8_4_pack_1713_1_U0 to systolic_array_k_768_1_Block_for_end177_proc_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_14_16 (from PE_8_4_pack_1714_1_U0 to systolic_array_k_768_1_Loop_data_drain_AB_proc21_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_761 (from PE_8_4_pack_1714_1_U0 to systolic_array_k_768_1_Block_for_end177_proc_U0) to 3 to improve performance and/or avoid deadlocks.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 23.64 seconds. CPU system time: 0.88 seconds. Elapsed time: 27.23 seconds; current allocated memory: 21.070 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.99 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.1 seconds; current allocated memory: 21.070 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'l_bias_scale_j_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_bias_scale_j'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 14, loop 'l_bias_scale_j'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 5.07 seconds. CPU system time: 0.04 seconds. Elapsed time: 5.2 seconds; current allocated memory: 21.070 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.15 seconds; current allocated memory: 21.070 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_block_gemm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.5 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.59 seconds; current allocated memory: 21.070 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.38 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.45 seconds; current allocated memory: 21.070 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'gemm_systolic_array_qkv_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4.4 seconds. CPU system time: 0.04 seconds. Elapsed time: 4.52 seconds; current allocated memory: 21.070 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.4 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.53 seconds; current allocated memory: 21.070 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Linear_layer_k_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3.09 seconds. CPU system time: 0.04 seconds. Elapsed time: 3.2 seconds; current allocated memory: 21.070 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.44 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.58 seconds; current allocated memory: 21.070 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'K_writer_1_Pipeline_l_write_j' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_write_j'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'l_write_j'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3.3 seconds. CPU system time: 0.03 seconds. Elapsed time: 3.4 seconds; current allocated memory: 21.070 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.44 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.49 seconds; current allocated memory: 21.070 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'K_writer_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.45 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.51 seconds; current allocated memory: 21.070 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.44 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.54 seconds; current allocated memory: 21.070 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Linear_layer_v_1_Pipeline_l_j1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_j1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'l_j1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.61 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.7 seconds; current allocated memory: 21.070 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.41 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.47 seconds; current allocated memory: 21.070 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Linear_layer_v_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.53 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.6 seconds; current allocated memory: 21.070 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.46 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.53 seconds; current allocated memory: 21.070 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'V_writer_1_Pipeline_l_write_j' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_write_j'.
INFO: [HLS 200-1470] Pipelining result : Target II = 8, Final II = 8, Depth = 10, loop 'l_write_j'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4.3 seconds. CPU system time: 0.05 seconds. Elapsed time: 4.44 seconds; current allocated memory: 21.133 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.16 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.26 seconds; current allocated memory: 21.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'V_writer_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.05 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.16 seconds; current allocated memory: 21.133 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.48 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.56 seconds; current allocated memory: 21.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_l_pack_seq' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.53 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.6 seconds; current allocated memory: 21.133 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.63 seconds. CPU system time: 0.02 seconds. Elapsed time: 2.7 seconds; current allocated memory: 21.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Bert_layer_dataflow_region_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 6.44 seconds. CPU system time: 0.04 seconds. Elapsed time: 6.55 seconds; current allocated memory: 21.133 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.57 seconds. CPU system time: 0.03 seconds. Elapsed time: 2.65 seconds; current allocated memory: 21.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'input_loader_q_res0_1_Pipeline_l_load_j' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_load_j'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'l_load_j'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 6.99 seconds. CPU system time: 0.06 seconds. Elapsed time: 7.14 seconds; current allocated memory: 21.133 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.67 seconds. CPU system time: 0 seconds. Elapsed time: 0.73 seconds; current allocated memory: 21.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'input_loader_q_res0_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.99 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.06 seconds; current allocated memory: 21.133 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.13 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.22 seconds; current allocated memory: 21.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Linear_layer_q_1_Pipeline_l_j1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_j1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'l_j1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.03 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.14 seconds; current allocated memory: 21.133 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.47 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.53 seconds; current allocated memory: 21.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Linear_layer_q_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.55 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.62 seconds; current allocated memory: 21.133 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.45 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.53 seconds; current allocated memory: 21.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'entry_proc314938' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3.07 seconds. CPU system time: 0.02 seconds. Elapsed time: 3.14 seconds; current allocated memory: 21.133 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.42 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.48 seconds; current allocated memory: 21.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Attention_layer_1_Pipeline_l_j1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_j1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'l_j1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.64 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.73 seconds; current allocated memory: 21.133 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.43 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.5 seconds; current allocated memory: 21.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'entry_proc3145' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.43 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.53 seconds; current allocated memory: 21.133 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.42 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.49 seconds; current allocated memory: 21.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'init_block_AB_proc38_Pipeline_init_block_AB' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'init_block_AB'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'init_block_AB'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.7 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.79 seconds; current allocated memory: 21.133 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.56 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.63 seconds; current allocated memory: 21.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'init_block_AB_proc38' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.56 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.62 seconds; current allocated memory: 21.133 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.49 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.55 seconds; current allocated memory: 21.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_k_64_1_Loop_data_in_buffer_proc22' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'data_in_buffer'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'data_in_buffer'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.66 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.74 seconds; current allocated memory: 21.133 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.45 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.57 seconds; current allocated memory: 21.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_k_64_1_Loop_data_load_A_proc23' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'data_load_A'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'data_load_A'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.68 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.77 seconds; current allocated memory: 21.133 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.5 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.57 seconds; current allocated memory: 21.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_693_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.71 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.81 seconds; current allocated memory: 21.133 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.46 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.52 seconds; current allocated memory: 21.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_694_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.71 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.82 seconds; current allocated memory: 21.133 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.48 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.54 seconds; current allocated memory: 21.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_695_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.72 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.87 seconds; current allocated memory: 21.133 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.47 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.53 seconds; current allocated memory: 21.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_696_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.71 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.81 seconds; current allocated memory: 21.133 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.47 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.54 seconds; current allocated memory: 21.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_697_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.76 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.87 seconds; current allocated memory: 21.133 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.51 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.56 seconds; current allocated memory: 21.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_698_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.7 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.83 seconds; current allocated memory: 21.133 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.47 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.53 seconds; current allocated memory: 21.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_699_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.7 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.8 seconds; current allocated memory: 21.133 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.47 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.53 seconds; current allocated memory: 21.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_700_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.7 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.79 seconds; current allocated memory: 21.133 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.47 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.53 seconds; current allocated memory: 21.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_701_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.75 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.91 seconds; current allocated memory: 21.133 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.48 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.54 seconds; current allocated memory: 21.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_702_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.73 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.84 seconds; current allocated memory: 21.133 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.51 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.6 seconds; current allocated memory: 21.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_703_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.71 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.8 seconds; current allocated memory: 21.133 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.46 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.54 seconds; current allocated memory: 21.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_704_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.74 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.86 seconds; current allocated memory: 21.133 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.5 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.58 seconds; current allocated memory: 21.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_705_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.74 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.82 seconds; current allocated memory: 21.133 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.48 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.54 seconds; current allocated memory: 21.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_706_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.75 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.84 seconds; current allocated memory: 21.133 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.49 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.56 seconds; current allocated memory: 21.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_707_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.74 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.84 seconds; current allocated memory: 21.133 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.53 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.61 seconds; current allocated memory: 21.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_708_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.75 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.87 seconds; current allocated memory: 21.133 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.49 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.6 seconds; current allocated memory: 21.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_709_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.76 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.86 seconds; current allocated memory: 21.133 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.48 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.55 seconds; current allocated memory: 21.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_710_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.72 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.82 seconds; current allocated memory: 21.133 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.52 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.62 seconds; current allocated memory: 21.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_711_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.74 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.85 seconds; current allocated memory: 21.133 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.49 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.55 seconds; current allocated memory: 21.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_712_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.79 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.91 seconds; current allocated memory: 21.133 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.51 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.57 seconds; current allocated memory: 21.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_713_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.77 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.85 seconds; current allocated memory: 21.133 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.5 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.59 seconds; current allocated memory: 21.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_714_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.76 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.86 seconds; current allocated memory: 21.133 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.5 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.57 seconds; current allocated memory: 21.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_715_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.76 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.89 seconds; current allocated memory: 21.133 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.52 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.6 seconds; current allocated memory: 21.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_716_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.76 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.9 seconds; current allocated memory: 21.133 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.52 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.6 seconds; current allocated memory: 21.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_717_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.79 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.89 seconds; current allocated memory: 21.133 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.5 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.58 seconds; current allocated memory: 21.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_718_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.75 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.86 seconds; current allocated memory: 21.133 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.54 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.6 seconds; current allocated memory: 21.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_719_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.77 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.87 seconds; current allocated memory: 21.133 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.53 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.67 seconds; current allocated memory: 21.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_720_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.78 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.89 seconds; current allocated memory: 21.133 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.5 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.57 seconds; current allocated memory: 21.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_721_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.77 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.89 seconds; current allocated memory: 21.133 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.54 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.6 seconds; current allocated memory: 21.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_722_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.77 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.87 seconds; current allocated memory: 21.133 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.52 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.65 seconds; current allocated memory: 21.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_723_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.78 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.89 seconds; current allocated memory: 21.133 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.51 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.6 seconds; current allocated memory: 21.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_724_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.78 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.88 seconds; current allocated memory: 21.133 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.54 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.6 seconds; current allocated memory: 21.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_725_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.78 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.94 seconds; current allocated memory: 21.133 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.53 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.59 seconds; current allocated memory: 21.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_726_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.81 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.91 seconds; current allocated memory: 21.133 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.52 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.59 seconds; current allocated memory: 21.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_727_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.79 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.89 seconds; current allocated memory: 21.133 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.56 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.63 seconds; current allocated memory: 21.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_728_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.8 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.99 seconds; current allocated memory: 21.133 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.53 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.59 seconds; current allocated memory: 21.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_729_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.84 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.93 seconds; current allocated memory: 21.133 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.53 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.59 seconds; current allocated memory: 21.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_730_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.8 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.9 seconds; current allocated memory: 21.133 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.55 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.62 seconds; current allocated memory: 21.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_731_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.8 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.95 seconds; current allocated memory: 21.133 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.52 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.62 seconds; current allocated memory: 21.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_732_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.82 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.93 seconds; current allocated memory: 21.133 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.51 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.59 seconds; current allocated memory: 21.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_733_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.79 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.89 seconds; current allocated memory: 21.133 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.55 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.61 seconds; current allocated memory: 21.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_734_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.79 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.92 seconds; current allocated memory: 21.133 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.52 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.58 seconds; current allocated memory: 21.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_735_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.81 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.92 seconds; current allocated memory: 21.133 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.55 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.62 seconds; current allocated memory: 21.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_736_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.82 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.93 seconds; current allocated memory: 21.133 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.55 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.62 seconds; current allocated memory: 21.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_737_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.81 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.91 seconds; current allocated memory: 21.133 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.53 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.59 seconds; current allocated memory: 21.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_738_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.83 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.94 seconds; current allocated memory: 21.133 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.53 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.6 seconds; current allocated memory: 21.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_739_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.8 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.91 seconds; current allocated memory: 21.133 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.57 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.67 seconds; current allocated memory: 21.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_740_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.82 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.92 seconds; current allocated memory: 21.133 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.53 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.6 seconds; current allocated memory: 21.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_741_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.84 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.93 seconds; current allocated memory: 21.133 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.54 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.61 seconds; current allocated memory: 21.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_742_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.81 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.91 seconds; current allocated memory: 21.133 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.61 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.72 seconds; current allocated memory: 21.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_743_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.9 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.99 seconds; current allocated memory: 21.133 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.55 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.63 seconds; current allocated memory: 21.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_744_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.83 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.96 seconds; current allocated memory: 21.133 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.54 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.61 seconds; current allocated memory: 21.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_745_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.83 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.94 seconds; current allocated memory: 21.133 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.56 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.64 seconds; current allocated memory: 21.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_746_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.84 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.95 seconds; current allocated memory: 21.133 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.57 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.64 seconds; current allocated memory: 21.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_747_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.83 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.94 seconds; current allocated memory: 21.133 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.54 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.61 seconds; current allocated memory: 21.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_748_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.87 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.99 seconds; current allocated memory: 21.133 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.56 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.62 seconds; current allocated memory: 21.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_749_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.85 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.98 seconds; current allocated memory: 21.133 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.59 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.69 seconds; current allocated memory: 21.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_750_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.83 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.95 seconds; current allocated memory: 21.133 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.56 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.66 seconds; current allocated memory: 21.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_751_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.87 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.99 seconds; current allocated memory: 21.133 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.55 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.62 seconds; current allocated memory: 21.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_752_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.82 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.93 seconds; current allocated memory: 21.133 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.57 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.63 seconds; current allocated memory: 21.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_753_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.84 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.96 seconds; current allocated memory: 21.133 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.57 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.63 seconds; current allocated memory: 21.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_754_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.89 seconds. CPU system time: 0.02 seconds. Elapsed time: 1 seconds; current allocated memory: 21.133 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.56 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.65 seconds; current allocated memory: 21.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_755_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.86 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.02 seconds; current allocated memory: 21.133 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.59 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.12 seconds; current allocated memory: 21.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_756_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.86 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.03 seconds; current allocated memory: 21.133 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.58 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.68 seconds; current allocated memory: 21.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_757_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.86 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.01 seconds; current allocated memory: 21.133 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.6 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.72 seconds; current allocated memory: 21.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_758_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.89 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.16 seconds; current allocated memory: 21.133 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.65 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.26 seconds; current allocated memory: 21.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_759_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.07 seconds. CPU system time: 0.03 seconds. Elapsed time: 2.58 seconds; current allocated memory: 21.133 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.7 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.77 seconds; current allocated memory: 21.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_760_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.05 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.76 seconds; current allocated memory: 21.133 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.69 seconds. CPU system time: 0.02 seconds. Elapsed time: 2.04 seconds; current allocated memory: 21.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_761_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.09 seconds. CPU system time: 0.04 seconds. Elapsed time: 3.32 seconds; current allocated memory: 21.133 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.72 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.16 seconds; current allocated memory: 21.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_762_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.1 seconds. CPU system time: 0.04 seconds. Elapsed time: 3.68 seconds; current allocated memory: 21.133 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.73 seconds. CPU system time: 0.02 seconds. Elapsed time: 2.82 seconds; current allocated memory: 21.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_763_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.09 seconds. CPU system time: 0.05 seconds. Elapsed time: 4.1 seconds; current allocated memory: 21.133 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.72 seconds. CPU system time: 0.03 seconds. Elapsed time: 2.72 seconds; current allocated memory: 21.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_764_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.1 seconds. CPU system time: 0.03 seconds. Elapsed time: 3.64 seconds; current allocated memory: 21.133 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.72 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.91 seconds; current allocated memory: 21.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_765_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.06 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.75 seconds; current allocated memory: 21.133 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.68 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.45 seconds; current allocated memory: 21.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_766_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.97 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.27 seconds; current allocated memory: 21.133 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.64 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.94 seconds; current allocated memory: 21.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_767_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.07 seconds. CPU system time: 0.03 seconds. Elapsed time: 2.37 seconds; current allocated memory: 21.133 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.69 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.44 seconds; current allocated memory: 21.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_768_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.07 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.54 seconds; current allocated memory: 21.133 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.7 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.72 seconds; current allocated memory: 21.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_769_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.1 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.88 seconds; current allocated memory: 21.133 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.7 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.82 seconds; current allocated memory: 21.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_770_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.07 seconds. CPU system time: 0.04 seconds. Elapsed time: 3.13 seconds; current allocated memory: 21.133 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.69 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.61 seconds; current allocated memory: 21.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_771_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.1 seconds. CPU system time: 0.02 seconds. Elapsed time: 3.13 seconds; current allocated memory: 21.133 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.7 seconds. CPU system time: 0.03 seconds. Elapsed time: 2.24 seconds; current allocated memory: 21.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_772_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.09 seconds. CPU system time: 0.03 seconds. Elapsed time: 2.57 seconds; current allocated memory: 21.133 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.68 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.68 seconds; current allocated memory: 21.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_773_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.06 seconds. CPU system time: 0.03 seconds. Elapsed time: 2.68 seconds; current allocated memory: 21.133 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.7 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.58 seconds; current allocated memory: 21.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_774_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.07 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.45 seconds; current allocated memory: 21.133 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.71 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.84 seconds; current allocated memory: 21.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_775_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.1 seconds. CPU system time: 0.03 seconds. Elapsed time: 2.37 seconds; current allocated memory: 21.133 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.72 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.47 seconds; current allocated memory: 21.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_776_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.08 seconds. CPU system time: 0.03 seconds. Elapsed time: 2.44 seconds; current allocated memory: 21.133 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.69 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.52 seconds; current allocated memory: 21.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_777_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.1 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.89 seconds; current allocated memory: 21.133 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.7 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.62 seconds; current allocated memory: 21.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_778_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.11 seconds. CPU system time: 0.03 seconds. Elapsed time: 2.65 seconds; current allocated memory: 21.133 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.71 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.39 seconds; current allocated memory: 21.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_779_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.09 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.4 seconds; current allocated memory: 21.133 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.75 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.99 seconds; current allocated memory: 21.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_780_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.03 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.1 seconds; current allocated memory: 21.133 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.72 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.5 seconds; current allocated memory: 21.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_781_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.09 seconds. CPU system time: 0.03 seconds. Elapsed time: 2.43 seconds; current allocated memory: 21.133 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.69 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.44 seconds; current allocated memory: 21.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_782_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.06 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.89 seconds; current allocated memory: 21.133 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.68 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.22 seconds; current allocated memory: 21.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_783_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.03 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.84 seconds; current allocated memory: 21.133 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.7 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.27 seconds; current allocated memory: 21.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_784_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.06 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.79 seconds; current allocated memory: 21.133 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.68 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.18 seconds; current allocated memory: 21.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_785_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.04 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.6 seconds; current allocated memory: 21.133 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.66 seconds. CPU system time: 0.02 seconds. Elapsed time: 1 seconds; current allocated memory: 21.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_786_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.06 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.81 seconds; current allocated memory: 21.133 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.71 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.13 seconds; current allocated memory: 21.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_787_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.01 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.52 seconds; current allocated memory: 21.133 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.67 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.04 seconds; current allocated memory: 21.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_788_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.01 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.59 seconds; current allocated memory: 21.133 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.68 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.99 seconds; current allocated memory: 21.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_789_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.01 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.36 seconds; current allocated memory: 21.133 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.68 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.03 seconds; current allocated memory: 21.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_790_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.41 seconds; current allocated memory: 21.133 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.65 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.96 seconds; current allocated memory: 21.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_791_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.97 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.28 seconds; current allocated memory: 21.133 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.66 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.88 seconds; current allocated memory: 21.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_792_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.33 seconds; current allocated memory: 21.133 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.64 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.86 seconds; current allocated memory: 21.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_793_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.01 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.37 seconds; current allocated memory: 21.133 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.63 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.84 seconds; current allocated memory: 21.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_794_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.95 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.22 seconds; current allocated memory: 21.133 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.65 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.83 seconds; current allocated memory: 21.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_795_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.95 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.21 seconds; current allocated memory: 21.133 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.66 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.84 seconds; current allocated memory: 21.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_796_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.94 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.23 seconds; current allocated memory: 21.133 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.63 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.79 seconds; current allocated memory: 21.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_797_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.95 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.22 seconds; current allocated memory: 21.133 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.63 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.78 seconds; current allocated memory: 21.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_798_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.95 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.2 seconds; current allocated memory: 21.133 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.64 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.83 seconds; current allocated memory: 21.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_799_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.26 seconds; current allocated memory: 21.133 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.63 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.81 seconds; current allocated memory: 21.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_800_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.02 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.29 seconds; current allocated memory: 21.133 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.63 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.78 seconds; current allocated memory: 21.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_801_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.97 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.22 seconds; current allocated memory: 21.133 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.65 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.8 seconds; current allocated memory: 21.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_802_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.01 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.3 seconds; current allocated memory: 21.133 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.65 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.8 seconds; current allocated memory: 21.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_803_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.96 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.24 seconds; current allocated memory: 21.133 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.69 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.83 seconds; current allocated memory: 21.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_804_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.98 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.24 seconds; current allocated memory: 21.133 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.64 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.76 seconds; current allocated memory: 21.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_805_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.96 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.19 seconds; current allocated memory: 21.133 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.67 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.84 seconds; current allocated memory: 21.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_806_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.99 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.25 seconds; current allocated memory: 21.133 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.66 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.82 seconds; current allocated memory: 21.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_807_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.99 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.2 seconds; current allocated memory: 21.133 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.64 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.83 seconds; current allocated memory: 21.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_808_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.29 seconds; current allocated memory: 21.133 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.65 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.86 seconds; current allocated memory: 21.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_809_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.24 seconds; current allocated memory: 21.133 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.65 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.81 seconds; current allocated memory: 21.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_810_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.01 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.26 seconds; current allocated memory: 21.133 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.65 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.83 seconds; current allocated memory: 21.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_811_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.01 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.28 seconds; current allocated memory: 21.133 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.62 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.78 seconds; current allocated memory: 21.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_812_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.98 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.2 seconds; current allocated memory: 21.133 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.65 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.82 seconds; current allocated memory: 21.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_813_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.99 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.29 seconds; current allocated memory: 21.133 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.66 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.82 seconds; current allocated memory: 21.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_814_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.22 seconds; current allocated memory: 21.133 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.67 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.84 seconds; current allocated memory: 21.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_815_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.99 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.26 seconds; current allocated memory: 21.133 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.66 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.85 seconds; current allocated memory: 21.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_816_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.24 seconds; current allocated memory: 21.133 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.68 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.84 seconds; current allocated memory: 21.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_817_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.02 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.25 seconds; current allocated memory: 21.133 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.64 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.8 seconds; current allocated memory: 21.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_818_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.02 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.26 seconds; current allocated memory: 21.133 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.7 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.86 seconds; current allocated memory: 21.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_819_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.03 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.3 seconds; current allocated memory: 21.133 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.65 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.79 seconds; current allocated memory: 21.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_820_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.17 seconds; current allocated memory: 21.133 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.66 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.84 seconds; current allocated memory: 21.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_821_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.02 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.29 seconds; current allocated memory: 21.133 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.68 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.84 seconds; current allocated memory: 21.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_822_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.99 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.21 seconds; current allocated memory: 21.133 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.65 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.81 seconds; current allocated memory: 21.195 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_823_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.97 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.18 seconds; current allocated memory: 21.195 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.68 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.86 seconds; current allocated memory: 21.195 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_824_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.98 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.22 seconds; current allocated memory: 21.195 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.65 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.73 seconds; current allocated memory: 21.195 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_825_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.97 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.17 seconds; current allocated memory: 21.195 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.67 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.82 seconds; current allocated memory: 21.195 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_826_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.02 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.23 seconds; current allocated memory: 21.195 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.64 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.72 seconds; current allocated memory: 21.195 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_827_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.13 seconds; current allocated memory: 21.195 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.64 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.72 seconds; current allocated memory: 21.195 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_828_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.15 seconds; current allocated memory: 21.195 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.65 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.73 seconds; current allocated memory: 21.195 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_829_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.98 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.11 seconds; current allocated memory: 21.195 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.65 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.73 seconds; current allocated memory: 21.195 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_830_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.97 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.1 seconds; current allocated memory: 21.195 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.67 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.75 seconds; current allocated memory: 21.195 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_831_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.97 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.11 seconds; current allocated memory: 21.195 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.65 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.73 seconds; current allocated memory: 21.195 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_832_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.99 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.11 seconds; current allocated memory: 21.195 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.63 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.72 seconds; current allocated memory: 21.195 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_833_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.99 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.12 seconds; current allocated memory: 21.195 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.63 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.71 seconds; current allocated memory: 21.195 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_834_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.98 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.11 seconds; current allocated memory: 21.195 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.65 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.73 seconds; current allocated memory: 21.195 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_835_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.98 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.11 seconds; current allocated memory: 21.195 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.67 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.75 seconds; current allocated memory: 21.195 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_836_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.97 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.09 seconds; current allocated memory: 21.195 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.68 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.78 seconds; current allocated memory: 21.195 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_837_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.01 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.13 seconds; current allocated memory: 21.195 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.66 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.74 seconds; current allocated memory: 21.195 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_838_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.01 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.14 seconds; current allocated memory: 21.195 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.65 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.73 seconds; current allocated memory: 21.195 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_839_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.02 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.14 seconds; current allocated memory: 21.195 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.64 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.72 seconds; current allocated memory: 21.195 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_840_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.98 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.09 seconds; current allocated memory: 21.195 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.68 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.77 seconds; current allocated memory: 21.195 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_841_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.99 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.14 seconds; current allocated memory: 21.195 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.67 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.76 seconds; current allocated memory: 21.195 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_842_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.99 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.12 seconds; current allocated memory: 21.195 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.66 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.74 seconds; current allocated memory: 21.195 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_843_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.02 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.14 seconds; current allocated memory: 21.195 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.67 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.75 seconds; current allocated memory: 21.195 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_844_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.03 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.16 seconds; current allocated memory: 21.195 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.66 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.74 seconds; current allocated memory: 21.195 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_845_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.04 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.17 seconds; current allocated memory: 21.195 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.67 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.76 seconds; current allocated memory: 21.195 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_846_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.01 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.13 seconds; current allocated memory: 21.195 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.69 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.77 seconds; current allocated memory: 21.195 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_847_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.12 seconds; current allocated memory: 21.195 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.71 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.79 seconds; current allocated memory: 21.195 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_848_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.03 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.16 seconds; current allocated memory: 21.195 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.68 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.77 seconds; current allocated memory: 21.195 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_849_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.03 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.17 seconds; current allocated memory: 21.195 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.68 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.77 seconds; current allocated memory: 21.195 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_850_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.07 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.2 seconds; current allocated memory: 21.195 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.67 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.75 seconds; current allocated memory: 21.195 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_851_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.07 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.19 seconds; current allocated memory: 21.195 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.67 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.74 seconds; current allocated memory: 21.195 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_852_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.02 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.15 seconds; current allocated memory: 21.195 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.7 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.81 seconds; current allocated memory: 21.195 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_853_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.03 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.16 seconds; current allocated memory: 21.195 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.69 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.8 seconds; current allocated memory: 21.195 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_854_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.01 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.13 seconds; current allocated memory: 21.195 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.71 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.77 seconds; current allocated memory: 21.195 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_855_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.05 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.18 seconds; current allocated memory: 21.195 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.66 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.73 seconds; current allocated memory: 21.195 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_856_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.05 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.18 seconds; current allocated memory: 21.195 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.68 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.78 seconds; current allocated memory: 21.195 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_857_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.06 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.2 seconds; current allocated memory: 21.195 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.67 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.74 seconds; current allocated memory: 21.195 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_858_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.04 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.17 seconds; current allocated memory: 21.195 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.7 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.79 seconds; current allocated memory: 21.195 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_859_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.03 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.14 seconds; current allocated memory: 21.195 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.67 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.76 seconds; current allocated memory: 21.195 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_860_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.03 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.17 seconds; current allocated memory: 21.195 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.7 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.79 seconds; current allocated memory: 21.195 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_861_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.03 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.12 seconds; current allocated memory: 21.195 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.69 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.76 seconds; current allocated memory: 21.195 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_862_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.05 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.16 seconds; current allocated memory: 21.195 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.67 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.75 seconds; current allocated memory: 21.195 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_863_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.07 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.17 seconds; current allocated memory: 21.195 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.69 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.75 seconds; current allocated memory: 21.195 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_864_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.07 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.19 seconds; current allocated memory: 21.195 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.68 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.74 seconds; current allocated memory: 21.195 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_865_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.05 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.16 seconds; current allocated memory: 21.195 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.69 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.76 seconds; current allocated memory: 21.195 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_866_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.06 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.18 seconds; current allocated memory: 21.195 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.7 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.77 seconds; current allocated memory: 21.195 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_867_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.03 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.14 seconds; current allocated memory: 21.195 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.7 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.77 seconds; current allocated memory: 21.195 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_868_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.04 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.15 seconds; current allocated memory: 21.195 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.69 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.76 seconds; current allocated memory: 21.195 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_869_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.07 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.2 seconds; current allocated memory: 21.195 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.69 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.79 seconds; current allocated memory: 21.195 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_870_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.09 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.2 seconds; current allocated memory: 21.195 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.67 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.74 seconds; current allocated memory: 21.195 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_871_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.06 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.18 seconds; current allocated memory: 21.195 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.68 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.77 seconds; current allocated memory: 21.195 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_872_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.03 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.13 seconds; current allocated memory: 21.195 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.7 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.77 seconds; current allocated memory: 21.195 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_873_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.06 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.17 seconds; current allocated memory: 21.195 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.7 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.77 seconds; current allocated memory: 21.195 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_874_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.03 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.14 seconds; current allocated memory: 21.195 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.69 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.76 seconds; current allocated memory: 21.195 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_875_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.05 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.18 seconds; current allocated memory: 21.195 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.68 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.75 seconds; current allocated memory: 21.195 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_876_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.07 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.23 seconds; current allocated memory: 21.195 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.68 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.75 seconds; current allocated memory: 21.195 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_877_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.1 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.22 seconds; current allocated memory: 21.195 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.69 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.77 seconds; current allocated memory: 21.195 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_878_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.08 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.23 seconds; current allocated memory: 21.195 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.7 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.77 seconds; current allocated memory: 21.195 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_879_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.05 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.15 seconds; current allocated memory: 21.195 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.71 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.79 seconds; current allocated memory: 21.195 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_880_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.04 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.15 seconds; current allocated memory: 21.195 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.73 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.86 seconds; current allocated memory: 21.195 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_881_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.03 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.14 seconds; current allocated memory: 21.195 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.7 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.78 seconds; current allocated memory: 21.195 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_882_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.08 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.18 seconds; current allocated memory: 21.195 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.69 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.8 seconds; current allocated memory: 21.195 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_883_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.07 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.18 seconds; current allocated memory: 21.195 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.69 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.76 seconds; current allocated memory: 21.195 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_884_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.08 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.22 seconds; current allocated memory: 21.195 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.69 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.77 seconds; current allocated memory: 21.195 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_885_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.1 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.26 seconds; current allocated memory: 21.195 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.7 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.77 seconds; current allocated memory: 21.195 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_886_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.07 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.16 seconds; current allocated memory: 21.195 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.7 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.76 seconds; current allocated memory: 21.195 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_887_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.07 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.24 seconds; current allocated memory: 21.195 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.72 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.79 seconds; current allocated memory: 21.195 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_888_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.05 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.17 seconds; current allocated memory: 21.195 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.7 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.78 seconds; current allocated memory: 21.195 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_889_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.1 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.25 seconds; current allocated memory: 21.195 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.71 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.78 seconds; current allocated memory: 21.195 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_890_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.1 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.2 seconds; current allocated memory: 21.195 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.69 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.77 seconds; current allocated memory: 21.195 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_891_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.11 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.23 seconds; current allocated memory: 21.195 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.71 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.81 seconds; current allocated memory: 21.195 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_892_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.12 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.22 seconds; current allocated memory: 21.195 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.7 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.77 seconds; current allocated memory: 21.195 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_893_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.12 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.23 seconds; current allocated memory: 21.195 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.69 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.78 seconds; current allocated memory: 21.195 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_894_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.07 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.18 seconds; current allocated memory: 21.195 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.71 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.77 seconds; current allocated memory: 21.195 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_895_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.11 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.22 seconds; current allocated memory: 21.195 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.73 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.8 seconds; current allocated memory: 21.195 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_896_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.07 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.23 seconds; current allocated memory: 21.195 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.73 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.8 seconds; current allocated memory: 21.195 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_897_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.1 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.22 seconds; current allocated memory: 21.195 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.71 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.79 seconds; current allocated memory: 21.195 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_898_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.1 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.24 seconds; current allocated memory: 21.195 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.72 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.79 seconds; current allocated memory: 21.195 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_899_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.09 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.21 seconds; current allocated memory: 21.195 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.71 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.79 seconds; current allocated memory: 21.195 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_900_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.12 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.27 seconds; current allocated memory: 21.195 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.7 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.78 seconds; current allocated memory: 21.195 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_901_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.1 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.21 seconds; current allocated memory: 21.195 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.7 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.78 seconds; current allocated memory: 21.195 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_902_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.09 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.22 seconds; current allocated memory: 21.195 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.72 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.79 seconds; current allocated memory: 21.195 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_903_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.1 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.21 seconds; current allocated memory: 21.195 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.76 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.83 seconds; current allocated memory: 21.195 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_904_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.1 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.23 seconds; current allocated memory: 21.195 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.75 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.87 seconds; current allocated memory: 21.195 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_905_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.09 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.21 seconds; current allocated memory: 21.195 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.74 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.81 seconds; current allocated memory: 21.195 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_906_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.09 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.21 seconds; current allocated memory: 21.195 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.73 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.82 seconds; current allocated memory: 21.195 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_907_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.1 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.21 seconds; current allocated memory: 21.195 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.71 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.79 seconds; current allocated memory: 21.195 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_908_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.15 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.26 seconds; current allocated memory: 21.195 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.72 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.8 seconds; current allocated memory: 21.195 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_909_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.11 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.23 seconds; current allocated memory: 21.195 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.73 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.8 seconds; current allocated memory: 21.195 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_910_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.15 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.26 seconds; current allocated memory: 21.195 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.74 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.84 seconds; current allocated memory: 21.195 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_911_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.18 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.31 seconds; current allocated memory: 21.195 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.75 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.82 seconds; current allocated memory: 21.195 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_912_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.16 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.28 seconds; current allocated memory: 21.195 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.74 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.82 seconds; current allocated memory: 21.195 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_913_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.15 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.3 seconds; current allocated memory: 21.195 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.75 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.82 seconds; current allocated memory: 21.195 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_914_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.12 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.24 seconds; current allocated memory: 21.195 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.76 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.84 seconds; current allocated memory: 21.195 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_915_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.15 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.27 seconds; current allocated memory: 21.195 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.77 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.85 seconds; current allocated memory: 21.195 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_916_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.14 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.26 seconds; current allocated memory: 21.195 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.78 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.86 seconds; current allocated memory: 21.195 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_917_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.15 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.27 seconds; current allocated memory: 21.195 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.77 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.85 seconds; current allocated memory: 21.195 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_918_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.16 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.28 seconds; current allocated memory: 21.195 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.77 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.85 seconds; current allocated memory: 21.195 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_919_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.17 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.34 seconds; current allocated memory: 21.195 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.75 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.82 seconds; current allocated memory: 21.195 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_920_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.17 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.29 seconds; current allocated memory: 21.195 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.76 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.84 seconds; current allocated memory: 21.195 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_921_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.19 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.34 seconds; current allocated memory: 21.195 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.76 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.82 seconds; current allocated memory: 21.195 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_922_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.18 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.29 seconds; current allocated memory: 21.195 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.76 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.83 seconds; current allocated memory: 21.195 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_923_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.2 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.36 seconds; current allocated memory: 21.195 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.79 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.85 seconds; current allocated memory: 21.195 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_924_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.23 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.35 seconds; current allocated memory: 21.195 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.75 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.83 seconds; current allocated memory: 21.195 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_925_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.2 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.36 seconds; current allocated memory: 21.195 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.75 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.82 seconds; current allocated memory: 21.195 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_926_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.16 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.28 seconds; current allocated memory: 21.195 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.76 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.83 seconds; current allocated memory: 21.195 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_927_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.17 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.32 seconds; current allocated memory: 21.195 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.76 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.83 seconds; current allocated memory: 21.195 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_928_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.15 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.27 seconds; current allocated memory: 21.195 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.79 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.85 seconds; current allocated memory: 21.195 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_929_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.17 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.3 seconds; current allocated memory: 21.195 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.77 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.84 seconds; current allocated memory: 21.195 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_930_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.14 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.27 seconds; current allocated memory: 21.195 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.79 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.87 seconds; current allocated memory: 21.195 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_931_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.15 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.27 seconds; current allocated memory: 21.195 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.78 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.85 seconds; current allocated memory: 21.195 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_932_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.19 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.3 seconds; current allocated memory: 21.195 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.81 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.88 seconds; current allocated memory: 21.195 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_933_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.16 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.28 seconds; current allocated memory: 21.195 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.77 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.86 seconds; current allocated memory: 21.195 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_934_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.18 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.29 seconds; current allocated memory: 21.195 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.79 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.86 seconds; current allocated memory: 21.195 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_935_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.18 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.29 seconds; current allocated memory: 21.195 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.79 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.88 seconds; current allocated memory: 21.195 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_936_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.16 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.29 seconds; current allocated memory: 21.195 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.78 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.85 seconds; current allocated memory: 21.195 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_937_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.22 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.33 seconds; current allocated memory: 21.195 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.76 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.83 seconds; current allocated memory: 21.195 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_938_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.18 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.3 seconds; current allocated memory: 21.195 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.77 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.86 seconds; current allocated memory: 21.195 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_939_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.32 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.43 seconds; current allocated memory: 21.195 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.77 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.85 seconds; current allocated memory: 21.195 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_940_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.2 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.32 seconds; current allocated memory: 21.195 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.8 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.87 seconds; current allocated memory: 21.195 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_941_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.22 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.37 seconds; current allocated memory: 21.195 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.76 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.85 seconds; current allocated memory: 21.195 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_942_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.21 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.35 seconds; current allocated memory: 21.195 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.78 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.85 seconds; current allocated memory: 21.195 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_943_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.24 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.35 seconds; current allocated memory: 21.195 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.81 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.88 seconds; current allocated memory: 21.195 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_944_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.22 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.36 seconds; current allocated memory: 21.195 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.78 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.86 seconds; current allocated memory: 21.195 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_945_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.22 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.38 seconds; current allocated memory: 21.195 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.78 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.86 seconds; current allocated memory: 21.195 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_946_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.22 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.34 seconds; current allocated memory: 21.195 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.79 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.87 seconds; current allocated memory: 21.195 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_947_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.24 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.51 seconds; current allocated memory: 21.195 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.79 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.87 seconds; current allocated memory: 21.195 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.21 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.33 seconds; current allocated memory: 21.195 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.79 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.86 seconds; current allocated memory: 21.195 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_k_64_1_Loop_data_drain_AB_proc24' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'data_drain_AB'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'data_drain_AB'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.12 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.23 seconds; current allocated memory: 21.195 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.78 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.85 seconds; current allocated memory: 21.195 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_k_64_1_Block_for_end177_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.18 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.27 seconds; current allocated memory: 21.195 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.9 seconds. CPU system time: 0.03 seconds. Elapsed time: 1 seconds; current allocated memory: 21.195 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_k_64_1_Loop_data_drain_C_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'data_drain_C'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'data_drain_C'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.58 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.7 seconds; current allocated memory: 21.195 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.87 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.95 seconds; current allocated memory: 21.195 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_k_64_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_1_0 (from systolic_array_k_64_1_Loop_data_load_A_proc23_U0 to PE_8_8_709_1_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_2_0 (from systolic_array_k_64_1_Loop_data_load_A_proc23_U0 to PE_8_8_725_1_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_3_0 (from systolic_array_k_64_1_Loop_data_load_A_proc23_U0 to PE_8_8_741_1_U0) to 5 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_4_0 (from systolic_array_k_64_1_Loop_data_load_A_proc23_U0 to PE_8_8_757_1_U0) to 6 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_5_0 (from systolic_array_k_64_1_Loop_data_load_A_proc23_U0 to PE_8_8_773_1_U0) to 7 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_6_0 (from systolic_array_k_64_1_Loop_data_load_A_proc23_U0 to PE_8_8_789_1_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_7_0 (from systolic_array_k_64_1_Loop_data_load_A_proc23_U0 to PE_8_8_805_1_U0) to 9 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_8_0 (from systolic_array_k_64_1_Loop_data_load_A_proc23_U0 to PE_8_8_821_1_U0) to 10 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_9_0 (from systolic_array_k_64_1_Loop_data_load_A_proc23_U0 to PE_8_8_837_1_U0) to 11 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_10_0 (from systolic_array_k_64_1_Loop_data_load_A_proc23_U0 to PE_8_8_853_1_U0) to 12 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_11_0 (from systolic_array_k_64_1_Loop_data_load_A_proc23_U0 to PE_8_8_869_1_U0) to 13 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_12_0 (from systolic_array_k_64_1_Loop_data_load_A_proc23_U0 to PE_8_8_885_1_U0) to 14 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_13_0 (from systolic_array_k_64_1_Loop_data_load_A_proc23_U0 to PE_8_8_901_1_U0) to 15 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_14_0 (from systolic_array_k_64_1_Loop_data_load_A_proc23_U0 to PE_8_8_917_1_U0) to 16 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_15_0 (from systolic_array_k_64_1_Loop_data_load_A_proc23_U0 to PE_8_8_933_1_U0) to 17 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_1_0 (from systolic_array_k_64_1_Loop_data_load_A_proc23_U0 to PE_8_8_694_1_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_2_0 (from systolic_array_k_64_1_Loop_data_load_A_proc23_U0 to PE_8_8_695_1_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_3_0 (from systolic_array_k_64_1_Loop_data_load_A_proc23_U0 to PE_8_8_696_1_U0) to 5 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_4_0 (from systolic_array_k_64_1_Loop_data_load_A_proc23_U0 to PE_8_8_697_1_U0) to 6 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_5_0 (from systolic_array_k_64_1_Loop_data_load_A_proc23_U0 to PE_8_8_698_1_U0) to 7 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_6_0 (from systolic_array_k_64_1_Loop_data_load_A_proc23_U0 to PE_8_8_699_1_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_7_0 (from systolic_array_k_64_1_Loop_data_load_A_proc23_U0 to PE_8_8_700_1_U0) to 9 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_8_0 (from systolic_array_k_64_1_Loop_data_load_A_proc23_U0 to PE_8_8_701_1_U0) to 10 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_9_0 (from systolic_array_k_64_1_Loop_data_load_A_proc23_U0 to PE_8_8_702_1_U0) to 11 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_10_0 (from systolic_array_k_64_1_Loop_data_load_A_proc23_U0 to PE_8_8_703_1_U0) to 12 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_11_0 (from systolic_array_k_64_1_Loop_data_load_A_proc23_U0 to PE_8_8_704_1_U0) to 13 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_12_0 (from systolic_array_k_64_1_Loop_data_load_A_proc23_U0 to PE_8_8_705_1_U0) to 14 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_13_0 (from systolic_array_k_64_1_Loop_data_load_A_proc23_U0 to PE_8_8_706_1_U0) to 15 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_14_0 (from systolic_array_k_64_1_Loop_data_load_A_proc23_U0 to PE_8_8_707_1_U0) to 16 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_15_0 (from systolic_array_k_64_1_Loop_data_load_A_proc23_U0 to PE_8_8_708_1_U0) to 17 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_channel (from PE_8_8_693_1_U0 to systolic_array_k_64_1_Block_for_end177_proc_U0) to 32 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V (from PE_8_8_694_1_U0 to systolic_array_k_64_1_Block_for_end177_proc_U0) to 31 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_763 (from PE_8_8_695_1_U0 to systolic_array_k_64_1_Block_for_end177_proc_U0) to 30 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_764 (from PE_8_8_696_1_U0 to systolic_array_k_64_1_Block_for_end177_proc_U0) to 29 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_765 (from PE_8_8_697_1_U0 to systolic_array_k_64_1_Block_for_end177_proc_U0) to 28 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_766 (from PE_8_8_698_1_U0 to systolic_array_k_64_1_Block_for_end177_proc_U0) to 27 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_767 (from PE_8_8_699_1_U0 to systolic_array_k_64_1_Block_for_end177_proc_U0) to 26 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_768 (from PE_8_8_700_1_U0 to systolic_array_k_64_1_Block_for_end177_proc_U0) to 25 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_769 (from PE_8_8_701_1_U0 to systolic_array_k_64_1_Block_for_end177_proc_U0) to 24 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_770 (from PE_8_8_702_1_U0 to systolic_array_k_64_1_Block_for_end177_proc_U0) to 23 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_771 (from PE_8_8_703_1_U0 to systolic_array_k_64_1_Block_for_end177_proc_U0) to 22 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_772 (from PE_8_8_704_1_U0 to systolic_array_k_64_1_Block_for_end177_proc_U0) to 21 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_773 (from PE_8_8_705_1_U0 to systolic_array_k_64_1_Block_for_end177_proc_U0) to 20 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_774 (from PE_8_8_706_1_U0 to systolic_array_k_64_1_Block_for_end177_proc_U0) to 19 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_775 (from PE_8_8_707_1_U0 to systolic_array_k_64_1_Block_for_end177_proc_U0) to 18 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_0_16 (from PE_8_8_708_1_U0 to systolic_array_k_64_1_Loop_data_drain_AB_proc24_U0) to 17 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_776 (from PE_8_8_708_1_U0 to systolic_array_k_64_1_Block_for_end177_proc_U0) to 17 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_777 (from PE_8_8_709_1_U0 to systolic_array_k_64_1_Block_for_end177_proc_U0) to 31 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_778 (from PE_8_8_710_1_U0 to systolic_array_k_64_1_Block_for_end177_proc_U0) to 30 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_779 (from PE_8_8_711_1_U0 to systolic_array_k_64_1_Block_for_end177_proc_U0) to 29 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_780 (from PE_8_8_712_1_U0 to systolic_array_k_64_1_Block_for_end177_proc_U0) to 28 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_781 (from PE_8_8_713_1_U0 to systolic_array_k_64_1_Block_for_end177_proc_U0) to 27 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_782 (from PE_8_8_714_1_U0 to systolic_array_k_64_1_Block_for_end177_proc_U0) to 26 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_783 (from PE_8_8_715_1_U0 to systolic_array_k_64_1_Block_for_end177_proc_U0) to 25 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_784 (from PE_8_8_716_1_U0 to systolic_array_k_64_1_Block_for_end177_proc_U0) to 24 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_785 (from PE_8_8_717_1_U0 to systolic_array_k_64_1_Block_for_end177_proc_U0) to 23 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_786 (from PE_8_8_718_1_U0 to systolic_array_k_64_1_Block_for_end177_proc_U0) to 22 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_787 (from PE_8_8_719_1_U0 to systolic_array_k_64_1_Block_for_end177_proc_U0) to 21 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_788 (from PE_8_8_720_1_U0 to systolic_array_k_64_1_Block_for_end177_proc_U0) to 20 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_789 (from PE_8_8_721_1_U0 to systolic_array_k_64_1_Block_for_end177_proc_U0) to 19 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_790 (from PE_8_8_722_1_U0 to systolic_array_k_64_1_Block_for_end177_proc_U0) to 18 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_791 (from PE_8_8_723_1_U0 to systolic_array_k_64_1_Block_for_end177_proc_U0) to 17 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_1_16 (from PE_8_8_724_1_U0 to systolic_array_k_64_1_Loop_data_drain_AB_proc24_U0) to 16 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_792 (from PE_8_8_724_1_U0 to systolic_array_k_64_1_Block_for_end177_proc_U0) to 16 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_793 (from PE_8_8_725_1_U0 to systolic_array_k_64_1_Block_for_end177_proc_U0) to 30 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_794 (from PE_8_8_726_1_U0 to systolic_array_k_64_1_Block_for_end177_proc_U0) to 29 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_795 (from PE_8_8_727_1_U0 to systolic_array_k_64_1_Block_for_end177_proc_U0) to 28 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_796 (from PE_8_8_728_1_U0 to systolic_array_k_64_1_Block_for_end177_proc_U0) to 27 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_797 (from PE_8_8_729_1_U0 to systolic_array_k_64_1_Block_for_end177_proc_U0) to 26 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_798 (from PE_8_8_730_1_U0 to systolic_array_k_64_1_Block_for_end177_proc_U0) to 25 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_799 (from PE_8_8_731_1_U0 to systolic_array_k_64_1_Block_for_end177_proc_U0) to 24 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_800 (from PE_8_8_732_1_U0 to systolic_array_k_64_1_Block_for_end177_proc_U0) to 23 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_801 (from PE_8_8_733_1_U0 to systolic_array_k_64_1_Block_for_end177_proc_U0) to 22 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_802 (from PE_8_8_734_1_U0 to systolic_array_k_64_1_Block_for_end177_proc_U0) to 21 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_803 (from PE_8_8_735_1_U0 to systolic_array_k_64_1_Block_for_end177_proc_U0) to 20 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_804 (from PE_8_8_736_1_U0 to systolic_array_k_64_1_Block_for_end177_proc_U0) to 19 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_805 (from PE_8_8_737_1_U0 to systolic_array_k_64_1_Block_for_end177_proc_U0) to 18 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_806 (from PE_8_8_738_1_U0 to systolic_array_k_64_1_Block_for_end177_proc_U0) to 17 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_807 (from PE_8_8_739_1_U0 to systolic_array_k_64_1_Block_for_end177_proc_U0) to 16 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_2_16 (from PE_8_8_740_1_U0 to systolic_array_k_64_1_Loop_data_drain_AB_proc24_U0) to 15 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_808 (from PE_8_8_740_1_U0 to systolic_array_k_64_1_Block_for_end177_proc_U0) to 15 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_809 (from PE_8_8_741_1_U0 to systolic_array_k_64_1_Block_for_end177_proc_U0) to 29 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_810 (from PE_8_8_742_1_U0 to systolic_array_k_64_1_Block_for_end177_proc_U0) to 28 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_811 (from PE_8_8_743_1_U0 to systolic_array_k_64_1_Block_for_end177_proc_U0) to 27 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_812 (from PE_8_8_744_1_U0 to systolic_array_k_64_1_Block_for_end177_proc_U0) to 26 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_813 (from PE_8_8_745_1_U0 to systolic_array_k_64_1_Block_for_end177_proc_U0) to 25 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_814 (from PE_8_8_746_1_U0 to systolic_array_k_64_1_Block_for_end177_proc_U0) to 24 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_815 (from PE_8_8_747_1_U0 to systolic_array_k_64_1_Block_for_end177_proc_U0) to 23 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_816 (from PE_8_8_748_1_U0 to systolic_array_k_64_1_Block_for_end177_proc_U0) to 22 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_817 (from PE_8_8_749_1_U0 to systolic_array_k_64_1_Block_for_end177_proc_U0) to 21 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_818 (from PE_8_8_750_1_U0 to systolic_array_k_64_1_Block_for_end177_proc_U0) to 20 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_819 (from PE_8_8_751_1_U0 to systolic_array_k_64_1_Block_for_end177_proc_U0) to 19 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_820 (from PE_8_8_752_1_U0 to systolic_array_k_64_1_Block_for_end177_proc_U0) to 18 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_821 (from PE_8_8_753_1_U0 to systolic_array_k_64_1_Block_for_end177_proc_U0) to 17 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_822 (from PE_8_8_754_1_U0 to systolic_array_k_64_1_Block_for_end177_proc_U0) to 16 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_823 (from PE_8_8_755_1_U0 to systolic_array_k_64_1_Block_for_end177_proc_U0) to 15 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_3_16 (from PE_8_8_756_1_U0 to systolic_array_k_64_1_Loop_data_drain_AB_proc24_U0) to 14 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_824 (from PE_8_8_756_1_U0 to systolic_array_k_64_1_Block_for_end177_proc_U0) to 14 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_825 (from PE_8_8_757_1_U0 to systolic_array_k_64_1_Block_for_end177_proc_U0) to 28 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_826 (from PE_8_8_758_1_U0 to systolic_array_k_64_1_Block_for_end177_proc_U0) to 27 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_827 (from PE_8_8_759_1_U0 to systolic_array_k_64_1_Block_for_end177_proc_U0) to 26 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_828 (from PE_8_8_760_1_U0 to systolic_array_k_64_1_Block_for_end177_proc_U0) to 25 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_829 (from PE_8_8_761_1_U0 to systolic_array_k_64_1_Block_for_end177_proc_U0) to 24 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_830 (from PE_8_8_762_1_U0 to systolic_array_k_64_1_Block_for_end177_proc_U0) to 23 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_831 (from PE_8_8_763_1_U0 to systolic_array_k_64_1_Block_for_end177_proc_U0) to 22 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_832 (from PE_8_8_764_1_U0 to systolic_array_k_64_1_Block_for_end177_proc_U0) to 21 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_833 (from PE_8_8_765_1_U0 to systolic_array_k_64_1_Block_for_end177_proc_U0) to 20 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_834 (from PE_8_8_766_1_U0 to systolic_array_k_64_1_Block_for_end177_proc_U0) to 19 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_835 (from PE_8_8_767_1_U0 to systolic_array_k_64_1_Block_for_end177_proc_U0) to 18 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_836 (from PE_8_8_768_1_U0 to systolic_array_k_64_1_Block_for_end177_proc_U0) to 17 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_837 (from PE_8_8_769_1_U0 to systolic_array_k_64_1_Block_for_end177_proc_U0) to 16 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_838 (from PE_8_8_770_1_U0 to systolic_array_k_64_1_Block_for_end177_proc_U0) to 15 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_839 (from PE_8_8_771_1_U0 to systolic_array_k_64_1_Block_for_end177_proc_U0) to 14 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_4_16 (from PE_8_8_772_1_U0 to systolic_array_k_64_1_Loop_data_drain_AB_proc24_U0) to 13 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_840 (from PE_8_8_772_1_U0 to systolic_array_k_64_1_Block_for_end177_proc_U0) to 13 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_841 (from PE_8_8_773_1_U0 to systolic_array_k_64_1_Block_for_end177_proc_U0) to 27 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_842 (from PE_8_8_774_1_U0 to systolic_array_k_64_1_Block_for_end177_proc_U0) to 26 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_843 (from PE_8_8_775_1_U0 to systolic_array_k_64_1_Block_for_end177_proc_U0) to 25 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_844 (from PE_8_8_776_1_U0 to systolic_array_k_64_1_Block_for_end177_proc_U0) to 24 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_845 (from PE_8_8_777_1_U0 to systolic_array_k_64_1_Block_for_end177_proc_U0) to 23 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_846 (from PE_8_8_778_1_U0 to systolic_array_k_64_1_Block_for_end177_proc_U0) to 22 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_847 (from PE_8_8_779_1_U0 to systolic_array_k_64_1_Block_for_end177_proc_U0) to 21 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_848 (from PE_8_8_780_1_U0 to systolic_array_k_64_1_Block_for_end177_proc_U0) to 20 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_849 (from PE_8_8_781_1_U0 to systolic_array_k_64_1_Block_for_end177_proc_U0) to 19 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_850 (from PE_8_8_782_1_U0 to systolic_array_k_64_1_Block_for_end177_proc_U0) to 18 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_851 (from PE_8_8_783_1_U0 to systolic_array_k_64_1_Block_for_end177_proc_U0) to 17 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_852 (from PE_8_8_784_1_U0 to systolic_array_k_64_1_Block_for_end177_proc_U0) to 16 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_853 (from PE_8_8_785_1_U0 to systolic_array_k_64_1_Block_for_end177_proc_U0) to 15 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_854 (from PE_8_8_786_1_U0 to systolic_array_k_64_1_Block_for_end177_proc_U0) to 14 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_855 (from PE_8_8_787_1_U0 to systolic_array_k_64_1_Block_for_end177_proc_U0) to 13 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_5_16 (from PE_8_8_788_1_U0 to systolic_array_k_64_1_Loop_data_drain_AB_proc24_U0) to 12 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_856 (from PE_8_8_788_1_U0 to systolic_array_k_64_1_Block_for_end177_proc_U0) to 12 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_857 (from PE_8_8_789_1_U0 to systolic_array_k_64_1_Block_for_end177_proc_U0) to 26 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_858 (from PE_8_8_790_1_U0 to systolic_array_k_64_1_Block_for_end177_proc_U0) to 25 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_859 (from PE_8_8_791_1_U0 to systolic_array_k_64_1_Block_for_end177_proc_U0) to 24 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_860 (from PE_8_8_792_1_U0 to systolic_array_k_64_1_Block_for_end177_proc_U0) to 23 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_861 (from PE_8_8_793_1_U0 to systolic_array_k_64_1_Block_for_end177_proc_U0) to 22 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_862 (from PE_8_8_794_1_U0 to systolic_array_k_64_1_Block_for_end177_proc_U0) to 21 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_863 (from PE_8_8_795_1_U0 to systolic_array_k_64_1_Block_for_end177_proc_U0) to 20 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_864 (from PE_8_8_796_1_U0 to systolic_array_k_64_1_Block_for_end177_proc_U0) to 19 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_865 (from PE_8_8_797_1_U0 to systolic_array_k_64_1_Block_for_end177_proc_U0) to 18 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_866 (from PE_8_8_798_1_U0 to systolic_array_k_64_1_Block_for_end177_proc_U0) to 17 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_867 (from PE_8_8_799_1_U0 to systolic_array_k_64_1_Block_for_end177_proc_U0) to 16 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_868 (from PE_8_8_800_1_U0 to systolic_array_k_64_1_Block_for_end177_proc_U0) to 15 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_869 (from PE_8_8_801_1_U0 to systolic_array_k_64_1_Block_for_end177_proc_U0) to 14 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_870 (from PE_8_8_802_1_U0 to systolic_array_k_64_1_Block_for_end177_proc_U0) to 13 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_871 (from PE_8_8_803_1_U0 to systolic_array_k_64_1_Block_for_end177_proc_U0) to 12 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_6_16 (from PE_8_8_804_1_U0 to systolic_array_k_64_1_Loop_data_drain_AB_proc24_U0) to 11 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_872 (from PE_8_8_804_1_U0 to systolic_array_k_64_1_Block_for_end177_proc_U0) to 11 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_873 (from PE_8_8_805_1_U0 to systolic_array_k_64_1_Block_for_end177_proc_U0) to 25 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_874 (from PE_8_8_806_1_U0 to systolic_array_k_64_1_Block_for_end177_proc_U0) to 24 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_875 (from PE_8_8_807_1_U0 to systolic_array_k_64_1_Block_for_end177_proc_U0) to 23 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_876 (from PE_8_8_808_1_U0 to systolic_array_k_64_1_Block_for_end177_proc_U0) to 22 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_877 (from PE_8_8_809_1_U0 to systolic_array_k_64_1_Block_for_end177_proc_U0) to 21 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_878 (from PE_8_8_810_1_U0 to systolic_array_k_64_1_Block_for_end177_proc_U0) to 20 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_879 (from PE_8_8_811_1_U0 to systolic_array_k_64_1_Block_for_end177_proc_U0) to 19 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_880 (from PE_8_8_812_1_U0 to systolic_array_k_64_1_Block_for_end177_proc_U0) to 18 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_881 (from PE_8_8_813_1_U0 to systolic_array_k_64_1_Block_for_end177_proc_U0) to 17 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_882 (from PE_8_8_814_1_U0 to systolic_array_k_64_1_Block_for_end177_proc_U0) to 16 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_883 (from PE_8_8_815_1_U0 to systolic_array_k_64_1_Block_for_end177_proc_U0) to 15 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_884 (from PE_8_8_816_1_U0 to systolic_array_k_64_1_Block_for_end177_proc_U0) to 14 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_885 (from PE_8_8_817_1_U0 to systolic_array_k_64_1_Block_for_end177_proc_U0) to 13 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_886 (from PE_8_8_818_1_U0 to systolic_array_k_64_1_Block_for_end177_proc_U0) to 12 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_887 (from PE_8_8_819_1_U0 to systolic_array_k_64_1_Block_for_end177_proc_U0) to 11 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_7_16 (from PE_8_8_820_1_U0 to systolic_array_k_64_1_Loop_data_drain_AB_proc24_U0) to 10 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_888 (from PE_8_8_820_1_U0 to systolic_array_k_64_1_Block_for_end177_proc_U0) to 10 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_889 (from PE_8_8_821_1_U0 to systolic_array_k_64_1_Block_for_end177_proc_U0) to 24 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_890 (from PE_8_8_822_1_U0 to systolic_array_k_64_1_Block_for_end177_proc_U0) to 23 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_891 (from PE_8_8_823_1_U0 to systolic_array_k_64_1_Block_for_end177_proc_U0) to 22 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_892 (from PE_8_8_824_1_U0 to systolic_array_k_64_1_Block_for_end177_proc_U0) to 21 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_893 (from PE_8_8_825_1_U0 to systolic_array_k_64_1_Block_for_end177_proc_U0) to 20 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_894 (from PE_8_8_826_1_U0 to systolic_array_k_64_1_Block_for_end177_proc_U0) to 19 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_895 (from PE_8_8_827_1_U0 to systolic_array_k_64_1_Block_for_end177_proc_U0) to 18 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_896 (from PE_8_8_828_1_U0 to systolic_array_k_64_1_Block_for_end177_proc_U0) to 17 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_897 (from PE_8_8_829_1_U0 to systolic_array_k_64_1_Block_for_end177_proc_U0) to 16 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_898 (from PE_8_8_830_1_U0 to systolic_array_k_64_1_Block_for_end177_proc_U0) to 15 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_899 (from PE_8_8_831_1_U0 to systolic_array_k_64_1_Block_for_end177_proc_U0) to 14 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_900 (from PE_8_8_832_1_U0 to systolic_array_k_64_1_Block_for_end177_proc_U0) to 13 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_901 (from PE_8_8_833_1_U0 to systolic_array_k_64_1_Block_for_end177_proc_U0) to 12 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_902 (from PE_8_8_834_1_U0 to systolic_array_k_64_1_Block_for_end177_proc_U0) to 11 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_903 (from PE_8_8_835_1_U0 to systolic_array_k_64_1_Block_for_end177_proc_U0) to 10 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_8_16 (from PE_8_8_836_1_U0 to systolic_array_k_64_1_Loop_data_drain_AB_proc24_U0) to 9 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_904 (from PE_8_8_836_1_U0 to systolic_array_k_64_1_Block_for_end177_proc_U0) to 9 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_905 (from PE_8_8_837_1_U0 to systolic_array_k_64_1_Block_for_end177_proc_U0) to 23 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_906 (from PE_8_8_838_1_U0 to systolic_array_k_64_1_Block_for_end177_proc_U0) to 22 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_907 (from PE_8_8_839_1_U0 to systolic_array_k_64_1_Block_for_end177_proc_U0) to 21 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_908 (from PE_8_8_840_1_U0 to systolic_array_k_64_1_Block_for_end177_proc_U0) to 20 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_909 (from PE_8_8_841_1_U0 to systolic_array_k_64_1_Block_for_end177_proc_U0) to 19 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_910 (from PE_8_8_842_1_U0 to systolic_array_k_64_1_Block_for_end177_proc_U0) to 18 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_911 (from PE_8_8_843_1_U0 to systolic_array_k_64_1_Block_for_end177_proc_U0) to 17 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_912 (from PE_8_8_844_1_U0 to systolic_array_k_64_1_Block_for_end177_proc_U0) to 16 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_913 (from PE_8_8_845_1_U0 to systolic_array_k_64_1_Block_for_end177_proc_U0) to 15 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_914 (from PE_8_8_846_1_U0 to systolic_array_k_64_1_Block_for_end177_proc_U0) to 14 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_915 (from PE_8_8_847_1_U0 to systolic_array_k_64_1_Block_for_end177_proc_U0) to 13 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_916 (from PE_8_8_848_1_U0 to systolic_array_k_64_1_Block_for_end177_proc_U0) to 12 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_917 (from PE_8_8_849_1_U0 to systolic_array_k_64_1_Block_for_end177_proc_U0) to 11 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_918 (from PE_8_8_850_1_U0 to systolic_array_k_64_1_Block_for_end177_proc_U0) to 10 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_919 (from PE_8_8_851_1_U0 to systolic_array_k_64_1_Block_for_end177_proc_U0) to 9 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_9_16 (from PE_8_8_852_1_U0 to systolic_array_k_64_1_Loop_data_drain_AB_proc24_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_920 (from PE_8_8_852_1_U0 to systolic_array_k_64_1_Block_for_end177_proc_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_921 (from PE_8_8_853_1_U0 to systolic_array_k_64_1_Block_for_end177_proc_U0) to 22 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_922 (from PE_8_8_854_1_U0 to systolic_array_k_64_1_Block_for_end177_proc_U0) to 21 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_923 (from PE_8_8_855_1_U0 to systolic_array_k_64_1_Block_for_end177_proc_U0) to 20 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_924 (from PE_8_8_856_1_U0 to systolic_array_k_64_1_Block_for_end177_proc_U0) to 19 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_925 (from PE_8_8_857_1_U0 to systolic_array_k_64_1_Block_for_end177_proc_U0) to 18 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_926 (from PE_8_8_858_1_U0 to systolic_array_k_64_1_Block_for_end177_proc_U0) to 17 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_927 (from PE_8_8_859_1_U0 to systolic_array_k_64_1_Block_for_end177_proc_U0) to 16 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_928 (from PE_8_8_860_1_U0 to systolic_array_k_64_1_Block_for_end177_proc_U0) to 15 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_929 (from PE_8_8_861_1_U0 to systolic_array_k_64_1_Block_for_end177_proc_U0) to 14 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_930 (from PE_8_8_862_1_U0 to systolic_array_k_64_1_Block_for_end177_proc_U0) to 13 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_931 (from PE_8_8_863_1_U0 to systolic_array_k_64_1_Block_for_end177_proc_U0) to 12 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_932 (from PE_8_8_864_1_U0 to systolic_array_k_64_1_Block_for_end177_proc_U0) to 11 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_933 (from PE_8_8_865_1_U0 to systolic_array_k_64_1_Block_for_end177_proc_U0) to 10 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_934 (from PE_8_8_866_1_U0 to systolic_array_k_64_1_Block_for_end177_proc_U0) to 9 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_935 (from PE_8_8_867_1_U0 to systolic_array_k_64_1_Block_for_end177_proc_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_10_16 (from PE_8_8_868_1_U0 to systolic_array_k_64_1_Loop_data_drain_AB_proc24_U0) to 7 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_936 (from PE_8_8_868_1_U0 to systolic_array_k_64_1_Block_for_end177_proc_U0) to 7 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_937 (from PE_8_8_869_1_U0 to systolic_array_k_64_1_Block_for_end177_proc_U0) to 21 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_938 (from PE_8_8_870_1_U0 to systolic_array_k_64_1_Block_for_end177_proc_U0) to 20 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_939 (from PE_8_8_871_1_U0 to systolic_array_k_64_1_Block_for_end177_proc_U0) to 19 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_940 (from PE_8_8_872_1_U0 to systolic_array_k_64_1_Block_for_end177_proc_U0) to 18 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_941 (from PE_8_8_873_1_U0 to systolic_array_k_64_1_Block_for_end177_proc_U0) to 17 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_942 (from PE_8_8_874_1_U0 to systolic_array_k_64_1_Block_for_end177_proc_U0) to 16 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_943 (from PE_8_8_875_1_U0 to systolic_array_k_64_1_Block_for_end177_proc_U0) to 15 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_944 (from PE_8_8_876_1_U0 to systolic_array_k_64_1_Block_for_end177_proc_U0) to 14 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_945 (from PE_8_8_877_1_U0 to systolic_array_k_64_1_Block_for_end177_proc_U0) to 13 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_946 (from PE_8_8_878_1_U0 to systolic_array_k_64_1_Block_for_end177_proc_U0) to 12 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_947 (from PE_8_8_879_1_U0 to systolic_array_k_64_1_Block_for_end177_proc_U0) to 11 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_948 (from PE_8_8_880_1_U0 to systolic_array_k_64_1_Block_for_end177_proc_U0) to 10 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_949 (from PE_8_8_881_1_U0 to systolic_array_k_64_1_Block_for_end177_proc_U0) to 9 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_950 (from PE_8_8_882_1_U0 to systolic_array_k_64_1_Block_for_end177_proc_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_951 (from PE_8_8_883_1_U0 to systolic_array_k_64_1_Block_for_end177_proc_U0) to 7 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_11_16 (from PE_8_8_884_1_U0 to systolic_array_k_64_1_Loop_data_drain_AB_proc24_U0) to 6 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_952 (from PE_8_8_884_1_U0 to systolic_array_k_64_1_Block_for_end177_proc_U0) to 6 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_953 (from PE_8_8_885_1_U0 to systolic_array_k_64_1_Block_for_end177_proc_U0) to 20 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_954 (from PE_8_8_886_1_U0 to systolic_array_k_64_1_Block_for_end177_proc_U0) to 19 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_955 (from PE_8_8_887_1_U0 to systolic_array_k_64_1_Block_for_end177_proc_U0) to 18 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_956 (from PE_8_8_888_1_U0 to systolic_array_k_64_1_Block_for_end177_proc_U0) to 17 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_957 (from PE_8_8_889_1_U0 to systolic_array_k_64_1_Block_for_end177_proc_U0) to 16 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_958 (from PE_8_8_890_1_U0 to systolic_array_k_64_1_Block_for_end177_proc_U0) to 15 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_959 (from PE_8_8_891_1_U0 to systolic_array_k_64_1_Block_for_end177_proc_U0) to 14 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_960 (from PE_8_8_892_1_U0 to systolic_array_k_64_1_Block_for_end177_proc_U0) to 13 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_961 (from PE_8_8_893_1_U0 to systolic_array_k_64_1_Block_for_end177_proc_U0) to 12 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_962 (from PE_8_8_894_1_U0 to systolic_array_k_64_1_Block_for_end177_proc_U0) to 11 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_963 (from PE_8_8_895_1_U0 to systolic_array_k_64_1_Block_for_end177_proc_U0) to 10 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_964 (from PE_8_8_896_1_U0 to systolic_array_k_64_1_Block_for_end177_proc_U0) to 9 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_965 (from PE_8_8_897_1_U0 to systolic_array_k_64_1_Block_for_end177_proc_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_966 (from PE_8_8_898_1_U0 to systolic_array_k_64_1_Block_for_end177_proc_U0) to 7 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_967 (from PE_8_8_899_1_U0 to systolic_array_k_64_1_Block_for_end177_proc_U0) to 6 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_12_16 (from PE_8_8_900_1_U0 to systolic_array_k_64_1_Loop_data_drain_AB_proc24_U0) to 5 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_968 (from PE_8_8_900_1_U0 to systolic_array_k_64_1_Block_for_end177_proc_U0) to 5 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_969 (from PE_8_8_901_1_U0 to systolic_array_k_64_1_Block_for_end177_proc_U0) to 19 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_970 (from PE_8_8_902_1_U0 to systolic_array_k_64_1_Block_for_end177_proc_U0) to 18 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_971 (from PE_8_8_903_1_U0 to systolic_array_k_64_1_Block_for_end177_proc_U0) to 17 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_972 (from PE_8_8_904_1_U0 to systolic_array_k_64_1_Block_for_end177_proc_U0) to 16 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_973 (from PE_8_8_905_1_U0 to systolic_array_k_64_1_Block_for_end177_proc_U0) to 15 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_974 (from PE_8_8_906_1_U0 to systolic_array_k_64_1_Block_for_end177_proc_U0) to 14 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_975 (from PE_8_8_907_1_U0 to systolic_array_k_64_1_Block_for_end177_proc_U0) to 13 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_976 (from PE_8_8_908_1_U0 to systolic_array_k_64_1_Block_for_end177_proc_U0) to 12 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_977 (from PE_8_8_909_1_U0 to systolic_array_k_64_1_Block_for_end177_proc_U0) to 11 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_978 (from PE_8_8_910_1_U0 to systolic_array_k_64_1_Block_for_end177_proc_U0) to 10 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_979 (from PE_8_8_911_1_U0 to systolic_array_k_64_1_Block_for_end177_proc_U0) to 9 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_980 (from PE_8_8_912_1_U0 to systolic_array_k_64_1_Block_for_end177_proc_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_981 (from PE_8_8_913_1_U0 to systolic_array_k_64_1_Block_for_end177_proc_U0) to 7 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_982 (from PE_8_8_914_1_U0 to systolic_array_k_64_1_Block_for_end177_proc_U0) to 6 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_983 (from PE_8_8_915_1_U0 to systolic_array_k_64_1_Block_for_end177_proc_U0) to 5 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_13_16 (from PE_8_8_916_1_U0 to systolic_array_k_64_1_Loop_data_drain_AB_proc24_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_984 (from PE_8_8_916_1_U0 to systolic_array_k_64_1_Block_for_end177_proc_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_985 (from PE_8_8_917_1_U0 to systolic_array_k_64_1_Block_for_end177_proc_U0) to 18 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_986 (from PE_8_8_918_1_U0 to systolic_array_k_64_1_Block_for_end177_proc_U0) to 17 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_987 (from PE_8_8_919_1_U0 to systolic_array_k_64_1_Block_for_end177_proc_U0) to 16 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_988 (from PE_8_8_920_1_U0 to systolic_array_k_64_1_Block_for_end177_proc_U0) to 15 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_989 (from PE_8_8_921_1_U0 to systolic_array_k_64_1_Block_for_end177_proc_U0) to 14 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_990 (from PE_8_8_922_1_U0 to systolic_array_k_64_1_Block_for_end177_proc_U0) to 13 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_991 (from PE_8_8_923_1_U0 to systolic_array_k_64_1_Block_for_end177_proc_U0) to 12 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_992 (from PE_8_8_924_1_U0 to systolic_array_k_64_1_Block_for_end177_proc_U0) to 11 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_993 (from PE_8_8_925_1_U0 to systolic_array_k_64_1_Block_for_end177_proc_U0) to 10 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_994 (from PE_8_8_926_1_U0 to systolic_array_k_64_1_Block_for_end177_proc_U0) to 9 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_995 (from PE_8_8_927_1_U0 to systolic_array_k_64_1_Block_for_end177_proc_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_996 (from PE_8_8_928_1_U0 to systolic_array_k_64_1_Block_for_end177_proc_U0) to 7 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_997 (from PE_8_8_929_1_U0 to systolic_array_k_64_1_Block_for_end177_proc_U0) to 6 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_998 (from PE_8_8_930_1_U0 to systolic_array_k_64_1_Block_for_end177_proc_U0) to 5 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_999 (from PE_8_8_931_1_U0 to systolic_array_k_64_1_Block_for_end177_proc_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_14_16 (from PE_8_8_932_1_U0 to systolic_array_k_64_1_Loop_data_drain_AB_proc24_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1000 (from PE_8_8_932_1_U0 to systolic_array_k_64_1_Block_for_end177_proc_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_0_16 (from PE_8_8_933_1_U0 to systolic_array_k_64_1_Loop_data_drain_AB_proc24_U0) to 17 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1001 (from PE_8_8_933_1_U0 to systolic_array_k_64_1_Block_for_end177_proc_U0) to 17 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_1_16 (from PE_8_8_934_1_U0 to systolic_array_k_64_1_Loop_data_drain_AB_proc24_U0) to 16 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1002 (from PE_8_8_934_1_U0 to systolic_array_k_64_1_Block_for_end177_proc_U0) to 16 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_2_16 (from PE_8_8_935_1_U0 to systolic_array_k_64_1_Loop_data_drain_AB_proc24_U0) to 15 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1003 (from PE_8_8_935_1_U0 to systolic_array_k_64_1_Block_for_end177_proc_U0) to 15 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_3_16 (from PE_8_8_936_1_U0 to systolic_array_k_64_1_Loop_data_drain_AB_proc24_U0) to 14 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1004 (from PE_8_8_936_1_U0 to systolic_array_k_64_1_Block_for_end177_proc_U0) to 14 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_4_16 (from PE_8_8_937_1_U0 to systolic_array_k_64_1_Loop_data_drain_AB_proc24_U0) to 13 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1005 (from PE_8_8_937_1_U0 to systolic_array_k_64_1_Block_for_end177_proc_U0) to 13 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_5_16 (from PE_8_8_938_1_U0 to systolic_array_k_64_1_Loop_data_drain_AB_proc24_U0) to 12 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1006 (from PE_8_8_938_1_U0 to systolic_array_k_64_1_Block_for_end177_proc_U0) to 12 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_6_16 (from PE_8_8_939_1_U0 to systolic_array_k_64_1_Loop_data_drain_AB_proc24_U0) to 11 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1007 (from PE_8_8_939_1_U0 to systolic_array_k_64_1_Block_for_end177_proc_U0) to 11 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_7_16 (from PE_8_8_940_1_U0 to systolic_array_k_64_1_Loop_data_drain_AB_proc24_U0) to 10 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1008 (from PE_8_8_940_1_U0 to systolic_array_k_64_1_Block_for_end177_proc_U0) to 10 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_8_16 (from PE_8_8_941_1_U0 to systolic_array_k_64_1_Loop_data_drain_AB_proc24_U0) to 9 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1009 (from PE_8_8_941_1_U0 to systolic_array_k_64_1_Block_for_end177_proc_U0) to 9 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_9_16 (from PE_8_8_942_1_U0 to systolic_array_k_64_1_Loop_data_drain_AB_proc24_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1010 (from PE_8_8_942_1_U0 to systolic_array_k_64_1_Block_for_end177_proc_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_10_16 (from PE_8_8_943_1_U0 to systolic_array_k_64_1_Loop_data_drain_AB_proc24_U0) to 7 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1011 (from PE_8_8_943_1_U0 to systolic_array_k_64_1_Block_for_end177_proc_U0) to 7 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_11_16 (from PE_8_8_944_1_U0 to systolic_array_k_64_1_Loop_data_drain_AB_proc24_U0) to 6 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1012 (from PE_8_8_944_1_U0 to systolic_array_k_64_1_Block_for_end177_proc_U0) to 6 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_12_16 (from PE_8_8_945_1_U0 to systolic_array_k_64_1_Loop_data_drain_AB_proc24_U0) to 5 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1013 (from PE_8_8_945_1_U0 to systolic_array_k_64_1_Block_for_end177_proc_U0) to 5 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_13_16 (from PE_8_8_946_1_U0 to systolic_array_k_64_1_Loop_data_drain_AB_proc24_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1014 (from PE_8_8_946_1_U0 to systolic_array_k_64_1_Block_for_end177_proc_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_14_16 (from PE_8_8_947_1_U0 to systolic_array_k_64_1_Loop_data_drain_AB_proc24_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1015 (from PE_8_8_947_1_U0 to systolic_array_k_64_1_Block_for_end177_proc_U0) to 3 to improve performance and/or avoid deadlocks.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 40.3 seconds. CPU system time: 1.26 seconds. Elapsed time: 44.98 seconds; current allocated memory: 21.258 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.02 seconds. CPU system time: 0.03 seconds. Elapsed time: 2.13 seconds; current allocated memory: 21.258 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'l_bias_scale_j_proc39_Pipeline_l_bias_scale_j' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_bias_scale_j'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 13, loop 'l_bias_scale_j'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3.23 seconds. CPU system time: 0.04 seconds. Elapsed time: 3.37 seconds; current allocated memory: 21.258 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.95 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.04 seconds; current allocated memory: 21.258 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'l_bias_scale_j_proc39' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.02 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.13 seconds; current allocated memory: 21.258 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.67 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.75 seconds; current allocated memory: 21.258 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_block_gemm40' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.76 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.83 seconds; current allocated memory: 21.258 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.24 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.33 seconds; current allocated memory: 21.258 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'gemm_systolic_array_attn_12599_12600_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.23 seconds. CPU system time: 0.02 seconds. Elapsed time: 2.32 seconds; current allocated memory: 21.258 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.17 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.25 seconds; current allocated memory: 21.258 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Attention_layer_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.3 seconds. CPU system time: 0.02 seconds. Elapsed time: 2.39 seconds; current allocated memory: 21.258 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.33 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.41 seconds; current allocated memory: 21.258 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Softmax_layer_1_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.59 seconds. CPU system time: 0.03 seconds. Elapsed time: 2.69 seconds; current allocated memory: 21.258 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.59 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.68 seconds; current allocated memory: 21.258 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Softmax_layer_1_Pipeline_l_exp_sum_j6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_exp_sum_j6'.
WARNING: [HLS 200-880] The II Violation in module 'Softmax_layer_1_Pipeline_l_exp_sum_j6' (loop 'l_exp_sum_j6'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('add16_write_ln177', kernel.cpp:177) of variable 'inp_sumRow_s', kernel.cpp:183 on local variable 'add16' and 'load' operation ('add16_load', kernel.cpp:183) on local variable 'add16'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'Softmax_layer_1_Pipeline_l_exp_sum_j6' (loop 'l_exp_sum_j6'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('add16_write_ln177', kernel.cpp:177) of variable 'inp_sumRow_s', kernel.cpp:183 on local variable 'add16' and 'load' operation ('add16_load', kernel.cpp:183) on local variable 'add16'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'Softmax_layer_1_Pipeline_l_exp_sum_j6' (loop 'l_exp_sum_j6'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('add16_write_ln177', kernel.cpp:177) of variable 'inp_sumRow_s', kernel.cpp:183 on local variable 'add16' and 'load' operation ('add16_load', kernel.cpp:183) on local variable 'add16'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 24, loop 'l_exp_sum_j6'
WARNING: [HLS 200-871] Estimated clock period (2.47ns) exceeds the target (target clock period: 3.33ns, clock uncertainty: 0.8991ns, effective delay budget: 2.4309ns).
Resolution: For help on HLS 200-871 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'Softmax_layer_1_Pipeline_l_exp_sum_j6' consists of the following:	'fadd' operation ('inp_sumRow_3', kernel.cpp:183) [176]  (2.08 ns)
	'store' operation ('add_319_write_ln177', kernel.cpp:177) of variable 'inp_sumRow_3', kernel.cpp:183 on local variable 'add_319' [238]  (0.387 ns)

Resolution: For help on HLS 200-1016 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.78 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.96 seconds; current allocated memory: 21.258 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.02 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.11 seconds; current allocated memory: 21.258 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Softmax_layer_1_Pipeline_l_j7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_j7'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 20, loop 'l_j7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.47 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.58 seconds; current allocated memory: 21.258 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.07 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.16 seconds; current allocated memory: 21.258 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Softmax_layer_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.37 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.45 seconds; current allocated memory: 21.258 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.99 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.08 seconds; current allocated memory: 21.258 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.1 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.22 seconds; current allocated memory: 21.258 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.66 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.74 seconds; current allocated memory: 21.258 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'init_block_AB_proc41' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'init_block_AB'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'init_block_AB'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.98 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.07 seconds; current allocated memory: 21.258 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.81 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.89 seconds; current allocated memory: 21.258 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_k_512_1_Loop_data_in_buffer_proc25' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'data_in_buffer'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'data_in_buffer'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.03 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.13 seconds; current allocated memory: 21.258 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.69 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.76 seconds; current allocated memory: 21.258 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_k_512_1_Loop_data_load_A_proc26' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'data_load_A'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'data_load_A'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.96 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.07 seconds; current allocated memory: 21.258 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.7 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.78 seconds; current allocated memory: 21.258 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_437_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.05 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.18 seconds; current allocated memory: 21.258 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.71 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.78 seconds; current allocated memory: 21.258 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_438_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.04 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.15 seconds; current allocated memory: 21.258 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.7 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.78 seconds; current allocated memory: 21.258 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_439_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.02 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.14 seconds; current allocated memory: 21.258 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.72 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.79 seconds; current allocated memory: 21.258 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_440_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.02 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.18 seconds; current allocated memory: 21.258 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.72 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.79 seconds; current allocated memory: 21.258 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_441_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.04 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.16 seconds; current allocated memory: 21.258 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.7 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.78 seconds; current allocated memory: 21.258 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_442_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.02 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.15 seconds; current allocated memory: 21.258 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.7 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.79 seconds; current allocated memory: 21.258 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_443_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.06 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.17 seconds; current allocated memory: 21.258 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.71 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.79 seconds; current allocated memory: 21.258 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_444_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.05 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.16 seconds; current allocated memory: 21.258 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.76 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.83 seconds; current allocated memory: 21.258 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_445_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.08 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.2 seconds; current allocated memory: 21.258 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.72 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.8 seconds; current allocated memory: 21.258 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_446_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.07 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.19 seconds; current allocated memory: 21.258 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.74 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.83 seconds; current allocated memory: 21.258 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_447_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.06 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.18 seconds; current allocated memory: 21.258 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.77 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.85 seconds; current allocated memory: 21.258 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_448_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.09 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.21 seconds; current allocated memory: 21.258 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.75 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.83 seconds; current allocated memory: 21.258 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_449_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.06 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.19 seconds; current allocated memory: 21.258 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.73 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.81 seconds; current allocated memory: 21.258 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_450_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.11 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.23 seconds; current allocated memory: 21.258 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.73 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.8 seconds; current allocated memory: 21.258 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_451_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.1 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.24 seconds; current allocated memory: 21.258 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.74 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.83 seconds; current allocated memory: 21.258 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_452_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.12 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.23 seconds; current allocated memory: 21.258 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.76 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.84 seconds; current allocated memory: 21.258 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_453_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.12 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.28 seconds; current allocated memory: 21.258 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.74 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.83 seconds; current allocated memory: 21.258 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_454_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.1 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.21 seconds; current allocated memory: 21.258 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.75 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.82 seconds; current allocated memory: 21.258 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_455_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.1 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.25 seconds; current allocated memory: 21.258 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.74 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.82 seconds; current allocated memory: 21.258 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_456_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.09 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.22 seconds; current allocated memory: 21.258 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.78 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.86 seconds; current allocated memory: 21.258 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_457_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.09 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.23 seconds; current allocated memory: 21.258 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.78 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.85 seconds; current allocated memory: 21.258 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_458_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.11 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.21 seconds; current allocated memory: 21.258 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.77 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.85 seconds; current allocated memory: 21.258 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_459_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.09 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.21 seconds; current allocated memory: 21.258 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.77 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.85 seconds; current allocated memory: 21.258 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_460_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.12 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.24 seconds; current allocated memory: 21.258 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.75 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.83 seconds; current allocated memory: 21.258 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_461_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.12 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.24 seconds; current allocated memory: 21.258 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.75 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.84 seconds; current allocated memory: 21.258 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_462_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.14 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.25 seconds; current allocated memory: 21.258 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.75 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.83 seconds; current allocated memory: 21.258 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_463_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.14 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.25 seconds; current allocated memory: 21.258 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.77 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.87 seconds; current allocated memory: 21.258 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_464_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.13 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.26 seconds; current allocated memory: 21.258 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.78 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.87 seconds; current allocated memory: 21.258 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_465_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.14 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.27 seconds; current allocated memory: 21.258 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.8 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.93 seconds; current allocated memory: 21.258 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_466_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.15 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.28 seconds; current allocated memory: 21.258 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.77 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.85 seconds; current allocated memory: 21.258 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_467_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.14 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.26 seconds; current allocated memory: 21.258 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.78 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.86 seconds; current allocated memory: 21.258 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_468_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.15 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.28 seconds; current allocated memory: 21.258 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.79 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.86 seconds; current allocated memory: 21.258 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_469_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.14 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.27 seconds; current allocated memory: 21.258 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.8 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.9 seconds; current allocated memory: 21.258 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_470_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.16 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.28 seconds; current allocated memory: 21.258 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.81 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.89 seconds; current allocated memory: 21.258 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_471_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.15 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.26 seconds; current allocated memory: 21.258 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.81 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.91 seconds; current allocated memory: 21.258 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_472_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.14 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.26 seconds; current allocated memory: 21.258 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.81 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.88 seconds; current allocated memory: 21.258 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_473_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.17 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.3 seconds; current allocated memory: 21.258 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.81 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.89 seconds; current allocated memory: 21.258 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_474_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.19 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.3 seconds; current allocated memory: 21.258 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.8 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.88 seconds; current allocated memory: 21.258 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_475_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.16 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.27 seconds; current allocated memory: 21.258 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.8 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.88 seconds; current allocated memory: 21.258 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_476_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.16 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.29 seconds; current allocated memory: 21.258 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.79 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.86 seconds; current allocated memory: 21.258 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_477_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.2 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.32 seconds; current allocated memory: 21.258 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.81 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.93 seconds; current allocated memory: 21.258 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_478_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.18 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.29 seconds; current allocated memory: 21.258 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.79 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.87 seconds; current allocated memory: 21.258 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_479_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.18 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.3 seconds; current allocated memory: 21.258 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.8 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.91 seconds; current allocated memory: 21.258 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_480_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.19 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.31 seconds; current allocated memory: 21.258 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.8 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.87 seconds; current allocated memory: 21.258 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_481_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.2 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.33 seconds; current allocated memory: 21.258 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.81 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.9 seconds; current allocated memory: 21.258 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_482_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.2 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.32 seconds; current allocated memory: 21.258 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.83 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.91 seconds; current allocated memory: 21.258 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_483_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.23 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.32 seconds; current allocated memory: 21.258 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.8 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.92 seconds; current allocated memory: 21.258 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_484_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.2 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.32 seconds; current allocated memory: 21.258 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.81 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.87 seconds; current allocated memory: 21.258 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_485_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.22 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.34 seconds; current allocated memory: 21.258 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.81 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.95 seconds; current allocated memory: 21.258 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_486_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.21 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.33 seconds; current allocated memory: 21.258 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.8 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.88 seconds; current allocated memory: 21.258 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_487_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.22 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.35 seconds; current allocated memory: 21.258 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.82 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.93 seconds; current allocated memory: 21.258 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_488_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.23 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.34 seconds; current allocated memory: 21.258 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.85 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.93 seconds; current allocated memory: 21.258 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_489_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.24 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.36 seconds; current allocated memory: 21.258 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.82 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.93 seconds; current allocated memory: 21.258 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_490_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.21 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.35 seconds; current allocated memory: 21.258 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.82 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.9 seconds; current allocated memory: 21.258 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_491_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.23 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.34 seconds; current allocated memory: 21.258 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.79 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.88 seconds; current allocated memory: 21.258 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_492_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.22 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.34 seconds; current allocated memory: 21.258 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.82 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.9 seconds; current allocated memory: 21.258 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_493_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.23 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.4 seconds; current allocated memory: 21.258 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.84 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.92 seconds; current allocated memory: 21.258 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_494_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.25 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.35 seconds; current allocated memory: 21.258 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.83 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.9 seconds; current allocated memory: 21.258 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_495_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.23 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.37 seconds; current allocated memory: 21.258 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.84 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.91 seconds; current allocated memory: 21.258 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_496_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.23 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.36 seconds; current allocated memory: 21.258 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.82 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.9 seconds; current allocated memory: 21.258 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_497_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.22 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.34 seconds; current allocated memory: 21.258 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.8 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.88 seconds; current allocated memory: 21.258 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_498_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.24 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.38 seconds; current allocated memory: 21.258 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.84 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.91 seconds; current allocated memory: 21.258 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_499_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.25 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.36 seconds; current allocated memory: 21.258 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.86 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.93 seconds; current allocated memory: 21.258 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_500_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.26 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.39 seconds; current allocated memory: 21.258 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.85 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.93 seconds; current allocated memory: 21.258 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_501_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.25 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.41 seconds; current allocated memory: 21.258 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.83 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.91 seconds; current allocated memory: 21.258 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_502_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.26 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.39 seconds; current allocated memory: 21.258 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.84 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.92 seconds; current allocated memory: 21.258 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_503_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.27 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.43 seconds; current allocated memory: 21.258 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.86 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.94 seconds; current allocated memory: 21.258 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_504_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.28 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.4 seconds; current allocated memory: 21.258 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.83 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.91 seconds; current allocated memory: 21.258 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_505_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.27 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.39 seconds; current allocated memory: 21.258 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.84 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.93 seconds; current allocated memory: 21.258 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_506_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.26 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.4 seconds; current allocated memory: 21.258 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.84 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.95 seconds; current allocated memory: 21.258 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_507_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.26 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.38 seconds; current allocated memory: 21.258 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.83 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.92 seconds; current allocated memory: 21.258 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_508_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.36 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.49 seconds; current allocated memory: 21.258 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.9 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.98 seconds; current allocated memory: 21.258 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_509_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.26 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.4 seconds; current allocated memory: 21.258 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.85 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.94 seconds; current allocated memory: 21.258 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_510_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.27 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.4 seconds; current allocated memory: 21.258 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.85 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.93 seconds; current allocated memory: 21.258 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_511_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.27 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.38 seconds; current allocated memory: 21.258 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.86 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.96 seconds; current allocated memory: 21.258 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_512_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.49 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.62 seconds; current allocated memory: 21.258 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.91 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.98 seconds; current allocated memory: 21.258 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_513_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.27 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.39 seconds; current allocated memory: 21.258 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.87 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.96 seconds; current allocated memory: 21.258 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_514_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.29 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.43 seconds; current allocated memory: 21.258 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.88 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.97 seconds; current allocated memory: 21.258 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_515_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.27 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.39 seconds; current allocated memory: 21.258 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.89 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.97 seconds; current allocated memory: 21.258 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_516_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.27 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.4 seconds; current allocated memory: 21.258 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.88 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.96 seconds; current allocated memory: 21.258 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_517_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.28 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.4 seconds; current allocated memory: 21.258 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.89 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.99 seconds; current allocated memory: 21.258 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_518_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.36 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.5 seconds; current allocated memory: 21.258 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.88 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.97 seconds; current allocated memory: 21.258 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_519_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.3 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.43 seconds; current allocated memory: 21.258 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.86 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.95 seconds; current allocated memory: 21.258 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_520_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.28 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.42 seconds; current allocated memory: 21.258 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.88 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.96 seconds; current allocated memory: 21.258 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_521_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.31 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.48 seconds; current allocated memory: 21.258 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.99 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.08 seconds; current allocated memory: 21.258 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_522_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.34 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.46 seconds; current allocated memory: 21.258 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.87 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.95 seconds; current allocated memory: 21.258 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_523_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.32 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.49 seconds; current allocated memory: 21.258 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.87 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.96 seconds; current allocated memory: 21.258 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_524_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.35 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.49 seconds; current allocated memory: 21.258 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.85 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.96 seconds; current allocated memory: 21.258 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_525_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.33 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.48 seconds; current allocated memory: 21.258 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.88 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.97 seconds; current allocated memory: 21.258 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_526_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.33 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.46 seconds; current allocated memory: 21.258 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.89 seconds. CPU system time: 0.02 seconds. Elapsed time: 1 seconds; current allocated memory: 21.258 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_527_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.3 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.42 seconds; current allocated memory: 21.258 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.9 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.99 seconds; current allocated memory: 21.258 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_528_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.28 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.4 seconds; current allocated memory: 21.258 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.88 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.97 seconds; current allocated memory: 21.258 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_529_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.29 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.41 seconds; current allocated memory: 21.258 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.91 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.99 seconds; current allocated memory: 21.258 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_530_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.3 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.49 seconds; current allocated memory: 21.258 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.9 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.97 seconds; current allocated memory: 21.258 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_531_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.29 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.43 seconds; current allocated memory: 21.258 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.9 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.98 seconds; current allocated memory: 21.258 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_532_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.3 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.46 seconds; current allocated memory: 21.258 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.9 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.98 seconds; current allocated memory: 21.258 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_533_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.32 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.44 seconds; current allocated memory: 21.258 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.89 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.03 seconds; current allocated memory: 21.258 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_534_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.31 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.43 seconds; current allocated memory: 21.258 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.88 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.96 seconds; current allocated memory: 21.258 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_535_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.34 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.47 seconds; current allocated memory: 21.258 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.9 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.97 seconds; current allocated memory: 21.258 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_536_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.33 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.46 seconds; current allocated memory: 21.258 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.89 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.97 seconds; current allocated memory: 21.258 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_537_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.33 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.46 seconds; current allocated memory: 21.258 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.88 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.96 seconds; current allocated memory: 21.258 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_538_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.33 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.45 seconds; current allocated memory: 21.320 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.89 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.96 seconds; current allocated memory: 21.320 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_539_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.34 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.48 seconds; current allocated memory: 21.320 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.2 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.28 seconds; current allocated memory: 21.320 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_540_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.46 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.58 seconds; current allocated memory: 21.320 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.9 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.98 seconds; current allocated memory: 21.320 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_541_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.31 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.44 seconds; current allocated memory: 21.320 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.93 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.01 seconds; current allocated memory: 21.320 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_542_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.3 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.42 seconds; current allocated memory: 21.320 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.91 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.05 seconds; current allocated memory: 21.320 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_543_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.35 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.46 seconds; current allocated memory: 21.320 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.92 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.01 seconds; current allocated memory: 21.320 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_544_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.35 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.53 seconds; current allocated memory: 21.320 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.9 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.99 seconds; current allocated memory: 21.320 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_545_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.35 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.46 seconds; current allocated memory: 21.320 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.88 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.97 seconds; current allocated memory: 21.320 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_546_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.36 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.51 seconds; current allocated memory: 21.320 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.91 seconds. CPU system time: 0.02 seconds. Elapsed time: 1 seconds; current allocated memory: 21.320 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_547_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.36 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.49 seconds; current allocated memory: 21.320 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.9 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.97 seconds; current allocated memory: 21.320 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_548_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.36 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.48 seconds; current allocated memory: 21.320 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.9 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.98 seconds; current allocated memory: 21.320 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_549_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.38 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.51 seconds; current allocated memory: 21.320 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.89 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.96 seconds; current allocated memory: 21.320 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_550_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.34 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.47 seconds; current allocated memory: 21.320 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.9 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.99 seconds; current allocated memory: 21.320 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_551_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.38 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.54 seconds; current allocated memory: 21.320 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.91 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.99 seconds; current allocated memory: 21.320 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_552_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.35 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.47 seconds; current allocated memory: 21.320 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.92 seconds. CPU system time: 0.02 seconds. Elapsed time: 1 seconds; current allocated memory: 21.320 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_553_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.37 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.52 seconds; current allocated memory: 21.320 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.17 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.26 seconds; current allocated memory: 21.320 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_554_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.39 seconds. CPU system time: 0.07 seconds. Elapsed time: 1.55 seconds; current allocated memory: 21.320 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.91 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.01 seconds; current allocated memory: 21.320 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_555_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.39 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.53 seconds; current allocated memory: 21.320 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.91 seconds. CPU system time: 0.02 seconds. Elapsed time: 1 seconds; current allocated memory: 21.320 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_556_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.38 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.52 seconds; current allocated memory: 21.320 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.92 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.01 seconds; current allocated memory: 21.320 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_557_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.39 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.52 seconds; current allocated memory: 21.320 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.93 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.01 seconds; current allocated memory: 21.320 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_558_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.38 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.51 seconds; current allocated memory: 21.320 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.89 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.99 seconds; current allocated memory: 21.320 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_559_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.37 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.49 seconds; current allocated memory: 21.320 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.92 seconds. CPU system time: 0.03 seconds. Elapsed time: 1 seconds; current allocated memory: 21.320 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_560_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.35 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.47 seconds; current allocated memory: 21.320 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.91 seconds. CPU system time: 0.03 seconds. Elapsed time: 1 seconds; current allocated memory: 21.320 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_561_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.35 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.48 seconds; current allocated memory: 21.320 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.93 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.02 seconds; current allocated memory: 21.320 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_562_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.35 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.48 seconds; current allocated memory: 21.320 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.93 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.01 seconds; current allocated memory: 21.320 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_563_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.36 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.5 seconds; current allocated memory: 21.320 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.96 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.03 seconds; current allocated memory: 21.320 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_564_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.4 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.53 seconds; current allocated memory: 21.320 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.92 seconds. CPU system time: 0.02 seconds. Elapsed time: 1 seconds; current allocated memory: 21.320 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_565_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.38 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.51 seconds; current allocated memory: 21.320 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.92 seconds. CPU system time: 0.02 seconds. Elapsed time: 1 seconds; current allocated memory: 21.320 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_566_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.39 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.52 seconds; current allocated memory: 21.320 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.93 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.01 seconds; current allocated memory: 21.320 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_567_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.39 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.59 seconds; current allocated memory: 21.320 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.94 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.01 seconds; current allocated memory: 21.320 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_568_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.41 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.53 seconds; current allocated memory: 21.320 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.93 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.07 seconds; current allocated memory: 21.320 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_569_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.35 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.49 seconds; current allocated memory: 21.320 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.93 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.01 seconds; current allocated memory: 21.320 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_570_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.39 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.53 seconds; current allocated memory: 21.320 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.95 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.03 seconds; current allocated memory: 21.320 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_571_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.38 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.5 seconds; current allocated memory: 21.320 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.96 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.04 seconds; current allocated memory: 21.320 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_572_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.38 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.57 seconds; current allocated memory: 21.320 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.93 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.01 seconds; current allocated memory: 21.320 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_573_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.41 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.53 seconds; current allocated memory: 21.320 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.96 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.08 seconds; current allocated memory: 21.320 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_574_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.42 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.54 seconds; current allocated memory: 21.320 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.93 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.01 seconds; current allocated memory: 21.320 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_575_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.42 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.62 seconds; current allocated memory: 21.320 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.93 seconds. CPU system time: 0.02 seconds. Elapsed time: 1 seconds; current allocated memory: 21.320 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_576_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.43 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.56 seconds; current allocated memory: 21.320 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.95 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.03 seconds; current allocated memory: 21.320 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_577_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.41 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.59 seconds; current allocated memory: 21.320 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.96 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.04 seconds; current allocated memory: 21.320 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_578_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.4 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.54 seconds; current allocated memory: 21.320 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.97 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.06 seconds; current allocated memory: 21.320 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_579_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.4 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.53 seconds; current allocated memory: 21.320 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.95 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.04 seconds; current allocated memory: 21.320 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_580_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.44 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.55 seconds; current allocated memory: 21.320 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.96 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.04 seconds; current allocated memory: 21.320 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_581_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.45 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.57 seconds; current allocated memory: 21.320 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.95 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.02 seconds; current allocated memory: 21.320 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_582_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.43 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.57 seconds; current allocated memory: 21.320 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.96 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.05 seconds; current allocated memory: 21.320 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_583_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.45 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.58 seconds; current allocated memory: 21.320 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.99 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.12 seconds; current allocated memory: 21.320 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_584_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.43 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.55 seconds; current allocated memory: 21.320 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.97 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.05 seconds; current allocated memory: 21.320 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_585_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.42 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.54 seconds; current allocated memory: 21.320 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.96 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.04 seconds; current allocated memory: 21.320 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_586_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.41 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.55 seconds; current allocated memory: 21.320 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.97 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.06 seconds; current allocated memory: 21.320 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_587_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.44 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.63 seconds; current allocated memory: 21.320 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.98 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.06 seconds; current allocated memory: 21.320 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_588_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.47 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.59 seconds; current allocated memory: 21.320 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.97 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.11 seconds; current allocated memory: 21.320 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_589_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.44 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.58 seconds; current allocated memory: 21.320 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.96 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.04 seconds; current allocated memory: 21.320 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_590_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.46 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.61 seconds; current allocated memory: 21.320 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.99 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.07 seconds; current allocated memory: 21.320 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_591_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.44 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.57 seconds; current allocated memory: 21.320 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.98 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.07 seconds; current allocated memory: 21.320 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_592_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.44 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.58 seconds; current allocated memory: 21.320 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.97 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.05 seconds; current allocated memory: 21.320 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_593_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.46 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.6 seconds; current allocated memory: 21.320 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.96 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.06 seconds; current allocated memory: 21.320 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_594_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.45 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.58 seconds; current allocated memory: 21.320 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.97 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.06 seconds; current allocated memory: 21.320 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_595_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.45 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.62 seconds; current allocated memory: 21.320 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.95 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.04 seconds; current allocated memory: 21.320 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_596_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.43 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.57 seconds; current allocated memory: 21.320 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.98 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.06 seconds; current allocated memory: 21.320 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_597_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.45 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.61 seconds; current allocated memory: 21.320 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.08 seconds; current allocated memory: 21.320 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_598_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.46 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.6 seconds; current allocated memory: 21.320 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.96 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.05 seconds; current allocated memory: 21.320 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_599_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.45 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.58 seconds; current allocated memory: 21.320 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.97 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.05 seconds; current allocated memory: 21.320 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_600_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.47 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.65 seconds; current allocated memory: 21.320 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.96 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.05 seconds; current allocated memory: 21.320 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_601_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.47 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.6 seconds; current allocated memory: 21.320 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.99 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.07 seconds; current allocated memory: 21.320 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_602_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.49 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.62 seconds; current allocated memory: 21.320 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.99 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.07 seconds; current allocated memory: 21.320 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_603_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.46 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.58 seconds; current allocated memory: 21.320 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.1 seconds; current allocated memory: 21.320 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_604_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.48 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.61 seconds; current allocated memory: 21.320 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.99 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.08 seconds; current allocated memory: 21.320 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_605_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.46 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.59 seconds; current allocated memory: 21.320 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.96 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.04 seconds; current allocated memory: 21.320 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_606_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.47 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.6 seconds; current allocated memory: 21.320 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.97 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.05 seconds; current allocated memory: 21.320 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_607_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.66 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.8 seconds; current allocated memory: 21.320 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.99 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.08 seconds; current allocated memory: 21.320 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_608_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.47 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.63 seconds; current allocated memory: 21.320 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.99 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.09 seconds; current allocated memory: 21.320 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_609_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.49 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.61 seconds; current allocated memory: 21.320 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.09 seconds; current allocated memory: 21.320 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_610_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.52 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.67 seconds; current allocated memory: 21.320 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.99 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.09 seconds; current allocated memory: 21.320 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_611_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.53 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.66 seconds; current allocated memory: 21.320 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.11 seconds; current allocated memory: 21.320 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_612_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.5 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.63 seconds; current allocated memory: 21.320 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.09 seconds; current allocated memory: 21.320 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_613_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.51 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.64 seconds; current allocated memory: 21.320 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.09 seconds; current allocated memory: 21.320 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_614_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.5 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.62 seconds; current allocated memory: 21.320 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.03 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.14 seconds; current allocated memory: 21.320 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_615_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.52 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.65 seconds; current allocated memory: 21.320 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.01 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.09 seconds; current allocated memory: 21.320 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_616_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.52 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.66 seconds; current allocated memory: 21.320 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.09 seconds; current allocated memory: 21.320 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_617_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.5 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.62 seconds; current allocated memory: 21.320 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.02 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.12 seconds; current allocated memory: 21.320 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_618_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.48 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.63 seconds; current allocated memory: 21.320 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.04 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.12 seconds; current allocated memory: 21.320 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_619_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.51 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.63 seconds; current allocated memory: 21.320 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.99 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.07 seconds; current allocated memory: 21.320 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_620_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.52 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.64 seconds; current allocated memory: 21.320 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.09 seconds; current allocated memory: 21.320 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_621_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.52 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.66 seconds; current allocated memory: 21.320 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.99 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.07 seconds; current allocated memory: 21.320 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_622_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.5 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.64 seconds; current allocated memory: 21.320 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.04 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.17 seconds; current allocated memory: 21.320 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_623_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.53 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.65 seconds; current allocated memory: 21.320 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.01 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.08 seconds; current allocated memory: 21.320 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_624_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.51 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.69 seconds; current allocated memory: 21.320 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.08 seconds; current allocated memory: 21.320 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_625_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.54 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.66 seconds; current allocated memory: 21.320 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.13 seconds; current allocated memory: 21.320 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_626_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.56 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.69 seconds; current allocated memory: 21.320 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.03 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.11 seconds; current allocated memory: 21.320 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_627_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.53 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.7 seconds; current allocated memory: 21.320 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.04 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.12 seconds; current allocated memory: 21.320 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_628_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.51 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.64 seconds; current allocated memory: 21.320 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.02 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.1 seconds; current allocated memory: 21.320 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_629_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.54 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.68 seconds; current allocated memory: 21.320 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.04 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.12 seconds; current allocated memory: 21.320 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_630_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.56 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.68 seconds; current allocated memory: 21.320 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.04 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.15 seconds; current allocated memory: 21.320 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_631_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.54 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.66 seconds; current allocated memory: 21.320 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.04 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.11 seconds; current allocated memory: 21.320 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_632_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.52 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.69 seconds; current allocated memory: 21.320 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.04 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.12 seconds; current allocated memory: 21.320 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_633_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.55 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.67 seconds; current allocated memory: 21.320 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.01 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.14 seconds; current allocated memory: 21.320 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_634_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.53 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.66 seconds; current allocated memory: 21.320 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.01 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.09 seconds; current allocated memory: 21.320 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_635_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.56 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.7 seconds; current allocated memory: 21.320 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.04 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.12 seconds; current allocated memory: 21.320 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_636_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.53 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.67 seconds; current allocated memory: 21.320 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.04 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.17 seconds; current allocated memory: 21.320 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_637_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.53 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.68 seconds; current allocated memory: 21.320 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.03 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.12 seconds; current allocated memory: 21.320 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_638_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.54 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.67 seconds; current allocated memory: 21.320 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.01 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.1 seconds; current allocated memory: 21.320 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_639_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.57 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.69 seconds; current allocated memory: 21.320 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.02 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.1 seconds; current allocated memory: 21.320 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_640_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.53 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.66 seconds; current allocated memory: 21.320 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.04 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.12 seconds; current allocated memory: 21.320 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_641_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.51 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.67 seconds; current allocated memory: 21.320 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.05 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.13 seconds; current allocated memory: 21.320 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_642_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.54 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.68 seconds; current allocated memory: 21.320 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.01 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.1 seconds; current allocated memory: 21.320 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_643_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.54 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.7 seconds; current allocated memory: 21.320 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.04 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.14 seconds; current allocated memory: 21.320 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_644_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.52 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.66 seconds; current allocated memory: 21.320 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.06 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.15 seconds; current allocated memory: 21.320 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_645_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.55 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.68 seconds; current allocated memory: 21.320 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.03 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.12 seconds; current allocated memory: 21.320 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_646_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.54 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.68 seconds; current allocated memory: 21.320 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.03 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.31 seconds; current allocated memory: 21.320 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_647_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.56 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.69 seconds; current allocated memory: 21.320 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.06 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.19 seconds; current allocated memory: 21.320 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_648_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.56 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.7 seconds; current allocated memory: 21.320 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.04 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.14 seconds; current allocated memory: 21.320 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_649_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.54 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.67 seconds; current allocated memory: 21.320 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.03 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.12 seconds; current allocated memory: 21.320 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_650_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.58 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.72 seconds; current allocated memory: 21.320 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.13 seconds; current allocated memory: 21.320 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_651_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.59 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.73 seconds; current allocated memory: 21.320 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.03 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.11 seconds; current allocated memory: 21.320 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_652_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.56 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.71 seconds; current allocated memory: 21.320 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.04 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.12 seconds; current allocated memory: 21.320 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_653_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.55 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.68 seconds; current allocated memory: 21.320 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.06 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.15 seconds; current allocated memory: 21.320 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_654_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.6 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.72 seconds; current allocated memory: 21.320 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.03 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.1 seconds; current allocated memory: 21.320 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_655_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.56 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.69 seconds; current allocated memory: 21.320 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.03 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.12 seconds; current allocated memory: 21.320 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_656_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.56 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.7 seconds; current allocated memory: 21.320 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.16 seconds; current allocated memory: 21.320 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_657_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.56 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.71 seconds; current allocated memory: 21.320 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.05 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.13 seconds; current allocated memory: 21.320 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_658_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.56 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.71 seconds; current allocated memory: 21.320 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.03 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.12 seconds; current allocated memory: 21.320 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_659_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.59 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.71 seconds; current allocated memory: 21.320 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.02 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.11 seconds; current allocated memory: 21.320 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_660_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.7 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.84 seconds; current allocated memory: 21.320 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.1 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.19 seconds; current allocated memory: 21.320 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_661_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.56 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.74 seconds; current allocated memory: 21.320 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.06 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.14 seconds; current allocated memory: 21.320 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_662_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.6 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.76 seconds; current allocated memory: 21.320 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.05 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.14 seconds; current allocated memory: 21.320 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_663_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.59 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.73 seconds; current allocated memory: 21.320 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.03 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.12 seconds; current allocated memory: 21.320 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_664_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.57 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.7 seconds; current allocated memory: 21.320 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.07 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.17 seconds; current allocated memory: 21.320 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_665_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.57 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.72 seconds; current allocated memory: 21.320 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.04 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.13 seconds; current allocated memory: 21.320 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_666_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.6 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.75 seconds; current allocated memory: 21.320 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.03 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.11 seconds; current allocated memory: 21.320 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_667_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.57 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.7 seconds; current allocated memory: 21.320 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.04 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.12 seconds; current allocated memory: 21.320 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_668_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.55 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.7 seconds; current allocated memory: 21.320 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.07 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.17 seconds; current allocated memory: 21.320 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_669_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.57 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.73 seconds; current allocated memory: 21.320 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.06 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.15 seconds; current allocated memory: 21.320 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_670_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.59 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.72 seconds; current allocated memory: 21.320 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.06 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.16 seconds; current allocated memory: 21.320 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_671_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.59 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.72 seconds; current allocated memory: 21.320 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.06 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.14 seconds; current allocated memory: 21.320 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_672_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.63 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.79 seconds; current allocated memory: 21.320 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.06 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.15 seconds; current allocated memory: 21.320 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_673_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.6 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.73 seconds; current allocated memory: 21.320 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.05 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.19 seconds; current allocated memory: 21.320 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_674_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.6 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.76 seconds; current allocated memory: 21.320 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.05 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.15 seconds; current allocated memory: 21.320 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_675_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.6 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.73 seconds; current allocated memory: 21.320 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.08 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.17 seconds; current allocated memory: 21.320 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_676_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.58 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.72 seconds; current allocated memory: 21.320 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.08 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.21 seconds; current allocated memory: 21.320 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_677_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.61 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.73 seconds; current allocated memory: 21.320 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.04 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.13 seconds; current allocated memory: 21.320 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_678_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.62 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.78 seconds; current allocated memory: 21.320 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.07 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.16 seconds; current allocated memory: 21.320 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_679_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.61 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.73 seconds; current allocated memory: 21.320 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.08 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.19 seconds; current allocated memory: 21.320 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_680_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.61 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.74 seconds; current allocated memory: 21.320 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.08 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.19 seconds; current allocated memory: 21.320 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_681_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.62 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.83 seconds; current allocated memory: 21.320 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.05 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.15 seconds; current allocated memory: 21.320 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_682_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.62 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.77 seconds; current allocated memory: 21.320 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.09 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.18 seconds; current allocated memory: 21.320 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_683_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.61 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.73 seconds; current allocated memory: 21.320 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.07 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.16 seconds; current allocated memory: 21.320 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_684_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.62 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.8 seconds; current allocated memory: 21.320 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.07 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.14 seconds; current allocated memory: 21.320 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_685_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.61 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.74 seconds; current allocated memory: 21.320 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.06 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.15 seconds; current allocated memory: 21.320 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_686_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.61 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.74 seconds; current allocated memory: 21.320 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.1 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.21 seconds; current allocated memory: 21.320 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_687_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.62 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.77 seconds; current allocated memory: 21.320 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.09 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.18 seconds; current allocated memory: 21.320 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_688_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.63 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.77 seconds; current allocated memory: 21.320 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.06 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.15 seconds; current allocated memory: 21.320 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_689_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.64 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.78 seconds; current allocated memory: 21.320 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.09 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.17 seconds; current allocated memory: 21.320 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_690_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.68 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.84 seconds; current allocated memory: 21.320 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.09 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.17 seconds; current allocated memory: 21.320 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_691_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.66 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.82 seconds; current allocated memory: 21.320 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.08 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.15 seconds; current allocated memory: 21.320 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_8_692_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.65 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.78 seconds; current allocated memory: 21.320 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.09 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.17 seconds; current allocated memory: 21.320 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_k_512_1_Loop_data_drain_AB_proc27' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'data_drain_AB'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'data_drain_AB'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.48 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.61 seconds; current allocated memory: 21.320 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.11 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.2 seconds; current allocated memory: 21.320 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_k_512_1_Block_for_end177_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.41 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.5 seconds; current allocated memory: 21.320 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.18 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.27 seconds; current allocated memory: 21.320 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_k_512_1_Loop_data_drain_C_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'data_drain_C'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'data_drain_C'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.96 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.11 seconds; current allocated memory: 21.320 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.15 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.25 seconds; current allocated memory: 21.320 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_k_512_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_1_0 (from systolic_array_k_512_1_Loop_data_load_A_proc26_U0 to PE_8_8_453_1_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_2_0 (from systolic_array_k_512_1_Loop_data_load_A_proc26_U0 to PE_8_8_469_1_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_3_0 (from systolic_array_k_512_1_Loop_data_load_A_proc26_U0 to PE_8_8_485_1_U0) to 5 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_4_0 (from systolic_array_k_512_1_Loop_data_load_A_proc26_U0 to PE_8_8_501_1_U0) to 6 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_5_0 (from systolic_array_k_512_1_Loop_data_load_A_proc26_U0 to PE_8_8_517_1_U0) to 7 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_6_0 (from systolic_array_k_512_1_Loop_data_load_A_proc26_U0 to PE_8_8_533_1_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_7_0 (from systolic_array_k_512_1_Loop_data_load_A_proc26_U0 to PE_8_8_549_1_U0) to 9 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_8_0 (from systolic_array_k_512_1_Loop_data_load_A_proc26_U0 to PE_8_8_565_1_U0) to 10 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_9_0 (from systolic_array_k_512_1_Loop_data_load_A_proc26_U0 to PE_8_8_581_1_U0) to 11 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_10_0 (from systolic_array_k_512_1_Loop_data_load_A_proc26_U0 to PE_8_8_597_1_U0) to 12 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_11_0 (from systolic_array_k_512_1_Loop_data_load_A_proc26_U0 to PE_8_8_613_1_U0) to 13 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_12_0 (from systolic_array_k_512_1_Loop_data_load_A_proc26_U0 to PE_8_8_629_1_U0) to 14 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_13_0 (from systolic_array_k_512_1_Loop_data_load_A_proc26_U0 to PE_8_8_645_1_U0) to 15 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_14_0 (from systolic_array_k_512_1_Loop_data_load_A_proc26_U0 to PE_8_8_661_1_U0) to 16 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_15_0 (from systolic_array_k_512_1_Loop_data_load_A_proc26_U0 to PE_8_8_677_1_U0) to 17 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_1_0 (from systolic_array_k_512_1_Loop_data_load_A_proc26_U0 to PE_8_8_438_1_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_2_0 (from systolic_array_k_512_1_Loop_data_load_A_proc26_U0 to PE_8_8_439_1_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_3_0 (from systolic_array_k_512_1_Loop_data_load_A_proc26_U0 to PE_8_8_440_1_U0) to 5 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_4_0 (from systolic_array_k_512_1_Loop_data_load_A_proc26_U0 to PE_8_8_441_1_U0) to 6 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_5_0 (from systolic_array_k_512_1_Loop_data_load_A_proc26_U0 to PE_8_8_442_1_U0) to 7 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_6_0 (from systolic_array_k_512_1_Loop_data_load_A_proc26_U0 to PE_8_8_443_1_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_7_0 (from systolic_array_k_512_1_Loop_data_load_A_proc26_U0 to PE_8_8_444_1_U0) to 9 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_8_0 (from systolic_array_k_512_1_Loop_data_load_A_proc26_U0 to PE_8_8_445_1_U0) to 10 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_9_0 (from systolic_array_k_512_1_Loop_data_load_A_proc26_U0 to PE_8_8_446_1_U0) to 11 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_10_0 (from systolic_array_k_512_1_Loop_data_load_A_proc26_U0 to PE_8_8_447_1_U0) to 12 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_11_0 (from systolic_array_k_512_1_Loop_data_load_A_proc26_U0 to PE_8_8_448_1_U0) to 13 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_12_0 (from systolic_array_k_512_1_Loop_data_load_A_proc26_U0 to PE_8_8_449_1_U0) to 14 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_13_0 (from systolic_array_k_512_1_Loop_data_load_A_proc26_U0 to PE_8_8_450_1_U0) to 15 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_14_0 (from systolic_array_k_512_1_Loop_data_load_A_proc26_U0 to PE_8_8_451_1_U0) to 16 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_15_0 (from systolic_array_k_512_1_Loop_data_load_A_proc26_U0 to PE_8_8_452_1_U0) to 17 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_channel (from PE_8_8_437_1_U0 to systolic_array_k_512_1_Block_for_end177_proc_U0) to 32 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V (from PE_8_8_438_1_U0 to systolic_array_k_512_1_Block_for_end177_proc_U0) to 31 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1017 (from PE_8_8_439_1_U0 to systolic_array_k_512_1_Block_for_end177_proc_U0) to 30 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1018 (from PE_8_8_440_1_U0 to systolic_array_k_512_1_Block_for_end177_proc_U0) to 29 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1019 (from PE_8_8_441_1_U0 to systolic_array_k_512_1_Block_for_end177_proc_U0) to 28 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1020 (from PE_8_8_442_1_U0 to systolic_array_k_512_1_Block_for_end177_proc_U0) to 27 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1021 (from PE_8_8_443_1_U0 to systolic_array_k_512_1_Block_for_end177_proc_U0) to 26 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1022 (from PE_8_8_444_1_U0 to systolic_array_k_512_1_Block_for_end177_proc_U0) to 25 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1023 (from PE_8_8_445_1_U0 to systolic_array_k_512_1_Block_for_end177_proc_U0) to 24 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1024 (from PE_8_8_446_1_U0 to systolic_array_k_512_1_Block_for_end177_proc_U0) to 23 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1025 (from PE_8_8_447_1_U0 to systolic_array_k_512_1_Block_for_end177_proc_U0) to 22 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1026 (from PE_8_8_448_1_U0 to systolic_array_k_512_1_Block_for_end177_proc_U0) to 21 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1027 (from PE_8_8_449_1_U0 to systolic_array_k_512_1_Block_for_end177_proc_U0) to 20 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1028 (from PE_8_8_450_1_U0 to systolic_array_k_512_1_Block_for_end177_proc_U0) to 19 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1029 (from PE_8_8_451_1_U0 to systolic_array_k_512_1_Block_for_end177_proc_U0) to 18 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_0_16 (from PE_8_8_452_1_U0 to systolic_array_k_512_1_Loop_data_drain_AB_proc27_U0) to 17 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1030 (from PE_8_8_452_1_U0 to systolic_array_k_512_1_Block_for_end177_proc_U0) to 17 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1031 (from PE_8_8_453_1_U0 to systolic_array_k_512_1_Block_for_end177_proc_U0) to 31 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1032 (from PE_8_8_454_1_U0 to systolic_array_k_512_1_Block_for_end177_proc_U0) to 30 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1033 (from PE_8_8_455_1_U0 to systolic_array_k_512_1_Block_for_end177_proc_U0) to 29 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1034 (from PE_8_8_456_1_U0 to systolic_array_k_512_1_Block_for_end177_proc_U0) to 28 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1035 (from PE_8_8_457_1_U0 to systolic_array_k_512_1_Block_for_end177_proc_U0) to 27 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1036 (from PE_8_8_458_1_U0 to systolic_array_k_512_1_Block_for_end177_proc_U0) to 26 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1037 (from PE_8_8_459_1_U0 to systolic_array_k_512_1_Block_for_end177_proc_U0) to 25 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1038 (from PE_8_8_460_1_U0 to systolic_array_k_512_1_Block_for_end177_proc_U0) to 24 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1039 (from PE_8_8_461_1_U0 to systolic_array_k_512_1_Block_for_end177_proc_U0) to 23 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1040 (from PE_8_8_462_1_U0 to systolic_array_k_512_1_Block_for_end177_proc_U0) to 22 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1041 (from PE_8_8_463_1_U0 to systolic_array_k_512_1_Block_for_end177_proc_U0) to 21 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1042 (from PE_8_8_464_1_U0 to systolic_array_k_512_1_Block_for_end177_proc_U0) to 20 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1043 (from PE_8_8_465_1_U0 to systolic_array_k_512_1_Block_for_end177_proc_U0) to 19 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1044 (from PE_8_8_466_1_U0 to systolic_array_k_512_1_Block_for_end177_proc_U0) to 18 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1045 (from PE_8_8_467_1_U0 to systolic_array_k_512_1_Block_for_end177_proc_U0) to 17 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_1_16 (from PE_8_8_468_1_U0 to systolic_array_k_512_1_Loop_data_drain_AB_proc27_U0) to 16 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1046 (from PE_8_8_468_1_U0 to systolic_array_k_512_1_Block_for_end177_proc_U0) to 16 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1047 (from PE_8_8_469_1_U0 to systolic_array_k_512_1_Block_for_end177_proc_U0) to 30 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1048 (from PE_8_8_470_1_U0 to systolic_array_k_512_1_Block_for_end177_proc_U0) to 29 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1049 (from PE_8_8_471_1_U0 to systolic_array_k_512_1_Block_for_end177_proc_U0) to 28 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1050 (from PE_8_8_472_1_U0 to systolic_array_k_512_1_Block_for_end177_proc_U0) to 27 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1051 (from PE_8_8_473_1_U0 to systolic_array_k_512_1_Block_for_end177_proc_U0) to 26 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1052 (from PE_8_8_474_1_U0 to systolic_array_k_512_1_Block_for_end177_proc_U0) to 25 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1053 (from PE_8_8_475_1_U0 to systolic_array_k_512_1_Block_for_end177_proc_U0) to 24 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1054 (from PE_8_8_476_1_U0 to systolic_array_k_512_1_Block_for_end177_proc_U0) to 23 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1055 (from PE_8_8_477_1_U0 to systolic_array_k_512_1_Block_for_end177_proc_U0) to 22 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1056 (from PE_8_8_478_1_U0 to systolic_array_k_512_1_Block_for_end177_proc_U0) to 21 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1057 (from PE_8_8_479_1_U0 to systolic_array_k_512_1_Block_for_end177_proc_U0) to 20 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1058 (from PE_8_8_480_1_U0 to systolic_array_k_512_1_Block_for_end177_proc_U0) to 19 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1059 (from PE_8_8_481_1_U0 to systolic_array_k_512_1_Block_for_end177_proc_U0) to 18 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1060 (from PE_8_8_482_1_U0 to systolic_array_k_512_1_Block_for_end177_proc_U0) to 17 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1061 (from PE_8_8_483_1_U0 to systolic_array_k_512_1_Block_for_end177_proc_U0) to 16 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_2_16 (from PE_8_8_484_1_U0 to systolic_array_k_512_1_Loop_data_drain_AB_proc27_U0) to 15 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1062 (from PE_8_8_484_1_U0 to systolic_array_k_512_1_Block_for_end177_proc_U0) to 15 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1063 (from PE_8_8_485_1_U0 to systolic_array_k_512_1_Block_for_end177_proc_U0) to 29 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1064 (from PE_8_8_486_1_U0 to systolic_array_k_512_1_Block_for_end177_proc_U0) to 28 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1065 (from PE_8_8_487_1_U0 to systolic_array_k_512_1_Block_for_end177_proc_U0) to 27 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1066 (from PE_8_8_488_1_U0 to systolic_array_k_512_1_Block_for_end177_proc_U0) to 26 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1067 (from PE_8_8_489_1_U0 to systolic_array_k_512_1_Block_for_end177_proc_U0) to 25 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1068 (from PE_8_8_490_1_U0 to systolic_array_k_512_1_Block_for_end177_proc_U0) to 24 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1069 (from PE_8_8_491_1_U0 to systolic_array_k_512_1_Block_for_end177_proc_U0) to 23 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1070 (from PE_8_8_492_1_U0 to systolic_array_k_512_1_Block_for_end177_proc_U0) to 22 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1071 (from PE_8_8_493_1_U0 to systolic_array_k_512_1_Block_for_end177_proc_U0) to 21 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1072 (from PE_8_8_494_1_U0 to systolic_array_k_512_1_Block_for_end177_proc_U0) to 20 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1073 (from PE_8_8_495_1_U0 to systolic_array_k_512_1_Block_for_end177_proc_U0) to 19 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1074 (from PE_8_8_496_1_U0 to systolic_array_k_512_1_Block_for_end177_proc_U0) to 18 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1075 (from PE_8_8_497_1_U0 to systolic_array_k_512_1_Block_for_end177_proc_U0) to 17 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1076 (from PE_8_8_498_1_U0 to systolic_array_k_512_1_Block_for_end177_proc_U0) to 16 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1077 (from PE_8_8_499_1_U0 to systolic_array_k_512_1_Block_for_end177_proc_U0) to 15 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_3_16 (from PE_8_8_500_1_U0 to systolic_array_k_512_1_Loop_data_drain_AB_proc27_U0) to 14 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1078 (from PE_8_8_500_1_U0 to systolic_array_k_512_1_Block_for_end177_proc_U0) to 14 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1079 (from PE_8_8_501_1_U0 to systolic_array_k_512_1_Block_for_end177_proc_U0) to 28 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1080 (from PE_8_8_502_1_U0 to systolic_array_k_512_1_Block_for_end177_proc_U0) to 27 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1081 (from PE_8_8_503_1_U0 to systolic_array_k_512_1_Block_for_end177_proc_U0) to 26 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1082 (from PE_8_8_504_1_U0 to systolic_array_k_512_1_Block_for_end177_proc_U0) to 25 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1083 (from PE_8_8_505_1_U0 to systolic_array_k_512_1_Block_for_end177_proc_U0) to 24 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1084 (from PE_8_8_506_1_U0 to systolic_array_k_512_1_Block_for_end177_proc_U0) to 23 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1085 (from PE_8_8_507_1_U0 to systolic_array_k_512_1_Block_for_end177_proc_U0) to 22 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1086 (from PE_8_8_508_1_U0 to systolic_array_k_512_1_Block_for_end177_proc_U0) to 21 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1087 (from PE_8_8_509_1_U0 to systolic_array_k_512_1_Block_for_end177_proc_U0) to 20 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1088 (from PE_8_8_510_1_U0 to systolic_array_k_512_1_Block_for_end177_proc_U0) to 19 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1089 (from PE_8_8_511_1_U0 to systolic_array_k_512_1_Block_for_end177_proc_U0) to 18 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1090 (from PE_8_8_512_1_U0 to systolic_array_k_512_1_Block_for_end177_proc_U0) to 17 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1091 (from PE_8_8_513_1_U0 to systolic_array_k_512_1_Block_for_end177_proc_U0) to 16 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1092 (from PE_8_8_514_1_U0 to systolic_array_k_512_1_Block_for_end177_proc_U0) to 15 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1093 (from PE_8_8_515_1_U0 to systolic_array_k_512_1_Block_for_end177_proc_U0) to 14 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_4_16 (from PE_8_8_516_1_U0 to systolic_array_k_512_1_Loop_data_drain_AB_proc27_U0) to 13 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1094 (from PE_8_8_516_1_U0 to systolic_array_k_512_1_Block_for_end177_proc_U0) to 13 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1095 (from PE_8_8_517_1_U0 to systolic_array_k_512_1_Block_for_end177_proc_U0) to 27 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1096 (from PE_8_8_518_1_U0 to systolic_array_k_512_1_Block_for_end177_proc_U0) to 26 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1097 (from PE_8_8_519_1_U0 to systolic_array_k_512_1_Block_for_end177_proc_U0) to 25 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1098 (from PE_8_8_520_1_U0 to systolic_array_k_512_1_Block_for_end177_proc_U0) to 24 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1099 (from PE_8_8_521_1_U0 to systolic_array_k_512_1_Block_for_end177_proc_U0) to 23 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1100 (from PE_8_8_522_1_U0 to systolic_array_k_512_1_Block_for_end177_proc_U0) to 22 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1101 (from PE_8_8_523_1_U0 to systolic_array_k_512_1_Block_for_end177_proc_U0) to 21 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1102 (from PE_8_8_524_1_U0 to systolic_array_k_512_1_Block_for_end177_proc_U0) to 20 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1103 (from PE_8_8_525_1_U0 to systolic_array_k_512_1_Block_for_end177_proc_U0) to 19 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1104 (from PE_8_8_526_1_U0 to systolic_array_k_512_1_Block_for_end177_proc_U0) to 18 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1105 (from PE_8_8_527_1_U0 to systolic_array_k_512_1_Block_for_end177_proc_U0) to 17 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1106 (from PE_8_8_528_1_U0 to systolic_array_k_512_1_Block_for_end177_proc_U0) to 16 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1107 (from PE_8_8_529_1_U0 to systolic_array_k_512_1_Block_for_end177_proc_U0) to 15 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1108 (from PE_8_8_530_1_U0 to systolic_array_k_512_1_Block_for_end177_proc_U0) to 14 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1109 (from PE_8_8_531_1_U0 to systolic_array_k_512_1_Block_for_end177_proc_U0) to 13 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_5_16 (from PE_8_8_532_1_U0 to systolic_array_k_512_1_Loop_data_drain_AB_proc27_U0) to 12 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1110 (from PE_8_8_532_1_U0 to systolic_array_k_512_1_Block_for_end177_proc_U0) to 12 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1111 (from PE_8_8_533_1_U0 to systolic_array_k_512_1_Block_for_end177_proc_U0) to 26 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1112 (from PE_8_8_534_1_U0 to systolic_array_k_512_1_Block_for_end177_proc_U0) to 25 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1113 (from PE_8_8_535_1_U0 to systolic_array_k_512_1_Block_for_end177_proc_U0) to 24 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1114 (from PE_8_8_536_1_U0 to systolic_array_k_512_1_Block_for_end177_proc_U0) to 23 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1115 (from PE_8_8_537_1_U0 to systolic_array_k_512_1_Block_for_end177_proc_U0) to 22 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1116 (from PE_8_8_538_1_U0 to systolic_array_k_512_1_Block_for_end177_proc_U0) to 21 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1117 (from PE_8_8_539_1_U0 to systolic_array_k_512_1_Block_for_end177_proc_U0) to 20 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1118 (from PE_8_8_540_1_U0 to systolic_array_k_512_1_Block_for_end177_proc_U0) to 19 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1119 (from PE_8_8_541_1_U0 to systolic_array_k_512_1_Block_for_end177_proc_U0) to 18 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1120 (from PE_8_8_542_1_U0 to systolic_array_k_512_1_Block_for_end177_proc_U0) to 17 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1121 (from PE_8_8_543_1_U0 to systolic_array_k_512_1_Block_for_end177_proc_U0) to 16 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1122 (from PE_8_8_544_1_U0 to systolic_array_k_512_1_Block_for_end177_proc_U0) to 15 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1123 (from PE_8_8_545_1_U0 to systolic_array_k_512_1_Block_for_end177_proc_U0) to 14 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1124 (from PE_8_8_546_1_U0 to systolic_array_k_512_1_Block_for_end177_proc_U0) to 13 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1125 (from PE_8_8_547_1_U0 to systolic_array_k_512_1_Block_for_end177_proc_U0) to 12 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_6_16 (from PE_8_8_548_1_U0 to systolic_array_k_512_1_Loop_data_drain_AB_proc27_U0) to 11 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1126 (from PE_8_8_548_1_U0 to systolic_array_k_512_1_Block_for_end177_proc_U0) to 11 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1127 (from PE_8_8_549_1_U0 to systolic_array_k_512_1_Block_for_end177_proc_U0) to 25 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1128 (from PE_8_8_550_1_U0 to systolic_array_k_512_1_Block_for_end177_proc_U0) to 24 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1129 (from PE_8_8_551_1_U0 to systolic_array_k_512_1_Block_for_end177_proc_U0) to 23 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1130 (from PE_8_8_552_1_U0 to systolic_array_k_512_1_Block_for_end177_proc_U0) to 22 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1131 (from PE_8_8_553_1_U0 to systolic_array_k_512_1_Block_for_end177_proc_U0) to 21 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1132 (from PE_8_8_554_1_U0 to systolic_array_k_512_1_Block_for_end177_proc_U0) to 20 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1133 (from PE_8_8_555_1_U0 to systolic_array_k_512_1_Block_for_end177_proc_U0) to 19 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1134 (from PE_8_8_556_1_U0 to systolic_array_k_512_1_Block_for_end177_proc_U0) to 18 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1135 (from PE_8_8_557_1_U0 to systolic_array_k_512_1_Block_for_end177_proc_U0) to 17 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1136 (from PE_8_8_558_1_U0 to systolic_array_k_512_1_Block_for_end177_proc_U0) to 16 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1137 (from PE_8_8_559_1_U0 to systolic_array_k_512_1_Block_for_end177_proc_U0) to 15 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1138 (from PE_8_8_560_1_U0 to systolic_array_k_512_1_Block_for_end177_proc_U0) to 14 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1139 (from PE_8_8_561_1_U0 to systolic_array_k_512_1_Block_for_end177_proc_U0) to 13 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1140 (from PE_8_8_562_1_U0 to systolic_array_k_512_1_Block_for_end177_proc_U0) to 12 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1141 (from PE_8_8_563_1_U0 to systolic_array_k_512_1_Block_for_end177_proc_U0) to 11 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_7_16 (from PE_8_8_564_1_U0 to systolic_array_k_512_1_Loop_data_drain_AB_proc27_U0) to 10 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1142 (from PE_8_8_564_1_U0 to systolic_array_k_512_1_Block_for_end177_proc_U0) to 10 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1143 (from PE_8_8_565_1_U0 to systolic_array_k_512_1_Block_for_end177_proc_U0) to 24 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1144 (from PE_8_8_566_1_U0 to systolic_array_k_512_1_Block_for_end177_proc_U0) to 23 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1145 (from PE_8_8_567_1_U0 to systolic_array_k_512_1_Block_for_end177_proc_U0) to 22 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1146 (from PE_8_8_568_1_U0 to systolic_array_k_512_1_Block_for_end177_proc_U0) to 21 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1147 (from PE_8_8_569_1_U0 to systolic_array_k_512_1_Block_for_end177_proc_U0) to 20 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1148 (from PE_8_8_570_1_U0 to systolic_array_k_512_1_Block_for_end177_proc_U0) to 19 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1149 (from PE_8_8_571_1_U0 to systolic_array_k_512_1_Block_for_end177_proc_U0) to 18 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1150 (from PE_8_8_572_1_U0 to systolic_array_k_512_1_Block_for_end177_proc_U0) to 17 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1151 (from PE_8_8_573_1_U0 to systolic_array_k_512_1_Block_for_end177_proc_U0) to 16 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1152 (from PE_8_8_574_1_U0 to systolic_array_k_512_1_Block_for_end177_proc_U0) to 15 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1153 (from PE_8_8_575_1_U0 to systolic_array_k_512_1_Block_for_end177_proc_U0) to 14 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1154 (from PE_8_8_576_1_U0 to systolic_array_k_512_1_Block_for_end177_proc_U0) to 13 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1155 (from PE_8_8_577_1_U0 to systolic_array_k_512_1_Block_for_end177_proc_U0) to 12 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1156 (from PE_8_8_578_1_U0 to systolic_array_k_512_1_Block_for_end177_proc_U0) to 11 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1157 (from PE_8_8_579_1_U0 to systolic_array_k_512_1_Block_for_end177_proc_U0) to 10 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_8_16 (from PE_8_8_580_1_U0 to systolic_array_k_512_1_Loop_data_drain_AB_proc27_U0) to 9 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1158 (from PE_8_8_580_1_U0 to systolic_array_k_512_1_Block_for_end177_proc_U0) to 9 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1159 (from PE_8_8_581_1_U0 to systolic_array_k_512_1_Block_for_end177_proc_U0) to 23 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1160 (from PE_8_8_582_1_U0 to systolic_array_k_512_1_Block_for_end177_proc_U0) to 22 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1161 (from PE_8_8_583_1_U0 to systolic_array_k_512_1_Block_for_end177_proc_U0) to 21 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1162 (from PE_8_8_584_1_U0 to systolic_array_k_512_1_Block_for_end177_proc_U0) to 20 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1163 (from PE_8_8_585_1_U0 to systolic_array_k_512_1_Block_for_end177_proc_U0) to 19 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1164 (from PE_8_8_586_1_U0 to systolic_array_k_512_1_Block_for_end177_proc_U0) to 18 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1165 (from PE_8_8_587_1_U0 to systolic_array_k_512_1_Block_for_end177_proc_U0) to 17 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1166 (from PE_8_8_588_1_U0 to systolic_array_k_512_1_Block_for_end177_proc_U0) to 16 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1167 (from PE_8_8_589_1_U0 to systolic_array_k_512_1_Block_for_end177_proc_U0) to 15 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1168 (from PE_8_8_590_1_U0 to systolic_array_k_512_1_Block_for_end177_proc_U0) to 14 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1169 (from PE_8_8_591_1_U0 to systolic_array_k_512_1_Block_for_end177_proc_U0) to 13 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1170 (from PE_8_8_592_1_U0 to systolic_array_k_512_1_Block_for_end177_proc_U0) to 12 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1171 (from PE_8_8_593_1_U0 to systolic_array_k_512_1_Block_for_end177_proc_U0) to 11 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1172 (from PE_8_8_594_1_U0 to systolic_array_k_512_1_Block_for_end177_proc_U0) to 10 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1173 (from PE_8_8_595_1_U0 to systolic_array_k_512_1_Block_for_end177_proc_U0) to 9 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_9_16 (from PE_8_8_596_1_U0 to systolic_array_k_512_1_Loop_data_drain_AB_proc27_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1174 (from PE_8_8_596_1_U0 to systolic_array_k_512_1_Block_for_end177_proc_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1175 (from PE_8_8_597_1_U0 to systolic_array_k_512_1_Block_for_end177_proc_U0) to 22 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1176 (from PE_8_8_598_1_U0 to systolic_array_k_512_1_Block_for_end177_proc_U0) to 21 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1177 (from PE_8_8_599_1_U0 to systolic_array_k_512_1_Block_for_end177_proc_U0) to 20 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1178 (from PE_8_8_600_1_U0 to systolic_array_k_512_1_Block_for_end177_proc_U0) to 19 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1179 (from PE_8_8_601_1_U0 to systolic_array_k_512_1_Block_for_end177_proc_U0) to 18 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1180 (from PE_8_8_602_1_U0 to systolic_array_k_512_1_Block_for_end177_proc_U0) to 17 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1181 (from PE_8_8_603_1_U0 to systolic_array_k_512_1_Block_for_end177_proc_U0) to 16 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1182 (from PE_8_8_604_1_U0 to systolic_array_k_512_1_Block_for_end177_proc_U0) to 15 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1183 (from PE_8_8_605_1_U0 to systolic_array_k_512_1_Block_for_end177_proc_U0) to 14 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1184 (from PE_8_8_606_1_U0 to systolic_array_k_512_1_Block_for_end177_proc_U0) to 13 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1185 (from PE_8_8_607_1_U0 to systolic_array_k_512_1_Block_for_end177_proc_U0) to 12 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1186 (from PE_8_8_608_1_U0 to systolic_array_k_512_1_Block_for_end177_proc_U0) to 11 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1187 (from PE_8_8_609_1_U0 to systolic_array_k_512_1_Block_for_end177_proc_U0) to 10 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1188 (from PE_8_8_610_1_U0 to systolic_array_k_512_1_Block_for_end177_proc_U0) to 9 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1189 (from PE_8_8_611_1_U0 to systolic_array_k_512_1_Block_for_end177_proc_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_10_16 (from PE_8_8_612_1_U0 to systolic_array_k_512_1_Loop_data_drain_AB_proc27_U0) to 7 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1190 (from PE_8_8_612_1_U0 to systolic_array_k_512_1_Block_for_end177_proc_U0) to 7 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1191 (from PE_8_8_613_1_U0 to systolic_array_k_512_1_Block_for_end177_proc_U0) to 21 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1192 (from PE_8_8_614_1_U0 to systolic_array_k_512_1_Block_for_end177_proc_U0) to 20 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1193 (from PE_8_8_615_1_U0 to systolic_array_k_512_1_Block_for_end177_proc_U0) to 19 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1194 (from PE_8_8_616_1_U0 to systolic_array_k_512_1_Block_for_end177_proc_U0) to 18 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1195 (from PE_8_8_617_1_U0 to systolic_array_k_512_1_Block_for_end177_proc_U0) to 17 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1196 (from PE_8_8_618_1_U0 to systolic_array_k_512_1_Block_for_end177_proc_U0) to 16 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1197 (from PE_8_8_619_1_U0 to systolic_array_k_512_1_Block_for_end177_proc_U0) to 15 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1198 (from PE_8_8_620_1_U0 to systolic_array_k_512_1_Block_for_end177_proc_U0) to 14 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1199 (from PE_8_8_621_1_U0 to systolic_array_k_512_1_Block_for_end177_proc_U0) to 13 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1200 (from PE_8_8_622_1_U0 to systolic_array_k_512_1_Block_for_end177_proc_U0) to 12 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1201 (from PE_8_8_623_1_U0 to systolic_array_k_512_1_Block_for_end177_proc_U0) to 11 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1202 (from PE_8_8_624_1_U0 to systolic_array_k_512_1_Block_for_end177_proc_U0) to 10 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1203 (from PE_8_8_625_1_U0 to systolic_array_k_512_1_Block_for_end177_proc_U0) to 9 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1204 (from PE_8_8_626_1_U0 to systolic_array_k_512_1_Block_for_end177_proc_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1205 (from PE_8_8_627_1_U0 to systolic_array_k_512_1_Block_for_end177_proc_U0) to 7 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_11_16 (from PE_8_8_628_1_U0 to systolic_array_k_512_1_Loop_data_drain_AB_proc27_U0) to 6 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1206 (from PE_8_8_628_1_U0 to systolic_array_k_512_1_Block_for_end177_proc_U0) to 6 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1207 (from PE_8_8_629_1_U0 to systolic_array_k_512_1_Block_for_end177_proc_U0) to 20 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1208 (from PE_8_8_630_1_U0 to systolic_array_k_512_1_Block_for_end177_proc_U0) to 19 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1209 (from PE_8_8_631_1_U0 to systolic_array_k_512_1_Block_for_end177_proc_U0) to 18 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1210 (from PE_8_8_632_1_U0 to systolic_array_k_512_1_Block_for_end177_proc_U0) to 17 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1211 (from PE_8_8_633_1_U0 to systolic_array_k_512_1_Block_for_end177_proc_U0) to 16 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1212 (from PE_8_8_634_1_U0 to systolic_array_k_512_1_Block_for_end177_proc_U0) to 15 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1213 (from PE_8_8_635_1_U0 to systolic_array_k_512_1_Block_for_end177_proc_U0) to 14 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1214 (from PE_8_8_636_1_U0 to systolic_array_k_512_1_Block_for_end177_proc_U0) to 13 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1215 (from PE_8_8_637_1_U0 to systolic_array_k_512_1_Block_for_end177_proc_U0) to 12 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1216 (from PE_8_8_638_1_U0 to systolic_array_k_512_1_Block_for_end177_proc_U0) to 11 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1217 (from PE_8_8_639_1_U0 to systolic_array_k_512_1_Block_for_end177_proc_U0) to 10 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1218 (from PE_8_8_640_1_U0 to systolic_array_k_512_1_Block_for_end177_proc_U0) to 9 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1219 (from PE_8_8_641_1_U0 to systolic_array_k_512_1_Block_for_end177_proc_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1220 (from PE_8_8_642_1_U0 to systolic_array_k_512_1_Block_for_end177_proc_U0) to 7 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1221 (from PE_8_8_643_1_U0 to systolic_array_k_512_1_Block_for_end177_proc_U0) to 6 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_12_16 (from PE_8_8_644_1_U0 to systolic_array_k_512_1_Loop_data_drain_AB_proc27_U0) to 5 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1222 (from PE_8_8_644_1_U0 to systolic_array_k_512_1_Block_for_end177_proc_U0) to 5 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1223 (from PE_8_8_645_1_U0 to systolic_array_k_512_1_Block_for_end177_proc_U0) to 19 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1224 (from PE_8_8_646_1_U0 to systolic_array_k_512_1_Block_for_end177_proc_U0) to 18 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1225 (from PE_8_8_647_1_U0 to systolic_array_k_512_1_Block_for_end177_proc_U0) to 17 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1226 (from PE_8_8_648_1_U0 to systolic_array_k_512_1_Block_for_end177_proc_U0) to 16 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1227 (from PE_8_8_649_1_U0 to systolic_array_k_512_1_Block_for_end177_proc_U0) to 15 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1228 (from PE_8_8_650_1_U0 to systolic_array_k_512_1_Block_for_end177_proc_U0) to 14 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1229 (from PE_8_8_651_1_U0 to systolic_array_k_512_1_Block_for_end177_proc_U0) to 13 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1230 (from PE_8_8_652_1_U0 to systolic_array_k_512_1_Block_for_end177_proc_U0) to 12 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1231 (from PE_8_8_653_1_U0 to systolic_array_k_512_1_Block_for_end177_proc_U0) to 11 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1232 (from PE_8_8_654_1_U0 to systolic_array_k_512_1_Block_for_end177_proc_U0) to 10 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1233 (from PE_8_8_655_1_U0 to systolic_array_k_512_1_Block_for_end177_proc_U0) to 9 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1234 (from PE_8_8_656_1_U0 to systolic_array_k_512_1_Block_for_end177_proc_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1235 (from PE_8_8_657_1_U0 to systolic_array_k_512_1_Block_for_end177_proc_U0) to 7 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1236 (from PE_8_8_658_1_U0 to systolic_array_k_512_1_Block_for_end177_proc_U0) to 6 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1237 (from PE_8_8_659_1_U0 to systolic_array_k_512_1_Block_for_end177_proc_U0) to 5 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_13_16 (from PE_8_8_660_1_U0 to systolic_array_k_512_1_Loop_data_drain_AB_proc27_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1238 (from PE_8_8_660_1_U0 to systolic_array_k_512_1_Block_for_end177_proc_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1239 (from PE_8_8_661_1_U0 to systolic_array_k_512_1_Block_for_end177_proc_U0) to 18 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1240 (from PE_8_8_662_1_U0 to systolic_array_k_512_1_Block_for_end177_proc_U0) to 17 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1241 (from PE_8_8_663_1_U0 to systolic_array_k_512_1_Block_for_end177_proc_U0) to 16 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1242 (from PE_8_8_664_1_U0 to systolic_array_k_512_1_Block_for_end177_proc_U0) to 15 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1243 (from PE_8_8_665_1_U0 to systolic_array_k_512_1_Block_for_end177_proc_U0) to 14 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1244 (from PE_8_8_666_1_U0 to systolic_array_k_512_1_Block_for_end177_proc_U0) to 13 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1245 (from PE_8_8_667_1_U0 to systolic_array_k_512_1_Block_for_end177_proc_U0) to 12 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1246 (from PE_8_8_668_1_U0 to systolic_array_k_512_1_Block_for_end177_proc_U0) to 11 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1247 (from PE_8_8_669_1_U0 to systolic_array_k_512_1_Block_for_end177_proc_U0) to 10 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1248 (from PE_8_8_670_1_U0 to systolic_array_k_512_1_Block_for_end177_proc_U0) to 9 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1249 (from PE_8_8_671_1_U0 to systolic_array_k_512_1_Block_for_end177_proc_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1250 (from PE_8_8_672_1_U0 to systolic_array_k_512_1_Block_for_end177_proc_U0) to 7 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1251 (from PE_8_8_673_1_U0 to systolic_array_k_512_1_Block_for_end177_proc_U0) to 6 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1252 (from PE_8_8_674_1_U0 to systolic_array_k_512_1_Block_for_end177_proc_U0) to 5 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1253 (from PE_8_8_675_1_U0 to systolic_array_k_512_1_Block_for_end177_proc_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_14_16 (from PE_8_8_676_1_U0 to systolic_array_k_512_1_Loop_data_drain_AB_proc27_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1254 (from PE_8_8_676_1_U0 to systolic_array_k_512_1_Block_for_end177_proc_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_0_16 (from PE_8_8_677_1_U0 to systolic_array_k_512_1_Loop_data_drain_AB_proc27_U0) to 17 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1255 (from PE_8_8_677_1_U0 to systolic_array_k_512_1_Block_for_end177_proc_U0) to 17 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_1_16 (from PE_8_8_678_1_U0 to systolic_array_k_512_1_Loop_data_drain_AB_proc27_U0) to 16 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1256 (from PE_8_8_678_1_U0 to systolic_array_k_512_1_Block_for_end177_proc_U0) to 16 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_2_16 (from PE_8_8_679_1_U0 to systolic_array_k_512_1_Loop_data_drain_AB_proc27_U0) to 15 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1257 (from PE_8_8_679_1_U0 to systolic_array_k_512_1_Block_for_end177_proc_U0) to 15 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_3_16 (from PE_8_8_680_1_U0 to systolic_array_k_512_1_Loop_data_drain_AB_proc27_U0) to 14 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1258 (from PE_8_8_680_1_U0 to systolic_array_k_512_1_Block_for_end177_proc_U0) to 14 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_4_16 (from PE_8_8_681_1_U0 to systolic_array_k_512_1_Loop_data_drain_AB_proc27_U0) to 13 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1259 (from PE_8_8_681_1_U0 to systolic_array_k_512_1_Block_for_end177_proc_U0) to 13 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_5_16 (from PE_8_8_682_1_U0 to systolic_array_k_512_1_Loop_data_drain_AB_proc27_U0) to 12 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1260 (from PE_8_8_682_1_U0 to systolic_array_k_512_1_Block_for_end177_proc_U0) to 12 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_6_16 (from PE_8_8_683_1_U0 to systolic_array_k_512_1_Loop_data_drain_AB_proc27_U0) to 11 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1261 (from PE_8_8_683_1_U0 to systolic_array_k_512_1_Block_for_end177_proc_U0) to 11 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_7_16 (from PE_8_8_684_1_U0 to systolic_array_k_512_1_Loop_data_drain_AB_proc27_U0) to 10 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1262 (from PE_8_8_684_1_U0 to systolic_array_k_512_1_Block_for_end177_proc_U0) to 10 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_8_16 (from PE_8_8_685_1_U0 to systolic_array_k_512_1_Loop_data_drain_AB_proc27_U0) to 9 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1263 (from PE_8_8_685_1_U0 to systolic_array_k_512_1_Block_for_end177_proc_U0) to 9 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_9_16 (from PE_8_8_686_1_U0 to systolic_array_k_512_1_Loop_data_drain_AB_proc27_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1264 (from PE_8_8_686_1_U0 to systolic_array_k_512_1_Block_for_end177_proc_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_10_16 (from PE_8_8_687_1_U0 to systolic_array_k_512_1_Loop_data_drain_AB_proc27_U0) to 7 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1265 (from PE_8_8_687_1_U0 to systolic_array_k_512_1_Block_for_end177_proc_U0) to 7 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_11_16 (from PE_8_8_688_1_U0 to systolic_array_k_512_1_Loop_data_drain_AB_proc27_U0) to 6 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1266 (from PE_8_8_688_1_U0 to systolic_array_k_512_1_Block_for_end177_proc_U0) to 6 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_12_16 (from PE_8_8_689_1_U0 to systolic_array_k_512_1_Loop_data_drain_AB_proc27_U0) to 5 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1267 (from PE_8_8_689_1_U0 to systolic_array_k_512_1_Block_for_end177_proc_U0) to 5 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_13_16 (from PE_8_8_690_1_U0 to systolic_array_k_512_1_Loop_data_drain_AB_proc27_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1268 (from PE_8_8_690_1_U0 to systolic_array_k_512_1_Block_for_end177_proc_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_14_16 (from PE_8_8_691_1_U0 to systolic_array_k_512_1_Loop_data_drain_AB_proc27_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1269 (from PE_8_8_691_1_U0 to systolic_array_k_512_1_Block_for_end177_proc_U0) to 3 to improve performance and/or avoid deadlocks.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 56.24 seconds. CPU system time: 1.62 seconds. Elapsed time: 61.56 seconds; current allocated memory: 21.383 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.3 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.42 seconds; current allocated memory: 21.383 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'l_bias_scale_j_proc42_Pipeline_l_bias_scale_j' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_bias_scale_j'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 13, loop 'l_bias_scale_j'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3.47 seconds. CPU system time: 0.04 seconds. Elapsed time: 3.62 seconds; current allocated memory: 21.383 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.19 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.29 seconds; current allocated memory: 21.383 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'l_bias_scale_j_proc42' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.36 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.47 seconds; current allocated memory: 21.383 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.08 seconds; current allocated memory: 21.383 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_block_gemm43' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-871] Estimated clock period (3.15882ns) exceeds the target (target clock period: 3.33ns, clock uncertainty: 0.8991ns, effective delay budget: 2.4309ns).
Resolution: For help on HLS 200-871 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'dataflow_in_loop_block_gemm43' consists of the following:	wire read operation ('head_id_read') on port 'head_id' [38]  (0 ns)
	'call' operation ('_ln0') to 'init_block_AB_proc41' [59]  (3.16 ns)

Resolution: For help on HLS 200-1016 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.49 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.61 seconds; current allocated memory: 21.383 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.58 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.69 seconds; current allocated memory: 21.383 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'gemm_systolic_array_cont_12603_12604_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-871] Estimated clock period (3.15882ns) exceeds the target (target clock period: 3.33ns, clock uncertainty: 0.8991ns, effective delay budget: 2.4309ns).
Resolution: For help on HLS 200-871 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'gemm_systolic_array_cont_12603_12604_1' consists of the following:	'call' operation ('_ln117', gemm_systolic_array.cpp:117) to 'dataflow_in_loop_block_gemm43' [52]  (3.16 ns)

Resolution: For help on HLS 200-1016 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.95 seconds. CPU system time: 0.04 seconds. Elapsed time: 3.09 seconds; current allocated memory: 21.383 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.5 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.59 seconds; current allocated memory: 21.383 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Context_layer_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_j1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'l_j1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3.09 seconds. CPU system time: 0.04 seconds. Elapsed time: 3.22 seconds; current allocated memory: 21.383 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.76 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.86 seconds; current allocated memory: 21.383 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_l_multi_head' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.84 seconds. CPU system time: 0.03 seconds. Elapsed time: 2.96 seconds; current allocated memory: 21.383 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.51 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.62 seconds; current allocated memory: 21.383 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Self_attention_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 5.35 seconds. CPU system time: 0.03 seconds. Elapsed time: 5.46 seconds; current allocated memory: 21.383 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.5 seconds. CPU system time: 0.02 seconds. Elapsed time: 2.6 seconds; current allocated memory: 21.383 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Self_attention_1_wrapper' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 5.36 seconds. CPU system time: 0.03 seconds. Elapsed time: 5.67 seconds; current allocated memory: 21.383 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.49 seconds. CPU system time: 0.02 seconds. Elapsed time: 2.59 seconds; current allocated memory: 21.383 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Linear_layer_ds0_1_Pipeline_l_j1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_j1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'l_j1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 5.83 seconds. CPU system time: 0.07 seconds. Elapsed time: 6 seconds; current allocated memory: 21.383 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.92 seconds. CPU system time: 0.02 seconds. Elapsed time: 1 seconds; current allocated memory: 21.383 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'entry_proc3148' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.95 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.03 seconds; current allocated memory: 21.383 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.96 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.04 seconds; current allocated memory: 21.383 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'init_block_AB_proc44_Pipeline_init_block_AB' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'init_block_AB'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'init_block_AB'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.38 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.69 seconds; current allocated memory: 21.383 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.06 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.14 seconds; current allocated memory: 21.383 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'init_block_AB_proc44' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.04 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.12 seconds; current allocated memory: 21.383 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.03 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.17 seconds; current allocated memory: 21.383 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_k_768_436_1_Loop_data_in_buffer_proc28' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'data_in_buffer'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'data_in_buffer'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.31 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.43 seconds; current allocated memory: 21.383 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.03 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.11 seconds; current allocated memory: 21.383 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_k_768_436_1_Loop_data_load_A_proc29' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'data_load_A'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'data_load_A'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.37 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.53 seconds; current allocated memory: 21.383 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.04 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.12 seconds; current allocated memory: 21.383 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1204_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.54 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.68 seconds; current allocated memory: 21.383 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.1 seconds; current allocated memory: 21.383 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1205_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.56 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.69 seconds; current allocated memory: 21.383 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.03 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.12 seconds; current allocated memory: 21.383 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1206_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.57 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.74 seconds; current allocated memory: 21.383 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.07 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.17 seconds; current allocated memory: 21.383 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1207_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.55 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.69 seconds; current allocated memory: 21.383 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.06 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.16 seconds; current allocated memory: 21.383 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1208_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.54 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.68 seconds; current allocated memory: 21.383 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.04 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.13 seconds; current allocated memory: 21.383 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1209_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.58 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.71 seconds; current allocated memory: 21.383 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.03 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.12 seconds; current allocated memory: 21.383 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1210_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.6 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.73 seconds; current allocated memory: 21.383 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.07 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.16 seconds; current allocated memory: 21.383 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1211_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.55 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.69 seconds; current allocated memory: 21.383 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.07 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.16 seconds; current allocated memory: 21.383 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1212_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.55 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.68 seconds; current allocated memory: 21.383 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.07 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.19 seconds; current allocated memory: 21.383 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1213_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.63 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.76 seconds; current allocated memory: 21.383 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.08 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.18 seconds; current allocated memory: 21.383 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1214_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.59 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.76 seconds; current allocated memory: 21.383 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.08 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.17 seconds; current allocated memory: 21.383 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1215_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.58 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.73 seconds; current allocated memory: 21.383 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.06 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.16 seconds; current allocated memory: 21.383 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1216_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.66 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.8 seconds; current allocated memory: 21.383 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.05 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.15 seconds; current allocated memory: 21.383 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1217_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.63 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.81 seconds; current allocated memory: 21.383 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.07 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.19 seconds; current allocated memory: 21.383 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1218_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.61 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.77 seconds; current allocated memory: 21.383 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.11 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.2 seconds; current allocated memory: 21.383 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1219_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.64 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.81 seconds; current allocated memory: 21.383 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.12 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.22 seconds; current allocated memory: 21.383 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1220_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.63 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.81 seconds; current allocated memory: 21.383 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.06 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.15 seconds; current allocated memory: 21.383 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1221_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.63 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.81 seconds; current allocated memory: 21.383 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.1 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.19 seconds; current allocated memory: 21.383 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1222_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.63 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.76 seconds; current allocated memory: 21.383 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.12 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.22 seconds; current allocated memory: 21.383 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1223_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.68 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.82 seconds; current allocated memory: 21.383 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.11 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.2 seconds; current allocated memory: 21.383 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1224_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.64 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.79 seconds; current allocated memory: 21.383 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.11 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.19 seconds; current allocated memory: 21.383 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1225_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.64 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.83 seconds; current allocated memory: 21.383 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.1 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.19 seconds; current allocated memory: 21.383 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1226_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.66 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.81 seconds; current allocated memory: 21.383 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.11 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.19 seconds; current allocated memory: 21.383 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1227_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.64 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.81 seconds; current allocated memory: 21.383 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.11 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.21 seconds; current allocated memory: 21.383 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1228_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.65 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.78 seconds; current allocated memory: 21.383 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.14 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.22 seconds; current allocated memory: 21.383 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1229_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.65 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.81 seconds; current allocated memory: 21.383 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.16 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.23 seconds; current allocated memory: 21.383 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1230_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.7 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.84 seconds; current allocated memory: 21.383 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.15 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.24 seconds; current allocated memory: 21.383 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1231_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.69 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.85 seconds; current allocated memory: 21.383 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.13 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.24 seconds; current allocated memory: 21.383 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1232_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.68 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.81 seconds; current allocated memory: 21.383 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.12 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.21 seconds; current allocated memory: 21.383 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1233_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.7 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.85 seconds; current allocated memory: 21.383 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.13 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.22 seconds; current allocated memory: 21.383 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1234_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.69 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.87 seconds; current allocated memory: 21.383 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.12 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.22 seconds; current allocated memory: 21.383 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1235_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.69 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.85 seconds; current allocated memory: 21.383 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.12 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.44 seconds; current allocated memory: 21.383 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1236_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.68 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.82 seconds; current allocated memory: 21.383 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.14 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.22 seconds; current allocated memory: 21.383 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1237_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.7 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.86 seconds; current allocated memory: 21.383 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.13 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.23 seconds; current allocated memory: 21.383 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1238_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.73 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.86 seconds; current allocated memory: 21.383 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.12 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.2 seconds; current allocated memory: 21.383 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1239_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.67 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.8 seconds; current allocated memory: 21.383 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.14 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.21 seconds; current allocated memory: 21.383 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1240_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.71 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.88 seconds; current allocated memory: 21.383 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.12 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.2 seconds; current allocated memory: 21.383 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1241_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.71 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.91 seconds; current allocated memory: 21.383 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.13 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.23 seconds; current allocated memory: 21.383 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1242_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.73 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.85 seconds; current allocated memory: 21.383 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.17 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.24 seconds; current allocated memory: 21.383 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1243_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.7 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.84 seconds; current allocated memory: 21.383 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.12 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.22 seconds; current allocated memory: 21.383 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1244_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.7 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.9 seconds; current allocated memory: 21.383 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.14 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.25 seconds; current allocated memory: 21.383 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1245_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.71 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.85 seconds; current allocated memory: 21.383 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.15 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.28 seconds; current allocated memory: 21.383 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1246_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.72 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.86 seconds; current allocated memory: 21.383 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.15 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.23 seconds; current allocated memory: 21.383 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1247_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.76 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.9 seconds; current allocated memory: 21.383 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.18 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.27 seconds; current allocated memory: 21.383 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1248_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.71 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.86 seconds; current allocated memory: 21.383 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.16 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.27 seconds; current allocated memory: 21.383 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1249_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.73 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.89 seconds; current allocated memory: 21.383 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.14 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.24 seconds; current allocated memory: 21.383 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1250_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.71 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.85 seconds; current allocated memory: 21.383 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.17 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.28 seconds; current allocated memory: 21.383 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1251_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.74 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.91 seconds; current allocated memory: 21.383 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.14 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.24 seconds; current allocated memory: 21.383 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1252_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.75 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.92 seconds; current allocated memory: 21.383 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.19 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.33 seconds; current allocated memory: 21.383 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1253_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.75 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.91 seconds; current allocated memory: 21.383 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.15 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.25 seconds; current allocated memory: 21.383 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1254_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.77 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.92 seconds; current allocated memory: 21.383 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.16 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.27 seconds; current allocated memory: 21.383 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1255_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.74 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.89 seconds; current allocated memory: 21.383 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.2 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.3 seconds; current allocated memory: 21.383 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1256_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.74 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.89 seconds; current allocated memory: 21.383 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.14 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.24 seconds; current allocated memory: 21.383 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1257_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.77 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.9 seconds; current allocated memory: 21.383 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.17 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.27 seconds; current allocated memory: 21.383 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1258_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.74 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.88 seconds; current allocated memory: 21.383 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.26 seconds; current allocated memory: 21.383 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1259_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.76 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.9 seconds; current allocated memory: 21.383 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.16 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.25 seconds; current allocated memory: 21.383 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1260_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.78 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.94 seconds; current allocated memory: 21.383 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.2 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.29 seconds; current allocated memory: 21.383 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1261_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.78 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.92 seconds; current allocated memory: 21.383 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.18 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.27 seconds; current allocated memory: 21.383 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1262_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.79 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.93 seconds; current allocated memory: 21.383 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.18 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.27 seconds; current allocated memory: 21.383 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1263_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.74 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.88 seconds; current allocated memory: 21.383 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.18 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.27 seconds; current allocated memory: 21.383 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1264_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.76 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.9 seconds; current allocated memory: 21.383 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.16 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.26 seconds; current allocated memory: 21.383 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1265_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.77 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.91 seconds; current allocated memory: 21.383 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.21 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.29 seconds; current allocated memory: 21.383 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1266_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.76 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.91 seconds; current allocated memory: 21.383 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.15 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.27 seconds; current allocated memory: 21.383 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1267_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.77 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.9 seconds; current allocated memory: 21.383 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.18 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.26 seconds; current allocated memory: 21.383 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1268_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.8 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.93 seconds; current allocated memory: 21.383 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.19 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.28 seconds; current allocated memory: 21.383 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1269_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.8 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.93 seconds; current allocated memory: 21.383 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.17 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.25 seconds; current allocated memory: 21.383 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1270_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.77 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.91 seconds; current allocated memory: 21.383 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.2 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.29 seconds; current allocated memory: 21.383 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1271_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.8 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.94 seconds; current allocated memory: 21.383 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.21 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.31 seconds; current allocated memory: 21.383 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1272_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.82 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.97 seconds; current allocated memory: 21.383 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.21 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.3 seconds; current allocated memory: 21.383 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1273_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.8 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.96 seconds; current allocated memory: 21.383 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.19 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.29 seconds; current allocated memory: 21.383 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1274_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.8 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.95 seconds; current allocated memory: 21.383 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.19 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.28 seconds; current allocated memory: 21.383 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1275_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.8 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.94 seconds; current allocated memory: 21.383 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.24 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.34 seconds; current allocated memory: 21.383 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1276_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.8 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.95 seconds; current allocated memory: 21.383 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.18 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.28 seconds; current allocated memory: 21.383 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1277_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.86 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.26 seconds; current allocated memory: 21.383 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.26 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.34 seconds; current allocated memory: 21.383 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1278_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.82 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.03 seconds; current allocated memory: 21.383 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.18 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.29 seconds; current allocated memory: 21.383 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1279_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.85 seconds. CPU system time: 0.05 seconds. Elapsed time: 2 seconds; current allocated memory: 21.383 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.23 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.36 seconds; current allocated memory: 21.383 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1280_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.84 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.98 seconds; current allocated memory: 21.383 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.21 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.31 seconds; current allocated memory: 21.383 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1281_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.84 seconds. CPU system time: 0.03 seconds. Elapsed time: 2.03 seconds; current allocated memory: 21.383 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.23 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.31 seconds; current allocated memory: 21.383 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1282_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.83 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.99 seconds; current allocated memory: 21.383 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.22 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.3 seconds; current allocated memory: 21.383 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1283_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.83 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.97 seconds; current allocated memory: 21.383 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.23 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.36 seconds; current allocated memory: 21.383 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1284_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.81 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.95 seconds; current allocated memory: 21.383 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.21 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.3 seconds; current allocated memory: 21.383 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1285_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.86 seconds. CPU system time: 0.05 seconds. Elapsed time: 2 seconds; current allocated memory: 21.383 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.21 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.3 seconds; current allocated memory: 21.383 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1286_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.81 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.96 seconds; current allocated memory: 21.383 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.22 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.32 seconds; current allocated memory: 21.383 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1287_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.84 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.99 seconds; current allocated memory: 21.383 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.22 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.32 seconds; current allocated memory: 21.383 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1288_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.82 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.97 seconds; current allocated memory: 21.383 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.23 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.53 seconds; current allocated memory: 21.383 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1289_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.84 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.98 seconds; current allocated memory: 21.383 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.2 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.3 seconds; current allocated memory: 21.383 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1290_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.86 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.02 seconds; current allocated memory: 21.383 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.23 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.31 seconds; current allocated memory: 21.383 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1291_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.83 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.98 seconds; current allocated memory: 21.383 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.2 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.29 seconds; current allocated memory: 21.383 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1292_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.83 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.96 seconds; current allocated memory: 21.383 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.23 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.33 seconds; current allocated memory: 21.383 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1293_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.87 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.03 seconds; current allocated memory: 21.383 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.23 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.31 seconds; current allocated memory: 21.383 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1294_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.81 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.96 seconds; current allocated memory: 21.383 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.23 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.34 seconds; current allocated memory: 21.383 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1295_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.82 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.96 seconds; current allocated memory: 21.383 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.21 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.31 seconds; current allocated memory: 21.383 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1296_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.84 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.98 seconds; current allocated memory: 21.383 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.23 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.36 seconds; current allocated memory: 21.383 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1297_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.82 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.2 seconds; current allocated memory: 21.383 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.22 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.3 seconds; current allocated memory: 21.383 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1298_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.83 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.04 seconds; current allocated memory: 21.383 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.22 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.32 seconds; current allocated memory: 21.445 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1299_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.79 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.96 seconds; current allocated memory: 21.445 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.21 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.3 seconds; current allocated memory: 21.445 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1300_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.89 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.04 seconds; current allocated memory: 21.445 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.2 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.29 seconds; current allocated memory: 21.445 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1301_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.83 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.96 seconds; current allocated memory: 21.445 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.22 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.32 seconds; current allocated memory: 21.445 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1302_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.84 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.99 seconds; current allocated memory: 21.445 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.22 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.3 seconds; current allocated memory: 21.445 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1303_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.88 seconds. CPU system time: 0.03 seconds. Elapsed time: 2.02 seconds; current allocated memory: 21.445 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.27 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.54 seconds; current allocated memory: 21.445 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1304_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.86 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.04 seconds; current allocated memory: 21.445 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.2 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.32 seconds; current allocated memory: 21.445 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1305_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.84 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.99 seconds; current allocated memory: 21.445 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.23 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.33 seconds; current allocated memory: 21.445 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1306_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.85 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.99 seconds; current allocated memory: 21.445 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.24 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.34 seconds; current allocated memory: 21.445 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1307_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.87 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.01 seconds; current allocated memory: 21.445 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.24 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.33 seconds; current allocated memory: 21.445 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1308_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.87 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.01 seconds; current allocated memory: 21.445 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.25 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.36 seconds; current allocated memory: 21.445 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1309_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.95 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.23 seconds; current allocated memory: 21.445 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.27 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.45 seconds; current allocated memory: 21.445 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1310_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.9 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.32 seconds; current allocated memory: 21.445 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.29 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.49 seconds; current allocated memory: 21.445 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1311_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.91 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.22 seconds; current allocated memory: 21.445 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.26 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.38 seconds; current allocated memory: 21.445 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1312_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.9 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.1 seconds; current allocated memory: 21.445 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.25 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.34 seconds; current allocated memory: 21.445 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1313_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.86 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.99 seconds; current allocated memory: 21.445 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.28 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.36 seconds; current allocated memory: 21.445 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1314_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.88 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.03 seconds; current allocated memory: 21.445 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.27 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.38 seconds; current allocated memory: 21.445 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1315_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.91 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.05 seconds; current allocated memory: 21.445 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.25 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.34 seconds; current allocated memory: 21.445 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1316_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.9 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.05 seconds; current allocated memory: 21.445 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.28 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.37 seconds; current allocated memory: 21.445 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1317_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.86 seconds. CPU system time: 0.04 seconds. Elapsed time: 2 seconds; current allocated memory: 21.445 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.24 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.34 seconds; current allocated memory: 21.445 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1318_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.89 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.02 seconds; current allocated memory: 21.445 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.24 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.33 seconds; current allocated memory: 21.445 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1319_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.9 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.05 seconds; current allocated memory: 21.445 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.29 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.41 seconds; current allocated memory: 21.445 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1320_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.92 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.06 seconds; current allocated memory: 21.445 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.28 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.38 seconds; current allocated memory: 21.445 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1321_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.88 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.02 seconds; current allocated memory: 21.445 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.28 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.38 seconds; current allocated memory: 21.445 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1322_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.94 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.08 seconds; current allocated memory: 21.445 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.36 seconds; current allocated memory: 21.445 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1323_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.9 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.04 seconds; current allocated memory: 21.445 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.27 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.35 seconds; current allocated memory: 21.445 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1324_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.91 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.05 seconds; current allocated memory: 21.445 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.26 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.35 seconds; current allocated memory: 21.445 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1325_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.92 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.07 seconds; current allocated memory: 21.445 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.3 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.41 seconds; current allocated memory: 21.445 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1326_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.94 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.09 seconds; current allocated memory: 21.445 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.3 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.37 seconds; current allocated memory: 21.445 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1327_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.9 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.03 seconds; current allocated memory: 21.445 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.28 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.38 seconds; current allocated memory: 21.445 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1328_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.94 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.07 seconds; current allocated memory: 21.445 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.28 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.38 seconds; current allocated memory: 21.445 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1329_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.96 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.1 seconds; current allocated memory: 21.445 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.27 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.56 seconds; current allocated memory: 21.445 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1330_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.96 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.1 seconds; current allocated memory: 21.445 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.28 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.37 seconds; current allocated memory: 21.445 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1331_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.93 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.07 seconds; current allocated memory: 21.445 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.3 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.39 seconds; current allocated memory: 21.445 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1332_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.93 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.08 seconds; current allocated memory: 21.445 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.28 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.37 seconds; current allocated memory: 21.445 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1333_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.94 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.08 seconds; current allocated memory: 21.445 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.27 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.36 seconds; current allocated memory: 21.445 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1334_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.96 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.11 seconds; current allocated memory: 21.445 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.31 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.39 seconds; current allocated memory: 21.445 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1335_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.98 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.13 seconds; current allocated memory: 21.445 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.28 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.37 seconds; current allocated memory: 21.445 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1336_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.93 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.07 seconds; current allocated memory: 21.445 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.3 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.4 seconds; current allocated memory: 21.445 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1337_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.96 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.11 seconds; current allocated memory: 21.445 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.3 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.38 seconds; current allocated memory: 21.445 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1338_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.95 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.09 seconds; current allocated memory: 21.445 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.31 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.41 seconds; current allocated memory: 21.445 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1339_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.98 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.11 seconds; current allocated memory: 21.445 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.3 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.38 seconds; current allocated memory: 21.445 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1340_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.96 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.11 seconds; current allocated memory: 21.445 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.32 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.42 seconds; current allocated memory: 21.445 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1341_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.98 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.13 seconds; current allocated memory: 21.445 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.3 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.41 seconds; current allocated memory: 21.445 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1342_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.94 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.08 seconds; current allocated memory: 21.445 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.3 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.4 seconds; current allocated memory: 21.445 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1343_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.96 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.16 seconds; current allocated memory: 21.445 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.32 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.45 seconds; current allocated memory: 21.445 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1344_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.98 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.13 seconds; current allocated memory: 21.445 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.28 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.38 seconds; current allocated memory: 21.445 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1345_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.97 seconds. CPU system time: 0.03 seconds. Elapsed time: 2.1 seconds; current allocated memory: 21.445 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.33 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.44 seconds; current allocated memory: 21.445 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1346_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.95 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.11 seconds; current allocated memory: 21.445 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.31 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.44 seconds; current allocated memory: 21.445 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1347_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.98 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.19 seconds; current allocated memory: 21.445 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.34 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.5 seconds; current allocated memory: 21.445 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1348_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.21 seconds; current allocated memory: 21.445 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.35 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.52 seconds; current allocated memory: 21.445 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1349_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.05 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.26 seconds; current allocated memory: 21.445 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.33 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.47 seconds; current allocated memory: 21.445 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1350_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.01 seconds. CPU system time: 0.03 seconds. Elapsed time: 2.2 seconds; current allocated memory: 21.445 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.35 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.48 seconds; current allocated memory: 21.445 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1351_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.01 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.22 seconds; current allocated memory: 21.445 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.32 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.5 seconds; current allocated memory: 21.445 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1352_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.96 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.2 seconds; current allocated memory: 21.445 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.32 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.41 seconds; current allocated memory: 21.445 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1353_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.01 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.2 seconds; current allocated memory: 21.445 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.32 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.42 seconds; current allocated memory: 21.445 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1354_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.01 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.24 seconds; current allocated memory: 21.445 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.29 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.4 seconds; current allocated memory: 21.445 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1355_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.03 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.25 seconds; current allocated memory: 21.445 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.33 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.46 seconds; current allocated memory: 21.445 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1356_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.02 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.23 seconds; current allocated memory: 21.445 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.31 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.4 seconds; current allocated memory: 21.445 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1357_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.97 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.13 seconds; current allocated memory: 21.445 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.32 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.42 seconds; current allocated memory: 21.445 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1358_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.01 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.17 seconds; current allocated memory: 21.445 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.36 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.44 seconds; current allocated memory: 21.445 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1359_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.21 seconds; current allocated memory: 21.445 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.3 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.39 seconds; current allocated memory: 21.445 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1360_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.02 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.19 seconds; current allocated memory: 21.445 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.35 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.45 seconds; current allocated memory: 21.445 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1361_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.02 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.17 seconds; current allocated memory: 21.445 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.34 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.47 seconds; current allocated memory: 21.445 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1362_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.99 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.16 seconds; current allocated memory: 21.445 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.34 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.5 seconds; current allocated memory: 21.445 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1363_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.02 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.19 seconds; current allocated memory: 21.445 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.37 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.45 seconds; current allocated memory: 21.445 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1364_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.02 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.18 seconds; current allocated memory: 21.445 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.33 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.41 seconds; current allocated memory: 21.445 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1365_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.04 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.2 seconds; current allocated memory: 21.445 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.33 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.44 seconds; current allocated memory: 21.445 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1366_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.06 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.2 seconds; current allocated memory: 21.445 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.35 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.47 seconds; current allocated memory: 21.445 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1367_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.04 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.22 seconds; current allocated memory: 21.445 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.35 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.46 seconds; current allocated memory: 21.445 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1368_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.03 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.2 seconds; current allocated memory: 21.445 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.36 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.45 seconds; current allocated memory: 21.445 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1369_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.04 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.23 seconds; current allocated memory: 21.445 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.35 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.44 seconds; current allocated memory: 21.445 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1370_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.08 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.3 seconds; current allocated memory: 21.445 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.38 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.48 seconds; current allocated memory: 21.445 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1371_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.06 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.24 seconds; current allocated memory: 21.445 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.36 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.45 seconds; current allocated memory: 21.445 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1372_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.04 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.19 seconds; current allocated memory: 21.445 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.36 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.45 seconds; current allocated memory: 21.445 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1373_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.06 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.23 seconds; current allocated memory: 21.445 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.36 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.51 seconds; current allocated memory: 21.445 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1374_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.05 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.24 seconds; current allocated memory: 21.445 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.36 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.48 seconds; current allocated memory: 21.445 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1375_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.09 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.29 seconds; current allocated memory: 21.445 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.35 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.48 seconds; current allocated memory: 21.445 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1376_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.06 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.23 seconds; current allocated memory: 21.445 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.38 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.5 seconds; current allocated memory: 21.445 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1377_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.06 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.25 seconds; current allocated memory: 21.445 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.36 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.49 seconds; current allocated memory: 21.445 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1378_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.06 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.24 seconds; current allocated memory: 21.445 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.35 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.46 seconds; current allocated memory: 21.445 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1379_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.06 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.23 seconds; current allocated memory: 21.445 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.38 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.48 seconds; current allocated memory: 21.445 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1380_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.09 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.28 seconds; current allocated memory: 21.445 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.35 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.47 seconds; current allocated memory: 21.445 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1381_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.08 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.23 seconds; current allocated memory: 21.445 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.39 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.55 seconds; current allocated memory: 21.445 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1382_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.05 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.2 seconds; current allocated memory: 21.445 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.37 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.51 seconds; current allocated memory: 21.445 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1383_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.06 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.23 seconds; current allocated memory: 21.445 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.34 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.46 seconds; current allocated memory: 21.445 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1384_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.05 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.23 seconds; current allocated memory: 21.445 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.39 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.52 seconds; current allocated memory: 21.445 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1385_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.1 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.28 seconds; current allocated memory: 21.445 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.41 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.51 seconds; current allocated memory: 21.445 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1386_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.05 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.23 seconds; current allocated memory: 21.445 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.35 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.46 seconds; current allocated memory: 21.445 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1387_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.05 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.23 seconds; current allocated memory: 21.445 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.37 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.48 seconds; current allocated memory: 21.445 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1388_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.09 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.27 seconds; current allocated memory: 21.445 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.35 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.45 seconds; current allocated memory: 21.445 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1389_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.05 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.23 seconds; current allocated memory: 21.445 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.37 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.5 seconds; current allocated memory: 21.445 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1390_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.05 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.24 seconds; current allocated memory: 21.445 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.38 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.49 seconds; current allocated memory: 21.445 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1391_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.07 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.25 seconds; current allocated memory: 21.445 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.36 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.46 seconds; current allocated memory: 21.445 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1392_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.06 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.2 seconds; current allocated memory: 21.445 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.38 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.49 seconds; current allocated memory: 21.445 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1393_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.07 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.23 seconds; current allocated memory: 21.445 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.37 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.47 seconds; current allocated memory: 21.445 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1394_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.09 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.26 seconds; current allocated memory: 21.445 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.36 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.47 seconds; current allocated memory: 21.445 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1395_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.06 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.22 seconds; current allocated memory: 21.445 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.39 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.5 seconds; current allocated memory: 21.445 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1396_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.05 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.24 seconds; current allocated memory: 21.445 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.38 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.51 seconds; current allocated memory: 21.445 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1397_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.07 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.24 seconds; current allocated memory: 21.445 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.36 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.46 seconds; current allocated memory: 21.445 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1398_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.07 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.26 seconds; current allocated memory: 21.445 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.37 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.46 seconds; current allocated memory: 21.445 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1399_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.07 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.23 seconds; current allocated memory: 21.445 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.35 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.45 seconds; current allocated memory: 21.445 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1400_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.04 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.21 seconds; current allocated memory: 21.445 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.36 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.47 seconds; current allocated memory: 21.445 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1401_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.07 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.24 seconds; current allocated memory: 21.445 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.38 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.47 seconds; current allocated memory: 21.445 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1402_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.05 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.21 seconds; current allocated memory: 21.445 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.36 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.48 seconds; current allocated memory: 21.445 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1403_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.09 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.44 seconds; current allocated memory: 21.445 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.38 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.48 seconds; current allocated memory: 21.445 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1404_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.09 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.26 seconds; current allocated memory: 21.445 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.39 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.47 seconds; current allocated memory: 21.445 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1405_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.09 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.25 seconds; current allocated memory: 21.445 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.39 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.48 seconds; current allocated memory: 21.445 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1406_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.09 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.23 seconds; current allocated memory: 21.445 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.38 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.48 seconds; current allocated memory: 21.445 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1407_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.08 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.23 seconds; current allocated memory: 21.445 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.38 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.47 seconds; current allocated memory: 21.445 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1408_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.08 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.22 seconds; current allocated memory: 21.445 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.39 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.5 seconds; current allocated memory: 21.445 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1409_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.08 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.23 seconds; current allocated memory: 21.445 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.38 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.48 seconds; current allocated memory: 21.445 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1410_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.07 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.22 seconds; current allocated memory: 21.445 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.37 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.46 seconds; current allocated memory: 21.445 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1411_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.05 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.21 seconds; current allocated memory: 21.445 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.38 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.51 seconds; current allocated memory: 21.445 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1412_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.11 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.32 seconds; current allocated memory: 21.445 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.39 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.54 seconds; current allocated memory: 21.445 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1413_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.09 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.28 seconds; current allocated memory: 21.445 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.38 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.54 seconds; current allocated memory: 21.445 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1414_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.09 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.28 seconds; current allocated memory: 21.445 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.39 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.51 seconds; current allocated memory: 21.445 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1415_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.11 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.28 seconds; current allocated memory: 21.445 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.39 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.52 seconds; current allocated memory: 21.445 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1416_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.1 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.29 seconds; current allocated memory: 21.445 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.38 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.5 seconds; current allocated memory: 21.445 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1417_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.1 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.28 seconds; current allocated memory: 21.445 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.4 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.51 seconds; current allocated memory: 21.445 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1418_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.11 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.31 seconds; current allocated memory: 21.445 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.4 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.52 seconds; current allocated memory: 21.445 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1419_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.11 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.34 seconds; current allocated memory: 21.445 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.39 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.51 seconds; current allocated memory: 21.445 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1420_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.14 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.34 seconds; current allocated memory: 21.445 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.4 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.53 seconds; current allocated memory: 21.445 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1421_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.14 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.34 seconds; current allocated memory: 21.445 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.41 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.52 seconds; current allocated memory: 21.445 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1422_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.14 seconds. CPU system time: 0.03 seconds. Elapsed time: 2.4 seconds; current allocated memory: 21.445 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.4 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.74 seconds; current allocated memory: 21.445 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1423_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.14 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.34 seconds; current allocated memory: 21.445 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.39 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.51 seconds; current allocated memory: 21.445 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1424_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.1 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.31 seconds; current allocated memory: 21.445 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.42 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.55 seconds; current allocated memory: 21.445 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1425_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.13 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.32 seconds; current allocated memory: 21.445 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.39 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.53 seconds; current allocated memory: 21.445 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1426_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.08 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.26 seconds; current allocated memory: 21.445 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.42 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.52 seconds; current allocated memory: 21.445 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1427_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.12 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.31 seconds; current allocated memory: 21.445 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.41 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.51 seconds; current allocated memory: 21.445 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1428_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.16 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.37 seconds; current allocated memory: 21.445 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.41 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.53 seconds; current allocated memory: 21.445 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1429_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.13 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.31 seconds; current allocated memory: 21.445 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.39 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.51 seconds; current allocated memory: 21.445 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1430_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.14 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.33 seconds; current allocated memory: 21.445 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.42 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.52 seconds; current allocated memory: 21.445 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1431_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.16 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.35 seconds; current allocated memory: 21.445 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.41 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.53 seconds; current allocated memory: 21.445 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1432_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.13 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.32 seconds; current allocated memory: 21.445 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.39 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.51 seconds; current allocated memory: 21.445 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1433_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.13 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.32 seconds; current allocated memory: 21.445 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.41 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.53 seconds; current allocated memory: 21.445 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1434_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.13 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.3 seconds; current allocated memory: 21.445 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.41 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.52 seconds; current allocated memory: 21.445 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1435_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.11 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.29 seconds; current allocated memory: 21.445 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.39 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.5 seconds; current allocated memory: 21.445 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1436_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.11 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.3 seconds; current allocated memory: 21.445 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.41 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.73 seconds; current allocated memory: 21.445 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1437_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.11 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.31 seconds; current allocated memory: 21.445 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.42 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.52 seconds; current allocated memory: 21.445 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1438_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.14 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.34 seconds; current allocated memory: 21.445 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.4 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.52 seconds; current allocated memory: 21.445 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1439_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.13 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.31 seconds; current allocated memory: 21.445 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.39 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.49 seconds; current allocated memory: 21.445 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1440_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.12 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.3 seconds; current allocated memory: 21.445 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.41 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.52 seconds; current allocated memory: 21.445 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1441_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.16 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.36 seconds; current allocated memory: 21.445 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.43 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.55 seconds; current allocated memory: 21.445 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1442_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.14 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.32 seconds; current allocated memory: 21.445 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.39 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.52 seconds; current allocated memory: 21.445 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1443_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.13 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.32 seconds; current allocated memory: 21.445 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.42 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.58 seconds; current allocated memory: 21.445 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1444_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.14 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.32 seconds; current allocated memory: 21.445 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.42 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.53 seconds; current allocated memory: 21.445 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1445_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.13 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.32 seconds; current allocated memory: 21.445 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.41 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.53 seconds; current allocated memory: 21.445 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1446_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.14 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.36 seconds; current allocated memory: 21.445 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.42 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.53 seconds; current allocated memory: 21.445 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1447_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.14 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.37 seconds; current allocated memory: 21.445 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.43 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.58 seconds; current allocated memory: 21.445 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1448_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.16 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.39 seconds; current allocated memory: 21.445 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.42 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.56 seconds; current allocated memory: 21.445 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1449_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.14 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.38 seconds; current allocated memory: 21.445 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.39 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.54 seconds; current allocated memory: 21.445 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1450_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.14 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.34 seconds; current allocated memory: 21.445 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.42 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.55 seconds; current allocated memory: 21.445 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1451_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.15 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.36 seconds; current allocated memory: 21.445 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.41 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.54 seconds; current allocated memory: 21.445 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1452_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.15 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.33 seconds; current allocated memory: 21.445 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.42 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.55 seconds; current allocated memory: 21.445 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1453_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.13 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.56 seconds; current allocated memory: 21.445 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.4 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.53 seconds; current allocated memory: 21.445 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1454_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.18 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.37 seconds; current allocated memory: 21.445 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.43 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.57 seconds; current allocated memory: 21.445 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1455_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.18 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.43 seconds; current allocated memory: 21.445 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.43 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.56 seconds; current allocated memory: 21.445 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1456_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.14 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.38 seconds; current allocated memory: 21.445 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.41 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.53 seconds; current allocated memory: 21.445 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1457_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.14 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.4 seconds; current allocated memory: 21.445 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.42 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.56 seconds; current allocated memory: 21.445 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1458_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.12 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.35 seconds; current allocated memory: 21.445 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.41 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.53 seconds; current allocated memory: 21.445 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1459_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.13 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.35 seconds; current allocated memory: 21.445 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.41 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.54 seconds; current allocated memory: 21.445 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_k_768_436_1_Loop_data_drain_AB_proc30' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'data_drain_AB'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'data_drain_AB'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.9 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.08 seconds; current allocated memory: 21.445 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.4 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.73 seconds; current allocated memory: 21.445 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_k_768_436_1_Block_for_end177_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.74 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.89 seconds; current allocated memory: 21.508 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.5 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.64 seconds; current allocated memory: 21.508 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_k_768_436_1_Loop_data_drain_C_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'data_drain_C'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'data_drain_C'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.41 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.62 seconds; current allocated memory: 21.508 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.48 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.81 seconds; current allocated memory: 21.508 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_k_768_436_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_1_0 (from systolic_array_k_768_436_1_Loop_data_load_A_proc29_U0 to PE_8_4_pack_1220_1_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_2_0 (from systolic_array_k_768_436_1_Loop_data_load_A_proc29_U0 to PE_8_4_pack_1236_1_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_3_0 (from systolic_array_k_768_436_1_Loop_data_load_A_proc29_U0 to PE_8_4_pack_1252_1_U0) to 5 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_4_0 (from systolic_array_k_768_436_1_Loop_data_load_A_proc29_U0 to PE_8_4_pack_1268_1_U0) to 6 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_5_0 (from systolic_array_k_768_436_1_Loop_data_load_A_proc29_U0 to PE_8_4_pack_1284_1_U0) to 7 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_6_0 (from systolic_array_k_768_436_1_Loop_data_load_A_proc29_U0 to PE_8_4_pack_1300_1_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_7_0 (from systolic_array_k_768_436_1_Loop_data_load_A_proc29_U0 to PE_8_4_pack_1316_1_U0) to 9 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_8_0 (from systolic_array_k_768_436_1_Loop_data_load_A_proc29_U0 to PE_8_4_pack_1332_1_U0) to 10 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_9_0 (from systolic_array_k_768_436_1_Loop_data_load_A_proc29_U0 to PE_8_4_pack_1348_1_U0) to 11 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_10_0 (from systolic_array_k_768_436_1_Loop_data_load_A_proc29_U0 to PE_8_4_pack_1364_1_U0) to 12 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_11_0 (from systolic_array_k_768_436_1_Loop_data_load_A_proc29_U0 to PE_8_4_pack_1380_1_U0) to 13 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_12_0 (from systolic_array_k_768_436_1_Loop_data_load_A_proc29_U0 to PE_8_4_pack_1396_1_U0) to 14 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_13_0 (from systolic_array_k_768_436_1_Loop_data_load_A_proc29_U0 to PE_8_4_pack_1412_1_U0) to 15 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_14_0 (from systolic_array_k_768_436_1_Loop_data_load_A_proc29_U0 to PE_8_4_pack_1428_1_U0) to 16 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_15_0 (from systolic_array_k_768_436_1_Loop_data_load_A_proc29_U0 to PE_8_4_pack_1444_1_U0) to 17 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_1_0 (from systolic_array_k_768_436_1_Loop_data_load_A_proc29_U0 to PE_8_4_pack_1205_1_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_2_0 (from systolic_array_k_768_436_1_Loop_data_load_A_proc29_U0 to PE_8_4_pack_1206_1_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_3_0 (from systolic_array_k_768_436_1_Loop_data_load_A_proc29_U0 to PE_8_4_pack_1207_1_U0) to 5 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_4_0 (from systolic_array_k_768_436_1_Loop_data_load_A_proc29_U0 to PE_8_4_pack_1208_1_U0) to 6 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_5_0 (from systolic_array_k_768_436_1_Loop_data_load_A_proc29_U0 to PE_8_4_pack_1209_1_U0) to 7 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_6_0 (from systolic_array_k_768_436_1_Loop_data_load_A_proc29_U0 to PE_8_4_pack_1210_1_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_7_0 (from systolic_array_k_768_436_1_Loop_data_load_A_proc29_U0 to PE_8_4_pack_1211_1_U0) to 9 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_8_0 (from systolic_array_k_768_436_1_Loop_data_load_A_proc29_U0 to PE_8_4_pack_1212_1_U0) to 10 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_9_0 (from systolic_array_k_768_436_1_Loop_data_load_A_proc29_U0 to PE_8_4_pack_1213_1_U0) to 11 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_10_0 (from systolic_array_k_768_436_1_Loop_data_load_A_proc29_U0 to PE_8_4_pack_1214_1_U0) to 12 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_11_0 (from systolic_array_k_768_436_1_Loop_data_load_A_proc29_U0 to PE_8_4_pack_1215_1_U0) to 13 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_12_0 (from systolic_array_k_768_436_1_Loop_data_load_A_proc29_U0 to PE_8_4_pack_1216_1_U0) to 14 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_13_0 (from systolic_array_k_768_436_1_Loop_data_load_A_proc29_U0 to PE_8_4_pack_1217_1_U0) to 15 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_14_0 (from systolic_array_k_768_436_1_Loop_data_load_A_proc29_U0 to PE_8_4_pack_1218_1_U0) to 16 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_15_0 (from systolic_array_k_768_436_1_Loop_data_load_A_proc29_U0 to PE_8_4_pack_1219_1_U0) to 17 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_channel (from PE_8_4_pack_1204_1_U0 to systolic_array_k_768_436_1_Block_for_end177_proc_U0) to 32 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V (from PE_8_4_pack_1205_1_U0 to systolic_array_k_768_436_1_Block_for_end177_proc_U0) to 31 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1 (from PE_8_4_pack_1206_1_U0 to systolic_array_k_768_436_1_Block_for_end177_proc_U0) to 30 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_2 (from PE_8_4_pack_1207_1_U0 to systolic_array_k_768_436_1_Block_for_end177_proc_U0) to 29 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_3 (from PE_8_4_pack_1208_1_U0 to systolic_array_k_768_436_1_Block_for_end177_proc_U0) to 28 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_4 (from PE_8_4_pack_1209_1_U0 to systolic_array_k_768_436_1_Block_for_end177_proc_U0) to 27 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_5 (from PE_8_4_pack_1210_1_U0 to systolic_array_k_768_436_1_Block_for_end177_proc_U0) to 26 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_6 (from PE_8_4_pack_1211_1_U0 to systolic_array_k_768_436_1_Block_for_end177_proc_U0) to 25 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_7 (from PE_8_4_pack_1212_1_U0 to systolic_array_k_768_436_1_Block_for_end177_proc_U0) to 24 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_8 (from PE_8_4_pack_1213_1_U0 to systolic_array_k_768_436_1_Block_for_end177_proc_U0) to 23 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_9 (from PE_8_4_pack_1214_1_U0 to systolic_array_k_768_436_1_Block_for_end177_proc_U0) to 22 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_10 (from PE_8_4_pack_1215_1_U0 to systolic_array_k_768_436_1_Block_for_end177_proc_U0) to 21 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_11 (from PE_8_4_pack_1216_1_U0 to systolic_array_k_768_436_1_Block_for_end177_proc_U0) to 20 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_12 (from PE_8_4_pack_1217_1_U0 to systolic_array_k_768_436_1_Block_for_end177_proc_U0) to 19 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_13 (from PE_8_4_pack_1218_1_U0 to systolic_array_k_768_436_1_Block_for_end177_proc_U0) to 18 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_0_16 (from PE_8_4_pack_1219_1_U0 to systolic_array_k_768_436_1_Loop_data_drain_AB_proc30_U0) to 17 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_14 (from PE_8_4_pack_1219_1_U0 to systolic_array_k_768_436_1_Block_for_end177_proc_U0) to 17 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_15 (from PE_8_4_pack_1220_1_U0 to systolic_array_k_768_436_1_Block_for_end177_proc_U0) to 31 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_16 (from PE_8_4_pack_1221_1_U0 to systolic_array_k_768_436_1_Block_for_end177_proc_U0) to 30 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_17 (from PE_8_4_pack_1222_1_U0 to systolic_array_k_768_436_1_Block_for_end177_proc_U0) to 29 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_18 (from PE_8_4_pack_1223_1_U0 to systolic_array_k_768_436_1_Block_for_end177_proc_U0) to 28 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_19 (from PE_8_4_pack_1224_1_U0 to systolic_array_k_768_436_1_Block_for_end177_proc_U0) to 27 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_20 (from PE_8_4_pack_1225_1_U0 to systolic_array_k_768_436_1_Block_for_end177_proc_U0) to 26 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_21 (from PE_8_4_pack_1226_1_U0 to systolic_array_k_768_436_1_Block_for_end177_proc_U0) to 25 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_22 (from PE_8_4_pack_1227_1_U0 to systolic_array_k_768_436_1_Block_for_end177_proc_U0) to 24 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_23 (from PE_8_4_pack_1228_1_U0 to systolic_array_k_768_436_1_Block_for_end177_proc_U0) to 23 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_24 (from PE_8_4_pack_1229_1_U0 to systolic_array_k_768_436_1_Block_for_end177_proc_U0) to 22 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_25 (from PE_8_4_pack_1230_1_U0 to systolic_array_k_768_436_1_Block_for_end177_proc_U0) to 21 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_26 (from PE_8_4_pack_1231_1_U0 to systolic_array_k_768_436_1_Block_for_end177_proc_U0) to 20 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_27 (from PE_8_4_pack_1232_1_U0 to systolic_array_k_768_436_1_Block_for_end177_proc_U0) to 19 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_28 (from PE_8_4_pack_1233_1_U0 to systolic_array_k_768_436_1_Block_for_end177_proc_U0) to 18 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_29 (from PE_8_4_pack_1234_1_U0 to systolic_array_k_768_436_1_Block_for_end177_proc_U0) to 17 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_1_16 (from PE_8_4_pack_1235_1_U0 to systolic_array_k_768_436_1_Loop_data_drain_AB_proc30_U0) to 16 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_30 (from PE_8_4_pack_1235_1_U0 to systolic_array_k_768_436_1_Block_for_end177_proc_U0) to 16 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_31 (from PE_8_4_pack_1236_1_U0 to systolic_array_k_768_436_1_Block_for_end177_proc_U0) to 30 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_32 (from PE_8_4_pack_1237_1_U0 to systolic_array_k_768_436_1_Block_for_end177_proc_U0) to 29 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_33 (from PE_8_4_pack_1238_1_U0 to systolic_array_k_768_436_1_Block_for_end177_proc_U0) to 28 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_34 (from PE_8_4_pack_1239_1_U0 to systolic_array_k_768_436_1_Block_for_end177_proc_U0) to 27 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_35 (from PE_8_4_pack_1240_1_U0 to systolic_array_k_768_436_1_Block_for_end177_proc_U0) to 26 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_36 (from PE_8_4_pack_1241_1_U0 to systolic_array_k_768_436_1_Block_for_end177_proc_U0) to 25 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_37 (from PE_8_4_pack_1242_1_U0 to systolic_array_k_768_436_1_Block_for_end177_proc_U0) to 24 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_38 (from PE_8_4_pack_1243_1_U0 to systolic_array_k_768_436_1_Block_for_end177_proc_U0) to 23 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_39 (from PE_8_4_pack_1244_1_U0 to systolic_array_k_768_436_1_Block_for_end177_proc_U0) to 22 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_40 (from PE_8_4_pack_1245_1_U0 to systolic_array_k_768_436_1_Block_for_end177_proc_U0) to 21 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_41 (from PE_8_4_pack_1246_1_U0 to systolic_array_k_768_436_1_Block_for_end177_proc_U0) to 20 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_42 (from PE_8_4_pack_1247_1_U0 to systolic_array_k_768_436_1_Block_for_end177_proc_U0) to 19 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_43 (from PE_8_4_pack_1248_1_U0 to systolic_array_k_768_436_1_Block_for_end177_proc_U0) to 18 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_44 (from PE_8_4_pack_1249_1_U0 to systolic_array_k_768_436_1_Block_for_end177_proc_U0) to 17 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_45 (from PE_8_4_pack_1250_1_U0 to systolic_array_k_768_436_1_Block_for_end177_proc_U0) to 16 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_2_16 (from PE_8_4_pack_1251_1_U0 to systolic_array_k_768_436_1_Loop_data_drain_AB_proc30_U0) to 15 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_46 (from PE_8_4_pack_1251_1_U0 to systolic_array_k_768_436_1_Block_for_end177_proc_U0) to 15 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_47 (from PE_8_4_pack_1252_1_U0 to systolic_array_k_768_436_1_Block_for_end177_proc_U0) to 29 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_48 (from PE_8_4_pack_1253_1_U0 to systolic_array_k_768_436_1_Block_for_end177_proc_U0) to 28 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_49 (from PE_8_4_pack_1254_1_U0 to systolic_array_k_768_436_1_Block_for_end177_proc_U0) to 27 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_50 (from PE_8_4_pack_1255_1_U0 to systolic_array_k_768_436_1_Block_for_end177_proc_U0) to 26 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_51 (from PE_8_4_pack_1256_1_U0 to systolic_array_k_768_436_1_Block_for_end177_proc_U0) to 25 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_52 (from PE_8_4_pack_1257_1_U0 to systolic_array_k_768_436_1_Block_for_end177_proc_U0) to 24 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_53 (from PE_8_4_pack_1258_1_U0 to systolic_array_k_768_436_1_Block_for_end177_proc_U0) to 23 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_54 (from PE_8_4_pack_1259_1_U0 to systolic_array_k_768_436_1_Block_for_end177_proc_U0) to 22 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_55 (from PE_8_4_pack_1260_1_U0 to systolic_array_k_768_436_1_Block_for_end177_proc_U0) to 21 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_56 (from PE_8_4_pack_1261_1_U0 to systolic_array_k_768_436_1_Block_for_end177_proc_U0) to 20 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_57 (from PE_8_4_pack_1262_1_U0 to systolic_array_k_768_436_1_Block_for_end177_proc_U0) to 19 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_58 (from PE_8_4_pack_1263_1_U0 to systolic_array_k_768_436_1_Block_for_end177_proc_U0) to 18 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_59 (from PE_8_4_pack_1264_1_U0 to systolic_array_k_768_436_1_Block_for_end177_proc_U0) to 17 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_60 (from PE_8_4_pack_1265_1_U0 to systolic_array_k_768_436_1_Block_for_end177_proc_U0) to 16 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_61 (from PE_8_4_pack_1266_1_U0 to systolic_array_k_768_436_1_Block_for_end177_proc_U0) to 15 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_3_16 (from PE_8_4_pack_1267_1_U0 to systolic_array_k_768_436_1_Loop_data_drain_AB_proc30_U0) to 14 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_62 (from PE_8_4_pack_1267_1_U0 to systolic_array_k_768_436_1_Block_for_end177_proc_U0) to 14 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_63 (from PE_8_4_pack_1268_1_U0 to systolic_array_k_768_436_1_Block_for_end177_proc_U0) to 28 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_64 (from PE_8_4_pack_1269_1_U0 to systolic_array_k_768_436_1_Block_for_end177_proc_U0) to 27 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_65 (from PE_8_4_pack_1270_1_U0 to systolic_array_k_768_436_1_Block_for_end177_proc_U0) to 26 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_66 (from PE_8_4_pack_1271_1_U0 to systolic_array_k_768_436_1_Block_for_end177_proc_U0) to 25 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_67 (from PE_8_4_pack_1272_1_U0 to systolic_array_k_768_436_1_Block_for_end177_proc_U0) to 24 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_68 (from PE_8_4_pack_1273_1_U0 to systolic_array_k_768_436_1_Block_for_end177_proc_U0) to 23 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_69 (from PE_8_4_pack_1274_1_U0 to systolic_array_k_768_436_1_Block_for_end177_proc_U0) to 22 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_70 (from PE_8_4_pack_1275_1_U0 to systolic_array_k_768_436_1_Block_for_end177_proc_U0) to 21 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_71 (from PE_8_4_pack_1276_1_U0 to systolic_array_k_768_436_1_Block_for_end177_proc_U0) to 20 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_72 (from PE_8_4_pack_1277_1_U0 to systolic_array_k_768_436_1_Block_for_end177_proc_U0) to 19 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_73 (from PE_8_4_pack_1278_1_U0 to systolic_array_k_768_436_1_Block_for_end177_proc_U0) to 18 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_74 (from PE_8_4_pack_1279_1_U0 to systolic_array_k_768_436_1_Block_for_end177_proc_U0) to 17 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_75 (from PE_8_4_pack_1280_1_U0 to systolic_array_k_768_436_1_Block_for_end177_proc_U0) to 16 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_76 (from PE_8_4_pack_1281_1_U0 to systolic_array_k_768_436_1_Block_for_end177_proc_U0) to 15 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_77 (from PE_8_4_pack_1282_1_U0 to systolic_array_k_768_436_1_Block_for_end177_proc_U0) to 14 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_4_16 (from PE_8_4_pack_1283_1_U0 to systolic_array_k_768_436_1_Loop_data_drain_AB_proc30_U0) to 13 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_78 (from PE_8_4_pack_1283_1_U0 to systolic_array_k_768_436_1_Block_for_end177_proc_U0) to 13 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_79 (from PE_8_4_pack_1284_1_U0 to systolic_array_k_768_436_1_Block_for_end177_proc_U0) to 27 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_80 (from PE_8_4_pack_1285_1_U0 to systolic_array_k_768_436_1_Block_for_end177_proc_U0) to 26 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_81 (from PE_8_4_pack_1286_1_U0 to systolic_array_k_768_436_1_Block_for_end177_proc_U0) to 25 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_82 (from PE_8_4_pack_1287_1_U0 to systolic_array_k_768_436_1_Block_for_end177_proc_U0) to 24 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_83 (from PE_8_4_pack_1288_1_U0 to systolic_array_k_768_436_1_Block_for_end177_proc_U0) to 23 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_84 (from PE_8_4_pack_1289_1_U0 to systolic_array_k_768_436_1_Block_for_end177_proc_U0) to 22 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_85 (from PE_8_4_pack_1290_1_U0 to systolic_array_k_768_436_1_Block_for_end177_proc_U0) to 21 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_86 (from PE_8_4_pack_1291_1_U0 to systolic_array_k_768_436_1_Block_for_end177_proc_U0) to 20 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_87 (from PE_8_4_pack_1292_1_U0 to systolic_array_k_768_436_1_Block_for_end177_proc_U0) to 19 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_88 (from PE_8_4_pack_1293_1_U0 to systolic_array_k_768_436_1_Block_for_end177_proc_U0) to 18 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_89 (from PE_8_4_pack_1294_1_U0 to systolic_array_k_768_436_1_Block_for_end177_proc_U0) to 17 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_90 (from PE_8_4_pack_1295_1_U0 to systolic_array_k_768_436_1_Block_for_end177_proc_U0) to 16 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_91 (from PE_8_4_pack_1296_1_U0 to systolic_array_k_768_436_1_Block_for_end177_proc_U0) to 15 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_92 (from PE_8_4_pack_1297_1_U0 to systolic_array_k_768_436_1_Block_for_end177_proc_U0) to 14 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_93 (from PE_8_4_pack_1298_1_U0 to systolic_array_k_768_436_1_Block_for_end177_proc_U0) to 13 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_5_16 (from PE_8_4_pack_1299_1_U0 to systolic_array_k_768_436_1_Loop_data_drain_AB_proc30_U0) to 12 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_94 (from PE_8_4_pack_1299_1_U0 to systolic_array_k_768_436_1_Block_for_end177_proc_U0) to 12 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_95 (from PE_8_4_pack_1300_1_U0 to systolic_array_k_768_436_1_Block_for_end177_proc_U0) to 26 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_96 (from PE_8_4_pack_1301_1_U0 to systolic_array_k_768_436_1_Block_for_end177_proc_U0) to 25 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_97 (from PE_8_4_pack_1302_1_U0 to systolic_array_k_768_436_1_Block_for_end177_proc_U0) to 24 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_98 (from PE_8_4_pack_1303_1_U0 to systolic_array_k_768_436_1_Block_for_end177_proc_U0) to 23 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_99 (from PE_8_4_pack_1304_1_U0 to systolic_array_k_768_436_1_Block_for_end177_proc_U0) to 22 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_100 (from PE_8_4_pack_1305_1_U0 to systolic_array_k_768_436_1_Block_for_end177_proc_U0) to 21 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_101 (from PE_8_4_pack_1306_1_U0 to systolic_array_k_768_436_1_Block_for_end177_proc_U0) to 20 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_102 (from PE_8_4_pack_1307_1_U0 to systolic_array_k_768_436_1_Block_for_end177_proc_U0) to 19 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_103 (from PE_8_4_pack_1308_1_U0 to systolic_array_k_768_436_1_Block_for_end177_proc_U0) to 18 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_104 (from PE_8_4_pack_1309_1_U0 to systolic_array_k_768_436_1_Block_for_end177_proc_U0) to 17 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_105 (from PE_8_4_pack_1310_1_U0 to systolic_array_k_768_436_1_Block_for_end177_proc_U0) to 16 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_106 (from PE_8_4_pack_1311_1_U0 to systolic_array_k_768_436_1_Block_for_end177_proc_U0) to 15 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_107 (from PE_8_4_pack_1312_1_U0 to systolic_array_k_768_436_1_Block_for_end177_proc_U0) to 14 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_108 (from PE_8_4_pack_1313_1_U0 to systolic_array_k_768_436_1_Block_for_end177_proc_U0) to 13 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_109 (from PE_8_4_pack_1314_1_U0 to systolic_array_k_768_436_1_Block_for_end177_proc_U0) to 12 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_6_16 (from PE_8_4_pack_1315_1_U0 to systolic_array_k_768_436_1_Loop_data_drain_AB_proc30_U0) to 11 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_110 (from PE_8_4_pack_1315_1_U0 to systolic_array_k_768_436_1_Block_for_end177_proc_U0) to 11 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_111 (from PE_8_4_pack_1316_1_U0 to systolic_array_k_768_436_1_Block_for_end177_proc_U0) to 25 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_112 (from PE_8_4_pack_1317_1_U0 to systolic_array_k_768_436_1_Block_for_end177_proc_U0) to 24 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_113 (from PE_8_4_pack_1318_1_U0 to systolic_array_k_768_436_1_Block_for_end177_proc_U0) to 23 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_114 (from PE_8_4_pack_1319_1_U0 to systolic_array_k_768_436_1_Block_for_end177_proc_U0) to 22 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_115 (from PE_8_4_pack_1320_1_U0 to systolic_array_k_768_436_1_Block_for_end177_proc_U0) to 21 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_116 (from PE_8_4_pack_1321_1_U0 to systolic_array_k_768_436_1_Block_for_end177_proc_U0) to 20 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_117 (from PE_8_4_pack_1322_1_U0 to systolic_array_k_768_436_1_Block_for_end177_proc_U0) to 19 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_118 (from PE_8_4_pack_1323_1_U0 to systolic_array_k_768_436_1_Block_for_end177_proc_U0) to 18 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_119 (from PE_8_4_pack_1324_1_U0 to systolic_array_k_768_436_1_Block_for_end177_proc_U0) to 17 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_120 (from PE_8_4_pack_1325_1_U0 to systolic_array_k_768_436_1_Block_for_end177_proc_U0) to 16 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_121 (from PE_8_4_pack_1326_1_U0 to systolic_array_k_768_436_1_Block_for_end177_proc_U0) to 15 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_122 (from PE_8_4_pack_1327_1_U0 to systolic_array_k_768_436_1_Block_for_end177_proc_U0) to 14 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_123 (from PE_8_4_pack_1328_1_U0 to systolic_array_k_768_436_1_Block_for_end177_proc_U0) to 13 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_124 (from PE_8_4_pack_1329_1_U0 to systolic_array_k_768_436_1_Block_for_end177_proc_U0) to 12 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_125 (from PE_8_4_pack_1330_1_U0 to systolic_array_k_768_436_1_Block_for_end177_proc_U0) to 11 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_7_16 (from PE_8_4_pack_1331_1_U0 to systolic_array_k_768_436_1_Loop_data_drain_AB_proc30_U0) to 10 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_126 (from PE_8_4_pack_1331_1_U0 to systolic_array_k_768_436_1_Block_for_end177_proc_U0) to 10 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_127 (from PE_8_4_pack_1332_1_U0 to systolic_array_k_768_436_1_Block_for_end177_proc_U0) to 24 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_128 (from PE_8_4_pack_1333_1_U0 to systolic_array_k_768_436_1_Block_for_end177_proc_U0) to 23 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_129 (from PE_8_4_pack_1334_1_U0 to systolic_array_k_768_436_1_Block_for_end177_proc_U0) to 22 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_130 (from PE_8_4_pack_1335_1_U0 to systolic_array_k_768_436_1_Block_for_end177_proc_U0) to 21 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_131 (from PE_8_4_pack_1336_1_U0 to systolic_array_k_768_436_1_Block_for_end177_proc_U0) to 20 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_132 (from PE_8_4_pack_1337_1_U0 to systolic_array_k_768_436_1_Block_for_end177_proc_U0) to 19 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_133 (from PE_8_4_pack_1338_1_U0 to systolic_array_k_768_436_1_Block_for_end177_proc_U0) to 18 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_134 (from PE_8_4_pack_1339_1_U0 to systolic_array_k_768_436_1_Block_for_end177_proc_U0) to 17 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_135 (from PE_8_4_pack_1340_1_U0 to systolic_array_k_768_436_1_Block_for_end177_proc_U0) to 16 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_136 (from PE_8_4_pack_1341_1_U0 to systolic_array_k_768_436_1_Block_for_end177_proc_U0) to 15 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_137 (from PE_8_4_pack_1342_1_U0 to systolic_array_k_768_436_1_Block_for_end177_proc_U0) to 14 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_138 (from PE_8_4_pack_1343_1_U0 to systolic_array_k_768_436_1_Block_for_end177_proc_U0) to 13 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_139 (from PE_8_4_pack_1344_1_U0 to systolic_array_k_768_436_1_Block_for_end177_proc_U0) to 12 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_140 (from PE_8_4_pack_1345_1_U0 to systolic_array_k_768_436_1_Block_for_end177_proc_U0) to 11 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_141 (from PE_8_4_pack_1346_1_U0 to systolic_array_k_768_436_1_Block_for_end177_proc_U0) to 10 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_8_16 (from PE_8_4_pack_1347_1_U0 to systolic_array_k_768_436_1_Loop_data_drain_AB_proc30_U0) to 9 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_142 (from PE_8_4_pack_1347_1_U0 to systolic_array_k_768_436_1_Block_for_end177_proc_U0) to 9 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_143 (from PE_8_4_pack_1348_1_U0 to systolic_array_k_768_436_1_Block_for_end177_proc_U0) to 23 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_144 (from PE_8_4_pack_1349_1_U0 to systolic_array_k_768_436_1_Block_for_end177_proc_U0) to 22 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_145 (from PE_8_4_pack_1350_1_U0 to systolic_array_k_768_436_1_Block_for_end177_proc_U0) to 21 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_146 (from PE_8_4_pack_1351_1_U0 to systolic_array_k_768_436_1_Block_for_end177_proc_U0) to 20 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_147 (from PE_8_4_pack_1352_1_U0 to systolic_array_k_768_436_1_Block_for_end177_proc_U0) to 19 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_148 (from PE_8_4_pack_1353_1_U0 to systolic_array_k_768_436_1_Block_for_end177_proc_U0) to 18 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_149 (from PE_8_4_pack_1354_1_U0 to systolic_array_k_768_436_1_Block_for_end177_proc_U0) to 17 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_150 (from PE_8_4_pack_1355_1_U0 to systolic_array_k_768_436_1_Block_for_end177_proc_U0) to 16 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_151 (from PE_8_4_pack_1356_1_U0 to systolic_array_k_768_436_1_Block_for_end177_proc_U0) to 15 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_152 (from PE_8_4_pack_1357_1_U0 to systolic_array_k_768_436_1_Block_for_end177_proc_U0) to 14 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_153 (from PE_8_4_pack_1358_1_U0 to systolic_array_k_768_436_1_Block_for_end177_proc_U0) to 13 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_154 (from PE_8_4_pack_1359_1_U0 to systolic_array_k_768_436_1_Block_for_end177_proc_U0) to 12 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_155 (from PE_8_4_pack_1360_1_U0 to systolic_array_k_768_436_1_Block_for_end177_proc_U0) to 11 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_156 (from PE_8_4_pack_1361_1_U0 to systolic_array_k_768_436_1_Block_for_end177_proc_U0) to 10 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_157 (from PE_8_4_pack_1362_1_U0 to systolic_array_k_768_436_1_Block_for_end177_proc_U0) to 9 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_9_16 (from PE_8_4_pack_1363_1_U0 to systolic_array_k_768_436_1_Loop_data_drain_AB_proc30_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_158 (from PE_8_4_pack_1363_1_U0 to systolic_array_k_768_436_1_Block_for_end177_proc_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_159 (from PE_8_4_pack_1364_1_U0 to systolic_array_k_768_436_1_Block_for_end177_proc_U0) to 22 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_160 (from PE_8_4_pack_1365_1_U0 to systolic_array_k_768_436_1_Block_for_end177_proc_U0) to 21 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_161 (from PE_8_4_pack_1366_1_U0 to systolic_array_k_768_436_1_Block_for_end177_proc_U0) to 20 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_162 (from PE_8_4_pack_1367_1_U0 to systolic_array_k_768_436_1_Block_for_end177_proc_U0) to 19 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_163 (from PE_8_4_pack_1368_1_U0 to systolic_array_k_768_436_1_Block_for_end177_proc_U0) to 18 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_164 (from PE_8_4_pack_1369_1_U0 to systolic_array_k_768_436_1_Block_for_end177_proc_U0) to 17 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_165 (from PE_8_4_pack_1370_1_U0 to systolic_array_k_768_436_1_Block_for_end177_proc_U0) to 16 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_166 (from PE_8_4_pack_1371_1_U0 to systolic_array_k_768_436_1_Block_for_end177_proc_U0) to 15 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_167 (from PE_8_4_pack_1372_1_U0 to systolic_array_k_768_436_1_Block_for_end177_proc_U0) to 14 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_168 (from PE_8_4_pack_1373_1_U0 to systolic_array_k_768_436_1_Block_for_end177_proc_U0) to 13 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_169 (from PE_8_4_pack_1374_1_U0 to systolic_array_k_768_436_1_Block_for_end177_proc_U0) to 12 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_170 (from PE_8_4_pack_1375_1_U0 to systolic_array_k_768_436_1_Block_for_end177_proc_U0) to 11 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_171 (from PE_8_4_pack_1376_1_U0 to systolic_array_k_768_436_1_Block_for_end177_proc_U0) to 10 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_172 (from PE_8_4_pack_1377_1_U0 to systolic_array_k_768_436_1_Block_for_end177_proc_U0) to 9 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_173 (from PE_8_4_pack_1378_1_U0 to systolic_array_k_768_436_1_Block_for_end177_proc_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_10_16 (from PE_8_4_pack_1379_1_U0 to systolic_array_k_768_436_1_Loop_data_drain_AB_proc30_U0) to 7 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_174 (from PE_8_4_pack_1379_1_U0 to systolic_array_k_768_436_1_Block_for_end177_proc_U0) to 7 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_175 (from PE_8_4_pack_1380_1_U0 to systolic_array_k_768_436_1_Block_for_end177_proc_U0) to 21 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_176 (from PE_8_4_pack_1381_1_U0 to systolic_array_k_768_436_1_Block_for_end177_proc_U0) to 20 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_177 (from PE_8_4_pack_1382_1_U0 to systolic_array_k_768_436_1_Block_for_end177_proc_U0) to 19 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_178 (from PE_8_4_pack_1383_1_U0 to systolic_array_k_768_436_1_Block_for_end177_proc_U0) to 18 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_179 (from PE_8_4_pack_1384_1_U0 to systolic_array_k_768_436_1_Block_for_end177_proc_U0) to 17 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_180 (from PE_8_4_pack_1385_1_U0 to systolic_array_k_768_436_1_Block_for_end177_proc_U0) to 16 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_181 (from PE_8_4_pack_1386_1_U0 to systolic_array_k_768_436_1_Block_for_end177_proc_U0) to 15 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_182 (from PE_8_4_pack_1387_1_U0 to systolic_array_k_768_436_1_Block_for_end177_proc_U0) to 14 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_183 (from PE_8_4_pack_1388_1_U0 to systolic_array_k_768_436_1_Block_for_end177_proc_U0) to 13 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_184 (from PE_8_4_pack_1389_1_U0 to systolic_array_k_768_436_1_Block_for_end177_proc_U0) to 12 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_185 (from PE_8_4_pack_1390_1_U0 to systolic_array_k_768_436_1_Block_for_end177_proc_U0) to 11 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_186 (from PE_8_4_pack_1391_1_U0 to systolic_array_k_768_436_1_Block_for_end177_proc_U0) to 10 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_187 (from PE_8_4_pack_1392_1_U0 to systolic_array_k_768_436_1_Block_for_end177_proc_U0) to 9 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_188 (from PE_8_4_pack_1393_1_U0 to systolic_array_k_768_436_1_Block_for_end177_proc_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_189 (from PE_8_4_pack_1394_1_U0 to systolic_array_k_768_436_1_Block_for_end177_proc_U0) to 7 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_11_16 (from PE_8_4_pack_1395_1_U0 to systolic_array_k_768_436_1_Loop_data_drain_AB_proc30_U0) to 6 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_190 (from PE_8_4_pack_1395_1_U0 to systolic_array_k_768_436_1_Block_for_end177_proc_U0) to 6 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_191 (from PE_8_4_pack_1396_1_U0 to systolic_array_k_768_436_1_Block_for_end177_proc_U0) to 20 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_192 (from PE_8_4_pack_1397_1_U0 to systolic_array_k_768_436_1_Block_for_end177_proc_U0) to 19 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_193 (from PE_8_4_pack_1398_1_U0 to systolic_array_k_768_436_1_Block_for_end177_proc_U0) to 18 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_194 (from PE_8_4_pack_1399_1_U0 to systolic_array_k_768_436_1_Block_for_end177_proc_U0) to 17 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_195 (from PE_8_4_pack_1400_1_U0 to systolic_array_k_768_436_1_Block_for_end177_proc_U0) to 16 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_196 (from PE_8_4_pack_1401_1_U0 to systolic_array_k_768_436_1_Block_for_end177_proc_U0) to 15 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_197 (from PE_8_4_pack_1402_1_U0 to systolic_array_k_768_436_1_Block_for_end177_proc_U0) to 14 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_198 (from PE_8_4_pack_1403_1_U0 to systolic_array_k_768_436_1_Block_for_end177_proc_U0) to 13 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_199 (from PE_8_4_pack_1404_1_U0 to systolic_array_k_768_436_1_Block_for_end177_proc_U0) to 12 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_200 (from PE_8_4_pack_1405_1_U0 to systolic_array_k_768_436_1_Block_for_end177_proc_U0) to 11 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_201 (from PE_8_4_pack_1406_1_U0 to systolic_array_k_768_436_1_Block_for_end177_proc_U0) to 10 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_202 (from PE_8_4_pack_1407_1_U0 to systolic_array_k_768_436_1_Block_for_end177_proc_U0) to 9 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_203 (from PE_8_4_pack_1408_1_U0 to systolic_array_k_768_436_1_Block_for_end177_proc_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_204 (from PE_8_4_pack_1409_1_U0 to systolic_array_k_768_436_1_Block_for_end177_proc_U0) to 7 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_205 (from PE_8_4_pack_1410_1_U0 to systolic_array_k_768_436_1_Block_for_end177_proc_U0) to 6 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_12_16 (from PE_8_4_pack_1411_1_U0 to systolic_array_k_768_436_1_Loop_data_drain_AB_proc30_U0) to 5 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_206 (from PE_8_4_pack_1411_1_U0 to systolic_array_k_768_436_1_Block_for_end177_proc_U0) to 5 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_207 (from PE_8_4_pack_1412_1_U0 to systolic_array_k_768_436_1_Block_for_end177_proc_U0) to 19 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_208 (from PE_8_4_pack_1413_1_U0 to systolic_array_k_768_436_1_Block_for_end177_proc_U0) to 18 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_209 (from PE_8_4_pack_1414_1_U0 to systolic_array_k_768_436_1_Block_for_end177_proc_U0) to 17 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_210 (from PE_8_4_pack_1415_1_U0 to systolic_array_k_768_436_1_Block_for_end177_proc_U0) to 16 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_211 (from PE_8_4_pack_1416_1_U0 to systolic_array_k_768_436_1_Block_for_end177_proc_U0) to 15 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_212 (from PE_8_4_pack_1417_1_U0 to systolic_array_k_768_436_1_Block_for_end177_proc_U0) to 14 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_213 (from PE_8_4_pack_1418_1_U0 to systolic_array_k_768_436_1_Block_for_end177_proc_U0) to 13 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_214 (from PE_8_4_pack_1419_1_U0 to systolic_array_k_768_436_1_Block_for_end177_proc_U0) to 12 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_215 (from PE_8_4_pack_1420_1_U0 to systolic_array_k_768_436_1_Block_for_end177_proc_U0) to 11 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_216 (from PE_8_4_pack_1421_1_U0 to systolic_array_k_768_436_1_Block_for_end177_proc_U0) to 10 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_217 (from PE_8_4_pack_1422_1_U0 to systolic_array_k_768_436_1_Block_for_end177_proc_U0) to 9 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_218 (from PE_8_4_pack_1423_1_U0 to systolic_array_k_768_436_1_Block_for_end177_proc_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_219 (from PE_8_4_pack_1424_1_U0 to systolic_array_k_768_436_1_Block_for_end177_proc_U0) to 7 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_220 (from PE_8_4_pack_1425_1_U0 to systolic_array_k_768_436_1_Block_for_end177_proc_U0) to 6 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_221 (from PE_8_4_pack_1426_1_U0 to systolic_array_k_768_436_1_Block_for_end177_proc_U0) to 5 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_13_16 (from PE_8_4_pack_1427_1_U0 to systolic_array_k_768_436_1_Loop_data_drain_AB_proc30_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_222 (from PE_8_4_pack_1427_1_U0 to systolic_array_k_768_436_1_Block_for_end177_proc_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_223 (from PE_8_4_pack_1428_1_U0 to systolic_array_k_768_436_1_Block_for_end177_proc_U0) to 18 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_224 (from PE_8_4_pack_1429_1_U0 to systolic_array_k_768_436_1_Block_for_end177_proc_U0) to 17 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_225 (from PE_8_4_pack_1430_1_U0 to systolic_array_k_768_436_1_Block_for_end177_proc_U0) to 16 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_226 (from PE_8_4_pack_1431_1_U0 to systolic_array_k_768_436_1_Block_for_end177_proc_U0) to 15 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_227 (from PE_8_4_pack_1432_1_U0 to systolic_array_k_768_436_1_Block_for_end177_proc_U0) to 14 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_228 (from PE_8_4_pack_1433_1_U0 to systolic_array_k_768_436_1_Block_for_end177_proc_U0) to 13 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_229 (from PE_8_4_pack_1434_1_U0 to systolic_array_k_768_436_1_Block_for_end177_proc_U0) to 12 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_230 (from PE_8_4_pack_1435_1_U0 to systolic_array_k_768_436_1_Block_for_end177_proc_U0) to 11 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_231 (from PE_8_4_pack_1436_1_U0 to systolic_array_k_768_436_1_Block_for_end177_proc_U0) to 10 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_232 (from PE_8_4_pack_1437_1_U0 to systolic_array_k_768_436_1_Block_for_end177_proc_U0) to 9 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_233 (from PE_8_4_pack_1438_1_U0 to systolic_array_k_768_436_1_Block_for_end177_proc_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_234 (from PE_8_4_pack_1439_1_U0 to systolic_array_k_768_436_1_Block_for_end177_proc_U0) to 7 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_235 (from PE_8_4_pack_1440_1_U0 to systolic_array_k_768_436_1_Block_for_end177_proc_U0) to 6 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_236 (from PE_8_4_pack_1441_1_U0 to systolic_array_k_768_436_1_Block_for_end177_proc_U0) to 5 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_237 (from PE_8_4_pack_1442_1_U0 to systolic_array_k_768_436_1_Block_for_end177_proc_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_14_16 (from PE_8_4_pack_1443_1_U0 to systolic_array_k_768_436_1_Loop_data_drain_AB_proc30_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_238 (from PE_8_4_pack_1443_1_U0 to systolic_array_k_768_436_1_Block_for_end177_proc_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_0_16 (from PE_8_4_pack_1444_1_U0 to systolic_array_k_768_436_1_Loop_data_drain_AB_proc30_U0) to 17 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_239 (from PE_8_4_pack_1444_1_U0 to systolic_array_k_768_436_1_Block_for_end177_proc_U0) to 17 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_1_16 (from PE_8_4_pack_1445_1_U0 to systolic_array_k_768_436_1_Loop_data_drain_AB_proc30_U0) to 16 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_240 (from PE_8_4_pack_1445_1_U0 to systolic_array_k_768_436_1_Block_for_end177_proc_U0) to 16 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_2_16 (from PE_8_4_pack_1446_1_U0 to systolic_array_k_768_436_1_Loop_data_drain_AB_proc30_U0) to 15 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_241 (from PE_8_4_pack_1446_1_U0 to systolic_array_k_768_436_1_Block_for_end177_proc_U0) to 15 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_3_16 (from PE_8_4_pack_1447_1_U0 to systolic_array_k_768_436_1_Loop_data_drain_AB_proc30_U0) to 14 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_242 (from PE_8_4_pack_1447_1_U0 to systolic_array_k_768_436_1_Block_for_end177_proc_U0) to 14 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_4_16 (from PE_8_4_pack_1448_1_U0 to systolic_array_k_768_436_1_Loop_data_drain_AB_proc30_U0) to 13 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_243 (from PE_8_4_pack_1448_1_U0 to systolic_array_k_768_436_1_Block_for_end177_proc_U0) to 13 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_5_16 (from PE_8_4_pack_1449_1_U0 to systolic_array_k_768_436_1_Loop_data_drain_AB_proc30_U0) to 12 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_244 (from PE_8_4_pack_1449_1_U0 to systolic_array_k_768_436_1_Block_for_end177_proc_U0) to 12 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_6_16 (from PE_8_4_pack_1450_1_U0 to systolic_array_k_768_436_1_Loop_data_drain_AB_proc30_U0) to 11 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_245 (from PE_8_4_pack_1450_1_U0 to systolic_array_k_768_436_1_Block_for_end177_proc_U0) to 11 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_7_16 (from PE_8_4_pack_1451_1_U0 to systolic_array_k_768_436_1_Loop_data_drain_AB_proc30_U0) to 10 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_246 (from PE_8_4_pack_1451_1_U0 to systolic_array_k_768_436_1_Block_for_end177_proc_U0) to 10 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_8_16 (from PE_8_4_pack_1452_1_U0 to systolic_array_k_768_436_1_Loop_data_drain_AB_proc30_U0) to 9 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_247 (from PE_8_4_pack_1452_1_U0 to systolic_array_k_768_436_1_Block_for_end177_proc_U0) to 9 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_9_16 (from PE_8_4_pack_1453_1_U0 to systolic_array_k_768_436_1_Loop_data_drain_AB_proc30_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_248 (from PE_8_4_pack_1453_1_U0 to systolic_array_k_768_436_1_Block_for_end177_proc_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_10_16 (from PE_8_4_pack_1454_1_U0 to systolic_array_k_768_436_1_Loop_data_drain_AB_proc30_U0) to 7 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_249 (from PE_8_4_pack_1454_1_U0 to systolic_array_k_768_436_1_Block_for_end177_proc_U0) to 7 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_11_16 (from PE_8_4_pack_1455_1_U0 to systolic_array_k_768_436_1_Loop_data_drain_AB_proc30_U0) to 6 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_250 (from PE_8_4_pack_1455_1_U0 to systolic_array_k_768_436_1_Block_for_end177_proc_U0) to 6 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_12_16 (from PE_8_4_pack_1456_1_U0 to systolic_array_k_768_436_1_Loop_data_drain_AB_proc30_U0) to 5 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_251 (from PE_8_4_pack_1456_1_U0 to systolic_array_k_768_436_1_Block_for_end177_proc_U0) to 5 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_13_16 (from PE_8_4_pack_1457_1_U0 to systolic_array_k_768_436_1_Loop_data_drain_AB_proc30_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_252 (from PE_8_4_pack_1457_1_U0 to systolic_array_k_768_436_1_Block_for_end177_proc_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_14_16 (from PE_8_4_pack_1458_1_U0 to systolic_array_k_768_436_1_Loop_data_drain_AB_proc30_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_253 (from PE_8_4_pack_1458_1_U0 to systolic_array_k_768_436_1_Block_for_end177_proc_U0) to 3 to improve performance and/or avoid deadlocks.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 74.73 seconds. CPU system time: 2.07 seconds. Elapsed time: 82.23 seconds; current allocated memory: 21.508 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.82 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.97 seconds; current allocated memory: 21.508 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'l_bias_scale_j_proc45_Pipeline_l_bias_scale_j' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_bias_scale_j'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 13, loop 'l_bias_scale_j'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4.69 seconds. CPU system time: 0.08 seconds. Elapsed time: 4.88 seconds; current allocated memory: 21.508 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.58 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.71 seconds; current allocated memory: 21.508 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'l_bias_scale_j_proc45' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.59 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.73 seconds; current allocated memory: 21.508 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.26 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.36 seconds; current allocated memory: 21.508 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_block_gemm46' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.25 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.36 seconds; current allocated memory: 21.508 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.99 seconds. CPU system time: 0.03 seconds. Elapsed time: 2.11 seconds; current allocated memory: 21.508 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'gemm_systolic_array_ds0_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3.35 seconds. CPU system time: 0.03 seconds. Elapsed time: 3.46 seconds; current allocated memory: 21.508 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.89 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.02 seconds; current allocated memory: 21.508 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Linear_layer_ds0_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3.38 seconds. CPU system time: 0.04 seconds. Elapsed time: 3.52 seconds; current allocated memory: 21.508 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.08 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.2 seconds; current allocated memory: 21.508 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Res_layer0_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_j13'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 10, loop 'l_j13'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3.92 seconds. CPU system time: 0.07 seconds. Elapsed time: 4.08 seconds; current allocated memory: 21.508 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.37 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.48 seconds; current allocated memory: 21.508 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Layer_norm0_1_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.77 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.95 seconds; current allocated memory: 21.508 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.15 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.26 seconds; current allocated memory: 21.508 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Layer_norm0_1_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.6 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.74 seconds; current allocated memory: 21.508 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.15 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.26 seconds; current allocated memory: 21.508 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Layer_norm0_1_Pipeline_l_mean_var_j14' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_mean_var_j14'.
WARNING: [HLS 200-880] The II Violation in module 'Layer_norm0_1_Pipeline_l_mean_var_j14' (loop 'l_mean_var_j14'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('add19_write_ln297', kernel.cpp:297) of variable 'add', kernel.cpp:303 on local variable 'add19' and 'load' operation ('add19_load', kernel.cpp:303) on local variable 'add19'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'Layer_norm0_1_Pipeline_l_mean_var_j14' (loop 'l_mean_var_j14'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('add19_write_ln297', kernel.cpp:297) of variable 'add', kernel.cpp:303 on local variable 'add19' and 'load' operation ('add19_load', kernel.cpp:303) on local variable 'add19'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'Layer_norm0_1_Pipeline_l_mean_var_j14' (loop 'l_mean_var_j14'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('add19_write_ln297', kernel.cpp:297) of variable 'add', kernel.cpp:303 on local variable 'add19' and 'load' operation ('add19_load', kernel.cpp:303) on local variable 'add19'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 14, loop 'l_mean_var_j14'
WARNING: [HLS 200-871] Estimated clock period (2.47ns) exceeds the target (target clock period: 3.33ns, clock uncertainty: 0.8991ns, effective delay budget: 2.4309ns).
Resolution: For help on HLS 200-871 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'Layer_norm0_1_Pipeline_l_mean_var_j14' consists of the following:	'fadd' operation ('add_7', kernel.cpp:303) [294]  (2.08 ns)
	'store' operation ('add_733_write_ln297', kernel.cpp:297) of variable 'add_7', kernel.cpp:303 on local variable 'add_733' [355]  (0.387 ns)

Resolution: For help on HLS 200-1016 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3.26 seconds. CPU system time: 0.08 seconds. Elapsed time: 3.5 seconds; current allocated memory: 21.508 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.44 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.57 seconds; current allocated memory: 21.508 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Layer_norm0_1_Pipeline_l_j16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_j16'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 56, loop 'l_j16'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.31 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.45 seconds; current allocated memory: 21.508 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.21 seconds. CPU system time: 0.03 seconds. Elapsed time: 2.33 seconds; current allocated memory: 21.508 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Layer_norm0_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.76 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.9 seconds; current allocated memory: 21.508 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3.06 seconds. CPU system time: 0.04 seconds. Elapsed time: 3.18 seconds; current allocated memory: 21.508 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'input_loader_ds1_res1_1_Pipeline_l_loader_j' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_loader_j'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'l_loader_j'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3.5 seconds. CPU system time: 0.04 seconds. Elapsed time: 3.67 seconds; current allocated memory: 21.508 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.31 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.41 seconds; current allocated memory: 21.508 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'input_loader_ds1_res1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.62 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.77 seconds; current allocated memory: 21.508 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.02 seconds. CPU system time: 0.02 seconds. Elapsed time: 2.12 seconds; current allocated memory: 21.508 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Linear_layer_ds1_1_Pipeline_l_j1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_j1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'l_j1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.9 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.07 seconds; current allocated memory: 21.508 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.11 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.2 seconds; current allocated memory: 21.508 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'entry_proc3147' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.1 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.19 seconds; current allocated memory: 21.508 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.22 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.32 seconds; current allocated memory: 21.508 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'init_block_AB_proc47_Pipeline_init_block_AB' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'init_block_AB'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'init_block_AB'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.61 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.73 seconds; current allocated memory: 21.508 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.21 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.32 seconds; current allocated memory: 21.508 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'init_block_AB_proc47' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.2 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.31 seconds; current allocated memory: 21.508 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.33 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.44 seconds; current allocated memory: 21.508 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_k_768_435_1_Loop_data_in_buffer_proc31' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'data_in_buffer'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'data_in_buffer'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.58 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.72 seconds; current allocated memory: 21.508 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.31 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.46 seconds; current allocated memory: 21.508 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_k_768_435_1_Loop_data_load_A_proc32' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'data_load_A'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'data_load_A'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.64 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.79 seconds; current allocated memory: 21.508 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.31 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.42 seconds; current allocated memory: 21.508 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_948_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.85 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.03 seconds; current allocated memory: 21.508 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.32 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.42 seconds; current allocated memory: 21.508 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_949_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.85 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.02 seconds; current allocated memory: 21.508 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.32 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.42 seconds; current allocated memory: 21.508 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_950_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.84 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.22 seconds; current allocated memory: 21.508 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.32 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.48 seconds; current allocated memory: 21.508 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_951_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.85 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.02 seconds; current allocated memory: 21.508 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.34 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.45 seconds; current allocated memory: 21.508 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_952_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.86 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.02 seconds; current allocated memory: 21.508 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.33 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.43 seconds; current allocated memory: 21.508 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_953_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.86 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.04 seconds; current allocated memory: 21.508 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.36 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.48 seconds; current allocated memory: 21.508 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_954_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.87 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.02 seconds; current allocated memory: 21.508 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.33 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.44 seconds; current allocated memory: 21.508 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_955_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.88 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.05 seconds; current allocated memory: 21.508 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.37 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.47 seconds; current allocated memory: 21.508 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_956_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.87 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.04 seconds; current allocated memory: 21.508 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.34 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.47 seconds; current allocated memory: 21.570 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_957_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.9 seconds. CPU system time: 0.03 seconds. Elapsed time: 2.05 seconds; current allocated memory: 21.570 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.37 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.48 seconds; current allocated memory: 21.570 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_958_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.89 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.04 seconds; current allocated memory: 21.570 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.37 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.48 seconds; current allocated memory: 21.570 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_959_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.91 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.09 seconds; current allocated memory: 21.570 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.38 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.49 seconds; current allocated memory: 21.570 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_960_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.91 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.06 seconds; current allocated memory: 21.570 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.38 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.68 seconds; current allocated memory: 21.570 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_961_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.92 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.09 seconds; current allocated memory: 21.570 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.38 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.49 seconds; current allocated memory: 21.570 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_962_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.94 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.1 seconds; current allocated memory: 21.570 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.4 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.5 seconds; current allocated memory: 21.570 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_963_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.93 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.08 seconds; current allocated memory: 21.570 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.38 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.47 seconds; current allocated memory: 21.570 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_964_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.94 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.13 seconds; current allocated memory: 21.570 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.41 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.51 seconds; current allocated memory: 21.570 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_965_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.96 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.14 seconds; current allocated memory: 21.570 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.41 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.51 seconds; current allocated memory: 21.570 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_966_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.94 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.12 seconds; current allocated memory: 21.570 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.4 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.53 seconds; current allocated memory: 21.570 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_967_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.96 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.11 seconds; current allocated memory: 21.570 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.4 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.5 seconds; current allocated memory: 21.570 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_968_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.96 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.12 seconds; current allocated memory: 21.570 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.38 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.48 seconds; current allocated memory: 21.570 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_969_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.97 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.18 seconds; current allocated memory: 21.570 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.43 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.53 seconds; current allocated memory: 21.570 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_970_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.98 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.14 seconds; current allocated memory: 21.570 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.39 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.5 seconds; current allocated memory: 21.570 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_971_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.97 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.17 seconds; current allocated memory: 21.570 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.42 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.51 seconds; current allocated memory: 21.570 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_972_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.98 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.13 seconds; current allocated memory: 21.570 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.43 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.57 seconds; current allocated memory: 21.570 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_973_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.98 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.12 seconds; current allocated memory: 21.570 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.41 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.55 seconds; current allocated memory: 21.570 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_974_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.97 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.14 seconds; current allocated memory: 21.570 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.44 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.56 seconds; current allocated memory: 21.570 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_975_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.01 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.17 seconds; current allocated memory: 21.570 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.43 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.53 seconds; current allocated memory: 21.570 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_976_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.17 seconds; current allocated memory: 21.570 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.41 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.52 seconds; current allocated memory: 21.570 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_977_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.99 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.14 seconds; current allocated memory: 21.570 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.44 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.53 seconds; current allocated memory: 21.570 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_978_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.01 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.19 seconds; current allocated memory: 21.570 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.44 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.54 seconds; current allocated memory: 21.570 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_979_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.14 seconds; current allocated memory: 21.570 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.46 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.6 seconds; current allocated memory: 21.570 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_980_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.02 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.17 seconds; current allocated memory: 21.570 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.46 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.56 seconds; current allocated memory: 21.570 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_981_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.15 seconds; current allocated memory: 21.570 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.44 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.54 seconds; current allocated memory: 21.570 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_982_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.03 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.19 seconds; current allocated memory: 21.570 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.45 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.56 seconds; current allocated memory: 21.570 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_983_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.06 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.23 seconds; current allocated memory: 21.570 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.44 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.55 seconds; current allocated memory: 21.570 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_984_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.02 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.17 seconds; current allocated memory: 21.570 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.45 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.57 seconds; current allocated memory: 21.570 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_985_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.06 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.21 seconds; current allocated memory: 21.570 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.46 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.56 seconds; current allocated memory: 21.570 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_986_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.04 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.2 seconds; current allocated memory: 21.570 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.46 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.57 seconds; current allocated memory: 21.570 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_987_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.05 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.23 seconds; current allocated memory: 21.570 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.47 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.62 seconds; current allocated memory: 21.570 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_988_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.05 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.22 seconds; current allocated memory: 21.570 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.47 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.57 seconds; current allocated memory: 21.570 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_989_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.05 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.22 seconds; current allocated memory: 21.570 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.48 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.58 seconds; current allocated memory: 21.570 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_990_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.06 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.23 seconds; current allocated memory: 21.570 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.47 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.59 seconds; current allocated memory: 21.570 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_991_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.08 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.26 seconds; current allocated memory: 21.570 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.47 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.57 seconds; current allocated memory: 21.570 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_992_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.07 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.23 seconds; current allocated memory: 21.570 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.48 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.58 seconds; current allocated memory: 21.570 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_993_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.07 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.21 seconds; current allocated memory: 21.570 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.46 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.58 seconds; current allocated memory: 21.570 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_994_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.07 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.26 seconds; current allocated memory: 21.570 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.48 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.6 seconds; current allocated memory: 21.570 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_995_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.09 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.25 seconds; current allocated memory: 21.570 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.48 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.58 seconds; current allocated memory: 21.570 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_996_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.07 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.24 seconds; current allocated memory: 21.570 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.49 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.59 seconds; current allocated memory: 21.570 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_997_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.09 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.26 seconds; current allocated memory: 21.570 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.5 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.61 seconds; current allocated memory: 21.570 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_998_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.06 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.24 seconds; current allocated memory: 21.570 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.48 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.59 seconds; current allocated memory: 21.570 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_999_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.08 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.28 seconds; current allocated memory: 21.570 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.46 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.57 seconds; current allocated memory: 21.570 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1000_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.08 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.28 seconds; current allocated memory: 21.570 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.48 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.59 seconds; current allocated memory: 21.570 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1001_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.09 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.3 seconds; current allocated memory: 21.570 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.51 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.6 seconds; current allocated memory: 21.570 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1002_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.12 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.29 seconds; current allocated memory: 21.570 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.47 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.58 seconds; current allocated memory: 21.570 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1003_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.1 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.27 seconds; current allocated memory: 21.570 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.49 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.61 seconds; current allocated memory: 21.570 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1004_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.13 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.3 seconds; current allocated memory: 21.570 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.5 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.6 seconds; current allocated memory: 21.570 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1005_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.12 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.28 seconds; current allocated memory: 21.570 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.5 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.61 seconds; current allocated memory: 21.570 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1006_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.1 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.29 seconds; current allocated memory: 21.570 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.47 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.81 seconds; current allocated memory: 21.570 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1007_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.09 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.25 seconds; current allocated memory: 21.570 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.51 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.61 seconds; current allocated memory: 21.570 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1008_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.14 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.3 seconds; current allocated memory: 21.570 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.53 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.64 seconds; current allocated memory: 21.570 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1009_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.12 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.28 seconds; current allocated memory: 21.570 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.49 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.6 seconds; current allocated memory: 21.570 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1010_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.13 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.33 seconds; current allocated memory: 21.570 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.48 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.58 seconds; current allocated memory: 21.570 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1011_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.13 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.28 seconds; current allocated memory: 21.570 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.5 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.63 seconds; current allocated memory: 21.570 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1012_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.13 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.3 seconds; current allocated memory: 21.570 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.54 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.65 seconds; current allocated memory: 21.570 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1013_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.11 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.26 seconds; current allocated memory: 21.570 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.52 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.64 seconds; current allocated memory: 21.570 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1014_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.08 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.27 seconds; current allocated memory: 21.570 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.48 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.59 seconds; current allocated memory: 21.570 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1015_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.1 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.25 seconds; current allocated memory: 21.570 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.52 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.63 seconds; current allocated memory: 21.570 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1016_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.14 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.32 seconds; current allocated memory: 21.570 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.51 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.6 seconds; current allocated memory: 21.570 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1017_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.11 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.27 seconds; current allocated memory: 21.570 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.5 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.59 seconds; current allocated memory: 21.570 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1018_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.12 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.3 seconds; current allocated memory: 21.570 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.52 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.64 seconds; current allocated memory: 21.570 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1019_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.12 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.28 seconds; current allocated memory: 21.570 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.53 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.64 seconds; current allocated memory: 21.570 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1020_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.17 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.33 seconds; current allocated memory: 21.570 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.49 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.61 seconds; current allocated memory: 21.570 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1021_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.15 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.32 seconds; current allocated memory: 21.570 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.52 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.66 seconds; current allocated memory: 21.570 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1022_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.19 seconds. CPU system time: 0.03 seconds. Elapsed time: 2.32 seconds; current allocated memory: 21.570 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.54 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.68 seconds; current allocated memory: 21.570 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1023_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.14 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.33 seconds; current allocated memory: 21.570 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.53 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.62 seconds; current allocated memory: 21.570 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1024_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.14 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.29 seconds; current allocated memory: 21.570 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.51 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.6 seconds; current allocated memory: 21.570 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1025_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.14 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.31 seconds; current allocated memory: 21.570 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.51 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.6 seconds; current allocated memory: 21.570 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1026_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.15 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.31 seconds; current allocated memory: 21.570 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.51 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.62 seconds; current allocated memory: 21.570 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1027_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.16 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.31 seconds; current allocated memory: 21.570 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.53 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.64 seconds; current allocated memory: 21.570 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1028_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.13 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.29 seconds; current allocated memory: 21.570 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.53 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.63 seconds; current allocated memory: 21.570 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1029_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.17 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.33 seconds; current allocated memory: 21.570 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.52 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.61 seconds; current allocated memory: 21.570 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1030_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.16 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.31 seconds; current allocated memory: 21.570 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.55 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.65 seconds; current allocated memory: 21.570 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1031_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.17 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.32 seconds; current allocated memory: 21.570 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.52 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.63 seconds; current allocated memory: 21.570 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1032_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.16 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.34 seconds; current allocated memory: 21.570 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.53 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.64 seconds; current allocated memory: 21.570 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1033_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.17 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.34 seconds; current allocated memory: 21.570 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.53 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.63 seconds; current allocated memory: 21.570 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1034_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.18 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.35 seconds; current allocated memory: 21.570 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.54 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.65 seconds; current allocated memory: 21.570 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1035_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.15 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.33 seconds; current allocated memory: 21.570 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.54 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.67 seconds; current allocated memory: 21.570 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1036_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.16 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.34 seconds; current allocated memory: 21.570 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.53 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.65 seconds; current allocated memory: 21.570 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1037_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.18 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.41 seconds; current allocated memory: 21.570 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.54 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.64 seconds; current allocated memory: 21.570 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1038_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.16 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.34 seconds; current allocated memory: 21.570 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.56 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.67 seconds; current allocated memory: 21.570 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1039_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.18 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.36 seconds; current allocated memory: 21.570 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.52 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.64 seconds; current allocated memory: 21.570 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1040_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.17 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.34 seconds; current allocated memory: 21.570 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.53 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.64 seconds; current allocated memory: 21.570 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1041_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.18 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.34 seconds; current allocated memory: 21.570 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.56 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.68 seconds; current allocated memory: 21.570 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1042_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.19 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.35 seconds; current allocated memory: 21.570 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.57 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.67 seconds; current allocated memory: 21.570 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1043_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.19 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.36 seconds; current allocated memory: 21.570 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.57 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.68 seconds; current allocated memory: 21.570 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1044_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.18 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.35 seconds; current allocated memory: 21.570 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.52 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.67 seconds; current allocated memory: 21.570 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1045_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.18 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.34 seconds; current allocated memory: 21.570 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.53 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.64 seconds; current allocated memory: 21.570 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1046_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.2 seconds. CPU system time: 0.03 seconds. Elapsed time: 2.34 seconds; current allocated memory: 21.570 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.56 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.66 seconds; current allocated memory: 21.570 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1047_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.18 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.34 seconds; current allocated memory: 21.570 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.55 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.67 seconds; current allocated memory: 21.570 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1048_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.19 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.38 seconds; current allocated memory: 21.570 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.54 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.66 seconds; current allocated memory: 21.570 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1049_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.21 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.38 seconds; current allocated memory: 21.570 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.56 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.68 seconds; current allocated memory: 21.570 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1050_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.2 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.37 seconds; current allocated memory: 21.570 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.55 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.66 seconds; current allocated memory: 21.570 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1051_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.22 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.41 seconds; current allocated memory: 21.570 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.56 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.67 seconds; current allocated memory: 21.570 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1052_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.22 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.37 seconds; current allocated memory: 21.570 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.56 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.66 seconds; current allocated memory: 21.570 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1053_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.21 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.35 seconds; current allocated memory: 21.570 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.55 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.66 seconds; current allocated memory: 21.570 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1054_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.22 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.38 seconds; current allocated memory: 21.570 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.56 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.67 seconds; current allocated memory: 21.570 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1055_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.2 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.37 seconds; current allocated memory: 21.570 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.58 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.69 seconds; current allocated memory: 21.570 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1056_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.23 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.4 seconds; current allocated memory: 21.570 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.57 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.69 seconds; current allocated memory: 21.570 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1057_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.22 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.61 seconds; current allocated memory: 21.570 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.57 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.68 seconds; current allocated memory: 21.570 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1058_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.21 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.38 seconds; current allocated memory: 21.570 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.56 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.69 seconds; current allocated memory: 21.570 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1059_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.23 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.39 seconds; current allocated memory: 21.570 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.58 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.72 seconds; current allocated memory: 21.570 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1060_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.26 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.43 seconds; current allocated memory: 21.570 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.62 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.77 seconds; current allocated memory: 21.570 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1061_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.25 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.41 seconds; current allocated memory: 21.570 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.61 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.71 seconds; current allocated memory: 21.570 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1062_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.24 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.4 seconds; current allocated memory: 21.570 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.58 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.68 seconds; current allocated memory: 21.570 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1063_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.26 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.42 seconds; current allocated memory: 21.570 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.57 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.67 seconds; current allocated memory: 21.570 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1064_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.24 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.63 seconds; current allocated memory: 21.570 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.61 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.71 seconds; current allocated memory: 21.570 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1065_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.27 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.46 seconds; current allocated memory: 21.570 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.57 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.68 seconds; current allocated memory: 21.570 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1066_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.24 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.43 seconds; current allocated memory: 21.570 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.58 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.69 seconds; current allocated memory: 21.570 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1067_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.24 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.42 seconds; current allocated memory: 21.570 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.59 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.69 seconds; current allocated memory: 21.570 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1068_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.24 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.43 seconds; current allocated memory: 21.570 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.57 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.67 seconds; current allocated memory: 21.570 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1069_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.23 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.4 seconds; current allocated memory: 21.570 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.56 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.67 seconds; current allocated memory: 21.570 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1070_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.25 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.41 seconds; current allocated memory: 21.570 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.61 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.7 seconds; current allocated memory: 21.570 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1071_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.24 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.42 seconds; current allocated memory: 21.570 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.59 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.69 seconds; current allocated memory: 21.570 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1072_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.27 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.42 seconds; current allocated memory: 21.570 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.6 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.71 seconds; current allocated memory: 21.570 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1073_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.26 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.42 seconds; current allocated memory: 21.570 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.62 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.73 seconds; current allocated memory: 21.570 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1074_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.27 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.44 seconds; current allocated memory: 21.570 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.57 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.68 seconds; current allocated memory: 21.570 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1075_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.27 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.44 seconds; current allocated memory: 21.570 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.59 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.73 seconds; current allocated memory: 21.570 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1076_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.25 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.43 seconds; current allocated memory: 21.570 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.6 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.71 seconds; current allocated memory: 21.570 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1077_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.27 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.43 seconds; current allocated memory: 21.570 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.62 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.74 seconds; current allocated memory: 21.570 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1078_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.28 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.46 seconds; current allocated memory: 21.570 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.6 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.7 seconds; current allocated memory: 21.570 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1079_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.31 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.46 seconds; current allocated memory: 21.570 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.58 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.7 seconds; current allocated memory: 21.570 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1080_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.27 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.44 seconds; current allocated memory: 21.570 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.58 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.68 seconds; current allocated memory: 21.570 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1081_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.28 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.44 seconds; current allocated memory: 21.570 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.62 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.72 seconds; current allocated memory: 21.570 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1082_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.29 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.46 seconds; current allocated memory: 21.570 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.62 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.74 seconds; current allocated memory: 21.570 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1083_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.3 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.46 seconds; current allocated memory: 21.570 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.61 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.71 seconds; current allocated memory: 21.570 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1084_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.29 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.45 seconds; current allocated memory: 21.570 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.63 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.74 seconds; current allocated memory: 21.570 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1085_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.3 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.48 seconds; current allocated memory: 21.570 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.61 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.73 seconds; current allocated memory: 21.570 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1086_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.28 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.45 seconds; current allocated memory: 21.570 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.61 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.71 seconds; current allocated memory: 21.570 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1087_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.32 seconds. CPU system time: 0.08 seconds. Elapsed time: 2.52 seconds; current allocated memory: 21.570 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.61 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.72 seconds; current allocated memory: 21.570 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1088_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.29 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.49 seconds; current allocated memory: 21.570 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.63 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.74 seconds; current allocated memory: 21.570 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1089_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.3 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.47 seconds; current allocated memory: 21.570 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.61 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.71 seconds; current allocated memory: 21.570 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1090_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.3 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.49 seconds; current allocated memory: 21.570 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.61 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.73 seconds; current allocated memory: 21.570 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1091_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.28 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.46 seconds; current allocated memory: 21.570 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.63 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.76 seconds; current allocated memory: 21.570 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1092_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.28 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.46 seconds; current allocated memory: 21.570 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.59 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.71 seconds; current allocated memory: 21.570 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1093_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.28 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.46 seconds; current allocated memory: 21.570 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.62 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.79 seconds; current allocated memory: 21.570 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1094_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.29 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.47 seconds; current allocated memory: 21.570 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.59 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.72 seconds; current allocated memory: 21.570 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1095_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.28 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.44 seconds; current allocated memory: 21.570 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.59 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.7 seconds; current allocated memory: 21.570 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1096_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.29 seconds. CPU system time: 0.08 seconds. Elapsed time: 2.69 seconds; current allocated memory: 21.570 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.62 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.74 seconds; current allocated memory: 21.570 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1097_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.3 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.47 seconds; current allocated memory: 21.570 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.63 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.74 seconds; current allocated memory: 21.570 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1098_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.29 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.48 seconds; current allocated memory: 21.570 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.6 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.7 seconds; current allocated memory: 21.570 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1099_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.31 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.47 seconds; current allocated memory: 21.570 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.61 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.76 seconds; current allocated memory: 21.570 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1100_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.31 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.49 seconds; current allocated memory: 21.570 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.61 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.74 seconds; current allocated memory: 21.570 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1101_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.3 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.46 seconds; current allocated memory: 21.570 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.62 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.77 seconds; current allocated memory: 21.570 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1102_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.3 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.46 seconds; current allocated memory: 21.570 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.61 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.73 seconds; current allocated memory: 21.570 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1103_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.29 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.46 seconds; current allocated memory: 21.570 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.62 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.74 seconds; current allocated memory: 21.570 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1104_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.32 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.5 seconds; current allocated memory: 21.570 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.63 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.76 seconds; current allocated memory: 21.570 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1105_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.28 seconds. CPU system time: 0.08 seconds. Elapsed time: 2.47 seconds; current allocated memory: 21.570 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.64 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.76 seconds; current allocated memory: 21.570 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1106_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.28 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.45 seconds; current allocated memory: 21.570 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.59 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.7 seconds; current allocated memory: 21.570 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1107_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.29 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.46 seconds; current allocated memory: 21.570 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.6 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.71 seconds; current allocated memory: 21.570 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1108_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.27 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.43 seconds; current allocated memory: 21.570 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.62 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.72 seconds; current allocated memory: 21.570 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1109_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.31 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.48 seconds; current allocated memory: 21.570 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.63 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.75 seconds; current allocated memory: 21.570 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1110_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.29 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.48 seconds; current allocated memory: 21.570 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.65 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.75 seconds; current allocated memory: 21.570 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1111_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.31 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.48 seconds; current allocated memory: 21.570 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.6 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.71 seconds; current allocated memory: 21.570 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1112_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.28 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.48 seconds; current allocated memory: 21.570 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.6 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.7 seconds; current allocated memory: 21.570 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1113_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.45 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.66 seconds; current allocated memory: 21.570 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.62 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.75 seconds; current allocated memory: 21.570 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1114_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.31 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.5 seconds; current allocated memory: 21.570 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.61 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.73 seconds; current allocated memory: 21.570 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1115_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.29 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.48 seconds; current allocated memory: 21.570 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.64 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.76 seconds; current allocated memory: 21.570 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1116_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.3 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.48 seconds; current allocated memory: 21.570 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.63 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.74 seconds; current allocated memory: 21.570 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1117_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.32 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.5 seconds; current allocated memory: 21.570 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.63 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.74 seconds; current allocated memory: 21.570 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1118_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.32 seconds. CPU system time: 0.08 seconds. Elapsed time: 2.51 seconds; current allocated memory: 21.570 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.63 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.75 seconds; current allocated memory: 21.570 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1119_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.32 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.51 seconds; current allocated memory: 21.570 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.62 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.72 seconds; current allocated memory: 21.570 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1120_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.31 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.49 seconds; current allocated memory: 21.570 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.62 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.94 seconds; current allocated memory: 21.570 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1121_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.3 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.47 seconds; current allocated memory: 21.570 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.62 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.71 seconds; current allocated memory: 21.570 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1122_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.35 seconds. CPU system time: 0.08 seconds. Elapsed time: 2.58 seconds; current allocated memory: 21.570 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.65 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.77 seconds; current allocated memory: 21.570 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1123_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.3 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.48 seconds; current allocated memory: 21.570 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.63 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.73 seconds; current allocated memory: 21.570 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1124_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.32 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.53 seconds; current allocated memory: 21.570 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.64 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.74 seconds; current allocated memory: 21.570 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1125_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.31 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.49 seconds; current allocated memory: 21.570 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.63 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.74 seconds; current allocated memory: 21.570 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1126_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.32 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.51 seconds; current allocated memory: 21.570 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.62 seconds. CPU system time: 0.07 seconds. Elapsed time: 1.76 seconds; current allocated memory: 21.570 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1127_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.33 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.51 seconds; current allocated memory: 21.570 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.6 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.72 seconds; current allocated memory: 21.570 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1128_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.33 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.52 seconds; current allocated memory: 21.633 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.61 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.72 seconds; current allocated memory: 21.633 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1129_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.31 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.47 seconds; current allocated memory: 21.633 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.63 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.73 seconds; current allocated memory: 21.633 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1130_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.33 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.5 seconds; current allocated memory: 21.633 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.62 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.74 seconds; current allocated memory: 21.633 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1131_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.34 seconds. CPU system time: 0.08 seconds. Elapsed time: 2.99 seconds; current allocated memory: 21.633 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.64 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.77 seconds; current allocated memory: 21.633 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1132_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.34 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.54 seconds; current allocated memory: 21.633 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.65 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.76 seconds; current allocated memory: 21.633 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1133_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.36 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.54 seconds; current allocated memory: 21.633 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.66 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.76 seconds; current allocated memory: 21.633 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1134_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.34 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.52 seconds; current allocated memory: 21.633 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.65 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.75 seconds; current allocated memory: 21.633 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1135_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.34 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.51 seconds; current allocated memory: 21.633 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.64 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.75 seconds; current allocated memory: 21.633 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1136_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.38 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.98 seconds; current allocated memory: 21.633 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.64 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.78 seconds; current allocated memory: 21.633 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1137_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.36 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.55 seconds; current allocated memory: 21.633 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.66 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.75 seconds; current allocated memory: 21.633 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1138_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.34 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.52 seconds; current allocated memory: 21.633 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.63 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.73 seconds; current allocated memory: 21.633 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1139_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.37 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.55 seconds; current allocated memory: 21.633 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.65 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.78 seconds; current allocated memory: 21.633 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1140_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.36 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.53 seconds; current allocated memory: 21.633 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.64 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.76 seconds; current allocated memory: 21.633 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1141_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.34 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.51 seconds; current allocated memory: 21.633 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.66 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.77 seconds; current allocated memory: 21.633 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1142_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.37 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.55 seconds; current allocated memory: 21.633 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.66 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.77 seconds; current allocated memory: 21.633 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1143_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.36 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.53 seconds; current allocated memory: 21.633 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.65 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.76 seconds; current allocated memory: 21.633 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1144_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.38 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.55 seconds; current allocated memory: 21.633 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.68 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.83 seconds; current allocated memory: 21.633 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1145_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.37 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.53 seconds; current allocated memory: 21.633 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.66 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.78 seconds; current allocated memory: 21.633 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1146_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.37 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.53 seconds; current allocated memory: 21.633 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.66 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.76 seconds; current allocated memory: 21.633 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1147_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.36 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.54 seconds; current allocated memory: 21.633 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.65 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.79 seconds; current allocated memory: 21.633 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1148_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.38 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.57 seconds; current allocated memory: 21.633 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.65 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.77 seconds; current allocated memory: 21.633 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1149_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.4 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.81 seconds; current allocated memory: 21.633 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.69 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.8 seconds; current allocated memory: 21.633 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1150_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.38 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.54 seconds; current allocated memory: 21.633 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.67 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.79 seconds; current allocated memory: 21.633 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1151_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.39 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.55 seconds; current allocated memory: 21.633 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.66 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.8 seconds; current allocated memory: 21.633 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1152_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.39 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.56 seconds; current allocated memory: 21.633 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.7 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.86 seconds; current allocated memory: 21.633 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1153_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.38 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.57 seconds; current allocated memory: 21.633 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.68 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.81 seconds; current allocated memory: 21.633 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1154_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.41 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.57 seconds; current allocated memory: 21.633 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.67 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.78 seconds; current allocated memory: 21.633 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1155_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.42 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.62 seconds; current allocated memory: 21.633 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.71 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.84 seconds; current allocated memory: 21.633 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1156_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.44 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.64 seconds; current allocated memory: 21.633 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.71 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.86 seconds; current allocated memory: 21.633 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1157_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.41 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.63 seconds; current allocated memory: 21.633 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.7 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.84 seconds; current allocated memory: 21.633 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1158_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.43 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.61 seconds; current allocated memory: 21.633 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.76 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.94 seconds; current allocated memory: 21.633 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1159_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.51 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.8 seconds; current allocated memory: 21.633 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.72 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.9 seconds; current allocated memory: 21.633 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1160_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.47 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.75 seconds; current allocated memory: 21.633 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.73 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.92 seconds; current allocated memory: 21.633 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1161_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.5 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.78 seconds; current allocated memory: 21.633 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.73 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.84 seconds; current allocated memory: 21.633 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1162_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.43 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.61 seconds; current allocated memory: 21.633 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.71 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.83 seconds; current allocated memory: 21.633 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1163_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.45 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.63 seconds; current allocated memory: 21.633 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.7 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.81 seconds; current allocated memory: 21.633 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1164_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.44 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.64 seconds; current allocated memory: 21.633 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.7 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.82 seconds; current allocated memory: 21.633 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1165_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.43 seconds. CPU system time: 0.08 seconds. Elapsed time: 2.62 seconds; current allocated memory: 21.633 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.72 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.83 seconds; current allocated memory: 21.633 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1166_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.43 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.81 seconds; current allocated memory: 21.633 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.72 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.84 seconds; current allocated memory: 21.633 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1167_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.45 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.63 seconds; current allocated memory: 21.633 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.72 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.82 seconds; current allocated memory: 21.633 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1168_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.43 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.65 seconds; current allocated memory: 21.633 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.7 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.83 seconds; current allocated memory: 21.633 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1169_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.45 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.66 seconds; current allocated memory: 21.633 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.73 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.85 seconds; current allocated memory: 21.633 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1170_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.45 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.63 seconds; current allocated memory: 21.633 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.72 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.83 seconds; current allocated memory: 21.633 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1171_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.46 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.67 seconds; current allocated memory: 21.633 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.72 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.84 seconds; current allocated memory: 21.633 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1172_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.47 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.72 seconds; current allocated memory: 21.633 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.72 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.85 seconds; current allocated memory: 21.633 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1173_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.44 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.6 seconds; current allocated memory: 21.633 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.72 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.85 seconds; current allocated memory: 21.633 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1174_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.46 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.63 seconds; current allocated memory: 21.633 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.71 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.83 seconds; current allocated memory: 21.633 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1175_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.48 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.65 seconds; current allocated memory: 21.633 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.7 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.82 seconds; current allocated memory: 21.633 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1176_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.45 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.63 seconds; current allocated memory: 21.633 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.71 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.83 seconds; current allocated memory: 21.633 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1177_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.45 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.62 seconds; current allocated memory: 21.633 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.72 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.85 seconds; current allocated memory: 21.633 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1178_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.51 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.68 seconds; current allocated memory: 21.633 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.76 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.87 seconds; current allocated memory: 21.633 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1179_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.46 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.64 seconds; current allocated memory: 21.633 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.7 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.81 seconds; current allocated memory: 21.633 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1180_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.49 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.69 seconds; current allocated memory: 21.633 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.71 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.83 seconds; current allocated memory: 21.633 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1181_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.47 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.67 seconds; current allocated memory: 21.633 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.72 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.86 seconds; current allocated memory: 21.633 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1182_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.48 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.66 seconds; current allocated memory: 21.633 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.72 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.85 seconds; current allocated memory: 21.633 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1183_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.48 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.66 seconds; current allocated memory: 21.633 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.72 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.83 seconds; current allocated memory: 21.633 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1184_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.47 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.65 seconds; current allocated memory: 21.633 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.72 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.84 seconds; current allocated memory: 21.633 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1185_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.47 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.7 seconds; current allocated memory: 21.633 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.72 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.85 seconds; current allocated memory: 21.633 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1186_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.5 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.87 seconds; current allocated memory: 21.633 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.73 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.86 seconds; current allocated memory: 21.633 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1187_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.47 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.65 seconds; current allocated memory: 21.633 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.73 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.85 seconds; current allocated memory: 21.633 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1188_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.47 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.65 seconds; current allocated memory: 21.633 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.74 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.85 seconds; current allocated memory: 21.633 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1189_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.47 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.66 seconds; current allocated memory: 21.633 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.73 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.85 seconds; current allocated memory: 21.633 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1190_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.49 seconds. CPU system time: 0.09 seconds. Elapsed time: 2.71 seconds; current allocated memory: 21.633 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.73 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.85 seconds; current allocated memory: 21.633 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1191_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.47 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.66 seconds; current allocated memory: 21.633 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.71 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.84 seconds; current allocated memory: 21.633 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1192_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.49 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.66 seconds; current allocated memory: 21.633 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.71 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.83 seconds; current allocated memory: 21.633 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1193_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.49 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.7 seconds; current allocated memory: 21.633 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.73 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.84 seconds; current allocated memory: 21.633 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1194_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.5 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.69 seconds; current allocated memory: 21.633 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.74 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.86 seconds; current allocated memory: 21.633 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1195_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.5 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.68 seconds; current allocated memory: 21.633 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.73 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.85 seconds; current allocated memory: 21.633 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1196_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.48 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.67 seconds; current allocated memory: 21.633 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.72 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.85 seconds; current allocated memory: 21.633 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1197_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.51 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.68 seconds; current allocated memory: 21.633 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.72 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.85 seconds; current allocated memory: 21.633 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1198_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.54 seconds. CPU system time: 0.09 seconds. Elapsed time: 2.77 seconds; current allocated memory: 21.633 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.74 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.09 seconds; current allocated memory: 21.633 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1199_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.51 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.7 seconds; current allocated memory: 21.633 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.76 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.87 seconds; current allocated memory: 21.633 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1200_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.53 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.71 seconds; current allocated memory: 21.633 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.75 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.87 seconds; current allocated memory: 21.633 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1201_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.53 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.71 seconds; current allocated memory: 21.633 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.75 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.88 seconds; current allocated memory: 21.633 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1202_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.54 seconds. CPU system time: 0.08 seconds. Elapsed time: 2.72 seconds; current allocated memory: 21.633 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.74 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.86 seconds; current allocated memory: 21.633 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_1203_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.55 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.73 seconds; current allocated memory: 21.633 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.75 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.87 seconds; current allocated memory: 21.633 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_k_768_435_1_Loop_data_drain_AB_proc33' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'data_drain_AB'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'data_drain_AB'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.24 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.4 seconds; current allocated memory: 21.633 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.78 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.88 seconds; current allocated memory: 21.633 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_k_768_435_1_Block_for_end177_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.12 seconds; current allocated memory: 21.633 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.87 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.98 seconds; current allocated memory: 21.633 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_k_768_435_1_Loop_data_drain_C_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'data_drain_C'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'data_drain_C'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.74 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.93 seconds; current allocated memory: 21.633 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.81 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.92 seconds; current allocated memory: 21.633 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_k_768_435_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_1_0 (from systolic_array_k_768_435_1_Loop_data_load_A_proc32_U0 to PE_8_4_pack_964_1_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_2_0 (from systolic_array_k_768_435_1_Loop_data_load_A_proc32_U0 to PE_8_4_pack_980_1_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_3_0 (from systolic_array_k_768_435_1_Loop_data_load_A_proc32_U0 to PE_8_4_pack_996_1_U0) to 5 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_4_0 (from systolic_array_k_768_435_1_Loop_data_load_A_proc32_U0 to PE_8_4_pack_1012_1_U0) to 6 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_5_0 (from systolic_array_k_768_435_1_Loop_data_load_A_proc32_U0 to PE_8_4_pack_1028_1_U0) to 7 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_6_0 (from systolic_array_k_768_435_1_Loop_data_load_A_proc32_U0 to PE_8_4_pack_1044_1_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_7_0 (from systolic_array_k_768_435_1_Loop_data_load_A_proc32_U0 to PE_8_4_pack_1060_1_U0) to 9 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_8_0 (from systolic_array_k_768_435_1_Loop_data_load_A_proc32_U0 to PE_8_4_pack_1076_1_U0) to 10 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_9_0 (from systolic_array_k_768_435_1_Loop_data_load_A_proc32_U0 to PE_8_4_pack_1092_1_U0) to 11 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_10_0 (from systolic_array_k_768_435_1_Loop_data_load_A_proc32_U0 to PE_8_4_pack_1108_1_U0) to 12 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_11_0 (from systolic_array_k_768_435_1_Loop_data_load_A_proc32_U0 to PE_8_4_pack_1124_1_U0) to 13 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_12_0 (from systolic_array_k_768_435_1_Loop_data_load_A_proc32_U0 to PE_8_4_pack_1140_1_U0) to 14 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_13_0 (from systolic_array_k_768_435_1_Loop_data_load_A_proc32_U0 to PE_8_4_pack_1156_1_U0) to 15 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_14_0 (from systolic_array_k_768_435_1_Loop_data_load_A_proc32_U0 to PE_8_4_pack_1172_1_U0) to 16 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_15_0 (from systolic_array_k_768_435_1_Loop_data_load_A_proc32_U0 to PE_8_4_pack_1188_1_U0) to 17 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_1_0 (from systolic_array_k_768_435_1_Loop_data_load_A_proc32_U0 to PE_8_4_pack_949_1_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_2_0 (from systolic_array_k_768_435_1_Loop_data_load_A_proc32_U0 to PE_8_4_pack_950_1_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_3_0 (from systolic_array_k_768_435_1_Loop_data_load_A_proc32_U0 to PE_8_4_pack_951_1_U0) to 5 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_4_0 (from systolic_array_k_768_435_1_Loop_data_load_A_proc32_U0 to PE_8_4_pack_952_1_U0) to 6 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_5_0 (from systolic_array_k_768_435_1_Loop_data_load_A_proc32_U0 to PE_8_4_pack_953_1_U0) to 7 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_6_0 (from systolic_array_k_768_435_1_Loop_data_load_A_proc32_U0 to PE_8_4_pack_954_1_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_7_0 (from systolic_array_k_768_435_1_Loop_data_load_A_proc32_U0 to PE_8_4_pack_955_1_U0) to 9 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_8_0 (from systolic_array_k_768_435_1_Loop_data_load_A_proc32_U0 to PE_8_4_pack_956_1_U0) to 10 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_9_0 (from systolic_array_k_768_435_1_Loop_data_load_A_proc32_U0 to PE_8_4_pack_957_1_U0) to 11 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_10_0 (from systolic_array_k_768_435_1_Loop_data_load_A_proc32_U0 to PE_8_4_pack_958_1_U0) to 12 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_11_0 (from systolic_array_k_768_435_1_Loop_data_load_A_proc32_U0 to PE_8_4_pack_959_1_U0) to 13 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_12_0 (from systolic_array_k_768_435_1_Loop_data_load_A_proc32_U0 to PE_8_4_pack_960_1_U0) to 14 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_13_0 (from systolic_array_k_768_435_1_Loop_data_load_A_proc32_U0 to PE_8_4_pack_961_1_U0) to 15 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_14_0 (from systolic_array_k_768_435_1_Loop_data_load_A_proc32_U0 to PE_8_4_pack_962_1_U0) to 16 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_15_0 (from systolic_array_k_768_435_1_Loop_data_load_A_proc32_U0 to PE_8_4_pack_963_1_U0) to 17 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_channel (from PE_8_4_pack_948_1_U0 to systolic_array_k_768_435_1_Block_for_end177_proc_U0) to 32 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V (from PE_8_4_pack_949_1_U0 to systolic_array_k_768_435_1_Block_for_end177_proc_U0) to 31 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_255 (from PE_8_4_pack_950_1_U0 to systolic_array_k_768_435_1_Block_for_end177_proc_U0) to 30 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_256 (from PE_8_4_pack_951_1_U0 to systolic_array_k_768_435_1_Block_for_end177_proc_U0) to 29 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_257 (from PE_8_4_pack_952_1_U0 to systolic_array_k_768_435_1_Block_for_end177_proc_U0) to 28 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_258 (from PE_8_4_pack_953_1_U0 to systolic_array_k_768_435_1_Block_for_end177_proc_U0) to 27 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_259 (from PE_8_4_pack_954_1_U0 to systolic_array_k_768_435_1_Block_for_end177_proc_U0) to 26 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_260 (from PE_8_4_pack_955_1_U0 to systolic_array_k_768_435_1_Block_for_end177_proc_U0) to 25 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_261 (from PE_8_4_pack_956_1_U0 to systolic_array_k_768_435_1_Block_for_end177_proc_U0) to 24 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_262 (from PE_8_4_pack_957_1_U0 to systolic_array_k_768_435_1_Block_for_end177_proc_U0) to 23 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_263 (from PE_8_4_pack_958_1_U0 to systolic_array_k_768_435_1_Block_for_end177_proc_U0) to 22 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_264 (from PE_8_4_pack_959_1_U0 to systolic_array_k_768_435_1_Block_for_end177_proc_U0) to 21 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_265 (from PE_8_4_pack_960_1_U0 to systolic_array_k_768_435_1_Block_for_end177_proc_U0) to 20 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_266 (from PE_8_4_pack_961_1_U0 to systolic_array_k_768_435_1_Block_for_end177_proc_U0) to 19 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_267 (from PE_8_4_pack_962_1_U0 to systolic_array_k_768_435_1_Block_for_end177_proc_U0) to 18 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_0_16 (from PE_8_4_pack_963_1_U0 to systolic_array_k_768_435_1_Loop_data_drain_AB_proc33_U0) to 17 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_268 (from PE_8_4_pack_963_1_U0 to systolic_array_k_768_435_1_Block_for_end177_proc_U0) to 17 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_269 (from PE_8_4_pack_964_1_U0 to systolic_array_k_768_435_1_Block_for_end177_proc_U0) to 31 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_270 (from PE_8_4_pack_965_1_U0 to systolic_array_k_768_435_1_Block_for_end177_proc_U0) to 30 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_271 (from PE_8_4_pack_966_1_U0 to systolic_array_k_768_435_1_Block_for_end177_proc_U0) to 29 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_272 (from PE_8_4_pack_967_1_U0 to systolic_array_k_768_435_1_Block_for_end177_proc_U0) to 28 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_273 (from PE_8_4_pack_968_1_U0 to systolic_array_k_768_435_1_Block_for_end177_proc_U0) to 27 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_274 (from PE_8_4_pack_969_1_U0 to systolic_array_k_768_435_1_Block_for_end177_proc_U0) to 26 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_275 (from PE_8_4_pack_970_1_U0 to systolic_array_k_768_435_1_Block_for_end177_proc_U0) to 25 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_276 (from PE_8_4_pack_971_1_U0 to systolic_array_k_768_435_1_Block_for_end177_proc_U0) to 24 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_277 (from PE_8_4_pack_972_1_U0 to systolic_array_k_768_435_1_Block_for_end177_proc_U0) to 23 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_278 (from PE_8_4_pack_973_1_U0 to systolic_array_k_768_435_1_Block_for_end177_proc_U0) to 22 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_279 (from PE_8_4_pack_974_1_U0 to systolic_array_k_768_435_1_Block_for_end177_proc_U0) to 21 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_280 (from PE_8_4_pack_975_1_U0 to systolic_array_k_768_435_1_Block_for_end177_proc_U0) to 20 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_281 (from PE_8_4_pack_976_1_U0 to systolic_array_k_768_435_1_Block_for_end177_proc_U0) to 19 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_282 (from PE_8_4_pack_977_1_U0 to systolic_array_k_768_435_1_Block_for_end177_proc_U0) to 18 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_283 (from PE_8_4_pack_978_1_U0 to systolic_array_k_768_435_1_Block_for_end177_proc_U0) to 17 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_1_16 (from PE_8_4_pack_979_1_U0 to systolic_array_k_768_435_1_Loop_data_drain_AB_proc33_U0) to 16 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_284 (from PE_8_4_pack_979_1_U0 to systolic_array_k_768_435_1_Block_for_end177_proc_U0) to 16 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_285 (from PE_8_4_pack_980_1_U0 to systolic_array_k_768_435_1_Block_for_end177_proc_U0) to 30 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_286 (from PE_8_4_pack_981_1_U0 to systolic_array_k_768_435_1_Block_for_end177_proc_U0) to 29 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_287 (from PE_8_4_pack_982_1_U0 to systolic_array_k_768_435_1_Block_for_end177_proc_U0) to 28 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_288 (from PE_8_4_pack_983_1_U0 to systolic_array_k_768_435_1_Block_for_end177_proc_U0) to 27 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_289 (from PE_8_4_pack_984_1_U0 to systolic_array_k_768_435_1_Block_for_end177_proc_U0) to 26 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_290 (from PE_8_4_pack_985_1_U0 to systolic_array_k_768_435_1_Block_for_end177_proc_U0) to 25 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_291 (from PE_8_4_pack_986_1_U0 to systolic_array_k_768_435_1_Block_for_end177_proc_U0) to 24 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_292 (from PE_8_4_pack_987_1_U0 to systolic_array_k_768_435_1_Block_for_end177_proc_U0) to 23 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_293 (from PE_8_4_pack_988_1_U0 to systolic_array_k_768_435_1_Block_for_end177_proc_U0) to 22 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_294 (from PE_8_4_pack_989_1_U0 to systolic_array_k_768_435_1_Block_for_end177_proc_U0) to 21 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_295 (from PE_8_4_pack_990_1_U0 to systolic_array_k_768_435_1_Block_for_end177_proc_U0) to 20 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_296 (from PE_8_4_pack_991_1_U0 to systolic_array_k_768_435_1_Block_for_end177_proc_U0) to 19 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_297 (from PE_8_4_pack_992_1_U0 to systolic_array_k_768_435_1_Block_for_end177_proc_U0) to 18 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_298 (from PE_8_4_pack_993_1_U0 to systolic_array_k_768_435_1_Block_for_end177_proc_U0) to 17 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_299 (from PE_8_4_pack_994_1_U0 to systolic_array_k_768_435_1_Block_for_end177_proc_U0) to 16 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_2_16 (from PE_8_4_pack_995_1_U0 to systolic_array_k_768_435_1_Loop_data_drain_AB_proc33_U0) to 15 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_300 (from PE_8_4_pack_995_1_U0 to systolic_array_k_768_435_1_Block_for_end177_proc_U0) to 15 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_301 (from PE_8_4_pack_996_1_U0 to systolic_array_k_768_435_1_Block_for_end177_proc_U0) to 29 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_302 (from PE_8_4_pack_997_1_U0 to systolic_array_k_768_435_1_Block_for_end177_proc_U0) to 28 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_303 (from PE_8_4_pack_998_1_U0 to systolic_array_k_768_435_1_Block_for_end177_proc_U0) to 27 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_304 (from PE_8_4_pack_999_1_U0 to systolic_array_k_768_435_1_Block_for_end177_proc_U0) to 26 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_305 (from PE_8_4_pack_1000_1_U0 to systolic_array_k_768_435_1_Block_for_end177_proc_U0) to 25 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_306 (from PE_8_4_pack_1001_1_U0 to systolic_array_k_768_435_1_Block_for_end177_proc_U0) to 24 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_307 (from PE_8_4_pack_1002_1_U0 to systolic_array_k_768_435_1_Block_for_end177_proc_U0) to 23 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_308 (from PE_8_4_pack_1003_1_U0 to systolic_array_k_768_435_1_Block_for_end177_proc_U0) to 22 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_309 (from PE_8_4_pack_1004_1_U0 to systolic_array_k_768_435_1_Block_for_end177_proc_U0) to 21 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_310 (from PE_8_4_pack_1005_1_U0 to systolic_array_k_768_435_1_Block_for_end177_proc_U0) to 20 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_311 (from PE_8_4_pack_1006_1_U0 to systolic_array_k_768_435_1_Block_for_end177_proc_U0) to 19 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_312 (from PE_8_4_pack_1007_1_U0 to systolic_array_k_768_435_1_Block_for_end177_proc_U0) to 18 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_313 (from PE_8_4_pack_1008_1_U0 to systolic_array_k_768_435_1_Block_for_end177_proc_U0) to 17 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_314 (from PE_8_4_pack_1009_1_U0 to systolic_array_k_768_435_1_Block_for_end177_proc_U0) to 16 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_315 (from PE_8_4_pack_1010_1_U0 to systolic_array_k_768_435_1_Block_for_end177_proc_U0) to 15 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_3_16 (from PE_8_4_pack_1011_1_U0 to systolic_array_k_768_435_1_Loop_data_drain_AB_proc33_U0) to 14 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_316 (from PE_8_4_pack_1011_1_U0 to systolic_array_k_768_435_1_Block_for_end177_proc_U0) to 14 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_317 (from PE_8_4_pack_1012_1_U0 to systolic_array_k_768_435_1_Block_for_end177_proc_U0) to 28 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_318 (from PE_8_4_pack_1013_1_U0 to systolic_array_k_768_435_1_Block_for_end177_proc_U0) to 27 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_319 (from PE_8_4_pack_1014_1_U0 to systolic_array_k_768_435_1_Block_for_end177_proc_U0) to 26 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_320 (from PE_8_4_pack_1015_1_U0 to systolic_array_k_768_435_1_Block_for_end177_proc_U0) to 25 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_321 (from PE_8_4_pack_1016_1_U0 to systolic_array_k_768_435_1_Block_for_end177_proc_U0) to 24 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_322 (from PE_8_4_pack_1017_1_U0 to systolic_array_k_768_435_1_Block_for_end177_proc_U0) to 23 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_323 (from PE_8_4_pack_1018_1_U0 to systolic_array_k_768_435_1_Block_for_end177_proc_U0) to 22 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_324 (from PE_8_4_pack_1019_1_U0 to systolic_array_k_768_435_1_Block_for_end177_proc_U0) to 21 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_325 (from PE_8_4_pack_1020_1_U0 to systolic_array_k_768_435_1_Block_for_end177_proc_U0) to 20 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_326 (from PE_8_4_pack_1021_1_U0 to systolic_array_k_768_435_1_Block_for_end177_proc_U0) to 19 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_327 (from PE_8_4_pack_1022_1_U0 to systolic_array_k_768_435_1_Block_for_end177_proc_U0) to 18 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_328 (from PE_8_4_pack_1023_1_U0 to systolic_array_k_768_435_1_Block_for_end177_proc_U0) to 17 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_329 (from PE_8_4_pack_1024_1_U0 to systolic_array_k_768_435_1_Block_for_end177_proc_U0) to 16 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_330 (from PE_8_4_pack_1025_1_U0 to systolic_array_k_768_435_1_Block_for_end177_proc_U0) to 15 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_331 (from PE_8_4_pack_1026_1_U0 to systolic_array_k_768_435_1_Block_for_end177_proc_U0) to 14 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_4_16 (from PE_8_4_pack_1027_1_U0 to systolic_array_k_768_435_1_Loop_data_drain_AB_proc33_U0) to 13 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_332 (from PE_8_4_pack_1027_1_U0 to systolic_array_k_768_435_1_Block_for_end177_proc_U0) to 13 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_333 (from PE_8_4_pack_1028_1_U0 to systolic_array_k_768_435_1_Block_for_end177_proc_U0) to 27 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_334 (from PE_8_4_pack_1029_1_U0 to systolic_array_k_768_435_1_Block_for_end177_proc_U0) to 26 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_335 (from PE_8_4_pack_1030_1_U0 to systolic_array_k_768_435_1_Block_for_end177_proc_U0) to 25 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_336 (from PE_8_4_pack_1031_1_U0 to systolic_array_k_768_435_1_Block_for_end177_proc_U0) to 24 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_337 (from PE_8_4_pack_1032_1_U0 to systolic_array_k_768_435_1_Block_for_end177_proc_U0) to 23 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_338 (from PE_8_4_pack_1033_1_U0 to systolic_array_k_768_435_1_Block_for_end177_proc_U0) to 22 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_339 (from PE_8_4_pack_1034_1_U0 to systolic_array_k_768_435_1_Block_for_end177_proc_U0) to 21 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_340 (from PE_8_4_pack_1035_1_U0 to systolic_array_k_768_435_1_Block_for_end177_proc_U0) to 20 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_341 (from PE_8_4_pack_1036_1_U0 to systolic_array_k_768_435_1_Block_for_end177_proc_U0) to 19 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_342 (from PE_8_4_pack_1037_1_U0 to systolic_array_k_768_435_1_Block_for_end177_proc_U0) to 18 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_343 (from PE_8_4_pack_1038_1_U0 to systolic_array_k_768_435_1_Block_for_end177_proc_U0) to 17 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_344 (from PE_8_4_pack_1039_1_U0 to systolic_array_k_768_435_1_Block_for_end177_proc_U0) to 16 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_345 (from PE_8_4_pack_1040_1_U0 to systolic_array_k_768_435_1_Block_for_end177_proc_U0) to 15 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_346 (from PE_8_4_pack_1041_1_U0 to systolic_array_k_768_435_1_Block_for_end177_proc_U0) to 14 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_347 (from PE_8_4_pack_1042_1_U0 to systolic_array_k_768_435_1_Block_for_end177_proc_U0) to 13 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_5_16 (from PE_8_4_pack_1043_1_U0 to systolic_array_k_768_435_1_Loop_data_drain_AB_proc33_U0) to 12 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_348 (from PE_8_4_pack_1043_1_U0 to systolic_array_k_768_435_1_Block_for_end177_proc_U0) to 12 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_349 (from PE_8_4_pack_1044_1_U0 to systolic_array_k_768_435_1_Block_for_end177_proc_U0) to 26 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_350 (from PE_8_4_pack_1045_1_U0 to systolic_array_k_768_435_1_Block_for_end177_proc_U0) to 25 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_351 (from PE_8_4_pack_1046_1_U0 to systolic_array_k_768_435_1_Block_for_end177_proc_U0) to 24 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_352 (from PE_8_4_pack_1047_1_U0 to systolic_array_k_768_435_1_Block_for_end177_proc_U0) to 23 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_353 (from PE_8_4_pack_1048_1_U0 to systolic_array_k_768_435_1_Block_for_end177_proc_U0) to 22 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_354 (from PE_8_4_pack_1049_1_U0 to systolic_array_k_768_435_1_Block_for_end177_proc_U0) to 21 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_355 (from PE_8_4_pack_1050_1_U0 to systolic_array_k_768_435_1_Block_for_end177_proc_U0) to 20 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_356 (from PE_8_4_pack_1051_1_U0 to systolic_array_k_768_435_1_Block_for_end177_proc_U0) to 19 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_357 (from PE_8_4_pack_1052_1_U0 to systolic_array_k_768_435_1_Block_for_end177_proc_U0) to 18 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_358 (from PE_8_4_pack_1053_1_U0 to systolic_array_k_768_435_1_Block_for_end177_proc_U0) to 17 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_359 (from PE_8_4_pack_1054_1_U0 to systolic_array_k_768_435_1_Block_for_end177_proc_U0) to 16 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_360 (from PE_8_4_pack_1055_1_U0 to systolic_array_k_768_435_1_Block_for_end177_proc_U0) to 15 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_361 (from PE_8_4_pack_1056_1_U0 to systolic_array_k_768_435_1_Block_for_end177_proc_U0) to 14 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_362 (from PE_8_4_pack_1057_1_U0 to systolic_array_k_768_435_1_Block_for_end177_proc_U0) to 13 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_363 (from PE_8_4_pack_1058_1_U0 to systolic_array_k_768_435_1_Block_for_end177_proc_U0) to 12 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_6_16 (from PE_8_4_pack_1059_1_U0 to systolic_array_k_768_435_1_Loop_data_drain_AB_proc33_U0) to 11 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_364 (from PE_8_4_pack_1059_1_U0 to systolic_array_k_768_435_1_Block_for_end177_proc_U0) to 11 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_365 (from PE_8_4_pack_1060_1_U0 to systolic_array_k_768_435_1_Block_for_end177_proc_U0) to 25 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_366 (from PE_8_4_pack_1061_1_U0 to systolic_array_k_768_435_1_Block_for_end177_proc_U0) to 24 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_367 (from PE_8_4_pack_1062_1_U0 to systolic_array_k_768_435_1_Block_for_end177_proc_U0) to 23 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_368 (from PE_8_4_pack_1063_1_U0 to systolic_array_k_768_435_1_Block_for_end177_proc_U0) to 22 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_369 (from PE_8_4_pack_1064_1_U0 to systolic_array_k_768_435_1_Block_for_end177_proc_U0) to 21 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_370 (from PE_8_4_pack_1065_1_U0 to systolic_array_k_768_435_1_Block_for_end177_proc_U0) to 20 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_371 (from PE_8_4_pack_1066_1_U0 to systolic_array_k_768_435_1_Block_for_end177_proc_U0) to 19 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_372 (from PE_8_4_pack_1067_1_U0 to systolic_array_k_768_435_1_Block_for_end177_proc_U0) to 18 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_373 (from PE_8_4_pack_1068_1_U0 to systolic_array_k_768_435_1_Block_for_end177_proc_U0) to 17 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_374 (from PE_8_4_pack_1069_1_U0 to systolic_array_k_768_435_1_Block_for_end177_proc_U0) to 16 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_375 (from PE_8_4_pack_1070_1_U0 to systolic_array_k_768_435_1_Block_for_end177_proc_U0) to 15 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_376 (from PE_8_4_pack_1071_1_U0 to systolic_array_k_768_435_1_Block_for_end177_proc_U0) to 14 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_377 (from PE_8_4_pack_1072_1_U0 to systolic_array_k_768_435_1_Block_for_end177_proc_U0) to 13 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_378 (from PE_8_4_pack_1073_1_U0 to systolic_array_k_768_435_1_Block_for_end177_proc_U0) to 12 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_379 (from PE_8_4_pack_1074_1_U0 to systolic_array_k_768_435_1_Block_for_end177_proc_U0) to 11 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_7_16 (from PE_8_4_pack_1075_1_U0 to systolic_array_k_768_435_1_Loop_data_drain_AB_proc33_U0) to 10 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_380 (from PE_8_4_pack_1075_1_U0 to systolic_array_k_768_435_1_Block_for_end177_proc_U0) to 10 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_381 (from PE_8_4_pack_1076_1_U0 to systolic_array_k_768_435_1_Block_for_end177_proc_U0) to 24 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_382 (from PE_8_4_pack_1077_1_U0 to systolic_array_k_768_435_1_Block_for_end177_proc_U0) to 23 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_383 (from PE_8_4_pack_1078_1_U0 to systolic_array_k_768_435_1_Block_for_end177_proc_U0) to 22 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_384 (from PE_8_4_pack_1079_1_U0 to systolic_array_k_768_435_1_Block_for_end177_proc_U0) to 21 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_385 (from PE_8_4_pack_1080_1_U0 to systolic_array_k_768_435_1_Block_for_end177_proc_U0) to 20 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_386 (from PE_8_4_pack_1081_1_U0 to systolic_array_k_768_435_1_Block_for_end177_proc_U0) to 19 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_387 (from PE_8_4_pack_1082_1_U0 to systolic_array_k_768_435_1_Block_for_end177_proc_U0) to 18 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_388 (from PE_8_4_pack_1083_1_U0 to systolic_array_k_768_435_1_Block_for_end177_proc_U0) to 17 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_389 (from PE_8_4_pack_1084_1_U0 to systolic_array_k_768_435_1_Block_for_end177_proc_U0) to 16 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_390 (from PE_8_4_pack_1085_1_U0 to systolic_array_k_768_435_1_Block_for_end177_proc_U0) to 15 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_391 (from PE_8_4_pack_1086_1_U0 to systolic_array_k_768_435_1_Block_for_end177_proc_U0) to 14 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_392 (from PE_8_4_pack_1087_1_U0 to systolic_array_k_768_435_1_Block_for_end177_proc_U0) to 13 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_393 (from PE_8_4_pack_1088_1_U0 to systolic_array_k_768_435_1_Block_for_end177_proc_U0) to 12 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_394 (from PE_8_4_pack_1089_1_U0 to systolic_array_k_768_435_1_Block_for_end177_proc_U0) to 11 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_395 (from PE_8_4_pack_1090_1_U0 to systolic_array_k_768_435_1_Block_for_end177_proc_U0) to 10 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_8_16 (from PE_8_4_pack_1091_1_U0 to systolic_array_k_768_435_1_Loop_data_drain_AB_proc33_U0) to 9 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_396 (from PE_8_4_pack_1091_1_U0 to systolic_array_k_768_435_1_Block_for_end177_proc_U0) to 9 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_397 (from PE_8_4_pack_1092_1_U0 to systolic_array_k_768_435_1_Block_for_end177_proc_U0) to 23 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_398 (from PE_8_4_pack_1093_1_U0 to systolic_array_k_768_435_1_Block_for_end177_proc_U0) to 22 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_399 (from PE_8_4_pack_1094_1_U0 to systolic_array_k_768_435_1_Block_for_end177_proc_U0) to 21 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_400 (from PE_8_4_pack_1095_1_U0 to systolic_array_k_768_435_1_Block_for_end177_proc_U0) to 20 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_401 (from PE_8_4_pack_1096_1_U0 to systolic_array_k_768_435_1_Block_for_end177_proc_U0) to 19 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_402 (from PE_8_4_pack_1097_1_U0 to systolic_array_k_768_435_1_Block_for_end177_proc_U0) to 18 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_403 (from PE_8_4_pack_1098_1_U0 to systolic_array_k_768_435_1_Block_for_end177_proc_U0) to 17 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_404 (from PE_8_4_pack_1099_1_U0 to systolic_array_k_768_435_1_Block_for_end177_proc_U0) to 16 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_405 (from PE_8_4_pack_1100_1_U0 to systolic_array_k_768_435_1_Block_for_end177_proc_U0) to 15 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_406 (from PE_8_4_pack_1101_1_U0 to systolic_array_k_768_435_1_Block_for_end177_proc_U0) to 14 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_407 (from PE_8_4_pack_1102_1_U0 to systolic_array_k_768_435_1_Block_for_end177_proc_U0) to 13 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_408 (from PE_8_4_pack_1103_1_U0 to systolic_array_k_768_435_1_Block_for_end177_proc_U0) to 12 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_409 (from PE_8_4_pack_1104_1_U0 to systolic_array_k_768_435_1_Block_for_end177_proc_U0) to 11 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_410 (from PE_8_4_pack_1105_1_U0 to systolic_array_k_768_435_1_Block_for_end177_proc_U0) to 10 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_411 (from PE_8_4_pack_1106_1_U0 to systolic_array_k_768_435_1_Block_for_end177_proc_U0) to 9 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_9_16 (from PE_8_4_pack_1107_1_U0 to systolic_array_k_768_435_1_Loop_data_drain_AB_proc33_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_412 (from PE_8_4_pack_1107_1_U0 to systolic_array_k_768_435_1_Block_for_end177_proc_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_413 (from PE_8_4_pack_1108_1_U0 to systolic_array_k_768_435_1_Block_for_end177_proc_U0) to 22 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_414 (from PE_8_4_pack_1109_1_U0 to systolic_array_k_768_435_1_Block_for_end177_proc_U0) to 21 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_415 (from PE_8_4_pack_1110_1_U0 to systolic_array_k_768_435_1_Block_for_end177_proc_U0) to 20 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_416 (from PE_8_4_pack_1111_1_U0 to systolic_array_k_768_435_1_Block_for_end177_proc_U0) to 19 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_417 (from PE_8_4_pack_1112_1_U0 to systolic_array_k_768_435_1_Block_for_end177_proc_U0) to 18 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_418 (from PE_8_4_pack_1113_1_U0 to systolic_array_k_768_435_1_Block_for_end177_proc_U0) to 17 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_419 (from PE_8_4_pack_1114_1_U0 to systolic_array_k_768_435_1_Block_for_end177_proc_U0) to 16 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_420 (from PE_8_4_pack_1115_1_U0 to systolic_array_k_768_435_1_Block_for_end177_proc_U0) to 15 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_421 (from PE_8_4_pack_1116_1_U0 to systolic_array_k_768_435_1_Block_for_end177_proc_U0) to 14 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_422 (from PE_8_4_pack_1117_1_U0 to systolic_array_k_768_435_1_Block_for_end177_proc_U0) to 13 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_423 (from PE_8_4_pack_1118_1_U0 to systolic_array_k_768_435_1_Block_for_end177_proc_U0) to 12 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_424 (from PE_8_4_pack_1119_1_U0 to systolic_array_k_768_435_1_Block_for_end177_proc_U0) to 11 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_425 (from PE_8_4_pack_1120_1_U0 to systolic_array_k_768_435_1_Block_for_end177_proc_U0) to 10 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_426 (from PE_8_4_pack_1121_1_U0 to systolic_array_k_768_435_1_Block_for_end177_proc_U0) to 9 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_427 (from PE_8_4_pack_1122_1_U0 to systolic_array_k_768_435_1_Block_for_end177_proc_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_10_16 (from PE_8_4_pack_1123_1_U0 to systolic_array_k_768_435_1_Loop_data_drain_AB_proc33_U0) to 7 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_428 (from PE_8_4_pack_1123_1_U0 to systolic_array_k_768_435_1_Block_for_end177_proc_U0) to 7 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_429 (from PE_8_4_pack_1124_1_U0 to systolic_array_k_768_435_1_Block_for_end177_proc_U0) to 21 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_430 (from PE_8_4_pack_1125_1_U0 to systolic_array_k_768_435_1_Block_for_end177_proc_U0) to 20 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_431 (from PE_8_4_pack_1126_1_U0 to systolic_array_k_768_435_1_Block_for_end177_proc_U0) to 19 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_432 (from PE_8_4_pack_1127_1_U0 to systolic_array_k_768_435_1_Block_for_end177_proc_U0) to 18 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_433 (from PE_8_4_pack_1128_1_U0 to systolic_array_k_768_435_1_Block_for_end177_proc_U0) to 17 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_434 (from PE_8_4_pack_1129_1_U0 to systolic_array_k_768_435_1_Block_for_end177_proc_U0) to 16 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_435 (from PE_8_4_pack_1130_1_U0 to systolic_array_k_768_435_1_Block_for_end177_proc_U0) to 15 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_436 (from PE_8_4_pack_1131_1_U0 to systolic_array_k_768_435_1_Block_for_end177_proc_U0) to 14 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_437 (from PE_8_4_pack_1132_1_U0 to systolic_array_k_768_435_1_Block_for_end177_proc_U0) to 13 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_438 (from PE_8_4_pack_1133_1_U0 to systolic_array_k_768_435_1_Block_for_end177_proc_U0) to 12 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_439 (from PE_8_4_pack_1134_1_U0 to systolic_array_k_768_435_1_Block_for_end177_proc_U0) to 11 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_440 (from PE_8_4_pack_1135_1_U0 to systolic_array_k_768_435_1_Block_for_end177_proc_U0) to 10 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_441 (from PE_8_4_pack_1136_1_U0 to systolic_array_k_768_435_1_Block_for_end177_proc_U0) to 9 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_442 (from PE_8_4_pack_1137_1_U0 to systolic_array_k_768_435_1_Block_for_end177_proc_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_443 (from PE_8_4_pack_1138_1_U0 to systolic_array_k_768_435_1_Block_for_end177_proc_U0) to 7 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_11_16 (from PE_8_4_pack_1139_1_U0 to systolic_array_k_768_435_1_Loop_data_drain_AB_proc33_U0) to 6 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_444 (from PE_8_4_pack_1139_1_U0 to systolic_array_k_768_435_1_Block_for_end177_proc_U0) to 6 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_445 (from PE_8_4_pack_1140_1_U0 to systolic_array_k_768_435_1_Block_for_end177_proc_U0) to 20 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_446 (from PE_8_4_pack_1141_1_U0 to systolic_array_k_768_435_1_Block_for_end177_proc_U0) to 19 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_447 (from PE_8_4_pack_1142_1_U0 to systolic_array_k_768_435_1_Block_for_end177_proc_U0) to 18 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_448 (from PE_8_4_pack_1143_1_U0 to systolic_array_k_768_435_1_Block_for_end177_proc_U0) to 17 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_449 (from PE_8_4_pack_1144_1_U0 to systolic_array_k_768_435_1_Block_for_end177_proc_U0) to 16 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_450 (from PE_8_4_pack_1145_1_U0 to systolic_array_k_768_435_1_Block_for_end177_proc_U0) to 15 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_451 (from PE_8_4_pack_1146_1_U0 to systolic_array_k_768_435_1_Block_for_end177_proc_U0) to 14 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_452 (from PE_8_4_pack_1147_1_U0 to systolic_array_k_768_435_1_Block_for_end177_proc_U0) to 13 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_453 (from PE_8_4_pack_1148_1_U0 to systolic_array_k_768_435_1_Block_for_end177_proc_U0) to 12 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_454 (from PE_8_4_pack_1149_1_U0 to systolic_array_k_768_435_1_Block_for_end177_proc_U0) to 11 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_455 (from PE_8_4_pack_1150_1_U0 to systolic_array_k_768_435_1_Block_for_end177_proc_U0) to 10 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_456 (from PE_8_4_pack_1151_1_U0 to systolic_array_k_768_435_1_Block_for_end177_proc_U0) to 9 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_457 (from PE_8_4_pack_1152_1_U0 to systolic_array_k_768_435_1_Block_for_end177_proc_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_458 (from PE_8_4_pack_1153_1_U0 to systolic_array_k_768_435_1_Block_for_end177_proc_U0) to 7 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_459 (from PE_8_4_pack_1154_1_U0 to systolic_array_k_768_435_1_Block_for_end177_proc_U0) to 6 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_12_16 (from PE_8_4_pack_1155_1_U0 to systolic_array_k_768_435_1_Loop_data_drain_AB_proc33_U0) to 5 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_460 (from PE_8_4_pack_1155_1_U0 to systolic_array_k_768_435_1_Block_for_end177_proc_U0) to 5 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_461 (from PE_8_4_pack_1156_1_U0 to systolic_array_k_768_435_1_Block_for_end177_proc_U0) to 19 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_462 (from PE_8_4_pack_1157_1_U0 to systolic_array_k_768_435_1_Block_for_end177_proc_U0) to 18 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_463 (from PE_8_4_pack_1158_1_U0 to systolic_array_k_768_435_1_Block_for_end177_proc_U0) to 17 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_464 (from PE_8_4_pack_1159_1_U0 to systolic_array_k_768_435_1_Block_for_end177_proc_U0) to 16 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_465 (from PE_8_4_pack_1160_1_U0 to systolic_array_k_768_435_1_Block_for_end177_proc_U0) to 15 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_466 (from PE_8_4_pack_1161_1_U0 to systolic_array_k_768_435_1_Block_for_end177_proc_U0) to 14 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_467 (from PE_8_4_pack_1162_1_U0 to systolic_array_k_768_435_1_Block_for_end177_proc_U0) to 13 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_468 (from PE_8_4_pack_1163_1_U0 to systolic_array_k_768_435_1_Block_for_end177_proc_U0) to 12 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_469 (from PE_8_4_pack_1164_1_U0 to systolic_array_k_768_435_1_Block_for_end177_proc_U0) to 11 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_470 (from PE_8_4_pack_1165_1_U0 to systolic_array_k_768_435_1_Block_for_end177_proc_U0) to 10 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_471 (from PE_8_4_pack_1166_1_U0 to systolic_array_k_768_435_1_Block_for_end177_proc_U0) to 9 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_472 (from PE_8_4_pack_1167_1_U0 to systolic_array_k_768_435_1_Block_for_end177_proc_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_473 (from PE_8_4_pack_1168_1_U0 to systolic_array_k_768_435_1_Block_for_end177_proc_U0) to 7 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_474 (from PE_8_4_pack_1169_1_U0 to systolic_array_k_768_435_1_Block_for_end177_proc_U0) to 6 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_475 (from PE_8_4_pack_1170_1_U0 to systolic_array_k_768_435_1_Block_for_end177_proc_U0) to 5 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_13_16 (from PE_8_4_pack_1171_1_U0 to systolic_array_k_768_435_1_Loop_data_drain_AB_proc33_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_476 (from PE_8_4_pack_1171_1_U0 to systolic_array_k_768_435_1_Block_for_end177_proc_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_477 (from PE_8_4_pack_1172_1_U0 to systolic_array_k_768_435_1_Block_for_end177_proc_U0) to 18 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_478 (from PE_8_4_pack_1173_1_U0 to systolic_array_k_768_435_1_Block_for_end177_proc_U0) to 17 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_479 (from PE_8_4_pack_1174_1_U0 to systolic_array_k_768_435_1_Block_for_end177_proc_U0) to 16 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_480 (from PE_8_4_pack_1175_1_U0 to systolic_array_k_768_435_1_Block_for_end177_proc_U0) to 15 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_481 (from PE_8_4_pack_1176_1_U0 to systolic_array_k_768_435_1_Block_for_end177_proc_U0) to 14 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_482 (from PE_8_4_pack_1177_1_U0 to systolic_array_k_768_435_1_Block_for_end177_proc_U0) to 13 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_483 (from PE_8_4_pack_1178_1_U0 to systolic_array_k_768_435_1_Block_for_end177_proc_U0) to 12 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_484 (from PE_8_4_pack_1179_1_U0 to systolic_array_k_768_435_1_Block_for_end177_proc_U0) to 11 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_485 (from PE_8_4_pack_1180_1_U0 to systolic_array_k_768_435_1_Block_for_end177_proc_U0) to 10 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_486 (from PE_8_4_pack_1181_1_U0 to systolic_array_k_768_435_1_Block_for_end177_proc_U0) to 9 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_487 (from PE_8_4_pack_1182_1_U0 to systolic_array_k_768_435_1_Block_for_end177_proc_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_488 (from PE_8_4_pack_1183_1_U0 to systolic_array_k_768_435_1_Block_for_end177_proc_U0) to 7 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_489 (from PE_8_4_pack_1184_1_U0 to systolic_array_k_768_435_1_Block_for_end177_proc_U0) to 6 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_490 (from PE_8_4_pack_1185_1_U0 to systolic_array_k_768_435_1_Block_for_end177_proc_U0) to 5 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_491 (from PE_8_4_pack_1186_1_U0 to systolic_array_k_768_435_1_Block_for_end177_proc_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_14_16 (from PE_8_4_pack_1187_1_U0 to systolic_array_k_768_435_1_Loop_data_drain_AB_proc33_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_492 (from PE_8_4_pack_1187_1_U0 to systolic_array_k_768_435_1_Block_for_end177_proc_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_0_16 (from PE_8_4_pack_1188_1_U0 to systolic_array_k_768_435_1_Loop_data_drain_AB_proc33_U0) to 17 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_493 (from PE_8_4_pack_1188_1_U0 to systolic_array_k_768_435_1_Block_for_end177_proc_U0) to 17 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_1_16 (from PE_8_4_pack_1189_1_U0 to systolic_array_k_768_435_1_Loop_data_drain_AB_proc33_U0) to 16 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_494 (from PE_8_4_pack_1189_1_U0 to systolic_array_k_768_435_1_Block_for_end177_proc_U0) to 16 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_2_16 (from PE_8_4_pack_1190_1_U0 to systolic_array_k_768_435_1_Loop_data_drain_AB_proc33_U0) to 15 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_495 (from PE_8_4_pack_1190_1_U0 to systolic_array_k_768_435_1_Block_for_end177_proc_U0) to 15 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_3_16 (from PE_8_4_pack_1191_1_U0 to systolic_array_k_768_435_1_Loop_data_drain_AB_proc33_U0) to 14 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_496 (from PE_8_4_pack_1191_1_U0 to systolic_array_k_768_435_1_Block_for_end177_proc_U0) to 14 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_4_16 (from PE_8_4_pack_1192_1_U0 to systolic_array_k_768_435_1_Loop_data_drain_AB_proc33_U0) to 13 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_497 (from PE_8_4_pack_1192_1_U0 to systolic_array_k_768_435_1_Block_for_end177_proc_U0) to 13 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_5_16 (from PE_8_4_pack_1193_1_U0 to systolic_array_k_768_435_1_Loop_data_drain_AB_proc33_U0) to 12 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_498 (from PE_8_4_pack_1193_1_U0 to systolic_array_k_768_435_1_Block_for_end177_proc_U0) to 12 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_6_16 (from PE_8_4_pack_1194_1_U0 to systolic_array_k_768_435_1_Loop_data_drain_AB_proc33_U0) to 11 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_499 (from PE_8_4_pack_1194_1_U0 to systolic_array_k_768_435_1_Block_for_end177_proc_U0) to 11 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_7_16 (from PE_8_4_pack_1195_1_U0 to systolic_array_k_768_435_1_Loop_data_drain_AB_proc33_U0) to 10 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_500 (from PE_8_4_pack_1195_1_U0 to systolic_array_k_768_435_1_Block_for_end177_proc_U0) to 10 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_8_16 (from PE_8_4_pack_1196_1_U0 to systolic_array_k_768_435_1_Loop_data_drain_AB_proc33_U0) to 9 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_501 (from PE_8_4_pack_1196_1_U0 to systolic_array_k_768_435_1_Block_for_end177_proc_U0) to 9 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_9_16 (from PE_8_4_pack_1197_1_U0 to systolic_array_k_768_435_1_Loop_data_drain_AB_proc33_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_502 (from PE_8_4_pack_1197_1_U0 to systolic_array_k_768_435_1_Block_for_end177_proc_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_10_16 (from PE_8_4_pack_1198_1_U0 to systolic_array_k_768_435_1_Loop_data_drain_AB_proc33_U0) to 7 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_503 (from PE_8_4_pack_1198_1_U0 to systolic_array_k_768_435_1_Block_for_end177_proc_U0) to 7 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_11_16 (from PE_8_4_pack_1199_1_U0 to systolic_array_k_768_435_1_Loop_data_drain_AB_proc33_U0) to 6 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_504 (from PE_8_4_pack_1199_1_U0 to systolic_array_k_768_435_1_Block_for_end177_proc_U0) to 6 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_12_16 (from PE_8_4_pack_1200_1_U0 to systolic_array_k_768_435_1_Loop_data_drain_AB_proc33_U0) to 5 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_505 (from PE_8_4_pack_1200_1_U0 to systolic_array_k_768_435_1_Block_for_end177_proc_U0) to 5 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_13_16 (from PE_8_4_pack_1201_1_U0 to systolic_array_k_768_435_1_Loop_data_drain_AB_proc33_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_506 (from PE_8_4_pack_1201_1_U0 to systolic_array_k_768_435_1_Block_for_end177_proc_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_14_16 (from PE_8_4_pack_1202_1_U0 to systolic_array_k_768_435_1_Loop_data_drain_AB_proc33_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_507 (from PE_8_4_pack_1202_1_U0 to systolic_array_k_768_435_1_Block_for_end177_proc_U0) to 3 to improve performance and/or avoid deadlocks.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 91.33 seconds. CPU system time: 2.6 seconds. Elapsed time: 99.3 seconds; current allocated memory: 21.633 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3.19 seconds. CPU system time: 0.07 seconds. Elapsed time: 3.37 seconds; current allocated memory: 21.633 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'l_bias_scale_j_proc48_Pipeline_l_bias_scale_j' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_bias_scale_j'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 13, loop 'l_bias_scale_j'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 5.07 seconds. CPU system time: 0.07 seconds. Elapsed time: 5.32 seconds; current allocated memory: 21.633 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.84 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.96 seconds; current allocated memory: 21.695 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'l_bias_scale_j_proc48' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.88 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.02 seconds; current allocated memory: 21.695 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.63 seconds. CPU system time: 0.07 seconds. Elapsed time: 1.77 seconds; current allocated memory: 21.695 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_block_gemm49' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.53 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.64 seconds; current allocated memory: 21.695 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.37 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.52 seconds; current allocated memory: 21.695 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'gemm_systolic_array_ds1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3.59 seconds. CPU system time: 0.04 seconds. Elapsed time: 3.71 seconds; current allocated memory: 21.695 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.18 seconds. CPU system time: 0.03 seconds. Elapsed time: 2.29 seconds; current allocated memory: 21.695 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Linear_layer_ds1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3.66 seconds. CPU system time: 0.04 seconds. Elapsed time: 3.78 seconds; current allocated memory: 21.695 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.48 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.58 seconds; current allocated memory: 21.695 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Gelu_layer_1_Pipeline_l_j20' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_j20'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 36, loop 'l_j20'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 5.52 seconds. CPU system time: 0.06 seconds. Elapsed time: 5.69 seconds; current allocated memory: 21.695 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.98 seconds. CPU system time: 0.04 seconds. Elapsed time: 3.1 seconds; current allocated memory: 21.695 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Gelu_layer_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3.8 seconds. CPU system time: 0.06 seconds. Elapsed time: 3.94 seconds; current allocated memory: 21.695 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.71 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.84 seconds; current allocated memory: 21.695 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Linear_layer_ds2_1_Pipeline_l_j1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_j1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'l_j1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3.33 seconds. CPU system time: 0.06 seconds. Elapsed time: 3.5 seconds; current allocated memory: 21.695 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.4 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.52 seconds; current allocated memory: 21.695 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'entry_proc3146' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.39 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.52 seconds; current allocated memory: 21.695 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.65 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.77 seconds; current allocated memory: 21.695 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'init_block_AB_proc50_Pipeline_init_block_AB' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'init_block_AB'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'init_block_AB'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.14 seconds; current allocated memory: 21.695 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.54 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.71 seconds; current allocated memory: 21.695 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'init_block_AB_proc50' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.5 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.63 seconds; current allocated memory: 21.695 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.71 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.83 seconds; current allocated memory: 21.695 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_k_3072_1_Loop_data_in_buffer_proc34' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'data_in_buffer'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'data_in_buffer'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.24 seconds; current allocated memory: 21.695 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.72 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.84 seconds; current allocated memory: 21.695 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_k_3072_1_Loop_data_load_A_proc35' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'data_load_A'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'data_load_A'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.03 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.2 seconds; current allocated memory: 21.695 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.75 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.88 seconds; current allocated memory: 21.695 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_179_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.3 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.51 seconds; current allocated memory: 21.695 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.75 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.87 seconds; current allocated memory: 21.695 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_180_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.32 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.55 seconds; current allocated memory: 21.695 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.74 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.86 seconds; current allocated memory: 21.695 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_181_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.31 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.48 seconds; current allocated memory: 21.695 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.74 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.87 seconds; current allocated memory: 21.695 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_182_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.31 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.52 seconds; current allocated memory: 21.695 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.75 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.87 seconds; current allocated memory: 21.695 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_183_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.33 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.52 seconds; current allocated memory: 21.695 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.74 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.87 seconds; current allocated memory: 21.695 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_184_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.34 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.54 seconds; current allocated memory: 21.695 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.77 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.9 seconds; current allocated memory: 21.695 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_185_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.36 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.59 seconds; current allocated memory: 21.695 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.75 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.89 seconds; current allocated memory: 21.695 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_186_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.33 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.51 seconds; current allocated memory: 21.695 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.77 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.9 seconds; current allocated memory: 21.695 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_187_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.33 seconds. CPU system time: 0.08 seconds. Elapsed time: 2.56 seconds; current allocated memory: 21.695 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.76 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.9 seconds; current allocated memory: 21.695 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_188_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.35 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.55 seconds; current allocated memory: 21.695 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.8 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.97 seconds; current allocated memory: 21.695 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_189_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.38 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.61 seconds; current allocated memory: 21.695 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.8 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.92 seconds; current allocated memory: 21.695 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_190_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.37 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.55 seconds; current allocated memory: 21.695 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.79 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.92 seconds; current allocated memory: 21.695 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_191_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.35 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.52 seconds; current allocated memory: 21.695 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.78 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.92 seconds; current allocated memory: 21.695 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_192_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.39 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.56 seconds; current allocated memory: 21.695 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.81 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.94 seconds; current allocated memory: 21.695 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_193_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.41 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.59 seconds; current allocated memory: 21.695 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.81 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.93 seconds; current allocated memory: 21.695 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_194_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.42 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.59 seconds; current allocated memory: 21.695 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.82 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.95 seconds; current allocated memory: 21.695 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_195_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.42 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.6 seconds; current allocated memory: 21.695 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.82 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.94 seconds; current allocated memory: 21.695 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_196_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.43 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.85 seconds; current allocated memory: 21.695 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.83 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.98 seconds; current allocated memory: 21.695 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_197_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.43 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.63 seconds; current allocated memory: 21.695 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.83 seconds. CPU system time: 0.04 seconds. Elapsed time: 2 seconds; current allocated memory: 21.695 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_198_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.44 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.65 seconds; current allocated memory: 21.695 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.82 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.93 seconds; current allocated memory: 21.695 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_199_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.42 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.61 seconds; current allocated memory: 21.695 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.84 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.95 seconds; current allocated memory: 21.695 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_200_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.44 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.61 seconds; current allocated memory: 21.695 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.85 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.97 seconds; current allocated memory: 21.695 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_201_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.47 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.68 seconds; current allocated memory: 21.695 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.84 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.98 seconds; current allocated memory: 21.695 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_202_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.48 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.7 seconds; current allocated memory: 21.695 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.83 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.95 seconds; current allocated memory: 21.695 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_203_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.46 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.64 seconds; current allocated memory: 21.695 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.84 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.93 seconds; current allocated memory: 21.695 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_204_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.42 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.59 seconds; current allocated memory: 21.695 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.86 seconds. CPU system time: 0.05 seconds. Elapsed time: 2 seconds; current allocated memory: 21.695 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_205_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.47 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.67 seconds; current allocated memory: 21.695 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.84 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.96 seconds; current allocated memory: 21.695 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_206_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.46 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.64 seconds; current allocated memory: 21.695 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.84 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.96 seconds; current allocated memory: 21.695 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_207_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.48 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.7 seconds; current allocated memory: 21.695 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.84 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.95 seconds; current allocated memory: 21.695 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_208_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.47 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.64 seconds; current allocated memory: 21.695 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.86 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.99 seconds; current allocated memory: 21.695 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_209_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.49 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.68 seconds; current allocated memory: 21.695 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.85 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.98 seconds; current allocated memory: 21.695 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_210_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.48 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.67 seconds; current allocated memory: 21.695 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.84 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.96 seconds; current allocated memory: 21.695 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_211_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.51 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.7 seconds; current allocated memory: 21.695 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.89 seconds. CPU system time: 0.04 seconds. Elapsed time: 2 seconds; current allocated memory: 21.695 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_212_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.54 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.74 seconds; current allocated memory: 21.695 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.88 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.06 seconds; current allocated memory: 21.695 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_213_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.49 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.69 seconds; current allocated memory: 21.695 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.86 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.05 seconds; current allocated memory: 21.695 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_214_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.52 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.73 seconds; current allocated memory: 21.695 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.87 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.02 seconds; current allocated memory: 21.695 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_215_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.5 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.69 seconds; current allocated memory: 21.695 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.88 seconds. CPU system time: 0.03 seconds. Elapsed time: 2 seconds; current allocated memory: 21.695 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_216_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.51 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.71 seconds; current allocated memory: 21.695 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.9 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.05 seconds; current allocated memory: 21.695 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_217_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.53 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.73 seconds; current allocated memory: 21.695 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.87 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.99 seconds; current allocated memory: 21.695 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_218_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.54 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.71 seconds; current allocated memory: 21.695 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.89 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.01 seconds; current allocated memory: 21.695 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_219_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.54 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.78 seconds; current allocated memory: 21.695 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.89 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.02 seconds; current allocated memory: 21.695 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_220_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.54 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.72 seconds; current allocated memory: 21.695 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.9 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.03 seconds; current allocated memory: 21.695 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_221_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.55 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.76 seconds; current allocated memory: 21.695 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.9 seconds. CPU system time: 0.03 seconds. Elapsed time: 2 seconds; current allocated memory: 21.695 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_222_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.57 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.76 seconds; current allocated memory: 21.695 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.9 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.06 seconds; current allocated memory: 21.695 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_223_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.54 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.73 seconds; current allocated memory: 21.695 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.88 seconds. CPU system time: 0.04 seconds. Elapsed time: 2 seconds; current allocated memory: 21.695 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_224_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.57 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.76 seconds; current allocated memory: 21.695 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.92 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.08 seconds; current allocated memory: 21.695 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_225_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.55 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.73 seconds; current allocated memory: 21.695 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.91 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.02 seconds; current allocated memory: 21.695 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_226_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.58 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.77 seconds; current allocated memory: 21.695 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.91 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.04 seconds; current allocated memory: 21.695 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_227_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.58 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.8 seconds; current allocated memory: 21.695 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.9 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.01 seconds; current allocated memory: 21.695 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_228_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.57 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.77 seconds; current allocated memory: 21.695 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.91 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.04 seconds; current allocated memory: 21.695 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_229_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.55 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.74 seconds; current allocated memory: 21.695 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.89 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.03 seconds; current allocated memory: 21.695 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_230_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.55 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.72 seconds; current allocated memory: 21.695 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.89 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.02 seconds; current allocated memory: 21.695 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_231_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.57 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.79 seconds; current allocated memory: 21.695 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.9 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.01 seconds; current allocated memory: 21.695 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_232_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.57 seconds. CPU system time: 0.08 seconds. Elapsed time: 3 seconds; current allocated memory: 21.695 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.89 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.07 seconds; current allocated memory: 21.695 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_233_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.56 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.74 seconds; current allocated memory: 21.695 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.89 seconds. CPU system time: 0.04 seconds. Elapsed time: 2 seconds; current allocated memory: 21.695 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_234_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.55 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.74 seconds; current allocated memory: 21.695 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.9 seconds. CPU system time: 0.03 seconds. Elapsed time: 2.05 seconds; current allocated memory: 21.695 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_235_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.55 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.74 seconds; current allocated memory: 21.695 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.91 seconds. CPU system time: 0.03 seconds. Elapsed time: 2.02 seconds; current allocated memory: 21.695 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_236_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.57 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.77 seconds; current allocated memory: 21.695 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.93 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.07 seconds; current allocated memory: 21.695 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_237_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.56 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.75 seconds; current allocated memory: 21.695 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.9 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.06 seconds; current allocated memory: 21.695 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_238_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.61 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.83 seconds; current allocated memory: 21.695 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.93 seconds. CPU system time: 0.03 seconds. Elapsed time: 2.1 seconds; current allocated memory: 21.695 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_239_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.56 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.8 seconds; current allocated memory: 21.695 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.91 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.05 seconds; current allocated memory: 21.695 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_240_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.57 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.79 seconds; current allocated memory: 21.695 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.89 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.04 seconds; current allocated memory: 21.695 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_241_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.58 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.8 seconds; current allocated memory: 21.695 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.91 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.03 seconds; current allocated memory: 21.695 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_242_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.6 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.79 seconds; current allocated memory: 21.695 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.92 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.07 seconds; current allocated memory: 21.695 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_243_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.61 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.83 seconds; current allocated memory: 21.695 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.93 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.08 seconds; current allocated memory: 21.695 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_244_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.59 seconds. CPU system time: 0.09 seconds. Elapsed time: 2.82 seconds; current allocated memory: 21.695 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.92 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.09 seconds; current allocated memory: 21.695 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_245_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.6 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.81 seconds; current allocated memory: 21.695 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.92 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.1 seconds; current allocated memory: 21.695 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_246_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.59 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.8 seconds; current allocated memory: 21.695 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.92 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.04 seconds; current allocated memory: 21.695 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_247_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.61 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.8 seconds; current allocated memory: 21.695 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.93 seconds. CPU system time: 0.03 seconds. Elapsed time: 2.06 seconds; current allocated memory: 21.695 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_248_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.61 seconds. CPU system time: 0.09 seconds. Elapsed time: 2.88 seconds; current allocated memory: 21.695 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.91 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.04 seconds; current allocated memory: 21.695 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_249_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.64 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.89 seconds; current allocated memory: 21.695 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.94 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.08 seconds; current allocated memory: 21.695 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_250_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.61 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.87 seconds; current allocated memory: 21.695 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.93 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.05 seconds; current allocated memory: 21.695 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_251_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.62 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.83 seconds; current allocated memory: 21.695 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.96 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.09 seconds; current allocated memory: 21.695 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_252_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.66 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.88 seconds; current allocated memory: 21.695 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.97 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.15 seconds; current allocated memory: 21.695 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_253_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.63 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.82 seconds; current allocated memory: 21.695 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.93 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.13 seconds; current allocated memory: 21.695 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_254_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.63 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.9 seconds; current allocated memory: 21.695 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.94 seconds. CPU system time: 0.03 seconds. Elapsed time: 2.06 seconds; current allocated memory: 21.695 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_255_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.62 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.85 seconds; current allocated memory: 21.695 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.96 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.13 seconds; current allocated memory: 21.695 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_256_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.62 seconds. CPU system time: 0.09 seconds. Elapsed time: 2.88 seconds; current allocated memory: 21.695 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.95 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.09 seconds; current allocated memory: 21.695 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_257_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.62 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.91 seconds; current allocated memory: 21.695 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.92 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.06 seconds; current allocated memory: 21.695 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_258_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.58 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.78 seconds; current allocated memory: 21.695 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.95 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.14 seconds; current allocated memory: 21.695 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_259_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.6 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.82 seconds; current allocated memory: 21.695 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.92 seconds. CPU system time: 0.03 seconds. Elapsed time: 2.1 seconds; current allocated memory: 21.695 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_260_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.62 seconds. CPU system time: 0.1 seconds. Elapsed time: 2.85 seconds; current allocated memory: 21.695 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.95 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.15 seconds; current allocated memory: 21.695 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_261_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.65 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.84 seconds; current allocated memory: 21.695 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.94 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.08 seconds; current allocated memory: 21.695 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_262_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.67 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.9 seconds; current allocated memory: 21.695 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.94 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.06 seconds; current allocated memory: 21.695 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_263_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.63 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.85 seconds; current allocated memory: 21.695 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.99 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.13 seconds; current allocated memory: 21.695 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_264_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.63 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.83 seconds; current allocated memory: 21.695 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.94 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.09 seconds; current allocated memory: 21.695 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_265_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.64 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.83 seconds; current allocated memory: 21.695 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.94 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.08 seconds; current allocated memory: 21.695 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_266_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.65 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.83 seconds; current allocated memory: 21.695 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.95 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.09 seconds; current allocated memory: 21.695 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_267_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.65 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.83 seconds; current allocated memory: 21.695 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.95 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.14 seconds; current allocated memory: 21.695 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_268_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.62 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.81 seconds; current allocated memory: 21.695 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.93 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.05 seconds; current allocated memory: 21.695 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_269_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.61 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.82 seconds; current allocated memory: 21.695 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.95 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.07 seconds; current allocated memory: 21.695 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_270_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.62 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.83 seconds; current allocated memory: 21.695 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.95 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.08 seconds; current allocated memory: 21.695 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_271_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.61 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.84 seconds; current allocated memory: 21.695 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.96 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.09 seconds; current allocated memory: 21.695 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_272_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.62 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.81 seconds; current allocated memory: 21.695 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.93 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.06 seconds; current allocated memory: 21.695 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_273_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.62 seconds. CPU system time: 0.08 seconds. Elapsed time: 2.86 seconds; current allocated memory: 21.695 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.96 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.11 seconds; current allocated memory: 21.695 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_274_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.6 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.8 seconds; current allocated memory: 21.695 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.96 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.09 seconds; current allocated memory: 21.695 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_275_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.62 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.82 seconds; current allocated memory: 21.695 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.97 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.13 seconds; current allocated memory: 21.695 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_276_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.62 seconds. CPU system time: 0.08 seconds. Elapsed time: 2.81 seconds; current allocated memory: 21.695 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.98 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.09 seconds; current allocated memory: 21.695 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_277_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.66 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.84 seconds; current allocated memory: 21.695 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.94 seconds. CPU system time: 0.03 seconds. Elapsed time: 2.05 seconds; current allocated memory: 21.695 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_278_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.66 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.89 seconds; current allocated memory: 21.695 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.91 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.05 seconds; current allocated memory: 21.695 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_279_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.68 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.88 seconds; current allocated memory: 21.695 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.95 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.08 seconds; current allocated memory: 21.695 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_280_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.65 seconds. CPU system time: 0.08 seconds. Elapsed time: 2.87 seconds; current allocated memory: 21.695 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.97 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.09 seconds; current allocated memory: 21.695 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_281_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.64 seconds. CPU system time: 0.07 seconds. Elapsed time: 3.04 seconds; current allocated memory: 21.695 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.98 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.13 seconds; current allocated memory: 21.695 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_282_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.66 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.83 seconds; current allocated memory: 21.695 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.96 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.08 seconds; current allocated memory: 21.695 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_283_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.67 seconds. CPU system time: 0.08 seconds. Elapsed time: 2.88 seconds; current allocated memory: 21.695 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.94 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.07 seconds; current allocated memory: 21.695 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_284_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.65 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.83 seconds; current allocated memory: 21.695 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.93 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.06 seconds; current allocated memory: 21.695 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_285_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.66 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.85 seconds; current allocated memory: 21.695 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.95 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.08 seconds; current allocated memory: 21.695 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_286_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.64 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.85 seconds; current allocated memory: 21.695 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.95 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.07 seconds; current allocated memory: 21.695 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_287_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.66 seconds. CPU system time: 0.08 seconds. Elapsed time: 2.86 seconds; current allocated memory: 21.695 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.96 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.11 seconds; current allocated memory: 21.695 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_288_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.68 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.87 seconds; current allocated memory: 21.695 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.96 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.1 seconds; current allocated memory: 21.695 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_289_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.65 seconds. CPU system time: 0.08 seconds. Elapsed time: 2.84 seconds; current allocated memory: 21.695 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.97 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.1 seconds; current allocated memory: 21.695 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_290_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.67 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.85 seconds; current allocated memory: 21.695 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.95 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.08 seconds; current allocated memory: 21.695 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_291_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.7 seconds. CPU system time: 0.09 seconds. Elapsed time: 2.91 seconds; current allocated memory: 21.695 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.12 seconds; current allocated memory: 21.695 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_292_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.67 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.86 seconds; current allocated memory: 21.758 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.95 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.06 seconds; current allocated memory: 21.758 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_293_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.66 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.84 seconds; current allocated memory: 21.758 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.99 seconds. CPU system time: 0.03 seconds. Elapsed time: 2.09 seconds; current allocated memory: 21.758 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_294_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.63 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.82 seconds; current allocated memory: 21.758 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.97 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.11 seconds; current allocated memory: 21.758 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_295_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.66 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.86 seconds; current allocated memory: 21.758 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.95 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.09 seconds; current allocated memory: 21.758 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_296_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.69 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.88 seconds; current allocated memory: 21.758 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2 seconds. CPU system time: 0.03 seconds. Elapsed time: 2.13 seconds; current allocated memory: 21.758 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_297_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.67 seconds. CPU system time: 0.06 seconds. Elapsed time: 3.06 seconds; current allocated memory: 21.758 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.98 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.16 seconds; current allocated memory: 21.758 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_298_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.67 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.87 seconds; current allocated memory: 21.758 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.01 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.17 seconds; current allocated memory: 21.758 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_299_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.66 seconds. CPU system time: 0.07 seconds. Elapsed time: 3.08 seconds; current allocated memory: 21.758 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.95 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.08 seconds; current allocated memory: 21.758 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_300_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.68 seconds. CPU system time: 0.05 seconds. Elapsed time: 3.06 seconds; current allocated memory: 21.758 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.96 seconds. CPU system time: 0.03 seconds. Elapsed time: 2.07 seconds; current allocated memory: 21.758 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_301_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.69 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.91 seconds; current allocated memory: 21.758 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.99 seconds. CPU system time: 0.03 seconds. Elapsed time: 2.1 seconds; current allocated memory: 21.758 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_302_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.68 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.9 seconds; current allocated memory: 21.758 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.01 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.15 seconds; current allocated memory: 21.758 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_303_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.68 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.87 seconds; current allocated memory: 21.758 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.99 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.11 seconds; current allocated memory: 21.758 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_304_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.67 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.87 seconds; current allocated memory: 21.758 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.16 seconds; current allocated memory: 21.758 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_305_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.67 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.86 seconds; current allocated memory: 21.758 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.98 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.1 seconds; current allocated memory: 21.758 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_306_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.67 seconds. CPU system time: 0.08 seconds. Elapsed time: 2.87 seconds; current allocated memory: 21.758 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.97 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.09 seconds; current allocated memory: 21.758 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_307_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.72 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.93 seconds; current allocated memory: 21.758 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2 seconds. CPU system time: 0.03 seconds. Elapsed time: 2.12 seconds; current allocated memory: 21.758 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_308_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.7 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.92 seconds; current allocated memory: 21.758 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2 seconds. CPU system time: 0.03 seconds. Elapsed time: 2.13 seconds; current allocated memory: 21.758 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_309_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.68 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.88 seconds; current allocated memory: 21.758 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.99 seconds. CPU system time: 0.02 seconds. Elapsed time: 2.1 seconds; current allocated memory: 21.758 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_310_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.71 seconds. CPU system time: 0.08 seconds. Elapsed time: 2.92 seconds; current allocated memory: 21.758 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.99 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.11 seconds; current allocated memory: 21.758 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_311_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.71 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.9 seconds; current allocated memory: 21.758 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.99 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.13 seconds; current allocated memory: 21.758 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_312_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.7 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.89 seconds; current allocated memory: 21.758 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.01 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.12 seconds; current allocated memory: 21.758 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_313_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.71 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.91 seconds; current allocated memory: 21.758 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.01 seconds. CPU system time: 0.03 seconds. Elapsed time: 2.12 seconds; current allocated memory: 21.758 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_314_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.74 seconds. CPU system time: 0.08 seconds. Elapsed time: 2.97 seconds; current allocated memory: 21.758 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.99 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.11 seconds; current allocated memory: 21.758 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_315_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.72 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.91 seconds; current allocated memory: 21.758 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.04 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.15 seconds; current allocated memory: 21.758 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_316_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.72 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.89 seconds; current allocated memory: 21.758 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.01 seconds. CPU system time: 0.03 seconds. Elapsed time: 2.14 seconds; current allocated memory: 21.758 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_317_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.7 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.89 seconds; current allocated memory: 21.758 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.02 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.19 seconds; current allocated memory: 21.758 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_318_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.74 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.92 seconds; current allocated memory: 21.758 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.02 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.17 seconds; current allocated memory: 21.758 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_319_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.72 seconds. CPU system time: 0.08 seconds. Elapsed time: 2.91 seconds; current allocated memory: 21.758 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2 seconds. CPU system time: 0.03 seconds. Elapsed time: 2.14 seconds; current allocated memory: 21.758 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_320_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.77 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.97 seconds; current allocated memory: 21.758 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.04 seconds. CPU system time: 0.03 seconds. Elapsed time: 2.15 seconds; current allocated memory: 21.758 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_321_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.76 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.93 seconds; current allocated memory: 21.758 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.01 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.14 seconds; current allocated memory: 21.758 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_322_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.72 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.92 seconds; current allocated memory: 21.758 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.02 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.15 seconds; current allocated memory: 21.758 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_323_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.76 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.98 seconds; current allocated memory: 21.758 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.11 seconds; current allocated memory: 21.758 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_324_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.75 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.95 seconds; current allocated memory: 21.758 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.03 seconds. CPU system time: 0.03 seconds. Elapsed time: 2.19 seconds; current allocated memory: 21.758 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_325_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.75 seconds. CPU system time: 0.08 seconds. Elapsed time: 2.96 seconds; current allocated memory: 21.758 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.02 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.13 seconds; current allocated memory: 21.758 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_326_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.73 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.93 seconds; current allocated memory: 21.758 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.04 seconds. CPU system time: 0.03 seconds. Elapsed time: 2.16 seconds; current allocated memory: 21.758 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_327_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.74 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.96 seconds; current allocated memory: 21.758 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2 seconds. CPU system time: 0.03 seconds. Elapsed time: 2.12 seconds; current allocated memory: 21.758 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_328_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.73 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.97 seconds; current allocated memory: 21.758 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.02 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.15 seconds; current allocated memory: 21.758 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_329_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.76 seconds. CPU system time: 0.1 seconds. Elapsed time: 2.99 seconds; current allocated memory: 21.758 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.06 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.21 seconds; current allocated memory: 21.758 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_330_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.75 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.94 seconds; current allocated memory: 21.758 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.03 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.16 seconds; current allocated memory: 21.758 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_331_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.77 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.94 seconds; current allocated memory: 21.758 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.05 seconds. CPU system time: 0.03 seconds. Elapsed time: 2.16 seconds; current allocated memory: 21.758 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_332_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.76 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.97 seconds; current allocated memory: 21.758 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.05 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.17 seconds; current allocated memory: 21.758 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_333_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.75 seconds. CPU system time: 0.08 seconds. Elapsed time: 2.96 seconds; current allocated memory: 21.758 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.04 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.17 seconds; current allocated memory: 21.758 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_334_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.77 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.96 seconds; current allocated memory: 21.758 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.02 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.14 seconds; current allocated memory: 21.758 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_335_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.75 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.95 seconds; current allocated memory: 21.758 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.03 seconds. CPU system time: 0.03 seconds. Elapsed time: 2.19 seconds; current allocated memory: 21.758 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_336_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.78 seconds. CPU system time: 0.08 seconds. Elapsed time: 2.97 seconds; current allocated memory: 21.758 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.03 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.18 seconds; current allocated memory: 21.758 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_337_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.77 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.98 seconds; current allocated memory: 21.758 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.02 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.13 seconds; current allocated memory: 21.758 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_338_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.77 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.94 seconds; current allocated memory: 21.758 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.02 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.13 seconds; current allocated memory: 21.758 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_339_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.79 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.97 seconds; current allocated memory: 21.758 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.05 seconds. CPU system time: 0.03 seconds. Elapsed time: 2.16 seconds; current allocated memory: 21.758 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_340_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.8 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.98 seconds; current allocated memory: 21.758 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.02 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.15 seconds; current allocated memory: 21.758 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_341_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.75 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.93 seconds; current allocated memory: 21.758 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.02 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.16 seconds; current allocated memory: 21.758 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_342_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.76 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.94 seconds; current allocated memory: 21.758 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.02 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.14 seconds; current allocated memory: 21.758 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_343_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.76 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.94 seconds; current allocated memory: 21.758 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.03 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.18 seconds; current allocated memory: 21.758 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_344_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.79 seconds. CPU system time: 0.07 seconds. Elapsed time: 3.01 seconds; current allocated memory: 21.758 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.02 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.15 seconds; current allocated memory: 21.758 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_345_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.76 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.95 seconds; current allocated memory: 21.758 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.04 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.17 seconds; current allocated memory: 21.758 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_346_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.79 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.98 seconds; current allocated memory: 21.758 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.06 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.18 seconds; current allocated memory: 21.758 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_347_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.8 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.98 seconds; current allocated memory: 21.758 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.06 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.2 seconds; current allocated memory: 21.758 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_348_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.81 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.99 seconds; current allocated memory: 21.758 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.07 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.2 seconds; current allocated memory: 21.758 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_349_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.81 seconds. CPU system time: 0.08 seconds. Elapsed time: 3.01 seconds; current allocated memory: 21.758 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.06 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.18 seconds; current allocated memory: 21.758 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_350_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.8 seconds. CPU system time: 0.08 seconds. Elapsed time: 3.01 seconds; current allocated memory: 21.758 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.06 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.18 seconds; current allocated memory: 21.758 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_351_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.85 seconds. CPU system time: 0.08 seconds. Elapsed time: 3.07 seconds; current allocated memory: 21.758 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.06 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.19 seconds; current allocated memory: 21.758 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_352_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.79 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.97 seconds; current allocated memory: 21.758 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.07 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.22 seconds; current allocated memory: 21.758 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_353_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.84 seconds. CPU system time: 0.05 seconds. Elapsed time: 3.03 seconds; current allocated memory: 21.758 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.08 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.2 seconds; current allocated memory: 21.758 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_354_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.81 seconds. CPU system time: 0.06 seconds. Elapsed time: 3 seconds; current allocated memory: 21.758 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.05 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.19 seconds; current allocated memory: 21.758 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_355_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.83 seconds. CPU system time: 0.06 seconds. Elapsed time: 3.01 seconds; current allocated memory: 21.758 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.07 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.18 seconds; current allocated memory: 21.758 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_356_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.8 seconds. CPU system time: 0.08 seconds. Elapsed time: 3 seconds; current allocated memory: 21.758 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.07 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.19 seconds; current allocated memory: 21.758 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_357_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.83 seconds. CPU system time: 0.06 seconds. Elapsed time: 3 seconds; current allocated memory: 21.758 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.06 seconds. CPU system time: 0.02 seconds. Elapsed time: 2.17 seconds; current allocated memory: 21.758 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_358_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.83 seconds. CPU system time: 0.06 seconds. Elapsed time: 3 seconds; current allocated memory: 21.758 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.08 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.23 seconds; current allocated memory: 21.758 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_359_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.83 seconds. CPU system time: 0.07 seconds. Elapsed time: 3 seconds; current allocated memory: 21.758 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.08 seconds. CPU system time: 0.03 seconds. Elapsed time: 2.19 seconds; current allocated memory: 21.758 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_360_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.85 seconds. CPU system time: 0.06 seconds. Elapsed time: 3.02 seconds; current allocated memory: 21.758 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.08 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.18 seconds; current allocated memory: 21.758 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_361_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.83 seconds. CPU system time: 0.07 seconds. Elapsed time: 3.02 seconds; current allocated memory: 21.758 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.07 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.19 seconds; current allocated memory: 21.758 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_362_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.87 seconds. CPU system time: 0.08 seconds. Elapsed time: 3.05 seconds; current allocated memory: 21.758 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.09 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.19 seconds; current allocated memory: 21.758 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_363_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.87 seconds. CPU system time: 0.06 seconds. Elapsed time: 3.04 seconds; current allocated memory: 21.758 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.07 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.19 seconds; current allocated memory: 21.758 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_364_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.85 seconds. CPU system time: 0.06 seconds. Elapsed time: 3.02 seconds; current allocated memory: 21.758 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.08 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.2 seconds; current allocated memory: 21.758 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_365_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.86 seconds. CPU system time: 0.06 seconds. Elapsed time: 3.05 seconds; current allocated memory: 21.758 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.09 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.21 seconds; current allocated memory: 21.758 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_366_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.84 seconds. CPU system time: 0.08 seconds. Elapsed time: 3.03 seconds; current allocated memory: 21.758 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.1 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.2 seconds; current allocated memory: 21.758 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_367_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.88 seconds. CPU system time: 0.06 seconds. Elapsed time: 3.06 seconds; current allocated memory: 21.758 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.09 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.21 seconds; current allocated memory: 21.758 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_368_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.85 seconds. CPU system time: 0.06 seconds. Elapsed time: 3.03 seconds; current allocated memory: 21.758 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.06 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.17 seconds; current allocated memory: 21.758 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_369_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.87 seconds. CPU system time: 0.09 seconds. Elapsed time: 3.07 seconds; current allocated memory: 21.758 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.09 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.2 seconds; current allocated memory: 21.758 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_370_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.84 seconds. CPU system time: 0.07 seconds. Elapsed time: 3.03 seconds; current allocated memory: 21.758 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.08 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.2 seconds; current allocated memory: 21.758 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_371_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.88 seconds. CPU system time: 0.07 seconds. Elapsed time: 3.11 seconds; current allocated memory: 21.758 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.11 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.24 seconds; current allocated memory: 21.758 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_372_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.89 seconds. CPU system time: 0.06 seconds. Elapsed time: 3.11 seconds; current allocated memory: 21.758 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.09 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.22 seconds; current allocated memory: 21.758 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_373_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.88 seconds. CPU system time: 0.08 seconds. Elapsed time: 3.08 seconds; current allocated memory: 21.758 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.1 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.25 seconds; current allocated memory: 21.758 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_374_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.89 seconds. CPU system time: 0.08 seconds. Elapsed time: 3.12 seconds; current allocated memory: 21.758 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.08 seconds. CPU system time: 0.03 seconds. Elapsed time: 2.18 seconds; current allocated memory: 21.758 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_375_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.86 seconds. CPU system time: 0.06 seconds. Elapsed time: 3.04 seconds; current allocated memory: 21.758 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.09 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.22 seconds; current allocated memory: 21.758 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_376_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.88 seconds. CPU system time: 0.06 seconds. Elapsed time: 3.07 seconds; current allocated memory: 21.758 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.15 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.29 seconds; current allocated memory: 21.758 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_377_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.88 seconds. CPU system time: 0.06 seconds. Elapsed time: 3.06 seconds; current allocated memory: 21.758 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.1 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.22 seconds; current allocated memory: 21.758 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_378_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.88 seconds. CPU system time: 0.07 seconds. Elapsed time: 3.09 seconds; current allocated memory: 21.758 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.1 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.25 seconds; current allocated memory: 21.758 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_379_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.9 seconds. CPU system time: 0.06 seconds. Elapsed time: 3.08 seconds; current allocated memory: 21.758 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.1 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.23 seconds; current allocated memory: 21.758 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_380_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.91 seconds. CPU system time: 0.09 seconds. Elapsed time: 3.14 seconds; current allocated memory: 21.758 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.12 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.24 seconds; current allocated memory: 21.758 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_381_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.88 seconds. CPU system time: 0.07 seconds. Elapsed time: 3.06 seconds; current allocated memory: 21.758 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.09 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.21 seconds; current allocated memory: 21.758 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_382_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.86 seconds. CPU system time: 0.06 seconds. Elapsed time: 3.07 seconds; current allocated memory: 21.758 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.1 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.24 seconds; current allocated memory: 21.758 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_383_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.88 seconds. CPU system time: 0.06 seconds. Elapsed time: 3.08 seconds; current allocated memory: 21.758 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.12 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.28 seconds; current allocated memory: 21.758 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_384_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.89 seconds. CPU system time: 0.07 seconds. Elapsed time: 3.27 seconds; current allocated memory: 21.758 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.14 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.26 seconds; current allocated memory: 21.758 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_385_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.89 seconds. CPU system time: 0.07 seconds. Elapsed time: 3.09 seconds; current allocated memory: 21.758 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.1 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.21 seconds; current allocated memory: 21.758 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_386_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.88 seconds. CPU system time: 0.05 seconds. Elapsed time: 3.06 seconds; current allocated memory: 21.758 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.11 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.26 seconds; current allocated memory: 21.758 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_387_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.92 seconds. CPU system time: 0.08 seconds. Elapsed time: 3.12 seconds; current allocated memory: 21.758 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.11 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.27 seconds; current allocated memory: 21.758 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_388_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.89 seconds. CPU system time: 0.06 seconds. Elapsed time: 3.14 seconds; current allocated memory: 21.758 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.08 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.22 seconds; current allocated memory: 21.758 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_389_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.89 seconds. CPU system time: 0.06 seconds. Elapsed time: 3.11 seconds; current allocated memory: 21.758 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.1 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.23 seconds; current allocated memory: 21.758 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_390_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.92 seconds. CPU system time: 0.07 seconds. Elapsed time: 3.17 seconds; current allocated memory: 21.758 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.11 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.25 seconds; current allocated memory: 21.758 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_391_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.9 seconds. CPU system time: 0.07 seconds. Elapsed time: 3.1 seconds; current allocated memory: 21.758 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.11 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.26 seconds; current allocated memory: 21.758 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_392_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.91 seconds. CPU system time: 0.06 seconds. Elapsed time: 3.12 seconds; current allocated memory: 21.758 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.1 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.22 seconds; current allocated memory: 21.758 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_393_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.92 seconds. CPU system time: 0.07 seconds. Elapsed time: 3.11 seconds; current allocated memory: 21.758 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.12 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.24 seconds; current allocated memory: 21.758 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_394_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.92 seconds. CPU system time: 0.08 seconds. Elapsed time: 3.16 seconds; current allocated memory: 21.758 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.14 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.27 seconds; current allocated memory: 21.758 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_395_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.9 seconds. CPU system time: 0.08 seconds. Elapsed time: 3.13 seconds; current allocated memory: 21.758 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.11 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.22 seconds; current allocated memory: 21.758 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_396_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.91 seconds. CPU system time: 0.07 seconds. Elapsed time: 3.1 seconds; current allocated memory: 21.758 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.12 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.25 seconds; current allocated memory: 21.758 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_397_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.91 seconds. CPU system time: 0.07 seconds. Elapsed time: 3.1 seconds; current allocated memory: 21.758 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.12 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.23 seconds; current allocated memory: 21.758 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_398_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.91 seconds. CPU system time: 0.08 seconds. Elapsed time: 3.1 seconds; current allocated memory: 21.758 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.12 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.26 seconds; current allocated memory: 21.758 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_399_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.93 seconds. CPU system time: 0.08 seconds. Elapsed time: 3.13 seconds; current allocated memory: 21.758 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.1 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.24 seconds; current allocated memory: 21.758 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_400_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.91 seconds. CPU system time: 0.07 seconds. Elapsed time: 3.1 seconds; current allocated memory: 21.758 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.11 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.24 seconds; current allocated memory: 21.758 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_401_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.92 seconds. CPU system time: 0.06 seconds. Elapsed time: 3.1 seconds; current allocated memory: 21.758 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.14 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.29 seconds; current allocated memory: 21.758 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_402_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.92 seconds. CPU system time: 0.06 seconds. Elapsed time: 3.1 seconds; current allocated memory: 21.758 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.12 seconds. CPU system time: 0.03 seconds. Elapsed time: 2.24 seconds; current allocated memory: 21.758 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_403_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.94 seconds. CPU system time: 0.07 seconds. Elapsed time: 3.15 seconds; current allocated memory: 21.758 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.17 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.29 seconds; current allocated memory: 21.758 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_404_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.96 seconds. CPU system time: 0.05 seconds. Elapsed time: 3.13 seconds; current allocated memory: 21.758 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.13 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.26 seconds; current allocated memory: 21.758 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_405_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.99 seconds. CPU system time: 0.08 seconds. Elapsed time: 3.19 seconds; current allocated memory: 21.758 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.13 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.27 seconds; current allocated memory: 21.758 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_406_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.91 seconds. CPU system time: 0.07 seconds. Elapsed time: 3.11 seconds; current allocated memory: 21.758 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.13 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.25 seconds; current allocated memory: 21.758 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_407_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.94 seconds. CPU system time: 0.06 seconds. Elapsed time: 3.14 seconds; current allocated memory: 21.758 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.13 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.25 seconds; current allocated memory: 21.758 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_408_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.97 seconds. CPU system time: 0.04 seconds. Elapsed time: 3.13 seconds; current allocated memory: 21.758 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.14 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.26 seconds; current allocated memory: 21.758 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_409_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.93 seconds. CPU system time: 0.07 seconds. Elapsed time: 3.12 seconds; current allocated memory: 21.758 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.15 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.27 seconds; current allocated memory: 21.758 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_410_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.97 seconds. CPU system time: 0.07 seconds. Elapsed time: 3.19 seconds; current allocated memory: 21.758 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.16 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.29 seconds; current allocated memory: 21.758 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_411_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.97 seconds. CPU system time: 0.07 seconds. Elapsed time: 3.17 seconds; current allocated memory: 21.758 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.18 seconds. CPU system time: 0.03 seconds. Elapsed time: 2.29 seconds; current allocated memory: 21.758 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_412_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.98 seconds. CPU system time: 0.08 seconds. Elapsed time: 3.2 seconds; current allocated memory: 21.758 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.19 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.34 seconds; current allocated memory: 21.758 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_413_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.97 seconds. CPU system time: 0.07 seconds. Elapsed time: 3.15 seconds; current allocated memory: 21.758 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.16 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.28 seconds; current allocated memory: 21.758 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_414_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.97 seconds. CPU system time: 0.06 seconds. Elapsed time: 3.16 seconds; current allocated memory: 21.758 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.17 seconds. CPU system time: 0.03 seconds. Elapsed time: 2.31 seconds; current allocated memory: 21.758 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_415_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.98 seconds. CPU system time: 0.06 seconds. Elapsed time: 3.18 seconds; current allocated memory: 21.758 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.14 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.26 seconds; current allocated memory: 21.758 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_416_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.93 seconds. CPU system time: 0.08 seconds. Elapsed time: 3.12 seconds; current allocated memory: 21.758 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.16 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.28 seconds; current allocated memory: 21.758 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_417_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.99 seconds. CPU system time: 0.06 seconds. Elapsed time: 3.18 seconds; current allocated memory: 21.758 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.16 seconds. CPU system time: 0.03 seconds. Elapsed time: 2.28 seconds; current allocated memory: 21.758 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_418_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.97 seconds. CPU system time: 0.06 seconds. Elapsed time: 3.18 seconds; current allocated memory: 21.758 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.17 seconds. CPU system time: 0.03 seconds. Elapsed time: 2.31 seconds; current allocated memory: 21.758 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_419_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3 seconds. CPU system time: 0.1 seconds. Elapsed time: 3.3 seconds; current allocated memory: 21.758 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.19 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.38 seconds; current allocated memory: 21.758 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_420_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.99 seconds. CPU system time: 0.06 seconds. Elapsed time: 3.21 seconds; current allocated memory: 21.758 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.16 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.31 seconds; current allocated memory: 21.758 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_421_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.98 seconds. CPU system time: 0.06 seconds. Elapsed time: 3.17 seconds; current allocated memory: 21.758 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.2 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.34 seconds; current allocated memory: 21.758 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_422_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3 seconds. CPU system time: 0.08 seconds. Elapsed time: 3.25 seconds; current allocated memory: 21.758 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.15 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.28 seconds; current allocated memory: 21.758 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_423_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.98 seconds. CPU system time: 0.07 seconds. Elapsed time: 3.17 seconds; current allocated memory: 21.758 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.18 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.32 seconds; current allocated memory: 21.758 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_424_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.98 seconds. CPU system time: 0.07 seconds. Elapsed time: 3.18 seconds; current allocated memory: 21.758 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.18 seconds. CPU system time: 0.03 seconds. Elapsed time: 2.29 seconds; current allocated memory: 21.758 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_425_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.97 seconds. CPU system time: 0.08 seconds. Elapsed time: 3.19 seconds; current allocated memory: 21.758 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.18 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.32 seconds; current allocated memory: 21.758 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_426_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.97 seconds. CPU system time: 0.09 seconds. Elapsed time: 3.19 seconds; current allocated memory: 21.758 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.15 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.28 seconds; current allocated memory: 21.758 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_427_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.99 seconds. CPU system time: 0.06 seconds. Elapsed time: 3.19 seconds; current allocated memory: 21.758 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.12 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.25 seconds; current allocated memory: 21.758 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_428_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.94 seconds. CPU system time: 0.08 seconds. Elapsed time: 3.14 seconds; current allocated memory: 21.758 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.16 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.32 seconds; current allocated memory: 21.758 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_429_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.98 seconds. CPU system time: 0.08 seconds. Elapsed time: 3.38 seconds; current allocated memory: 21.758 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.17 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.29 seconds; current allocated memory: 21.758 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_430_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.97 seconds. CPU system time: 0.08 seconds. Elapsed time: 3.16 seconds; current allocated memory: 21.758 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.15 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.28 seconds; current allocated memory: 21.758 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_431_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.93 seconds. CPU system time: 0.08 seconds. Elapsed time: 3.15 seconds; current allocated memory: 21.758 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.14 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.27 seconds; current allocated memory: 21.758 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_432_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.97 seconds. CPU system time: 0.06 seconds. Elapsed time: 3.15 seconds; current allocated memory: 21.758 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.16 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.31 seconds; current allocated memory: 21.758 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_433_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.96 seconds. CPU system time: 0.08 seconds. Elapsed time: 3.16 seconds; current allocated memory: 21.758 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.15 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.28 seconds; current allocated memory: 21.758 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8_4_pack_434_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.96 seconds. CPU system time: 0.06 seconds. Elapsed time: 3.14 seconds; current allocated memory: 21.758 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.16 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.28 seconds; current allocated memory: 21.758 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_k_3072_1_Loop_data_drain_AB_proc36' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'data_drain_AB'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'data_drain_AB'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.63 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.78 seconds; current allocated memory: 21.758 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.15 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.28 seconds; current allocated memory: 21.758 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_k_3072_1_Block_for_end177_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.23 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.35 seconds; current allocated memory: 21.758 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.25 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.38 seconds; current allocated memory: 21.758 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_k_3072_1_Loop_data_drain_C_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'data_drain_C'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'data_drain_C'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3.1 seconds. CPU system time: 0.06 seconds. Elapsed time: 3.26 seconds; current allocated memory: 21.758 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.22 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.35 seconds; current allocated memory: 21.758 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_k_3072_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_1_0 (from systolic_array_k_3072_1_Loop_data_load_A_proc35_U0 to PE_8_4_pack_195_1_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_2_0 (from systolic_array_k_3072_1_Loop_data_load_A_proc35_U0 to PE_8_4_pack_211_1_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_3_0 (from systolic_array_k_3072_1_Loop_data_load_A_proc35_U0 to PE_8_4_pack_227_1_U0) to 5 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_4_0 (from systolic_array_k_3072_1_Loop_data_load_A_proc35_U0 to PE_8_4_pack_243_1_U0) to 6 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_5_0 (from systolic_array_k_3072_1_Loop_data_load_A_proc35_U0 to PE_8_4_pack_259_1_U0) to 7 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_6_0 (from systolic_array_k_3072_1_Loop_data_load_A_proc35_U0 to PE_8_4_pack_275_1_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_7_0 (from systolic_array_k_3072_1_Loop_data_load_A_proc35_U0 to PE_8_4_pack_291_1_U0) to 9 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_8_0 (from systolic_array_k_3072_1_Loop_data_load_A_proc35_U0 to PE_8_4_pack_307_1_U0) to 10 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_9_0 (from systolic_array_k_3072_1_Loop_data_load_A_proc35_U0 to PE_8_4_pack_323_1_U0) to 11 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_10_0 (from systolic_array_k_3072_1_Loop_data_load_A_proc35_U0 to PE_8_4_pack_339_1_U0) to 12 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_11_0 (from systolic_array_k_3072_1_Loop_data_load_A_proc35_U0 to PE_8_4_pack_355_1_U0) to 13 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_12_0 (from systolic_array_k_3072_1_Loop_data_load_A_proc35_U0 to PE_8_4_pack_371_1_U0) to 14 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_13_0 (from systolic_array_k_3072_1_Loop_data_load_A_proc35_U0 to PE_8_4_pack_387_1_U0) to 15 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_14_0 (from systolic_array_k_3072_1_Loop_data_load_A_proc35_U0 to PE_8_4_pack_403_1_U0) to 16 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_15_0 (from systolic_array_k_3072_1_Loop_data_load_A_proc35_U0 to PE_8_4_pack_419_1_U0) to 17 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_1_0 (from systolic_array_k_3072_1_Loop_data_load_A_proc35_U0 to PE_8_4_pack_180_1_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_2_0 (from systolic_array_k_3072_1_Loop_data_load_A_proc35_U0 to PE_8_4_pack_181_1_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_3_0 (from systolic_array_k_3072_1_Loop_data_load_A_proc35_U0 to PE_8_4_pack_182_1_U0) to 5 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_4_0 (from systolic_array_k_3072_1_Loop_data_load_A_proc35_U0 to PE_8_4_pack_183_1_U0) to 6 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_5_0 (from systolic_array_k_3072_1_Loop_data_load_A_proc35_U0 to PE_8_4_pack_184_1_U0) to 7 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_6_0 (from systolic_array_k_3072_1_Loop_data_load_A_proc35_U0 to PE_8_4_pack_185_1_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_7_0 (from systolic_array_k_3072_1_Loop_data_load_A_proc35_U0 to PE_8_4_pack_186_1_U0) to 9 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_8_0 (from systolic_array_k_3072_1_Loop_data_load_A_proc35_U0 to PE_8_4_pack_187_1_U0) to 10 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_9_0 (from systolic_array_k_3072_1_Loop_data_load_A_proc35_U0 to PE_8_4_pack_188_1_U0) to 11 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_10_0 (from systolic_array_k_3072_1_Loop_data_load_A_proc35_U0 to PE_8_4_pack_189_1_U0) to 12 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_11_0 (from systolic_array_k_3072_1_Loop_data_load_A_proc35_U0 to PE_8_4_pack_190_1_U0) to 13 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_12_0 (from systolic_array_k_3072_1_Loop_data_load_A_proc35_U0 to PE_8_4_pack_191_1_U0) to 14 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_13_0 (from systolic_array_k_3072_1_Loop_data_load_A_proc35_U0 to PE_8_4_pack_192_1_U0) to 15 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_14_0 (from systolic_array_k_3072_1_Loop_data_load_A_proc35_U0 to PE_8_4_pack_193_1_U0) to 16 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_15_0 (from systolic_array_k_3072_1_Loop_data_load_A_proc35_U0 to PE_8_4_pack_194_1_U0) to 17 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_channel (from PE_8_4_pack_179_1_U0 to systolic_array_k_3072_1_Block_for_end177_proc_U0) to 32 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V (from PE_8_4_pack_180_1_U0 to systolic_array_k_3072_1_Block_for_end177_proc_U0) to 31 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1271 (from PE_8_4_pack_181_1_U0 to systolic_array_k_3072_1_Block_for_end177_proc_U0) to 30 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1272 (from PE_8_4_pack_182_1_U0 to systolic_array_k_3072_1_Block_for_end177_proc_U0) to 29 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1273 (from PE_8_4_pack_183_1_U0 to systolic_array_k_3072_1_Block_for_end177_proc_U0) to 28 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1274 (from PE_8_4_pack_184_1_U0 to systolic_array_k_3072_1_Block_for_end177_proc_U0) to 27 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1275 (from PE_8_4_pack_185_1_U0 to systolic_array_k_3072_1_Block_for_end177_proc_U0) to 26 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1276 (from PE_8_4_pack_186_1_U0 to systolic_array_k_3072_1_Block_for_end177_proc_U0) to 25 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1277 (from PE_8_4_pack_187_1_U0 to systolic_array_k_3072_1_Block_for_end177_proc_U0) to 24 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1278 (from PE_8_4_pack_188_1_U0 to systolic_array_k_3072_1_Block_for_end177_proc_U0) to 23 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1279 (from PE_8_4_pack_189_1_U0 to systolic_array_k_3072_1_Block_for_end177_proc_U0) to 22 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1280 (from PE_8_4_pack_190_1_U0 to systolic_array_k_3072_1_Block_for_end177_proc_U0) to 21 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1281 (from PE_8_4_pack_191_1_U0 to systolic_array_k_3072_1_Block_for_end177_proc_U0) to 20 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1282 (from PE_8_4_pack_192_1_U0 to systolic_array_k_3072_1_Block_for_end177_proc_U0) to 19 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1283 (from PE_8_4_pack_193_1_U0 to systolic_array_k_3072_1_Block_for_end177_proc_U0) to 18 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_0_16 (from PE_8_4_pack_194_1_U0 to systolic_array_k_3072_1_Loop_data_drain_AB_proc36_U0) to 17 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1284 (from PE_8_4_pack_194_1_U0 to systolic_array_k_3072_1_Block_for_end177_proc_U0) to 17 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1285 (from PE_8_4_pack_195_1_U0 to systolic_array_k_3072_1_Block_for_end177_proc_U0) to 31 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1286 (from PE_8_4_pack_196_1_U0 to systolic_array_k_3072_1_Block_for_end177_proc_U0) to 30 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1287 (from PE_8_4_pack_197_1_U0 to systolic_array_k_3072_1_Block_for_end177_proc_U0) to 29 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1288 (from PE_8_4_pack_198_1_U0 to systolic_array_k_3072_1_Block_for_end177_proc_U0) to 28 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1289 (from PE_8_4_pack_199_1_U0 to systolic_array_k_3072_1_Block_for_end177_proc_U0) to 27 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1290 (from PE_8_4_pack_200_1_U0 to systolic_array_k_3072_1_Block_for_end177_proc_U0) to 26 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1291 (from PE_8_4_pack_201_1_U0 to systolic_array_k_3072_1_Block_for_end177_proc_U0) to 25 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1292 (from PE_8_4_pack_202_1_U0 to systolic_array_k_3072_1_Block_for_end177_proc_U0) to 24 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1293 (from PE_8_4_pack_203_1_U0 to systolic_array_k_3072_1_Block_for_end177_proc_U0) to 23 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1294 (from PE_8_4_pack_204_1_U0 to systolic_array_k_3072_1_Block_for_end177_proc_U0) to 22 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1295 (from PE_8_4_pack_205_1_U0 to systolic_array_k_3072_1_Block_for_end177_proc_U0) to 21 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1296 (from PE_8_4_pack_206_1_U0 to systolic_array_k_3072_1_Block_for_end177_proc_U0) to 20 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1297 (from PE_8_4_pack_207_1_U0 to systolic_array_k_3072_1_Block_for_end177_proc_U0) to 19 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1298 (from PE_8_4_pack_208_1_U0 to systolic_array_k_3072_1_Block_for_end177_proc_U0) to 18 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1299 (from PE_8_4_pack_209_1_U0 to systolic_array_k_3072_1_Block_for_end177_proc_U0) to 17 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_1_16 (from PE_8_4_pack_210_1_U0 to systolic_array_k_3072_1_Loop_data_drain_AB_proc36_U0) to 16 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1300 (from PE_8_4_pack_210_1_U0 to systolic_array_k_3072_1_Block_for_end177_proc_U0) to 16 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1301 (from PE_8_4_pack_211_1_U0 to systolic_array_k_3072_1_Block_for_end177_proc_U0) to 30 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1302 (from PE_8_4_pack_212_1_U0 to systolic_array_k_3072_1_Block_for_end177_proc_U0) to 29 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1303 (from PE_8_4_pack_213_1_U0 to systolic_array_k_3072_1_Block_for_end177_proc_U0) to 28 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1304 (from PE_8_4_pack_214_1_U0 to systolic_array_k_3072_1_Block_for_end177_proc_U0) to 27 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1305 (from PE_8_4_pack_215_1_U0 to systolic_array_k_3072_1_Block_for_end177_proc_U0) to 26 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1306 (from PE_8_4_pack_216_1_U0 to systolic_array_k_3072_1_Block_for_end177_proc_U0) to 25 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1307 (from PE_8_4_pack_217_1_U0 to systolic_array_k_3072_1_Block_for_end177_proc_U0) to 24 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1308 (from PE_8_4_pack_218_1_U0 to systolic_array_k_3072_1_Block_for_end177_proc_U0) to 23 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1309 (from PE_8_4_pack_219_1_U0 to systolic_array_k_3072_1_Block_for_end177_proc_U0) to 22 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1310 (from PE_8_4_pack_220_1_U0 to systolic_array_k_3072_1_Block_for_end177_proc_U0) to 21 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1311 (from PE_8_4_pack_221_1_U0 to systolic_array_k_3072_1_Block_for_end177_proc_U0) to 20 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1312 (from PE_8_4_pack_222_1_U0 to systolic_array_k_3072_1_Block_for_end177_proc_U0) to 19 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1313 (from PE_8_4_pack_223_1_U0 to systolic_array_k_3072_1_Block_for_end177_proc_U0) to 18 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1314 (from PE_8_4_pack_224_1_U0 to systolic_array_k_3072_1_Block_for_end177_proc_U0) to 17 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1315 (from PE_8_4_pack_225_1_U0 to systolic_array_k_3072_1_Block_for_end177_proc_U0) to 16 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_2_16 (from PE_8_4_pack_226_1_U0 to systolic_array_k_3072_1_Loop_data_drain_AB_proc36_U0) to 15 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1316 (from PE_8_4_pack_226_1_U0 to systolic_array_k_3072_1_Block_for_end177_proc_U0) to 15 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1317 (from PE_8_4_pack_227_1_U0 to systolic_array_k_3072_1_Block_for_end177_proc_U0) to 29 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1318 (from PE_8_4_pack_228_1_U0 to systolic_array_k_3072_1_Block_for_end177_proc_U0) to 28 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1319 (from PE_8_4_pack_229_1_U0 to systolic_array_k_3072_1_Block_for_end177_proc_U0) to 27 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1320 (from PE_8_4_pack_230_1_U0 to systolic_array_k_3072_1_Block_for_end177_proc_U0) to 26 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1321 (from PE_8_4_pack_231_1_U0 to systolic_array_k_3072_1_Block_for_end177_proc_U0) to 25 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1322 (from PE_8_4_pack_232_1_U0 to systolic_array_k_3072_1_Block_for_end177_proc_U0) to 24 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1323 (from PE_8_4_pack_233_1_U0 to systolic_array_k_3072_1_Block_for_end177_proc_U0) to 23 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1324 (from PE_8_4_pack_234_1_U0 to systolic_array_k_3072_1_Block_for_end177_proc_U0) to 22 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1325 (from PE_8_4_pack_235_1_U0 to systolic_array_k_3072_1_Block_for_end177_proc_U0) to 21 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1326 (from PE_8_4_pack_236_1_U0 to systolic_array_k_3072_1_Block_for_end177_proc_U0) to 20 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1327 (from PE_8_4_pack_237_1_U0 to systolic_array_k_3072_1_Block_for_end177_proc_U0) to 19 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1328 (from PE_8_4_pack_238_1_U0 to systolic_array_k_3072_1_Block_for_end177_proc_U0) to 18 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1329 (from PE_8_4_pack_239_1_U0 to systolic_array_k_3072_1_Block_for_end177_proc_U0) to 17 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1330 (from PE_8_4_pack_240_1_U0 to systolic_array_k_3072_1_Block_for_end177_proc_U0) to 16 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1331 (from PE_8_4_pack_241_1_U0 to systolic_array_k_3072_1_Block_for_end177_proc_U0) to 15 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_3_16 (from PE_8_4_pack_242_1_U0 to systolic_array_k_3072_1_Loop_data_drain_AB_proc36_U0) to 14 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1332 (from PE_8_4_pack_242_1_U0 to systolic_array_k_3072_1_Block_for_end177_proc_U0) to 14 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1333 (from PE_8_4_pack_243_1_U0 to systolic_array_k_3072_1_Block_for_end177_proc_U0) to 28 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1334 (from PE_8_4_pack_244_1_U0 to systolic_array_k_3072_1_Block_for_end177_proc_U0) to 27 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1335 (from PE_8_4_pack_245_1_U0 to systolic_array_k_3072_1_Block_for_end177_proc_U0) to 26 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1336 (from PE_8_4_pack_246_1_U0 to systolic_array_k_3072_1_Block_for_end177_proc_U0) to 25 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1337 (from PE_8_4_pack_247_1_U0 to systolic_array_k_3072_1_Block_for_end177_proc_U0) to 24 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1338 (from PE_8_4_pack_248_1_U0 to systolic_array_k_3072_1_Block_for_end177_proc_U0) to 23 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1339 (from PE_8_4_pack_249_1_U0 to systolic_array_k_3072_1_Block_for_end177_proc_U0) to 22 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1340 (from PE_8_4_pack_250_1_U0 to systolic_array_k_3072_1_Block_for_end177_proc_U0) to 21 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1341 (from PE_8_4_pack_251_1_U0 to systolic_array_k_3072_1_Block_for_end177_proc_U0) to 20 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1342 (from PE_8_4_pack_252_1_U0 to systolic_array_k_3072_1_Block_for_end177_proc_U0) to 19 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1343 (from PE_8_4_pack_253_1_U0 to systolic_array_k_3072_1_Block_for_end177_proc_U0) to 18 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1344 (from PE_8_4_pack_254_1_U0 to systolic_array_k_3072_1_Block_for_end177_proc_U0) to 17 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1345 (from PE_8_4_pack_255_1_U0 to systolic_array_k_3072_1_Block_for_end177_proc_U0) to 16 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1346 (from PE_8_4_pack_256_1_U0 to systolic_array_k_3072_1_Block_for_end177_proc_U0) to 15 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1347 (from PE_8_4_pack_257_1_U0 to systolic_array_k_3072_1_Block_for_end177_proc_U0) to 14 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_4_16 (from PE_8_4_pack_258_1_U0 to systolic_array_k_3072_1_Loop_data_drain_AB_proc36_U0) to 13 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1348 (from PE_8_4_pack_258_1_U0 to systolic_array_k_3072_1_Block_for_end177_proc_U0) to 13 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1349 (from PE_8_4_pack_259_1_U0 to systolic_array_k_3072_1_Block_for_end177_proc_U0) to 27 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1350 (from PE_8_4_pack_260_1_U0 to systolic_array_k_3072_1_Block_for_end177_proc_U0) to 26 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1351 (from PE_8_4_pack_261_1_U0 to systolic_array_k_3072_1_Block_for_end177_proc_U0) to 25 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1352 (from PE_8_4_pack_262_1_U0 to systolic_array_k_3072_1_Block_for_end177_proc_U0) to 24 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1353 (from PE_8_4_pack_263_1_U0 to systolic_array_k_3072_1_Block_for_end177_proc_U0) to 23 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1354 (from PE_8_4_pack_264_1_U0 to systolic_array_k_3072_1_Block_for_end177_proc_U0) to 22 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1355 (from PE_8_4_pack_265_1_U0 to systolic_array_k_3072_1_Block_for_end177_proc_U0) to 21 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1356 (from PE_8_4_pack_266_1_U0 to systolic_array_k_3072_1_Block_for_end177_proc_U0) to 20 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1357 (from PE_8_4_pack_267_1_U0 to systolic_array_k_3072_1_Block_for_end177_proc_U0) to 19 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1358 (from PE_8_4_pack_268_1_U0 to systolic_array_k_3072_1_Block_for_end177_proc_U0) to 18 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1359 (from PE_8_4_pack_269_1_U0 to systolic_array_k_3072_1_Block_for_end177_proc_U0) to 17 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1360 (from PE_8_4_pack_270_1_U0 to systolic_array_k_3072_1_Block_for_end177_proc_U0) to 16 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1361 (from PE_8_4_pack_271_1_U0 to systolic_array_k_3072_1_Block_for_end177_proc_U0) to 15 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1362 (from PE_8_4_pack_272_1_U0 to systolic_array_k_3072_1_Block_for_end177_proc_U0) to 14 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1363 (from PE_8_4_pack_273_1_U0 to systolic_array_k_3072_1_Block_for_end177_proc_U0) to 13 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_5_16 (from PE_8_4_pack_274_1_U0 to systolic_array_k_3072_1_Loop_data_drain_AB_proc36_U0) to 12 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1364 (from PE_8_4_pack_274_1_U0 to systolic_array_k_3072_1_Block_for_end177_proc_U0) to 12 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1365 (from PE_8_4_pack_275_1_U0 to systolic_array_k_3072_1_Block_for_end177_proc_U0) to 26 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1366 (from PE_8_4_pack_276_1_U0 to systolic_array_k_3072_1_Block_for_end177_proc_U0) to 25 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1367 (from PE_8_4_pack_277_1_U0 to systolic_array_k_3072_1_Block_for_end177_proc_U0) to 24 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1368 (from PE_8_4_pack_278_1_U0 to systolic_array_k_3072_1_Block_for_end177_proc_U0) to 23 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1369 (from PE_8_4_pack_279_1_U0 to systolic_array_k_3072_1_Block_for_end177_proc_U0) to 22 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1370 (from PE_8_4_pack_280_1_U0 to systolic_array_k_3072_1_Block_for_end177_proc_U0) to 21 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1371 (from PE_8_4_pack_281_1_U0 to systolic_array_k_3072_1_Block_for_end177_proc_U0) to 20 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1372 (from PE_8_4_pack_282_1_U0 to systolic_array_k_3072_1_Block_for_end177_proc_U0) to 19 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1373 (from PE_8_4_pack_283_1_U0 to systolic_array_k_3072_1_Block_for_end177_proc_U0) to 18 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1374 (from PE_8_4_pack_284_1_U0 to systolic_array_k_3072_1_Block_for_end177_proc_U0) to 17 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1375 (from PE_8_4_pack_285_1_U0 to systolic_array_k_3072_1_Block_for_end177_proc_U0) to 16 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1376 (from PE_8_4_pack_286_1_U0 to systolic_array_k_3072_1_Block_for_end177_proc_U0) to 15 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1377 (from PE_8_4_pack_287_1_U0 to systolic_array_k_3072_1_Block_for_end177_proc_U0) to 14 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1378 (from PE_8_4_pack_288_1_U0 to systolic_array_k_3072_1_Block_for_end177_proc_U0) to 13 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1379 (from PE_8_4_pack_289_1_U0 to systolic_array_k_3072_1_Block_for_end177_proc_U0) to 12 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_6_16 (from PE_8_4_pack_290_1_U0 to systolic_array_k_3072_1_Loop_data_drain_AB_proc36_U0) to 11 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1380 (from PE_8_4_pack_290_1_U0 to systolic_array_k_3072_1_Block_for_end177_proc_U0) to 11 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1381 (from PE_8_4_pack_291_1_U0 to systolic_array_k_3072_1_Block_for_end177_proc_U0) to 25 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1382 (from PE_8_4_pack_292_1_U0 to systolic_array_k_3072_1_Block_for_end177_proc_U0) to 24 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1383 (from PE_8_4_pack_293_1_U0 to systolic_array_k_3072_1_Block_for_end177_proc_U0) to 23 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1384 (from PE_8_4_pack_294_1_U0 to systolic_array_k_3072_1_Block_for_end177_proc_U0) to 22 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1385 (from PE_8_4_pack_295_1_U0 to systolic_array_k_3072_1_Block_for_end177_proc_U0) to 21 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1386 (from PE_8_4_pack_296_1_U0 to systolic_array_k_3072_1_Block_for_end177_proc_U0) to 20 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1387 (from PE_8_4_pack_297_1_U0 to systolic_array_k_3072_1_Block_for_end177_proc_U0) to 19 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1388 (from PE_8_4_pack_298_1_U0 to systolic_array_k_3072_1_Block_for_end177_proc_U0) to 18 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1389 (from PE_8_4_pack_299_1_U0 to systolic_array_k_3072_1_Block_for_end177_proc_U0) to 17 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1390 (from PE_8_4_pack_300_1_U0 to systolic_array_k_3072_1_Block_for_end177_proc_U0) to 16 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1391 (from PE_8_4_pack_301_1_U0 to systolic_array_k_3072_1_Block_for_end177_proc_U0) to 15 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1392 (from PE_8_4_pack_302_1_U0 to systolic_array_k_3072_1_Block_for_end177_proc_U0) to 14 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1393 (from PE_8_4_pack_303_1_U0 to systolic_array_k_3072_1_Block_for_end177_proc_U0) to 13 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1394 (from PE_8_4_pack_304_1_U0 to systolic_array_k_3072_1_Block_for_end177_proc_U0) to 12 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1395 (from PE_8_4_pack_305_1_U0 to systolic_array_k_3072_1_Block_for_end177_proc_U0) to 11 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_7_16 (from PE_8_4_pack_306_1_U0 to systolic_array_k_3072_1_Loop_data_drain_AB_proc36_U0) to 10 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1396 (from PE_8_4_pack_306_1_U0 to systolic_array_k_3072_1_Block_for_end177_proc_U0) to 10 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1397 (from PE_8_4_pack_307_1_U0 to systolic_array_k_3072_1_Block_for_end177_proc_U0) to 24 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1398 (from PE_8_4_pack_308_1_U0 to systolic_array_k_3072_1_Block_for_end177_proc_U0) to 23 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1399 (from PE_8_4_pack_309_1_U0 to systolic_array_k_3072_1_Block_for_end177_proc_U0) to 22 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1400 (from PE_8_4_pack_310_1_U0 to systolic_array_k_3072_1_Block_for_end177_proc_U0) to 21 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1401 (from PE_8_4_pack_311_1_U0 to systolic_array_k_3072_1_Block_for_end177_proc_U0) to 20 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1402 (from PE_8_4_pack_312_1_U0 to systolic_array_k_3072_1_Block_for_end177_proc_U0) to 19 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1403 (from PE_8_4_pack_313_1_U0 to systolic_array_k_3072_1_Block_for_end177_proc_U0) to 18 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1404 (from PE_8_4_pack_314_1_U0 to systolic_array_k_3072_1_Block_for_end177_proc_U0) to 17 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1405 (from PE_8_4_pack_315_1_U0 to systolic_array_k_3072_1_Block_for_end177_proc_U0) to 16 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1406 (from PE_8_4_pack_316_1_U0 to systolic_array_k_3072_1_Block_for_end177_proc_U0) to 15 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1407 (from PE_8_4_pack_317_1_U0 to systolic_array_k_3072_1_Block_for_end177_proc_U0) to 14 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1408 (from PE_8_4_pack_318_1_U0 to systolic_array_k_3072_1_Block_for_end177_proc_U0) to 13 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1409 (from PE_8_4_pack_319_1_U0 to systolic_array_k_3072_1_Block_for_end177_proc_U0) to 12 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1410 (from PE_8_4_pack_320_1_U0 to systolic_array_k_3072_1_Block_for_end177_proc_U0) to 11 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1411 (from PE_8_4_pack_321_1_U0 to systolic_array_k_3072_1_Block_for_end177_proc_U0) to 10 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_8_16 (from PE_8_4_pack_322_1_U0 to systolic_array_k_3072_1_Loop_data_drain_AB_proc36_U0) to 9 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1412 (from PE_8_4_pack_322_1_U0 to systolic_array_k_3072_1_Block_for_end177_proc_U0) to 9 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1413 (from PE_8_4_pack_323_1_U0 to systolic_array_k_3072_1_Block_for_end177_proc_U0) to 23 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1414 (from PE_8_4_pack_324_1_U0 to systolic_array_k_3072_1_Block_for_end177_proc_U0) to 22 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1415 (from PE_8_4_pack_325_1_U0 to systolic_array_k_3072_1_Block_for_end177_proc_U0) to 21 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1416 (from PE_8_4_pack_326_1_U0 to systolic_array_k_3072_1_Block_for_end177_proc_U0) to 20 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1417 (from PE_8_4_pack_327_1_U0 to systolic_array_k_3072_1_Block_for_end177_proc_U0) to 19 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1418 (from PE_8_4_pack_328_1_U0 to systolic_array_k_3072_1_Block_for_end177_proc_U0) to 18 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1419 (from PE_8_4_pack_329_1_U0 to systolic_array_k_3072_1_Block_for_end177_proc_U0) to 17 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1420 (from PE_8_4_pack_330_1_U0 to systolic_array_k_3072_1_Block_for_end177_proc_U0) to 16 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1421 (from PE_8_4_pack_331_1_U0 to systolic_array_k_3072_1_Block_for_end177_proc_U0) to 15 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1422 (from PE_8_4_pack_332_1_U0 to systolic_array_k_3072_1_Block_for_end177_proc_U0) to 14 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1423 (from PE_8_4_pack_333_1_U0 to systolic_array_k_3072_1_Block_for_end177_proc_U0) to 13 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1424 (from PE_8_4_pack_334_1_U0 to systolic_array_k_3072_1_Block_for_end177_proc_U0) to 12 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1425 (from PE_8_4_pack_335_1_U0 to systolic_array_k_3072_1_Block_for_end177_proc_U0) to 11 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1426 (from PE_8_4_pack_336_1_U0 to systolic_array_k_3072_1_Block_for_end177_proc_U0) to 10 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1427 (from PE_8_4_pack_337_1_U0 to systolic_array_k_3072_1_Block_for_end177_proc_U0) to 9 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_9_16 (from PE_8_4_pack_338_1_U0 to systolic_array_k_3072_1_Loop_data_drain_AB_proc36_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1428 (from PE_8_4_pack_338_1_U0 to systolic_array_k_3072_1_Block_for_end177_proc_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1429 (from PE_8_4_pack_339_1_U0 to systolic_array_k_3072_1_Block_for_end177_proc_U0) to 22 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1430 (from PE_8_4_pack_340_1_U0 to systolic_array_k_3072_1_Block_for_end177_proc_U0) to 21 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1431 (from PE_8_4_pack_341_1_U0 to systolic_array_k_3072_1_Block_for_end177_proc_U0) to 20 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1432 (from PE_8_4_pack_342_1_U0 to systolic_array_k_3072_1_Block_for_end177_proc_U0) to 19 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1433 (from PE_8_4_pack_343_1_U0 to systolic_array_k_3072_1_Block_for_end177_proc_U0) to 18 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1434 (from PE_8_4_pack_344_1_U0 to systolic_array_k_3072_1_Block_for_end177_proc_U0) to 17 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1435 (from PE_8_4_pack_345_1_U0 to systolic_array_k_3072_1_Block_for_end177_proc_U0) to 16 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1436 (from PE_8_4_pack_346_1_U0 to systolic_array_k_3072_1_Block_for_end177_proc_U0) to 15 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1437 (from PE_8_4_pack_347_1_U0 to systolic_array_k_3072_1_Block_for_end177_proc_U0) to 14 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1438 (from PE_8_4_pack_348_1_U0 to systolic_array_k_3072_1_Block_for_end177_proc_U0) to 13 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1439 (from PE_8_4_pack_349_1_U0 to systolic_array_k_3072_1_Block_for_end177_proc_U0) to 12 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1440 (from PE_8_4_pack_350_1_U0 to systolic_array_k_3072_1_Block_for_end177_proc_U0) to 11 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1441 (from PE_8_4_pack_351_1_U0 to systolic_array_k_3072_1_Block_for_end177_proc_U0) to 10 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1442 (from PE_8_4_pack_352_1_U0 to systolic_array_k_3072_1_Block_for_end177_proc_U0) to 9 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1443 (from PE_8_4_pack_353_1_U0 to systolic_array_k_3072_1_Block_for_end177_proc_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_10_16 (from PE_8_4_pack_354_1_U0 to systolic_array_k_3072_1_Loop_data_drain_AB_proc36_U0) to 7 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1444 (from PE_8_4_pack_354_1_U0 to systolic_array_k_3072_1_Block_for_end177_proc_U0) to 7 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1445 (from PE_8_4_pack_355_1_U0 to systolic_array_k_3072_1_Block_for_end177_proc_U0) to 21 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1446 (from PE_8_4_pack_356_1_U0 to systolic_array_k_3072_1_Block_for_end177_proc_U0) to 20 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1447 (from PE_8_4_pack_357_1_U0 to systolic_array_k_3072_1_Block_for_end177_proc_U0) to 19 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1448 (from PE_8_4_pack_358_1_U0 to systolic_array_k_3072_1_Block_for_end177_proc_U0) to 18 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1449 (from PE_8_4_pack_359_1_U0 to systolic_array_k_3072_1_Block_for_end177_proc_U0) to 17 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1450 (from PE_8_4_pack_360_1_U0 to systolic_array_k_3072_1_Block_for_end177_proc_U0) to 16 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1451 (from PE_8_4_pack_361_1_U0 to systolic_array_k_3072_1_Block_for_end177_proc_U0) to 15 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1452 (from PE_8_4_pack_362_1_U0 to systolic_array_k_3072_1_Block_for_end177_proc_U0) to 14 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1453 (from PE_8_4_pack_363_1_U0 to systolic_array_k_3072_1_Block_for_end177_proc_U0) to 13 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1454 (from PE_8_4_pack_364_1_U0 to systolic_array_k_3072_1_Block_for_end177_proc_U0) to 12 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1455 (from PE_8_4_pack_365_1_U0 to systolic_array_k_3072_1_Block_for_end177_proc_U0) to 11 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1456 (from PE_8_4_pack_366_1_U0 to systolic_array_k_3072_1_Block_for_end177_proc_U0) to 10 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1457 (from PE_8_4_pack_367_1_U0 to systolic_array_k_3072_1_Block_for_end177_proc_U0) to 9 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1458 (from PE_8_4_pack_368_1_U0 to systolic_array_k_3072_1_Block_for_end177_proc_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1459 (from PE_8_4_pack_369_1_U0 to systolic_array_k_3072_1_Block_for_end177_proc_U0) to 7 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_11_16 (from PE_8_4_pack_370_1_U0 to systolic_array_k_3072_1_Loop_data_drain_AB_proc36_U0) to 6 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1460 (from PE_8_4_pack_370_1_U0 to systolic_array_k_3072_1_Block_for_end177_proc_U0) to 6 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1461 (from PE_8_4_pack_371_1_U0 to systolic_array_k_3072_1_Block_for_end177_proc_U0) to 20 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1462 (from PE_8_4_pack_372_1_U0 to systolic_array_k_3072_1_Block_for_end177_proc_U0) to 19 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1463 (from PE_8_4_pack_373_1_U0 to systolic_array_k_3072_1_Block_for_end177_proc_U0) to 18 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1464 (from PE_8_4_pack_374_1_U0 to systolic_array_k_3072_1_Block_for_end177_proc_U0) to 17 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1465 (from PE_8_4_pack_375_1_U0 to systolic_array_k_3072_1_Block_for_end177_proc_U0) to 16 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1466 (from PE_8_4_pack_376_1_U0 to systolic_array_k_3072_1_Block_for_end177_proc_U0) to 15 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1467 (from PE_8_4_pack_377_1_U0 to systolic_array_k_3072_1_Block_for_end177_proc_U0) to 14 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1468 (from PE_8_4_pack_378_1_U0 to systolic_array_k_3072_1_Block_for_end177_proc_U0) to 13 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1469 (from PE_8_4_pack_379_1_U0 to systolic_array_k_3072_1_Block_for_end177_proc_U0) to 12 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1470 (from PE_8_4_pack_380_1_U0 to systolic_array_k_3072_1_Block_for_end177_proc_U0) to 11 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1471 (from PE_8_4_pack_381_1_U0 to systolic_array_k_3072_1_Block_for_end177_proc_U0) to 10 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1472 (from PE_8_4_pack_382_1_U0 to systolic_array_k_3072_1_Block_for_end177_proc_U0) to 9 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1473 (from PE_8_4_pack_383_1_U0 to systolic_array_k_3072_1_Block_for_end177_proc_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1474 (from PE_8_4_pack_384_1_U0 to systolic_array_k_3072_1_Block_for_end177_proc_U0) to 7 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1475 (from PE_8_4_pack_385_1_U0 to systolic_array_k_3072_1_Block_for_end177_proc_U0) to 6 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_12_16 (from PE_8_4_pack_386_1_U0 to systolic_array_k_3072_1_Loop_data_drain_AB_proc36_U0) to 5 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1476 (from PE_8_4_pack_386_1_U0 to systolic_array_k_3072_1_Block_for_end177_proc_U0) to 5 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1477 (from PE_8_4_pack_387_1_U0 to systolic_array_k_3072_1_Block_for_end177_proc_U0) to 19 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1478 (from PE_8_4_pack_388_1_U0 to systolic_array_k_3072_1_Block_for_end177_proc_U0) to 18 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1479 (from PE_8_4_pack_389_1_U0 to systolic_array_k_3072_1_Block_for_end177_proc_U0) to 17 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1480 (from PE_8_4_pack_390_1_U0 to systolic_array_k_3072_1_Block_for_end177_proc_U0) to 16 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1481 (from PE_8_4_pack_391_1_U0 to systolic_array_k_3072_1_Block_for_end177_proc_U0) to 15 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1482 (from PE_8_4_pack_392_1_U0 to systolic_array_k_3072_1_Block_for_end177_proc_U0) to 14 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1483 (from PE_8_4_pack_393_1_U0 to systolic_array_k_3072_1_Block_for_end177_proc_U0) to 13 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1484 (from PE_8_4_pack_394_1_U0 to systolic_array_k_3072_1_Block_for_end177_proc_U0) to 12 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1485 (from PE_8_4_pack_395_1_U0 to systolic_array_k_3072_1_Block_for_end177_proc_U0) to 11 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1486 (from PE_8_4_pack_396_1_U0 to systolic_array_k_3072_1_Block_for_end177_proc_U0) to 10 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1487 (from PE_8_4_pack_397_1_U0 to systolic_array_k_3072_1_Block_for_end177_proc_U0) to 9 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1488 (from PE_8_4_pack_398_1_U0 to systolic_array_k_3072_1_Block_for_end177_proc_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1489 (from PE_8_4_pack_399_1_U0 to systolic_array_k_3072_1_Block_for_end177_proc_U0) to 7 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1490 (from PE_8_4_pack_400_1_U0 to systolic_array_k_3072_1_Block_for_end177_proc_U0) to 6 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1491 (from PE_8_4_pack_401_1_U0 to systolic_array_k_3072_1_Block_for_end177_proc_U0) to 5 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_13_16 (from PE_8_4_pack_402_1_U0 to systolic_array_k_3072_1_Loop_data_drain_AB_proc36_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1492 (from PE_8_4_pack_402_1_U0 to systolic_array_k_3072_1_Block_for_end177_proc_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1493 (from PE_8_4_pack_403_1_U0 to systolic_array_k_3072_1_Block_for_end177_proc_U0) to 18 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1494 (from PE_8_4_pack_404_1_U0 to systolic_array_k_3072_1_Block_for_end177_proc_U0) to 17 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1495 (from PE_8_4_pack_405_1_U0 to systolic_array_k_3072_1_Block_for_end177_proc_U0) to 16 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1496 (from PE_8_4_pack_406_1_U0 to systolic_array_k_3072_1_Block_for_end177_proc_U0) to 15 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1497 (from PE_8_4_pack_407_1_U0 to systolic_array_k_3072_1_Block_for_end177_proc_U0) to 14 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1498 (from PE_8_4_pack_408_1_U0 to systolic_array_k_3072_1_Block_for_end177_proc_U0) to 13 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1499 (from PE_8_4_pack_409_1_U0 to systolic_array_k_3072_1_Block_for_end177_proc_U0) to 12 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1500 (from PE_8_4_pack_410_1_U0 to systolic_array_k_3072_1_Block_for_end177_proc_U0) to 11 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1501 (from PE_8_4_pack_411_1_U0 to systolic_array_k_3072_1_Block_for_end177_proc_U0) to 10 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1502 (from PE_8_4_pack_412_1_U0 to systolic_array_k_3072_1_Block_for_end177_proc_U0) to 9 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1503 (from PE_8_4_pack_413_1_U0 to systolic_array_k_3072_1_Block_for_end177_proc_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1504 (from PE_8_4_pack_414_1_U0 to systolic_array_k_3072_1_Block_for_end177_proc_U0) to 7 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1505 (from PE_8_4_pack_415_1_U0 to systolic_array_k_3072_1_Block_for_end177_proc_U0) to 6 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1506 (from PE_8_4_pack_416_1_U0 to systolic_array_k_3072_1_Block_for_end177_proc_U0) to 5 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1507 (from PE_8_4_pack_417_1_U0 to systolic_array_k_3072_1_Block_for_end177_proc_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_14_16 (from PE_8_4_pack_418_1_U0 to systolic_array_k_3072_1_Loop_data_drain_AB_proc36_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1508 (from PE_8_4_pack_418_1_U0 to systolic_array_k_3072_1_Block_for_end177_proc_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_0_16 (from PE_8_4_pack_419_1_U0 to systolic_array_k_3072_1_Loop_data_drain_AB_proc36_U0) to 17 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1509 (from PE_8_4_pack_419_1_U0 to systolic_array_k_3072_1_Block_for_end177_proc_U0) to 17 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_1_16 (from PE_8_4_pack_420_1_U0 to systolic_array_k_3072_1_Loop_data_drain_AB_proc36_U0) to 16 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1510 (from PE_8_4_pack_420_1_U0 to systolic_array_k_3072_1_Block_for_end177_proc_U0) to 16 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_2_16 (from PE_8_4_pack_421_1_U0 to systolic_array_k_3072_1_Loop_data_drain_AB_proc36_U0) to 15 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1511 (from PE_8_4_pack_421_1_U0 to systolic_array_k_3072_1_Block_for_end177_proc_U0) to 15 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_3_16 (from PE_8_4_pack_422_1_U0 to systolic_array_k_3072_1_Loop_data_drain_AB_proc36_U0) to 14 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1512 (from PE_8_4_pack_422_1_U0 to systolic_array_k_3072_1_Block_for_end177_proc_U0) to 14 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_4_16 (from PE_8_4_pack_423_1_U0 to systolic_array_k_3072_1_Loop_data_drain_AB_proc36_U0) to 13 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1513 (from PE_8_4_pack_423_1_U0 to systolic_array_k_3072_1_Block_for_end177_proc_U0) to 13 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_5_16 (from PE_8_4_pack_424_1_U0 to systolic_array_k_3072_1_Loop_data_drain_AB_proc36_U0) to 12 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1514 (from PE_8_4_pack_424_1_U0 to systolic_array_k_3072_1_Block_for_end177_proc_U0) to 12 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_6_16 (from PE_8_4_pack_425_1_U0 to systolic_array_k_3072_1_Loop_data_drain_AB_proc36_U0) to 11 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1515 (from PE_8_4_pack_425_1_U0 to systolic_array_k_3072_1_Block_for_end177_proc_U0) to 11 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_7_16 (from PE_8_4_pack_426_1_U0 to systolic_array_k_3072_1_Loop_data_drain_AB_proc36_U0) to 10 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1516 (from PE_8_4_pack_426_1_U0 to systolic_array_k_3072_1_Block_for_end177_proc_U0) to 10 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_8_16 (from PE_8_4_pack_427_1_U0 to systolic_array_k_3072_1_Loop_data_drain_AB_proc36_U0) to 9 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1517 (from PE_8_4_pack_427_1_U0 to systolic_array_k_3072_1_Block_for_end177_proc_U0) to 9 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_9_16 (from PE_8_4_pack_428_1_U0 to systolic_array_k_3072_1_Loop_data_drain_AB_proc36_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1518 (from PE_8_4_pack_428_1_U0 to systolic_array_k_3072_1_Block_for_end177_proc_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_10_16 (from PE_8_4_pack_429_1_U0 to systolic_array_k_3072_1_Loop_data_drain_AB_proc36_U0) to 7 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1519 (from PE_8_4_pack_429_1_U0 to systolic_array_k_3072_1_Block_for_end177_proc_U0) to 7 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_11_16 (from PE_8_4_pack_430_1_U0 to systolic_array_k_3072_1_Loop_data_drain_AB_proc36_U0) to 6 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1520 (from PE_8_4_pack_430_1_U0 to systolic_array_k_3072_1_Block_for_end177_proc_U0) to 6 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_12_16 (from PE_8_4_pack_431_1_U0 to systolic_array_k_3072_1_Loop_data_drain_AB_proc36_U0) to 5 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1521 (from PE_8_4_pack_431_1_U0 to systolic_array_k_3072_1_Block_for_end177_proc_U0) to 5 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_13_16 (from PE_8_4_pack_432_1_U0 to systolic_array_k_3072_1_Loop_data_drain_AB_proc36_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1522 (from PE_8_4_pack_432_1_U0 to systolic_array_k_3072_1_Block_for_end177_proc_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_14_16 (from PE_8_4_pack_433_1_U0 to systolic_array_k_3072_1_Loop_data_drain_AB_proc36_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1523 (from PE_8_4_pack_433_1_U0 to systolic_array_k_3072_1_Block_for_end177_proc_U0) to 3 to improve performance and/or avoid deadlocks.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 108.72 seconds. CPU system time: 2.81 seconds. Elapsed time: 116.99 seconds; current allocated memory: 21.820 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3.61 seconds. CPU system time: 0.05 seconds. Elapsed time: 3.96 seconds; current allocated memory: 21.820 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'l_bias_scale_j_proc51_Pipeline_l_bias_scale_j' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_bias_scale_j'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 13, loop 'l_bias_scale_j'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 5.46 seconds. CPU system time: 0.1 seconds. Elapsed time: 5.71 seconds; current allocated memory: 21.820 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.11 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.25 seconds; current allocated memory: 21.820 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'l_bias_scale_j_proc51' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.15 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.32 seconds; current allocated memory: 21.820 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.01 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.13 seconds; current allocated memory: 21.820 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_block_gemm52' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.85 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.96 seconds; current allocated memory: 21.820 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.77 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.9 seconds; current allocated memory: 21.820 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'gemm_systolic_array_ds2_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3.87 seconds. CPU system time: 0.05 seconds. Elapsed time: 4.02 seconds; current allocated memory: 21.820 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.51 seconds. CPU system time: 0.03 seconds. Elapsed time: 2.64 seconds; current allocated memory: 21.820 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Linear_layer_ds2_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3.92 seconds. CPU system time: 0.04 seconds. Elapsed time: 4.03 seconds; current allocated memory: 21.820 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.88 seconds. CPU system time: 0.07 seconds. Elapsed time: 3.03 seconds; current allocated memory: 21.820 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Res_layer1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_j13'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 10, loop 'l_j13'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4.71 seconds. CPU system time: 0.07 seconds. Elapsed time: 4.88 seconds; current allocated memory: 21.820 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.15 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.29 seconds; current allocated memory: 21.820 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Layer_norm1_1_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.55 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.72 seconds; current allocated memory: 21.820 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.67 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.78 seconds; current allocated memory: 21.820 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Layer_norm1_1_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.37 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.52 seconds; current allocated memory: 21.820 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.7 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.83 seconds; current allocated memory: 21.820 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Layer_norm1_1_Pipeline_l_mean_var_j14' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_mean_var_j14'.
WARNING: [HLS 200-880] The II Violation in module 'Layer_norm1_1_Pipeline_l_mean_var_j14' (loop 'l_mean_var_j14'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('add19_write_ln485', kernel.cpp:485) of variable 'add', kernel.cpp:491 on local variable 'add19' and 'load' operation ('add19_load', kernel.cpp:491) on local variable 'add19'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'Layer_norm1_1_Pipeline_l_mean_var_j14' (loop 'l_mean_var_j14'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('add19_write_ln485', kernel.cpp:485) of variable 'add', kernel.cpp:491 on local variable 'add19' and 'load' operation ('add19_load', kernel.cpp:491) on local variable 'add19'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'Layer_norm1_1_Pipeline_l_mean_var_j14' (loop 'l_mean_var_j14'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('add19_write_ln485', kernel.cpp:485) of variable 'add', kernel.cpp:491 on local variable 'add19' and 'load' operation ('add19_load', kernel.cpp:491) on local variable 'add19'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 14, loop 'l_mean_var_j14'
WARNING: [HLS 200-871] Estimated clock period (2.47ns) exceeds the target (target clock period: 3.33ns, clock uncertainty: 0.8991ns, effective delay budget: 2.4309ns).
Resolution: For help on HLS 200-871 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'Layer_norm1_1_Pipeline_l_mean_var_j14' consists of the following:	'fadd' operation ('add_7', kernel.cpp:491) [294]  (2.08 ns)
	'store' operation ('add_733_write_ln485', kernel.cpp:485) of variable 'add_7', kernel.cpp:491 on local variable 'add_733' [355]  (0.387 ns)

Resolution: For help on HLS 200-1016 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4.59 seconds. CPU system time: 0.12 seconds. Elapsed time: 4.89 seconds; current allocated memory: 21.820 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.01 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.13 seconds; current allocated memory: 21.820 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Layer_norm1_1_Pipeline_l_j16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_j16'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 56, loop 'l_j16'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3.08 seconds. CPU system time: 0.06 seconds. Elapsed time: 3.29 seconds; current allocated memory: 21.820 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.76 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.91 seconds; current allocated memory: 21.820 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Layer_norm1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3.3 seconds. CPU system time: 0.05 seconds. Elapsed time: 3.44 seconds; current allocated memory: 21.820 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3.86 seconds. CPU system time: 0.07 seconds. Elapsed time: 4.01 seconds; current allocated memory: 21.820 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'output_writer_1_Pipeline_l_j' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_j'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'l_j'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4.21 seconds. CPU system time: 0.08 seconds. Elapsed time: 4.42 seconds; current allocated memory: 21.820 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.73 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.85 seconds; current allocated memory: 21.820 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'output_writer_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.71 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.84 seconds; current allocated memory: 21.820 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.11 seconds. CPU system time: 0.03 seconds. Elapsed time: 2.23 seconds; current allocated memory: 21.820 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_l_pack_seq37' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.77 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.89 seconds; current allocated memory: 21.820 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 8.46 seconds. CPU system time: 0.17 seconds. Elapsed time: 8.74 seconds; current allocated memory: 21.820 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Bert_layer_dataflow_region_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 19.93 seconds. CPU system time: 0.15 seconds. Elapsed time: 20.2 seconds; current allocated memory: 21.820 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 8.01 seconds. CPU system time: 0.11 seconds. Elapsed time: 8.23 seconds; current allocated memory: 21.820 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Bert_layer_Pipeline_l_write_outp_id_l_write_outp_j' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_write_outp_id_l_write_outp_j'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'l_write_outp_id_l_write_outp_j'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 20.64 seconds. CPU system time: 0.19 seconds. Elapsed time: 21.01 seconds; current allocated memory: 21.820 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.84 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.97 seconds; current allocated memory: 21.820 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Bert_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.88 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.01 seconds; current allocated memory: 21.820 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 11.29 seconds. CPU system time: 0.16 seconds. Elapsed time: 11.57 seconds; current allocated memory: 21.820 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Bert_layer_Pipeline_l_read_inp_id_l_read_inp_j' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Bert_layer_Pipeline_l_read_inp_id_l_read_inp_j' pipeline 'l_read_inp_id_l_read_inp_j' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'Bert_layer_Pipeline_l_read_inp_id_l_read_inp_j'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 27.71 seconds. CPU system time: 0.4 seconds. Elapsed time: 29.63 seconds; current allocated memory: 21.820 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_hls_fptosi_float_i8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_hls_fptosi_float_i8'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.52 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.69 seconds; current allocated memory: 21.820 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'input_loader_kv_1_Pipeline_l_load_j' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'input_loader_kv_1_Pipeline_l_load_j' pipeline 'l_load_j' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'input_loader_kv_1_Pipeline_l_load_j'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.14 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.52 seconds; current allocated memory: 21.820 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'input_loader_kv_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_4979_32_1_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'input_loader_kv_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.77 seconds. CPU system time: 0.09 seconds. Elapsed time: 3.2 seconds; current allocated memory: 21.883 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Linear_layer_k_1_Pipeline_l_j1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Linear_layer_k_1_Pipeline_l_j1' pipeline 'l_j1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'Linear_layer_k_1_Pipeline_l_j1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.97 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.17 seconds; current allocated memory: 21.883 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'init_block_AB_proc_Pipeline_init_block_AB' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'init_block_AB_proc_Pipeline_init_block_AB' pipeline 'init_block_AB' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'init_block_AB_proc_Pipeline_init_block_AB'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.47 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.6 seconds; current allocated memory: 21.883 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'init_block_AB_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'init_block_AB_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.32 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.44 seconds; current allocated memory: 21.883 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_k_768_1_Loop_data_in_buffer_proc19' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'systolic_array_k_768_1_Loop_data_in_buffer_proc19' pipeline 'data_in_buffer' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_k_768_1_Loop_data_in_buffer_proc19'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.46 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.81 seconds; current allocated memory: 21.883 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_k_768_1_Loop_data_load_A_proc20' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'systolic_array_k_768_1_Loop_data_load_A_proc20' pipeline 'data_load_A' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_k_768_1_Loop_data_load_A_proc20'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.52 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.67 seconds; current allocated memory: 21.883 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1460_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1460_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1460_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.74 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.91 seconds; current allocated memory: 21.883 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1461_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1461_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1461_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.71 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.89 seconds; current allocated memory: 21.945 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1462_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1462_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1462_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.69 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.87 seconds; current allocated memory: 21.945 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1463_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1463_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1463_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.68 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.88 seconds; current allocated memory: 21.945 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1464_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1464_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1464_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.65 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.84 seconds; current allocated memory: 21.945 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1465_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1465_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1465_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.65 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.84 seconds; current allocated memory: 21.945 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1466_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1466_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1466_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.62 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.8 seconds; current allocated memory: 21.945 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1467_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1467_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1467_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.63 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.81 seconds; current allocated memory: 21.945 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1468_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1468_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1468_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.63 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.84 seconds; current allocated memory: 21.945 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1469_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1469_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1469_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.63 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.85 seconds; current allocated memory: 21.945 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1470_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1470_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1470_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.61 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.81 seconds; current allocated memory: 21.945 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1471_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1471_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1471_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.58 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.77 seconds; current allocated memory: 21.945 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1472_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1472_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1472_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.58 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.76 seconds; current allocated memory: 21.945 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1473_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1473_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1473_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.59 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.78 seconds; current allocated memory: 21.945 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1474_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1474_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1474_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.65 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.81 seconds; current allocated memory: 21.945 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1475_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1475_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1475_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.58 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.73 seconds; current allocated memory: 21.945 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1476_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1476_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1476_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.55 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.71 seconds; current allocated memory: 21.945 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1477_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1477_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1477_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.58 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.74 seconds; current allocated memory: 21.945 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1478_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1478_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1478_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.59 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.78 seconds; current allocated memory: 21.945 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1479_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1479_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1479_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.6 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.79 seconds; current allocated memory: 21.945 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1480_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1480_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1480_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.57 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.74 seconds; current allocated memory: 21.945 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1481_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1481_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1481_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.58 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.76 seconds; current allocated memory: 21.945 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1482_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1482_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1482_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.58 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.76 seconds; current allocated memory: 21.945 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1483_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1483_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1483_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.58 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.76 seconds; current allocated memory: 21.945 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1484_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1484_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1484_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.6 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.78 seconds; current allocated memory: 21.945 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1485_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1485_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1485_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.55 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.73 seconds; current allocated memory: 21.945 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1486_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1486_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1486_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.61 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.81 seconds; current allocated memory: 21.945 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1487_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1487_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1487_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.6 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.79 seconds; current allocated memory: 21.945 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1488_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1488_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1488_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.6 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.78 seconds; current allocated memory: 21.945 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1489_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1489_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1489_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.6 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.83 seconds; current allocated memory: 21.945 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1490_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1490_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1490_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.59 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.77 seconds; current allocated memory: 22.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1491_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1491_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1491_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.61 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.78 seconds; current allocated memory: 22.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1492_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1492_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1492_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.59 seconds. CPU system time: 0.07 seconds. Elapsed time: 1.8 seconds; current allocated memory: 22.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1493_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1493_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1493_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.59 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.77 seconds; current allocated memory: 22.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1494_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1494_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1494_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.57 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.77 seconds; current allocated memory: 22.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1495_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1495_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1495_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.56 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.75 seconds; current allocated memory: 22.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1496_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1496_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1496_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.6 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.79 seconds; current allocated memory: 22.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1497_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1497_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1497_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.59 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.76 seconds; current allocated memory: 22.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1498_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1498_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1498_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.58 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.79 seconds; current allocated memory: 22.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1499_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1499_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1499_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.59 seconds. CPU system time: 0.07 seconds. Elapsed time: 1.82 seconds; current allocated memory: 22.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1500_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1500_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1500_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.59 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.76 seconds; current allocated memory: 22.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1501_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1501_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1501_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.59 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.78 seconds; current allocated memory: 22.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1502_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1502_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1502_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.57 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.73 seconds; current allocated memory: 22.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1503_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1503_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1503_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.57 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.73 seconds; current allocated memory: 22.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1504_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1504_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1504_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.59 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.77 seconds; current allocated memory: 22.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1505_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1505_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1505_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.59 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.75 seconds; current allocated memory: 22.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1506_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1506_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1506_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.62 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.77 seconds; current allocated memory: 22.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1507_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1507_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1507_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.58 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.73 seconds; current allocated memory: 22.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1508_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1508_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1508_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.58 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.73 seconds; current allocated memory: 22.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1509_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1509_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1509_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.59 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.76 seconds; current allocated memory: 22.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1510_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1510_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1510_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.6 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.78 seconds; current allocated memory: 22.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1511_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1511_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1511_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.62 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.8 seconds; current allocated memory: 22.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1512_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1512_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1512_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.59 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.78 seconds; current allocated memory: 22.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1513_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1513_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1513_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.59 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.77 seconds; current allocated memory: 22.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1514_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1514_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1514_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.62 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.86 seconds; current allocated memory: 22.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1515_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1515_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1515_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.64 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.79 seconds; current allocated memory: 22.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1516_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1516_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1516_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.63 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.79 seconds; current allocated memory: 22.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1517_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1517_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1517_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.59 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.75 seconds; current allocated memory: 22.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1518_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1518_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1518_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.58 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.76 seconds; current allocated memory: 22.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1519_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1519_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1519_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.59 seconds. CPU system time: 0.07 seconds. Elapsed time: 1.77 seconds; current allocated memory: 22.070 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1520_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1520_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1520_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.61 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.77 seconds; current allocated memory: 22.070 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1521_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1521_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1521_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.6 seconds. CPU system time: 0.07 seconds. Elapsed time: 1.76 seconds; current allocated memory: 22.070 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1522_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1522_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1522_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.57 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.73 seconds; current allocated memory: 22.070 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1523_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1523_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1523_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.59 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.76 seconds; current allocated memory: 22.070 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1524_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1524_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1524_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.59 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.74 seconds; current allocated memory: 22.070 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1525_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1525_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1525_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.61 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.78 seconds; current allocated memory: 22.070 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1526_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1526_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1526_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.61 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.83 seconds; current allocated memory: 22.070 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1527_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1527_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1527_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.59 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.78 seconds; current allocated memory: 22.070 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1528_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1528_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1528_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.61 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.81 seconds; current allocated memory: 22.070 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1529_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1529_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1529_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.62 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.82 seconds; current allocated memory: 22.070 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1530_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1530_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1530_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.65 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.83 seconds; current allocated memory: 22.070 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1531_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1531_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1531_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.62 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.82 seconds; current allocated memory: 22.070 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1532_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1532_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1532_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.6 seconds. CPU system time: 0.07 seconds. Elapsed time: 1.81 seconds; current allocated memory: 22.070 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1533_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1533_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1533_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.61 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.82 seconds; current allocated memory: 22.070 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1534_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1534_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1534_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.61 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.79 seconds; current allocated memory: 22.070 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1535_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1535_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1535_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.62 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.77 seconds; current allocated memory: 22.070 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1536_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1536_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1536_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.6 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.77 seconds; current allocated memory: 22.070 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1537_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1537_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1537_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.58 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.76 seconds; current allocated memory: 22.070 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1538_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1538_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1538_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.6 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.78 seconds; current allocated memory: 22.070 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1539_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1539_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1539_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.62 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.01 seconds; current allocated memory: 22.070 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1540_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1540_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1540_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.6 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.75 seconds; current allocated memory: 22.070 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1541_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1541_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1541_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.6 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.77 seconds; current allocated memory: 22.070 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1542_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1542_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1542_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.59 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.79 seconds; current allocated memory: 22.070 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1543_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1543_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1543_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.59 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.77 seconds; current allocated memory: 22.070 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1544_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1544_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1544_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.62 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.82 seconds; current allocated memory: 22.070 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1545_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1545_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1545_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.64 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.82 seconds; current allocated memory: 22.070 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1546_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1546_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1546_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.63 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.8 seconds; current allocated memory: 22.070 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1547_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1547_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1547_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.6 seconds. CPU system time: 0.07 seconds. Elapsed time: 1.81 seconds; current allocated memory: 22.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1548_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1548_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1548_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.62 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.81 seconds; current allocated memory: 22.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1549_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1549_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1549_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.61 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.79 seconds; current allocated memory: 22.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1550_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1550_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1550_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.61 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.82 seconds; current allocated memory: 22.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1551_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1551_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1551_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.6 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.76 seconds; current allocated memory: 22.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1552_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1552_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1552_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.59 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.73 seconds; current allocated memory: 22.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1553_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1553_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1553_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.6 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.76 seconds; current allocated memory: 22.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1554_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1554_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1554_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.61 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.81 seconds; current allocated memory: 22.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1555_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1555_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1555_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.61 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.79 seconds; current allocated memory: 22.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1556_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1556_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1556_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.62 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.83 seconds; current allocated memory: 22.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1557_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1557_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1557_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.6 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.8 seconds; current allocated memory: 22.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1558_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1558_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1558_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.6 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.79 seconds; current allocated memory: 22.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1559_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1559_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1559_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.63 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.83 seconds; current allocated memory: 22.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1560_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1560_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1560_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.62 seconds. CPU system time: 0.07 seconds. Elapsed time: 1.83 seconds; current allocated memory: 22.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1561_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1561_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1561_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.59 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.79 seconds; current allocated memory: 22.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1562_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1562_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1562_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.62 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.81 seconds; current allocated memory: 22.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1563_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1563_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1563_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.61 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.8 seconds; current allocated memory: 22.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1564_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1564_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1564_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.62 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.81 seconds; current allocated memory: 22.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1565_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1565_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1565_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.64 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.84 seconds; current allocated memory: 22.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1566_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1566_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1566_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.62 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.8 seconds; current allocated memory: 22.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1567_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1567_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1567_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.61 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.81 seconds; current allocated memory: 22.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1568_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1568_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1568_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.64 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.8 seconds; current allocated memory: 22.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1569_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1569_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1569_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.62 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.79 seconds; current allocated memory: 22.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1570_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1570_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1570_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.63 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.82 seconds; current allocated memory: 22.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1571_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1571_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1571_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.61 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.79 seconds; current allocated memory: 22.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1572_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1572_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1572_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.6 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.77 seconds; current allocated memory: 22.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1573_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1573_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1573_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.64 seconds. CPU system time: 0.07 seconds. Elapsed time: 1.83 seconds; current allocated memory: 22.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1574_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1574_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1574_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.65 seconds. CPU system time: 0.07 seconds. Elapsed time: 1.84 seconds; current allocated memory: 22.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1575_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1575_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1575_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.63 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.81 seconds; current allocated memory: 22.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1576_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1576_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1576_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.62 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.8 seconds; current allocated memory: 22.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1577_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1577_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1577_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.6 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.77 seconds; current allocated memory: 22.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1578_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1578_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1578_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.62 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.79 seconds; current allocated memory: 22.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1579_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1579_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1579_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.61 seconds. CPU system time: 0.07 seconds. Elapsed time: 1.78 seconds; current allocated memory: 22.195 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1580_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1580_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1580_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.64 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.79 seconds; current allocated memory: 22.195 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1581_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1581_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1581_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.61 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.77 seconds; current allocated memory: 22.195 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1582_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1582_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1582_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.61 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.79 seconds; current allocated memory: 22.195 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1583_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1583_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1583_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.62 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.8 seconds; current allocated memory: 22.195 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1584_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1584_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1584_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.62 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.83 seconds; current allocated memory: 22.195 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1585_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1585_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1585_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.62 seconds. CPU system time: 0.07 seconds. Elapsed time: 1.81 seconds; current allocated memory: 22.195 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1586_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1586_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1586_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.65 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.85 seconds; current allocated memory: 22.195 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1587_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1587_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1587_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.61 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.77 seconds; current allocated memory: 22.195 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1588_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1588_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1588_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.62 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.79 seconds; current allocated memory: 22.195 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1589_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1589_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1589_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.64 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.8 seconds; current allocated memory: 22.195 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1590_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1590_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1590_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.64 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.81 seconds; current allocated memory: 22.195 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1591_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1591_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1591_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.61 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.78 seconds; current allocated memory: 22.195 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1592_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1592_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1592_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.59 seconds. CPU system time: 0.08 seconds. Elapsed time: 1.78 seconds; current allocated memory: 22.195 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1593_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1593_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1593_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.61 seconds. CPU system time: 0.08 seconds. Elapsed time: 1.81 seconds; current allocated memory: 22.195 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1594_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1594_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1594_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.67 seconds. CPU system time: 0.08 seconds. Elapsed time: 1.87 seconds; current allocated memory: 22.195 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1595_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1595_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1595_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.66 seconds. CPU system time: 0.09 seconds. Elapsed time: 1.89 seconds; current allocated memory: 22.195 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1596_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1596_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1596_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.65 seconds. CPU system time: 0.07 seconds. Elapsed time: 1.84 seconds; current allocated memory: 22.195 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1597_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1597_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1597_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.64 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.85 seconds; current allocated memory: 22.195 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1598_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1598_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1598_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.61 seconds. CPU system time: 0.08 seconds. Elapsed time: 1.81 seconds; current allocated memory: 22.195 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1599_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1599_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1599_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.65 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.85 seconds; current allocated memory: 22.195 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1600_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1600_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1600_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.65 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.84 seconds; current allocated memory: 22.195 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1601_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1601_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1601_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.64 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.82 seconds; current allocated memory: 22.195 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1602_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1602_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1602_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.67 seconds. CPU system time: 0.07 seconds. Elapsed time: 1.86 seconds; current allocated memory: 22.195 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1603_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1603_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1603_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.62 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.81 seconds; current allocated memory: 22.195 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1604_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1604_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1604_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.64 seconds. CPU system time: 0.07 seconds. Elapsed time: 1.83 seconds; current allocated memory: 22.195 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1605_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1605_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1605_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.67 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.88 seconds; current allocated memory: 22.195 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1606_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1606_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1606_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.64 seconds. CPU system time: 0.08 seconds. Elapsed time: 1.86 seconds; current allocated memory: 22.195 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1607_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1607_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1607_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.65 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.86 seconds; current allocated memory: 22.195 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1608_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1608_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1608_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.63 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.79 seconds; current allocated memory: 22.258 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1609_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1609_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1609_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.63 seconds. CPU system time: 0.07 seconds. Elapsed time: 1.82 seconds; current allocated memory: 22.258 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1610_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1610_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1610_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.63 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.82 seconds; current allocated memory: 22.258 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1611_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1611_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1611_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.64 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.83 seconds; current allocated memory: 22.258 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1612_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1612_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1612_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.64 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.84 seconds; current allocated memory: 22.258 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1613_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1613_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1613_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.63 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.81 seconds; current allocated memory: 22.258 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1614_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1614_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1614_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.63 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.83 seconds; current allocated memory: 22.258 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1615_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1615_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1615_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.64 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.8 seconds; current allocated memory: 22.258 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1616_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1616_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1616_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.65 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.8 seconds; current allocated memory: 22.258 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1617_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1617_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1617_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.64 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.8 seconds; current allocated memory: 22.258 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1618_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1618_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1618_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.63 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.79 seconds; current allocated memory: 22.258 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1619_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1619_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1619_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.62 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.77 seconds; current allocated memory: 22.258 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1620_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1620_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1620_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.64 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.78 seconds; current allocated memory: 22.258 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1621_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1621_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1621_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.66 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.82 seconds; current allocated memory: 22.258 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1622_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1622_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1622_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.65 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.8 seconds; current allocated memory: 22.258 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1623_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1623_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1623_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.64 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.8 seconds; current allocated memory: 22.258 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1624_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1624_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1624_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.64 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.84 seconds; current allocated memory: 22.258 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1625_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1625_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1625_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.64 seconds. CPU system time: 0.07 seconds. Elapsed time: 1.84 seconds; current allocated memory: 22.258 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1626_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1626_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1626_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.64 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.82 seconds; current allocated memory: 22.258 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1627_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1627_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1627_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.65 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.82 seconds; current allocated memory: 22.258 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1628_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1628_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1628_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.64 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.8 seconds; current allocated memory: 22.258 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1629_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1629_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1629_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.66 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.82 seconds; current allocated memory: 22.258 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1630_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1630_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1630_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.64 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.82 seconds; current allocated memory: 22.258 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1631_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1631_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1631_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.66 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.83 seconds; current allocated memory: 22.258 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1632_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1632_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1632_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.66 seconds. CPU system time: 0.07 seconds. Elapsed time: 1.87 seconds; current allocated memory: 22.258 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1633_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1633_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1633_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.65 seconds. CPU system time: 0.07 seconds. Elapsed time: 1.87 seconds; current allocated memory: 22.258 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1634_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1634_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1634_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.66 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.86 seconds; current allocated memory: 22.258 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1635_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1635_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1635_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.63 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.81 seconds; current allocated memory: 22.258 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1636_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1636_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1636_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.69 seconds. CPU system time: 0.07 seconds. Elapsed time: 1.93 seconds; current allocated memory: 22.320 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1637_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1637_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1637_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.63 seconds. CPU system time: 0.07 seconds. Elapsed time: 1.81 seconds; current allocated memory: 22.320 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1638_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1638_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1638_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.66 seconds. CPU system time: 0.07 seconds. Elapsed time: 1.88 seconds; current allocated memory: 22.320 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1639_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1639_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1639_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.65 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.86 seconds; current allocated memory: 22.320 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1640_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1640_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1640_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.67 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.85 seconds; current allocated memory: 22.320 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1641_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1641_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1641_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.62 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.8 seconds; current allocated memory: 22.320 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1642_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1642_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1642_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.65 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.81 seconds; current allocated memory: 22.320 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1643_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1643_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1643_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.66 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.89 seconds; current allocated memory: 22.320 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1644_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1644_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1644_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.66 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.85 seconds; current allocated memory: 22.320 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1645_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1645_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1645_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.64 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.86 seconds; current allocated memory: 22.320 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1646_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1646_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1646_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.64 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.02 seconds; current allocated memory: 22.320 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1647_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1647_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1647_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.68 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.86 seconds; current allocated memory: 22.320 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1648_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1648_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1648_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.65 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.83 seconds; current allocated memory: 22.320 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1649_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1649_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1649_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.65 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.82 seconds; current allocated memory: 22.320 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1650_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1650_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1650_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.68 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.87 seconds; current allocated memory: 22.320 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1651_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1651_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1651_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.64 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.8 seconds; current allocated memory: 22.320 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1652_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1652_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1652_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.66 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.81 seconds; current allocated memory: 22.320 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1653_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1653_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1653_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.65 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.82 seconds; current allocated memory: 22.320 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1654_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1654_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1654_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.64 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.79 seconds; current allocated memory: 22.320 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1655_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1655_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1655_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.65 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.82 seconds; current allocated memory: 22.320 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1656_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1656_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1656_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.64 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.81 seconds; current allocated memory: 22.320 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1657_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1657_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1657_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.65 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.81 seconds; current allocated memory: 22.320 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1658_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1658_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1658_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.68 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.86 seconds; current allocated memory: 22.320 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1659_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1659_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1659_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.65 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.85 seconds; current allocated memory: 22.320 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1660_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1660_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1660_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.69 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.9 seconds; current allocated memory: 22.320 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1661_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1661_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1661_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.64 seconds. CPU system time: 0.08 seconds. Elapsed time: 1.86 seconds; current allocated memory: 22.320 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1662_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1662_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1662_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.65 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.84 seconds; current allocated memory: 22.320 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1663_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1663_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1663_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.65 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.84 seconds; current allocated memory: 22.320 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1664_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1664_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1664_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.68 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.88 seconds; current allocated memory: 22.383 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1665_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1665_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1665_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.67 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.85 seconds; current allocated memory: 22.383 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1666_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1666_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1666_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.68 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.88 seconds; current allocated memory: 22.383 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1667_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1667_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1667_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.65 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.84 seconds; current allocated memory: 22.383 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1668_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1668_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1668_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.65 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.83 seconds; current allocated memory: 22.383 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1669_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1669_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1669_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.66 seconds. CPU system time: 0.07 seconds. Elapsed time: 1.87 seconds; current allocated memory: 22.383 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1670_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1670_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1670_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.66 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.82 seconds; current allocated memory: 22.383 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1671_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1671_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1671_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.66 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.86 seconds; current allocated memory: 22.383 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1672_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1672_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1672_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.66 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.83 seconds; current allocated memory: 22.383 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1673_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1673_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1673_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.68 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.85 seconds; current allocated memory: 22.383 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1674_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1674_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1674_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.66 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.86 seconds; current allocated memory: 22.383 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1675_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1675_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1675_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.66 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.86 seconds; current allocated memory: 22.383 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1676_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1676_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1676_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.67 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.87 seconds; current allocated memory: 22.383 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1677_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1677_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1677_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.67 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.86 seconds; current allocated memory: 22.383 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1678_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1678_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1678_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.67 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.9 seconds; current allocated memory: 22.383 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1679_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1679_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1679_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.64 seconds. CPU system time: 0.07 seconds. Elapsed time: 1.84 seconds; current allocated memory: 22.383 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1680_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1680_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1680_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.67 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.88 seconds; current allocated memory: 22.383 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1681_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1681_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1681_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.66 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.85 seconds; current allocated memory: 22.383 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1682_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1682_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1682_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.65 seconds. CPU system time: 0.08 seconds. Elapsed time: 1.88 seconds; current allocated memory: 22.383 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1683_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1683_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1683_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.67 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.86 seconds; current allocated memory: 22.383 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1684_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1684_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1684_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.67 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.91 seconds; current allocated memory: 22.383 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1685_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1685_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1685_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.66 seconds. CPU system time: 0.07 seconds. Elapsed time: 1.86 seconds; current allocated memory: 22.383 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1686_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1686_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1686_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.69 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.87 seconds; current allocated memory: 22.383 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1687_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1687_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1687_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.66 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.85 seconds; current allocated memory: 22.383 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1688_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1688_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1688_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.68 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.07 seconds; current allocated memory: 22.383 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1689_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1689_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1689_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.69 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.07 seconds; current allocated memory: 22.383 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1690_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1690_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1690_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.67 seconds. CPU system time: 0.08 seconds. Elapsed time: 1.89 seconds; current allocated memory: 22.383 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1691_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1691_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1691_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.67 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.87 seconds; current allocated memory: 22.383 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1692_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1692_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1692_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.65 seconds. CPU system time: 0.08 seconds. Elapsed time: 1.86 seconds; current allocated memory: 22.445 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1693_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1693_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1693_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.67 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.89 seconds; current allocated memory: 22.445 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1694_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1694_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1694_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.68 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.9 seconds; current allocated memory: 22.445 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1695_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1695_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1695_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.69 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.88 seconds; current allocated memory: 22.445 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1696_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1696_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1696_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.69 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.89 seconds; current allocated memory: 22.445 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1697_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1697_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1697_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.66 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.86 seconds; current allocated memory: 22.445 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1698_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1698_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1698_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.68 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.83 seconds; current allocated memory: 22.445 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1699_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1699_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1699_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.65 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.82 seconds; current allocated memory: 22.445 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1700_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1700_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1700_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.66 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.83 seconds; current allocated memory: 22.445 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1701_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1701_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1701_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.69 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.89 seconds; current allocated memory: 22.445 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1702_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1702_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1702_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.68 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.83 seconds; current allocated memory: 22.445 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1703_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1703_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1703_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.68 seconds. CPU system time: 0.07 seconds. Elapsed time: 1.85 seconds; current allocated memory: 22.445 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1704_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1704_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1704_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.68 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.06 seconds; current allocated memory: 22.445 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1705_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1705_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1705_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.7 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.91 seconds; current allocated memory: 22.445 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1706_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1706_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1706_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.69 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.91 seconds; current allocated memory: 22.445 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1707_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1707_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1707_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.71 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.93 seconds; current allocated memory: 22.445 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1708_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1708_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1708_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.68 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.88 seconds; current allocated memory: 22.445 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1709_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1709_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1709_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.66 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.84 seconds; current allocated memory: 22.445 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1710_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1710_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1710_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.65 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.83 seconds; current allocated memory: 22.445 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1711_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1711_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1711_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.7 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.86 seconds; current allocated memory: 22.445 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1712_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1712_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1712_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.68 seconds. CPU system time: 0.07 seconds. Elapsed time: 1.85 seconds; current allocated memory: 22.445 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1713_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1713_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1713_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.71 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.3 seconds; current allocated memory: 22.445 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1714_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1714_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1714_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.68 seconds. CPU system time: 0.07 seconds. Elapsed time: 1.86 seconds; current allocated memory: 22.445 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.65 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.82 seconds; current allocated memory: 22.445 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_k_768_1_Loop_data_drain_AB_proc21' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'systolic_array_k_768_1_Loop_data_drain_AB_proc21' pipeline 'data_drain_AB' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_k_768_1_Loop_data_drain_AB_proc21'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.42 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.57 seconds; current allocated memory: 22.445 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_k_768_1_Block_for_end177_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'systolic_array_k_768_1_Block_for_end177_proc' is 24579 from HDL expression: (~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_k_768_1_Block_for_end177_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 6.32 seconds. CPU system time: 0.13 seconds. Elapsed time: 6.56 seconds; current allocated memory: 22.633 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_k_768_1_Loop_data_drain_C_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'systolic_array_k_768_1_Loop_data_drain_C_proc' pipeline 'data_drain_C' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_165_48_1_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_k_768_1_Loop_data_drain_C_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.02 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.23 seconds; current allocated memory: 22.633 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_k_768_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_k_768_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.23 seconds. CPU system time: 0.09 seconds. Elapsed time: 2.65 seconds; current allocated memory: 22.758 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'l_bias_scale_j_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'l_bias_scale_j_proc' pipeline 'l_bias_scale_j' pipeline type 'loop pipeline'
INFO: [HLS 200-1553] Disabling free running pipeline (frp) architecture on pipeline 'l_bias_scale_j' in module 'l_bias_scale_j_proc', because the estimated Stream Port Number is 564, which is bigger than the frp_stream_port_number threshold of 20.
Resolution: For help on HLS 200-1553 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1553.html
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_5129_32_1_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitofp_32s_32_5_no_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'l_bias_scale_j_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 12.43 seconds. CPU system time: 0.23 seconds. Elapsed time: 13.23 seconds; current allocated memory: 22.820 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop_block_gemm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_in_loop_block_gemm'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.63 seconds. CPU system time: 0.08 seconds. Elapsed time: 2.83 seconds; current allocated memory: 22.820 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'gemm_systolic_array_qkv_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'gemm_systolic_array_qkv_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4.34 seconds. CPU system time: 0.09 seconds. Elapsed time: 4.54 seconds; current allocated memory: 22.883 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Linear_layer_k_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Linear_layer_k_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4.97 seconds. CPU system time: 0.08 seconds. Elapsed time: 5.18 seconds; current allocated memory: 22.883 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'K_writer_1_Pipeline_l_write_j' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'K_writer_1_Pipeline_l_write_j' pipeline 'l_write_j' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'K_writer_1_Pipeline_l_write_j'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 5.26 seconds. CPU system time: 0.09 seconds. Elapsed time: 5.48 seconds; current allocated memory: 22.883 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'K_writer_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'K_writer_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.19 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.32 seconds; current allocated memory: 22.883 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Linear_layer_v_1_Pipeline_l_j1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Linear_layer_v_1_Pipeline_l_j1' pipeline 'l_j1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'Linear_layer_v_1_Pipeline_l_j1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.41 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.58 seconds; current allocated memory: 22.883 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Linear_layer_v_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Linear_layer_v_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.89 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.04 seconds; current allocated memory: 22.883 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'V_writer_1_Pipeline_l_write_j' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'V_writer_1_Pipeline_l_write_j' pipeline 'l_write_j' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'V_writer_1_Pipeline_l_write_j'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 5.37 seconds. CPU system time: 0.1 seconds. Elapsed time: 5.61 seconds; current allocated memory: 22.883 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'V_writer_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'V_writer_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.97 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.13 seconds; current allocated memory: 22.883 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop_l_pack_seq' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w128_d4_S' is changed to 'fifo_w128_d4_S_x' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_in_loop_l_pack_seq'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.65 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.85 seconds; current allocated memory: 22.945 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Bert_layer_dataflow_region_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Bert_layer_dataflow_region_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 8.53 seconds. CPU system time: 0.1 seconds. Elapsed time: 8.74 seconds; current allocated memory: 22.945 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'input_loader_q_res0_1_Pipeline_l_load_j' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'input_loader_q_res0_1_Pipeline_l_load_j' pipeline 'l_load_j' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'input_loader_q_res0_1_Pipeline_l_load_j'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 9.2 seconds. CPU system time: 0.12 seconds. Elapsed time: 9.48 seconds; current allocated memory: 22.945 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'input_loader_q_res0_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_4979_32_1_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'input_loader_q_res0_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.56 seconds. CPU system time: 0.08 seconds. Elapsed time: 2.81 seconds; current allocated memory: 22.945 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Linear_layer_q_1_Pipeline_l_j1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Linear_layer_q_1_Pipeline_l_j1' pipeline 'l_j1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'Linear_layer_q_1_Pipeline_l_j1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.94 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.16 seconds; current allocated memory: 22.945 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Linear_layer_q_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Linear_layer_q_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.9 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.06 seconds; current allocated memory: 22.945 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'entry_proc314938' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'entry_proc314938'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 5.01 seconds. CPU system time: 0.08 seconds. Elapsed time: 5.2 seconds; current allocated memory: 23.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Attention_layer_1_Pipeline_l_j1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Attention_layer_1_Pipeline_l_j1' pipeline 'l_j1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'Attention_layer_1_Pipeline_l_j1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.41 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.6 seconds; current allocated memory: 23.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'entry_proc3145' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'entry_proc3145'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.22 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.35 seconds; current allocated memory: 23.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'init_block_AB_proc38_Pipeline_init_block_AB' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'init_block_AB_proc38_Pipeline_init_block_AB' pipeline 'init_block_AB' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'init_block_AB_proc38_Pipeline_init_block_AB'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.41 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.55 seconds; current allocated memory: 23.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'init_block_AB_proc38' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'init_block_AB_proc38'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.32 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.46 seconds; current allocated memory: 23.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_k_64_1_Loop_data_in_buffer_proc22' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'systolic_array_k_64_1_Loop_data_in_buffer_proc22' pipeline 'data_in_buffer' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_k_64_1_Loop_data_in_buffer_proc22'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.45 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.6 seconds; current allocated memory: 23.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_k_64_1_Loop_data_load_A_proc23' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'systolic_array_k_64_1_Loop_data_load_A_proc23' pipeline 'data_load_A' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_k_64_1_Loop_data_load_A_proc23'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.47 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.65 seconds; current allocated memory: 23.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_693_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_693_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_22s_22_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_693_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.74 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.92 seconds; current allocated memory: 23.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_694_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_694_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_694_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.7 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.89 seconds; current allocated memory: 23.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_695_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_695_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_695_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.71 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.88 seconds; current allocated memory: 23.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_696_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_696_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_696_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.7 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.88 seconds; current allocated memory: 23.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_697_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_697_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_697_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.69 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.91 seconds; current allocated memory: 23.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_698_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_698_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_698_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.71 seconds. CPU system time: 0.07 seconds. Elapsed time: 1.93 seconds; current allocated memory: 23.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_699_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_699_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_699_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.7 seconds. CPU system time: 0.07 seconds. Elapsed time: 1.92 seconds; current allocated memory: 23.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_700_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_700_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_700_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.72 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.92 seconds; current allocated memory: 23.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_701_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_701_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_701_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.73 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.95 seconds; current allocated memory: 23.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_702_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_702_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_702_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.7 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.89 seconds; current allocated memory: 23.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_703_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_703_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_703_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.72 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.9 seconds; current allocated memory: 23.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_704_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_704_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_704_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.69 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.86 seconds; current allocated memory: 23.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_705_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_705_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_705_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.68 seconds. CPU system time: 0.07 seconds. Elapsed time: 1.86 seconds; current allocated memory: 23.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_706_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_706_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_706_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.71 seconds. CPU system time: 0.08 seconds. Elapsed time: 1.9 seconds; current allocated memory: 23.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_707_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_707_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_707_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.72 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.9 seconds; current allocated memory: 23.070 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_708_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_708_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_708_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.73 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.92 seconds; current allocated memory: 23.070 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_709_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_709_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_709_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.73 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.92 seconds; current allocated memory: 23.070 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_710_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_710_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_710_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.71 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.91 seconds; current allocated memory: 23.070 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_711_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_711_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_711_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.72 seconds. CPU system time: 0.07 seconds. Elapsed time: 1.96 seconds; current allocated memory: 23.070 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_712_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_712_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_712_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.68 seconds. CPU system time: 0.07 seconds. Elapsed time: 1.88 seconds; current allocated memory: 23.070 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_713_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_713_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_713_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.7 seconds. CPU system time: 0.07 seconds. Elapsed time: 1.96 seconds; current allocated memory: 23.070 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_714_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_714_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_714_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.73 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.95 seconds; current allocated memory: 23.070 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_715_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_715_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_715_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.77 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.02 seconds; current allocated memory: 23.070 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_716_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_716_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_716_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.69 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.9 seconds; current allocated memory: 23.070 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_717_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_717_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_717_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.74 seconds. CPU system time: 0.07 seconds. Elapsed time: 1.96 seconds; current allocated memory: 23.070 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_718_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_718_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_718_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.71 seconds. CPU system time: 0.07 seconds. Elapsed time: 1.93 seconds; current allocated memory: 23.070 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_719_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_719_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_719_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.72 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.94 seconds; current allocated memory: 23.070 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_720_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_720_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_720_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.7 seconds. CPU system time: 0.07 seconds. Elapsed time: 1.93 seconds; current allocated memory: 23.070 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_721_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_721_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_721_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.72 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.89 seconds; current allocated memory: 23.070 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_722_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_722_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_722_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.72 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.92 seconds; current allocated memory: 23.070 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_723_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_723_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_723_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.69 seconds. CPU system time: 0.07 seconds. Elapsed time: 1.87 seconds; current allocated memory: 23.070 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_724_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_724_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_724_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.69 seconds. CPU system time: 0.07 seconds. Elapsed time: 1.86 seconds; current allocated memory: 23.070 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_725_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_725_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_725_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.71 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.88 seconds; current allocated memory: 23.070 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_726_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_726_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_726_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.72 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.89 seconds; current allocated memory: 23.070 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_727_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_727_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_727_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.71 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.89 seconds; current allocated memory: 23.070 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_728_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_728_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_728_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.72 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.92 seconds; current allocated memory: 23.070 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_729_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_729_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_729_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.75 seconds. CPU system time: 0.07 seconds. Elapsed time: 1.96 seconds; current allocated memory: 23.070 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_730_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_730_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_730_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.7 seconds. CPU system time: 0.07 seconds. Elapsed time: 1.9 seconds; current allocated memory: 23.070 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_731_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_731_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_731_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.69 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.87 seconds; current allocated memory: 23.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_732_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_732_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_732_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.7 seconds. CPU system time: 0.07 seconds. Elapsed time: 1.89 seconds; current allocated memory: 23.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_733_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_733_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_733_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.71 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.97 seconds; current allocated memory: 23.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_734_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_734_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_734_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.73 seconds. CPU system time: 0.07 seconds. Elapsed time: 1.92 seconds; current allocated memory: 23.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_735_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_735_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_735_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.75 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.13 seconds; current allocated memory: 23.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_736_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_736_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_736_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.73 seconds. CPU system time: 0.08 seconds. Elapsed time: 1.92 seconds; current allocated memory: 23.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_737_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_737_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_737_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.7 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.86 seconds; current allocated memory: 23.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_738_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_738_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_738_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.68 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.85 seconds; current allocated memory: 23.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_739_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_739_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_739_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.72 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.92 seconds; current allocated memory: 23.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_740_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_740_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_740_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.73 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.92 seconds; current allocated memory: 23.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_741_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_741_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_741_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.71 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.9 seconds; current allocated memory: 23.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_742_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_742_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_742_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.7 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.89 seconds; current allocated memory: 23.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_743_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_743_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_743_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.72 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.9 seconds; current allocated memory: 23.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_744_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_744_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_744_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.72 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.9 seconds; current allocated memory: 23.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_745_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_745_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_745_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.69 seconds. CPU system time: 0.07 seconds. Elapsed time: 1.89 seconds; current allocated memory: 23.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_746_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_746_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_746_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.72 seconds. CPU system time: 0.07 seconds. Elapsed time: 1.96 seconds; current allocated memory: 23.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_747_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_747_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_747_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.72 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.93 seconds; current allocated memory: 23.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_748_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_748_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_748_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.72 seconds. CPU system time: 0.07 seconds. Elapsed time: 1.92 seconds; current allocated memory: 23.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_749_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_749_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_749_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.71 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.88 seconds; current allocated memory: 23.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_750_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_750_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_750_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.71 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.92 seconds; current allocated memory: 23.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_751_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_751_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_751_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.73 seconds. CPU system time: 0.07 seconds. Elapsed time: 1.93 seconds; current allocated memory: 23.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_752_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_752_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_752_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.73 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.92 seconds; current allocated memory: 23.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_753_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_753_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_753_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.76 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.97 seconds; current allocated memory: 23.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_754_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_754_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_754_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.75 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.92 seconds; current allocated memory: 23.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_755_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_755_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_755_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.74 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.94 seconds; current allocated memory: 23.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_756_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_756_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_756_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.72 seconds. CPU system time: 0.07 seconds. Elapsed time: 1.9 seconds; current allocated memory: 23.195 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_757_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_757_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_757_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.72 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.91 seconds; current allocated memory: 23.195 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_758_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_758_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_758_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.73 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.93 seconds; current allocated memory: 23.195 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_759_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_759_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_759_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.76 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.95 seconds; current allocated memory: 23.195 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_760_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_760_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_760_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.75 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.92 seconds; current allocated memory: 23.195 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_761_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_761_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_761_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.72 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.92 seconds; current allocated memory: 23.195 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_762_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_762_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_762_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.72 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.89 seconds; current allocated memory: 23.195 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_763_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_763_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_763_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.71 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.9 seconds; current allocated memory: 23.195 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_764_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_764_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_764_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.71 seconds. CPU system time: 0.07 seconds. Elapsed time: 1.94 seconds; current allocated memory: 23.195 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_765_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_765_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_765_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.71 seconds. CPU system time: 0.07 seconds. Elapsed time: 1.91 seconds; current allocated memory: 23.195 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_766_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_766_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_766_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.77 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.94 seconds; current allocated memory: 23.195 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_767_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_767_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_767_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.79 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.19 seconds; current allocated memory: 23.195 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_768_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_768_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_768_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.72 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.92 seconds; current allocated memory: 23.195 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_769_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_769_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_769_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.75 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.95 seconds; current allocated memory: 23.195 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_770_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_770_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_770_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.74 seconds. CPU system time: 0.07 seconds. Elapsed time: 1.93 seconds; current allocated memory: 23.195 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_771_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_771_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_771_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.74 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.91 seconds; current allocated memory: 23.195 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_772_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_772_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_772_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.74 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.92 seconds; current allocated memory: 23.195 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_773_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_773_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_773_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.73 seconds. CPU system time: 0.07 seconds. Elapsed time: 1.92 seconds; current allocated memory: 23.195 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_774_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_774_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_774_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.75 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.95 seconds; current allocated memory: 23.195 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_775_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_775_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_775_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.74 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.95 seconds; current allocated memory: 23.195 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_776_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_776_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_776_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.74 seconds. CPU system time: 0.08 seconds. Elapsed time: 1.96 seconds; current allocated memory: 23.195 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_777_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_777_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_777_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.73 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.93 seconds; current allocated memory: 23.195 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_778_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_778_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_778_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.73 seconds. CPU system time: 0.07 seconds. Elapsed time: 1.97 seconds; current allocated memory: 23.195 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_779_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_779_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_779_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.77 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.99 seconds; current allocated memory: 23.195 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_780_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_780_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_780_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.74 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.91 seconds; current allocated memory: 23.258 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_781_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_781_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_781_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.76 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.94 seconds; current allocated memory: 23.258 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_782_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_782_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_782_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.75 seconds. CPU system time: 0.07 seconds. Elapsed time: 1.98 seconds; current allocated memory: 23.258 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_783_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_783_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_783_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.74 seconds. CPU system time: 0.08 seconds. Elapsed time: 1.97 seconds; current allocated memory: 23.258 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_784_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_784_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_784_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.74 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.94 seconds; current allocated memory: 23.258 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_785_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_785_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_785_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.72 seconds. CPU system time: 0.07 seconds. Elapsed time: 1.91 seconds; current allocated memory: 23.258 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_786_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_786_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_786_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.71 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.88 seconds; current allocated memory: 23.258 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_787_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_787_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_787_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.71 seconds. CPU system time: 0.07 seconds. Elapsed time: 1.9 seconds; current allocated memory: 23.258 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_788_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_788_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_788_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.75 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.91 seconds; current allocated memory: 23.258 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_789_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_789_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_789_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.77 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.95 seconds; current allocated memory: 23.258 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_790_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_790_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_790_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.77 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.98 seconds; current allocated memory: 23.258 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_791_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_791_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_791_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.76 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.98 seconds; current allocated memory: 23.258 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_792_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_792_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_792_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.76 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.96 seconds; current allocated memory: 23.258 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_793_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_793_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_793_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.77 seconds. CPU system time: 0.07 seconds. Elapsed time: 1.95 seconds; current allocated memory: 23.258 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_794_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_794_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_794_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.75 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.93 seconds; current allocated memory: 23.258 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_795_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_795_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_795_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.75 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.96 seconds; current allocated memory: 23.258 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_796_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_796_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_796_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.75 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.96 seconds; current allocated memory: 23.258 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_797_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_797_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_797_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.74 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.95 seconds; current allocated memory: 23.258 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_798_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_798_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_798_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.75 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.96 seconds; current allocated memory: 23.258 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_799_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_799_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_799_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.79 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.01 seconds; current allocated memory: 23.258 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_800_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_800_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_800_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.72 seconds. CPU system time: 0.08 seconds. Elapsed time: 1.93 seconds; current allocated memory: 23.258 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_801_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_801_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_801_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.74 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.94 seconds; current allocated memory: 23.258 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_802_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_802_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_802_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.73 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.93 seconds; current allocated memory: 23.258 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_803_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_803_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_803_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.78 seconds. CPU system time: 0.06 seconds. Elapsed time: 2 seconds; current allocated memory: 23.258 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_804_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_804_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_804_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.76 seconds. CPU system time: 0.08 seconds. Elapsed time: 1.99 seconds; current allocated memory: 23.320 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_805_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_805_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_805_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.75 seconds. CPU system time: 0.07 seconds. Elapsed time: 1.95 seconds; current allocated memory: 23.320 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_806_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_806_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_806_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.77 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.01 seconds; current allocated memory: 23.320 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_807_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_807_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_807_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.72 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.12 seconds; current allocated memory: 23.320 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_808_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_808_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_808_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.74 seconds. CPU system time: 0.07 seconds. Elapsed time: 1.93 seconds; current allocated memory: 23.320 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_809_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_809_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_809_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.74 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.92 seconds; current allocated memory: 23.320 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_810_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_810_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_810_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.74 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.93 seconds; current allocated memory: 23.320 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_811_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_811_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_811_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.74 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.93 seconds; current allocated memory: 23.320 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_812_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_812_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_812_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.73 seconds. CPU system time: 0.08 seconds. Elapsed time: 1.94 seconds; current allocated memory: 23.320 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_813_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_813_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_813_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.77 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.98 seconds; current allocated memory: 23.320 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_814_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_814_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_814_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.76 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.98 seconds; current allocated memory: 23.320 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_815_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_815_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_815_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.75 seconds. CPU system time: 0.07 seconds. Elapsed time: 1.97 seconds; current allocated memory: 23.320 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_816_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_816_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_816_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.76 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.97 seconds; current allocated memory: 23.320 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_817_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_817_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_817_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.76 seconds. CPU system time: 0.07 seconds. Elapsed time: 1.98 seconds; current allocated memory: 23.320 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_818_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_818_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_818_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.78 seconds. CPU system time: 0.08 seconds. Elapsed time: 2 seconds; current allocated memory: 23.320 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_819_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_819_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_819_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.77 seconds. CPU system time: 0.07 seconds. Elapsed time: 1.98 seconds; current allocated memory: 23.320 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_820_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_820_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_820_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.74 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.92 seconds; current allocated memory: 23.320 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_821_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_821_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_821_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.77 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.92 seconds; current allocated memory: 23.320 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_822_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_822_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_822_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.72 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.89 seconds; current allocated memory: 23.320 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_823_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_823_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_823_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.74 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.9 seconds; current allocated memory: 23.320 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_824_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_824_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_824_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.78 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.15 seconds; current allocated memory: 23.320 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_825_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_825_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_825_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.74 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.9 seconds; current allocated memory: 23.320 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_826_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_826_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_826_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.73 seconds. CPU system time: 0.07 seconds. Elapsed time: 1.92 seconds; current allocated memory: 23.320 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_827_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_827_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_827_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.74 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.91 seconds; current allocated memory: 23.320 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_828_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_828_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_828_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.76 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.94 seconds; current allocated memory: 23.320 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_829_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_829_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_829_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.74 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.92 seconds; current allocated memory: 23.383 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_830_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_830_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_830_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.76 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.97 seconds; current allocated memory: 23.383 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_831_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_831_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_831_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.78 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.99 seconds; current allocated memory: 23.383 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_832_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_832_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_832_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.76 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.97 seconds; current allocated memory: 23.383 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_833_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_833_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_833_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.75 seconds. CPU system time: 0.08 seconds. Elapsed time: 1.98 seconds; current allocated memory: 23.383 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_834_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_834_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_834_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.77 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.97 seconds; current allocated memory: 23.383 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_835_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_835_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_835_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.76 seconds. CPU system time: 0.08 seconds. Elapsed time: 2 seconds; current allocated memory: 23.383 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_836_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_836_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_836_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.77 seconds. CPU system time: 0.07 seconds. Elapsed time: 1.96 seconds; current allocated memory: 23.383 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_837_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_837_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_837_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.74 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.91 seconds; current allocated memory: 23.383 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_838_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_838_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_838_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.72 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.89 seconds; current allocated memory: 23.383 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_839_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_839_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_839_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.76 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.91 seconds; current allocated memory: 23.383 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_840_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_840_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_840_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.78 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.95 seconds; current allocated memory: 23.383 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_841_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_841_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_841_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.78 seconds. CPU system time: 0.07 seconds. Elapsed time: 1.98 seconds; current allocated memory: 23.383 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_842_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_842_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_842_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.76 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.97 seconds; current allocated memory: 23.383 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_843_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_843_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_843_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.77 seconds. CPU system time: 0.07 seconds. Elapsed time: 1.98 seconds; current allocated memory: 23.383 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_844_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_844_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_844_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.75 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.94 seconds; current allocated memory: 23.383 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_845_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_845_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_845_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.74 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.94 seconds; current allocated memory: 23.383 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_846_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_846_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_846_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.75 seconds. CPU system time: 0.07 seconds. Elapsed time: 1.94 seconds; current allocated memory: 23.383 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_847_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_847_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_847_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.78 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.99 seconds; current allocated memory: 23.383 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_848_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_848_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_848_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.79 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.04 seconds; current allocated memory: 23.383 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_849_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_849_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_849_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.75 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.96 seconds; current allocated memory: 23.383 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_850_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_850_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_850_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.76 seconds. CPU system time: 0.07 seconds. Elapsed time: 1.98 seconds; current allocated memory: 23.383 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_851_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_851_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_851_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.76 seconds. CPU system time: 0.07 seconds. Elapsed time: 1.98 seconds; current allocated memory: 23.383 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_852_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_852_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_852_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.81 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.05 seconds; current allocated memory: 23.383 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_853_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_853_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_853_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.78 seconds. CPU system time: 0.08 seconds. Elapsed time: 2.27 seconds; current allocated memory: 23.445 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_854_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_854_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_854_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.76 seconds. CPU system time: 0.06 seconds. Elapsed time: 2 seconds; current allocated memory: 23.445 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_855_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_855_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_855_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.76 seconds. CPU system time: 0.07 seconds. Elapsed time: 2 seconds; current allocated memory: 23.445 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_856_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_856_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_856_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.79 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.23 seconds; current allocated memory: 23.445 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_857_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_857_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_857_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.78 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.02 seconds; current allocated memory: 23.445 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_858_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_858_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_858_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.79 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.02 seconds; current allocated memory: 23.445 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_859_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_859_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_859_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.77 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.98 seconds; current allocated memory: 23.445 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_860_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_860_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_860_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.76 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.97 seconds; current allocated memory: 23.445 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_861_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_861_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_861_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.75 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.95 seconds; current allocated memory: 23.445 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_862_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_862_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_862_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.74 seconds. CPU system time: 0.07 seconds. Elapsed time: 1.94 seconds; current allocated memory: 23.445 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_863_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_863_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_863_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.75 seconds. CPU system time: 0.07 seconds. Elapsed time: 1.99 seconds; current allocated memory: 23.445 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_864_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_864_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_864_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.76 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.99 seconds; current allocated memory: 23.445 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_865_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_865_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_865_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.81 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.04 seconds; current allocated memory: 23.445 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_866_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_866_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_866_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.79 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.18 seconds; current allocated memory: 23.445 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_867_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_867_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_867_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.78 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.98 seconds; current allocated memory: 23.445 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_868_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_868_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_868_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.8 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.02 seconds; current allocated memory: 23.445 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_869_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_869_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_869_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.8 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.03 seconds; current allocated memory: 23.445 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_870_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_870_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_870_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.78 seconds. CPU system time: 0.07 seconds. Elapsed time: 2 seconds; current allocated memory: 23.445 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_871_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_871_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_871_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.75 seconds. CPU system time: 0.07 seconds. Elapsed time: 1.96 seconds; current allocated memory: 23.445 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_872_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_872_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_872_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.8 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.07 seconds; current allocated memory: 23.445 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_873_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_873_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_873_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.8 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.02 seconds; current allocated memory: 23.445 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_874_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_874_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_874_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.79 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.99 seconds; current allocated memory: 23.445 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_875_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_875_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_875_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.78 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.02 seconds; current allocated memory: 23.445 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_876_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_876_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_876_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.81 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.03 seconds; current allocated memory: 23.445 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_877_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_877_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_877_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.82 seconds. CPU system time: 0.08 seconds. Elapsed time: 2.03 seconds; current allocated memory: 23.508 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_878_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_878_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_878_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.83 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.04 seconds; current allocated memory: 23.508 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_879_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_879_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_879_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.77 seconds. CPU system time: 0.07 seconds. Elapsed time: 2 seconds; current allocated memory: 23.508 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_880_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_880_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_880_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.77 seconds. CPU system time: 0.07 seconds. Elapsed time: 2 seconds; current allocated memory: 23.508 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_881_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_881_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_881_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.79 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.99 seconds; current allocated memory: 23.508 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_882_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_882_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_882_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.78 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.98 seconds; current allocated memory: 23.508 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_883_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_883_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_883_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.78 seconds. CPU system time: 0.09 seconds. Elapsed time: 2.04 seconds; current allocated memory: 23.508 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_884_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_884_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_884_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.78 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.98 seconds; current allocated memory: 23.508 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_885_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_885_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_885_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.79 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.03 seconds; current allocated memory: 23.508 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_886_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_886_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_886_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.8 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.05 seconds; current allocated memory: 23.508 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_887_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_887_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_887_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.82 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.04 seconds; current allocated memory: 23.508 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_888_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_888_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_888_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.78 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.02 seconds; current allocated memory: 23.508 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_889_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_889_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_889_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.8 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.04 seconds; current allocated memory: 23.508 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_890_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_890_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_890_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.78 seconds. CPU system time: 0.06 seconds. Elapsed time: 2 seconds; current allocated memory: 23.508 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_891_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_891_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_891_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.8 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.46 seconds; current allocated memory: 23.508 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_892_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_892_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_892_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.82 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.06 seconds; current allocated memory: 23.508 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_893_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_893_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_893_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.83 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.05 seconds; current allocated memory: 23.508 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_894_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_894_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_894_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.8 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.05 seconds; current allocated memory: 23.508 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_895_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_895_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_895_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.79 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.01 seconds; current allocated memory: 23.508 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_896_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_896_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_896_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.77 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.95 seconds; current allocated memory: 23.508 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_897_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_897_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_897_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.78 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.93 seconds; current allocated memory: 23.508 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_898_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_898_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_898_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.78 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.94 seconds; current allocated memory: 23.508 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_899_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_899_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_899_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.81 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.02 seconds; current allocated memory: 23.508 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_900_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_900_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_900_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.79 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.04 seconds; current allocated memory: 23.508 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_901_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_901_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_901_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.81 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.05 seconds; current allocated memory: 23.508 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_902_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_902_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_902_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.82 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.09 seconds; current allocated memory: 23.570 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_903_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_903_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_903_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.79 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.03 seconds; current allocated memory: 23.570 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_904_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_904_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_904_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.79 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.04 seconds; current allocated memory: 23.570 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_905_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_905_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_905_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.79 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.02 seconds; current allocated memory: 23.570 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_906_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_906_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_906_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.81 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.08 seconds; current allocated memory: 23.570 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_907_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_907_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_907_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.81 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.01 seconds; current allocated memory: 23.570 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_908_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_908_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_908_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.79 seconds. CPU system time: 0.07 seconds. Elapsed time: 2 seconds; current allocated memory: 23.570 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_909_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_909_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_909_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.78 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.99 seconds; current allocated memory: 23.570 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_910_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_910_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_910_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.81 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.05 seconds; current allocated memory: 23.570 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_911_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_911_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_911_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.82 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.06 seconds; current allocated memory: 23.570 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_912_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_912_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_912_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.8 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.01 seconds; current allocated memory: 23.570 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_913_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_913_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_913_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.81 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.06 seconds; current allocated memory: 23.570 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_914_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_914_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_914_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.79 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.96 seconds; current allocated memory: 23.570 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_915_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_915_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_915_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.78 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.98 seconds; current allocated memory: 23.570 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_916_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_916_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_916_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.83 seconds. CPU system time: 0.05 seconds. Elapsed time: 2 seconds; current allocated memory: 23.570 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_917_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_917_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_917_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.8 seconds. CPU system time: 0.06 seconds. Elapsed time: 2 seconds; current allocated memory: 23.570 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_918_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_918_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_918_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.77 seconds. CPU system time: 0.07 seconds. Elapsed time: 1.95 seconds; current allocated memory: 23.570 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_919_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_919_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_919_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.8 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.98 seconds; current allocated memory: 23.570 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_920_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_920_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_920_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.79 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.94 seconds; current allocated memory: 23.570 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_921_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_921_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_921_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.81 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.99 seconds; current allocated memory: 23.570 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_922_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_922_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_922_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.8 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.96 seconds; current allocated memory: 23.570 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_923_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_923_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_923_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.81 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.99 seconds; current allocated memory: 23.570 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_924_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_924_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_924_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.8 seconds. CPU system time: 0.07 seconds. Elapsed time: 1.99 seconds; current allocated memory: 23.570 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_925_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_925_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_925_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.82 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.07 seconds; current allocated memory: 23.570 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_926_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_926_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_926_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.82 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.07 seconds; current allocated memory: 23.633 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_927_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_927_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_927_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.8 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.08 seconds; current allocated memory: 23.633 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_928_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_928_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_928_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.8 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.05 seconds; current allocated memory: 23.633 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_929_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_929_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_929_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.82 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.07 seconds; current allocated memory: 23.633 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_930_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_930_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_930_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.82 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.02 seconds; current allocated memory: 23.633 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_931_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_931_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_931_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.81 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.06 seconds; current allocated memory: 23.633 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_932_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_932_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_932_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.83 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.09 seconds; current allocated memory: 23.633 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_933_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_933_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_933_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.82 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.02 seconds; current allocated memory: 23.633 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_934_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_934_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_934_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.82 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.05 seconds; current allocated memory: 23.633 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_935_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_935_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_935_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.83 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.05 seconds; current allocated memory: 23.633 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_936_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_936_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_936_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.82 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.08 seconds; current allocated memory: 23.633 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_937_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_937_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_937_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.81 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.21 seconds; current allocated memory: 23.633 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_938_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_938_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_938_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.8 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.08 seconds; current allocated memory: 23.633 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_939_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_939_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_939_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.81 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.08 seconds; current allocated memory: 23.633 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_940_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_940_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_940_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.79 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.05 seconds; current allocated memory: 23.633 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_941_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_941_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_941_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.79 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.04 seconds; current allocated memory: 23.633 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_942_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_942_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_942_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.81 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.05 seconds; current allocated memory: 23.633 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_943_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_943_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_943_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.82 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.09 seconds; current allocated memory: 23.633 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_944_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_944_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_944_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.82 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.07 seconds; current allocated memory: 23.633 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_945_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_945_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_945_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.84 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.1 seconds; current allocated memory: 23.633 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_946_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_946_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_946_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.83 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.08 seconds; current allocated memory: 23.633 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_947_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_947_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_947_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.82 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.05 seconds; current allocated memory: 23.633 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.81 seconds. CPU system time: 0.08 seconds. Elapsed time: 2.07 seconds; current allocated memory: 23.633 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_k_64_1_Loop_data_drain_AB_proc24' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'systolic_array_k_64_1_Loop_data_drain_AB_proc24' pipeline 'data_drain_AB' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_k_64_1_Loop_data_drain_AB_proc24'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.52 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.74 seconds; current allocated memory: 23.633 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_k_64_1_Block_for_end177_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'systolic_array_k_64_1_Block_for_end177_proc' is 12291 from HDL expression: (~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_k_64_1_Block_for_end177_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 5.19 seconds. CPU system time: 0.13 seconds. Elapsed time: 5.48 seconds; current allocated memory: 23.820 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_k_64_1_Loop_data_drain_C_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'systolic_array_k_64_1_Loop_data_drain_C_proc' pipeline 'data_drain_C' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_165_24_1_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_k_64_1_Loop_data_drain_C_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.16 seconds. CPU system time: 0.08 seconds. Elapsed time: 2.41 seconds; current allocated memory: 23.820 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_k_64_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w8_d16_S' is changed to 'fifo_w8_d16_S_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w8_d2_S' is changed to 'fifo_w8_d2_S_x' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_k_64_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.91 seconds. CPU system time: 0.12 seconds. Elapsed time: 3.25 seconds; current allocated memory: 23.945 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'l_bias_scale_j_proc39_Pipeline_l_bias_scale_j' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'l_bias_scale_j_proc39_Pipeline_l_bias_scale_j' pipeline 'l_bias_scale_j' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_5129_32_1_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitofp_32s_32_5_no_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'l_bias_scale_j_proc39_Pipeline_l_bias_scale_j'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 10.81 seconds. CPU system time: 0.18 seconds. Elapsed time: 11.28 seconds; current allocated memory: 24.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'l_bias_scale_j_proc39' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'l_bias_scale_j_proc39'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.29 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.52 seconds; current allocated memory: 24.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop_block_gemm40' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w128_d4_S' is changed to 'fifo_w128_d4_S_x0' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_in_loop_block_gemm40'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.74 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.02 seconds; current allocated memory: 24.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'gemm_systolic_array_attn_12599_12600_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'gemm_systolic_array_attn_12599_12600_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3.36 seconds. CPU system time: 0.08 seconds. Elapsed time: 3.56 seconds; current allocated memory: 24.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Attention_layer_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Attention_layer_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3.35 seconds. CPU system time: 0.07 seconds. Elapsed time: 3.56 seconds; current allocated memory: 24.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Softmax_layer_1_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Softmax_layer_1_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3.78 seconds. CPU system time: 0.05 seconds. Elapsed time: 3.95 seconds; current allocated memory: 24.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Softmax_layer_1_Pipeline_l_exp_sum_j6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Softmax_layer_1_Pipeline_l_exp_sum_j6' pipeline 'l_exp_sum_j6' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_no_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fexp_32ns_32ns_32_14_full_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Softmax_layer_1_Pipeline_l_exp_sum_j6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.2 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.56 seconds; current allocated memory: 24.070 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Softmax_layer_1_Pipeline_l_j7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Softmax_layer_1_Pipeline_l_j7' pipeline 'l_j7' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_12_no_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Softmax_layer_1_Pipeline_l_j7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.68 seconds. CPU system time: 0.1 seconds. Elapsed time: 2.97 seconds; current allocated memory: 24.070 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Softmax_layer_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_5129_32_1_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Softmax_layer_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.79 seconds. CPU system time: 0.09 seconds. Elapsed time: 3.01 seconds; current allocated memory: 24.070 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'entry_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.27 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.49 seconds; current allocated memory: 24.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'init_block_AB_proc41' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'init_block_AB_proc41' pipeline 'init_block_AB' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'init_block_AB_proc41'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.52 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.7 seconds; current allocated memory: 24.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_k_512_1_Loop_data_in_buffer_proc25' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'systolic_array_k_512_1_Loop_data_in_buffer_proc25' pipeline 'data_in_buffer' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_k_512_1_Loop_data_in_buffer_proc25'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.73 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.94 seconds; current allocated memory: 24.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_k_512_1_Loop_data_load_A_proc26' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'systolic_array_k_512_1_Loop_data_load_A_proc26' pipeline 'data_load_A' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_k_512_1_Loop_data_load_A_proc26'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.66 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.95 seconds; current allocated memory: 24.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_437_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_437_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_437_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.91 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.15 seconds; current allocated memory: 24.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_438_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_438_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_438_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.87 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.21 seconds; current allocated memory: 24.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_439_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_439_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_439_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.85 seconds. CPU system time: 0.09 seconds. Elapsed time: 2.11 seconds; current allocated memory: 24.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_440_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_440_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_440_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.87 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.33 seconds; current allocated memory: 24.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_441_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_441_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_441_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.85 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.03 seconds; current allocated memory: 24.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_442_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_442_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_442_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.85 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.11 seconds; current allocated memory: 24.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_443_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_443_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_443_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.85 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.1 seconds; current allocated memory: 24.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_444_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_444_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_444_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.88 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.09 seconds; current allocated memory: 24.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_445_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_445_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_445_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.83 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.04 seconds; current allocated memory: 24.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_446_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_446_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_446_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.83 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.03 seconds; current allocated memory: 24.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_447_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_447_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_447_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.85 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.03 seconds; current allocated memory: 24.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_448_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_448_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_448_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.85 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.03 seconds; current allocated memory: 24.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_449_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_449_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_449_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.82 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.02 seconds; current allocated memory: 24.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_450_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_450_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_450_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.85 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.03 seconds; current allocated memory: 24.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_451_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_451_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_451_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.87 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.09 seconds; current allocated memory: 24.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_452_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_452_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_452_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.85 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.04 seconds; current allocated memory: 24.195 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_453_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_453_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_453_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.85 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.02 seconds; current allocated memory: 24.195 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_454_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_454_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_454_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.84 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.04 seconds; current allocated memory: 24.195 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_455_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_455_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_455_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.87 seconds. CPU system time: 0.08 seconds. Elapsed time: 2.12 seconds; current allocated memory: 24.195 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_456_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_456_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_456_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.88 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.1 seconds; current allocated memory: 24.195 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_457_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_457_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_457_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.87 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.12 seconds; current allocated memory: 24.195 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_458_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_458_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_458_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.84 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.07 seconds; current allocated memory: 24.195 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_459_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_459_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_459_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.92 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.25 seconds; current allocated memory: 24.195 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_460_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_460_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_460_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.89 seconds. CPU system time: 0.1 seconds. Elapsed time: 2.37 seconds; current allocated memory: 24.195 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_461_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_461_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_461_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.96 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.44 seconds; current allocated memory: 24.195 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_462_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_462_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_462_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.97 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.44 seconds; current allocated memory: 24.195 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_463_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_463_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_463_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.98 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.49 seconds; current allocated memory: 24.195 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_464_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_464_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_464_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.91 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.49 seconds; current allocated memory: 24.195 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_465_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_465_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_465_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.89 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.13 seconds; current allocated memory: 24.195 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_466_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_466_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_466_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.9 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.14 seconds; current allocated memory: 24.195 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_467_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_467_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_467_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.85 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.07 seconds; current allocated memory: 24.195 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_468_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_468_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_468_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.85 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.06 seconds; current allocated memory: 24.195 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_469_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_469_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_469_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.85 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.12 seconds; current allocated memory: 24.195 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_470_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_470_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_470_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.88 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.14 seconds; current allocated memory: 24.195 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_471_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_471_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_471_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.83 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.07 seconds; current allocated memory: 24.195 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_472_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_472_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_472_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.85 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.07 seconds; current allocated memory: 24.195 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_473_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_473_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_473_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.86 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.06 seconds; current allocated memory: 24.258 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_474_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_474_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_474_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.86 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.06 seconds; current allocated memory: 24.258 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_475_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_475_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_475_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.85 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.1 seconds; current allocated memory: 24.258 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_476_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_476_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_476_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.85 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.12 seconds; current allocated memory: 24.258 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_477_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_477_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_477_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.87 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.06 seconds; current allocated memory: 24.258 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_478_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_478_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_478_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.9 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.14 seconds; current allocated memory: 24.258 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_479_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_479_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_479_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.92 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.18 seconds; current allocated memory: 24.258 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_480_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_480_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_480_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.85 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.06 seconds; current allocated memory: 24.258 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_481_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_481_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_481_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.91 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.19 seconds; current allocated memory: 24.258 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_482_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_482_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_482_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.89 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.15 seconds; current allocated memory: 24.258 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_483_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_483_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_483_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.86 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.12 seconds; current allocated memory: 24.258 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_484_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_484_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_484_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.84 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.05 seconds; current allocated memory: 24.258 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_485_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_485_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_485_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.87 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.12 seconds; current allocated memory: 24.258 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_486_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_486_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_486_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.85 seconds. CPU system time: 0.08 seconds. Elapsed time: 2.06 seconds; current allocated memory: 24.258 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_487_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_487_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_487_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.87 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.1 seconds; current allocated memory: 24.258 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_488_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_488_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_488_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.89 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.15 seconds; current allocated memory: 24.258 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_489_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_489_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_489_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.84 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.08 seconds; current allocated memory: 24.258 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_490_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_490_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_490_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.86 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.08 seconds; current allocated memory: 24.258 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_491_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_491_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_491_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.88 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.09 seconds; current allocated memory: 24.258 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_492_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_492_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_492_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.85 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.03 seconds; current allocated memory: 24.258 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_493_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_493_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_493_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.86 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.04 seconds; current allocated memory: 24.258 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_494_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_494_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_494_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.85 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.03 seconds; current allocated memory: 24.258 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_495_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_495_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_495_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.86 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.05 seconds; current allocated memory: 24.320 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_496_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_496_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_496_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.9 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.11 seconds; current allocated memory: 24.320 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_497_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_497_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_497_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.88 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.12 seconds; current allocated memory: 24.320 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_498_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_498_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_498_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.87 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.1 seconds; current allocated memory: 24.320 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_499_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_499_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_499_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.86 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.08 seconds; current allocated memory: 24.320 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_500_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_500_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_500_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.86 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.04 seconds; current allocated memory: 24.320 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_501_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_501_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_501_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.87 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.06 seconds; current allocated memory: 24.320 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_502_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_502_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_502_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.9 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.15 seconds; current allocated memory: 24.320 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_503_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_503_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_503_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.87 seconds. CPU system time: 0.08 seconds. Elapsed time: 2.15 seconds; current allocated memory: 24.320 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_504_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_504_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_504_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.9 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.16 seconds; current allocated memory: 24.320 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_505_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_505_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_505_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.87 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.1 seconds; current allocated memory: 24.320 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_506_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_506_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_506_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.86 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.06 seconds; current allocated memory: 24.320 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_507_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_507_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_507_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.84 seconds. CPU system time: 0.08 seconds. Elapsed time: 2.06 seconds; current allocated memory: 24.320 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_508_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_508_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_508_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.88 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.06 seconds; current allocated memory: 24.320 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_509_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_509_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_509_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.86 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.05 seconds; current allocated memory: 24.320 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_510_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_510_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_510_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.87 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.07 seconds; current allocated memory: 24.320 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_511_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_511_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_511_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.85 seconds. CPU system time: 0.09 seconds. Elapsed time: 2.07 seconds; current allocated memory: 24.320 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_512_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_512_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_512_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.89 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.12 seconds; current allocated memory: 24.320 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_513_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_513_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_513_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.91 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.34 seconds; current allocated memory: 24.320 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_514_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_514_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_514_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.91 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.11 seconds; current allocated memory: 24.320 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_515_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_515_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_515_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.87 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.1 seconds; current allocated memory: 24.320 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_516_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_516_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_516_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.9 seconds. CPU system time: 0.08 seconds. Elapsed time: 2.16 seconds; current allocated memory: 24.320 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_517_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_517_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_517_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.89 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.13 seconds; current allocated memory: 24.320 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_518_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_518_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_518_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.91 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.15 seconds; current allocated memory: 24.383 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_519_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_519_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_519_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.97 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.25 seconds; current allocated memory: 24.383 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_520_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_520_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_520_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.93 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.19 seconds; current allocated memory: 24.383 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_521_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_521_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_521_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.88 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.17 seconds; current allocated memory: 24.383 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_522_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_522_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_522_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.86 seconds. CPU system time: 0.09 seconds. Elapsed time: 2.09 seconds; current allocated memory: 24.383 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_523_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_523_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_523_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.96 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.15 seconds; current allocated memory: 24.383 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_524_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_524_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_524_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.89 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.11 seconds; current allocated memory: 24.383 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_525_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_525_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_525_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.87 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.08 seconds; current allocated memory: 24.383 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_526_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_526_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_526_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.89 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.09 seconds; current allocated memory: 24.383 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_527_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_527_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_527_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.87 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.06 seconds; current allocated memory: 24.383 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_528_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_528_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_528_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.87 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.06 seconds; current allocated memory: 24.383 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_529_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_529_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_529_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.87 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.05 seconds; current allocated memory: 24.383 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_530_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_530_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_530_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.87 seconds. CPU system time: 0.08 seconds. Elapsed time: 2.07 seconds; current allocated memory: 24.383 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_531_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_531_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_531_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.86 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.03 seconds; current allocated memory: 24.383 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_532_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_532_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_532_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.87 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.05 seconds; current allocated memory: 24.383 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_533_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_533_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_533_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.86 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.06 seconds; current allocated memory: 24.383 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_534_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_534_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_534_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.9 seconds. CPU system time: 0.08 seconds. Elapsed time: 2.16 seconds; current allocated memory: 24.383 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_535_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_535_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_535_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.87 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.1 seconds; current allocated memory: 24.383 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_536_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_536_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_536_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.89 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.12 seconds; current allocated memory: 24.383 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_537_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_537_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_537_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.9 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.12 seconds; current allocated memory: 24.383 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_538_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_538_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_538_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.91 seconds. CPU system time: 0.08 seconds. Elapsed time: 2.15 seconds; current allocated memory: 24.383 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_539_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_539_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_539_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.88 seconds. CPU system time: 0.08 seconds. Elapsed time: 2.1 seconds; current allocated memory: 24.383 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_540_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_540_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_540_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.89 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.08 seconds; current allocated memory: 24.445 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_541_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_541_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_541_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.91 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.13 seconds; current allocated memory: 24.445 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_542_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_542_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_542_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.9 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.12 seconds; current allocated memory: 24.445 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_543_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_543_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_543_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.93 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.22 seconds; current allocated memory: 24.445 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_544_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_544_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_544_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.88 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.07 seconds; current allocated memory: 24.445 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_545_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_545_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_545_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.91 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.1 seconds; current allocated memory: 24.445 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_546_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_546_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_546_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.89 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.1 seconds; current allocated memory: 24.445 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_547_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_547_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_547_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.88 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.11 seconds; current allocated memory: 24.445 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_548_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_548_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_548_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.9 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.12 seconds; current allocated memory: 24.445 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_549_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_549_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_549_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.88 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.07 seconds; current allocated memory: 24.445 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_550_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_550_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_550_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.86 seconds. CPU system time: 0.09 seconds. Elapsed time: 2.27 seconds; current allocated memory: 24.445 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_551_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_551_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_551_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.88 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.07 seconds; current allocated memory: 24.445 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_552_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_552_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_552_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.88 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.08 seconds; current allocated memory: 24.445 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_553_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_553_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_553_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.89 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.08 seconds; current allocated memory: 24.445 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_554_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_554_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_554_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.87 seconds. CPU system time: 0.08 seconds. Elapsed time: 2.07 seconds; current allocated memory: 24.445 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_555_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_555_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_555_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.88 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.08 seconds; current allocated memory: 24.445 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_556_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_556_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_556_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.89 seconds. CPU system time: 0.08 seconds. Elapsed time: 2.08 seconds; current allocated memory: 24.445 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_557_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_557_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_557_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.89 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.09 seconds; current allocated memory: 24.445 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_558_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_558_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_558_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.87 seconds. CPU system time: 0.08 seconds. Elapsed time: 2.09 seconds; current allocated memory: 24.445 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_559_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_559_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_559_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.21 seconds; current allocated memory: 24.445 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_560_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_560_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_560_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.9 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.1 seconds; current allocated memory: 24.445 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_561_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_561_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_561_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.91 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.13 seconds; current allocated memory: 24.508 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_562_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_562_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_562_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.89 seconds. CPU system time: 0.08 seconds. Elapsed time: 2.1 seconds; current allocated memory: 24.508 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_563_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_563_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_563_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.89 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.08 seconds; current allocated memory: 24.508 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_564_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_564_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_564_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.86 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.05 seconds; current allocated memory: 24.508 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_565_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_565_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_565_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.86 seconds. CPU system time: 0.08 seconds. Elapsed time: 2.09 seconds; current allocated memory: 24.508 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_566_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_566_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_566_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.91 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.18 seconds; current allocated memory: 24.508 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_567_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_567_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_567_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.89 seconds. CPU system time: 0.08 seconds. Elapsed time: 2.13 seconds; current allocated memory: 24.508 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_568_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_568_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_568_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.9 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.16 seconds; current allocated memory: 24.508 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_569_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_569_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_569_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.88 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.07 seconds; current allocated memory: 24.508 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_570_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_570_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_570_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.96 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.2 seconds; current allocated memory: 24.508 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_571_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_571_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_571_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.92 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.14 seconds; current allocated memory: 24.508 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_572_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_572_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_572_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.93 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.16 seconds; current allocated memory: 24.508 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_573_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_573_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_573_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.92 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.12 seconds; current allocated memory: 24.508 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_574_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_574_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_574_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.92 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.13 seconds; current allocated memory: 24.508 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_575_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_575_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_575_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.91 seconds. CPU system time: 0.08 seconds. Elapsed time: 2.11 seconds; current allocated memory: 24.508 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_576_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_576_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_576_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.89 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.07 seconds; current allocated memory: 24.508 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_577_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_577_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_577_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.89 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.08 seconds; current allocated memory: 24.508 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_578_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_578_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_578_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.89 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.07 seconds; current allocated memory: 24.508 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_579_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_579_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_579_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.87 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.07 seconds; current allocated memory: 24.508 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_580_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_580_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_580_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.91 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.11 seconds; current allocated memory: 24.508 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_581_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_581_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_581_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.89 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.08 seconds; current allocated memory: 24.508 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_582_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_582_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_582_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.91 seconds. CPU system time: 0.08 seconds. Elapsed time: 2.11 seconds; current allocated memory: 24.570 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_583_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_583_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_583_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.89 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.09 seconds; current allocated memory: 24.570 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_584_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_584_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_584_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.89 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.1 seconds; current allocated memory: 24.570 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_585_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_585_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_585_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.9 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.27 seconds; current allocated memory: 24.570 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_586_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_586_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_586_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.89 seconds. CPU system time: 0.09 seconds. Elapsed time: 2.11 seconds; current allocated memory: 24.570 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_587_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_587_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_587_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.88 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.08 seconds; current allocated memory: 24.570 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_588_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_588_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_588_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.9 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.08 seconds; current allocated memory: 24.570 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_589_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_589_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_589_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.9 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.1 seconds; current allocated memory: 24.570 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_590_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_590_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_590_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.9 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.09 seconds; current allocated memory: 24.570 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_591_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_591_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_591_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.92 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.09 seconds; current allocated memory: 24.570 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_592_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_592_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_592_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.91 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.1 seconds; current allocated memory: 24.570 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_593_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_593_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_593_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.89 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.09 seconds; current allocated memory: 24.570 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_594_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_594_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_594_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.96 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.14 seconds; current allocated memory: 24.570 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_595_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_595_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_595_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.94 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.12 seconds; current allocated memory: 24.570 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_596_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_596_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_596_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.94 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.16 seconds; current allocated memory: 24.570 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_597_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_597_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_597_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.9 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.12 seconds; current allocated memory: 24.570 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_598_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_598_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_598_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.88 seconds. CPU system time: 0.08 seconds. Elapsed time: 2.11 seconds; current allocated memory: 24.570 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_599_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_599_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_599_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.9 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.11 seconds; current allocated memory: 24.570 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_600_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_600_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_600_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.92 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.09 seconds; current allocated memory: 24.570 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_601_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_601_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_601_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.91 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.09 seconds; current allocated memory: 24.570 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_602_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_602_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_602_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.93 seconds. CPU system time: 0.08 seconds. Elapsed time: 2.12 seconds; current allocated memory: 24.570 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_603_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_603_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_603_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.92 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.11 seconds; current allocated memory: 24.633 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_604_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_604_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_604_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.91 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.15 seconds; current allocated memory: 24.633 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_605_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_605_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_605_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.95 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.15 seconds; current allocated memory: 24.633 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_606_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_606_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_606_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.91 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.11 seconds; current allocated memory: 24.633 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_607_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_607_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_607_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.93 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.12 seconds; current allocated memory: 24.633 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_608_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_608_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_608_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.89 seconds. CPU system time: 0.08 seconds. Elapsed time: 2.11 seconds; current allocated memory: 24.633 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_609_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_609_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_609_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.91 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.12 seconds; current allocated memory: 24.633 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_610_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_610_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_610_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.9 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.08 seconds; current allocated memory: 24.633 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_611_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_611_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_611_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.91 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.1 seconds; current allocated memory: 24.633 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_612_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_612_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_612_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.9 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.08 seconds; current allocated memory: 24.633 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_613_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_613_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_613_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.9 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.08 seconds; current allocated memory: 24.633 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_614_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_614_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_614_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.91 seconds. CPU system time: 0.08 seconds. Elapsed time: 2.12 seconds; current allocated memory: 24.633 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_615_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_615_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_615_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.92 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.13 seconds; current allocated memory: 24.633 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_616_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_616_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_616_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.94 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.12 seconds; current allocated memory: 24.633 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_617_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_617_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_617_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.95 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.12 seconds; current allocated memory: 24.633 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_618_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_618_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_618_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.93 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.1 seconds; current allocated memory: 24.633 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_619_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_619_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_619_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.96 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.13 seconds; current allocated memory: 24.633 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_620_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_620_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_620_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.9 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.09 seconds; current allocated memory: 24.633 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_621_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_621_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_621_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.92 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.1 seconds; current allocated memory: 24.633 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_622_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_622_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_622_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.92 seconds. CPU system time: 0.09 seconds. Elapsed time: 2.13 seconds; current allocated memory: 24.633 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_623_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_623_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_623_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.91 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.11 seconds; current allocated memory: 24.633 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_624_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_624_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_624_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.91 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.1 seconds; current allocated memory: 24.695 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_625_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_625_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_625_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.92 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.12 seconds; current allocated memory: 24.695 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_626_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_626_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_626_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.9 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.08 seconds; current allocated memory: 24.695 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_627_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_627_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_627_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.91 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.09 seconds; current allocated memory: 24.695 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_628_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_628_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_628_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.94 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.12 seconds; current allocated memory: 24.695 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_629_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_629_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_629_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.93 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.11 seconds; current allocated memory: 24.695 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_630_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_630_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_630_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.89 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.08 seconds; current allocated memory: 24.695 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_631_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_631_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_631_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.9 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.09 seconds; current allocated memory: 24.695 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_632_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_632_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_632_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.89 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.08 seconds; current allocated memory: 24.695 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_633_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_633_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_633_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.9 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.09 seconds; current allocated memory: 24.695 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_634_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_634_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_634_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.93 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.13 seconds; current allocated memory: 24.695 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_635_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_635_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_635_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.95 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.13 seconds; current allocated memory: 24.695 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_636_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_636_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_636_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.91 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.09 seconds; current allocated memory: 24.695 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_637_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_637_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_637_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.91 seconds. CPU system time: 0.08 seconds. Elapsed time: 2.12 seconds; current allocated memory: 24.695 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_638_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_638_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_638_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.9 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.09 seconds; current allocated memory: 24.695 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_639_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_639_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_639_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.97 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.15 seconds; current allocated memory: 24.695 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_640_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_640_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_640_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.92 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.11 seconds; current allocated memory: 24.695 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_641_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_641_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_641_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.93 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.11 seconds; current allocated memory: 24.695 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_642_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_642_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_642_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.94 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.13 seconds; current allocated memory: 24.695 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_643_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_643_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_643_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.92 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.11 seconds; current allocated memory: 24.695 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_644_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_644_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_644_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.91 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.1 seconds; current allocated memory: 24.695 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_645_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_645_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_645_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.94 seconds. CPU system time: 0.08 seconds. Elapsed time: 2.13 seconds; current allocated memory: 24.695 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_646_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_646_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_646_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.94 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.12 seconds; current allocated memory: 24.758 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_647_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_647_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_647_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.92 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.09 seconds; current allocated memory: 24.758 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_648_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_648_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_648_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.94 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.15 seconds; current allocated memory: 24.758 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_649_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_649_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_649_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.94 seconds. CPU system time: 0.08 seconds. Elapsed time: 2.14 seconds; current allocated memory: 24.758 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_650_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_650_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_650_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.93 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.12 seconds; current allocated memory: 24.758 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_651_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_651_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_651_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.91 seconds. CPU system time: 0.08 seconds. Elapsed time: 2.1 seconds; current allocated memory: 24.758 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_652_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_652_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_652_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.91 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.09 seconds; current allocated memory: 24.758 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_653_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_653_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_653_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.89 seconds. CPU system time: 0.08 seconds. Elapsed time: 2.07 seconds; current allocated memory: 24.758 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_654_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_654_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_654_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.91 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.08 seconds; current allocated memory: 24.758 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_655_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_655_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_655_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.91 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.09 seconds; current allocated memory: 24.758 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_656_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_656_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_656_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.93 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.1 seconds; current allocated memory: 24.758 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_657_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_657_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_657_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.93 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.12 seconds; current allocated memory: 24.758 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_658_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_658_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_658_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.92 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.11 seconds; current allocated memory: 24.758 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_659_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_659_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_659_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.91 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.08 seconds; current allocated memory: 24.758 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_660_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_660_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_660_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.92 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.09 seconds; current allocated memory: 24.758 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_661_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_661_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_661_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.93 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.13 seconds; current allocated memory: 24.758 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_662_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_662_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_662_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.96 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.15 seconds; current allocated memory: 24.758 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_663_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_663_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_663_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.94 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.11 seconds; current allocated memory: 24.758 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_664_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_664_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_664_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.92 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.11 seconds; current allocated memory: 24.758 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_665_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_665_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_665_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.94 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.14 seconds; current allocated memory: 24.758 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_666_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_666_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_666_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.93 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.11 seconds; current allocated memory: 24.758 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_667_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_667_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_667_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.91 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.11 seconds; current allocated memory: 24.820 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_668_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_668_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_668_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.93 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.11 seconds; current allocated memory: 24.820 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_669_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_669_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_669_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.94 seconds. CPU system time: 0.08 seconds. Elapsed time: 2.16 seconds; current allocated memory: 24.820 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_670_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_670_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_670_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.95 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.12 seconds; current allocated memory: 24.820 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_671_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_671_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_671_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.92 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.12 seconds; current allocated memory: 24.820 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_672_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_672_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_672_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.92 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.1 seconds; current allocated memory: 24.820 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_673_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_673_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_673_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.94 seconds. CPU system time: 0.08 seconds. Elapsed time: 2.15 seconds; current allocated memory: 24.820 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_674_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_674_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_674_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.92 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.11 seconds; current allocated memory: 24.820 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_675_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_675_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_675_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.93 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.14 seconds; current allocated memory: 24.820 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_676_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_676_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_676_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.93 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.12 seconds; current allocated memory: 24.820 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_677_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_677_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_677_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.94 seconds. CPU system time: 0.08 seconds. Elapsed time: 2.14 seconds; current allocated memory: 24.820 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_678_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_678_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_678_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.92 seconds. CPU system time: 0.08 seconds. Elapsed time: 2.13 seconds; current allocated memory: 24.820 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_679_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_679_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_679_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.94 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.13 seconds; current allocated memory: 24.820 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_680_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_680_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_680_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.94 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.11 seconds; current allocated memory: 24.820 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_681_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_681_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_681_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.94 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.14 seconds; current allocated memory: 24.820 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_682_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_682_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_682_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.91 seconds. CPU system time: 0.08 seconds. Elapsed time: 2.12 seconds; current allocated memory: 24.820 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_683_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_683_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_683_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.93 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.13 seconds; current allocated memory: 24.820 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_684_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_684_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_684_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.93 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.11 seconds; current allocated memory: 24.820 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_685_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_685_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_685_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.96 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.14 seconds; current allocated memory: 24.820 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_686_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_686_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_686_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.94 seconds. CPU system time: 0.08 seconds. Elapsed time: 2.17 seconds; current allocated memory: 24.820 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_687_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_687_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_687_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.93 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.12 seconds; current allocated memory: 24.820 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_688_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_688_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_688_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.92 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.12 seconds; current allocated memory: 24.883 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_689_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_689_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_689_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.93 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.14 seconds; current allocated memory: 24.883 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_690_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_690_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_690_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.92 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.11 seconds; current allocated memory: 24.883 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_691_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_691_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_691_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.95 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.13 seconds; current allocated memory: 24.883 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_8_692_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_8_692_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_8_692_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.93 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.12 seconds; current allocated memory: 24.883 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_k_512_1_Loop_data_drain_AB_proc27' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'systolic_array_k_512_1_Loop_data_drain_AB_proc27' pipeline 'data_drain_AB' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_k_512_1_Loop_data_drain_AB_proc27'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.67 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.87 seconds; current allocated memory: 24.883 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_k_512_1_Block_for_end177_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'systolic_array_k_512_1_Block_for_end177_proc' is 12291 from HDL expression: (~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_k_512_1_Block_for_end177_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 5.32 seconds. CPU system time: 0.13 seconds. Elapsed time: 5.56 seconds; current allocated memory: 25.070 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_k_512_1_Loop_data_drain_C_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'systolic_array_k_512_1_Loop_data_drain_C_proc' pipeline 'data_drain_C' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_165_24_1_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_k_512_1_Loop_data_drain_C_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.29 seconds. CPU system time: 0.09 seconds. Elapsed time: 2.51 seconds; current allocated memory: 25.070 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_k_512_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w8_d16_S' is changed to 'fifo_w8_d16_S_x0' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w8_d2_S' is changed to 'fifo_w8_d2_S_x0' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w24_d31_S' is changed to 'fifo_w24_d31_S_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w24_d30_S' is changed to 'fifo_w24_d30_S_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w24_d29_S' is changed to 'fifo_w24_d29_S_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w24_d28_S' is changed to 'fifo_w24_d28_S_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w24_d27_S' is changed to 'fifo_w24_d27_S_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w24_d26_S' is changed to 'fifo_w24_d26_S_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w24_d25_S' is changed to 'fifo_w24_d25_S_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w24_d24_S' is changed to 'fifo_w24_d24_S_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w24_d23_S' is changed to 'fifo_w24_d23_S_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w24_d22_S' is changed to 'fifo_w24_d22_S_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w24_d21_S' is changed to 'fifo_w24_d21_S_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w24_d20_S' is changed to 'fifo_w24_d20_S_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w24_d19_S' is changed to 'fifo_w24_d19_S_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w24_d18_S' is changed to 'fifo_w24_d18_S_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w24_d17_S' is changed to 'fifo_w24_d17_S_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w24_d16_S' is changed to 'fifo_w24_d16_S_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w24_d15_S' is changed to 'fifo_w24_d15_S_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w24_d14_S' is changed to 'fifo_w24_d14_S_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w24_d13_S' is changed to 'fifo_w24_d13_S_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w24_d12_S' is changed to 'fifo_w24_d12_S_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w24_d11_S' is changed to 'fifo_w24_d11_S_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w24_d10_S' is changed to 'fifo_w24_d10_S_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w24_d9_S' is changed to 'fifo_w24_d9_S_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w24_d8_S' is changed to 'fifo_w24_d8_S_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w24_d7_S' is changed to 'fifo_w24_d7_S_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w24_d6_S' is changed to 'fifo_w24_d6_S_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w24_d5_S' is changed to 'fifo_w24_d5_S_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w24_d4_S' is changed to 'fifo_w24_d4_S_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w24_d3_S' is changed to 'fifo_w24_d3_S_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w24_d2_S' is changed to 'fifo_w24_d2_S_x' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_k_512_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 11.7 seconds. CPU system time: 0.41 seconds. Elapsed time: 12.76 seconds; current allocated memory: 25.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'l_bias_scale_j_proc42_Pipeline_l_bias_scale_j' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'l_bias_scale_j_proc42_Pipeline_l_bias_scale_j' pipeline 'l_bias_scale_j' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_5129_32_1_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitofp_32s_32_5_no_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'l_bias_scale_j_proc42_Pipeline_l_bias_scale_j'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 10.9 seconds. CPU system time: 0.19 seconds. Elapsed time: 11.32 seconds; current allocated memory: 25.195 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'l_bias_scale_j_proc42' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'l_bias_scale_j_proc42'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.27 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.46 seconds; current allocated memory: 25.258 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop_block_gemm43' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w9_d4_S' is changed to 'fifo_w9_d4_S_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w128_d4_S' is changed to 'fifo_w128_d4_S_x1' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w384_d4_A' is changed to 'fifo_w384_d4_A_x' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_in_loop_block_gemm43'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.55 seconds. CPU system time: 0.08 seconds. Elapsed time: 2.76 seconds; current allocated memory: 25.258 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'gemm_systolic_array_cont_12603_12604_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'gemm_systolic_array_cont_12603_12604_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3.59 seconds. CPU system time: 0.06 seconds. Elapsed time: 3.76 seconds; current allocated memory: 25.258 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Context_layer_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Context_layer_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3.59 seconds. CPU system time: 0.08 seconds. Elapsed time: 3.77 seconds; current allocated memory: 25.258 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop_l_multi_head' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w128_d4_S' is changed to 'fifo_w128_d4_S_x2' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_in_loop_l_multi_head'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4.4 seconds. CPU system time: 0.06 seconds. Elapsed time: 4.57 seconds; current allocated memory: 25.258 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Self_attention_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Self_attention_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 7.01 seconds. CPU system time: 0.1 seconds. Elapsed time: 7.24 seconds; current allocated memory: 25.258 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Self_attention_1_wrapper' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w5_d2_S' is changed to 'fifo_w5_d2_S_x' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Self_attention_1_wrapper'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 7.38 seconds. CPU system time: 0.09 seconds. Elapsed time: 7.61 seconds; current allocated memory: 25.258 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Linear_layer_ds0_1_Pipeline_l_j1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Linear_layer_ds0_1_Pipeline_l_j1' pipeline 'l_j1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'Linear_layer_ds0_1_Pipeline_l_j1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 7.25 seconds. CPU system time: 0.08 seconds. Elapsed time: 7.46 seconds; current allocated memory: 25.258 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'entry_proc3148' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'entry_proc3148'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.4 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.55 seconds; current allocated memory: 25.258 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'init_block_AB_proc44_Pipeline_init_block_AB' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'init_block_AB_proc44_Pipeline_init_block_AB' pipeline 'init_block_AB' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'init_block_AB_proc44_Pipeline_init_block_AB'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.92 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.1 seconds; current allocated memory: 25.258 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'init_block_AB_proc44' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'init_block_AB_proc44'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.84 seconds. CPU system time: 0.06 seconds. Elapsed time: 2 seconds; current allocated memory: 25.258 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_k_768_436_1_Loop_data_in_buffer_proc28' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'systolic_array_k_768_436_1_Loop_data_in_buffer_proc28' pipeline 'data_in_buffer' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_k_768_436_1_Loop_data_in_buffer_proc28'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.67 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.83 seconds; current allocated memory: 25.258 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_k_768_436_1_Loop_data_load_A_proc29' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'systolic_array_k_768_436_1_Loop_data_load_A_proc29' pipeline 'data_load_A' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_k_768_436_1_Loop_data_load_A_proc29'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.73 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.9 seconds; current allocated memory: 25.258 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1204_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1204_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1204_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.02 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.21 seconds; current allocated memory: 25.258 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1205_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1205_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1205_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.21 seconds; current allocated memory: 25.320 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1206_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1206_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1206_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.99 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.18 seconds; current allocated memory: 25.320 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1207_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1207_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1207_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.01 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.21 seconds; current allocated memory: 25.320 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1208_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1208_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1208_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.01 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.42 seconds; current allocated memory: 25.320 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1209_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1209_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1209_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.17 seconds; current allocated memory: 25.320 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1210_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1210_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1210_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0.08 seconds. Elapsed time: 2.28 seconds; current allocated memory: 25.320 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1211_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1211_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1211_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.99 seconds. CPU system time: 0.08 seconds. Elapsed time: 2.2 seconds; current allocated memory: 25.320 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1212_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1212_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1212_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.99 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.18 seconds; current allocated memory: 25.320 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1213_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1213_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1213_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.01 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.16 seconds; current allocated memory: 25.320 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1214_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1214_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1214_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.19 seconds; current allocated memory: 25.320 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1215_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1215_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1215_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.98 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.17 seconds; current allocated memory: 25.320 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1216_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1216_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1216_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.03 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.26 seconds; current allocated memory: 25.320 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1217_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1217_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1217_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.99 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.16 seconds; current allocated memory: 25.320 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1218_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1218_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1218_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.19 seconds; current allocated memory: 25.320 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1219_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1219_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1219_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.98 seconds. CPU system time: 0.08 seconds. Elapsed time: 2.19 seconds; current allocated memory: 25.320 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1220_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1220_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1220_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.99 seconds. CPU system time: 0.09 seconds. Elapsed time: 2.21 seconds; current allocated memory: 25.320 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1221_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1221_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1221_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.02 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.19 seconds; current allocated memory: 25.320 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1222_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1222_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1222_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.98 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.17 seconds; current allocated memory: 25.383 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1223_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1223_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1223_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.2 seconds; current allocated memory: 25.383 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1224_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1224_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1224_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.2 seconds; current allocated memory: 25.383 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1225_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1225_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1225_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.99 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.2 seconds; current allocated memory: 25.383 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1226_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1226_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1226_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.99 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.15 seconds; current allocated memory: 25.383 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1227_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1227_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1227_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.97 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.17 seconds; current allocated memory: 25.383 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1228_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1228_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1228_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.98 seconds. CPU system time: 0.08 seconds. Elapsed time: 2.19 seconds; current allocated memory: 25.383 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1229_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1229_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1229_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.97 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.15 seconds; current allocated memory: 25.383 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1230_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1230_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1230_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.03 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.22 seconds; current allocated memory: 25.383 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1231_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1231_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1231_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.18 seconds; current allocated memory: 25.383 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1232_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1232_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1232_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.19 seconds; current allocated memory: 25.383 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1233_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1233_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1233_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.98 seconds. CPU system time: 0.08 seconds. Elapsed time: 2.18 seconds; current allocated memory: 25.383 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1234_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1234_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1234_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.02 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.2 seconds; current allocated memory: 25.383 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1235_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1235_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1235_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.99 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.17 seconds; current allocated memory: 25.383 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1236_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1236_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1236_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.99 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.17 seconds; current allocated memory: 25.383 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1237_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1237_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1237_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.01 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.2 seconds; current allocated memory: 25.383 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1238_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1238_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1238_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.99 seconds. CPU system time: 0.08 seconds. Elapsed time: 2.2 seconds; current allocated memory: 25.383 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1239_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1239_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1239_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.01 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.2 seconds; current allocated memory: 25.383 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1240_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1240_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1240_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.18 seconds; current allocated memory: 25.445 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1241_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1241_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1241_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.01 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.18 seconds; current allocated memory: 25.445 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1242_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1242_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1242_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.01 seconds. CPU system time: 0.08 seconds. Elapsed time: 2.21 seconds; current allocated memory: 25.445 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1243_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1243_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1243_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.98 seconds. CPU system time: 0.08 seconds. Elapsed time: 2.18 seconds; current allocated memory: 25.445 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1244_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1244_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1244_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.03 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.24 seconds; current allocated memory: 25.445 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1245_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1245_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1245_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.01 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.2 seconds; current allocated memory: 25.445 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1246_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1246_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1246_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.02 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.26 seconds; current allocated memory: 25.445 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1247_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1247_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1247_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.02 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.24 seconds; current allocated memory: 25.445 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1248_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1248_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1248_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.19 seconds; current allocated memory: 25.445 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1249_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1249_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1249_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.19 seconds; current allocated memory: 25.445 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1250_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1250_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1250_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.01 seconds. CPU system time: 0.08 seconds. Elapsed time: 2.21 seconds; current allocated memory: 25.445 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1251_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1251_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1251_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.01 seconds. CPU system time: 0.08 seconds. Elapsed time: 2.21 seconds; current allocated memory: 25.445 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1252_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1252_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1252_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.01 seconds. CPU system time: 0.08 seconds. Elapsed time: 2.21 seconds; current allocated memory: 25.445 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1253_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1253_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1253_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.02 seconds. CPU system time: 0.08 seconds. Elapsed time: 2.22 seconds; current allocated memory: 25.445 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1254_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1254_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1254_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.99 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.17 seconds; current allocated memory: 25.445 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1255_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1255_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1255_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.01 seconds. CPU system time: 0.08 seconds. Elapsed time: 2.21 seconds; current allocated memory: 25.445 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1256_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1256_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1256_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.01 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.21 seconds; current allocated memory: 25.445 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1257_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1257_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1257_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.17 seconds; current allocated memory: 25.445 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1258_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1258_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1258_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.99 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.16 seconds; current allocated memory: 25.508 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1259_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1259_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1259_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.98 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.17 seconds; current allocated memory: 25.508 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1260_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1260_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1260_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.99 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.17 seconds; current allocated memory: 25.508 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1261_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1261_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1261_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.02 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.19 seconds; current allocated memory: 25.508 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1262_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1262_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1262_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.18 seconds; current allocated memory: 25.508 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1263_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1263_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1263_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.02 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.21 seconds; current allocated memory: 25.508 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1264_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1264_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1264_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.02 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.21 seconds; current allocated memory: 25.508 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1265_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1265_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1265_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.03 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.21 seconds; current allocated memory: 25.508 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1266_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1266_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1266_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.03 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.21 seconds; current allocated memory: 25.508 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1267_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1267_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1267_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.03 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.22 seconds; current allocated memory: 25.508 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1268_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1268_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1268_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.01 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.19 seconds; current allocated memory: 25.508 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1269_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1269_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1269_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.04 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.25 seconds; current allocated memory: 25.508 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1270_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1270_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1270_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.02 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.25 seconds; current allocated memory: 25.508 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1271_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1271_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1271_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.02 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.22 seconds; current allocated memory: 25.508 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1272_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1272_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1272_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.99 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.19 seconds; current allocated memory: 25.508 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1273_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1273_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1273_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.01 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.21 seconds; current allocated memory: 25.508 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1274_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1274_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1274_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.03 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.25 seconds; current allocated memory: 25.508 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1275_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1275_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1275_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.03 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.2 seconds; current allocated memory: 25.508 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1276_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1276_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1276_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.99 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.19 seconds; current allocated memory: 25.570 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1277_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1277_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1277_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.01 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.21 seconds; current allocated memory: 25.570 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1278_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1278_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1278_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.03 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.24 seconds; current allocated memory: 25.570 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1279_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1279_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1279_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.01 seconds. CPU system time: 0.08 seconds. Elapsed time: 2.22 seconds; current allocated memory: 25.570 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1280_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1280_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1280_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.03 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.23 seconds; current allocated memory: 25.570 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1281_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1281_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1281_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.04 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.24 seconds; current allocated memory: 25.570 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1282_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1282_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1282_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.02 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.2 seconds; current allocated memory: 25.570 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1283_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1283_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1283_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.02 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.22 seconds; current allocated memory: 25.570 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1284_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1284_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1284_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.05 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.24 seconds; current allocated memory: 25.570 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1285_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1285_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1285_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.02 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.2 seconds; current allocated memory: 25.570 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1286_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1286_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1286_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.05 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.22 seconds; current allocated memory: 25.570 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1287_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1287_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1287_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.02 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.2 seconds; current allocated memory: 25.570 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1288_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1288_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1288_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.01 seconds. CPU system time: 0.08 seconds. Elapsed time: 2.24 seconds; current allocated memory: 25.570 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1289_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1289_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1289_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.04 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.23 seconds; current allocated memory: 25.570 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1290_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1290_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1290_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.18 seconds; current allocated memory: 25.570 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1291_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1291_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1291_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.19 seconds; current allocated memory: 25.570 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1292_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1292_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1292_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.03 seconds. CPU system time: 0.09 seconds. Elapsed time: 2.44 seconds; current allocated memory: 25.570 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1293_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1293_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1293_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.04 seconds. CPU system time: 0.08 seconds. Elapsed time: 2.25 seconds; current allocated memory: 25.570 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1294_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1294_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1294_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.03 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.24 seconds; current allocated memory: 25.633 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1295_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1295_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1295_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.01 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.2 seconds; current allocated memory: 25.633 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1296_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1296_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1296_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.01 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.2 seconds; current allocated memory: 25.633 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1297_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1297_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1297_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.02 seconds. CPU system time: 0.08 seconds. Elapsed time: 2.22 seconds; current allocated memory: 25.633 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1298_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1298_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1298_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0.08 seconds. Elapsed time: 2.21 seconds; current allocated memory: 25.633 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1299_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1299_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1299_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.19 seconds; current allocated memory: 25.633 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1300_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1300_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1300_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.02 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.2 seconds; current allocated memory: 25.633 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1301_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1301_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1301_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.18 seconds; current allocated memory: 25.633 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1302_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1302_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1302_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.02 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.21 seconds; current allocated memory: 25.633 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1303_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1303_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1303_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.06 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.25 seconds; current allocated memory: 25.633 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1304_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1304_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1304_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.04 seconds. CPU system time: 0.08 seconds. Elapsed time: 2.24 seconds; current allocated memory: 25.633 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1305_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1305_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1305_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.05 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.24 seconds; current allocated memory: 25.633 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1306_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1306_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1306_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.04 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.24 seconds; current allocated memory: 25.633 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1307_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1307_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1307_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.02 seconds. CPU system time: 0.08 seconds. Elapsed time: 2.23 seconds; current allocated memory: 25.633 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1308_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1308_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1308_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.05 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.23 seconds; current allocated memory: 25.633 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1309_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1309_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1309_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.03 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.21 seconds; current allocated memory: 25.633 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1310_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1310_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1310_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.02 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.2 seconds; current allocated memory: 25.633 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1311_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1311_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1311_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.04 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.24 seconds; current allocated memory: 25.633 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1312_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1312_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1312_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.05 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.25 seconds; current allocated memory: 25.695 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1313_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1313_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1313_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.03 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.23 seconds; current allocated memory: 25.695 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1314_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1314_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1314_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.07 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.26 seconds; current allocated memory: 25.695 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1315_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1315_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1315_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.03 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.23 seconds; current allocated memory: 25.695 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1316_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1316_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1316_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.05 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.26 seconds; current allocated memory: 25.695 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1317_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1317_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1317_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.08 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.31 seconds; current allocated memory: 25.695 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1318_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1318_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1318_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.03 seconds. CPU system time: 0.08 seconds. Elapsed time: 2.24 seconds; current allocated memory: 25.695 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1319_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1319_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1319_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.05 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.25 seconds; current allocated memory: 25.695 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1320_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1320_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1320_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.03 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.23 seconds; current allocated memory: 25.695 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1321_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1321_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1321_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.03 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.22 seconds; current allocated memory: 25.695 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1322_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1322_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1322_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.04 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.23 seconds; current allocated memory: 25.695 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1323_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1323_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1323_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.04 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.21 seconds; current allocated memory: 25.695 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1324_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1324_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1324_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.02 seconds. CPU system time: 0.08 seconds. Elapsed time: 2.23 seconds; current allocated memory: 25.695 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1325_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1325_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1325_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.06 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.23 seconds; current allocated memory: 25.695 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1326_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1326_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1326_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.02 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.21 seconds; current allocated memory: 25.695 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1327_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1327_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1327_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.03 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.22 seconds; current allocated memory: 25.695 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1328_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1328_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1328_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.06 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.26 seconds; current allocated memory: 25.695 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1329_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1329_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1329_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.04 seconds. CPU system time: 0.08 seconds. Elapsed time: 2.25 seconds; current allocated memory: 25.695 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1330_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1330_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1330_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.05 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.23 seconds; current allocated memory: 25.758 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1331_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1331_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1331_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.04 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.24 seconds; current allocated memory: 25.758 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1332_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1332_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1332_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.07 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.24 seconds; current allocated memory: 25.758 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1333_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1333_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1333_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.06 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.26 seconds; current allocated memory: 25.758 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1334_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1334_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1334_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.08 seconds. CPU system time: 0.08 seconds. Elapsed time: 2.27 seconds; current allocated memory: 25.758 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1335_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1335_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1335_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.05 seconds. CPU system time: 0.08 seconds. Elapsed time: 2.27 seconds; current allocated memory: 25.758 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1336_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1336_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1336_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.06 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.24 seconds; current allocated memory: 25.758 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1337_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1337_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1337_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.04 seconds. CPU system time: 0.08 seconds. Elapsed time: 2.23 seconds; current allocated memory: 25.758 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1338_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1338_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1338_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.05 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.23 seconds; current allocated memory: 25.758 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1339_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1339_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1339_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.04 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.23 seconds; current allocated memory: 25.758 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1340_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1340_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1340_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.03 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.21 seconds; current allocated memory: 25.758 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1341_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1341_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1341_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.05 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.24 seconds; current allocated memory: 25.758 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1342_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1342_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1342_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.05 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.25 seconds; current allocated memory: 25.758 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1343_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1343_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1343_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.06 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.28 seconds; current allocated memory: 25.758 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1344_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1344_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1344_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.05 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.24 seconds; current allocated memory: 25.758 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1345_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1345_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1345_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.05 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.25 seconds; current allocated memory: 25.758 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1346_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1346_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1346_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.04 seconds. CPU system time: 0.08 seconds. Elapsed time: 2.27 seconds; current allocated memory: 25.758 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1347_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1347_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1347_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.06 seconds. CPU system time: 0.08 seconds. Elapsed time: 2.29 seconds; current allocated memory: 25.758 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1348_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1348_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1348_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.04 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.26 seconds; current allocated memory: 25.758 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1349_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1349_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1349_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.04 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.23 seconds; current allocated memory: 25.758 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1350_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1350_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1350_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.03 seconds. CPU system time: 0.08 seconds. Elapsed time: 2.23 seconds; current allocated memory: 25.820 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1351_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1351_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1351_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.03 seconds. CPU system time: 0.08 seconds. Elapsed time: 2.27 seconds; current allocated memory: 25.820 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1352_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1352_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1352_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.04 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.24 seconds; current allocated memory: 25.820 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1353_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1353_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1353_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.06 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.25 seconds; current allocated memory: 25.820 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1354_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1354_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1354_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.05 seconds. CPU system time: 0.08 seconds. Elapsed time: 2.25 seconds; current allocated memory: 25.820 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1355_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1355_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1355_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.05 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.24 seconds; current allocated memory: 25.820 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1356_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1356_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1356_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.06 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.26 seconds; current allocated memory: 25.820 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1357_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1357_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1357_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.04 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.23 seconds; current allocated memory: 25.820 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1358_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1358_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1358_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.05 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.22 seconds; current allocated memory: 25.820 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1359_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1359_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1359_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.06 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.26 seconds; current allocated memory: 25.820 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1360_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1360_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1360_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.06 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.26 seconds; current allocated memory: 25.820 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1361_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1361_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1361_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.07 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.26 seconds; current allocated memory: 25.820 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1362_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1362_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1362_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.06 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.29 seconds; current allocated memory: 25.820 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1363_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1363_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1363_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.06 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.24 seconds; current allocated memory: 25.820 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1364_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1364_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1364_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.04 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.25 seconds; current allocated memory: 25.820 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1365_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1365_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1365_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.03 seconds. CPU system time: 0.08 seconds. Elapsed time: 2.25 seconds; current allocated memory: 25.820 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1366_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1366_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1366_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.09 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.29 seconds; current allocated memory: 25.820 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1367_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1367_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1367_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.06 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.24 seconds; current allocated memory: 25.820 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1368_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1368_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1368_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.07 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.27 seconds; current allocated memory: 25.883 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1369_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1369_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1369_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.06 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.24 seconds; current allocated memory: 25.883 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1370_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1370_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1370_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.1 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.29 seconds; current allocated memory: 25.883 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1371_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1371_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1371_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.06 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.26 seconds; current allocated memory: 25.883 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1372_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1372_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1372_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.06 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.23 seconds; current allocated memory: 25.883 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1373_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1373_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1373_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.05 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.23 seconds; current allocated memory: 25.883 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1374_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1374_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1374_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.04 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.25 seconds; current allocated memory: 25.883 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1375_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1375_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1375_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.04 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.23 seconds; current allocated memory: 25.883 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1376_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1376_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1376_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.04 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.24 seconds; current allocated memory: 25.883 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1377_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1377_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1377_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.02 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.22 seconds; current allocated memory: 25.883 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1378_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1378_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1378_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.04 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.25 seconds; current allocated memory: 25.883 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1379_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1379_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1379_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.04 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.24 seconds; current allocated memory: 25.883 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1380_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1380_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1380_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.04 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.25 seconds; current allocated memory: 25.883 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1381_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1381_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1381_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.04 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.24 seconds; current allocated memory: 25.883 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1382_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1382_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1382_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.02 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.21 seconds; current allocated memory: 25.883 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1383_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1383_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1383_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.06 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.27 seconds; current allocated memory: 25.883 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1384_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1384_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1384_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.06 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.26 seconds; current allocated memory: 25.883 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1385_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1385_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1385_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.05 seconds. CPU system time: 0.08 seconds. Elapsed time: 2.26 seconds; current allocated memory: 25.883 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1386_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1386_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1386_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.05 seconds. CPU system time: 0.08 seconds. Elapsed time: 2.28 seconds; current allocated memory: 25.945 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1387_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1387_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1387_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.04 seconds. CPU system time: 0.08 seconds. Elapsed time: 2.26 seconds; current allocated memory: 25.945 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1388_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1388_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1388_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.05 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.24 seconds; current allocated memory: 25.945 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1389_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1389_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1389_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.06 seconds. CPU system time: 0.08 seconds. Elapsed time: 2.26 seconds; current allocated memory: 25.945 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1390_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1390_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1390_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.09 seconds. CPU system time: 0.08 seconds. Elapsed time: 2.26 seconds; current allocated memory: 25.945 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1391_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1391_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1391_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.08 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.29 seconds; current allocated memory: 25.945 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1392_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1392_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1392_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.04 seconds. CPU system time: 0.08 seconds. Elapsed time: 2.23 seconds; current allocated memory: 25.945 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1393_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1393_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1393_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.08 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.33 seconds; current allocated memory: 25.945 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1394_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1394_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1394_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.05 seconds. CPU system time: 0.08 seconds. Elapsed time: 2.24 seconds; current allocated memory: 25.945 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1395_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1395_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1395_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.05 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.24 seconds; current allocated memory: 25.945 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1396_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1396_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1396_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.07 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.25 seconds; current allocated memory: 25.945 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1397_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1397_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1397_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.08 seconds. CPU system time: 0.08 seconds. Elapsed time: 2.29 seconds; current allocated memory: 25.945 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1398_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1398_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1398_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.05 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.23 seconds; current allocated memory: 25.945 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1399_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1399_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1399_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.08 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.27 seconds; current allocated memory: 25.945 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1400_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1400_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1400_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.11 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.29 seconds; current allocated memory: 25.945 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1401_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1401_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1401_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.1 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.28 seconds; current allocated memory: 25.945 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1402_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1402_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1402_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.08 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.32 seconds; current allocated memory: 25.945 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1403_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1403_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1403_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.06 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.27 seconds; current allocated memory: 25.945 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1404_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1404_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1404_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.07 seconds. CPU system time: 0.08 seconds. Elapsed time: 2.33 seconds; current allocated memory: 26.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1405_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1405_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1405_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.07 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.26 seconds; current allocated memory: 26.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1406_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1406_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1406_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.07 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.27 seconds; current allocated memory: 26.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1407_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1407_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1407_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.09 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.3 seconds; current allocated memory: 26.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1408_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1408_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1408_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.05 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.26 seconds; current allocated memory: 26.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1409_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1409_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1409_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.07 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.27 seconds; current allocated memory: 26.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1410_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1410_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1410_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.04 seconds. CPU system time: 0.08 seconds. Elapsed time: 2.25 seconds; current allocated memory: 26.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1411_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1411_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1411_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.06 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.25 seconds; current allocated memory: 26.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1412_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1412_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1412_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.05 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.24 seconds; current allocated memory: 26.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1413_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1413_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1413_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.04 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.23 seconds; current allocated memory: 26.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1414_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1414_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1414_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.07 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.27 seconds; current allocated memory: 26.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1415_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1415_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1415_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.07 seconds. CPU system time: 0.08 seconds. Elapsed time: 2.29 seconds; current allocated memory: 26.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1416_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1416_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1416_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.06 seconds. CPU system time: 0.08 seconds. Elapsed time: 2.27 seconds; current allocated memory: 26.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1417_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1417_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1417_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.06 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.25 seconds; current allocated memory: 26.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1418_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1418_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1418_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.06 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.24 seconds; current allocated memory: 26.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1419_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1419_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1419_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.07 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.29 seconds; current allocated memory: 26.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1420_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1420_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1420_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.08 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.29 seconds; current allocated memory: 26.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1421_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1421_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1421_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.08 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.31 seconds; current allocated memory: 26.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1422_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1422_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1422_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.07 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.28 seconds; current allocated memory: 26.070 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1423_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1423_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1423_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.06 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.25 seconds; current allocated memory: 26.070 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1424_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1424_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1424_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.07 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.26 seconds; current allocated memory: 26.070 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1425_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1425_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1425_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.07 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.26 seconds; current allocated memory: 26.070 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1426_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1426_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1426_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.06 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.26 seconds; current allocated memory: 26.070 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1427_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1427_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1427_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.07 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.28 seconds; current allocated memory: 26.070 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1428_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1428_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1428_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.08 seconds. CPU system time: 0.08 seconds. Elapsed time: 2.51 seconds; current allocated memory: 26.070 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1429_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1429_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1429_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.08 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.27 seconds; current allocated memory: 26.070 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1430_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1430_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1430_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.07 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.26 seconds; current allocated memory: 26.070 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1431_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1431_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1431_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.07 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.27 seconds; current allocated memory: 26.070 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1432_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1432_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1432_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.09 seconds. CPU system time: 0.08 seconds. Elapsed time: 2.29 seconds; current allocated memory: 26.070 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1433_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1433_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1433_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.06 seconds. CPU system time: 0.08 seconds. Elapsed time: 2.27 seconds; current allocated memory: 26.070 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1434_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1434_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1434_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.06 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.25 seconds; current allocated memory: 26.070 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1435_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1435_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1435_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.03 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.23 seconds; current allocated memory: 26.070 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1436_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1436_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1436_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.06 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.23 seconds; current allocated memory: 26.070 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1437_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1437_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1437_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.07 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.27 seconds; current allocated memory: 26.070 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1438_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1438_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1438_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.06 seconds. CPU system time: 0.09 seconds. Elapsed time: 2.46 seconds; current allocated memory: 26.070 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1439_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1439_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1439_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.07 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.29 seconds; current allocated memory: 26.070 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1440_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1440_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1440_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.07 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.27 seconds; current allocated memory: 26.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1441_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1441_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1441_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.07 seconds. CPU system time: 0.08 seconds. Elapsed time: 2.28 seconds; current allocated memory: 26.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1442_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1442_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1442_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.1 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.28 seconds; current allocated memory: 26.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1443_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1443_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1443_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.07 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.26 seconds; current allocated memory: 26.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1444_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1444_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1444_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.07 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.25 seconds; current allocated memory: 26.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1445_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1445_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1445_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.06 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.24 seconds; current allocated memory: 26.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1446_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1446_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1446_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.14 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.35 seconds; current allocated memory: 26.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1447_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1447_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1447_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.08 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.27 seconds; current allocated memory: 26.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1448_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1448_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1448_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.05 seconds. CPU system time: 0.08 seconds. Elapsed time: 2.26 seconds; current allocated memory: 26.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1449_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1449_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1449_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.06 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.25 seconds; current allocated memory: 26.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1450_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1450_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1450_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.08 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.29 seconds; current allocated memory: 26.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1451_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1451_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1451_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.07 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.27 seconds; current allocated memory: 26.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1452_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1452_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1452_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.08 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.3 seconds; current allocated memory: 26.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1453_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1453_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1453_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.11 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.31 seconds; current allocated memory: 26.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1454_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1454_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1454_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.07 seconds. CPU system time: 0.09 seconds. Elapsed time: 2.29 seconds; current allocated memory: 26.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1455_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1455_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1455_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.08 seconds. CPU system time: 0.08 seconds. Elapsed time: 2.27 seconds; current allocated memory: 26.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1456_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1456_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1456_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.08 seconds. CPU system time: 0.09 seconds. Elapsed time: 2.28 seconds; current allocated memory: 26.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1457_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1457_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1457_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.08 seconds. CPU system time: 0.08 seconds. Elapsed time: 2.28 seconds; current allocated memory: 26.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1458_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1458_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1458_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.07 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.28 seconds; current allocated memory: 26.195 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1459_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1459_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1459_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.08 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.26 seconds; current allocated memory: 26.195 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_k_768_436_1_Loop_data_drain_AB_proc30' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'systolic_array_k_768_436_1_Loop_data_drain_AB_proc30' pipeline 'data_drain_AB' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_k_768_436_1_Loop_data_drain_AB_proc30'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.79 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.99 seconds; current allocated memory: 26.195 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_k_768_436_1_Block_for_end177_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'systolic_array_k_768_436_1_Block_for_end177_proc' is 24579 from HDL expression: (~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_k_768_436_1_Block_for_end177_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 6.67 seconds. CPU system time: 0.12 seconds. Elapsed time: 6.92 seconds; current allocated memory: 26.320 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_k_768_436_1_Loop_data_drain_C_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'systolic_array_k_768_436_1_Loop_data_drain_C_proc' pipeline 'data_drain_C' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_165_48_1_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_k_768_436_1_Loop_data_drain_C_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.4 seconds. CPU system time: 0.09 seconds. Elapsed time: 2.64 seconds; current allocated memory: 26.383 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_k_768_436_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w8_d16_S' is changed to 'fifo_w8_d16_S_x1' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w8_d2_S' is changed to 'fifo_w8_d2_S_x1' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w47_d32_S' is changed to 'fifo_w47_d32_S_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w48_d31_S' is changed to 'fifo_w48_d31_S_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w48_d30_S' is changed to 'fifo_w48_d30_S_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w48_d29_S' is changed to 'fifo_w48_d29_S_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w48_d28_S' is changed to 'fifo_w48_d28_S_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w48_d27_S' is changed to 'fifo_w48_d27_S_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w48_d26_S' is changed to 'fifo_w48_d26_S_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w48_d25_S' is changed to 'fifo_w48_d25_S_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w48_d24_S' is changed to 'fifo_w48_d24_S_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w48_d23_S' is changed to 'fifo_w48_d23_S_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w48_d22_S' is changed to 'fifo_w48_d22_S_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w48_d21_S' is changed to 'fifo_w48_d21_S_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w48_d20_S' is changed to 'fifo_w48_d20_S_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w48_d19_S' is changed to 'fifo_w48_d19_S_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w48_d18_S' is changed to 'fifo_w48_d18_S_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w48_d17_S' is changed to 'fifo_w48_d17_S_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w48_d16_S' is changed to 'fifo_w48_d16_S_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w48_d15_S' is changed to 'fifo_w48_d15_S_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w48_d14_S' is changed to 'fifo_w48_d14_S_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w48_d13_S' is changed to 'fifo_w48_d13_S_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w48_d12_S' is changed to 'fifo_w48_d12_S_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w48_d11_S' is changed to 'fifo_w48_d11_S_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w48_d10_S' is changed to 'fifo_w48_d10_S_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w48_d9_S' is changed to 'fifo_w48_d9_S_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w48_d8_S' is changed to 'fifo_w48_d8_S_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w48_d7_S' is changed to 'fifo_w48_d7_S_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w48_d6_S' is changed to 'fifo_w48_d6_S_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w48_d5_S' is changed to 'fifo_w48_d5_S_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w48_d4_S' is changed to 'fifo_w48_d4_S_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w48_d3_S' is changed to 'fifo_w48_d3_S_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w48_d2_S' is changed to 'fifo_w48_d2_S_x' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_k_768_436_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 12.63 seconds. CPU system time: 0.41 seconds. Elapsed time: 13.87 seconds; current allocated memory: 26.445 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'l_bias_scale_j_proc45_Pipeline_l_bias_scale_j' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'l_bias_scale_j_proc45_Pipeline_l_bias_scale_j' pipeline 'l_bias_scale_j' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_5129_32_1_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitofp_32s_32_5_no_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'l_bias_scale_j_proc45_Pipeline_l_bias_scale_j'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 11.77 seconds. CPU system time: 0.23 seconds. Elapsed time: 12.22 seconds; current allocated memory: 26.508 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'l_bias_scale_j_proc45' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'l_bias_scale_j_proc45'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.55 seconds. CPU system time: 0.08 seconds. Elapsed time: 2.77 seconds; current allocated memory: 26.508 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop_block_gemm46' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w9_d4_S' is changed to 'fifo_w9_d4_S_x0' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w128_d4_S' is changed to 'fifo_w128_d4_S_x3' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_in_loop_block_gemm46'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.22 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.42 seconds; current allocated memory: 26.570 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'gemm_systolic_array_ds0_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'gemm_systolic_array_ds0_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4.1 seconds. CPU system time: 0.08 seconds. Elapsed time: 4.28 seconds; current allocated memory: 26.570 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Linear_layer_ds0_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Linear_layer_ds0_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4.13 seconds. CPU system time: 0.05 seconds. Elapsed time: 4.3 seconds; current allocated memory: 26.570 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Res_layer0_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Res_layer0_1' pipeline 'l_j13' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Res_layer0_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 5.16 seconds. CPU system time: 0.08 seconds. Elapsed time: 5.6 seconds; current allocated memory: 26.570 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Layer_norm0_1_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Layer_norm0_1_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.81 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.97 seconds; current allocated memory: 26.570 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Layer_norm0_1_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Layer_norm0_1_Pipeline_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.44 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.58 seconds; current allocated memory: 26.570 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Layer_norm0_1_Pipeline_l_mean_var_j14' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Layer_norm0_1_Pipeline_l_mean_var_j14' pipeline 'l_mean_var_j14' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_no_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Layer_norm0_1_Pipeline_l_mean_var_j14'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.44 seconds. CPU system time: 0.08 seconds. Elapsed time: 2.67 seconds; current allocated memory: 26.570 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Layer_norm0_1_Pipeline_l_j16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Layer_norm0_1_Pipeline_l_j16' pipeline 'l_j16' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'Layer_norm0_1_Pipeline_l_j16' is 6900 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'ddiv_64ns_64ns_64_31_no_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_2_no_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fptrunc_64ns_32_2_no_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_7_full_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Layer_norm0_1_Pipeline_l_j16'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4.64 seconds. CPU system time: 0.14 seconds. Elapsed time: 5.12 seconds; current allocated memory: 26.570 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Layer_norm0_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_8_full_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dsqrt_64ns_64ns_64_30_no_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_12_no_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_2_no_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_7_full_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Layer_norm0_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4.83 seconds. CPU system time: 0.18 seconds. Elapsed time: 5.77 seconds; current allocated memory: 26.570 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'input_loader_ds1_res1_1_Pipeline_l_loader_j' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'input_loader_ds1_res1_1_Pipeline_l_loader_j' pipeline 'l_loader_j' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'input_loader_ds1_res1_1_Pipeline_l_loader_j'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4.89 seconds. CPU system time: 0.08 seconds. Elapsed time: 5.12 seconds; current allocated memory: 26.633 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'input_loader_ds1_res1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_4979_32_1_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'input_loader_ds1_res1_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.73 seconds. CPU system time: 0.09 seconds. Elapsed time: 2.96 seconds; current allocated memory: 26.633 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Linear_layer_ds1_1_Pipeline_l_j1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Linear_layer_ds1_1_Pipeline_l_j1' pipeline 'l_j1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'Linear_layer_ds1_1_Pipeline_l_j1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.29 seconds. CPU system time: 0.08 seconds. Elapsed time: 2.5 seconds; current allocated memory: 26.633 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'entry_proc3147' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'entry_proc3147'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.51 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.65 seconds; current allocated memory: 26.633 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'init_block_AB_proc47_Pipeline_init_block_AB' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'init_block_AB_proc47_Pipeline_init_block_AB' pipeline 'init_block_AB' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'init_block_AB_proc47_Pipeline_init_block_AB'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.76 seconds. CPU system time: 0.09 seconds. Elapsed time: 3.2 seconds; current allocated memory: 26.695 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'init_block_AB_proc47' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'init_block_AB_proc47'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.16 seconds; current allocated memory: 26.695 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_k_768_435_1_Loop_data_in_buffer_proc31' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'systolic_array_k_768_435_1_Loop_data_in_buffer_proc31' pipeline 'data_in_buffer' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_k_768_435_1_Loop_data_in_buffer_proc31'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.81 seconds. CPU system time: 0.07 seconds. Elapsed time: 1.99 seconds; current allocated memory: 26.695 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_k_768_435_1_Loop_data_load_A_proc32' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'systolic_array_k_768_435_1_Loop_data_load_A_proc32' pipeline 'data_load_A' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_k_768_435_1_Loop_data_load_A_proc32'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.87 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.05 seconds; current allocated memory: 26.695 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_948_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_948_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_948_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.18 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.37 seconds; current allocated memory: 26.695 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_949_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_949_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_949_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.12 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.31 seconds; current allocated memory: 26.695 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_950_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_950_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_950_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.12 seconds. CPU system time: 0.08 seconds. Elapsed time: 2.33 seconds; current allocated memory: 26.695 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_951_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_951_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_951_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.1 seconds. CPU system time: 0.08 seconds. Elapsed time: 2.31 seconds; current allocated memory: 26.695 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_952_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_952_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_952_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.1 seconds. CPU system time: 0.08 seconds. Elapsed time: 2.3 seconds; current allocated memory: 26.695 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_953_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_953_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_953_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.1 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.3 seconds; current allocated memory: 26.695 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_954_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_954_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_954_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.11 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.3 seconds; current allocated memory: 26.695 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_955_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_955_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_955_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.12 seconds. CPU system time: 0.08 seconds. Elapsed time: 2.32 seconds; current allocated memory: 26.695 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_956_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_956_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_956_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.12 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.33 seconds; current allocated memory: 26.695 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_957_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_957_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_957_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.11 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.3 seconds; current allocated memory: 26.695 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_958_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_958_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_958_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.12 seconds. CPU system time: 0.08 seconds. Elapsed time: 2.36 seconds; current allocated memory: 26.695 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_959_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_959_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_959_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.12 seconds. CPU system time: 0.08 seconds. Elapsed time: 2.32 seconds; current allocated memory: 26.758 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_960_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_960_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_960_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.13 seconds. CPU system time: 0.08 seconds. Elapsed time: 2.4 seconds; current allocated memory: 26.758 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_961_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_961_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_961_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.11 seconds. CPU system time: 0.08 seconds. Elapsed time: 2.32 seconds; current allocated memory: 26.758 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_962_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_962_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_962_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.12 seconds. CPU system time: 0.08 seconds. Elapsed time: 2.33 seconds; current allocated memory: 26.758 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_963_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_963_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_963_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.13 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.35 seconds; current allocated memory: 26.758 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_964_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_964_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_964_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.12 seconds. CPU system time: 0.08 seconds. Elapsed time: 2.33 seconds; current allocated memory: 26.758 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_965_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_965_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_965_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.17 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.43 seconds; current allocated memory: 26.758 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_966_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_966_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_966_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.13 seconds. CPU system time: 0.08 seconds. Elapsed time: 2.34 seconds; current allocated memory: 26.758 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_967_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_967_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_967_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.12 seconds. CPU system time: 0.08 seconds. Elapsed time: 2.33 seconds; current allocated memory: 26.758 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_968_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_968_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_968_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.15 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.35 seconds; current allocated memory: 26.758 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_969_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_969_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_969_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.13 seconds. CPU system time: 0.08 seconds. Elapsed time: 2.34 seconds; current allocated memory: 26.758 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_970_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_970_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_970_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.14 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.34 seconds; current allocated memory: 26.758 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_971_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_971_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_971_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.15 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.32 seconds; current allocated memory: 26.758 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_972_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_972_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_972_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.15 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.35 seconds; current allocated memory: 26.758 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_973_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_973_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_973_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.14 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.33 seconds; current allocated memory: 26.758 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_974_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_974_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_974_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.13 seconds. CPU system time: 0.08 seconds. Elapsed time: 2.34 seconds; current allocated memory: 26.758 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_975_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_975_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_975_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.16 seconds. CPU system time: 0.1 seconds. Elapsed time: 2.44 seconds; current allocated memory: 26.820 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_976_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_976_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_976_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.16 seconds. CPU system time: 0.08 seconds. Elapsed time: 2.37 seconds; current allocated memory: 26.820 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_977_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_977_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_977_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.15 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.37 seconds; current allocated memory: 26.820 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_978_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_978_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_978_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.15 seconds. CPU system time: 0.08 seconds. Elapsed time: 2.38 seconds; current allocated memory: 26.820 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_979_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_979_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_979_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.15 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.33 seconds; current allocated memory: 26.820 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_980_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_980_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_980_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.14 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.32 seconds; current allocated memory: 26.820 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_981_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_981_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_981_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.13 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.33 seconds; current allocated memory: 26.820 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_982_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_982_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_982_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.12 seconds. CPU system time: 0.09 seconds. Elapsed time: 2.33 seconds; current allocated memory: 26.820 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_983_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_983_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_983_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.12 seconds. CPU system time: 0.08 seconds. Elapsed time: 2.32 seconds; current allocated memory: 26.820 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_984_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_984_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_984_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.17 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.39 seconds; current allocated memory: 26.820 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_985_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_985_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_985_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.12 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.31 seconds; current allocated memory: 26.820 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_986_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_986_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_986_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.17 seconds. CPU system time: 0.09 seconds. Elapsed time: 2.41 seconds; current allocated memory: 26.820 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_987_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_987_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_987_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.13 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.34 seconds; current allocated memory: 26.820 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_988_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_988_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_988_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.15 seconds. CPU system time: 0.09 seconds. Elapsed time: 2.4 seconds; current allocated memory: 26.820 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_989_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_989_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_989_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.12 seconds. CPU system time: 0.08 seconds. Elapsed time: 2.34 seconds; current allocated memory: 26.820 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_990_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_990_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_990_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.13 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.34 seconds; current allocated memory: 26.820 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_991_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_991_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_991_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.14 seconds. CPU system time: 0.08 seconds. Elapsed time: 2.37 seconds; current allocated memory: 26.883 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_992_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_992_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_992_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.13 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.32 seconds; current allocated memory: 26.883 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_993_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_993_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_993_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.14 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.38 seconds; current allocated memory: 26.883 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_994_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_994_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_994_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.16 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.35 seconds; current allocated memory: 26.883 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_995_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_995_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_995_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.14 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.34 seconds; current allocated memory: 26.883 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_996_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_996_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_996_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.16 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.36 seconds; current allocated memory: 26.883 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_997_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_997_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_997_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.15 seconds. CPU system time: 0.09 seconds. Elapsed time: 2.39 seconds; current allocated memory: 26.883 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_998_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_998_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_998_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.15 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.34 seconds; current allocated memory: 26.883 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_999_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_999_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_999_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.16 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.34 seconds; current allocated memory: 26.883 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1000_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1000_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1000_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.14 seconds. CPU system time: 0.09 seconds. Elapsed time: 2.4 seconds; current allocated memory: 26.883 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1001_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1001_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1001_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.14 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.33 seconds; current allocated memory: 26.883 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1002_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1002_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1002_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.15 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.36 seconds; current allocated memory: 26.883 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1003_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1003_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1003_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.14 seconds. CPU system time: 0.08 seconds. Elapsed time: 2.36 seconds; current allocated memory: 26.883 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1004_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1004_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1004_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.15 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.35 seconds; current allocated memory: 26.883 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1005_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1005_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1005_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.17 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.39 seconds; current allocated memory: 26.883 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1006_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1006_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1006_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.17 seconds. CPU system time: 0.08 seconds. Elapsed time: 2.38 seconds; current allocated memory: 26.945 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1007_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1007_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1007_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.16 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.37 seconds; current allocated memory: 26.945 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1008_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1008_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1008_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.15 seconds. CPU system time: 0.08 seconds. Elapsed time: 2.35 seconds; current allocated memory: 26.945 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1009_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1009_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1009_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.14 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.34 seconds; current allocated memory: 26.945 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1010_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1010_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1010_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.13 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.33 seconds; current allocated memory: 26.945 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1011_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1011_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1011_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.15 seconds. CPU system time: 0.08 seconds. Elapsed time: 2.35 seconds; current allocated memory: 26.945 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1012_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1012_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1012_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.14 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.34 seconds; current allocated memory: 26.945 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1013_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1013_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1013_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.16 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.34 seconds; current allocated memory: 26.945 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1014_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1014_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1014_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.18 seconds. CPU system time: 0.08 seconds. Elapsed time: 2.4 seconds; current allocated memory: 26.945 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1015_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1015_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1015_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.15 seconds. CPU system time: 0.08 seconds. Elapsed time: 2.36 seconds; current allocated memory: 26.945 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1016_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1016_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1016_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.19 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.38 seconds; current allocated memory: 26.945 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1017_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1017_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1017_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.18 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.6 seconds; current allocated memory: 26.945 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1018_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1018_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1018_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.16 seconds. CPU system time: 0.08 seconds. Elapsed time: 2.37 seconds; current allocated memory: 26.945 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1019_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1019_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1019_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.17 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.38 seconds; current allocated memory: 26.945 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1020_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1020_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1020_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.18 seconds. CPU system time: 0.08 seconds. Elapsed time: 2.4 seconds; current allocated memory: 26.945 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1021_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1021_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1021_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.15 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.36 seconds; current allocated memory: 26.945 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1022_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1022_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1022_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.15 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.35 seconds; current allocated memory: 27.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1023_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1023_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1023_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.14 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.36 seconds; current allocated memory: 27.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1024_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1024_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1024_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.15 seconds. CPU system time: 0.08 seconds. Elapsed time: 2.38 seconds; current allocated memory: 27.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1025_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1025_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1025_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.17 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.36 seconds; current allocated memory: 27.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1026_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1026_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1026_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.14 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.35 seconds; current allocated memory: 27.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1027_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1027_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1027_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.16 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.36 seconds; current allocated memory: 27.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1028_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1028_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1028_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.16 seconds. CPU system time: 0.08 seconds. Elapsed time: 2.38 seconds; current allocated memory: 27.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1029_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1029_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1029_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.17 seconds. CPU system time: 0.08 seconds. Elapsed time: 2.41 seconds; current allocated memory: 27.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1030_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1030_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1030_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.17 seconds. CPU system time: 0.08 seconds. Elapsed time: 2.4 seconds; current allocated memory: 27.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1031_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1031_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1031_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.16 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.36 seconds; current allocated memory: 27.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1032_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1032_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1032_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.14 seconds. CPU system time: 0.08 seconds. Elapsed time: 2.36 seconds; current allocated memory: 27.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1033_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1033_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1033_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.15 seconds. CPU system time: 0.08 seconds. Elapsed time: 2.36 seconds; current allocated memory: 27.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1034_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1034_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1034_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.17 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.37 seconds; current allocated memory: 27.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1035_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1035_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1035_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.15 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.34 seconds; current allocated memory: 27.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1036_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1036_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1036_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.14 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.33 seconds; current allocated memory: 27.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1037_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1037_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1037_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.13 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.32 seconds; current allocated memory: 27.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1038_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1038_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1038_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.18 seconds. CPU system time: 0.08 seconds. Elapsed time: 2.4 seconds; current allocated memory: 27.070 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1039_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1039_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1039_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.17 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.38 seconds; current allocated memory: 27.070 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1040_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1040_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1040_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.15 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.35 seconds; current allocated memory: 27.070 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1041_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1041_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1041_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.15 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.35 seconds; current allocated memory: 27.070 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1042_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1042_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1042_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.18 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.38 seconds; current allocated memory: 27.070 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1043_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1043_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1043_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.17 seconds. CPU system time: 0.08 seconds. Elapsed time: 2.4 seconds; current allocated memory: 27.070 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1044_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1044_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1044_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.16 seconds. CPU system time: 0.09 seconds. Elapsed time: 2.37 seconds; current allocated memory: 27.070 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1045_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1045_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1045_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.15 seconds. CPU system time: 0.08 seconds. Elapsed time: 2.35 seconds; current allocated memory: 27.070 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1046_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1046_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1046_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.15 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.35 seconds; current allocated memory: 27.070 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1047_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1047_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1047_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.18 seconds. CPU system time: 0.08 seconds. Elapsed time: 2.39 seconds; current allocated memory: 27.070 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1048_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1048_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1048_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.13 seconds. CPU system time: 0.08 seconds. Elapsed time: 2.35 seconds; current allocated memory: 27.070 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1049_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1049_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1049_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.16 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.35 seconds; current allocated memory: 27.070 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1050_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1050_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1050_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.18 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.41 seconds; current allocated memory: 27.070 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1051_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1051_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1051_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.16 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.33 seconds; current allocated memory: 27.070 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1052_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1052_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1052_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.17 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.35 seconds; current allocated memory: 27.070 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1053_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1053_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1053_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.17 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.39 seconds; current allocated memory: 27.070 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1054_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1054_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1054_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.16 seconds. CPU system time: 0.08 seconds. Elapsed time: 2.37 seconds; current allocated memory: 27.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1055_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1055_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1055_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.16 seconds. CPU system time: 0.08 seconds. Elapsed time: 2.36 seconds; current allocated memory: 27.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1056_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1056_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1056_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.18 seconds. CPU system time: 0.08 seconds. Elapsed time: 2.4 seconds; current allocated memory: 27.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1057_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1057_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1057_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.18 seconds. CPU system time: 0.08 seconds. Elapsed time: 2.38 seconds; current allocated memory: 27.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1058_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1058_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1058_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.17 seconds. CPU system time: 0.09 seconds. Elapsed time: 2.59 seconds; current allocated memory: 27.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1059_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1059_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1059_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.15 seconds. CPU system time: 0.09 seconds. Elapsed time: 2.36 seconds; current allocated memory: 27.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1060_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1060_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1060_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.13 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.33 seconds; current allocated memory: 27.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1061_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1061_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1061_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.19 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.39 seconds; current allocated memory: 27.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1062_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1062_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1062_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.18 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.36 seconds; current allocated memory: 27.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1063_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1063_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1063_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.14 seconds. CPU system time: 0.08 seconds. Elapsed time: 2.35 seconds; current allocated memory: 27.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1064_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1064_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1064_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.2 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.4 seconds; current allocated memory: 27.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1065_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1065_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1065_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.16 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.36 seconds; current allocated memory: 27.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1066_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1066_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1066_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.16 seconds. CPU system time: 0.08 seconds. Elapsed time: 2.36 seconds; current allocated memory: 27.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1067_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1067_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1067_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.19 seconds. CPU system time: 0.08 seconds. Elapsed time: 2.4 seconds; current allocated memory: 27.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1068_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1068_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1068_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.21 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.4 seconds; current allocated memory: 27.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1069_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1069_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1069_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.21 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.41 seconds; current allocated memory: 27.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1070_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1070_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1070_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.17 seconds. CPU system time: 0.08 seconds. Elapsed time: 2.38 seconds; current allocated memory: 27.195 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1071_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1071_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1071_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.18 seconds. CPU system time: 0.09 seconds. Elapsed time: 2.4 seconds; current allocated memory: 27.195 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1072_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1072_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1072_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.2 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.42 seconds; current allocated memory: 27.195 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1073_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1073_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1073_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.2 seconds. CPU system time: 0.09 seconds. Elapsed time: 2.41 seconds; current allocated memory: 27.195 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1074_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1074_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1074_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.19 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.42 seconds; current allocated memory: 27.195 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1075_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1075_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1075_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.18 seconds. CPU system time: 0.08 seconds. Elapsed time: 2.59 seconds; current allocated memory: 27.195 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1076_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1076_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1076_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.15 seconds. CPU system time: 0.08 seconds. Elapsed time: 2.36 seconds; current allocated memory: 27.195 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1077_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1077_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1077_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.16 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.34 seconds; current allocated memory: 27.195 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1078_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1078_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1078_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.19 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.39 seconds; current allocated memory: 27.195 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1079_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1079_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1079_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.18 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.36 seconds; current allocated memory: 27.195 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1080_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1080_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1080_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.22 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.46 seconds; current allocated memory: 27.195 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1081_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1081_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1081_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.18 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.39 seconds; current allocated memory: 27.195 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1082_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1082_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1082_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.18 seconds. CPU system time: 0.08 seconds. Elapsed time: 2.38 seconds; current allocated memory: 27.195 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1083_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1083_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1083_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.15 seconds. CPU system time: 0.08 seconds. Elapsed time: 2.37 seconds; current allocated memory: 27.195 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1084_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1084_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1084_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.16 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.36 seconds; current allocated memory: 27.195 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1085_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1085_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1085_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.16 seconds. CPU system time: 0.09 seconds. Elapsed time: 2.39 seconds; current allocated memory: 27.258 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1086_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1086_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1086_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.17 seconds. CPU system time: 0.09 seconds. Elapsed time: 2.38 seconds; current allocated memory: 27.258 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1087_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1087_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1087_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.18 seconds. CPU system time: 0.08 seconds. Elapsed time: 2.43 seconds; current allocated memory: 27.258 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1088_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1088_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1088_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.16 seconds. CPU system time: 0.09 seconds. Elapsed time: 2.37 seconds; current allocated memory: 27.258 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1089_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1089_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1089_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.2 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.51 seconds; current allocated memory: 27.258 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1090_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1090_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1090_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.29 seconds. CPU system time: 0.08 seconds. Elapsed time: 2.74 seconds; current allocated memory: 27.258 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1091_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1091_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1091_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.3 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.79 seconds; current allocated memory: 27.258 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1092_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1092_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1092_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.3 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.75 seconds; current allocated memory: 27.258 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1093_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1093_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1093_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.28 seconds. CPU system time: 0.08 seconds. Elapsed time: 2.76 seconds; current allocated memory: 27.258 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1094_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1094_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1094_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.18 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.37 seconds; current allocated memory: 27.258 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1095_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1095_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1095_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.18 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.39 seconds; current allocated memory: 27.258 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1096_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1096_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1096_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.21 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.6 seconds; current allocated memory: 27.258 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1097_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1097_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1097_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.19 seconds. CPU system time: 0.08 seconds. Elapsed time: 2.4 seconds; current allocated memory: 27.258 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1098_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1098_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1098_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.17 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.36 seconds; current allocated memory: 27.258 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1099_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1099_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1099_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.18 seconds. CPU system time: 0.09 seconds. Elapsed time: 2.41 seconds; current allocated memory: 27.258 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1100_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1100_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1100_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.17 seconds. CPU system time: 0.09 seconds. Elapsed time: 2.4 seconds; current allocated memory: 27.258 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1101_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1101_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1101_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.18 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.39 seconds; current allocated memory: 27.320 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1102_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1102_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1102_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.19 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.38 seconds; current allocated memory: 27.320 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1103_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1103_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1103_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.18 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.41 seconds; current allocated memory: 27.320 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1104_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1104_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1104_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.19 seconds. CPU system time: 0.09 seconds. Elapsed time: 2.4 seconds; current allocated memory: 27.320 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1105_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1105_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1105_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.21 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.41 seconds; current allocated memory: 27.320 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1106_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1106_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1106_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.18 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.4 seconds; current allocated memory: 27.320 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1107_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1107_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1107_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.19 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.38 seconds; current allocated memory: 27.320 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1108_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1108_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1108_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.17 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.37 seconds; current allocated memory: 27.320 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1109_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1109_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1109_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.19 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.39 seconds; current allocated memory: 27.320 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1110_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1110_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1110_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.22 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.44 seconds; current allocated memory: 27.320 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1111_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1111_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1111_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.18 seconds. CPU system time: 0.09 seconds. Elapsed time: 2.41 seconds; current allocated memory: 27.320 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1112_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1112_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1112_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.2 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.4 seconds; current allocated memory: 27.320 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1113_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1113_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1113_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.18 seconds. CPU system time: 0.08 seconds. Elapsed time: 2.41 seconds; current allocated memory: 27.320 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1114_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1114_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1114_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.21 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.45 seconds; current allocated memory: 27.320 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1115_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1115_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1115_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.2 seconds. CPU system time: 0.08 seconds. Elapsed time: 2.43 seconds; current allocated memory: 27.320 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1116_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1116_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1116_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.22 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.43 seconds; current allocated memory: 27.320 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1117_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1117_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1117_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.17 seconds. CPU system time: 0.08 seconds. Elapsed time: 2.39 seconds; current allocated memory: 27.383 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1118_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1118_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1118_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.19 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.39 seconds; current allocated memory: 27.383 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1119_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1119_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1119_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.18 seconds. CPU system time: 0.08 seconds. Elapsed time: 2.39 seconds; current allocated memory: 27.383 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1120_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1120_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1120_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.16 seconds. CPU system time: 0.1 seconds. Elapsed time: 2.38 seconds; current allocated memory: 27.383 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1121_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1121_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1121_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.19 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.38 seconds; current allocated memory: 27.383 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1122_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1122_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1122_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.19 seconds. CPU system time: 0.08 seconds. Elapsed time: 2.4 seconds; current allocated memory: 27.383 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1123_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1123_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1123_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.19 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.41 seconds; current allocated memory: 27.383 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1124_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1124_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1124_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.19 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.38 seconds; current allocated memory: 27.383 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1125_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1125_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1125_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.2 seconds. CPU system time: 0.08 seconds. Elapsed time: 2.42 seconds; current allocated memory: 27.383 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1126_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1126_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1126_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.19 seconds. CPU system time: 0.08 seconds. Elapsed time: 2.39 seconds; current allocated memory: 27.383 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1127_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1127_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1127_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.21 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.41 seconds; current allocated memory: 27.383 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1128_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1128_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1128_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.21 seconds. CPU system time: 0.08 seconds. Elapsed time: 2.42 seconds; current allocated memory: 27.383 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1129_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1129_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1129_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.19 seconds. CPU system time: 0.08 seconds. Elapsed time: 2.4 seconds; current allocated memory: 27.383 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1130_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1130_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1130_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.21 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.41 seconds; current allocated memory: 27.383 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1131_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1131_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1131_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.21 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.4 seconds; current allocated memory: 27.383 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1132_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1132_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1132_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.19 seconds. CPU system time: 0.08 seconds. Elapsed time: 2.44 seconds; current allocated memory: 27.383 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1133_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1133_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1133_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.2 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.39 seconds; current allocated memory: 27.445 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1134_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1134_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1134_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.21 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.42 seconds; current allocated memory: 27.445 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1135_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1135_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1135_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.2 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.41 seconds; current allocated memory: 27.445 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1136_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1136_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1136_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.19 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.39 seconds; current allocated memory: 27.445 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1137_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1137_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1137_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.21 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.41 seconds; current allocated memory: 27.445 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1138_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1138_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1138_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.21 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.41 seconds; current allocated memory: 27.445 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1139_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1139_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1139_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.21 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.42 seconds; current allocated memory: 27.445 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1140_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1140_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1140_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.22 seconds. CPU system time: 0.08 seconds. Elapsed time: 2.44 seconds; current allocated memory: 27.445 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1141_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1141_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1141_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.19 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.4 seconds; current allocated memory: 27.445 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1142_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1142_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1142_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.21 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.39 seconds; current allocated memory: 27.445 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1143_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1143_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1143_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.22 seconds. CPU system time: 0.08 seconds. Elapsed time: 2.44 seconds; current allocated memory: 27.445 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1144_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1144_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1144_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.2 seconds. CPU system time: 0.09 seconds. Elapsed time: 2.44 seconds; current allocated memory: 27.445 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1145_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1145_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1145_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.24 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.44 seconds; current allocated memory: 27.445 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1146_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1146_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1146_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.24 seconds. CPU system time: 0.08 seconds. Elapsed time: 2.44 seconds; current allocated memory: 27.445 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1147_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1147_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1147_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.25 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.45 seconds; current allocated memory: 27.445 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1148_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1148_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1148_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.21 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.44 seconds; current allocated memory: 27.445 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1149_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1149_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1149_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.22 seconds. CPU system time: 0.08 seconds. Elapsed time: 2.42 seconds; current allocated memory: 27.445 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1150_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1150_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1150_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.18 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.39 seconds; current allocated memory: 27.445 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1151_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1151_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1151_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.18 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.37 seconds; current allocated memory: 27.508 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1152_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1152_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1152_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.21 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.45 seconds; current allocated memory: 27.508 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1153_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1153_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1153_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.19 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.41 seconds; current allocated memory: 27.508 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1154_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1154_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1154_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.19 seconds. CPU system time: 0.08 seconds. Elapsed time: 2.41 seconds; current allocated memory: 27.508 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1155_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1155_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1155_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.24 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.48 seconds; current allocated memory: 27.508 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1156_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1156_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1156_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.19 seconds. CPU system time: 0.08 seconds. Elapsed time: 2.4 seconds; current allocated memory: 27.508 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1157_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1157_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1157_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.2 seconds. CPU system time: 0.08 seconds. Elapsed time: 2.44 seconds; current allocated memory: 27.508 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1158_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1158_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1158_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.22 seconds. CPU system time: 0.09 seconds. Elapsed time: 2.46 seconds; current allocated memory: 27.508 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1159_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1159_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1159_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.22 seconds. CPU system time: 0.08 seconds. Elapsed time: 2.43 seconds; current allocated memory: 27.508 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1160_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1160_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1160_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.21 seconds. CPU system time: 0.09 seconds. Elapsed time: 2.44 seconds; current allocated memory: 27.508 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1161_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1161_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1161_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.2 seconds. CPU system time: 0.09 seconds. Elapsed time: 2.45 seconds; current allocated memory: 27.508 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1162_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1162_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1162_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.22 seconds. CPU system time: 0.08 seconds. Elapsed time: 2.45 seconds; current allocated memory: 27.508 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1163_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1163_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1163_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.22 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.41 seconds; current allocated memory: 27.508 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1164_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1164_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1164_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.22 seconds. CPU system time: 0.09 seconds. Elapsed time: 2.44 seconds; current allocated memory: 27.508 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1165_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1165_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1165_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.22 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.4 seconds; current allocated memory: 27.508 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1166_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1166_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1166_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.18 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.39 seconds; current allocated memory: 27.570 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1167_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1167_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1167_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.23 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.44 seconds; current allocated memory: 27.570 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1168_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1168_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1168_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.23 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.41 seconds; current allocated memory: 27.570 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1169_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1169_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1169_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.21 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.41 seconds; current allocated memory: 27.570 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1170_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1170_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1170_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.23 seconds. CPU system time: 0.09 seconds. Elapsed time: 2.46 seconds; current allocated memory: 27.570 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1171_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1171_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1171_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.23 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.43 seconds; current allocated memory: 27.570 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1172_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1172_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1172_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.22 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.41 seconds; current allocated memory: 27.570 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1173_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1173_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1173_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.24 seconds. CPU system time: 0.08 seconds. Elapsed time: 2.46 seconds; current allocated memory: 27.570 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1174_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1174_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1174_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.24 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.45 seconds; current allocated memory: 27.570 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1175_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1175_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1175_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.22 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.42 seconds; current allocated memory: 27.570 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1176_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1176_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1176_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.21 seconds. CPU system time: 0.08 seconds. Elapsed time: 2.43 seconds; current allocated memory: 27.570 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1177_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1177_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1177_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.27 seconds. CPU system time: 0.08 seconds. Elapsed time: 2.47 seconds; current allocated memory: 27.570 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1178_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1178_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1178_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.2 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.4 seconds; current allocated memory: 27.570 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1179_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1179_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1179_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.28 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.49 seconds; current allocated memory: 27.570 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1180_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1180_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1180_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.18 seconds. CPU system time: 0.08 seconds. Elapsed time: 2.39 seconds; current allocated memory: 27.570 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1181_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1181_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1181_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.22 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.43 seconds; current allocated memory: 27.570 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1182_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1182_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1182_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.21 seconds. CPU system time: 0.11 seconds. Elapsed time: 2.48 seconds; current allocated memory: 27.633 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1183_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1183_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1183_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.23 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.42 seconds; current allocated memory: 27.633 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1184_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1184_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1184_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.21 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.4 seconds; current allocated memory: 27.633 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1185_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1185_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1185_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.24 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.44 seconds; current allocated memory: 27.633 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1186_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1186_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1186_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.22 seconds. CPU system time: 0.08 seconds. Elapsed time: 2.44 seconds; current allocated memory: 27.633 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1187_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1187_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1187_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.25 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.46 seconds; current allocated memory: 27.633 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1188_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1188_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1188_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.23 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.45 seconds; current allocated memory: 27.633 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1189_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1189_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1189_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.24 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.47 seconds; current allocated memory: 27.633 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1190_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1190_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1190_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.22 seconds. CPU system time: 0.08 seconds. Elapsed time: 2.43 seconds; current allocated memory: 27.633 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1191_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1191_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1191_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.22 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.44 seconds; current allocated memory: 27.633 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1192_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1192_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1192_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.21 seconds. CPU system time: 0.08 seconds. Elapsed time: 2.42 seconds; current allocated memory: 27.633 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1193_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1193_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1193_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.21 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.44 seconds; current allocated memory: 27.633 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1194_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1194_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1194_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.24 seconds. CPU system time: 0.09 seconds. Elapsed time: 2.46 seconds; current allocated memory: 27.633 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1195_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1195_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1195_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.22 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.48 seconds; current allocated memory: 27.633 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1196_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1196_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1196_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.21 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.42 seconds; current allocated memory: 27.633 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1197_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1197_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1197_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.25 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.45 seconds; current allocated memory: 27.695 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1198_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1198_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1198_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.26 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.48 seconds; current allocated memory: 27.695 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1199_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1199_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1199_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.2 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.41 seconds; current allocated memory: 27.695 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1200_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1200_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1200_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.26 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.51 seconds; current allocated memory: 27.695 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1201_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1201_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1201_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.25 seconds. CPU system time: 0.08 seconds. Elapsed time: 2.46 seconds; current allocated memory: 27.695 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1202_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1202_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1202_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.25 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.49 seconds; current allocated memory: 27.695 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_1203_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_1203_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_1203_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.23 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.42 seconds; current allocated memory: 27.695 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_k_768_435_1_Loop_data_drain_AB_proc33' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'systolic_array_k_768_435_1_Loop_data_drain_AB_proc33' pipeline 'data_drain_AB' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_k_768_435_1_Loop_data_drain_AB_proc33'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.92 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.17 seconds; current allocated memory: 27.695 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_k_768_435_1_Block_for_end177_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'systolic_array_k_768_435_1_Block_for_end177_proc' is 24579 from HDL expression: (~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_k_768_435_1_Block_for_end177_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 6.8 seconds. CPU system time: 0.13 seconds. Elapsed time: 7.07 seconds; current allocated memory: 27.883 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_k_768_435_1_Loop_data_drain_C_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'systolic_array_k_768_435_1_Loop_data_drain_C_proc' pipeline 'data_drain_C' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_165_48_1_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_k_768_435_1_Loop_data_drain_C_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.6 seconds. CPU system time: 0.11 seconds. Elapsed time: 2.89 seconds; current allocated memory: 27.883 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_k_768_435_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w8_d16_S' is changed to 'fifo_w8_d16_S_x2' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w8_d2_S' is changed to 'fifo_w8_d2_S_x2' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w47_d32_S' is changed to 'fifo_w47_d32_S_x0' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w48_d31_S' is changed to 'fifo_w48_d31_S_x0' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w48_d30_S' is changed to 'fifo_w48_d30_S_x0' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w48_d29_S' is changed to 'fifo_w48_d29_S_x0' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w48_d28_S' is changed to 'fifo_w48_d28_S_x0' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w48_d27_S' is changed to 'fifo_w48_d27_S_x0' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w48_d26_S' is changed to 'fifo_w48_d26_S_x0' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w48_d25_S' is changed to 'fifo_w48_d25_S_x0' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w48_d24_S' is changed to 'fifo_w48_d24_S_x0' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w48_d23_S' is changed to 'fifo_w48_d23_S_x0' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w48_d22_S' is changed to 'fifo_w48_d22_S_x0' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w48_d21_S' is changed to 'fifo_w48_d21_S_x0' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w48_d20_S' is changed to 'fifo_w48_d20_S_x0' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w48_d19_S' is changed to 'fifo_w48_d19_S_x0' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w48_d18_S' is changed to 'fifo_w48_d18_S_x0' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w48_d17_S' is changed to 'fifo_w48_d17_S_x0' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w48_d16_S' is changed to 'fifo_w48_d16_S_x0' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w48_d15_S' is changed to 'fifo_w48_d15_S_x0' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w48_d14_S' is changed to 'fifo_w48_d14_S_x0' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w48_d13_S' is changed to 'fifo_w48_d13_S_x0' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w48_d12_S' is changed to 'fifo_w48_d12_S_x0' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w48_d11_S' is changed to 'fifo_w48_d11_S_x0' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w48_d10_S' is changed to 'fifo_w48_d10_S_x0' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w48_d9_S' is changed to 'fifo_w48_d9_S_x0' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w48_d8_S' is changed to 'fifo_w48_d8_S_x0' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w48_d7_S' is changed to 'fifo_w48_d7_S_x0' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w48_d6_S' is changed to 'fifo_w48_d6_S_x0' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w48_d5_S' is changed to 'fifo_w48_d5_S_x0' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w48_d4_S' is changed to 'fifo_w48_d4_S_x0' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w48_d3_S' is changed to 'fifo_w48_d3_S_x0' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w48_d2_S' is changed to 'fifo_w48_d2_S_x0' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_k_768_435_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 13.19 seconds. CPU system time: 0.45 seconds. Elapsed time: 14.34 seconds; current allocated memory: 27.945 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'l_bias_scale_j_proc48_Pipeline_l_bias_scale_j' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'l_bias_scale_j_proc48_Pipeline_l_bias_scale_j' pipeline 'l_bias_scale_j' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_5129_32_1_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitofp_32s_32_5_no_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'l_bias_scale_j_proc48_Pipeline_l_bias_scale_j'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 12.01 seconds. CPU system time: 0.22 seconds. Elapsed time: 12.44 seconds; current allocated memory: 28.070 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'l_bias_scale_j_proc48' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'l_bias_scale_j_proc48'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.63 seconds. CPU system time: 0.09 seconds. Elapsed time: 2.85 seconds; current allocated memory: 28.070 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop_block_gemm49' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w9_d4_S' is changed to 'fifo_w9_d4_S_x1' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w128_d4_S' is changed to 'fifo_w128_d4_S_x4' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w768_d4_A' is changed to 'fifo_w768_d4_A_x' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_in_loop_block_gemm49'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.72 seconds. CPU system time: 0.08 seconds. Elapsed time: 2.99 seconds; current allocated memory: 28.070 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'gemm_systolic_array_ds1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'gemm_systolic_array_ds1_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4.2 seconds. CPU system time: 0.07 seconds. Elapsed time: 4.38 seconds; current allocated memory: 28.070 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Linear_layer_ds1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Linear_layer_ds1_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4.27 seconds. CPU system time: 0.07 seconds. Elapsed time: 4.44 seconds; current allocated memory: 28.070 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Gelu_layer_1_Pipeline_l_j20' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Gelu_layer_1_Pipeline_l_j20' pipeline 'l_j20' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'Gelu_layer_1_Pipeline_l_j20' is 15648 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_8_full_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_8_max_dsp_1': 48 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 64 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_2_no_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fptrunc_64ns_32_2_no_dsp_1': 48 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Gelu_layer_1_Pipeline_l_j20'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 7.93 seconds. CPU system time: 0.18 seconds. Elapsed time: 8.43 seconds; current allocated memory: 28.070 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Gelu_layer_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_4979_32_1_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Gelu_layer_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 7.12 seconds. CPU system time: 0.12 seconds. Elapsed time: 7.43 seconds; current allocated memory: 28.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Linear_layer_ds2_1_Pipeline_l_j1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Linear_layer_ds2_1_Pipeline_l_j1' pipeline 'l_j1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'Linear_layer_ds2_1_Pipeline_l_j1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3.42 seconds. CPU system time: 0.1 seconds. Elapsed time: 3.67 seconds; current allocated memory: 28.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'entry_proc3146' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'entry_proc3146'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.63 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.81 seconds; current allocated memory: 28.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'init_block_AB_proc50_Pipeline_init_block_AB' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'init_block_AB_proc50_Pipeline_init_block_AB' pipeline 'init_block_AB' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'init_block_AB_proc50_Pipeline_init_block_AB'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3.47 seconds. CPU system time: 0.07 seconds. Elapsed time: 3.71 seconds; current allocated memory: 28.195 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'init_block_AB_proc50' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'init_block_AB_proc50'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.09 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.26 seconds; current allocated memory: 28.195 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_k_3072_1_Loop_data_in_buffer_proc34' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'systolic_array_k_3072_1_Loop_data_in_buffer_proc34' pipeline 'data_in_buffer' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_k_3072_1_Loop_data_in_buffer_proc34'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.94 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.1 seconds; current allocated memory: 28.195 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_k_3072_1_Loop_data_load_A_proc35' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'systolic_array_k_3072_1_Loop_data_load_A_proc35' pipeline 'data_load_A' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_k_3072_1_Loop_data_load_A_proc35'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.04 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.23 seconds; current allocated memory: 28.195 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_179_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_179_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_179_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.32 seconds. CPU system time: 0.09 seconds. Elapsed time: 2.55 seconds; current allocated memory: 28.195 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_180_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_180_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_180_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.27 seconds. CPU system time: 0.08 seconds. Elapsed time: 2.47 seconds; current allocated memory: 28.195 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_181_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_181_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_181_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.27 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.46 seconds; current allocated memory: 28.195 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_182_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_182_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_182_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.29 seconds. CPU system time: 0.09 seconds. Elapsed time: 2.54 seconds; current allocated memory: 28.195 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_183_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_183_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_183_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.27 seconds. CPU system time: 0.08 seconds. Elapsed time: 2.48 seconds; current allocated memory: 28.195 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_184_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_184_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_184_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.27 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.47 seconds; current allocated memory: 28.195 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_185_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_185_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_185_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.29 seconds. CPU system time: 0.08 seconds. Elapsed time: 2.51 seconds; current allocated memory: 28.195 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_186_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_186_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_186_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.27 seconds. CPU system time: 0.09 seconds. Elapsed time: 2.5 seconds; current allocated memory: 28.195 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_187_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_187_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_187_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.25 seconds. CPU system time: 0.08 seconds. Elapsed time: 2.48 seconds; current allocated memory: 28.195 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_188_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_188_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_188_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.3 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.73 seconds; current allocated memory: 28.258 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_189_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_189_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_189_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.29 seconds. CPU system time: 0.09 seconds. Elapsed time: 2.56 seconds; current allocated memory: 28.258 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_190_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_190_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_190_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.26 seconds. CPU system time: 0.08 seconds. Elapsed time: 2.48 seconds; current allocated memory: 28.258 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_191_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_191_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_191_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.28 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.49 seconds; current allocated memory: 28.258 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_192_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_192_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_192_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.28 seconds. CPU system time: 0.08 seconds. Elapsed time: 2.49 seconds; current allocated memory: 28.258 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_193_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_193_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_193_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.28 seconds. CPU system time: 0.08 seconds. Elapsed time: 2.5 seconds; current allocated memory: 28.258 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_194_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_194_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_194_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.27 seconds. CPU system time: 0.08 seconds. Elapsed time: 2.48 seconds; current allocated memory: 28.258 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_195_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_195_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_195_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.27 seconds. CPU system time: 0.09 seconds. Elapsed time: 2.55 seconds; current allocated memory: 28.258 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_196_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_196_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_196_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.27 seconds. CPU system time: 0.08 seconds. Elapsed time: 2.55 seconds; current allocated memory: 28.258 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_197_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_197_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_197_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.28 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.5 seconds; current allocated memory: 28.258 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_198_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_198_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_198_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.27 seconds. CPU system time: 0.08 seconds. Elapsed time: 2.48 seconds; current allocated memory: 28.258 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_199_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_199_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_199_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.28 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.48 seconds; current allocated memory: 28.258 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_200_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_200_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_200_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.28 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.48 seconds; current allocated memory: 28.258 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_201_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_201_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_201_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.29 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.5 seconds; current allocated memory: 28.258 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_202_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_202_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_202_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.28 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.49 seconds; current allocated memory: 28.258 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_203_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_203_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_203_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.29 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.47 seconds; current allocated memory: 28.320 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_204_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_204_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_204_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.33 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.52 seconds; current allocated memory: 28.320 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_205_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_205_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_205_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.27 seconds. CPU system time: 0.1 seconds. Elapsed time: 2.5 seconds; current allocated memory: 28.320 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_206_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_206_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_206_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.28 seconds. CPU system time: 0.08 seconds. Elapsed time: 2.52 seconds; current allocated memory: 28.320 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_207_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_207_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_207_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.31 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.51 seconds; current allocated memory: 28.320 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_208_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_208_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_208_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.28 seconds. CPU system time: 0.08 seconds. Elapsed time: 2.52 seconds; current allocated memory: 28.320 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_209_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_209_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_209_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.28 seconds. CPU system time: 0.08 seconds. Elapsed time: 2.5 seconds; current allocated memory: 28.320 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_210_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_210_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_210_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.25 seconds. CPU system time: 0.08 seconds. Elapsed time: 2.47 seconds; current allocated memory: 28.320 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_211_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_211_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_211_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.28 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.51 seconds; current allocated memory: 28.320 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_212_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_212_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_212_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.29 seconds. CPU system time: 0.08 seconds. Elapsed time: 2.49 seconds; current allocated memory: 28.320 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_213_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_213_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_213_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.26 seconds. CPU system time: 0.08 seconds. Elapsed time: 2.46 seconds; current allocated memory: 28.320 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_214_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_214_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_214_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.28 seconds. CPU system time: 0.09 seconds. Elapsed time: 2.5 seconds; current allocated memory: 28.320 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_215_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_215_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_215_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.3 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.52 seconds; current allocated memory: 28.320 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_216_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_216_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_216_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.29 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.47 seconds; current allocated memory: 28.320 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_217_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_217_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_217_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.29 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.5 seconds; current allocated memory: 28.383 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_218_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_218_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_218_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.29 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.51 seconds; current allocated memory: 28.383 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_219_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_219_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_219_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.26 seconds. CPU system time: 0.08 seconds. Elapsed time: 2.46 seconds; current allocated memory: 28.383 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_220_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_220_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_220_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.28 seconds. CPU system time: 0.09 seconds. Elapsed time: 2.49 seconds; current allocated memory: 28.383 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_221_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_221_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_221_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.27 seconds. CPU system time: 0.08 seconds. Elapsed time: 2.49 seconds; current allocated memory: 28.383 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_222_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_222_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_222_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.26 seconds. CPU system time: 0.08 seconds. Elapsed time: 2.49 seconds; current allocated memory: 28.383 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_223_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_223_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_223_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.28 seconds. CPU system time: 0.11 seconds. Elapsed time: 2.52 seconds; current allocated memory: 28.383 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_224_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_224_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_224_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.29 seconds. CPU system time: 0.08 seconds. Elapsed time: 2.51 seconds; current allocated memory: 28.383 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_225_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_225_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_225_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.29 seconds. CPU system time: 0.1 seconds. Elapsed time: 2.54 seconds; current allocated memory: 28.383 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_226_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_226_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_226_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.28 seconds. CPU system time: 0.09 seconds. Elapsed time: 2.49 seconds; current allocated memory: 28.383 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_227_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_227_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_227_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.34 seconds. CPU system time: 0.08 seconds. Elapsed time: 2.56 seconds; current allocated memory: 28.383 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_228_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_228_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_228_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.28 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.47 seconds; current allocated memory: 28.383 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_229_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_229_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_229_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.29 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.52 seconds; current allocated memory: 28.383 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_230_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_230_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_230_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.27 seconds. CPU system time: 0.08 seconds. Elapsed time: 2.48 seconds; current allocated memory: 28.383 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_231_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_231_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_231_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.28 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.46 seconds; current allocated memory: 28.445 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_232_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_232_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_232_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.3 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.52 seconds; current allocated memory: 28.445 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_233_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_233_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_233_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.26 seconds. CPU system time: 0.08 seconds. Elapsed time: 2.48 seconds; current allocated memory: 28.445 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_234_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_234_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_234_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.28 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.48 seconds; current allocated memory: 28.445 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_235_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_235_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_235_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.29 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.49 seconds; current allocated memory: 28.445 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_236_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_236_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_236_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.32 seconds. CPU system time: 0.09 seconds. Elapsed time: 2.56 seconds; current allocated memory: 28.445 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_237_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_237_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_237_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.28 seconds. CPU system time: 0.09 seconds. Elapsed time: 2.48 seconds; current allocated memory: 28.445 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_238_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_238_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_238_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.31 seconds. CPU system time: 0.09 seconds. Elapsed time: 2.54 seconds; current allocated memory: 28.445 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_239_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_239_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_239_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.31 seconds. CPU system time: 0.09 seconds. Elapsed time: 2.54 seconds; current allocated memory: 28.445 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_240_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_240_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_240_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.31 seconds. CPU system time: 0.08 seconds. Elapsed time: 2.55 seconds; current allocated memory: 28.445 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_241_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_241_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_241_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.31 seconds. CPU system time: 0.08 seconds. Elapsed time: 2.54 seconds; current allocated memory: 28.445 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_242_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_242_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_242_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.31 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.51 seconds; current allocated memory: 28.445 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_243_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_243_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_243_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.29 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.5 seconds; current allocated memory: 28.445 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_244_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_244_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_244_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.3 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.51 seconds; current allocated memory: 28.445 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_245_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_245_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_245_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.29 seconds. CPU system time: 0.08 seconds. Elapsed time: 2.49 seconds; current allocated memory: 28.508 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_246_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_246_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_246_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.31 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.51 seconds; current allocated memory: 28.508 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_247_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_247_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_247_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.28 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.49 seconds; current allocated memory: 28.508 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_248_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_248_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_248_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.27 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.68 seconds; current allocated memory: 28.508 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_249_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_249_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_249_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.29 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.48 seconds; current allocated memory: 28.508 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_250_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_250_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_250_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.28 seconds. CPU system time: 0.08 seconds. Elapsed time: 2.49 seconds; current allocated memory: 28.508 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_251_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_251_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_251_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.32 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.52 seconds; current allocated memory: 28.508 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_252_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_252_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_252_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.3 seconds. CPU system time: 0.09 seconds. Elapsed time: 2.52 seconds; current allocated memory: 28.508 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_253_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_253_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_253_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.3 seconds. CPU system time: 0.08 seconds. Elapsed time: 2.52 seconds; current allocated memory: 28.508 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_254_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_254_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_254_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.29 seconds. CPU system time: 0.09 seconds. Elapsed time: 2.53 seconds; current allocated memory: 28.508 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_255_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_255_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_255_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.28 seconds. CPU system time: 0.09 seconds. Elapsed time: 2.51 seconds; current allocated memory: 28.508 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_256_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_256_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_256_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.35 seconds. CPU system time: 0.08 seconds. Elapsed time: 2.59 seconds; current allocated memory: 28.508 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_257_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_257_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_257_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.3 seconds. CPU system time: 0.09 seconds. Elapsed time: 2.53 seconds; current allocated memory: 28.508 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_258_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_258_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_258_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.31 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.53 seconds; current allocated memory: 28.508 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_259_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_259_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_259_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.29 seconds. CPU system time: 0.08 seconds. Elapsed time: 2.5 seconds; current allocated memory: 28.570 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_260_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_260_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_260_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.3 seconds. CPU system time: 0.09 seconds. Elapsed time: 2.53 seconds; current allocated memory: 28.570 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_261_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_261_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_261_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.34 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.54 seconds; current allocated memory: 28.570 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_262_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_262_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_262_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.3 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.5 seconds; current allocated memory: 28.570 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_263_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_263_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_263_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.32 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.52 seconds; current allocated memory: 28.570 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_264_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_264_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_264_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.31 seconds. CPU system time: 0.09 seconds. Elapsed time: 2.53 seconds; current allocated memory: 28.570 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_265_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_265_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_265_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.33 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.54 seconds; current allocated memory: 28.570 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_266_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_266_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_266_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.28 seconds. CPU system time: 0.08 seconds. Elapsed time: 2.5 seconds; current allocated memory: 28.570 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_267_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_267_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_267_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.32 seconds. CPU system time: 0.08 seconds. Elapsed time: 2.54 seconds; current allocated memory: 28.570 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_268_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_268_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_268_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.31 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.5 seconds; current allocated memory: 28.570 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_269_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_269_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_269_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.31 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.52 seconds; current allocated memory: 28.570 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_270_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_270_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_270_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.32 seconds. CPU system time: 0.08 seconds. Elapsed time: 2.54 seconds; current allocated memory: 28.570 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_271_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_271_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_271_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.32 seconds. CPU system time: 0.08 seconds. Elapsed time: 2.52 seconds; current allocated memory: 28.570 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_272_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_272_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_272_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.32 seconds. CPU system time: 0.08 seconds. Elapsed time: 2.54 seconds; current allocated memory: 28.570 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_273_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_273_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_273_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.32 seconds. CPU system time: 0.08 seconds. Elapsed time: 2.54 seconds; current allocated memory: 28.570 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_274_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_274_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_274_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.31 seconds. CPU system time: 0.08 seconds. Elapsed time: 2.52 seconds; current allocated memory: 28.633 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_275_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_275_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_275_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.32 seconds. CPU system time: 0.09 seconds. Elapsed time: 2.55 seconds; current allocated memory: 28.633 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_276_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_276_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_276_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.31 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.51 seconds; current allocated memory: 28.633 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_277_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_277_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_277_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.3 seconds. CPU system time: 0.08 seconds. Elapsed time: 2.5 seconds; current allocated memory: 28.633 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_278_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_278_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_278_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.31 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.51 seconds; current allocated memory: 28.633 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_279_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_279_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_279_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.31 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.51 seconds; current allocated memory: 28.633 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_280_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_280_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_280_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.3 seconds. CPU system time: 0.09 seconds. Elapsed time: 2.52 seconds; current allocated memory: 28.633 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_281_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_281_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_281_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.31 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.53 seconds; current allocated memory: 28.633 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_282_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_282_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_282_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.29 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.5 seconds; current allocated memory: 28.633 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_283_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_283_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_283_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.31 seconds. CPU system time: 0.08 seconds. Elapsed time: 2.52 seconds; current allocated memory: 28.633 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_284_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_284_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_284_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.32 seconds. CPU system time: 0.08 seconds. Elapsed time: 2.53 seconds; current allocated memory: 28.633 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_285_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_285_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_285_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.32 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.52 seconds; current allocated memory: 28.633 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_286_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_286_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_286_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.3 seconds. CPU system time: 0.09 seconds. Elapsed time: 2.51 seconds; current allocated memory: 28.633 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_287_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_287_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_287_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.35 seconds. CPU system time: 0.08 seconds. Elapsed time: 2.56 seconds; current allocated memory: 28.633 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_288_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_288_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_288_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.3 seconds. CPU system time: 0.08 seconds. Elapsed time: 2.51 seconds; current allocated memory: 28.695 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_289_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_289_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_289_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.33 seconds. CPU system time: 0.08 seconds. Elapsed time: 2.55 seconds; current allocated memory: 28.695 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_290_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_290_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_290_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.32 seconds. CPU system time: 0.08 seconds. Elapsed time: 2.54 seconds; current allocated memory: 28.695 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_291_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_291_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_291_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.33 seconds. CPU system time: 0.09 seconds. Elapsed time: 2.56 seconds; current allocated memory: 28.695 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_292_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_292_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_292_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.3 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.51 seconds; current allocated memory: 28.695 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_293_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_293_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_293_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.3 seconds. CPU system time: 0.09 seconds. Elapsed time: 2.53 seconds; current allocated memory: 28.695 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_294_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_294_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_294_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.31 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.52 seconds; current allocated memory: 28.695 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_295_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_295_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_295_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.3 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.49 seconds; current allocated memory: 28.695 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_296_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_296_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_296_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.3 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.49 seconds; current allocated memory: 28.695 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_297_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_297_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_297_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.31 seconds. CPU system time: 0.08 seconds. Elapsed time: 2.54 seconds; current allocated memory: 28.695 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_298_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_298_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_298_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.33 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.54 seconds; current allocated memory: 28.695 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_299_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_299_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_299_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.3 seconds. CPU system time: 0.08 seconds. Elapsed time: 2.51 seconds; current allocated memory: 28.695 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_300_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_300_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_300_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.33 seconds. CPU system time: 0.09 seconds. Elapsed time: 2.56 seconds; current allocated memory: 28.695 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_301_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_301_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_301_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.33 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.55 seconds; current allocated memory: 28.695 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_302_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_302_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_302_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.34 seconds. CPU system time: 0.08 seconds. Elapsed time: 2.59 seconds; current allocated memory: 28.758 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_303_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_303_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_303_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.34 seconds. CPU system time: 0.09 seconds. Elapsed time: 2.57 seconds; current allocated memory: 28.758 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_304_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_304_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_304_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.32 seconds. CPU system time: 0.09 seconds. Elapsed time: 2.54 seconds; current allocated memory: 28.758 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_305_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_305_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_305_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.34 seconds. CPU system time: 0.08 seconds. Elapsed time: 2.54 seconds; current allocated memory: 28.758 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_306_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_306_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_306_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.34 seconds. CPU system time: 0.09 seconds. Elapsed time: 2.78 seconds; current allocated memory: 28.758 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_307_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_307_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_307_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.32 seconds. CPU system time: 0.09 seconds. Elapsed time: 2.6 seconds; current allocated memory: 28.758 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_308_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_308_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_308_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.31 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.53 seconds; current allocated memory: 28.758 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_309_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_309_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_309_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.34 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.57 seconds; current allocated memory: 28.758 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_310_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_310_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_310_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.31 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.54 seconds; current allocated memory: 28.758 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_311_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_311_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_311_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.31 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.51 seconds; current allocated memory: 28.758 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_312_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_312_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_312_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.34 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.53 seconds; current allocated memory: 28.758 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_313_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_313_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_313_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.34 seconds. CPU system time: 0.08 seconds. Elapsed time: 2.55 seconds; current allocated memory: 28.758 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_314_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_314_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_314_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.32 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.52 seconds; current allocated memory: 28.758 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_315_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_315_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_315_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.34 seconds. CPU system time: 0.08 seconds. Elapsed time: 2.57 seconds; current allocated memory: 28.758 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_316_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_316_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_316_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.32 seconds. CPU system time: 0.1 seconds. Elapsed time: 2.55 seconds; current allocated memory: 28.820 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_317_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_317_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_317_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.3 seconds. CPU system time: 0.09 seconds. Elapsed time: 2.52 seconds; current allocated memory: 28.820 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_318_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_318_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_318_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.36 seconds. CPU system time: 0.1 seconds. Elapsed time: 2.58 seconds; current allocated memory: 28.820 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_319_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_319_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_319_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.33 seconds. CPU system time: 0.1 seconds. Elapsed time: 2.57 seconds; current allocated memory: 28.820 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_320_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_320_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_320_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.32 seconds. CPU system time: 0.08 seconds. Elapsed time: 2.52 seconds; current allocated memory: 28.820 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_321_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_321_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_321_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.35 seconds. CPU system time: 0.09 seconds. Elapsed time: 2.59 seconds; current allocated memory: 28.820 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_322_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_322_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_322_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.34 seconds. CPU system time: 0.09 seconds. Elapsed time: 2.58 seconds; current allocated memory: 28.820 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_323_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_323_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_323_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.37 seconds. CPU system time: 0.08 seconds. Elapsed time: 2.58 seconds; current allocated memory: 28.820 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_324_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_324_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_324_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.32 seconds. CPU system time: 0.08 seconds. Elapsed time: 2.52 seconds; current allocated memory: 28.820 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_325_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_325_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_325_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.32 seconds. CPU system time: 0.09 seconds. Elapsed time: 2.56 seconds; current allocated memory: 28.820 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_326_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_326_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_326_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.32 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.52 seconds; current allocated memory: 28.820 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_327_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_327_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_327_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.32 seconds. CPU system time: 0.08 seconds. Elapsed time: 2.55 seconds; current allocated memory: 28.820 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_328_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_328_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_328_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.31 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.53 seconds; current allocated memory: 28.820 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_329_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_329_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_329_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.35 seconds. CPU system time: 0.08 seconds. Elapsed time: 2.57 seconds; current allocated memory: 28.820 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_330_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_330_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_330_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.35 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.56 seconds; current allocated memory: 28.883 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_331_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_331_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_331_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.32 seconds. CPU system time: 0.08 seconds. Elapsed time: 2.54 seconds; current allocated memory: 28.883 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_332_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_332_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_332_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.35 seconds. CPU system time: 0.08 seconds. Elapsed time: 2.55 seconds; current allocated memory: 28.883 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_333_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_333_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_333_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.34 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.54 seconds; current allocated memory: 28.883 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_334_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_334_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_334_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.35 seconds. CPU system time: 0.09 seconds. Elapsed time: 2.6 seconds; current allocated memory: 28.883 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_335_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_335_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_335_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.32 seconds. CPU system time: 0.09 seconds. Elapsed time: 2.56 seconds; current allocated memory: 28.883 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_336_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_336_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_336_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.35 seconds. CPU system time: 0.08 seconds. Elapsed time: 2.56 seconds; current allocated memory: 28.883 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_337_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_337_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_337_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.33 seconds. CPU system time: 0.09 seconds. Elapsed time: 2.54 seconds; current allocated memory: 28.883 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_338_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_338_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_338_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.34 seconds. CPU system time: 0.09 seconds. Elapsed time: 2.56 seconds; current allocated memory: 28.883 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_339_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_339_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_339_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.33 seconds. CPU system time: 0.09 seconds. Elapsed time: 2.55 seconds; current allocated memory: 28.883 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_340_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_340_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_340_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.34 seconds. CPU system time: 0.08 seconds. Elapsed time: 2.55 seconds; current allocated memory: 28.883 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_341_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_341_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_341_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.34 seconds. CPU system time: 0.08 seconds. Elapsed time: 2.55 seconds; current allocated memory: 28.883 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_342_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_342_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_342_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.35 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.56 seconds; current allocated memory: 28.883 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_343_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_343_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_343_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.33 seconds. CPU system time: 0.08 seconds. Elapsed time: 2.56 seconds; current allocated memory: 28.883 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_344_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_344_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_344_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.35 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.56 seconds; current allocated memory: 28.883 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_345_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_345_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_345_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.31 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.52 seconds; current allocated memory: 28.945 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_346_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_346_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_346_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.34 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.56 seconds; current allocated memory: 28.945 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_347_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_347_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_347_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.34 seconds. CPU system time: 0.08 seconds. Elapsed time: 2.56 seconds; current allocated memory: 28.945 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_348_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_348_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_348_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.36 seconds. CPU system time: 0.08 seconds. Elapsed time: 2.6 seconds; current allocated memory: 28.945 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_349_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_349_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_349_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.34 seconds. CPU system time: 0.08 seconds. Elapsed time: 2.57 seconds; current allocated memory: 28.945 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_350_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_350_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_350_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.35 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.54 seconds; current allocated memory: 28.945 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_351_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_351_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_351_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.4 seconds. CPU system time: 0.08 seconds. Elapsed time: 2.62 seconds; current allocated memory: 28.945 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_352_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_352_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_352_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.34 seconds. CPU system time: 0.08 seconds. Elapsed time: 2.57 seconds; current allocated memory: 28.945 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_353_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_353_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_353_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.35 seconds. CPU system time: 0.09 seconds. Elapsed time: 2.57 seconds; current allocated memory: 28.945 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_354_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_354_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_354_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.35 seconds. CPU system time: 0.08 seconds. Elapsed time: 2.57 seconds; current allocated memory: 28.945 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_355_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_355_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_355_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.34 seconds. CPU system time: 0.09 seconds. Elapsed time: 2.57 seconds; current allocated memory: 28.945 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_356_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_356_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_356_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.38 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.59 seconds; current allocated memory: 28.945 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_357_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_357_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_357_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.34 seconds. CPU system time: 0.08 seconds. Elapsed time: 2.57 seconds; current allocated memory: 28.945 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_358_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_358_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_358_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.36 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.6 seconds; current allocated memory: 28.945 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_359_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_359_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_359_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.35 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.55 seconds; current allocated memory: 29.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_360_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_360_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_360_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.32 seconds. CPU system time: 0.08 seconds. Elapsed time: 2.54 seconds; current allocated memory: 29.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_361_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_361_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_361_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.32 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.53 seconds; current allocated memory: 29.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_362_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_362_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_362_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.35 seconds. CPU system time: 0.09 seconds. Elapsed time: 2.6 seconds; current allocated memory: 29.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_363_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_363_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_363_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.34 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.57 seconds; current allocated memory: 29.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_364_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_364_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_364_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.35 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.55 seconds; current allocated memory: 29.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_365_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_365_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_365_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.36 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.59 seconds; current allocated memory: 29.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_366_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_366_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_366_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.37 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.58 seconds; current allocated memory: 29.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_367_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_367_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_367_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.43 seconds. CPU system time: 0.09 seconds. Elapsed time: 2.69 seconds; current allocated memory: 29.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_368_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_368_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_368_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.34 seconds. CPU system time: 0.08 seconds. Elapsed time: 2.59 seconds; current allocated memory: 29.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_369_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_369_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_369_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.36 seconds. CPU system time: 0.09 seconds. Elapsed time: 2.59 seconds; current allocated memory: 29.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_370_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_370_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_370_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.38 seconds. CPU system time: 0.08 seconds. Elapsed time: 2.81 seconds; current allocated memory: 29.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_371_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_371_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_371_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.36 seconds. CPU system time: 0.08 seconds. Elapsed time: 2.58 seconds; current allocated memory: 29.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_372_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_372_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_372_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.35 seconds. CPU system time: 0.08 seconds. Elapsed time: 2.6 seconds; current allocated memory: 29.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_373_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_373_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_373_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.35 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.6 seconds; current allocated memory: 29.070 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_374_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_374_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_374_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.34 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.53 seconds; current allocated memory: 29.070 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_375_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_375_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_375_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.36 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.54 seconds; current allocated memory: 29.070 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_376_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_376_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_376_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.33 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.52 seconds; current allocated memory: 29.070 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_377_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_377_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_377_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.37 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.58 seconds; current allocated memory: 29.070 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_378_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_378_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_378_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.34 seconds. CPU system time: 0.08 seconds. Elapsed time: 2.55 seconds; current allocated memory: 29.070 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_379_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_379_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_379_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.35 seconds. CPU system time: 0.08 seconds. Elapsed time: 2.58 seconds; current allocated memory: 29.070 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_380_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_380_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_380_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.33 seconds. CPU system time: 0.08 seconds. Elapsed time: 2.57 seconds; current allocated memory: 29.070 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_381_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_381_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_381_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.36 seconds. CPU system time: 0.08 seconds. Elapsed time: 2.58 seconds; current allocated memory: 29.070 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_382_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_382_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_382_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.35 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.58 seconds; current allocated memory: 29.070 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_383_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_383_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_383_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.35 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.54 seconds; current allocated memory: 29.070 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_384_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_384_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_384_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.34 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.56 seconds; current allocated memory: 29.070 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_385_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_385_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_385_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.37 seconds. CPU system time: 0.08 seconds. Elapsed time: 2.58 seconds; current allocated memory: 29.070 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_386_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_386_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_386_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.37 seconds. CPU system time: 0.08 seconds. Elapsed time: 2.58 seconds; current allocated memory: 29.070 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_387_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_387_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_387_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.35 seconds. CPU system time: 0.09 seconds. Elapsed time: 2.58 seconds; current allocated memory: 29.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_388_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_388_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_388_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.38 seconds. CPU system time: 0.08 seconds. Elapsed time: 2.71 seconds; current allocated memory: 29.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_389_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_389_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_389_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.38 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.6 seconds; current allocated memory: 29.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_390_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_390_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_390_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.36 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.58 seconds; current allocated memory: 29.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_391_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_391_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_391_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.34 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.54 seconds; current allocated memory: 29.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_392_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_392_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_392_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.37 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.57 seconds; current allocated memory: 29.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_393_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_393_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_393_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.34 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.53 seconds; current allocated memory: 29.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_394_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_394_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_394_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.35 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.6 seconds; current allocated memory: 29.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_395_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_395_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_395_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.33 seconds. CPU system time: 0.09 seconds. Elapsed time: 2.55 seconds; current allocated memory: 29.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_396_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_396_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_396_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.35 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.59 seconds; current allocated memory: 29.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_397_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_397_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_397_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.35 seconds. CPU system time: 0.08 seconds. Elapsed time: 2.55 seconds; current allocated memory: 29.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_398_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_398_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_398_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.39 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.6 seconds; current allocated memory: 29.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_399_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_399_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_399_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.35 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.55 seconds; current allocated memory: 29.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_400_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_400_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_400_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.35 seconds. CPU system time: 0.1 seconds. Elapsed time: 2.58 seconds; current allocated memory: 29.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_401_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_401_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_401_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.37 seconds. CPU system time: 0.09 seconds. Elapsed time: 2.63 seconds; current allocated memory: 29.195 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_402_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_402_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_402_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.36 seconds. CPU system time: 0.08 seconds. Elapsed time: 2.58 seconds; current allocated memory: 29.195 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_403_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_403_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_403_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.38 seconds. CPU system time: 0.08 seconds. Elapsed time: 2.57 seconds; current allocated memory: 29.195 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_404_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_404_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_404_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.38 seconds. CPU system time: 0.08 seconds. Elapsed time: 2.6 seconds; current allocated memory: 29.195 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_405_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_405_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_405_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.37 seconds. CPU system time: 0.08 seconds. Elapsed time: 2.59 seconds; current allocated memory: 29.195 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_406_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_406_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_406_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.38 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.59 seconds; current allocated memory: 29.195 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_407_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_407_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_407_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.35 seconds. CPU system time: 0.08 seconds. Elapsed time: 2.59 seconds; current allocated memory: 29.195 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_408_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_408_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_408_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.37 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.55 seconds; current allocated memory: 29.195 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_409_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_409_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_409_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.33 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.54 seconds; current allocated memory: 29.195 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_410_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_410_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_410_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.36 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.56 seconds; current allocated memory: 29.195 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_411_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_411_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_411_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.33 seconds. CPU system time: 0.08 seconds. Elapsed time: 2.56 seconds; current allocated memory: 29.195 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_412_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_412_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_412_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.36 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.55 seconds; current allocated memory: 29.195 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_413_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_413_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_413_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.36 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.6 seconds; current allocated memory: 29.195 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_414_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_414_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_414_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.38 seconds. CPU system time: 0.09 seconds. Elapsed time: 2.63 seconds; current allocated memory: 29.195 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_415_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_415_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_415_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.38 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.59 seconds; current allocated memory: 29.195 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_416_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_416_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_416_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.33 seconds. CPU system time: 0.08 seconds. Elapsed time: 2.54 seconds; current allocated memory: 29.258 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_417_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_417_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_417_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.4 seconds. CPU system time: 0.08 seconds. Elapsed time: 2.62 seconds; current allocated memory: 29.258 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_418_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_418_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_418_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.41 seconds. CPU system time: 0.08 seconds. Elapsed time: 2.67 seconds; current allocated memory: 29.258 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_419_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_419_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_419_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.36 seconds. CPU system time: 0.08 seconds. Elapsed time: 2.61 seconds; current allocated memory: 29.258 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_420_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_420_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_420_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.37 seconds. CPU system time: 0.09 seconds. Elapsed time: 2.59 seconds; current allocated memory: 29.258 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_421_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_421_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_421_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.36 seconds. CPU system time: 0.08 seconds. Elapsed time: 2.61 seconds; current allocated memory: 29.258 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_422_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_422_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_422_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.37 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.58 seconds; current allocated memory: 29.258 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_423_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_423_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_423_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.4 seconds. CPU system time: 0.08 seconds. Elapsed time: 2.66 seconds; current allocated memory: 29.258 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_424_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_424_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_424_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.35 seconds. CPU system time: 0.08 seconds. Elapsed time: 2.57 seconds; current allocated memory: 29.258 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_425_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_425_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_425_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.37 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.56 seconds; current allocated memory: 29.258 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_426_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_426_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_426_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.38 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.58 seconds; current allocated memory: 29.258 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_427_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_427_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_427_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.38 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.59 seconds; current allocated memory: 29.258 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_428_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_428_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_428_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.35 seconds. CPU system time: 0.08 seconds. Elapsed time: 2.59 seconds; current allocated memory: 29.258 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_429_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_429_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_429_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.38 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.59 seconds; current allocated memory: 29.258 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_430_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_430_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_430_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.36 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.57 seconds; current allocated memory: 29.258 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_431_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_431_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_431_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.38 seconds. CPU system time: 0.08 seconds. Elapsed time: 2.63 seconds; current allocated memory: 29.320 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_432_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_432_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_432_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.35 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.56 seconds; current allocated memory: 29.320 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_433_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_433_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_433_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.38 seconds. CPU system time: 0.09 seconds. Elapsed time: 2.59 seconds; current allocated memory: 29.320 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8_4_pack_434_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8_4_pack_434_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_8s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8_4_pack_434_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.36 seconds. CPU system time: 0.08 seconds. Elapsed time: 2.57 seconds; current allocated memory: 29.320 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_k_3072_1_Loop_data_drain_AB_proc36' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'systolic_array_k_3072_1_Loop_data_drain_AB_proc36' pipeline 'data_drain_AB' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_k_3072_1_Loop_data_drain_AB_proc36'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.03 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.22 seconds; current allocated memory: 29.320 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_k_3072_1_Block_for_end177_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'systolic_array_k_3072_1_Block_for_end177_proc' is 24579 from HDL expression: (~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_k_3072_1_Block_for_end177_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 6.61 seconds. CPU system time: 0.14 seconds. Elapsed time: 6.88 seconds; current allocated memory: 29.508 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_k_3072_1_Loop_data_drain_C_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'systolic_array_k_3072_1_Loop_data_drain_C_proc' pipeline 'data_drain_C' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_165_48_1_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_k_3072_1_Loop_data_drain_C_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.72 seconds. CPU system time: 0.12 seconds. Elapsed time: 3.05 seconds; current allocated memory: 29.508 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_k_3072_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w8_d16_S' is changed to 'fifo_w8_d16_S_x3' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w8_d2_S' is changed to 'fifo_w8_d2_S_x3' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w48_d31_S' is changed to 'fifo_w48_d31_S_x1' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w48_d30_S' is changed to 'fifo_w48_d30_S_x1' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w48_d29_S' is changed to 'fifo_w48_d29_S_x1' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w48_d28_S' is changed to 'fifo_w48_d28_S_x1' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w48_d27_S' is changed to 'fifo_w48_d27_S_x1' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w48_d26_S' is changed to 'fifo_w48_d26_S_x1' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w48_d25_S' is changed to 'fifo_w48_d25_S_x1' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w48_d24_S' is changed to 'fifo_w48_d24_S_x1' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w48_d23_S' is changed to 'fifo_w48_d23_S_x1' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w48_d22_S' is changed to 'fifo_w48_d22_S_x1' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w48_d21_S' is changed to 'fifo_w48_d21_S_x1' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w48_d20_S' is changed to 'fifo_w48_d20_S_x1' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w48_d19_S' is changed to 'fifo_w48_d19_S_x1' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w48_d18_S' is changed to 'fifo_w48_d18_S_x1' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w48_d17_S' is changed to 'fifo_w48_d17_S_x1' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w48_d16_S' is changed to 'fifo_w48_d16_S_x1' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w48_d15_S' is changed to 'fifo_w48_d15_S_x1' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w48_d14_S' is changed to 'fifo_w48_d14_S_x1' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w48_d13_S' is changed to 'fifo_w48_d13_S_x1' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w48_d12_S' is changed to 'fifo_w48_d12_S_x1' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w48_d11_S' is changed to 'fifo_w48_d11_S_x1' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w48_d10_S' is changed to 'fifo_w48_d10_S_x1' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w48_d9_S' is changed to 'fifo_w48_d9_S_x1' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w48_d8_S' is changed to 'fifo_w48_d8_S_x1' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w48_d7_S' is changed to 'fifo_w48_d7_S_x1' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w48_d6_S' is changed to 'fifo_w48_d6_S_x1' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w48_d5_S' is changed to 'fifo_w48_d5_S_x1' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w48_d4_S' is changed to 'fifo_w48_d4_S_x1' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w48_d3_S' is changed to 'fifo_w48_d3_S_x1' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w48_d2_S' is changed to 'fifo_w48_d2_S_x1' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_k_3072_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 13.58 seconds. CPU system time: 0.43 seconds. Elapsed time: 14.66 seconds; current allocated memory: 29.570 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'l_bias_scale_j_proc51_Pipeline_l_bias_scale_j' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'l_bias_scale_j_proc51_Pipeline_l_bias_scale_j' pipeline 'l_bias_scale_j' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_5129_32_1_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitofp_32s_32_5_no_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'l_bias_scale_j_proc51_Pipeline_l_bias_scale_j'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 12.28 seconds. CPU system time: 0.22 seconds. Elapsed time: 12.77 seconds; current allocated memory: 29.633 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'l_bias_scale_j_proc51' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'l_bias_scale_j_proc51'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.74 seconds. CPU system time: 0.08 seconds. Elapsed time: 2.95 seconds; current allocated memory: 29.695 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop_block_gemm52' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w9_d4_S' is changed to 'fifo_w9_d4_S_x2' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w128_d4_S' is changed to 'fifo_w128_d4_S_x5' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w5_d3_S' is changed to 'fifo_w5_d3_S_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w768_d4_A' is changed to 'fifo_w768_d4_A_x0' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_in_loop_block_gemm52'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3.23 seconds. CPU system time: 0.1 seconds. Elapsed time: 3.52 seconds; current allocated memory: 29.695 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'gemm_systolic_array_ds2_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'gemm_systolic_array_ds2_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4.34 seconds. CPU system time: 0.09 seconds. Elapsed time: 4.55 seconds; current allocated memory: 29.695 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Linear_layer_ds2_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Linear_layer_ds2_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4.41 seconds. CPU system time: 0.08 seconds. Elapsed time: 4.61 seconds; current allocated memory: 29.695 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Res_layer1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Res_layer1_1' pipeline 'l_j13' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Res_layer1_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 5.49 seconds. CPU system time: 0.1 seconds. Elapsed time: 5.74 seconds; current allocated memory: 29.695 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Layer_norm1_1_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Layer_norm1_1_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.06 seconds. CPU system time: 0.08 seconds. Elapsed time: 2.24 seconds; current allocated memory: 29.695 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Layer_norm1_1_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Layer_norm1_1_Pipeline_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.68 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.83 seconds; current allocated memory: 29.695 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Layer_norm1_1_Pipeline_l_mean_var_j14' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Layer_norm1_1_Pipeline_l_mean_var_j14' pipeline 'l_mean_var_j14' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_no_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Layer_norm1_1_Pipeline_l_mean_var_j14'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.75 seconds. CPU system time: 0.08 seconds. Elapsed time: 2.98 seconds; current allocated memory: 29.695 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Layer_norm1_1_Pipeline_l_j16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Layer_norm1_1_Pipeline_l_j16' pipeline 'l_j16' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'Layer_norm1_1_Pipeline_l_j16' is 6900 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'ddiv_64ns_64ns_64_31_no_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_2_no_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fptrunc_64ns_32_2_no_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_7_full_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Layer_norm1_1_Pipeline_l_j16'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 5.2 seconds. CPU system time: 0.14 seconds. Elapsed time: 5.59 seconds; current allocated memory: 29.758 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Layer_norm1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_8_full_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dsqrt_64ns_64ns_64_30_no_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_12_no_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_2_no_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_7_full_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Layer_norm1_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 5.29 seconds. CPU system time: 0.13 seconds. Elapsed time: 5.63 seconds; current allocated memory: 29.758 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'output_writer_1_Pipeline_l_j' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'output_writer_1_Pipeline_l_j' pipeline 'l_j' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'output_writer_1_Pipeline_l_j'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4.83 seconds. CPU system time: 0.08 seconds. Elapsed time: 5.05 seconds; current allocated memory: 29.758 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'output_writer_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'output_writer_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.76 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.92 seconds; current allocated memory: 29.758 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop_l_pack_seq37' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w128_d4_S' is changed to 'fifo_w128_d4_S_x6' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w5_d2_S' is changed to 'fifo_w5_d2_S_x0' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w512_d4_A' is changed to 'fifo_w512_d4_A_x' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_in_loop_l_pack_seq37'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.83 seconds. CPU system time: 0.09 seconds. Elapsed time: 3.08 seconds; current allocated memory: 29.758 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Bert_layer_dataflow_region_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Bert_layer_dataflow_region_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 34.81 seconds. CPU system time: 0.36 seconds. Elapsed time: 35.37 seconds; current allocated memory: 29.758 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Bert_layer_Pipeline_l_write_outp_id_l_write_outp_j' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Bert_layer_Pipeline_l_write_outp_id_l_write_outp_j' pipeline 'l_write_outp_id_l_write_outp_j' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'Bert_layer_Pipeline_l_write_outp_id_l_write_outp_j'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 34.98 seconds. CPU system time: 0.37 seconds. Elapsed time: 35.55 seconds; current allocated memory: 29.758 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Bert_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/inp_addr' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/outp_addr' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'Bert_layer' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Bert_layer'.
WARNING: [HLS 200-1627] Consider increasing the depth of shared memory inp_data to 2 to improve performance, while keeping inter-iteration dependences in mind.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3.83 seconds. CPU system time: 0.1 seconds. Elapsed time: 4.11 seconds; current allocated memory: 29.820 GB.
INFO: [RTMG 210-285] Implementing FIFO 'A_in_buf_0_U(Bert_layer_fifo_w8_d16_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_in_buf_1_U(Bert_layer_fifo_w8_d16_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_in_buf_2_U(Bert_layer_fifo_w8_d16_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_in_buf_3_U(Bert_layer_fifo_w8_d16_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_in_buf_4_U(Bert_layer_fifo_w8_d16_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_in_buf_5_U(Bert_layer_fifo_w8_d16_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_in_buf_6_U(Bert_layer_fifo_w8_d16_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_in_buf_7_U(Bert_layer_fifo_w8_d16_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_in_buf_8_U(Bert_layer_fifo_w8_d16_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_in_buf_9_U(Bert_layer_fifo_w8_d16_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_in_buf_10_U(Bert_layer_fifo_w8_d16_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_in_buf_11_U(Bert_layer_fifo_w8_d16_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_in_buf_12_U(Bert_layer_fifo_w8_d16_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_in_buf_13_U(Bert_layer_fifo_w8_d16_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_in_buf_14_U(Bert_layer_fifo_w8_d16_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_in_buf_15_U(Bert_layer_fifo_w8_d16_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_in_buf_0_U(Bert_layer_fifo_w8_d16_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_in_buf_1_U(Bert_layer_fifo_w8_d16_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_in_buf_2_U(Bert_layer_fifo_w8_d16_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_in_buf_3_U(Bert_layer_fifo_w8_d16_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_in_buf_4_U(Bert_layer_fifo_w8_d16_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_in_buf_5_U(Bert_layer_fifo_w8_d16_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_in_buf_6_U(Bert_layer_fifo_w8_d16_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_in_buf_7_U(Bert_layer_fifo_w8_d16_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_in_buf_8_U(Bert_layer_fifo_w8_d16_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_in_buf_9_U(Bert_layer_fifo_w8_d16_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_in_buf_10_U(Bert_layer_fifo_w8_d16_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_in_buf_11_U(Bert_layer_fifo_w8_d16_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_in_buf_12_U(Bert_layer_fifo_w8_d16_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_in_buf_13_U(Bert_layer_fifo_w8_d16_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_in_buf_14_U(Bert_layer_fifo_w8_d16_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_in_buf_15_U(Bert_layer_fifo_w8_d16_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_0_0_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_1_0_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_2_0_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_3_0_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_4_0_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_5_0_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_6_0_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_7_0_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_8_0_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_9_0_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_10_0_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_11_0_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_12_0_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_13_0_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_14_0_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_15_0_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_0_0_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_1_0_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_2_0_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_3_0_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_4_0_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_5_0_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_6_0_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_7_0_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_8_0_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_9_0_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_10_0_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_11_0_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_12_0_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_13_0_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_14_0_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_15_0_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_0_1_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_0_1_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_channel_U(Bert_layer_fifo_w47_d32_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_0_2_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_1_1_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_U(Bert_layer_fifo_w48_d31_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_0_3_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_2_1_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_509_U(Bert_layer_fifo_w48_d30_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_0_4_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_3_1_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_510_U(Bert_layer_fifo_w48_d29_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_0_5_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_4_1_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_511_U(Bert_layer_fifo_w48_d28_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_0_6_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_5_1_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_512_U(Bert_layer_fifo_w48_d27_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_0_7_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_6_1_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_513_U(Bert_layer_fifo_w48_d26_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_0_8_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_7_1_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_514_U(Bert_layer_fifo_w48_d25_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_0_9_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_8_1_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_515_U(Bert_layer_fifo_w48_d24_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_0_10_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_9_1_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_516_U(Bert_layer_fifo_w48_d23_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_0_11_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_10_1_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_517_U(Bert_layer_fifo_w48_d22_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_0_12_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_11_1_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_518_U(Bert_layer_fifo_w48_d21_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_0_13_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_12_1_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_519_U(Bert_layer_fifo_w48_d20_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_0_14_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_13_1_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_520_U(Bert_layer_fifo_w48_d19_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_0_15_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_14_1_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_521_U(Bert_layer_fifo_w48_d18_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_0_16_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_15_1_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_522_U(Bert_layer_fifo_w48_d17_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_1_1_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_0_2_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_523_U(Bert_layer_fifo_w48_d31_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_1_2_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_1_2_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_524_U(Bert_layer_fifo_w48_d30_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_1_3_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_2_2_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_525_U(Bert_layer_fifo_w48_d29_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_1_4_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_3_2_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_526_U(Bert_layer_fifo_w48_d28_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_1_5_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_4_2_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_527_U(Bert_layer_fifo_w48_d27_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_1_6_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_5_2_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_528_U(Bert_layer_fifo_w48_d26_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_1_7_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_6_2_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_529_U(Bert_layer_fifo_w48_d25_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_1_8_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_7_2_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_530_U(Bert_layer_fifo_w48_d24_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_1_9_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_8_2_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_531_U(Bert_layer_fifo_w48_d23_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_1_10_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_9_2_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_532_U(Bert_layer_fifo_w48_d22_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_1_11_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_10_2_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_533_U(Bert_layer_fifo_w48_d21_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_1_12_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_11_2_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_534_U(Bert_layer_fifo_w48_d20_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_1_13_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_12_2_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_535_U(Bert_layer_fifo_w48_d19_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_1_14_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_13_2_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_536_U(Bert_layer_fifo_w48_d18_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_1_15_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_14_2_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_537_U(Bert_layer_fifo_w48_d17_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_1_16_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_15_2_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_538_U(Bert_layer_fifo_w48_d16_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_2_1_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_0_3_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_539_U(Bert_layer_fifo_w48_d30_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_2_2_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_1_3_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_540_U(Bert_layer_fifo_w48_d29_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_2_3_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_2_3_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_541_U(Bert_layer_fifo_w48_d28_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_2_4_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_3_3_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_542_U(Bert_layer_fifo_w48_d27_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_2_5_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_4_3_U(Bert_layer_fifo_w8_d2_S)' using Shift Registers.
