[{"commit":{"message":"correct uimm assert in vnsra_wi; use vnsra_wi instead of vnsra_wx; add register asserts"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/assembler_riscv.hpp"},{"filename":"src\/hotspot\/cpu\/riscv\/c2_MacroAssembler_riscv.cpp"}],"sha":"370892edcc8ad1f207057f0e9646d9439fd1e726"},{"commit":{"message":"refine code"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/c2_MacroAssembler_riscv.cpp"}],"sha":"08dce191e7c197f69043dc5f04ef3cc7f34cd316"},{"commit":{"message":"refine code according to review comments"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/c2_MacroAssembler_riscv.cpp"}],"sha":"d56f9e257b4ce108210cff5f27e7cc530e6a04c3"},{"commit":{"message":"move code"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/c2_MacroAssembler_riscv.cpp"}],"sha":"80961f22778c5c878c5ddcf87255fde0d7dc1e7d"},{"commit":{"message":"make UseZvfh experimatal; clean code"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/globals_riscv.hpp"},{"filename":"src\/hotspot\/cpu\/riscv\/riscv_v.ad"}],"sha":"0dce1573b189fd98c82f6d190488a7d948211a8b"},{"commit":{"message":"add some comments"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/assembler_riscv.hpp"}],"sha":"5964bb60ae27e035c4fe67af2f53f4018d9f63e1"},{"commit":{"message":"fix jcheck error"},"files":[{"filename":"test\/hotspot\/jtreg\/compiler\/vectorization\/TestFloatConversionsVectorNaN.java"}],"sha":"521c2221a3f80592d2d2f0e1971047557ca92150"},{"commit":{"message":"clean code"},"files":[{"filename":"test\/hotspot\/jtreg\/compiler\/vectorization\/TestFloatConversionsVector.java"}],"sha":"dd9605b074506d76f5169c922ba0fc22f087ff83"},{"commit":{"message":"Merge branch 'master' into float16-to-float-v"},"files":[],"sha":"7f0235651d6993eefca7877c19fc1ef19312fb9e"},{"commit":{"message":"Refine tests"},"files":[{"filename":"test\/hotspot\/jtreg\/compiler\/vectorization\/TestFloatConversionsVector.java"},{"filename":"test\/hotspot\/jtreg\/compiler\/vectorization\/TestFloatConversionsVectorNaN.java"}],"sha":"2037477468a39af3e187fdedb4fc5a8335b01b90"},{"commit":{"message":"Initial commit: VectorCastF2HF"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/assembler_riscv.hpp"},{"filename":"src\/hotspot\/cpu\/riscv\/c2_MacroAssembler_riscv.cpp"},{"filename":"src\/hotspot\/cpu\/riscv\/c2_MacroAssembler_riscv.hpp"},{"filename":"src\/hotspot\/cpu\/riscv\/riscv_v.ad"}],"sha":"3c4a8fc96540e8b614ef7d880467161528c7d4e3"},{"commit":{"message":"fix issues"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/assembler_riscv.hpp"},{"filename":"src\/hotspot\/cpu\/riscv\/c2_MacroAssembler_riscv.cpp"},{"filename":"src\/hotspot\/cpu\/riscv\/riscv_v.ad"}],"sha":"5ffb9d07834678252f5d08a6e88ac2d3f8590bba"},{"commit":{"message":"fix widening vector register to even one"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/riscv_v.ad"}],"sha":"21a7ddd91d43880d3574a493224479c3deb4597f"},{"commit":{"message":"merge master"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/c2_MacroAssembler_riscv.cpp"},{"filename":"src\/hotspot\/cpu\/riscv\/c2_MacroAssembler_riscv.hpp"},{"filename":"src\/hotspot\/cpu\/riscv\/riscv_v.ad"},{"filename":"src\/hotspot\/os_cpu\/linux_riscv\/vm_version_linux_riscv.cpp"}],"sha":"7141c3aacbf96f1b73ac1846d0e839b9fb4024d1"},{"commit":{"message":"fix stub size"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/c2_MacroAssembler_riscv.cpp"}],"sha":"3ff06685e3eba644cb6e5983f989a3176ead94e6"},{"commit":{"message":"merge master"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/assembler_riscv.hpp"},{"filename":"src\/hotspot\/cpu\/riscv\/c2_MacroAssembler_riscv.cpp"},{"filename":"src\/hotspot\/cpu\/riscv\/c2_MacroAssembler_riscv.hpp"},{"filename":"src\/hotspot\/cpu\/riscv\/globals_riscv.hpp"},{"filename":"src\/hotspot\/cpu\/riscv\/vm_version_riscv.hpp"},{"filename":"src\/hotspot\/os_cpu\/linux_riscv\/vm_version_linux_riscv.cpp"}],"sha":"58b9d999767d23754091582242825bac2746a539"},{"commit":{"message":"VectorCastHF2F: Initial Commit"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/assembler_riscv.hpp"},{"filename":"src\/hotspot\/cpu\/riscv\/c2_MacroAssembler_riscv.cpp"},{"filename":"src\/hotspot\/cpu\/riscv\/c2_MacroAssembler_riscv.hpp"},{"filename":"src\/hotspot\/cpu\/riscv\/globals_riscv.hpp"},{"filename":"src\/hotspot\/cpu\/riscv\/riscv_v.ad"},{"filename":"src\/hotspot\/cpu\/riscv\/vm_version_riscv.hpp"},{"filename":"src\/hotspot\/os_cpu\/linux_riscv\/vm_version_linux_riscv.cpp"},{"filename":"test\/hotspot\/jtreg\/compiler\/vectorization\/TestFloatConversionsVector.java"}],"sha":"bca3825afa403cb863b69ec0f9b5e44e6eb7278b"}]