@W: MT529 :"c:\dl-labosi\lab4\count.vhd":20:1:20:2|Found inferred clock count|clk_25m which controls 32 sequential elements including R[31:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
