!s32i = !cir.int<s, 32>
!s64i = !cir.int<s, 64>
!s8i = !cir.int<s, 8>
!void = !cir.void
#fn_attr = #cir<extra({inline = #cir.inline<no>, nothrow = #cir.nothrow, optnone = #cir.optnone})>
!ty_anon2E1_ = !cir.struct<struct "anon.1" {!s8i, !s8i, !s8i, !s8i} #cir.record.decl.ast>
!ty_anon2E0_ = !cir.struct<union "anon.0" {!ty_anon2E1_, !s64i}>
module @"/home/ladisgin/git_proj/juliet-c/testcases/CWE188_Reliance_on_Data_Memory_Layout/CWE188_Reliance_on_Data_Memory_Layout__union_12.c" attributes {cir.lang = #cir.lang<c>, cir.sob = #cir.signed_overflow_behavior<undefined>, cir.triple = "x86_64-unknown-linux-gnu", dlti.dl_spec = #dlti.dl_spec<f16 = dense<16> : vector<2xi64>, i32 = dense<32> : vector<2xi64>, i16 = dense<16> : vector<2xi64>, !llvm.ptr<271> = dense<32> : vector<4xi64>, !llvm.ptr<272> = dense<64> : vector<4xi64>, f128 = dense<128> : vector<2xi64>, !llvm.ptr<270> = dense<32> : vector<4xi64>, f64 = dense<64> : vector<2xi64>, f80 = dense<128> : vector<2xi64>, i128 = dense<128> : vector<2xi64>, i64 = dense<64> : vector<2xi64>, i8 = dense<8> : vector<2xi64>, i1 = dense<8> : vector<2xi64>, !llvm.ptr = dense<64> : vector<4xi64>, "dlti.endianness" = "little", "dlti.stack_alignment" = 128 : i64>} {
  cir.func no_proto private @globalReturnsTrueOrFalse(...) -> !s32i loc(#loc74)
  cir.func private @printIntLine(!s32i) loc(#loc75)
  cir.func no_proto @CWE188_Reliance_on_Data_Memory_Layout__union_12_bad() extra(#fn_attr) {
    %0 = cir.alloca !ty_anon2E0_, !cir.ptr<!ty_anon2E0_>, ["unionStructLong"] {alignment = 8 : i64} loc(#loc77)
    %1 = cir.alloca !s64i, !cir.ptr<!s64i>, ["longNumber"] {alignment = 8 : i64} loc(#loc78)
    cir.br ^bb1 loc(#loc79)
  ^bb1:  // pred: ^bb0
    %2 = cir.get_global @globalReturnsTrueOrFalse : !cir.ptr<!cir.func<!s32i (...)>> loc(#loc80)
    %3 = cir.cast(bitcast, %2 : !cir.ptr<!cir.func<!s32i (...)>>), !cir.ptr<!cir.func<!s32i ()>> loc(#loc80)
    %4 = cir.call %3() : (!cir.ptr<!cir.func<!s32i ()>>) -> !s32i loc(#loc13)
    %5 = cir.cast(int_to_bool, %4 : !s32i), !cir.bool loc(#loc13)
    cir.brcond %5 ^bb2, ^bb5 loc(#loc81)
  ^bb2:  // pred: ^bb1
    cir.br ^bb3 loc(#loc82)
  ^bb3:  // pred: ^bb2
    %6 = cir.const #cir.int<270544960> : !s32i loc(#loc20)
    %7 = cir.cast(integral, %6 : !s32i), !s64i loc(#loc20)
    %8 = cir.get_member %0[1] {name = "longNumber"} : !cir.ptr<!ty_anon2E0_> -> !cir.ptr<!s64i> loc(#loc21)
    cir.store %7, %8 : !s64i, !cir.ptr<!s64i> loc(#loc83)
    %9 = cir.const #cir.int<128> : !s32i loc(#loc23)
    %10 = cir.get_member %0[0] {name = "structChars"} : !cir.ptr<!ty_anon2E0_> -> !cir.ptr<!ty_anon2E1_> loc(#loc24)
    %11 = cir.get_member %10[3] {name = "charFourth"} : !cir.ptr<!ty_anon2E1_> -> !cir.ptr<!s8i> loc(#loc25)
    %12 = cir.load %11 : !cir.ptr<!s8i>, !s8i loc(#loc26)
    %13 = cir.cast(integral, %12 : !s8i), !s32i loc(#loc26)
    %14 = cir.binop(or, %13, %9) : !s32i loc(#loc84)
    %15 = cir.cast(integral, %14 : !s32i), !s8i loc(#loc84)
    cir.store %15, %11 : !s8i, !cir.ptr<!s8i> loc(#loc84)
    %16 = cir.get_member %0[1] {name = "longNumber"} : !cir.ptr<!ty_anon2E0_> -> !cir.ptr<!s64i> loc(#loc21)
    %17 = cir.load %16 : !cir.ptr<!s64i>, !s64i loc(#loc28)
    %18 = cir.cast(integral, %17 : !s64i), !s32i loc(#loc28)
    cir.call @printIntLine(%18) : (!s32i) -> () loc(#loc29)
    cir.br ^bb4 loc(#loc19)
  ^bb4:  // pred: ^bb3
    cir.br ^bb8 loc(#loc16)
  ^bb5:  // pred: ^bb1
    cir.br ^bb6 loc(#loc85)
  ^bb6:  // pred: ^bb5
    %19 = cir.const #cir.int<270544960> : !s32i loc(#loc32)
    %20 = cir.cast(integral, %19 : !s32i), !s64i loc(#loc32)
    cir.store %20, %1 : !s64i, !cir.ptr<!s64i> loc(#loc86)
    %21 = cir.const #cir.int<9223372036854775807> : !s64i loc(#loc34)
    %22 = cir.unary(minus, %21) : !s64i, !s64i loc(#loc34)
    %23 = cir.const #cir.int<1> : !s64i loc(#loc34)
    %24 = cir.binop(sub, %22, %23) nsw : !s64i loc(#loc34)
    %25 = cir.load %1 : !cir.ptr<!s64i>, !s64i loc(#loc35)
    %26 = cir.binop(or, %25, %24) : !s64i loc(#loc87)
    cir.store %26, %1 : !s64i, !cir.ptr<!s64i> loc(#loc87)
    %27 = cir.load %1 : !cir.ptr<!s64i>, !s64i loc(#loc37)
    %28 = cir.cast(integral, %27 : !s64i), !s32i loc(#loc37)
    cir.call @printIntLine(%28) : (!s32i) -> () loc(#loc38)
    cir.br ^bb7 loc(#loc31)
  ^bb7:  // pred: ^bb6
    cir.br ^bb8 loc(#loc12)
  ^bb8:  // 2 preds: ^bb4, ^bb7
    cir.br ^bb9 loc(#loc12)
  ^bb9:  // pred: ^bb8
    cir.return loc(#loc6)
  } loc(#loc76)
  cir.func no_proto @CWE188_Reliance_on_Data_Memory_Layout__union_12_good() extra(#fn_attr) {
    %0 = cir.get_global @good1 : !cir.ptr<!cir.func<!void ()>> loc(#loc89)
    cir.call %0() : (!cir.ptr<!cir.func<!void ()>>) -> () loc(#loc41)
    cir.return loc(#loc40)
  } loc(#loc88)
  cir.func no_proto internal private @good1() extra(#fn_attr) {
    %0 = cir.alloca !s64i, !cir.ptr<!s64i>, ["longNumber"] {alignment = 8 : i64} loc(#loc91)
    %1 = cir.alloca !s64i, !cir.ptr<!s64i>, ["longNumber"] {alignment = 8 : i64} loc(#loc92)
    cir.br ^bb1 loc(#loc93)
  ^bb1:  // pred: ^bb0
    %2 = cir.get_global @globalReturnsTrueOrFalse : !cir.ptr<!cir.func<!s32i (...)>> loc(#loc94)
    %3 = cir.cast(bitcast, %2 : !cir.ptr<!cir.func<!s32i (...)>>), !cir.ptr<!cir.func<!s32i ()>> loc(#loc94)
    %4 = cir.call %3() : (!cir.ptr<!cir.func<!s32i ()>>) -> !s32i loc(#loc51)
    %5 = cir.cast(int_to_bool, %4 : !s32i), !cir.bool loc(#loc51)
    cir.brcond %5 ^bb2, ^bb5 loc(#loc95)
  ^bb2:  // pred: ^bb1
    cir.br ^bb3 loc(#loc96)
  ^bb3:  // pred: ^bb2
    %6 = cir.const #cir.int<270544960> : !s32i loc(#loc58)
    %7 = cir.cast(integral, %6 : !s32i), !s64i loc(#loc58)
    cir.store %7, %0 : !s64i, !cir.ptr<!s64i> loc(#loc97)
    %8 = cir.const #cir.int<9223372036854775807> : !s64i loc(#loc60)
    %9 = cir.unary(minus, %8) : !s64i, !s64i loc(#loc60)
    %10 = cir.const #cir.int<1> : !s64i loc(#loc60)
    %11 = cir.binop(sub, %9, %10) nsw : !s64i loc(#loc60)
    %12 = cir.load %0 : !cir.ptr<!s64i>, !s64i loc(#loc61)
    %13 = cir.binop(or, %12, %11) : !s64i loc(#loc98)
    cir.store %13, %0 : !s64i, !cir.ptr<!s64i> loc(#loc98)
    %14 = cir.load %0 : !cir.ptr<!s64i>, !s64i loc(#loc63)
    %15 = cir.cast(integral, %14 : !s64i), !s32i loc(#loc63)
    cir.call @printIntLine(%15) : (!s32i) -> () loc(#loc64)
    cir.br ^bb4 loc(#loc57)
  ^bb4:  // pred: ^bb3
    cir.br ^bb8 loc(#loc54)
  ^bb5:  // pred: ^bb1
    cir.br ^bb6 loc(#loc99)
  ^bb6:  // pred: ^bb5
    %16 = cir.const #cir.int<270544960> : !s32i loc(#loc67)
    %17 = cir.cast(integral, %16 : !s32i), !s64i loc(#loc67)
    cir.store %17, %1 : !s64i, !cir.ptr<!s64i> loc(#loc100)
    %18 = cir.const #cir.int<9223372036854775807> : !s64i loc(#loc69)
    %19 = cir.unary(minus, %18) : !s64i, !s64i loc(#loc69)
    %20 = cir.const #cir.int<1> : !s64i loc(#loc69)
    %21 = cir.binop(sub, %19, %20) nsw : !s64i loc(#loc69)
    %22 = cir.load %1 : !cir.ptr<!s64i>, !s64i loc(#loc70)
    %23 = cir.binop(or, %22, %21) : !s64i loc(#loc101)
    cir.store %23, %1 : !s64i, !cir.ptr<!s64i> loc(#loc101)
    %24 = cir.load %1 : !cir.ptr<!s64i>, !s64i loc(#loc72)
    %25 = cir.cast(integral, %24 : !s64i), !s32i loc(#loc72)
    cir.call @printIntLine(%25) : (!s32i) -> () loc(#loc73)
    cir.br ^bb7 loc(#loc66)
  ^bb7:  // pred: ^bb6
    cir.br ^bb8 loc(#loc50)
  ^bb8:  // 2 preds: ^bb4, ^bb7
    cir.br ^bb9 loc(#loc50)
  ^bb9:  // pred: ^bb8
    cir.return loc(#loc44)
  } loc(#loc90)
} loc(#loc)
#loc = loc("/home/ladisgin/git_proj/juliet-c/testcases/CWE188_Reliance_on_Data_Memory_Layout/CWE188_Reliance_on_Data_Memory_Layout__union_12.c":0:0)
#loc1 = loc("../../testcasesupport/std_testcase_io.h":52:1)
#loc2 = loc("../../testcasesupport/std_testcase_io.h":52:30)
#loc3 = loc("../../testcasesupport/std_testcase_io.h":18:1)
#loc4 = loc("../../testcasesupport/std_testcase_io.h":18:33)
#loc5 = loc("CWE188_Reliance_on_Data_Memory_Layout__union_12.c":20:1)
#loc6 = loc("CWE188_Reliance_on_Data_Memory_Layout__union_12.c":55:1)
#loc7 = loc("CWE188_Reliance_on_Data_Memory_Layout__union_12.c":25:13)
#loc8 = loc("CWE188_Reliance_on_Data_Memory_Layout__union_12.c":32:15)
#loc9 = loc("CWE188_Reliance_on_Data_Memory_Layout__union_12.c":43:13)
#loc10 = loc("CWE188_Reliance_on_Data_Memory_Layout__union_12.c":43:18)
#loc11 = loc("CWE188_Reliance_on_Data_Memory_Layout__union_12.c":22:5)
#loc12 = loc("CWE188_Reliance_on_Data_Memory_Layout__union_12.c":54:5)
#loc13 = loc("CWE188_Reliance_on_Data_Memory_Layout__union_12.c":22:8)
#loc14 = loc("CWE188_Reliance_on_Data_Memory_Layout__union_12.c":22:33)
#loc15 = loc("CWE188_Reliance_on_Data_Memory_Layout__union_12.c":23:5)
#loc16 = loc("CWE188_Reliance_on_Data_Memory_Layout__union_12.c":39:5)
#loc17 = loc("CWE188_Reliance_on_Data_Memory_Layout__union_12.c":41:5)
#loc18 = loc("CWE188_Reliance_on_Data_Memory_Layout__union_12.c":24:9)
#loc19 = loc("CWE188_Reliance_on_Data_Memory_Layout__union_12.c":38:9)
#loc20 = loc("CWE188_Reliance_on_Data_Memory_Layout__union_12.c":33:42)
#loc21 = loc("CWE188_Reliance_on_Data_Memory_Layout__union_12.c":31:22)
#loc22 = loc("CWE188_Reliance_on_Data_Memory_Layout__union_12.c":33:13)
#loc23 = loc("CWE188_Reliance_on_Data_Memory_Layout__union_12.c":36:55)
#loc24 = loc("CWE188_Reliance_on_Data_Memory_Layout__union_12.c":30:19)
#loc25 = loc("CWE188_Reliance_on_Data_Memory_Layout__union_12.c":29:60)
#loc26 = loc("CWE188_Reliance_on_Data_Memory_Layout__union_12.c":36:52)
#loc27 = loc("CWE188_Reliance_on_Data_Memory_Layout__union_12.c":36:13)
#loc28 = loc("CWE188_Reliance_on_Data_Memory_Layout__union_12.c":37:42)
#loc29 = loc("CWE188_Reliance_on_Data_Memory_Layout__union_12.c":37:13)
#loc30 = loc("CWE188_Reliance_on_Data_Memory_Layout__union_12.c":42:9)
#loc31 = loc("CWE188_Reliance_on_Data_Memory_Layout__union_12.c":53:9)
#loc32 = loc("CWE188_Reliance_on_Data_Memory_Layout__union_12.c":44:26)
#loc33 = loc("CWE188_Reliance_on_Data_Memory_Layout__union_12.c":44:13)
#loc34 = loc("CWE188_Reliance_on_Data_Memory_Layout__union_12.c":51:27)
#loc35 = loc("CWE188_Reliance_on_Data_Memory_Layout__union_12.c":51:24)
#loc36 = loc("CWE188_Reliance_on_Data_Memory_Layout__union_12.c":51:13)
#loc37 = loc("CWE188_Reliance_on_Data_Memory_Layout__union_12.c":52:26)
#loc38 = loc("CWE188_Reliance_on_Data_Memory_Layout__union_12.c":52:13)
#loc39 = loc("CWE188_Reliance_on_Data_Memory_Layout__union_12.c":96:1)
#loc40 = loc("CWE188_Reliance_on_Data_Memory_Layout__union_12.c":99:1)
#loc41 = loc("CWE188_Reliance_on_Data_Memory_Layout__union_12.c":98:5)
#loc42 = loc("CWE188_Reliance_on_Data_Memory_Layout__union_12.c":98:11)
#loc43 = loc("CWE188_Reliance_on_Data_Memory_Layout__union_12.c":62:1)
#loc44 = loc("CWE188_Reliance_on_Data_Memory_Layout__union_12.c":94:1)
#loc45 = loc("CWE188_Reliance_on_Data_Memory_Layout__union_12.c":67:13)
#loc46 = loc("CWE188_Reliance_on_Data_Memory_Layout__union_12.c":67:18)
#loc47 = loc("CWE188_Reliance_on_Data_Memory_Layout__union_12.c":82:13)
#loc48 = loc("CWE188_Reliance_on_Data_Memory_Layout__union_12.c":82:18)
#loc49 = loc("CWE188_Reliance_on_Data_Memory_Layout__union_12.c":64:5)
#loc50 = loc("CWE188_Reliance_on_Data_Memory_Layout__union_12.c":93:5)
#loc51 = loc("CWE188_Reliance_on_Data_Memory_Layout__union_12.c":64:8)
#loc52 = loc("CWE188_Reliance_on_Data_Memory_Layout__union_12.c":64:33)
#loc53 = loc("CWE188_Reliance_on_Data_Memory_Layout__union_12.c":65:5)
#loc54 = loc("CWE188_Reliance_on_Data_Memory_Layout__union_12.c":78:5)
#loc55 = loc("CWE188_Reliance_on_Data_Memory_Layout__union_12.c":80:5)
#loc56 = loc("CWE188_Reliance_on_Data_Memory_Layout__union_12.c":66:9)
#loc57 = loc("CWE188_Reliance_on_Data_Memory_Layout__union_12.c":77:9)
#loc58 = loc("CWE188_Reliance_on_Data_Memory_Layout__union_12.c":68:26)
#loc59 = loc("CWE188_Reliance_on_Data_Memory_Layout__union_12.c":68:13)
#loc60 = loc("CWE188_Reliance_on_Data_Memory_Layout__union_12.c":75:27)
#loc61 = loc("CWE188_Reliance_on_Data_Memory_Layout__union_12.c":75:24)
#loc62 = loc("CWE188_Reliance_on_Data_Memory_Layout__union_12.c":75:13)
#loc63 = loc("CWE188_Reliance_on_Data_Memory_Layout__union_12.c":76:26)
#loc64 = loc("CWE188_Reliance_on_Data_Memory_Layout__union_12.c":76:13)
#loc65 = loc("CWE188_Reliance_on_Data_Memory_Layout__union_12.c":81:9)
#loc66 = loc("CWE188_Reliance_on_Data_Memory_Layout__union_12.c":92:9)
#loc67 = loc("CWE188_Reliance_on_Data_Memory_Layout__union_12.c":83:26)
#loc68 = loc("CWE188_Reliance_on_Data_Memory_Layout__union_12.c":83:13)
#loc69 = loc("CWE188_Reliance_on_Data_Memory_Layout__union_12.c":90:27)
#loc70 = loc("CWE188_Reliance_on_Data_Memory_Layout__union_12.c":90:24)
#loc71 = loc("CWE188_Reliance_on_Data_Memory_Layout__union_12.c":90:13)
#loc72 = loc("CWE188_Reliance_on_Data_Memory_Layout__union_12.c":91:26)
#loc73 = loc("CWE188_Reliance_on_Data_Memory_Layout__union_12.c":91:13)
#loc74 = loc(fused[#loc1, #loc2])
#loc75 = loc(fused[#loc3, #loc4])
#loc76 = loc(fused[#loc5, #loc6])
#loc77 = loc(fused[#loc7, #loc8])
#loc78 = loc(fused[#loc9, #loc10])
#loc79 = loc(fused[#loc11, #loc12])
#loc80 = loc(fused[#loc13, #loc14])
#loc81 = loc(fused[#loc15, #loc16, #loc17, #loc12])
#loc82 = loc(fused[#loc18, #loc19])
#loc83 = loc(fused[#loc22, #loc20])
#loc84 = loc(fused[#loc27, #loc23])
#loc85 = loc(fused[#loc30, #loc31])
#loc86 = loc(fused[#loc33, #loc32])
#loc87 = loc(fused[#loc36, #loc34])
#loc88 = loc(fused[#loc39, #loc40])
#loc89 = loc(fused[#loc41, #loc42])
#loc90 = loc(fused[#loc43, #loc44])
#loc91 = loc(fused[#loc45, #loc46])
#loc92 = loc(fused[#loc47, #loc48])
#loc93 = loc(fused[#loc49, #loc50])
#loc94 = loc(fused[#loc51, #loc52])
#loc95 = loc(fused[#loc53, #loc54, #loc55, #loc50])
#loc96 = loc(fused[#loc56, #loc57])
#loc97 = loc(fused[#loc59, #loc58])
#loc98 = loc(fused[#loc62, #loc60])
#loc99 = loc(fused[#loc65, #loc66])
#loc100 = loc(fused[#loc68, #loc67])
#loc101 = loc(fused[#loc71, #loc69])
