<?xml version="1.0" encoding="utf-8"?>

<aegean version="0.1" xmlns:xi="http://www.w3.org/2001/XInclude" >
	<description>Demonstration of a system with the phase enabled NI on the de2-115 board</description>

	<platform width="2" height="2" >

		<!-- <topology topotype="bitorus"/"mesh"/"custom" routerDepth="k" linkDepth="k"> -->
		<topology topoType="bitorus" routerDepth="3" linkDepth="0" routerType="sync" />

		<nodes>
			<node id="pat0" loc="(0,0)" IPTypeRef="ml605" SPMSize="4K" />
			<node id="pat1" loc="(1,0)" IPTypeRef="ml605" SPMSize="4K" />
			<node id="pat2" loc="(0,1)" IPTypeRef="ml605" SPMSize="4K" />
			<node id="pat3" loc="(1,1)" IPTypeRef="ml605" SPMSize="4K" />
		</nodes>

		<memory id="ram0" DevTypeRef="Ssram16" size="2M" />

		<!-- The standard IP cores are included -->
		<xi:include href="./ip/ip.xml" />
		<!-- The standard Devices are included -->
		<xi:include href="./io/dev.xml" />
		<!-- The IO ports for the ml605 board are included-->
		<xi:include href="./boards/ml605.xml" />

	</platform>

	<application>

		<entries>
			<entry node="pat0" entity="main" parameters="0 1" srcFile="file:///test2.c"/>
			<entry node="pat1" entity="main" parameters="0 1" srcFile="file:///test2.c"/>
			<entry node="pat2" entity="main" parameters="0 1" srcFile="file:///test2.c"/>
			<entry node="pat3" entity="main" parameters="0 1" srcFile="file:///test2.c"/>
		</entries>

		<memMap>
			<mem start="0xfff000" end="0xffff00" cached="false" >Description of the given memory area.</mem>
		</memMap>

		<!-- <communication comtype="all2all"/"custom" phits="s"> -->
		<communication comType="all2all" phits="3">

		</communication>
	</application>

</aegean>
