{"vcs1":{"timestamp_begin":1684261249.930102081, "rt":1.23, "ut":0.37, "st":0.20}}
{"vcselab":{"timestamp_begin":1684261251.252329057, "rt":1.21, "ut":0.45, "st":0.15}}
{"link":{"timestamp_begin":1684261252.529930876, "rt":0.41, "ut":0.21, "st":0.14}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1684261249.294012744}
{"VCS_COMP_START_TIME": 1684261249.294012744}
{"VCS_COMP_END_TIME": 1684261254.416080581}
{"VCS_USER_OPTIONS": "testbench.v SRAM.v -full64 -R -debug_access+all +v2k +neg_tchk"}
{"vcs1": {"peak_mem": 330372}}
{"stitch_vcselab": {"peak_mem": 211884}}
