# Television Decoder (TVD) is an interface that transforms Composite Video Broadcast Signal (CVBS) or component signal into YUV data.

#type; TVD_TOP; Video Decoding
#base; TVD_TOP 0x05C00000

#irq; TVD 139
#irqrv; TVD 123


#regdef; TVD_TOP_MAP; 0x0000; TVD TOP MAP Register
#regdef; TVD_3D_CTL1; 0x0008; TVD 3D DMA CONTROL Register1
#regdef; TVD_3D_CTL2; 0x000C; TVD 3D DMA CONTROL Register2
#regdef; TVD_3D_CTL3; 0x0010; TVD 3D DMA CONTROL Register3
#regdef; TVD_3D_CTL4; 0x0014; TVD 3D DMA CONTROL Register4
#regdef; TVD_3D_CTL5; 0x0018; TVD 3D DMA CONTROL Register5
#aggreg; TVD_ADC; 0x0020 4; TVD ADC Registers N (N = 0 to 3)
#regdef; TVD_TOP_CTL; 0x04; TVD TOP CONTROL Register
#regdef; TVD_ADC_CTL; 0x08; TVD ADC CONTROL Register
#regdef; TVD_ADC_CFG; 0x0c; TVD ADC CONFIGURATION Register
#regdef; padding 0; 0x020; Need for address arithmetics
#aggregend;

#typeend;

#type; TVD0; Video Decoding
#base; TVD0 0x05C01000


#regdef; TVD_EN; 0x0000; TVD MODULE CONTROL Register
#regdef; TVD_MODE; 0x0004; TVD MODE CONTROL Register
#regdef; TVD_CLAMP_AGC1; 0x0008; TVD CLAMP & AGC CONTROL Register1
#regdef; TVD_CLAMP_AGC2; 0x000C; TVD CLAMP & AGC CONTROL Register2
#regdef; TVD_HLOCK1; 0x0010; TVD HLOCK CONTROL Register1
#regdef; TVD_HLOCK2; 0x0014; TVD HLOCK CONTROL Register2
#regdef; TVD_HLOCK3; 0x0018; TVD HLOCK CONTROL Register3
#regdef; TVD_HLOCK4; 0x001C; TVD HLOCK CONTROL Register4
#regdef; TVD_HLOCK5; 0x0020; TVD HLOCK CONTROL Register5
#regdef; TVD_VLOCK1; 0x0024; TVD VLOCK CONTROL Register1
#regdef; TVD_VLOCK2; 0x0028; TVD VLOCK CONTROL Register2
#regdef; TVD_CLOCK1; 0x0030; TVD CHROMA LOCK CONTROL Register1
#regdef; TVD_CLOCK2; 0x0034; TVD CHROMA LOCK CONTROL Register2
#regdef; TVD_YC_SEP1; 0x0040; TVD YC SEPERATION CONROL Register1
#regdef; TVD_YC_SEP2; 0x0044; TVD YC SEPERATION CONROL Register2
#regdef; TVD_ENHANCE1; 0x0050; TVD ENHANCEMENT CONTROL Register1
#regdef; TVD_ENHANCE2; 0x0054; TVD ENHANCEMENT CONTROL Register2
#regdef; TVD_ENHANCE3; 0x0058; TVD ENHANCEMENT CONTROL Register3
#regdef; TVD_WB1; 0x0060; TVD WB DMA CONTROL Register1
#regdef; TVD_WB2; 0x0064; TVD WB DMA CONTROL Register2
#regdef; TVD_WB3; 0x0068; TVD WB DMA CONTROL Register3
#regdef; TVD_WB4; 0x006C; TVD WB DMA CONTROL Register4
#regdef; TVD_IRQ_CTL; 0x0080; TVD DMA Interrupt Control Register
#regdef; TVD_IRQ_STATUS; 0x0090; TVD DMA Interrupt Status Register
#regdef; TVD_DEBUG1; 0x0100; TVD DEBUG CONTROL Register1
#regdef; TVD_STATUS1; 0x0180; TVD DEBUG STATUS Register1
#regdef; TVD_STATUS2; 0x0184; TVD DEBUG STATUS Register2
#regdef; TVD_STATUS3; 0x0188; TVD DEBUG STATUS Register3
#regdef; TVD_STATUS4; 0x018C; TVD DEBUG STATUS Register4
#regdef; TVD_STATUS5; 0x0190; TVD DEBUG STATUS Register5
#regdef; TVD_STATUS6; 0x0194; TVD DEBUG STATUS Register6
#typeend;
