#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sat Jun  7 00:43:48 2025
# Process ID: 6700
# Current directory: C:/Users/dbata/Desktop/TP2/Multiplicador/Sintesis
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent22264 C:\Users\dbata\Desktop\TP2\Multiplicador\Sintesis\multiplicador.xpr
# Log file: C:/Users/dbata/Desktop/TP2/Multiplicador/Sintesis/vivado.log
# Journal file: C:/Users/dbata/Desktop/TP2/Multiplicador/Sintesis\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/dbata/Desktop/TP2/Multiplicador/Sintesis/multiplicador.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a15tftg256-1
Top: fp_mul
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 870.926 ; gain = 109.926
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'fp_mul' [C:/Users/dbata/Desktop/TP2/Multiplicador/Fuentes/multiplicador.vhd:21]
	Parameter N bound to: 20 - type: integer 
	Parameter NE bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fp_mul' (1#1) [C:/Users/dbata/Desktop/TP2/Multiplicador/Fuentes/multiplicador.vhd:21]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 926.188 ; gain = 165.188
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 926.188 ; gain = 165.188
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 926.188 ; gain = 165.188
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a15tftg256-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1095.836 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:20 ; elapsed = 00:00:11 . Memory (MB): peak = 1170.672 ; gain = 409.672
6 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:11 . Memory (MB): peak = 1170.672 ; gain = 447.684
write_schematic -format pdf -orientation portrait C:/Users/dbata/Downloads/schematic.pdf
C:/Users/dbata/Downloads/schematic.pdf
exit
INFO: [Common 17-206] Exiting Vivado at Sat Jun  7 00:51:44 2025...
