Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto b4595c4181dd4deb974b2b47fb1d2d92 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_adder_CLA_behav xil_defaultlib.tb_adder_CLA xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.half_adders
Compiling module xil_defaultlib.CLA_generator
Compiling module xil_defaultlib.xor_mod
Compiling module xil_defaultlib.adder_CLA_top
Compiling module xil_defaultlib.tb_adder_CLA
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_adder_CLA_behav
