<head>
<link rel="stylesheet" href="../../style.css" type="text/css">
</head>
<a href="javascript:history.go(-1)" onMouseOver="self.status=document.referrer;return true">Go Back</a>
<p align='right'><a href='avr8.tar.gz'>Source code</a></p>
<body>
<div class="main">
 <div class="mid" id="dm">
  <div class="content" id="dmc">
   <h2>
    Details
   </h2>
   <p>
    Name: avr8
    <br/>
    Created: Jul 30, 2010
    <br/>
    Updated: Aug 29, 2010
    <br/>
    SVN Updated: Jul 30, 2010
    
    
    
    
    
    
   </p>
   <h2>
    Other project properties
   </h2>
   <p>
    Category:
    
     Processor
    
    <br/>
    Language:
    
     Verilog
    
    <br/>
    Development status:
    
     Beta
    
    <br/>
    Additional info:
    <br/>
    WishBone Compliant: No
    <br/>
    License: LGPL
   </p>
   <div id="d_Description">
    <h2>
     
     
     Description
    </h2>
    <p id="p_Description">
     This CPU project does not implement fully AVR compatible core.
     <br/>
     Instead it realizes very minimal functionality.
     <br/>
     Task was to make kind of CPU that can fit into very small CPLD (Altera's EPM240T100C5) and still leave some space for other logic.
     <br/>
     Development platform was choosed opensource "Marsohod" board. About this board You can read more on
     
      http://www.marsohod.org/index.php/howtostart/plata
     
     but it is Russian idea and pages. This board is dedicated for education, hobbies, creating electronic toys etc.
     <br/>
     Board has 4 buttons, 8 LEDs, 2 step motor control sockets.
     <br/>
     In AVR8 project we had implemented:
     <br/>
     1) only four general purpose registers r16..r19;
     <br/>
     2) general purpose register r20, bits connected to 8 LEDs of board
     <br/>
     3) general purpose register r21, bits connected to 6 step motor output pins
     <br/>
     4) read only register r22, low 4 bits read status of 4 board buttons.
     <br/>
     Thus, no i/o ports, no timers, interrupts and other AVR features.
     <br/>
     Anyway somehow this core is partly compatible to real microcontroller.
     <br/>
     Altera's CPLD has User Flash Memory, so called UFM. It is organased as 512 words 16 bits each.
     <br/>
     So AVR program can be stored there.
     <br/>
     Project implements following AVR instructions:
     <br/>
     -----------------------------------------------
     <br/>
     ADD  0000 11rd dddd rrrr
     <br/>
     SUB  0001 10rd dddd rrrr
     <br/>
     AND  0010 00rd dddd rrrr
     <br/>
     EOR  0010 01rd dddd rrrr
     <br/>
     OR   0010 10rd dddd rrrr
     <br/>
     MOV  0010 11rd dddd rrrr
     <br/>
     CP   0001 01rd dddd rrrr
     <br/>
     LSR  1001 010d dddd 0110
     <br/>
     SUBI 0101 KKKK dddd KKKK
     <br/>
     ANDI 0111 KKKK dddd KKKK
     <br/>
     ORI  0110 KKKK dddd KKKK
     <br/>
     CPI  0011 KKKK dddd KKKK
     <br/>
     LDI  1110 KKKK dddd KKKK
     <br/>
     BREQ 1111 00kk kkkk k001
     <br/>
     BRNE 1111 01kk kkkk k001
     <br/>
     BRCS 1111 00kk kkkk k000
     <br/>
     BRCC 1111 01kk kkkk k000
     <br/>
     -----------------------------------------------
     <br/>
     Letter "d" encodes destination register.
     <br/>
     Letter "r" encodes source register.
     <br/>
     "k" encodes immediate values.
     <br/>
     Core also inmpelemnts only two flags "Z" and "C".
     <br/>
     Corresponding conditional jumps BREQ, BRNE, BRCS, BRCC were realized.
     <br/>
     No real jumps of subrotine calls, no memory.
     <br/>
     As resources are extremelly limited,
     <br/>
     seems this cannot work, but test program was written in ATMEL AVRStudio.
     <br/>
     Test application polls board buttons and blinks board LEDs accordingly.
     <br/>
     Test application is that:
     <br/>
     .include "1200def.inc"
     <br/>
     .device AT90S1200
     <br/>
     .cseg
     <br/>
     .org 0
     <br/>
     start:
     <br/>
     ;initial one bit in register
     <br/>
     ldi    r16,$80
     <br/>
     rd_port:
     <br/>
     ;read port (key status)
     <br/>
     mov    r17,r22
     <br/>
     cpi r17,$0f
     <br/>
     ;go and blink one LED if no key pressed
     <br/>
     breq do_xor
     <br/>
     cpi r17,$0e
     <br/>
     ;go and right shift LEDs if key[0] pressed
     <br/>
     breq do_rshift
     <br/>
     cpi r17,$0d
     <br/>
     ;go and left shift LEDs if key[1] pressed
     <br/>
     breq do_lshift
     <br/>
     ;jump to read keys
     <br/>
     or    r16,r16
     <br/>
     brne rd_port
     <br/>
     do_rshift:
     <br/>
     cpi r16,1
     <br/>
     breq set80
     <br/>
     lsr    r16
     <br/>
     mov    r20,r16
     <br/>
     brne pause
     <br/>
     set80:
     <br/>
     ldi    r16,$80
     <br/>
     mov    r20,r16
     <br/>
     or    r16,r16
     <br/>
     brne pause
     <br/>
     do_lshift:
     <br/>
     cpi r16,$80
     <br/>
     breq set1
     <br/>
     lsl    r16
     <br/>
     mov    r20,r16
     <br/>
     brne pause
     <br/>
     set1:
     <br/>
     ldi    r16,$01
     <br/>
     mov    r20,r16
     <br/>
     or    r16,r16
     <br/>
     brne pause
     <br/>
     do_xor:
     <br/>
     eor    r20,r16
     <br/>
     pause:
     <br/>
     ldi    r18,$10
     <br/>
     cycle2:
     <br/>
     ldi r19,$FF
     <br/>
     cycle1:
     <br/>
     or    r19,r19
     <br/>
     or    r19,r19
     <br/>
     subi r19,1
     <br/>
     brne cycle1
     <br/>
     subi r18,1
     <br/>
     brne cycle2
     <br/>
     or    r16,r16
     <br/>
     brne rd_port
     <br/>
     <br/>
     <br/>
     <br/>
    </p>
   </div>
  </div>
  <div style="clear:both;margin-left:200px;">
  </div>
 </div>
</div>
</body>
<p id='foot'>Database updated on 12 June 2015</p>
