Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.2 (win64) Build 932637 Wed Jun 11 13:33:10 MDT 2014
| Date         : Sun Apr 24 14:28:37 2016
| Host         : tammuz running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file system_wrapper_control_sets_placed.rpt
| Design       : system_wrapper
| Device       : xc7z020
-------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+-------------------------------------------------------------------+-------+
|                               Status                              | Count |
+-------------------------------------------------------------------+-------+
| Number of unique control sets                                     |    54 |
| Minimum Number of register sites lost to control set restrictions |   138 |
+-------------------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             123 |           50 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             651 |          195 |
| Yes          | No                    | No                     |             425 |          150 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             703 |          224 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-----------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                  Clock Signal                 |                                                                 Enable Signal                                                                |                                                             Set/Reset Signal                                                            | Slice Load Count | Bel Load Count |
+-----------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/sel        |                                                                                                                                         |                1 |              2 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                              | system_i/rst_processing_system7_0_100M/U0/EXT_LPF/lpf_int                                                                               |                2 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/ZedboardOLED_0/inst/ZedboardOLED_v1_0_S00_AXI_inst/n_0_temp_page[1]_i_2                                                             | system_i/ZedboardOLED_0/inst/ZedboardOLED_v1_0_S00_AXI_inst/n_0_temp_page[1]_i_1                                                        |                1 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/O9      |                                                                                                                                         |                1 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/ZedboardOLED_0/inst/ZedboardOLED_v1_0_S00_AXI_inst/n_0_temp_index[3]_i_2                                                            | system_i/ZedboardOLED_0/inst/ZedboardOLED_v1_0_S00_AXI_inst/n_0_temp_index[3]_i_1                                                       |                3 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/O9      | system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/O2 |                1 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/O11     | system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/O2 |                1 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/ZedboardOLED_0/inst/ZedboardOLED_v1_0_S00_AXI_inst/SPI_COMP/n_0_shift_counter[3]_i_1                                                | system_i/ZedboardOLED_0/inst/ZedboardOLED_v1_0_S00_AXI_inst/SPI_COMP/n_0_current_state[28]_i_2                                          |                1 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/O9[0]   |                                                                                                                                         |                1 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/O11     |                                                                                                                                         |                2 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/ZedboardOLED_0/inst/ZedboardOLED_v1_0_S00_AXI_inst/n_0_after_state[98]_i_1                                                          | system_i/ZedboardOLED_0/inst/ZedboardOLED_v1_0_S00_AXI_inst/n_0_after_state[60]_i_1                                                     |                3 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/ZedboardOLED_0/inst/ZedboardOLED_v1_0_S00_AXI_inst/n_0_after_state[98]_i_1                                                          | system_i/ZedboardOLED_0/inst/ZedboardOLED_v1_0_S00_AXI_inst/n_0_after_state[53]_i_1                                                     |                3 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/O11[0]  |                                                                                                                                         |                1 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                              | system_i/ZedboardOLED_0/inst/ZedboardOLED_v1_0_S00_AXI_inst/SPI_COMP/O1                                                                 |                1 |              5 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/ZedboardOLED_0/inst/ZedboardOLED_v1_0_S00_AXI_inst/n_0_axi_arready_i_1                                                              | system_i/ZedboardOLED_0/inst/ZedboardOLED_v1_0_S00_AXI_inst/p_0_out                                                                     |                3 |              5 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/ZedboardOLED_0/inst/ZedboardOLED_v1_0_S00_AXI_inst/axi_awready0                                                                     | system_i/ZedboardOLED_0/inst/ZedboardOLED_v1_0_S00_AXI_inst/p_0_out                                                                     |                2 |              5 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/ZedboardOLED_0/inst/ZedboardOLED_v1_0_S00_AXI_inst/DELAY_COMP/n_0_current_state[27]_i_1                                             | system_i/ZedboardOLED_0/inst/ZedboardOLED_v1_0_S00_AXI_inst/n_0_RST_internal_reg                                                        |                2 |              5 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/rst_processing_system7_0_100M/U0/SEQ/seq_cnt_en                                                                                     | system_i/rst_processing_system7_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                         |                1 |              6 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/ZedboardOLED_0/inst/ZedboardOLED_v1_0_S00_AXI_inst/SPI_COMP/n_0_current_state[28]_i_1__0                                            | system_i/ZedboardOLED_0/inst/ZedboardOLED_v1_0_S00_AXI_inst/n_0_RST_internal_reg                                                        |                3 |              6 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/O13     |                                                                                                                                         |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                              | system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/SR[0]             |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/O12     |                                                                                                                                         |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/ZedboardOLED_0/inst/ZedboardOLED_v1_0_S00_AXI_inst/SPI_COMP/n_0_shift_register[7]_i_1                                               |                                                                                                                                         |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]    |                                                                                                                                         |                4 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/O10[0]  |                                                                                                                                         |                3 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/ZedboardOLED_0/inst/ZedboardOLED_v1_0_S00_AXI_inst/n_0_temp_spi_data[7]_i_1                                                         |                                                                                                                                         |                6 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/O10[0]  |                                                                                                                                         |                3 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]    |                                                                                                                                         |                4 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r          | system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0] |                3 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/ZedboardOLED_0/inst/ZedboardOLED_v1_0_S00_AXI_inst/n_0_temp_page[1]_i_2                                                             |                                                                                                                                         |                7 |             10 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/ZedboardOLED_0/inst/ZedboardOLED_v1_0_S00_AXI_inst/n_0_temp_index[3]_i_2                                                            |                                                                                                                                         |                9 |             10 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/ZedboardOLED_0/inst/ZedboardOLED_v1_0_S00_AXI_inst/n_0_temp_addr[10]_i_1                                                            |                                                                                                                                         |                8 |             11 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/ZedboardOLED_0/inst/ZedboardOLED_v1_0_S00_AXI_inst/n_0_RST_internal_reg                                                             |                                                                                                                                         |                3 |             12 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/ZedboardOLED_0/inst/ZedboardOLED_v1_0_S00_AXI_inst/DELAY_COMP/n_0_ms_counter[0]_i_1                                                 | system_i/ZedboardOLED_0/inst/ZedboardOLED_v1_0_S00_AXI_inst/DELAY_COMP/n_0_current_state[27]_i_2                                        |                3 |             12 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r              |                                                                                                                                         |                4 |             13 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/p_1_in                 |                                                                                                                                         |                3 |             14 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/O2                     |                                                                                                                                         |                3 |             14 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                              | system_i/ZedboardOLED_0/inst/ZedboardOLED_v1_0_S00_AXI_inst/DELAY_COMP/n_0_current_state[27]_i_2                                        |                3 |             17 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/O3      |                                                                                                                                         |                3 |             20 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/O2                    |                                                                                                                                         |                8 |             28 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/O14[0]  |                                                                                                                                         |                7 |             28 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/O13[0]  |                                                                                                                                         |                8 |             28 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/O2                    |                                                                                                                                         |                8 |             28 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/ZedboardOLED_0/inst/ZedboardOLED_v1_0_S00_AXI_inst/slv_reg_rden                                                                     | system_i/ZedboardOLED_0/inst/ZedboardOLED_v1_0_S00_AXI_inst/p_0_out                                                                     |               10 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0 |                                                                                                                                         |                9 |             34 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/p_1_in                 |                                                                                                                                         |                7 |             47 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/O2                     |                                                                                                                                         |                8 |             47 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/ZedboardOLED_0/inst/ZedboardOLED_v1_0_S00_AXI_inst/n_0_current_screen[3][0][7]_i_2                                                  | system_i/ZedboardOLED_0/inst/ZedboardOLED_v1_0_S00_AXI_inst/n_0_current_screen[3][0][5]_i_1                                             |               17 |             64 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/ZedboardOLED_0/inst/ZedboardOLED_v1_0_S00_AXI_inst/n_0_after_state[98]_i_1                                                          |                                                                                                                                         |               40 |             68 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                              | system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                       |               19 |             70 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/ZedboardOLED_0/inst/ZedboardOLED_v1_0_S00_AXI_inst/DELAY_COMP/O1                                                                    | system_i/ZedboardOLED_0/inst/ZedboardOLED_v1_0_S00_AXI_inst/n_0_RST_internal_reg                                                        |               42 |             84 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                              |                                                                                                                                         |               51 |            124 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/ZedboardOLED_0/inst/ZedboardOLED_v1_0_S00_AXI_inst/n_0_current_screen[3][0][7]_i_2                                                  | system_i/ZedboardOLED_0/inst/ZedboardOLED_v1_0_S00_AXI_inst/n_0_current_screen[3][0][7]_i_1                                             |              125 |            448 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                              | system_i/ZedboardOLED_0/inst/ZedboardOLED_v1_0_S00_AXI_inst/p_0_out                                                                     |              168 |            547 |
+-----------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


