# can2.0b_sbff
Evaluation version of a CAN 2.0B Verilog IP core for FPGA use. Supports 11-bit identifiers with bit stuffing, CRC, and arbitration. Includes testbench for simulation. AXI interface, extended ID, and synthesis support available in full version. Contact for licensing.
