/*
 * Copyright (c) 2024 TOKITA Hiroshi
 * SPDX-License-Identifier: Apache-2.0
 */

/ {
	m5stack_mbus_header: m5stack_mbus_connector {
		compatible = "m5stack,mbus-header";
		#gpio-cells = <2>;
		gpio-map-mask = <0xffffffff 0xffffffc0>;
		gpio-map-pass-thru = <0 0x3f>;
		gpio-map =			/* 0  GND      */
			   <1 0  &gpio 10 0>,	/* 1  ADC1     */
						/* 2  GND      */
			   <3 0  &gpio  8 0>,	/* 3  PB_IN    */
						/* 4  GND      */
						/* 5  AXP PG   */
			   <6 0  &gpio 37 0>,	/* 6  MOSI     */
			   <7 0  &gpio  5 0>,	/* 7  DAC0     */
			   <8 0  &gpio 35 0>,	/* 8  MISO     */
			   <9 0  &gpio  9 0>,	/* 9  PB_OUT   */
			   <10 0 &gpio 36 0>,	/* 10 SCK      */
						/* 11 3.3V     */
			   <12 0 &gpio 44 0>,	/* 12 RXD0     */
			   <13 0 &gpio 43 0>,	/* 13 TXD0     */
			   <14 0 &gpio 18 0>,	/* 14 RXD1     */
			   <15 0 &gpio 17 0>,	/* 15 TXD1     */
			   <16 0 &gpio 12 0>,	/* 16 intSDA   */
			   <17 0 &gpio 11 0>,	/* 17 intSCL   */
			   <18 0 &gpio  2 0>,	/* 18 SDA      */
			   <19 0 &gpio  1 0>,	/* 19 SCL      */
			   <20 0 &gpio  6 0>,	/* 20 GPIO     */
			   <21 0 &gpio  7 0>,	/* 21 GPIO     */
			   <22 0 &gpio 13 0>,	/* 22 I2S_DIN  */
			   <23 0 &gpio  0 0>,	/* 23 I2S_MCLK */
						/* 24 NC       */
			   <25 0 &gpio  3 0>;	/* 25 I2S_DOUT */
						/* 26 NC       */
						/* 27 5V       */
						/* 28 NC       */
						/* 29 BAT      */
	};
};

m5stack_mbus_i2c: &i2c1 {};
m5stack_mbus_uart0: &uart0 {};
m5stack_mbus_uart1: &uart1 {};
m5stack_mbus_spi: &spi3 {};
