
CNTRL.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00015f54  08000188  08000188  00001188  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000558  080160e0  080160e0  000170e0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08016638  08016638  000181bc  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08016638  08016638  00017638  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08016640  08016640  000181bc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08016640  08016640  00017640  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08016644  08016644  00017644  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001bc  20000000  08016648  00018000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  000181bc  2**0
                  CONTENTS
 10 .bss          00006980  200001bc  200001bc  000181bc  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  20006b3c  20006b3c  000181bc  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  000181bc  2**0
                  CONTENTS, READONLY
 13 .debug_info   00020a47  00000000  00000000  000181ec  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00004f84  00000000  00000000  00038c33  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001bc8  00000000  00000000  0003dbb8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00001572  00000000  00000000  0003f780  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00026d80  00000000  00000000  00040cf2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00026a47  00000000  00000000  00067a72  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000d79eb  00000000  00000000  0008e4b9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000086  00000000  00000000  00165ea4  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00007ccc  00000000  00000000  00165f2c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000063  00000000  00000000  0016dbf8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	@ (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	@ (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	@ (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	200001bc 	.word	0x200001bc
 80001a4:	00000000 	.word	0x00000000
 80001a8:	080160c4 	.word	0x080160c4

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	@ (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	@ (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	@ (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	200001c0 	.word	0x200001c0
 80001c4:	080160c4 	.word	0x080160c4

080001c8 <__aeabi_drsub>:
 80001c8:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80001cc:	e002      	b.n	80001d4 <__adddf3>
 80001ce:	bf00      	nop

080001d0 <__aeabi_dsub>:
 80001d0:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080001d4 <__adddf3>:
 80001d4:	b530      	push	{r4, r5, lr}
 80001d6:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80001da:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80001de:	ea94 0f05 	teq	r4, r5
 80001e2:	bf08      	it	eq
 80001e4:	ea90 0f02 	teqeq	r0, r2
 80001e8:	bf1f      	itttt	ne
 80001ea:	ea54 0c00 	orrsne.w	ip, r4, r0
 80001ee:	ea55 0c02 	orrsne.w	ip, r5, r2
 80001f2:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80001f6:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80001fa:	f000 80e2 	beq.w	80003c2 <__adddf3+0x1ee>
 80001fe:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000202:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000206:	bfb8      	it	lt
 8000208:	426d      	neglt	r5, r5
 800020a:	dd0c      	ble.n	8000226 <__adddf3+0x52>
 800020c:	442c      	add	r4, r5
 800020e:	ea80 0202 	eor.w	r2, r0, r2
 8000212:	ea81 0303 	eor.w	r3, r1, r3
 8000216:	ea82 0000 	eor.w	r0, r2, r0
 800021a:	ea83 0101 	eor.w	r1, r3, r1
 800021e:	ea80 0202 	eor.w	r2, r0, r2
 8000222:	ea81 0303 	eor.w	r3, r1, r3
 8000226:	2d36      	cmp	r5, #54	@ 0x36
 8000228:	bf88      	it	hi
 800022a:	bd30      	pophi	{r4, r5, pc}
 800022c:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000230:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000234:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000238:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800023c:	d002      	beq.n	8000244 <__adddf3+0x70>
 800023e:	4240      	negs	r0, r0
 8000240:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000244:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000248:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800024c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000250:	d002      	beq.n	8000258 <__adddf3+0x84>
 8000252:	4252      	negs	r2, r2
 8000254:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000258:	ea94 0f05 	teq	r4, r5
 800025c:	f000 80a7 	beq.w	80003ae <__adddf3+0x1da>
 8000260:	f1a4 0401 	sub.w	r4, r4, #1
 8000264:	f1d5 0e20 	rsbs	lr, r5, #32
 8000268:	db0d      	blt.n	8000286 <__adddf3+0xb2>
 800026a:	fa02 fc0e 	lsl.w	ip, r2, lr
 800026e:	fa22 f205 	lsr.w	r2, r2, r5
 8000272:	1880      	adds	r0, r0, r2
 8000274:	f141 0100 	adc.w	r1, r1, #0
 8000278:	fa03 f20e 	lsl.w	r2, r3, lr
 800027c:	1880      	adds	r0, r0, r2
 800027e:	fa43 f305 	asr.w	r3, r3, r5
 8000282:	4159      	adcs	r1, r3
 8000284:	e00e      	b.n	80002a4 <__adddf3+0xd0>
 8000286:	f1a5 0520 	sub.w	r5, r5, #32
 800028a:	f10e 0e20 	add.w	lr, lr, #32
 800028e:	2a01      	cmp	r2, #1
 8000290:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000294:	bf28      	it	cs
 8000296:	f04c 0c02 	orrcs.w	ip, ip, #2
 800029a:	fa43 f305 	asr.w	r3, r3, r5
 800029e:	18c0      	adds	r0, r0, r3
 80002a0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002a4:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80002a8:	d507      	bpl.n	80002ba <__adddf3+0xe6>
 80002aa:	f04f 0e00 	mov.w	lr, #0
 80002ae:	f1dc 0c00 	rsbs	ip, ip, #0
 80002b2:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002b6:	eb6e 0101 	sbc.w	r1, lr, r1
 80002ba:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80002be:	d31b      	bcc.n	80002f8 <__adddf3+0x124>
 80002c0:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80002c4:	d30c      	bcc.n	80002e0 <__adddf3+0x10c>
 80002c6:	0849      	lsrs	r1, r1, #1
 80002c8:	ea5f 0030 	movs.w	r0, r0, rrx
 80002cc:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80002d0:	f104 0401 	add.w	r4, r4, #1
 80002d4:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80002d8:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80002dc:	f080 809a 	bcs.w	8000414 <__adddf3+0x240>
 80002e0:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80002e4:	bf08      	it	eq
 80002e6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80002ea:	f150 0000 	adcs.w	r0, r0, #0
 80002ee:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80002f2:	ea41 0105 	orr.w	r1, r1, r5
 80002f6:	bd30      	pop	{r4, r5, pc}
 80002f8:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80002fc:	4140      	adcs	r0, r0
 80002fe:	eb41 0101 	adc.w	r1, r1, r1
 8000302:	3c01      	subs	r4, #1
 8000304:	bf28      	it	cs
 8000306:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 800030a:	d2e9      	bcs.n	80002e0 <__adddf3+0x10c>
 800030c:	f091 0f00 	teq	r1, #0
 8000310:	bf04      	itt	eq
 8000312:	4601      	moveq	r1, r0
 8000314:	2000      	moveq	r0, #0
 8000316:	fab1 f381 	clz	r3, r1
 800031a:	bf08      	it	eq
 800031c:	3320      	addeq	r3, #32
 800031e:	f1a3 030b 	sub.w	r3, r3, #11
 8000322:	f1b3 0220 	subs.w	r2, r3, #32
 8000326:	da0c      	bge.n	8000342 <__adddf3+0x16e>
 8000328:	320c      	adds	r2, #12
 800032a:	dd08      	ble.n	800033e <__adddf3+0x16a>
 800032c:	f102 0c14 	add.w	ip, r2, #20
 8000330:	f1c2 020c 	rsb	r2, r2, #12
 8000334:	fa01 f00c 	lsl.w	r0, r1, ip
 8000338:	fa21 f102 	lsr.w	r1, r1, r2
 800033c:	e00c      	b.n	8000358 <__adddf3+0x184>
 800033e:	f102 0214 	add.w	r2, r2, #20
 8000342:	bfd8      	it	le
 8000344:	f1c2 0c20 	rsble	ip, r2, #32
 8000348:	fa01 f102 	lsl.w	r1, r1, r2
 800034c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000350:	bfdc      	itt	le
 8000352:	ea41 010c 	orrle.w	r1, r1, ip
 8000356:	4090      	lslle	r0, r2
 8000358:	1ae4      	subs	r4, r4, r3
 800035a:	bfa2      	ittt	ge
 800035c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000360:	4329      	orrge	r1, r5
 8000362:	bd30      	popge	{r4, r5, pc}
 8000364:	ea6f 0404 	mvn.w	r4, r4
 8000368:	3c1f      	subs	r4, #31
 800036a:	da1c      	bge.n	80003a6 <__adddf3+0x1d2>
 800036c:	340c      	adds	r4, #12
 800036e:	dc0e      	bgt.n	800038e <__adddf3+0x1ba>
 8000370:	f104 0414 	add.w	r4, r4, #20
 8000374:	f1c4 0220 	rsb	r2, r4, #32
 8000378:	fa20 f004 	lsr.w	r0, r0, r4
 800037c:	fa01 f302 	lsl.w	r3, r1, r2
 8000380:	ea40 0003 	orr.w	r0, r0, r3
 8000384:	fa21 f304 	lsr.w	r3, r1, r4
 8000388:	ea45 0103 	orr.w	r1, r5, r3
 800038c:	bd30      	pop	{r4, r5, pc}
 800038e:	f1c4 040c 	rsb	r4, r4, #12
 8000392:	f1c4 0220 	rsb	r2, r4, #32
 8000396:	fa20 f002 	lsr.w	r0, r0, r2
 800039a:	fa01 f304 	lsl.w	r3, r1, r4
 800039e:	ea40 0003 	orr.w	r0, r0, r3
 80003a2:	4629      	mov	r1, r5
 80003a4:	bd30      	pop	{r4, r5, pc}
 80003a6:	fa21 f004 	lsr.w	r0, r1, r4
 80003aa:	4629      	mov	r1, r5
 80003ac:	bd30      	pop	{r4, r5, pc}
 80003ae:	f094 0f00 	teq	r4, #0
 80003b2:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80003b6:	bf06      	itte	eq
 80003b8:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80003bc:	3401      	addeq	r4, #1
 80003be:	3d01      	subne	r5, #1
 80003c0:	e74e      	b.n	8000260 <__adddf3+0x8c>
 80003c2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003c6:	bf18      	it	ne
 80003c8:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003cc:	d029      	beq.n	8000422 <__adddf3+0x24e>
 80003ce:	ea94 0f05 	teq	r4, r5
 80003d2:	bf08      	it	eq
 80003d4:	ea90 0f02 	teqeq	r0, r2
 80003d8:	d005      	beq.n	80003e6 <__adddf3+0x212>
 80003da:	ea54 0c00 	orrs.w	ip, r4, r0
 80003de:	bf04      	itt	eq
 80003e0:	4619      	moveq	r1, r3
 80003e2:	4610      	moveq	r0, r2
 80003e4:	bd30      	pop	{r4, r5, pc}
 80003e6:	ea91 0f03 	teq	r1, r3
 80003ea:	bf1e      	ittt	ne
 80003ec:	2100      	movne	r1, #0
 80003ee:	2000      	movne	r0, #0
 80003f0:	bd30      	popne	{r4, r5, pc}
 80003f2:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80003f6:	d105      	bne.n	8000404 <__adddf3+0x230>
 80003f8:	0040      	lsls	r0, r0, #1
 80003fa:	4149      	adcs	r1, r1
 80003fc:	bf28      	it	cs
 80003fe:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 8000402:	bd30      	pop	{r4, r5, pc}
 8000404:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000408:	bf3c      	itt	cc
 800040a:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 800040e:	bd30      	popcc	{r4, r5, pc}
 8000410:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000414:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000418:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800041c:	f04f 0000 	mov.w	r0, #0
 8000420:	bd30      	pop	{r4, r5, pc}
 8000422:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000426:	bf1a      	itte	ne
 8000428:	4619      	movne	r1, r3
 800042a:	4610      	movne	r0, r2
 800042c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000430:	bf1c      	itt	ne
 8000432:	460b      	movne	r3, r1
 8000434:	4602      	movne	r2, r0
 8000436:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800043a:	bf06      	itte	eq
 800043c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000440:	ea91 0f03 	teqeq	r1, r3
 8000444:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000448:	bd30      	pop	{r4, r5, pc}
 800044a:	bf00      	nop

0800044c <__aeabi_ui2d>:
 800044c:	f090 0f00 	teq	r0, #0
 8000450:	bf04      	itt	eq
 8000452:	2100      	moveq	r1, #0
 8000454:	4770      	bxeq	lr
 8000456:	b530      	push	{r4, r5, lr}
 8000458:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800045c:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000460:	f04f 0500 	mov.w	r5, #0
 8000464:	f04f 0100 	mov.w	r1, #0
 8000468:	e750      	b.n	800030c <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_i2d>:
 800046c:	f090 0f00 	teq	r0, #0
 8000470:	bf04      	itt	eq
 8000472:	2100      	moveq	r1, #0
 8000474:	4770      	bxeq	lr
 8000476:	b530      	push	{r4, r5, lr}
 8000478:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800047c:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000480:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 8000484:	bf48      	it	mi
 8000486:	4240      	negmi	r0, r0
 8000488:	f04f 0100 	mov.w	r1, #0
 800048c:	e73e      	b.n	800030c <__adddf3+0x138>
 800048e:	bf00      	nop

08000490 <__aeabi_f2d>:
 8000490:	0042      	lsls	r2, r0, #1
 8000492:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000496:	ea4f 0131 	mov.w	r1, r1, rrx
 800049a:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800049e:	bf1f      	itttt	ne
 80004a0:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80004a4:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80004a8:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80004ac:	4770      	bxne	lr
 80004ae:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80004b2:	bf08      	it	eq
 80004b4:	4770      	bxeq	lr
 80004b6:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80004ba:	bf04      	itt	eq
 80004bc:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80004c0:	4770      	bxeq	lr
 80004c2:	b530      	push	{r4, r5, lr}
 80004c4:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004cc:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80004d0:	e71c      	b.n	800030c <__adddf3+0x138>
 80004d2:	bf00      	nop

080004d4 <__aeabi_ul2d>:
 80004d4:	ea50 0201 	orrs.w	r2, r0, r1
 80004d8:	bf08      	it	eq
 80004da:	4770      	bxeq	lr
 80004dc:	b530      	push	{r4, r5, lr}
 80004de:	f04f 0500 	mov.w	r5, #0
 80004e2:	e00a      	b.n	80004fa <__aeabi_l2d+0x16>

080004e4 <__aeabi_l2d>:
 80004e4:	ea50 0201 	orrs.w	r2, r0, r1
 80004e8:	bf08      	it	eq
 80004ea:	4770      	bxeq	lr
 80004ec:	b530      	push	{r4, r5, lr}
 80004ee:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80004f2:	d502      	bpl.n	80004fa <__aeabi_l2d+0x16>
 80004f4:	4240      	negs	r0, r0
 80004f6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80004fa:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80004fe:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000502:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000506:	f43f aed8 	beq.w	80002ba <__adddf3+0xe6>
 800050a:	f04f 0203 	mov.w	r2, #3
 800050e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000512:	bf18      	it	ne
 8000514:	3203      	addne	r2, #3
 8000516:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800051a:	bf18      	it	ne
 800051c:	3203      	addne	r2, #3
 800051e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000522:	f1c2 0320 	rsb	r3, r2, #32
 8000526:	fa00 fc03 	lsl.w	ip, r0, r3
 800052a:	fa20 f002 	lsr.w	r0, r0, r2
 800052e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000532:	ea40 000e 	orr.w	r0, r0, lr
 8000536:	fa21 f102 	lsr.w	r1, r1, r2
 800053a:	4414      	add	r4, r2
 800053c:	e6bd      	b.n	80002ba <__adddf3+0xe6>
 800053e:	bf00      	nop

08000540 <__aeabi_dmul>:
 8000540:	b570      	push	{r4, r5, r6, lr}
 8000542:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000546:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 800054a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800054e:	bf1d      	ittte	ne
 8000550:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000554:	ea94 0f0c 	teqne	r4, ip
 8000558:	ea95 0f0c 	teqne	r5, ip
 800055c:	f000 f8de 	bleq	800071c <__aeabi_dmul+0x1dc>
 8000560:	442c      	add	r4, r5
 8000562:	ea81 0603 	eor.w	r6, r1, r3
 8000566:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800056a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800056e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000572:	bf18      	it	ne
 8000574:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000578:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800057c:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000580:	d038      	beq.n	80005f4 <__aeabi_dmul+0xb4>
 8000582:	fba0 ce02 	umull	ip, lr, r0, r2
 8000586:	f04f 0500 	mov.w	r5, #0
 800058a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800058e:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 8000592:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000596:	f04f 0600 	mov.w	r6, #0
 800059a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800059e:	f09c 0f00 	teq	ip, #0
 80005a2:	bf18      	it	ne
 80005a4:	f04e 0e01 	orrne.w	lr, lr, #1
 80005a8:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80005ac:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80005b0:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80005b4:	d204      	bcs.n	80005c0 <__aeabi_dmul+0x80>
 80005b6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005ba:	416d      	adcs	r5, r5
 80005bc:	eb46 0606 	adc.w	r6, r6, r6
 80005c0:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80005c4:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80005c8:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80005cc:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80005d0:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80005d4:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80005d8:	bf88      	it	hi
 80005da:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80005de:	d81e      	bhi.n	800061e <__aeabi_dmul+0xde>
 80005e0:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80005e4:	bf08      	it	eq
 80005e6:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80005ea:	f150 0000 	adcs.w	r0, r0, #0
 80005ee:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80005f2:	bd70      	pop	{r4, r5, r6, pc}
 80005f4:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80005f8:	ea46 0101 	orr.w	r1, r6, r1
 80005fc:	ea40 0002 	orr.w	r0, r0, r2
 8000600:	ea81 0103 	eor.w	r1, r1, r3
 8000604:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000608:	bfc2      	ittt	gt
 800060a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800060e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000612:	bd70      	popgt	{r4, r5, r6, pc}
 8000614:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000618:	f04f 0e00 	mov.w	lr, #0
 800061c:	3c01      	subs	r4, #1
 800061e:	f300 80ab 	bgt.w	8000778 <__aeabi_dmul+0x238>
 8000622:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 8000626:	bfde      	ittt	le
 8000628:	2000      	movle	r0, #0
 800062a:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 800062e:	bd70      	pople	{r4, r5, r6, pc}
 8000630:	f1c4 0400 	rsb	r4, r4, #0
 8000634:	3c20      	subs	r4, #32
 8000636:	da35      	bge.n	80006a4 <__aeabi_dmul+0x164>
 8000638:	340c      	adds	r4, #12
 800063a:	dc1b      	bgt.n	8000674 <__aeabi_dmul+0x134>
 800063c:	f104 0414 	add.w	r4, r4, #20
 8000640:	f1c4 0520 	rsb	r5, r4, #32
 8000644:	fa00 f305 	lsl.w	r3, r0, r5
 8000648:	fa20 f004 	lsr.w	r0, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea40 0002 	orr.w	r0, r0, r2
 8000654:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000658:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 800065c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000660:	fa21 f604 	lsr.w	r6, r1, r4
 8000664:	eb42 0106 	adc.w	r1, r2, r6
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f1c4 040c 	rsb	r4, r4, #12
 8000678:	f1c4 0520 	rsb	r5, r4, #32
 800067c:	fa00 f304 	lsl.w	r3, r0, r4
 8000680:	fa20 f005 	lsr.w	r0, r0, r5
 8000684:	fa01 f204 	lsl.w	r2, r1, r4
 8000688:	ea40 0002 	orr.w	r0, r0, r2
 800068c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000690:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000694:	f141 0100 	adc.w	r1, r1, #0
 8000698:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800069c:	bf08      	it	eq
 800069e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006a2:	bd70      	pop	{r4, r5, r6, pc}
 80006a4:	f1c4 0520 	rsb	r5, r4, #32
 80006a8:	fa00 f205 	lsl.w	r2, r0, r5
 80006ac:	ea4e 0e02 	orr.w	lr, lr, r2
 80006b0:	fa20 f304 	lsr.w	r3, r0, r4
 80006b4:	fa01 f205 	lsl.w	r2, r1, r5
 80006b8:	ea43 0302 	orr.w	r3, r3, r2
 80006bc:	fa21 f004 	lsr.w	r0, r1, r4
 80006c0:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006c4:	fa21 f204 	lsr.w	r2, r1, r4
 80006c8:	ea20 0002 	bic.w	r0, r0, r2
 80006cc:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80006d0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006d4:	bf08      	it	eq
 80006d6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006da:	bd70      	pop	{r4, r5, r6, pc}
 80006dc:	f094 0f00 	teq	r4, #0
 80006e0:	d10f      	bne.n	8000702 <__aeabi_dmul+0x1c2>
 80006e2:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80006e6:	0040      	lsls	r0, r0, #1
 80006e8:	eb41 0101 	adc.w	r1, r1, r1
 80006ec:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80006f0:	bf08      	it	eq
 80006f2:	3c01      	subeq	r4, #1
 80006f4:	d0f7      	beq.n	80006e6 <__aeabi_dmul+0x1a6>
 80006f6:	ea41 0106 	orr.w	r1, r1, r6
 80006fa:	f095 0f00 	teq	r5, #0
 80006fe:	bf18      	it	ne
 8000700:	4770      	bxne	lr
 8000702:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 8000706:	0052      	lsls	r2, r2, #1
 8000708:	eb43 0303 	adc.w	r3, r3, r3
 800070c:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000710:	bf08      	it	eq
 8000712:	3d01      	subeq	r5, #1
 8000714:	d0f7      	beq.n	8000706 <__aeabi_dmul+0x1c6>
 8000716:	ea43 0306 	orr.w	r3, r3, r6
 800071a:	4770      	bx	lr
 800071c:	ea94 0f0c 	teq	r4, ip
 8000720:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000724:	bf18      	it	ne
 8000726:	ea95 0f0c 	teqne	r5, ip
 800072a:	d00c      	beq.n	8000746 <__aeabi_dmul+0x206>
 800072c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000730:	bf18      	it	ne
 8000732:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000736:	d1d1      	bne.n	80006dc <__aeabi_dmul+0x19c>
 8000738:	ea81 0103 	eor.w	r1, r1, r3
 800073c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000740:	f04f 0000 	mov.w	r0, #0
 8000744:	bd70      	pop	{r4, r5, r6, pc}
 8000746:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800074a:	bf06      	itte	eq
 800074c:	4610      	moveq	r0, r2
 800074e:	4619      	moveq	r1, r3
 8000750:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000754:	d019      	beq.n	800078a <__aeabi_dmul+0x24a>
 8000756:	ea94 0f0c 	teq	r4, ip
 800075a:	d102      	bne.n	8000762 <__aeabi_dmul+0x222>
 800075c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000760:	d113      	bne.n	800078a <__aeabi_dmul+0x24a>
 8000762:	ea95 0f0c 	teq	r5, ip
 8000766:	d105      	bne.n	8000774 <__aeabi_dmul+0x234>
 8000768:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800076c:	bf1c      	itt	ne
 800076e:	4610      	movne	r0, r2
 8000770:	4619      	movne	r1, r3
 8000772:	d10a      	bne.n	800078a <__aeabi_dmul+0x24a>
 8000774:	ea81 0103 	eor.w	r1, r1, r3
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800077c:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000780:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000784:	f04f 0000 	mov.w	r0, #0
 8000788:	bd70      	pop	{r4, r5, r6, pc}
 800078a:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 800078e:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 8000792:	bd70      	pop	{r4, r5, r6, pc}

08000794 <__aeabi_ddiv>:
 8000794:	b570      	push	{r4, r5, r6, lr}
 8000796:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800079a:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 800079e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007a2:	bf1d      	ittte	ne
 80007a4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007a8:	ea94 0f0c 	teqne	r4, ip
 80007ac:	ea95 0f0c 	teqne	r5, ip
 80007b0:	f000 f8a7 	bleq	8000902 <__aeabi_ddiv+0x16e>
 80007b4:	eba4 0405 	sub.w	r4, r4, r5
 80007b8:	ea81 0e03 	eor.w	lr, r1, r3
 80007bc:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80007c0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80007c4:	f000 8088 	beq.w	80008d8 <__aeabi_ddiv+0x144>
 80007c8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80007cc:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80007d0:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80007d4:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80007d8:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80007dc:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80007e0:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80007e4:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80007e8:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80007ec:	429d      	cmp	r5, r3
 80007ee:	bf08      	it	eq
 80007f0:	4296      	cmpeq	r6, r2
 80007f2:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80007f6:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80007fa:	d202      	bcs.n	8000802 <__aeabi_ddiv+0x6e>
 80007fc:	085b      	lsrs	r3, r3, #1
 80007fe:	ea4f 0232 	mov.w	r2, r2, rrx
 8000802:	1ab6      	subs	r6, r6, r2
 8000804:	eb65 0503 	sbc.w	r5, r5, r3
 8000808:	085b      	lsrs	r3, r3, #1
 800080a:	ea4f 0232 	mov.w	r2, r2, rrx
 800080e:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 8000812:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 8000816:	ebb6 0e02 	subs.w	lr, r6, r2
 800081a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800081e:	bf22      	ittt	cs
 8000820:	1ab6      	subcs	r6, r6, r2
 8000822:	4675      	movcs	r5, lr
 8000824:	ea40 000c 	orrcs.w	r0, r0, ip
 8000828:	085b      	lsrs	r3, r3, #1
 800082a:	ea4f 0232 	mov.w	r2, r2, rrx
 800082e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000832:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000836:	bf22      	ittt	cs
 8000838:	1ab6      	subcs	r6, r6, r2
 800083a:	4675      	movcs	r5, lr
 800083c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000840:	085b      	lsrs	r3, r3, #1
 8000842:	ea4f 0232 	mov.w	r2, r2, rrx
 8000846:	ebb6 0e02 	subs.w	lr, r6, r2
 800084a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800084e:	bf22      	ittt	cs
 8000850:	1ab6      	subcs	r6, r6, r2
 8000852:	4675      	movcs	r5, lr
 8000854:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000858:	085b      	lsrs	r3, r3, #1
 800085a:	ea4f 0232 	mov.w	r2, r2, rrx
 800085e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000862:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000866:	bf22      	ittt	cs
 8000868:	1ab6      	subcs	r6, r6, r2
 800086a:	4675      	movcs	r5, lr
 800086c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000870:	ea55 0e06 	orrs.w	lr, r5, r6
 8000874:	d018      	beq.n	80008a8 <__aeabi_ddiv+0x114>
 8000876:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800087a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800087e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000882:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000886:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800088a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800088e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000892:	d1c0      	bne.n	8000816 <__aeabi_ddiv+0x82>
 8000894:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000898:	d10b      	bne.n	80008b2 <__aeabi_ddiv+0x11e>
 800089a:	ea41 0100 	orr.w	r1, r1, r0
 800089e:	f04f 0000 	mov.w	r0, #0
 80008a2:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80008a6:	e7b6      	b.n	8000816 <__aeabi_ddiv+0x82>
 80008a8:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80008ac:	bf04      	itt	eq
 80008ae:	4301      	orreq	r1, r0
 80008b0:	2000      	moveq	r0, #0
 80008b2:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80008b6:	bf88      	it	hi
 80008b8:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80008bc:	f63f aeaf 	bhi.w	800061e <__aeabi_dmul+0xde>
 80008c0:	ebb5 0c03 	subs.w	ip, r5, r3
 80008c4:	bf04      	itt	eq
 80008c6:	ebb6 0c02 	subseq.w	ip, r6, r2
 80008ca:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80008ce:	f150 0000 	adcs.w	r0, r0, #0
 80008d2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80008d6:	bd70      	pop	{r4, r5, r6, pc}
 80008d8:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80008dc:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80008e0:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80008e4:	bfc2      	ittt	gt
 80008e6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80008ea:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80008ee:	bd70      	popgt	{r4, r5, r6, pc}
 80008f0:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80008f4:	f04f 0e00 	mov.w	lr, #0
 80008f8:	3c01      	subs	r4, #1
 80008fa:	e690      	b.n	800061e <__aeabi_dmul+0xde>
 80008fc:	ea45 0e06 	orr.w	lr, r5, r6
 8000900:	e68d      	b.n	800061e <__aeabi_dmul+0xde>
 8000902:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000906:	ea94 0f0c 	teq	r4, ip
 800090a:	bf08      	it	eq
 800090c:	ea95 0f0c 	teqeq	r5, ip
 8000910:	f43f af3b 	beq.w	800078a <__aeabi_dmul+0x24a>
 8000914:	ea94 0f0c 	teq	r4, ip
 8000918:	d10a      	bne.n	8000930 <__aeabi_ddiv+0x19c>
 800091a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800091e:	f47f af34 	bne.w	800078a <__aeabi_dmul+0x24a>
 8000922:	ea95 0f0c 	teq	r5, ip
 8000926:	f47f af25 	bne.w	8000774 <__aeabi_dmul+0x234>
 800092a:	4610      	mov	r0, r2
 800092c:	4619      	mov	r1, r3
 800092e:	e72c      	b.n	800078a <__aeabi_dmul+0x24a>
 8000930:	ea95 0f0c 	teq	r5, ip
 8000934:	d106      	bne.n	8000944 <__aeabi_ddiv+0x1b0>
 8000936:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800093a:	f43f aefd 	beq.w	8000738 <__aeabi_dmul+0x1f8>
 800093e:	4610      	mov	r0, r2
 8000940:	4619      	mov	r1, r3
 8000942:	e722      	b.n	800078a <__aeabi_dmul+0x24a>
 8000944:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000948:	bf18      	it	ne
 800094a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800094e:	f47f aec5 	bne.w	80006dc <__aeabi_dmul+0x19c>
 8000952:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000956:	f47f af0d 	bne.w	8000774 <__aeabi_dmul+0x234>
 800095a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 800095e:	f47f aeeb 	bne.w	8000738 <__aeabi_dmul+0x1f8>
 8000962:	e712      	b.n	800078a <__aeabi_dmul+0x24a>

08000964 <__gedf2>:
 8000964:	f04f 3cff 	mov.w	ip, #4294967295
 8000968:	e006      	b.n	8000978 <__cmpdf2+0x4>
 800096a:	bf00      	nop

0800096c <__ledf2>:
 800096c:	f04f 0c01 	mov.w	ip, #1
 8000970:	e002      	b.n	8000978 <__cmpdf2+0x4>
 8000972:	bf00      	nop

08000974 <__cmpdf2>:
 8000974:	f04f 0c01 	mov.w	ip, #1
 8000978:	f84d cd04 	str.w	ip, [sp, #-4]!
 800097c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000980:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000984:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000988:	bf18      	it	ne
 800098a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 800098e:	d01b      	beq.n	80009c8 <__cmpdf2+0x54>
 8000990:	b001      	add	sp, #4
 8000992:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000996:	bf0c      	ite	eq
 8000998:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 800099c:	ea91 0f03 	teqne	r1, r3
 80009a0:	bf02      	ittt	eq
 80009a2:	ea90 0f02 	teqeq	r0, r2
 80009a6:	2000      	moveq	r0, #0
 80009a8:	4770      	bxeq	lr
 80009aa:	f110 0f00 	cmn.w	r0, #0
 80009ae:	ea91 0f03 	teq	r1, r3
 80009b2:	bf58      	it	pl
 80009b4:	4299      	cmppl	r1, r3
 80009b6:	bf08      	it	eq
 80009b8:	4290      	cmpeq	r0, r2
 80009ba:	bf2c      	ite	cs
 80009bc:	17d8      	asrcs	r0, r3, #31
 80009be:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 80009c2:	f040 0001 	orr.w	r0, r0, #1
 80009c6:	4770      	bx	lr
 80009c8:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009cc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009d0:	d102      	bne.n	80009d8 <__cmpdf2+0x64>
 80009d2:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 80009d6:	d107      	bne.n	80009e8 <__cmpdf2+0x74>
 80009d8:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009dc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009e0:	d1d6      	bne.n	8000990 <__cmpdf2+0x1c>
 80009e2:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 80009e6:	d0d3      	beq.n	8000990 <__cmpdf2+0x1c>
 80009e8:	f85d 0b04 	ldr.w	r0, [sp], #4
 80009ec:	4770      	bx	lr
 80009ee:	bf00      	nop

080009f0 <__aeabi_cdrcmple>:
 80009f0:	4684      	mov	ip, r0
 80009f2:	4610      	mov	r0, r2
 80009f4:	4662      	mov	r2, ip
 80009f6:	468c      	mov	ip, r1
 80009f8:	4619      	mov	r1, r3
 80009fa:	4663      	mov	r3, ip
 80009fc:	e000      	b.n	8000a00 <__aeabi_cdcmpeq>
 80009fe:	bf00      	nop

08000a00 <__aeabi_cdcmpeq>:
 8000a00:	b501      	push	{r0, lr}
 8000a02:	f7ff ffb7 	bl	8000974 <__cmpdf2>
 8000a06:	2800      	cmp	r0, #0
 8000a08:	bf48      	it	mi
 8000a0a:	f110 0f00 	cmnmi.w	r0, #0
 8000a0e:	bd01      	pop	{r0, pc}

08000a10 <__aeabi_dcmpeq>:
 8000a10:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a14:	f7ff fff4 	bl	8000a00 <__aeabi_cdcmpeq>
 8000a18:	bf0c      	ite	eq
 8000a1a:	2001      	moveq	r0, #1
 8000a1c:	2000      	movne	r0, #0
 8000a1e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a22:	bf00      	nop

08000a24 <__aeabi_dcmplt>:
 8000a24:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a28:	f7ff ffea 	bl	8000a00 <__aeabi_cdcmpeq>
 8000a2c:	bf34      	ite	cc
 8000a2e:	2001      	movcc	r0, #1
 8000a30:	2000      	movcs	r0, #0
 8000a32:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a36:	bf00      	nop

08000a38 <__aeabi_dcmple>:
 8000a38:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a3c:	f7ff ffe0 	bl	8000a00 <__aeabi_cdcmpeq>
 8000a40:	bf94      	ite	ls
 8000a42:	2001      	movls	r0, #1
 8000a44:	2000      	movhi	r0, #0
 8000a46:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a4a:	bf00      	nop

08000a4c <__aeabi_dcmpge>:
 8000a4c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a50:	f7ff ffce 	bl	80009f0 <__aeabi_cdrcmple>
 8000a54:	bf94      	ite	ls
 8000a56:	2001      	movls	r0, #1
 8000a58:	2000      	movhi	r0, #0
 8000a5a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a5e:	bf00      	nop

08000a60 <__aeabi_dcmpgt>:
 8000a60:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a64:	f7ff ffc4 	bl	80009f0 <__aeabi_cdrcmple>
 8000a68:	bf34      	ite	cc
 8000a6a:	2001      	movcc	r0, #1
 8000a6c:	2000      	movcs	r0, #0
 8000a6e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a72:	bf00      	nop

08000a74 <__aeabi_dcmpun>:
 8000a74:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a7c:	d102      	bne.n	8000a84 <__aeabi_dcmpun+0x10>
 8000a7e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a82:	d10a      	bne.n	8000a9a <__aeabi_dcmpun+0x26>
 8000a84:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a88:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a8c:	d102      	bne.n	8000a94 <__aeabi_dcmpun+0x20>
 8000a8e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a92:	d102      	bne.n	8000a9a <__aeabi_dcmpun+0x26>
 8000a94:	f04f 0000 	mov.w	r0, #0
 8000a98:	4770      	bx	lr
 8000a9a:	f04f 0001 	mov.w	r0, #1
 8000a9e:	4770      	bx	lr

08000aa0 <__aeabi_d2f>:
 8000aa0:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000aa4:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000aa8:	bf24      	itt	cs
 8000aaa:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000aae:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000ab2:	d90d      	bls.n	8000ad0 <__aeabi_d2f+0x30>
 8000ab4:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000ab8:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000abc:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000ac0:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000ac4:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000ac8:	bf08      	it	eq
 8000aca:	f020 0001 	biceq.w	r0, r0, #1
 8000ace:	4770      	bx	lr
 8000ad0:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000ad4:	d121      	bne.n	8000b1a <__aeabi_d2f+0x7a>
 8000ad6:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000ada:	bfbc      	itt	lt
 8000adc:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000ae0:	4770      	bxlt	lr
 8000ae2:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000ae6:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000aea:	f1c2 0218 	rsb	r2, r2, #24
 8000aee:	f1c2 0c20 	rsb	ip, r2, #32
 8000af2:	fa10 f30c 	lsls.w	r3, r0, ip
 8000af6:	fa20 f002 	lsr.w	r0, r0, r2
 8000afa:	bf18      	it	ne
 8000afc:	f040 0001 	orrne.w	r0, r0, #1
 8000b00:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b04:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000b08:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000b0c:	ea40 000c 	orr.w	r0, r0, ip
 8000b10:	fa23 f302 	lsr.w	r3, r3, r2
 8000b14:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b18:	e7cc      	b.n	8000ab4 <__aeabi_d2f+0x14>
 8000b1a:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b1e:	d107      	bne.n	8000b30 <__aeabi_d2f+0x90>
 8000b20:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b24:	bf1e      	ittt	ne
 8000b26:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000b2a:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000b2e:	4770      	bxne	lr
 8000b30:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000b34:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000b38:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000b3c:	4770      	bx	lr
 8000b3e:	bf00      	nop

08000b40 <__aeabi_frsub>:
 8000b40:	f080 4000 	eor.w	r0, r0, #2147483648	@ 0x80000000
 8000b44:	e002      	b.n	8000b4c <__addsf3>
 8000b46:	bf00      	nop

08000b48 <__aeabi_fsub>:
 8000b48:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000

08000b4c <__addsf3>:
 8000b4c:	0042      	lsls	r2, r0, #1
 8000b4e:	bf1f      	itttt	ne
 8000b50:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000b54:	ea92 0f03 	teqne	r2, r3
 8000b58:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000b5c:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000b60:	d06a      	beq.n	8000c38 <__addsf3+0xec>
 8000b62:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000b66:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000b6a:	bfc1      	itttt	gt
 8000b6c:	18d2      	addgt	r2, r2, r3
 8000b6e:	4041      	eorgt	r1, r0
 8000b70:	4048      	eorgt	r0, r1
 8000b72:	4041      	eorgt	r1, r0
 8000b74:	bfb8      	it	lt
 8000b76:	425b      	neglt	r3, r3
 8000b78:	2b19      	cmp	r3, #25
 8000b7a:	bf88      	it	hi
 8000b7c:	4770      	bxhi	lr
 8000b7e:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8000b82:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000b86:	f020 407f 	bic.w	r0, r0, #4278190080	@ 0xff000000
 8000b8a:	bf18      	it	ne
 8000b8c:	4240      	negne	r0, r0
 8000b8e:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b92:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 8000b96:	f021 417f 	bic.w	r1, r1, #4278190080	@ 0xff000000
 8000b9a:	bf18      	it	ne
 8000b9c:	4249      	negne	r1, r1
 8000b9e:	ea92 0f03 	teq	r2, r3
 8000ba2:	d03f      	beq.n	8000c24 <__addsf3+0xd8>
 8000ba4:	f1a2 0201 	sub.w	r2, r2, #1
 8000ba8:	fa41 fc03 	asr.w	ip, r1, r3
 8000bac:	eb10 000c 	adds.w	r0, r0, ip
 8000bb0:	f1c3 0320 	rsb	r3, r3, #32
 8000bb4:	fa01 f103 	lsl.w	r1, r1, r3
 8000bb8:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000bbc:	d502      	bpl.n	8000bc4 <__addsf3+0x78>
 8000bbe:	4249      	negs	r1, r1
 8000bc0:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000bc4:	f5b0 0f00 	cmp.w	r0, #8388608	@ 0x800000
 8000bc8:	d313      	bcc.n	8000bf2 <__addsf3+0xa6>
 8000bca:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 8000bce:	d306      	bcc.n	8000bde <__addsf3+0x92>
 8000bd0:	0840      	lsrs	r0, r0, #1
 8000bd2:	ea4f 0131 	mov.w	r1, r1, rrx
 8000bd6:	f102 0201 	add.w	r2, r2, #1
 8000bda:	2afe      	cmp	r2, #254	@ 0xfe
 8000bdc:	d251      	bcs.n	8000c82 <__addsf3+0x136>
 8000bde:	f1b1 4f00 	cmp.w	r1, #2147483648	@ 0x80000000
 8000be2:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000be6:	bf08      	it	eq
 8000be8:	f020 0001 	biceq.w	r0, r0, #1
 8000bec:	ea40 0003 	orr.w	r0, r0, r3
 8000bf0:	4770      	bx	lr
 8000bf2:	0049      	lsls	r1, r1, #1
 8000bf4:	eb40 0000 	adc.w	r0, r0, r0
 8000bf8:	3a01      	subs	r2, #1
 8000bfa:	bf28      	it	cs
 8000bfc:	f5b0 0f00 	cmpcs.w	r0, #8388608	@ 0x800000
 8000c00:	d2ed      	bcs.n	8000bde <__addsf3+0x92>
 8000c02:	fab0 fc80 	clz	ip, r0
 8000c06:	f1ac 0c08 	sub.w	ip, ip, #8
 8000c0a:	ebb2 020c 	subs.w	r2, r2, ip
 8000c0e:	fa00 f00c 	lsl.w	r0, r0, ip
 8000c12:	bfaa      	itet	ge
 8000c14:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000c18:	4252      	neglt	r2, r2
 8000c1a:	4318      	orrge	r0, r3
 8000c1c:	bfbc      	itt	lt
 8000c1e:	40d0      	lsrlt	r0, r2
 8000c20:	4318      	orrlt	r0, r3
 8000c22:	4770      	bx	lr
 8000c24:	f092 0f00 	teq	r2, #0
 8000c28:	f481 0100 	eor.w	r1, r1, #8388608	@ 0x800000
 8000c2c:	bf06      	itte	eq
 8000c2e:	f480 0000 	eoreq.w	r0, r0, #8388608	@ 0x800000
 8000c32:	3201      	addeq	r2, #1
 8000c34:	3b01      	subne	r3, #1
 8000c36:	e7b5      	b.n	8000ba4 <__addsf3+0x58>
 8000c38:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000c3c:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000c40:	bf18      	it	ne
 8000c42:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000c46:	d021      	beq.n	8000c8c <__addsf3+0x140>
 8000c48:	ea92 0f03 	teq	r2, r3
 8000c4c:	d004      	beq.n	8000c58 <__addsf3+0x10c>
 8000c4e:	f092 0f00 	teq	r2, #0
 8000c52:	bf08      	it	eq
 8000c54:	4608      	moveq	r0, r1
 8000c56:	4770      	bx	lr
 8000c58:	ea90 0f01 	teq	r0, r1
 8000c5c:	bf1c      	itt	ne
 8000c5e:	2000      	movne	r0, #0
 8000c60:	4770      	bxne	lr
 8000c62:	f012 4f7f 	tst.w	r2, #4278190080	@ 0xff000000
 8000c66:	d104      	bne.n	8000c72 <__addsf3+0x126>
 8000c68:	0040      	lsls	r0, r0, #1
 8000c6a:	bf28      	it	cs
 8000c6c:	f040 4000 	orrcs.w	r0, r0, #2147483648	@ 0x80000000
 8000c70:	4770      	bx	lr
 8000c72:	f112 7200 	adds.w	r2, r2, #33554432	@ 0x2000000
 8000c76:	bf3c      	itt	cc
 8000c78:	f500 0000 	addcc.w	r0, r0, #8388608	@ 0x800000
 8000c7c:	4770      	bxcc	lr
 8000c7e:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000c82:	f043 40fe 	orr.w	r0, r3, #2130706432	@ 0x7f000000
 8000c86:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c8a:	4770      	bx	lr
 8000c8c:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000c90:	bf16      	itet	ne
 8000c92:	4608      	movne	r0, r1
 8000c94:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000c98:	4601      	movne	r1, r0
 8000c9a:	0242      	lsls	r2, r0, #9
 8000c9c:	bf06      	itte	eq
 8000c9e:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000ca2:	ea90 0f01 	teqeq	r0, r1
 8000ca6:	f440 0080 	orrne.w	r0, r0, #4194304	@ 0x400000
 8000caa:	4770      	bx	lr

08000cac <__aeabi_ui2f>:
 8000cac:	f04f 0300 	mov.w	r3, #0
 8000cb0:	e004      	b.n	8000cbc <__aeabi_i2f+0x8>
 8000cb2:	bf00      	nop

08000cb4 <__aeabi_i2f>:
 8000cb4:	f010 4300 	ands.w	r3, r0, #2147483648	@ 0x80000000
 8000cb8:	bf48      	it	mi
 8000cba:	4240      	negmi	r0, r0
 8000cbc:	ea5f 0c00 	movs.w	ip, r0
 8000cc0:	bf08      	it	eq
 8000cc2:	4770      	bxeq	lr
 8000cc4:	f043 4396 	orr.w	r3, r3, #1258291200	@ 0x4b000000
 8000cc8:	4601      	mov	r1, r0
 8000cca:	f04f 0000 	mov.w	r0, #0
 8000cce:	e01c      	b.n	8000d0a <__aeabi_l2f+0x2a>

08000cd0 <__aeabi_ul2f>:
 8000cd0:	ea50 0201 	orrs.w	r2, r0, r1
 8000cd4:	bf08      	it	eq
 8000cd6:	4770      	bxeq	lr
 8000cd8:	f04f 0300 	mov.w	r3, #0
 8000cdc:	e00a      	b.n	8000cf4 <__aeabi_l2f+0x14>
 8000cde:	bf00      	nop

08000ce0 <__aeabi_l2f>:
 8000ce0:	ea50 0201 	orrs.w	r2, r0, r1
 8000ce4:	bf08      	it	eq
 8000ce6:	4770      	bxeq	lr
 8000ce8:	f011 4300 	ands.w	r3, r1, #2147483648	@ 0x80000000
 8000cec:	d502      	bpl.n	8000cf4 <__aeabi_l2f+0x14>
 8000cee:	4240      	negs	r0, r0
 8000cf0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000cf4:	ea5f 0c01 	movs.w	ip, r1
 8000cf8:	bf02      	ittt	eq
 8000cfa:	4684      	moveq	ip, r0
 8000cfc:	4601      	moveq	r1, r0
 8000cfe:	2000      	moveq	r0, #0
 8000d00:	f043 43b6 	orr.w	r3, r3, #1526726656	@ 0x5b000000
 8000d04:	bf08      	it	eq
 8000d06:	f1a3 5380 	subeq.w	r3, r3, #268435456	@ 0x10000000
 8000d0a:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 8000d0e:	fabc f28c 	clz	r2, ip
 8000d12:	3a08      	subs	r2, #8
 8000d14:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000d18:	db10      	blt.n	8000d3c <__aeabi_l2f+0x5c>
 8000d1a:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d1e:	4463      	add	r3, ip
 8000d20:	fa00 fc02 	lsl.w	ip, r0, r2
 8000d24:	f1c2 0220 	rsb	r2, r2, #32
 8000d28:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000d2c:	fa20 f202 	lsr.w	r2, r0, r2
 8000d30:	eb43 0002 	adc.w	r0, r3, r2
 8000d34:	bf08      	it	eq
 8000d36:	f020 0001 	biceq.w	r0, r0, #1
 8000d3a:	4770      	bx	lr
 8000d3c:	f102 0220 	add.w	r2, r2, #32
 8000d40:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d44:	f1c2 0220 	rsb	r2, r2, #32
 8000d48:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000d4c:	fa21 f202 	lsr.w	r2, r1, r2
 8000d50:	eb43 0002 	adc.w	r0, r3, r2
 8000d54:	bf08      	it	eq
 8000d56:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000d5a:	4770      	bx	lr

08000d5c <__aeabi_uldivmod>:
 8000d5c:	b953      	cbnz	r3, 8000d74 <__aeabi_uldivmod+0x18>
 8000d5e:	b94a      	cbnz	r2, 8000d74 <__aeabi_uldivmod+0x18>
 8000d60:	2900      	cmp	r1, #0
 8000d62:	bf08      	it	eq
 8000d64:	2800      	cmpeq	r0, #0
 8000d66:	bf1c      	itt	ne
 8000d68:	f04f 31ff 	movne.w	r1, #4294967295
 8000d6c:	f04f 30ff 	movne.w	r0, #4294967295
 8000d70:	f000 b988 	b.w	8001084 <__aeabi_idiv0>
 8000d74:	f1ad 0c08 	sub.w	ip, sp, #8
 8000d78:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000d7c:	f000 f806 	bl	8000d8c <__udivmoddi4>
 8000d80:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000d84:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000d88:	b004      	add	sp, #16
 8000d8a:	4770      	bx	lr

08000d8c <__udivmoddi4>:
 8000d8c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d90:	9d08      	ldr	r5, [sp, #32]
 8000d92:	468e      	mov	lr, r1
 8000d94:	4604      	mov	r4, r0
 8000d96:	4688      	mov	r8, r1
 8000d98:	2b00      	cmp	r3, #0
 8000d9a:	d14a      	bne.n	8000e32 <__udivmoddi4+0xa6>
 8000d9c:	428a      	cmp	r2, r1
 8000d9e:	4617      	mov	r7, r2
 8000da0:	d962      	bls.n	8000e68 <__udivmoddi4+0xdc>
 8000da2:	fab2 f682 	clz	r6, r2
 8000da6:	b14e      	cbz	r6, 8000dbc <__udivmoddi4+0x30>
 8000da8:	f1c6 0320 	rsb	r3, r6, #32
 8000dac:	fa01 f806 	lsl.w	r8, r1, r6
 8000db0:	fa20 f303 	lsr.w	r3, r0, r3
 8000db4:	40b7      	lsls	r7, r6
 8000db6:	ea43 0808 	orr.w	r8, r3, r8
 8000dba:	40b4      	lsls	r4, r6
 8000dbc:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000dc0:	fa1f fc87 	uxth.w	ip, r7
 8000dc4:	fbb8 f1fe 	udiv	r1, r8, lr
 8000dc8:	0c23      	lsrs	r3, r4, #16
 8000dca:	fb0e 8811 	mls	r8, lr, r1, r8
 8000dce:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000dd2:	fb01 f20c 	mul.w	r2, r1, ip
 8000dd6:	429a      	cmp	r2, r3
 8000dd8:	d909      	bls.n	8000dee <__udivmoddi4+0x62>
 8000dda:	18fb      	adds	r3, r7, r3
 8000ddc:	f101 30ff 	add.w	r0, r1, #4294967295
 8000de0:	f080 80ea 	bcs.w	8000fb8 <__udivmoddi4+0x22c>
 8000de4:	429a      	cmp	r2, r3
 8000de6:	f240 80e7 	bls.w	8000fb8 <__udivmoddi4+0x22c>
 8000dea:	3902      	subs	r1, #2
 8000dec:	443b      	add	r3, r7
 8000dee:	1a9a      	subs	r2, r3, r2
 8000df0:	b2a3      	uxth	r3, r4
 8000df2:	fbb2 f0fe 	udiv	r0, r2, lr
 8000df6:	fb0e 2210 	mls	r2, lr, r0, r2
 8000dfa:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000dfe:	fb00 fc0c 	mul.w	ip, r0, ip
 8000e02:	459c      	cmp	ip, r3
 8000e04:	d909      	bls.n	8000e1a <__udivmoddi4+0x8e>
 8000e06:	18fb      	adds	r3, r7, r3
 8000e08:	f100 32ff 	add.w	r2, r0, #4294967295
 8000e0c:	f080 80d6 	bcs.w	8000fbc <__udivmoddi4+0x230>
 8000e10:	459c      	cmp	ip, r3
 8000e12:	f240 80d3 	bls.w	8000fbc <__udivmoddi4+0x230>
 8000e16:	443b      	add	r3, r7
 8000e18:	3802      	subs	r0, #2
 8000e1a:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000e1e:	eba3 030c 	sub.w	r3, r3, ip
 8000e22:	2100      	movs	r1, #0
 8000e24:	b11d      	cbz	r5, 8000e2e <__udivmoddi4+0xa2>
 8000e26:	40f3      	lsrs	r3, r6
 8000e28:	2200      	movs	r2, #0
 8000e2a:	e9c5 3200 	strd	r3, r2, [r5]
 8000e2e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e32:	428b      	cmp	r3, r1
 8000e34:	d905      	bls.n	8000e42 <__udivmoddi4+0xb6>
 8000e36:	b10d      	cbz	r5, 8000e3c <__udivmoddi4+0xb0>
 8000e38:	e9c5 0100 	strd	r0, r1, [r5]
 8000e3c:	2100      	movs	r1, #0
 8000e3e:	4608      	mov	r0, r1
 8000e40:	e7f5      	b.n	8000e2e <__udivmoddi4+0xa2>
 8000e42:	fab3 f183 	clz	r1, r3
 8000e46:	2900      	cmp	r1, #0
 8000e48:	d146      	bne.n	8000ed8 <__udivmoddi4+0x14c>
 8000e4a:	4573      	cmp	r3, lr
 8000e4c:	d302      	bcc.n	8000e54 <__udivmoddi4+0xc8>
 8000e4e:	4282      	cmp	r2, r0
 8000e50:	f200 8105 	bhi.w	800105e <__udivmoddi4+0x2d2>
 8000e54:	1a84      	subs	r4, r0, r2
 8000e56:	eb6e 0203 	sbc.w	r2, lr, r3
 8000e5a:	2001      	movs	r0, #1
 8000e5c:	4690      	mov	r8, r2
 8000e5e:	2d00      	cmp	r5, #0
 8000e60:	d0e5      	beq.n	8000e2e <__udivmoddi4+0xa2>
 8000e62:	e9c5 4800 	strd	r4, r8, [r5]
 8000e66:	e7e2      	b.n	8000e2e <__udivmoddi4+0xa2>
 8000e68:	2a00      	cmp	r2, #0
 8000e6a:	f000 8090 	beq.w	8000f8e <__udivmoddi4+0x202>
 8000e6e:	fab2 f682 	clz	r6, r2
 8000e72:	2e00      	cmp	r6, #0
 8000e74:	f040 80a4 	bne.w	8000fc0 <__udivmoddi4+0x234>
 8000e78:	1a8a      	subs	r2, r1, r2
 8000e7a:	0c03      	lsrs	r3, r0, #16
 8000e7c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e80:	b280      	uxth	r0, r0
 8000e82:	b2bc      	uxth	r4, r7
 8000e84:	2101      	movs	r1, #1
 8000e86:	fbb2 fcfe 	udiv	ip, r2, lr
 8000e8a:	fb0e 221c 	mls	r2, lr, ip, r2
 8000e8e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000e92:	fb04 f20c 	mul.w	r2, r4, ip
 8000e96:	429a      	cmp	r2, r3
 8000e98:	d907      	bls.n	8000eaa <__udivmoddi4+0x11e>
 8000e9a:	18fb      	adds	r3, r7, r3
 8000e9c:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000ea0:	d202      	bcs.n	8000ea8 <__udivmoddi4+0x11c>
 8000ea2:	429a      	cmp	r2, r3
 8000ea4:	f200 80e0 	bhi.w	8001068 <__udivmoddi4+0x2dc>
 8000ea8:	46c4      	mov	ip, r8
 8000eaa:	1a9b      	subs	r3, r3, r2
 8000eac:	fbb3 f2fe 	udiv	r2, r3, lr
 8000eb0:	fb0e 3312 	mls	r3, lr, r2, r3
 8000eb4:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000eb8:	fb02 f404 	mul.w	r4, r2, r4
 8000ebc:	429c      	cmp	r4, r3
 8000ebe:	d907      	bls.n	8000ed0 <__udivmoddi4+0x144>
 8000ec0:	18fb      	adds	r3, r7, r3
 8000ec2:	f102 30ff 	add.w	r0, r2, #4294967295
 8000ec6:	d202      	bcs.n	8000ece <__udivmoddi4+0x142>
 8000ec8:	429c      	cmp	r4, r3
 8000eca:	f200 80ca 	bhi.w	8001062 <__udivmoddi4+0x2d6>
 8000ece:	4602      	mov	r2, r0
 8000ed0:	1b1b      	subs	r3, r3, r4
 8000ed2:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000ed6:	e7a5      	b.n	8000e24 <__udivmoddi4+0x98>
 8000ed8:	f1c1 0620 	rsb	r6, r1, #32
 8000edc:	408b      	lsls	r3, r1
 8000ede:	fa22 f706 	lsr.w	r7, r2, r6
 8000ee2:	431f      	orrs	r7, r3
 8000ee4:	fa0e f401 	lsl.w	r4, lr, r1
 8000ee8:	fa20 f306 	lsr.w	r3, r0, r6
 8000eec:	fa2e fe06 	lsr.w	lr, lr, r6
 8000ef0:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000ef4:	4323      	orrs	r3, r4
 8000ef6:	fa00 f801 	lsl.w	r8, r0, r1
 8000efa:	fa1f fc87 	uxth.w	ip, r7
 8000efe:	fbbe f0f9 	udiv	r0, lr, r9
 8000f02:	0c1c      	lsrs	r4, r3, #16
 8000f04:	fb09 ee10 	mls	lr, r9, r0, lr
 8000f08:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000f0c:	fb00 fe0c 	mul.w	lr, r0, ip
 8000f10:	45a6      	cmp	lr, r4
 8000f12:	fa02 f201 	lsl.w	r2, r2, r1
 8000f16:	d909      	bls.n	8000f2c <__udivmoddi4+0x1a0>
 8000f18:	193c      	adds	r4, r7, r4
 8000f1a:	f100 3aff 	add.w	sl, r0, #4294967295
 8000f1e:	f080 809c 	bcs.w	800105a <__udivmoddi4+0x2ce>
 8000f22:	45a6      	cmp	lr, r4
 8000f24:	f240 8099 	bls.w	800105a <__udivmoddi4+0x2ce>
 8000f28:	3802      	subs	r0, #2
 8000f2a:	443c      	add	r4, r7
 8000f2c:	eba4 040e 	sub.w	r4, r4, lr
 8000f30:	fa1f fe83 	uxth.w	lr, r3
 8000f34:	fbb4 f3f9 	udiv	r3, r4, r9
 8000f38:	fb09 4413 	mls	r4, r9, r3, r4
 8000f3c:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000f40:	fb03 fc0c 	mul.w	ip, r3, ip
 8000f44:	45a4      	cmp	ip, r4
 8000f46:	d908      	bls.n	8000f5a <__udivmoddi4+0x1ce>
 8000f48:	193c      	adds	r4, r7, r4
 8000f4a:	f103 3eff 	add.w	lr, r3, #4294967295
 8000f4e:	f080 8082 	bcs.w	8001056 <__udivmoddi4+0x2ca>
 8000f52:	45a4      	cmp	ip, r4
 8000f54:	d97f      	bls.n	8001056 <__udivmoddi4+0x2ca>
 8000f56:	3b02      	subs	r3, #2
 8000f58:	443c      	add	r4, r7
 8000f5a:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000f5e:	eba4 040c 	sub.w	r4, r4, ip
 8000f62:	fba0 ec02 	umull	lr, ip, r0, r2
 8000f66:	4564      	cmp	r4, ip
 8000f68:	4673      	mov	r3, lr
 8000f6a:	46e1      	mov	r9, ip
 8000f6c:	d362      	bcc.n	8001034 <__udivmoddi4+0x2a8>
 8000f6e:	d05f      	beq.n	8001030 <__udivmoddi4+0x2a4>
 8000f70:	b15d      	cbz	r5, 8000f8a <__udivmoddi4+0x1fe>
 8000f72:	ebb8 0203 	subs.w	r2, r8, r3
 8000f76:	eb64 0409 	sbc.w	r4, r4, r9
 8000f7a:	fa04 f606 	lsl.w	r6, r4, r6
 8000f7e:	fa22 f301 	lsr.w	r3, r2, r1
 8000f82:	431e      	orrs	r6, r3
 8000f84:	40cc      	lsrs	r4, r1
 8000f86:	e9c5 6400 	strd	r6, r4, [r5]
 8000f8a:	2100      	movs	r1, #0
 8000f8c:	e74f      	b.n	8000e2e <__udivmoddi4+0xa2>
 8000f8e:	fbb1 fcf2 	udiv	ip, r1, r2
 8000f92:	0c01      	lsrs	r1, r0, #16
 8000f94:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000f98:	b280      	uxth	r0, r0
 8000f9a:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000f9e:	463b      	mov	r3, r7
 8000fa0:	4638      	mov	r0, r7
 8000fa2:	463c      	mov	r4, r7
 8000fa4:	46b8      	mov	r8, r7
 8000fa6:	46be      	mov	lr, r7
 8000fa8:	2620      	movs	r6, #32
 8000faa:	fbb1 f1f7 	udiv	r1, r1, r7
 8000fae:	eba2 0208 	sub.w	r2, r2, r8
 8000fb2:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000fb6:	e766      	b.n	8000e86 <__udivmoddi4+0xfa>
 8000fb8:	4601      	mov	r1, r0
 8000fba:	e718      	b.n	8000dee <__udivmoddi4+0x62>
 8000fbc:	4610      	mov	r0, r2
 8000fbe:	e72c      	b.n	8000e1a <__udivmoddi4+0x8e>
 8000fc0:	f1c6 0220 	rsb	r2, r6, #32
 8000fc4:	fa2e f302 	lsr.w	r3, lr, r2
 8000fc8:	40b7      	lsls	r7, r6
 8000fca:	40b1      	lsls	r1, r6
 8000fcc:	fa20 f202 	lsr.w	r2, r0, r2
 8000fd0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000fd4:	430a      	orrs	r2, r1
 8000fd6:	fbb3 f8fe 	udiv	r8, r3, lr
 8000fda:	b2bc      	uxth	r4, r7
 8000fdc:	fb0e 3318 	mls	r3, lr, r8, r3
 8000fe0:	0c11      	lsrs	r1, r2, #16
 8000fe2:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000fe6:	fb08 f904 	mul.w	r9, r8, r4
 8000fea:	40b0      	lsls	r0, r6
 8000fec:	4589      	cmp	r9, r1
 8000fee:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000ff2:	b280      	uxth	r0, r0
 8000ff4:	d93e      	bls.n	8001074 <__udivmoddi4+0x2e8>
 8000ff6:	1879      	adds	r1, r7, r1
 8000ff8:	f108 3cff 	add.w	ip, r8, #4294967295
 8000ffc:	d201      	bcs.n	8001002 <__udivmoddi4+0x276>
 8000ffe:	4589      	cmp	r9, r1
 8001000:	d81f      	bhi.n	8001042 <__udivmoddi4+0x2b6>
 8001002:	eba1 0109 	sub.w	r1, r1, r9
 8001006:	fbb1 f9fe 	udiv	r9, r1, lr
 800100a:	fb09 f804 	mul.w	r8, r9, r4
 800100e:	fb0e 1119 	mls	r1, lr, r9, r1
 8001012:	b292      	uxth	r2, r2
 8001014:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8001018:	4542      	cmp	r2, r8
 800101a:	d229      	bcs.n	8001070 <__udivmoddi4+0x2e4>
 800101c:	18ba      	adds	r2, r7, r2
 800101e:	f109 31ff 	add.w	r1, r9, #4294967295
 8001022:	d2c4      	bcs.n	8000fae <__udivmoddi4+0x222>
 8001024:	4542      	cmp	r2, r8
 8001026:	d2c2      	bcs.n	8000fae <__udivmoddi4+0x222>
 8001028:	f1a9 0102 	sub.w	r1, r9, #2
 800102c:	443a      	add	r2, r7
 800102e:	e7be      	b.n	8000fae <__udivmoddi4+0x222>
 8001030:	45f0      	cmp	r8, lr
 8001032:	d29d      	bcs.n	8000f70 <__udivmoddi4+0x1e4>
 8001034:	ebbe 0302 	subs.w	r3, lr, r2
 8001038:	eb6c 0c07 	sbc.w	ip, ip, r7
 800103c:	3801      	subs	r0, #1
 800103e:	46e1      	mov	r9, ip
 8001040:	e796      	b.n	8000f70 <__udivmoddi4+0x1e4>
 8001042:	eba7 0909 	sub.w	r9, r7, r9
 8001046:	4449      	add	r1, r9
 8001048:	f1a8 0c02 	sub.w	ip, r8, #2
 800104c:	fbb1 f9fe 	udiv	r9, r1, lr
 8001050:	fb09 f804 	mul.w	r8, r9, r4
 8001054:	e7db      	b.n	800100e <__udivmoddi4+0x282>
 8001056:	4673      	mov	r3, lr
 8001058:	e77f      	b.n	8000f5a <__udivmoddi4+0x1ce>
 800105a:	4650      	mov	r0, sl
 800105c:	e766      	b.n	8000f2c <__udivmoddi4+0x1a0>
 800105e:	4608      	mov	r0, r1
 8001060:	e6fd      	b.n	8000e5e <__udivmoddi4+0xd2>
 8001062:	443b      	add	r3, r7
 8001064:	3a02      	subs	r2, #2
 8001066:	e733      	b.n	8000ed0 <__udivmoddi4+0x144>
 8001068:	f1ac 0c02 	sub.w	ip, ip, #2
 800106c:	443b      	add	r3, r7
 800106e:	e71c      	b.n	8000eaa <__udivmoddi4+0x11e>
 8001070:	4649      	mov	r1, r9
 8001072:	e79c      	b.n	8000fae <__udivmoddi4+0x222>
 8001074:	eba1 0109 	sub.w	r1, r1, r9
 8001078:	46c4      	mov	ip, r8
 800107a:	fbb1 f9fe 	udiv	r9, r1, lr
 800107e:	fb09 f804 	mul.w	r8, r9, r4
 8001082:	e7c4      	b.n	800100e <__udivmoddi4+0x282>

08001084 <__aeabi_idiv0>:
 8001084:	4770      	bx	lr
 8001086:	bf00      	nop

08001088 <rgb_led_start>:

#include "Drivers/led.h"

#include <math.h>

void rgb_led_start(rgb_led* led) {
 8001088:	b580      	push	{r7, lr}
 800108a:	b082      	sub	sp, #8
 800108c:	af00      	add	r7, sp, #0
 800108e:	6078      	str	r0, [r7, #4]
    pwm_start(&led->r_pwm);
 8001090:	687b      	ldr	r3, [r7, #4]
 8001092:	4618      	mov	r0, r3
 8001094:	f000 f852 	bl	800113c <pwm_start>
    pwm_start(&led->g_pwm);
 8001098:	687b      	ldr	r3, [r7, #4]
 800109a:	330c      	adds	r3, #12
 800109c:	4618      	mov	r0, r3
 800109e:	f000 f84d 	bl	800113c <pwm_start>
    pwm_start(&led->b_pwm);
 80010a2:	687b      	ldr	r3, [r7, #4]
 80010a4:	3318      	adds	r3, #24
 80010a6:	4618      	mov	r0, r3
 80010a8:	f000 f848 	bl	800113c <pwm_start>

    rgb_led_set_color(led, COLOR_OFF);
 80010ac:	2300      	movs	r3, #0
 80010ae:	4619      	mov	r1, r3
 80010b0:	6878      	ldr	r0, [r7, #4]
 80010b2:	f000 f805 	bl	80010c0 <rgb_led_set_color>
}
 80010b6:	bf00      	nop
 80010b8:	3708      	adds	r7, #8
 80010ba:	46bd      	mov	sp, r7
 80010bc:	bd80      	pop	{r7, pc}
	...

080010c0 <rgb_led_set_color>:
    color.g = (uint8_t)((g1 + m) * 255.0f);
    color.b = (uint8_t)((b1 + m) * 255.0f);
    return color;
}

void rgb_led_set_color(rgb_led* led, rgb_color color) {
 80010c0:	b580      	push	{r7, lr}
 80010c2:	b086      	sub	sp, #24
 80010c4:	af00      	add	r7, sp, #0
 80010c6:	6078      	str	r0, [r7, #4]
 80010c8:	6039      	str	r1, [r7, #0]
	uint32_t r_duty = (color.r * led->r_pwm.resolution) / 255;
 80010ca:	78bb      	ldrb	r3, [r7, #2]
 80010cc:	461a      	mov	r2, r3
 80010ce:	687b      	ldr	r3, [r7, #4]
 80010d0:	689b      	ldr	r3, [r3, #8]
 80010d2:	fb02 f303 	mul.w	r3, r2, r3
 80010d6:	4a18      	ldr	r2, [pc, #96]	@ (8001138 <rgb_led_set_color+0x78>)
 80010d8:	fba2 2303 	umull	r2, r3, r2, r3
 80010dc:	09db      	lsrs	r3, r3, #7
 80010de:	617b      	str	r3, [r7, #20]
    uint32_t g_duty = (color.g * led->g_pwm.resolution) / 255;
 80010e0:	787b      	ldrb	r3, [r7, #1]
 80010e2:	461a      	mov	r2, r3
 80010e4:	687b      	ldr	r3, [r7, #4]
 80010e6:	695b      	ldr	r3, [r3, #20]
 80010e8:	fb02 f303 	mul.w	r3, r2, r3
 80010ec:	4a12      	ldr	r2, [pc, #72]	@ (8001138 <rgb_led_set_color+0x78>)
 80010ee:	fba2 2303 	umull	r2, r3, r2, r3
 80010f2:	09db      	lsrs	r3, r3, #7
 80010f4:	613b      	str	r3, [r7, #16]
    uint32_t b_duty = (color.b * led->b_pwm.resolution) / 255;
 80010f6:	783b      	ldrb	r3, [r7, #0]
 80010f8:	461a      	mov	r2, r3
 80010fa:	687b      	ldr	r3, [r7, #4]
 80010fc:	6a1b      	ldr	r3, [r3, #32]
 80010fe:	fb02 f303 	mul.w	r3, r2, r3
 8001102:	4a0d      	ldr	r2, [pc, #52]	@ (8001138 <rgb_led_set_color+0x78>)
 8001104:	fba2 2303 	umull	r2, r3, r2, r3
 8001108:	09db      	lsrs	r3, r3, #7
 800110a:	60fb      	str	r3, [r7, #12]

    pwm_set_duty(&led->r_pwm, r_duty);
 800110c:	687b      	ldr	r3, [r7, #4]
 800110e:	6979      	ldr	r1, [r7, #20]
 8001110:	4618      	mov	r0, r3
 8001112:	f000 f823 	bl	800115c <pwm_set_duty>
    pwm_set_duty(&led->g_pwm, g_duty);
 8001116:	687b      	ldr	r3, [r7, #4]
 8001118:	330c      	adds	r3, #12
 800111a:	6939      	ldr	r1, [r7, #16]
 800111c:	4618      	mov	r0, r3
 800111e:	f000 f81d 	bl	800115c <pwm_set_duty>
    pwm_set_duty(&led->b_pwm, b_duty);
 8001122:	687b      	ldr	r3, [r7, #4]
 8001124:	3318      	adds	r3, #24
 8001126:	68f9      	ldr	r1, [r7, #12]
 8001128:	4618      	mov	r0, r3
 800112a:	f000 f817 	bl	800115c <pwm_set_duty>
}
 800112e:	bf00      	nop
 8001130:	3718      	adds	r7, #24
 8001132:	46bd      	mov	sp, r7
 8001134:	bd80      	pop	{r7, pc}
 8001136:	bf00      	nop
 8001138:	80808081 	.word	0x80808081

0800113c <pwm_start>:
 *      Author: aravs
 */

#include "Drivers/pwm.h"

void pwm_start(pwm_channel* pwm) {
 800113c:	b580      	push	{r7, lr}
 800113e:	b082      	sub	sp, #8
 8001140:	af00      	add	r7, sp, #0
 8001142:	6078      	str	r0, [r7, #4]
    HAL_TIM_PWM_Start(pwm->htim, pwm->channel);
 8001144:	687b      	ldr	r3, [r7, #4]
 8001146:	681a      	ldr	r2, [r3, #0]
 8001148:	687b      	ldr	r3, [r7, #4]
 800114a:	685b      	ldr	r3, [r3, #4]
 800114c:	4619      	mov	r1, r3
 800114e:	4610      	mov	r0, r2
 8001150:	f006 fb46 	bl	80077e0 <HAL_TIM_PWM_Start>
}
 8001154:	bf00      	nop
 8001156:	3708      	adds	r7, #8
 8001158:	46bd      	mov	sp, r7
 800115a:	bd80      	pop	{r7, pc}

0800115c <pwm_set_duty>:

void pwm_stop(pwm_channel* pwm) {
    HAL_TIM_PWM_Stop(pwm->htim, pwm->channel);
}

void pwm_set_duty(pwm_channel* pwm, uint32_t duty) {
 800115c:	b480      	push	{r7}
 800115e:	b083      	sub	sp, #12
 8001160:	af00      	add	r7, sp, #0
 8001162:	6078      	str	r0, [r7, #4]
 8001164:	6039      	str	r1, [r7, #0]
    if (duty > pwm->resolution) duty = pwm->resolution;
 8001166:	687b      	ldr	r3, [r7, #4]
 8001168:	689b      	ldr	r3, [r3, #8]
 800116a:	683a      	ldr	r2, [r7, #0]
 800116c:	429a      	cmp	r2, r3
 800116e:	d902      	bls.n	8001176 <pwm_set_duty+0x1a>
 8001170:	687b      	ldr	r3, [r7, #4]
 8001172:	689b      	ldr	r3, [r3, #8]
 8001174:	603b      	str	r3, [r7, #0]
    __HAL_TIM_SET_COMPARE(pwm->htim, pwm->channel, duty);
 8001176:	687b      	ldr	r3, [r7, #4]
 8001178:	685b      	ldr	r3, [r3, #4]
 800117a:	2b00      	cmp	r3, #0
 800117c:	d105      	bne.n	800118a <pwm_set_duty+0x2e>
 800117e:	687b      	ldr	r3, [r7, #4]
 8001180:	681b      	ldr	r3, [r3, #0]
 8001182:	681b      	ldr	r3, [r3, #0]
 8001184:	683a      	ldr	r2, [r7, #0]
 8001186:	635a      	str	r2, [r3, #52]	@ 0x34
}
 8001188:	e018      	b.n	80011bc <pwm_set_duty+0x60>
    __HAL_TIM_SET_COMPARE(pwm->htim, pwm->channel, duty);
 800118a:	687b      	ldr	r3, [r7, #4]
 800118c:	685b      	ldr	r3, [r3, #4]
 800118e:	2b04      	cmp	r3, #4
 8001190:	d105      	bne.n	800119e <pwm_set_duty+0x42>
 8001192:	687b      	ldr	r3, [r7, #4]
 8001194:	681b      	ldr	r3, [r3, #0]
 8001196:	681a      	ldr	r2, [r3, #0]
 8001198:	683b      	ldr	r3, [r7, #0]
 800119a:	6393      	str	r3, [r2, #56]	@ 0x38
}
 800119c:	e00e      	b.n	80011bc <pwm_set_duty+0x60>
    __HAL_TIM_SET_COMPARE(pwm->htim, pwm->channel, duty);
 800119e:	687b      	ldr	r3, [r7, #4]
 80011a0:	685b      	ldr	r3, [r3, #4]
 80011a2:	2b08      	cmp	r3, #8
 80011a4:	d105      	bne.n	80011b2 <pwm_set_duty+0x56>
 80011a6:	687b      	ldr	r3, [r7, #4]
 80011a8:	681b      	ldr	r3, [r3, #0]
 80011aa:	681a      	ldr	r2, [r3, #0]
 80011ac:	683b      	ldr	r3, [r7, #0]
 80011ae:	63d3      	str	r3, [r2, #60]	@ 0x3c
}
 80011b0:	e004      	b.n	80011bc <pwm_set_duty+0x60>
    __HAL_TIM_SET_COMPARE(pwm->htim, pwm->channel, duty);
 80011b2:	687b      	ldr	r3, [r7, #4]
 80011b4:	681b      	ldr	r3, [r3, #0]
 80011b6:	681a      	ldr	r2, [r3, #0]
 80011b8:	683b      	ldr	r3, [r7, #0]
 80011ba:	6413      	str	r3, [r2, #64]	@ 0x40
}
 80011bc:	bf00      	nop
 80011be:	370c      	adds	r7, #12
 80011c0:	46bd      	mov	sp, r7
 80011c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011c6:	4770      	bx	lr

080011c8 <pyro_init>:
 *      Author: aravs
 */

#include "Drivers/pyro.h"

void pyro_init(pyro* p) {
 80011c8:	b580      	push	{r7, lr}
 80011ca:	b082      	sub	sp, #8
 80011cc:	af00      	add	r7, sp, #0
 80011ce:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(p->pyro_port, p->pyro_pin, GPIO_PIN_RESET);
 80011d0:	687b      	ldr	r3, [r7, #4]
 80011d2:	6818      	ldr	r0, [r3, #0]
 80011d4:	687b      	ldr	r3, [r7, #4]
 80011d6:	889b      	ldrh	r3, [r3, #4]
 80011d8:	2200      	movs	r2, #0
 80011da:	4619      	mov	r1, r3
 80011dc:	f002 fdd0 	bl	8003d80 <HAL_GPIO_WritePin>
	p->state = PYRO_STANDBY;
 80011e0:	687b      	ldr	r3, [r7, #4]
 80011e2:	2200      	movs	r2, #0
 80011e4:	739a      	strb	r2, [r3, #14]
	p->fire_time = 0;
 80011e6:	687b      	ldr	r3, [r7, #4]
 80011e8:	2200      	movs	r2, #0
 80011ea:	615a      	str	r2, [r3, #20]
}
 80011ec:	bf00      	nop
 80011ee:	3708      	adds	r7, #8
 80011f0:	46bd      	mov	sp, r7
 80011f2:	bd80      	pop	{r7, pc}

080011f4 <pyro_update>:
	} else if (p->state == PYRO_STANDBY) {
		p->state = PYRO_BROKEN;
	}
}

void pyro_update(pyro* p) {
 80011f4:	b580      	push	{r7, lr}
 80011f6:	b086      	sub	sp, #24
 80011f8:	af00      	add	r7, sp, #0
 80011fa:	6078      	str	r0, [r7, #4]
	GPIO_PinState cont_state = HAL_GPIO_ReadPin(p->cont_port, p->cont_pin);
 80011fc:	687b      	ldr	r3, [r7, #4]
 80011fe:	689a      	ldr	r2, [r3, #8]
 8001200:	687b      	ldr	r3, [r7, #4]
 8001202:	899b      	ldrh	r3, [r3, #12]
 8001204:	4619      	mov	r1, r3
 8001206:	4610      	mov	r0, r2
 8001208:	f002 fda2 	bl	8003d50 <HAL_GPIO_ReadPin>
 800120c:	4603      	mov	r3, r0
 800120e:	75fb      	strb	r3, [r7, #23]

	if (p->state == PYRO_STANDBY) {
 8001210:	687b      	ldr	r3, [r7, #4]
 8001212:	7b9b      	ldrb	r3, [r3, #14]
 8001214:	2b00      	cmp	r3, #0
 8001216:	d106      	bne.n	8001226 <pyro_update+0x32>
		if (cont_state == GPIO_PIN_RESET) p->state = PYRO_BROKEN;
 8001218:	7dfb      	ldrb	r3, [r7, #23]
 800121a:	2b00      	cmp	r3, #0
 800121c:	d12f      	bne.n	800127e <pyro_update+0x8a>
 800121e:	687b      	ldr	r3, [r7, #4]
 8001220:	2205      	movs	r2, #5
 8001222:	739a      	strb	r2, [r3, #14]
		return;
 8001224:	e02b      	b.n	800127e <pyro_update+0x8a>
	}

	if (p->state == PYRO_FIRING) {
 8001226:	687b      	ldr	r3, [r7, #4]
 8001228:	7b9b      	ldrb	r3, [r3, #14]
 800122a:	2b01      	cmp	r3, #1
 800122c:	d128      	bne.n	8001280 <pyro_update+0x8c>
		uint32_t now = HAL_GetTick();
 800122e:	f001 fbe5 	bl	80029fc <HAL_GetTick>
 8001232:	6138      	str	r0, [r7, #16]
		uint32_t elapsed = now - p->fire_time;
 8001234:	687b      	ldr	r3, [r7, #4]
 8001236:	695b      	ldr	r3, [r3, #20]
 8001238:	693a      	ldr	r2, [r7, #16]
 800123a:	1ad3      	subs	r3, r2, r3
 800123c:	60fb      	str	r3, [r7, #12]

		if (cont_state == GPIO_PIN_RESET) {
 800123e:	7dfb      	ldrb	r3, [r7, #23]
 8001240:	2b00      	cmp	r3, #0
 8001242:	d10b      	bne.n	800125c <pyro_update+0x68>
			p->state = PYRO_CONFIRMED;
 8001244:	687b      	ldr	r3, [r7, #4]
 8001246:	2203      	movs	r2, #3
 8001248:	739a      	strb	r2, [r3, #14]
			HAL_GPIO_WritePin(p->pyro_port, p->pyro_pin, GPIO_PIN_RESET);
 800124a:	687b      	ldr	r3, [r7, #4]
 800124c:	6818      	ldr	r0, [r3, #0]
 800124e:	687b      	ldr	r3, [r7, #4]
 8001250:	889b      	ldrh	r3, [r3, #4]
 8001252:	2200      	movs	r2, #0
 8001254:	4619      	mov	r1, r3
 8001256:	f002 fd93 	bl	8003d80 <HAL_GPIO_WritePin>
 800125a:	e011      	b.n	8001280 <pyro_update+0x8c>
		} else if (elapsed >= p->fire_duration) {
 800125c:	687b      	ldr	r3, [r7, #4]
 800125e:	691b      	ldr	r3, [r3, #16]
 8001260:	68fa      	ldr	r2, [r7, #12]
 8001262:	429a      	cmp	r2, r3
 8001264:	d30c      	bcc.n	8001280 <pyro_update+0x8c>
			p->state = PYRO_TIMEOUT;
 8001266:	687b      	ldr	r3, [r7, #4]
 8001268:	2204      	movs	r2, #4
 800126a:	739a      	strb	r2, [r3, #14]
			HAL_GPIO_WritePin(p->pyro_port, p->pyro_pin, GPIO_PIN_RESET);
 800126c:	687b      	ldr	r3, [r7, #4]
 800126e:	6818      	ldr	r0, [r3, #0]
 8001270:	687b      	ldr	r3, [r7, #4]
 8001272:	889b      	ldrh	r3, [r3, #4]
 8001274:	2200      	movs	r2, #0
 8001276:	4619      	mov	r1, r3
 8001278:	f002 fd82 	bl	8003d80 <HAL_GPIO_WritePin>
 800127c:	e000      	b.n	8001280 <pyro_update+0x8c>
		return;
 800127e:	bf00      	nop
		}
	}
}
 8001280:	3718      	adds	r7, #24
 8001282:	46bd      	mov	sp, r7
 8001284:	bd80      	pop	{r7, pc}
	...

08001288 <HAL_UARTEx_RxEventCallback>:

/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size) {
 8001288:	b580      	push	{r7, lr}
 800128a:	b082      	sub	sp, #8
 800128c:	af00      	add	r7, sp, #0
 800128e:	6078      	str	r0, [r7, #4]
 8001290:	460b      	mov	r3, r1
 8001292:	807b      	strh	r3, [r7, #2]
	if (huart->Instance != USART1) return;
 8001294:	687b      	ldr	r3, [r7, #4]
 8001296:	681b      	ldr	r3, [r3, #0]
 8001298:	4a05      	ldr	r2, [pc, #20]	@ (80012b0 <HAL_UARTEx_RxEventCallback+0x28>)
 800129a:	4293      	cmp	r3, r2
 800129c:	d104      	bne.n	80012a8 <HAL_UARTEx_RxEventCallback+0x20>
	uart_dma_rx_event_callback(Size);
 800129e:	887b      	ldrh	r3, [r7, #2]
 80012a0:	4618      	mov	r0, r3
 80012a2:	f001 f86b 	bl	800237c <uart_dma_rx_event_callback>
 80012a6:	e000      	b.n	80012aa <HAL_UARTEx_RxEventCallback+0x22>
	if (huart->Instance != USART1) return;
 80012a8:	bf00      	nop
}
 80012aa:	3708      	adds	r7, #8
 80012ac:	46bd      	mov	sp, r7
 80012ae:	bd80      	pop	{r7, pc}
 80012b0:	40011000 	.word	0x40011000

080012b4 <HAL_UART_ErrorCallback>:

void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart) {
 80012b4:	b580      	push	{r7, lr}
 80012b6:	b082      	sub	sp, #8
 80012b8:	af00      	add	r7, sp, #0
 80012ba:	6078      	str	r0, [r7, #4]
	if (huart->Instance != USART1) return;
 80012bc:	687b      	ldr	r3, [r7, #4]
 80012be:	681b      	ldr	r3, [r3, #0]
 80012c0:	4a04      	ldr	r2, [pc, #16]	@ (80012d4 <HAL_UART_ErrorCallback+0x20>)
 80012c2:	4293      	cmp	r3, r2
 80012c4:	d102      	bne.n	80012cc <HAL_UART_ErrorCallback+0x18>
	uart_dma_error_callback();
 80012c6:	f001 f997 	bl	80025f8 <uart_dma_error_callback>
 80012ca:	e000      	b.n	80012ce <HAL_UART_ErrorCallback+0x1a>
	if (huart->Instance != USART1) return;
 80012cc:	bf00      	nop
}
 80012ce:	3708      	adds	r7, #8
 80012d0:	46bd      	mov	sp, r7
 80012d2:	bd80      	pop	{r7, pc}
 80012d4:	40011000 	.word	0x40011000

080012d8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80012d8:	b590      	push	{r4, r7, lr}
 80012da:	b083      	sub	sp, #12
 80012dc:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80012de:	f001 fb27 	bl	8002930 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80012e2:	f000 f86b 	bl	80013bc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80012e6:	f000 fb81 	bl	80019ec <MX_GPIO_Init>
  MX_DMA_Init();
 80012ea:	f000 fb5f 	bl	80019ac <MX_DMA_Init>
  MX_FATFS_Init();
 80012ee:	f009 fe15 	bl	800af1c <MX_FATFS_Init>
  MX_TIM2_Init();
 80012f2:	f000 faa7 	bl	8001844 <MX_TIM2_Init>
  MX_I2C1_Init();
 80012f6:	f000 f931 	bl	800155c <MX_I2C1_Init>
  MX_SPI2_Init();
 80012fa:	f000 f9c1 	bl	8001680 <MX_SPI2_Init>
  MX_USART1_UART_Init();
 80012fe:	f000 fb2b 	bl	8001958 <MX_USART1_UART_Init>
  MX_CRC_Init();
 8001302:	f000 f917 	bl	8001534 <MX_CRC_Init>
  MX_USB_DEVICE_Init();
 8001306:	f00b fea1 	bl	800d04c <MX_USB_DEVICE_Init>
  MX_TIM1_Init();
 800130a:	f000 f9ef 	bl	80016ec <MX_TIM1_Init>
  MX_ADC1_Init();
 800130e:	f000 f8bf 	bl	8001490 <MX_ADC1_Init>
  MX_I2C2_Init();
 8001312:	f000 f951 	bl	80015b8 <MX_I2C2_Init>
  MX_SPI1_Init();
 8001316:	f000 f97d 	bl	8001614 <MX_SPI1_Init>
  /* USER CODE BEGIN 2 */
  initialize_uart_dma();
 800131a:	f001 f817 	bl	800234c <initialize_uart_dma>
  initialize_MFX_orientation(MFX_ENGINE_6X);
 800131e:	2000      	movs	r0, #0
 8001320:	f000 fc0e 	bl	8001b40 <initialize_MFX_orientation>

  rgb_led_start(&status_led);
 8001324:	481e      	ldr	r0, [pc, #120]	@ (80013a0 <main+0xc8>)
 8001326:	f7ff feaf 	bl	8001088 <rgb_led_start>

//  servo_start(&tvc_x);
//  servo_start(&tvc_y);

  pyro_init(&motor);
 800132a:	481e      	ldr	r0, [pc, #120]	@ (80013a4 <main+0xcc>)
 800132c:	f7ff ff4c 	bl	80011c8 <pyro_init>
  pyro_init(&parachute);
 8001330:	481d      	ldr	r0, [pc, #116]	@ (80013a8 <main+0xd0>)
 8001332:	f7ff ff49 	bl	80011c8 <pyro_init>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  pyro_update(&motor);
 8001336:	481b      	ldr	r0, [pc, #108]	@ (80013a4 <main+0xcc>)
 8001338:	f7ff ff5c 	bl	80011f4 <pyro_update>
	  pyro_update(&parachute);
 800133c:	481a      	ldr	r0, [pc, #104]	@ (80013a8 <main+0xd0>)
 800133e:	f7ff ff59 	bl	80011f4 <pyro_update>

	  if (uart_dma_is_data_ready()) {
 8001342:	f001 f975 	bl	8002630 <uart_dma_is_data_ready>
 8001346:	4603      	mov	r3, r0
 8001348:	2b00      	cmp	r3, #0
 800134a:	d00d      	beq.n	8001368 <main+0x90>
		  uart_dma_reset_data_ready();
 800134c:	f001 f97c 	bl	8002648 <uart_dma_reset_data_ready>

		  // process packet
		  sensor_packet* latest_packet = uart_dma_get_latest_packet();
 8001350:	f001 f986 	bl	8002660 <uart_dma_get_latest_packet>
 8001354:	6078      	str	r0, [r7, #4]
		  process_raw_sensor_data(&latest_packet->data, &data);
 8001356:	687b      	ldr	r3, [r7, #4]
 8001358:	3302      	adds	r3, #2
 800135a:	4914      	ldr	r1, [pc, #80]	@ (80013ac <main+0xd4>)
 800135c:	4618      	mov	r0, r3
 800135e:	f001 f9dd 	bl	800271c <process_raw_sensor_data>

		  // log new data

		  // control algorithms
		  calculate_MFX_orientation(orientation_quat);
 8001362:	4813      	ldr	r0, [pc, #76]	@ (80013b0 <main+0xd8>)
 8001364:	f000 fc28 	bl	8001bb8 <calculate_MFX_orientation>
	  }

	  uint32_t now = HAL_GetTick();
 8001368:	f001 fb48 	bl	80029fc <HAL_GetTick>
 800136c:	6038      	str	r0, [r7, #0]
	  if ((now - last_send_time) >= send_interval) {
 800136e:	4b11      	ldr	r3, [pc, #68]	@ (80013b4 <main+0xdc>)
 8001370:	681b      	ldr	r3, [r3, #0]
 8001372:	683a      	ldr	r2, [r7, #0]
 8001374:	1ad3      	subs	r3, r2, r3
 8001376:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800137a:	4293      	cmp	r3, r2
 800137c:	d3db      	bcc.n	8001336 <main+0x5e>
		  memcpy(&quat_buffer,  orientation_quat, 4 * sizeof(float));
 800137e:	4a0e      	ldr	r2, [pc, #56]	@ (80013b8 <main+0xe0>)
 8001380:	4b0b      	ldr	r3, [pc, #44]	@ (80013b0 <main+0xd8>)
 8001382:	4614      	mov	r4, r2
 8001384:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001386:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
		  if (CDC_Transmit_FS(quat_buffer, 4 * sizeof(float)) == USBD_OK) {
 800138a:	2110      	movs	r1, #16
 800138c:	480a      	ldr	r0, [pc, #40]	@ (80013b8 <main+0xe0>)
 800138e:	f00b ff1b 	bl	800d1c8 <CDC_Transmit_FS>
 8001392:	4603      	mov	r3, r0
 8001394:	2b00      	cmp	r3, #0
 8001396:	d1ce      	bne.n	8001336 <main+0x5e>
			  last_send_time = now;
 8001398:	4a06      	ldr	r2, [pc, #24]	@ (80013b4 <main+0xdc>)
 800139a:	683b      	ldr	r3, [r7, #0]
 800139c:	6013      	str	r3, [r2, #0]
  {
 800139e:	e7ca      	b.n	8001336 <main+0x5e>
 80013a0:	20000000 	.word	0x20000000
 80013a4:	20000024 	.word	0x20000024
 80013a8:	2000003c 	.word	0x2000003c
 80013ac:	20000d28 	.word	0x20000d28
 80013b0:	20000d5c 	.word	0x20000d5c
 80013b4:	20000d24 	.word	0x20000d24
 80013b8:	20000d14 	.word	0x20000d14

080013bc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80013bc:	b580      	push	{r7, lr}
 80013be:	b094      	sub	sp, #80	@ 0x50
 80013c0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80013c2:	f107 0320 	add.w	r3, r7, #32
 80013c6:	2230      	movs	r2, #48	@ 0x30
 80013c8:	2100      	movs	r1, #0
 80013ca:	4618      	mov	r0, r3
 80013cc:	f013 f8c6 	bl	801455c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80013d0:	f107 030c 	add.w	r3, r7, #12
 80013d4:	2200      	movs	r2, #0
 80013d6:	601a      	str	r2, [r3, #0]
 80013d8:	605a      	str	r2, [r3, #4]
 80013da:	609a      	str	r2, [r3, #8]
 80013dc:	60da      	str	r2, [r3, #12]
 80013de:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80013e0:	2300      	movs	r3, #0
 80013e2:	60bb      	str	r3, [r7, #8]
 80013e4:	4b28      	ldr	r3, [pc, #160]	@ (8001488 <SystemClock_Config+0xcc>)
 80013e6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80013e8:	4a27      	ldr	r2, [pc, #156]	@ (8001488 <SystemClock_Config+0xcc>)
 80013ea:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80013ee:	6413      	str	r3, [r2, #64]	@ 0x40
 80013f0:	4b25      	ldr	r3, [pc, #148]	@ (8001488 <SystemClock_Config+0xcc>)
 80013f2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80013f4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80013f8:	60bb      	str	r3, [r7, #8]
 80013fa:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80013fc:	2300      	movs	r3, #0
 80013fe:	607b      	str	r3, [r7, #4]
 8001400:	4b22      	ldr	r3, [pc, #136]	@ (800148c <SystemClock_Config+0xd0>)
 8001402:	681b      	ldr	r3, [r3, #0]
 8001404:	4a21      	ldr	r2, [pc, #132]	@ (800148c <SystemClock_Config+0xd0>)
 8001406:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800140a:	6013      	str	r3, [r2, #0]
 800140c:	4b1f      	ldr	r3, [pc, #124]	@ (800148c <SystemClock_Config+0xd0>)
 800140e:	681b      	ldr	r3, [r3, #0]
 8001410:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001414:	607b      	str	r3, [r7, #4]
 8001416:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001418:	2301      	movs	r3, #1
 800141a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800141c:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001420:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001422:	2302      	movs	r3, #2
 8001424:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001426:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 800142a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 6;
 800142c:	2306      	movs	r3, #6
 800142e:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 8001430:	23a8      	movs	r3, #168	@ 0xa8
 8001432:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001434:	2302      	movs	r3, #2
 8001436:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8001438:	2307      	movs	r3, #7
 800143a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800143c:	f107 0320 	add.w	r3, r7, #32
 8001440:	4618      	mov	r0, r3
 8001442:	f005 fc43 	bl	8006ccc <HAL_RCC_OscConfig>
 8001446:	4603      	mov	r3, r0
 8001448:	2b00      	cmp	r3, #0
 800144a:	d001      	beq.n	8001450 <SystemClock_Config+0x94>
  {
    Error_Handler();
 800144c:	f000 fb72 	bl	8001b34 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001450:	230f      	movs	r3, #15
 8001452:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001454:	2302      	movs	r3, #2
 8001456:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001458:	2300      	movs	r3, #0
 800145a:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 800145c:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8001460:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8001462:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001466:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8001468:	f107 030c 	add.w	r3, r7, #12
 800146c:	2105      	movs	r1, #5
 800146e:	4618      	mov	r0, r3
 8001470:	f005 fea4 	bl	80071bc <HAL_RCC_ClockConfig>
 8001474:	4603      	mov	r3, r0
 8001476:	2b00      	cmp	r3, #0
 8001478:	d001      	beq.n	800147e <SystemClock_Config+0xc2>
  {
    Error_Handler();
 800147a:	f000 fb5b 	bl	8001b34 <Error_Handler>
  }
}
 800147e:	bf00      	nop
 8001480:	3750      	adds	r7, #80	@ 0x50
 8001482:	46bd      	mov	sp, r7
 8001484:	bd80      	pop	{r7, pc}
 8001486:	bf00      	nop
 8001488:	40023800 	.word	0x40023800
 800148c:	40007000 	.word	0x40007000

08001490 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001490:	b580      	push	{r7, lr}
 8001492:	b084      	sub	sp, #16
 8001494:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001496:	463b      	mov	r3, r7
 8001498:	2200      	movs	r2, #0
 800149a:	601a      	str	r2, [r3, #0]
 800149c:	605a      	str	r2, [r3, #4]
 800149e:	609a      	str	r2, [r3, #8]
 80014a0:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 80014a2:	4b21      	ldr	r3, [pc, #132]	@ (8001528 <MX_ADC1_Init+0x98>)
 80014a4:	4a21      	ldr	r2, [pc, #132]	@ (800152c <MX_ADC1_Init+0x9c>)
 80014a6:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 80014a8:	4b1f      	ldr	r3, [pc, #124]	@ (8001528 <MX_ADC1_Init+0x98>)
 80014aa:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 80014ae:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80014b0:	4b1d      	ldr	r3, [pc, #116]	@ (8001528 <MX_ADC1_Init+0x98>)
 80014b2:	2200      	movs	r2, #0
 80014b4:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 80014b6:	4b1c      	ldr	r3, [pc, #112]	@ (8001528 <MX_ADC1_Init+0x98>)
 80014b8:	2200      	movs	r2, #0
 80014ba:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80014bc:	4b1a      	ldr	r3, [pc, #104]	@ (8001528 <MX_ADC1_Init+0x98>)
 80014be:	2200      	movs	r2, #0
 80014c0:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80014c2:	4b19      	ldr	r3, [pc, #100]	@ (8001528 <MX_ADC1_Init+0x98>)
 80014c4:	2200      	movs	r2, #0
 80014c6:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80014ca:	4b17      	ldr	r3, [pc, #92]	@ (8001528 <MX_ADC1_Init+0x98>)
 80014cc:	2200      	movs	r2, #0
 80014ce:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80014d0:	4b15      	ldr	r3, [pc, #84]	@ (8001528 <MX_ADC1_Init+0x98>)
 80014d2:	4a17      	ldr	r2, [pc, #92]	@ (8001530 <MX_ADC1_Init+0xa0>)
 80014d4:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80014d6:	4b14      	ldr	r3, [pc, #80]	@ (8001528 <MX_ADC1_Init+0x98>)
 80014d8:	2200      	movs	r2, #0
 80014da:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 80014dc:	4b12      	ldr	r3, [pc, #72]	@ (8001528 <MX_ADC1_Init+0x98>)
 80014de:	2201      	movs	r2, #1
 80014e0:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 80014e2:	4b11      	ldr	r3, [pc, #68]	@ (8001528 <MX_ADC1_Init+0x98>)
 80014e4:	2200      	movs	r2, #0
 80014e6:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80014ea:	4b0f      	ldr	r3, [pc, #60]	@ (8001528 <MX_ADC1_Init+0x98>)
 80014ec:	2201      	movs	r2, #1
 80014ee:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80014f0:	480d      	ldr	r0, [pc, #52]	@ (8001528 <MX_ADC1_Init+0x98>)
 80014f2:	f001 fab3 	bl	8002a5c <HAL_ADC_Init>
 80014f6:	4603      	mov	r3, r0
 80014f8:	2b00      	cmp	r3, #0
 80014fa:	d001      	beq.n	8001500 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 80014fc:	f000 fb1a 	bl	8001b34 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8001500:	2300      	movs	r3, #0
 8001502:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8001504:	2301      	movs	r3, #1
 8001506:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8001508:	2300      	movs	r3, #0
 800150a:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800150c:	463b      	mov	r3, r7
 800150e:	4619      	mov	r1, r3
 8001510:	4805      	ldr	r0, [pc, #20]	@ (8001528 <MX_ADC1_Init+0x98>)
 8001512:	f001 fae7 	bl	8002ae4 <HAL_ADC_ConfigChannel>
 8001516:	4603      	mov	r3, r0
 8001518:	2b00      	cmp	r3, #0
 800151a:	d001      	beq.n	8001520 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 800151c:	f000 fb0a 	bl	8001b34 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001520:	bf00      	nop
 8001522:	3710      	adds	r7, #16
 8001524:	46bd      	mov	sp, r7
 8001526:	bd80      	pop	{r7, pc}
 8001528:	20000a34 	.word	0x20000a34
 800152c:	40012000 	.word	0x40012000
 8001530:	0f000001 	.word	0x0f000001

08001534 <MX_CRC_Init>:
  * @brief CRC Initialization Function
  * @param None
  * @retval None
  */
static void MX_CRC_Init(void)
{
 8001534:	b580      	push	{r7, lr}
 8001536:	af00      	add	r7, sp, #0
  /* USER CODE END CRC_Init 0 */

  /* USER CODE BEGIN CRC_Init 1 */

  /* USER CODE END CRC_Init 1 */
  hcrc.Instance = CRC;
 8001538:	4b06      	ldr	r3, [pc, #24]	@ (8001554 <MX_CRC_Init+0x20>)
 800153a:	4a07      	ldr	r2, [pc, #28]	@ (8001558 <MX_CRC_Init+0x24>)
 800153c:	601a      	str	r2, [r3, #0]
  if (HAL_CRC_Init(&hcrc) != HAL_OK)
 800153e:	4805      	ldr	r0, [pc, #20]	@ (8001554 <MX_CRC_Init+0x20>)
 8001540:	f001 fdff 	bl	8003142 <HAL_CRC_Init>
 8001544:	4603      	mov	r3, r0
 8001546:	2b00      	cmp	r3, #0
 8001548:	d001      	beq.n	800154e <MX_CRC_Init+0x1a>
  {
    Error_Handler();
 800154a:	f000 faf3 	bl	8001b34 <Error_Handler>
  }
  /* USER CODE BEGIN CRC_Init 2 */

  /* USER CODE END CRC_Init 2 */

}
 800154e:	bf00      	nop
 8001550:	bd80      	pop	{r7, pc}
 8001552:	bf00      	nop
 8001554:	20000a7c 	.word	0x20000a7c
 8001558:	40023000 	.word	0x40023000

0800155c <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 800155c:	b580      	push	{r7, lr}
 800155e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001560:	4b12      	ldr	r3, [pc, #72]	@ (80015ac <MX_I2C1_Init+0x50>)
 8001562:	4a13      	ldr	r2, [pc, #76]	@ (80015b0 <MX_I2C1_Init+0x54>)
 8001564:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8001566:	4b11      	ldr	r3, [pc, #68]	@ (80015ac <MX_I2C1_Init+0x50>)
 8001568:	4a12      	ldr	r2, [pc, #72]	@ (80015b4 <MX_I2C1_Init+0x58>)
 800156a:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 800156c:	4b0f      	ldr	r3, [pc, #60]	@ (80015ac <MX_I2C1_Init+0x50>)
 800156e:	2200      	movs	r2, #0
 8001570:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 64;
 8001572:	4b0e      	ldr	r3, [pc, #56]	@ (80015ac <MX_I2C1_Init+0x50>)
 8001574:	2240      	movs	r2, #64	@ 0x40
 8001576:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001578:	4b0c      	ldr	r3, [pc, #48]	@ (80015ac <MX_I2C1_Init+0x50>)
 800157a:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 800157e:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001580:	4b0a      	ldr	r3, [pc, #40]	@ (80015ac <MX_I2C1_Init+0x50>)
 8001582:	2200      	movs	r2, #0
 8001584:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8001586:	4b09      	ldr	r3, [pc, #36]	@ (80015ac <MX_I2C1_Init+0x50>)
 8001588:	2200      	movs	r2, #0
 800158a:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800158c:	4b07      	ldr	r3, [pc, #28]	@ (80015ac <MX_I2C1_Init+0x50>)
 800158e:	2200      	movs	r2, #0
 8001590:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001592:	4b06      	ldr	r3, [pc, #24]	@ (80015ac <MX_I2C1_Init+0x50>)
 8001594:	2200      	movs	r2, #0
 8001596:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001598:	4804      	ldr	r0, [pc, #16]	@ (80015ac <MX_I2C1_Init+0x50>)
 800159a:	f002 fc0b 	bl	8003db4 <HAL_I2C_Init>
 800159e:	4603      	mov	r3, r0
 80015a0:	2b00      	cmp	r3, #0
 80015a2:	d001      	beq.n	80015a8 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 80015a4:	f000 fac6 	bl	8001b34 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80015a8:	bf00      	nop
 80015aa:	bd80      	pop	{r7, pc}
 80015ac:	20000a84 	.word	0x20000a84
 80015b0:	40005400 	.word	0x40005400
 80015b4:	000186a0 	.word	0x000186a0

080015b8 <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 80015b8:	b580      	push	{r7, lr}
 80015ba:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 80015bc:	4b12      	ldr	r3, [pc, #72]	@ (8001608 <MX_I2C2_Init+0x50>)
 80015be:	4a13      	ldr	r2, [pc, #76]	@ (800160c <MX_I2C2_Init+0x54>)
 80015c0:	601a      	str	r2, [r3, #0]
  hi2c2.Init.ClockSpeed = 100000;
 80015c2:	4b11      	ldr	r3, [pc, #68]	@ (8001608 <MX_I2C2_Init+0x50>)
 80015c4:	4a12      	ldr	r2, [pc, #72]	@ (8001610 <MX_I2C2_Init+0x58>)
 80015c6:	605a      	str	r2, [r3, #4]
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80015c8:	4b0f      	ldr	r3, [pc, #60]	@ (8001608 <MX_I2C2_Init+0x50>)
 80015ca:	2200      	movs	r2, #0
 80015cc:	609a      	str	r2, [r3, #8]
  hi2c2.Init.OwnAddress1 = 0;
 80015ce:	4b0e      	ldr	r3, [pc, #56]	@ (8001608 <MX_I2C2_Init+0x50>)
 80015d0:	2200      	movs	r2, #0
 80015d2:	60da      	str	r2, [r3, #12]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80015d4:	4b0c      	ldr	r3, [pc, #48]	@ (8001608 <MX_I2C2_Init+0x50>)
 80015d6:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80015da:	611a      	str	r2, [r3, #16]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80015dc:	4b0a      	ldr	r3, [pc, #40]	@ (8001608 <MX_I2C2_Init+0x50>)
 80015de:	2200      	movs	r2, #0
 80015e0:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2 = 0;
 80015e2:	4b09      	ldr	r3, [pc, #36]	@ (8001608 <MX_I2C2_Init+0x50>)
 80015e4:	2200      	movs	r2, #0
 80015e6:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80015e8:	4b07      	ldr	r3, [pc, #28]	@ (8001608 <MX_I2C2_Init+0x50>)
 80015ea:	2200      	movs	r2, #0
 80015ec:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80015ee:	4b06      	ldr	r3, [pc, #24]	@ (8001608 <MX_I2C2_Init+0x50>)
 80015f0:	2200      	movs	r2, #0
 80015f2:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 80015f4:	4804      	ldr	r0, [pc, #16]	@ (8001608 <MX_I2C2_Init+0x50>)
 80015f6:	f002 fbdd 	bl	8003db4 <HAL_I2C_Init>
 80015fa:	4603      	mov	r3, r0
 80015fc:	2b00      	cmp	r3, #0
 80015fe:	d001      	beq.n	8001604 <MX_I2C2_Init+0x4c>
  {
    Error_Handler();
 8001600:	f000 fa98 	bl	8001b34 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8001604:	bf00      	nop
 8001606:	bd80      	pop	{r7, pc}
 8001608:	20000ad8 	.word	0x20000ad8
 800160c:	40005800 	.word	0x40005800
 8001610:	000186a0 	.word	0x000186a0

08001614 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8001614:	b580      	push	{r7, lr}
 8001616:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8001618:	4b17      	ldr	r3, [pc, #92]	@ (8001678 <MX_SPI1_Init+0x64>)
 800161a:	4a18      	ldr	r2, [pc, #96]	@ (800167c <MX_SPI1_Init+0x68>)
 800161c:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 800161e:	4b16      	ldr	r3, [pc, #88]	@ (8001678 <MX_SPI1_Init+0x64>)
 8001620:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8001624:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8001626:	4b14      	ldr	r3, [pc, #80]	@ (8001678 <MX_SPI1_Init+0x64>)
 8001628:	2200      	movs	r2, #0
 800162a:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 800162c:	4b12      	ldr	r3, [pc, #72]	@ (8001678 <MX_SPI1_Init+0x64>)
 800162e:	2200      	movs	r2, #0
 8001630:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001632:	4b11      	ldr	r3, [pc, #68]	@ (8001678 <MX_SPI1_Init+0x64>)
 8001634:	2200      	movs	r2, #0
 8001636:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001638:	4b0f      	ldr	r3, [pc, #60]	@ (8001678 <MX_SPI1_Init+0x64>)
 800163a:	2200      	movs	r2, #0
 800163c:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 800163e:	4b0e      	ldr	r3, [pc, #56]	@ (8001678 <MX_SPI1_Init+0x64>)
 8001640:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001644:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8001646:	4b0c      	ldr	r3, [pc, #48]	@ (8001678 <MX_SPI1_Init+0x64>)
 8001648:	2200      	movs	r2, #0
 800164a:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800164c:	4b0a      	ldr	r3, [pc, #40]	@ (8001678 <MX_SPI1_Init+0x64>)
 800164e:	2200      	movs	r2, #0
 8001650:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8001652:	4b09      	ldr	r3, [pc, #36]	@ (8001678 <MX_SPI1_Init+0x64>)
 8001654:	2200      	movs	r2, #0
 8001656:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001658:	4b07      	ldr	r3, [pc, #28]	@ (8001678 <MX_SPI1_Init+0x64>)
 800165a:	2200      	movs	r2, #0
 800165c:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 800165e:	4b06      	ldr	r3, [pc, #24]	@ (8001678 <MX_SPI1_Init+0x64>)
 8001660:	220a      	movs	r2, #10
 8001662:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8001664:	4804      	ldr	r0, [pc, #16]	@ (8001678 <MX_SPI1_Init+0x64>)
 8001666:	f005 ff89 	bl	800757c <HAL_SPI_Init>
 800166a:	4603      	mov	r3, r0
 800166c:	2b00      	cmp	r3, #0
 800166e:	d001      	beq.n	8001674 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8001670:	f000 fa60 	bl	8001b34 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8001674:	bf00      	nop
 8001676:	bd80      	pop	{r7, pc}
 8001678:	20000b2c 	.word	0x20000b2c
 800167c:	40013000 	.word	0x40013000

08001680 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8001680:	b580      	push	{r7, lr}
 8001682:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8001684:	4b17      	ldr	r3, [pc, #92]	@ (80016e4 <MX_SPI2_Init+0x64>)
 8001686:	4a18      	ldr	r2, [pc, #96]	@ (80016e8 <MX_SPI2_Init+0x68>)
 8001688:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 800168a:	4b16      	ldr	r3, [pc, #88]	@ (80016e4 <MX_SPI2_Init+0x64>)
 800168c:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8001690:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8001692:	4b14      	ldr	r3, [pc, #80]	@ (80016e4 <MX_SPI2_Init+0x64>)
 8001694:	2200      	movs	r2, #0
 8001696:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8001698:	4b12      	ldr	r3, [pc, #72]	@ (80016e4 <MX_SPI2_Init+0x64>)
 800169a:	2200      	movs	r2, #0
 800169c:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 800169e:	4b11      	ldr	r3, [pc, #68]	@ (80016e4 <MX_SPI2_Init+0x64>)
 80016a0:	2200      	movs	r2, #0
 80016a2:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 80016a4:	4b0f      	ldr	r3, [pc, #60]	@ (80016e4 <MX_SPI2_Init+0x64>)
 80016a6:	2200      	movs	r2, #0
 80016a8:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 80016aa:	4b0e      	ldr	r3, [pc, #56]	@ (80016e4 <MX_SPI2_Init+0x64>)
 80016ac:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80016b0:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80016b2:	4b0c      	ldr	r3, [pc, #48]	@ (80016e4 <MX_SPI2_Init+0x64>)
 80016b4:	2200      	movs	r2, #0
 80016b6:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80016b8:	4b0a      	ldr	r3, [pc, #40]	@ (80016e4 <MX_SPI2_Init+0x64>)
 80016ba:	2200      	movs	r2, #0
 80016bc:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 80016be:	4b09      	ldr	r3, [pc, #36]	@ (80016e4 <MX_SPI2_Init+0x64>)
 80016c0:	2200      	movs	r2, #0
 80016c2:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80016c4:	4b07      	ldr	r3, [pc, #28]	@ (80016e4 <MX_SPI2_Init+0x64>)
 80016c6:	2200      	movs	r2, #0
 80016c8:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 10;
 80016ca:	4b06      	ldr	r3, [pc, #24]	@ (80016e4 <MX_SPI2_Init+0x64>)
 80016cc:	220a      	movs	r2, #10
 80016ce:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 80016d0:	4804      	ldr	r0, [pc, #16]	@ (80016e4 <MX_SPI2_Init+0x64>)
 80016d2:	f005 ff53 	bl	800757c <HAL_SPI_Init>
 80016d6:	4603      	mov	r3, r0
 80016d8:	2b00      	cmp	r3, #0
 80016da:	d001      	beq.n	80016e0 <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 80016dc:	f000 fa2a 	bl	8001b34 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 80016e0:	bf00      	nop
 80016e2:	bd80      	pop	{r7, pc}
 80016e4:	20000b84 	.word	0x20000b84
 80016e8:	40003800 	.word	0x40003800

080016ec <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 80016ec:	b580      	push	{r7, lr}
 80016ee:	b096      	sub	sp, #88	@ 0x58
 80016f0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80016f2:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 80016f6:	2200      	movs	r2, #0
 80016f8:	601a      	str	r2, [r3, #0]
 80016fa:	605a      	str	r2, [r3, #4]
 80016fc:	609a      	str	r2, [r3, #8]
 80016fe:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001700:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8001704:	2200      	movs	r2, #0
 8001706:	601a      	str	r2, [r3, #0]
 8001708:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800170a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800170e:	2200      	movs	r2, #0
 8001710:	601a      	str	r2, [r3, #0]
 8001712:	605a      	str	r2, [r3, #4]
 8001714:	609a      	str	r2, [r3, #8]
 8001716:	60da      	str	r2, [r3, #12]
 8001718:	611a      	str	r2, [r3, #16]
 800171a:	615a      	str	r2, [r3, #20]
 800171c:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 800171e:	1d3b      	adds	r3, r7, #4
 8001720:	2220      	movs	r2, #32
 8001722:	2100      	movs	r1, #0
 8001724:	4618      	mov	r0, r3
 8001726:	f012 ff19 	bl	801455c <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 800172a:	4b44      	ldr	r3, [pc, #272]	@ (800183c <MX_TIM1_Init+0x150>)
 800172c:	4a44      	ldr	r2, [pc, #272]	@ (8001840 <MX_TIM1_Init+0x154>)
 800172e:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 84-1;
 8001730:	4b42      	ldr	r3, [pc, #264]	@ (800183c <MX_TIM1_Init+0x150>)
 8001732:	2253      	movs	r2, #83	@ 0x53
 8001734:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001736:	4b41      	ldr	r3, [pc, #260]	@ (800183c <MX_TIM1_Init+0x150>)
 8001738:	2200      	movs	r2, #0
 800173a:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 20000-1;
 800173c:	4b3f      	ldr	r3, [pc, #252]	@ (800183c <MX_TIM1_Init+0x150>)
 800173e:	f644 621f 	movw	r2, #19999	@ 0x4e1f
 8001742:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001744:	4b3d      	ldr	r3, [pc, #244]	@ (800183c <MX_TIM1_Init+0x150>)
 8001746:	2200      	movs	r2, #0
 8001748:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 800174a:	4b3c      	ldr	r3, [pc, #240]	@ (800183c <MX_TIM1_Init+0x150>)
 800174c:	2200      	movs	r2, #0
 800174e:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001750:	4b3a      	ldr	r3, [pc, #232]	@ (800183c <MX_TIM1_Init+0x150>)
 8001752:	2200      	movs	r2, #0
 8001754:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8001756:	4839      	ldr	r0, [pc, #228]	@ (800183c <MX_TIM1_Init+0x150>)
 8001758:	f005 ff99 	bl	800768e <HAL_TIM_Base_Init>
 800175c:	4603      	mov	r3, r0
 800175e:	2b00      	cmp	r3, #0
 8001760:	d001      	beq.n	8001766 <MX_TIM1_Init+0x7a>
  {
    Error_Handler();
 8001762:	f000 f9e7 	bl	8001b34 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001766:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800176a:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 800176c:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 8001770:	4619      	mov	r1, r3
 8001772:	4832      	ldr	r0, [pc, #200]	@ (800183c <MX_TIM1_Init+0x150>)
 8001774:	f006 f9be 	bl	8007af4 <HAL_TIM_ConfigClockSource>
 8001778:	4603      	mov	r3, r0
 800177a:	2b00      	cmp	r3, #0
 800177c:	d001      	beq.n	8001782 <MX_TIM1_Init+0x96>
  {
    Error_Handler();
 800177e:	f000 f9d9 	bl	8001b34 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8001782:	482e      	ldr	r0, [pc, #184]	@ (800183c <MX_TIM1_Init+0x150>)
 8001784:	f005 ffd2 	bl	800772c <HAL_TIM_PWM_Init>
 8001788:	4603      	mov	r3, r0
 800178a:	2b00      	cmp	r3, #0
 800178c:	d001      	beq.n	8001792 <MX_TIM1_Init+0xa6>
  {
    Error_Handler();
 800178e:	f000 f9d1 	bl	8001b34 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001792:	2300      	movs	r3, #0
 8001794:	643b      	str	r3, [r7, #64]	@ 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001796:	2300      	movs	r3, #0
 8001798:	647b      	str	r3, [r7, #68]	@ 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 800179a:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 800179e:	4619      	mov	r1, r3
 80017a0:	4826      	ldr	r0, [pc, #152]	@ (800183c <MX_TIM1_Init+0x150>)
 80017a2:	f006 fd8b 	bl	80082bc <HAL_TIMEx_MasterConfigSynchronization>
 80017a6:	4603      	mov	r3, r0
 80017a8:	2b00      	cmp	r3, #0
 80017aa:	d001      	beq.n	80017b0 <MX_TIM1_Init+0xc4>
  {
    Error_Handler();
 80017ac:	f000 f9c2 	bl	8001b34 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80017b0:	2360      	movs	r3, #96	@ 0x60
 80017b2:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfigOC.Pulse = 0;
 80017b4:	2300      	movs	r3, #0
 80017b6:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80017b8:	2300      	movs	r3, #0
 80017ba:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 80017bc:	2300      	movs	r3, #0
 80017be:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80017c0:	2300      	movs	r3, #0
 80017c2:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80017c4:	2300      	movs	r3, #0
 80017c6:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80017c8:	2300      	movs	r3, #0
 80017ca:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80017cc:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80017d0:	2200      	movs	r2, #0
 80017d2:	4619      	mov	r1, r3
 80017d4:	4819      	ldr	r0, [pc, #100]	@ (800183c <MX_TIM1_Init+0x150>)
 80017d6:	f006 f8cb 	bl	8007970 <HAL_TIM_PWM_ConfigChannel>
 80017da:	4603      	mov	r3, r0
 80017dc:	2b00      	cmp	r3, #0
 80017de:	d001      	beq.n	80017e4 <MX_TIM1_Init+0xf8>
  {
    Error_Handler();
 80017e0:	f000 f9a8 	bl	8001b34 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 80017e4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80017e8:	2208      	movs	r2, #8
 80017ea:	4619      	mov	r1, r3
 80017ec:	4813      	ldr	r0, [pc, #76]	@ (800183c <MX_TIM1_Init+0x150>)
 80017ee:	f006 f8bf 	bl	8007970 <HAL_TIM_PWM_ConfigChannel>
 80017f2:	4603      	mov	r3, r0
 80017f4:	2b00      	cmp	r3, #0
 80017f6:	d001      	beq.n	80017fc <MX_TIM1_Init+0x110>
  {
    Error_Handler();
 80017f8:	f000 f99c 	bl	8001b34 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80017fc:	2300      	movs	r3, #0
 80017fe:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8001800:	2300      	movs	r3, #0
 8001802:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8001804:	2300      	movs	r3, #0
 8001806:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8001808:	2300      	movs	r3, #0
 800180a:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 800180c:	2300      	movs	r3, #0
 800180e:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001810:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001814:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001816:	2300      	movs	r3, #0
 8001818:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 800181a:	1d3b      	adds	r3, r7, #4
 800181c:	4619      	mov	r1, r3
 800181e:	4807      	ldr	r0, [pc, #28]	@ (800183c <MX_TIM1_Init+0x150>)
 8001820:	f006 fdc8 	bl	80083b4 <HAL_TIMEx_ConfigBreakDeadTime>
 8001824:	4603      	mov	r3, r0
 8001826:	2b00      	cmp	r3, #0
 8001828:	d001      	beq.n	800182e <MX_TIM1_Init+0x142>
  {
    Error_Handler();
 800182a:	f000 f983 	bl	8001b34 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 800182e:	4803      	ldr	r0, [pc, #12]	@ (800183c <MX_TIM1_Init+0x150>)
 8001830:	f000 fc40 	bl	80020b4 <HAL_TIM_MspPostInit>

}
 8001834:	bf00      	nop
 8001836:	3758      	adds	r7, #88	@ 0x58
 8001838:	46bd      	mov	sp, r7
 800183a:	bd80      	pop	{r7, pc}
 800183c:	20000bdc 	.word	0x20000bdc
 8001840:	40010000 	.word	0x40010000

08001844 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001844:	b580      	push	{r7, lr}
 8001846:	b08e      	sub	sp, #56	@ 0x38
 8001848:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800184a:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800184e:	2200      	movs	r2, #0
 8001850:	601a      	str	r2, [r3, #0]
 8001852:	605a      	str	r2, [r3, #4]
 8001854:	609a      	str	r2, [r3, #8]
 8001856:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001858:	f107 0320 	add.w	r3, r7, #32
 800185c:	2200      	movs	r2, #0
 800185e:	601a      	str	r2, [r3, #0]
 8001860:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001862:	1d3b      	adds	r3, r7, #4
 8001864:	2200      	movs	r2, #0
 8001866:	601a      	str	r2, [r3, #0]
 8001868:	605a      	str	r2, [r3, #4]
 800186a:	609a      	str	r2, [r3, #8]
 800186c:	60da      	str	r2, [r3, #12]
 800186e:	611a      	str	r2, [r3, #16]
 8001870:	615a      	str	r2, [r3, #20]
 8001872:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001874:	4b37      	ldr	r3, [pc, #220]	@ (8001954 <MX_TIM2_Init+0x110>)
 8001876:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 800187a:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 800187c:	4b35      	ldr	r3, [pc, #212]	@ (8001954 <MX_TIM2_Init+0x110>)
 800187e:	2200      	movs	r2, #0
 8001880:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001882:	4b34      	ldr	r3, [pc, #208]	@ (8001954 <MX_TIM2_Init+0x110>)
 8001884:	2200      	movs	r2, #0
 8001886:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 255;
 8001888:	4b32      	ldr	r3, [pc, #200]	@ (8001954 <MX_TIM2_Init+0x110>)
 800188a:	22ff      	movs	r2, #255	@ 0xff
 800188c:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800188e:	4b31      	ldr	r3, [pc, #196]	@ (8001954 <MX_TIM2_Init+0x110>)
 8001890:	2200      	movs	r2, #0
 8001892:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001894:	4b2f      	ldr	r3, [pc, #188]	@ (8001954 <MX_TIM2_Init+0x110>)
 8001896:	2280      	movs	r2, #128	@ 0x80
 8001898:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800189a:	482e      	ldr	r0, [pc, #184]	@ (8001954 <MX_TIM2_Init+0x110>)
 800189c:	f005 fef7 	bl	800768e <HAL_TIM_Base_Init>
 80018a0:	4603      	mov	r3, r0
 80018a2:	2b00      	cmp	r3, #0
 80018a4:	d001      	beq.n	80018aa <MX_TIM2_Init+0x66>
  {
    Error_Handler();
 80018a6:	f000 f945 	bl	8001b34 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80018aa:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80018ae:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80018b0:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80018b4:	4619      	mov	r1, r3
 80018b6:	4827      	ldr	r0, [pc, #156]	@ (8001954 <MX_TIM2_Init+0x110>)
 80018b8:	f006 f91c 	bl	8007af4 <HAL_TIM_ConfigClockSource>
 80018bc:	4603      	mov	r3, r0
 80018be:	2b00      	cmp	r3, #0
 80018c0:	d001      	beq.n	80018c6 <MX_TIM2_Init+0x82>
  {
    Error_Handler();
 80018c2:	f000 f937 	bl	8001b34 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 80018c6:	4823      	ldr	r0, [pc, #140]	@ (8001954 <MX_TIM2_Init+0x110>)
 80018c8:	f005 ff30 	bl	800772c <HAL_TIM_PWM_Init>
 80018cc:	4603      	mov	r3, r0
 80018ce:	2b00      	cmp	r3, #0
 80018d0:	d001      	beq.n	80018d6 <MX_TIM2_Init+0x92>
  {
    Error_Handler();
 80018d2:	f000 f92f 	bl	8001b34 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80018d6:	2300      	movs	r3, #0
 80018d8:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80018da:	2300      	movs	r3, #0
 80018dc:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80018de:	f107 0320 	add.w	r3, r7, #32
 80018e2:	4619      	mov	r1, r3
 80018e4:	481b      	ldr	r0, [pc, #108]	@ (8001954 <MX_TIM2_Init+0x110>)
 80018e6:	f006 fce9 	bl	80082bc <HAL_TIMEx_MasterConfigSynchronization>
 80018ea:	4603      	mov	r3, r0
 80018ec:	2b00      	cmp	r3, #0
 80018ee:	d001      	beq.n	80018f4 <MX_TIM2_Init+0xb0>
  {
    Error_Handler();
 80018f0:	f000 f920 	bl	8001b34 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80018f4:	2360      	movs	r3, #96	@ 0x60
 80018f6:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 80018f8:	2300      	movs	r3, #0
 80018fa:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80018fc:	2300      	movs	r3, #0
 80018fe:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001900:	2300      	movs	r3, #0
 8001902:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001904:	1d3b      	adds	r3, r7, #4
 8001906:	2204      	movs	r2, #4
 8001908:	4619      	mov	r1, r3
 800190a:	4812      	ldr	r0, [pc, #72]	@ (8001954 <MX_TIM2_Init+0x110>)
 800190c:	f006 f830 	bl	8007970 <HAL_TIM_PWM_ConfigChannel>
 8001910:	4603      	mov	r3, r0
 8001912:	2b00      	cmp	r3, #0
 8001914:	d001      	beq.n	800191a <MX_TIM2_Init+0xd6>
  {
    Error_Handler();
 8001916:	f000 f90d 	bl	8001b34 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 800191a:	1d3b      	adds	r3, r7, #4
 800191c:	2208      	movs	r2, #8
 800191e:	4619      	mov	r1, r3
 8001920:	480c      	ldr	r0, [pc, #48]	@ (8001954 <MX_TIM2_Init+0x110>)
 8001922:	f006 f825 	bl	8007970 <HAL_TIM_PWM_ConfigChannel>
 8001926:	4603      	mov	r3, r0
 8001928:	2b00      	cmp	r3, #0
 800192a:	d001      	beq.n	8001930 <MX_TIM2_Init+0xec>
  {
    Error_Handler();
 800192c:	f000 f902 	bl	8001b34 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8001930:	1d3b      	adds	r3, r7, #4
 8001932:	220c      	movs	r2, #12
 8001934:	4619      	mov	r1, r3
 8001936:	4807      	ldr	r0, [pc, #28]	@ (8001954 <MX_TIM2_Init+0x110>)
 8001938:	f006 f81a 	bl	8007970 <HAL_TIM_PWM_ConfigChannel>
 800193c:	4603      	mov	r3, r0
 800193e:	2b00      	cmp	r3, #0
 8001940:	d001      	beq.n	8001946 <MX_TIM2_Init+0x102>
  {
    Error_Handler();
 8001942:	f000 f8f7 	bl	8001b34 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8001946:	4803      	ldr	r0, [pc, #12]	@ (8001954 <MX_TIM2_Init+0x110>)
 8001948:	f000 fbb4 	bl	80020b4 <HAL_TIM_MspPostInit>

}
 800194c:	bf00      	nop
 800194e:	3738      	adds	r7, #56	@ 0x38
 8001950:	46bd      	mov	sp, r7
 8001952:	bd80      	pop	{r7, pc}
 8001954:	20000c24 	.word	0x20000c24

08001958 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8001958:	b580      	push	{r7, lr}
 800195a:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 800195c:	4b11      	ldr	r3, [pc, #68]	@ (80019a4 <MX_USART1_UART_Init+0x4c>)
 800195e:	4a12      	ldr	r2, [pc, #72]	@ (80019a8 <MX_USART1_UART_Init+0x50>)
 8001960:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8001962:	4b10      	ldr	r3, [pc, #64]	@ (80019a4 <MX_USART1_UART_Init+0x4c>)
 8001964:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001968:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800196a:	4b0e      	ldr	r3, [pc, #56]	@ (80019a4 <MX_USART1_UART_Init+0x4c>)
 800196c:	2200      	movs	r2, #0
 800196e:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001970:	4b0c      	ldr	r3, [pc, #48]	@ (80019a4 <MX_USART1_UART_Init+0x4c>)
 8001972:	2200      	movs	r2, #0
 8001974:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001976:	4b0b      	ldr	r3, [pc, #44]	@ (80019a4 <MX_USART1_UART_Init+0x4c>)
 8001978:	2200      	movs	r2, #0
 800197a:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 800197c:	4b09      	ldr	r3, [pc, #36]	@ (80019a4 <MX_USART1_UART_Init+0x4c>)
 800197e:	220c      	movs	r2, #12
 8001980:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001982:	4b08      	ldr	r3, [pc, #32]	@ (80019a4 <MX_USART1_UART_Init+0x4c>)
 8001984:	2200      	movs	r2, #0
 8001986:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001988:	4b06      	ldr	r3, [pc, #24]	@ (80019a4 <MX_USART1_UART_Init+0x4c>)
 800198a:	2200      	movs	r2, #0
 800198c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800198e:	4805      	ldr	r0, [pc, #20]	@ (80019a4 <MX_USART1_UART_Init+0x4c>)
 8001990:	f006 fd62 	bl	8008458 <HAL_UART_Init>
 8001994:	4603      	mov	r3, r0
 8001996:	2b00      	cmp	r3, #0
 8001998:	d001      	beq.n	800199e <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 800199a:	f000 f8cb 	bl	8001b34 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800199e:	bf00      	nop
 80019a0:	bd80      	pop	{r7, pc}
 80019a2:	bf00      	nop
 80019a4:	20000c6c 	.word	0x20000c6c
 80019a8:	40011000 	.word	0x40011000

080019ac <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 80019ac:	b580      	push	{r7, lr}
 80019ae:	b082      	sub	sp, #8
 80019b0:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 80019b2:	2300      	movs	r3, #0
 80019b4:	607b      	str	r3, [r7, #4]
 80019b6:	4b0c      	ldr	r3, [pc, #48]	@ (80019e8 <MX_DMA_Init+0x3c>)
 80019b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80019ba:	4a0b      	ldr	r2, [pc, #44]	@ (80019e8 <MX_DMA_Init+0x3c>)
 80019bc:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80019c0:	6313      	str	r3, [r2, #48]	@ 0x30
 80019c2:	4b09      	ldr	r3, [pc, #36]	@ (80019e8 <MX_DMA_Init+0x3c>)
 80019c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80019c6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80019ca:	607b      	str	r3, [r7, #4]
 80019cc:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream2_IRQn, 0, 0);
 80019ce:	2200      	movs	r2, #0
 80019d0:	2100      	movs	r1, #0
 80019d2:	203a      	movs	r0, #58	@ 0x3a
 80019d4:	f001 fb7f 	bl	80030d6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream2_IRQn);
 80019d8:	203a      	movs	r0, #58	@ 0x3a
 80019da:	f001 fb98 	bl	800310e <HAL_NVIC_EnableIRQ>

}
 80019de:	bf00      	nop
 80019e0:	3708      	adds	r7, #8
 80019e2:	46bd      	mov	sp, r7
 80019e4:	bd80      	pop	{r7, pc}
 80019e6:	bf00      	nop
 80019e8:	40023800 	.word	0x40023800

080019ec <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80019ec:	b580      	push	{r7, lr}
 80019ee:	b08a      	sub	sp, #40	@ 0x28
 80019f0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80019f2:	f107 0314 	add.w	r3, r7, #20
 80019f6:	2200      	movs	r2, #0
 80019f8:	601a      	str	r2, [r3, #0]
 80019fa:	605a      	str	r2, [r3, #4]
 80019fc:	609a      	str	r2, [r3, #8]
 80019fe:	60da      	str	r2, [r3, #12]
 8001a00:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */
  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001a02:	2300      	movs	r3, #0
 8001a04:	613b      	str	r3, [r7, #16]
 8001a06:	4b47      	ldr	r3, [pc, #284]	@ (8001b24 <MX_GPIO_Init+0x138>)
 8001a08:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a0a:	4a46      	ldr	r2, [pc, #280]	@ (8001b24 <MX_GPIO_Init+0x138>)
 8001a0c:	f043 0304 	orr.w	r3, r3, #4
 8001a10:	6313      	str	r3, [r2, #48]	@ 0x30
 8001a12:	4b44      	ldr	r3, [pc, #272]	@ (8001b24 <MX_GPIO_Init+0x138>)
 8001a14:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a16:	f003 0304 	and.w	r3, r3, #4
 8001a1a:	613b      	str	r3, [r7, #16]
 8001a1c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001a1e:	2300      	movs	r3, #0
 8001a20:	60fb      	str	r3, [r7, #12]
 8001a22:	4b40      	ldr	r3, [pc, #256]	@ (8001b24 <MX_GPIO_Init+0x138>)
 8001a24:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a26:	4a3f      	ldr	r2, [pc, #252]	@ (8001b24 <MX_GPIO_Init+0x138>)
 8001a28:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001a2c:	6313      	str	r3, [r2, #48]	@ 0x30
 8001a2e:	4b3d      	ldr	r3, [pc, #244]	@ (8001b24 <MX_GPIO_Init+0x138>)
 8001a30:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a32:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001a36:	60fb      	str	r3, [r7, #12]
 8001a38:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001a3a:	2300      	movs	r3, #0
 8001a3c:	60bb      	str	r3, [r7, #8]
 8001a3e:	4b39      	ldr	r3, [pc, #228]	@ (8001b24 <MX_GPIO_Init+0x138>)
 8001a40:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a42:	4a38      	ldr	r2, [pc, #224]	@ (8001b24 <MX_GPIO_Init+0x138>)
 8001a44:	f043 0301 	orr.w	r3, r3, #1
 8001a48:	6313      	str	r3, [r2, #48]	@ 0x30
 8001a4a:	4b36      	ldr	r3, [pc, #216]	@ (8001b24 <MX_GPIO_Init+0x138>)
 8001a4c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a4e:	f003 0301 	and.w	r3, r3, #1
 8001a52:	60bb      	str	r3, [r7, #8]
 8001a54:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001a56:	2300      	movs	r3, #0
 8001a58:	607b      	str	r3, [r7, #4]
 8001a5a:	4b32      	ldr	r3, [pc, #200]	@ (8001b24 <MX_GPIO_Init+0x138>)
 8001a5c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a5e:	4a31      	ldr	r2, [pc, #196]	@ (8001b24 <MX_GPIO_Init+0x138>)
 8001a60:	f043 0302 	orr.w	r3, r3, #2
 8001a64:	6313      	str	r3, [r2, #48]	@ 0x30
 8001a66:	4b2f      	ldr	r3, [pc, #188]	@ (8001b24 <MX_GPIO_Init+0x138>)
 8001a68:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a6a:	f003 0302 	and.w	r3, r3, #2
 8001a6e:	607b      	str	r3, [r7, #4]
 8001a70:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GENERAL_LED_Pin|PYRO_1_Pin|PYRO_2_Pin|PYRO_3_Pin
 8001a72:	2200      	movs	r2, #0
 8001a74:	f242 4125 	movw	r1, #9253	@ 0x2425
 8001a78:	482b      	ldr	r0, [pc, #172]	@ (8001b28 <MX_GPIO_Init+0x13c>)
 8001a7a:	f002 f981 	bl	8003d80 <HAL_GPIO_WritePin>
                          |ERROR_LED_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SPI1_CSB_GPIO_Port, SPI1_CSB_Pin, GPIO_PIN_RESET);
 8001a7e:	2200      	movs	r2, #0
 8001a80:	2110      	movs	r1, #16
 8001a82:	482a      	ldr	r0, [pc, #168]	@ (8001b2c <MX_GPIO_Init+0x140>)
 8001a84:	f002 f97c 	bl	8003d80 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, PYRO_4_Pin|SPI2_CSB_Pin, GPIO_PIN_RESET);
 8001a88:	2200      	movs	r2, #0
 8001a8a:	f241 0102 	movw	r1, #4098	@ 0x1002
 8001a8e:	4828      	ldr	r0, [pc, #160]	@ (8001b30 <MX_GPIO_Init+0x144>)
 8001a90:	f002 f976 	bl	8003d80 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : GENERAL_LED_Pin PYRO_1_Pin PYRO_2_Pin PYRO_3_Pin
                           ERROR_LED_Pin */
  GPIO_InitStruct.Pin = GENERAL_LED_Pin|PYRO_1_Pin|PYRO_2_Pin|PYRO_3_Pin
 8001a94:	f242 4325 	movw	r3, #9253	@ 0x2425
 8001a98:	617b      	str	r3, [r7, #20]
                          |ERROR_LED_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001a9a:	2301      	movs	r3, #1
 8001a9c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a9e:	2300      	movs	r3, #0
 8001aa0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001aa2:	2300      	movs	r3, #0
 8001aa4:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001aa6:	f107 0314 	add.w	r3, r7, #20
 8001aaa:	4619      	mov	r1, r3
 8001aac:	481e      	ldr	r0, [pc, #120]	@ (8001b28 <MX_GPIO_Init+0x13c>)
 8001aae:	f001 ffb3 	bl	8003a18 <HAL_GPIO_Init>

  /*Configure GPIO pins : PYRO_1_SENSE_Pin PYRO_2_SENSE_Pin SD_DETECT_Pin */
  GPIO_InitStruct.Pin = PYRO_1_SENSE_Pin|PYRO_2_SENSE_Pin|SD_DETECT_Pin;
 8001ab2:	231a      	movs	r3, #26
 8001ab4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001ab6:	2300      	movs	r3, #0
 8001ab8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001aba:	2300      	movs	r3, #0
 8001abc:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001abe:	f107 0314 	add.w	r3, r7, #20
 8001ac2:	4619      	mov	r1, r3
 8001ac4:	4818      	ldr	r0, [pc, #96]	@ (8001b28 <MX_GPIO_Init+0x13c>)
 8001ac6:	f001 ffa7 	bl	8003a18 <HAL_GPIO_Init>

  /*Configure GPIO pin : SPI1_CSB_Pin */
  GPIO_InitStruct.Pin = SPI1_CSB_Pin;
 8001aca:	2310      	movs	r3, #16
 8001acc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 8001ace:	2311      	movs	r3, #17
 8001ad0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ad2:	2300      	movs	r3, #0
 8001ad4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001ad6:	2300      	movs	r3, #0
 8001ad8:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(SPI1_CSB_GPIO_Port, &GPIO_InitStruct);
 8001ada:	f107 0314 	add.w	r3, r7, #20
 8001ade:	4619      	mov	r1, r3
 8001ae0:	4812      	ldr	r0, [pc, #72]	@ (8001b2c <MX_GPIO_Init+0x140>)
 8001ae2:	f001 ff99 	bl	8003a18 <HAL_GPIO_Init>

  /*Configure GPIO pins : PYRO_3_SENSE_Pin PYRO_4_SENSE_Pin */
  GPIO_InitStruct.Pin = PYRO_3_SENSE_Pin|PYRO_4_SENSE_Pin;
 8001ae6:	2305      	movs	r3, #5
 8001ae8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001aea:	2300      	movs	r3, #0
 8001aec:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001aee:	2300      	movs	r3, #0
 8001af0:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001af2:	f107 0314 	add.w	r3, r7, #20
 8001af6:	4619      	mov	r1, r3
 8001af8:	480d      	ldr	r0, [pc, #52]	@ (8001b30 <MX_GPIO_Init+0x144>)
 8001afa:	f001 ff8d 	bl	8003a18 <HAL_GPIO_Init>

  /*Configure GPIO pins : PYRO_4_Pin SPI2_CSB_Pin */
  GPIO_InitStruct.Pin = PYRO_4_Pin|SPI2_CSB_Pin;
 8001afe:	f241 0302 	movw	r3, #4098	@ 0x1002
 8001b02:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001b04:	2301      	movs	r3, #1
 8001b06:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b08:	2300      	movs	r3, #0
 8001b0a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b0c:	2300      	movs	r3, #0
 8001b0e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001b10:	f107 0314 	add.w	r3, r7, #20
 8001b14:	4619      	mov	r1, r3
 8001b16:	4806      	ldr	r0, [pc, #24]	@ (8001b30 <MX_GPIO_Init+0x144>)
 8001b18:	f001 ff7e 	bl	8003a18 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */
  /* USER CODE END MX_GPIO_Init_2 */
}
 8001b1c:	bf00      	nop
 8001b1e:	3728      	adds	r7, #40	@ 0x28
 8001b20:	46bd      	mov	sp, r7
 8001b22:	bd80      	pop	{r7, pc}
 8001b24:	40023800 	.word	0x40023800
 8001b28:	40020800 	.word	0x40020800
 8001b2c:	40020000 	.word	0x40020000
 8001b30:	40020400 	.word	0x40020400

08001b34 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001b34:	b480      	push	{r7}
 8001b36:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001b38:	b672      	cpsid	i
}
 8001b3a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001b3c:	bf00      	nop
 8001b3e:	e7fd      	b.n	8001b3c <Error_Handler+0x8>

08001b40 <initialize_MFX_orientation>:
float current_time;
float dt;

float orientation_freq;

HAL_StatusTypeDef initialize_MFX_orientation(MFX_engine_fusionType_t engine_dof) {
 8001b40:	b580      	push	{r7, lr}
 8001b42:	b082      	sub	sp, #8
 8001b44:	af00      	add	r7, sp, #0
 8001b46:	4603      	mov	r3, r0
 8001b48:	71fb      	strb	r3, [r7, #7]
	if (MOTION_FX_STATE_SIZE < MotionFX_GetStateSize()) {
 8001b4a:	f012 fa75 	bl	8014038 <MotionFX_GetStateSize>
 8001b4e:	4603      	mov	r3, r0
 8001b50:	f640 1292 	movw	r2, #2450	@ 0x992
 8001b54:	4293      	cmp	r3, r2
 8001b56:	d901      	bls.n	8001b5c <initialize_MFX_orientation+0x1c>
		return HAL_ERROR;
 8001b58:	2301      	movs	r3, #1
 8001b5a:	e025      	b.n	8001ba8 <initialize_MFX_orientation+0x68>
	}

	MotionFX_initialize((MFXState_t*)mfxstate);
 8001b5c:	4814      	ldr	r0, [pc, #80]	@ (8001bb0 <initialize_MFX_orientation+0x70>)
 8001b5e:	f012 fa6f 	bl	8014040 <MotionFX_initialize>

	MotionFX_getKnobs(mfxstate, &knobs);
 8001b62:	4914      	ldr	r1, [pc, #80]	@ (8001bb4 <initialize_MFX_orientation+0x74>)
 8001b64:	4812      	ldr	r0, [pc, #72]	@ (8001bb0 <initialize_MFX_orientation+0x70>)
 8001b66:	f012 fb6f 	bl	8014248 <MotionFX_getKnobs>

	// modify knobs here if needed

	MotionFX_setKnobs(mfxstate, &knobs);
 8001b6a:	4912      	ldr	r1, [pc, #72]	@ (8001bb4 <initialize_MFX_orientation+0x74>)
 8001b6c:	4810      	ldr	r0, [pc, #64]	@ (8001bb0 <initialize_MFX_orientation+0x70>)
 8001b6e:	f012 fb1f 	bl	80141b0 <MotionFX_setKnobs>

	MotionFX_enable_6X(mfxstate, MFX_ENGINE_DISABLE);
 8001b72:	2100      	movs	r1, #0
 8001b74:	480e      	ldr	r0, [pc, #56]	@ (8001bb0 <initialize_MFX_orientation+0x70>)
 8001b76:	f012 fba5 	bl	80142c4 <MotionFX_enable_6X>
	MotionFX_enable_9X(mfxstate, MFX_ENGINE_DISABLE);
 8001b7a:	2100      	movs	r1, #0
 8001b7c:	480c      	ldr	r0, [pc, #48]	@ (8001bb0 <initialize_MFX_orientation+0x70>)
 8001b7e:	f012 fbc1 	bl	8014304 <MotionFX_enable_9X>

	if (engine_dof == MFX_ENGINE_6X) {
 8001b82:	79fb      	ldrb	r3, [r7, #7]
 8001b84:	2b00      	cmp	r3, #0
 8001b86:	d105      	bne.n	8001b94 <initialize_MFX_orientation+0x54>
		MotionFX_enable_6X(mfxstate, MFX_ENGINE_ENABLE);
 8001b88:	2101      	movs	r1, #1
 8001b8a:	4809      	ldr	r0, [pc, #36]	@ (8001bb0 <initialize_MFX_orientation+0x70>)
 8001b8c:	f012 fb9a 	bl	80142c4 <MotionFX_enable_6X>
		return HAL_OK;
 8001b90:	2300      	movs	r3, #0
 8001b92:	e009      	b.n	8001ba8 <initialize_MFX_orientation+0x68>
	} else if (engine_dof == MFX_ENGINE_9X) {
 8001b94:	79fb      	ldrb	r3, [r7, #7]
 8001b96:	2b01      	cmp	r3, #1
 8001b98:	d105      	bne.n	8001ba6 <initialize_MFX_orientation+0x66>
		MotionFX_enable_9X(mfxstate, MFX_ENGINE_ENABLE);
 8001b9a:	2101      	movs	r1, #1
 8001b9c:	4804      	ldr	r0, [pc, #16]	@ (8001bb0 <initialize_MFX_orientation+0x70>)
 8001b9e:	f012 fbb1 	bl	8014304 <MotionFX_enable_9X>
		return HAL_OK;
 8001ba2:	2300      	movs	r3, #0
 8001ba4:	e000      	b.n	8001ba8 <initialize_MFX_orientation+0x68>
	} else {
		return HAL_ERROR;
 8001ba6:	2301      	movs	r3, #1
	}
}
 8001ba8:	4618      	mov	r0, r3
 8001baa:	3708      	adds	r7, #8
 8001bac:	46bd      	mov	sp, r7
 8001bae:	bd80      	pop	{r7, pc}
 8001bb0:	20000d6c 	.word	0x20000d6c
 8001bb4:	20001700 	.word	0x20001700

08001bb8 <calculate_MFX_orientation>:

void calculate_MFX_orientation(float* quaternion) {
 8001bb8:	b580      	push	{r7, lr}
 8001bba:	b09c      	sub	sp, #112	@ 0x70
 8001bbc:	af02      	add	r7, sp, #8
 8001bbe:	6078      	str	r0, [r7, #4]
	MFX_input_t data_in;
	MFX_output_t data_out;

	current_time = HAL_GetTick();
 8001bc0:	f000 ff1c 	bl	80029fc <HAL_GetTick>
 8001bc4:	ee07 0a90 	vmov	s15, r0
 8001bc8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001bcc:	4b4b      	ldr	r3, [pc, #300]	@ (8001cfc <calculate_MFX_orientation+0x144>)
 8001bce:	edc3 7a00 	vstr	s15, [r3]

	/* Get acceleration X/Y/Z in g */
	data_in.acc[0] = data.ax / CONSTANT_g;
 8001bd2:	4b4b      	ldr	r3, [pc, #300]	@ (8001d00 <calculate_MFX_orientation+0x148>)
 8001bd4:	689b      	ldr	r3, [r3, #8]
 8001bd6:	ed9f 7a4b 	vldr	s14, [pc, #300]	@ 8001d04 <calculate_MFX_orientation+0x14c>
 8001bda:	ee07 3a90 	vmov	s15, r3
 8001bde:	eec7 7a87 	vdiv.f32	s15, s15, s14
 8001be2:	edc7 7a14 	vstr	s15, [r7, #80]	@ 0x50
	data_in.acc[1] = data.ay / CONSTANT_g;
 8001be6:	4b46      	ldr	r3, [pc, #280]	@ (8001d00 <calculate_MFX_orientation+0x148>)
 8001be8:	68db      	ldr	r3, [r3, #12]
 8001bea:	ed9f 7a46 	vldr	s14, [pc, #280]	@ 8001d04 <calculate_MFX_orientation+0x14c>
 8001bee:	ee07 3a90 	vmov	s15, r3
 8001bf2:	eec7 7a87 	vdiv.f32	s15, s15, s14
 8001bf6:	edc7 7a15 	vstr	s15, [r7, #84]	@ 0x54
	data_in.acc[2] = data.az / CONSTANT_g;
 8001bfa:	4b41      	ldr	r3, [pc, #260]	@ (8001d00 <calculate_MFX_orientation+0x148>)
 8001bfc:	691b      	ldr	r3, [r3, #16]
 8001bfe:	ed9f 7a41 	vldr	s14, [pc, #260]	@ 8001d04 <calculate_MFX_orientation+0x14c>
 8001c02:	ee07 3a90 	vmov	s15, r3
 8001c06:	eec7 7a87 	vdiv.f32	s15, s15, s14
 8001c0a:	edc7 7a16 	vstr	s15, [r7, #88]	@ 0x58

	/* Get angular rate X/Y/Z in dps */
	data_in.gyro[0] = data.gx * RAD_TO_DEG;
 8001c0e:	4b3c      	ldr	r3, [pc, #240]	@ (8001d00 <calculate_MFX_orientation+0x148>)
 8001c10:	695b      	ldr	r3, [r3, #20]
 8001c12:	eddf 7a3d 	vldr	s15, [pc, #244]	@ 8001d08 <calculate_MFX_orientation+0x150>
 8001c16:	ee07 3a10 	vmov	s14, r3
 8001c1a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001c1e:	edc7 7a17 	vstr	s15, [r7, #92]	@ 0x5c
	data_in.gyro[1] = data.gy * RAD_TO_DEG;
 8001c22:	4b37      	ldr	r3, [pc, #220]	@ (8001d00 <calculate_MFX_orientation+0x148>)
 8001c24:	699b      	ldr	r3, [r3, #24]
 8001c26:	eddf 7a38 	vldr	s15, [pc, #224]	@ 8001d08 <calculate_MFX_orientation+0x150>
 8001c2a:	ee07 3a10 	vmov	s14, r3
 8001c2e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001c32:	edc7 7a18 	vstr	s15, [r7, #96]	@ 0x60
	data_in.gyro[2] = data.gz * RAD_TO_DEG;
 8001c36:	4b32      	ldr	r3, [pc, #200]	@ (8001d00 <calculate_MFX_orientation+0x148>)
 8001c38:	69db      	ldr	r3, [r3, #28]
 8001c3a:	eddf 7a33 	vldr	s15, [pc, #204]	@ 8001d08 <calculate_MFX_orientation+0x150>
 8001c3e:	ee07 3a10 	vmov	s14, r3
 8001c42:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001c46:	edc7 7a19 	vstr	s15, [r7, #100]	@ 0x64

	/* Get magnetic field X/Y/Z in uT/50 */
	data_in.mag[0] = data.mx * 50.0f;
 8001c4a:	4b2d      	ldr	r3, [pc, #180]	@ (8001d00 <calculate_MFX_orientation+0x148>)
 8001c4c:	6a1b      	ldr	r3, [r3, #32]
 8001c4e:	eddf 7a2f 	vldr	s15, [pc, #188]	@ 8001d0c <calculate_MFX_orientation+0x154>
 8001c52:	ee07 3a10 	vmov	s14, r3
 8001c56:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001c5a:	edc7 7a11 	vstr	s15, [r7, #68]	@ 0x44
	data_in.mag[1] = data.my * 50.0f;
 8001c5e:	4b28      	ldr	r3, [pc, #160]	@ (8001d00 <calculate_MFX_orientation+0x148>)
 8001c60:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001c62:	eddf 7a2a 	vldr	s15, [pc, #168]	@ 8001d0c <calculate_MFX_orientation+0x154>
 8001c66:	ee07 3a10 	vmov	s14, r3
 8001c6a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001c6e:	edc7 7a12 	vstr	s15, [r7, #72]	@ 0x48
	data_in.mag[2] = data.mz * 50.0f;
 8001c72:	4b23      	ldr	r3, [pc, #140]	@ (8001d00 <calculate_MFX_orientation+0x148>)
 8001c74:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001c76:	eddf 7a25 	vldr	s15, [pc, #148]	@ 8001d0c <calculate_MFX_orientation+0x154>
 8001c7a:	ee07 3a10 	vmov	s14, r3
 8001c7e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001c82:	edc7 7a13 	vstr	s15, [r7, #76]	@ 0x4c

	/* Calculate elapsed time from last accesing this function in seconds */
	dt = (current_time - last_time) / 1000.0f;
 8001c86:	4b1d      	ldr	r3, [pc, #116]	@ (8001cfc <calculate_MFX_orientation+0x144>)
 8001c88:	ed93 7a00 	vldr	s14, [r3]
 8001c8c:	4b20      	ldr	r3, [pc, #128]	@ (8001d10 <calculate_MFX_orientation+0x158>)
 8001c8e:	edd3 7a00 	vldr	s15, [r3]
 8001c92:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001c96:	eddf 6a1f 	vldr	s13, [pc, #124]	@ 8001d14 <calculate_MFX_orientation+0x15c>
 8001c9a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001c9e:	4b1e      	ldr	r3, [pc, #120]	@ (8001d18 <calculate_MFX_orientation+0x160>)
 8001ca0:	edc3 7a00 	vstr	s15, [r3]
	last_time = current_time;
 8001ca4:	4b15      	ldr	r3, [pc, #84]	@ (8001cfc <calculate_MFX_orientation+0x144>)
 8001ca6:	681b      	ldr	r3, [r3, #0]
 8001ca8:	4a19      	ldr	r2, [pc, #100]	@ (8001d10 <calculate_MFX_orientation+0x158>)
 8001caa:	6013      	str	r3, [r2, #0]

	orientation_freq = 1.0f / dt;
 8001cac:	4b1a      	ldr	r3, [pc, #104]	@ (8001d18 <calculate_MFX_orientation+0x160>)
 8001cae:	ed93 7a00 	vldr	s14, [r3]
 8001cb2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8001cb6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001cba:	4b18      	ldr	r3, [pc, #96]	@ (8001d1c <calculate_MFX_orientation+0x164>)
 8001cbc:	edc3 7a00 	vstr	s15, [r3]

	/* Run Sensor Fusion algorithm */
	MotionFX_propagate(mfxstate, &data_out, &data_in, &dt);
 8001cc0:	f107 0244 	add.w	r2, r7, #68	@ 0x44
 8001cc4:	f107 0108 	add.w	r1, r7, #8
 8001cc8:	4b13      	ldr	r3, [pc, #76]	@ (8001d18 <calculate_MFX_orientation+0x160>)
 8001cca:	4815      	ldr	r0, [pc, #84]	@ (8001d20 <calculate_MFX_orientation+0x168>)
 8001ccc:	f012 fb4a 	bl	8014364 <MotionFX_propagate>
	MotionFX_update(mfxstate, &data_out, &data_in, &dt, NULL);
 8001cd0:	f107 0244 	add.w	r2, r7, #68	@ 0x44
 8001cd4:	f107 0108 	add.w	r1, r7, #8
 8001cd8:	2300      	movs	r3, #0
 8001cda:	9300      	str	r3, [sp, #0]
 8001cdc:	4b0e      	ldr	r3, [pc, #56]	@ (8001d18 <calculate_MFX_orientation+0x160>)
 8001cde:	4810      	ldr	r0, [pc, #64]	@ (8001d20 <calculate_MFX_orientation+0x168>)
 8001ce0:	f012 fb30 	bl	8014344 <MotionFX_update>

	memcpy(quaternion, data_out.quaternion, 4 * sizeof(float));
 8001ce4:	f107 0308 	add.w	r3, r7, #8
 8001ce8:	330c      	adds	r3, #12
 8001cea:	2210      	movs	r2, #16
 8001cec:	4619      	mov	r1, r3
 8001cee:	6878      	ldr	r0, [r7, #4]
 8001cf0:	f012 fc66 	bl	80145c0 <memcpy>
}
 8001cf4:	bf00      	nop
 8001cf6:	3768      	adds	r7, #104	@ 0x68
 8001cf8:	46bd      	mov	sp, r7
 8001cfa:	bd80      	pop	{r7, pc}
 8001cfc:	20001734 	.word	0x20001734
 8001d00:	20000d28 	.word	0x20000d28
 8001d04:	411ce83e 	.word	0x411ce83e
 8001d08:	42652ee1 	.word	0x42652ee1
 8001d0c:	42480000 	.word	0x42480000
 8001d10:	20001730 	.word	0x20001730
 8001d14:	447a0000 	.word	0x447a0000
 8001d18:	20001738 	.word	0x20001738
 8001d1c:	2000173c 	.word	0x2000173c
 8001d20:	20000d6c 	.word	0x20000d6c

08001d24 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                        /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001d24:	b480      	push	{r7}
 8001d26:	b083      	sub	sp, #12
 8001d28:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001d2a:	2300      	movs	r3, #0
 8001d2c:	607b      	str	r3, [r7, #4]
 8001d2e:	4b10      	ldr	r3, [pc, #64]	@ (8001d70 <HAL_MspInit+0x4c>)
 8001d30:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001d32:	4a0f      	ldr	r2, [pc, #60]	@ (8001d70 <HAL_MspInit+0x4c>)
 8001d34:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001d38:	6453      	str	r3, [r2, #68]	@ 0x44
 8001d3a:	4b0d      	ldr	r3, [pc, #52]	@ (8001d70 <HAL_MspInit+0x4c>)
 8001d3c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001d3e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001d42:	607b      	str	r3, [r7, #4]
 8001d44:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001d46:	2300      	movs	r3, #0
 8001d48:	603b      	str	r3, [r7, #0]
 8001d4a:	4b09      	ldr	r3, [pc, #36]	@ (8001d70 <HAL_MspInit+0x4c>)
 8001d4c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d4e:	4a08      	ldr	r2, [pc, #32]	@ (8001d70 <HAL_MspInit+0x4c>)
 8001d50:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001d54:	6413      	str	r3, [r2, #64]	@ 0x40
 8001d56:	4b06      	ldr	r3, [pc, #24]	@ (8001d70 <HAL_MspInit+0x4c>)
 8001d58:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d5a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001d5e:	603b      	str	r3, [r7, #0]
 8001d60:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001d62:	bf00      	nop
 8001d64:	370c      	adds	r7, #12
 8001d66:	46bd      	mov	sp, r7
 8001d68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d6c:	4770      	bx	lr
 8001d6e:	bf00      	nop
 8001d70:	40023800 	.word	0x40023800

08001d74 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001d74:	b580      	push	{r7, lr}
 8001d76:	b08a      	sub	sp, #40	@ 0x28
 8001d78:	af00      	add	r7, sp, #0
 8001d7a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d7c:	f107 0314 	add.w	r3, r7, #20
 8001d80:	2200      	movs	r2, #0
 8001d82:	601a      	str	r2, [r3, #0]
 8001d84:	605a      	str	r2, [r3, #4]
 8001d86:	609a      	str	r2, [r3, #8]
 8001d88:	60da      	str	r2, [r3, #12]
 8001d8a:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8001d8c:	687b      	ldr	r3, [r7, #4]
 8001d8e:	681b      	ldr	r3, [r3, #0]
 8001d90:	4a17      	ldr	r2, [pc, #92]	@ (8001df0 <HAL_ADC_MspInit+0x7c>)
 8001d92:	4293      	cmp	r3, r2
 8001d94:	d127      	bne.n	8001de6 <HAL_ADC_MspInit+0x72>
  {
    /* USER CODE BEGIN ADC1_MspInit 0 */

    /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001d96:	2300      	movs	r3, #0
 8001d98:	613b      	str	r3, [r7, #16]
 8001d9a:	4b16      	ldr	r3, [pc, #88]	@ (8001df4 <HAL_ADC_MspInit+0x80>)
 8001d9c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001d9e:	4a15      	ldr	r2, [pc, #84]	@ (8001df4 <HAL_ADC_MspInit+0x80>)
 8001da0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001da4:	6453      	str	r3, [r2, #68]	@ 0x44
 8001da6:	4b13      	ldr	r3, [pc, #76]	@ (8001df4 <HAL_ADC_MspInit+0x80>)
 8001da8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001daa:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001dae:	613b      	str	r3, [r7, #16]
 8001db0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001db2:	2300      	movs	r3, #0
 8001db4:	60fb      	str	r3, [r7, #12]
 8001db6:	4b0f      	ldr	r3, [pc, #60]	@ (8001df4 <HAL_ADC_MspInit+0x80>)
 8001db8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001dba:	4a0e      	ldr	r2, [pc, #56]	@ (8001df4 <HAL_ADC_MspInit+0x80>)
 8001dbc:	f043 0301 	orr.w	r3, r3, #1
 8001dc0:	6313      	str	r3, [r2, #48]	@ 0x30
 8001dc2:	4b0c      	ldr	r3, [pc, #48]	@ (8001df4 <HAL_ADC_MspInit+0x80>)
 8001dc4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001dc6:	f003 0301 	and.w	r3, r3, #1
 8001dca:	60fb      	str	r3, [r7, #12]
 8001dcc:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA0-WKUP     ------> ADC1_IN0
    */
    GPIO_InitStruct.Pin = VBAT_SENSING_Pin;
 8001dce:	2301      	movs	r3, #1
 8001dd0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001dd2:	2303      	movs	r3, #3
 8001dd4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001dd6:	2300      	movs	r3, #0
 8001dd8:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(VBAT_SENSING_GPIO_Port, &GPIO_InitStruct);
 8001dda:	f107 0314 	add.w	r3, r7, #20
 8001dde:	4619      	mov	r1, r3
 8001de0:	4805      	ldr	r0, [pc, #20]	@ (8001df8 <HAL_ADC_MspInit+0x84>)
 8001de2:	f001 fe19 	bl	8003a18 <HAL_GPIO_Init>

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 8001de6:	bf00      	nop
 8001de8:	3728      	adds	r7, #40	@ 0x28
 8001dea:	46bd      	mov	sp, r7
 8001dec:	bd80      	pop	{r7, pc}
 8001dee:	bf00      	nop
 8001df0:	40012000 	.word	0x40012000
 8001df4:	40023800 	.word	0x40023800
 8001df8:	40020000 	.word	0x40020000

08001dfc <HAL_CRC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hcrc: CRC handle pointer
  * @retval None
  */
void HAL_CRC_MspInit(CRC_HandleTypeDef* hcrc)
{
 8001dfc:	b480      	push	{r7}
 8001dfe:	b085      	sub	sp, #20
 8001e00:	af00      	add	r7, sp, #0
 8001e02:	6078      	str	r0, [r7, #4]
  if(hcrc->Instance==CRC)
 8001e04:	687b      	ldr	r3, [r7, #4]
 8001e06:	681b      	ldr	r3, [r3, #0]
 8001e08:	4a0b      	ldr	r2, [pc, #44]	@ (8001e38 <HAL_CRC_MspInit+0x3c>)
 8001e0a:	4293      	cmp	r3, r2
 8001e0c:	d10d      	bne.n	8001e2a <HAL_CRC_MspInit+0x2e>
  {
    /* USER CODE BEGIN CRC_MspInit 0 */

    /* USER CODE END CRC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CRC_CLK_ENABLE();
 8001e0e:	2300      	movs	r3, #0
 8001e10:	60fb      	str	r3, [r7, #12]
 8001e12:	4b0a      	ldr	r3, [pc, #40]	@ (8001e3c <HAL_CRC_MspInit+0x40>)
 8001e14:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e16:	4a09      	ldr	r2, [pc, #36]	@ (8001e3c <HAL_CRC_MspInit+0x40>)
 8001e18:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8001e1c:	6313      	str	r3, [r2, #48]	@ 0x30
 8001e1e:	4b07      	ldr	r3, [pc, #28]	@ (8001e3c <HAL_CRC_MspInit+0x40>)
 8001e20:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e22:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001e26:	60fb      	str	r3, [r7, #12]
 8001e28:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END CRC_MspInit 1 */

  }

}
 8001e2a:	bf00      	nop
 8001e2c:	3714      	adds	r7, #20
 8001e2e:	46bd      	mov	sp, r7
 8001e30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e34:	4770      	bx	lr
 8001e36:	bf00      	nop
 8001e38:	40023000 	.word	0x40023000
 8001e3c:	40023800 	.word	0x40023800

08001e40 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001e40:	b580      	push	{r7, lr}
 8001e42:	b08c      	sub	sp, #48	@ 0x30
 8001e44:	af00      	add	r7, sp, #0
 8001e46:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e48:	f107 031c 	add.w	r3, r7, #28
 8001e4c:	2200      	movs	r2, #0
 8001e4e:	601a      	str	r2, [r3, #0]
 8001e50:	605a      	str	r2, [r3, #4]
 8001e52:	609a      	str	r2, [r3, #8]
 8001e54:	60da      	str	r2, [r3, #12]
 8001e56:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8001e58:	687b      	ldr	r3, [r7, #4]
 8001e5a:	681b      	ldr	r3, [r3, #0]
 8001e5c:	4a37      	ldr	r2, [pc, #220]	@ (8001f3c <HAL_I2C_MspInit+0xfc>)
 8001e5e:	4293      	cmp	r3, r2
 8001e60:	d135      	bne.n	8001ece <HAL_I2C_MspInit+0x8e>
  {
    /* USER CODE BEGIN I2C1_MspInit 0 */

    /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001e62:	2300      	movs	r3, #0
 8001e64:	61bb      	str	r3, [r7, #24]
 8001e66:	4b36      	ldr	r3, [pc, #216]	@ (8001f40 <HAL_I2C_MspInit+0x100>)
 8001e68:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e6a:	4a35      	ldr	r2, [pc, #212]	@ (8001f40 <HAL_I2C_MspInit+0x100>)
 8001e6c:	f043 0302 	orr.w	r3, r3, #2
 8001e70:	6313      	str	r3, [r2, #48]	@ 0x30
 8001e72:	4b33      	ldr	r3, [pc, #204]	@ (8001f40 <HAL_I2C_MspInit+0x100>)
 8001e74:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e76:	f003 0302 	and.w	r3, r3, #2
 8001e7a:	61bb      	str	r3, [r7, #24]
 8001e7c:	69bb      	ldr	r3, [r7, #24]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8001e7e:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8001e82:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001e84:	2312      	movs	r3, #18
 8001e86:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e88:	2300      	movs	r3, #0
 8001e8a:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001e8c:	2303      	movs	r3, #3
 8001e8e:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001e90:	2304      	movs	r3, #4
 8001e92:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001e94:	f107 031c 	add.w	r3, r7, #28
 8001e98:	4619      	mov	r1, r3
 8001e9a:	482a      	ldr	r0, [pc, #168]	@ (8001f44 <HAL_I2C_MspInit+0x104>)
 8001e9c:	f001 fdbc 	bl	8003a18 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001ea0:	2300      	movs	r3, #0
 8001ea2:	617b      	str	r3, [r7, #20]
 8001ea4:	4b26      	ldr	r3, [pc, #152]	@ (8001f40 <HAL_I2C_MspInit+0x100>)
 8001ea6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ea8:	4a25      	ldr	r2, [pc, #148]	@ (8001f40 <HAL_I2C_MspInit+0x100>)
 8001eaa:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001eae:	6413      	str	r3, [r2, #64]	@ 0x40
 8001eb0:	4b23      	ldr	r3, [pc, #140]	@ (8001f40 <HAL_I2C_MspInit+0x100>)
 8001eb2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001eb4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001eb8:	617b      	str	r3, [r7, #20]
 8001eba:	697b      	ldr	r3, [r7, #20]
    /* I2C1 interrupt Init */
    HAL_NVIC_SetPriority(I2C1_EV_IRQn, 0, 0);
 8001ebc:	2200      	movs	r2, #0
 8001ebe:	2100      	movs	r1, #0
 8001ec0:	201f      	movs	r0, #31
 8001ec2:	f001 f908 	bl	80030d6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_EV_IRQn);
 8001ec6:	201f      	movs	r0, #31
 8001ec8:	f001 f921 	bl	800310e <HAL_NVIC_EnableIRQ>
    /* USER CODE BEGIN I2C2_MspInit 1 */

    /* USER CODE END I2C2_MspInit 1 */
  }

}
 8001ecc:	e031      	b.n	8001f32 <HAL_I2C_MspInit+0xf2>
  else if(hi2c->Instance==I2C2)
 8001ece:	687b      	ldr	r3, [r7, #4]
 8001ed0:	681b      	ldr	r3, [r3, #0]
 8001ed2:	4a1d      	ldr	r2, [pc, #116]	@ (8001f48 <HAL_I2C_MspInit+0x108>)
 8001ed4:	4293      	cmp	r3, r2
 8001ed6:	d12c      	bne.n	8001f32 <HAL_I2C_MspInit+0xf2>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001ed8:	2300      	movs	r3, #0
 8001eda:	613b      	str	r3, [r7, #16]
 8001edc:	4b18      	ldr	r3, [pc, #96]	@ (8001f40 <HAL_I2C_MspInit+0x100>)
 8001ede:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ee0:	4a17      	ldr	r2, [pc, #92]	@ (8001f40 <HAL_I2C_MspInit+0x100>)
 8001ee2:	f043 0302 	orr.w	r3, r3, #2
 8001ee6:	6313      	str	r3, [r2, #48]	@ 0x30
 8001ee8:	4b15      	ldr	r3, [pc, #84]	@ (8001f40 <HAL_I2C_MspInit+0x100>)
 8001eea:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001eec:	f003 0302 	and.w	r3, r3, #2
 8001ef0:	613b      	str	r3, [r7, #16]
 8001ef2:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8001ef4:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8001ef8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001efa:	2312      	movs	r3, #18
 8001efc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001efe:	2300      	movs	r3, #0
 8001f00:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001f02:	2303      	movs	r3, #3
 8001f04:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8001f06:	2304      	movs	r3, #4
 8001f08:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001f0a:	f107 031c 	add.w	r3, r7, #28
 8001f0e:	4619      	mov	r1, r3
 8001f10:	480c      	ldr	r0, [pc, #48]	@ (8001f44 <HAL_I2C_MspInit+0x104>)
 8001f12:	f001 fd81 	bl	8003a18 <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 8001f16:	2300      	movs	r3, #0
 8001f18:	60fb      	str	r3, [r7, #12]
 8001f1a:	4b09      	ldr	r3, [pc, #36]	@ (8001f40 <HAL_I2C_MspInit+0x100>)
 8001f1c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f1e:	4a08      	ldr	r2, [pc, #32]	@ (8001f40 <HAL_I2C_MspInit+0x100>)
 8001f20:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8001f24:	6413      	str	r3, [r2, #64]	@ 0x40
 8001f26:	4b06      	ldr	r3, [pc, #24]	@ (8001f40 <HAL_I2C_MspInit+0x100>)
 8001f28:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f2a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001f2e:	60fb      	str	r3, [r7, #12]
 8001f30:	68fb      	ldr	r3, [r7, #12]
}
 8001f32:	bf00      	nop
 8001f34:	3730      	adds	r7, #48	@ 0x30
 8001f36:	46bd      	mov	sp, r7
 8001f38:	bd80      	pop	{r7, pc}
 8001f3a:	bf00      	nop
 8001f3c:	40005400 	.word	0x40005400
 8001f40:	40023800 	.word	0x40023800
 8001f44:	40020400 	.word	0x40020400
 8001f48:	40005800 	.word	0x40005800

08001f4c <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001f4c:	b580      	push	{r7, lr}
 8001f4e:	b08c      	sub	sp, #48	@ 0x30
 8001f50:	af00      	add	r7, sp, #0
 8001f52:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001f54:	f107 031c 	add.w	r3, r7, #28
 8001f58:	2200      	movs	r2, #0
 8001f5a:	601a      	str	r2, [r3, #0]
 8001f5c:	605a      	str	r2, [r3, #4]
 8001f5e:	609a      	str	r2, [r3, #8]
 8001f60:	60da      	str	r2, [r3, #12]
 8001f62:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8001f64:	687b      	ldr	r3, [r7, #4]
 8001f66:	681b      	ldr	r3, [r3, #0]
 8001f68:	4a32      	ldr	r2, [pc, #200]	@ (8002034 <HAL_SPI_MspInit+0xe8>)
 8001f6a:	4293      	cmp	r3, r2
 8001f6c:	d12c      	bne.n	8001fc8 <HAL_SPI_MspInit+0x7c>
  {
    /* USER CODE BEGIN SPI1_MspInit 0 */

    /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001f6e:	2300      	movs	r3, #0
 8001f70:	61bb      	str	r3, [r7, #24]
 8001f72:	4b31      	ldr	r3, [pc, #196]	@ (8002038 <HAL_SPI_MspInit+0xec>)
 8001f74:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001f76:	4a30      	ldr	r2, [pc, #192]	@ (8002038 <HAL_SPI_MspInit+0xec>)
 8001f78:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8001f7c:	6453      	str	r3, [r2, #68]	@ 0x44
 8001f7e:	4b2e      	ldr	r3, [pc, #184]	@ (8002038 <HAL_SPI_MspInit+0xec>)
 8001f80:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001f82:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001f86:	61bb      	str	r3, [r7, #24]
 8001f88:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001f8a:	2300      	movs	r3, #0
 8001f8c:	617b      	str	r3, [r7, #20]
 8001f8e:	4b2a      	ldr	r3, [pc, #168]	@ (8002038 <HAL_SPI_MspInit+0xec>)
 8001f90:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f92:	4a29      	ldr	r2, [pc, #164]	@ (8002038 <HAL_SPI_MspInit+0xec>)
 8001f94:	f043 0301 	orr.w	r3, r3, #1
 8001f98:	6313      	str	r3, [r2, #48]	@ 0x30
 8001f9a:	4b27      	ldr	r3, [pc, #156]	@ (8002038 <HAL_SPI_MspInit+0xec>)
 8001f9c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f9e:	f003 0301 	and.w	r3, r3, #1
 8001fa2:	617b      	str	r3, [r7, #20]
 8001fa4:	697b      	ldr	r3, [r7, #20]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8001fa6:	23e0      	movs	r3, #224	@ 0xe0
 8001fa8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001faa:	2302      	movs	r3, #2
 8001fac:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001fae:	2300      	movs	r3, #0
 8001fb0:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001fb2:	2303      	movs	r3, #3
 8001fb4:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001fb6:	2305      	movs	r3, #5
 8001fb8:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001fba:	f107 031c 	add.w	r3, r7, #28
 8001fbe:	4619      	mov	r1, r3
 8001fc0:	481e      	ldr	r0, [pc, #120]	@ (800203c <HAL_SPI_MspInit+0xf0>)
 8001fc2:	f001 fd29 	bl	8003a18 <HAL_GPIO_Init>
    /* USER CODE BEGIN SPI2_MspInit 1 */

    /* USER CODE END SPI2_MspInit 1 */
  }

}
 8001fc6:	e031      	b.n	800202c <HAL_SPI_MspInit+0xe0>
  else if(hspi->Instance==SPI2)
 8001fc8:	687b      	ldr	r3, [r7, #4]
 8001fca:	681b      	ldr	r3, [r3, #0]
 8001fcc:	4a1c      	ldr	r2, [pc, #112]	@ (8002040 <HAL_SPI_MspInit+0xf4>)
 8001fce:	4293      	cmp	r3, r2
 8001fd0:	d12c      	bne.n	800202c <HAL_SPI_MspInit+0xe0>
    __HAL_RCC_SPI2_CLK_ENABLE();
 8001fd2:	2300      	movs	r3, #0
 8001fd4:	613b      	str	r3, [r7, #16]
 8001fd6:	4b18      	ldr	r3, [pc, #96]	@ (8002038 <HAL_SPI_MspInit+0xec>)
 8001fd8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001fda:	4a17      	ldr	r2, [pc, #92]	@ (8002038 <HAL_SPI_MspInit+0xec>)
 8001fdc:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001fe0:	6413      	str	r3, [r2, #64]	@ 0x40
 8001fe2:	4b15      	ldr	r3, [pc, #84]	@ (8002038 <HAL_SPI_MspInit+0xec>)
 8001fe4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001fe6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001fea:	613b      	str	r3, [r7, #16]
 8001fec:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001fee:	2300      	movs	r3, #0
 8001ff0:	60fb      	str	r3, [r7, #12]
 8001ff2:	4b11      	ldr	r3, [pc, #68]	@ (8002038 <HAL_SPI_MspInit+0xec>)
 8001ff4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ff6:	4a10      	ldr	r2, [pc, #64]	@ (8002038 <HAL_SPI_MspInit+0xec>)
 8001ff8:	f043 0302 	orr.w	r3, r3, #2
 8001ffc:	6313      	str	r3, [r2, #48]	@ 0x30
 8001ffe:	4b0e      	ldr	r3, [pc, #56]	@ (8002038 <HAL_SPI_MspInit+0xec>)
 8002000:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002002:	f003 0302 	and.w	r3, r3, #2
 8002006:	60fb      	str	r3, [r7, #12]
 8002008:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 800200a:	f44f 4360 	mov.w	r3, #57344	@ 0xe000
 800200e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002010:	2302      	movs	r3, #2
 8002012:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002014:	2300      	movs	r3, #0
 8002016:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002018:	2303      	movs	r3, #3
 800201a:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 800201c:	2305      	movs	r3, #5
 800201e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002020:	f107 031c 	add.w	r3, r7, #28
 8002024:	4619      	mov	r1, r3
 8002026:	4807      	ldr	r0, [pc, #28]	@ (8002044 <HAL_SPI_MspInit+0xf8>)
 8002028:	f001 fcf6 	bl	8003a18 <HAL_GPIO_Init>
}
 800202c:	bf00      	nop
 800202e:	3730      	adds	r7, #48	@ 0x30
 8002030:	46bd      	mov	sp, r7
 8002032:	bd80      	pop	{r7, pc}
 8002034:	40013000 	.word	0x40013000
 8002038:	40023800 	.word	0x40023800
 800203c:	40020000 	.word	0x40020000
 8002040:	40003800 	.word	0x40003800
 8002044:	40020400 	.word	0x40020400

08002048 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002048:	b480      	push	{r7}
 800204a:	b085      	sub	sp, #20
 800204c:	af00      	add	r7, sp, #0
 800204e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8002050:	687b      	ldr	r3, [r7, #4]
 8002052:	681b      	ldr	r3, [r3, #0]
 8002054:	4a15      	ldr	r2, [pc, #84]	@ (80020ac <HAL_TIM_Base_MspInit+0x64>)
 8002056:	4293      	cmp	r3, r2
 8002058:	d10e      	bne.n	8002078 <HAL_TIM_Base_MspInit+0x30>
  {
    /* USER CODE BEGIN TIM1_MspInit 0 */

    /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 800205a:	2300      	movs	r3, #0
 800205c:	60fb      	str	r3, [r7, #12]
 800205e:	4b14      	ldr	r3, [pc, #80]	@ (80020b0 <HAL_TIM_Base_MspInit+0x68>)
 8002060:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002062:	4a13      	ldr	r2, [pc, #76]	@ (80020b0 <HAL_TIM_Base_MspInit+0x68>)
 8002064:	f043 0301 	orr.w	r3, r3, #1
 8002068:	6453      	str	r3, [r2, #68]	@ 0x44
 800206a:	4b11      	ldr	r3, [pc, #68]	@ (80020b0 <HAL_TIM_Base_MspInit+0x68>)
 800206c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800206e:	f003 0301 	and.w	r3, r3, #1
 8002072:	60fb      	str	r3, [r7, #12]
 8002074:	68fb      	ldr	r3, [r7, #12]
    /* USER CODE BEGIN TIM2_MspInit 1 */

    /* USER CODE END TIM2_MspInit 1 */
  }

}
 8002076:	e012      	b.n	800209e <HAL_TIM_Base_MspInit+0x56>
  else if(htim_base->Instance==TIM2)
 8002078:	687b      	ldr	r3, [r7, #4]
 800207a:	681b      	ldr	r3, [r3, #0]
 800207c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002080:	d10d      	bne.n	800209e <HAL_TIM_Base_MspInit+0x56>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002082:	2300      	movs	r3, #0
 8002084:	60bb      	str	r3, [r7, #8]
 8002086:	4b0a      	ldr	r3, [pc, #40]	@ (80020b0 <HAL_TIM_Base_MspInit+0x68>)
 8002088:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800208a:	4a09      	ldr	r2, [pc, #36]	@ (80020b0 <HAL_TIM_Base_MspInit+0x68>)
 800208c:	f043 0301 	orr.w	r3, r3, #1
 8002090:	6413      	str	r3, [r2, #64]	@ 0x40
 8002092:	4b07      	ldr	r3, [pc, #28]	@ (80020b0 <HAL_TIM_Base_MspInit+0x68>)
 8002094:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002096:	f003 0301 	and.w	r3, r3, #1
 800209a:	60bb      	str	r3, [r7, #8]
 800209c:	68bb      	ldr	r3, [r7, #8]
}
 800209e:	bf00      	nop
 80020a0:	3714      	adds	r7, #20
 80020a2:	46bd      	mov	sp, r7
 80020a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020a8:	4770      	bx	lr
 80020aa:	bf00      	nop
 80020ac:	40010000 	.word	0x40010000
 80020b0:	40023800 	.word	0x40023800

080020b4 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80020b4:	b580      	push	{r7, lr}
 80020b6:	b08a      	sub	sp, #40	@ 0x28
 80020b8:	af00      	add	r7, sp, #0
 80020ba:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80020bc:	f107 0314 	add.w	r3, r7, #20
 80020c0:	2200      	movs	r2, #0
 80020c2:	601a      	str	r2, [r3, #0]
 80020c4:	605a      	str	r2, [r3, #4]
 80020c6:	609a      	str	r2, [r3, #8]
 80020c8:	60da      	str	r2, [r3, #12]
 80020ca:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	681b      	ldr	r3, [r3, #0]
 80020d0:	4a24      	ldr	r2, [pc, #144]	@ (8002164 <HAL_TIM_MspPostInit+0xb0>)
 80020d2:	4293      	cmp	r3, r2
 80020d4:	d11f      	bne.n	8002116 <HAL_TIM_MspPostInit+0x62>
  {
    /* USER CODE BEGIN TIM1_MspPostInit 0 */

    /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80020d6:	2300      	movs	r3, #0
 80020d8:	613b      	str	r3, [r7, #16]
 80020da:	4b23      	ldr	r3, [pc, #140]	@ (8002168 <HAL_TIM_MspPostInit+0xb4>)
 80020dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80020de:	4a22      	ldr	r2, [pc, #136]	@ (8002168 <HAL_TIM_MspPostInit+0xb4>)
 80020e0:	f043 0301 	orr.w	r3, r3, #1
 80020e4:	6313      	str	r3, [r2, #48]	@ 0x30
 80020e6:	4b20      	ldr	r3, [pc, #128]	@ (8002168 <HAL_TIM_MspPostInit+0xb4>)
 80020e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80020ea:	f003 0301 	and.w	r3, r3, #1
 80020ee:	613b      	str	r3, [r7, #16]
 80020f0:	693b      	ldr	r3, [r7, #16]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    PA10     ------> TIM1_CH3
    */
    GPIO_InitStruct.Pin = TVC_SERVO_X_Pin|TVC_SERVO_Y_Pin;
 80020f2:	f44f 63a0 	mov.w	r3, #1280	@ 0x500
 80020f6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80020f8:	2302      	movs	r3, #2
 80020fa:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020fc:	2300      	movs	r3, #0
 80020fe:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002100:	2300      	movs	r3, #0
 8002102:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8002104:	2301      	movs	r3, #1
 8002106:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002108:	f107 0314 	add.w	r3, r7, #20
 800210c:	4619      	mov	r1, r3
 800210e:	4817      	ldr	r0, [pc, #92]	@ (800216c <HAL_TIM_MspPostInit+0xb8>)
 8002110:	f001 fc82 	bl	8003a18 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM2_MspPostInit 1 */

    /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 8002114:	e022      	b.n	800215c <HAL_TIM_MspPostInit+0xa8>
  else if(htim->Instance==TIM2)
 8002116:	687b      	ldr	r3, [r7, #4]
 8002118:	681b      	ldr	r3, [r3, #0]
 800211a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800211e:	d11d      	bne.n	800215c <HAL_TIM_MspPostInit+0xa8>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002120:	2300      	movs	r3, #0
 8002122:	60fb      	str	r3, [r7, #12]
 8002124:	4b10      	ldr	r3, [pc, #64]	@ (8002168 <HAL_TIM_MspPostInit+0xb4>)
 8002126:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002128:	4a0f      	ldr	r2, [pc, #60]	@ (8002168 <HAL_TIM_MspPostInit+0xb4>)
 800212a:	f043 0301 	orr.w	r3, r3, #1
 800212e:	6313      	str	r3, [r2, #48]	@ 0x30
 8002130:	4b0d      	ldr	r3, [pc, #52]	@ (8002168 <HAL_TIM_MspPostInit+0xb4>)
 8002132:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002134:	f003 0301 	and.w	r3, r3, #1
 8002138:	60fb      	str	r3, [r7, #12]
 800213a:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = STATUS_R_Pin|STATUS_G_Pin|STATUS_B_Pin;
 800213c:	230e      	movs	r3, #14
 800213e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002140:	2302      	movs	r3, #2
 8002142:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002144:	2300      	movs	r3, #0
 8002146:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002148:	2300      	movs	r3, #0
 800214a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 800214c:	2301      	movs	r3, #1
 800214e:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002150:	f107 0314 	add.w	r3, r7, #20
 8002154:	4619      	mov	r1, r3
 8002156:	4805      	ldr	r0, [pc, #20]	@ (800216c <HAL_TIM_MspPostInit+0xb8>)
 8002158:	f001 fc5e 	bl	8003a18 <HAL_GPIO_Init>
}
 800215c:	bf00      	nop
 800215e:	3728      	adds	r7, #40	@ 0x28
 8002160:	46bd      	mov	sp, r7
 8002162:	bd80      	pop	{r7, pc}
 8002164:	40010000 	.word	0x40010000
 8002168:	40023800 	.word	0x40023800
 800216c:	40020000 	.word	0x40020000

08002170 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002170:	b580      	push	{r7, lr}
 8002172:	b08a      	sub	sp, #40	@ 0x28
 8002174:	af00      	add	r7, sp, #0
 8002176:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002178:	f107 0314 	add.w	r3, r7, #20
 800217c:	2200      	movs	r2, #0
 800217e:	601a      	str	r2, [r3, #0]
 8002180:	605a      	str	r2, [r3, #4]
 8002182:	609a      	str	r2, [r3, #8]
 8002184:	60da      	str	r2, [r3, #12]
 8002186:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 8002188:	687b      	ldr	r3, [r7, #4]
 800218a:	681b      	ldr	r3, [r3, #0]
 800218c:	4a35      	ldr	r2, [pc, #212]	@ (8002264 <HAL_UART_MspInit+0xf4>)
 800218e:	4293      	cmp	r3, r2
 8002190:	d163      	bne.n	800225a <HAL_UART_MspInit+0xea>
  {
    /* USER CODE BEGIN USART1_MspInit 0 */

    /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8002192:	2300      	movs	r3, #0
 8002194:	613b      	str	r3, [r7, #16]
 8002196:	4b34      	ldr	r3, [pc, #208]	@ (8002268 <HAL_UART_MspInit+0xf8>)
 8002198:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800219a:	4a33      	ldr	r2, [pc, #204]	@ (8002268 <HAL_UART_MspInit+0xf8>)
 800219c:	f043 0310 	orr.w	r3, r3, #16
 80021a0:	6453      	str	r3, [r2, #68]	@ 0x44
 80021a2:	4b31      	ldr	r3, [pc, #196]	@ (8002268 <HAL_UART_MspInit+0xf8>)
 80021a4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80021a6:	f003 0310 	and.w	r3, r3, #16
 80021aa:	613b      	str	r3, [r7, #16]
 80021ac:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80021ae:	2300      	movs	r3, #0
 80021b0:	60fb      	str	r3, [r7, #12]
 80021b2:	4b2d      	ldr	r3, [pc, #180]	@ (8002268 <HAL_UART_MspInit+0xf8>)
 80021b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80021b6:	4a2c      	ldr	r2, [pc, #176]	@ (8002268 <HAL_UART_MspInit+0xf8>)
 80021b8:	f043 0302 	orr.w	r3, r3, #2
 80021bc:	6313      	str	r3, [r2, #48]	@ 0x30
 80021be:	4b2a      	ldr	r3, [pc, #168]	@ (8002268 <HAL_UART_MspInit+0xf8>)
 80021c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80021c2:	f003 0302 	and.w	r3, r3, #2
 80021c6:	60fb      	str	r3, [r7, #12]
 80021c8:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PB6     ------> USART1_TX
    PB7     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80021ca:	23c0      	movs	r3, #192	@ 0xc0
 80021cc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80021ce:	2302      	movs	r3, #2
 80021d0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021d2:	2300      	movs	r3, #0
 80021d4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80021d6:	2303      	movs	r3, #3
 80021d8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80021da:	2307      	movs	r3, #7
 80021dc:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80021de:	f107 0314 	add.w	r3, r7, #20
 80021e2:	4619      	mov	r1, r3
 80021e4:	4821      	ldr	r0, [pc, #132]	@ (800226c <HAL_UART_MspInit+0xfc>)
 80021e6:	f001 fc17 	bl	8003a18 <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA2_Stream2;
 80021ea:	4b21      	ldr	r3, [pc, #132]	@ (8002270 <HAL_UART_MspInit+0x100>)
 80021ec:	4a21      	ldr	r2, [pc, #132]	@ (8002274 <HAL_UART_MspInit+0x104>)
 80021ee:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Channel = DMA_CHANNEL_4;
 80021f0:	4b1f      	ldr	r3, [pc, #124]	@ (8002270 <HAL_UART_MspInit+0x100>)
 80021f2:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 80021f6:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80021f8:	4b1d      	ldr	r3, [pc, #116]	@ (8002270 <HAL_UART_MspInit+0x100>)
 80021fa:	2200      	movs	r2, #0
 80021fc:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80021fe:	4b1c      	ldr	r3, [pc, #112]	@ (8002270 <HAL_UART_MspInit+0x100>)
 8002200:	2200      	movs	r2, #0
 8002202:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8002204:	4b1a      	ldr	r3, [pc, #104]	@ (8002270 <HAL_UART_MspInit+0x100>)
 8002206:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800220a:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800220c:	4b18      	ldr	r3, [pc, #96]	@ (8002270 <HAL_UART_MspInit+0x100>)
 800220e:	2200      	movs	r2, #0
 8002210:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002212:	4b17      	ldr	r3, [pc, #92]	@ (8002270 <HAL_UART_MspInit+0x100>)
 8002214:	2200      	movs	r2, #0
 8002216:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Mode = DMA_CIRCULAR;
 8002218:	4b15      	ldr	r3, [pc, #84]	@ (8002270 <HAL_UART_MspInit+0x100>)
 800221a:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800221e:	61da      	str	r2, [r3, #28]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_HIGH;
 8002220:	4b13      	ldr	r3, [pc, #76]	@ (8002270 <HAL_UART_MspInit+0x100>)
 8002222:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8002226:	621a      	str	r2, [r3, #32]
    hdma_usart1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002228:	4b11      	ldr	r3, [pc, #68]	@ (8002270 <HAL_UART_MspInit+0x100>)
 800222a:	2200      	movs	r2, #0
 800222c:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 800222e:	4810      	ldr	r0, [pc, #64]	@ (8002270 <HAL_UART_MspInit+0x100>)
 8002230:	f000 ffd6 	bl	80031e0 <HAL_DMA_Init>
 8002234:	4603      	mov	r3, r0
 8002236:	2b00      	cmp	r3, #0
 8002238:	d001      	beq.n	800223e <HAL_UART_MspInit+0xce>
    {
      Error_Handler();
 800223a:	f7ff fc7b 	bl	8001b34 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart1_rx);
 800223e:	687b      	ldr	r3, [r7, #4]
 8002240:	4a0b      	ldr	r2, [pc, #44]	@ (8002270 <HAL_UART_MspInit+0x100>)
 8002242:	63da      	str	r2, [r3, #60]	@ 0x3c
 8002244:	4a0a      	ldr	r2, [pc, #40]	@ (8002270 <HAL_UART_MspInit+0x100>)
 8002246:	687b      	ldr	r3, [r7, #4]
 8002248:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 800224a:	2200      	movs	r2, #0
 800224c:	2100      	movs	r1, #0
 800224e:	2025      	movs	r0, #37	@ 0x25
 8002250:	f000 ff41 	bl	80030d6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8002254:	2025      	movs	r0, #37	@ 0x25
 8002256:	f000 ff5a 	bl	800310e <HAL_NVIC_EnableIRQ>

    /* USER CODE END USART1_MspInit 1 */

  }

}
 800225a:	bf00      	nop
 800225c:	3728      	adds	r7, #40	@ 0x28
 800225e:	46bd      	mov	sp, r7
 8002260:	bd80      	pop	{r7, pc}
 8002262:	bf00      	nop
 8002264:	40011000 	.word	0x40011000
 8002268:	40023800 	.word	0x40023800
 800226c:	40020400 	.word	0x40020400
 8002270:	20000cb4 	.word	0x20000cb4
 8002274:	40026440 	.word	0x40026440

08002278 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002278:	b480      	push	{r7}
 800227a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800227c:	bf00      	nop
 800227e:	e7fd      	b.n	800227c <NMI_Handler+0x4>

08002280 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002280:	b480      	push	{r7}
 8002282:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002284:	bf00      	nop
 8002286:	e7fd      	b.n	8002284 <HardFault_Handler+0x4>

08002288 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002288:	b480      	push	{r7}
 800228a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800228c:	bf00      	nop
 800228e:	e7fd      	b.n	800228c <MemManage_Handler+0x4>

08002290 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002290:	b480      	push	{r7}
 8002292:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002294:	bf00      	nop
 8002296:	e7fd      	b.n	8002294 <BusFault_Handler+0x4>

08002298 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002298:	b480      	push	{r7}
 800229a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800229c:	bf00      	nop
 800229e:	e7fd      	b.n	800229c <UsageFault_Handler+0x4>

080022a0 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80022a0:	b480      	push	{r7}
 80022a2:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80022a4:	bf00      	nop
 80022a6:	46bd      	mov	sp, r7
 80022a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022ac:	4770      	bx	lr

080022ae <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80022ae:	b480      	push	{r7}
 80022b0:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80022b2:	bf00      	nop
 80022b4:	46bd      	mov	sp, r7
 80022b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022ba:	4770      	bx	lr

080022bc <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80022bc:	b480      	push	{r7}
 80022be:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80022c0:	bf00      	nop
 80022c2:	46bd      	mov	sp, r7
 80022c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022c8:	4770      	bx	lr

080022ca <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80022ca:	b580      	push	{r7, lr}
 80022cc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80022ce:	f000 fb81 	bl	80029d4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80022d2:	bf00      	nop
 80022d4:	bd80      	pop	{r7, pc}
	...

080022d8 <I2C1_EV_IRQHandler>:

/**
  * @brief This function handles I2C1 event interrupt.
  */
void I2C1_EV_IRQHandler(void)
{
 80022d8:	b580      	push	{r7, lr}
 80022da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_EV_IRQn 0 */

  /* USER CODE END I2C1_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c1);
 80022dc:	4802      	ldr	r0, [pc, #8]	@ (80022e8 <I2C1_EV_IRQHandler+0x10>)
 80022de:	f001 fec2 	bl	8004066 <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C1_EV_IRQn 1 */

  /* USER CODE END I2C1_EV_IRQn 1 */
}
 80022e2:	bf00      	nop
 80022e4:	bd80      	pop	{r7, pc}
 80022e6:	bf00      	nop
 80022e8:	20000a84 	.word	0x20000a84

080022ec <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 80022ec:	b580      	push	{r7, lr}
 80022ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 80022f0:	4802      	ldr	r0, [pc, #8]	@ (80022fc <USART1_IRQHandler+0x10>)
 80022f2:	f006 fa49 	bl	8008788 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 80022f6:	bf00      	nop
 80022f8:	bd80      	pop	{r7, pc}
 80022fa:	bf00      	nop
 80022fc:	20000c6c 	.word	0x20000c6c

08002300 <DMA2_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA2 stream2 global interrupt.
  */
void DMA2_Stream2_IRQHandler(void)
{
 8002300:	b580      	push	{r7, lr}
 8002302:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream2_IRQn 0 */

  /* USER CODE END DMA2_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 8002304:	4802      	ldr	r0, [pc, #8]	@ (8002310 <DMA2_Stream2_IRQHandler+0x10>)
 8002306:	f001 f903 	bl	8003510 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream2_IRQn 1 */

  /* USER CODE END DMA2_Stream2_IRQn 1 */
}
 800230a:	bf00      	nop
 800230c:	bd80      	pop	{r7, pc}
 800230e:	bf00      	nop
 8002310:	20000cb4 	.word	0x20000cb4

08002314 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8002314:	b580      	push	{r7, lr}
 8002316:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 8002318:	4802      	ldr	r0, [pc, #8]	@ (8002324 <OTG_FS_IRQHandler+0x10>)
 800231a:	f003 fbc8 	bl	8005aae <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 800231e:	bf00      	nop
 8002320:	bd80      	pop	{r7, pc}
 8002322:	bf00      	nop
 8002324:	20006300 	.word	0x20006300

08002328 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002328:	b480      	push	{r7}
 800232a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800232c:	4b06      	ldr	r3, [pc, #24]	@ (8002348 <SystemInit+0x20>)
 800232e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002332:	4a05      	ldr	r2, [pc, #20]	@ (8002348 <SystemInit+0x20>)
 8002334:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002338:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800233c:	bf00      	nop
 800233e:	46bd      	mov	sp, r7
 8002340:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002344:	4770      	bx	lr
 8002346:	bf00      	nop
 8002348:	e000ed00 	.word	0xe000ed00

0800234c <initialize_uart_dma>:
uint32_t valid_packets = 0;
uint32_t invalid_packets = 0;
uint32_t corrupted_packets = 0;
uint32_t missed_packets = 0;

void initialize_uart_dma() {
 800234c:	b580      	push	{r7, lr}
 800234e:	af00      	add	r7, sp, #0
	HAL_UARTEx_ReceiveToIdle_DMA(&huart1, rx_dma_buffer, RX_BUFFER_SIZE);
 8002350:	f44f 5258 	mov.w	r2, #13824	@ 0x3600
 8002354:	4906      	ldr	r1, [pc, #24]	@ (8002370 <initialize_uart_dma+0x24>)
 8002356:	4807      	ldr	r0, [pc, #28]	@ (8002374 <initialize_uart_dma+0x28>)
 8002358:	f006 f8ce 	bl	80084f8 <HAL_UARTEx_ReceiveToIdle_DMA>
	__HAL_DMA_DISABLE_IT(&hdma_usart1_rx, DMA_IT_HT);
 800235c:	4b06      	ldr	r3, [pc, #24]	@ (8002378 <initialize_uart_dma+0x2c>)
 800235e:	681b      	ldr	r3, [r3, #0]
 8002360:	681a      	ldr	r2, [r3, #0]
 8002362:	4b05      	ldr	r3, [pc, #20]	@ (8002378 <initialize_uart_dma+0x2c>)
 8002364:	681b      	ldr	r3, [r3, #0]
 8002366:	f022 0208 	bic.w	r2, r2, #8
 800236a:	601a      	str	r2, [r3, #0]
}
 800236c:	bf00      	nop
 800236e:	bd80      	pop	{r7, pc}
 8002370:	200017e8 	.word	0x200017e8
 8002374:	20000c6c 	.word	0x20000c6c
 8002378:	20000cb4 	.word	0x20000cb4

0800237c <uart_dma_rx_event_callback>:

void uart_dma_rx_event_callback(uint16_t Size) {
 800237c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800237e:	b085      	sub	sp, #20
 8002380:	af00      	add	r7, sp, #0
 8002382:	4603      	mov	r3, r0
 8002384:	80fb      	strh	r3, [r7, #6]
	rx_callback_counter++;
 8002386:	4b8c      	ldr	r3, [pc, #560]	@ (80025b8 <uart_dma_rx_event_callback+0x23c>)
 8002388:	681b      	ldr	r3, [r3, #0]
 800238a:	3301      	adds	r3, #1
 800238c:	4a8a      	ldr	r2, [pc, #552]	@ (80025b8 <uart_dma_rx_event_callback+0x23c>)
 800238e:	6013      	str	r3, [r2, #0]

	rx_tail = rx_head;
 8002390:	4b8a      	ldr	r3, [pc, #552]	@ (80025bc <uart_dma_rx_event_callback+0x240>)
 8002392:	881a      	ldrh	r2, [r3, #0]
 8002394:	4b8a      	ldr	r3, [pc, #552]	@ (80025c0 <uart_dma_rx_event_callback+0x244>)
 8002396:	801a      	strh	r2, [r3, #0]

	if (Size == RX_BUFFER_SIZE) {
 8002398:	88fb      	ldrh	r3, [r7, #6]
 800239a:	f5b3 5f58 	cmp.w	r3, #13824	@ 0x3600
 800239e:	d103      	bne.n	80023a8 <uart_dma_rx_event_callback+0x2c>
		rx_head = 0;
 80023a0:	4b86      	ldr	r3, [pc, #536]	@ (80025bc <uart_dma_rx_event_callback+0x240>)
 80023a2:	2200      	movs	r2, #0
 80023a4:	801a      	strh	r2, [r3, #0]
 80023a6:	e002      	b.n	80023ae <uart_dma_rx_event_callback+0x32>
	} else {
		rx_head = Size;
 80023a8:	4a84      	ldr	r2, [pc, #528]	@ (80025bc <uart_dma_rx_event_callback+0x240>)
 80023aa:	88fb      	ldrh	r3, [r7, #6]
 80023ac:	8013      	strh	r3, [r2, #0]
	}

	if (wrap_size != 0) {
 80023ae:	4b85      	ldr	r3, [pc, #532]	@ (80025c4 <uart_dma_rx_event_callback+0x248>)
 80023b0:	881b      	ldrh	r3, [r3, #0]
 80023b2:	2b00      	cmp	r3, #0
 80023b4:	d033      	beq.n	800241e <uart_dma_rx_event_callback+0xa2>
		rx_bytes = Size + wrap_size;
 80023b6:	4b83      	ldr	r3, [pc, #524]	@ (80025c4 <uart_dma_rx_event_callback+0x248>)
 80023b8:	881a      	ldrh	r2, [r3, #0]
 80023ba:	88fb      	ldrh	r3, [r7, #6]
 80023bc:	4413      	add	r3, r2
 80023be:	b29a      	uxth	r2, r3
 80023c0:	4b81      	ldr	r3, [pc, #516]	@ (80025c8 <uart_dma_rx_event_callback+0x24c>)
 80023c2:	801a      	strh	r2, [r3, #0]

		if (rx_bytes != PACKET_SIZE) {
 80023c4:	4b80      	ldr	r3, [pc, #512]	@ (80025c8 <uart_dma_rx_event_callback+0x24c>)
 80023c6:	881b      	ldrh	r3, [r3, #0]
 80023c8:	2b36      	cmp	r3, #54	@ 0x36
 80023ca:	d00e      	beq.n	80023ea <uart_dma_rx_event_callback+0x6e>
			invalid_packets++;
 80023cc:	4b7f      	ldr	r3, [pc, #508]	@ (80025cc <uart_dma_rx_event_callback+0x250>)
 80023ce:	681b      	ldr	r3, [r3, #0]
 80023d0:	3301      	adds	r3, #1
 80023d2:	4a7e      	ldr	r2, [pc, #504]	@ (80025cc <uart_dma_rx_event_callback+0x250>)
 80023d4:	6013      	str	r3, [r2, #0]
			wrap_size = 0;
 80023d6:	4b7b      	ldr	r3, [pc, #492]	@ (80025c4 <uart_dma_rx_event_callback+0x248>)
 80023d8:	2200      	movs	r2, #0
 80023da:	801a      	strh	r2, [r3, #0]
			HAL_GPIO_WritePin(ERROR_LED_GPIO_Port, ERROR_LED_Pin, SET);
 80023dc:	2201      	movs	r2, #1
 80023de:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80023e2:	487b      	ldr	r0, [pc, #492]	@ (80025d0 <uart_dma_rx_event_callback+0x254>)
 80023e4:	f001 fccc 	bl	8003d80 <HAL_GPIO_WritePin>
			return;
 80023e8:	e0e3      	b.n	80025b2 <uart_dma_rx_event_callback+0x236>
		}

		memcpy(rx_data_buffer, &rx_dma_buffer[RX_BUFFER_SIZE - wrap_size], wrap_size);
 80023ea:	4b76      	ldr	r3, [pc, #472]	@ (80025c4 <uart_dma_rx_event_callback+0x248>)
 80023ec:	881b      	ldrh	r3, [r3, #0]
 80023ee:	f5c3 5358 	rsb	r3, r3, #13824	@ 0x3600
 80023f2:	4a78      	ldr	r2, [pc, #480]	@ (80025d4 <uart_dma_rx_event_callback+0x258>)
 80023f4:	4413      	add	r3, r2
 80023f6:	4a73      	ldr	r2, [pc, #460]	@ (80025c4 <uart_dma_rx_event_callback+0x248>)
 80023f8:	8812      	ldrh	r2, [r2, #0]
 80023fa:	4619      	mov	r1, r3
 80023fc:	4876      	ldr	r0, [pc, #472]	@ (80025d8 <uart_dma_rx_event_callback+0x25c>)
 80023fe:	f012 f8df 	bl	80145c0 <memcpy>
		memcpy(&rx_data_buffer[wrap_size], rx_dma_buffer, Size);
 8002402:	4b70      	ldr	r3, [pc, #448]	@ (80025c4 <uart_dma_rx_event_callback+0x248>)
 8002404:	881b      	ldrh	r3, [r3, #0]
 8002406:	461a      	mov	r2, r3
 8002408:	4b73      	ldr	r3, [pc, #460]	@ (80025d8 <uart_dma_rx_event_callback+0x25c>)
 800240a:	4413      	add	r3, r2
 800240c:	88fa      	ldrh	r2, [r7, #6]
 800240e:	4971      	ldr	r1, [pc, #452]	@ (80025d4 <uart_dma_rx_event_callback+0x258>)
 8002410:	4618      	mov	r0, r3
 8002412:	f012 f8d5 	bl	80145c0 <memcpy>

		wrap_size = 0;
 8002416:	4b6b      	ldr	r3, [pc, #428]	@ (80025c4 <uart_dma_rx_event_callback+0x248>)
 8002418:	2200      	movs	r2, #0
 800241a:	801a      	strh	r2, [r3, #0]
 800241c:	e083      	b.n	8002526 <uart_dma_rx_event_callback+0x1aa>
	} else {
		if (rx_tail > rx_head) {
 800241e:	4b68      	ldr	r3, [pc, #416]	@ (80025c0 <uart_dma_rx_event_callback+0x244>)
 8002420:	881a      	ldrh	r2, [r3, #0]
 8002422:	4b66      	ldr	r3, [pc, #408]	@ (80025bc <uart_dma_rx_event_callback+0x240>)
 8002424:	881b      	ldrh	r3, [r3, #0]
 8002426:	429a      	cmp	r2, r3
 8002428:	d942      	bls.n	80024b0 <uart_dma_rx_event_callback+0x134>
			if (rx_head == 0) {
 800242a:	4b64      	ldr	r3, [pc, #400]	@ (80025bc <uart_dma_rx_event_callback+0x240>)
 800242c:	881b      	ldrh	r3, [r3, #0]
 800242e:	2b00      	cmp	r3, #0
 8002430:	d12f      	bne.n	8002492 <uart_dma_rx_event_callback+0x116>
				wrap_size = RX_BUFFER_SIZE - rx_tail;
 8002432:	4b63      	ldr	r3, [pc, #396]	@ (80025c0 <uart_dma_rx_event_callback+0x244>)
 8002434:	881b      	ldrh	r3, [r3, #0]
 8002436:	f5c3 5358 	rsb	r3, r3, #13824	@ 0x3600
 800243a:	b29a      	uxth	r2, r3
 800243c:	4b61      	ldr	r3, [pc, #388]	@ (80025c4 <uart_dma_rx_event_callback+0x248>)
 800243e:	801a      	strh	r2, [r3, #0]
				if (wrap_size == PACKET_SIZE) {
 8002440:	4b60      	ldr	r3, [pc, #384]	@ (80025c4 <uart_dma_rx_event_callback+0x248>)
 8002442:	881b      	ldrh	r3, [r3, #0]
 8002444:	2b36      	cmp	r3, #54	@ 0x36
 8002446:	d11e      	bne.n	8002486 <uart_dma_rx_event_callback+0x10a>
					memcpy(rx_data_buffer, &rx_dma_buffer[rx_tail], PACKET_SIZE);
 8002448:	4b5d      	ldr	r3, [pc, #372]	@ (80025c0 <uart_dma_rx_event_callback+0x244>)
 800244a:	881b      	ldrh	r3, [r3, #0]
 800244c:	461a      	mov	r2, r3
 800244e:	4b61      	ldr	r3, [pc, #388]	@ (80025d4 <uart_dma_rx_event_callback+0x258>)
 8002450:	4413      	add	r3, r2
 8002452:	4a61      	ldr	r2, [pc, #388]	@ (80025d8 <uart_dma_rx_event_callback+0x25c>)
 8002454:	461c      	mov	r4, r3
 8002456:	4616      	mov	r6, r2
 8002458:	f104 0c30 	add.w	ip, r4, #48	@ 0x30
 800245c:	4635      	mov	r5, r6
 800245e:	4623      	mov	r3, r4
 8002460:	6818      	ldr	r0, [r3, #0]
 8002462:	6859      	ldr	r1, [r3, #4]
 8002464:	689a      	ldr	r2, [r3, #8]
 8002466:	68db      	ldr	r3, [r3, #12]
 8002468:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800246a:	3410      	adds	r4, #16
 800246c:	3610      	adds	r6, #16
 800246e:	4564      	cmp	r4, ip
 8002470:	d1f4      	bne.n	800245c <uart_dma_rx_event_callback+0xe0>
 8002472:	4633      	mov	r3, r6
 8002474:	4622      	mov	r2, r4
 8002476:	6810      	ldr	r0, [r2, #0]
 8002478:	6018      	str	r0, [r3, #0]
 800247a:	8892      	ldrh	r2, [r2, #4]
 800247c:	809a      	strh	r2, [r3, #4]
					wrap_size = 0;
 800247e:	4b51      	ldr	r3, [pc, #324]	@ (80025c4 <uart_dma_rx_event_callback+0x248>)
 8002480:	2200      	movs	r2, #0
 8002482:	801a      	strh	r2, [r3, #0]
 8002484:	e04f      	b.n	8002526 <uart_dma_rx_event_callback+0x1aa>
				} else {
					rx_wrap_counter++;
 8002486:	4b55      	ldr	r3, [pc, #340]	@ (80025dc <uart_dma_rx_event_callback+0x260>)
 8002488:	681b      	ldr	r3, [r3, #0]
 800248a:	3301      	adds	r3, #1
 800248c:	4a53      	ldr	r2, [pc, #332]	@ (80025dc <uart_dma_rx_event_callback+0x260>)
 800248e:	6013      	str	r3, [r2, #0]
					return;
 8002490:	e08f      	b.n	80025b2 <uart_dma_rx_event_callback+0x236>
				}
			} else {
				invalid_packets++;
 8002492:	4b4e      	ldr	r3, [pc, #312]	@ (80025cc <uart_dma_rx_event_callback+0x250>)
 8002494:	681b      	ldr	r3, [r3, #0]
 8002496:	3301      	adds	r3, #1
 8002498:	4a4c      	ldr	r2, [pc, #304]	@ (80025cc <uart_dma_rx_event_callback+0x250>)
 800249a:	6013      	str	r3, [r2, #0]
				wrap_size = 0;
 800249c:	4b49      	ldr	r3, [pc, #292]	@ (80025c4 <uart_dma_rx_event_callback+0x248>)
 800249e:	2200      	movs	r2, #0
 80024a0:	801a      	strh	r2, [r3, #0]
				HAL_GPIO_WritePin(ERROR_LED_GPIO_Port, ERROR_LED_Pin, SET);
 80024a2:	2201      	movs	r2, #1
 80024a4:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80024a8:	4849      	ldr	r0, [pc, #292]	@ (80025d0 <uart_dma_rx_event_callback+0x254>)
 80024aa:	f001 fc69 	bl	8003d80 <HAL_GPIO_WritePin>
				return;
 80024ae:	e080      	b.n	80025b2 <uart_dma_rx_event_callback+0x236>
			}
		} else {
			rx_bytes = rx_head - rx_tail;
 80024b0:	4b42      	ldr	r3, [pc, #264]	@ (80025bc <uart_dma_rx_event_callback+0x240>)
 80024b2:	881a      	ldrh	r2, [r3, #0]
 80024b4:	4b42      	ldr	r3, [pc, #264]	@ (80025c0 <uart_dma_rx_event_callback+0x244>)
 80024b6:	881b      	ldrh	r3, [r3, #0]
 80024b8:	1ad3      	subs	r3, r2, r3
 80024ba:	b29a      	uxth	r2, r3
 80024bc:	4b42      	ldr	r3, [pc, #264]	@ (80025c8 <uart_dma_rx_event_callback+0x24c>)
 80024be:	801a      	strh	r2, [r3, #0]

			if (rx_bytes == PACKET_SIZE) {
 80024c0:	4b41      	ldr	r3, [pc, #260]	@ (80025c8 <uart_dma_rx_event_callback+0x24c>)
 80024c2:	881b      	ldrh	r3, [r3, #0]
 80024c4:	2b36      	cmp	r3, #54	@ 0x36
 80024c6:	d11b      	bne.n	8002500 <uart_dma_rx_event_callback+0x184>
				memcpy(rx_data_buffer, &rx_dma_buffer[rx_tail], PACKET_SIZE);
 80024c8:	4b3d      	ldr	r3, [pc, #244]	@ (80025c0 <uart_dma_rx_event_callback+0x244>)
 80024ca:	881b      	ldrh	r3, [r3, #0]
 80024cc:	461a      	mov	r2, r3
 80024ce:	4b41      	ldr	r3, [pc, #260]	@ (80025d4 <uart_dma_rx_event_callback+0x258>)
 80024d0:	4413      	add	r3, r2
 80024d2:	4a41      	ldr	r2, [pc, #260]	@ (80025d8 <uart_dma_rx_event_callback+0x25c>)
 80024d4:	461c      	mov	r4, r3
 80024d6:	4616      	mov	r6, r2
 80024d8:	f104 0c30 	add.w	ip, r4, #48	@ 0x30
 80024dc:	4635      	mov	r5, r6
 80024de:	4623      	mov	r3, r4
 80024e0:	6818      	ldr	r0, [r3, #0]
 80024e2:	6859      	ldr	r1, [r3, #4]
 80024e4:	689a      	ldr	r2, [r3, #8]
 80024e6:	68db      	ldr	r3, [r3, #12]
 80024e8:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80024ea:	3410      	adds	r4, #16
 80024ec:	3610      	adds	r6, #16
 80024ee:	4564      	cmp	r4, ip
 80024f0:	d1f4      	bne.n	80024dc <uart_dma_rx_event_callback+0x160>
 80024f2:	4633      	mov	r3, r6
 80024f4:	4622      	mov	r2, r4
 80024f6:	6810      	ldr	r0, [r2, #0]
 80024f8:	6018      	str	r0, [r3, #0]
 80024fa:	8892      	ldrh	r2, [r2, #4]
 80024fc:	809a      	strh	r2, [r3, #4]
 80024fe:	e012      	b.n	8002526 <uart_dma_rx_event_callback+0x1aa>
			} else if (rx_bytes == 0) {
 8002500:	4b31      	ldr	r3, [pc, #196]	@ (80025c8 <uart_dma_rx_event_callback+0x24c>)
 8002502:	881b      	ldrh	r3, [r3, #0]
 8002504:	2b00      	cmp	r3, #0
 8002506:	d053      	beq.n	80025b0 <uart_dma_rx_event_callback+0x234>
				return;
			} else {
				invalid_packets++;
 8002508:	4b30      	ldr	r3, [pc, #192]	@ (80025cc <uart_dma_rx_event_callback+0x250>)
 800250a:	681b      	ldr	r3, [r3, #0]
 800250c:	3301      	adds	r3, #1
 800250e:	4a2f      	ldr	r2, [pc, #188]	@ (80025cc <uart_dma_rx_event_callback+0x250>)
 8002510:	6013      	str	r3, [r2, #0]
				wrap_size = 0;
 8002512:	4b2c      	ldr	r3, [pc, #176]	@ (80025c4 <uart_dma_rx_event_callback+0x248>)
 8002514:	2200      	movs	r2, #0
 8002516:	801a      	strh	r2, [r3, #0]
				HAL_GPIO_WritePin(ERROR_LED_GPIO_Port, ERROR_LED_Pin, SET);
 8002518:	2201      	movs	r2, #1
 800251a:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 800251e:	482c      	ldr	r0, [pc, #176]	@ (80025d0 <uart_dma_rx_event_callback+0x254>)
 8002520:	f001 fc2e 	bl	8003d80 <HAL_GPIO_WritePin>
				return;
 8002524:	e045      	b.n	80025b2 <uart_dma_rx_event_callback+0x236>
			}
		}
	}

	bytes_to_packet(rx_data_buffer, write_packet);
 8002526:	4b2e      	ldr	r3, [pc, #184]	@ (80025e0 <uart_dma_rx_event_callback+0x264>)
 8002528:	681b      	ldr	r3, [r3, #0]
 800252a:	4619      	mov	r1, r3
 800252c:	482a      	ldr	r0, [pc, #168]	@ (80025d8 <uart_dma_rx_event_callback+0x25c>)
 800252e:	f000 f9c7 	bl	80028c0 <bytes_to_packet>
	uint8_t is_valid = validate_packet(write_packet);
 8002532:	4b2b      	ldr	r3, [pc, #172]	@ (80025e0 <uart_dma_rx_event_callback+0x264>)
 8002534:	681b      	ldr	r3, [r3, #0]
 8002536:	4618      	mov	r0, r3
 8002538:	f000 f8ce 	bl	80026d8 <validate_packet>
 800253c:	4603      	mov	r3, r0
 800253e:	73fb      	strb	r3, [r7, #15]

	if (is_valid) {
 8002540:	7bfb      	ldrb	r3, [r7, #15]
 8002542:	2b00      	cmp	r3, #0
 8002544:	d018      	beq.n	8002578 <uart_dma_rx_event_callback+0x1fc>
		// Swap read/write buffers
		sensor_packet* temp = write_packet;
 8002546:	4b26      	ldr	r3, [pc, #152]	@ (80025e0 <uart_dma_rx_event_callback+0x264>)
 8002548:	681b      	ldr	r3, [r3, #0]
 800254a:	60bb      	str	r3, [r7, #8]
		write_packet = read_packet;
 800254c:	4b25      	ldr	r3, [pc, #148]	@ (80025e4 <uart_dma_rx_event_callback+0x268>)
 800254e:	681b      	ldr	r3, [r3, #0]
 8002550:	4a23      	ldr	r2, [pc, #140]	@ (80025e0 <uart_dma_rx_event_callback+0x264>)
 8002552:	6013      	str	r3, [r2, #0]
		read_packet = temp;
 8002554:	4a23      	ldr	r2, [pc, #140]	@ (80025e4 <uart_dma_rx_event_callback+0x268>)
 8002556:	68bb      	ldr	r3, [r7, #8]
 8002558:	6013      	str	r3, [r2, #0]

		data_ready = 1;
 800255a:	4b23      	ldr	r3, [pc, #140]	@ (80025e8 <uart_dma_rx_event_callback+0x26c>)
 800255c:	2201      	movs	r2, #1
 800255e:	701a      	strb	r2, [r3, #0]
		valid_packets++;
 8002560:	4b22      	ldr	r3, [pc, #136]	@ (80025ec <uart_dma_rx_event_callback+0x270>)
 8002562:	681b      	ldr	r3, [r3, #0]
 8002564:	3301      	adds	r3, #1
 8002566:	4a21      	ldr	r2, [pc, #132]	@ (80025ec <uart_dma_rx_event_callback+0x270>)
 8002568:	6013      	str	r3, [r2, #0]
		HAL_GPIO_WritePin(ERROR_LED_GPIO_Port, ERROR_LED_Pin, RESET);
 800256a:	2200      	movs	r2, #0
 800256c:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8002570:	4817      	ldr	r0, [pc, #92]	@ (80025d0 <uart_dma_rx_event_callback+0x254>)
 8002572:	f001 fc05 	bl	8003d80 <HAL_GPIO_WritePin>
 8002576:	e00a      	b.n	800258e <uart_dma_rx_event_callback+0x212>
	} else {
		corrupted_packets++;
 8002578:	4b1d      	ldr	r3, [pc, #116]	@ (80025f0 <uart_dma_rx_event_callback+0x274>)
 800257a:	681b      	ldr	r3, [r3, #0]
 800257c:	3301      	adds	r3, #1
 800257e:	4a1c      	ldr	r2, [pc, #112]	@ (80025f0 <uart_dma_rx_event_callback+0x274>)
 8002580:	6013      	str	r3, [r2, #0]
		HAL_GPIO_WritePin(ERROR_LED_GPIO_Port, ERROR_LED_Pin, SET);
 8002582:	2201      	movs	r2, #1
 8002584:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8002588:	4811      	ldr	r0, [pc, #68]	@ (80025d0 <uart_dma_rx_event_callback+0x254>)
 800258a:	f001 fbf9 	bl	8003d80 <HAL_GPIO_WritePin>
	}

	missed_packets = rx_callback_counter - (rx_wrap_counter + valid_packets + invalid_packets + corrupted_packets);
 800258e:	4b0a      	ldr	r3, [pc, #40]	@ (80025b8 <uart_dma_rx_event_callback+0x23c>)
 8002590:	681a      	ldr	r2, [r3, #0]
 8002592:	4b12      	ldr	r3, [pc, #72]	@ (80025dc <uart_dma_rx_event_callback+0x260>)
 8002594:	6819      	ldr	r1, [r3, #0]
 8002596:	4b15      	ldr	r3, [pc, #84]	@ (80025ec <uart_dma_rx_event_callback+0x270>)
 8002598:	681b      	ldr	r3, [r3, #0]
 800259a:	4419      	add	r1, r3
 800259c:	4b0b      	ldr	r3, [pc, #44]	@ (80025cc <uart_dma_rx_event_callback+0x250>)
 800259e:	681b      	ldr	r3, [r3, #0]
 80025a0:	4419      	add	r1, r3
 80025a2:	4b13      	ldr	r3, [pc, #76]	@ (80025f0 <uart_dma_rx_event_callback+0x274>)
 80025a4:	681b      	ldr	r3, [r3, #0]
 80025a6:	440b      	add	r3, r1
 80025a8:	1ad3      	subs	r3, r2, r3
 80025aa:	4a12      	ldr	r2, [pc, #72]	@ (80025f4 <uart_dma_rx_event_callback+0x278>)
 80025ac:	6013      	str	r3, [r2, #0]
 80025ae:	e000      	b.n	80025b2 <uart_dma_rx_event_callback+0x236>
				return;
 80025b0:	bf00      	nop
}
 80025b2:	3714      	adds	r7, #20
 80025b4:	46bd      	mov	sp, r7
 80025b6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80025b8:	20004df0 	.word	0x20004df0
 80025bc:	20004dea 	.word	0x20004dea
 80025c0:	20004de8 	.word	0x20004de8
 80025c4:	20004dee 	.word	0x20004dee
 80025c8:	20004dec 	.word	0x20004dec
 80025cc:	20004dfc 	.word	0x20004dfc
 80025d0:	40020800 	.word	0x40020800
 80025d4:	200017e8 	.word	0x200017e8
 80025d8:	200017b0 	.word	0x200017b0
 80025dc:	20004df4 	.word	0x20004df4
 80025e0:	20000058 	.word	0x20000058
 80025e4:	2000005c 	.word	0x2000005c
 80025e8:	200017ae 	.word	0x200017ae
 80025ec:	20004df8 	.word	0x20004df8
 80025f0:	20004e00 	.word	0x20004e00
 80025f4:	20004e04 	.word	0x20004e04

080025f8 <uart_dma_error_callback>:

void uart_dma_error_callback() {
 80025f8:	b580      	push	{r7, lr}
 80025fa:	af00      	add	r7, sp, #0
	HAL_UART_Abort(&huart1);
 80025fc:	4809      	ldr	r0, [pc, #36]	@ (8002624 <uart_dma_error_callback+0x2c>)
 80025fe:	f005 ffd8 	bl	80085b2 <HAL_UART_Abort>

	HAL_UARTEx_ReceiveToIdle_DMA(&huart1, rx_dma_buffer, RX_BUFFER_SIZE);
 8002602:	f44f 5258 	mov.w	r2, #13824	@ 0x3600
 8002606:	4908      	ldr	r1, [pc, #32]	@ (8002628 <uart_dma_error_callback+0x30>)
 8002608:	4806      	ldr	r0, [pc, #24]	@ (8002624 <uart_dma_error_callback+0x2c>)
 800260a:	f005 ff75 	bl	80084f8 <HAL_UARTEx_ReceiveToIdle_DMA>
	__HAL_DMA_DISABLE_IT(&hdma_usart1_rx, DMA_IT_HT);
 800260e:	4b07      	ldr	r3, [pc, #28]	@ (800262c <uart_dma_error_callback+0x34>)
 8002610:	681b      	ldr	r3, [r3, #0]
 8002612:	681a      	ldr	r2, [r3, #0]
 8002614:	4b05      	ldr	r3, [pc, #20]	@ (800262c <uart_dma_error_callback+0x34>)
 8002616:	681b      	ldr	r3, [r3, #0]
 8002618:	f022 0208 	bic.w	r2, r2, #8
 800261c:	601a      	str	r2, [r3, #0]
}
 800261e:	bf00      	nop
 8002620:	bd80      	pop	{r7, pc}
 8002622:	bf00      	nop
 8002624:	20000c6c 	.word	0x20000c6c
 8002628:	200017e8 	.word	0x200017e8
 800262c:	20000cb4 	.word	0x20000cb4

08002630 <uart_dma_is_data_ready>:

uint8_t uart_dma_is_data_ready() {
 8002630:	b480      	push	{r7}
 8002632:	af00      	add	r7, sp, #0
	return data_ready;
 8002634:	4b03      	ldr	r3, [pc, #12]	@ (8002644 <uart_dma_is_data_ready+0x14>)
 8002636:	781b      	ldrb	r3, [r3, #0]
 8002638:	b2db      	uxtb	r3, r3
}
 800263a:	4618      	mov	r0, r3
 800263c:	46bd      	mov	sp, r7
 800263e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002642:	4770      	bx	lr
 8002644:	200017ae 	.word	0x200017ae

08002648 <uart_dma_reset_data_ready>:

void uart_dma_reset_data_ready() {
 8002648:	b480      	push	{r7}
 800264a:	af00      	add	r7, sp, #0
	data_ready = 0;
 800264c:	4b03      	ldr	r3, [pc, #12]	@ (800265c <uart_dma_reset_data_ready+0x14>)
 800264e:	2200      	movs	r2, #0
 8002650:	701a      	strb	r2, [r3, #0]
}
 8002652:	bf00      	nop
 8002654:	46bd      	mov	sp, r7
 8002656:	f85d 7b04 	ldr.w	r7, [sp], #4
 800265a:	4770      	bx	lr
 800265c:	200017ae 	.word	0x200017ae

08002660 <uart_dma_get_latest_packet>:

sensor_packet* uart_dma_get_latest_packet() {
 8002660:	b480      	push	{r7}
 8002662:	af00      	add	r7, sp, #0
	return read_packet;
 8002664:	4b03      	ldr	r3, [pc, #12]	@ (8002674 <uart_dma_get_latest_packet+0x14>)
 8002666:	681b      	ldr	r3, [r3, #0]
}
 8002668:	4618      	mov	r0, r3
 800266a:	46bd      	mov	sp, r7
 800266c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002670:	4770      	bx	lr
 8002672:	bf00      	nop
 8002674:	2000005c 	.word	0x2000005c

08002678 <calculate_crc32>:
#define PRESSURE_SCALER 0.01f
#define TEMPERATURE_SCALER 0.01f

extern CRC_HandleTypeDef hcrc;

uint32_t calculate_crc32(uint8_t *data, size_t len) {
 8002678:	b580      	push	{r7, lr}
 800267a:	b0a0      	sub	sp, #128	@ 0x80
 800267c:	af00      	add	r7, sp, #0
 800267e:	6078      	str	r0, [r7, #4]
 8002680:	6039      	str	r1, [r7, #0]
    size_t padded_len = (len + 3) & ~0x03;
 8002682:	683b      	ldr	r3, [r7, #0]
 8002684:	3303      	adds	r3, #3
 8002686:	f023 0303 	bic.w	r3, r3, #3
 800268a:	67fb      	str	r3, [r7, #124]	@ 0x7c
    size_t buffer_len = 2 * PACKET_SIZE;
 800268c:	236c      	movs	r3, #108	@ 0x6c
 800268e:	67bb      	str	r3, [r7, #120]	@ 0x78
    uint8_t buffer[2 * PACKET_SIZE];

    if (padded_len > buffer_len) return 0;
 8002690:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 8002692:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8002694:	429a      	cmp	r2, r3
 8002696:	d901      	bls.n	800269c <calculate_crc32+0x24>
 8002698:	2300      	movs	r3, #0
 800269a:	e016      	b.n	80026ca <calculate_crc32+0x52>

    memset(buffer, 0, buffer_len);
 800269c:	f107 030c 	add.w	r3, r7, #12
 80026a0:	6fba      	ldr	r2, [r7, #120]	@ 0x78
 80026a2:	2100      	movs	r1, #0
 80026a4:	4618      	mov	r0, r3
 80026a6:	f011 ff59 	bl	801455c <memset>
    memcpy(buffer, data, len);
 80026aa:	f107 030c 	add.w	r3, r7, #12
 80026ae:	683a      	ldr	r2, [r7, #0]
 80026b0:	6879      	ldr	r1, [r7, #4]
 80026b2:	4618      	mov	r0, r3
 80026b4:	f011 ff84 	bl	80145c0 <memcpy>

    return HAL_CRC_Calculate(&hcrc, (uint32_t*)buffer, padded_len >> 2);
 80026b8:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80026ba:	089a      	lsrs	r2, r3, #2
 80026bc:	f107 030c 	add.w	r3, r7, #12
 80026c0:	4619      	mov	r1, r3
 80026c2:	4804      	ldr	r0, [pc, #16]	@ (80026d4 <calculate_crc32+0x5c>)
 80026c4:	f000 fd59 	bl	800317a <HAL_CRC_Calculate>
 80026c8:	4603      	mov	r3, r0
}
 80026ca:	4618      	mov	r0, r3
 80026cc:	3780      	adds	r7, #128	@ 0x80
 80026ce:	46bd      	mov	sp, r7
 80026d0:	bd80      	pop	{r7, pc}
 80026d2:	bf00      	nop
 80026d4:	20000a7c 	.word	0x20000a7c

080026d8 <validate_packet>:
	packet->header = PACKET_HEADER;
	packet->data = *data;
	packet->crc = calculate_crc32((uint8_t*)&packet->data, sizeof(raw_sensor_data));
}

uint8_t validate_packet(sensor_packet *packet) {
 80026d8:	b580      	push	{r7, lr}
 80026da:	b084      	sub	sp, #16
 80026dc:	af00      	add	r7, sp, #0
 80026de:	6078      	str	r0, [r7, #4]
    if (packet->header != PACKET_HEADER) return 0;
 80026e0:	687b      	ldr	r3, [r7, #4]
 80026e2:	881b      	ldrh	r3, [r3, #0]
 80026e4:	b29b      	uxth	r3, r3
 80026e6:	f64a 32cd 	movw	r2, #43981	@ 0xabcd
 80026ea:	4293      	cmp	r3, r2
 80026ec:	d001      	beq.n	80026f2 <validate_packet+0x1a>
 80026ee:	2300      	movs	r3, #0
 80026f0:	e00f      	b.n	8002712 <validate_packet+0x3a>
    uint32_t expected = calculate_crc32((uint8_t*)&packet->data, sizeof(raw_sensor_data));
 80026f2:	687b      	ldr	r3, [r7, #4]
 80026f4:	3302      	adds	r3, #2
 80026f6:	2130      	movs	r1, #48	@ 0x30
 80026f8:	4618      	mov	r0, r3
 80026fa:	f7ff ffbd 	bl	8002678 <calculate_crc32>
 80026fe:	60f8      	str	r0, [r7, #12]
    return (packet->crc == expected);
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	f8d3 3032 	ldr.w	r3, [r3, #50]	@ 0x32
 8002706:	68fa      	ldr	r2, [r7, #12]
 8002708:	429a      	cmp	r2, r3
 800270a:	bf0c      	ite	eq
 800270c:	2301      	moveq	r3, #1
 800270e:	2300      	movne	r3, #0
 8002710:	b2db      	uxtb	r3, r3
}
 8002712:	4618      	mov	r0, r3
 8002714:	3710      	adds	r7, #16
 8002716:	46bd      	mov	sp, r7
 8002718:	bd80      	pop	{r7, pc}
	...

0800271c <process_raw_sensor_data>:

void process_raw_sensor_data(raw_sensor_data* raw_data, sensor_data* data) {
 800271c:	b580      	push	{r7, lr}
 800271e:	b082      	sub	sp, #8
 8002720:	af00      	add	r7, sp, #0
 8002722:	6078      	str	r0, [r7, #4]
 8002724:	6039      	str	r1, [r7, #0]
	data->time = raw_data->time;
 8002726:	6879      	ldr	r1, [r7, #4]
 8002728:	680a      	ldr	r2, [r1, #0]
 800272a:	684b      	ldr	r3, [r1, #4]
 800272c:	6839      	ldr	r1, [r7, #0]
 800272e:	600a      	str	r2, [r1, #0]
 8002730:	604b      	str	r3, [r1, #4]

	data->pressure = PRESSURE_SCALER * raw_data->bmp390.pressure;
 8002732:	6879      	ldr	r1, [r7, #4]
 8002734:	f8d1 201a 	ldr.w	r2, [r1, #26]
 8002738:	f8d1 301e 	ldr.w	r3, [r1, #30]
 800273c:	4610      	mov	r0, r2
 800273e:	4619      	mov	r1, r3
 8002740:	f7fe fac6 	bl	8000cd0 <__aeabi_ul2f>
 8002744:	ee07 0a10 	vmov	s14, r0
 8002748:	eddf 7a57 	vldr	s15, [pc, #348]	@ 80028a8 <process_raw_sensor_data+0x18c>
 800274c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002750:	683b      	ldr	r3, [r7, #0]
 8002752:	ee17 2a90 	vmov	r2, s15
 8002756:	62da      	str	r2, [r3, #44]	@ 0x2c
	data->temperature = TEMPERATURE_SCALER * raw_data->bmp390.temperature;
 8002758:	6879      	ldr	r1, [r7, #4]
 800275a:	f8d1 2022 	ldr.w	r2, [r1, #34]	@ 0x22
 800275e:	f8d1 3026 	ldr.w	r3, [r1, #38]	@ 0x26
 8002762:	4610      	mov	r0, r2
 8002764:	4619      	mov	r1, r3
 8002766:	f7fe fabb 	bl	8000ce0 <__aeabi_l2f>
 800276a:	ee07 0a10 	vmov	s14, r0
 800276e:	eddf 7a4e 	vldr	s15, [pc, #312]	@ 80028a8 <process_raw_sensor_data+0x18c>
 8002772:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002776:	683b      	ldr	r3, [r7, #0]
 8002778:	ee17 2a90 	vmov	r2, s15
 800277c:	631a      	str	r2, [r3, #48]	@ 0x30

	// swap x-y
	data->ax = ACC_SCALER * (int16_t)raw_data->bno055.ay;
 800277e:	687b      	ldr	r3, [r7, #4]
 8002780:	895b      	ldrh	r3, [r3, #10]
 8002782:	b29b      	uxth	r3, r3
 8002784:	b21b      	sxth	r3, r3
 8002786:	ee07 3a90 	vmov	s15, r3
 800278a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800278e:	ed9f 7a46 	vldr	s14, [pc, #280]	@ 80028a8 <process_raw_sensor_data+0x18c>
 8002792:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002796:	683b      	ldr	r3, [r7, #0]
 8002798:	ee17 2a90 	vmov	r2, s15
 800279c:	609a      	str	r2, [r3, #8]
	data->gx = GYR_SCALER * (int16_t)raw_data->bno055.gy;
 800279e:	687b      	ldr	r3, [r7, #4]
 80027a0:	8a1b      	ldrh	r3, [r3, #16]
 80027a2:	b29b      	uxth	r3, r3
 80027a4:	b21b      	sxth	r3, r3
 80027a6:	ee07 3a90 	vmov	s15, r3
 80027aa:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80027ae:	ed9f 7a3f 	vldr	s14, [pc, #252]	@ 80028ac <process_raw_sensor_data+0x190>
 80027b2:	ee67 7a87 	vmul.f32	s15, s15, s14
 80027b6:	683b      	ldr	r3, [r7, #0]
 80027b8:	ee17 2a90 	vmov	r2, s15
 80027bc:	615a      	str	r2, [r3, #20]
	data->mx = MAG_SCALER * (int16_t)raw_data->bno055.my;
 80027be:	687b      	ldr	r3, [r7, #4]
 80027c0:	8adb      	ldrh	r3, [r3, #22]
 80027c2:	b29b      	uxth	r3, r3
 80027c4:	b21b      	sxth	r3, r3
 80027c6:	ee07 3a90 	vmov	s15, r3
 80027ca:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80027ce:	ed9f 7a38 	vldr	s14, [pc, #224]	@ 80028b0 <process_raw_sensor_data+0x194>
 80027d2:	ee67 7a87 	vmul.f32	s15, s15, s14
 80027d6:	683b      	ldr	r3, [r7, #0]
 80027d8:	ee17 2a90 	vmov	r2, s15
 80027dc:	621a      	str	r2, [r3, #32]

	// swap x-y
	data->ay = ACC_SCALER * (int16_t)raw_data->bno055.ax;
 80027de:	687b      	ldr	r3, [r7, #4]
 80027e0:	891b      	ldrh	r3, [r3, #8]
 80027e2:	b29b      	uxth	r3, r3
 80027e4:	b21b      	sxth	r3, r3
 80027e6:	ee07 3a90 	vmov	s15, r3
 80027ea:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80027ee:	ed9f 7a2e 	vldr	s14, [pc, #184]	@ 80028a8 <process_raw_sensor_data+0x18c>
 80027f2:	ee67 7a87 	vmul.f32	s15, s15, s14
 80027f6:	683b      	ldr	r3, [r7, #0]
 80027f8:	ee17 2a90 	vmov	r2, s15
 80027fc:	60da      	str	r2, [r3, #12]
	data->gy = GYR_SCALER * (int16_t)raw_data->bno055.gx;
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	89db      	ldrh	r3, [r3, #14]
 8002802:	b29b      	uxth	r3, r3
 8002804:	b21b      	sxth	r3, r3
 8002806:	ee07 3a90 	vmov	s15, r3
 800280a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800280e:	ed9f 7a27 	vldr	s14, [pc, #156]	@ 80028ac <process_raw_sensor_data+0x190>
 8002812:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002816:	683b      	ldr	r3, [r7, #0]
 8002818:	ee17 2a90 	vmov	r2, s15
 800281c:	619a      	str	r2, [r3, #24]
	data->my = MAG_SCALER * (int16_t)raw_data->bno055.mx;
 800281e:	687b      	ldr	r3, [r7, #4]
 8002820:	8a9b      	ldrh	r3, [r3, #20]
 8002822:	b29b      	uxth	r3, r3
 8002824:	b21b      	sxth	r3, r3
 8002826:	ee07 3a90 	vmov	s15, r3
 800282a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800282e:	ed9f 7a20 	vldr	s14, [pc, #128]	@ 80028b0 <process_raw_sensor_data+0x194>
 8002832:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002836:	683b      	ldr	r3, [r7, #0]
 8002838:	ee17 2a90 	vmov	r2, s15
 800283c:	625a      	str	r2, [r3, #36]	@ 0x24

	// invert z
	data->az = -ACC_SCALER * (int16_t)raw_data->bno055.az;
 800283e:	687b      	ldr	r3, [r7, #4]
 8002840:	899b      	ldrh	r3, [r3, #12]
 8002842:	b29b      	uxth	r3, r3
 8002844:	b21b      	sxth	r3, r3
 8002846:	ee07 3a90 	vmov	s15, r3
 800284a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800284e:	ed9f 7a19 	vldr	s14, [pc, #100]	@ 80028b4 <process_raw_sensor_data+0x198>
 8002852:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002856:	683b      	ldr	r3, [r7, #0]
 8002858:	ee17 2a90 	vmov	r2, s15
 800285c:	611a      	str	r2, [r3, #16]
	data->gz = -GYR_SCALER * (int16_t)raw_data->bno055.gz;
 800285e:	687b      	ldr	r3, [r7, #4]
 8002860:	8a5b      	ldrh	r3, [r3, #18]
 8002862:	b29b      	uxth	r3, r3
 8002864:	b21b      	sxth	r3, r3
 8002866:	ee07 3a90 	vmov	s15, r3
 800286a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800286e:	ed9f 7a12 	vldr	s14, [pc, #72]	@ 80028b8 <process_raw_sensor_data+0x19c>
 8002872:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002876:	683b      	ldr	r3, [r7, #0]
 8002878:	ee17 2a90 	vmov	r2, s15
 800287c:	61da      	str	r2, [r3, #28]
	data->mz = -MAG_SCALER * (int16_t)raw_data->bno055.mz;
 800287e:	687b      	ldr	r3, [r7, #4]
 8002880:	8b1b      	ldrh	r3, [r3, #24]
 8002882:	b29b      	uxth	r3, r3
 8002884:	b21b      	sxth	r3, r3
 8002886:	ee07 3a90 	vmov	s15, r3
 800288a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800288e:	ed9f 7a0b 	vldr	s14, [pc, #44]	@ 80028bc <process_raw_sensor_data+0x1a0>
 8002892:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002896:	683b      	ldr	r3, [r7, #0]
 8002898:	ee17 2a90 	vmov	r2, s15
 800289c:	629a      	str	r2, [r3, #40]	@ 0x28
}
 800289e:	bf00      	nop
 80028a0:	3708      	adds	r7, #8
 80028a2:	46bd      	mov	sp, r7
 80028a4:	bd80      	pop	{r7, pc}
 80028a6:	bf00      	nop
 80028a8:	3c23d70a 	.word	0x3c23d70a
 80028ac:	3a91a2b4 	.word	0x3a91a2b4
 80028b0:	3d800000 	.word	0x3d800000
 80028b4:	bc23d70a 	.word	0xbc23d70a
 80028b8:	ba91a2b4 	.word	0xba91a2b4
 80028bc:	bd800000 	.word	0xbd800000

080028c0 <bytes_to_packet>:

void bytes_to_packet(uint8_t* bytes, sensor_packet* packet) {
 80028c0:	b580      	push	{r7, lr}
 80028c2:	b082      	sub	sp, #8
 80028c4:	af00      	add	r7, sp, #0
 80028c6:	6078      	str	r0, [r7, #4]
 80028c8:	6039      	str	r1, [r7, #0]
	memcpy(packet, bytes, sizeof(sensor_packet));
 80028ca:	2236      	movs	r2, #54	@ 0x36
 80028cc:	6879      	ldr	r1, [r7, #4]
 80028ce:	6838      	ldr	r0, [r7, #0]
 80028d0:	f011 fe76 	bl	80145c0 <memcpy>
}
 80028d4:	bf00      	nop
 80028d6:	3708      	adds	r7, #8
 80028d8:	46bd      	mov	sp, r7
 80028da:	bd80      	pop	{r7, pc}

080028dc <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 80028dc:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002914 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 80028e0:	f7ff fd22 	bl	8002328 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80028e4:	480c      	ldr	r0, [pc, #48]	@ (8002918 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80028e6:	490d      	ldr	r1, [pc, #52]	@ (800291c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80028e8:	4a0d      	ldr	r2, [pc, #52]	@ (8002920 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80028ea:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80028ec:	e002      	b.n	80028f4 <LoopCopyDataInit>

080028ee <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80028ee:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80028f0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80028f2:	3304      	adds	r3, #4

080028f4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80028f4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80028f6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80028f8:	d3f9      	bcc.n	80028ee <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80028fa:	4a0a      	ldr	r2, [pc, #40]	@ (8002924 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80028fc:	4c0a      	ldr	r4, [pc, #40]	@ (8002928 <LoopFillZerobss+0x22>)
  movs r3, #0
 80028fe:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002900:	e001      	b.n	8002906 <LoopFillZerobss>

08002902 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002902:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002904:	3204      	adds	r2, #4

08002906 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002906:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002908:	d3fb      	bcc.n	8002902 <FillZerobss>
 
/* Call static constructors */
    bl __libc_init_array
 800290a:	f011 fe35 	bl	8014578 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800290e:	f7fe fce3 	bl	80012d8 <main>
  bx  lr    
 8002912:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8002914:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8002918:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800291c:	200001bc 	.word	0x200001bc
  ldr r2, =_sidata
 8002920:	08016648 	.word	0x08016648
  ldr r2, =_sbss
 8002924:	200001bc 	.word	0x200001bc
  ldr r4, =_ebss
 8002928:	20006b3c 	.word	0x20006b3c

0800292c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800292c:	e7fe      	b.n	800292c <ADC_IRQHandler>
	...

08002930 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002930:	b580      	push	{r7, lr}
 8002932:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002934:	4b0e      	ldr	r3, [pc, #56]	@ (8002970 <HAL_Init+0x40>)
 8002936:	681b      	ldr	r3, [r3, #0]
 8002938:	4a0d      	ldr	r2, [pc, #52]	@ (8002970 <HAL_Init+0x40>)
 800293a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800293e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002940:	4b0b      	ldr	r3, [pc, #44]	@ (8002970 <HAL_Init+0x40>)
 8002942:	681b      	ldr	r3, [r3, #0]
 8002944:	4a0a      	ldr	r2, [pc, #40]	@ (8002970 <HAL_Init+0x40>)
 8002946:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800294a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800294c:	4b08      	ldr	r3, [pc, #32]	@ (8002970 <HAL_Init+0x40>)
 800294e:	681b      	ldr	r3, [r3, #0]
 8002950:	4a07      	ldr	r2, [pc, #28]	@ (8002970 <HAL_Init+0x40>)
 8002952:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002956:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002958:	2003      	movs	r0, #3
 800295a:	f000 fbb1 	bl	80030c0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800295e:	200f      	movs	r0, #15
 8002960:	f000 f808 	bl	8002974 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002964:	f7ff f9de 	bl	8001d24 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002968:	2300      	movs	r3, #0
}
 800296a:	4618      	mov	r0, r3
 800296c:	bd80      	pop	{r7, pc}
 800296e:	bf00      	nop
 8002970:	40023c00 	.word	0x40023c00

08002974 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002974:	b580      	push	{r7, lr}
 8002976:	b082      	sub	sp, #8
 8002978:	af00      	add	r7, sp, #0
 800297a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800297c:	4b12      	ldr	r3, [pc, #72]	@ (80029c8 <HAL_InitTick+0x54>)
 800297e:	681a      	ldr	r2, [r3, #0]
 8002980:	4b12      	ldr	r3, [pc, #72]	@ (80029cc <HAL_InitTick+0x58>)
 8002982:	781b      	ldrb	r3, [r3, #0]
 8002984:	4619      	mov	r1, r3
 8002986:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800298a:	fbb3 f3f1 	udiv	r3, r3, r1
 800298e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002992:	4618      	mov	r0, r3
 8002994:	f000 fbc9 	bl	800312a <HAL_SYSTICK_Config>
 8002998:	4603      	mov	r3, r0
 800299a:	2b00      	cmp	r3, #0
 800299c:	d001      	beq.n	80029a2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800299e:	2301      	movs	r3, #1
 80029a0:	e00e      	b.n	80029c0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80029a2:	687b      	ldr	r3, [r7, #4]
 80029a4:	2b0f      	cmp	r3, #15
 80029a6:	d80a      	bhi.n	80029be <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80029a8:	2200      	movs	r2, #0
 80029aa:	6879      	ldr	r1, [r7, #4]
 80029ac:	f04f 30ff 	mov.w	r0, #4294967295
 80029b0:	f000 fb91 	bl	80030d6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80029b4:	4a06      	ldr	r2, [pc, #24]	@ (80029d0 <HAL_InitTick+0x5c>)
 80029b6:	687b      	ldr	r3, [r7, #4]
 80029b8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80029ba:	2300      	movs	r3, #0
 80029bc:	e000      	b.n	80029c0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80029be:	2301      	movs	r3, #1
}
 80029c0:	4618      	mov	r0, r3
 80029c2:	3708      	adds	r7, #8
 80029c4:	46bd      	mov	sp, r7
 80029c6:	bd80      	pop	{r7, pc}
 80029c8:	20000054 	.word	0x20000054
 80029cc:	20000064 	.word	0x20000064
 80029d0:	20000060 	.word	0x20000060

080029d4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80029d4:	b480      	push	{r7}
 80029d6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80029d8:	4b06      	ldr	r3, [pc, #24]	@ (80029f4 <HAL_IncTick+0x20>)
 80029da:	781b      	ldrb	r3, [r3, #0]
 80029dc:	461a      	mov	r2, r3
 80029de:	4b06      	ldr	r3, [pc, #24]	@ (80029f8 <HAL_IncTick+0x24>)
 80029e0:	681b      	ldr	r3, [r3, #0]
 80029e2:	4413      	add	r3, r2
 80029e4:	4a04      	ldr	r2, [pc, #16]	@ (80029f8 <HAL_IncTick+0x24>)
 80029e6:	6013      	str	r3, [r2, #0]
}
 80029e8:	bf00      	nop
 80029ea:	46bd      	mov	sp, r7
 80029ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029f0:	4770      	bx	lr
 80029f2:	bf00      	nop
 80029f4:	20000064 	.word	0x20000064
 80029f8:	20004e08 	.word	0x20004e08

080029fc <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80029fc:	b480      	push	{r7}
 80029fe:	af00      	add	r7, sp, #0
  return uwTick;
 8002a00:	4b03      	ldr	r3, [pc, #12]	@ (8002a10 <HAL_GetTick+0x14>)
 8002a02:	681b      	ldr	r3, [r3, #0]
}
 8002a04:	4618      	mov	r0, r3
 8002a06:	46bd      	mov	sp, r7
 8002a08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a0c:	4770      	bx	lr
 8002a0e:	bf00      	nop
 8002a10:	20004e08 	.word	0x20004e08

08002a14 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002a14:	b580      	push	{r7, lr}
 8002a16:	b084      	sub	sp, #16
 8002a18:	af00      	add	r7, sp, #0
 8002a1a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002a1c:	f7ff ffee 	bl	80029fc <HAL_GetTick>
 8002a20:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002a26:	68fb      	ldr	r3, [r7, #12]
 8002a28:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002a2c:	d005      	beq.n	8002a3a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002a2e:	4b0a      	ldr	r3, [pc, #40]	@ (8002a58 <HAL_Delay+0x44>)
 8002a30:	781b      	ldrb	r3, [r3, #0]
 8002a32:	461a      	mov	r2, r3
 8002a34:	68fb      	ldr	r3, [r7, #12]
 8002a36:	4413      	add	r3, r2
 8002a38:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8002a3a:	bf00      	nop
 8002a3c:	f7ff ffde 	bl	80029fc <HAL_GetTick>
 8002a40:	4602      	mov	r2, r0
 8002a42:	68bb      	ldr	r3, [r7, #8]
 8002a44:	1ad3      	subs	r3, r2, r3
 8002a46:	68fa      	ldr	r2, [r7, #12]
 8002a48:	429a      	cmp	r2, r3
 8002a4a:	d8f7      	bhi.n	8002a3c <HAL_Delay+0x28>
  {
  }
}
 8002a4c:	bf00      	nop
 8002a4e:	bf00      	nop
 8002a50:	3710      	adds	r7, #16
 8002a52:	46bd      	mov	sp, r7
 8002a54:	bd80      	pop	{r7, pc}
 8002a56:	bf00      	nop
 8002a58:	20000064 	.word	0x20000064

08002a5c <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8002a5c:	b580      	push	{r7, lr}
 8002a5e:	b084      	sub	sp, #16
 8002a60:	af00      	add	r7, sp, #0
 8002a62:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002a64:	2300      	movs	r3, #0
 8002a66:	73fb      	strb	r3, [r7, #15]

  /* Check ADC handle */
  if (hadc == NULL)
 8002a68:	687b      	ldr	r3, [r7, #4]
 8002a6a:	2b00      	cmp	r3, #0
 8002a6c:	d101      	bne.n	8002a72 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8002a6e:	2301      	movs	r3, #1
 8002a70:	e033      	b.n	8002ada <HAL_ADC_Init+0x7e>
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if (hadc->State == HAL_ADC_STATE_RESET)
 8002a72:	687b      	ldr	r3, [r7, #4]
 8002a74:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a76:	2b00      	cmp	r3, #0
 8002a78:	d109      	bne.n	8002a8e <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002a7a:	6878      	ldr	r0, [r7, #4]
 8002a7c:	f7ff f97a 	bl	8001d74 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	2200      	movs	r2, #0
 8002a84:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8002a86:	687b      	ldr	r3, [r7, #4]
 8002a88:	2200      	movs	r2, #0
 8002a8a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002a8e:	687b      	ldr	r3, [r7, #4]
 8002a90:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a92:	f003 0310 	and.w	r3, r3, #16
 8002a96:	2b00      	cmp	r3, #0
 8002a98:	d118      	bne.n	8002acc <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a9e:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8002aa2:	f023 0302 	bic.w	r3, r3, #2
 8002aa6:	f043 0202 	orr.w	r2, r3, #2
 8002aaa:	687b      	ldr	r3, [r7, #4]
 8002aac:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Set ADC parameters */
    ADC_Init(hadc);
 8002aae:	6878      	ldr	r0, [r7, #4]
 8002ab0:	f000 f93a 	bl	8002d28 <ADC_Init>

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8002ab4:	687b      	ldr	r3, [r7, #4]
 8002ab6:	2200      	movs	r2, #0
 8002ab8:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002aba:	687b      	ldr	r3, [r7, #4]
 8002abc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002abe:	f023 0303 	bic.w	r3, r3, #3
 8002ac2:	f043 0201 	orr.w	r2, r3, #1
 8002ac6:	687b      	ldr	r3, [r7, #4]
 8002ac8:	641a      	str	r2, [r3, #64]	@ 0x40
 8002aca:	e001      	b.n	8002ad0 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8002acc:	2301      	movs	r3, #1
 8002ace:	73fb      	strb	r3, [r7, #15]
  }

  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	2200      	movs	r2, #0
 8002ad4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 8002ad8:	7bfb      	ldrb	r3, [r7, #15]
}
 8002ada:	4618      	mov	r0, r3
 8002adc:	3710      	adds	r7, #16
 8002ade:	46bd      	mov	sp, r7
 8002ae0:	bd80      	pop	{r7, pc}
	...

08002ae4 <HAL_ADC_ConfigChannel>:
*         the configuration information for the specified ADC.
* @param  sConfig ADC configuration structure.
* @retval HAL status
*/
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8002ae4:	b480      	push	{r7}
 8002ae6:	b085      	sub	sp, #20
 8002ae8:	af00      	add	r7, sp, #0
 8002aea:	6078      	str	r0, [r7, #4]
 8002aec:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8002aee:	2300      	movs	r3, #0
 8002af0:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));

  /* Process locked */
  __HAL_LOCK(hadc);
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002af8:	2b01      	cmp	r3, #1
 8002afa:	d101      	bne.n	8002b00 <HAL_ADC_ConfigChannel+0x1c>
 8002afc:	2302      	movs	r3, #2
 8002afe:	e105      	b.n	8002d0c <HAL_ADC_ConfigChannel+0x228>
 8002b00:	687b      	ldr	r3, [r7, #4]
 8002b02:	2201      	movs	r2, #1
 8002b04:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8002b08:	683b      	ldr	r3, [r7, #0]
 8002b0a:	681b      	ldr	r3, [r3, #0]
 8002b0c:	2b09      	cmp	r3, #9
 8002b0e:	d925      	bls.n	8002b5c <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8002b10:	687b      	ldr	r3, [r7, #4]
 8002b12:	681b      	ldr	r3, [r3, #0]
 8002b14:	68d9      	ldr	r1, [r3, #12]
 8002b16:	683b      	ldr	r3, [r7, #0]
 8002b18:	681b      	ldr	r3, [r3, #0]
 8002b1a:	b29b      	uxth	r3, r3
 8002b1c:	461a      	mov	r2, r3
 8002b1e:	4613      	mov	r3, r2
 8002b20:	005b      	lsls	r3, r3, #1
 8002b22:	4413      	add	r3, r2
 8002b24:	3b1e      	subs	r3, #30
 8002b26:	2207      	movs	r2, #7
 8002b28:	fa02 f303 	lsl.w	r3, r2, r3
 8002b2c:	43da      	mvns	r2, r3
 8002b2e:	687b      	ldr	r3, [r7, #4]
 8002b30:	681b      	ldr	r3, [r3, #0]
 8002b32:	400a      	ands	r2, r1
 8002b34:	60da      	str	r2, [r3, #12]

    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8002b36:	687b      	ldr	r3, [r7, #4]
 8002b38:	681b      	ldr	r3, [r3, #0]
 8002b3a:	68d9      	ldr	r1, [r3, #12]
 8002b3c:	683b      	ldr	r3, [r7, #0]
 8002b3e:	689a      	ldr	r2, [r3, #8]
 8002b40:	683b      	ldr	r3, [r7, #0]
 8002b42:	681b      	ldr	r3, [r3, #0]
 8002b44:	b29b      	uxth	r3, r3
 8002b46:	4618      	mov	r0, r3
 8002b48:	4603      	mov	r3, r0
 8002b4a:	005b      	lsls	r3, r3, #1
 8002b4c:	4403      	add	r3, r0
 8002b4e:	3b1e      	subs	r3, #30
 8002b50:	409a      	lsls	r2, r3
 8002b52:	687b      	ldr	r3, [r7, #4]
 8002b54:	681b      	ldr	r3, [r3, #0]
 8002b56:	430a      	orrs	r2, r1
 8002b58:	60da      	str	r2, [r3, #12]
 8002b5a:	e022      	b.n	8002ba2 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8002b5c:	687b      	ldr	r3, [r7, #4]
 8002b5e:	681b      	ldr	r3, [r3, #0]
 8002b60:	6919      	ldr	r1, [r3, #16]
 8002b62:	683b      	ldr	r3, [r7, #0]
 8002b64:	681b      	ldr	r3, [r3, #0]
 8002b66:	b29b      	uxth	r3, r3
 8002b68:	461a      	mov	r2, r3
 8002b6a:	4613      	mov	r3, r2
 8002b6c:	005b      	lsls	r3, r3, #1
 8002b6e:	4413      	add	r3, r2
 8002b70:	2207      	movs	r2, #7
 8002b72:	fa02 f303 	lsl.w	r3, r2, r3
 8002b76:	43da      	mvns	r2, r3
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	681b      	ldr	r3, [r3, #0]
 8002b7c:	400a      	ands	r2, r1
 8002b7e:	611a      	str	r2, [r3, #16]

    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	681b      	ldr	r3, [r3, #0]
 8002b84:	6919      	ldr	r1, [r3, #16]
 8002b86:	683b      	ldr	r3, [r7, #0]
 8002b88:	689a      	ldr	r2, [r3, #8]
 8002b8a:	683b      	ldr	r3, [r7, #0]
 8002b8c:	681b      	ldr	r3, [r3, #0]
 8002b8e:	b29b      	uxth	r3, r3
 8002b90:	4618      	mov	r0, r3
 8002b92:	4603      	mov	r3, r0
 8002b94:	005b      	lsls	r3, r3, #1
 8002b96:	4403      	add	r3, r0
 8002b98:	409a      	lsls	r2, r3
 8002b9a:	687b      	ldr	r3, [r7, #4]
 8002b9c:	681b      	ldr	r3, [r3, #0]
 8002b9e:	430a      	orrs	r2, r1
 8002ba0:	611a      	str	r2, [r3, #16]
  }

  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8002ba2:	683b      	ldr	r3, [r7, #0]
 8002ba4:	685b      	ldr	r3, [r3, #4]
 8002ba6:	2b06      	cmp	r3, #6
 8002ba8:	d824      	bhi.n	8002bf4 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8002baa:	687b      	ldr	r3, [r7, #4]
 8002bac:	681b      	ldr	r3, [r3, #0]
 8002bae:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8002bb0:	683b      	ldr	r3, [r7, #0]
 8002bb2:	685a      	ldr	r2, [r3, #4]
 8002bb4:	4613      	mov	r3, r2
 8002bb6:	009b      	lsls	r3, r3, #2
 8002bb8:	4413      	add	r3, r2
 8002bba:	3b05      	subs	r3, #5
 8002bbc:	221f      	movs	r2, #31
 8002bbe:	fa02 f303 	lsl.w	r3, r2, r3
 8002bc2:	43da      	mvns	r2, r3
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	681b      	ldr	r3, [r3, #0]
 8002bc8:	400a      	ands	r2, r1
 8002bca:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	681b      	ldr	r3, [r3, #0]
 8002bd0:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8002bd2:	683b      	ldr	r3, [r7, #0]
 8002bd4:	681b      	ldr	r3, [r3, #0]
 8002bd6:	b29b      	uxth	r3, r3
 8002bd8:	4618      	mov	r0, r3
 8002bda:	683b      	ldr	r3, [r7, #0]
 8002bdc:	685a      	ldr	r2, [r3, #4]
 8002bde:	4613      	mov	r3, r2
 8002be0:	009b      	lsls	r3, r3, #2
 8002be2:	4413      	add	r3, r2
 8002be4:	3b05      	subs	r3, #5
 8002be6:	fa00 f203 	lsl.w	r2, r0, r3
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	681b      	ldr	r3, [r3, #0]
 8002bee:	430a      	orrs	r2, r1
 8002bf0:	635a      	str	r2, [r3, #52]	@ 0x34
 8002bf2:	e04c      	b.n	8002c8e <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8002bf4:	683b      	ldr	r3, [r7, #0]
 8002bf6:	685b      	ldr	r3, [r3, #4]
 8002bf8:	2b0c      	cmp	r3, #12
 8002bfa:	d824      	bhi.n	8002c46 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	681b      	ldr	r3, [r3, #0]
 8002c00:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8002c02:	683b      	ldr	r3, [r7, #0]
 8002c04:	685a      	ldr	r2, [r3, #4]
 8002c06:	4613      	mov	r3, r2
 8002c08:	009b      	lsls	r3, r3, #2
 8002c0a:	4413      	add	r3, r2
 8002c0c:	3b23      	subs	r3, #35	@ 0x23
 8002c0e:	221f      	movs	r2, #31
 8002c10:	fa02 f303 	lsl.w	r3, r2, r3
 8002c14:	43da      	mvns	r2, r3
 8002c16:	687b      	ldr	r3, [r7, #4]
 8002c18:	681b      	ldr	r3, [r3, #0]
 8002c1a:	400a      	ands	r2, r1
 8002c1c:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	681b      	ldr	r3, [r3, #0]
 8002c22:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8002c24:	683b      	ldr	r3, [r7, #0]
 8002c26:	681b      	ldr	r3, [r3, #0]
 8002c28:	b29b      	uxth	r3, r3
 8002c2a:	4618      	mov	r0, r3
 8002c2c:	683b      	ldr	r3, [r7, #0]
 8002c2e:	685a      	ldr	r2, [r3, #4]
 8002c30:	4613      	mov	r3, r2
 8002c32:	009b      	lsls	r3, r3, #2
 8002c34:	4413      	add	r3, r2
 8002c36:	3b23      	subs	r3, #35	@ 0x23
 8002c38:	fa00 f203 	lsl.w	r2, r0, r3
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	681b      	ldr	r3, [r3, #0]
 8002c40:	430a      	orrs	r2, r1
 8002c42:	631a      	str	r2, [r3, #48]	@ 0x30
 8002c44:	e023      	b.n	8002c8e <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8002c46:	687b      	ldr	r3, [r7, #4]
 8002c48:	681b      	ldr	r3, [r3, #0]
 8002c4a:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8002c4c:	683b      	ldr	r3, [r7, #0]
 8002c4e:	685a      	ldr	r2, [r3, #4]
 8002c50:	4613      	mov	r3, r2
 8002c52:	009b      	lsls	r3, r3, #2
 8002c54:	4413      	add	r3, r2
 8002c56:	3b41      	subs	r3, #65	@ 0x41
 8002c58:	221f      	movs	r2, #31
 8002c5a:	fa02 f303 	lsl.w	r3, r2, r3
 8002c5e:	43da      	mvns	r2, r3
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	681b      	ldr	r3, [r3, #0]
 8002c64:	400a      	ands	r2, r1
 8002c66:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8002c68:	687b      	ldr	r3, [r7, #4]
 8002c6a:	681b      	ldr	r3, [r3, #0]
 8002c6c:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8002c6e:	683b      	ldr	r3, [r7, #0]
 8002c70:	681b      	ldr	r3, [r3, #0]
 8002c72:	b29b      	uxth	r3, r3
 8002c74:	4618      	mov	r0, r3
 8002c76:	683b      	ldr	r3, [r7, #0]
 8002c78:	685a      	ldr	r2, [r3, #4]
 8002c7a:	4613      	mov	r3, r2
 8002c7c:	009b      	lsls	r3, r3, #2
 8002c7e:	4413      	add	r3, r2
 8002c80:	3b41      	subs	r3, #65	@ 0x41
 8002c82:	fa00 f203 	lsl.w	r2, r0, r3
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	681b      	ldr	r3, [r3, #0]
 8002c8a:	430a      	orrs	r2, r1
 8002c8c:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002c8e:	4b22      	ldr	r3, [pc, #136]	@ (8002d18 <HAL_ADC_ConfigChannel+0x234>)
 8002c90:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8002c92:	687b      	ldr	r3, [r7, #4]
 8002c94:	681b      	ldr	r3, [r3, #0]
 8002c96:	4a21      	ldr	r2, [pc, #132]	@ (8002d1c <HAL_ADC_ConfigChannel+0x238>)
 8002c98:	4293      	cmp	r3, r2
 8002c9a:	d109      	bne.n	8002cb0 <HAL_ADC_ConfigChannel+0x1cc>
 8002c9c:	683b      	ldr	r3, [r7, #0]
 8002c9e:	681b      	ldr	r3, [r3, #0]
 8002ca0:	2b12      	cmp	r3, #18
 8002ca2:	d105      	bne.n	8002cb0 <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8002ca4:	68fb      	ldr	r3, [r7, #12]
 8002ca6:	685b      	ldr	r3, [r3, #4]
 8002ca8:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 8002cac:	68fb      	ldr	r3, [r7, #12]
 8002cae:	605a      	str	r2, [r3, #4]
  }

  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	681b      	ldr	r3, [r3, #0]
 8002cb4:	4a19      	ldr	r2, [pc, #100]	@ (8002d1c <HAL_ADC_ConfigChannel+0x238>)
 8002cb6:	4293      	cmp	r3, r2
 8002cb8:	d123      	bne.n	8002d02 <HAL_ADC_ConfigChannel+0x21e>
 8002cba:	683b      	ldr	r3, [r7, #0]
 8002cbc:	681b      	ldr	r3, [r3, #0]
 8002cbe:	2b10      	cmp	r3, #16
 8002cc0:	d003      	beq.n	8002cca <HAL_ADC_ConfigChannel+0x1e6>
 8002cc2:	683b      	ldr	r3, [r7, #0]
 8002cc4:	681b      	ldr	r3, [r3, #0]
 8002cc6:	2b11      	cmp	r3, #17
 8002cc8:	d11b      	bne.n	8002d02 <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8002cca:	68fb      	ldr	r3, [r7, #12]
 8002ccc:	685b      	ldr	r3, [r3, #4]
 8002cce:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 8002cd2:	68fb      	ldr	r3, [r7, #12]
 8002cd4:	605a      	str	r2, [r3, #4]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002cd6:	683b      	ldr	r3, [r7, #0]
 8002cd8:	681b      	ldr	r3, [r3, #0]
 8002cda:	2b10      	cmp	r3, #16
 8002cdc:	d111      	bne.n	8002d02 <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8002cde:	4b10      	ldr	r3, [pc, #64]	@ (8002d20 <HAL_ADC_ConfigChannel+0x23c>)
 8002ce0:	681b      	ldr	r3, [r3, #0]
 8002ce2:	4a10      	ldr	r2, [pc, #64]	@ (8002d24 <HAL_ADC_ConfigChannel+0x240>)
 8002ce4:	fba2 2303 	umull	r2, r3, r2, r3
 8002ce8:	0c9a      	lsrs	r2, r3, #18
 8002cea:	4613      	mov	r3, r2
 8002cec:	009b      	lsls	r3, r3, #2
 8002cee:	4413      	add	r3, r2
 8002cf0:	005b      	lsls	r3, r3, #1
 8002cf2:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8002cf4:	e002      	b.n	8002cfc <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 8002cf6:	68bb      	ldr	r3, [r7, #8]
 8002cf8:	3b01      	subs	r3, #1
 8002cfa:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8002cfc:	68bb      	ldr	r3, [r7, #8]
 8002cfe:	2b00      	cmp	r3, #0
 8002d00:	d1f9      	bne.n	8002cf6 <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	2200      	movs	r2, #0
 8002d06:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 8002d0a:	2300      	movs	r3, #0
}
 8002d0c:	4618      	mov	r0, r3
 8002d0e:	3714      	adds	r7, #20
 8002d10:	46bd      	mov	sp, r7
 8002d12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d16:	4770      	bx	lr
 8002d18:	40012300 	.word	0x40012300
 8002d1c:	40012000 	.word	0x40012000
 8002d20:	20000054 	.word	0x20000054
 8002d24:	431bde83 	.word	0x431bde83

08002d28 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef *hadc)
{
 8002d28:	b480      	push	{r7}
 8002d2a:	b085      	sub	sp, #20
 8002d2c:	af00      	add	r7, sp, #0
 8002d2e:	6078      	str	r0, [r7, #4]

  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002d30:	4b79      	ldr	r3, [pc, #484]	@ (8002f18 <ADC_Init+0x1f0>)
 8002d32:	60fb      	str	r3, [r7, #12]

  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8002d34:	68fb      	ldr	r3, [r7, #12]
 8002d36:	685b      	ldr	r3, [r3, #4]
 8002d38:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8002d3c:	68fb      	ldr	r3, [r7, #12]
 8002d3e:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8002d40:	68fb      	ldr	r3, [r7, #12]
 8002d42:	685a      	ldr	r2, [r3, #4]
 8002d44:	687b      	ldr	r3, [r7, #4]
 8002d46:	685b      	ldr	r3, [r3, #4]
 8002d48:	431a      	orrs	r2, r3
 8002d4a:	68fb      	ldr	r3, [r7, #12]
 8002d4c:	605a      	str	r2, [r3, #4]

  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8002d4e:	687b      	ldr	r3, [r7, #4]
 8002d50:	681b      	ldr	r3, [r3, #0]
 8002d52:	685a      	ldr	r2, [r3, #4]
 8002d54:	687b      	ldr	r3, [r7, #4]
 8002d56:	681b      	ldr	r3, [r3, #0]
 8002d58:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002d5c:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8002d5e:	687b      	ldr	r3, [r7, #4]
 8002d60:	681b      	ldr	r3, [r3, #0]
 8002d62:	6859      	ldr	r1, [r3, #4]
 8002d64:	687b      	ldr	r3, [r7, #4]
 8002d66:	691b      	ldr	r3, [r3, #16]
 8002d68:	021a      	lsls	r2, r3, #8
 8002d6a:	687b      	ldr	r3, [r7, #4]
 8002d6c:	681b      	ldr	r3, [r3, #0]
 8002d6e:	430a      	orrs	r2, r1
 8002d70:	605a      	str	r2, [r3, #4]

  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8002d72:	687b      	ldr	r3, [r7, #4]
 8002d74:	681b      	ldr	r3, [r3, #0]
 8002d76:	685a      	ldr	r2, [r3, #4]
 8002d78:	687b      	ldr	r3, [r7, #4]
 8002d7a:	681b      	ldr	r3, [r3, #0]
 8002d7c:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 8002d80:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8002d82:	687b      	ldr	r3, [r7, #4]
 8002d84:	681b      	ldr	r3, [r3, #0]
 8002d86:	6859      	ldr	r1, [r3, #4]
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	689a      	ldr	r2, [r3, #8]
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	681b      	ldr	r3, [r3, #0]
 8002d90:	430a      	orrs	r2, r1
 8002d92:	605a      	str	r2, [r3, #4]

  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	681b      	ldr	r3, [r3, #0]
 8002d98:	689a      	ldr	r2, [r3, #8]
 8002d9a:	687b      	ldr	r3, [r7, #4]
 8002d9c:	681b      	ldr	r3, [r3, #0]
 8002d9e:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002da2:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8002da4:	687b      	ldr	r3, [r7, #4]
 8002da6:	681b      	ldr	r3, [r3, #0]
 8002da8:	6899      	ldr	r1, [r3, #8]
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	68da      	ldr	r2, [r3, #12]
 8002dae:	687b      	ldr	r3, [r7, #4]
 8002db0:	681b      	ldr	r3, [r3, #0]
 8002db2:	430a      	orrs	r2, r1
 8002db4:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002db6:	687b      	ldr	r3, [r7, #4]
 8002db8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002dba:	4a58      	ldr	r2, [pc, #352]	@ (8002f1c <ADC_Init+0x1f4>)
 8002dbc:	4293      	cmp	r3, r2
 8002dbe:	d022      	beq.n	8002e06 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002dc0:	687b      	ldr	r3, [r7, #4]
 8002dc2:	681b      	ldr	r3, [r3, #0]
 8002dc4:	689a      	ldr	r2, [r3, #8]
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	681b      	ldr	r3, [r3, #0]
 8002dca:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8002dce:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	681b      	ldr	r3, [r3, #0]
 8002dd4:	6899      	ldr	r1, [r3, #8]
 8002dd6:	687b      	ldr	r3, [r7, #4]
 8002dd8:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8002dda:	687b      	ldr	r3, [r7, #4]
 8002ddc:	681b      	ldr	r3, [r3, #0]
 8002dde:	430a      	orrs	r2, r1
 8002de0:	609a      	str	r2, [r3, #8]

    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8002de2:	687b      	ldr	r3, [r7, #4]
 8002de4:	681b      	ldr	r3, [r3, #0]
 8002de6:	689a      	ldr	r2, [r3, #8]
 8002de8:	687b      	ldr	r3, [r7, #4]
 8002dea:	681b      	ldr	r3, [r3, #0]
 8002dec:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8002df0:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8002df2:	687b      	ldr	r3, [r7, #4]
 8002df4:	681b      	ldr	r3, [r3, #0]
 8002df6:	6899      	ldr	r1, [r3, #8]
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	681b      	ldr	r3, [r3, #0]
 8002e00:	430a      	orrs	r2, r1
 8002e02:	609a      	str	r2, [r3, #8]
 8002e04:	e00f      	b.n	8002e26 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002e06:	687b      	ldr	r3, [r7, #4]
 8002e08:	681b      	ldr	r3, [r3, #0]
 8002e0a:	689a      	ldr	r2, [r3, #8]
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	681b      	ldr	r3, [r3, #0]
 8002e10:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8002e14:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	681b      	ldr	r3, [r3, #0]
 8002e1a:	689a      	ldr	r2, [r3, #8]
 8002e1c:	687b      	ldr	r3, [r7, #4]
 8002e1e:	681b      	ldr	r3, [r3, #0]
 8002e20:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8002e24:	609a      	str	r2, [r3, #8]
  }

  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8002e26:	687b      	ldr	r3, [r7, #4]
 8002e28:	681b      	ldr	r3, [r3, #0]
 8002e2a:	689a      	ldr	r2, [r3, #8]
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	681b      	ldr	r3, [r3, #0]
 8002e30:	f022 0202 	bic.w	r2, r2, #2
 8002e34:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	681b      	ldr	r3, [r3, #0]
 8002e3a:	6899      	ldr	r1, [r3, #8]
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	7e1b      	ldrb	r3, [r3, #24]
 8002e40:	005a      	lsls	r2, r3, #1
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	681b      	ldr	r3, [r3, #0]
 8002e46:	430a      	orrs	r2, r1
 8002e48:	609a      	str	r2, [r3, #8]

  if (hadc->Init.DiscontinuousConvMode != DISABLE)
 8002e4a:	687b      	ldr	r3, [r7, #4]
 8002e4c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002e50:	2b00      	cmp	r3, #0
 8002e52:	d01b      	beq.n	8002e8c <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));

    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	681b      	ldr	r3, [r3, #0]
 8002e58:	685a      	ldr	r2, [r3, #4]
 8002e5a:	687b      	ldr	r3, [r7, #4]
 8002e5c:	681b      	ldr	r3, [r3, #0]
 8002e5e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8002e62:	605a      	str	r2, [r3, #4]

    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	681b      	ldr	r3, [r3, #0]
 8002e68:	685a      	ldr	r2, [r3, #4]
 8002e6a:	687b      	ldr	r3, [r7, #4]
 8002e6c:	681b      	ldr	r3, [r3, #0]
 8002e6e:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 8002e72:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	681b      	ldr	r3, [r3, #0]
 8002e78:	6859      	ldr	r1, [r3, #4]
 8002e7a:	687b      	ldr	r3, [r7, #4]
 8002e7c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002e7e:	3b01      	subs	r3, #1
 8002e80:	035a      	lsls	r2, r3, #13
 8002e82:	687b      	ldr	r3, [r7, #4]
 8002e84:	681b      	ldr	r3, [r3, #0]
 8002e86:	430a      	orrs	r2, r1
 8002e88:	605a      	str	r2, [r3, #4]
 8002e8a:	e007      	b.n	8002e9c <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8002e8c:	687b      	ldr	r3, [r7, #4]
 8002e8e:	681b      	ldr	r3, [r3, #0]
 8002e90:	685a      	ldr	r2, [r3, #4]
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	681b      	ldr	r3, [r3, #0]
 8002e96:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002e9a:	605a      	str	r2, [r3, #4]
  }

  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	681b      	ldr	r3, [r3, #0]
 8002ea0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002ea2:	687b      	ldr	r3, [r7, #4]
 8002ea4:	681b      	ldr	r3, [r3, #0]
 8002ea6:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 8002eaa:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8002eac:	687b      	ldr	r3, [r7, #4]
 8002eae:	681b      	ldr	r3, [r3, #0]
 8002eb0:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8002eb2:	687b      	ldr	r3, [r7, #4]
 8002eb4:	69db      	ldr	r3, [r3, #28]
 8002eb6:	3b01      	subs	r3, #1
 8002eb8:	051a      	lsls	r2, r3, #20
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	681b      	ldr	r3, [r3, #0]
 8002ebe:	430a      	orrs	r2, r1
 8002ec0:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8002ec2:	687b      	ldr	r3, [r7, #4]
 8002ec4:	681b      	ldr	r3, [r3, #0]
 8002ec6:	689a      	ldr	r2, [r3, #8]
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	681b      	ldr	r3, [r3, #0]
 8002ecc:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8002ed0:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8002ed2:	687b      	ldr	r3, [r7, #4]
 8002ed4:	681b      	ldr	r3, [r3, #0]
 8002ed6:	6899      	ldr	r1, [r3, #8]
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8002ede:	025a      	lsls	r2, r3, #9
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	681b      	ldr	r3, [r3, #0]
 8002ee4:	430a      	orrs	r2, r1
 8002ee6:	609a      	str	r2, [r3, #8]

  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	681b      	ldr	r3, [r3, #0]
 8002eec:	689a      	ldr	r2, [r3, #8]
 8002eee:	687b      	ldr	r3, [r7, #4]
 8002ef0:	681b      	ldr	r3, [r3, #0]
 8002ef2:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002ef6:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	681b      	ldr	r3, [r3, #0]
 8002efc:	6899      	ldr	r1, [r3, #8]
 8002efe:	687b      	ldr	r3, [r7, #4]
 8002f00:	695b      	ldr	r3, [r3, #20]
 8002f02:	029a      	lsls	r2, r3, #10
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	681b      	ldr	r3, [r3, #0]
 8002f08:	430a      	orrs	r2, r1
 8002f0a:	609a      	str	r2, [r3, #8]
}
 8002f0c:	bf00      	nop
 8002f0e:	3714      	adds	r7, #20
 8002f10:	46bd      	mov	sp, r7
 8002f12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f16:	4770      	bx	lr
 8002f18:	40012300 	.word	0x40012300
 8002f1c:	0f000001 	.word	0x0f000001

08002f20 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002f20:	b480      	push	{r7}
 8002f22:	b085      	sub	sp, #20
 8002f24:	af00      	add	r7, sp, #0
 8002f26:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	f003 0307 	and.w	r3, r3, #7
 8002f2e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002f30:	4b0c      	ldr	r3, [pc, #48]	@ (8002f64 <__NVIC_SetPriorityGrouping+0x44>)
 8002f32:	68db      	ldr	r3, [r3, #12]
 8002f34:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002f36:	68ba      	ldr	r2, [r7, #8]
 8002f38:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002f3c:	4013      	ands	r3, r2
 8002f3e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002f40:	68fb      	ldr	r3, [r7, #12]
 8002f42:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002f44:	68bb      	ldr	r3, [r7, #8]
 8002f46:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002f48:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002f4c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002f50:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002f52:	4a04      	ldr	r2, [pc, #16]	@ (8002f64 <__NVIC_SetPriorityGrouping+0x44>)
 8002f54:	68bb      	ldr	r3, [r7, #8]
 8002f56:	60d3      	str	r3, [r2, #12]
}
 8002f58:	bf00      	nop
 8002f5a:	3714      	adds	r7, #20
 8002f5c:	46bd      	mov	sp, r7
 8002f5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f62:	4770      	bx	lr
 8002f64:	e000ed00 	.word	0xe000ed00

08002f68 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002f68:	b480      	push	{r7}
 8002f6a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002f6c:	4b04      	ldr	r3, [pc, #16]	@ (8002f80 <__NVIC_GetPriorityGrouping+0x18>)
 8002f6e:	68db      	ldr	r3, [r3, #12]
 8002f70:	0a1b      	lsrs	r3, r3, #8
 8002f72:	f003 0307 	and.w	r3, r3, #7
}
 8002f76:	4618      	mov	r0, r3
 8002f78:	46bd      	mov	sp, r7
 8002f7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f7e:	4770      	bx	lr
 8002f80:	e000ed00 	.word	0xe000ed00

08002f84 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002f84:	b480      	push	{r7}
 8002f86:	b083      	sub	sp, #12
 8002f88:	af00      	add	r7, sp, #0
 8002f8a:	4603      	mov	r3, r0
 8002f8c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002f8e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002f92:	2b00      	cmp	r3, #0
 8002f94:	db0b      	blt.n	8002fae <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002f96:	79fb      	ldrb	r3, [r7, #7]
 8002f98:	f003 021f 	and.w	r2, r3, #31
 8002f9c:	4907      	ldr	r1, [pc, #28]	@ (8002fbc <__NVIC_EnableIRQ+0x38>)
 8002f9e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002fa2:	095b      	lsrs	r3, r3, #5
 8002fa4:	2001      	movs	r0, #1
 8002fa6:	fa00 f202 	lsl.w	r2, r0, r2
 8002faa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8002fae:	bf00      	nop
 8002fb0:	370c      	adds	r7, #12
 8002fb2:	46bd      	mov	sp, r7
 8002fb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fb8:	4770      	bx	lr
 8002fba:	bf00      	nop
 8002fbc:	e000e100 	.word	0xe000e100

08002fc0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002fc0:	b480      	push	{r7}
 8002fc2:	b083      	sub	sp, #12
 8002fc4:	af00      	add	r7, sp, #0
 8002fc6:	4603      	mov	r3, r0
 8002fc8:	6039      	str	r1, [r7, #0]
 8002fca:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002fcc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002fd0:	2b00      	cmp	r3, #0
 8002fd2:	db0a      	blt.n	8002fea <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002fd4:	683b      	ldr	r3, [r7, #0]
 8002fd6:	b2da      	uxtb	r2, r3
 8002fd8:	490c      	ldr	r1, [pc, #48]	@ (800300c <__NVIC_SetPriority+0x4c>)
 8002fda:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002fde:	0112      	lsls	r2, r2, #4
 8002fe0:	b2d2      	uxtb	r2, r2
 8002fe2:	440b      	add	r3, r1
 8002fe4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002fe8:	e00a      	b.n	8003000 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002fea:	683b      	ldr	r3, [r7, #0]
 8002fec:	b2da      	uxtb	r2, r3
 8002fee:	4908      	ldr	r1, [pc, #32]	@ (8003010 <__NVIC_SetPriority+0x50>)
 8002ff0:	79fb      	ldrb	r3, [r7, #7]
 8002ff2:	f003 030f 	and.w	r3, r3, #15
 8002ff6:	3b04      	subs	r3, #4
 8002ff8:	0112      	lsls	r2, r2, #4
 8002ffa:	b2d2      	uxtb	r2, r2
 8002ffc:	440b      	add	r3, r1
 8002ffe:	761a      	strb	r2, [r3, #24]
}
 8003000:	bf00      	nop
 8003002:	370c      	adds	r7, #12
 8003004:	46bd      	mov	sp, r7
 8003006:	f85d 7b04 	ldr.w	r7, [sp], #4
 800300a:	4770      	bx	lr
 800300c:	e000e100 	.word	0xe000e100
 8003010:	e000ed00 	.word	0xe000ed00

08003014 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003014:	b480      	push	{r7}
 8003016:	b089      	sub	sp, #36	@ 0x24
 8003018:	af00      	add	r7, sp, #0
 800301a:	60f8      	str	r0, [r7, #12]
 800301c:	60b9      	str	r1, [r7, #8]
 800301e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003020:	68fb      	ldr	r3, [r7, #12]
 8003022:	f003 0307 	and.w	r3, r3, #7
 8003026:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003028:	69fb      	ldr	r3, [r7, #28]
 800302a:	f1c3 0307 	rsb	r3, r3, #7
 800302e:	2b04      	cmp	r3, #4
 8003030:	bf28      	it	cs
 8003032:	2304      	movcs	r3, #4
 8003034:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003036:	69fb      	ldr	r3, [r7, #28]
 8003038:	3304      	adds	r3, #4
 800303a:	2b06      	cmp	r3, #6
 800303c:	d902      	bls.n	8003044 <NVIC_EncodePriority+0x30>
 800303e:	69fb      	ldr	r3, [r7, #28]
 8003040:	3b03      	subs	r3, #3
 8003042:	e000      	b.n	8003046 <NVIC_EncodePriority+0x32>
 8003044:	2300      	movs	r3, #0
 8003046:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003048:	f04f 32ff 	mov.w	r2, #4294967295
 800304c:	69bb      	ldr	r3, [r7, #24]
 800304e:	fa02 f303 	lsl.w	r3, r2, r3
 8003052:	43da      	mvns	r2, r3
 8003054:	68bb      	ldr	r3, [r7, #8]
 8003056:	401a      	ands	r2, r3
 8003058:	697b      	ldr	r3, [r7, #20]
 800305a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800305c:	f04f 31ff 	mov.w	r1, #4294967295
 8003060:	697b      	ldr	r3, [r7, #20]
 8003062:	fa01 f303 	lsl.w	r3, r1, r3
 8003066:	43d9      	mvns	r1, r3
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800306c:	4313      	orrs	r3, r2
         );
}
 800306e:	4618      	mov	r0, r3
 8003070:	3724      	adds	r7, #36	@ 0x24
 8003072:	46bd      	mov	sp, r7
 8003074:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003078:	4770      	bx	lr
	...

0800307c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800307c:	b580      	push	{r7, lr}
 800307e:	b082      	sub	sp, #8
 8003080:	af00      	add	r7, sp, #0
 8003082:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003084:	687b      	ldr	r3, [r7, #4]
 8003086:	3b01      	subs	r3, #1
 8003088:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800308c:	d301      	bcc.n	8003092 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800308e:	2301      	movs	r3, #1
 8003090:	e00f      	b.n	80030b2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003092:	4a0a      	ldr	r2, [pc, #40]	@ (80030bc <SysTick_Config+0x40>)
 8003094:	687b      	ldr	r3, [r7, #4]
 8003096:	3b01      	subs	r3, #1
 8003098:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800309a:	210f      	movs	r1, #15
 800309c:	f04f 30ff 	mov.w	r0, #4294967295
 80030a0:	f7ff ff8e 	bl	8002fc0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80030a4:	4b05      	ldr	r3, [pc, #20]	@ (80030bc <SysTick_Config+0x40>)
 80030a6:	2200      	movs	r2, #0
 80030a8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80030aa:	4b04      	ldr	r3, [pc, #16]	@ (80030bc <SysTick_Config+0x40>)
 80030ac:	2207      	movs	r2, #7
 80030ae:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80030b0:	2300      	movs	r3, #0
}
 80030b2:	4618      	mov	r0, r3
 80030b4:	3708      	adds	r7, #8
 80030b6:	46bd      	mov	sp, r7
 80030b8:	bd80      	pop	{r7, pc}
 80030ba:	bf00      	nop
 80030bc:	e000e010 	.word	0xe000e010

080030c0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80030c0:	b580      	push	{r7, lr}
 80030c2:	b082      	sub	sp, #8
 80030c4:	af00      	add	r7, sp, #0
 80030c6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80030c8:	6878      	ldr	r0, [r7, #4]
 80030ca:	f7ff ff29 	bl	8002f20 <__NVIC_SetPriorityGrouping>
}
 80030ce:	bf00      	nop
 80030d0:	3708      	adds	r7, #8
 80030d2:	46bd      	mov	sp, r7
 80030d4:	bd80      	pop	{r7, pc}

080030d6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80030d6:	b580      	push	{r7, lr}
 80030d8:	b086      	sub	sp, #24
 80030da:	af00      	add	r7, sp, #0
 80030dc:	4603      	mov	r3, r0
 80030de:	60b9      	str	r1, [r7, #8]
 80030e0:	607a      	str	r2, [r7, #4]
 80030e2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80030e4:	2300      	movs	r3, #0
 80030e6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80030e8:	f7ff ff3e 	bl	8002f68 <__NVIC_GetPriorityGrouping>
 80030ec:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80030ee:	687a      	ldr	r2, [r7, #4]
 80030f0:	68b9      	ldr	r1, [r7, #8]
 80030f2:	6978      	ldr	r0, [r7, #20]
 80030f4:	f7ff ff8e 	bl	8003014 <NVIC_EncodePriority>
 80030f8:	4602      	mov	r2, r0
 80030fa:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80030fe:	4611      	mov	r1, r2
 8003100:	4618      	mov	r0, r3
 8003102:	f7ff ff5d 	bl	8002fc0 <__NVIC_SetPriority>
}
 8003106:	bf00      	nop
 8003108:	3718      	adds	r7, #24
 800310a:	46bd      	mov	sp, r7
 800310c:	bd80      	pop	{r7, pc}

0800310e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800310e:	b580      	push	{r7, lr}
 8003110:	b082      	sub	sp, #8
 8003112:	af00      	add	r7, sp, #0
 8003114:	4603      	mov	r3, r0
 8003116:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003118:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800311c:	4618      	mov	r0, r3
 800311e:	f7ff ff31 	bl	8002f84 <__NVIC_EnableIRQ>
}
 8003122:	bf00      	nop
 8003124:	3708      	adds	r7, #8
 8003126:	46bd      	mov	sp, r7
 8003128:	bd80      	pop	{r7, pc}

0800312a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800312a:	b580      	push	{r7, lr}
 800312c:	b082      	sub	sp, #8
 800312e:	af00      	add	r7, sp, #0
 8003130:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003132:	6878      	ldr	r0, [r7, #4]
 8003134:	f7ff ffa2 	bl	800307c <SysTick_Config>
 8003138:	4603      	mov	r3, r0
}
 800313a:	4618      	mov	r0, r3
 800313c:	3708      	adds	r7, #8
 800313e:	46bd      	mov	sp, r7
 8003140:	bd80      	pop	{r7, pc}

08003142 <HAL_CRC_Init>:
  *         parameters in the CRC_InitTypeDef and create the associated handle.
  * @param  hcrc CRC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRC_Init(CRC_HandleTypeDef *hcrc)
{
 8003142:	b580      	push	{r7, lr}
 8003144:	b082      	sub	sp, #8
 8003146:	af00      	add	r7, sp, #0
 8003148:	6078      	str	r0, [r7, #4]
  /* Check the CRC handle allocation */
  if (hcrc == NULL)
 800314a:	687b      	ldr	r3, [r7, #4]
 800314c:	2b00      	cmp	r3, #0
 800314e:	d101      	bne.n	8003154 <HAL_CRC_Init+0x12>
  {
    return HAL_ERROR;
 8003150:	2301      	movs	r3, #1
 8003152:	e00e      	b.n	8003172 <HAL_CRC_Init+0x30>
  }

  /* Check the parameters */
  assert_param(IS_CRC_ALL_INSTANCE(hcrc->Instance));

  if (hcrc->State == HAL_CRC_STATE_RESET)
 8003154:	687b      	ldr	r3, [r7, #4]
 8003156:	795b      	ldrb	r3, [r3, #5]
 8003158:	b2db      	uxtb	r3, r3
 800315a:	2b00      	cmp	r3, #0
 800315c:	d105      	bne.n	800316a <HAL_CRC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hcrc->Lock = HAL_UNLOCKED;
 800315e:	687b      	ldr	r3, [r7, #4]
 8003160:	2200      	movs	r2, #0
 8003162:	711a      	strb	r2, [r3, #4]
    /* Init the low level hardware */
    HAL_CRC_MspInit(hcrc);
 8003164:	6878      	ldr	r0, [r7, #4]
 8003166:	f7fe fe49 	bl	8001dfc <HAL_CRC_MspInit>
  }

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 800316a:	687b      	ldr	r3, [r7, #4]
 800316c:	2201      	movs	r2, #1
 800316e:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 8003170:	2300      	movs	r3, #0
}
 8003172:	4618      	mov	r0, r3
 8003174:	3708      	adds	r7, #8
 8003176:	46bd      	mov	sp, r7
 8003178:	bd80      	pop	{r7, pc}

0800317a <HAL_CRC_Calculate>:
  * @param  pBuffer pointer to the input data buffer.
  * @param  BufferLength input data buffer length (number of uint32_t words).
  * @retval uint32_t CRC (returned value LSBs for CRC shorter than 32 bits)
  */
uint32_t HAL_CRC_Calculate(CRC_HandleTypeDef *hcrc, uint32_t pBuffer[], uint32_t BufferLength)
{
 800317a:	b480      	push	{r7}
 800317c:	b087      	sub	sp, #28
 800317e:	af00      	add	r7, sp, #0
 8003180:	60f8      	str	r0, [r7, #12]
 8003182:	60b9      	str	r1, [r7, #8]
 8003184:	607a      	str	r2, [r7, #4]
  uint32_t index;      /* CRC input data buffer index */
  uint32_t temp = 0U;  /* CRC output (read from hcrc->Instance->DR register) */
 8003186:	2300      	movs	r3, #0
 8003188:	613b      	str	r3, [r7, #16]

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_BUSY;
 800318a:	68fb      	ldr	r3, [r7, #12]
 800318c:	2202      	movs	r2, #2
 800318e:	715a      	strb	r2, [r3, #5]

  /* Reset CRC Calculation Unit (hcrc->Instance->INIT is
  *  written in hcrc->Instance->DR) */
  __HAL_CRC_DR_RESET(hcrc);
 8003190:	68fb      	ldr	r3, [r7, #12]
 8003192:	681b      	ldr	r3, [r3, #0]
 8003194:	689a      	ldr	r2, [r3, #8]
 8003196:	68fb      	ldr	r3, [r7, #12]
 8003198:	681b      	ldr	r3, [r3, #0]
 800319a:	f042 0201 	orr.w	r2, r2, #1
 800319e:	609a      	str	r2, [r3, #8]

  /* Enter 32-bit input data to the CRC calculator */
  for (index = 0U; index < BufferLength; index++)
 80031a0:	2300      	movs	r3, #0
 80031a2:	617b      	str	r3, [r7, #20]
 80031a4:	e00a      	b.n	80031bc <HAL_CRC_Calculate+0x42>
  {
    hcrc->Instance->DR = pBuffer[index];
 80031a6:	697b      	ldr	r3, [r7, #20]
 80031a8:	009b      	lsls	r3, r3, #2
 80031aa:	68ba      	ldr	r2, [r7, #8]
 80031ac:	441a      	add	r2, r3
 80031ae:	68fb      	ldr	r3, [r7, #12]
 80031b0:	681b      	ldr	r3, [r3, #0]
 80031b2:	6812      	ldr	r2, [r2, #0]
 80031b4:	601a      	str	r2, [r3, #0]
  for (index = 0U; index < BufferLength; index++)
 80031b6:	697b      	ldr	r3, [r7, #20]
 80031b8:	3301      	adds	r3, #1
 80031ba:	617b      	str	r3, [r7, #20]
 80031bc:	697a      	ldr	r2, [r7, #20]
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	429a      	cmp	r2, r3
 80031c2:	d3f0      	bcc.n	80031a6 <HAL_CRC_Calculate+0x2c>
  }
  temp = hcrc->Instance->DR;
 80031c4:	68fb      	ldr	r3, [r7, #12]
 80031c6:	681b      	ldr	r3, [r3, #0]
 80031c8:	681b      	ldr	r3, [r3, #0]
 80031ca:	613b      	str	r3, [r7, #16]

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 80031cc:	68fb      	ldr	r3, [r7, #12]
 80031ce:	2201      	movs	r2, #1
 80031d0:	715a      	strb	r2, [r3, #5]

  /* Return the CRC computed value */
  return temp;
 80031d2:	693b      	ldr	r3, [r7, #16]
}
 80031d4:	4618      	mov	r0, r3
 80031d6:	371c      	adds	r7, #28
 80031d8:	46bd      	mov	sp, r7
 80031da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031de:	4770      	bx	lr

080031e0 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80031e0:	b580      	push	{r7, lr}
 80031e2:	b086      	sub	sp, #24
 80031e4:	af00      	add	r7, sp, #0
 80031e6:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80031e8:	2300      	movs	r3, #0
 80031ea:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 80031ec:	f7ff fc06 	bl	80029fc <HAL_GetTick>
 80031f0:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 80031f2:	687b      	ldr	r3, [r7, #4]
 80031f4:	2b00      	cmp	r3, #0
 80031f6:	d101      	bne.n	80031fc <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 80031f8:	2301      	movs	r3, #1
 80031fa:	e099      	b.n	8003330 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	2202      	movs	r2, #2
 8003200:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8003204:	687b      	ldr	r3, [r7, #4]
 8003206:	2200      	movs	r2, #0
 8003208:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 800320c:	687b      	ldr	r3, [r7, #4]
 800320e:	681b      	ldr	r3, [r3, #0]
 8003210:	681a      	ldr	r2, [r3, #0]
 8003212:	687b      	ldr	r3, [r7, #4]
 8003214:	681b      	ldr	r3, [r3, #0]
 8003216:	f022 0201 	bic.w	r2, r2, #1
 800321a:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800321c:	e00f      	b.n	800323e <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800321e:	f7ff fbed 	bl	80029fc <HAL_GetTick>
 8003222:	4602      	mov	r2, r0
 8003224:	693b      	ldr	r3, [r7, #16]
 8003226:	1ad3      	subs	r3, r2, r3
 8003228:	2b05      	cmp	r3, #5
 800322a:	d908      	bls.n	800323e <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	2220      	movs	r2, #32
 8003230:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8003232:	687b      	ldr	r3, [r7, #4]
 8003234:	2203      	movs	r2, #3
 8003236:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 800323a:	2303      	movs	r3, #3
 800323c:	e078      	b.n	8003330 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800323e:	687b      	ldr	r3, [r7, #4]
 8003240:	681b      	ldr	r3, [r3, #0]
 8003242:	681b      	ldr	r3, [r3, #0]
 8003244:	f003 0301 	and.w	r3, r3, #1
 8003248:	2b00      	cmp	r3, #0
 800324a:	d1e8      	bne.n	800321e <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 800324c:	687b      	ldr	r3, [r7, #4]
 800324e:	681b      	ldr	r3, [r3, #0]
 8003250:	681b      	ldr	r3, [r3, #0]
 8003252:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8003254:	697a      	ldr	r2, [r7, #20]
 8003256:	4b38      	ldr	r3, [pc, #224]	@ (8003338 <HAL_DMA_Init+0x158>)
 8003258:	4013      	ands	r3, r2
 800325a:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	685a      	ldr	r2, [r3, #4]
 8003260:	687b      	ldr	r3, [r7, #4]
 8003262:	689b      	ldr	r3, [r3, #8]
 8003264:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800326a:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	691b      	ldr	r3, [r3, #16]
 8003270:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003272:	687b      	ldr	r3, [r7, #4]
 8003274:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003276:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	699b      	ldr	r3, [r3, #24]
 800327c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800327e:	687b      	ldr	r3, [r7, #4]
 8003280:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003282:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003284:	687b      	ldr	r3, [r7, #4]
 8003286:	6a1b      	ldr	r3, [r3, #32]
 8003288:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800328a:	697a      	ldr	r2, [r7, #20]
 800328c:	4313      	orrs	r3, r2
 800328e:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003294:	2b04      	cmp	r3, #4
 8003296:	d107      	bne.n	80032a8 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800329c:	687b      	ldr	r3, [r7, #4]
 800329e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80032a0:	4313      	orrs	r3, r2
 80032a2:	697a      	ldr	r2, [r7, #20]
 80032a4:	4313      	orrs	r3, r2
 80032a6:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	681b      	ldr	r3, [r3, #0]
 80032ac:	697a      	ldr	r2, [r7, #20]
 80032ae:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 80032b0:	687b      	ldr	r3, [r7, #4]
 80032b2:	681b      	ldr	r3, [r3, #0]
 80032b4:	695b      	ldr	r3, [r3, #20]
 80032b6:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80032b8:	697b      	ldr	r3, [r7, #20]
 80032ba:	f023 0307 	bic.w	r3, r3, #7
 80032be:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 80032c0:	687b      	ldr	r3, [r7, #4]
 80032c2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80032c4:	697a      	ldr	r2, [r7, #20]
 80032c6:	4313      	orrs	r3, r2
 80032c8:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80032ca:	687b      	ldr	r3, [r7, #4]
 80032cc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80032ce:	2b04      	cmp	r3, #4
 80032d0:	d117      	bne.n	8003302 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 80032d2:	687b      	ldr	r3, [r7, #4]
 80032d4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80032d6:	697a      	ldr	r2, [r7, #20]
 80032d8:	4313      	orrs	r3, r2
 80032da:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80032e0:	2b00      	cmp	r3, #0
 80032e2:	d00e      	beq.n	8003302 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 80032e4:	6878      	ldr	r0, [r7, #4]
 80032e6:	f000 fb1b 	bl	8003920 <DMA_CheckFifoParam>
 80032ea:	4603      	mov	r3, r0
 80032ec:	2b00      	cmp	r3, #0
 80032ee:	d008      	beq.n	8003302 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80032f0:	687b      	ldr	r3, [r7, #4]
 80032f2:	2240      	movs	r2, #64	@ 0x40
 80032f4:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80032f6:	687b      	ldr	r3, [r7, #4]
 80032f8:	2201      	movs	r2, #1
 80032fa:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 80032fe:	2301      	movs	r3, #1
 8003300:	e016      	b.n	8003330 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	681b      	ldr	r3, [r3, #0]
 8003306:	697a      	ldr	r2, [r7, #20]
 8003308:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800330a:	6878      	ldr	r0, [r7, #4]
 800330c:	f000 fad2 	bl	80038b4 <DMA_CalcBaseAndBitshift>
 8003310:	4603      	mov	r3, r0
 8003312:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003314:	687b      	ldr	r3, [r7, #4]
 8003316:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003318:	223f      	movs	r2, #63	@ 0x3f
 800331a:	409a      	lsls	r2, r3
 800331c:	68fb      	ldr	r3, [r7, #12]
 800331e:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	2200      	movs	r2, #0
 8003324:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8003326:	687b      	ldr	r3, [r7, #4]
 8003328:	2201      	movs	r2, #1
 800332a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 800332e:	2300      	movs	r3, #0
}
 8003330:	4618      	mov	r0, r3
 8003332:	3718      	adds	r7, #24
 8003334:	46bd      	mov	sp, r7
 8003336:	bd80      	pop	{r7, pc}
 8003338:	f010803f 	.word	0xf010803f

0800333c <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800333c:	b580      	push	{r7, lr}
 800333e:	b086      	sub	sp, #24
 8003340:	af00      	add	r7, sp, #0
 8003342:	60f8      	str	r0, [r7, #12]
 8003344:	60b9      	str	r1, [r7, #8]
 8003346:	607a      	str	r2, [r7, #4]
 8003348:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800334a:	2300      	movs	r3, #0
 800334c:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800334e:	68fb      	ldr	r3, [r7, #12]
 8003350:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003352:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8003354:	68fb      	ldr	r3, [r7, #12]
 8003356:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 800335a:	2b01      	cmp	r3, #1
 800335c:	d101      	bne.n	8003362 <HAL_DMA_Start_IT+0x26>
 800335e:	2302      	movs	r3, #2
 8003360:	e040      	b.n	80033e4 <HAL_DMA_Start_IT+0xa8>
 8003362:	68fb      	ldr	r3, [r7, #12]
 8003364:	2201      	movs	r2, #1
 8003366:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 800336a:	68fb      	ldr	r3, [r7, #12]
 800336c:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003370:	b2db      	uxtb	r3, r3
 8003372:	2b01      	cmp	r3, #1
 8003374:	d12f      	bne.n	80033d6 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8003376:	68fb      	ldr	r3, [r7, #12]
 8003378:	2202      	movs	r2, #2
 800337a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800337e:	68fb      	ldr	r3, [r7, #12]
 8003380:	2200      	movs	r2, #0
 8003382:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8003384:	683b      	ldr	r3, [r7, #0]
 8003386:	687a      	ldr	r2, [r7, #4]
 8003388:	68b9      	ldr	r1, [r7, #8]
 800338a:	68f8      	ldr	r0, [r7, #12]
 800338c:	f000 fa64 	bl	8003858 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003390:	68fb      	ldr	r3, [r7, #12]
 8003392:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003394:	223f      	movs	r2, #63	@ 0x3f
 8003396:	409a      	lsls	r2, r3
 8003398:	693b      	ldr	r3, [r7, #16]
 800339a:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 800339c:	68fb      	ldr	r3, [r7, #12]
 800339e:	681b      	ldr	r3, [r3, #0]
 80033a0:	681a      	ldr	r2, [r3, #0]
 80033a2:	68fb      	ldr	r3, [r7, #12]
 80033a4:	681b      	ldr	r3, [r3, #0]
 80033a6:	f042 0216 	orr.w	r2, r2, #22
 80033aa:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 80033ac:	68fb      	ldr	r3, [r7, #12]
 80033ae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80033b0:	2b00      	cmp	r3, #0
 80033b2:	d007      	beq.n	80033c4 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 80033b4:	68fb      	ldr	r3, [r7, #12]
 80033b6:	681b      	ldr	r3, [r3, #0]
 80033b8:	681a      	ldr	r2, [r3, #0]
 80033ba:	68fb      	ldr	r3, [r7, #12]
 80033bc:	681b      	ldr	r3, [r3, #0]
 80033be:	f042 0208 	orr.w	r2, r2, #8
 80033c2:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80033c4:	68fb      	ldr	r3, [r7, #12]
 80033c6:	681b      	ldr	r3, [r3, #0]
 80033c8:	681a      	ldr	r2, [r3, #0]
 80033ca:	68fb      	ldr	r3, [r7, #12]
 80033cc:	681b      	ldr	r3, [r3, #0]
 80033ce:	f042 0201 	orr.w	r2, r2, #1
 80033d2:	601a      	str	r2, [r3, #0]
 80033d4:	e005      	b.n	80033e2 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 80033d6:	68fb      	ldr	r3, [r7, #12]
 80033d8:	2200      	movs	r2, #0
 80033da:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 80033de:	2302      	movs	r3, #2
 80033e0:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 80033e2:	7dfb      	ldrb	r3, [r7, #23]
}
 80033e4:	4618      	mov	r0, r3
 80033e6:	3718      	adds	r7, #24
 80033e8:	46bd      	mov	sp, r7
 80033ea:	bd80      	pop	{r7, pc}

080033ec <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80033ec:	b580      	push	{r7, lr}
 80033ee:	b084      	sub	sp, #16
 80033f0:	af00      	add	r7, sp, #0
 80033f2:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80033f8:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 80033fa:	f7ff faff 	bl	80029fc <HAL_GetTick>
 80033fe:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003406:	b2db      	uxtb	r3, r3
 8003408:	2b02      	cmp	r3, #2
 800340a:	d008      	beq.n	800341e <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800340c:	687b      	ldr	r3, [r7, #4]
 800340e:	2280      	movs	r2, #128	@ 0x80
 8003410:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003412:	687b      	ldr	r3, [r7, #4]
 8003414:	2200      	movs	r2, #0
 8003416:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 800341a:	2301      	movs	r3, #1
 800341c:	e052      	b.n	80034c4 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800341e:	687b      	ldr	r3, [r7, #4]
 8003420:	681b      	ldr	r3, [r3, #0]
 8003422:	681a      	ldr	r2, [r3, #0]
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	681b      	ldr	r3, [r3, #0]
 8003428:	f022 0216 	bic.w	r2, r2, #22
 800342c:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 800342e:	687b      	ldr	r3, [r7, #4]
 8003430:	681b      	ldr	r3, [r3, #0]
 8003432:	695a      	ldr	r2, [r3, #20]
 8003434:	687b      	ldr	r3, [r7, #4]
 8003436:	681b      	ldr	r3, [r3, #0]
 8003438:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800343c:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800343e:	687b      	ldr	r3, [r7, #4]
 8003440:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003442:	2b00      	cmp	r3, #0
 8003444:	d103      	bne.n	800344e <HAL_DMA_Abort+0x62>
 8003446:	687b      	ldr	r3, [r7, #4]
 8003448:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800344a:	2b00      	cmp	r3, #0
 800344c:	d007      	beq.n	800345e <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 800344e:	687b      	ldr	r3, [r7, #4]
 8003450:	681b      	ldr	r3, [r3, #0]
 8003452:	681a      	ldr	r2, [r3, #0]
 8003454:	687b      	ldr	r3, [r7, #4]
 8003456:	681b      	ldr	r3, [r3, #0]
 8003458:	f022 0208 	bic.w	r2, r2, #8
 800345c:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800345e:	687b      	ldr	r3, [r7, #4]
 8003460:	681b      	ldr	r3, [r3, #0]
 8003462:	681a      	ldr	r2, [r3, #0]
 8003464:	687b      	ldr	r3, [r7, #4]
 8003466:	681b      	ldr	r3, [r3, #0]
 8003468:	f022 0201 	bic.w	r2, r2, #1
 800346c:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800346e:	e013      	b.n	8003498 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003470:	f7ff fac4 	bl	80029fc <HAL_GetTick>
 8003474:	4602      	mov	r2, r0
 8003476:	68bb      	ldr	r3, [r7, #8]
 8003478:	1ad3      	subs	r3, r2, r3
 800347a:	2b05      	cmp	r3, #5
 800347c:	d90c      	bls.n	8003498 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	2220      	movs	r2, #32
 8003482:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	2203      	movs	r2, #3
 8003488:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	2200      	movs	r2, #0
 8003490:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 8003494:	2303      	movs	r3, #3
 8003496:	e015      	b.n	80034c4 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003498:	687b      	ldr	r3, [r7, #4]
 800349a:	681b      	ldr	r3, [r3, #0]
 800349c:	681b      	ldr	r3, [r3, #0]
 800349e:	f003 0301 	and.w	r3, r3, #1
 80034a2:	2b00      	cmp	r3, #0
 80034a4:	d1e4      	bne.n	8003470 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80034a6:	687b      	ldr	r3, [r7, #4]
 80034a8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80034aa:	223f      	movs	r2, #63	@ 0x3f
 80034ac:	409a      	lsls	r2, r3
 80034ae:	68fb      	ldr	r3, [r7, #12]
 80034b0:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 80034b2:	687b      	ldr	r3, [r7, #4]
 80034b4:	2201      	movs	r2, #1
 80034b6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80034ba:	687b      	ldr	r3, [r7, #4]
 80034bc:	2200      	movs	r2, #0
 80034be:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 80034c2:	2300      	movs	r3, #0
}
 80034c4:	4618      	mov	r0, r3
 80034c6:	3710      	adds	r7, #16
 80034c8:	46bd      	mov	sp, r7
 80034ca:	bd80      	pop	{r7, pc}

080034cc <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80034cc:	b480      	push	{r7}
 80034ce:	b083      	sub	sp, #12
 80034d0:	af00      	add	r7, sp, #0
 80034d2:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80034da:	b2db      	uxtb	r3, r3
 80034dc:	2b02      	cmp	r3, #2
 80034de:	d004      	beq.n	80034ea <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	2280      	movs	r2, #128	@ 0x80
 80034e4:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 80034e6:	2301      	movs	r3, #1
 80034e8:	e00c      	b.n	8003504 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 80034ea:	687b      	ldr	r3, [r7, #4]
 80034ec:	2205      	movs	r2, #5
 80034ee:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80034f2:	687b      	ldr	r3, [r7, #4]
 80034f4:	681b      	ldr	r3, [r3, #0]
 80034f6:	681a      	ldr	r2, [r3, #0]
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	681b      	ldr	r3, [r3, #0]
 80034fc:	f022 0201 	bic.w	r2, r2, #1
 8003500:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8003502:	2300      	movs	r3, #0
}
 8003504:	4618      	mov	r0, r3
 8003506:	370c      	adds	r7, #12
 8003508:	46bd      	mov	sp, r7
 800350a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800350e:	4770      	bx	lr

08003510 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003510:	b580      	push	{r7, lr}
 8003512:	b086      	sub	sp, #24
 8003514:	af00      	add	r7, sp, #0
 8003516:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8003518:	2300      	movs	r3, #0
 800351a:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 800351c:	4b8e      	ldr	r3, [pc, #568]	@ (8003758 <HAL_DMA_IRQHandler+0x248>)
 800351e:	681b      	ldr	r3, [r3, #0]
 8003520:	4a8e      	ldr	r2, [pc, #568]	@ (800375c <HAL_DMA_IRQHandler+0x24c>)
 8003522:	fba2 2303 	umull	r2, r3, r2, r3
 8003526:	0a9b      	lsrs	r3, r3, #10
 8003528:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800352a:	687b      	ldr	r3, [r7, #4]
 800352c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800352e:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8003530:	693b      	ldr	r3, [r7, #16]
 8003532:	681b      	ldr	r3, [r3, #0]
 8003534:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8003536:	687b      	ldr	r3, [r7, #4]
 8003538:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800353a:	2208      	movs	r2, #8
 800353c:	409a      	lsls	r2, r3
 800353e:	68fb      	ldr	r3, [r7, #12]
 8003540:	4013      	ands	r3, r2
 8003542:	2b00      	cmp	r3, #0
 8003544:	d01a      	beq.n	800357c <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8003546:	687b      	ldr	r3, [r7, #4]
 8003548:	681b      	ldr	r3, [r3, #0]
 800354a:	681b      	ldr	r3, [r3, #0]
 800354c:	f003 0304 	and.w	r3, r3, #4
 8003550:	2b00      	cmp	r3, #0
 8003552:	d013      	beq.n	800357c <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8003554:	687b      	ldr	r3, [r7, #4]
 8003556:	681b      	ldr	r3, [r3, #0]
 8003558:	681a      	ldr	r2, [r3, #0]
 800355a:	687b      	ldr	r3, [r7, #4]
 800355c:	681b      	ldr	r3, [r3, #0]
 800355e:	f022 0204 	bic.w	r2, r2, #4
 8003562:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8003564:	687b      	ldr	r3, [r7, #4]
 8003566:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003568:	2208      	movs	r2, #8
 800356a:	409a      	lsls	r2, r3
 800356c:	693b      	ldr	r3, [r7, #16]
 800356e:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8003570:	687b      	ldr	r3, [r7, #4]
 8003572:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003574:	f043 0201 	orr.w	r2, r3, #1
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003580:	2201      	movs	r2, #1
 8003582:	409a      	lsls	r2, r3
 8003584:	68fb      	ldr	r3, [r7, #12]
 8003586:	4013      	ands	r3, r2
 8003588:	2b00      	cmp	r3, #0
 800358a:	d012      	beq.n	80035b2 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	681b      	ldr	r3, [r3, #0]
 8003590:	695b      	ldr	r3, [r3, #20]
 8003592:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003596:	2b00      	cmp	r3, #0
 8003598:	d00b      	beq.n	80035b2 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 800359a:	687b      	ldr	r3, [r7, #4]
 800359c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800359e:	2201      	movs	r2, #1
 80035a0:	409a      	lsls	r2, r3
 80035a2:	693b      	ldr	r3, [r7, #16]
 80035a4:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 80035a6:	687b      	ldr	r3, [r7, #4]
 80035a8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80035aa:	f043 0202 	orr.w	r2, r3, #2
 80035ae:	687b      	ldr	r3, [r7, #4]
 80035b0:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80035b6:	2204      	movs	r2, #4
 80035b8:	409a      	lsls	r2, r3
 80035ba:	68fb      	ldr	r3, [r7, #12]
 80035bc:	4013      	ands	r3, r2
 80035be:	2b00      	cmp	r3, #0
 80035c0:	d012      	beq.n	80035e8 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 80035c2:	687b      	ldr	r3, [r7, #4]
 80035c4:	681b      	ldr	r3, [r3, #0]
 80035c6:	681b      	ldr	r3, [r3, #0]
 80035c8:	f003 0302 	and.w	r3, r3, #2
 80035cc:	2b00      	cmp	r3, #0
 80035ce:	d00b      	beq.n	80035e8 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80035d4:	2204      	movs	r2, #4
 80035d6:	409a      	lsls	r2, r3
 80035d8:	693b      	ldr	r3, [r7, #16]
 80035da:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 80035dc:	687b      	ldr	r3, [r7, #4]
 80035de:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80035e0:	f043 0204 	orr.w	r2, r3, #4
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80035ec:	2210      	movs	r2, #16
 80035ee:	409a      	lsls	r2, r3
 80035f0:	68fb      	ldr	r3, [r7, #12]
 80035f2:	4013      	ands	r3, r2
 80035f4:	2b00      	cmp	r3, #0
 80035f6:	d043      	beq.n	8003680 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	681b      	ldr	r3, [r3, #0]
 80035fc:	681b      	ldr	r3, [r3, #0]
 80035fe:	f003 0308 	and.w	r3, r3, #8
 8003602:	2b00      	cmp	r3, #0
 8003604:	d03c      	beq.n	8003680 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8003606:	687b      	ldr	r3, [r7, #4]
 8003608:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800360a:	2210      	movs	r2, #16
 800360c:	409a      	lsls	r2, r3
 800360e:	693b      	ldr	r3, [r7, #16]
 8003610:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	681b      	ldr	r3, [r3, #0]
 8003616:	681b      	ldr	r3, [r3, #0]
 8003618:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800361c:	2b00      	cmp	r3, #0
 800361e:	d018      	beq.n	8003652 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	681b      	ldr	r3, [r3, #0]
 8003624:	681b      	ldr	r3, [r3, #0]
 8003626:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800362a:	2b00      	cmp	r3, #0
 800362c:	d108      	bne.n	8003640 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 800362e:	687b      	ldr	r3, [r7, #4]
 8003630:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003632:	2b00      	cmp	r3, #0
 8003634:	d024      	beq.n	8003680 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8003636:	687b      	ldr	r3, [r7, #4]
 8003638:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800363a:	6878      	ldr	r0, [r7, #4]
 800363c:	4798      	blx	r3
 800363e:	e01f      	b.n	8003680 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003644:	2b00      	cmp	r3, #0
 8003646:	d01b      	beq.n	8003680 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800364c:	6878      	ldr	r0, [r7, #4]
 800364e:	4798      	blx	r3
 8003650:	e016      	b.n	8003680 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	681b      	ldr	r3, [r3, #0]
 8003656:	681b      	ldr	r3, [r3, #0]
 8003658:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800365c:	2b00      	cmp	r3, #0
 800365e:	d107      	bne.n	8003670 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	681b      	ldr	r3, [r3, #0]
 8003664:	681a      	ldr	r2, [r3, #0]
 8003666:	687b      	ldr	r3, [r7, #4]
 8003668:	681b      	ldr	r3, [r3, #0]
 800366a:	f022 0208 	bic.w	r2, r2, #8
 800366e:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003674:	2b00      	cmp	r3, #0
 8003676:	d003      	beq.n	8003680 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800367c:	6878      	ldr	r0, [r7, #4]
 800367e:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8003680:	687b      	ldr	r3, [r7, #4]
 8003682:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003684:	2220      	movs	r2, #32
 8003686:	409a      	lsls	r2, r3
 8003688:	68fb      	ldr	r3, [r7, #12]
 800368a:	4013      	ands	r3, r2
 800368c:	2b00      	cmp	r3, #0
 800368e:	f000 808f 	beq.w	80037b0 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	681b      	ldr	r3, [r3, #0]
 8003696:	681b      	ldr	r3, [r3, #0]
 8003698:	f003 0310 	and.w	r3, r3, #16
 800369c:	2b00      	cmp	r3, #0
 800369e:	f000 8087 	beq.w	80037b0 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80036a6:	2220      	movs	r2, #32
 80036a8:	409a      	lsls	r2, r3
 80036aa:	693b      	ldr	r3, [r7, #16]
 80036ac:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80036b4:	b2db      	uxtb	r3, r3
 80036b6:	2b05      	cmp	r3, #5
 80036b8:	d136      	bne.n	8003728 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	681b      	ldr	r3, [r3, #0]
 80036be:	681a      	ldr	r2, [r3, #0]
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	681b      	ldr	r3, [r3, #0]
 80036c4:	f022 0216 	bic.w	r2, r2, #22
 80036c8:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	681b      	ldr	r3, [r3, #0]
 80036ce:	695a      	ldr	r2, [r3, #20]
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	681b      	ldr	r3, [r3, #0]
 80036d4:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80036d8:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80036de:	2b00      	cmp	r3, #0
 80036e0:	d103      	bne.n	80036ea <HAL_DMA_IRQHandler+0x1da>
 80036e2:	687b      	ldr	r3, [r7, #4]
 80036e4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80036e6:	2b00      	cmp	r3, #0
 80036e8:	d007      	beq.n	80036fa <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80036ea:	687b      	ldr	r3, [r7, #4]
 80036ec:	681b      	ldr	r3, [r3, #0]
 80036ee:	681a      	ldr	r2, [r3, #0]
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	681b      	ldr	r3, [r3, #0]
 80036f4:	f022 0208 	bic.w	r2, r2, #8
 80036f8:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 80036fa:	687b      	ldr	r3, [r7, #4]
 80036fc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80036fe:	223f      	movs	r2, #63	@ 0x3f
 8003700:	409a      	lsls	r2, r3
 8003702:	693b      	ldr	r3, [r7, #16]
 8003704:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8003706:	687b      	ldr	r3, [r7, #4]
 8003708:	2201      	movs	r2, #1
 800370a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800370e:	687b      	ldr	r3, [r7, #4]
 8003710:	2200      	movs	r2, #0
 8003712:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 8003716:	687b      	ldr	r3, [r7, #4]
 8003718:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800371a:	2b00      	cmp	r3, #0
 800371c:	d07e      	beq.n	800381c <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003722:	6878      	ldr	r0, [r7, #4]
 8003724:	4798      	blx	r3
        }
        return;
 8003726:	e079      	b.n	800381c <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003728:	687b      	ldr	r3, [r7, #4]
 800372a:	681b      	ldr	r3, [r3, #0]
 800372c:	681b      	ldr	r3, [r3, #0]
 800372e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003732:	2b00      	cmp	r3, #0
 8003734:	d01d      	beq.n	8003772 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003736:	687b      	ldr	r3, [r7, #4]
 8003738:	681b      	ldr	r3, [r3, #0]
 800373a:	681b      	ldr	r3, [r3, #0]
 800373c:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003740:	2b00      	cmp	r3, #0
 8003742:	d10d      	bne.n	8003760 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8003744:	687b      	ldr	r3, [r7, #4]
 8003746:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003748:	2b00      	cmp	r3, #0
 800374a:	d031      	beq.n	80037b0 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003750:	6878      	ldr	r0, [r7, #4]
 8003752:	4798      	blx	r3
 8003754:	e02c      	b.n	80037b0 <HAL_DMA_IRQHandler+0x2a0>
 8003756:	bf00      	nop
 8003758:	20000054 	.word	0x20000054
 800375c:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8003760:	687b      	ldr	r3, [r7, #4]
 8003762:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003764:	2b00      	cmp	r3, #0
 8003766:	d023      	beq.n	80037b0 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800376c:	6878      	ldr	r0, [r7, #4]
 800376e:	4798      	blx	r3
 8003770:	e01e      	b.n	80037b0 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	681b      	ldr	r3, [r3, #0]
 8003776:	681b      	ldr	r3, [r3, #0]
 8003778:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800377c:	2b00      	cmp	r3, #0
 800377e:	d10f      	bne.n	80037a0 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	681b      	ldr	r3, [r3, #0]
 8003784:	681a      	ldr	r2, [r3, #0]
 8003786:	687b      	ldr	r3, [r7, #4]
 8003788:	681b      	ldr	r3, [r3, #0]
 800378a:	f022 0210 	bic.w	r2, r2, #16
 800378e:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8003790:	687b      	ldr	r3, [r7, #4]
 8003792:	2201      	movs	r2, #1
 8003794:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8003798:	687b      	ldr	r3, [r7, #4]
 800379a:	2200      	movs	r2, #0
 800379c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80037a4:	2b00      	cmp	r3, #0
 80037a6:	d003      	beq.n	80037b0 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80037ac:	6878      	ldr	r0, [r7, #4]
 80037ae:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 80037b0:	687b      	ldr	r3, [r7, #4]
 80037b2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80037b4:	2b00      	cmp	r3, #0
 80037b6:	d032      	beq.n	800381e <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80037bc:	f003 0301 	and.w	r3, r3, #1
 80037c0:	2b00      	cmp	r3, #0
 80037c2:	d022      	beq.n	800380a <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 80037c4:	687b      	ldr	r3, [r7, #4]
 80037c6:	2205      	movs	r2, #5
 80037c8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	681b      	ldr	r3, [r3, #0]
 80037d0:	681a      	ldr	r2, [r3, #0]
 80037d2:	687b      	ldr	r3, [r7, #4]
 80037d4:	681b      	ldr	r3, [r3, #0]
 80037d6:	f022 0201 	bic.w	r2, r2, #1
 80037da:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 80037dc:	68bb      	ldr	r3, [r7, #8]
 80037de:	3301      	adds	r3, #1
 80037e0:	60bb      	str	r3, [r7, #8]
 80037e2:	697a      	ldr	r2, [r7, #20]
 80037e4:	429a      	cmp	r2, r3
 80037e6:	d307      	bcc.n	80037f8 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	681b      	ldr	r3, [r3, #0]
 80037ec:	681b      	ldr	r3, [r3, #0]
 80037ee:	f003 0301 	and.w	r3, r3, #1
 80037f2:	2b00      	cmp	r3, #0
 80037f4:	d1f2      	bne.n	80037dc <HAL_DMA_IRQHandler+0x2cc>
 80037f6:	e000      	b.n	80037fa <HAL_DMA_IRQHandler+0x2ea>
          break;
 80037f8:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80037fa:	687b      	ldr	r3, [r7, #4]
 80037fc:	2201      	movs	r2, #1
 80037fe:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	2200      	movs	r2, #0
 8003806:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800380e:	2b00      	cmp	r3, #0
 8003810:	d005      	beq.n	800381e <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8003812:	687b      	ldr	r3, [r7, #4]
 8003814:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003816:	6878      	ldr	r0, [r7, #4]
 8003818:	4798      	blx	r3
 800381a:	e000      	b.n	800381e <HAL_DMA_IRQHandler+0x30e>
        return;
 800381c:	bf00      	nop
    }
  }
}
 800381e:	3718      	adds	r7, #24
 8003820:	46bd      	mov	sp, r7
 8003822:	bd80      	pop	{r7, pc}

08003824 <HAL_DMA_GetState>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 8003824:	b480      	push	{r7}
 8003826:	b083      	sub	sp, #12
 8003828:	af00      	add	r7, sp, #0
 800382a:	6078      	str	r0, [r7, #4]
  return hdma->State;
 800382c:	687b      	ldr	r3, [r7, #4]
 800382e:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003832:	b2db      	uxtb	r3, r3
}
 8003834:	4618      	mov	r0, r3
 8003836:	370c      	adds	r7, #12
 8003838:	46bd      	mov	sp, r7
 800383a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800383e:	4770      	bx	lr

08003840 <HAL_DMA_GetError>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Stream.
  * @retval DMA Error Code
  */
uint32_t HAL_DMA_GetError(DMA_HandleTypeDef *hdma)
{
 8003840:	b480      	push	{r7}
 8003842:	b083      	sub	sp, #12
 8003844:	af00      	add	r7, sp, #0
 8003846:	6078      	str	r0, [r7, #4]
  return hdma->ErrorCode;
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
}
 800384c:	4618      	mov	r0, r3
 800384e:	370c      	adds	r7, #12
 8003850:	46bd      	mov	sp, r7
 8003852:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003856:	4770      	bx	lr

08003858 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003858:	b480      	push	{r7}
 800385a:	b085      	sub	sp, #20
 800385c:	af00      	add	r7, sp, #0
 800385e:	60f8      	str	r0, [r7, #12]
 8003860:	60b9      	str	r1, [r7, #8]
 8003862:	607a      	str	r2, [r7, #4]
 8003864:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8003866:	68fb      	ldr	r3, [r7, #12]
 8003868:	681b      	ldr	r3, [r3, #0]
 800386a:	681a      	ldr	r2, [r3, #0]
 800386c:	68fb      	ldr	r3, [r7, #12]
 800386e:	681b      	ldr	r3, [r3, #0]
 8003870:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8003874:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8003876:	68fb      	ldr	r3, [r7, #12]
 8003878:	681b      	ldr	r3, [r3, #0]
 800387a:	683a      	ldr	r2, [r7, #0]
 800387c:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800387e:	68fb      	ldr	r3, [r7, #12]
 8003880:	689b      	ldr	r3, [r3, #8]
 8003882:	2b40      	cmp	r3, #64	@ 0x40
 8003884:	d108      	bne.n	8003898 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8003886:	68fb      	ldr	r3, [r7, #12]
 8003888:	681b      	ldr	r3, [r3, #0]
 800388a:	687a      	ldr	r2, [r7, #4]
 800388c:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 800388e:	68fb      	ldr	r3, [r7, #12]
 8003890:	681b      	ldr	r3, [r3, #0]
 8003892:	68ba      	ldr	r2, [r7, #8]
 8003894:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8003896:	e007      	b.n	80038a8 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8003898:	68fb      	ldr	r3, [r7, #12]
 800389a:	681b      	ldr	r3, [r3, #0]
 800389c:	68ba      	ldr	r2, [r7, #8]
 800389e:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 80038a0:	68fb      	ldr	r3, [r7, #12]
 80038a2:	681b      	ldr	r3, [r3, #0]
 80038a4:	687a      	ldr	r2, [r7, #4]
 80038a6:	60da      	str	r2, [r3, #12]
}
 80038a8:	bf00      	nop
 80038aa:	3714      	adds	r7, #20
 80038ac:	46bd      	mov	sp, r7
 80038ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038b2:	4770      	bx	lr

080038b4 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80038b4:	b480      	push	{r7}
 80038b6:	b085      	sub	sp, #20
 80038b8:	af00      	add	r7, sp, #0
 80038ba:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 80038bc:	687b      	ldr	r3, [r7, #4]
 80038be:	681b      	ldr	r3, [r3, #0]
 80038c0:	b2db      	uxtb	r3, r3
 80038c2:	3b10      	subs	r3, #16
 80038c4:	4a14      	ldr	r2, [pc, #80]	@ (8003918 <DMA_CalcBaseAndBitshift+0x64>)
 80038c6:	fba2 2303 	umull	r2, r3, r2, r3
 80038ca:	091b      	lsrs	r3, r3, #4
 80038cc:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80038ce:	4a13      	ldr	r2, [pc, #76]	@ (800391c <DMA_CalcBaseAndBitshift+0x68>)
 80038d0:	68fb      	ldr	r3, [r7, #12]
 80038d2:	4413      	add	r3, r2
 80038d4:	781b      	ldrb	r3, [r3, #0]
 80038d6:	461a      	mov	r2, r3
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 80038dc:	68fb      	ldr	r3, [r7, #12]
 80038de:	2b03      	cmp	r3, #3
 80038e0:	d909      	bls.n	80038f6 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 80038e2:	687b      	ldr	r3, [r7, #4]
 80038e4:	681b      	ldr	r3, [r3, #0]
 80038e6:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 80038ea:	f023 0303 	bic.w	r3, r3, #3
 80038ee:	1d1a      	adds	r2, r3, #4
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	659a      	str	r2, [r3, #88]	@ 0x58
 80038f4:	e007      	b.n	8003906 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 80038f6:	687b      	ldr	r3, [r7, #4]
 80038f8:	681b      	ldr	r3, [r3, #0]
 80038fa:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 80038fe:	f023 0303 	bic.w	r3, r3, #3
 8003902:	687a      	ldr	r2, [r7, #4]
 8003904:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 8003906:	687b      	ldr	r3, [r7, #4]
 8003908:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 800390a:	4618      	mov	r0, r3
 800390c:	3714      	adds	r7, #20
 800390e:	46bd      	mov	sp, r7
 8003910:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003914:	4770      	bx	lr
 8003916:	bf00      	nop
 8003918:	aaaaaaab 	.word	0xaaaaaaab
 800391c:	080161a0 	.word	0x080161a0

08003920 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8003920:	b480      	push	{r7}
 8003922:	b085      	sub	sp, #20
 8003924:	af00      	add	r7, sp, #0
 8003926:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003928:	2300      	movs	r3, #0
 800392a:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 800392c:	687b      	ldr	r3, [r7, #4]
 800392e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003930:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8003932:	687b      	ldr	r3, [r7, #4]
 8003934:	699b      	ldr	r3, [r3, #24]
 8003936:	2b00      	cmp	r3, #0
 8003938:	d11f      	bne.n	800397a <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 800393a:	68bb      	ldr	r3, [r7, #8]
 800393c:	2b03      	cmp	r3, #3
 800393e:	d856      	bhi.n	80039ee <DMA_CheckFifoParam+0xce>
 8003940:	a201      	add	r2, pc, #4	@ (adr r2, 8003948 <DMA_CheckFifoParam+0x28>)
 8003942:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003946:	bf00      	nop
 8003948:	08003959 	.word	0x08003959
 800394c:	0800396b 	.word	0x0800396b
 8003950:	08003959 	.word	0x08003959
 8003954:	080039ef 	.word	0x080039ef
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003958:	687b      	ldr	r3, [r7, #4]
 800395a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800395c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003960:	2b00      	cmp	r3, #0
 8003962:	d046      	beq.n	80039f2 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8003964:	2301      	movs	r3, #1
 8003966:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003968:	e043      	b.n	80039f2 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800396a:	687b      	ldr	r3, [r7, #4]
 800396c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800396e:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8003972:	d140      	bne.n	80039f6 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8003974:	2301      	movs	r3, #1
 8003976:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003978:	e03d      	b.n	80039f6 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800397a:	687b      	ldr	r3, [r7, #4]
 800397c:	699b      	ldr	r3, [r3, #24]
 800397e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003982:	d121      	bne.n	80039c8 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8003984:	68bb      	ldr	r3, [r7, #8]
 8003986:	2b03      	cmp	r3, #3
 8003988:	d837      	bhi.n	80039fa <DMA_CheckFifoParam+0xda>
 800398a:	a201      	add	r2, pc, #4	@ (adr r2, 8003990 <DMA_CheckFifoParam+0x70>)
 800398c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003990:	080039a1 	.word	0x080039a1
 8003994:	080039a7 	.word	0x080039a7
 8003998:	080039a1 	.word	0x080039a1
 800399c:	080039b9 	.word	0x080039b9
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 80039a0:	2301      	movs	r3, #1
 80039a2:	73fb      	strb	r3, [r7, #15]
      break;
 80039a4:	e030      	b.n	8003a08 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80039a6:	687b      	ldr	r3, [r7, #4]
 80039a8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80039aa:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80039ae:	2b00      	cmp	r3, #0
 80039b0:	d025      	beq.n	80039fe <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 80039b2:	2301      	movs	r3, #1
 80039b4:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80039b6:	e022      	b.n	80039fe <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80039bc:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 80039c0:	d11f      	bne.n	8003a02 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 80039c2:	2301      	movs	r3, #1
 80039c4:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 80039c6:	e01c      	b.n	8003a02 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 80039c8:	68bb      	ldr	r3, [r7, #8]
 80039ca:	2b02      	cmp	r3, #2
 80039cc:	d903      	bls.n	80039d6 <DMA_CheckFifoParam+0xb6>
 80039ce:	68bb      	ldr	r3, [r7, #8]
 80039d0:	2b03      	cmp	r3, #3
 80039d2:	d003      	beq.n	80039dc <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 80039d4:	e018      	b.n	8003a08 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 80039d6:	2301      	movs	r3, #1
 80039d8:	73fb      	strb	r3, [r7, #15]
      break;
 80039da:	e015      	b.n	8003a08 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80039dc:	687b      	ldr	r3, [r7, #4]
 80039de:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80039e0:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80039e4:	2b00      	cmp	r3, #0
 80039e6:	d00e      	beq.n	8003a06 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 80039e8:	2301      	movs	r3, #1
 80039ea:	73fb      	strb	r3, [r7, #15]
      break;
 80039ec:	e00b      	b.n	8003a06 <DMA_CheckFifoParam+0xe6>
      break;
 80039ee:	bf00      	nop
 80039f0:	e00a      	b.n	8003a08 <DMA_CheckFifoParam+0xe8>
      break;
 80039f2:	bf00      	nop
 80039f4:	e008      	b.n	8003a08 <DMA_CheckFifoParam+0xe8>
      break;
 80039f6:	bf00      	nop
 80039f8:	e006      	b.n	8003a08 <DMA_CheckFifoParam+0xe8>
      break;
 80039fa:	bf00      	nop
 80039fc:	e004      	b.n	8003a08 <DMA_CheckFifoParam+0xe8>
      break;
 80039fe:	bf00      	nop
 8003a00:	e002      	b.n	8003a08 <DMA_CheckFifoParam+0xe8>
      break;   
 8003a02:	bf00      	nop
 8003a04:	e000      	b.n	8003a08 <DMA_CheckFifoParam+0xe8>
      break;
 8003a06:	bf00      	nop
    }
  } 
  
  return status; 
 8003a08:	7bfb      	ldrb	r3, [r7, #15]
}
 8003a0a:	4618      	mov	r0, r3
 8003a0c:	3714      	adds	r7, #20
 8003a0e:	46bd      	mov	sp, r7
 8003a10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a14:	4770      	bx	lr
 8003a16:	bf00      	nop

08003a18 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003a18:	b480      	push	{r7}
 8003a1a:	b089      	sub	sp, #36	@ 0x24
 8003a1c:	af00      	add	r7, sp, #0
 8003a1e:	6078      	str	r0, [r7, #4]
 8003a20:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8003a22:	2300      	movs	r3, #0
 8003a24:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8003a26:	2300      	movs	r3, #0
 8003a28:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8003a2a:	2300      	movs	r3, #0
 8003a2c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003a2e:	2300      	movs	r3, #0
 8003a30:	61fb      	str	r3, [r7, #28]
 8003a32:	e16b      	b.n	8003d0c <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003a34:	2201      	movs	r2, #1
 8003a36:	69fb      	ldr	r3, [r7, #28]
 8003a38:	fa02 f303 	lsl.w	r3, r2, r3
 8003a3c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003a3e:	683b      	ldr	r3, [r7, #0]
 8003a40:	681b      	ldr	r3, [r3, #0]
 8003a42:	697a      	ldr	r2, [r7, #20]
 8003a44:	4013      	ands	r3, r2
 8003a46:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8003a48:	693a      	ldr	r2, [r7, #16]
 8003a4a:	697b      	ldr	r3, [r7, #20]
 8003a4c:	429a      	cmp	r2, r3
 8003a4e:	f040 815a 	bne.w	8003d06 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003a52:	683b      	ldr	r3, [r7, #0]
 8003a54:	685b      	ldr	r3, [r3, #4]
 8003a56:	f003 0303 	and.w	r3, r3, #3
 8003a5a:	2b01      	cmp	r3, #1
 8003a5c:	d005      	beq.n	8003a6a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003a5e:	683b      	ldr	r3, [r7, #0]
 8003a60:	685b      	ldr	r3, [r3, #4]
 8003a62:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003a66:	2b02      	cmp	r3, #2
 8003a68:	d130      	bne.n	8003acc <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8003a6a:	687b      	ldr	r3, [r7, #4]
 8003a6c:	689b      	ldr	r3, [r3, #8]
 8003a6e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003a70:	69fb      	ldr	r3, [r7, #28]
 8003a72:	005b      	lsls	r3, r3, #1
 8003a74:	2203      	movs	r2, #3
 8003a76:	fa02 f303 	lsl.w	r3, r2, r3
 8003a7a:	43db      	mvns	r3, r3
 8003a7c:	69ba      	ldr	r2, [r7, #24]
 8003a7e:	4013      	ands	r3, r2
 8003a80:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003a82:	683b      	ldr	r3, [r7, #0]
 8003a84:	68da      	ldr	r2, [r3, #12]
 8003a86:	69fb      	ldr	r3, [r7, #28]
 8003a88:	005b      	lsls	r3, r3, #1
 8003a8a:	fa02 f303 	lsl.w	r3, r2, r3
 8003a8e:	69ba      	ldr	r2, [r7, #24]
 8003a90:	4313      	orrs	r3, r2
 8003a92:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003a94:	687b      	ldr	r3, [r7, #4]
 8003a96:	69ba      	ldr	r2, [r7, #24]
 8003a98:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003a9a:	687b      	ldr	r3, [r7, #4]
 8003a9c:	685b      	ldr	r3, [r3, #4]
 8003a9e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003aa0:	2201      	movs	r2, #1
 8003aa2:	69fb      	ldr	r3, [r7, #28]
 8003aa4:	fa02 f303 	lsl.w	r3, r2, r3
 8003aa8:	43db      	mvns	r3, r3
 8003aaa:	69ba      	ldr	r2, [r7, #24]
 8003aac:	4013      	ands	r3, r2
 8003aae:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003ab0:	683b      	ldr	r3, [r7, #0]
 8003ab2:	685b      	ldr	r3, [r3, #4]
 8003ab4:	091b      	lsrs	r3, r3, #4
 8003ab6:	f003 0201 	and.w	r2, r3, #1
 8003aba:	69fb      	ldr	r3, [r7, #28]
 8003abc:	fa02 f303 	lsl.w	r3, r2, r3
 8003ac0:	69ba      	ldr	r2, [r7, #24]
 8003ac2:	4313      	orrs	r3, r2
 8003ac4:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003ac6:	687b      	ldr	r3, [r7, #4]
 8003ac8:	69ba      	ldr	r2, [r7, #24]
 8003aca:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003acc:	683b      	ldr	r3, [r7, #0]
 8003ace:	685b      	ldr	r3, [r3, #4]
 8003ad0:	f003 0303 	and.w	r3, r3, #3
 8003ad4:	2b03      	cmp	r3, #3
 8003ad6:	d017      	beq.n	8003b08 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003ad8:	687b      	ldr	r3, [r7, #4]
 8003ada:	68db      	ldr	r3, [r3, #12]
 8003adc:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8003ade:	69fb      	ldr	r3, [r7, #28]
 8003ae0:	005b      	lsls	r3, r3, #1
 8003ae2:	2203      	movs	r2, #3
 8003ae4:	fa02 f303 	lsl.w	r3, r2, r3
 8003ae8:	43db      	mvns	r3, r3
 8003aea:	69ba      	ldr	r2, [r7, #24]
 8003aec:	4013      	ands	r3, r2
 8003aee:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003af0:	683b      	ldr	r3, [r7, #0]
 8003af2:	689a      	ldr	r2, [r3, #8]
 8003af4:	69fb      	ldr	r3, [r7, #28]
 8003af6:	005b      	lsls	r3, r3, #1
 8003af8:	fa02 f303 	lsl.w	r3, r2, r3
 8003afc:	69ba      	ldr	r2, [r7, #24]
 8003afe:	4313      	orrs	r3, r2
 8003b00:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8003b02:	687b      	ldr	r3, [r7, #4]
 8003b04:	69ba      	ldr	r2, [r7, #24]
 8003b06:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003b08:	683b      	ldr	r3, [r7, #0]
 8003b0a:	685b      	ldr	r3, [r3, #4]
 8003b0c:	f003 0303 	and.w	r3, r3, #3
 8003b10:	2b02      	cmp	r3, #2
 8003b12:	d123      	bne.n	8003b5c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003b14:	69fb      	ldr	r3, [r7, #28]
 8003b16:	08da      	lsrs	r2, r3, #3
 8003b18:	687b      	ldr	r3, [r7, #4]
 8003b1a:	3208      	adds	r2, #8
 8003b1c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003b20:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8003b22:	69fb      	ldr	r3, [r7, #28]
 8003b24:	f003 0307 	and.w	r3, r3, #7
 8003b28:	009b      	lsls	r3, r3, #2
 8003b2a:	220f      	movs	r2, #15
 8003b2c:	fa02 f303 	lsl.w	r3, r2, r3
 8003b30:	43db      	mvns	r3, r3
 8003b32:	69ba      	ldr	r2, [r7, #24]
 8003b34:	4013      	ands	r3, r2
 8003b36:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8003b38:	683b      	ldr	r3, [r7, #0]
 8003b3a:	691a      	ldr	r2, [r3, #16]
 8003b3c:	69fb      	ldr	r3, [r7, #28]
 8003b3e:	f003 0307 	and.w	r3, r3, #7
 8003b42:	009b      	lsls	r3, r3, #2
 8003b44:	fa02 f303 	lsl.w	r3, r2, r3
 8003b48:	69ba      	ldr	r2, [r7, #24]
 8003b4a:	4313      	orrs	r3, r2
 8003b4c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8003b4e:	69fb      	ldr	r3, [r7, #28]
 8003b50:	08da      	lsrs	r2, r3, #3
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	3208      	adds	r2, #8
 8003b56:	69b9      	ldr	r1, [r7, #24]
 8003b58:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003b5c:	687b      	ldr	r3, [r7, #4]
 8003b5e:	681b      	ldr	r3, [r3, #0]
 8003b60:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8003b62:	69fb      	ldr	r3, [r7, #28]
 8003b64:	005b      	lsls	r3, r3, #1
 8003b66:	2203      	movs	r2, #3
 8003b68:	fa02 f303 	lsl.w	r3, r2, r3
 8003b6c:	43db      	mvns	r3, r3
 8003b6e:	69ba      	ldr	r2, [r7, #24]
 8003b70:	4013      	ands	r3, r2
 8003b72:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003b74:	683b      	ldr	r3, [r7, #0]
 8003b76:	685b      	ldr	r3, [r3, #4]
 8003b78:	f003 0203 	and.w	r2, r3, #3
 8003b7c:	69fb      	ldr	r3, [r7, #28]
 8003b7e:	005b      	lsls	r3, r3, #1
 8003b80:	fa02 f303 	lsl.w	r3, r2, r3
 8003b84:	69ba      	ldr	r2, [r7, #24]
 8003b86:	4313      	orrs	r3, r2
 8003b88:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003b8a:	687b      	ldr	r3, [r7, #4]
 8003b8c:	69ba      	ldr	r2, [r7, #24]
 8003b8e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8003b90:	683b      	ldr	r3, [r7, #0]
 8003b92:	685b      	ldr	r3, [r3, #4]
 8003b94:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003b98:	2b00      	cmp	r3, #0
 8003b9a:	f000 80b4 	beq.w	8003d06 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003b9e:	2300      	movs	r3, #0
 8003ba0:	60fb      	str	r3, [r7, #12]
 8003ba2:	4b60      	ldr	r3, [pc, #384]	@ (8003d24 <HAL_GPIO_Init+0x30c>)
 8003ba4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003ba6:	4a5f      	ldr	r2, [pc, #380]	@ (8003d24 <HAL_GPIO_Init+0x30c>)
 8003ba8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003bac:	6453      	str	r3, [r2, #68]	@ 0x44
 8003bae:	4b5d      	ldr	r3, [pc, #372]	@ (8003d24 <HAL_GPIO_Init+0x30c>)
 8003bb0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003bb2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003bb6:	60fb      	str	r3, [r7, #12]
 8003bb8:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003bba:	4a5b      	ldr	r2, [pc, #364]	@ (8003d28 <HAL_GPIO_Init+0x310>)
 8003bbc:	69fb      	ldr	r3, [r7, #28]
 8003bbe:	089b      	lsrs	r3, r3, #2
 8003bc0:	3302      	adds	r3, #2
 8003bc2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003bc6:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003bc8:	69fb      	ldr	r3, [r7, #28]
 8003bca:	f003 0303 	and.w	r3, r3, #3
 8003bce:	009b      	lsls	r3, r3, #2
 8003bd0:	220f      	movs	r2, #15
 8003bd2:	fa02 f303 	lsl.w	r3, r2, r3
 8003bd6:	43db      	mvns	r3, r3
 8003bd8:	69ba      	ldr	r2, [r7, #24]
 8003bda:	4013      	ands	r3, r2
 8003bdc:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8003bde:	687b      	ldr	r3, [r7, #4]
 8003be0:	4a52      	ldr	r2, [pc, #328]	@ (8003d2c <HAL_GPIO_Init+0x314>)
 8003be2:	4293      	cmp	r3, r2
 8003be4:	d02b      	beq.n	8003c3e <HAL_GPIO_Init+0x226>
 8003be6:	687b      	ldr	r3, [r7, #4]
 8003be8:	4a51      	ldr	r2, [pc, #324]	@ (8003d30 <HAL_GPIO_Init+0x318>)
 8003bea:	4293      	cmp	r3, r2
 8003bec:	d025      	beq.n	8003c3a <HAL_GPIO_Init+0x222>
 8003bee:	687b      	ldr	r3, [r7, #4]
 8003bf0:	4a50      	ldr	r2, [pc, #320]	@ (8003d34 <HAL_GPIO_Init+0x31c>)
 8003bf2:	4293      	cmp	r3, r2
 8003bf4:	d01f      	beq.n	8003c36 <HAL_GPIO_Init+0x21e>
 8003bf6:	687b      	ldr	r3, [r7, #4]
 8003bf8:	4a4f      	ldr	r2, [pc, #316]	@ (8003d38 <HAL_GPIO_Init+0x320>)
 8003bfa:	4293      	cmp	r3, r2
 8003bfc:	d019      	beq.n	8003c32 <HAL_GPIO_Init+0x21a>
 8003bfe:	687b      	ldr	r3, [r7, #4]
 8003c00:	4a4e      	ldr	r2, [pc, #312]	@ (8003d3c <HAL_GPIO_Init+0x324>)
 8003c02:	4293      	cmp	r3, r2
 8003c04:	d013      	beq.n	8003c2e <HAL_GPIO_Init+0x216>
 8003c06:	687b      	ldr	r3, [r7, #4]
 8003c08:	4a4d      	ldr	r2, [pc, #308]	@ (8003d40 <HAL_GPIO_Init+0x328>)
 8003c0a:	4293      	cmp	r3, r2
 8003c0c:	d00d      	beq.n	8003c2a <HAL_GPIO_Init+0x212>
 8003c0e:	687b      	ldr	r3, [r7, #4]
 8003c10:	4a4c      	ldr	r2, [pc, #304]	@ (8003d44 <HAL_GPIO_Init+0x32c>)
 8003c12:	4293      	cmp	r3, r2
 8003c14:	d007      	beq.n	8003c26 <HAL_GPIO_Init+0x20e>
 8003c16:	687b      	ldr	r3, [r7, #4]
 8003c18:	4a4b      	ldr	r2, [pc, #300]	@ (8003d48 <HAL_GPIO_Init+0x330>)
 8003c1a:	4293      	cmp	r3, r2
 8003c1c:	d101      	bne.n	8003c22 <HAL_GPIO_Init+0x20a>
 8003c1e:	2307      	movs	r3, #7
 8003c20:	e00e      	b.n	8003c40 <HAL_GPIO_Init+0x228>
 8003c22:	2308      	movs	r3, #8
 8003c24:	e00c      	b.n	8003c40 <HAL_GPIO_Init+0x228>
 8003c26:	2306      	movs	r3, #6
 8003c28:	e00a      	b.n	8003c40 <HAL_GPIO_Init+0x228>
 8003c2a:	2305      	movs	r3, #5
 8003c2c:	e008      	b.n	8003c40 <HAL_GPIO_Init+0x228>
 8003c2e:	2304      	movs	r3, #4
 8003c30:	e006      	b.n	8003c40 <HAL_GPIO_Init+0x228>
 8003c32:	2303      	movs	r3, #3
 8003c34:	e004      	b.n	8003c40 <HAL_GPIO_Init+0x228>
 8003c36:	2302      	movs	r3, #2
 8003c38:	e002      	b.n	8003c40 <HAL_GPIO_Init+0x228>
 8003c3a:	2301      	movs	r3, #1
 8003c3c:	e000      	b.n	8003c40 <HAL_GPIO_Init+0x228>
 8003c3e:	2300      	movs	r3, #0
 8003c40:	69fa      	ldr	r2, [r7, #28]
 8003c42:	f002 0203 	and.w	r2, r2, #3
 8003c46:	0092      	lsls	r2, r2, #2
 8003c48:	4093      	lsls	r3, r2
 8003c4a:	69ba      	ldr	r2, [r7, #24]
 8003c4c:	4313      	orrs	r3, r2
 8003c4e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003c50:	4935      	ldr	r1, [pc, #212]	@ (8003d28 <HAL_GPIO_Init+0x310>)
 8003c52:	69fb      	ldr	r3, [r7, #28]
 8003c54:	089b      	lsrs	r3, r3, #2
 8003c56:	3302      	adds	r3, #2
 8003c58:	69ba      	ldr	r2, [r7, #24]
 8003c5a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003c5e:	4b3b      	ldr	r3, [pc, #236]	@ (8003d4c <HAL_GPIO_Init+0x334>)
 8003c60:	689b      	ldr	r3, [r3, #8]
 8003c62:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003c64:	693b      	ldr	r3, [r7, #16]
 8003c66:	43db      	mvns	r3, r3
 8003c68:	69ba      	ldr	r2, [r7, #24]
 8003c6a:	4013      	ands	r3, r2
 8003c6c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8003c6e:	683b      	ldr	r3, [r7, #0]
 8003c70:	685b      	ldr	r3, [r3, #4]
 8003c72:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003c76:	2b00      	cmp	r3, #0
 8003c78:	d003      	beq.n	8003c82 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8003c7a:	69ba      	ldr	r2, [r7, #24]
 8003c7c:	693b      	ldr	r3, [r7, #16]
 8003c7e:	4313      	orrs	r3, r2
 8003c80:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8003c82:	4a32      	ldr	r2, [pc, #200]	@ (8003d4c <HAL_GPIO_Init+0x334>)
 8003c84:	69bb      	ldr	r3, [r7, #24]
 8003c86:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003c88:	4b30      	ldr	r3, [pc, #192]	@ (8003d4c <HAL_GPIO_Init+0x334>)
 8003c8a:	68db      	ldr	r3, [r3, #12]
 8003c8c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003c8e:	693b      	ldr	r3, [r7, #16]
 8003c90:	43db      	mvns	r3, r3
 8003c92:	69ba      	ldr	r2, [r7, #24]
 8003c94:	4013      	ands	r3, r2
 8003c96:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003c98:	683b      	ldr	r3, [r7, #0]
 8003c9a:	685b      	ldr	r3, [r3, #4]
 8003c9c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003ca0:	2b00      	cmp	r3, #0
 8003ca2:	d003      	beq.n	8003cac <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8003ca4:	69ba      	ldr	r2, [r7, #24]
 8003ca6:	693b      	ldr	r3, [r7, #16]
 8003ca8:	4313      	orrs	r3, r2
 8003caa:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003cac:	4a27      	ldr	r2, [pc, #156]	@ (8003d4c <HAL_GPIO_Init+0x334>)
 8003cae:	69bb      	ldr	r3, [r7, #24]
 8003cb0:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8003cb2:	4b26      	ldr	r3, [pc, #152]	@ (8003d4c <HAL_GPIO_Init+0x334>)
 8003cb4:	685b      	ldr	r3, [r3, #4]
 8003cb6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003cb8:	693b      	ldr	r3, [r7, #16]
 8003cba:	43db      	mvns	r3, r3
 8003cbc:	69ba      	ldr	r2, [r7, #24]
 8003cbe:	4013      	ands	r3, r2
 8003cc0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003cc2:	683b      	ldr	r3, [r7, #0]
 8003cc4:	685b      	ldr	r3, [r3, #4]
 8003cc6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003cca:	2b00      	cmp	r3, #0
 8003ccc:	d003      	beq.n	8003cd6 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8003cce:	69ba      	ldr	r2, [r7, #24]
 8003cd0:	693b      	ldr	r3, [r7, #16]
 8003cd2:	4313      	orrs	r3, r2
 8003cd4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003cd6:	4a1d      	ldr	r2, [pc, #116]	@ (8003d4c <HAL_GPIO_Init+0x334>)
 8003cd8:	69bb      	ldr	r3, [r7, #24]
 8003cda:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003cdc:	4b1b      	ldr	r3, [pc, #108]	@ (8003d4c <HAL_GPIO_Init+0x334>)
 8003cde:	681b      	ldr	r3, [r3, #0]
 8003ce0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003ce2:	693b      	ldr	r3, [r7, #16]
 8003ce4:	43db      	mvns	r3, r3
 8003ce6:	69ba      	ldr	r2, [r7, #24]
 8003ce8:	4013      	ands	r3, r2
 8003cea:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003cec:	683b      	ldr	r3, [r7, #0]
 8003cee:	685b      	ldr	r3, [r3, #4]
 8003cf0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003cf4:	2b00      	cmp	r3, #0
 8003cf6:	d003      	beq.n	8003d00 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8003cf8:	69ba      	ldr	r2, [r7, #24]
 8003cfa:	693b      	ldr	r3, [r7, #16]
 8003cfc:	4313      	orrs	r3, r2
 8003cfe:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003d00:	4a12      	ldr	r2, [pc, #72]	@ (8003d4c <HAL_GPIO_Init+0x334>)
 8003d02:	69bb      	ldr	r3, [r7, #24]
 8003d04:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003d06:	69fb      	ldr	r3, [r7, #28]
 8003d08:	3301      	adds	r3, #1
 8003d0a:	61fb      	str	r3, [r7, #28]
 8003d0c:	69fb      	ldr	r3, [r7, #28]
 8003d0e:	2b0f      	cmp	r3, #15
 8003d10:	f67f ae90 	bls.w	8003a34 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8003d14:	bf00      	nop
 8003d16:	bf00      	nop
 8003d18:	3724      	adds	r7, #36	@ 0x24
 8003d1a:	46bd      	mov	sp, r7
 8003d1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d20:	4770      	bx	lr
 8003d22:	bf00      	nop
 8003d24:	40023800 	.word	0x40023800
 8003d28:	40013800 	.word	0x40013800
 8003d2c:	40020000 	.word	0x40020000
 8003d30:	40020400 	.word	0x40020400
 8003d34:	40020800 	.word	0x40020800
 8003d38:	40020c00 	.word	0x40020c00
 8003d3c:	40021000 	.word	0x40021000
 8003d40:	40021400 	.word	0x40021400
 8003d44:	40021800 	.word	0x40021800
 8003d48:	40021c00 	.word	0x40021c00
 8003d4c:	40013c00 	.word	0x40013c00

08003d50 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8003d50:	b480      	push	{r7}
 8003d52:	b085      	sub	sp, #20
 8003d54:	af00      	add	r7, sp, #0
 8003d56:	6078      	str	r0, [r7, #4]
 8003d58:	460b      	mov	r3, r1
 8003d5a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8003d5c:	687b      	ldr	r3, [r7, #4]
 8003d5e:	691a      	ldr	r2, [r3, #16]
 8003d60:	887b      	ldrh	r3, [r7, #2]
 8003d62:	4013      	ands	r3, r2
 8003d64:	2b00      	cmp	r3, #0
 8003d66:	d002      	beq.n	8003d6e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8003d68:	2301      	movs	r3, #1
 8003d6a:	73fb      	strb	r3, [r7, #15]
 8003d6c:	e001      	b.n	8003d72 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8003d6e:	2300      	movs	r3, #0
 8003d70:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8003d72:	7bfb      	ldrb	r3, [r7, #15]
}
 8003d74:	4618      	mov	r0, r3
 8003d76:	3714      	adds	r7, #20
 8003d78:	46bd      	mov	sp, r7
 8003d7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d7e:	4770      	bx	lr

08003d80 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003d80:	b480      	push	{r7}
 8003d82:	b083      	sub	sp, #12
 8003d84:	af00      	add	r7, sp, #0
 8003d86:	6078      	str	r0, [r7, #4]
 8003d88:	460b      	mov	r3, r1
 8003d8a:	807b      	strh	r3, [r7, #2]
 8003d8c:	4613      	mov	r3, r2
 8003d8e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003d90:	787b      	ldrb	r3, [r7, #1]
 8003d92:	2b00      	cmp	r3, #0
 8003d94:	d003      	beq.n	8003d9e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003d96:	887a      	ldrh	r2, [r7, #2]
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8003d9c:	e003      	b.n	8003da6 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8003d9e:	887b      	ldrh	r3, [r7, #2]
 8003da0:	041a      	lsls	r2, r3, #16
 8003da2:	687b      	ldr	r3, [r7, #4]
 8003da4:	619a      	str	r2, [r3, #24]
}
 8003da6:	bf00      	nop
 8003da8:	370c      	adds	r7, #12
 8003daa:	46bd      	mov	sp, r7
 8003dac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003db0:	4770      	bx	lr
	...

08003db4 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003db4:	b580      	push	{r7, lr}
 8003db6:	b084      	sub	sp, #16
 8003db8:	af00      	add	r7, sp, #0
 8003dba:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	2b00      	cmp	r3, #0
 8003dc0:	d101      	bne.n	8003dc6 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8003dc2:	2301      	movs	r3, #1
 8003dc4:	e12b      	b.n	800401e <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003dc6:	687b      	ldr	r3, [r7, #4]
 8003dc8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003dcc:	b2db      	uxtb	r3, r3
 8003dce:	2b00      	cmp	r3, #0
 8003dd0:	d106      	bne.n	8003de0 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8003dd2:	687b      	ldr	r3, [r7, #4]
 8003dd4:	2200      	movs	r2, #0
 8003dd6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8003dda:	6878      	ldr	r0, [r7, #4]
 8003ddc:	f7fe f830 	bl	8001e40 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003de0:	687b      	ldr	r3, [r7, #4]
 8003de2:	2224      	movs	r2, #36	@ 0x24
 8003de4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003de8:	687b      	ldr	r3, [r7, #4]
 8003dea:	681b      	ldr	r3, [r3, #0]
 8003dec:	681a      	ldr	r2, [r3, #0]
 8003dee:	687b      	ldr	r3, [r7, #4]
 8003df0:	681b      	ldr	r3, [r3, #0]
 8003df2:	f022 0201 	bic.w	r2, r2, #1
 8003df6:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	681b      	ldr	r3, [r3, #0]
 8003dfc:	681a      	ldr	r2, [r3, #0]
 8003dfe:	687b      	ldr	r3, [r7, #4]
 8003e00:	681b      	ldr	r3, [r3, #0]
 8003e02:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8003e06:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	681b      	ldr	r3, [r3, #0]
 8003e0c:	681a      	ldr	r2, [r3, #0]
 8003e0e:	687b      	ldr	r3, [r7, #4]
 8003e10:	681b      	ldr	r3, [r3, #0]
 8003e12:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8003e16:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8003e18:	f003 fb88 	bl	800752c <HAL_RCC_GetPCLK1Freq>
 8003e1c:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8003e1e:	687b      	ldr	r3, [r7, #4]
 8003e20:	685b      	ldr	r3, [r3, #4]
 8003e22:	4a81      	ldr	r2, [pc, #516]	@ (8004028 <HAL_I2C_Init+0x274>)
 8003e24:	4293      	cmp	r3, r2
 8003e26:	d807      	bhi.n	8003e38 <HAL_I2C_Init+0x84>
 8003e28:	68fb      	ldr	r3, [r7, #12]
 8003e2a:	4a80      	ldr	r2, [pc, #512]	@ (800402c <HAL_I2C_Init+0x278>)
 8003e2c:	4293      	cmp	r3, r2
 8003e2e:	bf94      	ite	ls
 8003e30:	2301      	movls	r3, #1
 8003e32:	2300      	movhi	r3, #0
 8003e34:	b2db      	uxtb	r3, r3
 8003e36:	e006      	b.n	8003e46 <HAL_I2C_Init+0x92>
 8003e38:	68fb      	ldr	r3, [r7, #12]
 8003e3a:	4a7d      	ldr	r2, [pc, #500]	@ (8004030 <HAL_I2C_Init+0x27c>)
 8003e3c:	4293      	cmp	r3, r2
 8003e3e:	bf94      	ite	ls
 8003e40:	2301      	movls	r3, #1
 8003e42:	2300      	movhi	r3, #0
 8003e44:	b2db      	uxtb	r3, r3
 8003e46:	2b00      	cmp	r3, #0
 8003e48:	d001      	beq.n	8003e4e <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8003e4a:	2301      	movs	r3, #1
 8003e4c:	e0e7      	b.n	800401e <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8003e4e:	68fb      	ldr	r3, [r7, #12]
 8003e50:	4a78      	ldr	r2, [pc, #480]	@ (8004034 <HAL_I2C_Init+0x280>)
 8003e52:	fba2 2303 	umull	r2, r3, r2, r3
 8003e56:	0c9b      	lsrs	r3, r3, #18
 8003e58:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8003e5a:	687b      	ldr	r3, [r7, #4]
 8003e5c:	681b      	ldr	r3, [r3, #0]
 8003e5e:	685b      	ldr	r3, [r3, #4]
 8003e60:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8003e64:	687b      	ldr	r3, [r7, #4]
 8003e66:	681b      	ldr	r3, [r3, #0]
 8003e68:	68ba      	ldr	r2, [r7, #8]
 8003e6a:	430a      	orrs	r2, r1
 8003e6c:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8003e6e:	687b      	ldr	r3, [r7, #4]
 8003e70:	681b      	ldr	r3, [r3, #0]
 8003e72:	6a1b      	ldr	r3, [r3, #32]
 8003e74:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	685b      	ldr	r3, [r3, #4]
 8003e7c:	4a6a      	ldr	r2, [pc, #424]	@ (8004028 <HAL_I2C_Init+0x274>)
 8003e7e:	4293      	cmp	r3, r2
 8003e80:	d802      	bhi.n	8003e88 <HAL_I2C_Init+0xd4>
 8003e82:	68bb      	ldr	r3, [r7, #8]
 8003e84:	3301      	adds	r3, #1
 8003e86:	e009      	b.n	8003e9c <HAL_I2C_Init+0xe8>
 8003e88:	68bb      	ldr	r3, [r7, #8]
 8003e8a:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8003e8e:	fb02 f303 	mul.w	r3, r2, r3
 8003e92:	4a69      	ldr	r2, [pc, #420]	@ (8004038 <HAL_I2C_Init+0x284>)
 8003e94:	fba2 2303 	umull	r2, r3, r2, r3
 8003e98:	099b      	lsrs	r3, r3, #6
 8003e9a:	3301      	adds	r3, #1
 8003e9c:	687a      	ldr	r2, [r7, #4]
 8003e9e:	6812      	ldr	r2, [r2, #0]
 8003ea0:	430b      	orrs	r3, r1
 8003ea2:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8003ea4:	687b      	ldr	r3, [r7, #4]
 8003ea6:	681b      	ldr	r3, [r3, #0]
 8003ea8:	69db      	ldr	r3, [r3, #28]
 8003eaa:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8003eae:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8003eb2:	687b      	ldr	r3, [r7, #4]
 8003eb4:	685b      	ldr	r3, [r3, #4]
 8003eb6:	495c      	ldr	r1, [pc, #368]	@ (8004028 <HAL_I2C_Init+0x274>)
 8003eb8:	428b      	cmp	r3, r1
 8003eba:	d819      	bhi.n	8003ef0 <HAL_I2C_Init+0x13c>
 8003ebc:	68fb      	ldr	r3, [r7, #12]
 8003ebe:	1e59      	subs	r1, r3, #1
 8003ec0:	687b      	ldr	r3, [r7, #4]
 8003ec2:	685b      	ldr	r3, [r3, #4]
 8003ec4:	005b      	lsls	r3, r3, #1
 8003ec6:	fbb1 f3f3 	udiv	r3, r1, r3
 8003eca:	1c59      	adds	r1, r3, #1
 8003ecc:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8003ed0:	400b      	ands	r3, r1
 8003ed2:	2b00      	cmp	r3, #0
 8003ed4:	d00a      	beq.n	8003eec <HAL_I2C_Init+0x138>
 8003ed6:	68fb      	ldr	r3, [r7, #12]
 8003ed8:	1e59      	subs	r1, r3, #1
 8003eda:	687b      	ldr	r3, [r7, #4]
 8003edc:	685b      	ldr	r3, [r3, #4]
 8003ede:	005b      	lsls	r3, r3, #1
 8003ee0:	fbb1 f3f3 	udiv	r3, r1, r3
 8003ee4:	3301      	adds	r3, #1
 8003ee6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003eea:	e051      	b.n	8003f90 <HAL_I2C_Init+0x1dc>
 8003eec:	2304      	movs	r3, #4
 8003eee:	e04f      	b.n	8003f90 <HAL_I2C_Init+0x1dc>
 8003ef0:	687b      	ldr	r3, [r7, #4]
 8003ef2:	689b      	ldr	r3, [r3, #8]
 8003ef4:	2b00      	cmp	r3, #0
 8003ef6:	d111      	bne.n	8003f1c <HAL_I2C_Init+0x168>
 8003ef8:	68fb      	ldr	r3, [r7, #12]
 8003efa:	1e58      	subs	r0, r3, #1
 8003efc:	687b      	ldr	r3, [r7, #4]
 8003efe:	6859      	ldr	r1, [r3, #4]
 8003f00:	460b      	mov	r3, r1
 8003f02:	005b      	lsls	r3, r3, #1
 8003f04:	440b      	add	r3, r1
 8003f06:	fbb0 f3f3 	udiv	r3, r0, r3
 8003f0a:	3301      	adds	r3, #1
 8003f0c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003f10:	2b00      	cmp	r3, #0
 8003f12:	bf0c      	ite	eq
 8003f14:	2301      	moveq	r3, #1
 8003f16:	2300      	movne	r3, #0
 8003f18:	b2db      	uxtb	r3, r3
 8003f1a:	e012      	b.n	8003f42 <HAL_I2C_Init+0x18e>
 8003f1c:	68fb      	ldr	r3, [r7, #12]
 8003f1e:	1e58      	subs	r0, r3, #1
 8003f20:	687b      	ldr	r3, [r7, #4]
 8003f22:	6859      	ldr	r1, [r3, #4]
 8003f24:	460b      	mov	r3, r1
 8003f26:	009b      	lsls	r3, r3, #2
 8003f28:	440b      	add	r3, r1
 8003f2a:	0099      	lsls	r1, r3, #2
 8003f2c:	440b      	add	r3, r1
 8003f2e:	fbb0 f3f3 	udiv	r3, r0, r3
 8003f32:	3301      	adds	r3, #1
 8003f34:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003f38:	2b00      	cmp	r3, #0
 8003f3a:	bf0c      	ite	eq
 8003f3c:	2301      	moveq	r3, #1
 8003f3e:	2300      	movne	r3, #0
 8003f40:	b2db      	uxtb	r3, r3
 8003f42:	2b00      	cmp	r3, #0
 8003f44:	d001      	beq.n	8003f4a <HAL_I2C_Init+0x196>
 8003f46:	2301      	movs	r3, #1
 8003f48:	e022      	b.n	8003f90 <HAL_I2C_Init+0x1dc>
 8003f4a:	687b      	ldr	r3, [r7, #4]
 8003f4c:	689b      	ldr	r3, [r3, #8]
 8003f4e:	2b00      	cmp	r3, #0
 8003f50:	d10e      	bne.n	8003f70 <HAL_I2C_Init+0x1bc>
 8003f52:	68fb      	ldr	r3, [r7, #12]
 8003f54:	1e58      	subs	r0, r3, #1
 8003f56:	687b      	ldr	r3, [r7, #4]
 8003f58:	6859      	ldr	r1, [r3, #4]
 8003f5a:	460b      	mov	r3, r1
 8003f5c:	005b      	lsls	r3, r3, #1
 8003f5e:	440b      	add	r3, r1
 8003f60:	fbb0 f3f3 	udiv	r3, r0, r3
 8003f64:	3301      	adds	r3, #1
 8003f66:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003f6a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003f6e:	e00f      	b.n	8003f90 <HAL_I2C_Init+0x1dc>
 8003f70:	68fb      	ldr	r3, [r7, #12]
 8003f72:	1e58      	subs	r0, r3, #1
 8003f74:	687b      	ldr	r3, [r7, #4]
 8003f76:	6859      	ldr	r1, [r3, #4]
 8003f78:	460b      	mov	r3, r1
 8003f7a:	009b      	lsls	r3, r3, #2
 8003f7c:	440b      	add	r3, r1
 8003f7e:	0099      	lsls	r1, r3, #2
 8003f80:	440b      	add	r3, r1
 8003f82:	fbb0 f3f3 	udiv	r3, r0, r3
 8003f86:	3301      	adds	r3, #1
 8003f88:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003f8c:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8003f90:	6879      	ldr	r1, [r7, #4]
 8003f92:	6809      	ldr	r1, [r1, #0]
 8003f94:	4313      	orrs	r3, r2
 8003f96:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8003f98:	687b      	ldr	r3, [r7, #4]
 8003f9a:	681b      	ldr	r3, [r3, #0]
 8003f9c:	681b      	ldr	r3, [r3, #0]
 8003f9e:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8003fa2:	687b      	ldr	r3, [r7, #4]
 8003fa4:	69da      	ldr	r2, [r3, #28]
 8003fa6:	687b      	ldr	r3, [r7, #4]
 8003fa8:	6a1b      	ldr	r3, [r3, #32]
 8003faa:	431a      	orrs	r2, r3
 8003fac:	687b      	ldr	r3, [r7, #4]
 8003fae:	681b      	ldr	r3, [r3, #0]
 8003fb0:	430a      	orrs	r2, r1
 8003fb2:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	681b      	ldr	r3, [r3, #0]
 8003fb8:	689b      	ldr	r3, [r3, #8]
 8003fba:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8003fbe:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8003fc2:	687a      	ldr	r2, [r7, #4]
 8003fc4:	6911      	ldr	r1, [r2, #16]
 8003fc6:	687a      	ldr	r2, [r7, #4]
 8003fc8:	68d2      	ldr	r2, [r2, #12]
 8003fca:	4311      	orrs	r1, r2
 8003fcc:	687a      	ldr	r2, [r7, #4]
 8003fce:	6812      	ldr	r2, [r2, #0]
 8003fd0:	430b      	orrs	r3, r1
 8003fd2:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8003fd4:	687b      	ldr	r3, [r7, #4]
 8003fd6:	681b      	ldr	r3, [r3, #0]
 8003fd8:	68db      	ldr	r3, [r3, #12]
 8003fda:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8003fde:	687b      	ldr	r3, [r7, #4]
 8003fe0:	695a      	ldr	r2, [r3, #20]
 8003fe2:	687b      	ldr	r3, [r7, #4]
 8003fe4:	699b      	ldr	r3, [r3, #24]
 8003fe6:	431a      	orrs	r2, r3
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	681b      	ldr	r3, [r3, #0]
 8003fec:	430a      	orrs	r2, r1
 8003fee:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003ff0:	687b      	ldr	r3, [r7, #4]
 8003ff2:	681b      	ldr	r3, [r3, #0]
 8003ff4:	681a      	ldr	r2, [r3, #0]
 8003ff6:	687b      	ldr	r3, [r7, #4]
 8003ff8:	681b      	ldr	r3, [r3, #0]
 8003ffa:	f042 0201 	orr.w	r2, r2, #1
 8003ffe:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004000:	687b      	ldr	r3, [r7, #4]
 8004002:	2200      	movs	r2, #0
 8004004:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8004006:	687b      	ldr	r3, [r7, #4]
 8004008:	2220      	movs	r2, #32
 800400a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800400e:	687b      	ldr	r3, [r7, #4]
 8004010:	2200      	movs	r2, #0
 8004012:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004014:	687b      	ldr	r3, [r7, #4]
 8004016:	2200      	movs	r2, #0
 8004018:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 800401c:	2300      	movs	r3, #0
}
 800401e:	4618      	mov	r0, r3
 8004020:	3710      	adds	r7, #16
 8004022:	46bd      	mov	sp, r7
 8004024:	bd80      	pop	{r7, pc}
 8004026:	bf00      	nop
 8004028:	000186a0 	.word	0x000186a0
 800402c:	001e847f 	.word	0x001e847f
 8004030:	003d08ff 	.word	0x003d08ff
 8004034:	431bde83 	.word	0x431bde83
 8004038:	10624dd3 	.word	0x10624dd3

0800403c <I2C_Flush_DR>:
  * @brief  I2C data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_DR(I2C_HandleTypeDef *hi2c)
{
 800403c:	b480      	push	{r7}
 800403e:	b083      	sub	sp, #12
 8004040:	af00      	add	r7, sp, #0
 8004042:	6078      	str	r0, [r7, #4]
  /* Write a dummy data in DR to clear TXE flag */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) != RESET)
 8004044:	687b      	ldr	r3, [r7, #4]
 8004046:	681b      	ldr	r3, [r3, #0]
 8004048:	695b      	ldr	r3, [r3, #20]
 800404a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800404e:	2b80      	cmp	r3, #128	@ 0x80
 8004050:	d103      	bne.n	800405a <I2C_Flush_DR+0x1e>
  {
    hi2c->Instance->DR = 0x00U;
 8004052:	687b      	ldr	r3, [r7, #4]
 8004054:	681b      	ldr	r3, [r3, #0]
 8004056:	2200      	movs	r2, #0
 8004058:	611a      	str	r2, [r3, #16]
  }
}
 800405a:	bf00      	nop
 800405c:	370c      	adds	r7, #12
 800405e:	46bd      	mov	sp, r7
 8004060:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004064:	4770      	bx	lr

08004066 <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8004066:	b580      	push	{r7, lr}
 8004068:	b088      	sub	sp, #32
 800406a:	af00      	add	r7, sp, #0
 800406c:	6078      	str	r0, [r7, #4]
  uint32_t sr1itflags;
  uint32_t sr2itflags               = 0U;
 800406e:	2300      	movs	r3, #0
 8004070:	61bb      	str	r3, [r7, #24]
  uint32_t itsources                = READ_REG(hi2c->Instance->CR2);
 8004072:	687b      	ldr	r3, [r7, #4]
 8004074:	681b      	ldr	r3, [r3, #0]
 8004076:	685b      	ldr	r3, [r3, #4]
 8004078:	617b      	str	r3, [r7, #20]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 800407a:	687b      	ldr	r3, [r7, #4]
 800407c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800407e:	613b      	str	r3, [r7, #16]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8004086:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8004088:	687b      	ldr	r3, [r7, #4]
 800408a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800408e:	73bb      	strb	r3, [r7, #14]

  /* Master or Memory mode selected */
  if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 8004090:	7bfb      	ldrb	r3, [r7, #15]
 8004092:	2b10      	cmp	r3, #16
 8004094:	d003      	beq.n	800409e <HAL_I2C_EV_IRQHandler+0x38>
 8004096:	7bfb      	ldrb	r3, [r7, #15]
 8004098:	2b40      	cmp	r3, #64	@ 0x40
 800409a:	f040 80c1 	bne.w	8004220 <HAL_I2C_EV_IRQHandler+0x1ba>
  {
    sr2itflags   = READ_REG(hi2c->Instance->SR2);
 800409e:	687b      	ldr	r3, [r7, #4]
 80040a0:	681b      	ldr	r3, [r3, #0]
 80040a2:	699b      	ldr	r3, [r3, #24]
 80040a4:	61bb      	str	r3, [r7, #24]
    sr1itflags   = READ_REG(hi2c->Instance->SR1);
 80040a6:	687b      	ldr	r3, [r7, #4]
 80040a8:	681b      	ldr	r3, [r3, #0]
 80040aa:	695b      	ldr	r3, [r3, #20]
 80040ac:	61fb      	str	r3, [r7, #28]

    /* Exit IRQ event until Start Bit detected in case of Other frame requested */
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) == RESET) && (IS_I2C_TRANSFER_OTHER_OPTIONS_REQUEST(CurrentXferOptions) == 1U))
 80040ae:	69fb      	ldr	r3, [r7, #28]
 80040b0:	f003 0301 	and.w	r3, r3, #1
 80040b4:	2b00      	cmp	r3, #0
 80040b6:	d10d      	bne.n	80040d4 <HAL_I2C_EV_IRQHandler+0x6e>
 80040b8:	693b      	ldr	r3, [r7, #16]
 80040ba:	f5b3 0f2a 	cmp.w	r3, #11141120	@ 0xaa0000
 80040be:	d003      	beq.n	80040c8 <HAL_I2C_EV_IRQHandler+0x62>
 80040c0:	693b      	ldr	r3, [r7, #16]
 80040c2:	f1b3 4f2a 	cmp.w	r3, #2852126720	@ 0xaa000000
 80040c6:	d101      	bne.n	80040cc <HAL_I2C_EV_IRQHandler+0x66>
 80040c8:	2301      	movs	r3, #1
 80040ca:	e000      	b.n	80040ce <HAL_I2C_EV_IRQHandler+0x68>
 80040cc:	2300      	movs	r3, #0
 80040ce:	2b01      	cmp	r3, #1
 80040d0:	f000 8132 	beq.w	8004338 <HAL_I2C_EV_IRQHandler+0x2d2>
    {
      return;
    }

    /* SB Set ----------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80040d4:	69fb      	ldr	r3, [r7, #28]
 80040d6:	f003 0301 	and.w	r3, r3, #1
 80040da:	2b00      	cmp	r3, #0
 80040dc:	d00c      	beq.n	80040f8 <HAL_I2C_EV_IRQHandler+0x92>
 80040de:	697b      	ldr	r3, [r7, #20]
 80040e0:	0a5b      	lsrs	r3, r3, #9
 80040e2:	f003 0301 	and.w	r3, r3, #1
 80040e6:	2b00      	cmp	r3, #0
 80040e8:	d006      	beq.n	80040f8 <HAL_I2C_EV_IRQHandler+0x92>
    {
      /* Convert OTHER_xxx XferOptions if any */
      I2C_ConvertOtherXferOptions(hi2c);
 80040ea:	6878      	ldr	r0, [r7, #4]
 80040ec:	f001 fb80 	bl	80057f0 <I2C_ConvertOtherXferOptions>

      I2C_Master_SB(hi2c);
 80040f0:	6878      	ldr	r0, [r7, #4]
 80040f2:	f000 fcf8 	bl	8004ae6 <I2C_Master_SB>
 80040f6:	e092      	b.n	800421e <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* ADD10 Set -------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADD10) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80040f8:	69fb      	ldr	r3, [r7, #28]
 80040fa:	08db      	lsrs	r3, r3, #3
 80040fc:	f003 0301 	and.w	r3, r3, #1
 8004100:	2b00      	cmp	r3, #0
 8004102:	d009      	beq.n	8004118 <HAL_I2C_EV_IRQHandler+0xb2>
 8004104:	697b      	ldr	r3, [r7, #20]
 8004106:	0a5b      	lsrs	r3, r3, #9
 8004108:	f003 0301 	and.w	r3, r3, #1
 800410c:	2b00      	cmp	r3, #0
 800410e:	d003      	beq.n	8004118 <HAL_I2C_EV_IRQHandler+0xb2>
    {
      I2C_Master_ADD10(hi2c);
 8004110:	6878      	ldr	r0, [r7, #4]
 8004112:	f000 fd6e 	bl	8004bf2 <I2C_Master_ADD10>
 8004116:	e082      	b.n	800421e <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* ADDR Set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8004118:	69fb      	ldr	r3, [r7, #28]
 800411a:	085b      	lsrs	r3, r3, #1
 800411c:	f003 0301 	and.w	r3, r3, #1
 8004120:	2b00      	cmp	r3, #0
 8004122:	d009      	beq.n	8004138 <HAL_I2C_EV_IRQHandler+0xd2>
 8004124:	697b      	ldr	r3, [r7, #20]
 8004126:	0a5b      	lsrs	r3, r3, #9
 8004128:	f003 0301 	and.w	r3, r3, #1
 800412c:	2b00      	cmp	r3, #0
 800412e:	d003      	beq.n	8004138 <HAL_I2C_EV_IRQHandler+0xd2>
    {
      I2C_Master_ADDR(hi2c);
 8004130:	6878      	ldr	r0, [r7, #4]
 8004132:	f000 fd88 	bl	8004c46 <I2C_Master_ADDR>
 8004136:	e072      	b.n	800421e <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if (I2C_CHECK_FLAG(sr2itflags, I2C_FLAG_TRA) != RESET)
 8004138:	69bb      	ldr	r3, [r7, #24]
 800413a:	089b      	lsrs	r3, r3, #2
 800413c:	f003 0301 	and.w	r3, r3, #1
 8004140:	2b00      	cmp	r3, #0
 8004142:	d03b      	beq.n	80041bc <HAL_I2C_EV_IRQHandler+0x156>
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 8004144:	687b      	ldr	r3, [r7, #4]
 8004146:	681b      	ldr	r3, [r3, #0]
 8004148:	685b      	ldr	r3, [r3, #4]
 800414a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800414e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004152:	f000 80f3 	beq.w	800433c <HAL_I2C_EV_IRQHandler+0x2d6>
      {
        /* TXE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8004156:	69fb      	ldr	r3, [r7, #28]
 8004158:	09db      	lsrs	r3, r3, #7
 800415a:	f003 0301 	and.w	r3, r3, #1
 800415e:	2b00      	cmp	r3, #0
 8004160:	d00f      	beq.n	8004182 <HAL_I2C_EV_IRQHandler+0x11c>
 8004162:	697b      	ldr	r3, [r7, #20]
 8004164:	0a9b      	lsrs	r3, r3, #10
 8004166:	f003 0301 	and.w	r3, r3, #1
 800416a:	2b00      	cmp	r3, #0
 800416c:	d009      	beq.n	8004182 <HAL_I2C_EV_IRQHandler+0x11c>
 800416e:	69fb      	ldr	r3, [r7, #28]
 8004170:	089b      	lsrs	r3, r3, #2
 8004172:	f003 0301 	and.w	r3, r3, #1
 8004176:	2b00      	cmp	r3, #0
 8004178:	d103      	bne.n	8004182 <HAL_I2C_EV_IRQHandler+0x11c>
        {
          I2C_MasterTransmit_TXE(hi2c);
 800417a:	6878      	ldr	r0, [r7, #4]
 800417c:	f000 f94c 	bl	8004418 <I2C_MasterTransmit_TXE>
 8004180:	e04d      	b.n	800421e <HAL_I2C_EV_IRQHandler+0x1b8>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8004182:	69fb      	ldr	r3, [r7, #28]
 8004184:	089b      	lsrs	r3, r3, #2
 8004186:	f003 0301 	and.w	r3, r3, #1
 800418a:	2b00      	cmp	r3, #0
 800418c:	f000 80d6 	beq.w	800433c <HAL_I2C_EV_IRQHandler+0x2d6>
 8004190:	697b      	ldr	r3, [r7, #20]
 8004192:	0a5b      	lsrs	r3, r3, #9
 8004194:	f003 0301 	and.w	r3, r3, #1
 8004198:	2b00      	cmp	r3, #0
 800419a:	f000 80cf 	beq.w	800433c <HAL_I2C_EV_IRQHandler+0x2d6>
        {
          if (CurrentState == HAL_I2C_STATE_BUSY_TX)
 800419e:	7bbb      	ldrb	r3, [r7, #14]
 80041a0:	2b21      	cmp	r3, #33	@ 0x21
 80041a2:	d103      	bne.n	80041ac <HAL_I2C_EV_IRQHandler+0x146>
          {
            I2C_MasterTransmit_BTF(hi2c);
 80041a4:	6878      	ldr	r0, [r7, #4]
 80041a6:	f000 f9d3 	bl	8004550 <I2C_MasterTransmit_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80041aa:	e0c7      	b.n	800433c <HAL_I2C_EV_IRQHandler+0x2d6>
          }
          else /* HAL_I2C_MODE_MEM */
          {
            if (CurrentMode == HAL_I2C_MODE_MEM)
 80041ac:	7bfb      	ldrb	r3, [r7, #15]
 80041ae:	2b40      	cmp	r3, #64	@ 0x40
 80041b0:	f040 80c4 	bne.w	800433c <HAL_I2C_EV_IRQHandler+0x2d6>
            {
              I2C_MemoryTransmit_TXE_BTF(hi2c);
 80041b4:	6878      	ldr	r0, [r7, #4]
 80041b6:	f000 fa41 	bl	800463c <I2C_MemoryTransmit_TXE_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80041ba:	e0bf      	b.n	800433c <HAL_I2C_EV_IRQHandler+0x2d6>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 80041bc:	687b      	ldr	r3, [r7, #4]
 80041be:	681b      	ldr	r3, [r3, #0]
 80041c0:	685b      	ldr	r3, [r3, #4]
 80041c2:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80041c6:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80041ca:	f000 80b7 	beq.w	800433c <HAL_I2C_EV_IRQHandler+0x2d6>
      {
        /* RXNE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 80041ce:	69fb      	ldr	r3, [r7, #28]
 80041d0:	099b      	lsrs	r3, r3, #6
 80041d2:	f003 0301 	and.w	r3, r3, #1
 80041d6:	2b00      	cmp	r3, #0
 80041d8:	d00f      	beq.n	80041fa <HAL_I2C_EV_IRQHandler+0x194>
 80041da:	697b      	ldr	r3, [r7, #20]
 80041dc:	0a9b      	lsrs	r3, r3, #10
 80041de:	f003 0301 	and.w	r3, r3, #1
 80041e2:	2b00      	cmp	r3, #0
 80041e4:	d009      	beq.n	80041fa <HAL_I2C_EV_IRQHandler+0x194>
 80041e6:	69fb      	ldr	r3, [r7, #28]
 80041e8:	089b      	lsrs	r3, r3, #2
 80041ea:	f003 0301 	and.w	r3, r3, #1
 80041ee:	2b00      	cmp	r3, #0
 80041f0:	d103      	bne.n	80041fa <HAL_I2C_EV_IRQHandler+0x194>
        {
          I2C_MasterReceive_RXNE(hi2c);
 80041f2:	6878      	ldr	r0, [r7, #4]
 80041f4:	f000 faba 	bl	800476c <I2C_MasterReceive_RXNE>
 80041f8:	e011      	b.n	800421e <HAL_I2C_EV_IRQHandler+0x1b8>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80041fa:	69fb      	ldr	r3, [r7, #28]
 80041fc:	089b      	lsrs	r3, r3, #2
 80041fe:	f003 0301 	and.w	r3, r3, #1
 8004202:	2b00      	cmp	r3, #0
 8004204:	f000 809a 	beq.w	800433c <HAL_I2C_EV_IRQHandler+0x2d6>
 8004208:	697b      	ldr	r3, [r7, #20]
 800420a:	0a5b      	lsrs	r3, r3, #9
 800420c:	f003 0301 	and.w	r3, r3, #1
 8004210:	2b00      	cmp	r3, #0
 8004212:	f000 8093 	beq.w	800433c <HAL_I2C_EV_IRQHandler+0x2d6>
        {
          I2C_MasterReceive_BTF(hi2c);
 8004216:	6878      	ldr	r0, [r7, #4]
 8004218:	f000 fb70 	bl	80048fc <I2C_MasterReceive_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800421c:	e08e      	b.n	800433c <HAL_I2C_EV_IRQHandler+0x2d6>
 800421e:	e08d      	b.n	800433c <HAL_I2C_EV_IRQHandler+0x2d6>
  /* Slave mode selected */
  else
  {
    /* If an error is detected, read only SR1 register to prevent */
    /* a clear of ADDR flags by reading SR2 after reading SR1 in Error treatment */
    if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8004220:	687b      	ldr	r3, [r7, #4]
 8004222:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004224:	2b00      	cmp	r3, #0
 8004226:	d004      	beq.n	8004232 <HAL_I2C_EV_IRQHandler+0x1cc>
    {
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8004228:	687b      	ldr	r3, [r7, #4]
 800422a:	681b      	ldr	r3, [r3, #0]
 800422c:	695b      	ldr	r3, [r3, #20]
 800422e:	61fb      	str	r3, [r7, #28]
 8004230:	e007      	b.n	8004242 <HAL_I2C_EV_IRQHandler+0x1dc>
    }
    else
    {
      sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8004232:	687b      	ldr	r3, [r7, #4]
 8004234:	681b      	ldr	r3, [r3, #0]
 8004236:	699b      	ldr	r3, [r3, #24]
 8004238:	61bb      	str	r3, [r7, #24]
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 800423a:	687b      	ldr	r3, [r7, #4]
 800423c:	681b      	ldr	r3, [r3, #0]
 800423e:	695b      	ldr	r3, [r3, #20]
 8004240:	61fb      	str	r3, [r7, #28]
    }

    /* ADDR set --------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8004242:	69fb      	ldr	r3, [r7, #28]
 8004244:	085b      	lsrs	r3, r3, #1
 8004246:	f003 0301 	and.w	r3, r3, #1
 800424a:	2b00      	cmp	r3, #0
 800424c:	d012      	beq.n	8004274 <HAL_I2C_EV_IRQHandler+0x20e>
 800424e:	697b      	ldr	r3, [r7, #20]
 8004250:	0a5b      	lsrs	r3, r3, #9
 8004252:	f003 0301 	and.w	r3, r3, #1
 8004256:	2b00      	cmp	r3, #0
 8004258:	d00c      	beq.n	8004274 <HAL_I2C_EV_IRQHandler+0x20e>
    {
      /* Now time to read SR2, this will clear ADDR flag automatically */
      if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 800425a:	687b      	ldr	r3, [r7, #4]
 800425c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800425e:	2b00      	cmp	r3, #0
 8004260:	d003      	beq.n	800426a <HAL_I2C_EV_IRQHandler+0x204>
      {
        sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8004262:	687b      	ldr	r3, [r7, #4]
 8004264:	681b      	ldr	r3, [r3, #0]
 8004266:	699b      	ldr	r3, [r3, #24]
 8004268:	61bb      	str	r3, [r7, #24]
      }
      I2C_Slave_ADDR(hi2c, sr2itflags);
 800426a:	69b9      	ldr	r1, [r7, #24]
 800426c:	6878      	ldr	r0, [r7, #4]
 800426e:	f000 ff39 	bl	80050e4 <I2C_Slave_ADDR>
 8004272:	e066      	b.n	8004342 <HAL_I2C_EV_IRQHandler+0x2dc>
    }
    /* STOPF set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_STOPF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8004274:	69fb      	ldr	r3, [r7, #28]
 8004276:	091b      	lsrs	r3, r3, #4
 8004278:	f003 0301 	and.w	r3, r3, #1
 800427c:	2b00      	cmp	r3, #0
 800427e:	d009      	beq.n	8004294 <HAL_I2C_EV_IRQHandler+0x22e>
 8004280:	697b      	ldr	r3, [r7, #20]
 8004282:	0a5b      	lsrs	r3, r3, #9
 8004284:	f003 0301 	and.w	r3, r3, #1
 8004288:	2b00      	cmp	r3, #0
 800428a:	d003      	beq.n	8004294 <HAL_I2C_EV_IRQHandler+0x22e>
    {
      I2C_Slave_STOPF(hi2c);
 800428c:	6878      	ldr	r0, [r7, #4]
 800428e:	f000 ff73 	bl	8005178 <I2C_Slave_STOPF>
 8004292:	e056      	b.n	8004342 <HAL_I2C_EV_IRQHandler+0x2dc>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8004294:	7bbb      	ldrb	r3, [r7, #14]
 8004296:	2b21      	cmp	r3, #33	@ 0x21
 8004298:	d002      	beq.n	80042a0 <HAL_I2C_EV_IRQHandler+0x23a>
 800429a:	7bbb      	ldrb	r3, [r7, #14]
 800429c:	2b29      	cmp	r3, #41	@ 0x29
 800429e:	d125      	bne.n	80042ec <HAL_I2C_EV_IRQHandler+0x286>
    {
      /* TXE set and BTF reset -----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 80042a0:	69fb      	ldr	r3, [r7, #28]
 80042a2:	09db      	lsrs	r3, r3, #7
 80042a4:	f003 0301 	and.w	r3, r3, #1
 80042a8:	2b00      	cmp	r3, #0
 80042aa:	d00f      	beq.n	80042cc <HAL_I2C_EV_IRQHandler+0x266>
 80042ac:	697b      	ldr	r3, [r7, #20]
 80042ae:	0a9b      	lsrs	r3, r3, #10
 80042b0:	f003 0301 	and.w	r3, r3, #1
 80042b4:	2b00      	cmp	r3, #0
 80042b6:	d009      	beq.n	80042cc <HAL_I2C_EV_IRQHandler+0x266>
 80042b8:	69fb      	ldr	r3, [r7, #28]
 80042ba:	089b      	lsrs	r3, r3, #2
 80042bc:	f003 0301 	and.w	r3, r3, #1
 80042c0:	2b00      	cmp	r3, #0
 80042c2:	d103      	bne.n	80042cc <HAL_I2C_EV_IRQHandler+0x266>
      {
        I2C_SlaveTransmit_TXE(hi2c);
 80042c4:	6878      	ldr	r0, [r7, #4]
 80042c6:	f000 fe4f 	bl	8004f68 <I2C_SlaveTransmit_TXE>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 80042ca:	e039      	b.n	8004340 <HAL_I2C_EV_IRQHandler+0x2da>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80042cc:	69fb      	ldr	r3, [r7, #28]
 80042ce:	089b      	lsrs	r3, r3, #2
 80042d0:	f003 0301 	and.w	r3, r3, #1
 80042d4:	2b00      	cmp	r3, #0
 80042d6:	d033      	beq.n	8004340 <HAL_I2C_EV_IRQHandler+0x2da>
 80042d8:	697b      	ldr	r3, [r7, #20]
 80042da:	0a5b      	lsrs	r3, r3, #9
 80042dc:	f003 0301 	and.w	r3, r3, #1
 80042e0:	2b00      	cmp	r3, #0
 80042e2:	d02d      	beq.n	8004340 <HAL_I2C_EV_IRQHandler+0x2da>
      {
        I2C_SlaveTransmit_BTF(hi2c);
 80042e4:	6878      	ldr	r0, [r7, #4]
 80042e6:	f000 fe7c 	bl	8004fe2 <I2C_SlaveTransmit_BTF>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 80042ea:	e029      	b.n	8004340 <HAL_I2C_EV_IRQHandler+0x2da>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* RXNE set and BTF reset ----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 80042ec:	69fb      	ldr	r3, [r7, #28]
 80042ee:	099b      	lsrs	r3, r3, #6
 80042f0:	f003 0301 	and.w	r3, r3, #1
 80042f4:	2b00      	cmp	r3, #0
 80042f6:	d00f      	beq.n	8004318 <HAL_I2C_EV_IRQHandler+0x2b2>
 80042f8:	697b      	ldr	r3, [r7, #20]
 80042fa:	0a9b      	lsrs	r3, r3, #10
 80042fc:	f003 0301 	and.w	r3, r3, #1
 8004300:	2b00      	cmp	r3, #0
 8004302:	d009      	beq.n	8004318 <HAL_I2C_EV_IRQHandler+0x2b2>
 8004304:	69fb      	ldr	r3, [r7, #28]
 8004306:	089b      	lsrs	r3, r3, #2
 8004308:	f003 0301 	and.w	r3, r3, #1
 800430c:	2b00      	cmp	r3, #0
 800430e:	d103      	bne.n	8004318 <HAL_I2C_EV_IRQHandler+0x2b2>
      {
        I2C_SlaveReceive_RXNE(hi2c);
 8004310:	6878      	ldr	r0, [r7, #4]
 8004312:	f000 fe87 	bl	8005024 <I2C_SlaveReceive_RXNE>
 8004316:	e014      	b.n	8004342 <HAL_I2C_EV_IRQHandler+0x2dc>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8004318:	69fb      	ldr	r3, [r7, #28]
 800431a:	089b      	lsrs	r3, r3, #2
 800431c:	f003 0301 	and.w	r3, r3, #1
 8004320:	2b00      	cmp	r3, #0
 8004322:	d00e      	beq.n	8004342 <HAL_I2C_EV_IRQHandler+0x2dc>
 8004324:	697b      	ldr	r3, [r7, #20]
 8004326:	0a5b      	lsrs	r3, r3, #9
 8004328:	f003 0301 	and.w	r3, r3, #1
 800432c:	2b00      	cmp	r3, #0
 800432e:	d008      	beq.n	8004342 <HAL_I2C_EV_IRQHandler+0x2dc>
      {
        I2C_SlaveReceive_BTF(hi2c);
 8004330:	6878      	ldr	r0, [r7, #4]
 8004332:	f000 feb5 	bl	80050a0 <I2C_SlaveReceive_BTF>
 8004336:	e004      	b.n	8004342 <HAL_I2C_EV_IRQHandler+0x2dc>
      return;
 8004338:	bf00      	nop
 800433a:	e002      	b.n	8004342 <HAL_I2C_EV_IRQHandler+0x2dc>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800433c:	bf00      	nop
 800433e:	e000      	b.n	8004342 <HAL_I2C_EV_IRQHandler+0x2dc>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8004340:	bf00      	nop
      {
        /* Do nothing */
      }
    }
  }
}
 8004342:	3720      	adds	r7, #32
 8004344:	46bd      	mov	sp, r7
 8004346:	bd80      	pop	{r7, pc}

08004348 <HAL_I2C_MasterTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8004348:	b480      	push	{r7}
 800434a:	b083      	sub	sp, #12
 800434c:	af00      	add	r7, sp, #0
 800434e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterTxCpltCallback could be implemented in the user file
   */
}
 8004350:	bf00      	nop
 8004352:	370c      	adds	r7, #12
 8004354:	46bd      	mov	sp, r7
 8004356:	f85d 7b04 	ldr.w	r7, [sp], #4
 800435a:	4770      	bx	lr

0800435c <HAL_I2C_MasterRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800435c:	b480      	push	{r7}
 800435e:	b083      	sub	sp, #12
 8004360:	af00      	add	r7, sp, #0
 8004362:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterRxCpltCallback could be implemented in the user file
   */
}
 8004364:	bf00      	nop
 8004366:	370c      	adds	r7, #12
 8004368:	46bd      	mov	sp, r7
 800436a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800436e:	4770      	bx	lr

08004370 <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8004370:	b480      	push	{r7}
 8004372:	b083      	sub	sp, #12
 8004374:	af00      	add	r7, sp, #0
 8004376:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 8004378:	bf00      	nop
 800437a:	370c      	adds	r7, #12
 800437c:	46bd      	mov	sp, r7
 800437e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004382:	4770      	bx	lr

08004384 <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8004384:	b480      	push	{r7}
 8004386:	b083      	sub	sp, #12
 8004388:	af00      	add	r7, sp, #0
 800438a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 800438c:	bf00      	nop
 800438e:	370c      	adds	r7, #12
 8004390:	46bd      	mov	sp, r7
 8004392:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004396:	4770      	bx	lr

08004398 <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XferDirection_definition
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 8004398:	b480      	push	{r7}
 800439a:	b083      	sub	sp, #12
 800439c:	af00      	add	r7, sp, #0
 800439e:	6078      	str	r0, [r7, #4]
 80043a0:	460b      	mov	r3, r1
 80043a2:	70fb      	strb	r3, [r7, #3]
 80043a4:	4613      	mov	r3, r2
 80043a6:	803b      	strh	r3, [r7, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 80043a8:	bf00      	nop
 80043aa:	370c      	adds	r7, #12
 80043ac:	46bd      	mov	sp, r7
 80043ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043b2:	4770      	bx	lr

080043b4 <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80043b4:	b480      	push	{r7}
 80043b6:	b083      	sub	sp, #12
 80043b8:	af00      	add	r7, sp, #0
 80043ba:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
  */
}
 80043bc:	bf00      	nop
 80043be:	370c      	adds	r7, #12
 80043c0:	46bd      	mov	sp, r7
 80043c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043c6:	4770      	bx	lr

080043c8 <HAL_I2C_MemTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80043c8:	b480      	push	{r7}
 80043ca:	b083      	sub	sp, #12
 80043cc:	af00      	add	r7, sp, #0
 80043ce:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemTxCpltCallback could be implemented in the user file
   */
}
 80043d0:	bf00      	nop
 80043d2:	370c      	adds	r7, #12
 80043d4:	46bd      	mov	sp, r7
 80043d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043da:	4770      	bx	lr

080043dc <HAL_I2C_MemRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80043dc:	b480      	push	{r7}
 80043de:	b083      	sub	sp, #12
 80043e0:	af00      	add	r7, sp, #0
 80043e2:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemRxCpltCallback could be implemented in the user file
   */
}
 80043e4:	bf00      	nop
 80043e6:	370c      	adds	r7, #12
 80043e8:	46bd      	mov	sp, r7
 80043ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043ee:	4770      	bx	lr

080043f0 <HAL_I2C_ErrorCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 80043f0:	b480      	push	{r7}
 80043f2:	b083      	sub	sp, #12
 80043f4:	af00      	add	r7, sp, #0
 80043f6:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ErrorCallback could be implemented in the user file
   */
}
 80043f8:	bf00      	nop
 80043fa:	370c      	adds	r7, #12
 80043fc:	46bd      	mov	sp, r7
 80043fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004402:	4770      	bx	lr

08004404 <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8004404:	b480      	push	{r7}
 8004406:	b083      	sub	sp, #12
 8004408:	af00      	add	r7, sp, #0
 800440a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 800440c:	bf00      	nop
 800440e:	370c      	adds	r7, #12
 8004410:	46bd      	mov	sp, r7
 8004412:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004416:	4770      	bx	lr

08004418 <I2C_MasterTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 8004418:	b580      	push	{r7, lr}
 800441a:	b084      	sub	sp, #16
 800441c:	af00      	add	r7, sp, #0
 800441e:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8004420:	687b      	ldr	r3, [r7, #4]
 8004422:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004426:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8004428:	687b      	ldr	r3, [r7, #4]
 800442a:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800442e:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8004430:	687b      	ldr	r3, [r7, #4]
 8004432:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004434:	60bb      	str	r3, [r7, #8]

  if ((hi2c->XferSize == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8004436:	687b      	ldr	r3, [r7, #4]
 8004438:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800443a:	2b00      	cmp	r3, #0
 800443c:	d150      	bne.n	80044e0 <I2C_MasterTransmit_TXE+0xc8>
 800443e:	7bfb      	ldrb	r3, [r7, #15]
 8004440:	2b21      	cmp	r3, #33	@ 0x21
 8004442:	d14d      	bne.n	80044e0 <I2C_MasterTransmit_TXE+0xc8>
  {
    /* Call TxCpltCallback() directly if no stop mode is set */
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8004444:	68bb      	ldr	r3, [r7, #8]
 8004446:	2b08      	cmp	r3, #8
 8004448:	d01d      	beq.n	8004486 <I2C_MasterTransmit_TXE+0x6e>
 800444a:	68bb      	ldr	r3, [r7, #8]
 800444c:	2b20      	cmp	r3, #32
 800444e:	d01a      	beq.n	8004486 <I2C_MasterTransmit_TXE+0x6e>
 8004450:	68bb      	ldr	r3, [r7, #8]
 8004452:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8004456:	d016      	beq.n	8004486 <I2C_MasterTransmit_TXE+0x6e>
    {
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004458:	687b      	ldr	r3, [r7, #4]
 800445a:	681b      	ldr	r3, [r3, #0]
 800445c:	685a      	ldr	r2, [r3, #4]
 800445e:	687b      	ldr	r3, [r7, #4]
 8004460:	681b      	ldr	r3, [r3, #0]
 8004462:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8004466:	605a      	str	r2, [r3, #4]

      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8004468:	687b      	ldr	r3, [r7, #4]
 800446a:	2211      	movs	r2, #17
 800446c:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800446e:	687b      	ldr	r3, [r7, #4]
 8004470:	2200      	movs	r2, #0
 8004472:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->State = HAL_I2C_STATE_READY;
 8004476:	687b      	ldr	r3, [r7, #4]
 8004478:	2220      	movs	r2, #32
 800447a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->MasterTxCpltCallback(hi2c);
#else
      HAL_I2C_MasterTxCpltCallback(hi2c);
 800447e:	6878      	ldr	r0, [r7, #4]
 8004480:	f7ff ff62 	bl	8004348 <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8004484:	e060      	b.n	8004548 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
    else /* Generate Stop condition then Call TxCpltCallback() */
    {
      /* Disable EVT, BUF and ERR interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004486:	687b      	ldr	r3, [r7, #4]
 8004488:	681b      	ldr	r3, [r3, #0]
 800448a:	685a      	ldr	r2, [r3, #4]
 800448c:	687b      	ldr	r3, [r7, #4]
 800448e:	681b      	ldr	r3, [r3, #0]
 8004490:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8004494:	605a      	str	r2, [r3, #4]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004496:	687b      	ldr	r3, [r7, #4]
 8004498:	681b      	ldr	r3, [r3, #0]
 800449a:	681a      	ldr	r2, [r3, #0]
 800449c:	687b      	ldr	r3, [r7, #4]
 800449e:	681b      	ldr	r3, [r3, #0]
 80044a0:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80044a4:	601a      	str	r2, [r3, #0]

      hi2c->PreviousState = I2C_STATE_NONE;
 80044a6:	687b      	ldr	r3, [r7, #4]
 80044a8:	2200      	movs	r2, #0
 80044aa:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 80044ac:	687b      	ldr	r3, [r7, #4]
 80044ae:	2220      	movs	r2, #32
 80044b0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80044b4:	687b      	ldr	r3, [r7, #4]
 80044b6:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80044ba:	b2db      	uxtb	r3, r3
 80044bc:	2b40      	cmp	r3, #64	@ 0x40
 80044be:	d107      	bne.n	80044d0 <I2C_MasterTransmit_TXE+0xb8>
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80044c0:	687b      	ldr	r3, [r7, #4]
 80044c2:	2200      	movs	r2, #0
 80044c4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MemTxCpltCallback(hi2c);
#else
        HAL_I2C_MemTxCpltCallback(hi2c);
 80044c8:	6878      	ldr	r0, [r7, #4]
 80044ca:	f7ff ff7d 	bl	80043c8 <HAL_I2C_MemTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 80044ce:	e03b      	b.n	8004548 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
      else
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	2200      	movs	r2, #0
 80044d4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MasterTxCpltCallback(hi2c);
#else
        HAL_I2C_MasterTxCpltCallback(hi2c);
 80044d8:	6878      	ldr	r0, [r7, #4]
 80044da:	f7ff ff35 	bl	8004348 <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 80044de:	e033      	b.n	8004548 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
  else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || \
 80044e0:	7bfb      	ldrb	r3, [r7, #15]
 80044e2:	2b21      	cmp	r3, #33	@ 0x21
 80044e4:	d005      	beq.n	80044f2 <I2C_MasterTransmit_TXE+0xda>
 80044e6:	7bbb      	ldrb	r3, [r7, #14]
 80044e8:	2b40      	cmp	r3, #64	@ 0x40
 80044ea:	d12d      	bne.n	8004548 <I2C_MasterTransmit_TXE+0x130>
           ((CurrentMode == HAL_I2C_MODE_MEM) && (CurrentState == HAL_I2C_STATE_BUSY_RX)))
 80044ec:	7bfb      	ldrb	r3, [r7, #15]
 80044ee:	2b22      	cmp	r3, #34	@ 0x22
 80044f0:	d12a      	bne.n	8004548 <I2C_MasterTransmit_TXE+0x130>
  {
    if (hi2c->XferCount == 0U)
 80044f2:	687b      	ldr	r3, [r7, #4]
 80044f4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80044f6:	b29b      	uxth	r3, r3
 80044f8:	2b00      	cmp	r3, #0
 80044fa:	d108      	bne.n	800450e <I2C_MasterTransmit_TXE+0xf6>
    {
      /* Disable BUF interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80044fc:	687b      	ldr	r3, [r7, #4]
 80044fe:	681b      	ldr	r3, [r3, #0]
 8004500:	685a      	ldr	r2, [r3, #4]
 8004502:	687b      	ldr	r3, [r7, #4]
 8004504:	681b      	ldr	r3, [r3, #0]
 8004506:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800450a:	605a      	str	r2, [r3, #4]
  }
  else
  {
    /* Do nothing */
  }
}
 800450c:	e01c      	b.n	8004548 <I2C_MasterTransmit_TXE+0x130>
      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 800450e:	687b      	ldr	r3, [r7, #4]
 8004510:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8004514:	b2db      	uxtb	r3, r3
 8004516:	2b40      	cmp	r3, #64	@ 0x40
 8004518:	d103      	bne.n	8004522 <I2C_MasterTransmit_TXE+0x10a>
        I2C_MemoryTransmit_TXE_BTF(hi2c);
 800451a:	6878      	ldr	r0, [r7, #4]
 800451c:	f000 f88e 	bl	800463c <I2C_MemoryTransmit_TXE_BTF>
}
 8004520:	e012      	b.n	8004548 <I2C_MasterTransmit_TXE+0x130>
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004522:	687b      	ldr	r3, [r7, #4]
 8004524:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004526:	781a      	ldrb	r2, [r3, #0]
 8004528:	687b      	ldr	r3, [r7, #4]
 800452a:	681b      	ldr	r3, [r3, #0]
 800452c:	611a      	str	r2, [r3, #16]
        hi2c->pBuffPtr++;
 800452e:	687b      	ldr	r3, [r7, #4]
 8004530:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004532:	1c5a      	adds	r2, r3, #1
 8004534:	687b      	ldr	r3, [r7, #4]
 8004536:	625a      	str	r2, [r3, #36]	@ 0x24
        hi2c->XferCount--;
 8004538:	687b      	ldr	r3, [r7, #4]
 800453a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800453c:	b29b      	uxth	r3, r3
 800453e:	3b01      	subs	r3, #1
 8004540:	b29a      	uxth	r2, r3
 8004542:	687b      	ldr	r3, [r7, #4]
 8004544:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 8004546:	e7ff      	b.n	8004548 <I2C_MasterTransmit_TXE+0x130>
 8004548:	bf00      	nop
 800454a:	3710      	adds	r7, #16
 800454c:	46bd      	mov	sp, r7
 800454e:	bd80      	pop	{r7, pc}

08004550 <I2C_MasterTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 8004550:	b580      	push	{r7, lr}
 8004552:	b084      	sub	sp, #16
 8004554:	af00      	add	r7, sp, #0
 8004556:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8004558:	687b      	ldr	r3, [r7, #4]
 800455a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800455c:	60fb      	str	r3, [r7, #12]

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 800455e:	687b      	ldr	r3, [r7, #4]
 8004560:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004564:	b2db      	uxtb	r3, r3
 8004566:	2b21      	cmp	r3, #33	@ 0x21
 8004568:	d164      	bne.n	8004634 <I2C_MasterTransmit_BTF+0xe4>
  {
    if (hi2c->XferCount != 0U)
 800456a:	687b      	ldr	r3, [r7, #4]
 800456c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800456e:	b29b      	uxth	r3, r3
 8004570:	2b00      	cmp	r3, #0
 8004572:	d012      	beq.n	800459a <I2C_MasterTransmit_BTF+0x4a>
    {
      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004574:	687b      	ldr	r3, [r7, #4]
 8004576:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004578:	781a      	ldrb	r2, [r3, #0]
 800457a:	687b      	ldr	r3, [r7, #4]
 800457c:	681b      	ldr	r3, [r3, #0]
 800457e:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004580:	687b      	ldr	r3, [r7, #4]
 8004582:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004584:	1c5a      	adds	r2, r3, #1
 8004586:	687b      	ldr	r3, [r7, #4]
 8004588:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 800458a:	687b      	ldr	r3, [r7, #4]
 800458c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800458e:	b29b      	uxth	r3, r3
 8004590:	3b01      	subs	r3, #1
 8004592:	b29a      	uxth	r2, r3
 8004594:	687b      	ldr	r3, [r7, #4]
 8004596:	855a      	strh	r2, [r3, #42]	@ 0x2a
  }
  else
  {
    /* Do nothing */
  }
}
 8004598:	e04c      	b.n	8004634 <I2C_MasterTransmit_BTF+0xe4>
      if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 800459a:	68fb      	ldr	r3, [r7, #12]
 800459c:	2b08      	cmp	r3, #8
 800459e:	d01d      	beq.n	80045dc <I2C_MasterTransmit_BTF+0x8c>
 80045a0:	68fb      	ldr	r3, [r7, #12]
 80045a2:	2b20      	cmp	r3, #32
 80045a4:	d01a      	beq.n	80045dc <I2C_MasterTransmit_BTF+0x8c>
 80045a6:	68fb      	ldr	r3, [r7, #12]
 80045a8:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 80045ac:	d016      	beq.n	80045dc <I2C_MasterTransmit_BTF+0x8c>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80045ae:	687b      	ldr	r3, [r7, #4]
 80045b0:	681b      	ldr	r3, [r3, #0]
 80045b2:	685a      	ldr	r2, [r3, #4]
 80045b4:	687b      	ldr	r3, [r7, #4]
 80045b6:	681b      	ldr	r3, [r3, #0]
 80045b8:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 80045bc:	605a      	str	r2, [r3, #4]
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 80045be:	687b      	ldr	r3, [r7, #4]
 80045c0:	2211      	movs	r2, #17
 80045c2:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80045c4:	687b      	ldr	r3, [r7, #4]
 80045c6:	2200      	movs	r2, #0
 80045c8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->State = HAL_I2C_STATE_READY;
 80045cc:	687b      	ldr	r3, [r7, #4]
 80045ce:	2220      	movs	r2, #32
 80045d0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        HAL_I2C_MasterTxCpltCallback(hi2c);
 80045d4:	6878      	ldr	r0, [r7, #4]
 80045d6:	f7ff feb7 	bl	8004348 <HAL_I2C_MasterTxCpltCallback>
}
 80045da:	e02b      	b.n	8004634 <I2C_MasterTransmit_BTF+0xe4>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80045dc:	687b      	ldr	r3, [r7, #4]
 80045de:	681b      	ldr	r3, [r3, #0]
 80045e0:	685a      	ldr	r2, [r3, #4]
 80045e2:	687b      	ldr	r3, [r7, #4]
 80045e4:	681b      	ldr	r3, [r3, #0]
 80045e6:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 80045ea:	605a      	str	r2, [r3, #4]
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80045ec:	687b      	ldr	r3, [r7, #4]
 80045ee:	681b      	ldr	r3, [r3, #0]
 80045f0:	681a      	ldr	r2, [r3, #0]
 80045f2:	687b      	ldr	r3, [r7, #4]
 80045f4:	681b      	ldr	r3, [r3, #0]
 80045f6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80045fa:	601a      	str	r2, [r3, #0]
        hi2c->PreviousState = I2C_STATE_NONE;
 80045fc:	687b      	ldr	r3, [r7, #4]
 80045fe:	2200      	movs	r2, #0
 8004600:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 8004602:	687b      	ldr	r3, [r7, #4]
 8004604:	2220      	movs	r2, #32
 8004606:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 800460a:	687b      	ldr	r3, [r7, #4]
 800460c:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8004610:	b2db      	uxtb	r3, r3
 8004612:	2b40      	cmp	r3, #64	@ 0x40
 8004614:	d107      	bne.n	8004626 <I2C_MasterTransmit_BTF+0xd6>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8004616:	687b      	ldr	r3, [r7, #4]
 8004618:	2200      	movs	r2, #0
 800461a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          HAL_I2C_MemTxCpltCallback(hi2c);
 800461e:	6878      	ldr	r0, [r7, #4]
 8004620:	f7ff fed2 	bl	80043c8 <HAL_I2C_MemTxCpltCallback>
}
 8004624:	e006      	b.n	8004634 <I2C_MasterTransmit_BTF+0xe4>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8004626:	687b      	ldr	r3, [r7, #4]
 8004628:	2200      	movs	r2, #0
 800462a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          HAL_I2C_MasterTxCpltCallback(hi2c);
 800462e:	6878      	ldr	r0, [r7, #4]
 8004630:	f7ff fe8a 	bl	8004348 <HAL_I2C_MasterTxCpltCallback>
}
 8004634:	bf00      	nop
 8004636:	3710      	adds	r7, #16
 8004638:	46bd      	mov	sp, r7
 800463a:	bd80      	pop	{r7, pc}

0800463c <I2C_MemoryTransmit_TXE_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MemoryTransmit_TXE_BTF(I2C_HandleTypeDef *hi2c)
{
 800463c:	b580      	push	{r7, lr}
 800463e:	b084      	sub	sp, #16
 8004640:	af00      	add	r7, sp, #0
 8004642:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8004644:	687b      	ldr	r3, [r7, #4]
 8004646:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800464a:	73fb      	strb	r3, [r7, #15]

  if (hi2c->EventCount == 0U)
 800464c:	687b      	ldr	r3, [r7, #4]
 800464e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004650:	2b00      	cmp	r3, #0
 8004652:	d11d      	bne.n	8004690 <I2C_MemoryTransmit_TXE_BTF+0x54>
  {
    /* If Memory address size is 8Bit */
    if (hi2c->MemaddSize == I2C_MEMADD_SIZE_8BIT)
 8004654:	687b      	ldr	r3, [r7, #4]
 8004656:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004658:	2b01      	cmp	r3, #1
 800465a:	d10b      	bne.n	8004674 <I2C_MemoryTransmit_TXE_BTF+0x38>
    {
      /* Send Memory Address */
      hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 800465c:	687b      	ldr	r3, [r7, #4]
 800465e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004660:	b2da      	uxtb	r2, r3
 8004662:	687b      	ldr	r3, [r7, #4]
 8004664:	681b      	ldr	r3, [r3, #0]
 8004666:	611a      	str	r2, [r3, #16]

      hi2c->EventCount += 2U;
 8004668:	687b      	ldr	r3, [r7, #4]
 800466a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800466c:	1c9a      	adds	r2, r3, #2
 800466e:	687b      	ldr	r3, [r7, #4]
 8004670:	651a      	str	r2, [r3, #80]	@ 0x50
  else
  {
    /* Clear TXE and BTF flags */
    I2C_Flush_DR(hi2c);
  }
}
 8004672:	e077      	b.n	8004764 <I2C_MemoryTransmit_TXE_BTF+0x128>
      hi2c->Instance->DR = I2C_MEM_ADD_MSB(hi2c->Memaddress);
 8004674:	687b      	ldr	r3, [r7, #4]
 8004676:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004678:	b29b      	uxth	r3, r3
 800467a:	121b      	asrs	r3, r3, #8
 800467c:	b2da      	uxtb	r2, r3
 800467e:	687b      	ldr	r3, [r7, #4]
 8004680:	681b      	ldr	r3, [r3, #0]
 8004682:	611a      	str	r2, [r3, #16]
      hi2c->EventCount++;
 8004684:	687b      	ldr	r3, [r7, #4]
 8004686:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004688:	1c5a      	adds	r2, r3, #1
 800468a:	687b      	ldr	r3, [r7, #4]
 800468c:	651a      	str	r2, [r3, #80]	@ 0x50
}
 800468e:	e069      	b.n	8004764 <I2C_MemoryTransmit_TXE_BTF+0x128>
  else if (hi2c->EventCount == 1U)
 8004690:	687b      	ldr	r3, [r7, #4]
 8004692:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004694:	2b01      	cmp	r3, #1
 8004696:	d10b      	bne.n	80046b0 <I2C_MemoryTransmit_TXE_BTF+0x74>
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 8004698:	687b      	ldr	r3, [r7, #4]
 800469a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800469c:	b2da      	uxtb	r2, r3
 800469e:	687b      	ldr	r3, [r7, #4]
 80046a0:	681b      	ldr	r3, [r3, #0]
 80046a2:	611a      	str	r2, [r3, #16]
    hi2c->EventCount++;
 80046a4:	687b      	ldr	r3, [r7, #4]
 80046a6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80046a8:	1c5a      	adds	r2, r3, #1
 80046aa:	687b      	ldr	r3, [r7, #4]
 80046ac:	651a      	str	r2, [r3, #80]	@ 0x50
}
 80046ae:	e059      	b.n	8004764 <I2C_MemoryTransmit_TXE_BTF+0x128>
  else if (hi2c->EventCount == 2U)
 80046b0:	687b      	ldr	r3, [r7, #4]
 80046b2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80046b4:	2b02      	cmp	r3, #2
 80046b6:	d152      	bne.n	800475e <I2C_MemoryTransmit_TXE_BTF+0x122>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX)
 80046b8:	7bfb      	ldrb	r3, [r7, #15]
 80046ba:	2b22      	cmp	r3, #34	@ 0x22
 80046bc:	d10d      	bne.n	80046da <I2C_MemoryTransmit_TXE_BTF+0x9e>
      hi2c->Instance->CR1 |= I2C_CR1_START;
 80046be:	687b      	ldr	r3, [r7, #4]
 80046c0:	681b      	ldr	r3, [r3, #0]
 80046c2:	681a      	ldr	r2, [r3, #0]
 80046c4:	687b      	ldr	r3, [r7, #4]
 80046c6:	681b      	ldr	r3, [r3, #0]
 80046c8:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80046cc:	601a      	str	r2, [r3, #0]
      hi2c->EventCount++;
 80046ce:	687b      	ldr	r3, [r7, #4]
 80046d0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80046d2:	1c5a      	adds	r2, r3, #1
 80046d4:	687b      	ldr	r3, [r7, #4]
 80046d6:	651a      	str	r2, [r3, #80]	@ 0x50
}
 80046d8:	e044      	b.n	8004764 <I2C_MemoryTransmit_TXE_BTF+0x128>
    else if ((hi2c->XferCount > 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 80046da:	687b      	ldr	r3, [r7, #4]
 80046dc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80046de:	b29b      	uxth	r3, r3
 80046e0:	2b00      	cmp	r3, #0
 80046e2:	d015      	beq.n	8004710 <I2C_MemoryTransmit_TXE_BTF+0xd4>
 80046e4:	7bfb      	ldrb	r3, [r7, #15]
 80046e6:	2b21      	cmp	r3, #33	@ 0x21
 80046e8:	d112      	bne.n	8004710 <I2C_MemoryTransmit_TXE_BTF+0xd4>
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80046ea:	687b      	ldr	r3, [r7, #4]
 80046ec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80046ee:	781a      	ldrb	r2, [r3, #0]
 80046f0:	687b      	ldr	r3, [r7, #4]
 80046f2:	681b      	ldr	r3, [r3, #0]
 80046f4:	611a      	str	r2, [r3, #16]
      hi2c->pBuffPtr++;
 80046f6:	687b      	ldr	r3, [r7, #4]
 80046f8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80046fa:	1c5a      	adds	r2, r3, #1
 80046fc:	687b      	ldr	r3, [r7, #4]
 80046fe:	625a      	str	r2, [r3, #36]	@ 0x24
      hi2c->XferCount--;
 8004700:	687b      	ldr	r3, [r7, #4]
 8004702:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004704:	b29b      	uxth	r3, r3
 8004706:	3b01      	subs	r3, #1
 8004708:	b29a      	uxth	r2, r3
 800470a:	687b      	ldr	r3, [r7, #4]
 800470c:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 800470e:	e029      	b.n	8004764 <I2C_MemoryTransmit_TXE_BTF+0x128>
    else if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8004710:	687b      	ldr	r3, [r7, #4]
 8004712:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004714:	b29b      	uxth	r3, r3
 8004716:	2b00      	cmp	r3, #0
 8004718:	d124      	bne.n	8004764 <I2C_MemoryTransmit_TXE_BTF+0x128>
 800471a:	7bfb      	ldrb	r3, [r7, #15]
 800471c:	2b21      	cmp	r3, #33	@ 0x21
 800471e:	d121      	bne.n	8004764 <I2C_MemoryTransmit_TXE_BTF+0x128>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	681b      	ldr	r3, [r3, #0]
 8004724:	685a      	ldr	r2, [r3, #4]
 8004726:	687b      	ldr	r3, [r7, #4]
 8004728:	681b      	ldr	r3, [r3, #0]
 800472a:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 800472e:	605a      	str	r2, [r3, #4]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004730:	687b      	ldr	r3, [r7, #4]
 8004732:	681b      	ldr	r3, [r3, #0]
 8004734:	681a      	ldr	r2, [r3, #0]
 8004736:	687b      	ldr	r3, [r7, #4]
 8004738:	681b      	ldr	r3, [r3, #0]
 800473a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800473e:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 8004740:	687b      	ldr	r3, [r7, #4]
 8004742:	2200      	movs	r2, #0
 8004744:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8004746:	687b      	ldr	r3, [r7, #4]
 8004748:	2220      	movs	r2, #32
 800474a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800474e:	687b      	ldr	r3, [r7, #4]
 8004750:	2200      	movs	r2, #0
 8004752:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      HAL_I2C_MemTxCpltCallback(hi2c);
 8004756:	6878      	ldr	r0, [r7, #4]
 8004758:	f7ff fe36 	bl	80043c8 <HAL_I2C_MemTxCpltCallback>
}
 800475c:	e002      	b.n	8004764 <I2C_MemoryTransmit_TXE_BTF+0x128>
    I2C_Flush_DR(hi2c);
 800475e:	6878      	ldr	r0, [r7, #4]
 8004760:	f7ff fc6c 	bl	800403c <I2C_Flush_DR>
}
 8004764:	bf00      	nop
 8004766:	3710      	adds	r7, #16
 8004768:	46bd      	mov	sp, r7
 800476a:	bd80      	pop	{r7, pc}

0800476c <I2C_MasterReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 800476c:	b580      	push	{r7, lr}
 800476e:	b084      	sub	sp, #16
 8004770:	af00      	add	r7, sp, #0
 8004772:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8004774:	687b      	ldr	r3, [r7, #4]
 8004776:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800477a:	b2db      	uxtb	r3, r3
 800477c:	2b22      	cmp	r3, #34	@ 0x22
 800477e:	f040 80b9 	bne.w	80048f4 <I2C_MasterReceive_RXNE+0x188>
  {
    uint32_t tmp;
    uint32_t CurrentXferOptions;

    CurrentXferOptions = hi2c->XferOptions;
 8004782:	687b      	ldr	r3, [r7, #4]
 8004784:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004786:	60fb      	str	r3, [r7, #12]
    tmp = hi2c->XferCount;
 8004788:	687b      	ldr	r3, [r7, #4]
 800478a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800478c:	b29b      	uxth	r3, r3
 800478e:	60bb      	str	r3, [r7, #8]
    if (tmp > 3U)
 8004790:	68bb      	ldr	r3, [r7, #8]
 8004792:	2b03      	cmp	r3, #3
 8004794:	d921      	bls.n	80047da <I2C_MasterReceive_RXNE+0x6e>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004796:	687b      	ldr	r3, [r7, #4]
 8004798:	681b      	ldr	r3, [r3, #0]
 800479a:	691a      	ldr	r2, [r3, #16]
 800479c:	687b      	ldr	r3, [r7, #4]
 800479e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80047a0:	b2d2      	uxtb	r2, r2
 80047a2:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80047a4:	687b      	ldr	r3, [r7, #4]
 80047a6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80047a8:	1c5a      	adds	r2, r3, #1
 80047aa:	687b      	ldr	r3, [r7, #4]
 80047ac:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 80047ae:	687b      	ldr	r3, [r7, #4]
 80047b0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80047b2:	b29b      	uxth	r3, r3
 80047b4:	3b01      	subs	r3, #1
 80047b6:	b29a      	uxth	r2, r3
 80047b8:	687b      	ldr	r3, [r7, #4]
 80047ba:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if (hi2c->XferCount == (uint16_t)3)
 80047bc:	687b      	ldr	r3, [r7, #4]
 80047be:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80047c0:	b29b      	uxth	r3, r3
 80047c2:	2b03      	cmp	r3, #3
 80047c4:	f040 8096 	bne.w	80048f4 <I2C_MasterReceive_RXNE+0x188>
      {
        /* Disable BUF interrupt, this help to treat correctly the last 4 bytes
        on BTF subroutine */
        /* Disable BUF interrupt */
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80047c8:	687b      	ldr	r3, [r7, #4]
 80047ca:	681b      	ldr	r3, [r3, #0]
 80047cc:	685a      	ldr	r2, [r3, #4]
 80047ce:	687b      	ldr	r3, [r7, #4]
 80047d0:	681b      	ldr	r3, [r3, #0]
 80047d2:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80047d6:	605a      	str	r2, [r3, #4]
      /* Disable BUF interrupt, this help to treat correctly the last 2 bytes
         on BTF subroutine if there is a reception delay between N-1 and N byte */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
    }
  }
}
 80047d8:	e08c      	b.n	80048f4 <I2C_MasterReceive_RXNE+0x188>
    else if ((hi2c->XferOptions != I2C_FIRST_AND_NEXT_FRAME) && ((tmp == 1U) || (tmp == 0U)))
 80047da:	687b      	ldr	r3, [r7, #4]
 80047dc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80047de:	2b02      	cmp	r3, #2
 80047e0:	d07f      	beq.n	80048e2 <I2C_MasterReceive_RXNE+0x176>
 80047e2:	68bb      	ldr	r3, [r7, #8]
 80047e4:	2b01      	cmp	r3, #1
 80047e6:	d002      	beq.n	80047ee <I2C_MasterReceive_RXNE+0x82>
 80047e8:	68bb      	ldr	r3, [r7, #8]
 80047ea:	2b00      	cmp	r3, #0
 80047ec:	d179      	bne.n	80048e2 <I2C_MasterReceive_RXNE+0x176>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 80047ee:	6878      	ldr	r0, [r7, #4]
 80047f0:	f000 ffcc 	bl	800578c <I2C_WaitOnSTOPRequestThroughIT>
 80047f4:	4603      	mov	r3, r0
 80047f6:	2b00      	cmp	r3, #0
 80047f8:	d14c      	bne.n	8004894 <I2C_MasterReceive_RXNE+0x128>
        CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80047fa:	687b      	ldr	r3, [r7, #4]
 80047fc:	681b      	ldr	r3, [r3, #0]
 80047fe:	681a      	ldr	r2, [r3, #0]
 8004800:	687b      	ldr	r3, [r7, #4]
 8004802:	681b      	ldr	r3, [r3, #0]
 8004804:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004808:	601a      	str	r2, [r3, #0]
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800480a:	687b      	ldr	r3, [r7, #4]
 800480c:	681b      	ldr	r3, [r3, #0]
 800480e:	685a      	ldr	r2, [r3, #4]
 8004810:	687b      	ldr	r3, [r7, #4]
 8004812:	681b      	ldr	r3, [r3, #0]
 8004814:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8004818:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800481a:	687b      	ldr	r3, [r7, #4]
 800481c:	681b      	ldr	r3, [r3, #0]
 800481e:	691a      	ldr	r2, [r3, #16]
 8004820:	687b      	ldr	r3, [r7, #4]
 8004822:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004824:	b2d2      	uxtb	r2, r2
 8004826:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 8004828:	687b      	ldr	r3, [r7, #4]
 800482a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800482c:	1c5a      	adds	r2, r3, #1
 800482e:	687b      	ldr	r3, [r7, #4]
 8004830:	625a      	str	r2, [r3, #36]	@ 0x24
        hi2c->XferCount--;
 8004832:	687b      	ldr	r3, [r7, #4]
 8004834:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004836:	b29b      	uxth	r3, r3
 8004838:	3b01      	subs	r3, #1
 800483a:	b29a      	uxth	r2, r3
 800483c:	687b      	ldr	r3, [r7, #4]
 800483e:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 8004840:	687b      	ldr	r3, [r7, #4]
 8004842:	2220      	movs	r2, #32
 8004844:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8004848:	687b      	ldr	r3, [r7, #4]
 800484a:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800484e:	b2db      	uxtb	r3, r3
 8004850:	2b40      	cmp	r3, #64	@ 0x40
 8004852:	d10a      	bne.n	800486a <I2C_MasterReceive_RXNE+0xfe>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8004854:	687b      	ldr	r3, [r7, #4]
 8004856:	2200      	movs	r2, #0
 8004858:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->PreviousState = I2C_STATE_NONE;
 800485c:	687b      	ldr	r3, [r7, #4]
 800485e:	2200      	movs	r2, #0
 8004860:	631a      	str	r2, [r3, #48]	@ 0x30
          HAL_I2C_MemRxCpltCallback(hi2c);
 8004862:	6878      	ldr	r0, [r7, #4]
 8004864:	f7ff fdba 	bl	80043dc <HAL_I2C_MemRxCpltCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8004868:	e044      	b.n	80048f4 <I2C_MasterReceive_RXNE+0x188>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800486a:	687b      	ldr	r3, [r7, #4]
 800486c:	2200      	movs	r2, #0
 800486e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME))
 8004872:	68fb      	ldr	r3, [r7, #12]
 8004874:	2b08      	cmp	r3, #8
 8004876:	d002      	beq.n	800487e <I2C_MasterReceive_RXNE+0x112>
 8004878:	68fb      	ldr	r3, [r7, #12]
 800487a:	2b20      	cmp	r3, #32
 800487c:	d103      	bne.n	8004886 <I2C_MasterReceive_RXNE+0x11a>
            hi2c->PreviousState = I2C_STATE_NONE;
 800487e:	687b      	ldr	r3, [r7, #4]
 8004880:	2200      	movs	r2, #0
 8004882:	631a      	str	r2, [r3, #48]	@ 0x30
 8004884:	e002      	b.n	800488c <I2C_MasterReceive_RXNE+0x120>
            hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8004886:	687b      	ldr	r3, [r7, #4]
 8004888:	2212      	movs	r2, #18
 800488a:	631a      	str	r2, [r3, #48]	@ 0x30
          HAL_I2C_MasterRxCpltCallback(hi2c);
 800488c:	6878      	ldr	r0, [r7, #4]
 800488e:	f7ff fd65 	bl	800435c <HAL_I2C_MasterRxCpltCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8004892:	e02f      	b.n	80048f4 <I2C_MasterReceive_RXNE+0x188>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004894:	687b      	ldr	r3, [r7, #4]
 8004896:	681b      	ldr	r3, [r3, #0]
 8004898:	685a      	ldr	r2, [r3, #4]
 800489a:	687b      	ldr	r3, [r7, #4]
 800489c:	681b      	ldr	r3, [r3, #0]
 800489e:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 80048a2:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80048a4:	687b      	ldr	r3, [r7, #4]
 80048a6:	681b      	ldr	r3, [r3, #0]
 80048a8:	691a      	ldr	r2, [r3, #16]
 80048aa:	687b      	ldr	r3, [r7, #4]
 80048ac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80048ae:	b2d2      	uxtb	r2, r2
 80048b0:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 80048b2:	687b      	ldr	r3, [r7, #4]
 80048b4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80048b6:	1c5a      	adds	r2, r3, #1
 80048b8:	687b      	ldr	r3, [r7, #4]
 80048ba:	625a      	str	r2, [r3, #36]	@ 0x24
        hi2c->XferCount--;
 80048bc:	687b      	ldr	r3, [r7, #4]
 80048be:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80048c0:	b29b      	uxth	r3, r3
 80048c2:	3b01      	subs	r3, #1
 80048c4:	b29a      	uxth	r2, r3
 80048c6:	687b      	ldr	r3, [r7, #4]
 80048c8:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 80048ca:	687b      	ldr	r3, [r7, #4]
 80048cc:	2220      	movs	r2, #32
 80048ce:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80048d2:	687b      	ldr	r3, [r7, #4]
 80048d4:	2200      	movs	r2, #0
 80048d6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        HAL_I2C_ErrorCallback(hi2c);
 80048da:	6878      	ldr	r0, [r7, #4]
 80048dc:	f7ff fd88 	bl	80043f0 <HAL_I2C_ErrorCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 80048e0:	e008      	b.n	80048f4 <I2C_MasterReceive_RXNE+0x188>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80048e2:	687b      	ldr	r3, [r7, #4]
 80048e4:	681b      	ldr	r3, [r3, #0]
 80048e6:	685a      	ldr	r2, [r3, #4]
 80048e8:	687b      	ldr	r3, [r7, #4]
 80048ea:	681b      	ldr	r3, [r3, #0]
 80048ec:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80048f0:	605a      	str	r2, [r3, #4]
}
 80048f2:	e7ff      	b.n	80048f4 <I2C_MasterReceive_RXNE+0x188>
 80048f4:	bf00      	nop
 80048f6:	3710      	adds	r7, #16
 80048f8:	46bd      	mov	sp, r7
 80048fa:	bd80      	pop	{r7, pc}

080048fc <I2C_MasterReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 80048fc:	b580      	push	{r7, lr}
 80048fe:	b084      	sub	sp, #16
 8004900:	af00      	add	r7, sp, #0
 8004902:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8004904:	687b      	ldr	r3, [r7, #4]
 8004906:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004908:	60fb      	str	r3, [r7, #12]

  if (hi2c->XferCount == 4U)
 800490a:	687b      	ldr	r3, [r7, #4]
 800490c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800490e:	b29b      	uxth	r3, r3
 8004910:	2b04      	cmp	r3, #4
 8004912:	d11b      	bne.n	800494c <I2C_MasterReceive_BTF+0x50>
  {
    /* Disable BUF interrupt, this help to treat correctly the last 2 bytes
       on BTF subroutine if there is a reception delay between N-1 and N byte */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8004914:	687b      	ldr	r3, [r7, #4]
 8004916:	681b      	ldr	r3, [r3, #0]
 8004918:	685a      	ldr	r2, [r3, #4]
 800491a:	687b      	ldr	r3, [r7, #4]
 800491c:	681b      	ldr	r3, [r3, #0]
 800491e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004922:	605a      	str	r2, [r3, #4]

    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004924:	687b      	ldr	r3, [r7, #4]
 8004926:	681b      	ldr	r3, [r3, #0]
 8004928:	691a      	ldr	r2, [r3, #16]
 800492a:	687b      	ldr	r3, [r7, #4]
 800492c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800492e:	b2d2      	uxtb	r2, r2
 8004930:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8004932:	687b      	ldr	r3, [r7, #4]
 8004934:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004936:	1c5a      	adds	r2, r3, #1
 8004938:	687b      	ldr	r3, [r7, #4]
 800493a:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 800493c:	687b      	ldr	r3, [r7, #4]
 800493e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004940:	b29b      	uxth	r3, r3
 8004942:	3b01      	subs	r3, #1
 8004944:	b29a      	uxth	r2, r3
 8004946:	687b      	ldr	r3, [r7, #4]
 8004948:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->pBuffPtr++;

    /* Update counter */
    hi2c->XferCount--;
  }
}
 800494a:	e0c8      	b.n	8004ade <I2C_MasterReceive_BTF+0x1e2>
  else if (hi2c->XferCount == 3U)
 800494c:	687b      	ldr	r3, [r7, #4]
 800494e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004950:	b29b      	uxth	r3, r3
 8004952:	2b03      	cmp	r3, #3
 8004954:	d129      	bne.n	80049aa <I2C_MasterReceive_BTF+0xae>
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8004956:	687b      	ldr	r3, [r7, #4]
 8004958:	681b      	ldr	r3, [r3, #0]
 800495a:	685a      	ldr	r2, [r3, #4]
 800495c:	687b      	ldr	r3, [r7, #4]
 800495e:	681b      	ldr	r3, [r3, #0]
 8004960:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004964:	605a      	str	r2, [r3, #4]
    if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME))
 8004966:	68fb      	ldr	r3, [r7, #12]
 8004968:	2b04      	cmp	r3, #4
 800496a:	d00a      	beq.n	8004982 <I2C_MasterReceive_BTF+0x86>
 800496c:	68fb      	ldr	r3, [r7, #12]
 800496e:	2b02      	cmp	r3, #2
 8004970:	d007      	beq.n	8004982 <I2C_MasterReceive_BTF+0x86>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004972:	687b      	ldr	r3, [r7, #4]
 8004974:	681b      	ldr	r3, [r3, #0]
 8004976:	681a      	ldr	r2, [r3, #0]
 8004978:	687b      	ldr	r3, [r7, #4]
 800497a:	681b      	ldr	r3, [r3, #0]
 800497c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004980:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004982:	687b      	ldr	r3, [r7, #4]
 8004984:	681b      	ldr	r3, [r3, #0]
 8004986:	691a      	ldr	r2, [r3, #16]
 8004988:	687b      	ldr	r3, [r7, #4]
 800498a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800498c:	b2d2      	uxtb	r2, r2
 800498e:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8004990:	687b      	ldr	r3, [r7, #4]
 8004992:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004994:	1c5a      	adds	r2, r3, #1
 8004996:	687b      	ldr	r3, [r7, #4]
 8004998:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 800499a:	687b      	ldr	r3, [r7, #4]
 800499c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800499e:	b29b      	uxth	r3, r3
 80049a0:	3b01      	subs	r3, #1
 80049a2:	b29a      	uxth	r2, r3
 80049a4:	687b      	ldr	r3, [r7, #4]
 80049a6:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 80049a8:	e099      	b.n	8004ade <I2C_MasterReceive_BTF+0x1e2>
  else if (hi2c->XferCount == 2U)
 80049aa:	687b      	ldr	r3, [r7, #4]
 80049ac:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80049ae:	b29b      	uxth	r3, r3
 80049b0:	2b02      	cmp	r3, #2
 80049b2:	f040 8081 	bne.w	8004ab8 <I2C_MasterReceive_BTF+0x1bc>
    if ((CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP))
 80049b6:	68fb      	ldr	r3, [r7, #12]
 80049b8:	2b01      	cmp	r3, #1
 80049ba:	d002      	beq.n	80049c2 <I2C_MasterReceive_BTF+0xc6>
 80049bc:	68fb      	ldr	r3, [r7, #12]
 80049be:	2b10      	cmp	r3, #16
 80049c0:	d108      	bne.n	80049d4 <I2C_MasterReceive_BTF+0xd8>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80049c2:	687b      	ldr	r3, [r7, #4]
 80049c4:	681b      	ldr	r3, [r3, #0]
 80049c6:	681a      	ldr	r2, [r3, #0]
 80049c8:	687b      	ldr	r3, [r7, #4]
 80049ca:	681b      	ldr	r3, [r3, #0]
 80049cc:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80049d0:	601a      	str	r2, [r3, #0]
 80049d2:	e019      	b.n	8004a08 <I2C_MasterReceive_BTF+0x10c>
    else if ((CurrentXferOptions == I2C_NEXT_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_NEXT_FRAME))
 80049d4:	68fb      	ldr	r3, [r7, #12]
 80049d6:	2b04      	cmp	r3, #4
 80049d8:	d002      	beq.n	80049e0 <I2C_MasterReceive_BTF+0xe4>
 80049da:	68fb      	ldr	r3, [r7, #12]
 80049dc:	2b02      	cmp	r3, #2
 80049de:	d108      	bne.n	80049f2 <I2C_MasterReceive_BTF+0xf6>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80049e0:	687b      	ldr	r3, [r7, #4]
 80049e2:	681b      	ldr	r3, [r3, #0]
 80049e4:	681a      	ldr	r2, [r3, #0]
 80049e6:	687b      	ldr	r3, [r7, #4]
 80049e8:	681b      	ldr	r3, [r3, #0]
 80049ea:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80049ee:	601a      	str	r2, [r3, #0]
 80049f0:	e00a      	b.n	8004a08 <I2C_MasterReceive_BTF+0x10c>
    else if (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP)
 80049f2:	68fb      	ldr	r3, [r7, #12]
 80049f4:	2b10      	cmp	r3, #16
 80049f6:	d007      	beq.n	8004a08 <I2C_MasterReceive_BTF+0x10c>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80049f8:	687b      	ldr	r3, [r7, #4]
 80049fa:	681b      	ldr	r3, [r3, #0]
 80049fc:	681a      	ldr	r2, [r3, #0]
 80049fe:	687b      	ldr	r3, [r7, #4]
 8004a00:	681b      	ldr	r3, [r3, #0]
 8004a02:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004a06:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004a08:	687b      	ldr	r3, [r7, #4]
 8004a0a:	681b      	ldr	r3, [r3, #0]
 8004a0c:	691a      	ldr	r2, [r3, #16]
 8004a0e:	687b      	ldr	r3, [r7, #4]
 8004a10:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004a12:	b2d2      	uxtb	r2, r2
 8004a14:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8004a16:	687b      	ldr	r3, [r7, #4]
 8004a18:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004a1a:	1c5a      	adds	r2, r3, #1
 8004a1c:	687b      	ldr	r3, [r7, #4]
 8004a1e:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 8004a20:	687b      	ldr	r3, [r7, #4]
 8004a22:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004a24:	b29b      	uxth	r3, r3
 8004a26:	3b01      	subs	r3, #1
 8004a28:	b29a      	uxth	r2, r3
 8004a2a:	687b      	ldr	r3, [r7, #4]
 8004a2c:	855a      	strh	r2, [r3, #42]	@ 0x2a
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004a2e:	687b      	ldr	r3, [r7, #4]
 8004a30:	681b      	ldr	r3, [r3, #0]
 8004a32:	691a      	ldr	r2, [r3, #16]
 8004a34:	687b      	ldr	r3, [r7, #4]
 8004a36:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004a38:	b2d2      	uxtb	r2, r2
 8004a3a:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8004a3c:	687b      	ldr	r3, [r7, #4]
 8004a3e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004a40:	1c5a      	adds	r2, r3, #1
 8004a42:	687b      	ldr	r3, [r7, #4]
 8004a44:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 8004a46:	687b      	ldr	r3, [r7, #4]
 8004a48:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004a4a:	b29b      	uxth	r3, r3
 8004a4c:	3b01      	subs	r3, #1
 8004a4e:	b29a      	uxth	r2, r3
 8004a50:	687b      	ldr	r3, [r7, #4]
 8004a52:	855a      	strh	r2, [r3, #42]	@ 0x2a
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 8004a54:	687b      	ldr	r3, [r7, #4]
 8004a56:	681b      	ldr	r3, [r3, #0]
 8004a58:	685a      	ldr	r2, [r3, #4]
 8004a5a:	687b      	ldr	r3, [r7, #4]
 8004a5c:	681b      	ldr	r3, [r3, #0]
 8004a5e:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 8004a62:	605a      	str	r2, [r3, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 8004a64:	687b      	ldr	r3, [r7, #4]
 8004a66:	2220      	movs	r2, #32
 8004a68:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8004a6c:	687b      	ldr	r3, [r7, #4]
 8004a6e:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8004a72:	b2db      	uxtb	r3, r3
 8004a74:	2b40      	cmp	r3, #64	@ 0x40
 8004a76:	d10a      	bne.n	8004a8e <I2C_MasterReceive_BTF+0x192>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8004a78:	687b      	ldr	r3, [r7, #4]
 8004a7a:	2200      	movs	r2, #0
 8004a7c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->PreviousState = I2C_STATE_NONE;
 8004a80:	687b      	ldr	r3, [r7, #4]
 8004a82:	2200      	movs	r2, #0
 8004a84:	631a      	str	r2, [r3, #48]	@ 0x30
      HAL_I2C_MemRxCpltCallback(hi2c);
 8004a86:	6878      	ldr	r0, [r7, #4]
 8004a88:	f7ff fca8 	bl	80043dc <HAL_I2C_MemRxCpltCallback>
}
 8004a8c:	e027      	b.n	8004ade <I2C_MasterReceive_BTF+0x1e2>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8004a8e:	687b      	ldr	r3, [r7, #4]
 8004a90:	2200      	movs	r2, #0
 8004a92:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME))
 8004a96:	68fb      	ldr	r3, [r7, #12]
 8004a98:	2b08      	cmp	r3, #8
 8004a9a:	d002      	beq.n	8004aa2 <I2C_MasterReceive_BTF+0x1a6>
 8004a9c:	68fb      	ldr	r3, [r7, #12]
 8004a9e:	2b20      	cmp	r3, #32
 8004aa0:	d103      	bne.n	8004aaa <I2C_MasterReceive_BTF+0x1ae>
        hi2c->PreviousState = I2C_STATE_NONE;
 8004aa2:	687b      	ldr	r3, [r7, #4]
 8004aa4:	2200      	movs	r2, #0
 8004aa6:	631a      	str	r2, [r3, #48]	@ 0x30
 8004aa8:	e002      	b.n	8004ab0 <I2C_MasterReceive_BTF+0x1b4>
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8004aaa:	687b      	ldr	r3, [r7, #4]
 8004aac:	2212      	movs	r2, #18
 8004aae:	631a      	str	r2, [r3, #48]	@ 0x30
      HAL_I2C_MasterRxCpltCallback(hi2c);
 8004ab0:	6878      	ldr	r0, [r7, #4]
 8004ab2:	f7ff fc53 	bl	800435c <HAL_I2C_MasterRxCpltCallback>
}
 8004ab6:	e012      	b.n	8004ade <I2C_MasterReceive_BTF+0x1e2>
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004ab8:	687b      	ldr	r3, [r7, #4]
 8004aba:	681b      	ldr	r3, [r3, #0]
 8004abc:	691a      	ldr	r2, [r3, #16]
 8004abe:	687b      	ldr	r3, [r7, #4]
 8004ac0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004ac2:	b2d2      	uxtb	r2, r2
 8004ac4:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8004ac6:	687b      	ldr	r3, [r7, #4]
 8004ac8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004aca:	1c5a      	adds	r2, r3, #1
 8004acc:	687b      	ldr	r3, [r7, #4]
 8004ace:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 8004ad0:	687b      	ldr	r3, [r7, #4]
 8004ad2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004ad4:	b29b      	uxth	r3, r3
 8004ad6:	3b01      	subs	r3, #1
 8004ad8:	b29a      	uxth	r2, r3
 8004ada:	687b      	ldr	r3, [r7, #4]
 8004adc:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 8004ade:	bf00      	nop
 8004ae0:	3710      	adds	r7, #16
 8004ae2:	46bd      	mov	sp, r7
 8004ae4:	bd80      	pop	{r7, pc}

08004ae6 <I2C_Master_SB>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_SB(I2C_HandleTypeDef *hi2c)
{
 8004ae6:	b480      	push	{r7}
 8004ae8:	b083      	sub	sp, #12
 8004aea:	af00      	add	r7, sp, #0
 8004aec:	6078      	str	r0, [r7, #4]
  if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8004aee:	687b      	ldr	r3, [r7, #4]
 8004af0:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8004af4:	b2db      	uxtb	r3, r3
 8004af6:	2b40      	cmp	r3, #64	@ 0x40
 8004af8:	d117      	bne.n	8004b2a <I2C_Master_SB+0x44>
  {
    if (hi2c->EventCount == 0U)
 8004afa:	687b      	ldr	r3, [r7, #4]
 8004afc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004afe:	2b00      	cmp	r3, #0
 8004b00:	d109      	bne.n	8004b16 <I2C_Master_SB+0x30>
    {
      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 8004b02:	687b      	ldr	r3, [r7, #4]
 8004b04:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004b06:	b2db      	uxtb	r3, r3
 8004b08:	461a      	mov	r2, r3
 8004b0a:	687b      	ldr	r3, [r7, #4]
 8004b0c:	681b      	ldr	r3, [r3, #0]
 8004b0e:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8004b12:	611a      	str	r2, [r3, #16]
      {
        /* Do nothing */
      }
    }
  }
}
 8004b14:	e067      	b.n	8004be6 <I2C_Master_SB+0x100>
      hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 8004b16:	687b      	ldr	r3, [r7, #4]
 8004b18:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004b1a:	b2db      	uxtb	r3, r3
 8004b1c:	f043 0301 	orr.w	r3, r3, #1
 8004b20:	b2da      	uxtb	r2, r3
 8004b22:	687b      	ldr	r3, [r7, #4]
 8004b24:	681b      	ldr	r3, [r3, #0]
 8004b26:	611a      	str	r2, [r3, #16]
}
 8004b28:	e05d      	b.n	8004be6 <I2C_Master_SB+0x100>
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8004b2a:	687b      	ldr	r3, [r7, #4]
 8004b2c:	691b      	ldr	r3, [r3, #16]
 8004b2e:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004b32:	d133      	bne.n	8004b9c <I2C_Master_SB+0xb6>
      if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004b3a:	b2db      	uxtb	r3, r3
 8004b3c:	2b21      	cmp	r3, #33	@ 0x21
 8004b3e:	d109      	bne.n	8004b54 <I2C_Master_SB+0x6e>
        hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 8004b40:	687b      	ldr	r3, [r7, #4]
 8004b42:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004b44:	b2db      	uxtb	r3, r3
 8004b46:	461a      	mov	r2, r3
 8004b48:	687b      	ldr	r3, [r7, #4]
 8004b4a:	681b      	ldr	r3, [r3, #0]
 8004b4c:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8004b50:	611a      	str	r2, [r3, #16]
 8004b52:	e008      	b.n	8004b66 <I2C_Master_SB+0x80>
        hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 8004b54:	687b      	ldr	r3, [r7, #4]
 8004b56:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004b58:	b2db      	uxtb	r3, r3
 8004b5a:	f043 0301 	orr.w	r3, r3, #1
 8004b5e:	b2da      	uxtb	r2, r3
 8004b60:	687b      	ldr	r3, [r7, #4]
 8004b62:	681b      	ldr	r3, [r3, #0]
 8004b64:	611a      	str	r2, [r3, #16]
      if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 8004b66:	687b      	ldr	r3, [r7, #4]
 8004b68:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004b6a:	2b00      	cmp	r3, #0
 8004b6c:	d004      	beq.n	8004b78 <I2C_Master_SB+0x92>
 8004b6e:	687b      	ldr	r3, [r7, #4]
 8004b70:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004b72:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004b74:	2b00      	cmp	r3, #0
 8004b76:	d108      	bne.n	8004b8a <I2C_Master_SB+0xa4>
          || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 8004b78:	687b      	ldr	r3, [r7, #4]
 8004b7a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004b7c:	2b00      	cmp	r3, #0
 8004b7e:	d032      	beq.n	8004be6 <I2C_Master_SB+0x100>
 8004b80:	687b      	ldr	r3, [r7, #4]
 8004b82:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004b84:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004b86:	2b00      	cmp	r3, #0
 8004b88:	d02d      	beq.n	8004be6 <I2C_Master_SB+0x100>
        SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8004b8a:	687b      	ldr	r3, [r7, #4]
 8004b8c:	681b      	ldr	r3, [r3, #0]
 8004b8e:	685a      	ldr	r2, [r3, #4]
 8004b90:	687b      	ldr	r3, [r7, #4]
 8004b92:	681b      	ldr	r3, [r3, #0]
 8004b94:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004b98:	605a      	str	r2, [r3, #4]
}
 8004b9a:	e024      	b.n	8004be6 <I2C_Master_SB+0x100>
      if (hi2c->EventCount == 0U)
 8004b9c:	687b      	ldr	r3, [r7, #4]
 8004b9e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004ba0:	2b00      	cmp	r3, #0
 8004ba2:	d10e      	bne.n	8004bc2 <I2C_Master_SB+0xdc>
        hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(hi2c->Devaddress);
 8004ba4:	687b      	ldr	r3, [r7, #4]
 8004ba6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004ba8:	b29b      	uxth	r3, r3
 8004baa:	11db      	asrs	r3, r3, #7
 8004bac:	b2db      	uxtb	r3, r3
 8004bae:	f003 0306 	and.w	r3, r3, #6
 8004bb2:	b2db      	uxtb	r3, r3
 8004bb4:	f063 030f 	orn	r3, r3, #15
 8004bb8:	b2da      	uxtb	r2, r3
 8004bba:	687b      	ldr	r3, [r7, #4]
 8004bbc:	681b      	ldr	r3, [r3, #0]
 8004bbe:	611a      	str	r2, [r3, #16]
}
 8004bc0:	e011      	b.n	8004be6 <I2C_Master_SB+0x100>
      else if (hi2c->EventCount == 1U)
 8004bc2:	687b      	ldr	r3, [r7, #4]
 8004bc4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004bc6:	2b01      	cmp	r3, #1
 8004bc8:	d10d      	bne.n	8004be6 <I2C_Master_SB+0x100>
        hi2c->Instance->DR = I2C_10BIT_HEADER_READ(hi2c->Devaddress);
 8004bca:	687b      	ldr	r3, [r7, #4]
 8004bcc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004bce:	b29b      	uxth	r3, r3
 8004bd0:	11db      	asrs	r3, r3, #7
 8004bd2:	b2db      	uxtb	r3, r3
 8004bd4:	f003 0306 	and.w	r3, r3, #6
 8004bd8:	b2db      	uxtb	r3, r3
 8004bda:	f063 030e 	orn	r3, r3, #14
 8004bde:	b2da      	uxtb	r2, r3
 8004be0:	687b      	ldr	r3, [r7, #4]
 8004be2:	681b      	ldr	r3, [r3, #0]
 8004be4:	611a      	str	r2, [r3, #16]
}
 8004be6:	bf00      	nop
 8004be8:	370c      	adds	r7, #12
 8004bea:	46bd      	mov	sp, r7
 8004bec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bf0:	4770      	bx	lr

08004bf2 <I2C_Master_ADD10>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADD10(I2C_HandleTypeDef *hi2c)
{
 8004bf2:	b480      	push	{r7}
 8004bf4:	b083      	sub	sp, #12
 8004bf6:	af00      	add	r7, sp, #0
 8004bf8:	6078      	str	r0, [r7, #4]
  /* Send slave address */
  hi2c->Instance->DR = I2C_10BIT_ADDRESS(hi2c->Devaddress);
 8004bfa:	687b      	ldr	r3, [r7, #4]
 8004bfc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004bfe:	b2da      	uxtb	r2, r3
 8004c00:	687b      	ldr	r3, [r7, #4]
 8004c02:	681b      	ldr	r3, [r3, #0]
 8004c04:	611a      	str	r2, [r3, #16]

  if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 8004c06:	687b      	ldr	r3, [r7, #4]
 8004c08:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004c0a:	2b00      	cmp	r3, #0
 8004c0c:	d004      	beq.n	8004c18 <I2C_Master_ADD10+0x26>
 8004c0e:	687b      	ldr	r3, [r7, #4]
 8004c10:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004c12:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004c14:	2b00      	cmp	r3, #0
 8004c16:	d108      	bne.n	8004c2a <I2C_Master_ADD10+0x38>
      || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 8004c18:	687b      	ldr	r3, [r7, #4]
 8004c1a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004c1c:	2b00      	cmp	r3, #0
 8004c1e:	d00c      	beq.n	8004c3a <I2C_Master_ADD10+0x48>
 8004c20:	687b      	ldr	r3, [r7, #4]
 8004c22:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004c24:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004c26:	2b00      	cmp	r3, #0
 8004c28:	d007      	beq.n	8004c3a <I2C_Master_ADD10+0x48>
  {
    /* Enable DMA Request */
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8004c2a:	687b      	ldr	r3, [r7, #4]
 8004c2c:	681b      	ldr	r3, [r3, #0]
 8004c2e:	685a      	ldr	r2, [r3, #4]
 8004c30:	687b      	ldr	r3, [r7, #4]
 8004c32:	681b      	ldr	r3, [r3, #0]
 8004c34:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004c38:	605a      	str	r2, [r3, #4]
  }
}
 8004c3a:	bf00      	nop
 8004c3c:	370c      	adds	r7, #12
 8004c3e:	46bd      	mov	sp, r7
 8004c40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c44:	4770      	bx	lr

08004c46 <I2C_Master_ADDR>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADDR(I2C_HandleTypeDef *hi2c)
{
 8004c46:	b480      	push	{r7}
 8004c48:	b091      	sub	sp, #68	@ 0x44
 8004c4a:	af00      	add	r7, sp, #0
 8004c4c:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_ModeTypeDef CurrentMode       = hi2c->Mode;
 8004c4e:	687b      	ldr	r3, [r7, #4]
 8004c50:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8004c54:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
  uint32_t CurrentXferOptions           = hi2c->XferOptions;
 8004c58:	687b      	ldr	r3, [r7, #4]
 8004c5a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004c5c:	63bb      	str	r3, [r7, #56]	@ 0x38
  uint32_t Prev_State                   = hi2c->PreviousState;
 8004c5e:	687b      	ldr	r3, [r7, #4]
 8004c60:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004c62:	637b      	str	r3, [r7, #52]	@ 0x34

  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8004c64:	687b      	ldr	r3, [r7, #4]
 8004c66:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004c6a:	b2db      	uxtb	r3, r3
 8004c6c:	2b22      	cmp	r3, #34	@ 0x22
 8004c6e:	f040 8169 	bne.w	8004f44 <I2C_Master_ADDR+0x2fe>
  {
    if ((hi2c->EventCount == 0U) && (CurrentMode == HAL_I2C_MODE_MEM))
 8004c72:	687b      	ldr	r3, [r7, #4]
 8004c74:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004c76:	2b00      	cmp	r3, #0
 8004c78:	d10f      	bne.n	8004c9a <I2C_Master_ADDR+0x54>
 8004c7a:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8004c7e:	2b40      	cmp	r3, #64	@ 0x40
 8004c80:	d10b      	bne.n	8004c9a <I2C_Master_ADDR+0x54>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004c82:	2300      	movs	r3, #0
 8004c84:	633b      	str	r3, [r7, #48]	@ 0x30
 8004c86:	687b      	ldr	r3, [r7, #4]
 8004c88:	681b      	ldr	r3, [r3, #0]
 8004c8a:	695b      	ldr	r3, [r3, #20]
 8004c8c:	633b      	str	r3, [r7, #48]	@ 0x30
 8004c8e:	687b      	ldr	r3, [r7, #4]
 8004c90:	681b      	ldr	r3, [r3, #0]
 8004c92:	699b      	ldr	r3, [r3, #24]
 8004c94:	633b      	str	r3, [r7, #48]	@ 0x30
 8004c96:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004c98:	e160      	b.n	8004f5c <I2C_Master_ADDR+0x316>
    }
    else if ((hi2c->EventCount == 0U) && (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT))
 8004c9a:	687b      	ldr	r3, [r7, #4]
 8004c9c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004c9e:	2b00      	cmp	r3, #0
 8004ca0:	d11d      	bne.n	8004cde <I2C_Master_ADDR+0x98>
 8004ca2:	687b      	ldr	r3, [r7, #4]
 8004ca4:	691b      	ldr	r3, [r3, #16]
 8004ca6:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 8004caa:	d118      	bne.n	8004cde <I2C_Master_ADDR+0x98>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004cac:	2300      	movs	r3, #0
 8004cae:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004cb0:	687b      	ldr	r3, [r7, #4]
 8004cb2:	681b      	ldr	r3, [r3, #0]
 8004cb4:	695b      	ldr	r3, [r3, #20]
 8004cb6:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004cb8:	687b      	ldr	r3, [r7, #4]
 8004cba:	681b      	ldr	r3, [r3, #0]
 8004cbc:	699b      	ldr	r3, [r3, #24]
 8004cbe:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004cc0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c

      /* Generate Restart */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004cc2:	687b      	ldr	r3, [r7, #4]
 8004cc4:	681b      	ldr	r3, [r3, #0]
 8004cc6:	681a      	ldr	r2, [r3, #0]
 8004cc8:	687b      	ldr	r3, [r7, #4]
 8004cca:	681b      	ldr	r3, [r3, #0]
 8004ccc:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004cd0:	601a      	str	r2, [r3, #0]

      hi2c->EventCount++;
 8004cd2:	687b      	ldr	r3, [r7, #4]
 8004cd4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004cd6:	1c5a      	adds	r2, r3, #1
 8004cd8:	687b      	ldr	r3, [r7, #4]
 8004cda:	651a      	str	r2, [r3, #80]	@ 0x50
 8004cdc:	e13e      	b.n	8004f5c <I2C_Master_ADDR+0x316>
    }
    else
    {
      if (hi2c->XferCount == 0U)
 8004cde:	687b      	ldr	r3, [r7, #4]
 8004ce0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004ce2:	b29b      	uxth	r3, r3
 8004ce4:	2b00      	cmp	r3, #0
 8004ce6:	d113      	bne.n	8004d10 <I2C_Master_ADDR+0xca>
      {
        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004ce8:	2300      	movs	r3, #0
 8004cea:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004cec:	687b      	ldr	r3, [r7, #4]
 8004cee:	681b      	ldr	r3, [r3, #0]
 8004cf0:	695b      	ldr	r3, [r3, #20]
 8004cf2:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004cf4:	687b      	ldr	r3, [r7, #4]
 8004cf6:	681b      	ldr	r3, [r3, #0]
 8004cf8:	699b      	ldr	r3, [r3, #24]
 8004cfa:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004cfc:	6abb      	ldr	r3, [r7, #40]	@ 0x28

        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004cfe:	687b      	ldr	r3, [r7, #4]
 8004d00:	681b      	ldr	r3, [r3, #0]
 8004d02:	681a      	ldr	r2, [r3, #0]
 8004d04:	687b      	ldr	r3, [r7, #4]
 8004d06:	681b      	ldr	r3, [r3, #0]
 8004d08:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004d0c:	601a      	str	r2, [r3, #0]
 8004d0e:	e115      	b.n	8004f3c <I2C_Master_ADDR+0x2f6>
      }
      else if (hi2c->XferCount == 1U)
 8004d10:	687b      	ldr	r3, [r7, #4]
 8004d12:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004d14:	b29b      	uxth	r3, r3
 8004d16:	2b01      	cmp	r3, #1
 8004d18:	f040 808a 	bne.w	8004e30 <I2C_Master_ADDR+0x1ea>
      {
        if (CurrentXferOptions == I2C_NO_OPTION_FRAME)
 8004d1c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004d1e:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8004d22:	d137      	bne.n	8004d94 <I2C_Master_ADDR+0x14e>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004d24:	687b      	ldr	r3, [r7, #4]
 8004d26:	681b      	ldr	r3, [r3, #0]
 8004d28:	681a      	ldr	r2, [r3, #0]
 8004d2a:	687b      	ldr	r3, [r7, #4]
 8004d2c:	681b      	ldr	r3, [r3, #0]
 8004d2e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004d32:	601a      	str	r2, [r3, #0]

          if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8004d34:	687b      	ldr	r3, [r7, #4]
 8004d36:	681b      	ldr	r3, [r3, #0]
 8004d38:	685b      	ldr	r3, [r3, #4]
 8004d3a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004d3e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004d42:	d113      	bne.n	8004d6c <I2C_Master_ADDR+0x126>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004d44:	687b      	ldr	r3, [r7, #4]
 8004d46:	681b      	ldr	r3, [r3, #0]
 8004d48:	681a      	ldr	r2, [r3, #0]
 8004d4a:	687b      	ldr	r3, [r7, #4]
 8004d4c:	681b      	ldr	r3, [r3, #0]
 8004d4e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004d52:	601a      	str	r2, [r3, #0]

            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004d54:	2300      	movs	r3, #0
 8004d56:	627b      	str	r3, [r7, #36]	@ 0x24
 8004d58:	687b      	ldr	r3, [r7, #4]
 8004d5a:	681b      	ldr	r3, [r3, #0]
 8004d5c:	695b      	ldr	r3, [r3, #20]
 8004d5e:	627b      	str	r3, [r7, #36]	@ 0x24
 8004d60:	687b      	ldr	r3, [r7, #4]
 8004d62:	681b      	ldr	r3, [r3, #0]
 8004d64:	699b      	ldr	r3, [r3, #24]
 8004d66:	627b      	str	r3, [r7, #36]	@ 0x24
 8004d68:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004d6a:	e0e7      	b.n	8004f3c <I2C_Master_ADDR+0x2f6>
          }
          else
          {
            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004d6c:	2300      	movs	r3, #0
 8004d6e:	623b      	str	r3, [r7, #32]
 8004d70:	687b      	ldr	r3, [r7, #4]
 8004d72:	681b      	ldr	r3, [r3, #0]
 8004d74:	695b      	ldr	r3, [r3, #20]
 8004d76:	623b      	str	r3, [r7, #32]
 8004d78:	687b      	ldr	r3, [r7, #4]
 8004d7a:	681b      	ldr	r3, [r3, #0]
 8004d7c:	699b      	ldr	r3, [r3, #24]
 8004d7e:	623b      	str	r3, [r7, #32]
 8004d80:	6a3b      	ldr	r3, [r7, #32]

            /* Generate Stop */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004d82:	687b      	ldr	r3, [r7, #4]
 8004d84:	681b      	ldr	r3, [r3, #0]
 8004d86:	681a      	ldr	r2, [r3, #0]
 8004d88:	687b      	ldr	r3, [r7, #4]
 8004d8a:	681b      	ldr	r3, [r3, #0]
 8004d8c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004d90:	601a      	str	r2, [r3, #0]
 8004d92:	e0d3      	b.n	8004f3c <I2C_Master_ADDR+0x2f6>
          }
        }
        /* Prepare next transfer or stop current transfer */
        else if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) \
 8004d94:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004d96:	2b08      	cmp	r3, #8
 8004d98:	d02e      	beq.n	8004df8 <I2C_Master_ADDR+0x1b2>
 8004d9a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004d9c:	2b20      	cmp	r3, #32
 8004d9e:	d02b      	beq.n	8004df8 <I2C_Master_ADDR+0x1b2>
                 && ((Prev_State != I2C_STATE_MASTER_BUSY_RX) || (CurrentXferOptions == I2C_FIRST_FRAME)))
 8004da0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004da2:	2b12      	cmp	r3, #18
 8004da4:	d102      	bne.n	8004dac <I2C_Master_ADDR+0x166>
 8004da6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004da8:	2b01      	cmp	r3, #1
 8004daa:	d125      	bne.n	8004df8 <I2C_Master_ADDR+0x1b2>
        {
          if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 8004dac:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004dae:	2b04      	cmp	r3, #4
 8004db0:	d00e      	beq.n	8004dd0 <I2C_Master_ADDR+0x18a>
 8004db2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004db4:	2b02      	cmp	r3, #2
 8004db6:	d00b      	beq.n	8004dd0 <I2C_Master_ADDR+0x18a>
 8004db8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004dba:	2b10      	cmp	r3, #16
 8004dbc:	d008      	beq.n	8004dd0 <I2C_Master_ADDR+0x18a>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004dbe:	687b      	ldr	r3, [r7, #4]
 8004dc0:	681b      	ldr	r3, [r3, #0]
 8004dc2:	681a      	ldr	r2, [r3, #0]
 8004dc4:	687b      	ldr	r3, [r7, #4]
 8004dc6:	681b      	ldr	r3, [r3, #0]
 8004dc8:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004dcc:	601a      	str	r2, [r3, #0]
 8004dce:	e007      	b.n	8004de0 <I2C_Master_ADDR+0x19a>
          }
          else
          {
            /* Enable Acknowledge */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004dd0:	687b      	ldr	r3, [r7, #4]
 8004dd2:	681b      	ldr	r3, [r3, #0]
 8004dd4:	681a      	ldr	r2, [r3, #0]
 8004dd6:	687b      	ldr	r3, [r7, #4]
 8004dd8:	681b      	ldr	r3, [r3, #0]
 8004dda:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8004dde:	601a      	str	r2, [r3, #0]
          }

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004de0:	2300      	movs	r3, #0
 8004de2:	61fb      	str	r3, [r7, #28]
 8004de4:	687b      	ldr	r3, [r7, #4]
 8004de6:	681b      	ldr	r3, [r3, #0]
 8004de8:	695b      	ldr	r3, [r3, #20]
 8004dea:	61fb      	str	r3, [r7, #28]
 8004dec:	687b      	ldr	r3, [r7, #4]
 8004dee:	681b      	ldr	r3, [r3, #0]
 8004df0:	699b      	ldr	r3, [r3, #24]
 8004df2:	61fb      	str	r3, [r7, #28]
 8004df4:	69fb      	ldr	r3, [r7, #28]
 8004df6:	e0a1      	b.n	8004f3c <I2C_Master_ADDR+0x2f6>
        }
        else
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004df8:	687b      	ldr	r3, [r7, #4]
 8004dfa:	681b      	ldr	r3, [r3, #0]
 8004dfc:	681a      	ldr	r2, [r3, #0]
 8004dfe:	687b      	ldr	r3, [r7, #4]
 8004e00:	681b      	ldr	r3, [r3, #0]
 8004e02:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004e06:	601a      	str	r2, [r3, #0]

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004e08:	2300      	movs	r3, #0
 8004e0a:	61bb      	str	r3, [r7, #24]
 8004e0c:	687b      	ldr	r3, [r7, #4]
 8004e0e:	681b      	ldr	r3, [r3, #0]
 8004e10:	695b      	ldr	r3, [r3, #20]
 8004e12:	61bb      	str	r3, [r7, #24]
 8004e14:	687b      	ldr	r3, [r7, #4]
 8004e16:	681b      	ldr	r3, [r3, #0]
 8004e18:	699b      	ldr	r3, [r3, #24]
 8004e1a:	61bb      	str	r3, [r7, #24]
 8004e1c:	69bb      	ldr	r3, [r7, #24]

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004e1e:	687b      	ldr	r3, [r7, #4]
 8004e20:	681b      	ldr	r3, [r3, #0]
 8004e22:	681a      	ldr	r2, [r3, #0]
 8004e24:	687b      	ldr	r3, [r7, #4]
 8004e26:	681b      	ldr	r3, [r3, #0]
 8004e28:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004e2c:	601a      	str	r2, [r3, #0]
 8004e2e:	e085      	b.n	8004f3c <I2C_Master_ADDR+0x2f6>
        }
      }
      else if (hi2c->XferCount == 2U)
 8004e30:	687b      	ldr	r3, [r7, #4]
 8004e32:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004e34:	b29b      	uxth	r3, r3
 8004e36:	2b02      	cmp	r3, #2
 8004e38:	d14d      	bne.n	8004ed6 <I2C_Master_ADDR+0x290>
      {
        if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 8004e3a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004e3c:	2b04      	cmp	r3, #4
 8004e3e:	d016      	beq.n	8004e6e <I2C_Master_ADDR+0x228>
 8004e40:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004e42:	2b02      	cmp	r3, #2
 8004e44:	d013      	beq.n	8004e6e <I2C_Master_ADDR+0x228>
 8004e46:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004e48:	2b10      	cmp	r3, #16
 8004e4a:	d010      	beq.n	8004e6e <I2C_Master_ADDR+0x228>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004e4c:	687b      	ldr	r3, [r7, #4]
 8004e4e:	681b      	ldr	r3, [r3, #0]
 8004e50:	681a      	ldr	r2, [r3, #0]
 8004e52:	687b      	ldr	r3, [r7, #4]
 8004e54:	681b      	ldr	r3, [r3, #0]
 8004e56:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004e5a:	601a      	str	r2, [r3, #0]

          /* Enable Pos */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004e5c:	687b      	ldr	r3, [r7, #4]
 8004e5e:	681b      	ldr	r3, [r3, #0]
 8004e60:	681a      	ldr	r2, [r3, #0]
 8004e62:	687b      	ldr	r3, [r7, #4]
 8004e64:	681b      	ldr	r3, [r3, #0]
 8004e66:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004e6a:	601a      	str	r2, [r3, #0]
 8004e6c:	e007      	b.n	8004e7e <I2C_Master_ADDR+0x238>
        }
        else
        {
          /* Enable Acknowledge */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004e6e:	687b      	ldr	r3, [r7, #4]
 8004e70:	681b      	ldr	r3, [r3, #0]
 8004e72:	681a      	ldr	r2, [r3, #0]
 8004e74:	687b      	ldr	r3, [r7, #4]
 8004e76:	681b      	ldr	r3, [r3, #0]
 8004e78:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8004e7c:	601a      	str	r2, [r3, #0]
        }

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 8004e7e:	687b      	ldr	r3, [r7, #4]
 8004e80:	681b      	ldr	r3, [r3, #0]
 8004e82:	685b      	ldr	r3, [r3, #4]
 8004e84:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004e88:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004e8c:	d117      	bne.n	8004ebe <I2C_Master_ADDR+0x278>
 8004e8e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004e90:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8004e94:	d00b      	beq.n	8004eae <I2C_Master_ADDR+0x268>
 8004e96:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004e98:	2b01      	cmp	r3, #1
 8004e9a:	d008      	beq.n	8004eae <I2C_Master_ADDR+0x268>
 8004e9c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004e9e:	2b08      	cmp	r3, #8
 8004ea0:	d005      	beq.n	8004eae <I2C_Master_ADDR+0x268>
 8004ea2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004ea4:	2b10      	cmp	r3, #16
 8004ea6:	d002      	beq.n	8004eae <I2C_Master_ADDR+0x268>
 8004ea8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004eaa:	2b20      	cmp	r3, #32
 8004eac:	d107      	bne.n	8004ebe <I2C_Master_ADDR+0x278>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 8004eae:	687b      	ldr	r3, [r7, #4]
 8004eb0:	681b      	ldr	r3, [r3, #0]
 8004eb2:	685a      	ldr	r2, [r3, #4]
 8004eb4:	687b      	ldr	r3, [r7, #4]
 8004eb6:	681b      	ldr	r3, [r3, #0]
 8004eb8:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8004ebc:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004ebe:	2300      	movs	r3, #0
 8004ec0:	617b      	str	r3, [r7, #20]
 8004ec2:	687b      	ldr	r3, [r7, #4]
 8004ec4:	681b      	ldr	r3, [r3, #0]
 8004ec6:	695b      	ldr	r3, [r3, #20]
 8004ec8:	617b      	str	r3, [r7, #20]
 8004eca:	687b      	ldr	r3, [r7, #4]
 8004ecc:	681b      	ldr	r3, [r3, #0]
 8004ece:	699b      	ldr	r3, [r3, #24]
 8004ed0:	617b      	str	r3, [r7, #20]
 8004ed2:	697b      	ldr	r3, [r7, #20]
 8004ed4:	e032      	b.n	8004f3c <I2C_Master_ADDR+0x2f6>
      }
      else
      {
        /* Enable Acknowledge */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004ed6:	687b      	ldr	r3, [r7, #4]
 8004ed8:	681b      	ldr	r3, [r3, #0]
 8004eda:	681a      	ldr	r2, [r3, #0]
 8004edc:	687b      	ldr	r3, [r7, #4]
 8004ede:	681b      	ldr	r3, [r3, #0]
 8004ee0:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8004ee4:	601a      	str	r2, [r3, #0]

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 8004ee6:	687b      	ldr	r3, [r7, #4]
 8004ee8:	681b      	ldr	r3, [r3, #0]
 8004eea:	685b      	ldr	r3, [r3, #4]
 8004eec:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004ef0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004ef4:	d117      	bne.n	8004f26 <I2C_Master_ADDR+0x2e0>
 8004ef6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004ef8:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8004efc:	d00b      	beq.n	8004f16 <I2C_Master_ADDR+0x2d0>
 8004efe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004f00:	2b01      	cmp	r3, #1
 8004f02:	d008      	beq.n	8004f16 <I2C_Master_ADDR+0x2d0>
 8004f04:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004f06:	2b08      	cmp	r3, #8
 8004f08:	d005      	beq.n	8004f16 <I2C_Master_ADDR+0x2d0>
 8004f0a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004f0c:	2b10      	cmp	r3, #16
 8004f0e:	d002      	beq.n	8004f16 <I2C_Master_ADDR+0x2d0>
 8004f10:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004f12:	2b20      	cmp	r3, #32
 8004f14:	d107      	bne.n	8004f26 <I2C_Master_ADDR+0x2e0>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 8004f16:	687b      	ldr	r3, [r7, #4]
 8004f18:	681b      	ldr	r3, [r3, #0]
 8004f1a:	685a      	ldr	r2, [r3, #4]
 8004f1c:	687b      	ldr	r3, [r7, #4]
 8004f1e:	681b      	ldr	r3, [r3, #0]
 8004f20:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8004f24:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004f26:	2300      	movs	r3, #0
 8004f28:	613b      	str	r3, [r7, #16]
 8004f2a:	687b      	ldr	r3, [r7, #4]
 8004f2c:	681b      	ldr	r3, [r3, #0]
 8004f2e:	695b      	ldr	r3, [r3, #20]
 8004f30:	613b      	str	r3, [r7, #16]
 8004f32:	687b      	ldr	r3, [r7, #4]
 8004f34:	681b      	ldr	r3, [r3, #0]
 8004f36:	699b      	ldr	r3, [r3, #24]
 8004f38:	613b      	str	r3, [r7, #16]
 8004f3a:	693b      	ldr	r3, [r7, #16]
      }

      /* Reset Event counter  */
      hi2c->EventCount = 0U;
 8004f3c:	687b      	ldr	r3, [r7, #4]
 8004f3e:	2200      	movs	r2, #0
 8004f40:	651a      	str	r2, [r3, #80]	@ 0x50
  else
  {
    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
  }
}
 8004f42:	e00b      	b.n	8004f5c <I2C_Master_ADDR+0x316>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004f44:	2300      	movs	r3, #0
 8004f46:	60fb      	str	r3, [r7, #12]
 8004f48:	687b      	ldr	r3, [r7, #4]
 8004f4a:	681b      	ldr	r3, [r3, #0]
 8004f4c:	695b      	ldr	r3, [r3, #20]
 8004f4e:	60fb      	str	r3, [r7, #12]
 8004f50:	687b      	ldr	r3, [r7, #4]
 8004f52:	681b      	ldr	r3, [r3, #0]
 8004f54:	699b      	ldr	r3, [r3, #24]
 8004f56:	60fb      	str	r3, [r7, #12]
 8004f58:	68fb      	ldr	r3, [r7, #12]
}
 8004f5a:	e7ff      	b.n	8004f5c <I2C_Master_ADDR+0x316>
 8004f5c:	bf00      	nop
 8004f5e:	3744      	adds	r7, #68	@ 0x44
 8004f60:	46bd      	mov	sp, r7
 8004f62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f66:	4770      	bx	lr

08004f68 <I2C_SlaveTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 8004f68:	b580      	push	{r7, lr}
 8004f6a:	b084      	sub	sp, #16
 8004f6c:	af00      	add	r7, sp, #0
 8004f6e:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8004f70:	687b      	ldr	r3, [r7, #4]
 8004f72:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004f76:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 8004f78:	687b      	ldr	r3, [r7, #4]
 8004f7a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004f7c:	b29b      	uxth	r3, r3
 8004f7e:	2b00      	cmp	r3, #0
 8004f80:	d02b      	beq.n	8004fda <I2C_SlaveTransmit_TXE+0x72>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004f82:	687b      	ldr	r3, [r7, #4]
 8004f84:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004f86:	781a      	ldrb	r2, [r3, #0]
 8004f88:	687b      	ldr	r3, [r7, #4]
 8004f8a:	681b      	ldr	r3, [r3, #0]
 8004f8c:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8004f8e:	687b      	ldr	r3, [r7, #4]
 8004f90:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004f92:	1c5a      	adds	r2, r3, #1
 8004f94:	687b      	ldr	r3, [r7, #4]
 8004f96:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 8004f98:	687b      	ldr	r3, [r7, #4]
 8004f9a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004f9c:	b29b      	uxth	r3, r3
 8004f9e:	3b01      	subs	r3, #1
 8004fa0:	b29a      	uxth	r2, r3
 8004fa2:	687b      	ldr	r3, [r7, #4]
 8004fa4:	855a      	strh	r2, [r3, #42]	@ 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8004fa6:	687b      	ldr	r3, [r7, #4]
 8004fa8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004faa:	b29b      	uxth	r3, r3
 8004fac:	2b00      	cmp	r3, #0
 8004fae:	d114      	bne.n	8004fda <I2C_SlaveTransmit_TXE+0x72>
 8004fb0:	7bfb      	ldrb	r3, [r7, #15]
 8004fb2:	2b29      	cmp	r3, #41	@ 0x29
 8004fb4:	d111      	bne.n	8004fda <I2C_SlaveTransmit_TXE+0x72>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8004fb6:	687b      	ldr	r3, [r7, #4]
 8004fb8:	681b      	ldr	r3, [r3, #0]
 8004fba:	685a      	ldr	r2, [r3, #4]
 8004fbc:	687b      	ldr	r3, [r7, #4]
 8004fbe:	681b      	ldr	r3, [r3, #0]
 8004fc0:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004fc4:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8004fc6:	687b      	ldr	r3, [r7, #4]
 8004fc8:	2221      	movs	r2, #33	@ 0x21
 8004fca:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8004fcc:	687b      	ldr	r3, [r7, #4]
 8004fce:	2228      	movs	r2, #40	@ 0x28
 8004fd0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveTxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveTxCpltCallback(hi2c);
 8004fd4:	6878      	ldr	r0, [r7, #4]
 8004fd6:	f7ff f9cb 	bl	8004370 <HAL_I2C_SlaveTxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 8004fda:	bf00      	nop
 8004fdc:	3710      	adds	r7, #16
 8004fde:	46bd      	mov	sp, r7
 8004fe0:	bd80      	pop	{r7, pc}

08004fe2 <I2C_SlaveTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 8004fe2:	b480      	push	{r7}
 8004fe4:	b083      	sub	sp, #12
 8004fe6:	af00      	add	r7, sp, #0
 8004fe8:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 8004fea:	687b      	ldr	r3, [r7, #4]
 8004fec:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004fee:	b29b      	uxth	r3, r3
 8004ff0:	2b00      	cmp	r3, #0
 8004ff2:	d011      	beq.n	8005018 <I2C_SlaveTransmit_BTF+0x36>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004ff4:	687b      	ldr	r3, [r7, #4]
 8004ff6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004ff8:	781a      	ldrb	r2, [r3, #0]
 8004ffa:	687b      	ldr	r3, [r7, #4]
 8004ffc:	681b      	ldr	r3, [r3, #0]
 8004ffe:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8005000:	687b      	ldr	r3, [r7, #4]
 8005002:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005004:	1c5a      	adds	r2, r3, #1
 8005006:	687b      	ldr	r3, [r7, #4]
 8005008:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 800500a:	687b      	ldr	r3, [r7, #4]
 800500c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800500e:	b29b      	uxth	r3, r3
 8005010:	3b01      	subs	r3, #1
 8005012:	b29a      	uxth	r2, r3
 8005014:	687b      	ldr	r3, [r7, #4]
 8005016:	855a      	strh	r2, [r3, #42]	@ 0x2a
  }
}
 8005018:	bf00      	nop
 800501a:	370c      	adds	r7, #12
 800501c:	46bd      	mov	sp, r7
 800501e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005022:	4770      	bx	lr

08005024 <I2C_SlaveReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 8005024:	b580      	push	{r7, lr}
 8005026:	b084      	sub	sp, #16
 8005028:	af00      	add	r7, sp, #0
 800502a:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 800502c:	687b      	ldr	r3, [r7, #4]
 800502e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005032:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 8005034:	687b      	ldr	r3, [r7, #4]
 8005036:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005038:	b29b      	uxth	r3, r3
 800503a:	2b00      	cmp	r3, #0
 800503c:	d02c      	beq.n	8005098 <I2C_SlaveReceive_RXNE+0x74>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800503e:	687b      	ldr	r3, [r7, #4]
 8005040:	681b      	ldr	r3, [r3, #0]
 8005042:	691a      	ldr	r2, [r3, #16]
 8005044:	687b      	ldr	r3, [r7, #4]
 8005046:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005048:	b2d2      	uxtb	r2, r2
 800504a:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 800504c:	687b      	ldr	r3, [r7, #4]
 800504e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005050:	1c5a      	adds	r2, r3, #1
 8005052:	687b      	ldr	r3, [r7, #4]
 8005054:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 8005056:	687b      	ldr	r3, [r7, #4]
 8005058:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800505a:	b29b      	uxth	r3, r3
 800505c:	3b01      	subs	r3, #1
 800505e:	b29a      	uxth	r2, r3
 8005060:	687b      	ldr	r3, [r7, #4]
 8005062:	855a      	strh	r2, [r3, #42]	@ 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8005064:	687b      	ldr	r3, [r7, #4]
 8005066:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005068:	b29b      	uxth	r3, r3
 800506a:	2b00      	cmp	r3, #0
 800506c:	d114      	bne.n	8005098 <I2C_SlaveReceive_RXNE+0x74>
 800506e:	7bfb      	ldrb	r3, [r7, #15]
 8005070:	2b2a      	cmp	r3, #42	@ 0x2a
 8005072:	d111      	bne.n	8005098 <I2C_SlaveReceive_RXNE+0x74>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8005074:	687b      	ldr	r3, [r7, #4]
 8005076:	681b      	ldr	r3, [r3, #0]
 8005078:	685a      	ldr	r2, [r3, #4]
 800507a:	687b      	ldr	r3, [r7, #4]
 800507c:	681b      	ldr	r3, [r3, #0]
 800507e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005082:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8005084:	687b      	ldr	r3, [r7, #4]
 8005086:	2222      	movs	r2, #34	@ 0x22
 8005088:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 800508a:	687b      	ldr	r3, [r7, #4]
 800508c:	2228      	movs	r2, #40	@ 0x28
 800508e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveRxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8005092:	6878      	ldr	r0, [r7, #4]
 8005094:	f7ff f976 	bl	8004384 <HAL_I2C_SlaveRxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 8005098:	bf00      	nop
 800509a:	3710      	adds	r7, #16
 800509c:	46bd      	mov	sp, r7
 800509e:	bd80      	pop	{r7, pc}

080050a0 <I2C_SlaveReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 80050a0:	b480      	push	{r7}
 80050a2:	b083      	sub	sp, #12
 80050a4:	af00      	add	r7, sp, #0
 80050a6:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 80050a8:	687b      	ldr	r3, [r7, #4]
 80050aa:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80050ac:	b29b      	uxth	r3, r3
 80050ae:	2b00      	cmp	r3, #0
 80050b0:	d012      	beq.n	80050d8 <I2C_SlaveReceive_BTF+0x38>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80050b2:	687b      	ldr	r3, [r7, #4]
 80050b4:	681b      	ldr	r3, [r3, #0]
 80050b6:	691a      	ldr	r2, [r3, #16]
 80050b8:	687b      	ldr	r3, [r7, #4]
 80050ba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80050bc:	b2d2      	uxtb	r2, r2
 80050be:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 80050c0:	687b      	ldr	r3, [r7, #4]
 80050c2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80050c4:	1c5a      	adds	r2, r3, #1
 80050c6:	687b      	ldr	r3, [r7, #4]
 80050c8:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 80050ca:	687b      	ldr	r3, [r7, #4]
 80050cc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80050ce:	b29b      	uxth	r3, r3
 80050d0:	3b01      	subs	r3, #1
 80050d2:	b29a      	uxth	r2, r3
 80050d4:	687b      	ldr	r3, [r7, #4]
 80050d6:	855a      	strh	r2, [r3, #42]	@ 0x2a
  }
}
 80050d8:	bf00      	nop
 80050da:	370c      	adds	r7, #12
 80050dc:	46bd      	mov	sp, r7
 80050de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050e2:	4770      	bx	lr

080050e4 <I2C_Slave_ADDR>:
  *         the configuration information for I2C module
  * @param  IT2Flags Interrupt2 flags to handle.
  * @retval None
  */
static void I2C_Slave_ADDR(I2C_HandleTypeDef *hi2c, uint32_t IT2Flags)
{
 80050e4:	b580      	push	{r7, lr}
 80050e6:	b084      	sub	sp, #16
 80050e8:	af00      	add	r7, sp, #0
 80050ea:	6078      	str	r0, [r7, #4]
 80050ec:	6039      	str	r1, [r7, #0]
  uint8_t TransferDirection = I2C_DIRECTION_RECEIVE;
 80050ee:	2300      	movs	r3, #0
 80050f0:	73fb      	strb	r3, [r7, #15]
  uint16_t SlaveAddrCode;

  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 80050f2:	687b      	ldr	r3, [r7, #4]
 80050f4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80050f8:	b2db      	uxtb	r3, r3
 80050fa:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 80050fe:	2b28      	cmp	r3, #40	@ 0x28
 8005100:	d127      	bne.n	8005152 <I2C_Slave_ADDR+0x6e>
  {
    /* Disable BUF interrupt, BUF enabling is manage through slave specific interface */
    __HAL_I2C_DISABLE_IT(hi2c, (I2C_IT_BUF));
 8005102:	687b      	ldr	r3, [r7, #4]
 8005104:	681b      	ldr	r3, [r3, #0]
 8005106:	685a      	ldr	r2, [r3, #4]
 8005108:	687b      	ldr	r3, [r7, #4]
 800510a:	681b      	ldr	r3, [r3, #0]
 800510c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005110:	605a      	str	r2, [r3, #4]

    /* Transfer Direction requested by Master */
    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_TRA) == RESET)
 8005112:	683b      	ldr	r3, [r7, #0]
 8005114:	089b      	lsrs	r3, r3, #2
 8005116:	f003 0301 	and.w	r3, r3, #1
 800511a:	2b00      	cmp	r3, #0
 800511c:	d101      	bne.n	8005122 <I2C_Slave_ADDR+0x3e>
    {
      TransferDirection = I2C_DIRECTION_TRANSMIT;
 800511e:	2301      	movs	r3, #1
 8005120:	73fb      	strb	r3, [r7, #15]
    }

    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_DUALF) == RESET)
 8005122:	683b      	ldr	r3, [r7, #0]
 8005124:	09db      	lsrs	r3, r3, #7
 8005126:	f003 0301 	and.w	r3, r3, #1
 800512a:	2b00      	cmp	r3, #0
 800512c:	d103      	bne.n	8005136 <I2C_Slave_ADDR+0x52>
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress1;
 800512e:	687b      	ldr	r3, [r7, #4]
 8005130:	68db      	ldr	r3, [r3, #12]
 8005132:	81bb      	strh	r3, [r7, #12]
 8005134:	e002      	b.n	800513c <I2C_Slave_ADDR+0x58>
    }
    else
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress2;
 8005136:	687b      	ldr	r3, [r7, #4]
 8005138:	699b      	ldr	r3, [r3, #24]
 800513a:	81bb      	strh	r3, [r7, #12]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800513c:	687b      	ldr	r3, [r7, #4]
 800513e:	2200      	movs	r2, #0
 8005140:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
#else
    HAL_I2C_AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
 8005144:	89ba      	ldrh	r2, [r7, #12]
 8005146:	7bfb      	ldrb	r3, [r7, #15]
 8005148:	4619      	mov	r1, r3
 800514a:	6878      	ldr	r0, [r7, #4]
 800514c:	f7ff f924 	bl	8004398 <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 8005150:	e00e      	b.n	8005170 <I2C_Slave_ADDR+0x8c>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005152:	2300      	movs	r3, #0
 8005154:	60bb      	str	r3, [r7, #8]
 8005156:	687b      	ldr	r3, [r7, #4]
 8005158:	681b      	ldr	r3, [r3, #0]
 800515a:	695b      	ldr	r3, [r3, #20]
 800515c:	60bb      	str	r3, [r7, #8]
 800515e:	687b      	ldr	r3, [r7, #4]
 8005160:	681b      	ldr	r3, [r3, #0]
 8005162:	699b      	ldr	r3, [r3, #24]
 8005164:	60bb      	str	r3, [r7, #8]
 8005166:	68bb      	ldr	r3, [r7, #8]
    __HAL_UNLOCK(hi2c);
 8005168:	687b      	ldr	r3, [r7, #4]
 800516a:	2200      	movs	r2, #0
 800516c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
}
 8005170:	bf00      	nop
 8005172:	3710      	adds	r7, #16
 8005174:	46bd      	mov	sp, r7
 8005176:	bd80      	pop	{r7, pc}

08005178 <I2C_Slave_STOPF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_STOPF(I2C_HandleTypeDef *hi2c)
{
 8005178:	b580      	push	{r7, lr}
 800517a:	b084      	sub	sp, #16
 800517c:	af00      	add	r7, sp, #0
 800517e:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8005180:	687b      	ldr	r3, [r7, #4]
 8005182:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005186:	73fb      	strb	r3, [r7, #15]

  /* Disable EVT, BUF and ERR interrupt */
  __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8005188:	687b      	ldr	r3, [r7, #4]
 800518a:	681b      	ldr	r3, [r3, #0]
 800518c:	685a      	ldr	r2, [r3, #4]
 800518e:	687b      	ldr	r3, [r7, #4]
 8005190:	681b      	ldr	r3, [r3, #0]
 8005192:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8005196:	605a      	str	r2, [r3, #4]

  /* Clear STOPF flag */
  __HAL_I2C_CLEAR_STOPFLAG(hi2c);
 8005198:	2300      	movs	r3, #0
 800519a:	60bb      	str	r3, [r7, #8]
 800519c:	687b      	ldr	r3, [r7, #4]
 800519e:	681b      	ldr	r3, [r3, #0]
 80051a0:	695b      	ldr	r3, [r3, #20]
 80051a2:	60bb      	str	r3, [r7, #8]
 80051a4:	687b      	ldr	r3, [r7, #4]
 80051a6:	681b      	ldr	r3, [r3, #0]
 80051a8:	681a      	ldr	r2, [r3, #0]
 80051aa:	687b      	ldr	r3, [r7, #4]
 80051ac:	681b      	ldr	r3, [r3, #0]
 80051ae:	f042 0201 	orr.w	r2, r2, #1
 80051b2:	601a      	str	r2, [r3, #0]
 80051b4:	68bb      	ldr	r3, [r7, #8]

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80051b6:	687b      	ldr	r3, [r7, #4]
 80051b8:	681b      	ldr	r3, [r3, #0]
 80051ba:	681a      	ldr	r2, [r3, #0]
 80051bc:	687b      	ldr	r3, [r7, #4]
 80051be:	681b      	ldr	r3, [r3, #0]
 80051c0:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80051c4:	601a      	str	r2, [r3, #0]

  /* If a DMA is ongoing, Update handle size context */
  if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 80051c6:	687b      	ldr	r3, [r7, #4]
 80051c8:	681b      	ldr	r3, [r3, #0]
 80051ca:	685b      	ldr	r3, [r3, #4]
 80051cc:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80051d0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80051d4:	d172      	bne.n	80052bc <I2C_Slave_STOPF+0x144>
  {
    if ((CurrentState == HAL_I2C_STATE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 80051d6:	7bfb      	ldrb	r3, [r7, #15]
 80051d8:	2b22      	cmp	r3, #34	@ 0x22
 80051da:	d002      	beq.n	80051e2 <I2C_Slave_STOPF+0x6a>
 80051dc:	7bfb      	ldrb	r3, [r7, #15]
 80051de:	2b2a      	cmp	r3, #42	@ 0x2a
 80051e0:	d135      	bne.n	800524e <I2C_Slave_STOPF+0xd6>
    {
      hi2c->XferCount = (uint16_t)(I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx));
 80051e2:	687b      	ldr	r3, [r7, #4]
 80051e4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80051e6:	681b      	ldr	r3, [r3, #0]
 80051e8:	685b      	ldr	r3, [r3, #4]
 80051ea:	b29a      	uxth	r2, r3
 80051ec:	687b      	ldr	r3, [r7, #4]
 80051ee:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if (hi2c->XferCount != 0U)
 80051f0:	687b      	ldr	r3, [r7, #4]
 80051f2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80051f4:	b29b      	uxth	r3, r3
 80051f6:	2b00      	cmp	r3, #0
 80051f8:	d005      	beq.n	8005206 <I2C_Slave_STOPF+0x8e>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80051fa:	687b      	ldr	r3, [r7, #4]
 80051fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80051fe:	f043 0204 	orr.w	r2, r3, #4
 8005202:	687b      	ldr	r3, [r7, #4]
 8005204:	641a      	str	r2, [r3, #64]	@ 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8005206:	687b      	ldr	r3, [r7, #4]
 8005208:	681b      	ldr	r3, [r3, #0]
 800520a:	685a      	ldr	r2, [r3, #4]
 800520c:	687b      	ldr	r3, [r7, #4]
 800520e:	681b      	ldr	r3, [r3, #0]
 8005210:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8005214:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8005216:	687b      	ldr	r3, [r7, #4]
 8005218:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800521a:	4618      	mov	r0, r3
 800521c:	f7fe fb02 	bl	8003824 <HAL_DMA_GetState>
 8005220:	4603      	mov	r3, r0
 8005222:	2b01      	cmp	r3, #1
 8005224:	d049      	beq.n	80052ba <I2C_Slave_STOPF+0x142>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8005226:	687b      	ldr	r3, [r7, #4]
 8005228:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800522a:	4a69      	ldr	r2, [pc, #420]	@ (80053d0 <I2C_Slave_STOPF+0x258>)
 800522c:	651a      	str	r2, [r3, #80]	@ 0x50

        /* Abort DMA RX */
        if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 800522e:	687b      	ldr	r3, [r7, #4]
 8005230:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005232:	4618      	mov	r0, r3
 8005234:	f7fe f94a 	bl	80034cc <HAL_DMA_Abort_IT>
 8005238:	4603      	mov	r3, r0
 800523a:	2b00      	cmp	r3, #0
 800523c:	d03d      	beq.n	80052ba <I2C_Slave_STOPF+0x142>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 800523e:	687b      	ldr	r3, [r7, #4]
 8005240:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005242:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005244:	687a      	ldr	r2, [r7, #4]
 8005246:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8005248:	4610      	mov	r0, r2
 800524a:	4798      	blx	r3
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 800524c:	e035      	b.n	80052ba <I2C_Slave_STOPF+0x142>
        }
      }
    }
    else
    {
      hi2c->XferCount = (uint16_t)(I2C_GET_DMA_REMAIN_DATA(hi2c->hdmatx));
 800524e:	687b      	ldr	r3, [r7, #4]
 8005250:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005252:	681b      	ldr	r3, [r3, #0]
 8005254:	685b      	ldr	r3, [r3, #4]
 8005256:	b29a      	uxth	r2, r3
 8005258:	687b      	ldr	r3, [r7, #4]
 800525a:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if (hi2c->XferCount != 0U)
 800525c:	687b      	ldr	r3, [r7, #4]
 800525e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005260:	b29b      	uxth	r3, r3
 8005262:	2b00      	cmp	r3, #0
 8005264:	d005      	beq.n	8005272 <I2C_Slave_STOPF+0xfa>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8005266:	687b      	ldr	r3, [r7, #4]
 8005268:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800526a:	f043 0204 	orr.w	r2, r3, #4
 800526e:	687b      	ldr	r3, [r7, #4]
 8005270:	641a      	str	r2, [r3, #64]	@ 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8005272:	687b      	ldr	r3, [r7, #4]
 8005274:	681b      	ldr	r3, [r3, #0]
 8005276:	685a      	ldr	r2, [r3, #4]
 8005278:	687b      	ldr	r3, [r7, #4]
 800527a:	681b      	ldr	r3, [r3, #0]
 800527c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8005280:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8005282:	687b      	ldr	r3, [r7, #4]
 8005284:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005286:	4618      	mov	r0, r3
 8005288:	f7fe facc 	bl	8003824 <HAL_DMA_GetState>
 800528c:	4603      	mov	r3, r0
 800528e:	2b01      	cmp	r3, #1
 8005290:	d014      	beq.n	80052bc <I2C_Slave_STOPF+0x144>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8005292:	687b      	ldr	r3, [r7, #4]
 8005294:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005296:	4a4e      	ldr	r2, [pc, #312]	@ (80053d0 <I2C_Slave_STOPF+0x258>)
 8005298:	651a      	str	r2, [r3, #80]	@ 0x50

        /* Abort DMA TX */
        if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 800529a:	687b      	ldr	r3, [r7, #4]
 800529c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800529e:	4618      	mov	r0, r3
 80052a0:	f7fe f914 	bl	80034cc <HAL_DMA_Abort_IT>
 80052a4:	4603      	mov	r3, r0
 80052a6:	2b00      	cmp	r3, #0
 80052a8:	d008      	beq.n	80052bc <I2C_Slave_STOPF+0x144>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 80052aa:	687b      	ldr	r3, [r7, #4]
 80052ac:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80052ae:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80052b0:	687a      	ldr	r2, [r7, #4]
 80052b2:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 80052b4:	4610      	mov	r0, r2
 80052b6:	4798      	blx	r3
 80052b8:	e000      	b.n	80052bc <I2C_Slave_STOPF+0x144>
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 80052ba:	bf00      	nop
      }
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 80052bc:	687b      	ldr	r3, [r7, #4]
 80052be:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80052c0:	b29b      	uxth	r3, r3
 80052c2:	2b00      	cmp	r3, #0
 80052c4:	d03e      	beq.n	8005344 <I2C_Slave_STOPF+0x1cc>
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 80052c6:	687b      	ldr	r3, [r7, #4]
 80052c8:	681b      	ldr	r3, [r3, #0]
 80052ca:	695b      	ldr	r3, [r3, #20]
 80052cc:	f003 0304 	and.w	r3, r3, #4
 80052d0:	2b04      	cmp	r3, #4
 80052d2:	d112      	bne.n	80052fa <I2C_Slave_STOPF+0x182>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80052d4:	687b      	ldr	r3, [r7, #4]
 80052d6:	681b      	ldr	r3, [r3, #0]
 80052d8:	691a      	ldr	r2, [r3, #16]
 80052da:	687b      	ldr	r3, [r7, #4]
 80052dc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80052de:	b2d2      	uxtb	r2, r2
 80052e0:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80052e2:	687b      	ldr	r3, [r7, #4]
 80052e4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80052e6:	1c5a      	adds	r2, r3, #1
 80052e8:	687b      	ldr	r3, [r7, #4]
 80052ea:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 80052ec:	687b      	ldr	r3, [r7, #4]
 80052ee:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80052f0:	b29b      	uxth	r3, r3
 80052f2:	3b01      	subs	r3, #1
 80052f4:	b29a      	uxth	r2, r3
 80052f6:	687b      	ldr	r3, [r7, #4]
 80052f8:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 80052fa:	687b      	ldr	r3, [r7, #4]
 80052fc:	681b      	ldr	r3, [r3, #0]
 80052fe:	695b      	ldr	r3, [r3, #20]
 8005300:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005304:	2b40      	cmp	r3, #64	@ 0x40
 8005306:	d112      	bne.n	800532e <I2C_Slave_STOPF+0x1b6>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005308:	687b      	ldr	r3, [r7, #4]
 800530a:	681b      	ldr	r3, [r3, #0]
 800530c:	691a      	ldr	r2, [r3, #16]
 800530e:	687b      	ldr	r3, [r7, #4]
 8005310:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005312:	b2d2      	uxtb	r2, r2
 8005314:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005316:	687b      	ldr	r3, [r7, #4]
 8005318:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800531a:	1c5a      	adds	r2, r3, #1
 800531c:	687b      	ldr	r3, [r7, #4]
 800531e:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8005320:	687b      	ldr	r3, [r7, #4]
 8005322:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005324:	b29b      	uxth	r3, r3
 8005326:	3b01      	subs	r3, #1
 8005328:	b29a      	uxth	r2, r3
 800532a:	687b      	ldr	r3, [r7, #4]
 800532c:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }

    if (hi2c->XferCount != 0U)
 800532e:	687b      	ldr	r3, [r7, #4]
 8005330:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005332:	b29b      	uxth	r3, r3
 8005334:	2b00      	cmp	r3, #0
 8005336:	d005      	beq.n	8005344 <I2C_Slave_STOPF+0x1cc>
    {
      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8005338:	687b      	ldr	r3, [r7, #4]
 800533a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800533c:	f043 0204 	orr.w	r2, r3, #4
 8005340:	687b      	ldr	r3, [r7, #4]
 8005342:	641a      	str	r2, [r3, #64]	@ 0x40
    }
  }

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8005344:	687b      	ldr	r3, [r7, #4]
 8005346:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005348:	2b00      	cmp	r3, #0
 800534a:	d003      	beq.n	8005354 <I2C_Slave_STOPF+0x1dc>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c);
 800534c:	6878      	ldr	r0, [r7, #4]
 800534e:	f000 f843 	bl	80053d8 <I2C_ITError>
        HAL_I2C_SlaveRxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
}
 8005352:	e039      	b.n	80053c8 <I2C_Slave_STOPF+0x250>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN)
 8005354:	7bfb      	ldrb	r3, [r7, #15]
 8005356:	2b2a      	cmp	r3, #42	@ 0x2a
 8005358:	d109      	bne.n	800536e <I2C_Slave_STOPF+0x1f6>
      hi2c->PreviousState = I2C_STATE_NONE;
 800535a:	687b      	ldr	r3, [r7, #4]
 800535c:	2200      	movs	r2, #0
 800535e:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8005360:	687b      	ldr	r3, [r7, #4]
 8005362:	2228      	movs	r2, #40	@ 0x28
 8005364:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8005368:	6878      	ldr	r0, [r7, #4]
 800536a:	f7ff f80b 	bl	8004384 <HAL_I2C_SlaveRxCpltCallback>
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 800536e:	687b      	ldr	r3, [r7, #4]
 8005370:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005374:	b2db      	uxtb	r3, r3
 8005376:	2b28      	cmp	r3, #40	@ 0x28
 8005378:	d111      	bne.n	800539e <I2C_Slave_STOPF+0x226>
      hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800537a:	687b      	ldr	r3, [r7, #4]
 800537c:	4a15      	ldr	r2, [pc, #84]	@ (80053d4 <I2C_Slave_STOPF+0x25c>)
 800537e:	62da      	str	r2, [r3, #44]	@ 0x2c
      hi2c->PreviousState = I2C_STATE_NONE;
 8005380:	687b      	ldr	r3, [r7, #4]
 8005382:	2200      	movs	r2, #0
 8005384:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8005386:	687b      	ldr	r3, [r7, #4]
 8005388:	2220      	movs	r2, #32
 800538a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800538e:	687b      	ldr	r3, [r7, #4]
 8005390:	2200      	movs	r2, #0
 8005392:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      HAL_I2C_ListenCpltCallback(hi2c);
 8005396:	6878      	ldr	r0, [r7, #4]
 8005398:	f7ff f80c 	bl	80043b4 <HAL_I2C_ListenCpltCallback>
}
 800539c:	e014      	b.n	80053c8 <I2C_Slave_STOPF+0x250>
      if ((hi2c->PreviousState  == I2C_STATE_SLAVE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX))
 800539e:	687b      	ldr	r3, [r7, #4]
 80053a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80053a2:	2b22      	cmp	r3, #34	@ 0x22
 80053a4:	d002      	beq.n	80053ac <I2C_Slave_STOPF+0x234>
 80053a6:	7bfb      	ldrb	r3, [r7, #15]
 80053a8:	2b22      	cmp	r3, #34	@ 0x22
 80053aa:	d10d      	bne.n	80053c8 <I2C_Slave_STOPF+0x250>
        hi2c->PreviousState = I2C_STATE_NONE;
 80053ac:	687b      	ldr	r3, [r7, #4]
 80053ae:	2200      	movs	r2, #0
 80053b0:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 80053b2:	687b      	ldr	r3, [r7, #4]
 80053b4:	2220      	movs	r2, #32
 80053b6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80053ba:	687b      	ldr	r3, [r7, #4]
 80053bc:	2200      	movs	r2, #0
 80053be:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        HAL_I2C_SlaveRxCpltCallback(hi2c);
 80053c2:	6878      	ldr	r0, [r7, #4]
 80053c4:	f7fe ffde 	bl	8004384 <HAL_I2C_SlaveRxCpltCallback>
}
 80053c8:	bf00      	nop
 80053ca:	3710      	adds	r7, #16
 80053cc:	46bd      	mov	sp, r7
 80053ce:	bd80      	pop	{r7, pc}
 80053d0:	0800563d 	.word	0x0800563d
 80053d4:	ffff0000 	.word	0xffff0000

080053d8 <I2C_ITError>:
  * @brief  I2C interrupts error process
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c)
{
 80053d8:	b580      	push	{r7, lr}
 80053da:	b084      	sub	sp, #16
 80053dc:	af00      	add	r7, sp, #0
 80053de:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80053e0:	687b      	ldr	r3, [r7, #4]
 80053e2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80053e6:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode = hi2c->Mode;
 80053e8:	687b      	ldr	r3, [r7, #4]
 80053ea:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80053ee:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentError;

  if (((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM)) && (CurrentState == HAL_I2C_STATE_BUSY_RX))
 80053f0:	7bbb      	ldrb	r3, [r7, #14]
 80053f2:	2b10      	cmp	r3, #16
 80053f4:	d002      	beq.n	80053fc <I2C_ITError+0x24>
 80053f6:	7bbb      	ldrb	r3, [r7, #14]
 80053f8:	2b40      	cmp	r3, #64	@ 0x40
 80053fa:	d10a      	bne.n	8005412 <I2C_ITError+0x3a>
 80053fc:	7bfb      	ldrb	r3, [r7, #15]
 80053fe:	2b22      	cmp	r3, #34	@ 0x22
 8005400:	d107      	bne.n	8005412 <I2C_ITError+0x3a>
  {
    /* Disable Pos bit in I2C CR1 when error occurred in Master/Mem Receive IT Process */
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 8005402:	687b      	ldr	r3, [r7, #4]
 8005404:	681b      	ldr	r3, [r3, #0]
 8005406:	681a      	ldr	r2, [r3, #0]
 8005408:	687b      	ldr	r3, [r7, #4]
 800540a:	681b      	ldr	r3, [r3, #0]
 800540c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8005410:	601a      	str	r2, [r3, #0]
  }

  if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8005412:	7bfb      	ldrb	r3, [r7, #15]
 8005414:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8005418:	2b28      	cmp	r3, #40	@ 0x28
 800541a:	d107      	bne.n	800542c <I2C_ITError+0x54>
  {
    /* keep HAL_I2C_STATE_LISTEN */
    hi2c->PreviousState = I2C_STATE_NONE;
 800541c:	687b      	ldr	r3, [r7, #4]
 800541e:	2200      	movs	r2, #0
 8005420:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State = HAL_I2C_STATE_LISTEN;
 8005422:	687b      	ldr	r3, [r7, #4]
 8005424:	2228      	movs	r2, #40	@ 0x28
 8005426:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
 800542a:	e015      	b.n	8005458 <I2C_ITError+0x80>
  }
  else
  {
    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if ((READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN) && (CurrentState != HAL_I2C_STATE_ABORT))
 800542c:	687b      	ldr	r3, [r7, #4]
 800542e:	681b      	ldr	r3, [r3, #0]
 8005430:	685b      	ldr	r3, [r3, #4]
 8005432:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005436:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800543a:	d00a      	beq.n	8005452 <I2C_ITError+0x7a>
 800543c:	7bfb      	ldrb	r3, [r7, #15]
 800543e:	2b60      	cmp	r3, #96	@ 0x60
 8005440:	d007      	beq.n	8005452 <I2C_ITError+0x7a>
    {
      hi2c->State = HAL_I2C_STATE_READY;
 8005442:	687b      	ldr	r3, [r7, #4]
 8005444:	2220      	movs	r2, #32
 8005446:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800544a:	687b      	ldr	r3, [r7, #4]
 800544c:	2200      	movs	r2, #0
 800544e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    }
    hi2c->PreviousState = I2C_STATE_NONE;
 8005452:	687b      	ldr	r3, [r7, #4]
 8005454:	2200      	movs	r2, #0
 8005456:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Abort DMA transfer */
  if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8005458:	687b      	ldr	r3, [r7, #4]
 800545a:	681b      	ldr	r3, [r3, #0]
 800545c:	685b      	ldr	r3, [r3, #4]
 800545e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005462:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005466:	d162      	bne.n	800552e <I2C_ITError+0x156>
  {
    hi2c->Instance->CR2 &= ~I2C_CR2_DMAEN;
 8005468:	687b      	ldr	r3, [r7, #4]
 800546a:	681b      	ldr	r3, [r3, #0]
 800546c:	685a      	ldr	r2, [r3, #4]
 800546e:	687b      	ldr	r3, [r7, #4]
 8005470:	681b      	ldr	r3, [r3, #0]
 8005472:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8005476:	605a      	str	r2, [r3, #4]

    if (hi2c->hdmatx->State != HAL_DMA_STATE_READY)
 8005478:	687b      	ldr	r3, [r7, #4]
 800547a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800547c:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8005480:	b2db      	uxtb	r3, r3
 8005482:	2b01      	cmp	r3, #1
 8005484:	d020      	beq.n	80054c8 <I2C_ITError+0xf0>
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8005486:	687b      	ldr	r3, [r7, #4]
 8005488:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800548a:	4a6a      	ldr	r2, [pc, #424]	@ (8005634 <I2C_ITError+0x25c>)
 800548c:	651a      	str	r2, [r3, #80]	@ 0x50

      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 800548e:	687b      	ldr	r3, [r7, #4]
 8005490:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005492:	4618      	mov	r0, r3
 8005494:	f7fe f81a 	bl	80034cc <HAL_DMA_Abort_IT>
 8005498:	4603      	mov	r3, r0
 800549a:	2b00      	cmp	r3, #0
 800549c:	f000 8089 	beq.w	80055b2 <I2C_ITError+0x1da>
      {
        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 80054a0:	687b      	ldr	r3, [r7, #4]
 80054a2:	681b      	ldr	r3, [r3, #0]
 80054a4:	681a      	ldr	r2, [r3, #0]
 80054a6:	687b      	ldr	r3, [r7, #4]
 80054a8:	681b      	ldr	r3, [r3, #0]
 80054aa:	f022 0201 	bic.w	r2, r2, #1
 80054ae:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 80054b0:	687b      	ldr	r3, [r7, #4]
 80054b2:	2220      	movs	r2, #32
 80054b4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 80054b8:	687b      	ldr	r3, [r7, #4]
 80054ba:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80054bc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80054be:	687a      	ldr	r2, [r7, #4]
 80054c0:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 80054c2:	4610      	mov	r0, r2
 80054c4:	4798      	blx	r3
 80054c6:	e074      	b.n	80055b2 <I2C_ITError+0x1da>
    }
    else
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 80054c8:	687b      	ldr	r3, [r7, #4]
 80054ca:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80054cc:	4a59      	ldr	r2, [pc, #356]	@ (8005634 <I2C_ITError+0x25c>)
 80054ce:	651a      	str	r2, [r3, #80]	@ 0x50

      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 80054d0:	687b      	ldr	r3, [r7, #4]
 80054d2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80054d4:	4618      	mov	r0, r3
 80054d6:	f7fd fff9 	bl	80034cc <HAL_DMA_Abort_IT>
 80054da:	4603      	mov	r3, r0
 80054dc:	2b00      	cmp	r3, #0
 80054de:	d068      	beq.n	80055b2 <I2C_ITError+0x1da>
      {
        /* Store Last receive data if any */
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 80054e0:	687b      	ldr	r3, [r7, #4]
 80054e2:	681b      	ldr	r3, [r3, #0]
 80054e4:	695b      	ldr	r3, [r3, #20]
 80054e6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80054ea:	2b40      	cmp	r3, #64	@ 0x40
 80054ec:	d10b      	bne.n	8005506 <I2C_ITError+0x12e>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80054ee:	687b      	ldr	r3, [r7, #4]
 80054f0:	681b      	ldr	r3, [r3, #0]
 80054f2:	691a      	ldr	r2, [r3, #16]
 80054f4:	687b      	ldr	r3, [r7, #4]
 80054f6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80054f8:	b2d2      	uxtb	r2, r2
 80054fa:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80054fc:	687b      	ldr	r3, [r7, #4]
 80054fe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005500:	1c5a      	adds	r2, r3, #1
 8005502:	687b      	ldr	r3, [r7, #4]
 8005504:	625a      	str	r2, [r3, #36]	@ 0x24
        }

        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 8005506:	687b      	ldr	r3, [r7, #4]
 8005508:	681b      	ldr	r3, [r3, #0]
 800550a:	681a      	ldr	r2, [r3, #0]
 800550c:	687b      	ldr	r3, [r7, #4]
 800550e:	681b      	ldr	r3, [r3, #0]
 8005510:	f022 0201 	bic.w	r2, r2, #1
 8005514:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 8005516:	687b      	ldr	r3, [r7, #4]
 8005518:	2220      	movs	r2, #32
 800551a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 800551e:	687b      	ldr	r3, [r7, #4]
 8005520:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005522:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005524:	687a      	ldr	r2, [r7, #4]
 8005526:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8005528:	4610      	mov	r0, r2
 800552a:	4798      	blx	r3
 800552c:	e041      	b.n	80055b2 <I2C_ITError+0x1da>
      }
    }
  }
  else if (hi2c->State == HAL_I2C_STATE_ABORT)
 800552e:	687b      	ldr	r3, [r7, #4]
 8005530:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005534:	b2db      	uxtb	r3, r3
 8005536:	2b60      	cmp	r3, #96	@ 0x60
 8005538:	d125      	bne.n	8005586 <I2C_ITError+0x1ae>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 800553a:	687b      	ldr	r3, [r7, #4]
 800553c:	2220      	movs	r2, #32
 800553e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005542:	687b      	ldr	r3, [r7, #4]
 8005544:	2200      	movs	r2, #0
 8005546:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8005548:	687b      	ldr	r3, [r7, #4]
 800554a:	681b      	ldr	r3, [r3, #0]
 800554c:	695b      	ldr	r3, [r3, #20]
 800554e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005552:	2b40      	cmp	r3, #64	@ 0x40
 8005554:	d10b      	bne.n	800556e <I2C_ITError+0x196>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005556:	687b      	ldr	r3, [r7, #4]
 8005558:	681b      	ldr	r3, [r3, #0]
 800555a:	691a      	ldr	r2, [r3, #16]
 800555c:	687b      	ldr	r3, [r7, #4]
 800555e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005560:	b2d2      	uxtb	r2, r2
 8005562:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005564:	687b      	ldr	r3, [r7, #4]
 8005566:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005568:	1c5a      	adds	r2, r3, #1
 800556a:	687b      	ldr	r3, [r7, #4]
 800556c:	625a      	str	r2, [r3, #36]	@ 0x24
    }

    /* Disable I2C peripheral to prevent dummy data in buffer */
    __HAL_I2C_DISABLE(hi2c);
 800556e:	687b      	ldr	r3, [r7, #4]
 8005570:	681b      	ldr	r3, [r3, #0]
 8005572:	681a      	ldr	r2, [r3, #0]
 8005574:	687b      	ldr	r3, [r7, #4]
 8005576:	681b      	ldr	r3, [r3, #0]
 8005578:	f022 0201 	bic.w	r2, r2, #1
 800557c:	601a      	str	r2, [r3, #0]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 800557e:	6878      	ldr	r0, [r7, #4]
 8005580:	f7fe ff40 	bl	8004404 <HAL_I2C_AbortCpltCallback>
 8005584:	e015      	b.n	80055b2 <I2C_ITError+0x1da>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
  else
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8005586:	687b      	ldr	r3, [r7, #4]
 8005588:	681b      	ldr	r3, [r3, #0]
 800558a:	695b      	ldr	r3, [r3, #20]
 800558c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005590:	2b40      	cmp	r3, #64	@ 0x40
 8005592:	d10b      	bne.n	80055ac <I2C_ITError+0x1d4>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005594:	687b      	ldr	r3, [r7, #4]
 8005596:	681b      	ldr	r3, [r3, #0]
 8005598:	691a      	ldr	r2, [r3, #16]
 800559a:	687b      	ldr	r3, [r7, #4]
 800559c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800559e:	b2d2      	uxtb	r2, r2
 80055a0:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80055a2:	687b      	ldr	r3, [r7, #4]
 80055a4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80055a6:	1c5a      	adds	r2, r3, #1
 80055a8:	687b      	ldr	r3, [r7, #4]
 80055aa:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Call user error callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
 80055ac:	6878      	ldr	r0, [r7, #4]
 80055ae:	f7fe ff1f 	bl	80043f0 <HAL_I2C_ErrorCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  /* STOP Flag is not set after a NACK reception, BusError, ArbitrationLost, OverRun */
  CurrentError = hi2c->ErrorCode;
 80055b2:	687b      	ldr	r3, [r7, #4]
 80055b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80055b6:	60bb      	str	r3, [r7, #8]

  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 80055b8:	68bb      	ldr	r3, [r7, #8]
 80055ba:	f003 0301 	and.w	r3, r3, #1
 80055be:	2b00      	cmp	r3, #0
 80055c0:	d10e      	bne.n	80055e0 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 80055c2:	68bb      	ldr	r3, [r7, #8]
 80055c4:	f003 0302 	and.w	r3, r3, #2
  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 80055c8:	2b00      	cmp	r3, #0
 80055ca:	d109      	bne.n	80055e0 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 80055cc:	68bb      	ldr	r3, [r7, #8]
 80055ce:	f003 0304 	and.w	r3, r3, #4
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 80055d2:	2b00      	cmp	r3, #0
 80055d4:	d104      	bne.n	80055e0 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_OVR) == HAL_I2C_ERROR_OVR))
 80055d6:	68bb      	ldr	r3, [r7, #8]
 80055d8:	f003 0308 	and.w	r3, r3, #8
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 80055dc:	2b00      	cmp	r3, #0
 80055de:	d007      	beq.n	80055f0 <I2C_ITError+0x218>
  {
    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80055e0:	687b      	ldr	r3, [r7, #4]
 80055e2:	681b      	ldr	r3, [r3, #0]
 80055e4:	685a      	ldr	r2, [r3, #4]
 80055e6:	687b      	ldr	r3, [r7, #4]
 80055e8:	681b      	ldr	r3, [r3, #0]
 80055ea:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 80055ee:	605a      	str	r2, [r3, #4]
  }

  /* So may inform upper layer that listen phase is stopped */
  /* during NACK error treatment */
  CurrentState = hi2c->State;
 80055f0:	687b      	ldr	r3, [r7, #4]
 80055f2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80055f6:	73fb      	strb	r3, [r7, #15]
  if (((hi2c->ErrorCode & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF) && (CurrentState == HAL_I2C_STATE_LISTEN))
 80055f8:	687b      	ldr	r3, [r7, #4]
 80055fa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80055fc:	f003 0304 	and.w	r3, r3, #4
 8005600:	2b04      	cmp	r3, #4
 8005602:	d113      	bne.n	800562c <I2C_ITError+0x254>
 8005604:	7bfb      	ldrb	r3, [r7, #15]
 8005606:	2b28      	cmp	r3, #40	@ 0x28
 8005608:	d110      	bne.n	800562c <I2C_ITError+0x254>
  {
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 800560a:	687b      	ldr	r3, [r7, #4]
 800560c:	4a0a      	ldr	r2, [pc, #40]	@ (8005638 <I2C_ITError+0x260>)
 800560e:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->PreviousState = I2C_STATE_NONE;
 8005610:	687b      	ldr	r3, [r7, #4]
 8005612:	2200      	movs	r2, #0
 8005614:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 8005616:	687b      	ldr	r3, [r7, #4]
 8005618:	2220      	movs	r2, #32
 800561a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 800561e:	687b      	ldr	r3, [r7, #4]
 8005620:	2200      	movs	r2, #0
 8005622:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 8005626:	6878      	ldr	r0, [r7, #4]
 8005628:	f7fe fec4 	bl	80043b4 <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 800562c:	bf00      	nop
 800562e:	3710      	adds	r7, #16
 8005630:	46bd      	mov	sp, r7
 8005632:	bd80      	pop	{r7, pc}
 8005634:	0800563d 	.word	0x0800563d
 8005638:	ffff0000 	.word	0xffff0000

0800563c <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 800563c:	b580      	push	{r7, lr}
 800563e:	b086      	sub	sp, #24
 8005640:	af00      	add	r7, sp, #0
 8005642:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8005644:	2300      	movs	r3, #0
 8005646:	60fb      	str	r3, [r7, #12]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8005648:	687b      	ldr	r3, [r7, #4]
 800564a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800564c:	617b      	str	r3, [r7, #20]

  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 800564e:	697b      	ldr	r3, [r7, #20]
 8005650:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005654:	74fb      	strb	r3, [r7, #19]

  /* During abort treatment, check that there is no pending STOP request */
  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 8005656:	4b4b      	ldr	r3, [pc, #300]	@ (8005784 <I2C_DMAAbort+0x148>)
 8005658:	681b      	ldr	r3, [r3, #0]
 800565a:	08db      	lsrs	r3, r3, #3
 800565c:	4a4a      	ldr	r2, [pc, #296]	@ (8005788 <I2C_DMAAbort+0x14c>)
 800565e:	fba2 2303 	umull	r2, r3, r2, r3
 8005662:	0a1a      	lsrs	r2, r3, #8
 8005664:	4613      	mov	r3, r2
 8005666:	009b      	lsls	r3, r3, #2
 8005668:	4413      	add	r3, r2
 800566a:	00da      	lsls	r2, r3, #3
 800566c:	1ad3      	subs	r3, r2, r3
 800566e:	60fb      	str	r3, [r7, #12]
  do
  {
    if (count == 0U)
 8005670:	68fb      	ldr	r3, [r7, #12]
 8005672:	2b00      	cmp	r3, #0
 8005674:	d106      	bne.n	8005684 <I2C_DMAAbort+0x48>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8005676:	697b      	ldr	r3, [r7, #20]
 8005678:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800567a:	f043 0220 	orr.w	r2, r3, #32
 800567e:	697b      	ldr	r3, [r7, #20]
 8005680:	641a      	str	r2, [r3, #64]	@ 0x40
      break;
 8005682:	e00a      	b.n	800569a <I2C_DMAAbort+0x5e>
    }
    count--;
 8005684:	68fb      	ldr	r3, [r7, #12]
 8005686:	3b01      	subs	r3, #1
 8005688:	60fb      	str	r3, [r7, #12]
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 800568a:	697b      	ldr	r3, [r7, #20]
 800568c:	681b      	ldr	r3, [r3, #0]
 800568e:	681b      	ldr	r3, [r3, #0]
 8005690:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005694:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005698:	d0ea      	beq.n	8005670 <I2C_DMAAbort+0x34>

  /* Clear Complete callback */
  if (hi2c->hdmatx != NULL)
 800569a:	697b      	ldr	r3, [r7, #20]
 800569c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800569e:	2b00      	cmp	r3, #0
 80056a0:	d003      	beq.n	80056aa <I2C_DMAAbort+0x6e>
  {
    hi2c->hdmatx->XferCpltCallback = NULL;
 80056a2:	697b      	ldr	r3, [r7, #20]
 80056a4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80056a6:	2200      	movs	r2, #0
 80056a8:	63da      	str	r2, [r3, #60]	@ 0x3c
  }
  if (hi2c->hdmarx != NULL)
 80056aa:	697b      	ldr	r3, [r7, #20]
 80056ac:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80056ae:	2b00      	cmp	r3, #0
 80056b0:	d003      	beq.n	80056ba <I2C_DMAAbort+0x7e>
  {
    hi2c->hdmarx->XferCpltCallback = NULL;
 80056b2:	697b      	ldr	r3, [r7, #20]
 80056b4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80056b6:	2200      	movs	r2, #0
 80056b8:	63da      	str	r2, [r3, #60]	@ 0x3c
  }

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80056ba:	697b      	ldr	r3, [r7, #20]
 80056bc:	681b      	ldr	r3, [r3, #0]
 80056be:	681a      	ldr	r2, [r3, #0]
 80056c0:	697b      	ldr	r3, [r7, #20]
 80056c2:	681b      	ldr	r3, [r3, #0]
 80056c4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80056c8:	601a      	str	r2, [r3, #0]

  hi2c->XferCount = 0U;
 80056ca:	697b      	ldr	r3, [r7, #20]
 80056cc:	2200      	movs	r2, #0
 80056ce:	855a      	strh	r2, [r3, #42]	@ 0x2a

  /* Reset XferAbortCallback */
  if (hi2c->hdmatx != NULL)
 80056d0:	697b      	ldr	r3, [r7, #20]
 80056d2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80056d4:	2b00      	cmp	r3, #0
 80056d6:	d003      	beq.n	80056e0 <I2C_DMAAbort+0xa4>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 80056d8:	697b      	ldr	r3, [r7, #20]
 80056da:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80056dc:	2200      	movs	r2, #0
 80056de:	651a      	str	r2, [r3, #80]	@ 0x50
  }
  if (hi2c->hdmarx != NULL)
 80056e0:	697b      	ldr	r3, [r7, #20]
 80056e2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80056e4:	2b00      	cmp	r3, #0
 80056e6:	d003      	beq.n	80056f0 <I2C_DMAAbort+0xb4>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 80056e8:	697b      	ldr	r3, [r7, #20]
 80056ea:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80056ec:	2200      	movs	r2, #0
 80056ee:	651a      	str	r2, [r3, #80]	@ 0x50
  }

  /* Disable I2C peripheral to prevent dummy data in buffer */
  __HAL_I2C_DISABLE(hi2c);
 80056f0:	697b      	ldr	r3, [r7, #20]
 80056f2:	681b      	ldr	r3, [r3, #0]
 80056f4:	681a      	ldr	r2, [r3, #0]
 80056f6:	697b      	ldr	r3, [r7, #20]
 80056f8:	681b      	ldr	r3, [r3, #0]
 80056fa:	f022 0201 	bic.w	r2, r2, #1
 80056fe:	601a      	str	r2, [r3, #0]

  /* Check if come from abort from user */
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 8005700:	697b      	ldr	r3, [r7, #20]
 8005702:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005706:	b2db      	uxtb	r3, r3
 8005708:	2b60      	cmp	r3, #96	@ 0x60
 800570a:	d10e      	bne.n	800572a <I2C_DMAAbort+0xee>
  {
    hi2c->State         = HAL_I2C_STATE_READY;
 800570c:	697b      	ldr	r3, [r7, #20]
 800570e:	2220      	movs	r2, #32
 8005710:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8005714:	697b      	ldr	r3, [r7, #20]
 8005716:	2200      	movs	r2, #0
 8005718:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode     = HAL_I2C_ERROR_NONE;
 800571c:	697b      	ldr	r3, [r7, #20]
 800571e:	2200      	movs	r2, #0
 8005720:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 8005722:	6978      	ldr	r0, [r7, #20]
 8005724:	f7fe fe6e 	bl	8004404 <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8005728:	e027      	b.n	800577a <I2C_DMAAbort+0x13e>
    if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 800572a:	7cfb      	ldrb	r3, [r7, #19]
 800572c:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8005730:	2b28      	cmp	r3, #40	@ 0x28
 8005732:	d117      	bne.n	8005764 <I2C_DMAAbort+0x128>
      __HAL_I2C_ENABLE(hi2c);
 8005734:	697b      	ldr	r3, [r7, #20]
 8005736:	681b      	ldr	r3, [r3, #0]
 8005738:	681a      	ldr	r2, [r3, #0]
 800573a:	697b      	ldr	r3, [r7, #20]
 800573c:	681b      	ldr	r3, [r3, #0]
 800573e:	f042 0201 	orr.w	r2, r2, #1
 8005742:	601a      	str	r2, [r3, #0]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005744:	697b      	ldr	r3, [r7, #20]
 8005746:	681b      	ldr	r3, [r3, #0]
 8005748:	681a      	ldr	r2, [r3, #0]
 800574a:	697b      	ldr	r3, [r7, #20]
 800574c:	681b      	ldr	r3, [r3, #0]
 800574e:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8005752:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 8005754:	697b      	ldr	r3, [r7, #20]
 8005756:	2200      	movs	r2, #0
 8005758:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 800575a:	697b      	ldr	r3, [r7, #20]
 800575c:	2228      	movs	r2, #40	@ 0x28
 800575e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
 8005762:	e007      	b.n	8005774 <I2C_DMAAbort+0x138>
      hi2c->State = HAL_I2C_STATE_READY;
 8005764:	697b      	ldr	r3, [r7, #20]
 8005766:	2220      	movs	r2, #32
 8005768:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800576c:	697b      	ldr	r3, [r7, #20]
 800576e:	2200      	movs	r2, #0
 8005770:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    HAL_I2C_ErrorCallback(hi2c);
 8005774:	6978      	ldr	r0, [r7, #20]
 8005776:	f7fe fe3b 	bl	80043f0 <HAL_I2C_ErrorCallback>
}
 800577a:	bf00      	nop
 800577c:	3718      	adds	r7, #24
 800577e:	46bd      	mov	sp, r7
 8005780:	bd80      	pop	{r7, pc}
 8005782:	bf00      	nop
 8005784:	20000054 	.word	0x20000054
 8005788:	14f8b589 	.word	0x14f8b589

0800578c <I2C_WaitOnSTOPRequestThroughIT>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPRequestThroughIT(I2C_HandleTypeDef *hi2c)
{
 800578c:	b480      	push	{r7}
 800578e:	b085      	sub	sp, #20
 8005790:	af00      	add	r7, sp, #0
 8005792:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8005794:	2300      	movs	r3, #0
 8005796:	60fb      	str	r3, [r7, #12]

  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_STOP_FLAG * (SystemCoreClock / 25U / 1000U);
 8005798:	4b13      	ldr	r3, [pc, #76]	@ (80057e8 <I2C_WaitOnSTOPRequestThroughIT+0x5c>)
 800579a:	681b      	ldr	r3, [r3, #0]
 800579c:	08db      	lsrs	r3, r3, #3
 800579e:	4a13      	ldr	r2, [pc, #76]	@ (80057ec <I2C_WaitOnSTOPRequestThroughIT+0x60>)
 80057a0:	fba2 2303 	umull	r2, r3, r2, r3
 80057a4:	0a1a      	lsrs	r2, r3, #8
 80057a6:	4613      	mov	r3, r2
 80057a8:	009b      	lsls	r3, r3, #2
 80057aa:	4413      	add	r3, r2
 80057ac:	60fb      	str	r3, [r7, #12]
  do
  {
    count--;
 80057ae:	68fb      	ldr	r3, [r7, #12]
 80057b0:	3b01      	subs	r3, #1
 80057b2:	60fb      	str	r3, [r7, #12]
    if (count == 0U)
 80057b4:	68fb      	ldr	r3, [r7, #12]
 80057b6:	2b00      	cmp	r3, #0
 80057b8:	d107      	bne.n	80057ca <I2C_WaitOnSTOPRequestThroughIT+0x3e>
    {
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80057ba:	687b      	ldr	r3, [r7, #4]
 80057bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80057be:	f043 0220 	orr.w	r2, r3, #32
 80057c2:	687b      	ldr	r3, [r7, #4]
 80057c4:	641a      	str	r2, [r3, #64]	@ 0x40

      return HAL_ERROR;
 80057c6:	2301      	movs	r3, #1
 80057c8:	e008      	b.n	80057dc <I2C_WaitOnSTOPRequestThroughIT+0x50>
    }
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 80057ca:	687b      	ldr	r3, [r7, #4]
 80057cc:	681b      	ldr	r3, [r3, #0]
 80057ce:	681b      	ldr	r3, [r3, #0]
 80057d0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80057d4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80057d8:	d0e9      	beq.n	80057ae <I2C_WaitOnSTOPRequestThroughIT+0x22>

  return HAL_OK;
 80057da:	2300      	movs	r3, #0
}
 80057dc:	4618      	mov	r0, r3
 80057de:	3714      	adds	r7, #20
 80057e0:	46bd      	mov	sp, r7
 80057e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057e6:	4770      	bx	lr
 80057e8:	20000054 	.word	0x20000054
 80057ec:	14f8b589 	.word	0x14f8b589

080057f0 <I2C_ConvertOtherXferOptions>:
  * @brief  Convert I2Cx OTHER_xxx XferOptions to functional XferOptions.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ConvertOtherXferOptions(I2C_HandleTypeDef *hi2c)
{
 80057f0:	b480      	push	{r7}
 80057f2:	b083      	sub	sp, #12
 80057f4:	af00      	add	r7, sp, #0
 80057f6:	6078      	str	r0, [r7, #4]
  /* if user set XferOptions to I2C_OTHER_FRAME            */
  /* it request implicitly to generate a restart condition */
  /* set XferOptions to I2C_FIRST_FRAME                    */
  if (hi2c->XferOptions == I2C_OTHER_FRAME)
 80057f8:	687b      	ldr	r3, [r7, #4]
 80057fa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80057fc:	f5b3 0f2a 	cmp.w	r3, #11141120	@ 0xaa0000
 8005800:	d103      	bne.n	800580a <I2C_ConvertOtherXferOptions+0x1a>
  {
    hi2c->XferOptions = I2C_FIRST_FRAME;
 8005802:	687b      	ldr	r3, [r7, #4]
 8005804:	2201      	movs	r2, #1
 8005806:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
  else
  {
    /* Nothing to do */
  }
}
 8005808:	e007      	b.n	800581a <I2C_ConvertOtherXferOptions+0x2a>
  else if (hi2c->XferOptions == I2C_OTHER_AND_LAST_FRAME)
 800580a:	687b      	ldr	r3, [r7, #4]
 800580c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800580e:	f1b3 4f2a 	cmp.w	r3, #2852126720	@ 0xaa000000
 8005812:	d102      	bne.n	800581a <I2C_ConvertOtherXferOptions+0x2a>
    hi2c->XferOptions = I2C_FIRST_AND_LAST_FRAME;
 8005814:	687b      	ldr	r3, [r7, #4]
 8005816:	2208      	movs	r2, #8
 8005818:	62da      	str	r2, [r3, #44]	@ 0x2c
}
 800581a:	bf00      	nop
 800581c:	370c      	adds	r7, #12
 800581e:	46bd      	mov	sp, r7
 8005820:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005824:	4770      	bx	lr

08005826 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8005826:	b580      	push	{r7, lr}
 8005828:	b086      	sub	sp, #24
 800582a:	af02      	add	r7, sp, #8
 800582c:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 800582e:	687b      	ldr	r3, [r7, #4]
 8005830:	2b00      	cmp	r3, #0
 8005832:	d101      	bne.n	8005838 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8005834:	2301      	movs	r3, #1
 8005836:	e101      	b.n	8005a3c <HAL_PCD_Init+0x216>

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
 8005838:	687b      	ldr	r3, [r7, #4]
 800583a:	681b      	ldr	r3, [r3, #0]
 800583c:	60bb      	str	r3, [r7, #8]
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 800583e:	687b      	ldr	r3, [r7, #4]
 8005840:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 8005844:	b2db      	uxtb	r3, r3
 8005846:	2b00      	cmp	r3, #0
 8005848:	d106      	bne.n	8005858 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 800584a:	687b      	ldr	r3, [r7, #4]
 800584c:	2200      	movs	r2, #0
 800584e:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8005852:	6878      	ldr	r0, [r7, #4]
 8005854:	f007 fe00 	bl	800d458 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8005858:	687b      	ldr	r3, [r7, #4]
 800585a:	2203      	movs	r2, #3
 800585c:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if (USBx == USB_OTG_FS)
 8005860:	68bb      	ldr	r3, [r7, #8]
 8005862:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8005866:	d102      	bne.n	800586e <HAL_PCD_Init+0x48>
  {
    hpcd->Init.dma_enable = 0U;
 8005868:	687b      	ldr	r3, [r7, #4]
 800586a:	2200      	movs	r2, #0
 800586c:	719a      	strb	r2, [r3, #6]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 800586e:	687b      	ldr	r3, [r7, #4]
 8005870:	681b      	ldr	r3, [r3, #0]
 8005872:	4618      	mov	r0, r3
 8005874:	f004 f921 	bl	8009aba <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8005878:	687b      	ldr	r3, [r7, #4]
 800587a:	6818      	ldr	r0, [r3, #0]
 800587c:	687b      	ldr	r3, [r7, #4]
 800587e:	7c1a      	ldrb	r2, [r3, #16]
 8005880:	f88d 2000 	strb.w	r2, [sp]
 8005884:	3304      	adds	r3, #4
 8005886:	cb0e      	ldmia	r3, {r1, r2, r3}
 8005888:	f004 f800 	bl	800988c <USB_CoreInit>
 800588c:	4603      	mov	r3, r0
 800588e:	2b00      	cmp	r3, #0
 8005890:	d005      	beq.n	800589e <HAL_PCD_Init+0x78>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8005892:	687b      	ldr	r3, [r7, #4]
 8005894:	2202      	movs	r2, #2
 8005896:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 800589a:	2301      	movs	r3, #1
 800589c:	e0ce      	b.n	8005a3c <HAL_PCD_Init+0x216>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 800589e:	687b      	ldr	r3, [r7, #4]
 80058a0:	681b      	ldr	r3, [r3, #0]
 80058a2:	2100      	movs	r1, #0
 80058a4:	4618      	mov	r0, r3
 80058a6:	f004 f919 	bl	8009adc <USB_SetCurrentMode>
 80058aa:	4603      	mov	r3, r0
 80058ac:	2b00      	cmp	r3, #0
 80058ae:	d005      	beq.n	80058bc <HAL_PCD_Init+0x96>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80058b0:	687b      	ldr	r3, [r7, #4]
 80058b2:	2202      	movs	r2, #2
 80058b4:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 80058b8:	2301      	movs	r3, #1
 80058ba:	e0bf      	b.n	8005a3c <HAL_PCD_Init+0x216>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80058bc:	2300      	movs	r3, #0
 80058be:	73fb      	strb	r3, [r7, #15]
 80058c0:	e04a      	b.n	8005958 <HAL_PCD_Init+0x132>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 80058c2:	7bfa      	ldrb	r2, [r7, #15]
 80058c4:	6879      	ldr	r1, [r7, #4]
 80058c6:	4613      	mov	r3, r2
 80058c8:	00db      	lsls	r3, r3, #3
 80058ca:	4413      	add	r3, r2
 80058cc:	009b      	lsls	r3, r3, #2
 80058ce:	440b      	add	r3, r1
 80058d0:	3315      	adds	r3, #21
 80058d2:	2201      	movs	r2, #1
 80058d4:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 80058d6:	7bfa      	ldrb	r2, [r7, #15]
 80058d8:	6879      	ldr	r1, [r7, #4]
 80058da:	4613      	mov	r3, r2
 80058dc:	00db      	lsls	r3, r3, #3
 80058de:	4413      	add	r3, r2
 80058e0:	009b      	lsls	r3, r3, #2
 80058e2:	440b      	add	r3, r1
 80058e4:	3314      	adds	r3, #20
 80058e6:	7bfa      	ldrb	r2, [r7, #15]
 80058e8:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 80058ea:	7bfa      	ldrb	r2, [r7, #15]
 80058ec:	7bfb      	ldrb	r3, [r7, #15]
 80058ee:	b298      	uxth	r0, r3
 80058f0:	6879      	ldr	r1, [r7, #4]
 80058f2:	4613      	mov	r3, r2
 80058f4:	00db      	lsls	r3, r3, #3
 80058f6:	4413      	add	r3, r2
 80058f8:	009b      	lsls	r3, r3, #2
 80058fa:	440b      	add	r3, r1
 80058fc:	332e      	adds	r3, #46	@ 0x2e
 80058fe:	4602      	mov	r2, r0
 8005900:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8005902:	7bfa      	ldrb	r2, [r7, #15]
 8005904:	6879      	ldr	r1, [r7, #4]
 8005906:	4613      	mov	r3, r2
 8005908:	00db      	lsls	r3, r3, #3
 800590a:	4413      	add	r3, r2
 800590c:	009b      	lsls	r3, r3, #2
 800590e:	440b      	add	r3, r1
 8005910:	3318      	adds	r3, #24
 8005912:	2200      	movs	r2, #0
 8005914:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8005916:	7bfa      	ldrb	r2, [r7, #15]
 8005918:	6879      	ldr	r1, [r7, #4]
 800591a:	4613      	mov	r3, r2
 800591c:	00db      	lsls	r3, r3, #3
 800591e:	4413      	add	r3, r2
 8005920:	009b      	lsls	r3, r3, #2
 8005922:	440b      	add	r3, r1
 8005924:	331c      	adds	r3, #28
 8005926:	2200      	movs	r2, #0
 8005928:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 800592a:	7bfa      	ldrb	r2, [r7, #15]
 800592c:	6879      	ldr	r1, [r7, #4]
 800592e:	4613      	mov	r3, r2
 8005930:	00db      	lsls	r3, r3, #3
 8005932:	4413      	add	r3, r2
 8005934:	009b      	lsls	r3, r3, #2
 8005936:	440b      	add	r3, r1
 8005938:	3320      	adds	r3, #32
 800593a:	2200      	movs	r2, #0
 800593c:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 800593e:	7bfa      	ldrb	r2, [r7, #15]
 8005940:	6879      	ldr	r1, [r7, #4]
 8005942:	4613      	mov	r3, r2
 8005944:	00db      	lsls	r3, r3, #3
 8005946:	4413      	add	r3, r2
 8005948:	009b      	lsls	r3, r3, #2
 800594a:	440b      	add	r3, r1
 800594c:	3324      	adds	r3, #36	@ 0x24
 800594e:	2200      	movs	r2, #0
 8005950:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8005952:	7bfb      	ldrb	r3, [r7, #15]
 8005954:	3301      	adds	r3, #1
 8005956:	73fb      	strb	r3, [r7, #15]
 8005958:	687b      	ldr	r3, [r7, #4]
 800595a:	791b      	ldrb	r3, [r3, #4]
 800595c:	7bfa      	ldrb	r2, [r7, #15]
 800595e:	429a      	cmp	r2, r3
 8005960:	d3af      	bcc.n	80058c2 <HAL_PCD_Init+0x9c>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8005962:	2300      	movs	r3, #0
 8005964:	73fb      	strb	r3, [r7, #15]
 8005966:	e044      	b.n	80059f2 <HAL_PCD_Init+0x1cc>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8005968:	7bfa      	ldrb	r2, [r7, #15]
 800596a:	6879      	ldr	r1, [r7, #4]
 800596c:	4613      	mov	r3, r2
 800596e:	00db      	lsls	r3, r3, #3
 8005970:	4413      	add	r3, r2
 8005972:	009b      	lsls	r3, r3, #2
 8005974:	440b      	add	r3, r1
 8005976:	f203 2355 	addw	r3, r3, #597	@ 0x255
 800597a:	2200      	movs	r2, #0
 800597c:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 800597e:	7bfa      	ldrb	r2, [r7, #15]
 8005980:	6879      	ldr	r1, [r7, #4]
 8005982:	4613      	mov	r3, r2
 8005984:	00db      	lsls	r3, r3, #3
 8005986:	4413      	add	r3, r2
 8005988:	009b      	lsls	r3, r3, #2
 800598a:	440b      	add	r3, r1
 800598c:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 8005990:	7bfa      	ldrb	r2, [r7, #15]
 8005992:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8005994:	7bfa      	ldrb	r2, [r7, #15]
 8005996:	6879      	ldr	r1, [r7, #4]
 8005998:	4613      	mov	r3, r2
 800599a:	00db      	lsls	r3, r3, #3
 800599c:	4413      	add	r3, r2
 800599e:	009b      	lsls	r3, r3, #2
 80059a0:	440b      	add	r3, r1
 80059a2:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 80059a6:	2200      	movs	r2, #0
 80059a8:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 80059aa:	7bfa      	ldrb	r2, [r7, #15]
 80059ac:	6879      	ldr	r1, [r7, #4]
 80059ae:	4613      	mov	r3, r2
 80059b0:	00db      	lsls	r3, r3, #3
 80059b2:	4413      	add	r3, r2
 80059b4:	009b      	lsls	r3, r3, #2
 80059b6:	440b      	add	r3, r1
 80059b8:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 80059bc:	2200      	movs	r2, #0
 80059be:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 80059c0:	7bfa      	ldrb	r2, [r7, #15]
 80059c2:	6879      	ldr	r1, [r7, #4]
 80059c4:	4613      	mov	r3, r2
 80059c6:	00db      	lsls	r3, r3, #3
 80059c8:	4413      	add	r3, r2
 80059ca:	009b      	lsls	r3, r3, #2
 80059cc:	440b      	add	r3, r1
 80059ce:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 80059d2:	2200      	movs	r2, #0
 80059d4:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 80059d6:	7bfa      	ldrb	r2, [r7, #15]
 80059d8:	6879      	ldr	r1, [r7, #4]
 80059da:	4613      	mov	r3, r2
 80059dc:	00db      	lsls	r3, r3, #3
 80059de:	4413      	add	r3, r2
 80059e0:	009b      	lsls	r3, r3, #2
 80059e2:	440b      	add	r3, r1
 80059e4:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 80059e8:	2200      	movs	r2, #0
 80059ea:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80059ec:	7bfb      	ldrb	r3, [r7, #15]
 80059ee:	3301      	adds	r3, #1
 80059f0:	73fb      	strb	r3, [r7, #15]
 80059f2:	687b      	ldr	r3, [r7, #4]
 80059f4:	791b      	ldrb	r3, [r3, #4]
 80059f6:	7bfa      	ldrb	r2, [r7, #15]
 80059f8:	429a      	cmp	r2, r3
 80059fa:	d3b5      	bcc.n	8005968 <HAL_PCD_Init+0x142>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80059fc:	687b      	ldr	r3, [r7, #4]
 80059fe:	6818      	ldr	r0, [r3, #0]
 8005a00:	687b      	ldr	r3, [r7, #4]
 8005a02:	7c1a      	ldrb	r2, [r3, #16]
 8005a04:	f88d 2000 	strb.w	r2, [sp]
 8005a08:	3304      	adds	r3, #4
 8005a0a:	cb0e      	ldmia	r3, {r1, r2, r3}
 8005a0c:	f004 f8b2 	bl	8009b74 <USB_DevInit>
 8005a10:	4603      	mov	r3, r0
 8005a12:	2b00      	cmp	r3, #0
 8005a14:	d005      	beq.n	8005a22 <HAL_PCD_Init+0x1fc>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8005a16:	687b      	ldr	r3, [r7, #4]
 8005a18:	2202      	movs	r2, #2
 8005a1a:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8005a1e:	2301      	movs	r3, #1
 8005a20:	e00c      	b.n	8005a3c <HAL_PCD_Init+0x216>
  }

  hpcd->USB_Address = 0U;
 8005a22:	687b      	ldr	r3, [r7, #4]
 8005a24:	2200      	movs	r2, #0
 8005a26:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 8005a28:	687b      	ldr	r3, [r7, #4]
 8005a2a:	2201      	movs	r2, #1
 8005a2c:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    (void)HAL_PCDEx_ActivateLPM(hpcd);
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);
 8005a30:	687b      	ldr	r3, [r7, #4]
 8005a32:	681b      	ldr	r3, [r3, #0]
 8005a34:	4618      	mov	r0, r3
 8005a36:	f005 f8fc 	bl	800ac32 <USB_DevDisconnect>

  return HAL_OK;
 8005a3a:	2300      	movs	r3, #0
}
 8005a3c:	4618      	mov	r0, r3
 8005a3e:	3710      	adds	r7, #16
 8005a40:	46bd      	mov	sp, r7
 8005a42:	bd80      	pop	{r7, pc}

08005a44 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8005a44:	b580      	push	{r7, lr}
 8005a46:	b084      	sub	sp, #16
 8005a48:	af00      	add	r7, sp, #0
 8005a4a:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8005a4c:	687b      	ldr	r3, [r7, #4]
 8005a4e:	681b      	ldr	r3, [r3, #0]
 8005a50:	60fb      	str	r3, [r7, #12]

  __HAL_LOCK(hpcd);
 8005a52:	687b      	ldr	r3, [r7, #4]
 8005a54:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8005a58:	2b01      	cmp	r3, #1
 8005a5a:	d101      	bne.n	8005a60 <HAL_PCD_Start+0x1c>
 8005a5c:	2302      	movs	r3, #2
 8005a5e:	e022      	b.n	8005aa6 <HAL_PCD_Start+0x62>
 8005a60:	687b      	ldr	r3, [r7, #4]
 8005a62:	2201      	movs	r2, #1
 8005a64:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 8005a68:	68fb      	ldr	r3, [r7, #12]
 8005a6a:	68db      	ldr	r3, [r3, #12]
 8005a6c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005a70:	2b00      	cmp	r3, #0
 8005a72:	d009      	beq.n	8005a88 <HAL_PCD_Start+0x44>
      (hpcd->Init.battery_charging_enable == 1U))
 8005a74:	687b      	ldr	r3, [r7, #4]
 8005a76:	7b5b      	ldrb	r3, [r3, #13]
  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 8005a78:	2b01      	cmp	r3, #1
 8005a7a:	d105      	bne.n	8005a88 <HAL_PCD_Start+0x44>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8005a7c:	68fb      	ldr	r3, [r7, #12]
 8005a7e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005a80:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8005a84:	68fb      	ldr	r3, [r7, #12]
 8005a86:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  __HAL_PCD_ENABLE(hpcd);
 8005a88:	687b      	ldr	r3, [r7, #4]
 8005a8a:	681b      	ldr	r3, [r3, #0]
 8005a8c:	4618      	mov	r0, r3
 8005a8e:	f004 f803 	bl	8009a98 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 8005a92:	687b      	ldr	r3, [r7, #4]
 8005a94:	681b      	ldr	r3, [r3, #0]
 8005a96:	4618      	mov	r0, r3
 8005a98:	f005 f8aa 	bl	800abf0 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8005a9c:	687b      	ldr	r3, [r7, #4]
 8005a9e:	2200      	movs	r2, #0
 8005aa0:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8005aa4:	2300      	movs	r3, #0
}
 8005aa6:	4618      	mov	r0, r3
 8005aa8:	3710      	adds	r7, #16
 8005aaa:	46bd      	mov	sp, r7
 8005aac:	bd80      	pop	{r7, pc}

08005aae <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8005aae:	b590      	push	{r4, r7, lr}
 8005ab0:	b08d      	sub	sp, #52	@ 0x34
 8005ab2:	af00      	add	r7, sp, #0
 8005ab4:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8005ab6:	687b      	ldr	r3, [r7, #4]
 8005ab8:	681b      	ldr	r3, [r3, #0]
 8005aba:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005abc:	6a3b      	ldr	r3, [r7, #32]
 8005abe:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t RegVal;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 8005ac0:	687b      	ldr	r3, [r7, #4]
 8005ac2:	681b      	ldr	r3, [r3, #0]
 8005ac4:	4618      	mov	r0, r3
 8005ac6:	f005 f968 	bl	800ad9a <USB_GetMode>
 8005aca:	4603      	mov	r3, r0
 8005acc:	2b00      	cmp	r3, #0
 8005ace:	f040 848c 	bne.w	80063ea <HAL_PCD_IRQHandler+0x93c>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 8005ad2:	687b      	ldr	r3, [r7, #4]
 8005ad4:	681b      	ldr	r3, [r3, #0]
 8005ad6:	4618      	mov	r0, r3
 8005ad8:	f005 f8cc 	bl	800ac74 <USB_ReadInterrupts>
 8005adc:	4603      	mov	r3, r0
 8005ade:	2b00      	cmp	r3, #0
 8005ae0:	f000 8482 	beq.w	80063e8 <HAL_PCD_IRQHandler+0x93a>
    {
      return;
    }

    /* store current frame number */
    hpcd->FrameNumber = (USBx_DEVICE->DSTS & USB_OTG_DSTS_FNSOF_Msk) >> USB_OTG_DSTS_FNSOF_Pos;
 8005ae4:	69fb      	ldr	r3, [r7, #28]
 8005ae6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005aea:	689b      	ldr	r3, [r3, #8]
 8005aec:	0a1b      	lsrs	r3, r3, #8
 8005aee:	f3c3 020d 	ubfx	r2, r3, #0, #14
 8005af2:	687b      	ldr	r3, [r7, #4]
 8005af4:	f8c3 24d4 	str.w	r2, [r3, #1236]	@ 0x4d4

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 8005af8:	687b      	ldr	r3, [r7, #4]
 8005afa:	681b      	ldr	r3, [r3, #0]
 8005afc:	4618      	mov	r0, r3
 8005afe:	f005 f8b9 	bl	800ac74 <USB_ReadInterrupts>
 8005b02:	4603      	mov	r3, r0
 8005b04:	f003 0302 	and.w	r3, r3, #2
 8005b08:	2b02      	cmp	r3, #2
 8005b0a:	d107      	bne.n	8005b1c <HAL_PCD_IRQHandler+0x6e>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 8005b0c:	687b      	ldr	r3, [r7, #4]
 8005b0e:	681b      	ldr	r3, [r3, #0]
 8005b10:	695a      	ldr	r2, [r3, #20]
 8005b12:	687b      	ldr	r3, [r7, #4]
 8005b14:	681b      	ldr	r3, [r3, #0]
 8005b16:	f002 0202 	and.w	r2, r2, #2
 8005b1a:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 8005b1c:	687b      	ldr	r3, [r7, #4]
 8005b1e:	681b      	ldr	r3, [r3, #0]
 8005b20:	4618      	mov	r0, r3
 8005b22:	f005 f8a7 	bl	800ac74 <USB_ReadInterrupts>
 8005b26:	4603      	mov	r3, r0
 8005b28:	f003 0310 	and.w	r3, r3, #16
 8005b2c:	2b10      	cmp	r3, #16
 8005b2e:	d161      	bne.n	8005bf4 <HAL_PCD_IRQHandler+0x146>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8005b30:	687b      	ldr	r3, [r7, #4]
 8005b32:	681b      	ldr	r3, [r3, #0]
 8005b34:	699a      	ldr	r2, [r3, #24]
 8005b36:	687b      	ldr	r3, [r7, #4]
 8005b38:	681b      	ldr	r3, [r3, #0]
 8005b3a:	f022 0210 	bic.w	r2, r2, #16
 8005b3e:	619a      	str	r2, [r3, #24]

      RegVal = USBx->GRXSTSP;
 8005b40:	6a3b      	ldr	r3, [r7, #32]
 8005b42:	6a1b      	ldr	r3, [r3, #32]
 8005b44:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[RegVal & USB_OTG_GRXSTSP_EPNUM];
 8005b46:	69bb      	ldr	r3, [r7, #24]
 8005b48:	f003 020f 	and.w	r2, r3, #15
 8005b4c:	4613      	mov	r3, r2
 8005b4e:	00db      	lsls	r3, r3, #3
 8005b50:	4413      	add	r3, r2
 8005b52:	009b      	lsls	r3, r3, #2
 8005b54:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8005b58:	687a      	ldr	r2, [r7, #4]
 8005b5a:	4413      	add	r3, r2
 8005b5c:	3304      	adds	r3, #4
 8005b5e:	617b      	str	r3, [r7, #20]

      if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 8005b60:	69bb      	ldr	r3, [r7, #24]
 8005b62:	f403 13f0 	and.w	r3, r3, #1966080	@ 0x1e0000
 8005b66:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8005b6a:	d124      	bne.n	8005bb6 <HAL_PCD_IRQHandler+0x108>
      {
        if ((RegVal & USB_OTG_GRXSTSP_BCNT) != 0U)
 8005b6c:	69ba      	ldr	r2, [r7, #24]
 8005b6e:	f647 73f0 	movw	r3, #32752	@ 0x7ff0
 8005b72:	4013      	ands	r3, r2
 8005b74:	2b00      	cmp	r3, #0
 8005b76:	d035      	beq.n	8005be4 <HAL_PCD_IRQHandler+0x136>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8005b78:	697b      	ldr	r3, [r7, #20]
 8005b7a:	68d9      	ldr	r1, [r3, #12]
                               (uint16_t)((RegVal & USB_OTG_GRXSTSP_BCNT) >> 4));
 8005b7c:	69bb      	ldr	r3, [r7, #24]
 8005b7e:	091b      	lsrs	r3, r3, #4
 8005b80:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8005b82:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8005b86:	b29b      	uxth	r3, r3
 8005b88:	461a      	mov	r2, r3
 8005b8a:	6a38      	ldr	r0, [r7, #32]
 8005b8c:	f004 fede 	bl	800a94c <USB_ReadPacket>

          ep->xfer_buff += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8005b90:	697b      	ldr	r3, [r7, #20]
 8005b92:	68da      	ldr	r2, [r3, #12]
 8005b94:	69bb      	ldr	r3, [r7, #24]
 8005b96:	091b      	lsrs	r3, r3, #4
 8005b98:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8005b9c:	441a      	add	r2, r3
 8005b9e:	697b      	ldr	r3, [r7, #20]
 8005ba0:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8005ba2:	697b      	ldr	r3, [r7, #20]
 8005ba4:	695a      	ldr	r2, [r3, #20]
 8005ba6:	69bb      	ldr	r3, [r7, #24]
 8005ba8:	091b      	lsrs	r3, r3, #4
 8005baa:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8005bae:	441a      	add	r2, r3
 8005bb0:	697b      	ldr	r3, [r7, #20]
 8005bb2:	615a      	str	r2, [r3, #20]
 8005bb4:	e016      	b.n	8005be4 <HAL_PCD_IRQHandler+0x136>
        }
      }
      else if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) == STS_SETUP_UPDT)
 8005bb6:	69bb      	ldr	r3, [r7, #24]
 8005bb8:	f403 13f0 	and.w	r3, r3, #1966080	@ 0x1e0000
 8005bbc:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8005bc0:	d110      	bne.n	8005be4 <HAL_PCD_IRQHandler+0x136>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 8005bc2:	687b      	ldr	r3, [r7, #4]
 8005bc4:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8005bc8:	2208      	movs	r2, #8
 8005bca:	4619      	mov	r1, r3
 8005bcc:	6a38      	ldr	r0, [r7, #32]
 8005bce:	f004 febd 	bl	800a94c <USB_ReadPacket>
        ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8005bd2:	697b      	ldr	r3, [r7, #20]
 8005bd4:	695a      	ldr	r2, [r3, #20]
 8005bd6:	69bb      	ldr	r3, [r7, #24]
 8005bd8:	091b      	lsrs	r3, r3, #4
 8005bda:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8005bde:	441a      	add	r2, r3
 8005be0:	697b      	ldr	r3, [r7, #20]
 8005be2:	615a      	str	r2, [r3, #20]
      else
      {
        /* ... */
      }

      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8005be4:	687b      	ldr	r3, [r7, #4]
 8005be6:	681b      	ldr	r3, [r3, #0]
 8005be8:	699a      	ldr	r2, [r3, #24]
 8005bea:	687b      	ldr	r3, [r7, #4]
 8005bec:	681b      	ldr	r3, [r3, #0]
 8005bee:	f042 0210 	orr.w	r2, r2, #16
 8005bf2:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 8005bf4:	687b      	ldr	r3, [r7, #4]
 8005bf6:	681b      	ldr	r3, [r3, #0]
 8005bf8:	4618      	mov	r0, r3
 8005bfa:	f005 f83b 	bl	800ac74 <USB_ReadInterrupts>
 8005bfe:	4603      	mov	r3, r0
 8005c00:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8005c04:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8005c08:	f040 80a7 	bne.w	8005d5a <HAL_PCD_IRQHandler+0x2ac>
    {
      epnum = 0U;
 8005c0c:	2300      	movs	r3, #0
 8005c0e:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 8005c10:	687b      	ldr	r3, [r7, #4]
 8005c12:	681b      	ldr	r3, [r3, #0]
 8005c14:	4618      	mov	r0, r3
 8005c16:	f005 f840 	bl	800ac9a <USB_ReadDevAllOutEpInterrupt>
 8005c1a:	62b8      	str	r0, [r7, #40]	@ 0x28

      while (ep_intr != 0U)
 8005c1c:	e099      	b.n	8005d52 <HAL_PCD_IRQHandler+0x2a4>
      {
        if ((ep_intr & 0x1U) != 0U)
 8005c1e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005c20:	f003 0301 	and.w	r3, r3, #1
 8005c24:	2b00      	cmp	r3, #0
 8005c26:	f000 808e 	beq.w	8005d46 <HAL_PCD_IRQHandler+0x298>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8005c2a:	687b      	ldr	r3, [r7, #4]
 8005c2c:	681b      	ldr	r3, [r3, #0]
 8005c2e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005c30:	b2d2      	uxtb	r2, r2
 8005c32:	4611      	mov	r1, r2
 8005c34:	4618      	mov	r0, r3
 8005c36:	f005 f864 	bl	800ad02 <USB_ReadDevOutEPInterrupt>
 8005c3a:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 8005c3c:	693b      	ldr	r3, [r7, #16]
 8005c3e:	f003 0301 	and.w	r3, r3, #1
 8005c42:	2b00      	cmp	r3, #0
 8005c44:	d00c      	beq.n	8005c60 <HAL_PCD_IRQHandler+0x1b2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 8005c46:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005c48:	015a      	lsls	r2, r3, #5
 8005c4a:	69fb      	ldr	r3, [r7, #28]
 8005c4c:	4413      	add	r3, r2
 8005c4e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005c52:	461a      	mov	r2, r3
 8005c54:	2301      	movs	r3, #1
 8005c56:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 8005c58:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8005c5a:	6878      	ldr	r0, [r7, #4]
 8005c5c:	f000 fea4 	bl	80069a8 <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 8005c60:	693b      	ldr	r3, [r7, #16]
 8005c62:	f003 0308 	and.w	r3, r3, #8
 8005c66:	2b00      	cmp	r3, #0
 8005c68:	d00c      	beq.n	8005c84 <HAL_PCD_IRQHandler+0x1d6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 8005c6a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005c6c:	015a      	lsls	r2, r3, #5
 8005c6e:	69fb      	ldr	r3, [r7, #28]
 8005c70:	4413      	add	r3, r2
 8005c72:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005c76:	461a      	mov	r2, r3
 8005c78:	2308      	movs	r3, #8
 8005c7a:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 8005c7c:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8005c7e:	6878      	ldr	r0, [r7, #4]
 8005c80:	f000 ff7a 	bl	8006b78 <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 8005c84:	693b      	ldr	r3, [r7, #16]
 8005c86:	f003 0310 	and.w	r3, r3, #16
 8005c8a:	2b00      	cmp	r3, #0
 8005c8c:	d008      	beq.n	8005ca0 <HAL_PCD_IRQHandler+0x1f2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 8005c8e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005c90:	015a      	lsls	r2, r3, #5
 8005c92:	69fb      	ldr	r3, [r7, #28]
 8005c94:	4413      	add	r3, r2
 8005c96:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005c9a:	461a      	mov	r2, r3
 8005c9c:	2310      	movs	r3, #16
 8005c9e:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT Endpoint disable interrupt */
          if ((epint & USB_OTG_DOEPINT_EPDISD) == USB_OTG_DOEPINT_EPDISD)
 8005ca0:	693b      	ldr	r3, [r7, #16]
 8005ca2:	f003 0302 	and.w	r3, r3, #2
 8005ca6:	2b00      	cmp	r3, #0
 8005ca8:	d030      	beq.n	8005d0c <HAL_PCD_IRQHandler+0x25e>
          {
            if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == USB_OTG_GINTSTS_BOUTNAKEFF)
 8005caa:	6a3b      	ldr	r3, [r7, #32]
 8005cac:	695b      	ldr	r3, [r3, #20]
 8005cae:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005cb2:	2b80      	cmp	r3, #128	@ 0x80
 8005cb4:	d109      	bne.n	8005cca <HAL_PCD_IRQHandler+0x21c>
            {
              USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
 8005cb6:	69fb      	ldr	r3, [r7, #28]
 8005cb8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005cbc:	685b      	ldr	r3, [r3, #4]
 8005cbe:	69fa      	ldr	r2, [r7, #28]
 8005cc0:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8005cc4:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8005cc8:	6053      	str	r3, [r2, #4]
            }

            ep = &hpcd->OUT_ep[epnum];
 8005cca:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005ccc:	4613      	mov	r3, r2
 8005cce:	00db      	lsls	r3, r3, #3
 8005cd0:	4413      	add	r3, r2
 8005cd2:	009b      	lsls	r3, r3, #2
 8005cd4:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8005cd8:	687a      	ldr	r2, [r7, #4]
 8005cda:	4413      	add	r3, r2
 8005cdc:	3304      	adds	r3, #4
 8005cde:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8005ce0:	697b      	ldr	r3, [r7, #20]
 8005ce2:	78db      	ldrb	r3, [r3, #3]
 8005ce4:	2b01      	cmp	r3, #1
 8005ce6:	d108      	bne.n	8005cfa <HAL_PCD_IRQHandler+0x24c>
            {
              ep->is_iso_incomplete = 0U;
 8005ce8:	697b      	ldr	r3, [r7, #20]
 8005cea:	2200      	movs	r2, #0
 8005cec:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 8005cee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005cf0:	b2db      	uxtb	r3, r3
 8005cf2:	4619      	mov	r1, r3
 8005cf4:	6878      	ldr	r0, [r7, #4]
 8005cf6:	f007 fcc3 	bl	800d680 <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_EPDISD);
 8005cfa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005cfc:	015a      	lsls	r2, r3, #5
 8005cfe:	69fb      	ldr	r3, [r7, #28]
 8005d00:	4413      	add	r3, r2
 8005d02:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005d06:	461a      	mov	r2, r3
 8005d08:	2302      	movs	r3, #2
 8005d0a:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8005d0c:	693b      	ldr	r3, [r7, #16]
 8005d0e:	f003 0320 	and.w	r3, r3, #32
 8005d12:	2b00      	cmp	r3, #0
 8005d14:	d008      	beq.n	8005d28 <HAL_PCD_IRQHandler+0x27a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8005d16:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005d18:	015a      	lsls	r2, r3, #5
 8005d1a:	69fb      	ldr	r3, [r7, #28]
 8005d1c:	4413      	add	r3, r2
 8005d1e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005d22:	461a      	mov	r2, r3
 8005d24:	2320      	movs	r3, #32
 8005d26:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 8005d28:	693b      	ldr	r3, [r7, #16]
 8005d2a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8005d2e:	2b00      	cmp	r3, #0
 8005d30:	d009      	beq.n	8005d46 <HAL_PCD_IRQHandler+0x298>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 8005d32:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005d34:	015a      	lsls	r2, r3, #5
 8005d36:	69fb      	ldr	r3, [r7, #28]
 8005d38:	4413      	add	r3, r2
 8005d3a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005d3e:	461a      	mov	r2, r3
 8005d40:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8005d44:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 8005d46:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005d48:	3301      	adds	r3, #1
 8005d4a:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 8005d4c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005d4e:	085b      	lsrs	r3, r3, #1
 8005d50:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 8005d52:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005d54:	2b00      	cmp	r3, #0
 8005d56:	f47f af62 	bne.w	8005c1e <HAL_PCD_IRQHandler+0x170>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 8005d5a:	687b      	ldr	r3, [r7, #4]
 8005d5c:	681b      	ldr	r3, [r3, #0]
 8005d5e:	4618      	mov	r0, r3
 8005d60:	f004 ff88 	bl	800ac74 <USB_ReadInterrupts>
 8005d64:	4603      	mov	r3, r0
 8005d66:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8005d6a:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8005d6e:	f040 80db 	bne.w	8005f28 <HAL_PCD_IRQHandler+0x47a>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 8005d72:	687b      	ldr	r3, [r7, #4]
 8005d74:	681b      	ldr	r3, [r3, #0]
 8005d76:	4618      	mov	r0, r3
 8005d78:	f004 ffa9 	bl	800acce <USB_ReadDevAllInEpInterrupt>
 8005d7c:	62b8      	str	r0, [r7, #40]	@ 0x28

      epnum = 0U;
 8005d7e:	2300      	movs	r3, #0
 8005d80:	627b      	str	r3, [r7, #36]	@ 0x24

      while (ep_intr != 0U)
 8005d82:	e0cd      	b.n	8005f20 <HAL_PCD_IRQHandler+0x472>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 8005d84:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005d86:	f003 0301 	and.w	r3, r3, #1
 8005d8a:	2b00      	cmp	r3, #0
 8005d8c:	f000 80c2 	beq.w	8005f14 <HAL_PCD_IRQHandler+0x466>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8005d90:	687b      	ldr	r3, [r7, #4]
 8005d92:	681b      	ldr	r3, [r3, #0]
 8005d94:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005d96:	b2d2      	uxtb	r2, r2
 8005d98:	4611      	mov	r1, r2
 8005d9a:	4618      	mov	r0, r3
 8005d9c:	f004 ffcf 	bl	800ad3e <USB_ReadDevInEPInterrupt>
 8005da0:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 8005da2:	693b      	ldr	r3, [r7, #16]
 8005da4:	f003 0301 	and.w	r3, r3, #1
 8005da8:	2b00      	cmp	r3, #0
 8005daa:	d057      	beq.n	8005e5c <HAL_PCD_IRQHandler+0x3ae>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8005dac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005dae:	f003 030f 	and.w	r3, r3, #15
 8005db2:	2201      	movs	r2, #1
 8005db4:	fa02 f303 	lsl.w	r3, r2, r3
 8005db8:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8005dba:	69fb      	ldr	r3, [r7, #28]
 8005dbc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005dc0:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8005dc2:	68fb      	ldr	r3, [r7, #12]
 8005dc4:	43db      	mvns	r3, r3
 8005dc6:	69f9      	ldr	r1, [r7, #28]
 8005dc8:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8005dcc:	4013      	ands	r3, r2
 8005dce:	634b      	str	r3, [r1, #52]	@ 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 8005dd0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005dd2:	015a      	lsls	r2, r3, #5
 8005dd4:	69fb      	ldr	r3, [r7, #28]
 8005dd6:	4413      	add	r3, r2
 8005dd8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005ddc:	461a      	mov	r2, r3
 8005dde:	2301      	movs	r3, #1
 8005de0:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 8005de2:	687b      	ldr	r3, [r7, #4]
 8005de4:	799b      	ldrb	r3, [r3, #6]
 8005de6:	2b01      	cmp	r3, #1
 8005de8:	d132      	bne.n	8005e50 <HAL_PCD_IRQHandler+0x3a2>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 8005dea:	6879      	ldr	r1, [r7, #4]
 8005dec:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005dee:	4613      	mov	r3, r2
 8005df0:	00db      	lsls	r3, r3, #3
 8005df2:	4413      	add	r3, r2
 8005df4:	009b      	lsls	r3, r3, #2
 8005df6:	440b      	add	r3, r1
 8005df8:	3320      	adds	r3, #32
 8005dfa:	6819      	ldr	r1, [r3, #0]
 8005dfc:	6878      	ldr	r0, [r7, #4]
 8005dfe:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005e00:	4613      	mov	r3, r2
 8005e02:	00db      	lsls	r3, r3, #3
 8005e04:	4413      	add	r3, r2
 8005e06:	009b      	lsls	r3, r3, #2
 8005e08:	4403      	add	r3, r0
 8005e0a:	331c      	adds	r3, #28
 8005e0c:	681b      	ldr	r3, [r3, #0]
 8005e0e:	4419      	add	r1, r3
 8005e10:	6878      	ldr	r0, [r7, #4]
 8005e12:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005e14:	4613      	mov	r3, r2
 8005e16:	00db      	lsls	r3, r3, #3
 8005e18:	4413      	add	r3, r2
 8005e1a:	009b      	lsls	r3, r3, #2
 8005e1c:	4403      	add	r3, r0
 8005e1e:	3320      	adds	r3, #32
 8005e20:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 8005e22:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005e24:	2b00      	cmp	r3, #0
 8005e26:	d113      	bne.n	8005e50 <HAL_PCD_IRQHandler+0x3a2>
 8005e28:	6879      	ldr	r1, [r7, #4]
 8005e2a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005e2c:	4613      	mov	r3, r2
 8005e2e:	00db      	lsls	r3, r3, #3
 8005e30:	4413      	add	r3, r2
 8005e32:	009b      	lsls	r3, r3, #2
 8005e34:	440b      	add	r3, r1
 8005e36:	3324      	adds	r3, #36	@ 0x24
 8005e38:	681b      	ldr	r3, [r3, #0]
 8005e3a:	2b00      	cmp	r3, #0
 8005e3c:	d108      	bne.n	8005e50 <HAL_PCD_IRQHandler+0x3a2>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8005e3e:	687b      	ldr	r3, [r7, #4]
 8005e40:	6818      	ldr	r0, [r3, #0]
 8005e42:	687b      	ldr	r3, [r7, #4]
 8005e44:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8005e48:	461a      	mov	r2, r3
 8005e4a:	2101      	movs	r1, #1
 8005e4c:	f004 ffd6 	bl	800adfc <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 8005e50:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005e52:	b2db      	uxtb	r3, r3
 8005e54:	4619      	mov	r1, r3
 8005e56:	6878      	ldr	r0, [r7, #4]
 8005e58:	f007 fb8d 	bl	800d576 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 8005e5c:	693b      	ldr	r3, [r7, #16]
 8005e5e:	f003 0308 	and.w	r3, r3, #8
 8005e62:	2b00      	cmp	r3, #0
 8005e64:	d008      	beq.n	8005e78 <HAL_PCD_IRQHandler+0x3ca>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 8005e66:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005e68:	015a      	lsls	r2, r3, #5
 8005e6a:	69fb      	ldr	r3, [r7, #28]
 8005e6c:	4413      	add	r3, r2
 8005e6e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005e72:	461a      	mov	r2, r3
 8005e74:	2308      	movs	r3, #8
 8005e76:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 8005e78:	693b      	ldr	r3, [r7, #16]
 8005e7a:	f003 0310 	and.w	r3, r3, #16
 8005e7e:	2b00      	cmp	r3, #0
 8005e80:	d008      	beq.n	8005e94 <HAL_PCD_IRQHandler+0x3e6>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 8005e82:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005e84:	015a      	lsls	r2, r3, #5
 8005e86:	69fb      	ldr	r3, [r7, #28]
 8005e88:	4413      	add	r3, r2
 8005e8a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005e8e:	461a      	mov	r2, r3
 8005e90:	2310      	movs	r3, #16
 8005e92:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 8005e94:	693b      	ldr	r3, [r7, #16]
 8005e96:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005e9a:	2b00      	cmp	r3, #0
 8005e9c:	d008      	beq.n	8005eb0 <HAL_PCD_IRQHandler+0x402>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 8005e9e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005ea0:	015a      	lsls	r2, r3, #5
 8005ea2:	69fb      	ldr	r3, [r7, #28]
 8005ea4:	4413      	add	r3, r2
 8005ea6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005eaa:	461a      	mov	r2, r3
 8005eac:	2340      	movs	r3, #64	@ 0x40
 8005eae:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 8005eb0:	693b      	ldr	r3, [r7, #16]
 8005eb2:	f003 0302 	and.w	r3, r3, #2
 8005eb6:	2b00      	cmp	r3, #0
 8005eb8:	d023      	beq.n	8005f02 <HAL_PCD_IRQHandler+0x454>
          {
            (void)USB_FlushTxFifo(USBx, epnum);
 8005eba:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8005ebc:	6a38      	ldr	r0, [r7, #32]
 8005ebe:	f003 ffbd 	bl	8009e3c <USB_FlushTxFifo>

            ep = &hpcd->IN_ep[epnum];
 8005ec2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005ec4:	4613      	mov	r3, r2
 8005ec6:	00db      	lsls	r3, r3, #3
 8005ec8:	4413      	add	r3, r2
 8005eca:	009b      	lsls	r3, r3, #2
 8005ecc:	3310      	adds	r3, #16
 8005ece:	687a      	ldr	r2, [r7, #4]
 8005ed0:	4413      	add	r3, r2
 8005ed2:	3304      	adds	r3, #4
 8005ed4:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8005ed6:	697b      	ldr	r3, [r7, #20]
 8005ed8:	78db      	ldrb	r3, [r3, #3]
 8005eda:	2b01      	cmp	r3, #1
 8005edc:	d108      	bne.n	8005ef0 <HAL_PCD_IRQHandler+0x442>
            {
              ep->is_iso_incomplete = 0U;
 8005ede:	697b      	ldr	r3, [r7, #20]
 8005ee0:	2200      	movs	r2, #0
 8005ee2:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 8005ee4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005ee6:	b2db      	uxtb	r3, r3
 8005ee8:	4619      	mov	r1, r3
 8005eea:	6878      	ldr	r0, [r7, #4]
 8005eec:	f007 fbda 	bl	800d6a4 <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 8005ef0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005ef2:	015a      	lsls	r2, r3, #5
 8005ef4:	69fb      	ldr	r3, [r7, #28]
 8005ef6:	4413      	add	r3, r2
 8005ef8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005efc:	461a      	mov	r2, r3
 8005efe:	2302      	movs	r3, #2
 8005f00:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 8005f02:	693b      	ldr	r3, [r7, #16]
 8005f04:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005f08:	2b00      	cmp	r3, #0
 8005f0a:	d003      	beq.n	8005f14 <HAL_PCD_IRQHandler+0x466>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 8005f0c:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8005f0e:	6878      	ldr	r0, [r7, #4]
 8005f10:	f000 fcbd 	bl	800688e <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 8005f14:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005f16:	3301      	adds	r3, #1
 8005f18:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 8005f1a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005f1c:	085b      	lsrs	r3, r3, #1
 8005f1e:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 8005f20:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005f22:	2b00      	cmp	r3, #0
 8005f24:	f47f af2e 	bne.w	8005d84 <HAL_PCD_IRQHandler+0x2d6>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 8005f28:	687b      	ldr	r3, [r7, #4]
 8005f2a:	681b      	ldr	r3, [r3, #0]
 8005f2c:	4618      	mov	r0, r3
 8005f2e:	f004 fea1 	bl	800ac74 <USB_ReadInterrupts>
 8005f32:	4603      	mov	r3, r0
 8005f34:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8005f38:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8005f3c:	d122      	bne.n	8005f84 <HAL_PCD_IRQHandler+0x4d6>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8005f3e:	69fb      	ldr	r3, [r7, #28]
 8005f40:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005f44:	685b      	ldr	r3, [r3, #4]
 8005f46:	69fa      	ldr	r2, [r7, #28]
 8005f48:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8005f4c:	f023 0301 	bic.w	r3, r3, #1
 8005f50:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 8005f52:	687b      	ldr	r3, [r7, #4]
 8005f54:	f893 34cc 	ldrb.w	r3, [r3, #1228]	@ 0x4cc
 8005f58:	2b01      	cmp	r3, #1
 8005f5a:	d108      	bne.n	8005f6e <HAL_PCD_IRQHandler+0x4c0>
      {
        hpcd->LPM_State = LPM_L0;
 8005f5c:	687b      	ldr	r3, [r7, #4]
 8005f5e:	2200      	movs	r2, #0
 8005f60:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 8005f64:	2100      	movs	r1, #0
 8005f66:	6878      	ldr	r0, [r7, #4]
 8005f68:	f000 fea4 	bl	8006cb4 <HAL_PCDEx_LPM_Callback>
 8005f6c:	e002      	b.n	8005f74 <HAL_PCD_IRQHandler+0x4c6>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 8005f6e:	6878      	ldr	r0, [r7, #4]
 8005f70:	f007 fb78 	bl	800d664 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 8005f74:	687b      	ldr	r3, [r7, #4]
 8005f76:	681b      	ldr	r3, [r3, #0]
 8005f78:	695a      	ldr	r2, [r3, #20]
 8005f7a:	687b      	ldr	r3, [r7, #4]
 8005f7c:	681b      	ldr	r3, [r3, #0]
 8005f7e:	f002 4200 	and.w	r2, r2, #2147483648	@ 0x80000000
 8005f82:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 8005f84:	687b      	ldr	r3, [r7, #4]
 8005f86:	681b      	ldr	r3, [r3, #0]
 8005f88:	4618      	mov	r0, r3
 8005f8a:	f004 fe73 	bl	800ac74 <USB_ReadInterrupts>
 8005f8e:	4603      	mov	r3, r0
 8005f90:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005f94:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005f98:	d112      	bne.n	8005fc0 <HAL_PCD_IRQHandler+0x512>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 8005f9a:	69fb      	ldr	r3, [r7, #28]
 8005f9c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005fa0:	689b      	ldr	r3, [r3, #8]
 8005fa2:	f003 0301 	and.w	r3, r3, #1
 8005fa6:	2b01      	cmp	r3, #1
 8005fa8:	d102      	bne.n	8005fb0 <HAL_PCD_IRQHandler+0x502>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 8005faa:	6878      	ldr	r0, [r7, #4]
 8005fac:	f007 fb34 	bl	800d618 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 8005fb0:	687b      	ldr	r3, [r7, #4]
 8005fb2:	681b      	ldr	r3, [r3, #0]
 8005fb4:	695a      	ldr	r2, [r3, #20]
 8005fb6:	687b      	ldr	r3, [r7, #4]
 8005fb8:	681b      	ldr	r3, [r3, #0]
 8005fba:	f402 6200 	and.w	r2, r2, #2048	@ 0x800
 8005fbe:	615a      	str	r2, [r3, #20]
    }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */
    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 8005fc0:	687b      	ldr	r3, [r7, #4]
 8005fc2:	681b      	ldr	r3, [r3, #0]
 8005fc4:	4618      	mov	r0, r3
 8005fc6:	f004 fe55 	bl	800ac74 <USB_ReadInterrupts>
 8005fca:	4603      	mov	r3, r0
 8005fcc:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8005fd0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005fd4:	f040 80b7 	bne.w	8006146 <HAL_PCD_IRQHandler+0x698>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8005fd8:	69fb      	ldr	r3, [r7, #28]
 8005fda:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005fde:	685b      	ldr	r3, [r3, #4]
 8005fe0:	69fa      	ldr	r2, [r7, #28]
 8005fe2:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8005fe6:	f023 0301 	bic.w	r3, r3, #1
 8005fea:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 8005fec:	687b      	ldr	r3, [r7, #4]
 8005fee:	681b      	ldr	r3, [r3, #0]
 8005ff0:	2110      	movs	r1, #16
 8005ff2:	4618      	mov	r0, r3
 8005ff4:	f003 ff22 	bl	8009e3c <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8005ff8:	2300      	movs	r3, #0
 8005ffa:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005ffc:	e046      	b.n	800608c <HAL_PCD_IRQHandler+0x5de>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 8005ffe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006000:	015a      	lsls	r2, r3, #5
 8006002:	69fb      	ldr	r3, [r7, #28]
 8006004:	4413      	add	r3, r2
 8006006:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800600a:	461a      	mov	r2, r3
 800600c:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8006010:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8006012:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006014:	015a      	lsls	r2, r3, #5
 8006016:	69fb      	ldr	r3, [r7, #28]
 8006018:	4413      	add	r3, r2
 800601a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800601e:	681b      	ldr	r3, [r3, #0]
 8006020:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006022:	0151      	lsls	r1, r2, #5
 8006024:	69fa      	ldr	r2, [r7, #28]
 8006026:	440a      	add	r2, r1
 8006028:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800602c:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8006030:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 8006032:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006034:	015a      	lsls	r2, r3, #5
 8006036:	69fb      	ldr	r3, [r7, #28]
 8006038:	4413      	add	r3, r2
 800603a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800603e:	461a      	mov	r2, r3
 8006040:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8006044:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8006046:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006048:	015a      	lsls	r2, r3, #5
 800604a:	69fb      	ldr	r3, [r7, #28]
 800604c:	4413      	add	r3, r2
 800604e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006052:	681b      	ldr	r3, [r3, #0]
 8006054:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006056:	0151      	lsls	r1, r2, #5
 8006058:	69fa      	ldr	r2, [r7, #28]
 800605a:	440a      	add	r2, r1
 800605c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006060:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8006064:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8006066:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006068:	015a      	lsls	r2, r3, #5
 800606a:	69fb      	ldr	r3, [r7, #28]
 800606c:	4413      	add	r3, r2
 800606e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006072:	681b      	ldr	r3, [r3, #0]
 8006074:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006076:	0151      	lsls	r1, r2, #5
 8006078:	69fa      	ldr	r2, [r7, #28]
 800607a:	440a      	add	r2, r1
 800607c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006080:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8006084:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8006086:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006088:	3301      	adds	r3, #1
 800608a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800608c:	687b      	ldr	r3, [r7, #4]
 800608e:	791b      	ldrb	r3, [r3, #4]
 8006090:	461a      	mov	r2, r3
 8006092:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006094:	4293      	cmp	r3, r2
 8006096:	d3b2      	bcc.n	8005ffe <HAL_PCD_IRQHandler+0x550>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 8006098:	69fb      	ldr	r3, [r7, #28]
 800609a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800609e:	69db      	ldr	r3, [r3, #28]
 80060a0:	69fa      	ldr	r2, [r7, #28]
 80060a2:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80060a6:	f043 1301 	orr.w	r3, r3, #65537	@ 0x10001
 80060aa:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 80060ac:	687b      	ldr	r3, [r7, #4]
 80060ae:	7bdb      	ldrb	r3, [r3, #15]
 80060b0:	2b00      	cmp	r3, #0
 80060b2:	d016      	beq.n	80060e2 <HAL_PCD_IRQHandler+0x634>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 80060b4:	69fb      	ldr	r3, [r7, #28]
 80060b6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80060ba:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80060be:	69fa      	ldr	r2, [r7, #28]
 80060c0:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80060c4:	f043 030b 	orr.w	r3, r3, #11
 80060c8:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 80060cc:	69fb      	ldr	r3, [r7, #28]
 80060ce:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80060d2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80060d4:	69fa      	ldr	r2, [r7, #28]
 80060d6:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80060da:	f043 030b 	orr.w	r3, r3, #11
 80060de:	6453      	str	r3, [r2, #68]	@ 0x44
 80060e0:	e015      	b.n	800610e <HAL_PCD_IRQHandler+0x660>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 80060e2:	69fb      	ldr	r3, [r7, #28]
 80060e4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80060e8:	695b      	ldr	r3, [r3, #20]
 80060ea:	69fa      	ldr	r2, [r7, #28]
 80060ec:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80060f0:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 80060f4:	f043 032b 	orr.w	r3, r3, #43	@ 0x2b
 80060f8:	6153      	str	r3, [r2, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 80060fa:	69fb      	ldr	r3, [r7, #28]
 80060fc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006100:	691b      	ldr	r3, [r3, #16]
 8006102:	69fa      	ldr	r2, [r7, #28]
 8006104:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8006108:	f043 030b 	orr.w	r3, r3, #11
 800610c:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 800610e:	69fb      	ldr	r3, [r7, #28]
 8006110:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006114:	681b      	ldr	r3, [r3, #0]
 8006116:	69fa      	ldr	r2, [r7, #28]
 8006118:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800611c:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 8006120:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8006122:	687b      	ldr	r3, [r7, #4]
 8006124:	6818      	ldr	r0, [r3, #0]
 8006126:	687b      	ldr	r3, [r7, #4]
 8006128:	7999      	ldrb	r1, [r3, #6]
                             (uint8_t *)hpcd->Setup);
 800612a:	687b      	ldr	r3, [r7, #4]
 800612c:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8006130:	461a      	mov	r2, r3
 8006132:	f004 fe63 	bl	800adfc <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 8006136:	687b      	ldr	r3, [r7, #4]
 8006138:	681b      	ldr	r3, [r3, #0]
 800613a:	695a      	ldr	r2, [r3, #20]
 800613c:	687b      	ldr	r3, [r7, #4]
 800613e:	681b      	ldr	r3, [r3, #0]
 8006140:	f402 5280 	and.w	r2, r2, #4096	@ 0x1000
 8006144:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 8006146:	687b      	ldr	r3, [r7, #4]
 8006148:	681b      	ldr	r3, [r3, #0]
 800614a:	4618      	mov	r0, r3
 800614c:	f004 fd92 	bl	800ac74 <USB_ReadInterrupts>
 8006150:	4603      	mov	r3, r0
 8006152:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8006156:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800615a:	d123      	bne.n	80061a4 <HAL_PCD_IRQHandler+0x6f6>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 800615c:	687b      	ldr	r3, [r7, #4]
 800615e:	681b      	ldr	r3, [r3, #0]
 8006160:	4618      	mov	r0, r3
 8006162:	f004 fe28 	bl	800adb6 <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 8006166:	687b      	ldr	r3, [r7, #4]
 8006168:	681b      	ldr	r3, [r3, #0]
 800616a:	4618      	mov	r0, r3
 800616c:	f003 fedf 	bl	8009f2e <USB_GetDevSpeed>
 8006170:	4603      	mov	r3, r0
 8006172:	461a      	mov	r2, r3
 8006174:	687b      	ldr	r3, [r7, #4]
 8006176:	71da      	strb	r2, [r3, #7]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8006178:	687b      	ldr	r3, [r7, #4]
 800617a:	681c      	ldr	r4, [r3, #0]
 800617c:	f001 f9ca 	bl	8007514 <HAL_RCC_GetHCLKFreq>
 8006180:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 8006182:	687b      	ldr	r3, [r7, #4]
 8006184:	79db      	ldrb	r3, [r3, #7]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8006186:	461a      	mov	r2, r3
 8006188:	4620      	mov	r0, r4
 800618a:	f003 fbe3 	bl	8009954 <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 800618e:	6878      	ldr	r0, [r7, #4]
 8006190:	f007 fa19 	bl	800d5c6 <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 8006194:	687b      	ldr	r3, [r7, #4]
 8006196:	681b      	ldr	r3, [r3, #0]
 8006198:	695a      	ldr	r2, [r3, #20]
 800619a:	687b      	ldr	r3, [r7, #4]
 800619c:	681b      	ldr	r3, [r3, #0]
 800619e:	f402 5200 	and.w	r2, r2, #8192	@ 0x2000
 80061a2:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 80061a4:	687b      	ldr	r3, [r7, #4]
 80061a6:	681b      	ldr	r3, [r3, #0]
 80061a8:	4618      	mov	r0, r3
 80061aa:	f004 fd63 	bl	800ac74 <USB_ReadInterrupts>
 80061ae:	4603      	mov	r3, r0
 80061b0:	f003 0308 	and.w	r3, r3, #8
 80061b4:	2b08      	cmp	r3, #8
 80061b6:	d10a      	bne.n	80061ce <HAL_PCD_IRQHandler+0x720>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 80061b8:	6878      	ldr	r0, [r7, #4]
 80061ba:	f007 f9f6 	bl	800d5aa <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 80061be:	687b      	ldr	r3, [r7, #4]
 80061c0:	681b      	ldr	r3, [r3, #0]
 80061c2:	695a      	ldr	r2, [r3, #20]
 80061c4:	687b      	ldr	r3, [r7, #4]
 80061c6:	681b      	ldr	r3, [r3, #0]
 80061c8:	f002 0208 	and.w	r2, r2, #8
 80061cc:	615a      	str	r2, [r3, #20]
    }

    /* Handle Global OUT NAK effective Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_BOUTNAKEFF))
 80061ce:	687b      	ldr	r3, [r7, #4]
 80061d0:	681b      	ldr	r3, [r3, #0]
 80061d2:	4618      	mov	r0, r3
 80061d4:	f004 fd4e 	bl	800ac74 <USB_ReadInterrupts>
 80061d8:	4603      	mov	r3, r0
 80061da:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80061de:	2b80      	cmp	r3, #128	@ 0x80
 80061e0:	d123      	bne.n	800622a <HAL_PCD_IRQHandler+0x77c>
    {
      USBx->GINTMSK &= ~USB_OTG_GINTMSK_GONAKEFFM;
 80061e2:	6a3b      	ldr	r3, [r7, #32]
 80061e4:	699b      	ldr	r3, [r3, #24]
 80061e6:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80061ea:	6a3b      	ldr	r3, [r7, #32]
 80061ec:	619a      	str	r2, [r3, #24]

      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80061ee:	2301      	movs	r3, #1
 80061f0:	627b      	str	r3, [r7, #36]	@ 0x24
 80061f2:	e014      	b.n	800621e <HAL_PCD_IRQHandler+0x770>
      {
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 80061f4:	6879      	ldr	r1, [r7, #4]
 80061f6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80061f8:	4613      	mov	r3, r2
 80061fa:	00db      	lsls	r3, r3, #3
 80061fc:	4413      	add	r3, r2
 80061fe:	009b      	lsls	r3, r3, #2
 8006200:	440b      	add	r3, r1
 8006202:	f203 2357 	addw	r3, r3, #599	@ 0x257
 8006206:	781b      	ldrb	r3, [r3, #0]
 8006208:	2b01      	cmp	r3, #1
 800620a:	d105      	bne.n	8006218 <HAL_PCD_IRQHandler+0x76a>
        {
          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)epnum);
 800620c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800620e:	b2db      	uxtb	r3, r3
 8006210:	4619      	mov	r1, r3
 8006212:	6878      	ldr	r0, [r7, #4]
 8006214:	f000 fb0a 	bl	800682c <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8006218:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800621a:	3301      	adds	r3, #1
 800621c:	627b      	str	r3, [r7, #36]	@ 0x24
 800621e:	687b      	ldr	r3, [r7, #4]
 8006220:	791b      	ldrb	r3, [r3, #4]
 8006222:	461a      	mov	r2, r3
 8006224:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006226:	4293      	cmp	r3, r2
 8006228:	d3e4      	bcc.n	80061f4 <HAL_PCD_IRQHandler+0x746>
        }
      }
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 800622a:	687b      	ldr	r3, [r7, #4]
 800622c:	681b      	ldr	r3, [r3, #0]
 800622e:	4618      	mov	r0, r3
 8006230:	f004 fd20 	bl	800ac74 <USB_ReadInterrupts>
 8006234:	4603      	mov	r3, r0
 8006236:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800623a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800623e:	d13c      	bne.n	80062ba <HAL_PCD_IRQHandler+0x80c>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8006240:	2301      	movs	r3, #1
 8006242:	627b      	str	r3, [r7, #36]	@ 0x24
 8006244:	e02b      	b.n	800629e <HAL_PCD_IRQHandler+0x7f0>
      {
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 8006246:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006248:	015a      	lsls	r2, r3, #5
 800624a:	69fb      	ldr	r3, [r7, #28]
 800624c:	4413      	add	r3, r2
 800624e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006252:	681b      	ldr	r3, [r3, #0]
 8006254:	61bb      	str	r3, [r7, #24]

        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8006256:	6879      	ldr	r1, [r7, #4]
 8006258:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800625a:	4613      	mov	r3, r2
 800625c:	00db      	lsls	r3, r3, #3
 800625e:	4413      	add	r3, r2
 8006260:	009b      	lsls	r3, r3, #2
 8006262:	440b      	add	r3, r1
 8006264:	3318      	adds	r3, #24
 8006266:	781b      	ldrb	r3, [r3, #0]
 8006268:	2b01      	cmp	r3, #1
 800626a:	d115      	bne.n	8006298 <HAL_PCD_IRQHandler+0x7ea>
            ((RegVal & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA))
 800626c:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 800626e:	2b00      	cmp	r3, #0
 8006270:	da12      	bge.n	8006298 <HAL_PCD_IRQHandler+0x7ea>
        {
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 8006272:	6879      	ldr	r1, [r7, #4]
 8006274:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006276:	4613      	mov	r3, r2
 8006278:	00db      	lsls	r3, r3, #3
 800627a:	4413      	add	r3, r2
 800627c:	009b      	lsls	r3, r3, #2
 800627e:	440b      	add	r3, r1
 8006280:	3317      	adds	r3, #23
 8006282:	2201      	movs	r2, #1
 8006284:	701a      	strb	r2, [r3, #0]

          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)(epnum | 0x80U));
 8006286:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006288:	b2db      	uxtb	r3, r3
 800628a:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800628e:	b2db      	uxtb	r3, r3
 8006290:	4619      	mov	r1, r3
 8006292:	6878      	ldr	r0, [r7, #4]
 8006294:	f000 faca 	bl	800682c <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8006298:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800629a:	3301      	adds	r3, #1
 800629c:	627b      	str	r3, [r7, #36]	@ 0x24
 800629e:	687b      	ldr	r3, [r7, #4]
 80062a0:	791b      	ldrb	r3, [r3, #4]
 80062a2:	461a      	mov	r2, r3
 80062a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80062a6:	4293      	cmp	r3, r2
 80062a8:	d3cd      	bcc.n	8006246 <HAL_PCD_IRQHandler+0x798>
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 80062aa:	687b      	ldr	r3, [r7, #4]
 80062ac:	681b      	ldr	r3, [r3, #0]
 80062ae:	695a      	ldr	r2, [r3, #20]
 80062b0:	687b      	ldr	r3, [r7, #4]
 80062b2:	681b      	ldr	r3, [r3, #0]
 80062b4:	f402 1280 	and.w	r2, r2, #1048576	@ 0x100000
 80062b8:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 80062ba:	687b      	ldr	r3, [r7, #4]
 80062bc:	681b      	ldr	r3, [r3, #0]
 80062be:	4618      	mov	r0, r3
 80062c0:	f004 fcd8 	bl	800ac74 <USB_ReadInterrupts>
 80062c4:	4603      	mov	r3, r0
 80062c6:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80062ca:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80062ce:	d156      	bne.n	800637e <HAL_PCD_IRQHandler+0x8d0>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80062d0:	2301      	movs	r3, #1
 80062d2:	627b      	str	r3, [r7, #36]	@ 0x24
 80062d4:	e045      	b.n	8006362 <HAL_PCD_IRQHandler+0x8b4>
      {
        RegVal = USBx_OUTEP(epnum)->DOEPCTL;
 80062d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80062d8:	015a      	lsls	r2, r3, #5
 80062da:	69fb      	ldr	r3, [r7, #28]
 80062dc:	4413      	add	r3, r2
 80062de:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80062e2:	681b      	ldr	r3, [r3, #0]
 80062e4:	61bb      	str	r3, [r7, #24]

        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 80062e6:	6879      	ldr	r1, [r7, #4]
 80062e8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80062ea:	4613      	mov	r3, r2
 80062ec:	00db      	lsls	r3, r3, #3
 80062ee:	4413      	add	r3, r2
 80062f0:	009b      	lsls	r3, r3, #2
 80062f2:	440b      	add	r3, r1
 80062f4:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 80062f8:	781b      	ldrb	r3, [r3, #0]
 80062fa:	2b01      	cmp	r3, #1
 80062fc:	d12e      	bne.n	800635c <HAL_PCD_IRQHandler+0x8ae>
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 80062fe:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8006300:	2b00      	cmp	r3, #0
 8006302:	da2b      	bge.n	800635c <HAL_PCD_IRQHandler+0x8ae>
            ((RegVal & (0x1U << 16)) == (hpcd->FrameNumber & 0x1U)))
 8006304:	69bb      	ldr	r3, [r7, #24]
 8006306:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 800630a:	687b      	ldr	r3, [r7, #4]
 800630c:	f8d3 34d4 	ldr.w	r3, [r3, #1236]	@ 0x4d4
 8006310:	f003 0301 	and.w	r3, r3, #1
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8006314:	429a      	cmp	r2, r3
 8006316:	d121      	bne.n	800635c <HAL_PCD_IRQHandler+0x8ae>
        {
          hpcd->OUT_ep[epnum].is_iso_incomplete = 1U;
 8006318:	6879      	ldr	r1, [r7, #4]
 800631a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800631c:	4613      	mov	r3, r2
 800631e:	00db      	lsls	r3, r3, #3
 8006320:	4413      	add	r3, r2
 8006322:	009b      	lsls	r3, r3, #2
 8006324:	440b      	add	r3, r1
 8006326:	f203 2357 	addw	r3, r3, #599	@ 0x257
 800632a:	2201      	movs	r2, #1
 800632c:	701a      	strb	r2, [r3, #0]

          USBx->GINTMSK |= USB_OTG_GINTMSK_GONAKEFFM;
 800632e:	6a3b      	ldr	r3, [r7, #32]
 8006330:	699b      	ldr	r3, [r3, #24]
 8006332:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8006336:	6a3b      	ldr	r3, [r7, #32]
 8006338:	619a      	str	r2, [r3, #24]

          if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == 0U)
 800633a:	6a3b      	ldr	r3, [r7, #32]
 800633c:	695b      	ldr	r3, [r3, #20]
 800633e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006342:	2b00      	cmp	r3, #0
 8006344:	d10a      	bne.n	800635c <HAL_PCD_IRQHandler+0x8ae>
          {
            USBx_DEVICE->DCTL |= USB_OTG_DCTL_SGONAK;
 8006346:	69fb      	ldr	r3, [r7, #28]
 8006348:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800634c:	685b      	ldr	r3, [r3, #4]
 800634e:	69fa      	ldr	r2, [r7, #28]
 8006350:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8006354:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8006358:	6053      	str	r3, [r2, #4]
            break;
 800635a:	e008      	b.n	800636e <HAL_PCD_IRQHandler+0x8c0>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800635c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800635e:	3301      	adds	r3, #1
 8006360:	627b      	str	r3, [r7, #36]	@ 0x24
 8006362:	687b      	ldr	r3, [r7, #4]
 8006364:	791b      	ldrb	r3, [r3, #4]
 8006366:	461a      	mov	r2, r3
 8006368:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800636a:	4293      	cmp	r3, r2
 800636c:	d3b3      	bcc.n	80062d6 <HAL_PCD_IRQHandler+0x828>
          }
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 800636e:	687b      	ldr	r3, [r7, #4]
 8006370:	681b      	ldr	r3, [r3, #0]
 8006372:	695a      	ldr	r2, [r3, #20]
 8006374:	687b      	ldr	r3, [r7, #4]
 8006376:	681b      	ldr	r3, [r3, #0]
 8006378:	f402 1200 	and.w	r2, r2, #2097152	@ 0x200000
 800637c:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 800637e:	687b      	ldr	r3, [r7, #4]
 8006380:	681b      	ldr	r3, [r3, #0]
 8006382:	4618      	mov	r0, r3
 8006384:	f004 fc76 	bl	800ac74 <USB_ReadInterrupts>
 8006388:	4603      	mov	r3, r0
 800638a:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 800638e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006392:	d10a      	bne.n	80063aa <HAL_PCD_IRQHandler+0x8fc>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 8006394:	6878      	ldr	r0, [r7, #4]
 8006396:	f007 f997 	bl	800d6c8 <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 800639a:	687b      	ldr	r3, [r7, #4]
 800639c:	681b      	ldr	r3, [r3, #0]
 800639e:	695a      	ldr	r2, [r3, #20]
 80063a0:	687b      	ldr	r3, [r7, #4]
 80063a2:	681b      	ldr	r3, [r3, #0]
 80063a4:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 80063a8:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 80063aa:	687b      	ldr	r3, [r7, #4]
 80063ac:	681b      	ldr	r3, [r3, #0]
 80063ae:	4618      	mov	r0, r3
 80063b0:	f004 fc60 	bl	800ac74 <USB_ReadInterrupts>
 80063b4:	4603      	mov	r3, r0
 80063b6:	f003 0304 	and.w	r3, r3, #4
 80063ba:	2b04      	cmp	r3, #4
 80063bc:	d115      	bne.n	80063ea <HAL_PCD_IRQHandler+0x93c>
    {
      RegVal = hpcd->Instance->GOTGINT;
 80063be:	687b      	ldr	r3, [r7, #4]
 80063c0:	681b      	ldr	r3, [r3, #0]
 80063c2:	685b      	ldr	r3, [r3, #4]
 80063c4:	61bb      	str	r3, [r7, #24]

      if ((RegVal & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 80063c6:	69bb      	ldr	r3, [r7, #24]
 80063c8:	f003 0304 	and.w	r3, r3, #4
 80063cc:	2b00      	cmp	r3, #0
 80063ce:	d002      	beq.n	80063d6 <HAL_PCD_IRQHandler+0x928>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 80063d0:	6878      	ldr	r0, [r7, #4]
 80063d2:	f007 f987 	bl	800d6e4 <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= RegVal;
 80063d6:	687b      	ldr	r3, [r7, #4]
 80063d8:	681b      	ldr	r3, [r3, #0]
 80063da:	6859      	ldr	r1, [r3, #4]
 80063dc:	687b      	ldr	r3, [r7, #4]
 80063de:	681b      	ldr	r3, [r3, #0]
 80063e0:	69ba      	ldr	r2, [r7, #24]
 80063e2:	430a      	orrs	r2, r1
 80063e4:	605a      	str	r2, [r3, #4]
 80063e6:	e000      	b.n	80063ea <HAL_PCD_IRQHandler+0x93c>
      return;
 80063e8:	bf00      	nop
    }
  }
}
 80063ea:	3734      	adds	r7, #52	@ 0x34
 80063ec:	46bd      	mov	sp, r7
 80063ee:	bd90      	pop	{r4, r7, pc}

080063f0 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 80063f0:	b580      	push	{r7, lr}
 80063f2:	b082      	sub	sp, #8
 80063f4:	af00      	add	r7, sp, #0
 80063f6:	6078      	str	r0, [r7, #4]
 80063f8:	460b      	mov	r3, r1
 80063fa:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 80063fc:	687b      	ldr	r3, [r7, #4]
 80063fe:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8006402:	2b01      	cmp	r3, #1
 8006404:	d101      	bne.n	800640a <HAL_PCD_SetAddress+0x1a>
 8006406:	2302      	movs	r3, #2
 8006408:	e012      	b.n	8006430 <HAL_PCD_SetAddress+0x40>
 800640a:	687b      	ldr	r3, [r7, #4]
 800640c:	2201      	movs	r2, #1
 800640e:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  hpcd->USB_Address = address;
 8006412:	687b      	ldr	r3, [r7, #4]
 8006414:	78fa      	ldrb	r2, [r7, #3]
 8006416:	745a      	strb	r2, [r3, #17]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8006418:	687b      	ldr	r3, [r7, #4]
 800641a:	681b      	ldr	r3, [r3, #0]
 800641c:	78fa      	ldrb	r2, [r7, #3]
 800641e:	4611      	mov	r1, r2
 8006420:	4618      	mov	r0, r3
 8006422:	f004 fbbf 	bl	800aba4 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8006426:	687b      	ldr	r3, [r7, #4]
 8006428:	2200      	movs	r2, #0
 800642a:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 800642e:	2300      	movs	r3, #0
}
 8006430:	4618      	mov	r0, r3
 8006432:	3708      	adds	r7, #8
 8006434:	46bd      	mov	sp, r7
 8006436:	bd80      	pop	{r7, pc}

08006438 <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 8006438:	b580      	push	{r7, lr}
 800643a:	b084      	sub	sp, #16
 800643c:	af00      	add	r7, sp, #0
 800643e:	6078      	str	r0, [r7, #4]
 8006440:	4608      	mov	r0, r1
 8006442:	4611      	mov	r1, r2
 8006444:	461a      	mov	r2, r3
 8006446:	4603      	mov	r3, r0
 8006448:	70fb      	strb	r3, [r7, #3]
 800644a:	460b      	mov	r3, r1
 800644c:	803b      	strh	r3, [r7, #0]
 800644e:	4613      	mov	r3, r2
 8006450:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef ret = HAL_OK;
 8006452:	2300      	movs	r3, #0
 8006454:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8006456:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800645a:	2b00      	cmp	r3, #0
 800645c:	da0f      	bge.n	800647e <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800645e:	78fb      	ldrb	r3, [r7, #3]
 8006460:	f003 020f 	and.w	r2, r3, #15
 8006464:	4613      	mov	r3, r2
 8006466:	00db      	lsls	r3, r3, #3
 8006468:	4413      	add	r3, r2
 800646a:	009b      	lsls	r3, r3, #2
 800646c:	3310      	adds	r3, #16
 800646e:	687a      	ldr	r2, [r7, #4]
 8006470:	4413      	add	r3, r2
 8006472:	3304      	adds	r3, #4
 8006474:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8006476:	68fb      	ldr	r3, [r7, #12]
 8006478:	2201      	movs	r2, #1
 800647a:	705a      	strb	r2, [r3, #1]
 800647c:	e00f      	b.n	800649e <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800647e:	78fb      	ldrb	r3, [r7, #3]
 8006480:	f003 020f 	and.w	r2, r3, #15
 8006484:	4613      	mov	r3, r2
 8006486:	00db      	lsls	r3, r3, #3
 8006488:	4413      	add	r3, r2
 800648a:	009b      	lsls	r3, r3, #2
 800648c:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8006490:	687a      	ldr	r2, [r7, #4]
 8006492:	4413      	add	r3, r2
 8006494:	3304      	adds	r3, #4
 8006496:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8006498:	68fb      	ldr	r3, [r7, #12]
 800649a:	2200      	movs	r2, #0
 800649c:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 800649e:	78fb      	ldrb	r3, [r7, #3]
 80064a0:	f003 030f 	and.w	r3, r3, #15
 80064a4:	b2da      	uxtb	r2, r3
 80064a6:	68fb      	ldr	r3, [r7, #12]
 80064a8:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = (uint32_t)ep_mps & 0x7FFU;
 80064aa:	883b      	ldrh	r3, [r7, #0]
 80064ac:	f3c3 020a 	ubfx	r2, r3, #0, #11
 80064b0:	68fb      	ldr	r3, [r7, #12]
 80064b2:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
 80064b4:	68fb      	ldr	r3, [r7, #12]
 80064b6:	78ba      	ldrb	r2, [r7, #2]
 80064b8:	711a      	strb	r2, [r3, #4]

  if (ep->is_in != 0U)
 80064ba:	68fb      	ldr	r3, [r7, #12]
 80064bc:	785b      	ldrb	r3, [r3, #1]
 80064be:	2b00      	cmp	r3, #0
 80064c0:	d004      	beq.n	80064cc <HAL_PCD_EP_Open+0x94>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 80064c2:	68fb      	ldr	r3, [r7, #12]
 80064c4:	781b      	ldrb	r3, [r3, #0]
 80064c6:	461a      	mov	r2, r3
 80064c8:	68fb      	ldr	r3, [r7, #12]
 80064ca:	835a      	strh	r2, [r3, #26]
  }

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 80064cc:	78bb      	ldrb	r3, [r7, #2]
 80064ce:	2b02      	cmp	r3, #2
 80064d0:	d102      	bne.n	80064d8 <HAL_PCD_EP_Open+0xa0>
  {
    ep->data_pid_start = 0U;
 80064d2:	68fb      	ldr	r3, [r7, #12]
 80064d4:	2200      	movs	r2, #0
 80064d6:	715a      	strb	r2, [r3, #5]
  }

  __HAL_LOCK(hpcd);
 80064d8:	687b      	ldr	r3, [r7, #4]
 80064da:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 80064de:	2b01      	cmp	r3, #1
 80064e0:	d101      	bne.n	80064e6 <HAL_PCD_EP_Open+0xae>
 80064e2:	2302      	movs	r3, #2
 80064e4:	e00e      	b.n	8006504 <HAL_PCD_EP_Open+0xcc>
 80064e6:	687b      	ldr	r3, [r7, #4]
 80064e8:	2201      	movs	r2, #1
 80064ea:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 80064ee:	687b      	ldr	r3, [r7, #4]
 80064f0:	681b      	ldr	r3, [r3, #0]
 80064f2:	68f9      	ldr	r1, [r7, #12]
 80064f4:	4618      	mov	r0, r3
 80064f6:	f003 fd3f 	bl	8009f78 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 80064fa:	687b      	ldr	r3, [r7, #4]
 80064fc:	2200      	movs	r2, #0
 80064fe:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return ret;
 8006502:	7afb      	ldrb	r3, [r7, #11]
}
 8006504:	4618      	mov	r0, r3
 8006506:	3710      	adds	r7, #16
 8006508:	46bd      	mov	sp, r7
 800650a:	bd80      	pop	{r7, pc}

0800650c <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800650c:	b580      	push	{r7, lr}
 800650e:	b084      	sub	sp, #16
 8006510:	af00      	add	r7, sp, #0
 8006512:	6078      	str	r0, [r7, #4]
 8006514:	460b      	mov	r3, r1
 8006516:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8006518:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800651c:	2b00      	cmp	r3, #0
 800651e:	da0f      	bge.n	8006540 <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8006520:	78fb      	ldrb	r3, [r7, #3]
 8006522:	f003 020f 	and.w	r2, r3, #15
 8006526:	4613      	mov	r3, r2
 8006528:	00db      	lsls	r3, r3, #3
 800652a:	4413      	add	r3, r2
 800652c:	009b      	lsls	r3, r3, #2
 800652e:	3310      	adds	r3, #16
 8006530:	687a      	ldr	r2, [r7, #4]
 8006532:	4413      	add	r3, r2
 8006534:	3304      	adds	r3, #4
 8006536:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8006538:	68fb      	ldr	r3, [r7, #12]
 800653a:	2201      	movs	r2, #1
 800653c:	705a      	strb	r2, [r3, #1]
 800653e:	e00f      	b.n	8006560 <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8006540:	78fb      	ldrb	r3, [r7, #3]
 8006542:	f003 020f 	and.w	r2, r3, #15
 8006546:	4613      	mov	r3, r2
 8006548:	00db      	lsls	r3, r3, #3
 800654a:	4413      	add	r3, r2
 800654c:	009b      	lsls	r3, r3, #2
 800654e:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8006552:	687a      	ldr	r2, [r7, #4]
 8006554:	4413      	add	r3, r2
 8006556:	3304      	adds	r3, #4
 8006558:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800655a:	68fb      	ldr	r3, [r7, #12]
 800655c:	2200      	movs	r2, #0
 800655e:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 8006560:	78fb      	ldrb	r3, [r7, #3]
 8006562:	f003 030f 	and.w	r3, r3, #15
 8006566:	b2da      	uxtb	r2, r3
 8006568:	68fb      	ldr	r3, [r7, #12]
 800656a:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800656c:	687b      	ldr	r3, [r7, #4]
 800656e:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8006572:	2b01      	cmp	r3, #1
 8006574:	d101      	bne.n	800657a <HAL_PCD_EP_Close+0x6e>
 8006576:	2302      	movs	r3, #2
 8006578:	e00e      	b.n	8006598 <HAL_PCD_EP_Close+0x8c>
 800657a:	687b      	ldr	r3, [r7, #4]
 800657c:	2201      	movs	r2, #1
 800657e:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8006582:	687b      	ldr	r3, [r7, #4]
 8006584:	681b      	ldr	r3, [r3, #0]
 8006586:	68f9      	ldr	r1, [r7, #12]
 8006588:	4618      	mov	r0, r3
 800658a:	f003 fd7d 	bl	800a088 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 800658e:	687b      	ldr	r3, [r7, #4]
 8006590:	2200      	movs	r2, #0
 8006592:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  return HAL_OK;
 8006596:	2300      	movs	r3, #0
}
 8006598:	4618      	mov	r0, r3
 800659a:	3710      	adds	r7, #16
 800659c:	46bd      	mov	sp, r7
 800659e:	bd80      	pop	{r7, pc}

080065a0 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 80065a0:	b580      	push	{r7, lr}
 80065a2:	b086      	sub	sp, #24
 80065a4:	af00      	add	r7, sp, #0
 80065a6:	60f8      	str	r0, [r7, #12]
 80065a8:	607a      	str	r2, [r7, #4]
 80065aa:	603b      	str	r3, [r7, #0]
 80065ac:	460b      	mov	r3, r1
 80065ae:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80065b0:	7afb      	ldrb	r3, [r7, #11]
 80065b2:	f003 020f 	and.w	r2, r3, #15
 80065b6:	4613      	mov	r3, r2
 80065b8:	00db      	lsls	r3, r3, #3
 80065ba:	4413      	add	r3, r2
 80065bc:	009b      	lsls	r3, r3, #2
 80065be:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80065c2:	68fa      	ldr	r2, [r7, #12]
 80065c4:	4413      	add	r3, r2
 80065c6:	3304      	adds	r3, #4
 80065c8:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 80065ca:	697b      	ldr	r3, [r7, #20]
 80065cc:	687a      	ldr	r2, [r7, #4]
 80065ce:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 80065d0:	697b      	ldr	r3, [r7, #20]
 80065d2:	683a      	ldr	r2, [r7, #0]
 80065d4:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 80065d6:	697b      	ldr	r3, [r7, #20]
 80065d8:	2200      	movs	r2, #0
 80065da:	615a      	str	r2, [r3, #20]
  ep->is_in = 0U;
 80065dc:	697b      	ldr	r3, [r7, #20]
 80065de:	2200      	movs	r2, #0
 80065e0:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 80065e2:	7afb      	ldrb	r3, [r7, #11]
 80065e4:	f003 030f 	and.w	r3, r3, #15
 80065e8:	b2da      	uxtb	r2, r3
 80065ea:	697b      	ldr	r3, [r7, #20]
 80065ec:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 80065ee:	68fb      	ldr	r3, [r7, #12]
 80065f0:	799b      	ldrb	r3, [r3, #6]
 80065f2:	2b01      	cmp	r3, #1
 80065f4:	d102      	bne.n	80065fc <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 80065f6:	687a      	ldr	r2, [r7, #4]
 80065f8:	697b      	ldr	r3, [r7, #20]
 80065fa:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 80065fc:	68fb      	ldr	r3, [r7, #12]
 80065fe:	6818      	ldr	r0, [r3, #0]
 8006600:	68fb      	ldr	r3, [r7, #12]
 8006602:	799b      	ldrb	r3, [r3, #6]
 8006604:	461a      	mov	r2, r3
 8006606:	6979      	ldr	r1, [r7, #20]
 8006608:	f003 fe1a 	bl	800a240 <USB_EPStartXfer>

  return HAL_OK;
 800660c:	2300      	movs	r3, #0
}
 800660e:	4618      	mov	r0, r3
 8006610:	3718      	adds	r7, #24
 8006612:	46bd      	mov	sp, r7
 8006614:	bd80      	pop	{r7, pc}

08006616 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef const *hpcd, uint8_t ep_addr)
{
 8006616:	b480      	push	{r7}
 8006618:	b083      	sub	sp, #12
 800661a:	af00      	add	r7, sp, #0
 800661c:	6078      	str	r0, [r7, #4]
 800661e:	460b      	mov	r3, r1
 8006620:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 8006622:	78fb      	ldrb	r3, [r7, #3]
 8006624:	f003 020f 	and.w	r2, r3, #15
 8006628:	6879      	ldr	r1, [r7, #4]
 800662a:	4613      	mov	r3, r2
 800662c:	00db      	lsls	r3, r3, #3
 800662e:	4413      	add	r3, r2
 8006630:	009b      	lsls	r3, r3, #2
 8006632:	440b      	add	r3, r1
 8006634:	f503 731a 	add.w	r3, r3, #616	@ 0x268
 8006638:	681b      	ldr	r3, [r3, #0]
}
 800663a:	4618      	mov	r0, r3
 800663c:	370c      	adds	r7, #12
 800663e:	46bd      	mov	sp, r7
 8006640:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006644:	4770      	bx	lr

08006646 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8006646:	b580      	push	{r7, lr}
 8006648:	b086      	sub	sp, #24
 800664a:	af00      	add	r7, sp, #0
 800664c:	60f8      	str	r0, [r7, #12]
 800664e:	607a      	str	r2, [r7, #4]
 8006650:	603b      	str	r3, [r7, #0]
 8006652:	460b      	mov	r3, r1
 8006654:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8006656:	7afb      	ldrb	r3, [r7, #11]
 8006658:	f003 020f 	and.w	r2, r3, #15
 800665c:	4613      	mov	r3, r2
 800665e:	00db      	lsls	r3, r3, #3
 8006660:	4413      	add	r3, r2
 8006662:	009b      	lsls	r3, r3, #2
 8006664:	3310      	adds	r3, #16
 8006666:	68fa      	ldr	r2, [r7, #12]
 8006668:	4413      	add	r3, r2
 800666a:	3304      	adds	r3, #4
 800666c:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 800666e:	697b      	ldr	r3, [r7, #20]
 8006670:	687a      	ldr	r2, [r7, #4]
 8006672:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8006674:	697b      	ldr	r3, [r7, #20]
 8006676:	683a      	ldr	r2, [r7, #0]
 8006678:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 800667a:	697b      	ldr	r3, [r7, #20]
 800667c:	2200      	movs	r2, #0
 800667e:	615a      	str	r2, [r3, #20]
  ep->is_in = 1U;
 8006680:	697b      	ldr	r3, [r7, #20]
 8006682:	2201      	movs	r2, #1
 8006684:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8006686:	7afb      	ldrb	r3, [r7, #11]
 8006688:	f003 030f 	and.w	r3, r3, #15
 800668c:	b2da      	uxtb	r2, r3
 800668e:	697b      	ldr	r3, [r7, #20]
 8006690:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8006692:	68fb      	ldr	r3, [r7, #12]
 8006694:	799b      	ldrb	r3, [r3, #6]
 8006696:	2b01      	cmp	r3, #1
 8006698:	d102      	bne.n	80066a0 <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 800669a:	687a      	ldr	r2, [r7, #4]
 800669c:	697b      	ldr	r3, [r7, #20]
 800669e:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 80066a0:	68fb      	ldr	r3, [r7, #12]
 80066a2:	6818      	ldr	r0, [r3, #0]
 80066a4:	68fb      	ldr	r3, [r7, #12]
 80066a6:	799b      	ldrb	r3, [r3, #6]
 80066a8:	461a      	mov	r2, r3
 80066aa:	6979      	ldr	r1, [r7, #20]
 80066ac:	f003 fdc8 	bl	800a240 <USB_EPStartXfer>

  return HAL_OK;
 80066b0:	2300      	movs	r3, #0
}
 80066b2:	4618      	mov	r0, r3
 80066b4:	3718      	adds	r7, #24
 80066b6:	46bd      	mov	sp, r7
 80066b8:	bd80      	pop	{r7, pc}

080066ba <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80066ba:	b580      	push	{r7, lr}
 80066bc:	b084      	sub	sp, #16
 80066be:	af00      	add	r7, sp, #0
 80066c0:	6078      	str	r0, [r7, #4]
 80066c2:	460b      	mov	r3, r1
 80066c4:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 80066c6:	78fb      	ldrb	r3, [r7, #3]
 80066c8:	f003 030f 	and.w	r3, r3, #15
 80066cc:	687a      	ldr	r2, [r7, #4]
 80066ce:	7912      	ldrb	r2, [r2, #4]
 80066d0:	4293      	cmp	r3, r2
 80066d2:	d901      	bls.n	80066d8 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 80066d4:	2301      	movs	r3, #1
 80066d6:	e04f      	b.n	8006778 <HAL_PCD_EP_SetStall+0xbe>
  }

  if ((0x80U & ep_addr) == 0x80U)
 80066d8:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80066dc:	2b00      	cmp	r3, #0
 80066de:	da0f      	bge.n	8006700 <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80066e0:	78fb      	ldrb	r3, [r7, #3]
 80066e2:	f003 020f 	and.w	r2, r3, #15
 80066e6:	4613      	mov	r3, r2
 80066e8:	00db      	lsls	r3, r3, #3
 80066ea:	4413      	add	r3, r2
 80066ec:	009b      	lsls	r3, r3, #2
 80066ee:	3310      	adds	r3, #16
 80066f0:	687a      	ldr	r2, [r7, #4]
 80066f2:	4413      	add	r3, r2
 80066f4:	3304      	adds	r3, #4
 80066f6:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80066f8:	68fb      	ldr	r3, [r7, #12]
 80066fa:	2201      	movs	r2, #1
 80066fc:	705a      	strb	r2, [r3, #1]
 80066fe:	e00d      	b.n	800671c <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8006700:	78fa      	ldrb	r2, [r7, #3]
 8006702:	4613      	mov	r3, r2
 8006704:	00db      	lsls	r3, r3, #3
 8006706:	4413      	add	r3, r2
 8006708:	009b      	lsls	r3, r3, #2
 800670a:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800670e:	687a      	ldr	r2, [r7, #4]
 8006710:	4413      	add	r3, r2
 8006712:	3304      	adds	r3, #4
 8006714:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8006716:	68fb      	ldr	r3, [r7, #12]
 8006718:	2200      	movs	r2, #0
 800671a:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 800671c:	68fb      	ldr	r3, [r7, #12]
 800671e:	2201      	movs	r2, #1
 8006720:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8006722:	78fb      	ldrb	r3, [r7, #3]
 8006724:	f003 030f 	and.w	r3, r3, #15
 8006728:	b2da      	uxtb	r2, r3
 800672a:	68fb      	ldr	r3, [r7, #12]
 800672c:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800672e:	687b      	ldr	r3, [r7, #4]
 8006730:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8006734:	2b01      	cmp	r3, #1
 8006736:	d101      	bne.n	800673c <HAL_PCD_EP_SetStall+0x82>
 8006738:	2302      	movs	r3, #2
 800673a:	e01d      	b.n	8006778 <HAL_PCD_EP_SetStall+0xbe>
 800673c:	687b      	ldr	r3, [r7, #4]
 800673e:	2201      	movs	r2, #1
 8006740:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  (void)USB_EPSetStall(hpcd->Instance, ep);
 8006744:	687b      	ldr	r3, [r7, #4]
 8006746:	681b      	ldr	r3, [r3, #0]
 8006748:	68f9      	ldr	r1, [r7, #12]
 800674a:	4618      	mov	r0, r3
 800674c:	f004 f956 	bl	800a9fc <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8006750:	78fb      	ldrb	r3, [r7, #3]
 8006752:	f003 030f 	and.w	r3, r3, #15
 8006756:	2b00      	cmp	r3, #0
 8006758:	d109      	bne.n	800676e <HAL_PCD_EP_SetStall+0xb4>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 800675a:	687b      	ldr	r3, [r7, #4]
 800675c:	6818      	ldr	r0, [r3, #0]
 800675e:	687b      	ldr	r3, [r7, #4]
 8006760:	7999      	ldrb	r1, [r3, #6]
 8006762:	687b      	ldr	r3, [r7, #4]
 8006764:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8006768:	461a      	mov	r2, r3
 800676a:	f004 fb47 	bl	800adfc <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 800676e:	687b      	ldr	r3, [r7, #4]
 8006770:	2200      	movs	r2, #0
 8006772:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8006776:	2300      	movs	r3, #0
}
 8006778:	4618      	mov	r0, r3
 800677a:	3710      	adds	r7, #16
 800677c:	46bd      	mov	sp, r7
 800677e:	bd80      	pop	{r7, pc}

08006780 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8006780:	b580      	push	{r7, lr}
 8006782:	b084      	sub	sp, #16
 8006784:	af00      	add	r7, sp, #0
 8006786:	6078      	str	r0, [r7, #4]
 8006788:	460b      	mov	r3, r1
 800678a:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 800678c:	78fb      	ldrb	r3, [r7, #3]
 800678e:	f003 030f 	and.w	r3, r3, #15
 8006792:	687a      	ldr	r2, [r7, #4]
 8006794:	7912      	ldrb	r2, [r2, #4]
 8006796:	4293      	cmp	r3, r2
 8006798:	d901      	bls.n	800679e <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 800679a:	2301      	movs	r3, #1
 800679c:	e042      	b.n	8006824 <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 800679e:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80067a2:	2b00      	cmp	r3, #0
 80067a4:	da0f      	bge.n	80067c6 <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80067a6:	78fb      	ldrb	r3, [r7, #3]
 80067a8:	f003 020f 	and.w	r2, r3, #15
 80067ac:	4613      	mov	r3, r2
 80067ae:	00db      	lsls	r3, r3, #3
 80067b0:	4413      	add	r3, r2
 80067b2:	009b      	lsls	r3, r3, #2
 80067b4:	3310      	adds	r3, #16
 80067b6:	687a      	ldr	r2, [r7, #4]
 80067b8:	4413      	add	r3, r2
 80067ba:	3304      	adds	r3, #4
 80067bc:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80067be:	68fb      	ldr	r3, [r7, #12]
 80067c0:	2201      	movs	r2, #1
 80067c2:	705a      	strb	r2, [r3, #1]
 80067c4:	e00f      	b.n	80067e6 <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80067c6:	78fb      	ldrb	r3, [r7, #3]
 80067c8:	f003 020f 	and.w	r2, r3, #15
 80067cc:	4613      	mov	r3, r2
 80067ce:	00db      	lsls	r3, r3, #3
 80067d0:	4413      	add	r3, r2
 80067d2:	009b      	lsls	r3, r3, #2
 80067d4:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80067d8:	687a      	ldr	r2, [r7, #4]
 80067da:	4413      	add	r3, r2
 80067dc:	3304      	adds	r3, #4
 80067de:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80067e0:	68fb      	ldr	r3, [r7, #12]
 80067e2:	2200      	movs	r2, #0
 80067e4:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 80067e6:	68fb      	ldr	r3, [r7, #12]
 80067e8:	2200      	movs	r2, #0
 80067ea:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 80067ec:	78fb      	ldrb	r3, [r7, #3]
 80067ee:	f003 030f 	and.w	r3, r3, #15
 80067f2:	b2da      	uxtb	r2, r3
 80067f4:	68fb      	ldr	r3, [r7, #12]
 80067f6:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80067f8:	687b      	ldr	r3, [r7, #4]
 80067fa:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 80067fe:	2b01      	cmp	r3, #1
 8006800:	d101      	bne.n	8006806 <HAL_PCD_EP_ClrStall+0x86>
 8006802:	2302      	movs	r3, #2
 8006804:	e00e      	b.n	8006824 <HAL_PCD_EP_ClrStall+0xa4>
 8006806:	687b      	ldr	r3, [r7, #4]
 8006808:	2201      	movs	r2, #1
 800680a:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_EPClearStall(hpcd->Instance, ep);
 800680e:	687b      	ldr	r3, [r7, #4]
 8006810:	681b      	ldr	r3, [r3, #0]
 8006812:	68f9      	ldr	r1, [r7, #12]
 8006814:	4618      	mov	r0, r3
 8006816:	f004 f95f 	bl	800aad8 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 800681a:	687b      	ldr	r3, [r7, #4]
 800681c:	2200      	movs	r2, #0
 800681e:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8006822:	2300      	movs	r3, #0
}
 8006824:	4618      	mov	r0, r3
 8006826:	3710      	adds	r7, #16
 8006828:	46bd      	mov	sp, r7
 800682a:	bd80      	pop	{r7, pc}

0800682c <HAL_PCD_EP_Abort>:
   * @param  hpcd PCD handle
   * @param  ep_addr endpoint address
   * @retval HAL status
   */
HAL_StatusTypeDef HAL_PCD_EP_Abort(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800682c:	b580      	push	{r7, lr}
 800682e:	b084      	sub	sp, #16
 8006830:	af00      	add	r7, sp, #0
 8006832:	6078      	str	r0, [r7, #4]
 8006834:	460b      	mov	r3, r1
 8006836:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef ret;
  PCD_EPTypeDef *ep;

  if ((0x80U & ep_addr) == 0x80U)
 8006838:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800683c:	2b00      	cmp	r3, #0
 800683e:	da0c      	bge.n	800685a <HAL_PCD_EP_Abort+0x2e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8006840:	78fb      	ldrb	r3, [r7, #3]
 8006842:	f003 020f 	and.w	r2, r3, #15
 8006846:	4613      	mov	r3, r2
 8006848:	00db      	lsls	r3, r3, #3
 800684a:	4413      	add	r3, r2
 800684c:	009b      	lsls	r3, r3, #2
 800684e:	3310      	adds	r3, #16
 8006850:	687a      	ldr	r2, [r7, #4]
 8006852:	4413      	add	r3, r2
 8006854:	3304      	adds	r3, #4
 8006856:	60fb      	str	r3, [r7, #12]
 8006858:	e00c      	b.n	8006874 <HAL_PCD_EP_Abort+0x48>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800685a:	78fb      	ldrb	r3, [r7, #3]
 800685c:	f003 020f 	and.w	r2, r3, #15
 8006860:	4613      	mov	r3, r2
 8006862:	00db      	lsls	r3, r3, #3
 8006864:	4413      	add	r3, r2
 8006866:	009b      	lsls	r3, r3, #2
 8006868:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800686c:	687a      	ldr	r2, [r7, #4]
 800686e:	4413      	add	r3, r2
 8006870:	3304      	adds	r3, #4
 8006872:	60fb      	str	r3, [r7, #12]
  }

  /* Stop Xfer */
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 8006874:	687b      	ldr	r3, [r7, #4]
 8006876:	681b      	ldr	r3, [r3, #0]
 8006878:	68f9      	ldr	r1, [r7, #12]
 800687a:	4618      	mov	r0, r3
 800687c:	f003 ff7e 	bl	800a77c <USB_EPStopXfer>
 8006880:	4603      	mov	r3, r0
 8006882:	72fb      	strb	r3, [r7, #11]

  return ret;
 8006884:	7afb      	ldrb	r3, [r7, #11]
}
 8006886:	4618      	mov	r0, r3
 8006888:	3710      	adds	r7, #16
 800688a:	46bd      	mov	sp, r7
 800688c:	bd80      	pop	{r7, pc}

0800688e <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 800688e:	b580      	push	{r7, lr}
 8006890:	b08a      	sub	sp, #40	@ 0x28
 8006892:	af02      	add	r7, sp, #8
 8006894:	6078      	str	r0, [r7, #4]
 8006896:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8006898:	687b      	ldr	r3, [r7, #4]
 800689a:	681b      	ldr	r3, [r3, #0]
 800689c:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800689e:	697b      	ldr	r3, [r7, #20]
 80068a0:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 80068a2:	683a      	ldr	r2, [r7, #0]
 80068a4:	4613      	mov	r3, r2
 80068a6:	00db      	lsls	r3, r3, #3
 80068a8:	4413      	add	r3, r2
 80068aa:	009b      	lsls	r3, r3, #2
 80068ac:	3310      	adds	r3, #16
 80068ae:	687a      	ldr	r2, [r7, #4]
 80068b0:	4413      	add	r3, r2
 80068b2:	3304      	adds	r3, #4
 80068b4:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 80068b6:	68fb      	ldr	r3, [r7, #12]
 80068b8:	695a      	ldr	r2, [r3, #20]
 80068ba:	68fb      	ldr	r3, [r7, #12]
 80068bc:	691b      	ldr	r3, [r3, #16]
 80068be:	429a      	cmp	r2, r3
 80068c0:	d901      	bls.n	80068c6 <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 80068c2:	2301      	movs	r3, #1
 80068c4:	e06b      	b.n	800699e <PCD_WriteEmptyTxFifo+0x110>
  }

  len = ep->xfer_len - ep->xfer_count;
 80068c6:	68fb      	ldr	r3, [r7, #12]
 80068c8:	691a      	ldr	r2, [r3, #16]
 80068ca:	68fb      	ldr	r3, [r7, #12]
 80068cc:	695b      	ldr	r3, [r3, #20]
 80068ce:	1ad3      	subs	r3, r2, r3
 80068d0:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 80068d2:	68fb      	ldr	r3, [r7, #12]
 80068d4:	689b      	ldr	r3, [r3, #8]
 80068d6:	69fa      	ldr	r2, [r7, #28]
 80068d8:	429a      	cmp	r2, r3
 80068da:	d902      	bls.n	80068e2 <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 80068dc:	68fb      	ldr	r3, [r7, #12]
 80068de:	689b      	ldr	r3, [r3, #8]
 80068e0:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 80068e2:	69fb      	ldr	r3, [r7, #28]
 80068e4:	3303      	adds	r3, #3
 80068e6:	089b      	lsrs	r3, r3, #2
 80068e8:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 80068ea:	e02a      	b.n	8006942 <PCD_WriteEmptyTxFifo+0xb4>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 80068ec:	68fb      	ldr	r3, [r7, #12]
 80068ee:	691a      	ldr	r2, [r3, #16]
 80068f0:	68fb      	ldr	r3, [r7, #12]
 80068f2:	695b      	ldr	r3, [r3, #20]
 80068f4:	1ad3      	subs	r3, r2, r3
 80068f6:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 80068f8:	68fb      	ldr	r3, [r7, #12]
 80068fa:	689b      	ldr	r3, [r3, #8]
 80068fc:	69fa      	ldr	r2, [r7, #28]
 80068fe:	429a      	cmp	r2, r3
 8006900:	d902      	bls.n	8006908 <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 8006902:	68fb      	ldr	r3, [r7, #12]
 8006904:	689b      	ldr	r3, [r3, #8]
 8006906:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 8006908:	69fb      	ldr	r3, [r7, #28]
 800690a:	3303      	adds	r3, #3
 800690c:	089b      	lsrs	r3, r3, #2
 800690e:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8006910:	68fb      	ldr	r3, [r7, #12]
 8006912:	68d9      	ldr	r1, [r3, #12]
 8006914:	683b      	ldr	r3, [r7, #0]
 8006916:	b2da      	uxtb	r2, r3
 8006918:	69fb      	ldr	r3, [r7, #28]
 800691a:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 800691c:	687b      	ldr	r3, [r7, #4]
 800691e:	799b      	ldrb	r3, [r3, #6]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8006920:	9300      	str	r3, [sp, #0]
 8006922:	4603      	mov	r3, r0
 8006924:	6978      	ldr	r0, [r7, #20]
 8006926:	f003 ffd3 	bl	800a8d0 <USB_WritePacket>

    ep->xfer_buff  += len;
 800692a:	68fb      	ldr	r3, [r7, #12]
 800692c:	68da      	ldr	r2, [r3, #12]
 800692e:	69fb      	ldr	r3, [r7, #28]
 8006930:	441a      	add	r2, r3
 8006932:	68fb      	ldr	r3, [r7, #12]
 8006934:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 8006936:	68fb      	ldr	r3, [r7, #12]
 8006938:	695a      	ldr	r2, [r3, #20]
 800693a:	69fb      	ldr	r3, [r7, #28]
 800693c:	441a      	add	r2, r3
 800693e:	68fb      	ldr	r3, [r7, #12]
 8006940:	615a      	str	r2, [r3, #20]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8006942:	683b      	ldr	r3, [r7, #0]
 8006944:	015a      	lsls	r2, r3, #5
 8006946:	693b      	ldr	r3, [r7, #16]
 8006948:	4413      	add	r3, r2
 800694a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800694e:	699b      	ldr	r3, [r3, #24]
 8006950:	b29b      	uxth	r3, r3
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8006952:	69ba      	ldr	r2, [r7, #24]
 8006954:	429a      	cmp	r2, r3
 8006956:	d809      	bhi.n	800696c <PCD_WriteEmptyTxFifo+0xde>
 8006958:	68fb      	ldr	r3, [r7, #12]
 800695a:	695a      	ldr	r2, [r3, #20]
 800695c:	68fb      	ldr	r3, [r7, #12]
 800695e:	691b      	ldr	r3, [r3, #16]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8006960:	429a      	cmp	r2, r3
 8006962:	d203      	bcs.n	800696c <PCD_WriteEmptyTxFifo+0xde>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8006964:	68fb      	ldr	r3, [r7, #12]
 8006966:	691b      	ldr	r3, [r3, #16]
 8006968:	2b00      	cmp	r3, #0
 800696a:	d1bf      	bne.n	80068ec <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 800696c:	68fb      	ldr	r3, [r7, #12]
 800696e:	691a      	ldr	r2, [r3, #16]
 8006970:	68fb      	ldr	r3, [r7, #12]
 8006972:	695b      	ldr	r3, [r3, #20]
 8006974:	429a      	cmp	r2, r3
 8006976:	d811      	bhi.n	800699c <PCD_WriteEmptyTxFifo+0x10e>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8006978:	683b      	ldr	r3, [r7, #0]
 800697a:	f003 030f 	and.w	r3, r3, #15
 800697e:	2201      	movs	r2, #1
 8006980:	fa02 f303 	lsl.w	r3, r2, r3
 8006984:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8006986:	693b      	ldr	r3, [r7, #16]
 8006988:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800698c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800698e:	68bb      	ldr	r3, [r7, #8]
 8006990:	43db      	mvns	r3, r3
 8006992:	6939      	ldr	r1, [r7, #16]
 8006994:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8006998:	4013      	ands	r3, r2
 800699a:	634b      	str	r3, [r1, #52]	@ 0x34
  }

  return HAL_OK;
 800699c:	2300      	movs	r3, #0
}
 800699e:	4618      	mov	r0, r3
 80069a0:	3720      	adds	r7, #32
 80069a2:	46bd      	mov	sp, r7
 80069a4:	bd80      	pop	{r7, pc}
	...

080069a8 <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 80069a8:	b580      	push	{r7, lr}
 80069aa:	b088      	sub	sp, #32
 80069ac:	af00      	add	r7, sp, #0
 80069ae:	6078      	str	r0, [r7, #4]
 80069b0:	6039      	str	r1, [r7, #0]
  USB_OTG_EPTypeDef *ep;
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80069b2:	687b      	ldr	r3, [r7, #4]
 80069b4:	681b      	ldr	r3, [r3, #0]
 80069b6:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80069b8:	69fb      	ldr	r3, [r7, #28]
 80069ba:	61bb      	str	r3, [r7, #24]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 80069bc:	69fb      	ldr	r3, [r7, #28]
 80069be:	333c      	adds	r3, #60	@ 0x3c
 80069c0:	3304      	adds	r3, #4
 80069c2:	681b      	ldr	r3, [r3, #0]
 80069c4:	617b      	str	r3, [r7, #20]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 80069c6:	683b      	ldr	r3, [r7, #0]
 80069c8:	015a      	lsls	r2, r3, #5
 80069ca:	69bb      	ldr	r3, [r7, #24]
 80069cc:	4413      	add	r3, r2
 80069ce:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80069d2:	689b      	ldr	r3, [r3, #8]
 80069d4:	613b      	str	r3, [r7, #16]

  if (hpcd->Init.dma_enable == 1U)
 80069d6:	687b      	ldr	r3, [r7, #4]
 80069d8:	799b      	ldrb	r3, [r3, #6]
 80069da:	2b01      	cmp	r3, #1
 80069dc:	d17b      	bne.n	8006ad6 <PCD_EP_OutXfrComplete_int+0x12e>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 80069de:	693b      	ldr	r3, [r7, #16]
 80069e0:	f003 0308 	and.w	r3, r3, #8
 80069e4:	2b00      	cmp	r3, #0
 80069e6:	d015      	beq.n	8006a14 <PCD_EP_OutXfrComplete_int+0x6c>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80069e8:	697b      	ldr	r3, [r7, #20]
 80069ea:	4a61      	ldr	r2, [pc, #388]	@ (8006b70 <PCD_EP_OutXfrComplete_int+0x1c8>)
 80069ec:	4293      	cmp	r3, r2
 80069ee:	f240 80b9 	bls.w	8006b64 <PCD_EP_OutXfrComplete_int+0x1bc>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 80069f2:	693b      	ldr	r3, [r7, #16]
 80069f4:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80069f8:	2b00      	cmp	r3, #0
 80069fa:	f000 80b3 	beq.w	8006b64 <PCD_EP_OutXfrComplete_int+0x1bc>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80069fe:	683b      	ldr	r3, [r7, #0]
 8006a00:	015a      	lsls	r2, r3, #5
 8006a02:	69bb      	ldr	r3, [r7, #24]
 8006a04:	4413      	add	r3, r2
 8006a06:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006a0a:	461a      	mov	r2, r3
 8006a0c:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006a10:	6093      	str	r3, [r2, #8]
 8006a12:	e0a7      	b.n	8006b64 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 8006a14:	693b      	ldr	r3, [r7, #16]
 8006a16:	f003 0320 	and.w	r3, r3, #32
 8006a1a:	2b00      	cmp	r3, #0
 8006a1c:	d009      	beq.n	8006a32 <PCD_EP_OutXfrComplete_int+0x8a>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8006a1e:	683b      	ldr	r3, [r7, #0]
 8006a20:	015a      	lsls	r2, r3, #5
 8006a22:	69bb      	ldr	r3, [r7, #24]
 8006a24:	4413      	add	r3, r2
 8006a26:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006a2a:	461a      	mov	r2, r3
 8006a2c:	2320      	movs	r3, #32
 8006a2e:	6093      	str	r3, [r2, #8]
 8006a30:	e098      	b.n	8006b64 <PCD_EP_OutXfrComplete_int+0x1bc>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 8006a32:	693b      	ldr	r3, [r7, #16]
 8006a34:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8006a38:	2b00      	cmp	r3, #0
 8006a3a:	f040 8093 	bne.w	8006b64 <PCD_EP_OutXfrComplete_int+0x1bc>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8006a3e:	697b      	ldr	r3, [r7, #20]
 8006a40:	4a4b      	ldr	r2, [pc, #300]	@ (8006b70 <PCD_EP_OutXfrComplete_int+0x1c8>)
 8006a42:	4293      	cmp	r3, r2
 8006a44:	d90f      	bls.n	8006a66 <PCD_EP_OutXfrComplete_int+0xbe>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8006a46:	693b      	ldr	r3, [r7, #16]
 8006a48:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8006a4c:	2b00      	cmp	r3, #0
 8006a4e:	d00a      	beq.n	8006a66 <PCD_EP_OutXfrComplete_int+0xbe>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8006a50:	683b      	ldr	r3, [r7, #0]
 8006a52:	015a      	lsls	r2, r3, #5
 8006a54:	69bb      	ldr	r3, [r7, #24]
 8006a56:	4413      	add	r3, r2
 8006a58:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006a5c:	461a      	mov	r2, r3
 8006a5e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006a62:	6093      	str	r3, [r2, #8]
 8006a64:	e07e      	b.n	8006b64 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        ep = &hpcd->OUT_ep[epnum];
 8006a66:	683a      	ldr	r2, [r7, #0]
 8006a68:	4613      	mov	r3, r2
 8006a6a:	00db      	lsls	r3, r3, #3
 8006a6c:	4413      	add	r3, r2
 8006a6e:	009b      	lsls	r3, r3, #2
 8006a70:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8006a74:	687a      	ldr	r2, [r7, #4]
 8006a76:	4413      	add	r3, r2
 8006a78:	3304      	adds	r3, #4
 8006a7a:	60fb      	str	r3, [r7, #12]

        /* out data packet received over EP */
        ep->xfer_count = ep->xfer_size - (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 8006a7c:	68fb      	ldr	r3, [r7, #12]
 8006a7e:	6a1a      	ldr	r2, [r3, #32]
 8006a80:	683b      	ldr	r3, [r7, #0]
 8006a82:	0159      	lsls	r1, r3, #5
 8006a84:	69bb      	ldr	r3, [r7, #24]
 8006a86:	440b      	add	r3, r1
 8006a88:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006a8c:	691b      	ldr	r3, [r3, #16]
 8006a8e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006a92:	1ad2      	subs	r2, r2, r3
 8006a94:	68fb      	ldr	r3, [r7, #12]
 8006a96:	615a      	str	r2, [r3, #20]

        if (epnum == 0U)
 8006a98:	683b      	ldr	r3, [r7, #0]
 8006a9a:	2b00      	cmp	r3, #0
 8006a9c:	d114      	bne.n	8006ac8 <PCD_EP_OutXfrComplete_int+0x120>
        {
          if (ep->xfer_len == 0U)
 8006a9e:	68fb      	ldr	r3, [r7, #12]
 8006aa0:	691b      	ldr	r3, [r3, #16]
 8006aa2:	2b00      	cmp	r3, #0
 8006aa4:	d109      	bne.n	8006aba <PCD_EP_OutXfrComplete_int+0x112>
          {
            /* this is ZLP, so prepare EP0 for next setup */
            (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8006aa6:	687b      	ldr	r3, [r7, #4]
 8006aa8:	6818      	ldr	r0, [r3, #0]
 8006aaa:	687b      	ldr	r3, [r7, #4]
 8006aac:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8006ab0:	461a      	mov	r2, r3
 8006ab2:	2101      	movs	r1, #1
 8006ab4:	f004 f9a2 	bl	800adfc <USB_EP0_OutStart>
 8006ab8:	e006      	b.n	8006ac8 <PCD_EP_OutXfrComplete_int+0x120>
          }
          else
          {
            ep->xfer_buff += ep->xfer_count;
 8006aba:	68fb      	ldr	r3, [r7, #12]
 8006abc:	68da      	ldr	r2, [r3, #12]
 8006abe:	68fb      	ldr	r3, [r7, #12]
 8006ac0:	695b      	ldr	r3, [r3, #20]
 8006ac2:	441a      	add	r2, r3
 8006ac4:	68fb      	ldr	r3, [r7, #12]
 8006ac6:	60da      	str	r2, [r3, #12]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8006ac8:	683b      	ldr	r3, [r7, #0]
 8006aca:	b2db      	uxtb	r3, r3
 8006acc:	4619      	mov	r1, r3
 8006ace:	6878      	ldr	r0, [r7, #4]
 8006ad0:	f006 fd36 	bl	800d540 <HAL_PCD_DataOutStageCallback>
 8006ad4:	e046      	b.n	8006b64 <PCD_EP_OutXfrComplete_int+0x1bc>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 8006ad6:	697b      	ldr	r3, [r7, #20]
 8006ad8:	4a26      	ldr	r2, [pc, #152]	@ (8006b74 <PCD_EP_OutXfrComplete_int+0x1cc>)
 8006ada:	4293      	cmp	r3, r2
 8006adc:	d124      	bne.n	8006b28 <PCD_EP_OutXfrComplete_int+0x180>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 8006ade:	693b      	ldr	r3, [r7, #16]
 8006ae0:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8006ae4:	2b00      	cmp	r3, #0
 8006ae6:	d00a      	beq.n	8006afe <PCD_EP_OutXfrComplete_int+0x156>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8006ae8:	683b      	ldr	r3, [r7, #0]
 8006aea:	015a      	lsls	r2, r3, #5
 8006aec:	69bb      	ldr	r3, [r7, #24]
 8006aee:	4413      	add	r3, r2
 8006af0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006af4:	461a      	mov	r2, r3
 8006af6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006afa:	6093      	str	r3, [r2, #8]
 8006afc:	e032      	b.n	8006b64 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8006afe:	693b      	ldr	r3, [r7, #16]
 8006b00:	f003 0320 	and.w	r3, r3, #32
 8006b04:	2b00      	cmp	r3, #0
 8006b06:	d008      	beq.n	8006b1a <PCD_EP_OutXfrComplete_int+0x172>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8006b08:	683b      	ldr	r3, [r7, #0]
 8006b0a:	015a      	lsls	r2, r3, #5
 8006b0c:	69bb      	ldr	r3, [r7, #24]
 8006b0e:	4413      	add	r3, r2
 8006b10:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006b14:	461a      	mov	r2, r3
 8006b16:	2320      	movs	r3, #32
 8006b18:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8006b1a:	683b      	ldr	r3, [r7, #0]
 8006b1c:	b2db      	uxtb	r3, r3
 8006b1e:	4619      	mov	r1, r3
 8006b20:	6878      	ldr	r0, [r7, #4]
 8006b22:	f006 fd0d 	bl	800d540 <HAL_PCD_DataOutStageCallback>
 8006b26:	e01d      	b.n	8006b64 <PCD_EP_OutXfrComplete_int+0x1bc>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 8006b28:	683b      	ldr	r3, [r7, #0]
 8006b2a:	2b00      	cmp	r3, #0
 8006b2c:	d114      	bne.n	8006b58 <PCD_EP_OutXfrComplete_int+0x1b0>
 8006b2e:	6879      	ldr	r1, [r7, #4]
 8006b30:	683a      	ldr	r2, [r7, #0]
 8006b32:	4613      	mov	r3, r2
 8006b34:	00db      	lsls	r3, r3, #3
 8006b36:	4413      	add	r3, r2
 8006b38:	009b      	lsls	r3, r3, #2
 8006b3a:	440b      	add	r3, r1
 8006b3c:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 8006b40:	681b      	ldr	r3, [r3, #0]
 8006b42:	2b00      	cmp	r3, #0
 8006b44:	d108      	bne.n	8006b58 <PCD_EP_OutXfrComplete_int+0x1b0>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 8006b46:	687b      	ldr	r3, [r7, #4]
 8006b48:	6818      	ldr	r0, [r3, #0]
 8006b4a:	687b      	ldr	r3, [r7, #4]
 8006b4c:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8006b50:	461a      	mov	r2, r3
 8006b52:	2100      	movs	r1, #0
 8006b54:	f004 f952 	bl	800adfc <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8006b58:	683b      	ldr	r3, [r7, #0]
 8006b5a:	b2db      	uxtb	r3, r3
 8006b5c:	4619      	mov	r1, r3
 8006b5e:	6878      	ldr	r0, [r7, #4]
 8006b60:	f006 fcee 	bl	800d540 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 8006b64:	2300      	movs	r3, #0
}
 8006b66:	4618      	mov	r0, r3
 8006b68:	3720      	adds	r7, #32
 8006b6a:	46bd      	mov	sp, r7
 8006b6c:	bd80      	pop	{r7, pc}
 8006b6e:	bf00      	nop
 8006b70:	4f54300a 	.word	0x4f54300a
 8006b74:	4f54310a 	.word	0x4f54310a

08006b78 <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8006b78:	b580      	push	{r7, lr}
 8006b7a:	b086      	sub	sp, #24
 8006b7c:	af00      	add	r7, sp, #0
 8006b7e:	6078      	str	r0, [r7, #4]
 8006b80:	6039      	str	r1, [r7, #0]
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8006b82:	687b      	ldr	r3, [r7, #4]
 8006b84:	681b      	ldr	r3, [r3, #0]
 8006b86:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006b88:	697b      	ldr	r3, [r7, #20]
 8006b8a:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8006b8c:	697b      	ldr	r3, [r7, #20]
 8006b8e:	333c      	adds	r3, #60	@ 0x3c
 8006b90:	3304      	adds	r3, #4
 8006b92:	681b      	ldr	r3, [r3, #0]
 8006b94:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8006b96:	683b      	ldr	r3, [r7, #0]
 8006b98:	015a      	lsls	r2, r3, #5
 8006b9a:	693b      	ldr	r3, [r7, #16]
 8006b9c:	4413      	add	r3, r2
 8006b9e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006ba2:	689b      	ldr	r3, [r3, #8]
 8006ba4:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8006ba6:	68fb      	ldr	r3, [r7, #12]
 8006ba8:	4a15      	ldr	r2, [pc, #84]	@ (8006c00 <PCD_EP_OutSetupPacket_int+0x88>)
 8006baa:	4293      	cmp	r3, r2
 8006bac:	d90e      	bls.n	8006bcc <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8006bae:	68bb      	ldr	r3, [r7, #8]
 8006bb0:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8006bb4:	2b00      	cmp	r3, #0
 8006bb6:	d009      	beq.n	8006bcc <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8006bb8:	683b      	ldr	r3, [r7, #0]
 8006bba:	015a      	lsls	r2, r3, #5
 8006bbc:	693b      	ldr	r3, [r7, #16]
 8006bbe:	4413      	add	r3, r2
 8006bc0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006bc4:	461a      	mov	r2, r3
 8006bc6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006bca:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 8006bcc:	6878      	ldr	r0, [r7, #4]
 8006bce:	f006 fca5 	bl	800d51c <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 8006bd2:	68fb      	ldr	r3, [r7, #12]
 8006bd4:	4a0a      	ldr	r2, [pc, #40]	@ (8006c00 <PCD_EP_OutSetupPacket_int+0x88>)
 8006bd6:	4293      	cmp	r3, r2
 8006bd8:	d90c      	bls.n	8006bf4 <PCD_EP_OutSetupPacket_int+0x7c>
 8006bda:	687b      	ldr	r3, [r7, #4]
 8006bdc:	799b      	ldrb	r3, [r3, #6]
 8006bde:	2b01      	cmp	r3, #1
 8006be0:	d108      	bne.n	8006bf4 <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8006be2:	687b      	ldr	r3, [r7, #4]
 8006be4:	6818      	ldr	r0, [r3, #0]
 8006be6:	687b      	ldr	r3, [r7, #4]
 8006be8:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8006bec:	461a      	mov	r2, r3
 8006bee:	2101      	movs	r1, #1
 8006bf0:	f004 f904 	bl	800adfc <USB_EP0_OutStart>
  }

  return HAL_OK;
 8006bf4:	2300      	movs	r3, #0
}
 8006bf6:	4618      	mov	r0, r3
 8006bf8:	3718      	adds	r7, #24
 8006bfa:	46bd      	mov	sp, r7
 8006bfc:	bd80      	pop	{r7, pc}
 8006bfe:	bf00      	nop
 8006c00:	4f54300a 	.word	0x4f54300a

08006c04 <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 8006c04:	b480      	push	{r7}
 8006c06:	b085      	sub	sp, #20
 8006c08:	af00      	add	r7, sp, #0
 8006c0a:	6078      	str	r0, [r7, #4]
 8006c0c:	460b      	mov	r3, r1
 8006c0e:	70fb      	strb	r3, [r7, #3]
 8006c10:	4613      	mov	r3, r2
 8006c12:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 8006c14:	687b      	ldr	r3, [r7, #4]
 8006c16:	681b      	ldr	r3, [r3, #0]
 8006c18:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006c1a:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 8006c1c:	78fb      	ldrb	r3, [r7, #3]
 8006c1e:	2b00      	cmp	r3, #0
 8006c20:	d107      	bne.n	8006c32 <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 8006c22:	883b      	ldrh	r3, [r7, #0]
 8006c24:	0419      	lsls	r1, r3, #16
 8006c26:	687b      	ldr	r3, [r7, #4]
 8006c28:	681b      	ldr	r3, [r3, #0]
 8006c2a:	68ba      	ldr	r2, [r7, #8]
 8006c2c:	430a      	orrs	r2, r1
 8006c2e:	629a      	str	r2, [r3, #40]	@ 0x28
 8006c30:	e028      	b.n	8006c84 <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 8006c32:	687b      	ldr	r3, [r7, #4]
 8006c34:	681b      	ldr	r3, [r3, #0]
 8006c36:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006c38:	0c1b      	lsrs	r3, r3, #16
 8006c3a:	68ba      	ldr	r2, [r7, #8]
 8006c3c:	4413      	add	r3, r2
 8006c3e:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8006c40:	2300      	movs	r3, #0
 8006c42:	73fb      	strb	r3, [r7, #15]
 8006c44:	e00d      	b.n	8006c62 <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 8006c46:	687b      	ldr	r3, [r7, #4]
 8006c48:	681a      	ldr	r2, [r3, #0]
 8006c4a:	7bfb      	ldrb	r3, [r7, #15]
 8006c4c:	3340      	adds	r3, #64	@ 0x40
 8006c4e:	009b      	lsls	r3, r3, #2
 8006c50:	4413      	add	r3, r2
 8006c52:	685b      	ldr	r3, [r3, #4]
 8006c54:	0c1b      	lsrs	r3, r3, #16
 8006c56:	68ba      	ldr	r2, [r7, #8]
 8006c58:	4413      	add	r3, r2
 8006c5a:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8006c5c:	7bfb      	ldrb	r3, [r7, #15]
 8006c5e:	3301      	adds	r3, #1
 8006c60:	73fb      	strb	r3, [r7, #15]
 8006c62:	7bfa      	ldrb	r2, [r7, #15]
 8006c64:	78fb      	ldrb	r3, [r7, #3]
 8006c66:	3b01      	subs	r3, #1
 8006c68:	429a      	cmp	r2, r3
 8006c6a:	d3ec      	bcc.n	8006c46 <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 8006c6c:	883b      	ldrh	r3, [r7, #0]
 8006c6e:	0418      	lsls	r0, r3, #16
 8006c70:	687b      	ldr	r3, [r7, #4]
 8006c72:	6819      	ldr	r1, [r3, #0]
 8006c74:	78fb      	ldrb	r3, [r7, #3]
 8006c76:	3b01      	subs	r3, #1
 8006c78:	68ba      	ldr	r2, [r7, #8]
 8006c7a:	4302      	orrs	r2, r0
 8006c7c:	3340      	adds	r3, #64	@ 0x40
 8006c7e:	009b      	lsls	r3, r3, #2
 8006c80:	440b      	add	r3, r1
 8006c82:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 8006c84:	2300      	movs	r3, #0
}
 8006c86:	4618      	mov	r0, r3
 8006c88:	3714      	adds	r7, #20
 8006c8a:	46bd      	mov	sp, r7
 8006c8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c90:	4770      	bx	lr

08006c92 <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 8006c92:	b480      	push	{r7}
 8006c94:	b083      	sub	sp, #12
 8006c96:	af00      	add	r7, sp, #0
 8006c98:	6078      	str	r0, [r7, #4]
 8006c9a:	460b      	mov	r3, r1
 8006c9c:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 8006c9e:	687b      	ldr	r3, [r7, #4]
 8006ca0:	681b      	ldr	r3, [r3, #0]
 8006ca2:	887a      	ldrh	r2, [r7, #2]
 8006ca4:	625a      	str	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 8006ca6:	2300      	movs	r3, #0
}
 8006ca8:	4618      	mov	r0, r3
 8006caa:	370c      	adds	r7, #12
 8006cac:	46bd      	mov	sp, r7
 8006cae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cb2:	4770      	bx	lr

08006cb4 <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd PCD handle
  * @param  msg LPM message
  * @retval HAL status
  */
__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 8006cb4:	b480      	push	{r7}
 8006cb6:	b083      	sub	sp, #12
 8006cb8:	af00      	add	r7, sp, #0
 8006cba:	6078      	str	r0, [r7, #4]
 8006cbc:	460b      	mov	r3, r1
 8006cbe:	70fb      	strb	r3, [r7, #3]
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 8006cc0:	bf00      	nop
 8006cc2:	370c      	adds	r7, #12
 8006cc4:	46bd      	mov	sp, r7
 8006cc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cca:	4770      	bx	lr

08006ccc <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8006ccc:	b580      	push	{r7, lr}
 8006cce:	b086      	sub	sp, #24
 8006cd0:	af00      	add	r7, sp, #0
 8006cd2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8006cd4:	687b      	ldr	r3, [r7, #4]
 8006cd6:	2b00      	cmp	r3, #0
 8006cd8:	d101      	bne.n	8006cde <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8006cda:	2301      	movs	r3, #1
 8006cdc:	e267      	b.n	80071ae <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8006cde:	687b      	ldr	r3, [r7, #4]
 8006ce0:	681b      	ldr	r3, [r3, #0]
 8006ce2:	f003 0301 	and.w	r3, r3, #1
 8006ce6:	2b00      	cmp	r3, #0
 8006ce8:	d075      	beq.n	8006dd6 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8006cea:	4b88      	ldr	r3, [pc, #544]	@ (8006f0c <HAL_RCC_OscConfig+0x240>)
 8006cec:	689b      	ldr	r3, [r3, #8]
 8006cee:	f003 030c 	and.w	r3, r3, #12
 8006cf2:	2b04      	cmp	r3, #4
 8006cf4:	d00c      	beq.n	8006d10 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8006cf6:	4b85      	ldr	r3, [pc, #532]	@ (8006f0c <HAL_RCC_OscConfig+0x240>)
 8006cf8:	689b      	ldr	r3, [r3, #8]
 8006cfa:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8006cfe:	2b08      	cmp	r3, #8
 8006d00:	d112      	bne.n	8006d28 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8006d02:	4b82      	ldr	r3, [pc, #520]	@ (8006f0c <HAL_RCC_OscConfig+0x240>)
 8006d04:	685b      	ldr	r3, [r3, #4]
 8006d06:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8006d0a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8006d0e:	d10b      	bne.n	8006d28 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006d10:	4b7e      	ldr	r3, [pc, #504]	@ (8006f0c <HAL_RCC_OscConfig+0x240>)
 8006d12:	681b      	ldr	r3, [r3, #0]
 8006d14:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006d18:	2b00      	cmp	r3, #0
 8006d1a:	d05b      	beq.n	8006dd4 <HAL_RCC_OscConfig+0x108>
 8006d1c:	687b      	ldr	r3, [r7, #4]
 8006d1e:	685b      	ldr	r3, [r3, #4]
 8006d20:	2b00      	cmp	r3, #0
 8006d22:	d157      	bne.n	8006dd4 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8006d24:	2301      	movs	r3, #1
 8006d26:	e242      	b.n	80071ae <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8006d28:	687b      	ldr	r3, [r7, #4]
 8006d2a:	685b      	ldr	r3, [r3, #4]
 8006d2c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006d30:	d106      	bne.n	8006d40 <HAL_RCC_OscConfig+0x74>
 8006d32:	4b76      	ldr	r3, [pc, #472]	@ (8006f0c <HAL_RCC_OscConfig+0x240>)
 8006d34:	681b      	ldr	r3, [r3, #0]
 8006d36:	4a75      	ldr	r2, [pc, #468]	@ (8006f0c <HAL_RCC_OscConfig+0x240>)
 8006d38:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006d3c:	6013      	str	r3, [r2, #0]
 8006d3e:	e01d      	b.n	8006d7c <HAL_RCC_OscConfig+0xb0>
 8006d40:	687b      	ldr	r3, [r7, #4]
 8006d42:	685b      	ldr	r3, [r3, #4]
 8006d44:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8006d48:	d10c      	bne.n	8006d64 <HAL_RCC_OscConfig+0x98>
 8006d4a:	4b70      	ldr	r3, [pc, #448]	@ (8006f0c <HAL_RCC_OscConfig+0x240>)
 8006d4c:	681b      	ldr	r3, [r3, #0]
 8006d4e:	4a6f      	ldr	r2, [pc, #444]	@ (8006f0c <HAL_RCC_OscConfig+0x240>)
 8006d50:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8006d54:	6013      	str	r3, [r2, #0]
 8006d56:	4b6d      	ldr	r3, [pc, #436]	@ (8006f0c <HAL_RCC_OscConfig+0x240>)
 8006d58:	681b      	ldr	r3, [r3, #0]
 8006d5a:	4a6c      	ldr	r2, [pc, #432]	@ (8006f0c <HAL_RCC_OscConfig+0x240>)
 8006d5c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006d60:	6013      	str	r3, [r2, #0]
 8006d62:	e00b      	b.n	8006d7c <HAL_RCC_OscConfig+0xb0>
 8006d64:	4b69      	ldr	r3, [pc, #420]	@ (8006f0c <HAL_RCC_OscConfig+0x240>)
 8006d66:	681b      	ldr	r3, [r3, #0]
 8006d68:	4a68      	ldr	r2, [pc, #416]	@ (8006f0c <HAL_RCC_OscConfig+0x240>)
 8006d6a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006d6e:	6013      	str	r3, [r2, #0]
 8006d70:	4b66      	ldr	r3, [pc, #408]	@ (8006f0c <HAL_RCC_OscConfig+0x240>)
 8006d72:	681b      	ldr	r3, [r3, #0]
 8006d74:	4a65      	ldr	r2, [pc, #404]	@ (8006f0c <HAL_RCC_OscConfig+0x240>)
 8006d76:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8006d7a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8006d7c:	687b      	ldr	r3, [r7, #4]
 8006d7e:	685b      	ldr	r3, [r3, #4]
 8006d80:	2b00      	cmp	r3, #0
 8006d82:	d013      	beq.n	8006dac <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006d84:	f7fb fe3a 	bl	80029fc <HAL_GetTick>
 8006d88:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006d8a:	e008      	b.n	8006d9e <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006d8c:	f7fb fe36 	bl	80029fc <HAL_GetTick>
 8006d90:	4602      	mov	r2, r0
 8006d92:	693b      	ldr	r3, [r7, #16]
 8006d94:	1ad3      	subs	r3, r2, r3
 8006d96:	2b64      	cmp	r3, #100	@ 0x64
 8006d98:	d901      	bls.n	8006d9e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8006d9a:	2303      	movs	r3, #3
 8006d9c:	e207      	b.n	80071ae <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006d9e:	4b5b      	ldr	r3, [pc, #364]	@ (8006f0c <HAL_RCC_OscConfig+0x240>)
 8006da0:	681b      	ldr	r3, [r3, #0]
 8006da2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006da6:	2b00      	cmp	r3, #0
 8006da8:	d0f0      	beq.n	8006d8c <HAL_RCC_OscConfig+0xc0>
 8006daa:	e014      	b.n	8006dd6 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006dac:	f7fb fe26 	bl	80029fc <HAL_GetTick>
 8006db0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8006db2:	e008      	b.n	8006dc6 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006db4:	f7fb fe22 	bl	80029fc <HAL_GetTick>
 8006db8:	4602      	mov	r2, r0
 8006dba:	693b      	ldr	r3, [r7, #16]
 8006dbc:	1ad3      	subs	r3, r2, r3
 8006dbe:	2b64      	cmp	r3, #100	@ 0x64
 8006dc0:	d901      	bls.n	8006dc6 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8006dc2:	2303      	movs	r3, #3
 8006dc4:	e1f3      	b.n	80071ae <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8006dc6:	4b51      	ldr	r3, [pc, #324]	@ (8006f0c <HAL_RCC_OscConfig+0x240>)
 8006dc8:	681b      	ldr	r3, [r3, #0]
 8006dca:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006dce:	2b00      	cmp	r3, #0
 8006dd0:	d1f0      	bne.n	8006db4 <HAL_RCC_OscConfig+0xe8>
 8006dd2:	e000      	b.n	8006dd6 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006dd4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8006dd6:	687b      	ldr	r3, [r7, #4]
 8006dd8:	681b      	ldr	r3, [r3, #0]
 8006dda:	f003 0302 	and.w	r3, r3, #2
 8006dde:	2b00      	cmp	r3, #0
 8006de0:	d063      	beq.n	8006eaa <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8006de2:	4b4a      	ldr	r3, [pc, #296]	@ (8006f0c <HAL_RCC_OscConfig+0x240>)
 8006de4:	689b      	ldr	r3, [r3, #8]
 8006de6:	f003 030c 	and.w	r3, r3, #12
 8006dea:	2b00      	cmp	r3, #0
 8006dec:	d00b      	beq.n	8006e06 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8006dee:	4b47      	ldr	r3, [pc, #284]	@ (8006f0c <HAL_RCC_OscConfig+0x240>)
 8006df0:	689b      	ldr	r3, [r3, #8]
 8006df2:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8006df6:	2b08      	cmp	r3, #8
 8006df8:	d11c      	bne.n	8006e34 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8006dfa:	4b44      	ldr	r3, [pc, #272]	@ (8006f0c <HAL_RCC_OscConfig+0x240>)
 8006dfc:	685b      	ldr	r3, [r3, #4]
 8006dfe:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8006e02:	2b00      	cmp	r3, #0
 8006e04:	d116      	bne.n	8006e34 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8006e06:	4b41      	ldr	r3, [pc, #260]	@ (8006f0c <HAL_RCC_OscConfig+0x240>)
 8006e08:	681b      	ldr	r3, [r3, #0]
 8006e0a:	f003 0302 	and.w	r3, r3, #2
 8006e0e:	2b00      	cmp	r3, #0
 8006e10:	d005      	beq.n	8006e1e <HAL_RCC_OscConfig+0x152>
 8006e12:	687b      	ldr	r3, [r7, #4]
 8006e14:	68db      	ldr	r3, [r3, #12]
 8006e16:	2b01      	cmp	r3, #1
 8006e18:	d001      	beq.n	8006e1e <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8006e1a:	2301      	movs	r3, #1
 8006e1c:	e1c7      	b.n	80071ae <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006e1e:	4b3b      	ldr	r3, [pc, #236]	@ (8006f0c <HAL_RCC_OscConfig+0x240>)
 8006e20:	681b      	ldr	r3, [r3, #0]
 8006e22:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8006e26:	687b      	ldr	r3, [r7, #4]
 8006e28:	691b      	ldr	r3, [r3, #16]
 8006e2a:	00db      	lsls	r3, r3, #3
 8006e2c:	4937      	ldr	r1, [pc, #220]	@ (8006f0c <HAL_RCC_OscConfig+0x240>)
 8006e2e:	4313      	orrs	r3, r2
 8006e30:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8006e32:	e03a      	b.n	8006eaa <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8006e34:	687b      	ldr	r3, [r7, #4]
 8006e36:	68db      	ldr	r3, [r3, #12]
 8006e38:	2b00      	cmp	r3, #0
 8006e3a:	d020      	beq.n	8006e7e <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8006e3c:	4b34      	ldr	r3, [pc, #208]	@ (8006f10 <HAL_RCC_OscConfig+0x244>)
 8006e3e:	2201      	movs	r2, #1
 8006e40:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006e42:	f7fb fddb 	bl	80029fc <HAL_GetTick>
 8006e46:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006e48:	e008      	b.n	8006e5c <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006e4a:	f7fb fdd7 	bl	80029fc <HAL_GetTick>
 8006e4e:	4602      	mov	r2, r0
 8006e50:	693b      	ldr	r3, [r7, #16]
 8006e52:	1ad3      	subs	r3, r2, r3
 8006e54:	2b02      	cmp	r3, #2
 8006e56:	d901      	bls.n	8006e5c <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8006e58:	2303      	movs	r3, #3
 8006e5a:	e1a8      	b.n	80071ae <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006e5c:	4b2b      	ldr	r3, [pc, #172]	@ (8006f0c <HAL_RCC_OscConfig+0x240>)
 8006e5e:	681b      	ldr	r3, [r3, #0]
 8006e60:	f003 0302 	and.w	r3, r3, #2
 8006e64:	2b00      	cmp	r3, #0
 8006e66:	d0f0      	beq.n	8006e4a <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006e68:	4b28      	ldr	r3, [pc, #160]	@ (8006f0c <HAL_RCC_OscConfig+0x240>)
 8006e6a:	681b      	ldr	r3, [r3, #0]
 8006e6c:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8006e70:	687b      	ldr	r3, [r7, #4]
 8006e72:	691b      	ldr	r3, [r3, #16]
 8006e74:	00db      	lsls	r3, r3, #3
 8006e76:	4925      	ldr	r1, [pc, #148]	@ (8006f0c <HAL_RCC_OscConfig+0x240>)
 8006e78:	4313      	orrs	r3, r2
 8006e7a:	600b      	str	r3, [r1, #0]
 8006e7c:	e015      	b.n	8006eaa <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8006e7e:	4b24      	ldr	r3, [pc, #144]	@ (8006f10 <HAL_RCC_OscConfig+0x244>)
 8006e80:	2200      	movs	r2, #0
 8006e82:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006e84:	f7fb fdba 	bl	80029fc <HAL_GetTick>
 8006e88:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8006e8a:	e008      	b.n	8006e9e <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006e8c:	f7fb fdb6 	bl	80029fc <HAL_GetTick>
 8006e90:	4602      	mov	r2, r0
 8006e92:	693b      	ldr	r3, [r7, #16]
 8006e94:	1ad3      	subs	r3, r2, r3
 8006e96:	2b02      	cmp	r3, #2
 8006e98:	d901      	bls.n	8006e9e <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8006e9a:	2303      	movs	r3, #3
 8006e9c:	e187      	b.n	80071ae <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8006e9e:	4b1b      	ldr	r3, [pc, #108]	@ (8006f0c <HAL_RCC_OscConfig+0x240>)
 8006ea0:	681b      	ldr	r3, [r3, #0]
 8006ea2:	f003 0302 	and.w	r3, r3, #2
 8006ea6:	2b00      	cmp	r3, #0
 8006ea8:	d1f0      	bne.n	8006e8c <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8006eaa:	687b      	ldr	r3, [r7, #4]
 8006eac:	681b      	ldr	r3, [r3, #0]
 8006eae:	f003 0308 	and.w	r3, r3, #8
 8006eb2:	2b00      	cmp	r3, #0
 8006eb4:	d036      	beq.n	8006f24 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8006eb6:	687b      	ldr	r3, [r7, #4]
 8006eb8:	695b      	ldr	r3, [r3, #20]
 8006eba:	2b00      	cmp	r3, #0
 8006ebc:	d016      	beq.n	8006eec <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8006ebe:	4b15      	ldr	r3, [pc, #84]	@ (8006f14 <HAL_RCC_OscConfig+0x248>)
 8006ec0:	2201      	movs	r2, #1
 8006ec2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006ec4:	f7fb fd9a 	bl	80029fc <HAL_GetTick>
 8006ec8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8006eca:	e008      	b.n	8006ede <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006ecc:	f7fb fd96 	bl	80029fc <HAL_GetTick>
 8006ed0:	4602      	mov	r2, r0
 8006ed2:	693b      	ldr	r3, [r7, #16]
 8006ed4:	1ad3      	subs	r3, r2, r3
 8006ed6:	2b02      	cmp	r3, #2
 8006ed8:	d901      	bls.n	8006ede <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8006eda:	2303      	movs	r3, #3
 8006edc:	e167      	b.n	80071ae <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8006ede:	4b0b      	ldr	r3, [pc, #44]	@ (8006f0c <HAL_RCC_OscConfig+0x240>)
 8006ee0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006ee2:	f003 0302 	and.w	r3, r3, #2
 8006ee6:	2b00      	cmp	r3, #0
 8006ee8:	d0f0      	beq.n	8006ecc <HAL_RCC_OscConfig+0x200>
 8006eea:	e01b      	b.n	8006f24 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8006eec:	4b09      	ldr	r3, [pc, #36]	@ (8006f14 <HAL_RCC_OscConfig+0x248>)
 8006eee:	2200      	movs	r2, #0
 8006ef0:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006ef2:	f7fb fd83 	bl	80029fc <HAL_GetTick>
 8006ef6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006ef8:	e00e      	b.n	8006f18 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006efa:	f7fb fd7f 	bl	80029fc <HAL_GetTick>
 8006efe:	4602      	mov	r2, r0
 8006f00:	693b      	ldr	r3, [r7, #16]
 8006f02:	1ad3      	subs	r3, r2, r3
 8006f04:	2b02      	cmp	r3, #2
 8006f06:	d907      	bls.n	8006f18 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8006f08:	2303      	movs	r3, #3
 8006f0a:	e150      	b.n	80071ae <HAL_RCC_OscConfig+0x4e2>
 8006f0c:	40023800 	.word	0x40023800
 8006f10:	42470000 	.word	0x42470000
 8006f14:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006f18:	4b88      	ldr	r3, [pc, #544]	@ (800713c <HAL_RCC_OscConfig+0x470>)
 8006f1a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006f1c:	f003 0302 	and.w	r3, r3, #2
 8006f20:	2b00      	cmp	r3, #0
 8006f22:	d1ea      	bne.n	8006efa <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8006f24:	687b      	ldr	r3, [r7, #4]
 8006f26:	681b      	ldr	r3, [r3, #0]
 8006f28:	f003 0304 	and.w	r3, r3, #4
 8006f2c:	2b00      	cmp	r3, #0
 8006f2e:	f000 8097 	beq.w	8007060 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8006f32:	2300      	movs	r3, #0
 8006f34:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8006f36:	4b81      	ldr	r3, [pc, #516]	@ (800713c <HAL_RCC_OscConfig+0x470>)
 8006f38:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006f3a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006f3e:	2b00      	cmp	r3, #0
 8006f40:	d10f      	bne.n	8006f62 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8006f42:	2300      	movs	r3, #0
 8006f44:	60bb      	str	r3, [r7, #8]
 8006f46:	4b7d      	ldr	r3, [pc, #500]	@ (800713c <HAL_RCC_OscConfig+0x470>)
 8006f48:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006f4a:	4a7c      	ldr	r2, [pc, #496]	@ (800713c <HAL_RCC_OscConfig+0x470>)
 8006f4c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006f50:	6413      	str	r3, [r2, #64]	@ 0x40
 8006f52:	4b7a      	ldr	r3, [pc, #488]	@ (800713c <HAL_RCC_OscConfig+0x470>)
 8006f54:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006f56:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006f5a:	60bb      	str	r3, [r7, #8]
 8006f5c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8006f5e:	2301      	movs	r3, #1
 8006f60:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006f62:	4b77      	ldr	r3, [pc, #476]	@ (8007140 <HAL_RCC_OscConfig+0x474>)
 8006f64:	681b      	ldr	r3, [r3, #0]
 8006f66:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006f6a:	2b00      	cmp	r3, #0
 8006f6c:	d118      	bne.n	8006fa0 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8006f6e:	4b74      	ldr	r3, [pc, #464]	@ (8007140 <HAL_RCC_OscConfig+0x474>)
 8006f70:	681b      	ldr	r3, [r3, #0]
 8006f72:	4a73      	ldr	r2, [pc, #460]	@ (8007140 <HAL_RCC_OscConfig+0x474>)
 8006f74:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006f78:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8006f7a:	f7fb fd3f 	bl	80029fc <HAL_GetTick>
 8006f7e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006f80:	e008      	b.n	8006f94 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006f82:	f7fb fd3b 	bl	80029fc <HAL_GetTick>
 8006f86:	4602      	mov	r2, r0
 8006f88:	693b      	ldr	r3, [r7, #16]
 8006f8a:	1ad3      	subs	r3, r2, r3
 8006f8c:	2b02      	cmp	r3, #2
 8006f8e:	d901      	bls.n	8006f94 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8006f90:	2303      	movs	r3, #3
 8006f92:	e10c      	b.n	80071ae <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006f94:	4b6a      	ldr	r3, [pc, #424]	@ (8007140 <HAL_RCC_OscConfig+0x474>)
 8006f96:	681b      	ldr	r3, [r3, #0]
 8006f98:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006f9c:	2b00      	cmp	r3, #0
 8006f9e:	d0f0      	beq.n	8006f82 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8006fa0:	687b      	ldr	r3, [r7, #4]
 8006fa2:	689b      	ldr	r3, [r3, #8]
 8006fa4:	2b01      	cmp	r3, #1
 8006fa6:	d106      	bne.n	8006fb6 <HAL_RCC_OscConfig+0x2ea>
 8006fa8:	4b64      	ldr	r3, [pc, #400]	@ (800713c <HAL_RCC_OscConfig+0x470>)
 8006faa:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006fac:	4a63      	ldr	r2, [pc, #396]	@ (800713c <HAL_RCC_OscConfig+0x470>)
 8006fae:	f043 0301 	orr.w	r3, r3, #1
 8006fb2:	6713      	str	r3, [r2, #112]	@ 0x70
 8006fb4:	e01c      	b.n	8006ff0 <HAL_RCC_OscConfig+0x324>
 8006fb6:	687b      	ldr	r3, [r7, #4]
 8006fb8:	689b      	ldr	r3, [r3, #8]
 8006fba:	2b05      	cmp	r3, #5
 8006fbc:	d10c      	bne.n	8006fd8 <HAL_RCC_OscConfig+0x30c>
 8006fbe:	4b5f      	ldr	r3, [pc, #380]	@ (800713c <HAL_RCC_OscConfig+0x470>)
 8006fc0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006fc2:	4a5e      	ldr	r2, [pc, #376]	@ (800713c <HAL_RCC_OscConfig+0x470>)
 8006fc4:	f043 0304 	orr.w	r3, r3, #4
 8006fc8:	6713      	str	r3, [r2, #112]	@ 0x70
 8006fca:	4b5c      	ldr	r3, [pc, #368]	@ (800713c <HAL_RCC_OscConfig+0x470>)
 8006fcc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006fce:	4a5b      	ldr	r2, [pc, #364]	@ (800713c <HAL_RCC_OscConfig+0x470>)
 8006fd0:	f043 0301 	orr.w	r3, r3, #1
 8006fd4:	6713      	str	r3, [r2, #112]	@ 0x70
 8006fd6:	e00b      	b.n	8006ff0 <HAL_RCC_OscConfig+0x324>
 8006fd8:	4b58      	ldr	r3, [pc, #352]	@ (800713c <HAL_RCC_OscConfig+0x470>)
 8006fda:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006fdc:	4a57      	ldr	r2, [pc, #348]	@ (800713c <HAL_RCC_OscConfig+0x470>)
 8006fde:	f023 0301 	bic.w	r3, r3, #1
 8006fe2:	6713      	str	r3, [r2, #112]	@ 0x70
 8006fe4:	4b55      	ldr	r3, [pc, #340]	@ (800713c <HAL_RCC_OscConfig+0x470>)
 8006fe6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006fe8:	4a54      	ldr	r2, [pc, #336]	@ (800713c <HAL_RCC_OscConfig+0x470>)
 8006fea:	f023 0304 	bic.w	r3, r3, #4
 8006fee:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8006ff0:	687b      	ldr	r3, [r7, #4]
 8006ff2:	689b      	ldr	r3, [r3, #8]
 8006ff4:	2b00      	cmp	r3, #0
 8006ff6:	d015      	beq.n	8007024 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006ff8:	f7fb fd00 	bl	80029fc <HAL_GetTick>
 8006ffc:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006ffe:	e00a      	b.n	8007016 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007000:	f7fb fcfc 	bl	80029fc <HAL_GetTick>
 8007004:	4602      	mov	r2, r0
 8007006:	693b      	ldr	r3, [r7, #16]
 8007008:	1ad3      	subs	r3, r2, r3
 800700a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800700e:	4293      	cmp	r3, r2
 8007010:	d901      	bls.n	8007016 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8007012:	2303      	movs	r3, #3
 8007014:	e0cb      	b.n	80071ae <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007016:	4b49      	ldr	r3, [pc, #292]	@ (800713c <HAL_RCC_OscConfig+0x470>)
 8007018:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800701a:	f003 0302 	and.w	r3, r3, #2
 800701e:	2b00      	cmp	r3, #0
 8007020:	d0ee      	beq.n	8007000 <HAL_RCC_OscConfig+0x334>
 8007022:	e014      	b.n	800704e <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8007024:	f7fb fcea 	bl	80029fc <HAL_GetTick>
 8007028:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800702a:	e00a      	b.n	8007042 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800702c:	f7fb fce6 	bl	80029fc <HAL_GetTick>
 8007030:	4602      	mov	r2, r0
 8007032:	693b      	ldr	r3, [r7, #16]
 8007034:	1ad3      	subs	r3, r2, r3
 8007036:	f241 3288 	movw	r2, #5000	@ 0x1388
 800703a:	4293      	cmp	r3, r2
 800703c:	d901      	bls.n	8007042 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 800703e:	2303      	movs	r3, #3
 8007040:	e0b5      	b.n	80071ae <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8007042:	4b3e      	ldr	r3, [pc, #248]	@ (800713c <HAL_RCC_OscConfig+0x470>)
 8007044:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007046:	f003 0302 	and.w	r3, r3, #2
 800704a:	2b00      	cmp	r3, #0
 800704c:	d1ee      	bne.n	800702c <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800704e:	7dfb      	ldrb	r3, [r7, #23]
 8007050:	2b01      	cmp	r3, #1
 8007052:	d105      	bne.n	8007060 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8007054:	4b39      	ldr	r3, [pc, #228]	@ (800713c <HAL_RCC_OscConfig+0x470>)
 8007056:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007058:	4a38      	ldr	r2, [pc, #224]	@ (800713c <HAL_RCC_OscConfig+0x470>)
 800705a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800705e:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8007060:	687b      	ldr	r3, [r7, #4]
 8007062:	699b      	ldr	r3, [r3, #24]
 8007064:	2b00      	cmp	r3, #0
 8007066:	f000 80a1 	beq.w	80071ac <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800706a:	4b34      	ldr	r3, [pc, #208]	@ (800713c <HAL_RCC_OscConfig+0x470>)
 800706c:	689b      	ldr	r3, [r3, #8]
 800706e:	f003 030c 	and.w	r3, r3, #12
 8007072:	2b08      	cmp	r3, #8
 8007074:	d05c      	beq.n	8007130 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8007076:	687b      	ldr	r3, [r7, #4]
 8007078:	699b      	ldr	r3, [r3, #24]
 800707a:	2b02      	cmp	r3, #2
 800707c:	d141      	bne.n	8007102 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800707e:	4b31      	ldr	r3, [pc, #196]	@ (8007144 <HAL_RCC_OscConfig+0x478>)
 8007080:	2200      	movs	r2, #0
 8007082:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007084:	f7fb fcba 	bl	80029fc <HAL_GetTick>
 8007088:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800708a:	e008      	b.n	800709e <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800708c:	f7fb fcb6 	bl	80029fc <HAL_GetTick>
 8007090:	4602      	mov	r2, r0
 8007092:	693b      	ldr	r3, [r7, #16]
 8007094:	1ad3      	subs	r3, r2, r3
 8007096:	2b02      	cmp	r3, #2
 8007098:	d901      	bls.n	800709e <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 800709a:	2303      	movs	r3, #3
 800709c:	e087      	b.n	80071ae <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800709e:	4b27      	ldr	r3, [pc, #156]	@ (800713c <HAL_RCC_OscConfig+0x470>)
 80070a0:	681b      	ldr	r3, [r3, #0]
 80070a2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80070a6:	2b00      	cmp	r3, #0
 80070a8:	d1f0      	bne.n	800708c <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80070aa:	687b      	ldr	r3, [r7, #4]
 80070ac:	69da      	ldr	r2, [r3, #28]
 80070ae:	687b      	ldr	r3, [r7, #4]
 80070b0:	6a1b      	ldr	r3, [r3, #32]
 80070b2:	431a      	orrs	r2, r3
 80070b4:	687b      	ldr	r3, [r7, #4]
 80070b6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80070b8:	019b      	lsls	r3, r3, #6
 80070ba:	431a      	orrs	r2, r3
 80070bc:	687b      	ldr	r3, [r7, #4]
 80070be:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80070c0:	085b      	lsrs	r3, r3, #1
 80070c2:	3b01      	subs	r3, #1
 80070c4:	041b      	lsls	r3, r3, #16
 80070c6:	431a      	orrs	r2, r3
 80070c8:	687b      	ldr	r3, [r7, #4]
 80070ca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80070cc:	061b      	lsls	r3, r3, #24
 80070ce:	491b      	ldr	r1, [pc, #108]	@ (800713c <HAL_RCC_OscConfig+0x470>)
 80070d0:	4313      	orrs	r3, r2
 80070d2:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80070d4:	4b1b      	ldr	r3, [pc, #108]	@ (8007144 <HAL_RCC_OscConfig+0x478>)
 80070d6:	2201      	movs	r2, #1
 80070d8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80070da:	f7fb fc8f 	bl	80029fc <HAL_GetTick>
 80070de:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80070e0:	e008      	b.n	80070f4 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80070e2:	f7fb fc8b 	bl	80029fc <HAL_GetTick>
 80070e6:	4602      	mov	r2, r0
 80070e8:	693b      	ldr	r3, [r7, #16]
 80070ea:	1ad3      	subs	r3, r2, r3
 80070ec:	2b02      	cmp	r3, #2
 80070ee:	d901      	bls.n	80070f4 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80070f0:	2303      	movs	r3, #3
 80070f2:	e05c      	b.n	80071ae <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80070f4:	4b11      	ldr	r3, [pc, #68]	@ (800713c <HAL_RCC_OscConfig+0x470>)
 80070f6:	681b      	ldr	r3, [r3, #0]
 80070f8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80070fc:	2b00      	cmp	r3, #0
 80070fe:	d0f0      	beq.n	80070e2 <HAL_RCC_OscConfig+0x416>
 8007100:	e054      	b.n	80071ac <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007102:	4b10      	ldr	r3, [pc, #64]	@ (8007144 <HAL_RCC_OscConfig+0x478>)
 8007104:	2200      	movs	r2, #0
 8007106:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007108:	f7fb fc78 	bl	80029fc <HAL_GetTick>
 800710c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800710e:	e008      	b.n	8007122 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007110:	f7fb fc74 	bl	80029fc <HAL_GetTick>
 8007114:	4602      	mov	r2, r0
 8007116:	693b      	ldr	r3, [r7, #16]
 8007118:	1ad3      	subs	r3, r2, r3
 800711a:	2b02      	cmp	r3, #2
 800711c:	d901      	bls.n	8007122 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 800711e:	2303      	movs	r3, #3
 8007120:	e045      	b.n	80071ae <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007122:	4b06      	ldr	r3, [pc, #24]	@ (800713c <HAL_RCC_OscConfig+0x470>)
 8007124:	681b      	ldr	r3, [r3, #0]
 8007126:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800712a:	2b00      	cmp	r3, #0
 800712c:	d1f0      	bne.n	8007110 <HAL_RCC_OscConfig+0x444>
 800712e:	e03d      	b.n	80071ac <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8007130:	687b      	ldr	r3, [r7, #4]
 8007132:	699b      	ldr	r3, [r3, #24]
 8007134:	2b01      	cmp	r3, #1
 8007136:	d107      	bne.n	8007148 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8007138:	2301      	movs	r3, #1
 800713a:	e038      	b.n	80071ae <HAL_RCC_OscConfig+0x4e2>
 800713c:	40023800 	.word	0x40023800
 8007140:	40007000 	.word	0x40007000
 8007144:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8007148:	4b1b      	ldr	r3, [pc, #108]	@ (80071b8 <HAL_RCC_OscConfig+0x4ec>)
 800714a:	685b      	ldr	r3, [r3, #4]
 800714c:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800714e:	687b      	ldr	r3, [r7, #4]
 8007150:	699b      	ldr	r3, [r3, #24]
 8007152:	2b01      	cmp	r3, #1
 8007154:	d028      	beq.n	80071a8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8007156:	68fb      	ldr	r3, [r7, #12]
 8007158:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 800715c:	687b      	ldr	r3, [r7, #4]
 800715e:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8007160:	429a      	cmp	r2, r3
 8007162:	d121      	bne.n	80071a8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8007164:	68fb      	ldr	r3, [r7, #12]
 8007166:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800716a:	687b      	ldr	r3, [r7, #4]
 800716c:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800716e:	429a      	cmp	r2, r3
 8007170:	d11a      	bne.n	80071a8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8007172:	68fa      	ldr	r2, [r7, #12]
 8007174:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8007178:	4013      	ands	r3, r2
 800717a:	687a      	ldr	r2, [r7, #4]
 800717c:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800717e:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8007180:	4293      	cmp	r3, r2
 8007182:	d111      	bne.n	80071a8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8007184:	68fb      	ldr	r3, [r7, #12]
 8007186:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 800718a:	687b      	ldr	r3, [r7, #4]
 800718c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800718e:	085b      	lsrs	r3, r3, #1
 8007190:	3b01      	subs	r3, #1
 8007192:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8007194:	429a      	cmp	r2, r3
 8007196:	d107      	bne.n	80071a8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8007198:	68fb      	ldr	r3, [r7, #12]
 800719a:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 800719e:	687b      	ldr	r3, [r7, #4]
 80071a0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80071a2:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80071a4:	429a      	cmp	r2, r3
 80071a6:	d001      	beq.n	80071ac <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 80071a8:	2301      	movs	r3, #1
 80071aa:	e000      	b.n	80071ae <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 80071ac:	2300      	movs	r3, #0
}
 80071ae:	4618      	mov	r0, r3
 80071b0:	3718      	adds	r7, #24
 80071b2:	46bd      	mov	sp, r7
 80071b4:	bd80      	pop	{r7, pc}
 80071b6:	bf00      	nop
 80071b8:	40023800 	.word	0x40023800

080071bc <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80071bc:	b580      	push	{r7, lr}
 80071be:	b084      	sub	sp, #16
 80071c0:	af00      	add	r7, sp, #0
 80071c2:	6078      	str	r0, [r7, #4]
 80071c4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80071c6:	687b      	ldr	r3, [r7, #4]
 80071c8:	2b00      	cmp	r3, #0
 80071ca:	d101      	bne.n	80071d0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80071cc:	2301      	movs	r3, #1
 80071ce:	e0cc      	b.n	800736a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80071d0:	4b68      	ldr	r3, [pc, #416]	@ (8007374 <HAL_RCC_ClockConfig+0x1b8>)
 80071d2:	681b      	ldr	r3, [r3, #0]
 80071d4:	f003 0307 	and.w	r3, r3, #7
 80071d8:	683a      	ldr	r2, [r7, #0]
 80071da:	429a      	cmp	r2, r3
 80071dc:	d90c      	bls.n	80071f8 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80071de:	4b65      	ldr	r3, [pc, #404]	@ (8007374 <HAL_RCC_ClockConfig+0x1b8>)
 80071e0:	683a      	ldr	r2, [r7, #0]
 80071e2:	b2d2      	uxtb	r2, r2
 80071e4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80071e6:	4b63      	ldr	r3, [pc, #396]	@ (8007374 <HAL_RCC_ClockConfig+0x1b8>)
 80071e8:	681b      	ldr	r3, [r3, #0]
 80071ea:	f003 0307 	and.w	r3, r3, #7
 80071ee:	683a      	ldr	r2, [r7, #0]
 80071f0:	429a      	cmp	r2, r3
 80071f2:	d001      	beq.n	80071f8 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80071f4:	2301      	movs	r3, #1
 80071f6:	e0b8      	b.n	800736a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80071f8:	687b      	ldr	r3, [r7, #4]
 80071fa:	681b      	ldr	r3, [r3, #0]
 80071fc:	f003 0302 	and.w	r3, r3, #2
 8007200:	2b00      	cmp	r3, #0
 8007202:	d020      	beq.n	8007246 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007204:	687b      	ldr	r3, [r7, #4]
 8007206:	681b      	ldr	r3, [r3, #0]
 8007208:	f003 0304 	and.w	r3, r3, #4
 800720c:	2b00      	cmp	r3, #0
 800720e:	d005      	beq.n	800721c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8007210:	4b59      	ldr	r3, [pc, #356]	@ (8007378 <HAL_RCC_ClockConfig+0x1bc>)
 8007212:	689b      	ldr	r3, [r3, #8]
 8007214:	4a58      	ldr	r2, [pc, #352]	@ (8007378 <HAL_RCC_ClockConfig+0x1bc>)
 8007216:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 800721a:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800721c:	687b      	ldr	r3, [r7, #4]
 800721e:	681b      	ldr	r3, [r3, #0]
 8007220:	f003 0308 	and.w	r3, r3, #8
 8007224:	2b00      	cmp	r3, #0
 8007226:	d005      	beq.n	8007234 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8007228:	4b53      	ldr	r3, [pc, #332]	@ (8007378 <HAL_RCC_ClockConfig+0x1bc>)
 800722a:	689b      	ldr	r3, [r3, #8]
 800722c:	4a52      	ldr	r2, [pc, #328]	@ (8007378 <HAL_RCC_ClockConfig+0x1bc>)
 800722e:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8007232:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8007234:	4b50      	ldr	r3, [pc, #320]	@ (8007378 <HAL_RCC_ClockConfig+0x1bc>)
 8007236:	689b      	ldr	r3, [r3, #8]
 8007238:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800723c:	687b      	ldr	r3, [r7, #4]
 800723e:	689b      	ldr	r3, [r3, #8]
 8007240:	494d      	ldr	r1, [pc, #308]	@ (8007378 <HAL_RCC_ClockConfig+0x1bc>)
 8007242:	4313      	orrs	r3, r2
 8007244:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8007246:	687b      	ldr	r3, [r7, #4]
 8007248:	681b      	ldr	r3, [r3, #0]
 800724a:	f003 0301 	and.w	r3, r3, #1
 800724e:	2b00      	cmp	r3, #0
 8007250:	d044      	beq.n	80072dc <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8007252:	687b      	ldr	r3, [r7, #4]
 8007254:	685b      	ldr	r3, [r3, #4]
 8007256:	2b01      	cmp	r3, #1
 8007258:	d107      	bne.n	800726a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800725a:	4b47      	ldr	r3, [pc, #284]	@ (8007378 <HAL_RCC_ClockConfig+0x1bc>)
 800725c:	681b      	ldr	r3, [r3, #0]
 800725e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007262:	2b00      	cmp	r3, #0
 8007264:	d119      	bne.n	800729a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8007266:	2301      	movs	r3, #1
 8007268:	e07f      	b.n	800736a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800726a:	687b      	ldr	r3, [r7, #4]
 800726c:	685b      	ldr	r3, [r3, #4]
 800726e:	2b02      	cmp	r3, #2
 8007270:	d003      	beq.n	800727a <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8007272:	687b      	ldr	r3, [r7, #4]
 8007274:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8007276:	2b03      	cmp	r3, #3
 8007278:	d107      	bne.n	800728a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800727a:	4b3f      	ldr	r3, [pc, #252]	@ (8007378 <HAL_RCC_ClockConfig+0x1bc>)
 800727c:	681b      	ldr	r3, [r3, #0]
 800727e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007282:	2b00      	cmp	r3, #0
 8007284:	d109      	bne.n	800729a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8007286:	2301      	movs	r3, #1
 8007288:	e06f      	b.n	800736a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800728a:	4b3b      	ldr	r3, [pc, #236]	@ (8007378 <HAL_RCC_ClockConfig+0x1bc>)
 800728c:	681b      	ldr	r3, [r3, #0]
 800728e:	f003 0302 	and.w	r3, r3, #2
 8007292:	2b00      	cmp	r3, #0
 8007294:	d101      	bne.n	800729a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8007296:	2301      	movs	r3, #1
 8007298:	e067      	b.n	800736a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800729a:	4b37      	ldr	r3, [pc, #220]	@ (8007378 <HAL_RCC_ClockConfig+0x1bc>)
 800729c:	689b      	ldr	r3, [r3, #8]
 800729e:	f023 0203 	bic.w	r2, r3, #3
 80072a2:	687b      	ldr	r3, [r7, #4]
 80072a4:	685b      	ldr	r3, [r3, #4]
 80072a6:	4934      	ldr	r1, [pc, #208]	@ (8007378 <HAL_RCC_ClockConfig+0x1bc>)
 80072a8:	4313      	orrs	r3, r2
 80072aa:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80072ac:	f7fb fba6 	bl	80029fc <HAL_GetTick>
 80072b0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80072b2:	e00a      	b.n	80072ca <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80072b4:	f7fb fba2 	bl	80029fc <HAL_GetTick>
 80072b8:	4602      	mov	r2, r0
 80072ba:	68fb      	ldr	r3, [r7, #12]
 80072bc:	1ad3      	subs	r3, r2, r3
 80072be:	f241 3288 	movw	r2, #5000	@ 0x1388
 80072c2:	4293      	cmp	r3, r2
 80072c4:	d901      	bls.n	80072ca <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80072c6:	2303      	movs	r3, #3
 80072c8:	e04f      	b.n	800736a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80072ca:	4b2b      	ldr	r3, [pc, #172]	@ (8007378 <HAL_RCC_ClockConfig+0x1bc>)
 80072cc:	689b      	ldr	r3, [r3, #8]
 80072ce:	f003 020c 	and.w	r2, r3, #12
 80072d2:	687b      	ldr	r3, [r7, #4]
 80072d4:	685b      	ldr	r3, [r3, #4]
 80072d6:	009b      	lsls	r3, r3, #2
 80072d8:	429a      	cmp	r2, r3
 80072da:	d1eb      	bne.n	80072b4 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80072dc:	4b25      	ldr	r3, [pc, #148]	@ (8007374 <HAL_RCC_ClockConfig+0x1b8>)
 80072de:	681b      	ldr	r3, [r3, #0]
 80072e0:	f003 0307 	and.w	r3, r3, #7
 80072e4:	683a      	ldr	r2, [r7, #0]
 80072e6:	429a      	cmp	r2, r3
 80072e8:	d20c      	bcs.n	8007304 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80072ea:	4b22      	ldr	r3, [pc, #136]	@ (8007374 <HAL_RCC_ClockConfig+0x1b8>)
 80072ec:	683a      	ldr	r2, [r7, #0]
 80072ee:	b2d2      	uxtb	r2, r2
 80072f0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80072f2:	4b20      	ldr	r3, [pc, #128]	@ (8007374 <HAL_RCC_ClockConfig+0x1b8>)
 80072f4:	681b      	ldr	r3, [r3, #0]
 80072f6:	f003 0307 	and.w	r3, r3, #7
 80072fa:	683a      	ldr	r2, [r7, #0]
 80072fc:	429a      	cmp	r2, r3
 80072fe:	d001      	beq.n	8007304 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8007300:	2301      	movs	r3, #1
 8007302:	e032      	b.n	800736a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007304:	687b      	ldr	r3, [r7, #4]
 8007306:	681b      	ldr	r3, [r3, #0]
 8007308:	f003 0304 	and.w	r3, r3, #4
 800730c:	2b00      	cmp	r3, #0
 800730e:	d008      	beq.n	8007322 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8007310:	4b19      	ldr	r3, [pc, #100]	@ (8007378 <HAL_RCC_ClockConfig+0x1bc>)
 8007312:	689b      	ldr	r3, [r3, #8]
 8007314:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8007318:	687b      	ldr	r3, [r7, #4]
 800731a:	68db      	ldr	r3, [r3, #12]
 800731c:	4916      	ldr	r1, [pc, #88]	@ (8007378 <HAL_RCC_ClockConfig+0x1bc>)
 800731e:	4313      	orrs	r3, r2
 8007320:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007322:	687b      	ldr	r3, [r7, #4]
 8007324:	681b      	ldr	r3, [r3, #0]
 8007326:	f003 0308 	and.w	r3, r3, #8
 800732a:	2b00      	cmp	r3, #0
 800732c:	d009      	beq.n	8007342 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800732e:	4b12      	ldr	r3, [pc, #72]	@ (8007378 <HAL_RCC_ClockConfig+0x1bc>)
 8007330:	689b      	ldr	r3, [r3, #8]
 8007332:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8007336:	687b      	ldr	r3, [r7, #4]
 8007338:	691b      	ldr	r3, [r3, #16]
 800733a:	00db      	lsls	r3, r3, #3
 800733c:	490e      	ldr	r1, [pc, #56]	@ (8007378 <HAL_RCC_ClockConfig+0x1bc>)
 800733e:	4313      	orrs	r3, r2
 8007340:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8007342:	f000 f821 	bl	8007388 <HAL_RCC_GetSysClockFreq>
 8007346:	4602      	mov	r2, r0
 8007348:	4b0b      	ldr	r3, [pc, #44]	@ (8007378 <HAL_RCC_ClockConfig+0x1bc>)
 800734a:	689b      	ldr	r3, [r3, #8]
 800734c:	091b      	lsrs	r3, r3, #4
 800734e:	f003 030f 	and.w	r3, r3, #15
 8007352:	490a      	ldr	r1, [pc, #40]	@ (800737c <HAL_RCC_ClockConfig+0x1c0>)
 8007354:	5ccb      	ldrb	r3, [r1, r3]
 8007356:	fa22 f303 	lsr.w	r3, r2, r3
 800735a:	4a09      	ldr	r2, [pc, #36]	@ (8007380 <HAL_RCC_ClockConfig+0x1c4>)
 800735c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 800735e:	4b09      	ldr	r3, [pc, #36]	@ (8007384 <HAL_RCC_ClockConfig+0x1c8>)
 8007360:	681b      	ldr	r3, [r3, #0]
 8007362:	4618      	mov	r0, r3
 8007364:	f7fb fb06 	bl	8002974 <HAL_InitTick>

  return HAL_OK;
 8007368:	2300      	movs	r3, #0
}
 800736a:	4618      	mov	r0, r3
 800736c:	3710      	adds	r7, #16
 800736e:	46bd      	mov	sp, r7
 8007370:	bd80      	pop	{r7, pc}
 8007372:	bf00      	nop
 8007374:	40023c00 	.word	0x40023c00
 8007378:	40023800 	.word	0x40023800
 800737c:	08016188 	.word	0x08016188
 8007380:	20000054 	.word	0x20000054
 8007384:	20000060 	.word	0x20000060

08007388 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8007388:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800738c:	b090      	sub	sp, #64	@ 0x40
 800738e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8007390:	2300      	movs	r3, #0
 8007392:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t pllvco = 0U;
 8007394:	2300      	movs	r3, #0
 8007396:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t pllp = 0U;
 8007398:	2300      	movs	r3, #0
 800739a:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 800739c:	2300      	movs	r3, #0
 800739e:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80073a0:	4b59      	ldr	r3, [pc, #356]	@ (8007508 <HAL_RCC_GetSysClockFreq+0x180>)
 80073a2:	689b      	ldr	r3, [r3, #8]
 80073a4:	f003 030c 	and.w	r3, r3, #12
 80073a8:	2b08      	cmp	r3, #8
 80073aa:	d00d      	beq.n	80073c8 <HAL_RCC_GetSysClockFreq+0x40>
 80073ac:	2b08      	cmp	r3, #8
 80073ae:	f200 80a1 	bhi.w	80074f4 <HAL_RCC_GetSysClockFreq+0x16c>
 80073b2:	2b00      	cmp	r3, #0
 80073b4:	d002      	beq.n	80073bc <HAL_RCC_GetSysClockFreq+0x34>
 80073b6:	2b04      	cmp	r3, #4
 80073b8:	d003      	beq.n	80073c2 <HAL_RCC_GetSysClockFreq+0x3a>
 80073ba:	e09b      	b.n	80074f4 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80073bc:	4b53      	ldr	r3, [pc, #332]	@ (800750c <HAL_RCC_GetSysClockFreq+0x184>)
 80073be:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 80073c0:	e09b      	b.n	80074fa <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80073c2:	4b53      	ldr	r3, [pc, #332]	@ (8007510 <HAL_RCC_GetSysClockFreq+0x188>)
 80073c4:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 80073c6:	e098      	b.n	80074fa <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80073c8:	4b4f      	ldr	r3, [pc, #316]	@ (8007508 <HAL_RCC_GetSysClockFreq+0x180>)
 80073ca:	685b      	ldr	r3, [r3, #4]
 80073cc:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80073d0:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80073d2:	4b4d      	ldr	r3, [pc, #308]	@ (8007508 <HAL_RCC_GetSysClockFreq+0x180>)
 80073d4:	685b      	ldr	r3, [r3, #4]
 80073d6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80073da:	2b00      	cmp	r3, #0
 80073dc:	d028      	beq.n	8007430 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80073de:	4b4a      	ldr	r3, [pc, #296]	@ (8007508 <HAL_RCC_GetSysClockFreq+0x180>)
 80073e0:	685b      	ldr	r3, [r3, #4]
 80073e2:	099b      	lsrs	r3, r3, #6
 80073e4:	2200      	movs	r2, #0
 80073e6:	623b      	str	r3, [r7, #32]
 80073e8:	627a      	str	r2, [r7, #36]	@ 0x24
 80073ea:	6a3b      	ldr	r3, [r7, #32]
 80073ec:	f3c3 0008 	ubfx	r0, r3, #0, #9
 80073f0:	2100      	movs	r1, #0
 80073f2:	4b47      	ldr	r3, [pc, #284]	@ (8007510 <HAL_RCC_GetSysClockFreq+0x188>)
 80073f4:	fb03 f201 	mul.w	r2, r3, r1
 80073f8:	2300      	movs	r3, #0
 80073fa:	fb00 f303 	mul.w	r3, r0, r3
 80073fe:	4413      	add	r3, r2
 8007400:	4a43      	ldr	r2, [pc, #268]	@ (8007510 <HAL_RCC_GetSysClockFreq+0x188>)
 8007402:	fba0 1202 	umull	r1, r2, r0, r2
 8007406:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8007408:	460a      	mov	r2, r1
 800740a:	62ba      	str	r2, [r7, #40]	@ 0x28
 800740c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800740e:	4413      	add	r3, r2
 8007410:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8007412:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007414:	2200      	movs	r2, #0
 8007416:	61bb      	str	r3, [r7, #24]
 8007418:	61fa      	str	r2, [r7, #28]
 800741a:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800741e:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8007422:	f7f9 fc9b 	bl	8000d5c <__aeabi_uldivmod>
 8007426:	4602      	mov	r2, r0
 8007428:	460b      	mov	r3, r1
 800742a:	4613      	mov	r3, r2
 800742c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800742e:	e053      	b.n	80074d8 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8007430:	4b35      	ldr	r3, [pc, #212]	@ (8007508 <HAL_RCC_GetSysClockFreq+0x180>)
 8007432:	685b      	ldr	r3, [r3, #4]
 8007434:	099b      	lsrs	r3, r3, #6
 8007436:	2200      	movs	r2, #0
 8007438:	613b      	str	r3, [r7, #16]
 800743a:	617a      	str	r2, [r7, #20]
 800743c:	693b      	ldr	r3, [r7, #16]
 800743e:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8007442:	f04f 0b00 	mov.w	fp, #0
 8007446:	4652      	mov	r2, sl
 8007448:	465b      	mov	r3, fp
 800744a:	f04f 0000 	mov.w	r0, #0
 800744e:	f04f 0100 	mov.w	r1, #0
 8007452:	0159      	lsls	r1, r3, #5
 8007454:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8007458:	0150      	lsls	r0, r2, #5
 800745a:	4602      	mov	r2, r0
 800745c:	460b      	mov	r3, r1
 800745e:	ebb2 080a 	subs.w	r8, r2, sl
 8007462:	eb63 090b 	sbc.w	r9, r3, fp
 8007466:	f04f 0200 	mov.w	r2, #0
 800746a:	f04f 0300 	mov.w	r3, #0
 800746e:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8007472:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8007476:	ea4f 1288 	mov.w	r2, r8, lsl #6
 800747a:	ebb2 0408 	subs.w	r4, r2, r8
 800747e:	eb63 0509 	sbc.w	r5, r3, r9
 8007482:	f04f 0200 	mov.w	r2, #0
 8007486:	f04f 0300 	mov.w	r3, #0
 800748a:	00eb      	lsls	r3, r5, #3
 800748c:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8007490:	00e2      	lsls	r2, r4, #3
 8007492:	4614      	mov	r4, r2
 8007494:	461d      	mov	r5, r3
 8007496:	eb14 030a 	adds.w	r3, r4, sl
 800749a:	603b      	str	r3, [r7, #0]
 800749c:	eb45 030b 	adc.w	r3, r5, fp
 80074a0:	607b      	str	r3, [r7, #4]
 80074a2:	f04f 0200 	mov.w	r2, #0
 80074a6:	f04f 0300 	mov.w	r3, #0
 80074aa:	e9d7 4500 	ldrd	r4, r5, [r7]
 80074ae:	4629      	mov	r1, r5
 80074b0:	028b      	lsls	r3, r1, #10
 80074b2:	4621      	mov	r1, r4
 80074b4:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80074b8:	4621      	mov	r1, r4
 80074ba:	028a      	lsls	r2, r1, #10
 80074bc:	4610      	mov	r0, r2
 80074be:	4619      	mov	r1, r3
 80074c0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80074c2:	2200      	movs	r2, #0
 80074c4:	60bb      	str	r3, [r7, #8]
 80074c6:	60fa      	str	r2, [r7, #12]
 80074c8:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80074cc:	f7f9 fc46 	bl	8000d5c <__aeabi_uldivmod>
 80074d0:	4602      	mov	r2, r0
 80074d2:	460b      	mov	r3, r1
 80074d4:	4613      	mov	r3, r2
 80074d6:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 80074d8:	4b0b      	ldr	r3, [pc, #44]	@ (8007508 <HAL_RCC_GetSysClockFreq+0x180>)
 80074da:	685b      	ldr	r3, [r3, #4]
 80074dc:	0c1b      	lsrs	r3, r3, #16
 80074de:	f003 0303 	and.w	r3, r3, #3
 80074e2:	3301      	adds	r3, #1
 80074e4:	005b      	lsls	r3, r3, #1
 80074e6:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 80074e8:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80074ea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80074ec:	fbb2 f3f3 	udiv	r3, r2, r3
 80074f0:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 80074f2:	e002      	b.n	80074fa <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80074f4:	4b05      	ldr	r3, [pc, #20]	@ (800750c <HAL_RCC_GetSysClockFreq+0x184>)
 80074f6:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 80074f8:	bf00      	nop
    }
  }
  return sysclockfreq;
 80074fa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 80074fc:	4618      	mov	r0, r3
 80074fe:	3740      	adds	r7, #64	@ 0x40
 8007500:	46bd      	mov	sp, r7
 8007502:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8007506:	bf00      	nop
 8007508:	40023800 	.word	0x40023800
 800750c:	00f42400 	.word	0x00f42400
 8007510:	00b71b00 	.word	0x00b71b00

08007514 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8007514:	b480      	push	{r7}
 8007516:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8007518:	4b03      	ldr	r3, [pc, #12]	@ (8007528 <HAL_RCC_GetHCLKFreq+0x14>)
 800751a:	681b      	ldr	r3, [r3, #0]
}
 800751c:	4618      	mov	r0, r3
 800751e:	46bd      	mov	sp, r7
 8007520:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007524:	4770      	bx	lr
 8007526:	bf00      	nop
 8007528:	20000054 	.word	0x20000054

0800752c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800752c:	b580      	push	{r7, lr}
 800752e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8007530:	f7ff fff0 	bl	8007514 <HAL_RCC_GetHCLKFreq>
 8007534:	4602      	mov	r2, r0
 8007536:	4b05      	ldr	r3, [pc, #20]	@ (800754c <HAL_RCC_GetPCLK1Freq+0x20>)
 8007538:	689b      	ldr	r3, [r3, #8]
 800753a:	0a9b      	lsrs	r3, r3, #10
 800753c:	f003 0307 	and.w	r3, r3, #7
 8007540:	4903      	ldr	r1, [pc, #12]	@ (8007550 <HAL_RCC_GetPCLK1Freq+0x24>)
 8007542:	5ccb      	ldrb	r3, [r1, r3]
 8007544:	fa22 f303 	lsr.w	r3, r2, r3
}
 8007548:	4618      	mov	r0, r3
 800754a:	bd80      	pop	{r7, pc}
 800754c:	40023800 	.word	0x40023800
 8007550:	08016198 	.word	0x08016198

08007554 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8007554:	b580      	push	{r7, lr}
 8007556:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8007558:	f7ff ffdc 	bl	8007514 <HAL_RCC_GetHCLKFreq>
 800755c:	4602      	mov	r2, r0
 800755e:	4b05      	ldr	r3, [pc, #20]	@ (8007574 <HAL_RCC_GetPCLK2Freq+0x20>)
 8007560:	689b      	ldr	r3, [r3, #8]
 8007562:	0b5b      	lsrs	r3, r3, #13
 8007564:	f003 0307 	and.w	r3, r3, #7
 8007568:	4903      	ldr	r1, [pc, #12]	@ (8007578 <HAL_RCC_GetPCLK2Freq+0x24>)
 800756a:	5ccb      	ldrb	r3, [r1, r3]
 800756c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8007570:	4618      	mov	r0, r3
 8007572:	bd80      	pop	{r7, pc}
 8007574:	40023800 	.word	0x40023800
 8007578:	08016198 	.word	0x08016198

0800757c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800757c:	b580      	push	{r7, lr}
 800757e:	b082      	sub	sp, #8
 8007580:	af00      	add	r7, sp, #0
 8007582:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8007584:	687b      	ldr	r3, [r7, #4]
 8007586:	2b00      	cmp	r3, #0
 8007588:	d101      	bne.n	800758e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800758a:	2301      	movs	r3, #1
 800758c:	e07b      	b.n	8007686 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800758e:	687b      	ldr	r3, [r7, #4]
 8007590:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007592:	2b00      	cmp	r3, #0
 8007594:	d108      	bne.n	80075a8 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8007596:	687b      	ldr	r3, [r7, #4]
 8007598:	685b      	ldr	r3, [r3, #4]
 800759a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800759e:	d009      	beq.n	80075b4 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80075a0:	687b      	ldr	r3, [r7, #4]
 80075a2:	2200      	movs	r2, #0
 80075a4:	61da      	str	r2, [r3, #28]
 80075a6:	e005      	b.n	80075b4 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80075a8:	687b      	ldr	r3, [r7, #4]
 80075aa:	2200      	movs	r2, #0
 80075ac:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80075ae:	687b      	ldr	r3, [r7, #4]
 80075b0:	2200      	movs	r2, #0
 80075b2:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80075b4:	687b      	ldr	r3, [r7, #4]
 80075b6:	2200      	movs	r2, #0
 80075b8:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80075ba:	687b      	ldr	r3, [r7, #4]
 80075bc:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80075c0:	b2db      	uxtb	r3, r3
 80075c2:	2b00      	cmp	r3, #0
 80075c4:	d106      	bne.n	80075d4 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80075c6:	687b      	ldr	r3, [r7, #4]
 80075c8:	2200      	movs	r2, #0
 80075ca:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80075ce:	6878      	ldr	r0, [r7, #4]
 80075d0:	f7fa fcbc 	bl	8001f4c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80075d4:	687b      	ldr	r3, [r7, #4]
 80075d6:	2202      	movs	r2, #2
 80075d8:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80075dc:	687b      	ldr	r3, [r7, #4]
 80075de:	681b      	ldr	r3, [r3, #0]
 80075e0:	681a      	ldr	r2, [r3, #0]
 80075e2:	687b      	ldr	r3, [r7, #4]
 80075e4:	681b      	ldr	r3, [r3, #0]
 80075e6:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80075ea:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80075ec:	687b      	ldr	r3, [r7, #4]
 80075ee:	685b      	ldr	r3, [r3, #4]
 80075f0:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 80075f4:	687b      	ldr	r3, [r7, #4]
 80075f6:	689b      	ldr	r3, [r3, #8]
 80075f8:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 80075fc:	431a      	orrs	r2, r3
 80075fe:	687b      	ldr	r3, [r7, #4]
 8007600:	68db      	ldr	r3, [r3, #12]
 8007602:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8007606:	431a      	orrs	r2, r3
 8007608:	687b      	ldr	r3, [r7, #4]
 800760a:	691b      	ldr	r3, [r3, #16]
 800760c:	f003 0302 	and.w	r3, r3, #2
 8007610:	431a      	orrs	r2, r3
 8007612:	687b      	ldr	r3, [r7, #4]
 8007614:	695b      	ldr	r3, [r3, #20]
 8007616:	f003 0301 	and.w	r3, r3, #1
 800761a:	431a      	orrs	r2, r3
 800761c:	687b      	ldr	r3, [r7, #4]
 800761e:	699b      	ldr	r3, [r3, #24]
 8007620:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8007624:	431a      	orrs	r2, r3
 8007626:	687b      	ldr	r3, [r7, #4]
 8007628:	69db      	ldr	r3, [r3, #28]
 800762a:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800762e:	431a      	orrs	r2, r3
 8007630:	687b      	ldr	r3, [r7, #4]
 8007632:	6a1b      	ldr	r3, [r3, #32]
 8007634:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007638:	ea42 0103 	orr.w	r1, r2, r3
 800763c:	687b      	ldr	r3, [r7, #4]
 800763e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007640:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8007644:	687b      	ldr	r3, [r7, #4]
 8007646:	681b      	ldr	r3, [r3, #0]
 8007648:	430a      	orrs	r2, r1
 800764a:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 800764c:	687b      	ldr	r3, [r7, #4]
 800764e:	699b      	ldr	r3, [r3, #24]
 8007650:	0c1b      	lsrs	r3, r3, #16
 8007652:	f003 0104 	and.w	r1, r3, #4
 8007656:	687b      	ldr	r3, [r7, #4]
 8007658:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800765a:	f003 0210 	and.w	r2, r3, #16
 800765e:	687b      	ldr	r3, [r7, #4]
 8007660:	681b      	ldr	r3, [r3, #0]
 8007662:	430a      	orrs	r2, r1
 8007664:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8007666:	687b      	ldr	r3, [r7, #4]
 8007668:	681b      	ldr	r3, [r3, #0]
 800766a:	69da      	ldr	r2, [r3, #28]
 800766c:	687b      	ldr	r3, [r7, #4]
 800766e:	681b      	ldr	r3, [r3, #0]
 8007670:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8007674:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8007676:	687b      	ldr	r3, [r7, #4]
 8007678:	2200      	movs	r2, #0
 800767a:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 800767c:	687b      	ldr	r3, [r7, #4]
 800767e:	2201      	movs	r2, #1
 8007680:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8007684:	2300      	movs	r3, #0
}
 8007686:	4618      	mov	r0, r3
 8007688:	3708      	adds	r7, #8
 800768a:	46bd      	mov	sp, r7
 800768c:	bd80      	pop	{r7, pc}

0800768e <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800768e:	b580      	push	{r7, lr}
 8007690:	b082      	sub	sp, #8
 8007692:	af00      	add	r7, sp, #0
 8007694:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007696:	687b      	ldr	r3, [r7, #4]
 8007698:	2b00      	cmp	r3, #0
 800769a:	d101      	bne.n	80076a0 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800769c:	2301      	movs	r3, #1
 800769e:	e041      	b.n	8007724 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80076a0:	687b      	ldr	r3, [r7, #4]
 80076a2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80076a6:	b2db      	uxtb	r3, r3
 80076a8:	2b00      	cmp	r3, #0
 80076aa:	d106      	bne.n	80076ba <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80076ac:	687b      	ldr	r3, [r7, #4]
 80076ae:	2200      	movs	r2, #0
 80076b0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80076b4:	6878      	ldr	r0, [r7, #4]
 80076b6:	f7fa fcc7 	bl	8002048 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80076ba:	687b      	ldr	r3, [r7, #4]
 80076bc:	2202      	movs	r2, #2
 80076be:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80076c2:	687b      	ldr	r3, [r7, #4]
 80076c4:	681a      	ldr	r2, [r3, #0]
 80076c6:	687b      	ldr	r3, [r7, #4]
 80076c8:	3304      	adds	r3, #4
 80076ca:	4619      	mov	r1, r3
 80076cc:	4610      	mov	r0, r2
 80076ce:	f000 fad9 	bl	8007c84 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80076d2:	687b      	ldr	r3, [r7, #4]
 80076d4:	2201      	movs	r2, #1
 80076d6:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80076da:	687b      	ldr	r3, [r7, #4]
 80076dc:	2201      	movs	r2, #1
 80076de:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80076e2:	687b      	ldr	r3, [r7, #4]
 80076e4:	2201      	movs	r2, #1
 80076e6:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80076ea:	687b      	ldr	r3, [r7, #4]
 80076ec:	2201      	movs	r2, #1
 80076ee:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80076f2:	687b      	ldr	r3, [r7, #4]
 80076f4:	2201      	movs	r2, #1
 80076f6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80076fa:	687b      	ldr	r3, [r7, #4]
 80076fc:	2201      	movs	r2, #1
 80076fe:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8007702:	687b      	ldr	r3, [r7, #4]
 8007704:	2201      	movs	r2, #1
 8007706:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800770a:	687b      	ldr	r3, [r7, #4]
 800770c:	2201      	movs	r2, #1
 800770e:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8007712:	687b      	ldr	r3, [r7, #4]
 8007714:	2201      	movs	r2, #1
 8007716:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800771a:	687b      	ldr	r3, [r7, #4]
 800771c:	2201      	movs	r2, #1
 800771e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8007722:	2300      	movs	r3, #0
}
 8007724:	4618      	mov	r0, r3
 8007726:	3708      	adds	r7, #8
 8007728:	46bd      	mov	sp, r7
 800772a:	bd80      	pop	{r7, pc}

0800772c <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800772c:	b580      	push	{r7, lr}
 800772e:	b082      	sub	sp, #8
 8007730:	af00      	add	r7, sp, #0
 8007732:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007734:	687b      	ldr	r3, [r7, #4]
 8007736:	2b00      	cmp	r3, #0
 8007738:	d101      	bne.n	800773e <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800773a:	2301      	movs	r3, #1
 800773c:	e041      	b.n	80077c2 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800773e:	687b      	ldr	r3, [r7, #4]
 8007740:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007744:	b2db      	uxtb	r3, r3
 8007746:	2b00      	cmp	r3, #0
 8007748:	d106      	bne.n	8007758 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800774a:	687b      	ldr	r3, [r7, #4]
 800774c:	2200      	movs	r2, #0
 800774e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8007752:	6878      	ldr	r0, [r7, #4]
 8007754:	f000 f839 	bl	80077ca <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007758:	687b      	ldr	r3, [r7, #4]
 800775a:	2202      	movs	r2, #2
 800775c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007760:	687b      	ldr	r3, [r7, #4]
 8007762:	681a      	ldr	r2, [r3, #0]
 8007764:	687b      	ldr	r3, [r7, #4]
 8007766:	3304      	adds	r3, #4
 8007768:	4619      	mov	r1, r3
 800776a:	4610      	mov	r0, r2
 800776c:	f000 fa8a 	bl	8007c84 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007770:	687b      	ldr	r3, [r7, #4]
 8007772:	2201      	movs	r2, #1
 8007774:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007778:	687b      	ldr	r3, [r7, #4]
 800777a:	2201      	movs	r2, #1
 800777c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8007780:	687b      	ldr	r3, [r7, #4]
 8007782:	2201      	movs	r2, #1
 8007784:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8007788:	687b      	ldr	r3, [r7, #4]
 800778a:	2201      	movs	r2, #1
 800778c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8007790:	687b      	ldr	r3, [r7, #4]
 8007792:	2201      	movs	r2, #1
 8007794:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007798:	687b      	ldr	r3, [r7, #4]
 800779a:	2201      	movs	r2, #1
 800779c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80077a0:	687b      	ldr	r3, [r7, #4]
 80077a2:	2201      	movs	r2, #1
 80077a4:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80077a8:	687b      	ldr	r3, [r7, #4]
 80077aa:	2201      	movs	r2, #1
 80077ac:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80077b0:	687b      	ldr	r3, [r7, #4]
 80077b2:	2201      	movs	r2, #1
 80077b4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80077b8:	687b      	ldr	r3, [r7, #4]
 80077ba:	2201      	movs	r2, #1
 80077bc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80077c0:	2300      	movs	r3, #0
}
 80077c2:	4618      	mov	r0, r3
 80077c4:	3708      	adds	r7, #8
 80077c6:	46bd      	mov	sp, r7
 80077c8:	bd80      	pop	{r7, pc}

080077ca <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 80077ca:	b480      	push	{r7}
 80077cc:	b083      	sub	sp, #12
 80077ce:	af00      	add	r7, sp, #0
 80077d0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 80077d2:	bf00      	nop
 80077d4:	370c      	adds	r7, #12
 80077d6:	46bd      	mov	sp, r7
 80077d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077dc:	4770      	bx	lr
	...

080077e0 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80077e0:	b580      	push	{r7, lr}
 80077e2:	b084      	sub	sp, #16
 80077e4:	af00      	add	r7, sp, #0
 80077e6:	6078      	str	r0, [r7, #4]
 80077e8:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80077ea:	683b      	ldr	r3, [r7, #0]
 80077ec:	2b00      	cmp	r3, #0
 80077ee:	d109      	bne.n	8007804 <HAL_TIM_PWM_Start+0x24>
 80077f0:	687b      	ldr	r3, [r7, #4]
 80077f2:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80077f6:	b2db      	uxtb	r3, r3
 80077f8:	2b01      	cmp	r3, #1
 80077fa:	bf14      	ite	ne
 80077fc:	2301      	movne	r3, #1
 80077fe:	2300      	moveq	r3, #0
 8007800:	b2db      	uxtb	r3, r3
 8007802:	e022      	b.n	800784a <HAL_TIM_PWM_Start+0x6a>
 8007804:	683b      	ldr	r3, [r7, #0]
 8007806:	2b04      	cmp	r3, #4
 8007808:	d109      	bne.n	800781e <HAL_TIM_PWM_Start+0x3e>
 800780a:	687b      	ldr	r3, [r7, #4]
 800780c:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8007810:	b2db      	uxtb	r3, r3
 8007812:	2b01      	cmp	r3, #1
 8007814:	bf14      	ite	ne
 8007816:	2301      	movne	r3, #1
 8007818:	2300      	moveq	r3, #0
 800781a:	b2db      	uxtb	r3, r3
 800781c:	e015      	b.n	800784a <HAL_TIM_PWM_Start+0x6a>
 800781e:	683b      	ldr	r3, [r7, #0]
 8007820:	2b08      	cmp	r3, #8
 8007822:	d109      	bne.n	8007838 <HAL_TIM_PWM_Start+0x58>
 8007824:	687b      	ldr	r3, [r7, #4]
 8007826:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800782a:	b2db      	uxtb	r3, r3
 800782c:	2b01      	cmp	r3, #1
 800782e:	bf14      	ite	ne
 8007830:	2301      	movne	r3, #1
 8007832:	2300      	moveq	r3, #0
 8007834:	b2db      	uxtb	r3, r3
 8007836:	e008      	b.n	800784a <HAL_TIM_PWM_Start+0x6a>
 8007838:	687b      	ldr	r3, [r7, #4]
 800783a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800783e:	b2db      	uxtb	r3, r3
 8007840:	2b01      	cmp	r3, #1
 8007842:	bf14      	ite	ne
 8007844:	2301      	movne	r3, #1
 8007846:	2300      	moveq	r3, #0
 8007848:	b2db      	uxtb	r3, r3
 800784a:	2b00      	cmp	r3, #0
 800784c:	d001      	beq.n	8007852 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 800784e:	2301      	movs	r3, #1
 8007850:	e07c      	b.n	800794c <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8007852:	683b      	ldr	r3, [r7, #0]
 8007854:	2b00      	cmp	r3, #0
 8007856:	d104      	bne.n	8007862 <HAL_TIM_PWM_Start+0x82>
 8007858:	687b      	ldr	r3, [r7, #4]
 800785a:	2202      	movs	r2, #2
 800785c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8007860:	e013      	b.n	800788a <HAL_TIM_PWM_Start+0xaa>
 8007862:	683b      	ldr	r3, [r7, #0]
 8007864:	2b04      	cmp	r3, #4
 8007866:	d104      	bne.n	8007872 <HAL_TIM_PWM_Start+0x92>
 8007868:	687b      	ldr	r3, [r7, #4]
 800786a:	2202      	movs	r2, #2
 800786c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8007870:	e00b      	b.n	800788a <HAL_TIM_PWM_Start+0xaa>
 8007872:	683b      	ldr	r3, [r7, #0]
 8007874:	2b08      	cmp	r3, #8
 8007876:	d104      	bne.n	8007882 <HAL_TIM_PWM_Start+0xa2>
 8007878:	687b      	ldr	r3, [r7, #4]
 800787a:	2202      	movs	r2, #2
 800787c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8007880:	e003      	b.n	800788a <HAL_TIM_PWM_Start+0xaa>
 8007882:	687b      	ldr	r3, [r7, #4]
 8007884:	2202      	movs	r2, #2
 8007886:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800788a:	687b      	ldr	r3, [r7, #4]
 800788c:	681b      	ldr	r3, [r3, #0]
 800788e:	2201      	movs	r2, #1
 8007890:	6839      	ldr	r1, [r7, #0]
 8007892:	4618      	mov	r0, r3
 8007894:	f000 fcec 	bl	8008270 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8007898:	687b      	ldr	r3, [r7, #4]
 800789a:	681b      	ldr	r3, [r3, #0]
 800789c:	4a2d      	ldr	r2, [pc, #180]	@ (8007954 <HAL_TIM_PWM_Start+0x174>)
 800789e:	4293      	cmp	r3, r2
 80078a0:	d004      	beq.n	80078ac <HAL_TIM_PWM_Start+0xcc>
 80078a2:	687b      	ldr	r3, [r7, #4]
 80078a4:	681b      	ldr	r3, [r3, #0]
 80078a6:	4a2c      	ldr	r2, [pc, #176]	@ (8007958 <HAL_TIM_PWM_Start+0x178>)
 80078a8:	4293      	cmp	r3, r2
 80078aa:	d101      	bne.n	80078b0 <HAL_TIM_PWM_Start+0xd0>
 80078ac:	2301      	movs	r3, #1
 80078ae:	e000      	b.n	80078b2 <HAL_TIM_PWM_Start+0xd2>
 80078b0:	2300      	movs	r3, #0
 80078b2:	2b00      	cmp	r3, #0
 80078b4:	d007      	beq.n	80078c6 <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80078b6:	687b      	ldr	r3, [r7, #4]
 80078b8:	681b      	ldr	r3, [r3, #0]
 80078ba:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80078bc:	687b      	ldr	r3, [r7, #4]
 80078be:	681b      	ldr	r3, [r3, #0]
 80078c0:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80078c4:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80078c6:	687b      	ldr	r3, [r7, #4]
 80078c8:	681b      	ldr	r3, [r3, #0]
 80078ca:	4a22      	ldr	r2, [pc, #136]	@ (8007954 <HAL_TIM_PWM_Start+0x174>)
 80078cc:	4293      	cmp	r3, r2
 80078ce:	d022      	beq.n	8007916 <HAL_TIM_PWM_Start+0x136>
 80078d0:	687b      	ldr	r3, [r7, #4]
 80078d2:	681b      	ldr	r3, [r3, #0]
 80078d4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80078d8:	d01d      	beq.n	8007916 <HAL_TIM_PWM_Start+0x136>
 80078da:	687b      	ldr	r3, [r7, #4]
 80078dc:	681b      	ldr	r3, [r3, #0]
 80078de:	4a1f      	ldr	r2, [pc, #124]	@ (800795c <HAL_TIM_PWM_Start+0x17c>)
 80078e0:	4293      	cmp	r3, r2
 80078e2:	d018      	beq.n	8007916 <HAL_TIM_PWM_Start+0x136>
 80078e4:	687b      	ldr	r3, [r7, #4]
 80078e6:	681b      	ldr	r3, [r3, #0]
 80078e8:	4a1d      	ldr	r2, [pc, #116]	@ (8007960 <HAL_TIM_PWM_Start+0x180>)
 80078ea:	4293      	cmp	r3, r2
 80078ec:	d013      	beq.n	8007916 <HAL_TIM_PWM_Start+0x136>
 80078ee:	687b      	ldr	r3, [r7, #4]
 80078f0:	681b      	ldr	r3, [r3, #0]
 80078f2:	4a1c      	ldr	r2, [pc, #112]	@ (8007964 <HAL_TIM_PWM_Start+0x184>)
 80078f4:	4293      	cmp	r3, r2
 80078f6:	d00e      	beq.n	8007916 <HAL_TIM_PWM_Start+0x136>
 80078f8:	687b      	ldr	r3, [r7, #4]
 80078fa:	681b      	ldr	r3, [r3, #0]
 80078fc:	4a16      	ldr	r2, [pc, #88]	@ (8007958 <HAL_TIM_PWM_Start+0x178>)
 80078fe:	4293      	cmp	r3, r2
 8007900:	d009      	beq.n	8007916 <HAL_TIM_PWM_Start+0x136>
 8007902:	687b      	ldr	r3, [r7, #4]
 8007904:	681b      	ldr	r3, [r3, #0]
 8007906:	4a18      	ldr	r2, [pc, #96]	@ (8007968 <HAL_TIM_PWM_Start+0x188>)
 8007908:	4293      	cmp	r3, r2
 800790a:	d004      	beq.n	8007916 <HAL_TIM_PWM_Start+0x136>
 800790c:	687b      	ldr	r3, [r7, #4]
 800790e:	681b      	ldr	r3, [r3, #0]
 8007910:	4a16      	ldr	r2, [pc, #88]	@ (800796c <HAL_TIM_PWM_Start+0x18c>)
 8007912:	4293      	cmp	r3, r2
 8007914:	d111      	bne.n	800793a <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007916:	687b      	ldr	r3, [r7, #4]
 8007918:	681b      	ldr	r3, [r3, #0]
 800791a:	689b      	ldr	r3, [r3, #8]
 800791c:	f003 0307 	and.w	r3, r3, #7
 8007920:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007922:	68fb      	ldr	r3, [r7, #12]
 8007924:	2b06      	cmp	r3, #6
 8007926:	d010      	beq.n	800794a <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 8007928:	687b      	ldr	r3, [r7, #4]
 800792a:	681b      	ldr	r3, [r3, #0]
 800792c:	681a      	ldr	r2, [r3, #0]
 800792e:	687b      	ldr	r3, [r7, #4]
 8007930:	681b      	ldr	r3, [r3, #0]
 8007932:	f042 0201 	orr.w	r2, r2, #1
 8007936:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007938:	e007      	b.n	800794a <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800793a:	687b      	ldr	r3, [r7, #4]
 800793c:	681b      	ldr	r3, [r3, #0]
 800793e:	681a      	ldr	r2, [r3, #0]
 8007940:	687b      	ldr	r3, [r7, #4]
 8007942:	681b      	ldr	r3, [r3, #0]
 8007944:	f042 0201 	orr.w	r2, r2, #1
 8007948:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800794a:	2300      	movs	r3, #0
}
 800794c:	4618      	mov	r0, r3
 800794e:	3710      	adds	r7, #16
 8007950:	46bd      	mov	sp, r7
 8007952:	bd80      	pop	{r7, pc}
 8007954:	40010000 	.word	0x40010000
 8007958:	40010400 	.word	0x40010400
 800795c:	40000400 	.word	0x40000400
 8007960:	40000800 	.word	0x40000800
 8007964:	40000c00 	.word	0x40000c00
 8007968:	40014000 	.word	0x40014000
 800796c:	40001800 	.word	0x40001800

08007970 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8007970:	b580      	push	{r7, lr}
 8007972:	b086      	sub	sp, #24
 8007974:	af00      	add	r7, sp, #0
 8007976:	60f8      	str	r0, [r7, #12]
 8007978:	60b9      	str	r1, [r7, #8]
 800797a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800797c:	2300      	movs	r3, #0
 800797e:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8007980:	68fb      	ldr	r3, [r7, #12]
 8007982:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8007986:	2b01      	cmp	r3, #1
 8007988:	d101      	bne.n	800798e <HAL_TIM_PWM_ConfigChannel+0x1e>
 800798a:	2302      	movs	r3, #2
 800798c:	e0ae      	b.n	8007aec <HAL_TIM_PWM_ConfigChannel+0x17c>
 800798e:	68fb      	ldr	r3, [r7, #12]
 8007990:	2201      	movs	r2, #1
 8007992:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8007996:	687b      	ldr	r3, [r7, #4]
 8007998:	2b0c      	cmp	r3, #12
 800799a:	f200 809f 	bhi.w	8007adc <HAL_TIM_PWM_ConfigChannel+0x16c>
 800799e:	a201      	add	r2, pc, #4	@ (adr r2, 80079a4 <HAL_TIM_PWM_ConfigChannel+0x34>)
 80079a0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80079a4:	080079d9 	.word	0x080079d9
 80079a8:	08007add 	.word	0x08007add
 80079ac:	08007add 	.word	0x08007add
 80079b0:	08007add 	.word	0x08007add
 80079b4:	08007a19 	.word	0x08007a19
 80079b8:	08007add 	.word	0x08007add
 80079bc:	08007add 	.word	0x08007add
 80079c0:	08007add 	.word	0x08007add
 80079c4:	08007a5b 	.word	0x08007a5b
 80079c8:	08007add 	.word	0x08007add
 80079cc:	08007add 	.word	0x08007add
 80079d0:	08007add 	.word	0x08007add
 80079d4:	08007a9b 	.word	0x08007a9b
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80079d8:	68fb      	ldr	r3, [r7, #12]
 80079da:	681b      	ldr	r3, [r3, #0]
 80079dc:	68b9      	ldr	r1, [r7, #8]
 80079de:	4618      	mov	r0, r3
 80079e0:	f000 f9fc 	bl	8007ddc <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80079e4:	68fb      	ldr	r3, [r7, #12]
 80079e6:	681b      	ldr	r3, [r3, #0]
 80079e8:	699a      	ldr	r2, [r3, #24]
 80079ea:	68fb      	ldr	r3, [r7, #12]
 80079ec:	681b      	ldr	r3, [r3, #0]
 80079ee:	f042 0208 	orr.w	r2, r2, #8
 80079f2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80079f4:	68fb      	ldr	r3, [r7, #12]
 80079f6:	681b      	ldr	r3, [r3, #0]
 80079f8:	699a      	ldr	r2, [r3, #24]
 80079fa:	68fb      	ldr	r3, [r7, #12]
 80079fc:	681b      	ldr	r3, [r3, #0]
 80079fe:	f022 0204 	bic.w	r2, r2, #4
 8007a02:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8007a04:	68fb      	ldr	r3, [r7, #12]
 8007a06:	681b      	ldr	r3, [r3, #0]
 8007a08:	6999      	ldr	r1, [r3, #24]
 8007a0a:	68bb      	ldr	r3, [r7, #8]
 8007a0c:	691a      	ldr	r2, [r3, #16]
 8007a0e:	68fb      	ldr	r3, [r7, #12]
 8007a10:	681b      	ldr	r3, [r3, #0]
 8007a12:	430a      	orrs	r2, r1
 8007a14:	619a      	str	r2, [r3, #24]
      break;
 8007a16:	e064      	b.n	8007ae2 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8007a18:	68fb      	ldr	r3, [r7, #12]
 8007a1a:	681b      	ldr	r3, [r3, #0]
 8007a1c:	68b9      	ldr	r1, [r7, #8]
 8007a1e:	4618      	mov	r0, r3
 8007a20:	f000 fa4c 	bl	8007ebc <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8007a24:	68fb      	ldr	r3, [r7, #12]
 8007a26:	681b      	ldr	r3, [r3, #0]
 8007a28:	699a      	ldr	r2, [r3, #24]
 8007a2a:	68fb      	ldr	r3, [r7, #12]
 8007a2c:	681b      	ldr	r3, [r3, #0]
 8007a2e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8007a32:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8007a34:	68fb      	ldr	r3, [r7, #12]
 8007a36:	681b      	ldr	r3, [r3, #0]
 8007a38:	699a      	ldr	r2, [r3, #24]
 8007a3a:	68fb      	ldr	r3, [r7, #12]
 8007a3c:	681b      	ldr	r3, [r3, #0]
 8007a3e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8007a42:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8007a44:	68fb      	ldr	r3, [r7, #12]
 8007a46:	681b      	ldr	r3, [r3, #0]
 8007a48:	6999      	ldr	r1, [r3, #24]
 8007a4a:	68bb      	ldr	r3, [r7, #8]
 8007a4c:	691b      	ldr	r3, [r3, #16]
 8007a4e:	021a      	lsls	r2, r3, #8
 8007a50:	68fb      	ldr	r3, [r7, #12]
 8007a52:	681b      	ldr	r3, [r3, #0]
 8007a54:	430a      	orrs	r2, r1
 8007a56:	619a      	str	r2, [r3, #24]
      break;
 8007a58:	e043      	b.n	8007ae2 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8007a5a:	68fb      	ldr	r3, [r7, #12]
 8007a5c:	681b      	ldr	r3, [r3, #0]
 8007a5e:	68b9      	ldr	r1, [r7, #8]
 8007a60:	4618      	mov	r0, r3
 8007a62:	f000 faa1 	bl	8007fa8 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8007a66:	68fb      	ldr	r3, [r7, #12]
 8007a68:	681b      	ldr	r3, [r3, #0]
 8007a6a:	69da      	ldr	r2, [r3, #28]
 8007a6c:	68fb      	ldr	r3, [r7, #12]
 8007a6e:	681b      	ldr	r3, [r3, #0]
 8007a70:	f042 0208 	orr.w	r2, r2, #8
 8007a74:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8007a76:	68fb      	ldr	r3, [r7, #12]
 8007a78:	681b      	ldr	r3, [r3, #0]
 8007a7a:	69da      	ldr	r2, [r3, #28]
 8007a7c:	68fb      	ldr	r3, [r7, #12]
 8007a7e:	681b      	ldr	r3, [r3, #0]
 8007a80:	f022 0204 	bic.w	r2, r2, #4
 8007a84:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8007a86:	68fb      	ldr	r3, [r7, #12]
 8007a88:	681b      	ldr	r3, [r3, #0]
 8007a8a:	69d9      	ldr	r1, [r3, #28]
 8007a8c:	68bb      	ldr	r3, [r7, #8]
 8007a8e:	691a      	ldr	r2, [r3, #16]
 8007a90:	68fb      	ldr	r3, [r7, #12]
 8007a92:	681b      	ldr	r3, [r3, #0]
 8007a94:	430a      	orrs	r2, r1
 8007a96:	61da      	str	r2, [r3, #28]
      break;
 8007a98:	e023      	b.n	8007ae2 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8007a9a:	68fb      	ldr	r3, [r7, #12]
 8007a9c:	681b      	ldr	r3, [r3, #0]
 8007a9e:	68b9      	ldr	r1, [r7, #8]
 8007aa0:	4618      	mov	r0, r3
 8007aa2:	f000 faf5 	bl	8008090 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8007aa6:	68fb      	ldr	r3, [r7, #12]
 8007aa8:	681b      	ldr	r3, [r3, #0]
 8007aaa:	69da      	ldr	r2, [r3, #28]
 8007aac:	68fb      	ldr	r3, [r7, #12]
 8007aae:	681b      	ldr	r3, [r3, #0]
 8007ab0:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8007ab4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8007ab6:	68fb      	ldr	r3, [r7, #12]
 8007ab8:	681b      	ldr	r3, [r3, #0]
 8007aba:	69da      	ldr	r2, [r3, #28]
 8007abc:	68fb      	ldr	r3, [r7, #12]
 8007abe:	681b      	ldr	r3, [r3, #0]
 8007ac0:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8007ac4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8007ac6:	68fb      	ldr	r3, [r7, #12]
 8007ac8:	681b      	ldr	r3, [r3, #0]
 8007aca:	69d9      	ldr	r1, [r3, #28]
 8007acc:	68bb      	ldr	r3, [r7, #8]
 8007ace:	691b      	ldr	r3, [r3, #16]
 8007ad0:	021a      	lsls	r2, r3, #8
 8007ad2:	68fb      	ldr	r3, [r7, #12]
 8007ad4:	681b      	ldr	r3, [r3, #0]
 8007ad6:	430a      	orrs	r2, r1
 8007ad8:	61da      	str	r2, [r3, #28]
      break;
 8007ada:	e002      	b.n	8007ae2 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8007adc:	2301      	movs	r3, #1
 8007ade:	75fb      	strb	r3, [r7, #23]
      break;
 8007ae0:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8007ae2:	68fb      	ldr	r3, [r7, #12]
 8007ae4:	2200      	movs	r2, #0
 8007ae6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8007aea:	7dfb      	ldrb	r3, [r7, #23]
}
 8007aec:	4618      	mov	r0, r3
 8007aee:	3718      	adds	r7, #24
 8007af0:	46bd      	mov	sp, r7
 8007af2:	bd80      	pop	{r7, pc}

08007af4 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8007af4:	b580      	push	{r7, lr}
 8007af6:	b084      	sub	sp, #16
 8007af8:	af00      	add	r7, sp, #0
 8007afa:	6078      	str	r0, [r7, #4]
 8007afc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8007afe:	2300      	movs	r3, #0
 8007b00:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8007b02:	687b      	ldr	r3, [r7, #4]
 8007b04:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8007b08:	2b01      	cmp	r3, #1
 8007b0a:	d101      	bne.n	8007b10 <HAL_TIM_ConfigClockSource+0x1c>
 8007b0c:	2302      	movs	r3, #2
 8007b0e:	e0b4      	b.n	8007c7a <HAL_TIM_ConfigClockSource+0x186>
 8007b10:	687b      	ldr	r3, [r7, #4]
 8007b12:	2201      	movs	r2, #1
 8007b14:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8007b18:	687b      	ldr	r3, [r7, #4]
 8007b1a:	2202      	movs	r2, #2
 8007b1c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8007b20:	687b      	ldr	r3, [r7, #4]
 8007b22:	681b      	ldr	r3, [r3, #0]
 8007b24:	689b      	ldr	r3, [r3, #8]
 8007b26:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8007b28:	68bb      	ldr	r3, [r7, #8]
 8007b2a:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8007b2e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007b30:	68bb      	ldr	r3, [r7, #8]
 8007b32:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8007b36:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8007b38:	687b      	ldr	r3, [r7, #4]
 8007b3a:	681b      	ldr	r3, [r3, #0]
 8007b3c:	68ba      	ldr	r2, [r7, #8]
 8007b3e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8007b40:	683b      	ldr	r3, [r7, #0]
 8007b42:	681b      	ldr	r3, [r3, #0]
 8007b44:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007b48:	d03e      	beq.n	8007bc8 <HAL_TIM_ConfigClockSource+0xd4>
 8007b4a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007b4e:	f200 8087 	bhi.w	8007c60 <HAL_TIM_ConfigClockSource+0x16c>
 8007b52:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007b56:	f000 8086 	beq.w	8007c66 <HAL_TIM_ConfigClockSource+0x172>
 8007b5a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007b5e:	d87f      	bhi.n	8007c60 <HAL_TIM_ConfigClockSource+0x16c>
 8007b60:	2b70      	cmp	r3, #112	@ 0x70
 8007b62:	d01a      	beq.n	8007b9a <HAL_TIM_ConfigClockSource+0xa6>
 8007b64:	2b70      	cmp	r3, #112	@ 0x70
 8007b66:	d87b      	bhi.n	8007c60 <HAL_TIM_ConfigClockSource+0x16c>
 8007b68:	2b60      	cmp	r3, #96	@ 0x60
 8007b6a:	d050      	beq.n	8007c0e <HAL_TIM_ConfigClockSource+0x11a>
 8007b6c:	2b60      	cmp	r3, #96	@ 0x60
 8007b6e:	d877      	bhi.n	8007c60 <HAL_TIM_ConfigClockSource+0x16c>
 8007b70:	2b50      	cmp	r3, #80	@ 0x50
 8007b72:	d03c      	beq.n	8007bee <HAL_TIM_ConfigClockSource+0xfa>
 8007b74:	2b50      	cmp	r3, #80	@ 0x50
 8007b76:	d873      	bhi.n	8007c60 <HAL_TIM_ConfigClockSource+0x16c>
 8007b78:	2b40      	cmp	r3, #64	@ 0x40
 8007b7a:	d058      	beq.n	8007c2e <HAL_TIM_ConfigClockSource+0x13a>
 8007b7c:	2b40      	cmp	r3, #64	@ 0x40
 8007b7e:	d86f      	bhi.n	8007c60 <HAL_TIM_ConfigClockSource+0x16c>
 8007b80:	2b30      	cmp	r3, #48	@ 0x30
 8007b82:	d064      	beq.n	8007c4e <HAL_TIM_ConfigClockSource+0x15a>
 8007b84:	2b30      	cmp	r3, #48	@ 0x30
 8007b86:	d86b      	bhi.n	8007c60 <HAL_TIM_ConfigClockSource+0x16c>
 8007b88:	2b20      	cmp	r3, #32
 8007b8a:	d060      	beq.n	8007c4e <HAL_TIM_ConfigClockSource+0x15a>
 8007b8c:	2b20      	cmp	r3, #32
 8007b8e:	d867      	bhi.n	8007c60 <HAL_TIM_ConfigClockSource+0x16c>
 8007b90:	2b00      	cmp	r3, #0
 8007b92:	d05c      	beq.n	8007c4e <HAL_TIM_ConfigClockSource+0x15a>
 8007b94:	2b10      	cmp	r3, #16
 8007b96:	d05a      	beq.n	8007c4e <HAL_TIM_ConfigClockSource+0x15a>
 8007b98:	e062      	b.n	8007c60 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8007b9a:	687b      	ldr	r3, [r7, #4]
 8007b9c:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8007b9e:	683b      	ldr	r3, [r7, #0]
 8007ba0:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8007ba2:	683b      	ldr	r3, [r7, #0]
 8007ba4:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8007ba6:	683b      	ldr	r3, [r7, #0]
 8007ba8:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8007baa:	f000 fb41 	bl	8008230 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8007bae:	687b      	ldr	r3, [r7, #4]
 8007bb0:	681b      	ldr	r3, [r3, #0]
 8007bb2:	689b      	ldr	r3, [r3, #8]
 8007bb4:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8007bb6:	68bb      	ldr	r3, [r7, #8]
 8007bb8:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8007bbc:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8007bbe:	687b      	ldr	r3, [r7, #4]
 8007bc0:	681b      	ldr	r3, [r3, #0]
 8007bc2:	68ba      	ldr	r2, [r7, #8]
 8007bc4:	609a      	str	r2, [r3, #8]
      break;
 8007bc6:	e04f      	b.n	8007c68 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8007bc8:	687b      	ldr	r3, [r7, #4]
 8007bca:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8007bcc:	683b      	ldr	r3, [r7, #0]
 8007bce:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8007bd0:	683b      	ldr	r3, [r7, #0]
 8007bd2:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8007bd4:	683b      	ldr	r3, [r7, #0]
 8007bd6:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8007bd8:	f000 fb2a 	bl	8008230 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8007bdc:	687b      	ldr	r3, [r7, #4]
 8007bde:	681b      	ldr	r3, [r3, #0]
 8007be0:	689a      	ldr	r2, [r3, #8]
 8007be2:	687b      	ldr	r3, [r7, #4]
 8007be4:	681b      	ldr	r3, [r3, #0]
 8007be6:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8007bea:	609a      	str	r2, [r3, #8]
      break;
 8007bec:	e03c      	b.n	8007c68 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8007bee:	687b      	ldr	r3, [r7, #4]
 8007bf0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8007bf2:	683b      	ldr	r3, [r7, #0]
 8007bf4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8007bf6:	683b      	ldr	r3, [r7, #0]
 8007bf8:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8007bfa:	461a      	mov	r2, r3
 8007bfc:	f000 fa9e 	bl	800813c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8007c00:	687b      	ldr	r3, [r7, #4]
 8007c02:	681b      	ldr	r3, [r3, #0]
 8007c04:	2150      	movs	r1, #80	@ 0x50
 8007c06:	4618      	mov	r0, r3
 8007c08:	f000 faf7 	bl	80081fa <TIM_ITRx_SetConfig>
      break;
 8007c0c:	e02c      	b.n	8007c68 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8007c0e:	687b      	ldr	r3, [r7, #4]
 8007c10:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8007c12:	683b      	ldr	r3, [r7, #0]
 8007c14:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8007c16:	683b      	ldr	r3, [r7, #0]
 8007c18:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8007c1a:	461a      	mov	r2, r3
 8007c1c:	f000 fabd 	bl	800819a <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8007c20:	687b      	ldr	r3, [r7, #4]
 8007c22:	681b      	ldr	r3, [r3, #0]
 8007c24:	2160      	movs	r1, #96	@ 0x60
 8007c26:	4618      	mov	r0, r3
 8007c28:	f000 fae7 	bl	80081fa <TIM_ITRx_SetConfig>
      break;
 8007c2c:	e01c      	b.n	8007c68 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8007c2e:	687b      	ldr	r3, [r7, #4]
 8007c30:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8007c32:	683b      	ldr	r3, [r7, #0]
 8007c34:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8007c36:	683b      	ldr	r3, [r7, #0]
 8007c38:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8007c3a:	461a      	mov	r2, r3
 8007c3c:	f000 fa7e 	bl	800813c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8007c40:	687b      	ldr	r3, [r7, #4]
 8007c42:	681b      	ldr	r3, [r3, #0]
 8007c44:	2140      	movs	r1, #64	@ 0x40
 8007c46:	4618      	mov	r0, r3
 8007c48:	f000 fad7 	bl	80081fa <TIM_ITRx_SetConfig>
      break;
 8007c4c:	e00c      	b.n	8007c68 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8007c4e:	687b      	ldr	r3, [r7, #4]
 8007c50:	681a      	ldr	r2, [r3, #0]
 8007c52:	683b      	ldr	r3, [r7, #0]
 8007c54:	681b      	ldr	r3, [r3, #0]
 8007c56:	4619      	mov	r1, r3
 8007c58:	4610      	mov	r0, r2
 8007c5a:	f000 face 	bl	80081fa <TIM_ITRx_SetConfig>
      break;
 8007c5e:	e003      	b.n	8007c68 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8007c60:	2301      	movs	r3, #1
 8007c62:	73fb      	strb	r3, [r7, #15]
      break;
 8007c64:	e000      	b.n	8007c68 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8007c66:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8007c68:	687b      	ldr	r3, [r7, #4]
 8007c6a:	2201      	movs	r2, #1
 8007c6c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8007c70:	687b      	ldr	r3, [r7, #4]
 8007c72:	2200      	movs	r2, #0
 8007c74:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8007c78:	7bfb      	ldrb	r3, [r7, #15]
}
 8007c7a:	4618      	mov	r0, r3
 8007c7c:	3710      	adds	r7, #16
 8007c7e:	46bd      	mov	sp, r7
 8007c80:	bd80      	pop	{r7, pc}
	...

08007c84 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8007c84:	b480      	push	{r7}
 8007c86:	b085      	sub	sp, #20
 8007c88:	af00      	add	r7, sp, #0
 8007c8a:	6078      	str	r0, [r7, #4]
 8007c8c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8007c8e:	687b      	ldr	r3, [r7, #4]
 8007c90:	681b      	ldr	r3, [r3, #0]
 8007c92:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8007c94:	687b      	ldr	r3, [r7, #4]
 8007c96:	4a46      	ldr	r2, [pc, #280]	@ (8007db0 <TIM_Base_SetConfig+0x12c>)
 8007c98:	4293      	cmp	r3, r2
 8007c9a:	d013      	beq.n	8007cc4 <TIM_Base_SetConfig+0x40>
 8007c9c:	687b      	ldr	r3, [r7, #4]
 8007c9e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007ca2:	d00f      	beq.n	8007cc4 <TIM_Base_SetConfig+0x40>
 8007ca4:	687b      	ldr	r3, [r7, #4]
 8007ca6:	4a43      	ldr	r2, [pc, #268]	@ (8007db4 <TIM_Base_SetConfig+0x130>)
 8007ca8:	4293      	cmp	r3, r2
 8007caa:	d00b      	beq.n	8007cc4 <TIM_Base_SetConfig+0x40>
 8007cac:	687b      	ldr	r3, [r7, #4]
 8007cae:	4a42      	ldr	r2, [pc, #264]	@ (8007db8 <TIM_Base_SetConfig+0x134>)
 8007cb0:	4293      	cmp	r3, r2
 8007cb2:	d007      	beq.n	8007cc4 <TIM_Base_SetConfig+0x40>
 8007cb4:	687b      	ldr	r3, [r7, #4]
 8007cb6:	4a41      	ldr	r2, [pc, #260]	@ (8007dbc <TIM_Base_SetConfig+0x138>)
 8007cb8:	4293      	cmp	r3, r2
 8007cba:	d003      	beq.n	8007cc4 <TIM_Base_SetConfig+0x40>
 8007cbc:	687b      	ldr	r3, [r7, #4]
 8007cbe:	4a40      	ldr	r2, [pc, #256]	@ (8007dc0 <TIM_Base_SetConfig+0x13c>)
 8007cc0:	4293      	cmp	r3, r2
 8007cc2:	d108      	bne.n	8007cd6 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8007cc4:	68fb      	ldr	r3, [r7, #12]
 8007cc6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007cca:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8007ccc:	683b      	ldr	r3, [r7, #0]
 8007cce:	685b      	ldr	r3, [r3, #4]
 8007cd0:	68fa      	ldr	r2, [r7, #12]
 8007cd2:	4313      	orrs	r3, r2
 8007cd4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8007cd6:	687b      	ldr	r3, [r7, #4]
 8007cd8:	4a35      	ldr	r2, [pc, #212]	@ (8007db0 <TIM_Base_SetConfig+0x12c>)
 8007cda:	4293      	cmp	r3, r2
 8007cdc:	d02b      	beq.n	8007d36 <TIM_Base_SetConfig+0xb2>
 8007cde:	687b      	ldr	r3, [r7, #4]
 8007ce0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007ce4:	d027      	beq.n	8007d36 <TIM_Base_SetConfig+0xb2>
 8007ce6:	687b      	ldr	r3, [r7, #4]
 8007ce8:	4a32      	ldr	r2, [pc, #200]	@ (8007db4 <TIM_Base_SetConfig+0x130>)
 8007cea:	4293      	cmp	r3, r2
 8007cec:	d023      	beq.n	8007d36 <TIM_Base_SetConfig+0xb2>
 8007cee:	687b      	ldr	r3, [r7, #4]
 8007cf0:	4a31      	ldr	r2, [pc, #196]	@ (8007db8 <TIM_Base_SetConfig+0x134>)
 8007cf2:	4293      	cmp	r3, r2
 8007cf4:	d01f      	beq.n	8007d36 <TIM_Base_SetConfig+0xb2>
 8007cf6:	687b      	ldr	r3, [r7, #4]
 8007cf8:	4a30      	ldr	r2, [pc, #192]	@ (8007dbc <TIM_Base_SetConfig+0x138>)
 8007cfa:	4293      	cmp	r3, r2
 8007cfc:	d01b      	beq.n	8007d36 <TIM_Base_SetConfig+0xb2>
 8007cfe:	687b      	ldr	r3, [r7, #4]
 8007d00:	4a2f      	ldr	r2, [pc, #188]	@ (8007dc0 <TIM_Base_SetConfig+0x13c>)
 8007d02:	4293      	cmp	r3, r2
 8007d04:	d017      	beq.n	8007d36 <TIM_Base_SetConfig+0xb2>
 8007d06:	687b      	ldr	r3, [r7, #4]
 8007d08:	4a2e      	ldr	r2, [pc, #184]	@ (8007dc4 <TIM_Base_SetConfig+0x140>)
 8007d0a:	4293      	cmp	r3, r2
 8007d0c:	d013      	beq.n	8007d36 <TIM_Base_SetConfig+0xb2>
 8007d0e:	687b      	ldr	r3, [r7, #4]
 8007d10:	4a2d      	ldr	r2, [pc, #180]	@ (8007dc8 <TIM_Base_SetConfig+0x144>)
 8007d12:	4293      	cmp	r3, r2
 8007d14:	d00f      	beq.n	8007d36 <TIM_Base_SetConfig+0xb2>
 8007d16:	687b      	ldr	r3, [r7, #4]
 8007d18:	4a2c      	ldr	r2, [pc, #176]	@ (8007dcc <TIM_Base_SetConfig+0x148>)
 8007d1a:	4293      	cmp	r3, r2
 8007d1c:	d00b      	beq.n	8007d36 <TIM_Base_SetConfig+0xb2>
 8007d1e:	687b      	ldr	r3, [r7, #4]
 8007d20:	4a2b      	ldr	r2, [pc, #172]	@ (8007dd0 <TIM_Base_SetConfig+0x14c>)
 8007d22:	4293      	cmp	r3, r2
 8007d24:	d007      	beq.n	8007d36 <TIM_Base_SetConfig+0xb2>
 8007d26:	687b      	ldr	r3, [r7, #4]
 8007d28:	4a2a      	ldr	r2, [pc, #168]	@ (8007dd4 <TIM_Base_SetConfig+0x150>)
 8007d2a:	4293      	cmp	r3, r2
 8007d2c:	d003      	beq.n	8007d36 <TIM_Base_SetConfig+0xb2>
 8007d2e:	687b      	ldr	r3, [r7, #4]
 8007d30:	4a29      	ldr	r2, [pc, #164]	@ (8007dd8 <TIM_Base_SetConfig+0x154>)
 8007d32:	4293      	cmp	r3, r2
 8007d34:	d108      	bne.n	8007d48 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8007d36:	68fb      	ldr	r3, [r7, #12]
 8007d38:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007d3c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8007d3e:	683b      	ldr	r3, [r7, #0]
 8007d40:	68db      	ldr	r3, [r3, #12]
 8007d42:	68fa      	ldr	r2, [r7, #12]
 8007d44:	4313      	orrs	r3, r2
 8007d46:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007d48:	68fb      	ldr	r3, [r7, #12]
 8007d4a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8007d4e:	683b      	ldr	r3, [r7, #0]
 8007d50:	695b      	ldr	r3, [r3, #20]
 8007d52:	4313      	orrs	r3, r2
 8007d54:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8007d56:	687b      	ldr	r3, [r7, #4]
 8007d58:	68fa      	ldr	r2, [r7, #12]
 8007d5a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8007d5c:	683b      	ldr	r3, [r7, #0]
 8007d5e:	689a      	ldr	r2, [r3, #8]
 8007d60:	687b      	ldr	r3, [r7, #4]
 8007d62:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8007d64:	683b      	ldr	r3, [r7, #0]
 8007d66:	681a      	ldr	r2, [r3, #0]
 8007d68:	687b      	ldr	r3, [r7, #4]
 8007d6a:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8007d6c:	687b      	ldr	r3, [r7, #4]
 8007d6e:	4a10      	ldr	r2, [pc, #64]	@ (8007db0 <TIM_Base_SetConfig+0x12c>)
 8007d70:	4293      	cmp	r3, r2
 8007d72:	d003      	beq.n	8007d7c <TIM_Base_SetConfig+0xf8>
 8007d74:	687b      	ldr	r3, [r7, #4]
 8007d76:	4a12      	ldr	r2, [pc, #72]	@ (8007dc0 <TIM_Base_SetConfig+0x13c>)
 8007d78:	4293      	cmp	r3, r2
 8007d7a:	d103      	bne.n	8007d84 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8007d7c:	683b      	ldr	r3, [r7, #0]
 8007d7e:	691a      	ldr	r2, [r3, #16]
 8007d80:	687b      	ldr	r3, [r7, #4]
 8007d82:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8007d84:	687b      	ldr	r3, [r7, #4]
 8007d86:	2201      	movs	r2, #1
 8007d88:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8007d8a:	687b      	ldr	r3, [r7, #4]
 8007d8c:	691b      	ldr	r3, [r3, #16]
 8007d8e:	f003 0301 	and.w	r3, r3, #1
 8007d92:	2b01      	cmp	r3, #1
 8007d94:	d105      	bne.n	8007da2 <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8007d96:	687b      	ldr	r3, [r7, #4]
 8007d98:	691b      	ldr	r3, [r3, #16]
 8007d9a:	f023 0201 	bic.w	r2, r3, #1
 8007d9e:	687b      	ldr	r3, [r7, #4]
 8007da0:	611a      	str	r2, [r3, #16]
  }
}
 8007da2:	bf00      	nop
 8007da4:	3714      	adds	r7, #20
 8007da6:	46bd      	mov	sp, r7
 8007da8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007dac:	4770      	bx	lr
 8007dae:	bf00      	nop
 8007db0:	40010000 	.word	0x40010000
 8007db4:	40000400 	.word	0x40000400
 8007db8:	40000800 	.word	0x40000800
 8007dbc:	40000c00 	.word	0x40000c00
 8007dc0:	40010400 	.word	0x40010400
 8007dc4:	40014000 	.word	0x40014000
 8007dc8:	40014400 	.word	0x40014400
 8007dcc:	40014800 	.word	0x40014800
 8007dd0:	40001800 	.word	0x40001800
 8007dd4:	40001c00 	.word	0x40001c00
 8007dd8:	40002000 	.word	0x40002000

08007ddc <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8007ddc:	b480      	push	{r7}
 8007dde:	b087      	sub	sp, #28
 8007de0:	af00      	add	r7, sp, #0
 8007de2:	6078      	str	r0, [r7, #4]
 8007de4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007de6:	687b      	ldr	r3, [r7, #4]
 8007de8:	6a1b      	ldr	r3, [r3, #32]
 8007dea:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007dec:	687b      	ldr	r3, [r7, #4]
 8007dee:	6a1b      	ldr	r3, [r3, #32]
 8007df0:	f023 0201 	bic.w	r2, r3, #1
 8007df4:	687b      	ldr	r3, [r7, #4]
 8007df6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007df8:	687b      	ldr	r3, [r7, #4]
 8007dfa:	685b      	ldr	r3, [r3, #4]
 8007dfc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8007dfe:	687b      	ldr	r3, [r7, #4]
 8007e00:	699b      	ldr	r3, [r3, #24]
 8007e02:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8007e04:	68fb      	ldr	r3, [r7, #12]
 8007e06:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007e0a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8007e0c:	68fb      	ldr	r3, [r7, #12]
 8007e0e:	f023 0303 	bic.w	r3, r3, #3
 8007e12:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007e14:	683b      	ldr	r3, [r7, #0]
 8007e16:	681b      	ldr	r3, [r3, #0]
 8007e18:	68fa      	ldr	r2, [r7, #12]
 8007e1a:	4313      	orrs	r3, r2
 8007e1c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8007e1e:	697b      	ldr	r3, [r7, #20]
 8007e20:	f023 0302 	bic.w	r3, r3, #2
 8007e24:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8007e26:	683b      	ldr	r3, [r7, #0]
 8007e28:	689b      	ldr	r3, [r3, #8]
 8007e2a:	697a      	ldr	r2, [r7, #20]
 8007e2c:	4313      	orrs	r3, r2
 8007e2e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8007e30:	687b      	ldr	r3, [r7, #4]
 8007e32:	4a20      	ldr	r2, [pc, #128]	@ (8007eb4 <TIM_OC1_SetConfig+0xd8>)
 8007e34:	4293      	cmp	r3, r2
 8007e36:	d003      	beq.n	8007e40 <TIM_OC1_SetConfig+0x64>
 8007e38:	687b      	ldr	r3, [r7, #4]
 8007e3a:	4a1f      	ldr	r2, [pc, #124]	@ (8007eb8 <TIM_OC1_SetConfig+0xdc>)
 8007e3c:	4293      	cmp	r3, r2
 8007e3e:	d10c      	bne.n	8007e5a <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8007e40:	697b      	ldr	r3, [r7, #20]
 8007e42:	f023 0308 	bic.w	r3, r3, #8
 8007e46:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8007e48:	683b      	ldr	r3, [r7, #0]
 8007e4a:	68db      	ldr	r3, [r3, #12]
 8007e4c:	697a      	ldr	r2, [r7, #20]
 8007e4e:	4313      	orrs	r3, r2
 8007e50:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8007e52:	697b      	ldr	r3, [r7, #20]
 8007e54:	f023 0304 	bic.w	r3, r3, #4
 8007e58:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007e5a:	687b      	ldr	r3, [r7, #4]
 8007e5c:	4a15      	ldr	r2, [pc, #84]	@ (8007eb4 <TIM_OC1_SetConfig+0xd8>)
 8007e5e:	4293      	cmp	r3, r2
 8007e60:	d003      	beq.n	8007e6a <TIM_OC1_SetConfig+0x8e>
 8007e62:	687b      	ldr	r3, [r7, #4]
 8007e64:	4a14      	ldr	r2, [pc, #80]	@ (8007eb8 <TIM_OC1_SetConfig+0xdc>)
 8007e66:	4293      	cmp	r3, r2
 8007e68:	d111      	bne.n	8007e8e <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8007e6a:	693b      	ldr	r3, [r7, #16]
 8007e6c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8007e70:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8007e72:	693b      	ldr	r3, [r7, #16]
 8007e74:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8007e78:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8007e7a:	683b      	ldr	r3, [r7, #0]
 8007e7c:	695b      	ldr	r3, [r3, #20]
 8007e7e:	693a      	ldr	r2, [r7, #16]
 8007e80:	4313      	orrs	r3, r2
 8007e82:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8007e84:	683b      	ldr	r3, [r7, #0]
 8007e86:	699b      	ldr	r3, [r3, #24]
 8007e88:	693a      	ldr	r2, [r7, #16]
 8007e8a:	4313      	orrs	r3, r2
 8007e8c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007e8e:	687b      	ldr	r3, [r7, #4]
 8007e90:	693a      	ldr	r2, [r7, #16]
 8007e92:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8007e94:	687b      	ldr	r3, [r7, #4]
 8007e96:	68fa      	ldr	r2, [r7, #12]
 8007e98:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8007e9a:	683b      	ldr	r3, [r7, #0]
 8007e9c:	685a      	ldr	r2, [r3, #4]
 8007e9e:	687b      	ldr	r3, [r7, #4]
 8007ea0:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007ea2:	687b      	ldr	r3, [r7, #4]
 8007ea4:	697a      	ldr	r2, [r7, #20]
 8007ea6:	621a      	str	r2, [r3, #32]
}
 8007ea8:	bf00      	nop
 8007eaa:	371c      	adds	r7, #28
 8007eac:	46bd      	mov	sp, r7
 8007eae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007eb2:	4770      	bx	lr
 8007eb4:	40010000 	.word	0x40010000
 8007eb8:	40010400 	.word	0x40010400

08007ebc <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8007ebc:	b480      	push	{r7}
 8007ebe:	b087      	sub	sp, #28
 8007ec0:	af00      	add	r7, sp, #0
 8007ec2:	6078      	str	r0, [r7, #4]
 8007ec4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007ec6:	687b      	ldr	r3, [r7, #4]
 8007ec8:	6a1b      	ldr	r3, [r3, #32]
 8007eca:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007ecc:	687b      	ldr	r3, [r7, #4]
 8007ece:	6a1b      	ldr	r3, [r3, #32]
 8007ed0:	f023 0210 	bic.w	r2, r3, #16
 8007ed4:	687b      	ldr	r3, [r7, #4]
 8007ed6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007ed8:	687b      	ldr	r3, [r7, #4]
 8007eda:	685b      	ldr	r3, [r3, #4]
 8007edc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8007ede:	687b      	ldr	r3, [r7, #4]
 8007ee0:	699b      	ldr	r3, [r3, #24]
 8007ee2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8007ee4:	68fb      	ldr	r3, [r7, #12]
 8007ee6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007eea:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8007eec:	68fb      	ldr	r3, [r7, #12]
 8007eee:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007ef2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007ef4:	683b      	ldr	r3, [r7, #0]
 8007ef6:	681b      	ldr	r3, [r3, #0]
 8007ef8:	021b      	lsls	r3, r3, #8
 8007efa:	68fa      	ldr	r2, [r7, #12]
 8007efc:	4313      	orrs	r3, r2
 8007efe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8007f00:	697b      	ldr	r3, [r7, #20]
 8007f02:	f023 0320 	bic.w	r3, r3, #32
 8007f06:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8007f08:	683b      	ldr	r3, [r7, #0]
 8007f0a:	689b      	ldr	r3, [r3, #8]
 8007f0c:	011b      	lsls	r3, r3, #4
 8007f0e:	697a      	ldr	r2, [r7, #20]
 8007f10:	4313      	orrs	r3, r2
 8007f12:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8007f14:	687b      	ldr	r3, [r7, #4]
 8007f16:	4a22      	ldr	r2, [pc, #136]	@ (8007fa0 <TIM_OC2_SetConfig+0xe4>)
 8007f18:	4293      	cmp	r3, r2
 8007f1a:	d003      	beq.n	8007f24 <TIM_OC2_SetConfig+0x68>
 8007f1c:	687b      	ldr	r3, [r7, #4]
 8007f1e:	4a21      	ldr	r2, [pc, #132]	@ (8007fa4 <TIM_OC2_SetConfig+0xe8>)
 8007f20:	4293      	cmp	r3, r2
 8007f22:	d10d      	bne.n	8007f40 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8007f24:	697b      	ldr	r3, [r7, #20]
 8007f26:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8007f2a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8007f2c:	683b      	ldr	r3, [r7, #0]
 8007f2e:	68db      	ldr	r3, [r3, #12]
 8007f30:	011b      	lsls	r3, r3, #4
 8007f32:	697a      	ldr	r2, [r7, #20]
 8007f34:	4313      	orrs	r3, r2
 8007f36:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8007f38:	697b      	ldr	r3, [r7, #20]
 8007f3a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007f3e:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007f40:	687b      	ldr	r3, [r7, #4]
 8007f42:	4a17      	ldr	r2, [pc, #92]	@ (8007fa0 <TIM_OC2_SetConfig+0xe4>)
 8007f44:	4293      	cmp	r3, r2
 8007f46:	d003      	beq.n	8007f50 <TIM_OC2_SetConfig+0x94>
 8007f48:	687b      	ldr	r3, [r7, #4]
 8007f4a:	4a16      	ldr	r2, [pc, #88]	@ (8007fa4 <TIM_OC2_SetConfig+0xe8>)
 8007f4c:	4293      	cmp	r3, r2
 8007f4e:	d113      	bne.n	8007f78 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8007f50:	693b      	ldr	r3, [r7, #16]
 8007f52:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8007f56:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8007f58:	693b      	ldr	r3, [r7, #16]
 8007f5a:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8007f5e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8007f60:	683b      	ldr	r3, [r7, #0]
 8007f62:	695b      	ldr	r3, [r3, #20]
 8007f64:	009b      	lsls	r3, r3, #2
 8007f66:	693a      	ldr	r2, [r7, #16]
 8007f68:	4313      	orrs	r3, r2
 8007f6a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8007f6c:	683b      	ldr	r3, [r7, #0]
 8007f6e:	699b      	ldr	r3, [r3, #24]
 8007f70:	009b      	lsls	r3, r3, #2
 8007f72:	693a      	ldr	r2, [r7, #16]
 8007f74:	4313      	orrs	r3, r2
 8007f76:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007f78:	687b      	ldr	r3, [r7, #4]
 8007f7a:	693a      	ldr	r2, [r7, #16]
 8007f7c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8007f7e:	687b      	ldr	r3, [r7, #4]
 8007f80:	68fa      	ldr	r2, [r7, #12]
 8007f82:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8007f84:	683b      	ldr	r3, [r7, #0]
 8007f86:	685a      	ldr	r2, [r3, #4]
 8007f88:	687b      	ldr	r3, [r7, #4]
 8007f8a:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007f8c:	687b      	ldr	r3, [r7, #4]
 8007f8e:	697a      	ldr	r2, [r7, #20]
 8007f90:	621a      	str	r2, [r3, #32]
}
 8007f92:	bf00      	nop
 8007f94:	371c      	adds	r7, #28
 8007f96:	46bd      	mov	sp, r7
 8007f98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f9c:	4770      	bx	lr
 8007f9e:	bf00      	nop
 8007fa0:	40010000 	.word	0x40010000
 8007fa4:	40010400 	.word	0x40010400

08007fa8 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8007fa8:	b480      	push	{r7}
 8007faa:	b087      	sub	sp, #28
 8007fac:	af00      	add	r7, sp, #0
 8007fae:	6078      	str	r0, [r7, #4]
 8007fb0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007fb2:	687b      	ldr	r3, [r7, #4]
 8007fb4:	6a1b      	ldr	r3, [r3, #32]
 8007fb6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8007fb8:	687b      	ldr	r3, [r7, #4]
 8007fba:	6a1b      	ldr	r3, [r3, #32]
 8007fbc:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8007fc0:	687b      	ldr	r3, [r7, #4]
 8007fc2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007fc4:	687b      	ldr	r3, [r7, #4]
 8007fc6:	685b      	ldr	r3, [r3, #4]
 8007fc8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8007fca:	687b      	ldr	r3, [r7, #4]
 8007fcc:	69db      	ldr	r3, [r3, #28]
 8007fce:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8007fd0:	68fb      	ldr	r3, [r7, #12]
 8007fd2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007fd6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8007fd8:	68fb      	ldr	r3, [r7, #12]
 8007fda:	f023 0303 	bic.w	r3, r3, #3
 8007fde:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007fe0:	683b      	ldr	r3, [r7, #0]
 8007fe2:	681b      	ldr	r3, [r3, #0]
 8007fe4:	68fa      	ldr	r2, [r7, #12]
 8007fe6:	4313      	orrs	r3, r2
 8007fe8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8007fea:	697b      	ldr	r3, [r7, #20]
 8007fec:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8007ff0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8007ff2:	683b      	ldr	r3, [r7, #0]
 8007ff4:	689b      	ldr	r3, [r3, #8]
 8007ff6:	021b      	lsls	r3, r3, #8
 8007ff8:	697a      	ldr	r2, [r7, #20]
 8007ffa:	4313      	orrs	r3, r2
 8007ffc:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8007ffe:	687b      	ldr	r3, [r7, #4]
 8008000:	4a21      	ldr	r2, [pc, #132]	@ (8008088 <TIM_OC3_SetConfig+0xe0>)
 8008002:	4293      	cmp	r3, r2
 8008004:	d003      	beq.n	800800e <TIM_OC3_SetConfig+0x66>
 8008006:	687b      	ldr	r3, [r7, #4]
 8008008:	4a20      	ldr	r2, [pc, #128]	@ (800808c <TIM_OC3_SetConfig+0xe4>)
 800800a:	4293      	cmp	r3, r2
 800800c:	d10d      	bne.n	800802a <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800800e:	697b      	ldr	r3, [r7, #20]
 8008010:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8008014:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8008016:	683b      	ldr	r3, [r7, #0]
 8008018:	68db      	ldr	r3, [r3, #12]
 800801a:	021b      	lsls	r3, r3, #8
 800801c:	697a      	ldr	r2, [r7, #20]
 800801e:	4313      	orrs	r3, r2
 8008020:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8008022:	697b      	ldr	r3, [r7, #20]
 8008024:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8008028:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800802a:	687b      	ldr	r3, [r7, #4]
 800802c:	4a16      	ldr	r2, [pc, #88]	@ (8008088 <TIM_OC3_SetConfig+0xe0>)
 800802e:	4293      	cmp	r3, r2
 8008030:	d003      	beq.n	800803a <TIM_OC3_SetConfig+0x92>
 8008032:	687b      	ldr	r3, [r7, #4]
 8008034:	4a15      	ldr	r2, [pc, #84]	@ (800808c <TIM_OC3_SetConfig+0xe4>)
 8008036:	4293      	cmp	r3, r2
 8008038:	d113      	bne.n	8008062 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800803a:	693b      	ldr	r3, [r7, #16]
 800803c:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8008040:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8008042:	693b      	ldr	r3, [r7, #16]
 8008044:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8008048:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800804a:	683b      	ldr	r3, [r7, #0]
 800804c:	695b      	ldr	r3, [r3, #20]
 800804e:	011b      	lsls	r3, r3, #4
 8008050:	693a      	ldr	r2, [r7, #16]
 8008052:	4313      	orrs	r3, r2
 8008054:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8008056:	683b      	ldr	r3, [r7, #0]
 8008058:	699b      	ldr	r3, [r3, #24]
 800805a:	011b      	lsls	r3, r3, #4
 800805c:	693a      	ldr	r2, [r7, #16]
 800805e:	4313      	orrs	r3, r2
 8008060:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008062:	687b      	ldr	r3, [r7, #4]
 8008064:	693a      	ldr	r2, [r7, #16]
 8008066:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8008068:	687b      	ldr	r3, [r7, #4]
 800806a:	68fa      	ldr	r2, [r7, #12]
 800806c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800806e:	683b      	ldr	r3, [r7, #0]
 8008070:	685a      	ldr	r2, [r3, #4]
 8008072:	687b      	ldr	r3, [r7, #4]
 8008074:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008076:	687b      	ldr	r3, [r7, #4]
 8008078:	697a      	ldr	r2, [r7, #20]
 800807a:	621a      	str	r2, [r3, #32]
}
 800807c:	bf00      	nop
 800807e:	371c      	adds	r7, #28
 8008080:	46bd      	mov	sp, r7
 8008082:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008086:	4770      	bx	lr
 8008088:	40010000 	.word	0x40010000
 800808c:	40010400 	.word	0x40010400

08008090 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8008090:	b480      	push	{r7}
 8008092:	b087      	sub	sp, #28
 8008094:	af00      	add	r7, sp, #0
 8008096:	6078      	str	r0, [r7, #4]
 8008098:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800809a:	687b      	ldr	r3, [r7, #4]
 800809c:	6a1b      	ldr	r3, [r3, #32]
 800809e:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80080a0:	687b      	ldr	r3, [r7, #4]
 80080a2:	6a1b      	ldr	r3, [r3, #32]
 80080a4:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80080a8:	687b      	ldr	r3, [r7, #4]
 80080aa:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80080ac:	687b      	ldr	r3, [r7, #4]
 80080ae:	685b      	ldr	r3, [r3, #4]
 80080b0:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80080b2:	687b      	ldr	r3, [r7, #4]
 80080b4:	69db      	ldr	r3, [r3, #28]
 80080b6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80080b8:	68fb      	ldr	r3, [r7, #12]
 80080ba:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80080be:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80080c0:	68fb      	ldr	r3, [r7, #12]
 80080c2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80080c6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80080c8:	683b      	ldr	r3, [r7, #0]
 80080ca:	681b      	ldr	r3, [r3, #0]
 80080cc:	021b      	lsls	r3, r3, #8
 80080ce:	68fa      	ldr	r2, [r7, #12]
 80080d0:	4313      	orrs	r3, r2
 80080d2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80080d4:	693b      	ldr	r3, [r7, #16]
 80080d6:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80080da:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80080dc:	683b      	ldr	r3, [r7, #0]
 80080de:	689b      	ldr	r3, [r3, #8]
 80080e0:	031b      	lsls	r3, r3, #12
 80080e2:	693a      	ldr	r2, [r7, #16]
 80080e4:	4313      	orrs	r3, r2
 80080e6:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80080e8:	687b      	ldr	r3, [r7, #4]
 80080ea:	4a12      	ldr	r2, [pc, #72]	@ (8008134 <TIM_OC4_SetConfig+0xa4>)
 80080ec:	4293      	cmp	r3, r2
 80080ee:	d003      	beq.n	80080f8 <TIM_OC4_SetConfig+0x68>
 80080f0:	687b      	ldr	r3, [r7, #4]
 80080f2:	4a11      	ldr	r2, [pc, #68]	@ (8008138 <TIM_OC4_SetConfig+0xa8>)
 80080f4:	4293      	cmp	r3, r2
 80080f6:	d109      	bne.n	800810c <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80080f8:	697b      	ldr	r3, [r7, #20]
 80080fa:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80080fe:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8008100:	683b      	ldr	r3, [r7, #0]
 8008102:	695b      	ldr	r3, [r3, #20]
 8008104:	019b      	lsls	r3, r3, #6
 8008106:	697a      	ldr	r2, [r7, #20]
 8008108:	4313      	orrs	r3, r2
 800810a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800810c:	687b      	ldr	r3, [r7, #4]
 800810e:	697a      	ldr	r2, [r7, #20]
 8008110:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8008112:	687b      	ldr	r3, [r7, #4]
 8008114:	68fa      	ldr	r2, [r7, #12]
 8008116:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8008118:	683b      	ldr	r3, [r7, #0]
 800811a:	685a      	ldr	r2, [r3, #4]
 800811c:	687b      	ldr	r3, [r7, #4]
 800811e:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008120:	687b      	ldr	r3, [r7, #4]
 8008122:	693a      	ldr	r2, [r7, #16]
 8008124:	621a      	str	r2, [r3, #32]
}
 8008126:	bf00      	nop
 8008128:	371c      	adds	r7, #28
 800812a:	46bd      	mov	sp, r7
 800812c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008130:	4770      	bx	lr
 8008132:	bf00      	nop
 8008134:	40010000 	.word	0x40010000
 8008138:	40010400 	.word	0x40010400

0800813c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800813c:	b480      	push	{r7}
 800813e:	b087      	sub	sp, #28
 8008140:	af00      	add	r7, sp, #0
 8008142:	60f8      	str	r0, [r7, #12]
 8008144:	60b9      	str	r1, [r7, #8]
 8008146:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8008148:	68fb      	ldr	r3, [r7, #12]
 800814a:	6a1b      	ldr	r3, [r3, #32]
 800814c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800814e:	68fb      	ldr	r3, [r7, #12]
 8008150:	6a1b      	ldr	r3, [r3, #32]
 8008152:	f023 0201 	bic.w	r2, r3, #1
 8008156:	68fb      	ldr	r3, [r7, #12]
 8008158:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800815a:	68fb      	ldr	r3, [r7, #12]
 800815c:	699b      	ldr	r3, [r3, #24]
 800815e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8008160:	693b      	ldr	r3, [r7, #16]
 8008162:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8008166:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8008168:	687b      	ldr	r3, [r7, #4]
 800816a:	011b      	lsls	r3, r3, #4
 800816c:	693a      	ldr	r2, [r7, #16]
 800816e:	4313      	orrs	r3, r2
 8008170:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8008172:	697b      	ldr	r3, [r7, #20]
 8008174:	f023 030a 	bic.w	r3, r3, #10
 8008178:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800817a:	697a      	ldr	r2, [r7, #20]
 800817c:	68bb      	ldr	r3, [r7, #8]
 800817e:	4313      	orrs	r3, r2
 8008180:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8008182:	68fb      	ldr	r3, [r7, #12]
 8008184:	693a      	ldr	r2, [r7, #16]
 8008186:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8008188:	68fb      	ldr	r3, [r7, #12]
 800818a:	697a      	ldr	r2, [r7, #20]
 800818c:	621a      	str	r2, [r3, #32]
}
 800818e:	bf00      	nop
 8008190:	371c      	adds	r7, #28
 8008192:	46bd      	mov	sp, r7
 8008194:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008198:	4770      	bx	lr

0800819a <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800819a:	b480      	push	{r7}
 800819c:	b087      	sub	sp, #28
 800819e:	af00      	add	r7, sp, #0
 80081a0:	60f8      	str	r0, [r7, #12]
 80081a2:	60b9      	str	r1, [r7, #8]
 80081a4:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80081a6:	68fb      	ldr	r3, [r7, #12]
 80081a8:	6a1b      	ldr	r3, [r3, #32]
 80081aa:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80081ac:	68fb      	ldr	r3, [r7, #12]
 80081ae:	6a1b      	ldr	r3, [r3, #32]
 80081b0:	f023 0210 	bic.w	r2, r3, #16
 80081b4:	68fb      	ldr	r3, [r7, #12]
 80081b6:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80081b8:	68fb      	ldr	r3, [r7, #12]
 80081ba:	699b      	ldr	r3, [r3, #24]
 80081bc:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80081be:	693b      	ldr	r3, [r7, #16]
 80081c0:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80081c4:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80081c6:	687b      	ldr	r3, [r7, #4]
 80081c8:	031b      	lsls	r3, r3, #12
 80081ca:	693a      	ldr	r2, [r7, #16]
 80081cc:	4313      	orrs	r3, r2
 80081ce:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80081d0:	697b      	ldr	r3, [r7, #20]
 80081d2:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 80081d6:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80081d8:	68bb      	ldr	r3, [r7, #8]
 80081da:	011b      	lsls	r3, r3, #4
 80081dc:	697a      	ldr	r2, [r7, #20]
 80081de:	4313      	orrs	r3, r2
 80081e0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80081e2:	68fb      	ldr	r3, [r7, #12]
 80081e4:	693a      	ldr	r2, [r7, #16]
 80081e6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80081e8:	68fb      	ldr	r3, [r7, #12]
 80081ea:	697a      	ldr	r2, [r7, #20]
 80081ec:	621a      	str	r2, [r3, #32]
}
 80081ee:	bf00      	nop
 80081f0:	371c      	adds	r7, #28
 80081f2:	46bd      	mov	sp, r7
 80081f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081f8:	4770      	bx	lr

080081fa <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80081fa:	b480      	push	{r7}
 80081fc:	b085      	sub	sp, #20
 80081fe:	af00      	add	r7, sp, #0
 8008200:	6078      	str	r0, [r7, #4]
 8008202:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8008204:	687b      	ldr	r3, [r7, #4]
 8008206:	689b      	ldr	r3, [r3, #8]
 8008208:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800820a:	68fb      	ldr	r3, [r7, #12]
 800820c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008210:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8008212:	683a      	ldr	r2, [r7, #0]
 8008214:	68fb      	ldr	r3, [r7, #12]
 8008216:	4313      	orrs	r3, r2
 8008218:	f043 0307 	orr.w	r3, r3, #7
 800821c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800821e:	687b      	ldr	r3, [r7, #4]
 8008220:	68fa      	ldr	r2, [r7, #12]
 8008222:	609a      	str	r2, [r3, #8]
}
 8008224:	bf00      	nop
 8008226:	3714      	adds	r7, #20
 8008228:	46bd      	mov	sp, r7
 800822a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800822e:	4770      	bx	lr

08008230 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8008230:	b480      	push	{r7}
 8008232:	b087      	sub	sp, #28
 8008234:	af00      	add	r7, sp, #0
 8008236:	60f8      	str	r0, [r7, #12]
 8008238:	60b9      	str	r1, [r7, #8]
 800823a:	607a      	str	r2, [r7, #4]
 800823c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800823e:	68fb      	ldr	r3, [r7, #12]
 8008240:	689b      	ldr	r3, [r3, #8]
 8008242:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8008244:	697b      	ldr	r3, [r7, #20]
 8008246:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800824a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800824c:	683b      	ldr	r3, [r7, #0]
 800824e:	021a      	lsls	r2, r3, #8
 8008250:	687b      	ldr	r3, [r7, #4]
 8008252:	431a      	orrs	r2, r3
 8008254:	68bb      	ldr	r3, [r7, #8]
 8008256:	4313      	orrs	r3, r2
 8008258:	697a      	ldr	r2, [r7, #20]
 800825a:	4313      	orrs	r3, r2
 800825c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800825e:	68fb      	ldr	r3, [r7, #12]
 8008260:	697a      	ldr	r2, [r7, #20]
 8008262:	609a      	str	r2, [r3, #8]
}
 8008264:	bf00      	nop
 8008266:	371c      	adds	r7, #28
 8008268:	46bd      	mov	sp, r7
 800826a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800826e:	4770      	bx	lr

08008270 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8008270:	b480      	push	{r7}
 8008272:	b087      	sub	sp, #28
 8008274:	af00      	add	r7, sp, #0
 8008276:	60f8      	str	r0, [r7, #12]
 8008278:	60b9      	str	r1, [r7, #8]
 800827a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800827c:	68bb      	ldr	r3, [r7, #8]
 800827e:	f003 031f 	and.w	r3, r3, #31
 8008282:	2201      	movs	r2, #1
 8008284:	fa02 f303 	lsl.w	r3, r2, r3
 8008288:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800828a:	68fb      	ldr	r3, [r7, #12]
 800828c:	6a1a      	ldr	r2, [r3, #32]
 800828e:	697b      	ldr	r3, [r7, #20]
 8008290:	43db      	mvns	r3, r3
 8008292:	401a      	ands	r2, r3
 8008294:	68fb      	ldr	r3, [r7, #12]
 8008296:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8008298:	68fb      	ldr	r3, [r7, #12]
 800829a:	6a1a      	ldr	r2, [r3, #32]
 800829c:	68bb      	ldr	r3, [r7, #8]
 800829e:	f003 031f 	and.w	r3, r3, #31
 80082a2:	6879      	ldr	r1, [r7, #4]
 80082a4:	fa01 f303 	lsl.w	r3, r1, r3
 80082a8:	431a      	orrs	r2, r3
 80082aa:	68fb      	ldr	r3, [r7, #12]
 80082ac:	621a      	str	r2, [r3, #32]
}
 80082ae:	bf00      	nop
 80082b0:	371c      	adds	r7, #28
 80082b2:	46bd      	mov	sp, r7
 80082b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082b8:	4770      	bx	lr
	...

080082bc <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80082bc:	b480      	push	{r7}
 80082be:	b085      	sub	sp, #20
 80082c0:	af00      	add	r7, sp, #0
 80082c2:	6078      	str	r0, [r7, #4]
 80082c4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80082c6:	687b      	ldr	r3, [r7, #4]
 80082c8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80082cc:	2b01      	cmp	r3, #1
 80082ce:	d101      	bne.n	80082d4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80082d0:	2302      	movs	r3, #2
 80082d2:	e05a      	b.n	800838a <HAL_TIMEx_MasterConfigSynchronization+0xce>
 80082d4:	687b      	ldr	r3, [r7, #4]
 80082d6:	2201      	movs	r2, #1
 80082d8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80082dc:	687b      	ldr	r3, [r7, #4]
 80082de:	2202      	movs	r2, #2
 80082e0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80082e4:	687b      	ldr	r3, [r7, #4]
 80082e6:	681b      	ldr	r3, [r3, #0]
 80082e8:	685b      	ldr	r3, [r3, #4]
 80082ea:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80082ec:	687b      	ldr	r3, [r7, #4]
 80082ee:	681b      	ldr	r3, [r3, #0]
 80082f0:	689b      	ldr	r3, [r3, #8]
 80082f2:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80082f4:	68fb      	ldr	r3, [r7, #12]
 80082f6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80082fa:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80082fc:	683b      	ldr	r3, [r7, #0]
 80082fe:	681b      	ldr	r3, [r3, #0]
 8008300:	68fa      	ldr	r2, [r7, #12]
 8008302:	4313      	orrs	r3, r2
 8008304:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8008306:	687b      	ldr	r3, [r7, #4]
 8008308:	681b      	ldr	r3, [r3, #0]
 800830a:	68fa      	ldr	r2, [r7, #12]
 800830c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800830e:	687b      	ldr	r3, [r7, #4]
 8008310:	681b      	ldr	r3, [r3, #0]
 8008312:	4a21      	ldr	r2, [pc, #132]	@ (8008398 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8008314:	4293      	cmp	r3, r2
 8008316:	d022      	beq.n	800835e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008318:	687b      	ldr	r3, [r7, #4]
 800831a:	681b      	ldr	r3, [r3, #0]
 800831c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008320:	d01d      	beq.n	800835e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008322:	687b      	ldr	r3, [r7, #4]
 8008324:	681b      	ldr	r3, [r3, #0]
 8008326:	4a1d      	ldr	r2, [pc, #116]	@ (800839c <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8008328:	4293      	cmp	r3, r2
 800832a:	d018      	beq.n	800835e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800832c:	687b      	ldr	r3, [r7, #4]
 800832e:	681b      	ldr	r3, [r3, #0]
 8008330:	4a1b      	ldr	r2, [pc, #108]	@ (80083a0 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8008332:	4293      	cmp	r3, r2
 8008334:	d013      	beq.n	800835e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008336:	687b      	ldr	r3, [r7, #4]
 8008338:	681b      	ldr	r3, [r3, #0]
 800833a:	4a1a      	ldr	r2, [pc, #104]	@ (80083a4 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 800833c:	4293      	cmp	r3, r2
 800833e:	d00e      	beq.n	800835e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008340:	687b      	ldr	r3, [r7, #4]
 8008342:	681b      	ldr	r3, [r3, #0]
 8008344:	4a18      	ldr	r2, [pc, #96]	@ (80083a8 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8008346:	4293      	cmp	r3, r2
 8008348:	d009      	beq.n	800835e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800834a:	687b      	ldr	r3, [r7, #4]
 800834c:	681b      	ldr	r3, [r3, #0]
 800834e:	4a17      	ldr	r2, [pc, #92]	@ (80083ac <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8008350:	4293      	cmp	r3, r2
 8008352:	d004      	beq.n	800835e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008354:	687b      	ldr	r3, [r7, #4]
 8008356:	681b      	ldr	r3, [r3, #0]
 8008358:	4a15      	ldr	r2, [pc, #84]	@ (80083b0 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800835a:	4293      	cmp	r3, r2
 800835c:	d10c      	bne.n	8008378 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800835e:	68bb      	ldr	r3, [r7, #8]
 8008360:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8008364:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8008366:	683b      	ldr	r3, [r7, #0]
 8008368:	685b      	ldr	r3, [r3, #4]
 800836a:	68ba      	ldr	r2, [r7, #8]
 800836c:	4313      	orrs	r3, r2
 800836e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8008370:	687b      	ldr	r3, [r7, #4]
 8008372:	681b      	ldr	r3, [r3, #0]
 8008374:	68ba      	ldr	r2, [r7, #8]
 8008376:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8008378:	687b      	ldr	r3, [r7, #4]
 800837a:	2201      	movs	r2, #1
 800837c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8008380:	687b      	ldr	r3, [r7, #4]
 8008382:	2200      	movs	r2, #0
 8008384:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8008388:	2300      	movs	r3, #0
}
 800838a:	4618      	mov	r0, r3
 800838c:	3714      	adds	r7, #20
 800838e:	46bd      	mov	sp, r7
 8008390:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008394:	4770      	bx	lr
 8008396:	bf00      	nop
 8008398:	40010000 	.word	0x40010000
 800839c:	40000400 	.word	0x40000400
 80083a0:	40000800 	.word	0x40000800
 80083a4:	40000c00 	.word	0x40000c00
 80083a8:	40010400 	.word	0x40010400
 80083ac:	40014000 	.word	0x40014000
 80083b0:	40001800 	.word	0x40001800

080083b4 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 80083b4:	b480      	push	{r7}
 80083b6:	b085      	sub	sp, #20
 80083b8:	af00      	add	r7, sp, #0
 80083ba:	6078      	str	r0, [r7, #4]
 80083bc:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 80083be:	2300      	movs	r3, #0
 80083c0:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 80083c2:	687b      	ldr	r3, [r7, #4]
 80083c4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80083c8:	2b01      	cmp	r3, #1
 80083ca:	d101      	bne.n	80083d0 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 80083cc:	2302      	movs	r3, #2
 80083ce:	e03d      	b.n	800844c <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 80083d0:	687b      	ldr	r3, [r7, #4]
 80083d2:	2201      	movs	r2, #1
 80083d4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 80083d8:	68fb      	ldr	r3, [r7, #12]
 80083da:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 80083de:	683b      	ldr	r3, [r7, #0]
 80083e0:	68db      	ldr	r3, [r3, #12]
 80083e2:	4313      	orrs	r3, r2
 80083e4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 80083e6:	68fb      	ldr	r3, [r7, #12]
 80083e8:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80083ec:	683b      	ldr	r3, [r7, #0]
 80083ee:	689b      	ldr	r3, [r3, #8]
 80083f0:	4313      	orrs	r3, r2
 80083f2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 80083f4:	68fb      	ldr	r3, [r7, #12]
 80083f6:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 80083fa:	683b      	ldr	r3, [r7, #0]
 80083fc:	685b      	ldr	r3, [r3, #4]
 80083fe:	4313      	orrs	r3, r2
 8008400:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8008402:	68fb      	ldr	r3, [r7, #12]
 8008404:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8008408:	683b      	ldr	r3, [r7, #0]
 800840a:	681b      	ldr	r3, [r3, #0]
 800840c:	4313      	orrs	r3, r2
 800840e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8008410:	68fb      	ldr	r3, [r7, #12]
 8008412:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8008416:	683b      	ldr	r3, [r7, #0]
 8008418:	691b      	ldr	r3, [r3, #16]
 800841a:	4313      	orrs	r3, r2
 800841c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800841e:	68fb      	ldr	r3, [r7, #12]
 8008420:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 8008424:	683b      	ldr	r3, [r7, #0]
 8008426:	695b      	ldr	r3, [r3, #20]
 8008428:	4313      	orrs	r3, r2
 800842a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800842c:	68fb      	ldr	r3, [r7, #12]
 800842e:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 8008432:	683b      	ldr	r3, [r7, #0]
 8008434:	69db      	ldr	r3, [r3, #28]
 8008436:	4313      	orrs	r3, r2
 8008438:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800843a:	687b      	ldr	r3, [r7, #4]
 800843c:	681b      	ldr	r3, [r3, #0]
 800843e:	68fa      	ldr	r2, [r7, #12]
 8008440:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 8008442:	687b      	ldr	r3, [r7, #4]
 8008444:	2200      	movs	r2, #0
 8008446:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800844a:	2300      	movs	r3, #0
}
 800844c:	4618      	mov	r0, r3
 800844e:	3714      	adds	r7, #20
 8008450:	46bd      	mov	sp, r7
 8008452:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008456:	4770      	bx	lr

08008458 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8008458:	b580      	push	{r7, lr}
 800845a:	b082      	sub	sp, #8
 800845c:	af00      	add	r7, sp, #0
 800845e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8008460:	687b      	ldr	r3, [r7, #4]
 8008462:	2b00      	cmp	r3, #0
 8008464:	d101      	bne.n	800846a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8008466:	2301      	movs	r3, #1
 8008468:	e042      	b.n	80084f0 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800846a:	687b      	ldr	r3, [r7, #4]
 800846c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8008470:	b2db      	uxtb	r3, r3
 8008472:	2b00      	cmp	r3, #0
 8008474:	d106      	bne.n	8008484 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8008476:	687b      	ldr	r3, [r7, #4]
 8008478:	2200      	movs	r2, #0
 800847a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800847e:	6878      	ldr	r0, [r7, #4]
 8008480:	f7f9 fe76 	bl	8002170 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8008484:	687b      	ldr	r3, [r7, #4]
 8008486:	2224      	movs	r2, #36	@ 0x24
 8008488:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800848c:	687b      	ldr	r3, [r7, #4]
 800848e:	681b      	ldr	r3, [r3, #0]
 8008490:	68da      	ldr	r2, [r3, #12]
 8008492:	687b      	ldr	r3, [r7, #4]
 8008494:	681b      	ldr	r3, [r3, #0]
 8008496:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800849a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800849c:	6878      	ldr	r0, [r7, #4]
 800849e:	f000 ff81 	bl	80093a4 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80084a2:	687b      	ldr	r3, [r7, #4]
 80084a4:	681b      	ldr	r3, [r3, #0]
 80084a6:	691a      	ldr	r2, [r3, #16]
 80084a8:	687b      	ldr	r3, [r7, #4]
 80084aa:	681b      	ldr	r3, [r3, #0]
 80084ac:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80084b0:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80084b2:	687b      	ldr	r3, [r7, #4]
 80084b4:	681b      	ldr	r3, [r3, #0]
 80084b6:	695a      	ldr	r2, [r3, #20]
 80084b8:	687b      	ldr	r3, [r7, #4]
 80084ba:	681b      	ldr	r3, [r3, #0]
 80084bc:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80084c0:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80084c2:	687b      	ldr	r3, [r7, #4]
 80084c4:	681b      	ldr	r3, [r3, #0]
 80084c6:	68da      	ldr	r2, [r3, #12]
 80084c8:	687b      	ldr	r3, [r7, #4]
 80084ca:	681b      	ldr	r3, [r3, #0]
 80084cc:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80084d0:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80084d2:	687b      	ldr	r3, [r7, #4]
 80084d4:	2200      	movs	r2, #0
 80084d6:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 80084d8:	687b      	ldr	r3, [r7, #4]
 80084da:	2220      	movs	r2, #32
 80084dc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 80084e0:	687b      	ldr	r3, [r7, #4]
 80084e2:	2220      	movs	r2, #32
 80084e4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80084e8:	687b      	ldr	r3, [r7, #4]
 80084ea:	2200      	movs	r2, #0
 80084ec:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 80084ee:	2300      	movs	r3, #0
}
 80084f0:	4618      	mov	r0, r3
 80084f2:	3708      	adds	r7, #8
 80084f4:	46bd      	mov	sp, r7
 80084f6:	bd80      	pop	{r7, pc}

080084f8 <HAL_UARTEx_ReceiveToIdle_DMA>:
  * @param pData Pointer to data buffer (uint8_t or uint16_t data elements).
  * @param Size  Amount of data elements (uint8_t or uint16_t) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80084f8:	b580      	push	{r7, lr}
 80084fa:	b08c      	sub	sp, #48	@ 0x30
 80084fc:	af00      	add	r7, sp, #0
 80084fe:	60f8      	str	r0, [r7, #12]
 8008500:	60b9      	str	r1, [r7, #8]
 8008502:	4613      	mov	r3, r2
 8008504:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8008506:	68fb      	ldr	r3, [r7, #12]
 8008508:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800850c:	b2db      	uxtb	r3, r3
 800850e:	2b20      	cmp	r3, #32
 8008510:	d14a      	bne.n	80085a8 <HAL_UARTEx_ReceiveToIdle_DMA+0xb0>
  {
    if ((pData == NULL) || (Size == 0U))
 8008512:	68bb      	ldr	r3, [r7, #8]
 8008514:	2b00      	cmp	r3, #0
 8008516:	d002      	beq.n	800851e <HAL_UARTEx_ReceiveToIdle_DMA+0x26>
 8008518:	88fb      	ldrh	r3, [r7, #6]
 800851a:	2b00      	cmp	r3, #0
 800851c:	d101      	bne.n	8008522 <HAL_UARTEx_ReceiveToIdle_DMA+0x2a>
    {
      return HAL_ERROR;
 800851e:	2301      	movs	r3, #1
 8008520:	e043      	b.n	80085aa <HAL_UARTEx_ReceiveToIdle_DMA+0xb2>
    }

    /* Set Reception type to reception till IDLE Event*/
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 8008522:	68fb      	ldr	r3, [r7, #12]
 8008524:	2201      	movs	r2, #1
 8008526:	631a      	str	r2, [r3, #48]	@ 0x30
    huart->RxEventType = HAL_UART_RXEVENT_TC;
 8008528:	68fb      	ldr	r3, [r7, #12]
 800852a:	2200      	movs	r2, #0
 800852c:	635a      	str	r2, [r3, #52]	@ 0x34

    status =  UART_Start_Receive_DMA(huart, pData, Size);
 800852e:	88fb      	ldrh	r3, [r7, #6]
 8008530:	461a      	mov	r2, r3
 8008532:	68b9      	ldr	r1, [r7, #8]
 8008534:	68f8      	ldr	r0, [r7, #12]
 8008536:	f000 fcd5 	bl	8008ee4 <UART_Start_Receive_DMA>
 800853a:	4603      	mov	r3, r0
 800853c:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

    /* Check Rx process has been successfully started */
    if (status == HAL_OK)
 8008540:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8008544:	2b00      	cmp	r3, #0
 8008546:	d12c      	bne.n	80085a2 <HAL_UARTEx_ReceiveToIdle_DMA+0xaa>
    {
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008548:	68fb      	ldr	r3, [r7, #12]
 800854a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800854c:	2b01      	cmp	r3, #1
 800854e:	d125      	bne.n	800859c <HAL_UARTEx_ReceiveToIdle_DMA+0xa4>
      {
        __HAL_UART_CLEAR_IDLEFLAG(huart);
 8008550:	2300      	movs	r3, #0
 8008552:	613b      	str	r3, [r7, #16]
 8008554:	68fb      	ldr	r3, [r7, #12]
 8008556:	681b      	ldr	r3, [r3, #0]
 8008558:	681b      	ldr	r3, [r3, #0]
 800855a:	613b      	str	r3, [r7, #16]
 800855c:	68fb      	ldr	r3, [r7, #12]
 800855e:	681b      	ldr	r3, [r3, #0]
 8008560:	685b      	ldr	r3, [r3, #4]
 8008562:	613b      	str	r3, [r7, #16]
 8008564:	693b      	ldr	r3, [r7, #16]
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008566:	68fb      	ldr	r3, [r7, #12]
 8008568:	681b      	ldr	r3, [r3, #0]
 800856a:	330c      	adds	r3, #12
 800856c:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800856e:	69bb      	ldr	r3, [r7, #24]
 8008570:	e853 3f00 	ldrex	r3, [r3]
 8008574:	617b      	str	r3, [r7, #20]
   return(result);
 8008576:	697b      	ldr	r3, [r7, #20]
 8008578:	f043 0310 	orr.w	r3, r3, #16
 800857c:	62bb      	str	r3, [r7, #40]	@ 0x28
 800857e:	68fb      	ldr	r3, [r7, #12]
 8008580:	681b      	ldr	r3, [r3, #0]
 8008582:	330c      	adds	r3, #12
 8008584:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8008586:	627a      	str	r2, [r7, #36]	@ 0x24
 8008588:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800858a:	6a39      	ldr	r1, [r7, #32]
 800858c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800858e:	e841 2300 	strex	r3, r2, [r1]
 8008592:	61fb      	str	r3, [r7, #28]
   return(result);
 8008594:	69fb      	ldr	r3, [r7, #28]
 8008596:	2b00      	cmp	r3, #0
 8008598:	d1e5      	bne.n	8008566 <HAL_UARTEx_ReceiveToIdle_DMA+0x6e>
 800859a:	e002      	b.n	80085a2 <HAL_UARTEx_ReceiveToIdle_DMA+0xaa>
      {
        /* In case of errors already pending when reception is started,
           Interrupts may have already been raised and lead to reception abortion.
           (Overrun error for instance).
           In such case Reception Type has been reset to HAL_UART_RECEPTION_STANDARD. */
        status = HAL_ERROR;
 800859c:	2301      	movs	r3, #1
 800859e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }

    return status;
 80085a2:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80085a6:	e000      	b.n	80085aa <HAL_UARTEx_ReceiveToIdle_DMA+0xb2>
  }
  else
  {
    return HAL_BUSY;
 80085a8:	2302      	movs	r3, #2
  }
}
 80085aa:	4618      	mov	r0, r3
 80085ac:	3730      	adds	r7, #48	@ 0x30
 80085ae:	46bd      	mov	sp, r7
 80085b0:	bd80      	pop	{r7, pc}

080085b2 <HAL_UART_Abort>:
  *           - Set handle State to READY
  * @note   This procedure is executed in blocking mode : when exiting function, Abort is considered as completed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Abort(UART_HandleTypeDef *huart)
{
 80085b2:	b580      	push	{r7, lr}
 80085b4:	b0a0      	sub	sp, #128	@ 0x80
 80085b6:	af00      	add	r7, sp, #0
 80085b8:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE, TCIE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE | USART_CR1_TCIE));
 80085ba:	687b      	ldr	r3, [r7, #4]
 80085bc:	681b      	ldr	r3, [r3, #0]
 80085be:	330c      	adds	r3, #12
 80085c0:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80085c2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80085c4:	e853 3f00 	ldrex	r3, [r3]
 80085c8:	65bb      	str	r3, [r7, #88]	@ 0x58
   return(result);
 80085ca:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80085cc:	f423 73f0 	bic.w	r3, r3, #480	@ 0x1e0
 80085d0:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80085d2:	687b      	ldr	r3, [r7, #4]
 80085d4:	681b      	ldr	r3, [r3, #0]
 80085d6:	330c      	adds	r3, #12
 80085d8:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 80085da:	66ba      	str	r2, [r7, #104]	@ 0x68
 80085dc:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80085de:	6e79      	ldr	r1, [r7, #100]	@ 0x64
 80085e0:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 80085e2:	e841 2300 	strex	r3, r2, [r1]
 80085e6:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 80085e8:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80085ea:	2b00      	cmp	r3, #0
 80085ec:	d1e5      	bne.n	80085ba <HAL_UART_Abort+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80085ee:	687b      	ldr	r3, [r7, #4]
 80085f0:	681b      	ldr	r3, [r3, #0]
 80085f2:	3314      	adds	r3, #20
 80085f4:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80085f6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80085f8:	e853 3f00 	ldrex	r3, [r3]
 80085fc:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 80085fe:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8008600:	f023 0301 	bic.w	r3, r3, #1
 8008604:	67bb      	str	r3, [r7, #120]	@ 0x78
 8008606:	687b      	ldr	r3, [r7, #4]
 8008608:	681b      	ldr	r3, [r3, #0]
 800860a:	3314      	adds	r3, #20
 800860c:	6fba      	ldr	r2, [r7, #120]	@ 0x78
 800860e:	657a      	str	r2, [r7, #84]	@ 0x54
 8008610:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008612:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8008614:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8008616:	e841 2300 	strex	r3, r2, [r1]
 800861a:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 800861c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800861e:	2b00      	cmp	r3, #0
 8008620:	d1e5      	bne.n	80085ee <HAL_UART_Abort+0x3c>

  /* If Reception till IDLE event was ongoing, disable IDLEIE interrupt */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008622:	687b      	ldr	r3, [r7, #4]
 8008624:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008626:	2b01      	cmp	r3, #1
 8008628:	d119      	bne.n	800865e <HAL_UART_Abort+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_IDLEIE));
 800862a:	687b      	ldr	r3, [r7, #4]
 800862c:	681b      	ldr	r3, [r3, #0]
 800862e:	330c      	adds	r3, #12
 8008630:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008632:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008634:	e853 3f00 	ldrex	r3, [r3]
 8008638:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800863a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800863c:	f023 0310 	bic.w	r3, r3, #16
 8008640:	677b      	str	r3, [r7, #116]	@ 0x74
 8008642:	687b      	ldr	r3, [r7, #4]
 8008644:	681b      	ldr	r3, [r3, #0]
 8008646:	330c      	adds	r3, #12
 8008648:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 800864a:	643a      	str	r2, [r7, #64]	@ 0x40
 800864c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800864e:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8008650:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8008652:	e841 2300 	strex	r3, r2, [r1]
 8008656:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8008658:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800865a:	2b00      	cmp	r3, #0
 800865c:	d1e5      	bne.n	800862a <HAL_UART_Abort+0x78>
  }

  /* Disable the UART DMA Tx request if enabled */
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT))
 800865e:	687b      	ldr	r3, [r7, #4]
 8008660:	681b      	ldr	r3, [r3, #0]
 8008662:	695b      	ldr	r3, [r3, #20]
 8008664:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008668:	2b80      	cmp	r3, #128	@ 0x80
 800866a:	d136      	bne.n	80086da <HAL_UART_Abort+0x128>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800866c:	687b      	ldr	r3, [r7, #4]
 800866e:	681b      	ldr	r3, [r3, #0]
 8008670:	3314      	adds	r3, #20
 8008672:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008674:	6a3b      	ldr	r3, [r7, #32]
 8008676:	e853 3f00 	ldrex	r3, [r3]
 800867a:	61fb      	str	r3, [r7, #28]
   return(result);
 800867c:	69fb      	ldr	r3, [r7, #28]
 800867e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8008682:	673b      	str	r3, [r7, #112]	@ 0x70
 8008684:	687b      	ldr	r3, [r7, #4]
 8008686:	681b      	ldr	r3, [r3, #0]
 8008688:	3314      	adds	r3, #20
 800868a:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 800868c:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800868e:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008690:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8008692:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8008694:	e841 2300 	strex	r3, r2, [r1]
 8008698:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800869a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800869c:	2b00      	cmp	r3, #0
 800869e:	d1e5      	bne.n	800866c <HAL_UART_Abort+0xba>

    /* Abort the UART DMA Tx stream: use blocking DMA Abort API (no callback) */
    if (huart->hdmatx != NULL)
 80086a0:	687b      	ldr	r3, [r7, #4]
 80086a2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80086a4:	2b00      	cmp	r3, #0
 80086a6:	d018      	beq.n	80086da <HAL_UART_Abort+0x128>
    {
      /* Set the UART DMA Abort callback to Null.
         No call back execution at end of DMA abort procedure */
      huart->hdmatx->XferAbortCallback = NULL;
 80086a8:	687b      	ldr	r3, [r7, #4]
 80086aa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80086ac:	2200      	movs	r2, #0
 80086ae:	651a      	str	r2, [r3, #80]	@ 0x50

      if (HAL_DMA_Abort(huart->hdmatx) != HAL_OK)
 80086b0:	687b      	ldr	r3, [r7, #4]
 80086b2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80086b4:	4618      	mov	r0, r3
 80086b6:	f7fa fe99 	bl	80033ec <HAL_DMA_Abort>
 80086ba:	4603      	mov	r3, r0
 80086bc:	2b00      	cmp	r3, #0
 80086be:	d00c      	beq.n	80086da <HAL_UART_Abort+0x128>
      {
        if (HAL_DMA_GetError(huart->hdmatx) == HAL_DMA_ERROR_TIMEOUT)
 80086c0:	687b      	ldr	r3, [r7, #4]
 80086c2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80086c4:	4618      	mov	r0, r3
 80086c6:	f7fb f8bb 	bl	8003840 <HAL_DMA_GetError>
 80086ca:	4603      	mov	r3, r0
 80086cc:	2b20      	cmp	r3, #32
 80086ce:	d104      	bne.n	80086da <HAL_UART_Abort+0x128>
        {
          /* Set error code to DMA */
          huart->ErrorCode = HAL_UART_ERROR_DMA;
 80086d0:	687b      	ldr	r3, [r7, #4]
 80086d2:	2210      	movs	r2, #16
 80086d4:	645a      	str	r2, [r3, #68]	@ 0x44

          return HAL_TIMEOUT;
 80086d6:	2303      	movs	r3, #3
 80086d8:	e052      	b.n	8008780 <HAL_UART_Abort+0x1ce>
      }
    }
  }

  /* Disable the UART DMA Rx request if enabled */
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80086da:	687b      	ldr	r3, [r7, #4]
 80086dc:	681b      	ldr	r3, [r3, #0]
 80086de:	695b      	ldr	r3, [r3, #20]
 80086e0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80086e4:	2b40      	cmp	r3, #64	@ 0x40
 80086e6:	d136      	bne.n	8008756 <HAL_UART_Abort+0x1a4>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80086e8:	687b      	ldr	r3, [r7, #4]
 80086ea:	681b      	ldr	r3, [r3, #0]
 80086ec:	3314      	adds	r3, #20
 80086ee:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80086f0:	68fb      	ldr	r3, [r7, #12]
 80086f2:	e853 3f00 	ldrex	r3, [r3]
 80086f6:	60bb      	str	r3, [r7, #8]
   return(result);
 80086f8:	68bb      	ldr	r3, [r7, #8]
 80086fa:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80086fe:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8008700:	687b      	ldr	r3, [r7, #4]
 8008702:	681b      	ldr	r3, [r3, #0]
 8008704:	3314      	adds	r3, #20
 8008706:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8008708:	61ba      	str	r2, [r7, #24]
 800870a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800870c:	6979      	ldr	r1, [r7, #20]
 800870e:	69ba      	ldr	r2, [r7, #24]
 8008710:	e841 2300 	strex	r3, r2, [r1]
 8008714:	613b      	str	r3, [r7, #16]
   return(result);
 8008716:	693b      	ldr	r3, [r7, #16]
 8008718:	2b00      	cmp	r3, #0
 800871a:	d1e5      	bne.n	80086e8 <HAL_UART_Abort+0x136>

    /* Abort the UART DMA Rx stream: use blocking DMA Abort API (no callback) */
    if (huart->hdmarx != NULL)
 800871c:	687b      	ldr	r3, [r7, #4]
 800871e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008720:	2b00      	cmp	r3, #0
 8008722:	d018      	beq.n	8008756 <HAL_UART_Abort+0x1a4>
    {
      /* Set the UART DMA Abort callback to Null.
         No call back execution at end of DMA abort procedure */
      huart->hdmarx->XferAbortCallback = NULL;
 8008724:	687b      	ldr	r3, [r7, #4]
 8008726:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008728:	2200      	movs	r2, #0
 800872a:	651a      	str	r2, [r3, #80]	@ 0x50

      if (HAL_DMA_Abort(huart->hdmarx) != HAL_OK)
 800872c:	687b      	ldr	r3, [r7, #4]
 800872e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008730:	4618      	mov	r0, r3
 8008732:	f7fa fe5b 	bl	80033ec <HAL_DMA_Abort>
 8008736:	4603      	mov	r3, r0
 8008738:	2b00      	cmp	r3, #0
 800873a:	d00c      	beq.n	8008756 <HAL_UART_Abort+0x1a4>
      {
        if (HAL_DMA_GetError(huart->hdmarx) == HAL_DMA_ERROR_TIMEOUT)
 800873c:	687b      	ldr	r3, [r7, #4]
 800873e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008740:	4618      	mov	r0, r3
 8008742:	f7fb f87d 	bl	8003840 <HAL_DMA_GetError>
 8008746:	4603      	mov	r3, r0
 8008748:	2b20      	cmp	r3, #32
 800874a:	d104      	bne.n	8008756 <HAL_UART_Abort+0x1a4>
        {
          /* Set error code to DMA */
          huart->ErrorCode = HAL_UART_ERROR_DMA;
 800874c:	687b      	ldr	r3, [r7, #4]
 800874e:	2210      	movs	r2, #16
 8008750:	645a      	str	r2, [r3, #68]	@ 0x44

          return HAL_TIMEOUT;
 8008752:	2303      	movs	r3, #3
 8008754:	e014      	b.n	8008780 <HAL_UART_Abort+0x1ce>
      }
    }
  }

  /* Reset Tx and Rx transfer counters */
  huart->TxXferCount = 0x00U;
 8008756:	687b      	ldr	r3, [r7, #4]
 8008758:	2200      	movs	r2, #0
 800875a:	84da      	strh	r2, [r3, #38]	@ 0x26
  huart->RxXferCount = 0x00U;
 800875c:	687b      	ldr	r3, [r7, #4]
 800875e:	2200      	movs	r2, #0
 8008760:	85da      	strh	r2, [r3, #46]	@ 0x2e

  /* Reset ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008762:	687b      	ldr	r3, [r7, #4]
 8008764:	2200      	movs	r2, #0
 8008766:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Restore huart->RxState and huart->gState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8008768:	687b      	ldr	r3, [r7, #4]
 800876a:	2220      	movs	r2, #32
 800876c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->gState = HAL_UART_STATE_READY;
 8008770:	687b      	ldr	r3, [r7, #4]
 8008772:	2220      	movs	r2, #32
 8008774:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008778:	687b      	ldr	r3, [r7, #4]
 800877a:	2200      	movs	r2, #0
 800877c:	631a      	str	r2, [r3, #48]	@ 0x30

  return HAL_OK;
 800877e:	2300      	movs	r3, #0
}
 8008780:	4618      	mov	r0, r3
 8008782:	3780      	adds	r7, #128	@ 0x80
 8008784:	46bd      	mov	sp, r7
 8008786:	bd80      	pop	{r7, pc}

08008788 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8008788:	b580      	push	{r7, lr}
 800878a:	b0ba      	sub	sp, #232	@ 0xe8
 800878c:	af00      	add	r7, sp, #0
 800878e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8008790:	687b      	ldr	r3, [r7, #4]
 8008792:	681b      	ldr	r3, [r3, #0]
 8008794:	681b      	ldr	r3, [r3, #0]
 8008796:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800879a:	687b      	ldr	r3, [r7, #4]
 800879c:	681b      	ldr	r3, [r3, #0]
 800879e:	68db      	ldr	r3, [r3, #12]
 80087a0:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80087a4:	687b      	ldr	r3, [r7, #4]
 80087a6:	681b      	ldr	r3, [r3, #0]
 80087a8:	695b      	ldr	r3, [r3, #20]
 80087aa:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 80087ae:	2300      	movs	r3, #0
 80087b0:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 80087b4:	2300      	movs	r3, #0
 80087b6:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 80087ba:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80087be:	f003 030f 	and.w	r3, r3, #15
 80087c2:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 80087c6:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80087ca:	2b00      	cmp	r3, #0
 80087cc:	d10f      	bne.n	80087ee <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80087ce:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80087d2:	f003 0320 	and.w	r3, r3, #32
 80087d6:	2b00      	cmp	r3, #0
 80087d8:	d009      	beq.n	80087ee <HAL_UART_IRQHandler+0x66>
 80087da:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80087de:	f003 0320 	and.w	r3, r3, #32
 80087e2:	2b00      	cmp	r3, #0
 80087e4:	d003      	beq.n	80087ee <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 80087e6:	6878      	ldr	r0, [r7, #4]
 80087e8:	f000 fd1d 	bl	8009226 <UART_Receive_IT>
      return;
 80087ec:	e25b      	b.n	8008ca6 <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 80087ee:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80087f2:	2b00      	cmp	r3, #0
 80087f4:	f000 80de 	beq.w	80089b4 <HAL_UART_IRQHandler+0x22c>
 80087f8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80087fc:	f003 0301 	and.w	r3, r3, #1
 8008800:	2b00      	cmp	r3, #0
 8008802:	d106      	bne.n	8008812 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8008804:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008808:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 800880c:	2b00      	cmp	r3, #0
 800880e:	f000 80d1 	beq.w	80089b4 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8008812:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008816:	f003 0301 	and.w	r3, r3, #1
 800881a:	2b00      	cmp	r3, #0
 800881c:	d00b      	beq.n	8008836 <HAL_UART_IRQHandler+0xae>
 800881e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008822:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008826:	2b00      	cmp	r3, #0
 8008828:	d005      	beq.n	8008836 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800882a:	687b      	ldr	r3, [r7, #4]
 800882c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800882e:	f043 0201 	orr.w	r2, r3, #1
 8008832:	687b      	ldr	r3, [r7, #4]
 8008834:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8008836:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800883a:	f003 0304 	and.w	r3, r3, #4
 800883e:	2b00      	cmp	r3, #0
 8008840:	d00b      	beq.n	800885a <HAL_UART_IRQHandler+0xd2>
 8008842:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008846:	f003 0301 	and.w	r3, r3, #1
 800884a:	2b00      	cmp	r3, #0
 800884c:	d005      	beq.n	800885a <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800884e:	687b      	ldr	r3, [r7, #4]
 8008850:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008852:	f043 0202 	orr.w	r2, r3, #2
 8008856:	687b      	ldr	r3, [r7, #4]
 8008858:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800885a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800885e:	f003 0302 	and.w	r3, r3, #2
 8008862:	2b00      	cmp	r3, #0
 8008864:	d00b      	beq.n	800887e <HAL_UART_IRQHandler+0xf6>
 8008866:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800886a:	f003 0301 	and.w	r3, r3, #1
 800886e:	2b00      	cmp	r3, #0
 8008870:	d005      	beq.n	800887e <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8008872:	687b      	ldr	r3, [r7, #4]
 8008874:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008876:	f043 0204 	orr.w	r2, r3, #4
 800887a:	687b      	ldr	r3, [r7, #4]
 800887c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 800887e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008882:	f003 0308 	and.w	r3, r3, #8
 8008886:	2b00      	cmp	r3, #0
 8008888:	d011      	beq.n	80088ae <HAL_UART_IRQHandler+0x126>
 800888a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800888e:	f003 0320 	and.w	r3, r3, #32
 8008892:	2b00      	cmp	r3, #0
 8008894:	d105      	bne.n	80088a2 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8008896:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800889a:	f003 0301 	and.w	r3, r3, #1
 800889e:	2b00      	cmp	r3, #0
 80088a0:	d005      	beq.n	80088ae <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80088a2:	687b      	ldr	r3, [r7, #4]
 80088a4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80088a6:	f043 0208 	orr.w	r2, r3, #8
 80088aa:	687b      	ldr	r3, [r7, #4]
 80088ac:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80088ae:	687b      	ldr	r3, [r7, #4]
 80088b0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80088b2:	2b00      	cmp	r3, #0
 80088b4:	f000 81f2 	beq.w	8008c9c <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80088b8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80088bc:	f003 0320 	and.w	r3, r3, #32
 80088c0:	2b00      	cmp	r3, #0
 80088c2:	d008      	beq.n	80088d6 <HAL_UART_IRQHandler+0x14e>
 80088c4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80088c8:	f003 0320 	and.w	r3, r3, #32
 80088cc:	2b00      	cmp	r3, #0
 80088ce:	d002      	beq.n	80088d6 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 80088d0:	6878      	ldr	r0, [r7, #4]
 80088d2:	f000 fca8 	bl	8009226 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80088d6:	687b      	ldr	r3, [r7, #4]
 80088d8:	681b      	ldr	r3, [r3, #0]
 80088da:	695b      	ldr	r3, [r3, #20]
 80088dc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80088e0:	2b40      	cmp	r3, #64	@ 0x40
 80088e2:	bf0c      	ite	eq
 80088e4:	2301      	moveq	r3, #1
 80088e6:	2300      	movne	r3, #0
 80088e8:	b2db      	uxtb	r3, r3
 80088ea:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80088ee:	687b      	ldr	r3, [r7, #4]
 80088f0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80088f2:	f003 0308 	and.w	r3, r3, #8
 80088f6:	2b00      	cmp	r3, #0
 80088f8:	d103      	bne.n	8008902 <HAL_UART_IRQHandler+0x17a>
 80088fa:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80088fe:	2b00      	cmp	r3, #0
 8008900:	d04f      	beq.n	80089a2 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8008902:	6878      	ldr	r0, [r7, #4]
 8008904:	f000 fbb0 	bl	8009068 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008908:	687b      	ldr	r3, [r7, #4]
 800890a:	681b      	ldr	r3, [r3, #0]
 800890c:	695b      	ldr	r3, [r3, #20]
 800890e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008912:	2b40      	cmp	r3, #64	@ 0x40
 8008914:	d141      	bne.n	800899a <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008916:	687b      	ldr	r3, [r7, #4]
 8008918:	681b      	ldr	r3, [r3, #0]
 800891a:	3314      	adds	r3, #20
 800891c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008920:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8008924:	e853 3f00 	ldrex	r3, [r3]
 8008928:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 800892c:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8008930:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008934:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8008938:	687b      	ldr	r3, [r7, #4]
 800893a:	681b      	ldr	r3, [r3, #0]
 800893c:	3314      	adds	r3, #20
 800893e:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8008942:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8008946:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800894a:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800894e:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8008952:	e841 2300 	strex	r3, r2, [r1]
 8008956:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800895a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800895e:	2b00      	cmp	r3, #0
 8008960:	d1d9      	bne.n	8008916 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8008962:	687b      	ldr	r3, [r7, #4]
 8008964:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008966:	2b00      	cmp	r3, #0
 8008968:	d013      	beq.n	8008992 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800896a:	687b      	ldr	r3, [r7, #4]
 800896c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800896e:	4a7e      	ldr	r2, [pc, #504]	@ (8008b68 <HAL_UART_IRQHandler+0x3e0>)
 8008970:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8008972:	687b      	ldr	r3, [r7, #4]
 8008974:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008976:	4618      	mov	r0, r3
 8008978:	f7fa fda8 	bl	80034cc <HAL_DMA_Abort_IT>
 800897c:	4603      	mov	r3, r0
 800897e:	2b00      	cmp	r3, #0
 8008980:	d016      	beq.n	80089b0 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8008982:	687b      	ldr	r3, [r7, #4]
 8008984:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008986:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008988:	687a      	ldr	r2, [r7, #4]
 800898a:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 800898c:	4610      	mov	r0, r2
 800898e:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008990:	e00e      	b.n	80089b0 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8008992:	6878      	ldr	r0, [r7, #4]
 8008994:	f7f8 fc8e 	bl	80012b4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008998:	e00a      	b.n	80089b0 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800899a:	6878      	ldr	r0, [r7, #4]
 800899c:	f7f8 fc8a 	bl	80012b4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80089a0:	e006      	b.n	80089b0 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80089a2:	6878      	ldr	r0, [r7, #4]
 80089a4:	f7f8 fc86 	bl	80012b4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80089a8:	687b      	ldr	r3, [r7, #4]
 80089aa:	2200      	movs	r2, #0
 80089ac:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 80089ae:	e175      	b.n	8008c9c <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80089b0:	bf00      	nop
    return;
 80089b2:	e173      	b.n	8008c9c <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80089b4:	687b      	ldr	r3, [r7, #4]
 80089b6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80089b8:	2b01      	cmp	r3, #1
 80089ba:	f040 814f 	bne.w	8008c5c <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 80089be:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80089c2:	f003 0310 	and.w	r3, r3, #16
 80089c6:	2b00      	cmp	r3, #0
 80089c8:	f000 8148 	beq.w	8008c5c <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 80089cc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80089d0:	f003 0310 	and.w	r3, r3, #16
 80089d4:	2b00      	cmp	r3, #0
 80089d6:	f000 8141 	beq.w	8008c5c <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 80089da:	2300      	movs	r3, #0
 80089dc:	60bb      	str	r3, [r7, #8]
 80089de:	687b      	ldr	r3, [r7, #4]
 80089e0:	681b      	ldr	r3, [r3, #0]
 80089e2:	681b      	ldr	r3, [r3, #0]
 80089e4:	60bb      	str	r3, [r7, #8]
 80089e6:	687b      	ldr	r3, [r7, #4]
 80089e8:	681b      	ldr	r3, [r3, #0]
 80089ea:	685b      	ldr	r3, [r3, #4]
 80089ec:	60bb      	str	r3, [r7, #8]
 80089ee:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80089f0:	687b      	ldr	r3, [r7, #4]
 80089f2:	681b      	ldr	r3, [r3, #0]
 80089f4:	695b      	ldr	r3, [r3, #20]
 80089f6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80089fa:	2b40      	cmp	r3, #64	@ 0x40
 80089fc:	f040 80b6 	bne.w	8008b6c <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8008a00:	687b      	ldr	r3, [r7, #4]
 8008a02:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008a04:	681b      	ldr	r3, [r3, #0]
 8008a06:	685b      	ldr	r3, [r3, #4]
 8008a08:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8008a0c:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8008a10:	2b00      	cmp	r3, #0
 8008a12:	f000 8145 	beq.w	8008ca0 <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8008a16:	687b      	ldr	r3, [r7, #4]
 8008a18:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8008a1a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8008a1e:	429a      	cmp	r2, r3
 8008a20:	f080 813e 	bcs.w	8008ca0 <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8008a24:	687b      	ldr	r3, [r7, #4]
 8008a26:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8008a2a:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8008a2c:	687b      	ldr	r3, [r7, #4]
 8008a2e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008a30:	69db      	ldr	r3, [r3, #28]
 8008a32:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008a36:	f000 8088 	beq.w	8008b4a <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8008a3a:	687b      	ldr	r3, [r7, #4]
 8008a3c:	681b      	ldr	r3, [r3, #0]
 8008a3e:	330c      	adds	r3, #12
 8008a40:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008a44:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8008a48:	e853 3f00 	ldrex	r3, [r3]
 8008a4c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8008a50:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8008a54:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8008a58:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8008a5c:	687b      	ldr	r3, [r7, #4]
 8008a5e:	681b      	ldr	r3, [r3, #0]
 8008a60:	330c      	adds	r3, #12
 8008a62:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8008a66:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8008a6a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008a6e:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8008a72:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8008a76:	e841 2300 	strex	r3, r2, [r1]
 8008a7a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8008a7e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8008a82:	2b00      	cmp	r3, #0
 8008a84:	d1d9      	bne.n	8008a3a <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008a86:	687b      	ldr	r3, [r7, #4]
 8008a88:	681b      	ldr	r3, [r3, #0]
 8008a8a:	3314      	adds	r3, #20
 8008a8c:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008a8e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8008a90:	e853 3f00 	ldrex	r3, [r3]
 8008a94:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8008a96:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8008a98:	f023 0301 	bic.w	r3, r3, #1
 8008a9c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8008aa0:	687b      	ldr	r3, [r7, #4]
 8008aa2:	681b      	ldr	r3, [r3, #0]
 8008aa4:	3314      	adds	r3, #20
 8008aa6:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8008aaa:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8008aae:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008ab0:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8008ab2:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8008ab6:	e841 2300 	strex	r3, r2, [r1]
 8008aba:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8008abc:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8008abe:	2b00      	cmp	r3, #0
 8008ac0:	d1e1      	bne.n	8008a86 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008ac2:	687b      	ldr	r3, [r7, #4]
 8008ac4:	681b      	ldr	r3, [r3, #0]
 8008ac6:	3314      	adds	r3, #20
 8008ac8:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008aca:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8008acc:	e853 3f00 	ldrex	r3, [r3]
 8008ad0:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8008ad2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8008ad4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008ad8:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8008adc:	687b      	ldr	r3, [r7, #4]
 8008ade:	681b      	ldr	r3, [r3, #0]
 8008ae0:	3314      	adds	r3, #20
 8008ae2:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8008ae6:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8008ae8:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008aea:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8008aec:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8008aee:	e841 2300 	strex	r3, r2, [r1]
 8008af2:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8008af4:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8008af6:	2b00      	cmp	r3, #0
 8008af8:	d1e3      	bne.n	8008ac2 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8008afa:	687b      	ldr	r3, [r7, #4]
 8008afc:	2220      	movs	r2, #32
 8008afe:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008b02:	687b      	ldr	r3, [r7, #4]
 8008b04:	2200      	movs	r2, #0
 8008b06:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008b08:	687b      	ldr	r3, [r7, #4]
 8008b0a:	681b      	ldr	r3, [r3, #0]
 8008b0c:	330c      	adds	r3, #12
 8008b0e:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008b10:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008b12:	e853 3f00 	ldrex	r3, [r3]
 8008b16:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8008b18:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008b1a:	f023 0310 	bic.w	r3, r3, #16
 8008b1e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8008b22:	687b      	ldr	r3, [r7, #4]
 8008b24:	681b      	ldr	r3, [r3, #0]
 8008b26:	330c      	adds	r3, #12
 8008b28:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8008b2c:	65ba      	str	r2, [r7, #88]	@ 0x58
 8008b2e:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008b30:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8008b32:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8008b34:	e841 2300 	strex	r3, r2, [r1]
 8008b38:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8008b3a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008b3c:	2b00      	cmp	r3, #0
 8008b3e:	d1e3      	bne.n	8008b08 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8008b40:	687b      	ldr	r3, [r7, #4]
 8008b42:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008b44:	4618      	mov	r0, r3
 8008b46:	f7fa fc51 	bl	80033ec <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8008b4a:	687b      	ldr	r3, [r7, #4]
 8008b4c:	2202      	movs	r2, #2
 8008b4e:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8008b50:	687b      	ldr	r3, [r7, #4]
 8008b52:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8008b54:	687b      	ldr	r3, [r7, #4]
 8008b56:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8008b58:	b29b      	uxth	r3, r3
 8008b5a:	1ad3      	subs	r3, r2, r3
 8008b5c:	b29b      	uxth	r3, r3
 8008b5e:	4619      	mov	r1, r3
 8008b60:	6878      	ldr	r0, [r7, #4]
 8008b62:	f7f8 fb91 	bl	8001288 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8008b66:	e09b      	b.n	8008ca0 <HAL_UART_IRQHandler+0x518>
 8008b68:	0800912f 	.word	0x0800912f
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8008b6c:	687b      	ldr	r3, [r7, #4]
 8008b6e:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8008b70:	687b      	ldr	r3, [r7, #4]
 8008b72:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8008b74:	b29b      	uxth	r3, r3
 8008b76:	1ad3      	subs	r3, r2, r3
 8008b78:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8008b7c:	687b      	ldr	r3, [r7, #4]
 8008b7e:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8008b80:	b29b      	uxth	r3, r3
 8008b82:	2b00      	cmp	r3, #0
 8008b84:	f000 808e 	beq.w	8008ca4 <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 8008b88:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8008b8c:	2b00      	cmp	r3, #0
 8008b8e:	f000 8089 	beq.w	8008ca4 <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008b92:	687b      	ldr	r3, [r7, #4]
 8008b94:	681b      	ldr	r3, [r3, #0]
 8008b96:	330c      	adds	r3, #12
 8008b98:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008b9a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008b9c:	e853 3f00 	ldrex	r3, [r3]
 8008ba0:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8008ba2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008ba4:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8008ba8:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8008bac:	687b      	ldr	r3, [r7, #4]
 8008bae:	681b      	ldr	r3, [r3, #0]
 8008bb0:	330c      	adds	r3, #12
 8008bb2:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 8008bb6:	647a      	str	r2, [r7, #68]	@ 0x44
 8008bb8:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008bba:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8008bbc:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8008bbe:	e841 2300 	strex	r3, r2, [r1]
 8008bc2:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8008bc4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008bc6:	2b00      	cmp	r3, #0
 8008bc8:	d1e3      	bne.n	8008b92 <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008bca:	687b      	ldr	r3, [r7, #4]
 8008bcc:	681b      	ldr	r3, [r3, #0]
 8008bce:	3314      	adds	r3, #20
 8008bd0:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008bd2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008bd4:	e853 3f00 	ldrex	r3, [r3]
 8008bd8:	623b      	str	r3, [r7, #32]
   return(result);
 8008bda:	6a3b      	ldr	r3, [r7, #32]
 8008bdc:	f023 0301 	bic.w	r3, r3, #1
 8008be0:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8008be4:	687b      	ldr	r3, [r7, #4]
 8008be6:	681b      	ldr	r3, [r3, #0]
 8008be8:	3314      	adds	r3, #20
 8008bea:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8008bee:	633a      	str	r2, [r7, #48]	@ 0x30
 8008bf0:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008bf2:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8008bf4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008bf6:	e841 2300 	strex	r3, r2, [r1]
 8008bfa:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8008bfc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008bfe:	2b00      	cmp	r3, #0
 8008c00:	d1e3      	bne.n	8008bca <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8008c02:	687b      	ldr	r3, [r7, #4]
 8008c04:	2220      	movs	r2, #32
 8008c06:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008c0a:	687b      	ldr	r3, [r7, #4]
 8008c0c:	2200      	movs	r2, #0
 8008c0e:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008c10:	687b      	ldr	r3, [r7, #4]
 8008c12:	681b      	ldr	r3, [r3, #0]
 8008c14:	330c      	adds	r3, #12
 8008c16:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008c18:	693b      	ldr	r3, [r7, #16]
 8008c1a:	e853 3f00 	ldrex	r3, [r3]
 8008c1e:	60fb      	str	r3, [r7, #12]
   return(result);
 8008c20:	68fb      	ldr	r3, [r7, #12]
 8008c22:	f023 0310 	bic.w	r3, r3, #16
 8008c26:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8008c2a:	687b      	ldr	r3, [r7, #4]
 8008c2c:	681b      	ldr	r3, [r3, #0]
 8008c2e:	330c      	adds	r3, #12
 8008c30:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8008c34:	61fa      	str	r2, [r7, #28]
 8008c36:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008c38:	69b9      	ldr	r1, [r7, #24]
 8008c3a:	69fa      	ldr	r2, [r7, #28]
 8008c3c:	e841 2300 	strex	r3, r2, [r1]
 8008c40:	617b      	str	r3, [r7, #20]
   return(result);
 8008c42:	697b      	ldr	r3, [r7, #20]
 8008c44:	2b00      	cmp	r3, #0
 8008c46:	d1e3      	bne.n	8008c10 <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8008c48:	687b      	ldr	r3, [r7, #4]
 8008c4a:	2202      	movs	r2, #2
 8008c4c:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8008c4e:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8008c52:	4619      	mov	r1, r3
 8008c54:	6878      	ldr	r0, [r7, #4]
 8008c56:	f7f8 fb17 	bl	8001288 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8008c5a:	e023      	b.n	8008ca4 <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8008c5c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008c60:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008c64:	2b00      	cmp	r3, #0
 8008c66:	d009      	beq.n	8008c7c <HAL_UART_IRQHandler+0x4f4>
 8008c68:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008c6c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008c70:	2b00      	cmp	r3, #0
 8008c72:	d003      	beq.n	8008c7c <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 8008c74:	6878      	ldr	r0, [r7, #4]
 8008c76:	f000 fa6e 	bl	8009156 <UART_Transmit_IT>
    return;
 8008c7a:	e014      	b.n	8008ca6 <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8008c7c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008c80:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008c84:	2b00      	cmp	r3, #0
 8008c86:	d00e      	beq.n	8008ca6 <HAL_UART_IRQHandler+0x51e>
 8008c88:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008c8c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008c90:	2b00      	cmp	r3, #0
 8008c92:	d008      	beq.n	8008ca6 <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 8008c94:	6878      	ldr	r0, [r7, #4]
 8008c96:	f000 faae 	bl	80091f6 <UART_EndTransmit_IT>
    return;
 8008c9a:	e004      	b.n	8008ca6 <HAL_UART_IRQHandler+0x51e>
    return;
 8008c9c:	bf00      	nop
 8008c9e:	e002      	b.n	8008ca6 <HAL_UART_IRQHandler+0x51e>
      return;
 8008ca0:	bf00      	nop
 8008ca2:	e000      	b.n	8008ca6 <HAL_UART_IRQHandler+0x51e>
      return;
 8008ca4:	bf00      	nop
  }
}
 8008ca6:	37e8      	adds	r7, #232	@ 0xe8
 8008ca8:	46bd      	mov	sp, r7
 8008caa:	bd80      	pop	{r7, pc}

08008cac <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8008cac:	b480      	push	{r7}
 8008cae:	b083      	sub	sp, #12
 8008cb0:	af00      	add	r7, sp, #0
 8008cb2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8008cb4:	bf00      	nop
 8008cb6:	370c      	adds	r7, #12
 8008cb8:	46bd      	mov	sp, r7
 8008cba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008cbe:	4770      	bx	lr

08008cc0 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8008cc0:	b480      	push	{r7}
 8008cc2:	b083      	sub	sp, #12
 8008cc4:	af00      	add	r7, sp, #0
 8008cc6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8008cc8:	bf00      	nop
 8008cca:	370c      	adds	r7, #12
 8008ccc:	46bd      	mov	sp, r7
 8008cce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008cd2:	4770      	bx	lr

08008cd4 <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8008cd4:	b480      	push	{r7}
 8008cd6:	b083      	sub	sp, #12
 8008cd8:	af00      	add	r7, sp, #0
 8008cda:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 8008cdc:	bf00      	nop
 8008cde:	370c      	adds	r7, #12
 8008ce0:	46bd      	mov	sp, r7
 8008ce2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ce6:	4770      	bx	lr

08008ce8 <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8008ce8:	b580      	push	{r7, lr}
 8008cea:	b09c      	sub	sp, #112	@ 0x70
 8008cec:	af00      	add	r7, sp, #0
 8008cee:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8008cf0:	687b      	ldr	r3, [r7, #4]
 8008cf2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008cf4:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 8008cf6:	687b      	ldr	r3, [r7, #4]
 8008cf8:	681b      	ldr	r3, [r3, #0]
 8008cfa:	681b      	ldr	r3, [r3, #0]
 8008cfc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008d00:	2b00      	cmp	r3, #0
 8008d02:	d172      	bne.n	8008dea <UART_DMAReceiveCplt+0x102>
  {
    huart->RxXferCount = 0U;
 8008d04:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8008d06:	2200      	movs	r2, #0
 8008d08:	85da      	strh	r2, [r3, #46]	@ 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8008d0a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8008d0c:	681b      	ldr	r3, [r3, #0]
 8008d0e:	330c      	adds	r3, #12
 8008d10:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008d12:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008d14:	e853 3f00 	ldrex	r3, [r3]
 8008d18:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8008d1a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008d1c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8008d20:	66bb      	str	r3, [r7, #104]	@ 0x68
 8008d22:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8008d24:	681b      	ldr	r3, [r3, #0]
 8008d26:	330c      	adds	r3, #12
 8008d28:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8008d2a:	65ba      	str	r2, [r7, #88]	@ 0x58
 8008d2c:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008d2e:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8008d30:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8008d32:	e841 2300 	strex	r3, r2, [r1]
 8008d36:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8008d38:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008d3a:	2b00      	cmp	r3, #0
 8008d3c:	d1e5      	bne.n	8008d0a <UART_DMAReceiveCplt+0x22>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008d3e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8008d40:	681b      	ldr	r3, [r3, #0]
 8008d42:	3314      	adds	r3, #20
 8008d44:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008d46:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008d48:	e853 3f00 	ldrex	r3, [r3]
 8008d4c:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8008d4e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008d50:	f023 0301 	bic.w	r3, r3, #1
 8008d54:	667b      	str	r3, [r7, #100]	@ 0x64
 8008d56:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8008d58:	681b      	ldr	r3, [r3, #0]
 8008d5a:	3314      	adds	r3, #20
 8008d5c:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8008d5e:	647a      	str	r2, [r7, #68]	@ 0x44
 8008d60:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008d62:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8008d64:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8008d66:	e841 2300 	strex	r3, r2, [r1]
 8008d6a:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8008d6c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008d6e:	2b00      	cmp	r3, #0
 8008d70:	d1e5      	bne.n	8008d3e <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008d72:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8008d74:	681b      	ldr	r3, [r3, #0]
 8008d76:	3314      	adds	r3, #20
 8008d78:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008d7a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008d7c:	e853 3f00 	ldrex	r3, [r3]
 8008d80:	623b      	str	r3, [r7, #32]
   return(result);
 8008d82:	6a3b      	ldr	r3, [r7, #32]
 8008d84:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008d88:	663b      	str	r3, [r7, #96]	@ 0x60
 8008d8a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8008d8c:	681b      	ldr	r3, [r3, #0]
 8008d8e:	3314      	adds	r3, #20
 8008d90:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8008d92:	633a      	str	r2, [r7, #48]	@ 0x30
 8008d94:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008d96:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8008d98:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008d9a:	e841 2300 	strex	r3, r2, [r1]
 8008d9e:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8008da0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008da2:	2b00      	cmp	r3, #0
 8008da4:	d1e5      	bne.n	8008d72 <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8008da6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8008da8:	2220      	movs	r2, #32
 8008daa:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008dae:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8008db0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008db2:	2b01      	cmp	r3, #1
 8008db4:	d119      	bne.n	8008dea <UART_DMAReceiveCplt+0x102>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008db6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8008db8:	681b      	ldr	r3, [r3, #0]
 8008dba:	330c      	adds	r3, #12
 8008dbc:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008dbe:	693b      	ldr	r3, [r7, #16]
 8008dc0:	e853 3f00 	ldrex	r3, [r3]
 8008dc4:	60fb      	str	r3, [r7, #12]
   return(result);
 8008dc6:	68fb      	ldr	r3, [r7, #12]
 8008dc8:	f023 0310 	bic.w	r3, r3, #16
 8008dcc:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8008dce:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8008dd0:	681b      	ldr	r3, [r3, #0]
 8008dd2:	330c      	adds	r3, #12
 8008dd4:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8008dd6:	61fa      	str	r2, [r7, #28]
 8008dd8:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008dda:	69b9      	ldr	r1, [r7, #24]
 8008ddc:	69fa      	ldr	r2, [r7, #28]
 8008dde:	e841 2300 	strex	r3, r2, [r1]
 8008de2:	617b      	str	r3, [r7, #20]
   return(result);
 8008de4:	697b      	ldr	r3, [r7, #20]
 8008de6:	2b00      	cmp	r3, #0
 8008de8:	d1e5      	bne.n	8008db6 <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
   In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8008dea:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8008dec:	2200      	movs	r2, #0
 8008dee:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008df0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8008df2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008df4:	2b01      	cmp	r3, #1
 8008df6:	d106      	bne.n	8008e06 <UART_DMAReceiveCplt+0x11e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8008df8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8008dfa:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8008dfc:	4619      	mov	r1, r3
 8008dfe:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8008e00:	f7f8 fa42 	bl	8001288 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8008e04:	e002      	b.n	8008e0c <UART_DMAReceiveCplt+0x124>
    HAL_UART_RxCpltCallback(huart);
 8008e06:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8008e08:	f7ff ff5a 	bl	8008cc0 <HAL_UART_RxCpltCallback>
}
 8008e0c:	bf00      	nop
 8008e0e:	3770      	adds	r7, #112	@ 0x70
 8008e10:	46bd      	mov	sp, r7
 8008e12:	bd80      	pop	{r7, pc}

08008e14 <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8008e14:	b580      	push	{r7, lr}
 8008e16:	b084      	sub	sp, #16
 8008e18:	af00      	add	r7, sp, #0
 8008e1a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8008e1c:	687b      	ldr	r3, [r7, #4]
 8008e1e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008e20:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 8008e22:	68fb      	ldr	r3, [r7, #12]
 8008e24:	2201      	movs	r2, #1
 8008e26:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008e28:	68fb      	ldr	r3, [r7, #12]
 8008e2a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008e2c:	2b01      	cmp	r3, #1
 8008e2e:	d108      	bne.n	8008e42 <UART_DMARxHalfCplt+0x2e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 8008e30:	68fb      	ldr	r3, [r7, #12]
 8008e32:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8008e34:	085b      	lsrs	r3, r3, #1
 8008e36:	b29b      	uxth	r3, r3
 8008e38:	4619      	mov	r1, r3
 8008e3a:	68f8      	ldr	r0, [r7, #12]
 8008e3c:	f7f8 fa24 	bl	8001288 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8008e40:	e002      	b.n	8008e48 <UART_DMARxHalfCplt+0x34>
    HAL_UART_RxHalfCpltCallback(huart);
 8008e42:	68f8      	ldr	r0, [r7, #12]
 8008e44:	f7ff ff46 	bl	8008cd4 <HAL_UART_RxHalfCpltCallback>
}
 8008e48:	bf00      	nop
 8008e4a:	3710      	adds	r7, #16
 8008e4c:	46bd      	mov	sp, r7
 8008e4e:	bd80      	pop	{r7, pc}

08008e50 <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8008e50:	b580      	push	{r7, lr}
 8008e52:	b084      	sub	sp, #16
 8008e54:	af00      	add	r7, sp, #0
 8008e56:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 8008e58:	2300      	movs	r3, #0
 8008e5a:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8008e5c:	687b      	ldr	r3, [r7, #4]
 8008e5e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008e60:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8008e62:	68bb      	ldr	r3, [r7, #8]
 8008e64:	681b      	ldr	r3, [r3, #0]
 8008e66:	695b      	ldr	r3, [r3, #20]
 8008e68:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008e6c:	2b80      	cmp	r3, #128	@ 0x80
 8008e6e:	bf0c      	ite	eq
 8008e70:	2301      	moveq	r3, #1
 8008e72:	2300      	movne	r3, #0
 8008e74:	b2db      	uxtb	r3, r3
 8008e76:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8008e78:	68bb      	ldr	r3, [r7, #8]
 8008e7a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8008e7e:	b2db      	uxtb	r3, r3
 8008e80:	2b21      	cmp	r3, #33	@ 0x21
 8008e82:	d108      	bne.n	8008e96 <UART_DMAError+0x46>
 8008e84:	68fb      	ldr	r3, [r7, #12]
 8008e86:	2b00      	cmp	r3, #0
 8008e88:	d005      	beq.n	8008e96 <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 8008e8a:	68bb      	ldr	r3, [r7, #8]
 8008e8c:	2200      	movs	r2, #0
 8008e8e:	84da      	strh	r2, [r3, #38]	@ 0x26
    UART_EndTxTransfer(huart);
 8008e90:	68b8      	ldr	r0, [r7, #8]
 8008e92:	f000 f8c1 	bl	8009018 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8008e96:	68bb      	ldr	r3, [r7, #8]
 8008e98:	681b      	ldr	r3, [r3, #0]
 8008e9a:	695b      	ldr	r3, [r3, #20]
 8008e9c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008ea0:	2b40      	cmp	r3, #64	@ 0x40
 8008ea2:	bf0c      	ite	eq
 8008ea4:	2301      	moveq	r3, #1
 8008ea6:	2300      	movne	r3, #0
 8008ea8:	b2db      	uxtb	r3, r3
 8008eaa:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8008eac:	68bb      	ldr	r3, [r7, #8]
 8008eae:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8008eb2:	b2db      	uxtb	r3, r3
 8008eb4:	2b22      	cmp	r3, #34	@ 0x22
 8008eb6:	d108      	bne.n	8008eca <UART_DMAError+0x7a>
 8008eb8:	68fb      	ldr	r3, [r7, #12]
 8008eba:	2b00      	cmp	r3, #0
 8008ebc:	d005      	beq.n	8008eca <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 8008ebe:	68bb      	ldr	r3, [r7, #8]
 8008ec0:	2200      	movs	r2, #0
 8008ec2:	85da      	strh	r2, [r3, #46]	@ 0x2e
    UART_EndRxTransfer(huart);
 8008ec4:	68b8      	ldr	r0, [r7, #8]
 8008ec6:	f000 f8cf 	bl	8009068 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8008eca:	68bb      	ldr	r3, [r7, #8]
 8008ecc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008ece:	f043 0210 	orr.w	r2, r3, #16
 8008ed2:	68bb      	ldr	r3, [r7, #8]
 8008ed4:	645a      	str	r2, [r3, #68]	@ 0x44
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8008ed6:	68b8      	ldr	r0, [r7, #8]
 8008ed8:	f7f8 f9ec 	bl	80012b4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008edc:	bf00      	nop
 8008ede:	3710      	adds	r7, #16
 8008ee0:	46bd      	mov	sp, r7
 8008ee2:	bd80      	pop	{r7, pc}

08008ee4 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8008ee4:	b580      	push	{r7, lr}
 8008ee6:	b098      	sub	sp, #96	@ 0x60
 8008ee8:	af00      	add	r7, sp, #0
 8008eea:	60f8      	str	r0, [r7, #12]
 8008eec:	60b9      	str	r1, [r7, #8]
 8008eee:	4613      	mov	r3, r2
 8008ef0:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 8008ef2:	68ba      	ldr	r2, [r7, #8]
 8008ef4:	68fb      	ldr	r3, [r7, #12]
 8008ef6:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 8008ef8:	68fb      	ldr	r3, [r7, #12]
 8008efa:	88fa      	ldrh	r2, [r7, #6]
 8008efc:	859a      	strh	r2, [r3, #44]	@ 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008efe:	68fb      	ldr	r3, [r7, #12]
 8008f00:	2200      	movs	r2, #0
 8008f02:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8008f04:	68fb      	ldr	r3, [r7, #12]
 8008f06:	2222      	movs	r2, #34	@ 0x22
 8008f08:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8008f0c:	68fb      	ldr	r3, [r7, #12]
 8008f0e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008f10:	4a3e      	ldr	r2, [pc, #248]	@ (800900c <UART_Start_Receive_DMA+0x128>)
 8008f12:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8008f14:	68fb      	ldr	r3, [r7, #12]
 8008f16:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008f18:	4a3d      	ldr	r2, [pc, #244]	@ (8009010 <UART_Start_Receive_DMA+0x12c>)
 8008f1a:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 8008f1c:	68fb      	ldr	r3, [r7, #12]
 8008f1e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008f20:	4a3c      	ldr	r2, [pc, #240]	@ (8009014 <UART_Start_Receive_DMA+0x130>)
 8008f22:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 8008f24:	68fb      	ldr	r3, [r7, #12]
 8008f26:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008f28:	2200      	movs	r2, #0
 8008f2a:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 8008f2c:	f107 0308 	add.w	r3, r7, #8
 8008f30:	65fb      	str	r3, [r7, #92]	@ 0x5c
  HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 8008f32:	68fb      	ldr	r3, [r7, #12]
 8008f34:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 8008f36:	68fb      	ldr	r3, [r7, #12]
 8008f38:	681b      	ldr	r3, [r3, #0]
 8008f3a:	3304      	adds	r3, #4
 8008f3c:	4619      	mov	r1, r3
 8008f3e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8008f40:	681a      	ldr	r2, [r3, #0]
 8008f42:	88fb      	ldrh	r3, [r7, #6]
 8008f44:	f7fa f9fa 	bl	800333c <HAL_DMA_Start_IT>

  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 8008f48:	2300      	movs	r3, #0
 8008f4a:	613b      	str	r3, [r7, #16]
 8008f4c:	68fb      	ldr	r3, [r7, #12]
 8008f4e:	681b      	ldr	r3, [r3, #0]
 8008f50:	681b      	ldr	r3, [r3, #0]
 8008f52:	613b      	str	r3, [r7, #16]
 8008f54:	68fb      	ldr	r3, [r7, #12]
 8008f56:	681b      	ldr	r3, [r3, #0]
 8008f58:	685b      	ldr	r3, [r3, #4]
 8008f5a:	613b      	str	r3, [r7, #16]
 8008f5c:	693b      	ldr	r3, [r7, #16]

  if (huart->Init.Parity != UART_PARITY_NONE)
 8008f5e:	68fb      	ldr	r3, [r7, #12]
 8008f60:	691b      	ldr	r3, [r3, #16]
 8008f62:	2b00      	cmp	r3, #0
 8008f64:	d019      	beq.n	8008f9a <UART_Start_Receive_DMA+0xb6>
  {
    /* Enable the UART Parity Error Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8008f66:	68fb      	ldr	r3, [r7, #12]
 8008f68:	681b      	ldr	r3, [r3, #0]
 8008f6a:	330c      	adds	r3, #12
 8008f6c:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008f6e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008f70:	e853 3f00 	ldrex	r3, [r3]
 8008f74:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8008f76:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008f78:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8008f7c:	65bb      	str	r3, [r7, #88]	@ 0x58
 8008f7e:	68fb      	ldr	r3, [r7, #12]
 8008f80:	681b      	ldr	r3, [r3, #0]
 8008f82:	330c      	adds	r3, #12
 8008f84:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8008f86:	64fa      	str	r2, [r7, #76]	@ 0x4c
 8008f88:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008f8a:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 8008f8c:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8008f8e:	e841 2300 	strex	r3, r2, [r1]
 8008f92:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 8008f94:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8008f96:	2b00      	cmp	r3, #0
 8008f98:	d1e5      	bne.n	8008f66 <UART_Start_Receive_DMA+0x82>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008f9a:	68fb      	ldr	r3, [r7, #12]
 8008f9c:	681b      	ldr	r3, [r3, #0]
 8008f9e:	3314      	adds	r3, #20
 8008fa0:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008fa2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008fa4:	e853 3f00 	ldrex	r3, [r3]
 8008fa8:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8008faa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008fac:	f043 0301 	orr.w	r3, r3, #1
 8008fb0:	657b      	str	r3, [r7, #84]	@ 0x54
 8008fb2:	68fb      	ldr	r3, [r7, #12]
 8008fb4:	681b      	ldr	r3, [r3, #0]
 8008fb6:	3314      	adds	r3, #20
 8008fb8:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8008fba:	63ba      	str	r2, [r7, #56]	@ 0x38
 8008fbc:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008fbe:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 8008fc0:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8008fc2:	e841 2300 	strex	r3, r2, [r1]
 8008fc6:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8008fc8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008fca:	2b00      	cmp	r3, #0
 8008fcc:	d1e5      	bne.n	8008f9a <UART_Start_Receive_DMA+0xb6>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008fce:	68fb      	ldr	r3, [r7, #12]
 8008fd0:	681b      	ldr	r3, [r3, #0]
 8008fd2:	3314      	adds	r3, #20
 8008fd4:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008fd6:	69bb      	ldr	r3, [r7, #24]
 8008fd8:	e853 3f00 	ldrex	r3, [r3]
 8008fdc:	617b      	str	r3, [r7, #20]
   return(result);
 8008fde:	697b      	ldr	r3, [r7, #20]
 8008fe0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008fe4:	653b      	str	r3, [r7, #80]	@ 0x50
 8008fe6:	68fb      	ldr	r3, [r7, #12]
 8008fe8:	681b      	ldr	r3, [r3, #0]
 8008fea:	3314      	adds	r3, #20
 8008fec:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8008fee:	627a      	str	r2, [r7, #36]	@ 0x24
 8008ff0:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008ff2:	6a39      	ldr	r1, [r7, #32]
 8008ff4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008ff6:	e841 2300 	strex	r3, r2, [r1]
 8008ffa:	61fb      	str	r3, [r7, #28]
   return(result);
 8008ffc:	69fb      	ldr	r3, [r7, #28]
 8008ffe:	2b00      	cmp	r3, #0
 8009000:	d1e5      	bne.n	8008fce <UART_Start_Receive_DMA+0xea>

  return HAL_OK;
 8009002:	2300      	movs	r3, #0
}
 8009004:	4618      	mov	r0, r3
 8009006:	3760      	adds	r7, #96	@ 0x60
 8009008:	46bd      	mov	sp, r7
 800900a:	bd80      	pop	{r7, pc}
 800900c:	08008ce9 	.word	0x08008ce9
 8009010:	08008e15 	.word	0x08008e15
 8009014:	08008e51 	.word	0x08008e51

08009018 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8009018:	b480      	push	{r7}
 800901a:	b089      	sub	sp, #36	@ 0x24
 800901c:	af00      	add	r7, sp, #0
 800901e:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8009020:	687b      	ldr	r3, [r7, #4]
 8009022:	681b      	ldr	r3, [r3, #0]
 8009024:	330c      	adds	r3, #12
 8009026:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009028:	68fb      	ldr	r3, [r7, #12]
 800902a:	e853 3f00 	ldrex	r3, [r3]
 800902e:	60bb      	str	r3, [r7, #8]
   return(result);
 8009030:	68bb      	ldr	r3, [r7, #8]
 8009032:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8009036:	61fb      	str	r3, [r7, #28]
 8009038:	687b      	ldr	r3, [r7, #4]
 800903a:	681b      	ldr	r3, [r3, #0]
 800903c:	330c      	adds	r3, #12
 800903e:	69fa      	ldr	r2, [r7, #28]
 8009040:	61ba      	str	r2, [r7, #24]
 8009042:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009044:	6979      	ldr	r1, [r7, #20]
 8009046:	69ba      	ldr	r2, [r7, #24]
 8009048:	e841 2300 	strex	r3, r2, [r1]
 800904c:	613b      	str	r3, [r7, #16]
   return(result);
 800904e:	693b      	ldr	r3, [r7, #16]
 8009050:	2b00      	cmp	r3, #0
 8009052:	d1e5      	bne.n	8009020 <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8009054:	687b      	ldr	r3, [r7, #4]
 8009056:	2220      	movs	r2, #32
 8009058:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
}
 800905c:	bf00      	nop
 800905e:	3724      	adds	r7, #36	@ 0x24
 8009060:	46bd      	mov	sp, r7
 8009062:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009066:	4770      	bx	lr

08009068 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8009068:	b480      	push	{r7}
 800906a:	b095      	sub	sp, #84	@ 0x54
 800906c:	af00      	add	r7, sp, #0
 800906e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8009070:	687b      	ldr	r3, [r7, #4]
 8009072:	681b      	ldr	r3, [r3, #0]
 8009074:	330c      	adds	r3, #12
 8009076:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009078:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800907a:	e853 3f00 	ldrex	r3, [r3]
 800907e:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8009080:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009082:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8009086:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8009088:	687b      	ldr	r3, [r7, #4]
 800908a:	681b      	ldr	r3, [r3, #0]
 800908c:	330c      	adds	r3, #12
 800908e:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8009090:	643a      	str	r2, [r7, #64]	@ 0x40
 8009092:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009094:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8009096:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8009098:	e841 2300 	strex	r3, r2, [r1]
 800909c:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800909e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80090a0:	2b00      	cmp	r3, #0
 80090a2:	d1e5      	bne.n	8009070 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80090a4:	687b      	ldr	r3, [r7, #4]
 80090a6:	681b      	ldr	r3, [r3, #0]
 80090a8:	3314      	adds	r3, #20
 80090aa:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80090ac:	6a3b      	ldr	r3, [r7, #32]
 80090ae:	e853 3f00 	ldrex	r3, [r3]
 80090b2:	61fb      	str	r3, [r7, #28]
   return(result);
 80090b4:	69fb      	ldr	r3, [r7, #28]
 80090b6:	f023 0301 	bic.w	r3, r3, #1
 80090ba:	64bb      	str	r3, [r7, #72]	@ 0x48
 80090bc:	687b      	ldr	r3, [r7, #4]
 80090be:	681b      	ldr	r3, [r3, #0]
 80090c0:	3314      	adds	r3, #20
 80090c2:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80090c4:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80090c6:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80090c8:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80090ca:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80090cc:	e841 2300 	strex	r3, r2, [r1]
 80090d0:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80090d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80090d4:	2b00      	cmp	r3, #0
 80090d6:	d1e5      	bne.n	80090a4 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80090d8:	687b      	ldr	r3, [r7, #4]
 80090da:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80090dc:	2b01      	cmp	r3, #1
 80090de:	d119      	bne.n	8009114 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80090e0:	687b      	ldr	r3, [r7, #4]
 80090e2:	681b      	ldr	r3, [r3, #0]
 80090e4:	330c      	adds	r3, #12
 80090e6:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80090e8:	68fb      	ldr	r3, [r7, #12]
 80090ea:	e853 3f00 	ldrex	r3, [r3]
 80090ee:	60bb      	str	r3, [r7, #8]
   return(result);
 80090f0:	68bb      	ldr	r3, [r7, #8]
 80090f2:	f023 0310 	bic.w	r3, r3, #16
 80090f6:	647b      	str	r3, [r7, #68]	@ 0x44
 80090f8:	687b      	ldr	r3, [r7, #4]
 80090fa:	681b      	ldr	r3, [r3, #0]
 80090fc:	330c      	adds	r3, #12
 80090fe:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8009100:	61ba      	str	r2, [r7, #24]
 8009102:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009104:	6979      	ldr	r1, [r7, #20]
 8009106:	69ba      	ldr	r2, [r7, #24]
 8009108:	e841 2300 	strex	r3, r2, [r1]
 800910c:	613b      	str	r3, [r7, #16]
   return(result);
 800910e:	693b      	ldr	r3, [r7, #16]
 8009110:	2b00      	cmp	r3, #0
 8009112:	d1e5      	bne.n	80090e0 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8009114:	687b      	ldr	r3, [r7, #4]
 8009116:	2220      	movs	r2, #32
 8009118:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800911c:	687b      	ldr	r3, [r7, #4]
 800911e:	2200      	movs	r2, #0
 8009120:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8009122:	bf00      	nop
 8009124:	3754      	adds	r7, #84	@ 0x54
 8009126:	46bd      	mov	sp, r7
 8009128:	f85d 7b04 	ldr.w	r7, [sp], #4
 800912c:	4770      	bx	lr

0800912e <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800912e:	b580      	push	{r7, lr}
 8009130:	b084      	sub	sp, #16
 8009132:	af00      	add	r7, sp, #0
 8009134:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8009136:	687b      	ldr	r3, [r7, #4]
 8009138:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800913a:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800913c:	68fb      	ldr	r3, [r7, #12]
 800913e:	2200      	movs	r2, #0
 8009140:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 8009142:	68fb      	ldr	r3, [r7, #12]
 8009144:	2200      	movs	r2, #0
 8009146:	84da      	strh	r2, [r3, #38]	@ 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8009148:	68f8      	ldr	r0, [r7, #12]
 800914a:	f7f8 f8b3 	bl	80012b4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800914e:	bf00      	nop
 8009150:	3710      	adds	r7, #16
 8009152:	46bd      	mov	sp, r7
 8009154:	bd80      	pop	{r7, pc}

08009156 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8009156:	b480      	push	{r7}
 8009158:	b085      	sub	sp, #20
 800915a:	af00      	add	r7, sp, #0
 800915c:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800915e:	687b      	ldr	r3, [r7, #4]
 8009160:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8009164:	b2db      	uxtb	r3, r3
 8009166:	2b21      	cmp	r3, #33	@ 0x21
 8009168:	d13e      	bne.n	80091e8 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800916a:	687b      	ldr	r3, [r7, #4]
 800916c:	689b      	ldr	r3, [r3, #8]
 800916e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009172:	d114      	bne.n	800919e <UART_Transmit_IT+0x48>
 8009174:	687b      	ldr	r3, [r7, #4]
 8009176:	691b      	ldr	r3, [r3, #16]
 8009178:	2b00      	cmp	r3, #0
 800917a:	d110      	bne.n	800919e <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 800917c:	687b      	ldr	r3, [r7, #4]
 800917e:	6a1b      	ldr	r3, [r3, #32]
 8009180:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8009182:	68fb      	ldr	r3, [r7, #12]
 8009184:	881b      	ldrh	r3, [r3, #0]
 8009186:	461a      	mov	r2, r3
 8009188:	687b      	ldr	r3, [r7, #4]
 800918a:	681b      	ldr	r3, [r3, #0]
 800918c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8009190:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8009192:	687b      	ldr	r3, [r7, #4]
 8009194:	6a1b      	ldr	r3, [r3, #32]
 8009196:	1c9a      	adds	r2, r3, #2
 8009198:	687b      	ldr	r3, [r7, #4]
 800919a:	621a      	str	r2, [r3, #32]
 800919c:	e008      	b.n	80091b0 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800919e:	687b      	ldr	r3, [r7, #4]
 80091a0:	6a1b      	ldr	r3, [r3, #32]
 80091a2:	1c59      	adds	r1, r3, #1
 80091a4:	687a      	ldr	r2, [r7, #4]
 80091a6:	6211      	str	r1, [r2, #32]
 80091a8:	781a      	ldrb	r2, [r3, #0]
 80091aa:	687b      	ldr	r3, [r7, #4]
 80091ac:	681b      	ldr	r3, [r3, #0]
 80091ae:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 80091b0:	687b      	ldr	r3, [r7, #4]
 80091b2:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80091b4:	b29b      	uxth	r3, r3
 80091b6:	3b01      	subs	r3, #1
 80091b8:	b29b      	uxth	r3, r3
 80091ba:	687a      	ldr	r2, [r7, #4]
 80091bc:	4619      	mov	r1, r3
 80091be:	84d1      	strh	r1, [r2, #38]	@ 0x26
 80091c0:	2b00      	cmp	r3, #0
 80091c2:	d10f      	bne.n	80091e4 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80091c4:	687b      	ldr	r3, [r7, #4]
 80091c6:	681b      	ldr	r3, [r3, #0]
 80091c8:	68da      	ldr	r2, [r3, #12]
 80091ca:	687b      	ldr	r3, [r7, #4]
 80091cc:	681b      	ldr	r3, [r3, #0]
 80091ce:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80091d2:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 80091d4:	687b      	ldr	r3, [r7, #4]
 80091d6:	681b      	ldr	r3, [r3, #0]
 80091d8:	68da      	ldr	r2, [r3, #12]
 80091da:	687b      	ldr	r3, [r7, #4]
 80091dc:	681b      	ldr	r3, [r3, #0]
 80091de:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80091e2:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 80091e4:	2300      	movs	r3, #0
 80091e6:	e000      	b.n	80091ea <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 80091e8:	2302      	movs	r3, #2
  }
}
 80091ea:	4618      	mov	r0, r3
 80091ec:	3714      	adds	r7, #20
 80091ee:	46bd      	mov	sp, r7
 80091f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091f4:	4770      	bx	lr

080091f6 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80091f6:	b580      	push	{r7, lr}
 80091f8:	b082      	sub	sp, #8
 80091fa:	af00      	add	r7, sp, #0
 80091fc:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80091fe:	687b      	ldr	r3, [r7, #4]
 8009200:	681b      	ldr	r3, [r3, #0]
 8009202:	68da      	ldr	r2, [r3, #12]
 8009204:	687b      	ldr	r3, [r7, #4]
 8009206:	681b      	ldr	r3, [r3, #0]
 8009208:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800920c:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800920e:	687b      	ldr	r3, [r7, #4]
 8009210:	2220      	movs	r2, #32
 8009212:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8009216:	6878      	ldr	r0, [r7, #4]
 8009218:	f7ff fd48 	bl	8008cac <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 800921c:	2300      	movs	r3, #0
}
 800921e:	4618      	mov	r0, r3
 8009220:	3708      	adds	r7, #8
 8009222:	46bd      	mov	sp, r7
 8009224:	bd80      	pop	{r7, pc}

08009226 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8009226:	b580      	push	{r7, lr}
 8009228:	b08c      	sub	sp, #48	@ 0x30
 800922a:	af00      	add	r7, sp, #0
 800922c:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800922e:	687b      	ldr	r3, [r7, #4]
 8009230:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8009234:	b2db      	uxtb	r3, r3
 8009236:	2b22      	cmp	r3, #34	@ 0x22
 8009238:	f040 80ae 	bne.w	8009398 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800923c:	687b      	ldr	r3, [r7, #4]
 800923e:	689b      	ldr	r3, [r3, #8]
 8009240:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009244:	d117      	bne.n	8009276 <UART_Receive_IT+0x50>
 8009246:	687b      	ldr	r3, [r7, #4]
 8009248:	691b      	ldr	r3, [r3, #16]
 800924a:	2b00      	cmp	r3, #0
 800924c:	d113      	bne.n	8009276 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 800924e:	2300      	movs	r3, #0
 8009250:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8009252:	687b      	ldr	r3, [r7, #4]
 8009254:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009256:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8009258:	687b      	ldr	r3, [r7, #4]
 800925a:	681b      	ldr	r3, [r3, #0]
 800925c:	685b      	ldr	r3, [r3, #4]
 800925e:	b29b      	uxth	r3, r3
 8009260:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009264:	b29a      	uxth	r2, r3
 8009266:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009268:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800926a:	687b      	ldr	r3, [r7, #4]
 800926c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800926e:	1c9a      	adds	r2, r3, #2
 8009270:	687b      	ldr	r3, [r7, #4]
 8009272:	629a      	str	r2, [r3, #40]	@ 0x28
 8009274:	e026      	b.n	80092c4 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8009276:	687b      	ldr	r3, [r7, #4]
 8009278:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800927a:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits  = NULL;
 800927c:	2300      	movs	r3, #0
 800927e:	62bb      	str	r3, [r7, #40]	@ 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8009280:	687b      	ldr	r3, [r7, #4]
 8009282:	689b      	ldr	r3, [r3, #8]
 8009284:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009288:	d007      	beq.n	800929a <UART_Receive_IT+0x74>
 800928a:	687b      	ldr	r3, [r7, #4]
 800928c:	689b      	ldr	r3, [r3, #8]
 800928e:	2b00      	cmp	r3, #0
 8009290:	d10a      	bne.n	80092a8 <UART_Receive_IT+0x82>
 8009292:	687b      	ldr	r3, [r7, #4]
 8009294:	691b      	ldr	r3, [r3, #16]
 8009296:	2b00      	cmp	r3, #0
 8009298:	d106      	bne.n	80092a8 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800929a:	687b      	ldr	r3, [r7, #4]
 800929c:	681b      	ldr	r3, [r3, #0]
 800929e:	685b      	ldr	r3, [r3, #4]
 80092a0:	b2da      	uxtb	r2, r3
 80092a2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80092a4:	701a      	strb	r2, [r3, #0]
 80092a6:	e008      	b.n	80092ba <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80092a8:	687b      	ldr	r3, [r7, #4]
 80092aa:	681b      	ldr	r3, [r3, #0]
 80092ac:	685b      	ldr	r3, [r3, #4]
 80092ae:	b2db      	uxtb	r3, r3
 80092b0:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80092b4:	b2da      	uxtb	r2, r3
 80092b6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80092b8:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 80092ba:	687b      	ldr	r3, [r7, #4]
 80092bc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80092be:	1c5a      	adds	r2, r3, #1
 80092c0:	687b      	ldr	r3, [r7, #4]
 80092c2:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 80092c4:	687b      	ldr	r3, [r7, #4]
 80092c6:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80092c8:	b29b      	uxth	r3, r3
 80092ca:	3b01      	subs	r3, #1
 80092cc:	b29b      	uxth	r3, r3
 80092ce:	687a      	ldr	r2, [r7, #4]
 80092d0:	4619      	mov	r1, r3
 80092d2:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 80092d4:	2b00      	cmp	r3, #0
 80092d6:	d15d      	bne.n	8009394 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 80092d8:	687b      	ldr	r3, [r7, #4]
 80092da:	681b      	ldr	r3, [r3, #0]
 80092dc:	68da      	ldr	r2, [r3, #12]
 80092de:	687b      	ldr	r3, [r7, #4]
 80092e0:	681b      	ldr	r3, [r3, #0]
 80092e2:	f022 0220 	bic.w	r2, r2, #32
 80092e6:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 80092e8:	687b      	ldr	r3, [r7, #4]
 80092ea:	681b      	ldr	r3, [r3, #0]
 80092ec:	68da      	ldr	r2, [r3, #12]
 80092ee:	687b      	ldr	r3, [r7, #4]
 80092f0:	681b      	ldr	r3, [r3, #0]
 80092f2:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80092f6:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 80092f8:	687b      	ldr	r3, [r7, #4]
 80092fa:	681b      	ldr	r3, [r3, #0]
 80092fc:	695a      	ldr	r2, [r3, #20]
 80092fe:	687b      	ldr	r3, [r7, #4]
 8009300:	681b      	ldr	r3, [r3, #0]
 8009302:	f022 0201 	bic.w	r2, r2, #1
 8009306:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8009308:	687b      	ldr	r3, [r7, #4]
 800930a:	2220      	movs	r2, #32
 800930c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8009310:	687b      	ldr	r3, [r7, #4]
 8009312:	2200      	movs	r2, #0
 8009314:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009316:	687b      	ldr	r3, [r7, #4]
 8009318:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800931a:	2b01      	cmp	r3, #1
 800931c:	d135      	bne.n	800938a <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800931e:	687b      	ldr	r3, [r7, #4]
 8009320:	2200      	movs	r2, #0
 8009322:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009324:	687b      	ldr	r3, [r7, #4]
 8009326:	681b      	ldr	r3, [r3, #0]
 8009328:	330c      	adds	r3, #12
 800932a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800932c:	697b      	ldr	r3, [r7, #20]
 800932e:	e853 3f00 	ldrex	r3, [r3]
 8009332:	613b      	str	r3, [r7, #16]
   return(result);
 8009334:	693b      	ldr	r3, [r7, #16]
 8009336:	f023 0310 	bic.w	r3, r3, #16
 800933a:	627b      	str	r3, [r7, #36]	@ 0x24
 800933c:	687b      	ldr	r3, [r7, #4]
 800933e:	681b      	ldr	r3, [r3, #0]
 8009340:	330c      	adds	r3, #12
 8009342:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009344:	623a      	str	r2, [r7, #32]
 8009346:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009348:	69f9      	ldr	r1, [r7, #28]
 800934a:	6a3a      	ldr	r2, [r7, #32]
 800934c:	e841 2300 	strex	r3, r2, [r1]
 8009350:	61bb      	str	r3, [r7, #24]
   return(result);
 8009352:	69bb      	ldr	r3, [r7, #24]
 8009354:	2b00      	cmp	r3, #0
 8009356:	d1e5      	bne.n	8009324 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8009358:	687b      	ldr	r3, [r7, #4]
 800935a:	681b      	ldr	r3, [r3, #0]
 800935c:	681b      	ldr	r3, [r3, #0]
 800935e:	f003 0310 	and.w	r3, r3, #16
 8009362:	2b10      	cmp	r3, #16
 8009364:	d10a      	bne.n	800937c <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8009366:	2300      	movs	r3, #0
 8009368:	60fb      	str	r3, [r7, #12]
 800936a:	687b      	ldr	r3, [r7, #4]
 800936c:	681b      	ldr	r3, [r3, #0]
 800936e:	681b      	ldr	r3, [r3, #0]
 8009370:	60fb      	str	r3, [r7, #12]
 8009372:	687b      	ldr	r3, [r7, #4]
 8009374:	681b      	ldr	r3, [r3, #0]
 8009376:	685b      	ldr	r3, [r3, #4]
 8009378:	60fb      	str	r3, [r7, #12]
 800937a:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800937c:	687b      	ldr	r3, [r7, #4]
 800937e:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8009380:	4619      	mov	r1, r3
 8009382:	6878      	ldr	r0, [r7, #4]
 8009384:	f7f7 ff80 	bl	8001288 <HAL_UARTEx_RxEventCallback>
 8009388:	e002      	b.n	8009390 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 800938a:	6878      	ldr	r0, [r7, #4]
 800938c:	f7ff fc98 	bl	8008cc0 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8009390:	2300      	movs	r3, #0
 8009392:	e002      	b.n	800939a <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8009394:	2300      	movs	r3, #0
 8009396:	e000      	b.n	800939a <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8009398:	2302      	movs	r3, #2
  }
}
 800939a:	4618      	mov	r0, r3
 800939c:	3730      	adds	r7, #48	@ 0x30
 800939e:	46bd      	mov	sp, r7
 80093a0:	bd80      	pop	{r7, pc}
	...

080093a4 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80093a4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80093a8:	b0c0      	sub	sp, #256	@ 0x100
 80093aa:	af00      	add	r7, sp, #0
 80093ac:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80093b0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80093b4:	681b      	ldr	r3, [r3, #0]
 80093b6:	691b      	ldr	r3, [r3, #16]
 80093b8:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 80093bc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80093c0:	68d9      	ldr	r1, [r3, #12]
 80093c2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80093c6:	681a      	ldr	r2, [r3, #0]
 80093c8:	ea40 0301 	orr.w	r3, r0, r1
 80093cc:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80093ce:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80093d2:	689a      	ldr	r2, [r3, #8]
 80093d4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80093d8:	691b      	ldr	r3, [r3, #16]
 80093da:	431a      	orrs	r2, r3
 80093dc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80093e0:	695b      	ldr	r3, [r3, #20]
 80093e2:	431a      	orrs	r2, r3
 80093e4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80093e8:	69db      	ldr	r3, [r3, #28]
 80093ea:	4313      	orrs	r3, r2
 80093ec:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 80093f0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80093f4:	681b      	ldr	r3, [r3, #0]
 80093f6:	68db      	ldr	r3, [r3, #12]
 80093f8:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 80093fc:	f021 010c 	bic.w	r1, r1, #12
 8009400:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009404:	681a      	ldr	r2, [r3, #0]
 8009406:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 800940a:	430b      	orrs	r3, r1
 800940c:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800940e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009412:	681b      	ldr	r3, [r3, #0]
 8009414:	695b      	ldr	r3, [r3, #20]
 8009416:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 800941a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800941e:	6999      	ldr	r1, [r3, #24]
 8009420:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009424:	681a      	ldr	r2, [r3, #0]
 8009426:	ea40 0301 	orr.w	r3, r0, r1
 800942a:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800942c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009430:	681a      	ldr	r2, [r3, #0]
 8009432:	4b8f      	ldr	r3, [pc, #572]	@ (8009670 <UART_SetConfig+0x2cc>)
 8009434:	429a      	cmp	r2, r3
 8009436:	d005      	beq.n	8009444 <UART_SetConfig+0xa0>
 8009438:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800943c:	681a      	ldr	r2, [r3, #0]
 800943e:	4b8d      	ldr	r3, [pc, #564]	@ (8009674 <UART_SetConfig+0x2d0>)
 8009440:	429a      	cmp	r2, r3
 8009442:	d104      	bne.n	800944e <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8009444:	f7fe f886 	bl	8007554 <HAL_RCC_GetPCLK2Freq>
 8009448:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 800944c:	e003      	b.n	8009456 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800944e:	f7fe f86d 	bl	800752c <HAL_RCC_GetPCLK1Freq>
 8009452:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8009456:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800945a:	69db      	ldr	r3, [r3, #28]
 800945c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8009460:	f040 810c 	bne.w	800967c <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8009464:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8009468:	2200      	movs	r2, #0
 800946a:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800946e:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8009472:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8009476:	4622      	mov	r2, r4
 8009478:	462b      	mov	r3, r5
 800947a:	1891      	adds	r1, r2, r2
 800947c:	65b9      	str	r1, [r7, #88]	@ 0x58
 800947e:	415b      	adcs	r3, r3
 8009480:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8009482:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8009486:	4621      	mov	r1, r4
 8009488:	eb12 0801 	adds.w	r8, r2, r1
 800948c:	4629      	mov	r1, r5
 800948e:	eb43 0901 	adc.w	r9, r3, r1
 8009492:	f04f 0200 	mov.w	r2, #0
 8009496:	f04f 0300 	mov.w	r3, #0
 800949a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800949e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80094a2:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80094a6:	4690      	mov	r8, r2
 80094a8:	4699      	mov	r9, r3
 80094aa:	4623      	mov	r3, r4
 80094ac:	eb18 0303 	adds.w	r3, r8, r3
 80094b0:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 80094b4:	462b      	mov	r3, r5
 80094b6:	eb49 0303 	adc.w	r3, r9, r3
 80094ba:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 80094be:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80094c2:	685b      	ldr	r3, [r3, #4]
 80094c4:	2200      	movs	r2, #0
 80094c6:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 80094ca:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 80094ce:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 80094d2:	460b      	mov	r3, r1
 80094d4:	18db      	adds	r3, r3, r3
 80094d6:	653b      	str	r3, [r7, #80]	@ 0x50
 80094d8:	4613      	mov	r3, r2
 80094da:	eb42 0303 	adc.w	r3, r2, r3
 80094de:	657b      	str	r3, [r7, #84]	@ 0x54
 80094e0:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 80094e4:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 80094e8:	f7f7 fc38 	bl	8000d5c <__aeabi_uldivmod>
 80094ec:	4602      	mov	r2, r0
 80094ee:	460b      	mov	r3, r1
 80094f0:	4b61      	ldr	r3, [pc, #388]	@ (8009678 <UART_SetConfig+0x2d4>)
 80094f2:	fba3 2302 	umull	r2, r3, r3, r2
 80094f6:	095b      	lsrs	r3, r3, #5
 80094f8:	011c      	lsls	r4, r3, #4
 80094fa:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80094fe:	2200      	movs	r2, #0
 8009500:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8009504:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8009508:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 800950c:	4642      	mov	r2, r8
 800950e:	464b      	mov	r3, r9
 8009510:	1891      	adds	r1, r2, r2
 8009512:	64b9      	str	r1, [r7, #72]	@ 0x48
 8009514:	415b      	adcs	r3, r3
 8009516:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8009518:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 800951c:	4641      	mov	r1, r8
 800951e:	eb12 0a01 	adds.w	sl, r2, r1
 8009522:	4649      	mov	r1, r9
 8009524:	eb43 0b01 	adc.w	fp, r3, r1
 8009528:	f04f 0200 	mov.w	r2, #0
 800952c:	f04f 0300 	mov.w	r3, #0
 8009530:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8009534:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8009538:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800953c:	4692      	mov	sl, r2
 800953e:	469b      	mov	fp, r3
 8009540:	4643      	mov	r3, r8
 8009542:	eb1a 0303 	adds.w	r3, sl, r3
 8009546:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800954a:	464b      	mov	r3, r9
 800954c:	eb4b 0303 	adc.w	r3, fp, r3
 8009550:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8009554:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009558:	685b      	ldr	r3, [r3, #4]
 800955a:	2200      	movs	r2, #0
 800955c:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8009560:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8009564:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8009568:	460b      	mov	r3, r1
 800956a:	18db      	adds	r3, r3, r3
 800956c:	643b      	str	r3, [r7, #64]	@ 0x40
 800956e:	4613      	mov	r3, r2
 8009570:	eb42 0303 	adc.w	r3, r2, r3
 8009574:	647b      	str	r3, [r7, #68]	@ 0x44
 8009576:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 800957a:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 800957e:	f7f7 fbed 	bl	8000d5c <__aeabi_uldivmod>
 8009582:	4602      	mov	r2, r0
 8009584:	460b      	mov	r3, r1
 8009586:	4611      	mov	r1, r2
 8009588:	4b3b      	ldr	r3, [pc, #236]	@ (8009678 <UART_SetConfig+0x2d4>)
 800958a:	fba3 2301 	umull	r2, r3, r3, r1
 800958e:	095b      	lsrs	r3, r3, #5
 8009590:	2264      	movs	r2, #100	@ 0x64
 8009592:	fb02 f303 	mul.w	r3, r2, r3
 8009596:	1acb      	subs	r3, r1, r3
 8009598:	00db      	lsls	r3, r3, #3
 800959a:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 800959e:	4b36      	ldr	r3, [pc, #216]	@ (8009678 <UART_SetConfig+0x2d4>)
 80095a0:	fba3 2302 	umull	r2, r3, r3, r2
 80095a4:	095b      	lsrs	r3, r3, #5
 80095a6:	005b      	lsls	r3, r3, #1
 80095a8:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 80095ac:	441c      	add	r4, r3
 80095ae:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80095b2:	2200      	movs	r2, #0
 80095b4:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80095b8:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 80095bc:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 80095c0:	4642      	mov	r2, r8
 80095c2:	464b      	mov	r3, r9
 80095c4:	1891      	adds	r1, r2, r2
 80095c6:	63b9      	str	r1, [r7, #56]	@ 0x38
 80095c8:	415b      	adcs	r3, r3
 80095ca:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80095cc:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 80095d0:	4641      	mov	r1, r8
 80095d2:	1851      	adds	r1, r2, r1
 80095d4:	6339      	str	r1, [r7, #48]	@ 0x30
 80095d6:	4649      	mov	r1, r9
 80095d8:	414b      	adcs	r3, r1
 80095da:	637b      	str	r3, [r7, #52]	@ 0x34
 80095dc:	f04f 0200 	mov.w	r2, #0
 80095e0:	f04f 0300 	mov.w	r3, #0
 80095e4:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 80095e8:	4659      	mov	r1, fp
 80095ea:	00cb      	lsls	r3, r1, #3
 80095ec:	4651      	mov	r1, sl
 80095ee:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80095f2:	4651      	mov	r1, sl
 80095f4:	00ca      	lsls	r2, r1, #3
 80095f6:	4610      	mov	r0, r2
 80095f8:	4619      	mov	r1, r3
 80095fa:	4603      	mov	r3, r0
 80095fc:	4642      	mov	r2, r8
 80095fe:	189b      	adds	r3, r3, r2
 8009600:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8009604:	464b      	mov	r3, r9
 8009606:	460a      	mov	r2, r1
 8009608:	eb42 0303 	adc.w	r3, r2, r3
 800960c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8009610:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009614:	685b      	ldr	r3, [r3, #4]
 8009616:	2200      	movs	r2, #0
 8009618:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800961c:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8009620:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8009624:	460b      	mov	r3, r1
 8009626:	18db      	adds	r3, r3, r3
 8009628:	62bb      	str	r3, [r7, #40]	@ 0x28
 800962a:	4613      	mov	r3, r2
 800962c:	eb42 0303 	adc.w	r3, r2, r3
 8009630:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8009632:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8009636:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 800963a:	f7f7 fb8f 	bl	8000d5c <__aeabi_uldivmod>
 800963e:	4602      	mov	r2, r0
 8009640:	460b      	mov	r3, r1
 8009642:	4b0d      	ldr	r3, [pc, #52]	@ (8009678 <UART_SetConfig+0x2d4>)
 8009644:	fba3 1302 	umull	r1, r3, r3, r2
 8009648:	095b      	lsrs	r3, r3, #5
 800964a:	2164      	movs	r1, #100	@ 0x64
 800964c:	fb01 f303 	mul.w	r3, r1, r3
 8009650:	1ad3      	subs	r3, r2, r3
 8009652:	00db      	lsls	r3, r3, #3
 8009654:	3332      	adds	r3, #50	@ 0x32
 8009656:	4a08      	ldr	r2, [pc, #32]	@ (8009678 <UART_SetConfig+0x2d4>)
 8009658:	fba2 2303 	umull	r2, r3, r2, r3
 800965c:	095b      	lsrs	r3, r3, #5
 800965e:	f003 0207 	and.w	r2, r3, #7
 8009662:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009666:	681b      	ldr	r3, [r3, #0]
 8009668:	4422      	add	r2, r4
 800966a:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800966c:	e106      	b.n	800987c <UART_SetConfig+0x4d8>
 800966e:	bf00      	nop
 8009670:	40011000 	.word	0x40011000
 8009674:	40011400 	.word	0x40011400
 8009678:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800967c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8009680:	2200      	movs	r2, #0
 8009682:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8009686:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 800968a:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 800968e:	4642      	mov	r2, r8
 8009690:	464b      	mov	r3, r9
 8009692:	1891      	adds	r1, r2, r2
 8009694:	6239      	str	r1, [r7, #32]
 8009696:	415b      	adcs	r3, r3
 8009698:	627b      	str	r3, [r7, #36]	@ 0x24
 800969a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800969e:	4641      	mov	r1, r8
 80096a0:	1854      	adds	r4, r2, r1
 80096a2:	4649      	mov	r1, r9
 80096a4:	eb43 0501 	adc.w	r5, r3, r1
 80096a8:	f04f 0200 	mov.w	r2, #0
 80096ac:	f04f 0300 	mov.w	r3, #0
 80096b0:	00eb      	lsls	r3, r5, #3
 80096b2:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80096b6:	00e2      	lsls	r2, r4, #3
 80096b8:	4614      	mov	r4, r2
 80096ba:	461d      	mov	r5, r3
 80096bc:	4643      	mov	r3, r8
 80096be:	18e3      	adds	r3, r4, r3
 80096c0:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80096c4:	464b      	mov	r3, r9
 80096c6:	eb45 0303 	adc.w	r3, r5, r3
 80096ca:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80096ce:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80096d2:	685b      	ldr	r3, [r3, #4]
 80096d4:	2200      	movs	r2, #0
 80096d6:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80096da:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80096de:	f04f 0200 	mov.w	r2, #0
 80096e2:	f04f 0300 	mov.w	r3, #0
 80096e6:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 80096ea:	4629      	mov	r1, r5
 80096ec:	008b      	lsls	r3, r1, #2
 80096ee:	4621      	mov	r1, r4
 80096f0:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80096f4:	4621      	mov	r1, r4
 80096f6:	008a      	lsls	r2, r1, #2
 80096f8:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 80096fc:	f7f7 fb2e 	bl	8000d5c <__aeabi_uldivmod>
 8009700:	4602      	mov	r2, r0
 8009702:	460b      	mov	r3, r1
 8009704:	4b60      	ldr	r3, [pc, #384]	@ (8009888 <UART_SetConfig+0x4e4>)
 8009706:	fba3 2302 	umull	r2, r3, r3, r2
 800970a:	095b      	lsrs	r3, r3, #5
 800970c:	011c      	lsls	r4, r3, #4
 800970e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8009712:	2200      	movs	r2, #0
 8009714:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8009718:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 800971c:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8009720:	4642      	mov	r2, r8
 8009722:	464b      	mov	r3, r9
 8009724:	1891      	adds	r1, r2, r2
 8009726:	61b9      	str	r1, [r7, #24]
 8009728:	415b      	adcs	r3, r3
 800972a:	61fb      	str	r3, [r7, #28]
 800972c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8009730:	4641      	mov	r1, r8
 8009732:	1851      	adds	r1, r2, r1
 8009734:	6139      	str	r1, [r7, #16]
 8009736:	4649      	mov	r1, r9
 8009738:	414b      	adcs	r3, r1
 800973a:	617b      	str	r3, [r7, #20]
 800973c:	f04f 0200 	mov.w	r2, #0
 8009740:	f04f 0300 	mov.w	r3, #0
 8009744:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8009748:	4659      	mov	r1, fp
 800974a:	00cb      	lsls	r3, r1, #3
 800974c:	4651      	mov	r1, sl
 800974e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8009752:	4651      	mov	r1, sl
 8009754:	00ca      	lsls	r2, r1, #3
 8009756:	4610      	mov	r0, r2
 8009758:	4619      	mov	r1, r3
 800975a:	4603      	mov	r3, r0
 800975c:	4642      	mov	r2, r8
 800975e:	189b      	adds	r3, r3, r2
 8009760:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8009764:	464b      	mov	r3, r9
 8009766:	460a      	mov	r2, r1
 8009768:	eb42 0303 	adc.w	r3, r2, r3
 800976c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8009770:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009774:	685b      	ldr	r3, [r3, #4]
 8009776:	2200      	movs	r2, #0
 8009778:	67bb      	str	r3, [r7, #120]	@ 0x78
 800977a:	67fa      	str	r2, [r7, #124]	@ 0x7c
 800977c:	f04f 0200 	mov.w	r2, #0
 8009780:	f04f 0300 	mov.w	r3, #0
 8009784:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8009788:	4649      	mov	r1, r9
 800978a:	008b      	lsls	r3, r1, #2
 800978c:	4641      	mov	r1, r8
 800978e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8009792:	4641      	mov	r1, r8
 8009794:	008a      	lsls	r2, r1, #2
 8009796:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 800979a:	f7f7 fadf 	bl	8000d5c <__aeabi_uldivmod>
 800979e:	4602      	mov	r2, r0
 80097a0:	460b      	mov	r3, r1
 80097a2:	4611      	mov	r1, r2
 80097a4:	4b38      	ldr	r3, [pc, #224]	@ (8009888 <UART_SetConfig+0x4e4>)
 80097a6:	fba3 2301 	umull	r2, r3, r3, r1
 80097aa:	095b      	lsrs	r3, r3, #5
 80097ac:	2264      	movs	r2, #100	@ 0x64
 80097ae:	fb02 f303 	mul.w	r3, r2, r3
 80097b2:	1acb      	subs	r3, r1, r3
 80097b4:	011b      	lsls	r3, r3, #4
 80097b6:	3332      	adds	r3, #50	@ 0x32
 80097b8:	4a33      	ldr	r2, [pc, #204]	@ (8009888 <UART_SetConfig+0x4e4>)
 80097ba:	fba2 2303 	umull	r2, r3, r2, r3
 80097be:	095b      	lsrs	r3, r3, #5
 80097c0:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80097c4:	441c      	add	r4, r3
 80097c6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80097ca:	2200      	movs	r2, #0
 80097cc:	673b      	str	r3, [r7, #112]	@ 0x70
 80097ce:	677a      	str	r2, [r7, #116]	@ 0x74
 80097d0:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 80097d4:	4642      	mov	r2, r8
 80097d6:	464b      	mov	r3, r9
 80097d8:	1891      	adds	r1, r2, r2
 80097da:	60b9      	str	r1, [r7, #8]
 80097dc:	415b      	adcs	r3, r3
 80097de:	60fb      	str	r3, [r7, #12]
 80097e0:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80097e4:	4641      	mov	r1, r8
 80097e6:	1851      	adds	r1, r2, r1
 80097e8:	6039      	str	r1, [r7, #0]
 80097ea:	4649      	mov	r1, r9
 80097ec:	414b      	adcs	r3, r1
 80097ee:	607b      	str	r3, [r7, #4]
 80097f0:	f04f 0200 	mov.w	r2, #0
 80097f4:	f04f 0300 	mov.w	r3, #0
 80097f8:	e9d7 ab00 	ldrd	sl, fp, [r7]
 80097fc:	4659      	mov	r1, fp
 80097fe:	00cb      	lsls	r3, r1, #3
 8009800:	4651      	mov	r1, sl
 8009802:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8009806:	4651      	mov	r1, sl
 8009808:	00ca      	lsls	r2, r1, #3
 800980a:	4610      	mov	r0, r2
 800980c:	4619      	mov	r1, r3
 800980e:	4603      	mov	r3, r0
 8009810:	4642      	mov	r2, r8
 8009812:	189b      	adds	r3, r3, r2
 8009814:	66bb      	str	r3, [r7, #104]	@ 0x68
 8009816:	464b      	mov	r3, r9
 8009818:	460a      	mov	r2, r1
 800981a:	eb42 0303 	adc.w	r3, r2, r3
 800981e:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8009820:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009824:	685b      	ldr	r3, [r3, #4]
 8009826:	2200      	movs	r2, #0
 8009828:	663b      	str	r3, [r7, #96]	@ 0x60
 800982a:	667a      	str	r2, [r7, #100]	@ 0x64
 800982c:	f04f 0200 	mov.w	r2, #0
 8009830:	f04f 0300 	mov.w	r3, #0
 8009834:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8009838:	4649      	mov	r1, r9
 800983a:	008b      	lsls	r3, r1, #2
 800983c:	4641      	mov	r1, r8
 800983e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8009842:	4641      	mov	r1, r8
 8009844:	008a      	lsls	r2, r1, #2
 8009846:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 800984a:	f7f7 fa87 	bl	8000d5c <__aeabi_uldivmod>
 800984e:	4602      	mov	r2, r0
 8009850:	460b      	mov	r3, r1
 8009852:	4b0d      	ldr	r3, [pc, #52]	@ (8009888 <UART_SetConfig+0x4e4>)
 8009854:	fba3 1302 	umull	r1, r3, r3, r2
 8009858:	095b      	lsrs	r3, r3, #5
 800985a:	2164      	movs	r1, #100	@ 0x64
 800985c:	fb01 f303 	mul.w	r3, r1, r3
 8009860:	1ad3      	subs	r3, r2, r3
 8009862:	011b      	lsls	r3, r3, #4
 8009864:	3332      	adds	r3, #50	@ 0x32
 8009866:	4a08      	ldr	r2, [pc, #32]	@ (8009888 <UART_SetConfig+0x4e4>)
 8009868:	fba2 2303 	umull	r2, r3, r2, r3
 800986c:	095b      	lsrs	r3, r3, #5
 800986e:	f003 020f 	and.w	r2, r3, #15
 8009872:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009876:	681b      	ldr	r3, [r3, #0]
 8009878:	4422      	add	r2, r4
 800987a:	609a      	str	r2, [r3, #8]
}
 800987c:	bf00      	nop
 800987e:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8009882:	46bd      	mov	sp, r7
 8009884:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8009888:	51eb851f 	.word	0x51eb851f

0800988c <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800988c:	b084      	sub	sp, #16
 800988e:	b580      	push	{r7, lr}
 8009890:	b084      	sub	sp, #16
 8009892:	af00      	add	r7, sp, #0
 8009894:	6078      	str	r0, [r7, #4]
 8009896:	f107 001c 	add.w	r0, r7, #28
 800989a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800989e:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 80098a2:	2b01      	cmp	r3, #1
 80098a4:	d123      	bne.n	80098ee <USB_CoreInit+0x62>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 80098a6:	687b      	ldr	r3, [r7, #4]
 80098a8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80098aa:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 80098ae:	687b      	ldr	r3, [r7, #4]
 80098b0:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 80098b2:	687b      	ldr	r3, [r7, #4]
 80098b4:	68db      	ldr	r3, [r3, #12]
 80098b6:	f423 0384 	bic.w	r3, r3, #4325376	@ 0x420000
 80098ba:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80098be:	687a      	ldr	r2, [r7, #4]
 80098c0:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 80098c2:	687b      	ldr	r3, [r7, #4]
 80098c4:	68db      	ldr	r3, [r3, #12]
 80098c6:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80098ca:	687b      	ldr	r3, [r7, #4]
 80098cc:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 80098ce:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 80098d2:	2b01      	cmp	r3, #1
 80098d4:	d105      	bne.n	80098e2 <USB_CoreInit+0x56>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 80098d6:	687b      	ldr	r3, [r7, #4]
 80098d8:	68db      	ldr	r3, [r3, #12]
 80098da:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 80098de:	687b      	ldr	r3, [r7, #4]
 80098e0:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 80098e2:	6878      	ldr	r0, [r7, #4]
 80098e4:	f001 fae8 	bl	800aeb8 <USB_CoreReset>
 80098e8:	4603      	mov	r3, r0
 80098ea:	73fb      	strb	r3, [r7, #15]
 80098ec:	e01b      	b.n	8009926 <USB_CoreInit+0x9a>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 80098ee:	687b      	ldr	r3, [r7, #4]
 80098f0:	68db      	ldr	r3, [r3, #12]
 80098f2:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 80098f6:	687b      	ldr	r3, [r7, #4]
 80098f8:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 80098fa:	6878      	ldr	r0, [r7, #4]
 80098fc:	f001 fadc 	bl	800aeb8 <USB_CoreReset>
 8009900:	4603      	mov	r3, r0
 8009902:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 8009904:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8009908:	2b00      	cmp	r3, #0
 800990a:	d106      	bne.n	800991a <USB_CoreInit+0x8e>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 800990c:	687b      	ldr	r3, [r7, #4]
 800990e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009910:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8009914:	687b      	ldr	r3, [r7, #4]
 8009916:	639a      	str	r2, [r3, #56]	@ 0x38
 8009918:	e005      	b.n	8009926 <USB_CoreInit+0x9a>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800991a:	687b      	ldr	r3, [r7, #4]
 800991c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800991e:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8009922:	687b      	ldr	r3, [r7, #4]
 8009924:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 8009926:	7fbb      	ldrb	r3, [r7, #30]
 8009928:	2b01      	cmp	r3, #1
 800992a:	d10b      	bne.n	8009944 <USB_CoreInit+0xb8>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 800992c:	687b      	ldr	r3, [r7, #4]
 800992e:	689b      	ldr	r3, [r3, #8]
 8009930:	f043 0206 	orr.w	r2, r3, #6
 8009934:	687b      	ldr	r3, [r7, #4]
 8009936:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8009938:	687b      	ldr	r3, [r7, #4]
 800993a:	689b      	ldr	r3, [r3, #8]
 800993c:	f043 0220 	orr.w	r2, r3, #32
 8009940:	687b      	ldr	r3, [r7, #4]
 8009942:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8009944:	7bfb      	ldrb	r3, [r7, #15]
}
 8009946:	4618      	mov	r0, r3
 8009948:	3710      	adds	r7, #16
 800994a:	46bd      	mov	sp, r7
 800994c:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8009950:	b004      	add	sp, #16
 8009952:	4770      	bx	lr

08009954 <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 8009954:	b480      	push	{r7}
 8009956:	b087      	sub	sp, #28
 8009958:	af00      	add	r7, sp, #0
 800995a:	60f8      	str	r0, [r7, #12]
 800995c:	60b9      	str	r1, [r7, #8]
 800995e:	4613      	mov	r3, r2
 8009960:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 8009962:	79fb      	ldrb	r3, [r7, #7]
 8009964:	2b02      	cmp	r3, #2
 8009966:	d165      	bne.n	8009a34 <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 8009968:	68bb      	ldr	r3, [r7, #8]
 800996a:	4a41      	ldr	r2, [pc, #260]	@ (8009a70 <USB_SetTurnaroundTime+0x11c>)
 800996c:	4293      	cmp	r3, r2
 800996e:	d906      	bls.n	800997e <USB_SetTurnaroundTime+0x2a>
 8009970:	68bb      	ldr	r3, [r7, #8]
 8009972:	4a40      	ldr	r2, [pc, #256]	@ (8009a74 <USB_SetTurnaroundTime+0x120>)
 8009974:	4293      	cmp	r3, r2
 8009976:	d202      	bcs.n	800997e <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 8009978:	230f      	movs	r3, #15
 800997a:	617b      	str	r3, [r7, #20]
 800997c:	e062      	b.n	8009a44 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 800997e:	68bb      	ldr	r3, [r7, #8]
 8009980:	4a3c      	ldr	r2, [pc, #240]	@ (8009a74 <USB_SetTurnaroundTime+0x120>)
 8009982:	4293      	cmp	r3, r2
 8009984:	d306      	bcc.n	8009994 <USB_SetTurnaroundTime+0x40>
 8009986:	68bb      	ldr	r3, [r7, #8]
 8009988:	4a3b      	ldr	r2, [pc, #236]	@ (8009a78 <USB_SetTurnaroundTime+0x124>)
 800998a:	4293      	cmp	r3, r2
 800998c:	d202      	bcs.n	8009994 <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 800998e:	230e      	movs	r3, #14
 8009990:	617b      	str	r3, [r7, #20]
 8009992:	e057      	b.n	8009a44 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 8009994:	68bb      	ldr	r3, [r7, #8]
 8009996:	4a38      	ldr	r2, [pc, #224]	@ (8009a78 <USB_SetTurnaroundTime+0x124>)
 8009998:	4293      	cmp	r3, r2
 800999a:	d306      	bcc.n	80099aa <USB_SetTurnaroundTime+0x56>
 800999c:	68bb      	ldr	r3, [r7, #8]
 800999e:	4a37      	ldr	r2, [pc, #220]	@ (8009a7c <USB_SetTurnaroundTime+0x128>)
 80099a0:	4293      	cmp	r3, r2
 80099a2:	d202      	bcs.n	80099aa <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 80099a4:	230d      	movs	r3, #13
 80099a6:	617b      	str	r3, [r7, #20]
 80099a8:	e04c      	b.n	8009a44 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 80099aa:	68bb      	ldr	r3, [r7, #8]
 80099ac:	4a33      	ldr	r2, [pc, #204]	@ (8009a7c <USB_SetTurnaroundTime+0x128>)
 80099ae:	4293      	cmp	r3, r2
 80099b0:	d306      	bcc.n	80099c0 <USB_SetTurnaroundTime+0x6c>
 80099b2:	68bb      	ldr	r3, [r7, #8]
 80099b4:	4a32      	ldr	r2, [pc, #200]	@ (8009a80 <USB_SetTurnaroundTime+0x12c>)
 80099b6:	4293      	cmp	r3, r2
 80099b8:	d802      	bhi.n	80099c0 <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 80099ba:	230c      	movs	r3, #12
 80099bc:	617b      	str	r3, [r7, #20]
 80099be:	e041      	b.n	8009a44 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 80099c0:	68bb      	ldr	r3, [r7, #8]
 80099c2:	4a2f      	ldr	r2, [pc, #188]	@ (8009a80 <USB_SetTurnaroundTime+0x12c>)
 80099c4:	4293      	cmp	r3, r2
 80099c6:	d906      	bls.n	80099d6 <USB_SetTurnaroundTime+0x82>
 80099c8:	68bb      	ldr	r3, [r7, #8]
 80099ca:	4a2e      	ldr	r2, [pc, #184]	@ (8009a84 <USB_SetTurnaroundTime+0x130>)
 80099cc:	4293      	cmp	r3, r2
 80099ce:	d802      	bhi.n	80099d6 <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 80099d0:	230b      	movs	r3, #11
 80099d2:	617b      	str	r3, [r7, #20]
 80099d4:	e036      	b.n	8009a44 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 80099d6:	68bb      	ldr	r3, [r7, #8]
 80099d8:	4a2a      	ldr	r2, [pc, #168]	@ (8009a84 <USB_SetTurnaroundTime+0x130>)
 80099da:	4293      	cmp	r3, r2
 80099dc:	d906      	bls.n	80099ec <USB_SetTurnaroundTime+0x98>
 80099de:	68bb      	ldr	r3, [r7, #8]
 80099e0:	4a29      	ldr	r2, [pc, #164]	@ (8009a88 <USB_SetTurnaroundTime+0x134>)
 80099e2:	4293      	cmp	r3, r2
 80099e4:	d802      	bhi.n	80099ec <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 80099e6:	230a      	movs	r3, #10
 80099e8:	617b      	str	r3, [r7, #20]
 80099ea:	e02b      	b.n	8009a44 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 80099ec:	68bb      	ldr	r3, [r7, #8]
 80099ee:	4a26      	ldr	r2, [pc, #152]	@ (8009a88 <USB_SetTurnaroundTime+0x134>)
 80099f0:	4293      	cmp	r3, r2
 80099f2:	d906      	bls.n	8009a02 <USB_SetTurnaroundTime+0xae>
 80099f4:	68bb      	ldr	r3, [r7, #8]
 80099f6:	4a25      	ldr	r2, [pc, #148]	@ (8009a8c <USB_SetTurnaroundTime+0x138>)
 80099f8:	4293      	cmp	r3, r2
 80099fa:	d202      	bcs.n	8009a02 <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 80099fc:	2309      	movs	r3, #9
 80099fe:	617b      	str	r3, [r7, #20]
 8009a00:	e020      	b.n	8009a44 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 8009a02:	68bb      	ldr	r3, [r7, #8]
 8009a04:	4a21      	ldr	r2, [pc, #132]	@ (8009a8c <USB_SetTurnaroundTime+0x138>)
 8009a06:	4293      	cmp	r3, r2
 8009a08:	d306      	bcc.n	8009a18 <USB_SetTurnaroundTime+0xc4>
 8009a0a:	68bb      	ldr	r3, [r7, #8]
 8009a0c:	4a20      	ldr	r2, [pc, #128]	@ (8009a90 <USB_SetTurnaroundTime+0x13c>)
 8009a0e:	4293      	cmp	r3, r2
 8009a10:	d802      	bhi.n	8009a18 <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 8009a12:	2308      	movs	r3, #8
 8009a14:	617b      	str	r3, [r7, #20]
 8009a16:	e015      	b.n	8009a44 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 8009a18:	68bb      	ldr	r3, [r7, #8]
 8009a1a:	4a1d      	ldr	r2, [pc, #116]	@ (8009a90 <USB_SetTurnaroundTime+0x13c>)
 8009a1c:	4293      	cmp	r3, r2
 8009a1e:	d906      	bls.n	8009a2e <USB_SetTurnaroundTime+0xda>
 8009a20:	68bb      	ldr	r3, [r7, #8]
 8009a22:	4a1c      	ldr	r2, [pc, #112]	@ (8009a94 <USB_SetTurnaroundTime+0x140>)
 8009a24:	4293      	cmp	r3, r2
 8009a26:	d202      	bcs.n	8009a2e <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 8009a28:	2307      	movs	r3, #7
 8009a2a:	617b      	str	r3, [r7, #20]
 8009a2c:	e00a      	b.n	8009a44 <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 8009a2e:	2306      	movs	r3, #6
 8009a30:	617b      	str	r3, [r7, #20]
 8009a32:	e007      	b.n	8009a44 <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 8009a34:	79fb      	ldrb	r3, [r7, #7]
 8009a36:	2b00      	cmp	r3, #0
 8009a38:	d102      	bne.n	8009a40 <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 8009a3a:	2309      	movs	r3, #9
 8009a3c:	617b      	str	r3, [r7, #20]
 8009a3e:	e001      	b.n	8009a44 <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 8009a40:	2309      	movs	r3, #9
 8009a42:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 8009a44:	68fb      	ldr	r3, [r7, #12]
 8009a46:	68db      	ldr	r3, [r3, #12]
 8009a48:	f423 5270 	bic.w	r2, r3, #15360	@ 0x3c00
 8009a4c:	68fb      	ldr	r3, [r7, #12]
 8009a4e:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 8009a50:	68fb      	ldr	r3, [r7, #12]
 8009a52:	68da      	ldr	r2, [r3, #12]
 8009a54:	697b      	ldr	r3, [r7, #20]
 8009a56:	029b      	lsls	r3, r3, #10
 8009a58:	f403 5370 	and.w	r3, r3, #15360	@ 0x3c00
 8009a5c:	431a      	orrs	r2, r3
 8009a5e:	68fb      	ldr	r3, [r7, #12]
 8009a60:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8009a62:	2300      	movs	r3, #0
}
 8009a64:	4618      	mov	r0, r3
 8009a66:	371c      	adds	r7, #28
 8009a68:	46bd      	mov	sp, r7
 8009a6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a6e:	4770      	bx	lr
 8009a70:	00d8acbf 	.word	0x00d8acbf
 8009a74:	00e4e1c0 	.word	0x00e4e1c0
 8009a78:	00f42400 	.word	0x00f42400
 8009a7c:	01067380 	.word	0x01067380
 8009a80:	011a499f 	.word	0x011a499f
 8009a84:	01312cff 	.word	0x01312cff
 8009a88:	014ca43f 	.word	0x014ca43f
 8009a8c:	016e3600 	.word	0x016e3600
 8009a90:	01a6ab1f 	.word	0x01a6ab1f
 8009a94:	01e84800 	.word	0x01e84800

08009a98 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8009a98:	b480      	push	{r7}
 8009a9a:	b083      	sub	sp, #12
 8009a9c:	af00      	add	r7, sp, #0
 8009a9e:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 8009aa0:	687b      	ldr	r3, [r7, #4]
 8009aa2:	689b      	ldr	r3, [r3, #8]
 8009aa4:	f043 0201 	orr.w	r2, r3, #1
 8009aa8:	687b      	ldr	r3, [r7, #4]
 8009aaa:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8009aac:	2300      	movs	r3, #0
}
 8009aae:	4618      	mov	r0, r3
 8009ab0:	370c      	adds	r7, #12
 8009ab2:	46bd      	mov	sp, r7
 8009ab4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ab8:	4770      	bx	lr

08009aba <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8009aba:	b480      	push	{r7}
 8009abc:	b083      	sub	sp, #12
 8009abe:	af00      	add	r7, sp, #0
 8009ac0:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8009ac2:	687b      	ldr	r3, [r7, #4]
 8009ac4:	689b      	ldr	r3, [r3, #8]
 8009ac6:	f023 0201 	bic.w	r2, r3, #1
 8009aca:	687b      	ldr	r3, [r7, #4]
 8009acc:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8009ace:	2300      	movs	r3, #0
}
 8009ad0:	4618      	mov	r0, r3
 8009ad2:	370c      	adds	r7, #12
 8009ad4:	46bd      	mov	sp, r7
 8009ad6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ada:	4770      	bx	lr

08009adc <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8009adc:	b580      	push	{r7, lr}
 8009ade:	b084      	sub	sp, #16
 8009ae0:	af00      	add	r7, sp, #0
 8009ae2:	6078      	str	r0, [r7, #4]
 8009ae4:	460b      	mov	r3, r1
 8009ae6:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8009ae8:	2300      	movs	r3, #0
 8009aea:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8009aec:	687b      	ldr	r3, [r7, #4]
 8009aee:	68db      	ldr	r3, [r3, #12]
 8009af0:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 8009af4:	687b      	ldr	r3, [r7, #4]
 8009af6:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8009af8:	78fb      	ldrb	r3, [r7, #3]
 8009afa:	2b01      	cmp	r3, #1
 8009afc:	d115      	bne.n	8009b2a <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8009afe:	687b      	ldr	r3, [r7, #4]
 8009b00:	68db      	ldr	r3, [r3, #12]
 8009b02:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 8009b06:	687b      	ldr	r3, [r7, #4]
 8009b08:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8009b0a:	200a      	movs	r0, #10
 8009b0c:	f7f8 ff82 	bl	8002a14 <HAL_Delay>
      ms += 10U;
 8009b10:	68fb      	ldr	r3, [r7, #12]
 8009b12:	330a      	adds	r3, #10
 8009b14:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8009b16:	6878      	ldr	r0, [r7, #4]
 8009b18:	f001 f93f 	bl	800ad9a <USB_GetMode>
 8009b1c:	4603      	mov	r3, r0
 8009b1e:	2b01      	cmp	r3, #1
 8009b20:	d01e      	beq.n	8009b60 <USB_SetCurrentMode+0x84>
 8009b22:	68fb      	ldr	r3, [r7, #12]
 8009b24:	2bc7      	cmp	r3, #199	@ 0xc7
 8009b26:	d9f0      	bls.n	8009b0a <USB_SetCurrentMode+0x2e>
 8009b28:	e01a      	b.n	8009b60 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8009b2a:	78fb      	ldrb	r3, [r7, #3]
 8009b2c:	2b00      	cmp	r3, #0
 8009b2e:	d115      	bne.n	8009b5c <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8009b30:	687b      	ldr	r3, [r7, #4]
 8009b32:	68db      	ldr	r3, [r3, #12]
 8009b34:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8009b38:	687b      	ldr	r3, [r7, #4]
 8009b3a:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8009b3c:	200a      	movs	r0, #10
 8009b3e:	f7f8 ff69 	bl	8002a14 <HAL_Delay>
      ms += 10U;
 8009b42:	68fb      	ldr	r3, [r7, #12]
 8009b44:	330a      	adds	r3, #10
 8009b46:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8009b48:	6878      	ldr	r0, [r7, #4]
 8009b4a:	f001 f926 	bl	800ad9a <USB_GetMode>
 8009b4e:	4603      	mov	r3, r0
 8009b50:	2b00      	cmp	r3, #0
 8009b52:	d005      	beq.n	8009b60 <USB_SetCurrentMode+0x84>
 8009b54:	68fb      	ldr	r3, [r7, #12]
 8009b56:	2bc7      	cmp	r3, #199	@ 0xc7
 8009b58:	d9f0      	bls.n	8009b3c <USB_SetCurrentMode+0x60>
 8009b5a:	e001      	b.n	8009b60 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8009b5c:	2301      	movs	r3, #1
 8009b5e:	e005      	b.n	8009b6c <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 8009b60:	68fb      	ldr	r3, [r7, #12]
 8009b62:	2bc8      	cmp	r3, #200	@ 0xc8
 8009b64:	d101      	bne.n	8009b6a <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8009b66:	2301      	movs	r3, #1
 8009b68:	e000      	b.n	8009b6c <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8009b6a:	2300      	movs	r3, #0
}
 8009b6c:	4618      	mov	r0, r3
 8009b6e:	3710      	adds	r7, #16
 8009b70:	46bd      	mov	sp, r7
 8009b72:	bd80      	pop	{r7, pc}

08009b74 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8009b74:	b084      	sub	sp, #16
 8009b76:	b580      	push	{r7, lr}
 8009b78:	b086      	sub	sp, #24
 8009b7a:	af00      	add	r7, sp, #0
 8009b7c:	6078      	str	r0, [r7, #4]
 8009b7e:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 8009b82:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8009b86:	2300      	movs	r3, #0
 8009b88:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009b8a:	687b      	ldr	r3, [r7, #4]
 8009b8c:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 8009b8e:	2300      	movs	r3, #0
 8009b90:	613b      	str	r3, [r7, #16]
 8009b92:	e009      	b.n	8009ba8 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8009b94:	687a      	ldr	r2, [r7, #4]
 8009b96:	693b      	ldr	r3, [r7, #16]
 8009b98:	3340      	adds	r3, #64	@ 0x40
 8009b9a:	009b      	lsls	r3, r3, #2
 8009b9c:	4413      	add	r3, r2
 8009b9e:	2200      	movs	r2, #0
 8009ba0:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 8009ba2:	693b      	ldr	r3, [r7, #16]
 8009ba4:	3301      	adds	r3, #1
 8009ba6:	613b      	str	r3, [r7, #16]
 8009ba8:	693b      	ldr	r3, [r7, #16]
 8009baa:	2b0e      	cmp	r3, #14
 8009bac:	d9f2      	bls.n	8009b94 <USB_DevInit+0x20>
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
  }
#else
  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 8009bae:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8009bb2:	2b00      	cmp	r3, #0
 8009bb4:	d11c      	bne.n	8009bf0 <USB_DevInit+0x7c>
  {
    /*
     * Disable HW VBUS sensing. VBUS is internally considered to be always
     * at VBUS-Valid level (5V).
     */
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8009bb6:	68fb      	ldr	r3, [r7, #12]
 8009bb8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009bbc:	685b      	ldr	r3, [r3, #4]
 8009bbe:	68fa      	ldr	r2, [r7, #12]
 8009bc0:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8009bc4:	f043 0302 	orr.w	r3, r3, #2
 8009bc8:	6053      	str	r3, [r2, #4]
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 8009bca:	687b      	ldr	r3, [r7, #4]
 8009bcc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009bce:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8009bd2:	687b      	ldr	r3, [r7, #4]
 8009bd4:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 8009bd6:	687b      	ldr	r3, [r7, #4]
 8009bd8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009bda:	f423 2200 	bic.w	r2, r3, #524288	@ 0x80000
 8009bde:	687b      	ldr	r3, [r7, #4]
 8009be0:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 8009be2:	687b      	ldr	r3, [r7, #4]
 8009be4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009be6:	f423 2280 	bic.w	r2, r3, #262144	@ 0x40000
 8009bea:	687b      	ldr	r3, [r7, #4]
 8009bec:	639a      	str	r2, [r3, #56]	@ 0x38
 8009bee:	e00b      	b.n	8009c08 <USB_DevInit+0x94>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG &= ~USB_OTG_GCCFG_NOVBUSSENS;
 8009bf0:	687b      	ldr	r3, [r7, #4]
 8009bf2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009bf4:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 8009bf8:	687b      	ldr	r3, [r7, #4]
 8009bfa:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 8009bfc:	687b      	ldr	r3, [r7, #4]
 8009bfe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009c00:	f443 2200 	orr.w	r2, r3, #524288	@ 0x80000
 8009c04:	687b      	ldr	r3, [r7, #4]
 8009c06:	639a      	str	r2, [r3, #56]	@ 0x38
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8009c08:	68fb      	ldr	r3, [r7, #12]
 8009c0a:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8009c0e:	461a      	mov	r2, r3
 8009c10:	2300      	movs	r3, #0
 8009c12:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8009c14:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 8009c18:	2b01      	cmp	r3, #1
 8009c1a:	d10d      	bne.n	8009c38 <USB_DevInit+0xc4>
  {
    if (cfg.speed == USBD_HS_SPEED)
 8009c1c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8009c20:	2b00      	cmp	r3, #0
 8009c22:	d104      	bne.n	8009c2e <USB_DevInit+0xba>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 8009c24:	2100      	movs	r1, #0
 8009c26:	6878      	ldr	r0, [r7, #4]
 8009c28:	f000 f968 	bl	8009efc <USB_SetDevSpeed>
 8009c2c:	e008      	b.n	8009c40 <USB_DevInit+0xcc>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 8009c2e:	2101      	movs	r1, #1
 8009c30:	6878      	ldr	r0, [r7, #4]
 8009c32:	f000 f963 	bl	8009efc <USB_SetDevSpeed>
 8009c36:	e003      	b.n	8009c40 <USB_DevInit+0xcc>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8009c38:	2103      	movs	r1, #3
 8009c3a:	6878      	ldr	r0, [r7, #4]
 8009c3c:	f000 f95e 	bl	8009efc <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8009c40:	2110      	movs	r1, #16
 8009c42:	6878      	ldr	r0, [r7, #4]
 8009c44:	f000 f8fa 	bl	8009e3c <USB_FlushTxFifo>
 8009c48:	4603      	mov	r3, r0
 8009c4a:	2b00      	cmp	r3, #0
 8009c4c:	d001      	beq.n	8009c52 <USB_DevInit+0xde>
  {
    ret = HAL_ERROR;
 8009c4e:	2301      	movs	r3, #1
 8009c50:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8009c52:	6878      	ldr	r0, [r7, #4]
 8009c54:	f000 f924 	bl	8009ea0 <USB_FlushRxFifo>
 8009c58:	4603      	mov	r3, r0
 8009c5a:	2b00      	cmp	r3, #0
 8009c5c:	d001      	beq.n	8009c62 <USB_DevInit+0xee>
  {
    ret = HAL_ERROR;
 8009c5e:	2301      	movs	r3, #1
 8009c60:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8009c62:	68fb      	ldr	r3, [r7, #12]
 8009c64:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009c68:	461a      	mov	r2, r3
 8009c6a:	2300      	movs	r3, #0
 8009c6c:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8009c6e:	68fb      	ldr	r3, [r7, #12]
 8009c70:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009c74:	461a      	mov	r2, r3
 8009c76:	2300      	movs	r3, #0
 8009c78:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 8009c7a:	68fb      	ldr	r3, [r7, #12]
 8009c7c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009c80:	461a      	mov	r2, r3
 8009c82:	2300      	movs	r3, #0
 8009c84:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8009c86:	2300      	movs	r3, #0
 8009c88:	613b      	str	r3, [r7, #16]
 8009c8a:	e043      	b.n	8009d14 <USB_DevInit+0x1a0>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8009c8c:	693b      	ldr	r3, [r7, #16]
 8009c8e:	015a      	lsls	r2, r3, #5
 8009c90:	68fb      	ldr	r3, [r7, #12]
 8009c92:	4413      	add	r3, r2
 8009c94:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009c98:	681b      	ldr	r3, [r3, #0]
 8009c9a:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8009c9e:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8009ca2:	d118      	bne.n	8009cd6 <USB_DevInit+0x162>
    {
      if (i == 0U)
 8009ca4:	693b      	ldr	r3, [r7, #16]
 8009ca6:	2b00      	cmp	r3, #0
 8009ca8:	d10a      	bne.n	8009cc0 <USB_DevInit+0x14c>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8009caa:	693b      	ldr	r3, [r7, #16]
 8009cac:	015a      	lsls	r2, r3, #5
 8009cae:	68fb      	ldr	r3, [r7, #12]
 8009cb0:	4413      	add	r3, r2
 8009cb2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009cb6:	461a      	mov	r2, r3
 8009cb8:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8009cbc:	6013      	str	r3, [r2, #0]
 8009cbe:	e013      	b.n	8009ce8 <USB_DevInit+0x174>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8009cc0:	693b      	ldr	r3, [r7, #16]
 8009cc2:	015a      	lsls	r2, r3, #5
 8009cc4:	68fb      	ldr	r3, [r7, #12]
 8009cc6:	4413      	add	r3, r2
 8009cc8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009ccc:	461a      	mov	r2, r3
 8009cce:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8009cd2:	6013      	str	r3, [r2, #0]
 8009cd4:	e008      	b.n	8009ce8 <USB_DevInit+0x174>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 8009cd6:	693b      	ldr	r3, [r7, #16]
 8009cd8:	015a      	lsls	r2, r3, #5
 8009cda:	68fb      	ldr	r3, [r7, #12]
 8009cdc:	4413      	add	r3, r2
 8009cde:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009ce2:	461a      	mov	r2, r3
 8009ce4:	2300      	movs	r3, #0
 8009ce6:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 8009ce8:	693b      	ldr	r3, [r7, #16]
 8009cea:	015a      	lsls	r2, r3, #5
 8009cec:	68fb      	ldr	r3, [r7, #12]
 8009cee:	4413      	add	r3, r2
 8009cf0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009cf4:	461a      	mov	r2, r3
 8009cf6:	2300      	movs	r3, #0
 8009cf8:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8009cfa:	693b      	ldr	r3, [r7, #16]
 8009cfc:	015a      	lsls	r2, r3, #5
 8009cfe:	68fb      	ldr	r3, [r7, #12]
 8009d00:	4413      	add	r3, r2
 8009d02:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009d06:	461a      	mov	r2, r3
 8009d08:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8009d0c:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8009d0e:	693b      	ldr	r3, [r7, #16]
 8009d10:	3301      	adds	r3, #1
 8009d12:	613b      	str	r3, [r7, #16]
 8009d14:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8009d18:	461a      	mov	r2, r3
 8009d1a:	693b      	ldr	r3, [r7, #16]
 8009d1c:	4293      	cmp	r3, r2
 8009d1e:	d3b5      	bcc.n	8009c8c <USB_DevInit+0x118>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8009d20:	2300      	movs	r3, #0
 8009d22:	613b      	str	r3, [r7, #16]
 8009d24:	e043      	b.n	8009dae <USB_DevInit+0x23a>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8009d26:	693b      	ldr	r3, [r7, #16]
 8009d28:	015a      	lsls	r2, r3, #5
 8009d2a:	68fb      	ldr	r3, [r7, #12]
 8009d2c:	4413      	add	r3, r2
 8009d2e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009d32:	681b      	ldr	r3, [r3, #0]
 8009d34:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8009d38:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8009d3c:	d118      	bne.n	8009d70 <USB_DevInit+0x1fc>
    {
      if (i == 0U)
 8009d3e:	693b      	ldr	r3, [r7, #16]
 8009d40:	2b00      	cmp	r3, #0
 8009d42:	d10a      	bne.n	8009d5a <USB_DevInit+0x1e6>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8009d44:	693b      	ldr	r3, [r7, #16]
 8009d46:	015a      	lsls	r2, r3, #5
 8009d48:	68fb      	ldr	r3, [r7, #12]
 8009d4a:	4413      	add	r3, r2
 8009d4c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009d50:	461a      	mov	r2, r3
 8009d52:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8009d56:	6013      	str	r3, [r2, #0]
 8009d58:	e013      	b.n	8009d82 <USB_DevInit+0x20e>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8009d5a:	693b      	ldr	r3, [r7, #16]
 8009d5c:	015a      	lsls	r2, r3, #5
 8009d5e:	68fb      	ldr	r3, [r7, #12]
 8009d60:	4413      	add	r3, r2
 8009d62:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009d66:	461a      	mov	r2, r3
 8009d68:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8009d6c:	6013      	str	r3, [r2, #0]
 8009d6e:	e008      	b.n	8009d82 <USB_DevInit+0x20e>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8009d70:	693b      	ldr	r3, [r7, #16]
 8009d72:	015a      	lsls	r2, r3, #5
 8009d74:	68fb      	ldr	r3, [r7, #12]
 8009d76:	4413      	add	r3, r2
 8009d78:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009d7c:	461a      	mov	r2, r3
 8009d7e:	2300      	movs	r3, #0
 8009d80:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8009d82:	693b      	ldr	r3, [r7, #16]
 8009d84:	015a      	lsls	r2, r3, #5
 8009d86:	68fb      	ldr	r3, [r7, #12]
 8009d88:	4413      	add	r3, r2
 8009d8a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009d8e:	461a      	mov	r2, r3
 8009d90:	2300      	movs	r3, #0
 8009d92:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8009d94:	693b      	ldr	r3, [r7, #16]
 8009d96:	015a      	lsls	r2, r3, #5
 8009d98:	68fb      	ldr	r3, [r7, #12]
 8009d9a:	4413      	add	r3, r2
 8009d9c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009da0:	461a      	mov	r2, r3
 8009da2:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8009da6:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8009da8:	693b      	ldr	r3, [r7, #16]
 8009daa:	3301      	adds	r3, #1
 8009dac:	613b      	str	r3, [r7, #16]
 8009dae:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8009db2:	461a      	mov	r2, r3
 8009db4:	693b      	ldr	r3, [r7, #16]
 8009db6:	4293      	cmp	r3, r2
 8009db8:	d3b5      	bcc.n	8009d26 <USB_DevInit+0x1b2>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8009dba:	68fb      	ldr	r3, [r7, #12]
 8009dbc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009dc0:	691b      	ldr	r3, [r3, #16]
 8009dc2:	68fa      	ldr	r2, [r7, #12]
 8009dc4:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8009dc8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8009dcc:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8009dce:	687b      	ldr	r3, [r7, #4]
 8009dd0:	2200      	movs	r2, #0
 8009dd2:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8009dd4:	687b      	ldr	r3, [r7, #4]
 8009dd6:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 8009dda:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8009ddc:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8009de0:	2b00      	cmp	r3, #0
 8009de2:	d105      	bne.n	8009df0 <USB_DevInit+0x27c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8009de4:	687b      	ldr	r3, [r7, #4]
 8009de6:	699b      	ldr	r3, [r3, #24]
 8009de8:	f043 0210 	orr.w	r2, r3, #16
 8009dec:	687b      	ldr	r3, [r7, #4]
 8009dee:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8009df0:	687b      	ldr	r3, [r7, #4]
 8009df2:	699a      	ldr	r2, [r3, #24]
 8009df4:	4b10      	ldr	r3, [pc, #64]	@ (8009e38 <USB_DevInit+0x2c4>)
 8009df6:	4313      	orrs	r3, r2
 8009df8:	687a      	ldr	r2, [r7, #4]
 8009dfa:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8009dfc:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 8009e00:	2b00      	cmp	r3, #0
 8009e02:	d005      	beq.n	8009e10 <USB_DevInit+0x29c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8009e04:	687b      	ldr	r3, [r7, #4]
 8009e06:	699b      	ldr	r3, [r3, #24]
 8009e08:	f043 0208 	orr.w	r2, r3, #8
 8009e0c:	687b      	ldr	r3, [r7, #4]
 8009e0e:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8009e10:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8009e14:	2b01      	cmp	r3, #1
 8009e16:	d107      	bne.n	8009e28 <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8009e18:	687b      	ldr	r3, [r7, #4]
 8009e1a:	699b      	ldr	r3, [r3, #24]
 8009e1c:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8009e20:	f043 0304 	orr.w	r3, r3, #4
 8009e24:	687a      	ldr	r2, [r7, #4]
 8009e26:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8009e28:	7dfb      	ldrb	r3, [r7, #23]
}
 8009e2a:	4618      	mov	r0, r3
 8009e2c:	3718      	adds	r7, #24
 8009e2e:	46bd      	mov	sp, r7
 8009e30:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8009e34:	b004      	add	sp, #16
 8009e36:	4770      	bx	lr
 8009e38:	803c3800 	.word	0x803c3800

08009e3c <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8009e3c:	b480      	push	{r7}
 8009e3e:	b085      	sub	sp, #20
 8009e40:	af00      	add	r7, sp, #0
 8009e42:	6078      	str	r0, [r7, #4]
 8009e44:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8009e46:	2300      	movs	r3, #0
 8009e48:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8009e4a:	68fb      	ldr	r3, [r7, #12]
 8009e4c:	3301      	adds	r3, #1
 8009e4e:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8009e50:	68fb      	ldr	r3, [r7, #12]
 8009e52:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8009e56:	d901      	bls.n	8009e5c <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8009e58:	2303      	movs	r3, #3
 8009e5a:	e01b      	b.n	8009e94 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8009e5c:	687b      	ldr	r3, [r7, #4]
 8009e5e:	691b      	ldr	r3, [r3, #16]
 8009e60:	2b00      	cmp	r3, #0
 8009e62:	daf2      	bge.n	8009e4a <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8009e64:	2300      	movs	r3, #0
 8009e66:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8009e68:	683b      	ldr	r3, [r7, #0]
 8009e6a:	019b      	lsls	r3, r3, #6
 8009e6c:	f043 0220 	orr.w	r2, r3, #32
 8009e70:	687b      	ldr	r3, [r7, #4]
 8009e72:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8009e74:	68fb      	ldr	r3, [r7, #12]
 8009e76:	3301      	adds	r3, #1
 8009e78:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8009e7a:	68fb      	ldr	r3, [r7, #12]
 8009e7c:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8009e80:	d901      	bls.n	8009e86 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 8009e82:	2303      	movs	r3, #3
 8009e84:	e006      	b.n	8009e94 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8009e86:	687b      	ldr	r3, [r7, #4]
 8009e88:	691b      	ldr	r3, [r3, #16]
 8009e8a:	f003 0320 	and.w	r3, r3, #32
 8009e8e:	2b20      	cmp	r3, #32
 8009e90:	d0f0      	beq.n	8009e74 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 8009e92:	2300      	movs	r3, #0
}
 8009e94:	4618      	mov	r0, r3
 8009e96:	3714      	adds	r7, #20
 8009e98:	46bd      	mov	sp, r7
 8009e9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e9e:	4770      	bx	lr

08009ea0 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8009ea0:	b480      	push	{r7}
 8009ea2:	b085      	sub	sp, #20
 8009ea4:	af00      	add	r7, sp, #0
 8009ea6:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8009ea8:	2300      	movs	r3, #0
 8009eaa:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8009eac:	68fb      	ldr	r3, [r7, #12]
 8009eae:	3301      	adds	r3, #1
 8009eb0:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8009eb2:	68fb      	ldr	r3, [r7, #12]
 8009eb4:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8009eb8:	d901      	bls.n	8009ebe <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 8009eba:	2303      	movs	r3, #3
 8009ebc:	e018      	b.n	8009ef0 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8009ebe:	687b      	ldr	r3, [r7, #4]
 8009ec0:	691b      	ldr	r3, [r3, #16]
 8009ec2:	2b00      	cmp	r3, #0
 8009ec4:	daf2      	bge.n	8009eac <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 8009ec6:	2300      	movs	r3, #0
 8009ec8:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8009eca:	687b      	ldr	r3, [r7, #4]
 8009ecc:	2210      	movs	r2, #16
 8009ece:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8009ed0:	68fb      	ldr	r3, [r7, #12]
 8009ed2:	3301      	adds	r3, #1
 8009ed4:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8009ed6:	68fb      	ldr	r3, [r7, #12]
 8009ed8:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8009edc:	d901      	bls.n	8009ee2 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 8009ede:	2303      	movs	r3, #3
 8009ee0:	e006      	b.n	8009ef0 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8009ee2:	687b      	ldr	r3, [r7, #4]
 8009ee4:	691b      	ldr	r3, [r3, #16]
 8009ee6:	f003 0310 	and.w	r3, r3, #16
 8009eea:	2b10      	cmp	r3, #16
 8009eec:	d0f0      	beq.n	8009ed0 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 8009eee:	2300      	movs	r3, #0
}
 8009ef0:	4618      	mov	r0, r3
 8009ef2:	3714      	adds	r7, #20
 8009ef4:	46bd      	mov	sp, r7
 8009ef6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009efa:	4770      	bx	lr

08009efc <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8009efc:	b480      	push	{r7}
 8009efe:	b085      	sub	sp, #20
 8009f00:	af00      	add	r7, sp, #0
 8009f02:	6078      	str	r0, [r7, #4]
 8009f04:	460b      	mov	r3, r1
 8009f06:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009f08:	687b      	ldr	r3, [r7, #4]
 8009f0a:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8009f0c:	68fb      	ldr	r3, [r7, #12]
 8009f0e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009f12:	681a      	ldr	r2, [r3, #0]
 8009f14:	78fb      	ldrb	r3, [r7, #3]
 8009f16:	68f9      	ldr	r1, [r7, #12]
 8009f18:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8009f1c:	4313      	orrs	r3, r2
 8009f1e:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8009f20:	2300      	movs	r3, #0
}
 8009f22:	4618      	mov	r0, r3
 8009f24:	3714      	adds	r7, #20
 8009f26:	46bd      	mov	sp, r7
 8009f28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f2c:	4770      	bx	lr

08009f2e <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USBD_HS_SPEED: High speed mode
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(const USB_OTG_GlobalTypeDef *USBx)
{
 8009f2e:	b480      	push	{r7}
 8009f30:	b087      	sub	sp, #28
 8009f32:	af00      	add	r7, sp, #0
 8009f34:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009f36:	687b      	ldr	r3, [r7, #4]
 8009f38:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 8009f3a:	693b      	ldr	r3, [r7, #16]
 8009f3c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009f40:	689b      	ldr	r3, [r3, #8]
 8009f42:	f003 0306 	and.w	r3, r3, #6
 8009f46:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 8009f48:	68fb      	ldr	r3, [r7, #12]
 8009f4a:	2b00      	cmp	r3, #0
 8009f4c:	d102      	bne.n	8009f54 <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 8009f4e:	2300      	movs	r3, #0
 8009f50:	75fb      	strb	r3, [r7, #23]
 8009f52:	e00a      	b.n	8009f6a <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 8009f54:	68fb      	ldr	r3, [r7, #12]
 8009f56:	2b02      	cmp	r3, #2
 8009f58:	d002      	beq.n	8009f60 <USB_GetDevSpeed+0x32>
 8009f5a:	68fb      	ldr	r3, [r7, #12]
 8009f5c:	2b06      	cmp	r3, #6
 8009f5e:	d102      	bne.n	8009f66 <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 8009f60:	2302      	movs	r3, #2
 8009f62:	75fb      	strb	r3, [r7, #23]
 8009f64:	e001      	b.n	8009f6a <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 8009f66:	230f      	movs	r3, #15
 8009f68:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 8009f6a:	7dfb      	ldrb	r3, [r7, #23]
}
 8009f6c:	4618      	mov	r0, r3
 8009f6e:	371c      	adds	r7, #28
 8009f70:	46bd      	mov	sp, r7
 8009f72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f76:	4770      	bx	lr

08009f78 <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8009f78:	b480      	push	{r7}
 8009f7a:	b085      	sub	sp, #20
 8009f7c:	af00      	add	r7, sp, #0
 8009f7e:	6078      	str	r0, [r7, #4]
 8009f80:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009f82:	687b      	ldr	r3, [r7, #4]
 8009f84:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8009f86:	683b      	ldr	r3, [r7, #0]
 8009f88:	781b      	ldrb	r3, [r3, #0]
 8009f8a:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8009f8c:	683b      	ldr	r3, [r7, #0]
 8009f8e:	785b      	ldrb	r3, [r3, #1]
 8009f90:	2b01      	cmp	r3, #1
 8009f92:	d13a      	bne.n	800a00a <USB_ActivateEndpoint+0x92>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 8009f94:	68fb      	ldr	r3, [r7, #12]
 8009f96:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009f9a:	69da      	ldr	r2, [r3, #28]
 8009f9c:	683b      	ldr	r3, [r7, #0]
 8009f9e:	781b      	ldrb	r3, [r3, #0]
 8009fa0:	f003 030f 	and.w	r3, r3, #15
 8009fa4:	2101      	movs	r1, #1
 8009fa6:	fa01 f303 	lsl.w	r3, r1, r3
 8009faa:	b29b      	uxth	r3, r3
 8009fac:	68f9      	ldr	r1, [r7, #12]
 8009fae:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8009fb2:	4313      	orrs	r3, r2
 8009fb4:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 8009fb6:	68bb      	ldr	r3, [r7, #8]
 8009fb8:	015a      	lsls	r2, r3, #5
 8009fba:	68fb      	ldr	r3, [r7, #12]
 8009fbc:	4413      	add	r3, r2
 8009fbe:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009fc2:	681b      	ldr	r3, [r3, #0]
 8009fc4:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8009fc8:	2b00      	cmp	r3, #0
 8009fca:	d155      	bne.n	800a078 <USB_ActivateEndpoint+0x100>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8009fcc:	68bb      	ldr	r3, [r7, #8]
 8009fce:	015a      	lsls	r2, r3, #5
 8009fd0:	68fb      	ldr	r3, [r7, #12]
 8009fd2:	4413      	add	r3, r2
 8009fd4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009fd8:	681a      	ldr	r2, [r3, #0]
 8009fda:	683b      	ldr	r3, [r7, #0]
 8009fdc:	689b      	ldr	r3, [r3, #8]
 8009fde:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8009fe2:	683b      	ldr	r3, [r7, #0]
 8009fe4:	791b      	ldrb	r3, [r3, #4]
 8009fe6:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8009fe8:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8009fea:	68bb      	ldr	r3, [r7, #8]
 8009fec:	059b      	lsls	r3, r3, #22
 8009fee:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8009ff0:	4313      	orrs	r3, r2
 8009ff2:	68ba      	ldr	r2, [r7, #8]
 8009ff4:	0151      	lsls	r1, r2, #5
 8009ff6:	68fa      	ldr	r2, [r7, #12]
 8009ff8:	440a      	add	r2, r1
 8009ffa:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8009ffe:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800a002:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800a006:	6013      	str	r3, [r2, #0]
 800a008:	e036      	b.n	800a078 <USB_ActivateEndpoint+0x100>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 800a00a:	68fb      	ldr	r3, [r7, #12]
 800a00c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a010:	69da      	ldr	r2, [r3, #28]
 800a012:	683b      	ldr	r3, [r7, #0]
 800a014:	781b      	ldrb	r3, [r3, #0]
 800a016:	f003 030f 	and.w	r3, r3, #15
 800a01a:	2101      	movs	r1, #1
 800a01c:	fa01 f303 	lsl.w	r3, r1, r3
 800a020:	041b      	lsls	r3, r3, #16
 800a022:	68f9      	ldr	r1, [r7, #12]
 800a024:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800a028:	4313      	orrs	r3, r2
 800a02a:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 800a02c:	68bb      	ldr	r3, [r7, #8]
 800a02e:	015a      	lsls	r2, r3, #5
 800a030:	68fb      	ldr	r3, [r7, #12]
 800a032:	4413      	add	r3, r2
 800a034:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a038:	681b      	ldr	r3, [r3, #0]
 800a03a:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800a03e:	2b00      	cmp	r3, #0
 800a040:	d11a      	bne.n	800a078 <USB_ActivateEndpoint+0x100>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 800a042:	68bb      	ldr	r3, [r7, #8]
 800a044:	015a      	lsls	r2, r3, #5
 800a046:	68fb      	ldr	r3, [r7, #12]
 800a048:	4413      	add	r3, r2
 800a04a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a04e:	681a      	ldr	r2, [r3, #0]
 800a050:	683b      	ldr	r3, [r7, #0]
 800a052:	689b      	ldr	r3, [r3, #8]
 800a054:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 800a058:	683b      	ldr	r3, [r7, #0]
 800a05a:	791b      	ldrb	r3, [r3, #4]
 800a05c:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 800a05e:	430b      	orrs	r3, r1
 800a060:	4313      	orrs	r3, r2
 800a062:	68ba      	ldr	r2, [r7, #8]
 800a064:	0151      	lsls	r1, r2, #5
 800a066:	68fa      	ldr	r2, [r7, #12]
 800a068:	440a      	add	r2, r1
 800a06a:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800a06e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800a072:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800a076:	6013      	str	r3, [r2, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 800a078:	2300      	movs	r3, #0
}
 800a07a:	4618      	mov	r0, r3
 800a07c:	3714      	adds	r7, #20
 800a07e:	46bd      	mov	sp, r7
 800a080:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a084:	4770      	bx	lr
	...

0800a088 <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 800a088:	b480      	push	{r7}
 800a08a:	b085      	sub	sp, #20
 800a08c:	af00      	add	r7, sp, #0
 800a08e:	6078      	str	r0, [r7, #4]
 800a090:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a092:	687b      	ldr	r3, [r7, #4]
 800a094:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800a096:	683b      	ldr	r3, [r7, #0]
 800a098:	781b      	ldrb	r3, [r3, #0]
 800a09a:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 800a09c:	683b      	ldr	r3, [r7, #0]
 800a09e:	785b      	ldrb	r3, [r3, #1]
 800a0a0:	2b01      	cmp	r3, #1
 800a0a2:	d161      	bne.n	800a168 <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800a0a4:	68bb      	ldr	r3, [r7, #8]
 800a0a6:	015a      	lsls	r2, r3, #5
 800a0a8:	68fb      	ldr	r3, [r7, #12]
 800a0aa:	4413      	add	r3, r2
 800a0ac:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a0b0:	681b      	ldr	r3, [r3, #0]
 800a0b2:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800a0b6:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800a0ba:	d11f      	bne.n	800a0fc <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 800a0bc:	68bb      	ldr	r3, [r7, #8]
 800a0be:	015a      	lsls	r2, r3, #5
 800a0c0:	68fb      	ldr	r3, [r7, #12]
 800a0c2:	4413      	add	r3, r2
 800a0c4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a0c8:	681b      	ldr	r3, [r3, #0]
 800a0ca:	68ba      	ldr	r2, [r7, #8]
 800a0cc:	0151      	lsls	r1, r2, #5
 800a0ce:	68fa      	ldr	r2, [r7, #12]
 800a0d0:	440a      	add	r2, r1
 800a0d2:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800a0d6:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800a0da:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 800a0dc:	68bb      	ldr	r3, [r7, #8]
 800a0de:	015a      	lsls	r2, r3, #5
 800a0e0:	68fb      	ldr	r3, [r7, #12]
 800a0e2:	4413      	add	r3, r2
 800a0e4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a0e8:	681b      	ldr	r3, [r3, #0]
 800a0ea:	68ba      	ldr	r2, [r7, #8]
 800a0ec:	0151      	lsls	r1, r2, #5
 800a0ee:	68fa      	ldr	r2, [r7, #12]
 800a0f0:	440a      	add	r2, r1
 800a0f2:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800a0f6:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800a0fa:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 800a0fc:	68fb      	ldr	r3, [r7, #12]
 800a0fe:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a102:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800a104:	683b      	ldr	r3, [r7, #0]
 800a106:	781b      	ldrb	r3, [r3, #0]
 800a108:	f003 030f 	and.w	r3, r3, #15
 800a10c:	2101      	movs	r1, #1
 800a10e:	fa01 f303 	lsl.w	r3, r1, r3
 800a112:	b29b      	uxth	r3, r3
 800a114:	43db      	mvns	r3, r3
 800a116:	68f9      	ldr	r1, [r7, #12]
 800a118:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800a11c:	4013      	ands	r3, r2
 800a11e:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 800a120:	68fb      	ldr	r3, [r7, #12]
 800a122:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a126:	69da      	ldr	r2, [r3, #28]
 800a128:	683b      	ldr	r3, [r7, #0]
 800a12a:	781b      	ldrb	r3, [r3, #0]
 800a12c:	f003 030f 	and.w	r3, r3, #15
 800a130:	2101      	movs	r1, #1
 800a132:	fa01 f303 	lsl.w	r3, r1, r3
 800a136:	b29b      	uxth	r3, r3
 800a138:	43db      	mvns	r3, r3
 800a13a:	68f9      	ldr	r1, [r7, #12]
 800a13c:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800a140:	4013      	ands	r3, r2
 800a142:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 800a144:	68bb      	ldr	r3, [r7, #8]
 800a146:	015a      	lsls	r2, r3, #5
 800a148:	68fb      	ldr	r3, [r7, #12]
 800a14a:	4413      	add	r3, r2
 800a14c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a150:	681a      	ldr	r2, [r3, #0]
 800a152:	68bb      	ldr	r3, [r7, #8]
 800a154:	0159      	lsls	r1, r3, #5
 800a156:	68fb      	ldr	r3, [r7, #12]
 800a158:	440b      	add	r3, r1
 800a15a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a15e:	4619      	mov	r1, r3
 800a160:	4b35      	ldr	r3, [pc, #212]	@ (800a238 <USB_DeactivateEndpoint+0x1b0>)
 800a162:	4013      	ands	r3, r2
 800a164:	600b      	str	r3, [r1, #0]
 800a166:	e060      	b.n	800a22a <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800a168:	68bb      	ldr	r3, [r7, #8]
 800a16a:	015a      	lsls	r2, r3, #5
 800a16c:	68fb      	ldr	r3, [r7, #12]
 800a16e:	4413      	add	r3, r2
 800a170:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a174:	681b      	ldr	r3, [r3, #0]
 800a176:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800a17a:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800a17e:	d11f      	bne.n	800a1c0 <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 800a180:	68bb      	ldr	r3, [r7, #8]
 800a182:	015a      	lsls	r2, r3, #5
 800a184:	68fb      	ldr	r3, [r7, #12]
 800a186:	4413      	add	r3, r2
 800a188:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a18c:	681b      	ldr	r3, [r3, #0]
 800a18e:	68ba      	ldr	r2, [r7, #8]
 800a190:	0151      	lsls	r1, r2, #5
 800a192:	68fa      	ldr	r2, [r7, #12]
 800a194:	440a      	add	r2, r1
 800a196:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800a19a:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800a19e:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 800a1a0:	68bb      	ldr	r3, [r7, #8]
 800a1a2:	015a      	lsls	r2, r3, #5
 800a1a4:	68fb      	ldr	r3, [r7, #12]
 800a1a6:	4413      	add	r3, r2
 800a1a8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a1ac:	681b      	ldr	r3, [r3, #0]
 800a1ae:	68ba      	ldr	r2, [r7, #8]
 800a1b0:	0151      	lsls	r1, r2, #5
 800a1b2:	68fa      	ldr	r2, [r7, #12]
 800a1b4:	440a      	add	r2, r1
 800a1b6:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800a1ba:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800a1be:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 800a1c0:	68fb      	ldr	r3, [r7, #12]
 800a1c2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a1c6:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800a1c8:	683b      	ldr	r3, [r7, #0]
 800a1ca:	781b      	ldrb	r3, [r3, #0]
 800a1cc:	f003 030f 	and.w	r3, r3, #15
 800a1d0:	2101      	movs	r1, #1
 800a1d2:	fa01 f303 	lsl.w	r3, r1, r3
 800a1d6:	041b      	lsls	r3, r3, #16
 800a1d8:	43db      	mvns	r3, r3
 800a1da:	68f9      	ldr	r1, [r7, #12]
 800a1dc:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800a1e0:	4013      	ands	r3, r2
 800a1e2:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 800a1e4:	68fb      	ldr	r3, [r7, #12]
 800a1e6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a1ea:	69da      	ldr	r2, [r3, #28]
 800a1ec:	683b      	ldr	r3, [r7, #0]
 800a1ee:	781b      	ldrb	r3, [r3, #0]
 800a1f0:	f003 030f 	and.w	r3, r3, #15
 800a1f4:	2101      	movs	r1, #1
 800a1f6:	fa01 f303 	lsl.w	r3, r1, r3
 800a1fa:	041b      	lsls	r3, r3, #16
 800a1fc:	43db      	mvns	r3, r3
 800a1fe:	68f9      	ldr	r1, [r7, #12]
 800a200:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800a204:	4013      	ands	r3, r2
 800a206:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 800a208:	68bb      	ldr	r3, [r7, #8]
 800a20a:	015a      	lsls	r2, r3, #5
 800a20c:	68fb      	ldr	r3, [r7, #12]
 800a20e:	4413      	add	r3, r2
 800a210:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a214:	681a      	ldr	r2, [r3, #0]
 800a216:	68bb      	ldr	r3, [r7, #8]
 800a218:	0159      	lsls	r1, r3, #5
 800a21a:	68fb      	ldr	r3, [r7, #12]
 800a21c:	440b      	add	r3, r1
 800a21e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a222:	4619      	mov	r1, r3
 800a224:	4b05      	ldr	r3, [pc, #20]	@ (800a23c <USB_DeactivateEndpoint+0x1b4>)
 800a226:	4013      	ands	r3, r2
 800a228:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 800a22a:	2300      	movs	r3, #0
}
 800a22c:	4618      	mov	r0, r3
 800a22e:	3714      	adds	r7, #20
 800a230:	46bd      	mov	sp, r7
 800a232:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a236:	4770      	bx	lr
 800a238:	ec337800 	.word	0xec337800
 800a23c:	eff37800 	.word	0xeff37800

0800a240 <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 800a240:	b580      	push	{r7, lr}
 800a242:	b08a      	sub	sp, #40	@ 0x28
 800a244:	af02      	add	r7, sp, #8
 800a246:	60f8      	str	r0, [r7, #12]
 800a248:	60b9      	str	r1, [r7, #8]
 800a24a:	4613      	mov	r3, r2
 800a24c:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a24e:	68fb      	ldr	r3, [r7, #12]
 800a250:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 800a252:	68bb      	ldr	r3, [r7, #8]
 800a254:	781b      	ldrb	r3, [r3, #0]
 800a256:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 800a258:	68bb      	ldr	r3, [r7, #8]
 800a25a:	785b      	ldrb	r3, [r3, #1]
 800a25c:	2b01      	cmp	r3, #1
 800a25e:	f040 817f 	bne.w	800a560 <USB_EPStartXfer+0x320>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 800a262:	68bb      	ldr	r3, [r7, #8]
 800a264:	691b      	ldr	r3, [r3, #16]
 800a266:	2b00      	cmp	r3, #0
 800a268:	d132      	bne.n	800a2d0 <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800a26a:	69bb      	ldr	r3, [r7, #24]
 800a26c:	015a      	lsls	r2, r3, #5
 800a26e:	69fb      	ldr	r3, [r7, #28]
 800a270:	4413      	add	r3, r2
 800a272:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a276:	691b      	ldr	r3, [r3, #16]
 800a278:	69ba      	ldr	r2, [r7, #24]
 800a27a:	0151      	lsls	r1, r2, #5
 800a27c:	69fa      	ldr	r2, [r7, #28]
 800a27e:	440a      	add	r2, r1
 800a280:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800a284:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 800a288:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 800a28c:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800a28e:	69bb      	ldr	r3, [r7, #24]
 800a290:	015a      	lsls	r2, r3, #5
 800a292:	69fb      	ldr	r3, [r7, #28]
 800a294:	4413      	add	r3, r2
 800a296:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a29a:	691b      	ldr	r3, [r3, #16]
 800a29c:	69ba      	ldr	r2, [r7, #24]
 800a29e:	0151      	lsls	r1, r2, #5
 800a2a0:	69fa      	ldr	r2, [r7, #28]
 800a2a2:	440a      	add	r2, r1
 800a2a4:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800a2a8:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800a2ac:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800a2ae:	69bb      	ldr	r3, [r7, #24]
 800a2b0:	015a      	lsls	r2, r3, #5
 800a2b2:	69fb      	ldr	r3, [r7, #28]
 800a2b4:	4413      	add	r3, r2
 800a2b6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a2ba:	691b      	ldr	r3, [r3, #16]
 800a2bc:	69ba      	ldr	r2, [r7, #24]
 800a2be:	0151      	lsls	r1, r2, #5
 800a2c0:	69fa      	ldr	r2, [r7, #28]
 800a2c2:	440a      	add	r2, r1
 800a2c4:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800a2c8:	0cdb      	lsrs	r3, r3, #19
 800a2ca:	04db      	lsls	r3, r3, #19
 800a2cc:	6113      	str	r3, [r2, #16]
 800a2ce:	e097      	b.n	800a400 <USB_EPStartXfer+0x1c0>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800a2d0:	69bb      	ldr	r3, [r7, #24]
 800a2d2:	015a      	lsls	r2, r3, #5
 800a2d4:	69fb      	ldr	r3, [r7, #28]
 800a2d6:	4413      	add	r3, r2
 800a2d8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a2dc:	691b      	ldr	r3, [r3, #16]
 800a2de:	69ba      	ldr	r2, [r7, #24]
 800a2e0:	0151      	lsls	r1, r2, #5
 800a2e2:	69fa      	ldr	r2, [r7, #28]
 800a2e4:	440a      	add	r2, r1
 800a2e6:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800a2ea:	0cdb      	lsrs	r3, r3, #19
 800a2ec:	04db      	lsls	r3, r3, #19
 800a2ee:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800a2f0:	69bb      	ldr	r3, [r7, #24]
 800a2f2:	015a      	lsls	r2, r3, #5
 800a2f4:	69fb      	ldr	r3, [r7, #28]
 800a2f6:	4413      	add	r3, r2
 800a2f8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a2fc:	691b      	ldr	r3, [r3, #16]
 800a2fe:	69ba      	ldr	r2, [r7, #24]
 800a300:	0151      	lsls	r1, r2, #5
 800a302:	69fa      	ldr	r2, [r7, #28]
 800a304:	440a      	add	r2, r1
 800a306:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800a30a:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 800a30e:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 800a312:	6113      	str	r3, [r2, #16]

      if (epnum == 0U)
 800a314:	69bb      	ldr	r3, [r7, #24]
 800a316:	2b00      	cmp	r3, #0
 800a318:	d11a      	bne.n	800a350 <USB_EPStartXfer+0x110>
      {
        if (ep->xfer_len > ep->maxpacket)
 800a31a:	68bb      	ldr	r3, [r7, #8]
 800a31c:	691a      	ldr	r2, [r3, #16]
 800a31e:	68bb      	ldr	r3, [r7, #8]
 800a320:	689b      	ldr	r3, [r3, #8]
 800a322:	429a      	cmp	r2, r3
 800a324:	d903      	bls.n	800a32e <USB_EPStartXfer+0xee>
        {
          ep->xfer_len = ep->maxpacket;
 800a326:	68bb      	ldr	r3, [r7, #8]
 800a328:	689a      	ldr	r2, [r3, #8]
 800a32a:	68bb      	ldr	r3, [r7, #8]
 800a32c:	611a      	str	r2, [r3, #16]
        }

        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800a32e:	69bb      	ldr	r3, [r7, #24]
 800a330:	015a      	lsls	r2, r3, #5
 800a332:	69fb      	ldr	r3, [r7, #28]
 800a334:	4413      	add	r3, r2
 800a336:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a33a:	691b      	ldr	r3, [r3, #16]
 800a33c:	69ba      	ldr	r2, [r7, #24]
 800a33e:	0151      	lsls	r1, r2, #5
 800a340:	69fa      	ldr	r2, [r7, #28]
 800a342:	440a      	add	r2, r1
 800a344:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800a348:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800a34c:	6113      	str	r3, [r2, #16]
 800a34e:	e044      	b.n	800a3da <USB_EPStartXfer+0x19a>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 800a350:	68bb      	ldr	r3, [r7, #8]
 800a352:	691a      	ldr	r2, [r3, #16]
 800a354:	68bb      	ldr	r3, [r7, #8]
 800a356:	689b      	ldr	r3, [r3, #8]
 800a358:	4413      	add	r3, r2
 800a35a:	1e5a      	subs	r2, r3, #1
 800a35c:	68bb      	ldr	r3, [r7, #8]
 800a35e:	689b      	ldr	r3, [r3, #8]
 800a360:	fbb2 f3f3 	udiv	r3, r2, r3
 800a364:	82fb      	strh	r3, [r7, #22]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (pktcnt << 19));
 800a366:	69bb      	ldr	r3, [r7, #24]
 800a368:	015a      	lsls	r2, r3, #5
 800a36a:	69fb      	ldr	r3, [r7, #28]
 800a36c:	4413      	add	r3, r2
 800a36e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a372:	691a      	ldr	r2, [r3, #16]
 800a374:	8afb      	ldrh	r3, [r7, #22]
 800a376:	04d9      	lsls	r1, r3, #19
 800a378:	4ba4      	ldr	r3, [pc, #656]	@ (800a60c <USB_EPStartXfer+0x3cc>)
 800a37a:	400b      	ands	r3, r1
 800a37c:	69b9      	ldr	r1, [r7, #24]
 800a37e:	0148      	lsls	r0, r1, #5
 800a380:	69f9      	ldr	r1, [r7, #28]
 800a382:	4401      	add	r1, r0
 800a384:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 800a388:	4313      	orrs	r3, r2
 800a38a:	610b      	str	r3, [r1, #16]

        if (ep->type == EP_TYPE_ISOC)
 800a38c:	68bb      	ldr	r3, [r7, #8]
 800a38e:	791b      	ldrb	r3, [r3, #4]
 800a390:	2b01      	cmp	r3, #1
 800a392:	d122      	bne.n	800a3da <USB_EPStartXfer+0x19a>
        {
          USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 800a394:	69bb      	ldr	r3, [r7, #24]
 800a396:	015a      	lsls	r2, r3, #5
 800a398:	69fb      	ldr	r3, [r7, #28]
 800a39a:	4413      	add	r3, r2
 800a39c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a3a0:	691b      	ldr	r3, [r3, #16]
 800a3a2:	69ba      	ldr	r2, [r7, #24]
 800a3a4:	0151      	lsls	r1, r2, #5
 800a3a6:	69fa      	ldr	r2, [r7, #28]
 800a3a8:	440a      	add	r2, r1
 800a3aa:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800a3ae:	f023 43c0 	bic.w	r3, r3, #1610612736	@ 0x60000000
 800a3b2:	6113      	str	r3, [r2, #16]
          USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & (pktcnt << 29));
 800a3b4:	69bb      	ldr	r3, [r7, #24]
 800a3b6:	015a      	lsls	r2, r3, #5
 800a3b8:	69fb      	ldr	r3, [r7, #28]
 800a3ba:	4413      	add	r3, r2
 800a3bc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a3c0:	691a      	ldr	r2, [r3, #16]
 800a3c2:	8afb      	ldrh	r3, [r7, #22]
 800a3c4:	075b      	lsls	r3, r3, #29
 800a3c6:	f003 43c0 	and.w	r3, r3, #1610612736	@ 0x60000000
 800a3ca:	69b9      	ldr	r1, [r7, #24]
 800a3cc:	0148      	lsls	r0, r1, #5
 800a3ce:	69f9      	ldr	r1, [r7, #28]
 800a3d0:	4401      	add	r1, r0
 800a3d2:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 800a3d6:	4313      	orrs	r3, r2
 800a3d8:	610b      	str	r3, [r1, #16]
        }
      }

      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 800a3da:	69bb      	ldr	r3, [r7, #24]
 800a3dc:	015a      	lsls	r2, r3, #5
 800a3de:	69fb      	ldr	r3, [r7, #28]
 800a3e0:	4413      	add	r3, r2
 800a3e2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a3e6:	691a      	ldr	r2, [r3, #16]
 800a3e8:	68bb      	ldr	r3, [r7, #8]
 800a3ea:	691b      	ldr	r3, [r3, #16]
 800a3ec:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800a3f0:	69b9      	ldr	r1, [r7, #24]
 800a3f2:	0148      	lsls	r0, r1, #5
 800a3f4:	69f9      	ldr	r1, [r7, #28]
 800a3f6:	4401      	add	r1, r0
 800a3f8:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 800a3fc:	4313      	orrs	r3, r2
 800a3fe:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 800a400:	79fb      	ldrb	r3, [r7, #7]
 800a402:	2b01      	cmp	r3, #1
 800a404:	d14b      	bne.n	800a49e <USB_EPStartXfer+0x25e>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 800a406:	68bb      	ldr	r3, [r7, #8]
 800a408:	69db      	ldr	r3, [r3, #28]
 800a40a:	2b00      	cmp	r3, #0
 800a40c:	d009      	beq.n	800a422 <USB_EPStartXfer+0x1e2>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 800a40e:	69bb      	ldr	r3, [r7, #24]
 800a410:	015a      	lsls	r2, r3, #5
 800a412:	69fb      	ldr	r3, [r7, #28]
 800a414:	4413      	add	r3, r2
 800a416:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a41a:	461a      	mov	r2, r3
 800a41c:	68bb      	ldr	r3, [r7, #8]
 800a41e:	69db      	ldr	r3, [r3, #28]
 800a420:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 800a422:	68bb      	ldr	r3, [r7, #8]
 800a424:	791b      	ldrb	r3, [r3, #4]
 800a426:	2b01      	cmp	r3, #1
 800a428:	d128      	bne.n	800a47c <USB_EPStartXfer+0x23c>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800a42a:	69fb      	ldr	r3, [r7, #28]
 800a42c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a430:	689b      	ldr	r3, [r3, #8]
 800a432:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a436:	2b00      	cmp	r3, #0
 800a438:	d110      	bne.n	800a45c <USB_EPStartXfer+0x21c>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 800a43a:	69bb      	ldr	r3, [r7, #24]
 800a43c:	015a      	lsls	r2, r3, #5
 800a43e:	69fb      	ldr	r3, [r7, #28]
 800a440:	4413      	add	r3, r2
 800a442:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a446:	681b      	ldr	r3, [r3, #0]
 800a448:	69ba      	ldr	r2, [r7, #24]
 800a44a:	0151      	lsls	r1, r2, #5
 800a44c:	69fa      	ldr	r2, [r7, #28]
 800a44e:	440a      	add	r2, r1
 800a450:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800a454:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 800a458:	6013      	str	r3, [r2, #0]
 800a45a:	e00f      	b.n	800a47c <USB_EPStartXfer+0x23c>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 800a45c:	69bb      	ldr	r3, [r7, #24]
 800a45e:	015a      	lsls	r2, r3, #5
 800a460:	69fb      	ldr	r3, [r7, #28]
 800a462:	4413      	add	r3, r2
 800a464:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a468:	681b      	ldr	r3, [r3, #0]
 800a46a:	69ba      	ldr	r2, [r7, #24]
 800a46c:	0151      	lsls	r1, r2, #5
 800a46e:	69fa      	ldr	r2, [r7, #28]
 800a470:	440a      	add	r2, r1
 800a472:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800a476:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800a47a:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800a47c:	69bb      	ldr	r3, [r7, #24]
 800a47e:	015a      	lsls	r2, r3, #5
 800a480:	69fb      	ldr	r3, [r7, #28]
 800a482:	4413      	add	r3, r2
 800a484:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a488:	681b      	ldr	r3, [r3, #0]
 800a48a:	69ba      	ldr	r2, [r7, #24]
 800a48c:	0151      	lsls	r1, r2, #5
 800a48e:	69fa      	ldr	r2, [r7, #28]
 800a490:	440a      	add	r2, r1
 800a492:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800a496:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 800a49a:	6013      	str	r3, [r2, #0]
 800a49c:	e166      	b.n	800a76c <USB_EPStartXfer+0x52c>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800a49e:	69bb      	ldr	r3, [r7, #24]
 800a4a0:	015a      	lsls	r2, r3, #5
 800a4a2:	69fb      	ldr	r3, [r7, #28]
 800a4a4:	4413      	add	r3, r2
 800a4a6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a4aa:	681b      	ldr	r3, [r3, #0]
 800a4ac:	69ba      	ldr	r2, [r7, #24]
 800a4ae:	0151      	lsls	r1, r2, #5
 800a4b0:	69fa      	ldr	r2, [r7, #28]
 800a4b2:	440a      	add	r2, r1
 800a4b4:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800a4b8:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 800a4bc:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 800a4be:	68bb      	ldr	r3, [r7, #8]
 800a4c0:	791b      	ldrb	r3, [r3, #4]
 800a4c2:	2b01      	cmp	r3, #1
 800a4c4:	d015      	beq.n	800a4f2 <USB_EPStartXfer+0x2b2>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 800a4c6:	68bb      	ldr	r3, [r7, #8]
 800a4c8:	691b      	ldr	r3, [r3, #16]
 800a4ca:	2b00      	cmp	r3, #0
 800a4cc:	f000 814e 	beq.w	800a76c <USB_EPStartXfer+0x52c>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 800a4d0:	69fb      	ldr	r3, [r7, #28]
 800a4d2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a4d6:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800a4d8:	68bb      	ldr	r3, [r7, #8]
 800a4da:	781b      	ldrb	r3, [r3, #0]
 800a4dc:	f003 030f 	and.w	r3, r3, #15
 800a4e0:	2101      	movs	r1, #1
 800a4e2:	fa01 f303 	lsl.w	r3, r1, r3
 800a4e6:	69f9      	ldr	r1, [r7, #28]
 800a4e8:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800a4ec:	4313      	orrs	r3, r2
 800a4ee:	634b      	str	r3, [r1, #52]	@ 0x34
 800a4f0:	e13c      	b.n	800a76c <USB_EPStartXfer+0x52c>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800a4f2:	69fb      	ldr	r3, [r7, #28]
 800a4f4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a4f8:	689b      	ldr	r3, [r3, #8]
 800a4fa:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a4fe:	2b00      	cmp	r3, #0
 800a500:	d110      	bne.n	800a524 <USB_EPStartXfer+0x2e4>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 800a502:	69bb      	ldr	r3, [r7, #24]
 800a504:	015a      	lsls	r2, r3, #5
 800a506:	69fb      	ldr	r3, [r7, #28]
 800a508:	4413      	add	r3, r2
 800a50a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a50e:	681b      	ldr	r3, [r3, #0]
 800a510:	69ba      	ldr	r2, [r7, #24]
 800a512:	0151      	lsls	r1, r2, #5
 800a514:	69fa      	ldr	r2, [r7, #28]
 800a516:	440a      	add	r2, r1
 800a518:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800a51c:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 800a520:	6013      	str	r3, [r2, #0]
 800a522:	e00f      	b.n	800a544 <USB_EPStartXfer+0x304>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 800a524:	69bb      	ldr	r3, [r7, #24]
 800a526:	015a      	lsls	r2, r3, #5
 800a528:	69fb      	ldr	r3, [r7, #28]
 800a52a:	4413      	add	r3, r2
 800a52c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a530:	681b      	ldr	r3, [r3, #0]
 800a532:	69ba      	ldr	r2, [r7, #24]
 800a534:	0151      	lsls	r1, r2, #5
 800a536:	69fa      	ldr	r2, [r7, #28]
 800a538:	440a      	add	r2, r1
 800a53a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800a53e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800a542:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 800a544:	68bb      	ldr	r3, [r7, #8]
 800a546:	68d9      	ldr	r1, [r3, #12]
 800a548:	68bb      	ldr	r3, [r7, #8]
 800a54a:	781a      	ldrb	r2, [r3, #0]
 800a54c:	68bb      	ldr	r3, [r7, #8]
 800a54e:	691b      	ldr	r3, [r3, #16]
 800a550:	b298      	uxth	r0, r3
 800a552:	79fb      	ldrb	r3, [r7, #7]
 800a554:	9300      	str	r3, [sp, #0]
 800a556:	4603      	mov	r3, r0
 800a558:	68f8      	ldr	r0, [r7, #12]
 800a55a:	f000 f9b9 	bl	800a8d0 <USB_WritePacket>
 800a55e:	e105      	b.n	800a76c <USB_EPStartXfer+0x52c>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 800a560:	69bb      	ldr	r3, [r7, #24]
 800a562:	015a      	lsls	r2, r3, #5
 800a564:	69fb      	ldr	r3, [r7, #28]
 800a566:	4413      	add	r3, r2
 800a568:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a56c:	691b      	ldr	r3, [r3, #16]
 800a56e:	69ba      	ldr	r2, [r7, #24]
 800a570:	0151      	lsls	r1, r2, #5
 800a572:	69fa      	ldr	r2, [r7, #28]
 800a574:	440a      	add	r2, r1
 800a576:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800a57a:	0cdb      	lsrs	r3, r3, #19
 800a57c:	04db      	lsls	r3, r3, #19
 800a57e:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 800a580:	69bb      	ldr	r3, [r7, #24]
 800a582:	015a      	lsls	r2, r3, #5
 800a584:	69fb      	ldr	r3, [r7, #28]
 800a586:	4413      	add	r3, r2
 800a588:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a58c:	691b      	ldr	r3, [r3, #16]
 800a58e:	69ba      	ldr	r2, [r7, #24]
 800a590:	0151      	lsls	r1, r2, #5
 800a592:	69fa      	ldr	r2, [r7, #28]
 800a594:	440a      	add	r2, r1
 800a596:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800a59a:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 800a59e:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 800a5a2:	6113      	str	r3, [r2, #16]

    if (epnum == 0U)
 800a5a4:	69bb      	ldr	r3, [r7, #24]
 800a5a6:	2b00      	cmp	r3, #0
 800a5a8:	d132      	bne.n	800a610 <USB_EPStartXfer+0x3d0>
    {
      if (ep->xfer_len > 0U)
 800a5aa:	68bb      	ldr	r3, [r7, #8]
 800a5ac:	691b      	ldr	r3, [r3, #16]
 800a5ae:	2b00      	cmp	r3, #0
 800a5b0:	d003      	beq.n	800a5ba <USB_EPStartXfer+0x37a>
      {
        ep->xfer_len = ep->maxpacket;
 800a5b2:	68bb      	ldr	r3, [r7, #8]
 800a5b4:	689a      	ldr	r2, [r3, #8]
 800a5b6:	68bb      	ldr	r3, [r7, #8]
 800a5b8:	611a      	str	r2, [r3, #16]
      }

      /* Store transfer size, for EP0 this is equal to endpoint max packet size */
      ep->xfer_size = ep->maxpacket;
 800a5ba:	68bb      	ldr	r3, [r7, #8]
 800a5bc:	689a      	ldr	r2, [r3, #8]
 800a5be:	68bb      	ldr	r3, [r7, #8]
 800a5c0:	621a      	str	r2, [r3, #32]

      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size);
 800a5c2:	69bb      	ldr	r3, [r7, #24]
 800a5c4:	015a      	lsls	r2, r3, #5
 800a5c6:	69fb      	ldr	r3, [r7, #28]
 800a5c8:	4413      	add	r3, r2
 800a5ca:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a5ce:	691a      	ldr	r2, [r3, #16]
 800a5d0:	68bb      	ldr	r3, [r7, #8]
 800a5d2:	6a1b      	ldr	r3, [r3, #32]
 800a5d4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800a5d8:	69b9      	ldr	r1, [r7, #24]
 800a5da:	0148      	lsls	r0, r1, #5
 800a5dc:	69f9      	ldr	r1, [r7, #28]
 800a5de:	4401      	add	r1, r0
 800a5e0:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 800a5e4:	4313      	orrs	r3, r2
 800a5e6:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800a5e8:	69bb      	ldr	r3, [r7, #24]
 800a5ea:	015a      	lsls	r2, r3, #5
 800a5ec:	69fb      	ldr	r3, [r7, #28]
 800a5ee:	4413      	add	r3, r2
 800a5f0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a5f4:	691b      	ldr	r3, [r3, #16]
 800a5f6:	69ba      	ldr	r2, [r7, #24]
 800a5f8:	0151      	lsls	r1, r2, #5
 800a5fa:	69fa      	ldr	r2, [r7, #28]
 800a5fc:	440a      	add	r2, r1
 800a5fe:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800a602:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800a606:	6113      	str	r3, [r2, #16]
 800a608:	e062      	b.n	800a6d0 <USB_EPStartXfer+0x490>
 800a60a:	bf00      	nop
 800a60c:	1ff80000 	.word	0x1ff80000
    }
    else
    {
      if (ep->xfer_len == 0U)
 800a610:	68bb      	ldr	r3, [r7, #8]
 800a612:	691b      	ldr	r3, [r3, #16]
 800a614:	2b00      	cmp	r3, #0
 800a616:	d123      	bne.n	800a660 <USB_EPStartXfer+0x420>
      {
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 800a618:	69bb      	ldr	r3, [r7, #24]
 800a61a:	015a      	lsls	r2, r3, #5
 800a61c:	69fb      	ldr	r3, [r7, #28]
 800a61e:	4413      	add	r3, r2
 800a620:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a624:	691a      	ldr	r2, [r3, #16]
 800a626:	68bb      	ldr	r3, [r7, #8]
 800a628:	689b      	ldr	r3, [r3, #8]
 800a62a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800a62e:	69b9      	ldr	r1, [r7, #24]
 800a630:	0148      	lsls	r0, r1, #5
 800a632:	69f9      	ldr	r1, [r7, #28]
 800a634:	4401      	add	r1, r0
 800a636:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 800a63a:	4313      	orrs	r3, r2
 800a63c:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800a63e:	69bb      	ldr	r3, [r7, #24]
 800a640:	015a      	lsls	r2, r3, #5
 800a642:	69fb      	ldr	r3, [r7, #28]
 800a644:	4413      	add	r3, r2
 800a646:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a64a:	691b      	ldr	r3, [r3, #16]
 800a64c:	69ba      	ldr	r2, [r7, #24]
 800a64e:	0151      	lsls	r1, r2, #5
 800a650:	69fa      	ldr	r2, [r7, #28]
 800a652:	440a      	add	r2, r1
 800a654:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800a658:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800a65c:	6113      	str	r3, [r2, #16]
 800a65e:	e037      	b.n	800a6d0 <USB_EPStartXfer+0x490>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 800a660:	68bb      	ldr	r3, [r7, #8]
 800a662:	691a      	ldr	r2, [r3, #16]
 800a664:	68bb      	ldr	r3, [r7, #8]
 800a666:	689b      	ldr	r3, [r3, #8]
 800a668:	4413      	add	r3, r2
 800a66a:	1e5a      	subs	r2, r3, #1
 800a66c:	68bb      	ldr	r3, [r7, #8]
 800a66e:	689b      	ldr	r3, [r3, #8]
 800a670:	fbb2 f3f3 	udiv	r3, r2, r3
 800a674:	82fb      	strh	r3, [r7, #22]
        ep->xfer_size = ep->maxpacket * pktcnt;
 800a676:	68bb      	ldr	r3, [r7, #8]
 800a678:	689b      	ldr	r3, [r3, #8]
 800a67a:	8afa      	ldrh	r2, [r7, #22]
 800a67c:	fb03 f202 	mul.w	r2, r3, r2
 800a680:	68bb      	ldr	r3, [r7, #8]
 800a682:	621a      	str	r2, [r3, #32]

        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 800a684:	69bb      	ldr	r3, [r7, #24]
 800a686:	015a      	lsls	r2, r3, #5
 800a688:	69fb      	ldr	r3, [r7, #28]
 800a68a:	4413      	add	r3, r2
 800a68c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a690:	691a      	ldr	r2, [r3, #16]
 800a692:	8afb      	ldrh	r3, [r7, #22]
 800a694:	04d9      	lsls	r1, r3, #19
 800a696:	4b38      	ldr	r3, [pc, #224]	@ (800a778 <USB_EPStartXfer+0x538>)
 800a698:	400b      	ands	r3, r1
 800a69a:	69b9      	ldr	r1, [r7, #24]
 800a69c:	0148      	lsls	r0, r1, #5
 800a69e:	69f9      	ldr	r1, [r7, #28]
 800a6a0:	4401      	add	r1, r0
 800a6a2:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 800a6a6:	4313      	orrs	r3, r2
 800a6a8:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size;
 800a6aa:	69bb      	ldr	r3, [r7, #24]
 800a6ac:	015a      	lsls	r2, r3, #5
 800a6ae:	69fb      	ldr	r3, [r7, #28]
 800a6b0:	4413      	add	r3, r2
 800a6b2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a6b6:	691a      	ldr	r2, [r3, #16]
 800a6b8:	68bb      	ldr	r3, [r7, #8]
 800a6ba:	6a1b      	ldr	r3, [r3, #32]
 800a6bc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800a6c0:	69b9      	ldr	r1, [r7, #24]
 800a6c2:	0148      	lsls	r0, r1, #5
 800a6c4:	69f9      	ldr	r1, [r7, #28]
 800a6c6:	4401      	add	r1, r0
 800a6c8:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 800a6cc:	4313      	orrs	r3, r2
 800a6ce:	610b      	str	r3, [r1, #16]
      }
    }

    if (dma == 1U)
 800a6d0:	79fb      	ldrb	r3, [r7, #7]
 800a6d2:	2b01      	cmp	r3, #1
 800a6d4:	d10d      	bne.n	800a6f2 <USB_EPStartXfer+0x4b2>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 800a6d6:	68bb      	ldr	r3, [r7, #8]
 800a6d8:	68db      	ldr	r3, [r3, #12]
 800a6da:	2b00      	cmp	r3, #0
 800a6dc:	d009      	beq.n	800a6f2 <USB_EPStartXfer+0x4b2>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 800a6de:	68bb      	ldr	r3, [r7, #8]
 800a6e0:	68d9      	ldr	r1, [r3, #12]
 800a6e2:	69bb      	ldr	r3, [r7, #24]
 800a6e4:	015a      	lsls	r2, r3, #5
 800a6e6:	69fb      	ldr	r3, [r7, #28]
 800a6e8:	4413      	add	r3, r2
 800a6ea:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a6ee:	460a      	mov	r2, r1
 800a6f0:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 800a6f2:	68bb      	ldr	r3, [r7, #8]
 800a6f4:	791b      	ldrb	r3, [r3, #4]
 800a6f6:	2b01      	cmp	r3, #1
 800a6f8:	d128      	bne.n	800a74c <USB_EPStartXfer+0x50c>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800a6fa:	69fb      	ldr	r3, [r7, #28]
 800a6fc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a700:	689b      	ldr	r3, [r3, #8]
 800a702:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a706:	2b00      	cmp	r3, #0
 800a708:	d110      	bne.n	800a72c <USB_EPStartXfer+0x4ec>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 800a70a:	69bb      	ldr	r3, [r7, #24]
 800a70c:	015a      	lsls	r2, r3, #5
 800a70e:	69fb      	ldr	r3, [r7, #28]
 800a710:	4413      	add	r3, r2
 800a712:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a716:	681b      	ldr	r3, [r3, #0]
 800a718:	69ba      	ldr	r2, [r7, #24]
 800a71a:	0151      	lsls	r1, r2, #5
 800a71c:	69fa      	ldr	r2, [r7, #28]
 800a71e:	440a      	add	r2, r1
 800a720:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800a724:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 800a728:	6013      	str	r3, [r2, #0]
 800a72a:	e00f      	b.n	800a74c <USB_EPStartXfer+0x50c>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 800a72c:	69bb      	ldr	r3, [r7, #24]
 800a72e:	015a      	lsls	r2, r3, #5
 800a730:	69fb      	ldr	r3, [r7, #28]
 800a732:	4413      	add	r3, r2
 800a734:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a738:	681b      	ldr	r3, [r3, #0]
 800a73a:	69ba      	ldr	r2, [r7, #24]
 800a73c:	0151      	lsls	r1, r2, #5
 800a73e:	69fa      	ldr	r2, [r7, #28]
 800a740:	440a      	add	r2, r1
 800a742:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800a746:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800a74a:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 800a74c:	69bb      	ldr	r3, [r7, #24]
 800a74e:	015a      	lsls	r2, r3, #5
 800a750:	69fb      	ldr	r3, [r7, #28]
 800a752:	4413      	add	r3, r2
 800a754:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a758:	681b      	ldr	r3, [r3, #0]
 800a75a:	69ba      	ldr	r2, [r7, #24]
 800a75c:	0151      	lsls	r1, r2, #5
 800a75e:	69fa      	ldr	r2, [r7, #28]
 800a760:	440a      	add	r2, r1
 800a762:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800a766:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 800a76a:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800a76c:	2300      	movs	r3, #0
}
 800a76e:	4618      	mov	r0, r3
 800a770:	3720      	adds	r7, #32
 800a772:	46bd      	mov	sp, r7
 800a774:	bd80      	pop	{r7, pc}
 800a776:	bf00      	nop
 800a778:	1ff80000 	.word	0x1ff80000

0800a77c <USB_EPStopXfer>:
   * @param  USBx  usb device instance
   * @param  ep pointer to endpoint structure
   * @retval HAL status
   */
HAL_StatusTypeDef USB_EPStopXfer(const USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800a77c:	b480      	push	{r7}
 800a77e:	b087      	sub	sp, #28
 800a780:	af00      	add	r7, sp, #0
 800a782:	6078      	str	r0, [r7, #4]
 800a784:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 800a786:	2300      	movs	r3, #0
 800a788:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef ret = HAL_OK;
 800a78a:	2300      	movs	r3, #0
 800a78c:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a78e:	687b      	ldr	r3, [r7, #4]
 800a790:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 800a792:	683b      	ldr	r3, [r7, #0]
 800a794:	785b      	ldrb	r3, [r3, #1]
 800a796:	2b01      	cmp	r3, #1
 800a798:	d14a      	bne.n	800a830 <USB_EPStopXfer+0xb4>
  {
    /* EP enable, IN data in FIFO */
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800a79a:	683b      	ldr	r3, [r7, #0]
 800a79c:	781b      	ldrb	r3, [r3, #0]
 800a79e:	015a      	lsls	r2, r3, #5
 800a7a0:	693b      	ldr	r3, [r7, #16]
 800a7a2:	4413      	add	r3, r2
 800a7a4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a7a8:	681b      	ldr	r3, [r3, #0]
 800a7aa:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800a7ae:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800a7b2:	f040 8086 	bne.w	800a8c2 <USB_EPStopXfer+0x146>
    {
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_SNAK);
 800a7b6:	683b      	ldr	r3, [r7, #0]
 800a7b8:	781b      	ldrb	r3, [r3, #0]
 800a7ba:	015a      	lsls	r2, r3, #5
 800a7bc:	693b      	ldr	r3, [r7, #16]
 800a7be:	4413      	add	r3, r2
 800a7c0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a7c4:	681b      	ldr	r3, [r3, #0]
 800a7c6:	683a      	ldr	r2, [r7, #0]
 800a7c8:	7812      	ldrb	r2, [r2, #0]
 800a7ca:	0151      	lsls	r1, r2, #5
 800a7cc:	693a      	ldr	r2, [r7, #16]
 800a7ce:	440a      	add	r2, r1
 800a7d0:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800a7d4:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800a7d8:	6013      	str	r3, [r2, #0]
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_EPDIS);
 800a7da:	683b      	ldr	r3, [r7, #0]
 800a7dc:	781b      	ldrb	r3, [r3, #0]
 800a7de:	015a      	lsls	r2, r3, #5
 800a7e0:	693b      	ldr	r3, [r7, #16]
 800a7e2:	4413      	add	r3, r2
 800a7e4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a7e8:	681b      	ldr	r3, [r3, #0]
 800a7ea:	683a      	ldr	r2, [r7, #0]
 800a7ec:	7812      	ldrb	r2, [r2, #0]
 800a7ee:	0151      	lsls	r1, r2, #5
 800a7f0:	693a      	ldr	r2, [r7, #16]
 800a7f2:	440a      	add	r2, r1
 800a7f4:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800a7f8:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800a7fc:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 800a7fe:	68fb      	ldr	r3, [r7, #12]
 800a800:	3301      	adds	r3, #1
 800a802:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 800a804:	68fb      	ldr	r3, [r7, #12]
 800a806:	f242 7210 	movw	r2, #10000	@ 0x2710
 800a80a:	4293      	cmp	r3, r2
 800a80c:	d902      	bls.n	800a814 <USB_EPStopXfer+0x98>
        {
          ret = HAL_ERROR;
 800a80e:	2301      	movs	r3, #1
 800a810:	75fb      	strb	r3, [r7, #23]
          break;
 800a812:	e056      	b.n	800a8c2 <USB_EPStopXfer+0x146>
        }
      } while (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) ==  USB_OTG_DIEPCTL_EPENA);
 800a814:	683b      	ldr	r3, [r7, #0]
 800a816:	781b      	ldrb	r3, [r3, #0]
 800a818:	015a      	lsls	r2, r3, #5
 800a81a:	693b      	ldr	r3, [r7, #16]
 800a81c:	4413      	add	r3, r2
 800a81e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a822:	681b      	ldr	r3, [r3, #0]
 800a824:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800a828:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800a82c:	d0e7      	beq.n	800a7fe <USB_EPStopXfer+0x82>
 800a82e:	e048      	b.n	800a8c2 <USB_EPStopXfer+0x146>
    }
  }
  else /* OUT endpoint */
  {
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800a830:	683b      	ldr	r3, [r7, #0]
 800a832:	781b      	ldrb	r3, [r3, #0]
 800a834:	015a      	lsls	r2, r3, #5
 800a836:	693b      	ldr	r3, [r7, #16]
 800a838:	4413      	add	r3, r2
 800a83a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a83e:	681b      	ldr	r3, [r3, #0]
 800a840:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800a844:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800a848:	d13b      	bne.n	800a8c2 <USB_EPStopXfer+0x146>
    {
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_SNAK);
 800a84a:	683b      	ldr	r3, [r7, #0]
 800a84c:	781b      	ldrb	r3, [r3, #0]
 800a84e:	015a      	lsls	r2, r3, #5
 800a850:	693b      	ldr	r3, [r7, #16]
 800a852:	4413      	add	r3, r2
 800a854:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a858:	681b      	ldr	r3, [r3, #0]
 800a85a:	683a      	ldr	r2, [r7, #0]
 800a85c:	7812      	ldrb	r2, [r2, #0]
 800a85e:	0151      	lsls	r1, r2, #5
 800a860:	693a      	ldr	r2, [r7, #16]
 800a862:	440a      	add	r2, r1
 800a864:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800a868:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800a86c:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_EPDIS);
 800a86e:	683b      	ldr	r3, [r7, #0]
 800a870:	781b      	ldrb	r3, [r3, #0]
 800a872:	015a      	lsls	r2, r3, #5
 800a874:	693b      	ldr	r3, [r7, #16]
 800a876:	4413      	add	r3, r2
 800a878:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a87c:	681b      	ldr	r3, [r3, #0]
 800a87e:	683a      	ldr	r2, [r7, #0]
 800a880:	7812      	ldrb	r2, [r2, #0]
 800a882:	0151      	lsls	r1, r2, #5
 800a884:	693a      	ldr	r2, [r7, #16]
 800a886:	440a      	add	r2, r1
 800a888:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800a88c:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800a890:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 800a892:	68fb      	ldr	r3, [r7, #12]
 800a894:	3301      	adds	r3, #1
 800a896:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 800a898:	68fb      	ldr	r3, [r7, #12]
 800a89a:	f242 7210 	movw	r2, #10000	@ 0x2710
 800a89e:	4293      	cmp	r3, r2
 800a8a0:	d902      	bls.n	800a8a8 <USB_EPStopXfer+0x12c>
        {
          ret = HAL_ERROR;
 800a8a2:	2301      	movs	r3, #1
 800a8a4:	75fb      	strb	r3, [r7, #23]
          break;
 800a8a6:	e00c      	b.n	800a8c2 <USB_EPStopXfer+0x146>
        }
      } while (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) ==  USB_OTG_DOEPCTL_EPENA);
 800a8a8:	683b      	ldr	r3, [r7, #0]
 800a8aa:	781b      	ldrb	r3, [r3, #0]
 800a8ac:	015a      	lsls	r2, r3, #5
 800a8ae:	693b      	ldr	r3, [r7, #16]
 800a8b0:	4413      	add	r3, r2
 800a8b2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a8b6:	681b      	ldr	r3, [r3, #0]
 800a8b8:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800a8bc:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800a8c0:	d0e7      	beq.n	800a892 <USB_EPStopXfer+0x116>
    }
  }

  return ret;
 800a8c2:	7dfb      	ldrb	r3, [r7, #23]
}
 800a8c4:	4618      	mov	r0, r3
 800a8c6:	371c      	adds	r7, #28
 800a8c8:	46bd      	mov	sp, r7
 800a8ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a8ce:	4770      	bx	lr

0800a8d0 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 800a8d0:	b480      	push	{r7}
 800a8d2:	b089      	sub	sp, #36	@ 0x24
 800a8d4:	af00      	add	r7, sp, #0
 800a8d6:	60f8      	str	r0, [r7, #12]
 800a8d8:	60b9      	str	r1, [r7, #8]
 800a8da:	4611      	mov	r1, r2
 800a8dc:	461a      	mov	r2, r3
 800a8de:	460b      	mov	r3, r1
 800a8e0:	71fb      	strb	r3, [r7, #7]
 800a8e2:	4613      	mov	r3, r2
 800a8e4:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a8e6:	68fb      	ldr	r3, [r7, #12]
 800a8e8:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 800a8ea:	68bb      	ldr	r3, [r7, #8]
 800a8ec:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 800a8ee:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800a8f2:	2b00      	cmp	r3, #0
 800a8f4:	d123      	bne.n	800a93e <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 800a8f6:	88bb      	ldrh	r3, [r7, #4]
 800a8f8:	3303      	adds	r3, #3
 800a8fa:	089b      	lsrs	r3, r3, #2
 800a8fc:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 800a8fe:	2300      	movs	r3, #0
 800a900:	61bb      	str	r3, [r7, #24]
 800a902:	e018      	b.n	800a936 <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 800a904:	79fb      	ldrb	r3, [r7, #7]
 800a906:	031a      	lsls	r2, r3, #12
 800a908:	697b      	ldr	r3, [r7, #20]
 800a90a:	4413      	add	r3, r2
 800a90c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800a910:	461a      	mov	r2, r3
 800a912:	69fb      	ldr	r3, [r7, #28]
 800a914:	681b      	ldr	r3, [r3, #0]
 800a916:	6013      	str	r3, [r2, #0]
      pSrc++;
 800a918:	69fb      	ldr	r3, [r7, #28]
 800a91a:	3301      	adds	r3, #1
 800a91c:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800a91e:	69fb      	ldr	r3, [r7, #28]
 800a920:	3301      	adds	r3, #1
 800a922:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800a924:	69fb      	ldr	r3, [r7, #28]
 800a926:	3301      	adds	r3, #1
 800a928:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800a92a:	69fb      	ldr	r3, [r7, #28]
 800a92c:	3301      	adds	r3, #1
 800a92e:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 800a930:	69bb      	ldr	r3, [r7, #24]
 800a932:	3301      	adds	r3, #1
 800a934:	61bb      	str	r3, [r7, #24]
 800a936:	69ba      	ldr	r2, [r7, #24]
 800a938:	693b      	ldr	r3, [r7, #16]
 800a93a:	429a      	cmp	r2, r3
 800a93c:	d3e2      	bcc.n	800a904 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 800a93e:	2300      	movs	r3, #0
}
 800a940:	4618      	mov	r0, r3
 800a942:	3724      	adds	r7, #36	@ 0x24
 800a944:	46bd      	mov	sp, r7
 800a946:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a94a:	4770      	bx	lr

0800a94c <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 800a94c:	b480      	push	{r7}
 800a94e:	b08b      	sub	sp, #44	@ 0x2c
 800a950:	af00      	add	r7, sp, #0
 800a952:	60f8      	str	r0, [r7, #12]
 800a954:	60b9      	str	r1, [r7, #8]
 800a956:	4613      	mov	r3, r2
 800a958:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a95a:	68fb      	ldr	r3, [r7, #12]
 800a95c:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 800a95e:	68bb      	ldr	r3, [r7, #8]
 800a960:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 800a962:	88fb      	ldrh	r3, [r7, #6]
 800a964:	089b      	lsrs	r3, r3, #2
 800a966:	b29b      	uxth	r3, r3
 800a968:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 800a96a:	88fb      	ldrh	r3, [r7, #6]
 800a96c:	f003 0303 	and.w	r3, r3, #3
 800a970:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 800a972:	2300      	movs	r3, #0
 800a974:	623b      	str	r3, [r7, #32]
 800a976:	e014      	b.n	800a9a2 <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 800a978:	69bb      	ldr	r3, [r7, #24]
 800a97a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800a97e:	681a      	ldr	r2, [r3, #0]
 800a980:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a982:	601a      	str	r2, [r3, #0]
    pDest++;
 800a984:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a986:	3301      	adds	r3, #1
 800a988:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 800a98a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a98c:	3301      	adds	r3, #1
 800a98e:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 800a990:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a992:	3301      	adds	r3, #1
 800a994:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 800a996:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a998:	3301      	adds	r3, #1
 800a99a:	627b      	str	r3, [r7, #36]	@ 0x24
  for (i = 0U; i < count32b; i++)
 800a99c:	6a3b      	ldr	r3, [r7, #32]
 800a99e:	3301      	adds	r3, #1
 800a9a0:	623b      	str	r3, [r7, #32]
 800a9a2:	6a3a      	ldr	r2, [r7, #32]
 800a9a4:	697b      	ldr	r3, [r7, #20]
 800a9a6:	429a      	cmp	r2, r3
 800a9a8:	d3e6      	bcc.n	800a978 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 800a9aa:	8bfb      	ldrh	r3, [r7, #30]
 800a9ac:	2b00      	cmp	r3, #0
 800a9ae:	d01e      	beq.n	800a9ee <USB_ReadPacket+0xa2>
  {
    i = 0U;
 800a9b0:	2300      	movs	r3, #0
 800a9b2:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 800a9b4:	69bb      	ldr	r3, [r7, #24]
 800a9b6:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800a9ba:	461a      	mov	r2, r3
 800a9bc:	f107 0310 	add.w	r3, r7, #16
 800a9c0:	6812      	ldr	r2, [r2, #0]
 800a9c2:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 800a9c4:	693a      	ldr	r2, [r7, #16]
 800a9c6:	6a3b      	ldr	r3, [r7, #32]
 800a9c8:	b2db      	uxtb	r3, r3
 800a9ca:	00db      	lsls	r3, r3, #3
 800a9cc:	fa22 f303 	lsr.w	r3, r2, r3
 800a9d0:	b2da      	uxtb	r2, r3
 800a9d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a9d4:	701a      	strb	r2, [r3, #0]
      i++;
 800a9d6:	6a3b      	ldr	r3, [r7, #32]
 800a9d8:	3301      	adds	r3, #1
 800a9da:	623b      	str	r3, [r7, #32]
      pDest++;
 800a9dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a9de:	3301      	adds	r3, #1
 800a9e0:	627b      	str	r3, [r7, #36]	@ 0x24
      remaining_bytes--;
 800a9e2:	8bfb      	ldrh	r3, [r7, #30]
 800a9e4:	3b01      	subs	r3, #1
 800a9e6:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 800a9e8:	8bfb      	ldrh	r3, [r7, #30]
 800a9ea:	2b00      	cmp	r3, #0
 800a9ec:	d1ea      	bne.n	800a9c4 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 800a9ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800a9f0:	4618      	mov	r0, r3
 800a9f2:	372c      	adds	r7, #44	@ 0x2c
 800a9f4:	46bd      	mov	sp, r7
 800a9f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a9fa:	4770      	bx	lr

0800a9fc <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 800a9fc:	b480      	push	{r7}
 800a9fe:	b085      	sub	sp, #20
 800aa00:	af00      	add	r7, sp, #0
 800aa02:	6078      	str	r0, [r7, #4]
 800aa04:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800aa06:	687b      	ldr	r3, [r7, #4]
 800aa08:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800aa0a:	683b      	ldr	r3, [r7, #0]
 800aa0c:	781b      	ldrb	r3, [r3, #0]
 800aa0e:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800aa10:	683b      	ldr	r3, [r7, #0]
 800aa12:	785b      	ldrb	r3, [r3, #1]
 800aa14:	2b01      	cmp	r3, #1
 800aa16:	d12c      	bne.n	800aa72 <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 800aa18:	68bb      	ldr	r3, [r7, #8]
 800aa1a:	015a      	lsls	r2, r3, #5
 800aa1c:	68fb      	ldr	r3, [r7, #12]
 800aa1e:	4413      	add	r3, r2
 800aa20:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800aa24:	681b      	ldr	r3, [r3, #0]
 800aa26:	2b00      	cmp	r3, #0
 800aa28:	db12      	blt.n	800aa50 <USB_EPSetStall+0x54>
 800aa2a:	68bb      	ldr	r3, [r7, #8]
 800aa2c:	2b00      	cmp	r3, #0
 800aa2e:	d00f      	beq.n	800aa50 <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 800aa30:	68bb      	ldr	r3, [r7, #8]
 800aa32:	015a      	lsls	r2, r3, #5
 800aa34:	68fb      	ldr	r3, [r7, #12]
 800aa36:	4413      	add	r3, r2
 800aa38:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800aa3c:	681b      	ldr	r3, [r3, #0]
 800aa3e:	68ba      	ldr	r2, [r7, #8]
 800aa40:	0151      	lsls	r1, r2, #5
 800aa42:	68fa      	ldr	r2, [r7, #12]
 800aa44:	440a      	add	r2, r1
 800aa46:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800aa4a:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 800aa4e:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 800aa50:	68bb      	ldr	r3, [r7, #8]
 800aa52:	015a      	lsls	r2, r3, #5
 800aa54:	68fb      	ldr	r3, [r7, #12]
 800aa56:	4413      	add	r3, r2
 800aa58:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800aa5c:	681b      	ldr	r3, [r3, #0]
 800aa5e:	68ba      	ldr	r2, [r7, #8]
 800aa60:	0151      	lsls	r1, r2, #5
 800aa62:	68fa      	ldr	r2, [r7, #12]
 800aa64:	440a      	add	r2, r1
 800aa66:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800aa6a:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800aa6e:	6013      	str	r3, [r2, #0]
 800aa70:	e02b      	b.n	800aaca <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 800aa72:	68bb      	ldr	r3, [r7, #8]
 800aa74:	015a      	lsls	r2, r3, #5
 800aa76:	68fb      	ldr	r3, [r7, #12]
 800aa78:	4413      	add	r3, r2
 800aa7a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800aa7e:	681b      	ldr	r3, [r3, #0]
 800aa80:	2b00      	cmp	r3, #0
 800aa82:	db12      	blt.n	800aaaa <USB_EPSetStall+0xae>
 800aa84:	68bb      	ldr	r3, [r7, #8]
 800aa86:	2b00      	cmp	r3, #0
 800aa88:	d00f      	beq.n	800aaaa <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 800aa8a:	68bb      	ldr	r3, [r7, #8]
 800aa8c:	015a      	lsls	r2, r3, #5
 800aa8e:	68fb      	ldr	r3, [r7, #12]
 800aa90:	4413      	add	r3, r2
 800aa92:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800aa96:	681b      	ldr	r3, [r3, #0]
 800aa98:	68ba      	ldr	r2, [r7, #8]
 800aa9a:	0151      	lsls	r1, r2, #5
 800aa9c:	68fa      	ldr	r2, [r7, #12]
 800aa9e:	440a      	add	r2, r1
 800aaa0:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800aaa4:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 800aaa8:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 800aaaa:	68bb      	ldr	r3, [r7, #8]
 800aaac:	015a      	lsls	r2, r3, #5
 800aaae:	68fb      	ldr	r3, [r7, #12]
 800aab0:	4413      	add	r3, r2
 800aab2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800aab6:	681b      	ldr	r3, [r3, #0]
 800aab8:	68ba      	ldr	r2, [r7, #8]
 800aaba:	0151      	lsls	r1, r2, #5
 800aabc:	68fa      	ldr	r2, [r7, #12]
 800aabe:	440a      	add	r2, r1
 800aac0:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800aac4:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800aac8:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800aaca:	2300      	movs	r3, #0
}
 800aacc:	4618      	mov	r0, r3
 800aace:	3714      	adds	r7, #20
 800aad0:	46bd      	mov	sp, r7
 800aad2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aad6:	4770      	bx	lr

0800aad8 <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 800aad8:	b480      	push	{r7}
 800aada:	b085      	sub	sp, #20
 800aadc:	af00      	add	r7, sp, #0
 800aade:	6078      	str	r0, [r7, #4]
 800aae0:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800aae2:	687b      	ldr	r3, [r7, #4]
 800aae4:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800aae6:	683b      	ldr	r3, [r7, #0]
 800aae8:	781b      	ldrb	r3, [r3, #0]
 800aaea:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800aaec:	683b      	ldr	r3, [r7, #0]
 800aaee:	785b      	ldrb	r3, [r3, #1]
 800aaf0:	2b01      	cmp	r3, #1
 800aaf2:	d128      	bne.n	800ab46 <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 800aaf4:	68bb      	ldr	r3, [r7, #8]
 800aaf6:	015a      	lsls	r2, r3, #5
 800aaf8:	68fb      	ldr	r3, [r7, #12]
 800aafa:	4413      	add	r3, r2
 800aafc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800ab00:	681b      	ldr	r3, [r3, #0]
 800ab02:	68ba      	ldr	r2, [r7, #8]
 800ab04:	0151      	lsls	r1, r2, #5
 800ab06:	68fa      	ldr	r2, [r7, #12]
 800ab08:	440a      	add	r2, r1
 800ab0a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800ab0e:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800ab12:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 800ab14:	683b      	ldr	r3, [r7, #0]
 800ab16:	791b      	ldrb	r3, [r3, #4]
 800ab18:	2b03      	cmp	r3, #3
 800ab1a:	d003      	beq.n	800ab24 <USB_EPClearStall+0x4c>
 800ab1c:	683b      	ldr	r3, [r7, #0]
 800ab1e:	791b      	ldrb	r3, [r3, #4]
 800ab20:	2b02      	cmp	r3, #2
 800ab22:	d138      	bne.n	800ab96 <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 800ab24:	68bb      	ldr	r3, [r7, #8]
 800ab26:	015a      	lsls	r2, r3, #5
 800ab28:	68fb      	ldr	r3, [r7, #12]
 800ab2a:	4413      	add	r3, r2
 800ab2c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800ab30:	681b      	ldr	r3, [r3, #0]
 800ab32:	68ba      	ldr	r2, [r7, #8]
 800ab34:	0151      	lsls	r1, r2, #5
 800ab36:	68fa      	ldr	r2, [r7, #12]
 800ab38:	440a      	add	r2, r1
 800ab3a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800ab3e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800ab42:	6013      	str	r3, [r2, #0]
 800ab44:	e027      	b.n	800ab96 <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 800ab46:	68bb      	ldr	r3, [r7, #8]
 800ab48:	015a      	lsls	r2, r3, #5
 800ab4a:	68fb      	ldr	r3, [r7, #12]
 800ab4c:	4413      	add	r3, r2
 800ab4e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800ab52:	681b      	ldr	r3, [r3, #0]
 800ab54:	68ba      	ldr	r2, [r7, #8]
 800ab56:	0151      	lsls	r1, r2, #5
 800ab58:	68fa      	ldr	r2, [r7, #12]
 800ab5a:	440a      	add	r2, r1
 800ab5c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800ab60:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800ab64:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 800ab66:	683b      	ldr	r3, [r7, #0]
 800ab68:	791b      	ldrb	r3, [r3, #4]
 800ab6a:	2b03      	cmp	r3, #3
 800ab6c:	d003      	beq.n	800ab76 <USB_EPClearStall+0x9e>
 800ab6e:	683b      	ldr	r3, [r7, #0]
 800ab70:	791b      	ldrb	r3, [r3, #4]
 800ab72:	2b02      	cmp	r3, #2
 800ab74:	d10f      	bne.n	800ab96 <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 800ab76:	68bb      	ldr	r3, [r7, #8]
 800ab78:	015a      	lsls	r2, r3, #5
 800ab7a:	68fb      	ldr	r3, [r7, #12]
 800ab7c:	4413      	add	r3, r2
 800ab7e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800ab82:	681b      	ldr	r3, [r3, #0]
 800ab84:	68ba      	ldr	r2, [r7, #8]
 800ab86:	0151      	lsls	r1, r2, #5
 800ab88:	68fa      	ldr	r2, [r7, #12]
 800ab8a:	440a      	add	r2, r1
 800ab8c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800ab90:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800ab94:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 800ab96:	2300      	movs	r3, #0
}
 800ab98:	4618      	mov	r0, r3
 800ab9a:	3714      	adds	r7, #20
 800ab9c:	46bd      	mov	sp, r7
 800ab9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aba2:	4770      	bx	lr

0800aba4 <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetDevAddress(const USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 800aba4:	b480      	push	{r7}
 800aba6:	b085      	sub	sp, #20
 800aba8:	af00      	add	r7, sp, #0
 800abaa:	6078      	str	r0, [r7, #4]
 800abac:	460b      	mov	r3, r1
 800abae:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800abb0:	687b      	ldr	r3, [r7, #4]
 800abb2:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 800abb4:	68fb      	ldr	r3, [r7, #12]
 800abb6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800abba:	681b      	ldr	r3, [r3, #0]
 800abbc:	68fa      	ldr	r2, [r7, #12]
 800abbe:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800abc2:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 800abc6:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 800abc8:	68fb      	ldr	r3, [r7, #12]
 800abca:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800abce:	681a      	ldr	r2, [r3, #0]
 800abd0:	78fb      	ldrb	r3, [r7, #3]
 800abd2:	011b      	lsls	r3, r3, #4
 800abd4:	f403 63fe 	and.w	r3, r3, #2032	@ 0x7f0
 800abd8:	68f9      	ldr	r1, [r7, #12]
 800abda:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800abde:	4313      	orrs	r3, r2
 800abe0:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 800abe2:	2300      	movs	r3, #0
}
 800abe4:	4618      	mov	r0, r3
 800abe6:	3714      	adds	r7, #20
 800abe8:	46bd      	mov	sp, r7
 800abea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800abee:	4770      	bx	lr

0800abf0 <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevConnect(const USB_OTG_GlobalTypeDef *USBx)
{
 800abf0:	b480      	push	{r7}
 800abf2:	b085      	sub	sp, #20
 800abf4:	af00      	add	r7, sp, #0
 800abf6:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800abf8:	687b      	ldr	r3, [r7, #4]
 800abfa:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800abfc:	68fb      	ldr	r3, [r7, #12]
 800abfe:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800ac02:	681b      	ldr	r3, [r3, #0]
 800ac04:	68fa      	ldr	r2, [r7, #12]
 800ac06:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800ac0a:	f023 0303 	bic.w	r3, r3, #3
 800ac0e:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 800ac10:	68fb      	ldr	r3, [r7, #12]
 800ac12:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800ac16:	685b      	ldr	r3, [r3, #4]
 800ac18:	68fa      	ldr	r2, [r7, #12]
 800ac1a:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800ac1e:	f023 0302 	bic.w	r3, r3, #2
 800ac22:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800ac24:	2300      	movs	r3, #0
}
 800ac26:	4618      	mov	r0, r3
 800ac28:	3714      	adds	r7, #20
 800ac2a:	46bd      	mov	sp, r7
 800ac2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac30:	4770      	bx	lr

0800ac32 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 800ac32:	b480      	push	{r7}
 800ac34:	b085      	sub	sp, #20
 800ac36:	af00      	add	r7, sp, #0
 800ac38:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800ac3a:	687b      	ldr	r3, [r7, #4]
 800ac3c:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800ac3e:	68fb      	ldr	r3, [r7, #12]
 800ac40:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800ac44:	681b      	ldr	r3, [r3, #0]
 800ac46:	68fa      	ldr	r2, [r7, #12]
 800ac48:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800ac4c:	f023 0303 	bic.w	r3, r3, #3
 800ac50:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800ac52:	68fb      	ldr	r3, [r7, #12]
 800ac54:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800ac58:	685b      	ldr	r3, [r3, #4]
 800ac5a:	68fa      	ldr	r2, [r7, #12]
 800ac5c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800ac60:	f043 0302 	orr.w	r3, r3, #2
 800ac64:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800ac66:	2300      	movs	r3, #0
}
 800ac68:	4618      	mov	r0, r3
 800ac6a:	3714      	adds	r7, #20
 800ac6c:	46bd      	mov	sp, r7
 800ac6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac72:	4770      	bx	lr

0800ac74 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef const *USBx)
{
 800ac74:	b480      	push	{r7}
 800ac76:	b085      	sub	sp, #20
 800ac78:	af00      	add	r7, sp, #0
 800ac7a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 800ac7c:	687b      	ldr	r3, [r7, #4]
 800ac7e:	695b      	ldr	r3, [r3, #20]
 800ac80:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 800ac82:	687b      	ldr	r3, [r7, #4]
 800ac84:	699b      	ldr	r3, [r3, #24]
 800ac86:	68fa      	ldr	r2, [r7, #12]
 800ac88:	4013      	ands	r3, r2
 800ac8a:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 800ac8c:	68fb      	ldr	r3, [r7, #12]
}
 800ac8e:	4618      	mov	r0, r3
 800ac90:	3714      	adds	r7, #20
 800ac92:	46bd      	mov	sp, r7
 800ac94:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac98:	4770      	bx	lr

0800ac9a <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device OUT EP interrupt status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 800ac9a:	b480      	push	{r7}
 800ac9c:	b085      	sub	sp, #20
 800ac9e:	af00      	add	r7, sp, #0
 800aca0:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800aca2:	687b      	ldr	r3, [r7, #4]
 800aca4:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 800aca6:	68fb      	ldr	r3, [r7, #12]
 800aca8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800acac:	699b      	ldr	r3, [r3, #24]
 800acae:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 800acb0:	68fb      	ldr	r3, [r7, #12]
 800acb2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800acb6:	69db      	ldr	r3, [r3, #28]
 800acb8:	68ba      	ldr	r2, [r7, #8]
 800acba:	4013      	ands	r3, r2
 800acbc:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 800acbe:	68bb      	ldr	r3, [r7, #8]
 800acc0:	0c1b      	lsrs	r3, r3, #16
}
 800acc2:	4618      	mov	r0, r3
 800acc4:	3714      	adds	r7, #20
 800acc6:	46bd      	mov	sp, r7
 800acc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800accc:	4770      	bx	lr

0800acce <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device IN EP interrupt status
  */
uint32_t USB_ReadDevAllInEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 800acce:	b480      	push	{r7}
 800acd0:	b085      	sub	sp, #20
 800acd2:	af00      	add	r7, sp, #0
 800acd4:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800acd6:	687b      	ldr	r3, [r7, #4]
 800acd8:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 800acda:	68fb      	ldr	r3, [r7, #12]
 800acdc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800ace0:	699b      	ldr	r3, [r3, #24]
 800ace2:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 800ace4:	68fb      	ldr	r3, [r7, #12]
 800ace6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800acea:	69db      	ldr	r3, [r3, #28]
 800acec:	68ba      	ldr	r2, [r7, #8]
 800acee:	4013      	ands	r3, r2
 800acf0:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 800acf2:	68bb      	ldr	r3, [r7, #8]
 800acf4:	b29b      	uxth	r3, r3
}
 800acf6:	4618      	mov	r0, r3
 800acf8:	3714      	adds	r7, #20
 800acfa:	46bd      	mov	sp, r7
 800acfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad00:	4770      	bx	lr

0800ad02 <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 800ad02:	b480      	push	{r7}
 800ad04:	b085      	sub	sp, #20
 800ad06:	af00      	add	r7, sp, #0
 800ad08:	6078      	str	r0, [r7, #4]
 800ad0a:	460b      	mov	r3, r1
 800ad0c:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800ad0e:	687b      	ldr	r3, [r7, #4]
 800ad10:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 800ad12:	78fb      	ldrb	r3, [r7, #3]
 800ad14:	015a      	lsls	r2, r3, #5
 800ad16:	68fb      	ldr	r3, [r7, #12]
 800ad18:	4413      	add	r3, r2
 800ad1a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800ad1e:	689b      	ldr	r3, [r3, #8]
 800ad20:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 800ad22:	68fb      	ldr	r3, [r7, #12]
 800ad24:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800ad28:	695b      	ldr	r3, [r3, #20]
 800ad2a:	68ba      	ldr	r2, [r7, #8]
 800ad2c:	4013      	ands	r3, r2
 800ad2e:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 800ad30:	68bb      	ldr	r3, [r7, #8]
}
 800ad32:	4618      	mov	r0, r3
 800ad34:	3714      	adds	r7, #20
 800ad36:	46bd      	mov	sp, r7
 800ad38:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad3c:	4770      	bx	lr

0800ad3e <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 800ad3e:	b480      	push	{r7}
 800ad40:	b087      	sub	sp, #28
 800ad42:	af00      	add	r7, sp, #0
 800ad44:	6078      	str	r0, [r7, #4]
 800ad46:	460b      	mov	r3, r1
 800ad48:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800ad4a:	687b      	ldr	r3, [r7, #4]
 800ad4c:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
 800ad4e:	697b      	ldr	r3, [r7, #20]
 800ad50:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800ad54:	691b      	ldr	r3, [r3, #16]
 800ad56:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 800ad58:	697b      	ldr	r3, [r7, #20]
 800ad5a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800ad5e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800ad60:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 800ad62:	78fb      	ldrb	r3, [r7, #3]
 800ad64:	f003 030f 	and.w	r3, r3, #15
 800ad68:	68fa      	ldr	r2, [r7, #12]
 800ad6a:	fa22 f303 	lsr.w	r3, r2, r3
 800ad6e:	01db      	lsls	r3, r3, #7
 800ad70:	b2db      	uxtb	r3, r3
 800ad72:	693a      	ldr	r2, [r7, #16]
 800ad74:	4313      	orrs	r3, r2
 800ad76:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 800ad78:	78fb      	ldrb	r3, [r7, #3]
 800ad7a:	015a      	lsls	r2, r3, #5
 800ad7c:	697b      	ldr	r3, [r7, #20]
 800ad7e:	4413      	add	r3, r2
 800ad80:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800ad84:	689b      	ldr	r3, [r3, #8]
 800ad86:	693a      	ldr	r2, [r7, #16]
 800ad88:	4013      	ands	r3, r2
 800ad8a:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 800ad8c:	68bb      	ldr	r3, [r7, #8]
}
 800ad8e:	4618      	mov	r0, r3
 800ad90:	371c      	adds	r7, #28
 800ad92:	46bd      	mov	sp, r7
 800ad94:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad98:	4770      	bx	lr

0800ad9a <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 800ad9a:	b480      	push	{r7}
 800ad9c:	b083      	sub	sp, #12
 800ad9e:	af00      	add	r7, sp, #0
 800ada0:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 800ada2:	687b      	ldr	r3, [r7, #4]
 800ada4:	695b      	ldr	r3, [r3, #20]
 800ada6:	f003 0301 	and.w	r3, r3, #1
}
 800adaa:	4618      	mov	r0, r3
 800adac:	370c      	adds	r7, #12
 800adae:	46bd      	mov	sp, r7
 800adb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800adb4:	4770      	bx	lr

0800adb6 <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateSetup(const USB_OTG_GlobalTypeDef *USBx)
{
 800adb6:	b480      	push	{r7}
 800adb8:	b085      	sub	sp, #20
 800adba:	af00      	add	r7, sp, #0
 800adbc:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800adbe:	687b      	ldr	r3, [r7, #4]
 800adc0:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 800adc2:	68fb      	ldr	r3, [r7, #12]
 800adc4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800adc8:	681b      	ldr	r3, [r3, #0]
 800adca:	68fa      	ldr	r2, [r7, #12]
 800adcc:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800add0:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 800add4:	f023 0307 	bic.w	r3, r3, #7
 800add8:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 800adda:	68fb      	ldr	r3, [r7, #12]
 800addc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800ade0:	685b      	ldr	r3, [r3, #4]
 800ade2:	68fa      	ldr	r2, [r7, #12]
 800ade4:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800ade8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800adec:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800adee:	2300      	movs	r3, #0
}
 800adf0:	4618      	mov	r0, r3
 800adf2:	3714      	adds	r7, #20
 800adf4:	46bd      	mov	sp, r7
 800adf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800adfa:	4770      	bx	lr

0800adfc <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(const USB_OTG_GlobalTypeDef *USBx, uint8_t dma, const uint8_t *psetup)
{
 800adfc:	b480      	push	{r7}
 800adfe:	b087      	sub	sp, #28
 800ae00:	af00      	add	r7, sp, #0
 800ae02:	60f8      	str	r0, [r7, #12]
 800ae04:	460b      	mov	r3, r1
 800ae06:	607a      	str	r2, [r7, #4]
 800ae08:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800ae0a:	68fb      	ldr	r3, [r7, #12]
 800ae0c:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 800ae0e:	68fb      	ldr	r3, [r7, #12]
 800ae10:	333c      	adds	r3, #60	@ 0x3c
 800ae12:	3304      	adds	r3, #4
 800ae14:	681b      	ldr	r3, [r3, #0]
 800ae16:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 800ae18:	693b      	ldr	r3, [r7, #16]
 800ae1a:	4a26      	ldr	r2, [pc, #152]	@ (800aeb4 <USB_EP0_OutStart+0xb8>)
 800ae1c:	4293      	cmp	r3, r2
 800ae1e:	d90a      	bls.n	800ae36 <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800ae20:	697b      	ldr	r3, [r7, #20]
 800ae22:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800ae26:	681b      	ldr	r3, [r3, #0]
 800ae28:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800ae2c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800ae30:	d101      	bne.n	800ae36 <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 800ae32:	2300      	movs	r3, #0
 800ae34:	e037      	b.n	800aea6 <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 800ae36:	697b      	ldr	r3, [r7, #20]
 800ae38:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800ae3c:	461a      	mov	r2, r3
 800ae3e:	2300      	movs	r3, #0
 800ae40:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800ae42:	697b      	ldr	r3, [r7, #20]
 800ae44:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800ae48:	691b      	ldr	r3, [r3, #16]
 800ae4a:	697a      	ldr	r2, [r7, #20]
 800ae4c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800ae50:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800ae54:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 800ae56:	697b      	ldr	r3, [r7, #20]
 800ae58:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800ae5c:	691b      	ldr	r3, [r3, #16]
 800ae5e:	697a      	ldr	r2, [r7, #20]
 800ae60:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800ae64:	f043 0318 	orr.w	r3, r3, #24
 800ae68:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 800ae6a:	697b      	ldr	r3, [r7, #20]
 800ae6c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800ae70:	691b      	ldr	r3, [r3, #16]
 800ae72:	697a      	ldr	r2, [r7, #20]
 800ae74:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800ae78:	f043 43c0 	orr.w	r3, r3, #1610612736	@ 0x60000000
 800ae7c:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 800ae7e:	7afb      	ldrb	r3, [r7, #11]
 800ae80:	2b01      	cmp	r3, #1
 800ae82:	d10f      	bne.n	800aea4 <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 800ae84:	697b      	ldr	r3, [r7, #20]
 800ae86:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800ae8a:	461a      	mov	r2, r3
 800ae8c:	687b      	ldr	r3, [r7, #4]
 800ae8e:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 800ae90:	697b      	ldr	r3, [r7, #20]
 800ae92:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800ae96:	681b      	ldr	r3, [r3, #0]
 800ae98:	697a      	ldr	r2, [r7, #20]
 800ae9a:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800ae9e:	f043 2380 	orr.w	r3, r3, #2147516416	@ 0x80008000
 800aea2:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800aea4:	2300      	movs	r3, #0
}
 800aea6:	4618      	mov	r0, r3
 800aea8:	371c      	adds	r7, #28
 800aeaa:	46bd      	mov	sp, r7
 800aeac:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aeb0:	4770      	bx	lr
 800aeb2:	bf00      	nop
 800aeb4:	4f54300a 	.word	0x4f54300a

0800aeb8 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 800aeb8:	b480      	push	{r7}
 800aeba:	b085      	sub	sp, #20
 800aebc:	af00      	add	r7, sp, #0
 800aebe:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800aec0:	2300      	movs	r3, #0
 800aec2:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800aec4:	68fb      	ldr	r3, [r7, #12]
 800aec6:	3301      	adds	r3, #1
 800aec8:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800aeca:	68fb      	ldr	r3, [r7, #12]
 800aecc:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800aed0:	d901      	bls.n	800aed6 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 800aed2:	2303      	movs	r3, #3
 800aed4:	e01b      	b.n	800af0e <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800aed6:	687b      	ldr	r3, [r7, #4]
 800aed8:	691b      	ldr	r3, [r3, #16]
 800aeda:	2b00      	cmp	r3, #0
 800aedc:	daf2      	bge.n	800aec4 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 800aede:	2300      	movs	r3, #0
 800aee0:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 800aee2:	687b      	ldr	r3, [r7, #4]
 800aee4:	691b      	ldr	r3, [r3, #16]
 800aee6:	f043 0201 	orr.w	r2, r3, #1
 800aeea:	687b      	ldr	r3, [r7, #4]
 800aeec:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800aeee:	68fb      	ldr	r3, [r7, #12]
 800aef0:	3301      	adds	r3, #1
 800aef2:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800aef4:	68fb      	ldr	r3, [r7, #12]
 800aef6:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800aefa:	d901      	bls.n	800af00 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 800aefc:	2303      	movs	r3, #3
 800aefe:	e006      	b.n	800af0e <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 800af00:	687b      	ldr	r3, [r7, #4]
 800af02:	691b      	ldr	r3, [r3, #16]
 800af04:	f003 0301 	and.w	r3, r3, #1
 800af08:	2b01      	cmp	r3, #1
 800af0a:	d0f0      	beq.n	800aeee <USB_CoreReset+0x36>

  return HAL_OK;
 800af0c:	2300      	movs	r3, #0
}
 800af0e:	4618      	mov	r0, r3
 800af10:	3714      	adds	r7, #20
 800af12:	46bd      	mov	sp, r7
 800af14:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af18:	4770      	bx	lr
	...

0800af1c <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 800af1c:	b580      	push	{r7, lr}
 800af1e:	af00      	add	r7, sp, #0
  /*## FatFS: Link the USER driver ###########################*/
  retUSER = FATFS_LinkDriver(&USER_Driver, USERPath);
 800af20:	4904      	ldr	r1, [pc, #16]	@ (800af34 <MX_FATFS_Init+0x18>)
 800af22:	4805      	ldr	r0, [pc, #20]	@ (800af38 <MX_FATFS_Init+0x1c>)
 800af24:	f002 f882 	bl	800d02c <FATFS_LinkDriver>
 800af28:	4603      	mov	r3, r0
 800af2a:	461a      	mov	r2, r3
 800af2c:	4b03      	ldr	r3, [pc, #12]	@ (800af3c <MX_FATFS_Init+0x20>)
 800af2e:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 800af30:	bf00      	nop
 800af32:	bd80      	pop	{r7, pc}
 800af34:	20004e10 	.word	0x20004e10
 800af38:	20000068 	.word	0x20000068
 800af3c:	20004e0c 	.word	0x20004e0c

0800af40 <USER_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_initialize (
	BYTE pdrv           /* Physical drive nmuber to identify the drive */
)
{
 800af40:	b480      	push	{r7}
 800af42:	b083      	sub	sp, #12
 800af44:	af00      	add	r7, sp, #0
 800af46:	4603      	mov	r3, r0
 800af48:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN INIT */
    Stat = STA_NOINIT;
 800af4a:	4b06      	ldr	r3, [pc, #24]	@ (800af64 <USER_initialize+0x24>)
 800af4c:	2201      	movs	r2, #1
 800af4e:	701a      	strb	r2, [r3, #0]
    return Stat;
 800af50:	4b04      	ldr	r3, [pc, #16]	@ (800af64 <USER_initialize+0x24>)
 800af52:	781b      	ldrb	r3, [r3, #0]
 800af54:	b2db      	uxtb	r3, r3
  /* USER CODE END INIT */
}
 800af56:	4618      	mov	r0, r3
 800af58:	370c      	adds	r7, #12
 800af5a:	46bd      	mov	sp, r7
 800af5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af60:	4770      	bx	lr
 800af62:	bf00      	nop
 800af64:	20000065 	.word	0x20000065

0800af68 <USER_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_status (
	BYTE pdrv       /* Physical drive number to identify the drive */
)
{
 800af68:	b480      	push	{r7}
 800af6a:	b083      	sub	sp, #12
 800af6c:	af00      	add	r7, sp, #0
 800af6e:	4603      	mov	r3, r0
 800af70:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN STATUS */
    Stat = STA_NOINIT;
 800af72:	4b06      	ldr	r3, [pc, #24]	@ (800af8c <USER_status+0x24>)
 800af74:	2201      	movs	r2, #1
 800af76:	701a      	strb	r2, [r3, #0]
    return Stat;
 800af78:	4b04      	ldr	r3, [pc, #16]	@ (800af8c <USER_status+0x24>)
 800af7a:	781b      	ldrb	r3, [r3, #0]
 800af7c:	b2db      	uxtb	r3, r3
  /* USER CODE END STATUS */
}
 800af7e:	4618      	mov	r0, r3
 800af80:	370c      	adds	r7, #12
 800af82:	46bd      	mov	sp, r7
 800af84:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af88:	4770      	bx	lr
 800af8a:	bf00      	nop
 800af8c:	20000065 	.word	0x20000065

0800af90 <USER_read>:
	BYTE pdrv,      /* Physical drive nmuber to identify the drive */
	BYTE *buff,     /* Data buffer to store read data */
	DWORD sector,   /* Sector address in LBA */
	UINT count      /* Number of sectors to read */
)
{
 800af90:	b480      	push	{r7}
 800af92:	b085      	sub	sp, #20
 800af94:	af00      	add	r7, sp, #0
 800af96:	60b9      	str	r1, [r7, #8]
 800af98:	607a      	str	r2, [r7, #4]
 800af9a:	603b      	str	r3, [r7, #0]
 800af9c:	4603      	mov	r3, r0
 800af9e:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN READ */
    return RES_OK;
 800afa0:	2300      	movs	r3, #0
  /* USER CODE END READ */
}
 800afa2:	4618      	mov	r0, r3
 800afa4:	3714      	adds	r7, #20
 800afa6:	46bd      	mov	sp, r7
 800afa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800afac:	4770      	bx	lr

0800afae <USER_write>:
	BYTE pdrv,          /* Physical drive nmuber to identify the drive */
	const BYTE *buff,   /* Data to be written */
	DWORD sector,       /* Sector address in LBA */
	UINT count          /* Number of sectors to write */
)
{
 800afae:	b480      	push	{r7}
 800afb0:	b085      	sub	sp, #20
 800afb2:	af00      	add	r7, sp, #0
 800afb4:	60b9      	str	r1, [r7, #8]
 800afb6:	607a      	str	r2, [r7, #4]
 800afb8:	603b      	str	r3, [r7, #0]
 800afba:	4603      	mov	r3, r0
 800afbc:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN WRITE */
  /* USER CODE HERE */
    return RES_OK;
 800afbe:	2300      	movs	r3, #0
  /* USER CODE END WRITE */
}
 800afc0:	4618      	mov	r0, r3
 800afc2:	3714      	adds	r7, #20
 800afc4:	46bd      	mov	sp, r7
 800afc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800afca:	4770      	bx	lr

0800afcc <USER_ioctl>:
DRESULT USER_ioctl (
	BYTE pdrv,      /* Physical drive nmuber (0..) */
	BYTE cmd,       /* Control code */
	void *buff      /* Buffer to send/receive control data */
)
{
 800afcc:	b480      	push	{r7}
 800afce:	b085      	sub	sp, #20
 800afd0:	af00      	add	r7, sp, #0
 800afd2:	4603      	mov	r3, r0
 800afd4:	603a      	str	r2, [r7, #0]
 800afd6:	71fb      	strb	r3, [r7, #7]
 800afd8:	460b      	mov	r3, r1
 800afda:	71bb      	strb	r3, [r7, #6]
  /* USER CODE BEGIN IOCTL */
    DRESULT res = RES_ERROR;
 800afdc:	2301      	movs	r3, #1
 800afde:	73fb      	strb	r3, [r7, #15]
    return res;
 800afe0:	7bfb      	ldrb	r3, [r7, #15]
  /* USER CODE END IOCTL */
}
 800afe2:	4618      	mov	r0, r3
 800afe4:	3714      	adds	r7, #20
 800afe6:	46bd      	mov	sp, r7
 800afe8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800afec:	4770      	bx	lr
	...

0800aff0 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800aff0:	b580      	push	{r7, lr}
 800aff2:	b084      	sub	sp, #16
 800aff4:	af00      	add	r7, sp, #0
 800aff6:	6078      	str	r0, [r7, #4]
 800aff8:	460b      	mov	r3, r1
 800affa:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = (USBD_CDC_HandleTypeDef *)USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 800affc:	f44f 7007 	mov.w	r0, #540	@ 0x21c
 800b000:	f002 fd08 	bl	800da14 <USBD_static_malloc>
 800b004:	60f8      	str	r0, [r7, #12]

  if (hcdc == NULL)
 800b006:	68fb      	ldr	r3, [r7, #12]
 800b008:	2b00      	cmp	r3, #0
 800b00a:	d109      	bne.n	800b020 <USBD_CDC_Init+0x30>
  {
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 800b00c:	687b      	ldr	r3, [r7, #4]
 800b00e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800b012:	687b      	ldr	r3, [r7, #4]
 800b014:	32b0      	adds	r2, #176	@ 0xb0
 800b016:	2100      	movs	r1, #0
 800b018:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    return (uint8_t)USBD_EMEM;
 800b01c:	2302      	movs	r3, #2
 800b01e:	e0d4      	b.n	800b1ca <USBD_CDC_Init+0x1da>
  }

  (void)USBD_memset(hcdc, 0, sizeof(USBD_CDC_HandleTypeDef));
 800b020:	f44f 7207 	mov.w	r2, #540	@ 0x21c
 800b024:	2100      	movs	r1, #0
 800b026:	68f8      	ldr	r0, [r7, #12]
 800b028:	f009 fa98 	bl	801455c <memset>

  pdev->pClassDataCmsit[pdev->classId] = (void *)hcdc;
 800b02c:	687b      	ldr	r3, [r7, #4]
 800b02e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800b032:	687b      	ldr	r3, [r7, #4]
 800b034:	32b0      	adds	r2, #176	@ 0xb0
 800b036:	68f9      	ldr	r1, [r7, #12]
 800b038:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  pdev->pClassData = pdev->pClassDataCmsit[pdev->classId];
 800b03c:	687b      	ldr	r3, [r7, #4]
 800b03e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800b042:	687b      	ldr	r3, [r7, #4]
 800b044:	32b0      	adds	r2, #176	@ 0xb0
 800b046:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 800b04a:	687b      	ldr	r3, [r7, #4]
 800b04c:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800b050:	687b      	ldr	r3, [r7, #4]
 800b052:	7c1b      	ldrb	r3, [r3, #16]
 800b054:	2b00      	cmp	r3, #0
 800b056:	d138      	bne.n	800b0ca <USBD_CDC_Init+0xda>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 800b058:	4b5e      	ldr	r3, [pc, #376]	@ (800b1d4 <USBD_CDC_Init+0x1e4>)
 800b05a:	7819      	ldrb	r1, [r3, #0]
 800b05c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800b060:	2202      	movs	r2, #2
 800b062:	6878      	ldr	r0, [r7, #4]
 800b064:	f002 fbb3 	bl	800d7ce <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 800b068:	4b5a      	ldr	r3, [pc, #360]	@ (800b1d4 <USBD_CDC_Init+0x1e4>)
 800b06a:	781b      	ldrb	r3, [r3, #0]
 800b06c:	f003 020f 	and.w	r2, r3, #15
 800b070:	6879      	ldr	r1, [r7, #4]
 800b072:	4613      	mov	r3, r2
 800b074:	009b      	lsls	r3, r3, #2
 800b076:	4413      	add	r3, r2
 800b078:	009b      	lsls	r3, r3, #2
 800b07a:	440b      	add	r3, r1
 800b07c:	3324      	adds	r3, #36	@ 0x24
 800b07e:	2201      	movs	r2, #1
 800b080:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 800b082:	4b55      	ldr	r3, [pc, #340]	@ (800b1d8 <USBD_CDC_Init+0x1e8>)
 800b084:	7819      	ldrb	r1, [r3, #0]
 800b086:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800b08a:	2202      	movs	r2, #2
 800b08c:	6878      	ldr	r0, [r7, #4]
 800b08e:	f002 fb9e 	bl	800d7ce <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 800b092:	4b51      	ldr	r3, [pc, #324]	@ (800b1d8 <USBD_CDC_Init+0x1e8>)
 800b094:	781b      	ldrb	r3, [r3, #0]
 800b096:	f003 020f 	and.w	r2, r3, #15
 800b09a:	6879      	ldr	r1, [r7, #4]
 800b09c:	4613      	mov	r3, r2
 800b09e:	009b      	lsls	r3, r3, #2
 800b0a0:	4413      	add	r3, r2
 800b0a2:	009b      	lsls	r3, r3, #2
 800b0a4:	440b      	add	r3, r1
 800b0a6:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 800b0aa:	2201      	movs	r2, #1
 800b0ac:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_HS_BINTERVAL;
 800b0ae:	4b4b      	ldr	r3, [pc, #300]	@ (800b1dc <USBD_CDC_Init+0x1ec>)
 800b0b0:	781b      	ldrb	r3, [r3, #0]
 800b0b2:	f003 020f 	and.w	r2, r3, #15
 800b0b6:	6879      	ldr	r1, [r7, #4]
 800b0b8:	4613      	mov	r3, r2
 800b0ba:	009b      	lsls	r3, r3, #2
 800b0bc:	4413      	add	r3, r2
 800b0be:	009b      	lsls	r3, r3, #2
 800b0c0:	440b      	add	r3, r1
 800b0c2:	3326      	adds	r3, #38	@ 0x26
 800b0c4:	2210      	movs	r2, #16
 800b0c6:	801a      	strh	r2, [r3, #0]
 800b0c8:	e035      	b.n	800b136 <USBD_CDC_Init+0x146>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 800b0ca:	4b42      	ldr	r3, [pc, #264]	@ (800b1d4 <USBD_CDC_Init+0x1e4>)
 800b0cc:	7819      	ldrb	r1, [r3, #0]
 800b0ce:	2340      	movs	r3, #64	@ 0x40
 800b0d0:	2202      	movs	r2, #2
 800b0d2:	6878      	ldr	r0, [r7, #4]
 800b0d4:	f002 fb7b 	bl	800d7ce <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 800b0d8:	4b3e      	ldr	r3, [pc, #248]	@ (800b1d4 <USBD_CDC_Init+0x1e4>)
 800b0da:	781b      	ldrb	r3, [r3, #0]
 800b0dc:	f003 020f 	and.w	r2, r3, #15
 800b0e0:	6879      	ldr	r1, [r7, #4]
 800b0e2:	4613      	mov	r3, r2
 800b0e4:	009b      	lsls	r3, r3, #2
 800b0e6:	4413      	add	r3, r2
 800b0e8:	009b      	lsls	r3, r3, #2
 800b0ea:	440b      	add	r3, r1
 800b0ec:	3324      	adds	r3, #36	@ 0x24
 800b0ee:	2201      	movs	r2, #1
 800b0f0:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 800b0f2:	4b39      	ldr	r3, [pc, #228]	@ (800b1d8 <USBD_CDC_Init+0x1e8>)
 800b0f4:	7819      	ldrb	r1, [r3, #0]
 800b0f6:	2340      	movs	r3, #64	@ 0x40
 800b0f8:	2202      	movs	r2, #2
 800b0fa:	6878      	ldr	r0, [r7, #4]
 800b0fc:	f002 fb67 	bl	800d7ce <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 800b100:	4b35      	ldr	r3, [pc, #212]	@ (800b1d8 <USBD_CDC_Init+0x1e8>)
 800b102:	781b      	ldrb	r3, [r3, #0]
 800b104:	f003 020f 	and.w	r2, r3, #15
 800b108:	6879      	ldr	r1, [r7, #4]
 800b10a:	4613      	mov	r3, r2
 800b10c:	009b      	lsls	r3, r3, #2
 800b10e:	4413      	add	r3, r2
 800b110:	009b      	lsls	r3, r3, #2
 800b112:	440b      	add	r3, r1
 800b114:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 800b118:	2201      	movs	r2, #1
 800b11a:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_FS_BINTERVAL;
 800b11c:	4b2f      	ldr	r3, [pc, #188]	@ (800b1dc <USBD_CDC_Init+0x1ec>)
 800b11e:	781b      	ldrb	r3, [r3, #0]
 800b120:	f003 020f 	and.w	r2, r3, #15
 800b124:	6879      	ldr	r1, [r7, #4]
 800b126:	4613      	mov	r3, r2
 800b128:	009b      	lsls	r3, r3, #2
 800b12a:	4413      	add	r3, r2
 800b12c:	009b      	lsls	r3, r3, #2
 800b12e:	440b      	add	r3, r1
 800b130:	3326      	adds	r3, #38	@ 0x26
 800b132:	2210      	movs	r2, #16
 800b134:	801a      	strh	r2, [r3, #0]
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDCCmdEpAdd, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 800b136:	4b29      	ldr	r3, [pc, #164]	@ (800b1dc <USBD_CDC_Init+0x1ec>)
 800b138:	7819      	ldrb	r1, [r3, #0]
 800b13a:	2308      	movs	r3, #8
 800b13c:	2203      	movs	r2, #3
 800b13e:	6878      	ldr	r0, [r7, #4]
 800b140:	f002 fb45 	bl	800d7ce <USBD_LL_OpenEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 1U;
 800b144:	4b25      	ldr	r3, [pc, #148]	@ (800b1dc <USBD_CDC_Init+0x1ec>)
 800b146:	781b      	ldrb	r3, [r3, #0]
 800b148:	f003 020f 	and.w	r2, r3, #15
 800b14c:	6879      	ldr	r1, [r7, #4]
 800b14e:	4613      	mov	r3, r2
 800b150:	009b      	lsls	r3, r3, #2
 800b152:	4413      	add	r3, r2
 800b154:	009b      	lsls	r3, r3, #2
 800b156:	440b      	add	r3, r1
 800b158:	3324      	adds	r3, #36	@ 0x24
 800b15a:	2201      	movs	r2, #1
 800b15c:	801a      	strh	r2, [r3, #0]

  hcdc->RxBuffer = NULL;
 800b15e:	68fb      	ldr	r3, [r7, #12]
 800b160:	2200      	movs	r2, #0
 800b162:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Init();
 800b166:	687b      	ldr	r3, [r7, #4]
 800b168:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800b16c:	687a      	ldr	r2, [r7, #4]
 800b16e:	33b0      	adds	r3, #176	@ 0xb0
 800b170:	009b      	lsls	r3, r3, #2
 800b172:	4413      	add	r3, r2
 800b174:	685b      	ldr	r3, [r3, #4]
 800b176:	681b      	ldr	r3, [r3, #0]
 800b178:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 800b17a:	68fb      	ldr	r3, [r7, #12]
 800b17c:	2200      	movs	r2, #0
 800b17e:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
  hcdc->RxState = 0U;
 800b182:	68fb      	ldr	r3, [r7, #12]
 800b184:	2200      	movs	r2, #0
 800b186:	f8c3 2218 	str.w	r2, [r3, #536]	@ 0x218

  if (hcdc->RxBuffer == NULL)
 800b18a:	68fb      	ldr	r3, [r7, #12]
 800b18c:	f8d3 3204 	ldr.w	r3, [r3, #516]	@ 0x204
 800b190:	2b00      	cmp	r3, #0
 800b192:	d101      	bne.n	800b198 <USBD_CDC_Init+0x1a8>
  {
    return (uint8_t)USBD_EMEM;
 800b194:	2302      	movs	r3, #2
 800b196:	e018      	b.n	800b1ca <USBD_CDC_Init+0x1da>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800b198:	687b      	ldr	r3, [r7, #4]
 800b19a:	7c1b      	ldrb	r3, [r3, #16]
 800b19c:	2b00      	cmp	r3, #0
 800b19e:	d10a      	bne.n	800b1b6 <USBD_CDC_Init+0x1c6>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800b1a0:	4b0d      	ldr	r3, [pc, #52]	@ (800b1d8 <USBD_CDC_Init+0x1e8>)
 800b1a2:	7819      	ldrb	r1, [r3, #0]
 800b1a4:	68fb      	ldr	r3, [r7, #12]
 800b1a6:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800b1aa:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800b1ae:	6878      	ldr	r0, [r7, #4]
 800b1b0:	f002 fbfc 	bl	800d9ac <USBD_LL_PrepareReceive>
 800b1b4:	e008      	b.n	800b1c8 <USBD_CDC_Init+0x1d8>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800b1b6:	4b08      	ldr	r3, [pc, #32]	@ (800b1d8 <USBD_CDC_Init+0x1e8>)
 800b1b8:	7819      	ldrb	r1, [r3, #0]
 800b1ba:	68fb      	ldr	r3, [r7, #12]
 800b1bc:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800b1c0:	2340      	movs	r3, #64	@ 0x40
 800b1c2:	6878      	ldr	r0, [r7, #4]
 800b1c4:	f002 fbf2 	bl	800d9ac <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 800b1c8:	2300      	movs	r3, #0
}
 800b1ca:	4618      	mov	r0, r3
 800b1cc:	3710      	adds	r7, #16
 800b1ce:	46bd      	mov	sp, r7
 800b1d0:	bd80      	pop	{r7, pc}
 800b1d2:	bf00      	nop
 800b1d4:	20000103 	.word	0x20000103
 800b1d8:	20000104 	.word	0x20000104
 800b1dc:	20000105 	.word	0x20000105

0800b1e0 <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800b1e0:	b580      	push	{r7, lr}
 800b1e2:	b082      	sub	sp, #8
 800b1e4:	af00      	add	r7, sp, #0
 800b1e6:	6078      	str	r0, [r7, #4]
 800b1e8:	460b      	mov	r3, r1
 800b1ea:	70fb      	strb	r3, [r7, #3]
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDCInEpAdd);
 800b1ec:	4b3a      	ldr	r3, [pc, #232]	@ (800b2d8 <USBD_CDC_DeInit+0xf8>)
 800b1ee:	781b      	ldrb	r3, [r3, #0]
 800b1f0:	4619      	mov	r1, r3
 800b1f2:	6878      	ldr	r0, [r7, #4]
 800b1f4:	f002 fb11 	bl	800d81a <USBD_LL_CloseEP>
  pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 0U;
 800b1f8:	4b37      	ldr	r3, [pc, #220]	@ (800b2d8 <USBD_CDC_DeInit+0xf8>)
 800b1fa:	781b      	ldrb	r3, [r3, #0]
 800b1fc:	f003 020f 	and.w	r2, r3, #15
 800b200:	6879      	ldr	r1, [r7, #4]
 800b202:	4613      	mov	r3, r2
 800b204:	009b      	lsls	r3, r3, #2
 800b206:	4413      	add	r3, r2
 800b208:	009b      	lsls	r3, r3, #2
 800b20a:	440b      	add	r3, r1
 800b20c:	3324      	adds	r3, #36	@ 0x24
 800b20e:	2200      	movs	r2, #0
 800b210:	801a      	strh	r2, [r3, #0]

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDCOutEpAdd);
 800b212:	4b32      	ldr	r3, [pc, #200]	@ (800b2dc <USBD_CDC_DeInit+0xfc>)
 800b214:	781b      	ldrb	r3, [r3, #0]
 800b216:	4619      	mov	r1, r3
 800b218:	6878      	ldr	r0, [r7, #4]
 800b21a:	f002 fafe 	bl	800d81a <USBD_LL_CloseEP>
  pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 0U;
 800b21e:	4b2f      	ldr	r3, [pc, #188]	@ (800b2dc <USBD_CDC_DeInit+0xfc>)
 800b220:	781b      	ldrb	r3, [r3, #0]
 800b222:	f003 020f 	and.w	r2, r3, #15
 800b226:	6879      	ldr	r1, [r7, #4]
 800b228:	4613      	mov	r3, r2
 800b22a:	009b      	lsls	r3, r3, #2
 800b22c:	4413      	add	r3, r2
 800b22e:	009b      	lsls	r3, r3, #2
 800b230:	440b      	add	r3, r1
 800b232:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 800b236:	2200      	movs	r2, #0
 800b238:	801a      	strh	r2, [r3, #0]

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDCCmdEpAdd);
 800b23a:	4b29      	ldr	r3, [pc, #164]	@ (800b2e0 <USBD_CDC_DeInit+0x100>)
 800b23c:	781b      	ldrb	r3, [r3, #0]
 800b23e:	4619      	mov	r1, r3
 800b240:	6878      	ldr	r0, [r7, #4]
 800b242:	f002 faea 	bl	800d81a <USBD_LL_CloseEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 0U;
 800b246:	4b26      	ldr	r3, [pc, #152]	@ (800b2e0 <USBD_CDC_DeInit+0x100>)
 800b248:	781b      	ldrb	r3, [r3, #0]
 800b24a:	f003 020f 	and.w	r2, r3, #15
 800b24e:	6879      	ldr	r1, [r7, #4]
 800b250:	4613      	mov	r3, r2
 800b252:	009b      	lsls	r3, r3, #2
 800b254:	4413      	add	r3, r2
 800b256:	009b      	lsls	r3, r3, #2
 800b258:	440b      	add	r3, r1
 800b25a:	3324      	adds	r3, #36	@ 0x24
 800b25c:	2200      	movs	r2, #0
 800b25e:	801a      	strh	r2, [r3, #0]
  pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = 0U;
 800b260:	4b1f      	ldr	r3, [pc, #124]	@ (800b2e0 <USBD_CDC_DeInit+0x100>)
 800b262:	781b      	ldrb	r3, [r3, #0]
 800b264:	f003 020f 	and.w	r2, r3, #15
 800b268:	6879      	ldr	r1, [r7, #4]
 800b26a:	4613      	mov	r3, r2
 800b26c:	009b      	lsls	r3, r3, #2
 800b26e:	4413      	add	r3, r2
 800b270:	009b      	lsls	r3, r3, #2
 800b272:	440b      	add	r3, r1
 800b274:	3326      	adds	r3, #38	@ 0x26
 800b276:	2200      	movs	r2, #0
 800b278:	801a      	strh	r2, [r3, #0]

  /* DeInit  physical Interface components */
  if (pdev->pClassDataCmsit[pdev->classId] != NULL)
 800b27a:	687b      	ldr	r3, [r7, #4]
 800b27c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800b280:	687b      	ldr	r3, [r7, #4]
 800b282:	32b0      	adds	r2, #176	@ 0xb0
 800b284:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b288:	2b00      	cmp	r3, #0
 800b28a:	d01f      	beq.n	800b2cc <USBD_CDC_DeInit+0xec>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->DeInit();
 800b28c:	687b      	ldr	r3, [r7, #4]
 800b28e:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800b292:	687a      	ldr	r2, [r7, #4]
 800b294:	33b0      	adds	r3, #176	@ 0xb0
 800b296:	009b      	lsls	r3, r3, #2
 800b298:	4413      	add	r3, r2
 800b29a:	685b      	ldr	r3, [r3, #4]
 800b29c:	685b      	ldr	r3, [r3, #4]
 800b29e:	4798      	blx	r3
    (void)USBD_free(pdev->pClassDataCmsit[pdev->classId]);
 800b2a0:	687b      	ldr	r3, [r7, #4]
 800b2a2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800b2a6:	687b      	ldr	r3, [r7, #4]
 800b2a8:	32b0      	adds	r2, #176	@ 0xb0
 800b2aa:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b2ae:	4618      	mov	r0, r3
 800b2b0:	f002 fbbe 	bl	800da30 <USBD_static_free>
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 800b2b4:	687b      	ldr	r3, [r7, #4]
 800b2b6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800b2ba:	687b      	ldr	r3, [r7, #4]
 800b2bc:	32b0      	adds	r2, #176	@ 0xb0
 800b2be:	2100      	movs	r1, #0
 800b2c0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    pdev->pClassData = NULL;
 800b2c4:	687b      	ldr	r3, [r7, #4]
 800b2c6:	2200      	movs	r2, #0
 800b2c8:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  }

  return (uint8_t)USBD_OK;
 800b2cc:	2300      	movs	r3, #0
}
 800b2ce:	4618      	mov	r0, r3
 800b2d0:	3708      	adds	r7, #8
 800b2d2:	46bd      	mov	sp, r7
 800b2d4:	bd80      	pop	{r7, pc}
 800b2d6:	bf00      	nop
 800b2d8:	20000103 	.word	0x20000103
 800b2dc:	20000104 	.word	0x20000104
 800b2e0:	20000105 	.word	0x20000105

0800b2e4 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 800b2e4:	b580      	push	{r7, lr}
 800b2e6:	b086      	sub	sp, #24
 800b2e8:	af00      	add	r7, sp, #0
 800b2ea:	6078      	str	r0, [r7, #4]
 800b2ec:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800b2ee:	687b      	ldr	r3, [r7, #4]
 800b2f0:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800b2f4:	687b      	ldr	r3, [r7, #4]
 800b2f6:	32b0      	adds	r2, #176	@ 0xb0
 800b2f8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b2fc:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 800b2fe:	2300      	movs	r3, #0
 800b300:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 800b302:	2300      	movs	r3, #0
 800b304:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 800b306:	2300      	movs	r3, #0
 800b308:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 800b30a:	693b      	ldr	r3, [r7, #16]
 800b30c:	2b00      	cmp	r3, #0
 800b30e:	d101      	bne.n	800b314 <USBD_CDC_Setup+0x30>
  {
    return (uint8_t)USBD_FAIL;
 800b310:	2303      	movs	r3, #3
 800b312:	e0bf      	b.n	800b494 <USBD_CDC_Setup+0x1b0>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800b314:	683b      	ldr	r3, [r7, #0]
 800b316:	781b      	ldrb	r3, [r3, #0]
 800b318:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800b31c:	2b00      	cmp	r3, #0
 800b31e:	d050      	beq.n	800b3c2 <USBD_CDC_Setup+0xde>
 800b320:	2b20      	cmp	r3, #32
 800b322:	f040 80af 	bne.w	800b484 <USBD_CDC_Setup+0x1a0>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 800b326:	683b      	ldr	r3, [r7, #0]
 800b328:	88db      	ldrh	r3, [r3, #6]
 800b32a:	2b00      	cmp	r3, #0
 800b32c:	d03a      	beq.n	800b3a4 <USBD_CDC_Setup+0xc0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 800b32e:	683b      	ldr	r3, [r7, #0]
 800b330:	781b      	ldrb	r3, [r3, #0]
 800b332:	b25b      	sxtb	r3, r3
 800b334:	2b00      	cmp	r3, #0
 800b336:	da1b      	bge.n	800b370 <USBD_CDC_Setup+0x8c>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 800b338:	687b      	ldr	r3, [r7, #4]
 800b33a:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800b33e:	687a      	ldr	r2, [r7, #4]
 800b340:	33b0      	adds	r3, #176	@ 0xb0
 800b342:	009b      	lsls	r3, r3, #2
 800b344:	4413      	add	r3, r2
 800b346:	685b      	ldr	r3, [r3, #4]
 800b348:	689b      	ldr	r3, [r3, #8]
 800b34a:	683a      	ldr	r2, [r7, #0]
 800b34c:	7850      	ldrb	r0, [r2, #1]
                                                                           (uint8_t *)hcdc->data,
 800b34e:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 800b350:	683a      	ldr	r2, [r7, #0]
 800b352:	88d2      	ldrh	r2, [r2, #6]
 800b354:	4798      	blx	r3
                                                                           req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 800b356:	683b      	ldr	r3, [r7, #0]
 800b358:	88db      	ldrh	r3, [r3, #6]
 800b35a:	2b07      	cmp	r3, #7
 800b35c:	bf28      	it	cs
 800b35e:	2307      	movcs	r3, #7
 800b360:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 800b362:	693b      	ldr	r3, [r7, #16]
 800b364:	89fa      	ldrh	r2, [r7, #14]
 800b366:	4619      	mov	r1, r3
 800b368:	6878      	ldr	r0, [r7, #4]
 800b36a:	f001 fd93 	bl	800ce94 <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
                                                                         (uint8_t *)req, 0U);
      }
      break;
 800b36e:	e090      	b.n	800b492 <USBD_CDC_Setup+0x1ae>
          hcdc->CmdOpCode = req->bRequest;
 800b370:	683b      	ldr	r3, [r7, #0]
 800b372:	785a      	ldrb	r2, [r3, #1]
 800b374:	693b      	ldr	r3, [r7, #16]
 800b376:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
          hcdc->CmdLength = (uint8_t)MIN(req->wLength, USB_MAX_EP0_SIZE);
 800b37a:	683b      	ldr	r3, [r7, #0]
 800b37c:	88db      	ldrh	r3, [r3, #6]
 800b37e:	2b3f      	cmp	r3, #63	@ 0x3f
 800b380:	d803      	bhi.n	800b38a <USBD_CDC_Setup+0xa6>
 800b382:	683b      	ldr	r3, [r7, #0]
 800b384:	88db      	ldrh	r3, [r3, #6]
 800b386:	b2da      	uxtb	r2, r3
 800b388:	e000      	b.n	800b38c <USBD_CDC_Setup+0xa8>
 800b38a:	2240      	movs	r2, #64	@ 0x40
 800b38c:	693b      	ldr	r3, [r7, #16]
 800b38e:	f883 2201 	strb.w	r2, [r3, #513]	@ 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, hcdc->CmdLength);
 800b392:	6939      	ldr	r1, [r7, #16]
 800b394:	693b      	ldr	r3, [r7, #16]
 800b396:	f893 3201 	ldrb.w	r3, [r3, #513]	@ 0x201
 800b39a:	461a      	mov	r2, r3
 800b39c:	6878      	ldr	r0, [r7, #4]
 800b39e:	f001 fda5 	bl	800ceec <USBD_CtlPrepareRx>
      break;
 800b3a2:	e076      	b.n	800b492 <USBD_CDC_Setup+0x1ae>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 800b3a4:	687b      	ldr	r3, [r7, #4]
 800b3a6:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800b3aa:	687a      	ldr	r2, [r7, #4]
 800b3ac:	33b0      	adds	r3, #176	@ 0xb0
 800b3ae:	009b      	lsls	r3, r3, #2
 800b3b0:	4413      	add	r3, r2
 800b3b2:	685b      	ldr	r3, [r3, #4]
 800b3b4:	689b      	ldr	r3, [r3, #8]
 800b3b6:	683a      	ldr	r2, [r7, #0]
 800b3b8:	7850      	ldrb	r0, [r2, #1]
 800b3ba:	2200      	movs	r2, #0
 800b3bc:	6839      	ldr	r1, [r7, #0]
 800b3be:	4798      	blx	r3
      break;
 800b3c0:	e067      	b.n	800b492 <USBD_CDC_Setup+0x1ae>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800b3c2:	683b      	ldr	r3, [r7, #0]
 800b3c4:	785b      	ldrb	r3, [r3, #1]
 800b3c6:	2b0b      	cmp	r3, #11
 800b3c8:	d851      	bhi.n	800b46e <USBD_CDC_Setup+0x18a>
 800b3ca:	a201      	add	r2, pc, #4	@ (adr r2, 800b3d0 <USBD_CDC_Setup+0xec>)
 800b3cc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b3d0:	0800b401 	.word	0x0800b401
 800b3d4:	0800b47d 	.word	0x0800b47d
 800b3d8:	0800b46f 	.word	0x0800b46f
 800b3dc:	0800b46f 	.word	0x0800b46f
 800b3e0:	0800b46f 	.word	0x0800b46f
 800b3e4:	0800b46f 	.word	0x0800b46f
 800b3e8:	0800b46f 	.word	0x0800b46f
 800b3ec:	0800b46f 	.word	0x0800b46f
 800b3f0:	0800b46f 	.word	0x0800b46f
 800b3f4:	0800b46f 	.word	0x0800b46f
 800b3f8:	0800b42b 	.word	0x0800b42b
 800b3fc:	0800b455 	.word	0x0800b455
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b400:	687b      	ldr	r3, [r7, #4]
 800b402:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800b406:	b2db      	uxtb	r3, r3
 800b408:	2b03      	cmp	r3, #3
 800b40a:	d107      	bne.n	800b41c <USBD_CDC_Setup+0x138>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 800b40c:	f107 030a 	add.w	r3, r7, #10
 800b410:	2202      	movs	r2, #2
 800b412:	4619      	mov	r1, r3
 800b414:	6878      	ldr	r0, [r7, #4]
 800b416:	f001 fd3d 	bl	800ce94 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800b41a:	e032      	b.n	800b482 <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 800b41c:	6839      	ldr	r1, [r7, #0]
 800b41e:	6878      	ldr	r0, [r7, #4]
 800b420:	f001 fcbb 	bl	800cd9a <USBD_CtlError>
            ret = USBD_FAIL;
 800b424:	2303      	movs	r3, #3
 800b426:	75fb      	strb	r3, [r7, #23]
          break;
 800b428:	e02b      	b.n	800b482 <USBD_CDC_Setup+0x19e>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b42a:	687b      	ldr	r3, [r7, #4]
 800b42c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800b430:	b2db      	uxtb	r3, r3
 800b432:	2b03      	cmp	r3, #3
 800b434:	d107      	bne.n	800b446 <USBD_CDC_Setup+0x162>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 800b436:	f107 030d 	add.w	r3, r7, #13
 800b43a:	2201      	movs	r2, #1
 800b43c:	4619      	mov	r1, r3
 800b43e:	6878      	ldr	r0, [r7, #4]
 800b440:	f001 fd28 	bl	800ce94 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800b444:	e01d      	b.n	800b482 <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 800b446:	6839      	ldr	r1, [r7, #0]
 800b448:	6878      	ldr	r0, [r7, #4]
 800b44a:	f001 fca6 	bl	800cd9a <USBD_CtlError>
            ret = USBD_FAIL;
 800b44e:	2303      	movs	r3, #3
 800b450:	75fb      	strb	r3, [r7, #23]
          break;
 800b452:	e016      	b.n	800b482 <USBD_CDC_Setup+0x19e>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 800b454:	687b      	ldr	r3, [r7, #4]
 800b456:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800b45a:	b2db      	uxtb	r3, r3
 800b45c:	2b03      	cmp	r3, #3
 800b45e:	d00f      	beq.n	800b480 <USBD_CDC_Setup+0x19c>
          {
            USBD_CtlError(pdev, req);
 800b460:	6839      	ldr	r1, [r7, #0]
 800b462:	6878      	ldr	r0, [r7, #4]
 800b464:	f001 fc99 	bl	800cd9a <USBD_CtlError>
            ret = USBD_FAIL;
 800b468:	2303      	movs	r3, #3
 800b46a:	75fb      	strb	r3, [r7, #23]
          }
          break;
 800b46c:	e008      	b.n	800b480 <USBD_CDC_Setup+0x19c>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 800b46e:	6839      	ldr	r1, [r7, #0]
 800b470:	6878      	ldr	r0, [r7, #4]
 800b472:	f001 fc92 	bl	800cd9a <USBD_CtlError>
          ret = USBD_FAIL;
 800b476:	2303      	movs	r3, #3
 800b478:	75fb      	strb	r3, [r7, #23]
          break;
 800b47a:	e002      	b.n	800b482 <USBD_CDC_Setup+0x19e>
          break;
 800b47c:	bf00      	nop
 800b47e:	e008      	b.n	800b492 <USBD_CDC_Setup+0x1ae>
          break;
 800b480:	bf00      	nop
      }
      break;
 800b482:	e006      	b.n	800b492 <USBD_CDC_Setup+0x1ae>

    default:
      USBD_CtlError(pdev, req);
 800b484:	6839      	ldr	r1, [r7, #0]
 800b486:	6878      	ldr	r0, [r7, #4]
 800b488:	f001 fc87 	bl	800cd9a <USBD_CtlError>
      ret = USBD_FAIL;
 800b48c:	2303      	movs	r3, #3
 800b48e:	75fb      	strb	r3, [r7, #23]
      break;
 800b490:	bf00      	nop
  }

  return (uint8_t)ret;
 800b492:	7dfb      	ldrb	r3, [r7, #23]
}
 800b494:	4618      	mov	r0, r3
 800b496:	3718      	adds	r7, #24
 800b498:	46bd      	mov	sp, r7
 800b49a:	bd80      	pop	{r7, pc}

0800b49c <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800b49c:	b580      	push	{r7, lr}
 800b49e:	b084      	sub	sp, #16
 800b4a0:	af00      	add	r7, sp, #0
 800b4a2:	6078      	str	r0, [r7, #4]
 800b4a4:	460b      	mov	r3, r1
 800b4a6:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef *)pdev->pData;
 800b4a8:	687b      	ldr	r3, [r7, #4]
 800b4aa:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800b4ae:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 800b4b0:	687b      	ldr	r3, [r7, #4]
 800b4b2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800b4b6:	687b      	ldr	r3, [r7, #4]
 800b4b8:	32b0      	adds	r2, #176	@ 0xb0
 800b4ba:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b4be:	2b00      	cmp	r3, #0
 800b4c0:	d101      	bne.n	800b4c6 <USBD_CDC_DataIn+0x2a>
  {
    return (uint8_t)USBD_FAIL;
 800b4c2:	2303      	movs	r3, #3
 800b4c4:	e065      	b.n	800b592 <USBD_CDC_DataIn+0xf6>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800b4c6:	687b      	ldr	r3, [r7, #4]
 800b4c8:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800b4cc:	687b      	ldr	r3, [r7, #4]
 800b4ce:	32b0      	adds	r2, #176	@ 0xb0
 800b4d0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b4d4:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 800b4d6:	78fb      	ldrb	r3, [r7, #3]
 800b4d8:	f003 020f 	and.w	r2, r3, #15
 800b4dc:	6879      	ldr	r1, [r7, #4]
 800b4de:	4613      	mov	r3, r2
 800b4e0:	009b      	lsls	r3, r3, #2
 800b4e2:	4413      	add	r3, r2
 800b4e4:	009b      	lsls	r3, r3, #2
 800b4e6:	440b      	add	r3, r1
 800b4e8:	3318      	adds	r3, #24
 800b4ea:	681b      	ldr	r3, [r3, #0]
 800b4ec:	2b00      	cmp	r3, #0
 800b4ee:	d02f      	beq.n	800b550 <USBD_CDC_DataIn+0xb4>
      ((pdev->ep_in[epnum & 0xFU].total_length % hpcd->IN_ep[epnum & 0xFU].maxpacket) == 0U))
 800b4f0:	78fb      	ldrb	r3, [r7, #3]
 800b4f2:	f003 020f 	and.w	r2, r3, #15
 800b4f6:	6879      	ldr	r1, [r7, #4]
 800b4f8:	4613      	mov	r3, r2
 800b4fa:	009b      	lsls	r3, r3, #2
 800b4fc:	4413      	add	r3, r2
 800b4fe:	009b      	lsls	r3, r3, #2
 800b500:	440b      	add	r3, r1
 800b502:	3318      	adds	r3, #24
 800b504:	681a      	ldr	r2, [r3, #0]
 800b506:	78fb      	ldrb	r3, [r7, #3]
 800b508:	f003 010f 	and.w	r1, r3, #15
 800b50c:	68f8      	ldr	r0, [r7, #12]
 800b50e:	460b      	mov	r3, r1
 800b510:	00db      	lsls	r3, r3, #3
 800b512:	440b      	add	r3, r1
 800b514:	009b      	lsls	r3, r3, #2
 800b516:	4403      	add	r3, r0
 800b518:	331c      	adds	r3, #28
 800b51a:	681b      	ldr	r3, [r3, #0]
 800b51c:	fbb2 f1f3 	udiv	r1, r2, r3
 800b520:	fb01 f303 	mul.w	r3, r1, r3
 800b524:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 800b526:	2b00      	cmp	r3, #0
 800b528:	d112      	bne.n	800b550 <USBD_CDC_DataIn+0xb4>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum & 0xFU].total_length = 0U;
 800b52a:	78fb      	ldrb	r3, [r7, #3]
 800b52c:	f003 020f 	and.w	r2, r3, #15
 800b530:	6879      	ldr	r1, [r7, #4]
 800b532:	4613      	mov	r3, r2
 800b534:	009b      	lsls	r3, r3, #2
 800b536:	4413      	add	r3, r2
 800b538:	009b      	lsls	r3, r3, #2
 800b53a:	440b      	add	r3, r1
 800b53c:	3318      	adds	r3, #24
 800b53e:	2200      	movs	r2, #0
 800b540:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 800b542:	78f9      	ldrb	r1, [r7, #3]
 800b544:	2300      	movs	r3, #0
 800b546:	2200      	movs	r2, #0
 800b548:	6878      	ldr	r0, [r7, #4]
 800b54a:	f002 fa0e 	bl	800d96a <USBD_LL_Transmit>
 800b54e:	e01f      	b.n	800b590 <USBD_CDC_DataIn+0xf4>
  }
  else
  {
    hcdc->TxState = 0U;
 800b550:	68bb      	ldr	r3, [r7, #8]
 800b552:	2200      	movs	r2, #0
 800b554:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt != NULL)
 800b558:	687b      	ldr	r3, [r7, #4]
 800b55a:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800b55e:	687a      	ldr	r2, [r7, #4]
 800b560:	33b0      	adds	r3, #176	@ 0xb0
 800b562:	009b      	lsls	r3, r3, #2
 800b564:	4413      	add	r3, r2
 800b566:	685b      	ldr	r3, [r3, #4]
 800b568:	691b      	ldr	r3, [r3, #16]
 800b56a:	2b00      	cmp	r3, #0
 800b56c:	d010      	beq.n	800b590 <USBD_CDC_DataIn+0xf4>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 800b56e:	687b      	ldr	r3, [r7, #4]
 800b570:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800b574:	687a      	ldr	r2, [r7, #4]
 800b576:	33b0      	adds	r3, #176	@ 0xb0
 800b578:	009b      	lsls	r3, r3, #2
 800b57a:	4413      	add	r3, r2
 800b57c:	685b      	ldr	r3, [r3, #4]
 800b57e:	691b      	ldr	r3, [r3, #16]
 800b580:	68ba      	ldr	r2, [r7, #8]
 800b582:	f8d2 0208 	ldr.w	r0, [r2, #520]	@ 0x208
 800b586:	68ba      	ldr	r2, [r7, #8]
 800b588:	f502 7104 	add.w	r1, r2, #528	@ 0x210
 800b58c:	78fa      	ldrb	r2, [r7, #3]
 800b58e:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 800b590:	2300      	movs	r3, #0
}
 800b592:	4618      	mov	r0, r3
 800b594:	3710      	adds	r7, #16
 800b596:	46bd      	mov	sp, r7
 800b598:	bd80      	pop	{r7, pc}

0800b59a <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800b59a:	b580      	push	{r7, lr}
 800b59c:	b084      	sub	sp, #16
 800b59e:	af00      	add	r7, sp, #0
 800b5a0:	6078      	str	r0, [r7, #4]
 800b5a2:	460b      	mov	r3, r1
 800b5a4:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800b5a6:	687b      	ldr	r3, [r7, #4]
 800b5a8:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800b5ac:	687b      	ldr	r3, [r7, #4]
 800b5ae:	32b0      	adds	r2, #176	@ 0xb0
 800b5b0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b5b4:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 800b5b6:	687b      	ldr	r3, [r7, #4]
 800b5b8:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800b5bc:	687b      	ldr	r3, [r7, #4]
 800b5be:	32b0      	adds	r2, #176	@ 0xb0
 800b5c0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b5c4:	2b00      	cmp	r3, #0
 800b5c6:	d101      	bne.n	800b5cc <USBD_CDC_DataOut+0x32>
  {
    return (uint8_t)USBD_FAIL;
 800b5c8:	2303      	movs	r3, #3
 800b5ca:	e01a      	b.n	800b602 <USBD_CDC_DataOut+0x68>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 800b5cc:	78fb      	ldrb	r3, [r7, #3]
 800b5ce:	4619      	mov	r1, r3
 800b5d0:	6878      	ldr	r0, [r7, #4]
 800b5d2:	f002 fa0c 	bl	800d9ee <USBD_LL_GetRxDataSize>
 800b5d6:	4602      	mov	r2, r0
 800b5d8:	68fb      	ldr	r3, [r7, #12]
 800b5da:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 800b5de:	687b      	ldr	r3, [r7, #4]
 800b5e0:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800b5e4:	687a      	ldr	r2, [r7, #4]
 800b5e6:	33b0      	adds	r3, #176	@ 0xb0
 800b5e8:	009b      	lsls	r3, r3, #2
 800b5ea:	4413      	add	r3, r2
 800b5ec:	685b      	ldr	r3, [r3, #4]
 800b5ee:	68db      	ldr	r3, [r3, #12]
 800b5f0:	68fa      	ldr	r2, [r7, #12]
 800b5f2:	f8d2 0204 	ldr.w	r0, [r2, #516]	@ 0x204
 800b5f6:	68fa      	ldr	r2, [r7, #12]
 800b5f8:	f502 7203 	add.w	r2, r2, #524	@ 0x20c
 800b5fc:	4611      	mov	r1, r2
 800b5fe:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 800b600:	2300      	movs	r3, #0
}
 800b602:	4618      	mov	r0, r3
 800b604:	3710      	adds	r7, #16
 800b606:	46bd      	mov	sp, r7
 800b608:	bd80      	pop	{r7, pc}

0800b60a <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 800b60a:	b580      	push	{r7, lr}
 800b60c:	b084      	sub	sp, #16
 800b60e:	af00      	add	r7, sp, #0
 800b610:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800b612:	687b      	ldr	r3, [r7, #4]
 800b614:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800b618:	687b      	ldr	r3, [r7, #4]
 800b61a:	32b0      	adds	r2, #176	@ 0xb0
 800b61c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b620:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 800b622:	68fb      	ldr	r3, [r7, #12]
 800b624:	2b00      	cmp	r3, #0
 800b626:	d101      	bne.n	800b62c <USBD_CDC_EP0_RxReady+0x22>
  {
    return (uint8_t)USBD_FAIL;
 800b628:	2303      	movs	r3, #3
 800b62a:	e024      	b.n	800b676 <USBD_CDC_EP0_RxReady+0x6c>
  }

  if ((pdev->pUserData[pdev->classId] != NULL) && (hcdc->CmdOpCode != 0xFFU))
 800b62c:	687b      	ldr	r3, [r7, #4]
 800b62e:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800b632:	687a      	ldr	r2, [r7, #4]
 800b634:	33b0      	adds	r3, #176	@ 0xb0
 800b636:	009b      	lsls	r3, r3, #2
 800b638:	4413      	add	r3, r2
 800b63a:	685b      	ldr	r3, [r3, #4]
 800b63c:	2b00      	cmp	r3, #0
 800b63e:	d019      	beq.n	800b674 <USBD_CDC_EP0_RxReady+0x6a>
 800b640:	68fb      	ldr	r3, [r7, #12]
 800b642:	f893 3200 	ldrb.w	r3, [r3, #512]	@ 0x200
 800b646:	2bff      	cmp	r3, #255	@ 0xff
 800b648:	d014      	beq.n	800b674 <USBD_CDC_EP0_RxReady+0x6a>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 800b64a:	687b      	ldr	r3, [r7, #4]
 800b64c:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800b650:	687a      	ldr	r2, [r7, #4]
 800b652:	33b0      	adds	r3, #176	@ 0xb0
 800b654:	009b      	lsls	r3, r3, #2
 800b656:	4413      	add	r3, r2
 800b658:	685b      	ldr	r3, [r3, #4]
 800b65a:	689b      	ldr	r3, [r3, #8]
 800b65c:	68fa      	ldr	r2, [r7, #12]
 800b65e:	f892 0200 	ldrb.w	r0, [r2, #512]	@ 0x200
                                                                     (uint8_t *)hcdc->data,
 800b662:	68f9      	ldr	r1, [r7, #12]
                                                                     (uint16_t)hcdc->CmdLength);
 800b664:	68fa      	ldr	r2, [r7, #12]
 800b666:	f892 2201 	ldrb.w	r2, [r2, #513]	@ 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 800b66a:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 800b66c:	68fb      	ldr	r3, [r7, #12]
 800b66e:	22ff      	movs	r2, #255	@ 0xff
 800b670:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
  }

  return (uint8_t)USBD_OK;
 800b674:	2300      	movs	r3, #0
}
 800b676:	4618      	mov	r0, r3
 800b678:	3710      	adds	r7, #16
 800b67a:	46bd      	mov	sp, r7
 800b67c:	bd80      	pop	{r7, pc}
	...

0800b680 <USBD_CDC_GetFSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 800b680:	b580      	push	{r7, lr}
 800b682:	b086      	sub	sp, #24
 800b684:	af00      	add	r7, sp, #0
 800b686:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 800b688:	2182      	movs	r1, #130	@ 0x82
 800b68a:	4818      	ldr	r0, [pc, #96]	@ (800b6ec <USBD_CDC_GetFSCfgDesc+0x6c>)
 800b68c:	f000 fd4f 	bl	800c12e <USBD_GetEpDesc>
 800b690:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 800b692:	2101      	movs	r1, #1
 800b694:	4815      	ldr	r0, [pc, #84]	@ (800b6ec <USBD_CDC_GetFSCfgDesc+0x6c>)
 800b696:	f000 fd4a 	bl	800c12e <USBD_GetEpDesc>
 800b69a:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 800b69c:	2181      	movs	r1, #129	@ 0x81
 800b69e:	4813      	ldr	r0, [pc, #76]	@ (800b6ec <USBD_CDC_GetFSCfgDesc+0x6c>)
 800b6a0:	f000 fd45 	bl	800c12e <USBD_GetEpDesc>
 800b6a4:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 800b6a6:	697b      	ldr	r3, [r7, #20]
 800b6a8:	2b00      	cmp	r3, #0
 800b6aa:	d002      	beq.n	800b6b2 <USBD_CDC_GetFSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 800b6ac:	697b      	ldr	r3, [r7, #20]
 800b6ae:	2210      	movs	r2, #16
 800b6b0:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 800b6b2:	693b      	ldr	r3, [r7, #16]
 800b6b4:	2b00      	cmp	r3, #0
 800b6b6:	d006      	beq.n	800b6c6 <USBD_CDC_GetFSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 800b6b8:	693b      	ldr	r3, [r7, #16]
 800b6ba:	2200      	movs	r2, #0
 800b6bc:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800b6c0:	711a      	strb	r2, [r3, #4]
 800b6c2:	2200      	movs	r2, #0
 800b6c4:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 800b6c6:	68fb      	ldr	r3, [r7, #12]
 800b6c8:	2b00      	cmp	r3, #0
 800b6ca:	d006      	beq.n	800b6da <USBD_CDC_GetFSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 800b6cc:	68fb      	ldr	r3, [r7, #12]
 800b6ce:	2200      	movs	r2, #0
 800b6d0:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800b6d4:	711a      	strb	r2, [r3, #4]
 800b6d6:	2200      	movs	r2, #0
 800b6d8:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 800b6da:	687b      	ldr	r3, [r7, #4]
 800b6dc:	2243      	movs	r2, #67	@ 0x43
 800b6de:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 800b6e0:	4b02      	ldr	r3, [pc, #8]	@ (800b6ec <USBD_CDC_GetFSCfgDesc+0x6c>)
}
 800b6e2:	4618      	mov	r0, r3
 800b6e4:	3718      	adds	r7, #24
 800b6e6:	46bd      	mov	sp, r7
 800b6e8:	bd80      	pop	{r7, pc}
 800b6ea:	bf00      	nop
 800b6ec:	200000c0 	.word	0x200000c0

0800b6f0 <USBD_CDC_GetHSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 800b6f0:	b580      	push	{r7, lr}
 800b6f2:	b086      	sub	sp, #24
 800b6f4:	af00      	add	r7, sp, #0
 800b6f6:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 800b6f8:	2182      	movs	r1, #130	@ 0x82
 800b6fa:	4818      	ldr	r0, [pc, #96]	@ (800b75c <USBD_CDC_GetHSCfgDesc+0x6c>)
 800b6fc:	f000 fd17 	bl	800c12e <USBD_GetEpDesc>
 800b700:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 800b702:	2101      	movs	r1, #1
 800b704:	4815      	ldr	r0, [pc, #84]	@ (800b75c <USBD_CDC_GetHSCfgDesc+0x6c>)
 800b706:	f000 fd12 	bl	800c12e <USBD_GetEpDesc>
 800b70a:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 800b70c:	2181      	movs	r1, #129	@ 0x81
 800b70e:	4813      	ldr	r0, [pc, #76]	@ (800b75c <USBD_CDC_GetHSCfgDesc+0x6c>)
 800b710:	f000 fd0d 	bl	800c12e <USBD_GetEpDesc>
 800b714:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 800b716:	697b      	ldr	r3, [r7, #20]
 800b718:	2b00      	cmp	r3, #0
 800b71a:	d002      	beq.n	800b722 <USBD_CDC_GetHSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_HS_BINTERVAL;
 800b71c:	697b      	ldr	r3, [r7, #20]
 800b71e:	2210      	movs	r2, #16
 800b720:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 800b722:	693b      	ldr	r3, [r7, #16]
 800b724:	2b00      	cmp	r3, #0
 800b726:	d006      	beq.n	800b736 <USBD_CDC_GetHSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 800b728:	693b      	ldr	r3, [r7, #16]
 800b72a:	2200      	movs	r2, #0
 800b72c:	711a      	strb	r2, [r3, #4]
 800b72e:	2200      	movs	r2, #0
 800b730:	f042 0202 	orr.w	r2, r2, #2
 800b734:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 800b736:	68fb      	ldr	r3, [r7, #12]
 800b738:	2b00      	cmp	r3, #0
 800b73a:	d006      	beq.n	800b74a <USBD_CDC_GetHSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 800b73c:	68fb      	ldr	r3, [r7, #12]
 800b73e:	2200      	movs	r2, #0
 800b740:	711a      	strb	r2, [r3, #4]
 800b742:	2200      	movs	r2, #0
 800b744:	f042 0202 	orr.w	r2, r2, #2
 800b748:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 800b74a:	687b      	ldr	r3, [r7, #4]
 800b74c:	2243      	movs	r2, #67	@ 0x43
 800b74e:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 800b750:	4b02      	ldr	r3, [pc, #8]	@ (800b75c <USBD_CDC_GetHSCfgDesc+0x6c>)
}
 800b752:	4618      	mov	r0, r3
 800b754:	3718      	adds	r7, #24
 800b756:	46bd      	mov	sp, r7
 800b758:	bd80      	pop	{r7, pc}
 800b75a:	bf00      	nop
 800b75c:	200000c0 	.word	0x200000c0

0800b760 <USBD_CDC_GetOtherSpeedCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 800b760:	b580      	push	{r7, lr}
 800b762:	b086      	sub	sp, #24
 800b764:	af00      	add	r7, sp, #0
 800b766:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 800b768:	2182      	movs	r1, #130	@ 0x82
 800b76a:	4818      	ldr	r0, [pc, #96]	@ (800b7cc <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 800b76c:	f000 fcdf 	bl	800c12e <USBD_GetEpDesc>
 800b770:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 800b772:	2101      	movs	r1, #1
 800b774:	4815      	ldr	r0, [pc, #84]	@ (800b7cc <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 800b776:	f000 fcda 	bl	800c12e <USBD_GetEpDesc>
 800b77a:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 800b77c:	2181      	movs	r1, #129	@ 0x81
 800b77e:	4813      	ldr	r0, [pc, #76]	@ (800b7cc <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 800b780:	f000 fcd5 	bl	800c12e <USBD_GetEpDesc>
 800b784:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 800b786:	697b      	ldr	r3, [r7, #20]
 800b788:	2b00      	cmp	r3, #0
 800b78a:	d002      	beq.n	800b792 <USBD_CDC_GetOtherSpeedCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 800b78c:	697b      	ldr	r3, [r7, #20]
 800b78e:	2210      	movs	r2, #16
 800b790:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 800b792:	693b      	ldr	r3, [r7, #16]
 800b794:	2b00      	cmp	r3, #0
 800b796:	d006      	beq.n	800b7a6 <USBD_CDC_GetOtherSpeedCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 800b798:	693b      	ldr	r3, [r7, #16]
 800b79a:	2200      	movs	r2, #0
 800b79c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800b7a0:	711a      	strb	r2, [r3, #4]
 800b7a2:	2200      	movs	r2, #0
 800b7a4:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 800b7a6:	68fb      	ldr	r3, [r7, #12]
 800b7a8:	2b00      	cmp	r3, #0
 800b7aa:	d006      	beq.n	800b7ba <USBD_CDC_GetOtherSpeedCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 800b7ac:	68fb      	ldr	r3, [r7, #12]
 800b7ae:	2200      	movs	r2, #0
 800b7b0:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800b7b4:	711a      	strb	r2, [r3, #4]
 800b7b6:	2200      	movs	r2, #0
 800b7b8:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 800b7ba:	687b      	ldr	r3, [r7, #4]
 800b7bc:	2243      	movs	r2, #67	@ 0x43
 800b7be:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 800b7c0:	4b02      	ldr	r3, [pc, #8]	@ (800b7cc <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
}
 800b7c2:	4618      	mov	r0, r3
 800b7c4:	3718      	adds	r7, #24
 800b7c6:	46bd      	mov	sp, r7
 800b7c8:	bd80      	pop	{r7, pc}
 800b7ca:	bf00      	nop
 800b7cc:	200000c0 	.word	0x200000c0

0800b7d0 <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 800b7d0:	b480      	push	{r7}
 800b7d2:	b083      	sub	sp, #12
 800b7d4:	af00      	add	r7, sp, #0
 800b7d6:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 800b7d8:	687b      	ldr	r3, [r7, #4]
 800b7da:	220a      	movs	r2, #10
 800b7dc:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 800b7de:	4b03      	ldr	r3, [pc, #12]	@ (800b7ec <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 800b7e0:	4618      	mov	r0, r3
 800b7e2:	370c      	adds	r7, #12
 800b7e4:	46bd      	mov	sp, r7
 800b7e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b7ea:	4770      	bx	lr
 800b7ec:	2000007c 	.word	0x2000007c

0800b7f0 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 800b7f0:	b480      	push	{r7}
 800b7f2:	b083      	sub	sp, #12
 800b7f4:	af00      	add	r7, sp, #0
 800b7f6:	6078      	str	r0, [r7, #4]
 800b7f8:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 800b7fa:	683b      	ldr	r3, [r7, #0]
 800b7fc:	2b00      	cmp	r3, #0
 800b7fe:	d101      	bne.n	800b804 <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 800b800:	2303      	movs	r3, #3
 800b802:	e009      	b.n	800b818 <USBD_CDC_RegisterInterface+0x28>
  }

  pdev->pUserData[pdev->classId] = fops;
 800b804:	687b      	ldr	r3, [r7, #4]
 800b806:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800b80a:	687a      	ldr	r2, [r7, #4]
 800b80c:	33b0      	adds	r3, #176	@ 0xb0
 800b80e:	009b      	lsls	r3, r3, #2
 800b810:	4413      	add	r3, r2
 800b812:	683a      	ldr	r2, [r7, #0]
 800b814:	605a      	str	r2, [r3, #4]

  return (uint8_t)USBD_OK;
 800b816:	2300      	movs	r3, #0
}
 800b818:	4618      	mov	r0, r3
 800b81a:	370c      	adds	r7, #12
 800b81c:	46bd      	mov	sp, r7
 800b81e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b822:	4770      	bx	lr

0800b824 <USBD_CDC_SetTxBuffer>:
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 800b824:	b480      	push	{r7}
 800b826:	b087      	sub	sp, #28
 800b828:	af00      	add	r7, sp, #0
 800b82a:	60f8      	str	r0, [r7, #12]
 800b82c:	60b9      	str	r1, [r7, #8]
 800b82e:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800b830:	68fb      	ldr	r3, [r7, #12]
 800b832:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800b836:	68fb      	ldr	r3, [r7, #12]
 800b838:	32b0      	adds	r2, #176	@ 0xb0
 800b83a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b83e:	617b      	str	r3, [r7, #20]
#endif /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 800b840:	697b      	ldr	r3, [r7, #20]
 800b842:	2b00      	cmp	r3, #0
 800b844:	d101      	bne.n	800b84a <USBD_CDC_SetTxBuffer+0x26>
  {
    return (uint8_t)USBD_FAIL;
 800b846:	2303      	movs	r3, #3
 800b848:	e008      	b.n	800b85c <USBD_CDC_SetTxBuffer+0x38>
  }

  hcdc->TxBuffer = pbuff;
 800b84a:	697b      	ldr	r3, [r7, #20]
 800b84c:	68ba      	ldr	r2, [r7, #8]
 800b84e:	f8c3 2208 	str.w	r2, [r3, #520]	@ 0x208
  hcdc->TxLength = length;
 800b852:	697b      	ldr	r3, [r7, #20]
 800b854:	687a      	ldr	r2, [r7, #4]
 800b856:	f8c3 2210 	str.w	r2, [r3, #528]	@ 0x210

  return (uint8_t)USBD_OK;
 800b85a:	2300      	movs	r3, #0
}
 800b85c:	4618      	mov	r0, r3
 800b85e:	371c      	adds	r7, #28
 800b860:	46bd      	mov	sp, r7
 800b862:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b866:	4770      	bx	lr

0800b868 <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 800b868:	b480      	push	{r7}
 800b86a:	b085      	sub	sp, #20
 800b86c:	af00      	add	r7, sp, #0
 800b86e:	6078      	str	r0, [r7, #4]
 800b870:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800b872:	687b      	ldr	r3, [r7, #4]
 800b874:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800b878:	687b      	ldr	r3, [r7, #4]
 800b87a:	32b0      	adds	r2, #176	@ 0xb0
 800b87c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b880:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 800b882:	68fb      	ldr	r3, [r7, #12]
 800b884:	2b00      	cmp	r3, #0
 800b886:	d101      	bne.n	800b88c <USBD_CDC_SetRxBuffer+0x24>
  {
    return (uint8_t)USBD_FAIL;
 800b888:	2303      	movs	r3, #3
 800b88a:	e004      	b.n	800b896 <USBD_CDC_SetRxBuffer+0x2e>
  }

  hcdc->RxBuffer = pbuff;
 800b88c:	68fb      	ldr	r3, [r7, #12]
 800b88e:	683a      	ldr	r2, [r7, #0]
 800b890:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  return (uint8_t)USBD_OK;
 800b894:	2300      	movs	r3, #0
}
 800b896:	4618      	mov	r0, r3
 800b898:	3714      	adds	r7, #20
 800b89a:	46bd      	mov	sp, r7
 800b89c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b8a0:	4770      	bx	lr
	...

0800b8a4 <USBD_CDC_TransmitPacket>:
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev, uint8_t ClassId)
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 800b8a4:	b580      	push	{r7, lr}
 800b8a6:	b084      	sub	sp, #16
 800b8a8:	af00      	add	r7, sp, #0
 800b8aa:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800b8ac:	687b      	ldr	r3, [r7, #4]
 800b8ae:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800b8b2:	687b      	ldr	r3, [r7, #4]
 800b8b4:	32b0      	adds	r2, #176	@ 0xb0
 800b8b6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b8ba:	60bb      	str	r3, [r7, #8]
#endif  /* USE_USBD_COMPOSITE */

  USBD_StatusTypeDef ret = USBD_BUSY;
 800b8bc:	2301      	movs	r3, #1
 800b8be:	73fb      	strb	r3, [r7, #15]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, ClassId);
#endif  /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 800b8c0:	68bb      	ldr	r3, [r7, #8]
 800b8c2:	2b00      	cmp	r3, #0
 800b8c4:	d101      	bne.n	800b8ca <USBD_CDC_TransmitPacket+0x26>
  {
    return (uint8_t)USBD_FAIL;
 800b8c6:	2303      	movs	r3, #3
 800b8c8:	e025      	b.n	800b916 <USBD_CDC_TransmitPacket+0x72>
  }

  if (hcdc->TxState == 0U)
 800b8ca:	68bb      	ldr	r3, [r7, #8]
 800b8cc:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 800b8d0:	2b00      	cmp	r3, #0
 800b8d2:	d11f      	bne.n	800b914 <USBD_CDC_TransmitPacket+0x70>
  {
    /* Tx Transfer in progress */
    hcdc->TxState = 1U;
 800b8d4:	68bb      	ldr	r3, [r7, #8]
 800b8d6:	2201      	movs	r2, #1
 800b8d8:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    /* Update the packet total length */
    pdev->ep_in[CDCInEpAdd & 0xFU].total_length = hcdc->TxLength;
 800b8dc:	4b10      	ldr	r3, [pc, #64]	@ (800b920 <USBD_CDC_TransmitPacket+0x7c>)
 800b8de:	781b      	ldrb	r3, [r3, #0]
 800b8e0:	f003 020f 	and.w	r2, r3, #15
 800b8e4:	68bb      	ldr	r3, [r7, #8]
 800b8e6:	f8d3 1210 	ldr.w	r1, [r3, #528]	@ 0x210
 800b8ea:	6878      	ldr	r0, [r7, #4]
 800b8ec:	4613      	mov	r3, r2
 800b8ee:	009b      	lsls	r3, r3, #2
 800b8f0:	4413      	add	r3, r2
 800b8f2:	009b      	lsls	r3, r3, #2
 800b8f4:	4403      	add	r3, r0
 800b8f6:	3318      	adds	r3, #24
 800b8f8:	6019      	str	r1, [r3, #0]

    /* Transmit next packet */
    (void)USBD_LL_Transmit(pdev, CDCInEpAdd, hcdc->TxBuffer, hcdc->TxLength);
 800b8fa:	4b09      	ldr	r3, [pc, #36]	@ (800b920 <USBD_CDC_TransmitPacket+0x7c>)
 800b8fc:	7819      	ldrb	r1, [r3, #0]
 800b8fe:	68bb      	ldr	r3, [r7, #8]
 800b900:	f8d3 2208 	ldr.w	r2, [r3, #520]	@ 0x208
 800b904:	68bb      	ldr	r3, [r7, #8]
 800b906:	f8d3 3210 	ldr.w	r3, [r3, #528]	@ 0x210
 800b90a:	6878      	ldr	r0, [r7, #4]
 800b90c:	f002 f82d 	bl	800d96a <USBD_LL_Transmit>

    ret = USBD_OK;
 800b910:	2300      	movs	r3, #0
 800b912:	73fb      	strb	r3, [r7, #15]
  }

  return (uint8_t)ret;
 800b914:	7bfb      	ldrb	r3, [r7, #15]
}
 800b916:	4618      	mov	r0, r3
 800b918:	3710      	adds	r7, #16
 800b91a:	46bd      	mov	sp, r7
 800b91c:	bd80      	pop	{r7, pc}
 800b91e:	bf00      	nop
 800b920:	20000103 	.word	0x20000103

0800b924 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 800b924:	b580      	push	{r7, lr}
 800b926:	b084      	sub	sp, #16
 800b928:	af00      	add	r7, sp, #0
 800b92a:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800b92c:	687b      	ldr	r3, [r7, #4]
 800b92e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800b932:	687b      	ldr	r3, [r7, #4]
 800b934:	32b0      	adds	r2, #176	@ 0xb0
 800b936:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b93a:	60fb      	str	r3, [r7, #12]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 800b93c:	687b      	ldr	r3, [r7, #4]
 800b93e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800b942:	687b      	ldr	r3, [r7, #4]
 800b944:	32b0      	adds	r2, #176	@ 0xb0
 800b946:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b94a:	2b00      	cmp	r3, #0
 800b94c:	d101      	bne.n	800b952 <USBD_CDC_ReceivePacket+0x2e>
  {
    return (uint8_t)USBD_FAIL;
 800b94e:	2303      	movs	r3, #3
 800b950:	e018      	b.n	800b984 <USBD_CDC_ReceivePacket+0x60>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800b952:	687b      	ldr	r3, [r7, #4]
 800b954:	7c1b      	ldrb	r3, [r3, #16]
 800b956:	2b00      	cmp	r3, #0
 800b958:	d10a      	bne.n	800b970 <USBD_CDC_ReceivePacket+0x4c>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800b95a:	4b0c      	ldr	r3, [pc, #48]	@ (800b98c <USBD_CDC_ReceivePacket+0x68>)
 800b95c:	7819      	ldrb	r1, [r3, #0]
 800b95e:	68fb      	ldr	r3, [r7, #12]
 800b960:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800b964:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800b968:	6878      	ldr	r0, [r7, #4]
 800b96a:	f002 f81f 	bl	800d9ac <USBD_LL_PrepareReceive>
 800b96e:	e008      	b.n	800b982 <USBD_CDC_ReceivePacket+0x5e>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800b970:	4b06      	ldr	r3, [pc, #24]	@ (800b98c <USBD_CDC_ReceivePacket+0x68>)
 800b972:	7819      	ldrb	r1, [r3, #0]
 800b974:	68fb      	ldr	r3, [r7, #12]
 800b976:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800b97a:	2340      	movs	r3, #64	@ 0x40
 800b97c:	6878      	ldr	r0, [r7, #4]
 800b97e:	f002 f815 	bl	800d9ac <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 800b982:	2300      	movs	r3, #0
}
 800b984:	4618      	mov	r0, r3
 800b986:	3710      	adds	r7, #16
 800b988:	46bd      	mov	sp, r7
 800b98a:	bd80      	pop	{r7, pc}
 800b98c:	20000104 	.word	0x20000104

0800b990 <USBD_Init>:
  * @param  id: Low level core index
  * @retval status: USBD Status
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 800b990:	b580      	push	{r7, lr}
 800b992:	b086      	sub	sp, #24
 800b994:	af00      	add	r7, sp, #0
 800b996:	60f8      	str	r0, [r7, #12]
 800b998:	60b9      	str	r1, [r7, #8]
 800b99a:	4613      	mov	r3, r2
 800b99c:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 800b99e:	68fb      	ldr	r3, [r7, #12]
 800b9a0:	2b00      	cmp	r3, #0
 800b9a2:	d101      	bne.n	800b9a8 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 800b9a4:	2303      	movs	r3, #3
 800b9a6:	e01f      	b.n	800b9e8 <USBD_Init+0x58>
    pdev->NumClasses = 0;
    pdev->classId = 0;
  }
#else
  /* Unlink previous class*/
  pdev->pClass[0] = NULL;
 800b9a8:	68fb      	ldr	r3, [r7, #12]
 800b9aa:	2200      	movs	r2, #0
 800b9ac:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  pdev->pUserData[0] = NULL;
 800b9b0:	68fb      	ldr	r3, [r7, #12]
 800b9b2:	2200      	movs	r2, #0
 800b9b4:	f8c3 22c4 	str.w	r2, [r3, #708]	@ 0x2c4
#endif /* USE_USBD_COMPOSITE */

  pdev->pConfDesc = NULL;
 800b9b8:	68fb      	ldr	r3, [r7, #12]
 800b9ba:	2200      	movs	r2, #0
 800b9bc:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 800b9c0:	68bb      	ldr	r3, [r7, #8]
 800b9c2:	2b00      	cmp	r3, #0
 800b9c4:	d003      	beq.n	800b9ce <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 800b9c6:	68fb      	ldr	r3, [r7, #12]
 800b9c8:	68ba      	ldr	r2, [r7, #8]
 800b9ca:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800b9ce:	68fb      	ldr	r3, [r7, #12]
 800b9d0:	2201      	movs	r2, #1
 800b9d2:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->id = id;
 800b9d6:	68fb      	ldr	r3, [r7, #12]
 800b9d8:	79fa      	ldrb	r2, [r7, #7]
 800b9da:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 800b9dc:	68f8      	ldr	r0, [r7, #12]
 800b9de:	f001 fe8f 	bl	800d700 <USBD_LL_Init>
 800b9e2:	4603      	mov	r3, r0
 800b9e4:	75fb      	strb	r3, [r7, #23]

  return ret;
 800b9e6:	7dfb      	ldrb	r3, [r7, #23]
}
 800b9e8:	4618      	mov	r0, r3
 800b9ea:	3718      	adds	r7, #24
 800b9ec:	46bd      	mov	sp, r7
 800b9ee:	bd80      	pop	{r7, pc}

0800b9f0 <USBD_RegisterClass>:
  * @param  pdev: Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 800b9f0:	b580      	push	{r7, lr}
 800b9f2:	b084      	sub	sp, #16
 800b9f4:	af00      	add	r7, sp, #0
 800b9f6:	6078      	str	r0, [r7, #4]
 800b9f8:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800b9fa:	2300      	movs	r3, #0
 800b9fc:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 800b9fe:	683b      	ldr	r3, [r7, #0]
 800ba00:	2b00      	cmp	r3, #0
 800ba02:	d101      	bne.n	800ba08 <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 800ba04:	2303      	movs	r3, #3
 800ba06:	e025      	b.n	800ba54 <USBD_RegisterClass+0x64>
  }

  /* link the class to the USB Device handle */
  pdev->pClass[0] = pclass;
 800ba08:	687b      	ldr	r3, [r7, #4]
 800ba0a:	683a      	ldr	r2, [r7, #0]
 800ba0c:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  if (pdev->pClass[pdev->classId]->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass[pdev->classId]->GetFSConfigDescriptor != NULL)
 800ba10:	687b      	ldr	r3, [r7, #4]
 800ba12:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800ba16:	687b      	ldr	r3, [r7, #4]
 800ba18:	32ae      	adds	r2, #174	@ 0xae
 800ba1a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ba1e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ba20:	2b00      	cmp	r3, #0
 800ba22:	d00f      	beq.n	800ba44 <USBD_RegisterClass+0x54>
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetFSConfigDescriptor(&len);
 800ba24:	687b      	ldr	r3, [r7, #4]
 800ba26:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800ba2a:	687b      	ldr	r3, [r7, #4]
 800ba2c:	32ae      	adds	r2, #174	@ 0xae
 800ba2e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ba32:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ba34:	f107 020e 	add.w	r2, r7, #14
 800ba38:	4610      	mov	r0, r2
 800ba3a:	4798      	blx	r3
 800ba3c:	4602      	mov	r2, r0
 800ba3e:	687b      	ldr	r3, [r7, #4]
 800ba40:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0
  }
#endif /* USE_USB_FS */

  /* Increment the NumClasses */
  pdev->NumClasses++;
 800ba44:	687b      	ldr	r3, [r7, #4]
 800ba46:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 800ba4a:	1c5a      	adds	r2, r3, #1
 800ba4c:	687b      	ldr	r3, [r7, #4]
 800ba4e:	f8c3 22d8 	str.w	r2, [r3, #728]	@ 0x2d8

  return USBD_OK;
 800ba52:	2300      	movs	r3, #0
}
 800ba54:	4618      	mov	r0, r3
 800ba56:	3710      	adds	r7, #16
 800ba58:	46bd      	mov	sp, r7
 800ba5a:	bd80      	pop	{r7, pc}

0800ba5c <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 800ba5c:	b580      	push	{r7, lr}
 800ba5e:	b082      	sub	sp, #8
 800ba60:	af00      	add	r7, sp, #0
 800ba62:	6078      	str	r0, [r7, #4]
#ifdef USE_USBD_COMPOSITE
  pdev->classId = 0U;
#endif /* USE_USBD_COMPOSITE */

  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 800ba64:	6878      	ldr	r0, [r7, #4]
 800ba66:	f001 fe97 	bl	800d798 <USBD_LL_Start>
 800ba6a:	4603      	mov	r3, r0
}
 800ba6c:	4618      	mov	r0, r3
 800ba6e:	3708      	adds	r7, #8
 800ba70:	46bd      	mov	sp, r7
 800ba72:	bd80      	pop	{r7, pc}

0800ba74 <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef *pdev)
{
 800ba74:	b480      	push	{r7}
 800ba76:	b083      	sub	sp, #12
 800ba78:	af00      	add	r7, sp, #0
 800ba7a:	6078      	str	r0, [r7, #4]
  return ret;
#else
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800ba7c:	2300      	movs	r3, #0
#endif /* USBD_HS_TESTMODE_ENABLE */
}
 800ba7e:	4618      	mov	r0, r3
 800ba80:	370c      	adds	r7, #12
 800ba82:	46bd      	mov	sp, r7
 800ba84:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ba88:	4770      	bx	lr

0800ba8a <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800ba8a:	b580      	push	{r7, lr}
 800ba8c:	b084      	sub	sp, #16
 800ba8e:	af00      	add	r7, sp, #0
 800ba90:	6078      	str	r0, [r7, #4]
 800ba92:	460b      	mov	r3, r1
 800ba94:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 800ba96:	2300      	movs	r3, #0
 800ba98:	73fb      	strb	r3, [r7, #15]
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 800ba9a:	687b      	ldr	r3, [r7, #4]
 800ba9c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800baa0:	2b00      	cmp	r3, #0
 800baa2:	d009      	beq.n	800bab8 <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass[0]->Init(pdev, cfgidx);
 800baa4:	687b      	ldr	r3, [r7, #4]
 800baa6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800baaa:	681b      	ldr	r3, [r3, #0]
 800baac:	78fa      	ldrb	r2, [r7, #3]
 800baae:	4611      	mov	r1, r2
 800bab0:	6878      	ldr	r0, [r7, #4]
 800bab2:	4798      	blx	r3
 800bab4:	4603      	mov	r3, r0
 800bab6:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 800bab8:	7bfb      	ldrb	r3, [r7, #15]
}
 800baba:	4618      	mov	r0, r3
 800babc:	3710      	adds	r7, #16
 800babe:	46bd      	mov	sp, r7
 800bac0:	bd80      	pop	{r7, pc}

0800bac2 <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800bac2:	b580      	push	{r7, lr}
 800bac4:	b084      	sub	sp, #16
 800bac6:	af00      	add	r7, sp, #0
 800bac8:	6078      	str	r0, [r7, #4]
 800baca:	460b      	mov	r3, r1
 800bacc:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 800bace:	2300      	movs	r3, #0
 800bad0:	73fb      	strb	r3, [r7, #15]
      }
    }
  }
#else
  /* Clear configuration  and De-initialize the Class process */
  if (pdev->pClass[0]->DeInit(pdev, cfgidx) != 0U)
 800bad2:	687b      	ldr	r3, [r7, #4]
 800bad4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800bad8:	685b      	ldr	r3, [r3, #4]
 800bada:	78fa      	ldrb	r2, [r7, #3]
 800badc:	4611      	mov	r1, r2
 800bade:	6878      	ldr	r0, [r7, #4]
 800bae0:	4798      	blx	r3
 800bae2:	4603      	mov	r3, r0
 800bae4:	2b00      	cmp	r3, #0
 800bae6:	d001      	beq.n	800baec <USBD_ClrClassConfig+0x2a>
  {
    ret = USBD_FAIL;
 800bae8:	2303      	movs	r3, #3
 800baea:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 800baec:	7bfb      	ldrb	r3, [r7, #15]
}
 800baee:	4618      	mov	r0, r3
 800baf0:	3710      	adds	r7, #16
 800baf2:	46bd      	mov	sp, r7
 800baf4:	bd80      	pop	{r7, pc}

0800baf6 <USBD_LL_SetupStage>:
  * @param  pdev: device instance
  * @param  psetup: setup packet buffer pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 800baf6:	b580      	push	{r7, lr}
 800baf8:	b084      	sub	sp, #16
 800bafa:	af00      	add	r7, sp, #0
 800bafc:	6078      	str	r0, [r7, #4]
 800bafe:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 800bb00:	687b      	ldr	r3, [r7, #4]
 800bb02:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800bb06:	6839      	ldr	r1, [r7, #0]
 800bb08:	4618      	mov	r0, r3
 800bb0a:	f001 f90c 	bl	800cd26 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 800bb0e:	687b      	ldr	r3, [r7, #4]
 800bb10:	2201      	movs	r2, #1
 800bb12:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 800bb16:	687b      	ldr	r3, [r7, #4]
 800bb18:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	@ 0x2b0
 800bb1c:	461a      	mov	r2, r3
 800bb1e:	687b      	ldr	r3, [r7, #4]
 800bb20:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 800bb24:	687b      	ldr	r3, [r7, #4]
 800bb26:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 800bb2a:	f003 031f 	and.w	r3, r3, #31
 800bb2e:	2b02      	cmp	r3, #2
 800bb30:	d01a      	beq.n	800bb68 <USBD_LL_SetupStage+0x72>
 800bb32:	2b02      	cmp	r3, #2
 800bb34:	d822      	bhi.n	800bb7c <USBD_LL_SetupStage+0x86>
 800bb36:	2b00      	cmp	r3, #0
 800bb38:	d002      	beq.n	800bb40 <USBD_LL_SetupStage+0x4a>
 800bb3a:	2b01      	cmp	r3, #1
 800bb3c:	d00a      	beq.n	800bb54 <USBD_LL_SetupStage+0x5e>
 800bb3e:	e01d      	b.n	800bb7c <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 800bb40:	687b      	ldr	r3, [r7, #4]
 800bb42:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800bb46:	4619      	mov	r1, r3
 800bb48:	6878      	ldr	r0, [r7, #4]
 800bb4a:	f000 fb63 	bl	800c214 <USBD_StdDevReq>
 800bb4e:	4603      	mov	r3, r0
 800bb50:	73fb      	strb	r3, [r7, #15]
      break;
 800bb52:	e020      	b.n	800bb96 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 800bb54:	687b      	ldr	r3, [r7, #4]
 800bb56:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800bb5a:	4619      	mov	r1, r3
 800bb5c:	6878      	ldr	r0, [r7, #4]
 800bb5e:	f000 fbcb 	bl	800c2f8 <USBD_StdItfReq>
 800bb62:	4603      	mov	r3, r0
 800bb64:	73fb      	strb	r3, [r7, #15]
      break;
 800bb66:	e016      	b.n	800bb96 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 800bb68:	687b      	ldr	r3, [r7, #4]
 800bb6a:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800bb6e:	4619      	mov	r1, r3
 800bb70:	6878      	ldr	r0, [r7, #4]
 800bb72:	f000 fc2d 	bl	800c3d0 <USBD_StdEPReq>
 800bb76:	4603      	mov	r3, r0
 800bb78:	73fb      	strb	r3, [r7, #15]
      break;
 800bb7a:	e00c      	b.n	800bb96 <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 800bb7c:	687b      	ldr	r3, [r7, #4]
 800bb7e:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 800bb82:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 800bb86:	b2db      	uxtb	r3, r3
 800bb88:	4619      	mov	r1, r3
 800bb8a:	6878      	ldr	r0, [r7, #4]
 800bb8c:	f001 fe64 	bl	800d858 <USBD_LL_StallEP>
 800bb90:	4603      	mov	r3, r0
 800bb92:	73fb      	strb	r3, [r7, #15]
      break;
 800bb94:	bf00      	nop
  }

  return ret;
 800bb96:	7bfb      	ldrb	r3, [r7, #15]
}
 800bb98:	4618      	mov	r0, r3
 800bb9a:	3710      	adds	r7, #16
 800bb9c:	46bd      	mov	sp, r7
 800bb9e:	bd80      	pop	{r7, pc}

0800bba0 <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 800bba0:	b580      	push	{r7, lr}
 800bba2:	b086      	sub	sp, #24
 800bba4:	af00      	add	r7, sp, #0
 800bba6:	60f8      	str	r0, [r7, #12]
 800bba8:	460b      	mov	r3, r1
 800bbaa:	607a      	str	r2, [r7, #4]
 800bbac:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret = USBD_OK;
 800bbae:	2300      	movs	r3, #0
 800bbb0:	75fb      	strb	r3, [r7, #23]
  uint8_t idx;

  if (epnum == 0U)
 800bbb2:	7afb      	ldrb	r3, [r7, #11]
 800bbb4:	2b00      	cmp	r3, #0
 800bbb6:	d16e      	bne.n	800bc96 <USBD_LL_DataOutStage+0xf6>
  {
    pep = &pdev->ep_out[0];
 800bbb8:	68fb      	ldr	r3, [r7, #12]
 800bbba:	f503 73aa 	add.w	r3, r3, #340	@ 0x154
 800bbbe:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 800bbc0:	68fb      	ldr	r3, [r7, #12]
 800bbc2:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 800bbc6:	2b03      	cmp	r3, #3
 800bbc8:	f040 8098 	bne.w	800bcfc <USBD_LL_DataOutStage+0x15c>
    {
      if (pep->rem_length > pep->maxpacket)
 800bbcc:	693b      	ldr	r3, [r7, #16]
 800bbce:	689a      	ldr	r2, [r3, #8]
 800bbd0:	693b      	ldr	r3, [r7, #16]
 800bbd2:	68db      	ldr	r3, [r3, #12]
 800bbd4:	429a      	cmp	r2, r3
 800bbd6:	d913      	bls.n	800bc00 <USBD_LL_DataOutStage+0x60>
      {
        pep->rem_length -= pep->maxpacket;
 800bbd8:	693b      	ldr	r3, [r7, #16]
 800bbda:	689a      	ldr	r2, [r3, #8]
 800bbdc:	693b      	ldr	r3, [r7, #16]
 800bbde:	68db      	ldr	r3, [r3, #12]
 800bbe0:	1ad2      	subs	r2, r2, r3
 800bbe2:	693b      	ldr	r3, [r7, #16]
 800bbe4:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 800bbe6:	693b      	ldr	r3, [r7, #16]
 800bbe8:	68da      	ldr	r2, [r3, #12]
 800bbea:	693b      	ldr	r3, [r7, #16]
 800bbec:	689b      	ldr	r3, [r3, #8]
 800bbee:	4293      	cmp	r3, r2
 800bbf0:	bf28      	it	cs
 800bbf2:	4613      	movcs	r3, r2
 800bbf4:	461a      	mov	r2, r3
 800bbf6:	6879      	ldr	r1, [r7, #4]
 800bbf8:	68f8      	ldr	r0, [r7, #12]
 800bbfa:	f001 f994 	bl	800cf26 <USBD_CtlContinueRx>
 800bbfe:	e07d      	b.n	800bcfc <USBD_LL_DataOutStage+0x15c>
      }
      else
      {
        /* Find the class ID relative to the current request */
        switch (pdev->request.bmRequest & 0x1FU)
 800bc00:	68fb      	ldr	r3, [r7, #12]
 800bc02:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 800bc06:	f003 031f 	and.w	r3, r3, #31
 800bc0a:	2b02      	cmp	r3, #2
 800bc0c:	d014      	beq.n	800bc38 <USBD_LL_DataOutStage+0x98>
 800bc0e:	2b02      	cmp	r3, #2
 800bc10:	d81d      	bhi.n	800bc4e <USBD_LL_DataOutStage+0xae>
 800bc12:	2b00      	cmp	r3, #0
 800bc14:	d002      	beq.n	800bc1c <USBD_LL_DataOutStage+0x7c>
 800bc16:	2b01      	cmp	r3, #1
 800bc18:	d003      	beq.n	800bc22 <USBD_LL_DataOutStage+0x82>
 800bc1a:	e018      	b.n	800bc4e <USBD_LL_DataOutStage+0xae>
        {
          case USB_REQ_RECIPIENT_DEVICE:
            /* Device requests must be managed by the first instantiated class
               (or duplicated by all classes for simplicity) */
            idx = 0U;
 800bc1c:	2300      	movs	r3, #0
 800bc1e:	75bb      	strb	r3, [r7, #22]
            break;
 800bc20:	e018      	b.n	800bc54 <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_INTERFACE:
            idx = USBD_CoreFindIF(pdev, LOBYTE(pdev->request.wIndex));
 800bc22:	68fb      	ldr	r3, [r7, #12]
 800bc24:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 800bc28:	b2db      	uxtb	r3, r3
 800bc2a:	4619      	mov	r1, r3
 800bc2c:	68f8      	ldr	r0, [r7, #12]
 800bc2e:	f000 fa64 	bl	800c0fa <USBD_CoreFindIF>
 800bc32:	4603      	mov	r3, r0
 800bc34:	75bb      	strb	r3, [r7, #22]
            break;
 800bc36:	e00d      	b.n	800bc54 <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_ENDPOINT:
            idx = USBD_CoreFindEP(pdev, LOBYTE(pdev->request.wIndex));
 800bc38:	68fb      	ldr	r3, [r7, #12]
 800bc3a:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 800bc3e:	b2db      	uxtb	r3, r3
 800bc40:	4619      	mov	r1, r3
 800bc42:	68f8      	ldr	r0, [r7, #12]
 800bc44:	f000 fa66 	bl	800c114 <USBD_CoreFindEP>
 800bc48:	4603      	mov	r3, r0
 800bc4a:	75bb      	strb	r3, [r7, #22]
            break;
 800bc4c:	e002      	b.n	800bc54 <USBD_LL_DataOutStage+0xb4>

          default:
            /* Back to the first class in case of doubt */
            idx = 0U;
 800bc4e:	2300      	movs	r3, #0
 800bc50:	75bb      	strb	r3, [r7, #22]
            break;
 800bc52:	bf00      	nop
        }

        if (idx < USBD_MAX_SUPPORTED_CLASS)
 800bc54:	7dbb      	ldrb	r3, [r7, #22]
 800bc56:	2b00      	cmp	r3, #0
 800bc58:	d119      	bne.n	800bc8e <USBD_LL_DataOutStage+0xee>
        {
          /* Setup the class ID and route the request to the relative class function */
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800bc5a:	68fb      	ldr	r3, [r7, #12]
 800bc5c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800bc60:	b2db      	uxtb	r3, r3
 800bc62:	2b03      	cmp	r3, #3
 800bc64:	d113      	bne.n	800bc8e <USBD_LL_DataOutStage+0xee>
          {
            if (pdev->pClass[idx]->EP0_RxReady != NULL)
 800bc66:	7dba      	ldrb	r2, [r7, #22]
 800bc68:	68fb      	ldr	r3, [r7, #12]
 800bc6a:	32ae      	adds	r2, #174	@ 0xae
 800bc6c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800bc70:	691b      	ldr	r3, [r3, #16]
 800bc72:	2b00      	cmp	r3, #0
 800bc74:	d00b      	beq.n	800bc8e <USBD_LL_DataOutStage+0xee>
            {
              pdev->classId = idx;
 800bc76:	7dba      	ldrb	r2, [r7, #22]
 800bc78:	68fb      	ldr	r3, [r7, #12]
 800bc7a:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[idx]->EP0_RxReady(pdev);
 800bc7e:	7dba      	ldrb	r2, [r7, #22]
 800bc80:	68fb      	ldr	r3, [r7, #12]
 800bc82:	32ae      	adds	r2, #174	@ 0xae
 800bc84:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800bc88:	691b      	ldr	r3, [r3, #16]
 800bc8a:	68f8      	ldr	r0, [r7, #12]
 800bc8c:	4798      	blx	r3
            }
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 800bc8e:	68f8      	ldr	r0, [r7, #12]
 800bc90:	f001 f95a 	bl	800cf48 <USBD_CtlSendStatus>
 800bc94:	e032      	b.n	800bcfc <USBD_LL_DataOutStage+0x15c>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, (epnum & 0x7FU));
 800bc96:	7afb      	ldrb	r3, [r7, #11]
 800bc98:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800bc9c:	b2db      	uxtb	r3, r3
 800bc9e:	4619      	mov	r1, r3
 800bca0:	68f8      	ldr	r0, [r7, #12]
 800bca2:	f000 fa37 	bl	800c114 <USBD_CoreFindEP>
 800bca6:	4603      	mov	r3, r0
 800bca8:	75bb      	strb	r3, [r7, #22]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800bcaa:	7dbb      	ldrb	r3, [r7, #22]
 800bcac:	2bff      	cmp	r3, #255	@ 0xff
 800bcae:	d025      	beq.n	800bcfc <USBD_LL_DataOutStage+0x15c>
 800bcb0:	7dbb      	ldrb	r3, [r7, #22]
 800bcb2:	2b00      	cmp	r3, #0
 800bcb4:	d122      	bne.n	800bcfc <USBD_LL_DataOutStage+0x15c>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800bcb6:	68fb      	ldr	r3, [r7, #12]
 800bcb8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800bcbc:	b2db      	uxtb	r3, r3
 800bcbe:	2b03      	cmp	r3, #3
 800bcc0:	d117      	bne.n	800bcf2 <USBD_LL_DataOutStage+0x152>
      {
        if (pdev->pClass[idx]->DataOut != NULL)
 800bcc2:	7dba      	ldrb	r2, [r7, #22]
 800bcc4:	68fb      	ldr	r3, [r7, #12]
 800bcc6:	32ae      	adds	r2, #174	@ 0xae
 800bcc8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800bccc:	699b      	ldr	r3, [r3, #24]
 800bcce:	2b00      	cmp	r3, #0
 800bcd0:	d00f      	beq.n	800bcf2 <USBD_LL_DataOutStage+0x152>
        {
          pdev->classId = idx;
 800bcd2:	7dba      	ldrb	r2, [r7, #22]
 800bcd4:	68fb      	ldr	r3, [r7, #12]
 800bcd6:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataOut(pdev, epnum);
 800bcda:	7dba      	ldrb	r2, [r7, #22]
 800bcdc:	68fb      	ldr	r3, [r7, #12]
 800bcde:	32ae      	adds	r2, #174	@ 0xae
 800bce0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800bce4:	699b      	ldr	r3, [r3, #24]
 800bce6:	7afa      	ldrb	r2, [r7, #11]
 800bce8:	4611      	mov	r1, r2
 800bcea:	68f8      	ldr	r0, [r7, #12]
 800bcec:	4798      	blx	r3
 800bcee:	4603      	mov	r3, r0
 800bcf0:	75fb      	strb	r3, [r7, #23]
        }
      }
      if (ret != USBD_OK)
 800bcf2:	7dfb      	ldrb	r3, [r7, #23]
 800bcf4:	2b00      	cmp	r3, #0
 800bcf6:	d001      	beq.n	800bcfc <USBD_LL_DataOutStage+0x15c>
      {
        return ret;
 800bcf8:	7dfb      	ldrb	r3, [r7, #23]
 800bcfa:	e000      	b.n	800bcfe <USBD_LL_DataOutStage+0x15e>
      }
    }
  }

  return USBD_OK;
 800bcfc:	2300      	movs	r3, #0
}
 800bcfe:	4618      	mov	r0, r3
 800bd00:	3718      	adds	r7, #24
 800bd02:	46bd      	mov	sp, r7
 800bd04:	bd80      	pop	{r7, pc}

0800bd06 <USBD_LL_DataInStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 800bd06:	b580      	push	{r7, lr}
 800bd08:	b086      	sub	sp, #24
 800bd0a:	af00      	add	r7, sp, #0
 800bd0c:	60f8      	str	r0, [r7, #12]
 800bd0e:	460b      	mov	r3, r1
 800bd10:	607a      	str	r2, [r7, #4]
 800bd12:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;
  uint8_t idx;

  if (epnum == 0U)
 800bd14:	7afb      	ldrb	r3, [r7, #11]
 800bd16:	2b00      	cmp	r3, #0
 800bd18:	d16f      	bne.n	800bdfa <USBD_LL_DataInStage+0xf4>
  {
    pep = &pdev->ep_in[0];
 800bd1a:	68fb      	ldr	r3, [r7, #12]
 800bd1c:	3314      	adds	r3, #20
 800bd1e:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 800bd20:	68fb      	ldr	r3, [r7, #12]
 800bd22:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 800bd26:	2b02      	cmp	r3, #2
 800bd28:	d15a      	bne.n	800bde0 <USBD_LL_DataInStage+0xda>
    {
      if (pep->rem_length > pep->maxpacket)
 800bd2a:	693b      	ldr	r3, [r7, #16]
 800bd2c:	689a      	ldr	r2, [r3, #8]
 800bd2e:	693b      	ldr	r3, [r7, #16]
 800bd30:	68db      	ldr	r3, [r3, #12]
 800bd32:	429a      	cmp	r2, r3
 800bd34:	d914      	bls.n	800bd60 <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 800bd36:	693b      	ldr	r3, [r7, #16]
 800bd38:	689a      	ldr	r2, [r3, #8]
 800bd3a:	693b      	ldr	r3, [r7, #16]
 800bd3c:	68db      	ldr	r3, [r3, #12]
 800bd3e:	1ad2      	subs	r2, r2, r3
 800bd40:	693b      	ldr	r3, [r7, #16]
 800bd42:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 800bd44:	693b      	ldr	r3, [r7, #16]
 800bd46:	689b      	ldr	r3, [r3, #8]
 800bd48:	461a      	mov	r2, r3
 800bd4a:	6879      	ldr	r1, [r7, #4]
 800bd4c:	68f8      	ldr	r0, [r7, #12]
 800bd4e:	f001 f8bc 	bl	800ceca <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800bd52:	2300      	movs	r3, #0
 800bd54:	2200      	movs	r2, #0
 800bd56:	2100      	movs	r1, #0
 800bd58:	68f8      	ldr	r0, [r7, #12]
 800bd5a:	f001 fe27 	bl	800d9ac <USBD_LL_PrepareReceive>
 800bd5e:	e03f      	b.n	800bde0 <USBD_LL_DataInStage+0xda>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 800bd60:	693b      	ldr	r3, [r7, #16]
 800bd62:	68da      	ldr	r2, [r3, #12]
 800bd64:	693b      	ldr	r3, [r7, #16]
 800bd66:	689b      	ldr	r3, [r3, #8]
 800bd68:	429a      	cmp	r2, r3
 800bd6a:	d11c      	bne.n	800bda6 <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 800bd6c:	693b      	ldr	r3, [r7, #16]
 800bd6e:	685a      	ldr	r2, [r3, #4]
 800bd70:	693b      	ldr	r3, [r7, #16]
 800bd72:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 800bd74:	429a      	cmp	r2, r3
 800bd76:	d316      	bcc.n	800bda6 <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 800bd78:	693b      	ldr	r3, [r7, #16]
 800bd7a:	685a      	ldr	r2, [r3, #4]
 800bd7c:	68fb      	ldr	r3, [r7, #12]
 800bd7e:	f8d3 3298 	ldr.w	r3, [r3, #664]	@ 0x298
            (pep->total_length >= pep->maxpacket) &&
 800bd82:	429a      	cmp	r2, r3
 800bd84:	d20f      	bcs.n	800bda6 <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 800bd86:	2200      	movs	r2, #0
 800bd88:	2100      	movs	r1, #0
 800bd8a:	68f8      	ldr	r0, [r7, #12]
 800bd8c:	f001 f89d 	bl	800ceca <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 800bd90:	68fb      	ldr	r3, [r7, #12]
 800bd92:	2200      	movs	r2, #0
 800bd94:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800bd98:	2300      	movs	r3, #0
 800bd9a:	2200      	movs	r2, #0
 800bd9c:	2100      	movs	r1, #0
 800bd9e:	68f8      	ldr	r0, [r7, #12]
 800bda0:	f001 fe04 	bl	800d9ac <USBD_LL_PrepareReceive>
 800bda4:	e01c      	b.n	800bde0 <USBD_LL_DataInStage+0xda>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800bda6:	68fb      	ldr	r3, [r7, #12]
 800bda8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800bdac:	b2db      	uxtb	r3, r3
 800bdae:	2b03      	cmp	r3, #3
 800bdb0:	d10f      	bne.n	800bdd2 <USBD_LL_DataInStage+0xcc>
          {
            if (pdev->pClass[0]->EP0_TxSent != NULL)
 800bdb2:	68fb      	ldr	r3, [r7, #12]
 800bdb4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800bdb8:	68db      	ldr	r3, [r3, #12]
 800bdba:	2b00      	cmp	r3, #0
 800bdbc:	d009      	beq.n	800bdd2 <USBD_LL_DataInStage+0xcc>
            {
              pdev->classId = 0U;
 800bdbe:	68fb      	ldr	r3, [r7, #12]
 800bdc0:	2200      	movs	r2, #0
 800bdc2:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[0]->EP0_TxSent(pdev);
 800bdc6:	68fb      	ldr	r3, [r7, #12]
 800bdc8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800bdcc:	68db      	ldr	r3, [r3, #12]
 800bdce:	68f8      	ldr	r0, [r7, #12]
 800bdd0:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 800bdd2:	2180      	movs	r1, #128	@ 0x80
 800bdd4:	68f8      	ldr	r0, [r7, #12]
 800bdd6:	f001 fd3f 	bl	800d858 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 800bdda:	68f8      	ldr	r0, [r7, #12]
 800bddc:	f001 f8c7 	bl	800cf6e <USBD_CtlReceiveStatus>
        }
      }
    }

    if (pdev->dev_test_mode != 0U)
 800bde0:	68fb      	ldr	r3, [r7, #12]
 800bde2:	f893 32a0 	ldrb.w	r3, [r3, #672]	@ 0x2a0
 800bde6:	2b00      	cmp	r3, #0
 800bde8:	d03a      	beq.n	800be60 <USBD_LL_DataInStage+0x15a>
    {
      (void)USBD_RunTestMode(pdev);
 800bdea:	68f8      	ldr	r0, [r7, #12]
 800bdec:	f7ff fe42 	bl	800ba74 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 800bdf0:	68fb      	ldr	r3, [r7, #12]
 800bdf2:	2200      	movs	r2, #0
 800bdf4:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
 800bdf8:	e032      	b.n	800be60 <USBD_LL_DataInStage+0x15a>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, ((uint8_t)epnum | 0x80U));
 800bdfa:	7afb      	ldrb	r3, [r7, #11]
 800bdfc:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800be00:	b2db      	uxtb	r3, r3
 800be02:	4619      	mov	r1, r3
 800be04:	68f8      	ldr	r0, [r7, #12]
 800be06:	f000 f985 	bl	800c114 <USBD_CoreFindEP>
 800be0a:	4603      	mov	r3, r0
 800be0c:	75fb      	strb	r3, [r7, #23]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800be0e:	7dfb      	ldrb	r3, [r7, #23]
 800be10:	2bff      	cmp	r3, #255	@ 0xff
 800be12:	d025      	beq.n	800be60 <USBD_LL_DataInStage+0x15a>
 800be14:	7dfb      	ldrb	r3, [r7, #23]
 800be16:	2b00      	cmp	r3, #0
 800be18:	d122      	bne.n	800be60 <USBD_LL_DataInStage+0x15a>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800be1a:	68fb      	ldr	r3, [r7, #12]
 800be1c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800be20:	b2db      	uxtb	r3, r3
 800be22:	2b03      	cmp	r3, #3
 800be24:	d11c      	bne.n	800be60 <USBD_LL_DataInStage+0x15a>
      {
        if (pdev->pClass[idx]->DataIn != NULL)
 800be26:	7dfa      	ldrb	r2, [r7, #23]
 800be28:	68fb      	ldr	r3, [r7, #12]
 800be2a:	32ae      	adds	r2, #174	@ 0xae
 800be2c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800be30:	695b      	ldr	r3, [r3, #20]
 800be32:	2b00      	cmp	r3, #0
 800be34:	d014      	beq.n	800be60 <USBD_LL_DataInStage+0x15a>
        {
          pdev->classId = idx;
 800be36:	7dfa      	ldrb	r2, [r7, #23]
 800be38:	68fb      	ldr	r3, [r7, #12]
 800be3a:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataIn(pdev, epnum);
 800be3e:	7dfa      	ldrb	r2, [r7, #23]
 800be40:	68fb      	ldr	r3, [r7, #12]
 800be42:	32ae      	adds	r2, #174	@ 0xae
 800be44:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800be48:	695b      	ldr	r3, [r3, #20]
 800be4a:	7afa      	ldrb	r2, [r7, #11]
 800be4c:	4611      	mov	r1, r2
 800be4e:	68f8      	ldr	r0, [r7, #12]
 800be50:	4798      	blx	r3
 800be52:	4603      	mov	r3, r0
 800be54:	75bb      	strb	r3, [r7, #22]

          if (ret != USBD_OK)
 800be56:	7dbb      	ldrb	r3, [r7, #22]
 800be58:	2b00      	cmp	r3, #0
 800be5a:	d001      	beq.n	800be60 <USBD_LL_DataInStage+0x15a>
          {
            return ret;
 800be5c:	7dbb      	ldrb	r3, [r7, #22]
 800be5e:	e000      	b.n	800be62 <USBD_LL_DataInStage+0x15c>
        }
      }
    }
  }

  return USBD_OK;
 800be60:	2300      	movs	r3, #0
}
 800be62:	4618      	mov	r0, r3
 800be64:	3718      	adds	r7, #24
 800be66:	46bd      	mov	sp, r7
 800be68:	bd80      	pop	{r7, pc}

0800be6a <USBD_LL_Reset>:
  *         Handle Reset event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 800be6a:	b580      	push	{r7, lr}
 800be6c:	b084      	sub	sp, #16
 800be6e:	af00      	add	r7, sp, #0
 800be70:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef ret = USBD_OK;
 800be72:	2300      	movs	r3, #0
 800be74:	73fb      	strb	r3, [r7, #15]

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800be76:	687b      	ldr	r3, [r7, #4]
 800be78:	2201      	movs	r2, #1
 800be7a:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 800be7e:	687b      	ldr	r3, [r7, #4]
 800be80:	2200      	movs	r2, #0
 800be82:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->dev_config = 0U;
 800be86:	687b      	ldr	r3, [r7, #4]
 800be88:	2200      	movs	r2, #0
 800be8a:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 800be8c:	687b      	ldr	r3, [r7, #4]
 800be8e:	2200      	movs	r2, #0
 800be90:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
  pdev->dev_test_mode = 0U;
 800be94:	687b      	ldr	r3, [r7, #4]
 800be96:	2200      	movs	r2, #0
 800be98:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
      }
    }
  }
#else

  if (pdev->pClass[0] != NULL)
 800be9c:	687b      	ldr	r3, [r7, #4]
 800be9e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800bea2:	2b00      	cmp	r3, #0
 800bea4:	d014      	beq.n	800bed0 <USBD_LL_Reset+0x66>
  {
    if (pdev->pClass[0]->DeInit != NULL)
 800bea6:	687b      	ldr	r3, [r7, #4]
 800bea8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800beac:	685b      	ldr	r3, [r3, #4]
 800beae:	2b00      	cmp	r3, #0
 800beb0:	d00e      	beq.n	800bed0 <USBD_LL_Reset+0x66>
    {
      if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != USBD_OK)
 800beb2:	687b      	ldr	r3, [r7, #4]
 800beb4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800beb8:	685b      	ldr	r3, [r3, #4]
 800beba:	687a      	ldr	r2, [r7, #4]
 800bebc:	6852      	ldr	r2, [r2, #4]
 800bebe:	b2d2      	uxtb	r2, r2
 800bec0:	4611      	mov	r1, r2
 800bec2:	6878      	ldr	r0, [r7, #4]
 800bec4:	4798      	blx	r3
 800bec6:	4603      	mov	r3, r0
 800bec8:	2b00      	cmp	r3, #0
 800beca:	d001      	beq.n	800bed0 <USBD_LL_Reset+0x66>
      {
        ret = USBD_FAIL;
 800becc:	2303      	movs	r3, #3
 800bece:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800bed0:	2340      	movs	r3, #64	@ 0x40
 800bed2:	2200      	movs	r2, #0
 800bed4:	2100      	movs	r1, #0
 800bed6:	6878      	ldr	r0, [r7, #4]
 800bed8:	f001 fc79 	bl	800d7ce <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 800bedc:	687b      	ldr	r3, [r7, #4]
 800bede:	2201      	movs	r2, #1
 800bee0:	f8a3 2164 	strh.w	r2, [r3, #356]	@ 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 800bee4:	687b      	ldr	r3, [r7, #4]
 800bee6:	2240      	movs	r2, #64	@ 0x40
 800bee8:	f8c3 2160 	str.w	r2, [r3, #352]	@ 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800beec:	2340      	movs	r3, #64	@ 0x40
 800beee:	2200      	movs	r2, #0
 800bef0:	2180      	movs	r1, #128	@ 0x80
 800bef2:	6878      	ldr	r0, [r7, #4]
 800bef4:	f001 fc6b 	bl	800d7ce <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 800bef8:	687b      	ldr	r3, [r7, #4]
 800befa:	2201      	movs	r2, #1
 800befc:	849a      	strh	r2, [r3, #36]	@ 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 800befe:	687b      	ldr	r3, [r7, #4]
 800bf00:	2240      	movs	r2, #64	@ 0x40
 800bf02:	621a      	str	r2, [r3, #32]

  return ret;
 800bf04:	7bfb      	ldrb	r3, [r7, #15]
}
 800bf06:	4618      	mov	r0, r3
 800bf08:	3710      	adds	r7, #16
 800bf0a:	46bd      	mov	sp, r7
 800bf0c:	bd80      	pop	{r7, pc}

0800bf0e <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 800bf0e:	b480      	push	{r7}
 800bf10:	b083      	sub	sp, #12
 800bf12:	af00      	add	r7, sp, #0
 800bf14:	6078      	str	r0, [r7, #4]
 800bf16:	460b      	mov	r3, r1
 800bf18:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 800bf1a:	687b      	ldr	r3, [r7, #4]
 800bf1c:	78fa      	ldrb	r2, [r7, #3]
 800bf1e:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 800bf20:	2300      	movs	r3, #0
}
 800bf22:	4618      	mov	r0, r3
 800bf24:	370c      	adds	r7, #12
 800bf26:	46bd      	mov	sp, r7
 800bf28:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bf2c:	4770      	bx	lr

0800bf2e <USBD_LL_Suspend>:
  *         Handle Suspend event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 800bf2e:	b480      	push	{r7}
 800bf30:	b083      	sub	sp, #12
 800bf32:	af00      	add	r7, sp, #0
 800bf34:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state != USBD_STATE_SUSPENDED)
 800bf36:	687b      	ldr	r3, [r7, #4]
 800bf38:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800bf3c:	b2db      	uxtb	r3, r3
 800bf3e:	2b04      	cmp	r3, #4
 800bf40:	d006      	beq.n	800bf50 <USBD_LL_Suspend+0x22>
  {
    pdev->dev_old_state = pdev->dev_state;
 800bf42:	687b      	ldr	r3, [r7, #4]
 800bf44:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800bf48:	b2da      	uxtb	r2, r3
 800bf4a:	687b      	ldr	r3, [r7, #4]
 800bf4c:	f883 229d 	strb.w	r2, [r3, #669]	@ 0x29d
  }

  pdev->dev_state = USBD_STATE_SUSPENDED;
 800bf50:	687b      	ldr	r3, [r7, #4]
 800bf52:	2204      	movs	r2, #4
 800bf54:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c

  return USBD_OK;
 800bf58:	2300      	movs	r3, #0
}
 800bf5a:	4618      	mov	r0, r3
 800bf5c:	370c      	adds	r7, #12
 800bf5e:	46bd      	mov	sp, r7
 800bf60:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bf64:	4770      	bx	lr

0800bf66 <USBD_LL_Resume>:
  *         Handle Resume event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 800bf66:	b480      	push	{r7}
 800bf68:	b083      	sub	sp, #12
 800bf6a:	af00      	add	r7, sp, #0
 800bf6c:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 800bf6e:	687b      	ldr	r3, [r7, #4]
 800bf70:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800bf74:	b2db      	uxtb	r3, r3
 800bf76:	2b04      	cmp	r3, #4
 800bf78:	d106      	bne.n	800bf88 <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 800bf7a:	687b      	ldr	r3, [r7, #4]
 800bf7c:	f893 329d 	ldrb.w	r3, [r3, #669]	@ 0x29d
 800bf80:	b2da      	uxtb	r2, r3
 800bf82:	687b      	ldr	r3, [r7, #4]
 800bf84:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  }

  return USBD_OK;
 800bf88:	2300      	movs	r3, #0
}
 800bf8a:	4618      	mov	r0, r3
 800bf8c:	370c      	adds	r7, #12
 800bf8e:	46bd      	mov	sp, r7
 800bf90:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bf94:	4770      	bx	lr

0800bf96 <USBD_LL_SOF>:
  *         Handle SOF event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 800bf96:	b580      	push	{r7, lr}
 800bf98:	b082      	sub	sp, #8
 800bf9a:	af00      	add	r7, sp, #0
 800bf9c:	6078      	str	r0, [r7, #4]
  /* The SOF event can be distributed for all classes that support it */
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800bf9e:	687b      	ldr	r3, [r7, #4]
 800bfa0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800bfa4:	b2db      	uxtb	r3, r3
 800bfa6:	2b03      	cmp	r3, #3
 800bfa8:	d110      	bne.n	800bfcc <USBD_LL_SOF+0x36>
          }
        }
      }
    }
#else
    if (pdev->pClass[0] != NULL)
 800bfaa:	687b      	ldr	r3, [r7, #4]
 800bfac:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800bfb0:	2b00      	cmp	r3, #0
 800bfb2:	d00b      	beq.n	800bfcc <USBD_LL_SOF+0x36>
    {
      if (pdev->pClass[0]->SOF != NULL)
 800bfb4:	687b      	ldr	r3, [r7, #4]
 800bfb6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800bfba:	69db      	ldr	r3, [r3, #28]
 800bfbc:	2b00      	cmp	r3, #0
 800bfbe:	d005      	beq.n	800bfcc <USBD_LL_SOF+0x36>
      {
        (void)pdev->pClass[0]->SOF(pdev);
 800bfc0:	687b      	ldr	r3, [r7, #4]
 800bfc2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800bfc6:	69db      	ldr	r3, [r3, #28]
 800bfc8:	6878      	ldr	r0, [r7, #4]
 800bfca:	4798      	blx	r3
      }
    }
#endif /* USE_USBD_COMPOSITE */
  }

  return USBD_OK;
 800bfcc:	2300      	movs	r3, #0
}
 800bfce:	4618      	mov	r0, r3
 800bfd0:	3708      	adds	r7, #8
 800bfd2:	46bd      	mov	sp, r7
 800bfd4:	bd80      	pop	{r7, pc}

0800bfd6 <USBD_LL_IsoINIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 800bfd6:	b580      	push	{r7, lr}
 800bfd8:	b082      	sub	sp, #8
 800bfda:	af00      	add	r7, sp, #0
 800bfdc:	6078      	str	r0, [r7, #4]
 800bfde:	460b      	mov	r3, r1
 800bfe0:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 800bfe2:	687b      	ldr	r3, [r7, #4]
 800bfe4:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800bfe8:	687b      	ldr	r3, [r7, #4]
 800bfea:	32ae      	adds	r2, #174	@ 0xae
 800bfec:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800bff0:	2b00      	cmp	r3, #0
 800bff2:	d101      	bne.n	800bff8 <USBD_LL_IsoINIncomplete+0x22>
  {
    return USBD_FAIL;
 800bff4:	2303      	movs	r3, #3
 800bff6:	e01c      	b.n	800c032 <USBD_LL_IsoINIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800bff8:	687b      	ldr	r3, [r7, #4]
 800bffa:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800bffe:	b2db      	uxtb	r3, r3
 800c000:	2b03      	cmp	r3, #3
 800c002:	d115      	bne.n	800c030 <USBD_LL_IsoINIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoINIncomplete != NULL)
 800c004:	687b      	ldr	r3, [r7, #4]
 800c006:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800c00a:	687b      	ldr	r3, [r7, #4]
 800c00c:	32ae      	adds	r2, #174	@ 0xae
 800c00e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c012:	6a1b      	ldr	r3, [r3, #32]
 800c014:	2b00      	cmp	r3, #0
 800c016:	d00b      	beq.n	800c030 <USBD_LL_IsoINIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoINIncomplete(pdev, epnum);
 800c018:	687b      	ldr	r3, [r7, #4]
 800c01a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800c01e:	687b      	ldr	r3, [r7, #4]
 800c020:	32ae      	adds	r2, #174	@ 0xae
 800c022:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c026:	6a1b      	ldr	r3, [r3, #32]
 800c028:	78fa      	ldrb	r2, [r7, #3]
 800c02a:	4611      	mov	r1, r2
 800c02c:	6878      	ldr	r0, [r7, #4]
 800c02e:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800c030:	2300      	movs	r3, #0
}
 800c032:	4618      	mov	r0, r3
 800c034:	3708      	adds	r7, #8
 800c036:	46bd      	mov	sp, r7
 800c038:	bd80      	pop	{r7, pc}

0800c03a <USBD_LL_IsoOUTIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 800c03a:	b580      	push	{r7, lr}
 800c03c:	b082      	sub	sp, #8
 800c03e:	af00      	add	r7, sp, #0
 800c040:	6078      	str	r0, [r7, #4]
 800c042:	460b      	mov	r3, r1
 800c044:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 800c046:	687b      	ldr	r3, [r7, #4]
 800c048:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800c04c:	687b      	ldr	r3, [r7, #4]
 800c04e:	32ae      	adds	r2, #174	@ 0xae
 800c050:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c054:	2b00      	cmp	r3, #0
 800c056:	d101      	bne.n	800c05c <USBD_LL_IsoOUTIncomplete+0x22>
  {
    return USBD_FAIL;
 800c058:	2303      	movs	r3, #3
 800c05a:	e01c      	b.n	800c096 <USBD_LL_IsoOUTIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800c05c:	687b      	ldr	r3, [r7, #4]
 800c05e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800c062:	b2db      	uxtb	r3, r3
 800c064:	2b03      	cmp	r3, #3
 800c066:	d115      	bne.n	800c094 <USBD_LL_IsoOUTIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoOUTIncomplete != NULL)
 800c068:	687b      	ldr	r3, [r7, #4]
 800c06a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800c06e:	687b      	ldr	r3, [r7, #4]
 800c070:	32ae      	adds	r2, #174	@ 0xae
 800c072:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c076:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c078:	2b00      	cmp	r3, #0
 800c07a:	d00b      	beq.n	800c094 <USBD_LL_IsoOUTIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoOUTIncomplete(pdev, epnum);
 800c07c:	687b      	ldr	r3, [r7, #4]
 800c07e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800c082:	687b      	ldr	r3, [r7, #4]
 800c084:	32ae      	adds	r2, #174	@ 0xae
 800c086:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c08a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c08c:	78fa      	ldrb	r2, [r7, #3]
 800c08e:	4611      	mov	r1, r2
 800c090:	6878      	ldr	r0, [r7, #4]
 800c092:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800c094:	2300      	movs	r3, #0
}
 800c096:	4618      	mov	r0, r3
 800c098:	3708      	adds	r7, #8
 800c09a:	46bd      	mov	sp, r7
 800c09c:	bd80      	pop	{r7, pc}

0800c09e <USBD_LL_DevConnected>:
  *         Handle device connection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 800c09e:	b480      	push	{r7}
 800c0a0:	b083      	sub	sp, #12
 800c0a2:	af00      	add	r7, sp, #0
 800c0a4:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800c0a6:	2300      	movs	r3, #0
}
 800c0a8:	4618      	mov	r0, r3
 800c0aa:	370c      	adds	r7, #12
 800c0ac:	46bd      	mov	sp, r7
 800c0ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c0b2:	4770      	bx	lr

0800c0b4 <USBD_LL_DevDisconnected>:
  *         Handle device disconnection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 800c0b4:	b580      	push	{r7, lr}
 800c0b6:	b084      	sub	sp, #16
 800c0b8:	af00      	add	r7, sp, #0
 800c0ba:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef   ret = USBD_OK;
 800c0bc:	2300      	movs	r3, #0
 800c0be:	73fb      	strb	r3, [r7, #15]

  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800c0c0:	687b      	ldr	r3, [r7, #4]
 800c0c2:	2201      	movs	r2, #1
 800c0c4:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 800c0c8:	687b      	ldr	r3, [r7, #4]
 800c0ca:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800c0ce:	2b00      	cmp	r3, #0
 800c0d0:	d00e      	beq.n	800c0f0 <USBD_LL_DevDisconnected+0x3c>
  {
    if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != 0U)
 800c0d2:	687b      	ldr	r3, [r7, #4]
 800c0d4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800c0d8:	685b      	ldr	r3, [r3, #4]
 800c0da:	687a      	ldr	r2, [r7, #4]
 800c0dc:	6852      	ldr	r2, [r2, #4]
 800c0de:	b2d2      	uxtb	r2, r2
 800c0e0:	4611      	mov	r1, r2
 800c0e2:	6878      	ldr	r0, [r7, #4]
 800c0e4:	4798      	blx	r3
 800c0e6:	4603      	mov	r3, r0
 800c0e8:	2b00      	cmp	r3, #0
 800c0ea:	d001      	beq.n	800c0f0 <USBD_LL_DevDisconnected+0x3c>
    {
      ret = USBD_FAIL;
 800c0ec:	2303      	movs	r3, #3
 800c0ee:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 800c0f0:	7bfb      	ldrb	r3, [r7, #15]
}
 800c0f2:	4618      	mov	r0, r3
 800c0f4:	3710      	adds	r7, #16
 800c0f6:	46bd      	mov	sp, r7
 800c0f8:	bd80      	pop	{r7, pc}

0800c0fa <USBD_CoreFindIF>:
  * @param  pdev: device instance
  * @param  index : selected interface number
  * @retval index of the class using the selected interface number. OxFF if no class found.
  */
uint8_t USBD_CoreFindIF(USBD_HandleTypeDef *pdev, uint8_t index)
{
 800c0fa:	b480      	push	{r7}
 800c0fc:	b083      	sub	sp, #12
 800c0fe:	af00      	add	r7, sp, #0
 800c100:	6078      	str	r0, [r7, #4]
 800c102:	460b      	mov	r3, r1
 800c104:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 800c106:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 800c108:	4618      	mov	r0, r3
 800c10a:	370c      	adds	r7, #12
 800c10c:	46bd      	mov	sp, r7
 800c10e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c112:	4770      	bx	lr

0800c114 <USBD_CoreFindEP>:
  * @param  pdev: device instance
  * @param  index : selected endpoint number
  * @retval index of the class using the selected endpoint number. 0xFF if no class found.
  */
uint8_t USBD_CoreFindEP(USBD_HandleTypeDef *pdev, uint8_t index)
{
 800c114:	b480      	push	{r7}
 800c116:	b083      	sub	sp, #12
 800c118:	af00      	add	r7, sp, #0
 800c11a:	6078      	str	r0, [r7, #4]
 800c11c:	460b      	mov	r3, r1
 800c11e:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 800c120:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 800c122:	4618      	mov	r0, r3
 800c124:	370c      	adds	r7, #12
 800c126:	46bd      	mov	sp, r7
 800c128:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c12c:	4770      	bx	lr

0800c12e <USBD_GetEpDesc>:
  * @param  pConfDesc:  pointer to Bos descriptor
  * @param  EpAddr:  endpoint address
  * @retval pointer to video endpoint descriptor
  */
void *USBD_GetEpDesc(uint8_t *pConfDesc, uint8_t EpAddr)
{
 800c12e:	b580      	push	{r7, lr}
 800c130:	b086      	sub	sp, #24
 800c132:	af00      	add	r7, sp, #0
 800c134:	6078      	str	r0, [r7, #4]
 800c136:	460b      	mov	r3, r1
 800c138:	70fb      	strb	r3, [r7, #3]
  USBD_DescHeaderTypeDef *pdesc = (USBD_DescHeaderTypeDef *)(void *)pConfDesc;
 800c13a:	687b      	ldr	r3, [r7, #4]
 800c13c:	617b      	str	r3, [r7, #20]
  USBD_ConfigDescTypeDef *desc = (USBD_ConfigDescTypeDef *)(void *)pConfDesc;
 800c13e:	687b      	ldr	r3, [r7, #4]
 800c140:	60fb      	str	r3, [r7, #12]
  USBD_EpDescTypeDef *pEpDesc = NULL;
 800c142:	2300      	movs	r3, #0
 800c144:	613b      	str	r3, [r7, #16]
  uint16_t ptr;

  if (desc->wTotalLength > desc->bLength)
 800c146:	68fb      	ldr	r3, [r7, #12]
 800c148:	885b      	ldrh	r3, [r3, #2]
 800c14a:	b29b      	uxth	r3, r3
 800c14c:	68fa      	ldr	r2, [r7, #12]
 800c14e:	7812      	ldrb	r2, [r2, #0]
 800c150:	4293      	cmp	r3, r2
 800c152:	d91f      	bls.n	800c194 <USBD_GetEpDesc+0x66>
  {
    ptr = desc->bLength;
 800c154:	68fb      	ldr	r3, [r7, #12]
 800c156:	781b      	ldrb	r3, [r3, #0]
 800c158:	817b      	strh	r3, [r7, #10]

    while (ptr < desc->wTotalLength)
 800c15a:	e013      	b.n	800c184 <USBD_GetEpDesc+0x56>
    {
      pdesc = USBD_GetNextDesc((uint8_t *)pdesc, &ptr);
 800c15c:	f107 030a 	add.w	r3, r7, #10
 800c160:	4619      	mov	r1, r3
 800c162:	6978      	ldr	r0, [r7, #20]
 800c164:	f000 f81b 	bl	800c19e <USBD_GetNextDesc>
 800c168:	6178      	str	r0, [r7, #20]

      if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 800c16a:	697b      	ldr	r3, [r7, #20]
 800c16c:	785b      	ldrb	r3, [r3, #1]
 800c16e:	2b05      	cmp	r3, #5
 800c170:	d108      	bne.n	800c184 <USBD_GetEpDesc+0x56>
      {
        pEpDesc = (USBD_EpDescTypeDef *)(void *)pdesc;
 800c172:	697b      	ldr	r3, [r7, #20]
 800c174:	613b      	str	r3, [r7, #16]

        if (pEpDesc->bEndpointAddress == EpAddr)
 800c176:	693b      	ldr	r3, [r7, #16]
 800c178:	789b      	ldrb	r3, [r3, #2]
 800c17a:	78fa      	ldrb	r2, [r7, #3]
 800c17c:	429a      	cmp	r2, r3
 800c17e:	d008      	beq.n	800c192 <USBD_GetEpDesc+0x64>
        {
          break;
        }
        else
        {
          pEpDesc = NULL;
 800c180:	2300      	movs	r3, #0
 800c182:	613b      	str	r3, [r7, #16]
    while (ptr < desc->wTotalLength)
 800c184:	68fb      	ldr	r3, [r7, #12]
 800c186:	885b      	ldrh	r3, [r3, #2]
 800c188:	b29a      	uxth	r2, r3
 800c18a:	897b      	ldrh	r3, [r7, #10]
 800c18c:	429a      	cmp	r2, r3
 800c18e:	d8e5      	bhi.n	800c15c <USBD_GetEpDesc+0x2e>
 800c190:	e000      	b.n	800c194 <USBD_GetEpDesc+0x66>
          break;
 800c192:	bf00      	nop
        }
      }
    }
  }

  return (void *)pEpDesc;
 800c194:	693b      	ldr	r3, [r7, #16]
}
 800c196:	4618      	mov	r0, r3
 800c198:	3718      	adds	r7, #24
 800c19a:	46bd      	mov	sp, r7
 800c19c:	bd80      	pop	{r7, pc}

0800c19e <USBD_GetNextDesc>:
  * @param  buf: Buffer where the descriptor is available
  * @param  ptr: data pointer inside the descriptor
  * @retval next header
  */
USBD_DescHeaderTypeDef *USBD_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 800c19e:	b480      	push	{r7}
 800c1a0:	b085      	sub	sp, #20
 800c1a2:	af00      	add	r7, sp, #0
 800c1a4:	6078      	str	r0, [r7, #4]
 800c1a6:	6039      	str	r1, [r7, #0]
  USBD_DescHeaderTypeDef *pnext = (USBD_DescHeaderTypeDef *)(void *)pbuf;
 800c1a8:	687b      	ldr	r3, [r7, #4]
 800c1aa:	60fb      	str	r3, [r7, #12]

  *ptr += pnext->bLength;
 800c1ac:	683b      	ldr	r3, [r7, #0]
 800c1ae:	881b      	ldrh	r3, [r3, #0]
 800c1b0:	68fa      	ldr	r2, [r7, #12]
 800c1b2:	7812      	ldrb	r2, [r2, #0]
 800c1b4:	4413      	add	r3, r2
 800c1b6:	b29a      	uxth	r2, r3
 800c1b8:	683b      	ldr	r3, [r7, #0]
 800c1ba:	801a      	strh	r2, [r3, #0]
  pnext = (USBD_DescHeaderTypeDef *)(void *)(pbuf + pnext->bLength);
 800c1bc:	68fb      	ldr	r3, [r7, #12]
 800c1be:	781b      	ldrb	r3, [r3, #0]
 800c1c0:	461a      	mov	r2, r3
 800c1c2:	687b      	ldr	r3, [r7, #4]
 800c1c4:	4413      	add	r3, r2
 800c1c6:	60fb      	str	r3, [r7, #12]

  return (pnext);
 800c1c8:	68fb      	ldr	r3, [r7, #12]
}
 800c1ca:	4618      	mov	r0, r3
 800c1cc:	3714      	adds	r7, #20
 800c1ce:	46bd      	mov	sp, r7
 800c1d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c1d4:	4770      	bx	lr

0800c1d6 <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 800c1d6:	b480      	push	{r7}
 800c1d8:	b087      	sub	sp, #28
 800c1da:	af00      	add	r7, sp, #0
 800c1dc:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal;
  uint16_t _Byte1;
  uint16_t _Byte2;
  uint8_t *_pbuff = addr;
 800c1de:	687b      	ldr	r3, [r7, #4]
 800c1e0:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 800c1e2:	697b      	ldr	r3, [r7, #20]
 800c1e4:	781b      	ldrb	r3, [r3, #0]
 800c1e6:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 800c1e8:	697b      	ldr	r3, [r7, #20]
 800c1ea:	3301      	adds	r3, #1
 800c1ec:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 800c1ee:	697b      	ldr	r3, [r7, #20]
 800c1f0:	781b      	ldrb	r3, [r3, #0]
 800c1f2:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 800c1f4:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 800c1f8:	021b      	lsls	r3, r3, #8
 800c1fa:	b21a      	sxth	r2, r3
 800c1fc:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800c200:	4313      	orrs	r3, r2
 800c202:	b21b      	sxth	r3, r3
 800c204:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 800c206:	89fb      	ldrh	r3, [r7, #14]
}
 800c208:	4618      	mov	r0, r3
 800c20a:	371c      	adds	r7, #28
 800c20c:	46bd      	mov	sp, r7
 800c20e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c212:	4770      	bx	lr

0800c214 <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800c214:	b580      	push	{r7, lr}
 800c216:	b084      	sub	sp, #16
 800c218:	af00      	add	r7, sp, #0
 800c21a:	6078      	str	r0, [r7, #4]
 800c21c:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800c21e:	2300      	movs	r3, #0
 800c220:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800c222:	683b      	ldr	r3, [r7, #0]
 800c224:	781b      	ldrb	r3, [r3, #0]
 800c226:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800c22a:	2b40      	cmp	r3, #64	@ 0x40
 800c22c:	d005      	beq.n	800c23a <USBD_StdDevReq+0x26>
 800c22e:	2b40      	cmp	r3, #64	@ 0x40
 800c230:	d857      	bhi.n	800c2e2 <USBD_StdDevReq+0xce>
 800c232:	2b00      	cmp	r3, #0
 800c234:	d00f      	beq.n	800c256 <USBD_StdDevReq+0x42>
 800c236:	2b20      	cmp	r3, #32
 800c238:	d153      	bne.n	800c2e2 <USBD_StdDevReq+0xce>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass[pdev->classId]->Setup(pdev, req);
 800c23a:	687b      	ldr	r3, [r7, #4]
 800c23c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800c240:	687b      	ldr	r3, [r7, #4]
 800c242:	32ae      	adds	r2, #174	@ 0xae
 800c244:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c248:	689b      	ldr	r3, [r3, #8]
 800c24a:	6839      	ldr	r1, [r7, #0]
 800c24c:	6878      	ldr	r0, [r7, #4]
 800c24e:	4798      	blx	r3
 800c250:	4603      	mov	r3, r0
 800c252:	73fb      	strb	r3, [r7, #15]
      break;
 800c254:	e04a      	b.n	800c2ec <USBD_StdDevReq+0xd8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800c256:	683b      	ldr	r3, [r7, #0]
 800c258:	785b      	ldrb	r3, [r3, #1]
 800c25a:	2b09      	cmp	r3, #9
 800c25c:	d83b      	bhi.n	800c2d6 <USBD_StdDevReq+0xc2>
 800c25e:	a201      	add	r2, pc, #4	@ (adr r2, 800c264 <USBD_StdDevReq+0x50>)
 800c260:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c264:	0800c2b9 	.word	0x0800c2b9
 800c268:	0800c2cd 	.word	0x0800c2cd
 800c26c:	0800c2d7 	.word	0x0800c2d7
 800c270:	0800c2c3 	.word	0x0800c2c3
 800c274:	0800c2d7 	.word	0x0800c2d7
 800c278:	0800c297 	.word	0x0800c297
 800c27c:	0800c28d 	.word	0x0800c28d
 800c280:	0800c2d7 	.word	0x0800c2d7
 800c284:	0800c2af 	.word	0x0800c2af
 800c288:	0800c2a1 	.word	0x0800c2a1
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 800c28c:	6839      	ldr	r1, [r7, #0]
 800c28e:	6878      	ldr	r0, [r7, #4]
 800c290:	f000 fa3c 	bl	800c70c <USBD_GetDescriptor>
          break;
 800c294:	e024      	b.n	800c2e0 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 800c296:	6839      	ldr	r1, [r7, #0]
 800c298:	6878      	ldr	r0, [r7, #4]
 800c29a:	f000 fba1 	bl	800c9e0 <USBD_SetAddress>
          break;
 800c29e:	e01f      	b.n	800c2e0 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 800c2a0:	6839      	ldr	r1, [r7, #0]
 800c2a2:	6878      	ldr	r0, [r7, #4]
 800c2a4:	f000 fbe0 	bl	800ca68 <USBD_SetConfig>
 800c2a8:	4603      	mov	r3, r0
 800c2aa:	73fb      	strb	r3, [r7, #15]
          break;
 800c2ac:	e018      	b.n	800c2e0 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 800c2ae:	6839      	ldr	r1, [r7, #0]
 800c2b0:	6878      	ldr	r0, [r7, #4]
 800c2b2:	f000 fc83 	bl	800cbbc <USBD_GetConfig>
          break;
 800c2b6:	e013      	b.n	800c2e0 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 800c2b8:	6839      	ldr	r1, [r7, #0]
 800c2ba:	6878      	ldr	r0, [r7, #4]
 800c2bc:	f000 fcb4 	bl	800cc28 <USBD_GetStatus>
          break;
 800c2c0:	e00e      	b.n	800c2e0 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 800c2c2:	6839      	ldr	r1, [r7, #0]
 800c2c4:	6878      	ldr	r0, [r7, #4]
 800c2c6:	f000 fce3 	bl	800cc90 <USBD_SetFeature>
          break;
 800c2ca:	e009      	b.n	800c2e0 <USBD_StdDevReq+0xcc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 800c2cc:	6839      	ldr	r1, [r7, #0]
 800c2ce:	6878      	ldr	r0, [r7, #4]
 800c2d0:	f000 fd07 	bl	800cce2 <USBD_ClrFeature>
          break;
 800c2d4:	e004      	b.n	800c2e0 <USBD_StdDevReq+0xcc>

        default:
          USBD_CtlError(pdev, req);
 800c2d6:	6839      	ldr	r1, [r7, #0]
 800c2d8:	6878      	ldr	r0, [r7, #4]
 800c2da:	f000 fd5e 	bl	800cd9a <USBD_CtlError>
          break;
 800c2de:	bf00      	nop
      }
      break;
 800c2e0:	e004      	b.n	800c2ec <USBD_StdDevReq+0xd8>

    default:
      USBD_CtlError(pdev, req);
 800c2e2:	6839      	ldr	r1, [r7, #0]
 800c2e4:	6878      	ldr	r0, [r7, #4]
 800c2e6:	f000 fd58 	bl	800cd9a <USBD_CtlError>
      break;
 800c2ea:	bf00      	nop
  }

  return ret;
 800c2ec:	7bfb      	ldrb	r3, [r7, #15]
}
 800c2ee:	4618      	mov	r0, r3
 800c2f0:	3710      	adds	r7, #16
 800c2f2:	46bd      	mov	sp, r7
 800c2f4:	bd80      	pop	{r7, pc}
 800c2f6:	bf00      	nop

0800c2f8 <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800c2f8:	b580      	push	{r7, lr}
 800c2fa:	b084      	sub	sp, #16
 800c2fc:	af00      	add	r7, sp, #0
 800c2fe:	6078      	str	r0, [r7, #4]
 800c300:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800c302:	2300      	movs	r3, #0
 800c304:	73fb      	strb	r3, [r7, #15]
  uint8_t idx;

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800c306:	683b      	ldr	r3, [r7, #0]
 800c308:	781b      	ldrb	r3, [r3, #0]
 800c30a:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800c30e:	2b40      	cmp	r3, #64	@ 0x40
 800c310:	d005      	beq.n	800c31e <USBD_StdItfReq+0x26>
 800c312:	2b40      	cmp	r3, #64	@ 0x40
 800c314:	d852      	bhi.n	800c3bc <USBD_StdItfReq+0xc4>
 800c316:	2b00      	cmp	r3, #0
 800c318:	d001      	beq.n	800c31e <USBD_StdItfReq+0x26>
 800c31a:	2b20      	cmp	r3, #32
 800c31c:	d14e      	bne.n	800c3bc <USBD_StdItfReq+0xc4>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 800c31e:	687b      	ldr	r3, [r7, #4]
 800c320:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800c324:	b2db      	uxtb	r3, r3
 800c326:	3b01      	subs	r3, #1
 800c328:	2b02      	cmp	r3, #2
 800c32a:	d840      	bhi.n	800c3ae <USBD_StdItfReq+0xb6>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 800c32c:	683b      	ldr	r3, [r7, #0]
 800c32e:	889b      	ldrh	r3, [r3, #4]
 800c330:	b2db      	uxtb	r3, r3
 800c332:	2b01      	cmp	r3, #1
 800c334:	d836      	bhi.n	800c3a4 <USBD_StdItfReq+0xac>
          {
            /* Get the class index relative to this interface */
            idx = USBD_CoreFindIF(pdev, LOBYTE(req->wIndex));
 800c336:	683b      	ldr	r3, [r7, #0]
 800c338:	889b      	ldrh	r3, [r3, #4]
 800c33a:	b2db      	uxtb	r3, r3
 800c33c:	4619      	mov	r1, r3
 800c33e:	6878      	ldr	r0, [r7, #4]
 800c340:	f7ff fedb 	bl	800c0fa <USBD_CoreFindIF>
 800c344:	4603      	mov	r3, r0
 800c346:	73bb      	strb	r3, [r7, #14]
            if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800c348:	7bbb      	ldrb	r3, [r7, #14]
 800c34a:	2bff      	cmp	r3, #255	@ 0xff
 800c34c:	d01d      	beq.n	800c38a <USBD_StdItfReq+0x92>
 800c34e:	7bbb      	ldrb	r3, [r7, #14]
 800c350:	2b00      	cmp	r3, #0
 800c352:	d11a      	bne.n	800c38a <USBD_StdItfReq+0x92>
            {
              /* Call the class data out function to manage the request */
              if (pdev->pClass[idx]->Setup != NULL)
 800c354:	7bba      	ldrb	r2, [r7, #14]
 800c356:	687b      	ldr	r3, [r7, #4]
 800c358:	32ae      	adds	r2, #174	@ 0xae
 800c35a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c35e:	689b      	ldr	r3, [r3, #8]
 800c360:	2b00      	cmp	r3, #0
 800c362:	d00f      	beq.n	800c384 <USBD_StdItfReq+0x8c>
              {
                pdev->classId = idx;
 800c364:	7bba      	ldrb	r2, [r7, #14]
 800c366:	687b      	ldr	r3, [r7, #4]
 800c368:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 800c36c:	7bba      	ldrb	r2, [r7, #14]
 800c36e:	687b      	ldr	r3, [r7, #4]
 800c370:	32ae      	adds	r2, #174	@ 0xae
 800c372:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c376:	689b      	ldr	r3, [r3, #8]
 800c378:	6839      	ldr	r1, [r7, #0]
 800c37a:	6878      	ldr	r0, [r7, #4]
 800c37c:	4798      	blx	r3
 800c37e:	4603      	mov	r3, r0
 800c380:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 800c382:	e004      	b.n	800c38e <USBD_StdItfReq+0x96>
              }
              else
              {
                /* should never reach this condition */
                ret = USBD_FAIL;
 800c384:	2303      	movs	r3, #3
 800c386:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 800c388:	e001      	b.n	800c38e <USBD_StdItfReq+0x96>
              }
            }
            else
            {
              /* No relative interface found */
              ret = USBD_FAIL;
 800c38a:	2303      	movs	r3, #3
 800c38c:	73fb      	strb	r3, [r7, #15]
            }

            if ((req->wLength == 0U) && (ret == USBD_OK))
 800c38e:	683b      	ldr	r3, [r7, #0]
 800c390:	88db      	ldrh	r3, [r3, #6]
 800c392:	2b00      	cmp	r3, #0
 800c394:	d110      	bne.n	800c3b8 <USBD_StdItfReq+0xc0>
 800c396:	7bfb      	ldrb	r3, [r7, #15]
 800c398:	2b00      	cmp	r3, #0
 800c39a:	d10d      	bne.n	800c3b8 <USBD_StdItfReq+0xc0>
            {
              (void)USBD_CtlSendStatus(pdev);
 800c39c:	6878      	ldr	r0, [r7, #4]
 800c39e:	f000 fdd3 	bl	800cf48 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 800c3a2:	e009      	b.n	800c3b8 <USBD_StdItfReq+0xc0>
            USBD_CtlError(pdev, req);
 800c3a4:	6839      	ldr	r1, [r7, #0]
 800c3a6:	6878      	ldr	r0, [r7, #4]
 800c3a8:	f000 fcf7 	bl	800cd9a <USBD_CtlError>
          break;
 800c3ac:	e004      	b.n	800c3b8 <USBD_StdItfReq+0xc0>

        default:
          USBD_CtlError(pdev, req);
 800c3ae:	6839      	ldr	r1, [r7, #0]
 800c3b0:	6878      	ldr	r0, [r7, #4]
 800c3b2:	f000 fcf2 	bl	800cd9a <USBD_CtlError>
          break;
 800c3b6:	e000      	b.n	800c3ba <USBD_StdItfReq+0xc2>
          break;
 800c3b8:	bf00      	nop
      }
      break;
 800c3ba:	e004      	b.n	800c3c6 <USBD_StdItfReq+0xce>

    default:
      USBD_CtlError(pdev, req);
 800c3bc:	6839      	ldr	r1, [r7, #0]
 800c3be:	6878      	ldr	r0, [r7, #4]
 800c3c0:	f000 fceb 	bl	800cd9a <USBD_CtlError>
      break;
 800c3c4:	bf00      	nop
  }

  return ret;
 800c3c6:	7bfb      	ldrb	r3, [r7, #15]
}
 800c3c8:	4618      	mov	r0, r3
 800c3ca:	3710      	adds	r7, #16
 800c3cc:	46bd      	mov	sp, r7
 800c3ce:	bd80      	pop	{r7, pc}

0800c3d0 <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800c3d0:	b580      	push	{r7, lr}
 800c3d2:	b084      	sub	sp, #16
 800c3d4:	af00      	add	r7, sp, #0
 800c3d6:	6078      	str	r0, [r7, #4]
 800c3d8:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  uint8_t idx;
  USBD_StatusTypeDef ret = USBD_OK;
 800c3da:	2300      	movs	r3, #0
 800c3dc:	73fb      	strb	r3, [r7, #15]

  ep_addr = LOBYTE(req->wIndex);
 800c3de:	683b      	ldr	r3, [r7, #0]
 800c3e0:	889b      	ldrh	r3, [r3, #4]
 800c3e2:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800c3e4:	683b      	ldr	r3, [r7, #0]
 800c3e6:	781b      	ldrb	r3, [r3, #0]
 800c3e8:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800c3ec:	2b40      	cmp	r3, #64	@ 0x40
 800c3ee:	d007      	beq.n	800c400 <USBD_StdEPReq+0x30>
 800c3f0:	2b40      	cmp	r3, #64	@ 0x40
 800c3f2:	f200 817f 	bhi.w	800c6f4 <USBD_StdEPReq+0x324>
 800c3f6:	2b00      	cmp	r3, #0
 800c3f8:	d02a      	beq.n	800c450 <USBD_StdEPReq+0x80>
 800c3fa:	2b20      	cmp	r3, #32
 800c3fc:	f040 817a 	bne.w	800c6f4 <USBD_StdEPReq+0x324>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      /* Get the class index relative to this endpoint */
      idx = USBD_CoreFindEP(pdev, ep_addr);
 800c400:	7bbb      	ldrb	r3, [r7, #14]
 800c402:	4619      	mov	r1, r3
 800c404:	6878      	ldr	r0, [r7, #4]
 800c406:	f7ff fe85 	bl	800c114 <USBD_CoreFindEP>
 800c40a:	4603      	mov	r3, r0
 800c40c:	737b      	strb	r3, [r7, #13]
      if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800c40e:	7b7b      	ldrb	r3, [r7, #13]
 800c410:	2bff      	cmp	r3, #255	@ 0xff
 800c412:	f000 8174 	beq.w	800c6fe <USBD_StdEPReq+0x32e>
 800c416:	7b7b      	ldrb	r3, [r7, #13]
 800c418:	2b00      	cmp	r3, #0
 800c41a:	f040 8170 	bne.w	800c6fe <USBD_StdEPReq+0x32e>
      {
        pdev->classId = idx;
 800c41e:	7b7a      	ldrb	r2, [r7, #13]
 800c420:	687b      	ldr	r3, [r7, #4]
 800c422:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
        /* Call the class data out function to manage the request */
        if (pdev->pClass[idx]->Setup != NULL)
 800c426:	7b7a      	ldrb	r2, [r7, #13]
 800c428:	687b      	ldr	r3, [r7, #4]
 800c42a:	32ae      	adds	r2, #174	@ 0xae
 800c42c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c430:	689b      	ldr	r3, [r3, #8]
 800c432:	2b00      	cmp	r3, #0
 800c434:	f000 8163 	beq.w	800c6fe <USBD_StdEPReq+0x32e>
        {
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->Setup(pdev, req);
 800c438:	7b7a      	ldrb	r2, [r7, #13]
 800c43a:	687b      	ldr	r3, [r7, #4]
 800c43c:	32ae      	adds	r2, #174	@ 0xae
 800c43e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c442:	689b      	ldr	r3, [r3, #8]
 800c444:	6839      	ldr	r1, [r7, #0]
 800c446:	6878      	ldr	r0, [r7, #4]
 800c448:	4798      	blx	r3
 800c44a:	4603      	mov	r3, r0
 800c44c:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800c44e:	e156      	b.n	800c6fe <USBD_StdEPReq+0x32e>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800c450:	683b      	ldr	r3, [r7, #0]
 800c452:	785b      	ldrb	r3, [r3, #1]
 800c454:	2b03      	cmp	r3, #3
 800c456:	d008      	beq.n	800c46a <USBD_StdEPReq+0x9a>
 800c458:	2b03      	cmp	r3, #3
 800c45a:	f300 8145 	bgt.w	800c6e8 <USBD_StdEPReq+0x318>
 800c45e:	2b00      	cmp	r3, #0
 800c460:	f000 809b 	beq.w	800c59a <USBD_StdEPReq+0x1ca>
 800c464:	2b01      	cmp	r3, #1
 800c466:	d03c      	beq.n	800c4e2 <USBD_StdEPReq+0x112>
 800c468:	e13e      	b.n	800c6e8 <USBD_StdEPReq+0x318>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 800c46a:	687b      	ldr	r3, [r7, #4]
 800c46c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800c470:	b2db      	uxtb	r3, r3
 800c472:	2b02      	cmp	r3, #2
 800c474:	d002      	beq.n	800c47c <USBD_StdEPReq+0xac>
 800c476:	2b03      	cmp	r3, #3
 800c478:	d016      	beq.n	800c4a8 <USBD_StdEPReq+0xd8>
 800c47a:	e02c      	b.n	800c4d6 <USBD_StdEPReq+0x106>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800c47c:	7bbb      	ldrb	r3, [r7, #14]
 800c47e:	2b00      	cmp	r3, #0
 800c480:	d00d      	beq.n	800c49e <USBD_StdEPReq+0xce>
 800c482:	7bbb      	ldrb	r3, [r7, #14]
 800c484:	2b80      	cmp	r3, #128	@ 0x80
 800c486:	d00a      	beq.n	800c49e <USBD_StdEPReq+0xce>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800c488:	7bbb      	ldrb	r3, [r7, #14]
 800c48a:	4619      	mov	r1, r3
 800c48c:	6878      	ldr	r0, [r7, #4]
 800c48e:	f001 f9e3 	bl	800d858 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800c492:	2180      	movs	r1, #128	@ 0x80
 800c494:	6878      	ldr	r0, [r7, #4]
 800c496:	f001 f9df 	bl	800d858 <USBD_LL_StallEP>
 800c49a:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800c49c:	e020      	b.n	800c4e0 <USBD_StdEPReq+0x110>
                USBD_CtlError(pdev, req);
 800c49e:	6839      	ldr	r1, [r7, #0]
 800c4a0:	6878      	ldr	r0, [r7, #4]
 800c4a2:	f000 fc7a 	bl	800cd9a <USBD_CtlError>
              break;
 800c4a6:	e01b      	b.n	800c4e0 <USBD_StdEPReq+0x110>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800c4a8:	683b      	ldr	r3, [r7, #0]
 800c4aa:	885b      	ldrh	r3, [r3, #2]
 800c4ac:	2b00      	cmp	r3, #0
 800c4ae:	d10e      	bne.n	800c4ce <USBD_StdEPReq+0xfe>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 800c4b0:	7bbb      	ldrb	r3, [r7, #14]
 800c4b2:	2b00      	cmp	r3, #0
 800c4b4:	d00b      	beq.n	800c4ce <USBD_StdEPReq+0xfe>
 800c4b6:	7bbb      	ldrb	r3, [r7, #14]
 800c4b8:	2b80      	cmp	r3, #128	@ 0x80
 800c4ba:	d008      	beq.n	800c4ce <USBD_StdEPReq+0xfe>
 800c4bc:	683b      	ldr	r3, [r7, #0]
 800c4be:	88db      	ldrh	r3, [r3, #6]
 800c4c0:	2b00      	cmp	r3, #0
 800c4c2:	d104      	bne.n	800c4ce <USBD_StdEPReq+0xfe>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 800c4c4:	7bbb      	ldrb	r3, [r7, #14]
 800c4c6:	4619      	mov	r1, r3
 800c4c8:	6878      	ldr	r0, [r7, #4]
 800c4ca:	f001 f9c5 	bl	800d858 <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 800c4ce:	6878      	ldr	r0, [r7, #4]
 800c4d0:	f000 fd3a 	bl	800cf48 <USBD_CtlSendStatus>

              break;
 800c4d4:	e004      	b.n	800c4e0 <USBD_StdEPReq+0x110>

            default:
              USBD_CtlError(pdev, req);
 800c4d6:	6839      	ldr	r1, [r7, #0]
 800c4d8:	6878      	ldr	r0, [r7, #4]
 800c4da:	f000 fc5e 	bl	800cd9a <USBD_CtlError>
              break;
 800c4de:	bf00      	nop
          }
          break;
 800c4e0:	e107      	b.n	800c6f2 <USBD_StdEPReq+0x322>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 800c4e2:	687b      	ldr	r3, [r7, #4]
 800c4e4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800c4e8:	b2db      	uxtb	r3, r3
 800c4ea:	2b02      	cmp	r3, #2
 800c4ec:	d002      	beq.n	800c4f4 <USBD_StdEPReq+0x124>
 800c4ee:	2b03      	cmp	r3, #3
 800c4f0:	d016      	beq.n	800c520 <USBD_StdEPReq+0x150>
 800c4f2:	e04b      	b.n	800c58c <USBD_StdEPReq+0x1bc>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800c4f4:	7bbb      	ldrb	r3, [r7, #14]
 800c4f6:	2b00      	cmp	r3, #0
 800c4f8:	d00d      	beq.n	800c516 <USBD_StdEPReq+0x146>
 800c4fa:	7bbb      	ldrb	r3, [r7, #14]
 800c4fc:	2b80      	cmp	r3, #128	@ 0x80
 800c4fe:	d00a      	beq.n	800c516 <USBD_StdEPReq+0x146>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800c500:	7bbb      	ldrb	r3, [r7, #14]
 800c502:	4619      	mov	r1, r3
 800c504:	6878      	ldr	r0, [r7, #4]
 800c506:	f001 f9a7 	bl	800d858 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800c50a:	2180      	movs	r1, #128	@ 0x80
 800c50c:	6878      	ldr	r0, [r7, #4]
 800c50e:	f001 f9a3 	bl	800d858 <USBD_LL_StallEP>
 800c512:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800c514:	e040      	b.n	800c598 <USBD_StdEPReq+0x1c8>
                USBD_CtlError(pdev, req);
 800c516:	6839      	ldr	r1, [r7, #0]
 800c518:	6878      	ldr	r0, [r7, #4]
 800c51a:	f000 fc3e 	bl	800cd9a <USBD_CtlError>
              break;
 800c51e:	e03b      	b.n	800c598 <USBD_StdEPReq+0x1c8>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800c520:	683b      	ldr	r3, [r7, #0]
 800c522:	885b      	ldrh	r3, [r3, #2]
 800c524:	2b00      	cmp	r3, #0
 800c526:	d136      	bne.n	800c596 <USBD_StdEPReq+0x1c6>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 800c528:	7bbb      	ldrb	r3, [r7, #14]
 800c52a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800c52e:	2b00      	cmp	r3, #0
 800c530:	d004      	beq.n	800c53c <USBD_StdEPReq+0x16c>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 800c532:	7bbb      	ldrb	r3, [r7, #14]
 800c534:	4619      	mov	r1, r3
 800c536:	6878      	ldr	r0, [r7, #4]
 800c538:	f001 f9ad 	bl	800d896 <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 800c53c:	6878      	ldr	r0, [r7, #4]
 800c53e:	f000 fd03 	bl	800cf48 <USBD_CtlSendStatus>

                /* Get the class index relative to this interface */
                idx = USBD_CoreFindEP(pdev, ep_addr);
 800c542:	7bbb      	ldrb	r3, [r7, #14]
 800c544:	4619      	mov	r1, r3
 800c546:	6878      	ldr	r0, [r7, #4]
 800c548:	f7ff fde4 	bl	800c114 <USBD_CoreFindEP>
 800c54c:	4603      	mov	r3, r0
 800c54e:	737b      	strb	r3, [r7, #13]
                if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800c550:	7b7b      	ldrb	r3, [r7, #13]
 800c552:	2bff      	cmp	r3, #255	@ 0xff
 800c554:	d01f      	beq.n	800c596 <USBD_StdEPReq+0x1c6>
 800c556:	7b7b      	ldrb	r3, [r7, #13]
 800c558:	2b00      	cmp	r3, #0
 800c55a:	d11c      	bne.n	800c596 <USBD_StdEPReq+0x1c6>
                {
                  pdev->classId = idx;
 800c55c:	7b7a      	ldrb	r2, [r7, #13]
 800c55e:	687b      	ldr	r3, [r7, #4]
 800c560:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                  /* Call the class data out function to manage the request */
                  if (pdev->pClass[idx]->Setup != NULL)
 800c564:	7b7a      	ldrb	r2, [r7, #13]
 800c566:	687b      	ldr	r3, [r7, #4]
 800c568:	32ae      	adds	r2, #174	@ 0xae
 800c56a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c56e:	689b      	ldr	r3, [r3, #8]
 800c570:	2b00      	cmp	r3, #0
 800c572:	d010      	beq.n	800c596 <USBD_StdEPReq+0x1c6>
                  {
                    ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 800c574:	7b7a      	ldrb	r2, [r7, #13]
 800c576:	687b      	ldr	r3, [r7, #4]
 800c578:	32ae      	adds	r2, #174	@ 0xae
 800c57a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c57e:	689b      	ldr	r3, [r3, #8]
 800c580:	6839      	ldr	r1, [r7, #0]
 800c582:	6878      	ldr	r0, [r7, #4]
 800c584:	4798      	blx	r3
 800c586:	4603      	mov	r3, r0
 800c588:	73fb      	strb	r3, [r7, #15]
                  }
                }
              }
              break;
 800c58a:	e004      	b.n	800c596 <USBD_StdEPReq+0x1c6>

            default:
              USBD_CtlError(pdev, req);
 800c58c:	6839      	ldr	r1, [r7, #0]
 800c58e:	6878      	ldr	r0, [r7, #4]
 800c590:	f000 fc03 	bl	800cd9a <USBD_CtlError>
              break;
 800c594:	e000      	b.n	800c598 <USBD_StdEPReq+0x1c8>
              break;
 800c596:	bf00      	nop
          }
          break;
 800c598:	e0ab      	b.n	800c6f2 <USBD_StdEPReq+0x322>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 800c59a:	687b      	ldr	r3, [r7, #4]
 800c59c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800c5a0:	b2db      	uxtb	r3, r3
 800c5a2:	2b02      	cmp	r3, #2
 800c5a4:	d002      	beq.n	800c5ac <USBD_StdEPReq+0x1dc>
 800c5a6:	2b03      	cmp	r3, #3
 800c5a8:	d032      	beq.n	800c610 <USBD_StdEPReq+0x240>
 800c5aa:	e097      	b.n	800c6dc <USBD_StdEPReq+0x30c>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800c5ac:	7bbb      	ldrb	r3, [r7, #14]
 800c5ae:	2b00      	cmp	r3, #0
 800c5b0:	d007      	beq.n	800c5c2 <USBD_StdEPReq+0x1f2>
 800c5b2:	7bbb      	ldrb	r3, [r7, #14]
 800c5b4:	2b80      	cmp	r3, #128	@ 0x80
 800c5b6:	d004      	beq.n	800c5c2 <USBD_StdEPReq+0x1f2>
              {
                USBD_CtlError(pdev, req);
 800c5b8:	6839      	ldr	r1, [r7, #0]
 800c5ba:	6878      	ldr	r0, [r7, #4]
 800c5bc:	f000 fbed 	bl	800cd9a <USBD_CtlError>
                break;
 800c5c0:	e091      	b.n	800c6e6 <USBD_StdEPReq+0x316>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800c5c2:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800c5c6:	2b00      	cmp	r3, #0
 800c5c8:	da0b      	bge.n	800c5e2 <USBD_StdEPReq+0x212>
 800c5ca:	7bbb      	ldrb	r3, [r7, #14]
 800c5cc:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800c5d0:	4613      	mov	r3, r2
 800c5d2:	009b      	lsls	r3, r3, #2
 800c5d4:	4413      	add	r3, r2
 800c5d6:	009b      	lsls	r3, r3, #2
 800c5d8:	3310      	adds	r3, #16
 800c5da:	687a      	ldr	r2, [r7, #4]
 800c5dc:	4413      	add	r3, r2
 800c5de:	3304      	adds	r3, #4
 800c5e0:	e00b      	b.n	800c5fa <USBD_StdEPReq+0x22a>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800c5e2:	7bbb      	ldrb	r3, [r7, #14]
 800c5e4:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800c5e8:	4613      	mov	r3, r2
 800c5ea:	009b      	lsls	r3, r3, #2
 800c5ec:	4413      	add	r3, r2
 800c5ee:	009b      	lsls	r3, r3, #2
 800c5f0:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800c5f4:	687a      	ldr	r2, [r7, #4]
 800c5f6:	4413      	add	r3, r2
 800c5f8:	3304      	adds	r3, #4
 800c5fa:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 800c5fc:	68bb      	ldr	r3, [r7, #8]
 800c5fe:	2200      	movs	r2, #0
 800c600:	601a      	str	r2, [r3, #0]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800c602:	68bb      	ldr	r3, [r7, #8]
 800c604:	2202      	movs	r2, #2
 800c606:	4619      	mov	r1, r3
 800c608:	6878      	ldr	r0, [r7, #4]
 800c60a:	f000 fc43 	bl	800ce94 <USBD_CtlSendData>
              break;
 800c60e:	e06a      	b.n	800c6e6 <USBD_StdEPReq+0x316>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 800c610:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800c614:	2b00      	cmp	r3, #0
 800c616:	da11      	bge.n	800c63c <USBD_StdEPReq+0x26c>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 800c618:	7bbb      	ldrb	r3, [r7, #14]
 800c61a:	f003 020f 	and.w	r2, r3, #15
 800c61e:	6879      	ldr	r1, [r7, #4]
 800c620:	4613      	mov	r3, r2
 800c622:	009b      	lsls	r3, r3, #2
 800c624:	4413      	add	r3, r2
 800c626:	009b      	lsls	r3, r3, #2
 800c628:	440b      	add	r3, r1
 800c62a:	3324      	adds	r3, #36	@ 0x24
 800c62c:	881b      	ldrh	r3, [r3, #0]
 800c62e:	2b00      	cmp	r3, #0
 800c630:	d117      	bne.n	800c662 <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 800c632:	6839      	ldr	r1, [r7, #0]
 800c634:	6878      	ldr	r0, [r7, #4]
 800c636:	f000 fbb0 	bl	800cd9a <USBD_CtlError>
                  break;
 800c63a:	e054      	b.n	800c6e6 <USBD_StdEPReq+0x316>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 800c63c:	7bbb      	ldrb	r3, [r7, #14]
 800c63e:	f003 020f 	and.w	r2, r3, #15
 800c642:	6879      	ldr	r1, [r7, #4]
 800c644:	4613      	mov	r3, r2
 800c646:	009b      	lsls	r3, r3, #2
 800c648:	4413      	add	r3, r2
 800c64a:	009b      	lsls	r3, r3, #2
 800c64c:	440b      	add	r3, r1
 800c64e:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 800c652:	881b      	ldrh	r3, [r3, #0]
 800c654:	2b00      	cmp	r3, #0
 800c656:	d104      	bne.n	800c662 <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 800c658:	6839      	ldr	r1, [r7, #0]
 800c65a:	6878      	ldr	r0, [r7, #4]
 800c65c:	f000 fb9d 	bl	800cd9a <USBD_CtlError>
                  break;
 800c660:	e041      	b.n	800c6e6 <USBD_StdEPReq+0x316>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800c662:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800c666:	2b00      	cmp	r3, #0
 800c668:	da0b      	bge.n	800c682 <USBD_StdEPReq+0x2b2>
 800c66a:	7bbb      	ldrb	r3, [r7, #14]
 800c66c:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800c670:	4613      	mov	r3, r2
 800c672:	009b      	lsls	r3, r3, #2
 800c674:	4413      	add	r3, r2
 800c676:	009b      	lsls	r3, r3, #2
 800c678:	3310      	adds	r3, #16
 800c67a:	687a      	ldr	r2, [r7, #4]
 800c67c:	4413      	add	r3, r2
 800c67e:	3304      	adds	r3, #4
 800c680:	e00b      	b.n	800c69a <USBD_StdEPReq+0x2ca>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800c682:	7bbb      	ldrb	r3, [r7, #14]
 800c684:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800c688:	4613      	mov	r3, r2
 800c68a:	009b      	lsls	r3, r3, #2
 800c68c:	4413      	add	r3, r2
 800c68e:	009b      	lsls	r3, r3, #2
 800c690:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800c694:	687a      	ldr	r2, [r7, #4]
 800c696:	4413      	add	r3, r2
 800c698:	3304      	adds	r3, #4
 800c69a:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 800c69c:	7bbb      	ldrb	r3, [r7, #14]
 800c69e:	2b00      	cmp	r3, #0
 800c6a0:	d002      	beq.n	800c6a8 <USBD_StdEPReq+0x2d8>
 800c6a2:	7bbb      	ldrb	r3, [r7, #14]
 800c6a4:	2b80      	cmp	r3, #128	@ 0x80
 800c6a6:	d103      	bne.n	800c6b0 <USBD_StdEPReq+0x2e0>
              {
                pep->status = 0x0000U;
 800c6a8:	68bb      	ldr	r3, [r7, #8]
 800c6aa:	2200      	movs	r2, #0
 800c6ac:	601a      	str	r2, [r3, #0]
 800c6ae:	e00e      	b.n	800c6ce <USBD_StdEPReq+0x2fe>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 800c6b0:	7bbb      	ldrb	r3, [r7, #14]
 800c6b2:	4619      	mov	r1, r3
 800c6b4:	6878      	ldr	r0, [r7, #4]
 800c6b6:	f001 f90d 	bl	800d8d4 <USBD_LL_IsStallEP>
 800c6ba:	4603      	mov	r3, r0
 800c6bc:	2b00      	cmp	r3, #0
 800c6be:	d003      	beq.n	800c6c8 <USBD_StdEPReq+0x2f8>
              {
                pep->status = 0x0001U;
 800c6c0:	68bb      	ldr	r3, [r7, #8]
 800c6c2:	2201      	movs	r2, #1
 800c6c4:	601a      	str	r2, [r3, #0]
 800c6c6:	e002      	b.n	800c6ce <USBD_StdEPReq+0x2fe>
              }
              else
              {
                pep->status = 0x0000U;
 800c6c8:	68bb      	ldr	r3, [r7, #8]
 800c6ca:	2200      	movs	r2, #0
 800c6cc:	601a      	str	r2, [r3, #0]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800c6ce:	68bb      	ldr	r3, [r7, #8]
 800c6d0:	2202      	movs	r2, #2
 800c6d2:	4619      	mov	r1, r3
 800c6d4:	6878      	ldr	r0, [r7, #4]
 800c6d6:	f000 fbdd 	bl	800ce94 <USBD_CtlSendData>
              break;
 800c6da:	e004      	b.n	800c6e6 <USBD_StdEPReq+0x316>

            default:
              USBD_CtlError(pdev, req);
 800c6dc:	6839      	ldr	r1, [r7, #0]
 800c6de:	6878      	ldr	r0, [r7, #4]
 800c6e0:	f000 fb5b 	bl	800cd9a <USBD_CtlError>
              break;
 800c6e4:	bf00      	nop
          }
          break;
 800c6e6:	e004      	b.n	800c6f2 <USBD_StdEPReq+0x322>

        default:
          USBD_CtlError(pdev, req);
 800c6e8:	6839      	ldr	r1, [r7, #0]
 800c6ea:	6878      	ldr	r0, [r7, #4]
 800c6ec:	f000 fb55 	bl	800cd9a <USBD_CtlError>
          break;
 800c6f0:	bf00      	nop
      }
      break;
 800c6f2:	e005      	b.n	800c700 <USBD_StdEPReq+0x330>

    default:
      USBD_CtlError(pdev, req);
 800c6f4:	6839      	ldr	r1, [r7, #0]
 800c6f6:	6878      	ldr	r0, [r7, #4]
 800c6f8:	f000 fb4f 	bl	800cd9a <USBD_CtlError>
      break;
 800c6fc:	e000      	b.n	800c700 <USBD_StdEPReq+0x330>
      break;
 800c6fe:	bf00      	nop
  }

  return ret;
 800c700:	7bfb      	ldrb	r3, [r7, #15]
}
 800c702:	4618      	mov	r0, r3
 800c704:	3710      	adds	r7, #16
 800c706:	46bd      	mov	sp, r7
 800c708:	bd80      	pop	{r7, pc}
	...

0800c70c <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800c70c:	b580      	push	{r7, lr}
 800c70e:	b084      	sub	sp, #16
 800c710:	af00      	add	r7, sp, #0
 800c712:	6078      	str	r0, [r7, #4]
 800c714:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800c716:	2300      	movs	r3, #0
 800c718:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 800c71a:	2300      	movs	r3, #0
 800c71c:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 800c71e:	2300      	movs	r3, #0
 800c720:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 800c722:	683b      	ldr	r3, [r7, #0]
 800c724:	885b      	ldrh	r3, [r3, #2]
 800c726:	0a1b      	lsrs	r3, r3, #8
 800c728:	b29b      	uxth	r3, r3
 800c72a:	3b01      	subs	r3, #1
 800c72c:	2b06      	cmp	r3, #6
 800c72e:	f200 8128 	bhi.w	800c982 <USBD_GetDescriptor+0x276>
 800c732:	a201      	add	r2, pc, #4	@ (adr r2, 800c738 <USBD_GetDescriptor+0x2c>)
 800c734:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c738:	0800c755 	.word	0x0800c755
 800c73c:	0800c76d 	.word	0x0800c76d
 800c740:	0800c7ad 	.word	0x0800c7ad
 800c744:	0800c983 	.word	0x0800c983
 800c748:	0800c983 	.word	0x0800c983
 800c74c:	0800c923 	.word	0x0800c923
 800c750:	0800c94f 	.word	0x0800c94f
        err++;
      }
      break;
#endif /* (USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U) */
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 800c754:	687b      	ldr	r3, [r7, #4]
 800c756:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800c75a:	681b      	ldr	r3, [r3, #0]
 800c75c:	687a      	ldr	r2, [r7, #4]
 800c75e:	7c12      	ldrb	r2, [r2, #16]
 800c760:	f107 0108 	add.w	r1, r7, #8
 800c764:	4610      	mov	r0, r2
 800c766:	4798      	blx	r3
 800c768:	60f8      	str	r0, [r7, #12]
      break;
 800c76a:	e112      	b.n	800c992 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800c76c:	687b      	ldr	r3, [r7, #4]
 800c76e:	7c1b      	ldrb	r3, [r3, #16]
 800c770:	2b00      	cmp	r3, #0
 800c772:	d10d      	bne.n	800c790 <USBD_GetDescriptor+0x84>
          pbuf = (uint8_t *)USBD_CMPSIT.GetHSConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetHSConfigDescriptor(&len);
 800c774:	687b      	ldr	r3, [r7, #4]
 800c776:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800c77a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c77c:	f107 0208 	add.w	r2, r7, #8
 800c780:	4610      	mov	r0, r2
 800c782:	4798      	blx	r3
 800c784:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800c786:	68fb      	ldr	r3, [r7, #12]
 800c788:	3301      	adds	r3, #1
 800c78a:	2202      	movs	r2, #2
 800c78c:	701a      	strb	r2, [r3, #0]
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 800c78e:	e100      	b.n	800c992 <USBD_GetDescriptor+0x286>
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
 800c790:	687b      	ldr	r3, [r7, #4]
 800c792:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800c796:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c798:	f107 0208 	add.w	r2, r7, #8
 800c79c:	4610      	mov	r0, r2
 800c79e:	4798      	blx	r3
 800c7a0:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800c7a2:	68fb      	ldr	r3, [r7, #12]
 800c7a4:	3301      	adds	r3, #1
 800c7a6:	2202      	movs	r2, #2
 800c7a8:	701a      	strb	r2, [r3, #0]
      break;
 800c7aa:	e0f2      	b.n	800c992 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 800c7ac:	683b      	ldr	r3, [r7, #0]
 800c7ae:	885b      	ldrh	r3, [r3, #2]
 800c7b0:	b2db      	uxtb	r3, r3
 800c7b2:	2b05      	cmp	r3, #5
 800c7b4:	f200 80ac 	bhi.w	800c910 <USBD_GetDescriptor+0x204>
 800c7b8:	a201      	add	r2, pc, #4	@ (adr r2, 800c7c0 <USBD_GetDescriptor+0xb4>)
 800c7ba:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c7be:	bf00      	nop
 800c7c0:	0800c7d9 	.word	0x0800c7d9
 800c7c4:	0800c80d 	.word	0x0800c80d
 800c7c8:	0800c841 	.word	0x0800c841
 800c7cc:	0800c875 	.word	0x0800c875
 800c7d0:	0800c8a9 	.word	0x0800c8a9
 800c7d4:	0800c8dd 	.word	0x0800c8dd
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 800c7d8:	687b      	ldr	r3, [r7, #4]
 800c7da:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800c7de:	685b      	ldr	r3, [r3, #4]
 800c7e0:	2b00      	cmp	r3, #0
 800c7e2:	d00b      	beq.n	800c7fc <USBD_GetDescriptor+0xf0>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 800c7e4:	687b      	ldr	r3, [r7, #4]
 800c7e6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800c7ea:	685b      	ldr	r3, [r3, #4]
 800c7ec:	687a      	ldr	r2, [r7, #4]
 800c7ee:	7c12      	ldrb	r2, [r2, #16]
 800c7f0:	f107 0108 	add.w	r1, r7, #8
 800c7f4:	4610      	mov	r0, r2
 800c7f6:	4798      	blx	r3
 800c7f8:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800c7fa:	e091      	b.n	800c920 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800c7fc:	6839      	ldr	r1, [r7, #0]
 800c7fe:	6878      	ldr	r0, [r7, #4]
 800c800:	f000 facb 	bl	800cd9a <USBD_CtlError>
            err++;
 800c804:	7afb      	ldrb	r3, [r7, #11]
 800c806:	3301      	adds	r3, #1
 800c808:	72fb      	strb	r3, [r7, #11]
          break;
 800c80a:	e089      	b.n	800c920 <USBD_GetDescriptor+0x214>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 800c80c:	687b      	ldr	r3, [r7, #4]
 800c80e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800c812:	689b      	ldr	r3, [r3, #8]
 800c814:	2b00      	cmp	r3, #0
 800c816:	d00b      	beq.n	800c830 <USBD_GetDescriptor+0x124>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 800c818:	687b      	ldr	r3, [r7, #4]
 800c81a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800c81e:	689b      	ldr	r3, [r3, #8]
 800c820:	687a      	ldr	r2, [r7, #4]
 800c822:	7c12      	ldrb	r2, [r2, #16]
 800c824:	f107 0108 	add.w	r1, r7, #8
 800c828:	4610      	mov	r0, r2
 800c82a:	4798      	blx	r3
 800c82c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800c82e:	e077      	b.n	800c920 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800c830:	6839      	ldr	r1, [r7, #0]
 800c832:	6878      	ldr	r0, [r7, #4]
 800c834:	f000 fab1 	bl	800cd9a <USBD_CtlError>
            err++;
 800c838:	7afb      	ldrb	r3, [r7, #11]
 800c83a:	3301      	adds	r3, #1
 800c83c:	72fb      	strb	r3, [r7, #11]
          break;
 800c83e:	e06f      	b.n	800c920 <USBD_GetDescriptor+0x214>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 800c840:	687b      	ldr	r3, [r7, #4]
 800c842:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800c846:	68db      	ldr	r3, [r3, #12]
 800c848:	2b00      	cmp	r3, #0
 800c84a:	d00b      	beq.n	800c864 <USBD_GetDescriptor+0x158>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 800c84c:	687b      	ldr	r3, [r7, #4]
 800c84e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800c852:	68db      	ldr	r3, [r3, #12]
 800c854:	687a      	ldr	r2, [r7, #4]
 800c856:	7c12      	ldrb	r2, [r2, #16]
 800c858:	f107 0108 	add.w	r1, r7, #8
 800c85c:	4610      	mov	r0, r2
 800c85e:	4798      	blx	r3
 800c860:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800c862:	e05d      	b.n	800c920 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800c864:	6839      	ldr	r1, [r7, #0]
 800c866:	6878      	ldr	r0, [r7, #4]
 800c868:	f000 fa97 	bl	800cd9a <USBD_CtlError>
            err++;
 800c86c:	7afb      	ldrb	r3, [r7, #11]
 800c86e:	3301      	adds	r3, #1
 800c870:	72fb      	strb	r3, [r7, #11]
          break;
 800c872:	e055      	b.n	800c920 <USBD_GetDescriptor+0x214>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 800c874:	687b      	ldr	r3, [r7, #4]
 800c876:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800c87a:	691b      	ldr	r3, [r3, #16]
 800c87c:	2b00      	cmp	r3, #0
 800c87e:	d00b      	beq.n	800c898 <USBD_GetDescriptor+0x18c>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 800c880:	687b      	ldr	r3, [r7, #4]
 800c882:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800c886:	691b      	ldr	r3, [r3, #16]
 800c888:	687a      	ldr	r2, [r7, #4]
 800c88a:	7c12      	ldrb	r2, [r2, #16]
 800c88c:	f107 0108 	add.w	r1, r7, #8
 800c890:	4610      	mov	r0, r2
 800c892:	4798      	blx	r3
 800c894:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800c896:	e043      	b.n	800c920 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800c898:	6839      	ldr	r1, [r7, #0]
 800c89a:	6878      	ldr	r0, [r7, #4]
 800c89c:	f000 fa7d 	bl	800cd9a <USBD_CtlError>
            err++;
 800c8a0:	7afb      	ldrb	r3, [r7, #11]
 800c8a2:	3301      	adds	r3, #1
 800c8a4:	72fb      	strb	r3, [r7, #11]
          break;
 800c8a6:	e03b      	b.n	800c920 <USBD_GetDescriptor+0x214>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 800c8a8:	687b      	ldr	r3, [r7, #4]
 800c8aa:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800c8ae:	695b      	ldr	r3, [r3, #20]
 800c8b0:	2b00      	cmp	r3, #0
 800c8b2:	d00b      	beq.n	800c8cc <USBD_GetDescriptor+0x1c0>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 800c8b4:	687b      	ldr	r3, [r7, #4]
 800c8b6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800c8ba:	695b      	ldr	r3, [r3, #20]
 800c8bc:	687a      	ldr	r2, [r7, #4]
 800c8be:	7c12      	ldrb	r2, [r2, #16]
 800c8c0:	f107 0108 	add.w	r1, r7, #8
 800c8c4:	4610      	mov	r0, r2
 800c8c6:	4798      	blx	r3
 800c8c8:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800c8ca:	e029      	b.n	800c920 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800c8cc:	6839      	ldr	r1, [r7, #0]
 800c8ce:	6878      	ldr	r0, [r7, #4]
 800c8d0:	f000 fa63 	bl	800cd9a <USBD_CtlError>
            err++;
 800c8d4:	7afb      	ldrb	r3, [r7, #11]
 800c8d6:	3301      	adds	r3, #1
 800c8d8:	72fb      	strb	r3, [r7, #11]
          break;
 800c8da:	e021      	b.n	800c920 <USBD_GetDescriptor+0x214>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 800c8dc:	687b      	ldr	r3, [r7, #4]
 800c8de:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800c8e2:	699b      	ldr	r3, [r3, #24]
 800c8e4:	2b00      	cmp	r3, #0
 800c8e6:	d00b      	beq.n	800c900 <USBD_GetDescriptor+0x1f4>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 800c8e8:	687b      	ldr	r3, [r7, #4]
 800c8ea:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800c8ee:	699b      	ldr	r3, [r3, #24]
 800c8f0:	687a      	ldr	r2, [r7, #4]
 800c8f2:	7c12      	ldrb	r2, [r2, #16]
 800c8f4:	f107 0108 	add.w	r1, r7, #8
 800c8f8:	4610      	mov	r0, r2
 800c8fa:	4798      	blx	r3
 800c8fc:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800c8fe:	e00f      	b.n	800c920 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800c900:	6839      	ldr	r1, [r7, #0]
 800c902:	6878      	ldr	r0, [r7, #4]
 800c904:	f000 fa49 	bl	800cd9a <USBD_CtlError>
            err++;
 800c908:	7afb      	ldrb	r3, [r7, #11]
 800c90a:	3301      	adds	r3, #1
 800c90c:	72fb      	strb	r3, [r7, #11]
          break;
 800c90e:	e007      	b.n	800c920 <USBD_GetDescriptor+0x214>
            err++;
          }
#endif /* USBD_SUPPORT_USER_STRING_DESC  */

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 800c910:	6839      	ldr	r1, [r7, #0]
 800c912:	6878      	ldr	r0, [r7, #4]
 800c914:	f000 fa41 	bl	800cd9a <USBD_CtlError>
          err++;
 800c918:	7afb      	ldrb	r3, [r7, #11]
 800c91a:	3301      	adds	r3, #1
 800c91c:	72fb      	strb	r3, [r7, #11]
#endif /* (USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U) */
          break;
 800c91e:	bf00      	nop
      }
      break;
 800c920:	e037      	b.n	800c992 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800c922:	687b      	ldr	r3, [r7, #4]
 800c924:	7c1b      	ldrb	r3, [r3, #16]
 800c926:	2b00      	cmp	r3, #0
 800c928:	d109      	bne.n	800c93e <USBD_GetDescriptor+0x232>
          pbuf = (uint8_t *)USBD_CMPSIT.GetDeviceQualifierDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetDeviceQualifierDescriptor(&len);
 800c92a:	687b      	ldr	r3, [r7, #4]
 800c92c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800c930:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800c932:	f107 0208 	add.w	r2, r7, #8
 800c936:	4610      	mov	r0, r2
 800c938:	4798      	blx	r3
 800c93a:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800c93c:	e029      	b.n	800c992 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 800c93e:	6839      	ldr	r1, [r7, #0]
 800c940:	6878      	ldr	r0, [r7, #4]
 800c942:	f000 fa2a 	bl	800cd9a <USBD_CtlError>
        err++;
 800c946:	7afb      	ldrb	r3, [r7, #11]
 800c948:	3301      	adds	r3, #1
 800c94a:	72fb      	strb	r3, [r7, #11]
      break;
 800c94c:	e021      	b.n	800c992 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800c94e:	687b      	ldr	r3, [r7, #4]
 800c950:	7c1b      	ldrb	r3, [r3, #16]
 800c952:	2b00      	cmp	r3, #0
 800c954:	d10d      	bne.n	800c972 <USBD_GetDescriptor+0x266>
          pbuf = (uint8_t *)USBD_CMPSIT.GetOtherSpeedConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetOtherSpeedConfigDescriptor(&len);
 800c956:	687b      	ldr	r3, [r7, #4]
 800c958:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800c95c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c95e:	f107 0208 	add.w	r2, r7, #8
 800c962:	4610      	mov	r0, r2
 800c964:	4798      	blx	r3
 800c966:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 800c968:	68fb      	ldr	r3, [r7, #12]
 800c96a:	3301      	adds	r3, #1
 800c96c:	2207      	movs	r2, #7
 800c96e:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800c970:	e00f      	b.n	800c992 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 800c972:	6839      	ldr	r1, [r7, #0]
 800c974:	6878      	ldr	r0, [r7, #4]
 800c976:	f000 fa10 	bl	800cd9a <USBD_CtlError>
        err++;
 800c97a:	7afb      	ldrb	r3, [r7, #11]
 800c97c:	3301      	adds	r3, #1
 800c97e:	72fb      	strb	r3, [r7, #11]
      break;
 800c980:	e007      	b.n	800c992 <USBD_GetDescriptor+0x286>

    default:
      USBD_CtlError(pdev, req);
 800c982:	6839      	ldr	r1, [r7, #0]
 800c984:	6878      	ldr	r0, [r7, #4]
 800c986:	f000 fa08 	bl	800cd9a <USBD_CtlError>
      err++;
 800c98a:	7afb      	ldrb	r3, [r7, #11]
 800c98c:	3301      	adds	r3, #1
 800c98e:	72fb      	strb	r3, [r7, #11]
      break;
 800c990:	bf00      	nop
  }

  if (err != 0U)
 800c992:	7afb      	ldrb	r3, [r7, #11]
 800c994:	2b00      	cmp	r3, #0
 800c996:	d11e      	bne.n	800c9d6 <USBD_GetDescriptor+0x2ca>
  {
    return;
  }

  if (req->wLength != 0U)
 800c998:	683b      	ldr	r3, [r7, #0]
 800c99a:	88db      	ldrh	r3, [r3, #6]
 800c99c:	2b00      	cmp	r3, #0
 800c99e:	d016      	beq.n	800c9ce <USBD_GetDescriptor+0x2c2>
  {
    if (len != 0U)
 800c9a0:	893b      	ldrh	r3, [r7, #8]
 800c9a2:	2b00      	cmp	r3, #0
 800c9a4:	d00e      	beq.n	800c9c4 <USBD_GetDescriptor+0x2b8>
    {
      len = MIN(len, req->wLength);
 800c9a6:	683b      	ldr	r3, [r7, #0]
 800c9a8:	88da      	ldrh	r2, [r3, #6]
 800c9aa:	893b      	ldrh	r3, [r7, #8]
 800c9ac:	4293      	cmp	r3, r2
 800c9ae:	bf28      	it	cs
 800c9b0:	4613      	movcs	r3, r2
 800c9b2:	b29b      	uxth	r3, r3
 800c9b4:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 800c9b6:	893b      	ldrh	r3, [r7, #8]
 800c9b8:	461a      	mov	r2, r3
 800c9ba:	68f9      	ldr	r1, [r7, #12]
 800c9bc:	6878      	ldr	r0, [r7, #4]
 800c9be:	f000 fa69 	bl	800ce94 <USBD_CtlSendData>
 800c9c2:	e009      	b.n	800c9d8 <USBD_GetDescriptor+0x2cc>
    }
    else
    {
      USBD_CtlError(pdev, req);
 800c9c4:	6839      	ldr	r1, [r7, #0]
 800c9c6:	6878      	ldr	r0, [r7, #4]
 800c9c8:	f000 f9e7 	bl	800cd9a <USBD_CtlError>
 800c9cc:	e004      	b.n	800c9d8 <USBD_GetDescriptor+0x2cc>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 800c9ce:	6878      	ldr	r0, [r7, #4]
 800c9d0:	f000 faba 	bl	800cf48 <USBD_CtlSendStatus>
 800c9d4:	e000      	b.n	800c9d8 <USBD_GetDescriptor+0x2cc>
    return;
 800c9d6:	bf00      	nop
  }
}
 800c9d8:	3710      	adds	r7, #16
 800c9da:	46bd      	mov	sp, r7
 800c9dc:	bd80      	pop	{r7, pc}
 800c9de:	bf00      	nop

0800c9e0 <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800c9e0:	b580      	push	{r7, lr}
 800c9e2:	b084      	sub	sp, #16
 800c9e4:	af00      	add	r7, sp, #0
 800c9e6:	6078      	str	r0, [r7, #4]
 800c9e8:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 800c9ea:	683b      	ldr	r3, [r7, #0]
 800c9ec:	889b      	ldrh	r3, [r3, #4]
 800c9ee:	2b00      	cmp	r3, #0
 800c9f0:	d131      	bne.n	800ca56 <USBD_SetAddress+0x76>
 800c9f2:	683b      	ldr	r3, [r7, #0]
 800c9f4:	88db      	ldrh	r3, [r3, #6]
 800c9f6:	2b00      	cmp	r3, #0
 800c9f8:	d12d      	bne.n	800ca56 <USBD_SetAddress+0x76>
 800c9fa:	683b      	ldr	r3, [r7, #0]
 800c9fc:	885b      	ldrh	r3, [r3, #2]
 800c9fe:	2b7f      	cmp	r3, #127	@ 0x7f
 800ca00:	d829      	bhi.n	800ca56 <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 800ca02:	683b      	ldr	r3, [r7, #0]
 800ca04:	885b      	ldrh	r3, [r3, #2]
 800ca06:	b2db      	uxtb	r3, r3
 800ca08:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800ca0c:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800ca0e:	687b      	ldr	r3, [r7, #4]
 800ca10:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800ca14:	b2db      	uxtb	r3, r3
 800ca16:	2b03      	cmp	r3, #3
 800ca18:	d104      	bne.n	800ca24 <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 800ca1a:	6839      	ldr	r1, [r7, #0]
 800ca1c:	6878      	ldr	r0, [r7, #4]
 800ca1e:	f000 f9bc 	bl	800cd9a <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800ca22:	e01d      	b.n	800ca60 <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 800ca24:	687b      	ldr	r3, [r7, #4]
 800ca26:	7bfa      	ldrb	r2, [r7, #15]
 800ca28:	f883 229e 	strb.w	r2, [r3, #670]	@ 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 800ca2c:	7bfb      	ldrb	r3, [r7, #15]
 800ca2e:	4619      	mov	r1, r3
 800ca30:	6878      	ldr	r0, [r7, #4]
 800ca32:	f000 ff7b 	bl	800d92c <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 800ca36:	6878      	ldr	r0, [r7, #4]
 800ca38:	f000 fa86 	bl	800cf48 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 800ca3c:	7bfb      	ldrb	r3, [r7, #15]
 800ca3e:	2b00      	cmp	r3, #0
 800ca40:	d004      	beq.n	800ca4c <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800ca42:	687b      	ldr	r3, [r7, #4]
 800ca44:	2202      	movs	r2, #2
 800ca46:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800ca4a:	e009      	b.n	800ca60 <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 800ca4c:	687b      	ldr	r3, [r7, #4]
 800ca4e:	2201      	movs	r2, #1
 800ca50:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800ca54:	e004      	b.n	800ca60 <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 800ca56:	6839      	ldr	r1, [r7, #0]
 800ca58:	6878      	ldr	r0, [r7, #4]
 800ca5a:	f000 f99e 	bl	800cd9a <USBD_CtlError>
  }
}
 800ca5e:	bf00      	nop
 800ca60:	bf00      	nop
 800ca62:	3710      	adds	r7, #16
 800ca64:	46bd      	mov	sp, r7
 800ca66:	bd80      	pop	{r7, pc}

0800ca68 <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800ca68:	b580      	push	{r7, lr}
 800ca6a:	b084      	sub	sp, #16
 800ca6c:	af00      	add	r7, sp, #0
 800ca6e:	6078      	str	r0, [r7, #4]
 800ca70:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800ca72:	2300      	movs	r3, #0
 800ca74:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 800ca76:	683b      	ldr	r3, [r7, #0]
 800ca78:	885b      	ldrh	r3, [r3, #2]
 800ca7a:	b2da      	uxtb	r2, r3
 800ca7c:	4b4e      	ldr	r3, [pc, #312]	@ (800cbb8 <USBD_SetConfig+0x150>)
 800ca7e:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 800ca80:	4b4d      	ldr	r3, [pc, #308]	@ (800cbb8 <USBD_SetConfig+0x150>)
 800ca82:	781b      	ldrb	r3, [r3, #0]
 800ca84:	2b01      	cmp	r3, #1
 800ca86:	d905      	bls.n	800ca94 <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 800ca88:	6839      	ldr	r1, [r7, #0]
 800ca8a:	6878      	ldr	r0, [r7, #4]
 800ca8c:	f000 f985 	bl	800cd9a <USBD_CtlError>
    return USBD_FAIL;
 800ca90:	2303      	movs	r3, #3
 800ca92:	e08c      	b.n	800cbae <USBD_SetConfig+0x146>
  }

  switch (pdev->dev_state)
 800ca94:	687b      	ldr	r3, [r7, #4]
 800ca96:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800ca9a:	b2db      	uxtb	r3, r3
 800ca9c:	2b02      	cmp	r3, #2
 800ca9e:	d002      	beq.n	800caa6 <USBD_SetConfig+0x3e>
 800caa0:	2b03      	cmp	r3, #3
 800caa2:	d029      	beq.n	800caf8 <USBD_SetConfig+0x90>
 800caa4:	e075      	b.n	800cb92 <USBD_SetConfig+0x12a>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 800caa6:	4b44      	ldr	r3, [pc, #272]	@ (800cbb8 <USBD_SetConfig+0x150>)
 800caa8:	781b      	ldrb	r3, [r3, #0]
 800caaa:	2b00      	cmp	r3, #0
 800caac:	d020      	beq.n	800caf0 <USBD_SetConfig+0x88>
      {
        pdev->dev_config = cfgidx;
 800caae:	4b42      	ldr	r3, [pc, #264]	@ (800cbb8 <USBD_SetConfig+0x150>)
 800cab0:	781b      	ldrb	r3, [r3, #0]
 800cab2:	461a      	mov	r2, r3
 800cab4:	687b      	ldr	r3, [r7, #4]
 800cab6:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 800cab8:	4b3f      	ldr	r3, [pc, #252]	@ (800cbb8 <USBD_SetConfig+0x150>)
 800caba:	781b      	ldrb	r3, [r3, #0]
 800cabc:	4619      	mov	r1, r3
 800cabe:	6878      	ldr	r0, [r7, #4]
 800cac0:	f7fe ffe3 	bl	800ba8a <USBD_SetClassConfig>
 800cac4:	4603      	mov	r3, r0
 800cac6:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 800cac8:	7bfb      	ldrb	r3, [r7, #15]
 800caca:	2b00      	cmp	r3, #0
 800cacc:	d008      	beq.n	800cae0 <USBD_SetConfig+0x78>
        {
          USBD_CtlError(pdev, req);
 800cace:	6839      	ldr	r1, [r7, #0]
 800cad0:	6878      	ldr	r0, [r7, #4]
 800cad2:	f000 f962 	bl	800cd9a <USBD_CtlError>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800cad6:	687b      	ldr	r3, [r7, #4]
 800cad8:	2202      	movs	r2, #2
 800cada:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800cade:	e065      	b.n	800cbac <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 800cae0:	6878      	ldr	r0, [r7, #4]
 800cae2:	f000 fa31 	bl	800cf48 <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 800cae6:	687b      	ldr	r3, [r7, #4]
 800cae8:	2203      	movs	r2, #3
 800caea:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 800caee:	e05d      	b.n	800cbac <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 800caf0:	6878      	ldr	r0, [r7, #4]
 800caf2:	f000 fa29 	bl	800cf48 <USBD_CtlSendStatus>
      break;
 800caf6:	e059      	b.n	800cbac <USBD_SetConfig+0x144>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 800caf8:	4b2f      	ldr	r3, [pc, #188]	@ (800cbb8 <USBD_SetConfig+0x150>)
 800cafa:	781b      	ldrb	r3, [r3, #0]
 800cafc:	2b00      	cmp	r3, #0
 800cafe:	d112      	bne.n	800cb26 <USBD_SetConfig+0xbe>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800cb00:	687b      	ldr	r3, [r7, #4]
 800cb02:	2202      	movs	r2, #2
 800cb04:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        pdev->dev_config = cfgidx;
 800cb08:	4b2b      	ldr	r3, [pc, #172]	@ (800cbb8 <USBD_SetConfig+0x150>)
 800cb0a:	781b      	ldrb	r3, [r3, #0]
 800cb0c:	461a      	mov	r2, r3
 800cb0e:	687b      	ldr	r3, [r7, #4]
 800cb10:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 800cb12:	4b29      	ldr	r3, [pc, #164]	@ (800cbb8 <USBD_SetConfig+0x150>)
 800cb14:	781b      	ldrb	r3, [r3, #0]
 800cb16:	4619      	mov	r1, r3
 800cb18:	6878      	ldr	r0, [r7, #4]
 800cb1a:	f7fe ffd2 	bl	800bac2 <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 800cb1e:	6878      	ldr	r0, [r7, #4]
 800cb20:	f000 fa12 	bl	800cf48 <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800cb24:	e042      	b.n	800cbac <USBD_SetConfig+0x144>
      else if (cfgidx != pdev->dev_config)
 800cb26:	4b24      	ldr	r3, [pc, #144]	@ (800cbb8 <USBD_SetConfig+0x150>)
 800cb28:	781b      	ldrb	r3, [r3, #0]
 800cb2a:	461a      	mov	r2, r3
 800cb2c:	687b      	ldr	r3, [r7, #4]
 800cb2e:	685b      	ldr	r3, [r3, #4]
 800cb30:	429a      	cmp	r2, r3
 800cb32:	d02a      	beq.n	800cb8a <USBD_SetConfig+0x122>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800cb34:	687b      	ldr	r3, [r7, #4]
 800cb36:	685b      	ldr	r3, [r3, #4]
 800cb38:	b2db      	uxtb	r3, r3
 800cb3a:	4619      	mov	r1, r3
 800cb3c:	6878      	ldr	r0, [r7, #4]
 800cb3e:	f7fe ffc0 	bl	800bac2 <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 800cb42:	4b1d      	ldr	r3, [pc, #116]	@ (800cbb8 <USBD_SetConfig+0x150>)
 800cb44:	781b      	ldrb	r3, [r3, #0]
 800cb46:	461a      	mov	r2, r3
 800cb48:	687b      	ldr	r3, [r7, #4]
 800cb4a:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 800cb4c:	4b1a      	ldr	r3, [pc, #104]	@ (800cbb8 <USBD_SetConfig+0x150>)
 800cb4e:	781b      	ldrb	r3, [r3, #0]
 800cb50:	4619      	mov	r1, r3
 800cb52:	6878      	ldr	r0, [r7, #4]
 800cb54:	f7fe ff99 	bl	800ba8a <USBD_SetClassConfig>
 800cb58:	4603      	mov	r3, r0
 800cb5a:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 800cb5c:	7bfb      	ldrb	r3, [r7, #15]
 800cb5e:	2b00      	cmp	r3, #0
 800cb60:	d00f      	beq.n	800cb82 <USBD_SetConfig+0x11a>
          USBD_CtlError(pdev, req);
 800cb62:	6839      	ldr	r1, [r7, #0]
 800cb64:	6878      	ldr	r0, [r7, #4]
 800cb66:	f000 f918 	bl	800cd9a <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800cb6a:	687b      	ldr	r3, [r7, #4]
 800cb6c:	685b      	ldr	r3, [r3, #4]
 800cb6e:	b2db      	uxtb	r3, r3
 800cb70:	4619      	mov	r1, r3
 800cb72:	6878      	ldr	r0, [r7, #4]
 800cb74:	f7fe ffa5 	bl	800bac2 <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800cb78:	687b      	ldr	r3, [r7, #4]
 800cb7a:	2202      	movs	r2, #2
 800cb7c:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 800cb80:	e014      	b.n	800cbac <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 800cb82:	6878      	ldr	r0, [r7, #4]
 800cb84:	f000 f9e0 	bl	800cf48 <USBD_CtlSendStatus>
      break;
 800cb88:	e010      	b.n	800cbac <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 800cb8a:	6878      	ldr	r0, [r7, #4]
 800cb8c:	f000 f9dc 	bl	800cf48 <USBD_CtlSendStatus>
      break;
 800cb90:	e00c      	b.n	800cbac <USBD_SetConfig+0x144>

    default:
      USBD_CtlError(pdev, req);
 800cb92:	6839      	ldr	r1, [r7, #0]
 800cb94:	6878      	ldr	r0, [r7, #4]
 800cb96:	f000 f900 	bl	800cd9a <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 800cb9a:	4b07      	ldr	r3, [pc, #28]	@ (800cbb8 <USBD_SetConfig+0x150>)
 800cb9c:	781b      	ldrb	r3, [r3, #0]
 800cb9e:	4619      	mov	r1, r3
 800cba0:	6878      	ldr	r0, [r7, #4]
 800cba2:	f7fe ff8e 	bl	800bac2 <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 800cba6:	2303      	movs	r3, #3
 800cba8:	73fb      	strb	r3, [r7, #15]
      break;
 800cbaa:	bf00      	nop
  }

  return ret;
 800cbac:	7bfb      	ldrb	r3, [r7, #15]
}
 800cbae:	4618      	mov	r0, r3
 800cbb0:	3710      	adds	r7, #16
 800cbb2:	46bd      	mov	sp, r7
 800cbb4:	bd80      	pop	{r7, pc}
 800cbb6:	bf00      	nop
 800cbb8:	20004e14 	.word	0x20004e14

0800cbbc <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800cbbc:	b580      	push	{r7, lr}
 800cbbe:	b082      	sub	sp, #8
 800cbc0:	af00      	add	r7, sp, #0
 800cbc2:	6078      	str	r0, [r7, #4]
 800cbc4:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 800cbc6:	683b      	ldr	r3, [r7, #0]
 800cbc8:	88db      	ldrh	r3, [r3, #6]
 800cbca:	2b01      	cmp	r3, #1
 800cbcc:	d004      	beq.n	800cbd8 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 800cbce:	6839      	ldr	r1, [r7, #0]
 800cbd0:	6878      	ldr	r0, [r7, #4]
 800cbd2:	f000 f8e2 	bl	800cd9a <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 800cbd6:	e023      	b.n	800cc20 <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 800cbd8:	687b      	ldr	r3, [r7, #4]
 800cbda:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800cbde:	b2db      	uxtb	r3, r3
 800cbe0:	2b02      	cmp	r3, #2
 800cbe2:	dc02      	bgt.n	800cbea <USBD_GetConfig+0x2e>
 800cbe4:	2b00      	cmp	r3, #0
 800cbe6:	dc03      	bgt.n	800cbf0 <USBD_GetConfig+0x34>
 800cbe8:	e015      	b.n	800cc16 <USBD_GetConfig+0x5a>
 800cbea:	2b03      	cmp	r3, #3
 800cbec:	d00b      	beq.n	800cc06 <USBD_GetConfig+0x4a>
 800cbee:	e012      	b.n	800cc16 <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 800cbf0:	687b      	ldr	r3, [r7, #4]
 800cbf2:	2200      	movs	r2, #0
 800cbf4:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 800cbf6:	687b      	ldr	r3, [r7, #4]
 800cbf8:	3308      	adds	r3, #8
 800cbfa:	2201      	movs	r2, #1
 800cbfc:	4619      	mov	r1, r3
 800cbfe:	6878      	ldr	r0, [r7, #4]
 800cc00:	f000 f948 	bl	800ce94 <USBD_CtlSendData>
        break;
 800cc04:	e00c      	b.n	800cc20 <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 800cc06:	687b      	ldr	r3, [r7, #4]
 800cc08:	3304      	adds	r3, #4
 800cc0a:	2201      	movs	r2, #1
 800cc0c:	4619      	mov	r1, r3
 800cc0e:	6878      	ldr	r0, [r7, #4]
 800cc10:	f000 f940 	bl	800ce94 <USBD_CtlSendData>
        break;
 800cc14:	e004      	b.n	800cc20 <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 800cc16:	6839      	ldr	r1, [r7, #0]
 800cc18:	6878      	ldr	r0, [r7, #4]
 800cc1a:	f000 f8be 	bl	800cd9a <USBD_CtlError>
        break;
 800cc1e:	bf00      	nop
}
 800cc20:	bf00      	nop
 800cc22:	3708      	adds	r7, #8
 800cc24:	46bd      	mov	sp, r7
 800cc26:	bd80      	pop	{r7, pc}

0800cc28 <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800cc28:	b580      	push	{r7, lr}
 800cc2a:	b082      	sub	sp, #8
 800cc2c:	af00      	add	r7, sp, #0
 800cc2e:	6078      	str	r0, [r7, #4]
 800cc30:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800cc32:	687b      	ldr	r3, [r7, #4]
 800cc34:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800cc38:	b2db      	uxtb	r3, r3
 800cc3a:	3b01      	subs	r3, #1
 800cc3c:	2b02      	cmp	r3, #2
 800cc3e:	d81e      	bhi.n	800cc7e <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 800cc40:	683b      	ldr	r3, [r7, #0]
 800cc42:	88db      	ldrh	r3, [r3, #6]
 800cc44:	2b02      	cmp	r3, #2
 800cc46:	d004      	beq.n	800cc52 <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 800cc48:	6839      	ldr	r1, [r7, #0]
 800cc4a:	6878      	ldr	r0, [r7, #4]
 800cc4c:	f000 f8a5 	bl	800cd9a <USBD_CtlError>
        break;
 800cc50:	e01a      	b.n	800cc88 <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 800cc52:	687b      	ldr	r3, [r7, #4]
 800cc54:	2201      	movs	r2, #1
 800cc56:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif /* USBD_SELF_POWERED */

      if (pdev->dev_remote_wakeup != 0U)
 800cc58:	687b      	ldr	r3, [r7, #4]
 800cc5a:	f8d3 32a4 	ldr.w	r3, [r3, #676]	@ 0x2a4
 800cc5e:	2b00      	cmp	r3, #0
 800cc60:	d005      	beq.n	800cc6e <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 800cc62:	687b      	ldr	r3, [r7, #4]
 800cc64:	68db      	ldr	r3, [r3, #12]
 800cc66:	f043 0202 	orr.w	r2, r3, #2
 800cc6a:	687b      	ldr	r3, [r7, #4]
 800cc6c:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 800cc6e:	687b      	ldr	r3, [r7, #4]
 800cc70:	330c      	adds	r3, #12
 800cc72:	2202      	movs	r2, #2
 800cc74:	4619      	mov	r1, r3
 800cc76:	6878      	ldr	r0, [r7, #4]
 800cc78:	f000 f90c 	bl	800ce94 <USBD_CtlSendData>
      break;
 800cc7c:	e004      	b.n	800cc88 <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 800cc7e:	6839      	ldr	r1, [r7, #0]
 800cc80:	6878      	ldr	r0, [r7, #4]
 800cc82:	f000 f88a 	bl	800cd9a <USBD_CtlError>
      break;
 800cc86:	bf00      	nop
  }
}
 800cc88:	bf00      	nop
 800cc8a:	3708      	adds	r7, #8
 800cc8c:	46bd      	mov	sp, r7
 800cc8e:	bd80      	pop	{r7, pc}

0800cc90 <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800cc90:	b580      	push	{r7, lr}
 800cc92:	b082      	sub	sp, #8
 800cc94:	af00      	add	r7, sp, #0
 800cc96:	6078      	str	r0, [r7, #4]
 800cc98:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800cc9a:	683b      	ldr	r3, [r7, #0]
 800cc9c:	885b      	ldrh	r3, [r3, #2]
 800cc9e:	2b01      	cmp	r3, #1
 800cca0:	d107      	bne.n	800ccb2 <USBD_SetFeature+0x22>
  {
    pdev->dev_remote_wakeup = 1U;
 800cca2:	687b      	ldr	r3, [r7, #4]
 800cca4:	2201      	movs	r2, #1
 800cca6:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 800ccaa:	6878      	ldr	r0, [r7, #4]
 800ccac:	f000 f94c 	bl	800cf48 <USBD_CtlSendStatus>
  }
  else
  {
    USBD_CtlError(pdev, req);
  }
}
 800ccb0:	e013      	b.n	800ccda <USBD_SetFeature+0x4a>
  else if (req->wValue == USB_FEATURE_TEST_MODE)
 800ccb2:	683b      	ldr	r3, [r7, #0]
 800ccb4:	885b      	ldrh	r3, [r3, #2]
 800ccb6:	2b02      	cmp	r3, #2
 800ccb8:	d10b      	bne.n	800ccd2 <USBD_SetFeature+0x42>
    pdev->dev_test_mode = (uint8_t)(req->wIndex >> 8);
 800ccba:	683b      	ldr	r3, [r7, #0]
 800ccbc:	889b      	ldrh	r3, [r3, #4]
 800ccbe:	0a1b      	lsrs	r3, r3, #8
 800ccc0:	b29b      	uxth	r3, r3
 800ccc2:	b2da      	uxtb	r2, r3
 800ccc4:	687b      	ldr	r3, [r7, #4]
 800ccc6:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
    (void)USBD_CtlSendStatus(pdev);
 800ccca:	6878      	ldr	r0, [r7, #4]
 800cccc:	f000 f93c 	bl	800cf48 <USBD_CtlSendStatus>
}
 800ccd0:	e003      	b.n	800ccda <USBD_SetFeature+0x4a>
    USBD_CtlError(pdev, req);
 800ccd2:	6839      	ldr	r1, [r7, #0]
 800ccd4:	6878      	ldr	r0, [r7, #4]
 800ccd6:	f000 f860 	bl	800cd9a <USBD_CtlError>
}
 800ccda:	bf00      	nop
 800ccdc:	3708      	adds	r7, #8
 800ccde:	46bd      	mov	sp, r7
 800cce0:	bd80      	pop	{r7, pc}

0800cce2 <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800cce2:	b580      	push	{r7, lr}
 800cce4:	b082      	sub	sp, #8
 800cce6:	af00      	add	r7, sp, #0
 800cce8:	6078      	str	r0, [r7, #4]
 800ccea:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800ccec:	687b      	ldr	r3, [r7, #4]
 800ccee:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800ccf2:	b2db      	uxtb	r3, r3
 800ccf4:	3b01      	subs	r3, #1
 800ccf6:	2b02      	cmp	r3, #2
 800ccf8:	d80b      	bhi.n	800cd12 <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800ccfa:	683b      	ldr	r3, [r7, #0]
 800ccfc:	885b      	ldrh	r3, [r3, #2]
 800ccfe:	2b01      	cmp	r3, #1
 800cd00:	d10c      	bne.n	800cd1c <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 800cd02:	687b      	ldr	r3, [r7, #4]
 800cd04:	2200      	movs	r2, #0
 800cd06:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 800cd0a:	6878      	ldr	r0, [r7, #4]
 800cd0c:	f000 f91c 	bl	800cf48 <USBD_CtlSendStatus>
      }
      break;
 800cd10:	e004      	b.n	800cd1c <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 800cd12:	6839      	ldr	r1, [r7, #0]
 800cd14:	6878      	ldr	r0, [r7, #4]
 800cd16:	f000 f840 	bl	800cd9a <USBD_CtlError>
      break;
 800cd1a:	e000      	b.n	800cd1e <USBD_ClrFeature+0x3c>
      break;
 800cd1c:	bf00      	nop
  }
}
 800cd1e:	bf00      	nop
 800cd20:	3708      	adds	r7, #8
 800cd22:	46bd      	mov	sp, r7
 800cd24:	bd80      	pop	{r7, pc}

0800cd26 <USBD_ParseSetupRequest>:
  * @param  req: usb request
  * @param  pdata: setup data pointer
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 800cd26:	b580      	push	{r7, lr}
 800cd28:	b084      	sub	sp, #16
 800cd2a:	af00      	add	r7, sp, #0
 800cd2c:	6078      	str	r0, [r7, #4]
 800cd2e:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 800cd30:	683b      	ldr	r3, [r7, #0]
 800cd32:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 800cd34:	68fb      	ldr	r3, [r7, #12]
 800cd36:	781a      	ldrb	r2, [r3, #0]
 800cd38:	687b      	ldr	r3, [r7, #4]
 800cd3a:	701a      	strb	r2, [r3, #0]

  pbuff++;
 800cd3c:	68fb      	ldr	r3, [r7, #12]
 800cd3e:	3301      	adds	r3, #1
 800cd40:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 800cd42:	68fb      	ldr	r3, [r7, #12]
 800cd44:	781a      	ldrb	r2, [r3, #0]
 800cd46:	687b      	ldr	r3, [r7, #4]
 800cd48:	705a      	strb	r2, [r3, #1]

  pbuff++;
 800cd4a:	68fb      	ldr	r3, [r7, #12]
 800cd4c:	3301      	adds	r3, #1
 800cd4e:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 800cd50:	68f8      	ldr	r0, [r7, #12]
 800cd52:	f7ff fa40 	bl	800c1d6 <SWAPBYTE>
 800cd56:	4603      	mov	r3, r0
 800cd58:	461a      	mov	r2, r3
 800cd5a:	687b      	ldr	r3, [r7, #4]
 800cd5c:	805a      	strh	r2, [r3, #2]

  pbuff++;
 800cd5e:	68fb      	ldr	r3, [r7, #12]
 800cd60:	3301      	adds	r3, #1
 800cd62:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800cd64:	68fb      	ldr	r3, [r7, #12]
 800cd66:	3301      	adds	r3, #1
 800cd68:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 800cd6a:	68f8      	ldr	r0, [r7, #12]
 800cd6c:	f7ff fa33 	bl	800c1d6 <SWAPBYTE>
 800cd70:	4603      	mov	r3, r0
 800cd72:	461a      	mov	r2, r3
 800cd74:	687b      	ldr	r3, [r7, #4]
 800cd76:	809a      	strh	r2, [r3, #4]

  pbuff++;
 800cd78:	68fb      	ldr	r3, [r7, #12]
 800cd7a:	3301      	adds	r3, #1
 800cd7c:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800cd7e:	68fb      	ldr	r3, [r7, #12]
 800cd80:	3301      	adds	r3, #1
 800cd82:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 800cd84:	68f8      	ldr	r0, [r7, #12]
 800cd86:	f7ff fa26 	bl	800c1d6 <SWAPBYTE>
 800cd8a:	4603      	mov	r3, r0
 800cd8c:	461a      	mov	r2, r3
 800cd8e:	687b      	ldr	r3, [r7, #4]
 800cd90:	80da      	strh	r2, [r3, #6]
}
 800cd92:	bf00      	nop
 800cd94:	3710      	adds	r7, #16
 800cd96:	46bd      	mov	sp, r7
 800cd98:	bd80      	pop	{r7, pc}

0800cd9a <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800cd9a:	b580      	push	{r7, lr}
 800cd9c:	b082      	sub	sp, #8
 800cd9e:	af00      	add	r7, sp, #0
 800cda0:	6078      	str	r0, [r7, #4]
 800cda2:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 800cda4:	2180      	movs	r1, #128	@ 0x80
 800cda6:	6878      	ldr	r0, [r7, #4]
 800cda8:	f000 fd56 	bl	800d858 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 800cdac:	2100      	movs	r1, #0
 800cdae:	6878      	ldr	r0, [r7, #4]
 800cdb0:	f000 fd52 	bl	800d858 <USBD_LL_StallEP>
}
 800cdb4:	bf00      	nop
 800cdb6:	3708      	adds	r7, #8
 800cdb8:	46bd      	mov	sp, r7
 800cdba:	bd80      	pop	{r7, pc}

0800cdbc <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 800cdbc:	b580      	push	{r7, lr}
 800cdbe:	b086      	sub	sp, #24
 800cdc0:	af00      	add	r7, sp, #0
 800cdc2:	60f8      	str	r0, [r7, #12]
 800cdc4:	60b9      	str	r1, [r7, #8]
 800cdc6:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 800cdc8:	2300      	movs	r3, #0
 800cdca:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 800cdcc:	68fb      	ldr	r3, [r7, #12]
 800cdce:	2b00      	cmp	r3, #0
 800cdd0:	d042      	beq.n	800ce58 <USBD_GetString+0x9c>
  {
    return;
  }

  pdesc = desc;
 800cdd2:	68fb      	ldr	r3, [r7, #12]
 800cdd4:	613b      	str	r3, [r7, #16]
  *len = MIN(USBD_MAX_STR_DESC_SIZ, ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U);
 800cdd6:	6938      	ldr	r0, [r7, #16]
 800cdd8:	f000 f842 	bl	800ce60 <USBD_GetLen>
 800cddc:	4603      	mov	r3, r0
 800cdde:	3301      	adds	r3, #1
 800cde0:	005b      	lsls	r3, r3, #1
 800cde2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800cde6:	d808      	bhi.n	800cdfa <USBD_GetString+0x3e>
 800cde8:	6938      	ldr	r0, [r7, #16]
 800cdea:	f000 f839 	bl	800ce60 <USBD_GetLen>
 800cdee:	4603      	mov	r3, r0
 800cdf0:	3301      	adds	r3, #1
 800cdf2:	b29b      	uxth	r3, r3
 800cdf4:	005b      	lsls	r3, r3, #1
 800cdf6:	b29a      	uxth	r2, r3
 800cdf8:	e001      	b.n	800cdfe <USBD_GetString+0x42>
 800cdfa:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800cdfe:	687b      	ldr	r3, [r7, #4]
 800ce00:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 800ce02:	7dfb      	ldrb	r3, [r7, #23]
 800ce04:	68ba      	ldr	r2, [r7, #8]
 800ce06:	4413      	add	r3, r2
 800ce08:	687a      	ldr	r2, [r7, #4]
 800ce0a:	7812      	ldrb	r2, [r2, #0]
 800ce0c:	701a      	strb	r2, [r3, #0]
  idx++;
 800ce0e:	7dfb      	ldrb	r3, [r7, #23]
 800ce10:	3301      	adds	r3, #1
 800ce12:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 800ce14:	7dfb      	ldrb	r3, [r7, #23]
 800ce16:	68ba      	ldr	r2, [r7, #8]
 800ce18:	4413      	add	r3, r2
 800ce1a:	2203      	movs	r2, #3
 800ce1c:	701a      	strb	r2, [r3, #0]
  idx++;
 800ce1e:	7dfb      	ldrb	r3, [r7, #23]
 800ce20:	3301      	adds	r3, #1
 800ce22:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 800ce24:	e013      	b.n	800ce4e <USBD_GetString+0x92>
  {
    unicode[idx] = *pdesc;
 800ce26:	7dfb      	ldrb	r3, [r7, #23]
 800ce28:	68ba      	ldr	r2, [r7, #8]
 800ce2a:	4413      	add	r3, r2
 800ce2c:	693a      	ldr	r2, [r7, #16]
 800ce2e:	7812      	ldrb	r2, [r2, #0]
 800ce30:	701a      	strb	r2, [r3, #0]
    pdesc++;
 800ce32:	693b      	ldr	r3, [r7, #16]
 800ce34:	3301      	adds	r3, #1
 800ce36:	613b      	str	r3, [r7, #16]
    idx++;
 800ce38:	7dfb      	ldrb	r3, [r7, #23]
 800ce3a:	3301      	adds	r3, #1
 800ce3c:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 800ce3e:	7dfb      	ldrb	r3, [r7, #23]
 800ce40:	68ba      	ldr	r2, [r7, #8]
 800ce42:	4413      	add	r3, r2
 800ce44:	2200      	movs	r2, #0
 800ce46:	701a      	strb	r2, [r3, #0]
    idx++;
 800ce48:	7dfb      	ldrb	r3, [r7, #23]
 800ce4a:	3301      	adds	r3, #1
 800ce4c:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 800ce4e:	693b      	ldr	r3, [r7, #16]
 800ce50:	781b      	ldrb	r3, [r3, #0]
 800ce52:	2b00      	cmp	r3, #0
 800ce54:	d1e7      	bne.n	800ce26 <USBD_GetString+0x6a>
 800ce56:	e000      	b.n	800ce5a <USBD_GetString+0x9e>
    return;
 800ce58:	bf00      	nop
  }
}
 800ce5a:	3718      	adds	r7, #24
 800ce5c:	46bd      	mov	sp, r7
 800ce5e:	bd80      	pop	{r7, pc}

0800ce60 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 800ce60:	b480      	push	{r7}
 800ce62:	b085      	sub	sp, #20
 800ce64:	af00      	add	r7, sp, #0
 800ce66:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 800ce68:	2300      	movs	r3, #0
 800ce6a:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 800ce6c:	687b      	ldr	r3, [r7, #4]
 800ce6e:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 800ce70:	e005      	b.n	800ce7e <USBD_GetLen+0x1e>
  {
    len++;
 800ce72:	7bfb      	ldrb	r3, [r7, #15]
 800ce74:	3301      	adds	r3, #1
 800ce76:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 800ce78:	68bb      	ldr	r3, [r7, #8]
 800ce7a:	3301      	adds	r3, #1
 800ce7c:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 800ce7e:	68bb      	ldr	r3, [r7, #8]
 800ce80:	781b      	ldrb	r3, [r3, #0]
 800ce82:	2b00      	cmp	r3, #0
 800ce84:	d1f5      	bne.n	800ce72 <USBD_GetLen+0x12>
  }

  return len;
 800ce86:	7bfb      	ldrb	r3, [r7, #15]
}
 800ce88:	4618      	mov	r0, r3
 800ce8a:	3714      	adds	r7, #20
 800ce8c:	46bd      	mov	sp, r7
 800ce8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ce92:	4770      	bx	lr

0800ce94 <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 800ce94:	b580      	push	{r7, lr}
 800ce96:	b084      	sub	sp, #16
 800ce98:	af00      	add	r7, sp, #0
 800ce9a:	60f8      	str	r0, [r7, #12]
 800ce9c:	60b9      	str	r1, [r7, #8]
 800ce9e:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 800cea0:	68fb      	ldr	r3, [r7, #12]
 800cea2:	2202      	movs	r2, #2
 800cea4:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_in[0].total_length = len;
 800cea8:	68fb      	ldr	r3, [r7, #12]
 800ceaa:	687a      	ldr	r2, [r7, #4]
 800ceac:	619a      	str	r2, [r3, #24]

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 800ceae:	68fb      	ldr	r3, [r7, #12]
 800ceb0:	687a      	ldr	r2, [r7, #4]
 800ceb2:	61da      	str	r2, [r3, #28]
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800ceb4:	687b      	ldr	r3, [r7, #4]
 800ceb6:	68ba      	ldr	r2, [r7, #8]
 800ceb8:	2100      	movs	r1, #0
 800ceba:	68f8      	ldr	r0, [r7, #12]
 800cebc:	f000 fd55 	bl	800d96a <USBD_LL_Transmit>

  return USBD_OK;
 800cec0:	2300      	movs	r3, #0
}
 800cec2:	4618      	mov	r0, r3
 800cec4:	3710      	adds	r7, #16
 800cec6:	46bd      	mov	sp, r7
 800cec8:	bd80      	pop	{r7, pc}

0800ceca <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 800ceca:	b580      	push	{r7, lr}
 800cecc:	b084      	sub	sp, #16
 800cece:	af00      	add	r7, sp, #0
 800ced0:	60f8      	str	r0, [r7, #12]
 800ced2:	60b9      	str	r1, [r7, #8]
 800ced4:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800ced6:	687b      	ldr	r3, [r7, #4]
 800ced8:	68ba      	ldr	r2, [r7, #8]
 800ceda:	2100      	movs	r1, #0
 800cedc:	68f8      	ldr	r0, [r7, #12]
 800cede:	f000 fd44 	bl	800d96a <USBD_LL_Transmit>

  return USBD_OK;
 800cee2:	2300      	movs	r3, #0
}
 800cee4:	4618      	mov	r0, r3
 800cee6:	3710      	adds	r7, #16
 800cee8:	46bd      	mov	sp, r7
 800ceea:	bd80      	pop	{r7, pc}

0800ceec <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 800ceec:	b580      	push	{r7, lr}
 800ceee:	b084      	sub	sp, #16
 800cef0:	af00      	add	r7, sp, #0
 800cef2:	60f8      	str	r0, [r7, #12]
 800cef4:	60b9      	str	r1, [r7, #8]
 800cef6:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 800cef8:	68fb      	ldr	r3, [r7, #12]
 800cefa:	2203      	movs	r2, #3
 800cefc:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_out[0].total_length = len;
 800cf00:	68fb      	ldr	r3, [r7, #12]
 800cf02:	687a      	ldr	r2, [r7, #4]
 800cf04:	f8c3 2158 	str.w	r2, [r3, #344]	@ 0x158

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 800cf08:	68fb      	ldr	r3, [r7, #12]
 800cf0a:	687a      	ldr	r2, [r7, #4]
 800cf0c:	f8c3 215c 	str.w	r2, [r3, #348]	@ 0x15c
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800cf10:	687b      	ldr	r3, [r7, #4]
 800cf12:	68ba      	ldr	r2, [r7, #8]
 800cf14:	2100      	movs	r1, #0
 800cf16:	68f8      	ldr	r0, [r7, #12]
 800cf18:	f000 fd48 	bl	800d9ac <USBD_LL_PrepareReceive>

  return USBD_OK;
 800cf1c:	2300      	movs	r3, #0
}
 800cf1e:	4618      	mov	r0, r3
 800cf20:	3710      	adds	r7, #16
 800cf22:	46bd      	mov	sp, r7
 800cf24:	bd80      	pop	{r7, pc}

0800cf26 <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 800cf26:	b580      	push	{r7, lr}
 800cf28:	b084      	sub	sp, #16
 800cf2a:	af00      	add	r7, sp, #0
 800cf2c:	60f8      	str	r0, [r7, #12]
 800cf2e:	60b9      	str	r1, [r7, #8]
 800cf30:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800cf32:	687b      	ldr	r3, [r7, #4]
 800cf34:	68ba      	ldr	r2, [r7, #8]
 800cf36:	2100      	movs	r1, #0
 800cf38:	68f8      	ldr	r0, [r7, #12]
 800cf3a:	f000 fd37 	bl	800d9ac <USBD_LL_PrepareReceive>

  return USBD_OK;
 800cf3e:	2300      	movs	r3, #0
}
 800cf40:	4618      	mov	r0, r3
 800cf42:	3710      	adds	r7, #16
 800cf44:	46bd      	mov	sp, r7
 800cf46:	bd80      	pop	{r7, pc}

0800cf48 <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 800cf48:	b580      	push	{r7, lr}
 800cf4a:	b082      	sub	sp, #8
 800cf4c:	af00      	add	r7, sp, #0
 800cf4e:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800cf50:	687b      	ldr	r3, [r7, #4]
 800cf52:	2204      	movs	r2, #4
 800cf54:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 800cf58:	2300      	movs	r3, #0
 800cf5a:	2200      	movs	r2, #0
 800cf5c:	2100      	movs	r1, #0
 800cf5e:	6878      	ldr	r0, [r7, #4]
 800cf60:	f000 fd03 	bl	800d96a <USBD_LL_Transmit>

  return USBD_OK;
 800cf64:	2300      	movs	r3, #0
}
 800cf66:	4618      	mov	r0, r3
 800cf68:	3708      	adds	r7, #8
 800cf6a:	46bd      	mov	sp, r7
 800cf6c:	bd80      	pop	{r7, pc}

0800cf6e <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 800cf6e:	b580      	push	{r7, lr}
 800cf70:	b082      	sub	sp, #8
 800cf72:	af00      	add	r7, sp, #0
 800cf74:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 800cf76:	687b      	ldr	r3, [r7, #4]
 800cf78:	2205      	movs	r2, #5
 800cf7a:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800cf7e:	2300      	movs	r3, #0
 800cf80:	2200      	movs	r2, #0
 800cf82:	2100      	movs	r1, #0
 800cf84:	6878      	ldr	r0, [r7, #4]
 800cf86:	f000 fd11 	bl	800d9ac <USBD_LL_PrepareReceive>

  return USBD_OK;
 800cf8a:	2300      	movs	r3, #0
}
 800cf8c:	4618      	mov	r0, r3
 800cf8e:	3708      	adds	r7, #8
 800cf90:	46bd      	mov	sp, r7
 800cf92:	bd80      	pop	{r7, pc}

0800cf94 <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 800cf94:	b480      	push	{r7}
 800cf96:	b087      	sub	sp, #28
 800cf98:	af00      	add	r7, sp, #0
 800cf9a:	60f8      	str	r0, [r7, #12]
 800cf9c:	60b9      	str	r1, [r7, #8]
 800cf9e:	4613      	mov	r3, r2
 800cfa0:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 800cfa2:	2301      	movs	r3, #1
 800cfa4:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 800cfa6:	2300      	movs	r3, #0
 800cfa8:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 800cfaa:	4b1f      	ldr	r3, [pc, #124]	@ (800d028 <FATFS_LinkDriverEx+0x94>)
 800cfac:	7a5b      	ldrb	r3, [r3, #9]
 800cfae:	b2db      	uxtb	r3, r3
 800cfb0:	2b00      	cmp	r3, #0
 800cfb2:	d131      	bne.n	800d018 <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 800cfb4:	4b1c      	ldr	r3, [pc, #112]	@ (800d028 <FATFS_LinkDriverEx+0x94>)
 800cfb6:	7a5b      	ldrb	r3, [r3, #9]
 800cfb8:	b2db      	uxtb	r3, r3
 800cfba:	461a      	mov	r2, r3
 800cfbc:	4b1a      	ldr	r3, [pc, #104]	@ (800d028 <FATFS_LinkDriverEx+0x94>)
 800cfbe:	2100      	movs	r1, #0
 800cfc0:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 800cfc2:	4b19      	ldr	r3, [pc, #100]	@ (800d028 <FATFS_LinkDriverEx+0x94>)
 800cfc4:	7a5b      	ldrb	r3, [r3, #9]
 800cfc6:	b2db      	uxtb	r3, r3
 800cfc8:	4a17      	ldr	r2, [pc, #92]	@ (800d028 <FATFS_LinkDriverEx+0x94>)
 800cfca:	009b      	lsls	r3, r3, #2
 800cfcc:	4413      	add	r3, r2
 800cfce:	68fa      	ldr	r2, [r7, #12]
 800cfd0:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 800cfd2:	4b15      	ldr	r3, [pc, #84]	@ (800d028 <FATFS_LinkDriverEx+0x94>)
 800cfd4:	7a5b      	ldrb	r3, [r3, #9]
 800cfd6:	b2db      	uxtb	r3, r3
 800cfd8:	461a      	mov	r2, r3
 800cfda:	4b13      	ldr	r3, [pc, #76]	@ (800d028 <FATFS_LinkDriverEx+0x94>)
 800cfdc:	4413      	add	r3, r2
 800cfde:	79fa      	ldrb	r2, [r7, #7]
 800cfe0:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 800cfe2:	4b11      	ldr	r3, [pc, #68]	@ (800d028 <FATFS_LinkDriverEx+0x94>)
 800cfe4:	7a5b      	ldrb	r3, [r3, #9]
 800cfe6:	b2db      	uxtb	r3, r3
 800cfe8:	1c5a      	adds	r2, r3, #1
 800cfea:	b2d1      	uxtb	r1, r2
 800cfec:	4a0e      	ldr	r2, [pc, #56]	@ (800d028 <FATFS_LinkDriverEx+0x94>)
 800cfee:	7251      	strb	r1, [r2, #9]
 800cff0:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 800cff2:	7dbb      	ldrb	r3, [r7, #22]
 800cff4:	3330      	adds	r3, #48	@ 0x30
 800cff6:	b2da      	uxtb	r2, r3
 800cff8:	68bb      	ldr	r3, [r7, #8]
 800cffa:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 800cffc:	68bb      	ldr	r3, [r7, #8]
 800cffe:	3301      	adds	r3, #1
 800d000:	223a      	movs	r2, #58	@ 0x3a
 800d002:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 800d004:	68bb      	ldr	r3, [r7, #8]
 800d006:	3302      	adds	r3, #2
 800d008:	222f      	movs	r2, #47	@ 0x2f
 800d00a:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 800d00c:	68bb      	ldr	r3, [r7, #8]
 800d00e:	3303      	adds	r3, #3
 800d010:	2200      	movs	r2, #0
 800d012:	701a      	strb	r2, [r3, #0]
    ret = 0;
 800d014:	2300      	movs	r3, #0
 800d016:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 800d018:	7dfb      	ldrb	r3, [r7, #23]
}
 800d01a:	4618      	mov	r0, r3
 800d01c:	371c      	adds	r7, #28
 800d01e:	46bd      	mov	sp, r7
 800d020:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d024:	4770      	bx	lr
 800d026:	bf00      	nop
 800d028:	20004e18 	.word	0x20004e18

0800d02c <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 800d02c:	b580      	push	{r7, lr}
 800d02e:	b082      	sub	sp, #8
 800d030:	af00      	add	r7, sp, #0
 800d032:	6078      	str	r0, [r7, #4]
 800d034:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 800d036:	2200      	movs	r2, #0
 800d038:	6839      	ldr	r1, [r7, #0]
 800d03a:	6878      	ldr	r0, [r7, #4]
 800d03c:	f7ff ffaa 	bl	800cf94 <FATFS_LinkDriverEx>
 800d040:	4603      	mov	r3, r0
}
 800d042:	4618      	mov	r0, r3
 800d044:	3708      	adds	r7, #8
 800d046:	46bd      	mov	sp, r7
 800d048:	bd80      	pop	{r7, pc}
	...

0800d04c <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 800d04c:	b580      	push	{r7, lr}
 800d04e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 800d050:	2200      	movs	r2, #0
 800d052:	4912      	ldr	r1, [pc, #72]	@ (800d09c <MX_USB_DEVICE_Init+0x50>)
 800d054:	4812      	ldr	r0, [pc, #72]	@ (800d0a0 <MX_USB_DEVICE_Init+0x54>)
 800d056:	f7fe fc9b 	bl	800b990 <USBD_Init>
 800d05a:	4603      	mov	r3, r0
 800d05c:	2b00      	cmp	r3, #0
 800d05e:	d001      	beq.n	800d064 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 800d060:	f7f4 fd68 	bl	8001b34 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 800d064:	490f      	ldr	r1, [pc, #60]	@ (800d0a4 <MX_USB_DEVICE_Init+0x58>)
 800d066:	480e      	ldr	r0, [pc, #56]	@ (800d0a0 <MX_USB_DEVICE_Init+0x54>)
 800d068:	f7fe fcc2 	bl	800b9f0 <USBD_RegisterClass>
 800d06c:	4603      	mov	r3, r0
 800d06e:	2b00      	cmp	r3, #0
 800d070:	d001      	beq.n	800d076 <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 800d072:	f7f4 fd5f 	bl	8001b34 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 800d076:	490c      	ldr	r1, [pc, #48]	@ (800d0a8 <MX_USB_DEVICE_Init+0x5c>)
 800d078:	4809      	ldr	r0, [pc, #36]	@ (800d0a0 <MX_USB_DEVICE_Init+0x54>)
 800d07a:	f7fe fbb9 	bl	800b7f0 <USBD_CDC_RegisterInterface>
 800d07e:	4603      	mov	r3, r0
 800d080:	2b00      	cmp	r3, #0
 800d082:	d001      	beq.n	800d088 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 800d084:	f7f4 fd56 	bl	8001b34 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 800d088:	4805      	ldr	r0, [pc, #20]	@ (800d0a0 <MX_USB_DEVICE_Init+0x54>)
 800d08a:	f7fe fce7 	bl	800ba5c <USBD_Start>
 800d08e:	4603      	mov	r3, r0
 800d090:	2b00      	cmp	r3, #0
 800d092:	d001      	beq.n	800d098 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 800d094:	f7f4 fd4e 	bl	8001b34 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 800d098:	bf00      	nop
 800d09a:	bd80      	pop	{r7, pc}
 800d09c:	2000011c 	.word	0x2000011c
 800d0a0:	20004e24 	.word	0x20004e24
 800d0a4:	20000088 	.word	0x20000088
 800d0a8:	20000108 	.word	0x20000108

0800d0ac <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 800d0ac:	b580      	push	{r7, lr}
 800d0ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 800d0b0:	2200      	movs	r2, #0
 800d0b2:	4905      	ldr	r1, [pc, #20]	@ (800d0c8 <CDC_Init_FS+0x1c>)
 800d0b4:	4805      	ldr	r0, [pc, #20]	@ (800d0cc <CDC_Init_FS+0x20>)
 800d0b6:	f7fe fbb5 	bl	800b824 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 800d0ba:	4905      	ldr	r1, [pc, #20]	@ (800d0d0 <CDC_Init_FS+0x24>)
 800d0bc:	4803      	ldr	r0, [pc, #12]	@ (800d0cc <CDC_Init_FS+0x20>)
 800d0be:	f7fe fbd3 	bl	800b868 <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 800d0c2:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 800d0c4:	4618      	mov	r0, r3
 800d0c6:	bd80      	pop	{r7, pc}
 800d0c8:	20005900 	.word	0x20005900
 800d0cc:	20004e24 	.word	0x20004e24
 800d0d0:	20005100 	.word	0x20005100

0800d0d4 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 800d0d4:	b480      	push	{r7}
 800d0d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 800d0d8:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 800d0da:	4618      	mov	r0, r3
 800d0dc:	46bd      	mov	sp, r7
 800d0de:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d0e2:	4770      	bx	lr

0800d0e4 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 800d0e4:	b480      	push	{r7}
 800d0e6:	b083      	sub	sp, #12
 800d0e8:	af00      	add	r7, sp, #0
 800d0ea:	4603      	mov	r3, r0
 800d0ec:	6039      	str	r1, [r7, #0]
 800d0ee:	71fb      	strb	r3, [r7, #7]
 800d0f0:	4613      	mov	r3, r2
 800d0f2:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 800d0f4:	79fb      	ldrb	r3, [r7, #7]
 800d0f6:	2b23      	cmp	r3, #35	@ 0x23
 800d0f8:	d84a      	bhi.n	800d190 <CDC_Control_FS+0xac>
 800d0fa:	a201      	add	r2, pc, #4	@ (adr r2, 800d100 <CDC_Control_FS+0x1c>)
 800d0fc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d100:	0800d191 	.word	0x0800d191
 800d104:	0800d191 	.word	0x0800d191
 800d108:	0800d191 	.word	0x0800d191
 800d10c:	0800d191 	.word	0x0800d191
 800d110:	0800d191 	.word	0x0800d191
 800d114:	0800d191 	.word	0x0800d191
 800d118:	0800d191 	.word	0x0800d191
 800d11c:	0800d191 	.word	0x0800d191
 800d120:	0800d191 	.word	0x0800d191
 800d124:	0800d191 	.word	0x0800d191
 800d128:	0800d191 	.word	0x0800d191
 800d12c:	0800d191 	.word	0x0800d191
 800d130:	0800d191 	.word	0x0800d191
 800d134:	0800d191 	.word	0x0800d191
 800d138:	0800d191 	.word	0x0800d191
 800d13c:	0800d191 	.word	0x0800d191
 800d140:	0800d191 	.word	0x0800d191
 800d144:	0800d191 	.word	0x0800d191
 800d148:	0800d191 	.word	0x0800d191
 800d14c:	0800d191 	.word	0x0800d191
 800d150:	0800d191 	.word	0x0800d191
 800d154:	0800d191 	.word	0x0800d191
 800d158:	0800d191 	.word	0x0800d191
 800d15c:	0800d191 	.word	0x0800d191
 800d160:	0800d191 	.word	0x0800d191
 800d164:	0800d191 	.word	0x0800d191
 800d168:	0800d191 	.word	0x0800d191
 800d16c:	0800d191 	.word	0x0800d191
 800d170:	0800d191 	.word	0x0800d191
 800d174:	0800d191 	.word	0x0800d191
 800d178:	0800d191 	.word	0x0800d191
 800d17c:	0800d191 	.word	0x0800d191
 800d180:	0800d191 	.word	0x0800d191
 800d184:	0800d191 	.word	0x0800d191
 800d188:	0800d191 	.word	0x0800d191
 800d18c:	0800d191 	.word	0x0800d191
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 800d190:	bf00      	nop
  }

  return (USBD_OK);
 800d192:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 800d194:	4618      	mov	r0, r3
 800d196:	370c      	adds	r7, #12
 800d198:	46bd      	mov	sp, r7
 800d19a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d19e:	4770      	bx	lr

0800d1a0 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 800d1a0:	b580      	push	{r7, lr}
 800d1a2:	b082      	sub	sp, #8
 800d1a4:	af00      	add	r7, sp, #0
 800d1a6:	6078      	str	r0, [r7, #4]
 800d1a8:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 800d1aa:	6879      	ldr	r1, [r7, #4]
 800d1ac:	4805      	ldr	r0, [pc, #20]	@ (800d1c4 <CDC_Receive_FS+0x24>)
 800d1ae:	f7fe fb5b 	bl	800b868 <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 800d1b2:	4804      	ldr	r0, [pc, #16]	@ (800d1c4 <CDC_Receive_FS+0x24>)
 800d1b4:	f7fe fbb6 	bl	800b924 <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 800d1b8:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 800d1ba:	4618      	mov	r0, r3
 800d1bc:	3708      	adds	r7, #8
 800d1be:	46bd      	mov	sp, r7
 800d1c0:	bd80      	pop	{r7, pc}
 800d1c2:	bf00      	nop
 800d1c4:	20004e24 	.word	0x20004e24

0800d1c8 <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 800d1c8:	b580      	push	{r7, lr}
 800d1ca:	b084      	sub	sp, #16
 800d1cc:	af00      	add	r7, sp, #0
 800d1ce:	6078      	str	r0, [r7, #4]
 800d1d0:	460b      	mov	r3, r1
 800d1d2:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 800d1d4:	2300      	movs	r3, #0
 800d1d6:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 7 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 800d1d8:	4b0d      	ldr	r3, [pc, #52]	@ (800d210 <CDC_Transmit_FS+0x48>)
 800d1da:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800d1de:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 800d1e0:	68bb      	ldr	r3, [r7, #8]
 800d1e2:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 800d1e6:	2b00      	cmp	r3, #0
 800d1e8:	d001      	beq.n	800d1ee <CDC_Transmit_FS+0x26>
    return USBD_BUSY;
 800d1ea:	2301      	movs	r3, #1
 800d1ec:	e00b      	b.n	800d206 <CDC_Transmit_FS+0x3e>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 800d1ee:	887b      	ldrh	r3, [r7, #2]
 800d1f0:	461a      	mov	r2, r3
 800d1f2:	6879      	ldr	r1, [r7, #4]
 800d1f4:	4806      	ldr	r0, [pc, #24]	@ (800d210 <CDC_Transmit_FS+0x48>)
 800d1f6:	f7fe fb15 	bl	800b824 <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 800d1fa:	4805      	ldr	r0, [pc, #20]	@ (800d210 <CDC_Transmit_FS+0x48>)
 800d1fc:	f7fe fb52 	bl	800b8a4 <USBD_CDC_TransmitPacket>
 800d200:	4603      	mov	r3, r0
 800d202:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 7 */
  return result;
 800d204:	7bfb      	ldrb	r3, [r7, #15]
}
 800d206:	4618      	mov	r0, r3
 800d208:	3710      	adds	r7, #16
 800d20a:	46bd      	mov	sp, r7
 800d20c:	bd80      	pop	{r7, pc}
 800d20e:	bf00      	nop
 800d210:	20004e24 	.word	0x20004e24

0800d214 <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 800d214:	b480      	push	{r7}
 800d216:	b087      	sub	sp, #28
 800d218:	af00      	add	r7, sp, #0
 800d21a:	60f8      	str	r0, [r7, #12]
 800d21c:	60b9      	str	r1, [r7, #8]
 800d21e:	4613      	mov	r3, r2
 800d220:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 800d222:	2300      	movs	r3, #0
 800d224:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 800d226:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800d22a:	4618      	mov	r0, r3
 800d22c:	371c      	adds	r7, #28
 800d22e:	46bd      	mov	sp, r7
 800d230:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d234:	4770      	bx	lr
	...

0800d238 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800d238:	b480      	push	{r7}
 800d23a:	b083      	sub	sp, #12
 800d23c:	af00      	add	r7, sp, #0
 800d23e:	4603      	mov	r3, r0
 800d240:	6039      	str	r1, [r7, #0]
 800d242:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 800d244:	683b      	ldr	r3, [r7, #0]
 800d246:	2212      	movs	r2, #18
 800d248:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 800d24a:	4b03      	ldr	r3, [pc, #12]	@ (800d258 <USBD_FS_DeviceDescriptor+0x20>)
}
 800d24c:	4618      	mov	r0, r3
 800d24e:	370c      	adds	r7, #12
 800d250:	46bd      	mov	sp, r7
 800d252:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d256:	4770      	bx	lr
 800d258:	20000138 	.word	0x20000138

0800d25c <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800d25c:	b480      	push	{r7}
 800d25e:	b083      	sub	sp, #12
 800d260:	af00      	add	r7, sp, #0
 800d262:	4603      	mov	r3, r0
 800d264:	6039      	str	r1, [r7, #0]
 800d266:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 800d268:	683b      	ldr	r3, [r7, #0]
 800d26a:	2204      	movs	r2, #4
 800d26c:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 800d26e:	4b03      	ldr	r3, [pc, #12]	@ (800d27c <USBD_FS_LangIDStrDescriptor+0x20>)
}
 800d270:	4618      	mov	r0, r3
 800d272:	370c      	adds	r7, #12
 800d274:	46bd      	mov	sp, r7
 800d276:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d27a:	4770      	bx	lr
 800d27c:	2000014c 	.word	0x2000014c

0800d280 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800d280:	b580      	push	{r7, lr}
 800d282:	b082      	sub	sp, #8
 800d284:	af00      	add	r7, sp, #0
 800d286:	4603      	mov	r3, r0
 800d288:	6039      	str	r1, [r7, #0]
 800d28a:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800d28c:	79fb      	ldrb	r3, [r7, #7]
 800d28e:	2b00      	cmp	r3, #0
 800d290:	d105      	bne.n	800d29e <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800d292:	683a      	ldr	r2, [r7, #0]
 800d294:	4907      	ldr	r1, [pc, #28]	@ (800d2b4 <USBD_FS_ProductStrDescriptor+0x34>)
 800d296:	4808      	ldr	r0, [pc, #32]	@ (800d2b8 <USBD_FS_ProductStrDescriptor+0x38>)
 800d298:	f7ff fd90 	bl	800cdbc <USBD_GetString>
 800d29c:	e004      	b.n	800d2a8 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800d29e:	683a      	ldr	r2, [r7, #0]
 800d2a0:	4904      	ldr	r1, [pc, #16]	@ (800d2b4 <USBD_FS_ProductStrDescriptor+0x34>)
 800d2a2:	4805      	ldr	r0, [pc, #20]	@ (800d2b8 <USBD_FS_ProductStrDescriptor+0x38>)
 800d2a4:	f7ff fd8a 	bl	800cdbc <USBD_GetString>
  }
  return USBD_StrDesc;
 800d2a8:	4b02      	ldr	r3, [pc, #8]	@ (800d2b4 <USBD_FS_ProductStrDescriptor+0x34>)
}
 800d2aa:	4618      	mov	r0, r3
 800d2ac:	3708      	adds	r7, #8
 800d2ae:	46bd      	mov	sp, r7
 800d2b0:	bd80      	pop	{r7, pc}
 800d2b2:	bf00      	nop
 800d2b4:	20006100 	.word	0x20006100
 800d2b8:	080160e0 	.word	0x080160e0

0800d2bc <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800d2bc:	b580      	push	{r7, lr}
 800d2be:	b082      	sub	sp, #8
 800d2c0:	af00      	add	r7, sp, #0
 800d2c2:	4603      	mov	r3, r0
 800d2c4:	6039      	str	r1, [r7, #0]
 800d2c6:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 800d2c8:	683a      	ldr	r2, [r7, #0]
 800d2ca:	4904      	ldr	r1, [pc, #16]	@ (800d2dc <USBD_FS_ManufacturerStrDescriptor+0x20>)
 800d2cc:	4804      	ldr	r0, [pc, #16]	@ (800d2e0 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 800d2ce:	f7ff fd75 	bl	800cdbc <USBD_GetString>
  return USBD_StrDesc;
 800d2d2:	4b02      	ldr	r3, [pc, #8]	@ (800d2dc <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 800d2d4:	4618      	mov	r0, r3
 800d2d6:	3708      	adds	r7, #8
 800d2d8:	46bd      	mov	sp, r7
 800d2da:	bd80      	pop	{r7, pc}
 800d2dc:	20006100 	.word	0x20006100
 800d2e0:	080160f8 	.word	0x080160f8

0800d2e4 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800d2e4:	b580      	push	{r7, lr}
 800d2e6:	b082      	sub	sp, #8
 800d2e8:	af00      	add	r7, sp, #0
 800d2ea:	4603      	mov	r3, r0
 800d2ec:	6039      	str	r1, [r7, #0]
 800d2ee:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 800d2f0:	683b      	ldr	r3, [r7, #0]
 800d2f2:	221a      	movs	r2, #26
 800d2f4:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 800d2f6:	f000 f843 	bl	800d380 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 800d2fa:	4b02      	ldr	r3, [pc, #8]	@ (800d304 <USBD_FS_SerialStrDescriptor+0x20>)
}
 800d2fc:	4618      	mov	r0, r3
 800d2fe:	3708      	adds	r7, #8
 800d300:	46bd      	mov	sp, r7
 800d302:	bd80      	pop	{r7, pc}
 800d304:	20000150 	.word	0x20000150

0800d308 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800d308:	b580      	push	{r7, lr}
 800d30a:	b082      	sub	sp, #8
 800d30c:	af00      	add	r7, sp, #0
 800d30e:	4603      	mov	r3, r0
 800d310:	6039      	str	r1, [r7, #0]
 800d312:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 800d314:	79fb      	ldrb	r3, [r7, #7]
 800d316:	2b00      	cmp	r3, #0
 800d318:	d105      	bne.n	800d326 <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800d31a:	683a      	ldr	r2, [r7, #0]
 800d31c:	4907      	ldr	r1, [pc, #28]	@ (800d33c <USBD_FS_ConfigStrDescriptor+0x34>)
 800d31e:	4808      	ldr	r0, [pc, #32]	@ (800d340 <USBD_FS_ConfigStrDescriptor+0x38>)
 800d320:	f7ff fd4c 	bl	800cdbc <USBD_GetString>
 800d324:	e004      	b.n	800d330 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800d326:	683a      	ldr	r2, [r7, #0]
 800d328:	4904      	ldr	r1, [pc, #16]	@ (800d33c <USBD_FS_ConfigStrDescriptor+0x34>)
 800d32a:	4805      	ldr	r0, [pc, #20]	@ (800d340 <USBD_FS_ConfigStrDescriptor+0x38>)
 800d32c:	f7ff fd46 	bl	800cdbc <USBD_GetString>
  }
  return USBD_StrDesc;
 800d330:	4b02      	ldr	r3, [pc, #8]	@ (800d33c <USBD_FS_ConfigStrDescriptor+0x34>)
}
 800d332:	4618      	mov	r0, r3
 800d334:	3708      	adds	r7, #8
 800d336:	46bd      	mov	sp, r7
 800d338:	bd80      	pop	{r7, pc}
 800d33a:	bf00      	nop
 800d33c:	20006100 	.word	0x20006100
 800d340:	0801610c 	.word	0x0801610c

0800d344 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800d344:	b580      	push	{r7, lr}
 800d346:	b082      	sub	sp, #8
 800d348:	af00      	add	r7, sp, #0
 800d34a:	4603      	mov	r3, r0
 800d34c:	6039      	str	r1, [r7, #0]
 800d34e:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800d350:	79fb      	ldrb	r3, [r7, #7]
 800d352:	2b00      	cmp	r3, #0
 800d354:	d105      	bne.n	800d362 <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800d356:	683a      	ldr	r2, [r7, #0]
 800d358:	4907      	ldr	r1, [pc, #28]	@ (800d378 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800d35a:	4808      	ldr	r0, [pc, #32]	@ (800d37c <USBD_FS_InterfaceStrDescriptor+0x38>)
 800d35c:	f7ff fd2e 	bl	800cdbc <USBD_GetString>
 800d360:	e004      	b.n	800d36c <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800d362:	683a      	ldr	r2, [r7, #0]
 800d364:	4904      	ldr	r1, [pc, #16]	@ (800d378 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800d366:	4805      	ldr	r0, [pc, #20]	@ (800d37c <USBD_FS_InterfaceStrDescriptor+0x38>)
 800d368:	f7ff fd28 	bl	800cdbc <USBD_GetString>
  }
  return USBD_StrDesc;
 800d36c:	4b02      	ldr	r3, [pc, #8]	@ (800d378 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 800d36e:	4618      	mov	r0, r3
 800d370:	3708      	adds	r7, #8
 800d372:	46bd      	mov	sp, r7
 800d374:	bd80      	pop	{r7, pc}
 800d376:	bf00      	nop
 800d378:	20006100 	.word	0x20006100
 800d37c:	08016118 	.word	0x08016118

0800d380 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 800d380:	b580      	push	{r7, lr}
 800d382:	b084      	sub	sp, #16
 800d384:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 800d386:	4b0f      	ldr	r3, [pc, #60]	@ (800d3c4 <Get_SerialNum+0x44>)
 800d388:	681b      	ldr	r3, [r3, #0]
 800d38a:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 800d38c:	4b0e      	ldr	r3, [pc, #56]	@ (800d3c8 <Get_SerialNum+0x48>)
 800d38e:	681b      	ldr	r3, [r3, #0]
 800d390:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 800d392:	4b0e      	ldr	r3, [pc, #56]	@ (800d3cc <Get_SerialNum+0x4c>)
 800d394:	681b      	ldr	r3, [r3, #0]
 800d396:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 800d398:	68fa      	ldr	r2, [r7, #12]
 800d39a:	687b      	ldr	r3, [r7, #4]
 800d39c:	4413      	add	r3, r2
 800d39e:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 800d3a0:	68fb      	ldr	r3, [r7, #12]
 800d3a2:	2b00      	cmp	r3, #0
 800d3a4:	d009      	beq.n	800d3ba <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 800d3a6:	2208      	movs	r2, #8
 800d3a8:	4909      	ldr	r1, [pc, #36]	@ (800d3d0 <Get_SerialNum+0x50>)
 800d3aa:	68f8      	ldr	r0, [r7, #12]
 800d3ac:	f000 f814 	bl	800d3d8 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 800d3b0:	2204      	movs	r2, #4
 800d3b2:	4908      	ldr	r1, [pc, #32]	@ (800d3d4 <Get_SerialNum+0x54>)
 800d3b4:	68b8      	ldr	r0, [r7, #8]
 800d3b6:	f000 f80f 	bl	800d3d8 <IntToUnicode>
  }
}
 800d3ba:	bf00      	nop
 800d3bc:	3710      	adds	r7, #16
 800d3be:	46bd      	mov	sp, r7
 800d3c0:	bd80      	pop	{r7, pc}
 800d3c2:	bf00      	nop
 800d3c4:	1fff7a10 	.word	0x1fff7a10
 800d3c8:	1fff7a14 	.word	0x1fff7a14
 800d3cc:	1fff7a18 	.word	0x1fff7a18
 800d3d0:	20000152 	.word	0x20000152
 800d3d4:	20000162 	.word	0x20000162

0800d3d8 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 800d3d8:	b480      	push	{r7}
 800d3da:	b087      	sub	sp, #28
 800d3dc:	af00      	add	r7, sp, #0
 800d3de:	60f8      	str	r0, [r7, #12]
 800d3e0:	60b9      	str	r1, [r7, #8]
 800d3e2:	4613      	mov	r3, r2
 800d3e4:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 800d3e6:	2300      	movs	r3, #0
 800d3e8:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 800d3ea:	2300      	movs	r3, #0
 800d3ec:	75fb      	strb	r3, [r7, #23]
 800d3ee:	e027      	b.n	800d440 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 800d3f0:	68fb      	ldr	r3, [r7, #12]
 800d3f2:	0f1b      	lsrs	r3, r3, #28
 800d3f4:	2b09      	cmp	r3, #9
 800d3f6:	d80b      	bhi.n	800d410 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 800d3f8:	68fb      	ldr	r3, [r7, #12]
 800d3fa:	0f1b      	lsrs	r3, r3, #28
 800d3fc:	b2da      	uxtb	r2, r3
 800d3fe:	7dfb      	ldrb	r3, [r7, #23]
 800d400:	005b      	lsls	r3, r3, #1
 800d402:	4619      	mov	r1, r3
 800d404:	68bb      	ldr	r3, [r7, #8]
 800d406:	440b      	add	r3, r1
 800d408:	3230      	adds	r2, #48	@ 0x30
 800d40a:	b2d2      	uxtb	r2, r2
 800d40c:	701a      	strb	r2, [r3, #0]
 800d40e:	e00a      	b.n	800d426 <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800d410:	68fb      	ldr	r3, [r7, #12]
 800d412:	0f1b      	lsrs	r3, r3, #28
 800d414:	b2da      	uxtb	r2, r3
 800d416:	7dfb      	ldrb	r3, [r7, #23]
 800d418:	005b      	lsls	r3, r3, #1
 800d41a:	4619      	mov	r1, r3
 800d41c:	68bb      	ldr	r3, [r7, #8]
 800d41e:	440b      	add	r3, r1
 800d420:	3237      	adds	r2, #55	@ 0x37
 800d422:	b2d2      	uxtb	r2, r2
 800d424:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 800d426:	68fb      	ldr	r3, [r7, #12]
 800d428:	011b      	lsls	r3, r3, #4
 800d42a:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 800d42c:	7dfb      	ldrb	r3, [r7, #23]
 800d42e:	005b      	lsls	r3, r3, #1
 800d430:	3301      	adds	r3, #1
 800d432:	68ba      	ldr	r2, [r7, #8]
 800d434:	4413      	add	r3, r2
 800d436:	2200      	movs	r2, #0
 800d438:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 800d43a:	7dfb      	ldrb	r3, [r7, #23]
 800d43c:	3301      	adds	r3, #1
 800d43e:	75fb      	strb	r3, [r7, #23]
 800d440:	7dfa      	ldrb	r2, [r7, #23]
 800d442:	79fb      	ldrb	r3, [r7, #7]
 800d444:	429a      	cmp	r2, r3
 800d446:	d3d3      	bcc.n	800d3f0 <IntToUnicode+0x18>
  }
}
 800d448:	bf00      	nop
 800d44a:	bf00      	nop
 800d44c:	371c      	adds	r7, #28
 800d44e:	46bd      	mov	sp, r7
 800d450:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d454:	4770      	bx	lr
	...

0800d458 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 800d458:	b580      	push	{r7, lr}
 800d45a:	b08a      	sub	sp, #40	@ 0x28
 800d45c:	af00      	add	r7, sp, #0
 800d45e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800d460:	f107 0314 	add.w	r3, r7, #20
 800d464:	2200      	movs	r2, #0
 800d466:	601a      	str	r2, [r3, #0]
 800d468:	605a      	str	r2, [r3, #4]
 800d46a:	609a      	str	r2, [r3, #8]
 800d46c:	60da      	str	r2, [r3, #12]
 800d46e:	611a      	str	r2, [r3, #16]
  if(pcdHandle->Instance==USB_OTG_FS)
 800d470:	687b      	ldr	r3, [r7, #4]
 800d472:	681b      	ldr	r3, [r3, #0]
 800d474:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800d478:	d147      	bne.n	800d50a <HAL_PCD_MspInit+0xb2>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800d47a:	2300      	movs	r3, #0
 800d47c:	613b      	str	r3, [r7, #16]
 800d47e:	4b25      	ldr	r3, [pc, #148]	@ (800d514 <HAL_PCD_MspInit+0xbc>)
 800d480:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800d482:	4a24      	ldr	r2, [pc, #144]	@ (800d514 <HAL_PCD_MspInit+0xbc>)
 800d484:	f043 0301 	orr.w	r3, r3, #1
 800d488:	6313      	str	r3, [r2, #48]	@ 0x30
 800d48a:	4b22      	ldr	r3, [pc, #136]	@ (800d514 <HAL_PCD_MspInit+0xbc>)
 800d48c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800d48e:	f003 0301 	and.w	r3, r3, #1
 800d492:	613b      	str	r3, [r7, #16]
 800d494:	693b      	ldr	r3, [r7, #16]
    /**USB_OTG_FS GPIO Configuration
    PA9     ------> USB_OTG_FS_VBUS
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 800d496:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800d49a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800d49c:	2300      	movs	r3, #0
 800d49e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800d4a0:	2300      	movs	r3, #0
 800d4a2:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800d4a4:	f107 0314 	add.w	r3, r7, #20
 800d4a8:	4619      	mov	r1, r3
 800d4aa:	481b      	ldr	r0, [pc, #108]	@ (800d518 <HAL_PCD_MspInit+0xc0>)
 800d4ac:	f7f6 fab4 	bl	8003a18 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 800d4b0:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 800d4b4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800d4b6:	2302      	movs	r3, #2
 800d4b8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800d4ba:	2300      	movs	r3, #0
 800d4bc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800d4be:	2303      	movs	r3, #3
 800d4c0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800d4c2:	230a      	movs	r3, #10
 800d4c4:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800d4c6:	f107 0314 	add.w	r3, r7, #20
 800d4ca:	4619      	mov	r1, r3
 800d4cc:	4812      	ldr	r0, [pc, #72]	@ (800d518 <HAL_PCD_MspInit+0xc0>)
 800d4ce:	f7f6 faa3 	bl	8003a18 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 800d4d2:	4b10      	ldr	r3, [pc, #64]	@ (800d514 <HAL_PCD_MspInit+0xbc>)
 800d4d4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800d4d6:	4a0f      	ldr	r2, [pc, #60]	@ (800d514 <HAL_PCD_MspInit+0xbc>)
 800d4d8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800d4dc:	6353      	str	r3, [r2, #52]	@ 0x34
 800d4de:	2300      	movs	r3, #0
 800d4e0:	60fb      	str	r3, [r7, #12]
 800d4e2:	4b0c      	ldr	r3, [pc, #48]	@ (800d514 <HAL_PCD_MspInit+0xbc>)
 800d4e4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800d4e6:	4a0b      	ldr	r2, [pc, #44]	@ (800d514 <HAL_PCD_MspInit+0xbc>)
 800d4e8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800d4ec:	6453      	str	r3, [r2, #68]	@ 0x44
 800d4ee:	4b09      	ldr	r3, [pc, #36]	@ (800d514 <HAL_PCD_MspInit+0xbc>)
 800d4f0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800d4f2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800d4f6:	60fb      	str	r3, [r7, #12]
 800d4f8:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 800d4fa:	2200      	movs	r2, #0
 800d4fc:	2100      	movs	r1, #0
 800d4fe:	2043      	movs	r0, #67	@ 0x43
 800d500:	f7f5 fde9 	bl	80030d6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 800d504:	2043      	movs	r0, #67	@ 0x43
 800d506:	f7f5 fe02 	bl	800310e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 800d50a:	bf00      	nop
 800d50c:	3728      	adds	r7, #40	@ 0x28
 800d50e:	46bd      	mov	sp, r7
 800d510:	bd80      	pop	{r7, pc}
 800d512:	bf00      	nop
 800d514:	40023800 	.word	0x40023800
 800d518:	40020000 	.word	0x40020000

0800d51c <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800d51c:	b580      	push	{r7, lr}
 800d51e:	b082      	sub	sp, #8
 800d520:	af00      	add	r7, sp, #0
 800d522:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 800d524:	687b      	ldr	r3, [r7, #4]
 800d526:	f8d3 24e0 	ldr.w	r2, [r3, #1248]	@ 0x4e0
 800d52a:	687b      	ldr	r3, [r7, #4]
 800d52c:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800d530:	4619      	mov	r1, r3
 800d532:	4610      	mov	r0, r2
 800d534:	f7fe fadf 	bl	800baf6 <USBD_LL_SetupStage>
}
 800d538:	bf00      	nop
 800d53a:	3708      	adds	r7, #8
 800d53c:	46bd      	mov	sp, r7
 800d53e:	bd80      	pop	{r7, pc}

0800d540 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800d540:	b580      	push	{r7, lr}
 800d542:	b082      	sub	sp, #8
 800d544:	af00      	add	r7, sp, #0
 800d546:	6078      	str	r0, [r7, #4]
 800d548:	460b      	mov	r3, r1
 800d54a:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 800d54c:	687b      	ldr	r3, [r7, #4]
 800d54e:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 800d552:	78fa      	ldrb	r2, [r7, #3]
 800d554:	6879      	ldr	r1, [r7, #4]
 800d556:	4613      	mov	r3, r2
 800d558:	00db      	lsls	r3, r3, #3
 800d55a:	4413      	add	r3, r2
 800d55c:	009b      	lsls	r3, r3, #2
 800d55e:	440b      	add	r3, r1
 800d560:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 800d564:	681a      	ldr	r2, [r3, #0]
 800d566:	78fb      	ldrb	r3, [r7, #3]
 800d568:	4619      	mov	r1, r3
 800d56a:	f7fe fb19 	bl	800bba0 <USBD_LL_DataOutStage>
}
 800d56e:	bf00      	nop
 800d570:	3708      	adds	r7, #8
 800d572:	46bd      	mov	sp, r7
 800d574:	bd80      	pop	{r7, pc}

0800d576 <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800d576:	b580      	push	{r7, lr}
 800d578:	b082      	sub	sp, #8
 800d57a:	af00      	add	r7, sp, #0
 800d57c:	6078      	str	r0, [r7, #4]
 800d57e:	460b      	mov	r3, r1
 800d580:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 800d582:	687b      	ldr	r3, [r7, #4]
 800d584:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 800d588:	78fa      	ldrb	r2, [r7, #3]
 800d58a:	6879      	ldr	r1, [r7, #4]
 800d58c:	4613      	mov	r3, r2
 800d58e:	00db      	lsls	r3, r3, #3
 800d590:	4413      	add	r3, r2
 800d592:	009b      	lsls	r3, r3, #2
 800d594:	440b      	add	r3, r1
 800d596:	3320      	adds	r3, #32
 800d598:	681a      	ldr	r2, [r3, #0]
 800d59a:	78fb      	ldrb	r3, [r7, #3]
 800d59c:	4619      	mov	r1, r3
 800d59e:	f7fe fbb2 	bl	800bd06 <USBD_LL_DataInStage>
}
 800d5a2:	bf00      	nop
 800d5a4:	3708      	adds	r7, #8
 800d5a6:	46bd      	mov	sp, r7
 800d5a8:	bd80      	pop	{r7, pc}

0800d5aa <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800d5aa:	b580      	push	{r7, lr}
 800d5ac:	b082      	sub	sp, #8
 800d5ae:	af00      	add	r7, sp, #0
 800d5b0:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 800d5b2:	687b      	ldr	r3, [r7, #4]
 800d5b4:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800d5b8:	4618      	mov	r0, r3
 800d5ba:	f7fe fcec 	bl	800bf96 <USBD_LL_SOF>
}
 800d5be:	bf00      	nop
 800d5c0:	3708      	adds	r7, #8
 800d5c2:	46bd      	mov	sp, r7
 800d5c4:	bd80      	pop	{r7, pc}

0800d5c6 <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800d5c6:	b580      	push	{r7, lr}
 800d5c8:	b084      	sub	sp, #16
 800d5ca:	af00      	add	r7, sp, #0
 800d5cc:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 800d5ce:	2301      	movs	r3, #1
 800d5d0:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed == PCD_SPEED_HIGH)
 800d5d2:	687b      	ldr	r3, [r7, #4]
 800d5d4:	79db      	ldrb	r3, [r3, #7]
 800d5d6:	2b00      	cmp	r3, #0
 800d5d8:	d102      	bne.n	800d5e0 <HAL_PCD_ResetCallback+0x1a>
  {
    speed = USBD_SPEED_HIGH;
 800d5da:	2300      	movs	r3, #0
 800d5dc:	73fb      	strb	r3, [r7, #15]
 800d5de:	e008      	b.n	800d5f2 <HAL_PCD_ResetCallback+0x2c>
  }
  else if ( hpcd->Init.speed == PCD_SPEED_FULL)
 800d5e0:	687b      	ldr	r3, [r7, #4]
 800d5e2:	79db      	ldrb	r3, [r3, #7]
 800d5e4:	2b02      	cmp	r3, #2
 800d5e6:	d102      	bne.n	800d5ee <HAL_PCD_ResetCallback+0x28>
  {
    speed = USBD_SPEED_FULL;
 800d5e8:	2301      	movs	r3, #1
 800d5ea:	73fb      	strb	r3, [r7, #15]
 800d5ec:	e001      	b.n	800d5f2 <HAL_PCD_ResetCallback+0x2c>
  }
  else
  {
    Error_Handler();
 800d5ee:	f7f4 faa1 	bl	8001b34 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 800d5f2:	687b      	ldr	r3, [r7, #4]
 800d5f4:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800d5f8:	7bfa      	ldrb	r2, [r7, #15]
 800d5fa:	4611      	mov	r1, r2
 800d5fc:	4618      	mov	r0, r3
 800d5fe:	f7fe fc86 	bl	800bf0e <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 800d602:	687b      	ldr	r3, [r7, #4]
 800d604:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800d608:	4618      	mov	r0, r3
 800d60a:	f7fe fc2e 	bl	800be6a <USBD_LL_Reset>
}
 800d60e:	bf00      	nop
 800d610:	3710      	adds	r7, #16
 800d612:	46bd      	mov	sp, r7
 800d614:	bd80      	pop	{r7, pc}
	...

0800d618 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800d618:	b580      	push	{r7, lr}
 800d61a:	b082      	sub	sp, #8
 800d61c:	af00      	add	r7, sp, #0
 800d61e:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 800d620:	687b      	ldr	r3, [r7, #4]
 800d622:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800d626:	4618      	mov	r0, r3
 800d628:	f7fe fc81 	bl	800bf2e <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 800d62c:	687b      	ldr	r3, [r7, #4]
 800d62e:	681b      	ldr	r3, [r3, #0]
 800d630:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800d634:	681b      	ldr	r3, [r3, #0]
 800d636:	687a      	ldr	r2, [r7, #4]
 800d638:	6812      	ldr	r2, [r2, #0]
 800d63a:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800d63e:	f043 0301 	orr.w	r3, r3, #1
 800d642:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 800d644:	687b      	ldr	r3, [r7, #4]
 800d646:	7adb      	ldrb	r3, [r3, #11]
 800d648:	2b00      	cmp	r3, #0
 800d64a:	d005      	beq.n	800d658 <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800d64c:	4b04      	ldr	r3, [pc, #16]	@ (800d660 <HAL_PCD_SuspendCallback+0x48>)
 800d64e:	691b      	ldr	r3, [r3, #16]
 800d650:	4a03      	ldr	r2, [pc, #12]	@ (800d660 <HAL_PCD_SuspendCallback+0x48>)
 800d652:	f043 0306 	orr.w	r3, r3, #6
 800d656:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 800d658:	bf00      	nop
 800d65a:	3708      	adds	r7, #8
 800d65c:	46bd      	mov	sp, r7
 800d65e:	bd80      	pop	{r7, pc}
 800d660:	e000ed00 	.word	0xe000ed00

0800d664 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800d664:	b580      	push	{r7, lr}
 800d666:	b082      	sub	sp, #8
 800d668:	af00      	add	r7, sp, #0
 800d66a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 800d66c:	687b      	ldr	r3, [r7, #4]
 800d66e:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800d672:	4618      	mov	r0, r3
 800d674:	f7fe fc77 	bl	800bf66 <USBD_LL_Resume>
}
 800d678:	bf00      	nop
 800d67a:	3708      	adds	r7, #8
 800d67c:	46bd      	mov	sp, r7
 800d67e:	bd80      	pop	{r7, pc}

0800d680 <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800d680:	b580      	push	{r7, lr}
 800d682:	b082      	sub	sp, #8
 800d684:	af00      	add	r7, sp, #0
 800d686:	6078      	str	r0, [r7, #4]
 800d688:	460b      	mov	r3, r1
 800d68a:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800d68c:	687b      	ldr	r3, [r7, #4]
 800d68e:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800d692:	78fa      	ldrb	r2, [r7, #3]
 800d694:	4611      	mov	r1, r2
 800d696:	4618      	mov	r0, r3
 800d698:	f7fe fccf 	bl	800c03a <USBD_LL_IsoOUTIncomplete>
}
 800d69c:	bf00      	nop
 800d69e:	3708      	adds	r7, #8
 800d6a0:	46bd      	mov	sp, r7
 800d6a2:	bd80      	pop	{r7, pc}

0800d6a4 <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800d6a4:	b580      	push	{r7, lr}
 800d6a6:	b082      	sub	sp, #8
 800d6a8:	af00      	add	r7, sp, #0
 800d6aa:	6078      	str	r0, [r7, #4]
 800d6ac:	460b      	mov	r3, r1
 800d6ae:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800d6b0:	687b      	ldr	r3, [r7, #4]
 800d6b2:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800d6b6:	78fa      	ldrb	r2, [r7, #3]
 800d6b8:	4611      	mov	r1, r2
 800d6ba:	4618      	mov	r0, r3
 800d6bc:	f7fe fc8b 	bl	800bfd6 <USBD_LL_IsoINIncomplete>
}
 800d6c0:	bf00      	nop
 800d6c2:	3708      	adds	r7, #8
 800d6c4:	46bd      	mov	sp, r7
 800d6c6:	bd80      	pop	{r7, pc}

0800d6c8 <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800d6c8:	b580      	push	{r7, lr}
 800d6ca:	b082      	sub	sp, #8
 800d6cc:	af00      	add	r7, sp, #0
 800d6ce:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 800d6d0:	687b      	ldr	r3, [r7, #4]
 800d6d2:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800d6d6:	4618      	mov	r0, r3
 800d6d8:	f7fe fce1 	bl	800c09e <USBD_LL_DevConnected>
}
 800d6dc:	bf00      	nop
 800d6de:	3708      	adds	r7, #8
 800d6e0:	46bd      	mov	sp, r7
 800d6e2:	bd80      	pop	{r7, pc}

0800d6e4 <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800d6e4:	b580      	push	{r7, lr}
 800d6e6:	b082      	sub	sp, #8
 800d6e8:	af00      	add	r7, sp, #0
 800d6ea:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 800d6ec:	687b      	ldr	r3, [r7, #4]
 800d6ee:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800d6f2:	4618      	mov	r0, r3
 800d6f4:	f7fe fcde 	bl	800c0b4 <USBD_LL_DevDisconnected>
}
 800d6f8:	bf00      	nop
 800d6fa:	3708      	adds	r7, #8
 800d6fc:	46bd      	mov	sp, r7
 800d6fe:	bd80      	pop	{r7, pc}

0800d700 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 800d700:	b580      	push	{r7, lr}
 800d702:	b082      	sub	sp, #8
 800d704:	af00      	add	r7, sp, #0
 800d706:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 800d708:	687b      	ldr	r3, [r7, #4]
 800d70a:	781b      	ldrb	r3, [r3, #0]
 800d70c:	2b00      	cmp	r3, #0
 800d70e:	d13c      	bne.n	800d78a <USBD_LL_Init+0x8a>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 800d710:	4a20      	ldr	r2, [pc, #128]	@ (800d794 <USBD_LL_Init+0x94>)
 800d712:	687b      	ldr	r3, [r7, #4]
 800d714:	f8c2 34e0 	str.w	r3, [r2, #1248]	@ 0x4e0
  pdev->pData = &hpcd_USB_OTG_FS;
 800d718:	687b      	ldr	r3, [r7, #4]
 800d71a:	4a1e      	ldr	r2, [pc, #120]	@ (800d794 <USBD_LL_Init+0x94>)
 800d71c:	f8c3 22c8 	str.w	r2, [r3, #712]	@ 0x2c8

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 800d720:	4b1c      	ldr	r3, [pc, #112]	@ (800d794 <USBD_LL_Init+0x94>)
 800d722:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 800d726:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 800d728:	4b1a      	ldr	r3, [pc, #104]	@ (800d794 <USBD_LL_Init+0x94>)
 800d72a:	2204      	movs	r2, #4
 800d72c:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 800d72e:	4b19      	ldr	r3, [pc, #100]	@ (800d794 <USBD_LL_Init+0x94>)
 800d730:	2202      	movs	r2, #2
 800d732:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 800d734:	4b17      	ldr	r3, [pc, #92]	@ (800d794 <USBD_LL_Init+0x94>)
 800d736:	2200      	movs	r2, #0
 800d738:	719a      	strb	r2, [r3, #6]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 800d73a:	4b16      	ldr	r3, [pc, #88]	@ (800d794 <USBD_LL_Init+0x94>)
 800d73c:	2202      	movs	r2, #2
 800d73e:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 800d740:	4b14      	ldr	r3, [pc, #80]	@ (800d794 <USBD_LL_Init+0x94>)
 800d742:	2200      	movs	r2, #0
 800d744:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 800d746:	4b13      	ldr	r3, [pc, #76]	@ (800d794 <USBD_LL_Init+0x94>)
 800d748:	2200      	movs	r2, #0
 800d74a:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 800d74c:	4b11      	ldr	r3, [pc, #68]	@ (800d794 <USBD_LL_Init+0x94>)
 800d74e:	2200      	movs	r2, #0
 800d750:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = ENABLE;
 800d752:	4b10      	ldr	r3, [pc, #64]	@ (800d794 <USBD_LL_Init+0x94>)
 800d754:	2201      	movs	r2, #1
 800d756:	739a      	strb	r2, [r3, #14]
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 800d758:	4b0e      	ldr	r3, [pc, #56]	@ (800d794 <USBD_LL_Init+0x94>)
 800d75a:	2200      	movs	r2, #0
 800d75c:	73da      	strb	r2, [r3, #15]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 800d75e:	480d      	ldr	r0, [pc, #52]	@ (800d794 <USBD_LL_Init+0x94>)
 800d760:	f7f8 f861 	bl	8005826 <HAL_PCD_Init>
 800d764:	4603      	mov	r3, r0
 800d766:	2b00      	cmp	r3, #0
 800d768:	d001      	beq.n	800d76e <USBD_LL_Init+0x6e>
  {
    Error_Handler( );
 800d76a:	f7f4 f9e3 	bl	8001b34 <Error_Handler>
  HAL_PCD_RegisterDataOutStageCallback(&hpcd_USB_OTG_FS, PCD_DataOutStageCallback);
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 800d76e:	2180      	movs	r1, #128	@ 0x80
 800d770:	4808      	ldr	r0, [pc, #32]	@ (800d794 <USBD_LL_Init+0x94>)
 800d772:	f7f9 fa8e 	bl	8006c92 <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 800d776:	2240      	movs	r2, #64	@ 0x40
 800d778:	2100      	movs	r1, #0
 800d77a:	4806      	ldr	r0, [pc, #24]	@ (800d794 <USBD_LL_Init+0x94>)
 800d77c:	f7f9 fa42 	bl	8006c04 <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 800d780:	2280      	movs	r2, #128	@ 0x80
 800d782:	2101      	movs	r1, #1
 800d784:	4803      	ldr	r0, [pc, #12]	@ (800d794 <USBD_LL_Init+0x94>)
 800d786:	f7f9 fa3d 	bl	8006c04 <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
 800d78a:	2300      	movs	r3, #0
}
 800d78c:	4618      	mov	r0, r3
 800d78e:	3708      	adds	r7, #8
 800d790:	46bd      	mov	sp, r7
 800d792:	bd80      	pop	{r7, pc}
 800d794:	20006300 	.word	0x20006300

0800d798 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 800d798:	b580      	push	{r7, lr}
 800d79a:	b084      	sub	sp, #16
 800d79c:	af00      	add	r7, sp, #0
 800d79e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800d7a0:	2300      	movs	r3, #0
 800d7a2:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800d7a4:	2300      	movs	r3, #0
 800d7a6:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 800d7a8:	687b      	ldr	r3, [r7, #4]
 800d7aa:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800d7ae:	4618      	mov	r0, r3
 800d7b0:	f7f8 f948 	bl	8005a44 <HAL_PCD_Start>
 800d7b4:	4603      	mov	r3, r0
 800d7b6:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800d7b8:	7bfb      	ldrb	r3, [r7, #15]
 800d7ba:	4618      	mov	r0, r3
 800d7bc:	f000 f942 	bl	800da44 <USBD_Get_USB_Status>
 800d7c0:	4603      	mov	r3, r0
 800d7c2:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800d7c4:	7bbb      	ldrb	r3, [r7, #14]
}
 800d7c6:	4618      	mov	r0, r3
 800d7c8:	3710      	adds	r7, #16
 800d7ca:	46bd      	mov	sp, r7
 800d7cc:	bd80      	pop	{r7, pc}

0800d7ce <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 800d7ce:	b580      	push	{r7, lr}
 800d7d0:	b084      	sub	sp, #16
 800d7d2:	af00      	add	r7, sp, #0
 800d7d4:	6078      	str	r0, [r7, #4]
 800d7d6:	4608      	mov	r0, r1
 800d7d8:	4611      	mov	r1, r2
 800d7da:	461a      	mov	r2, r3
 800d7dc:	4603      	mov	r3, r0
 800d7de:	70fb      	strb	r3, [r7, #3]
 800d7e0:	460b      	mov	r3, r1
 800d7e2:	70bb      	strb	r3, [r7, #2]
 800d7e4:	4613      	mov	r3, r2
 800d7e6:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800d7e8:	2300      	movs	r3, #0
 800d7ea:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800d7ec:	2300      	movs	r3, #0
 800d7ee:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 800d7f0:	687b      	ldr	r3, [r7, #4]
 800d7f2:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800d7f6:	78bb      	ldrb	r3, [r7, #2]
 800d7f8:	883a      	ldrh	r2, [r7, #0]
 800d7fa:	78f9      	ldrb	r1, [r7, #3]
 800d7fc:	f7f8 fe1c 	bl	8006438 <HAL_PCD_EP_Open>
 800d800:	4603      	mov	r3, r0
 800d802:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800d804:	7bfb      	ldrb	r3, [r7, #15]
 800d806:	4618      	mov	r0, r3
 800d808:	f000 f91c 	bl	800da44 <USBD_Get_USB_Status>
 800d80c:	4603      	mov	r3, r0
 800d80e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800d810:	7bbb      	ldrb	r3, [r7, #14]
}
 800d812:	4618      	mov	r0, r3
 800d814:	3710      	adds	r7, #16
 800d816:	46bd      	mov	sp, r7
 800d818:	bd80      	pop	{r7, pc}

0800d81a <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800d81a:	b580      	push	{r7, lr}
 800d81c:	b084      	sub	sp, #16
 800d81e:	af00      	add	r7, sp, #0
 800d820:	6078      	str	r0, [r7, #4]
 800d822:	460b      	mov	r3, r1
 800d824:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800d826:	2300      	movs	r3, #0
 800d828:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800d82a:	2300      	movs	r3, #0
 800d82c:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 800d82e:	687b      	ldr	r3, [r7, #4]
 800d830:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800d834:	78fa      	ldrb	r2, [r7, #3]
 800d836:	4611      	mov	r1, r2
 800d838:	4618      	mov	r0, r3
 800d83a:	f7f8 fe67 	bl	800650c <HAL_PCD_EP_Close>
 800d83e:	4603      	mov	r3, r0
 800d840:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800d842:	7bfb      	ldrb	r3, [r7, #15]
 800d844:	4618      	mov	r0, r3
 800d846:	f000 f8fd 	bl	800da44 <USBD_Get_USB_Status>
 800d84a:	4603      	mov	r3, r0
 800d84c:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800d84e:	7bbb      	ldrb	r3, [r7, #14]
}
 800d850:	4618      	mov	r0, r3
 800d852:	3710      	adds	r7, #16
 800d854:	46bd      	mov	sp, r7
 800d856:	bd80      	pop	{r7, pc}

0800d858 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800d858:	b580      	push	{r7, lr}
 800d85a:	b084      	sub	sp, #16
 800d85c:	af00      	add	r7, sp, #0
 800d85e:	6078      	str	r0, [r7, #4]
 800d860:	460b      	mov	r3, r1
 800d862:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800d864:	2300      	movs	r3, #0
 800d866:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800d868:	2300      	movs	r3, #0
 800d86a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 800d86c:	687b      	ldr	r3, [r7, #4]
 800d86e:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800d872:	78fa      	ldrb	r2, [r7, #3]
 800d874:	4611      	mov	r1, r2
 800d876:	4618      	mov	r0, r3
 800d878:	f7f8 ff1f 	bl	80066ba <HAL_PCD_EP_SetStall>
 800d87c:	4603      	mov	r3, r0
 800d87e:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800d880:	7bfb      	ldrb	r3, [r7, #15]
 800d882:	4618      	mov	r0, r3
 800d884:	f000 f8de 	bl	800da44 <USBD_Get_USB_Status>
 800d888:	4603      	mov	r3, r0
 800d88a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800d88c:	7bbb      	ldrb	r3, [r7, #14]
}
 800d88e:	4618      	mov	r0, r3
 800d890:	3710      	adds	r7, #16
 800d892:	46bd      	mov	sp, r7
 800d894:	bd80      	pop	{r7, pc}

0800d896 <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800d896:	b580      	push	{r7, lr}
 800d898:	b084      	sub	sp, #16
 800d89a:	af00      	add	r7, sp, #0
 800d89c:	6078      	str	r0, [r7, #4]
 800d89e:	460b      	mov	r3, r1
 800d8a0:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800d8a2:	2300      	movs	r3, #0
 800d8a4:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800d8a6:	2300      	movs	r3, #0
 800d8a8:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 800d8aa:	687b      	ldr	r3, [r7, #4]
 800d8ac:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800d8b0:	78fa      	ldrb	r2, [r7, #3]
 800d8b2:	4611      	mov	r1, r2
 800d8b4:	4618      	mov	r0, r3
 800d8b6:	f7f8 ff63 	bl	8006780 <HAL_PCD_EP_ClrStall>
 800d8ba:	4603      	mov	r3, r0
 800d8bc:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800d8be:	7bfb      	ldrb	r3, [r7, #15]
 800d8c0:	4618      	mov	r0, r3
 800d8c2:	f000 f8bf 	bl	800da44 <USBD_Get_USB_Status>
 800d8c6:	4603      	mov	r3, r0
 800d8c8:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800d8ca:	7bbb      	ldrb	r3, [r7, #14]
}
 800d8cc:	4618      	mov	r0, r3
 800d8ce:	3710      	adds	r7, #16
 800d8d0:	46bd      	mov	sp, r7
 800d8d2:	bd80      	pop	{r7, pc}

0800d8d4 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800d8d4:	b480      	push	{r7}
 800d8d6:	b085      	sub	sp, #20
 800d8d8:	af00      	add	r7, sp, #0
 800d8da:	6078      	str	r0, [r7, #4]
 800d8dc:	460b      	mov	r3, r1
 800d8de:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 800d8e0:	687b      	ldr	r3, [r7, #4]
 800d8e2:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800d8e6:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 800d8e8:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800d8ec:	2b00      	cmp	r3, #0
 800d8ee:	da0b      	bge.n	800d908 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 800d8f0:	78fb      	ldrb	r3, [r7, #3]
 800d8f2:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800d8f6:	68f9      	ldr	r1, [r7, #12]
 800d8f8:	4613      	mov	r3, r2
 800d8fa:	00db      	lsls	r3, r3, #3
 800d8fc:	4413      	add	r3, r2
 800d8fe:	009b      	lsls	r3, r3, #2
 800d900:	440b      	add	r3, r1
 800d902:	3316      	adds	r3, #22
 800d904:	781b      	ldrb	r3, [r3, #0]
 800d906:	e00b      	b.n	800d920 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 800d908:	78fb      	ldrb	r3, [r7, #3]
 800d90a:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800d90e:	68f9      	ldr	r1, [r7, #12]
 800d910:	4613      	mov	r3, r2
 800d912:	00db      	lsls	r3, r3, #3
 800d914:	4413      	add	r3, r2
 800d916:	009b      	lsls	r3, r3, #2
 800d918:	440b      	add	r3, r1
 800d91a:	f203 2356 	addw	r3, r3, #598	@ 0x256
 800d91e:	781b      	ldrb	r3, [r3, #0]
  }
}
 800d920:	4618      	mov	r0, r3
 800d922:	3714      	adds	r7, #20
 800d924:	46bd      	mov	sp, r7
 800d926:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d92a:	4770      	bx	lr

0800d92c <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 800d92c:	b580      	push	{r7, lr}
 800d92e:	b084      	sub	sp, #16
 800d930:	af00      	add	r7, sp, #0
 800d932:	6078      	str	r0, [r7, #4]
 800d934:	460b      	mov	r3, r1
 800d936:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800d938:	2300      	movs	r3, #0
 800d93a:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800d93c:	2300      	movs	r3, #0
 800d93e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800d940:	687b      	ldr	r3, [r7, #4]
 800d942:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800d946:	78fa      	ldrb	r2, [r7, #3]
 800d948:	4611      	mov	r1, r2
 800d94a:	4618      	mov	r0, r3
 800d94c:	f7f8 fd50 	bl	80063f0 <HAL_PCD_SetAddress>
 800d950:	4603      	mov	r3, r0
 800d952:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800d954:	7bfb      	ldrb	r3, [r7, #15]
 800d956:	4618      	mov	r0, r3
 800d958:	f000 f874 	bl	800da44 <USBD_Get_USB_Status>
 800d95c:	4603      	mov	r3, r0
 800d95e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800d960:	7bbb      	ldrb	r3, [r7, #14]
}
 800d962:	4618      	mov	r0, r3
 800d964:	3710      	adds	r7, #16
 800d966:	46bd      	mov	sp, r7
 800d968:	bd80      	pop	{r7, pc}

0800d96a <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800d96a:	b580      	push	{r7, lr}
 800d96c:	b086      	sub	sp, #24
 800d96e:	af00      	add	r7, sp, #0
 800d970:	60f8      	str	r0, [r7, #12]
 800d972:	607a      	str	r2, [r7, #4]
 800d974:	603b      	str	r3, [r7, #0]
 800d976:	460b      	mov	r3, r1
 800d978:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800d97a:	2300      	movs	r3, #0
 800d97c:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800d97e:	2300      	movs	r3, #0
 800d980:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800d982:	68fb      	ldr	r3, [r7, #12]
 800d984:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800d988:	7af9      	ldrb	r1, [r7, #11]
 800d98a:	683b      	ldr	r3, [r7, #0]
 800d98c:	687a      	ldr	r2, [r7, #4]
 800d98e:	f7f8 fe5a 	bl	8006646 <HAL_PCD_EP_Transmit>
 800d992:	4603      	mov	r3, r0
 800d994:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800d996:	7dfb      	ldrb	r3, [r7, #23]
 800d998:	4618      	mov	r0, r3
 800d99a:	f000 f853 	bl	800da44 <USBD_Get_USB_Status>
 800d99e:	4603      	mov	r3, r0
 800d9a0:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800d9a2:	7dbb      	ldrb	r3, [r7, #22]
}
 800d9a4:	4618      	mov	r0, r3
 800d9a6:	3718      	adds	r7, #24
 800d9a8:	46bd      	mov	sp, r7
 800d9aa:	bd80      	pop	{r7, pc}

0800d9ac <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800d9ac:	b580      	push	{r7, lr}
 800d9ae:	b086      	sub	sp, #24
 800d9b0:	af00      	add	r7, sp, #0
 800d9b2:	60f8      	str	r0, [r7, #12]
 800d9b4:	607a      	str	r2, [r7, #4]
 800d9b6:	603b      	str	r3, [r7, #0]
 800d9b8:	460b      	mov	r3, r1
 800d9ba:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800d9bc:	2300      	movs	r3, #0
 800d9be:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800d9c0:	2300      	movs	r3, #0
 800d9c2:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 800d9c4:	68fb      	ldr	r3, [r7, #12]
 800d9c6:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800d9ca:	7af9      	ldrb	r1, [r7, #11]
 800d9cc:	683b      	ldr	r3, [r7, #0]
 800d9ce:	687a      	ldr	r2, [r7, #4]
 800d9d0:	f7f8 fde6 	bl	80065a0 <HAL_PCD_EP_Receive>
 800d9d4:	4603      	mov	r3, r0
 800d9d6:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800d9d8:	7dfb      	ldrb	r3, [r7, #23]
 800d9da:	4618      	mov	r0, r3
 800d9dc:	f000 f832 	bl	800da44 <USBD_Get_USB_Status>
 800d9e0:	4603      	mov	r3, r0
 800d9e2:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800d9e4:	7dbb      	ldrb	r3, [r7, #22]
}
 800d9e6:	4618      	mov	r0, r3
 800d9e8:	3718      	adds	r7, #24
 800d9ea:	46bd      	mov	sp, r7
 800d9ec:	bd80      	pop	{r7, pc}

0800d9ee <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800d9ee:	b580      	push	{r7, lr}
 800d9f0:	b082      	sub	sp, #8
 800d9f2:	af00      	add	r7, sp, #0
 800d9f4:	6078      	str	r0, [r7, #4]
 800d9f6:	460b      	mov	r3, r1
 800d9f8:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 800d9fa:	687b      	ldr	r3, [r7, #4]
 800d9fc:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800da00:	78fa      	ldrb	r2, [r7, #3]
 800da02:	4611      	mov	r1, r2
 800da04:	4618      	mov	r0, r3
 800da06:	f7f8 fe06 	bl	8006616 <HAL_PCD_EP_GetRxCount>
 800da0a:	4603      	mov	r3, r0
}
 800da0c:	4618      	mov	r0, r3
 800da0e:	3708      	adds	r7, #8
 800da10:	46bd      	mov	sp, r7
 800da12:	bd80      	pop	{r7, pc}

0800da14 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 800da14:	b480      	push	{r7}
 800da16:	b083      	sub	sp, #12
 800da18:	af00      	add	r7, sp, #0
 800da1a:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 800da1c:	4b03      	ldr	r3, [pc, #12]	@ (800da2c <USBD_static_malloc+0x18>)
}
 800da1e:	4618      	mov	r0, r3
 800da20:	370c      	adds	r7, #12
 800da22:	46bd      	mov	sp, r7
 800da24:	f85d 7b04 	ldr.w	r7, [sp], #4
 800da28:	4770      	bx	lr
 800da2a:	bf00      	nop
 800da2c:	200067e4 	.word	0x200067e4

0800da30 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 800da30:	b480      	push	{r7}
 800da32:	b083      	sub	sp, #12
 800da34:	af00      	add	r7, sp, #0
 800da36:	6078      	str	r0, [r7, #4]

}
 800da38:	bf00      	nop
 800da3a:	370c      	adds	r7, #12
 800da3c:	46bd      	mov	sp, r7
 800da3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800da42:	4770      	bx	lr

0800da44 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800da44:	b480      	push	{r7}
 800da46:	b085      	sub	sp, #20
 800da48:	af00      	add	r7, sp, #0
 800da4a:	4603      	mov	r3, r0
 800da4c:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800da4e:	2300      	movs	r3, #0
 800da50:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800da52:	79fb      	ldrb	r3, [r7, #7]
 800da54:	2b03      	cmp	r3, #3
 800da56:	d817      	bhi.n	800da88 <USBD_Get_USB_Status+0x44>
 800da58:	a201      	add	r2, pc, #4	@ (adr r2, 800da60 <USBD_Get_USB_Status+0x1c>)
 800da5a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800da5e:	bf00      	nop
 800da60:	0800da71 	.word	0x0800da71
 800da64:	0800da77 	.word	0x0800da77
 800da68:	0800da7d 	.word	0x0800da7d
 800da6c:	0800da83 	.word	0x0800da83
  {
    case HAL_OK :
      usb_status = USBD_OK;
 800da70:	2300      	movs	r3, #0
 800da72:	73fb      	strb	r3, [r7, #15]
    break;
 800da74:	e00b      	b.n	800da8e <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800da76:	2303      	movs	r3, #3
 800da78:	73fb      	strb	r3, [r7, #15]
    break;
 800da7a:	e008      	b.n	800da8e <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800da7c:	2301      	movs	r3, #1
 800da7e:	73fb      	strb	r3, [r7, #15]
    break;
 800da80:	e005      	b.n	800da8e <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800da82:	2303      	movs	r3, #3
 800da84:	73fb      	strb	r3, [r7, #15]
    break;
 800da86:	e002      	b.n	800da8e <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 800da88:	2303      	movs	r3, #3
 800da8a:	73fb      	strb	r3, [r7, #15]
    break;
 800da8c:	bf00      	nop
  }
  return usb_status;
 800da8e:	7bfb      	ldrb	r3, [r7, #15]
}
 800da90:	4618      	mov	r0, r3
 800da92:	3714      	adds	r7, #20
 800da94:	46bd      	mov	sp, r7
 800da96:	f85d 7b04 	ldr.w	r7, [sp], #4
 800da9a:	4770      	bx	lr

0800da9c <DataHist_parameters>:
 800da9c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800daa0:	9c09      	ldr	r4, [sp, #36]	@ 0x24
 800daa2:	9f06      	ldr	r7, [sp, #24]
 800daa4:	7020      	strb	r0, [r4, #0]
 800daa6:	6808      	ldr	r0, [r1, #0]
 800daa8:	6060      	str	r0, [r4, #4]
 800daaa:	6848      	ldr	r0, [r1, #4]
 800daac:	60a0      	str	r0, [r4, #8]
 800daae:	6888      	ldr	r0, [r1, #8]
 800dab0:	60e0      	str	r0, [r4, #12]
 800dab2:	68c8      	ldr	r0, [r1, #12]
 800dab4:	6120      	str	r0, [r4, #16]
 800dab6:	6908      	ldr	r0, [r1, #16]
 800dab8:	6160      	str	r0, [r4, #20]
 800daba:	6948      	ldr	r0, [r1, #20]
 800dabc:	61a0      	str	r0, [r4, #24]
 800dabe:	6988      	ldr	r0, [r1, #24]
 800dac0:	61e0      	str	r0, [r4, #28]
 800dac2:	69c8      	ldr	r0, [r1, #28]
 800dac4:	6220      	str	r0, [r4, #32]
 800dac6:	6a09      	ldr	r1, [r1, #32]
 800dac8:	6261      	str	r1, [r4, #36]	@ 0x24
 800daca:	e9dd 6507 	ldrd	r6, r5, [sp, #28]
 800dace:	8811      	ldrh	r1, [r2, #0]
 800dad0:	edd2 7a01 	vldr	s15, [r2, #4]
 800dad4:	8521      	strh	r1, [r4, #40]	@ 0x28
 800dad6:	3280      	adds	r2, #128	@ 0x80
 800dad8:	f104 0830 	add.w	r8, r4, #48	@ 0x30
 800dadc:	f04f 0e00 	mov.w	lr, #0
 800dae0:	f1a2 0178 	sub.w	r1, r2, #120	@ 0x78
 800dae4:	4640      	mov	r0, r8
 800dae6:	f851 cb04 	ldr.w	ip, [r1], #4
 800daea:	f840 cb04 	str.w	ip, [r0], #4
 800daee:	4291      	cmp	r1, r2
 800daf0:	d1f9      	bne.n	800dae6 <DataHist_parameters+0x4a>
 800daf2:	f10e 0e1e 	add.w	lr, lr, #30
 800daf6:	f1be 0f5a 	cmp.w	lr, #90	@ 0x5a
 800dafa:	f108 0878 	add.w	r8, r8, #120	@ 0x78
 800dafe:	f101 0278 	add.w	r2, r1, #120	@ 0x78
 800db02:	d1ed      	bne.n	800dae0 <DataHist_parameters+0x44>
 800db04:	edc4 7a0b 	vstr	s15, [r4, #44]	@ 0x2c
 800db08:	881a      	ldrh	r2, [r3, #0]
 800db0a:	f8d3 8004 	ldr.w	r8, [r3, #4]
 800db0e:	f8a4 2198 	strh.w	r2, [r4, #408]	@ 0x198
 800db12:	3380      	adds	r3, #128	@ 0x80
 800db14:	f504 7ed0 	add.w	lr, r4, #416	@ 0x1a0
 800db18:	f04f 0c00 	mov.w	ip, #0
 800db1c:	f1a3 0278 	sub.w	r2, r3, #120	@ 0x78
 800db20:	4671      	mov	r1, lr
 800db22:	f852 0b04 	ldr.w	r0, [r2], #4
 800db26:	f841 0b04 	str.w	r0, [r1], #4
 800db2a:	429a      	cmp	r2, r3
 800db2c:	d1f9      	bne.n	800db22 <DataHist_parameters+0x86>
 800db2e:	f10c 0c1e 	add.w	ip, ip, #30
 800db32:	f1bc 0f5a 	cmp.w	ip, #90	@ 0x5a
 800db36:	f10e 0e78 	add.w	lr, lr, #120	@ 0x78
 800db3a:	f102 0378 	add.w	r3, r2, #120	@ 0x78
 800db3e:	d1ed      	bne.n	800db1c <DataHist_parameters+0x80>
 800db40:	f8c4 819c 	str.w	r8, [r4, #412]	@ 0x19c
 800db44:	883b      	ldrh	r3, [r7, #0]
 800db46:	f8d7 e004 	ldr.w	lr, [r7, #4]
 800db4a:	f8a4 3308 	strh.w	r3, [r4, #776]	@ 0x308
 800db4e:	f107 0080 	add.w	r0, r7, #128	@ 0x80
 800db52:	f504 7c44 	add.w	ip, r4, #784	@ 0x310
 800db56:	2700      	movs	r7, #0
 800db58:	f1a0 0378 	sub.w	r3, r0, #120	@ 0x78
 800db5c:	4662      	mov	r2, ip
 800db5e:	f853 1b04 	ldr.w	r1, [r3], #4
 800db62:	f842 1b04 	str.w	r1, [r2], #4
 800db66:	4298      	cmp	r0, r3
 800db68:	d1f9      	bne.n	800db5e <DataHist_parameters+0xc2>
 800db6a:	371e      	adds	r7, #30
 800db6c:	2f5a      	cmp	r7, #90	@ 0x5a
 800db6e:	f10c 0c78 	add.w	ip, ip, #120	@ 0x78
 800db72:	f100 0078 	add.w	r0, r0, #120	@ 0x78
 800db76:	d1ef      	bne.n	800db58 <DataHist_parameters+0xbc>
 800db78:	f8c4 e30c 	str.w	lr, [r4, #780]	@ 0x30c
 800db7c:	8833      	ldrh	r3, [r6, #0]
 800db7e:	f8d6 c004 	ldr.w	ip, [r6, #4]
 800db82:	f8a4 3478 	strh.w	r3, [r4, #1144]	@ 0x478
 800db86:	f106 0080 	add.w	r0, r6, #128	@ 0x80
 800db8a:	f504 6790 	add.w	r7, r4, #1152	@ 0x480
 800db8e:	2600      	movs	r6, #0
 800db90:	f1a0 0378 	sub.w	r3, r0, #120	@ 0x78
 800db94:	463a      	mov	r2, r7
 800db96:	f853 1b04 	ldr.w	r1, [r3], #4
 800db9a:	f842 1b04 	str.w	r1, [r2], #4
 800db9e:	4298      	cmp	r0, r3
 800dba0:	d1f9      	bne.n	800db96 <DataHist_parameters+0xfa>
 800dba2:	361e      	adds	r6, #30
 800dba4:	2e5a      	cmp	r6, #90	@ 0x5a
 800dba6:	f107 0778 	add.w	r7, r7, #120	@ 0x78
 800dbaa:	f100 0078 	add.w	r0, r0, #120	@ 0x78
 800dbae:	d1ef      	bne.n	800db90 <DataHist_parameters+0xf4>
 800dbb0:	f504 638f 	add.w	r3, r4, #1144	@ 0x478
 800dbb4:	69aa      	ldr	r2, [r5, #24]
 800dbb6:	f8c3 c004 	str.w	ip, [r3, #4]
 800dbba:	f504 63bd 	add.w	r3, r4, #1512	@ 0x5e8
 800dbbe:	7829      	ldrb	r1, [r5, #0]
 800dbc0:	f884 15e8 	strb.w	r1, [r4, #1512]	@ 0x5e8
 800dbc4:	619a      	str	r2, [r3, #24]
 800dbc6:	686a      	ldr	r2, [r5, #4]
 800dbc8:	605a      	str	r2, [r3, #4]
 800dbca:	68aa      	ldr	r2, [r5, #8]
 800dbcc:	609a      	str	r2, [r3, #8]
 800dbce:	68ea      	ldr	r2, [r5, #12]
 800dbd0:	60da      	str	r2, [r3, #12]
 800dbd2:	692a      	ldr	r2, [r5, #16]
 800dbd4:	611a      	str	r2, [r3, #16]
 800dbd6:	696a      	ldr	r2, [r5, #20]
 800dbd8:	615a      	str	r2, [r3, #20]
 800dbda:	69ea      	ldr	r2, [r5, #28]
 800dbdc:	61da      	str	r2, [r3, #28]
 800dbde:	6a2a      	ldr	r2, [r5, #32]
 800dbe0:	621a      	str	r2, [r3, #32]
 800dbe2:	6a6a      	ldr	r2, [r5, #36]	@ 0x24
 800dbe4:	625a      	str	r2, [r3, #36]	@ 0x24
 800dbe6:	6aaa      	ldr	r2, [r5, #40]	@ 0x28
 800dbe8:	629a      	str	r2, [r3, #40]	@ 0x28
 800dbea:	6aea      	ldr	r2, [r5, #44]	@ 0x2c
 800dbec:	62da      	str	r2, [r3, #44]	@ 0x2c
 800dbee:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800dbf2:	bf00      	nop

0800dbf4 <rotVect>:
 800dbf4:	f991 3001 	ldrsb.w	r3, [r1, #1]
 800dbf8:	ed92 7a01 	vldr	s14, [r2, #4]
 800dbfc:	ed92 6a00 	vldr	s12, [r2]
 800dc00:	ee07 3a90 	vmov	s15, r3
 800dc04:	f991 3000 	ldrsb.w	r3, [r1]
 800dc08:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800dc0c:	ee06 3a90 	vmov	s13, r3
 800dc10:	ee67 7a87 	vmul.f32	s15, s15, s14
 800dc14:	f991 3002 	ldrsb.w	r3, [r1, #2]
 800dc18:	eef8 6ae6 	vcvt.f32.s32	s13, s13
 800dc1c:	ee07 3a10 	vmov	s14, r3
 800dc20:	eee6 7a86 	vfma.f32	s15, s13, s12
 800dc24:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 800dc28:	edd2 6a02 	vldr	s13, [r2, #8]
 800dc2c:	eee7 7a26 	vfma.f32	s15, s14, s13
 800dc30:	edc0 7a00 	vstr	s15, [r0]
 800dc34:	f991 3004 	ldrsb.w	r3, [r1, #4]
 800dc38:	ed92 7a01 	vldr	s14, [r2, #4]
 800dc3c:	ed92 6a00 	vldr	s12, [r2]
 800dc40:	ee07 3a90 	vmov	s15, r3
 800dc44:	f991 3003 	ldrsb.w	r3, [r1, #3]
 800dc48:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800dc4c:	ee06 3a90 	vmov	s13, r3
 800dc50:	ee67 7a87 	vmul.f32	s15, s15, s14
 800dc54:	f991 3005 	ldrsb.w	r3, [r1, #5]
 800dc58:	eef8 6ae6 	vcvt.f32.s32	s13, s13
 800dc5c:	ee07 3a10 	vmov	s14, r3
 800dc60:	eee6 7a86 	vfma.f32	s15, s13, s12
 800dc64:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 800dc68:	edd2 6a02 	vldr	s13, [r2, #8]
 800dc6c:	eee7 7a26 	vfma.f32	s15, s14, s13
 800dc70:	edc0 7a01 	vstr	s15, [r0, #4]
 800dc74:	f991 3007 	ldrsb.w	r3, [r1, #7]
 800dc78:	ed92 7a01 	vldr	s14, [r2, #4]
 800dc7c:	ed92 6a00 	vldr	s12, [r2]
 800dc80:	ee07 3a90 	vmov	s15, r3
 800dc84:	f991 3006 	ldrsb.w	r3, [r1, #6]
 800dc88:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800dc8c:	ee06 3a90 	vmov	s13, r3
 800dc90:	ee67 7a87 	vmul.f32	s15, s15, s14
 800dc94:	eef8 6ae6 	vcvt.f32.s32	s13, s13
 800dc98:	f991 3008 	ldrsb.w	r3, [r1, #8]
 800dc9c:	eee6 7a86 	vfma.f32	s15, s13, s12
 800dca0:	ee07 3a10 	vmov	s14, r3
 800dca4:	edd2 6a02 	vldr	s13, [r2, #8]
 800dca8:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 800dcac:	eee7 7a26 	vfma.f32	s15, s14, s13
 800dcb0:	edc0 7a02 	vstr	s15, [r0, #8]
 800dcb4:	4770      	bx	lr
 800dcb6:	bf00      	nop

0800dcb8 <findAxis>:
 800dcb8:	f990 3000 	ldrsb.w	r3, [r0]
 800dcbc:	2b01      	cmp	r3, #1
 800dcbe:	d027      	beq.n	800dd10 <findAxis+0x58>
 800dcc0:	3301      	adds	r3, #1
 800dcc2:	d00e      	beq.n	800dce2 <findAxis+0x2a>
 800dcc4:	f990 3003 	ldrsb.w	r3, [r0, #3]
 800dcc8:	2b01      	cmp	r3, #1
 800dcca:	d053      	beq.n	800dd74 <findAxis+0xbc>
 800dccc:	3301      	adds	r3, #1
 800dcce:	d048      	beq.n	800dd62 <findAxis+0xaa>
 800dcd0:	f990 3006 	ldrsb.w	r3, [r0, #6]
 800dcd4:	2b01      	cmp	r3, #1
 800dcd6:	d053      	beq.n	800dd80 <findAxis+0xc8>
 800dcd8:	3301      	adds	r3, #1
 800dcda:	d104      	bne.n	800dce6 <findAxis+0x2e>
 800dcdc:	2364      	movs	r3, #100	@ 0x64
 800dcde:	700b      	strb	r3, [r1, #0]
 800dce0:	e001      	b.n	800dce6 <findAxis+0x2e>
 800dce2:	2377      	movs	r3, #119	@ 0x77
 800dce4:	700b      	strb	r3, [r1, #0]
 800dce6:	f990 3001 	ldrsb.w	r3, [r0, #1]
 800dcea:	2b01      	cmp	r3, #1
 800dcec:	d016      	beq.n	800dd1c <findAxis+0x64>
 800dcee:	3301      	adds	r3, #1
 800dcf0:	d02e      	beq.n	800dd50 <findAxis+0x98>
 800dcf2:	f990 3004 	ldrsb.w	r3, [r0, #4]
 800dcf6:	2b01      	cmp	r3, #1
 800dcf8:	d039      	beq.n	800dd6e <findAxis+0xb6>
 800dcfa:	3301      	adds	r3, #1
 800dcfc:	d034      	beq.n	800dd68 <findAxis+0xb0>
 800dcfe:	f990 3007 	ldrsb.w	r3, [r0, #7]
 800dd02:	2b01      	cmp	r3, #1
 800dd04:	d03f      	beq.n	800dd86 <findAxis+0xce>
 800dd06:	3301      	adds	r3, #1
 800dd08:	d10a      	bne.n	800dd20 <findAxis+0x68>
 800dd0a:	2364      	movs	r3, #100	@ 0x64
 800dd0c:	704b      	strb	r3, [r1, #1]
 800dd0e:	e007      	b.n	800dd20 <findAxis+0x68>
 800dd10:	2365      	movs	r3, #101	@ 0x65
 800dd12:	700b      	strb	r3, [r1, #0]
 800dd14:	f990 3001 	ldrsb.w	r3, [r0, #1]
 800dd18:	2b01      	cmp	r3, #1
 800dd1a:	d1e8      	bne.n	800dcee <findAxis+0x36>
 800dd1c:	2365      	movs	r3, #101	@ 0x65
 800dd1e:	704b      	strb	r3, [r1, #1]
 800dd20:	f990 3002 	ldrsb.w	r3, [r0, #2]
 800dd24:	2b01      	cmp	r3, #1
 800dd26:	d010      	beq.n	800dd4a <findAxis+0x92>
 800dd28:	3301      	adds	r3, #1
 800dd2a:	d014      	beq.n	800dd56 <findAxis+0x9e>
 800dd2c:	f990 3005 	ldrsb.w	r3, [r0, #5]
 800dd30:	2b01      	cmp	r3, #1
 800dd32:	d022      	beq.n	800dd7a <findAxis+0xc2>
 800dd34:	3301      	adds	r3, #1
 800dd36:	d011      	beq.n	800dd5c <findAxis+0xa4>
 800dd38:	f990 3008 	ldrsb.w	r3, [r0, #8]
 800dd3c:	2b01      	cmp	r3, #1
 800dd3e:	d025      	beq.n	800dd8c <findAxis+0xd4>
 800dd40:	3301      	adds	r3, #1
 800dd42:	bf04      	itt	eq
 800dd44:	2364      	moveq	r3, #100	@ 0x64
 800dd46:	708b      	strbeq	r3, [r1, #2]
 800dd48:	4770      	bx	lr
 800dd4a:	2365      	movs	r3, #101	@ 0x65
 800dd4c:	708b      	strb	r3, [r1, #2]
 800dd4e:	4770      	bx	lr
 800dd50:	2377      	movs	r3, #119	@ 0x77
 800dd52:	704b      	strb	r3, [r1, #1]
 800dd54:	e7e4      	b.n	800dd20 <findAxis+0x68>
 800dd56:	2377      	movs	r3, #119	@ 0x77
 800dd58:	708b      	strb	r3, [r1, #2]
 800dd5a:	4770      	bx	lr
 800dd5c:	2373      	movs	r3, #115	@ 0x73
 800dd5e:	708b      	strb	r3, [r1, #2]
 800dd60:	4770      	bx	lr
 800dd62:	2373      	movs	r3, #115	@ 0x73
 800dd64:	700b      	strb	r3, [r1, #0]
 800dd66:	e7be      	b.n	800dce6 <findAxis+0x2e>
 800dd68:	2373      	movs	r3, #115	@ 0x73
 800dd6a:	704b      	strb	r3, [r1, #1]
 800dd6c:	e7d8      	b.n	800dd20 <findAxis+0x68>
 800dd6e:	236e      	movs	r3, #110	@ 0x6e
 800dd70:	704b      	strb	r3, [r1, #1]
 800dd72:	e7d5      	b.n	800dd20 <findAxis+0x68>
 800dd74:	236e      	movs	r3, #110	@ 0x6e
 800dd76:	700b      	strb	r3, [r1, #0]
 800dd78:	e7b5      	b.n	800dce6 <findAxis+0x2e>
 800dd7a:	236e      	movs	r3, #110	@ 0x6e
 800dd7c:	708b      	strb	r3, [r1, #2]
 800dd7e:	4770      	bx	lr
 800dd80:	2375      	movs	r3, #117	@ 0x75
 800dd82:	700b      	strb	r3, [r1, #0]
 800dd84:	e7af      	b.n	800dce6 <findAxis+0x2e>
 800dd86:	2375      	movs	r3, #117	@ 0x75
 800dd88:	704b      	strb	r3, [r1, #1]
 800dd8a:	e7c9      	b.n	800dd20 <findAxis+0x68>
 800dd8c:	2375      	movs	r3, #117	@ 0x75
 800dd8e:	708b      	strb	r3, [r1, #2]
 800dd90:	4770      	bx	lr
 800dd92:	bf00      	nop
 800dd94:	0000      	movs	r0, r0
	...

0800dd98 <findDirection>:
 800dd98:	e92d 43d0 	stmdb	sp!, {r4, r6, r7, r8, r9, lr}
 800dd9c:	ed2d 8b06 	vpush	{d8-d10}
 800dda0:	eef0 9ae0 	vabs.f32	s19, s1
 800dda4:	eeb0 9a40 	vmov.f32	s18, s0
 800dda8:	4604      	mov	r4, r0
 800ddaa:	ee19 0a90 	vmov	r0, s19
 800ddae:	eeb0 8a41 	vmov.f32	s16, s2
 800ddb2:	eef0 8a60 	vmov.f32	s17, s1
 800ddb6:	eeb0 aac9 	vabs.f32	s20, s18
 800ddba:	f7f2 fb69 	bl	8000490 <__aeabi_f2d>
 800ddbe:	eeb4 aae9 	vcmpe.f32	s20, s19
 800ddc2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ddc6:	4606      	mov	r6, r0
 800ddc8:	460f      	mov	r7, r1
 800ddca:	eef0 aac8 	vabs.f32	s21, s16
 800ddce:	dd32      	ble.n	800de36 <findDirection+0x9e>
 800ddd0:	eeb4 aaea 	vcmpe.f32	s20, s21
 800ddd4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ddd8:	dd2d      	ble.n	800de36 <findDirection+0x9e>
 800ddda:	a36b      	add	r3, pc, #428	@ (adr r3, 800df88 <findDirection+0x1f0>)
 800dddc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dde0:	f7f2 fbae 	bl	8000540 <__aeabi_dmul>
 800dde4:	4680      	mov	r8, r0
 800dde6:	ee1a 0a10 	vmov	r0, s20
 800ddea:	4689      	mov	r9, r1
 800ddec:	f7f2 fb50 	bl	8000490 <__aeabi_f2d>
 800ddf0:	eeb5 9ac0 	vcmpe.f32	s18, #0.0
 800ddf4:	4606      	mov	r6, r0
 800ddf6:	460f      	mov	r7, r1
 800ddf8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ddfc:	4640      	mov	r0, r8
 800ddfe:	4649      	mov	r1, r9
 800de00:	4632      	mov	r2, r6
 800de02:	463b      	mov	r3, r7
 800de04:	dd76      	ble.n	800def4 <findDirection+0x15c>
 800de06:	f7f2 fe0d 	bl	8000a24 <__aeabi_dcmplt>
 800de0a:	b178      	cbz	r0, 800de2c <findDirection+0x94>
 800de0c:	ee1a 0a90 	vmov	r0, s21
 800de10:	f7f2 fb3e 	bl	8000490 <__aeabi_f2d>
 800de14:	a35c      	add	r3, pc, #368	@ (adr r3, 800df88 <findDirection+0x1f0>)
 800de16:	e9d3 2300 	ldrd	r2, r3, [r3]
 800de1a:	f7f2 fb91 	bl	8000540 <__aeabi_dmul>
 800de1e:	4632      	mov	r2, r6
 800de20:	463b      	mov	r3, r7
 800de22:	f7f2 fdff 	bl	8000a24 <__aeabi_dcmplt>
 800de26:	2800      	cmp	r0, #0
 800de28:	bf18      	it	ne
 800de2a:	2404      	movne	r4, #4
 800de2c:	ecbd 8b06 	vpop	{d8-d10}
 800de30:	4620      	mov	r0, r4
 800de32:	e8bd 83d0 	ldmia.w	sp!, {r4, r6, r7, r8, r9, pc}
 800de36:	eef4 9aea 	vcmpe.f32	s19, s21
 800de3a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800de3e:	dd28      	ble.n	800de92 <findDirection+0xfa>
 800de40:	ee1a 0a10 	vmov	r0, s20
 800de44:	f7f2 fb24 	bl	8000490 <__aeabi_f2d>
 800de48:	a34f      	add	r3, pc, #316	@ (adr r3, 800df88 <findDirection+0x1f0>)
 800de4a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800de4e:	f7f2 fb77 	bl	8000540 <__aeabi_dmul>
 800de52:	eef5 8ac0 	vcmpe.f32	s17, #0.0
 800de56:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800de5a:	4632      	mov	r2, r6
 800de5c:	463b      	mov	r3, r7
 800de5e:	dd5e      	ble.n	800df1e <findDirection+0x186>
 800de60:	f7f2 fde0 	bl	8000a24 <__aeabi_dcmplt>
 800de64:	2800      	cmp	r0, #0
 800de66:	d0e1      	beq.n	800de2c <findDirection+0x94>
 800de68:	ee1a 0a90 	vmov	r0, s21
 800de6c:	f7f2 fb10 	bl	8000490 <__aeabi_f2d>
 800de70:	a345      	add	r3, pc, #276	@ (adr r3, 800df88 <findDirection+0x1f0>)
 800de72:	e9d3 2300 	ldrd	r2, r3, [r3]
 800de76:	f7f2 fb63 	bl	8000540 <__aeabi_dmul>
 800de7a:	4632      	mov	r2, r6
 800de7c:	463b      	mov	r3, r7
 800de7e:	f7f2 fdd1 	bl	8000a24 <__aeabi_dcmplt>
 800de82:	ecbd 8b06 	vpop	{d8-d10}
 800de86:	2800      	cmp	r0, #0
 800de88:	bf18      	it	ne
 800de8a:	2401      	movne	r4, #1
 800de8c:	4620      	mov	r0, r4
 800de8e:	e8bd 83d0 	ldmia.w	sp!, {r4, r6, r7, r8, r9, pc}
 800de92:	ee1a 0a90 	vmov	r0, s21
 800de96:	f7f2 fafb 	bl	8000490 <__aeabi_f2d>
 800de9a:	4602      	mov	r2, r0
 800de9c:	460b      	mov	r3, r1
 800de9e:	4630      	mov	r0, r6
 800dea0:	4639      	mov	r1, r7
 800dea2:	4616      	mov	r6, r2
 800dea4:	461f      	mov	r7, r3
 800dea6:	a338      	add	r3, pc, #224	@ (adr r3, 800df88 <findDirection+0x1f0>)
 800dea8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800deac:	f7f2 fb48 	bl	8000540 <__aeabi_dmul>
 800deb0:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 800deb4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800deb8:	4602      	mov	r2, r0
 800deba:	460b      	mov	r3, r1
 800debc:	4630      	mov	r0, r6
 800debe:	4639      	mov	r1, r7
 800dec0:	dd46      	ble.n	800df50 <findDirection+0x1b8>
 800dec2:	f7f2 fdcd 	bl	8000a60 <__aeabi_dcmpgt>
 800dec6:	2800      	cmp	r0, #0
 800dec8:	d0b0      	beq.n	800de2c <findDirection+0x94>
 800deca:	ee1a 0a10 	vmov	r0, s20
 800dece:	f7f2 fadf 	bl	8000490 <__aeabi_f2d>
 800ded2:	a32d      	add	r3, pc, #180	@ (adr r3, 800df88 <findDirection+0x1f0>)
 800ded4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ded8:	f7f2 fb32 	bl	8000540 <__aeabi_dmul>
 800dedc:	4632      	mov	r2, r6
 800dede:	463b      	mov	r3, r7
 800dee0:	f7f2 fda0 	bl	8000a24 <__aeabi_dcmplt>
 800dee4:	ecbd 8b06 	vpop	{d8-d10}
 800dee8:	2800      	cmp	r0, #0
 800deea:	bf18      	it	ne
 800deec:	2400      	movne	r4, #0
 800deee:	4620      	mov	r0, r4
 800def0:	e8bd 83d0 	ldmia.w	sp!, {r4, r6, r7, r8, r9, pc}
 800def4:	f7f2 fd96 	bl	8000a24 <__aeabi_dcmplt>
 800def8:	2800      	cmp	r0, #0
 800defa:	d097      	beq.n	800de2c <findDirection+0x94>
 800defc:	ee1a 0a90 	vmov	r0, s21
 800df00:	f7f2 fac6 	bl	8000490 <__aeabi_f2d>
 800df04:	a320      	add	r3, pc, #128	@ (adr r3, 800df88 <findDirection+0x1f0>)
 800df06:	e9d3 2300 	ldrd	r2, r3, [r3]
 800df0a:	f7f2 fb19 	bl	8000540 <__aeabi_dmul>
 800df0e:	4632      	mov	r2, r6
 800df10:	463b      	mov	r3, r7
 800df12:	f7f2 fd87 	bl	8000a24 <__aeabi_dcmplt>
 800df16:	2800      	cmp	r0, #0
 800df18:	bf18      	it	ne
 800df1a:	2405      	movne	r4, #5
 800df1c:	e786      	b.n	800de2c <findDirection+0x94>
 800df1e:	f7f2 fd81 	bl	8000a24 <__aeabi_dcmplt>
 800df22:	2800      	cmp	r0, #0
 800df24:	d082      	beq.n	800de2c <findDirection+0x94>
 800df26:	ee1a 0a90 	vmov	r0, s21
 800df2a:	f7f2 fab1 	bl	8000490 <__aeabi_f2d>
 800df2e:	a316      	add	r3, pc, #88	@ (adr r3, 800df88 <findDirection+0x1f0>)
 800df30:	e9d3 2300 	ldrd	r2, r3, [r3]
 800df34:	f7f2 fb04 	bl	8000540 <__aeabi_dmul>
 800df38:	4632      	mov	r2, r6
 800df3a:	463b      	mov	r3, r7
 800df3c:	f7f2 fd72 	bl	8000a24 <__aeabi_dcmplt>
 800df40:	ecbd 8b06 	vpop	{d8-d10}
 800df44:	2800      	cmp	r0, #0
 800df46:	bf18      	it	ne
 800df48:	2403      	movne	r4, #3
 800df4a:	4620      	mov	r0, r4
 800df4c:	e8bd 83d0 	ldmia.w	sp!, {r4, r6, r7, r8, r9, pc}
 800df50:	f7f2 fd86 	bl	8000a60 <__aeabi_dcmpgt>
 800df54:	2800      	cmp	r0, #0
 800df56:	f43f af69 	beq.w	800de2c <findDirection+0x94>
 800df5a:	ee1a 0a10 	vmov	r0, s20
 800df5e:	f7f2 fa97 	bl	8000490 <__aeabi_f2d>
 800df62:	a309      	add	r3, pc, #36	@ (adr r3, 800df88 <findDirection+0x1f0>)
 800df64:	e9d3 2300 	ldrd	r2, r3, [r3]
 800df68:	f7f2 faea 	bl	8000540 <__aeabi_dmul>
 800df6c:	4632      	mov	r2, r6
 800df6e:	463b      	mov	r3, r7
 800df70:	f7f2 fd58 	bl	8000a24 <__aeabi_dcmplt>
 800df74:	ecbd 8b06 	vpop	{d8-d10}
 800df78:	2800      	cmp	r0, #0
 800df7a:	bf18      	it	ne
 800df7c:	2402      	movne	r4, #2
 800df7e:	4620      	mov	r0, r4
 800df80:	e8bd 83d0 	ldmia.w	sp!, {r4, r6, r7, r8, r9, pc}
 800df84:	f3af 8000 	nop.w
 800df88:	e0000000 	.word	0xe0000000
 800df8c:	3ff6b851 	.word	0x3ff6b851

0800df90 <updateOrientation>:
 800df90:	2300      	movs	r3, #0
 800df92:	6003      	str	r3, [r0, #0]
 800df94:	6043      	str	r3, [r0, #4]
 800df96:	7203      	strb	r3, [r0, #8]
 800df98:	780b      	ldrb	r3, [r1, #0]
 800df9a:	f891 c001 	ldrb.w	ip, [r1, #1]
 800df9e:	f1a3 0242 	sub.w	r2, r3, #66	@ 0x42
 800dfa2:	2a17      	cmp	r2, #23
 800dfa4:	bf98      	it	ls
 800dfa6:	3320      	addls	r3, #32
 800dfa8:	f1ac 0242 	sub.w	r2, ip, #66	@ 0x42
 800dfac:	bf98      	it	ls
 800dfae:	b2db      	uxtbls	r3, r3
 800dfb0:	2a17      	cmp	r2, #23
 800dfb2:	788a      	ldrb	r2, [r1, #2]
 800dfb4:	bf98      	it	ls
 800dfb6:	f10c 0c20 	addls.w	ip, ip, #32
 800dfba:	f1a2 0142 	sub.w	r1, r2, #66	@ 0x42
 800dfbe:	bf98      	it	ls
 800dfc0:	fa5f fc8c 	uxtbls.w	ip, ip
 800dfc4:	2917      	cmp	r1, #23
 800dfc6:	bf98      	it	ls
 800dfc8:	3220      	addls	r2, #32
 800dfca:	f1a3 0364 	sub.w	r3, r3, #100	@ 0x64
 800dfce:	bf98      	it	ls
 800dfd0:	b2d2      	uxtbls	r2, r2
 800dfd2:	2b13      	cmp	r3, #19
 800dfd4:	d80d      	bhi.n	800dff2 <updateOrientation+0x62>
 800dfd6:	e8df f003 	tbb	[pc, r3]
 800dfda:	3734      	.short	0x3734
 800dfdc:	0c0c0c0c 	.word	0x0c0c0c0c
 800dfe0:	0c0c0c0c 	.word	0x0c0c0c0c
 800dfe4:	0c0c0c0a 	.word	0x0c0c0c0a
 800dfe8:	3d0c3a0c 	.word	0x3d0c3a0c
 800dfec:	310c      	.short	0x310c
 800dfee:	2301      	movs	r3, #1
 800dff0:	70c3      	strb	r3, [r0, #3]
 800dff2:	f1ac 0c64 	sub.w	ip, ip, #100	@ 0x64
 800dff6:	f1bc 0f13 	cmp.w	ip, #19
 800dffa:	d80d      	bhi.n	800e018 <updateOrientation+0x88>
 800dffc:	e8df f00c 	tbb	[pc, ip]
 800e000:	0c0c392d 	.word	0x0c0c392d
 800e004:	0c0c0c0c 	.word	0x0c0c0c0c
 800e008:	0c0a0c0c 	.word	0x0c0a0c0c
 800e00c:	3c0c0c0c 	.word	0x3c0c0c0c
 800e010:	420c3f0c 	.word	0x420c3f0c
 800e014:	2301      	movs	r3, #1
 800e016:	7103      	strb	r3, [r0, #4]
 800e018:	3a64      	subs	r2, #100	@ 0x64
 800e01a:	2a13      	cmp	r2, #19
 800e01c:	d80d      	bhi.n	800e03a <updateOrientation+0xaa>
 800e01e:	e8df f002 	tbb	[pc, r2]
 800e022:	340a      	.short	0x340a
 800e024:	0c0c0c0c 	.word	0x0c0c0c0c
 800e028:	0c0c0c0c 	.word	0x0c0c0c0c
 800e02c:	0c0c0c37 	.word	0x0c0c0c37
 800e030:	250c220c 	.word	0x250c220c
 800e034:	1f0c      	.short	0x1f0c
 800e036:	23ff      	movs	r3, #255	@ 0xff
 800e038:	7203      	strb	r3, [r0, #8]
 800e03a:	4770      	bx	lr
 800e03c:	23ff      	movs	r3, #255	@ 0xff
 800e03e:	7003      	strb	r3, [r0, #0]
 800e040:	e7d7      	b.n	800dff2 <updateOrientation+0x62>
 800e042:	23ff      	movs	r3, #255	@ 0xff
 800e044:	7183      	strb	r3, [r0, #6]
 800e046:	e7d4      	b.n	800dff2 <updateOrientation+0x62>
 800e048:	2301      	movs	r3, #1
 800e04a:	7003      	strb	r3, [r0, #0]
 800e04c:	e7d1      	b.n	800dff2 <updateOrientation+0x62>
 800e04e:	23ff      	movs	r3, #255	@ 0xff
 800e050:	70c3      	strb	r3, [r0, #3]
 800e052:	e7ce      	b.n	800dff2 <updateOrientation+0x62>
 800e054:	2301      	movs	r3, #1
 800e056:	7183      	strb	r3, [r0, #6]
 800e058:	e7cb      	b.n	800dff2 <updateOrientation+0x62>
 800e05a:	23ff      	movs	r3, #255	@ 0xff
 800e05c:	71c3      	strb	r3, [r0, #7]
 800e05e:	e7db      	b.n	800e018 <updateOrientation+0x88>
 800e060:	23ff      	movs	r3, #255	@ 0xff
 800e062:	7083      	strb	r3, [r0, #2]
 800e064:	4770      	bx	lr
 800e066:	23ff      	movs	r3, #255	@ 0xff
 800e068:	7143      	strb	r3, [r0, #5]
 800e06a:	4770      	bx	lr
 800e06c:	2301      	movs	r3, #1
 800e06e:	7203      	strb	r3, [r0, #8]
 800e070:	4770      	bx	lr
 800e072:	2301      	movs	r3, #1
 800e074:	7043      	strb	r3, [r0, #1]
 800e076:	e7cf      	b.n	800e018 <updateOrientation+0x88>
 800e078:	23ff      	movs	r3, #255	@ 0xff
 800e07a:	7103      	strb	r3, [r0, #4]
 800e07c:	e7cc      	b.n	800e018 <updateOrientation+0x88>
 800e07e:	2301      	movs	r3, #1
 800e080:	71c3      	strb	r3, [r0, #7]
 800e082:	e7c9      	b.n	800e018 <updateOrientation+0x88>
 800e084:	23ff      	movs	r3, #255	@ 0xff
 800e086:	7043      	strb	r3, [r0, #1]
 800e088:	e7c6      	b.n	800e018 <updateOrientation+0x88>
 800e08a:	2301      	movs	r3, #1
 800e08c:	7083      	strb	r3, [r0, #2]
 800e08e:	4770      	bx	lr
 800e090:	2301      	movs	r3, #1
 800e092:	7143      	strb	r3, [r0, #5]
 800e094:	4770      	bx	lr
 800e096:	bf00      	nop

0800e098 <qmult>:
 800e098:	ed91 2a03 	vldr	s4, [r1, #12]
 800e09c:	ed90 3a01 	vldr	s6, [r0, #4]
 800e0a0:	edd0 5a02 	vldr	s11, [r0, #8]
 800e0a4:	edd1 4a01 	vldr	s9, [r1, #4]
 800e0a8:	ed90 4a00 	vldr	s8, [r0]
 800e0ac:	ed91 5a02 	vldr	s10, [r1, #8]
 800e0b0:	edd1 3a00 	vldr	s7, [r1]
 800e0b4:	edd0 2a03 	vldr	s5, [r0, #12]
 800e0b8:	ee25 6aa4 	vmul.f32	s12, s11, s9
 800e0bc:	ee62 6a03 	vmul.f32	s13, s4, s6
 800e0c0:	ee22 7a25 	vmul.f32	s14, s4, s11
 800e0c4:	ee64 7ac3 	vnmul.f32	s15, s9, s6
 800e0c8:	eea4 6a02 	vfma.f32	s12, s8, s4
 800e0cc:	eee4 6a05 	vfma.f32	s13, s8, s10
 800e0d0:	eea3 7a23 	vfma.f32	s14, s6, s7
 800e0d4:	eee4 7a63 	vfms.f32	s15, s8, s7
 800e0d8:	eea2 6aa3 	vfma.f32	s12, s5, s7
 800e0dc:	eee4 6aa2 	vfma.f32	s13, s9, s5
 800e0e0:	eea5 7a22 	vfma.f32	s14, s10, s5
 800e0e4:	eee2 7a22 	vfma.f32	s15, s4, s5
 800e0e8:	eea3 6a45 	vfms.f32	s12, s6, s10
 800e0ec:	eee5 6ae3 	vfms.f32	s13, s11, s7
 800e0f0:	eea4 7a64 	vfms.f32	s14, s8, s9
 800e0f4:	eee5 7a65 	vfms.f32	s15, s10, s11
 800e0f8:	ed82 6a00 	vstr	s12, [r2]
 800e0fc:	edc2 6a01 	vstr	s13, [r2, #4]
 800e100:	ed82 7a02 	vstr	s14, [r2, #8]
 800e104:	edc2 7a03 	vstr	s15, [r2, #12]
 800e108:	4770      	bx	lr
 800e10a:	bf00      	nop

0800e10c <dataDerivative5>:
 800e10c:	ed90 7a02 	vldr	s14, [r0, #8]
 800e110:	edd0 7a05 	vldr	s15, [r0, #20]
 800e114:	ed90 5a04 	vldr	s10, [r0, #16]
 800e118:	edd0 3a00 	vldr	s7, [r0]
 800e11c:	edd0 6a09 	vldr	s13, [r0, #36]	@ 0x24
 800e120:	ed90 6a0b 	vldr	s12, [r0, #44]	@ 0x2c
 800e124:	ed90 4a0e 	vldr	s8, [r0, #56]	@ 0x38
 800e128:	eef8 4a00 	vmov.f32	s9, #128	@ 0xc0000000 -2.0
 800e12c:	eed7 7a24 	vfnms.f32	s15, s14, s9
 800e130:	ed90 7a01 	vldr	s14, [r0, #4]
 800e134:	eee3 6aa4 	vfma.f32	s13, s7, s9
 800e138:	ee97 5a24 	vfnms.f32	s10, s14, s9
 800e13c:	ee77 7a86 	vadd.f32	s15, s15, s12
 800e140:	ed90 7a0a 	vldr	s14, [r0, #40]	@ 0x28
 800e144:	eddf 4a13 	vldr	s9, [pc, #76]	@ 800e194 <dataDerivative5+0x88>
 800e148:	eef0 5a00 	vmov.f32	s11, #0	@ 0x40000000  2.0
 800e14c:	eee4 7a25 	vfma.f32	s15, s8, s11
 800e150:	eeb0 6a66 	vmov.f32	s12, s13
 800e154:	ee77 6a05 	vadd.f32	s13, s14, s10
 800e158:	ed90 5a0d 	vldr	s10, [r0, #52]	@ 0x34
 800e15c:	ee20 7a24 	vmul.f32	s14, s0, s9
 800e160:	eee5 6a25 	vfma.f32	s13, s10, s11
 800e164:	edd0 4a03 	vldr	s9, [r0, #12]
 800e168:	ed90 5a0c 	vldr	s10, [r0, #48]	@ 0x30
 800e16c:	ee67 7a27 	vmul.f32	s15, s14, s15
 800e170:	ee36 6a64 	vsub.f32	s12, s12, s9
 800e174:	ee66 6a87 	vmul.f32	s13, s13, s14
 800e178:	eea5 6a25 	vfma.f32	s12, s10, s11
 800e17c:	ee27 0aa7 	vmul.f32	s0, s15, s15
 800e180:	ee27 7a06 	vmul.f32	s14, s14, s12
 800e184:	eea6 0aa6 	vfma.f32	s0, s13, s13
 800e188:	eea7 0a07 	vfma.f32	s0, s14, s14
 800e18c:	eeb1 0ac0 	vsqrt.f32	s0, s0
 800e190:	4770      	bx	lr
 800e192:	bf00      	nop
 800e194:	3dcccccd 	.word	0x3dcccccd

0800e198 <b_dcm2q>:
 800e198:	ed90 5a08 	vldr	s10, [r0, #32]
 800e19c:	edd0 7a00 	vldr	s15, [r0]
 800e1a0:	edd0 6a04 	vldr	s13, [r0, #16]
 800e1a4:	ee37 7a85 	vadd.f32	s14, s15, s10
 800e1a8:	eebf 6a00 	vmov.f32	s12, #240	@ 0xbf800000 -1.0
 800e1ac:	ee36 7ac7 	vsub.f32	s14, s13, s14
 800e1b0:	eeff 4a00 	vmov.f32	s9, #240	@ 0xbf800000 -1.0
 800e1b4:	eeb4 7ac6 	vcmpe.f32	s14, s12
 800e1b8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e1bc:	bfc5      	ittet	gt
 800e1be:	eeb7 6a00 	vmovgt.f32	s12, #112	@ 0x3f800000  1.0
 800e1c2:	ee37 7a06 	vaddgt.f32	s14, s14, s12
 800e1c6:	eddf 5a43 	vldrle	s11, [pc, #268]	@ 800e2d4 <b_dcm2q+0x13c>
 800e1ca:	eef1 5ac7 	vsqrtgt.f32	s11, s14
 800e1ce:	ee36 7aa7 	vadd.f32	s14, s13, s15
 800e1d2:	ee35 6a47 	vsub.f32	s12, s10, s14
 800e1d6:	ee35 7a07 	vadd.f32	s14, s10, s14
 800e1da:	eeb4 6ae4 	vcmpe.f32	s12, s9
 800e1de:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e1e2:	bfc5      	ittet	gt
 800e1e4:	eef7 4a00 	vmovgt.f32	s9, #112	@ 0x3f800000  1.0
 800e1e8:	ee76 4a24 	vaddgt.f32	s9, s12, s9
 800e1ec:	ed9f 6a39 	vldrle	s12, [pc, #228]	@ 800e2d4 <b_dcm2q+0x13c>
 800e1f0:	eeb1 6ae4 	vsqrtgt.f32	s12, s9
 800e1f4:	eeff 4a00 	vmov.f32	s9, #240	@ 0xbf800000 -1.0
 800e1f8:	eeb4 7ae4 	vcmpe.f32	s14, s9
 800e1fc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e200:	dd5b      	ble.n	800e2ba <b_dcm2q+0x122>
 800e202:	eef7 4a00 	vmov.f32	s9, #112	@ 0x3f800000  1.0
 800e206:	ee37 7a24 	vadd.f32	s14, s14, s9
 800e20a:	eeb6 4a00 	vmov.f32	s8, #96	@ 0x3f000000  0.5
 800e20e:	eef1 4ac7 	vsqrt.f32	s9, s14
 800e212:	ee64 4a84 	vmul.f32	s9, s9, s8
 800e216:	ee76 6a85 	vadd.f32	s13, s13, s10
 800e21a:	eebf 7a00 	vmov.f32	s14, #240	@ 0xbf800000 -1.0
 800e21e:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800e222:	edd0 6a07 	vldr	s13, [r0, #28]
 800e226:	eef4 7ac7 	vcmpe.f32	s15, s14
 800e22a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e22e:	bf85      	ittet	hi
 800e230:	eeb7 7a00 	vmovhi.f32	s14, #112	@ 0x3f800000  1.0
 800e234:	ee77 7a87 	vaddhi.f32	s15, s15, s14
 800e238:	ed9f 7a26 	vldrls	s14, [pc, #152]	@ 800e2d4 <b_dcm2q+0x13c>
 800e23c:	eeb1 7ae7 	vsqrthi.f32	s14, s15
 800e240:	edd0 7a05 	vldr	s15, [r0, #20]
 800e244:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800e248:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800e24c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e250:	d43c      	bmi.n	800e2cc <b_dcm2q+0x134>
 800e252:	bfd8      	it	le
 800e254:	ee27 7a27 	vmulle.f32	s14, s14, s15
 800e258:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 800e25c:	ee27 7a27 	vmul.f32	s14, s14, s15
 800e260:	ed81 7a00 	vstr	s14, [r1]
 800e264:	edd0 7a06 	vldr	s15, [r0, #24]
 800e268:	ed90 7a02 	vldr	s14, [r0, #8]
 800e26c:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800e270:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800e274:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e278:	d425      	bmi.n	800e2c6 <b_dcm2q+0x12e>
 800e27a:	bfd8      	it	le
 800e27c:	ee65 5aa7 	vmulle.f32	s11, s11, s15
 800e280:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 800e284:	ee65 5aa7 	vmul.f32	s11, s11, s15
 800e288:	edc1 5a01 	vstr	s11, [r1, #4]
 800e28c:	edd0 7a01 	vldr	s15, [r0, #4]
 800e290:	ed90 7a03 	vldr	s14, [r0, #12]
 800e294:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800e298:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800e29c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e2a0:	d40e      	bmi.n	800e2c0 <b_dcm2q+0x128>
 800e2a2:	bfd8      	it	le
 800e2a4:	ee26 6a27 	vmulle.f32	s12, s12, s15
 800e2a8:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 800e2ac:	ee26 6a27 	vmul.f32	s12, s12, s15
 800e2b0:	edc1 4a03 	vstr	s9, [r1, #12]
 800e2b4:	ed81 6a02 	vstr	s12, [r1, #8]
 800e2b8:	4770      	bx	lr
 800e2ba:	eddf 4a06 	vldr	s9, [pc, #24]	@ 800e2d4 <b_dcm2q+0x13c>
 800e2be:	e7aa      	b.n	800e216 <b_dcm2q+0x7e>
 800e2c0:	eeb1 6a46 	vneg.f32	s12, s12
 800e2c4:	e7f0      	b.n	800e2a8 <b_dcm2q+0x110>
 800e2c6:	eef1 5a65 	vneg.f32	s11, s11
 800e2ca:	e7d9      	b.n	800e280 <b_dcm2q+0xe8>
 800e2cc:	eeb1 7a47 	vneg.f32	s14, s14
 800e2d0:	e7c2      	b.n	800e258 <b_dcm2q+0xc0>
 800e2d2:	bf00      	nop
 800e2d4:	00000000 	.word	0x00000000

0800e2d8 <getRotationMatrix>:
 800e2d8:	b538      	push	{r3, r4, r5, lr}
 800e2da:	4613      	mov	r3, r2
 800e2dc:	4605      	mov	r5, r0
 800e2de:	460c      	mov	r4, r1
 800e2e0:	4618      	mov	r0, r3
 800e2e2:	2224      	movs	r2, #36	@ 0x24
 800e2e4:	2100      	movs	r1, #0
 800e2e6:	f006 f939 	bl	801455c <memset>
 800e2ea:	edd5 5a00 	vldr	s11, [r5]
 800e2ee:	ed9f 3a49 	vldr	s6, [pc, #292]	@ 800e414 <getRotationMatrix+0x13c>
 800e2f2:	edc0 5a02 	vstr	s11, [r0, #8]
 800e2f6:	edd5 4a01 	vldr	s9, [r5, #4]
 800e2fa:	edc0 4a05 	vstr	s9, [r0, #20]
 800e2fe:	ed95 5a02 	vldr	s10, [r5, #8]
 800e302:	ed80 5a08 	vstr	s10, [r0, #32]
 800e306:	ed94 4a02 	vldr	s8, [r4, #8]
 800e30a:	edd4 3a01 	vldr	s7, [r4, #4]
 800e30e:	ed94 6a00 	vldr	s12, [r4]
 800e312:	ee64 6ac4 	vnmul.f32	s13, s9, s8
 800e316:	ee65 7ae3 	vnmul.f32	s15, s11, s7
 800e31a:	eee3 6a85 	vfma.f32	s13, s7, s10
 800e31e:	4603      	mov	r3, r0
 800e320:	eee6 7a24 	vfma.f32	s15, s12, s9
 800e324:	ee25 7a46 	vnmul.f32	s14, s10, s12
 800e328:	eeb0 6ae6 	vabs.f32	s12, s13
 800e32c:	eeb4 6ac3 	vcmpe.f32	s12, s6
 800e330:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e334:	eea4 7a25 	vfma.f32	s14, s8, s11
 800e338:	bfdc      	itt	le
 800e33a:	ee86 4a83 	vdivle.f32	s8, s13, s6
 800e33e:	eeb0 6a43 	vmovle.f32	s12, s6
 800e342:	eef0 3ac7 	vabs.f32	s7, s14
 800e346:	eef4 3ac6 	vcmpe.f32	s7, s12
 800e34a:	bfd4      	ite	le
 800e34c:	ee24 4a04 	vmulle.f32	s8, s8, s8
 800e350:	eeb7 4a00 	vmovgt.f32	s8, #112	@ 0x3f800000  1.0
 800e354:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e358:	ed80 7a03 	vstr	s14, [r0, #12]
 800e35c:	edc0 7a06 	vstr	s15, [r0, #24]
 800e360:	dc3f      	bgt.n	800e3e2 <getRotationMatrix+0x10a>
 800e362:	eec7 3a06 	vdiv.f32	s7, s14, s12
 800e366:	eea3 4aa3 	vfma.f32	s8, s7, s7
 800e36a:	eeb0 3a44 	vmov.f32	s6, s8
 800e36e:	eeb0 4ae7 	vabs.f32	s8, s15
 800e372:	eeb4 6ac4 	vcmpe.f32	s12, s8
 800e376:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e37a:	d543      	bpl.n	800e404 <getRotationMatrix+0x12c>
 800e37c:	eec6 2a04 	vdiv.f32	s5, s12, s8
 800e380:	eef7 3a00 	vmov.f32	s7, #112	@ 0x3f800000  1.0
 800e384:	ee62 2aa2 	vmul.f32	s5, s5, s5
 800e388:	eeb0 6a44 	vmov.f32	s12, s8
 800e38c:	eee3 3a22 	vfma.f32	s7, s6, s5
 800e390:	eeb1 4ae3 	vsqrt.f32	s8, s7
 800e394:	eef7 3a00 	vmov.f32	s7, #112	@ 0x3f800000  1.0
 800e398:	ee24 4a06 	vmul.f32	s8, s8, s12
 800e39c:	ee83 6a84 	vdiv.f32	s12, s7, s8
 800e3a0:	ee27 7a06 	vmul.f32	s14, s14, s12
 800e3a4:	ee67 7a86 	vmul.f32	s15, s15, s12
 800e3a8:	ee66 6a86 	vmul.f32	s13, s13, s12
 800e3ac:	ee65 3a47 	vnmul.f32	s7, s10, s14
 800e3b0:	ee25 4ae7 	vnmul.f32	s8, s11, s15
 800e3b4:	ee24 6ae6 	vnmul.f32	s12, s9, s13
 800e3b8:	eee7 3aa4 	vfma.f32	s7, s15, s9
 800e3bc:	eef0 4a44 	vmov.f32	s9, s8
 800e3c0:	eee6 4a85 	vfma.f32	s9, s13, s10
 800e3c4:	eea7 6a25 	vfma.f32	s12, s14, s11
 800e3c8:	edc3 6a00 	vstr	s13, [r3]
 800e3cc:	ed83 7a03 	vstr	s14, [r3, #12]
 800e3d0:	edc3 7a06 	vstr	s15, [r3, #24]
 800e3d4:	edc3 3a01 	vstr	s7, [r3, #4]
 800e3d8:	edc3 4a04 	vstr	s9, [r3, #16]
 800e3dc:	ed83 6a07 	vstr	s12, [r3, #28]
 800e3e0:	bd38      	pop	{r3, r4, r5, pc}
 800e3e2:	eec6 2a23 	vdiv.f32	s5, s12, s7
 800e3e6:	eeb7 3a00 	vmov.f32	s6, #112	@ 0x3f800000  1.0
 800e3ea:	ee62 2aa2 	vmul.f32	s5, s5, s5
 800e3ee:	eeb0 6a63 	vmov.f32	s12, s7
 800e3f2:	eea2 3a84 	vfma.f32	s6, s5, s8
 800e3f6:	eeb0 4ae7 	vabs.f32	s8, s15
 800e3fa:	eeb4 6ac4 	vcmpe.f32	s12, s8
 800e3fe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e402:	d4bb      	bmi.n	800e37c <getRotationMatrix+0xa4>
 800e404:	ee87 4a86 	vdiv.f32	s8, s15, s12
 800e408:	eef0 3a43 	vmov.f32	s7, s6
 800e40c:	eee4 3a04 	vfma.f32	s7, s8, s8
 800e410:	e7be      	b.n	800e390 <getRotationMatrix+0xb8>
 800e412:	bf00      	nop
 800e414:	00000000 	.word	0x00000000

0800e418 <kf_update>:
 800e418:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e41c:	ed2d 8b10 	vpush	{d8-d15}
 800e420:	f2ad 4d2c 	subw	sp, sp, #1068	@ 0x42c
 800e424:	461e      	mov	r6, r3
 800e426:	f8dd 4490 	ldr.w	r4, [sp, #1168]	@ 0x490
 800e42a:	ed9f 8a2a 	vldr	s16, [pc, #168]	@ 800e4d4 <kf_update+0xbc>
 800e42e:	ed94 2a00 	vldr	s4, [r4]
 800e432:	edd4 2a01 	vldr	s5, [r4, #4]
 800e436:	ed94 3a02 	vldr	s6, [r4, #8]
 800e43a:	edd4 3a03 	vldr	s7, [r4, #12]
 800e43e:	ed94 4a04 	vldr	s8, [r4, #16]
 800e442:	edd4 4a05 	vldr	s9, [r4, #20]
 800e446:	ed94 5a06 	vldr	s10, [r4, #24]
 800e44a:	edd4 5a07 	vldr	s11, [r4, #28]
 800e44e:	ed94 6a08 	vldr	s12, [r4, #32]
 800e452:	edd4 6a09 	vldr	s13, [r4, #36]	@ 0x24
 800e456:	ed94 7a0a 	vldr	s14, [r4, #40]	@ 0x28
 800e45a:	edd4 7a0b 	vldr	s15, [r4, #44]	@ 0x2c
 800e45e:	9201      	str	r2, [sp, #4]
 800e460:	ab0b      	add	r3, sp, #44	@ 0x2c
 800e462:	ee22 2a02 	vmul.f32	s4, s4, s4
 800e466:	ee62 2aa2 	vmul.f32	s5, s5, s5
 800e46a:	ee23 3a03 	vmul.f32	s6, s6, s6
 800e46e:	ee63 3aa3 	vmul.f32	s7, s7, s7
 800e472:	ee24 4a04 	vmul.f32	s8, s8, s8
 800e476:	ee64 4aa4 	vmul.f32	s9, s9, s9
 800e47a:	ee25 5a05 	vmul.f32	s10, s10, s10
 800e47e:	ee65 5aa5 	vmul.f32	s11, s11, s11
 800e482:	ee26 6a06 	vmul.f32	s12, s12, s12
 800e486:	ee66 6aa6 	vmul.f32	s13, s13, s13
 800e48a:	ee27 7a07 	vmul.f32	s14, s14, s14
 800e48e:	ee67 7aa7 	vmul.f32	s15, s15, s15
 800e492:	3901      	subs	r1, #1
 800e494:	9303      	str	r3, [sp, #12]
 800e496:	2300      	movs	r3, #0
 800e498:	4604      	mov	r4, r0
 800e49a:	9104      	str	r1, [sp, #16]
 800e49c:	ed8d 2a0b 	vstr	s4, [sp, #44]	@ 0x2c
 800e4a0:	edcd 2a0c 	vstr	s5, [sp, #48]	@ 0x30
 800e4a4:	ed8d 3a0d 	vstr	s6, [sp, #52]	@ 0x34
 800e4a8:	edcd 3a0e 	vstr	s7, [sp, #56]	@ 0x38
 800e4ac:	ed8d 4a0f 	vstr	s8, [sp, #60]	@ 0x3c
 800e4b0:	edcd 4a10 	vstr	s9, [sp, #64]	@ 0x40
 800e4b4:	ed8d 5a11 	vstr	s10, [sp, #68]	@ 0x44
 800e4b8:	edcd 5a12 	vstr	s11, [sp, #72]	@ 0x48
 800e4bc:	ed8d 6a13 	vstr	s12, [sp, #76]	@ 0x4c
 800e4c0:	edcd 6a14 	vstr	s13, [sp, #80]	@ 0x50
 800e4c4:	ed8d 7a15 	vstr	s14, [sp, #84]	@ 0x54
 800e4c8:	edcd 7a16 	vstr	s15, [sp, #88]	@ 0x58
 800e4cc:	9302      	str	r3, [sp, #8]
 800e4ce:	4637      	mov	r7, r6
 800e4d0:	e010      	b.n	800e4f4 <kf_update+0xdc>
 800e4d2:	bf00      	nop
 800e4d4:	00000000 	.word	0x00000000
 800e4d8:	9a01      	ldr	r2, [sp, #4]
 800e4da:	9b02      	ldr	r3, [sp, #8]
 800e4dc:	3204      	adds	r2, #4
 800e4de:	9201      	str	r2, [sp, #4]
 800e4e0:	9a03      	ldr	r2, [sp, #12]
 800e4e2:	3301      	adds	r3, #1
 800e4e4:	3204      	adds	r2, #4
 800e4e6:	2b0c      	cmp	r3, #12
 800e4e8:	9302      	str	r3, [sp, #8]
 800e4ea:	9203      	str	r2, [sp, #12]
 800e4ec:	f107 0704 	add.w	r7, r7, #4
 800e4f0:	f000 85de 	beq.w	800f0b0 <kf_update+0xc98>
 800e4f4:	9a04      	ldr	r2, [sp, #16]
 800e4f6:	f812 3f01 	ldrb.w	r3, [r2, #1]!
 800e4fa:	9204      	str	r2, [sp, #16]
 800e4fc:	2b00      	cmp	r3, #0
 800e4fe:	d0eb      	beq.n	800e4d8 <kf_update+0xc0>
 800e500:	f104 0328 	add.w	r3, r4, #40	@ 0x28
 800e504:	ad17      	add	r5, sp, #92	@ 0x5c
 800e506:	edd7 da00 	vldr	s27, [r7]
 800e50a:	ed97 ea0c 	vldr	s28, [r7, #48]	@ 0x30
 800e50e:	edd7 ea18 	vldr	s29, [r7, #96]	@ 0x60
 800e512:	ed97 fa24 	vldr	s30, [r7, #144]	@ 0x90
 800e516:	edd7 fa30 	vldr	s31, [r7, #192]	@ 0xc0
 800e51a:	edd7 6a3c 	vldr	s13, [r7, #240]	@ 0xf0
 800e51e:	ed97 6a48 	vldr	s12, [r7, #288]	@ 0x120
 800e522:	edd7 5a54 	vldr	s11, [r7, #336]	@ 0x150
 800e526:	ed97 5a60 	vldr	s10, [r7, #384]	@ 0x180
 800e52a:	9307      	str	r3, [sp, #28]
 800e52c:	ed8d 8a17 	vstr	s16, [sp, #92]	@ 0x5c
 800e530:	ed8d 8a18 	vstr	s16, [sp, #96]	@ 0x60
 800e534:	ed8d 8a19 	vstr	s16, [sp, #100]	@ 0x64
 800e538:	ed8d 8a1a 	vstr	s16, [sp, #104]	@ 0x68
 800e53c:	ed8d 8a1b 	vstr	s16, [sp, #108]	@ 0x6c
 800e540:	ed8d 8a1c 	vstr	s16, [sp, #112]	@ 0x70
 800e544:	ed8d 8a1d 	vstr	s16, [sp, #116]	@ 0x74
 800e548:	ed8d 8a1e 	vstr	s16, [sp, #120]	@ 0x78
 800e54c:	ed8d 8a1f 	vstr	s16, [sp, #124]	@ 0x7c
 800e550:	f104 014c 	add.w	r1, r4, #76	@ 0x4c
 800e554:	462a      	mov	r2, r5
 800e556:	ecb3 7a01 	vldmia	r3!, {s14}
 800e55a:	ecf2 7a01 	vldmia	r2!, {s15}
 800e55e:	eeb5 7a40 	vcmp.f32	s14, #0.0
 800e562:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e566:	d006      	beq.n	800e576 <kf_update+0x15e>
 800e568:	eef5 da40 	vcmp.f32	s27, #0.0
 800e56c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e570:	bf18      	it	ne
 800e572:	eee7 7a2d 	vfmane.f32	s15, s14, s27
 800e576:	ed93 7a08 	vldr	s14, [r3, #32]
 800e57a:	eeb5 7a40 	vcmp.f32	s14, #0.0
 800e57e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e582:	d006      	beq.n	800e592 <kf_update+0x17a>
 800e584:	eeb5 ea40 	vcmp.f32	s28, #0.0
 800e588:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e58c:	bf18      	it	ne
 800e58e:	eee7 7a0e 	vfmane.f32	s15, s14, s28
 800e592:	ed93 7a11 	vldr	s14, [r3, #68]	@ 0x44
 800e596:	eeb5 7a40 	vcmp.f32	s14, #0.0
 800e59a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e59e:	d006      	beq.n	800e5ae <kf_update+0x196>
 800e5a0:	eef5 ea40 	vcmp.f32	s29, #0.0
 800e5a4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e5a8:	bf18      	it	ne
 800e5aa:	eee7 7a2e 	vfmane.f32	s15, s14, s29
 800e5ae:	ed93 7a1a 	vldr	s14, [r3, #104]	@ 0x68
 800e5b2:	eeb5 7a40 	vcmp.f32	s14, #0.0
 800e5b6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e5ba:	d006      	beq.n	800e5ca <kf_update+0x1b2>
 800e5bc:	eeb5 fa40 	vcmp.f32	s30, #0.0
 800e5c0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e5c4:	bf18      	it	ne
 800e5c6:	eee7 7a0f 	vfmane.f32	s15, s14, s30
 800e5ca:	ed93 7a23 	vldr	s14, [r3, #140]	@ 0x8c
 800e5ce:	eeb5 7a40 	vcmp.f32	s14, #0.0
 800e5d2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e5d6:	d006      	beq.n	800e5e6 <kf_update+0x1ce>
 800e5d8:	eef5 fa40 	vcmp.f32	s31, #0.0
 800e5dc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e5e0:	bf18      	it	ne
 800e5e2:	eee7 7a2f 	vfmane.f32	s15, s14, s31
 800e5e6:	ed93 7a2c 	vldr	s14, [r3, #176]	@ 0xb0
 800e5ea:	eeb5 7a40 	vcmp.f32	s14, #0.0
 800e5ee:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e5f2:	d006      	beq.n	800e602 <kf_update+0x1ea>
 800e5f4:	eef5 6a40 	vcmp.f32	s13, #0.0
 800e5f8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e5fc:	bf18      	it	ne
 800e5fe:	eee7 7a26 	vfmane.f32	s15, s14, s13
 800e602:	ed93 7a35 	vldr	s14, [r3, #212]	@ 0xd4
 800e606:	eeb5 7a40 	vcmp.f32	s14, #0.0
 800e60a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e60e:	d006      	beq.n	800e61e <kf_update+0x206>
 800e610:	eeb5 6a40 	vcmp.f32	s12, #0.0
 800e614:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e618:	bf18      	it	ne
 800e61a:	eee7 7a06 	vfmane.f32	s15, s14, s12
 800e61e:	ed93 7a3e 	vldr	s14, [r3, #248]	@ 0xf8
 800e622:	eeb5 7a40 	vcmp.f32	s14, #0.0
 800e626:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e62a:	d006      	beq.n	800e63a <kf_update+0x222>
 800e62c:	eef5 5a40 	vcmp.f32	s11, #0.0
 800e630:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e634:	bf18      	it	ne
 800e636:	eee7 7a25 	vfmane.f32	s15, s14, s11
 800e63a:	ed93 7a47 	vldr	s14, [r3, #284]	@ 0x11c
 800e63e:	eeb5 7a40 	vcmp.f32	s14, #0.0
 800e642:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e646:	d006      	beq.n	800e656 <kf_update+0x23e>
 800e648:	eeb5 5a40 	vcmp.f32	s10, #0.0
 800e64c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e650:	bf18      	it	ne
 800e652:	eee7 7a05 	vfmane.f32	s15, s14, s10
 800e656:	4299      	cmp	r1, r3
 800e658:	ed42 7a01 	vstr	s15, [r2, #-4]
 800e65c:	f47f af7b 	bne.w	800e556 <kf_update+0x13e>
 800e660:	eef5 da40 	vcmp.f32	s27, #0.0
 800e664:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e668:	eddd ba17 	vldr	s23, [sp, #92]	@ 0x5c
 800e66c:	f000 84f8 	beq.w	800f060 <kf_update+0xc48>
 800e670:	eef5 ba40 	vcmp.f32	s23, #0.0
 800e674:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e678:	f000 8520 	beq.w	800f0bc <kf_update+0xca4>
 800e67c:	ee6b 7aad 	vmul.f32	s15, s23, s27
 800e680:	eeb5 ea40 	vcmp.f32	s28, #0.0
 800e684:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e688:	ed9d ca18 	vldr	s24, [sp, #96]	@ 0x60
 800e68c:	d006      	beq.n	800e69c <kf_update+0x284>
 800e68e:	eeb5 ca40 	vcmp.f32	s24, #0.0
 800e692:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e696:	bf18      	it	ne
 800e698:	eeec 7a0e 	vfmane.f32	s15, s24, s28
 800e69c:	eef5 ea40 	vcmp.f32	s29, #0.0
 800e6a0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e6a4:	ed9d aa19 	vldr	s20, [sp, #100]	@ 0x64
 800e6a8:	d006      	beq.n	800e6b8 <kf_update+0x2a0>
 800e6aa:	eeb5 aa40 	vcmp.f32	s20, #0.0
 800e6ae:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e6b2:	bf18      	it	ne
 800e6b4:	eeea 7a2e 	vfmane.f32	s15, s20, s29
 800e6b8:	eeb5 fa40 	vcmp.f32	s30, #0.0
 800e6bc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e6c0:	ed9d da1a 	vldr	s26, [sp, #104]	@ 0x68
 800e6c4:	d006      	beq.n	800e6d4 <kf_update+0x2bc>
 800e6c6:	eeb5 da40 	vcmp.f32	s26, #0.0
 800e6ca:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e6ce:	bf18      	it	ne
 800e6d0:	eeed 7a0f 	vfmane.f32	s15, s26, s30
 800e6d4:	eef5 fa40 	vcmp.f32	s31, #0.0
 800e6d8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e6dc:	eddd ca1b 	vldr	s25, [sp, #108]	@ 0x6c
 800e6e0:	d006      	beq.n	800e6f0 <kf_update+0x2d8>
 800e6e2:	eef5 ca40 	vcmp.f32	s25, #0.0
 800e6e6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e6ea:	bf18      	it	ne
 800e6ec:	eeec 7aaf 	vfmane.f32	s15, s25, s31
 800e6f0:	eef5 6a40 	vcmp.f32	s13, #0.0
 800e6f4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e6f8:	eddd aa1c 	vldr	s21, [sp, #112]	@ 0x70
 800e6fc:	d006      	beq.n	800e70c <kf_update+0x2f4>
 800e6fe:	eef5 aa40 	vcmp.f32	s21, #0.0
 800e702:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e706:	bf18      	it	ne
 800e708:	eeea 7aa6 	vfmane.f32	s15, s21, s13
 800e70c:	eeb5 6a40 	vcmp.f32	s12, #0.0
 800e710:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e714:	ed9d ba1d 	vldr	s22, [sp, #116]	@ 0x74
 800e718:	d006      	beq.n	800e728 <kf_update+0x310>
 800e71a:	eeb5 ba40 	vcmp.f32	s22, #0.0
 800e71e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e722:	bf18      	it	ne
 800e724:	eeeb 7a06 	vfmane.f32	s15, s22, s12
 800e728:	eef5 5a40 	vcmp.f32	s11, #0.0
 800e72c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e730:	eddd 9a1e 	vldr	s19, [sp, #120]	@ 0x78
 800e734:	d006      	beq.n	800e744 <kf_update+0x32c>
 800e736:	eef5 9a40 	vcmp.f32	s19, #0.0
 800e73a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e73e:	bf18      	it	ne
 800e740:	eee9 7aa5 	vfmane.f32	s15, s19, s11
 800e744:	eeb5 5a40 	vcmp.f32	s10, #0.0
 800e748:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e74c:	ed9d 7a1f 	vldr	s14, [sp, #124]	@ 0x7c
 800e750:	d006      	beq.n	800e760 <kf_update+0x348>
 800e752:	eeb5 7a40 	vcmp.f32	s14, #0.0
 800e756:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e75a:	bf18      	it	ne
 800e75c:	eee7 7a05 	vfmane.f32	s15, s14, s10
 800e760:	9b03      	ldr	r3, [sp, #12]
 800e762:	ed93 4a00 	vldr	s8, [r3]
 800e766:	9b02      	ldr	r3, [sp, #8]
 800e768:	ee77 7a84 	vadd.f32	s15, s15, s8
 800e76c:	eef7 4a00 	vmov.f32	s9, #112	@ 0x3f800000  1.0
 800e770:	ee84 9aa7 	vdiv.f32	s18, s9, s15
 800e774:	2b05      	cmp	r3, #5
 800e776:	ee69 ba2b 	vmul.f32	s23, s18, s23
 800e77a:	ee29 ca0c 	vmul.f32	s24, s18, s24
 800e77e:	ee29 aa0a 	vmul.f32	s20, s18, s20
 800e782:	ee29 da0d 	vmul.f32	s26, s18, s26
 800e786:	ee69 ca2c 	vmul.f32	s25, s18, s25
 800e78a:	ee69 aa2a 	vmul.f32	s21, s18, s21
 800e78e:	ee29 ba0b 	vmul.f32	s22, s18, s22
 800e792:	ee69 9a29 	vmul.f32	s19, s18, s19
 800e796:	ee29 9a07 	vmul.f32	s18, s18, s14
 800e79a:	edcd ba17 	vstr	s23, [sp, #92]	@ 0x5c
 800e79e:	ed8d ca18 	vstr	s24, [sp, #96]	@ 0x60
 800e7a2:	ed8d aa19 	vstr	s20, [sp, #100]	@ 0x64
 800e7a6:	ed8d da1a 	vstr	s26, [sp, #104]	@ 0x68
 800e7aa:	edcd ca1b 	vstr	s25, [sp, #108]	@ 0x6c
 800e7ae:	edcd aa1c 	vstr	s21, [sp, #112]	@ 0x70
 800e7b2:	ed8d ba1d 	vstr	s22, [sp, #116]	@ 0x74
 800e7b6:	edcd 9a1e 	vstr	s19, [sp, #120]	@ 0x78
 800e7ba:	ed8d 9a1f 	vstr	s18, [sp, #124]	@ 0x7c
 800e7be:	f340 844b 	ble.w	800f058 <kf_update+0xc40>
 800e7c2:	eef5 da40 	vcmp.f32	s27, #0.0
 800e7c6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e7ca:	f000 847b 	beq.w	800f0c4 <kf_update+0xcac>
 800e7ce:	edd4 7a01 	vldr	s15, [r4, #4]
 800e7d2:	eef5 7a40 	vcmp.f32	s15, #0.0
 800e7d6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e7da:	f040 84d6 	bne.w	800f18a <kf_update+0xd72>
 800e7de:	eeb5 ea40 	vcmp.f32	s28, #0.0
 800e7e2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e7e6:	d008      	beq.n	800e7fa <kf_update+0x3e2>
 800e7e8:	ed94 7a02 	vldr	s14, [r4, #8]
 800e7ec:	eeb5 7a40 	vcmp.f32	s14, #0.0
 800e7f0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e7f4:	bf18      	it	ne
 800e7f6:	eee7 7a0e 	vfmane.f32	s15, s14, s28
 800e7fa:	eef5 ea40 	vcmp.f32	s29, #0.0
 800e7fe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e802:	d008      	beq.n	800e816 <kf_update+0x3fe>
 800e804:	ed94 7a03 	vldr	s14, [r4, #12]
 800e808:	eeb5 7a40 	vcmp.f32	s14, #0.0
 800e80c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e810:	bf18      	it	ne
 800e812:	eee7 7a2e 	vfmane.f32	s15, s14, s29
 800e816:	eeb5 fa40 	vcmp.f32	s30, #0.0
 800e81a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e81e:	d008      	beq.n	800e832 <kf_update+0x41a>
 800e820:	ed94 7a04 	vldr	s14, [r4, #16]
 800e824:	eeb5 7a40 	vcmp.f32	s14, #0.0
 800e828:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e82c:	bf18      	it	ne
 800e82e:	eee7 7a0f 	vfmane.f32	s15, s14, s30
 800e832:	eef5 fa40 	vcmp.f32	s31, #0.0
 800e836:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e83a:	d008      	beq.n	800e84e <kf_update+0x436>
 800e83c:	ed94 7a05 	vldr	s14, [r4, #20]
 800e840:	eeb5 7a40 	vcmp.f32	s14, #0.0
 800e844:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e848:	bf18      	it	ne
 800e84a:	eee7 7a2f 	vfmane.f32	s15, s14, s31
 800e84e:	eef5 6a40 	vcmp.f32	s13, #0.0
 800e852:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e856:	d008      	beq.n	800e86a <kf_update+0x452>
 800e858:	ed94 7a06 	vldr	s14, [r4, #24]
 800e85c:	eeb5 7a40 	vcmp.f32	s14, #0.0
 800e860:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e864:	bf18      	it	ne
 800e866:	eee7 7a26 	vfmane.f32	s15, s14, s13
 800e86a:	eeb5 6a40 	vcmp.f32	s12, #0.0
 800e86e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e872:	d008      	beq.n	800e886 <kf_update+0x46e>
 800e874:	ed94 7a07 	vldr	s14, [r4, #28]
 800e878:	eeb5 7a40 	vcmp.f32	s14, #0.0
 800e87c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e880:	bf18      	it	ne
 800e882:	eee7 7a06 	vfmane.f32	s15, s14, s12
 800e886:	eef5 5a40 	vcmp.f32	s11, #0.0
 800e88a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e88e:	d008      	beq.n	800e8a2 <kf_update+0x48a>
 800e890:	ed94 7a08 	vldr	s14, [r4, #32]
 800e894:	eeb5 7a40 	vcmp.f32	s14, #0.0
 800e898:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e89c:	bf18      	it	ne
 800e89e:	eee7 7a25 	vfmane.f32	s15, s14, s11
 800e8a2:	eeb5 5a40 	vcmp.f32	s10, #0.0
 800e8a6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e8aa:	d008      	beq.n	800e8be <kf_update+0x4a6>
 800e8ac:	ed94 7a09 	vldr	s14, [r4, #36]	@ 0x24
 800e8b0:	eeb5 7a40 	vcmp.f32	s14, #0.0
 800e8b4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e8b8:	bf18      	it	ne
 800e8ba:	eee7 7a05 	vfmane.f32	s15, s14, s10
 800e8be:	9b01      	ldr	r3, [sp, #4]
 800e8c0:	edd3 8a00 	vldr	s17, [r3]
 800e8c4:	ee78 8ae7 	vsub.f32	s17, s17, s15
 800e8c8:	f44f 72a2 	mov.w	r2, #324	@ 0x144
 800e8cc:	2100      	movs	r1, #0
 800e8ce:	a868      	add	r0, sp, #416	@ 0x1a0
 800e8d0:	ed8d 5a09 	vstr	s10, [sp, #36]	@ 0x24
 800e8d4:	edcd 5a08 	vstr	s11, [sp, #32]
 800e8d8:	ed8d 6a06 	vstr	s12, [sp, #24]
 800e8dc:	edcd 6a05 	vstr	s13, [sp, #20]
 800e8e0:	f005 fe3c 	bl	801455c <memset>
 800e8e4:	ab68      	add	r3, sp, #416	@ 0x1a0
 800e8e6:	ed9d 5a09 	vldr	s10, [sp, #36]	@ 0x24
 800e8ea:	eddd 5a08 	vldr	s11, [sp, #32]
 800e8ee:	ed9d 6a06 	vldr	s12, [sp, #24]
 800e8f2:	eddd 6a05 	vldr	s13, [sp, #20]
 800e8f6:	a971      	add	r1, sp, #452	@ 0x1c4
 800e8f8:	461a      	mov	r2, r3
 800e8fa:	ecf5 7a01 	vldmia	r5!, {s15}
 800e8fe:	eef5 7a40 	vcmp.f32	s15, #0.0
 800e902:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e906:	d062      	beq.n	800e9ce <kf_update+0x5b6>
 800e908:	eef5 da40 	vcmp.f32	s27, #0.0
 800e90c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e910:	d005      	beq.n	800e91e <kf_update+0x506>
 800e912:	ed92 7a00 	vldr	s14, [r2]
 800e916:	eea7 7aad 	vfma.f32	s14, s15, s27
 800e91a:	ed82 7a00 	vstr	s14, [r2]
 800e91e:	eeb5 ea40 	vcmp.f32	s28, #0.0
 800e922:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e926:	d005      	beq.n	800e934 <kf_update+0x51c>
 800e928:	ed92 7a09 	vldr	s14, [r2, #36]	@ 0x24
 800e92c:	eea7 7a8e 	vfma.f32	s14, s15, s28
 800e930:	ed82 7a09 	vstr	s14, [r2, #36]	@ 0x24
 800e934:	eef5 ea40 	vcmp.f32	s29, #0.0
 800e938:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e93c:	d005      	beq.n	800e94a <kf_update+0x532>
 800e93e:	ed92 7a12 	vldr	s14, [r2, #72]	@ 0x48
 800e942:	eea7 7aae 	vfma.f32	s14, s15, s29
 800e946:	ed82 7a12 	vstr	s14, [r2, #72]	@ 0x48
 800e94a:	eeb5 fa40 	vcmp.f32	s30, #0.0
 800e94e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e952:	d005      	beq.n	800e960 <kf_update+0x548>
 800e954:	ed92 7a1b 	vldr	s14, [r2, #108]	@ 0x6c
 800e958:	eea7 7a8f 	vfma.f32	s14, s15, s30
 800e95c:	ed82 7a1b 	vstr	s14, [r2, #108]	@ 0x6c
 800e960:	eef5 fa40 	vcmp.f32	s31, #0.0
 800e964:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e968:	d005      	beq.n	800e976 <kf_update+0x55e>
 800e96a:	ed92 7a24 	vldr	s14, [r2, #144]	@ 0x90
 800e96e:	eea7 7aaf 	vfma.f32	s14, s15, s31
 800e972:	ed82 7a24 	vstr	s14, [r2, #144]	@ 0x90
 800e976:	eef5 6a40 	vcmp.f32	s13, #0.0
 800e97a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e97e:	d005      	beq.n	800e98c <kf_update+0x574>
 800e980:	ed92 7a2d 	vldr	s14, [r2, #180]	@ 0xb4
 800e984:	eea7 7aa6 	vfma.f32	s14, s15, s13
 800e988:	ed82 7a2d 	vstr	s14, [r2, #180]	@ 0xb4
 800e98c:	eeb5 6a40 	vcmp.f32	s12, #0.0
 800e990:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e994:	d005      	beq.n	800e9a2 <kf_update+0x58a>
 800e996:	ed92 7a36 	vldr	s14, [r2, #216]	@ 0xd8
 800e99a:	eea7 7a86 	vfma.f32	s14, s15, s12
 800e99e:	ed82 7a36 	vstr	s14, [r2, #216]	@ 0xd8
 800e9a2:	eef5 5a40 	vcmp.f32	s11, #0.0
 800e9a6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e9aa:	d005      	beq.n	800e9b8 <kf_update+0x5a0>
 800e9ac:	ed92 7a3f 	vldr	s14, [r2, #252]	@ 0xfc
 800e9b0:	eea7 7aa5 	vfma.f32	s14, s15, s11
 800e9b4:	ed82 7a3f 	vstr	s14, [r2, #252]	@ 0xfc
 800e9b8:	eeb5 5a40 	vcmp.f32	s10, #0.0
 800e9bc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e9c0:	d005      	beq.n	800e9ce <kf_update+0x5b6>
 800e9c2:	ed92 7a48 	vldr	s14, [r2, #288]	@ 0x120
 800e9c6:	eea7 7a85 	vfma.f32	s14, s15, s10
 800e9ca:	ed82 7a48 	vstr	s14, [r2, #288]	@ 0x120
 800e9ce:	3204      	adds	r2, #4
 800e9d0:	428a      	cmp	r2, r1
 800e9d2:	d192      	bne.n	800e8fa <kf_update+0x4e2>
 800e9d4:	adb9      	add	r5, sp, #740	@ 0x2e4
 800e9d6:	e9cd 5305 	strd	r5, r3, [sp, #20]
 800e9da:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800e9de:	a968      	add	r1, sp, #416	@ 0x1a0
 800e9e0:	462a      	mov	r2, r5
 800e9e2:	f04f 0b06 	mov.w	fp, #6
 800e9e6:	f04f 0a03 	mov.w	sl, #3
 800e9ea:	f04f 0902 	mov.w	r9, #2
 800e9ee:	f04f 0804 	mov.w	r8, #4
 800e9f2:	f04f 0e05 	mov.w	lr, #5
 800e9f6:	f04f 0c07 	mov.w	ip, #7
 800e9fa:	2608      	movs	r6, #8
 800e9fc:	2000      	movs	r0, #0
 800e9fe:	ed82 8a00 	vstr	s16, [r2]
 800ea02:	2800      	cmp	r0, #0
 800ea04:	f000 8198 	beq.w	800ed38 <kf_update+0x920>
 800ea08:	edd1 7a00 	vldr	s15, [r1]
 800ea0c:	ed82 8a01 	vstr	s16, [r2, #4]
 800ea10:	eef1 7a67 	vneg.f32	s15, s15
 800ea14:	2801      	cmp	r0, #1
 800ea16:	edc1 7a00 	vstr	s15, [r1]
 800ea1a:	f000 8255 	beq.w	800eec8 <kf_update+0xab0>
 800ea1e:	edd1 7a01 	vldr	s15, [r1, #4]
 800ea22:	ed82 8a02 	vstr	s16, [r2, #8]
 800ea26:	eef1 7a67 	vneg.f32	s15, s15
 800ea2a:	2802      	cmp	r0, #2
 800ea2c:	edc1 7a01 	vstr	s15, [r1, #4]
 800ea30:	f000 81f2 	beq.w	800ee18 <kf_update+0xa00>
 800ea34:	ab68      	add	r3, sp, #416	@ 0x1a0
 800ea36:	eb03 0589 	add.w	r5, r3, r9, lsl #2
 800ea3a:	edd5 7a00 	vldr	s15, [r5]
 800ea3e:	ed82 8a03 	vstr	s16, [r2, #12]
 800ea42:	eef1 7a67 	vneg.f32	s15, s15
 800ea46:	2803      	cmp	r0, #3
 800ea48:	edc5 7a00 	vstr	s15, [r5]
 800ea4c:	f040 8280 	bne.w	800ef50 <kf_update+0xb38>
 800ea50:	edd1 7a03 	vldr	s15, [r1, #12]
 800ea54:	ed8d 8ad8 	vstr	s16, [sp, #864]	@ 0x360
 800ea58:	ee77 7a67 	vsub.f32	s15, s14, s15
 800ea5c:	ab68      	add	r3, sp, #416	@ 0x1a0
 800ea5e:	edc1 7a03 	vstr	s15, [r1, #12]
 800ea62:	eddd 7a87 	vldr	s15, [sp, #540]	@ 0x21c
 800ea66:	ed82 8a05 	vstr	s16, [r2, #20]
 800ea6a:	eef1 7a67 	vneg.f32	s15, s15
 800ea6e:	edcd 7a87 	vstr	s15, [sp, #540]	@ 0x21c
 800ea72:	eb03 058e 	add.w	r5, r3, lr, lsl #2
 800ea76:	edd5 7a00 	vldr	s15, [r5]
 800ea7a:	ed82 8a06 	vstr	s16, [r2, #24]
 800ea7e:	eef1 7a67 	vneg.f32	s15, s15
 800ea82:	edc5 7a00 	vstr	s15, [r5]
 800ea86:	eb03 058b 	add.w	r5, r3, fp, lsl #2
 800ea8a:	edd5 7a00 	vldr	s15, [r5]
 800ea8e:	ed82 8a07 	vstr	s16, [r2, #28]
 800ea92:	eef1 7a67 	vneg.f32	s15, s15
 800ea96:	edc5 7a00 	vstr	s15, [r5]
 800ea9a:	ab68      	add	r3, sp, #416	@ 0x1a0
 800ea9c:	eb03 058c 	add.w	r5, r3, ip, lsl #2
 800eaa0:	edd5 7a00 	vldr	s15, [r5]
 800eaa4:	ed82 8a08 	vstr	s16, [r2, #32]
 800eaa8:	eef1 7a67 	vneg.f32	s15, s15
 800eaac:	2808      	cmp	r0, #8
 800eaae:	edc5 7a00 	vstr	s15, [r5]
 800eab2:	f040 818f 	bne.w	800edd4 <kf_update+0x9bc>
 800eab6:	aa68      	add	r2, sp, #416	@ 0x1a0
 800eab8:	eb02 0286 	add.w	r2, r2, r6, lsl #2
 800eabc:	ed92 7a00 	vldr	s14, [r2]
 800eac0:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 800eac4:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800eac8:	e9dd 5305 	ldrd	r5, r3, [sp, #20]
 800eacc:	edc2 7a00 	vstr	s15, [r2]
 800ead0:	2600      	movs	r6, #0
 800ead2:	f504 70a2 	add.w	r0, r4, #324	@ 0x144
 800ead6:	ecf3 3a01 	vldmia	r3!, {s7}
 800eada:	ed93 4a08 	vldr	s8, [r3, #32]
 800eade:	edd3 4a11 	vldr	s9, [r3, #68]	@ 0x44
 800eae2:	ed93 5a1a 	vldr	s10, [r3, #104]	@ 0x68
 800eae6:	edd3 5a23 	vldr	s11, [r3, #140]	@ 0x8c
 800eaea:	ed93 6a2c 	vldr	s12, [r3, #176]	@ 0xb0
 800eaee:	edd3 6a35 	vldr	s13, [r3, #212]	@ 0xd4
 800eaf2:	ed93 7a3e 	vldr	s14, [r3, #248]	@ 0xf8
 800eaf6:	edd3 7a47 	vldr	s15, [r3, #284]	@ 0x11c
 800eafa:	4629      	mov	r1, r5
 800eafc:	4622      	mov	r2, r4
 800eafe:	eef5 3a40 	vcmp.f32	s7, #0.0
 800eb02:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800eb06:	d00c      	beq.n	800eb22 <kf_update+0x70a>
 800eb08:	ed92 3a0a 	vldr	s6, [r2, #40]	@ 0x28
 800eb0c:	eeb5 3a40 	vcmp.f32	s6, #0.0
 800eb10:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800eb14:	d005      	beq.n	800eb22 <kf_update+0x70a>
 800eb16:	edd1 2a00 	vldr	s5, [r1]
 800eb1a:	eee3 2a83 	vfma.f32	s5, s7, s6
 800eb1e:	edc1 2a00 	vstr	s5, [r1]
 800eb22:	eeb5 4a40 	vcmp.f32	s8, #0.0
 800eb26:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800eb2a:	d00c      	beq.n	800eb46 <kf_update+0x72e>
 800eb2c:	ed92 3a0b 	vldr	s6, [r2, #44]	@ 0x2c
 800eb30:	eeb5 3a40 	vcmp.f32	s6, #0.0
 800eb34:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800eb38:	d005      	beq.n	800eb46 <kf_update+0x72e>
 800eb3a:	edd1 2a00 	vldr	s5, [r1]
 800eb3e:	eee4 2a03 	vfma.f32	s5, s8, s6
 800eb42:	edc1 2a00 	vstr	s5, [r1]
 800eb46:	eef5 4a40 	vcmp.f32	s9, #0.0
 800eb4a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800eb4e:	d00c      	beq.n	800eb6a <kf_update+0x752>
 800eb50:	ed92 3a0c 	vldr	s6, [r2, #48]	@ 0x30
 800eb54:	eeb5 3a40 	vcmp.f32	s6, #0.0
 800eb58:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800eb5c:	d005      	beq.n	800eb6a <kf_update+0x752>
 800eb5e:	edd1 2a00 	vldr	s5, [r1]
 800eb62:	eee4 2a83 	vfma.f32	s5, s9, s6
 800eb66:	edc1 2a00 	vstr	s5, [r1]
 800eb6a:	eeb5 5a40 	vcmp.f32	s10, #0.0
 800eb6e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800eb72:	d00c      	beq.n	800eb8e <kf_update+0x776>
 800eb74:	ed92 3a0d 	vldr	s6, [r2, #52]	@ 0x34
 800eb78:	eeb5 3a40 	vcmp.f32	s6, #0.0
 800eb7c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800eb80:	d005      	beq.n	800eb8e <kf_update+0x776>
 800eb82:	edd1 2a00 	vldr	s5, [r1]
 800eb86:	eee5 2a03 	vfma.f32	s5, s10, s6
 800eb8a:	edc1 2a00 	vstr	s5, [r1]
 800eb8e:	eef5 5a40 	vcmp.f32	s11, #0.0
 800eb92:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800eb96:	d00c      	beq.n	800ebb2 <kf_update+0x79a>
 800eb98:	ed92 3a0e 	vldr	s6, [r2, #56]	@ 0x38
 800eb9c:	eeb5 3a40 	vcmp.f32	s6, #0.0
 800eba0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800eba4:	d005      	beq.n	800ebb2 <kf_update+0x79a>
 800eba6:	edd1 2a00 	vldr	s5, [r1]
 800ebaa:	eee5 2a83 	vfma.f32	s5, s11, s6
 800ebae:	edc1 2a00 	vstr	s5, [r1]
 800ebb2:	eeb5 6a40 	vcmp.f32	s12, #0.0
 800ebb6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ebba:	d00c      	beq.n	800ebd6 <kf_update+0x7be>
 800ebbc:	ed92 3a0f 	vldr	s6, [r2, #60]	@ 0x3c
 800ebc0:	eeb5 3a40 	vcmp.f32	s6, #0.0
 800ebc4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ebc8:	d005      	beq.n	800ebd6 <kf_update+0x7be>
 800ebca:	edd1 2a00 	vldr	s5, [r1]
 800ebce:	eee6 2a03 	vfma.f32	s5, s12, s6
 800ebd2:	edc1 2a00 	vstr	s5, [r1]
 800ebd6:	eef5 6a40 	vcmp.f32	s13, #0.0
 800ebda:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ebde:	d00c      	beq.n	800ebfa <kf_update+0x7e2>
 800ebe0:	ed92 3a10 	vldr	s6, [r2, #64]	@ 0x40
 800ebe4:	eeb5 3a40 	vcmp.f32	s6, #0.0
 800ebe8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ebec:	d005      	beq.n	800ebfa <kf_update+0x7e2>
 800ebee:	edd1 2a00 	vldr	s5, [r1]
 800ebf2:	eee6 2a83 	vfma.f32	s5, s13, s6
 800ebf6:	edc1 2a00 	vstr	s5, [r1]
 800ebfa:	eeb5 7a40 	vcmp.f32	s14, #0.0
 800ebfe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ec02:	d00c      	beq.n	800ec1e <kf_update+0x806>
 800ec04:	ed92 3a11 	vldr	s6, [r2, #68]	@ 0x44
 800ec08:	eeb5 3a40 	vcmp.f32	s6, #0.0
 800ec0c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ec10:	d005      	beq.n	800ec1e <kf_update+0x806>
 800ec12:	edd1 2a00 	vldr	s5, [r1]
 800ec16:	eee7 2a03 	vfma.f32	s5, s14, s6
 800ec1a:	edc1 2a00 	vstr	s5, [r1]
 800ec1e:	eef5 7a40 	vcmp.f32	s15, #0.0
 800ec22:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ec26:	d00c      	beq.n	800ec42 <kf_update+0x82a>
 800ec28:	ed92 3a12 	vldr	s6, [r2, #72]	@ 0x48
 800ec2c:	eeb5 3a40 	vcmp.f32	s6, #0.0
 800ec30:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ec34:	d005      	beq.n	800ec42 <kf_update+0x82a>
 800ec36:	edd1 2a00 	vldr	s5, [r1]
 800ec3a:	eee7 2a83 	vfma.f32	s5, s15, s6
 800ec3e:	edc1 2a00 	vstr	s5, [r1]
 800ec42:	3224      	adds	r2, #36	@ 0x24
 800ec44:	4282      	cmp	r2, r0
 800ec46:	f101 0124 	add.w	r1, r1, #36	@ 0x24
 800ec4a:	f47f af58 	bne.w	800eafe <kf_update+0x6e6>
 800ec4e:	3601      	adds	r6, #1
 800ec50:	2e09      	cmp	r6, #9
 800ec52:	f105 0504 	add.w	r5, r5, #4
 800ec56:	f47f af3e 	bne.w	800ead6 <kf_update+0x6be>
 800ec5a:	9807      	ldr	r0, [sp, #28]
 800ec5c:	f44f 72a2 	mov.w	r2, #324	@ 0x144
 800ec60:	a9b9      	add	r1, sp, #740	@ 0x2e4
 800ec62:	f005 fcad 	bl	80145c0 <memcpy>
 800ec66:	eef5 ba40 	vcmp.f32	s23, #0.0
 800ec6a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ec6e:	f000 81a3 	beq.w	800efb8 <kf_update+0xba0>
 800ec72:	eef5 8a40 	vcmp.f32	s17, #0.0
 800ec76:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ec7a:	f000 819d 	beq.w	800efb8 <kf_update+0xba0>
 800ec7e:	eeb5 ca40 	vcmp.f32	s24, #0.0
 800ec82:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ec86:	ee68 baab 	vmul.f32	s23, s17, s23
 800ec8a:	f000 826f 	beq.w	800f16c <kf_update+0xd54>
 800ec8e:	eeb5 aa40 	vcmp.f32	s20, #0.0
 800ec92:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ec96:	ee2c ca28 	vmul.f32	s24, s24, s17
 800ec9a:	f000 8264 	beq.w	800f166 <kf_update+0xd4e>
 800ec9e:	eeb5 da40 	vcmp.f32	s26, #0.0
 800eca2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800eca6:	ee68 7a8a 	vmul.f32	s15, s17, s20
 800ecaa:	f000 8257 	beq.w	800f15c <kf_update+0xd44>
 800ecae:	eef5 ca40 	vcmp.f32	s25, #0.0
 800ecb2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ecb6:	ee28 7a8d 	vmul.f32	s14, s17, s26
 800ecba:	eeb0 aa4c 	vmov.f32	s20, s24
 800ecbe:	f040 8272 	bne.w	800f1a6 <kf_update+0xd8e>
 800ecc2:	eef0 ca47 	vmov.f32	s25, s14
 800ecc6:	eeb0 da67 	vmov.f32	s26, s15
 800ecca:	eef5 aa40 	vcmp.f32	s21, #0.0
 800ecce:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ecd2:	f000 81a8 	beq.w	800f026 <kf_update+0xc0e>
 800ecd6:	eef5 8a40 	vcmp.f32	s17, #0.0
 800ecda:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ecde:	f000 8232 	beq.w	800f146 <kf_update+0xd2e>
 800ece2:	eddf 7ae1 	vldr	s15, [pc, #900]	@ 800f068 <kf_update+0xc50>
 800ece6:	eeb5 ba40 	vcmp.f32	s22, #0.0
 800ecea:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ecee:	ee28 7aaa 	vmul.f32	s14, s17, s21
 800ecf2:	f040 81bb 	bne.w	800f06c <kf_update+0xc54>
 800ecf6:	eeb0 ba47 	vmov.f32	s22, s14
 800ecfa:	eef0 aa67 	vmov.f32	s21, s15
 800ecfe:	eef5 9a40 	vcmp.f32	s19, #0.0
 800ed02:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ed06:	f000 81bf 	beq.w	800f088 <kf_update+0xc70>
 800ed0a:	eef5 8a40 	vcmp.f32	s17, #0.0
 800ed0e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ed12:	f000 821b 	beq.w	800f14c <kf_update+0xd34>
 800ed16:	eeb5 9a40 	vcmp.f32	s18, #0.0
 800ed1a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ed1e:	eddf 7ad2 	vldr	s15, [pc, #840]	@ 800f068 <kf_update+0xc50>
 800ed22:	ee28 7aa9 	vmul.f32	s14, s17, s19
 800ed26:	f040 826b 	bne.w	800f200 <kf_update+0xde8>
 800ed2a:	eef0 8a49 	vmov.f32	s17, s18
 800ed2e:	eef0 9a67 	vmov.f32	s19, s15
 800ed32:	eeb0 9a47 	vmov.f32	s18, s14
 800ed36:	e1cb      	b.n	800f0d0 <kf_update+0xcb8>
 800ed38:	eddd 7a69 	vldr	s15, [sp, #420]	@ 0x1a4
 800ed3c:	eddd 6a68 	vldr	s13, [sp, #416]	@ 0x1a0
 800ed40:	ed8d 8aba 	vstr	s16, [sp, #744]	@ 0x2e8
 800ed44:	ab68      	add	r3, sp, #416	@ 0x1a0
 800ed46:	eb03 0589 	add.w	r5, r3, r9, lsl #2
 800ed4a:	eef1 7a67 	vneg.f32	s15, s15
 800ed4e:	edcd 7a69 	vstr	s15, [sp, #420]	@ 0x1a4
 800ed52:	edd5 7a00 	vldr	s15, [r5]
 800ed56:	ed82 8a02 	vstr	s16, [r2, #8]
 800ed5a:	eef1 7a67 	vneg.f32	s15, s15
 800ed5e:	edc5 7a00 	vstr	s15, [r5]
 800ed62:	eb03 058a 	add.w	r5, r3, sl, lsl #2
 800ed66:	edd5 7a00 	vldr	s15, [r5]
 800ed6a:	ed82 8a03 	vstr	s16, [r2, #12]
 800ed6e:	ee77 6a66 	vsub.f32	s13, s14, s13
 800ed72:	eef1 7a67 	vneg.f32	s15, s15
 800ed76:	edcd 6a68 	vstr	s13, [sp, #416]	@ 0x1a0
 800ed7a:	ed82 8a04 	vstr	s16, [r2, #16]
 800ed7e:	edc5 7a00 	vstr	s15, [r5]
 800ed82:	ab68      	add	r3, sp, #416	@ 0x1a0
 800ed84:	eb03 0588 	add.w	r5, r3, r8, lsl #2
 800ed88:	edd5 7a00 	vldr	s15, [r5]
 800ed8c:	ed82 8a05 	vstr	s16, [r2, #20]
 800ed90:	eef1 7a67 	vneg.f32	s15, s15
 800ed94:	2805      	cmp	r0, #5
 800ed96:	edc5 7a00 	vstr	s15, [r5]
 800ed9a:	f040 80ba 	bne.w	800ef12 <kf_update+0xafa>
 800ed9e:	edd1 7a05 	vldr	s15, [r1, #20]
 800eda2:	ed8d 8aec 	vstr	s16, [sp, #944]	@ 0x3b0
 800eda6:	ee77 7a67 	vsub.f32	s15, s14, s15
 800edaa:	ab68      	add	r3, sp, #416	@ 0x1a0
 800edac:	edc1 7a05 	vstr	s15, [r1, #20]
 800edb0:	eddd 7a9b 	vldr	s15, [sp, #620]	@ 0x26c
 800edb4:	ed82 8a07 	vstr	s16, [r2, #28]
 800edb8:	eef1 7a67 	vneg.f32	s15, s15
 800edbc:	ed82 8a08 	vstr	s16, [r2, #32]
 800edc0:	edcd 7a9b 	vstr	s15, [sp, #620]	@ 0x26c
 800edc4:	eb03 058c 	add.w	r5, r3, ip, lsl #2
 800edc8:	edd5 7a00 	vldr	s15, [r5]
 800edcc:	eef1 7a67 	vneg.f32	s15, s15
 800edd0:	edc5 7a00 	vstr	s15, [r5]
 800edd4:	ab68      	add	r3, sp, #416	@ 0x1a0
 800edd6:	eb03 0586 	add.w	r5, r3, r6, lsl #2
 800edda:	edd5 7a00 	vldr	s15, [r5]
 800edde:	3001      	adds	r0, #1
 800ede0:	eef1 7a67 	vneg.f32	s15, s15
 800ede4:	2809      	cmp	r0, #9
 800ede6:	f102 0224 	add.w	r2, r2, #36	@ 0x24
 800edea:	f10c 0c09 	add.w	ip, ip, #9
 800edee:	f101 0124 	add.w	r1, r1, #36	@ 0x24
 800edf2:	f10e 0e09 	add.w	lr, lr, #9
 800edf6:	f108 0809 	add.w	r8, r8, #9
 800edfa:	f109 0909 	add.w	r9, r9, #9
 800edfe:	f10a 0a09 	add.w	sl, sl, #9
 800ee02:	f10b 0b09 	add.w	fp, fp, #9
 800ee06:	f106 0609 	add.w	r6, r6, #9
 800ee0a:	edc5 7a00 	vstr	s15, [r5]
 800ee0e:	f47f adf6 	bne.w	800e9fe <kf_update+0x5e6>
 800ee12:	e9dd 5305 	ldrd	r5, r3, [sp, #20]
 800ee16:	e65b      	b.n	800ead0 <kf_update+0x6b8>
 800ee18:	edd1 7a02 	vldr	s15, [r1, #8]
 800ee1c:	ed8d 8ace 	vstr	s16, [sp, #824]	@ 0x338
 800ee20:	ee77 7a67 	vsub.f32	s15, s14, s15
 800ee24:	ab68      	add	r3, sp, #416	@ 0x1a0
 800ee26:	edc1 7a02 	vstr	s15, [r1, #8]
 800ee2a:	eddd 7a7d 	vldr	s15, [sp, #500]	@ 0x1f4
 800ee2e:	ed82 8a04 	vstr	s16, [r2, #16]
 800ee32:	eef1 7a67 	vneg.f32	s15, s15
 800ee36:	edcd 7a7d 	vstr	s15, [sp, #500]	@ 0x1f4
 800ee3a:	eb03 0588 	add.w	r5, r3, r8, lsl #2
 800ee3e:	edd5 7a00 	vldr	s15, [r5]
 800ee42:	ed82 8a05 	vstr	s16, [r2, #20]
 800ee46:	eef1 7a67 	vneg.f32	s15, s15
 800ee4a:	edc5 7a00 	vstr	s15, [r5]
 800ee4e:	eb03 058e 	add.w	r5, r3, lr, lsl #2
 800ee52:	edd5 7a00 	vldr	s15, [r5]
 800ee56:	ed82 8a06 	vstr	s16, [r2, #24]
 800ee5a:	eef1 7a67 	vneg.f32	s15, s15
 800ee5e:	edc5 7a00 	vstr	s15, [r5]
 800ee62:	ab68      	add	r3, sp, #416	@ 0x1a0
 800ee64:	eb03 058b 	add.w	r5, r3, fp, lsl #2
 800ee68:	edd5 7a00 	vldr	s15, [r5]
 800ee6c:	ed82 8a07 	vstr	s16, [r2, #28]
 800ee70:	eef1 7a67 	vneg.f32	s15, s15
 800ee74:	2807      	cmp	r0, #7
 800ee76:	edc5 7a00 	vstr	s15, [r5]
 800ee7a:	f47f ae0e 	bne.w	800ea9a <kf_update+0x682>
 800ee7e:	edd1 7a07 	vldr	s15, [r1, #28]
 800ee82:	ee77 7a67 	vsub.f32	s15, s14, s15
 800ee86:	f50d 6380 	add.w	r3, sp, #1024	@ 0x400
 800ee8a:	ed83 8a00 	vstr	s16, [r3]
 800ee8e:	edc1 7a07 	vstr	s15, [r1, #28]
 800ee92:	2547      	movs	r5, #71	@ 0x47
 800ee94:	ab68      	add	r3, sp, #416	@ 0x1a0
 800ee96:	eb03 0585 	add.w	r5, r3, r5, lsl #2
 800ee9a:	edd5 7a00 	vldr	s15, [r5]
 800ee9e:	eef1 7a67 	vneg.f32	s15, s15
 800eea2:	3001      	adds	r0, #1
 800eea4:	edc5 7a00 	vstr	s15, [r5]
 800eea8:	3224      	adds	r2, #36	@ 0x24
 800eeaa:	3609      	adds	r6, #9
 800eeac:	f10c 0c09 	add.w	ip, ip, #9
 800eeb0:	3124      	adds	r1, #36	@ 0x24
 800eeb2:	f10e 0e09 	add.w	lr, lr, #9
 800eeb6:	f108 0809 	add.w	r8, r8, #9
 800eeba:	f109 0909 	add.w	r9, r9, #9
 800eebe:	f10a 0a09 	add.w	sl, sl, #9
 800eec2:	f10b 0b09 	add.w	fp, fp, #9
 800eec6:	e59a      	b.n	800e9fe <kf_update+0x5e6>
 800eec8:	edd1 7a01 	vldr	s15, [r1, #4]
 800eecc:	ed8d 8ac4 	vstr	s16, [sp, #784]	@ 0x310
 800eed0:	ee77 7a67 	vsub.f32	s15, s14, s15
 800eed4:	ab68      	add	r3, sp, #416	@ 0x1a0
 800eed6:	edc1 7a01 	vstr	s15, [r1, #4]
 800eeda:	eddd 7a73 	vldr	s15, [sp, #460]	@ 0x1cc
 800eede:	ed82 8a03 	vstr	s16, [r2, #12]
 800eee2:	eef1 7a67 	vneg.f32	s15, s15
 800eee6:	edcd 7a73 	vstr	s15, [sp, #460]	@ 0x1cc
 800eeea:	eb03 058a 	add.w	r5, r3, sl, lsl #2
 800eeee:	edd5 7a00 	vldr	s15, [r5]
 800eef2:	ed82 8a04 	vstr	s16, [r2, #16]
 800eef6:	eef1 7a67 	vneg.f32	s15, s15
 800eefa:	edc5 7a00 	vstr	s15, [r5]
 800eefe:	eb03 0588 	add.w	r5, r3, r8, lsl #2
 800ef02:	edd5 7a00 	vldr	s15, [r5]
 800ef06:	ed82 8a05 	vstr	s16, [r2, #20]
 800ef0a:	eef1 7a67 	vneg.f32	s15, s15
 800ef0e:	edc5 7a00 	vstr	s15, [r5]
 800ef12:	ab68      	add	r3, sp, #416	@ 0x1a0
 800ef14:	eb03 058e 	add.w	r5, r3, lr, lsl #2
 800ef18:	edd5 7a00 	vldr	s15, [r5]
 800ef1c:	ed82 8a06 	vstr	s16, [r2, #24]
 800ef20:	eef1 7a67 	vneg.f32	s15, s15
 800ef24:	2806      	cmp	r0, #6
 800ef26:	edc5 7a00 	vstr	s15, [r5]
 800ef2a:	d19a      	bne.n	800ee62 <kf_update+0xa4a>
 800ef2c:	edd1 7a06 	vldr	s15, [r1, #24]
 800ef30:	ed8d 8af6 	vstr	s16, [sp, #984]	@ 0x3d8
 800ef34:	ee77 7a67 	vsub.f32	s15, s14, s15
 800ef38:	ed82 8a08 	vstr	s16, [r2, #32]
 800ef3c:	edc1 7a06 	vstr	s15, [r1, #24]
 800ef40:	eddd 7aa5 	vldr	s15, [sp, #660]	@ 0x294
 800ef44:	eef1 7a67 	vneg.f32	s15, s15
 800ef48:	edcd 7aa5 	vstr	s15, [sp, #660]	@ 0x294
 800ef4c:	4635      	mov	r5, r6
 800ef4e:	e7a1      	b.n	800ee94 <kf_update+0xa7c>
 800ef50:	ab68      	add	r3, sp, #416	@ 0x1a0
 800ef52:	eb03 058a 	add.w	r5, r3, sl, lsl #2
 800ef56:	edd5 7a00 	vldr	s15, [r5]
 800ef5a:	ed82 8a04 	vstr	s16, [r2, #16]
 800ef5e:	eef1 7a67 	vneg.f32	s15, s15
 800ef62:	2804      	cmp	r0, #4
 800ef64:	edc5 7a00 	vstr	s15, [r5]
 800ef68:	f47f af0b 	bne.w	800ed82 <kf_update+0x96a>
 800ef6c:	edd1 7a04 	vldr	s15, [r1, #16]
 800ef70:	ed8d 8ae2 	vstr	s16, [sp, #904]	@ 0x388
 800ef74:	ee77 7a67 	vsub.f32	s15, s14, s15
 800ef78:	ab68      	add	r3, sp, #416	@ 0x1a0
 800ef7a:	edc1 7a04 	vstr	s15, [r1, #16]
 800ef7e:	eddd 7a91 	vldr	s15, [sp, #580]	@ 0x244
 800ef82:	ed82 8a06 	vstr	s16, [r2, #24]
 800ef86:	eef1 7a67 	vneg.f32	s15, s15
 800ef8a:	edcd 7a91 	vstr	s15, [sp, #580]	@ 0x244
 800ef8e:	eb03 058b 	add.w	r5, r3, fp, lsl #2
 800ef92:	edd5 7a00 	vldr	s15, [r5]
 800ef96:	ed82 8a07 	vstr	s16, [r2, #28]
 800ef9a:	eef1 7a67 	vneg.f32	s15, s15
 800ef9e:	edc5 7a00 	vstr	s15, [r5]
 800efa2:	ed82 8a08 	vstr	s16, [r2, #32]
 800efa6:	eb03 058c 	add.w	r5, r3, ip, lsl #2
 800efaa:	edd5 7a00 	vldr	s15, [r5]
 800efae:	eef1 7a67 	vneg.f32	s15, s15
 800efb2:	edc5 7a00 	vstr	s15, [r5]
 800efb6:	e70d      	b.n	800edd4 <kf_update+0x9bc>
 800efb8:	eeb5 ca40 	vcmp.f32	s24, #0.0
 800efbc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800efc0:	d005      	beq.n	800efce <kf_update+0xbb6>
 800efc2:	eef5 8a40 	vcmp.f32	s17, #0.0
 800efc6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800efca:	f040 80fa 	bne.w	800f1c2 <kf_update+0xdaa>
 800efce:	eeb5 aa40 	vcmp.f32	s20, #0.0
 800efd2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800efd6:	d068      	beq.n	800f0aa <kf_update+0xc92>
 800efd8:	eef5 8a40 	vcmp.f32	s17, #0.0
 800efdc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800efe0:	f040 8117 	bne.w	800f212 <kf_update+0xdfa>
 800efe4:	eeb0 aa68 	vmov.f32	s20, s17
 800efe8:	eef0 ba68 	vmov.f32	s23, s17
 800efec:	eeb5 da40 	vcmp.f32	s26, #0.0
 800eff0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800eff4:	d007      	beq.n	800f006 <kf_update+0xbee>
 800eff6:	eef5 8a40 	vcmp.f32	s17, #0.0
 800effa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800effe:	f040 80c8 	bne.w	800f192 <kf_update+0xd7a>
 800f002:	eeb0 da68 	vmov.f32	s26, s17
 800f006:	eef5 ca40 	vcmp.f32	s25, #0.0
 800f00a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f00e:	f43f ae5c 	beq.w	800ecca <kf_update+0x8b2>
 800f012:	eef5 8a40 	vcmp.f32	s17, #0.0
 800f016:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f01a:	f040 80f7 	bne.w	800f20c <kf_update+0xdf4>
 800f01e:	eef0 aa68 	vmov.f32	s21, s17
 800f022:	eef0 ca68 	vmov.f32	s25, s17
 800f026:	eeb5 ba40 	vcmp.f32	s22, #0.0
 800f02a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f02e:	f43f ae66 	beq.w	800ecfe <kf_update+0x8e6>
 800f032:	eef5 8a40 	vcmp.f32	s17, #0.0
 800f036:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f03a:	f040 80cd 	bne.w	800f1d8 <kf_update+0xdc0>
 800f03e:	eef5 9a40 	vcmp.f32	s19, #0.0
 800f042:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f046:	f000 8086 	beq.w	800f156 <kf_update+0xd3e>
 800f04a:	eeb0 9a68 	vmov.f32	s18, s17
 800f04e:	eef0 9a68 	vmov.f32	s19, s17
 800f052:	eeb0 ba68 	vmov.f32	s22, s17
 800f056:	e03b      	b.n	800f0d0 <kf_update+0xcb8>
 800f058:	9b01      	ldr	r3, [sp, #4]
 800f05a:	edd3 8a00 	vldr	s17, [r3]
 800f05e:	e433      	b.n	800e8c8 <kf_update+0x4b0>
 800f060:	eef0 7a6d 	vmov.f32	s15, s27
 800f064:	f7ff bb0c 	b.w	800e680 <kf_update+0x268>
 800f068:	00000000 	.word	0x00000000
 800f06c:	eef5 9a40 	vcmp.f32	s19, #0.0
 800f070:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f074:	eef0 aa67 	vmov.f32	s21, s15
 800f078:	ee68 7a8b 	vmul.f32	s15, s17, s22
 800f07c:	f040 80b6 	bne.w	800f1ec <kf_update+0xdd4>
 800f080:	eef0 9a67 	vmov.f32	s19, s15
 800f084:	eeb0 ba47 	vmov.f32	s22, s14
 800f088:	eeb5 9a40 	vcmp.f32	s18, #0.0
 800f08c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f090:	d01c      	beq.n	800f0cc <kf_update+0xcb4>
 800f092:	eef5 8a40 	vcmp.f32	s17, #0.0
 800f096:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f09a:	d051      	beq.n	800f140 <kf_update+0xd28>
 800f09c:	ed1f 7a0e 	vldr	s14, [pc, #-56]	@ 800f068 <kf_update+0xc50>
 800f0a0:	ee68 8a89 	vmul.f32	s17, s17, s18
 800f0a4:	eeb0 9a47 	vmov.f32	s18, s14
 800f0a8:	e012      	b.n	800f0d0 <kf_update+0xcb8>
 800f0aa:	eef0 ba4a 	vmov.f32	s23, s20
 800f0ae:	e79d      	b.n	800efec <kf_update+0xbd4>
 800f0b0:	f20d 4d2c 	addw	sp, sp, #1068	@ 0x42c
 800f0b4:	ecbd 8b10 	vpop	{d8-d15}
 800f0b8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f0bc:	eef0 7a6b 	vmov.f32	s15, s23
 800f0c0:	f7ff bade 	b.w	800e680 <kf_update+0x268>
 800f0c4:	eef0 7a6d 	vmov.f32	s15, s27
 800f0c8:	f7ff bb89 	b.w	800e7de <kf_update+0x3c6>
 800f0cc:	eef0 8a49 	vmov.f32	s17, s18
 800f0d0:	edd4 3a01 	vldr	s7, [r4, #4]
 800f0d4:	ed94 4a02 	vldr	s8, [r4, #8]
 800f0d8:	edd4 4a03 	vldr	s9, [r4, #12]
 800f0dc:	ed94 5a04 	vldr	s10, [r4, #16]
 800f0e0:	edd4 5a05 	vldr	s11, [r4, #20]
 800f0e4:	ed94 6a06 	vldr	s12, [r4, #24]
 800f0e8:	edd4 6a07 	vldr	s13, [r4, #28]
 800f0ec:	ed94 7a08 	vldr	s14, [r4, #32]
 800f0f0:	edd4 7a09 	vldr	s15, [r4, #36]	@ 0x24
 800f0f4:	ee73 3aab 	vadd.f32	s7, s7, s23
 800f0f8:	ee34 4a0a 	vadd.f32	s8, s8, s20
 800f0fc:	ee74 4a8d 	vadd.f32	s9, s9, s26
 800f100:	ee35 5a2c 	vadd.f32	s10, s10, s25
 800f104:	ee75 5aaa 	vadd.f32	s11, s11, s21
 800f108:	ee36 6a0b 	vadd.f32	s12, s12, s22
 800f10c:	ee76 6aa9 	vadd.f32	s13, s13, s19
 800f110:	ee37 7a09 	vadd.f32	s14, s14, s18
 800f114:	ee77 7aa8 	vadd.f32	s15, s15, s17
 800f118:	edc4 3a01 	vstr	s7, [r4, #4]
 800f11c:	ed84 4a02 	vstr	s8, [r4, #8]
 800f120:	edc4 4a03 	vstr	s9, [r4, #12]
 800f124:	ed84 5a04 	vstr	s10, [r4, #16]
 800f128:	edc4 5a05 	vstr	s11, [r4, #20]
 800f12c:	ed84 6a06 	vstr	s12, [r4, #24]
 800f130:	edc4 6a07 	vstr	s13, [r4, #28]
 800f134:	ed84 7a08 	vstr	s14, [r4, #32]
 800f138:	edc4 7a09 	vstr	s15, [r4, #36]	@ 0x24
 800f13c:	f7ff b9cc 	b.w	800e4d8 <kf_update+0xc0>
 800f140:	eeb0 9a68 	vmov.f32	s18, s17
 800f144:	e7c4      	b.n	800f0d0 <kf_update+0xcb8>
 800f146:	eef0 aa68 	vmov.f32	s21, s17
 800f14a:	e76c      	b.n	800f026 <kf_update+0xc0e>
 800f14c:	eeb0 9a68 	vmov.f32	s18, s17
 800f150:	eef0 9a68 	vmov.f32	s19, s17
 800f154:	e7bc      	b.n	800f0d0 <kf_update+0xcb8>
 800f156:	eeb0 ba69 	vmov.f32	s22, s19
 800f15a:	e795      	b.n	800f088 <kf_update+0xc70>
 800f15c:	eeb0 da67 	vmov.f32	s26, s15
 800f160:	eeb0 aa4c 	vmov.f32	s20, s24
 800f164:	e74f      	b.n	800f006 <kf_update+0xbee>
 800f166:	eeb0 aa4c 	vmov.f32	s20, s24
 800f16a:	e73f      	b.n	800efec <kf_update+0xbd4>
 800f16c:	eeb5 aa40 	vcmp.f32	s20, #0.0
 800f170:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f174:	f43f af3a 	beq.w	800efec <kf_update+0xbd4>
 800f178:	eeb5 da40 	vcmp.f32	s26, #0.0
 800f17c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f180:	ee68 7a8a 	vmul.f32	s15, s17, s20
 800f184:	f47f ad93 	bne.w	800ecae <kf_update+0x896>
 800f188:	e7e8      	b.n	800f15c <kf_update+0xd44>
 800f18a:	ee67 7aad 	vmul.f32	s15, s15, s27
 800f18e:	f7ff bb26 	b.w	800e7de <kf_update+0x3c6>
 800f192:	eef5 ca40 	vcmp.f32	s25, #0.0
 800f196:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f19a:	ed5f 7a4d 	vldr	s15, [pc, #-308]	@ 800f068 <kf_update+0xc50>
 800f19e:	ee28 7a8d 	vmul.f32	s14, s17, s26
 800f1a2:	f43f ad8e 	beq.w	800ecc2 <kf_update+0x8aa>
 800f1a6:	eeb0 da67 	vmov.f32	s26, s15
 800f1aa:	eef5 aa40 	vcmp.f32	s21, #0.0
 800f1ae:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f1b2:	ee68 7aac 	vmul.f32	s15, s17, s25
 800f1b6:	d126      	bne.n	800f206 <kf_update+0xdee>
 800f1b8:	eef0 aa67 	vmov.f32	s21, s15
 800f1bc:	eef0 ca47 	vmov.f32	s25, s14
 800f1c0:	e731      	b.n	800f026 <kf_update+0xc0e>
 800f1c2:	eeb5 aa40 	vcmp.f32	s20, #0.0
 800f1c6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f1ca:	ed5f ba59 	vldr	s23, [pc, #-356]	@ 800f068 <kf_update+0xc50>
 800f1ce:	ee2c ca28 	vmul.f32	s24, s24, s17
 800f1d2:	f47f ad64 	bne.w	800ec9e <kf_update+0x886>
 800f1d6:	e7c6      	b.n	800f166 <kf_update+0xd4e>
 800f1d8:	eef5 9a40 	vcmp.f32	s19, #0.0
 800f1dc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f1e0:	ed1f 7a5f 	vldr	s14, [pc, #-380]	@ 800f068 <kf_update+0xc50>
 800f1e4:	ee68 7a8b 	vmul.f32	s15, s17, s22
 800f1e8:	f43f af4a 	beq.w	800f080 <kf_update+0xc68>
 800f1ec:	eeb5 9a40 	vcmp.f32	s18, #0.0
 800f1f0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f1f4:	eeb0 ba47 	vmov.f32	s22, s14
 800f1f8:	ee28 7aa9 	vmul.f32	s14, s17, s19
 800f1fc:	f43f ad95 	beq.w	800ed2a <kf_update+0x912>
 800f200:	eef0 9a67 	vmov.f32	s19, s15
 800f204:	e74c      	b.n	800f0a0 <kf_update+0xc88>
 800f206:	eef0 ca47 	vmov.f32	s25, s14
 800f20a:	e56c      	b.n	800ece6 <kf_update+0x8ce>
 800f20c:	ed1f 7a6a 	vldr	s14, [pc, #-424]	@ 800f068 <kf_update+0xc50>
 800f210:	e7cb      	b.n	800f1aa <kf_update+0xd92>
 800f212:	ed1f ca6b 	vldr	s24, [pc, #-428]	@ 800f068 <kf_update+0xc50>
 800f216:	eeb5 da40 	vcmp.f32	s26, #0.0
 800f21a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f21e:	ee68 7a8a 	vmul.f32	s15, s17, s20
 800f222:	eef0 ba4c 	vmov.f32	s23, s24
 800f226:	f47f ad42 	bne.w	800ecae <kf_update+0x896>
 800f22a:	e797      	b.n	800f15c <kf_update+0xd44>

0800f22c <q2hpr>:
 800f22c:	b510      	push	{r4, lr}
 800f22e:	edd0 7a00 	vldr	s15, [r0]
 800f232:	edd0 5a01 	vldr	s11, [r0, #4]
 800f236:	ed90 7a02 	vldr	s14, [r0, #8]
 800f23a:	ed90 5a03 	vldr	s10, [r0, #12]
 800f23e:	ee67 0aa7 	vmul.f32	s1, s15, s15
 800f242:	ee25 6aa5 	vmul.f32	s12, s11, s11
 800f246:	ee65 6a87 	vmul.f32	s13, s11, s14
 800f24a:	ee25 0a65 	vnmul.f32	s0, s10, s11
 800f24e:	ed2d 8b08 	vpush	{d8-d11}
 800f252:	eea7 0a87 	vfma.f32	s0, s15, s14
 800f256:	460c      	mov	r4, r1
 800f258:	eee7 6a85 	vfma.f32	s13, s15, s10
 800f25c:	ee36 aa06 	vadd.f32	s20, s12, s12
 800f260:	ee70 0aa0 	vadd.f32	s1, s1, s1
 800f264:	ee27 6a07 	vmul.f32	s12, s14, s14
 800f268:	ee67 7aa5 	vmul.f32	s15, s15, s11
 800f26c:	ee27 7a05 	vmul.f32	s14, s14, s10
 800f270:	ee30 ba8a 	vadd.f32	s22, s1, s20
 800f274:	eef7 ba00 	vmov.f32	s23, #112	@ 0x3f800000  1.0
 800f278:	ee76 aa06 	vadd.f32	s21, s12, s12
 800f27c:	ee37 8aa7 	vadd.f32	s16, s15, s15
 800f280:	ee77 8a07 	vadd.f32	s17, s14, s14
 800f284:	ee70 9a00 	vadd.f32	s19, s0, s0
 800f288:	ee36 9aa6 	vadd.f32	s18, s13, s13
 800f28c:	ee3b bacb 	vsub.f32	s22, s23, s22
 800f290:	bb6a      	cbnz	r2, 800f2ee <q2hpr+0xc2>
 800f292:	ee70 0aaa 	vadd.f32	s1, s1, s21
 800f296:	ee38 0a68 	vsub.f32	s0, s16, s17
 800f29a:	ee7b 0ae0 	vsub.f32	s1, s23, s1
 800f29e:	f005 f9f7 	bl	8014690 <atan2f>
 800f2a2:	eeb0 8a40 	vmov.f32	s16, s0
 800f2a6:	eeb0 0a49 	vmov.f32	s0, s18
 800f2aa:	f005 f9c5 	bl	8014638 <asinf>
 800f2ae:	eef0 0a4b 	vmov.f32	s1, s22
 800f2b2:	eef0 8a40 	vmov.f32	s17, s0
 800f2b6:	eeb0 0a69 	vmov.f32	s0, s19
 800f2ba:	f005 f9e9 	bl	8014690 <atan2f>
 800f2be:	eef1 8a68 	vneg.f32	s17, s17
 800f2c2:	eeb0 9a40 	vmov.f32	s18, s0
 800f2c6:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 800f2ca:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f2ce:	ed84 8a00 	vstr	s16, [r4]
 800f2d2:	ed84 9a02 	vstr	s18, [r4, #8]
 800f2d6:	edc4 8a01 	vstr	s17, [r4, #4]
 800f2da:	d505      	bpl.n	800f2e8 <q2hpr+0xbc>
 800f2dc:	eddf 7a13 	vldr	s15, [pc, #76]	@ 800f32c <q2hpr+0x100>
 800f2e0:	ee38 8a27 	vadd.f32	s16, s16, s15
 800f2e4:	ed84 8a00 	vstr	s16, [r4]
 800f2e8:	ecbd 8b08 	vpop	{d8-d11}
 800f2ec:	bd10      	pop	{r4, pc}
 800f2ee:	eeb0 0a69 	vmov.f32	s0, s19
 800f2f2:	f005 f9a1 	bl	8014638 <asinf>
 800f2f6:	eef0 0a4b 	vmov.f32	s1, s22
 800f2fa:	eef0 7a40 	vmov.f32	s15, s0
 800f2fe:	eeb0 0a49 	vmov.f32	s0, s18
 800f302:	eeb0 9a67 	vmov.f32	s18, s15
 800f306:	f005 f9c3 	bl	8014690 <atan2f>
 800f30a:	ee7a 0a2a 	vadd.f32	s1, s20, s21
 800f30e:	eeb0 7a40 	vmov.f32	s14, s0
 800f312:	ee38 0a28 	vadd.f32	s0, s16, s17
 800f316:	ee7b 0ae0 	vsub.f32	s1, s23, s1
 800f31a:	eeb1 0a40 	vneg.f32	s0, s0
 800f31e:	eef1 8a47 	vneg.f32	s17, s14
 800f322:	f005 f9b5 	bl	8014690 <atan2f>
 800f326:	eeb0 8a40 	vmov.f32	s16, s0
 800f32a:	e7cc      	b.n	800f2c6 <q2hpr+0x9a>
 800f32c:	40c90fdb 	.word	0x40c90fdb

0800f330 <output_update>:
 800f330:	edd0 7a01 	vldr	s15, [r0, #4]
 800f334:	ed90 5a02 	vldr	s10, [r0, #8]
 800f338:	ed90 7a00 	vldr	s14, [r0]
 800f33c:	edd0 5a03 	vldr	s11, [r0, #12]
 800f340:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f344:	ee27 6aa7 	vmul.f32	s12, s15, s15
 800f348:	ee67 6a85 	vmul.f32	s13, s15, s10
 800f34c:	eea7 6a07 	vfma.f32	s12, s14, s14
 800f350:	4615      	mov	r5, r2
 800f352:	f89d 201c 	ldrb.w	r2, [sp, #28]
 800f356:	f8dd 8018 	ldr.w	r8, [sp, #24]
 800f35a:	eee7 6a25 	vfma.f32	s13, s14, s11
 800f35e:	460f      	mov	r7, r1
 800f360:	461e      	mov	r6, r3
 800f362:	ee27 7a05 	vmul.f32	s14, s14, s10
 800f366:	ee67 7aa5 	vmul.f32	s15, s15, s11
 800f36a:	ee37 7a07 	vadd.f32	s14, s14, s14
 800f36e:	ee77 7aa7 	vadd.f32	s15, s15, s15
 800f372:	ee76 6aa6 	vadd.f32	s13, s13, s13
 800f376:	ee36 6a06 	vadd.f32	s12, s12, s12
 800f37a:	2a00      	cmp	r2, #0
 800f37c:	d14b      	bne.n	800f416 <output_update+0xe6>
 800f37e:	eef7 5a00 	vmov.f32	s11, #112	@ 0x3f800000  1.0
 800f382:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800f386:	ee35 7ac6 	vsub.f32	s14, s11, s12
 800f38a:	eef1 6a66 	vneg.f32	s13, s13
 800f38e:	edc3 6a00 	vstr	s13, [r3]
 800f392:	edc3 7a01 	vstr	s15, [r3, #4]
 800f396:	ed83 7a02 	vstr	s14, [r3, #8]
 800f39a:	4629      	mov	r1, r5
 800f39c:	4604      	mov	r4, r0
 800f39e:	f7ff ff45 	bl	800f22c <q2hpr>
 800f3a2:	ed95 7a01 	vldr	s14, [r5, #4]
 800f3a6:	edd5 7a02 	vldr	s15, [r5, #8]
 800f3aa:	edd5 6a00 	vldr	s13, [r5]
 800f3ae:	ed9f 6a45 	vldr	s12, [pc, #276]	@ 800f4c4 <output_update+0x194>
 800f3b2:	eddf 5a45 	vldr	s11, [pc, #276]	@ 800f4c8 <output_update+0x198>
 800f3b6:	ee27 7a06 	vmul.f32	s14, s14, s12
 800f3ba:	ee67 7a86 	vmul.f32	s15, s15, s12
 800f3be:	ee66 6aa5 	vmul.f32	s13, s13, s11
 800f3c2:	ed85 7a01 	vstr	s14, [r5, #4]
 800f3c6:	edc5 6a00 	vstr	s13, [r5]
 800f3ca:	edc5 7a02 	vstr	s15, [r5, #8]
 800f3ce:	ed97 7a01 	vldr	s14, [r7, #4]
 800f3d2:	edd6 7a00 	vldr	s15, [r6]
 800f3d6:	6823      	ldr	r3, [r4, #0]
 800f3d8:	ee77 7a87 	vadd.f32	s15, s15, s14
 800f3dc:	edc8 7a00 	vstr	s15, [r8]
 800f3e0:	ed97 7a00 	vldr	s14, [r7]
 800f3e4:	edd6 7a01 	vldr	s15, [r6, #4]
 800f3e8:	ee77 7a87 	vadd.f32	s15, s15, s14
 800f3ec:	edc8 7a01 	vstr	s15, [r8, #4]
 800f3f0:	edd6 7a02 	vldr	s15, [r6, #8]
 800f3f4:	ed97 7a02 	vldr	s14, [r7, #8]
 800f3f8:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800f3fc:	edc8 7a02 	vstr	s15, [r8, #8]
 800f400:	edd4 7a02 	vldr	s15, [r4, #8]
 800f404:	6862      	ldr	r2, [r4, #4]
 800f406:	6022      	str	r2, [r4, #0]
 800f408:	eef1 7a67 	vneg.f32	s15, s15
 800f40c:	6063      	str	r3, [r4, #4]
 800f40e:	edc4 7a02 	vstr	s15, [r4, #8]
 800f412:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f416:	2a01      	cmp	r2, #1
 800f418:	d015      	beq.n	800f446 <output_update+0x116>
 800f41a:	ed9f 6a2b 	vldr	s12, [pc, #172]	@ 800f4c8 <output_update+0x198>
 800f41e:	edd5 6a00 	vldr	s13, [r5]
 800f422:	ed95 7a01 	vldr	s14, [r5, #4]
 800f426:	edd5 7a02 	vldr	s15, [r5, #8]
 800f42a:	ee66 6a86 	vmul.f32	s13, s13, s12
 800f42e:	ee27 7a06 	vmul.f32	s14, s14, s12
 800f432:	ee67 7a86 	vmul.f32	s15, s15, s12
 800f436:	edc5 6a00 	vstr	s13, [r5]
 800f43a:	ed85 7a01 	vstr	s14, [r5, #4]
 800f43e:	edc5 7a02 	vstr	s15, [r5, #8]
 800f442:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f446:	eef7 5a00 	vmov.f32	s11, #112	@ 0x3f800000  1.0
 800f44a:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800f44e:	ee36 6a65 	vsub.f32	s12, s12, s11
 800f452:	eef1 6a66 	vneg.f32	s13, s13
 800f456:	edc3 7a00 	vstr	s15, [r3]
 800f45a:	edc3 6a01 	vstr	s13, [r3, #4]
 800f45e:	ed83 6a02 	vstr	s12, [r3, #8]
 800f462:	4629      	mov	r1, r5
 800f464:	f7ff fee2 	bl	800f22c <q2hpr>
 800f468:	edd5 6a00 	vldr	s13, [r5]
 800f46c:	ed95 7a01 	vldr	s14, [r5, #4]
 800f470:	edd5 7a02 	vldr	s15, [r5, #8]
 800f474:	ed9f 6a14 	vldr	s12, [pc, #80]	@ 800f4c8 <output_update+0x198>
 800f478:	ee27 7a06 	vmul.f32	s14, s14, s12
 800f47c:	ee67 7a86 	vmul.f32	s15, s15, s12
 800f480:	ee66 6a86 	vmul.f32	s13, s13, s12
 800f484:	ed85 7a01 	vstr	s14, [r5, #4]
 800f488:	edc5 6a00 	vstr	s13, [r5]
 800f48c:	edc5 7a02 	vstr	s15, [r5, #8]
 800f490:	ed97 7a00 	vldr	s14, [r7]
 800f494:	edd6 7a00 	vldr	s15, [r6]
 800f498:	ee77 7a87 	vadd.f32	s15, s15, s14
 800f49c:	edc8 7a00 	vstr	s15, [r8]
 800f4a0:	ed97 7a01 	vldr	s14, [r7, #4]
 800f4a4:	edd6 7a01 	vldr	s15, [r6, #4]
 800f4a8:	ee77 7a87 	vadd.f32	s15, s15, s14
 800f4ac:	edc8 7a01 	vstr	s15, [r8, #4]
 800f4b0:	edd6 7a02 	vldr	s15, [r6, #8]
 800f4b4:	ed97 7a02 	vldr	s14, [r7, #8]
 800f4b8:	ee77 7a87 	vadd.f32	s15, s15, s14
 800f4bc:	edc8 7a02 	vstr	s15, [r8, #8]
 800f4c0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f4c4:	c2652ee1 	.word	0xc2652ee1
 800f4c8:	42652ee1 	.word	0x42652ee1

0800f4cc <MFX_emptyAttitude>:
 800f4cc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f4d0:	ed2d 8b02 	vpush	{d8}
 800f4d4:	4fe9      	ldr	r7, [pc, #932]	@ (800f87c <MFX_emptyAttitude+0x3b0>)
 800f4d6:	eddf 8aea 	vldr	s17, [pc, #936]	@ 800f880 <MFX_emptyAttitude+0x3b4>
 800f4da:	f6ad 4dd4 	subw	sp, sp, #3284	@ 0xcd4
 800f4de:	f04f 0800 	mov.w	r8, #0
 800f4e2:	f50d 64d7 	add.w	r4, sp, #1720	@ 0x6b8
 800f4e6:	46bc      	mov	ip, r7
 800f4e8:	e9c4 8800 	strd	r8, r8, [r4]
 800f4ec:	f83c 3b04 	ldrh.w	r3, [ip], #4
 800f4f0:	f8c4 8008 	str.w	r8, [r4, #8]
 800f4f4:	f88d 854a 	strb.w	r8, [sp, #1354]	@ 0x54a
 800f4f8:	f8ad 3548 	strh.w	r3, [sp, #1352]	@ 0x548
 800f4fc:	4681      	mov	r9, r0
 800f4fe:	f8dd 3548 	ldr.w	r3, [sp, #1352]	@ 0x548
 800f502:	f8ad 30a8 	strh.w	r3, [sp, #168]	@ 0xa8
 800f506:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 800f50a:	0c1b      	lsrs	r3, r3, #16
 800f50c:	f88d 30aa 	strb.w	r3, [sp, #170]	@ 0xaa
 800f510:	ab2b      	add	r3, sp, #172	@ 0xac
 800f512:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 800f516:	ab2e      	add	r3, sp, #184	@ 0xb8
 800f518:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 800f51c:	ab31      	add	r3, sp, #196	@ 0xc4
 800f51e:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 800f522:	ab34      	add	r3, sp, #208	@ 0xd0
 800f524:	eeb7 8a00 	vmov.f32	s16, #112	@ 0x3f800000  1.0
 800f528:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 800f52c:	ab37      	add	r3, sp, #220	@ 0xdc
 800f52e:	edcd 8a08 	vstr	s17, [sp, #32]
 800f532:	edcd 8a09 	vstr	s17, [sp, #36]	@ 0x24
 800f536:	edcd 8a0a 	vstr	s17, [sp, #40]	@ 0x28
 800f53a:	ed8d 8a0b 	vstr	s16, [sp, #44]	@ 0x2c
 800f53e:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 800f542:	ab3a      	add	r3, sp, #232	@ 0xe8
 800f544:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 800f548:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 800f54c:	f10d 0e44 	add.w	lr, sp, #68	@ 0x44
 800f550:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 800f554:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 800f558:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 800f55c:	f44f 75b4 	mov.w	r5, #360	@ 0x168
 800f560:	f8dc 3000 	ldr.w	r3, [ip]
 800f564:	f8ce 3000 	str.w	r3, [lr]
 800f568:	462a      	mov	r2, r5
 800f56a:	4641      	mov	r1, r8
 800f56c:	4620      	mov	r0, r4
 800f56e:	f004 fff5 	bl	801455c <memset>
 800f572:	f44f 56f0 	mov.w	r6, #7680	@ 0x1e00
 800f576:	462a      	mov	r2, r5
 800f578:	4621      	mov	r1, r4
 800f57a:	a840      	add	r0, sp, #256	@ 0x100
 800f57c:	f8ad 60f8 	strh.w	r6, [sp, #248]	@ 0xf8
 800f580:	f005 f81e 	bl	80145c0 <memcpy>
 800f584:	462a      	mov	r2, r5
 800f586:	4641      	mov	r1, r8
 800f588:	4620      	mov	r0, r4
 800f58a:	ed8d 8a3f 	vstr	s16, [sp, #252]	@ 0xfc
 800f58e:	f004 ffe5 	bl	801455c <memset>
 800f592:	462a      	mov	r2, r5
 800f594:	4621      	mov	r1, r4
 800f596:	a89c      	add	r0, sp, #624	@ 0x270
 800f598:	f8ad 6268 	strh.w	r6, [sp, #616]	@ 0x268
 800f59c:	f005 f810 	bl	80145c0 <memcpy>
 800f5a0:	462a      	mov	r2, r5
 800f5a2:	4641      	mov	r1, r8
 800f5a4:	4620      	mov	r0, r4
 800f5a6:	ed8d 8a9b 	vstr	s16, [sp, #620]	@ 0x26c
 800f5aa:	f004 ffd7 	bl	801455c <memset>
 800f5ae:	462a      	mov	r2, r5
 800f5b0:	4621      	mov	r1, r4
 800f5b2:	a8f8      	add	r0, sp, #992	@ 0x3e0
 800f5b4:	f8ad 63d8 	strh.w	r6, [sp, #984]	@ 0x3d8
 800f5b8:	f005 f802 	bl	80145c0 <memcpy>
 800f5bc:	462a      	mov	r2, r5
 800f5be:	4641      	mov	r1, r8
 800f5c0:	4620      	mov	r0, r4
 800f5c2:	ed8d 8af7 	vstr	s16, [sp, #988]	@ 0x3dc
 800f5c6:	f004 ffc9 	bl	801455c <memset>
 800f5ca:	462a      	mov	r2, r5
 800f5cc:	4621      	mov	r1, r4
 800f5ce:	f50d 60aa 	add.w	r0, sp, #1360	@ 0x550
 800f5d2:	f8ad 6548 	strh.w	r6, [sp, #1352]	@ 0x548
 800f5d6:	f004 fff3 	bl	80145c0 <memcpy>
 800f5da:	f04f 0301 	mov.w	r3, #1
 800f5de:	f88d 3068 	strb.w	r3, [sp, #104]	@ 0x68
 800f5e2:	f107 0528 	add.w	r5, r7, #40	@ 0x28
 800f5e6:	4ba7      	ldr	r3, [pc, #668]	@ (800f884 <MFX_emptyAttitude+0x3b8>)
 800f5e8:	9320      	str	r3, [sp, #128]	@ 0x80
 800f5ea:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800f5ec:	ae0c      	add	r6, sp, #48	@ 0x30
 800f5ee:	46b3      	mov	fp, r6
 800f5f0:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 800f5f2:	e8bb 000f 	ldmia.w	fp!, {r0, r1, r2, r3}
 800f5f6:	e9c4 8800 	strd	r8, r8, [r4]
 800f5fa:	e9c4 8802 	strd	r8, r8, [r4, #8]
 800f5fe:	f8c4 8010 	str.w	r8, [r4, #16]
 800f602:	f10d 0c6c 	add.w	ip, sp, #108	@ 0x6c
 800f606:	46a6      	mov	lr, r4
 800f608:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 800f60c:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 800f610:	f50d 6aa9 	add.w	sl, sp, #1352	@ 0x548
 800f614:	682d      	ldr	r5, [r5, #0]
 800f616:	f8cc 5000 	str.w	r5, [ip]
 800f61a:	af21      	add	r7, sp, #132	@ 0x84
 800f61c:	ed8a 8a01 	vstr	s16, [sl, #4]
 800f620:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 800f622:	ab1a      	add	r3, sp, #104	@ 0x68
 800f624:	e9cd a301 	strd	sl, r3, [sp, #4]
 800f628:	abf6      	add	r3, sp, #984	@ 0x3d8
 800f62a:	9300      	str	r3, [sp, #0]
 800f62c:	aa3e      	add	r2, sp, #248	@ 0xf8
 800f62e:	f8c7 8000 	str.w	r8, [r7]
 800f632:	ab9a      	add	r3, sp, #616	@ 0x268
 800f634:	a911      	add	r1, sp, #68	@ 0x44
 800f636:	9403      	str	r4, [sp, #12]
 800f638:	2001      	movs	r0, #1
 800f63a:	f7fe fa2f 	bl	800da9c <DataHist_parameters>
 800f63e:	4b92      	ldr	r3, [pc, #584]	@ (800f888 <MFX_emptyAttitude+0x3bc>)
 800f640:	f8c9 3018 	str.w	r3, [r9, #24]
 800f644:	4b91      	ldr	r3, [pc, #580]	@ (800f88c <MFX_emptyAttitude+0x3c0>)
 800f646:	f8c9 301c 	str.w	r3, [r9, #28]
 800f64a:	4b91      	ldr	r3, [pc, #580]	@ (800f890 <MFX_emptyAttitude+0x3c4>)
 800f64c:	f8c9 3020 	str.w	r3, [r9, #32]
 800f650:	4b90      	ldr	r3, [pc, #576]	@ (800f894 <MFX_emptyAttitude+0x3c8>)
 800f652:	f8c9 3024 	str.w	r3, [r9, #36]	@ 0x24
 800f656:	4b90      	ldr	r3, [pc, #576]	@ (800f898 <MFX_emptyAttitude+0x3cc>)
 800f658:	f8c9 3028 	str.w	r3, [r9, #40]	@ 0x28
 800f65c:	4b8f      	ldr	r3, [pc, #572]	@ (800f89c <MFX_emptyAttitude+0x3d0>)
 800f65e:	f8c9 302c 	str.w	r3, [r9, #44]	@ 0x2c
 800f662:	4b8f      	ldr	r3, [pc, #572]	@ (800f8a0 <MFX_emptyAttitude+0x3d4>)
 800f664:	f8c9 3030 	str.w	r3, [r9, #48]	@ 0x30
 800f668:	f10d 0cac 	add.w	ip, sp, #172	@ 0xac
 800f66c:	4b8d      	ldr	r3, [pc, #564]	@ (800f8a4 <MFX_emptyAttitude+0x3d8>)
 800f66e:	f8c9 3034 	str.w	r3, [r9, #52]	@ 0x34
 800f672:	e8bc 0007 	ldmia.w	ip!, {r0, r1, r2}
 800f676:	f8bd 30a8 	ldrh.w	r3, [sp, #168]	@ 0xa8
 800f67a:	f8a9 3070 	strh.w	r3, [r9, #112]	@ 0x70
 800f67e:	f89d 30aa 	ldrb.w	r3, [sp, #170]	@ 0xaa
 800f682:	f889 3072 	strb.w	r3, [r9, #114]	@ 0x72
 800f686:	f240 1301 	movw	r3, #257	@ 0x101
 800f68a:	f8a9 3000 	strh.w	r3, [r9]
 800f68e:	f8a9 3004 	strh.w	r3, [r9, #4]
 800f692:	4b85      	ldr	r3, [pc, #532]	@ (800f8a8 <MFX_emptyAttitude+0x3dc>)
 800f694:	f8c9 300c 	str.w	r3, [r9, #12]
 800f698:	f8c9 0074 	str.w	r0, [r9, #116]	@ 0x74
 800f69c:	f8c9 1078 	str.w	r1, [r9, #120]	@ 0x78
 800f6a0:	4b82      	ldr	r3, [pc, #520]	@ (800f8ac <MFX_emptyAttitude+0x3e0>)
 800f6a2:	f8c9 207c 	str.w	r2, [r9, #124]	@ 0x7c
 800f6a6:	af2e      	add	r7, sp, #184	@ 0xb8
 800f6a8:	2000      	movs	r0, #0
 800f6aa:	2100      	movs	r1, #0
 800f6ac:	f8c9 3014 	str.w	r3, [r9, #20]
 800f6b0:	e9c9 8816 	strd	r8, r8, [r9, #88]	@ 0x58
 800f6b4:	e9c9 881a 	strd	r8, r8, [r9, #104]	@ 0x68
 800f6b8:	e9c9 0118 	strd	r0, r1, [r9, #96]	@ 0x60
 800f6bc:	f8a9 8002 	strh.w	r8, [r9, #2]
 800f6c0:	ed89 8a02 	vstr	s16, [r9, #8]
 800f6c4:	ed89 8a04 	vstr	s16, [r9, #16]
 800f6c8:	cf07      	ldmia	r7!, {r0, r1, r2}
 800f6ca:	ae31      	add	r6, sp, #196	@ 0xc4
 800f6cc:	f8c9 0080 	str.w	r0, [r9, #128]	@ 0x80
 800f6d0:	f8c9 1084 	str.w	r1, [r9, #132]	@ 0x84
 800f6d4:	f8c9 2088 	str.w	r2, [r9, #136]	@ 0x88
 800f6d8:	ce07      	ldmia	r6!, {r0, r1, r2}
 800f6da:	ad34      	add	r5, sp, #208	@ 0xd0
 800f6dc:	f8c9 008c 	str.w	r0, [r9, #140]	@ 0x8c
 800f6e0:	f8c9 1090 	str.w	r1, [r9, #144]	@ 0x90
 800f6e4:	f8c9 2094 	str.w	r2, [r9, #148]	@ 0x94
 800f6e8:	cd07      	ldmia	r5!, {r0, r1, r2}
 800f6ea:	f10d 0bdc 	add.w	fp, sp, #220	@ 0xdc
 800f6ee:	f8c9 0098 	str.w	r0, [r9, #152]	@ 0x98
 800f6f2:	f8c9 109c 	str.w	r1, [r9, #156]	@ 0x9c
 800f6f6:	f8c9 20a0 	str.w	r2, [r9, #160]	@ 0xa0
 800f6fa:	e8bb 0007 	ldmia.w	fp!, {r0, r1, r2}
 800f6fe:	f10d 0ee8 	add.w	lr, sp, #232	@ 0xe8
 800f702:	f8c9 00a4 	str.w	r0, [r9, #164]	@ 0xa4
 800f706:	f8c9 10a8 	str.w	r1, [r9, #168]	@ 0xa8
 800f70a:	f8c9 20ac 	str.w	r2, [r9, #172]	@ 0xac
 800f70e:	e8be 0007 	ldmia.w	lr!, {r0, r1, r2}
 800f712:	ed9f 6a67 	vldr	s12, [pc, #412]	@ 800f8b0 <MFX_emptyAttitude+0x3e4>
 800f716:	ed9f 7a67 	vldr	s14, [pc, #412]	@ 800f8b4 <MFX_emptyAttitude+0x3e8>
 800f71a:	eddf 7a67 	vldr	s15, [pc, #412]	@ 800f8b8 <MFX_emptyAttitude+0x3ec>
 800f71e:	f8c9 20b8 	str.w	r2, [r9, #184]	@ 0xb8
 800f722:	eef6 6a00 	vmov.f32	s13, #96	@ 0x3f000000  0.5
 800f726:	f44f 1248 	mov.w	r2, #3276800	@ 0x320000
 800f72a:	f8c9 00b0 	str.w	r0, [r9, #176]	@ 0xb0
 800f72e:	f8c9 10b4 	str.w	r1, [r9, #180]	@ 0xb4
 800f732:	ed89 6a65 	vstr	s12, [r9, #404]	@ 0x194
 800f736:	edc9 6a66 	vstr	s13, [r9, #408]	@ 0x198
 800f73a:	ed89 7a67 	vstr	s14, [r9, #412]	@ 0x19c
 800f73e:	edc9 8a64 	vstr	s17, [r9, #400]	@ 0x190
 800f742:	edc9 8a30 	vstr	s17, [r9, #192]	@ 0xc0
 800f746:	edc9 8a4a 	vstr	s17, [r9, #296]	@ 0x128
 800f74a:	edc9 8a31 	vstr	s17, [r9, #196]	@ 0xc4
 800f74e:	edc9 8a4b 	vstr	s17, [r9, #300]	@ 0x12c
 800f752:	edc9 8a32 	vstr	s17, [r9, #200]	@ 0xc8
 800f756:	edc9 8a4c 	vstr	s17, [r9, #304]	@ 0x130
 800f75a:	edc9 8a33 	vstr	s17, [r9, #204]	@ 0xcc
 800f75e:	edc9 8a4d 	vstr	s17, [r9, #308]	@ 0x134
 800f762:	edc9 8a34 	vstr	s17, [r9, #208]	@ 0xd0
 800f766:	edc9 8a4e 	vstr	s17, [r9, #312]	@ 0x138
 800f76a:	edc9 8a35 	vstr	s17, [r9, #212]	@ 0xd4
 800f76e:	edc9 8a4f 	vstr	s17, [r9, #316]	@ 0x13c
 800f772:	edc9 8a36 	vstr	s17, [r9, #216]	@ 0xd8
 800f776:	edc9 8a50 	vstr	s17, [r9, #320]	@ 0x140
 800f77a:	edc9 8a37 	vstr	s17, [r9, #220]	@ 0xdc
 800f77e:	edc9 8a51 	vstr	s17, [r9, #324]	@ 0x144
 800f782:	edc9 8a38 	vstr	s17, [r9, #224]	@ 0xe0
 800f786:	edc9 8a52 	vstr	s17, [r9, #328]	@ 0x148
 800f78a:	edc9 8a39 	vstr	s17, [r9, #228]	@ 0xe4
 800f78e:	edc9 8a53 	vstr	s17, [r9, #332]	@ 0x14c
 800f792:	edc9 8a3a 	vstr	s17, [r9, #232]	@ 0xe8
 800f796:	edc9 8a54 	vstr	s17, [r9, #336]	@ 0x150
 800f79a:	edc9 8a3b 	vstr	s17, [r9, #236]	@ 0xec
 800f79e:	edc9 8a55 	vstr	s17, [r9, #340]	@ 0x154
 800f7a2:	edc9 8a3c 	vstr	s17, [r9, #240]	@ 0xf0
 800f7a6:	edc9 8a56 	vstr	s17, [r9, #344]	@ 0x158
 800f7aa:	edc9 8a3d 	vstr	s17, [r9, #244]	@ 0xf4
 800f7ae:	edc9 8a57 	vstr	s17, [r9, #348]	@ 0x15c
 800f7b2:	edc9 8a3e 	vstr	s17, [r9, #248]	@ 0xf8
 800f7b6:	edc9 8a58 	vstr	s17, [r9, #352]	@ 0x160
 800f7ba:	edc9 8a3f 	vstr	s17, [r9, #252]	@ 0xfc
 800f7be:	edc9 8a59 	vstr	s17, [r9, #356]	@ 0x164
 800f7c2:	edc9 8a40 	vstr	s17, [r9, #256]	@ 0x100
 800f7c6:	edc9 8a5a 	vstr	s17, [r9, #360]	@ 0x168
 800f7ca:	f8c9 21a0 	str.w	r2, [r9, #416]	@ 0x1a0
 800f7ce:	f04f 0201 	mov.w	r2, #1
 800f7d2:	edc9 7a75 	vstr	s15, [r9, #468]	@ 0x1d4
 800f7d6:	edc9 8a41 	vstr	s17, [r9, #260]	@ 0x104
 800f7da:	edc9 8a5b 	vstr	s17, [r9, #364]	@ 0x16c
 800f7de:	edc9 8a42 	vstr	s17, [r9, #264]	@ 0x108
 800f7e2:	edc9 8a5c 	vstr	s17, [r9, #368]	@ 0x170
 800f7e6:	edc9 8a43 	vstr	s17, [r9, #268]	@ 0x10c
 800f7ea:	edc9 8a5d 	vstr	s17, [r9, #372]	@ 0x174
 800f7ee:	edc9 8a44 	vstr	s17, [r9, #272]	@ 0x110
 800f7f2:	edc9 8a5e 	vstr	s17, [r9, #376]	@ 0x178
 800f7f6:	edc9 8a45 	vstr	s17, [r9, #276]	@ 0x114
 800f7fa:	edc9 8a5f 	vstr	s17, [r9, #380]	@ 0x17c
 800f7fe:	edc9 8a46 	vstr	s17, [r9, #280]	@ 0x118
 800f802:	edc9 8a60 	vstr	s17, [r9, #384]	@ 0x180
 800f806:	edc9 8a47 	vstr	s17, [r9, #284]	@ 0x11c
 800f80a:	edc9 8a61 	vstr	s17, [r9, #388]	@ 0x184
 800f80e:	edc9 8a48 	vstr	s17, [r9, #288]	@ 0x120
 800f812:	edc9 8a62 	vstr	s17, [r9, #392]	@ 0x188
 800f816:	edc9 8a49 	vstr	s17, [r9, #292]	@ 0x124
 800f81a:	edc9 8a63 	vstr	s17, [r9, #396]	@ 0x18c
 800f81e:	f889 81a4 	strb.w	r8, [r9, #420]	@ 0x1a4
 800f822:	f8c9 81a6 	str.w	r8, [r9, #422]	@ 0x1a6
 800f826:	edc9 8a6c 	vstr	s17, [r9, #432]	@ 0x1b0
 800f82a:	edc9 8a76 	vstr	s17, [r9, #472]	@ 0x1d8
 800f82e:	edc9 8a77 	vstr	s17, [r9, #476]	@ 0x1dc
 800f832:	edc9 8a78 	vstr	s17, [r9, #480]	@ 0x1e0
 800f836:	edc9 8a79 	vstr	s17, [r9, #484]	@ 0x1e4
 800f83a:	edc9 8a7a 	vstr	s17, [r9, #488]	@ 0x1e8
 800f83e:	edc9 8a7b 	vstr	s17, [r9, #492]	@ 0x1ec
 800f842:	edc9 8a7c 	vstr	s17, [r9, #496]	@ 0x1f0
 800f846:	edc9 8a7d 	vstr	s17, [r9, #500]	@ 0x1f4
 800f84a:	edc9 8a6d 	vstr	s17, [r9, #436]	@ 0x1b4
 800f84e:	edc9 8a7e 	vstr	s17, [r9, #504]	@ 0x1f8
 800f852:	edc9 7a7f 	vstr	s15, [r9, #508]	@ 0x1fc
 800f856:	edc9 7a89 	vstr	s15, [r9, #548]	@ 0x224
 800f85a:	edc9 7a93 	vstr	s15, [r9, #588]	@ 0x24c
 800f85e:	edc9 8a80 	vstr	s17, [r9, #512]	@ 0x200
 800f862:	edc9 8a81 	vstr	s17, [r9, #516]	@ 0x204
 800f866:	edc9 8a82 	vstr	s17, [r9, #520]	@ 0x208
 800f86a:	edc9 8a83 	vstr	s17, [r9, #524]	@ 0x20c
 800f86e:	edc9 8a84 	vstr	s17, [r9, #528]	@ 0x210
 800f872:	edc9 8a85 	vstr	s17, [r9, #532]	@ 0x214
 800f876:	edc9 8a86 	vstr	s17, [r9, #536]	@ 0x218
 800f87a:	e01f      	b.n	800f8bc <MFX_emptyAttitude+0x3f0>
 800f87c:	08016128 	.word	0x08016128
 800f880:	00000000 	.word	0x00000000
 800f884:	40a00000 	.word	0x40a00000
 800f888:	3a9d4952 	.word	0x3a9d4952
 800f88c:	3ac49ba6 	.word	0x3ac49ba6
 800f890:	3b03126f 	.word	0x3b03126f
 800f894:	3a83126f 	.word	0x3a83126f
 800f898:	3f639581 	.word	0x3f639581
 800f89c:	402ab021 	.word	0x402ab021
 800f8a0:	3f13f7cf 	.word	0x3f13f7cf
 800f8a4:	3f2ac083 	.word	0x3f2ac083
 800f8a8:	01010100 	.word	0x01010100
 800f8ac:	41200000 	.word	0x41200000
 800f8b0:	3f4ccccd 	.word	0x3f4ccccd
 800f8b4:	3f333333 	.word	0x3f333333
 800f8b8:	447a0000 	.word	0x447a0000
 800f8bc:	edc9 8a6e 	vstr	s17, [r9, #440]	@ 0x1b8
 800f8c0:	edc9 8a87 	vstr	s17, [r9, #540]	@ 0x21c
 800f8c4:	edc9 8a88 	vstr	s17, [r9, #544]	@ 0x220
 800f8c8:	edc9 8a8a 	vstr	s17, [r9, #552]	@ 0x228
 800f8cc:	edc9 8a8b 	vstr	s17, [r9, #556]	@ 0x22c
 800f8d0:	edc9 8a8c 	vstr	s17, [r9, #560]	@ 0x230
 800f8d4:	edc9 8a8d 	vstr	s17, [r9, #564]	@ 0x234
 800f8d8:	edc9 8a8e 	vstr	s17, [r9, #568]	@ 0x238
 800f8dc:	edc9 8a8f 	vstr	s17, [r9, #572]	@ 0x23c
 800f8e0:	edc9 8a6f 	vstr	s17, [r9, #444]	@ 0x1bc
 800f8e4:	edc9 8a90 	vstr	s17, [r9, #576]	@ 0x240
 800f8e8:	edc9 8a91 	vstr	s17, [r9, #580]	@ 0x244
 800f8ec:	edc9 8a92 	vstr	s17, [r9, #584]	@ 0x248
 800f8f0:	edc9 8a94 	vstr	s17, [r9, #592]	@ 0x250
 800f8f4:	edc9 8a95 	vstr	s17, [r9, #596]	@ 0x254
 800f8f8:	edc9 8a96 	vstr	s17, [r9, #600]	@ 0x258
 800f8fc:	edc9 8a97 	vstr	s17, [r9, #604]	@ 0x25c
 800f900:	edc9 8a98 	vstr	s17, [r9, #608]	@ 0x260
 800f904:	edc9 8a70 	vstr	s17, [r9, #448]	@ 0x1c0
 800f908:	edc9 8a99 	vstr	s17, [r9, #612]	@ 0x264
 800f90c:	edc9 8a9a 	vstr	s17, [r9, #616]	@ 0x268
 800f910:	edc9 8a9b 	vstr	s17, [r9, #620]	@ 0x26c
 800f914:	edc9 8a9c 	vstr	s17, [r9, #624]	@ 0x270
 800f918:	edc9 7a9d 	vstr	s15, [r9, #628]	@ 0x274
 800f91c:	edc9 7aa7 	vstr	s15, [r9, #668]	@ 0x29c
 800f920:	edc9 7ab1 	vstr	s15, [r9, #708]	@ 0x2c4
 800f924:	edc9 8a9e 	vstr	s17, [r9, #632]	@ 0x278
 800f928:	edc9 8a9f 	vstr	s17, [r9, #636]	@ 0x27c
 800f92c:	edc9 8aa0 	vstr	s17, [r9, #640]	@ 0x280
 800f930:	edc9 8aa1 	vstr	s17, [r9, #644]	@ 0x284
 800f934:	edc9 8a71 	vstr	s17, [r9, #452]	@ 0x1c4
 800f938:	edc9 8aa2 	vstr	s17, [r9, #648]	@ 0x288
 800f93c:	edc9 8aa3 	vstr	s17, [r9, #652]	@ 0x28c
 800f940:	edc9 8aa4 	vstr	s17, [r9, #656]	@ 0x290
 800f944:	edc9 8aa5 	vstr	s17, [r9, #660]	@ 0x294
 800f948:	edc9 8aa6 	vstr	s17, [r9, #664]	@ 0x298
 800f94c:	edc9 8aa8 	vstr	s17, [r9, #672]	@ 0x2a0
 800f950:	edc9 8aa9 	vstr	s17, [r9, #676]	@ 0x2a4
 800f954:	edc9 8aaa 	vstr	s17, [r9, #680]	@ 0x2a8
 800f958:	edc9 8a72 	vstr	s17, [r9, #456]	@ 0x1c8
 800f95c:	edc9 8aab 	vstr	s17, [r9, #684]	@ 0x2ac
 800f960:	edc9 8aac 	vstr	s17, [r9, #688]	@ 0x2b0
 800f964:	edc9 8aad 	vstr	s17, [r9, #692]	@ 0x2b4
 800f968:	edc9 8aae 	vstr	s17, [r9, #696]	@ 0x2b8
 800f96c:	edc9 8aaf 	vstr	s17, [r9, #700]	@ 0x2bc
 800f970:	edc9 8ab0 	vstr	s17, [r9, #704]	@ 0x2c0
 800f974:	edc9 8ab2 	vstr	s17, [r9, #712]	@ 0x2c8
 800f978:	edc9 8ab3 	vstr	s17, [r9, #716]	@ 0x2cc
 800f97c:	edc9 8a73 	vstr	s17, [r9, #460]	@ 0x1cc
 800f980:	edc9 8ab4 	vstr	s17, [r9, #720]	@ 0x2d0
 800f984:	edc9 8ab5 	vstr	s17, [r9, #724]	@ 0x2d4
 800f988:	edc9 8ab6 	vstr	s17, [r9, #728]	@ 0x2d8
 800f98c:	edc9 8ab7 	vstr	s17, [r9, #732]	@ 0x2dc
 800f990:	edc9 8ab8 	vstr	s17, [r9, #736]	@ 0x2e0
 800f994:	edc9 8ab9 	vstr	s17, [r9, #740]	@ 0x2e4
 800f998:	edc9 8aba 	vstr	s17, [r9, #744]	@ 0x2e8
 800f99c:	f889 21ac 	strb.w	r2, [r9, #428]	@ 0x1ac
 800f9a0:	f50d 624a 	add.w	r2, sp, #3232	@ 0xca0
 800f9a4:	9202      	str	r2, [sp, #8]
 800f9a6:	f50d 6233 	add.w	r2, sp, #2864	@ 0xb30
 800f9aa:	9201      	str	r2, [sp, #4]
 800f9ac:	f509 7a46 	add.w	sl, r9, #792	@ 0x318
 800f9b0:	f50d 621c 	add.w	r2, sp, #2496	@ 0x9c0
 800f9b4:	f8cd a00c 	str.w	sl, [sp, #12]
 800f9b8:	9200      	str	r2, [sp, #0]
 800f9ba:	7820      	ldrb	r0, [r4, #0]
 800f9bc:	edc9 7abb 	vstr	s15, [r9, #748]	@ 0x2ec
 800f9c0:	f50d 6305 	add.w	r3, sp, #2128	@ 0x850
 800f9c4:	f50d 62dc 	add.w	r2, sp, #1760	@ 0x6e0
 800f9c8:	f20d 61bc 	addw	r1, sp, #1724	@ 0x6bc
 800f9cc:	edc9 7ac5 	vstr	s15, [r9, #788]	@ 0x314
 800f9d0:	edc9 8abc 	vstr	s17, [r9, #752]	@ 0x2f0
 800f9d4:	edc9 8a74 	vstr	s17, [r9, #464]	@ 0x1d0
 800f9d8:	edc9 8abd 	vstr	s17, [r9, #756]	@ 0x2f4
 800f9dc:	edc9 8abe 	vstr	s17, [r9, #760]	@ 0x2f8
 800f9e0:	edc9 8abf 	vstr	s17, [r9, #764]	@ 0x2fc
 800f9e4:	edc9 8ac0 	vstr	s17, [r9, #768]	@ 0x300
 800f9e8:	edc9 8ac1 	vstr	s17, [r9, #772]	@ 0x304
 800f9ec:	edc9 8ac2 	vstr	s17, [r9, #776]	@ 0x308
 800f9f0:	edc9 8ac3 	vstr	s17, [r9, #780]	@ 0x30c
 800f9f4:	edc9 8ac4 	vstr	s17, [r9, #784]	@ 0x310
 800f9f8:	f7fe f850 	bl	800da9c <DataHist_parameters>
 800f9fc:	f609 1344 	addw	r3, r9, #2372	@ 0x944
 800fa00:	f509 6216 	add.w	r2, r9, #2400	@ 0x960
 800fa04:	f609 1168 	addw	r1, r9, #2408	@ 0x968
 800fa08:	f509 6017 	add.w	r0, r9, #2416	@ 0x970
 800fa0c:	f10d 0c20 	add.w	ip, sp, #32
 800fa10:	9304      	str	r3, [sp, #16]
 800fa12:	9205      	str	r2, [sp, #20]
 800fa14:	9106      	str	r1, [sp, #24]
 800fa16:	9007      	str	r0, [sp, #28]
 800fa18:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 800fa1c:	f8c9 393c 	str.w	r3, [r9, #2364]	@ 0x93c
 800fa20:	9b04      	ldr	r3, [sp, #16]
 800fa22:	f8c9 0930 	str.w	r0, [r9, #2352]	@ 0x930
 800fa26:	f8c9 1934 	str.w	r1, [r9, #2356]	@ 0x934
 800fa2a:	f8c9 2938 	str.w	r2, [r9, #2360]	@ 0x938
 800fa2e:	9906      	ldr	r1, [sp, #24]
 800fa30:	9a05      	ldr	r2, [sp, #20]
 800fa32:	9807      	ldr	r0, [sp, #28]
 800fa34:	f509 6b14 	add.w	fp, r9, #2368	@ 0x940
 800fa38:	f609 1a5c 	addw	sl, r9, #2396	@ 0x95c
 800fa3c:	edcb 8a00 	vstr	s17, [fp]
 800fa40:	f609 1748 	addw	r7, r9, #2376	@ 0x948
 800fa44:	edca 8a00 	vstr	s17, [sl]
 800fa48:	f609 1664 	addw	r6, r9, #2404	@ 0x964
 800fa4c:	edc3 8a00 	vstr	s17, [r3]
 800fa50:	f609 1554 	addw	r5, r9, #2388	@ 0x954
 800fa54:	f609 1458 	addw	r4, r9, #2392	@ 0x958
 800fa58:	f609 1e6c 	addw	lr, r9, #2412	@ 0x96c
 800fa5c:	230a      	movs	r3, #10
 800fa5e:	edc2 8a00 	vstr	s17, [r2]
 800fa62:	edc7 8a00 	vstr	s17, [r7]
 800fa66:	edc6 8a00 	vstr	s17, [r6]
 800fa6a:	f8c9 894c 	str.w	r8, [r9, #2380]	@ 0x94c
 800fa6e:	f8a9 8950 	strh.w	r8, [r9, #2384]	@ 0x950
 800fa72:	edc5 8a00 	vstr	s17, [r5]
 800fa76:	ed84 8a00 	vstr	s16, [r4]
 800fa7a:	edc1 8a00 	vstr	s17, [r1]
 800fa7e:	edc0 8a00 	vstr	s17, [r0]
 800fa82:	edce 8a00 	vstr	s17, [lr]
 800fa86:	f8c9 3974 	str.w	r3, [r9, #2420]	@ 0x974
 800fa8a:	f889 8978 	strb.w	r8, [r9, #2424]	@ 0x978
 800fa8e:	f60d 4dd4 	addw	sp, sp, #3284	@ 0xcd4
 800fa92:	ecbd 8b02 	vpop	{d8}
 800fa96:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800fa9a:	bf00      	nop
 800fa9c:	0000      	movs	r0, r0
	...

0800faa0 <iNemoEngine_API_Update>:
 800faa0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800faa4:	ed2d 8b10 	vpush	{d8-d15}
 800faa8:	f2ad 5d0c 	subw	sp, sp, #1292	@ 0x50c
 800faac:	eeb0 8a40 	vmov.f32	s16, s0
 800fab0:	4607      	mov	r7, r0
 800fab2:	4688      	mov	r8, r1
 800fab4:	4614      	mov	r4, r2
 800fab6:	932a      	str	r3, [sp, #168]	@ 0xa8
 800fab8:	2b00      	cmp	r3, #0
 800faba:	f000 820b 	beq.w	800fed4 <iNemoEngine_API_Update+0x434>
 800fabe:	68e0      	ldr	r0, [r4, #12]
 800fac0:	6921      	ldr	r1, [r4, #16]
 800fac2:	6962      	ldr	r2, [r4, #20]
 800fac4:	abab      	add	r3, sp, #684	@ 0x2ac
 800fac6:	c307      	stmia	r3!, {r0, r1, r2}
 800fac8:	6820      	ldr	r0, [r4, #0]
 800faca:	6861      	ldr	r1, [r4, #4]
 800facc:	68a2      	ldr	r2, [r4, #8]
 800face:	aba8      	add	r3, sp, #672	@ 0x2a0
 800fad0:	c307      	stmia	r3!, {r0, r1, r2}
 800fad2:	69a0      	ldr	r0, [r4, #24]
 800fad4:	69e1      	ldr	r1, [r4, #28]
 800fad6:	6a22      	ldr	r2, [r4, #32]
 800fad8:	f897 4978 	ldrb.w	r4, [r7, #2424]	@ 0x978
 800fadc:	abae      	add	r3, sp, #696	@ 0x2b8
 800fade:	c307      	stmia	r3!, {r0, r1, r2}
 800fae0:	b12c      	cbz	r4, 800faee <iNemoEngine_API_Update+0x4e>
 800fae2:	f8b7 2950 	ldrh.w	r2, [r7, #2384]	@ 0x950
 800fae6:	793b      	ldrb	r3, [r7, #4]
 800fae8:	429a      	cmp	r2, r3
 800faea:	f082 834a 	bcs.w	8012182 <iNemoEngine_API_Update+0x26e2>
 800faee:	f107 033a 	add.w	r3, r7, #58	@ 0x3a
 800faf2:	ae3b      	add	r6, sp, #236	@ 0xec
 800faf4:	4619      	mov	r1, r3
 800faf6:	4630      	mov	r0, r6
 800faf8:	aaab      	add	r2, sp, #684	@ 0x2ac
 800fafa:	9327      	str	r3, [sp, #156]	@ 0x9c
 800fafc:	ad41      	add	r5, sp, #260	@ 0x104
 800fafe:	f7fe f879 	bl	800dbf4 <rotVect>
 800fb02:	aaae      	add	r2, sp, #696	@ 0x2b8
 800fb04:	f107 014c 	add.w	r1, r7, #76	@ 0x4c
 800fb08:	a83e      	add	r0, sp, #248	@ 0xf8
 800fb0a:	f7fe f873 	bl	800dbf4 <rotVect>
 800fb0e:	aaa8      	add	r2, sp, #672	@ 0x2a0
 800fb10:	f107 0143 	add.w	r1, r7, #67	@ 0x43
 800fb14:	4628      	mov	r0, r5
 800fb16:	f7fe f86d 	bl	800dbf4 <rotVect>
 800fb1a:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 800fb1e:	b923      	cbnz	r3, 800fb2a <iNemoEngine_API_Update+0x8a>
 800fb20:	4b9d      	ldr	r3, [pc, #628]	@ (800fd98 <iNemoEngine_API_Update+0x2f8>)
 800fb22:	606b      	str	r3, [r5, #4]
 800fb24:	60ab      	str	r3, [r5, #8]
 800fb26:	2300      	movs	r3, #0
 800fb28:	602b      	str	r3, [r5, #0]
 800fb2a:	f8d7 394c 	ldr.w	r3, [r7, #2380]	@ 0x94c
 800fb2e:	9328      	str	r3, [sp, #160]	@ 0xa0
 800fb30:	2b09      	cmp	r3, #9
 800fb32:	d851      	bhi.n	800fbd8 <iNemoEngine_API_Update+0x138>
 800fb34:	edd6 aa01 	vldr	s21, [r6, #4]
 800fb38:	ed96 ba00 	vldr	s22, [r6]
 800fb3c:	ed96 aa02 	vldr	s20, [r6, #8]
 800fb40:	ee6a 7aaa 	vmul.f32	s15, s21, s21
 800fb44:	eef7 ba00 	vmov.f32	s23, #112	@ 0x3f800000  1.0
 800fb48:	eeeb 7a0b 	vfma.f32	s15, s22, s22
 800fb4c:	eeea 7a0a 	vfma.f32	s15, s20, s20
 800fb50:	ee17 0a90 	vmov	r0, s15
 800fb54:	f7f0 fc9c 	bl	8000490 <__aeabi_f2d>
 800fb58:	ec41 0b10 	vmov	d0, r0, r1
 800fb5c:	f004 fd40 	bl	80145e0 <sqrt>
 800fb60:	ec51 0b10 	vmov	r0, r1, d0
 800fb64:	f7f0 ff9c 	bl	8000aa0 <__aeabi_d2f>
 800fb68:	ee07 0a90 	vmov	s15, r0
 800fb6c:	ee8b 7aa7 	vdiv.f32	s14, s23, s15
 800fb70:	ed95 9a01 	vldr	s18, [r5, #4]
 800fb74:	edd5 9a00 	vldr	s19, [r5]
 800fb78:	edd5 8a02 	vldr	s17, [r5, #8]
 800fb7c:	ee69 7a09 	vmul.f32	s15, s18, s18
 800fb80:	ee2b ba07 	vmul.f32	s22, s22, s14
 800fb84:	eee9 7aa9 	vfma.f32	s15, s19, s19
 800fb88:	ee6a aa87 	vmul.f32	s21, s21, s14
 800fb8c:	eee8 7aa8 	vfma.f32	s15, s17, s17
 800fb90:	ee2a aa07 	vmul.f32	s20, s20, s14
 800fb94:	ee17 0a90 	vmov	r0, s15
 800fb98:	ed86 ba00 	vstr	s22, [r6]
 800fb9c:	edc6 aa01 	vstr	s21, [r6, #4]
 800fba0:	ed86 aa02 	vstr	s20, [r6, #8]
 800fba4:	f7f0 fc74 	bl	8000490 <__aeabi_f2d>
 800fba8:	ec41 0b10 	vmov	d0, r0, r1
 800fbac:	f004 fd18 	bl	80145e0 <sqrt>
 800fbb0:	ec51 0b10 	vmov	r0, r1, d0
 800fbb4:	f7f0 ff74 	bl	8000aa0 <__aeabi_d2f>
 800fbb8:	ee07 0a10 	vmov	s14, r0
 800fbbc:	eecb 7a87 	vdiv.f32	s15, s23, s14
 800fbc0:	ee69 9aa7 	vmul.f32	s19, s19, s15
 800fbc4:	ee29 9a27 	vmul.f32	s18, s18, s15
 800fbc8:	ee68 8aa7 	vmul.f32	s17, s17, s15
 800fbcc:	edc5 9a00 	vstr	s19, [r5]
 800fbd0:	ed85 9a01 	vstr	s18, [r5, #4]
 800fbd4:	edc5 8a02 	vstr	s17, [r5, #8]
 800fbd8:	793b      	ldrb	r3, [r7, #4]
 800fbda:	f8b7 2950 	ldrh.w	r2, [r7, #2384]	@ 0x950
 800fbde:	429a      	cmp	r2, r3
 800fbe0:	f080 80f2 	bcs.w	800fdc8 <iNemoEngine_API_Update+0x328>
 800fbe4:	abd6      	add	r3, sp, #856	@ 0x358
 800fbe6:	931c      	str	r3, [sp, #112]	@ 0x70
 800fbe8:	f507 6313 	add.w	r3, r7, #2352	@ 0x930
 800fbec:	9323      	str	r3, [sp, #140]	@ 0x8c
 800fbee:	f607 1334 	addw	r3, r7, #2356	@ 0x934
 800fbf2:	9324      	str	r3, [sp, #144]	@ 0x90
 800fbf4:	f607 1338 	addw	r3, r7, #2360	@ 0x938
 800fbf8:	9325      	str	r3, [sp, #148]	@ 0x94
 800fbfa:	eddd 8aff 	vldr	s17, [sp, #1020]	@ 0x3fc
 800fbfe:	f607 133c 	addw	r3, r7, #2364	@ 0x93c
 800fc02:	9326      	str	r3, [sp, #152]	@ 0x98
 800fc04:	f50d 7a38 	add.w	sl, sp, #736	@ 0x2e0
 800fc08:	9b28      	ldr	r3, [sp, #160]	@ 0xa0
 800fc0a:	9927      	ldr	r1, [sp, #156]	@ 0x9c
 800fc0c:	3301      	adds	r3, #1
 800fc0e:	f8c7 394c 	str.w	r3, [r7, #2380]	@ 0x94c
 800fc12:	aaab      	add	r2, sp, #684	@ 0x2ac
 800fc14:	4650      	mov	r0, sl
 800fc16:	f7fd ffed 	bl	800dbf4 <rotVect>
 800fc1a:	9b26      	ldr	r3, [sp, #152]	@ 0x98
 800fc1c:	ed93 aa00 	vldr	s20, [r3]
 800fc20:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800fc22:	681b      	ldr	r3, [r3, #0]
 800fc24:	f8c8 300c 	str.w	r3, [r8, #12]
 800fc28:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 800fc2a:	681b      	ldr	r3, [r3, #0]
 800fc2c:	f8c8 3010 	str.w	r3, [r8, #16]
 800fc30:	9b25      	ldr	r3, [sp, #148]	@ 0x94
 800fc32:	681b      	ldr	r3, [r3, #0]
 800fc34:	f8c8 3014 	str.w	r3, [r8, #20]
 800fc38:	ed88 aa06 	vstr	s20, [r8, #24]
 800fc3c:	f897 3038 	ldrb.w	r3, [r7, #56]	@ 0x38
 800fc40:	9301      	str	r3, [sp, #4]
 800fc42:	f108 0328 	add.w	r3, r8, #40	@ 0x28
 800fc46:	4651      	mov	r1, sl
 800fc48:	4642      	mov	r2, r8
 800fc4a:	f108 000c 	add.w	r0, r8, #12
 800fc4e:	9300      	str	r3, [sp, #0]
 800fc50:	f108 031c 	add.w	r3, r8, #28
 800fc54:	f7ff fb6c 	bl	800f330 <output_update>
 800fc58:	edd8 9a00 	vldr	s19, [r8]
 800fc5c:	ed98 9a01 	vldr	s18, [r8, #4]
 800fc60:	eeb0 0a69 	vmov.f32	s0, s19
 800fc64:	f004 fd62 	bl	801472c <sinf>
 800fc68:	eeb0 8a40 	vmov.f32	s16, s0
 800fc6c:	eeb0 0a69 	vmov.f32	s0, s19
 800fc70:	f004 fd10 	bl	8014694 <cosf>
 800fc74:	9b1c      	ldr	r3, [sp, #112]	@ 0x70
 800fc76:	ee20 0a00 	vmul.f32	s0, s0, s0
 800fc7a:	ed93 7a33 	vldr	s14, [r3, #204]	@ 0xcc
 800fc7e:	ed93 6a3d 	vldr	s12, [r3, #244]	@ 0xf4
 800fc82:	ee68 7a08 	vmul.f32	s15, s16, s16
 800fc86:	ee20 8a07 	vmul.f32	s16, s0, s14
 800fc8a:	ed9f 7a44 	vldr	s14, [pc, #272]	@ 800fd9c <iNemoEngine_API_Update+0x2fc>
 800fc8e:	eef0 6ac9 	vabs.f32	s13, s18
 800fc92:	eef4 6ac7 	vcmpe.f32	s13, s14
 800fc96:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800fc9a:	eea7 8a86 	vfma.f32	s16, s15, s12
 800fc9e:	d573      	bpl.n	800fd88 <iNemoEngine_API_Update+0x2e8>
 800fca0:	eeb0 0a49 	vmov.f32	s0, s18
 800fca4:	f004 fd88 	bl	80147b8 <tanf>
 800fca8:	ee20 0a00 	vmul.f32	s0, s0, s0
 800fcac:	eeb0 7a68 	vmov.f32	s14, s17
 800fcb0:	eea0 7a08 	vfma.f32	s14, s0, s16
 800fcb4:	4c3a      	ldr	r4, [pc, #232]	@ (800fda0 <iNemoEngine_API_Update+0x300>)
 800fcb6:	eef1 7ac7 	vsqrt.f32	s15, s14
 800fcba:	f8d4 03c0 	ldr.w	r0, [r4, #960]	@ 0x3c0
 800fcbe:	eddf 6a39 	vldr	s13, [pc, #228]	@ 800fda4 <iNemoEngine_API_Update+0x304>
 800fcc2:	ed9f 7a3d 	vldr	s14, [pc, #244]	@ 800fdb8 <iNemoEngine_API_Update+0x318>
 800fcc6:	ed98 8a04 	vldr	s16, [r8, #16]
 800fcca:	edd8 8a03 	vldr	s17, [r8, #12]
 800fcce:	ed98 9a05 	vldr	s18, [r8, #20]
 800fcd2:	ed98 6a08 	vldr	s12, [r8, #32]
 800fcd6:	ed98 0a07 	vldr	s0, [r8, #28]
 800fcda:	ed98 1a09 	vldr	s2, [r8, #36]	@ 0x24
 800fcde:	ee77 7aa7 	vadd.f32	s15, s15, s15
 800fce2:	eef4 7ae6 	vcmpe.f32	s15, s13
 800fce6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800fcea:	bf88      	it	hi
 800fcec:	eef0 7a66 	vmovhi.f32	s15, s13
 800fcf0:	eef4 7ac7 	vcmpe.f32	s15, s14
 800fcf4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800fcf8:	bfb8      	it	lt
 800fcfa:	eef0 7a47 	vmovlt.f32	s15, s14
 800fcfe:	edc8 7a0e 	vstr	s15, [r8, #56]	@ 0x38
 800fd02:	f897 3038 	ldrb.w	r3, [r7, #56]	@ 0x38
 800fd06:	bb73      	cbnz	r3, 800fd66 <iNemoEngine_API_Update+0x2c6>
 800fd08:	eef0 0a46 	vmov.f32	s1, s12
 800fd0c:	f7fe f844 	bl	800dd98 <findDirection>
 800fd10:	f8c4 03c0 	str.w	r0, [r4, #960]	@ 0x3c0
 800fd14:	2805      	cmp	r0, #5
 800fd16:	f204 8186 	bhi.w	8014026 <iNemoEngine_API_Update+0x4586>
 800fd1a:	e8df f010 	tbh	[pc, r0, lsl #1]
 800fd1e:	000a      	.short	0x000a
 800fd20:	0006123c 	.word	0x0006123c
 800fd24:	0006126f 	.word	0x0006126f
 800fd28:	000a      	.short	0x000a
 800fd2a:	eddf 7a1f 	vldr	s15, [pc, #124]	@ 800fda8 <iNemoEngine_API_Update+0x308>
 800fd2e:	ee79 9aa7 	vadd.f32	s19, s19, s15
 800fd32:	eddf 7a1e 	vldr	s15, [pc, #120]	@ 800fdac <iNemoEngine_API_Update+0x30c>
 800fd36:	eef4 9ae7 	vcmpe.f32	s19, s15
 800fd3a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800fd3e:	bfa8      	it	ge
 800fd40:	ee79 9ae7 	vsubge.f32	s19, s19, s15
 800fd44:	eef5 9ac0 	vcmpe.f32	s19, #0.0
 800fd48:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800fd4c:	d503      	bpl.n	800fd56 <iNemoEngine_API_Update+0x2b6>
 800fd4e:	eddf 7a17 	vldr	s15, [pc, #92]	@ 800fdac <iNemoEngine_API_Update+0x30c>
 800fd52:	ee79 9aa7 	vadd.f32	s19, s19, s15
 800fd56:	edc8 9a0d 	vstr	s19, [r8, #52]	@ 0x34
 800fd5a:	f20d 5d0c 	addw	sp, sp, #1292	@ 0x50c
 800fd5e:	ecbd 8b10 	vpop	{d8-d15}
 800fd62:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800fd66:	eef0 0a40 	vmov.f32	s1, s0
 800fd6a:	eeb1 1a41 	vneg.f32	s2, s2
 800fd6e:	eeb0 0a46 	vmov.f32	s0, s12
 800fd72:	f7fe f811 	bl	800dd98 <findDirection>
 800fd76:	eef0 7a68 	vmov.f32	s15, s17
 800fd7a:	eeb1 9a49 	vneg.f32	s18, s18
 800fd7e:	eef0 8a48 	vmov.f32	s17, s16
 800fd82:	eeb0 8a67 	vmov.f32	s16, s15
 800fd86:	e7c3      	b.n	800fd10 <iNemoEngine_API_Update+0x270>
 800fd88:	eddf 7a09 	vldr	s15, [pc, #36]	@ 800fdb0 <iNemoEngine_API_Update+0x310>
 800fd8c:	eeb0 7a68 	vmov.f32	s14, s17
 800fd90:	eea8 7a27 	vfma.f32	s14, s16, s15
 800fd94:	e78e      	b.n	800fcb4 <iNemoEngine_API_Update+0x214>
 800fd96:	bf00      	nop
 800fd98:	3f333333 	.word	0x3f333333
 800fd9c:	3fbc430e 	.word	0x3fbc430e
 800fda0:	200001d8 	.word	0x200001d8
 800fda4:	40490fdb 	.word	0x40490fdb
 800fda8:	43340000 	.word	0x43340000
 800fdac:	43b40000 	.word	0x43b40000
 800fdb0:	42c6ab07 	.word	0x42c6ab07
 800fdb4:	3c03126f 	.word	0x3c03126f
 800fdb8:	3c8efa35 	.word	0x3c8efa35
 800fdbc:	3ed93dd9 	.word	0x3ed93dd9
 800fdc0:	3b656042 	.word	0x3b656042
 800fdc4:	42c80000 	.word	0x42c80000
 800fdc8:	ee07 3a90 	vmov	s15, r3
 800fdcc:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800fdd0:	ed5f 6a08 	vldr	s13, [pc, #-32]	@ 800fdb4 <iNemoEngine_API_Update+0x314>
 800fdd4:	ed1f 7a08 	vldr	s14, [pc, #-32]	@ 800fdb8 <iNemoEngine_API_Update+0x318>
 800fdd8:	ed1f aa08 	vldr	s20, [pc, #-32]	@ 800fdbc <iNemoEngine_API_Update+0x31c>
 800fddc:	ee67 7a88 	vmul.f32	s15, s15, s16
 800fde0:	f607 145c 	addw	r4, r7, #2396	@ 0x95c
 800fde4:	ee86 6aa7 	vdiv.f32	s12, s13, s15
 800fde8:	f507 6016 	add.w	r0, r7, #2400	@ 0x960
 800fdec:	f607 1164 	addw	r1, r7, #2404	@ 0x964
 800fdf0:	2200      	movs	r2, #0
 800fdf2:	f04f 0c00 	mov.w	ip, #0
 800fdf6:	ab63      	add	r3, sp, #396	@ 0x18c
 800fdf8:	edcd 7a07 	vstr	s15, [sp, #28]
 800fdfc:	eef1 7ac6 	vsqrt.f32	s15, s12
 800fe00:	ed5f 6a11 	vldr	s13, [pc, #-68]	@ 800fdc0 <iNemoEngine_API_Update+0x320>
 800fe04:	ee86 6aa7 	vdiv.f32	s12, s13, s15
 800fe08:	edd4 6a00 	vldr	s13, [r4]
 800fe0c:	ee66 fa87 	vmul.f32	s31, s13, s14
 800fe10:	edcd 6a1d 	vstr	s13, [sp, #116]	@ 0x74
 800fe14:	edd0 6a00 	vldr	s13, [r0]
 800fe18:	ee26 fa87 	vmul.f32	s30, s13, s14
 800fe1c:	edcd 6a1e 	vstr	s13, [sp, #120]	@ 0x78
 800fe20:	edd1 6a00 	vldr	s13, [r1]
 800fe24:	f8a7 c950 	strh.w	ip, [r7, #2384]	@ 0x950
 800fe28:	6022      	str	r2, [r4, #0]
 800fe2a:	6002      	str	r2, [r0, #0]
 800fe2c:	600a      	str	r2, [r1, #0]
 800fe2e:	797a      	ldrb	r2, [r7, #5]
 800fe30:	9209      	str	r2, [sp, #36]	@ 0x24
 800fe32:	e896 0007 	ldmia.w	r6, {r0, r1, r2}
 800fe36:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 800fe3a:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800fe3e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800fe40:	edcd 6a08 	vstr	s13, [sp, #32]
 800fe44:	ee26 7a87 	vmul.f32	s14, s13, s14
 800fe48:	ac60      	add	r4, sp, #384	@ 0x180
 800fe4a:	2b01      	cmp	r3, #1
 800fe4c:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 800fe50:	ee27 aa8a 	vmul.f32	s20, s15, s20
 800fe54:	ed8d 7a10 	vstr	s14, [sp, #64]	@ 0x40
 800fe58:	f002 83ff 	beq.w	801265a <iNemoEngine_API_Update+0x2bba>
 800fe5c:	2b02      	cmp	r3, #2
 800fe5e:	f002 83f3 	beq.w	8012648 <iNemoEngine_API_Update+0x2ba8>
 800fe62:	2b00      	cmp	r3, #0
 800fe64:	f002 8261 	beq.w	801232a <iNemoEngine_API_Update+0x288a>
 800fe68:	edd7 9a05 	vldr	s19, [r7, #20]
 800fe6c:	ed1f 7a2b 	vldr	s14, [pc, #-172]	@ 800fdc4 <iNemoEngine_API_Update+0x324>
 800fe70:	4a1a      	ldr	r2, [pc, #104]	@ (800fedc <iNemoEngine_API_Update+0x43c>)
 800fe72:	eef6 8a00 	vmov.f32	s17, #96	@ 0x3f000000  0.5
 800fe76:	ee69 9a87 	vmul.f32	s19, s19, s14
 800fe7a:	ee67 8aa8 	vmul.f32	s17, s15, s17
 800fe7e:	edd7 6a0d 	vldr	s13, [r7, #52]	@ 0x34
 800fe82:	ed9f 7a17 	vldr	s14, [pc, #92]	@ 800fee0 <iNemoEngine_API_Update+0x440>
 800fe86:	eddf 5a17 	vldr	s11, [pc, #92]	@ 800fee4 <iNemoEngine_API_Update+0x444>
 800fe8a:	887b      	ldrh	r3, [r7, #2]
 800fe8c:	ee26 7a87 	vmul.f32	s14, s13, s14
 800fe90:	ee67 5aa5 	vmul.f32	s11, s15, s11
 800fe94:	1e59      	subs	r1, r3, #1
 800fe96:	ee67 7a27 	vmul.f32	s15, s14, s15
 800fe9a:	2912      	cmp	r1, #18
 800fe9c:	edcd 5a2f 	vstr	s11, [sp, #188]	@ 0xbc
 800fea0:	edcd 7a21 	vstr	s15, [sp, #132]	@ 0x84
 800fea4:	d824      	bhi.n	800fef0 <iNemoEngine_API_Update+0x450>
 800fea6:	3301      	adds	r3, #1
 800fea8:	b299      	uxth	r1, r3
 800feaa:	2903      	cmp	r1, #3
 800feac:	b21b      	sxth	r3, r3
 800feae:	f202 8232 	bhi.w	8012316 <iNemoEngine_API_Update+0x2876>
 800feb2:	ed9f 7a0d 	vldr	s14, [pc, #52]	@ 800fee8 <iNemoEngine_API_Update+0x448>
 800feb6:	ee86 6a07 	vdiv.f32	s12, s12, s14
 800feba:	ee6a 7a07 	vmul.f32	s15, s20, s14
 800febe:	ed8d 6a29 	vstr	s12, [sp, #164]	@ 0xa4
 800fec2:	ed9d 6a21 	vldr	s12, [sp, #132]	@ 0x84
 800fec6:	ee26 7a07 	vmul.f32	s14, s12, s14
 800feca:	eeb0 aa67 	vmov.f32	s20, s15
 800fece:	ed8d 7a21 	vstr	s14, [sp, #132]	@ 0x84
 800fed2:	e020      	b.n	800ff16 <iNemoEngine_API_Update+0x476>
 800fed4:	ab50      	add	r3, sp, #320	@ 0x140
 800fed6:	932a      	str	r3, [sp, #168]	@ 0xa8
 800fed8:	e5f1      	b.n	800fabe <iNemoEngine_API_Update+0x1e>
 800feda:	bf00      	nop
 800fedc:	3a83126f 	.word	0x3a83126f
 800fee0:	3fb50481 	.word	0x3fb50481
 800fee4:	3e0f5c29 	.word	0x3e0f5c29
 800fee8:	3e4ccccd 	.word	0x3e4ccccd
 800feec:	358637bd 	.word	0x358637bd
 800fef0:	ed5f 7a02 	vldr	s15, [pc, #-8]	@ 800feec <iNemoEngine_API_Update+0x44c>
 800fef4:	ed97 7a0c 	vldr	s14, [r7, #48]	@ 0x30
 800fef8:	ee37 7a27 	vadd.f32	s14, s14, s15
 800fefc:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 800ff00:	ee86 7a07 	vdiv.f32	s14, s12, s14
 800ff04:	2300      	movs	r3, #0
 800ff06:	ee6a 7a27 	vmul.f32	s15, s20, s15
 800ff0a:	ed8d 7a29 	vstr	s14, [sp, #164]	@ 0xa4
 800ff0e:	ed97 7a0a 	vldr	s14, [r7, #40]	@ 0x28
 800ff12:	ee2a aa07 	vmul.f32	s20, s20, s14
 800ff16:	edcd 7a8d 	vstr	s15, [sp, #564]	@ 0x234
 800ff1a:	edcd 7a8e 	vstr	s15, [sp, #568]	@ 0x238
 800ff1e:	edcd 7a8f 	vstr	s15, [sp, #572]	@ 0x23c
 800ff22:	eddd 7a21 	vldr	s15, [sp, #132]	@ 0x84
 800ff26:	807b      	strh	r3, [r7, #2]
 800ff28:	edcd 7a96 	vstr	s15, [sp, #600]	@ 0x258
 800ff2c:	eddd 7a2f 	vldr	s15, [sp, #188]	@ 0xbc
 800ff30:	4be5      	ldr	r3, [pc, #916]	@ (80102c8 <iNemoEngine_API_Update+0x828>)
 800ff32:	edcd 7a97 	vstr	s15, [sp, #604]	@ 0x25c
 800ff36:	eeb7 7a08 	vmov.f32	s14, #120	@ 0x3fc00000  1.5
 800ff3a:	eddd 7a29 	vldr	s15, [sp, #164]	@ 0xa4
 800ff3e:	926c      	str	r2, [sp, #432]	@ 0x1b0
 800ff40:	ee26 7a87 	vmul.f32	s14, s13, s14
 800ff44:	a8d6      	add	r0, sp, #856	@ 0x358
 800ff46:	926d      	str	r2, [sp, #436]	@ 0x1b4
 800ff48:	926e      	str	r2, [sp, #440]	@ 0x1b8
 800ff4a:	2100      	movs	r1, #0
 800ff4c:	f44f 72d8 	mov.w	r2, #432	@ 0x1b0
 800ff50:	4605      	mov	r5, r0
 800ff52:	9371      	str	r3, [sp, #452]	@ 0x1c4
 800ff54:	ed8d 7a1f 	vstr	s14, [sp, #124]	@ 0x7c
 800ff58:	901c      	str	r0, [sp, #112]	@ 0x70
 800ff5a:	ed8d aa90 	vstr	s20, [sp, #576]	@ 0x240
 800ff5e:	ed8d aa91 	vstr	s20, [sp, #580]	@ 0x244
 800ff62:	ed8d aa92 	vstr	s20, [sp, #584]	@ 0x248
 800ff66:	edcd 8a93 	vstr	s17, [sp, #588]	@ 0x24c
 800ff6a:	edcd 8a94 	vstr	s17, [sp, #592]	@ 0x250
 800ff6e:	edcd 8a95 	vstr	s17, [sp, #596]	@ 0x254
 800ff72:	ed8d 7a98 	vstr	s14, [sp, #608]	@ 0x260
 800ff76:	edcd 7a69 	vstr	s15, [sp, #420]	@ 0x1a4
 800ff7a:	edcd 7a6a 	vstr	s15, [sp, #424]	@ 0x1a8
 800ff7e:	edcd 7a6b 	vstr	s15, [sp, #428]	@ 0x1ac
 800ff82:	f004 faeb 	bl	801455c <memset>
 800ff86:	7b79      	ldrb	r1, [r7, #13]
 800ff88:	9120      	str	r1, [sp, #128]	@ 0x80
 800ff8a:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 800ff8e:	f8c5 30a8 	str.w	r3, [r5, #168]	@ 0xa8
 800ff92:	f8c5 30dc 	str.w	r3, [r5, #220]	@ 0xdc
 800ff96:	f8c5 3110 	str.w	r3, [r5, #272]	@ 0x110
 800ff9a:	f8c5 3144 	str.w	r3, [r5, #324]	@ 0x144
 800ff9e:	f8c5 3178 	str.w	r3, [r5, #376]	@ 0x178
 800ffa2:	f8c5 31ac 	str.w	r3, [r5, #428]	@ 0x1ac
 800ffa6:	2900      	cmp	r1, #0
 800ffa8:	f001 8103 	beq.w	80111b2 <iNemoEngine_API_Update+0x1712>
 800ffac:	ed94 8a01 	vldr	s16, [r4, #4]
 800ffb0:	ed94 9a00 	vldr	s18, [r4]
 800ffb4:	edd4 ea02 	vldr	s29, [r4, #8]
 800ffb8:	ee68 7a08 	vmul.f32	s15, s16, s16
 800ffbc:	eeb8 7a00 	vmov.f32	s14, #128	@ 0xc0000000 -2.0
 800ffc0:	eee9 7a09 	vfma.f32	s15, s18, s18
 800ffc4:	ee28 7a07 	vmul.f32	s14, s16, s14
 800ffc8:	eeee 7aae 	vfma.f32	s15, s29, s29
 800ffcc:	ee39 6a09 	vadd.f32	s12, s18, s18
 800ffd0:	ee7e 5aae 	vadd.f32	s11, s29, s29
 800ffd4:	edcd 7a04 	vstr	s15, [sp, #16]
 800ffd8:	eeb1 5a65 	vneg.f32	s10, s11
 800ffdc:	eef1 7a46 	vneg.f32	s15, s12
 800ffe0:	eef1 6a47 	vneg.f32	s13, s14
 800ffe4:	9b1c      	ldr	r3, [sp, #112]	@ 0x70
 800ffe6:	ed94 da04 	vldr	s26, [r4, #16]
 800ffea:	edc3 7a19 	vstr	s15, [r3, #100]	@ 0x64
 800ffee:	eef1 7a4d 	vneg.f32	s15, s26
 800fff2:	ee77 7aa7 	vadd.f32	s15, s15, s15
 800fff6:	edd4 ba05 	vldr	s23, [r4, #20]
 800fffa:	edc3 7a05 	vstr	s15, [r3, #20]
 800fffe:	eef1 7a67 	vneg.f32	s15, s15
 8010002:	edc3 7a1b 	vstr	s15, [r3, #108]	@ 0x6c
 8010006:	ee7b 7aab 	vadd.f32	s15, s23, s23
 801000a:	ed94 ca03 	vldr	s24, [r4, #12]
 801000e:	edc3 7a04 	vstr	s15, [r3, #16]
 8010012:	eef1 7a67 	vneg.f32	s15, s15
 8010016:	edc3 7a0f 	vstr	s15, [r3, #60]	@ 0x3c
 801001a:	ee7c 7a0c 	vadd.f32	s15, s24, s24
 801001e:	edc3 5a01 	vstr	s11, [r3, #4]
 8010022:	edc3 7a11 	vstr	s15, [r3, #68]	@ 0x44
 8010026:	eef1 7a67 	vneg.f32	s15, s15
 801002a:	edc3 7a1c 	vstr	s15, [r3, #112]	@ 0x70
 801002e:	ed83 7a02 	vstr	s14, [r3, #8]
 8010032:	ed83 5a0c 	vstr	s10, [r3, #48]	@ 0x30
 8010036:	ed83 6a0e 	vstr	s12, [r3, #56]	@ 0x38
 801003a:	edc3 6a18 	vstr	s13, [r3, #96]	@ 0x60
 801003e:	2230      	movs	r2, #48	@ 0x30
 8010040:	f04f 3301 	mov.w	r3, #16843009	@ 0x1010101
 8010044:	2100      	movs	r1, #0
 8010046:	a899      	add	r0, sp, #612	@ 0x264
 8010048:	e9cd 3344 	strd	r3, r3, [sp, #272]	@ 0x110
 801004c:	9346      	str	r3, [sp, #280]	@ 0x118
 801004e:	f004 fa85 	bl	801455c <memset>
 8010052:	edd7 7a06 	vldr	s15, [r7, #24]
 8010056:	f897 31ac 	ldrb.w	r3, [r7, #428]	@ 0x1ac
 801005a:	ee69 7aa7 	vmul.f32	s15, s19, s15
 801005e:	edcd 7a11 	vstr	s15, [sp, #68]	@ 0x44
 8010062:	edd7 7a07 	vldr	s15, [r7, #28]
 8010066:	ee69 7aa7 	vmul.f32	s15, s19, s15
 801006a:	edcd 7a12 	vstr	s15, [sp, #72]	@ 0x48
 801006e:	edd7 7a08 	vldr	s15, [r7, #32]
 8010072:	ee69 7aa7 	vmul.f32	s15, s19, s15
 8010076:	edcd 7a13 	vstr	s15, [sp, #76]	@ 0x4c
 801007a:	2b00      	cmp	r3, #0
 801007c:	f042 8660 	bne.w	8012d40 <iNemoEngine_API_Update+0x32a0>
 8010080:	f507 6314 	add.w	r3, r7, #2368	@ 0x940
 8010084:	932b      	str	r3, [sp, #172]	@ 0xac
 8010086:	f607 1344 	addw	r3, r7, #2372	@ 0x944
 801008a:	932c      	str	r3, [sp, #176]	@ 0xb0
 801008c:	f607 1348 	addw	r3, r7, #2376	@ 0x948
 8010090:	932d      	str	r3, [sp, #180]	@ 0xb4
 8010092:	f897 3318 	ldrb.w	r3, [r7, #792]	@ 0x318
 8010096:	2b00      	cmp	r3, #0
 8010098:	f042 8470 	bne.w	801297c <iNemoEngine_API_Update+0x2edc>
 801009c:	f207 43b4 	addw	r3, r7, #1204	@ 0x4b4
 80100a0:	9305      	str	r3, [sp, #20]
 80100a2:	f207 6324 	addw	r3, r7, #1572	@ 0x624
 80100a6:	9306      	str	r3, [sp, #24]
 80100a8:	f507 63f3 	add.w	r3, r7, #1944	@ 0x798
 80100ac:	f507 6597 	add.w	r5, r7, #1208	@ 0x4b8
 80100b0:	f507 66c5 	add.w	r6, r7, #1576	@ 0x628
 80100b4:	930e      	str	r3, [sp, #56]	@ 0x38
 80100b6:	f207 7b94 	addw	fp, r7, #1940	@ 0x794
 80100ba:	f507 6313 	add.w	r3, r7, #2352	@ 0x930
 80100be:	ed93 ba00 	vldr	s22, [r3]
 80100c2:	9323      	str	r3, [sp, #140]	@ 0x8c
 80100c4:	f607 1234 	addw	r2, r7, #2356	@ 0x934
 80100c8:	f607 1138 	addw	r1, r7, #2360	@ 0x938
 80100cc:	f607 103c 	addw	r0, r7, #2364	@ 0x93c
 80100d0:	edd2 aa00 	vldr	s21, [r2]
 80100d4:	edd1 9a00 	vldr	s19, [r1]
 80100d8:	edd0 ca00 	vldr	s25, [r0]
 80100dc:	9224      	str	r2, [sp, #144]	@ 0x90
 80100de:	eeb5 ba40 	vcmp.f32	s22, #0.0
 80100e2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80100e6:	9125      	str	r1, [sp, #148]	@ 0x94
 80100e8:	9026      	str	r0, [sp, #152]	@ 0x98
 80100ea:	ed8d ba58 	vstr	s22, [sp, #352]	@ 0x160
 80100ee:	edcd aa59 	vstr	s21, [sp, #356]	@ 0x164
 80100f2:	edcd 9a5a 	vstr	s19, [sp, #360]	@ 0x168
 80100f6:	edcd ca5b 	vstr	s25, [sp, #364]	@ 0x16c
 80100fa:	f04f 0300 	mov.w	r3, #0
 80100fe:	d142      	bne.n	8010186 <iNemoEngine_API_Update+0x6e6>
 8010100:	eef5 aa40 	vcmp.f32	s21, #0.0
 8010104:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010108:	d13d      	bne.n	8010186 <iNemoEngine_API_Update+0x6e6>
 801010a:	eef5 9a40 	vcmp.f32	s19, #0.0
 801010e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010112:	f043 856d 	bne.w	8013bf0 <iNemoEngine_API_Update+0x4150>
 8010116:	eef5 ca40 	vcmp.f32	s25, #0.0
 801011a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801011e:	f043 867f 	bne.w	8013e20 <iNemoEngine_API_Update+0x4380>
 8010122:	eef7 da00 	vmov.f32	s27, #112	@ 0x3f800000  1.0
 8010126:	9358      	str	r3, [sp, #352]	@ 0x160
 8010128:	9359      	str	r3, [sp, #356]	@ 0x164
 801012a:	935a      	str	r3, [sp, #360]	@ 0x168
 801012c:	2100      	movs	r1, #0
 801012e:	4b67      	ldr	r3, [pc, #412]	@ (80102cc <iNemoEngine_API_Update+0x82c>)
 8010130:	f8c7 31c8 	str.w	r3, [r7, #456]	@ 0x1c8
 8010134:	edc7 da73 	vstr	s27, [r7, #460]	@ 0x1cc
 8010138:	edc7 da74 	vstr	s27, [r7, #464]	@ 0x1d0
 801013c:	f887 11ac 	strb.w	r1, [r7, #428]	@ 0x1ac
 8010140:	f44f 72a2 	mov.w	r2, #324	@ 0x144
 8010144:	f507 70ea 	add.w	r0, r7, #468	@ 0x1d4
 8010148:	edcd da5b 	vstr	s27, [sp, #364]	@ 0x16c
 801014c:	f004 fa06 	bl	801455c <memset>
 8010150:	4b5f      	ldr	r3, [pc, #380]	@ (80102d0 <iNemoEngine_API_Update+0x830>)
 8010152:	f8c7 31d4 	str.w	r3, [r7, #468]	@ 0x1d4
 8010156:	eef0 9a6c 	vmov.f32	s19, s25
 801015a:	eef0 aa6c 	vmov.f32	s21, s25
 801015e:	eeb0 ba6c 	vmov.f32	s22, s25
 8010162:	f8c7 31fc 	str.w	r3, [r7, #508]	@ 0x1fc
 8010166:	f8c7 3224 	str.w	r3, [r7, #548]	@ 0x224
 801016a:	f8c7 324c 	str.w	r3, [r7, #588]	@ 0x24c
 801016e:	f8c7 3274 	str.w	r3, [r7, #628]	@ 0x274
 8010172:	f8c7 329c 	str.w	r3, [r7, #668]	@ 0x29c
 8010176:	f8c7 32c4 	str.w	r3, [r7, #708]	@ 0x2c4
 801017a:	f8c7 32ec 	str.w	r3, [r7, #748]	@ 0x2ec
 801017e:	f8c7 3314 	str.w	r3, [r7, #788]	@ 0x314
 8010182:	eef0 ca6d 	vmov.f32	s25, s27
 8010186:	eddf 7a53 	vldr	s15, [pc, #332]	@ 80102d4 <iNemoEngine_API_Update+0x834>
 801018a:	ed9d 7a04 	vldr	s14, [sp, #16]
 801018e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8010192:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010196:	f100 87fe 	bmi.w	8011196 <iNemoEngine_API_Update+0x16f6>
 801019a:	eeb1 eac7 	vsqrt.f32	s28, s14
 801019e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80101a2:	ee3e 6a47 	vsub.f32	s12, s28, s14
 80101a6:	eec7 7a0e 	vdiv.f32	s15, s14, s28
 80101aa:	eef6 6a00 	vmov.f32	s13, #96	@ 0x3f000000  0.5
 80101ae:	eeb0 7ac6 	vabs.f32	s14, s12
 80101b2:	ed8d 7a2e 	vstr	s14, [sp, #184]	@ 0xb8
 80101b6:	ee37 7a66 	vsub.f32	s14, s14, s13
 80101ba:	ed8d 7a30 	vstr	s14, [sp, #192]	@ 0xc0
 80101be:	ee2d 7a0d 	vmul.f32	s14, s26, s26
 80101c2:	edd4 6a00 	vldr	s13, [r4]
 80101c6:	ed94 6a01 	vldr	s12, [r4, #4]
 80101ca:	edcd 6a34 	vstr	s13, [sp, #208]	@ 0xd0
 80101ce:	eeac 7a0c 	vfma.f32	s14, s24, s24
 80101d2:	9b05      	ldr	r3, [sp, #20]
 80101d4:	ee67 5aa6 	vmul.f32	s11, s15, s13
 80101d8:	eeab 7aab 	vfma.f32	s14, s23, s23
 80101dc:	4628      	mov	r0, r5
 80101de:	ee67 6a86 	vmul.f32	s13, s15, s12
 80101e2:	ed8d 6a35 	vstr	s12, [sp, #212]	@ 0xd4
 80101e6:	ed9f 6a3b 	vldr	s12, [pc, #236]	@ 80102d4 <iNemoEngine_API_Update+0x834>
 80101ea:	edcd 6a48 	vstr	s13, [sp, #288]	@ 0x120
 80101ee:	eeb4 7ac6 	vcmpe.f32	s14, s12
 80101f2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80101f6:	bf54      	ite	pl
 80101f8:	eeb1 7ac7 	vsqrtpl.f32	s14, s14
 80101fc:	ed9f 7a36 	vldrmi	s14, [pc, #216]	@ 80102d8 <iNemoEngine_API_Update+0x838>
 8010200:	ed94 5a02 	vldr	s10, [r4, #8]
 8010204:	ed8d 7a0a 	vstr	s14, [sp, #40]	@ 0x28
 8010208:	eef7 2a00 	vmov.f32	s5, #112	@ 0x3f800000  1.0
 801020c:	ee82 7a87 	vdiv.f32	s14, s5, s14
 8010210:	ee65 7a27 	vmul.f32	s15, s10, s15
 8010214:	ee2d 6a07 	vmul.f32	s12, s26, s14
 8010218:	ed93 3a00 	vldr	s6, [r3]
 801021c:	ed8d 6a4b 	vstr	s12, [sp, #300]	@ 0x12c
 8010220:	ee66 6a26 	vmul.f32	s13, s12, s13
 8010224:	ee2c 6a07 	vmul.f32	s12, s24, s14
 8010228:	ee2b 7a87 	vmul.f32	s14, s23, s14
 801022c:	eee6 6a25 	vfma.f32	s13, s12, s11
 8010230:	eeb0 0a43 	vmov.f32	s0, s6
 8010234:	eee7 6a87 	vfma.f32	s13, s15, s14
 8010238:	ed8d 7a4c 	vstr	s14, [sp, #304]	@ 0x130
 801023c:	ed8d 5a32 	vstr	s10, [sp, #200]	@ 0xc8
 8010240:	edcd 5a47 	vstr	s11, [sp, #284]	@ 0x11c
 8010244:	ed8d 6a4a 	vstr	s12, [sp, #296]	@ 0x128
 8010248:	edcd 6a22 	vstr	s13, [sp, #136]	@ 0x88
 801024c:	edcd 7a49 	vstr	s15, [sp, #292]	@ 0x124
 8010250:	f7fd ff5c 	bl	800e10c <dataDerivative5>
 8010254:	9b06      	ldr	r3, [sp, #24]
 8010256:	ed8d 0a14 	vstr	s0, [sp, #80]	@ 0x50
 801025a:	edd3 7a00 	vldr	s15, [r3]
 801025e:	4630      	mov	r0, r6
 8010260:	eeb0 0a67 	vmov.f32	s0, s15
 8010264:	edcd 7a03 	vstr	s15, [sp, #12]
 8010268:	f7fd ff50 	bl	800e10c <dataDerivative5>
 801026c:	eddb da00 	vldr	s27, [fp]
 8010270:	ed8d 0a0c 	vstr	s0, [sp, #48]	@ 0x30
 8010274:	980e      	ldr	r0, [sp, #56]	@ 0x38
 8010276:	eeb0 0a6d 	vmov.f32	s0, s27
 801027a:	f7fd ff47 	bl	800e10c <dataDerivative5>
 801027e:	eec2 7a83 	vdiv.f32	s15, s5, s6
 8010282:	ed8d 0a16 	vstr	s0, [sp, #88]	@ 0x58
 8010286:	ee29 9a27 	vmul.f32	s18, s18, s15
 801028a:	ee28 8a27 	vmul.f32	s16, s16, s15
 801028e:	ee6e eaa7 	vmul.f32	s29, s29, s15
 8010292:	eddf 7a12 	vldr	s15, [pc, #72]	@ 80102dc <iNemoEngine_API_Update+0x83c>
 8010296:	eeb0 7ac9 	vabs.f32	s14, s18
 801029a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 801029e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80102a2:	d52d      	bpl.n	8010300 <iNemoEngine_API_Update+0x860>
 80102a4:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 80102a8:	eeb4 9ae7 	vcmpe.f32	s18, s15
 80102ac:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80102b0:	f282 8092 	bge.w	80123d8 <iNemoEngine_API_Update+0x2938>
 80102b4:	eebe 7a00 	vmov.f32	s14, #224	@ 0xbf000000 -0.5
 80102b8:	eeb4 9ac7 	vcmpe.f32	s18, s14
 80102bc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80102c0:	f303 8088 	bgt.w	80133d4 <iNemoEngine_API_Update+0x3934>
 80102c4:	e00c      	b.n	80102e0 <iNemoEngine_API_Update+0x840>
 80102c6:	bf00      	nop
 80102c8:	3a9d4952 	.word	0x3a9d4952
 80102cc:	bf666666 	.word	0xbf666666
 80102d0:	40a00000 	.word	0x40a00000
 80102d4:	3c23d70a 	.word	0x3c23d70a
 80102d8:	3dcccccd 	.word	0x3dcccccd
 80102dc:	4b000000 	.word	0x4b000000
 80102e0:	ee79 7a67 	vsub.f32	s15, s18, s15
 80102e4:	ee17 0a90 	vmov	r0, s15
 80102e8:	f7f0 f8d2 	bl	8000490 <__aeabi_f2d>
 80102ec:	ec41 0b10 	vmov	d0, r0, r1
 80102f0:	f004 fb6a 	bl	80149c8 <ceil>
 80102f4:	ec51 0b10 	vmov	r0, r1, d0
 80102f8:	f7f0 fbd2 	bl	8000aa0 <__aeabi_d2f>
 80102fc:	ee09 0a10 	vmov	s18, r0
 8010300:	ed5f 7a0a 	vldr	s15, [pc, #-40]	@ 80102dc <iNemoEngine_API_Update+0x83c>
 8010304:	ed8d 9a4d 	vstr	s18, [sp, #308]	@ 0x134
 8010308:	eeb0 7ac8 	vabs.f32	s14, s16
 801030c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8010310:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010314:	d51f      	bpl.n	8010356 <iNemoEngine_API_Update+0x8b6>
 8010316:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 801031a:	eeb4 8ae7 	vcmpe.f32	s16, s15
 801031e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010322:	f282 802d 	bge.w	8012380 <iNemoEngine_API_Update+0x28e0>
 8010326:	eebe 7a00 	vmov.f32	s14, #224	@ 0xbf000000 -0.5
 801032a:	eeb4 8ac7 	vcmpe.f32	s16, s14
 801032e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010332:	f303 804b 	bgt.w	80133cc <iNemoEngine_API_Update+0x392c>
 8010336:	ee78 7a67 	vsub.f32	s15, s16, s15
 801033a:	ee17 0a90 	vmov	r0, s15
 801033e:	f7f0 f8a7 	bl	8000490 <__aeabi_f2d>
 8010342:	ec41 0b10 	vmov	d0, r0, r1
 8010346:	f004 fb3f 	bl	80149c8 <ceil>
 801034a:	ec51 0b10 	vmov	r0, r1, d0
 801034e:	f7f0 fba7 	bl	8000aa0 <__aeabi_d2f>
 8010352:	ee08 0a10 	vmov	s16, r0
 8010356:	ed5f 7a1f 	vldr	s15, [pc, #-124]	@ 80102dc <iNemoEngine_API_Update+0x83c>
 801035a:	ed8d 8a4e 	vstr	s16, [sp, #312]	@ 0x138
 801035e:	eeb0 7aee 	vabs.f32	s14, s29
 8010362:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8010366:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801036a:	d51f      	bpl.n	80103ac <iNemoEngine_API_Update+0x90c>
 801036c:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 8010370:	eef4 eae7 	vcmpe.f32	s29, s15
 8010374:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010378:	f281 87f0 	bge.w	801235c <iNemoEngine_API_Update+0x28bc>
 801037c:	eebe 7a00 	vmov.f32	s14, #224	@ 0xbf000000 -0.5
 8010380:	eef4 eac7 	vcmpe.f32	s29, s14
 8010384:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010388:	f303 801c 	bgt.w	80133c4 <iNemoEngine_API_Update+0x3924>
 801038c:	ee7e 7ae7 	vsub.f32	s15, s29, s15
 8010390:	ee17 0a90 	vmov	r0, s15
 8010394:	f7f0 f87c 	bl	8000490 <__aeabi_f2d>
 8010398:	ec41 0b10 	vmov	d0, r0, r1
 801039c:	f004 fb14 	bl	80149c8 <ceil>
 80103a0:	ec51 0b10 	vmov	r0, r1, d0
 80103a4:	f7f0 fb7c 	bl	8000aa0 <__aeabi_d2f>
 80103a8:	ee0e 0a90 	vmov	s29, r0
 80103ac:	f897 04b1 	ldrb.w	r0, [r7, #1201]	@ 0x4b1
 80103b0:	edcd ea4f 	vstr	s29, [sp, #316]	@ 0x13c
 80103b4:	1e43      	subs	r3, r0, #1
 80103b6:	b25a      	sxtb	r2, r3
 80103b8:	2a00      	cmp	r2, #0
 80103ba:	b2db      	uxtb	r3, r3
 80103bc:	dd17      	ble.n	80103ee <iNemoEngine_API_Update+0x94e>
 80103be:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 80103c2:	1e82      	subs	r2, r0, #2
 80103c4:	009b      	lsls	r3, r3, #2
 80103c6:	b2d2      	uxtb	r2, r2
 80103c8:	f507 6194 	add.w	r1, r7, #1184	@ 0x4a0
 80103cc:	4419      	add	r1, r3
 80103ce:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 80103d2:	f203 43ac 	addw	r3, r3, #1196	@ 0x4ac
 80103d6:	eba1 0182 	sub.w	r1, r1, r2, lsl #2
 80103da:	443b      	add	r3, r7
 80103dc:	681a      	ldr	r2, [r3, #0]
 80103de:	60da      	str	r2, [r3, #12]
 80103e0:	685a      	ldr	r2, [r3, #4]
 80103e2:	611a      	str	r2, [r3, #16]
 80103e4:	689a      	ldr	r2, [r3, #8]
 80103e6:	615a      	str	r2, [r3, #20]
 80103e8:	3b0c      	subs	r3, #12
 80103ea:	428b      	cmp	r3, r1
 80103ec:	d1f6      	bne.n	80103dc <iNemoEngine_API_Update+0x93c>
 80103ee:	ed9d 7a03 	vldr	s14, [sp, #12]
 80103f2:	ed85 9a00 	vstr	s18, [r5]
 80103f6:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 80103fa:	ee87 9a87 	vdiv.f32	s18, s15, s14
 80103fe:	f207 43bc 	addw	r3, r7, #1212	@ 0x4bc
 8010402:	ed83 8a00 	vstr	s16, [r3]
 8010406:	f507 6398 	add.w	r3, r7, #1216	@ 0x4c0
 801040a:	edc3 ea00 	vstr	s29, [r3]
 801040e:	f897 34b0 	ldrb.w	r3, [r7, #1200]	@ 0x4b0
 8010412:	ed5f 7a4e 	vldr	s15, [pc, #-312]	@ 80102dc <iNemoEngine_API_Update+0x83c>
 8010416:	ee2c 8a09 	vmul.f32	s16, s24, s18
 801041a:	3301      	adds	r3, #1
 801041c:	b2db      	uxtb	r3, r3
 801041e:	eeb0 7ac8 	vabs.f32	s14, s16
 8010422:	4283      	cmp	r3, r0
 8010424:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8010428:	bf28      	it	cs
 801042a:	4603      	movcs	r3, r0
 801042c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010430:	ee6d ea09 	vmul.f32	s29, s26, s18
 8010434:	f887 34b0 	strb.w	r3, [r7, #1200]	@ 0x4b0
 8010438:	ee2b 9a89 	vmul.f32	s18, s23, s18
 801043c:	d51f      	bpl.n	801047e <iNemoEngine_API_Update+0x9de>
 801043e:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 8010442:	eeb4 8ae7 	vcmpe.f32	s16, s15
 8010446:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801044a:	f281 8775 	bge.w	8012338 <iNemoEngine_API_Update+0x2898>
 801044e:	eebe 7a00 	vmov.f32	s14, #224	@ 0xbf000000 -0.5
 8010452:	eeb4 8ac7 	vcmpe.f32	s16, s14
 8010456:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801045a:	f302 87af 	bgt.w	80133bc <iNemoEngine_API_Update+0x391c>
 801045e:	ee78 7a67 	vsub.f32	s15, s16, s15
 8010462:	ee17 0a90 	vmov	r0, s15
 8010466:	f7f0 f813 	bl	8000490 <__aeabi_f2d>
 801046a:	ec41 0b10 	vmov	d0, r0, r1
 801046e:	f004 faab 	bl	80149c8 <ceil>
 8010472:	ec51 0b10 	vmov	r0, r1, d0
 8010476:	f7f0 fb13 	bl	8000aa0 <__aeabi_d2f>
 801047a:	ee08 0a10 	vmov	s16, r0
 801047e:	ed5f 7a69 	vldr	s15, [pc, #-420]	@ 80102dc <iNemoEngine_API_Update+0x83c>
 8010482:	ed8d 8a4d 	vstr	s16, [sp, #308]	@ 0x134
 8010486:	eeb0 7aee 	vabs.f32	s14, s29
 801048a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 801048e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010492:	d51f      	bpl.n	80104d4 <iNemoEngine_API_Update+0xa34>
 8010494:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 8010498:	eef4 eae7 	vcmpe.f32	s29, s15
 801049c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80104a0:	f282 80ae 	bge.w	8012600 <iNemoEngine_API_Update+0x2b60>
 80104a4:	eebe 7a00 	vmov.f32	s14, #224	@ 0xbf000000 -0.5
 80104a8:	eef4 eac7 	vcmpe.f32	s29, s14
 80104ac:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80104b0:	f302 8780 	bgt.w	80133b4 <iNemoEngine_API_Update+0x3914>
 80104b4:	ee7e 7ae7 	vsub.f32	s15, s29, s15
 80104b8:	ee17 0a90 	vmov	r0, s15
 80104bc:	f7ef ffe8 	bl	8000490 <__aeabi_f2d>
 80104c0:	ec41 0b10 	vmov	d0, r0, r1
 80104c4:	f004 fa80 	bl	80149c8 <ceil>
 80104c8:	ec51 0b10 	vmov	r0, r1, d0
 80104cc:	f7f0 fae8 	bl	8000aa0 <__aeabi_d2f>
 80104d0:	ee0e 0a90 	vmov	s29, r0
 80104d4:	ed5f 7a7f 	vldr	s15, [pc, #-508]	@ 80102dc <iNemoEngine_API_Update+0x83c>
 80104d8:	edcd ea4e 	vstr	s29, [sp, #312]	@ 0x138
 80104dc:	eeb0 7ac9 	vabs.f32	s14, s18
 80104e0:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80104e4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80104e8:	d51f      	bpl.n	801052a <iNemoEngine_API_Update+0xa8a>
 80104ea:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 80104ee:	eeb4 9ae7 	vcmpe.f32	s18, s15
 80104f2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80104f6:	f282 8071 	bge.w	80125dc <iNemoEngine_API_Update+0x2b3c>
 80104fa:	eebe 7a00 	vmov.f32	s14, #224	@ 0xbf000000 -0.5
 80104fe:	eeb4 9ac7 	vcmpe.f32	s18, s14
 8010502:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010506:	f302 8751 	bgt.w	80133ac <iNemoEngine_API_Update+0x390c>
 801050a:	ee79 7a67 	vsub.f32	s15, s18, s15
 801050e:	ee17 0a90 	vmov	r0, s15
 8010512:	f7ef ffbd 	bl	8000490 <__aeabi_f2d>
 8010516:	ec41 0b10 	vmov	d0, r0, r1
 801051a:	f004 fa55 	bl	80149c8 <ceil>
 801051e:	ec51 0b10 	vmov	r0, r1, d0
 8010522:	f7f0 fabd 	bl	8000aa0 <__aeabi_d2f>
 8010526:	ee09 0a10 	vmov	s18, r0
 801052a:	f897 0621 	ldrb.w	r0, [r7, #1569]	@ 0x621
 801052e:	ed8d 9a4f 	vstr	s18, [sp, #316]	@ 0x13c
 8010532:	1e43      	subs	r3, r0, #1
 8010534:	b25a      	sxtb	r2, r3
 8010536:	2a00      	cmp	r2, #0
 8010538:	b2db      	uxtb	r3, r3
 801053a:	dd17      	ble.n	801056c <iNemoEngine_API_Update+0xacc>
 801053c:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 8010540:	1e82      	subs	r2, r0, #2
 8010542:	009b      	lsls	r3, r3, #2
 8010544:	b2d2      	uxtb	r2, r2
 8010546:	f507 61c2 	add.w	r1, r7, #1552	@ 0x610
 801054a:	4419      	add	r1, r3
 801054c:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 8010550:	f203 631c 	addw	r3, r3, #1564	@ 0x61c
 8010554:	eba1 0182 	sub.w	r1, r1, r2, lsl #2
 8010558:	443b      	add	r3, r7
 801055a:	681a      	ldr	r2, [r3, #0]
 801055c:	60da      	str	r2, [r3, #12]
 801055e:	685a      	ldr	r2, [r3, #4]
 8010560:	611a      	str	r2, [r3, #16]
 8010562:	689a      	ldr	r2, [r3, #8]
 8010564:	615a      	str	r2, [r3, #20]
 8010566:	3b0c      	subs	r3, #12
 8010568:	428b      	cmp	r3, r1
 801056a:	d1f6      	bne.n	801055a <iNemoEngine_API_Update+0xaba>
 801056c:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 8010570:	ed86 8a00 	vstr	s16, [r6]
 8010574:	ee87 8aad 	vdiv.f32	s16, s15, s27
 8010578:	f207 632c 	addw	r3, r7, #1580	@ 0x62c
 801057c:	edc3 ea00 	vstr	s29, [r3]
 8010580:	f507 63c6 	add.w	r3, r7, #1584	@ 0x630
 8010584:	ed83 9a00 	vstr	s18, [r3]
 8010588:	f897 3620 	ldrb.w	r3, [r7, #1568]	@ 0x620
 801058c:	ed9d 7a10 	vldr	s14, [sp, #64]	@ 0x40
 8010590:	ed5f 7aae 	vldr	s15, [pc, #-696]	@ 80102dc <iNemoEngine_API_Update+0x83c>
 8010594:	ee28 9a2f 	vmul.f32	s18, s16, s31
 8010598:	3301      	adds	r3, #1
 801059a:	b2db      	uxtb	r3, r3
 801059c:	ee68 ea0f 	vmul.f32	s29, s16, s30
 80105a0:	ee27 8a08 	vmul.f32	s16, s14, s16
 80105a4:	eeb0 7ac9 	vabs.f32	s14, s18
 80105a8:	4283      	cmp	r3, r0
 80105aa:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80105ae:	bf28      	it	cs
 80105b0:	4603      	movcs	r3, r0
 80105b2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80105b6:	f887 3620 	strb.w	r3, [r7, #1568]	@ 0x620
 80105ba:	d51f      	bpl.n	80105fc <iNemoEngine_API_Update+0xb5c>
 80105bc:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 80105c0:	eeb4 9ae7 	vcmpe.f32	s18, s15
 80105c4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80105c8:	f282 802c 	bge.w	8012624 <iNemoEngine_API_Update+0x2b84>
 80105cc:	eebe 7a00 	vmov.f32	s14, #224	@ 0xbf000000 -0.5
 80105d0:	eeb4 9ac7 	vcmpe.f32	s18, s14
 80105d4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80105d8:	f302 86ca 	bgt.w	8013370 <iNemoEngine_API_Update+0x38d0>
 80105dc:	ee79 7a67 	vsub.f32	s15, s18, s15
 80105e0:	ee17 0a90 	vmov	r0, s15
 80105e4:	f7ef ff54 	bl	8000490 <__aeabi_f2d>
 80105e8:	ec41 0b10 	vmov	d0, r0, r1
 80105ec:	f004 f9ec 	bl	80149c8 <ceil>
 80105f0:	ec51 0b10 	vmov	r0, r1, d0
 80105f4:	f7f0 fa54 	bl	8000aa0 <__aeabi_d2f>
 80105f8:	ee09 0a10 	vmov	s18, r0
 80105fc:	ed5f 7ac9 	vldr	s15, [pc, #-804]	@ 80102dc <iNemoEngine_API_Update+0x83c>
 8010600:	ed8d 9a4d 	vstr	s18, [sp, #308]	@ 0x134
 8010604:	eeb0 7aee 	vabs.f32	s14, s29
 8010608:	eeb4 7ae7 	vcmpe.f32	s14, s15
 801060c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010610:	d51f      	bpl.n	8010652 <iNemoEngine_API_Update+0xbb2>
 8010612:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 8010616:	eef4 eae7 	vcmpe.f32	s29, s15
 801061a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801061e:	f281 87cb 	bge.w	80125b8 <iNemoEngine_API_Update+0x2b18>
 8010622:	eebe 7a00 	vmov.f32	s14, #224	@ 0xbf000000 -0.5
 8010626:	eef4 eac7 	vcmpe.f32	s29, s14
 801062a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801062e:	f302 86b9 	bgt.w	80133a4 <iNemoEngine_API_Update+0x3904>
 8010632:	ee7e 7ae7 	vsub.f32	s15, s29, s15
 8010636:	ee17 0a90 	vmov	r0, s15
 801063a:	f7ef ff29 	bl	8000490 <__aeabi_f2d>
 801063e:	ec41 0b10 	vmov	d0, r0, r1
 8010642:	f004 f9c1 	bl	80149c8 <ceil>
 8010646:	ec51 0b10 	vmov	r0, r1, d0
 801064a:	f7f0 fa29 	bl	8000aa0 <__aeabi_d2f>
 801064e:	ee0e 0a90 	vmov	s29, r0
 8010652:	ed5f 7ade 	vldr	s15, [pc, #-888]	@ 80102dc <iNemoEngine_API_Update+0x83c>
 8010656:	edcd ea4e 	vstr	s29, [sp, #312]	@ 0x138
 801065a:	eeb0 7ac8 	vabs.f32	s14, s16
 801065e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8010662:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010666:	d51f      	bpl.n	80106a8 <iNemoEngine_API_Update+0xc08>
 8010668:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 801066c:	eeb4 8ae7 	vcmpe.f32	s16, s15
 8010670:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010674:	f281 878e 	bge.w	8012594 <iNemoEngine_API_Update+0x2af4>
 8010678:	eebe 7a00 	vmov.f32	s14, #224	@ 0xbf000000 -0.5
 801067c:	eeb4 8ac7 	vcmpe.f32	s16, s14
 8010680:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010684:	f302 8678 	bgt.w	8013378 <iNemoEngine_API_Update+0x38d8>
 8010688:	ee78 7a67 	vsub.f32	s15, s16, s15
 801068c:	ee17 0a90 	vmov	r0, s15
 8010690:	f7ef fefe 	bl	8000490 <__aeabi_f2d>
 8010694:	ec41 0b10 	vmov	d0, r0, r1
 8010698:	f004 f996 	bl	80149c8 <ceil>
 801069c:	ec51 0b10 	vmov	r0, r1, d0
 80106a0:	f7f0 f9fe 	bl	8000aa0 <__aeabi_d2f>
 80106a4:	ee08 0a10 	vmov	s16, r0
 80106a8:	f897 0791 	ldrb.w	r0, [r7, #1937]	@ 0x791
 80106ac:	ed8d 8a4f 	vstr	s16, [sp, #316]	@ 0x13c
 80106b0:	1e43      	subs	r3, r0, #1
 80106b2:	b25a      	sxtb	r2, r3
 80106b4:	2a00      	cmp	r2, #0
 80106b6:	b2db      	uxtb	r3, r3
 80106b8:	dd17      	ble.n	80106ea <iNemoEngine_API_Update+0xc4a>
 80106ba:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 80106be:	1e82      	subs	r2, r0, #2
 80106c0:	009b      	lsls	r3, r3, #2
 80106c2:	b2d2      	uxtb	r2, r2
 80106c4:	f507 61f0 	add.w	r1, r7, #1920	@ 0x780
 80106c8:	4419      	add	r1, r3
 80106ca:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 80106ce:	f203 738c 	addw	r3, r3, #1932	@ 0x78c
 80106d2:	eba1 0182 	sub.w	r1, r1, r2, lsl #2
 80106d6:	443b      	add	r3, r7
 80106d8:	681a      	ldr	r2, [r3, #0]
 80106da:	60da      	str	r2, [r3, #12]
 80106dc:	685a      	ldr	r2, [r3, #4]
 80106de:	611a      	str	r2, [r3, #16]
 80106e0:	689a      	ldr	r2, [r3, #8]
 80106e2:	615a      	str	r2, [r3, #20]
 80106e4:	3b0c      	subs	r3, #12
 80106e6:	428b      	cmp	r3, r1
 80106e8:	d1f6      	bne.n	80106d8 <iNemoEngine_API_Update+0xc38>
 80106ea:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80106ec:	ed83 9a00 	vstr	s18, [r3]
 80106f0:	f207 739c 	addw	r3, r7, #1948	@ 0x79c
 80106f4:	edc3 ea00 	vstr	s29, [r3]
 80106f8:	9336      	str	r3, [sp, #216]	@ 0xd8
 80106fa:	f507 63f4 	add.w	r3, r7, #1952	@ 0x7a0
 80106fe:	ed83 8a00 	vstr	s16, [r3]
 8010702:	9337      	str	r3, [sp, #220]	@ 0xdc
 8010704:	f897 3790 	ldrb.w	r3, [r7, #1936]	@ 0x790
 8010708:	3301      	adds	r3, #1
 801070a:	b2db      	uxtb	r3, r3
 801070c:	4283      	cmp	r3, r0
 801070e:	bf28      	it	cs
 8010710:	4603      	movcs	r3, r0
 8010712:	f887 3790 	strb.w	r3, [r7, #1936]	@ 0x790
 8010716:	aa72      	add	r2, sp, #456	@ 0x1c8
 8010718:	a947      	add	r1, sp, #284	@ 0x11c
 801071a:	a84a      	add	r0, sp, #296	@ 0x128
 801071c:	f7fd fddc 	bl	800e2d8 <getRotationMatrix>
 8010720:	f50d 7a38 	add.w	sl, sp, #736	@ 0x2e0
 8010724:	f507 7347 	add.w	r3, r7, #796	@ 0x31c
 8010728:	9331      	str	r3, [sp, #196]	@ 0xc4
 801072a:	461e      	mov	r6, r3
 801072c:	46d4      	mov	ip, sl
 801072e:	f507 754f 	add.w	r5, r7, #828	@ 0x33c
 8010732:	6830      	ldr	r0, [r6, #0]
 8010734:	6871      	ldr	r1, [r6, #4]
 8010736:	68b2      	ldr	r2, [r6, #8]
 8010738:	68f3      	ldr	r3, [r6, #12]
 801073a:	4664      	mov	r4, ip
 801073c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 801073e:	3610      	adds	r6, #16
 8010740:	42ae      	cmp	r6, r5
 8010742:	46a4      	mov	ip, r4
 8010744:	d1f5      	bne.n	8010732 <iNemoEngine_API_Update+0xc92>
 8010746:	6830      	ldr	r0, [r6, #0]
 8010748:	6020      	str	r0, [r4, #0]
 801074a:	ed97 7ac7 	vldr	s14, [r7, #796]	@ 0x31c
 801074e:	edd7 7ac8 	vldr	s15, [r7, #800]	@ 0x320
 8010752:	eeb0 7ac7 	vabs.f32	s14, s14
 8010756:	eef0 7ae7 	vabs.f32	s15, s15
 801075a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 801075e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010762:	f140 850a 	bpl.w	801117a <iNemoEngine_API_Update+0x16da>
 8010766:	2004      	movs	r0, #4
 8010768:	2400      	movs	r4, #0
 801076a:	2107      	movs	r1, #7
 801076c:	f04f 0c06 	mov.w	ip, #6
 8010770:	2203      	movs	r2, #3
 8010772:	4603      	mov	r3, r0
 8010774:	9403      	str	r4, [sp, #12]
 8010776:	f04f 0e01 	mov.w	lr, #1
 801077a:	ed97 7ac9 	vldr	s14, [r7, #804]	@ 0x324
 801077e:	eeb0 7ac7 	vabs.f32	s14, s14
 8010782:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8010786:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801078a:	f300 84e4 	bgt.w	8011156 <iNemoEngine_API_Update+0x16b6>
 801078e:	2505      	movs	r5, #5
 8010790:	9504      	str	r5, [sp, #16]
 8010792:	f04f 0b08 	mov.w	fp, #8
 8010796:	2502      	movs	r5, #2
 8010798:	9e31      	ldr	r6, [sp, #196]	@ 0xc4
 801079a:	4434      	add	r4, r6
 801079c:	4433      	add	r3, r6
 801079e:	edd4 6a00 	vldr	s13, [r4]
 80107a2:	ed93 7a00 	vldr	s14, [r3]
 80107a6:	9b03      	ldr	r3, [sp, #12]
 80107a8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80107ac:	eb0a 0683 	add.w	r6, sl, r3, lsl #2
 80107b0:	eb0a 0485 	add.w	r4, sl, r5, lsl #2
 80107b4:	00ab      	lsls	r3, r5, #2
 80107b6:	eb0a 058e 	add.w	r5, sl, lr, lsl #2
 80107ba:	ea4f 0980 	mov.w	r9, r0, lsl #2
 80107be:	ea4f 0e8e 	mov.w	lr, lr, lsl #2
 80107c2:	edc6 7a00 	vstr	s15, [r6]
 80107c6:	ed95 7a00 	vldr	s14, [r5]
 80107ca:	edd4 6a00 	vldr	s13, [r4]
 80107ce:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80107d2:	eb0a 0582 	add.w	r5, sl, r2, lsl #2
 80107d6:	edc4 7a00 	vstr	s15, [r4]
 80107da:	eb0a 0480 	add.w	r4, sl, r0, lsl #2
 80107de:	edd6 6a00 	vldr	s13, [r6]
 80107e2:	ed94 6a00 	vldr	s12, [r4]
 80107e6:	ed95 7a00 	vldr	s14, [r5]
 80107ea:	eea6 7ac6 	vfms.f32	s14, s13, s12
 80107ee:	ea4f 068c 	mov.w	r6, ip, lsl #2
 80107f2:	ed85 7a00 	vstr	s14, [r5]
 80107f6:	ed94 7a00 	vldr	s14, [r4]
 80107fa:	9c04      	ldr	r4, [sp, #16]
 80107fc:	eb0a 0084 	add.w	r0, sl, r4, lsl #2
 8010800:	ed90 6a00 	vldr	s12, [r0]
 8010804:	eea7 6ac7 	vfms.f32	s12, s15, s14
 8010808:	00a4      	lsls	r4, r4, #2
 801080a:	ed80 6a00 	vstr	s12, [r0]
 801080e:	eb0a 0081 	add.w	r0, sl, r1, lsl #2
 8010812:	0089      	lsls	r1, r1, #2
 8010814:	9104      	str	r1, [sp, #16]
 8010816:	eb0a 018c 	add.w	r1, sl, ip, lsl #2
 801081a:	edd0 5a00 	vldr	s11, [r0]
 801081e:	ed91 7a00 	vldr	s14, [r1]
 8010822:	eea6 7ae5 	vfms.f32	s14, s13, s11
 8010826:	eef0 5ac6 	vabs.f32	s11, s12
 801082a:	ed81 7a00 	vstr	s14, [r1]
 801082e:	edd0 6a00 	vldr	s13, [r0]
 8010832:	eb0a 008b 	add.w	r0, sl, fp, lsl #2
 8010836:	ed90 7a00 	vldr	s14, [r0]
 801083a:	eea7 7ae6 	vfms.f32	s14, s15, s13
 801083e:	ea4f 0b8b 	mov.w	fp, fp, lsl #2
 8010842:	ed80 7a00 	vstr	s14, [r0]
 8010846:	edd5 6a00 	vldr	s13, [r5]
 801084a:	9803      	ldr	r0, [sp, #12]
 801084c:	eef0 7ae6 	vabs.f32	s15, s13
 8010850:	eef4 5ae7 	vcmpe.f32	s11, s15
 8010854:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010858:	ea4f 0080 	mov.w	r0, r0, lsl #2
 801085c:	ea4f 0582 	mov.w	r5, r2, lsl #2
 8010860:	f300 8465 	bgt.w	801112e <iNemoEngine_API_Update+0x168e>
 8010864:	edd1 5a00 	vldr	s11, [r1]
 8010868:	eef0 7a47 	vmov.f32	s15, s14
 801086c:	ee86 4a26 	vdiv.f32	s8, s12, s13
 8010870:	eb0a 020b 	add.w	r2, sl, fp
 8010874:	4454      	add	r4, sl
 8010876:	4455      	add	r5, sl
 8010878:	a978      	add	r1, sp, #480	@ 0x1e0
 801087a:	eef7 3a00 	vmov.f32	s7, #112	@ 0x3f800000  1.0
 801087e:	eee4 7a65 	vfms.f32	s15, s8, s11
 8010882:	ed84 4a00 	vstr	s8, [r4]
 8010886:	edc2 7a00 	vstr	s15, [r2]
 801088a:	4632      	mov	r2, r6
 801088c:	4452      	add	r2, sl
 801088e:	edd2 1a00 	vldr	s3, [r2]
 8010892:	9a04      	ldr	r2, [sp, #16]
 8010894:	ed95 7a00 	vldr	s14, [r5]
 8010898:	4452      	add	r2, sl
 801089a:	ed92 2a00 	vldr	s4, [r2]
 801089e:	eb0a 0209 	add.w	r2, sl, r9
 80108a2:	ed92 3a00 	vldr	s6, [r2]
 80108a6:	eb0a 0200 	add.w	r2, sl, r0
 80108aa:	ed92 0a00 	vldr	s0, [r2]
 80108ae:	eb0a 0203 	add.w	r2, sl, r3
 80108b2:	edd2 0a00 	vldr	s1, [r2]
 80108b6:	aa72      	add	r2, sp, #456	@ 0x1c8
 80108b8:	ee83 1aa7 	vdiv.f32	s2, s7, s15
 80108bc:	4472      	add	r2, lr
 80108be:	eec3 2a87 	vdiv.f32	s5, s7, s14
 80108c2:	ed92 7a00 	vldr	s14, [r2]
 80108c6:	aa72      	add	r2, sp, #456	@ 0x1c8
 80108c8:	4402      	add	r2, r0
 80108ca:	edd2 7a00 	vldr	s15, [r2]
 80108ce:	aa72      	add	r2, sp, #456	@ 0x1c8
 80108d0:	441a      	add	r2, r3
 80108d2:	edd2 5a00 	vldr	s11, [r2]
 80108d6:	eee0 7a47 	vfms.f32	s15, s0, s14
 80108da:	aa75      	add	r2, sp, #468	@ 0x1d4
 80108dc:	4472      	add	r2, lr
 80108de:	eee0 5ac7 	vfms.f32	s11, s1, s14
 80108e2:	edd2 4a00 	vldr	s9, [r2]
 80108e6:	eee4 5a67 	vfms.f32	s11, s8, s15
 80108ea:	aa75      	add	r2, sp, #468	@ 0x1d4
 80108ec:	4402      	add	r2, r0
 80108ee:	ed92 6a00 	vldr	s12, [r2]
 80108f2:	ee61 5a25 	vmul.f32	s11, s2, s11
 80108f6:	aa75      	add	r2, sp, #468	@ 0x1d4
 80108f8:	eea2 7a65 	vfms.f32	s14, s4, s11
 80108fc:	441a      	add	r2, r3
 80108fe:	440b      	add	r3, r1
 8010900:	eee1 7ae5 	vfms.f32	s15, s3, s11
 8010904:	4408      	add	r0, r1
 8010906:	eef0 6a47 	vmov.f32	s13, s14
 801090a:	ee22 7aa7 	vmul.f32	s14, s5, s15
 801090e:	eea0 6a64 	vfms.f32	s12, s0, s9
 8010912:	eee3 6a47 	vfms.f32	s13, s6, s14
 8010916:	edd3 7a00 	vldr	s15, [r3]
 801091a:	ed90 5a00 	vldr	s10, [r0]
 801091e:	eeb0 8a66 	vmov.f32	s16, s13
 8010922:	edd2 6a00 	vldr	s13, [r2]
 8010926:	eee0 6ae4 	vfms.f32	s13, s1, s9
 801092a:	460b      	mov	r3, r1
 801092c:	4473      	add	r3, lr
 801092e:	44d6      	add	lr, sl
 8010930:	eee4 6a46 	vfms.f32	s13, s8, s12
 8010934:	ee61 6a26 	vmul.f32	s13, s2, s13
 8010938:	eea1 6ae6 	vfms.f32	s12, s3, s13
 801093c:	eee2 4a66 	vfms.f32	s9, s4, s13
 8010940:	ee22 6a86 	vmul.f32	s12, s5, s12
 8010944:	eee3 4a46 	vfms.f32	s9, s6, s12
 8010948:	eeb0 9a64 	vmov.f32	s18, s9
 801094c:	edd3 4a00 	vldr	s9, [r3]
 8010950:	eea4 5ac0 	vfms.f32	s10, s9, s0
 8010954:	eee4 7ae0 	vfms.f32	s15, s9, s1
 8010958:	eee4 7a45 	vfms.f32	s15, s8, s10
 801095c:	ee67 7a81 	vmul.f32	s15, s15, s2
 8010960:	eea7 5ae1 	vfms.f32	s10, s15, s3
 8010964:	eee7 4ac2 	vfms.f32	s9, s15, s4
 8010968:	ee22 4a85 	vmul.f32	s8, s5, s10
 801096c:	eeb0 5a64 	vmov.f32	s10, s9
 8010970:	eea4 5a43 	vfms.f32	s10, s8, s6
 8010974:	ed9e 3a00 	vldr	s6, [lr]
 8010978:	eec3 4a83 	vdiv.f32	s9, s7, s6
 801097c:	eebf 2a00 	vmov.f32	s4, #240	@ 0xbf800000 -1.0
 8010980:	ee64 2a88 	vmul.f32	s5, s9, s16
 8010984:	ee24 3a89 	vmul.f32	s6, s9, s18
 8010988:	ee64 4a85 	vmul.f32	s9, s9, s10
 801098c:	ee37 5a86 	vadd.f32	s10, s15, s12
 8010990:	ee76 6ac4 	vsub.f32	s13, s13, s8
 8010994:	ee32 5ac5 	vsub.f32	s10, s5, s10
 8010998:	eeb4 5ac2 	vcmpe.f32	s10, s4
 801099c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80109a0:	bfc8      	it	gt
 80109a2:	ee75 3a23 	vaddgt.f32	s7, s10, s7
 80109a6:	eef5 6ac0 	vcmpe.f32	s13, #0.0
 80109aa:	bfcc      	ite	gt
 80109ac:	eeb1 5ae3 	vsqrtgt.f32	s10, s7
 80109b0:	ed9f 5ada 	vldrle	s10, [pc, #872]	@ 8010d1c <iNemoEngine_API_Update+0x127c>
 80109b4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80109b8:	f101 83df 	bmi.w	801217a <iNemoEngine_API_Update+0x26da>
 80109bc:	bfd8      	it	le
 80109be:	ee25 5a26 	vmulle.f32	s10, s10, s13
 80109c2:	ee76 6a67 	vsub.f32	s13, s12, s15
 80109c6:	eeb6 4a00 	vmov.f32	s8, #96	@ 0x3f000000  0.5
 80109ca:	ee76 6ae2 	vsub.f32	s13, s13, s5
 80109ce:	ee25 5a04 	vmul.f32	s10, s10, s8
 80109d2:	eebf 4a00 	vmov.f32	s8, #240	@ 0xbf800000 -1.0
 80109d6:	eef4 6ac4 	vcmpe.f32	s13, s8
 80109da:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80109de:	bf88      	it	hi
 80109e0:	eeb7 4a00 	vmovhi.f32	s8, #112	@ 0x3f800000  1.0
 80109e4:	ee74 4ae5 	vsub.f32	s9, s9, s11
 80109e8:	bf88      	it	hi
 80109ea:	ee36 4a84 	vaddhi.f32	s8, s13, s8
 80109ee:	eef5 4ac0 	vcmpe.f32	s9, #0.0
 80109f2:	bf8c      	ite	hi
 80109f4:	eef1 6ac4 	vsqrthi.f32	s13, s8
 80109f8:	eddf 6ac8 	vldrls	s13, [pc, #800]	@ 8010d1c <iNemoEngine_API_Update+0x127c>
 80109fc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010a00:	f101 83b7 	bmi.w	8012172 <iNemoEngine_API_Update+0x26d2>
 8010a04:	bfd8      	it	le
 8010a06:	ee66 6aa4 	vmulle.f32	s13, s13, s9
 8010a0a:	ee72 2a86 	vadd.f32	s5, s5, s12
 8010a0e:	eeb6 6a00 	vmov.f32	s12, #96	@ 0x3f000000  0.5
 8010a12:	ee77 7ae2 	vsub.f32	s15, s15, s5
 8010a16:	ee26 6a86 	vmul.f32	s12, s13, s12
 8010a1a:	eeff 6a00 	vmov.f32	s13, #240	@ 0xbf800000 -1.0
 8010a1e:	eef4 7ae6 	vcmpe.f32	s15, s13
 8010a22:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010a26:	bf88      	it	hi
 8010a28:	eef7 6a00 	vmovhi.f32	s13, #112	@ 0x3f800000  1.0
 8010a2c:	ee37 7a43 	vsub.f32	s14, s14, s6
 8010a30:	bf88      	it	hi
 8010a32:	ee77 6aa6 	vaddhi.f32	s13, s15, s13
 8010a36:	eeb5 7ac0 	vcmpe.f32	s14, #0.0
 8010a3a:	bf8c      	ite	hi
 8010a3c:	eef1 7ae6 	vsqrthi.f32	s15, s13
 8010a40:	eddf 7ab6 	vldrls	s15, [pc, #728]	@ 8010d1c <iNemoEngine_API_Update+0x127c>
 8010a44:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010a48:	f100 83d1 	bmi.w	80111ee <iNemoEngine_API_Update+0x174e>
 8010a4c:	bfd8      	it	le
 8010a4e:	ee67 7a87 	vmulle.f32	s15, s15, s14
 8010a52:	f897 2341 	ldrb.w	r2, [r7, #833]	@ 0x341
 8010a56:	1e53      	subs	r3, r2, #1
 8010a58:	b259      	sxtb	r1, r3
 8010a5a:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8010a5e:	2900      	cmp	r1, #0
 8010a60:	ee67 7a87 	vmul.f32	s15, s15, s14
 8010a64:	b2db      	uxtb	r3, r3
 8010a66:	dd1c      	ble.n	8010aa2 <iNemoEngine_API_Update+0x1002>
 8010a68:	3a02      	subs	r2, #2
 8010a6a:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 8010a6e:	b2d2      	uxtb	r2, r2
 8010a70:	f1a7 010c 	sub.w	r1, r7, #12
 8010a74:	eb01 0183 	add.w	r1, r1, r3, lsl #2
 8010a78:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 8010a7c:	eba1 0182 	sub.w	r1, r1, r2, lsl #2
 8010a80:	eb07 0383 	add.w	r3, r7, r3, lsl #2
 8010a84:	f8d3 233c 	ldr.w	r2, [r3, #828]	@ 0x33c
 8010a88:	f8c3 2348 	str.w	r2, [r3, #840]	@ 0x348
 8010a8c:	f8d3 2340 	ldr.w	r2, [r3, #832]	@ 0x340
 8010a90:	f8c3 234c 	str.w	r2, [r3, #844]	@ 0x34c
 8010a94:	f8d3 2344 	ldr.w	r2, [r3, #836]	@ 0x344
 8010a98:	f8c3 2350 	str.w	r2, [r3, #848]	@ 0x350
 8010a9c:	3b0c      	subs	r3, #12
 8010a9e:	428b      	cmp	r3, r1
 8010aa0:	d1f0      	bne.n	8010a84 <iNemoEngine_API_Update+0xfe4>
 8010aa2:	ed9d 7a07 	vldr	s14, [sp, #28]
 8010aa6:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 8010aaa:	ee86 7a87 	vdiv.f32	s14, s13, s14
 8010aae:	ab47      	add	r3, sp, #284	@ 0x11c
 8010ab0:	f20d 12eb 	addw	r2, sp, #491	@ 0x1eb
 8010ab4:	4699      	mov	r9, r3
 8010ab6:	f1c2 0601 	rsb	r6, r2, #1
 8010aba:	9333      	str	r3, [sp, #204]	@ 0xcc
 8010abc:	2300      	movs	r3, #0
 8010abe:	e9cd 7838 	strd	r7, r8, [sp, #224]	@ 0xe0
 8010ac2:	ad7b      	add	r5, sp, #492	@ 0x1ec
 8010ac4:	46c8      	mov	r8, r9
 8010ac6:	f50d 7b04 	add.w	fp, sp, #528	@ 0x210
 8010aca:	46b9      	mov	r9, r7
 8010acc:	ee25 5a07 	vmul.f32	s10, s10, s14
 8010ad0:	ee66 6a07 	vmul.f32	s13, s12, s14
 8010ad4:	ee67 7a87 	vmul.f32	s15, s15, s14
 8010ad8:	ed87 5ad2 	vstr	s10, [r7, #840]	@ 0x348
 8010adc:	edc7 6ad3 	vstr	s13, [r7, #844]	@ 0x34c
 8010ae0:	edc7 7ad4 	vstr	s15, [r7, #848]	@ 0x350
 8010ae4:	4637      	mov	r7, r6
 8010ae6:	461e      	mov	r6, r3
 8010ae8:	3601      	adds	r6, #1
 8010aea:	4651      	mov	r1, sl
 8010aec:	f20d 13eb 	addw	r3, sp, #491	@ 0x1eb
 8010af0:	464a      	mov	r2, r9
 8010af2:	18f8      	adds	r0, r7, r3
 8010af4:	f803 0f01 	strb.w	r0, [r3, #1]!
 8010af8:	f8d2 0348 	ldr.w	r0, [r2, #840]	@ 0x348
 8010afc:	f841 0b04 	str.w	r0, [r1], #4
 8010b00:	f20d 2009 	addw	r0, sp, #521	@ 0x209
 8010b04:	4298      	cmp	r0, r3
 8010b06:	f102 020c 	add.w	r2, r2, #12
 8010b0a:	d1f2      	bne.n	8010af2 <iNemoEngine_API_Update+0x1052>
 8010b0c:	ed9a 7a00 	vldr	s14, [sl]
 8010b10:	edda 7a01 	vldr	s15, [sl, #4]
 8010b14:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8010b18:	ed9a 7a02 	vldr	s14, [sl, #8]
 8010b1c:	edda 7a03 	vldr	s15, [sl, #12]
 8010b20:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010b24:	bf88      	it	hi
 8010b26:	f44f 7381 	movhi.w	r3, #258	@ 0x102
 8010b2a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8010b2e:	ed9a 7a04 	vldr	s14, [sl, #16]
 8010b32:	edda 7a05 	vldr	s15, [sl, #20]
 8010b36:	bf88      	it	hi
 8010b38:	802b      	strhhi	r3, [r5, #0]
 8010b3a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010b3e:	bf88      	it	hi
 8010b40:	f44f 7341 	movhi.w	r3, #772	@ 0x304
 8010b44:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8010b48:	ed9a 7a06 	vldr	s14, [sl, #24]
 8010b4c:	edda 7a07 	vldr	s15, [sl, #28]
 8010b50:	bf88      	it	hi
 8010b52:	806b      	strhhi	r3, [r5, #2]
 8010b54:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010b58:	bf88      	it	hi
 8010b5a:	f240 5306 	movwhi	r3, #1286	@ 0x506
 8010b5e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8010b62:	ed9a 7a08 	vldr	s14, [sl, #32]
 8010b66:	edda 7a09 	vldr	s15, [sl, #36]	@ 0x24
 8010b6a:	bf88      	it	hi
 8010b6c:	80ab      	strhhi	r3, [r5, #4]
 8010b6e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010b72:	bf88      	it	hi
 8010b74:	f44f 63e1 	movhi.w	r3, #1800	@ 0x708
 8010b78:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8010b7c:	ed9a 7a0a 	vldr	s14, [sl, #40]	@ 0x28
 8010b80:	edda 7a0b 	vldr	s15, [sl, #44]	@ 0x2c
 8010b84:	bf88      	it	hi
 8010b86:	80eb      	strhhi	r3, [r5, #6]
 8010b88:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010b8c:	bf88      	it	hi
 8010b8e:	f640 130a 	movwhi	r3, #2314	@ 0x90a
 8010b92:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8010b96:	ed9a 7a0c 	vldr	s14, [sl, #48]	@ 0x30
 8010b9a:	edda 7a0d 	vldr	s15, [sl, #52]	@ 0x34
 8010b9e:	bf88      	it	hi
 8010ba0:	812b      	strhhi	r3, [r5, #8]
 8010ba2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010ba6:	bf88      	it	hi
 8010ba8:	f640 330c 	movwhi	r3, #2828	@ 0xb0c
 8010bac:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8010bb0:	ed9a 7a0e 	vldr	s14, [sl, #56]	@ 0x38
 8010bb4:	edda 7a0f 	vldr	s15, [sl, #60]	@ 0x3c
 8010bb8:	bf88      	it	hi
 8010bba:	816b      	strhhi	r3, [r5, #10]
 8010bbc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010bc0:	bf88      	it	hi
 8010bc2:	f640 530e 	movwhi	r3, #3342	@ 0xd0e
 8010bc6:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8010bca:	ed9a 7a10 	vldr	s14, [sl, #64]	@ 0x40
 8010bce:	edda 7a11 	vldr	s15, [sl, #68]	@ 0x44
 8010bd2:	bf88      	it	hi
 8010bd4:	81ab      	strhhi	r3, [r5, #12]
 8010bd6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010bda:	bf88      	it	hi
 8010bdc:	f44f 6371 	movhi.w	r3, #3856	@ 0xf10
 8010be0:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8010be4:	ed9a 7a12 	vldr	s14, [sl, #72]	@ 0x48
 8010be8:	edda 7a13 	vldr	s15, [sl, #76]	@ 0x4c
 8010bec:	bf88      	it	hi
 8010bee:	81eb      	strhhi	r3, [r5, #14]
 8010bf0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010bf4:	bf88      	it	hi
 8010bf6:	f241 1312 	movwhi	r3, #4370	@ 0x1112
 8010bfa:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8010bfe:	ed9a 7a14 	vldr	s14, [sl, #80]	@ 0x50
 8010c02:	edda 7a15 	vldr	s15, [sl, #84]	@ 0x54
 8010c06:	bf88      	it	hi
 8010c08:	822b      	strhhi	r3, [r5, #16]
 8010c0a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010c0e:	bf88      	it	hi
 8010c10:	f241 3314 	movwhi	r3, #4884	@ 0x1314
 8010c14:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8010c18:	bf88      	it	hi
 8010c1a:	826b      	strhhi	r3, [r5, #18]
 8010c1c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010c20:	bf84      	itt	hi
 8010c22:	f241 5316 	movwhi	r3, #5398	@ 0x1516
 8010c26:	82ab      	strhhi	r3, [r5, #20]
 8010c28:	ed9a 7a16 	vldr	s14, [sl, #88]	@ 0x58
 8010c2c:	edda 7a17 	vldr	s15, [sl, #92]	@ 0x5c
 8010c30:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8010c34:	ed9a 7a18 	vldr	s14, [sl, #96]	@ 0x60
 8010c38:	edda 7a19 	vldr	s15, [sl, #100]	@ 0x64
 8010c3c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010c40:	bf88      	it	hi
 8010c42:	f241 7318 	movwhi	r3, #5912	@ 0x1718
 8010c46:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8010c4a:	ed9a 7a1a 	vldr	s14, [sl, #104]	@ 0x68
 8010c4e:	edda 7a1b 	vldr	s15, [sl, #108]	@ 0x6c
 8010c52:	bf88      	it	hi
 8010c54:	82eb      	strhhi	r3, [r5, #22]
 8010c56:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010c5a:	bf88      	it	hi
 8010c5c:	f641 131a 	movwhi	r3, #6426	@ 0x191a
 8010c60:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8010c64:	ed9a 7a1c 	vldr	s14, [sl, #112]	@ 0x70
 8010c68:	edda 7a1d 	vldr	s15, [sl, #116]	@ 0x74
 8010c6c:	bf88      	it	hi
 8010c6e:	832b      	strhhi	r3, [r5, #24]
 8010c70:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010c74:	bf88      	it	hi
 8010c76:	f641 331c 	movwhi	r3, #6940	@ 0x1b1c
 8010c7a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8010c7e:	bf88      	it	hi
 8010c80:	836b      	strhhi	r3, [r5, #26]
 8010c82:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010c86:	bf88      	it	hi
 8010c88:	f641 531e 	movwhi	r3, #7454	@ 0x1d1e
 8010c8c:	f04f 0101 	mov.w	r1, #1
 8010c90:	bf88      	it	hi
 8010c92:	83ab      	strhhi	r3, [r5, #28]
 8010c94:	221e      	movs	r2, #30
 8010c96:	4658      	mov	r0, fp
 8010c98:	f003 fc60 	bl	801455c <memset>
 8010c9c:	e9cd 971d 	strd	r9, r7, [sp, #116]	@ 0x74
 8010ca0:	2404      	movs	r4, #4
 8010ca2:	2102      	movs	r1, #2
 8010ca4:	9618      	str	r6, [sp, #96]	@ 0x60
 8010ca6:	f8cd 8068 	str.w	r8, [sp, #104]	@ 0x68
 8010caa:	460a      	mov	r2, r1
 8010cac:	e9cd 2407 	strd	r2, r4, [sp, #28]
 8010cb0:	0049      	lsls	r1, r1, #1
 8010cb2:	1c53      	adds	r3, r2, #1
 8010cb4:	9303      	str	r3, [sp, #12]
 8010cb6:	f04f 0801 	mov.w	r8, #1
 8010cba:	9105      	str	r1, [sp, #20]
 8010cbc:	9b05      	ldr	r3, [sp, #20]
 8010cbe:	9a03      	ldr	r2, [sp, #12]
 8010cc0:	46c1      	mov	r9, r8
 8010cc2:	4498      	add	r8, r3
 8010cc4:	f1b8 0f1f 	cmp.w	r8, #31
 8010cc8:	bfa8      	it	ge
 8010cca:	f04f 081f 	movge.w	r8, #31
 8010cce:	eba8 0309 	sub.w	r3, r8, r9
 8010cd2:	2b00      	cmp	r3, #0
 8010cd4:	f102 3cff 	add.w	ip, r2, #4294967295
 8010cd8:	dd34      	ble.n	8010d44 <iNemoEngine_API_Update+0x12a4>
 8010cda:	464f      	mov	r7, r9
 8010cdc:	f8cd 9010 	str.w	r9, [sp, #16]
 8010ce0:	2400      	movs	r4, #0
 8010ce2:	4699      	mov	r9, r3
 8010ce4:	1e79      	subs	r1, r7, #1
 8010ce6:	f915 200c 	ldrsb.w	r2, [r5, ip]
 8010cea:	566b      	ldrsb	r3, [r5, r1]
 8010cec:	eb0a 0082 	add.w	r0, sl, r2, lsl #2
 8010cf0:	eb0a 0683 	add.w	r6, sl, r3, lsl #2
 8010cf4:	ed16 7a01 	vldr	s14, [r6, #-4]
 8010cf8:	ed50 7a01 	vldr	s15, [r0, #-4]
 8010cfc:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8010d00:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010d04:	f10c 0002 	add.w	r0, ip, #2
 8010d08:	f10c 0601 	add.w	r6, ip, #1
 8010d0c:	f240 81d0 	bls.w	80110b0 <iNemoEngine_API_Update+0x1610>
 8010d10:	4580      	cmp	r8, r0
 8010d12:	f80b 2004 	strb.w	r2, [fp, r4]
 8010d16:	f000 81ba 	beq.w	801108e <iNemoEngine_API_Update+0x15ee>
 8010d1a:	e005      	b.n	8010d28 <iNemoEngine_API_Update+0x1288>
 8010d1c:	00000000 	.word	0x00000000
 8010d20:	3f333333 	.word	0x3f333333
 8010d24:	3f4ccccd 	.word	0x3f4ccccd
 8010d28:	46b4      	mov	ip, r6
 8010d2a:	3401      	adds	r4, #1
 8010d2c:	45a1      	cmp	r9, r4
 8010d2e:	dcd9      	bgt.n	8010ce4 <iNemoEngine_API_Update+0x1244>
 8010d30:	464b      	mov	r3, r9
 8010d32:	f8dd 9010 	ldr.w	r9, [sp, #16]
 8010d36:	f109 30ff 	add.w	r0, r9, #4294967295
 8010d3a:	461a      	mov	r2, r3
 8010d3c:	4428      	add	r0, r5
 8010d3e:	4659      	mov	r1, fp
 8010d40:	f003 fc3e 	bl	80145c0 <memcpy>
 8010d44:	9b07      	ldr	r3, [sp, #28]
 8010d46:	4443      	add	r3, r8
 8010d48:	2b1e      	cmp	r3, #30
 8010d4a:	9303      	str	r3, [sp, #12]
 8010d4c:	ddb6      	ble.n	8010cbc <iNemoEngine_API_Update+0x121c>
 8010d4e:	9c08      	ldr	r4, [sp, #32]
 8010d50:	9905      	ldr	r1, [sp, #20]
 8010d52:	3c01      	subs	r4, #1
 8010d54:	d1a9      	bne.n	8010caa <iNemoEngine_API_Update+0x120a>
 8010d56:	f995 300e 	ldrsb.w	r3, [r5, #14]
 8010d5a:	9e18      	ldr	r6, [sp, #96]	@ 0x60
 8010d5c:	f8dd 8068 	ldr.w	r8, [sp, #104]	@ 0x68
 8010d60:	eb0a 0383 	add.w	r3, sl, r3, lsl #2
 8010d64:	ed53 7a01 	vldr	s15, [r3, #-4]
 8010d68:	f995 300f 	ldrsb.w	r3, [r5, #15]
 8010d6c:	eb0a 0383 	add.w	r3, sl, r3, lsl #2
 8010d70:	ed13 7a01 	vldr	s14, [r3, #-4]
 8010d74:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8010d78:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010d7c:	eeb5 7ac0 	vcmpe.f32	s14, #0.0
 8010d80:	bf4c      	ite	mi
 8010d82:	2201      	movmi	r2, #1
 8010d84:	2200      	movpl	r2, #0
 8010d86:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010d8a:	bf4c      	ite	mi
 8010d8c:	2301      	movmi	r3, #1
 8010d8e:	2300      	movpl	r3, #0
 8010d90:	429a      	cmp	r2, r3
 8010d92:	e9dd 971d 	ldrd	r9, r7, [sp, #116]	@ 0x74
 8010d96:	f000 81a9 	beq.w	80110ec <iNemoEngine_API_Update+0x164c>
 8010d9a:	ee77 7a87 	vadd.f32	s15, s15, s14
 8010d9e:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8010da2:	ee67 7a87 	vmul.f32	s15, s15, s14
 8010da6:	2e03      	cmp	r6, #3
 8010da8:	ece8 7a01 	vstmia	r8!, {s15}
 8010dac:	f109 0904 	add.w	r9, r9, #4
 8010db0:	f47f ae9a 	bne.w	8010ae8 <iNemoEngine_API_Update+0x1048>
 8010db4:	eddd 7a48 	vldr	s15, [sp, #288]	@ 0x120
 8010db8:	eddd 6a47 	vldr	s13, [sp, #284]	@ 0x11c
 8010dbc:	ed9d 5a0c 	vldr	s10, [sp, #48]	@ 0x30
 8010dc0:	ed9d 6a11 	vldr	s12, [sp, #68]	@ 0x44
 8010dc4:	eddd 3a16 	vldr	s7, [sp, #88]	@ 0x58
 8010dc8:	9605      	str	r6, [sp, #20]
 8010dca:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8010dce:	e9dd 7838 	ldrd	r7, r8, [sp, #224]	@ 0xe0
 8010dd2:	eee6 7aa6 	vfma.f32	s15, s13, s13
 8010dd6:	f897 3900 	ldrb.w	r3, [r7, #2304]	@ 0x900
 8010dda:	eddd 6a14 	vldr	s13, [sp, #80]	@ 0x50
 8010dde:	eeb0 7a67 	vmov.f32	s14, s15
 8010de2:	eddd 7a49 	vldr	s15, [sp, #292]	@ 0x124
 8010de6:	eea7 7aa7 	vfma.f32	s14, s15, s15
 8010dea:	46a1      	mov	r9, r4
 8010dec:	f507 6410 	add.w	r4, r7, #2304	@ 0x900
 8010df0:	eef5 7a00 	vmov.f32	s15, #80	@ 0x3e800000  0.250
 8010df4:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8010df8:	ee65 5a27 	vmul.f32	s11, s10, s15
 8010dfc:	eec6 4a86 	vdiv.f32	s9, s13, s12
 8010e00:	ed9d 6a12 	vldr	s12, [sp, #72]	@ 0x48
 8010e04:	edcd 4a5c 	vstr	s9, [sp, #368]	@ 0x170
 8010e08:	ee85 6a86 	vdiv.f32	s12, s11, s12
 8010e0c:	ee63 7aa7 	vmul.f32	s15, s7, s15
 8010e10:	eddd 5a13 	vldr	s11, [sp, #76]	@ 0x4c
 8010e14:	ed8d 6a5d 	vstr	s12, [sp, #372]	@ 0x174
 8010e18:	eef1 6ac7 	vsqrt.f32	s13, s14
 8010e1c:	ee87 4aa5 	vdiv.f32	s8, s15, s11
 8010e20:	ed5f 7a41 	vldr	s15, [pc, #-260]	@ 8010d20 <iNemoEngine_API_Update+0x1280>
 8010e24:	ed8d 4a5e 	vstr	s8, [sp, #376]	@ 0x178
 8010e28:	ee63 7aa7 	vmul.f32	s15, s7, s15
 8010e2c:	eef6 5a00 	vmov.f32	s11, #96	@ 0x3f000000  0.5
 8010e30:	eee5 7a25 	vfma.f32	s15, s10, s11
 8010e34:	ee66 6aa5 	vmul.f32	s13, s13, s11
 8010e38:	eeb0 5a67 	vmov.f32	s10, s15
 8010e3c:	edcd 7a03 	vstr	s15, [sp, #12]
 8010e40:	ed5f 7a48 	vldr	s15, [pc, #-288]	@ 8010d24 <iNemoEngine_API_Update+0x1284>
 8010e44:	edcd 6a5f 	vstr	s13, [sp, #380]	@ 0x17c
 8010e48:	ee65 7a27 	vmul.f32	s15, s10, s15
 8010e4c:	2b00      	cmp	r3, #0
 8010e4e:	f040 8160 	bne.w	8011112 <iNemoEngine_API_Update+0x1672>
 8010e52:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 8010e54:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8010e56:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 8010e58:	62a3      	str	r3, [r4, #40]	@ 0x28
 8010e5a:	6a23      	ldr	r3, [r4, #32]
 8010e5c:	6263      	str	r3, [r4, #36]	@ 0x24
 8010e5e:	69e3      	ldr	r3, [r4, #28]
 8010e60:	6223      	str	r3, [r4, #32]
 8010e62:	edc4 7a07 	vstr	s15, [r4, #28]
 8010e66:	f607 130c 	addw	r3, r7, #2316	@ 0x90c
 8010e6a:	ed93 8a00 	vldr	s16, [r3]
 8010e6e:	ed97 0a02 	vldr	s0, [r7, #8]
 8010e72:	f607 1324 	addw	r3, r7, #2340	@ 0x924
 8010e76:	edd3 7a00 	vldr	s15, [r3]
 8010e7a:	f607 1308 	addw	r3, r7, #2312	@ 0x908
 8010e7e:	edd3 5a00 	vldr	s11, [r3]
 8010e82:	f507 6312 	add.w	r3, r7, #2336	@ 0x920
 8010e86:	ee28 8a27 	vmul.f32	s16, s16, s15
 8010e8a:	edd3 7a00 	vldr	s15, [r3]
 8010e8e:	f607 1304 	addw	r3, r7, #2308	@ 0x904
 8010e92:	eea5 8aa7 	vfma.f32	s16, s11, s15
 8010e96:	edd3 5a00 	vldr	s11, [r3]
 8010e9a:	f607 131c 	addw	r3, r7, #2332	@ 0x91c
 8010e9e:	edd3 7a00 	vldr	s15, [r3]
 8010ea2:	f507 6311 	add.w	r3, r7, #2320	@ 0x910
 8010ea6:	eea5 8aa7 	vfma.f32	s16, s11, s15
 8010eaa:	edd3 5a00 	vldr	s11, [r3]
 8010eae:	f607 1328 	addw	r3, r7, #2344	@ 0x928
 8010eb2:	edd3 7a00 	vldr	s15, [r3]
 8010eb6:	f607 1314 	addw	r3, r7, #2324	@ 0x914
 8010eba:	eea5 8aa7 	vfma.f32	s16, s11, s15
 8010ebe:	edd3 5a00 	vldr	s11, [r3]
 8010ec2:	f607 132c 	addw	r3, r7, #2348	@ 0x92c
 8010ec6:	edd3 7a00 	vldr	s15, [r3]
 8010eca:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 8010ece:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010ed2:	eea5 8aa7 	vfma.f32	s16, s11, s15
 8010ed6:	f340 818d 	ble.w	80111f4 <iNemoEngine_API_Update+0x1754>
 8010eda:	edd7 3a30 	vldr	s7, [r7, #192]	@ 0xc0
 8010ede:	eef4 3ac8 	vcmpe.f32	s7, s16
 8010ee2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010ee6:	f101 8293 	bmi.w	8012410 <iNemoEngine_API_Update+0x2970>
 8010eea:	ed97 9a31 	vldr	s18, [r7, #196]	@ 0xc4
 8010eee:	eddd 7a1f 	vldr	s15, [sp, #124]	@ 0x7c
 8010ef2:	edd7 3a4a 	vldr	s7, [r7, #296]	@ 0x128
 8010ef6:	ee67 7a89 	vmul.f32	s15, s15, s18
 8010efa:	eef4 3ac8 	vcmpe.f32	s7, s16
 8010efe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010f02:	edcd 7a1f 	vstr	s15, [sp, #124]	@ 0x7c
 8010f06:	f142 81a1 	bpl.w	801324c <iNemoEngine_API_Update+0x37ac>
 8010f0a:	ed97 5a62 	vldr	s10, [r7, #392]	@ 0x188
 8010f0e:	eeb4 5ac8 	vcmpe.f32	s10, s16
 8010f12:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010f16:	f342 819f 	ble.w	8013258 <iNemoEngine_API_Update+0x37b8>
 8010f1a:	edd7 5a4c 	vldr	s11, [r7, #304]	@ 0x130
 8010f1e:	edd7 7a4e 	vldr	s15, [r7, #312]	@ 0x138
 8010f22:	eef4 5ac8 	vcmpe.f32	s11, s16
 8010f26:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010f2a:	eeb4 8ae7 	vcmpe.f32	s16, s15
 8010f2e:	f342 8497 	ble.w	8013860 <iNemoEngine_API_Update+0x3dc0>
 8010f32:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010f36:	f282 84a8 	bge.w	801388a <iNemoEngine_API_Update+0x3dea>
 8010f3a:	ed97 3a4b 	vldr	s6, [r7, #300]	@ 0x12c
 8010f3e:	edd7 7a4d 	vldr	s15, [r7, #308]	@ 0x134
 8010f42:	ee75 5ae3 	vsub.f32	s11, s11, s7
 8010f46:	ee77 7ac3 	vsub.f32	s15, s15, s6
 8010f4a:	ee78 3a63 	vsub.f32	s7, s16, s7
 8010f4e:	ee67 7aa3 	vmul.f32	s15, s15, s7
 8010f52:	eec7 eaa5 	vdiv.f32	s29, s15, s11
 8010f56:	ee7e ea83 	vadd.f32	s29, s29, s6
 8010f5a:	edd7 7a50 	vldr	s15, [r7, #320]	@ 0x140
 8010f5e:	eef4 7ac8 	vcmpe.f32	s15, s16
 8010f62:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010f66:	f202 84a8 	bhi.w	80138ba <iNemoEngine_API_Update+0x3e1a>
 8010f6a:	edd7 5a52 	vldr	s11, [r7, #328]	@ 0x148
 8010f6e:	eeb4 8ae5 	vcmpe.f32	s16, s11
 8010f72:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010f76:	f142 87d7 	bpl.w	8013f28 <iNemoEngine_API_Update+0x4488>
 8010f7a:	ed97 3a51 	vldr	s6, [r7, #324]	@ 0x144
 8010f7e:	edd7 3a53 	vldr	s7, [r7, #332]	@ 0x14c
 8010f82:	ee75 5ae7 	vsub.f32	s11, s11, s15
 8010f86:	ee73 3ac3 	vsub.f32	s7, s7, s6
 8010f8a:	ee78 7a67 	vsub.f32	s15, s16, s15
 8010f8e:	ee63 3aa7 	vmul.f32	s7, s7, s15
 8010f92:	eec3 eaa5 	vdiv.f32	s29, s7, s11
 8010f96:	ee7e ea83 	vadd.f32	s29, s29, s6
 8010f9a:	edd7 7a54 	vldr	s15, [r7, #336]	@ 0x150
 8010f9e:	eeb4 8ae7 	vcmpe.f32	s16, s15
 8010fa2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010fa6:	f2c2 84a8 	blt.w	80138fa <iNemoEngine_API_Update+0x3e5a>
 8010faa:	edd7 5a56 	vldr	s11, [r7, #344]	@ 0x158
 8010fae:	eef4 5ac8 	vcmpe.f32	s11, s16
 8010fb2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010fb6:	f342 87be 	ble.w	8013f36 <iNemoEngine_API_Update+0x4496>
 8010fba:	ed97 3a55 	vldr	s6, [r7, #340]	@ 0x154
 8010fbe:	edd7 3a57 	vldr	s7, [r7, #348]	@ 0x15c
 8010fc2:	ee75 5ae7 	vsub.f32	s11, s11, s15
 8010fc6:	ee73 3ac3 	vsub.f32	s7, s7, s6
 8010fca:	ee78 7a67 	vsub.f32	s15, s16, s15
 8010fce:	ee63 3aa7 	vmul.f32	s7, s7, s15
 8010fd2:	eec3 eaa5 	vdiv.f32	s29, s7, s11
 8010fd6:	ee7e ea83 	vadd.f32	s29, s29, s6
 8010fda:	edd7 7a58 	vldr	s15, [r7, #352]	@ 0x160
 8010fde:	eeb4 8ae7 	vcmpe.f32	s16, s15
 8010fe2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010fe6:	f2c2 84a8 	blt.w	801393a <iNemoEngine_API_Update+0x3e9a>
 8010fea:	edd7 5a5a 	vldr	s11, [r7, #360]	@ 0x168
 8010fee:	eeb4 8ae5 	vcmpe.f32	s16, s11
 8010ff2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010ff6:	f142 8709 	bpl.w	8013e0c <iNemoEngine_API_Update+0x436c>
 8010ffa:	ed97 3a59 	vldr	s6, [r7, #356]	@ 0x164
 8010ffe:	edd7 3a5b 	vldr	s7, [r7, #364]	@ 0x16c
 8011002:	ee75 5ae7 	vsub.f32	s11, s11, s15
 8011006:	ee73 3ac3 	vsub.f32	s7, s7, s6
 801100a:	ee78 7a67 	vsub.f32	s15, s16, s15
 801100e:	ee63 3aa7 	vmul.f32	s7, s7, s15
 8011012:	eec3 eaa5 	vdiv.f32	s29, s7, s11
 8011016:	ee7e ea83 	vadd.f32	s29, s29, s6
 801101a:	edd7 7a5c 	vldr	s15, [r7, #368]	@ 0x170
 801101e:	eeb4 8ae7 	vcmpe.f32	s16, s15
 8011022:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011026:	f2c2 84a8 	blt.w	801397a <iNemoEngine_API_Update+0x3eda>
 801102a:	edd7 5a5e 	vldr	s11, [r7, #376]	@ 0x178
 801102e:	eeb4 8ae5 	vcmpe.f32	s16, s11
 8011032:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011036:	f142 86ec 	bpl.w	8013e12 <iNemoEngine_API_Update+0x4372>
 801103a:	ed97 3a5d 	vldr	s6, [r7, #372]	@ 0x174
 801103e:	edd7 3a5f 	vldr	s7, [r7, #380]	@ 0x17c
 8011042:	ee75 5ae7 	vsub.f32	s11, s11, s15
 8011046:	ee73 3ac3 	vsub.f32	s7, s7, s6
 801104a:	ee78 7a67 	vsub.f32	s15, s16, s15
 801104e:	ee63 3aa7 	vmul.f32	s7, s7, s15
 8011052:	eec3 eaa5 	vdiv.f32	s29, s7, s11
 8011056:	ee7e ea83 	vadd.f32	s29, s29, s6
 801105a:	edd7 7a60 	vldr	s15, [r7, #384]	@ 0x180
 801105e:	eeb4 8ae7 	vcmpe.f32	s16, s15
 8011062:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011066:	db0f      	blt.n	8011088 <iNemoEngine_API_Update+0x15e8>
 8011068:	edd7 3a61 	vldr	s7, [r7, #388]	@ 0x184
 801106c:	edd7 5a63 	vldr	s11, [r7, #396]	@ 0x18c
 8011070:	ee35 5a67 	vsub.f32	s10, s10, s15
 8011074:	ee75 5ae3 	vsub.f32	s11, s11, s7
 8011078:	ee78 7a67 	vsub.f32	s15, s16, s15
 801107c:	ee65 7aa7 	vmul.f32	s15, s11, s15
 8011080:	eec7 ea85 	vdiv.f32	s29, s15, s10
 8011084:	ee7e eaa3 	vadd.f32	s29, s29, s7
 8011088:	ee2a aa2e 	vmul.f32	s20, s20, s29
 801108c:	e0b6      	b.n	80111fc <iNemoEngine_API_Update+0x175c>
 801108e:	9a03      	ldr	r2, [sp, #12]
 8011090:	1c60      	adds	r0, r4, #1
 8011092:	1bd3      	subs	r3, r2, r7
 8011094:	4297      	cmp	r7, r2
 8011096:	4429      	add	r1, r5
 8011098:	461a      	mov	r2, r3
 801109a:	4458      	add	r0, fp
 801109c:	f6bf ae44 	bge.w	8010d28 <iNemoEngine_API_Update+0x1288>
 80110a0:	9306      	str	r3, [sp, #24]
 80110a2:	f003 fa8d 	bl	80145c0 <memcpy>
 80110a6:	9b06      	ldr	r3, [sp, #24]
 80110a8:	9f03      	ldr	r7, [sp, #12]
 80110aa:	441c      	add	r4, r3
 80110ac:	46b4      	mov	ip, r6
 80110ae:	e63c      	b.n	8010d2a <iNemoEngine_API_Update+0x128a>
 80110b0:	f80b 3004 	strb.w	r3, [fp, r4]
 80110b4:	9b03      	ldr	r3, [sp, #12]
 80110b6:	3701      	adds	r7, #1
 80110b8:	429f      	cmp	r7, r3
 80110ba:	f47f ae36 	bne.w	8010d2a <iNemoEngine_API_Update+0x128a>
 80110be:	f10c 0601 	add.w	r6, ip, #1
 80110c2:	eba8 030c 	sub.w	r3, r8, ip
 80110c6:	1c60      	adds	r0, r4, #1
 80110c8:	4546      	cmp	r6, r8
 80110ca:	eb05 010c 	add.w	r1, r5, ip
 80110ce:	f103 32ff 	add.w	r2, r3, #4294967295
 80110d2:	9306      	str	r3, [sp, #24]
 80110d4:	4458      	add	r0, fp
 80110d6:	f6bf ae28 	bge.w	8010d2a <iNemoEngine_API_Update+0x128a>
 80110da:	f003 fa71 	bl	80145c0 <memcpy>
 80110de:	9b06      	ldr	r3, [sp, #24]
 80110e0:	3c01      	subs	r4, #1
 80110e2:	441e      	add	r6, r3
 80110e4:	441c      	add	r4, r3
 80110e6:	f1a6 0c02 	sub.w	ip, r6, #2
 80110ea:	e61e      	b.n	8010d2a <iNemoEngine_API_Update+0x128a>
 80110ec:	eef5 7a40 	vcmp.f32	s15, #0.0
 80110f0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80110f4:	f43f ae51 	beq.w	8010d9a <iNemoEngine_API_Update+0x12fa>
 80110f8:	eeb5 7a40 	vcmp.f32	s14, #0.0
 80110fc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011100:	f43f ae4b 	beq.w	8010d9a <iNemoEngine_API_Update+0x12fa>
 8011104:	ee37 7a67 	vsub.f32	s14, s14, s15
 8011108:	eef6 6a00 	vmov.f32	s13, #96	@ 0x3f000000  0.5
 801110c:	eee7 7a26 	vfma.f32	s15, s14, s13
 8011110:	e649      	b.n	8010da6 <iNemoEngine_API_Update+0x1306>
 8011112:	2300      	movs	r3, #0
 8011114:	f887 3900 	strb.w	r3, [r7, #2304]	@ 0x900
 8011118:	edc4 7a07 	vstr	s15, [r4, #28]
 801111c:	edc4 7a08 	vstr	s15, [r4, #32]
 8011120:	edc4 7a09 	vstr	s15, [r4, #36]	@ 0x24
 8011124:	edc4 7a0a 	vstr	s15, [r4, #40]	@ 0x28
 8011128:	edc4 7a0b 	vstr	s15, [r4, #44]	@ 0x2c
 801112c:	e69b      	b.n	8010e66 <iNemoEngine_API_Update+0x13c6>
 801112e:	4618      	mov	r0, r3
 8011130:	9b03      	ldr	r3, [sp, #12]
 8011132:	edd1 7a00 	vldr	s15, [r1]
 8011136:	eeb0 5a46 	vmov.f32	s10, s12
 801113a:	4625      	mov	r5, r4
 801113c:	eeb0 6a66 	vmov.f32	s12, s13
 8011140:	465e      	mov	r6, fp
 8011142:	eef0 5a47 	vmov.f32	s11, s14
 8011146:	eef0 6a45 	vmov.f32	s13, s10
 801114a:	009b      	lsls	r3, r3, #2
 801114c:	0094      	lsls	r4, r2, #2
 801114e:	ea4f 0b8c 	mov.w	fp, ip, lsl #2
 8011152:	f7ff bb8b 	b.w	801086c <iNemoEngine_API_Update+0xdcc>
 8011156:	2303      	movs	r3, #3
 8011158:	2108      	movs	r1, #8
 801115a:	2204      	movs	r2, #4
 801115c:	2601      	movs	r6, #1
 801115e:	9304      	str	r3, [sp, #16]
 8011160:	f04f 0b06 	mov.w	fp, #6
 8011164:	f04f 0c07 	mov.w	ip, #7
 8011168:	2005      	movs	r0, #5
 801116a:	460b      	mov	r3, r1
 801116c:	4614      	mov	r4, r2
 801116e:	2500      	movs	r5, #0
 8011170:	9603      	str	r6, [sp, #12]
 8011172:	f04f 0e02 	mov.w	lr, #2
 8011176:	f7ff bb0f 	b.w	8010798 <iNemoEngine_API_Update+0xcf8>
 801117a:	2204      	movs	r2, #4
 801117c:	2300      	movs	r3, #0
 801117e:	2501      	movs	r5, #1
 8011180:	eef0 7a47 	vmov.f32	s15, s14
 8011184:	2106      	movs	r1, #6
 8011186:	f04f 0c07 	mov.w	ip, #7
 801118a:	2003      	movs	r0, #3
 801118c:	4614      	mov	r4, r2
 801118e:	9503      	str	r5, [sp, #12]
 8011190:	469e      	mov	lr, r3
 8011192:	f7ff baf2 	b.w	801077a <iNemoEngine_API_Update+0xcda>
 8011196:	eddf 7aa7 	vldr	s15, [pc, #668]	@ 8011434 <iNemoEngine_API_Update+0x1994>
 801119a:	ed9f eaa7 	vldr	s28, [pc, #668]	@ 8011438 <iNemoEngine_API_Update+0x1998>
 801119e:	edcd 7a30 	vstr	s15, [sp, #192]	@ 0xc0
 80111a2:	eddf 7aa6 	vldr	s15, [pc, #664]	@ 801143c <iNemoEngine_API_Update+0x199c>
 80111a6:	edcd 7a2e 	vstr	s15, [sp, #184]	@ 0xb8
 80111aa:	eef2 7a04 	vmov.f32	s15, #36	@ 0x41200000  10.0
 80111ae:	f7ff b806 	b.w	80101be <iNemoEngine_API_Update+0x71e>
 80111b2:	ed9f 8aa3 	vldr	s16, [pc, #652]	@ 8011440 <iNemoEngine_API_Update+0x19a0>
 80111b6:	eddf 7aa3 	vldr	s15, [pc, #652]	@ 8011444 <iNemoEngine_API_Update+0x19a4>
 80111ba:	eddf 6aac 	vldr	s13, [pc, #688]	@ 801146c <iNemoEngine_API_Update+0x19cc>
 80111be:	ed9f 7aa2 	vldr	s14, [pc, #648]	@ 8011448 <iNemoEngine_API_Update+0x19a8>
 80111c2:	eddf 4aa2 	vldr	s9, [pc, #648]	@ 801144c <iNemoEngine_API_Update+0x19ac>
 80111c6:	ed84 8a01 	vstr	s16, [r4, #4]
 80111ca:	edc4 7a00 	vstr	s15, [r4]
 80111ce:	ed84 8a02 	vstr	s16, [r4, #8]
 80111d2:	eef0 5a66 	vmov.f32	s11, s13
 80111d6:	eeb0 5a47 	vmov.f32	s10, s14
 80111da:	eeb0 6a67 	vmov.f32	s12, s15
 80111de:	edcd 4a04 	vstr	s9, [sp, #16]
 80111e2:	eeb0 9a67 	vmov.f32	s18, s15
 80111e6:	eef0 ea48 	vmov.f32	s29, s16
 80111ea:	f7fe befb 	b.w	800ffe4 <iNemoEngine_API_Update+0x544>
 80111ee:	eef1 7a67 	vneg.f32	s15, s15
 80111f2:	e42e      	b.n	8010a52 <iNemoEngine_API_Update+0xfb2>
 80111f4:	eef7 ea00 	vmov.f32	s29, #112	@ 0x3f800000  1.0
 80111f8:	eeb0 9a6e 	vmov.f32	s18, s29
 80111fc:	edd7 5a74 	vldr	s11, [r7, #464]	@ 0x1d0
 8011200:	ed97 5a72 	vldr	s10, [r7, #456]	@ 0x1c8
 8011204:	eddd 7a22 	vldr	s15, [sp, #136]	@ 0x88
 8011208:	eddf 3a8b 	vldr	s7, [pc, #556]	@ 8011438 <iNemoEngine_API_Update+0x1998>
 801120c:	ee7e 5a65 	vsub.f32	s11, s28, s11
 8011210:	ee77 7ac5 	vsub.f32	s15, s15, s10
 8011214:	eef0 5ae5 	vabs.f32	s11, s11
 8011218:	eef0 7ae7 	vabs.f32	s15, s15
 801121c:	ee77 7aa5 	vadd.f32	s15, s15, s11
 8011220:	eef4 7ae3 	vcmpe.f32	s15, s7
 8011224:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011228:	dd0a      	ble.n	8011240 <iNemoEngine_API_Update+0x17a0>
 801122a:	ed9f 3a89 	vldr	s6, [pc, #548]	@ 8011450 <iNemoEngine_API_Update+0x19b0>
 801122e:	eef4 7ac3 	vcmpe.f32	s15, s6
 8011232:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011236:	f341 80e1 	ble.w	80123fc <iNemoEngine_API_Update+0x295c>
 801123a:	eef1 3a04 	vmov.f32	s7, #20	@ 0x40a00000  5.0
 801123e:	e001      	b.n	8011244 <iNemoEngine_API_Update+0x17a4>
 8011240:	eef7 3a00 	vmov.f32	s7, #112	@ 0x3f800000  1.0
 8011244:	eddd 7a30 	vldr	s15, [sp, #192]	@ 0xc0
 8011248:	783e      	ldrb	r6, [r7, #0]
 801124a:	eef4 3ae7 	vcmpe.f32	s7, s15
 801124e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011252:	bfa8      	it	ge
 8011254:	eef0 7a63 	vmovge.f32	s15, s7
 8011258:	edcd 7a04 	vstr	s15, [sp, #16]
 801125c:	b1ce      	cbz	r6, 8011292 <iNemoEngine_API_Update+0x17f2>
 801125e:	787e      	ldrb	r6, [r7, #1]
 8011260:	2e00      	cmp	r6, #0
 8011262:	f041 8053 	bne.w	801230c <iNemoEngine_API_Update+0x286c>
 8011266:	ee74 7a86 	vadd.f32	s15, s9, s12
 801126a:	eef5 4a00 	vmov.f32	s9, #80	@ 0x3e800000  0.250
 801126e:	ee74 7a27 	vadd.f32	s15, s8, s15
 8011272:	ed97 6a05 	vldr	s12, [r7, #20]
 8011276:	ee76 7aa7 	vadd.f32	s15, s13, s15
 801127a:	ee67 7aa4 	vmul.f32	s15, s15, s9
 801127e:	eef6 4a00 	vmov.f32	s9, #96	@ 0x3f000000  0.5
 8011282:	ee26 6a24 	vmul.f32	s12, s12, s9
 8011286:	eef4 7ac6 	vcmpe.f32	s15, s12
 801128a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801128e:	f102 8293 	bmi.w	80137b8 <iNemoEngine_API_Update+0x3d18>
 8011292:	edd7 7a73 	vldr	s15, [r7, #460]	@ 0x1cc
 8011296:	ed9d 6a22 	vldr	s12, [sp, #136]	@ 0x88
 801129a:	ed8d 5a4f 	vstr	s10, [sp, #316]	@ 0x13c
 801129e:	ed8d 6aa2 	vstr	s12, [sp, #648]	@ 0x288
 80112a2:	ed9d 6a0a 	vldr	s12, [sp, #40]	@ 0x28
 80112a6:	ed8d eaa4 	vstr	s28, [sp, #656]	@ 0x290
 80112aa:	ed8d 6aa3 	vstr	s12, [sp, #652]	@ 0x28c
 80112ae:	eeb7 6a00 	vmov.f32	s12, #112	@ 0x3f800000  1.0
 80112b2:	eef0 4a46 	vmov.f32	s9, s12
 80112b6:	eee5 4a45 	vfms.f32	s9, s10, s10
 80112ba:	2300      	movs	r3, #0
 80112bc:	f8c7 31b0 	str.w	r3, [r7, #432]	@ 0x1b0
 80112c0:	ee2c 4aaa 	vmul.f32	s8, s25, s21
 80112c4:	eef1 3ae4 	vsqrt.f32	s7, s9
 80112c8:	f8c7 31b4 	str.w	r3, [r7, #436]	@ 0x1b4
 80112cc:	f8c7 31b8 	str.w	r3, [r7, #440]	@ 0x1b8
 80112d0:	934d      	str	r3, [sp, #308]	@ 0x134
 80112d2:	ee74 2a04 	vadd.f32	s5, s8, s8
 80112d6:	ee29 4aac 	vmul.f32	s8, s19, s25
 80112da:	ee69 4aaa 	vmul.f32	s9, s19, s21
 80112de:	eeab 4a2a 	vfma.f32	s8, s22, s21
 80112e2:	ee2c 3a8b 	vmul.f32	s6, s25, s22
 80112e6:	ee29 1a8b 	vmul.f32	s2, s19, s22
 80112ea:	ee74 4aa4 	vadd.f32	s9, s9, s9
 80112ee:	ee69 9aa9 	vmul.f32	s19, s19, s19
 80112f2:	ee74 ca04 	vadd.f32	s25, s8, s8
 80112f6:	eeb0 4a00 	vmov.f32	s8, #0	@ 0x40000000  2.0
 80112fa:	ee79 9aa9 	vadd.f32	s19, s19, s19
 80112fe:	eeb0 2a64 	vmov.f32	s4, s9
 8011302:	eee3 4a44 	vfms.f32	s9, s6, s8
 8011306:	eea3 2a04 	vfma.f32	s4, s6, s8
 801130a:	ee2b ba0b 	vmul.f32	s22, s22, s22
 801130e:	eef0 1a69 	vmov.f32	s3, s19
 8011312:	eddd 9a32 	vldr	s19, [sp, #200]	@ 0xc8
 8011316:	edcd 3a4e 	vstr	s7, [sp, #312]	@ 0x138
 801131a:	eee3 9ae4 	vfms.f32	s19, s7, s9
 801131e:	eeeb 1a04 	vfma.f32	s3, s22, s8
 8011322:	eddd 4a35 	vldr	s9, [sp, #212]	@ 0xd4
 8011326:	eee5 4a42 	vfms.f32	s9, s10, s4
 801132a:	ee76 1a61 	vsub.f32	s3, s12, s3
 801132e:	ee6a aaaa 	vmul.f32	s21, s21, s21
 8011332:	eee3 4ae1 	vfms.f32	s9, s7, s3
 8011336:	ee7a aaaa 	vadd.f32	s21, s21, s21
 801133a:	edcd 4a9a 	vstr	s9, [sp, #616]	@ 0x268
 801133e:	ee7c 4a22 	vadd.f32	s9, s24, s5
 8011342:	eef0 0a6a 	vmov.f32	s1, s21
 8011346:	eeb0 3a62 	vmov.f32	s6, s5
 801134a:	eee1 4a44 	vfms.f32	s9, s2, s8
 801134e:	eeeb 0a04 	vfma.f32	s1, s22, s8
 8011352:	ee91 3a04 	vfnms.f32	s6, s2, s8
 8011356:	edcd 4a47 	vstr	s9, [sp, #284]	@ 0x11c
 801135a:	ee25 4a03 	vmul.f32	s8, s10, s6
 801135e:	edcd 4a9c 	vstr	s9, [sp, #624]	@ 0x270
 8011362:	ee76 4a60 	vsub.f32	s9, s12, s1
 8011366:	ee3b 6ac6 	vsub.f32	s12, s23, s12
 801136a:	eea3 4aac 	vfma.f32	s8, s7, s25
 801136e:	ee36 6a20 	vadd.f32	s12, s12, s1
 8011372:	eee5 9a64 	vfms.f32	s19, s10, s9
 8011376:	eddd 3a34 	vldr	s7, [sp, #208]	@ 0xd0
 801137a:	ed8d 6a49 	vstr	s12, [sp, #292]	@ 0x124
 801137e:	ed8d 6a9e 	vstr	s12, [sp, #632]	@ 0x278
 8011382:	ed9f 6a3e 	vldr	s12, [pc, #248]	@ 801147c <iNemoEngine_API_Update+0x19dc>
 8011386:	edcd 9a9b 	vstr	s19, [sp, #620]	@ 0x26c
 801138a:	ee3d 2a42 	vsub.f32	s4, s26, s4
 801138e:	ee33 4ac4 	vsub.f32	s8, s7, s8
 8011392:	eef4 7ac6 	vcmpe.f32	s15, s12
 8011396:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801139a:	ed8d 2a48 	vstr	s4, [sp, #288]	@ 0x120
 801139e:	ed8d 2a9d 	vstr	s4, [sp, #628]	@ 0x274
 80113a2:	ed8d 4a99 	vstr	s8, [sp, #612]	@ 0x264
 80113a6:	d541      	bpl.n	801142c <iNemoEngine_API_Update+0x198c>
 80113a8:	ed9f 6a2a 	vldr	s12, [pc, #168]	@ 8011454 <iNemoEngine_API_Update+0x19b4>
 80113ac:	eef4 7ac6 	vcmpe.f32	s15, s12
 80113b0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80113b4:	dd3a      	ble.n	801142c <iNemoEngine_API_Update+0x198c>
 80113b6:	ed9d 6a0a 	vldr	s12, [sp, #40]	@ 0x28
 80113ba:	ee76 7a67 	vsub.f32	s15, s12, s15
 80113be:	ed9d 6a0c 	vldr	s12, [sp, #48]	@ 0x30
 80113c2:	eef0 7ae7 	vabs.f32	s15, s15
 80113c6:	ee77 7a86 	vadd.f32	s15, s15, s12
 80113ca:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80113ce:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80113d2:	dd55      	ble.n	8011480 <iNemoEngine_API_Update+0x19e0>
 80113d4:	eeb7 6a00 	vmov.f32	s12, #112	@ 0x3f800000  1.0
 80113d8:	eef4 7ac6 	vcmpe.f32	s15, s12
 80113dc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80113e0:	f140 8786 	bpl.w	80122f0 <iNemoEngine_API_Update+0x2850>
 80113e4:	ed9f 6a1c 	vldr	s12, [pc, #112]	@ 8011458 <iNemoEngine_API_Update+0x19b8>
 80113e8:	eef4 7ac6 	vcmpe.f32	s15, s12
 80113ec:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80113f0:	f141 8172 	bpl.w	80126d8 <iNemoEngine_API_Update+0x2c38>
 80113f4:	ed9f 6a1b 	vldr	s12, [pc, #108]	@ 8011464 <iNemoEngine_API_Update+0x19c4>
 80113f8:	eef4 7ac6 	vcmpe.f32	s15, s12
 80113fc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011400:	f2c1 8172 	blt.w	80126e8 <iNemoEngine_API_Update+0x2c48>
 8011404:	ed9f 6a15 	vldr	s12, [pc, #84]	@ 801145c <iNemoEngine_API_Update+0x19bc>
 8011408:	eef4 7ac6 	vcmpe.f32	s15, s12
 801140c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011410:	f141 8227 	bpl.w	8012862 <iNemoEngine_API_Update+0x2dc2>
 8011414:	ed9f 5a13 	vldr	s10, [pc, #76]	@ 8011464 <iNemoEngine_API_Update+0x19c4>
 8011418:	eddf 4a11 	vldr	s9, [pc, #68]	@ 8011460 <iNemoEngine_API_Update+0x19c0>
 801141c:	ee37 5ac5 	vsub.f32	s10, s15, s10
 8011420:	eeb7 6a00 	vmov.f32	s12, #112	@ 0x3f800000  1.0
 8011424:	eea5 6a24 	vfma.f32	s12, s10, s9
 8011428:	f001 b968 	b.w	80126fc <iNemoEngine_API_Update+0x2c5c>
 801142c:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 8011430:	e7c1      	b.n	80113b6 <iNemoEngine_API_Update+0x1916>
 8011432:	bf00      	nop
 8011434:	3ecccccc 	.word	0x3ecccccc
 8011438:	3dcccccd 	.word	0x3dcccccd
 801143c:	3f666666 	.word	0x3f666666
 8011440:	3f333333 	.word	0x3f333333
 8011444:	00000000 	.word	0x00000000
 8011448:	bfb33333 	.word	0xbfb33333
 801144c:	3f7ae147 	.word	0x3f7ae147
 8011450:	3fb77778 	.word	0x3fb77778
 8011454:	3f4ccccd 	.word	0x3f4ccccd
 8011458:	3ba3d70a 	.word	0x3ba3d70a
 801145c:	3c75c28f 	.word	0x3c75c28f
 8011460:	42f00001 	.word	0x42f00001
 8011464:	3c23d70a 	.word	0x3c23d70a
 8011468:	3b449ba6 	.word	0x3b449ba6
 801146c:	3fb33333 	.word	0x3fb33333
 8011470:	3f8f5c29 	.word	0x3f8f5c29
 8011474:	3f59999a 	.word	0x3f59999a
 8011478:	3e4ccccd 	.word	0x3e4ccccd
 801147c:	3f99999a 	.word	0x3f99999a
 8011480:	eeb7 5a00 	vmov.f32	s10, #112	@ 0x3f800000  1.0
 8011484:	ed5f 3a09 	vldr	s7, [pc, #-36]	@ 8011464 <iNemoEngine_API_Update+0x19c4>
 8011488:	ed5f 4a09 	vldr	s9, [pc, #-36]	@ 8011468 <iNemoEngine_API_Update+0x19c8>
 801148c:	eeb0 6a45 	vmov.f32	s12, s10
 8011490:	eef0 9a45 	vmov.f32	s19, s10
 8011494:	ed9d 4a04 	vldr	s8, [sp, #16]
 8011498:	edcd 4a6f 	vstr	s9, [sp, #444]	@ 0x1bc
 801149c:	eddd 4a21 	vldr	s9, [sp, #132]	@ 0x84
 80114a0:	eddd 2a8e 	vldr	s5, [sp, #568]	@ 0x238
 80114a4:	ed9d 2a90 	vldr	s4, [sp, #576]	@ 0x240
 80114a8:	7b3b      	ldrb	r3, [r7, #12]
 80114aa:	ed8d aa91 	vstr	s20, [sp, #580]	@ 0x244
 80114ae:	ee24 9a09 	vmul.f32	s18, s8, s18
 80114b2:	ee34 3aa4 	vadd.f32	s6, s9, s9
 80114b6:	eddd 4a2f 	vldr	s9, [sp, #188]	@ 0xbc
 80114ba:	ed8d aa92 	vstr	s20, [sp, #584]	@ 0x248
 80114be:	ee34 4aa4 	vadd.f32	s8, s9, s9
 80114c2:	ee62 2a89 	vmul.f32	s5, s5, s18
 80114c6:	eddd 4a1f 	vldr	s9, [sp, #124]	@ 0x7c
 80114ca:	edcd 2a8e 	vstr	s5, [sp, #568]	@ 0x238
 80114ce:	edcd 4a98 	vstr	s9, [sp, #608]	@ 0x260
 80114d2:	eddd 2a8f 	vldr	s5, [sp, #572]	@ 0x23c
 80114d6:	eddd 4a8d 	vldr	s9, [sp, #564]	@ 0x234
 80114da:	edcd 3a70 	vstr	s7, [sp, #448]	@ 0x1c0
 80114de:	ee23 3a06 	vmul.f32	s6, s6, s12
 80114e2:	ee24 4a06 	vmul.f32	s8, s8, s12
 80114e6:	ee69 4a24 	vmul.f32	s9, s18, s9
 80114ea:	ee62 2a89 	vmul.f32	s5, s5, s18
 80114ee:	ee2e 2a82 	vmul.f32	s4, s29, s4
 80114f2:	ed8d 3a96 	vstr	s6, [sp, #600]	@ 0x258
 80114f6:	ed8d 4a97 	vstr	s8, [sp, #604]	@ 0x25c
 80114fa:	edcd 4a8d 	vstr	s9, [sp, #564]	@ 0x234
 80114fe:	edcd 2a8f 	vstr	s5, [sp, #572]	@ 0x23c
 8011502:	ed8d 2a90 	vstr	s4, [sp, #576]	@ 0x240
 8011506:	2b00      	cmp	r3, #0
 8011508:	f000 85eb 	beq.w	80120e2 <iNemoEngine_API_Update+0x2642>
 801150c:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 801150e:	eddd 2a29 	vldr	s5, [sp, #164]	@ 0xa4
 8011512:	2300      	movs	r3, #0
 8011514:	f362 0307 	bfi	r3, r2, #0, #8
 8011518:	f362 230f 	bfi	r3, r2, #8, #8
 801151c:	f362 4317 	bfi	r3, r2, #16, #8
 8011520:	7bba      	ldrb	r2, [r7, #14]
 8011522:	f362 631f 	bfi	r3, r2, #24, #8
 8011526:	ee65 2a22 	vmul.f32	s5, s10, s5
 801152a:	ee26 aa0a 	vmul.f32	s20, s12, s20
 801152e:	ee63 3a85 	vmul.f32	s7, s7, s10
 8011532:	9344      	str	r3, [sp, #272]	@ 0x110
 8011534:	ee26 5a02 	vmul.f32	s10, s12, s4
 8011538:	2300      	movs	r3, #0
 801153a:	ee36 6a06 	vadd.f32	s12, s12, s12
 801153e:	4619      	mov	r1, r3
 8011540:	ee24 4a06 	vmul.f32	s8, s8, s12
 8011544:	f362 0107 	bfi	r1, r2, #0, #8
 8011548:	f362 210f 	bfi	r1, r2, #8, #8
 801154c:	edcd 3a70 	vstr	s7, [sp, #448]	@ 0x1c0
 8011550:	ed8d 5a90 	vstr	s10, [sp, #576]	@ 0x240
 8011554:	edcd 2a69 	vstr	s5, [sp, #420]	@ 0x1a4
 8011558:	ed8d aa91 	vstr	s20, [sp, #580]	@ 0x244
 801155c:	ed8d aa92 	vstr	s20, [sp, #584]	@ 0x248
 8011560:	edcd 2a6a 	vstr	s5, [sp, #424]	@ 0x1a8
 8011564:	edcd 2a6b 	vstr	s5, [sp, #428]	@ 0x1ac
 8011568:	ed8d 4a97 	vstr	s8, [sp, #604]	@ 0x25c
 801156c:	f8ad 1114 	strh.w	r1, [sp, #276]	@ 0x114
 8011570:	2a00      	cmp	r2, #0
 8011572:	f040 86b0 	bne.w	80122d6 <iNemoEngine_API_Update+0x2836>
 8011576:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 801157a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801157e:	f340 8482 	ble.w	8011e86 <iNemoEngine_API_Update+0x23e6>
 8011582:	edd7 7a64 	vldr	s15, [r7, #400]	@ 0x190
 8011586:	eef4 7ac8 	vcmpe.f32	s15, s16
 801158a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801158e:	f2c0 847a 	blt.w	8011e86 <iNemoEngine_API_Update+0x23e6>
 8011592:	2e00      	cmp	r6, #0
 8011594:	f040 8477 	bne.w	8011e86 <iNemoEngine_API_Update+0x23e6>
 8011598:	ed5f 7a4c 	vldr	s15, [pc, #-304]	@ 801146c <iNemoEngine_API_Update+0x19cc>
 801159c:	f8ad 6110 	strh.w	r6, [sp, #272]	@ 0x110
 80115a0:	eeb4 eae7 	vcmpe.f32	s28, s15
 80115a4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80115a8:	f88d 6112 	strb.w	r6, [sp, #274]	@ 0x112
 80115ac:	f88d 6119 	strb.w	r6, [sp, #281]	@ 0x119
 80115b0:	f88d 611b 	strb.w	r6, [sp, #283]	@ 0x11b
 80115b4:	f342 8146 	ble.w	8013844 <iNemoEngine_API_Update+0x3da4>
 80115b8:	2300      	movs	r3, #0
 80115ba:	f8ad 3110 	strh.w	r3, [sp, #272]	@ 0x110
 80115be:	f88d 3112 	strb.w	r3, [sp, #274]	@ 0x112
 80115c2:	f88d 3119 	strb.w	r3, [sp, #281]	@ 0x119
 80115c6:	f88d 311b 	strb.w	r3, [sp, #283]	@ 0x11b
 80115ca:	ed5f 7a57 	vldr	s15, [pc, #-348]	@ 8011470 <iNemoEngine_API_Update+0x19d0>
 80115ce:	ed9d 6a0a 	vldr	s12, [sp, #40]	@ 0x28
 80115d2:	eeb4 6ae7 	vcmpe.f32	s12, s15
 80115d6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80115da:	dc07      	bgt.n	80115ec <iNemoEngine_API_Update+0x1b4c>
 80115dc:	ed5f 7a5b 	vldr	s15, [pc, #-364]	@ 8011474 <iNemoEngine_API_Update+0x19d4>
 80115e0:	eeb4 6ae7 	vcmpe.f32	s12, s15
 80115e4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80115e8:	f140 863f 	bpl.w	801226a <iNemoEngine_API_Update+0x27ca>
 80115ec:	2300      	movs	r3, #0
 80115ee:	f8ad 3113 	strh.w	r3, [sp, #275]	@ 0x113
 80115f2:	f88d 3115 	strb.w	r3, [sp, #277]	@ 0x115
 80115f6:	f8ad 3119 	strh.w	r3, [sp, #281]	@ 0x119
 80115fa:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 80115fe:	eef4 5ae7 	vcmpe.f32	s11, s15
 8011602:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011606:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8011608:	f340 855b 	ble.w	80120c2 <iNemoEngine_API_Update+0x2622>
 801160c:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 8011610:	ee75 7aa7 	vadd.f32	s15, s11, s15
 8011614:	ed9d 6a1f 	vldr	s12, [sp, #124]	@ 0x7c
 8011618:	ee77 7aa7 	vadd.f32	s15, s15, s15
 801161c:	2200      	movs	r2, #0
 801161e:	ee23 3a27 	vmul.f32	s6, s6, s15
 8011622:	ee66 7a27 	vmul.f32	s15, s12, s15
 8011626:	ed8d 3a96 	vstr	s6, [sp, #600]	@ 0x258
 801162a:	edcd 7a98 	vstr	s15, [sp, #608]	@ 0x260
 801162e:	eef0 7a08 	vmov.f32	s15, #8	@ 0x40400000  3.0
 8011632:	eef4 5ae7 	vcmpe.f32	s11, s15
 8011636:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801163a:	bfc4      	itt	gt
 801163c:	f88d 2119 	strbgt.w	r2, [sp, #281]	@ 0x119
 8011640:	f88d 211b 	strbgt.w	r2, [sp, #283]	@ 0x11b
 8011644:	2b0e      	cmp	r3, #14
 8011646:	f8ad 2110 	strh.w	r2, [sp, #272]	@ 0x110
 801164a:	f88d 2112 	strb.w	r2, [sp, #274]	@ 0x112
 801164e:	f340 8608 	ble.w	8012262 <iNemoEngine_API_Update+0x27c2>
 8011652:	eddd 7a11 	vldr	s15, [sp, #68]	@ 0x44
 8011656:	ed9d 6a14 	vldr	s12, [sp, #80]	@ 0x50
 801165a:	eef4 7ac6 	vcmpe.f32	s15, s12
 801165e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011662:	f340 8440 	ble.w	8011ee6 <iNemoEngine_API_Update+0x2446>
 8011666:	eddd 7a12 	vldr	s15, [sp, #72]	@ 0x48
 801166a:	ed9d 6a0c 	vldr	s12, [sp, #48]	@ 0x30
 801166e:	eef4 7ac6 	vcmpe.f32	s15, s12
 8011672:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011676:	f340 8436 	ble.w	8011ee6 <iNemoEngine_API_Update+0x2446>
 801167a:	eddd 7a13 	vldr	s15, [sp, #76]	@ 0x4c
 801167e:	ed9d 6a16 	vldr	s12, [sp, #88]	@ 0x58
 8011682:	eef4 7ac6 	vcmpe.f32	s15, s12
 8011686:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801168a:	f340 842c 	ble.w	8011ee6 <iNemoEngine_API_Update+0x2446>
 801168e:	ed5f 7a86 	vldr	s15, [pc, #-536]	@ 8011478 <iNemoEngine_API_Update+0x19d8>
 8011692:	eeb0 6aef 	vabs.f32	s12, s31
 8011696:	eeb4 6ae7 	vcmpe.f32	s12, s15
 801169a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801169e:	f140 8422 	bpl.w	8011ee6 <iNemoEngine_API_Update+0x2446>
 80116a2:	eeb0 6acf 	vabs.f32	s12, s30
 80116a6:	eeb4 6ae7 	vcmpe.f32	s12, s15
 80116aa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80116ae:	f140 841a 	bpl.w	8011ee6 <iNemoEngine_API_Update+0x2446>
 80116b2:	ed9d 6a10 	vldr	s12, [sp, #64]	@ 0x40
 80116b6:	eeb0 6ac6 	vabs.f32	s12, s12
 80116ba:	eeb4 6ae7 	vcmpe.f32	s12, s15
 80116be:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80116c2:	f140 8410 	bpl.w	8011ee6 <iNemoEngine_API_Update+0x2446>
 80116c6:	ed5f 7a93 	vldr	s15, [pc, #-588]	@ 801147c <iNemoEngine_API_Update+0x19dc>
 80116ca:	eeb0 cacc 	vabs.f32	s24, s24
 80116ce:	eeb4 cae7 	vcmpe.f32	s24, s15
 80116d2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80116d6:	f140 8406 	bpl.w	8011ee6 <iNemoEngine_API_Update+0x2446>
 80116da:	eeb0 dacd 	vabs.f32	s26, s26
 80116de:	eeb4 dae7 	vcmpe.f32	s26, s15
 80116e2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80116e6:	f140 83fe 	bpl.w	8011ee6 <iNemoEngine_API_Update+0x2446>
 80116ea:	eef0 baeb 	vabs.f32	s23, s23
 80116ee:	eef4 bae7 	vcmpe.f32	s23, s15
 80116f2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80116f6:	f140 83f6 	bpl.w	8011ee6 <iNemoEngine_API_Update+0x2446>
 80116fa:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80116fc:	edd3 7a00 	vldr	s15, [r3]
 8011700:	f207 73a4 	addw	r3, r7, #1956	@ 0x7a4
 8011704:	edd3 3a00 	vldr	s7, [r3]
 8011708:	f897 31a0 	ldrb.w	r3, [r7, #416]	@ 0x1a0
 801170c:	f507 62f6 	add.w	r2, r7, #1968	@ 0x7b0
 8011710:	eef4 7ae3 	vcmpe.f32	s15, s7
 8011714:	2b09      	cmp	r3, #9
 8011716:	ed92 4a00 	vldr	s8, [r2]
 801171a:	bf8c      	ite	hi
 801171c:	220a      	movhi	r2, #10
 801171e:	2205      	movls	r2, #5
 8011720:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011724:	bfb4      	ite	lt
 8011726:	eeb0 6a63 	vmovlt.f32	s12, s7
 801172a:	eeb0 6a67 	vmovge.f32	s12, s15
 801172e:	eeb4 6ac4 	vcmpe.f32	s12, s8
 8011732:	f207 71bc 	addw	r1, r7, #1980	@ 0x7bc
 8011736:	edd1 4a00 	vldr	s9, [r1]
 801173a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801173e:	bfb8      	it	lt
 8011740:	eeb0 6a44 	vmovlt.f32	s12, s8
 8011744:	eeb4 6ae4 	vcmpe.f32	s12, s9
 8011748:	f507 61f9 	add.w	r1, r7, #1992	@ 0x7c8
 801174c:	ed91 5a00 	vldr	s10, [r1]
 8011750:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011754:	bfb8      	it	lt
 8011756:	eeb0 6a64 	vmovlt.f32	s12, s9
 801175a:	eeb4 6ac5 	vcmpe.f32	s12, s10
 801175e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011762:	eef4 7ae3 	vcmpe.f32	s15, s7
 8011766:	bfb4      	ite	lt
 8011768:	eef0 5a45 	vmovlt.f32	s11, s10
 801176c:	eef0 5a46 	vmovge.f32	s11, s12
 8011770:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011774:	bf8c      	ite	hi
 8011776:	eeb0 6a63 	vmovhi.f32	s12, s7
 801177a:	eeb0 6a67 	vmovls.f32	s12, s15
 801177e:	eeb4 6ac4 	vcmpe.f32	s12, s8
 8011782:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011786:	bf88      	it	hi
 8011788:	eeb0 6a44 	vmovhi.f32	s12, s8
 801178c:	eeb4 6ae4 	vcmpe.f32	s12, s9
 8011790:	ee77 7aa3 	vadd.f32	s15, s15, s7
 8011794:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011798:	bf88      	it	hi
 801179a:	eeb0 6a64 	vmovhi.f32	s12, s9
 801179e:	ee77 7a84 	vadd.f32	s15, s15, s8
 80117a2:	eeb4 6ac5 	vcmpe.f32	s12, s10
 80117a6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80117aa:	ee77 7aa4 	vadd.f32	s15, s15, s9
 80117ae:	bf88      	it	hi
 80117b0:	eeb0 6a45 	vmovhi.f32	s12, s10
 80117b4:	2a05      	cmp	r2, #5
 80117b6:	ee77 7a85 	vadd.f32	s15, s15, s10
 80117ba:	d063      	beq.n	8011884 <iNemoEngine_API_Update+0x1de4>
 80117bc:	f207 71d4 	addw	r1, r7, #2004	@ 0x7d4
 80117c0:	ed91 3a00 	vldr	s6, [r1]
 80117c4:	f507 61fc 	add.w	r1, r7, #2016	@ 0x7e0
 80117c8:	eef4 5ac3 	vcmpe.f32	s11, s6
 80117cc:	edd1 3a00 	vldr	s7, [r1]
 80117d0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80117d4:	bfb8      	it	lt
 80117d6:	eef0 5a43 	vmovlt.f32	s11, s6
 80117da:	eef4 5ae3 	vcmpe.f32	s11, s7
 80117de:	f207 71ec 	addw	r1, r7, #2028	@ 0x7ec
 80117e2:	ed91 4a00 	vldr	s8, [r1]
 80117e6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80117ea:	bfb8      	it	lt
 80117ec:	eef0 5a63 	vmovlt.f32	s11, s7
 80117f0:	eef4 5ac4 	vcmpe.f32	s11, s8
 80117f4:	f507 61ff 	add.w	r1, r7, #2040	@ 0x7f8
 80117f8:	edd1 4a00 	vldr	s9, [r1]
 80117fc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011800:	bfb8      	it	lt
 8011802:	eef0 5a44 	vmovlt.f32	s11, s8
 8011806:	eef4 5ae4 	vcmpe.f32	s11, s9
 801180a:	f607 0104 	addw	r1, r7, #2052	@ 0x804
 801180e:	ed91 5a00 	vldr	s10, [r1]
 8011812:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011816:	bfb8      	it	lt
 8011818:	eef0 5a64 	vmovlt.f32	s11, s9
 801181c:	eef4 5ac5 	vcmpe.f32	s11, s10
 8011820:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011824:	eeb4 6ac3 	vcmpe.f32	s12, s6
 8011828:	bfb8      	it	lt
 801182a:	eef0 5a45 	vmovlt.f32	s11, s10
 801182e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011832:	bf88      	it	hi
 8011834:	eeb0 6a43 	vmovhi.f32	s12, s6
 8011838:	eeb4 6ae3 	vcmpe.f32	s12, s7
 801183c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011840:	bf88      	it	hi
 8011842:	eeb0 6a63 	vmovhi.f32	s12, s7
 8011846:	ee77 7a83 	vadd.f32	s15, s15, s6
 801184a:	eeb4 6ac4 	vcmpe.f32	s12, s8
 801184e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011852:	ee77 7aa3 	vadd.f32	s15, s15, s7
 8011856:	bf88      	it	hi
 8011858:	eeb0 6a44 	vmovhi.f32	s12, s8
 801185c:	eeb4 6ae4 	vcmpe.f32	s12, s9
 8011860:	ee77 7a84 	vadd.f32	s15, s15, s8
 8011864:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011868:	bf88      	it	hi
 801186a:	eeb0 6a64 	vmovhi.f32	s12, s9
 801186e:	ee77 7aa4 	vadd.f32	s15, s15, s9
 8011872:	eeb4 6ac5 	vcmpe.f32	s12, s10
 8011876:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801187a:	ee77 7a85 	vadd.f32	s15, s15, s10
 801187e:	bf88      	it	hi
 8011880:	eeb0 6a45 	vmovhi.f32	s12, s10
 8011884:	ee35 6ac6 	vsub.f32	s12, s11, s12
 8011888:	eddf 5af3 	vldr	s11, [pc, #972]	@ 8011c58 <iNemoEngine_API_Update+0x21b8>
 801188c:	ee26 6a2d 	vmul.f32	s12, s12, s27
 8011890:	ee67 7aa5 	vmul.f32	s15, s15, s11
 8011894:	eddf 5af1 	vldr	s11, [pc, #964]	@ 8011c5c <iNemoEngine_API_Update+0x21bc>
 8011898:	eeb4 6ae5 	vcmpe.f32	s12, s11
 801189c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80118a0:	f300 8321 	bgt.w	8011ee6 <iNemoEngine_API_Update+0x2446>
 80118a4:	eef0 7ae7 	vabs.f32	s15, s15
 80118a8:	ee67 7aad 	vmul.f32	s15, s15, s27
 80118ac:	ed9f 6aec 	vldr	s12, [pc, #944]	@ 8011c60 <iNemoEngine_API_Update+0x21c0>
 80118b0:	eef4 7ac6 	vcmpe.f32	s15, s12
 80118b4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80118b8:	f300 8315 	bgt.w	8011ee6 <iNemoEngine_API_Update+0x2446>
 80118bc:	9936      	ldr	r1, [sp, #216]	@ 0xd8
 80118be:	edd1 7a00 	vldr	s15, [r1]
 80118c2:	f507 61f5 	add.w	r1, r7, #1960	@ 0x7a8
 80118c6:	edd1 3a00 	vldr	s7, [r1]
 80118ca:	f207 71b4 	addw	r1, r7, #1972	@ 0x7b4
 80118ce:	eef4 7ae3 	vcmpe.f32	s15, s7
 80118d2:	ed91 4a00 	vldr	s8, [r1]
 80118d6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80118da:	bfb4      	ite	lt
 80118dc:	eeb0 6a63 	vmovlt.f32	s12, s7
 80118e0:	eeb0 6a67 	vmovge.f32	s12, s15
 80118e4:	eeb4 6ac4 	vcmpe.f32	s12, s8
 80118e8:	f507 61f8 	add.w	r1, r7, #1984	@ 0x7c0
 80118ec:	edd1 4a00 	vldr	s9, [r1]
 80118f0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80118f4:	bfb8      	it	lt
 80118f6:	eeb0 6a44 	vmovlt.f32	s12, s8
 80118fa:	eeb4 6ae4 	vcmpe.f32	s12, s9
 80118fe:	f207 71cc 	addw	r1, r7, #1996	@ 0x7cc
 8011902:	ed91 5a00 	vldr	s10, [r1]
 8011906:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801190a:	bfb8      	it	lt
 801190c:	eeb0 6a64 	vmovlt.f32	s12, s9
 8011910:	eeb4 6ac5 	vcmpe.f32	s12, s10
 8011914:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011918:	eef4 7ae3 	vcmpe.f32	s15, s7
 801191c:	bfb4      	ite	lt
 801191e:	eef0 5a45 	vmovlt.f32	s11, s10
 8011922:	eef0 5a46 	vmovge.f32	s11, s12
 8011926:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801192a:	bf8c      	ite	hi
 801192c:	eeb0 6a63 	vmovhi.f32	s12, s7
 8011930:	eeb0 6a67 	vmovls.f32	s12, s15
 8011934:	eeb4 6ac4 	vcmpe.f32	s12, s8
 8011938:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801193c:	bf88      	it	hi
 801193e:	eeb0 6a44 	vmovhi.f32	s12, s8
 8011942:	eeb4 6ae4 	vcmpe.f32	s12, s9
 8011946:	ee77 7aa3 	vadd.f32	s15, s15, s7
 801194a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801194e:	bf88      	it	hi
 8011950:	eeb0 6a64 	vmovhi.f32	s12, s9
 8011954:	ee77 7a84 	vadd.f32	s15, s15, s8
 8011958:	eeb4 6ac5 	vcmpe.f32	s12, s10
 801195c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011960:	ee77 7aa4 	vadd.f32	s15, s15, s9
 8011964:	bf88      	it	hi
 8011966:	eeb0 6a45 	vmovhi.f32	s12, s10
 801196a:	2a05      	cmp	r2, #5
 801196c:	ee77 7a85 	vadd.f32	s15, s15, s10
 8011970:	d063      	beq.n	8011a3a <iNemoEngine_API_Update+0x1f9a>
 8011972:	f507 61fb 	add.w	r1, r7, #2008	@ 0x7d8
 8011976:	ed91 3a00 	vldr	s6, [r1]
 801197a:	f207 71e4 	addw	r1, r7, #2020	@ 0x7e4
 801197e:	eef4 5ac3 	vcmpe.f32	s11, s6
 8011982:	edd1 3a00 	vldr	s7, [r1]
 8011986:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801198a:	bfb8      	it	lt
 801198c:	eef0 5a43 	vmovlt.f32	s11, s6
 8011990:	eef4 5ae3 	vcmpe.f32	s11, s7
 8011994:	f507 61fe 	add.w	r1, r7, #2032	@ 0x7f0
 8011998:	ed91 4a00 	vldr	s8, [r1]
 801199c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80119a0:	bfb8      	it	lt
 80119a2:	eef0 5a63 	vmovlt.f32	s11, s7
 80119a6:	eef4 5ac4 	vcmpe.f32	s11, s8
 80119aa:	f207 71fc 	addw	r1, r7, #2044	@ 0x7fc
 80119ae:	edd1 4a00 	vldr	s9, [r1]
 80119b2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80119b6:	bfb8      	it	lt
 80119b8:	eef0 5a44 	vmovlt.f32	s11, s8
 80119bc:	eef4 5ae4 	vcmpe.f32	s11, s9
 80119c0:	f607 0108 	addw	r1, r7, #2056	@ 0x808
 80119c4:	ed91 5a00 	vldr	s10, [r1]
 80119c8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80119cc:	bfb8      	it	lt
 80119ce:	eef0 5a64 	vmovlt.f32	s11, s9
 80119d2:	eef4 5ac5 	vcmpe.f32	s11, s10
 80119d6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80119da:	eeb4 6ac3 	vcmpe.f32	s12, s6
 80119de:	bfb8      	it	lt
 80119e0:	eef0 5a45 	vmovlt.f32	s11, s10
 80119e4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80119e8:	bf88      	it	hi
 80119ea:	eeb0 6a43 	vmovhi.f32	s12, s6
 80119ee:	eeb4 6ae3 	vcmpe.f32	s12, s7
 80119f2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80119f6:	bf88      	it	hi
 80119f8:	eeb0 6a63 	vmovhi.f32	s12, s7
 80119fc:	ee77 7a83 	vadd.f32	s15, s15, s6
 8011a00:	eeb4 6ac4 	vcmpe.f32	s12, s8
 8011a04:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011a08:	ee77 7aa3 	vadd.f32	s15, s15, s7
 8011a0c:	bf88      	it	hi
 8011a0e:	eeb0 6a44 	vmovhi.f32	s12, s8
 8011a12:	eeb4 6ae4 	vcmpe.f32	s12, s9
 8011a16:	ee77 7a84 	vadd.f32	s15, s15, s8
 8011a1a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011a1e:	bf88      	it	hi
 8011a20:	eeb0 6a64 	vmovhi.f32	s12, s9
 8011a24:	ee77 7aa4 	vadd.f32	s15, s15, s9
 8011a28:	eeb4 6ac5 	vcmpe.f32	s12, s10
 8011a2c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011a30:	ee77 7a85 	vadd.f32	s15, s15, s10
 8011a34:	bf88      	it	hi
 8011a36:	eeb0 6a45 	vmovhi.f32	s12, s10
 8011a3a:	ee35 6ac6 	vsub.f32	s12, s11, s12
 8011a3e:	eddf 5a86 	vldr	s11, [pc, #536]	@ 8011c58 <iNemoEngine_API_Update+0x21b8>
 8011a42:	ee26 6a2d 	vmul.f32	s12, s12, s27
 8011a46:	ee67 7aa5 	vmul.f32	s15, s15, s11
 8011a4a:	eddf 5a84 	vldr	s11, [pc, #528]	@ 8011c5c <iNemoEngine_API_Update+0x21bc>
 8011a4e:	eeb4 6ae5 	vcmpe.f32	s12, s11
 8011a52:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011a56:	f300 8246 	bgt.w	8011ee6 <iNemoEngine_API_Update+0x2446>
 8011a5a:	eef0 7ae7 	vabs.f32	s15, s15
 8011a5e:	ee67 7aad 	vmul.f32	s15, s15, s27
 8011a62:	ed9f 6a7f 	vldr	s12, [pc, #508]	@ 8011c60 <iNemoEngine_API_Update+0x21c0>
 8011a66:	eef4 7ac6 	vcmpe.f32	s15, s12
 8011a6a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011a6e:	f300 823a 	bgt.w	8011ee6 <iNemoEngine_API_Update+0x2446>
 8011a72:	9937      	ldr	r1, [sp, #220]	@ 0xdc
 8011a74:	edd1 3a00 	vldr	s7, [r1]
 8011a78:	f207 71ac 	addw	r1, r7, #1964	@ 0x7ac
 8011a7c:	edd1 4a00 	vldr	s9, [r1]
 8011a80:	f507 61f7 	add.w	r1, r7, #1976	@ 0x7b8
 8011a84:	eef4 4ae3 	vcmpe.f32	s9, s7
 8011a88:	edd1 5a00 	vldr	s11, [r1]
 8011a8c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011a90:	bfb4      	ite	lt
 8011a92:	eef0 7a63 	vmovlt.f32	s15, s7
 8011a96:	eef0 7a64 	vmovge.f32	s15, s9
 8011a9a:	eef4 7ae5 	vcmpe.f32	s15, s11
 8011a9e:	f207 71c4 	addw	r1, r7, #1988	@ 0x7c4
 8011aa2:	ed91 6a00 	vldr	s12, [r1]
 8011aa6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011aaa:	bfb8      	it	lt
 8011aac:	eef0 7a65 	vmovlt.f32	s15, s11
 8011ab0:	eef4 7ac6 	vcmpe.f32	s15, s12
 8011ab4:	f507 61fa 	add.w	r1, r7, #2000	@ 0x7d0
 8011ab8:	ed91 4a00 	vldr	s8, [r1]
 8011abc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011ac0:	bfb8      	it	lt
 8011ac2:	eef0 7a46 	vmovlt.f32	s15, s12
 8011ac6:	eef4 7ac4 	vcmpe.f32	s15, s8
 8011aca:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011ace:	eef4 4ae3 	vcmpe.f32	s9, s7
 8011ad2:	bfb8      	it	lt
 8011ad4:	eef0 7a44 	vmovlt.f32	s15, s8
 8011ad8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011adc:	bf8c      	ite	hi
 8011ade:	eeb0 5a63 	vmovhi.f32	s10, s7
 8011ae2:	eeb0 5a64 	vmovls.f32	s10, s9
 8011ae6:	eeb4 5ae5 	vcmpe.f32	s10, s11
 8011aea:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011aee:	bf88      	it	hi
 8011af0:	eeb0 5a65 	vmovhi.f32	s10, s11
 8011af4:	eeb4 5ac6 	vcmpe.f32	s10, s12
 8011af8:	ee74 4aa3 	vadd.f32	s9, s9, s7
 8011afc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011b00:	bf88      	it	hi
 8011b02:	eeb0 5a46 	vmovhi.f32	s10, s12
 8011b06:	ee75 5aa4 	vadd.f32	s11, s11, s9
 8011b0a:	eeb4 5ac4 	vcmpe.f32	s10, s8
 8011b0e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011b12:	ee36 6a25 	vadd.f32	s12, s12, s11
 8011b16:	bf88      	it	hi
 8011b18:	eeb0 5a44 	vmovhi.f32	s10, s8
 8011b1c:	2a05      	cmp	r2, #5
 8011b1e:	ee34 6a06 	vadd.f32	s12, s8, s12
 8011b22:	d065      	beq.n	8011bf0 <iNemoEngine_API_Update+0x2150>
 8011b24:	f207 72dc 	addw	r2, r7, #2012	@ 0x7dc
 8011b28:	edd2 5a00 	vldr	s11, [r2]
 8011b2c:	f507 62fd 	add.w	r2, r7, #2024	@ 0x7e8
 8011b30:	eef4 5ae7 	vcmpe.f32	s11, s15
 8011b34:	ed92 3a00 	vldr	s6, [r2]
 8011b38:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011b3c:	bfa8      	it	ge
 8011b3e:	eef0 7a65 	vmovge.f32	s15, s11
 8011b42:	eef4 7ac3 	vcmpe.f32	s15, s6
 8011b46:	f207 72f4 	addw	r2, r7, #2036	@ 0x7f4
 8011b4a:	edd2 3a00 	vldr	s7, [r2]
 8011b4e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011b52:	bfb8      	it	lt
 8011b54:	eef0 7a43 	vmovlt.f32	s15, s6
 8011b58:	eef4 7ae3 	vcmpe.f32	s15, s7
 8011b5c:	f507 6200 	add.w	r2, r7, #2048	@ 0x800
 8011b60:	ed92 4a00 	vldr	s8, [r2]
 8011b64:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011b68:	bfb8      	it	lt
 8011b6a:	eef0 7a63 	vmovlt.f32	s15, s7
 8011b6e:	eef4 7ac4 	vcmpe.f32	s15, s8
 8011b72:	f607 020c 	addw	r2, r7, #2060	@ 0x80c
 8011b76:	edd2 4a00 	vldr	s9, [r2]
 8011b7a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011b7e:	bfb8      	it	lt
 8011b80:	eef0 7a44 	vmovlt.f32	s15, s8
 8011b84:	eef4 7ae4 	vcmpe.f32	s15, s9
 8011b88:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011b8c:	eef4 5ac5 	vcmpe.f32	s11, s10
 8011b90:	bfb8      	it	lt
 8011b92:	eef0 7a64 	vmovlt.f32	s15, s9
 8011b96:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011b9a:	ee35 6a86 	vadd.f32	s12, s11, s12
 8011b9e:	bf88      	it	hi
 8011ba0:	eef0 5a45 	vmovhi.f32	s11, s10
 8011ba4:	eef4 5ac3 	vcmpe.f32	s11, s6
 8011ba8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011bac:	bf88      	it	hi
 8011bae:	eef0 5a43 	vmovhi.f32	s11, s6
 8011bb2:	eef4 5ae3 	vcmpe.f32	s11, s7
 8011bb6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011bba:	ee33 6a06 	vadd.f32	s12, s6, s12
 8011bbe:	bf88      	it	hi
 8011bc0:	eef0 5a63 	vmovhi.f32	s11, s7
 8011bc4:	eef4 5ac4 	vcmpe.f32	s11, s8
 8011bc8:	ee33 6a86 	vadd.f32	s12, s7, s12
 8011bcc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011bd0:	bf88      	it	hi
 8011bd2:	eef0 5a44 	vmovhi.f32	s11, s8
 8011bd6:	ee34 6a06 	vadd.f32	s12, s8, s12
 8011bda:	eef4 5ae4 	vcmpe.f32	s11, s9
 8011bde:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011be2:	ee34 6a86 	vadd.f32	s12, s9, s12
 8011be6:	bf8c      	ite	hi
 8011be8:	eeb0 5a64 	vmovhi.f32	s10, s9
 8011bec:	eeb0 5a65 	vmovls.f32	s10, s11
 8011bf0:	ee77 7ac5 	vsub.f32	s15, s15, s10
 8011bf4:	ee67 5aad 	vmul.f32	s11, s15, s27
 8011bf8:	eddf 7a17 	vldr	s15, [pc, #92]	@ 8011c58 <iNemoEngine_API_Update+0x21b8>
 8011bfc:	ee66 7a27 	vmul.f32	s15, s12, s15
 8011c00:	ed9f 6a16 	vldr	s12, [pc, #88]	@ 8011c5c <iNemoEngine_API_Update+0x21bc>
 8011c04:	eef4 5ac6 	vcmpe.f32	s11, s12
 8011c08:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011c0c:	f300 816b 	bgt.w	8011ee6 <iNemoEngine_API_Update+0x2446>
 8011c10:	eef0 7ae7 	vabs.f32	s15, s15
 8011c14:	ee67 7aad 	vmul.f32	s15, s15, s27
 8011c18:	ed9f 6a11 	vldr	s12, [pc, #68]	@ 8011c60 <iNemoEngine_API_Update+0x21c0>
 8011c1c:	eef4 7ac6 	vcmpe.f32	s15, s12
 8011c20:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011c24:	f300 815f 	bgt.w	8011ee6 <iNemoEngine_API_Update+0x2446>
 8011c28:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8011c2a:	2a00      	cmp	r2, #0
 8011c2c:	f042 8117 	bne.w	8013e5e <iNemoEngine_API_Update+0x43be>
 8011c30:	2301      	movs	r3, #1
 8011c32:	9309      	str	r3, [sp, #36]	@ 0x24
 8011c34:	f8d7 31bc 	ldr.w	r3, [r7, #444]	@ 0x1bc
 8011c38:	939f      	str	r3, [sp, #636]	@ 0x27c
 8011c3a:	f8d7 31c0 	ldr.w	r3, [r7, #448]	@ 0x1c0
 8011c3e:	93a0      	str	r3, [sp, #640]	@ 0x280
 8011c40:	f8d7 31c4 	ldr.w	r3, [r7, #452]	@ 0x1c4
 8011c44:	93a1      	str	r3, [sp, #644]	@ 0x284
 8011c46:	2300      	movs	r3, #0
 8011c48:	f8ad 3116 	strh.w	r3, [sp, #278]	@ 0x116
 8011c4c:	f88d 3118 	strb.w	r3, [sp, #280]	@ 0x118
 8011c50:	f887 31a3 	strb.w	r3, [r7, #419]	@ 0x1a3
 8011c54:	707b      	strb	r3, [r7, #1]
 8011c56:	e00d      	b.n	8011c74 <iNemoEngine_API_Update+0x21d4>
 8011c58:	3dcccccd 	.word	0x3dcccccd
 8011c5c:	3be56041 	.word	0x3be56041
 8011c60:	3e333333 	.word	0x3e333333
 8011c64:	42480000 	.word	0x42480000
 8011c68:	00000000 	.word	0x00000000
 8011c6c:	3fb33333 	.word	0x3fb33333
 8011c70:	3ecccccd 	.word	0x3ecccccd
 8011c74:	ed5f 7a05 	vldr	s15, [pc, #-20]	@ 8011c64 <iNemoEngine_API_Update+0x21c4>
 8011c78:	eef4 9ae7 	vcmpe.f32	s19, s15
 8011c7c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011c80:	f2c0 823f 	blt.w	8012102 <iNemoEngine_API_Update+0x2662>
 8011c84:	2300      	movs	r3, #0
 8011c86:	f8ad 3116 	strh.w	r3, [sp, #278]	@ 0x116
 8011c8a:	f88d 3118 	strb.w	r3, [sp, #280]	@ 0x118
 8011c8e:	f887 31a2 	strb.w	r3, [r7, #418]	@ 0x1a2
 8011c92:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8011c94:	2b01      	cmp	r3, #1
 8011c96:	f000 8245 	beq.w	8012124 <iNemoEngine_API_Update+0x2684>
 8011c9a:	edd7 3a75 	vldr	s7, [r7, #468]	@ 0x1d4
 8011c9e:	ed97 4a7f 	vldr	s8, [r7, #508]	@ 0x1fc
 8011ca2:	eddd 2a69 	vldr	s5, [sp, #420]	@ 0x1a4
 8011ca6:	ed9d 3a6a 	vldr	s6, [sp, #424]	@ 0x1a8
 8011caa:	edd7 4a89 	vldr	s9, [r7, #548]	@ 0x224
 8011cae:	ed97 5a93 	vldr	s10, [r7, #588]	@ 0x24c
 8011cb2:	edd7 5a9d 	vldr	s11, [r7, #628]	@ 0x274
 8011cb6:	ed97 6aa7 	vldr	s12, [r7, #668]	@ 0x29c
 8011cba:	edd7 6ab1 	vldr	s13, [r7, #708]	@ 0x2c4
 8011cbe:	ed97 7abb 	vldr	s14, [r7, #748]	@ 0x2ec
 8011cc2:	edd7 7ac5 	vldr	s15, [r7, #788]	@ 0x314
 8011cc6:	ed9d 2a6e 	vldr	s4, [sp, #440]	@ 0x1b8
 8011cca:	eddd 0a6b 	vldr	s1, [sp, #428]	@ 0x1ac
 8011cce:	ed9d 1a6c 	vldr	s2, [sp, #432]	@ 0x1b0
 8011cd2:	eddd 1a6d 	vldr	s3, [sp, #436]	@ 0x1b4
 8011cd6:	ed9d 0a71 	vldr	s0, [sp, #452]	@ 0x1c4
 8011cda:	edcd 8a93 	vstr	s17, [sp, #588]	@ 0x24c
 8011cde:	eee2 3aa2 	vfma.f32	s7, s5, s5
 8011ce2:	ab8d      	add	r3, sp, #564	@ 0x234
 8011ce4:	aa99      	add	r2, sp, #612	@ 0x264
 8011ce6:	eea3 4a03 	vfma.f32	s8, s6, s6
 8011cea:	a944      	add	r1, sp, #272	@ 0x110
 8011cec:	f507 70d6 	add.w	r0, r7, #428	@ 0x1ac
 8011cf0:	eddd 2a6f 	vldr	s5, [sp, #444]	@ 0x1bc
 8011cf4:	ed9d 3a70 	vldr	s6, [sp, #448]	@ 0x1c0
 8011cf8:	edc7 3a75 	vstr	s7, [r7, #468]	@ 0x1d4
 8011cfc:	eea1 5a01 	vfma.f32	s10, s2, s2
 8011d00:	ad7a      	add	r5, sp, #488	@ 0x1e8
 8011d02:	eea2 6a02 	vfma.f32	s12, s4, s4
 8011d06:	eee2 6aa2 	vfma.f32	s13, s5, s5
 8011d0a:	eea3 7a03 	vfma.f32	s14, s6, s6
 8011d0e:	eee0 7a00 	vfma.f32	s15, s0, s0
 8011d12:	eee0 4aa0 	vfma.f32	s9, s1, s1
 8011d16:	eee1 5aa1 	vfma.f32	s11, s3, s3
 8011d1a:	ed87 5a93 	vstr	s10, [r7, #588]	@ 0x24c
 8011d1e:	ed87 4a7f 	vstr	s8, [r7, #508]	@ 0x1fc
 8011d22:	edc7 4a89 	vstr	s9, [r7, #548]	@ 0x224
 8011d26:	edc7 5a9d 	vstr	s11, [r7, #628]	@ 0x274
 8011d2a:	ed87 6aa7 	vstr	s12, [r7, #668]	@ 0x29c
 8011d2e:	edc7 6ab1 	vstr	s13, [r7, #708]	@ 0x2c4
 8011d32:	ed87 7abb 	vstr	s14, [r7, #748]	@ 0x2ec
 8011d36:	edc7 7ac5 	vstr	s15, [r7, #788]	@ 0x314
 8011d3a:	9300      	str	r3, [sp, #0]
 8011d3c:	9b1c      	ldr	r3, [sp, #112]	@ 0x70
 8011d3e:	edcd 8a94 	vstr	s17, [sp, #592]	@ 0x250
 8011d42:	edcd 8a95 	vstr	s17, [sp, #596]	@ 0x254
 8011d46:	f7fc fb67 	bl	800e418 <kf_update>
 8011d4a:	ed97 6a6d 	vldr	s12, [r7, #436]	@ 0x1b4
 8011d4e:	edd7 5a6c 	vldr	s11, [r7, #432]	@ 0x1b0
 8011d52:	edd7 6a6e 	vldr	s13, [r7, #440]	@ 0x1b8
 8011d56:	edcd 5a5c 	vstr	s11, [sp, #368]	@ 0x170
 8011d5a:	ee26 7a06 	vmul.f32	s14, s12, s12
 8011d5e:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 8011d62:	eea5 7aa5 	vfma.f32	s14, s11, s11
 8011d66:	aa58      	add	r2, sp, #352	@ 0x160
 8011d68:	4611      	mov	r1, r2
 8011d6a:	eef7 4a00 	vmov.f32	s9, #112	@ 0x3f800000  1.0
 8011d6e:	eea6 7aa6 	vfma.f32	s14, s13, s13
 8011d72:	4650      	mov	r0, sl
 8011d74:	ed8d 6a5d 	vstr	s12, [sp, #372]	@ 0x174
 8011d78:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8011d7c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011d80:	bf4c      	ite	mi
 8011d82:	ee37 5ac7 	vsubmi.f32	s10, s15, s14
 8011d86:	ed5f 7a48 	vldrpl	s15, [pc, #-288]	@ 8011c68 <iNemoEngine_API_Update+0x21c8>
 8011d8a:	edcd 6a5e 	vstr	s13, [sp, #376]	@ 0x178
 8011d8e:	bf48      	it	mi
 8011d90:	eef1 7ac5 	vsqrtmi.f32	s15, s10
 8011d94:	eea7 7aa7 	vfma.f32	s14, s15, s15
 8011d98:	edcd 7a5f 	vstr	s15, [sp, #380]	@ 0x17c
 8011d9c:	eeb1 5ac7 	vsqrt.f32	s10, s14
 8011da0:	ee84 7a85 	vdiv.f32	s14, s9, s10
 8011da4:	ee67 5a25 	vmul.f32	s11, s14, s11
 8011da8:	ee27 6a06 	vmul.f32	s12, s14, s12
 8011dac:	ee67 6a26 	vmul.f32	s13, s14, s13
 8011db0:	ee67 7a27 	vmul.f32	s15, s14, s15
 8011db4:	edca 5a00 	vstr	s11, [sl]
 8011db8:	ed8a 6a01 	vstr	s12, [sl, #4]
 8011dbc:	edca 6a02 	vstr	s13, [sl, #8]
 8011dc0:	edca 7a03 	vstr	s15, [sl, #12]
 8011dc4:	f7fc f968 	bl	800e098 <qmult>
 8011dc8:	edd2 6a01 	vldr	s13, [r2, #4]
 8011dcc:	ed92 6a00 	vldr	s12, [r2]
 8011dd0:	ed92 7a02 	vldr	s14, [r2, #8]
 8011dd4:	edd2 5a03 	vldr	s11, [r2, #12]
 8011dd8:	9e31      	ldr	r6, [sp, #196]	@ 0xc4
 8011dda:	ee66 7aa6 	vmul.f32	s15, s13, s13
 8011dde:	eef7 4a00 	vmov.f32	s9, #112	@ 0x3f800000  1.0
 8011de2:	eee6 7a06 	vfma.f32	s15, s12, s12
 8011de6:	f50d 7ce4 	add.w	ip, sp, #456	@ 0x1c8
 8011dea:	eee7 7a07 	vfma.f32	s15, s14, s14
 8011dee:	eee5 7aa5 	vfma.f32	s15, s11, s11
 8011df2:	eeb1 5ae7 	vsqrt.f32	s10, s15
 8011df6:	eec4 7a85 	vdiv.f32	s15, s9, s10
 8011dfa:	ee27 6a86 	vmul.f32	s12, s15, s12
 8011dfe:	ee67 6aa6 	vmul.f32	s13, s15, s13
 8011e02:	ee27 7a87 	vmul.f32	s14, s15, s14
 8011e06:	ee67 7aa5 	vmul.f32	s15, s15, s11
 8011e0a:	ed8d 6a54 	vstr	s12, [sp, #336]	@ 0x150
 8011e0e:	edcd 6a55 	vstr	s13, [sp, #340]	@ 0x154
 8011e12:	ed8d 7a56 	vstr	s14, [sp, #344]	@ 0x158
 8011e16:	edcd 7a57 	vstr	s15, [sp, #348]	@ 0x15c
 8011e1a:	4664      	mov	r4, ip
 8011e1c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8011e1e:	42ac      	cmp	r4, r5
 8011e20:	f106 0610 	add.w	r6, r6, #16
 8011e24:	f10c 0c10 	add.w	ip, ip, #16
 8011e28:	f846 0c10 	str.w	r0, [r6, #-16]
 8011e2c:	f846 1c0c 	str.w	r1, [r6, #-12]
 8011e30:	f846 2c08 	str.w	r2, [r6, #-8]
 8011e34:	f846 3c04 	str.w	r3, [r6, #-4]
 8011e38:	d1ef      	bne.n	8011e1a <iNemoEngine_API_Update+0x237a>
 8011e3a:	f8dc 0000 	ldr.w	r0, [ip]
 8011e3e:	6030      	str	r0, [r6, #0]
 8011e40:	9a2b      	ldr	r2, [sp, #172]	@ 0xac
 8011e42:	f8d7 31bc 	ldr.w	r3, [r7, #444]	@ 0x1bc
 8011e46:	6013      	str	r3, [r2, #0]
 8011e48:	9a2c      	ldr	r2, [sp, #176]	@ 0xb0
 8011e4a:	f8d7 31c0 	ldr.w	r3, [r7, #448]	@ 0x1c0
 8011e4e:	6013      	str	r3, [r2, #0]
 8011e50:	9a2d      	ldr	r2, [sp, #180]	@ 0xb4
 8011e52:	f8d7 31c4 	ldr.w	r3, [r7, #452]	@ 0x1c4
 8011e56:	6013      	str	r3, [r2, #0]
 8011e58:	ac54      	add	r4, sp, #336	@ 0x150
 8011e5a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8011e5c:	9c2a      	ldr	r4, [sp, #168]	@ 0xa8
 8011e5e:	60e3      	str	r3, [r4, #12]
 8011e60:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8011e62:	6020      	str	r0, [r4, #0]
 8011e64:	6061      	str	r1, [r4, #4]
 8011e66:	60a2      	str	r2, [r4, #8]
 8011e68:	edd7 8a75 	vldr	s17, [r7, #468]	@ 0x1d4
 8011e6c:	ed83 6a00 	vstr	s12, [r3]
 8011e70:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8011e72:	edc3 6a00 	vstr	s13, [r3]
 8011e76:	9b25      	ldr	r3, [sp, #148]	@ 0x94
 8011e78:	ed83 7a00 	vstr	s14, [r3]
 8011e7c:	9b26      	ldr	r3, [sp, #152]	@ 0x98
 8011e7e:	edc3 7a00 	vstr	s15, [r3]
 8011e82:	f7fd bec1 	b.w	800fc08 <iNemoEngine_API_Update+0x168>
 8011e86:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8011e88:	2b00      	cmp	r3, #0
 8011e8a:	f43f ab95 	beq.w	80115b8 <iNemoEngine_API_Update+0x1b18>
 8011e8e:	ed5f 7a89 	vldr	s15, [pc, #-548]	@ 8011c6c <iNemoEngine_API_Update+0x21cc>
 8011e92:	2301      	movs	r3, #1
 8011e94:	eeb4 eae7 	vcmpe.f32	s28, s15
 8011e98:	f88d 3112 	strb.w	r3, [sp, #274]	@ 0x112
 8011e9c:	f88d 3119 	strb.w	r3, [sp, #281]	@ 0x119
 8011ea0:	f88d 311b 	strb.w	r3, [sp, #283]	@ 0x11b
 8011ea4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011ea8:	f240 1301 	movw	r3, #257	@ 0x101
 8011eac:	f8ad 3110 	strh.w	r3, [sp, #272]	@ 0x110
 8011eb0:	f73f ab82 	bgt.w	80115b8 <iNemoEngine_API_Update+0x1b18>
 8011eb4:	ed5f 7a92 	vldr	s15, [pc, #-584]	@ 8011c70 <iNemoEngine_API_Update+0x21d0>
 8011eb8:	eeb4 eae7 	vcmpe.f32	s28, s15
 8011ebc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011ec0:	f53f ab7a 	bmi.w	80115b8 <iNemoEngine_API_Update+0x1b18>
 8011ec4:	eddd 7a2e 	vldr	s15, [sp, #184]	@ 0xb8
 8011ec8:	eef4 4ae7 	vcmpe.f32	s9, s15
 8011ecc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011ed0:	bfb8      	it	lt
 8011ed2:	eef0 4a67 	vmovlt.f32	s9, s15
 8011ed6:	edcd 4a8d 	vstr	s9, [sp, #564]	@ 0x234
 8011eda:	edcd 4a8e 	vstr	s9, [sp, #568]	@ 0x238
 8011ede:	edcd 4a8f 	vstr	s9, [sp, #572]	@ 0x23c
 8011ee2:	f7ff bb72 	b.w	80115ca <iNemoEngine_API_Update+0x1b2a>
 8011ee6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8011ee8:	2300      	movs	r3, #0
 8011eea:	f8ad 3116 	strh.w	r3, [sp, #278]	@ 0x116
 8011eee:	f88d 3118 	strb.w	r3, [sp, #280]	@ 0x118
 8011ef2:	2a00      	cmp	r2, #0
 8011ef4:	f43f ae9e 	beq.w	8011c34 <iNemoEngine_API_Update+0x2194>
 8011ef8:	f002 02fd 	and.w	r2, r2, #253	@ 0xfd
 8011efc:	2a01      	cmp	r2, #1
 8011efe:	f001 8240 	beq.w	8013382 <iNemoEngine_API_Update+0x38e2>
 8011f02:	9303      	str	r3, [sp, #12]
 8011f04:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8011f06:	2b02      	cmp	r3, #2
 8011f08:	f041 823a 	bne.w	8013380 <iNemoEngine_API_Update+0x38e0>
 8011f0c:	eddd 7a14 	vldr	s15, [sp, #80]	@ 0x50
 8011f10:	ed9d 6a11 	vldr	s12, [sp, #68]	@ 0x44
 8011f14:	eddd 5a12 	vldr	s11, [sp, #72]	@ 0x48
 8011f18:	f897 21a4 	ldrb.w	r2, [r7, #420]	@ 0x1a4
 8011f1c:	ee87 6a86 	vdiv.f32	s12, s15, s12
 8011f20:	f240 1301 	movw	r3, #257	@ 0x101
 8011f24:	f8ad 3116 	strh.w	r3, [sp, #278]	@ 0x116
 8011f28:	2301      	movs	r3, #1
 8011f2a:	f88d 3118 	strb.w	r3, [sp, #280]	@ 0x118
 8011f2e:	eddd 7a0c 	vldr	s15, [sp, #48]	@ 0x30
 8011f32:	ed8d 6a47 	vstr	s12, [sp, #284]	@ 0x11c
 8011f36:	ee87 5aa5 	vdiv.f32	s10, s15, s11
 8011f3a:	eddd 5a13 	vldr	s11, [sp, #76]	@ 0x4c
 8011f3e:	eddd 7a16 	vldr	s15, [sp, #88]	@ 0x58
 8011f42:	ed8d 5a48 	vstr	s10, [sp, #288]	@ 0x120
 8011f46:	eec7 7aa5 	vdiv.f32	s15, s15, s11
 8011f4a:	edd7 5a64 	vldr	s11, [r7, #400]	@ 0x190
 8011f4e:	edcd 7a49 	vstr	s15, [sp, #292]	@ 0x124
 8011f52:	eef4 4a00 	vmov.f32	s9, #64	@ 0x3e000000  0.125
 8011f56:	ee65 5aa4 	vmul.f32	s11, s11, s9
 8011f5a:	eef4 5ac8 	vcmpe.f32	s11, s16
 8011f5e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011f62:	f281 8251 	bge.w	8013408 <iNemoEngine_API_Update+0x3968>
 8011f66:	eddd 5a11 	vldr	s11, [sp, #68]	@ 0x44
 8011f6a:	eddd 4a14 	vldr	s9, [sp, #80]	@ 0x50
 8011f6e:	eef4 5ae4 	vcmpe.f32	s11, s9
 8011f72:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011f76:	f341 863f 	ble.w	8013bf8 <iNemoEngine_API_Update+0x4158>
 8011f7a:	eddd 5a12 	vldr	s11, [sp, #72]	@ 0x48
 8011f7e:	eddd 4a0c 	vldr	s9, [sp, #48]	@ 0x30
 8011f82:	eef4 5ae4 	vcmpe.f32	s11, s9
 8011f86:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011f8a:	f341 8635 	ble.w	8013bf8 <iNemoEngine_API_Update+0x4158>
 8011f8e:	eddd 5a13 	vldr	s11, [sp, #76]	@ 0x4c
 8011f92:	eddd 4a16 	vldr	s9, [sp, #88]	@ 0x58
 8011f96:	eef4 5ae4 	vcmpe.f32	s11, s9
 8011f9a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011f9e:	f341 862b 	ble.w	8013bf8 <iNemoEngine_API_Update+0x4158>
 8011fa2:	eef5 5a00 	vmov.f32	s11, #80	@ 0x3e800000  0.250
 8011fa6:	eeb4 7ae5 	vcmpe.f32	s14, s11
 8011faa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011fae:	f141 8623 	bpl.w	8013bf8 <iNemoEngine_API_Update+0x4158>
 8011fb2:	ee36 6a05 	vadd.f32	s12, s12, s10
 8011fb6:	eef7 5a08 	vmov.f32	s11, #120	@ 0x3fc00000  1.5
 8011fba:	ee77 7a86 	vadd.f32	s15, s15, s12
 8011fbe:	eef4 7ae5 	vcmpe.f32	s15, s11
 8011fc2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011fc6:	f141 8617 	bpl.w	8013bf8 <iNemoEngine_API_Update+0x4158>
 8011fca:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 8011fce:	2300      	movs	r3, #0
 8011fd0:	ee68 8aa7 	vmul.f32	s17, s17, s15
 8011fd4:	f8a7 31a6 	strh.w	r3, [r7, #422]	@ 0x1a6
 8011fd8:	2a00      	cmp	r2, #0
 8011fda:	f041 8237 	bne.w	801344c <iNemoEngine_API_Update+0x39ac>
 8011fde:	990e      	ldr	r1, [sp, #56]	@ 0x38
 8011fe0:	a84a      	add	r0, sp, #296	@ 0x128
 8011fe2:	f04f 32ff 	mov.w	r2, #4294967295
 8011fe6:	460b      	mov	r3, r1
 8011fe8:	edd1 7a00 	vldr	s15, [r1]
 8011fec:	3201      	adds	r2, #1
 8011fee:	330c      	adds	r3, #12
 8011ff0:	3104      	adds	r1, #4
 8011ff2:	461d      	mov	r5, r3
 8011ff4:	edd5 6a00 	vldr	s13, [r5]
 8011ff8:	330c      	adds	r3, #12
 8011ffa:	429c      	cmp	r4, r3
 8011ffc:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8012000:	d1f7      	bne.n	8011ff2 <iNemoEngine_API_Update+0x2552>
 8012002:	2a02      	cmp	r2, #2
 8012004:	ece0 7a01 	vstmia	r0!, {s15}
 8012008:	f104 0404 	add.w	r4, r4, #4
 801200c:	d1eb      	bne.n	8011fe6 <iNemoEngine_API_Update+0x2546>
 801200e:	eddf 7ae8 	vldr	s15, [pc, #928]	@ 80123b0 <iNemoEngine_API_Update+0x2910>
 8012012:	ed9d 5a4a 	vldr	s10, [sp, #296]	@ 0x128
 8012016:	eddd 5a4b 	vldr	s11, [sp, #300]	@ 0x12c
 801201a:	ed9d 6a4c 	vldr	s12, [sp, #304]	@ 0x130
 801201e:	9c33      	ldr	r4, [sp, #204]	@ 0xcc
 8012020:	f507 70ac 	add.w	r0, r7, #344	@ 0x158
 8012024:	ee25 5a27 	vmul.f32	s10, s10, s15
 8012028:	ee65 5aa7 	vmul.f32	s11, s11, s15
 801202c:	ee26 6a27 	vmul.f32	s12, s12, s15
 8012030:	f507 71b2 	add.w	r1, r7, #356	@ 0x164
 8012034:	4602      	mov	r2, r0
 8012036:	edd2 7a7c 	vldr	s15, [r2, #496]	@ 0x1f0
 801203a:	f5a2 73ae 	sub.w	r3, r2, #348	@ 0x15c
 801203e:	edd3 6ad6 	vldr	s13, [r3, #856]	@ 0x358
 8012042:	eef4 7ae6 	vcmpe.f32	s15, s13
 8012046:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801204a:	f103 030c 	add.w	r3, r3, #12
 801204e:	bf88      	it	hi
 8012050:	eef0 7a66 	vmovhi.f32	s15, s13
 8012054:	4293      	cmp	r3, r2
 8012056:	d1f2      	bne.n	801203e <iNemoEngine_API_Update+0x259e>
 8012058:	1d1a      	adds	r2, r3, #4
 801205a:	4291      	cmp	r1, r2
 801205c:	ece4 7a01 	vstmia	r4!, {s15}
 8012060:	d1e9      	bne.n	8012036 <iNemoEngine_API_Update+0x2596>
 8012062:	eddd 4a47 	vldr	s9, [sp, #284]	@ 0x11c
 8012066:	eddd 7a48 	vldr	s15, [sp, #288]	@ 0x120
 801206a:	eddd 6a49 	vldr	s13, [sp, #292]	@ 0x124
 801206e:	787b      	ldrb	r3, [r7, #1]
 8012070:	eedd 4a85 	vfnms.f32	s9, s27, s10
 8012074:	eedd 7aa5 	vfnms.f32	s15, s27, s11
 8012078:	eedd 6a86 	vfnms.f32	s13, s27, s12
 801207c:	eeb0 5a67 	vmov.f32	s10, s15
 8012080:	edcd 4a4a 	vstr	s9, [sp, #296]	@ 0x128
 8012084:	edcd 7a4b 	vstr	s15, [sp, #300]	@ 0x12c
 8012088:	edcd 6a4c 	vstr	s13, [sp, #304]	@ 0x130
 801208c:	b13b      	cbz	r3, 801209e <iNemoEngine_API_Update+0x25fe>
 801208e:	eef1 7a00 	vmov.f32	s15, #16	@ 0x40800000  4.0
 8012092:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8012096:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801209a:	f101 8627 	bmi.w	8013cec <iNemoEngine_API_Update+0x424c>
 801209e:	f897 21a1 	ldrb.w	r2, [r7, #417]	@ 0x1a1
 80120a2:	2a1e      	cmp	r2, #30
 80120a4:	f001 8753 	beq.w	8013f4e <iNemoEngine_API_Update+0x44ae>
 80120a8:	1c53      	adds	r3, r2, #1
 80120aa:	2aff      	cmp	r2, #255	@ 0xff
 80120ac:	bf14      	ite	ne
 80120ae:	b2db      	uxtbne	r3, r3
 80120b0:	23ff      	moveq	r3, #255	@ 0xff
 80120b2:	f887 31a1 	strb.w	r3, [r7, #417]	@ 0x1a1
 80120b6:	9b03      	ldr	r3, [sp, #12]
 80120b8:	9309      	str	r3, [sp, #36]	@ 0x24
 80120ba:	2300      	movs	r3, #0
 80120bc:	f887 31a3 	strb.w	r3, [r7, #419]	@ 0x1a3
 80120c0:	e5d8      	b.n	8011c74 <iNemoEngine_API_Update+0x21d4>
 80120c2:	2b00      	cmp	r3, #0
 80120c4:	f340 82d0 	ble.w	8012668 <iNemoEngine_API_Update+0x2bc8>
 80120c8:	3b01      	subs	r3, #1
 80120ca:	65bb      	str	r3, [r7, #88]	@ 0x58
 80120cc:	2300      	movs	r3, #0
 80120ce:	f8ad 3110 	strh.w	r3, [sp, #272]	@ 0x110
 80120d2:	f88d 3112 	strb.w	r3, [sp, #274]	@ 0x112
 80120d6:	f88d 3119 	strb.w	r3, [sp, #281]	@ 0x119
 80120da:	f88d 311b 	strb.w	r3, [sp, #283]	@ 0x11b
 80120de:	f7ff bab8 	b.w	8011652 <iNemoEngine_API_Update+0x1bb2>
 80120e2:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 80120e4:	f362 0307 	bfi	r3, r2, #0, #8
 80120e8:	f362 230f 	bfi	r3, r2, #8, #8
 80120ec:	7bba      	ldrb	r2, [r7, #14]
 80120ee:	f88d 2115 	strb.w	r2, [sp, #277]	@ 0x115
 80120f2:	f362 4317 	bfi	r3, r2, #16, #8
 80120f6:	f362 631f 	bfi	r3, r2, #24, #8
 80120fa:	f8cd 3111 	str.w	r3, [sp, #273]	@ 0x111
 80120fe:	f7ff ba3a 	b.w	8011576 <iNemoEngine_API_Update+0x1ad6>
 8012102:	f897 31a2 	ldrb.w	r3, [r7, #418]	@ 0x1a2
 8012106:	2b31      	cmp	r3, #49	@ 0x31
 8012108:	f63f adc3 	bhi.w	8011c92 <iNemoEngine_API_Update+0x21f2>
 801210c:	3301      	adds	r3, #1
 801210e:	f887 31a2 	strb.w	r3, [r7, #418]	@ 0x1a2
 8012112:	2300      	movs	r3, #0
 8012114:	f8ad 3116 	strh.w	r3, [sp, #278]	@ 0x116
 8012118:	f88d 3118 	strb.w	r3, [sp, #280]	@ 0x118
 801211c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801211e:	2b01      	cmp	r3, #1
 8012120:	f47f adbb 	bne.w	8011c9a <iNemoEngine_API_Update+0x21fa>
 8012124:	ed9d 5a90 	vldr	s10, [sp, #576]	@ 0x240
 8012128:	eddd 6a69 	vldr	s13, [sp, #420]	@ 0x1a4
 801212c:	eddd 5a91 	vldr	s11, [sp, #580]	@ 0x244
 8012130:	ed9d 7a6a 	vldr	s14, [sp, #424]	@ 0x1a8
 8012134:	ed9d 6a92 	vldr	s12, [sp, #584]	@ 0x248
 8012138:	eddd 7a6b 	vldr	s15, [sp, #428]	@ 0x1ac
 801213c:	eef6 4a08 	vmov.f32	s9, #104	@ 0x3f400000  0.750
 8012140:	ee25 5a24 	vmul.f32	s10, s10, s9
 8012144:	ee76 6aa6 	vadd.f32	s13, s13, s13
 8012148:	ee65 5aa4 	vmul.f32	s11, s11, s9
 801214c:	ee37 7a07 	vadd.f32	s14, s14, s14
 8012150:	ee26 6a24 	vmul.f32	s12, s12, s9
 8012154:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8012158:	ed8d 5a90 	vstr	s10, [sp, #576]	@ 0x240
 801215c:	edcd 6a69 	vstr	s13, [sp, #420]	@ 0x1a4
 8012160:	edcd 5a91 	vstr	s11, [sp, #580]	@ 0x244
 8012164:	ed8d 7a6a 	vstr	s14, [sp, #424]	@ 0x1a8
 8012168:	ed8d 6a92 	vstr	s12, [sp, #584]	@ 0x248
 801216c:	edcd 7a6b 	vstr	s15, [sp, #428]	@ 0x1ac
 8012170:	e593      	b.n	8011c9a <iNemoEngine_API_Update+0x21fa>
 8012172:	eef1 6a66 	vneg.f32	s13, s13
 8012176:	f7fe bc48 	b.w	8010a0a <iNemoEngine_API_Update+0xf6a>
 801217a:	eeb1 5a45 	vneg.f32	s10, s10
 801217e:	f7fe bc20 	b.w	80109c2 <iNemoEngine_API_Update+0xf22>
 8012182:	f9b7 3974 	ldrsh.w	r3, [r7, #2420]	@ 0x974
 8012186:	2b00      	cmp	r3, #0
 8012188:	f341 8083 	ble.w	8013292 <iNemoEngine_API_Update+0x37f2>
 801218c:	3b01      	subs	r3, #1
 801218e:	f8a7 3974 	strh.w	r3, [r7, #2420]	@ 0x974
 8012192:	f7fd bcac 	b.w	800faee <iNemoEngine_API_Update+0x4e>
 8012196:	ee6a 7a0a 	vmul.f32	s15, s20, s20
 801219a:	ee6a 9a09 	vmul.f32	s19, s20, s18
 801219e:	eee8 7aa8 	vfma.f32	s15, s17, s17
 80121a2:	eee8 9a28 	vfma.f32	s19, s16, s17
 80121a6:	eee8 7a48 	vfms.f32	s15, s16, s16
 80121aa:	eee9 7a49 	vfms.f32	s15, s18, s18
 80121ae:	ee17 0a90 	vmov	r0, s15
 80121b2:	f7ee f96d 	bl	8000490 <__aeabi_f2d>
 80121b6:	ee79 7aa9 	vadd.f32	s15, s19, s19
 80121ba:	4602      	mov	r2, r0
 80121bc:	460b      	mov	r3, r1
 80121be:	ee17 0a90 	vmov	r0, s15
 80121c2:	ec43 2b18 	vmov	d8, r2, r3
 80121c6:	f7ee f963 	bl	8000490 <__aeabi_f2d>
 80121ca:	eeb0 1a48 	vmov.f32	s2, s16
 80121ce:	eef0 1a68 	vmov.f32	s3, s17
 80121d2:	ec41 0b10 	vmov	d0, r0, r1
 80121d6:	f002 fa01 	bl	80145dc <atan2>
 80121da:	a373      	add	r3, pc, #460	@ (adr r3, 80123a8 <iNemoEngine_API_Update+0x2908>)
 80121dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80121e0:	ec51 0b10 	vmov	r0, r1, d0
 80121e4:	f7ee f9ac 	bl	8000540 <__aeabi_dmul>
 80121e8:	4b72      	ldr	r3, [pc, #456]	@ (80123b4 <iNemoEngine_API_Update+0x2914>)
 80121ea:	2200      	movs	r2, #0
 80121ec:	f7ed fff0 	bl	80001d0 <__aeabi_dsub>
 80121f0:	f7ee fc56 	bl	8000aa0 <__aeabi_d2f>
 80121f4:	ee09 0a90 	vmov	s19, r0
 80121f8:	f7fd bd9b 	b.w	800fd32 <iNemoEngine_API_Update+0x292>
 80121fc:	ee6a 7a0a 	vmul.f32	s15, s20, s20
 8012200:	ee6a 9a09 	vmul.f32	s19, s20, s18
 8012204:	eee8 7aa8 	vfma.f32	s15, s17, s17
 8012208:	eee8 9a28 	vfma.f32	s19, s16, s17
 801220c:	eee8 7a48 	vfms.f32	s15, s16, s16
 8012210:	eee9 7a49 	vfms.f32	s15, s18, s18
 8012214:	ee17 0a90 	vmov	r0, s15
 8012218:	f7ee f93a 	bl	8000490 <__aeabi_f2d>
 801221c:	ee79 7aa9 	vadd.f32	s15, s19, s19
 8012220:	4602      	mov	r2, r0
 8012222:	460b      	mov	r3, r1
 8012224:	ee17 0a90 	vmov	r0, s15
 8012228:	ec43 2b18 	vmov	d8, r2, r3
 801222c:	f7ee f930 	bl	8000490 <__aeabi_f2d>
 8012230:	eeb0 1a48 	vmov.f32	s2, s16
 8012234:	eef0 1a68 	vmov.f32	s3, s17
 8012238:	ec41 0b10 	vmov	d0, r0, r1
 801223c:	f002 f9ce 	bl	80145dc <atan2>
 8012240:	a359      	add	r3, pc, #356	@ (adr r3, 80123a8 <iNemoEngine_API_Update+0x2908>)
 8012242:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012246:	ec51 0b10 	vmov	r0, r1, d0
 801224a:	f7ee f979 	bl	8000540 <__aeabi_dmul>
 801224e:	4b59      	ldr	r3, [pc, #356]	@ (80123b4 <iNemoEngine_API_Update+0x2914>)
 8012250:	2200      	movs	r2, #0
 8012252:	f7ed ffbf 	bl	80001d4 <__adddf3>
 8012256:	f7ee fc23 	bl	8000aa0 <__aeabi_d2f>
 801225a:	ee09 0a90 	vmov	s19, r0
 801225e:	f7fd bd68 	b.w	800fd32 <iNemoEngine_API_Update+0x292>
 8012262:	3305      	adds	r3, #5
 8012264:	65bb      	str	r3, [r7, #88]	@ 0x58
 8012266:	f7ff b9f4 	b.w	8011652 <iNemoEngine_API_Update+0x1bb2>
 801226a:	2a00      	cmp	r2, #0
 801226c:	f43f a9be 	beq.w	80115ec <iNemoEngine_API_Update+0x1b4c>
 8012270:	eeb7 5a00 	vmov.f32	s10, #112	@ 0x3f800000  1.0
 8012274:	ee76 7a45 	vsub.f32	s15, s12, s10
 8012278:	eeb0 6ae7 	vabs.f32	s12, s15
 801227c:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8012280:	eeb4 6ac4 	vcmpe.f32	s12, s8
 8012284:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012288:	eef4 7ac5 	vcmpe.f32	s15, s10
 801228c:	bfb8      	it	lt
 801228e:	eeb0 6a44 	vmovlt.f32	s12, s8
 8012292:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012296:	ed8d 6a97 	vstr	s12, [sp, #604]	@ 0x25c
 801229a:	f77f a9ae 	ble.w	80115fa <iNemoEngine_API_Update+0x1b5a>
 801229e:	ed9d 6a90 	vldr	s12, [sp, #576]	@ 0x240
 80122a2:	ee26 5a06 	vmul.f32	s10, s12, s12
 80122a6:	eeb4 5ae7 	vcmpe.f32	s10, s15
 80122aa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80122ae:	f57f a9a4 	bpl.w	80115fa <iNemoEngine_API_Update+0x1b5a>
 80122b2:	ee26 6a27 	vmul.f32	s12, s12, s15
 80122b6:	ed8d 6a90 	vstr	s12, [sp, #576]	@ 0x240
 80122ba:	ed9d 6a91 	vldr	s12, [sp, #580]	@ 0x244
 80122be:	ee26 6a27 	vmul.f32	s12, s12, s15
 80122c2:	ed8d 6a91 	vstr	s12, [sp, #580]	@ 0x244
 80122c6:	ed9d 6a92 	vldr	s12, [sp, #584]	@ 0x248
 80122ca:	ee66 7a27 	vmul.f32	s15, s12, s15
 80122ce:	edcd 7a92 	vstr	s15, [sp, #584]	@ 0x248
 80122d2:	f7ff b992 	b.w	80115fa <iNemoEngine_API_Update+0x1b5a>
 80122d6:	eeb7 6a00 	vmov.f32	s12, #112	@ 0x3f800000  1.0
 80122da:	eef4 7ac6 	vcmpe.f32	s15, s12
 80122de:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80122e2:	bfc4      	itt	gt
 80122e4:	f8ad 3113 	strhgt.w	r3, [sp, #275]	@ 0x113
 80122e8:	f88d 3115 	strbgt.w	r3, [sp, #277]	@ 0x115
 80122ec:	f7ff b943 	b.w	8011576 <iNemoEngine_API_Update+0x1ad6>
 80122f0:	eddf 9a31 	vldr	s19, [pc, #196]	@ 80123b8 <iNemoEngine_API_Update+0x2918>
 80122f4:	eddf 3a31 	vldr	s7, [pc, #196]	@ 80123bc <iNemoEngine_API_Update+0x291c>
 80122f8:	eddf 4a31 	vldr	s9, [pc, #196]	@ 80123c0 <iNemoEngine_API_Update+0x2920>
 80122fc:	ed9f 5a31 	vldr	s10, [pc, #196]	@ 80123c4 <iNemoEngine_API_Update+0x2924>
 8012300:	ed9f 6a31 	vldr	s12, [pc, #196]	@ 80123c8 <iNemoEngine_API_Update+0x2928>
 8012304:	ee68 8aa9 	vmul.f32	s17, s17, s19
 8012308:	f7ff b8c4 	b.w	8011494 <iNemoEngine_API_Update+0x19f4>
 801230c:	edd7 7a73 	vldr	s15, [r7, #460]	@ 0x1cc
 8012310:	2600      	movs	r6, #0
 8012312:	f7fe bfc0 	b.w	8011296 <iNemoEngine_API_Update+0x17f6>
 8012316:	ee07 3a90 	vmov	s15, r3
 801231a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 801231e:	eddf 7a2b 	vldr	s15, [pc, #172]	@ 80123cc <iNemoEngine_API_Update+0x292c>
 8012322:	ee27 7a27 	vmul.f32	s14, s14, s15
 8012326:	f7fd bdc6 	b.w	800feb6 <iNemoEngine_API_Update+0x416>
 801232a:	eddf 9a29 	vldr	s19, [pc, #164]	@ 80123d0 <iNemoEngine_API_Update+0x2930>
 801232e:	4a29      	ldr	r2, [pc, #164]	@ (80123d4 <iNemoEngine_API_Update+0x2934>)
 8012330:	eef0 8a67 	vmov.f32	s17, s15
 8012334:	f7fd bda3 	b.w	800fe7e <iNemoEngine_API_Update+0x3de>
 8012338:	ee78 7a27 	vadd.f32	s15, s16, s15
 801233c:	ee17 0a90 	vmov	r0, s15
 8012340:	f7ee f8a6 	bl	8000490 <__aeabi_f2d>
 8012344:	ec41 0b10 	vmov	d0, r0, r1
 8012348:	f002 fbba 	bl	8014ac0 <floor>
 801234c:	ec51 0b10 	vmov	r0, r1, d0
 8012350:	f7ee fba6 	bl	8000aa0 <__aeabi_d2f>
 8012354:	ee08 0a10 	vmov	s16, r0
 8012358:	f7fe b891 	b.w	801047e <iNemoEngine_API_Update+0x9de>
 801235c:	ee7e 7aa7 	vadd.f32	s15, s29, s15
 8012360:	ee17 0a90 	vmov	r0, s15
 8012364:	f7ee f894 	bl	8000490 <__aeabi_f2d>
 8012368:	ec41 0b10 	vmov	d0, r0, r1
 801236c:	f002 fba8 	bl	8014ac0 <floor>
 8012370:	ec51 0b10 	vmov	r0, r1, d0
 8012374:	f7ee fb94 	bl	8000aa0 <__aeabi_d2f>
 8012378:	ee0e 0a90 	vmov	s29, r0
 801237c:	f7fe b816 	b.w	80103ac <iNemoEngine_API_Update+0x90c>
 8012380:	ee78 7a27 	vadd.f32	s15, s16, s15
 8012384:	ee17 0a90 	vmov	r0, s15
 8012388:	f7ee f882 	bl	8000490 <__aeabi_f2d>
 801238c:	ec41 0b10 	vmov	d0, r0, r1
 8012390:	f002 fb96 	bl	8014ac0 <floor>
 8012394:	ec51 0b10 	vmov	r0, r1, d0
 8012398:	f7ee fb82 	bl	8000aa0 <__aeabi_d2f>
 801239c:	ee08 0a10 	vmov	s16, r0
 80123a0:	f7fd bfd9 	b.w	8010356 <iNemoEngine_API_Update+0x8b6>
 80123a4:	f3af 8000 	nop.w
 80123a8:	20000000 	.word	0x20000000
 80123ac:	404ca5dc 	.word	0x404ca5dc
 80123b0:	3d088889 	.word	0x3d088889
 80123b4:	40568000 	.word	0x40568000
 80123b8:	43168000 	.word	0x43168000
 80123bc:	391d4951 	.word	0x391d4951
 80123c0:	383cbe62 	.word	0x383cbe62
 80123c4:	3c75c28f 	.word	0x3c75c28f
 80123c8:	469c3e00 	.word	0x469c3e00
 80123cc:	3d4ccccd 	.word	0x3d4ccccd
 80123d0:	3dcccccd 	.word	0x3dcccccd
 80123d4:	3a83126f 	.word	0x3a83126f
 80123d8:	ee79 7a27 	vadd.f32	s15, s18, s15
 80123dc:	ee17 0a90 	vmov	r0, s15
 80123e0:	f7ee f856 	bl	8000490 <__aeabi_f2d>
 80123e4:	ec41 0b10 	vmov	d0, r0, r1
 80123e8:	f002 fb6a 	bl	8014ac0 <floor>
 80123ec:	ec51 0b10 	vmov	r0, r1, d0
 80123f0:	f7ee fb56 	bl	8000aa0 <__aeabi_d2f>
 80123f4:	ee09 0a10 	vmov	s18, r0
 80123f8:	f7fd bf82 	b.w	8010300 <iNemoEngine_API_Update+0x860>
 80123fc:	ee77 7ae3 	vsub.f32	s15, s15, s7
 8012400:	eeb0 3a08 	vmov.f32	s6, #8	@ 0x40400000  3.0
 8012404:	eef7 3a00 	vmov.f32	s7, #112	@ 0x3f800000  1.0
 8012408:	eee7 3a83 	vfma.f32	s7, s15, s6
 801240c:	f7fe bf1a 	b.w	8011244 <iNemoEngine_API_Update+0x17a4>
 8012410:	ed97 5a48 	vldr	s10, [r7, #288]	@ 0x120
 8012414:	eeb4 5ac8 	vcmpe.f32	s10, s16
 8012418:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801241c:	f340 8722 	ble.w	8013264 <iNemoEngine_API_Update+0x37c4>
 8012420:	edd7 5a32 	vldr	s11, [r7, #200]	@ 0xc8
 8012424:	edd7 7a34 	vldr	s15, [r7, #208]	@ 0xd0
 8012428:	eeb4 8ae5 	vcmpe.f32	s16, s11
 801242c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012430:	eeb4 8ae7 	vcmpe.f32	s16, s15
 8012434:	f100 87d2 	bmi.w	80133dc <iNemoEngine_API_Update+0x393c>
 8012438:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801243c:	f141 833e 	bpl.w	8013abc <iNemoEngine_API_Update+0x401c>
 8012440:	ed97 3a33 	vldr	s6, [r7, #204]	@ 0xcc
 8012444:	edd7 3a35 	vldr	s7, [r7, #212]	@ 0xd4
 8012448:	ee77 7ae5 	vsub.f32	s15, s15, s11
 801244c:	ee73 3ac3 	vsub.f32	s7, s7, s6
 8012450:	ee78 5a65 	vsub.f32	s11, s16, s11
 8012454:	ee63 5aa5 	vmul.f32	s11, s7, s11
 8012458:	ee85 9aa7 	vdiv.f32	s18, s11, s15
 801245c:	ee39 9a03 	vadd.f32	s18, s18, s6
 8012460:	edd7 7a36 	vldr	s15, [r7, #216]	@ 0xd8
 8012464:	eeb4 8ae7 	vcmpe.f32	s16, s15
 8012468:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801246c:	f2c1 833e 	blt.w	8013aec <iNemoEngine_API_Update+0x404c>
 8012470:	edd7 5a38 	vldr	s11, [r7, #224]	@ 0xe0
 8012474:	eeb4 8ae5 	vcmpe.f32	s16, s11
 8012478:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801247c:	f141 84b3 	bpl.w	8013de6 <iNemoEngine_API_Update+0x4346>
 8012480:	ed97 3a37 	vldr	s6, [r7, #220]	@ 0xdc
 8012484:	edd7 3a39 	vldr	s7, [r7, #228]	@ 0xe4
 8012488:	ee75 5ae7 	vsub.f32	s11, s11, s15
 801248c:	ee73 3ac3 	vsub.f32	s7, s7, s6
 8012490:	ee78 7a67 	vsub.f32	s15, s16, s15
 8012494:	ee63 3aa7 	vmul.f32	s7, s7, s15
 8012498:	ee83 9aa5 	vdiv.f32	s18, s7, s11
 801249c:	ee39 9a03 	vadd.f32	s18, s18, s6
 80124a0:	edd7 7a3a 	vldr	s15, [r7, #232]	@ 0xe8
 80124a4:	eeb4 8ae7 	vcmpe.f32	s16, s15
 80124a8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80124ac:	f2c1 833e 	blt.w	8013b2c <iNemoEngine_API_Update+0x408c>
 80124b0:	edd7 5a3c 	vldr	s11, [r7, #240]	@ 0xf0
 80124b4:	eeb4 8ae5 	vcmpe.f32	s16, s11
 80124b8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80124bc:	f141 848c 	bpl.w	8013dd8 <iNemoEngine_API_Update+0x4338>
 80124c0:	ed97 3a3b 	vldr	s6, [r7, #236]	@ 0xec
 80124c4:	edd7 3a3d 	vldr	s7, [r7, #244]	@ 0xf4
 80124c8:	ee75 5ae7 	vsub.f32	s11, s11, s15
 80124cc:	ee73 3ac3 	vsub.f32	s7, s7, s6
 80124d0:	ee78 7a67 	vsub.f32	s15, s16, s15
 80124d4:	ee63 3aa7 	vmul.f32	s7, s7, s15
 80124d8:	ee83 9aa5 	vdiv.f32	s18, s7, s11
 80124dc:	ee39 9a03 	vadd.f32	s18, s18, s6
 80124e0:	edd7 7a3e 	vldr	s15, [r7, #248]	@ 0xf8
 80124e4:	eeb4 8ae7 	vcmpe.f32	s16, s15
 80124e8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80124ec:	f2c1 833e 	blt.w	8013b6c <iNemoEngine_API_Update+0x40cc>
 80124f0:	edd7 5a40 	vldr	s11, [r7, #256]	@ 0x100
 80124f4:	eeb4 8ae5 	vcmpe.f32	s16, s11
 80124f8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80124fc:	f141 8469 	bpl.w	8013dd2 <iNemoEngine_API_Update+0x4332>
 8012500:	ed97 3a3f 	vldr	s6, [r7, #252]	@ 0xfc
 8012504:	edd7 3a41 	vldr	s7, [r7, #260]	@ 0x104
 8012508:	ee75 5ae7 	vsub.f32	s11, s11, s15
 801250c:	ee73 3ac3 	vsub.f32	s7, s7, s6
 8012510:	ee78 7a67 	vsub.f32	s15, s16, s15
 8012514:	ee63 3aa7 	vmul.f32	s7, s7, s15
 8012518:	ee83 9aa5 	vdiv.f32	s18, s7, s11
 801251c:	ee39 9a03 	vadd.f32	s18, s18, s6
 8012520:	edd7 7a42 	vldr	s15, [r7, #264]	@ 0x108
 8012524:	eeb4 8ae7 	vcmpe.f32	s16, s15
 8012528:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801252c:	f2c1 833e 	blt.w	8013bac <iNemoEngine_API_Update+0x410c>
 8012530:	edd7 5a44 	vldr	s11, [r7, #272]	@ 0x110
 8012534:	eeb4 8ae5 	vcmpe.f32	s16, s11
 8012538:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801253c:	f141 84f1 	bpl.w	8013f22 <iNemoEngine_API_Update+0x4482>
 8012540:	ed97 3a43 	vldr	s6, [r7, #268]	@ 0x10c
 8012544:	edd7 3a45 	vldr	s7, [r7, #276]	@ 0x114
 8012548:	ee75 5ae7 	vsub.f32	s11, s11, s15
 801254c:	ee73 3ac3 	vsub.f32	s7, s7, s6
 8012550:	ee78 7a67 	vsub.f32	s15, s16, s15
 8012554:	ee63 3aa7 	vmul.f32	s7, s7, s15
 8012558:	ee83 9aa5 	vdiv.f32	s18, s7, s11
 801255c:	ee39 9a03 	vadd.f32	s18, s18, s6
 8012560:	edd7 7a46 	vldr	s15, [r7, #280]	@ 0x118
 8012564:	eeb4 8ae7 	vcmpe.f32	s16, s15
 8012568:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801256c:	f6fe acbf 	blt.w	8010eee <iNemoEngine_API_Update+0x144e>
 8012570:	edd7 3a47 	vldr	s7, [r7, #284]	@ 0x11c
 8012574:	edd7 5a49 	vldr	s11, [r7, #292]	@ 0x124
 8012578:	ee35 5a67 	vsub.f32	s10, s10, s15
 801257c:	ee75 5ae3 	vsub.f32	s11, s11, s7
 8012580:	ee78 7a67 	vsub.f32	s15, s16, s15
 8012584:	ee65 7aa7 	vmul.f32	s15, s11, s15
 8012588:	ee87 9a85 	vdiv.f32	s18, s15, s10
 801258c:	ee39 9a23 	vadd.f32	s18, s18, s7
 8012590:	f7fe bcad 	b.w	8010eee <iNemoEngine_API_Update+0x144e>
 8012594:	ee78 7a27 	vadd.f32	s15, s16, s15
 8012598:	ee17 0a90 	vmov	r0, s15
 801259c:	f7ed ff78 	bl	8000490 <__aeabi_f2d>
 80125a0:	ec41 0b10 	vmov	d0, r0, r1
 80125a4:	f002 fa8c 	bl	8014ac0 <floor>
 80125a8:	ec51 0b10 	vmov	r0, r1, d0
 80125ac:	f7ee fa78 	bl	8000aa0 <__aeabi_d2f>
 80125b0:	ee08 0a10 	vmov	s16, r0
 80125b4:	f7fe b878 	b.w	80106a8 <iNemoEngine_API_Update+0xc08>
 80125b8:	ee7e 7aa7 	vadd.f32	s15, s29, s15
 80125bc:	ee17 0a90 	vmov	r0, s15
 80125c0:	f7ed ff66 	bl	8000490 <__aeabi_f2d>
 80125c4:	ec41 0b10 	vmov	d0, r0, r1
 80125c8:	f002 fa7a 	bl	8014ac0 <floor>
 80125cc:	ec51 0b10 	vmov	r0, r1, d0
 80125d0:	f7ee fa66 	bl	8000aa0 <__aeabi_d2f>
 80125d4:	ee0e 0a90 	vmov	s29, r0
 80125d8:	f7fe b83b 	b.w	8010652 <iNemoEngine_API_Update+0xbb2>
 80125dc:	ee79 7a27 	vadd.f32	s15, s18, s15
 80125e0:	ee17 0a90 	vmov	r0, s15
 80125e4:	f7ed ff54 	bl	8000490 <__aeabi_f2d>
 80125e8:	ec41 0b10 	vmov	d0, r0, r1
 80125ec:	f002 fa68 	bl	8014ac0 <floor>
 80125f0:	ec51 0b10 	vmov	r0, r1, d0
 80125f4:	f7ee fa54 	bl	8000aa0 <__aeabi_d2f>
 80125f8:	ee09 0a10 	vmov	s18, r0
 80125fc:	f7fd bf95 	b.w	801052a <iNemoEngine_API_Update+0xa8a>
 8012600:	ee7e 7aa7 	vadd.f32	s15, s29, s15
 8012604:	ee17 0a90 	vmov	r0, s15
 8012608:	f7ed ff42 	bl	8000490 <__aeabi_f2d>
 801260c:	ec41 0b10 	vmov	d0, r0, r1
 8012610:	f002 fa56 	bl	8014ac0 <floor>
 8012614:	ec51 0b10 	vmov	r0, r1, d0
 8012618:	f7ee fa42 	bl	8000aa0 <__aeabi_d2f>
 801261c:	ee0e 0a90 	vmov	s29, r0
 8012620:	f7fd bf58 	b.w	80104d4 <iNemoEngine_API_Update+0xa34>
 8012624:	ee79 7a27 	vadd.f32	s15, s18, s15
 8012628:	ee17 0a90 	vmov	r0, s15
 801262c:	f7ed ff30 	bl	8000490 <__aeabi_f2d>
 8012630:	ec41 0b10 	vmov	d0, r0, r1
 8012634:	f002 fa44 	bl	8014ac0 <floor>
 8012638:	ec51 0b10 	vmov	r0, r1, d0
 801263c:	f7ee fa30 	bl	8000aa0 <__aeabi_d2f>
 8012640:	ee09 0a10 	vmov	s18, r0
 8012644:	f7fd bfda 	b.w	80105fc <iNemoEngine_API_Update+0xb5c>
 8012648:	eef1 8a04 	vmov.f32	s17, #20	@ 0x40a00000  5.0
 801264c:	edd7 9a05 	vldr	s19, [r7, #20]
 8012650:	4ab1      	ldr	r2, [pc, #708]	@ (8012918 <iNemoEngine_API_Update+0x2e78>)
 8012652:	ee67 8aa8 	vmul.f32	s17, s15, s17
 8012656:	f7fd bc12 	b.w	800fe7e <iNemoEngine_API_Update+0x3de>
 801265a:	edd7 9a05 	vldr	s19, [r7, #20]
 801265e:	4aaf      	ldr	r2, [pc, #700]	@ (801291c <iNemoEngine_API_Update+0x2e7c>)
 8012660:	eef0 8a67 	vmov.f32	s17, s15
 8012664:	f7fd bc0b 	b.w	800fe7e <iNemoEngine_API_Update+0x3de>
 8012668:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 801266a:	2a00      	cmp	r2, #0
 801266c:	dd0c      	ble.n	8012688 <iNemoEngine_API_Update+0x2be8>
 801266e:	ed9d 6a03 	vldr	s12, [sp, #12]
 8012672:	eef5 7a08 	vmov.f32	s15, #88	@ 0x3ec00000  0.375
 8012676:	eeb4 6ae7 	vcmpe.f32	s12, s15
 801267a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801267e:	dd03      	ble.n	8012688 <iNemoEngine_API_Update+0x2be8>
 8012680:	3a01      	subs	r2, #1
 8012682:	65fa      	str	r2, [r7, #92]	@ 0x5c
 8012684:	f7fe bfe5 	b.w	8011652 <iNemoEngine_API_Update+0x1bb2>
 8012688:	ed9d 6a12 	vldr	s12, [sp, #72]	@ 0x48
 801268c:	eddd 5a0c 	vldr	s11, [sp, #48]	@ 0x30
 8012690:	eef7 7a08 	vmov.f32	s15, #120	@ 0x3fc00000  1.5
 8012694:	ee26 6a27 	vmul.f32	s12, s12, s15
 8012698:	eef4 5ac6 	vcmpe.f32	s11, s12
 801269c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80126a0:	f57e afd7 	bpl.w	8011652 <iNemoEngine_API_Update+0x1bb2>
 80126a4:	ed9d 6a13 	vldr	s12, [sp, #76]	@ 0x4c
 80126a8:	ee66 7a27 	vmul.f32	s15, s12, s15
 80126ac:	ed9d 6a16 	vldr	s12, [sp, #88]	@ 0x58
 80126b0:	eeb4 6ae7 	vcmpe.f32	s12, s15
 80126b4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80126b8:	f57e afcb 	bpl.w	8011652 <iNemoEngine_API_Update+0x1bb2>
 80126bc:	eddd 7a11 	vldr	s15, [sp, #68]	@ 0x44
 80126c0:	ed9d 6a14 	vldr	s12, [sp, #80]	@ 0x50
 80126c4:	ee77 7aa7 	vadd.f32	s15, s15, s15
 80126c8:	eeb4 6ae7 	vcmpe.f32	s12, s15
 80126cc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80126d0:	f341 83ac 	ble.w	8013e2c <iNemoEngine_API_Update+0x438c>
 80126d4:	3303      	adds	r3, #3
 80126d6:	e4f8      	b.n	80120ca <iNemoEngine_API_Update+0x262a>
 80126d8:	ed9f 6a91 	vldr	s12, [pc, #580]	@ 8012920 <iNemoEngine_API_Update+0x2e80>
 80126dc:	eef4 7ac6 	vcmpe.f32	s15, s12
 80126e0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80126e4:	f57e ae8e 	bpl.w	8011404 <iNemoEngine_API_Update+0x1964>
 80126e8:	ed9f 6a8e 	vldr	s12, [pc, #568]	@ 8012924 <iNemoEngine_API_Update+0x2e84>
 80126ec:	eef4 7ac6 	vcmpe.f32	s15, s12
 80126f0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80126f4:	f280 80b5 	bge.w	8012862 <iNemoEngine_API_Update+0x2dc2>
 80126f8:	eeb7 6a00 	vmov.f32	s12, #112	@ 0x3f800000  1.0
 80126fc:	ed9f 5a8a 	vldr	s10, [pc, #552]	@ 8012928 <iNemoEngine_API_Update+0x2e88>
 8012700:	eef4 7ac5 	vcmpe.f32	s15, s10
 8012704:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012708:	f280 80bd 	bge.w	8012886 <iNemoEngine_API_Update+0x2de6>
 801270c:	ed9f 5a87 	vldr	s10, [pc, #540]	@ 801292c <iNemoEngine_API_Update+0x2e8c>
 8012710:	eef4 7ac5 	vcmpe.f32	s15, s10
 8012714:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012718:	f280 80c7 	bge.w	80128aa <iNemoEngine_API_Update+0x2e0a>
 801271c:	ed9f 5a84 	vldr	s10, [pc, #528]	@ 8012930 <iNemoEngine_API_Update+0x2e90>
 8012720:	eef4 7ac5 	vcmpe.f32	s15, s10
 8012724:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012728:	f280 80d1 	bge.w	80128ce <iNemoEngine_API_Update+0x2e2e>
 801272c:	ed9f 5a81 	vldr	s10, [pc, #516]	@ 8012934 <iNemoEngine_API_Update+0x2e94>
 8012730:	eef4 7ac5 	vcmpe.f32	s15, s10
 8012734:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012738:	f280 80db 	bge.w	80128f2 <iNemoEngine_API_Update+0x2e52>
 801273c:	eeb6 5a00 	vmov.f32	s10, #96	@ 0x3f000000  0.5
 8012740:	eef4 7ac5 	vcmpe.f32	s15, s10
 8012744:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012748:	db09      	blt.n	801275e <iNemoEngine_API_Update+0x2cbe>
 801274a:	eeb6 5a00 	vmov.f32	s10, #96	@ 0x3f000000  0.5
 801274e:	ee37 5ac5 	vsub.f32	s10, s15, s10
 8012752:	eddf 4a79 	vldr	s9, [pc, #484]	@ 8012938 <iNemoEngine_API_Update+0x2e98>
 8012756:	ed9f 6a79 	vldr	s12, [pc, #484]	@ 801293c <iNemoEngine_API_Update+0x2e9c>
 801275a:	eea5 6a24 	vfma.f32	s12, s10, s9
 801275e:	eef7 4a00 	vmov.f32	s9, #112	@ 0x3f800000  1.0
 8012762:	ee76 4a24 	vadd.f32	s9, s12, s9
 8012766:	eeb0 4a00 	vmov.f32	s8, #0	@ 0x40000000  2.0
 801276a:	ee84 5a24 	vdiv.f32	s10, s8, s9
 801276e:	eddf 4a6d 	vldr	s9, [pc, #436]	@ 8012924 <iNemoEngine_API_Update+0x2e84>
 8012772:	ed9f 3a73 	vldr	s6, [pc, #460]	@ 8012940 <iNemoEngine_API_Update+0x2ea0>
 8012776:	ed9f 4a6a 	vldr	s8, [pc, #424]	@ 8012920 <iNemoEngine_API_Update+0x2e80>
 801277a:	eeb4 5ae4 	vcmpe.f32	s10, s9
 801277e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012782:	bfb8      	it	lt
 8012784:	eeb0 5a64 	vmovlt.f32	s10, s9
 8012788:	eef4 7ac3 	vcmpe.f32	s15, s6
 801278c:	eddf 4a6d 	vldr	s9, [pc, #436]	@ 8012944 <iNemoEngine_API_Update+0x2ea4>
 8012790:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012794:	ee65 4a24 	vmul.f32	s9, s10, s9
 8012798:	ee65 3a04 	vmul.f32	s7, s10, s8
 801279c:	f141 810f 	bpl.w	80139be <iNemoEngine_API_Update+0x3f1e>
 80127a0:	eef4 7ac4 	vcmpe.f32	s15, s8
 80127a4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80127a8:	f2c1 810f 	blt.w	80139ca <iNemoEngine_API_Update+0x3f2a>
 80127ac:	ed9f 4a5d 	vldr	s8, [pc, #372]	@ 8012924 <iNemoEngine_API_Update+0x2e84>
 80127b0:	eef4 7ac4 	vcmpe.f32	s15, s8
 80127b4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80127b8:	f141 8112 	bpl.w	80139e0 <iNemoEngine_API_Update+0x3f40>
 80127bc:	ed9f 4a58 	vldr	s8, [pc, #352]	@ 8012920 <iNemoEngine_API_Update+0x2e80>
 80127c0:	ed9f 3a61 	vldr	s6, [pc, #388]	@ 8012948 <iNemoEngine_API_Update+0x2ea8>
 80127c4:	ee37 4ac4 	vsub.f32	s8, s15, s8
 80127c8:	eef7 9a00 	vmov.f32	s19, #112	@ 0x3f800000  1.0
 80127cc:	eee4 9a03 	vfma.f32	s19, s8, s6
 80127d0:	ed9f 4a55 	vldr	s8, [pc, #340]	@ 8012928 <iNemoEngine_API_Update+0x2e88>
 80127d4:	eef4 7ac4 	vcmpe.f32	s15, s8
 80127d8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80127dc:	f2c1 8112 	blt.w	8013a04 <iNemoEngine_API_Update+0x3f64>
 80127e0:	ed9f 4a52 	vldr	s8, [pc, #328]	@ 801292c <iNemoEngine_API_Update+0x2e8c>
 80127e4:	eef4 7ac4 	vcmpe.f32	s15, s8
 80127e8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80127ec:	f141 8112 	bpl.w	8013a14 <iNemoEngine_API_Update+0x3f74>
 80127f0:	ed9f 4a4d 	vldr	s8, [pc, #308]	@ 8012928 <iNemoEngine_API_Update+0x2e88>
 80127f4:	ed9f 3a55 	vldr	s6, [pc, #340]	@ 801294c <iNemoEngine_API_Update+0x2eac>
 80127f8:	eddf 9a55 	vldr	s19, [pc, #340]	@ 8012950 <iNemoEngine_API_Update+0x2eb0>
 80127fc:	ee37 4ac4 	vsub.f32	s8, s15, s8
 8012800:	eee4 9a03 	vfma.f32	s19, s8, s6
 8012804:	ed9f 4a4a 	vldr	s8, [pc, #296]	@ 8012930 <iNemoEngine_API_Update+0x2e90>
 8012808:	eef4 7ac4 	vcmpe.f32	s15, s8
 801280c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012810:	f2c1 8112 	blt.w	8013a38 <iNemoEngine_API_Update+0x3f98>
 8012814:	ed9f 4a47 	vldr	s8, [pc, #284]	@ 8012934 <iNemoEngine_API_Update+0x2e94>
 8012818:	eef4 7ac4 	vcmpe.f32	s15, s8
 801281c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012820:	f141 8112 	bpl.w	8013a48 <iNemoEngine_API_Update+0x3fa8>
 8012824:	ed9f 4a42 	vldr	s8, [pc, #264]	@ 8012930 <iNemoEngine_API_Update+0x2e90>
 8012828:	ed9f 3a4a 	vldr	s6, [pc, #296]	@ 8012954 <iNemoEngine_API_Update+0x2eb4>
 801282c:	ee37 4ac4 	vsub.f32	s8, s15, s8
 8012830:	eef7 9a0c 	vmov.f32	s19, #124	@ 0x3fe00000  1.750
 8012834:	eee4 9a03 	vfma.f32	s19, s8, s6
 8012838:	eeb6 4a00 	vmov.f32	s8, #96	@ 0x3f000000  0.5
 801283c:	eef4 7ac4 	vcmpe.f32	s15, s8
 8012840:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012844:	db09      	blt.n	801285a <iNemoEngine_API_Update+0x2dba>
 8012846:	eeb6 4a00 	vmov.f32	s8, #96	@ 0x3f000000  0.5
 801284a:	ee37 4ac4 	vsub.f32	s8, s15, s8
 801284e:	ed9f 3a42 	vldr	s6, [pc, #264]	@ 8012958 <iNemoEngine_API_Update+0x2eb8>
 8012852:	eddf 9a42 	vldr	s19, [pc, #264]	@ 801295c <iNemoEngine_API_Update+0x2ebc>
 8012856:	eee4 9a03 	vfma.f32	s19, s8, s6
 801285a:	ee68 8aa9 	vmul.f32	s17, s17, s19
 801285e:	f7fe be19 	b.w	8011494 <iNemoEngine_API_Update+0x19f4>
 8012862:	ed9f 6a31 	vldr	s12, [pc, #196]	@ 8012928 <iNemoEngine_API_Update+0x2e88>
 8012866:	eef4 7ac6 	vcmpe.f32	s15, s12
 801286a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801286e:	d50a      	bpl.n	8012886 <iNemoEngine_API_Update+0x2de6>
 8012870:	ed9f 5a2c 	vldr	s10, [pc, #176]	@ 8012924 <iNemoEngine_API_Update+0x2e84>
 8012874:	eddf 4a3a 	vldr	s9, [pc, #232]	@ 8012960 <iNemoEngine_API_Update+0x2ec0>
 8012878:	ed9f 6a3a 	vldr	s12, [pc, #232]	@ 8012964 <iNemoEngine_API_Update+0x2ec4>
 801287c:	ee37 5ac5 	vsub.f32	s10, s15, s10
 8012880:	eea5 6a24 	vfma.f32	s12, s10, s9
 8012884:	e742      	b.n	801270c <iNemoEngine_API_Update+0x2c6c>
 8012886:	ed9f 6a29 	vldr	s12, [pc, #164]	@ 801292c <iNemoEngine_API_Update+0x2e8c>
 801288a:	eef4 7ac6 	vcmpe.f32	s15, s12
 801288e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012892:	d50a      	bpl.n	80128aa <iNemoEngine_API_Update+0x2e0a>
 8012894:	ed9f 5a24 	vldr	s10, [pc, #144]	@ 8012928 <iNemoEngine_API_Update+0x2e88>
 8012898:	eddf 4a33 	vldr	s9, [pc, #204]	@ 8012968 <iNemoEngine_API_Update+0x2ec8>
 801289c:	ee37 5ac5 	vsub.f32	s10, s15, s10
 80128a0:	eeb0 6a00 	vmov.f32	s12, #0	@ 0x40000000  2.0
 80128a4:	eea5 6a24 	vfma.f32	s12, s10, s9
 80128a8:	e738      	b.n	801271c <iNemoEngine_API_Update+0x2c7c>
 80128aa:	ed9f 6a21 	vldr	s12, [pc, #132]	@ 8012930 <iNemoEngine_API_Update+0x2e90>
 80128ae:	eef4 7ac6 	vcmpe.f32	s15, s12
 80128b2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80128b6:	d50a      	bpl.n	80128ce <iNemoEngine_API_Update+0x2e2e>
 80128b8:	ed9f 5a1c 	vldr	s10, [pc, #112]	@ 801292c <iNemoEngine_API_Update+0x2e8c>
 80128bc:	eddf 4a2b 	vldr	s9, [pc, #172]	@ 801296c <iNemoEngine_API_Update+0x2ecc>
 80128c0:	ee37 5ac5 	vsub.f32	s10, s15, s10
 80128c4:	eeb1 6a04 	vmov.f32	s12, #20	@ 0x40a00000  5.0
 80128c8:	eea5 6a24 	vfma.f32	s12, s10, s9
 80128cc:	e72e      	b.n	801272c <iNemoEngine_API_Update+0x2c8c>
 80128ce:	ed9f 6a19 	vldr	s12, [pc, #100]	@ 8012934 <iNemoEngine_API_Update+0x2e94>
 80128d2:	eef4 7ac6 	vcmpe.f32	s15, s12
 80128d6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80128da:	d50a      	bpl.n	80128f2 <iNemoEngine_API_Update+0x2e52>
 80128dc:	ed9f 5a14 	vldr	s10, [pc, #80]	@ 8012930 <iNemoEngine_API_Update+0x2e90>
 80128e0:	eddf 4a23 	vldr	s9, [pc, #140]	@ 8012970 <iNemoEngine_API_Update+0x2ed0>
 80128e4:	ee37 5ac5 	vsub.f32	s10, s15, s10
 80128e8:	eeb2 6a0a 	vmov.f32	s12, #42	@ 0x41500000  13.0
 80128ec:	eea5 6a24 	vfma.f32	s12, s10, s9
 80128f0:	e724      	b.n	801273c <iNemoEngine_API_Update+0x2c9c>
 80128f2:	eeb6 6a00 	vmov.f32	s12, #96	@ 0x3f000000  0.5
 80128f6:	eef4 7ac6 	vcmpe.f32	s15, s12
 80128fa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80128fe:	f57f af24 	bpl.w	801274a <iNemoEngine_API_Update+0x2caa>
 8012902:	ed9f 5a0c 	vldr	s10, [pc, #48]	@ 8012934 <iNemoEngine_API_Update+0x2e94>
 8012906:	eddf 4a1b 	vldr	s9, [pc, #108]	@ 8012974 <iNemoEngine_API_Update+0x2ed4>
 801290a:	ed9f 6a1b 	vldr	s12, [pc, #108]	@ 8012978 <iNemoEngine_API_Update+0x2ed8>
 801290e:	ee37 5ac5 	vsub.f32	s10, s15, s10
 8012912:	eea5 6a24 	vfma.f32	s12, s10, s9
 8012916:	e722      	b.n	801275e <iNemoEngine_API_Update+0x2cbe>
 8012918:	3727c5ac 	.word	0x3727c5ac
 801291c:	3ac49ba6 	.word	0x3ac49ba6
 8012920:	3c23d70a 	.word	0x3c23d70a
 8012924:	3c75c28f 	.word	0x3c75c28f
 8012928:	3cf5c28f 	.word	0x3cf5c28f
 801292c:	3d4ccccd 	.word	0x3d4ccccd
 8012930:	3dcccccd 	.word	0x3dcccccd
 8012934:	3e4ccccd 	.word	0x3e4ccccd
 8012938:	47179000 	.word	0x47179000
 801293c:	4415c000 	.word	0x4415c000
 8012940:	3ba3d70a 	.word	0x3ba3d70a
 8012944:	3b449ba6 	.word	0x3b449ba6
 8012948:	411ffff6 	.word	0x411ffff6
 801294c:	418c0000 	.word	0x418c0000
 8012950:	3f933333 	.word	0x3f933333
 8012954:	42af0000 	.word	0x42af0000
 8012958:	43480000 	.word	0x43480000
 801295c:	424a0000 	.word	0x424a0000
 8012960:	41d55556 	.word	0x41d55556
 8012964:	3fcccccd 	.word	0x3fcccccd
 8012968:	4315ffff 	.word	0x4315ffff
 801296c:	43200000 	.word	0x43200000
 8012970:	44848000 	.word	0x44848000
 8012974:	44c80000 	.word	0x44c80000
 8012978:	42ee0000 	.word	0x42ee0000
 801297c:	2000      	movs	r0, #0
 801297e:	f887 0318 	strb.w	r0, [r7, #792]	@ 0x318
 8012982:	f207 40b4 	addw	r0, r7, #1204	@ 0x4b4
 8012986:	49d7      	ldr	r1, [pc, #860]	@ (8012ce4 <iNemoEngine_API_Update+0x3244>)
 8012988:	6001      	str	r1, [r0, #0]
 801298a:	f207 7b94 	addw	fp, r7, #1940	@ 0x794
 801298e:	f207 6124 	addw	r1, r7, #1572	@ 0x624
 8012992:	4ad5      	ldr	r2, [pc, #852]	@ (8012ce8 <iNemoEngine_API_Update+0x3248>)
 8012994:	4bd5      	ldr	r3, [pc, #852]	@ (8012cec <iNemoEngine_API_Update+0x324c>)
 8012996:	600a      	str	r2, [r1, #0]
 8012998:	f8cb 3000 	str.w	r3, [fp]
 801299c:	f897 64b1 	ldrb.w	r6, [r7, #1201]	@ 0x4b1
 80129a0:	9005      	str	r0, [sp, #20]
 80129a2:	9106      	str	r1, [sp, #24]
 80129a4:	2e00      	cmp	r6, #0
 80129a6:	f001 82f7 	beq.w	8013f98 <iNemoEngine_API_Update+0x44f8>
 80129aa:	eddf 7ad1 	vldr	s15, [pc, #836]	@ 8012cf0 <iNemoEngine_API_Update+0x3250>
 80129ae:	ee69 da27 	vmul.f32	s27, s18, s15
 80129b2:	eef6 9a00 	vmov.f32	s19, #96	@ 0x3f000000  0.5
 80129b6:	ee28 ea27 	vmul.f32	s28, s16, s15
 80129ba:	ee6e aaa7 	vmul.f32	s21, s29, s15
 80129be:	ee7d 7ae9 	vsub.f32	s15, s27, s19
 80129c2:	f507 6597 	add.w	r5, r7, #1208	@ 0x4b8
 80129c6:	ee17 0a90 	vmov	r0, s15
 80129ca:	f7ed fd61 	bl	8000490 <__aeabi_f2d>
 80129ce:	ee7d 7aa9 	vadd.f32	s15, s27, s19
 80129d2:	e9cd 010a 	strd	r0, r1, [sp, #40]	@ 0x28
 80129d6:	ee17 0a90 	vmov	r0, s15
 80129da:	f7ed fd59 	bl	8000490 <__aeabi_f2d>
 80129de:	ee7e 7a69 	vsub.f32	s15, s28, s19
 80129e2:	e9cd 010c 	strd	r0, r1, [sp, #48]	@ 0x30
 80129e6:	ee17 0a90 	vmov	r0, s15
 80129ea:	f7ed fd51 	bl	8000490 <__aeabi_f2d>
 80129ee:	ee7e 7a29 	vadd.f32	s15, s28, s19
 80129f2:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 80129f6:	ee17 0a90 	vmov	r0, s15
 80129fa:	f7ed fd49 	bl	8000490 <__aeabi_f2d>
 80129fe:	ee7a 7ae9 	vsub.f32	s15, s21, s19
 8012a02:	e9cd 0114 	strd	r0, r1, [sp, #80]	@ 0x50
 8012a06:	ee17 0a90 	vmov	r0, s15
 8012a0a:	f7ed fd41 	bl	8000490 <__aeabi_f2d>
 8012a0e:	ee7a 7aa9 	vadd.f32	s15, s21, s19
 8012a12:	4602      	mov	r2, r0
 8012a14:	460b      	mov	r3, r1
 8012a16:	ee17 0a90 	vmov	r0, s15
 8012a1a:	e9cd 2316 	strd	r2, r3, [sp, #88]	@ 0x58
 8012a1e:	f7ed fd37 	bl	8000490 <__aeabi_f2d>
 8012a22:	230c      	movs	r3, #12
 8012a24:	eef0 7aea 	vabs.f32	s15, s21
 8012a28:	e9cd 0118 	strd	r0, r1, [sp, #96]	@ 0x60
 8012a2c:	eddf 9ab1 	vldr	s19, [pc, #708]	@ 8012cf4 <iNemoEngine_API_Update+0x3254>
 8012a30:	edcd 7a03 	vstr	s15, [sp, #12]
 8012a34:	fb13 5606 	smlabb	r6, r3, r6, r5
 8012a38:	f04f 4900 	mov.w	r9, #2147483648	@ 0x80000000
 8012a3c:	eef0 caed 	vabs.f32	s25, s27
 8012a40:	eeb0 bace 	vabs.f32	s22, s28
 8012a44:	46aa      	mov	sl, r5
 8012a46:	e060      	b.n	8012b0a <iNemoEngine_API_Update+0x306a>
 8012a48:	eddf 7aab 	vldr	s15, [pc, #684]	@ 8012cf8 <iNemoEngine_API_Update+0x3258>
 8012a4c:	eeb4 9ae7 	vcmpe.f32	s18, s15
 8012a50:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012a54:	f280 815a 	bge.w	8012d0c <iNemoEngine_API_Update+0x326c>
 8012a58:	eddf 7aa8 	vldr	s15, [pc, #672]	@ 8012cfc <iNemoEngine_API_Update+0x325c>
 8012a5c:	eeb4 9ae7 	vcmpe.f32	s18, s15
 8012a60:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012a64:	f300 816a 	bgt.w	8012d3c <iNemoEngine_API_Update+0x329c>
 8012a68:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 8012a6c:	f001 ffac 	bl	80149c8 <ceil>
 8012a70:	ec51 0b10 	vmov	r0, r1, d0
 8012a74:	f7ee f814 	bl	8000aa0 <__aeabi_d2f>
 8012a78:	4603      	mov	r3, r0
 8012a7a:	eeb4 bae9 	vcmpe.f32	s22, s19
 8012a7e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012a82:	f8ca 3000 	str.w	r3, [sl]
 8012a86:	d54e      	bpl.n	8012b26 <iNemoEngine_API_Update+0x3086>
 8012a88:	eddf 7a9b 	vldr	s15, [pc, #620]	@ 8012cf8 <iNemoEngine_API_Update+0x3258>
 8012a8c:	eeb4 8ae7 	vcmpe.f32	s16, s15
 8012a90:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012a94:	f280 811b 	bge.w	8012cce <iNemoEngine_API_Update+0x322e>
 8012a98:	eddf 7a98 	vldr	s15, [pc, #608]	@ 8012cfc <iNemoEngine_API_Update+0x325c>
 8012a9c:	eeb4 8ae7 	vcmpe.f32	s16, s15
 8012aa0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012aa4:	f300 8148 	bgt.w	8012d38 <iNemoEngine_API_Update+0x3298>
 8012aa8:	ed9d 0b0e 	vldr	d0, [sp, #56]	@ 0x38
 8012aac:	f001 ff8c 	bl	80149c8 <ceil>
 8012ab0:	ec51 0b10 	vmov	r0, r1, d0
 8012ab4:	f7ed fff4 	bl	8000aa0 <__aeabi_d2f>
 8012ab8:	4603      	mov	r3, r0
 8012aba:	eddd 7a03 	vldr	s15, [sp, #12]
 8012abe:	f8ca 3004 	str.w	r3, [sl, #4]
 8012ac2:	eef4 7ae9 	vcmpe.f32	s15, s19
 8012ac6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012aca:	d52f      	bpl.n	8012b2c <iNemoEngine_API_Update+0x308c>
 8012acc:	eddf 7a8a 	vldr	s15, [pc, #552]	@ 8012cf8 <iNemoEngine_API_Update+0x3258>
 8012ad0:	eef4 eae7 	vcmpe.f32	s29, s15
 8012ad4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012ad8:	f280 8122 	bge.w	8012d20 <iNemoEngine_API_Update+0x3280>
 8012adc:	eddf 7a87 	vldr	s15, [pc, #540]	@ 8012cfc <iNemoEngine_API_Update+0x325c>
 8012ae0:	eef4 eae7 	vcmpe.f32	s29, s15
 8012ae4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012ae8:	f300 8124 	bgt.w	8012d34 <iNemoEngine_API_Update+0x3294>
 8012aec:	ed9d 0b16 	vldr	d0, [sp, #88]	@ 0x58
 8012af0:	f001 ff6a 	bl	80149c8 <ceil>
 8012af4:	ec51 0b10 	vmov	r0, r1, d0
 8012af8:	f7ed ffd2 	bl	8000aa0 <__aeabi_d2f>
 8012afc:	4603      	mov	r3, r0
 8012afe:	f8ca 3008 	str.w	r3, [sl, #8]
 8012b02:	f10a 0a0c 	add.w	sl, sl, #12
 8012b06:	45b2      	cmp	sl, r6
 8012b08:	d018      	beq.n	8012b3c <iNemoEngine_API_Update+0x309c>
 8012b0a:	eef4 cae9 	vcmpe.f32	s25, s19
 8012b0e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012b12:	d499      	bmi.n	8012a48 <iNemoEngine_API_Update+0x2fa8>
 8012b14:	ee1d 3a90 	vmov	r3, s27
 8012b18:	eeb4 bae9 	vcmpe.f32	s22, s19
 8012b1c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012b20:	f8ca 3000 	str.w	r3, [sl]
 8012b24:	d4b0      	bmi.n	8012a88 <iNemoEngine_API_Update+0x2fe8>
 8012b26:	ee1e 3a10 	vmov	r3, s28
 8012b2a:	e7c6      	b.n	8012aba <iNemoEngine_API_Update+0x301a>
 8012b2c:	ee1a 3a90 	vmov	r3, s21
 8012b30:	f10a 0a0c 	add.w	sl, sl, #12
 8012b34:	f84a 3c04 	str.w	r3, [sl, #-4]
 8012b38:	45b2      	cmp	sl, r6
 8012b3a:	d1e6      	bne.n	8012b0a <iNemoEngine_API_Update+0x306a>
 8012b3c:	f897 a621 	ldrb.w	sl, [r7, #1569]	@ 0x621
 8012b40:	f507 66c5 	add.w	r6, r7, #1576	@ 0x628
 8012b44:	f1ba 0f00 	cmp.w	sl, #0
 8012b48:	f000 81ff 	beq.w	8012f4a <iNemoEngine_API_Update+0x34aa>
 8012b4c:	eddf 7a6c 	vldr	s15, [pc, #432]	@ 8012d00 <iNemoEngine_API_Update+0x3260>
 8012b50:	ee6c da27 	vmul.f32	s27, s24, s15
 8012b54:	eef6 9a00 	vmov.f32	s19, #96	@ 0x3f000000  0.5
 8012b58:	ee2d ea27 	vmul.f32	s28, s26, s15
 8012b5c:	ee6b aaa7 	vmul.f32	s21, s23, s15
 8012b60:	ee7d 7ae9 	vsub.f32	s15, s27, s19
 8012b64:	f507 66c5 	add.w	r6, r7, #1576	@ 0x628
 8012b68:	ee17 0a90 	vmov	r0, s15
 8012b6c:	f7ed fc90 	bl	8000490 <__aeabi_f2d>
 8012b70:	ee7d 7aa9 	vadd.f32	s15, s27, s19
 8012b74:	e9cd 010a 	strd	r0, r1, [sp, #40]	@ 0x28
 8012b78:	ee17 0a90 	vmov	r0, s15
 8012b7c:	f7ed fc88 	bl	8000490 <__aeabi_f2d>
 8012b80:	ee7e 7a69 	vsub.f32	s15, s28, s19
 8012b84:	e9cd 010c 	strd	r0, r1, [sp, #48]	@ 0x30
 8012b88:	ee17 0a90 	vmov	r0, s15
 8012b8c:	f7ed fc80 	bl	8000490 <__aeabi_f2d>
 8012b90:	ee7e 7a29 	vadd.f32	s15, s28, s19
 8012b94:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8012b98:	ee17 0a90 	vmov	r0, s15
 8012b9c:	f7ed fc78 	bl	8000490 <__aeabi_f2d>
 8012ba0:	ee7a 7ae9 	vsub.f32	s15, s21, s19
 8012ba4:	e9cd 0114 	strd	r0, r1, [sp, #80]	@ 0x50
 8012ba8:	ee17 0a90 	vmov	r0, s15
 8012bac:	f7ed fc70 	bl	8000490 <__aeabi_f2d>
 8012bb0:	ee7a 7aa9 	vadd.f32	s15, s21, s19
 8012bb4:	4602      	mov	r2, r0
 8012bb6:	460b      	mov	r3, r1
 8012bb8:	ee17 0a90 	vmov	r0, s15
 8012bbc:	e9cd 2316 	strd	r2, r3, [sp, #88]	@ 0x58
 8012bc0:	f7ed fc66 	bl	8000490 <__aeabi_f2d>
 8012bc4:	230c      	movs	r3, #12
 8012bc6:	eef0 7aea 	vabs.f32	s15, s21
 8012bca:	fb13 690a 	smlabb	r9, r3, sl, r6
 8012bce:	e9cd 0118 	strd	r0, r1, [sp, #96]	@ 0x60
 8012bd2:	eddf 9a48 	vldr	s19, [pc, #288]	@ 8012cf4 <iNemoEngine_API_Update+0x3254>
 8012bd6:	edcd 7a03 	vstr	s15, [sp, #12]
 8012bda:	eef0 caed 	vabs.f32	s25, s27
 8012bde:	eeb0 bace 	vabs.f32	s22, s28
 8012be2:	46b2      	mov	sl, r6
 8012be4:	e062      	b.n	8012cac <iNemoEngine_API_Update+0x320c>
 8012be6:	eddf 7a47 	vldr	s15, [pc, #284]	@ 8012d04 <iNemoEngine_API_Update+0x3264>
 8012bea:	eeb4 cae7 	vcmpe.f32	s24, s15
 8012bee:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012bf2:	f280 82d3 	bge.w	801319c <iNemoEngine_API_Update+0x36fc>
 8012bf6:	eddf 7a44 	vldr	s15, [pc, #272]	@ 8012d08 <iNemoEngine_API_Update+0x3268>
 8012bfa:	eeb4 cae7 	vcmpe.f32	s24, s15
 8012bfe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012c02:	f300 82e5 	bgt.w	80131d0 <iNemoEngine_API_Update+0x3730>
 8012c06:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 8012c0a:	f001 fedd 	bl	80149c8 <ceil>
 8012c0e:	ec51 0b10 	vmov	r0, r1, d0
 8012c12:	f7ed ff45 	bl	8000aa0 <__aeabi_d2f>
 8012c16:	4603      	mov	r3, r0
 8012c18:	eeb4 bae9 	vcmpe.f32	s22, s19
 8012c1c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012c20:	f8ca 3000 	str.w	r3, [sl]
 8012c24:	d550      	bpl.n	8012cc8 <iNemoEngine_API_Update+0x3228>
 8012c26:	eddf 7a37 	vldr	s15, [pc, #220]	@ 8012d04 <iNemoEngine_API_Update+0x3264>
 8012c2a:	eeb4 dae7 	vcmpe.f32	s26, s15
 8012c2e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012c32:	f280 82a9 	bge.w	8013188 <iNemoEngine_API_Update+0x36e8>
 8012c36:	eddf 7a34 	vldr	s15, [pc, #208]	@ 8012d08 <iNemoEngine_API_Update+0x3268>
 8012c3a:	eeb4 dae7 	vcmpe.f32	s26, s15
 8012c3e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012c42:	f300 82c2 	bgt.w	80131ca <iNemoEngine_API_Update+0x372a>
 8012c46:	ed9d 0b0e 	vldr	d0, [sp, #56]	@ 0x38
 8012c4a:	f001 febd 	bl	80149c8 <ceil>
 8012c4e:	ec51 0b10 	vmov	r0, r1, d0
 8012c52:	f7ed ff25 	bl	8000aa0 <__aeabi_d2f>
 8012c56:	4603      	mov	r3, r0
 8012c58:	eddd 7a03 	vldr	s15, [sp, #12]
 8012c5c:	f8ca 3004 	str.w	r3, [sl, #4]
 8012c60:	eef4 7ae9 	vcmpe.f32	s15, s19
 8012c64:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012c68:	f140 8166 	bpl.w	8012f38 <iNemoEngine_API_Update+0x3498>
 8012c6c:	eddf 7a25 	vldr	s15, [pc, #148]	@ 8012d04 <iNemoEngine_API_Update+0x3264>
 8012c70:	eef4 bae7 	vcmpe.f32	s23, s15
 8012c74:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012c78:	f280 829a 	bge.w	80131b0 <iNemoEngine_API_Update+0x3710>
 8012c7c:	eddf 7a22 	vldr	s15, [pc, #136]	@ 8012d08 <iNemoEngine_API_Update+0x3268>
 8012c80:	eef4 bae7 	vcmpe.f32	s23, s15
 8012c84:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012c88:	f300 829c 	bgt.w	80131c4 <iNemoEngine_API_Update+0x3724>
 8012c8c:	ed9d 0b16 	vldr	d0, [sp, #88]	@ 0x58
 8012c90:	f001 fe9a 	bl	80149c8 <ceil>
 8012c94:	ec51 0b10 	vmov	r0, r1, d0
 8012c98:	f7ed ff02 	bl	8000aa0 <__aeabi_d2f>
 8012c9c:	4603      	mov	r3, r0
 8012c9e:	f8ca 3008 	str.w	r3, [sl, #8]
 8012ca2:	f10a 0a0c 	add.w	sl, sl, #12
 8012ca6:	45ca      	cmp	sl, r9
 8012ca8:	f000 814f 	beq.w	8012f4a <iNemoEngine_API_Update+0x34aa>
 8012cac:	eef4 cae9 	vcmpe.f32	s25, s19
 8012cb0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012cb4:	d497      	bmi.n	8012be6 <iNemoEngine_API_Update+0x3146>
 8012cb6:	ee1d 3a90 	vmov	r3, s27
 8012cba:	eeb4 bae9 	vcmpe.f32	s22, s19
 8012cbe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012cc2:	f8ca 3000 	str.w	r3, [sl]
 8012cc6:	d4ae      	bmi.n	8012c26 <iNemoEngine_API_Update+0x3186>
 8012cc8:	ee1e 3a10 	vmov	r3, s28
 8012ccc:	e7c4      	b.n	8012c58 <iNemoEngine_API_Update+0x31b8>
 8012cce:	ed9d 0b14 	vldr	d0, [sp, #80]	@ 0x50
 8012cd2:	f001 fef5 	bl	8014ac0 <floor>
 8012cd6:	ec51 0b10 	vmov	r0, r1, d0
 8012cda:	f7ed fee1 	bl	8000aa0 <__aeabi_d2f>
 8012cde:	4603      	mov	r3, r0
 8012ce0:	e6eb      	b.n	8012aba <iNemoEngine_API_Update+0x301a>
 8012ce2:	bf00      	nop
 8012ce4:	3a7001e0 	.word	0x3a7001e0
 8012ce8:	3a000100 	.word	0x3a000100
 8012cec:	3a8c0118 	.word	0x3a8c0118
 8012cf0:	44888777 	.word	0x44888777
 8012cf4:	4b000000 	.word	0x4b000000
 8012cf8:	39f001e1 	.word	0x39f001e1
 8012cfc:	b9f001e1 	.word	0xb9f001e1
 8012d00:	44fffe00 	.word	0x44fffe00
 8012d04:	39800100 	.word	0x39800100
 8012d08:	b9800100 	.word	0xb9800100
 8012d0c:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 8012d10:	f001 fed6 	bl	8014ac0 <floor>
 8012d14:	ec51 0b10 	vmov	r0, r1, d0
 8012d18:	f7ed fec2 	bl	8000aa0 <__aeabi_d2f>
 8012d1c:	4603      	mov	r3, r0
 8012d1e:	e6ac      	b.n	8012a7a <iNemoEngine_API_Update+0x2fda>
 8012d20:	ed9d 0b18 	vldr	d0, [sp, #96]	@ 0x60
 8012d24:	f001 fecc 	bl	8014ac0 <floor>
 8012d28:	ec51 0b10 	vmov	r0, r1, d0
 8012d2c:	f7ed feb8 	bl	8000aa0 <__aeabi_d2f>
 8012d30:	4603      	mov	r3, r0
 8012d32:	e6e4      	b.n	8012afe <iNemoEngine_API_Update+0x305e>
 8012d34:	464b      	mov	r3, r9
 8012d36:	e6e2      	b.n	8012afe <iNemoEngine_API_Update+0x305e>
 8012d38:	464b      	mov	r3, r9
 8012d3a:	e6be      	b.n	8012aba <iNemoEngine_API_Update+0x301a>
 8012d3c:	464b      	mov	r3, r9
 8012d3e:	e69c      	b.n	8012a7a <iNemoEngine_API_Update+0x2fda>
 8012d40:	f04f 557e 	mov.w	r5, #1065353216	@ 0x3f800000
 8012d44:	4bb1      	ldr	r3, [pc, #708]	@ (801300c <iNemoEngine_API_Update+0x356c>)
 8012d46:	f8c7 31c8 	str.w	r3, [r7, #456]	@ 0x1c8
 8012d4a:	2100      	movs	r1, #0
 8012d4c:	f8c7 51cc 	str.w	r5, [r7, #460]	@ 0x1cc
 8012d50:	f8c7 51d0 	str.w	r5, [r7, #464]	@ 0x1d0
 8012d54:	f887 11ac 	strb.w	r1, [r7, #428]	@ 0x1ac
 8012d58:	f44f 72a2 	mov.w	r2, #324	@ 0x144
 8012d5c:	f507 70ea 	add.w	r0, r7, #468	@ 0x1d4
 8012d60:	f001 fbfc 	bl	801455c <memset>
 8012d64:	ed97 6a02 	vldr	s12, [r7, #8]
 8012d68:	eddf 7aa9 	vldr	s15, [pc, #676]	@ 8013010 <iNemoEngine_API_Update+0x3570>
 8012d6c:	eddf 5aa9 	vldr	s11, [pc, #676]	@ 8013014 <iNemoEngine_API_Update+0x3574>
 8012d70:	ed9f 5aa9 	vldr	s10, [pc, #676]	@ 8013018 <iNemoEngine_API_Update+0x3578>
 8012d74:	eddf 3aa9 	vldr	s7, [pc, #676]	@ 801301c <iNemoEngine_API_Update+0x357c>
 8012d78:	ed9f 4aa9 	vldr	s8, [pc, #676]	@ 8013020 <iNemoEngine_API_Update+0x3580>
 8012d7c:	f8c7 50c4 	str.w	r5, [r7, #196]	@ 0xc4
 8012d80:	ee66 7a27 	vmul.f32	s15, s12, s15
 8012d84:	2300      	movs	r3, #0
 8012d86:	edc7 7a34 	vstr	s15, [r7, #208]	@ 0xd0
 8012d8a:	eddf 7aa6 	vldr	s15, [pc, #664]	@ 8013024 <iNemoEngine_API_Update+0x3584>
 8012d8e:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8012d92:	ee66 7a27 	vmul.f32	s15, s12, s15
 8012d96:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
 8012d9a:	edc7 7a4e 	vstr	s15, [r7, #312]	@ 0x138
 8012d9e:	eddf 7aa2 	vldr	s15, [pc, #648]	@ 8013028 <iNemoEngine_API_Update+0x3588>
 8012da2:	4ba2      	ldr	r3, [pc, #648]	@ (801302c <iNemoEngine_API_Update+0x358c>)
 8012da4:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 8012da8:	ee66 7a27 	vmul.f32	s15, s12, s15
 8012dac:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8012db0:	edc7 7a50 	vstr	s15, [r7, #320]	@ 0x140
 8012db4:	eddf 7a9e 	vldr	s15, [pc, #632]	@ 8013030 <iNemoEngine_API_Update+0x3590>
 8012db8:	4b9e      	ldr	r3, [pc, #632]	@ (8013034 <iNemoEngine_API_Update+0x3594>)
 8012dba:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 8012dbe:	ee66 7a27 	vmul.f32	s15, s12, s15
 8012dc2:	4b9d      	ldr	r3, [pc, #628]	@ (8013038 <iNemoEngine_API_Update+0x3598>)
 8012dc4:	edc7 7a38 	vstr	s15, [r7, #224]	@ 0xe0
 8012dc8:	eddf 7a9c 	vldr	s15, [pc, #624]	@ 801303c <iNemoEngine_API_Update+0x359c>
 8012dcc:	f8c7 313c 	str.w	r3, [r7, #316]	@ 0x13c
 8012dd0:	ee66 7a27 	vmul.f32	s15, s12, s15
 8012dd4:	4b9a      	ldr	r3, [pc, #616]	@ (8013040 <iNemoEngine_API_Update+0x35a0>)
 8012dd6:	edc7 7a52 	vstr	s15, [r7, #328]	@ 0x148
 8012dda:	f8c7 3144 	str.w	r3, [r7, #324]	@ 0x144
 8012dde:	eddf 7a99 	vldr	s15, [pc, #612]	@ 8013044 <iNemoEngine_API_Update+0x35a4>
 8012de2:	4b99      	ldr	r3, [pc, #612]	@ (8013048 <iNemoEngine_API_Update+0x35a8>)
 8012de4:	f8c7 314c 	str.w	r3, [r7, #332]	@ 0x14c
 8012de8:	4b98      	ldr	r3, [pc, #608]	@ (801304c <iNemoEngine_API_Update+0x35ac>)
 8012dea:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 8012dee:	ee66 5a25 	vmul.f32	s11, s12, s11
 8012df2:	4b97      	ldr	r3, [pc, #604]	@ (8013050 <iNemoEngine_API_Update+0x35b0>)
 8012df4:	f8c7 31d4 	str.w	r3, [r7, #468]	@ 0x1d4
 8012df8:	ee26 5a05 	vmul.f32	s10, s12, s10
 8012dfc:	ee66 7a27 	vmul.f32	s15, s12, s15
 8012e00:	f8c7 31fc 	str.w	r3, [r7, #508]	@ 0x1fc
 8012e04:	f8c7 3224 	str.w	r3, [r7, #548]	@ 0x224
 8012e08:	f8c7 324c 	str.w	r3, [r7, #588]	@ 0x24c
 8012e0c:	f8c7 3274 	str.w	r3, [r7, #628]	@ 0x274
 8012e10:	f8c7 329c 	str.w	r3, [r7, #668]	@ 0x29c
 8012e14:	f8c7 32c4 	str.w	r3, [r7, #708]	@ 0x2c4
 8012e18:	f8c7 32ec 	str.w	r3, [r7, #748]	@ 0x2ec
 8012e1c:	f8c7 3314 	str.w	r3, [r7, #788]	@ 0x314
 8012e20:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8012e24:	f8c7 512c 	str.w	r5, [r7, #300]	@ 0x12c
 8012e28:	f8c7 50cc 	str.w	r5, [r7, #204]	@ 0xcc
 8012e2c:	f8c7 5134 	str.w	r5, [r7, #308]	@ 0x134
 8012e30:	edc7 7a3a 	vstr	s15, [r7, #232]	@ 0xe8
 8012e34:	eddf 6a87 	vldr	s13, [pc, #540]	@ 8013054 <iNemoEngine_API_Update+0x35b4>
 8012e38:	ed9f 7a87 	vldr	s14, [pc, #540]	@ 8013058 <iNemoEngine_API_Update+0x35b8>
 8012e3c:	eddf 7a87 	vldr	s15, [pc, #540]	@ 801305c <iNemoEngine_API_Update+0x35bc>
 8012e40:	eddf 4a87 	vldr	s9, [pc, #540]	@ 8013060 <iNemoEngine_API_Update+0x35c0>
 8012e44:	edc7 5a32 	vstr	s11, [r7, #200]	@ 0xc8
 8012e48:	edc7 5a4c 	vstr	s11, [r7, #304]	@ 0x130
 8012e4c:	ed87 5a36 	vstr	s10, [r7, #216]	@ 0xd8
 8012e50:	ed87 5a54 	vstr	s10, [r7, #336]	@ 0x150
 8012e54:	f8c7 317c 	str.w	r3, [r7, #380]	@ 0x17c
 8012e58:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
 8012e5c:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
 8012e60:	f04f 537d 	mov.w	r3, #1061158912	@ 0x3f400000
 8012e64:	eeb6 2a00 	vmov.f32	s4, #96	@ 0x3f000000  0.5
 8012e68:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 8012e6c:	f04f 537f 	mov.w	r3, #1069547520	@ 0x3fc00000
 8012e70:	ee66 6a26 	vmul.f32	s13, s12, s13
 8012e74:	ee26 7a07 	vmul.f32	s14, s12, s14
 8012e78:	ee66 7a27 	vmul.f32	s15, s12, s15
 8012e7c:	ee66 2a23 	vmul.f32	s5, s12, s7
 8012e80:	ee26 3a02 	vmul.f32	s6, s12, s4
 8012e84:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
 8012e88:	ee66 4a24 	vmul.f32	s9, s12, s9
 8012e8c:	4b75      	ldr	r3, [pc, #468]	@ (8013064 <iNemoEngine_API_Update+0x35c4>)
 8012e8e:	4a76      	ldr	r2, [pc, #472]	@ (8013068 <iNemoEngine_API_Update+0x35c8>)
 8012e90:	f8c7 3184 	str.w	r3, [r7, #388]	@ 0x184
 8012e94:	ee66 1a04 	vmul.f32	s3, s12, s8
 8012e98:	4b74      	ldr	r3, [pc, #464]	@ (801306c <iNemoEngine_API_Update+0x35cc>)
 8012e9a:	f8df e1ec 	ldr.w	lr, [pc, #492]	@ 8013088 <iNemoEngine_API_Update+0x35e8>
 8012e9e:	f8df c1ec 	ldr.w	ip, [pc, #492]	@ 801308c <iNemoEngine_API_Update+0x35ec>
 8012ea2:	4e73      	ldr	r6, [pc, #460]	@ (8013070 <iNemoEngine_API_Update+0x35d0>)
 8012ea4:	4d73      	ldr	r5, [pc, #460]	@ (8013074 <iNemoEngine_API_Update+0x35d4>)
 8012ea6:	4874      	ldr	r0, [pc, #464]	@ (8013078 <iNemoEngine_API_Update+0x35d8>)
 8012ea8:	4974      	ldr	r1, [pc, #464]	@ (801307c <iNemoEngine_API_Update+0x35dc>)
 8012eaa:	f8c7 318c 	str.w	r3, [r7, #396]	@ 0x18c
 8012eae:	edc7 3a3d 	vstr	s7, [r7, #244]	@ 0xf4
 8012eb2:	f8c7 e15c 	str.w	lr, [r7, #348]	@ 0x15c
 8012eb6:	f8c7 c0fc 	str.w	ip, [r7, #252]	@ 0xfc
 8012eba:	f8c7 6164 	str.w	r6, [r7, #356]	@ 0x164
 8012ebe:	f8c7 516c 	str.w	r5, [r7, #364]	@ 0x16c
 8012ec2:	f8c7 0174 	str.w	r0, [r7, #372]	@ 0x174
 8012ec6:	edc7 1a46 	vstr	s3, [r7, #280]	@ 0x118
 8012eca:	edc7 4a60 	vstr	s9, [r7, #384]	@ 0x180
 8012ece:	f8c7 119c 	str.w	r1, [r7, #412]	@ 0x19c
 8012ed2:	ed87 2a66 	vstr	s4, [r7, #408]	@ 0x198
 8012ed6:	ed87 4a65 	vstr	s8, [r7, #404]	@ 0x194
 8012eda:	f8c7 2154 	str.w	r2, [r7, #340]	@ 0x154
 8012ede:	f8c7 210c 	str.w	r2, [r7, #268]	@ 0x10c
 8012ee2:	edc7 6a3c 	vstr	s13, [r7, #240]	@ 0xf0
 8012ee6:	edc7 6a56 	vstr	s13, [r7, #344]	@ 0x158
 8012eea:	ed87 7a3e 	vstr	s14, [r7, #248]	@ 0xf8
 8012eee:	ed87 7a58 	vstr	s14, [r7, #352]	@ 0x160
 8012ef2:	edc7 7a40 	vstr	s15, [r7, #256]	@ 0x100
 8012ef6:	edc7 7a5a 	vstr	s15, [r7, #360]	@ 0x168
 8012efa:	edc7 2a42 	vstr	s5, [r7, #264]	@ 0x108
 8012efe:	edc7 2a5c 	vstr	s5, [r7, #368]	@ 0x170
 8012f02:	ed87 3a44 	vstr	s6, [r7, #272]	@ 0x110
 8012f06:	ed87 3a5e 	vstr	s6, [r7, #376]	@ 0x178
 8012f0a:	ed87 6a48 	vstr	s12, [r7, #288]	@ 0x120
 8012f0e:	ed87 6a62 	vstr	s12, [r7, #392]	@ 0x188
 8012f12:	edc7 5a64 	vstr	s11, [r7, #400]	@ 0x190
 8012f16:	787b      	ldrb	r3, [r7, #1]
 8012f18:	2b00      	cmp	r3, #0
 8012f1a:	f000 81a7 	beq.w	801326c <iNemoEngine_API_Update+0x37cc>
 8012f1e:	f507 6314 	add.w	r3, r7, #2368	@ 0x940
 8012f22:	932b      	str	r3, [sp, #172]	@ 0xac
 8012f24:	f607 1344 	addw	r3, r7, #2372	@ 0x944
 8012f28:	932c      	str	r3, [sp, #176]	@ 0xb0
 8012f2a:	f607 1348 	addw	r3, r7, #2376	@ 0x948
 8012f2e:	932d      	str	r3, [sp, #180]	@ 0xb4
 8012f30:	2300      	movs	r3, #0
 8012f32:	707b      	strb	r3, [r7, #1]
 8012f34:	f7fd b8ad 	b.w	8010092 <iNemoEngine_API_Update+0x5f2>
 8012f38:	ee1a 3a90 	vmov	r3, s21
 8012f3c:	f10a 0a0c 	add.w	sl, sl, #12
 8012f40:	f84a 3c04 	str.w	r3, [sl, #-4]
 8012f44:	45ca      	cmp	sl, r9
 8012f46:	f47f aeb1 	bne.w	8012cac <iNemoEngine_API_Update+0x320c>
 8012f4a:	f897 a791 	ldrb.w	sl, [r7, #1937]	@ 0x791
 8012f4e:	f1ba 0f00 	cmp.w	sl, #0
 8012f52:	f000 87f3 	beq.w	8013f3c <iNemoEngine_API_Update+0x449c>
 8012f56:	eddf 7a4a 	vldr	s15, [pc, #296]	@ 8013080 <iNemoEngine_API_Update+0x35e0>
 8012f5a:	ed9d 7a10 	vldr	s14, [sp, #64]	@ 0x40
 8012f5e:	ee6f daa7 	vmul.f32	s27, s31, s15
 8012f62:	eef6 9a00 	vmov.f32	s19, #96	@ 0x3f000000  0.5
 8012f66:	ee67 aa27 	vmul.f32	s21, s14, s15
 8012f6a:	ee2f ea27 	vmul.f32	s28, s30, s15
 8012f6e:	ee7d 7ae9 	vsub.f32	s15, s27, s19
 8012f72:	eef0 caed 	vabs.f32	s25, s27
 8012f76:	ee17 0a90 	vmov	r0, s15
 8012f7a:	f7ed fa89 	bl	8000490 <__aeabi_f2d>
 8012f7e:	ee7d 7aa9 	vadd.f32	s15, s27, s19
 8012f82:	e9cd 010a 	strd	r0, r1, [sp, #40]	@ 0x28
 8012f86:	ee17 0a90 	vmov	r0, s15
 8012f8a:	f7ed fa81 	bl	8000490 <__aeabi_f2d>
 8012f8e:	ee7e 7a69 	vsub.f32	s15, s28, s19
 8012f92:	e9cd 010c 	strd	r0, r1, [sp, #48]	@ 0x30
 8012f96:	ee17 0a90 	vmov	r0, s15
 8012f9a:	f7ed fa79 	bl	8000490 <__aeabi_f2d>
 8012f9e:	ee7e 7a29 	vadd.f32	s15, s28, s19
 8012fa2:	e9cd 0114 	strd	r0, r1, [sp, #80]	@ 0x50
 8012fa6:	ee17 0a90 	vmov	r0, s15
 8012faa:	f7ed fa71 	bl	8000490 <__aeabi_f2d>
 8012fae:	ee7a 7ae9 	vsub.f32	s15, s21, s19
 8012fb2:	e9cd 0116 	strd	r0, r1, [sp, #88]	@ 0x58
 8012fb6:	ee17 0a90 	vmov	r0, s15
 8012fba:	f7ed fa69 	bl	8000490 <__aeabi_f2d>
 8012fbe:	ee7a 7aa9 	vadd.f32	s15, s21, s19
 8012fc2:	4602      	mov	r2, r0
 8012fc4:	460b      	mov	r3, r1
 8012fc6:	ee17 0a90 	vmov	r0, s15
 8012fca:	e9cd 2318 	strd	r2, r3, [sp, #96]	@ 0x60
 8012fce:	f7ed fa5f 	bl	8000490 <__aeabi_f2d>
 8012fd2:	f507 63f3 	add.w	r3, r7, #1944	@ 0x798
 8012fd6:	eef0 7aea 	vabs.f32	s15, s21
 8012fda:	220c      	movs	r2, #12
 8012fdc:	fb12 320a 	smlabb	r2, r2, sl, r3
 8012fe0:	edcd 7a03 	vstr	s15, [sp, #12]
 8012fe4:	eef0 7a4d 	vmov.f32	s15, s26
 8012fe8:	e9cd 011a 	strd	r0, r1, [sp, #104]	@ 0x68
 8012fec:	eeb0 da6e 	vmov.f32	s26, s29
 8012ff0:	eddf 9a24 	vldr	s19, [pc, #144]	@ 8013084 <iNemoEngine_API_Update+0x35e4>
 8012ff4:	930e      	str	r3, [sp, #56]	@ 0x38
 8012ff6:	eef0 ea6b 	vmov.f32	s29, s23
 8012ffa:	eeb0 bace 	vabs.f32	s22, s28
 8012ffe:	eef0 ba49 	vmov.f32	s23, s18
 8013002:	469a      	mov	sl, r3
 8013004:	4691      	mov	r9, r2
 8013006:	eeb0 9a67 	vmov.f32	s18, s15
 801300a:	e0ac      	b.n	8013166 <iNemoEngine_API_Update+0x36c6>
 801300c:	bf666666 	.word	0xbf666666
 8013010:	3d072b02 	.word	0x3d072b02
 8013014:	3ca3d70a 	.word	0x3ca3d70a
 8013018:	3d4ccccd 	.word	0x3d4ccccd
 801301c:	3ecccccd 	.word	0x3ecccccd
 8013020:	3f4ccccd 	.word	0x3f4ccccd
 8013024:	3cb43958 	.word	0x3cb43958
 8013028:	3cf5c28f 	.word	0x3cf5c28f
 801302c:	3eb33333 	.word	0x3eb33333
 8013030:	3d75c28f 	.word	0x3d75c28f
 8013034:	3ee66666 	.word	0x3ee66666
 8013038:	3f866666 	.word	0x3f866666
 801303c:	3d23d70a 	.word	0x3d23d70a
 8013040:	3f8ccccd 	.word	0x3f8ccccd
 8013044:	3d8f5c29 	.word	0x3d8f5c29
 8013048:	3f933333 	.word	0x3f933333
 801304c:	3ebd70a4 	.word	0x3ebd70a4
 8013050:	40a00000 	.word	0x40a00000
 8013054:	3dcccccd 	.word	0x3dcccccd
 8013058:	3e4ccccd 	.word	0x3e4ccccd
 801305c:	3e99999a 	.word	0x3e99999a
 8013060:	3f666666 	.word	0x3f666666
 8013064:	40200000 	.word	0x40200000
 8013068:	3f99999a 	.word	0x3f99999a
 801306c:	40400000 	.word	0x40400000
 8013070:	3fb9999a 	.word	0x3fb9999a
 8013074:	3fcccccd 	.word	0x3fcccccd
 8013078:	3fe66666 	.word	0x3fe66666
 801307c:	3f333333 	.word	0x3f333333
 8013080:	446a0ccd 	.word	0x446a0ccd
 8013084:	4b000000 	.word	0x4b000000
 8013088:	3fa66666 	.word	0x3fa66666
 801308c:	3f19999a 	.word	0x3f19999a
 8013090:	3cfaad3b 	.word	0x3cfaad3b
 8013094:	bcfaad3b 	.word	0xbcfaad3b
 8013098:	80000000 	.word	0x80000000
 801309c:	eddd 7a1d 	vldr	s15, [sp, #116]	@ 0x74
 80130a0:	ed1f 7a05 	vldr	s14, [pc, #-20]	@ 8013090 <iNemoEngine_API_Update+0x35f0>
 80130a4:	eef4 7ac7 	vcmpe.f32	s15, s14
 80130a8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80130ac:	f280 80b1 	bge.w	8013212 <iNemoEngine_API_Update+0x3772>
 80130b0:	ed1f 7a08 	vldr	s14, [pc, #-32]	@ 8013094 <iNemoEngine_API_Update+0x35f4>
 80130b4:	eef4 7ac7 	vcmpe.f32	s15, s14
 80130b8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80130bc:	f300 80c3 	bgt.w	8013246 <iNemoEngine_API_Update+0x37a6>
 80130c0:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 80130c4:	f001 fc80 	bl	80149c8 <ceil>
 80130c8:	ec51 0b10 	vmov	r0, r1, d0
 80130cc:	f7ed fce8 	bl	8000aa0 <__aeabi_d2f>
 80130d0:	4603      	mov	r3, r0
 80130d2:	eeb4 bae9 	vcmpe.f32	s22, s19
 80130d6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80130da:	f8ca 3000 	str.w	r3, [sl]
 80130de:	d550      	bpl.n	8013182 <iNemoEngine_API_Update+0x36e2>
 80130e0:	eddd 7a1e 	vldr	s15, [sp, #120]	@ 0x78
 80130e4:	ed1f 7a16 	vldr	s14, [pc, #-88]	@ 8013090 <iNemoEngine_API_Update+0x35f0>
 80130e8:	eef4 7ac7 	vcmpe.f32	s15, s14
 80130ec:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80130f0:	f280 8085 	bge.w	80131fe <iNemoEngine_API_Update+0x375e>
 80130f4:	ed1f 7a19 	vldr	s14, [pc, #-100]	@ 8013094 <iNemoEngine_API_Update+0x35f4>
 80130f8:	eef4 7ac7 	vcmpe.f32	s15, s14
 80130fc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8013100:	f300 809e 	bgt.w	8013240 <iNemoEngine_API_Update+0x37a0>
 8013104:	ed9d 0b14 	vldr	d0, [sp, #80]	@ 0x50
 8013108:	f001 fc5e 	bl	80149c8 <ceil>
 801310c:	ec51 0b10 	vmov	r0, r1, d0
 8013110:	f7ed fcc6 	bl	8000aa0 <__aeabi_d2f>
 8013114:	4603      	mov	r3, r0
 8013116:	eddd 7a03 	vldr	s15, [sp, #12]
 801311a:	f8ca 3004 	str.w	r3, [sl, #4]
 801311e:	eef4 7ae9 	vcmpe.f32	s15, s19
 8013122:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8013126:	d556      	bpl.n	80131d6 <iNemoEngine_API_Update+0x3736>
 8013128:	eddd 7a08 	vldr	s15, [sp, #32]
 801312c:	ed1f 7a28 	vldr	s14, [pc, #-160]	@ 8013090 <iNemoEngine_API_Update+0x35f0>
 8013130:	eef4 7ac7 	vcmpe.f32	s15, s14
 8013134:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8013138:	da75      	bge.n	8013226 <iNemoEngine_API_Update+0x3786>
 801313a:	ed1f 7a2a 	vldr	s14, [pc, #-168]	@ 8013094 <iNemoEngine_API_Update+0x35f4>
 801313e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8013142:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8013146:	dc78      	bgt.n	801323a <iNemoEngine_API_Update+0x379a>
 8013148:	ed9d 0b18 	vldr	d0, [sp, #96]	@ 0x60
 801314c:	f001 fc3c 	bl	80149c8 <ceil>
 8013150:	ec51 0b10 	vmov	r0, r1, d0
 8013154:	f7ed fca4 	bl	8000aa0 <__aeabi_d2f>
 8013158:	4603      	mov	r3, r0
 801315a:	f8ca 3008 	str.w	r3, [sl, #8]
 801315e:	f10a 0a0c 	add.w	sl, sl, #12
 8013162:	45ca      	cmp	sl, r9
 8013164:	d03f      	beq.n	80131e6 <iNemoEngine_API_Update+0x3746>
 8013166:	eef4 cae9 	vcmpe.f32	s25, s19
 801316a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801316e:	d495      	bmi.n	801309c <iNemoEngine_API_Update+0x35fc>
 8013170:	ee1d 3a90 	vmov	r3, s27
 8013174:	eeb4 bae9 	vcmpe.f32	s22, s19
 8013178:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801317c:	f8ca 3000 	str.w	r3, [sl]
 8013180:	d4ae      	bmi.n	80130e0 <iNemoEngine_API_Update+0x3640>
 8013182:	ee1e 3a10 	vmov	r3, s28
 8013186:	e7c6      	b.n	8013116 <iNemoEngine_API_Update+0x3676>
 8013188:	ed9d 0b14 	vldr	d0, [sp, #80]	@ 0x50
 801318c:	f001 fc98 	bl	8014ac0 <floor>
 8013190:	ec51 0b10 	vmov	r0, r1, d0
 8013194:	f7ed fc84 	bl	8000aa0 <__aeabi_d2f>
 8013198:	4603      	mov	r3, r0
 801319a:	e55d      	b.n	8012c58 <iNemoEngine_API_Update+0x31b8>
 801319c:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 80131a0:	f001 fc8e 	bl	8014ac0 <floor>
 80131a4:	ec51 0b10 	vmov	r0, r1, d0
 80131a8:	f7ed fc7a 	bl	8000aa0 <__aeabi_d2f>
 80131ac:	4603      	mov	r3, r0
 80131ae:	e533      	b.n	8012c18 <iNemoEngine_API_Update+0x3178>
 80131b0:	ed9d 0b18 	vldr	d0, [sp, #96]	@ 0x60
 80131b4:	f001 fc84 	bl	8014ac0 <floor>
 80131b8:	ec51 0b10 	vmov	r0, r1, d0
 80131bc:	f7ed fc70 	bl	8000aa0 <__aeabi_d2f>
 80131c0:	4603      	mov	r3, r0
 80131c2:	e56c      	b.n	8012c9e <iNemoEngine_API_Update+0x31fe>
 80131c4:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 80131c8:	e569      	b.n	8012c9e <iNemoEngine_API_Update+0x31fe>
 80131ca:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 80131ce:	e543      	b.n	8012c58 <iNemoEngine_API_Update+0x31b8>
 80131d0:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 80131d4:	e520      	b.n	8012c18 <iNemoEngine_API_Update+0x3178>
 80131d6:	ee1a 3a90 	vmov	r3, s21
 80131da:	f10a 0a0c 	add.w	sl, sl, #12
 80131de:	f84a 3c04 	str.w	r3, [sl, #-4]
 80131e2:	45ca      	cmp	sl, r9
 80131e4:	d1bf      	bne.n	8013166 <iNemoEngine_API_Update+0x36c6>
 80131e6:	eef0 7a49 	vmov.f32	s15, s18
 80131ea:	eeb0 9a6b 	vmov.f32	s18, s23
 80131ee:	eef0 ba6e 	vmov.f32	s23, s29
 80131f2:	eef0 ea4d 	vmov.f32	s29, s26
 80131f6:	eeb0 da67 	vmov.f32	s26, s15
 80131fa:	f7fc bf5e 	b.w	80100ba <iNemoEngine_API_Update+0x61a>
 80131fe:	ed9d 0b16 	vldr	d0, [sp, #88]	@ 0x58
 8013202:	f001 fc5d 	bl	8014ac0 <floor>
 8013206:	ec51 0b10 	vmov	r0, r1, d0
 801320a:	f7ed fc49 	bl	8000aa0 <__aeabi_d2f>
 801320e:	4603      	mov	r3, r0
 8013210:	e781      	b.n	8013116 <iNemoEngine_API_Update+0x3676>
 8013212:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 8013216:	f001 fc53 	bl	8014ac0 <floor>
 801321a:	ec51 0b10 	vmov	r0, r1, d0
 801321e:	f7ed fc3f 	bl	8000aa0 <__aeabi_d2f>
 8013222:	4603      	mov	r3, r0
 8013224:	e755      	b.n	80130d2 <iNemoEngine_API_Update+0x3632>
 8013226:	ed9d 0b1a 	vldr	d0, [sp, #104]	@ 0x68
 801322a:	f001 fc49 	bl	8014ac0 <floor>
 801322e:	ec51 0b10 	vmov	r0, r1, d0
 8013232:	f7ed fc35 	bl	8000aa0 <__aeabi_d2f>
 8013236:	4603      	mov	r3, r0
 8013238:	e78f      	b.n	801315a <iNemoEngine_API_Update+0x36ba>
 801323a:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 801323e:	e78c      	b.n	801315a <iNemoEngine_API_Update+0x36ba>
 8013240:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8013244:	e767      	b.n	8013116 <iNemoEngine_API_Update+0x3676>
 8013246:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 801324a:	e742      	b.n	80130d2 <iNemoEngine_API_Update+0x3632>
 801324c:	edd7 ea4b 	vldr	s29, [r7, #300]	@ 0x12c
 8013250:	ee2a aa2e 	vmul.f32	s20, s20, s29
 8013254:	f7fd bfd2 	b.w	80111fc <iNemoEngine_API_Update+0x175c>
 8013258:	edd7 ea63 	vldr	s29, [r7, #396]	@ 0x18c
 801325c:	ee2a aa2e 	vmul.f32	s20, s20, s29
 8013260:	f7fd bfcc 	b.w	80111fc <iNemoEngine_API_Update+0x175c>
 8013264:	ed97 9a49 	vldr	s18, [r7, #292]	@ 0x124
 8013268:	f7fd be41 	b.w	8010eee <iNemoEngine_API_Update+0x144e>
 801326c:	f507 6314 	add.w	r3, r7, #2368	@ 0x940
 8013270:	f607 1244 	addw	r2, r7, #2372	@ 0x944
 8013274:	f607 1148 	addw	r1, r7, #2376	@ 0x948
 8013278:	932b      	str	r3, [sp, #172]	@ 0xac
 801327a:	681b      	ldr	r3, [r3, #0]
 801327c:	f8c7 31bc 	str.w	r3, [r7, #444]	@ 0x1bc
 8013280:	6813      	ldr	r3, [r2, #0]
 8013282:	f8c7 31c0 	str.w	r3, [r7, #448]	@ 0x1c0
 8013286:	680b      	ldr	r3, [r1, #0]
 8013288:	922c      	str	r2, [sp, #176]	@ 0xb0
 801328a:	912d      	str	r1, [sp, #180]	@ 0xb4
 801328c:	f8c7 31c4 	str.w	r3, [r7, #452]	@ 0x1c4
 8013290:	e64e      	b.n	8012f30 <iNemoEngine_API_Update+0x3490>
 8013292:	f207 43b4 	addw	r3, r7, #1204	@ 0x4b4
 8013296:	ed93 0a00 	vldr	s0, [r3]
 801329a:	f507 6097 	add.w	r0, r7, #1208	@ 0x4b8
 801329e:	f7fa ff35 	bl	800e10c <dataDerivative5>
 80132a2:	f207 6324 	addw	r3, r7, #1572	@ 0x624
 80132a6:	eeb0 3a40 	vmov.f32	s6, s0
 80132aa:	f507 60c5 	add.w	r0, r7, #1576	@ 0x628
 80132ae:	ed93 0a00 	vldr	s0, [r3]
 80132b2:	f7fa ff2b 	bl	800e10c <dataDerivative5>
 80132b6:	f207 7b94 	addw	fp, r7, #1940	@ 0x794
 80132ba:	eef0 2a40 	vmov.f32	s5, s0
 80132be:	f507 60f3 	add.w	r0, r7, #1944	@ 0x798
 80132c2:	ed9b 0a00 	vldr	s0, [fp]
 80132c6:	f7fa ff21 	bl	800e10c <dataDerivative5>
 80132ca:	f9b7 3976 	ldrsh.w	r3, [r7, #2422]	@ 0x976
 80132ce:	ee07 3a90 	vmov	s15, r3
 80132d2:	3301      	adds	r3, #1
 80132d4:	eef8 5ae7 	vcvt.f32.s32	s11, s15
 80132d8:	ee07 3a90 	vmov	s15, r3
 80132dc:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80132e0:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80132e4:	ee87 6a27 	vdiv.f32	s12, s14, s15
 80132e8:	f607 106c 	addw	r0, r7, #2412	@ 0x96c
 80132ec:	f607 1168 	addw	r1, r7, #2408	@ 0x968
 80132f0:	f507 6217 	add.w	r2, r7, #2416	@ 0x970
 80132f4:	b21b      	sxth	r3, r3
 80132f6:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 80132fa:	ed90 7a00 	vldr	s14, [r0]
 80132fe:	ed91 5a00 	vldr	s10, [r1]
 8013302:	eef0 7a43 	vmov.f32	s15, s6
 8013306:	eee7 7a25 	vfma.f32	s15, s14, s11
 801330a:	eeb0 7a62 	vmov.f32	s14, s5
 801330e:	eea5 7a85 	vfma.f32	s14, s11, s10
 8013312:	ed92 5a00 	vldr	s10, [r2]
 8013316:	eef0 6a40 	vmov.f32	s13, s0
 801331a:	eee5 6a85 	vfma.f32	s13, s11, s10
 801331e:	ee67 7a86 	vmul.f32	s15, s15, s12
 8013322:	ee27 7a06 	vmul.f32	s14, s14, s12
 8013326:	ee66 6a86 	vmul.f32	s13, s13, s12
 801332a:	edc0 7a00 	vstr	s15, [r0]
 801332e:	ed81 7a00 	vstr	s14, [r1]
 8013332:	edc2 6a00 	vstr	s13, [r2]
 8013336:	f8a7 3976 	strh.w	r3, [r7, #2422]	@ 0x976
 801333a:	f47c abd8 	bne.w	800faee <iNemoEngine_API_Update+0x4e>
 801333e:	eeb6 6a00 	vmov.f32	s12, #96	@ 0x3f000000  0.5
 8013342:	ee27 7a06 	vmul.f32	s14, s14, s12
 8013346:	ee66 6a86 	vmul.f32	s13, s13, s12
 801334a:	ee67 7a86 	vmul.f32	s15, s15, s12
 801334e:	2300      	movs	r3, #0
 8013350:	ed87 7a07 	vstr	s14, [r7, #28]
 8013354:	edc7 6a08 	vstr	s13, [r7, #32]
 8013358:	edc7 7a06 	vstr	s15, [r7, #24]
 801335c:	6003      	str	r3, [r0, #0]
 801335e:	600b      	str	r3, [r1, #0]
 8013360:	6013      	str	r3, [r2, #0]
 8013362:	2300      	movs	r3, #0
 8013364:	f8a7 3976 	strh.w	r3, [r7, #2422]	@ 0x976
 8013368:	f887 3978 	strb.w	r3, [r7, #2424]	@ 0x978
 801336c:	f7fc bbbf 	b.w	800faee <iNemoEngine_API_Update+0x4e>
 8013370:	ed1f 9ab7 	vldr	s18, [pc, #-732]	@ 8013098 <iNemoEngine_API_Update+0x35f8>
 8013374:	f7fd b942 	b.w	80105fc <iNemoEngine_API_Update+0xb5c>
 8013378:	ed1f 8ab9 	vldr	s16, [pc, #-740]	@ 8013098 <iNemoEngine_API_Update+0x35f8>
 801337c:	f7fd b994 	b.w	80106a8 <iNemoEngine_API_Update+0xc08>
 8013380:	9b03      	ldr	r3, [sp, #12]
 8013382:	9309      	str	r3, [sp, #36]	@ 0x24
 8013384:	f8d7 31bc 	ldr.w	r3, [r7, #444]	@ 0x1bc
 8013388:	939f      	str	r3, [sp, #636]	@ 0x27c
 801338a:	f8d7 31c0 	ldr.w	r3, [r7, #448]	@ 0x1c0
 801338e:	93a0      	str	r3, [sp, #640]	@ 0x280
 8013390:	f8d7 31c4 	ldr.w	r3, [r7, #452]	@ 0x1c4
 8013394:	93a1      	str	r3, [sp, #644]	@ 0x284
 8013396:	2300      	movs	r3, #0
 8013398:	f887 31a0 	strb.w	r3, [r7, #416]	@ 0x1a0
 801339c:	f887 31a3 	strb.w	r3, [r7, #419]	@ 0x1a3
 80133a0:	f7fe bc68 	b.w	8011c74 <iNemoEngine_API_Update+0x21d4>
 80133a4:	ed5f eac4 	vldr	s29, [pc, #-784]	@ 8013098 <iNemoEngine_API_Update+0x35f8>
 80133a8:	f7fd b953 	b.w	8010652 <iNemoEngine_API_Update+0xbb2>
 80133ac:	ed1f 9ac6 	vldr	s18, [pc, #-792]	@ 8013098 <iNemoEngine_API_Update+0x35f8>
 80133b0:	f7fd b8bb 	b.w	801052a <iNemoEngine_API_Update+0xa8a>
 80133b4:	ed5f eac8 	vldr	s29, [pc, #-800]	@ 8013098 <iNemoEngine_API_Update+0x35f8>
 80133b8:	f7fd b88c 	b.w	80104d4 <iNemoEngine_API_Update+0xa34>
 80133bc:	ed1f 8aca 	vldr	s16, [pc, #-808]	@ 8013098 <iNemoEngine_API_Update+0x35f8>
 80133c0:	f7fd b85d 	b.w	801047e <iNemoEngine_API_Update+0x9de>
 80133c4:	ed5f eacc 	vldr	s29, [pc, #-816]	@ 8013098 <iNemoEngine_API_Update+0x35f8>
 80133c8:	f7fc bff0 	b.w	80103ac <iNemoEngine_API_Update+0x90c>
 80133cc:	ed1f 8ace 	vldr	s16, [pc, #-824]	@ 8013098 <iNemoEngine_API_Update+0x35f8>
 80133d0:	f7fc bfc1 	b.w	8010356 <iNemoEngine_API_Update+0x8b6>
 80133d4:	ed1f 9ad0 	vldr	s18, [pc, #-832]	@ 8013098 <iNemoEngine_API_Update+0x35f8>
 80133d8:	f7fc bf92 	b.w	8010300 <iNemoEngine_API_Update+0x860>
 80133dc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80133e0:	f280 836c 	bge.w	8013abc <iNemoEngine_API_Update+0x401c>
 80133e4:	ed97 3a31 	vldr	s6, [r7, #196]	@ 0xc4
 80133e8:	edd7 7a33 	vldr	s15, [r7, #204]	@ 0xcc
 80133ec:	ee75 5ae3 	vsub.f32	s11, s11, s7
 80133f0:	ee77 7ac3 	vsub.f32	s15, s15, s6
 80133f4:	ee78 3a63 	vsub.f32	s7, s16, s7
 80133f8:	ee67 7aa3 	vmul.f32	s15, s15, s7
 80133fc:	ee87 9aa5 	vdiv.f32	s18, s15, s11
 8013400:	ee39 9a03 	vadd.f32	s18, s18, s6
 8013404:	f7ff b82c 	b.w	8012460 <iNemoEngine_API_Update+0x29c0>
 8013408:	f8b7 31a6 	ldrh.w	r3, [r7, #422]	@ 0x1a6
 801340c:	3301      	adds	r3, #1
 801340e:	b29b      	uxth	r3, r3
 8013410:	2a00      	cmp	r2, #0
 8013412:	f040 85cf 	bne.w	8013fb4 <iNemoEngine_API_Update+0x4514>
 8013416:	eddf 7ae6 	vldr	s15, [pc, #920]	@ 80137b0 <iNemoEngine_API_Update+0x3d10>
 801341a:	eddf 6ae6 	vldr	s13, [pc, #920]	@ 80137b4 <iNemoEngine_API_Update+0x3d14>
 801341e:	2b31      	cmp	r3, #49	@ 0x31
 8013420:	bf98      	it	ls
 8013422:	eef0 7a66 	vmovls.f32	s15, s13
 8013426:	f8a7 31a6 	strh.w	r3, [r7, #422]	@ 0x1a6
 801342a:	f8d7 31a4 	ldr.w	r3, [r7, #420]	@ 0x1a4
 801342e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8013432:	f5b3 0f8c 	cmp.w	r3, #4587520	@ 0x460000
 8013436:	ee68 8aa7 	vmul.f32	s17, s17, s15
 801343a:	f000 85b1 	beq.w	8013fa0 <iNemoEngine_API_Update+0x4500>
 801343e:	f5b3 0fc8 	cmp.w	r3, #6553600	@ 0x640000
 8013442:	f47e adc9 	bne.w	8011fd8 <iNemoEngine_API_Update+0x2538>
 8013446:	2301      	movs	r3, #1
 8013448:	f887 31a4 	strb.w	r3, [r7, #420]	@ 0x1a4
 801344c:	f507 63c3 	add.w	r3, r7, #1560	@ 0x618
 8013450:	edd3 5a00 	vldr	s11, [r3]
 8013454:	f507 63f1 	add.w	r3, r7, #1928	@ 0x788
 8013458:	ed93 7a00 	vldr	s14, [r3]
 801345c:	f207 6314 	addw	r3, r7, #1556	@ 0x614
 8013460:	ed93 5a00 	vldr	s10, [r3]
 8013464:	ee65 4aa5 	vmul.f32	s9, s11, s11
 8013468:	f207 7384 	addw	r3, r7, #1924	@ 0x784
 801346c:	eee5 4a05 	vfma.f32	s9, s10, s10
 8013470:	a84d      	add	r0, sp, #308	@ 0x134
 8013472:	462a      	mov	r2, r5
 8013474:	edd3 6a00 	vldr	s13, [r3]
 8013478:	f207 631c 	addw	r3, r7, #1564	@ 0x61c
 801347c:	edd3 7a00 	vldr	s15, [r3]
 8013480:	eee7 4aa7 	vfma.f32	s9, s15, s15
 8013484:	f207 738c 	addw	r3, r7, #1932	@ 0x78c
 8013488:	a947      	add	r1, sp, #284	@ 0x11c
 801348a:	eeb7 4a00 	vmov.f32	s8, #112	@ 0x3f800000  1.0
 801348e:	eef1 3ae4 	vsqrt.f32	s7, s9
 8013492:	462e      	mov	r6, r5
 8013494:	4654      	mov	r4, sl
 8013496:	ee27 6a07 	vmul.f32	s12, s14, s14
 801349a:	eec4 4a23 	vdiv.f32	s9, s8, s7
 801349e:	eea6 6aa6 	vfma.f32	s12, s13, s13
 80134a2:	ee67 7aa4 	vmul.f32	s15, s15, s9
 80134a6:	ee65 5aa4 	vmul.f32	s11, s11, s9
 80134aa:	edcd 7a49 	vstr	s15, [sp, #292]	@ 0x124
 80134ae:	edd3 7a00 	vldr	s15, [r3]
 80134b2:	edcd 5a48 	vstr	s11, [sp, #288]	@ 0x120
 80134b6:	eea7 6aa7 	vfma.f32	s12, s15, s15
 80134ba:	ee25 5a24 	vmul.f32	s10, s10, s9
 80134be:	eef1 5ac6 	vsqrt.f32	s11, s12
 80134c2:	ed8d 5a47 	vstr	s10, [sp, #284]	@ 0x11c
 80134c6:	ee84 6a25 	vdiv.f32	s12, s8, s11
 80134ca:	ee27 7a06 	vmul.f32	s14, s14, s12
 80134ce:	ee67 7a86 	vmul.f32	s15, s15, s12
 80134d2:	ee66 6a86 	vmul.f32	s13, s13, s12
 80134d6:	ed8d 7a4e 	vstr	s14, [sp, #312]	@ 0x138
 80134da:	edcd 7a4f 	vstr	s15, [sp, #316]	@ 0x13c
 80134de:	edcd 6a4d 	vstr	s13, [sp, #308]	@ 0x134
 80134e2:	f7fa fef9 	bl	800e2d8 <getRotationMatrix>
 80134e6:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 80134e8:	46de      	mov	lr, fp
 80134ea:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 80134ee:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 80134f0:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 80134f4:	6836      	ldr	r6, [r6, #0]
 80134f6:	f8ce 6000 	str.w	r6, [lr]
 80134fa:	46dc      	mov	ip, fp
 80134fc:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8013500:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8013502:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8013506:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8013508:	ed9b 7a00 	vldr	s14, [fp]
 801350c:	eddb 7a01 	vldr	s15, [fp, #4]
 8013510:	6026      	str	r6, [r4, #0]
 8013512:	eeb0 7ac7 	vabs.f32	s14, s14
 8013516:	eef0 7ae7 	vabs.f32	s15, s15
 801351a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 801351e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8013522:	f100 8574 	bmi.w	801400e <iNemoEngine_API_Update+0x456e>
 8013526:	2304      	movs	r3, #4
 8013528:	2000      	movs	r0, #0
 801352a:	eef0 7a47 	vmov.f32	s15, s14
 801352e:	4699      	mov	r9, r3
 8013530:	2103      	movs	r1, #3
 8013532:	2606      	movs	r6, #6
 8013534:	f04f 0e07 	mov.w	lr, #7
 8013538:	461a      	mov	r2, r3
 801353a:	f04f 0c01 	mov.w	ip, #1
 801353e:	9004      	str	r0, [sp, #16]
 8013540:	ed9b 7a02 	vldr	s14, [fp, #8]
 8013544:	eeb0 7ac7 	vabs.f32	s14, s14
 8013548:	eeb4 7ae7 	vcmpe.f32	s14, s15
 801354c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8013550:	f300 854d 	bgt.w	8013fee <iNemoEngine_API_Update+0x454e>
 8013554:	2305      	movs	r3, #5
 8013556:	2408      	movs	r4, #8
 8013558:	e9cd 3405 	strd	r3, r4, [sp, #20]
 801355c:	2302      	movs	r3, #2
 801355e:	464c      	mov	r4, r9
 8013560:	445c      	add	r4, fp
 8013562:	4458      	add	r0, fp
 8013564:	edd4 6a00 	vldr	s13, [r4]
 8013568:	ed90 7a00 	vldr	s14, [r0]
 801356c:	9804      	ldr	r0, [sp, #16]
 801356e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8013572:	eb0a 0b8c 	add.w	fp, sl, ip, lsl #2
 8013576:	eb0a 0483 	add.w	r4, sl, r3, lsl #2
 801357a:	eb0a 0980 	add.w	r9, sl, r0, lsl #2
 801357e:	0080      	lsls	r0, r0, #2
 8013580:	9004      	str	r0, [sp, #16]
 8013582:	eb0a 0081 	add.w	r0, sl, r1, lsl #2
 8013586:	0089      	lsls	r1, r1, #2
 8013588:	9107      	str	r1, [sp, #28]
 801358a:	009b      	lsls	r3, r3, #2
 801358c:	edcb 7a00 	vstr	s15, [fp]
 8013590:	ed94 7a00 	vldr	s14, [r4]
 8013594:	edd9 7a00 	vldr	s15, [r9]
 8013598:	eec7 6a27 	vdiv.f32	s13, s14, s15
 801359c:	ea4f 098e 	mov.w	r9, lr, lsl #2
 80135a0:	edc4 6a00 	vstr	s13, [r4]
 80135a4:	eb0a 0482 	add.w	r4, sl, r2, lsl #2
 80135a8:	ed9b 6a00 	vldr	s12, [fp]
 80135ac:	ed90 7a00 	vldr	s14, [r0]
 80135b0:	edd4 7a00 	vldr	s15, [r4]
 80135b4:	eee6 7a47 	vfms.f32	s15, s12, s14
 80135b8:	edc4 7a00 	vstr	s15, [r4]
 80135bc:	edd0 7a00 	vldr	s15, [r0]
 80135c0:	9805      	ldr	r0, [sp, #20]
 80135c2:	eb0a 0180 	add.w	r1, sl, r0, lsl #2
 80135c6:	ed91 7a00 	vldr	s14, [r1]
 80135ca:	eea6 7ae7 	vfms.f32	s14, s13, s15
 80135ce:	ea4f 0b80 	mov.w	fp, r0, lsl #2
 80135d2:	00b0      	lsls	r0, r6, #2
 80135d4:	9005      	str	r0, [sp, #20]
 80135d6:	ed81 7a00 	vstr	s14, [r1]
 80135da:	eb0a 008e 	add.w	r0, sl, lr, lsl #2
 80135de:	eb0a 0186 	add.w	r1, sl, r6, lsl #2
 80135e2:	ed91 5a00 	vldr	s10, [r1]
 80135e6:	edd0 7a00 	vldr	s15, [r0]
 80135ea:	9e06      	ldr	r6, [sp, #24]
 80135ec:	eee6 7a45 	vfms.f32	s15, s12, s10
 80135f0:	eef0 5ac7 	vabs.f32	s11, s14
 80135f4:	edc0 7a00 	vstr	s15, [r0]
 80135f8:	ed91 6a00 	vldr	s12, [r1]
 80135fc:	eb0a 0186 	add.w	r1, sl, r6, lsl #2
 8013600:	edd1 7a00 	vldr	s15, [r1]
 8013604:	eee6 7ac6 	vfms.f32	s15, s13, s12
 8013608:	00b6      	lsls	r6, r6, #2
 801360a:	edc1 7a00 	vstr	s15, [r1]
 801360e:	edd4 6a00 	vldr	s13, [r4]
 8013612:	eeb0 6ae6 	vabs.f32	s12, s13
 8013616:	eef4 5ac6 	vcmpe.f32	s11, s12
 801361a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801361e:	ea4f 018c 	mov.w	r1, ip, lsl #2
 8013622:	ea4f 0482 	mov.w	r4, r2, lsl #2
 8013626:	f300 84cd 	bgt.w	8013fc4 <iNemoEngine_API_Update+0x4524>
 801362a:	ed90 6a00 	vldr	s12, [r0]
 801362e:	9804      	ldr	r0, [sp, #16]
 8013630:	eec7 1a26 	vdiv.f32	s3, s14, s13
 8013634:	eb0a 020b 	add.w	r2, sl, fp
 8013638:	4456      	add	r6, sl
 801363a:	4454      	add	r4, sl
 801363c:	eb0a 0b09 	add.w	fp, sl, r9
 8013640:	eef7 0a00 	vmov.f32	s1, #112	@ 0x3f800000  1.0
 8013644:	eee1 7ac6 	vfms.f32	s15, s3, s12
 8013648:	edc2 1a00 	vstr	s3, [r2]
 801364c:	9a05      	ldr	r2, [sp, #20]
 801364e:	edc6 7a00 	vstr	s15, [r6]
 8013652:	4452      	add	r2, sl
 8013654:	ed92 3a00 	vldr	s6, [r2]
 8013658:	9a07      	ldr	r2, [sp, #28]
 801365a:	ed9b 2a00 	vldr	s4, [fp]
 801365e:	4452      	add	r2, sl
 8013660:	edd2 4a00 	vldr	s9, [r2]
 8013664:	9a03      	ldr	r2, [sp, #12]
 8013666:	9209      	str	r2, [sp, #36]	@ 0x24
 8013668:	eb0a 0201 	add.w	r2, sl, r1
 801366c:	ed92 0a00 	vldr	s0, [r2]
 8013670:	eb0a 0203 	add.w	r2, sl, r3
 8013674:	edd2 2a00 	vldr	s5, [r2]
 8013678:	aa72      	add	r2, sp, #456	@ 0x1c8
 801367a:	ee80 1aa7 	vdiv.f32	s2, s1, s15
 801367e:	4402      	add	r2, r0
 8013680:	edd2 6a00 	vldr	s13, [r2]
 8013684:	edd4 7a00 	vldr	s15, [r4]
 8013688:	aa72      	add	r2, sp, #456	@ 0x1c8
 801368a:	440a      	add	r2, r1
 801368c:	eec0 3aa7 	vdiv.f32	s7, s1, s15
 8013690:	edd2 7a00 	vldr	s15, [r2]
 8013694:	aa72      	add	r2, sp, #456	@ 0x1c8
 8013696:	441a      	add	r2, r3
 8013698:	ed92 7a00 	vldr	s14, [r2]
 801369c:	eee0 7a66 	vfms.f32	s15, s0, s13
 80136a0:	aa75      	add	r2, sp, #468	@ 0x1d4
 80136a2:	4402      	add	r2, r0
 80136a4:	eea2 7ae6 	vfms.f32	s14, s5, s13
 80136a8:	eea1 7ae7 	vfms.f32	s14, s3, s15
 80136ac:	ee21 7a07 	vmul.f32	s14, s2, s14
 80136b0:	eee2 7a47 	vfms.f32	s15, s4, s14
 80136b4:	eee3 6a47 	vfms.f32	s13, s6, s14
 80136b8:	ee63 7aa7 	vmul.f32	s15, s7, s15
 80136bc:	ed85 7a02 	vstr	s14, [r5, #8]
 80136c0:	eee4 6ae7 	vfms.f32	s13, s9, s15
 80136c4:	edc5 7a01 	vstr	s15, [r5, #4]
 80136c8:	eeb0 4a66 	vmov.f32	s8, s13
 80136cc:	edd2 6a00 	vldr	s13, [r2]
 80136d0:	aa75      	add	r2, sp, #468	@ 0x1d4
 80136d2:	440a      	add	r2, r1
 80136d4:	ed92 6a00 	vldr	s12, [r2]
 80136d8:	aa75      	add	r2, sp, #468	@ 0x1d4
 80136da:	441a      	add	r2, r3
 80136dc:	edd2 5a00 	vldr	s11, [r2]
 80136e0:	aa78      	add	r2, sp, #480	@ 0x1e0
 80136e2:	4411      	add	r1, r2
 80136e4:	4413      	add	r3, r2
 80136e6:	4402      	add	r2, r0
 80136e8:	ed92 5a00 	vldr	s10, [r2]
 80136ec:	edd1 7a00 	vldr	s15, [r1]
 80136f0:	ed93 7a00 	vldr	s14, [r3]
 80136f4:	eea0 6a66 	vfms.f32	s12, s0, s13
 80136f8:	eb0a 0300 	add.w	r3, sl, r0
 80136fc:	a95c      	add	r1, sp, #368	@ 0x170
 80136fe:	eee5 7a40 	vfms.f32	s15, s10, s0
 8013702:	4628      	mov	r0, r5
 8013704:	eee2 5ae6 	vfms.f32	s11, s5, s13
 8013708:	eea5 7a62 	vfms.f32	s14, s10, s5
 801370c:	ed93 0a00 	vldr	s0, [r3]
 8013710:	eee1 5ac6 	vfms.f32	s11, s3, s12
 8013714:	2300      	movs	r3, #0
 8013716:	eea1 7ae7 	vfms.f32	s14, s3, s15
 801371a:	eec0 2a80 	vdiv.f32	s5, s1, s0
 801371e:	ee27 7a01 	vmul.f32	s14, s14, s2
 8013722:	ee61 5a25 	vmul.f32	s11, s2, s11
 8013726:	eee7 7a42 	vfms.f32	s15, s14, s4
 801372a:	eea2 6a65 	vfms.f32	s12, s4, s11
 801372e:	eee3 6a65 	vfms.f32	s13, s6, s11
 8013732:	edc5 5a05 	vstr	s11, [r5, #20]
 8013736:	eef0 5a45 	vmov.f32	s11, s10
 801373a:	eee7 5a43 	vfms.f32	s11, s14, s6
 801373e:	ee67 7aa3 	vmul.f32	s15, s15, s7
 8013742:	ee23 6a86 	vmul.f32	s12, s7, s12
 8013746:	eee7 5ae4 	vfms.f32	s11, s15, s9
 801374a:	eee4 6ac6 	vfms.f32	s13, s9, s12
 801374e:	ee22 4a84 	vmul.f32	s8, s5, s8
 8013752:	ee62 6aa6 	vmul.f32	s13, s5, s13
 8013756:	ee62 2aa5 	vmul.f32	s5, s5, s11
 801375a:	edc5 6a03 	vstr	s13, [r5, #12]
 801375e:	ed85 7a08 	vstr	s14, [r5, #32]
 8013762:	edc5 7a07 	vstr	s15, [r5, #28]
 8013766:	ed85 4a00 	vstr	s8, [r5]
 801376a:	ed85 6a04 	vstr	s12, [r5, #16]
 801376e:	edc5 2a06 	vstr	s5, [r5, #24]
 8013772:	f7fa fd11 	bl	800e198 <b_dcm2q>
 8013776:	ed9d 7a5d 	vldr	s14, [sp, #372]	@ 0x174
 801377a:	eddd 7a5e 	vldr	s15, [sp, #376]	@ 0x178
 801377e:	eddd 6a5c 	vldr	s13, [sp, #368]	@ 0x170
 8013782:	f887 31a0 	strb.w	r3, [r7, #416]	@ 0x1a0
 8013786:	ee37 7a07 	vadd.f32	s14, s14, s14
 801378a:	ee76 6aa6 	vadd.f32	s13, s13, s13
 801378e:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8013792:	edcd 6a47 	vstr	s13, [sp, #284]	@ 0x11c
 8013796:	ed8d 7a48 	vstr	s14, [sp, #288]	@ 0x120
 801379a:	edcd 7a49 	vstr	s15, [sp, #292]	@ 0x124
 801379e:	f8ad 3116 	strh.w	r3, [sp, #278]	@ 0x116
 80137a2:	f88d 3118 	strb.w	r3, [sp, #280]	@ 0x118
 80137a6:	f887 31a3 	strb.w	r3, [r7, #419]	@ 0x1a3
 80137aa:	f7fe ba63 	b.w	8011c74 <iNemoEngine_API_Update+0x21d4>
 80137ae:	bf00      	nop
 80137b0:	3e4cccce 	.word	0x3e4cccce
 80137b4:	3eaaaaab 	.word	0x3eaaaaab
 80137b8:	a958      	add	r1, sp, #352	@ 0x160
 80137ba:	a872      	add	r0, sp, #456	@ 0x1c8
 80137bc:	edcd 5a18 	vstr	s11, [sp, #96]	@ 0x60
 80137c0:	ed8d 0a08 	vstr	s0, [sp, #32]
 80137c4:	edcd 6a07 	vstr	s13, [sp, #28]
 80137c8:	ed8d 7a06 	vstr	s14, [sp, #24]
 80137cc:	f7fa fce4 	bl	800e198 <b_dcm2q>
 80137d0:	eddd 7a22 	vldr	s15, [sp, #136]	@ 0x88
 80137d4:	eef7 9a00 	vmov.f32	s19, #112	@ 0x3f800000  1.0
 80137d8:	edc7 7a72 	vstr	s15, [r7, #456]	@ 0x1c8
 80137dc:	edc7 9a73 	vstr	s19, [r7, #460]	@ 0x1cc
 80137e0:	4631      	mov	r1, r6
 80137e2:	f44f 72a2 	mov.w	r2, #324	@ 0x144
 80137e6:	f507 70ea 	add.w	r0, r7, #468	@ 0x1d4
 80137ea:	f000 feb7 	bl	801455c <memset>
 80137ee:	4ba0      	ldr	r3, [pc, #640]	@ (8013a70 <iNemoEngine_API_Update+0x3fd0>)
 80137f0:	703e      	strb	r6, [r7, #0]
 80137f2:	eef0 7a69 	vmov.f32	s15, s19
 80137f6:	ed9d ba58 	vldr	s22, [sp, #352]	@ 0x160
 80137fa:	eddd aa59 	vldr	s21, [sp, #356]	@ 0x164
 80137fe:	eddd 9a5a 	vldr	s19, [sp, #360]	@ 0x168
 8013802:	eddd ca5b 	vldr	s25, [sp, #364]	@ 0x16c
 8013806:	ed9d 5a22 	vldr	s10, [sp, #136]	@ 0x88
 801380a:	eddd 5a18 	vldr	s11, [sp, #96]	@ 0x60
 801380e:	ed9d 0a08 	vldr	s0, [sp, #32]
 8013812:	eddd 6a07 	vldr	s13, [sp, #28]
 8013816:	ed9d 7a06 	vldr	s14, [sp, #24]
 801381a:	f8c7 31d4 	str.w	r3, [r7, #468]	@ 0x1d4
 801381e:	f8c7 31fc 	str.w	r3, [r7, #508]	@ 0x1fc
 8013822:	f8c7 3224 	str.w	r3, [r7, #548]	@ 0x224
 8013826:	f8c7 324c 	str.w	r3, [r7, #588]	@ 0x24c
 801382a:	f8c7 3274 	str.w	r3, [r7, #628]	@ 0x274
 801382e:	f8c7 329c 	str.w	r3, [r7, #668]	@ 0x29c
 8013832:	f8c7 32c4 	str.w	r3, [r7, #708]	@ 0x2c4
 8013836:	f8c7 32ec 	str.w	r3, [r7, #748]	@ 0x2ec
 801383a:	f8c7 3314 	str.w	r3, [r7, #788]	@ 0x314
 801383e:	2601      	movs	r6, #1
 8013840:	f7fd bd29 	b.w	8011296 <iNemoEngine_API_Update+0x17f6>
 8013844:	eddf 7a94 	vldr	s15, [pc, #592]	@ 8013a98 <iNemoEngine_API_Update+0x3ff8>
 8013848:	eeb4 eae7 	vcmpe.f32	s28, s15
 801384c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8013850:	f53d aeb2 	bmi.w	80115b8 <iNemoEngine_API_Update+0x1b18>
 8013854:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8013856:	2b00      	cmp	r3, #0
 8013858:	f47d aeb7 	bne.w	80115ca <iNemoEngine_API_Update+0x1b2a>
 801385c:	f7fd beac 	b.w	80115b8 <iNemoEngine_API_Update+0x1b18>
 8013860:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8013864:	d511      	bpl.n	801388a <iNemoEngine_API_Update+0x3dea>
 8013866:	ed97 3a4d 	vldr	s6, [r7, #308]	@ 0x134
 801386a:	edd7 3a4f 	vldr	s7, [r7, #316]	@ 0x13c
 801386e:	ee77 7ae5 	vsub.f32	s15, s15, s11
 8013872:	ee73 3ac3 	vsub.f32	s7, s7, s6
 8013876:	ee78 5a65 	vsub.f32	s11, s16, s11
 801387a:	ee63 5aa5 	vmul.f32	s11, s7, s11
 801387e:	eec5 eaa7 	vdiv.f32	s29, s11, s15
 8013882:	ee7e ea83 	vadd.f32	s29, s29, s6
 8013886:	f7fd bb68 	b.w	8010f5a <iNemoEngine_API_Update+0x14ba>
 801388a:	edd7 5a50 	vldr	s11, [r7, #320]	@ 0x140
 801388e:	eeb4 8ae5 	vcmpe.f32	s16, s11
 8013892:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8013896:	f140 834a 	bpl.w	8013f2e <iNemoEngine_API_Update+0x448e>
 801389a:	ed97 3a4f 	vldr	s6, [r7, #316]	@ 0x13c
 801389e:	edd7 3a51 	vldr	s7, [r7, #324]	@ 0x144
 80138a2:	ee75 5ae7 	vsub.f32	s11, s11, s15
 80138a6:	ee73 3ac3 	vsub.f32	s7, s7, s6
 80138aa:	ee78 7a67 	vsub.f32	s15, s16, s15
 80138ae:	ee63 3aa7 	vmul.f32	s7, s7, s15
 80138b2:	eec3 eaa5 	vdiv.f32	s29, s7, s11
 80138b6:	ee7e ea83 	vadd.f32	s29, s29, s6
 80138ba:	edd7 7a52 	vldr	s15, [r7, #328]	@ 0x148
 80138be:	eeb4 8ae7 	vcmpe.f32	s16, s15
 80138c2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80138c6:	f6fd ab68 	blt.w	8010f9a <iNemoEngine_API_Update+0x14fa>
 80138ca:	edd7 5a54 	vldr	s11, [r7, #336]	@ 0x150
 80138ce:	eef4 5ac8 	vcmpe.f32	s11, s16
 80138d2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80138d6:	f340 8295 	ble.w	8013e04 <iNemoEngine_API_Update+0x4364>
 80138da:	ed97 3a53 	vldr	s6, [r7, #332]	@ 0x14c
 80138de:	edd7 3a55 	vldr	s7, [r7, #340]	@ 0x154
 80138e2:	ee75 5ae7 	vsub.f32	s11, s11, s15
 80138e6:	ee73 3ac3 	vsub.f32	s7, s7, s6
 80138ea:	ee78 7a67 	vsub.f32	s15, s16, s15
 80138ee:	ee63 3aa7 	vmul.f32	s7, s7, s15
 80138f2:	eec3 eaa5 	vdiv.f32	s29, s7, s11
 80138f6:	ee7e ea83 	vadd.f32	s29, s29, s6
 80138fa:	edd7 7a56 	vldr	s15, [r7, #344]	@ 0x158
 80138fe:	eeb4 8ae7 	vcmpe.f32	s16, s15
 8013902:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8013906:	f6fd ab68 	blt.w	8010fda <iNemoEngine_API_Update+0x153a>
 801390a:	edd7 5a58 	vldr	s11, [r7, #352]	@ 0x160
 801390e:	eeb4 8ae5 	vcmpe.f32	s16, s11
 8013912:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8013916:	f140 8258 	bpl.w	8013dca <iNemoEngine_API_Update+0x432a>
 801391a:	ed97 3a57 	vldr	s6, [r7, #348]	@ 0x15c
 801391e:	edd7 3a59 	vldr	s7, [r7, #356]	@ 0x164
 8013922:	ee75 5ae7 	vsub.f32	s11, s11, s15
 8013926:	ee73 3ac3 	vsub.f32	s7, s7, s6
 801392a:	ee78 7a67 	vsub.f32	s15, s16, s15
 801392e:	ee63 3aa7 	vmul.f32	s7, s7, s15
 8013932:	eec3 eaa5 	vdiv.f32	s29, s7, s11
 8013936:	ee7e ea83 	vadd.f32	s29, s29, s6
 801393a:	edd7 7a5a 	vldr	s15, [r7, #360]	@ 0x168
 801393e:	eeb4 8ae7 	vcmpe.f32	s16, s15
 8013942:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8013946:	f6fd ab68 	blt.w	801101a <iNemoEngine_API_Update+0x157a>
 801394a:	edd7 5a5c 	vldr	s11, [r7, #368]	@ 0x170
 801394e:	eeb4 8ae5 	vcmpe.f32	s16, s11
 8013952:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8013956:	f140 825f 	bpl.w	8013e18 <iNemoEngine_API_Update+0x4378>
 801395a:	ed97 3a5b 	vldr	s6, [r7, #364]	@ 0x16c
 801395e:	edd7 3a5d 	vldr	s7, [r7, #372]	@ 0x174
 8013962:	ee75 5ae7 	vsub.f32	s11, s11, s15
 8013966:	ee73 3ac3 	vsub.f32	s7, s7, s6
 801396a:	ee78 7a67 	vsub.f32	s15, s16, s15
 801396e:	ee63 3aa7 	vmul.f32	s7, s7, s15
 8013972:	eec3 eaa5 	vdiv.f32	s29, s7, s11
 8013976:	ee7e ea83 	vadd.f32	s29, s29, s6
 801397a:	edd7 7a5e 	vldr	s15, [r7, #376]	@ 0x178
 801397e:	eeb4 8ae7 	vcmpe.f32	s16, s15
 8013982:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8013986:	f6fd ab68 	blt.w	801105a <iNemoEngine_API_Update+0x15ba>
 801398a:	edd7 5a60 	vldr	s11, [r7, #384]	@ 0x180
 801398e:	eeb4 8ae5 	vcmpe.f32	s16, s11
 8013992:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8013996:	f140 82d6 	bpl.w	8013f46 <iNemoEngine_API_Update+0x44a6>
 801399a:	edd7 3a5f 	vldr	s7, [r7, #380]	@ 0x17c
 801399e:	ed97 5a61 	vldr	s10, [r7, #388]	@ 0x184
 80139a2:	ee75 5ae7 	vsub.f32	s11, s11, s15
 80139a6:	ee35 5a63 	vsub.f32	s10, s10, s7
 80139aa:	ee78 7a67 	vsub.f32	s15, s16, s15
 80139ae:	ee25 5a27 	vmul.f32	s10, s10, s15
 80139b2:	eec5 ea25 	vdiv.f32	s29, s10, s11
 80139b6:	ee7e eaa3 	vadd.f32	s29, s29, s7
 80139ba:	f7fd bb65 	b.w	8011088 <iNemoEngine_API_Update+0x15e8>
 80139be:	eef4 7ac4 	vcmpe.f32	s15, s8
 80139c2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80139c6:	f57e aef1 	bpl.w	80127ac <iNemoEngine_API_Update+0x2d0c>
 80139ca:	ed9f 4a2a 	vldr	s8, [pc, #168]	@ 8013a74 <iNemoEngine_API_Update+0x3fd4>
 80139ce:	eef4 7ac4 	vcmpe.f32	s15, s8
 80139d2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80139d6:	da03      	bge.n	80139e0 <iNemoEngine_API_Update+0x3f40>
 80139d8:	eef7 9a00 	vmov.f32	s19, #112	@ 0x3f800000  1.0
 80139dc:	f7fe bef8 	b.w	80127d0 <iNemoEngine_API_Update+0x2d30>
 80139e0:	ed9f 4a25 	vldr	s8, [pc, #148]	@ 8013a78 <iNemoEngine_API_Update+0x3fd8>
 80139e4:	eef4 7ac4 	vcmpe.f32	s15, s8
 80139e8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80139ec:	f57e aef8 	bpl.w	80127e0 <iNemoEngine_API_Update+0x2d40>
 80139f0:	ed9f 4a20 	vldr	s8, [pc, #128]	@ 8013a74 <iNemoEngine_API_Update+0x3fd4>
 80139f4:	ed9f 3a21 	vldr	s6, [pc, #132]	@ 8013a7c <iNemoEngine_API_Update+0x3fdc>
 80139f8:	eddf 9a21 	vldr	s19, [pc, #132]	@ 8013a80 <iNemoEngine_API_Update+0x3fe0>
 80139fc:	ee37 4ac4 	vsub.f32	s8, s15, s8
 8013a00:	eee4 9a03 	vfma.f32	s19, s8, s6
 8013a04:	ed9f 4a1f 	vldr	s8, [pc, #124]	@ 8013a84 <iNemoEngine_API_Update+0x3fe4>
 8013a08:	eef4 7ac4 	vcmpe.f32	s15, s8
 8013a0c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8013a10:	f6fe aef8 	blt.w	8012804 <iNemoEngine_API_Update+0x2d64>
 8013a14:	ed9f 4a1c 	vldr	s8, [pc, #112]	@ 8013a88 <iNemoEngine_API_Update+0x3fe8>
 8013a18:	eef4 7ac4 	vcmpe.f32	s15, s8
 8013a1c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8013a20:	f57e aef8 	bpl.w	8012814 <iNemoEngine_API_Update+0x2d74>
 8013a24:	ed9f 4a17 	vldr	s8, [pc, #92]	@ 8013a84 <iNemoEngine_API_Update+0x3fe4>
 8013a28:	ee37 4ac4 	vsub.f32	s8, s15, s8
 8013a2c:	eeb1 3a04 	vmov.f32	s6, #20	@ 0x40a00000  5.0
 8013a30:	eef7 9a08 	vmov.f32	s19, #120	@ 0x3fc00000  1.5
 8013a34:	eee4 9a03 	vfma.f32	s19, s8, s6
 8013a38:	ed9f 4a14 	vldr	s8, [pc, #80]	@ 8013a8c <iNemoEngine_API_Update+0x3fec>
 8013a3c:	eef4 7ac4 	vcmpe.f32	s15, s8
 8013a40:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8013a44:	f6fe aef8 	blt.w	8012838 <iNemoEngine_API_Update+0x2d98>
 8013a48:	eeb6 4a00 	vmov.f32	s8, #96	@ 0x3f000000  0.5
 8013a4c:	eef4 7ac4 	vcmpe.f32	s15, s8
 8013a50:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8013a54:	f57e aef7 	bpl.w	8012846 <iNemoEngine_API_Update+0x2da6>
 8013a58:	ed9f 4a0c 	vldr	s8, [pc, #48]	@ 8013a8c <iNemoEngine_API_Update+0x3fec>
 8013a5c:	ed9f 3a0c 	vldr	s6, [pc, #48]	@ 8013a90 <iNemoEngine_API_Update+0x3ff0>
 8013a60:	ee37 4ac4 	vsub.f32	s8, s15, s8
 8013a64:	eef2 9a05 	vmov.f32	s19, #37	@ 0x41280000  10.5
 8013a68:	eee4 9a03 	vfma.f32	s19, s8, s6
 8013a6c:	f7fe bef5 	b.w	801285a <iNemoEngine_API_Update+0x2dba>
 8013a70:	40a00000 	.word	0x40a00000
 8013a74:	3c75c28f 	.word	0x3c75c28f
 8013a78:	3cf5c28f 	.word	0x3cf5c28f
 8013a7c:	40d5555a 	.word	0x40d5555a
 8013a80:	3f866666 	.word	0x3f866666
 8013a84:	3d4ccccd 	.word	0x3d4ccccd
 8013a88:	3dcccccd 	.word	0x3dcccccd
 8013a8c:	3e4ccccd 	.word	0x3e4ccccd
 8013a90:	43055555 	.word	0x43055555
 8013a94:	43c7ffff 	.word	0x43c7ffff
 8013a98:	3ecccccd 	.word	0x3ecccccd
 8013a9c:	3e999998 	.word	0x3e999998
 8013aa0:	3f99999a 	.word	0x3f99999a
 8013aa4:	42100000 	.word	0x42100000
 8013aa8:	42c7ffff 	.word	0x42c7ffff
 8013aac:	3d088889 	.word	0x3d088889
 8013ab0:	3d0d3dcb 	.word	0x3d0d3dcb
 8013ab4:	3e4cccd0 	.word	0x3e4cccd0
 8013ab8:	3f8ccccd 	.word	0x3f8ccccd
 8013abc:	edd7 5a36 	vldr	s11, [r7, #216]	@ 0xd8
 8013ac0:	eeb4 8ae5 	vcmpe.f32	s16, s11
 8013ac4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8013ac8:	f140 8278 	bpl.w	8013fbc <iNemoEngine_API_Update+0x451c>
 8013acc:	ed97 3a35 	vldr	s6, [r7, #212]	@ 0xd4
 8013ad0:	edd7 3a37 	vldr	s7, [r7, #220]	@ 0xdc
 8013ad4:	ee75 5ae7 	vsub.f32	s11, s11, s15
 8013ad8:	ee73 3ac3 	vsub.f32	s7, s7, s6
 8013adc:	ee78 7a67 	vsub.f32	s15, s16, s15
 8013ae0:	ee63 3aa7 	vmul.f32	s7, s7, s15
 8013ae4:	ee83 9aa5 	vdiv.f32	s18, s7, s11
 8013ae8:	ee39 9a03 	vadd.f32	s18, s18, s6
 8013aec:	edd7 7a38 	vldr	s15, [r7, #224]	@ 0xe0
 8013af0:	eeb4 8ae7 	vcmpe.f32	s16, s15
 8013af4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8013af8:	f6fe acd2 	blt.w	80124a0 <iNemoEngine_API_Update+0x2a00>
 8013afc:	edd7 5a3a 	vldr	s11, [r7, #232]	@ 0xe8
 8013b00:	eeb4 8ae5 	vcmpe.f32	s16, s11
 8013b04:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8013b08:	f140 8178 	bpl.w	8013dfc <iNemoEngine_API_Update+0x435c>
 8013b0c:	ed97 3a39 	vldr	s6, [r7, #228]	@ 0xe4
 8013b10:	edd7 3a3b 	vldr	s7, [r7, #236]	@ 0xec
 8013b14:	ee75 5ae7 	vsub.f32	s11, s11, s15
 8013b18:	ee73 3ac3 	vsub.f32	s7, s7, s6
 8013b1c:	ee78 7a67 	vsub.f32	s15, s16, s15
 8013b20:	ee63 3aa7 	vmul.f32	s7, s7, s15
 8013b24:	ee83 9aa5 	vdiv.f32	s18, s7, s11
 8013b28:	ee39 9a03 	vadd.f32	s18, s18, s6
 8013b2c:	edd7 7a3c 	vldr	s15, [r7, #240]	@ 0xf0
 8013b30:	eeb4 8ae7 	vcmpe.f32	s16, s15
 8013b34:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8013b38:	f6fe acd2 	blt.w	80124e0 <iNemoEngine_API_Update+0x2a40>
 8013b3c:	edd7 5a3e 	vldr	s11, [r7, #248]	@ 0xf8
 8013b40:	eeb4 8ae5 	vcmpe.f32	s16, s11
 8013b44:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8013b48:	f140 8154 	bpl.w	8013df4 <iNemoEngine_API_Update+0x4354>
 8013b4c:	ed97 3a3d 	vldr	s6, [r7, #244]	@ 0xf4
 8013b50:	edd7 3a3f 	vldr	s7, [r7, #252]	@ 0xfc
 8013b54:	ee75 5ae7 	vsub.f32	s11, s11, s15
 8013b58:	ee73 3ac3 	vsub.f32	s7, s7, s6
 8013b5c:	ee78 7a67 	vsub.f32	s15, s16, s15
 8013b60:	ee63 3aa7 	vmul.f32	s7, s7, s15
 8013b64:	ee83 9aa5 	vdiv.f32	s18, s7, s11
 8013b68:	ee39 9a03 	vadd.f32	s18, s18, s6
 8013b6c:	edd7 7a40 	vldr	s15, [r7, #256]	@ 0x100
 8013b70:	eeb4 8ae7 	vcmpe.f32	s16, s15
 8013b74:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8013b78:	f6fe acd2 	blt.w	8012520 <iNemoEngine_API_Update+0x2a80>
 8013b7c:	edd7 5a42 	vldr	s11, [r7, #264]	@ 0x108
 8013b80:	eeb4 8ae5 	vcmpe.f32	s16, s11
 8013b84:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8013b88:	f140 8130 	bpl.w	8013dec <iNemoEngine_API_Update+0x434c>
 8013b8c:	ed97 3a41 	vldr	s6, [r7, #260]	@ 0x104
 8013b90:	edd7 3a43 	vldr	s7, [r7, #268]	@ 0x10c
 8013b94:	ee75 5ae7 	vsub.f32	s11, s11, s15
 8013b98:	ee73 3ac3 	vsub.f32	s7, s7, s6
 8013b9c:	ee78 7a67 	vsub.f32	s15, s16, s15
 8013ba0:	ee63 3aa7 	vmul.f32	s7, s7, s15
 8013ba4:	ee83 9aa5 	vdiv.f32	s18, s7, s11
 8013ba8:	ee39 9a03 	vadd.f32	s18, s18, s6
 8013bac:	edd7 7a44 	vldr	s15, [r7, #272]	@ 0x110
 8013bb0:	eeb4 8ae7 	vcmpe.f32	s16, s15
 8013bb4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8013bb8:	f6fe acd2 	blt.w	8012560 <iNemoEngine_API_Update+0x2ac0>
 8013bbc:	edd7 5a46 	vldr	s11, [r7, #280]	@ 0x118
 8013bc0:	eeb4 8ae5 	vcmpe.f32	s16, s11
 8013bc4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8013bc8:	f140 8109 	bpl.w	8013dde <iNemoEngine_API_Update+0x433e>
 8013bcc:	edd7 3a45 	vldr	s7, [r7, #276]	@ 0x114
 8013bd0:	ed97 5a47 	vldr	s10, [r7, #284]	@ 0x11c
 8013bd4:	ee75 5ae7 	vsub.f32	s11, s11, s15
 8013bd8:	ee35 5a63 	vsub.f32	s10, s10, s7
 8013bdc:	ee78 7a67 	vsub.f32	s15, s16, s15
 8013be0:	ee65 7a27 	vmul.f32	s15, s10, s15
 8013be4:	ee87 9aa5 	vdiv.f32	s18, s15, s11
 8013be8:	ee39 9a23 	vadd.f32	s18, s18, s7
 8013bec:	f7fd b97f 	b.w	8010eee <iNemoEngine_API_Update+0x144e>
 8013bf0:	eeb0 ba6a 	vmov.f32	s22, s21
 8013bf4:	f7fc bac7 	b.w	8010186 <iNemoEngine_API_Update+0x6e6>
 8013bf8:	eef5 6ac0 	vcmpe.f32	s13, #0.0
 8013bfc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8013c00:	dd45      	ble.n	8013c8e <iNemoEngine_API_Update+0x41ee>
 8013c02:	ed5f 7a5c 	vldr	s15, [pc, #-368]	@ 8013a94 <iNemoEngine_API_Update+0x3ff4>
 8013c06:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8013c0a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8013c0e:	f140 80d7 	bpl.w	8013dc0 <iNemoEngine_API_Update+0x4320>
 8013c12:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 8013c16:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8013c1a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8013c1e:	f140 80bc 	bpl.w	8013d9a <iNemoEngine_API_Update+0x42fa>
 8013c22:	eeb1 6a00 	vmov.f32	s12, #16	@ 0x40800000  4.0
 8013c26:	eeb4 7ac6 	vcmpe.f32	s14, s12
 8013c2a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8013c2e:	da33      	bge.n	8013c98 <iNemoEngine_API_Update+0x41f8>
 8013c30:	ed1f 6a60 	vldr	s12, [pc, #-384]	@ 8013ab4 <iNemoEngine_API_Update+0x4014>
 8013c34:	eee6 7a86 	vfma.f32	s15, s13, s12
 8013c38:	eeb3 6a00 	vmov.f32	s12, #48	@ 0x41800000  16.0
 8013c3c:	eeb4 7ac6 	vcmpe.f32	s14, s12
 8013c40:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8013c44:	db39      	blt.n	8013cba <iNemoEngine_API_Update+0x421a>
 8013c46:	ed5f 7a69 	vldr	s15, [pc, #-420]	@ 8013aa4 <iNemoEngine_API_Update+0x4004>
 8013c4a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8013c4e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8013c52:	d539      	bpl.n	8013cc8 <iNemoEngine_API_Update+0x4228>
 8013c54:	eeb0 6a00 	vmov.f32	s12, #0	@ 0x40000000  2.0
 8013c58:	ee36 6ac6 	vsub.f32	s12, s13, s12
 8013c5c:	eef6 5a00 	vmov.f32	s11, #96	@ 0x3f000000  0.5
 8013c60:	eef7 7a08 	vmov.f32	s15, #120	@ 0x3fc00000  1.5
 8013c64:	eee6 7a25 	vfma.f32	s15, s12, s11
 8013c68:	ed1f 6a71 	vldr	s12, [pc, #-452]	@ 8013aa8 <iNemoEngine_API_Update+0x4008>
 8013c6c:	eeb4 7ac6 	vcmpe.f32	s14, s12
 8013c70:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8013c74:	db09      	blt.n	8013c8a <iNemoEngine_API_Update+0x41ea>
 8013c76:	eef1 7a04 	vmov.f32	s15, #20	@ 0x40a00000  5.0
 8013c7a:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8013c7e:	ed1f 6a7a 	vldr	s12, [pc, #-488]	@ 8013a98 <iNemoEngine_API_Update+0x3ff8>
 8013c82:	eef0 7a08 	vmov.f32	s15, #8	@ 0x40400000  3.0
 8013c86:	eee6 7a86 	vfma.f32	s15, s13, s12
 8013c8a:	ee68 8aa7 	vmul.f32	s17, s17, s15
 8013c8e:	2300      	movs	r3, #0
 8013c90:	f8a7 31a6 	strh.w	r3, [r7, #422]	@ 0x1a6
 8013c94:	f7fe b9a0 	b.w	8011fd8 <iNemoEngine_API_Update+0x2538>
 8013c98:	eef3 7a00 	vmov.f32	s15, #48	@ 0x41800000  16.0
 8013c9c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8013ca0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8013ca4:	d5cf      	bpl.n	8013c46 <iNemoEngine_API_Update+0x41a6>
 8013ca6:	eeb7 6a00 	vmov.f32	s12, #112	@ 0x3f800000  1.0
 8013caa:	ee36 6ac6 	vsub.f32	s12, s13, s12
 8013cae:	ed5f 5a85 	vldr	s11, [pc, #-532]	@ 8013a9c <iNemoEngine_API_Update+0x3ffc>
 8013cb2:	ed5f 7a85 	vldr	s15, [pc, #-532]	@ 8013aa0 <iNemoEngine_API_Update+0x4000>
 8013cb6:	eee6 7a25 	vfma.f32	s15, s12, s11
 8013cba:	ed1f 6a86 	vldr	s12, [pc, #-536]	@ 8013aa4 <iNemoEngine_API_Update+0x4004>
 8013cbe:	eeb4 7ac6 	vcmpe.f32	s14, s12
 8013cc2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8013cc6:	dbcf      	blt.n	8013c68 <iNemoEngine_API_Update+0x41c8>
 8013cc8:	ed5f 7a89 	vldr	s15, [pc, #-548]	@ 8013aa8 <iNemoEngine_API_Update+0x4008>
 8013ccc:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8013cd0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8013cd4:	d5cf      	bpl.n	8013c76 <iNemoEngine_API_Update+0x41d6>
 8013cd6:	eef0 7a08 	vmov.f32	s15, #8	@ 0x40400000  3.0
 8013cda:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8013cde:	eeb6 6a00 	vmov.f32	s12, #96	@ 0x3f000000  0.5
 8013ce2:	eef0 7a00 	vmov.f32	s15, #0	@ 0x40000000  2.0
 8013ce6:	eee6 7a86 	vfma.f32	s15, s13, s12
 8013cea:	e7ce      	b.n	8013c8a <iNemoEngine_API_Update+0x41ea>
 8013cec:	ed1f 4a91 	vldr	s8, [pc, #-580]	@ 8013aac <iNemoEngine_API_Update+0x400c>
 8013cf0:	ed5f 5a91 	vldr	s11, [pc, #-580]	@ 8013ab0 <iNemoEngine_API_Update+0x4010>
 8013cf4:	ac4d      	add	r4, sp, #308	@ 0x134
 8013cf6:	f04f 31ff 	mov.w	r1, #4294967295
 8013cfa:	edd0 7a7c 	vldr	s15, [r0, #496]	@ 0x1f0
 8013cfe:	f5a0 73ae 	sub.w	r3, r0, #348	@ 0x15c
 8013d02:	3101      	adds	r1, #1
 8013d04:	eeb0 7a67 	vmov.f32	s14, s15
 8013d08:	461a      	mov	r2, r3
 8013d0a:	ed92 6ad6 	vldr	s12, [r2, #856]	@ 0x358
 8013d0e:	320c      	adds	r2, #12
 8013d10:	4290      	cmp	r0, r2
 8013d12:	ee37 7a06 	vadd.f32	s14, s14, s12
 8013d16:	d1f8      	bne.n	8013d0a <iNemoEngine_API_Update+0x426a>
 8013d18:	ee27 7a04 	vmul.f32	s14, s14, s8
 8013d1c:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8013d20:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8013d24:	ed93 6ad6 	vldr	s12, [r3, #856]	@ 0x358
 8013d28:	330c      	adds	r3, #12
 8013d2a:	ee36 6a47 	vsub.f32	s12, s12, s14
 8013d2e:	4298      	cmp	r0, r3
 8013d30:	eee6 7a06 	vfma.f32	s15, s12, s12
 8013d34:	d1f6      	bne.n	8013d24 <iNemoEngine_API_Update+0x4284>
 8013d36:	ee67 7aa5 	vmul.f32	s15, s15, s11
 8013d3a:	2902      	cmp	r1, #2
 8013d3c:	f100 0004 	add.w	r0, r0, #4
 8013d40:	ece4 7a01 	vstmia	r4!, {s15}
 8013d44:	d1d9      	bne.n	8013cfa <iNemoEngine_API_Update+0x425a>
 8013d46:	ed9d 6a4d 	vldr	s12, [sp, #308]	@ 0x134
 8013d4a:	eddd 7a4e 	vldr	s15, [sp, #312]	@ 0x138
 8013d4e:	ed9d 7a4f 	vldr	s14, [sp, #316]	@ 0x13c
 8013d52:	eef1 3ac6 	vsqrt.f32	s7, s12
 8013d56:	eeb1 4ae7 	vsqrt.f32	s8, s15
 8013d5a:	eef1 5ac7 	vsqrt.f32	s11, s14
 8013d5e:	ee77 7a86 	vadd.f32	s15, s15, s12
 8013d62:	eeb3 6a00 	vmov.f32	s12, #48	@ 0x41800000  16.0
 8013d66:	ee77 7a87 	vadd.f32	s15, s15, s14
 8013d6a:	edcd 3a4d 	vstr	s7, [sp, #308]	@ 0x134
 8013d6e:	eef4 7ac6 	vcmpe.f32	s15, s12
 8013d72:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8013d76:	ed8d 4a4e 	vstr	s8, [sp, #312]	@ 0x138
 8013d7a:	edcd 5a4f 	vstr	s11, [sp, #316]	@ 0x13c
 8013d7e:	f57e a98e 	bpl.w	801209e <iNemoEngine_API_Update+0x25fe>
 8013d82:	2300      	movs	r3, #0
 8013d84:	edcd 4a9f 	vstr	s9, [sp, #636]	@ 0x27c
 8013d88:	ed8d 5aa0 	vstr	s10, [sp, #640]	@ 0x280
 8013d8c:	edcd 6aa1 	vstr	s13, [sp, #644]	@ 0x284
 8013d90:	707b      	strb	r3, [r7, #1]
 8013d92:	9b03      	ldr	r3, [sp, #12]
 8013d94:	9309      	str	r3, [sp, #36]	@ 0x24
 8013d96:	f7fd bf6d 	b.w	8011c74 <iNemoEngine_API_Update+0x21d4>
 8013d9a:	eef1 7a00 	vmov.f32	s15, #16	@ 0x40800000  4.0
 8013d9e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8013da2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8013da6:	f57f af77 	bpl.w	8013c98 <iNemoEngine_API_Update+0x41f8>
 8013daa:	eeb6 6a00 	vmov.f32	s12, #96	@ 0x3f000000  0.5
 8013dae:	ee36 6ac6 	vsub.f32	s12, s13, s12
 8013db2:	ed5f 5ac0 	vldr	s11, [pc, #-768]	@ 8013ab4 <iNemoEngine_API_Update+0x4014>
 8013db6:	ed5f 7ac0 	vldr	s15, [pc, #-768]	@ 8013ab8 <iNemoEngine_API_Update+0x4018>
 8013dba:	eee6 7a25 	vfma.f32	s15, s12, s11
 8013dbe:	e73b      	b.n	8013c38 <iNemoEngine_API_Update+0x4198>
 8013dc0:	eef1 7a04 	vmov.f32	s15, #20	@ 0x40a00000  5.0
 8013dc4:	ee68 8aa7 	vmul.f32	s17, s17, s15
 8013dc8:	e761      	b.n	8013c8e <iNemoEngine_API_Update+0x41ee>
 8013dca:	eef0 7a65 	vmov.f32	s15, s11
 8013dce:	f7fd b90c 	b.w	8010fea <iNemoEngine_API_Update+0x154a>
 8013dd2:	eef0 7a65 	vmov.f32	s15, s11
 8013dd6:	e6d1      	b.n	8013b7c <iNemoEngine_API_Update+0x40dc>
 8013dd8:	eef0 7a65 	vmov.f32	s15, s11
 8013ddc:	e6ae      	b.n	8013b3c <iNemoEngine_API_Update+0x409c>
 8013dde:	eef0 7a65 	vmov.f32	s15, s11
 8013de2:	f7fe bbc5 	b.w	8012570 <iNemoEngine_API_Update+0x2ad0>
 8013de6:	eef0 7a65 	vmov.f32	s15, s11
 8013dea:	e687      	b.n	8013afc <iNemoEngine_API_Update+0x405c>
 8013dec:	eef0 7a65 	vmov.f32	s15, s11
 8013df0:	f7fe bb9e 	b.w	8012530 <iNemoEngine_API_Update+0x2a90>
 8013df4:	eef0 7a65 	vmov.f32	s15, s11
 8013df8:	f7fe bb7a 	b.w	80124f0 <iNemoEngine_API_Update+0x2a50>
 8013dfc:	eef0 7a65 	vmov.f32	s15, s11
 8013e00:	f7fe bb56 	b.w	80124b0 <iNemoEngine_API_Update+0x2a10>
 8013e04:	eef0 7a65 	vmov.f32	s15, s11
 8013e08:	f7fd b8cf 	b.w	8010faa <iNemoEngine_API_Update+0x150a>
 8013e0c:	eef0 7a65 	vmov.f32	s15, s11
 8013e10:	e59b      	b.n	801394a <iNemoEngine_API_Update+0x3eaa>
 8013e12:	eef0 7a65 	vmov.f32	s15, s11
 8013e16:	e5b8      	b.n	801398a <iNemoEngine_API_Update+0x3eea>
 8013e18:	eef0 7a65 	vmov.f32	s15, s11
 8013e1c:	f7fd b905 	b.w	801102a <iNemoEngine_API_Update+0x158a>
 8013e20:	eef0 aa69 	vmov.f32	s21, s19
 8013e24:	eeb0 ba69 	vmov.f32	s22, s19
 8013e28:	f7fc b9ad 	b.w	8010186 <iNemoEngine_API_Update+0x6e6>
 8013e2c:	2a00      	cmp	r2, #0
 8013e2e:	f73e a94d 	bgt.w	80120cc <iNemoEngine_API_Update+0x262c>
 8013e32:	ed9d 5a8d 	vldr	s10, [sp, #564]	@ 0x234
 8013e36:	ed9d 6a8e 	vldr	s12, [sp, #568]	@ 0x238
 8013e3a:	eddd 7a8f 	vldr	s15, [sp, #572]	@ 0x23c
 8013e3e:	eef1 5a00 	vmov.f32	s11, #16	@ 0x40800000  4.0
 8013e42:	ee25 5a25 	vmul.f32	s10, s10, s11
 8013e46:	ee26 6a25 	vmul.f32	s12, s12, s11
 8013e4a:	ee67 7aa5 	vmul.f32	s15, s15, s11
 8013e4e:	ed8d 5a8d 	vstr	s10, [sp, #564]	@ 0x234
 8013e52:	ed8d 6a8e 	vstr	s12, [sp, #568]	@ 0x238
 8013e56:	edcd 7a8f 	vstr	s15, [sp, #572]	@ 0x23c
 8013e5a:	f7fd bbfa 	b.w	8011652 <iNemoEngine_API_Update+0x1bb2>
 8013e5e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8013e60:	f002 02fd 	and.w	r2, r2, #253	@ 0xfd
 8013e64:	2a01      	cmp	r2, #1
 8013e66:	d002      	beq.n	8013e6e <iNemoEngine_API_Update+0x43ce>
 8013e68:	2301      	movs	r3, #1
 8013e6a:	f7fe b84a 	b.w	8011f02 <iNemoEngine_API_Update+0x2462>
 8013e6e:	2b0a      	cmp	r3, #10
 8013e70:	d01b      	beq.n	8013eaa <iNemoEngine_API_Update+0x440a>
 8013e72:	eddf 7a6f 	vldr	s15, [pc, #444]	@ 8014030 <iNemoEngine_API_Update+0x4590>
 8013e76:	3301      	adds	r3, #1
 8013e78:	eef4 9ae7 	vcmpe.f32	s19, s15
 8013e7c:	f887 31a0 	strb.w	r3, [r7, #416]	@ 0x1a0
 8013e80:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8013e84:	f04f 0300 	mov.w	r3, #0
 8013e88:	f8ad 3116 	strh.w	r3, [sp, #278]	@ 0x116
 8013e8c:	f88d 3118 	strb.w	r3, [sp, #280]	@ 0x118
 8013e90:	f887 31a3 	strb.w	r3, [r7, #419]	@ 0x1a3
 8013e94:	da32      	bge.n	8013efc <iNemoEngine_API_Update+0x445c>
 8013e96:	f897 31a2 	ldrb.w	r3, [r7, #418]	@ 0x1a2
 8013e9a:	2b31      	cmp	r3, #49	@ 0x31
 8013e9c:	f63e a942 	bhi.w	8012124 <iNemoEngine_API_Update+0x2684>
 8013ea0:	3301      	adds	r3, #1
 8013ea2:	f887 31a2 	strb.w	r3, [r7, #418]	@ 0x1a2
 8013ea6:	f7fe b93d 	b.w	8012124 <iNemoEngine_API_Update+0x2684>
 8013eaa:	f897 31a3 	ldrb.w	r3, [r7, #419]	@ 0x1a3
 8013eae:	eddd 7a10 	vldr	s15, [sp, #64]	@ 0x40
 8013eb2:	f88d 2118 	strb.w	r2, [sp, #280]	@ 0x118
 8013eb6:	3301      	adds	r3, #1
 8013eb8:	f887 31a3 	strb.w	r3, [r7, #419]	@ 0x1a3
 8013ebc:	787b      	ldrb	r3, [r7, #1]
 8013ebe:	edcd fa9f 	vstr	s31, [sp, #636]	@ 0x27c
 8013ec2:	f240 1201 	movw	r2, #257	@ 0x101
 8013ec6:	ed8d faa0 	vstr	s30, [sp, #640]	@ 0x280
 8013eca:	edcd 7aa1 	vstr	s15, [sp, #644]	@ 0x284
 8013ece:	f8ad 2116 	strh.w	r2, [sp, #278]	@ 0x116
 8013ed2:	b13b      	cbz	r3, 8013ee4 <iNemoEngine_API_Update+0x4444>
 8013ed4:	2300      	movs	r3, #0
 8013ed6:	edc7 fa6f 	vstr	s31, [r7, #444]	@ 0x1bc
 8013eda:	ed87 fa70 	vstr	s30, [r7, #448]	@ 0x1c0
 8013ede:	edc7 7a71 	vstr	s15, [r7, #452]	@ 0x1c4
 8013ee2:	707b      	strb	r3, [r7, #1]
 8013ee4:	eddf 7a52 	vldr	s15, [pc, #328]	@ 8014030 <iNemoEngine_API_Update+0x4590>
 8013ee8:	eef4 9ae7 	vcmpe.f32	s19, s15
 8013eec:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8013ef0:	db08      	blt.n	8013f04 <iNemoEngine_API_Update+0x4464>
 8013ef2:	2300      	movs	r3, #0
 8013ef4:	f8ad 3116 	strh.w	r3, [sp, #278]	@ 0x116
 8013ef8:	f88d 3118 	strb.w	r3, [sp, #280]	@ 0x118
 8013efc:	f887 31a2 	strb.w	r3, [r7, #418]	@ 0x1a2
 8013f00:	f7fe b910 	b.w	8012124 <iNemoEngine_API_Update+0x2684>
 8013f04:	f897 31a2 	ldrb.w	r3, [r7, #418]	@ 0x1a2
 8013f08:	2b31      	cmp	r3, #49	@ 0x31
 8013f0a:	f63e a90b 	bhi.w	8012124 <iNemoEngine_API_Update+0x2684>
 8013f0e:	3301      	adds	r3, #1
 8013f10:	f887 31a2 	strb.w	r3, [r7, #418]	@ 0x1a2
 8013f14:	2300      	movs	r3, #0
 8013f16:	f8ad 3116 	strh.w	r3, [sp, #278]	@ 0x116
 8013f1a:	f88d 3118 	strb.w	r3, [sp, #280]	@ 0x118
 8013f1e:	f7fe b901 	b.w	8012124 <iNemoEngine_API_Update+0x2684>
 8013f22:	eef0 7a65 	vmov.f32	s15, s11
 8013f26:	e649      	b.n	8013bbc <iNemoEngine_API_Update+0x411c>
 8013f28:	eef0 7a65 	vmov.f32	s15, s11
 8013f2c:	e4cd      	b.n	80138ca <iNemoEngine_API_Update+0x3e2a>
 8013f2e:	eef0 7a65 	vmov.f32	s15, s11
 8013f32:	f7fd b81a 	b.w	8010f6a <iNemoEngine_API_Update+0x14ca>
 8013f36:	eef0 7a65 	vmov.f32	s15, s11
 8013f3a:	e4e6      	b.n	801390a <iNemoEngine_API_Update+0x3e6a>
 8013f3c:	f507 63f3 	add.w	r3, r7, #1944	@ 0x798
 8013f40:	930e      	str	r3, [sp, #56]	@ 0x38
 8013f42:	f7fc b8ba 	b.w	80100ba <iNemoEngine_API_Update+0x61a>
 8013f46:	eef0 7a65 	vmov.f32	s15, s11
 8013f4a:	f7fd b88d 	b.w	8011068 <iNemoEngine_API_Update+0x15c8>
 8013f4e:	f8b7 31a6 	ldrh.w	r3, [r7, #422]	@ 0x1a6
 8013f52:	eddd 7a10 	vldr	s15, [sp, #64]	@ 0x40
 8013f56:	2b27      	cmp	r3, #39	@ 0x27
 8013f58:	f8b7 31a8 	ldrh.w	r3, [r7, #424]	@ 0x1a8
 8013f5c:	f103 0301 	add.w	r3, r3, #1
 8013f60:	bf98      	it	ls
 8013f62:	eef0 fa64 	vmovls.f32	s31, s9
 8013f66:	bf98      	it	ls
 8013f68:	eeb0 fa45 	vmovls.f32	s30, s10
 8013f6c:	bf98      	it	ls
 8013f6e:	eef0 7a66 	vmovls.f32	s15, s13
 8013f72:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8013f76:	f04f 0201 	mov.w	r2, #1
 8013f7a:	bf14      	ite	ne
 8013f7c:	b29b      	uxthne	r3, r3
 8013f7e:	f64f 73ff 	movweq	r3, #65535	@ 0xffff
 8013f82:	edcd fa9f 	vstr	s31, [sp, #636]	@ 0x27c
 8013f86:	ed8d faa0 	vstr	s30, [sp, #640]	@ 0x280
 8013f8a:	edcd 7aa1 	vstr	s15, [sp, #644]	@ 0x284
 8013f8e:	f887 21a3 	strb.w	r2, [r7, #419]	@ 0x1a3
 8013f92:	f8a7 31a8 	strh.w	r3, [r7, #424]	@ 0x1a8
 8013f96:	e6fc      	b.n	8013d92 <iNemoEngine_API_Update+0x42f2>
 8013f98:	f507 6597 	add.w	r5, r7, #1208	@ 0x4b8
 8013f9c:	f7fe bdce 	b.w	8012b3c <iNemoEngine_API_Update+0x309c>
 8013fa0:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 8013fa4:	f8c7 324c 	str.w	r3, [r7, #588]	@ 0x24c
 8013fa8:	f8c7 3274 	str.w	r3, [r7, #628]	@ 0x274
 8013fac:	f8c7 329c 	str.w	r3, [r7, #668]	@ 0x29c
 8013fb0:	f7fe b812 	b.w	8011fd8 <iNemoEngine_API_Update+0x2538>
 8013fb4:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 8013fb8:	f7ff ba35 	b.w	8013426 <iNemoEngine_API_Update+0x3986>
 8013fbc:	eef0 7a65 	vmov.f32	s15, s11
 8013fc0:	f7fe ba56 	b.w	8012470 <iNemoEngine_API_Update+0x29d0>
 8013fc4:	eef0 5a47 	vmov.f32	s11, s14
 8013fc8:	eeb0 6a67 	vmov.f32	s12, s15
 8013fcc:	eeb0 7a66 	vmov.f32	s14, s13
 8013fd0:	4619      	mov	r1, r3
 8013fd2:	465c      	mov	r4, fp
 8013fd4:	46b1      	mov	r9, r6
 8013fd6:	edd0 7a00 	vldr	s15, [r0]
 8013fda:	eef0 6a65 	vmov.f32	s13, s11
 8013fde:	ea4f 038c 	mov.w	r3, ip, lsl #2
 8013fe2:	ea4f 0b82 	mov.w	fp, r2, lsl #2
 8013fe6:	ea4f 068e 	mov.w	r6, lr, lsl #2
 8013fea:	f7ff bb20 	b.w	801362e <iNemoEngine_API_Update+0x3b8e>
 8013fee:	2306      	movs	r3, #6
 8013ff0:	2608      	movs	r6, #8
 8013ff2:	2204      	movs	r2, #4
 8013ff4:	2402      	movs	r4, #2
 8013ff6:	9306      	str	r3, [sp, #24]
 8013ff8:	f04f 0e07 	mov.w	lr, #7
 8013ffc:	2105      	movs	r1, #5
 8013ffe:	4630      	mov	r0, r6
 8014000:	4691      	mov	r9, r2
 8014002:	2300      	movs	r3, #0
 8014004:	f04f 0c01 	mov.w	ip, #1
 8014008:	9404      	str	r4, [sp, #16]
 801400a:	f7ff baa8 	b.w	801355e <iNemoEngine_API_Update+0x3abe>
 801400e:	2104      	movs	r1, #4
 8014010:	2301      	movs	r3, #1
 8014012:	2203      	movs	r2, #3
 8014014:	2607      	movs	r6, #7
 8014016:	f04f 0e06 	mov.w	lr, #6
 801401a:	4608      	mov	r0, r1
 801401c:	f04f 0c00 	mov.w	ip, #0
 8014020:	9304      	str	r3, [sp, #16]
 8014022:	f7ff ba8d 	b.w	8013540 <iNemoEngine_API_Update+0x3aa0>
 8014026:	eddf 9a03 	vldr	s19, [pc, #12]	@ 8014034 <iNemoEngine_API_Update+0x4594>
 801402a:	f7fb be94 	b.w	800fd56 <iNemoEngine_API_Update+0x2b6>
 801402e:	bf00      	nop
 8014030:	42480000 	.word	0x42480000
 8014034:	00000000 	.word	0x00000000

08014038 <MotionFX_GetStateSize>:
 8014038:	f44f 6018 	mov.w	r0, #2432	@ 0x980
 801403c:	4770      	bx	lr
 801403e:	bf00      	nop

08014040 <MotionFX_initialize>:
 8014040:	4a4b      	ldr	r2, [pc, #300]	@ (8014170 <MotionFX_initialize+0x130>)
 8014042:	6813      	ldr	r3, [r2, #0]
 8014044:	f04f 2ce0 	mov.w	ip, #3758153728	@ 0xe000e000
 8014048:	f023 0301 	bic.w	r3, r3, #1
 801404c:	b530      	push	{r4, r5, lr}
 801404e:	6013      	str	r3, [r2, #0]
 8014050:	f8dc 3d00 	ldr.w	r3, [ip, #3328]	@ 0xd00
 8014054:	f64f 71f0 	movw	r1, #65520	@ 0xfff0
 8014058:	400b      	ands	r3, r1
 801405a:	f24c 2240 	movw	r2, #49728	@ 0xc240
 801405e:	4293      	cmp	r3, r2
 8014060:	b085      	sub	sp, #20
 8014062:	4604      	mov	r4, r0
 8014064:	d013      	beq.n	801408e <MotionFX_initialize+0x4e>
 8014066:	f8dc 3d00 	ldr.w	r3, [ip, #3328]	@ 0xd00
 801406a:	f24c 2270 	movw	r2, #49776	@ 0xc270
 801406e:	400b      	ands	r3, r1
 8014070:	4293      	cmp	r3, r2
 8014072:	d00c      	beq.n	801408e <MotionFX_initialize+0x4e>
 8014074:	4a3f      	ldr	r2, [pc, #252]	@ (8014174 <MotionFX_initialize+0x134>)
 8014076:	2301      	movs	r3, #1
 8014078:	6093      	str	r3, [r2, #8]
 801407a:	6893      	ldr	r3, [r2, #8]
 801407c:	2b00      	cmp	r3, #0
 801407e:	d1fc      	bne.n	801407a <MotionFX_initialize+0x3a>
 8014080:	4b3d      	ldr	r3, [pc, #244]	@ (8014178 <MotionFX_initialize+0x138>)
 8014082:	6013      	str	r3, [r2, #0]
 8014084:	6812      	ldr	r2, [r2, #0]
 8014086:	4b3d      	ldr	r3, [pc, #244]	@ (801417c <MotionFX_initialize+0x13c>)
 8014088:	429a      	cmp	r2, r3
 801408a:	d02c      	beq.n	80140e6 <MotionFX_initialize+0xa6>
 801408c:	e7fe      	b.n	801408c <MotionFX_initialize+0x4c>
 801408e:	4b3c      	ldr	r3, [pc, #240]	@ (8014180 <MotionFX_initialize+0x140>)
 8014090:	681b      	ldr	r3, [r3, #0]
 8014092:	2b00      	cmp	r3, #0
 8014094:	d1ee      	bne.n	8014074 <MotionFX_initialize+0x34>
 8014096:	4a3b      	ldr	r2, [pc, #236]	@ (8014184 <MotionFX_initialize+0x144>)
 8014098:	6813      	ldr	r3, [r2, #0]
 801409a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 801409e:	f5b3 6f8a 	cmp.w	r3, #1104	@ 0x450
 80140a2:	d054      	beq.n	801414e <MotionFX_initialize+0x10e>
 80140a4:	6813      	ldr	r3, [r2, #0]
 80140a6:	f240 4183 	movw	r1, #1155	@ 0x483
 80140aa:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80140ae:	428b      	cmp	r3, r1
 80140b0:	d04d      	beq.n	801414e <MotionFX_initialize+0x10e>
 80140b2:	6813      	ldr	r3, [r2, #0]
 80140b4:	f240 4285 	movw	r2, #1157	@ 0x485
 80140b8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80140bc:	4293      	cmp	r3, r2
 80140be:	d046      	beq.n	801414e <MotionFX_initialize+0x10e>
 80140c0:	4b31      	ldr	r3, [pc, #196]	@ (8014188 <MotionFX_initialize+0x148>)
 80140c2:	681b      	ldr	r3, [r3, #0]
 80140c4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80140c8:	f5b3 6fa0 	cmp.w	r3, #1280	@ 0x500
 80140cc:	d1d2      	bne.n	8014074 <MotionFX_initialize+0x34>
 80140ce:	4a2f      	ldr	r2, [pc, #188]	@ (801418c <MotionFX_initialize+0x14c>)
 80140d0:	2301      	movs	r3, #1
 80140d2:	6093      	str	r3, [r2, #8]
 80140d4:	6893      	ldr	r3, [r2, #8]
 80140d6:	2b00      	cmp	r3, #0
 80140d8:	d1fc      	bne.n	80140d4 <MotionFX_initialize+0x94>
 80140da:	4b27      	ldr	r3, [pc, #156]	@ (8014178 <MotionFX_initialize+0x138>)
 80140dc:	6013      	str	r3, [r2, #0]
 80140de:	6812      	ldr	r2, [r2, #0]
 80140e0:	4b26      	ldr	r3, [pc, #152]	@ (801417c <MotionFX_initialize+0x13c>)
 80140e2:	429a      	cmp	r2, r3
 80140e4:	d1d2      	bne.n	801408c <MotionFX_initialize+0x4c>
 80140e6:	4b2a      	ldr	r3, [pc, #168]	@ (8014190 <MotionFX_initialize+0x150>)
 80140e8:	4a2a      	ldr	r2, [pc, #168]	@ (8014194 <MotionFX_initialize+0x154>)
 80140ea:	9303      	str	r3, [sp, #12]
 80140ec:	2501      	movs	r5, #1
 80140ee:	4620      	mov	r0, r4
 80140f0:	e9cd 3301 	strd	r3, r3, [sp, #4]
 80140f4:	f882 53c4 	strb.w	r5, [r2, #964]	@ 0x3c4
 80140f8:	f7fb f9e8 	bl	800f4cc <MFX_emptyAttitude>
 80140fc:	a901      	add	r1, sp, #4
 80140fe:	f104 003a 	add.w	r0, r4, #58	@ 0x3a
 8014102:	f7f9 ff45 	bl	800df90 <updateOrientation>
 8014106:	a903      	add	r1, sp, #12
 8014108:	f104 0043 	add.w	r0, r4, #67	@ 0x43
 801410c:	f7f9 ff40 	bl	800df90 <updateOrientation>
 8014110:	a902      	add	r1, sp, #8
 8014112:	f104 004c 	add.w	r0, r4, #76	@ 0x4c
 8014116:	f7f9 ff3b 	bl	800df90 <updateOrientation>
 801411a:	4b1f      	ldr	r3, [pc, #124]	@ (8014198 <MotionFX_initialize+0x158>)
 801411c:	491f      	ldr	r1, [pc, #124]	@ (801419c <MotionFX_initialize+0x15c>)
 801411e:	61a3      	str	r3, [r4, #24]
 8014120:	4b1f      	ldr	r3, [pc, #124]	@ (80141a0 <MotionFX_initialize+0x160>)
 8014122:	4a20      	ldr	r2, [pc, #128]	@ (80141a4 <MotionFX_initialize+0x164>)
 8014124:	62a1      	str	r1, [r4, #40]	@ 0x28
 8014126:	6223      	str	r3, [r4, #32]
 8014128:	491f      	ldr	r1, [pc, #124]	@ (80141a8 <MotionFX_initialize+0x168>)
 801412a:	61e2      	str	r2, [r4, #28]
 801412c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8014130:	f04f 507f 	mov.w	r0, #1069547520	@ 0x3fc00000
 8014134:	f44f 7281 	mov.w	r2, #258	@ 0x102
 8014138:	8723      	strh	r3, [r4, #56]	@ 0x38
 801413a:	f240 1301 	movw	r3, #257	@ 0x101
 801413e:	62e0      	str	r0, [r4, #44]	@ 0x2c
 8014140:	6361      	str	r1, [r4, #52]	@ 0x34
 8014142:	80a2      	strh	r2, [r4, #4]
 8014144:	f8a4 300d 	strh.w	r3, [r4, #13]
 8014148:	73e5      	strb	r5, [r4, #15]
 801414a:	b005      	add	sp, #20
 801414c:	bd30      	pop	{r4, r5, pc}
 801414e:	4a17      	ldr	r2, [pc, #92]	@ (80141ac <MotionFX_initialize+0x16c>)
 8014150:	2301      	movs	r3, #1
 8014152:	f8c2 3c08 	str.w	r3, [r2, #3080]	@ 0xc08
 8014156:	f8d2 3c08 	ldr.w	r3, [r2, #3080]	@ 0xc08
 801415a:	2b00      	cmp	r3, #0
 801415c:	d1fb      	bne.n	8014156 <MotionFX_initialize+0x116>
 801415e:	4b06      	ldr	r3, [pc, #24]	@ (8014178 <MotionFX_initialize+0x138>)
 8014160:	f8c2 3c00 	str.w	r3, [r2, #3072]	@ 0xc00
 8014164:	f8d2 2c00 	ldr.w	r2, [r2, #3072]	@ 0xc00
 8014168:	4b04      	ldr	r3, [pc, #16]	@ (801417c <MotionFX_initialize+0x13c>)
 801416a:	429a      	cmp	r2, r3
 801416c:	d0bb      	beq.n	80140e6 <MotionFX_initialize+0xa6>
 801416e:	e78d      	b.n	801408c <MotionFX_initialize+0x4c>
 8014170:	e0002000 	.word	0xe0002000
 8014174:	40023000 	.word	0x40023000
 8014178:	f407a5c2 	.word	0xf407a5c2
 801417c:	b5e8b5cd 	.word	0xb5e8b5cd
 8014180:	e0042000 	.word	0xe0042000
 8014184:	5c001000 	.word	0x5c001000
 8014188:	50081000 	.word	0x50081000
 801418c:	4c004000 	.word	0x4c004000
 8014190:	00756e65 	.word	0x00756e65
 8014194:	200001d8 	.word	0x200001d8
 8014198:	3a51b717 	.word	0x3a51b717
 801419c:	3f666666 	.word	0x3f666666
 80141a0:	3b378034 	.word	0x3b378034
 80141a4:	3a378034 	.word	0x3a378034
 80141a8:	3f2ac083 	.word	0x3f2ac083
 80141ac:	58024000 	.word	0x58024000

080141b0 <MotionFX_setKnobs>:
 80141b0:	4b24      	ldr	r3, [pc, #144]	@ (8014244 <MotionFX_setKnobs+0x94>)
 80141b2:	f893 23c4 	ldrb.w	r2, [r3, #964]	@ 0x3c4
 80141b6:	b902      	cbnz	r2, 80141ba <MotionFX_setKnobs+0xa>
 80141b8:	4770      	bx	lr
 80141ba:	460b      	mov	r3, r1
 80141bc:	2900      	cmp	r1, #0
 80141be:	d0fb      	beq.n	80141b8 <MotionFX_setKnobs+0x8>
 80141c0:	b510      	push	{r4, lr}
 80141c2:	4604      	mov	r4, r0
 80141c4:	689a      	ldr	r2, [r3, #8]
 80141c6:	6808      	ldr	r0, [r1, #0]
 80141c8:	6849      	ldr	r1, [r1, #4]
 80141ca:	62e1      	str	r1, [r4, #44]	@ 0x2c
 80141cc:	62a0      	str	r0, [r4, #40]	@ 0x28
 80141ce:	6362      	str	r2, [r4, #52]	@ 0x34
 80141d0:	7b1a      	ldrb	r2, [r3, #12]
 80141d2:	7162      	strb	r2, [r4, #5]
 80141d4:	6918      	ldr	r0, [r3, #16]
 80141d6:	6959      	ldr	r1, [r3, #20]
 80141d8:	699a      	ldr	r2, [r3, #24]
 80141da:	6222      	str	r2, [r4, #32]
 80141dc:	61a0      	str	r0, [r4, #24]
 80141de:	61e1      	str	r1, [r4, #28]
 80141e0:	7f1a      	ldrb	r2, [r3, #28]
 80141e2:	7122      	strb	r2, [r4, #4]
 80141e4:	f893 2029 	ldrb.w	r2, [r3, #41]	@ 0x29
 80141e8:	f884 2038 	strb.w	r2, [r4, #56]	@ 0x38
 80141ec:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80141ee:	f884 2978 	strb.w	r2, [r4, #2424]	@ 0x978
 80141f2:	b084      	sub	sp, #16
 80141f4:	f8b3 101d 	ldrh.w	r1, [r3, #29]
 80141f8:	7fda      	ldrb	r2, [r3, #31]
 80141fa:	f88d 2006 	strb.w	r2, [sp, #6]
 80141fe:	f8ad 1004 	strh.w	r1, [sp, #4]
 8014202:	f8b3 2021 	ldrh.w	r2, [r3, #33]	@ 0x21
 8014206:	f8ad 2008 	strh.w	r2, [sp, #8]
 801420a:	f893 2023 	ldrb.w	r2, [r3, #35]	@ 0x23
 801420e:	f88d 200a 	strb.w	r2, [sp, #10]
 8014212:	f8b3 2025 	ldrh.w	r2, [r3, #37]	@ 0x25
 8014216:	f8ad 200c 	strh.w	r2, [sp, #12]
 801421a:	f893 3027 	ldrb.w	r3, [r3, #39]	@ 0x27
 801421e:	f88d 300e 	strb.w	r3, [sp, #14]
 8014222:	a901      	add	r1, sp, #4
 8014224:	f104 003a 	add.w	r0, r4, #58	@ 0x3a
 8014228:	f7f9 feb2 	bl	800df90 <updateOrientation>
 801422c:	a903      	add	r1, sp, #12
 801422e:	f104 0043 	add.w	r0, r4, #67	@ 0x43
 8014232:	f7f9 fead 	bl	800df90 <updateOrientation>
 8014236:	a902      	add	r1, sp, #8
 8014238:	f104 004c 	add.w	r0, r4, #76	@ 0x4c
 801423c:	f7f9 fea8 	bl	800df90 <updateOrientation>
 8014240:	b004      	add	sp, #16
 8014242:	bd10      	pop	{r4, pc}
 8014244:	200001d8 	.word	0x200001d8

08014248 <MotionFX_getKnobs>:
 8014248:	4b1d      	ldr	r3, [pc, #116]	@ (80142c0 <MotionFX_getKnobs+0x78>)
 801424a:	f893 33c4 	ldrb.w	r3, [r3, #964]	@ 0x3c4
 801424e:	b903      	cbnz	r3, 8014252 <MotionFX_getKnobs+0xa>
 8014250:	4770      	bx	lr
 8014252:	460a      	mov	r2, r1
 8014254:	2900      	cmp	r1, #0
 8014256:	d0fb      	beq.n	8014250 <MotionFX_getKnobs+0x8>
 8014258:	b510      	push	{r4, lr}
 801425a:	4604      	mov	r4, r0
 801425c:	6a80      	ldr	r0, [r0, #40]	@ 0x28
 801425e:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 8014260:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8014262:	6093      	str	r3, [r2, #8]
 8014264:	6010      	str	r0, [r2, #0]
 8014266:	6051      	str	r1, [r2, #4]
 8014268:	7963      	ldrb	r3, [r4, #5]
 801426a:	7313      	strb	r3, [r2, #12]
 801426c:	69a0      	ldr	r0, [r4, #24]
 801426e:	69e1      	ldr	r1, [r4, #28]
 8014270:	6a23      	ldr	r3, [r4, #32]
 8014272:	6193      	str	r3, [r2, #24]
 8014274:	6110      	str	r0, [r2, #16]
 8014276:	6151      	str	r1, [r2, #20]
 8014278:	7923      	ldrb	r3, [r4, #4]
 801427a:	7713      	strb	r3, [r2, #28]
 801427c:	f894 3038 	ldrb.w	r3, [r4, #56]	@ 0x38
 8014280:	f882 3029 	strb.w	r3, [r2, #41]	@ 0x29
 8014284:	f894 3978 	ldrb.w	r3, [r4, #2424]	@ 0x978
 8014288:	62d3      	str	r3, [r2, #44]	@ 0x2c
 801428a:	f102 011d 	add.w	r1, r2, #29
 801428e:	f104 003a 	add.w	r0, r4, #58	@ 0x3a
 8014292:	f7f9 fd11 	bl	800dcb8 <findAxis>
 8014296:	f102 0121 	add.w	r1, r2, #33	@ 0x21
 801429a:	f104 004c 	add.w	r0, r4, #76	@ 0x4c
 801429e:	f7f9 fd0b 	bl	800dcb8 <findAxis>
 80142a2:	f102 0125 	add.w	r1, r2, #37	@ 0x25
 80142a6:	f104 0043 	add.w	r0, r4, #67	@ 0x43
 80142aa:	f7f9 fd05 	bl	800dcb8 <findAxis>
 80142ae:	2300      	movs	r3, #0
 80142b0:	f882 3020 	strb.w	r3, [r2, #32]
 80142b4:	f882 3024 	strb.w	r3, [r2, #36]	@ 0x24
 80142b8:	f882 3028 	strb.w	r3, [r2, #40]	@ 0x28
 80142bc:	bd10      	pop	{r4, pc}
 80142be:	bf00      	nop
 80142c0:	200001d8 	.word	0x200001d8

080142c4 <MotionFX_enable_6X>:
 80142c4:	4b0e      	ldr	r3, [pc, #56]	@ (8014300 <MotionFX_enable_6X+0x3c>)
 80142c6:	f893 33c4 	ldrb.w	r3, [r3, #964]	@ 0x3c4
 80142ca:	b903      	cbnz	r3, 80142ce <MotionFX_enable_6X+0xa>
 80142cc:	4770      	bx	lr
 80142ce:	2900      	cmp	r1, #0
 80142d0:	d0fc      	beq.n	80142cc <MotionFX_enable_6X+0x8>
 80142d2:	b530      	push	{r4, r5, lr}
 80142d4:	1d05      	adds	r5, r0, #4
 80142d6:	b099      	sub	sp, #100	@ 0x64
 80142d8:	4604      	mov	r4, r0
 80142da:	4629      	mov	r1, r5
 80142dc:	225c      	movs	r2, #92	@ 0x5c
 80142de:	a801      	add	r0, sp, #4
 80142e0:	f000 f96e 	bl	80145c0 <memcpy>
 80142e4:	4620      	mov	r0, r4
 80142e6:	f7fb f8f1 	bl	800f4cc <MFX_emptyAttitude>
 80142ea:	225c      	movs	r2, #92	@ 0x5c
 80142ec:	a901      	add	r1, sp, #4
 80142ee:	4628      	mov	r0, r5
 80142f0:	f000 f966 	bl	80145c0 <memcpy>
 80142f4:	2300      	movs	r3, #0
 80142f6:	f884 3039 	strb.w	r3, [r4, #57]	@ 0x39
 80142fa:	7363      	strb	r3, [r4, #13]
 80142fc:	b019      	add	sp, #100	@ 0x64
 80142fe:	bd30      	pop	{r4, r5, pc}
 8014300:	200001d8 	.word	0x200001d8

08014304 <MotionFX_enable_9X>:
 8014304:	4b0e      	ldr	r3, [pc, #56]	@ (8014340 <MotionFX_enable_9X+0x3c>)
 8014306:	f893 33c4 	ldrb.w	r3, [r3, #964]	@ 0x3c4
 801430a:	b903      	cbnz	r3, 801430e <MotionFX_enable_9X+0xa>
 801430c:	4770      	bx	lr
 801430e:	2900      	cmp	r1, #0
 8014310:	d0fc      	beq.n	801430c <MotionFX_enable_9X+0x8>
 8014312:	b530      	push	{r4, r5, lr}
 8014314:	1d05      	adds	r5, r0, #4
 8014316:	b099      	sub	sp, #100	@ 0x64
 8014318:	4604      	mov	r4, r0
 801431a:	4629      	mov	r1, r5
 801431c:	225c      	movs	r2, #92	@ 0x5c
 801431e:	a801      	add	r0, sp, #4
 8014320:	f000 f94e 	bl	80145c0 <memcpy>
 8014324:	4620      	mov	r0, r4
 8014326:	f7fb f8d1 	bl	800f4cc <MFX_emptyAttitude>
 801432a:	225c      	movs	r2, #92	@ 0x5c
 801432c:	a901      	add	r1, sp, #4
 801432e:	4628      	mov	r0, r5
 8014330:	f000 f946 	bl	80145c0 <memcpy>
 8014334:	2301      	movs	r3, #1
 8014336:	f884 3039 	strb.w	r3, [r4, #57]	@ 0x39
 801433a:	7363      	strb	r3, [r4, #13]
 801433c:	b019      	add	sp, #100	@ 0x64
 801433e:	bd30      	pop	{r4, r5, pc}
 8014340:	200001d8 	.word	0x200001d8

08014344 <MotionFX_update>:
 8014344:	b430      	push	{r4, r5}
 8014346:	4c06      	ldr	r4, [pc, #24]	@ (8014360 <MotionFX_update+0x1c>)
 8014348:	9d02      	ldr	r5, [sp, #8]
 801434a:	f894 43c4 	ldrb.w	r4, [r4, #964]	@ 0x3c4
 801434e:	b90c      	cbnz	r4, 8014354 <MotionFX_update+0x10>
 8014350:	bc30      	pop	{r4, r5}
 8014352:	4770      	bx	lr
 8014354:	ed93 0a00 	vldr	s0, [r3]
 8014358:	462b      	mov	r3, r5
 801435a:	bc30      	pop	{r4, r5}
 801435c:	f7fb bba0 	b.w	800faa0 <iNemoEngine_API_Update>
 8014360:	200001d8 	.word	0x200001d8

08014364 <MotionFX_propagate>:
 8014364:	b5f0      	push	{r4, r5, r6, r7, lr}
 8014366:	ed2d 8b06 	vpush	{d8-d10}
 801436a:	4c79      	ldr	r4, [pc, #484]	@ (8014550 <MotionFX_propagate+0x1ec>)
 801436c:	f894 63c4 	ldrb.w	r6, [r4, #964]	@ 0x3c4
 8014370:	b09d      	sub	sp, #116	@ 0x74
 8014372:	b91e      	cbnz	r6, 801437c <MotionFX_propagate+0x18>
 8014374:	b01d      	add	sp, #116	@ 0x74
 8014376:	ecbd 8b06 	vpop	{d8-d10}
 801437a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801437c:	4694      	mov	ip, r2
 801437e:	4604      	mov	r4, r0
 8014380:	460d      	mov	r5, r1
 8014382:	68d0      	ldr	r0, [r2, #12]
 8014384:	6911      	ldr	r1, [r2, #16]
 8014386:	6952      	ldr	r2, [r2, #20]
 8014388:	ed93 0a00 	vldr	s0, [r3]
 801438c:	ab0f      	add	r3, sp, #60	@ 0x3c
 801438e:	c307      	stmia	r3!, {r0, r1, r2}
 8014390:	f8dc 0018 	ldr.w	r0, [ip, #24]
 8014394:	f8dc 101c 	ldr.w	r1, [ip, #28]
 8014398:	f8dc 2020 	ldr.w	r2, [ip, #32]
 801439c:	c307      	stmia	r3!, {r0, r1, r2}
 801439e:	aa12      	add	r2, sp, #72	@ 0x48
 80143a0:	f104 014c 	add.w	r1, r4, #76	@ 0x4c
 80143a4:	a802      	add	r0, sp, #8
 80143a6:	f7f9 fc25 	bl	800dbf4 <rotVect>
 80143aa:	7923      	ldrb	r3, [r4, #4]
 80143ac:	f104 073a 	add.w	r7, r4, #58	@ 0x3a
 80143b0:	2b00      	cmp	r3, #0
 80143b2:	f000 80bf 	beq.w	8014534 <MotionFX_propagate+0x1d0>
 80143b6:	ee07 3a90 	vmov	s15, r3
 80143ba:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80143be:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80143c2:	eec7 6a27 	vdiv.f32	s13, s14, s15
 80143c6:	f604 135c 	addw	r3, r4, #2396	@ 0x95c
 80143ca:	f504 6613 	add.w	r6, r4, #2352	@ 0x930
 80143ce:	edd3 7a00 	vldr	s15, [r3]
 80143d2:	eddd 5a02 	vldr	s11, [sp, #8]
 80143d6:	ed9d 5a03 	vldr	s10, [sp, #12]
 80143da:	ed9d 6a04 	vldr	s12, [sp, #16]
 80143de:	ed9f 7a5d 	vldr	s14, [pc, #372]	@ 8014554 <MotionFX_propagate+0x1f0>
 80143e2:	eddf 4a5d 	vldr	s9, [pc, #372]	@ 8014558 <MotionFX_propagate+0x1f4>
 80143e6:	eee5 7aa6 	vfma.f32	s15, s11, s13
 80143ea:	eeb6 4a00 	vmov.f32	s8, #96	@ 0x3f000000  0.5
 80143ee:	edc3 7a00 	vstr	s15, [r3]
 80143f2:	f504 6316 	add.w	r3, r4, #2400	@ 0x960
 80143f6:	edd3 7a00 	vldr	s15, [r3]
 80143fa:	eee5 7a26 	vfma.f32	s15, s10, s13
 80143fe:	ee20 0a04 	vmul.f32	s0, s0, s8
 8014402:	edc3 7a00 	vstr	s15, [r3]
 8014406:	f604 1364 	addw	r3, r4, #2404	@ 0x964
 801440a:	edd3 7a00 	vldr	s15, [r3]
 801440e:	eee6 7a26 	vfma.f32	s15, s12, s13
 8014412:	edc3 7a00 	vstr	s15, [r3]
 8014416:	f604 1344 	addw	r3, r4, #2372	@ 0x944
 801441a:	edd3 8a00 	vldr	s17, [r3]
 801441e:	f504 6314 	add.w	r3, r4, #2368	@ 0x940
 8014422:	ed93 9a00 	vldr	s18, [r3]
 8014426:	eed5 8a07 	vfnms.f32	s17, s10, s14
 801442a:	f604 1348 	addw	r3, r4, #2376	@ 0x948
 801442e:	ee95 9a87 	vfnms.f32	s18, s11, s14
 8014432:	ee68 7aa8 	vmul.f32	s15, s17, s17
 8014436:	ed93 8a00 	vldr	s16, [r3]
 801443a:	eee9 7a09 	vfma.f32	s15, s18, s18
 801443e:	ee96 8a07 	vfnms.f32	s16, s12, s14
 8014442:	eee8 7a08 	vfma.f32	s15, s16, s16
 8014446:	eef4 7ae4 	vcmpe.f32	s15, s9
 801444a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801444e:	dd76      	ble.n	801453e <MotionFX_propagate+0x1da>
 8014450:	eeb1 aae7 	vsqrt.f32	s20, s15
 8014454:	ee6a 9a00 	vmul.f32	s19, s20, s0
 8014458:	eeb0 0a69 	vmov.f32	s0, s19
 801445c:	f000 f966 	bl	801472c <sinf>
 8014460:	eeb0 7a40 	vmov.f32	s14, s0
 8014464:	eec7 7a0a 	vdiv.f32	s15, s14, s20
 8014468:	eeb0 0a69 	vmov.f32	s0, s19
 801446c:	ee29 9a27 	vmul.f32	s18, s18, s15
 8014470:	ee68 8aa7 	vmul.f32	s17, s17, s15
 8014474:	ee28 8a27 	vmul.f32	s16, s16, s15
 8014478:	f000 f90c 	bl	8014694 <cosf>
 801447c:	a805      	add	r0, sp, #20
 801447e:	4632      	mov	r2, r6
 8014480:	4631      	mov	r1, r6
 8014482:	ed8d 0a08 	vstr	s0, [sp, #32]
 8014486:	ed8d 9a05 	vstr	s18, [sp, #20]
 801448a:	edcd 8a06 	vstr	s17, [sp, #24]
 801448e:	ed8d 8a07 	vstr	s16, [sp, #28]
 8014492:	f7f9 fe01 	bl	800e098 <qmult>
 8014496:	f604 1c38 	addw	ip, r4, #2360	@ 0x938
 801449a:	ed9c 7a00 	vldr	s14, [ip]
 801449e:	ed96 6a00 	vldr	s12, [r6]
 80144a2:	f604 1e34 	addw	lr, r4, #2356	@ 0x934
 80144a6:	edde 6a00 	vldr	s13, [lr]
 80144aa:	ee67 7a07 	vmul.f32	s15, s14, s14
 80144ae:	f604 133c 	addw	r3, r4, #2364	@ 0x93c
 80144b2:	eee6 7aa6 	vfma.f32	s15, s13, s13
 80144b6:	aa0f      	add	r2, sp, #60	@ 0x3c
 80144b8:	4639      	mov	r1, r7
 80144ba:	edd3 5a00 	vldr	s11, [r3]
 80144be:	eee6 7a06 	vfma.f32	s15, s12, s12
 80144c2:	eef7 4a00 	vmov.f32	s9, #112	@ 0x3f800000  1.0
 80144c6:	eee5 7aa5 	vfma.f32	s15, s11, s11
 80144ca:	eeb1 5ae7 	vsqrt.f32	s10, s15
 80144ce:	eec4 7a85 	vdiv.f32	s15, s9, s10
 80144d2:	ee27 4a86 	vmul.f32	s8, s15, s12
 80144d6:	ee67 4aa6 	vmul.f32	s9, s15, s13
 80144da:	ee27 5a27 	vmul.f32	s10, s14, s15
 80144de:	ee67 5aa5 	vmul.f32	s11, s15, s11
 80144e2:	ed86 4a00 	vstr	s8, [r6]
 80144e6:	edce 4a00 	vstr	s9, [lr]
 80144ea:	ed8c 5a00 	vstr	s10, [ip]
 80144ee:	edc3 5a00 	vstr	s11, [r3]
 80144f2:	f8b4 3950 	ldrh.w	r3, [r4, #2384]	@ 0x950
 80144f6:	3301      	adds	r3, #1
 80144f8:	f8a4 3950 	strh.w	r3, [r4, #2384]	@ 0x950
 80144fc:	f7f9 fb7a 	bl	800dbf4 <rotVect>
 8014500:	ed85 4a03 	vstr	s8, [r5, #12]
 8014504:	edc5 4a04 	vstr	s9, [r5, #16]
 8014508:	ed85 5a05 	vstr	s10, [r5, #20]
 801450c:	edc5 5a06 	vstr	s11, [r5, #24]
 8014510:	f894 2038 	ldrb.w	r2, [r4, #56]	@ 0x38
 8014514:	f105 0328 	add.w	r3, r5, #40	@ 0x28
 8014518:	e9cd 3200 	strd	r3, r2, [sp]
 801451c:	4601      	mov	r1, r0
 801451e:	f105 031c 	add.w	r3, r5, #28
 8014522:	462a      	mov	r2, r5
 8014524:	f105 000c 	add.w	r0, r5, #12
 8014528:	f7fa ff02 	bl	800f330 <output_update>
 801452c:	b01d      	add	sp, #116	@ 0x74
 801452e:	ecbd 8b06 	vpop	{d8-d10}
 8014532:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8014534:	2301      	movs	r3, #1
 8014536:	7123      	strb	r3, [r4, #4]
 8014538:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 801453c:	e743      	b.n	80143c6 <MotionFX_propagate+0x62>
 801453e:	ee29 9a00 	vmul.f32	s18, s18, s0
 8014542:	ee68 8a80 	vmul.f32	s17, s17, s0
 8014546:	ee28 8a00 	vmul.f32	s16, s16, s0
 801454a:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 801454e:	e795      	b.n	801447c <MotionFX_propagate+0x118>
 8014550:	200001d8 	.word	0x200001d8
 8014554:	3c8efa35 	.word	0x3c8efa35
 8014558:	38d1b718 	.word	0x38d1b718

0801455c <memset>:
 801455c:	4402      	add	r2, r0
 801455e:	4603      	mov	r3, r0
 8014560:	4293      	cmp	r3, r2
 8014562:	d100      	bne.n	8014566 <memset+0xa>
 8014564:	4770      	bx	lr
 8014566:	f803 1b01 	strb.w	r1, [r3], #1
 801456a:	e7f9      	b.n	8014560 <memset+0x4>

0801456c <__errno>:
 801456c:	4b01      	ldr	r3, [pc, #4]	@ (8014574 <__errno+0x8>)
 801456e:	6818      	ldr	r0, [r3, #0]
 8014570:	4770      	bx	lr
 8014572:	bf00      	nop
 8014574:	2000016c 	.word	0x2000016c

08014578 <__libc_init_array>:
 8014578:	b570      	push	{r4, r5, r6, lr}
 801457a:	4d0d      	ldr	r5, [pc, #52]	@ (80145b0 <__libc_init_array+0x38>)
 801457c:	4c0d      	ldr	r4, [pc, #52]	@ (80145b4 <__libc_init_array+0x3c>)
 801457e:	1b64      	subs	r4, r4, r5
 8014580:	10a4      	asrs	r4, r4, #2
 8014582:	2600      	movs	r6, #0
 8014584:	42a6      	cmp	r6, r4
 8014586:	d109      	bne.n	801459c <__libc_init_array+0x24>
 8014588:	4d0b      	ldr	r5, [pc, #44]	@ (80145b8 <__libc_init_array+0x40>)
 801458a:	4c0c      	ldr	r4, [pc, #48]	@ (80145bc <__libc_init_array+0x44>)
 801458c:	f001 fd9a 	bl	80160c4 <_init>
 8014590:	1b64      	subs	r4, r4, r5
 8014592:	10a4      	asrs	r4, r4, #2
 8014594:	2600      	movs	r6, #0
 8014596:	42a6      	cmp	r6, r4
 8014598:	d105      	bne.n	80145a6 <__libc_init_array+0x2e>
 801459a:	bd70      	pop	{r4, r5, r6, pc}
 801459c:	f855 3b04 	ldr.w	r3, [r5], #4
 80145a0:	4798      	blx	r3
 80145a2:	3601      	adds	r6, #1
 80145a4:	e7ee      	b.n	8014584 <__libc_init_array+0xc>
 80145a6:	f855 3b04 	ldr.w	r3, [r5], #4
 80145aa:	4798      	blx	r3
 80145ac:	3601      	adds	r6, #1
 80145ae:	e7f2      	b.n	8014596 <__libc_init_array+0x1e>
 80145b0:	08016640 	.word	0x08016640
 80145b4:	08016640 	.word	0x08016640
 80145b8:	08016640 	.word	0x08016640
 80145bc:	08016644 	.word	0x08016644

080145c0 <memcpy>:
 80145c0:	440a      	add	r2, r1
 80145c2:	4291      	cmp	r1, r2
 80145c4:	f100 33ff 	add.w	r3, r0, #4294967295
 80145c8:	d100      	bne.n	80145cc <memcpy+0xc>
 80145ca:	4770      	bx	lr
 80145cc:	b510      	push	{r4, lr}
 80145ce:	f811 4b01 	ldrb.w	r4, [r1], #1
 80145d2:	f803 4f01 	strb.w	r4, [r3, #1]!
 80145d6:	4291      	cmp	r1, r2
 80145d8:	d1f9      	bne.n	80145ce <memcpy+0xe>
 80145da:	bd10      	pop	{r4, pc}

080145dc <atan2>:
 80145dc:	f000 baec 	b.w	8014bb8 <__ieee754_atan2>

080145e0 <sqrt>:
 80145e0:	b538      	push	{r3, r4, r5, lr}
 80145e2:	ed2d 8b02 	vpush	{d8}
 80145e6:	ec55 4b10 	vmov	r4, r5, d0
 80145ea:	f000 f917 	bl	801481c <__ieee754_sqrt>
 80145ee:	4622      	mov	r2, r4
 80145f0:	462b      	mov	r3, r5
 80145f2:	4620      	mov	r0, r4
 80145f4:	4629      	mov	r1, r5
 80145f6:	eeb0 8a40 	vmov.f32	s16, s0
 80145fa:	eef0 8a60 	vmov.f32	s17, s1
 80145fe:	f7ec fa39 	bl	8000a74 <__aeabi_dcmpun>
 8014602:	b990      	cbnz	r0, 801462a <sqrt+0x4a>
 8014604:	2200      	movs	r2, #0
 8014606:	2300      	movs	r3, #0
 8014608:	4620      	mov	r0, r4
 801460a:	4629      	mov	r1, r5
 801460c:	f7ec fa0a 	bl	8000a24 <__aeabi_dcmplt>
 8014610:	b158      	cbz	r0, 801462a <sqrt+0x4a>
 8014612:	f7ff ffab 	bl	801456c <__errno>
 8014616:	2321      	movs	r3, #33	@ 0x21
 8014618:	6003      	str	r3, [r0, #0]
 801461a:	2200      	movs	r2, #0
 801461c:	2300      	movs	r3, #0
 801461e:	4610      	mov	r0, r2
 8014620:	4619      	mov	r1, r3
 8014622:	f7ec f8b7 	bl	8000794 <__aeabi_ddiv>
 8014626:	ec41 0b18 	vmov	d8, r0, r1
 801462a:	eeb0 0a48 	vmov.f32	s0, s16
 801462e:	eef0 0a68 	vmov.f32	s1, s17
 8014632:	ecbd 8b02 	vpop	{d8}
 8014636:	bd38      	pop	{r3, r4, r5, pc}

08014638 <asinf>:
 8014638:	b508      	push	{r3, lr}
 801463a:	ed2d 8b02 	vpush	{d8}
 801463e:	eeb0 8a40 	vmov.f32	s16, s0
 8014642:	f000 fea1 	bl	8015388 <__ieee754_asinf>
 8014646:	eeb4 8a48 	vcmp.f32	s16, s16
 801464a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801464e:	eef0 8a40 	vmov.f32	s17, s0
 8014652:	d615      	bvs.n	8014680 <asinf+0x48>
 8014654:	eeb0 0a48 	vmov.f32	s0, s16
 8014658:	f000 f860 	bl	801471c <fabsf>
 801465c:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 8014660:	eeb4 0ae7 	vcmpe.f32	s0, s15
 8014664:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8014668:	dd0a      	ble.n	8014680 <asinf+0x48>
 801466a:	f7ff ff7f 	bl	801456c <__errno>
 801466e:	ecbd 8b02 	vpop	{d8}
 8014672:	2321      	movs	r3, #33	@ 0x21
 8014674:	6003      	str	r3, [r0, #0]
 8014676:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 801467a:	4804      	ldr	r0, [pc, #16]	@ (801468c <asinf+0x54>)
 801467c:	f000 b8c8 	b.w	8014810 <nanf>
 8014680:	eeb0 0a68 	vmov.f32	s0, s17
 8014684:	ecbd 8b02 	vpop	{d8}
 8014688:	bd08      	pop	{r3, pc}
 801468a:	bf00      	nop
 801468c:	080161a8 	.word	0x080161a8

08014690 <atan2f>:
 8014690:	f000 bf5e 	b.w	8015550 <__ieee754_atan2f>

08014694 <cosf>:
 8014694:	ee10 3a10 	vmov	r3, s0
 8014698:	b507      	push	{r0, r1, r2, lr}
 801469a:	4a1e      	ldr	r2, [pc, #120]	@ (8014714 <cosf+0x80>)
 801469c:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80146a0:	4293      	cmp	r3, r2
 80146a2:	d806      	bhi.n	80146b2 <cosf+0x1e>
 80146a4:	eddf 0a1c 	vldr	s1, [pc, #112]	@ 8014718 <cosf+0x84>
 80146a8:	b003      	add	sp, #12
 80146aa:	f85d eb04 	ldr.w	lr, [sp], #4
 80146ae:	f000 bceb 	b.w	8015088 <__kernel_cosf>
 80146b2:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 80146b6:	d304      	bcc.n	80146c2 <cosf+0x2e>
 80146b8:	ee30 0a40 	vsub.f32	s0, s0, s0
 80146bc:	b003      	add	sp, #12
 80146be:	f85d fb04 	ldr.w	pc, [sp], #4
 80146c2:	4668      	mov	r0, sp
 80146c4:	f000 ffe4 	bl	8015690 <__ieee754_rem_pio2f>
 80146c8:	f000 0003 	and.w	r0, r0, #3
 80146cc:	2801      	cmp	r0, #1
 80146ce:	d009      	beq.n	80146e4 <cosf+0x50>
 80146d0:	2802      	cmp	r0, #2
 80146d2:	d010      	beq.n	80146f6 <cosf+0x62>
 80146d4:	b9b0      	cbnz	r0, 8014704 <cosf+0x70>
 80146d6:	eddd 0a01 	vldr	s1, [sp, #4]
 80146da:	ed9d 0a00 	vldr	s0, [sp]
 80146de:	f000 fcd3 	bl	8015088 <__kernel_cosf>
 80146e2:	e7eb      	b.n	80146bc <cosf+0x28>
 80146e4:	eddd 0a01 	vldr	s1, [sp, #4]
 80146e8:	ed9d 0a00 	vldr	s0, [sp]
 80146ec:	f000 fd24 	bl	8015138 <__kernel_sinf>
 80146f0:	eeb1 0a40 	vneg.f32	s0, s0
 80146f4:	e7e2      	b.n	80146bc <cosf+0x28>
 80146f6:	eddd 0a01 	vldr	s1, [sp, #4]
 80146fa:	ed9d 0a00 	vldr	s0, [sp]
 80146fe:	f000 fcc3 	bl	8015088 <__kernel_cosf>
 8014702:	e7f5      	b.n	80146f0 <cosf+0x5c>
 8014704:	eddd 0a01 	vldr	s1, [sp, #4]
 8014708:	ed9d 0a00 	vldr	s0, [sp]
 801470c:	2001      	movs	r0, #1
 801470e:	f000 fd13 	bl	8015138 <__kernel_sinf>
 8014712:	e7d3      	b.n	80146bc <cosf+0x28>
 8014714:	3f490fd8 	.word	0x3f490fd8
 8014718:	00000000 	.word	0x00000000

0801471c <fabsf>:
 801471c:	ee10 3a10 	vmov	r3, s0
 8014720:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8014724:	ee00 3a10 	vmov	s0, r3
 8014728:	4770      	bx	lr
	...

0801472c <sinf>:
 801472c:	ee10 3a10 	vmov	r3, s0
 8014730:	b507      	push	{r0, r1, r2, lr}
 8014732:	4a1f      	ldr	r2, [pc, #124]	@ (80147b0 <sinf+0x84>)
 8014734:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8014738:	4293      	cmp	r3, r2
 801473a:	d807      	bhi.n	801474c <sinf+0x20>
 801473c:	eddf 0a1d 	vldr	s1, [pc, #116]	@ 80147b4 <sinf+0x88>
 8014740:	2000      	movs	r0, #0
 8014742:	b003      	add	sp, #12
 8014744:	f85d eb04 	ldr.w	lr, [sp], #4
 8014748:	f000 bcf6 	b.w	8015138 <__kernel_sinf>
 801474c:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 8014750:	d304      	bcc.n	801475c <sinf+0x30>
 8014752:	ee30 0a40 	vsub.f32	s0, s0, s0
 8014756:	b003      	add	sp, #12
 8014758:	f85d fb04 	ldr.w	pc, [sp], #4
 801475c:	4668      	mov	r0, sp
 801475e:	f000 ff97 	bl	8015690 <__ieee754_rem_pio2f>
 8014762:	f000 0003 	and.w	r0, r0, #3
 8014766:	2801      	cmp	r0, #1
 8014768:	d00a      	beq.n	8014780 <sinf+0x54>
 801476a:	2802      	cmp	r0, #2
 801476c:	d00f      	beq.n	801478e <sinf+0x62>
 801476e:	b9c0      	cbnz	r0, 80147a2 <sinf+0x76>
 8014770:	eddd 0a01 	vldr	s1, [sp, #4]
 8014774:	ed9d 0a00 	vldr	s0, [sp]
 8014778:	2001      	movs	r0, #1
 801477a:	f000 fcdd 	bl	8015138 <__kernel_sinf>
 801477e:	e7ea      	b.n	8014756 <sinf+0x2a>
 8014780:	eddd 0a01 	vldr	s1, [sp, #4]
 8014784:	ed9d 0a00 	vldr	s0, [sp]
 8014788:	f000 fc7e 	bl	8015088 <__kernel_cosf>
 801478c:	e7e3      	b.n	8014756 <sinf+0x2a>
 801478e:	eddd 0a01 	vldr	s1, [sp, #4]
 8014792:	ed9d 0a00 	vldr	s0, [sp]
 8014796:	2001      	movs	r0, #1
 8014798:	f000 fcce 	bl	8015138 <__kernel_sinf>
 801479c:	eeb1 0a40 	vneg.f32	s0, s0
 80147a0:	e7d9      	b.n	8014756 <sinf+0x2a>
 80147a2:	eddd 0a01 	vldr	s1, [sp, #4]
 80147a6:	ed9d 0a00 	vldr	s0, [sp]
 80147aa:	f000 fc6d 	bl	8015088 <__kernel_cosf>
 80147ae:	e7f5      	b.n	801479c <sinf+0x70>
 80147b0:	3f490fd8 	.word	0x3f490fd8
 80147b4:	00000000 	.word	0x00000000

080147b8 <tanf>:
 80147b8:	ee10 3a10 	vmov	r3, s0
 80147bc:	b507      	push	{r0, r1, r2, lr}
 80147be:	4a12      	ldr	r2, [pc, #72]	@ (8014808 <tanf+0x50>)
 80147c0:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80147c4:	4293      	cmp	r3, r2
 80147c6:	d807      	bhi.n	80147d8 <tanf+0x20>
 80147c8:	eddf 0a10 	vldr	s1, [pc, #64]	@ 801480c <tanf+0x54>
 80147cc:	2001      	movs	r0, #1
 80147ce:	b003      	add	sp, #12
 80147d0:	f85d eb04 	ldr.w	lr, [sp], #4
 80147d4:	f000 bcf8 	b.w	80151c8 <__kernel_tanf>
 80147d8:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 80147dc:	d304      	bcc.n	80147e8 <tanf+0x30>
 80147de:	ee30 0a40 	vsub.f32	s0, s0, s0
 80147e2:	b003      	add	sp, #12
 80147e4:	f85d fb04 	ldr.w	pc, [sp], #4
 80147e8:	4668      	mov	r0, sp
 80147ea:	f000 ff51 	bl	8015690 <__ieee754_rem_pio2f>
 80147ee:	0040      	lsls	r0, r0, #1
 80147f0:	f000 0002 	and.w	r0, r0, #2
 80147f4:	eddd 0a01 	vldr	s1, [sp, #4]
 80147f8:	ed9d 0a00 	vldr	s0, [sp]
 80147fc:	f1c0 0001 	rsb	r0, r0, #1
 8014800:	f000 fce2 	bl	80151c8 <__kernel_tanf>
 8014804:	e7ed      	b.n	80147e2 <tanf+0x2a>
 8014806:	bf00      	nop
 8014808:	3f490fda 	.word	0x3f490fda
 801480c:	00000000 	.word	0x00000000

08014810 <nanf>:
 8014810:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 8014818 <nanf+0x8>
 8014814:	4770      	bx	lr
 8014816:	bf00      	nop
 8014818:	7fc00000 	.word	0x7fc00000

0801481c <__ieee754_sqrt>:
 801481c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014820:	4a66      	ldr	r2, [pc, #408]	@ (80149bc <__ieee754_sqrt+0x1a0>)
 8014822:	ec55 4b10 	vmov	r4, r5, d0
 8014826:	43aa      	bics	r2, r5
 8014828:	462b      	mov	r3, r5
 801482a:	4621      	mov	r1, r4
 801482c:	d110      	bne.n	8014850 <__ieee754_sqrt+0x34>
 801482e:	4622      	mov	r2, r4
 8014830:	4620      	mov	r0, r4
 8014832:	4629      	mov	r1, r5
 8014834:	f7eb fe84 	bl	8000540 <__aeabi_dmul>
 8014838:	4602      	mov	r2, r0
 801483a:	460b      	mov	r3, r1
 801483c:	4620      	mov	r0, r4
 801483e:	4629      	mov	r1, r5
 8014840:	f7eb fcc8 	bl	80001d4 <__adddf3>
 8014844:	4604      	mov	r4, r0
 8014846:	460d      	mov	r5, r1
 8014848:	ec45 4b10 	vmov	d0, r4, r5
 801484c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8014850:	2d00      	cmp	r5, #0
 8014852:	dc0e      	bgt.n	8014872 <__ieee754_sqrt+0x56>
 8014854:	f025 4200 	bic.w	r2, r5, #2147483648	@ 0x80000000
 8014858:	4322      	orrs	r2, r4
 801485a:	d0f5      	beq.n	8014848 <__ieee754_sqrt+0x2c>
 801485c:	b19d      	cbz	r5, 8014886 <__ieee754_sqrt+0x6a>
 801485e:	4622      	mov	r2, r4
 8014860:	4620      	mov	r0, r4
 8014862:	4629      	mov	r1, r5
 8014864:	f7eb fcb4 	bl	80001d0 <__aeabi_dsub>
 8014868:	4602      	mov	r2, r0
 801486a:	460b      	mov	r3, r1
 801486c:	f7eb ff92 	bl	8000794 <__aeabi_ddiv>
 8014870:	e7e8      	b.n	8014844 <__ieee754_sqrt+0x28>
 8014872:	152a      	asrs	r2, r5, #20
 8014874:	d115      	bne.n	80148a2 <__ieee754_sqrt+0x86>
 8014876:	2000      	movs	r0, #0
 8014878:	e009      	b.n	801488e <__ieee754_sqrt+0x72>
 801487a:	0acb      	lsrs	r3, r1, #11
 801487c:	3a15      	subs	r2, #21
 801487e:	0549      	lsls	r1, r1, #21
 8014880:	2b00      	cmp	r3, #0
 8014882:	d0fa      	beq.n	801487a <__ieee754_sqrt+0x5e>
 8014884:	e7f7      	b.n	8014876 <__ieee754_sqrt+0x5a>
 8014886:	462a      	mov	r2, r5
 8014888:	e7fa      	b.n	8014880 <__ieee754_sqrt+0x64>
 801488a:	005b      	lsls	r3, r3, #1
 801488c:	3001      	adds	r0, #1
 801488e:	02dc      	lsls	r4, r3, #11
 8014890:	d5fb      	bpl.n	801488a <__ieee754_sqrt+0x6e>
 8014892:	1e44      	subs	r4, r0, #1
 8014894:	1b12      	subs	r2, r2, r4
 8014896:	f1c0 0420 	rsb	r4, r0, #32
 801489a:	fa21 f404 	lsr.w	r4, r1, r4
 801489e:	4323      	orrs	r3, r4
 80148a0:	4081      	lsls	r1, r0
 80148a2:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80148a6:	f2a2 37ff 	subw	r7, r2, #1023	@ 0x3ff
 80148aa:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80148ae:	07d2      	lsls	r2, r2, #31
 80148b0:	bf5c      	itt	pl
 80148b2:	005b      	lslpl	r3, r3, #1
 80148b4:	eb03 73d1 	addpl.w	r3, r3, r1, lsr #31
 80148b8:	ea4f 0343 	mov.w	r3, r3, lsl #1
 80148bc:	bf58      	it	pl
 80148be:	0049      	lslpl	r1, r1, #1
 80148c0:	2600      	movs	r6, #0
 80148c2:	eb03 73d1 	add.w	r3, r3, r1, lsr #31
 80148c6:	107f      	asrs	r7, r7, #1
 80148c8:	0049      	lsls	r1, r1, #1
 80148ca:	2016      	movs	r0, #22
 80148cc:	4632      	mov	r2, r6
 80148ce:	f44f 1400 	mov.w	r4, #2097152	@ 0x200000
 80148d2:	1915      	adds	r5, r2, r4
 80148d4:	429d      	cmp	r5, r3
 80148d6:	bfde      	ittt	le
 80148d8:	192a      	addle	r2, r5, r4
 80148da:	1b5b      	suble	r3, r3, r5
 80148dc:	1936      	addle	r6, r6, r4
 80148de:	0fcd      	lsrs	r5, r1, #31
 80148e0:	3801      	subs	r0, #1
 80148e2:	eb05 0343 	add.w	r3, r5, r3, lsl #1
 80148e6:	ea4f 0141 	mov.w	r1, r1, lsl #1
 80148ea:	ea4f 0454 	mov.w	r4, r4, lsr #1
 80148ee:	d1f0      	bne.n	80148d2 <__ieee754_sqrt+0xb6>
 80148f0:	4605      	mov	r5, r0
 80148f2:	2420      	movs	r4, #32
 80148f4:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80148f8:	4293      	cmp	r3, r2
 80148fa:	eb0c 0e00 	add.w	lr, ip, r0
 80148fe:	dc02      	bgt.n	8014906 <__ieee754_sqrt+0xea>
 8014900:	d113      	bne.n	801492a <__ieee754_sqrt+0x10e>
 8014902:	458e      	cmp	lr, r1
 8014904:	d811      	bhi.n	801492a <__ieee754_sqrt+0x10e>
 8014906:	f1be 0f00 	cmp.w	lr, #0
 801490a:	eb0e 000c 	add.w	r0, lr, ip
 801490e:	da3f      	bge.n	8014990 <__ieee754_sqrt+0x174>
 8014910:	2800      	cmp	r0, #0
 8014912:	db3d      	blt.n	8014990 <__ieee754_sqrt+0x174>
 8014914:	f102 0801 	add.w	r8, r2, #1
 8014918:	1a9b      	subs	r3, r3, r2
 801491a:	458e      	cmp	lr, r1
 801491c:	bf88      	it	hi
 801491e:	f103 33ff 	addhi.w	r3, r3, #4294967295
 8014922:	eba1 010e 	sub.w	r1, r1, lr
 8014926:	4465      	add	r5, ip
 8014928:	4642      	mov	r2, r8
 801492a:	ea4f 7ed1 	mov.w	lr, r1, lsr #31
 801492e:	3c01      	subs	r4, #1
 8014930:	eb0e 0343 	add.w	r3, lr, r3, lsl #1
 8014934:	ea4f 0141 	mov.w	r1, r1, lsl #1
 8014938:	ea4f 0c5c 	mov.w	ip, ip, lsr #1
 801493c:	d1dc      	bne.n	80148f8 <__ieee754_sqrt+0xdc>
 801493e:	4319      	orrs	r1, r3
 8014940:	d01b      	beq.n	801497a <__ieee754_sqrt+0x15e>
 8014942:	f8df a07c 	ldr.w	sl, [pc, #124]	@ 80149c0 <__ieee754_sqrt+0x1a4>
 8014946:	f8df b07c 	ldr.w	fp, [pc, #124]	@ 80149c4 <__ieee754_sqrt+0x1a8>
 801494a:	e9da 0100 	ldrd	r0, r1, [sl]
 801494e:	e9db 2300 	ldrd	r2, r3, [fp]
 8014952:	f7eb fc3d 	bl	80001d0 <__aeabi_dsub>
 8014956:	e9da 8900 	ldrd	r8, r9, [sl]
 801495a:	4602      	mov	r2, r0
 801495c:	460b      	mov	r3, r1
 801495e:	4640      	mov	r0, r8
 8014960:	4649      	mov	r1, r9
 8014962:	f7ec f869 	bl	8000a38 <__aeabi_dcmple>
 8014966:	b140      	cbz	r0, 801497a <__ieee754_sqrt+0x15e>
 8014968:	f1b5 3fff 	cmp.w	r5, #4294967295
 801496c:	e9da 0100 	ldrd	r0, r1, [sl]
 8014970:	e9db 2300 	ldrd	r2, r3, [fp]
 8014974:	d10e      	bne.n	8014994 <__ieee754_sqrt+0x178>
 8014976:	3601      	adds	r6, #1
 8014978:	4625      	mov	r5, r4
 801497a:	1073      	asrs	r3, r6, #1
 801497c:	f103 537f 	add.w	r3, r3, #1069547520	@ 0x3fc00000
 8014980:	f503 1300 	add.w	r3, r3, #2097152	@ 0x200000
 8014984:	eb03 5107 	add.w	r1, r3, r7, lsl #20
 8014988:	086b      	lsrs	r3, r5, #1
 801498a:	ea43 70c6 	orr.w	r0, r3, r6, lsl #31
 801498e:	e759      	b.n	8014844 <__ieee754_sqrt+0x28>
 8014990:	4690      	mov	r8, r2
 8014992:	e7c1      	b.n	8014918 <__ieee754_sqrt+0xfc>
 8014994:	f7eb fc1e 	bl	80001d4 <__adddf3>
 8014998:	e9da 8900 	ldrd	r8, r9, [sl]
 801499c:	4602      	mov	r2, r0
 801499e:	460b      	mov	r3, r1
 80149a0:	4640      	mov	r0, r8
 80149a2:	4649      	mov	r1, r9
 80149a4:	f7ec f83e 	bl	8000a24 <__aeabi_dcmplt>
 80149a8:	b120      	cbz	r0, 80149b4 <__ieee754_sqrt+0x198>
 80149aa:	1cab      	adds	r3, r5, #2
 80149ac:	bf08      	it	eq
 80149ae:	3601      	addeq	r6, #1
 80149b0:	3502      	adds	r5, #2
 80149b2:	e7e2      	b.n	801497a <__ieee754_sqrt+0x15e>
 80149b4:	1c6b      	adds	r3, r5, #1
 80149b6:	f023 0501 	bic.w	r5, r3, #1
 80149ba:	e7de      	b.n	801497a <__ieee754_sqrt+0x15e>
 80149bc:	7ff00000 	.word	0x7ff00000
 80149c0:	080161b8 	.word	0x080161b8
 80149c4:	080161b0 	.word	0x080161b0

080149c8 <ceil>:
 80149c8:	ec51 0b10 	vmov	r0, r1, d0
 80149cc:	f3c1 530a 	ubfx	r3, r1, #20, #11
 80149d0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80149d4:	f2a3 36ff 	subw	r6, r3, #1023	@ 0x3ff
 80149d8:	2e13      	cmp	r6, #19
 80149da:	460c      	mov	r4, r1
 80149dc:	4605      	mov	r5, r0
 80149de:	4680      	mov	r8, r0
 80149e0:	dc2e      	bgt.n	8014a40 <ceil+0x78>
 80149e2:	2e00      	cmp	r6, #0
 80149e4:	da11      	bge.n	8014a0a <ceil+0x42>
 80149e6:	a332      	add	r3, pc, #200	@ (adr r3, 8014ab0 <ceil+0xe8>)
 80149e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80149ec:	f7eb fbf2 	bl	80001d4 <__adddf3>
 80149f0:	2200      	movs	r2, #0
 80149f2:	2300      	movs	r3, #0
 80149f4:	f7ec f834 	bl	8000a60 <__aeabi_dcmpgt>
 80149f8:	b120      	cbz	r0, 8014a04 <ceil+0x3c>
 80149fa:	2c00      	cmp	r4, #0
 80149fc:	db4f      	blt.n	8014a9e <ceil+0xd6>
 80149fe:	4325      	orrs	r5, r4
 8014a00:	d151      	bne.n	8014aa6 <ceil+0xde>
 8014a02:	462c      	mov	r4, r5
 8014a04:	4621      	mov	r1, r4
 8014a06:	4628      	mov	r0, r5
 8014a08:	e023      	b.n	8014a52 <ceil+0x8a>
 8014a0a:	4f2b      	ldr	r7, [pc, #172]	@ (8014ab8 <ceil+0xf0>)
 8014a0c:	4137      	asrs	r7, r6
 8014a0e:	ea01 0307 	and.w	r3, r1, r7
 8014a12:	4303      	orrs	r3, r0
 8014a14:	d01d      	beq.n	8014a52 <ceil+0x8a>
 8014a16:	a326      	add	r3, pc, #152	@ (adr r3, 8014ab0 <ceil+0xe8>)
 8014a18:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014a1c:	f7eb fbda 	bl	80001d4 <__adddf3>
 8014a20:	2200      	movs	r2, #0
 8014a22:	2300      	movs	r3, #0
 8014a24:	f7ec f81c 	bl	8000a60 <__aeabi_dcmpgt>
 8014a28:	2800      	cmp	r0, #0
 8014a2a:	d0eb      	beq.n	8014a04 <ceil+0x3c>
 8014a2c:	2c00      	cmp	r4, #0
 8014a2e:	bfc2      	ittt	gt
 8014a30:	f44f 1380 	movgt.w	r3, #1048576	@ 0x100000
 8014a34:	4133      	asrgt	r3, r6
 8014a36:	18e4      	addgt	r4, r4, r3
 8014a38:	ea24 0407 	bic.w	r4, r4, r7
 8014a3c:	2500      	movs	r5, #0
 8014a3e:	e7e1      	b.n	8014a04 <ceil+0x3c>
 8014a40:	2e33      	cmp	r6, #51	@ 0x33
 8014a42:	dd0a      	ble.n	8014a5a <ceil+0x92>
 8014a44:	f5b6 6f80 	cmp.w	r6, #1024	@ 0x400
 8014a48:	d103      	bne.n	8014a52 <ceil+0x8a>
 8014a4a:	4602      	mov	r2, r0
 8014a4c:	460b      	mov	r3, r1
 8014a4e:	f7eb fbc1 	bl	80001d4 <__adddf3>
 8014a52:	ec41 0b10 	vmov	d0, r0, r1
 8014a56:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8014a5a:	f2a3 4313 	subw	r3, r3, #1043	@ 0x413
 8014a5e:	f04f 37ff 	mov.w	r7, #4294967295
 8014a62:	40df      	lsrs	r7, r3
 8014a64:	4238      	tst	r0, r7
 8014a66:	d0f4      	beq.n	8014a52 <ceil+0x8a>
 8014a68:	a311      	add	r3, pc, #68	@ (adr r3, 8014ab0 <ceil+0xe8>)
 8014a6a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014a6e:	f7eb fbb1 	bl	80001d4 <__adddf3>
 8014a72:	2200      	movs	r2, #0
 8014a74:	2300      	movs	r3, #0
 8014a76:	f7eb fff3 	bl	8000a60 <__aeabi_dcmpgt>
 8014a7a:	2800      	cmp	r0, #0
 8014a7c:	d0c2      	beq.n	8014a04 <ceil+0x3c>
 8014a7e:	2c00      	cmp	r4, #0
 8014a80:	dd0a      	ble.n	8014a98 <ceil+0xd0>
 8014a82:	2e14      	cmp	r6, #20
 8014a84:	d101      	bne.n	8014a8a <ceil+0xc2>
 8014a86:	3401      	adds	r4, #1
 8014a88:	e006      	b.n	8014a98 <ceil+0xd0>
 8014a8a:	f1c6 0634 	rsb	r6, r6, #52	@ 0x34
 8014a8e:	2301      	movs	r3, #1
 8014a90:	40b3      	lsls	r3, r6
 8014a92:	441d      	add	r5, r3
 8014a94:	45a8      	cmp	r8, r5
 8014a96:	d8f6      	bhi.n	8014a86 <ceil+0xbe>
 8014a98:	ea25 0507 	bic.w	r5, r5, r7
 8014a9c:	e7b2      	b.n	8014a04 <ceil+0x3c>
 8014a9e:	2500      	movs	r5, #0
 8014aa0:	f04f 4400 	mov.w	r4, #2147483648	@ 0x80000000
 8014aa4:	e7ae      	b.n	8014a04 <ceil+0x3c>
 8014aa6:	4c05      	ldr	r4, [pc, #20]	@ (8014abc <ceil+0xf4>)
 8014aa8:	2500      	movs	r5, #0
 8014aaa:	e7ab      	b.n	8014a04 <ceil+0x3c>
 8014aac:	f3af 8000 	nop.w
 8014ab0:	8800759c 	.word	0x8800759c
 8014ab4:	7e37e43c 	.word	0x7e37e43c
 8014ab8:	000fffff 	.word	0x000fffff
 8014abc:	3ff00000 	.word	0x3ff00000

08014ac0 <floor>:
 8014ac0:	ec51 0b10 	vmov	r0, r1, d0
 8014ac4:	f3c1 530a 	ubfx	r3, r1, #20, #11
 8014ac8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8014acc:	f2a3 36ff 	subw	r6, r3, #1023	@ 0x3ff
 8014ad0:	2e13      	cmp	r6, #19
 8014ad2:	460c      	mov	r4, r1
 8014ad4:	4605      	mov	r5, r0
 8014ad6:	4680      	mov	r8, r0
 8014ad8:	dc34      	bgt.n	8014b44 <floor+0x84>
 8014ada:	2e00      	cmp	r6, #0
 8014adc:	da17      	bge.n	8014b0e <floor+0x4e>
 8014ade:	a332      	add	r3, pc, #200	@ (adr r3, 8014ba8 <floor+0xe8>)
 8014ae0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014ae4:	f7eb fb76 	bl	80001d4 <__adddf3>
 8014ae8:	2200      	movs	r2, #0
 8014aea:	2300      	movs	r3, #0
 8014aec:	f7eb ffb8 	bl	8000a60 <__aeabi_dcmpgt>
 8014af0:	b150      	cbz	r0, 8014b08 <floor+0x48>
 8014af2:	2c00      	cmp	r4, #0
 8014af4:	da55      	bge.n	8014ba2 <floor+0xe2>
 8014af6:	f024 4400 	bic.w	r4, r4, #2147483648	@ 0x80000000
 8014afa:	432c      	orrs	r4, r5
 8014afc:	2500      	movs	r5, #0
 8014afe:	42ac      	cmp	r4, r5
 8014b00:	4c2b      	ldr	r4, [pc, #172]	@ (8014bb0 <floor+0xf0>)
 8014b02:	bf08      	it	eq
 8014b04:	f04f 4400 	moveq.w	r4, #2147483648	@ 0x80000000
 8014b08:	4621      	mov	r1, r4
 8014b0a:	4628      	mov	r0, r5
 8014b0c:	e023      	b.n	8014b56 <floor+0x96>
 8014b0e:	4f29      	ldr	r7, [pc, #164]	@ (8014bb4 <floor+0xf4>)
 8014b10:	4137      	asrs	r7, r6
 8014b12:	ea01 0307 	and.w	r3, r1, r7
 8014b16:	4303      	orrs	r3, r0
 8014b18:	d01d      	beq.n	8014b56 <floor+0x96>
 8014b1a:	a323      	add	r3, pc, #140	@ (adr r3, 8014ba8 <floor+0xe8>)
 8014b1c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014b20:	f7eb fb58 	bl	80001d4 <__adddf3>
 8014b24:	2200      	movs	r2, #0
 8014b26:	2300      	movs	r3, #0
 8014b28:	f7eb ff9a 	bl	8000a60 <__aeabi_dcmpgt>
 8014b2c:	2800      	cmp	r0, #0
 8014b2e:	d0eb      	beq.n	8014b08 <floor+0x48>
 8014b30:	2c00      	cmp	r4, #0
 8014b32:	bfbe      	ittt	lt
 8014b34:	f44f 1380 	movlt.w	r3, #1048576	@ 0x100000
 8014b38:	4133      	asrlt	r3, r6
 8014b3a:	18e4      	addlt	r4, r4, r3
 8014b3c:	ea24 0407 	bic.w	r4, r4, r7
 8014b40:	2500      	movs	r5, #0
 8014b42:	e7e1      	b.n	8014b08 <floor+0x48>
 8014b44:	2e33      	cmp	r6, #51	@ 0x33
 8014b46:	dd0a      	ble.n	8014b5e <floor+0x9e>
 8014b48:	f5b6 6f80 	cmp.w	r6, #1024	@ 0x400
 8014b4c:	d103      	bne.n	8014b56 <floor+0x96>
 8014b4e:	4602      	mov	r2, r0
 8014b50:	460b      	mov	r3, r1
 8014b52:	f7eb fb3f 	bl	80001d4 <__adddf3>
 8014b56:	ec41 0b10 	vmov	d0, r0, r1
 8014b5a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8014b5e:	f2a3 4313 	subw	r3, r3, #1043	@ 0x413
 8014b62:	f04f 37ff 	mov.w	r7, #4294967295
 8014b66:	40df      	lsrs	r7, r3
 8014b68:	4207      	tst	r7, r0
 8014b6a:	d0f4      	beq.n	8014b56 <floor+0x96>
 8014b6c:	a30e      	add	r3, pc, #56	@ (adr r3, 8014ba8 <floor+0xe8>)
 8014b6e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014b72:	f7eb fb2f 	bl	80001d4 <__adddf3>
 8014b76:	2200      	movs	r2, #0
 8014b78:	2300      	movs	r3, #0
 8014b7a:	f7eb ff71 	bl	8000a60 <__aeabi_dcmpgt>
 8014b7e:	2800      	cmp	r0, #0
 8014b80:	d0c2      	beq.n	8014b08 <floor+0x48>
 8014b82:	2c00      	cmp	r4, #0
 8014b84:	da0a      	bge.n	8014b9c <floor+0xdc>
 8014b86:	2e14      	cmp	r6, #20
 8014b88:	d101      	bne.n	8014b8e <floor+0xce>
 8014b8a:	3401      	adds	r4, #1
 8014b8c:	e006      	b.n	8014b9c <floor+0xdc>
 8014b8e:	f1c6 0634 	rsb	r6, r6, #52	@ 0x34
 8014b92:	2301      	movs	r3, #1
 8014b94:	40b3      	lsls	r3, r6
 8014b96:	441d      	add	r5, r3
 8014b98:	4545      	cmp	r5, r8
 8014b9a:	d3f6      	bcc.n	8014b8a <floor+0xca>
 8014b9c:	ea25 0507 	bic.w	r5, r5, r7
 8014ba0:	e7b2      	b.n	8014b08 <floor+0x48>
 8014ba2:	2500      	movs	r5, #0
 8014ba4:	462c      	mov	r4, r5
 8014ba6:	e7af      	b.n	8014b08 <floor+0x48>
 8014ba8:	8800759c 	.word	0x8800759c
 8014bac:	7e37e43c 	.word	0x7e37e43c
 8014bb0:	bff00000 	.word	0xbff00000
 8014bb4:	000fffff 	.word	0x000fffff

08014bb8 <__ieee754_atan2>:
 8014bb8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8014bbc:	ec57 6b11 	vmov	r6, r7, d1
 8014bc0:	4273      	negs	r3, r6
 8014bc2:	f8df 817c 	ldr.w	r8, [pc, #380]	@ 8014d40 <__ieee754_atan2+0x188>
 8014bc6:	f027 4200 	bic.w	r2, r7, #2147483648	@ 0x80000000
 8014bca:	4333      	orrs	r3, r6
 8014bcc:	ea42 73d3 	orr.w	r3, r2, r3, lsr #31
 8014bd0:	4543      	cmp	r3, r8
 8014bd2:	ec51 0b10 	vmov	r0, r1, d0
 8014bd6:	4635      	mov	r5, r6
 8014bd8:	d809      	bhi.n	8014bee <__ieee754_atan2+0x36>
 8014bda:	4244      	negs	r4, r0
 8014bdc:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 8014be0:	4304      	orrs	r4, r0
 8014be2:	ea43 74d4 	orr.w	r4, r3, r4, lsr #31
 8014be6:	4544      	cmp	r4, r8
 8014be8:	468e      	mov	lr, r1
 8014bea:	4681      	mov	r9, r0
 8014bec:	d907      	bls.n	8014bfe <__ieee754_atan2+0x46>
 8014bee:	4632      	mov	r2, r6
 8014bf0:	463b      	mov	r3, r7
 8014bf2:	f7eb faef 	bl	80001d4 <__adddf3>
 8014bf6:	ec41 0b10 	vmov	d0, r0, r1
 8014bfa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8014bfe:	f107 4440 	add.w	r4, r7, #3221225472	@ 0xc0000000
 8014c02:	f504 1480 	add.w	r4, r4, #1048576	@ 0x100000
 8014c06:	4334      	orrs	r4, r6
 8014c08:	d103      	bne.n	8014c12 <__ieee754_atan2+0x5a>
 8014c0a:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8014c0e:	f000 b89b 	b.w	8014d48 <atan>
 8014c12:	17bc      	asrs	r4, r7, #30
 8014c14:	f004 0402 	and.w	r4, r4, #2
 8014c18:	ea53 0909 	orrs.w	r9, r3, r9
 8014c1c:	ea44 74d1 	orr.w	r4, r4, r1, lsr #31
 8014c20:	d107      	bne.n	8014c32 <__ieee754_atan2+0x7a>
 8014c22:	2c02      	cmp	r4, #2
 8014c24:	d05f      	beq.n	8014ce6 <__ieee754_atan2+0x12e>
 8014c26:	2c03      	cmp	r4, #3
 8014c28:	d1e5      	bne.n	8014bf6 <__ieee754_atan2+0x3e>
 8014c2a:	a143      	add	r1, pc, #268	@ (adr r1, 8014d38 <__ieee754_atan2+0x180>)
 8014c2c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8014c30:	e7e1      	b.n	8014bf6 <__ieee754_atan2+0x3e>
 8014c32:	4315      	orrs	r5, r2
 8014c34:	d106      	bne.n	8014c44 <__ieee754_atan2+0x8c>
 8014c36:	f1be 0f00 	cmp.w	lr, #0
 8014c3a:	db5f      	blt.n	8014cfc <__ieee754_atan2+0x144>
 8014c3c:	a136      	add	r1, pc, #216	@ (adr r1, 8014d18 <__ieee754_atan2+0x160>)
 8014c3e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8014c42:	e7d8      	b.n	8014bf6 <__ieee754_atan2+0x3e>
 8014c44:	4542      	cmp	r2, r8
 8014c46:	d10f      	bne.n	8014c68 <__ieee754_atan2+0xb0>
 8014c48:	4293      	cmp	r3, r2
 8014c4a:	f104 34ff 	add.w	r4, r4, #4294967295
 8014c4e:	d107      	bne.n	8014c60 <__ieee754_atan2+0xa8>
 8014c50:	2c02      	cmp	r4, #2
 8014c52:	d84c      	bhi.n	8014cee <__ieee754_atan2+0x136>
 8014c54:	4b36      	ldr	r3, [pc, #216]	@ (8014d30 <__ieee754_atan2+0x178>)
 8014c56:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8014c5a:	e9d3 0100 	ldrd	r0, r1, [r3]
 8014c5e:	e7ca      	b.n	8014bf6 <__ieee754_atan2+0x3e>
 8014c60:	2c02      	cmp	r4, #2
 8014c62:	d848      	bhi.n	8014cf6 <__ieee754_atan2+0x13e>
 8014c64:	4b33      	ldr	r3, [pc, #204]	@ (8014d34 <__ieee754_atan2+0x17c>)
 8014c66:	e7f6      	b.n	8014c56 <__ieee754_atan2+0x9e>
 8014c68:	4543      	cmp	r3, r8
 8014c6a:	d0e4      	beq.n	8014c36 <__ieee754_atan2+0x7e>
 8014c6c:	1a9b      	subs	r3, r3, r2
 8014c6e:	f1b3 7f74 	cmp.w	r3, #63963136	@ 0x3d00000
 8014c72:	ea4f 5223 	mov.w	r2, r3, asr #20
 8014c76:	da1e      	bge.n	8014cb6 <__ieee754_atan2+0xfe>
 8014c78:	2f00      	cmp	r7, #0
 8014c7a:	da01      	bge.n	8014c80 <__ieee754_atan2+0xc8>
 8014c7c:	323c      	adds	r2, #60	@ 0x3c
 8014c7e:	db1e      	blt.n	8014cbe <__ieee754_atan2+0x106>
 8014c80:	4632      	mov	r2, r6
 8014c82:	463b      	mov	r3, r7
 8014c84:	f7eb fd86 	bl	8000794 <__aeabi_ddiv>
 8014c88:	ec41 0b10 	vmov	d0, r0, r1
 8014c8c:	f000 f9f4 	bl	8015078 <fabs>
 8014c90:	f000 f85a 	bl	8014d48 <atan>
 8014c94:	ec51 0b10 	vmov	r0, r1, d0
 8014c98:	2c01      	cmp	r4, #1
 8014c9a:	d013      	beq.n	8014cc4 <__ieee754_atan2+0x10c>
 8014c9c:	2c02      	cmp	r4, #2
 8014c9e:	d015      	beq.n	8014ccc <__ieee754_atan2+0x114>
 8014ca0:	2c00      	cmp	r4, #0
 8014ca2:	d0a8      	beq.n	8014bf6 <__ieee754_atan2+0x3e>
 8014ca4:	a318      	add	r3, pc, #96	@ (adr r3, 8014d08 <__ieee754_atan2+0x150>)
 8014ca6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014caa:	f7eb fa91 	bl	80001d0 <__aeabi_dsub>
 8014cae:	a318      	add	r3, pc, #96	@ (adr r3, 8014d10 <__ieee754_atan2+0x158>)
 8014cb0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014cb4:	e014      	b.n	8014ce0 <__ieee754_atan2+0x128>
 8014cb6:	a118      	add	r1, pc, #96	@ (adr r1, 8014d18 <__ieee754_atan2+0x160>)
 8014cb8:	e9d1 0100 	ldrd	r0, r1, [r1]
 8014cbc:	e7ec      	b.n	8014c98 <__ieee754_atan2+0xe0>
 8014cbe:	2000      	movs	r0, #0
 8014cc0:	2100      	movs	r1, #0
 8014cc2:	e7e9      	b.n	8014c98 <__ieee754_atan2+0xe0>
 8014cc4:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8014cc8:	4619      	mov	r1, r3
 8014cca:	e794      	b.n	8014bf6 <__ieee754_atan2+0x3e>
 8014ccc:	a30e      	add	r3, pc, #56	@ (adr r3, 8014d08 <__ieee754_atan2+0x150>)
 8014cce:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014cd2:	f7eb fa7d 	bl	80001d0 <__aeabi_dsub>
 8014cd6:	4602      	mov	r2, r0
 8014cd8:	460b      	mov	r3, r1
 8014cda:	a10d      	add	r1, pc, #52	@ (adr r1, 8014d10 <__ieee754_atan2+0x158>)
 8014cdc:	e9d1 0100 	ldrd	r0, r1, [r1]
 8014ce0:	f7eb fa76 	bl	80001d0 <__aeabi_dsub>
 8014ce4:	e787      	b.n	8014bf6 <__ieee754_atan2+0x3e>
 8014ce6:	a10a      	add	r1, pc, #40	@ (adr r1, 8014d10 <__ieee754_atan2+0x158>)
 8014ce8:	e9d1 0100 	ldrd	r0, r1, [r1]
 8014cec:	e783      	b.n	8014bf6 <__ieee754_atan2+0x3e>
 8014cee:	a10c      	add	r1, pc, #48	@ (adr r1, 8014d20 <__ieee754_atan2+0x168>)
 8014cf0:	e9d1 0100 	ldrd	r0, r1, [r1]
 8014cf4:	e77f      	b.n	8014bf6 <__ieee754_atan2+0x3e>
 8014cf6:	2000      	movs	r0, #0
 8014cf8:	2100      	movs	r1, #0
 8014cfa:	e77c      	b.n	8014bf6 <__ieee754_atan2+0x3e>
 8014cfc:	a10a      	add	r1, pc, #40	@ (adr r1, 8014d28 <__ieee754_atan2+0x170>)
 8014cfe:	e9d1 0100 	ldrd	r0, r1, [r1]
 8014d02:	e778      	b.n	8014bf6 <__ieee754_atan2+0x3e>
 8014d04:	f3af 8000 	nop.w
 8014d08:	33145c07 	.word	0x33145c07
 8014d0c:	3ca1a626 	.word	0x3ca1a626
 8014d10:	54442d18 	.word	0x54442d18
 8014d14:	400921fb 	.word	0x400921fb
 8014d18:	54442d18 	.word	0x54442d18
 8014d1c:	3ff921fb 	.word	0x3ff921fb
 8014d20:	54442d18 	.word	0x54442d18
 8014d24:	3fe921fb 	.word	0x3fe921fb
 8014d28:	54442d18 	.word	0x54442d18
 8014d2c:	bff921fb 	.word	0xbff921fb
 8014d30:	080161d8 	.word	0x080161d8
 8014d34:	080161c0 	.word	0x080161c0
 8014d38:	54442d18 	.word	0x54442d18
 8014d3c:	c00921fb 	.word	0xc00921fb
 8014d40:	7ff00000 	.word	0x7ff00000
 8014d44:	00000000 	.word	0x00000000

08014d48 <atan>:
 8014d48:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014d4c:	ec55 4b10 	vmov	r4, r5, d0
 8014d50:	4bbf      	ldr	r3, [pc, #764]	@ (8015050 <atan+0x308>)
 8014d52:	f025 4600 	bic.w	r6, r5, #2147483648	@ 0x80000000
 8014d56:	429e      	cmp	r6, r3
 8014d58:	46ab      	mov	fp, r5
 8014d5a:	d918      	bls.n	8014d8e <atan+0x46>
 8014d5c:	4bbd      	ldr	r3, [pc, #756]	@ (8015054 <atan+0x30c>)
 8014d5e:	429e      	cmp	r6, r3
 8014d60:	d801      	bhi.n	8014d66 <atan+0x1e>
 8014d62:	d109      	bne.n	8014d78 <atan+0x30>
 8014d64:	b144      	cbz	r4, 8014d78 <atan+0x30>
 8014d66:	4622      	mov	r2, r4
 8014d68:	462b      	mov	r3, r5
 8014d6a:	4620      	mov	r0, r4
 8014d6c:	4629      	mov	r1, r5
 8014d6e:	f7eb fa31 	bl	80001d4 <__adddf3>
 8014d72:	4604      	mov	r4, r0
 8014d74:	460d      	mov	r5, r1
 8014d76:	e006      	b.n	8014d86 <atan+0x3e>
 8014d78:	f1bb 0f00 	cmp.w	fp, #0
 8014d7c:	f340 812b 	ble.w	8014fd6 <atan+0x28e>
 8014d80:	a597      	add	r5, pc, #604	@ (adr r5, 8014fe0 <atan+0x298>)
 8014d82:	e9d5 4500 	ldrd	r4, r5, [r5]
 8014d86:	ec45 4b10 	vmov	d0, r4, r5
 8014d8a:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8014d8e:	4bb2      	ldr	r3, [pc, #712]	@ (8015058 <atan+0x310>)
 8014d90:	429e      	cmp	r6, r3
 8014d92:	d813      	bhi.n	8014dbc <atan+0x74>
 8014d94:	f1a3 73de 	sub.w	r3, r3, #29097984	@ 0x1bc0000
 8014d98:	429e      	cmp	r6, r3
 8014d9a:	d80c      	bhi.n	8014db6 <atan+0x6e>
 8014d9c:	a392      	add	r3, pc, #584	@ (adr r3, 8014fe8 <atan+0x2a0>)
 8014d9e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014da2:	4620      	mov	r0, r4
 8014da4:	4629      	mov	r1, r5
 8014da6:	f7eb fa15 	bl	80001d4 <__adddf3>
 8014daa:	4bac      	ldr	r3, [pc, #688]	@ (801505c <atan+0x314>)
 8014dac:	2200      	movs	r2, #0
 8014dae:	f7eb fe57 	bl	8000a60 <__aeabi_dcmpgt>
 8014db2:	2800      	cmp	r0, #0
 8014db4:	d1e7      	bne.n	8014d86 <atan+0x3e>
 8014db6:	f04f 3aff 	mov.w	sl, #4294967295
 8014dba:	e029      	b.n	8014e10 <atan+0xc8>
 8014dbc:	f000 f95c 	bl	8015078 <fabs>
 8014dc0:	4ba7      	ldr	r3, [pc, #668]	@ (8015060 <atan+0x318>)
 8014dc2:	429e      	cmp	r6, r3
 8014dc4:	ec55 4b10 	vmov	r4, r5, d0
 8014dc8:	f200 80bc 	bhi.w	8014f44 <atan+0x1fc>
 8014dcc:	f5a3 2350 	sub.w	r3, r3, #851968	@ 0xd0000
 8014dd0:	429e      	cmp	r6, r3
 8014dd2:	f200 809e 	bhi.w	8014f12 <atan+0x1ca>
 8014dd6:	4622      	mov	r2, r4
 8014dd8:	462b      	mov	r3, r5
 8014dda:	4620      	mov	r0, r4
 8014ddc:	4629      	mov	r1, r5
 8014dde:	f7eb f9f9 	bl	80001d4 <__adddf3>
 8014de2:	4b9e      	ldr	r3, [pc, #632]	@ (801505c <atan+0x314>)
 8014de4:	2200      	movs	r2, #0
 8014de6:	f7eb f9f3 	bl	80001d0 <__aeabi_dsub>
 8014dea:	2200      	movs	r2, #0
 8014dec:	4606      	mov	r6, r0
 8014dee:	460f      	mov	r7, r1
 8014df0:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8014df4:	4620      	mov	r0, r4
 8014df6:	4629      	mov	r1, r5
 8014df8:	f7eb f9ec 	bl	80001d4 <__adddf3>
 8014dfc:	4602      	mov	r2, r0
 8014dfe:	460b      	mov	r3, r1
 8014e00:	4630      	mov	r0, r6
 8014e02:	4639      	mov	r1, r7
 8014e04:	f7eb fcc6 	bl	8000794 <__aeabi_ddiv>
 8014e08:	f04f 0a00 	mov.w	sl, #0
 8014e0c:	4604      	mov	r4, r0
 8014e0e:	460d      	mov	r5, r1
 8014e10:	4622      	mov	r2, r4
 8014e12:	462b      	mov	r3, r5
 8014e14:	4620      	mov	r0, r4
 8014e16:	4629      	mov	r1, r5
 8014e18:	f7eb fb92 	bl	8000540 <__aeabi_dmul>
 8014e1c:	4602      	mov	r2, r0
 8014e1e:	460b      	mov	r3, r1
 8014e20:	4680      	mov	r8, r0
 8014e22:	4689      	mov	r9, r1
 8014e24:	f7eb fb8c 	bl	8000540 <__aeabi_dmul>
 8014e28:	a371      	add	r3, pc, #452	@ (adr r3, 8014ff0 <atan+0x2a8>)
 8014e2a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014e2e:	4606      	mov	r6, r0
 8014e30:	460f      	mov	r7, r1
 8014e32:	f7eb fb85 	bl	8000540 <__aeabi_dmul>
 8014e36:	a370      	add	r3, pc, #448	@ (adr r3, 8014ff8 <atan+0x2b0>)
 8014e38:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014e3c:	f7eb f9ca 	bl	80001d4 <__adddf3>
 8014e40:	4632      	mov	r2, r6
 8014e42:	463b      	mov	r3, r7
 8014e44:	f7eb fb7c 	bl	8000540 <__aeabi_dmul>
 8014e48:	a36d      	add	r3, pc, #436	@ (adr r3, 8015000 <atan+0x2b8>)
 8014e4a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014e4e:	f7eb f9c1 	bl	80001d4 <__adddf3>
 8014e52:	4632      	mov	r2, r6
 8014e54:	463b      	mov	r3, r7
 8014e56:	f7eb fb73 	bl	8000540 <__aeabi_dmul>
 8014e5a:	a36b      	add	r3, pc, #428	@ (adr r3, 8015008 <atan+0x2c0>)
 8014e5c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014e60:	f7eb f9b8 	bl	80001d4 <__adddf3>
 8014e64:	4632      	mov	r2, r6
 8014e66:	463b      	mov	r3, r7
 8014e68:	f7eb fb6a 	bl	8000540 <__aeabi_dmul>
 8014e6c:	a368      	add	r3, pc, #416	@ (adr r3, 8015010 <atan+0x2c8>)
 8014e6e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014e72:	f7eb f9af 	bl	80001d4 <__adddf3>
 8014e76:	4632      	mov	r2, r6
 8014e78:	463b      	mov	r3, r7
 8014e7a:	f7eb fb61 	bl	8000540 <__aeabi_dmul>
 8014e7e:	a366      	add	r3, pc, #408	@ (adr r3, 8015018 <atan+0x2d0>)
 8014e80:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014e84:	f7eb f9a6 	bl	80001d4 <__adddf3>
 8014e88:	4642      	mov	r2, r8
 8014e8a:	464b      	mov	r3, r9
 8014e8c:	f7eb fb58 	bl	8000540 <__aeabi_dmul>
 8014e90:	a363      	add	r3, pc, #396	@ (adr r3, 8015020 <atan+0x2d8>)
 8014e92:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014e96:	4680      	mov	r8, r0
 8014e98:	4689      	mov	r9, r1
 8014e9a:	4630      	mov	r0, r6
 8014e9c:	4639      	mov	r1, r7
 8014e9e:	f7eb fb4f 	bl	8000540 <__aeabi_dmul>
 8014ea2:	a361      	add	r3, pc, #388	@ (adr r3, 8015028 <atan+0x2e0>)
 8014ea4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014ea8:	f7eb f992 	bl	80001d0 <__aeabi_dsub>
 8014eac:	4632      	mov	r2, r6
 8014eae:	463b      	mov	r3, r7
 8014eb0:	f7eb fb46 	bl	8000540 <__aeabi_dmul>
 8014eb4:	a35e      	add	r3, pc, #376	@ (adr r3, 8015030 <atan+0x2e8>)
 8014eb6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014eba:	f7eb f989 	bl	80001d0 <__aeabi_dsub>
 8014ebe:	4632      	mov	r2, r6
 8014ec0:	463b      	mov	r3, r7
 8014ec2:	f7eb fb3d 	bl	8000540 <__aeabi_dmul>
 8014ec6:	a35c      	add	r3, pc, #368	@ (adr r3, 8015038 <atan+0x2f0>)
 8014ec8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014ecc:	f7eb f980 	bl	80001d0 <__aeabi_dsub>
 8014ed0:	4632      	mov	r2, r6
 8014ed2:	463b      	mov	r3, r7
 8014ed4:	f7eb fb34 	bl	8000540 <__aeabi_dmul>
 8014ed8:	a359      	add	r3, pc, #356	@ (adr r3, 8015040 <atan+0x2f8>)
 8014eda:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014ede:	f7eb f977 	bl	80001d0 <__aeabi_dsub>
 8014ee2:	4632      	mov	r2, r6
 8014ee4:	463b      	mov	r3, r7
 8014ee6:	f7eb fb2b 	bl	8000540 <__aeabi_dmul>
 8014eea:	4602      	mov	r2, r0
 8014eec:	460b      	mov	r3, r1
 8014eee:	4640      	mov	r0, r8
 8014ef0:	4649      	mov	r1, r9
 8014ef2:	f7eb f96f 	bl	80001d4 <__adddf3>
 8014ef6:	4622      	mov	r2, r4
 8014ef8:	462b      	mov	r3, r5
 8014efa:	f7eb fb21 	bl	8000540 <__aeabi_dmul>
 8014efe:	f1ba 3fff 	cmp.w	sl, #4294967295
 8014f02:	4602      	mov	r2, r0
 8014f04:	460b      	mov	r3, r1
 8014f06:	d148      	bne.n	8014f9a <atan+0x252>
 8014f08:	4620      	mov	r0, r4
 8014f0a:	4629      	mov	r1, r5
 8014f0c:	f7eb f960 	bl	80001d0 <__aeabi_dsub>
 8014f10:	e72f      	b.n	8014d72 <atan+0x2a>
 8014f12:	4b52      	ldr	r3, [pc, #328]	@ (801505c <atan+0x314>)
 8014f14:	2200      	movs	r2, #0
 8014f16:	4620      	mov	r0, r4
 8014f18:	4629      	mov	r1, r5
 8014f1a:	f7eb f959 	bl	80001d0 <__aeabi_dsub>
 8014f1e:	4b4f      	ldr	r3, [pc, #316]	@ (801505c <atan+0x314>)
 8014f20:	4606      	mov	r6, r0
 8014f22:	460f      	mov	r7, r1
 8014f24:	2200      	movs	r2, #0
 8014f26:	4620      	mov	r0, r4
 8014f28:	4629      	mov	r1, r5
 8014f2a:	f7eb f953 	bl	80001d4 <__adddf3>
 8014f2e:	4602      	mov	r2, r0
 8014f30:	460b      	mov	r3, r1
 8014f32:	4630      	mov	r0, r6
 8014f34:	4639      	mov	r1, r7
 8014f36:	f7eb fc2d 	bl	8000794 <__aeabi_ddiv>
 8014f3a:	f04f 0a01 	mov.w	sl, #1
 8014f3e:	4604      	mov	r4, r0
 8014f40:	460d      	mov	r5, r1
 8014f42:	e765      	b.n	8014e10 <atan+0xc8>
 8014f44:	4b47      	ldr	r3, [pc, #284]	@ (8015064 <atan+0x31c>)
 8014f46:	429e      	cmp	r6, r3
 8014f48:	d21c      	bcs.n	8014f84 <atan+0x23c>
 8014f4a:	4b47      	ldr	r3, [pc, #284]	@ (8015068 <atan+0x320>)
 8014f4c:	2200      	movs	r2, #0
 8014f4e:	4620      	mov	r0, r4
 8014f50:	4629      	mov	r1, r5
 8014f52:	f7eb f93d 	bl	80001d0 <__aeabi_dsub>
 8014f56:	4b44      	ldr	r3, [pc, #272]	@ (8015068 <atan+0x320>)
 8014f58:	4606      	mov	r6, r0
 8014f5a:	460f      	mov	r7, r1
 8014f5c:	2200      	movs	r2, #0
 8014f5e:	4620      	mov	r0, r4
 8014f60:	4629      	mov	r1, r5
 8014f62:	f7eb faed 	bl	8000540 <__aeabi_dmul>
 8014f66:	4b3d      	ldr	r3, [pc, #244]	@ (801505c <atan+0x314>)
 8014f68:	2200      	movs	r2, #0
 8014f6a:	f7eb f933 	bl	80001d4 <__adddf3>
 8014f6e:	4602      	mov	r2, r0
 8014f70:	460b      	mov	r3, r1
 8014f72:	4630      	mov	r0, r6
 8014f74:	4639      	mov	r1, r7
 8014f76:	f7eb fc0d 	bl	8000794 <__aeabi_ddiv>
 8014f7a:	f04f 0a02 	mov.w	sl, #2
 8014f7e:	4604      	mov	r4, r0
 8014f80:	460d      	mov	r5, r1
 8014f82:	e745      	b.n	8014e10 <atan+0xc8>
 8014f84:	4622      	mov	r2, r4
 8014f86:	462b      	mov	r3, r5
 8014f88:	4938      	ldr	r1, [pc, #224]	@ (801506c <atan+0x324>)
 8014f8a:	2000      	movs	r0, #0
 8014f8c:	f7eb fc02 	bl	8000794 <__aeabi_ddiv>
 8014f90:	f04f 0a03 	mov.w	sl, #3
 8014f94:	4604      	mov	r4, r0
 8014f96:	460d      	mov	r5, r1
 8014f98:	e73a      	b.n	8014e10 <atan+0xc8>
 8014f9a:	4b35      	ldr	r3, [pc, #212]	@ (8015070 <atan+0x328>)
 8014f9c:	4e35      	ldr	r6, [pc, #212]	@ (8015074 <atan+0x32c>)
 8014f9e:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8014fa2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014fa6:	f7eb f913 	bl	80001d0 <__aeabi_dsub>
 8014faa:	4622      	mov	r2, r4
 8014fac:	462b      	mov	r3, r5
 8014fae:	f7eb f90f 	bl	80001d0 <__aeabi_dsub>
 8014fb2:	eb06 06ca 	add.w	r6, r6, sl, lsl #3
 8014fb6:	4602      	mov	r2, r0
 8014fb8:	460b      	mov	r3, r1
 8014fba:	e9d6 0100 	ldrd	r0, r1, [r6]
 8014fbe:	f7eb f907 	bl	80001d0 <__aeabi_dsub>
 8014fc2:	f1bb 0f00 	cmp.w	fp, #0
 8014fc6:	4604      	mov	r4, r0
 8014fc8:	460d      	mov	r5, r1
 8014fca:	f6bf aedc 	bge.w	8014d86 <atan+0x3e>
 8014fce:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8014fd2:	461d      	mov	r5, r3
 8014fd4:	e6d7      	b.n	8014d86 <atan+0x3e>
 8014fd6:	a51c      	add	r5, pc, #112	@ (adr r5, 8015048 <atan+0x300>)
 8014fd8:	e9d5 4500 	ldrd	r4, r5, [r5]
 8014fdc:	e6d3      	b.n	8014d86 <atan+0x3e>
 8014fde:	bf00      	nop
 8014fe0:	54442d18 	.word	0x54442d18
 8014fe4:	3ff921fb 	.word	0x3ff921fb
 8014fe8:	8800759c 	.word	0x8800759c
 8014fec:	7e37e43c 	.word	0x7e37e43c
 8014ff0:	e322da11 	.word	0xe322da11
 8014ff4:	3f90ad3a 	.word	0x3f90ad3a
 8014ff8:	24760deb 	.word	0x24760deb
 8014ffc:	3fa97b4b 	.word	0x3fa97b4b
 8015000:	a0d03d51 	.word	0xa0d03d51
 8015004:	3fb10d66 	.word	0x3fb10d66
 8015008:	c54c206e 	.word	0xc54c206e
 801500c:	3fb745cd 	.word	0x3fb745cd
 8015010:	920083ff 	.word	0x920083ff
 8015014:	3fc24924 	.word	0x3fc24924
 8015018:	5555550d 	.word	0x5555550d
 801501c:	3fd55555 	.word	0x3fd55555
 8015020:	2c6a6c2f 	.word	0x2c6a6c2f
 8015024:	bfa2b444 	.word	0xbfa2b444
 8015028:	52defd9a 	.word	0x52defd9a
 801502c:	3fadde2d 	.word	0x3fadde2d
 8015030:	af749a6d 	.word	0xaf749a6d
 8015034:	3fb3b0f2 	.word	0x3fb3b0f2
 8015038:	fe231671 	.word	0xfe231671
 801503c:	3fbc71c6 	.word	0x3fbc71c6
 8015040:	9998ebc4 	.word	0x9998ebc4
 8015044:	3fc99999 	.word	0x3fc99999
 8015048:	54442d18 	.word	0x54442d18
 801504c:	bff921fb 	.word	0xbff921fb
 8015050:	440fffff 	.word	0x440fffff
 8015054:	7ff00000 	.word	0x7ff00000
 8015058:	3fdbffff 	.word	0x3fdbffff
 801505c:	3ff00000 	.word	0x3ff00000
 8015060:	3ff2ffff 	.word	0x3ff2ffff
 8015064:	40038000 	.word	0x40038000
 8015068:	3ff80000 	.word	0x3ff80000
 801506c:	bff00000 	.word	0xbff00000
 8015070:	080161f0 	.word	0x080161f0
 8015074:	08016210 	.word	0x08016210

08015078 <fabs>:
 8015078:	ec51 0b10 	vmov	r0, r1, d0
 801507c:	4602      	mov	r2, r0
 801507e:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 8015082:	ec43 2b10 	vmov	d0, r2, r3
 8015086:	4770      	bx	lr

08015088 <__kernel_cosf>:
 8015088:	ee10 3a10 	vmov	r3, s0
 801508c:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8015090:	f1b3 5f48 	cmp.w	r3, #838860800	@ 0x32000000
 8015094:	eef0 6a40 	vmov.f32	s13, s0
 8015098:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 801509c:	d204      	bcs.n	80150a8 <__kernel_cosf+0x20>
 801509e:	eefd 7ae6 	vcvt.s32.f32	s15, s13
 80150a2:	ee17 2a90 	vmov	r2, s15
 80150a6:	b342      	cbz	r2, 80150fa <__kernel_cosf+0x72>
 80150a8:	ee26 7aa6 	vmul.f32	s14, s13, s13
 80150ac:	eddf 7a1a 	vldr	s15, [pc, #104]	@ 8015118 <__kernel_cosf+0x90>
 80150b0:	ed9f 6a1a 	vldr	s12, [pc, #104]	@ 801511c <__kernel_cosf+0x94>
 80150b4:	4a1a      	ldr	r2, [pc, #104]	@ (8015120 <__kernel_cosf+0x98>)
 80150b6:	eea7 6a27 	vfma.f32	s12, s14, s15
 80150ba:	4293      	cmp	r3, r2
 80150bc:	eddf 7a19 	vldr	s15, [pc, #100]	@ 8015124 <__kernel_cosf+0x9c>
 80150c0:	eee6 7a07 	vfma.f32	s15, s12, s14
 80150c4:	ed9f 6a18 	vldr	s12, [pc, #96]	@ 8015128 <__kernel_cosf+0xa0>
 80150c8:	eea7 6a87 	vfma.f32	s12, s15, s14
 80150cc:	eddf 7a17 	vldr	s15, [pc, #92]	@ 801512c <__kernel_cosf+0xa4>
 80150d0:	eee6 7a07 	vfma.f32	s15, s12, s14
 80150d4:	ed9f 6a16 	vldr	s12, [pc, #88]	@ 8015130 <__kernel_cosf+0xa8>
 80150d8:	eea7 6a87 	vfma.f32	s12, s15, s14
 80150dc:	ee60 0ae6 	vnmul.f32	s1, s1, s13
 80150e0:	ee26 6a07 	vmul.f32	s12, s12, s14
 80150e4:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 80150e8:	eee7 0a06 	vfma.f32	s1, s14, s12
 80150ec:	ee67 7a27 	vmul.f32	s15, s14, s15
 80150f0:	d804      	bhi.n	80150fc <__kernel_cosf+0x74>
 80150f2:	ee77 7ae0 	vsub.f32	s15, s15, s1
 80150f6:	ee30 0a67 	vsub.f32	s0, s0, s15
 80150fa:	4770      	bx	lr
 80150fc:	4a0d      	ldr	r2, [pc, #52]	@ (8015134 <__kernel_cosf+0xac>)
 80150fe:	4293      	cmp	r3, r2
 8015100:	bf9a      	itte	ls
 8015102:	f103 437f 	addls.w	r3, r3, #4278190080	@ 0xff000000
 8015106:	ee07 3a10 	vmovls	s14, r3
 801510a:	eeb5 7a02 	vmovhi.f32	s14, #82	@ 0x3e900000  0.2812500
 801510e:	ee30 0a47 	vsub.f32	s0, s0, s14
 8015112:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8015116:	e7ec      	b.n	80150f2 <__kernel_cosf+0x6a>
 8015118:	ad47d74e 	.word	0xad47d74e
 801511c:	310f74f6 	.word	0x310f74f6
 8015120:	3e999999 	.word	0x3e999999
 8015124:	b493f27c 	.word	0xb493f27c
 8015128:	37d00d01 	.word	0x37d00d01
 801512c:	bab60b61 	.word	0xbab60b61
 8015130:	3d2aaaab 	.word	0x3d2aaaab
 8015134:	3f480000 	.word	0x3f480000

08015138 <__kernel_sinf>:
 8015138:	ee10 3a10 	vmov	r3, s0
 801513c:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8015140:	f1b3 5f48 	cmp.w	r3, #838860800	@ 0x32000000
 8015144:	d204      	bcs.n	8015150 <__kernel_sinf+0x18>
 8015146:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 801514a:	ee17 3a90 	vmov	r3, s15
 801514e:	b35b      	cbz	r3, 80151a8 <__kernel_sinf+0x70>
 8015150:	ee20 7a00 	vmul.f32	s14, s0, s0
 8015154:	eddf 7a15 	vldr	s15, [pc, #84]	@ 80151ac <__kernel_sinf+0x74>
 8015158:	ed9f 6a15 	vldr	s12, [pc, #84]	@ 80151b0 <__kernel_sinf+0x78>
 801515c:	eea7 6a27 	vfma.f32	s12, s14, s15
 8015160:	eddf 7a14 	vldr	s15, [pc, #80]	@ 80151b4 <__kernel_sinf+0x7c>
 8015164:	eee6 7a07 	vfma.f32	s15, s12, s14
 8015168:	ed9f 6a13 	vldr	s12, [pc, #76]	@ 80151b8 <__kernel_sinf+0x80>
 801516c:	eea7 6a87 	vfma.f32	s12, s15, s14
 8015170:	eddf 7a12 	vldr	s15, [pc, #72]	@ 80151bc <__kernel_sinf+0x84>
 8015174:	ee60 6a07 	vmul.f32	s13, s0, s14
 8015178:	eee6 7a07 	vfma.f32	s15, s12, s14
 801517c:	b930      	cbnz	r0, 801518c <__kernel_sinf+0x54>
 801517e:	ed9f 6a10 	vldr	s12, [pc, #64]	@ 80151c0 <__kernel_sinf+0x88>
 8015182:	eea7 6a27 	vfma.f32	s12, s14, s15
 8015186:	eea6 0a26 	vfma.f32	s0, s12, s13
 801518a:	4770      	bx	lr
 801518c:	ee67 7ae6 	vnmul.f32	s15, s15, s13
 8015190:	eeb6 6a00 	vmov.f32	s12, #96	@ 0x3f000000  0.5
 8015194:	eee0 7a86 	vfma.f32	s15, s1, s12
 8015198:	eed7 0a87 	vfnms.f32	s1, s15, s14
 801519c:	eddf 7a09 	vldr	s15, [pc, #36]	@ 80151c4 <__kernel_sinf+0x8c>
 80151a0:	eee6 0aa7 	vfma.f32	s1, s13, s15
 80151a4:	ee30 0a60 	vsub.f32	s0, s0, s1
 80151a8:	4770      	bx	lr
 80151aa:	bf00      	nop
 80151ac:	2f2ec9d3 	.word	0x2f2ec9d3
 80151b0:	b2d72f34 	.word	0xb2d72f34
 80151b4:	3638ef1b 	.word	0x3638ef1b
 80151b8:	b9500d01 	.word	0xb9500d01
 80151bc:	3c088889 	.word	0x3c088889
 80151c0:	be2aaaab 	.word	0xbe2aaaab
 80151c4:	3e2aaaab 	.word	0x3e2aaaab

080151c8 <__kernel_tanf>:
 80151c8:	b508      	push	{r3, lr}
 80151ca:	ee10 3a10 	vmov	r3, s0
 80151ce:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 80151d2:	f1b2 5f46 	cmp.w	r2, #830472192	@ 0x31800000
 80151d6:	eef0 7a40 	vmov.f32	s15, s0
 80151da:	d217      	bcs.n	801520c <__kernel_tanf+0x44>
 80151dc:	eebd 7ac0 	vcvt.s32.f32	s14, s0
 80151e0:	ee17 1a10 	vmov	r1, s14
 80151e4:	bb41      	cbnz	r1, 8015238 <__kernel_tanf+0x70>
 80151e6:	1c43      	adds	r3, r0, #1
 80151e8:	4313      	orrs	r3, r2
 80151ea:	d108      	bne.n	80151fe <__kernel_tanf+0x36>
 80151ec:	f7ff fa96 	bl	801471c <fabsf>
 80151f0:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80151f4:	eec7 7a00 	vdiv.f32	s15, s14, s0
 80151f8:	eeb0 0a67 	vmov.f32	s0, s15
 80151fc:	bd08      	pop	{r3, pc}
 80151fe:	2801      	cmp	r0, #1
 8015200:	d0fa      	beq.n	80151f8 <__kernel_tanf+0x30>
 8015202:	eebf 7a00 	vmov.f32	s14, #240	@ 0xbf800000 -1.0
 8015206:	eec7 7a00 	vdiv.f32	s15, s14, s0
 801520a:	e7f5      	b.n	80151f8 <__kernel_tanf+0x30>
 801520c:	494c      	ldr	r1, [pc, #304]	@ (8015340 <__kernel_tanf+0x178>)
 801520e:	428a      	cmp	r2, r1
 8015210:	d312      	bcc.n	8015238 <__kernel_tanf+0x70>
 8015212:	2b00      	cmp	r3, #0
 8015214:	ed9f 7a4b 	vldr	s14, [pc, #300]	@ 8015344 <__kernel_tanf+0x17c>
 8015218:	bfb8      	it	lt
 801521a:	eef1 7a40 	vneglt.f32	s15, s0
 801521e:	ee37 7a67 	vsub.f32	s14, s14, s15
 8015222:	eddf 7a49 	vldr	s15, [pc, #292]	@ 8015348 <__kernel_tanf+0x180>
 8015226:	bfb8      	it	lt
 8015228:	eef1 0a60 	vneglt.f32	s1, s1
 801522c:	ee77 7ae0 	vsub.f32	s15, s15, s1
 8015230:	eddf 0a46 	vldr	s1, [pc, #280]	@ 801534c <__kernel_tanf+0x184>
 8015234:	ee77 7a87 	vadd.f32	s15, s15, s14
 8015238:	ee67 6aa7 	vmul.f32	s13, s15, s15
 801523c:	eddf 5a44 	vldr	s11, [pc, #272]	@ 8015350 <__kernel_tanf+0x188>
 8015240:	ed9f 6a44 	vldr	s12, [pc, #272]	@ 8015354 <__kernel_tanf+0x18c>
 8015244:	ed9f 5a44 	vldr	s10, [pc, #272]	@ 8015358 <__kernel_tanf+0x190>
 8015248:	493d      	ldr	r1, [pc, #244]	@ (8015340 <__kernel_tanf+0x178>)
 801524a:	ee26 7aa6 	vmul.f32	s14, s13, s13
 801524e:	428a      	cmp	r2, r1
 8015250:	eea7 6a25 	vfma.f32	s12, s14, s11
 8015254:	eddf 5a41 	vldr	s11, [pc, #260]	@ 801535c <__kernel_tanf+0x194>
 8015258:	eee6 5a07 	vfma.f32	s11, s12, s14
 801525c:	ed9f 6a40 	vldr	s12, [pc, #256]	@ 8015360 <__kernel_tanf+0x198>
 8015260:	eea5 6a87 	vfma.f32	s12, s11, s14
 8015264:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 8015364 <__kernel_tanf+0x19c>
 8015268:	eee6 5a07 	vfma.f32	s11, s12, s14
 801526c:	ed9f 6a3e 	vldr	s12, [pc, #248]	@ 8015368 <__kernel_tanf+0x1a0>
 8015270:	eea5 6a87 	vfma.f32	s12, s11, s14
 8015274:	eddf 5a3d 	vldr	s11, [pc, #244]	@ 801536c <__kernel_tanf+0x1a4>
 8015278:	eee7 5a05 	vfma.f32	s11, s14, s10
 801527c:	ed9f 5a3c 	vldr	s10, [pc, #240]	@ 8015370 <__kernel_tanf+0x1a8>
 8015280:	eea5 5a87 	vfma.f32	s10, s11, s14
 8015284:	eddf 5a3b 	vldr	s11, [pc, #236]	@ 8015374 <__kernel_tanf+0x1ac>
 8015288:	eee5 5a07 	vfma.f32	s11, s10, s14
 801528c:	ed9f 5a3a 	vldr	s10, [pc, #232]	@ 8015378 <__kernel_tanf+0x1b0>
 8015290:	eea5 5a87 	vfma.f32	s10, s11, s14
 8015294:	eddf 5a39 	vldr	s11, [pc, #228]	@ 801537c <__kernel_tanf+0x1b4>
 8015298:	eee5 5a07 	vfma.f32	s11, s10, s14
 801529c:	eeb0 7a46 	vmov.f32	s14, s12
 80152a0:	eea5 7aa6 	vfma.f32	s14, s11, s13
 80152a4:	ee27 5aa6 	vmul.f32	s10, s15, s13
 80152a8:	eeb0 6a60 	vmov.f32	s12, s1
 80152ac:	eea7 6a05 	vfma.f32	s12, s14, s10
 80152b0:	ed9f 7a33 	vldr	s14, [pc, #204]	@ 8015380 <__kernel_tanf+0x1b8>
 80152b4:	eee6 0a26 	vfma.f32	s1, s12, s13
 80152b8:	eee5 0a07 	vfma.f32	s1, s10, s14
 80152bc:	ee37 6aa0 	vadd.f32	s12, s15, s1
 80152c0:	d31d      	bcc.n	80152fe <__kernel_tanf+0x136>
 80152c2:	ee07 0a10 	vmov	s14, r0
 80152c6:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 80152ca:	ee26 5a06 	vmul.f32	s10, s12, s12
 80152ce:	ee36 6a07 	vadd.f32	s12, s12, s14
 80152d2:	179b      	asrs	r3, r3, #30
 80152d4:	eec5 5a06 	vdiv.f32	s11, s10, s12
 80152d8:	f003 0302 	and.w	r3, r3, #2
 80152dc:	f1c3 0301 	rsb	r3, r3, #1
 80152e0:	ee06 3a90 	vmov	s13, r3
 80152e4:	ee35 6ae0 	vsub.f32	s12, s11, s1
 80152e8:	eef8 6ae6 	vcvt.f32.s32	s13, s13
 80152ec:	ee77 7ac6 	vsub.f32	s15, s15, s12
 80152f0:	eeb0 6a00 	vmov.f32	s12, #0	@ 0x40000000  2.0
 80152f4:	eea7 7ac6 	vfms.f32	s14, s15, s12
 80152f8:	ee66 7a87 	vmul.f32	s15, s13, s14
 80152fc:	e77c      	b.n	80151f8 <__kernel_tanf+0x30>
 80152fe:	2801      	cmp	r0, #1
 8015300:	d01b      	beq.n	801533a <__kernel_tanf+0x172>
 8015302:	4b20      	ldr	r3, [pc, #128]	@ (8015384 <__kernel_tanf+0x1bc>)
 8015304:	ee16 2a10 	vmov	r2, s12
 8015308:	401a      	ands	r2, r3
 801530a:	ee05 2a90 	vmov	s11, r2
 801530e:	ee75 7ae7 	vsub.f32	s15, s11, s15
 8015312:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8015316:	ee70 0ae7 	vsub.f32	s1, s1, s15
 801531a:	eeff 7a00 	vmov.f32	s15, #240	@ 0xbf800000 -1.0
 801531e:	eec7 6a86 	vdiv.f32	s13, s15, s12
 8015322:	ee16 2a90 	vmov	r2, s13
 8015326:	4013      	ands	r3, r2
 8015328:	ee07 3a90 	vmov	s15, r3
 801532c:	eea5 7aa7 	vfma.f32	s14, s11, s15
 8015330:	eea0 7aa7 	vfma.f32	s14, s1, s15
 8015334:	eee7 7a26 	vfma.f32	s15, s14, s13
 8015338:	e75e      	b.n	80151f8 <__kernel_tanf+0x30>
 801533a:	eef0 7a46 	vmov.f32	s15, s12
 801533e:	e75b      	b.n	80151f8 <__kernel_tanf+0x30>
 8015340:	3f2ca140 	.word	0x3f2ca140
 8015344:	3f490fda 	.word	0x3f490fda
 8015348:	33222168 	.word	0x33222168
 801534c:	00000000 	.word	0x00000000
 8015350:	b79bae5f 	.word	0xb79bae5f
 8015354:	38a3f445 	.word	0x38a3f445
 8015358:	37d95384 	.word	0x37d95384
 801535c:	3a1a26c8 	.word	0x3a1a26c8
 8015360:	3b6b6916 	.word	0x3b6b6916
 8015364:	3cb327a4 	.word	0x3cb327a4
 8015368:	3e088889 	.word	0x3e088889
 801536c:	3895c07a 	.word	0x3895c07a
 8015370:	398137b9 	.word	0x398137b9
 8015374:	3abede48 	.word	0x3abede48
 8015378:	3c11371f 	.word	0x3c11371f
 801537c:	3d5d0dd1 	.word	0x3d5d0dd1
 8015380:	3eaaaaab 	.word	0x3eaaaaab
 8015384:	fffff000 	.word	0xfffff000

08015388 <__ieee754_asinf>:
 8015388:	b538      	push	{r3, r4, r5, lr}
 801538a:	ee10 5a10 	vmov	r5, s0
 801538e:	f025 4400 	bic.w	r4, r5, #2147483648	@ 0x80000000
 8015392:	f1b4 5f7e 	cmp.w	r4, #1065353216	@ 0x3f800000
 8015396:	ed2d 8b04 	vpush	{d8-d9}
 801539a:	d10c      	bne.n	80153b6 <__ieee754_asinf+0x2e>
 801539c:	eddf 7a5c 	vldr	s15, [pc, #368]	@ 8015510 <__ieee754_asinf+0x188>
 80153a0:	ed9f 7a5c 	vldr	s14, [pc, #368]	@ 8015514 <__ieee754_asinf+0x18c>
 80153a4:	ee60 7a27 	vmul.f32	s15, s0, s15
 80153a8:	eee0 7a07 	vfma.f32	s15, s0, s14
 80153ac:	eeb0 0a67 	vmov.f32	s0, s15
 80153b0:	ecbd 8b04 	vpop	{d8-d9}
 80153b4:	bd38      	pop	{r3, r4, r5, pc}
 80153b6:	d904      	bls.n	80153c2 <__ieee754_asinf+0x3a>
 80153b8:	ee70 7a40 	vsub.f32	s15, s0, s0
 80153bc:	ee87 0aa7 	vdiv.f32	s0, s15, s15
 80153c0:	e7f6      	b.n	80153b0 <__ieee754_asinf+0x28>
 80153c2:	f1b4 5f7c 	cmp.w	r4, #1056964608	@ 0x3f000000
 80153c6:	eef7 8a00 	vmov.f32	s17, #112	@ 0x3f800000  1.0
 80153ca:	d20b      	bcs.n	80153e4 <__ieee754_asinf+0x5c>
 80153cc:	f1b4 5f48 	cmp.w	r4, #838860800	@ 0x32000000
 80153d0:	d252      	bcs.n	8015478 <__ieee754_asinf+0xf0>
 80153d2:	eddf 7a51 	vldr	s15, [pc, #324]	@ 8015518 <__ieee754_asinf+0x190>
 80153d6:	ee70 7a27 	vadd.f32	s15, s0, s15
 80153da:	eef4 7ae8 	vcmpe.f32	s15, s17
 80153de:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80153e2:	dce5      	bgt.n	80153b0 <__ieee754_asinf+0x28>
 80153e4:	f7ff f99a 	bl	801471c <fabsf>
 80153e8:	ee38 8ac0 	vsub.f32	s16, s17, s0
 80153ec:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 80153f0:	ee28 8a27 	vmul.f32	s16, s16, s15
 80153f4:	ed9f 7a49 	vldr	s14, [pc, #292]	@ 801551c <__ieee754_asinf+0x194>
 80153f8:	eddf 7a49 	vldr	s15, [pc, #292]	@ 8015520 <__ieee754_asinf+0x198>
 80153fc:	ed9f 9a49 	vldr	s18, [pc, #292]	@ 8015524 <__ieee754_asinf+0x19c>
 8015400:	eea8 7a27 	vfma.f32	s14, s16, s15
 8015404:	eddf 7a48 	vldr	s15, [pc, #288]	@ 8015528 <__ieee754_asinf+0x1a0>
 8015408:	eee7 7a08 	vfma.f32	s15, s14, s16
 801540c:	ed9f 7a47 	vldr	s14, [pc, #284]	@ 801552c <__ieee754_asinf+0x1a4>
 8015410:	eea7 7a88 	vfma.f32	s14, s15, s16
 8015414:	eddf 7a46 	vldr	s15, [pc, #280]	@ 8015530 <__ieee754_asinf+0x1a8>
 8015418:	eee7 7a08 	vfma.f32	s15, s14, s16
 801541c:	ed9f 7a45 	vldr	s14, [pc, #276]	@ 8015534 <__ieee754_asinf+0x1ac>
 8015420:	eea7 9a88 	vfma.f32	s18, s15, s16
 8015424:	eddf 7a44 	vldr	s15, [pc, #272]	@ 8015538 <__ieee754_asinf+0x1b0>
 8015428:	eee8 7a07 	vfma.f32	s15, s16, s14
 801542c:	ed9f 7a43 	vldr	s14, [pc, #268]	@ 801553c <__ieee754_asinf+0x1b4>
 8015430:	eea7 7a88 	vfma.f32	s14, s15, s16
 8015434:	eddf 7a42 	vldr	s15, [pc, #264]	@ 8015540 <__ieee754_asinf+0x1b8>
 8015438:	eee7 7a08 	vfma.f32	s15, s14, s16
 801543c:	eeb0 0a48 	vmov.f32	s0, s16
 8015440:	eee7 8a88 	vfma.f32	s17, s15, s16
 8015444:	f000 fb28 	bl	8015a98 <__ieee754_sqrtf>
 8015448:	4b3e      	ldr	r3, [pc, #248]	@ (8015544 <__ieee754_asinf+0x1bc>)
 801544a:	ee29 9a08 	vmul.f32	s18, s18, s16
 801544e:	429c      	cmp	r4, r3
 8015450:	ee89 6a28 	vdiv.f32	s12, s18, s17
 8015454:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 8015458:	d93d      	bls.n	80154d6 <__ieee754_asinf+0x14e>
 801545a:	eea0 0a06 	vfma.f32	s0, s0, s12
 801545e:	eddf 7a3a 	vldr	s15, [pc, #232]	@ 8015548 <__ieee754_asinf+0x1c0>
 8015462:	eee0 7a26 	vfma.f32	s15, s0, s13
 8015466:	ed9f 0a2b 	vldr	s0, [pc, #172]	@ 8015514 <__ieee754_asinf+0x18c>
 801546a:	ee30 0a67 	vsub.f32	s0, s0, s15
 801546e:	2d00      	cmp	r5, #0
 8015470:	bfd8      	it	le
 8015472:	eeb1 0a40 	vnegle.f32	s0, s0
 8015476:	e79b      	b.n	80153b0 <__ieee754_asinf+0x28>
 8015478:	ee60 7a00 	vmul.f32	s15, s0, s0
 801547c:	eddf 6a28 	vldr	s13, [pc, #160]	@ 8015520 <__ieee754_asinf+0x198>
 8015480:	ed9f 7a26 	vldr	s14, [pc, #152]	@ 801551c <__ieee754_asinf+0x194>
 8015484:	ed9f 6a2b 	vldr	s12, [pc, #172]	@ 8015534 <__ieee754_asinf+0x1ac>
 8015488:	eea7 7aa6 	vfma.f32	s14, s15, s13
 801548c:	eddf 6a26 	vldr	s13, [pc, #152]	@ 8015528 <__ieee754_asinf+0x1a0>
 8015490:	eee7 6a27 	vfma.f32	s13, s14, s15
 8015494:	ed9f 7a25 	vldr	s14, [pc, #148]	@ 801552c <__ieee754_asinf+0x1a4>
 8015498:	eea6 7aa7 	vfma.f32	s14, s13, s15
 801549c:	eddf 6a24 	vldr	s13, [pc, #144]	@ 8015530 <__ieee754_asinf+0x1a8>
 80154a0:	eee7 6a27 	vfma.f32	s13, s14, s15
 80154a4:	ed9f 7a1f 	vldr	s14, [pc, #124]	@ 8015524 <__ieee754_asinf+0x19c>
 80154a8:	eea6 7aa7 	vfma.f32	s14, s13, s15
 80154ac:	eddf 6a22 	vldr	s13, [pc, #136]	@ 8015538 <__ieee754_asinf+0x1b0>
 80154b0:	eee7 6a86 	vfma.f32	s13, s15, s12
 80154b4:	ed9f 6a21 	vldr	s12, [pc, #132]	@ 801553c <__ieee754_asinf+0x1b4>
 80154b8:	eea6 6aa7 	vfma.f32	s12, s13, s15
 80154bc:	eddf 6a20 	vldr	s13, [pc, #128]	@ 8015540 <__ieee754_asinf+0x1b8>
 80154c0:	eee6 6a27 	vfma.f32	s13, s12, s15
 80154c4:	ee27 7a27 	vmul.f32	s14, s14, s15
 80154c8:	eee6 8aa7 	vfma.f32	s17, s13, s15
 80154cc:	eec7 7a28 	vdiv.f32	s15, s14, s17
 80154d0:	eea0 0a27 	vfma.f32	s0, s0, s15
 80154d4:	e76c      	b.n	80153b0 <__ieee754_asinf+0x28>
 80154d6:	ee10 3a10 	vmov	r3, s0
 80154da:	f36f 030b 	bfc	r3, #0, #12
 80154de:	ee07 3a10 	vmov	s14, r3
 80154e2:	eea7 8a47 	vfms.f32	s16, s14, s14
 80154e6:	ee70 5a00 	vadd.f32	s11, s0, s0
 80154ea:	ee30 0a07 	vadd.f32	s0, s0, s14
 80154ee:	eddf 7a08 	vldr	s15, [pc, #32]	@ 8015510 <__ieee754_asinf+0x188>
 80154f2:	ee88 5a00 	vdiv.f32	s10, s16, s0
 80154f6:	ed9f 0a15 	vldr	s0, [pc, #84]	@ 801554c <__ieee754_asinf+0x1c4>
 80154fa:	eee5 7a66 	vfms.f32	s15, s10, s13
 80154fe:	eed5 7a86 	vfnms.f32	s15, s11, s12
 8015502:	eeb0 6a40 	vmov.f32	s12, s0
 8015506:	eea7 6a66 	vfms.f32	s12, s14, s13
 801550a:	ee77 7ac6 	vsub.f32	s15, s15, s12
 801550e:	e7ac      	b.n	801546a <__ieee754_asinf+0xe2>
 8015510:	b33bbd2e 	.word	0xb33bbd2e
 8015514:	3fc90fdb 	.word	0x3fc90fdb
 8015518:	7149f2ca 	.word	0x7149f2ca
 801551c:	3a4f7f04 	.word	0x3a4f7f04
 8015520:	3811ef08 	.word	0x3811ef08
 8015524:	3e2aaaab 	.word	0x3e2aaaab
 8015528:	bd241146 	.word	0xbd241146
 801552c:	3e4e0aa8 	.word	0x3e4e0aa8
 8015530:	bea6b090 	.word	0xbea6b090
 8015534:	3d9dc62e 	.word	0x3d9dc62e
 8015538:	bf303361 	.word	0xbf303361
 801553c:	4001572d 	.word	0x4001572d
 8015540:	c019d139 	.word	0xc019d139
 8015544:	3f799999 	.word	0x3f799999
 8015548:	333bbd2e 	.word	0x333bbd2e
 801554c:	3f490fdb 	.word	0x3f490fdb

08015550 <__ieee754_atan2f>:
 8015550:	ee10 2a90 	vmov	r2, s1
 8015554:	f022 4100 	bic.w	r1, r2, #2147483648	@ 0x80000000
 8015558:	f1b1 4fff 	cmp.w	r1, #2139095040	@ 0x7f800000
 801555c:	b510      	push	{r4, lr}
 801555e:	eef0 7a40 	vmov.f32	s15, s0
 8015562:	d806      	bhi.n	8015572 <__ieee754_atan2f+0x22>
 8015564:	ee10 0a10 	vmov	r0, s0
 8015568:	f020 4300 	bic.w	r3, r0, #2147483648	@ 0x80000000
 801556c:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 8015570:	d904      	bls.n	801557c <__ieee754_atan2f+0x2c>
 8015572:	ee77 7aa0 	vadd.f32	s15, s15, s1
 8015576:	eeb0 0a67 	vmov.f32	s0, s15
 801557a:	bd10      	pop	{r4, pc}
 801557c:	f1b2 5f7e 	cmp.w	r2, #1065353216	@ 0x3f800000
 8015580:	d103      	bne.n	801558a <__ieee754_atan2f+0x3a>
 8015582:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8015586:	f000 b9b3 	b.w	80158f0 <atanf>
 801558a:	1794      	asrs	r4, r2, #30
 801558c:	f004 0402 	and.w	r4, r4, #2
 8015590:	ea44 74d0 	orr.w	r4, r4, r0, lsr #31
 8015594:	b943      	cbnz	r3, 80155a8 <__ieee754_atan2f+0x58>
 8015596:	2c02      	cmp	r4, #2
 8015598:	d05e      	beq.n	8015658 <__ieee754_atan2f+0x108>
 801559a:	ed9f 7a34 	vldr	s14, [pc, #208]	@ 801566c <__ieee754_atan2f+0x11c>
 801559e:	2c03      	cmp	r4, #3
 80155a0:	bf08      	it	eq
 80155a2:	eef0 7a47 	vmoveq.f32	s15, s14
 80155a6:	e7e6      	b.n	8015576 <__ieee754_atan2f+0x26>
 80155a8:	b941      	cbnz	r1, 80155bc <__ieee754_atan2f+0x6c>
 80155aa:	eddf 7a31 	vldr	s15, [pc, #196]	@ 8015670 <__ieee754_atan2f+0x120>
 80155ae:	ed9f 7a31 	vldr	s14, [pc, #196]	@ 8015674 <__ieee754_atan2f+0x124>
 80155b2:	2800      	cmp	r0, #0
 80155b4:	bfa8      	it	ge
 80155b6:	eef0 7a47 	vmovge.f32	s15, s14
 80155ba:	e7dc      	b.n	8015576 <__ieee754_atan2f+0x26>
 80155bc:	f1b1 4fff 	cmp.w	r1, #2139095040	@ 0x7f800000
 80155c0:	d110      	bne.n	80155e4 <__ieee754_atan2f+0x94>
 80155c2:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 80155c6:	f104 34ff 	add.w	r4, r4, #4294967295
 80155ca:	d107      	bne.n	80155dc <__ieee754_atan2f+0x8c>
 80155cc:	2c02      	cmp	r4, #2
 80155ce:	d846      	bhi.n	801565e <__ieee754_atan2f+0x10e>
 80155d0:	4b29      	ldr	r3, [pc, #164]	@ (8015678 <__ieee754_atan2f+0x128>)
 80155d2:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 80155d6:	edd3 7a00 	vldr	s15, [r3]
 80155da:	e7cc      	b.n	8015576 <__ieee754_atan2f+0x26>
 80155dc:	2c02      	cmp	r4, #2
 80155de:	d841      	bhi.n	8015664 <__ieee754_atan2f+0x114>
 80155e0:	4b26      	ldr	r3, [pc, #152]	@ (801567c <__ieee754_atan2f+0x12c>)
 80155e2:	e7f6      	b.n	80155d2 <__ieee754_atan2f+0x82>
 80155e4:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 80155e8:	d0df      	beq.n	80155aa <__ieee754_atan2f+0x5a>
 80155ea:	1a5b      	subs	r3, r3, r1
 80155ec:	f1b3 5ff4 	cmp.w	r3, #511705088	@ 0x1e800000
 80155f0:	ea4f 51e3 	mov.w	r1, r3, asr #23
 80155f4:	da1a      	bge.n	801562c <__ieee754_atan2f+0xdc>
 80155f6:	2a00      	cmp	r2, #0
 80155f8:	da01      	bge.n	80155fe <__ieee754_atan2f+0xae>
 80155fa:	313c      	adds	r1, #60	@ 0x3c
 80155fc:	db19      	blt.n	8015632 <__ieee754_atan2f+0xe2>
 80155fe:	ee87 0aa0 	vdiv.f32	s0, s15, s1
 8015602:	f7ff f88b 	bl	801471c <fabsf>
 8015606:	f000 f973 	bl	80158f0 <atanf>
 801560a:	eef0 7a40 	vmov.f32	s15, s0
 801560e:	2c01      	cmp	r4, #1
 8015610:	d012      	beq.n	8015638 <__ieee754_atan2f+0xe8>
 8015612:	2c02      	cmp	r4, #2
 8015614:	d017      	beq.n	8015646 <__ieee754_atan2f+0xf6>
 8015616:	2c00      	cmp	r4, #0
 8015618:	d0ad      	beq.n	8015576 <__ieee754_atan2f+0x26>
 801561a:	ed9f 7a19 	vldr	s14, [pc, #100]	@ 8015680 <__ieee754_atan2f+0x130>
 801561e:	ee77 7a87 	vadd.f32	s15, s15, s14
 8015622:	ed9f 7a18 	vldr	s14, [pc, #96]	@ 8015684 <__ieee754_atan2f+0x134>
 8015626:	ee77 7ac7 	vsub.f32	s15, s15, s14
 801562a:	e7a4      	b.n	8015576 <__ieee754_atan2f+0x26>
 801562c:	eddf 7a11 	vldr	s15, [pc, #68]	@ 8015674 <__ieee754_atan2f+0x124>
 8015630:	e7ed      	b.n	801560e <__ieee754_atan2f+0xbe>
 8015632:	eddf 7a15 	vldr	s15, [pc, #84]	@ 8015688 <__ieee754_atan2f+0x138>
 8015636:	e7ea      	b.n	801560e <__ieee754_atan2f+0xbe>
 8015638:	ee17 3a90 	vmov	r3, s15
 801563c:	f103 4300 	add.w	r3, r3, #2147483648	@ 0x80000000
 8015640:	ee07 3a90 	vmov	s15, r3
 8015644:	e797      	b.n	8015576 <__ieee754_atan2f+0x26>
 8015646:	ed9f 7a0e 	vldr	s14, [pc, #56]	@ 8015680 <__ieee754_atan2f+0x130>
 801564a:	ee77 7a87 	vadd.f32	s15, s15, s14
 801564e:	ed9f 7a0d 	vldr	s14, [pc, #52]	@ 8015684 <__ieee754_atan2f+0x134>
 8015652:	ee77 7a67 	vsub.f32	s15, s14, s15
 8015656:	e78e      	b.n	8015576 <__ieee754_atan2f+0x26>
 8015658:	eddf 7a0a 	vldr	s15, [pc, #40]	@ 8015684 <__ieee754_atan2f+0x134>
 801565c:	e78b      	b.n	8015576 <__ieee754_atan2f+0x26>
 801565e:	eddf 7a0b 	vldr	s15, [pc, #44]	@ 801568c <__ieee754_atan2f+0x13c>
 8015662:	e788      	b.n	8015576 <__ieee754_atan2f+0x26>
 8015664:	eddf 7a08 	vldr	s15, [pc, #32]	@ 8015688 <__ieee754_atan2f+0x138>
 8015668:	e785      	b.n	8015576 <__ieee754_atan2f+0x26>
 801566a:	bf00      	nop
 801566c:	c0490fdb 	.word	0xc0490fdb
 8015670:	bfc90fdb 	.word	0xbfc90fdb
 8015674:	3fc90fdb 	.word	0x3fc90fdb
 8015678:	0801623c 	.word	0x0801623c
 801567c:	08016230 	.word	0x08016230
 8015680:	33bbbd2e 	.word	0x33bbbd2e
 8015684:	40490fdb 	.word	0x40490fdb
 8015688:	00000000 	.word	0x00000000
 801568c:	3f490fdb 	.word	0x3f490fdb

08015690 <__ieee754_rem_pio2f>:
 8015690:	b5f0      	push	{r4, r5, r6, r7, lr}
 8015692:	ee10 6a10 	vmov	r6, s0
 8015696:	4b88      	ldr	r3, [pc, #544]	@ (80158b8 <__ieee754_rem_pio2f+0x228>)
 8015698:	f026 4500 	bic.w	r5, r6, #2147483648	@ 0x80000000
 801569c:	429d      	cmp	r5, r3
 801569e:	b087      	sub	sp, #28
 80156a0:	4604      	mov	r4, r0
 80156a2:	d805      	bhi.n	80156b0 <__ieee754_rem_pio2f+0x20>
 80156a4:	2300      	movs	r3, #0
 80156a6:	ed80 0a00 	vstr	s0, [r0]
 80156aa:	6043      	str	r3, [r0, #4]
 80156ac:	2000      	movs	r0, #0
 80156ae:	e022      	b.n	80156f6 <__ieee754_rem_pio2f+0x66>
 80156b0:	4b82      	ldr	r3, [pc, #520]	@ (80158bc <__ieee754_rem_pio2f+0x22c>)
 80156b2:	429d      	cmp	r5, r3
 80156b4:	d83a      	bhi.n	801572c <__ieee754_rem_pio2f+0x9c>
 80156b6:	f026 4300 	bic.w	r3, r6, #2147483648	@ 0x80000000
 80156ba:	2e00      	cmp	r6, #0
 80156bc:	ed9f 7a80 	vldr	s14, [pc, #512]	@ 80158c0 <__ieee754_rem_pio2f+0x230>
 80156c0:	4a80      	ldr	r2, [pc, #512]	@ (80158c4 <__ieee754_rem_pio2f+0x234>)
 80156c2:	f023 030f 	bic.w	r3, r3, #15
 80156c6:	dd18      	ble.n	80156fa <__ieee754_rem_pio2f+0x6a>
 80156c8:	4293      	cmp	r3, r2
 80156ca:	ee70 7a47 	vsub.f32	s15, s0, s14
 80156ce:	bf09      	itett	eq
 80156d0:	ed9f 7a7d 	vldreq	s14, [pc, #500]	@ 80158c8 <__ieee754_rem_pio2f+0x238>
 80156d4:	eddf 6a7d 	vldrne	s13, [pc, #500]	@ 80158cc <__ieee754_rem_pio2f+0x23c>
 80156d8:	eddf 6a7d 	vldreq	s13, [pc, #500]	@ 80158d0 <__ieee754_rem_pio2f+0x240>
 80156dc:	ee77 7ac7 	vsubeq.f32	s15, s15, s14
 80156e0:	ee37 7ae6 	vsub.f32	s14, s15, s13
 80156e4:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80156e8:	ed80 7a00 	vstr	s14, [r0]
 80156ec:	ee77 7ae6 	vsub.f32	s15, s15, s13
 80156f0:	edc0 7a01 	vstr	s15, [r0, #4]
 80156f4:	2001      	movs	r0, #1
 80156f6:	b007      	add	sp, #28
 80156f8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80156fa:	4293      	cmp	r3, r2
 80156fc:	ee70 7a07 	vadd.f32	s15, s0, s14
 8015700:	bf09      	itett	eq
 8015702:	ed9f 7a71 	vldreq	s14, [pc, #452]	@ 80158c8 <__ieee754_rem_pio2f+0x238>
 8015706:	eddf 6a71 	vldrne	s13, [pc, #452]	@ 80158cc <__ieee754_rem_pio2f+0x23c>
 801570a:	eddf 6a71 	vldreq	s13, [pc, #452]	@ 80158d0 <__ieee754_rem_pio2f+0x240>
 801570e:	ee77 7a87 	vaddeq.f32	s15, s15, s14
 8015712:	ee37 7aa6 	vadd.f32	s14, s15, s13
 8015716:	ee77 7ac7 	vsub.f32	s15, s15, s14
 801571a:	ed80 7a00 	vstr	s14, [r0]
 801571e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8015722:	edc0 7a01 	vstr	s15, [r0, #4]
 8015726:	f04f 30ff 	mov.w	r0, #4294967295
 801572a:	e7e4      	b.n	80156f6 <__ieee754_rem_pio2f+0x66>
 801572c:	4b69      	ldr	r3, [pc, #420]	@ (80158d4 <__ieee754_rem_pio2f+0x244>)
 801572e:	429d      	cmp	r5, r3
 8015730:	d873      	bhi.n	801581a <__ieee754_rem_pio2f+0x18a>
 8015732:	f7fe fff3 	bl	801471c <fabsf>
 8015736:	ed9f 7a68 	vldr	s14, [pc, #416]	@ 80158d8 <__ieee754_rem_pio2f+0x248>
 801573a:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 801573e:	eee0 7a07 	vfma.f32	s15, s0, s14
 8015742:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8015746:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 801574a:	ee17 0a90 	vmov	r0, s15
 801574e:	eddf 7a5c 	vldr	s15, [pc, #368]	@ 80158c0 <__ieee754_rem_pio2f+0x230>
 8015752:	eea7 0a67 	vfms.f32	s0, s14, s15
 8015756:	281f      	cmp	r0, #31
 8015758:	eddf 7a5c 	vldr	s15, [pc, #368]	@ 80158cc <__ieee754_rem_pio2f+0x23c>
 801575c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8015760:	eeb1 6a47 	vneg.f32	s12, s14
 8015764:	ee70 6a67 	vsub.f32	s13, s0, s15
 8015768:	ee16 1a90 	vmov	r1, s13
 801576c:	dc09      	bgt.n	8015782 <__ieee754_rem_pio2f+0xf2>
 801576e:	4a5b      	ldr	r2, [pc, #364]	@ (80158dc <__ieee754_rem_pio2f+0x24c>)
 8015770:	1e47      	subs	r7, r0, #1
 8015772:	f026 4300 	bic.w	r3, r6, #2147483648	@ 0x80000000
 8015776:	f852 2027 	ldr.w	r2, [r2, r7, lsl #2]
 801577a:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 801577e:	4293      	cmp	r3, r2
 8015780:	d107      	bne.n	8015792 <__ieee754_rem_pio2f+0x102>
 8015782:	f3c1 52c7 	ubfx	r2, r1, #23, #8
 8015786:	ebc2 52d5 	rsb	r2, r2, r5, lsr #23
 801578a:	2a08      	cmp	r2, #8
 801578c:	ea4f 53e5 	mov.w	r3, r5, asr #23
 8015790:	dc14      	bgt.n	80157bc <__ieee754_rem_pio2f+0x12c>
 8015792:	6021      	str	r1, [r4, #0]
 8015794:	ed94 7a00 	vldr	s14, [r4]
 8015798:	ee30 0a47 	vsub.f32	s0, s0, s14
 801579c:	2e00      	cmp	r6, #0
 801579e:	ee30 0a67 	vsub.f32	s0, s0, s15
 80157a2:	ed84 0a01 	vstr	s0, [r4, #4]
 80157a6:	daa6      	bge.n	80156f6 <__ieee754_rem_pio2f+0x66>
 80157a8:	eeb1 7a47 	vneg.f32	s14, s14
 80157ac:	eeb1 0a40 	vneg.f32	s0, s0
 80157b0:	ed84 7a00 	vstr	s14, [r4]
 80157b4:	ed84 0a01 	vstr	s0, [r4, #4]
 80157b8:	4240      	negs	r0, r0
 80157ba:	e79c      	b.n	80156f6 <__ieee754_rem_pio2f+0x66>
 80157bc:	eddf 5a42 	vldr	s11, [pc, #264]	@ 80158c8 <__ieee754_rem_pio2f+0x238>
 80157c0:	eef0 6a40 	vmov.f32	s13, s0
 80157c4:	eee6 6a25 	vfma.f32	s13, s12, s11
 80157c8:	ee70 7a66 	vsub.f32	s15, s0, s13
 80157cc:	eee6 7a25 	vfma.f32	s15, s12, s11
 80157d0:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 80158d0 <__ieee754_rem_pio2f+0x240>
 80157d4:	eed7 7a25 	vfnms.f32	s15, s14, s11
 80157d8:	ee76 5ae7 	vsub.f32	s11, s13, s15
 80157dc:	ee15 2a90 	vmov	r2, s11
 80157e0:	f3c2 51c7 	ubfx	r1, r2, #23, #8
 80157e4:	1a5b      	subs	r3, r3, r1
 80157e6:	2b19      	cmp	r3, #25
 80157e8:	dc04      	bgt.n	80157f4 <__ieee754_rem_pio2f+0x164>
 80157ea:	edc4 5a00 	vstr	s11, [r4]
 80157ee:	eeb0 0a66 	vmov.f32	s0, s13
 80157f2:	e7cf      	b.n	8015794 <__ieee754_rem_pio2f+0x104>
 80157f4:	eddf 5a3a 	vldr	s11, [pc, #232]	@ 80158e0 <__ieee754_rem_pio2f+0x250>
 80157f8:	eeb0 0a66 	vmov.f32	s0, s13
 80157fc:	eea6 0a25 	vfma.f32	s0, s12, s11
 8015800:	ee76 7ac0 	vsub.f32	s15, s13, s0
 8015804:	eddf 6a37 	vldr	s13, [pc, #220]	@ 80158e4 <__ieee754_rem_pio2f+0x254>
 8015808:	eee6 7a25 	vfma.f32	s15, s12, s11
 801580c:	eed7 7a26 	vfnms.f32	s15, s14, s13
 8015810:	ee30 7a67 	vsub.f32	s14, s0, s15
 8015814:	ed84 7a00 	vstr	s14, [r4]
 8015818:	e7bc      	b.n	8015794 <__ieee754_rem_pio2f+0x104>
 801581a:	f1b5 4fff 	cmp.w	r5, #2139095040	@ 0x7f800000
 801581e:	d306      	bcc.n	801582e <__ieee754_rem_pio2f+0x19e>
 8015820:	ee70 7a40 	vsub.f32	s15, s0, s0
 8015824:	edc0 7a01 	vstr	s15, [r0, #4]
 8015828:	edc0 7a00 	vstr	s15, [r0]
 801582c:	e73e      	b.n	80156ac <__ieee754_rem_pio2f+0x1c>
 801582e:	15ea      	asrs	r2, r5, #23
 8015830:	3a86      	subs	r2, #134	@ 0x86
 8015832:	eba5 53c2 	sub.w	r3, r5, r2, lsl #23
 8015836:	ee07 3a90 	vmov	s15, r3
 801583a:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 801583e:	eddf 6a2a 	vldr	s13, [pc, #168]	@ 80158e8 <__ieee754_rem_pio2f+0x258>
 8015842:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8015846:	ee77 7ac7 	vsub.f32	s15, s15, s14
 801584a:	ed8d 7a03 	vstr	s14, [sp, #12]
 801584e:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8015852:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 8015856:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 801585a:	ee77 7ac7 	vsub.f32	s15, s15, s14
 801585e:	ed8d 7a04 	vstr	s14, [sp, #16]
 8015862:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8015866:	eef5 7a40 	vcmp.f32	s15, #0.0
 801586a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801586e:	edcd 7a05 	vstr	s15, [sp, #20]
 8015872:	d11e      	bne.n	80158b2 <__ieee754_rem_pio2f+0x222>
 8015874:	eeb5 7a40 	vcmp.f32	s14, #0.0
 8015878:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801587c:	bf0c      	ite	eq
 801587e:	2301      	moveq	r3, #1
 8015880:	2302      	movne	r3, #2
 8015882:	491a      	ldr	r1, [pc, #104]	@ (80158ec <__ieee754_rem_pio2f+0x25c>)
 8015884:	9101      	str	r1, [sp, #4]
 8015886:	2102      	movs	r1, #2
 8015888:	9100      	str	r1, [sp, #0]
 801588a:	a803      	add	r0, sp, #12
 801588c:	4621      	mov	r1, r4
 801588e:	f000 f907 	bl	8015aa0 <__kernel_rem_pio2f>
 8015892:	2e00      	cmp	r6, #0
 8015894:	f6bf af2f 	bge.w	80156f6 <__ieee754_rem_pio2f+0x66>
 8015898:	edd4 7a00 	vldr	s15, [r4]
 801589c:	eef1 7a67 	vneg.f32	s15, s15
 80158a0:	edc4 7a00 	vstr	s15, [r4]
 80158a4:	edd4 7a01 	vldr	s15, [r4, #4]
 80158a8:	eef1 7a67 	vneg.f32	s15, s15
 80158ac:	edc4 7a01 	vstr	s15, [r4, #4]
 80158b0:	e782      	b.n	80157b8 <__ieee754_rem_pio2f+0x128>
 80158b2:	2303      	movs	r3, #3
 80158b4:	e7e5      	b.n	8015882 <__ieee754_rem_pio2f+0x1f2>
 80158b6:	bf00      	nop
 80158b8:	3f490fd8 	.word	0x3f490fd8
 80158bc:	4016cbe3 	.word	0x4016cbe3
 80158c0:	3fc90f80 	.word	0x3fc90f80
 80158c4:	3fc90fd0 	.word	0x3fc90fd0
 80158c8:	37354400 	.word	0x37354400
 80158cc:	37354443 	.word	0x37354443
 80158d0:	2e85a308 	.word	0x2e85a308
 80158d4:	43490f80 	.word	0x43490f80
 80158d8:	3f22f984 	.word	0x3f22f984
 80158dc:	08016248 	.word	0x08016248
 80158e0:	2e85a300 	.word	0x2e85a300
 80158e4:	248d3132 	.word	0x248d3132
 80158e8:	43800000 	.word	0x43800000
 80158ec:	080162c8 	.word	0x080162c8

080158f0 <atanf>:
 80158f0:	b538      	push	{r3, r4, r5, lr}
 80158f2:	ee10 5a10 	vmov	r5, s0
 80158f6:	f025 4400 	bic.w	r4, r5, #2147483648	@ 0x80000000
 80158fa:	f1b4 4fa1 	cmp.w	r4, #1350565888	@ 0x50800000
 80158fe:	eef0 7a40 	vmov.f32	s15, s0
 8015902:	d310      	bcc.n	8015926 <atanf+0x36>
 8015904:	f1b4 4fff 	cmp.w	r4, #2139095040	@ 0x7f800000
 8015908:	d904      	bls.n	8015914 <atanf+0x24>
 801590a:	ee70 7a00 	vadd.f32	s15, s0, s0
 801590e:	eeb0 0a67 	vmov.f32	s0, s15
 8015912:	bd38      	pop	{r3, r4, r5, pc}
 8015914:	eddf 7a4d 	vldr	s15, [pc, #308]	@ 8015a4c <atanf+0x15c>
 8015918:	ed9f 7a4d 	vldr	s14, [pc, #308]	@ 8015a50 <atanf+0x160>
 801591c:	2d00      	cmp	r5, #0
 801591e:	bfc8      	it	gt
 8015920:	eef0 7a47 	vmovgt.f32	s15, s14
 8015924:	e7f3      	b.n	801590e <atanf+0x1e>
 8015926:	4b4b      	ldr	r3, [pc, #300]	@ (8015a54 <atanf+0x164>)
 8015928:	429c      	cmp	r4, r3
 801592a:	d810      	bhi.n	801594e <atanf+0x5e>
 801592c:	f1b4 5f44 	cmp.w	r4, #822083584	@ 0x31000000
 8015930:	d20a      	bcs.n	8015948 <atanf+0x58>
 8015932:	ed9f 7a49 	vldr	s14, [pc, #292]	@ 8015a58 <atanf+0x168>
 8015936:	ee30 7a07 	vadd.f32	s14, s0, s14
 801593a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 801593e:	eeb4 7ae6 	vcmpe.f32	s14, s13
 8015942:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8015946:	dce2      	bgt.n	801590e <atanf+0x1e>
 8015948:	f04f 33ff 	mov.w	r3, #4294967295
 801594c:	e013      	b.n	8015976 <atanf+0x86>
 801594e:	f7fe fee5 	bl	801471c <fabsf>
 8015952:	4b42      	ldr	r3, [pc, #264]	@ (8015a5c <atanf+0x16c>)
 8015954:	429c      	cmp	r4, r3
 8015956:	d84f      	bhi.n	80159f8 <atanf+0x108>
 8015958:	f5a3 03d0 	sub.w	r3, r3, #6815744	@ 0x680000
 801595c:	429c      	cmp	r4, r3
 801595e:	d841      	bhi.n	80159e4 <atanf+0xf4>
 8015960:	eef0 7a00 	vmov.f32	s15, #0	@ 0x40000000  2.0
 8015964:	eebf 7a00 	vmov.f32	s14, #240	@ 0xbf800000 -1.0
 8015968:	eea0 7a27 	vfma.f32	s14, s0, s15
 801596c:	2300      	movs	r3, #0
 801596e:	ee30 0a27 	vadd.f32	s0, s0, s15
 8015972:	eec7 7a00 	vdiv.f32	s15, s14, s0
 8015976:	1c5a      	adds	r2, r3, #1
 8015978:	ee27 6aa7 	vmul.f32	s12, s15, s15
 801597c:	ed9f 7a38 	vldr	s14, [pc, #224]	@ 8015a60 <atanf+0x170>
 8015980:	eddf 5a38 	vldr	s11, [pc, #224]	@ 8015a64 <atanf+0x174>
 8015984:	ed9f 5a38 	vldr	s10, [pc, #224]	@ 8015a68 <atanf+0x178>
 8015988:	ee66 6a06 	vmul.f32	s13, s12, s12
 801598c:	eee6 5a87 	vfma.f32	s11, s13, s14
 8015990:	ed9f 7a36 	vldr	s14, [pc, #216]	@ 8015a6c <atanf+0x17c>
 8015994:	eea5 7aa6 	vfma.f32	s14, s11, s13
 8015998:	eddf 5a35 	vldr	s11, [pc, #212]	@ 8015a70 <atanf+0x180>
 801599c:	eee7 5a26 	vfma.f32	s11, s14, s13
 80159a0:	ed9f 7a34 	vldr	s14, [pc, #208]	@ 8015a74 <atanf+0x184>
 80159a4:	eea5 7aa6 	vfma.f32	s14, s11, s13
 80159a8:	eddf 5a33 	vldr	s11, [pc, #204]	@ 8015a78 <atanf+0x188>
 80159ac:	eee7 5a26 	vfma.f32	s11, s14, s13
 80159b0:	ed9f 7a32 	vldr	s14, [pc, #200]	@ 8015a7c <atanf+0x18c>
 80159b4:	eea6 5a87 	vfma.f32	s10, s13, s14
 80159b8:	ed9f 7a31 	vldr	s14, [pc, #196]	@ 8015a80 <atanf+0x190>
 80159bc:	eea5 7a26 	vfma.f32	s14, s10, s13
 80159c0:	ed9f 5a30 	vldr	s10, [pc, #192]	@ 8015a84 <atanf+0x194>
 80159c4:	eea7 5a26 	vfma.f32	s10, s14, s13
 80159c8:	ed9f 7a2f 	vldr	s14, [pc, #188]	@ 8015a88 <atanf+0x198>
 80159cc:	eea5 7a26 	vfma.f32	s14, s10, s13
 80159d0:	ee27 7a26 	vmul.f32	s14, s14, s13
 80159d4:	eea5 7a86 	vfma.f32	s14, s11, s12
 80159d8:	ee27 7a87 	vmul.f32	s14, s15, s14
 80159dc:	d121      	bne.n	8015a22 <atanf+0x132>
 80159de:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80159e2:	e794      	b.n	801590e <atanf+0x1e>
 80159e4:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 80159e8:	ee30 7a67 	vsub.f32	s14, s0, s15
 80159ec:	ee30 0a27 	vadd.f32	s0, s0, s15
 80159f0:	2301      	movs	r3, #1
 80159f2:	eec7 7a00 	vdiv.f32	s15, s14, s0
 80159f6:	e7be      	b.n	8015976 <atanf+0x86>
 80159f8:	4b24      	ldr	r3, [pc, #144]	@ (8015a8c <atanf+0x19c>)
 80159fa:	429c      	cmp	r4, r3
 80159fc:	d80b      	bhi.n	8015a16 <atanf+0x126>
 80159fe:	eef7 7a08 	vmov.f32	s15, #120	@ 0x3fc00000  1.5
 8015a02:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8015a06:	eea0 7a27 	vfma.f32	s14, s0, s15
 8015a0a:	2302      	movs	r3, #2
 8015a0c:	ee70 6a67 	vsub.f32	s13, s0, s15
 8015a10:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8015a14:	e7af      	b.n	8015976 <atanf+0x86>
 8015a16:	eebf 7a00 	vmov.f32	s14, #240	@ 0xbf800000 -1.0
 8015a1a:	eec7 7a00 	vdiv.f32	s15, s14, s0
 8015a1e:	2303      	movs	r3, #3
 8015a20:	e7a9      	b.n	8015976 <atanf+0x86>
 8015a22:	4a1b      	ldr	r2, [pc, #108]	@ (8015a90 <atanf+0x1a0>)
 8015a24:	491b      	ldr	r1, [pc, #108]	@ (8015a94 <atanf+0x1a4>)
 8015a26:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 8015a2a:	eb01 0383 	add.w	r3, r1, r3, lsl #2
 8015a2e:	edd3 6a00 	vldr	s13, [r3]
 8015a32:	ee37 7a66 	vsub.f32	s14, s14, s13
 8015a36:	2d00      	cmp	r5, #0
 8015a38:	ee37 7a67 	vsub.f32	s14, s14, s15
 8015a3c:	edd2 7a00 	vldr	s15, [r2]
 8015a40:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8015a44:	bfb8      	it	lt
 8015a46:	eef1 7a67 	vneglt.f32	s15, s15
 8015a4a:	e760      	b.n	801590e <atanf+0x1e>
 8015a4c:	bfc90fdb 	.word	0xbfc90fdb
 8015a50:	3fc90fdb 	.word	0x3fc90fdb
 8015a54:	3edfffff 	.word	0x3edfffff
 8015a58:	7149f2ca 	.word	0x7149f2ca
 8015a5c:	3f97ffff 	.word	0x3f97ffff
 8015a60:	3c8569d7 	.word	0x3c8569d7
 8015a64:	3d4bda59 	.word	0x3d4bda59
 8015a68:	bd6ef16b 	.word	0xbd6ef16b
 8015a6c:	3d886b35 	.word	0x3d886b35
 8015a70:	3dba2e6e 	.word	0x3dba2e6e
 8015a74:	3e124925 	.word	0x3e124925
 8015a78:	3eaaaaab 	.word	0x3eaaaaab
 8015a7c:	bd15a221 	.word	0xbd15a221
 8015a80:	bd9d8795 	.word	0xbd9d8795
 8015a84:	bde38e38 	.word	0xbde38e38
 8015a88:	be4ccccd 	.word	0xbe4ccccd
 8015a8c:	401bffff 	.word	0x401bffff
 8015a90:	080165f0 	.word	0x080165f0
 8015a94:	080165e0 	.word	0x080165e0

08015a98 <__ieee754_sqrtf>:
 8015a98:	eeb1 0ac0 	vsqrt.f32	s0, s0
 8015a9c:	4770      	bx	lr
	...

08015aa0 <__kernel_rem_pio2f>:
 8015aa0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8015aa4:	ed2d 8b04 	vpush	{d8-d9}
 8015aa8:	b0d9      	sub	sp, #356	@ 0x164
 8015aaa:	4690      	mov	r8, r2
 8015aac:	9001      	str	r0, [sp, #4]
 8015aae:	4ab6      	ldr	r2, [pc, #728]	@ (8015d88 <__kernel_rem_pio2f+0x2e8>)
 8015ab0:	9866      	ldr	r0, [sp, #408]	@ 0x198
 8015ab2:	f118 0f04 	cmn.w	r8, #4
 8015ab6:	f852 a020 	ldr.w	sl, [r2, r0, lsl #2]
 8015aba:	460f      	mov	r7, r1
 8015abc:	f103 3bff 	add.w	fp, r3, #4294967295
 8015ac0:	db26      	blt.n	8015b10 <__kernel_rem_pio2f+0x70>
 8015ac2:	f1b8 0203 	subs.w	r2, r8, #3
 8015ac6:	bf48      	it	mi
 8015ac8:	f108 0204 	addmi.w	r2, r8, #4
 8015acc:	10d2      	asrs	r2, r2, #3
 8015ace:	1c55      	adds	r5, r2, #1
 8015ad0:	9967      	ldr	r1, [sp, #412]	@ 0x19c
 8015ad2:	ed9f 7ab1 	vldr	s14, [pc, #708]	@ 8015d98 <__kernel_rem_pio2f+0x2f8>
 8015ad6:	00e8      	lsls	r0, r5, #3
 8015ad8:	eba2 060b 	sub.w	r6, r2, fp
 8015adc:	9002      	str	r0, [sp, #8]
 8015ade:	eba8 05c5 	sub.w	r5, r8, r5, lsl #3
 8015ae2:	eb0a 0c0b 	add.w	ip, sl, fp
 8015ae6:	ac1c      	add	r4, sp, #112	@ 0x70
 8015ae8:	eb01 0e86 	add.w	lr, r1, r6, lsl #2
 8015aec:	2000      	movs	r0, #0
 8015aee:	4560      	cmp	r0, ip
 8015af0:	dd10      	ble.n	8015b14 <__kernel_rem_pio2f+0x74>
 8015af2:	a91c      	add	r1, sp, #112	@ 0x70
 8015af4:	eb01 0083 	add.w	r0, r1, r3, lsl #2
 8015af8:	f50d 7988 	add.w	r9, sp, #272	@ 0x110
 8015afc:	2600      	movs	r6, #0
 8015afe:	4556      	cmp	r6, sl
 8015b00:	dc24      	bgt.n	8015b4c <__kernel_rem_pio2f+0xac>
 8015b02:	f8dd e004 	ldr.w	lr, [sp, #4]
 8015b06:	eddf 7aa4 	vldr	s15, [pc, #656]	@ 8015d98 <__kernel_rem_pio2f+0x2f8>
 8015b0a:	4684      	mov	ip, r0
 8015b0c:	2400      	movs	r4, #0
 8015b0e:	e016      	b.n	8015b3e <__kernel_rem_pio2f+0x9e>
 8015b10:	2200      	movs	r2, #0
 8015b12:	e7dc      	b.n	8015ace <__kernel_rem_pio2f+0x2e>
 8015b14:	42c6      	cmn	r6, r0
 8015b16:	bf5d      	ittte	pl
 8015b18:	f85e 1020 	ldrpl.w	r1, [lr, r0, lsl #2]
 8015b1c:	ee07 1a90 	vmovpl	s15, r1
 8015b20:	eef8 7ae7 	vcvtpl.f32.s32	s15, s15
 8015b24:	eef0 7a47 	vmovmi.f32	s15, s14
 8015b28:	ece4 7a01 	vstmia	r4!, {s15}
 8015b2c:	3001      	adds	r0, #1
 8015b2e:	e7de      	b.n	8015aee <__kernel_rem_pio2f+0x4e>
 8015b30:	ecfe 6a01 	vldmia	lr!, {s13}
 8015b34:	ed3c 7a01 	vldmdb	ip!, {s14}
 8015b38:	eee6 7a87 	vfma.f32	s15, s13, s14
 8015b3c:	3401      	adds	r4, #1
 8015b3e:	455c      	cmp	r4, fp
 8015b40:	ddf6      	ble.n	8015b30 <__kernel_rem_pio2f+0x90>
 8015b42:	ece9 7a01 	vstmia	r9!, {s15}
 8015b46:	3601      	adds	r6, #1
 8015b48:	3004      	adds	r0, #4
 8015b4a:	e7d8      	b.n	8015afe <__kernel_rem_pio2f+0x5e>
 8015b4c:	a908      	add	r1, sp, #32
 8015b4e:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8015b52:	9104      	str	r1, [sp, #16]
 8015b54:	9967      	ldr	r1, [sp, #412]	@ 0x19c
 8015b56:	eddf 8a8f 	vldr	s17, [pc, #572]	@ 8015d94 <__kernel_rem_pio2f+0x2f4>
 8015b5a:	ed9f 9a8d 	vldr	s18, [pc, #564]	@ 8015d90 <__kernel_rem_pio2f+0x2f0>
 8015b5e:	eb01 0282 	add.w	r2, r1, r2, lsl #2
 8015b62:	9203      	str	r2, [sp, #12]
 8015b64:	4654      	mov	r4, sl
 8015b66:	00a2      	lsls	r2, r4, #2
 8015b68:	9205      	str	r2, [sp, #20]
 8015b6a:	aa58      	add	r2, sp, #352	@ 0x160
 8015b6c:	eb02 0284 	add.w	r2, r2, r4, lsl #2
 8015b70:	ed12 0a14 	vldr	s0, [r2, #-80]	@ 0xffffffb0
 8015b74:	a944      	add	r1, sp, #272	@ 0x110
 8015b76:	aa08      	add	r2, sp, #32
 8015b78:	eb01 0084 	add.w	r0, r1, r4, lsl #2
 8015b7c:	4694      	mov	ip, r2
 8015b7e:	4626      	mov	r6, r4
 8015b80:	2e00      	cmp	r6, #0
 8015b82:	dc4c      	bgt.n	8015c1e <__kernel_rem_pio2f+0x17e>
 8015b84:	4628      	mov	r0, r5
 8015b86:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8015b8a:	f000 f9f1 	bl	8015f70 <scalbnf>
 8015b8e:	eeb0 8a40 	vmov.f32	s16, s0
 8015b92:	eeb4 0a00 	vmov.f32	s0, #64	@ 0x3e000000  0.125
 8015b96:	ee28 0a00 	vmul.f32	s0, s16, s0
 8015b9a:	f000 fa4f 	bl	801603c <floorf>
 8015b9e:	eef2 7a00 	vmov.f32	s15, #32	@ 0x41000000  8.0
 8015ba2:	eea0 8a67 	vfms.f32	s16, s0, s15
 8015ba6:	2d00      	cmp	r5, #0
 8015ba8:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8015bac:	eefd 7ac8 	vcvt.s32.f32	s15, s16
 8015bb0:	ee17 9a90 	vmov	r9, s15
 8015bb4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8015bb8:	ee38 8a67 	vsub.f32	s16, s16, s15
 8015bbc:	dd41      	ble.n	8015c42 <__kernel_rem_pio2f+0x1a2>
 8015bbe:	f104 3cff 	add.w	ip, r4, #4294967295
 8015bc2:	a908      	add	r1, sp, #32
 8015bc4:	f1c5 0e08 	rsb	lr, r5, #8
 8015bc8:	f851 602c 	ldr.w	r6, [r1, ip, lsl #2]
 8015bcc:	fa46 f00e 	asr.w	r0, r6, lr
 8015bd0:	4481      	add	r9, r0
 8015bd2:	fa00 f00e 	lsl.w	r0, r0, lr
 8015bd6:	1a36      	subs	r6, r6, r0
 8015bd8:	f1c5 0007 	rsb	r0, r5, #7
 8015bdc:	f841 602c 	str.w	r6, [r1, ip, lsl #2]
 8015be0:	4106      	asrs	r6, r0
 8015be2:	2e00      	cmp	r6, #0
 8015be4:	dd3c      	ble.n	8015c60 <__kernel_rem_pio2f+0x1c0>
 8015be6:	f04f 0e00 	mov.w	lr, #0
 8015bea:	f109 0901 	add.w	r9, r9, #1
 8015bee:	4670      	mov	r0, lr
 8015bf0:	4574      	cmp	r4, lr
 8015bf2:	dc68      	bgt.n	8015cc6 <__kernel_rem_pio2f+0x226>
 8015bf4:	2d00      	cmp	r5, #0
 8015bf6:	dd03      	ble.n	8015c00 <__kernel_rem_pio2f+0x160>
 8015bf8:	2d01      	cmp	r5, #1
 8015bfa:	d074      	beq.n	8015ce6 <__kernel_rem_pio2f+0x246>
 8015bfc:	2d02      	cmp	r5, #2
 8015bfe:	d07d      	beq.n	8015cfc <__kernel_rem_pio2f+0x25c>
 8015c00:	2e02      	cmp	r6, #2
 8015c02:	d12d      	bne.n	8015c60 <__kernel_rem_pio2f+0x1c0>
 8015c04:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 8015c08:	ee30 8a48 	vsub.f32	s16, s0, s16
 8015c0c:	b340      	cbz	r0, 8015c60 <__kernel_rem_pio2f+0x1c0>
 8015c0e:	4628      	mov	r0, r5
 8015c10:	9306      	str	r3, [sp, #24]
 8015c12:	f000 f9ad 	bl	8015f70 <scalbnf>
 8015c16:	9b06      	ldr	r3, [sp, #24]
 8015c18:	ee38 8a40 	vsub.f32	s16, s16, s0
 8015c1c:	e020      	b.n	8015c60 <__kernel_rem_pio2f+0x1c0>
 8015c1e:	ee60 7a28 	vmul.f32	s15, s0, s17
 8015c22:	3e01      	subs	r6, #1
 8015c24:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8015c28:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8015c2c:	eea7 0ac9 	vfms.f32	s0, s15, s18
 8015c30:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 8015c34:	ecac 0a01 	vstmia	ip!, {s0}
 8015c38:	ed30 0a01 	vldmdb	r0!, {s0}
 8015c3c:	ee37 0a80 	vadd.f32	s0, s15, s0
 8015c40:	e79e      	b.n	8015b80 <__kernel_rem_pio2f+0xe0>
 8015c42:	d105      	bne.n	8015c50 <__kernel_rem_pio2f+0x1b0>
 8015c44:	1e60      	subs	r0, r4, #1
 8015c46:	a908      	add	r1, sp, #32
 8015c48:	f851 6020 	ldr.w	r6, [r1, r0, lsl #2]
 8015c4c:	11f6      	asrs	r6, r6, #7
 8015c4e:	e7c8      	b.n	8015be2 <__kernel_rem_pio2f+0x142>
 8015c50:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 8015c54:	eeb4 8ae7 	vcmpe.f32	s16, s15
 8015c58:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8015c5c:	da31      	bge.n	8015cc2 <__kernel_rem_pio2f+0x222>
 8015c5e:	2600      	movs	r6, #0
 8015c60:	eeb5 8a40 	vcmp.f32	s16, #0.0
 8015c64:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8015c68:	f040 8098 	bne.w	8015d9c <__kernel_rem_pio2f+0x2fc>
 8015c6c:	1e60      	subs	r0, r4, #1
 8015c6e:	2200      	movs	r2, #0
 8015c70:	4550      	cmp	r0, sl
 8015c72:	da4b      	bge.n	8015d0c <__kernel_rem_pio2f+0x26c>
 8015c74:	2a00      	cmp	r2, #0
 8015c76:	d065      	beq.n	8015d44 <__kernel_rem_pio2f+0x2a4>
 8015c78:	3c01      	subs	r4, #1
 8015c7a:	ab08      	add	r3, sp, #32
 8015c7c:	3d08      	subs	r5, #8
 8015c7e:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
 8015c82:	2b00      	cmp	r3, #0
 8015c84:	d0f8      	beq.n	8015c78 <__kernel_rem_pio2f+0x1d8>
 8015c86:	4628      	mov	r0, r5
 8015c88:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 8015c8c:	f000 f970 	bl	8015f70 <scalbnf>
 8015c90:	1c63      	adds	r3, r4, #1
 8015c92:	aa44      	add	r2, sp, #272	@ 0x110
 8015c94:	ed9f 7a3f 	vldr	s14, [pc, #252]	@ 8015d94 <__kernel_rem_pio2f+0x2f4>
 8015c98:	0099      	lsls	r1, r3, #2
 8015c9a:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 8015c9e:	4623      	mov	r3, r4
 8015ca0:	2b00      	cmp	r3, #0
 8015ca2:	f280 80a9 	bge.w	8015df8 <__kernel_rem_pio2f+0x358>
 8015ca6:	4623      	mov	r3, r4
 8015ca8:	2b00      	cmp	r3, #0
 8015caa:	f2c0 80c7 	blt.w	8015e3c <__kernel_rem_pio2f+0x39c>
 8015cae:	aa44      	add	r2, sp, #272	@ 0x110
 8015cb0:	eb02 0583 	add.w	r5, r2, r3, lsl #2
 8015cb4:	f8df c0d4 	ldr.w	ip, [pc, #212]	@ 8015d8c <__kernel_rem_pio2f+0x2ec>
 8015cb8:	eddf 7a37 	vldr	s15, [pc, #220]	@ 8015d98 <__kernel_rem_pio2f+0x2f8>
 8015cbc:	2000      	movs	r0, #0
 8015cbe:	1ae2      	subs	r2, r4, r3
 8015cc0:	e0b1      	b.n	8015e26 <__kernel_rem_pio2f+0x386>
 8015cc2:	2602      	movs	r6, #2
 8015cc4:	e78f      	b.n	8015be6 <__kernel_rem_pio2f+0x146>
 8015cc6:	f852 1b04 	ldr.w	r1, [r2], #4
 8015cca:	b948      	cbnz	r0, 8015ce0 <__kernel_rem_pio2f+0x240>
 8015ccc:	b121      	cbz	r1, 8015cd8 <__kernel_rem_pio2f+0x238>
 8015cce:	f5c1 7180 	rsb	r1, r1, #256	@ 0x100
 8015cd2:	f842 1c04 	str.w	r1, [r2, #-4]
 8015cd6:	2101      	movs	r1, #1
 8015cd8:	f10e 0e01 	add.w	lr, lr, #1
 8015cdc:	4608      	mov	r0, r1
 8015cde:	e787      	b.n	8015bf0 <__kernel_rem_pio2f+0x150>
 8015ce0:	f1c1 01ff 	rsb	r1, r1, #255	@ 0xff
 8015ce4:	e7f5      	b.n	8015cd2 <__kernel_rem_pio2f+0x232>
 8015ce6:	f104 3cff 	add.w	ip, r4, #4294967295
 8015cea:	aa08      	add	r2, sp, #32
 8015cec:	f852 202c 	ldr.w	r2, [r2, ip, lsl #2]
 8015cf0:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8015cf4:	a908      	add	r1, sp, #32
 8015cf6:	f841 202c 	str.w	r2, [r1, ip, lsl #2]
 8015cfa:	e781      	b.n	8015c00 <__kernel_rem_pio2f+0x160>
 8015cfc:	f104 3cff 	add.w	ip, r4, #4294967295
 8015d00:	aa08      	add	r2, sp, #32
 8015d02:	f852 202c 	ldr.w	r2, [r2, ip, lsl #2]
 8015d06:	f002 023f 	and.w	r2, r2, #63	@ 0x3f
 8015d0a:	e7f3      	b.n	8015cf4 <__kernel_rem_pio2f+0x254>
 8015d0c:	a908      	add	r1, sp, #32
 8015d0e:	f851 1020 	ldr.w	r1, [r1, r0, lsl #2]
 8015d12:	3801      	subs	r0, #1
 8015d14:	430a      	orrs	r2, r1
 8015d16:	e7ab      	b.n	8015c70 <__kernel_rem_pio2f+0x1d0>
 8015d18:	3201      	adds	r2, #1
 8015d1a:	f850 6d04 	ldr.w	r6, [r0, #-4]!
 8015d1e:	2e00      	cmp	r6, #0
 8015d20:	d0fa      	beq.n	8015d18 <__kernel_rem_pio2f+0x278>
 8015d22:	9905      	ldr	r1, [sp, #20]
 8015d24:	f501 71b0 	add.w	r1, r1, #352	@ 0x160
 8015d28:	eb0d 0001 	add.w	r0, sp, r1
 8015d2c:	18e6      	adds	r6, r4, r3
 8015d2e:	a91c      	add	r1, sp, #112	@ 0x70
 8015d30:	f104 0c01 	add.w	ip, r4, #1
 8015d34:	384c      	subs	r0, #76	@ 0x4c
 8015d36:	eb01 0686 	add.w	r6, r1, r6, lsl #2
 8015d3a:	4422      	add	r2, r4
 8015d3c:	4562      	cmp	r2, ip
 8015d3e:	da04      	bge.n	8015d4a <__kernel_rem_pio2f+0x2aa>
 8015d40:	4614      	mov	r4, r2
 8015d42:	e710      	b.n	8015b66 <__kernel_rem_pio2f+0xc6>
 8015d44:	9804      	ldr	r0, [sp, #16]
 8015d46:	2201      	movs	r2, #1
 8015d48:	e7e7      	b.n	8015d1a <__kernel_rem_pio2f+0x27a>
 8015d4a:	9903      	ldr	r1, [sp, #12]
 8015d4c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8015d50:	f851 102c 	ldr.w	r1, [r1, ip, lsl #2]
 8015d54:	9105      	str	r1, [sp, #20]
 8015d56:	ee07 1a90 	vmov	s15, r1
 8015d5a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8015d5e:	2400      	movs	r4, #0
 8015d60:	ece6 7a01 	vstmia	r6!, {s15}
 8015d64:	eddf 7a0c 	vldr	s15, [pc, #48]	@ 8015d98 <__kernel_rem_pio2f+0x2f8>
 8015d68:	46b1      	mov	r9, r6
 8015d6a:	455c      	cmp	r4, fp
 8015d6c:	dd04      	ble.n	8015d78 <__kernel_rem_pio2f+0x2d8>
 8015d6e:	ece0 7a01 	vstmia	r0!, {s15}
 8015d72:	f10c 0c01 	add.w	ip, ip, #1
 8015d76:	e7e1      	b.n	8015d3c <__kernel_rem_pio2f+0x29c>
 8015d78:	ecfe 6a01 	vldmia	lr!, {s13}
 8015d7c:	ed39 7a01 	vldmdb	r9!, {s14}
 8015d80:	3401      	adds	r4, #1
 8015d82:	eee6 7a87 	vfma.f32	s15, s13, s14
 8015d86:	e7f0      	b.n	8015d6a <__kernel_rem_pio2f+0x2ca>
 8015d88:	0801662c 	.word	0x0801662c
 8015d8c:	08016600 	.word	0x08016600
 8015d90:	43800000 	.word	0x43800000
 8015d94:	3b800000 	.word	0x3b800000
 8015d98:	00000000 	.word	0x00000000
 8015d9c:	9b02      	ldr	r3, [sp, #8]
 8015d9e:	eeb0 0a48 	vmov.f32	s0, s16
 8015da2:	eba3 0008 	sub.w	r0, r3, r8
 8015da6:	f000 f8e3 	bl	8015f70 <scalbnf>
 8015daa:	ed1f 7a07 	vldr	s14, [pc, #-28]	@ 8015d90 <__kernel_rem_pio2f+0x2f0>
 8015dae:	eeb4 0ac7 	vcmpe.f32	s0, s14
 8015db2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8015db6:	db19      	blt.n	8015dec <__kernel_rem_pio2f+0x34c>
 8015db8:	ed5f 7a0a 	vldr	s15, [pc, #-40]	@ 8015d94 <__kernel_rem_pio2f+0x2f4>
 8015dbc:	ee60 7a27 	vmul.f32	s15, s0, s15
 8015dc0:	aa08      	add	r2, sp, #32
 8015dc2:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8015dc6:	3508      	adds	r5, #8
 8015dc8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8015dcc:	eea7 0ac7 	vfms.f32	s0, s15, s14
 8015dd0:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8015dd4:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 8015dd8:	ee10 3a10 	vmov	r3, s0
 8015ddc:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
 8015de0:	ee17 3a90 	vmov	r3, s15
 8015de4:	3401      	adds	r4, #1
 8015de6:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
 8015dea:	e74c      	b.n	8015c86 <__kernel_rem_pio2f+0x1e6>
 8015dec:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 8015df0:	aa08      	add	r2, sp, #32
 8015df2:	ee10 3a10 	vmov	r3, s0
 8015df6:	e7f6      	b.n	8015de6 <__kernel_rem_pio2f+0x346>
 8015df8:	a808      	add	r0, sp, #32
 8015dfa:	f850 0023 	ldr.w	r0, [r0, r3, lsl #2]
 8015dfe:	9001      	str	r0, [sp, #4]
 8015e00:	ee07 0a90 	vmov	s15, r0
 8015e04:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8015e08:	3b01      	subs	r3, #1
 8015e0a:	ee67 7a80 	vmul.f32	s15, s15, s0
 8015e0e:	ee20 0a07 	vmul.f32	s0, s0, s14
 8015e12:	ed62 7a01 	vstmdb	r2!, {s15}
 8015e16:	e743      	b.n	8015ca0 <__kernel_rem_pio2f+0x200>
 8015e18:	ecfc 6a01 	vldmia	ip!, {s13}
 8015e1c:	ecb5 7a01 	vldmia	r5!, {s14}
 8015e20:	eee6 7a87 	vfma.f32	s15, s13, s14
 8015e24:	3001      	adds	r0, #1
 8015e26:	4550      	cmp	r0, sl
 8015e28:	dc01      	bgt.n	8015e2e <__kernel_rem_pio2f+0x38e>
 8015e2a:	4290      	cmp	r0, r2
 8015e2c:	ddf4      	ble.n	8015e18 <__kernel_rem_pio2f+0x378>
 8015e2e:	a858      	add	r0, sp, #352	@ 0x160
 8015e30:	eb00 0282 	add.w	r2, r0, r2, lsl #2
 8015e34:	ed42 7a28 	vstr	s15, [r2, #-160]	@ 0xffffff60
 8015e38:	3b01      	subs	r3, #1
 8015e3a:	e735      	b.n	8015ca8 <__kernel_rem_pio2f+0x208>
 8015e3c:	9b66      	ldr	r3, [sp, #408]	@ 0x198
 8015e3e:	2b02      	cmp	r3, #2
 8015e40:	dc09      	bgt.n	8015e56 <__kernel_rem_pio2f+0x3b6>
 8015e42:	2b00      	cmp	r3, #0
 8015e44:	dc27      	bgt.n	8015e96 <__kernel_rem_pio2f+0x3f6>
 8015e46:	d040      	beq.n	8015eca <__kernel_rem_pio2f+0x42a>
 8015e48:	f009 0007 	and.w	r0, r9, #7
 8015e4c:	b059      	add	sp, #356	@ 0x164
 8015e4e:	ecbd 8b04 	vpop	{d8-d9}
 8015e52:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8015e56:	9b66      	ldr	r3, [sp, #408]	@ 0x198
 8015e58:	2b03      	cmp	r3, #3
 8015e5a:	d1f5      	bne.n	8015e48 <__kernel_rem_pio2f+0x3a8>
 8015e5c:	aa30      	add	r2, sp, #192	@ 0xc0
 8015e5e:	1f0b      	subs	r3, r1, #4
 8015e60:	4413      	add	r3, r2
 8015e62:	461a      	mov	r2, r3
 8015e64:	4620      	mov	r0, r4
 8015e66:	2800      	cmp	r0, #0
 8015e68:	dc50      	bgt.n	8015f0c <__kernel_rem_pio2f+0x46c>
 8015e6a:	4622      	mov	r2, r4
 8015e6c:	2a01      	cmp	r2, #1
 8015e6e:	dc5d      	bgt.n	8015f2c <__kernel_rem_pio2f+0x48c>
 8015e70:	ab30      	add	r3, sp, #192	@ 0xc0
 8015e72:	ed5f 7a37 	vldr	s15, [pc, #-220]	@ 8015d98 <__kernel_rem_pio2f+0x2f8>
 8015e76:	440b      	add	r3, r1
 8015e78:	2c01      	cmp	r4, #1
 8015e7a:	dc67      	bgt.n	8015f4c <__kernel_rem_pio2f+0x4ac>
 8015e7c:	eddd 6a30 	vldr	s13, [sp, #192]	@ 0xc0
 8015e80:	ed9d 7a31 	vldr	s14, [sp, #196]	@ 0xc4
 8015e84:	2e00      	cmp	r6, #0
 8015e86:	d167      	bne.n	8015f58 <__kernel_rem_pio2f+0x4b8>
 8015e88:	edc7 6a00 	vstr	s13, [r7]
 8015e8c:	ed87 7a01 	vstr	s14, [r7, #4]
 8015e90:	edc7 7a02 	vstr	s15, [r7, #8]
 8015e94:	e7d8      	b.n	8015e48 <__kernel_rem_pio2f+0x3a8>
 8015e96:	ab30      	add	r3, sp, #192	@ 0xc0
 8015e98:	ed1f 7a41 	vldr	s14, [pc, #-260]	@ 8015d98 <__kernel_rem_pio2f+0x2f8>
 8015e9c:	440b      	add	r3, r1
 8015e9e:	4622      	mov	r2, r4
 8015ea0:	2a00      	cmp	r2, #0
 8015ea2:	da24      	bge.n	8015eee <__kernel_rem_pio2f+0x44e>
 8015ea4:	b34e      	cbz	r6, 8015efa <__kernel_rem_pio2f+0x45a>
 8015ea6:	eef1 7a47 	vneg.f32	s15, s14
 8015eaa:	edc7 7a00 	vstr	s15, [r7]
 8015eae:	eddd 7a30 	vldr	s15, [sp, #192]	@ 0xc0
 8015eb2:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8015eb6:	aa31      	add	r2, sp, #196	@ 0xc4
 8015eb8:	2301      	movs	r3, #1
 8015eba:	429c      	cmp	r4, r3
 8015ebc:	da20      	bge.n	8015f00 <__kernel_rem_pio2f+0x460>
 8015ebe:	b10e      	cbz	r6, 8015ec4 <__kernel_rem_pio2f+0x424>
 8015ec0:	eef1 7a67 	vneg.f32	s15, s15
 8015ec4:	edc7 7a01 	vstr	s15, [r7, #4]
 8015ec8:	e7be      	b.n	8015e48 <__kernel_rem_pio2f+0x3a8>
 8015eca:	ab30      	add	r3, sp, #192	@ 0xc0
 8015ecc:	ed5f 7a4e 	vldr	s15, [pc, #-312]	@ 8015d98 <__kernel_rem_pio2f+0x2f8>
 8015ed0:	440b      	add	r3, r1
 8015ed2:	2c00      	cmp	r4, #0
 8015ed4:	da05      	bge.n	8015ee2 <__kernel_rem_pio2f+0x442>
 8015ed6:	b10e      	cbz	r6, 8015edc <__kernel_rem_pio2f+0x43c>
 8015ed8:	eef1 7a67 	vneg.f32	s15, s15
 8015edc:	edc7 7a00 	vstr	s15, [r7]
 8015ee0:	e7b2      	b.n	8015e48 <__kernel_rem_pio2f+0x3a8>
 8015ee2:	ed33 7a01 	vldmdb	r3!, {s14}
 8015ee6:	3c01      	subs	r4, #1
 8015ee8:	ee77 7a87 	vadd.f32	s15, s15, s14
 8015eec:	e7f1      	b.n	8015ed2 <__kernel_rem_pio2f+0x432>
 8015eee:	ed73 7a01 	vldmdb	r3!, {s15}
 8015ef2:	3a01      	subs	r2, #1
 8015ef4:	ee37 7a27 	vadd.f32	s14, s14, s15
 8015ef8:	e7d2      	b.n	8015ea0 <__kernel_rem_pio2f+0x400>
 8015efa:	eef0 7a47 	vmov.f32	s15, s14
 8015efe:	e7d4      	b.n	8015eaa <__kernel_rem_pio2f+0x40a>
 8015f00:	ecb2 7a01 	vldmia	r2!, {s14}
 8015f04:	3301      	adds	r3, #1
 8015f06:	ee77 7a87 	vadd.f32	s15, s15, s14
 8015f0a:	e7d6      	b.n	8015eba <__kernel_rem_pio2f+0x41a>
 8015f0c:	ed72 7a01 	vldmdb	r2!, {s15}
 8015f10:	edd2 6a01 	vldr	s13, [r2, #4]
 8015f14:	ee37 7aa6 	vadd.f32	s14, s15, s13
 8015f18:	3801      	subs	r0, #1
 8015f1a:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8015f1e:	ed82 7a00 	vstr	s14, [r2]
 8015f22:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8015f26:	edc2 7a01 	vstr	s15, [r2, #4]
 8015f2a:	e79c      	b.n	8015e66 <__kernel_rem_pio2f+0x3c6>
 8015f2c:	ed73 7a01 	vldmdb	r3!, {s15}
 8015f30:	edd3 6a01 	vldr	s13, [r3, #4]
 8015f34:	ee37 7aa6 	vadd.f32	s14, s15, s13
 8015f38:	3a01      	subs	r2, #1
 8015f3a:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8015f3e:	ed83 7a00 	vstr	s14, [r3]
 8015f42:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8015f46:	edc3 7a01 	vstr	s15, [r3, #4]
 8015f4a:	e78f      	b.n	8015e6c <__kernel_rem_pio2f+0x3cc>
 8015f4c:	ed33 7a01 	vldmdb	r3!, {s14}
 8015f50:	3c01      	subs	r4, #1
 8015f52:	ee77 7a87 	vadd.f32	s15, s15, s14
 8015f56:	e78f      	b.n	8015e78 <__kernel_rem_pio2f+0x3d8>
 8015f58:	eef1 6a66 	vneg.f32	s13, s13
 8015f5c:	eeb1 7a47 	vneg.f32	s14, s14
 8015f60:	edc7 6a00 	vstr	s13, [r7]
 8015f64:	ed87 7a01 	vstr	s14, [r7, #4]
 8015f68:	eef1 7a67 	vneg.f32	s15, s15
 8015f6c:	e790      	b.n	8015e90 <__kernel_rem_pio2f+0x3f0>
 8015f6e:	bf00      	nop

08015f70 <scalbnf>:
 8015f70:	ee10 3a10 	vmov	r3, s0
 8015f74:	f033 4200 	bics.w	r2, r3, #2147483648	@ 0x80000000
 8015f78:	d02b      	beq.n	8015fd2 <scalbnf+0x62>
 8015f7a:	f1b2 4fff 	cmp.w	r2, #2139095040	@ 0x7f800000
 8015f7e:	d302      	bcc.n	8015f86 <scalbnf+0x16>
 8015f80:	ee30 0a00 	vadd.f32	s0, s0, s0
 8015f84:	4770      	bx	lr
 8015f86:	f013 4fff 	tst.w	r3, #2139095040	@ 0x7f800000
 8015f8a:	d123      	bne.n	8015fd4 <scalbnf+0x64>
 8015f8c:	4b24      	ldr	r3, [pc, #144]	@ (8016020 <scalbnf+0xb0>)
 8015f8e:	eddf 7a25 	vldr	s15, [pc, #148]	@ 8016024 <scalbnf+0xb4>
 8015f92:	4298      	cmp	r0, r3
 8015f94:	ee20 0a27 	vmul.f32	s0, s0, s15
 8015f98:	db17      	blt.n	8015fca <scalbnf+0x5a>
 8015f9a:	ee10 3a10 	vmov	r3, s0
 8015f9e:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 8015fa2:	3a19      	subs	r2, #25
 8015fa4:	f24c 3150 	movw	r1, #50000	@ 0xc350
 8015fa8:	4288      	cmp	r0, r1
 8015faa:	dd15      	ble.n	8015fd8 <scalbnf+0x68>
 8015fac:	eddf 7a1e 	vldr	s15, [pc, #120]	@ 8016028 <scalbnf+0xb8>
 8015fb0:	eddf 6a1e 	vldr	s13, [pc, #120]	@ 801602c <scalbnf+0xbc>
 8015fb4:	ee10 3a10 	vmov	r3, s0
 8015fb8:	eeb0 7a67 	vmov.f32	s14, s15
 8015fbc:	2b00      	cmp	r3, #0
 8015fbe:	bfb8      	it	lt
 8015fc0:	eef0 7a66 	vmovlt.f32	s15, s13
 8015fc4:	ee27 0a87 	vmul.f32	s0, s15, s14
 8015fc8:	4770      	bx	lr
 8015fca:	eddf 7a19 	vldr	s15, [pc, #100]	@ 8016030 <scalbnf+0xc0>
 8015fce:	ee27 0a80 	vmul.f32	s0, s15, s0
 8015fd2:	4770      	bx	lr
 8015fd4:	0dd2      	lsrs	r2, r2, #23
 8015fd6:	e7e5      	b.n	8015fa4 <scalbnf+0x34>
 8015fd8:	4410      	add	r0, r2
 8015fda:	28fe      	cmp	r0, #254	@ 0xfe
 8015fdc:	dce6      	bgt.n	8015fac <scalbnf+0x3c>
 8015fde:	2800      	cmp	r0, #0
 8015fe0:	dd06      	ble.n	8015ff0 <scalbnf+0x80>
 8015fe2:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 8015fe6:	ea43 53c0 	orr.w	r3, r3, r0, lsl #23
 8015fea:	ee00 3a10 	vmov	s0, r3
 8015fee:	4770      	bx	lr
 8015ff0:	f110 0f16 	cmn.w	r0, #22
 8015ff4:	da09      	bge.n	801600a <scalbnf+0x9a>
 8015ff6:	eddf 7a0e 	vldr	s15, [pc, #56]	@ 8016030 <scalbnf+0xc0>
 8015ffa:	eddf 6a0e 	vldr	s13, [pc, #56]	@ 8016034 <scalbnf+0xc4>
 8015ffe:	ee10 3a10 	vmov	r3, s0
 8016002:	eeb0 7a67 	vmov.f32	s14, s15
 8016006:	2b00      	cmp	r3, #0
 8016008:	e7d9      	b.n	8015fbe <scalbnf+0x4e>
 801600a:	3019      	adds	r0, #25
 801600c:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 8016010:	ea43 53c0 	orr.w	r3, r3, r0, lsl #23
 8016014:	ed9f 0a08 	vldr	s0, [pc, #32]	@ 8016038 <scalbnf+0xc8>
 8016018:	ee07 3a90 	vmov	s15, r3
 801601c:	e7d7      	b.n	8015fce <scalbnf+0x5e>
 801601e:	bf00      	nop
 8016020:	ffff3cb0 	.word	0xffff3cb0
 8016024:	4c000000 	.word	0x4c000000
 8016028:	7149f2ca 	.word	0x7149f2ca
 801602c:	f149f2ca 	.word	0xf149f2ca
 8016030:	0da24260 	.word	0x0da24260
 8016034:	8da24260 	.word	0x8da24260
 8016038:	33000000 	.word	0x33000000

0801603c <floorf>:
 801603c:	ee10 3a10 	vmov	r3, s0
 8016040:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 8016044:	3a7f      	subs	r2, #127	@ 0x7f
 8016046:	2a16      	cmp	r2, #22
 8016048:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 801604c:	dc2b      	bgt.n	80160a6 <floorf+0x6a>
 801604e:	2a00      	cmp	r2, #0
 8016050:	da12      	bge.n	8016078 <floorf+0x3c>
 8016052:	eddf 7a19 	vldr	s15, [pc, #100]	@ 80160b8 <floorf+0x7c>
 8016056:	ee30 0a27 	vadd.f32	s0, s0, s15
 801605a:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 801605e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8016062:	dd06      	ble.n	8016072 <floorf+0x36>
 8016064:	2b00      	cmp	r3, #0
 8016066:	da24      	bge.n	80160b2 <floorf+0x76>
 8016068:	2900      	cmp	r1, #0
 801606a:	4b14      	ldr	r3, [pc, #80]	@ (80160bc <floorf+0x80>)
 801606c:	bf08      	it	eq
 801606e:	f04f 4300 	moveq.w	r3, #2147483648	@ 0x80000000
 8016072:	ee00 3a10 	vmov	s0, r3
 8016076:	4770      	bx	lr
 8016078:	4911      	ldr	r1, [pc, #68]	@ (80160c0 <floorf+0x84>)
 801607a:	4111      	asrs	r1, r2
 801607c:	420b      	tst	r3, r1
 801607e:	d0fa      	beq.n	8016076 <floorf+0x3a>
 8016080:	eddf 7a0d 	vldr	s15, [pc, #52]	@ 80160b8 <floorf+0x7c>
 8016084:	ee30 0a27 	vadd.f32	s0, s0, s15
 8016088:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 801608c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8016090:	ddef      	ble.n	8016072 <floorf+0x36>
 8016092:	2b00      	cmp	r3, #0
 8016094:	bfbe      	ittt	lt
 8016096:	f44f 0000 	movlt.w	r0, #8388608	@ 0x800000
 801609a:	fa40 f202 	asrlt.w	r2, r0, r2
 801609e:	189b      	addlt	r3, r3, r2
 80160a0:	ea23 0301 	bic.w	r3, r3, r1
 80160a4:	e7e5      	b.n	8016072 <floorf+0x36>
 80160a6:	f1b1 4fff 	cmp.w	r1, #2139095040	@ 0x7f800000
 80160aa:	d3e4      	bcc.n	8016076 <floorf+0x3a>
 80160ac:	ee30 0a00 	vadd.f32	s0, s0, s0
 80160b0:	4770      	bx	lr
 80160b2:	2300      	movs	r3, #0
 80160b4:	e7dd      	b.n	8016072 <floorf+0x36>
 80160b6:	bf00      	nop
 80160b8:	7149f2ca 	.word	0x7149f2ca
 80160bc:	bf800000 	.word	0xbf800000
 80160c0:	007fffff 	.word	0x007fffff

080160c4 <_init>:
 80160c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80160c6:	bf00      	nop
 80160c8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80160ca:	bc08      	pop	{r3}
 80160cc:	469e      	mov	lr, r3
 80160ce:	4770      	bx	lr

080160d0 <_fini>:
 80160d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80160d2:	bf00      	nop
 80160d4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80160d6:	bc08      	pop	{r3}
 80160d8:	469e      	mov	lr, r3
 80160da:	4770      	bx	lr
