5 c 1 * 0
8 /Users/trevorw/projects/covered/diags/verilog -t main -vcd bassign2.vcd -o bassign2.cdd -v bassign2.v -D DUMP
3 0 $root "$root" NA 0 0 1
3 0 main "main" bassign2.v 1 20 1
2 1 5 8000c 1 3d 5002 0 0 1 26 2 $u0
1 a 3 83000b 1 0 31 0 32 25 aa aa aa aa aa aa aa aa
1 b 3 83000e 1 0 31 0 32 25 2aa aa aa aa aa aa aa aa
4 1 1 0 0
3 1 main.$u0 "main.$u0" bassign2.v 0 9 1
2 2 6 80008 1 0 1008 0 0 32 52 1 0 0 0 0 0 0 0
2 3 6 10001 0 1 1400 0 0 32 9 a
2 4 6 10008 1 37 1a 2 3
2 5 7 f000f 1 0 1004 0 0 32 48 0 0 0 0 0 0 0 0
2 6 7 80008 0 1 1400 0 0 32 9 b
2 7 7 8000f 1 37 16 5 6
2 8 8 80008 1 0 1008 0 0 32 52 1 0 0 0 0 0 0 0
2 9 8 30003 1 1 1408 0 0 32 9 a
2 10 8 10004 0 23 1410 0 9 1 9 b
2 11 8 10008 1 37 1a 8 10
4 11 0 0 0
4 7 0 11 11
4 4 11 7 7
3 1 main.$u1 "main.$u1" bassign2.v 0 18 1
