<oai_dc:dc xmlns:oai_dc="http://www.openarchives.org/OAI/2.0/oai_dc/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:schemaLocation="http://www.openarchives.org/OAI/2.0/oai_dc/ http://www.openarchives.org/OAI/2.0/oai_dc.xsd"><identifier>ir-10054-208</identifier><datestamp>2013-11-28T06:42:31Z</datestamp><dc:title>Dual-bit/cell SONOS flash EEPROMs: impact of channel engineering on programming speed and bit coupling effect</dc:title><dc:creator>DATTA, A</dc:creator><dc:creator>BHARATH KUMAR, P</dc:creator><dc:creator>MAHAPATRA, S</dc:creator><dc:subject>cellular arrays</dc:subject><dc:subject>nonvolatile storage</dc:subject><dc:subject>optimization</dc:subject><dc:subject>semiconductor storage</dc:subject><dc:description>Programming performance of dual-bit silicon-oxide-nitride-oxide-silicon memories is studied on cells fabricated using different channel engineering schemes. Both halo and compensation implants are shown to impact the programming speed, bit coupling, and read disturb, and can be suitably adjusted to optimize the cell operation. The doping dependence of bit coupling and the programming speed are verified using well-calibrated 2-D device simulations.</dc:description><dc:publisher>IEEE</dc:publisher><dc:date>2008-12-01T04:56:28Z</dc:date><dc:date>2011-11-25T16:12:17Z</dc:date><dc:date>2011-12-26T13:05:20Z</dc:date><dc:date>2011-12-27T05:51:48Z</dc:date><dc:date>2008-12-01T04:56:28Z</dc:date><dc:date>2011-11-25T16:12:17Z</dc:date><dc:date>2011-12-26T13:05:20Z</dc:date><dc:date>2011-12-27T05:51:48Z</dc:date><dc:date>2007</dc:date><dc:type>Article</dc:type><dc:identifier>IEEE Electron Device Letters 28(7), 446-48</dc:identifier><dc:identifier>0741-3106</dc:identifier><dc:identifier>http://dx.doi.org/10.1109/LED.2007.895406</dc:identifier><dc:identifier>http://hdl.handle.net/10054/208</dc:identifier><dc:identifier>http://dspace.library.iitb.ac.in/xmlui/handle/10054/208</dc:identifier><dc:language>en_US</dc:language></oai_dc:dc>