git clone --depth 1 --no-tags https://github.com/jackie840129/ICD_final.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/60422748
git clone --depth 1 --no-tags https://github.com/estejairo/osciloscope.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/59971603
git clone --depth 1 --no-tags https://github.com/roule-marcel/mcu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/60163946
git clone --depth 1 --no-tags https://github.com/nguyenhhce/LV_Blast.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/61282924
git clone --depth 1 --no-tags https://github.com/rickmarva/proy_2_12_sem_1_2016.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/57981765
git clone --depth 1 --no-tags https://github.com/mlzxy/vRBM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/58032941
git clone --depth 1 --no-tags https://github.com/Aaron-Zhao123/online_mult_ver_two.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/57292357
git clone --depth 1 --no-tags https://github.com/danielcanessa/MicroprocesadorVectorial.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/66184703
git clone --depth 1 --no-tags https://github.com/jaalbava/Controlador-VGA-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/66161597
git clone --depth 1 --no-tags https://github.com/Abrahamon/VGAcontroller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/67147534
git clone --depth 1 --no-tags https://github.com/AHEADer/ver_pro.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/67015301
git clone --depth 1 --no-tags https://github.com/thefinnomenon/trafficLight.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/66875402
git clone --depth 1 --no-tags https://github.com/erkanCil/DE0_NaNoSoC_Kit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/66542300
git clone --depth 1 --no-tags https://github.com/yzh119/CPU_project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/65710519
git clone --depth 1 --no-tags https://github.com/danidim13/tarea-3-estructuras.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/62788075
git clone --depth 1 --no-tags https://github.com/smmsadrnezh/dsd_project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/59811754
git clone --depth 1 --no-tags https://github.com/try-skycn/SJTU-MS108-toy_cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/67792228
git clone --depth 1 --no-tags https://github.com/Kleju124/Project-HDL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/61759921
git clone --depth 1 --no-tags https://github.com/GrahamWhyte/CPEN-311-Lab1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/58674098
git clone --depth 1 --no-tags https://github.com/garlapatirahul/AWGN.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/61054770
git clone --depth 1 --no-tags https://github.com/koalabearguo/udp_ip.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/58984609
git clone --depth 1 --no-tags https://github.com/joaquingonz7/verilogProject.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/59617971
git clone --depth 1 --no-tags https://github.com/katsos/my-verilog-projects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/59744198
git clone --depth 1 --no-tags https://github.com/MuzammilKhan/FPGAGAME.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/60012838
git clone --depth 1 --no-tags https://github.com/Twinkle0613/PWM_generator_Quartus_II.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/60498328
git clone --depth 1 --no-tags https://github.com/ocxtal/ledblinker.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/60364012
git clone --depth 1 --no-tags https://github.com/zweed4u/Hardware-Description-Language.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/66677369
git clone --depth 1 --no-tags https://github.com/mtikekar/verilog-config.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/63295931
git clone --depth 1 --no-tags https://github.com/santa233/AWGN_IP.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/64807859
git clone --depth 1 --no-tags https://github.com/guopan/CCDL_FPGA_ADQ214.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/64732163
git clone --depth 1 --no-tags https://github.com/danlm/CSE320_Sources.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/67488393
git clone --depth 1 --no-tags https://github.com/hgorjiara/cal.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/67376990
git clone --depth 1 --no-tags https://github.com/sukruthivempati/NIOSII.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/65338135
git clone --depth 1 --no-tags https://github.com/sarin20/tarasic_verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/67041618
git clone --depth 1 --no-tags https://github.com/CristianJuan/ICOM4215CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/63096110
git clone --depth 1 --no-tags https://github.com/qu1j0t3/verilog-navabi.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/63117308
git clone --depth 1 --no-tags https://github.com/JamesWP/UNI-Y3-System-on-chip.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/64396734
git clone --depth 1 --no-tags https://github.com/zengfu/Graduation-project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/58978651
git clone --depth 1 --no-tags https://github.com/Taku78U/FIFO_without_elm_cnt.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/58819550
git clone --depth 1 --no-tags https://github.com/Aaron-Zhao123/online_div_ver_two.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/57295078
git clone --depth 1 --no-tags https://github.com/kunhuahuang/KH32.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/57307016
git clone --depth 1 --no-tags https://github.com/Taylorp913/HtdwrTrjnFPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/57401124
git clone --depth 1 --no-tags https://github.com/mengcz13/Double_eye_dist.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/59079741
git clone --depth 1 --no-tags https://github.com/Jeffffffff81/L1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/58780316
git clone --depth 1 --no-tags https://github.com/kevchentw/COLAB3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/58747816
git clone --depth 1 --no-tags https://github.com/Dwade3/MMU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/58979324
git clone --depth 1 --no-tags https://github.com/Pehesi97/cefet-laoc2-tomasulo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/59270080
git clone --depth 1 --no-tags https://github.com/willtuna/Lab04_2nd.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/59588455
git clone --depth 1 --no-tags https://github.com/Chun-Feng/2R1W-Memory-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/60002622
git clone --depth 1 --no-tags https://github.com/DSDL2016/project2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/58628404
git clone --depth 1 --no-tags https://github.com/dsantamaria1/lab2_Verification.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/58407847
git clone --depth 1 --no-tags https://github.com/bgenidy/Intro-to-FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/59859203
git clone --depth 1 --no-tags https://github.com/aldemirenes/Basic-Computer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/62592079
git clone --depth 1 --no-tags https://github.com/furkanmumcu/Extended-MIPS-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/60709354
git clone --depth 1 --no-tags https://github.com/glocka/Bubblesort-vs-Quicksort.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/62640677
git clone --depth 1 --no-tags https://github.com/DingjZhang/Single-Cycle-MIPS-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/58022351
git clone --depth 1 --no-tags https://github.com/WayneZhenLi/Microprocessor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/57429494
git clone --depth 1 --no-tags https://github.com/lianglee/DLD.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/57399341
git clone --depth 1 --no-tags https://github.com/Furtini/entrega2-processadormulticiclo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/58317182
git clone --depth 1 --no-tags https://github.com/xanatower/RPN_Calculator_DE1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/60149918
git clone --depth 1 --no-tags https://github.com/MartinBR95/-Controlador-e-interfaz-en-FPGA-para-RTC-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/64491537
git clone --depth 1 --no-tags https://github.com/zdfmessi/fpga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/64634520
git clone --depth 1 --no-tags https://github.com/patrickzhan/codingground.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/64670337
git clone --depth 1 --no-tags https://github.com/pichu0528/Finite_State_Machine_Circuit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/67373600
git clone --depth 1 --no-tags https://github.com/johnpisces2/GCD-by-MIPS-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/63693545
git clone --depth 1 --no-tags https://github.com/ProyectosElectronica/ControladorVGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/67104579
git clone --depth 1 --no-tags https://github.com/bzl3/ece4750-tut4-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/66738624
git clone --depth 1 --no-tags https://github.com/jaem/mmr.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/65049972
git clone --depth 1 --no-tags https://github.com/jeronimonunes/mips.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/67379787
git clone --depth 1 --no-tags https://github.com/hemanthtulimilli/FPGA-RoadRash.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/65065444
git clone --depth 1 --no-tags https://github.com/hzfGuardian/MipsPipelineCPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/59442860
git clone --depth 1 --no-tags https://github.com/terrabite3/NiosDemo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/59331919
git clone --depth 1 --no-tags https://github.com/spersvold/minimig-de0_cv.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/59345452
git clone --depth 1 --no-tags https://github.com/0xff07/CO-HW3-MIPS-Pipline.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/60631566
git clone --depth 1 --no-tags https://github.com/d0ublemur/TravisCollab-FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/66695690
git clone --depth 1 --no-tags https://github.com/lleon95/proy_2_grupo_7_II_2016.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/66955108
git clone --depth 1 --no-tags https://github.com/oskrd/BulldozerCPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/67073362
git clone --depth 1 --no-tags https://github.com/pichu0528/SHA1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/67320040
git clone --depth 1 --no-tags https://github.com/firedom/combin-for-FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/66948130
git clone --depth 1 --no-tags https://github.com/AXhing-LLW/MotionDetection_HDL-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/66961209
git clone --depth 1 --no-tags https://github.com/naveenvignesh/arb_diff_style.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/63561568
git clone --depth 1 --no-tags https://github.com/Alina-L/FPGA_SS_2016.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/62123716
git clone --depth 1 --no-tags https://github.com/expiron/MusicCalculator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/62110866
git clone --depth 1 --no-tags https://github.com/ssk1328/float16-fpga-mapping.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/62655617
git clone --depth 1 --no-tags https://github.com/ChoretLonger/basys3_graphic.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/57443303
git clone --depth 1 --no-tags https://github.com/Marcoslz22/Tercer_Proyecto.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/58025743
git clone --depth 1 --no-tags https://github.com/lunt7/DigitalArithmetic.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/57859180
git clone --depth 1 --no-tags https://github.com/yun-cloud/DLD-lab4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/58639875
git clone --depth 1 --no-tags https://github.com/scheah/cse240b.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/58607229
git clone --depth 1 --no-tags https://github.com/Alberto-Castro/proy_2_grupo_7_sem_1_2016.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/57407211
git clone --depth 1 --no-tags https://github.com/hku-casr/atom-droplet.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/57329658
git clone --depth 1 --no-tags https://github.com/konopoly/pipeline_datapath_5stages.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/57329788
git clone --depth 1 --no-tags https://github.com/DingjZhang/Multi-Cycle-MIPS-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/58318786
git clone --depth 1 --no-tags https://github.com/blitz79/Nexys4DDR_Verilog_Vivado.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/57433975
git clone --depth 1 --no-tags https://github.com/mclin0921/ECE-241.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/59571634
git clone --depth 1 --no-tags https://github.com/Raimmaster/Breakout-FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/61216475
git clone --depth 1 --no-tags https://github.com/ThadeuFerreira/Bluespec_Counter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/60376663
git clone --depth 1 --no-tags https://github.com/Jet8225/ICOM4215_processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/60419791
git clone --depth 1 --no-tags https://github.com/hoangthinh2016/MIPS-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/58016524
git clone --depth 1 --no-tags https://github.com/Jpereyra316/359Project2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/58224973
