<!-- MHonArc v2.4.3 -->
<!--X-Subject: Re:FPGAs and Heat (Re: Paranoid Musings) -->
<!--X-From-R13: wvz oryy <wvzoryyNcnpvsvre.pbz> -->
<!--X-Date: Thu, 1 Aug 1996 03:49:27 +0800 -->
<!--X-Message-Id: 199607311609.JAA16248@mail.pacifier.com -->
<!--X-Content-Type: text/plain -->
<!--X-Head-End-->
<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML//EN">
<HTML>
<HEAD>
<TITLE>Re:FPGAs and Heat (Re: Paranoid Musings)</TITLE>
<LINK REV="made" HREF="mailto:jimbell@pacifier.com">
</HEAD>
<BODY>
<!--X-Body-Begin-->
<!--X-User-Header-->
<!--X-User-Header-End-->
<!--X-TopPNI-->
<HR>
[<A HREF="msg02774.html">Date Prev</A>][<A HREF="msg02790.html">Date Next</A>][<A HREF="msg02754.html">Thread Prev</A>][<A HREF="msg02806.html">Thread Next</A>][<A HREF="index.html#02776">Date Index</A>][<A HREF="threads.html#02776">Thread Index</A>]
<!--X-TopPNI-End-->
<!--X-MsgBody-->
<!--X-Subject-Header-Begin-->
<H1>Re:FPGAs and Heat (Re: Paranoid Musings)</H1>
<HR>
<!--X-Subject-Header-End-->
<!--X-Head-of-Message-->
<UL>
<LI><em>To</em>: <A HREF="mailto:mccoy@communities.com">mccoy@communities.com</A> (Jim McCoy), <A HREF="mailto:cypherpunks@toad.com">cypherpunks@toad.com</A></LI>
<LI><em>Subject</em>: Re:FPGAs and Heat (Re: Paranoid Musings)</LI>
<LI><em>From</em>: jim bell &lt;<A HREF="mailto:jimbell@pacifier.com">jimbell@pacifier.com</A>&gt;</LI>
<LI><em>Date</em>: Wed, 31 Jul 1996 09:07:41 -0800</LI>
<LI><em>Cc</em>: <A HREF="mailto:tcmay@got.net">tcmay@got.net</A></LI>
<LI><em>Sender</em>: <A HREF="mailto:owner%2Dcypherpunks@toad.com">owner-cypherpunks@toad.com</A></LI>
</UL>
<!--X-Head-of-Message-End-->
<!--X-Head-Body-Sep-Begin-->
<HR>
<!--X-Head-Body-Sep-End-->
<!--X-Body-of-Message-->
<PRE>
At 02:14 AM 7/31/96 -0800, Jim McCoy wrote:

&gt;The interconnection problem has also been solved in this chip series. [A
&gt;long-standing problem with FPGAs is that there were generally a limited
&gt;amount of "wires" running between the logic elements and thus a lot of cells
&gt;were wasted because there were no interconnections left, I/O to the outside
&gt;world was also a problem.]  The chip has a really cool interconnection method
&gt;which allows a much more efficient use of the chip real estate and which
&gt;makes the entire chip directly addresable (like regular RAM) through an
&gt;on-chip interface module.  Given the relatively compact design in Ian and
&gt;Dave's paper and the new chips one might even fit two or four cracking
&gt;engines on a single FPGA.

However, I think it very unlikely that an organization like the NSA would 
bother with an FPGA to do a cracking engine.  FPGA's have substantial 
limitations, as you alluded to above, due to the need to make them "general 
purpose."  A non-field programmable Gate Array, a hard-wired chip, would 
tend to optimize the interconnections on chip including minimizing the 
delays, but not incur the full-custom costs such as the penalty for low volume.

Jim Bell
jimbell@pacifier.com

</PRE>

<!--X-Body-of-Message-End-->
<!--X-MsgBody-End-->
<!--X-Follow-Ups-->
<HR>
<!--X-Follow-Ups-End-->
<!--X-References-->
<!--X-References-End-->
<!--X-BotPNI-->
<UL>
<LI>Prev by Date:
<STRONG><A HREF="msg02774.html">re:WaPo on Crypto-Genie Terrorism</A></STRONG>
</LI>
<LI>Next by Date:
<STRONG><A HREF="msg02790.html">If you have Fortezza experience</A></STRONG>
</LI>
<LI>Prev by thread:
<STRONG><A HREF="msg02754.html">Re:FPGAs and Heat (Re: Paranoid Musings)</A></STRONG>
</LI>
<LI>Next by thread:
<STRONG><A HREF="msg02806.html">Re: FPGAs and Heat (Re: Paranoid Musings)</A></STRONG>
</LI>
<LI>Index(es):
<UL>
<LI><A HREF="index.html#02776"><STRONG>Date</STRONG></A></LI>
<LI><A HREF="threads.html#02776"><STRONG>Thread</STRONG></A></LI>
</UL>
</LI>
</UL>

<!--X-BotPNI-End-->
<!--X-User-Footer-->
<!--X-User-Footer-End-->
</BODY>
</HTML>
