<?xml version="1.0"?>
<Runs Version="1" Minor="0">
	<Run Id="converter_blk_mem_gen_0_0_synth_1" LaunchDir="C:/Users/lsneler/Desktop/Repo/JPEG_conv/raw2jpeg/raw2jpeg.runs/converter_blk_mem_gen_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="converter_quant_0_0_synth_1" LaunchDir="C:/Users/lsneler/Desktop/Repo/JPEG_conv/raw2jpeg/raw2jpeg.runs/converter_quant_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="converter_blk_mem_gen_1_1_synth_1" LaunchDir="C:/Users/lsneler/Desktop/Repo/JPEG_conv/raw2jpeg/raw2jpeg.runs/converter_blk_mem_gen_1_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="converter_DCT_2D_0_0_synth_1" LaunchDir="C:/Users/lsneler/Desktop/Repo/JPEG_conv/raw2jpeg/raw2jpeg.runs/converter_DCT_2D_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="converter_val_holder_0_1_synth_1" LaunchDir="C:/Users/lsneler/Desktop/Repo/JPEG_conv/raw2jpeg/raw2jpeg.runs/converter_val_holder_0_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="converter_controller_0_0_synth_1" LaunchDir="C:/Users/lsneler/Desktop/Repo/JPEG_conv/raw2jpeg/raw2jpeg.runs/converter_controller_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="synth_1" LaunchDir="C:/Users/lsneler/Desktop/Repo/JPEG_conv/raw2jpeg/raw2jpeg.runs/synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado">
		<Parent Id="converter_blk_mem_gen_0_0_synth_1"/>
		<Parent Id="converter_quant_0_0_synth_1"/>
		<Parent Id="converter_blk_mem_gen_1_1_synth_1"/>
		<Parent Id="converter_DCT_2D_0_0_synth_1"/>
		<Parent Id="converter_val_holder_0_1_synth_1"/>
		<Parent Id="converter_controller_0_0_synth_1"/>
	</Run>
	<Run Id="impl_1" LaunchDir="C:/Users/lsneler/Desktop/Repo/JPEG_conv/raw2jpeg/raw2jpeg.runs/impl_1" FlowId="Vivado_Implementation" FromStepId="init_design" ToStepId="write_bitstream">
		<Parent Id="synth_1"/>
		<Parent Id="converter_blk_mem_gen_0_0_synth_1"/>
		<Parent Id="converter_quant_0_0_synth_1"/>
		<Parent Id="converter_blk_mem_gen_1_1_synth_1"/>
		<Parent Id="converter_DCT_2D_0_0_synth_1"/>
		<Parent Id="converter_val_holder_0_1_synth_1"/>
		<Parent Id="converter_controller_0_0_synth_1"/>
	</Run>
</Runs>

