Running: fuse.exe -relaunch -intstyle "ise" -incremental -o "D:/GitHub/VHDL_Modules/EEPROM/MC_25LC640A/tbench_EEPROM_test_isim_beh.exe" -prj "D:/GitHub/VHDL_Modules/EEPROM/MC_25LC640A/tbench_EEPROM_test_beh.prj" "work.tbench_EEPROM_test" 
ISim P.28xd (signature 0xa0883be4)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Parsing VHDL file "D:/GitHub/VHDL_Modules/EEPROM/MC_25LC640A/../../SPI/Library/SPI/SPI_MASTER_TX.vhd" into library SPI
Parsing VHDL file "D:/GitHub/VHDL_Modules/EEPROM/MC_25LC640A/../../SPI/Library/SPI/SPI_MASTER_RX.vhd" into library SPI
Parsing VHDL file "D:/GitHub/VHDL_Modules/EEPROM/MC_25LC640A/../../SPI/Library/SPI/SCLK_CE_GEN.vhd" into library SPI
Parsing VHDL file "D:/GitHub/VHDL_Modules/EEPROM/MC_25LC640A/../../SPI/Library/SPI/mod_m_counter.vhd" into library SPI
Parsing VHDL file "D:/GitHub/VHDL_Modules/EEPROM/MC_25LC640A/../../SPI/Library/SPI/FIFO.vhd" into library SPI
Parsing VHDL file "D:/GitHub/VHDL_Modules/EEPROM/MC_25LC640A/../../UART/UART_Library/UART_TX.vhd" into library UART_Library
Parsing VHDL file "D:/GitHub/VHDL_Modules/EEPROM/MC_25LC640A/../../UART/UART_Library/UART_RX.vhd" into library UART_Library
Parsing VHDL file "D:/GitHub/VHDL_Modules/EEPROM/MC_25LC640A/../../UART/UART_Library/mod_m_counter.vhd" into library UART_Library
Parsing VHDL file "D:/GitHub/VHDL_Modules/EEPROM/MC_25LC640A/../../UART/UART_Library/FIFO.vhd" into library UART_Library
Parsing VHDL file "D:/GitHub/VHDL_Modules/EEPROM/MC_25LC640A/../../SPI/Library/SPI/SPI_MASTER_MODULE.vhd" into library SPI
Parsing VHDL file "D:/GitHub/VHDL_Modules/EEPROM/MC_25LC640A/../MC_25LC640A_Library/MC_25LC640A_TYPES.vhd" into library MC_25LC640A_Library
Parsing VHDL file "D:/GitHub/VHDL_Modules/EEPROM/MC_25LC640A/../../UART/UART_Library/UART.vhd" into library UART_Library
Parsing VHDL file "D:/GitHub/VHDL_Modules/EEPROM/MC_25LC640A/../MC_25LC640A_Library/MC_25LC640A_CONTROLLER.vhd" into library MC_25LC640A_Library
Parsing VHDL file "D:/GitHub/VHDL_Modules/EEPROM/MC_25LC640A/MC_25LC640A_Test.vhd" into library work
Parsing VHDL file "D:/GitHub/VHDL_Modules/EEPROM/MC_25LC640A/tbench_EEPROM_test.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package mc_25lc640a_types
Compiling package numeric_std
Compiling architecture behavioral of entity mod_m_counter_v2 [\mod_m_counter_v2(5,17)\]
Compiling architecture behavioral of entity UART_RX [\UART_RX(8,16)\]
Compiling architecture behavioral of entity FIFO_VER_2 [\FIFO_VER_2(8,2)\]
Compiling architecture behavioral of entity UART_TX [\UART_TX(8,16)\]
Compiling architecture behavioral of entity UART_VER_2 [\UART_VER_2(8,16,17,5,2)\]
Compiling architecture behavioral of entity SCLK_CE_GEN [\SCLK_CE_GEN(4,10,'0',8)\]
Compiling architecture behavioral of entity SPI_MASTER_TX [\SPI_MASTER_TX(8,'0','0')\]
Compiling architecture behavioral of entity FIFO [\FIFO(8,2)\]
Compiling architecture behavioral of entity SPI_MASTER_RX [\SPI_MASTER_RX(8,'0','0')\]
Compiling architecture behavioral of entity SPI_MASTER_MODULE [\SPI_MASTER_MODULE('0','0',8,1,1...]
Compiling architecture behavioral of entity MC_25LC640A_CONTROLLER [mc_25lc640a_controller_default]
Compiling architecture behavioral of entity mod_m_counter [\mod_m_counter(2,2)\]
Compiling architecture behavioral of entity MC_25LC640A_Test [mc_25lc640a_test_default]
Compiling architecture behavior of entity tbench_eeprom_test
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 31 VHDL Units
Built simulation executable D:/GitHub/VHDL_Modules/EEPROM/MC_25LC640A/tbench_EEPROM_test_isim_beh.exe
Fuse Memory Usage: 39388 KB
Fuse CPU Usage: 1014 ms
