

================================================================
== Vitis HLS Report for 'compute_output_buffer_2d_array_array_ap_fixed_8_2_5_3_0_16u_config6_s'
================================================================
* Date:           Wed May 21 19:43:23 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        myproject_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: kintexu
* Target device:  xcku035-fbva676-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  4.019 ns|     0.62 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |        2|      149|  10.000 ns|  0.745 us|    2|  149|       no|
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +--------------------------------------------------------------------------------+---------------------------------------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------+
        |                                                                                |                                                                     |  Latency (cycles) |  Latency (absolute) |  Interval |                 Pipeline                 |
        |                                    Instance                                    |                                Module                               |   min   |   max   |    min   |    max   | min | max |                   Type                   |
        +--------------------------------------------------------------------------------+---------------------------------------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------+
        |call_ln286_shift_line_buffer_array_ap_fixed_8_2_5_3_0_8u_config6_s_fu_303       |shift_line_buffer_array_ap_fixed_8_2_5_3_0_8u_config6_s              |        0|        0|      0 ns|      0 ns|    1|    1|                                       yes|
        |grp_dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config6_mult_s_fu_499  |dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config6_mult_s  |      145|      146|  0.725 us|  0.730 us|  144|  144|  loop rewind stp(delay=0 clock cycles(s))|
        +--------------------------------------------------------------------------------+---------------------------------------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     350|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        4|     0|    1516|    4514|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      76|    -|
|Register         |        -|     -|     839|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        4|     0|    2355|    4940|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     1080|  1700|  406256|  203128|    0|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |       ~0|     0|      ~0|       2|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------------------------------------------------------+---------------------------------------------------------------------+---------+----+------+------+-----+
    |                                    Instance                                    |                                Module                               | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +--------------------------------------------------------------------------------+---------------------------------------------------------------------+---------+----+------+------+-----+
    |grp_dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config6_mult_s_fu_499  |dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config6_mult_s  |        4|   0|  1515|  4066|    0|
    |call_ln286_shift_line_buffer_array_ap_fixed_8_2_5_3_0_8u_config6_s_fu_303       |shift_line_buffer_array_ap_fixed_8_2_5_3_0_8u_config6_s              |        0|   0|     1|   448|    0|
    +--------------------------------------------------------------------------------+---------------------------------------------------------------------+---------+----+------+------+-----+
    |Total                                                                           |                                                                     |        4|   0|  1516|  4514|    0|
    +--------------------------------------------------------------------------------+---------------------------------------------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------------+----------+----+---+----+------------+------------+
    |          Variable Name         | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------+----------+----+---+----+------------+------------+
    |add_ln313_fu_808_p2             |         +|   0|  0|  39|          32|           1|
    |add_ln317_fu_855_p2             |         +|   0|  0|  39|          32|           1|
    |add_ln323_fu_872_p2             |         +|   0|  0|  39|          32|           1|
    |add_ln328_fu_825_p2             |         +|   0|  0|  39|          32|           1|
    |and_ln289_1_fu_717_p2           |       and|   0|  0|   2|           1|           1|
    |and_ln289_fu_711_p2             |       and|   0|  0|   2|           1|           1|
    |ap_block_state4                 |       and|   0|  0|   2|           1|           1|
    |ap_condition_483                |       and|   0|  0|   2|           1|           1|
    |ap_condition_917                |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op48_write_state4  |       and|   0|  0|   2|           1|           1|
    |grp_fu_651_p2                   |      icmp|   0|  0|  20|          32|           2|
    |icmp_ln289_7_fu_689_p2          |      icmp|   0|  0|  19|          31|           1|
    |icmp_ln289_8_fu_705_p2          |      icmp|   0|  0|  19|          31|           1|
    |icmp_ln289_fu_660_p2            |      icmp|   0|  0|  20|          32|           2|
    |icmp_ln313_fu_813_p2            |      icmp|   0|  0|  20|          32|           4|
    |icmp_ln317_fu_860_p2            |      icmp|   0|  0|  20|          32|           4|
    |select_ln323_fu_877_p3          |    select|   0|  0|  32|           1|           2|
    |select_ln328_fu_830_p3          |    select|   0|  0|  32|           1|           2|
    +--------------------------------+----------+----+---+----+------------+------------+
    |Total                           |          |   0|  0| 350|         326|          28|
    +--------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------+----+-----------+-----+-----------+
    |                 Name                | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                            |  26|          5|    1|          5|
    |ap_phi_mux_storemerge_phi_fu_296_p4  |  14|          3|   32|         96|
    |layer6_out_blk_n                     |   9|          2|    1|          2|
    |pX_3                                 |   9|          2|   32|         64|
    |pY_3                                 |   9|          2|   32|         64|
    |sX_3                                 |   9|          2|   32|         64|
    +-------------------------------------+----+-----------+-----+-----------+
    |Total                                |  76|         16|  130|        295|
    +-------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                             Name                                            | FF | LUT| Bits| Const Bits|
    +---------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |and_ln289_1_reg_915                                                                          |   1|   0|    1|          0|
    |ap_CS_fsm                                                                                    |   4|   0|    4|          0|
    |grp_dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config6_mult_s_fu_499_ap_start_reg  |   1|   0|    1|          0|
    |icmp_ln289_reg_901                                                                           |   1|   0|    1|          0|
    |pX_3                                                                                         |  32|   0|   32|          0|
    |pY_3                                                                                         |  32|   0|   32|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a            |   8|   0|    8|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_1          |   8|   0|    8|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_10         |   8|   0|    8|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_11         |   8|   0|    8|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_12         |   8|   0|    8|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_13         |   8|   0|    8|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_14         |   8|   0|    8|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_15         |   8|   0|    8|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_16         |   8|   0|    8|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_17         |   8|   0|    8|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_18         |   8|   0|    8|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_19         |   8|   0|    8|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_2          |   8|   0|    8|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_20         |   8|   0|    8|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_21         |   8|   0|    8|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_22         |   8|   0|    8|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_23         |   8|   0|    8|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_24         |   8|   0|    8|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_25         |   8|   0|    8|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_26         |   8|   0|    8|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_27         |   8|   0|    8|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_28         |   8|   0|    8|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_29         |   8|   0|    8|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_3          |   8|   0|    8|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_30         |   8|   0|    8|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_31         |   8|   0|    8|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_32         |   8|   0|    8|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_33         |   8|   0|    8|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_34         |   8|   0|    8|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_35         |   8|   0|    8|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_36         |   8|   0|    8|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_37         |   8|   0|    8|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_38         |   8|   0|    8|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_39         |   8|   0|    8|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_4          |   8|   0|    8|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_40         |   8|   0|    8|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_41         |   8|   0|    8|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_42         |   8|   0|    8|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_43         |   8|   0|    8|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_44         |   8|   0|    8|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_45         |   8|   0|    8|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_46         |   8|   0|    8|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_47         |   8|   0|    8|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_48         |   8|   0|    8|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_49         |   8|   0|    8|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_5          |   8|   0|    8|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_50         |   8|   0|    8|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_51         |   8|   0|    8|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_52         |   8|   0|    8|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_53         |   8|   0|    8|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_54         |   8|   0|    8|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_55         |   8|   0|    8|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_56         |   8|   0|    8|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_57         |   8|   0|    8|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_58         |   8|   0|    8|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_59         |   8|   0|    8|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_6          |   8|   0|    8|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_60         |   8|   0|    8|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_61         |   8|   0|    8|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_7          |   8|   0|    8|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_8          |   8|   0|    8|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_9          |   8|   0|    8|          0|
    |res_out_V_60_reg_969                                                                         |   8|   0|    8|          0|
    |res_out_V_61_reg_974                                                                         |   8|   0|    8|          0|
    |res_out_V_62_reg_979                                                                         |   8|   0|    8|          0|
    |res_out_V_63_reg_984                                                                         |   8|   0|    8|          0|
    |res_out_V_64_reg_989                                                                         |   8|   0|    8|          0|
    |res_out_V_65_reg_994                                                                         |   8|   0|    8|          0|
    |res_out_V_66_reg_924                                                                         |   8|   0|    8|          0|
    |res_out_V_67_reg_929                                                                         |   8|   0|    8|          0|
    |res_out_V_68_reg_934                                                                         |   8|   0|    8|          0|
    |res_out_V_69_reg_939                                                                         |   8|   0|    8|          0|
    |res_out_V_70_reg_944                                                                         |   8|   0|    8|          0|
    |res_out_V_71_reg_949                                                                         |   8|   0|    8|          0|
    |res_out_V_72_reg_954                                                                         |   8|   0|    8|          0|
    |res_out_V_8_reg_959                                                                          |   8|   0|    8|          0|
    |res_out_V_9_reg_964                                                                          |   8|   0|    8|          0|
    |res_out_V_reg_919                                                                            |   8|   0|    8|          0|
    |sX_3                                                                                         |  32|   0|   32|          0|
    |sY_3                                                                                         |  32|   0|   32|          0|
    |void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig                    |   8|   0|    8|          0|
    |void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_1                  |   8|   0|    8|          0|
    |void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_2                  |   8|   0|    8|          0|
    |void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_3                  |   8|   0|    8|          0|
    |void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_4                  |   8|   0|    8|          0|
    |void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_5                  |   8|   0|    8|          0|
    |void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_6                  |   8|   0|    8|          0|
    |void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_7                  |   8|   0|    8|          0|
    |void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_8                  |   8|   0|    8|          0|
    |void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_9                  |   8|   0|    8|          0|
    +---------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                                        | 839|   0|  839|          0|
    +---------------------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+------------------------------------------------------------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |                              Source Object                             |    C Type    |
+---------------------------+-----+-----+------------+------------------------------------------------------------------------+--------------+
|ap_clk                     |   in|    1|  ap_ctrl_hs|  compute_output_buffer_2d<array,array<ap_fixed<8,2,5,3,0>,16u>,config6>|  return value|
|ap_rst                     |   in|    1|  ap_ctrl_hs|  compute_output_buffer_2d<array,array<ap_fixed<8,2,5,3,0>,16u>,config6>|  return value|
|ap_start                   |   in|    1|  ap_ctrl_hs|  compute_output_buffer_2d<array,array<ap_fixed<8,2,5,3,0>,16u>,config6>|  return value|
|ap_done                    |  out|    1|  ap_ctrl_hs|  compute_output_buffer_2d<array,array<ap_fixed<8,2,5,3,0>,16u>,config6>|  return value|
|ap_idle                    |  out|    1|  ap_ctrl_hs|  compute_output_buffer_2d<array,array<ap_fixed<8,2,5,3,0>,16u>,config6>|  return value|
|ap_ready                   |  out|    1|  ap_ctrl_hs|  compute_output_buffer_2d<array,array<ap_fixed<8,2,5,3,0>,16u>,config6>|  return value|
|p_read                     |   in|    8|     ap_none|                                                                  p_read|        scalar|
|p_read1                    |   in|    8|     ap_none|                                                                 p_read1|        scalar|
|p_read2                    |   in|    8|     ap_none|                                                                 p_read2|        scalar|
|p_read3                    |   in|    8|     ap_none|                                                                 p_read3|        scalar|
|p_read4                    |   in|    8|     ap_none|                                                                 p_read4|        scalar|
|p_read5                    |   in|    8|     ap_none|                                                                 p_read5|        scalar|
|p_read6                    |   in|    8|     ap_none|                                                                 p_read6|        scalar|
|p_read7                    |   in|    8|     ap_none|                                                                 p_read7|        scalar|
|layer6_out_din             |  out|  128|     ap_fifo|                                                              layer6_out|       pointer|
|layer6_out_num_data_valid  |   in|    8|     ap_fifo|                                                              layer6_out|       pointer|
|layer6_out_fifo_cap        |   in|    8|     ap_fifo|                                                              layer6_out|       pointer|
|layer6_out_full_n          |   in|    1|     ap_fifo|                                                              layer6_out|       pointer|
|layer6_out_write           |  out|    1|     ap_fifo|                                                              layer6_out|       pointer|
+---------------------------+-----+-----+------------+------------------------------------------------------------------------+--------------+

