

================================================================
== Vitis HLS Report for 'bnn'
================================================================
* Date:           Thu Dec 11 19:51:18 2025

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        bnn.comp
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+----------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline |
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type   |
    +---------+---------+----------+----------+--------+--------+----------+
    |   108784|   108784|  1.088 ms|  1.088 ms|  100352|  100352|  dataflow|
    +---------+---------+----------+----------+--------+--------+----------+

    + Detail: 
        * Instance: 
        +------------------------------+---------------------------+---------+---------+-----------+-----------+--------+--------+------------------------------------------------+
        |                              |                           |  Latency (cycles) |   Latency (absolute)  |     Interval    |                    Pipeline                    |
        |           Instance           |           Module          |   min   |   max   |    min    |    max    |   min  |   max  |                      Type                      |
        +------------------------------+---------------------------+---------+---------+-----------+-----------+--------+--------+------------------------------------------------+
        |entry_proc_U0                 |entry_proc                 |        0|        0|       0 ns|       0 ns|       0|       0|                                              no|
        |Block_entry_split_proc_U0     |Block_entry_split_proc     |        0|        0|       0 ns|       0 ns|       0|       0|                                              no|
        |Loop_VITIS_LOOP_32_1_proc_U0  |Loop_VITIS_LOOP_32_1_proc  |   100364|   100364|   1.004 ms|   1.004 ms|  100352|  100352|  loop auto-rewind stp(delay=10 clock cycles(s))|
        |Loop_VITIS_LOOP_39_2_proc_U0  |Loop_VITIS_LOOP_39_2_proc  |      131|      131|   1.310 us|   1.310 us|     128|     128|   loop auto-rewind stp(delay=0 clock cycles(s))|
        |Loop_VITIS_LOOP_42_3_proc_U0  |Loop_VITIS_LOOP_42_3_proc  |     8196|     8196|  81.960 us|  81.960 us|    8192|    8192|   loop auto-rewind stp(delay=3 clock cycles(s))|
        |Loop_VITIS_LOOP_48_4_proc_U0  |Loop_VITIS_LOOP_48_4_proc  |       66|       66|   0.660 us|   0.660 us|      64|      64|   loop auto-rewind stp(delay=0 clock cycles(s))|
        |Loop_VITIS_LOOP_51_5_proc_U0  |Loop_VITIS_LOOP_51_5_proc  |       23|       23|   0.230 us|   0.230 us|      10|      10|   loop auto-rewind stp(delay=0 clock cycles(s))|
        +------------------------------+---------------------------+---------+---------+-----------+-----------+--------+--------+------------------------------------------------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    276|    -|
|FIFO             |        -|    -|    6534|   4487|    -|
|Instance         |       19|    1|    5712|   5170|    -|
|Memory           |        2|    -|       2|      8|    0|
|Multiplexer      |        -|    -|       0|    603|    -|
|Register         |        -|    -|      67|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |       21|    1|   12315|  10544|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        7|   ~0|      11|     19|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------------+---------------------------+---------+----+------+------+-----+
    |           Instance           |           Module          | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +------------------------------+---------------------------+---------+----+------+------+-----+
    |Block_entry_split_proc_U0     |Block_entry_split_proc     |        0|   0|    65|    20|    0|
    |CTRL_s_axi_U                  |CTRL_s_axi                 |        0|   0|   176|   296|    0|
    |DATA_m_axi_U                  |DATA_m_axi                 |        2|   0|   849|   820|    0|
    |Loop_VITIS_LOOP_32_1_proc_U0  |Loop_VITIS_LOOP_32_1_proc  |       16|   1|   448|   428|    0|
    |Loop_VITIS_LOOP_39_2_proc_U0  |Loop_VITIS_LOOP_39_2_proc  |        0|   0|    28|    84|    0|
    |Loop_VITIS_LOOP_42_3_proc_U0  |Loop_VITIS_LOOP_42_3_proc  |        1|   0|   260|   354|    0|
    |Loop_VITIS_LOOP_48_4_proc_U0  |Loop_VITIS_LOOP_48_4_proc  |        0|   0|  2000|   671|    0|
    |Loop_VITIS_LOOP_51_5_proc_U0  |Loop_VITIS_LOOP_51_5_proc  |        0|   0|  1884|  2477|    0|
    |entry_proc_U0                 |entry_proc                 |        0|   0|     2|    20|    0|
    +------------------------------+---------------------------+---------+----+------+------+-----+
    |Total                         |                           |       19|   1|  5712|  5170|    0|
    +------------------------------+---------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +-----------+-----------------------+---------+---+----+-----+------+-----+------+-------------+
    |   Memory  |         Module        | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-----------+-----------------------+---------+---+----+-----+------+-----+------+-------------+
    |l1_sign_U  |l1_sign_RAM_AUTO_1R1W  |        0|  2|   8|    0|   128|    2|     1|          256|
    |layer1_U   |layer1_RAM_AUTO_1R1W   |        1|  0|   0|    0|   128|   11|     1|         1408|
    |layer2_U   |layer2_RAM_AUTO_1R1W   |        1|  0|   0|    0|    64|    9|     1|          576|
    +-----------+-----------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total      |                       |        2|  2|   8|    0|   320|   22|     3|         2240|
    +-----------+-----------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    +---------------------------+---------+----+----+-----+------+-----+---------+
    |            Name           | BRAM_18K| FF | LUT| URAM| Depth| Bits| Size:D*B|
    +---------------------------+---------+----+----+-----+------+-----+---------+
    |l2_sign_129_loc_channel_U  |        0|  99|   0|    -|     2|   16|       32|
    |l2_sign_130_loc_channel_U  |        0|  99|   0|    -|     2|   16|       32|
    |l2_sign_131_loc_channel_U  |        0|  99|   0|    -|     2|   16|       32|
    |l2_sign_132_loc_channel_U  |        0|  99|   0|    -|     2|   16|       32|
    |l2_sign_133_loc_channel_U  |        0|  99|   0|    -|     2|   16|       32|
    |l2_sign_134_loc_channel_U  |        0|  99|   0|    -|     2|   16|       32|
    |l2_sign_135_loc_channel_U  |        0|  99|   0|    -|     2|   16|       32|
    |l2_sign_136_loc_channel_U  |        0|  99|   0|    -|     2|   16|       32|
    |l2_sign_137_loc_channel_U  |        0|  99|   0|    -|     2|   16|       32|
    |l2_sign_138_loc_channel_U  |        0|  99|   0|    -|     2|   16|       32|
    |l2_sign_139_loc_channel_U  |        0|  99|   0|    -|     2|   16|       32|
    |l2_sign_140_loc_channel_U  |        0|  99|   0|    -|     2|   16|       32|
    |l2_sign_141_loc_channel_U  |        0|  99|   0|    -|     2|   16|       32|
    |l2_sign_142_loc_channel_U  |        0|  99|   0|    -|     2|   16|       32|
    |l2_sign_143_loc_channel_U  |        0|  99|   0|    -|     2|   16|       32|
    |l2_sign_144_loc_channel_U  |        0|  99|   0|    -|     2|   16|       32|
    |l2_sign_145_loc_channel_U  |        0|  99|   0|    -|     2|   16|       32|
    |l2_sign_146_loc_channel_U  |        0|  99|   0|    -|     2|   16|       32|
    |l2_sign_147_loc_channel_U  |        0|  99|   0|    -|     2|   16|       32|
    |l2_sign_148_loc_channel_U  |        0|  99|   0|    -|     2|   16|       32|
    |l2_sign_149_loc_channel_U  |        0|  99|   0|    -|     2|   16|       32|
    |l2_sign_150_loc_channel_U  |        0|  99|   0|    -|     2|   16|       32|
    |l2_sign_151_loc_channel_U  |        0|  99|   0|    -|     2|   16|       32|
    |l2_sign_152_loc_channel_U  |        0|  99|   0|    -|     2|   16|       32|
    |l2_sign_153_loc_channel_U  |        0|  99|   0|    -|     2|   16|       32|
    |l2_sign_154_loc_channel_U  |        0|  99|   0|    -|     2|   16|       32|
    |l2_sign_155_loc_channel_U  |        0|  99|   0|    -|     2|   16|       32|
    |l2_sign_156_loc_channel_U  |        0|  99|   0|    -|     2|   16|       32|
    |l2_sign_157_loc_channel_U  |        0|  99|   0|    -|     2|   16|       32|
    |l2_sign_158_loc_channel_U  |        0|  99|   0|    -|     2|   16|       32|
    |l2_sign_159_loc_channel_U  |        0|  99|   0|    -|     2|   16|       32|
    |l2_sign_160_loc_channel_U  |        0|  99|   0|    -|     2|   16|       32|
    |l2_sign_161_loc_channel_U  |        0|  99|   0|    -|     2|   16|       32|
    |l2_sign_162_loc_channel_U  |        0|  99|   0|    -|     2|   16|       32|
    |l2_sign_163_loc_channel_U  |        0|  99|   0|    -|     2|   16|       32|
    |l2_sign_164_loc_channel_U  |        0|  99|   0|    -|     2|   16|       32|
    |l2_sign_165_loc_channel_U  |        0|  99|   0|    -|     2|   16|       32|
    |l2_sign_166_loc_channel_U  |        0|  99|   0|    -|     2|   16|       32|
    |l2_sign_167_loc_channel_U  |        0|  99|   0|    -|     2|   16|       32|
    |l2_sign_168_loc_channel_U  |        0|  99|   0|    -|     2|   16|       32|
    |l2_sign_169_loc_channel_U  |        0|  99|   0|    -|     2|   16|       32|
    |l2_sign_170_loc_channel_U  |        0|  99|   0|    -|     2|   16|       32|
    |l2_sign_171_loc_channel_U  |        0|  99|   0|    -|     2|   16|       32|
    |l2_sign_172_loc_channel_U  |        0|  99|   0|    -|     2|   16|       32|
    |l2_sign_173_loc_channel_U  |        0|  99|   0|    -|     2|   16|       32|
    |l2_sign_174_loc_channel_U  |        0|  99|   0|    -|     2|   16|       32|
    |l2_sign_175_loc_channel_U  |        0|  99|   0|    -|     2|   16|       32|
    |l2_sign_176_loc_channel_U  |        0|  99|   0|    -|     2|   16|       32|
    |l2_sign_177_loc_channel_U  |        0|  99|   0|    -|     2|   16|       32|
    |l2_sign_178_loc_channel_U  |        0|  99|   0|    -|     2|   16|       32|
    |l2_sign_179_loc_channel_U  |        0|  99|   0|    -|     2|   16|       32|
    |l2_sign_180_loc_channel_U  |        0|  99|   0|    -|     2|   16|       32|
    |l2_sign_181_loc_channel_U  |        0|  99|   0|    -|     2|   16|       32|
    |l2_sign_182_loc_channel_U  |        0|  99|   0|    -|     2|   16|       32|
    |l2_sign_183_loc_channel_U  |        0|  99|   0|    -|     2|   16|       32|
    |l2_sign_184_loc_channel_U  |        0|  99|   0|    -|     2|   16|       32|
    |l2_sign_185_loc_channel_U  |        0|  99|   0|    -|     2|   16|       32|
    |l2_sign_186_loc_channel_U  |        0|  99|   0|    -|     2|   16|       32|
    |l2_sign_187_loc_channel_U  |        0|  99|   0|    -|     2|   16|       32|
    |l2_sign_188_loc_channel_U  |        0|  99|   0|    -|     2|   16|       32|
    |l2_sign_189_loc_channel_U  |        0|  99|   0|    -|     2|   16|       32|
    |l2_sign_190_loc_channel_U  |        0|  99|   0|    -|     2|   16|       32|
    |l2_sign_191_loc_channel_U  |        0|  99|   0|    -|     2|   16|       32|
    |l2_sign_loc_channel_U      |        0|  99|   0|    -|     2|   16|       32|
    |p_cast_cast_loc_channel_U  |        0|  99|   0|    -|     2|   63|      126|
    |ys_c_U                     |        0|  99|   0|    -|     7|   64|      448|
    +---------------------------+---------+----+----+-----+------+-----+---------+
    |Total                      |        0|6534|   0|    0|   137| 1151|     2622|
    +---------------------------+---------+----+----+-----+------+-----+---------+

    * Expression: 
    +-----------------------------------------------+----------+----+---+----+------------+------------+
    |                 Variable Name                 | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------------------+----------+----+---+----+------------+------------+
    |Block_entry_split_proc_U0_ap_start             |       and|   0|  0|   2|           1|           1|
    |Loop_VITIS_LOOP_32_1_proc_U0_ap_start          |       and|   0|  0|   2|           1|           1|
    |Loop_VITIS_LOOP_48_4_proc_U0_ap_continue       |       and|   0|  0|   2|           1|           1|
    |Loop_VITIS_LOOP_51_5_proc_U0_ap_start          |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_l2_sign_129_loc_channel        |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_l2_sign_130_loc_channel        |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_l2_sign_131_loc_channel        |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_l2_sign_132_loc_channel        |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_l2_sign_133_loc_channel        |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_l2_sign_134_loc_channel        |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_l2_sign_135_loc_channel        |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_l2_sign_136_loc_channel        |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_l2_sign_137_loc_channel        |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_l2_sign_138_loc_channel        |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_l2_sign_139_loc_channel        |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_l2_sign_140_loc_channel        |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_l2_sign_141_loc_channel        |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_l2_sign_142_loc_channel        |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_l2_sign_143_loc_channel        |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_l2_sign_144_loc_channel        |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_l2_sign_145_loc_channel        |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_l2_sign_146_loc_channel        |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_l2_sign_147_loc_channel        |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_l2_sign_148_loc_channel        |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_l2_sign_149_loc_channel        |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_l2_sign_150_loc_channel        |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_l2_sign_151_loc_channel        |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_l2_sign_152_loc_channel        |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_l2_sign_153_loc_channel        |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_l2_sign_154_loc_channel        |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_l2_sign_155_loc_channel        |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_l2_sign_156_loc_channel        |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_l2_sign_157_loc_channel        |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_l2_sign_158_loc_channel        |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_l2_sign_159_loc_channel        |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_l2_sign_160_loc_channel        |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_l2_sign_161_loc_channel        |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_l2_sign_162_loc_channel        |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_l2_sign_163_loc_channel        |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_l2_sign_164_loc_channel        |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_l2_sign_165_loc_channel        |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_l2_sign_166_loc_channel        |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_l2_sign_167_loc_channel        |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_l2_sign_168_loc_channel        |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_l2_sign_169_loc_channel        |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_l2_sign_170_loc_channel        |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_l2_sign_171_loc_channel        |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_l2_sign_172_loc_channel        |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_l2_sign_173_loc_channel        |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_l2_sign_174_loc_channel        |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_l2_sign_175_loc_channel        |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_l2_sign_176_loc_channel        |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_l2_sign_177_loc_channel        |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_l2_sign_178_loc_channel        |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_l2_sign_179_loc_channel        |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_l2_sign_180_loc_channel        |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_l2_sign_181_loc_channel        |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_l2_sign_182_loc_channel        |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_l2_sign_183_loc_channel        |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_l2_sign_184_loc_channel        |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_l2_sign_185_loc_channel        |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_l2_sign_186_loc_channel        |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_l2_sign_187_loc_channel        |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_l2_sign_188_loc_channel        |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_l2_sign_189_loc_channel        |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_l2_sign_190_loc_channel        |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_l2_sign_191_loc_channel        |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_l2_sign_loc_channel            |       and|   0|  0|   2|           1|           1|
    |ap_idle                                        |       and|   0|  0|   2|           1|           1|
    |ap_sync_ready                                  |       and|   0|  0|   2|           1|           1|
    |entry_proc_U0_ap_start                         |       and|   0|  0|   2|           1|           1|
    |ap_sync_Block_entry_split_proc_U0_ap_ready     |        or|   0|  0|   2|           1|           1|
    |ap_sync_Loop_VITIS_LOOP_32_1_proc_U0_ap_ready  |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_l2_sign_129_loc_channel  |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_l2_sign_130_loc_channel  |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_l2_sign_131_loc_channel  |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_l2_sign_132_loc_channel  |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_l2_sign_133_loc_channel  |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_l2_sign_134_loc_channel  |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_l2_sign_135_loc_channel  |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_l2_sign_136_loc_channel  |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_l2_sign_137_loc_channel  |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_l2_sign_138_loc_channel  |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_l2_sign_139_loc_channel  |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_l2_sign_140_loc_channel  |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_l2_sign_141_loc_channel  |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_l2_sign_142_loc_channel  |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_l2_sign_143_loc_channel  |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_l2_sign_144_loc_channel  |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_l2_sign_145_loc_channel  |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_l2_sign_146_loc_channel  |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_l2_sign_147_loc_channel  |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_l2_sign_148_loc_channel  |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_l2_sign_149_loc_channel  |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_l2_sign_150_loc_channel  |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_l2_sign_151_loc_channel  |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_l2_sign_152_loc_channel  |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_l2_sign_153_loc_channel  |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_l2_sign_154_loc_channel  |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_l2_sign_155_loc_channel  |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_l2_sign_156_loc_channel  |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_l2_sign_157_loc_channel  |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_l2_sign_158_loc_channel  |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_l2_sign_159_loc_channel  |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_l2_sign_160_loc_channel  |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_l2_sign_161_loc_channel  |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_l2_sign_162_loc_channel  |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_l2_sign_163_loc_channel  |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_l2_sign_164_loc_channel  |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_l2_sign_165_loc_channel  |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_l2_sign_166_loc_channel  |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_l2_sign_167_loc_channel  |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_l2_sign_168_loc_channel  |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_l2_sign_169_loc_channel  |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_l2_sign_170_loc_channel  |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_l2_sign_171_loc_channel  |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_l2_sign_172_loc_channel  |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_l2_sign_173_loc_channel  |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_l2_sign_174_loc_channel  |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_l2_sign_175_loc_channel  |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_l2_sign_176_loc_channel  |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_l2_sign_177_loc_channel  |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_l2_sign_178_loc_channel  |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_l2_sign_179_loc_channel  |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_l2_sign_180_loc_channel  |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_l2_sign_181_loc_channel  |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_l2_sign_182_loc_channel  |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_l2_sign_183_loc_channel  |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_l2_sign_184_loc_channel  |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_l2_sign_185_loc_channel  |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_l2_sign_186_loc_channel  |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_l2_sign_187_loc_channel  |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_l2_sign_188_loc_channel  |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_l2_sign_189_loc_channel  |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_l2_sign_190_loc_channel  |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_l2_sign_191_loc_channel  |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_l2_sign_loc_channel      |        or|   0|  0|   2|           1|           1|
    |ap_sync_entry_proc_U0_ap_ready                 |        or|   0|  0|   2|           1|           1|
    +-----------------------------------------------+----------+----+---+----+------------+------------+
    |Total                                          |          |   0|  0| 276|         138|         138|
    +-----------------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------------------------+----+-----------+-----+-----------+
    |                        Name                       | LUT| Input Size| Bits| Total Bits|
    +---------------------------------------------------+----+-----------+-----+-----------+
    |ap_sync_reg_Block_entry_split_proc_U0_ap_ready     |   9|          2|    1|          2|
    |ap_sync_reg_Loop_VITIS_LOOP_32_1_proc_U0_ap_ready  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_l2_sign_129_loc_channel  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_l2_sign_130_loc_channel  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_l2_sign_131_loc_channel  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_l2_sign_132_loc_channel  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_l2_sign_133_loc_channel  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_l2_sign_134_loc_channel  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_l2_sign_135_loc_channel  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_l2_sign_136_loc_channel  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_l2_sign_137_loc_channel  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_l2_sign_138_loc_channel  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_l2_sign_139_loc_channel  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_l2_sign_140_loc_channel  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_l2_sign_141_loc_channel  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_l2_sign_142_loc_channel  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_l2_sign_143_loc_channel  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_l2_sign_144_loc_channel  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_l2_sign_145_loc_channel  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_l2_sign_146_loc_channel  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_l2_sign_147_loc_channel  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_l2_sign_148_loc_channel  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_l2_sign_149_loc_channel  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_l2_sign_150_loc_channel  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_l2_sign_151_loc_channel  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_l2_sign_152_loc_channel  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_l2_sign_153_loc_channel  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_l2_sign_154_loc_channel  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_l2_sign_155_loc_channel  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_l2_sign_156_loc_channel  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_l2_sign_157_loc_channel  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_l2_sign_158_loc_channel  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_l2_sign_159_loc_channel  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_l2_sign_160_loc_channel  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_l2_sign_161_loc_channel  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_l2_sign_162_loc_channel  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_l2_sign_163_loc_channel  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_l2_sign_164_loc_channel  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_l2_sign_165_loc_channel  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_l2_sign_166_loc_channel  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_l2_sign_167_loc_channel  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_l2_sign_168_loc_channel  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_l2_sign_169_loc_channel  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_l2_sign_170_loc_channel  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_l2_sign_171_loc_channel  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_l2_sign_172_loc_channel  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_l2_sign_173_loc_channel  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_l2_sign_174_loc_channel  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_l2_sign_175_loc_channel  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_l2_sign_176_loc_channel  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_l2_sign_177_loc_channel  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_l2_sign_178_loc_channel  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_l2_sign_179_loc_channel  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_l2_sign_180_loc_channel  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_l2_sign_181_loc_channel  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_l2_sign_182_loc_channel  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_l2_sign_183_loc_channel  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_l2_sign_184_loc_channel  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_l2_sign_185_loc_channel  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_l2_sign_186_loc_channel  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_l2_sign_187_loc_channel  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_l2_sign_188_loc_channel  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_l2_sign_189_loc_channel  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_l2_sign_190_loc_channel  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_l2_sign_191_loc_channel  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_l2_sign_loc_channel      |   9|          2|    1|          2|
    |ap_sync_reg_entry_proc_U0_ap_ready                 |   9|          2|    1|          2|
    +---------------------------------------------------+----+-----------+-----+-----------+
    |Total                                              | 603|        134|   67|        134|
    +---------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------------+---+----+-----+-----------+
    |                        Name                       | FF| LUT| Bits| Const Bits|
    +---------------------------------------------------+---+----+-----+-----------+
    |ap_sync_reg_Block_entry_split_proc_U0_ap_ready     |  1|   0|    1|          0|
    |ap_sync_reg_Loop_VITIS_LOOP_32_1_proc_U0_ap_ready  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_l2_sign_129_loc_channel  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_l2_sign_130_loc_channel  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_l2_sign_131_loc_channel  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_l2_sign_132_loc_channel  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_l2_sign_133_loc_channel  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_l2_sign_134_loc_channel  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_l2_sign_135_loc_channel  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_l2_sign_136_loc_channel  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_l2_sign_137_loc_channel  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_l2_sign_138_loc_channel  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_l2_sign_139_loc_channel  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_l2_sign_140_loc_channel  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_l2_sign_141_loc_channel  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_l2_sign_142_loc_channel  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_l2_sign_143_loc_channel  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_l2_sign_144_loc_channel  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_l2_sign_145_loc_channel  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_l2_sign_146_loc_channel  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_l2_sign_147_loc_channel  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_l2_sign_148_loc_channel  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_l2_sign_149_loc_channel  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_l2_sign_150_loc_channel  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_l2_sign_151_loc_channel  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_l2_sign_152_loc_channel  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_l2_sign_153_loc_channel  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_l2_sign_154_loc_channel  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_l2_sign_155_loc_channel  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_l2_sign_156_loc_channel  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_l2_sign_157_loc_channel  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_l2_sign_158_loc_channel  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_l2_sign_159_loc_channel  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_l2_sign_160_loc_channel  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_l2_sign_161_loc_channel  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_l2_sign_162_loc_channel  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_l2_sign_163_loc_channel  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_l2_sign_164_loc_channel  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_l2_sign_165_loc_channel  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_l2_sign_166_loc_channel  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_l2_sign_167_loc_channel  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_l2_sign_168_loc_channel  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_l2_sign_169_loc_channel  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_l2_sign_170_loc_channel  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_l2_sign_171_loc_channel  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_l2_sign_172_loc_channel  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_l2_sign_173_loc_channel  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_l2_sign_174_loc_channel  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_l2_sign_175_loc_channel  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_l2_sign_176_loc_channel  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_l2_sign_177_loc_channel  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_l2_sign_178_loc_channel  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_l2_sign_179_loc_channel  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_l2_sign_180_loc_channel  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_l2_sign_181_loc_channel  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_l2_sign_182_loc_channel  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_l2_sign_183_loc_channel  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_l2_sign_184_loc_channel  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_l2_sign_185_loc_channel  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_l2_sign_186_loc_channel  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_l2_sign_187_loc_channel  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_l2_sign_188_loc_channel  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_l2_sign_189_loc_channel  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_l2_sign_190_loc_channel  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_l2_sign_191_loc_channel  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_l2_sign_loc_channel      |  1|   0|    1|          0|
    |ap_sync_reg_entry_proc_U0_ap_ready                 |  1|   0|    1|          0|
    +---------------------------------------------------+---+----+-----+-----------+
    |Total                                              | 67|   0|   67|          0|
    +---------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------------+-----+-----+------------+--------------+--------------+
|s_axi_CTRL_AWVALID   |   in|    1|       s_axi|          CTRL|        scalar|
|s_axi_CTRL_AWREADY   |  out|    1|       s_axi|          CTRL|        scalar|
|s_axi_CTRL_AWADDR    |   in|    6|       s_axi|          CTRL|        scalar|
|s_axi_CTRL_WVALID    |   in|    1|       s_axi|          CTRL|        scalar|
|s_axi_CTRL_WREADY    |  out|    1|       s_axi|          CTRL|        scalar|
|s_axi_CTRL_WDATA     |   in|   32|       s_axi|          CTRL|        scalar|
|s_axi_CTRL_WSTRB     |   in|    4|       s_axi|          CTRL|        scalar|
|s_axi_CTRL_ARVALID   |   in|    1|       s_axi|          CTRL|        scalar|
|s_axi_CTRL_ARREADY   |  out|    1|       s_axi|          CTRL|        scalar|
|s_axi_CTRL_ARADDR    |   in|    6|       s_axi|          CTRL|        scalar|
|s_axi_CTRL_RVALID    |  out|    1|       s_axi|          CTRL|        scalar|
|s_axi_CTRL_RREADY    |   in|    1|       s_axi|          CTRL|        scalar|
|s_axi_CTRL_RDATA     |  out|   32|       s_axi|          CTRL|        scalar|
|s_axi_CTRL_RRESP     |  out|    2|       s_axi|          CTRL|        scalar|
|s_axi_CTRL_BVALID    |  out|    1|       s_axi|          CTRL|        scalar|
|s_axi_CTRL_BREADY    |   in|    1|       s_axi|          CTRL|        scalar|
|s_axi_CTRL_BRESP     |  out|    2|       s_axi|          CTRL|        scalar|
|ap_clk               |   in|    1|  ap_ctrl_hs|           bnn|  return value|
|ap_rst_n             |   in|    1|  ap_ctrl_hs|           bnn|  return value|
|interrupt            |  out|    1|  ap_ctrl_hs|           bnn|  return value|
|m_axi_DATA_AWVALID   |  out|    1|       m_axi|          DATA|       pointer|
|m_axi_DATA_AWREADY   |   in|    1|       m_axi|          DATA|       pointer|
|m_axi_DATA_AWADDR    |  out|   64|       m_axi|          DATA|       pointer|
|m_axi_DATA_AWID      |  out|    1|       m_axi|          DATA|       pointer|
|m_axi_DATA_AWLEN     |  out|    8|       m_axi|          DATA|       pointer|
|m_axi_DATA_AWSIZE    |  out|    3|       m_axi|          DATA|       pointer|
|m_axi_DATA_AWBURST   |  out|    2|       m_axi|          DATA|       pointer|
|m_axi_DATA_AWLOCK    |  out|    2|       m_axi|          DATA|       pointer|
|m_axi_DATA_AWCACHE   |  out|    4|       m_axi|          DATA|       pointer|
|m_axi_DATA_AWPROT    |  out|    3|       m_axi|          DATA|       pointer|
|m_axi_DATA_AWQOS     |  out|    4|       m_axi|          DATA|       pointer|
|m_axi_DATA_AWREGION  |  out|    4|       m_axi|          DATA|       pointer|
|m_axi_DATA_AWUSER    |  out|    1|       m_axi|          DATA|       pointer|
|m_axi_DATA_WVALID    |  out|    1|       m_axi|          DATA|       pointer|
|m_axi_DATA_WREADY    |   in|    1|       m_axi|          DATA|       pointer|
|m_axi_DATA_WDATA     |  out|   32|       m_axi|          DATA|       pointer|
|m_axi_DATA_WSTRB     |  out|    4|       m_axi|          DATA|       pointer|
|m_axi_DATA_WLAST     |  out|    1|       m_axi|          DATA|       pointer|
|m_axi_DATA_WID       |  out|    1|       m_axi|          DATA|       pointer|
|m_axi_DATA_WUSER     |  out|    1|       m_axi|          DATA|       pointer|
|m_axi_DATA_ARVALID   |  out|    1|       m_axi|          DATA|       pointer|
|m_axi_DATA_ARREADY   |   in|    1|       m_axi|          DATA|       pointer|
|m_axi_DATA_ARADDR    |  out|   64|       m_axi|          DATA|       pointer|
|m_axi_DATA_ARID      |  out|    1|       m_axi|          DATA|       pointer|
|m_axi_DATA_ARLEN     |  out|    8|       m_axi|          DATA|       pointer|
|m_axi_DATA_ARSIZE    |  out|    3|       m_axi|          DATA|       pointer|
|m_axi_DATA_ARBURST   |  out|    2|       m_axi|          DATA|       pointer|
|m_axi_DATA_ARLOCK    |  out|    2|       m_axi|          DATA|       pointer|
|m_axi_DATA_ARCACHE   |  out|    4|       m_axi|          DATA|       pointer|
|m_axi_DATA_ARPROT    |  out|    3|       m_axi|          DATA|       pointer|
|m_axi_DATA_ARQOS     |  out|    4|       m_axi|          DATA|       pointer|
|m_axi_DATA_ARREGION  |  out|    4|       m_axi|          DATA|       pointer|
|m_axi_DATA_ARUSER    |  out|    1|       m_axi|          DATA|       pointer|
|m_axi_DATA_RVALID    |   in|    1|       m_axi|          DATA|       pointer|
|m_axi_DATA_RREADY    |  out|    1|       m_axi|          DATA|       pointer|
|m_axi_DATA_RDATA     |   in|   32|       m_axi|          DATA|       pointer|
|m_axi_DATA_RLAST     |   in|    1|       m_axi|          DATA|       pointer|
|m_axi_DATA_RID       |   in|    1|       m_axi|          DATA|       pointer|
|m_axi_DATA_RUSER     |   in|    1|       m_axi|          DATA|       pointer|
|m_axi_DATA_RRESP     |   in|    2|       m_axi|          DATA|       pointer|
|m_axi_DATA_BVALID    |   in|    1|       m_axi|          DATA|       pointer|
|m_axi_DATA_BREADY    |  out|    1|       m_axi|          DATA|       pointer|
|m_axi_DATA_BRESP     |   in|    2|       m_axi|          DATA|       pointer|
|m_axi_DATA_BID       |   in|    1|       m_axi|          DATA|       pointer|
|m_axi_DATA_BUSER     |   in|    1|       m_axi|          DATA|       pointer|
+---------------------+-----+-----+------------+--------------+--------------+

