Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,71
design__inferred_latch__count,0
design__instance__count,2727
design__instance__area,25872.3
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_tt_025C_1v80,0
design__max_fanout_violation__count__corner:nom_tt_025C_1v80,25
design__max_cap_violation__count__corner:nom_tt_025C_1v80,0
power__internal__total,0.0013998980866745114
power__switching__total,0.0004962901002727449
power__leakage__total,3.160655026590575E-8
power__total,0.0018962196772918105
clock__skew__worst_hold__corner:nom_tt_025C_1v80,-0.2927859426665271
clock__skew__worst_setup__corner:nom_tt_025C_1v80,0.27956690531651407
timing__hold__ws__corner:nom_tt_025C_1v80,0.32068626439806647
timing__setup__ws__corner:nom_tt_025C_1v80,10.929168990271004
timing__hold__tns__corner:nom_tt_025C_1v80,0.0
timing__setup__tns__corner:nom_tt_025C_1v80,0.0
timing__hold__wns__corner:nom_tt_025C_1v80,0
timing__setup__wns__corner:nom_tt_025C_1v80,0.0
timing__hold_vio__count__corner:nom_tt_025C_1v80,0
timing__hold_r2r__ws__corner:nom_tt_025C_1v80,0.320686
timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_r2r__ws__corner:nom_tt_025C_1v80,15.034467
timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80,0
design__max_slew_violation__count__corner:nom_ss_100C_1v60,16
design__max_fanout_violation__count__corner:nom_ss_100C_1v60,25
design__max_cap_violation__count__corner:nom_ss_100C_1v60,0
clock__skew__worst_hold__corner:nom_ss_100C_1v60,-0.3076647634852966
clock__skew__worst_setup__corner:nom_ss_100C_1v60,0.2929331027326031
timing__hold__ws__corner:nom_ss_100C_1v60,0.839964566120944
timing__setup__ws__corner:nom_ss_100C_1v60,5.510200451882988
timing__hold__tns__corner:nom_ss_100C_1v60,0.0
timing__setup__tns__corner:nom_ss_100C_1v60,0.0
timing__hold__wns__corner:nom_ss_100C_1v60,0
timing__setup__wns__corner:nom_ss_100C_1v60,0.0
timing__hold_vio__count__corner:nom_ss_100C_1v60,0
timing__hold_r2r__ws__corner:nom_ss_100C_1v60,0.839965
timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_r2r__ws__corner:nom_ss_100C_1v60,10.553978
timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60,0
design__max_slew_violation__count__corner:nom_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:nom_ff_n40C_1v95,25
design__max_cap_violation__count__corner:nom_ff_n40C_1v95,0
clock__skew__worst_hold__corner:nom_ff_n40C_1v95,-0.2829474234998028
clock__skew__worst_setup__corner:nom_ff_n40C_1v95,0.27186667575569273
timing__hold__ws__corner:nom_ff_n40C_1v95,0.11136458737061322
timing__setup__ws__corner:nom_ff_n40C_1v95,12.83519105106926
timing__hold__tns__corner:nom_ff_n40C_1v95,0.0
timing__setup__tns__corner:nom_ff_n40C_1v95,0.0
timing__hold__wns__corner:nom_ff_n40C_1v95,0
timing__setup__wns__corner:nom_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:nom_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:nom_ff_n40C_1v95,0.111365
timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:nom_ff_n40C_1v95,16.661102
timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count,32
design__max_fanout_violation__count,25
design__max_cap_violation__count,0
clock__skew__worst_hold,-0.2792652022010394
clock__skew__worst_setup,0.26948252725403316
timing__hold__ws,0.10954754080597087
timing__setup__ws,5.288861054363293
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.109548
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,10.297925
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 161.0 225.76
design__core__bbox,2.76 2.72 158.24 223.04
design__io,45
design__die__area,36347.4
design__core__area,34255.4
design__instance__count__stdcell,2727
design__instance__area__stdcell,25872.3
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__utilization,0.755278
design__instance__utilization__stdcell,0.755278
design__instance__count__class:buffer,3
design__instance__count__class:inverter,31
design__instance__count__class:sequential_cell,468
design__instance__count__class:multi_input_combinational_cell,1158
flow__warnings__count,1
flow__errors__count,0
design__instance__count__class:fill_cell,1641
design__instance__count__class:tap_cell,456
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,59600.6
design__violations,0
design__instance__count__class:timing_repair_buffer,536
design__instance__count__class:clock_buffer,39
design__instance__count__class:clock_inverter,22
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,442
antenna__violating__nets,6
antenna__violating__pins,7
route__antenna_violation__count,6
antenna_diodes_count,14
design__instance__count__class:antenna_cell,14
route__net,2250
route__net__special,2
route__drc_errors__iter:1,1331
route__wirelength__iter:1,70080
route__drc_errors__iter:2,536
route__wirelength__iter:2,69425
route__drc_errors__iter:3,501
route__wirelength__iter:3,69052
route__drc_errors__iter:4,37
route__wirelength__iter:4,68907
route__drc_errors__iter:5,0
route__wirelength__iter:5,68900
route__drc_errors,0
route__wirelength,68900
route__vias,16289
route__vias__singlecut,16289
route__vias__multicut,0
design__disconnected_pin__count,16
design__critical_disconnected_pin__count,0
route__wirelength__max,281.22
timing__unannotated_net__count__corner:nom_tt_025C_1v80,58
timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80,0
timing__unannotated_net__count__corner:nom_ss_100C_1v60,58
timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60,0
timing__unannotated_net__count__corner:nom_ff_n40C_1v95,58
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count__corner:min_tt_025C_1v80,0
design__max_fanout_violation__count__corner:min_tt_025C_1v80,25
design__max_cap_violation__count__corner:min_tt_025C_1v80,0
clock__skew__worst_hold__corner:min_tt_025C_1v80,-0.2879657982464915
clock__skew__worst_setup__corner:min_tt_025C_1v80,0.27642541815718735
timing__hold__ws__corner:min_tt_025C_1v80,0.3160413686874244
timing__setup__ws__corner:min_tt_025C_1v80,11.049790728505055
timing__hold__tns__corner:min_tt_025C_1v80,0.0
timing__setup__tns__corner:min_tt_025C_1v80,0.0
timing__hold__wns__corner:min_tt_025C_1v80,0
timing__setup__wns__corner:min_tt_025C_1v80,0.0
timing__hold_vio__count__corner:min_tt_025C_1v80,0
timing__hold_r2r__ws__corner:min_tt_025C_1v80,0.316041
timing__hold_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__setup_vio__count__corner:min_tt_025C_1v80,0
timing__setup_r2r__ws__corner:min_tt_025C_1v80,15.177414
timing__setup_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__unannotated_net__count__corner:min_tt_025C_1v80,58
timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80,0
design__max_slew_violation__count__corner:min_ss_100C_1v60,8
design__max_fanout_violation__count__corner:min_ss_100C_1v60,25
design__max_cap_violation__count__corner:min_ss_100C_1v60,0
clock__skew__worst_hold__corner:min_ss_100C_1v60,-0.3003749278771347
clock__skew__worst_setup__corner:min_ss_100C_1v60,0.2880949726990599
timing__hold__ws__corner:min_ss_100C_1v60,0.8317794466404039
timing__setup__ws__corner:min_ss_100C_1v60,5.741906668210617
timing__hold__tns__corner:min_ss_100C_1v60,0.0
timing__setup__tns__corner:min_ss_100C_1v60,0.0
timing__hold__wns__corner:min_ss_100C_1v60,0
timing__setup__wns__corner:min_ss_100C_1v60,0.0
timing__hold_vio__count__corner:min_ss_100C_1v60,0
timing__hold_r2r__ws__corner:min_ss_100C_1v60,0.831779
timing__hold_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__setup_vio__count__corner:min_ss_100C_1v60,0
timing__setup_r2r__ws__corner:min_ss_100C_1v60,10.814156
timing__setup_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__unannotated_net__count__corner:min_ss_100C_1v60,58
timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60,0
design__max_slew_violation__count__corner:min_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:min_ff_n40C_1v95,25
design__max_cap_violation__count__corner:min_ff_n40C_1v95,0
clock__skew__worst_hold__corner:min_ff_n40C_1v95,-0.2792652022010394
clock__skew__worst_setup__corner:min_ff_n40C_1v95,0.26948252725403316
timing__hold__ws__corner:min_ff_n40C_1v95,0.10954754080597087
timing__setup__ws__corner:min_ff_n40C_1v95,12.908442680127306
timing__hold__tns__corner:min_ff_n40C_1v95,0.0
timing__setup__tns__corner:min_ff_n40C_1v95,0.0
timing__hold__wns__corner:min_ff_n40C_1v95,0
timing__setup__wns__corner:min_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:min_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:min_ff_n40C_1v95,0.109548
timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:min_ff_n40C_1v95,16.757103
timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__unannotated_net__count__corner:min_ff_n40C_1v95,58
timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95,0
design__max_slew_violation__count__corner:max_tt_025C_1v80,0
design__max_fanout_violation__count__corner:max_tt_025C_1v80,25
design__max_cap_violation__count__corner:max_tt_025C_1v80,0
clock__skew__worst_hold__corner:max_tt_025C_1v80,-0.2965424378877385
clock__skew__worst_setup__corner:max_tt_025C_1v80,0.28084982356890303
timing__hold__ws__corner:max_tt_025C_1v80,0.3258321482627396
timing__setup__ws__corner:max_tt_025C_1v80,10.80873998675948
timing__hold__tns__corner:max_tt_025C_1v80,0.0
timing__setup__tns__corner:max_tt_025C_1v80,0.0
timing__hold__wns__corner:max_tt_025C_1v80,0
timing__setup__wns__corner:max_tt_025C_1v80,0.0
timing__hold_vio__count__corner:max_tt_025C_1v80,0
timing__hold_r2r__ws__corner:max_tt_025C_1v80,0.325832
timing__hold_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__setup_vio__count__corner:max_tt_025C_1v80,0
timing__setup_r2r__ws__corner:max_tt_025C_1v80,14.893641
timing__setup_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__unannotated_net__count__corner:max_tt_025C_1v80,58
timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80,0
design__max_slew_violation__count__corner:max_ss_100C_1v60,32
design__max_fanout_violation__count__corner:max_ss_100C_1v60,25
design__max_cap_violation__count__corner:max_ss_100C_1v60,0
clock__skew__worst_hold__corner:max_ss_100C_1v60,-0.31322587077292285
clock__skew__worst_setup__corner:max_ss_100C_1v60,0.29525435709813896
timing__hold__ws__corner:max_ss_100C_1v60,0.8512469858831808
timing__setup__ws__corner:max_ss_100C_1v60,5.288861054363293
timing__hold__tns__corner:max_ss_100C_1v60,0.0
timing__setup__tns__corner:max_ss_100C_1v60,0.0
timing__hold__wns__corner:max_ss_100C_1v60,0
timing__setup__wns__corner:max_ss_100C_1v60,0.0
timing__hold_vio__count__corner:max_ss_100C_1v60,0
timing__hold_r2r__ws__corner:max_ss_100C_1v60,0.851247
timing__hold_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__setup_vio__count__corner:max_ss_100C_1v60,0
timing__setup_r2r__ws__corner:max_ss_100C_1v60,10.297925
timing__setup_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__unannotated_net__count__corner:max_ss_100C_1v60,58
timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60,0
design__max_slew_violation__count__corner:max_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:max_ff_n40C_1v95,25
design__max_cap_violation__count__corner:max_ff_n40C_1v95,0
clock__skew__worst_hold__corner:max_ff_n40C_1v95,-0.28610661871687304
clock__skew__worst_setup__corner:max_ff_n40C_1v95,0.27376338082460483
timing__hold__ws__corner:max_ff_n40C_1v95,0.11398182720288516
timing__setup__ws__corner:max_ff_n40C_1v95,12.760324713598534
timing__hold__tns__corner:max_ff_n40C_1v95,0.0
timing__setup__tns__corner:max_ff_n40C_1v95,0.0
timing__hold__wns__corner:max_ff_n40C_1v95,0
timing__setup__wns__corner:max_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:max_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:max_ff_n40C_1v95,0.113982
timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:max_ff_n40C_1v95,16.567057
timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count__corner:max_ff_n40C_1v95,58
timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count,58
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80,1.79994
design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80,1.79998
design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80,0.0000568904
design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80,0.0000679045
design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80,0.0000152829
design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80,0.0000679045
design_powergrid__voltage__worst,0.0000679045
design_powergrid__voltage__worst__net:VPWR,1.79994
design_powergrid__drop__worst,0.0000679045
design_powergrid__drop__worst__net:VPWR,0.0000568904
design_powergrid__voltage__worst__net:VGND,0.0000679045
design_powergrid__drop__worst__net:VGND,0.0000679045
ir__voltage__worst,1.8000000000000000444089209850062616169452667236328125
ir__drop__avg,0.00001520000000000000015920424700777147108965436927974224090576171875
ir__drop__worst,0.00005690000000000000070742023350334193310118280351161956787109375
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
