#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Fri Feb 10 14:28:23 2023
# Process ID: 6067
# Current directory: /sim2/akashl/ember-fpga/ember-genesys2.runs/impl_1
# Command line: vivado -log ember_fpga_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source ember_fpga_wrapper.tcl -notrace
# Log file: /sim2/akashl/ember-fpga/ember-genesys2.runs/impl_1/ember_fpga_wrapper.vdi
# Journal file: /sim2/akashl/ember-fpga/ember-genesys2.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source ember_fpga_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/cad/xilinx/vivado/2020.2/Vivado/2020.2/data/ip'.
Command: link_design -top ember_fpga_wrapper -part xc7k325tffg900-2
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7k325tffg900-2
INFO: [Project 1-454] Reading design checkpoint '/sim2/akashl/ember-fpga/ember-genesys2.gen/sources_1/bd/ember_fpga/ip/ember_fpga_clk_wiz_0/ember_fpga_clk_wiz_0.dcp' for cell 'ember_fpga_i/clk_wiz'
INFO: [Project 1-454] Reading design checkpoint '/sim2/akashl/ember-fpga/ember-genesys2.gen/sources_1/bd/ember_fpga/ip/ember_fpga_clkmux_0_0/ember_fpga_clkmux_0_0.dcp' for cell 'ember_fpga_i/clkmux_0'
INFO: [Project 1-454] Reading design checkpoint '/sim2/akashl/ember-fpga/ember-genesys2.gen/sources_1/bd/ember_fpga/ip/ember_fpga_rram_top_wrapper_0_0/ember_fpga_rram_top_wrapper_0_0.dcp' for cell 'ember_fpga_i/rram_top_wrapper_0'
INFO: [Project 1-454] Reading design checkpoint '/sim2/akashl/ember-fpga/ember-genesys2.gen/sources_1/bd/ember_fpga/ip/ember_fpga_util_vector_logic_0_0/ember_fpga_util_vector_logic_0_0.dcp' for cell 'ember_fpga_i/util_vector_logic_0'
INFO: [Project 1-454] Reading design checkpoint '/sim2/akashl/ember-fpga/ember-genesys2.gen/sources_1/bd/ember_fpga/ip/ember_fpga_vio_0_0/ember_fpga_vio_0_0.dcp' for cell 'ember_fpga_i/vio_0'
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2632.883 ; gain = 0.000 ; free physical = 153338 ; free virtual = 222236
INFO: [Netlist 29-17] Analyzing 906 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Chipscope 16-324] Core: ember_fpga_i/vio_0 UUID: e1eecb9d-20ce-597d-8029-19ec1dcb2190 
Parsing XDC File [/sim2/akashl/ember-fpga/ember-genesys2.gen/sources_1/bd/ember_fpga/ip/ember_fpga_clk_wiz_0/ember_fpga_clk_wiz_0_board.xdc] for cell 'ember_fpga_i/clk_wiz/inst'
Finished Parsing XDC File [/sim2/akashl/ember-fpga/ember-genesys2.gen/sources_1/bd/ember_fpga/ip/ember_fpga_clk_wiz_0/ember_fpga_clk_wiz_0_board.xdc] for cell 'ember_fpga_i/clk_wiz/inst'
Parsing XDC File [/sim2/akashl/ember-fpga/ember-genesys2.gen/sources_1/bd/ember_fpga/ip/ember_fpga_clk_wiz_0/ember_fpga_clk_wiz_0.xdc] for cell 'ember_fpga_i/clk_wiz/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/sim2/akashl/ember-fpga/ember-genesys2.gen/sources_1/bd/ember_fpga/ip/ember_fpga_clk_wiz_0/ember_fpga_clk_wiz_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [/sim2/akashl/ember-fpga/ember-genesys2.gen/sources_1/bd/ember_fpga/ip/ember_fpga_clk_wiz_0/ember_fpga_clk_wiz_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 3038.293 ; gain = 405.410 ; free physical = 151489 ; free virtual = 220389
Finished Parsing XDC File [/sim2/akashl/ember-fpga/ember-genesys2.gen/sources_1/bd/ember_fpga/ip/ember_fpga_clk_wiz_0/ember_fpga_clk_wiz_0.xdc] for cell 'ember_fpga_i/clk_wiz/inst'
Parsing XDC File [/sim2/akashl/ember-fpga/ember-genesys2.gen/sources_1/bd/ember_fpga/ip/ember_fpga_vio_0_0/ember_fpga_vio_0_0.xdc] for cell 'ember_fpga_i/vio_0'
Finished Parsing XDC File [/sim2/akashl/ember-fpga/ember-genesys2.gen/sources_1/bd/ember_fpga/ip/ember_fpga_vio_0_0/ember_fpga_vio_0_0.xdc] for cell 'ember_fpga_i/vio_0'
Parsing XDC File [/sim2/akashl/ember-fpga/ember-genesys2.srcs/constrs_1/imports/constrs_1/imports/ember-fpga/Genesys2_EMBER.xdc]
Finished Parsing XDC File [/sim2/akashl/ember-fpga/ember-genesys2.srcs/constrs_1/imports/constrs_1/imports/ember-fpga/Genesys2_EMBER.xdc]
Parsing XDC File [/sim2/akashl/ember-fpga/ember-genesys2.srcs/constrs_1/new/Genesys2_EMBER_Impl.xdc]
Finished Parsing XDC File [/sim2/akashl/ember-fpga/ember-genesys2.srcs/constrs_1/new/Genesys2_EMBER_Impl.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3038.297 ; gain = 0.000 ; free physical = 151343 ; free virtual = 220243
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

18 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:23 . Memory (MB): peak = 3038.297 ; gain = 405.414 ; free physical = 151341 ; free virtual = 220241
Command: opt_design -directive Explore
INFO: [Vivado_Tcl 4-136] Directive used for opt_design is: Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-1540] The version limit for your license is '2020.12' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3110.336 ; gain = 64.043 ; free physical = 150901 ; free virtual = 219805

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 251615bb2

Time (s): cpu = 00:00:00.55 ; elapsed = 00:00:00.18 . Memory (MB): peak = 3110.336 ; gain = 0.000 ; free physical = 151279 ; free virtual = 220180

Starting Logic Optimization Task

Phase 1 Generate And Synthesize Debug Cores
INFO: [Chipscope 16-329] Generating Script for core instance : dbg_hub 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell dbg_hub_CV.
INFO: [Chipscope 16-469] Using cached IP synthesis design for IP xilinx.com:ip:xsdbm:3.0, cache-ID = fc8a9ce6b0d91fbc.
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3256.086 ; gain = 0.000 ; free physical = 151384 ; free virtual = 220628
Phase 1 Generate And Synthesize Debug Cores | Checksum: 1e2200308

Time (s): cpu = 00:00:23 ; elapsed = 00:00:39 . Memory (MB): peak = 3256.086 ; gain = 43.777 ; free physical = 151384 ; free virtual = 220628

Phase 2 Retarget
INFO: [Opt 31-138] Pushed 3 inverter(s) to 3 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 2 Retarget | Checksum: 1c6891274

Time (s): cpu = 00:00:24 ; elapsed = 00:00:39 . Memory (MB): peak = 3256.086 ; gain = 43.777 ; free physical = 151386 ; free virtual = 220633
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 9 cells
INFO: [Opt 31-1021] In phase Retarget, 95 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 3 Constant propagation | Checksum: 1c6891274

Time (s): cpu = 00:00:25 ; elapsed = 00:00:39 . Memory (MB): peak = 3256.086 ; gain = 43.777 ; free physical = 151386 ; free virtual = 220633
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Constant propagation, 94 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Sweep
Phase 4 Sweep | Checksum: 175242ee0

Time (s): cpu = 00:00:25 ; elapsed = 00:00:40 . Memory (MB): peak = 3256.086 ; gain = 43.777 ; free physical = 151387 ; free virtual = 220633
INFO: [Opt 31-389] Phase Sweep created 1 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Sweep, 965 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 BUFG optimization
Phase 5 BUFG optimization | Checksum: 175242ee0

Time (s): cpu = 00:00:25 ; elapsed = 00:00:40 . Memory (MB): peak = 3256.086 ; gain = 43.777 ; free physical = 151386 ; free virtual = 220634
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 6 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 6 Shift Register Optimization | Checksum: 175242ee0

Time (s): cpu = 00:00:25 ; elapsed = 00:00:40 . Memory (MB): peak = 3256.086 ; gain = 43.777 ; free physical = 151386 ; free virtual = 220634
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 7 Post Processing Netlist
Phase 7 Post Processing Netlist | Checksum: 18dd0bb1c

Time (s): cpu = 00:00:25 ; elapsed = 00:00:40 . Memory (MB): peak = 3256.086 ; gain = 43.777 ; free physical = 151385 ; free virtual = 220633
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 104 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               9  |                                             95  |
|  Constant propagation         |               0  |               0  |                                             94  |
|  Sweep                        |               1  |               0  |                                            965  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                            104  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3256.086 ; gain = 0.000 ; free physical = 151373 ; free virtual = 220622
Ending Logic Optimization Task | Checksum: 1f7828d31

Time (s): cpu = 00:00:25 ; elapsed = 00:00:40 . Memory (MB): peak = 3256.086 ; gain = 43.777 ; free physical = 151372 ; free virtual = 220621

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1f7828d31

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3256.086 ; gain = 0.000 ; free physical = 151382 ; free virtual = 220631

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1f7828d31

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3256.086 ; gain = 0.000 ; free physical = 151382 ; free virtual = 220631

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3256.086 ; gain = 0.000 ; free physical = 151382 ; free virtual = 220631
Ending Netlist Obfuscation Task | Checksum: 1f7828d31

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3256.086 ; gain = 0.000 ; free physical = 151382 ; free virtual = 220631
INFO: [Common 17-83] Releasing license: Implementation
47 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:44 . Memory (MB): peak = 3256.086 ; gain = 217.781 ; free physical = 151382 ; free virtual = 220631
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3264.090 ; gain = 0.004 ; free physical = 151377 ; free virtual = 220628
INFO: [Common 17-1381] The checkpoint '/sim2/akashl/ember-fpga/ember-genesys2.runs/impl_1/ember_fpga_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file ember_fpga_wrapper_drc_opted.rpt -pb ember_fpga_wrapper_drc_opted.pb -rpx ember_fpga_wrapper_drc_opted.rpx
Command: report_drc -file ember_fpga_wrapper_drc_opted.rpt -pb ember_fpga_wrapper_drc_opted.pb -rpx ember_fpga_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /sim2/akashl/ember-fpga/ember-genesys2.runs/impl_1/ember_fpga_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design -directive Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-1540] The version limit for your license is '2020.12' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 46-5] The placer was invoked with the 'Explore' directive.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3481.961 ; gain = 0.000 ; free physical = 151160 ; free virtual = 220423
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1b4954346

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3481.961 ; gain = 0.000 ; free physical = 151160 ; free virtual = 220423
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3481.961 ; gain = 0.000 ; free physical = 151160 ; free virtual = 220423

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: f0ac0122

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.94 . Memory (MB): peak = 3481.961 ; gain = 0.000 ; free physical = 151183 ; free virtual = 220446

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1882243ec

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 3481.961 ; gain = 0.000 ; free physical = 151175 ; free virtual = 220438

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1882243ec

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 3481.961 ; gain = 0.000 ; free physical = 151175 ; free virtual = 220438
Phase 1 Placer Initialization | Checksum: 1882243ec

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 3481.961 ; gain = 0.000 ; free physical = 151172 ; free virtual = 220435

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 122ae82db

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 3481.961 ; gain = 0.000 ; free physical = 151156 ; free virtual = 220419

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 156679fbc

Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 3481.961 ; gain = 0.000 ; free physical = 151158 ; free virtual = 220420

Phase 2.3 Global Placement Core

Phase 2.3.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 27 LUTNM shape to break, 167 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 22, two critical 5, total 27, new lutff created 0
INFO: [Physopt 32-775] End 1 Pass. Optimized 89 nets or cells. Created 27 new cells, deleted 62 existing cells and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3481.961 ; gain = 0.000 ; free physical = 151151 ; free virtual = 220414

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |           27  |             62  |                    89  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |           27  |             62  |                    89  |           0  |           8  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.3.1 Physical Synthesis In Placer | Checksum: 13d81b8b5

Time (s): cpu = 00:00:26 ; elapsed = 00:00:08 . Memory (MB): peak = 3481.961 ; gain = 0.000 ; free physical = 151152 ; free virtual = 220415
Phase 2.3 Global Placement Core | Checksum: 14c0bd6e2

Time (s): cpu = 00:00:27 ; elapsed = 00:00:08 . Memory (MB): peak = 3481.961 ; gain = 0.000 ; free physical = 151145 ; free virtual = 220408
Phase 2 Global Placement | Checksum: 14c0bd6e2

Time (s): cpu = 00:00:27 ; elapsed = 00:00:08 . Memory (MB): peak = 3481.961 ; gain = 0.000 ; free physical = 151149 ; free virtual = 220412

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 19b822da5

Time (s): cpu = 00:00:29 ; elapsed = 00:00:09 . Memory (MB): peak = 3481.961 ; gain = 0.000 ; free physical = 151151 ; free virtual = 220414

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 25949e969

Time (s): cpu = 00:00:31 ; elapsed = 00:00:09 . Memory (MB): peak = 3481.961 ; gain = 0.000 ; free physical = 151154 ; free virtual = 220417

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1a422b657

Time (s): cpu = 00:00:32 ; elapsed = 00:00:09 . Memory (MB): peak = 3481.961 ; gain = 0.000 ; free physical = 151154 ; free virtual = 220417

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1da289586

Time (s): cpu = 00:00:32 ; elapsed = 00:00:09 . Memory (MB): peak = 3481.961 ; gain = 0.000 ; free physical = 151153 ; free virtual = 220416

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 2524f9690

Time (s): cpu = 00:00:34 ; elapsed = 00:00:10 . Memory (MB): peak = 3481.961 ; gain = 0.000 ; free physical = 151000 ; free virtual = 220263

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 1cdcf1b28

Time (s): cpu = 00:00:38 ; elapsed = 00:00:14 . Memory (MB): peak = 3481.961 ; gain = 0.000 ; free physical = 151026 ; free virtual = 220289

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 2a648567d

Time (s): cpu = 00:00:38 ; elapsed = 00:00:14 . Memory (MB): peak = 3481.961 ; gain = 0.000 ; free physical = 151021 ; free virtual = 220284

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 26c4675aa

Time (s): cpu = 00:00:39 ; elapsed = 00:00:14 . Memory (MB): peak = 3481.961 ; gain = 0.000 ; free physical = 151024 ; free virtual = 220287
Phase 3 Detail Placement | Checksum: 26c4675aa

Time (s): cpu = 00:00:39 ; elapsed = 00:00:14 . Memory (MB): peak = 3481.961 ; gain = 0.000 ; free physical = 151021 ; free virtual = 220284

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1b4d37bae

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.131 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 11f294d90

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.26 . Memory (MB): peak = 3481.961 ; gain = 0.000 ; free physical = 151028 ; free virtual = 220292
INFO: [Place 46-33] Processed net ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg_0, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-56] BUFG insertion identified 1 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 1, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 1ad704296

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.51 . Memory (MB): peak = 3481.961 ; gain = 0.000 ; free physical = 151006 ; free virtual = 220270
Phase 4.1.1.1 BUFG Insertion | Checksum: 1b4d37bae

Time (s): cpu = 00:00:45 ; elapsed = 00:00:16 . Memory (MB): peak = 3481.961 ; gain = 0.000 ; free physical = 150999 ; free virtual = 220263
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.521. For the most accurate timing information please run report_timing.

Time (s): cpu = 00:00:46 ; elapsed = 00:00:17 . Memory (MB): peak = 3481.961 ; gain = 0.000 ; free physical = 151016 ; free virtual = 220281
Phase 4.1 Post Commit Optimization | Checksum: 16ae56b9d

Time (s): cpu = 00:00:46 ; elapsed = 00:00:17 . Memory (MB): peak = 3481.961 ; gain = 0.000 ; free physical = 151018 ; free virtual = 220283

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 16ae56b9d

Time (s): cpu = 00:00:46 ; elapsed = 00:00:17 . Memory (MB): peak = 3481.961 ; gain = 0.000 ; free physical = 151028 ; free virtual = 220293

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                2x2|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 16ae56b9d

Time (s): cpu = 00:00:46 ; elapsed = 00:00:17 . Memory (MB): peak = 3481.961 ; gain = 0.000 ; free physical = 151024 ; free virtual = 220288
Phase 4.3 Placer Reporting | Checksum: 16ae56b9d

Time (s): cpu = 00:00:46 ; elapsed = 00:00:17 . Memory (MB): peak = 3481.961 ; gain = 0.000 ; free physical = 151028 ; free virtual = 220293

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3481.961 ; gain = 0.000 ; free physical = 151029 ; free virtual = 220293

Time (s): cpu = 00:00:46 ; elapsed = 00:00:17 . Memory (MB): peak = 3481.961 ; gain = 0.000 ; free physical = 151029 ; free virtual = 220293
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 148e5f821

Time (s): cpu = 00:00:46 ; elapsed = 00:00:17 . Memory (MB): peak = 3481.961 ; gain = 0.000 ; free physical = 151029 ; free virtual = 220293
Ending Placer Task | Checksum: 12aafd97b

Time (s): cpu = 00:00:46 ; elapsed = 00:00:17 . Memory (MB): peak = 3481.961 ; gain = 0.000 ; free physical = 151029 ; free virtual = 220293
INFO: [Common 17-83] Releasing license: Implementation
91 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:49 ; elapsed = 00:00:19 . Memory (MB): peak = 3481.961 ; gain = 0.000 ; free physical = 151110 ; free virtual = 220375
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.60 . Memory (MB): peak = 3481.961 ; gain = 0.000 ; free physical = 151084 ; free virtual = 220363
INFO: [Common 17-1381] The checkpoint '/sim2/akashl/ember-fpga/ember-genesys2.runs/impl_1/ember_fpga_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file ember_fpga_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.32 . Memory (MB): peak = 3481.961 ; gain = 0.000 ; free physical = 151079 ; free virtual = 220350
INFO: [runtcl-4] Executing : report_utilization -file ember_fpga_wrapper_utilization_placed.rpt -pb ember_fpga_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file ember_fpga_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.15 . Memory (MB): peak = 3481.961 ; gain = 0.000 ; free physical = 151104 ; free virtual = 220375
Command: phys_opt_design -directive Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-1540] The version limit for your license is '2020.12' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [Vivado_Tcl 4-137] Directive used for phys_opt_design is: Explore
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
102 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.59 . Memory (MB): peak = 3481.961 ; gain = 0.000 ; free physical = 151236 ; free virtual = 220518
INFO: [Common 17-1381] The checkpoint '/sim2/akashl/ember-fpga/ember-genesys2.runs/impl_1/ember_fpga_wrapper_physopt.dcp' has been generated.
Command: route_design -directive Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-1540] The version limit for your license is '2020.12' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-270] Using Router directive 'Explore'.
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: bac3cc55 ConstDB: 0 ShapeSum: 6fec0d26 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 16084374f

Time (s): cpu = 00:00:29 ; elapsed = 00:00:15 . Memory (MB): peak = 3675.504 ; gain = 163.059 ; free physical = 149222 ; free virtual = 218502
Post Restoration Checksum: NetGraph: c7b32780 NumContArr: 98d10fcf Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 16084374f

Time (s): cpu = 00:00:29 ; elapsed = 00:00:15 . Memory (MB): peak = 3675.504 ; gain = 163.059 ; free physical = 149223 ; free virtual = 218503

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 16084374f

Time (s): cpu = 00:00:29 ; elapsed = 00:00:15 . Memory (MB): peak = 3704.500 ; gain = 192.055 ; free physical = 149191 ; free virtual = 218472

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 16084374f

Time (s): cpu = 00:00:29 ; elapsed = 00:00:15 . Memory (MB): peak = 3704.500 ; gain = 192.055 ; free physical = 149190 ; free virtual = 218471
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1040ff756

Time (s): cpu = 00:00:38 ; elapsed = 00:00:20 . Memory (MB): peak = 3747.609 ; gain = 235.164 ; free physical = 147604 ; free virtual = 216885
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.556  | TNS=0.000  | WHS=-1.365 | THS=-1260.333|


Phase 2.5 Update Timing for Bus Skew

Phase 2.5.1 Update Timing
Phase 2.5.1 Update Timing | Checksum: 1977c2c3e

Time (s): cpu = 00:00:45 ; elapsed = 00:00:22 . Memory (MB): peak = 3747.609 ; gain = 235.164 ; free physical = 147002 ; free virtual = 216284
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.556  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 2.5 Update Timing for Bus Skew | Checksum: 1b2e3da53

Time (s): cpu = 00:00:45 ; elapsed = 00:00:22 . Memory (MB): peak = 3763.609 ; gain = 251.164 ; free physical = 146988 ; free virtual = 216270
Phase 2 Router Initialization | Checksum: 104b77999

Time (s): cpu = 00:00:45 ; elapsed = 00:00:22 . Memory (MB): peak = 3763.609 ; gain = 251.164 ; free physical = 146982 ; free virtual = 216264

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 7681
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 7681
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 104b77999

Time (s): cpu = 00:00:45 ; elapsed = 00:00:23 . Memory (MB): peak = 3763.609 ; gain = 251.164 ; free physical = 147011 ; free virtual = 216293
Phase 3 Initial Routing | Checksum: 2028afc06

Time (s): cpu = 00:04:38 ; elapsed = 00:00:58 . Memory (MB): peak = 3932.609 ; gain = 420.164 ; free physical = 149569 ; free virtual = 218855
INFO: [Route 35-580] Design has 135 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|       Launch Clock       |      Capture Clock       |                                                 Pin                                                      |
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
| clk_out1_ember_fpga_clk_wiz_0 |clk_out1_ember_fpga_clk_wiz_0 |                               ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[0][23]/D|
| clk_out1_ember_fpga_clk_wiz_0 |clk_out1_ember_fpga_clk_wiz_0 |                               ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[1][20]/D|
| clk_out1_ember_fpga_clk_wiz_0 |clk_out1_ember_fpga_clk_wiz_0 |                               ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[2][20]/D|
| clk_out1_ember_fpga_clk_wiz_0 |clk_out1_ember_fpga_clk_wiz_0 |                               ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[0][26]/D|
| clk_out1_ember_fpga_clk_wiz_0 |clk_out1_ember_fpga_clk_wiz_0 |                               ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[0][21]/D|
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 2147
 Number of Nodes with overlaps = 378
 Number of Nodes with overlaps = 214
 Number of Nodes with overlaps = 112
 Number of Nodes with overlaps = 63
 Number of Nodes with overlaps = 22
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.022  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 219fb7d6d

Time (s): cpu = 00:07:47 ; elapsed = 00:02:21 . Memory (MB): peak = 3982.609 ; gain = 470.164 ; free physical = 149538 ; free virtual = 218830
Phase 4 Rip-up And Reroute | Checksum: 219fb7d6d

Time (s): cpu = 00:07:48 ; elapsed = 00:02:21 . Memory (MB): peak = 3982.609 ; gain = 470.164 ; free physical = 149536 ; free virtual = 218828

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 219fb7d6d

Time (s): cpu = 00:07:48 ; elapsed = 00:02:21 . Memory (MB): peak = 3982.609 ; gain = 470.164 ; free physical = 149525 ; free virtual = 218818

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 219fb7d6d

Time (s): cpu = 00:07:48 ; elapsed = 00:02:21 . Memory (MB): peak = 3982.609 ; gain = 470.164 ; free physical = 149520 ; free virtual = 218813
Phase 5 Delay and Skew Optimization | Checksum: 219fb7d6d

Time (s): cpu = 00:07:48 ; elapsed = 00:02:21 . Memory (MB): peak = 3982.609 ; gain = 470.164 ; free physical = 149508 ; free virtual = 218801

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1ad102380

Time (s): cpu = 00:07:50 ; elapsed = 00:02:22 . Memory (MB): peak = 3982.609 ; gain = 470.164 ; free physical = 149320 ; free virtual = 218609
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.022  | TNS=0.000  | WHS=-1.107 | THS=-132.971|


Phase 6.1.2 Lut RouteThru Assignment for hold
Phase 6.1.2 Lut RouteThru Assignment for hold | Checksum: 1ff214835

Time (s): cpu = 00:09:16 ; elapsed = 00:03:19 . Memory (MB): peak = 4789.609 ; gain = 1277.164 ; free physical = 150611 ; free virtual = 219915
Phase 6.1 Hold Fix Iter | Checksum: 1ff214835

Time (s): cpu = 00:09:16 ; elapsed = 00:03:19 . Memory (MB): peak = 4789.609 ; gain = 1277.164 ; free physical = 150611 ; free virtual = 219915
Phase 6 Post Hold Fix | Checksum: 208bff75e

Time (s): cpu = 00:09:16 ; elapsed = 00:03:19 . Memory (MB): peak = 4789.609 ; gain = 1277.164 ; free physical = 150612 ; free virtual = 219916

Phase 7 Timing Verification

Phase 7.1 Update Timing
Phase 7.1 Update Timing | Checksum: 2110ce814

Time (s): cpu = 00:09:19 ; elapsed = 00:03:20 . Memory (MB): peak = 4789.609 ; gain = 1277.164 ; free physical = 150507 ; free virtual = 219810
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.426 | TNS=-17.331| WHS=N/A    | THS=N/A    |

Phase 7 Timing Verification | Checksum: 2110ce814

Time (s): cpu = 00:09:19 ; elapsed = 00:03:20 . Memory (MB): peak = 4789.609 ; gain = 1277.164 ; free physical = 150497 ; free virtual = 219801

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.934937 %
  Global Horizontal Routing Utilization  = 1.02145 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 74.7748%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 88.2883%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_R_X23Y312 -> INT_R_X23Y312
East Dir 1x1 Area, Max Cong = 85.2941%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X28Y303 -> INT_L_X28Y303
West Dir 1x1 Area, Max Cong = 85.2941%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X24Y319 -> INT_L_X24Y319
   INT_L_X24Y317 -> INT_L_X24Y317

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 1
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 1
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 1

Phase 8 Route finalize | Checksum: 2110ce814

Time (s): cpu = 00:09:19 ; elapsed = 00:03:20 . Memory (MB): peak = 4789.609 ; gain = 1277.164 ; free physical = 150475 ; free virtual = 219779

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 2110ce814

Time (s): cpu = 00:09:19 ; elapsed = 00:03:20 . Memory (MB): peak = 4789.609 ; gain = 1277.164 ; free physical = 150459 ; free virtual = 219763

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 2060f54ec

Time (s): cpu = 00:09:20 ; elapsed = 00:03:20 . Memory (MB): peak = 4821.621 ; gain = 1309.176 ; free physical = 150489 ; free virtual = 219794

Phase 11 Incr Placement Change
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4821.621 ; gain = 0.000 ; free physical = 150692 ; free virtual = 219996
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.511. For the most accurate timing information please run report_timing.
Ending IncrPlace Task | Checksum: 496e5483

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 4821.621 ; gain = 0.000 ; free physical = 150787 ; free virtual = 220092
Phase 11 Incr Placement Change | Checksum: 2060f54ec

Time (s): cpu = 00:09:31 ; elapsed = 00:03:29 . Memory (MB): peak = 4821.621 ; gain = 1309.176 ; free physical = 150784 ; free virtual = 220089

Phase 12 Build RT Design
Phase 12 Build RT Design | Checksum: 979a6920

Time (s): cpu = 00:09:33 ; elapsed = 00:03:29 . Memory (MB): peak = 4821.621 ; gain = 1309.176 ; free physical = 150787 ; free virtual = 220091
Post Restoration Checksum: NetGraph: 63a2abe3 NumContArr: 567d1a01 Constraints: 0 Timing: 0

Phase 13 Router Initialization

Phase 13.1 Create Timer
Phase 13.1 Create Timer | Checksum: ba1fc5e4

Time (s): cpu = 00:09:33 ; elapsed = 00:03:30 . Memory (MB): peak = 4821.621 ; gain = 1309.176 ; free physical = 150759 ; free virtual = 220063

Phase 13.2 Fix Topology Constraints
Phase 13.2 Fix Topology Constraints | Checksum: ba1fc5e4

Time (s): cpu = 00:09:33 ; elapsed = 00:03:30 . Memory (MB): peak = 4821.621 ; gain = 1309.176 ; free physical = 150715 ; free virtual = 220019

Phase 13.3 Pre Route Cleanup
Phase 13.3 Pre Route Cleanup | Checksum: f131d10e

Time (s): cpu = 00:09:33 ; elapsed = 00:03:30 . Memory (MB): peak = 4821.621 ; gain = 1309.176 ; free physical = 150715 ; free virtual = 220019
 Number of Nodes with overlaps = 0

Phase 13.4 Update Timing
Phase 13.4 Update Timing | Checksum: 26c01dcb6

Time (s): cpu = 00:09:41 ; elapsed = 00:03:33 . Memory (MB): peak = 4821.621 ; gain = 1309.176 ; free physical = 149768 ; free virtual = 219074
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.540  | TNS=0.000  | WHS=-1.365 | THS=-1260.683|


Phase 13.5 Update Timing for Bus Skew

Phase 13.5.1 Update Timing
Phase 13.5.1 Update Timing | Checksum: 2035757d0

Time (s): cpu = 00:09:48 ; elapsed = 00:03:35 . Memory (MB): peak = 4821.621 ; gain = 1309.176 ; free physical = 150600 ; free virtual = 219905
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.540  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 13.5 Update Timing for Bus Skew | Checksum: 2263407e9

Time (s): cpu = 00:09:48 ; elapsed = 00:03:35 . Memory (MB): peak = 4821.621 ; gain = 1309.176 ; free physical = 150599 ; free virtual = 219903
Phase 13 Router Initialization | Checksum: 289528760

Time (s): cpu = 00:09:48 ; elapsed = 00:03:35 . Memory (MB): peak = 4821.621 ; gain = 1309.176 ; free physical = 150600 ; free virtual = 219905

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.915471 %
  Global Horizontal Routing Utilization  = 1.00327 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 271
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 90
  Number of Partially Routed Nets     = 181
  Number of Node Overlaps             = 0


Phase 14 Initial Routing

Phase 14.1 Global Routing
Phase 14.1 Global Routing | Checksum: 289528760

Time (s): cpu = 00:09:49 ; elapsed = 00:03:35 . Memory (MB): peak = 4821.621 ; gain = 1309.176 ; free physical = 150519 ; free virtual = 219824
Phase 14 Initial Routing | Checksum: f5fadce4

Time (s): cpu = 00:10:50 ; elapsed = 00:03:46 . Memory (MB): peak = 4821.621 ; gain = 1309.176 ; free physical = 150632 ; free virtual = 219937
INFO: [Route 35-580] Design has 260 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|       Launch Clock       |      Capture Clock       |                                                 Pin                                                      |
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
| clk_out1_ember_fpga_clk_wiz_0 |clk_out1_ember_fpga_clk_wiz_0 |                               ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[1][16]/D|
| clk_out1_ember_fpga_clk_wiz_0 |clk_out1_ember_fpga_clk_wiz_0 |                               ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[1][18]/D|
| clk_out1_ember_fpga_clk_wiz_0 |clk_out1_ember_fpga_clk_wiz_0 |                               ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[0][16]/D|
| clk_out1_ember_fpga_clk_wiz_0 |clk_out1_ember_fpga_clk_wiz_0 |                               ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[2][18]/D|
| clk_out1_ember_fpga_clk_wiz_0 |clk_out1_ember_fpga_clk_wiz_0 |                               ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[2][16]/D|
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 15 Rip-up And Reroute

Phase 15.1 Global Iteration 0
 Number of Nodes with overlaps = 1296
 Number of Nodes with overlaps = 359
 Number of Nodes with overlaps = 130
 Number of Nodes with overlaps = 63
 Number of Nodes with overlaps = 40
 Number of Nodes with overlaps = 18
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.010 | TNS=-0.010 | WHS=N/A    | THS=N/A    |

Phase 15.1 Global Iteration 0 | Checksum: 1d6006795

Time (s): cpu = 00:12:20 ; elapsed = 00:04:56 . Memory (MB): peak = 4821.621 ; gain = 1309.176 ; free physical = 150989 ; free virtual = 220294

Phase 15.2 Global Iteration 1
 Number of Nodes with overlaps = 437
 Number of Nodes with overlaps = 151
 Number of Nodes with overlaps = 112
 Number of Nodes with overlaps = 65
 Number of Nodes with overlaps = 25
 Number of Nodes with overlaps = 23
 Number of Nodes with overlaps = 14
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.222  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 15.2 Global Iteration 1 | Checksum: 1cc132944

Time (s): cpu = 00:12:41 ; elapsed = 00:05:40 . Memory (MB): peak = 4821.621 ; gain = 1309.176 ; free physical = 150945 ; free virtual = 220250
Phase 15 Rip-up And Reroute | Checksum: 1cc132944

Time (s): cpu = 00:12:41 ; elapsed = 00:05:40 . Memory (MB): peak = 4821.621 ; gain = 1309.176 ; free physical = 150945 ; free virtual = 220250

Phase 16 Delay and Skew Optimization

Phase 16.1 Delay CleanUp
Phase 16.1 Delay CleanUp | Checksum: 1cc132944

Time (s): cpu = 00:12:41 ; elapsed = 00:05:40 . Memory (MB): peak = 4821.621 ; gain = 1309.176 ; free physical = 150945 ; free virtual = 220250

Phase 16.2 Clock Skew Optimization
Phase 16.2 Clock Skew Optimization | Checksum: 1cc132944

Time (s): cpu = 00:12:41 ; elapsed = 00:05:40 . Memory (MB): peak = 4821.621 ; gain = 1309.176 ; free physical = 150945 ; free virtual = 220250
Phase 16 Delay and Skew Optimization | Checksum: 1cc132944

Time (s): cpu = 00:12:41 ; elapsed = 00:05:40 . Memory (MB): peak = 4821.621 ; gain = 1309.176 ; free physical = 150945 ; free virtual = 220250

Phase 17 Post Hold Fix

Phase 17.1 Hold Fix Iter

Phase 17.1.1 Update Timing
Phase 17.1.1 Update Timing | Checksum: 224cc5ec2

Time (s): cpu = 00:12:43 ; elapsed = 00:05:43 . Memory (MB): peak = 4821.621 ; gain = 1309.176 ; free physical = 150945 ; free virtual = 220250
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.222  | TNS=0.000  | WHS=-1.026 | THS=-50.260|

Phase 17.1 Hold Fix Iter | Checksum: 9d57d454

Time (s): cpu = 00:13:09 ; elapsed = 00:05:54 . Memory (MB): peak = 4821.621 ; gain = 1309.176 ; free physical = 150761 ; free virtual = 220073
Phase 17 Post Hold Fix | Checksum: 695ed000

Time (s): cpu = 00:13:09 ; elapsed = 00:05:54 . Memory (MB): peak = 4821.621 ; gain = 1309.176 ; free physical = 150764 ; free virtual = 220076

Phase 18 Timing Verification

Phase 18.1 Update Timing
Phase 18.1 Update Timing | Checksum: a2f9920e

Time (s): cpu = 00:13:11 ; elapsed = 00:05:57 . Memory (MB): peak = 4821.621 ; gain = 1309.176 ; free physical = 150630 ; free virtual = 219942
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.455 | TNS=-2.083 | WHS=N/A    | THS=N/A    |

Phase 18 Timing Verification | Checksum: a2f9920e

Time (s): cpu = 00:13:11 ; elapsed = 00:05:57 . Memory (MB): peak = 4821.621 ; gain = 1309.176 ; free physical = 150619 ; free virtual = 219931

Phase 19 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.960318 %
  Global Horizontal Routing Utilization  = 1.02346 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 81.0811%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 73.8739%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 85.2941%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X28Y303 -> INT_L_X28Y303
West Dir 1x1 Area, Max Cong = 76.4706%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 1
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 19 Route finalize | Checksum: a2f9920e

Time (s): cpu = 00:13:11 ; elapsed = 00:05:57 . Memory (MB): peak = 4821.621 ; gain = 1309.176 ; free physical = 150528 ; free virtual = 219840

Phase 20 Verifying routed nets

 Verification completed successfully
Phase 20 Verifying routed nets | Checksum: a2f9920e

Time (s): cpu = 00:13:11 ; elapsed = 00:05:57 . Memory (MB): peak = 4821.621 ; gain = 1309.176 ; free physical = 150448 ; free virtual = 219760

Phase 21 Depositing Routes
Phase 21 Depositing Routes | Checksum: 10c960293

Time (s): cpu = 00:13:12 ; elapsed = 00:05:58 . Memory (MB): peak = 4821.621 ; gain = 1309.176 ; free physical = 150226 ; free virtual = 219539

Phase 22 Post Router Timing
INFO: [Route 35-20] Post Routing Timing Summary | WNS=-0.454 | TNS=-2.074 | WHS=0.051  | THS=0.000  |

Phase 22 Post Router Timing | Checksum: 13512b2ec

Time (s): cpu = 00:13:18 ; elapsed = 00:06:02 . Memory (MB): peak = 4821.621 ; gain = 1309.176 ; free physical = 150028 ; free virtual = 219340
WARNING: [Route 35-39] The design did not meet timing requirements. Please run report_timing_summary for detailed reports.
Resolution: Verify that the timing was met or had small violations at all previous steps (synthesis, placement, power_opt, and phys_opt). Run report_timing_summary and analyze individual timing paths.
INFO: [Route 35-253] TNS is the sum of the worst slack violation on every endpoint in the design. Review the paths with the biggest WNS violations in the timing reports and modify your constraints or your design to improve both WNS and TNS.
INFO: [Route 72-16] Aggressive Explore Summary
+------+--------+---------+--------+-----+--------+--------------+-------------------+
| Pass |  WNS   |   TNS   |  WHS   | THS | Status | Elapsed Time | Solution Selected |
+------+--------+---------+--------+-----+--------+--------------+-------------------+
|  1   | -1.426 | -17.331 | -1.107 |  -  |  Pass  |   00:03:05   |                   |
+------+--------+---------+--------+-----+--------+--------------+-------------------+
|  2   | -0.455 | -2.083  | -1.026 |  -  |  Pass  |   00:02:28   |         x         |
+------+--------+---------+--------+-----+--------+--------------+-------------------+

INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:13:18 ; elapsed = 00:06:03 . Memory (MB): peak = 4821.621 ; gain = 1309.176 ; free physical = 150305 ; free virtual = 219617

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
130 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:13:24 ; elapsed = 00:06:05 . Memory (MB): peak = 4821.621 ; gain = 1339.660 ; free physical = 150307 ; free virtual = 219620
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 4821.621 ; gain = 0.000 ; free physical = 150239 ; free virtual = 219565
INFO: [Common 17-1381] The checkpoint '/sim2/akashl/ember-fpga/ember-genesys2.runs/impl_1/ember_fpga_wrapper_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 4821.621 ; gain = 0.000 ; free physical = 150226 ; free virtual = 219542
INFO: [runtcl-4] Executing : report_drc -file ember_fpga_wrapper_drc_routed.rpt -pb ember_fpga_wrapper_drc_routed.pb -rpx ember_fpga_wrapper_drc_routed.rpx
Command: report_drc -file ember_fpga_wrapper_drc_routed.rpt -pb ember_fpga_wrapper_drc_routed.pb -rpx ember_fpga_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /sim2/akashl/ember-fpga/ember-genesys2.runs/impl_1/ember_fpga_wrapper_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:08 ; elapsed = 00:00:13 . Memory (MB): peak = 4831.707 ; gain = 10.086 ; free physical = 150202 ; free virtual = 219520
INFO: [runtcl-4] Executing : report_methodology -file ember_fpga_wrapper_methodology_drc_routed.rpt -pb ember_fpga_wrapper_methodology_drc_routed.pb -rpx ember_fpga_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file ember_fpga_wrapper_methodology_drc_routed.rpt -pb ember_fpga_wrapper_methodology_drc_routed.pb -rpx ember_fpga_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /sim2/akashl/ember-fpga/ember-genesys2.runs/impl_1/ember_fpga_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 4831.707 ; gain = 0.000 ; free physical = 150962 ; free virtual = 220278
INFO: [runtcl-4] Executing : report_power -file ember_fpga_wrapper_power_routed.rpt -pb ember_fpga_wrapper_power_summary_routed.pb -rpx ember_fpga_wrapper_power_routed.rpx
Command: report_power -file ember_fpga_wrapper_power_routed.rpt -pb ember_fpga_wrapper_power_summary_routed.pb -rpx ember_fpga_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
142 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 4856.824 ; gain = 25.117 ; free physical = 150950 ; free virtual = 220270
INFO: [runtcl-4] Executing : report_route_status -file ember_fpga_wrapper_route_status.rpt -pb ember_fpga_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file ember_fpga_wrapper_timing_summary_routed.rpt -pb ember_fpga_wrapper_timing_summary_routed.pb -rpx ember_fpga_wrapper_timing_summary_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file ember_fpga_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file ember_fpga_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file ember_fpga_wrapper_bus_skew_routed.rpt -pb ember_fpga_wrapper_bus_skew_routed.pb -rpx ember_fpga_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-1540] The version limit for your license is '2020.12' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [Vivado_Tcl 4-241] Physical synthesis in post route mode ( 100.0% nets are fully routed)
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4856.824 ; gain = 0.000 ; free physical = 150931 ; free virtual = 220254

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-668] Current Timing Summary | WNS=-0.454 | TNS=-2.074 | WHS=0.051 | THS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 18c65f599

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 4856.824 ; gain = 0.000 ; free physical = 150918 ; free virtual = 220241

Phase 2 Critical Path Optimization
INFO: [Physopt 32-668] Current Timing Summary | WNS=-0.454 | TNS=-2.074 | WHS=0.051 | THS=0.000 |
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_out1_ember_fpga_clk_wiz_0. Processed net: ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/prdata_sr[158].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_out1_ember_fpga_clk_wiz_0. Processed net: ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/prdata_sr_d[158].
INFO: [Physopt 32-710] Processed net ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/prdata_sr_d[158]. Critical path length was reduced through logic transformation on cell ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/prdata_sr[158]_i_1_comp.
INFO: [Physopt 32-952] Improved path group WNS = -0.357. Path group: clk_out1_ember_fpga_clk_wiz_0. Processed net: ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/prdata_sr[158]_i_2_n_0.
INFO: [Physopt 32-663] Processed net ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/rangei_reg[3]_rep__0_0.  Re-placed instance ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/rangei_reg[3]_rep__0
INFO: [Physopt 32-952] Improved path group WNS = -0.321. Path group: clk_out1_ember_fpga_clk_wiz_0. Processed net: ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/rangei_reg[3]_rep__0_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_out1_ember_fpga_clk_wiz_0. Processed net: ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/rangei_reg[3]_rep_1.
INFO: [Physopt 32-952] Improved path group WNS = -0.194. Path group: clk_out1_ember_fpga_clk_wiz_0. Processed net: ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/rangei_reg[3]_0[71].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_out1_ember_fpga_clk_wiz_0. Processed net: ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/Q[0].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_out1_ember_fpga_clk_wiz_0. Processed net: ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/FSM_sequential_state[0]_i_1_n_0.
INFO: [Physopt 32-710] Processed net ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/FSM_sequential_state[0]_i_1_n_0. Critical path length was reduced through logic transformation on cell ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/FSM_sequential_state[0]_i_1_comp.
INFO: [Physopt 32-952] Improved path group WNS = -0.168. Path group: clk_out1_ember_fpga_clk_wiz_0. Processed net: ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/FSM_sequential_state[0]_i_2_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_out1_ember_fpga_clk_wiz_0. Processed net: ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/prdata_sr[156].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_out1_ember_fpga_clk_wiz_0. Processed net: ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/prdata_sr_d[156].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_out1_ember_fpga_clk_wiz_0. Processed net: ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/rangei_reg[3]_0[69].
INFO: [Physopt 32-710] Processed net ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/rangei_reg[3]_0[69]. Critical path length was reduced through logic transformation on cell ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/rangei[1]_i_1_comp.
INFO: [Physopt 32-952] Improved path group WNS = -0.106. Path group: clk_out1_ember_fpga_clk_wiz_0. Processed net: ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/rangei[3]_i_2_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_out1_ember_fpga_clk_wiz_0. Processed net: ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/prdata_sr[157].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_out1_ember_fpga_clk_wiz_0. Processed net: ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/prdata_sr_d[157].
INFO: [Physopt 32-710] Processed net ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/prdata_sr_d[157]. Critical path length was reduced through logic transformation on cell ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/prdata_sr[157]_i_1_comp.
INFO: [Physopt 32-952] Improved path group WNS = -0.102. Path group: clk_out1_ember_fpga_clk_wiz_0. Processed net: ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/prdata_sr[157]_i_2_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_out1_ember_fpga_clk_wiz_0. Processed net: ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/state[3].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_out1_ember_fpga_clk_wiz_0. Processed net: ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/FSM_sequential_state[3]_i_1_n_0.
INFO: [Physopt 32-710] Processed net ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/FSM_sequential_state[3]_i_1_n_0. Critical path length was reduced through logic transformation on cell ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/FSM_sequential_state[3]_i_1_comp.
INFO: [Physopt 32-952] Improved path group WNS = -0.022. Path group: clk_out1_ember_fpga_clk_wiz_0. Processed net: ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/FSM_sequential_state[3]_i_2_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_out1_ember_fpga_clk_wiz_0. Processed net: ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/Q[1].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_out1_ember_fpga_clk_wiz_0. Processed net: ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/FSM_sequential_state[1]_i_1_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_out1_ember_fpga_clk_wiz_0. Processed net: ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/FSM_sequential_state[1]_i_6_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_out1_ember_fpga_clk_wiz_0. Processed net: ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/FSM_sequential_state[1]_i_17_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_out1_ember_fpga_clk_wiz_0. Processed net: ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/FSM_sequential_state[1]_i_38_n_0.
INFO: [Physopt 32-710] Processed net ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/FSM_sequential_state[1]_i_38_n_0. Critical path length was reduced through logic transformation on cell ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/FSM_sequential_state[1]_i_38_comp.
INFO: [Physopt 32-952] Improved path group WNS = -0.015. Path group: clk_out1_ember_fpga_clk_wiz_0. Processed net: ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/FSM_sequential_state[1]_i_73_n_0.
INFO: [Physopt 32-952] Improved path group WNS = -0.012. Path group: clk_out1_ember_fpga_clk_wiz_0. Processed net: ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/rangei_reg[3]_0[71].
INFO: [Physopt 32-663] Processed net ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/rangei_reg[3]_1[2].  Re-placed instance ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/rangei_reg[2]
INFO: [Physopt 32-952] Improved path group WNS = -0.001. Path group: clk_out1_ember_fpga_clk_wiz_0. Processed net: ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/rangei_reg[3]_1[2].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_out1_ember_fpga_clk_wiz_0. Processed net: ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/FSM_sequential_state[1]_i_40_n_0.
INFO: [Physopt 32-735] Processed net ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/FSM_sequential_state[1]_i_73_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-668] Current Timing Summary | WNS=0.023 | TNS=0.000 | WHS=0.004 | THS=0.000 |
INFO: [Physopt 32-668] Current Timing Summary | WNS=0.023 | TNS=0.000 | WHS=0.004 | THS=0.000 |
Phase 2 Critical Path Optimization | Checksum: 18c65f599

Time (s): cpu = 00:01:39 ; elapsed = 00:01:33 . Memory (MB): peak = 4856.824 ; gain = 0.000 ; free physical = 150710 ; free virtual = 220032
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 4856.824 ; gain = 0.000 ; free physical = 150710 ; free virtual = 220032
INFO: [Physopt 32-669] Post Physical Optimization Timing Summary | WNS=0.023 | TNS=0.000 | WHS=0.004 | THS=0.000 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Critical Path  |          0.477  |          2.074  |            0  |              0  |                    11  |           0  |           1  |  00:01:29  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4856.824 ; gain = 0.000 ; free physical = 150710 ; free virtual = 220032
Ending Physical Synthesis Task | Checksum: 22982c00c

Time (s): cpu = 00:01:39 ; elapsed = 00:01:33 . Memory (MB): peak = 4856.824 ; gain = 0.000 ; free physical = 150710 ; free virtual = 220032
INFO: [Common 17-83] Releasing license: Implementation
50 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:01:41 ; elapsed = 00:01:34 . Memory (MB): peak = 4856.824 ; gain = 0.000 ; free physical = 150858 ; free virtual = 220180
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.95 . Memory (MB): peak = 4856.824 ; gain = 0.000 ; free physical = 150796 ; free virtual = 220134
INFO: [Common 17-1381] The checkpoint '/sim2/akashl/ember-fpga/ember-genesys2.runs/impl_1/ember_fpga_wrapper_postroute_physopt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -warn_on_violation -file ember_fpga_wrapper_timing_summary_postroute_physopted.rpt -pb ember_fpga_wrapper_timing_summary_postroute_physopted.pb -rpx ember_fpga_wrapper_timing_summary_postroute_physopted.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file ember_fpga_wrapper_bus_skew_postroute_physopted.rpt -pb ember_fpga_wrapper_bus_skew_postroute_physopted.pb -rpx ember_fpga_wrapper_bus_skew_postroute_physopted.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Command: write_bitstream -force ember_fpga_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-1540] The version limit for your license is '2020.12' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./ember_fpga_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-118] WebTalk data collection is enabled (User setting is ON. Install Setting is ON.).
INFO: [Common 17-186] '/sim2/akashl/ember-fpga/ember-genesys2.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Fri Feb 10 14:39:37 2023. For additional details about this file, please refer to the WebTalk help file at /cad/xilinx/vivado/2020.2/Vivado/2020.2/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
69 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:28 ; elapsed = 00:00:43 . Memory (MB): peak = 4912.859 ; gain = 8.012 ; free physical = 151476 ; free virtual = 220815
INFO: [Common 17-206] Exiting Vivado at Fri Feb 10 14:39:39 2023...
