--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 2 -n
3 -fastpaths -xml BRAM_TEST.twx BRAM_TEST.ncd -o BRAM_TEST.twr BRAM_TEST.pcf
-ucf uart.ucf

Design file:              BRAM_TEST.ncd
Physical constraint file: BRAM_TEST.pcf
Device,package,speed:     xc6slx45,csg324,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: NET "clk_100_BUFGP/IBUFG" PERIOD = 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 460 paths analyzed, 73 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.797ns.
--------------------------------------------------------------------------------

Paths for end point cd10/counter_3 (SLICE_X30Y63.SR), 17 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.203ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cd10/counter_5 (FF)
  Destination:          cd10/counter_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.723ns (Levels of Logic = 2)
  Clock Path Skew:      -0.039ns (0.710 - 0.749)
  Source Clock:         clk_100_BUFGP rising at 0.000ns
  Destination Clock:    clk_100_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cd10/counter_5 to cd10/counter_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y64.BQ      Tcko                  0.525   cd10/counter<7>
                                                       cd10/counter_5
    SLICE_X32Y65.C2      net (fanout=2)        0.947   cd10/counter<5>
    SLICE_X32Y65.C       Tilo                  0.235   cd10/GND_2_o_GND_2_o_equal_3_o<16>1
                                                       cd10/GND_2_o_GND_2_o_equal_3_o<16>1
    SLICE_X32Y65.A1      net (fanout=1)        0.532   cd10/GND_2_o_GND_2_o_equal_3_o<16>
    SLICE_X32Y65.A       Tilo                  0.235   cd10/GND_2_o_GND_2_o_equal_3_o<16>1
                                                       cd10/GND_2_o_GND_2_o_equal_3_o<16>4
    SLICE_X30Y63.SR      net (fanout=6)        0.779   cd10/GND_2_o_GND_2_o_equal_3_o
    SLICE_X30Y63.CLK     Tsrck                 0.470   cd10/counter<3>
                                                       cd10/counter_3
    -------------------------------------------------  ---------------------------
    Total                                      3.723ns (1.465ns logic, 2.258ns route)
                                                       (39.3% logic, 60.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.348ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cd10/counter_1 (FF)
  Destination:          cd10/counter_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.617ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_100_BUFGP rising at 0.000ns
  Destination Clock:    clk_100_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cd10/counter_1 to cd10/counter_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y63.BQ      Tcko                  0.525   cd10/counter<3>
                                                       cd10/counter_1
    SLICE_X32Y65.C3      net (fanout=2)        0.841   cd10/counter<1>
    SLICE_X32Y65.C       Tilo                  0.235   cd10/GND_2_o_GND_2_o_equal_3_o<16>1
                                                       cd10/GND_2_o_GND_2_o_equal_3_o<16>1
    SLICE_X32Y65.A1      net (fanout=1)        0.532   cd10/GND_2_o_GND_2_o_equal_3_o<16>
    SLICE_X32Y65.A       Tilo                  0.235   cd10/GND_2_o_GND_2_o_equal_3_o<16>1
                                                       cd10/GND_2_o_GND_2_o_equal_3_o<16>4
    SLICE_X30Y63.SR      net (fanout=6)        0.779   cd10/GND_2_o_GND_2_o_equal_3_o
    SLICE_X30Y63.CLK     Tsrck                 0.470   cd10/counter<3>
                                                       cd10/counter_3
    -------------------------------------------------  ---------------------------
    Total                                      3.617ns (1.465ns logic, 2.152ns route)
                                                       (40.5% logic, 59.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.365ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cd10/counter_2 (FF)
  Destination:          cd10/counter_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.600ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_100_BUFGP rising at 0.000ns
  Destination Clock:    clk_100_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cd10/counter_2 to cd10/counter_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y63.CQ      Tcko                  0.525   cd10/counter<3>
                                                       cd10/counter_2
    SLICE_X32Y65.C4      net (fanout=2)        0.824   cd10/counter<2>
    SLICE_X32Y65.C       Tilo                  0.235   cd10/GND_2_o_GND_2_o_equal_3_o<16>1
                                                       cd10/GND_2_o_GND_2_o_equal_3_o<16>1
    SLICE_X32Y65.A1      net (fanout=1)        0.532   cd10/GND_2_o_GND_2_o_equal_3_o<16>
    SLICE_X32Y65.A       Tilo                  0.235   cd10/GND_2_o_GND_2_o_equal_3_o<16>1
                                                       cd10/GND_2_o_GND_2_o_equal_3_o<16>4
    SLICE_X30Y63.SR      net (fanout=6)        0.779   cd10/GND_2_o_GND_2_o_equal_3_o
    SLICE_X30Y63.CLK     Tsrck                 0.470   cd10/counter<3>
                                                       cd10/counter_3
    -------------------------------------------------  ---------------------------
    Total                                      3.600ns (1.465ns logic, 2.135ns route)
                                                       (40.7% logic, 59.3% route)

--------------------------------------------------------------------------------

Paths for end point cd10/counter_2 (SLICE_X30Y63.SR), 17 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.212ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cd10/counter_5 (FF)
  Destination:          cd10/counter_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.714ns (Levels of Logic = 2)
  Clock Path Skew:      -0.039ns (0.710 - 0.749)
  Source Clock:         clk_100_BUFGP rising at 0.000ns
  Destination Clock:    clk_100_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cd10/counter_5 to cd10/counter_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y64.BQ      Tcko                  0.525   cd10/counter<7>
                                                       cd10/counter_5
    SLICE_X32Y65.C2      net (fanout=2)        0.947   cd10/counter<5>
    SLICE_X32Y65.C       Tilo                  0.235   cd10/GND_2_o_GND_2_o_equal_3_o<16>1
                                                       cd10/GND_2_o_GND_2_o_equal_3_o<16>1
    SLICE_X32Y65.A1      net (fanout=1)        0.532   cd10/GND_2_o_GND_2_o_equal_3_o<16>
    SLICE_X32Y65.A       Tilo                  0.235   cd10/GND_2_o_GND_2_o_equal_3_o<16>1
                                                       cd10/GND_2_o_GND_2_o_equal_3_o<16>4
    SLICE_X30Y63.SR      net (fanout=6)        0.779   cd10/GND_2_o_GND_2_o_equal_3_o
    SLICE_X30Y63.CLK     Tsrck                 0.461   cd10/counter<3>
                                                       cd10/counter_2
    -------------------------------------------------  ---------------------------
    Total                                      3.714ns (1.456ns logic, 2.258ns route)
                                                       (39.2% logic, 60.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.357ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cd10/counter_1 (FF)
  Destination:          cd10/counter_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.608ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_100_BUFGP rising at 0.000ns
  Destination Clock:    clk_100_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cd10/counter_1 to cd10/counter_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y63.BQ      Tcko                  0.525   cd10/counter<3>
                                                       cd10/counter_1
    SLICE_X32Y65.C3      net (fanout=2)        0.841   cd10/counter<1>
    SLICE_X32Y65.C       Tilo                  0.235   cd10/GND_2_o_GND_2_o_equal_3_o<16>1
                                                       cd10/GND_2_o_GND_2_o_equal_3_o<16>1
    SLICE_X32Y65.A1      net (fanout=1)        0.532   cd10/GND_2_o_GND_2_o_equal_3_o<16>
    SLICE_X32Y65.A       Tilo                  0.235   cd10/GND_2_o_GND_2_o_equal_3_o<16>1
                                                       cd10/GND_2_o_GND_2_o_equal_3_o<16>4
    SLICE_X30Y63.SR      net (fanout=6)        0.779   cd10/GND_2_o_GND_2_o_equal_3_o
    SLICE_X30Y63.CLK     Tsrck                 0.461   cd10/counter<3>
                                                       cd10/counter_2
    -------------------------------------------------  ---------------------------
    Total                                      3.608ns (1.456ns logic, 2.152ns route)
                                                       (40.4% logic, 59.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.374ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cd10/counter_2 (FF)
  Destination:          cd10/counter_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.591ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_100_BUFGP rising at 0.000ns
  Destination Clock:    clk_100_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cd10/counter_2 to cd10/counter_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y63.CQ      Tcko                  0.525   cd10/counter<3>
                                                       cd10/counter_2
    SLICE_X32Y65.C4      net (fanout=2)        0.824   cd10/counter<2>
    SLICE_X32Y65.C       Tilo                  0.235   cd10/GND_2_o_GND_2_o_equal_3_o<16>1
                                                       cd10/GND_2_o_GND_2_o_equal_3_o<16>1
    SLICE_X32Y65.A1      net (fanout=1)        0.532   cd10/GND_2_o_GND_2_o_equal_3_o<16>
    SLICE_X32Y65.A       Tilo                  0.235   cd10/GND_2_o_GND_2_o_equal_3_o<16>1
                                                       cd10/GND_2_o_GND_2_o_equal_3_o<16>4
    SLICE_X30Y63.SR      net (fanout=6)        0.779   cd10/GND_2_o_GND_2_o_equal_3_o
    SLICE_X30Y63.CLK     Tsrck                 0.461   cd10/counter<3>
                                                       cd10/counter_2
    -------------------------------------------------  ---------------------------
    Total                                      3.591ns (1.456ns logic, 2.135ns route)
                                                       (40.5% logic, 59.5% route)

--------------------------------------------------------------------------------

Paths for end point cd10/counter_1 (SLICE_X30Y63.SR), 17 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.223ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cd10/counter_5 (FF)
  Destination:          cd10/counter_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.703ns (Levels of Logic = 2)
  Clock Path Skew:      -0.039ns (0.710 - 0.749)
  Source Clock:         clk_100_BUFGP rising at 0.000ns
  Destination Clock:    clk_100_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cd10/counter_5 to cd10/counter_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y64.BQ      Tcko                  0.525   cd10/counter<7>
                                                       cd10/counter_5
    SLICE_X32Y65.C2      net (fanout=2)        0.947   cd10/counter<5>
    SLICE_X32Y65.C       Tilo                  0.235   cd10/GND_2_o_GND_2_o_equal_3_o<16>1
                                                       cd10/GND_2_o_GND_2_o_equal_3_o<16>1
    SLICE_X32Y65.A1      net (fanout=1)        0.532   cd10/GND_2_o_GND_2_o_equal_3_o<16>
    SLICE_X32Y65.A       Tilo                  0.235   cd10/GND_2_o_GND_2_o_equal_3_o<16>1
                                                       cd10/GND_2_o_GND_2_o_equal_3_o<16>4
    SLICE_X30Y63.SR      net (fanout=6)        0.779   cd10/GND_2_o_GND_2_o_equal_3_o
    SLICE_X30Y63.CLK     Tsrck                 0.450   cd10/counter<3>
                                                       cd10/counter_1
    -------------------------------------------------  ---------------------------
    Total                                      3.703ns (1.445ns logic, 2.258ns route)
                                                       (39.0% logic, 61.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.368ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cd10/counter_1 (FF)
  Destination:          cd10/counter_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.597ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_100_BUFGP rising at 0.000ns
  Destination Clock:    clk_100_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cd10/counter_1 to cd10/counter_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y63.BQ      Tcko                  0.525   cd10/counter<3>
                                                       cd10/counter_1
    SLICE_X32Y65.C3      net (fanout=2)        0.841   cd10/counter<1>
    SLICE_X32Y65.C       Tilo                  0.235   cd10/GND_2_o_GND_2_o_equal_3_o<16>1
                                                       cd10/GND_2_o_GND_2_o_equal_3_o<16>1
    SLICE_X32Y65.A1      net (fanout=1)        0.532   cd10/GND_2_o_GND_2_o_equal_3_o<16>
    SLICE_X32Y65.A       Tilo                  0.235   cd10/GND_2_o_GND_2_o_equal_3_o<16>1
                                                       cd10/GND_2_o_GND_2_o_equal_3_o<16>4
    SLICE_X30Y63.SR      net (fanout=6)        0.779   cd10/GND_2_o_GND_2_o_equal_3_o
    SLICE_X30Y63.CLK     Tsrck                 0.450   cd10/counter<3>
                                                       cd10/counter_1
    -------------------------------------------------  ---------------------------
    Total                                      3.597ns (1.445ns logic, 2.152ns route)
                                                       (40.2% logic, 59.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.385ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cd10/counter_2 (FF)
  Destination:          cd10/counter_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.580ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_100_BUFGP rising at 0.000ns
  Destination Clock:    clk_100_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cd10/counter_2 to cd10/counter_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y63.CQ      Tcko                  0.525   cd10/counter<3>
                                                       cd10/counter_2
    SLICE_X32Y65.C4      net (fanout=2)        0.824   cd10/counter<2>
    SLICE_X32Y65.C       Tilo                  0.235   cd10/GND_2_o_GND_2_o_equal_3_o<16>1
                                                       cd10/GND_2_o_GND_2_o_equal_3_o<16>1
    SLICE_X32Y65.A1      net (fanout=1)        0.532   cd10/GND_2_o_GND_2_o_equal_3_o<16>
    SLICE_X32Y65.A       Tilo                  0.235   cd10/GND_2_o_GND_2_o_equal_3_o<16>1
                                                       cd10/GND_2_o_GND_2_o_equal_3_o<16>4
    SLICE_X30Y63.SR      net (fanout=6)        0.779   cd10/GND_2_o_GND_2_o_equal_3_o
    SLICE_X30Y63.CLK     Tsrck                 0.450   cd10/counter<3>
                                                       cd10/counter_1
    -------------------------------------------------  ---------------------------
    Total                                      3.580ns (1.445ns logic, 2.135ns route)
                                                       (40.4% logic, 59.6% route)

--------------------------------------------------------------------------------

Hold Paths: NET "clk_100_BUFGP/IBUFG" PERIOD = 10 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point cd10/clk_s (SLICE_X29Y62.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.450ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cd10/clk_s (FF)
  Destination:          cd10/clk_s (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.450ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_100_BUFGP rising at 10.000ns
  Destination Clock:    clk_100_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: cd10/clk_s to cd10/clk_s
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y62.DQ      Tcko                  0.198   cd10/clk_s
                                                       cd10/clk_s
    SLICE_X29Y62.D6      net (fanout=3)        0.037   cd10/clk_s
    SLICE_X29Y62.CLK     Tah         (-Th)    -0.215   cd10/clk_s
                                                       cd10/clk_s_INV_3_o1_INV_0
                                                       cd10/clk_s
    -------------------------------------------------  ---------------------------
    Total                                      0.450ns (0.413ns logic, 0.037ns route)
                                                       (91.8% logic, 8.2% route)

--------------------------------------------------------------------------------

Paths for end point cd10/counter_16 (SLICE_X30Y67.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.503ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cd10/counter_16 (FF)
  Destination:          cd10/counter_16 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.503ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_100_BUFGP rising at 10.000ns
  Destination Clock:    clk_100_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: cd10/counter_16 to cd10/counter_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y67.AQ      Tcko                  0.234   cd10/counter<16>
                                                       cd10/counter_16
    SLICE_X30Y67.A6      net (fanout=2)        0.026   cd10/counter<16>
    SLICE_X30Y67.CLK     Tah         (-Th)    -0.243   cd10/counter<16>
                                                       cd10/counter<16>_rt
                                                       cd10/Mcount_counter_xor<16>
                                                       cd10/counter_16
    -------------------------------------------------  ---------------------------
    Total                                      0.503ns (0.477ns logic, 0.026ns route)
                                                       (94.8% logic, 5.2% route)

--------------------------------------------------------------------------------

Paths for end point cd10/counter_9 (SLICE_X30Y65.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.537ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cd10/counter_9 (FF)
  Destination:          cd10/counter_9 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.537ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_100_BUFGP rising at 10.000ns
  Destination Clock:    clk_100_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: cd10/counter_9 to cd10/counter_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y65.BQ      Tcko                  0.234   cd10/counter<11>
                                                       cd10/counter_9
    SLICE_X30Y65.B5      net (fanout=2)        0.066   cd10/counter<9>
    SLICE_X30Y65.CLK     Tah         (-Th)    -0.237   cd10/counter<11>
                                                       cd10/counter<9>_rt
                                                       cd10/Mcount_counter_cy<11>
                                                       cd10/counter_9
    -------------------------------------------------  ---------------------------
    Total                                      0.537ns (0.471ns logic, 0.066ns route)
                                                       (87.7% logic, 12.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "clk_100_BUFGP/IBUFG" PERIOD = 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 7.334ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_100_BUFGP/BUFG/I0
  Logical resource: clk_100_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y4.I0
  Clock network: clk_100_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 9.520ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: cd10/counter<3>/CLK
  Logical resource: cd10/counter_0/CK
  Location pin: SLICE_X30Y63.CLK
  Clock network: clk_100_BUFGP
--------------------------------------------------------------------------------
Slack: 9.520ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: cd10/counter<3>/CLK
  Logical resource: cd10/counter_1/CK
  Location pin: SLICE_X30Y63.CLK
  Clock network: clk_100_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk_100
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_100        |    3.797|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 460 paths, 0 nets, and 55 connections

Design statistics:
   Minimum period:   3.797ns{1}   (Maximum frequency: 263.366MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Jul 20 07:49:36 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 462 MB



