::****************************************************************************::
:: Copyright (c) 1999-2019  Digital Core Design sp. z o.o. sp. k. (DCD)       ::
::****************************************************************************::
:: Please review the terms of the license agreement before using this product ::
:: If  you  are  not an authorized user, please destroy this source code file ::
:: and  notify  DCD  immediately  that  you  inadvertently   received   an    ::
:: unauthorized copy.                                                         ::
::****************************************************************************::

Supplied Files 
::::::::::::::
   readme.txt            	  : This file
   SLA_Install_v3.pdf             : License file
   .\DOC\
      dlin_spec.pdf               : DLIN specification
   .\SOURCE
      chipdlin.v                  : Verilog wrapper file
      chipdlin.xdc                : Timming Constraints File
      dlin.v                      : Verilog DLIN module file
      DAXIWRAP.V                  : AXI bus wrapper
      dlin.edn                    : DLIN netlist file
   .\IP_PACKAGE                   : DLIN component for Vivado
   .\EXAMPLE                      : Example design with Zynq and DLIN


Support
::::::::::::::
   Although  every  effort  has  been  made  to ensure that this core functions
   correctly,  if  a problem is encountered please contact Digital Core Design:

      Technical Support Hotline   : +48-32-2828266
      Fax                         : +48-32-2827437
      E-mail                      : support@dcd.com.pl
