{
    "interface_ports": [
        {
            "name": "test_injector_s_axis",
            "type": "axi_stream",
            "mode": "slave",
            "parameters": { 
                "tdata_width": 64,
                "tdest_width": 2                     
            },
            "port_maps": {
                "tdata": "s_axis_tdata",
                "tvalid": "s_axis_tvalid",
                "tready": "s_axis_tready",
                "tlast": "s_axis_tlast",
                "tdest": "s_axis_tdest"
            }
        },
        { 
            "name": "clk",
            "type": "wire",
            "width": 1,
            "mode": "input"
        },
        {
            "name": "rst",
            "type": "wire",
            "width": 1,
            "mode": "input"
        }
    ],
    "components": [
        {
            "name": "test_master_0",            
            "spec_path": "./examples/shared-components/test_master.json",
            "src_path": "./examples/shared-components/test_master.sv",
            "parameters": {
                "DATA_WIDTH": 32
            }
        },
        {
            "name": "axi_stream_memory_0",            
            "spec_path": "./examples/shared-components/axi_stream_memory.json",
            "src_path": "./examples/shared-components/axi_stream_memory.sv",
            "parameters": {
                "DATA_WIDTH": 32
            }
        },
        {
            "name": "mock_accelerator_0",            
            "spec_path": "./examples/shared-components/mock_accelerator.json",
            "src_path": "./examples/shared-components/mock_accelerator.sv",
            "parameters": {
                "DATA_WIDTH": 32,
                "COMPUTE_LATENCY": 10
            }
        }
    ],
    "connections": [
        {
            "name" : "test_injector_to_master",
            "src": "this.test_injector_s_axis",
            "dsts": ["test_master_0.s_axis"]
        },
        {
            "name" : "clk_connection",
            "src": "this.clk",
            "dsts": ["test_master_0.aclk", "axi_stream_memory_0.aclk"]
        },
        {
            "name" : "rst_connection",
            "src": "this.rst",
            "dsts": ["test_master_0.aresetn", "axi_stream_memory_0.aresetn"]
        },
        {
            "name" : "master_to_memory",
            "src": "test_master_0.m_axis",
            "dsts": ["axi_stream_memory_0.s_axis"]
        }       
        
    ]
    
}