#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Thu Sep 19 14:20:55 2019
# Process ID: 4316
# Current directory: /home/alumnos/e359697/arq0_p1
# Command line: vivado
# Log file: /home/alumnos/e359697/arq0_p1/vivado.log
# Journal file: /home/alumnos/e359697/arq0_p1/vivado.jou
#-----------------------------------------------------------
start_gui
create_project project_1 /home/alumnos/e359697/arq0_p1/project_1 -part xc7z010clg400-1
set_property board_part digilentinc.com:zybo:part0:1.0 [current_project]
set_property target_language VHDL [current_project]
add_files -norecurse {/home/alumnos/e359697/arq0_p1/rtl/control_unit.vhd /home/alumnos/e359697/arq0_p1/rtl/alu_control.vhd /home/alumnos/e359697/arq0_p1/rtl/reg_bank.vhd /home/alumnos/e359697/arq0_p1/rtl/alu.vhd /home/alumnos/e359697/arq0_p1/rtl/processor.vhd}
add_files -fileset sim_1 -norecurse {/home/alumnos/e359697/arq0_p1/sim/memory.vhd /home/alumnos/e359697/arq0_p1/sim/processor_tb.vhd}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
