Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Thu Feb  4 14:19:56 2021
| Host         : DESKTOP-6VD7SQA running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file stepper_motor_top_pwm_timing_summary_routed.rpt -pb stepper_motor_top_pwm_timing_summary_routed.pb -rpx stepper_motor_top_pwm_timing_summary_routed.rpx -warn_on_violation
| Design       : stepper_motor_top_pwm
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 3 register/latch pins with no clock driven by root clock pin: exp_n_io[0] (HIGH)

 There are 107 register/latch pins with no clock driven by root clock pin: i_speed_ctrl/new_clock_reg/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: i_step_changer/sel_reg[0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: i_step_changer/sel_reg[1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: i_step_changer/sel_reg[2]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 192 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 20 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     11.974        0.000                      0                   29        0.065        0.000                      0                   29        9.500        0.000                       0                    14  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0         11.974        0.000                      0                   29        0.065        0.000                      0                   29        9.500        0.000                       0                    14  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       11.974ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.065ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.974ns  (required time - arrival time)
  Source:                 system_wrapper_i/system_i/xadc_wiz_0/inst/DCLK
                            (rising edge-triggered cell XADC clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_speed_ctrl/counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.051ns  (logic 3.327ns (47.186%)  route 3.724ns (52.814%))
  Logic Levels:           6  (CARRY4=3 LUT1=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.688ns = ( 22.688 - 20.000 ) 
    Source Clock Delay      (SCD):    2.953ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14, routed)          1.645     2.953    system_wrapper_i/system_i/xadc_wiz_0/dclk_in
    XADC_X0Y0            XADC                                         r  system_wrapper_i/system_i/xadc_wiz_0/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[9])
                                                      1.214     4.167 f  system_wrapper_i/system_i/xadc_wiz_0/inst/DO[9]
                         net (fo=4, routed)           2.226     6.393    system_wrapper_i/do_out[9]
    SLICE_X22Y48         LUT1 (Prop_lut1_I0_O)        0.124     6.517 r  system_wrapper_i/i__carry__0_i_4/O
                         net (fo=1, routed)           0.000     6.517    i_speed_ctrl/bbstub_do_out[12][0]
    SLICE_X22Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.049 r  i_speed_ctrl/counter1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.049    i_speed_ctrl/counter1_inferred__0/i__carry__0_n_0
    SLICE_X22Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.383 r  i_speed_ctrl/counter1_inferred__0/i__carry__1/O[1]
                         net (fo=2, routed)           0.581     7.964    i_speed_ctrl/counter1[10]
    SLICE_X23Y49         LUT3 (Prop_lut3_I0_O)        0.303     8.267 r  i_speed_ctrl/i__carry__0_i_3__0/O
                         net (fo=1, routed)           0.000     8.267    i_speed_ctrl/i__carry__0_i_3__0_n_0
    SLICE_X23Y49         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491     8.758 r  i_speed_ctrl/counter0_inferred__0/i__carry__0/CO[1]
                         net (fo=1, routed)           0.308     9.066    system_wrapper_i/CO[0]
    SLICE_X24Y49         LUT6 (Prop_lut6_I5_O)        0.329     9.395 r  system_wrapper_i/counter[10]_i_1/O
                         net (fo=11, routed)          0.609    10.004    i_speed_ctrl/SR[0]
    SLICE_X24Y49         FDRE                                         r  i_speed_ctrl/counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14, routed)          1.496    22.688    i_speed_ctrl/CLK
    SLICE_X24Y49         FDRE                                         r  i_speed_ctrl/counter_reg[2]/C
                         clock pessimism              0.116    22.804    
                         clock uncertainty           -0.302    22.502    
    SLICE_X24Y49         FDRE (Setup_fdre_C_R)       -0.524    21.978    i_speed_ctrl/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         21.978    
                         arrival time                         -10.004    
  -------------------------------------------------------------------
                         slack                                 11.974    

Slack (MET) :             11.974ns  (required time - arrival time)
  Source:                 system_wrapper_i/system_i/xadc_wiz_0/inst/DCLK
                            (rising edge-triggered cell XADC clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_speed_ctrl/counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.051ns  (logic 3.327ns (47.186%)  route 3.724ns (52.814%))
  Logic Levels:           6  (CARRY4=3 LUT1=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.688ns = ( 22.688 - 20.000 ) 
    Source Clock Delay      (SCD):    2.953ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14, routed)          1.645     2.953    system_wrapper_i/system_i/xadc_wiz_0/dclk_in
    XADC_X0Y0            XADC                                         r  system_wrapper_i/system_i/xadc_wiz_0/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[9])
                                                      1.214     4.167 f  system_wrapper_i/system_i/xadc_wiz_0/inst/DO[9]
                         net (fo=4, routed)           2.226     6.393    system_wrapper_i/do_out[9]
    SLICE_X22Y48         LUT1 (Prop_lut1_I0_O)        0.124     6.517 r  system_wrapper_i/i__carry__0_i_4/O
                         net (fo=1, routed)           0.000     6.517    i_speed_ctrl/bbstub_do_out[12][0]
    SLICE_X22Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.049 r  i_speed_ctrl/counter1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.049    i_speed_ctrl/counter1_inferred__0/i__carry__0_n_0
    SLICE_X22Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.383 r  i_speed_ctrl/counter1_inferred__0/i__carry__1/O[1]
                         net (fo=2, routed)           0.581     7.964    i_speed_ctrl/counter1[10]
    SLICE_X23Y49         LUT3 (Prop_lut3_I0_O)        0.303     8.267 r  i_speed_ctrl/i__carry__0_i_3__0/O
                         net (fo=1, routed)           0.000     8.267    i_speed_ctrl/i__carry__0_i_3__0_n_0
    SLICE_X23Y49         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491     8.758 r  i_speed_ctrl/counter0_inferred__0/i__carry__0/CO[1]
                         net (fo=1, routed)           0.308     9.066    system_wrapper_i/CO[0]
    SLICE_X24Y49         LUT6 (Prop_lut6_I5_O)        0.329     9.395 r  system_wrapper_i/counter[10]_i_1/O
                         net (fo=11, routed)          0.609    10.004    i_speed_ctrl/SR[0]
    SLICE_X24Y49         FDRE                                         r  i_speed_ctrl/counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14, routed)          1.496    22.688    i_speed_ctrl/CLK
    SLICE_X24Y49         FDRE                                         r  i_speed_ctrl/counter_reg[3]/C
                         clock pessimism              0.116    22.804    
                         clock uncertainty           -0.302    22.502    
    SLICE_X24Y49         FDRE (Setup_fdre_C_R)       -0.524    21.978    i_speed_ctrl/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         21.978    
                         arrival time                         -10.004    
  -------------------------------------------------------------------
                         slack                                 11.974    

Slack (MET) :             11.974ns  (required time - arrival time)
  Source:                 system_wrapper_i/system_i/xadc_wiz_0/inst/DCLK
                            (rising edge-triggered cell XADC clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_speed_ctrl/counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.051ns  (logic 3.327ns (47.186%)  route 3.724ns (52.814%))
  Logic Levels:           6  (CARRY4=3 LUT1=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.688ns = ( 22.688 - 20.000 ) 
    Source Clock Delay      (SCD):    2.953ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14, routed)          1.645     2.953    system_wrapper_i/system_i/xadc_wiz_0/dclk_in
    XADC_X0Y0            XADC                                         r  system_wrapper_i/system_i/xadc_wiz_0/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[9])
                                                      1.214     4.167 f  system_wrapper_i/system_i/xadc_wiz_0/inst/DO[9]
                         net (fo=4, routed)           2.226     6.393    system_wrapper_i/do_out[9]
    SLICE_X22Y48         LUT1 (Prop_lut1_I0_O)        0.124     6.517 r  system_wrapper_i/i__carry__0_i_4/O
                         net (fo=1, routed)           0.000     6.517    i_speed_ctrl/bbstub_do_out[12][0]
    SLICE_X22Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.049 r  i_speed_ctrl/counter1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.049    i_speed_ctrl/counter1_inferred__0/i__carry__0_n_0
    SLICE_X22Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.383 r  i_speed_ctrl/counter1_inferred__0/i__carry__1/O[1]
                         net (fo=2, routed)           0.581     7.964    i_speed_ctrl/counter1[10]
    SLICE_X23Y49         LUT3 (Prop_lut3_I0_O)        0.303     8.267 r  i_speed_ctrl/i__carry__0_i_3__0/O
                         net (fo=1, routed)           0.000     8.267    i_speed_ctrl/i__carry__0_i_3__0_n_0
    SLICE_X23Y49         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491     8.758 r  i_speed_ctrl/counter0_inferred__0/i__carry__0/CO[1]
                         net (fo=1, routed)           0.308     9.066    system_wrapper_i/CO[0]
    SLICE_X24Y49         LUT6 (Prop_lut6_I5_O)        0.329     9.395 r  system_wrapper_i/counter[10]_i_1/O
                         net (fo=11, routed)          0.609    10.004    i_speed_ctrl/SR[0]
    SLICE_X24Y49         FDRE                                         r  i_speed_ctrl/counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14, routed)          1.496    22.688    i_speed_ctrl/CLK
    SLICE_X24Y49         FDRE                                         r  i_speed_ctrl/counter_reg[4]/C
                         clock pessimism              0.116    22.804    
                         clock uncertainty           -0.302    22.502    
    SLICE_X24Y49         FDRE (Setup_fdre_C_R)       -0.524    21.978    i_speed_ctrl/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         21.978    
                         arrival time                         -10.004    
  -------------------------------------------------------------------
                         slack                                 11.974    

Slack (MET) :             11.974ns  (required time - arrival time)
  Source:                 system_wrapper_i/system_i/xadc_wiz_0/inst/DCLK
                            (rising edge-triggered cell XADC clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_speed_ctrl/counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.051ns  (logic 3.327ns (47.186%)  route 3.724ns (52.814%))
  Logic Levels:           6  (CARRY4=3 LUT1=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.688ns = ( 22.688 - 20.000 ) 
    Source Clock Delay      (SCD):    2.953ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14, routed)          1.645     2.953    system_wrapper_i/system_i/xadc_wiz_0/dclk_in
    XADC_X0Y0            XADC                                         r  system_wrapper_i/system_i/xadc_wiz_0/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[9])
                                                      1.214     4.167 f  system_wrapper_i/system_i/xadc_wiz_0/inst/DO[9]
                         net (fo=4, routed)           2.226     6.393    system_wrapper_i/do_out[9]
    SLICE_X22Y48         LUT1 (Prop_lut1_I0_O)        0.124     6.517 r  system_wrapper_i/i__carry__0_i_4/O
                         net (fo=1, routed)           0.000     6.517    i_speed_ctrl/bbstub_do_out[12][0]
    SLICE_X22Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.049 r  i_speed_ctrl/counter1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.049    i_speed_ctrl/counter1_inferred__0/i__carry__0_n_0
    SLICE_X22Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.383 r  i_speed_ctrl/counter1_inferred__0/i__carry__1/O[1]
                         net (fo=2, routed)           0.581     7.964    i_speed_ctrl/counter1[10]
    SLICE_X23Y49         LUT3 (Prop_lut3_I0_O)        0.303     8.267 r  i_speed_ctrl/i__carry__0_i_3__0/O
                         net (fo=1, routed)           0.000     8.267    i_speed_ctrl/i__carry__0_i_3__0_n_0
    SLICE_X23Y49         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491     8.758 r  i_speed_ctrl/counter0_inferred__0/i__carry__0/CO[1]
                         net (fo=1, routed)           0.308     9.066    system_wrapper_i/CO[0]
    SLICE_X24Y49         LUT6 (Prop_lut6_I5_O)        0.329     9.395 r  system_wrapper_i/counter[10]_i_1/O
                         net (fo=11, routed)          0.609    10.004    i_speed_ctrl/SR[0]
    SLICE_X24Y49         FDRE                                         r  i_speed_ctrl/counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14, routed)          1.496    22.688    i_speed_ctrl/CLK
    SLICE_X24Y49         FDRE                                         r  i_speed_ctrl/counter_reg[5]/C
                         clock pessimism              0.116    22.804    
                         clock uncertainty           -0.302    22.502    
    SLICE_X24Y49         FDRE (Setup_fdre_C_R)       -0.524    21.978    i_speed_ctrl/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         21.978    
                         arrival time                         -10.004    
  -------------------------------------------------------------------
                         slack                                 11.974    

Slack (MET) :             11.985ns  (required time - arrival time)
  Source:                 system_wrapper_i/system_i/xadc_wiz_0/inst/DCLK
                            (rising edge-triggered cell XADC clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_speed_ctrl/counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.139ns  (logic 3.327ns (46.602%)  route 3.812ns (53.398%))
  Logic Levels:           6  (CARRY4=3 LUT1=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 22.693 - 20.000 ) 
    Source Clock Delay      (SCD):    2.953ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14, routed)          1.645     2.953    system_wrapper_i/system_i/xadc_wiz_0/dclk_in
    XADC_X0Y0            XADC                                         r  system_wrapper_i/system_i/xadc_wiz_0/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[9])
                                                      1.214     4.167 f  system_wrapper_i/system_i/xadc_wiz_0/inst/DO[9]
                         net (fo=4, routed)           2.226     6.393    system_wrapper_i/do_out[9]
    SLICE_X22Y48         LUT1 (Prop_lut1_I0_O)        0.124     6.517 r  system_wrapper_i/i__carry__0_i_4/O
                         net (fo=1, routed)           0.000     6.517    i_speed_ctrl/bbstub_do_out[12][0]
    SLICE_X22Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.049 r  i_speed_ctrl/counter1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.049    i_speed_ctrl/counter1_inferred__0/i__carry__0_n_0
    SLICE_X22Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.383 r  i_speed_ctrl/counter1_inferred__0/i__carry__1/O[1]
                         net (fo=2, routed)           0.581     7.964    i_speed_ctrl/counter1[10]
    SLICE_X23Y49         LUT3 (Prop_lut3_I0_O)        0.303     8.267 r  i_speed_ctrl/i__carry__0_i_3__0/O
                         net (fo=1, routed)           0.000     8.267    i_speed_ctrl/i__carry__0_i_3__0_n_0
    SLICE_X23Y49         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491     8.758 r  i_speed_ctrl/counter0_inferred__0/i__carry__0/CO[1]
                         net (fo=1, routed)           0.308     9.066    system_wrapper_i/CO[0]
    SLICE_X24Y49         LUT6 (Prop_lut6_I5_O)        0.329     9.395 r  system_wrapper_i/counter[10]_i_1/O
                         net (fo=11, routed)          0.697    10.092    i_speed_ctrl/SR[0]
    SLICE_X21Y49         FDRE                                         r  i_speed_ctrl/counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14, routed)          1.500    22.693    i_speed_ctrl/CLK
    SLICE_X21Y49         FDRE                                         r  i_speed_ctrl/counter_reg[6]/C
                         clock pessimism              0.116    22.808    
                         clock uncertainty           -0.302    22.506    
    SLICE_X21Y49         FDRE (Setup_fdre_C_R)       -0.429    22.077    i_speed_ctrl/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         22.077    
                         arrival time                         -10.092    
  -------------------------------------------------------------------
                         slack                                 11.985    

Slack (MET) :             11.985ns  (required time - arrival time)
  Source:                 system_wrapper_i/system_i/xadc_wiz_0/inst/DCLK
                            (rising edge-triggered cell XADC clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_speed_ctrl/counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.139ns  (logic 3.327ns (46.602%)  route 3.812ns (53.398%))
  Logic Levels:           6  (CARRY4=3 LUT1=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 22.693 - 20.000 ) 
    Source Clock Delay      (SCD):    2.953ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14, routed)          1.645     2.953    system_wrapper_i/system_i/xadc_wiz_0/dclk_in
    XADC_X0Y0            XADC                                         r  system_wrapper_i/system_i/xadc_wiz_0/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[9])
                                                      1.214     4.167 f  system_wrapper_i/system_i/xadc_wiz_0/inst/DO[9]
                         net (fo=4, routed)           2.226     6.393    system_wrapper_i/do_out[9]
    SLICE_X22Y48         LUT1 (Prop_lut1_I0_O)        0.124     6.517 r  system_wrapper_i/i__carry__0_i_4/O
                         net (fo=1, routed)           0.000     6.517    i_speed_ctrl/bbstub_do_out[12][0]
    SLICE_X22Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.049 r  i_speed_ctrl/counter1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.049    i_speed_ctrl/counter1_inferred__0/i__carry__0_n_0
    SLICE_X22Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.383 r  i_speed_ctrl/counter1_inferred__0/i__carry__1/O[1]
                         net (fo=2, routed)           0.581     7.964    i_speed_ctrl/counter1[10]
    SLICE_X23Y49         LUT3 (Prop_lut3_I0_O)        0.303     8.267 r  i_speed_ctrl/i__carry__0_i_3__0/O
                         net (fo=1, routed)           0.000     8.267    i_speed_ctrl/i__carry__0_i_3__0_n_0
    SLICE_X23Y49         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491     8.758 r  i_speed_ctrl/counter0_inferred__0/i__carry__0/CO[1]
                         net (fo=1, routed)           0.308     9.066    system_wrapper_i/CO[0]
    SLICE_X24Y49         LUT6 (Prop_lut6_I5_O)        0.329     9.395 r  system_wrapper_i/counter[10]_i_1/O
                         net (fo=11, routed)          0.697    10.092    i_speed_ctrl/SR[0]
    SLICE_X21Y49         FDRE                                         r  i_speed_ctrl/counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14, routed)          1.500    22.693    i_speed_ctrl/CLK
    SLICE_X21Y49         FDRE                                         r  i_speed_ctrl/counter_reg[7]/C
                         clock pessimism              0.116    22.808    
                         clock uncertainty           -0.302    22.506    
    SLICE_X21Y49         FDRE (Setup_fdre_C_R)       -0.429    22.077    i_speed_ctrl/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         22.077    
                         arrival time                         -10.092    
  -------------------------------------------------------------------
                         slack                                 11.985    

Slack (MET) :             11.985ns  (required time - arrival time)
  Source:                 system_wrapper_i/system_i/xadc_wiz_0/inst/DCLK
                            (rising edge-triggered cell XADC clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_speed_ctrl/counter_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.139ns  (logic 3.327ns (46.602%)  route 3.812ns (53.398%))
  Logic Levels:           6  (CARRY4=3 LUT1=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 22.693 - 20.000 ) 
    Source Clock Delay      (SCD):    2.953ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14, routed)          1.645     2.953    system_wrapper_i/system_i/xadc_wiz_0/dclk_in
    XADC_X0Y0            XADC                                         r  system_wrapper_i/system_i/xadc_wiz_0/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[9])
                                                      1.214     4.167 f  system_wrapper_i/system_i/xadc_wiz_0/inst/DO[9]
                         net (fo=4, routed)           2.226     6.393    system_wrapper_i/do_out[9]
    SLICE_X22Y48         LUT1 (Prop_lut1_I0_O)        0.124     6.517 r  system_wrapper_i/i__carry__0_i_4/O
                         net (fo=1, routed)           0.000     6.517    i_speed_ctrl/bbstub_do_out[12][0]
    SLICE_X22Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.049 r  i_speed_ctrl/counter1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.049    i_speed_ctrl/counter1_inferred__0/i__carry__0_n_0
    SLICE_X22Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.383 r  i_speed_ctrl/counter1_inferred__0/i__carry__1/O[1]
                         net (fo=2, routed)           0.581     7.964    i_speed_ctrl/counter1[10]
    SLICE_X23Y49         LUT3 (Prop_lut3_I0_O)        0.303     8.267 r  i_speed_ctrl/i__carry__0_i_3__0/O
                         net (fo=1, routed)           0.000     8.267    i_speed_ctrl/i__carry__0_i_3__0_n_0
    SLICE_X23Y49         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491     8.758 r  i_speed_ctrl/counter0_inferred__0/i__carry__0/CO[1]
                         net (fo=1, routed)           0.308     9.066    system_wrapper_i/CO[0]
    SLICE_X24Y49         LUT6 (Prop_lut6_I5_O)        0.329     9.395 r  system_wrapper_i/counter[10]_i_1/O
                         net (fo=11, routed)          0.697    10.092    i_speed_ctrl/SR[0]
    SLICE_X21Y49         FDRE                                         r  i_speed_ctrl/counter_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14, routed)          1.500    22.693    i_speed_ctrl/CLK
    SLICE_X21Y49         FDRE                                         r  i_speed_ctrl/counter_reg[8]/C
                         clock pessimism              0.116    22.808    
                         clock uncertainty           -0.302    22.506    
    SLICE_X21Y49         FDRE (Setup_fdre_C_R)       -0.429    22.077    i_speed_ctrl/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         22.077    
                         arrival time                         -10.092    
  -------------------------------------------------------------------
                         slack                                 11.985    

Slack (MET) :             11.986ns  (required time - arrival time)
  Source:                 system_wrapper_i/system_i/xadc_wiz_0/inst/DCLK
                            (rising edge-triggered cell XADC clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_speed_ctrl/counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.043ns  (logic 3.327ns (47.239%)  route 3.716ns (52.761%))
  Logic Levels:           6  (CARRY4=3 LUT1=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.678ns = ( 22.678 - 20.000 ) 
    Source Clock Delay      (SCD):    2.953ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14, routed)          1.645     2.953    system_wrapper_i/system_i/xadc_wiz_0/dclk_in
    XADC_X0Y0            XADC                                         r  system_wrapper_i/system_i/xadc_wiz_0/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[9])
                                                      1.214     4.167 f  system_wrapper_i/system_i/xadc_wiz_0/inst/DO[9]
                         net (fo=4, routed)           2.226     6.393    system_wrapper_i/do_out[9]
    SLICE_X22Y48         LUT1 (Prop_lut1_I0_O)        0.124     6.517 r  system_wrapper_i/i__carry__0_i_4/O
                         net (fo=1, routed)           0.000     6.517    i_speed_ctrl/bbstub_do_out[12][0]
    SLICE_X22Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.049 r  i_speed_ctrl/counter1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.049    i_speed_ctrl/counter1_inferred__0/i__carry__0_n_0
    SLICE_X22Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.383 r  i_speed_ctrl/counter1_inferred__0/i__carry__1/O[1]
                         net (fo=2, routed)           0.581     7.964    i_speed_ctrl/counter1[10]
    SLICE_X23Y49         LUT3 (Prop_lut3_I0_O)        0.303     8.267 r  i_speed_ctrl/i__carry__0_i_3__0/O
                         net (fo=1, routed)           0.000     8.267    i_speed_ctrl/i__carry__0_i_3__0_n_0
    SLICE_X23Y49         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491     8.758 r  i_speed_ctrl/counter0_inferred__0/i__carry__0/CO[1]
                         net (fo=1, routed)           0.308     9.066    system_wrapper_i/CO[0]
    SLICE_X24Y49         LUT6 (Prop_lut6_I5_O)        0.329     9.395 r  system_wrapper_i/counter[10]_i_1/O
                         net (fo=11, routed)          0.601     9.996    i_speed_ctrl/SR[0]
    SLICE_X24Y50         FDRE                                         r  i_speed_ctrl/counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14, routed)          1.486    22.678    i_speed_ctrl/CLK
    SLICE_X24Y50         FDRE                                         r  i_speed_ctrl/counter_reg[0]/C
                         clock pessimism              0.130    22.808    
                         clock uncertainty           -0.302    22.506    
    SLICE_X24Y50         FDRE (Setup_fdre_C_R)       -0.524    21.982    i_speed_ctrl/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         21.982    
                         arrival time                          -9.996    
  -------------------------------------------------------------------
                         slack                                 11.986    

Slack (MET) :             12.069ns  (required time - arrival time)
  Source:                 system_wrapper_i/system_i/xadc_wiz_0/inst/DCLK
                            (rising edge-triggered cell XADC clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_speed_ctrl/counter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.051ns  (logic 3.327ns (47.186%)  route 3.724ns (52.814%))
  Logic Levels:           6  (CARRY4=3 LUT1=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.688ns = ( 22.688 - 20.000 ) 
    Source Clock Delay      (SCD):    2.953ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14, routed)          1.645     2.953    system_wrapper_i/system_i/xadc_wiz_0/dclk_in
    XADC_X0Y0            XADC                                         r  system_wrapper_i/system_i/xadc_wiz_0/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[9])
                                                      1.214     4.167 f  system_wrapper_i/system_i/xadc_wiz_0/inst/DO[9]
                         net (fo=4, routed)           2.226     6.393    system_wrapper_i/do_out[9]
    SLICE_X22Y48         LUT1 (Prop_lut1_I0_O)        0.124     6.517 r  system_wrapper_i/i__carry__0_i_4/O
                         net (fo=1, routed)           0.000     6.517    i_speed_ctrl/bbstub_do_out[12][0]
    SLICE_X22Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.049 r  i_speed_ctrl/counter1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.049    i_speed_ctrl/counter1_inferred__0/i__carry__0_n_0
    SLICE_X22Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.383 r  i_speed_ctrl/counter1_inferred__0/i__carry__1/O[1]
                         net (fo=2, routed)           0.581     7.964    i_speed_ctrl/counter1[10]
    SLICE_X23Y49         LUT3 (Prop_lut3_I0_O)        0.303     8.267 r  i_speed_ctrl/i__carry__0_i_3__0/O
                         net (fo=1, routed)           0.000     8.267    i_speed_ctrl/i__carry__0_i_3__0_n_0
    SLICE_X23Y49         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491     8.758 r  i_speed_ctrl/counter0_inferred__0/i__carry__0/CO[1]
                         net (fo=1, routed)           0.308     9.066    system_wrapper_i/CO[0]
    SLICE_X24Y49         LUT6 (Prop_lut6_I5_O)        0.329     9.395 r  system_wrapper_i/counter[10]_i_1/O
                         net (fo=11, routed)          0.609    10.004    i_speed_ctrl/SR[0]
    SLICE_X25Y49         FDRE                                         r  i_speed_ctrl/counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14, routed)          1.496    22.688    i_speed_ctrl/CLK
    SLICE_X25Y49         FDRE                                         r  i_speed_ctrl/counter_reg[10]/C
                         clock pessimism              0.116    22.804    
                         clock uncertainty           -0.302    22.502    
    SLICE_X25Y49         FDRE (Setup_fdre_C_R)       -0.429    22.073    i_speed_ctrl/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         22.073    
                         arrival time                         -10.004    
  -------------------------------------------------------------------
                         slack                                 12.069    

Slack (MET) :             12.069ns  (required time - arrival time)
  Source:                 system_wrapper_i/system_i/xadc_wiz_0/inst/DCLK
                            (rising edge-triggered cell XADC clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_speed_ctrl/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.051ns  (logic 3.327ns (47.186%)  route 3.724ns (52.814%))
  Logic Levels:           6  (CARRY4=3 LUT1=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.688ns = ( 22.688 - 20.000 ) 
    Source Clock Delay      (SCD):    2.953ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14, routed)          1.645     2.953    system_wrapper_i/system_i/xadc_wiz_0/dclk_in
    XADC_X0Y0            XADC                                         r  system_wrapper_i/system_i/xadc_wiz_0/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[9])
                                                      1.214     4.167 f  system_wrapper_i/system_i/xadc_wiz_0/inst/DO[9]
                         net (fo=4, routed)           2.226     6.393    system_wrapper_i/do_out[9]
    SLICE_X22Y48         LUT1 (Prop_lut1_I0_O)        0.124     6.517 r  system_wrapper_i/i__carry__0_i_4/O
                         net (fo=1, routed)           0.000     6.517    i_speed_ctrl/bbstub_do_out[12][0]
    SLICE_X22Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.049 r  i_speed_ctrl/counter1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.049    i_speed_ctrl/counter1_inferred__0/i__carry__0_n_0
    SLICE_X22Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.383 r  i_speed_ctrl/counter1_inferred__0/i__carry__1/O[1]
                         net (fo=2, routed)           0.581     7.964    i_speed_ctrl/counter1[10]
    SLICE_X23Y49         LUT3 (Prop_lut3_I0_O)        0.303     8.267 r  i_speed_ctrl/i__carry__0_i_3__0/O
                         net (fo=1, routed)           0.000     8.267    i_speed_ctrl/i__carry__0_i_3__0_n_0
    SLICE_X23Y49         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491     8.758 r  i_speed_ctrl/counter0_inferred__0/i__carry__0/CO[1]
                         net (fo=1, routed)           0.308     9.066    system_wrapper_i/CO[0]
    SLICE_X24Y49         LUT6 (Prop_lut6_I5_O)        0.329     9.395 r  system_wrapper_i/counter[10]_i_1/O
                         net (fo=11, routed)          0.609    10.004    i_speed_ctrl/SR[0]
    SLICE_X25Y49         FDRE                                         r  i_speed_ctrl/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14, routed)          1.496    22.688    i_speed_ctrl/CLK
    SLICE_X25Y49         FDRE                                         r  i_speed_ctrl/counter_reg[1]/C
                         clock pessimism              0.116    22.804    
                         clock uncertainty           -0.302    22.502    
    SLICE_X25Y49         FDRE (Setup_fdre_C_R)       -0.429    22.073    i_speed_ctrl/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         22.073    
                         arrival time                         -10.004    
  -------------------------------------------------------------------
                         slack                                 12.069    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 i_speed_ctrl/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_speed_ctrl/new_clock_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.450ns  (logic 0.186ns (41.361%)  route 0.264ns (58.639%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14, routed)          0.561     0.902    i_speed_ctrl/CLK
    SLICE_X21Y49         FDRE                                         r  i_speed_ctrl/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y49         FDRE (Prop_fdre_C_Q)         0.141     1.043 f  i_speed_ctrl/counter_reg[8]/Q
                         net (fo=7, routed)           0.264     1.306    i_speed_ctrl/counter_reg__0[8]
    SLICE_X24Y48         LUT6 (Prop_lut6_I0_O)        0.045     1.351 r  i_speed_ctrl/new_clock_i_1/O
                         net (fo=1, routed)           0.000     1.351    i_speed_ctrl/new_clock_i_1_n_0
    SLICE_X24Y48         FDRE                                         r  i_speed_ctrl/new_clock_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14, routed)          0.829     1.199    i_speed_ctrl/CLK
    SLICE_X24Y48         FDRE                                         r  i_speed_ctrl/new_clock_reg/C
                         clock pessimism             -0.034     1.165    
    SLICE_X24Y48         FDRE (Hold_fdre_C_D)         0.121     1.286    i_speed_ctrl/new_clock_reg
  -------------------------------------------------------------------
                         required time                         -1.286    
                         arrival time                           1.351    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 i_speed_ctrl/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_speed_ctrl/counter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.461ns  (logic 0.186ns (40.315%)  route 0.275ns (59.685%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14, routed)          0.561     0.902    i_speed_ctrl/CLK
    SLICE_X21Y49         FDRE                                         r  i_speed_ctrl/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y49         FDRE (Prop_fdre_C_Q)         0.141     1.043 r  i_speed_ctrl/counter_reg[6]/Q
                         net (fo=7, routed)           0.275     1.318    i_speed_ctrl/counter_reg__0[6]
    SLICE_X25Y49         LUT6 (Prop_lut6_I4_O)        0.045     1.363 r  i_speed_ctrl/counter[9]_i_1/O
                         net (fo=1, routed)           0.000     1.363    i_speed_ctrl/p_0_in__0[9]
    SLICE_X25Y49         FDRE                                         r  i_speed_ctrl/counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14, routed)          0.829     1.199    i_speed_ctrl/CLK
    SLICE_X25Y49         FDRE                                         r  i_speed_ctrl/counter_reg[9]/C
                         clock pessimism             -0.034     1.165    
    SLICE_X25Y49         FDRE (Hold_fdre_C_D)         0.092     1.257    i_speed_ctrl/counter_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.257    
                         arrival time                           1.363    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 i_speed_ctrl/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_speed_ctrl/counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.531ns  (logic 0.209ns (39.373%)  route 0.322ns (60.627%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14, routed)          0.561     0.902    i_speed_ctrl/CLK
    SLICE_X24Y49         FDRE                                         r  i_speed_ctrl/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y49         FDRE (Prop_fdre_C_Q)         0.164     1.066 r  i_speed_ctrl/counter_reg[5]/Q
                         net (fo=8, routed)           0.322     1.387    i_speed_ctrl/counter_reg__0[5]
    SLICE_X21Y49         LUT6 (Prop_lut6_I2_O)        0.045     1.432 r  i_speed_ctrl/counter[8]_i_1/O
                         net (fo=1, routed)           0.000     1.432    i_speed_ctrl/p_0_in__0[8]
    SLICE_X21Y49         FDRE                                         r  i_speed_ctrl/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14, routed)          0.831     1.201    i_speed_ctrl/CLK
    SLICE_X21Y49         FDRE                                         r  i_speed_ctrl/counter_reg[8]/C
                         clock pessimism             -0.034     1.167    
    SLICE_X21Y49         FDRE (Hold_fdre_C_D)         0.092     1.259    i_speed_ctrl/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.259    
                         arrival time                           1.432    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 i_speed_ctrl/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_speed_ctrl/counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.555ns  (logic 0.186ns (33.536%)  route 0.369ns (66.464%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14, routed)          0.561     0.902    i_speed_ctrl/CLK
    SLICE_X21Y49         FDRE                                         r  i_speed_ctrl/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y49         FDRE (Prop_fdre_C_Q)         0.141     1.043 r  i_speed_ctrl/counter_reg[8]/Q
                         net (fo=7, routed)           0.369     1.411    i_speed_ctrl/counter_reg__0[8]
    SLICE_X25Y49         LUT5 (Prop_lut5_I3_O)        0.045     1.456 r  i_speed_ctrl/counter[10]_i_2/O
                         net (fo=1, routed)           0.000     1.456    i_speed_ctrl/p_0_in__0[10]
    SLICE_X25Y49         FDRE                                         r  i_speed_ctrl/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14, routed)          0.829     1.199    i_speed_ctrl/CLK
    SLICE_X25Y49         FDRE                                         r  i_speed_ctrl/counter_reg[10]/C
                         clock pessimism             -0.034     1.165    
    SLICE_X25Y49         FDRE (Hold_fdre_C_D)         0.091     1.256    i_speed_ctrl/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.256    
                         arrival time                           1.456    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 i_speed_ctrl/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_speed_ctrl/counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.580ns  (logic 0.208ns (35.889%)  route 0.372ns (64.111%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14, routed)          0.561     0.902    i_speed_ctrl/CLK
    SLICE_X24Y49         FDRE                                         r  i_speed_ctrl/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y49         FDRE (Prop_fdre_C_Q)         0.164     1.066 r  i_speed_ctrl/counter_reg[5]/Q
                         net (fo=8, routed)           0.372     1.437    i_speed_ctrl/counter_reg__0[5]
    SLICE_X21Y49         LUT5 (Prop_lut5_I1_O)        0.044     1.481 r  i_speed_ctrl/counter[7]_i_1/O
                         net (fo=1, routed)           0.000     1.481    i_speed_ctrl/p_0_in__0[7]
    SLICE_X21Y49         FDRE                                         r  i_speed_ctrl/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14, routed)          0.831     1.201    i_speed_ctrl/CLK
    SLICE_X21Y49         FDRE                                         r  i_speed_ctrl/counter_reg[7]/C
                         clock pessimism             -0.034     1.167    
    SLICE_X21Y49         FDRE (Hold_fdre_C_D)         0.107     1.274    i_speed_ctrl/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.274    
                         arrival time                           1.481    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 i_speed_ctrl/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_speed_ctrl/counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.581ns  (logic 0.209ns (35.999%)  route 0.372ns (64.001%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14, routed)          0.561     0.902    i_speed_ctrl/CLK
    SLICE_X24Y49         FDRE                                         r  i_speed_ctrl/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y49         FDRE (Prop_fdre_C_Q)         0.164     1.066 r  i_speed_ctrl/counter_reg[5]/Q
                         net (fo=8, routed)           0.372     1.437    i_speed_ctrl/counter_reg__0[5]
    SLICE_X21Y49         LUT4 (Prop_lut4_I2_O)        0.045     1.482 r  i_speed_ctrl/counter[6]_i_1/O
                         net (fo=1, routed)           0.000     1.482    i_speed_ctrl/p_0_in__0[6]
    SLICE_X21Y49         FDRE                                         r  i_speed_ctrl/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14, routed)          0.831     1.201    i_speed_ctrl/CLK
    SLICE_X21Y49         FDRE                                         r  i_speed_ctrl/counter_reg[6]/C
                         clock pessimism             -0.034     1.167    
    SLICE_X21Y49         FDRE (Hold_fdre_C_D)         0.091     1.258    i_speed_ctrl/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.258    
                         arrival time                           1.482    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 i_speed_ctrl/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_speed_ctrl/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.645ns  (logic 0.212ns (32.869%)  route 0.433ns (67.131%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14, routed)          0.559     0.900    i_speed_ctrl/CLK
    SLICE_X24Y50         FDRE                                         r  i_speed_ctrl/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y50         FDRE (Prop_fdre_C_Q)         0.164     1.064 r  i_speed_ctrl/counter_reg[0]/Q
                         net (fo=10, routed)          0.433     1.497    i_speed_ctrl/counter_reg__0[0]
    SLICE_X24Y49         LUT4 (Prop_lut4_I2_O)        0.048     1.545 r  i_speed_ctrl/counter[3]_i_1/O
                         net (fo=1, routed)           0.000     1.545    i_speed_ctrl/p_0_in__0[3]
    SLICE_X24Y49         FDRE                                         r  i_speed_ctrl/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14, routed)          0.829     1.199    i_speed_ctrl/CLK
    SLICE_X24Y49         FDRE                                         r  i_speed_ctrl/counter_reg[3]/C
                         clock pessimism             -0.029     1.170    
    SLICE_X24Y49         FDRE (Hold_fdre_C_D)         0.131     1.301    i_speed_ctrl/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.301    
                         arrival time                           1.545    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 i_speed_ctrl/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_speed_ctrl/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.642ns  (logic 0.209ns (32.555%)  route 0.433ns (67.445%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14, routed)          0.559     0.900    i_speed_ctrl/CLK
    SLICE_X24Y50         FDRE                                         r  i_speed_ctrl/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y50         FDRE (Prop_fdre_C_Q)         0.164     1.064 r  i_speed_ctrl/counter_reg[0]/Q
                         net (fo=10, routed)          0.433     1.497    i_speed_ctrl/counter_reg__0[0]
    SLICE_X24Y49         LUT3 (Prop_lut3_I0_O)        0.045     1.542 r  i_speed_ctrl/counter[2]_i_1/O
                         net (fo=1, routed)           0.000     1.542    i_speed_ctrl/p_0_in__0[2]
    SLICE_X24Y49         FDRE                                         r  i_speed_ctrl/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14, routed)          0.829     1.199    i_speed_ctrl/CLK
    SLICE_X24Y49         FDRE                                         r  i_speed_ctrl/counter_reg[2]/C
                         clock pessimism             -0.029     1.170    
    SLICE_X24Y49         FDRE (Hold_fdre_C_D)         0.121     1.291    i_speed_ctrl/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.291    
                         arrival time                           1.542    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 i_speed_ctrl/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_speed_ctrl/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.207ns (52.488%)  route 0.187ns (47.512%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14, routed)          0.561     0.902    i_speed_ctrl/CLK
    SLICE_X24Y49         FDRE                                         r  i_speed_ctrl/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y49         FDRE (Prop_fdre_C_Q)         0.164     1.066 r  i_speed_ctrl/counter_reg[4]/Q
                         net (fo=9, routed)           0.187     1.253    i_speed_ctrl/counter_reg__0[4]
    SLICE_X24Y49         LUT5 (Prop_lut5_I4_O)        0.043     1.296 r  i_speed_ctrl/counter[4]_i_1/O
                         net (fo=1, routed)           0.000     1.296    i_speed_ctrl/p_0_in__0[4]
    SLICE_X24Y49         FDRE                                         r  i_speed_ctrl/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14, routed)          0.829     1.199    i_speed_ctrl/CLK
    SLICE_X24Y49         FDRE                                         r  i_speed_ctrl/counter_reg[4]/C
                         clock pessimism             -0.297     0.902    
    SLICE_X24Y49         FDRE (Hold_fdre_C_D)         0.133     1.035    i_speed_ctrl/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.035    
                         arrival time                           1.296    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 i_speed_ctrl/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_speed_ctrl/counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.247ns (63.843%)  route 0.140ns (36.157%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14, routed)          0.561     0.902    i_speed_ctrl/CLK
    SLICE_X24Y49         FDRE                                         r  i_speed_ctrl/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y49         FDRE (Prop_fdre_C_Q)         0.148     1.049 r  i_speed_ctrl/counter_reg[3]/Q
                         net (fo=8, routed)           0.140     1.189    i_speed_ctrl/counter_reg__0[3]
    SLICE_X24Y49         LUT6 (Prop_lut6_I1_O)        0.099     1.288 r  i_speed_ctrl/counter[5]_i_1/O
                         net (fo=1, routed)           0.000     1.288    i_speed_ctrl/p_0_in__0[5]
    SLICE_X24Y49         FDRE                                         r  i_speed_ctrl/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14, routed)          0.829     1.199    i_speed_ctrl/CLK
    SLICE_X24Y49         FDRE                                         r  i_speed_ctrl/counter_reg[5]/C
                         clock pessimism             -0.297     0.902    
    SLICE_X24Y49         FDRE (Hold_fdre_C_D)         0.121     1.023    i_speed_ctrl/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.023    
                         arrival time                           1.288    
  -------------------------------------------------------------------
                         slack                                  0.266    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin    Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     XADC/DCLK  n/a            4.000         20.000      16.000     XADC_X0Y0      system_wrapper_i/system_i/xadc_wiz_0/inst/DCLK
Min Period        n/a     BUFG/I     n/a            2.155         20.000      17.845     BUFGCTRL_X0Y0  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C     n/a            1.000         20.000      19.000     SLICE_X24Y50   i_speed_ctrl/counter_reg[0]/C
Min Period        n/a     FDRE/C     n/a            1.000         20.000      19.000     SLICE_X25Y49   i_speed_ctrl/counter_reg[10]/C
Min Period        n/a     FDRE/C     n/a            1.000         20.000      19.000     SLICE_X25Y49   i_speed_ctrl/counter_reg[1]/C
Min Period        n/a     FDRE/C     n/a            1.000         20.000      19.000     SLICE_X24Y49   i_speed_ctrl/counter_reg[2]/C
Min Period        n/a     FDRE/C     n/a            1.000         20.000      19.000     SLICE_X24Y49   i_speed_ctrl/counter_reg[3]/C
Min Period        n/a     FDRE/C     n/a            1.000         20.000      19.000     SLICE_X24Y49   i_speed_ctrl/counter_reg[4]/C
Min Period        n/a     FDRE/C     n/a            1.000         20.000      19.000     SLICE_X24Y49   i_speed_ctrl/counter_reg[5]/C
Min Period        n/a     FDRE/C     n/a            1.000         20.000      19.000     SLICE_X21Y49   i_speed_ctrl/counter_reg[6]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         10.000      9.500      SLICE_X24Y50   i_speed_ctrl/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C     n/a            0.500         10.000      9.500      SLICE_X25Y49   i_speed_ctrl/counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C     n/a            0.500         10.000      9.500      SLICE_X25Y49   i_speed_ctrl/counter_reg[1]/C
Low Pulse Width   Fast    FDRE/C     n/a            0.500         10.000      9.500      SLICE_X24Y49   i_speed_ctrl/counter_reg[2]/C
Low Pulse Width   Fast    FDRE/C     n/a            0.500         10.000      9.500      SLICE_X24Y49   i_speed_ctrl/counter_reg[3]/C
Low Pulse Width   Fast    FDRE/C     n/a            0.500         10.000      9.500      SLICE_X24Y49   i_speed_ctrl/counter_reg[4]/C
Low Pulse Width   Fast    FDRE/C     n/a            0.500         10.000      9.500      SLICE_X24Y49   i_speed_ctrl/counter_reg[5]/C
Low Pulse Width   Fast    FDRE/C     n/a            0.500         10.000      9.500      SLICE_X21Y49   i_speed_ctrl/counter_reg[6]/C
Low Pulse Width   Fast    FDRE/C     n/a            0.500         10.000      9.500      SLICE_X21Y49   i_speed_ctrl/counter_reg[7]/C
Low Pulse Width   Fast    FDRE/C     n/a            0.500         10.000      9.500      SLICE_X21Y49   i_speed_ctrl/counter_reg[8]/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         10.000      9.500      SLICE_X21Y49   i_speed_ctrl/counter_reg[6]/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         10.000      9.500      SLICE_X21Y49   i_speed_ctrl/counter_reg[7]/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         10.000      9.500      SLICE_X21Y49   i_speed_ctrl/counter_reg[8]/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         10.000      9.500      SLICE_X24Y50   i_speed_ctrl/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C     n/a            0.500         10.000      9.500      SLICE_X24Y50   i_speed_ctrl/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         10.000      9.500      SLICE_X25Y49   i_speed_ctrl/counter_reg[10]/C
High Pulse Width  Fast    FDRE/C     n/a            0.500         10.000      9.500      SLICE_X25Y49   i_speed_ctrl/counter_reg[10]/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         10.000      9.500      SLICE_X25Y49   i_speed_ctrl/counter_reg[1]/C
High Pulse Width  Fast    FDRE/C     n/a            0.500         10.000      9.500      SLICE_X25Y49   i_speed_ctrl/counter_reg[1]/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         10.000      9.500      SLICE_X24Y49   i_speed_ctrl/counter_reg[2]/C



