#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:36:09 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Sat Sep 21 01:19:08 2024
# Process ID: 723678
# Current directory: /home/tls/heterogeneous-vitis-apps/edgedetect/edgedetect-grayscale/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/impl/ip
# Command line: vivado -notrace -mode batch -source run_ippack.tcl
# Log file: /home/tls/heterogeneous-vitis-apps/edgedetect/edgedetect-grayscale/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/impl/ip/vivado.log
# Journal file: /home/tls/heterogeneous-vitis-apps/edgedetect/edgedetect-grayscale/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/impl/ip/vivado.jou
# Running On        :tls-Legion-5-15ACH6H
# Platform          :Ubuntu
# Operating System  :Ubuntu 22.04.5 LTS
# Processor Detail  :AMD Ryzen 5 5600H with Radeon Graphics
# CPU Frequency     :4241.206 MHz
# CPU Physical cores:6
# CPU Logical cores :12
# Host memory       :33497 MB
# Swap memory       :2147 MB
# Total Virtual     :35645 MB
# Available Virtual :23505 MB
#-----------------------------------------------------------
source run_ippack.tcl -notrace
INFO: calling package_hls_ip ip_types=vitis sysgen json_file=/home/tls/heterogeneous-vitis-apps/edgedetect/edgedetect-grayscale/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/hls_data.json outdir=/home/tls/heterogeneous-vitis-apps/edgedetect/edgedetect-grayscale/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/impl/ip srcdir=/home/tls/heterogeneous-vitis-apps/edgedetect/edgedetect-grayscale/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls sort_interfaces_ports=false
INFO: Copied 1 ipmisc file(s) to /home/tls/heterogeneous-vitis-apps/edgedetect/edgedetect-grayscale/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/impl/ip/misc
INFO: Copied 12 verilog file(s) to /home/tls/heterogeneous-vitis-apps/edgedetect/edgedetect-grayscale/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/impl/ip/hdl/verilog
INFO: Copied 11 vhdl file(s) to /home/tls/heterogeneous-vitis-apps/edgedetect/edgedetect-grayscale/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/impl/ip/hdl/vhdl
INFO: Copied 10 swdriver file(s) to /home/tls/heterogeneous-vitis-apps/edgedetect/edgedetect-grayscale/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/impl/ip/drivers
Generating 5 subcores in /home/tls/heterogeneous-vitis-apps/edgedetect/edgedetect-grayscale/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/impl/ip/hdl/ip.tmp:
impl/misc/edgedetect_dadd_64ns_64ns_64_8_full_dsp_1_ip.tcl
impl/misc/edgedetect_dmul_64ns_64ns_64_7_max_dsp_1_ip.tcl
impl/misc/edgedetect_fpext_32ns_64_2_no_dsp_1_ip.tcl
impl/misc/edgedetect_fptrunc_64ns_32_2_no_dsp_1_ip.tcl
impl/misc/edgedetect_sitodp_32ns_64_5_no_dsp_1_ip.tcl
INFO: Using COE_DIR=/home/tls/heterogeneous-vitis-apps/edgedetect/edgedetect-grayscale/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/impl/ip/hdl/verilog
INFO: Generating edgedetect_dadd_64ns_64ns_64_8_full_dsp_1_ip via file impl/misc/edgedetect_dadd_64ns_64ns_64_8_full_dsp_1_ip.tcl
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2024.1/data/ip'.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'edgedetect_dadd_64ns_64ns_64_8_full_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'edgedetect_dadd_64ns_64ns_64_8_full_dsp_1_ip'...
INFO: Done generating edgedetect_dadd_64ns_64ns_64_8_full_dsp_1_ip via file impl/misc/edgedetect_dadd_64ns_64ns_64_8_full_dsp_1_ip.tcl
INFO: Generating edgedetect_dmul_64ns_64ns_64_7_max_dsp_1_ip via file impl/misc/edgedetect_dmul_64ns_64ns_64_7_max_dsp_1_ip.tcl
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'edgedetect_dmul_64ns_64ns_64_7_max_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'edgedetect_dmul_64ns_64ns_64_7_max_dsp_1_ip'...
INFO: Done generating edgedetect_dmul_64ns_64ns_64_7_max_dsp_1_ip via file impl/misc/edgedetect_dmul_64ns_64ns_64_7_max_dsp_1_ip.tcl
INFO: Generating edgedetect_fpext_32ns_64_2_no_dsp_1_ip via file impl/misc/edgedetect_fpext_32ns_64_2_no_dsp_1_ip.tcl
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'edgedetect_fpext_32ns_64_2_no_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'edgedetect_fpext_32ns_64_2_no_dsp_1_ip'...
INFO: Done generating edgedetect_fpext_32ns_64_2_no_dsp_1_ip via file impl/misc/edgedetect_fpext_32ns_64_2_no_dsp_1_ip.tcl
INFO: Generating edgedetect_fptrunc_64ns_32_2_no_dsp_1_ip via file impl/misc/edgedetect_fptrunc_64ns_32_2_no_dsp_1_ip.tcl
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'edgedetect_fptrunc_64ns_32_2_no_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'edgedetect_fptrunc_64ns_32_2_no_dsp_1_ip'...
INFO: Done generating edgedetect_fptrunc_64ns_32_2_no_dsp_1_ip via file impl/misc/edgedetect_fptrunc_64ns_32_2_no_dsp_1_ip.tcl
INFO: Generating edgedetect_sitodp_32ns_64_5_no_dsp_1_ip via file impl/misc/edgedetect_sitodp_32ns_64_5_no_dsp_1_ip.tcl
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'edgedetect_sitodp_32ns_64_5_no_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'edgedetect_sitodp_32ns_64_5_no_dsp_1_ip'...
INFO: Done generating edgedetect_sitodp_32ns_64_5_no_dsp_1_ip via file impl/misc/edgedetect_sitodp_32ns_64_5_no_dsp_1_ip.tcl
INFO: Import ports from HDL: /home/tls/heterogeneous-vitis-apps/edgedetect/edgedetect-grayscale/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/impl/ip/hdl/vhdl/edgedetect.vhd (edgedetect)
INFO: Add axi4lite interface s_axi_control
INFO: Add clock interface ap_clk
INFO: Add reset interface ap_rst_n
INFO: Add interrupt interface interrupt
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2024.1/data/ip'.
INFO: Add axi4full interface m_axi_gmem
INFO: Calling post_process_vitis to specialize IP
INFO: Calling post_process_sysgen to specialize IP
Generating sysgen info xml from json file
INFO: Created IP /home/tls/heterogeneous-vitis-apps/edgedetect/edgedetect-grayscale/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/impl/ip/component.xml
Generating XO file: edgedetect.xo in directory /home/tls/heterogeneous-vitis-apps/edgedetect/edgedetect-grayscale/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/..
Running: package_xo -xo_path /home/tls/heterogeneous-vitis-apps/edgedetect/edgedetect-grayscale/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/../edgedetect.xo -kernel_xml /home/tls/heterogeneous-vitis-apps/edgedetect/edgedetect-grayscale/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/kernel.xml -kernel_name edgedetect -ip_directory /home/tls/heterogeneous-vitis-apps/edgedetect/edgedetect-grayscale/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/impl/ip -kernel_files /home/tls/heterogeneous-vitis-apps/edgedetect/edgedetect-grayscale/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/../../../EdgedetectBaseline_host/src/edgedetect.cpp -hls_directory /home/tls/heterogeneous-vitis-apps/edgedetect/edgedetect-grayscale/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/impl/misc/hls_files -kernel_json /home/tls/heterogeneous-vitis-apps/edgedetect/edgedetect-grayscale/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/hls_data.json
INFO: Created IP archive /home/tls/heterogeneous-vitis-apps/edgedetect/edgedetect-grayscale/EdgedetectBaseline_cluster/EdgedetectBaseline_cluster/hls/impl/ip/xilinx_com_hls_edgedetect_1_0.zip
INFO: [Common 17-206] Exiting Vivado at Sat Sep 21 01:19:22 2024...
