#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Wed Apr 28 13:02:19 2021
# Process ID: 18163
# Current directory: /home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module
# Command line: vivado
# Log file: /home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/vivado.log
# Journal file: /home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/data/tools/xilinx/Vivado/2020.1/data/ip'.
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
open_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 7137.680 ; gain = 31.277 ; free physical = 41896 ; free virtual = 54547
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj testbench_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/JTAG_init_parser.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module JTAG_init_parser
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/Loading_file_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Loading_file_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/SPI_load_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPI_load_file
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sim_1/new/Load_t.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
xelab -wto 248dc893f2d5462eae68f33b84e03316 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /data/tools/xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/xelab -wto 248dc893f2d5462eae68f33b84e03316 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    LIBRARY_PATH
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.JTAG_init_parser
Compiling module xil_defaultlib.SPI_load_file
Compiling module xil_defaultlib.uart
Compiling module xil_defaultlib.Loading_file_controller
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -view {/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/testbench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
open_wave_config /home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/testbench_behav.wcfg
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 3000
Fetch_EN:x 
Fetch_EN:0 
Current STATE: 0001, INDEX:           x
Current STATE: 0001, INDEX:           x
Current STATE: 0010, INDEX:           x
Current STATE: 0010, INDEX:           0
Current STATE: 0010, INDEX:           1
Current STATE: 0010, INDEX:           2
Current STATE: 0010, INDEX:           3
Current STATE: 0010, INDEX:           4
Current STATE: 0010, INDEX:           5
Current STATE: 0010, INDEX:           6
Current STATE: 0010, INDEX:           7
Current STATE: 0010, INDEX:           8
Current STATE: 0010, INDEX:           9
Current STATE: 0010, INDEX:          10
Current STATE: 0010, INDEX:          11
Current STATE: 0010, INDEX:          12
Current STATE: 0010, INDEX:          13
Current STATE: 0010, INDEX:          14
                 210 =======Start jtag=======
Current STATE: 0010, INDEX:          15
Current STATE: 0011, INDEX:          16
Current STATE: 0011, INDEX:          17
Current STATE: 0011, INDEX:          18
Current STATE: 0011, INDEX:          19
Current STATE: 0011, INDEX:          20
Current STATE: 0011, INDEX:          21
Current STATE: 0011, INDEX:          22
Current STATE: 0011, INDEX:          23
Current STATE: 0011, INDEX:          24
Current STATE: 0011, INDEX:          25
Current STATE: 0011, INDEX:          26
Current STATE: 0011, INDEX:          27
Current STATE: 0011, INDEX:          28
Current STATE: 0011, INDEX:          29
Current STATE: 0011, INDEX:          30
Current STATE: 0011, INDEX:          31
Current STATE: 0011, INDEX:          32
Current STATE: 0011, INDEX:          33
Current STATE: 0011, INDEX:          34
Current STATE: 0011, INDEX:          35
Current STATE: 0011, INDEX:          36
Current STATE: 0011, INDEX:          37
Current STATE: 0011, INDEX:          38
Current STATE: 0011, INDEX:          39
Current STATE: 0011, INDEX:          40
Current STATE: 0011, INDEX:          41
Current STATE: 0011, INDEX:          42
Current STATE: 0011, INDEX:          43
Current STATE: 0011, INDEX:          44
Current STATE: 0011, INDEX:          45
Current STATE: 0011, INDEX:          46
Current STATE: 0011, INDEX:          47
Current STATE: 0011, INDEX:          48
Current STATE: 0011, INDEX:          49
Current STATE: 0011, INDEX:          50
Current STATE: 0011, INDEX:          51
Current STATE: 0011, INDEX:          52
Current STATE: 0011, INDEX:          53
Current STATE: 0011, INDEX:          54
Current STATE: 0011, INDEX:          55
Current STATE: 0011, INDEX:          56
Current STATE: 0011, INDEX:          57
Current STATE: 0011, INDEX:          58
Current STATE: 0011, INDEX:          59
Current STATE: 0011, INDEX:          60
Current STATE: 0011, INDEX:          61
Current STATE: 0011, INDEX:          62
Current STATE: 0011, INDEX:          63
Current STATE: 0011, INDEX:          64
Current STATE: 0011, INDEX:          65
Current STATE: 0011, INDEX:          66
Current STATE: 0011, INDEX:          67
Current STATE: 0011, INDEX:          68
Current STATE: 0011, INDEX:          69
Current STATE: 0011, INDEX:          70
Current STATE: 0011, INDEX:          71
Current STATE: 0011, INDEX:          72
Current STATE: 0011, INDEX:          73
Current STATE: 0011, INDEX:          74
Current STATE: 0011, INDEX:          75
Current STATE: 0011, INDEX:          76
Current STATE: 0011, INDEX:          77
Current STATE: 0011, INDEX:          78
Current STATE: 0011, INDEX:          79
Current STATE: 0011, INDEX:          80
Current STATE: 0011, INDEX:          81
Current STATE: 0011, INDEX:          82
Current STATE: 0011, INDEX:          83
Current STATE: 0011, INDEX:          84
Current STATE: 0011, INDEX:          85
Current STATE: 0011, INDEX:          86
Current STATE: 0011, INDEX:          87
Current STATE: 0011, INDEX:          88
Current STATE: 0011, INDEX:          89
Current STATE: 0011, INDEX:          90
Current STATE: 0011, INDEX:          91
Current STATE: 0011, INDEX:          92
Current STATE: 0011, INDEX:          93
Current STATE: 0011, INDEX:          94
Current STATE: 0011, INDEX:          95
Current STATE: 0011, INDEX:          96
Current STATE: 0011, INDEX:          97
Current STATE: 0011, INDEX:          98
Current STATE: 0011, INDEX:          99
Current STATE: 0011, INDEX:         100
Current STATE: 0011, INDEX:         101
Current STATE: 0011, INDEX:         102
Current STATE: 0011, INDEX:         103
Current STATE: 0011, INDEX:         104
Current STATE: 0011, INDEX:         105
Current STATE: 0011, INDEX:         106
Current STATE: 0011, INDEX:         107
Current STATE: 0011, INDEX:         108
Current STATE: 0011, INDEX:         109
Current STATE: 0011, INDEX:         110
Current STATE: 0011, INDEX:         111
Current STATE: 0011, INDEX:         112
Current STATE: 0011, INDEX:         113
Current STATE: 0011, INDEX:         114
Current STATE: 0011, INDEX:         115
Current STATE: 0011, INDEX:         116
Current STATE: 0011, INDEX:         117
Current STATE: 0011, INDEX:         118
Current STATE: 0011, INDEX:         119
Current STATE: 0011, INDEX:         120
Current STATE: 0011, INDEX:         121
Current STATE: 0011, INDEX:         122
Current STATE: 0011, INDEX:         123
Current STATE: 0011, INDEX:         124
Current STATE: 0011, INDEX:         125
Current STATE: 0011, INDEX:         126
Current STATE: 0011, INDEX:         127
Current STATE: 0011, INDEX:         128
Current STATE: 0011, INDEX:         129
Current STATE: 0011, INDEX:         130
Current STATE: 0011, INDEX:         131
Current STATE: 0011, INDEX:         132
Current STATE: 0011, INDEX:         133
Current STATE: 0011, INDEX:         134
Current STATE: 0011, INDEX:         135
Current STATE: 0011, INDEX:         136
Current STATE: 0011, INDEX:         137
Current STATE: 0011, INDEX:         138
Current STATE: 0011, INDEX:         139
Current STATE: 0011, INDEX:         140
Current STATE: 0011, INDEX:         141
Current STATE: 0011, INDEX:         142
Current STATE: 0011, INDEX:         143
Current STATE: 0011, INDEX:         144
Current STATE: 0011, INDEX:         145
Current STATE: 0011, INDEX:         146
Current STATE: 0011, INDEX:         147
Current STATE: 0011, INDEX:         148
Current STATE: 0011, INDEX:         149
Current STATE: 0011, INDEX:         150
Current STATE: 0011, INDEX:         151
Current STATE: 0011, INDEX:         152
Current STATE: 0011, INDEX:         153
Current STATE: 0011, INDEX:         154
Current STATE: 0011, INDEX:         155
Current STATE: 0011, INDEX:         156
Current STATE: 0011, INDEX:         157
Current STATE: 0011, INDEX:         158
Current STATE: 0011, INDEX:         159
Current STATE: 0011, INDEX:         160
Current STATE: 0011, INDEX:         161
Current STATE: 0011, INDEX:         162
Current STATE: 0011, INDEX:         163
Current STATE: 0011, INDEX:         164
Current STATE: 0011, INDEX:         165
Current STATE: 0011, INDEX:         166
Current STATE: 0011, INDEX:         167
Current STATE: 0011, INDEX:         168
Current STATE: 0011, INDEX:         169
Current STATE: 0011, INDEX:         170
Current STATE: 0011, INDEX:         171
                1780 =======jtag done=======
Current STATE: 0011, INDEX:         172
Current STATE: 0100, INDEX:         173
Current STATE: 0100, INDEX:           0
Current STATE: 0100, INDEX:           1
Current STATE: 0100, INDEX:           2
Current STATE: 0100, INDEX:           3
Current STATE: 0100, INDEX:           4
Current STATE: 0100, INDEX:           5
Current STATE: 0100, INDEX:           6
Current STATE: 0100, INDEX:           7
Current STATE: 0100, INDEX:           8
                1890 =======Start spi_load=======
Current STATE: 0100, INDEX:           9
Current STATE: 0101, INDEX:           0
Current STATE: 0101, INDEX:           1
Current STATE: 0101, INDEX:           2
Current STATE: 0101, INDEX:           3
Current STATE: 0101, INDEX:           4
Current STATE: 0101, INDEX:           5
Current STATE: 0101, INDEX:           6
Current STATE: 0101, INDEX:           7
Current STATE: 0101, INDEX:           8
Current STATE: 0101, INDEX:           0
Current STATE: 0001, INDEX:           1
Current STATE: 0001, INDEX:           2
Current STATE: 0001, INDEX:           3
Current STATE: 0001, INDEX:           4
Current STATE: 0001, INDEX:           5
Current STATE: 0001, INDEX:           6
Current STATE: 0001, INDEX:           7
Current STATE: 0001, INDEX:           8
Current STATE: 0001, INDEX:           9
Current STATE: 0001, INDEX:          10
Current STATE: 0001, INDEX:          11
Current STATE: 0001, INDEX:          12
Current STATE: 0001, INDEX:          13
Current STATE: 0001, INDEX:          14
Current STATE: 0001, INDEX:          15
Current STATE: 0001, INDEX:          16
Current STATE: 0001, INDEX:          17
Current STATE: 0001, INDEX:          18
Current STATE: 0001, INDEX:          19
Current STATE: 0001, INDEX:          20
Current STATE: 0001, INDEX:          21
Current STATE: 0001, INDEX:          22
Current STATE: 0001, INDEX:          23
Current STATE: 0001, INDEX:          24
Current STATE: 0001, INDEX:          25
Current STATE: 0001, INDEX:          26
Current STATE: 0001, INDEX:          27
Current STATE: 0001, INDEX:          28
Current STATE: 0001, INDEX:          29
Current STATE: 0001, INDEX:          30
Current STATE: 0001, INDEX:          31
Current STATE: 0001, INDEX:          32
Current STATE: 0001, INDEX:          33
Current STATE: 0001, INDEX:          34
Current STATE: 0001, INDEX:          35
Current STATE: 0001, INDEX:          36
Current STATE: 0001, INDEX:          37
Current STATE: 0001, INDEX:          38
Current STATE: 0001, INDEX:          39
Current STATE: 0001, INDEX:          40
Current STATE: 0001, INDEX:          41
Current STATE: 0001, INDEX:          42
Current STATE: 0001, INDEX:          43
Current STATE: 0001, INDEX:          44
Current STATE: 0001, INDEX:          45
Current STATE: 0001, INDEX:          46
Current STATE: 0001, INDEX:          47
Current STATE: 0001, INDEX:          48
Current STATE: 0001, INDEX:          49
Current STATE: 0001, INDEX:          50
Current STATE: 0001, INDEX:          51
Current STATE: 0001, INDEX:          52
Current STATE: 0001, INDEX:          53
Current STATE: 0001, INDEX:          54
Current STATE: 0001, INDEX:          55
Current STATE: 0001, INDEX:          56
Current STATE: 0001, INDEX:          57
Current STATE: 0001, INDEX:          58
Current STATE: 0001, INDEX:          59
Current STATE: 0001, INDEX:          60
Current STATE: 0001, INDEX:          61
Current STATE: 0001, INDEX:          62
Current STATE: 0001, INDEX:          63
Current STATE: 0001, INDEX:          64
Current STATE: 0001, INDEX:          65
Current STATE: 0001, INDEX:          66
Current STATE: 0001, INDEX:          67
Current STATE: 0001, INDEX:          68
Current STATE: 0001, INDEX:          69
Current STATE: 0001, INDEX:          70
Current STATE: 0001, INDEX:          71
Current STATE: 0001, INDEX:          72
Current STATE: 0001, INDEX:          73
Current STATE: 0001, INDEX:          74
Current STATE: 0001, INDEX:          75
Current STATE: 0001, INDEX:          76
Current STATE: 0001, INDEX:          77
Current STATE: 0001, INDEX:          78
Current STATE: 0001, INDEX:          79
Current STATE: 0001, INDEX:          80
Current STATE: 0001, INDEX:          81
Current STATE: 0001, INDEX:          82
Current STATE: 0001, INDEX:          83
Current STATE: 0001, INDEX:          84
Current STATE: 0001, INDEX:          85
Current STATE: 0001, INDEX:          86
Current STATE: 0001, INDEX:          87
Current STATE: 0001, INDEX:          88
Current STATE: 0001, INDEX:          89
Current STATE: 0001, INDEX:          90
Current STATE: 0001, INDEX:          91
Current STATE: 0001, INDEX:          92
Current STATE: 0001, INDEX:          93
Current STATE: 0001, INDEX:          94
Current STATE: 0001, INDEX:          95
Current STATE: 0001, INDEX:          96
Current STATE: 0001, INDEX:          97
Current STATE: 0001, INDEX:          98
Current STATE: 0001, INDEX:          99
Current STATE: 0001, INDEX:         100
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 3000
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 7374.703 ; gain = 186.863 ; free physical = 41901 ; free virtual = 54552
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj testbench_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/JTAG_init_parser.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module JTAG_init_parser
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/Loading_file_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Loading_file_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/SPI_load_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPI_load_file
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sim_1/new/Load_t.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
xelab -wto 248dc893f2d5462eae68f33b84e03316 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /data/tools/xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/xelab -wto 248dc893f2d5462eae68f33b84e03316 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    LIBRARY_PATH
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.JTAG_init_parser
Compiling module xil_defaultlib.SPI_load_file
Compiling module xil_defaultlib.uart
Compiling module xil_defaultlib.Loading_file_controller
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -view {/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/testbench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
open_wave_config /home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/testbench_behav.wcfg
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 3000
Fetch_EN:x 
Fetch_EN:0 
Current STATE: 0001, INDEX:           x
Current STATE: 0001, INDEX:           x
Current STATE: 0010, INDEX:           x
Current STATE: 0010, INDEX:           0
Current STATE: 0010, INDEX:           1
Current STATE: 0010, INDEX:           2
Current STATE: 0010, INDEX:           3
Current STATE: 0010, INDEX:           4
Current STATE: 0010, INDEX:           5
Current STATE: 0010, INDEX:           6
Current STATE: 0010, INDEX:           7
Current STATE: 0010, INDEX:           8
Current STATE: 0010, INDEX:           9
Current STATE: 0010, INDEX:          10
Current STATE: 0010, INDEX:          11
Current STATE: 0010, INDEX:          12
Current STATE: 0010, INDEX:          13
Current STATE: 0010, INDEX:          14
                 210 =======Start jtag=======
Current STATE: 0010, INDEX:          15
Current STATE: 0011, INDEX:          16
Current STATE: 0011, INDEX:          17
Current STATE: 0011, INDEX:          18
Current STATE: 0011, INDEX:          19
Current STATE: 0011, INDEX:          20
Current STATE: 0011, INDEX:          21
Current STATE: 0011, INDEX:          22
Current STATE: 0011, INDEX:          23
Current STATE: 0011, INDEX:          24
Current STATE: 0011, INDEX:          25
Current STATE: 0011, INDEX:          26
Current STATE: 0011, INDEX:          27
Current STATE: 0011, INDEX:          28
Current STATE: 0011, INDEX:          29
Current STATE: 0011, INDEX:          30
Current STATE: 0011, INDEX:          31
Current STATE: 0011, INDEX:          32
Current STATE: 0011, INDEX:          33
Current STATE: 0011, INDEX:          34
Current STATE: 0011, INDEX:          35
Current STATE: 0011, INDEX:          36
Current STATE: 0011, INDEX:          37
Current STATE: 0011, INDEX:          38
Current STATE: 0011, INDEX:          39
Current STATE: 0011, INDEX:          40
Current STATE: 0011, INDEX:          41
Current STATE: 0011, INDEX:          42
Current STATE: 0011, INDEX:          43
Current STATE: 0011, INDEX:          44
Current STATE: 0011, INDEX:          45
Current STATE: 0011, INDEX:          46
Current STATE: 0011, INDEX:          47
Current STATE: 0011, INDEX:          48
Current STATE: 0011, INDEX:          49
Current STATE: 0011, INDEX:          50
Current STATE: 0011, INDEX:          51
Current STATE: 0011, INDEX:          52
Current STATE: 0011, INDEX:          53
Current STATE: 0011, INDEX:          54
Current STATE: 0011, INDEX:          55
Current STATE: 0011, INDEX:          56
Current STATE: 0011, INDEX:          57
Current STATE: 0011, INDEX:          58
Current STATE: 0011, INDEX:          59
Current STATE: 0011, INDEX:          60
Current STATE: 0011, INDEX:          61
Current STATE: 0011, INDEX:          62
Current STATE: 0011, INDEX:          63
Current STATE: 0011, INDEX:          64
Current STATE: 0011, INDEX:          65
Current STATE: 0011, INDEX:          66
Current STATE: 0011, INDEX:          67
Current STATE: 0011, INDEX:          68
Current STATE: 0011, INDEX:          69
Current STATE: 0011, INDEX:          70
Current STATE: 0011, INDEX:          71
Current STATE: 0011, INDEX:          72
Current STATE: 0011, INDEX:          73
Current STATE: 0011, INDEX:          74
Current STATE: 0011, INDEX:          75
Current STATE: 0011, INDEX:          76
Current STATE: 0011, INDEX:          77
Current STATE: 0011, INDEX:          78
Current STATE: 0011, INDEX:          79
Current STATE: 0011, INDEX:          80
Current STATE: 0011, INDEX:          81
Current STATE: 0011, INDEX:          82
Current STATE: 0011, INDEX:          83
Current STATE: 0011, INDEX:          84
Current STATE: 0011, INDEX:          85
Current STATE: 0011, INDEX:          86
Current STATE: 0011, INDEX:          87
Current STATE: 0011, INDEX:          88
Current STATE: 0011, INDEX:          89
Current STATE: 0011, INDEX:          90
Current STATE: 0011, INDEX:          91
Current STATE: 0011, INDEX:          92
Current STATE: 0011, INDEX:          93
Current STATE: 0011, INDEX:          94
Current STATE: 0011, INDEX:          95
Current STATE: 0011, INDEX:          96
Current STATE: 0011, INDEX:          97
Current STATE: 0011, INDEX:          98
Current STATE: 0011, INDEX:          99
Current STATE: 0011, INDEX:         100
Current STATE: 0011, INDEX:         101
Current STATE: 0011, INDEX:         102
Current STATE: 0011, INDEX:         103
Current STATE: 0011, INDEX:         104
Current STATE: 0011, INDEX:         105
Current STATE: 0011, INDEX:         106
Current STATE: 0011, INDEX:         107
Current STATE: 0011, INDEX:         108
Current STATE: 0011, INDEX:         109
Current STATE: 0011, INDEX:         110
Current STATE: 0011, INDEX:         111
Current STATE: 0011, INDEX:         112
Current STATE: 0011, INDEX:         113
Current STATE: 0011, INDEX:         114
Current STATE: 0011, INDEX:         115
Current STATE: 0011, INDEX:         116
Current STATE: 0011, INDEX:         117
Current STATE: 0011, INDEX:         118
Current STATE: 0011, INDEX:         119
Current STATE: 0011, INDEX:         120
Current STATE: 0011, INDEX:         121
Current STATE: 0011, INDEX:         122
Current STATE: 0011, INDEX:         123
Current STATE: 0011, INDEX:         124
Current STATE: 0011, INDEX:         125
Current STATE: 0011, INDEX:         126
Current STATE: 0011, INDEX:         127
Current STATE: 0011, INDEX:         128
Current STATE: 0011, INDEX:         129
Current STATE: 0011, INDEX:         130
Current STATE: 0011, INDEX:         131
Current STATE: 0011, INDEX:         132
Current STATE: 0011, INDEX:         133
Current STATE: 0011, INDEX:         134
Current STATE: 0011, INDEX:         135
Current STATE: 0011, INDEX:         136
Current STATE: 0011, INDEX:         137
Current STATE: 0011, INDEX:         138
Current STATE: 0011, INDEX:         139
Current STATE: 0011, INDEX:         140
Current STATE: 0011, INDEX:         141
Current STATE: 0011, INDEX:         142
Current STATE: 0011, INDEX:         143
Current STATE: 0011, INDEX:         144
Current STATE: 0011, INDEX:         145
Current STATE: 0011, INDEX:         146
Current STATE: 0011, INDEX:         147
Current STATE: 0011, INDEX:         148
Current STATE: 0011, INDEX:         149
Current STATE: 0011, INDEX:         150
Current STATE: 0011, INDEX:         151
Current STATE: 0011, INDEX:         152
Current STATE: 0011, INDEX:         153
Current STATE: 0011, INDEX:         154
Current STATE: 0011, INDEX:         155
Current STATE: 0011, INDEX:         156
Current STATE: 0011, INDEX:         157
Current STATE: 0011, INDEX:         158
Current STATE: 0011, INDEX:         159
Current STATE: 0011, INDEX:         160
Current STATE: 0011, INDEX:         161
Current STATE: 0011, INDEX:         162
Current STATE: 0011, INDEX:         163
Current STATE: 0011, INDEX:         164
Current STATE: 0011, INDEX:         165
Current STATE: 0011, INDEX:         166
Current STATE: 0011, INDEX:         167
Current STATE: 0011, INDEX:         168
Current STATE: 0011, INDEX:         169
Current STATE: 0011, INDEX:         170
Current STATE: 0011, INDEX:         171
                1780 =======jtag done=======
Current STATE: 0011, INDEX:         172
Current STATE: 0100, INDEX:         173
Current STATE: 0100, INDEX:           0
Current STATE: 0100, INDEX:           1
Current STATE: 0100, INDEX:           2
Current STATE: 0100, INDEX:           3
Current STATE: 0100, INDEX:           4
Current STATE: 0100, INDEX:           5
Current STATE: 0100, INDEX:           6
Current STATE: 0100, INDEX:           7
Current STATE: 0100, INDEX:           8
                1890 =======Start spi_load=======
Current STATE: 0100, INDEX:           9
Current STATE: 0101, INDEX:           0
Current STATE: 0101, INDEX:           1
Current STATE: 0101, INDEX:           2
Current STATE: 0101, INDEX:           3
Current STATE: 0101, INDEX:           4
Current STATE: 0101, INDEX:           5
Current STATE: 0101, INDEX:           6
Current STATE: 0101, INDEX:           7
Current STATE: 0101, INDEX:           8
Current STATE: 0101, INDEX:           0
Current STATE: 0101, INDEX:           1
Current STATE: 0101, INDEX:           2
Current STATE: 0101, INDEX:           3
Current STATE: 0101, INDEX:           4
Current STATE: 0101, INDEX:           5
Current STATE: 0101, INDEX:           6
Current STATE: 0101, INDEX:           7
Current STATE: 0101, INDEX:           8
Current STATE: 0101, INDEX:           0
Current STATE: 0101, INDEX:           1
Current STATE: 0101, INDEX:           2
Current STATE: 0101, INDEX:           3
Current STATE: 0101, INDEX:           4
Current STATE: 0101, INDEX:           5
Current STATE: 0101, INDEX:           6
Current STATE: 0101, INDEX:           7
Current STATE: 0101, INDEX:           8
Current STATE: 0101, INDEX:           0
Current STATE: 0101, INDEX:           1
Current STATE: 0101, INDEX:           2
Current STATE: 0101, INDEX:           3
Current STATE: 0101, INDEX:           4
Current STATE: 0101, INDEX:           5
Current STATE: 0101, INDEX:           6
Current STATE: 0101, INDEX:           7
Current STATE: 0101, INDEX:           8
Current STATE: 0101, INDEX:           0
Current STATE: 0101, INDEX:           1
Current STATE: 0101, INDEX:           2
Current STATE: 0101, INDEX:           3
Current STATE: 0101, INDEX:           4
Current STATE: 0101, INDEX:           5
Current STATE: 0101, INDEX:           6
Current STATE: 0101, INDEX:           7
Current STATE: 0101, INDEX:           8
Current STATE: 0101, INDEX:           0
Current STATE: 0101, INDEX:           1
Current STATE: 0101, INDEX:           2
Current STATE: 0101, INDEX:           3
Current STATE: 0101, INDEX:           4
Current STATE: 0101, INDEX:           5
Current STATE: 0101, INDEX:           6
Current STATE: 0101, INDEX:           7
Current STATE: 0101, INDEX:           8
Current STATE: 0101, INDEX:           0
Current STATE: 0101, INDEX:           1
Current STATE: 0101, INDEX:           2
Current STATE: 0101, INDEX:           3
Current STATE: 0101, INDEX:           4
Current STATE: 0101, INDEX:           5
Current STATE: 0101, INDEX:           6
Current STATE: 0101, INDEX:           7
Current STATE: 0101, INDEX:           8
Current STATE: 0101, INDEX:           0
Current STATE: 0101, INDEX:           1
Current STATE: 0101, INDEX:           2
Current STATE: 0101, INDEX:           3
Current STATE: 0101, INDEX:           4
Current STATE: 0101, INDEX:           5
Current STATE: 0101, INDEX:           6
Current STATE: 0101, INDEX:           7
Current STATE: 0101, INDEX:           8
Current STATE: 0101, INDEX:           0
Current STATE: 0101, INDEX:           1
Current STATE: 0101, INDEX:           2
Current STATE: 0101, INDEX:           3
Current STATE: 0101, INDEX:           4
Current STATE: 0101, INDEX:           5
Current STATE: 0101, INDEX:           6
Current STATE: 0101, INDEX:           7
Current STATE: 0101, INDEX:           8
Current STATE: 0110, INDEX:           0
Current STATE: 0110, INDEX:           1
Current STATE: 0110, INDEX:           2
Current STATE: 0111, INDEX:           0
Current STATE: 0111, INDEX:           1
Current STATE: 0111, INDEX:           2
Current STATE: 0111, INDEX:           3
Current STATE: 0111, INDEX:           4
Current STATE: 0111, INDEX:           5
Current STATE: 0111, INDEX:           6
Current STATE: 0111, INDEX:           7
Current STATE: 0111, INDEX:           8
Current STATE: 0111, INDEX:           9
Current STATE: 0101, INDEX:          10
Current STATE: 0101, INDEX:          11
Current STATE: 0101, INDEX:          12
Current STATE: 0101, INDEX:          13
Current STATE: 0101, INDEX:          14
Current STATE: 0101, INDEX:          15
Current STATE: 0101, INDEX:          16
Current STATE: 0101, INDEX:          17
Current STATE: 0101, INDEX:          18
Current STATE: 0101, INDEX:          19
Current STATE: 0101, INDEX:          20
Current STATE: 0101, INDEX:          21
Current STATE: 0101, INDEX:          22
Current STATE: 0101, INDEX:          23
Current STATE: 0101, INDEX:          24
Current STATE: 0101, INDEX:          25
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 3000
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 7374.703 ; gain = 0.000 ; free physical = 41785 ; free virtual = 54436
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj testbench_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/JTAG_init_parser.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module JTAG_init_parser
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/Loading_file_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Loading_file_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/SPI_load_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPI_load_file
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sim_1/new/Load_t.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
xelab -wto 248dc893f2d5462eae68f33b84e03316 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /data/tools/xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/xelab -wto 248dc893f2d5462eae68f33b84e03316 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    LIBRARY_PATH
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.JTAG_init_parser
Compiling module xil_defaultlib.SPI_load_file
Compiling module xil_defaultlib.uart
Compiling module xil_defaultlib.Loading_file_controller
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -view {/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/testbench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
open_wave_config /home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/testbench_behav.wcfg
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 3000
                   0SPI_sdo0=x SPI_sdo1=x SPI_sdo2=x SPI_sdo3=x
Fetch_EN:x 
Fetch_EN:0 
Current STATE: 0001, INDEX:           x
Current STATE: 0001, INDEX:           x
Current STATE: 0010, INDEX:           x
Current STATE: 0010, INDEX:           0
                  65SPI_sdo0=0 SPI_sdo1=x SPI_sdo2=x SPI_sdo3=x
Current STATE: 0010, INDEX:           1
Current STATE: 0010, INDEX:           2
Current STATE: 0010, INDEX:           3
Current STATE: 0010, INDEX:           4
Current STATE: 0010, INDEX:           5
Current STATE: 0010, INDEX:           6
                 125SPI_sdo0=1 SPI_sdo1=x SPI_sdo2=x SPI_sdo3=x
Current STATE: 0010, INDEX:           7
                 135SPI_sdo0=0 SPI_sdo1=x SPI_sdo2=x SPI_sdo3=x
Current STATE: 0010, INDEX:           8
Current STATE: 0010, INDEX:           9
Current STATE: 0010, INDEX:          10
Current STATE: 0010, INDEX:          11
Current STATE: 0010, INDEX:          12
Current STATE: 0010, INDEX:          13
Current STATE: 0010, INDEX:          14
                 205SPI_sdo0=1 SPI_sdo1=x SPI_sdo2=x SPI_sdo3=x
                 210 =======Start jtag=======
Current STATE: 0010, INDEX:          15
Current STATE: 0011, INDEX:          16
Current STATE: 0011, INDEX:          17
Current STATE: 0011, INDEX:          18
Current STATE: 0011, INDEX:          19
Current STATE: 0011, INDEX:          20
Current STATE: 0011, INDEX:          21
Current STATE: 0011, INDEX:          22
Current STATE: 0011, INDEX:          23
Current STATE: 0011, INDEX:          24
Current STATE: 0011, INDEX:          25
Current STATE: 0011, INDEX:          26
Current STATE: 0011, INDEX:          27
Current STATE: 0011, INDEX:          28
Current STATE: 0011, INDEX:          29
Current STATE: 0011, INDEX:          30
Current STATE: 0011, INDEX:          31
Current STATE: 0011, INDEX:          32
Current STATE: 0011, INDEX:          33
Current STATE: 0011, INDEX:          34
Current STATE: 0011, INDEX:          35
Current STATE: 0011, INDEX:          36
Current STATE: 0011, INDEX:          37
Current STATE: 0011, INDEX:          38
Current STATE: 0011, INDEX:          39
Current STATE: 0011, INDEX:          40
Current STATE: 0011, INDEX:          41
Current STATE: 0011, INDEX:          42
Current STATE: 0011, INDEX:          43
Current STATE: 0011, INDEX:          44
Current STATE: 0011, INDEX:          45
Current STATE: 0011, INDEX:          46
Current STATE: 0011, INDEX:          47
Current STATE: 0011, INDEX:          48
Current STATE: 0011, INDEX:          49
Current STATE: 0011, INDEX:          50
Current STATE: 0011, INDEX:          51
Current STATE: 0011, INDEX:          52
Current STATE: 0011, INDEX:          53
Current STATE: 0011, INDEX:          54
Current STATE: 0011, INDEX:          55
Current STATE: 0011, INDEX:          56
Current STATE: 0011, INDEX:          57
Current STATE: 0011, INDEX:          58
Current STATE: 0011, INDEX:          59
Current STATE: 0011, INDEX:          60
Current STATE: 0011, INDEX:          61
Current STATE: 0011, INDEX:          62
Current STATE: 0011, INDEX:          63
Current STATE: 0011, INDEX:          64
Current STATE: 0011, INDEX:          65
Current STATE: 0011, INDEX:          66
Current STATE: 0011, INDEX:          67
Current STATE: 0011, INDEX:          68
Current STATE: 0011, INDEX:          69
Current STATE: 0011, INDEX:          70
Current STATE: 0011, INDEX:          71
Current STATE: 0011, INDEX:          72
Current STATE: 0011, INDEX:          73
Current STATE: 0011, INDEX:          74
Current STATE: 0011, INDEX:          75
Current STATE: 0011, INDEX:          76
Current STATE: 0011, INDEX:          77
Current STATE: 0011, INDEX:          78
Current STATE: 0011, INDEX:          79
Current STATE: 0011, INDEX:          80
Current STATE: 0011, INDEX:          81
Current STATE: 0011, INDEX:          82
Current STATE: 0011, INDEX:          83
Current STATE: 0011, INDEX:          84
Current STATE: 0011, INDEX:          85
Current STATE: 0011, INDEX:          86
Current STATE: 0011, INDEX:          87
Current STATE: 0011, INDEX:          88
Current STATE: 0011, INDEX:          89
Current STATE: 0011, INDEX:          90
Current STATE: 0011, INDEX:          91
Current STATE: 0011, INDEX:          92
Current STATE: 0011, INDEX:          93
Current STATE: 0011, INDEX:          94
Current STATE: 0011, INDEX:          95
Current STATE: 0011, INDEX:          96
Current STATE: 0011, INDEX:          97
Current STATE: 0011, INDEX:          98
Current STATE: 0011, INDEX:          99
Current STATE: 0011, INDEX:         100
Current STATE: 0011, INDEX:         101
Current STATE: 0011, INDEX:         102
Current STATE: 0011, INDEX:         103
Current STATE: 0011, INDEX:         104
Current STATE: 0011, INDEX:         105
Current STATE: 0011, INDEX:         106
Current STATE: 0011, INDEX:         107
Current STATE: 0011, INDEX:         108
Current STATE: 0011, INDEX:         109
Current STATE: 0011, INDEX:         110
Current STATE: 0011, INDEX:         111
Current STATE: 0011, INDEX:         112
Current STATE: 0011, INDEX:         113
Current STATE: 0011, INDEX:         114
Current STATE: 0011, INDEX:         115
Current STATE: 0011, INDEX:         116
Current STATE: 0011, INDEX:         117
Current STATE: 0011, INDEX:         118
Current STATE: 0011, INDEX:         119
Current STATE: 0011, INDEX:         120
Current STATE: 0011, INDEX:         121
Current STATE: 0011, INDEX:         122
Current STATE: 0011, INDEX:         123
Current STATE: 0011, INDEX:         124
Current STATE: 0011, INDEX:         125
Current STATE: 0011, INDEX:         126
Current STATE: 0011, INDEX:         127
Current STATE: 0011, INDEX:         128
Current STATE: 0011, INDEX:         129
Current STATE: 0011, INDEX:         130
Current STATE: 0011, INDEX:         131
Current STATE: 0011, INDEX:         132
Current STATE: 0011, INDEX:         133
Current STATE: 0011, INDEX:         134
Current STATE: 0011, INDEX:         135
Current STATE: 0011, INDEX:         136
Current STATE: 0011, INDEX:         137
Current STATE: 0011, INDEX:         138
Current STATE: 0011, INDEX:         139
Current STATE: 0011, INDEX:         140
Current STATE: 0011, INDEX:         141
Current STATE: 0011, INDEX:         142
Current STATE: 0011, INDEX:         143
Current STATE: 0011, INDEX:         144
Current STATE: 0011, INDEX:         145
Current STATE: 0011, INDEX:         146
Current STATE: 0011, INDEX:         147
Current STATE: 0011, INDEX:         148
Current STATE: 0011, INDEX:         149
Current STATE: 0011, INDEX:         150
Current STATE: 0011, INDEX:         151
Current STATE: 0011, INDEX:         152
Current STATE: 0011, INDEX:         153
Current STATE: 0011, INDEX:         154
Current STATE: 0011, INDEX:         155
Current STATE: 0011, INDEX:         156
Current STATE: 0011, INDEX:         157
Current STATE: 0011, INDEX:         158
Current STATE: 0011, INDEX:         159
Current STATE: 0011, INDEX:         160
Current STATE: 0011, INDEX:         161
Current STATE: 0011, INDEX:         162
Current STATE: 0011, INDEX:         163
Current STATE: 0011, INDEX:         164
Current STATE: 0011, INDEX:         165
Current STATE: 0011, INDEX:         166
Current STATE: 0011, INDEX:         167
Current STATE: 0011, INDEX:         168
Current STATE: 0011, INDEX:         169
Current STATE: 0011, INDEX:         170
Current STATE: 0011, INDEX:         171
                1780 =======jtag done=======
Current STATE: 0011, INDEX:         172
Current STATE: 0100, INDEX:         173
Current STATE: 0100, INDEX:           0
                1805SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0100, INDEX:           1
                1815SPI_sdo0=0 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0100, INDEX:           2
                1825SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0100, INDEX:           3
Current STATE: 0100, INDEX:           4
Current STATE: 0100, INDEX:           5
Current STATE: 0100, INDEX:           6
Current STATE: 0100, INDEX:           7
Current STATE: 0100, INDEX:           8
                1890 =======Start spi_load=======
Current STATE: 0100, INDEX:           9
Current STATE: 0101, INDEX:           0
                1905SPI_sdo0=1 SPI_sdo1=1 SPI_sdo2=1 SPI_sdo3=1
Current STATE: 0101, INDEX:           1
                1915SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101, INDEX:           2
                1925SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101, INDEX:           3
Current STATE: 0101, INDEX:           4
Current STATE: 0101, INDEX:           5
Current STATE: 0101, INDEX:           6
                1965SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101, INDEX:           7
                1975SPI_sdo0=1 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101, INDEX:           8
Current STATE: 0101, INDEX:           0
                1995SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=1 SPI_sdo3=0
Current STATE: 0101, INDEX:           1
                2005SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101, INDEX:           2
Current STATE: 0101, INDEX:           3
Current STATE: 0101, INDEX:           4
Current STATE: 0101, INDEX:           5
Current STATE: 0101, INDEX:           6
                2055SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101, INDEX:           7
                2065SPI_sdo0=0 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=1
Current STATE: 0101, INDEX:           8
Current STATE: 0101, INDEX:           0
                2085SPI_sdo0=0 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101, INDEX:           1
                2095SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101, INDEX:           2
Current STATE: 0101, INDEX:           3
Current STATE: 0101, INDEX:           4
Current STATE: 0101, INDEX:           5
Current STATE: 0101, INDEX:           6
                2145SPI_sdo0=0 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101, INDEX:           7
                2155SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101, INDEX:           8
Current STATE: 0101, INDEX:           0
                2175SPI_sdo0=1 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101, INDEX:           1
                2185SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101, INDEX:           2
Current STATE: 0101, INDEX:           3
Current STATE: 0101, INDEX:           4
Current STATE: 0101, INDEX:           5
Current STATE: 0101, INDEX:           6
                2235SPI_sdo0=1 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101, INDEX:           7
                2245SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101, INDEX:           8
Current STATE: 0101, INDEX:           0
                2265SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=1 SPI_sdo3=0
Current STATE: 0101, INDEX:           1
                2275SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101, INDEX:           2
Current STATE: 0101, INDEX:           3
Current STATE: 0101, INDEX:           4
Current STATE: 0101, INDEX:           5
Current STATE: 0101, INDEX:           6
                2325SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=1 SPI_sdo3=0
Current STATE: 0101, INDEX:           7
                2335SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=1 SPI_sdo3=0
Current STATE: 0101, INDEX:           8
Current STATE: 0101, INDEX:           0
Current STATE: 0101, INDEX:           1
                2365SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101, INDEX:           2
Current STATE: 0101, INDEX:           3
Current STATE: 0101, INDEX:           4
Current STATE: 0101, INDEX:           5
Current STATE: 0101, INDEX:           6
                2415SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=1 SPI_sdo3=0
Current STATE: 0101, INDEX:           7
                2425SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101, INDEX:           8
Current STATE: 0101, INDEX:           0
                2445SPI_sdo0=0 SPI_sdo1=1 SPI_sdo2=1 SPI_sdo3=0
Current STATE: 0101, INDEX:           1
                2455SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101, INDEX:           2
Current STATE: 0101, INDEX:           3
Current STATE: 0101, INDEX:           4
Current STATE: 0101, INDEX:           5
Current STATE: 0101, INDEX:           6
                2505SPI_sdo0=0 SPI_sdo1=1 SPI_sdo2=1 SPI_sdo3=0
Current STATE: 0101, INDEX:           7
                2515SPI_sdo0=1 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=1
Current STATE: 0101, INDEX:           8
Current STATE: 0101, INDEX:           0
                2535SPI_sdo0=1 SPI_sdo1=1 SPI_sdo2=1 SPI_sdo3=0
Current STATE: 0101, INDEX:           1
                2545SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101, INDEX:           2
Current STATE: 0101, INDEX:           3
Current STATE: 0101, INDEX:           4
Current STATE: 0101, INDEX:           5
Current STATE: 0101, INDEX:           6
                2595SPI_sdo0=1 SPI_sdo1=1 SPI_sdo2=1 SPI_sdo3=0
Current STATE: 0101, INDEX:           7
                2605SPI_sdo0=1 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101, INDEX:           8
Current STATE: 0101, INDEX:           0
                2625SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=1
Current STATE: 0101, INDEX:           1
                2635SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101, INDEX:           2
Current STATE: 0101, INDEX:           3
Current STATE: 0101, INDEX:           4
Current STATE: 0101, INDEX:           5
Current STATE: 0101, INDEX:           6
                2685SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=1
Current STATE: 0101, INDEX:           7
                2695SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101, INDEX:           8
Current STATE: 0110, INDEX:           0
Current STATE: 0110, INDEX:           1
Current STATE: 0110, INDEX:           2
Current STATE: 0111, INDEX:           0
Current STATE: 0111, INDEX:           1
                2755SPI_sdo0=0 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0111, INDEX:           2
                2765SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0111, INDEX:           3
Current STATE: 0111, INDEX:           4
                2785SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0111, INDEX:           5
                2795SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0111, INDEX:           6
Current STATE: 0111, INDEX:           7
Current STATE: 0111, INDEX:           8
Current STATE: 0111, INDEX:           9
Current STATE: 0101, INDEX:          10
Current STATE: 0101, INDEX:          11
Current STATE: 0101, INDEX:          12
Current STATE: 0101, INDEX:          13
Current STATE: 0101, INDEX:          14
Current STATE: 0101, INDEX:          15
Current STATE: 0101, INDEX:          16
Current STATE: 0101, INDEX:          17
Current STATE: 0101, INDEX:          18
Current STATE: 0101, INDEX:          19
Current STATE: 0101, INDEX:          20
Current STATE: 0101, INDEX:          21
Current STATE: 0101, INDEX:          22
Current STATE: 0101, INDEX:          23
Current STATE: 0101, INDEX:          24
Current STATE: 0101, INDEX:          25
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 3000
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 7379.562 ; gain = 4.859 ; free physical = 41782 ; free virtual = 54433
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj testbench_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/JTAG_init_parser.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module JTAG_init_parser
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/Loading_file_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Loading_file_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/SPI_load_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPI_load_file
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sim_1/new/Load_t.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
xelab -wto 248dc893f2d5462eae68f33b84e03316 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /data/tools/xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/xelab -wto 248dc893f2d5462eae68f33b84e03316 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    LIBRARY_PATH
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.JTAG_init_parser
Compiling module xil_defaultlib.SPI_load_file
Compiling module xil_defaultlib.uart
Compiling module xil_defaultlib.Loading_file_controller
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -view {/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/testbench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
open_wave_config /home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/testbench_behav.wcfg
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 3000
                   0  SPI_sdo0=x SPI_sdo1=x SPI_sdo2=x SPI_sdo3=x
Fetch_EN:x 
Fetch_EN:0 
Current STATE: 0001, INDEX:           x
Current STATE: 0001, INDEX:           x
Current STATE: 0010, INDEX:           x
Current STATE: 0010, INDEX:           0
                  65  SPI_sdo0=0 SPI_sdo1=x SPI_sdo2=x SPI_sdo3=x
Current STATE: 0010, INDEX:           1
Current STATE: 0010, INDEX:           2
Current STATE: 0010, INDEX:           3
Current STATE: 0010, INDEX:           4
Current STATE: 0010, INDEX:           5
Current STATE: 0010, INDEX:           6
                 125  SPI_sdo0=1 SPI_sdo1=x SPI_sdo2=x SPI_sdo3=x
Current STATE: 0010, INDEX:           7
                 135  SPI_sdo0=0 SPI_sdo1=x SPI_sdo2=x SPI_sdo3=x
Current STATE: 0010, INDEX:           8
Current STATE: 0010, INDEX:           9
Current STATE: 0010, INDEX:          10
Current STATE: 0010, INDEX:          11
Current STATE: 0010, INDEX:          12
Current STATE: 0010, INDEX:          13
Current STATE: 0010, INDEX:          14
                 205  SPI_sdo0=1 SPI_sdo1=x SPI_sdo2=x SPI_sdo3=x
                 210 =======Start jtag=======
Current STATE: 0010, INDEX:          15
Current STATE: 0011, INDEX:          16
Current STATE: 0011, INDEX:          17
Current STATE: 0011, INDEX:          18
Current STATE: 0011, INDEX:          19
Current STATE: 0011, INDEX:          20
Current STATE: 0011, INDEX:          21
Current STATE: 0011, INDEX:          22
Current STATE: 0011, INDEX:          23
Current STATE: 0011, INDEX:          24
Current STATE: 0011, INDEX:          25
Current STATE: 0011, INDEX:          26
Current STATE: 0011, INDEX:          27
Current STATE: 0011, INDEX:          28
Current STATE: 0011, INDEX:          29
Current STATE: 0011, INDEX:          30
Current STATE: 0011, INDEX:          31
Current STATE: 0011, INDEX:          32
Current STATE: 0011, INDEX:          33
Current STATE: 0011, INDEX:          34
Current STATE: 0011, INDEX:          35
Current STATE: 0011, INDEX:          36
Current STATE: 0011, INDEX:          37
Current STATE: 0011, INDEX:          38
Current STATE: 0011, INDEX:          39
Current STATE: 0011, INDEX:          40
Current STATE: 0011, INDEX:          41
Current STATE: 0011, INDEX:          42
Current STATE: 0011, INDEX:          43
Current STATE: 0011, INDEX:          44
Current STATE: 0011, INDEX:          45
Current STATE: 0011, INDEX:          46
Current STATE: 0011, INDEX:          47
Current STATE: 0011, INDEX:          48
Current STATE: 0011, INDEX:          49
Current STATE: 0011, INDEX:          50
Current STATE: 0011, INDEX:          51
Current STATE: 0011, INDEX:          52
Current STATE: 0011, INDEX:          53
Current STATE: 0011, INDEX:          54
Current STATE: 0011, INDEX:          55
Current STATE: 0011, INDEX:          56
Current STATE: 0011, INDEX:          57
Current STATE: 0011, INDEX:          58
Current STATE: 0011, INDEX:          59
Current STATE: 0011, INDEX:          60
Current STATE: 0011, INDEX:          61
Current STATE: 0011, INDEX:          62
Current STATE: 0011, INDEX:          63
Current STATE: 0011, INDEX:          64
Current STATE: 0011, INDEX:          65
Current STATE: 0011, INDEX:          66
Current STATE: 0011, INDEX:          67
Current STATE: 0011, INDEX:          68
Current STATE: 0011, INDEX:          69
Current STATE: 0011, INDEX:          70
Current STATE: 0011, INDEX:          71
Current STATE: 0011, INDEX:          72
Current STATE: 0011, INDEX:          73
Current STATE: 0011, INDEX:          74
Current STATE: 0011, INDEX:          75
Current STATE: 0011, INDEX:          76
Current STATE: 0011, INDEX:          77
Current STATE: 0011, INDEX:          78
Current STATE: 0011, INDEX:          79
Current STATE: 0011, INDEX:          80
Current STATE: 0011, INDEX:          81
Current STATE: 0011, INDEX:          82
Current STATE: 0011, INDEX:          83
Current STATE: 0011, INDEX:          84
Current STATE: 0011, INDEX:          85
Current STATE: 0011, INDEX:          86
Current STATE: 0011, INDEX:          87
Current STATE: 0011, INDEX:          88
Current STATE: 0011, INDEX:          89
Current STATE: 0011, INDEX:          90
Current STATE: 0011, INDEX:          91
Current STATE: 0011, INDEX:          92
Current STATE: 0011, INDEX:          93
Current STATE: 0011, INDEX:          94
Current STATE: 0011, INDEX:          95
Current STATE: 0011, INDEX:          96
Current STATE: 0011, INDEX:          97
Current STATE: 0011, INDEX:          98
Current STATE: 0011, INDEX:          99
Current STATE: 0011, INDEX:         100
Current STATE: 0011, INDEX:         101
Current STATE: 0011, INDEX:         102
Current STATE: 0011, INDEX:         103
Current STATE: 0011, INDEX:         104
Current STATE: 0011, INDEX:         105
Current STATE: 0011, INDEX:         106
Current STATE: 0011, INDEX:         107
Current STATE: 0011, INDEX:         108
Current STATE: 0011, INDEX:         109
Current STATE: 0011, INDEX:         110
Current STATE: 0011, INDEX:         111
Current STATE: 0011, INDEX:         112
Current STATE: 0011, INDEX:         113
Current STATE: 0011, INDEX:         114
Current STATE: 0011, INDEX:         115
Current STATE: 0011, INDEX:         116
Current STATE: 0011, INDEX:         117
Current STATE: 0011, INDEX:         118
Current STATE: 0011, INDEX:         119
Current STATE: 0011, INDEX:         120
Current STATE: 0011, INDEX:         121
Current STATE: 0011, INDEX:         122
Current STATE: 0011, INDEX:         123
Current STATE: 0011, INDEX:         124
Current STATE: 0011, INDEX:         125
Current STATE: 0011, INDEX:         126
Current STATE: 0011, INDEX:         127
Current STATE: 0011, INDEX:         128
Current STATE: 0011, INDEX:         129
Current STATE: 0011, INDEX:         130
Current STATE: 0011, INDEX:         131
Current STATE: 0011, INDEX:         132
Current STATE: 0011, INDEX:         133
Current STATE: 0011, INDEX:         134
Current STATE: 0011, INDEX:         135
Current STATE: 0011, INDEX:         136
Current STATE: 0011, INDEX:         137
Current STATE: 0011, INDEX:         138
Current STATE: 0011, INDEX:         139
Current STATE: 0011, INDEX:         140
Current STATE: 0011, INDEX:         141
Current STATE: 0011, INDEX:         142
Current STATE: 0011, INDEX:         143
Current STATE: 0011, INDEX:         144
Current STATE: 0011, INDEX:         145
Current STATE: 0011, INDEX:         146
Current STATE: 0011, INDEX:         147
Current STATE: 0011, INDEX:         148
Current STATE: 0011, INDEX:         149
Current STATE: 0011, INDEX:         150
Current STATE: 0011, INDEX:         151
Current STATE: 0011, INDEX:         152
Current STATE: 0011, INDEX:         153
Current STATE: 0011, INDEX:         154
Current STATE: 0011, INDEX:         155
Current STATE: 0011, INDEX:         156
Current STATE: 0011, INDEX:         157
Current STATE: 0011, INDEX:         158
Current STATE: 0011, INDEX:         159
Current STATE: 0011, INDEX:         160
Current STATE: 0011, INDEX:         161
Current STATE: 0011, INDEX:         162
Current STATE: 0011, INDEX:         163
Current STATE: 0011, INDEX:         164
Current STATE: 0011, INDEX:         165
Current STATE: 0011, INDEX:         166
Current STATE: 0011, INDEX:         167
Current STATE: 0011, INDEX:         168
Current STATE: 0011, INDEX:         169
Current STATE: 0011, INDEX:         170
Current STATE: 0011, INDEX:         171
                1780 =======jtag done=======
Current STATE: 0011, INDEX:         172
Current STATE: 0100, INDEX:         173
Current STATE: 0100, INDEX:           0
                1805  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0100, INDEX:           1
                1815  SPI_sdo0=0 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0100, INDEX:           2
                1825  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0100, INDEX:           3
Current STATE: 0100, INDEX:           4
Current STATE: 0100, INDEX:           5
Current STATE: 0100, INDEX:           6
Current STATE: 0100, INDEX:           7
Current STATE: 0100, INDEX:           8
                1890 =======Start spi_load=======
Current STATE: 0100, INDEX:           9
Current STATE: 0101, INDEX:           0
                1905  SPI_sdo0=1 SPI_sdo1=1 SPI_sdo2=1 SPI_sdo3=1
Current STATE: 0101, INDEX:           1
                1915  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101, INDEX:           2
                1925  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101, INDEX:           3
Current STATE: 0101, INDEX:           4
Current STATE: 0101, INDEX:           5
Current STATE: 0101, INDEX:           6
                1965  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101, INDEX:           7
                1975  SPI_sdo0=1 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101, INDEX:           8
Current STATE: 0101, INDEX:           0
                1995  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=1 SPI_sdo3=0
Current STATE: 0101, INDEX:           1
                2005  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101, INDEX:           2
Current STATE: 0101, INDEX:           3
Current STATE: 0101, INDEX:           4
Current STATE: 0101, INDEX:           5
Current STATE: 0101, INDEX:           6
                2055  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101, INDEX:           7
                2065  SPI_sdo0=0 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=1
Current STATE: 0101, INDEX:           8
Current STATE: 0101, INDEX:           0
                2085  SPI_sdo0=0 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101, INDEX:           1
                2095  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101, INDEX:           2
Current STATE: 0101, INDEX:           3
Current STATE: 0101, INDEX:           4
Current STATE: 0101, INDEX:           5
Current STATE: 0101, INDEX:           6
                2145  SPI_sdo0=0 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101, INDEX:           7
                2155  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101, INDEX:           8
Current STATE: 0101, INDEX:           0
                2175  SPI_sdo0=1 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101, INDEX:           1
                2185  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101, INDEX:           2
Current STATE: 0101, INDEX:           3
Current STATE: 0101, INDEX:           4
Current STATE: 0101, INDEX:           5
Current STATE: 0101, INDEX:           6
                2235  SPI_sdo0=1 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101, INDEX:           7
                2245  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101, INDEX:           8
Current STATE: 0101, INDEX:           0
                2265  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=1 SPI_sdo3=0
Current STATE: 0101, INDEX:           1
                2275  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101, INDEX:           2
Current STATE: 0101, INDEX:           3
Current STATE: 0101, INDEX:           4
Current STATE: 0101, INDEX:           5
Current STATE: 0101, INDEX:           6
                2325  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=1 SPI_sdo3=0
Current STATE: 0101, INDEX:           7
                2335  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=1 SPI_sdo3=0
Current STATE: 0101, INDEX:           8
Current STATE: 0101, INDEX:           0
Current STATE: 0101, INDEX:           1
                2365  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101, INDEX:           2
Current STATE: 0101, INDEX:           3
Current STATE: 0101, INDEX:           4
Current STATE: 0101, INDEX:           5
Current STATE: 0101, INDEX:           6
                2415  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=1 SPI_sdo3=0
Current STATE: 0101, INDEX:           7
                2425  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101, INDEX:           8
Current STATE: 0101, INDEX:           0
                2445  SPI_sdo0=0 SPI_sdo1=1 SPI_sdo2=1 SPI_sdo3=0
Current STATE: 0101, INDEX:           1
                2455  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101, INDEX:           2
Current STATE: 0101, INDEX:           3
Current STATE: 0101, INDEX:           4
Current STATE: 0101, INDEX:           5
Current STATE: 0101, INDEX:           6
                2505  SPI_sdo0=0 SPI_sdo1=1 SPI_sdo2=1 SPI_sdo3=0
Current STATE: 0101, INDEX:           7
                2515  SPI_sdo0=1 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=1
Current STATE: 0101, INDEX:           8
Current STATE: 0101, INDEX:           0
                2535  SPI_sdo0=1 SPI_sdo1=1 SPI_sdo2=1 SPI_sdo3=0
Current STATE: 0101, INDEX:           1
                2545  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101, INDEX:           2
Current STATE: 0101, INDEX:           3
Current STATE: 0101, INDEX:           4
Current STATE: 0101, INDEX:           5
Current STATE: 0101, INDEX:           6
                2595  SPI_sdo0=1 SPI_sdo1=1 SPI_sdo2=1 SPI_sdo3=0
Current STATE: 0101, INDEX:           7
                2605  SPI_sdo0=1 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101, INDEX:           8
Current STATE: 0101, INDEX:           0
                2625  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=1
Current STATE: 0101, INDEX:           1
                2635  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101, INDEX:           2
Current STATE: 0101, INDEX:           3
Current STATE: 0101, INDEX:           4
Current STATE: 0101, INDEX:           5
Current STATE: 0101, INDEX:           6
                2685  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=1
Current STATE: 0101, INDEX:           7
                2695  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101, INDEX:           8
Current STATE: 0110, INDEX:           0
Current STATE: 0110, INDEX:           1
Current STATE: 0110, INDEX:           2
Current STATE: 0111, INDEX:           0
Current STATE: 0111, INDEX:           1
                2755  SPI_sdo0=0 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0111, INDEX:           2
                2765  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0111, INDEX:           3
Current STATE: 0111, INDEX:           4
                2785  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0111, INDEX:           5
                2795  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0111, INDEX:           6
Current STATE: 0111, INDEX:           7
Current STATE: 0111, INDEX:           8
Current STATE: 0111, INDEX:           9
Current STATE: 0101, INDEX:          10
Current STATE: 0101, INDEX:          11
Current STATE: 0101, INDEX:          12
Current STATE: 0101, INDEX:          13
Current STATE: 0101, INDEX:          14
Current STATE: 0101, INDEX:          15
Current STATE: 0101, INDEX:          16
Current STATE: 0101, INDEX:          17
Current STATE: 0101, INDEX:          18
Current STATE: 0101, INDEX:          19
Current STATE: 0101, INDEX:          20
Current STATE: 0101, INDEX:          21
Current STATE: 0101, INDEX:          22
Current STATE: 0101, INDEX:          23
Current STATE: 0101, INDEX:          24
Current STATE: 0101, INDEX:          25
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 3000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj testbench_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/JTAG_init_parser.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module JTAG_init_parser
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/Loading_file_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Loading_file_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/SPI_load_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPI_load_file
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sim_1/new/Load_t.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
xelab -wto 248dc893f2d5462eae68f33b84e03316 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /data/tools/xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/xelab -wto 248dc893f2d5462eae68f33b84e03316 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    LIBRARY_PATH
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.JTAG_init_parser
Compiling module xil_defaultlib.SPI_load_file
Compiling module xil_defaultlib.uart
Compiling module xil_defaultlib.Loading_file_controller
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -view {/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/testbench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
open_wave_config /home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/testbench_behav.wcfg
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 3000
                   0  SPI_sdo0=x SPI_sdo1=x SPI_sdo2=x SPI_sdo3=x
Fetch_EN:x 
Fetch_EN:0 
Current STATE: 0001, INDEX:           x
Current STATE: 0001, INDEX:           x
Current STATE: 0010, INDEX:           x
Current STATE: 0010, INDEX:           0
                  65  SPI_sdo0=0 SPI_sdo1=x SPI_sdo2=x SPI_sdo3=x
Current STATE: 0010, INDEX:           1
Current STATE: 0010, INDEX:           2
Current STATE: 0010, INDEX:           3
Current STATE: 0010, INDEX:           4
Current STATE: 0010, INDEX:           5
Current STATE: 0010, INDEX:           6
                 125  SPI_sdo0=1 SPI_sdo1=x SPI_sdo2=x SPI_sdo3=x
Current STATE: 0010, INDEX:           7
                 135  SPI_sdo0=0 SPI_sdo1=x SPI_sdo2=x SPI_sdo3=x
Current STATE: 0010, INDEX:           8
Current STATE: 0010, INDEX:           9
Current STATE: 0010, INDEX:          10
Current STATE: 0010, INDEX:          11
Current STATE: 0010, INDEX:          12
Current STATE: 0010, INDEX:          13
Current STATE: 0010, INDEX:          14
                 205  SPI_sdo0=1 SPI_sdo1=x SPI_sdo2=x SPI_sdo3=x
                 210 =======Start jtag=======
Current STATE: 0010, INDEX:          15
Current STATE: 0011, INDEX:          16
Current STATE: 0011, INDEX:          17
Current STATE: 0011, INDEX:          18
Current STATE: 0011, INDEX:          19
Current STATE: 0011, INDEX:          20
Current STATE: 0011, INDEX:          21
Current STATE: 0011, INDEX:          22
Current STATE: 0011, INDEX:          23
Current STATE: 0011, INDEX:          24
Current STATE: 0011, INDEX:          25
Current STATE: 0011, INDEX:          26
Current STATE: 0011, INDEX:          27
Current STATE: 0011, INDEX:          28
Current STATE: 0011, INDEX:          29
Current STATE: 0011, INDEX:          30
Current STATE: 0011, INDEX:          31
Current STATE: 0011, INDEX:          32
Current STATE: 0011, INDEX:          33
Current STATE: 0011, INDEX:          34
Current STATE: 0011, INDEX:          35
Current STATE: 0011, INDEX:          36
Current STATE: 0011, INDEX:          37
Current STATE: 0011, INDEX:          38
Current STATE: 0011, INDEX:          39
Current STATE: 0011, INDEX:          40
Current STATE: 0011, INDEX:          41
Current STATE: 0011, INDEX:          42
Current STATE: 0011, INDEX:          43
Current STATE: 0011, INDEX:          44
Current STATE: 0011, INDEX:          45
Current STATE: 0011, INDEX:          46
Current STATE: 0011, INDEX:          47
Current STATE: 0011, INDEX:          48
Current STATE: 0011, INDEX:          49
Current STATE: 0011, INDEX:          50
Current STATE: 0011, INDEX:          51
Current STATE: 0011, INDEX:          52
Current STATE: 0011, INDEX:          53
Current STATE: 0011, INDEX:          54
Current STATE: 0011, INDEX:          55
Current STATE: 0011, INDEX:          56
Current STATE: 0011, INDEX:          57
Current STATE: 0011, INDEX:          58
Current STATE: 0011, INDEX:          59
Current STATE: 0011, INDEX:          60
Current STATE: 0011, INDEX:          61
Current STATE: 0011, INDEX:          62
Current STATE: 0011, INDEX:          63
Current STATE: 0011, INDEX:          64
Current STATE: 0011, INDEX:          65
Current STATE: 0011, INDEX:          66
Current STATE: 0011, INDEX:          67
Current STATE: 0011, INDEX:          68
Current STATE: 0011, INDEX:          69
Current STATE: 0011, INDEX:          70
Current STATE: 0011, INDEX:          71
Current STATE: 0011, INDEX:          72
Current STATE: 0011, INDEX:          73
Current STATE: 0011, INDEX:          74
Current STATE: 0011, INDEX:          75
Current STATE: 0011, INDEX:          76
Current STATE: 0011, INDEX:          77
Current STATE: 0011, INDEX:          78
Current STATE: 0011, INDEX:          79
Current STATE: 0011, INDEX:          80
Current STATE: 0011, INDEX:          81
Current STATE: 0011, INDEX:          82
Current STATE: 0011, INDEX:          83
Current STATE: 0011, INDEX:          84
Current STATE: 0011, INDEX:          85
Current STATE: 0011, INDEX:          86
Current STATE: 0011, INDEX:          87
Current STATE: 0011, INDEX:          88
Current STATE: 0011, INDEX:          89
Current STATE: 0011, INDEX:          90
Current STATE: 0011, INDEX:          91
Current STATE: 0011, INDEX:          92
Current STATE: 0011, INDEX:          93
Current STATE: 0011, INDEX:          94
Current STATE: 0011, INDEX:          95
Current STATE: 0011, INDEX:          96
Current STATE: 0011, INDEX:          97
Current STATE: 0011, INDEX:          98
Current STATE: 0011, INDEX:          99
Current STATE: 0011, INDEX:         100
Current STATE: 0011, INDEX:         101
Current STATE: 0011, INDEX:         102
Current STATE: 0011, INDEX:         103
Current STATE: 0011, INDEX:         104
Current STATE: 0011, INDEX:         105
Current STATE: 0011, INDEX:         106
Current STATE: 0011, INDEX:         107
Current STATE: 0011, INDEX:         108
Current STATE: 0011, INDEX:         109
Current STATE: 0011, INDEX:         110
Current STATE: 0011, INDEX:         111
Current STATE: 0011, INDEX:         112
Current STATE: 0011, INDEX:         113
Current STATE: 0011, INDEX:         114
Current STATE: 0011, INDEX:         115
Current STATE: 0011, INDEX:         116
Current STATE: 0011, INDEX:         117
Current STATE: 0011, INDEX:         118
Current STATE: 0011, INDEX:         119
Current STATE: 0011, INDEX:         120
Current STATE: 0011, INDEX:         121
Current STATE: 0011, INDEX:         122
Current STATE: 0011, INDEX:         123
Current STATE: 0011, INDEX:         124
Current STATE: 0011, INDEX:         125
Current STATE: 0011, INDEX:         126
Current STATE: 0011, INDEX:         127
Current STATE: 0011, INDEX:         128
Current STATE: 0011, INDEX:         129
Current STATE: 0011, INDEX:         130
Current STATE: 0011, INDEX:         131
Current STATE: 0011, INDEX:         132
Current STATE: 0011, INDEX:         133
Current STATE: 0011, INDEX:         134
Current STATE: 0011, INDEX:         135
Current STATE: 0011, INDEX:         136
Current STATE: 0011, INDEX:         137
Current STATE: 0011, INDEX:         138
Current STATE: 0011, INDEX:         139
Current STATE: 0011, INDEX:         140
Current STATE: 0011, INDEX:         141
Current STATE: 0011, INDEX:         142
Current STATE: 0011, INDEX:         143
Current STATE: 0011, INDEX:         144
Current STATE: 0011, INDEX:         145
Current STATE: 0011, INDEX:         146
Current STATE: 0011, INDEX:         147
Current STATE: 0011, INDEX:         148
Current STATE: 0011, INDEX:         149
Current STATE: 0011, INDEX:         150
Current STATE: 0011, INDEX:         151
Current STATE: 0011, INDEX:         152
Current STATE: 0011, INDEX:         153
Current STATE: 0011, INDEX:         154
Current STATE: 0011, INDEX:         155
Current STATE: 0011, INDEX:         156
Current STATE: 0011, INDEX:         157
Current STATE: 0011, INDEX:         158
Current STATE: 0011, INDEX:         159
Current STATE: 0011, INDEX:         160
Current STATE: 0011, INDEX:         161
Current STATE: 0011, INDEX:         162
Current STATE: 0011, INDEX:         163
Current STATE: 0011, INDEX:         164
Current STATE: 0011, INDEX:         165
Current STATE: 0011, INDEX:         166
Current STATE: 0011, INDEX:         167
Current STATE: 0011, INDEX:         168
Current STATE: 0011, INDEX:         169
Current STATE: 0011, INDEX:         170
Current STATE: 0011, INDEX:         171
                1780 =======jtag done=======
Current STATE: 0011, INDEX:         172
Current STATE: 0100, INDEX:         173
Current STATE: 0100, INDEX:           0
                1805  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0100, INDEX:           1
                1815  SPI_sdo0=0 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0100, INDEX:           2
                1825  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0100, INDEX:           3
Current STATE: 0100, INDEX:           4
Current STATE: 0100, INDEX:           5
Current STATE: 0100, INDEX:           6
Current STATE: 0100, INDEX:           7
Current STATE: 0100, INDEX:           8
                1890 =======Start spi_load=======
Current STATE: 0100, INDEX:           9
Current STATE: 0101, INDEX:           0
                1905  SPI_sdo0=1 SPI_sdo1=1 SPI_sdo2=1 SPI_sdo3=1
Current STATE: 0101, INDEX:           1
                1915  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101, INDEX:           2
                1925  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101, INDEX:           3
Current STATE: 0101, INDEX:           4
Current STATE: 0101, INDEX:           5
Current STATE: 0101, INDEX:           6
                1965  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101, INDEX:           7
                1975  SPI_sdo0=0 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=1
Current STATE: 0101, INDEX:           0
                1985  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=1 SPI_sdo3=0
Current STATE: 0101, INDEX:           1
                1995  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101, INDEX:           2
Current STATE: 0101, INDEX:           3
Current STATE: 0101, INDEX:           4
Current STATE: 0101, INDEX:           5
Current STATE: 0101, INDEX:           6
                2045  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101, INDEX:           7
                2055  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101, INDEX:           0
                2065  SPI_sdo0=0 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101, INDEX:           1
                2075  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101, INDEX:           2
Current STATE: 0101, INDEX:           3
Current STATE: 0101, INDEX:           4
Current STATE: 0101, INDEX:           5
Current STATE: 0101, INDEX:           6
                2125  SPI_sdo0=0 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101, INDEX:           7
                2135  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101, INDEX:           0
                2145  SPI_sdo0=1 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101, INDEX:           1
                2155  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101, INDEX:           2
Current STATE: 0101, INDEX:           3
Current STATE: 0101, INDEX:           4
Current STATE: 0101, INDEX:           5
Current STATE: 0101, INDEX:           6
                2205  SPI_sdo0=1 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101, INDEX:           7
                2215  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=1 SPI_sdo3=0
Current STATE: 0101, INDEX:           0
                2225  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=1 SPI_sdo3=0
Current STATE: 0101, INDEX:           1
                2235  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101, INDEX:           2
Current STATE: 0101, INDEX:           3
Current STATE: 0101, INDEX:           4
Current STATE: 0101, INDEX:           5
Current STATE: 0101, INDEX:           6
                2285  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=1 SPI_sdo3=0
Current STATE: 0101, INDEX:           7
                2295  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101, INDEX:           0
                2305  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=1 SPI_sdo3=0
Current STATE: 0101, INDEX:           1
                2315  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101, INDEX:           2
Current STATE: 0101, INDEX:           3
Current STATE: 0101, INDEX:           4
Current STATE: 0101, INDEX:           5
Current STATE: 0101, INDEX:           6
                2365  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=1 SPI_sdo3=0
Current STATE: 0101, INDEX:           7
                2375  SPI_sdo0=1 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=1
Current STATE: 0101, INDEX:           0
                2385  SPI_sdo0=0 SPI_sdo1=1 SPI_sdo2=1 SPI_sdo3=0
Current STATE: 0101, INDEX:           1
                2395  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101, INDEX:           2
Current STATE: 0101, INDEX:           3
Current STATE: 0101, INDEX:           4
Current STATE: 0101, INDEX:           5
Current STATE: 0101, INDEX:           6
                2445  SPI_sdo0=0 SPI_sdo1=1 SPI_sdo2=1 SPI_sdo3=0
Current STATE: 0101, INDEX:           7
                2455  SPI_sdo0=1 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101, INDEX:           0
                2465  SPI_sdo0=1 SPI_sdo1=1 SPI_sdo2=1 SPI_sdo3=0
Current STATE: 0101, INDEX:           1
                2475  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101, INDEX:           2
Current STATE: 0101, INDEX:           3
Current STATE: 0101, INDEX:           4
Current STATE: 0101, INDEX:           5
Current STATE: 0101, INDEX:           6
                2525  SPI_sdo0=1 SPI_sdo1=1 SPI_sdo2=1 SPI_sdo3=0
Current STATE: 0101, INDEX:           7
                2535  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101, INDEX:           0
                2545  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=1
Current STATE: 0101, INDEX:           1
                2555  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101, INDEX:           2
Current STATE: 0101, INDEX:           3
Current STATE: 0101, INDEX:           4
Current STATE: 0101, INDEX:           5
Current STATE: 0101, INDEX:           6
                2605  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=1
Current STATE: 0101, INDEX:           7
                2615  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0110, INDEX:           0
Current STATE: 0110, INDEX:           1
Current STATE: 0110, INDEX:           2
Current STATE: 0111, INDEX:           0
Current STATE: 0111, INDEX:           1
                2665  SPI_sdo0=0 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0111, INDEX:           2
                2675  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0111, INDEX:           3
Current STATE: 0111, INDEX:           4
                2695  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0111, INDEX:           5
                2705  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0111, INDEX:           6
Current STATE: 0111, INDEX:           7
Current STATE: 0111, INDEX:           8
Current STATE: 0111, INDEX:           9
Current STATE: 0101, INDEX:          10
Current STATE: 0101, INDEX:          11
Current STATE: 0101, INDEX:          12
Current STATE: 0101, INDEX:          13
Current STATE: 0101, INDEX:          14
Current STATE: 0101, INDEX:          15
Current STATE: 0101, INDEX:          16
Current STATE: 0101, INDEX:          17
Current STATE: 0101, INDEX:          18
Current STATE: 0101, INDEX:          19
Current STATE: 0101, INDEX:          20
Current STATE: 0101, INDEX:          21
Current STATE: 0101, INDEX:          22
Current STATE: 0101, INDEX:          23
Current STATE: 0101, INDEX:          24
Current STATE: 0101, INDEX:          25
Current STATE: 0101, INDEX:          26
Current STATE: 0101, INDEX:          27
Current STATE: 0101, INDEX:          28
Current STATE: 0101, INDEX:          29
Current STATE: 0101, INDEX:          30
Current STATE: 0101, INDEX:          31
Current STATE: 0101, INDEX:          32
Current STATE: 0101, INDEX:          33
Current STATE: 0101, INDEX:          34
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 3000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj testbench_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/JTAG_init_parser.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module JTAG_init_parser
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/Loading_file_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Loading_file_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/SPI_load_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPI_load_file
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sim_1/new/Load_t.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
xelab -wto 248dc893f2d5462eae68f33b84e03316 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /data/tools/xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/xelab -wto 248dc893f2d5462eae68f33b84e03316 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    LIBRARY_PATH
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.JTAG_init_parser
Compiling module xil_defaultlib.SPI_load_file
Compiling module xil_defaultlib.uart
Compiling module xil_defaultlib.Loading_file_controller
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -view {/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/testbench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
open_wave_config /home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/testbench_behav.wcfg
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 3000
                   0  SPI_sdo0=x SPI_sdo1=x SPI_sdo2=x SPI_sdo3=x
Fetch_EN:x 
Fetch_EN:0 
Current STATE: 0001, INDEX:           x
Current STATE: 0001, INDEX:           x
Current STATE: 0010, INDEX:           x
Current STATE: 0010, INDEX:           0
                  65  SPI_sdo0=0 SPI_sdo1=x SPI_sdo2=x SPI_sdo3=x
Current STATE: 0010, INDEX:           1
Current STATE: 0010, INDEX:           2
Current STATE: 0010, INDEX:           3
Current STATE: 0010, INDEX:           4
Current STATE: 0010, INDEX:           5
Current STATE: 0010, INDEX:           6
                 125  SPI_sdo0=1 SPI_sdo1=x SPI_sdo2=x SPI_sdo3=x
Current STATE: 0010, INDEX:           7
                 135  SPI_sdo0=0 SPI_sdo1=x SPI_sdo2=x SPI_sdo3=x
Current STATE: 0010, INDEX:           8
Current STATE: 0010, INDEX:           9
Current STATE: 0010, INDEX:          10
Current STATE: 0010, INDEX:          11
Current STATE: 0010, INDEX:          12
Current STATE: 0010, INDEX:          13
Current STATE: 0010, INDEX:          14
                 205  SPI_sdo0=1 SPI_sdo1=x SPI_sdo2=x SPI_sdo3=x
                 210 =======Start jtag=======
Current STATE: 0010, INDEX:          15
Current STATE: 0011, INDEX:          16
Current STATE: 0011, INDEX:          17
Current STATE: 0011, INDEX:          18
Current STATE: 0011, INDEX:          19
Current STATE: 0011, INDEX:          20
Current STATE: 0011, INDEX:          21
Current STATE: 0011, INDEX:          22
Current STATE: 0011, INDEX:          23
Current STATE: 0011, INDEX:          24
Current STATE: 0011, INDEX:          25
Current STATE: 0011, INDEX:          26
Current STATE: 0011, INDEX:          27
Current STATE: 0011, INDEX:          28
Current STATE: 0011, INDEX:          29
Current STATE: 0011, INDEX:          30
Current STATE: 0011, INDEX:          31
Current STATE: 0011, INDEX:          32
Current STATE: 0011, INDEX:          33
Current STATE: 0011, INDEX:          34
Current STATE: 0011, INDEX:          35
Current STATE: 0011, INDEX:          36
Current STATE: 0011, INDEX:          37
Current STATE: 0011, INDEX:          38
Current STATE: 0011, INDEX:          39
Current STATE: 0011, INDEX:          40
Current STATE: 0011, INDEX:          41
Current STATE: 0011, INDEX:          42
Current STATE: 0011, INDEX:          43
Current STATE: 0011, INDEX:          44
Current STATE: 0011, INDEX:          45
Current STATE: 0011, INDEX:          46
Current STATE: 0011, INDEX:          47
Current STATE: 0011, INDEX:          48
Current STATE: 0011, INDEX:          49
Current STATE: 0011, INDEX:          50
Current STATE: 0011, INDEX:          51
Current STATE: 0011, INDEX:          52
Current STATE: 0011, INDEX:          53
Current STATE: 0011, INDEX:          54
Current STATE: 0011, INDEX:          55
Current STATE: 0011, INDEX:          56
Current STATE: 0011, INDEX:          57
Current STATE: 0011, INDEX:          58
Current STATE: 0011, INDEX:          59
Current STATE: 0011, INDEX:          60
Current STATE: 0011, INDEX:          61
Current STATE: 0011, INDEX:          62
Current STATE: 0011, INDEX:          63
Current STATE: 0011, INDEX:          64
Current STATE: 0011, INDEX:          65
Current STATE: 0011, INDEX:          66
Current STATE: 0011, INDEX:          67
Current STATE: 0011, INDEX:          68
Current STATE: 0011, INDEX:          69
Current STATE: 0011, INDEX:          70
Current STATE: 0011, INDEX:          71
Current STATE: 0011, INDEX:          72
Current STATE: 0011, INDEX:          73
Current STATE: 0011, INDEX:          74
Current STATE: 0011, INDEX:          75
Current STATE: 0011, INDEX:          76
Current STATE: 0011, INDEX:          77
Current STATE: 0011, INDEX:          78
Current STATE: 0011, INDEX:          79
Current STATE: 0011, INDEX:          80
Current STATE: 0011, INDEX:          81
Current STATE: 0011, INDEX:          82
Current STATE: 0011, INDEX:          83
Current STATE: 0011, INDEX:          84
Current STATE: 0011, INDEX:          85
Current STATE: 0011, INDEX:          86
Current STATE: 0011, INDEX:          87
Current STATE: 0011, INDEX:          88
Current STATE: 0011, INDEX:          89
Current STATE: 0011, INDEX:          90
Current STATE: 0011, INDEX:          91
Current STATE: 0011, INDEX:          92
Current STATE: 0011, INDEX:          93
Current STATE: 0011, INDEX:          94
Current STATE: 0011, INDEX:          95
Current STATE: 0011, INDEX:          96
Current STATE: 0011, INDEX:          97
Current STATE: 0011, INDEX:          98
Current STATE: 0011, INDEX:          99
Current STATE: 0011, INDEX:         100
Current STATE: 0011, INDEX:         101
Current STATE: 0011, INDEX:         102
Current STATE: 0011, INDEX:         103
Current STATE: 0011, INDEX:         104
Current STATE: 0011, INDEX:         105
Current STATE: 0011, INDEX:         106
Current STATE: 0011, INDEX:         107
Current STATE: 0011, INDEX:         108
Current STATE: 0011, INDEX:         109
Current STATE: 0011, INDEX:         110
Current STATE: 0011, INDEX:         111
Current STATE: 0011, INDEX:         112
Current STATE: 0011, INDEX:         113
Current STATE: 0011, INDEX:         114
Current STATE: 0011, INDEX:         115
Current STATE: 0011, INDEX:         116
Current STATE: 0011, INDEX:         117
Current STATE: 0011, INDEX:         118
Current STATE: 0011, INDEX:         119
Current STATE: 0011, INDEX:         120
Current STATE: 0011, INDEX:         121
Current STATE: 0011, INDEX:         122
Current STATE: 0011, INDEX:         123
Current STATE: 0011, INDEX:         124
Current STATE: 0011, INDEX:         125
Current STATE: 0011, INDEX:         126
Current STATE: 0011, INDEX:         127
Current STATE: 0011, INDEX:         128
Current STATE: 0011, INDEX:         129
Current STATE: 0011, INDEX:         130
Current STATE: 0011, INDEX:         131
Current STATE: 0011, INDEX:         132
Current STATE: 0011, INDEX:         133
Current STATE: 0011, INDEX:         134
Current STATE: 0011, INDEX:         135
Current STATE: 0011, INDEX:         136
Current STATE: 0011, INDEX:         137
Current STATE: 0011, INDEX:         138
Current STATE: 0011, INDEX:         139
Current STATE: 0011, INDEX:         140
Current STATE: 0011, INDEX:         141
Current STATE: 0011, INDEX:         142
Current STATE: 0011, INDEX:         143
Current STATE: 0011, INDEX:         144
Current STATE: 0011, INDEX:         145
Current STATE: 0011, INDEX:         146
Current STATE: 0011, INDEX:         147
Current STATE: 0011, INDEX:         148
Current STATE: 0011, INDEX:         149
Current STATE: 0011, INDEX:         150
Current STATE: 0011, INDEX:         151
Current STATE: 0011, INDEX:         152
Current STATE: 0011, INDEX:         153
Current STATE: 0011, INDEX:         154
Current STATE: 0011, INDEX:         155
Current STATE: 0011, INDEX:         156
Current STATE: 0011, INDEX:         157
Current STATE: 0011, INDEX:         158
Current STATE: 0011, INDEX:         159
Current STATE: 0011, INDEX:         160
Current STATE: 0011, INDEX:         161
Current STATE: 0011, INDEX:         162
Current STATE: 0011, INDEX:         163
Current STATE: 0011, INDEX:         164
Current STATE: 0011, INDEX:         165
Current STATE: 0011, INDEX:         166
Current STATE: 0011, INDEX:         167
Current STATE: 0011, INDEX:         168
Current STATE: 0011, INDEX:         169
Current STATE: 0011, INDEX:         170
Current STATE: 0011, INDEX:         171
                1780 =======jtag done=======
Current STATE: 0011, INDEX:         172
Current STATE: 0100, INDEX:         173
Current STATE: 0100, INDEX:           0
                1805  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0100, INDEX:           1
                1815  SPI_sdo0=0 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0100, INDEX:           2
                1825  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0100, INDEX:           3
Current STATE: 0100, INDEX:           4
Current STATE: 0100, INDEX:           5
Current STATE: 0100, INDEX:           6
Current STATE: 0100, INDEX:           7
Current STATE: 0100, INDEX:           8
                1890 =======Start spi_load=======
Current STATE: 0100, INDEX:           9
Current STATE: 0101, INDEX:           0
                1905  SPI_sdo0=1 SPI_sdo1=1 SPI_sdo2=1 SPI_sdo3=1
Current STATE: 0101, INDEX:           1
                1915  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101, INDEX:           2
                1925  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101, INDEX:           3
Current STATE: 0101, INDEX:           4
Current STATE: 0101, INDEX:           5
Current STATE: 0101, INDEX:           6
                1965  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101, INDEX:           7
                1975  SPI_sdo0=0 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=1
Current STATE: 0101, INDEX:           8
Current STATE: 0101, INDEX:           0
                1995  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=1 SPI_sdo3=0
Current STATE: 0101, INDEX:           1
                2005  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101, INDEX:           2
Current STATE: 0101, INDEX:           3
Current STATE: 0101, INDEX:           4
Current STATE: 0101, INDEX:           5
Current STATE: 0101, INDEX:           6
                2055  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101, INDEX:           7
                2065  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101, INDEX:           8
Current STATE: 0101, INDEX:           0
                2085  SPI_sdo0=0 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101, INDEX:           1
                2095  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101, INDEX:           2
Current STATE: 0101, INDEX:           3
Current STATE: 0101, INDEX:           4
Current STATE: 0101, INDEX:           5
Current STATE: 0101, INDEX:           6
                2145  SPI_sdo0=0 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101, INDEX:           7
                2155  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101, INDEX:           8
Current STATE: 0101, INDEX:           0
                2175  SPI_sdo0=1 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101, INDEX:           1
                2185  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101, INDEX:           2
Current STATE: 0101, INDEX:           3
Current STATE: 0101, INDEX:           4
Current STATE: 0101, INDEX:           5
Current STATE: 0101, INDEX:           6
                2235  SPI_sdo0=1 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101, INDEX:           7
                2245  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=1 SPI_sdo3=0
Current STATE: 0101, INDEX:           8
Current STATE: 0101, INDEX:           0
                2265  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=1 SPI_sdo3=0
Current STATE: 0101, INDEX:           1
                2275  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101, INDEX:           2
Current STATE: 0101, INDEX:           3
Current STATE: 0101, INDEX:           4
Current STATE: 0101, INDEX:           5
Current STATE: 0101, INDEX:           6
                2325  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=1 SPI_sdo3=0
Current STATE: 0101, INDEX:           7
                2335  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101, INDEX:           8
Current STATE: 0101, INDEX:           0
                2355  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=1 SPI_sdo3=0
Current STATE: 0101, INDEX:           1
                2365  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101, INDEX:           2
Current STATE: 0101, INDEX:           3
Current STATE: 0101, INDEX:           4
Current STATE: 0101, INDEX:           5
Current STATE: 0101, INDEX:           6
                2415  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=1 SPI_sdo3=0
Current STATE: 0101, INDEX:           7
                2425  SPI_sdo0=1 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=1
Current STATE: 0101, INDEX:           8
Current STATE: 0101, INDEX:           0
                2445  SPI_sdo0=0 SPI_sdo1=1 SPI_sdo2=1 SPI_sdo3=0
Current STATE: 0101, INDEX:           1
                2455  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101, INDEX:           2
Current STATE: 0101, INDEX:           3
Current STATE: 0101, INDEX:           4
Current STATE: 0101, INDEX:           5
Current STATE: 0101, INDEX:           6
                2505  SPI_sdo0=0 SPI_sdo1=1 SPI_sdo2=1 SPI_sdo3=0
Current STATE: 0101, INDEX:           7
                2515  SPI_sdo0=1 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101, INDEX:           8
Current STATE: 0101, INDEX:           0
                2535  SPI_sdo0=1 SPI_sdo1=1 SPI_sdo2=1 SPI_sdo3=0
Current STATE: 0101, INDEX:           1
                2545  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101, INDEX:           2
Current STATE: 0101, INDEX:           3
Current STATE: 0101, INDEX:           4
Current STATE: 0101, INDEX:           5
Current STATE: 0101, INDEX:           6
                2595  SPI_sdo0=1 SPI_sdo1=1 SPI_sdo2=1 SPI_sdo3=0
Current STATE: 0101, INDEX:           7
                2605  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101, INDEX:           8
Current STATE: 0101, INDEX:           0
                2625  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=1
Current STATE: 0101, INDEX:           1
                2635  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101, INDEX:           2
Current STATE: 0101, INDEX:           3
Current STATE: 0101, INDEX:           4
Current STATE: 0101, INDEX:           5
Current STATE: 0101, INDEX:           6
                2685  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=1
Current STATE: 0101, INDEX:           7
                2695  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0110, INDEX:           8
Current STATE: 0110, INDEX:           0
Current STATE: 0110, INDEX:           1
Current STATE: 0110, INDEX:           2
Current STATE: 0111, INDEX:           0
Current STATE: 0111, INDEX:           1
                2755  SPI_sdo0=0 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0111, INDEX:           2
                2765  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0111, INDEX:           3
Current STATE: 0111, INDEX:           4
                2785  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0111, INDEX:           5
                2795  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0111, INDEX:           6
Current STATE: 0111, INDEX:           7
Current STATE: 0111, INDEX:           8
Current STATE: 0111, INDEX:           9
Current STATE: 0101, INDEX:          10
Current STATE: 0101, INDEX:          11
Current STATE: 0101, INDEX:          12
Current STATE: 0101, INDEX:          13
Current STATE: 0101, INDEX:          14
Current STATE: 0101, INDEX:          15
Current STATE: 0101, INDEX:          16
Current STATE: 0101, INDEX:          17
Current STATE: 0101, INDEX:          18
Current STATE: 0101, INDEX:          19
Current STATE: 0101, INDEX:          20
Current STATE: 0101, INDEX:          21
Current STATE: 0101, INDEX:          22
Current STATE: 0101, INDEX:          23
Current STATE: 0101, INDEX:          24
Current STATE: 0101, INDEX:          25
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 3000
launch_runs synth_1 -jobs 4
[Wed Apr 28 13:56:51 2021] Launched synth_1...
Run output will be captured here: /home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.runs/synth_1/runme.log
launch_simulation -mode post-synthesis -type functional
Command: launch_simulation -mode post-synthesis -type functional
INFO: [Vivado 12-5682] Launching post-synthesis functional simulation in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/synth/func/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xcu200-fsgd2104-2-e
INFO: [Device 21-403] Loading part xcu200-fsgd2104-2-e
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 7900.266 ; gain = 0.000 ; free physical = 40839 ; free virtual = 53492
INFO: [Netlist 29-17] Analyzing 123 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 8022.938 ; gain = 0.000 ; free physical = 40736 ; free virtual = 53388
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 74 instances were transformed.
  IBUF => IBUF (IBUFCTRL, INBUF): 74 instances

open_run: Time (s): cpu = 00:00:25 ; elapsed = 00:00:21 . Memory (MB): peak = 8464.676 ; gain = 1043.094 ; free physical = 40431 ; free virtual = 53083
INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-25] write_verilog -mode funcsim -nolib -force -file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/synth/func/xsim/testbench_func_synth.v"
INFO: [SIM-utils-36] Netlist generated:/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/synth/func/xsim/testbench_func_synth.v
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/synth/func/xsim'
xvlog --incr --relax -prj testbench_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/synth/func/xsim/testbench_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module JTAG_init_parser
INFO: [VRFC 10-311] analyzing module Loading_file_controller
INFO: [VRFC 10-311] analyzing module SPI_load_file
INFO: [VRFC 10-311] analyzing module uart
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sim_1/new/Load_t.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/synth/func/xsim'
xelab -wto 248dc893f2d5462eae68f33b84e03316 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L secureip --snapshot testbench_func_synth xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /data/tools/xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/xelab -wto 248dc893f2d5462eae68f33b84e03316 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L secureip --snapshot testbench_func_synth xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    LIBRARY_PATH
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.BUFGCE(CE_TYPE="ASYNC",SIM_DEVIC...
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.FDPE(IS_C_INVERTED=1'b1)
Compiling module unisims_ver.FDCE(IS_C_INVERTED=1'b1)
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.FDRE(IS_C_INVERTED=1'b1)
Compiling module unisims_ver.CARRY8
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.LUT6
Compiling module xil_defaultlib.JTAG_init_parser
Compiling module unisims_ver.MUXF7
Compiling module unisims_ver.MUXF8
Compiling module xil_defaultlib.SPI_load_file
Compiling module unisims_ver.FDPE_default
Compiling module unisims_ver.FDCE_default
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.latchsre_ldce
Compiling module unisims_ver.LDCE
Compiling module xil_defaultlib.uart
Compiling module xil_defaultlib.Loading_file_controller
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_func_synth
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/synth/func/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_func_synth -key {Post-Synthesis:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -view {/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/testbench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
open_wave_config /home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/testbench_behav.wcfg
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 3000
                   0  SPI_sdo0=x SPI_sdo1=x SPI_sdo2=x SPI_sdo3=x
Fetch_EN:x 
Fetch_EN:0 
                   0  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_func_synth' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 3000
launch_simulation: Time (s): cpu = 00:00:45 ; elapsed = 00:00:31 . Memory (MB): peak = 8649.109 ; gain = 1227.527 ; free physical = 40197 ; free virtual = 52853
current_sim simulation_6
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj testbench_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/JTAG_init_parser.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module JTAG_init_parser
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/Loading_file_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Loading_file_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/SPI_load_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPI_load_file
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sim_1/new/Load_t.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
xelab -wto 248dc893f2d5462eae68f33b84e03316 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /data/tools/xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/xelab -wto 248dc893f2d5462eae68f33b84e03316 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    LIBRARY_PATH
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.JTAG_init_parser
Compiling module xil_defaultlib.SPI_load_file
Compiling module xil_defaultlib.uart
Compiling module xil_defaultlib.Loading_file_controller
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -view {/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/testbench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
open_wave_config /home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/testbench_behav.wcfg
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 3000
                   0  SPI_sdo0=x SPI_sdo1=x SPI_sdo2=x SPI_sdo3=x
Fetch_EN:x 
Fetch_EN:0 
Current STATE: 0001, INDEX:           x
Current STATE: 0001, INDEX:           x
Current STATE: 0010, INDEX:           x
Current STATE: 0010, INDEX:           0
                  65  SPI_sdo0=0 SPI_sdo1=x SPI_sdo2=x SPI_sdo3=x
Current STATE: 0010, INDEX:           1
Current STATE: 0010, INDEX:           2
Current STATE: 0010, INDEX:           3
Current STATE: 0010, INDEX:           4
Current STATE: 0010, INDEX:           5
Current STATE: 0010, INDEX:           6
                 125  SPI_sdo0=1 SPI_sdo1=x SPI_sdo2=x SPI_sdo3=x
Current STATE: 0010, INDEX:           7
                 135  SPI_sdo0=0 SPI_sdo1=x SPI_sdo2=x SPI_sdo3=x
Current STATE: 0010, INDEX:           8
Current STATE: 0010, INDEX:           9
Current STATE: 0010, INDEX:          10
Current STATE: 0010, INDEX:          11
Current STATE: 0010, INDEX:          12
Current STATE: 0010, INDEX:          13
Current STATE: 0010, INDEX:          14
                 205  SPI_sdo0=1 SPI_sdo1=x SPI_sdo2=x SPI_sdo3=x
                 210 =======Start jtag=======
Current STATE: 0010, INDEX:          15
Current STATE: 0011, INDEX:          16
Current STATE: 0011, INDEX:          17
Current STATE: 0011, INDEX:          18
Current STATE: 0011, INDEX:          19
Current STATE: 0011, INDEX:          20
Current STATE: 0011, INDEX:          21
Current STATE: 0011, INDEX:          22
Current STATE: 0011, INDEX:          23
Current STATE: 0011, INDEX:          24
Current STATE: 0011, INDEX:          25
Current STATE: 0011, INDEX:          26
Current STATE: 0011, INDEX:          27
Current STATE: 0011, INDEX:          28
Current STATE: 0011, INDEX:          29
Current STATE: 0011, INDEX:          30
Current STATE: 0011, INDEX:          31
Current STATE: 0011, INDEX:          32
Current STATE: 0011, INDEX:          33
Current STATE: 0011, INDEX:          34
Current STATE: 0011, INDEX:          35
Current STATE: 0011, INDEX:          36
Current STATE: 0011, INDEX:          37
Current STATE: 0011, INDEX:          38
Current STATE: 0011, INDEX:          39
Current STATE: 0011, INDEX:          40
Current STATE: 0011, INDEX:          41
Current STATE: 0011, INDEX:          42
Current STATE: 0011, INDEX:          43
Current STATE: 0011, INDEX:          44
Current STATE: 0011, INDEX:          45
Current STATE: 0011, INDEX:          46
Current STATE: 0011, INDEX:          47
Current STATE: 0011, INDEX:          48
Current STATE: 0011, INDEX:          49
Current STATE: 0011, INDEX:          50
Current STATE: 0011, INDEX:          51
Current STATE: 0011, INDEX:          52
Current STATE: 0011, INDEX:          53
Current STATE: 0011, INDEX:          54
Current STATE: 0011, INDEX:          55
Current STATE: 0011, INDEX:          56
Current STATE: 0011, INDEX:          57
Current STATE: 0011, INDEX:          58
Current STATE: 0011, INDEX:          59
Current STATE: 0011, INDEX:          60
Current STATE: 0011, INDEX:          61
Current STATE: 0011, INDEX:          62
Current STATE: 0011, INDEX:          63
Current STATE: 0011, INDEX:          64
Current STATE: 0011, INDEX:          65
Current STATE: 0011, INDEX:          66
Current STATE: 0011, INDEX:          67
Current STATE: 0011, INDEX:          68
Current STATE: 0011, INDEX:          69
Current STATE: 0011, INDEX:          70
Current STATE: 0011, INDEX:          71
Current STATE: 0011, INDEX:          72
Current STATE: 0011, INDEX:          73
Current STATE: 0011, INDEX:          74
Current STATE: 0011, INDEX:          75
Current STATE: 0011, INDEX:          76
Current STATE: 0011, INDEX:          77
Current STATE: 0011, INDEX:          78
Current STATE: 0011, INDEX:          79
Current STATE: 0011, INDEX:          80
Current STATE: 0011, INDEX:          81
Current STATE: 0011, INDEX:          82
Current STATE: 0011, INDEX:          83
Current STATE: 0011, INDEX:          84
Current STATE: 0011, INDEX:          85
Current STATE: 0011, INDEX:          86
Current STATE: 0011, INDEX:          87
Current STATE: 0011, INDEX:          88
Current STATE: 0011, INDEX:          89
Current STATE: 0011, INDEX:          90
Current STATE: 0011, INDEX:          91
Current STATE: 0011, INDEX:          92
Current STATE: 0011, INDEX:          93
Current STATE: 0011, INDEX:          94
Current STATE: 0011, INDEX:          95
Current STATE: 0011, INDEX:          96
Current STATE: 0011, INDEX:          97
Current STATE: 0011, INDEX:          98
Current STATE: 0011, INDEX:          99
Current STATE: 0011, INDEX:         100
Current STATE: 0011, INDEX:         101
Current STATE: 0011, INDEX:         102
Current STATE: 0011, INDEX:         103
Current STATE: 0011, INDEX:         104
Current STATE: 0011, INDEX:         105
Current STATE: 0011, INDEX:         106
Current STATE: 0011, INDEX:         107
Current STATE: 0011, INDEX:         108
Current STATE: 0011, INDEX:         109
Current STATE: 0011, INDEX:         110
Current STATE: 0011, INDEX:         111
Current STATE: 0011, INDEX:         112
Current STATE: 0011, INDEX:         113
Current STATE: 0011, INDEX:         114
Current STATE: 0011, INDEX:         115
Current STATE: 0011, INDEX:         116
Current STATE: 0011, INDEX:         117
Current STATE: 0011, INDEX:         118
Current STATE: 0011, INDEX:         119
Current STATE: 0011, INDEX:         120
Current STATE: 0011, INDEX:         121
Current STATE: 0011, INDEX:         122
Current STATE: 0011, INDEX:         123
Current STATE: 0011, INDEX:         124
Current STATE: 0011, INDEX:         125
Current STATE: 0011, INDEX:         126
Current STATE: 0011, INDEX:         127
Current STATE: 0011, INDEX:         128
Current STATE: 0011, INDEX:         129
Current STATE: 0011, INDEX:         130
Current STATE: 0011, INDEX:         131
Current STATE: 0011, INDEX:         132
Current STATE: 0011, INDEX:         133
Current STATE: 0011, INDEX:         134
Current STATE: 0011, INDEX:         135
Current STATE: 0011, INDEX:         136
Current STATE: 0011, INDEX:         137
Current STATE: 0011, INDEX:         138
Current STATE: 0011, INDEX:         139
Current STATE: 0011, INDEX:         140
Current STATE: 0011, INDEX:         141
Current STATE: 0011, INDEX:         142
Current STATE: 0011, INDEX:         143
Current STATE: 0011, INDEX:         144
Current STATE: 0011, INDEX:         145
Current STATE: 0011, INDEX:         146
Current STATE: 0011, INDEX:         147
Current STATE: 0011, INDEX:         148
Current STATE: 0011, INDEX:         149
Current STATE: 0011, INDEX:         150
Current STATE: 0011, INDEX:         151
Current STATE: 0011, INDEX:         152
Current STATE: 0011, INDEX:         153
Current STATE: 0011, INDEX:         154
Current STATE: 0011, INDEX:         155
Current STATE: 0011, INDEX:         156
Current STATE: 0011, INDEX:         157
Current STATE: 0011, INDEX:         158
Current STATE: 0011, INDEX:         159
Current STATE: 0011, INDEX:         160
Current STATE: 0011, INDEX:         161
Current STATE: 0011, INDEX:         162
Current STATE: 0011, INDEX:         163
Current STATE: 0011, INDEX:         164
Current STATE: 0011, INDEX:         165
Current STATE: 0011, INDEX:         166
Current STATE: 0011, INDEX:         167
Current STATE: 0011, INDEX:         168
Current STATE: 0011, INDEX:         169
Current STATE: 0011, INDEX:         170
Current STATE: 0011, INDEX:         171
                1780 =======jtag done=======
Current STATE: 0011, INDEX:         172
Current STATE: 0100, INDEX:         173
Current STATE: 0100, INDEX:           0
                1805  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0100, INDEX:           1
                1815  SPI_sdo0=0 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0100, INDEX:           2
                1825  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0100, INDEX:           3
Current STATE: 0100, INDEX:           4
Current STATE: 0100, INDEX:           5
Current STATE: 0100, INDEX:           6
Current STATE: 0100, INDEX:           7
Current STATE: 0100, INDEX:           8
                1890 =======Start spi_load=======
Current STATE: 0100, INDEX:           9
Current STATE: 0101, INDEX:           0
                1905  SPI_sdo0=1 SPI_sdo1=1 SPI_sdo2=1 SPI_sdo3=1
Current STATE: 0101, INDEX:           1
                1915  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101, INDEX:           2
                1925  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101, INDEX:           3
Current STATE: 0101, INDEX:           4
Current STATE: 0101, INDEX:           5
Current STATE: 0101, INDEX:           6
                1965  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101, INDEX:           7
                1975  SPI_sdo0=0 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=1
Current STATE: 0101, INDEX:           0
                1985  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=1 SPI_sdo3=0
Current STATE: 0101, INDEX:           1
                1995  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101, INDEX:           2
Current STATE: 0101, INDEX:           3
Current STATE: 0101, INDEX:           4
Current STATE: 0101, INDEX:           5
Current STATE: 0101, INDEX:           6
                2045  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101, INDEX:           7
                2055  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101, INDEX:           0
                2065  SPI_sdo0=0 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101, INDEX:           1
                2075  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101, INDEX:           2
Current STATE: 0101, INDEX:           3
Current STATE: 0101, INDEX:           4
Current STATE: 0101, INDEX:           5
Current STATE: 0101, INDEX:           6
                2125  SPI_sdo0=0 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101, INDEX:           7
                2135  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101, INDEX:           0
                2145  SPI_sdo0=1 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101, INDEX:           1
                2155  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101, INDEX:           2
Current STATE: 0101, INDEX:           3
Current STATE: 0101, INDEX:           4
Current STATE: 0101, INDEX:           5
Current STATE: 0101, INDEX:           6
                2205  SPI_sdo0=1 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101, INDEX:           7
                2215  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=1 SPI_sdo3=0
Current STATE: 0101, INDEX:           0
                2225  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=1 SPI_sdo3=0
Current STATE: 0101, INDEX:           1
                2235  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101, INDEX:           2
Current STATE: 0101, INDEX:           3
Current STATE: 0101, INDEX:           4
Current STATE: 0101, INDEX:           5
Current STATE: 0101, INDEX:           6
                2285  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=1 SPI_sdo3=0
Current STATE: 0101, INDEX:           7
                2295  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101, INDEX:           0
                2305  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=1 SPI_sdo3=0
Current STATE: 0101, INDEX:           1
                2315  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101, INDEX:           2
Current STATE: 0101, INDEX:           3
Current STATE: 0101, INDEX:           4
Current STATE: 0101, INDEX:           5
Current STATE: 0101, INDEX:           6
                2365  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=1 SPI_sdo3=0
Current STATE: 0101, INDEX:           7
                2375  SPI_sdo0=1 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=1
Current STATE: 0101, INDEX:           0
                2385  SPI_sdo0=0 SPI_sdo1=1 SPI_sdo2=1 SPI_sdo3=0
Current STATE: 0101, INDEX:           1
                2395  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101, INDEX:           2
Current STATE: 0101, INDEX:           3
Current STATE: 0101, INDEX:           4
Current STATE: 0101, INDEX:           5
Current STATE: 0101, INDEX:           6
                2445  SPI_sdo0=0 SPI_sdo1=1 SPI_sdo2=1 SPI_sdo3=0
Current STATE: 0101, INDEX:           7
                2455  SPI_sdo0=1 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101, INDEX:           0
                2465  SPI_sdo0=1 SPI_sdo1=1 SPI_sdo2=1 SPI_sdo3=0
Current STATE: 0101, INDEX:           1
                2475  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101, INDEX:           2
Current STATE: 0101, INDEX:           3
Current STATE: 0101, INDEX:           4
Current STATE: 0101, INDEX:           5
Current STATE: 0101, INDEX:           6
                2525  SPI_sdo0=1 SPI_sdo1=1 SPI_sdo2=1 SPI_sdo3=0
Current STATE: 0101, INDEX:           7
                2535  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101, INDEX:           0
                2545  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=1
Current STATE: 0101, INDEX:           1
                2555  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101, INDEX:           2
Current STATE: 0101, INDEX:           3
Current STATE: 0101, INDEX:           4
Current STATE: 0101, INDEX:           5
Current STATE: 0101, INDEX:           6
                2605  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=1
Current STATE: 0101, INDEX:           7
                2615  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0110, INDEX:           0
Current STATE: 0110, INDEX:           1
Current STATE: 0110, INDEX:           2
Current STATE: 0111, INDEX:           0
Current STATE: 0111, INDEX:           1
                2665  SPI_sdo0=0 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0111, INDEX:           2
                2675  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0111, INDEX:           3
Current STATE: 0111, INDEX:           4
                2695  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0111, INDEX:           5
                2705  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0111, INDEX:           6
Current STATE: 0111, INDEX:           7
Current STATE: 0111, INDEX:           8
Current STATE: 0111, INDEX:           9
Current STATE: 0101, INDEX:          10
Current STATE: 0101, INDEX:          11
Current STATE: 0101, INDEX:          12
Current STATE: 0101, INDEX:          13
Current STATE: 0101, INDEX:          14
Current STATE: 0101, INDEX:          15
Current STATE: 0101, INDEX:          16
Current STATE: 0101, INDEX:          17
Current STATE: 0101, INDEX:          18
Current STATE: 0101, INDEX:          19
Current STATE: 0101, INDEX:          20
Current STATE: 0101, INDEX:          21
Current STATE: 0101, INDEX:          22
Current STATE: 0101, INDEX:          23
Current STATE: 0101, INDEX:          24
Current STATE: 0101, INDEX:          25
Current STATE: 0101, INDEX:          26
Current STATE: 0101, INDEX:          27
Current STATE: 0101, INDEX:          28
Current STATE: 0101, INDEX:          29
Current STATE: 0101, INDEX:          30
Current STATE: 0101, INDEX:          31
Current STATE: 0101, INDEX:          32
Current STATE: 0101, INDEX:          33
Current STATE: 0101, INDEX:          34
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 3000
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 9771.930 ; gain = 99.047 ; free physical = 39084 ; free virtual = 52058
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj testbench_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/JTAG_init_parser.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module JTAG_init_parser
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/Loading_file_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Loading_file_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/SPI_load_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPI_load_file
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sim_1/new/Load_t.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
xelab -wto 248dc893f2d5462eae68f33b84e03316 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /data/tools/xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/xelab -wto 248dc893f2d5462eae68f33b84e03316 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    LIBRARY_PATH
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.JTAG_init_parser
Compiling module xil_defaultlib.SPI_load_file
Compiling module xil_defaultlib.uart
Compiling module xil_defaultlib.Loading_file_controller
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -view {/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/testbench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
open_wave_config /home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/testbench_behav.wcfg
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 3000
Current STATE: xxxx, INDEX:           x
Current STATE: 0001, INDEX:           x
                   0  SPI_sdo0=x SPI_sdo1=x SPI_sdo2=x SPI_sdo3=x
Fetch_EN:x 
Current STATE: 0001, INDEX:           x
Fetch_EN:0 
Current STATE: 0001, INDEX:           x
Current STATE: 0010, INDEX:           x
Current STATE: 0010, INDEX:           0
Current STATE: 0010, INDEX:           0
Current STATE: 0010, INDEX:           1
                  65  SPI_sdo0=0 SPI_sdo1=x SPI_sdo2=x SPI_sdo3=x
Current STATE: 0010, INDEX:           2
Current STATE: 0010, INDEX:           3
Current STATE: 0010, INDEX:           4
Current STATE: 0010, INDEX:           5
Current STATE: 0010, INDEX:           6
Current STATE: 0010, INDEX:           7
                 125  SPI_sdo0=1 SPI_sdo1=x SPI_sdo2=x SPI_sdo3=x
Current STATE: 0010, INDEX:           8
                 135  SPI_sdo0=0 SPI_sdo1=x SPI_sdo2=x SPI_sdo3=x
Current STATE: 0010, INDEX:           9
Current STATE: 0010, INDEX:          10
Current STATE: 0010, INDEX:          11
Current STATE: 0010, INDEX:          12
Current STATE: 0010, INDEX:          13
Current STATE: 0010, INDEX:          14
Current STATE: 0010, INDEX:          15
                 205  SPI_sdo0=1 SPI_sdo1=x SPI_sdo2=x SPI_sdo3=x
                 210 =======Start jtag=======
Current STATE: 0011, INDEX:          16
Current STATE: 0011, INDEX:          17
Current STATE: 0011, INDEX:          18
Current STATE: 0011, INDEX:          19
Current STATE: 0011, INDEX:          20
Current STATE: 0011, INDEX:          21
Current STATE: 0011, INDEX:          22
Current STATE: 0011, INDEX:          23
Current STATE: 0011, INDEX:          24
Current STATE: 0011, INDEX:          25
Current STATE: 0011, INDEX:          26
Current STATE: 0011, INDEX:          27
Current STATE: 0011, INDEX:          28
Current STATE: 0011, INDEX:          29
Current STATE: 0011, INDEX:          30
Current STATE: 0011, INDEX:          31
Current STATE: 0011, INDEX:          32
Current STATE: 0011, INDEX:          33
Current STATE: 0011, INDEX:          34
Current STATE: 0011, INDEX:          35
Current STATE: 0011, INDEX:          36
Current STATE: 0011, INDEX:          37
Current STATE: 0011, INDEX:          38
Current STATE: 0011, INDEX:          39
Current STATE: 0011, INDEX:          40
Current STATE: 0011, INDEX:          41
Current STATE: 0011, INDEX:          42
Current STATE: 0011, INDEX:          43
Current STATE: 0011, INDEX:          44
Current STATE: 0011, INDEX:          45
Current STATE: 0011, INDEX:          46
Current STATE: 0011, INDEX:          47
Current STATE: 0011, INDEX:          48
Current STATE: 0011, INDEX:          49
Current STATE: 0011, INDEX:          50
Current STATE: 0011, INDEX:          51
Current STATE: 0011, INDEX:          52
Current STATE: 0011, INDEX:          53
Current STATE: 0011, INDEX:          54
Current STATE: 0011, INDEX:          55
Current STATE: 0011, INDEX:          56
Current STATE: 0011, INDEX:          57
Current STATE: 0011, INDEX:          58
Current STATE: 0011, INDEX:          59
Current STATE: 0011, INDEX:          60
Current STATE: 0011, INDEX:          61
Current STATE: 0011, INDEX:          62
Current STATE: 0011, INDEX:          63
Current STATE: 0011, INDEX:          64
Current STATE: 0011, INDEX:          65
Current STATE: 0011, INDEX:          66
Current STATE: 0011, INDEX:          67
Current STATE: 0011, INDEX:          68
Current STATE: 0011, INDEX:          69
Current STATE: 0011, INDEX:          70
Current STATE: 0011, INDEX:          71
Current STATE: 0011, INDEX:          72
Current STATE: 0011, INDEX:          73
Current STATE: 0011, INDEX:          74
Current STATE: 0011, INDEX:          75
Current STATE: 0011, INDEX:          76
Current STATE: 0011, INDEX:          77
Current STATE: 0011, INDEX:          78
Current STATE: 0011, INDEX:          79
Current STATE: 0011, INDEX:          80
Current STATE: 0011, INDEX:          81
Current STATE: 0011, INDEX:          82
Current STATE: 0011, INDEX:          83
Current STATE: 0011, INDEX:          84
Current STATE: 0011, INDEX:          85
Current STATE: 0011, INDEX:          86
Current STATE: 0011, INDEX:          87
Current STATE: 0011, INDEX:          88
Current STATE: 0011, INDEX:          89
Current STATE: 0011, INDEX:          90
Current STATE: 0011, INDEX:          91
Current STATE: 0011, INDEX:          92
Current STATE: 0011, INDEX:          93
Current STATE: 0011, INDEX:          94
Current STATE: 0011, INDEX:          95
Current STATE: 0011, INDEX:          96
Current STATE: 0011, INDEX:          97
Current STATE: 0011, INDEX:          98
Current STATE: 0011, INDEX:          99
Current STATE: 0011, INDEX:         100
Current STATE: 0011, INDEX:         101
Current STATE: 0011, INDEX:         102
Current STATE: 0011, INDEX:         103
Current STATE: 0011, INDEX:         104
Current STATE: 0011, INDEX:         105
Current STATE: 0011, INDEX:         106
Current STATE: 0011, INDEX:         107
Current STATE: 0011, INDEX:         108
Current STATE: 0011, INDEX:         109
Current STATE: 0011, INDEX:         110
Current STATE: 0011, INDEX:         111
Current STATE: 0011, INDEX:         112
Current STATE: 0011, INDEX:         113
Current STATE: 0011, INDEX:         114
Current STATE: 0011, INDEX:         115
Current STATE: 0011, INDEX:         116
Current STATE: 0011, INDEX:         117
Current STATE: 0011, INDEX:         118
Current STATE: 0011, INDEX:         119
Current STATE: 0011, INDEX:         120
Current STATE: 0011, INDEX:         121
Current STATE: 0011, INDEX:         122
Current STATE: 0011, INDEX:         123
Current STATE: 0011, INDEX:         124
Current STATE: 0011, INDEX:         125
Current STATE: 0011, INDEX:         126
Current STATE: 0011, INDEX:         127
Current STATE: 0011, INDEX:         128
Current STATE: 0011, INDEX:         129
Current STATE: 0011, INDEX:         130
Current STATE: 0011, INDEX:         131
Current STATE: 0011, INDEX:         132
Current STATE: 0011, INDEX:         133
Current STATE: 0011, INDEX:         134
Current STATE: 0011, INDEX:         135
Current STATE: 0011, INDEX:         136
Current STATE: 0011, INDEX:         137
Current STATE: 0011, INDEX:         138
Current STATE: 0011, INDEX:         139
Current STATE: 0011, INDEX:         140
Current STATE: 0011, INDEX:         141
Current STATE: 0011, INDEX:         142
Current STATE: 0011, INDEX:         143
Current STATE: 0011, INDEX:         144
Current STATE: 0011, INDEX:         145
Current STATE: 0011, INDEX:         146
Current STATE: 0011, INDEX:         147
Current STATE: 0011, INDEX:         148
Current STATE: 0011, INDEX:         149
Current STATE: 0011, INDEX:         150
Current STATE: 0011, INDEX:         151
Current STATE: 0011, INDEX:         152
Current STATE: 0011, INDEX:         153
Current STATE: 0011, INDEX:         154
Current STATE: 0011, INDEX:         155
Current STATE: 0011, INDEX:         156
Current STATE: 0011, INDEX:         157
Current STATE: 0011, INDEX:         158
Current STATE: 0011, INDEX:         159
Current STATE: 0011, INDEX:         160
Current STATE: 0011, INDEX:         161
Current STATE: 0011, INDEX:         162
Current STATE: 0011, INDEX:         163
Current STATE: 0011, INDEX:         164
Current STATE: 0011, INDEX:         165
Current STATE: 0011, INDEX:         166
Current STATE: 0011, INDEX:         167
Current STATE: 0011, INDEX:         168
Current STATE: 0011, INDEX:         169
Current STATE: 0011, INDEX:         170
Current STATE: 0011, INDEX:         171
Current STATE: 0011, INDEX:         172
                1780 =======jtag done=======
Current STATE: 0011, INDEX:         172
Current STATE: 0100, INDEX:         173
Current STATE: 0100, INDEX:           0
Current STATE: 0100, INDEX:           1
                1805  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0100, INDEX:           2
                1815  SPI_sdo0=0 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0100, INDEX:           3
                1825  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0100, INDEX:           4
Current STATE: 0100, INDEX:           5
Current STATE: 0100, INDEX:           6
Current STATE: 0100, INDEX:           7
Current STATE: 0100, INDEX:           8
Current STATE: 0100, INDEX:           9
                1890 =======Start spi_load=======
Current STATE: 0101, INDEX:           0
Current STATE: 0101, INDEX:           1
                1905  SPI_sdo0=1 SPI_sdo1=1 SPI_sdo2=1 SPI_sdo3=1
Current STATE: 0101, INDEX:           2
                1915  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101, INDEX:           3
                1925  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101, INDEX:           4
Current STATE: 0101, INDEX:           5
Current STATE: 0101, INDEX:           6
Current STATE: 0101, INDEX:           7
                1965  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101, INDEX:           0
                1975  SPI_sdo0=0 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=1
Current STATE: 0101, INDEX:           1
                1985  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=1 SPI_sdo3=0
Current STATE: 0101, INDEX:           2
                1995  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101, INDEX:           3
Current STATE: 0101, INDEX:           4
Current STATE: 0101, INDEX:           5
Current STATE: 0101, INDEX:           6
Current STATE: 0101, INDEX:           7
                2045  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101, INDEX:           0
                2055  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101, INDEX:           1
                2065  SPI_sdo0=0 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101, INDEX:           2
                2075  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101, INDEX:           3
Current STATE: 0101, INDEX:           4
Current STATE: 0101, INDEX:           5
Current STATE: 0101, INDEX:           6
Current STATE: 0101, INDEX:           7
                2125  SPI_sdo0=0 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101, INDEX:           0
                2135  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101, INDEX:           1
                2145  SPI_sdo0=1 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101, INDEX:           2
                2155  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101, INDEX:           3
Current STATE: 0101, INDEX:           4
Current STATE: 0101, INDEX:           5
Current STATE: 0101, INDEX:           6
Current STATE: 0101, INDEX:           7
                2205  SPI_sdo0=1 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101, INDEX:           0
                2215  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=1 SPI_sdo3=0
Current STATE: 0101, INDEX:           1
                2225  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=1 SPI_sdo3=0
Current STATE: 0101, INDEX:           2
                2235  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101, INDEX:           3
Current STATE: 0101, INDEX:           4
Current STATE: 0101, INDEX:           5
Current STATE: 0101, INDEX:           6
Current STATE: 0101, INDEX:           7
                2285  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=1 SPI_sdo3=0
Current STATE: 0101, INDEX:           0
                2295  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101, INDEX:           1
                2305  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=1 SPI_sdo3=0
Current STATE: 0101, INDEX:           2
                2315  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101, INDEX:           3
Current STATE: 0101, INDEX:           4
Current STATE: 0101, INDEX:           5
Current STATE: 0101, INDEX:           6
Current STATE: 0101, INDEX:           7
                2365  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=1 SPI_sdo3=0
Current STATE: 0101, INDEX:           0
                2375  SPI_sdo0=1 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=1
Current STATE: 0101, INDEX:           1
                2385  SPI_sdo0=0 SPI_sdo1=1 SPI_sdo2=1 SPI_sdo3=0
Current STATE: 0101, INDEX:           2
                2395  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101, INDEX:           3
Current STATE: 0101, INDEX:           4
Current STATE: 0101, INDEX:           5
Current STATE: 0101, INDEX:           6
Current STATE: 0101, INDEX:           7
                2445  SPI_sdo0=0 SPI_sdo1=1 SPI_sdo2=1 SPI_sdo3=0
Current STATE: 0101, INDEX:           0
                2455  SPI_sdo0=1 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101, INDEX:           1
                2465  SPI_sdo0=1 SPI_sdo1=1 SPI_sdo2=1 SPI_sdo3=0
Current STATE: 0101, INDEX:           2
                2475  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101, INDEX:           3
Current STATE: 0101, INDEX:           4
Current STATE: 0101, INDEX:           5
Current STATE: 0101, INDEX:           6
Current STATE: 0101, INDEX:           7
                2525  SPI_sdo0=1 SPI_sdo1=1 SPI_sdo2=1 SPI_sdo3=0
Current STATE: 0101, INDEX:           0
                2535  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101, INDEX:           1
                2545  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=1
Current STATE: 0101, INDEX:           2
                2555  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101, INDEX:           3
Current STATE: 0101, INDEX:           4
Current STATE: 0101, INDEX:           5
Current STATE: 0101, INDEX:           6
Current STATE: 0101, INDEX:           7
                2605  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=1
Current STATE: 0110, INDEX:           0
                2615  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0110, INDEX:           1
Current STATE: 0110, INDEX:           2
Current STATE: 0111, INDEX:           0
Current STATE: 0111, INDEX:           1
Current STATE: 0111, INDEX:           2
                2665  SPI_sdo0=0 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0111, INDEX:           3
                2675  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0111, INDEX:           4
Current STATE: 0111, INDEX:           5
                2695  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0111, INDEX:           6
                2705  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0111, INDEX:           7
Current STATE: 0111, INDEX:           8
Current STATE: 0111, INDEX:           9
Current STATE: 0101, INDEX:          10
Current STATE: 0101, INDEX:          11
Current STATE: 0101, INDEX:          12
Current STATE: 0101, INDEX:          13
Current STATE: 0101, INDEX:          14
Current STATE: 0101, INDEX:          15
Current STATE: 0101, INDEX:          16
Current STATE: 0101, INDEX:          17
Current STATE: 0101, INDEX:          18
Current STATE: 0101, INDEX:          19
Current STATE: 0101, INDEX:          20
Current STATE: 0101, INDEX:          21
Current STATE: 0101, INDEX:          22
Current STATE: 0101, INDEX:          23
Current STATE: 0101, INDEX:          24
Current STATE: 0101, INDEX:          25
Current STATE: 0101, INDEX:          26
Current STATE: 0101, INDEX:          27
Current STATE: 0101, INDEX:          28
Current STATE: 0101, INDEX:          29
Current STATE: 0101, INDEX:          30
Current STATE: 0101, INDEX:          31
Current STATE: 0101, INDEX:          32
Current STATE: 0101, INDEX:          33
Current STATE: 0101, INDEX:          34
Current STATE: 0101, INDEX:          35
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 3000
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 9789.938 ; gain = 18.008 ; free physical = 35335 ; free virtual = 48328
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj testbench_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/JTAG_init_parser.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module JTAG_init_parser
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/Loading_file_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Loading_file_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/SPI_load_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPI_load_file
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sim_1/new/Load_t.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
xelab -wto 248dc893f2d5462eae68f33b84e03316 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /data/tools/xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/xelab -wto 248dc893f2d5462eae68f33b84e03316 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    LIBRARY_PATH
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.JTAG_init_parser
Compiling module xil_defaultlib.SPI_load_file
Compiling module xil_defaultlib.uart
Compiling module xil_defaultlib.Loading_file_controller
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -view {/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/testbench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
open_wave_config /home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/testbench_behav.wcfg
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 3000
Current STATE: xxxx, INDEX:           x
Current STATE: 0001, INDEX:           x
                   0  SPI_sdo0=x SPI_sdo1=x SPI_sdo2=x SPI_sdo3=x
Fetch_EN:x 
Current STATE: 0001, INDEX:           x
Fetch_EN:0 
Current STATE: 0001, INDEX:           x
Current STATE: 0010, INDEX:           x
Current STATE: 0010, INDEX:           0
Current STATE: 0010, INDEX:           0
Current STATE: 0010, INDEX:           1
                  65  SPI_sdo0=0 SPI_sdo1=x SPI_sdo2=x SPI_sdo3=x
Current STATE: 0010, INDEX:           2
Current STATE: 0010, INDEX:           3
Current STATE: 0010, INDEX:           4
Current STATE: 0010, INDEX:           5
Current STATE: 0010, INDEX:           6
Current STATE: 0010, INDEX:           7
                 125  SPI_sdo0=1 SPI_sdo1=x SPI_sdo2=x SPI_sdo3=x
Current STATE: 0010, INDEX:           8
                 135  SPI_sdo0=0 SPI_sdo1=x SPI_sdo2=x SPI_sdo3=x
Current STATE: 0010, INDEX:           9
Current STATE: 0010, INDEX:          10
Current STATE: 0010, INDEX:          11
Current STATE: 0010, INDEX:          12
Current STATE: 0010, INDEX:          13
Current STATE: 0010, INDEX:          14
Current STATE: 0010, INDEX:          15
                 205  SPI_sdo0=1 SPI_sdo1=x SPI_sdo2=x SPI_sdo3=x
                 210 =======Start jtag=======
Current STATE: 0011, INDEX:          16
Current STATE: 0011, INDEX:          17
Current STATE: 0011, INDEX:          18
Current STATE: 0011, INDEX:          19
Current STATE: 0011, INDEX:          20
Current STATE: 0011, INDEX:          21
Current STATE: 0011, INDEX:          22
Current STATE: 0011, INDEX:          23
Current STATE: 0011, INDEX:          24
Current STATE: 0011, INDEX:          25
Current STATE: 0011, INDEX:          26
Current STATE: 0011, INDEX:          27
Current STATE: 0011, INDEX:          28
Current STATE: 0011, INDEX:          29
Current STATE: 0011, INDEX:          30
Current STATE: 0011, INDEX:          31
Current STATE: 0011, INDEX:          32
Current STATE: 0011, INDEX:          33
Current STATE: 0011, INDEX:          34
Current STATE: 0011, INDEX:          35
Current STATE: 0011, INDEX:          36
Current STATE: 0011, INDEX:          37
Current STATE: 0011, INDEX:          38
Current STATE: 0011, INDEX:          39
Current STATE: 0011, INDEX:          40
Current STATE: 0011, INDEX:          41
Current STATE: 0011, INDEX:          42
Current STATE: 0011, INDEX:          43
Current STATE: 0011, INDEX:          44
Current STATE: 0011, INDEX:          45
Current STATE: 0011, INDEX:          46
Current STATE: 0011, INDEX:          47
Current STATE: 0011, INDEX:          48
Current STATE: 0011, INDEX:          49
Current STATE: 0011, INDEX:          50
Current STATE: 0011, INDEX:          51
Current STATE: 0011, INDEX:          52
Current STATE: 0011, INDEX:          53
Current STATE: 0011, INDEX:          54
Current STATE: 0011, INDEX:          55
Current STATE: 0011, INDEX:          56
Current STATE: 0011, INDEX:          57
Current STATE: 0011, INDEX:          58
Current STATE: 0011, INDEX:          59
Current STATE: 0011, INDEX:          60
Current STATE: 0011, INDEX:          61
Current STATE: 0011, INDEX:          62
Current STATE: 0011, INDEX:          63
Current STATE: 0011, INDEX:          64
Current STATE: 0011, INDEX:          65
Current STATE: 0011, INDEX:          66
Current STATE: 0011, INDEX:          67
Current STATE: 0011, INDEX:          68
Current STATE: 0011, INDEX:          69
Current STATE: 0011, INDEX:          70
Current STATE: 0011, INDEX:          71
Current STATE: 0011, INDEX:          72
Current STATE: 0011, INDEX:          73
Current STATE: 0011, INDEX:          74
Current STATE: 0011, INDEX:          75
Current STATE: 0011, INDEX:          76
Current STATE: 0011, INDEX:          77
Current STATE: 0011, INDEX:          78
Current STATE: 0011, INDEX:          79
Current STATE: 0011, INDEX:          80
Current STATE: 0011, INDEX:          81
Current STATE: 0011, INDEX:          82
Current STATE: 0011, INDEX:          83
Current STATE: 0011, INDEX:          84
Current STATE: 0011, INDEX:          85
Current STATE: 0011, INDEX:          86
Current STATE: 0011, INDEX:          87
Current STATE: 0011, INDEX:          88
Current STATE: 0011, INDEX:          89
Current STATE: 0011, INDEX:          90
Current STATE: 0011, INDEX:          91
Current STATE: 0011, INDEX:          92
Current STATE: 0011, INDEX:          93
Current STATE: 0011, INDEX:          94
Current STATE: 0011, INDEX:          95
Current STATE: 0011, INDEX:          96
Current STATE: 0011, INDEX:          97
Current STATE: 0011, INDEX:          98
Current STATE: 0011, INDEX:          99
Current STATE: 0011, INDEX:         100
Current STATE: 0011, INDEX:         101
Current STATE: 0011, INDEX:         102
Current STATE: 0011, INDEX:         103
Current STATE: 0011, INDEX:         104
Current STATE: 0011, INDEX:         105
Current STATE: 0011, INDEX:         106
Current STATE: 0011, INDEX:         107
Current STATE: 0011, INDEX:         108
Current STATE: 0011, INDEX:         109
Current STATE: 0011, INDEX:         110
Current STATE: 0011, INDEX:         111
Current STATE: 0011, INDEX:         112
Current STATE: 0011, INDEX:         113
Current STATE: 0011, INDEX:         114
Current STATE: 0011, INDEX:         115
Current STATE: 0011, INDEX:         116
Current STATE: 0011, INDEX:         117
Current STATE: 0011, INDEX:         118
Current STATE: 0011, INDEX:         119
Current STATE: 0011, INDEX:         120
Current STATE: 0011, INDEX:         121
Current STATE: 0011, INDEX:         122
Current STATE: 0011, INDEX:         123
Current STATE: 0011, INDEX:         124
Current STATE: 0011, INDEX:         125
Current STATE: 0011, INDEX:         126
Current STATE: 0011, INDEX:         127
Current STATE: 0011, INDEX:         128
Current STATE: 0011, INDEX:         129
Current STATE: 0011, INDEX:         130
Current STATE: 0011, INDEX:         131
Current STATE: 0011, INDEX:         132
Current STATE: 0011, INDEX:         133
Current STATE: 0011, INDEX:         134
Current STATE: 0011, INDEX:         135
Current STATE: 0011, INDEX:         136
Current STATE: 0011, INDEX:         137
Current STATE: 0011, INDEX:         138
Current STATE: 0011, INDEX:         139
Current STATE: 0011, INDEX:         140
Current STATE: 0011, INDEX:         141
Current STATE: 0011, INDEX:         142
Current STATE: 0011, INDEX:         143
Current STATE: 0011, INDEX:         144
Current STATE: 0011, INDEX:         145
Current STATE: 0011, INDEX:         146
Current STATE: 0011, INDEX:         147
Current STATE: 0011, INDEX:         148
Current STATE: 0011, INDEX:         149
Current STATE: 0011, INDEX:         150
Current STATE: 0011, INDEX:         151
Current STATE: 0011, INDEX:         152
Current STATE: 0011, INDEX:         153
Current STATE: 0011, INDEX:         154
Current STATE: 0011, INDEX:         155
Current STATE: 0011, INDEX:         156
Current STATE: 0011, INDEX:         157
Current STATE: 0011, INDEX:         158
Current STATE: 0011, INDEX:         159
Current STATE: 0011, INDEX:         160
Current STATE: 0011, INDEX:         161
Current STATE: 0011, INDEX:         162
Current STATE: 0011, INDEX:         163
Current STATE: 0011, INDEX:         164
Current STATE: 0011, INDEX:         165
Current STATE: 0011, INDEX:         166
Current STATE: 0011, INDEX:         167
Current STATE: 0011, INDEX:         168
Current STATE: 0011, INDEX:         169
Current STATE: 0011, INDEX:         170
Current STATE: 0011, INDEX:         171
Current STATE: 0011, INDEX:         172
                1780 =======jtag done=======
Current STATE: 0011, INDEX:         172
Current STATE: 0100, INDEX:         173
Current STATE: 0100, INDEX:           0
Current STATE: 0100, INDEX:           1
                1805  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0100, INDEX:           2
                1815  SPI_sdo0=0 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0100, INDEX:           3
                1825  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0100, INDEX:           4
Current STATE: 0100, INDEX:           5
Current STATE: 0100, INDEX:           6
Current STATE: 0100, INDEX:           7
Current STATE: 0100, INDEX:           8
Current STATE: 0100, INDEX:           9
                1890 =======Start spi_load=======
Current STATE: 0101, INDEX:           0
Current STATE: 0101, INDEX:           1
                1905  SPI_sdo0=1 SPI_sdo1=1 SPI_sdo2=1 SPI_sdo3=1
Current STATE: 0101, INDEX:           2
                1915  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101, INDEX:           3
                1925  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101, INDEX:           4
Current STATE: 0101, INDEX:           5
Current STATE: 0101, INDEX:           6
Current STATE: 0101, INDEX:           7
                1965  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101, INDEX:           8
                1975  SPI_sdo0=1 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101, INDEX:           0
Current STATE: 0101, INDEX:           1
                1995  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=1 SPI_sdo3=0
Current STATE: 0101, INDEX:           2
                2005  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101, INDEX:           3
Current STATE: 0101, INDEX:           4
Current STATE: 0101, INDEX:           5
Current STATE: 0101, INDEX:           6
Current STATE: 0101, INDEX:           7
                2055  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101, INDEX:           8
                2065  SPI_sdo0=0 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=1
Current STATE: 0101, INDEX:           0
Current STATE: 0101, INDEX:           1
                2085  SPI_sdo0=0 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101, INDEX:           2
                2095  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101, INDEX:           3
Current STATE: 0101, INDEX:           4
Current STATE: 0101, INDEX:           5
Current STATE: 0101, INDEX:           6
Current STATE: 0101, INDEX:           7
                2145  SPI_sdo0=0 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101, INDEX:           8
                2155  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101, INDEX:           0
Current STATE: 0101, INDEX:           1
                2175  SPI_sdo0=1 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101, INDEX:           2
                2185  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101, INDEX:           3
Current STATE: 0101, INDEX:           4
Current STATE: 0101, INDEX:           5
Current STATE: 0101, INDEX:           6
Current STATE: 0101, INDEX:           7
                2235  SPI_sdo0=1 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101, INDEX:           8
                2245  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101, INDEX:           0
Current STATE: 0101, INDEX:           1
                2265  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=1 SPI_sdo3=0
Current STATE: 0101, INDEX:           2
                2275  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101, INDEX:           3
Current STATE: 0101, INDEX:           4
Current STATE: 0101, INDEX:           5
Current STATE: 0101, INDEX:           6
Current STATE: 0101, INDEX:           7
                2325  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=1 SPI_sdo3=0
Current STATE: 0101, INDEX:           8
                2335  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=1 SPI_sdo3=0
Current STATE: 0101, INDEX:           0
Current STATE: 0101, INDEX:           1
Current STATE: 0101, INDEX:           2
                2365  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101, INDEX:           3
Current STATE: 0101, INDEX:           4
Current STATE: 0101, INDEX:           5
Current STATE: 0101, INDEX:           6
Current STATE: 0101, INDEX:           7
                2415  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=1 SPI_sdo3=0
Current STATE: 0101, INDEX:           8
                2425  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101, INDEX:           0
Current STATE: 0101, INDEX:           1
                2445  SPI_sdo0=0 SPI_sdo1=1 SPI_sdo2=1 SPI_sdo3=0
Current STATE: 0101, INDEX:           2
                2455  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101, INDEX:           3
Current STATE: 0101, INDEX:           4
Current STATE: 0101, INDEX:           5
Current STATE: 0101, INDEX:           6
Current STATE: 0101, INDEX:           7
                2505  SPI_sdo0=0 SPI_sdo1=1 SPI_sdo2=1 SPI_sdo3=0
Current STATE: 0101, INDEX:           8
                2515  SPI_sdo0=1 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=1
Current STATE: 0101, INDEX:           0
Current STATE: 0101, INDEX:           1
                2535  SPI_sdo0=1 SPI_sdo1=1 SPI_sdo2=1 SPI_sdo3=0
Current STATE: 0101, INDEX:           2
                2545  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101, INDEX:           3
Current STATE: 0101, INDEX:           4
Current STATE: 0101, INDEX:           5
Current STATE: 0101, INDEX:           6
Current STATE: 0101, INDEX:           7
                2595  SPI_sdo0=1 SPI_sdo1=1 SPI_sdo2=1 SPI_sdo3=0
Current STATE: 0101, INDEX:           8
                2605  SPI_sdo0=1 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101, INDEX:           0
Current STATE: 0101, INDEX:           1
                2625  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=1
Current STATE: 0101, INDEX:           2
                2635  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101, INDEX:           3
Current STATE: 0101, INDEX:           4
Current STATE: 0101, INDEX:           5
Current STATE: 0101, INDEX:           6
Current STATE: 0101, INDEX:           7
                2685  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=1
Current STATE: 0101, INDEX:           8
                2695  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0110, INDEX:           0
Current STATE: 0110, INDEX:           1
Current STATE: 0110, INDEX:           2
Current STATE: 0111, INDEX:           0
Current STATE: 0111, INDEX:           1
Current STATE: 0111, INDEX:           2
                2755  SPI_sdo0=0 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0111, INDEX:           3
                2765  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0111, INDEX:           4
Current STATE: 0111, INDEX:           5
                2785  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0111, INDEX:           6
                2795  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0111, INDEX:           7
Current STATE: 0111, INDEX:           8
Current STATE: 0111, INDEX:           9
Current STATE: 0101, INDEX:           0
Current STATE: 0101, INDEX:           1
                2845  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=1
Current STATE: 0101, INDEX:           2
                2855  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101, INDEX:           3
Current STATE: 0101, INDEX:           4
Current STATE: 0101, INDEX:           5
Current STATE: 0101, INDEX:           6
Current STATE: 0101, INDEX:           7
                2905  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=1
Current STATE: 0101, INDEX:           8
                2915  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101, INDEX:           0
Current STATE: 0101, INDEX:           1
                2935  SPI_sdo0=0 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=1
Current STATE: 0101, INDEX:           2
                2945  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
Current STATE: 0101, INDEX:           3
Current STATE: 0101, INDEX:           4
Current STATE: 0101, INDEX:           5
Current STATE: 0101, INDEX:           6
Current STATE: 0101, INDEX:           7
                2995  SPI_sdo0=0 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=1
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 3000
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 9821.953 ; gain = 32.016 ; free physical = 35341 ; free virtual = 48334
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj testbench_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/JTAG_init_parser.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module JTAG_init_parser
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/Loading_file_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Loading_file_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/SPI_load_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPI_load_file
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sim_1/new/Load_t.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
xelab -wto 248dc893f2d5462eae68f33b84e03316 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /data/tools/xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/xelab -wto 248dc893f2d5462eae68f33b84e03316 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    LIBRARY_PATH
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.JTAG_init_parser
Compiling module xil_defaultlib.SPI_load_file
Compiling module xil_defaultlib.uart
Compiling module xil_defaultlib.Loading_file_controller
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -view {/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/testbench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
open_wave_config /home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/testbench_behav.wcfg
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 3000
                   0 Current STATE: xxxx, INDEX:           x
                   0 Current STATE: 0001, INDEX:           x
                   0  SPI_sdo0=x SPI_sdo1=x SPI_sdo2=x SPI_sdo3=x
Fetch_EN:x 
                   5 Current STATE: 0001, INDEX:           x
Fetch_EN:0 
                  40 Current STATE: 0001, INDEX:           x
                  45 Current STATE: 0010, INDEX:           x
                  55 Current STATE: 0010, INDEX:           0
                  60 Current STATE: 0010, INDEX:           0
                  65 Current STATE: 0010, INDEX:           1
                  65  SPI_sdo0=0 SPI_sdo1=x SPI_sdo2=x SPI_sdo3=x
                  75 Current STATE: 0010, INDEX:           2
                  85 Current STATE: 0010, INDEX:           3
                  95 Current STATE: 0010, INDEX:           4
                 105 Current STATE: 0010, INDEX:           5
                 115 Current STATE: 0010, INDEX:           6
                 125 Current STATE: 0010, INDEX:           7
                 125  SPI_sdo0=1 SPI_sdo1=x SPI_sdo2=x SPI_sdo3=x
                 135 Current STATE: 0010, INDEX:           8
                 135  SPI_sdo0=0 SPI_sdo1=x SPI_sdo2=x SPI_sdo3=x
                 145 Current STATE: 0010, INDEX:           9
                 155 Current STATE: 0010, INDEX:          10
                 165 Current STATE: 0010, INDEX:          11
                 175 Current STATE: 0010, INDEX:          12
                 185 Current STATE: 0010, INDEX:          13
                 195 Current STATE: 0010, INDEX:          14
                 205 Current STATE: 0010, INDEX:          15
                 205  SPI_sdo0=1 SPI_sdo1=x SPI_sdo2=x SPI_sdo3=x
                 210 =======Start jtag=======
                 215 Current STATE: 0011, INDEX:          16
                 225 Current STATE: 0011, INDEX:          17
                 235 Current STATE: 0011, INDEX:          18
                 245 Current STATE: 0011, INDEX:          19
                 255 Current STATE: 0011, INDEX:          20
                 265 Current STATE: 0011, INDEX:          21
                 275 Current STATE: 0011, INDEX:          22
                 285 Current STATE: 0011, INDEX:          23
                 295 Current STATE: 0011, INDEX:          24
                 305 Current STATE: 0011, INDEX:          25
                 315 Current STATE: 0011, INDEX:          26
                 325 Current STATE: 0011, INDEX:          27
                 335 Current STATE: 0011, INDEX:          28
                 345 Current STATE: 0011, INDEX:          29
                 355 Current STATE: 0011, INDEX:          30
                 365 Current STATE: 0011, INDEX:          31
                 375 Current STATE: 0011, INDEX:          32
                 385 Current STATE: 0011, INDEX:          33
                 395 Current STATE: 0011, INDEX:          34
                 405 Current STATE: 0011, INDEX:          35
                 415 Current STATE: 0011, INDEX:          36
                 425 Current STATE: 0011, INDEX:          37
                 435 Current STATE: 0011, INDEX:          38
                 445 Current STATE: 0011, INDEX:          39
                 455 Current STATE: 0011, INDEX:          40
                 465 Current STATE: 0011, INDEX:          41
                 475 Current STATE: 0011, INDEX:          42
                 485 Current STATE: 0011, INDEX:          43
                 495 Current STATE: 0011, INDEX:          44
                 505 Current STATE: 0011, INDEX:          45
                 515 Current STATE: 0011, INDEX:          46
                 525 Current STATE: 0011, INDEX:          47
                 535 Current STATE: 0011, INDEX:          48
                 545 Current STATE: 0011, INDEX:          49
                 555 Current STATE: 0011, INDEX:          50
                 565 Current STATE: 0011, INDEX:          51
                 575 Current STATE: 0011, INDEX:          52
                 585 Current STATE: 0011, INDEX:          53
                 595 Current STATE: 0011, INDEX:          54
                 605 Current STATE: 0011, INDEX:          55
                 615 Current STATE: 0011, INDEX:          56
                 625 Current STATE: 0011, INDEX:          57
                 635 Current STATE: 0011, INDEX:          58
                 645 Current STATE: 0011, INDEX:          59
                 655 Current STATE: 0011, INDEX:          60
                 665 Current STATE: 0011, INDEX:          61
                 675 Current STATE: 0011, INDEX:          62
                 685 Current STATE: 0011, INDEX:          63
                 695 Current STATE: 0011, INDEX:          64
                 705 Current STATE: 0011, INDEX:          65
                 715 Current STATE: 0011, INDEX:          66
                 725 Current STATE: 0011, INDEX:          67
                 735 Current STATE: 0011, INDEX:          68
                 745 Current STATE: 0011, INDEX:          69
                 755 Current STATE: 0011, INDEX:          70
                 765 Current STATE: 0011, INDEX:          71
                 775 Current STATE: 0011, INDEX:          72
                 785 Current STATE: 0011, INDEX:          73
                 795 Current STATE: 0011, INDEX:          74
                 805 Current STATE: 0011, INDEX:          75
                 815 Current STATE: 0011, INDEX:          76
                 825 Current STATE: 0011, INDEX:          77
                 835 Current STATE: 0011, INDEX:          78
                 845 Current STATE: 0011, INDEX:          79
                 855 Current STATE: 0011, INDEX:          80
                 865 Current STATE: 0011, INDEX:          81
                 875 Current STATE: 0011, INDEX:          82
                 885 Current STATE: 0011, INDEX:          83
                 895 Current STATE: 0011, INDEX:          84
                 905 Current STATE: 0011, INDEX:          85
                 915 Current STATE: 0011, INDEX:          86
                 925 Current STATE: 0011, INDEX:          87
                 935 Current STATE: 0011, INDEX:          88
                 945 Current STATE: 0011, INDEX:          89
                 955 Current STATE: 0011, INDEX:          90
                 965 Current STATE: 0011, INDEX:          91
                 975 Current STATE: 0011, INDEX:          92
                 985 Current STATE: 0011, INDEX:          93
                 995 Current STATE: 0011, INDEX:          94
                1005 Current STATE: 0011, INDEX:          95
                1015 Current STATE: 0011, INDEX:          96
                1025 Current STATE: 0011, INDEX:          97
                1035 Current STATE: 0011, INDEX:          98
                1045 Current STATE: 0011, INDEX:          99
                1055 Current STATE: 0011, INDEX:         100
                1065 Current STATE: 0011, INDEX:         101
                1075 Current STATE: 0011, INDEX:         102
                1085 Current STATE: 0011, INDEX:         103
                1095 Current STATE: 0011, INDEX:         104
                1105 Current STATE: 0011, INDEX:         105
                1115 Current STATE: 0011, INDEX:         106
                1125 Current STATE: 0011, INDEX:         107
                1135 Current STATE: 0011, INDEX:         108
                1145 Current STATE: 0011, INDEX:         109
                1155 Current STATE: 0011, INDEX:         110
                1165 Current STATE: 0011, INDEX:         111
                1175 Current STATE: 0011, INDEX:         112
                1185 Current STATE: 0011, INDEX:         113
                1195 Current STATE: 0011, INDEX:         114
                1205 Current STATE: 0011, INDEX:         115
                1215 Current STATE: 0011, INDEX:         116
                1225 Current STATE: 0011, INDEX:         117
                1235 Current STATE: 0011, INDEX:         118
                1245 Current STATE: 0011, INDEX:         119
                1255 Current STATE: 0011, INDEX:         120
                1265 Current STATE: 0011, INDEX:         121
                1275 Current STATE: 0011, INDEX:         122
                1285 Current STATE: 0011, INDEX:         123
                1295 Current STATE: 0011, INDEX:         124
                1305 Current STATE: 0011, INDEX:         125
                1315 Current STATE: 0011, INDEX:         126
                1325 Current STATE: 0011, INDEX:         127
                1335 Current STATE: 0011, INDEX:         128
                1345 Current STATE: 0011, INDEX:         129
                1355 Current STATE: 0011, INDEX:         130
                1365 Current STATE: 0011, INDEX:         131
                1375 Current STATE: 0011, INDEX:         132
                1385 Current STATE: 0011, INDEX:         133
                1395 Current STATE: 0011, INDEX:         134
                1405 Current STATE: 0011, INDEX:         135
                1415 Current STATE: 0011, INDEX:         136
                1425 Current STATE: 0011, INDEX:         137
                1435 Current STATE: 0011, INDEX:         138
                1445 Current STATE: 0011, INDEX:         139
                1455 Current STATE: 0011, INDEX:         140
                1465 Current STATE: 0011, INDEX:         141
                1475 Current STATE: 0011, INDEX:         142
                1485 Current STATE: 0011, INDEX:         143
                1495 Current STATE: 0011, INDEX:         144
                1505 Current STATE: 0011, INDEX:         145
                1515 Current STATE: 0011, INDEX:         146
                1525 Current STATE: 0011, INDEX:         147
                1535 Current STATE: 0011, INDEX:         148
                1545 Current STATE: 0011, INDEX:         149
                1555 Current STATE: 0011, INDEX:         150
                1565 Current STATE: 0011, INDEX:         151
                1575 Current STATE: 0011, INDEX:         152
                1585 Current STATE: 0011, INDEX:         153
                1595 Current STATE: 0011, INDEX:         154
                1605 Current STATE: 0011, INDEX:         155
                1615 Current STATE: 0011, INDEX:         156
                1625 Current STATE: 0011, INDEX:         157
                1635 Current STATE: 0011, INDEX:         158
                1645 Current STATE: 0011, INDEX:         159
                1655 Current STATE: 0011, INDEX:         160
                1665 Current STATE: 0011, INDEX:         161
                1675 Current STATE: 0011, INDEX:         162
                1685 Current STATE: 0011, INDEX:         163
                1695 Current STATE: 0011, INDEX:         164
                1705 Current STATE: 0011, INDEX:         165
                1715 Current STATE: 0011, INDEX:         166
                1725 Current STATE: 0011, INDEX:         167
                1735 Current STATE: 0011, INDEX:         168
                1745 Current STATE: 0011, INDEX:         169
                1755 Current STATE: 0011, INDEX:         170
                1765 Current STATE: 0011, INDEX:         171
                1775 Current STATE: 0011, INDEX:         172
                1780 =======jtag done=======
                1780 Current STATE: 0011, INDEX:         172
                1785 Current STATE: 0100, INDEX:         173
                1795 Current STATE: 0100, INDEX:           0
                1805 Current STATE: 0100, INDEX:           1
                1805  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1815 Current STATE: 0100, INDEX:           2
                1815  SPI_sdo0=0 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=0
                1825 Current STATE: 0100, INDEX:           3
                1825  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1835 Current STATE: 0100, INDEX:           4
                1845 Current STATE: 0100, INDEX:           5
                1855 Current STATE: 0100, INDEX:           6
                1865 Current STATE: 0100, INDEX:           7
                1875 Current STATE: 0100, INDEX:           8
                1885 Current STATE: 0100, INDEX:           9
                1890 =======Start spi_load=======
                1895 Current STATE: 0101, INDEX:           0
                1905 Current STATE: 0101, INDEX:           1
                1905  SPI_sdo0=1 SPI_sdo1=1 SPI_sdo2=1 SPI_sdo3=1
                1915 Current STATE: 0101, INDEX:           2
                1915  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1925 Current STATE: 0101, INDEX:           3
                1925  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1935 Current STATE: 0101, INDEX:           4
                1945 Current STATE: 0101, INDEX:           5
                1955 Current STATE: 0101, INDEX:           6
                1965 Current STATE: 0101, INDEX:           7
                1965  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1975 Current STATE: 0101, INDEX:           8
                1975  SPI_sdo0=1 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=0
                1985 Current STATE: 0101, INDEX:           0
                1995 Current STATE: 0101, INDEX:           1
                1995  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=1 SPI_sdo3=0
                2005 Current STATE: 0101, INDEX:           2
                2005  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2015 Current STATE: 0101, INDEX:           3
                2025 Current STATE: 0101, INDEX:           4
                2035 Current STATE: 0101, INDEX:           5
                2045 Current STATE: 0101, INDEX:           6
                2055 Current STATE: 0101, INDEX:           7
                2055  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2065 Current STATE: 0101, INDEX:           8
                2065  SPI_sdo0=0 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=1
                2075 Current STATE: 0101, INDEX:           0
                2085 Current STATE: 0101, INDEX:           1
                2085  SPI_sdo0=0 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=0
                2095 Current STATE: 0101, INDEX:           2
                2095  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2105 Current STATE: 0101, INDEX:           3
                2115 Current STATE: 0101, INDEX:           4
                2125 Current STATE: 0101, INDEX:           5
                2135 Current STATE: 0101, INDEX:           6
                2145 Current STATE: 0101, INDEX:           7
                2145  SPI_sdo0=0 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=0
                2155 Current STATE: 0101, INDEX:           8
                2155  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2165 Current STATE: 0101, INDEX:           0
                2175 Current STATE: 0101, INDEX:           1
                2175  SPI_sdo0=1 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=0
                2185 Current STATE: 0101, INDEX:           2
                2185  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2195 Current STATE: 0101, INDEX:           3
                2205 Current STATE: 0101, INDEX:           4
                2215 Current STATE: 0101, INDEX:           5
                2225 Current STATE: 0101, INDEX:           6
                2235 Current STATE: 0101, INDEX:           7
                2235  SPI_sdo0=1 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=0
                2245 Current STATE: 0101, INDEX:           8
                2245  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2255 Current STATE: 0101, INDEX:           0
                2265 Current STATE: 0101, INDEX:           1
                2265  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=1 SPI_sdo3=0
                2275 Current STATE: 0101, INDEX:           2
                2275  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2285 Current STATE: 0101, INDEX:           3
                2295 Current STATE: 0101, INDEX:           4
                2305 Current STATE: 0101, INDEX:           5
                2315 Current STATE: 0101, INDEX:           6
                2325 Current STATE: 0101, INDEX:           7
                2325  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=1 SPI_sdo3=0
                2335 Current STATE: 0101, INDEX:           8
                2335  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=1 SPI_sdo3=0
                2345 Current STATE: 0101, INDEX:           0
                2355 Current STATE: 0101, INDEX:           1
                2365 Current STATE: 0101, INDEX:           2
                2365  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2375 Current STATE: 0101, INDEX:           3
                2385 Current STATE: 0101, INDEX:           4
                2395 Current STATE: 0101, INDEX:           5
                2405 Current STATE: 0101, INDEX:           6
                2415 Current STATE: 0101, INDEX:           7
                2415  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=1 SPI_sdo3=0
                2425 Current STATE: 0101, INDEX:           8
                2425  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2435 Current STATE: 0101, INDEX:           0
                2445 Current STATE: 0101, INDEX:           1
                2445  SPI_sdo0=0 SPI_sdo1=1 SPI_sdo2=1 SPI_sdo3=0
                2455 Current STATE: 0101, INDEX:           2
                2455  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2465 Current STATE: 0101, INDEX:           3
                2475 Current STATE: 0101, INDEX:           4
                2485 Current STATE: 0101, INDEX:           5
                2495 Current STATE: 0101, INDEX:           6
                2505 Current STATE: 0101, INDEX:           7
                2505  SPI_sdo0=0 SPI_sdo1=1 SPI_sdo2=1 SPI_sdo3=0
                2515 Current STATE: 0101, INDEX:           8
                2515  SPI_sdo0=1 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=1
                2525 Current STATE: 0101, INDEX:           0
                2535 Current STATE: 0101, INDEX:           1
                2535  SPI_sdo0=1 SPI_sdo1=1 SPI_sdo2=1 SPI_sdo3=0
                2545 Current STATE: 0101, INDEX:           2
                2545  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2555 Current STATE: 0101, INDEX:           3
                2565 Current STATE: 0101, INDEX:           4
                2575 Current STATE: 0101, INDEX:           5
                2585 Current STATE: 0101, INDEX:           6
                2595 Current STATE: 0101, INDEX:           7
                2595  SPI_sdo0=1 SPI_sdo1=1 SPI_sdo2=1 SPI_sdo3=0
                2605 Current STATE: 0101, INDEX:           8
                2605  SPI_sdo0=1 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=0
                2615 Current STATE: 0101, INDEX:           0
                2625 Current STATE: 0101, INDEX:           1
                2625  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=1
                2635 Current STATE: 0101, INDEX:           2
                2635  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2645 Current STATE: 0101, INDEX:           3
                2655 Current STATE: 0101, INDEX:           4
                2665 Current STATE: 0101, INDEX:           5
                2675 Current STATE: 0101, INDEX:           6
                2685 Current STATE: 0101, INDEX:           7
                2685  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=1
                2695 Current STATE: 0101, INDEX:           8
                2695  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2705 Current STATE: 0110, INDEX:           0
                2715 Current STATE: 0110, INDEX:           1
                2725 Current STATE: 0110, INDEX:           2
                2735 Current STATE: 0111, INDEX:           0
                2745 Current STATE: 0111, INDEX:           1
                2755 Current STATE: 0111, INDEX:           2
                2755  SPI_sdo0=0 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=0
                2765 Current STATE: 0111, INDEX:           3
                2765  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2775 Current STATE: 0111, INDEX:           4
                2785 Current STATE: 0111, INDEX:           5
                2785  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2795 Current STATE: 0111, INDEX:           6
                2795  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2805 Current STATE: 0111, INDEX:           7
                2815 Current STATE: 0111, INDEX:           8
                2825 Current STATE: 0111, INDEX:           9
                2835 Current STATE: 0101, INDEX:           0
                2845 Current STATE: 0101, INDEX:           1
                2845  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=1
                2855 Current STATE: 0101, INDEX:           2
                2855  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2865 Current STATE: 0101, INDEX:           3
                2875 Current STATE: 0101, INDEX:           4
                2885 Current STATE: 0101, INDEX:           5
                2895 Current STATE: 0101, INDEX:           6
                2905 Current STATE: 0101, INDEX:           7
                2905  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=1
                2915 Current STATE: 0101, INDEX:           8
                2915  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2925 Current STATE: 0101, INDEX:           0
                2935 Current STATE: 0101, INDEX:           1
                2935  SPI_sdo0=0 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=1
                2945 Current STATE: 0101, INDEX:           2
                2945  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2955 Current STATE: 0101, INDEX:           3
                2965 Current STATE: 0101, INDEX:           4
                2975 Current STATE: 0101, INDEX:           5
                2985 Current STATE: 0101, INDEX:           6
                2995 Current STATE: 0101, INDEX:           7
                2995  SPI_sdo0=0 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=1
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 3000
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 9837.961 ; gain = 16.008 ; free physical = 35312 ; free virtual = 48310
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj testbench_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/JTAG_init_parser.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module JTAG_init_parser
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/Loading_file_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Loading_file_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/SPI_load_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPI_load_file
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sim_1/new/Load_t.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
xelab -wto 248dc893f2d5462eae68f33b84e03316 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /data/tools/xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/xelab -wto 248dc893f2d5462eae68f33b84e03316 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    LIBRARY_PATH
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.JTAG_init_parser
Compiling module xil_defaultlib.SPI_load_file
Compiling module xil_defaultlib.uart
Compiling module xil_defaultlib.Loading_file_controller
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -view {/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/testbench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
open_wave_config /home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/testbench_behav.wcfg
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 3000
                   0 Current STATE: xxxx, INDEX:           x
                   0 Current STATE: 0001, INDEX:           x
                   0  SPI_sdo0=x SPI_sdo1=x SPI_sdo2=x SPI_sdo3=x
Fetch_EN:x 
                   5 Current STATE: 0001, INDEX:           0
Fetch_EN:0 
                  40 Current STATE: 0001, INDEX:           0
                  45 Current STATE: 0010, INDEX:           0
                  55 Current STATE: 0010, INDEX:           1
                  55  SPI_sdo0=0 SPI_sdo1=x SPI_sdo2=x SPI_sdo3=x
                  60 Current STATE: 0010, INDEX:           1
                  65 Current STATE: 0010, INDEX:           2
                  75 Current STATE: 0010, INDEX:           3
                  85 Current STATE: 0010, INDEX:           4
                  95 Current STATE: 0010, INDEX:           5
                 105 Current STATE: 0010, INDEX:           6
                 115 Current STATE: 0010, INDEX:           7
                 115  SPI_sdo0=1 SPI_sdo1=x SPI_sdo2=x SPI_sdo3=x
                 125 Current STATE: 0010, INDEX:           8
                 125  SPI_sdo0=0 SPI_sdo1=x SPI_sdo2=x SPI_sdo3=x
                 135 Current STATE: 0010, INDEX:           9
                 145 Current STATE: 0010, INDEX:          10
                 155 Current STATE: 0010, INDEX:          11
                 165 Current STATE: 0010, INDEX:          12
                 175 Current STATE: 0010, INDEX:          13
                 185 Current STATE: 0010, INDEX:          14
                 195 Current STATE: 0010, INDEX:          15
                 195  SPI_sdo0=1 SPI_sdo1=x SPI_sdo2=x SPI_sdo3=x
                 200 =======Start jtag=======
                 205 Current STATE: 0011, INDEX:          16
                 215 Current STATE: 0011, INDEX:           0
                1765 Current STATE: 0011, INDEX:           0
                1770 =======jtag done=======
                1770 Current STATE: 0011, INDEX:           0
                1775 Current STATE: 0100, INDEX:           0
                1785 Current STATE: 0100, INDEX:           1
                1785  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1795 Current STATE: 0100, INDEX:           2
                1795  SPI_sdo0=0 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=0
                1805 Current STATE: 0100, INDEX:           3
                1805  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1815 Current STATE: 0100, INDEX:           4
                1825 Current STATE: 0100, INDEX:           5
                1835 Current STATE: 0100, INDEX:           6
                1845 Current STATE: 0100, INDEX:           7
                1855 Current STATE: 0100, INDEX:           8
                1865 Current STATE: 0100, INDEX:           0
                1870 =======Start spi_load=======
                1875 Current STATE: 0101, INDEX:           1
                1885 Current STATE: 0101, INDEX:           2
                1885  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1895 Current STATE: 0101, INDEX:           3
                1895  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1905 Current STATE: 0101, INDEX:           4
                1915 Current STATE: 0101, INDEX:           5
                1925 Current STATE: 0101, INDEX:           6
                1935 Current STATE: 0101, INDEX:           7
                1935  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1945 Current STATE: 0101, INDEX:           0
                1945  SPI_sdo0=1 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=0
                1955 Current STATE: 0101, INDEX:           1
                1955  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=1 SPI_sdo3=0
                1965 Current STATE: 0101, INDEX:           2
                1965  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1975 Current STATE: 0101, INDEX:           3
                1985 Current STATE: 0101, INDEX:           4
                1995 Current STATE: 0101, INDEX:           5
                2005 Current STATE: 0101, INDEX:           6
                2015 Current STATE: 0101, INDEX:           7
                2015  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2025 Current STATE: 0101, INDEX:           0
                2025  SPI_sdo0=0 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=1
                2035 Current STATE: 0101, INDEX:           1
                2035  SPI_sdo0=0 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=0
                2045 Current STATE: 0101, INDEX:           2
                2045  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2055 Current STATE: 0101, INDEX:           3
                2065 Current STATE: 0101, INDEX:           4
                2075 Current STATE: 0101, INDEX:           5
                2085 Current STATE: 0101, INDEX:           6
                2095 Current STATE: 0101, INDEX:           7
                2095  SPI_sdo0=0 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=0
                2105 Current STATE: 0101, INDEX:           0
                2105  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2115 Current STATE: 0101, INDEX:           1
                2115  SPI_sdo0=1 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=0
                2125 Current STATE: 0101, INDEX:           2
                2125  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2135 Current STATE: 0101, INDEX:           3
                2145 Current STATE: 0101, INDEX:           4
                2155 Current STATE: 0101, INDEX:           5
                2165 Current STATE: 0101, INDEX:           6
                2175 Current STATE: 0101, INDEX:           7
                2175  SPI_sdo0=1 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=0
                2185 Current STATE: 0101, INDEX:           0
                2185  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2195 Current STATE: 0101, INDEX:           1
                2195  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=1 SPI_sdo3=0
                2205 Current STATE: 0101, INDEX:           2
                2205  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2215 Current STATE: 0101, INDEX:           3
                2225 Current STATE: 0101, INDEX:           4
                2235 Current STATE: 0101, INDEX:           5
                2245 Current STATE: 0101, INDEX:           6
                2255 Current STATE: 0101, INDEX:           7
                2255  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=1 SPI_sdo3=0
                2265 Current STATE: 0101, INDEX:           0
                2265  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=1 SPI_sdo3=0
                2275 Current STATE: 0101, INDEX:           1
                2285 Current STATE: 0101, INDEX:           2
                2285  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2295 Current STATE: 0101, INDEX:           3
                2305 Current STATE: 0101, INDEX:           4
                2315 Current STATE: 0101, INDEX:           5
                2325 Current STATE: 0101, INDEX:           6
                2335 Current STATE: 0101, INDEX:           7
                2335  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=1 SPI_sdo3=0
                2345 Current STATE: 0101, INDEX:           0
                2345  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2355 Current STATE: 0101, INDEX:           1
                2355  SPI_sdo0=0 SPI_sdo1=1 SPI_sdo2=1 SPI_sdo3=0
                2365 Current STATE: 0101, INDEX:           2
                2365  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2375 Current STATE: 0101, INDEX:           3
                2385 Current STATE: 0101, INDEX:           4
                2395 Current STATE: 0101, INDEX:           5
                2405 Current STATE: 0101, INDEX:           6
                2415 Current STATE: 0101, INDEX:           7
                2415  SPI_sdo0=0 SPI_sdo1=1 SPI_sdo2=1 SPI_sdo3=0
                2425 Current STATE: 0101, INDEX:           0
                2425  SPI_sdo0=1 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=1
                2435 Current STATE: 0101, INDEX:           1
                2435  SPI_sdo0=1 SPI_sdo1=1 SPI_sdo2=1 SPI_sdo3=0
                2445 Current STATE: 0101, INDEX:           2
                2445  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2455 Current STATE: 0101, INDEX:           3
                2465 Current STATE: 0101, INDEX:           4
                2475 Current STATE: 0101, INDEX:           5
                2485 Current STATE: 0101, INDEX:           6
                2495 Current STATE: 0101, INDEX:           7
                2495  SPI_sdo0=1 SPI_sdo1=1 SPI_sdo2=1 SPI_sdo3=0
                2505 Current STATE: 0101, INDEX:           0
                2505  SPI_sdo0=1 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=0
                2515 Current STATE: 0101, INDEX:           1
                2515  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=1
                2525 Current STATE: 0101, INDEX:           2
                2525  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2535 Current STATE: 0101, INDEX:           3
                2545 Current STATE: 0101, INDEX:           4
                2555 Current STATE: 0101, INDEX:           5
                2565 Current STATE: 0101, INDEX:           6
                2575 Current STATE: 0101, INDEX:           7
                2575  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=1
                2585 Current STATE: 0101, INDEX:           0
                2585  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2595 Current STATE: 0110, INDEX:           1
                2595  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=1
                2605 Current STATE: 0110, INDEX:           0
                2615 Current STATE: 0111, INDEX:           1
                2625 Current STATE: 0111, INDEX:           2
                2625  SPI_sdo0=0 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=0
                2635 Current STATE: 0111, INDEX:           3
                2635  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2645 Current STATE: 0111, INDEX:           4
                2655 Current STATE: 0111, INDEX:           5
                2655  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2665 Current STATE: 0111, INDEX:           6
                2665  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2675 Current STATE: 0111, INDEX:           7
                2685 Current STATE: 0111, INDEX:           8
                2695 Current STATE: 0111, INDEX:           0
                2705 Current STATE: 0101, INDEX:           1
                2715 Current STATE: 0101, INDEX:           2
                2725 Current STATE: 0101, INDEX:           3
                2735 Current STATE: 0101, INDEX:           4
                2745 Current STATE: 0101, INDEX:           5
                2755 Current STATE: 0101, INDEX:           6
                2765 Current STATE: 0101, INDEX:           7
                2765  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=1
                2775 Current STATE: 0101, INDEX:           0
                2775  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2785 Current STATE: 0101, INDEX:           1
                2785  SPI_sdo0=0 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=1
                2795 Current STATE: 0101, INDEX:           2
                2795  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2805 Current STATE: 0101, INDEX:           3
                2815 Current STATE: 0101, INDEX:           4
                2825 Current STATE: 0101, INDEX:           5
                2835 Current STATE: 0101, INDEX:           6
                2845 Current STATE: 0101, INDEX:           7
                2845  SPI_sdo0=0 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=1
                2855 Current STATE: 0101, INDEX:           0
                2855  SPI_sdo0=1 SPI_sdo1=1 SPI_sdo2=1 SPI_sdo3=0
                2865 Current STATE: 0101, INDEX:           1
                2865  SPI_sdo0=1 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=1
                2875 Current STATE: 0101, INDEX:           2
                2875  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2885 Current STATE: 0101, INDEX:           3
                2895 Current STATE: 0101, INDEX:           4
                2905 Current STATE: 0101, INDEX:           5
                2915 Current STATE: 0101, INDEX:           6
                2925 Current STATE: 0101, INDEX:           7
                2925  SPI_sdo0=1 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=1
                2935 Current STATE: 0101, INDEX:           0
                2935  SPI_sdo0=0 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=1
                2945 Current STATE: 0101, INDEX:           1
                2945  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=1 SPI_sdo3=1
                2955 Current STATE: 0101, INDEX:           2
                2955  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2965 Current STATE: 0101, INDEX:           3
                2975 Current STATE: 0101, INDEX:           4
                2985 Current STATE: 0101, INDEX:           5
                2995 Current STATE: 0101, INDEX:           6
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 3000
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 9853.969 ; gain = 16.008 ; free physical = 35341 ; free virtual = 48336
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj testbench_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/JTAG_init_parser.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module JTAG_init_parser
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/Loading_file_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Loading_file_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/SPI_load_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPI_load_file
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sim_1/new/Load_t.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
xelab -wto 248dc893f2d5462eae68f33b84e03316 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /data/tools/xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/xelab -wto 248dc893f2d5462eae68f33b84e03316 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    LIBRARY_PATH
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.JTAG_init_parser
Compiling module xil_defaultlib.SPI_load_file
Compiling module xil_defaultlib.uart
Compiling module xil_defaultlib.Loading_file_controller
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -view {/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/testbench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
open_wave_config /home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/testbench_behav.wcfg
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 3000
                   0 Current STATE: xxxx, INDEX:           x
                   0 Current STATE: 0001, INDEX:           x
                   0  SPI_sdo0=x SPI_sdo1=x SPI_sdo2=x SPI_sdo3=x
Fetch_EN:x 
                   5 Current STATE: 0001, INDEX:           0
Fetch_EN:0 
                  40 Current STATE: 0001, INDEX:           0
                  45 Current STATE: 0010, INDEX:           0
                  55 Current STATE: 0010, INDEX:           1
                  55  SPI_sdo0=0 SPI_sdo1=x SPI_sdo2=x SPI_sdo3=x
                  60 Current STATE: 0010, INDEX:           1
                  65 Current STATE: 0010, INDEX:           2
                  75 Current STATE: 0010, INDEX:           3
                  85 Current STATE: 0010, INDEX:           4
                  95 Current STATE: 0010, INDEX:           5
                 105 Current STATE: 0010, INDEX:           6
                 115 Current STATE: 0010, INDEX:           7
                 115  SPI_sdo0=1 SPI_sdo1=x SPI_sdo2=x SPI_sdo3=x
                 125 Current STATE: 0010, INDEX:           8
                 125  SPI_sdo0=0 SPI_sdo1=x SPI_sdo2=x SPI_sdo3=x
                 135 Current STATE: 0010, INDEX:           9
                 145 Current STATE: 0010, INDEX:          10
                 155 Current STATE: 0010, INDEX:          11
                 165 Current STATE: 0010, INDEX:          12
                 175 Current STATE: 0010, INDEX:          13
                 185 Current STATE: 0010, INDEX:          14
                 195 Current STATE: 0010, INDEX:          15
                 195  SPI_sdo0=1 SPI_sdo1=x SPI_sdo2=x SPI_sdo3=x
                 200 =======Start jtag=======
                 205 Current STATE: 0011, INDEX:          16
                 215 Current STATE: 0011, INDEX:           0
                1765 Current STATE: 0011, INDEX:           0
                1770 =======jtag done=======
                1770 Current STATE: 0011, INDEX:           0
                1775 Current STATE: 0100, INDEX:           0
                1785 Current STATE: 0100, INDEX:           1
                1785  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1795 Current STATE: 0100, INDEX:           2
                1795  SPI_sdo0=0 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=0
                1805 Current STATE: 0100, INDEX:           3
                1805  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1815 Current STATE: 0100, INDEX:           4
                1825 Current STATE: 0100, INDEX:           5
                1835 Current STATE: 0100, INDEX:           6
                1845 Current STATE: 0100, INDEX:           7
                1855 Current STATE: 0100, INDEX:           8
                1865 Current STATE: 0100, INDEX:           0
                1875 Current STATE: 0101, INDEX:           1
                1880 =======Start spi_load=======
                1885 Current STATE: 0101, INDEX:           2
                1885  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1895 Current STATE: 0101, INDEX:           3
                1895  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1905 Current STATE: 0101, INDEX:           4
                1915 Current STATE: 0101, INDEX:           5
                1925 Current STATE: 0101, INDEX:           6
                1935 Current STATE: 0101, INDEX:           7
                1935  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1945 Current STATE: 0101, INDEX:           0
                1945  SPI_sdo0=1 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=0
                1955 Current STATE: 0101, INDEX:           1
                1955  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=1 SPI_sdo3=0
                1965 Current STATE: 0101, INDEX:           2
                1965  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1975 Current STATE: 0101, INDEX:           3
                1985 Current STATE: 0101, INDEX:           4
                1995 Current STATE: 0101, INDEX:           5
                2005 Current STATE: 0101, INDEX:           6
                2015 Current STATE: 0101, INDEX:           7
                2015  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2025 Current STATE: 0101, INDEX:           0
                2025  SPI_sdo0=0 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=1
                2035 Current STATE: 0101, INDEX:           1
                2035  SPI_sdo0=0 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=0
                2045 Current STATE: 0101, INDEX:           2
                2045  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2055 Current STATE: 0101, INDEX:           3
                2065 Current STATE: 0101, INDEX:           4
                2075 Current STATE: 0101, INDEX:           5
                2085 Current STATE: 0101, INDEX:           6
                2095 Current STATE: 0101, INDEX:           7
                2095  SPI_sdo0=0 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=0
                2105 Current STATE: 0101, INDEX:           0
                2105  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2115 Current STATE: 0101, INDEX:           1
                2115  SPI_sdo0=1 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=0
                2125 Current STATE: 0101, INDEX:           2
                2125  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2135 Current STATE: 0101, INDEX:           3
                2145 Current STATE: 0101, INDEX:           4
                2155 Current STATE: 0101, INDEX:           5
                2165 Current STATE: 0101, INDEX:           6
                2175 Current STATE: 0101, INDEX:           7
                2175  SPI_sdo0=1 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=0
                2185 Current STATE: 0101, INDEX:           0
                2185  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2195 Current STATE: 0101, INDEX:           1
                2195  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=1 SPI_sdo3=0
                2205 Current STATE: 0101, INDEX:           2
                2205  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2215 Current STATE: 0101, INDEX:           3
                2225 Current STATE: 0101, INDEX:           4
                2235 Current STATE: 0101, INDEX:           5
                2245 Current STATE: 0101, INDEX:           6
                2255 Current STATE: 0101, INDEX:           7
                2255  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=1 SPI_sdo3=0
                2265 Current STATE: 0101, INDEX:           0
                2265  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=1 SPI_sdo3=0
                2275 Current STATE: 0101, INDEX:           1
                2285 Current STATE: 0101, INDEX:           2
                2285  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2295 Current STATE: 0101, INDEX:           3
                2305 Current STATE: 0101, INDEX:           4
                2315 Current STATE: 0101, INDEX:           5
                2325 Current STATE: 0101, INDEX:           6
                2335 Current STATE: 0101, INDEX:           7
                2335  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=1 SPI_sdo3=0
                2345 Current STATE: 0101, INDEX:           0
                2345  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2355 Current STATE: 0101, INDEX:           1
                2355  SPI_sdo0=0 SPI_sdo1=1 SPI_sdo2=1 SPI_sdo3=0
                2365 Current STATE: 0101, INDEX:           2
                2365  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2375 Current STATE: 0101, INDEX:           3
                2385 Current STATE: 0101, INDEX:           4
                2395 Current STATE: 0101, INDEX:           5
                2405 Current STATE: 0101, INDEX:           6
                2415 Current STATE: 0101, INDEX:           7
                2415  SPI_sdo0=0 SPI_sdo1=1 SPI_sdo2=1 SPI_sdo3=0
                2425 Current STATE: 0101, INDEX:           0
                2425  SPI_sdo0=1 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=1
                2435 Current STATE: 0101, INDEX:           1
                2435  SPI_sdo0=1 SPI_sdo1=1 SPI_sdo2=1 SPI_sdo3=0
                2445 Current STATE: 0101, INDEX:           2
                2445  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2455 Current STATE: 0101, INDEX:           3
                2465 Current STATE: 0101, INDEX:           4
                2475 Current STATE: 0101, INDEX:           5
                2485 Current STATE: 0101, INDEX:           6
                2495 Current STATE: 0101, INDEX:           7
                2495  SPI_sdo0=1 SPI_sdo1=1 SPI_sdo2=1 SPI_sdo3=0
                2505 Current STATE: 0101, INDEX:           0
                2505  SPI_sdo0=1 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=0
                2515 Current STATE: 0101, INDEX:           1
                2515  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=1
                2525 Current STATE: 0101, INDEX:           2
                2525  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2535 Current STATE: 0101, INDEX:           3
                2545 Current STATE: 0101, INDEX:           4
                2555 Current STATE: 0101, INDEX:           5
                2565 Current STATE: 0101, INDEX:           6
                2575 Current STATE: 0101, INDEX:           7
                2575  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=1
                2585 Current STATE: 0101, INDEX:           0
                2585  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2595 Current STATE: 0110, INDEX:           1
                2595  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=1
                2605 Current STATE: 0110, INDEX:           0
                2615 Current STATE: 0111, INDEX:           1
                2625 Current STATE: 0111, INDEX:           2
                2625  SPI_sdo0=0 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=0
                2635 Current STATE: 0111, INDEX:           3
                2635  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2645 Current STATE: 0111, INDEX:           4
                2655 Current STATE: 0111, INDEX:           5
                2655  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2665 Current STATE: 0111, INDEX:           6
                2665  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2675 Current STATE: 0111, INDEX:           7
                2685 Current STATE: 0111, INDEX:           8
                2695 Current STATE: 0111, INDEX:           0
                2705 Current STATE: 0101, INDEX:           1
                2715 Current STATE: 0101, INDEX:           2
                2725 Current STATE: 0101, INDEX:           3
                2735 Current STATE: 0101, INDEX:           4
                2745 Current STATE: 0101, INDEX:           5
                2755 Current STATE: 0101, INDEX:           6
                2765 Current STATE: 0101, INDEX:           7
                2765  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=1
                2775 Current STATE: 0101, INDEX:           0
                2775  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2785 Current STATE: 0101, INDEX:           1
                2785  SPI_sdo0=0 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=1
                2795 Current STATE: 0101, INDEX:           2
                2795  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2805 Current STATE: 0101, INDEX:           3
                2815 Current STATE: 0101, INDEX:           4
                2825 Current STATE: 0101, INDEX:           5
                2835 Current STATE: 0101, INDEX:           6
                2845 Current STATE: 0101, INDEX:           7
                2845  SPI_sdo0=0 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=1
                2855 Current STATE: 0101, INDEX:           0
                2855  SPI_sdo0=1 SPI_sdo1=1 SPI_sdo2=1 SPI_sdo3=0
                2865 Current STATE: 0101, INDEX:           1
                2865  SPI_sdo0=1 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=1
                2875 Current STATE: 0101, INDEX:           2
                2875  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2885 Current STATE: 0101, INDEX:           3
                2895 Current STATE: 0101, INDEX:           4
                2905 Current STATE: 0101, INDEX:           5
                2915 Current STATE: 0101, INDEX:           6
                2925 Current STATE: 0101, INDEX:           7
                2925  SPI_sdo0=1 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=1
                2935 Current STATE: 0101, INDEX:           0
                2935  SPI_sdo0=0 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=1
                2945 Current STATE: 0101, INDEX:           1
                2945  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=1 SPI_sdo3=1
                2955 Current STATE: 0101, INDEX:           2
                2955  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2965 Current STATE: 0101, INDEX:           3
                2975 Current STATE: 0101, INDEX:           4
                2985 Current STATE: 0101, INDEX:           5
                2995 Current STATE: 0101, INDEX:           6
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 3000
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 9885.984 ; gain = 32.016 ; free physical = 35343 ; free virtual = 48338
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj testbench_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/JTAG_init_parser.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module JTAG_init_parser
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/Loading_file_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Loading_file_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/SPI_load_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPI_load_file
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sim_1/new/Load_t.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
xelab -wto 248dc893f2d5462eae68f33b84e03316 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /data/tools/xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/xelab -wto 248dc893f2d5462eae68f33b84e03316 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    LIBRARY_PATH
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.JTAG_init_parser
Compiling module xil_defaultlib.SPI_load_file
Compiling module xil_defaultlib.uart
Compiling module xil_defaultlib.Loading_file_controller
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -view {/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/testbench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
open_wave_config /home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/testbench_behav.wcfg
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 3000
                   0 Current STATE: xxxx, INDEX:           x
                   0 Current STATE: 0001, INDEX:           x
                   0  SPI_sdo0=x SPI_sdo1=x SPI_sdo2=x SPI_sdo3=x
Fetch_EN:x 
                   5 Current STATE: 0001, INDEX:           0
Fetch_EN:0 
                  40 Current STATE: 0001, INDEX:           0
                  45 Current STATE: 0010, INDEX:           0
                  55 Current STATE: 0010, INDEX:           1
                  55  SPI_sdo0=0 SPI_sdo1=x SPI_sdo2=x SPI_sdo3=x
                  60 Current STATE: 0010, INDEX:           1
                  65 Current STATE: 0010, INDEX:           2
                  75 Current STATE: 0010, INDEX:           3
                  85 Current STATE: 0010, INDEX:           4
                  95 Current STATE: 0010, INDEX:           5
                 105 Current STATE: 0010, INDEX:           6
                 115 Current STATE: 0010, INDEX:           7
                 115  SPI_sdo0=1 SPI_sdo1=x SPI_sdo2=x SPI_sdo3=x
                 125 Current STATE: 0010, INDEX:           8
                 125  SPI_sdo0=0 SPI_sdo1=x SPI_sdo2=x SPI_sdo3=x
                 135 Current STATE: 0010, INDEX:           9
                 145 Current STATE: 0010, INDEX:          10
                 155 Current STATE: 0010, INDEX:          11
                 165 Current STATE: 0010, INDEX:          12
                 175 Current STATE: 0010, INDEX:          13
                 185 Current STATE: 0010, INDEX:          14
                 195 Current STATE: 0010, INDEX:          15
                 195  SPI_sdo0=1 SPI_sdo1=x SPI_sdo2=x SPI_sdo3=x
                 200 =======Start jtag=======
                 205 Current STATE: 0011, INDEX:          16
                 215 Current STATE: 0011, INDEX:           0
                1765 Current STATE: 0011, INDEX:           0
                1770 =======jtag done=======
                1770 Current STATE: 0011, INDEX:           0
                1775 Current STATE: 0100, INDEX:           0
                1785 Current STATE: 0100, INDEX:           1
                1785  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1795 Current STATE: 0100, INDEX:           2
                1795  SPI_sdo0=0 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=0
                1805 Current STATE: 0100, INDEX:           3
                1805  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1815 Current STATE: 0100, INDEX:           4
                1825 Current STATE: 0100, INDEX:           5
                1835 Current STATE: 0100, INDEX:           6
                1845 Current STATE: 0100, INDEX:           7
                1855 Current STATE: 0100, INDEX:           8
                1865 Current STATE: 0100, INDEX:           0
                1875 Current STATE: 0101, INDEX:           1
                1880 =======Start spi_load=======
                1885 Current STATE: 0101, INDEX:           2
                1885  SPI_sdo0=x SPI_sdo1=x SPI_sdo2=x SPI_sdo3=x
                1895 Current STATE: 0101, INDEX:           3
                1905 Current STATE: 0101, INDEX:           4
                1915 Current STATE: 0101, INDEX:           5
                1925 Current STATE: 0101, INDEX:           6
                1935 Current STATE: 0101, INDEX:           7
                1945 Current STATE: 0101, INDEX:           0
                1945  SPI_sdo0=1 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=0
                1955 Current STATE: 0101, INDEX:           1
                1955  SPI_sdo0=1 SPI_sdo1=1 SPI_sdo2=1 SPI_sdo3=1
                1965 Current STATE: 0101, INDEX:           2
                1965  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1975 Current STATE: 0101, INDEX:           3
                1975  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1985 Current STATE: 0101, INDEX:           4
                1995 Current STATE: 0101, INDEX:           5
                2005 Current STATE: 0101, INDEX:           6
                2015 Current STATE: 0101, INDEX:           7
                2015  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2025 Current STATE: 0101, INDEX:           0
                2025  SPI_sdo0=0 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=1
                2035 Current STATE: 0101, INDEX:           1
                2035  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=1 SPI_sdo3=0
                2045 Current STATE: 0101, INDEX:           2
                2045  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2055 Current STATE: 0101, INDEX:           3
                2065 Current STATE: 0101, INDEX:           4
                2075 Current STATE: 0101, INDEX:           5
                2085 Current STATE: 0101, INDEX:           6
                2095 Current STATE: 0101, INDEX:           7
                2095  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2105 Current STATE: 0101, INDEX:           0
                2105  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2115 Current STATE: 0101, INDEX:           1
                2115  SPI_sdo0=0 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=0
                2125 Current STATE: 0101, INDEX:           2
                2125  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2135 Current STATE: 0101, INDEX:           3
                2145 Current STATE: 0101, INDEX:           4
                2155 Current STATE: 0101, INDEX:           5
                2165 Current STATE: 0101, INDEX:           6
                2175 Current STATE: 0101, INDEX:           7
                2175  SPI_sdo0=0 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=0
                2185 Current STATE: 0101, INDEX:           0
                2185  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2195 Current STATE: 0101, INDEX:           1
                2195  SPI_sdo0=1 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=0
                2205 Current STATE: 0101, INDEX:           2
                2205  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2215 Current STATE: 0101, INDEX:           3
                2225 Current STATE: 0101, INDEX:           4
                2235 Current STATE: 0101, INDEX:           5
                2245 Current STATE: 0101, INDEX:           6
                2255 Current STATE: 0101, INDEX:           7
                2255  SPI_sdo0=1 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=0
                2265 Current STATE: 0101, INDEX:           0
                2265  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=1 SPI_sdo3=0
                2275 Current STATE: 0101, INDEX:           1
                2275  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=1 SPI_sdo3=0
                2285 Current STATE: 0101, INDEX:           2
                2285  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2295 Current STATE: 0101, INDEX:           3
                2305 Current STATE: 0101, INDEX:           4
                2315 Current STATE: 0101, INDEX:           5
                2325 Current STATE: 0101, INDEX:           6
                2335 Current STATE: 0101, INDEX:           7
                2335  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=1 SPI_sdo3=0
                2345 Current STATE: 0101, INDEX:           0
                2345  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2355 Current STATE: 0101, INDEX:           1
                2355  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=1 SPI_sdo3=0
                2365 Current STATE: 0101, INDEX:           2
                2365  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2375 Current STATE: 0101, INDEX:           3
                2385 Current STATE: 0101, INDEX:           4
                2395 Current STATE: 0101, INDEX:           5
                2405 Current STATE: 0101, INDEX:           6
                2415 Current STATE: 0101, INDEX:           7
                2415  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=1 SPI_sdo3=0
                2425 Current STATE: 0101, INDEX:           0
                2425  SPI_sdo0=1 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=1
                2435 Current STATE: 0101, INDEX:           1
                2435  SPI_sdo0=0 SPI_sdo1=1 SPI_sdo2=1 SPI_sdo3=0
                2445 Current STATE: 0101, INDEX:           2
                2445  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2455 Current STATE: 0101, INDEX:           3
                2465 Current STATE: 0101, INDEX:           4
                2475 Current STATE: 0101, INDEX:           5
                2485 Current STATE: 0101, INDEX:           6
                2495 Current STATE: 0101, INDEX:           7
                2495  SPI_sdo0=0 SPI_sdo1=1 SPI_sdo2=1 SPI_sdo3=0
                2505 Current STATE: 0101, INDEX:           0
                2505  SPI_sdo0=1 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=0
                2515 Current STATE: 0101, INDEX:           1
                2515  SPI_sdo0=1 SPI_sdo1=1 SPI_sdo2=1 SPI_sdo3=0
                2525 Current STATE: 0101, INDEX:           2
                2525  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2535 Current STATE: 0101, INDEX:           3
                2545 Current STATE: 0101, INDEX:           4
                2555 Current STATE: 0101, INDEX:           5
                2565 Current STATE: 0101, INDEX:           6
                2575 Current STATE: 0101, INDEX:           7
                2575  SPI_sdo0=1 SPI_sdo1=1 SPI_sdo2=1 SPI_sdo3=0
                2585 Current STATE: 0101, INDEX:           0
                2585  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2595 Current STATE: 0110, INDEX:           1
                2595  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=1
                2605 Current STATE: 0110, INDEX:           0
                2615 Current STATE: 0111, INDEX:           1
                2625 Current STATE: 0111, INDEX:           2
                2625  SPI_sdo0=0 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=0
                2635 Current STATE: 0111, INDEX:           3
                2635  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2645 Current STATE: 0111, INDEX:           4
                2655 Current STATE: 0111, INDEX:           5
                2655  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2665 Current STATE: 0111, INDEX:           6
                2665  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2675 Current STATE: 0111, INDEX:           7
                2685 Current STATE: 0111, INDEX:           8
                2695 Current STATE: 0111, INDEX:           0
                2705 Current STATE: 0101, INDEX:           1
                2715 Current STATE: 0101, INDEX:           2
                2725 Current STATE: 0101, INDEX:           3
                2735 Current STATE: 0101, INDEX:           4
                2745 Current STATE: 0101, INDEX:           5
                2755 Current STATE: 0101, INDEX:           6
                2765 Current STATE: 0101, INDEX:           7
                2765  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=1
                2775 Current STATE: 0101, INDEX:           0
                2775  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2785 Current STATE: 0101, INDEX:           1
                2785  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=1
                2795 Current STATE: 0101, INDEX:           2
                2795  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2805 Current STATE: 0101, INDEX:           3
                2815 Current STATE: 0101, INDEX:           4
                2825 Current STATE: 0101, INDEX:           5
                2835 Current STATE: 0101, INDEX:           6
                2845 Current STATE: 0101, INDEX:           7
                2845  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=1
                2855 Current STATE: 0101, INDEX:           0
                2855  SPI_sdo0=1 SPI_sdo1=1 SPI_sdo2=1 SPI_sdo3=0
                2865 Current STATE: 0101, INDEX:           1
                2865  SPI_sdo0=0 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=1
                2875 Current STATE: 0101, INDEX:           2
                2875  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2885 Current STATE: 0101, INDEX:           3
                2895 Current STATE: 0101, INDEX:           4
                2905 Current STATE: 0101, INDEX:           5
                2915 Current STATE: 0101, INDEX:           6
                2925 Current STATE: 0101, INDEX:           7
                2925  SPI_sdo0=0 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=1
                2935 Current STATE: 0101, INDEX:           0
                2945 Current STATE: 0101, INDEX:           1
                2945  SPI_sdo0=1 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=1
                2955 Current STATE: 0101, INDEX:           2
                2955  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2965 Current STATE: 0101, INDEX:           3
                2975 Current STATE: 0101, INDEX:           4
                2985 Current STATE: 0101, INDEX:           5
                2995 Current STATE: 0101, INDEX:           6
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 3000
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 9918.000 ; gain = 32.016 ; free physical = 35366 ; free virtual = 48361
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj testbench_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/JTAG_init_parser.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module JTAG_init_parser
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/Loading_file_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Loading_file_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/SPI_load_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPI_load_file
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sim_1/new/Load_t.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
xelab -wto 248dc893f2d5462eae68f33b84e03316 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /data/tools/xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/xelab -wto 248dc893f2d5462eae68f33b84e03316 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    LIBRARY_PATH
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.JTAG_init_parser
Compiling module xil_defaultlib.SPI_load_file
Compiling module xil_defaultlib.uart
Compiling module xil_defaultlib.Loading_file_controller
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -view {/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/testbench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
open_wave_config /home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/testbench_behav.wcfg
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 3000
                   0 Current STATE: xxxx, INDEX:           x
                   0 Current STATE: 0001, INDEX:           x
                   0  SPI_sdo0=x SPI_sdo1=x SPI_sdo2=x SPI_sdo3=x
Fetch_EN:x 
                   5 Current STATE: 0001, INDEX:           0
Fetch_EN:0 
                  40 Current STATE: 0001, INDEX:           0
                  45 Current STATE: 0010, INDEX:           0
                  55 Current STATE: 0010, INDEX:           1
                  55  SPI_sdo0=0 SPI_sdo1=x SPI_sdo2=x SPI_sdo3=x
                  60 Current STATE: 0010, INDEX:           1
                  65 Current STATE: 0010, INDEX:           2
                  75 Current STATE: 0010, INDEX:           3
                  85 Current STATE: 0010, INDEX:           4
                  95 Current STATE: 0010, INDEX:           5
                 105 Current STATE: 0010, INDEX:           6
                 115 Current STATE: 0010, INDEX:           7
                 115  SPI_sdo0=1 SPI_sdo1=x SPI_sdo2=x SPI_sdo3=x
                 125 Current STATE: 0010, INDEX:           8
                 125  SPI_sdo0=0 SPI_sdo1=x SPI_sdo2=x SPI_sdo3=x
                 135 Current STATE: 0010, INDEX:           9
                 145 Current STATE: 0010, INDEX:          10
                 155 Current STATE: 0010, INDEX:          11
                 165 Current STATE: 0010, INDEX:          12
                 175 Current STATE: 0010, INDEX:          13
                 185 Current STATE: 0010, INDEX:          14
                 195 Current STATE: 0010, INDEX:          15
                 195  SPI_sdo0=1 SPI_sdo1=x SPI_sdo2=x SPI_sdo3=x
                 200 =======Start jtag=======
                 205 Current STATE: 0011, INDEX:          16
                 215 Current STATE: 0011, INDEX:           0
                1765 Current STATE: 0011, INDEX:           0
                1770 =======jtag done=======
                1770 Current STATE: 0011, INDEX:           0
                1775 Current STATE: 0100, INDEX:           0
                1785 Current STATE: 0100, INDEX:           1
                1785  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1795 Current STATE: 0100, INDEX:           2
                1795  SPI_sdo0=0 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=0
                1805 Current STATE: 0100, INDEX:           3
                1805  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1815 Current STATE: 0100, INDEX:           4
                1825 Current STATE: 0100, INDEX:           5
                1835 Current STATE: 0100, INDEX:           6
                1845 Current STATE: 0100, INDEX:           7
                1855 Current STATE: 0100, INDEX:           8
                1865 Current STATE: 0100, INDEX:           0
                1875 Current STATE: 0101, INDEX:           1
                1880 =======Start spi_load=======
                1885 Current STATE: 0101, INDEX:           2
                1885  SPI_sdo0=x SPI_sdo1=x SPI_sdo2=x SPI_sdo3=x
                1895 Current STATE: 0101, INDEX:           3
                1905 Current STATE: 0101, INDEX:           4
                1915 Current STATE: 0101, INDEX:           5
                1925 Current STATE: 0101, INDEX:           6
                1935 Current STATE: 0101, INDEX:           7
                1945 Current STATE: 0101, INDEX:           0
                1945  SPI_sdo0=1 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=0
                1955 Current STATE: 0101, INDEX:           1
                1955  SPI_sdo0=1 SPI_sdo1=1 SPI_sdo2=1 SPI_sdo3=1
                1965 Current STATE: 0101, INDEX:           2
                1965  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1975 Current STATE: 0101, INDEX:           3
                1975  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1985 Current STATE: 0101, INDEX:           4
                1995 Current STATE: 0101, INDEX:           5
                2005 Current STATE: 0101, INDEX:           6
                2015 Current STATE: 0101, INDEX:           7
                2015  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2025 Current STATE: 0101, INDEX:           0
                2025  SPI_sdo0=0 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=1
                2035 Current STATE: 0101, INDEX:           1
                2035  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=1 SPI_sdo3=0
                2045 Current STATE: 0101, INDEX:           2
                2045  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2055 Current STATE: 0101, INDEX:           3
                2065 Current STATE: 0101, INDEX:           4
                2075 Current STATE: 0101, INDEX:           5
                2085 Current STATE: 0101, INDEX:           6
                2095 Current STATE: 0101, INDEX:           7
                2095  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2105 Current STATE: 0101, INDEX:           0
                2105  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2115 Current STATE: 0101, INDEX:           1
                2115  SPI_sdo0=0 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=0
                2125 Current STATE: 0101, INDEX:           2
                2125  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2135 Current STATE: 0101, INDEX:           3
                2145 Current STATE: 0101, INDEX:           4
                2155 Current STATE: 0101, INDEX:           5
                2165 Current STATE: 0101, INDEX:           6
                2175 Current STATE: 0101, INDEX:           7
                2175  SPI_sdo0=0 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=0
                2185 Current STATE: 0101, INDEX:           0
                2185  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2195 Current STATE: 0101, INDEX:           1
                2195  SPI_sdo0=1 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=0
                2205 Current STATE: 0101, INDEX:           2
                2205  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2215 Current STATE: 0101, INDEX:           3
                2225 Current STATE: 0101, INDEX:           4
                2235 Current STATE: 0101, INDEX:           5
                2245 Current STATE: 0101, INDEX:           6
                2255 Current STATE: 0101, INDEX:           7
                2255  SPI_sdo0=1 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=0
                2265 Current STATE: 0101, INDEX:           0
                2265  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=1 SPI_sdo3=0
                2275 Current STATE: 0101, INDEX:           1
                2275  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=1 SPI_sdo3=0
                2285 Current STATE: 0101, INDEX:           2
                2285  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2295 Current STATE: 0101, INDEX:           3
                2305 Current STATE: 0101, INDEX:           4
                2315 Current STATE: 0101, INDEX:           5
                2325 Current STATE: 0101, INDEX:           6
                2335 Current STATE: 0101, INDEX:           7
                2335  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=1 SPI_sdo3=0
                2345 Current STATE: 0101, INDEX:           0
                2345  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2355 Current STATE: 0101, INDEX:           1
                2355  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=1 SPI_sdo3=0
                2365 Current STATE: 0101, INDEX:           2
                2365  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2375 Current STATE: 0101, INDEX:           3
                2385 Current STATE: 0101, INDEX:           4
                2395 Current STATE: 0101, INDEX:           5
                2405 Current STATE: 0101, INDEX:           6
                2415 Current STATE: 0101, INDEX:           7
                2415  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=1 SPI_sdo3=0
                2425 Current STATE: 0101, INDEX:           0
                2425  SPI_sdo0=1 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=1
                2435 Current STATE: 0101, INDEX:           1
                2435  SPI_sdo0=0 SPI_sdo1=1 SPI_sdo2=1 SPI_sdo3=0
                2445 Current STATE: 0101, INDEX:           2
                2445  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2455 Current STATE: 0101, INDEX:           3
                2465 Current STATE: 0101, INDEX:           4
                2475 Current STATE: 0101, INDEX:           5
                2485 Current STATE: 0101, INDEX:           6
                2495 Current STATE: 0101, INDEX:           7
                2495  SPI_sdo0=0 SPI_sdo1=1 SPI_sdo2=1 SPI_sdo3=0
                2505 Current STATE: 0101, INDEX:           0
                2505  SPI_sdo0=1 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=0
                2515 Current STATE: 0101, INDEX:           1
                2515  SPI_sdo0=1 SPI_sdo1=1 SPI_sdo2=1 SPI_sdo3=0
                2525 Current STATE: 0101, INDEX:           2
                2525  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2535 Current STATE: 0101, INDEX:           3
                2545 Current STATE: 0101, INDEX:           4
                2555 Current STATE: 0101, INDEX:           5
                2565 Current STATE: 0101, INDEX:           6
                2575 Current STATE: 0101, INDEX:           7
                2575  SPI_sdo0=1 SPI_sdo1=1 SPI_sdo2=1 SPI_sdo3=0
                2585 Current STATE: 0101, INDEX:           0
                2585  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2595 Current STATE: 0110, INDEX:           1
                2595  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=1
                2605 Current STATE: 0110, INDEX:           0
                2615 Current STATE: 0111, INDEX:           1
                2625 Current STATE: 0111, INDEX:           2
                2625  SPI_sdo0=0 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=0
                2635 Current STATE: 0111, INDEX:           3
                2635  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2645 Current STATE: 0111, INDEX:           4
                2655 Current STATE: 0111, INDEX:           5
                2655  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2665 Current STATE: 0111, INDEX:           6
                2665  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2675 Current STATE: 0111, INDEX:           7
                2685 Current STATE: 0111, INDEX:           8
                2695 Current STATE: 0111, INDEX:           0
                2705 Current STATE: 0101, INDEX:           1
                2715 Current STATE: 0101, INDEX:           2
                2725 Current STATE: 0101, INDEX:           3
                2735 Current STATE: 0101, INDEX:           4
                2745 Current STATE: 0101, INDEX:           5
                2755 Current STATE: 0101, INDEX:           6
                2765 Current STATE: 0101, INDEX:           7
                2765  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=1
                2775 Current STATE: 0101, INDEX:           0
                2775  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2785 Current STATE: 0101, INDEX:           1
                2785  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=1
                2795 Current STATE: 0101, INDEX:           2
                2795  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2805 Current STATE: 0101, INDEX:           3
                2815 Current STATE: 0101, INDEX:           4
                2825 Current STATE: 0101, INDEX:           5
                2835 Current STATE: 0101, INDEX:           6
                2845 Current STATE: 0101, INDEX:           7
                2845  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=1
                2855 Current STATE: 0101, INDEX:           0
                2855  SPI_sdo0=1 SPI_sdo1=1 SPI_sdo2=1 SPI_sdo3=0
                2865 Current STATE: 0101, INDEX:           1
                2865  SPI_sdo0=0 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=1
                2875 Current STATE: 0101, INDEX:           2
                2875  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2885 Current STATE: 0101, INDEX:           3
                2895 Current STATE: 0101, INDEX:           4
                2905 Current STATE: 0101, INDEX:           5
                2915 Current STATE: 0101, INDEX:           6
                2925 Current STATE: 0101, INDEX:           7
                2925  SPI_sdo0=0 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=1
                2935 Current STATE: 0101, INDEX:           0
                2945 Current STATE: 0101, INDEX:           1
                2945  SPI_sdo0=1 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=1
                2955 Current STATE: 0101, INDEX:           2
                2955  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2965 Current STATE: 0101, INDEX:           3
                2975 Current STATE: 0101, INDEX:           4
                2985 Current STATE: 0101, INDEX:           5
                2995 Current STATE: 0101, INDEX:           6
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 3000
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 9934.008 ; gain = 16.008 ; free physical = 35362 ; free virtual = 48357
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj testbench_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/JTAG_init_parser.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module JTAG_init_parser
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/Loading_file_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Loading_file_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/SPI_load_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPI_load_file
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sim_1/new/Load_t.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
xelab -wto 248dc893f2d5462eae68f33b84e03316 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /data/tools/xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/xelab -wto 248dc893f2d5462eae68f33b84e03316 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    LIBRARY_PATH
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.JTAG_init_parser
Compiling module xil_defaultlib.SPI_load_file
Compiling module xil_defaultlib.uart
Compiling module xil_defaultlib.Loading_file_controller
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -view {/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/testbench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
open_wave_config /home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/testbench_behav.wcfg
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 3000
                   0 Current STATE: xxxx, INDEX:           x
                   0 Current STATE: 0001, INDEX:           x
                   0  SPI_sdo0=x SPI_sdo1=x SPI_sdo2=x SPI_sdo3=x
Fetch_EN:x 
                   5 Current STATE: 0001, INDEX:           0
Fetch_EN:0 
                  40 Current STATE: 0001, INDEX:           0
                  45 Current STATE: 0010, INDEX:           0
                  55 Current STATE: 0010, INDEX:           1
                  55  SPI_sdo0=0 SPI_sdo1=x SPI_sdo2=x SPI_sdo3=x
                  60 Current STATE: 0010, INDEX:           1
                  65 Current STATE: 0010, INDEX:           2
                  75 Current STATE: 0010, INDEX:           3
                  85 Current STATE: 0010, INDEX:           4
                  95 Current STATE: 0010, INDEX:           5
                 105 Current STATE: 0010, INDEX:           6
                 115 Current STATE: 0010, INDEX:           7
                 115  SPI_sdo0=1 SPI_sdo1=x SPI_sdo2=x SPI_sdo3=x
                 125 Current STATE: 0010, INDEX:           8
                 125  SPI_sdo0=0 SPI_sdo1=x SPI_sdo2=x SPI_sdo3=x
                 135 Current STATE: 0010, INDEX:           9
                 145 Current STATE: 0010, INDEX:          10
                 155 Current STATE: 0010, INDEX:          11
                 165 Current STATE: 0010, INDEX:          12
                 175 Current STATE: 0010, INDEX:          13
                 185 Current STATE: 0010, INDEX:          14
                 195 Current STATE: 0010, INDEX:          15
                 195  SPI_sdo0=1 SPI_sdo1=x SPI_sdo2=x SPI_sdo3=x
                 200 =======Start jtag=======
                 205 Current STATE: 0011, INDEX:          16
                 215 Current STATE: 0011, INDEX:           0
                1765 Current STATE: 0011, INDEX:           0
                1770 =======jtag done=======
                1770 Current STATE: 0011, INDEX:           0
                1775 Current STATE: 0100, INDEX:           0
                1785 Current STATE: 0100, INDEX:           1
                1785  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1795 Current STATE: 0100, INDEX:           2
                1795  SPI_sdo0=0 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=0
                1805 Current STATE: 0100, INDEX:           3
                1805  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1815 Current STATE: 0100, INDEX:           4
                1825 Current STATE: 0100, INDEX:           5
                1835 Current STATE: 0100, INDEX:           6
                1845 Current STATE: 0100, INDEX:           7
                1855 Current STATE: 0100, INDEX:           8
                1865 Current STATE: 0100, INDEX:           0
                1875 Current STATE: 0101, INDEX:           1
                1880 =======Start spi_load=======
                1885 Current STATE: 0101, INDEX:           2
                1885  SPI_sdo0=x SPI_sdo1=x SPI_sdo2=x SPI_sdo3=x
                1895 Current STATE: 0101, INDEX:           3
                1905 Current STATE: 0101, INDEX:           4
                1915 Current STATE: 0101, INDEX:           5
                1925 Current STATE: 0101, INDEX:           6
                1935 Current STATE: 0101, INDEX:           7
                1945 Current STATE: 0101, INDEX:           0
                1955 Current STATE: 0101, INDEX:           1
                1955  SPI_sdo0=1 SPI_sdo1=1 SPI_sdo2=1 SPI_sdo3=1
                1965 Current STATE: 0101, INDEX:           2
                1965  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1975 Current STATE: 0101, INDEX:           3
                1975  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1985 Current STATE: 0101, INDEX:           4
                1995 Current STATE: 0101, INDEX:           5
                2005 Current STATE: 0101, INDEX:           6
                2015 Current STATE: 0101, INDEX:           7
                2015  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2025 Current STATE: 0101, INDEX:           0
                2025  SPI_sdo0=1 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=0
                2035 Current STATE: 0101, INDEX:           1
                2035  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=1 SPI_sdo3=0
                2045 Current STATE: 0101, INDEX:           2
                2045  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2055 Current STATE: 0101, INDEX:           3
                2065 Current STATE: 0101, INDEX:           4
                2075 Current STATE: 0101, INDEX:           5
                2085 Current STATE: 0101, INDEX:           6
                2095 Current STATE: 0101, INDEX:           7
                2095  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2105 Current STATE: 0101, INDEX:           0
                2105  SPI_sdo0=0 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=1
                2115 Current STATE: 0101, INDEX:           1
                2115  SPI_sdo0=0 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=0
                2125 Current STATE: 0101, INDEX:           2
                2125  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2135 Current STATE: 0101, INDEX:           3
                2145 Current STATE: 0101, INDEX:           4
                2155 Current STATE: 0101, INDEX:           5
                2165 Current STATE: 0101, INDEX:           6
                2175 Current STATE: 0101, INDEX:           7
                2175  SPI_sdo0=0 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=0
                2185 Current STATE: 0101, INDEX:           0
                2185  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2195 Current STATE: 0101, INDEX:           1
                2195  SPI_sdo0=1 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=0
                2205 Current STATE: 0101, INDEX:           2
                2205  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2215 Current STATE: 0101, INDEX:           3
                2225 Current STATE: 0101, INDEX:           4
                2235 Current STATE: 0101, INDEX:           5
                2245 Current STATE: 0101, INDEX:           6
                2255 Current STATE: 0101, INDEX:           7
                2255  SPI_sdo0=1 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=0
                2265 Current STATE: 0101, INDEX:           0
                2265  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2275 Current STATE: 0101, INDEX:           1
                2275  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=1 SPI_sdo3=0
                2285 Current STATE: 0101, INDEX:           2
                2285  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2295 Current STATE: 0101, INDEX:           3
                2305 Current STATE: 0101, INDEX:           4
                2315 Current STATE: 0101, INDEX:           5
                2325 Current STATE: 0101, INDEX:           6
                2335 Current STATE: 0101, INDEX:           7
                2335  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=1 SPI_sdo3=0
                2345 Current STATE: 0101, INDEX:           0
                2345  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=1 SPI_sdo3=0
                2355 Current STATE: 0101, INDEX:           1
                2365 Current STATE: 0101, INDEX:           2
                2365  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2375 Current STATE: 0101, INDEX:           3
                2385 Current STATE: 0101, INDEX:           4
                2395 Current STATE: 0101, INDEX:           5
                2405 Current STATE: 0101, INDEX:           6
                2415 Current STATE: 0101, INDEX:           7
                2415  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=1 SPI_sdo3=0
                2425 Current STATE: 0101, INDEX:           0
                2425  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2435 Current STATE: 0101, INDEX:           1
                2435  SPI_sdo0=0 SPI_sdo1=1 SPI_sdo2=1 SPI_sdo3=0
                2445 Current STATE: 0101, INDEX:           2
                2445  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2455 Current STATE: 0101, INDEX:           3
                2465 Current STATE: 0101, INDEX:           4
                2475 Current STATE: 0101, INDEX:           5
                2485 Current STATE: 0101, INDEX:           6
                2495 Current STATE: 0101, INDEX:           7
                2495  SPI_sdo0=0 SPI_sdo1=1 SPI_sdo2=1 SPI_sdo3=0
                2505 Current STATE: 0101, INDEX:           0
                2505  SPI_sdo0=1 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=1
                2515 Current STATE: 0101, INDEX:           1
                2515  SPI_sdo0=1 SPI_sdo1=1 SPI_sdo2=1 SPI_sdo3=0
                2525 Current STATE: 0101, INDEX:           2
                2525  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2535 Current STATE: 0101, INDEX:           3
                2545 Current STATE: 0101, INDEX:           4
                2555 Current STATE: 0101, INDEX:           5
                2565 Current STATE: 0101, INDEX:           6
                2575 Current STATE: 0101, INDEX:           7
                2575  SPI_sdo0=1 SPI_sdo1=1 SPI_sdo2=1 SPI_sdo3=0
                2585 Current STATE: 0101, INDEX:           0
                2585  SPI_sdo0=1 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=0
                2595 Current STATE: 0110, INDEX:           1
                2595  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=1
                2605 Current STATE: 0110, INDEX:           0
                2615 Current STATE: 0111, INDEX:           1
                2625 Current STATE: 0111, INDEX:           2
                2625  SPI_sdo0=0 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=0
                2635 Current STATE: 0111, INDEX:           3
                2635  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2645 Current STATE: 0111, INDEX:           4
                2655 Current STATE: 0111, INDEX:           5
                2655  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2665 Current STATE: 0111, INDEX:           6
                2665  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2675 Current STATE: 0111, INDEX:           7
                2685 Current STATE: 0111, INDEX:           8
                2695 Current STATE: 0111, INDEX:           0
                2705 Current STATE: 0101, INDEX:           1
                2715 Current STATE: 0101, INDEX:           2
                2725 Current STATE: 0101, INDEX:           3
                2735 Current STATE: 0101, INDEX:           4
                2745 Current STATE: 0101, INDEX:           5
                2755 Current STATE: 0101, INDEX:           6
                2765 Current STATE: 0101, INDEX:           7
                2765  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=1
                2775 Current STATE: 0101, INDEX:           0
                2775  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2785 Current STATE: 0101, INDEX:           1
                2785  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=1
                2795 Current STATE: 0101, INDEX:           2
                2795  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2805 Current STATE: 0101, INDEX:           3
                2815 Current STATE: 0101, INDEX:           4
                2825 Current STATE: 0101, INDEX:           5
                2835 Current STATE: 0101, INDEX:           6
                2845 Current STATE: 0101, INDEX:           7
                2845  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=1
                2855 Current STATE: 0101, INDEX:           0
                2855  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2865 Current STATE: 0101, INDEX:           1
                2865  SPI_sdo0=0 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=1
                2875 Current STATE: 0101, INDEX:           2
                2875  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2885 Current STATE: 0101, INDEX:           3
                2895 Current STATE: 0101, INDEX:           4
                2905 Current STATE: 0101, INDEX:           5
                2915 Current STATE: 0101, INDEX:           6
                2925 Current STATE: 0101, INDEX:           7
                2925  SPI_sdo0=0 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=1
                2935 Current STATE: 0101, INDEX:           0
                2935  SPI_sdo0=1 SPI_sdo1=1 SPI_sdo2=1 SPI_sdo3=0
                2945 Current STATE: 0101, INDEX:           1
                2945  SPI_sdo0=1 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=1
                2955 Current STATE: 0101, INDEX:           2
                2955  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2965 Current STATE: 0101, INDEX:           3
                2975 Current STATE: 0101, INDEX:           4
                2985 Current STATE: 0101, INDEX:           5
                2995 Current STATE: 0101, INDEX:           6
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 3000
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 9950.016 ; gain = 16.008 ; free physical = 35364 ; free virtual = 48359
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj testbench_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/JTAG_init_parser.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module JTAG_init_parser
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/Loading_file_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Loading_file_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/SPI_load_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPI_load_file
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sim_1/new/Load_t.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
xelab -wto 248dc893f2d5462eae68f33b84e03316 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /data/tools/xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/xelab -wto 248dc893f2d5462eae68f33b84e03316 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    LIBRARY_PATH
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.JTAG_init_parser
Compiling module xil_defaultlib.SPI_load_file
Compiling module xil_defaultlib.uart
Compiling module xil_defaultlib.Loading_file_controller
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -view {/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/testbench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
open_wave_config /home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/testbench_behav.wcfg
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 3000
                   0 Current STATE: xxxx, INDEX:           x
                   0 Current STATE: 0001, INDEX:           x
                   0  SPI_sdo0=x SPI_sdo1=x SPI_sdo2=x SPI_sdo3=x
Fetch_EN:x 
                   5 Current STATE: 0001, INDEX:           0
Fetch_EN:0 
                  40 Current STATE: 0001, INDEX:           0
                  45 Current STATE: 0010, INDEX:           0
                  55 Current STATE: 0010, INDEX:           1
                  55  SPI_sdo0=0 SPI_sdo1=x SPI_sdo2=x SPI_sdo3=x
                  60 Current STATE: 0010, INDEX:           1
                  65 Current STATE: 0010, INDEX:           2
                  75 Current STATE: 0010, INDEX:           3
                  85 Current STATE: 0010, INDEX:           4
                  95 Current STATE: 0010, INDEX:           5
                 105 Current STATE: 0010, INDEX:           6
                 115 Current STATE: 0010, INDEX:           7
                 115  SPI_sdo0=1 SPI_sdo1=x SPI_sdo2=x SPI_sdo3=x
                 125 Current STATE: 0010, INDEX:           8
                 125  SPI_sdo0=0 SPI_sdo1=x SPI_sdo2=x SPI_sdo3=x
                 135 Current STATE: 0010, INDEX:           9
                 145 Current STATE: 0010, INDEX:          10
                 155 Current STATE: 0010, INDEX:          11
                 165 Current STATE: 0010, INDEX:          12
                 175 Current STATE: 0010, INDEX:          13
                 185 Current STATE: 0010, INDEX:          14
                 195 Current STATE: 0010, INDEX:          15
                 195  SPI_sdo0=1 SPI_sdo1=x SPI_sdo2=x SPI_sdo3=x
                 200 =======Start jtag=======
                 205 Current STATE: 0011, INDEX:          16
                 215 Current STATE: 0011, INDEX:           0
                1765 Current STATE: 0011, INDEX:           0
                1770 =======jtag done=======
                1770 Current STATE: 0011, INDEX:           0
                1775 Current STATE: 0100, INDEX:           0
                1785 Current STATE: 0100, INDEX:           1
                1785  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1795 Current STATE: 0100, INDEX:           2
                1795  SPI_sdo0=0 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=0
                1805 Current STATE: 0100, INDEX:           3
                1805  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1815 Current STATE: 0100, INDEX:           4
                1825 Current STATE: 0100, INDEX:           5
                1835 Current STATE: 0100, INDEX:           6
                1845 Current STATE: 0100, INDEX:           7
                1855 Current STATE: 0100, INDEX:           8
                1860 =======Start spi_load=======
                1865 Current STATE: 0100, INDEX:           0
                1875 Current STATE: 0101, INDEX:           1
                1885 Current STATE: 0101, INDEX:           2
                1885  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1895 Current STATE: 0101, INDEX:           3
                1895  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1905 Current STATE: 0101, INDEX:           4
                1915 Current STATE: 0101, INDEX:           5
                1925 Current STATE: 0101, INDEX:           6
                1935 Current STATE: 0101, INDEX:           7
                1935  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1945 Current STATE: 0101, INDEX:           0
                1945  SPI_sdo0=1 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=0
                1955 Current STATE: 0101, INDEX:           1
                1955  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=1 SPI_sdo3=0
                1965 Current STATE: 0101, INDEX:           2
                1965  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1975 Current STATE: 0101, INDEX:           3
                1985 Current STATE: 0101, INDEX:           4
                1995 Current STATE: 0101, INDEX:           5
                2005 Current STATE: 0101, INDEX:           6
                2015 Current STATE: 0101, INDEX:           7
                2015  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2025 Current STATE: 0101, INDEX:           0
                2025  SPI_sdo0=0 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=1
                2035 Current STATE: 0101, INDEX:           1
                2035  SPI_sdo0=0 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=0
                2045 Current STATE: 0101, INDEX:           2
                2045  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2055 Current STATE: 0101, INDEX:           3
                2065 Current STATE: 0101, INDEX:           4
                2075 Current STATE: 0101, INDEX:           5
                2085 Current STATE: 0101, INDEX:           6
                2095 Current STATE: 0101, INDEX:           7
                2095  SPI_sdo0=0 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=0
                2105 Current STATE: 0101, INDEX:           0
                2105  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2115 Current STATE: 0101, INDEX:           1
                2115  SPI_sdo0=1 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=0
                2125 Current STATE: 0101, INDEX:           2
                2125  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2135 Current STATE: 0101, INDEX:           3
                2145 Current STATE: 0101, INDEX:           4
                2155 Current STATE: 0101, INDEX:           5
                2165 Current STATE: 0101, INDEX:           6
                2175 Current STATE: 0101, INDEX:           7
                2175  SPI_sdo0=1 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=0
                2185 Current STATE: 0101, INDEX:           0
                2185  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2195 Current STATE: 0101, INDEX:           1
                2195  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=1 SPI_sdo3=0
                2205 Current STATE: 0101, INDEX:           2
                2205  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2215 Current STATE: 0101, INDEX:           3
                2225 Current STATE: 0101, INDEX:           4
                2235 Current STATE: 0101, INDEX:           5
                2245 Current STATE: 0101, INDEX:           6
                2255 Current STATE: 0101, INDEX:           7
                2255  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=1 SPI_sdo3=0
                2265 Current STATE: 0101, INDEX:           0
                2265  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=1 SPI_sdo3=0
                2275 Current STATE: 0101, INDEX:           1
                2285 Current STATE: 0101, INDEX:           2
                2285  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2295 Current STATE: 0101, INDEX:           3
                2305 Current STATE: 0101, INDEX:           4
                2315 Current STATE: 0101, INDEX:           5
                2325 Current STATE: 0101, INDEX:           6
                2335 Current STATE: 0101, INDEX:           7
                2335  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=1 SPI_sdo3=0
                2345 Current STATE: 0101, INDEX:           0
                2345  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2355 Current STATE: 0101, INDEX:           1
                2355  SPI_sdo0=0 SPI_sdo1=1 SPI_sdo2=1 SPI_sdo3=0
                2365 Current STATE: 0101, INDEX:           2
                2365  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2375 Current STATE: 0101, INDEX:           3
                2385 Current STATE: 0101, INDEX:           4
                2395 Current STATE: 0101, INDEX:           5
                2405 Current STATE: 0101, INDEX:           6
                2415 Current STATE: 0101, INDEX:           7
                2415  SPI_sdo0=0 SPI_sdo1=1 SPI_sdo2=1 SPI_sdo3=0
                2425 Current STATE: 0101, INDEX:           0
                2425  SPI_sdo0=1 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=1
                2435 Current STATE: 0101, INDEX:           1
                2435  SPI_sdo0=1 SPI_sdo1=1 SPI_sdo2=1 SPI_sdo3=0
                2445 Current STATE: 0101, INDEX:           2
                2445  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2455 Current STATE: 0101, INDEX:           3
                2465 Current STATE: 0101, INDEX:           4
                2475 Current STATE: 0101, INDEX:           5
                2485 Current STATE: 0101, INDEX:           6
                2495 Current STATE: 0101, INDEX:           7
                2495  SPI_sdo0=1 SPI_sdo1=1 SPI_sdo2=1 SPI_sdo3=0
                2505 Current STATE: 0101, INDEX:           0
                2505  SPI_sdo0=1 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=0
                2515 Current STATE: 0101, INDEX:           1
                2515  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=1
                2525 Current STATE: 0101, INDEX:           2
                2525  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2535 Current STATE: 0101, INDEX:           3
                2545 Current STATE: 0101, INDEX:           4
                2555 Current STATE: 0101, INDEX:           5
                2565 Current STATE: 0101, INDEX:           6
                2575 Current STATE: 0101, INDEX:           7
                2575  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=1
                2585 Current STATE: 0101, INDEX:           0
                2585  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2595 Current STATE: 0110, INDEX:           1
                2595  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=1
                2605 Current STATE: 0110, INDEX:           0
                2615 Current STATE: 0111, INDEX:           1
                2625 Current STATE: 0111, INDEX:           2
                2625  SPI_sdo0=0 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=0
                2635 Current STATE: 0111, INDEX:           3
                2635  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2645 Current STATE: 0111, INDEX:           4
                2655 Current STATE: 0111, INDEX:           5
                2655  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2665 Current STATE: 0111, INDEX:           6
                2665  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2675 Current STATE: 0111, INDEX:           7
                2685 Current STATE: 0111, INDEX:           8
                2695 Current STATE: 0111, INDEX:           0
                2705 Current STATE: 0101, INDEX:           1
                2715 Current STATE: 0101, INDEX:           2
                2725 Current STATE: 0101, INDEX:           3
                2735 Current STATE: 0101, INDEX:           4
                2745 Current STATE: 0101, INDEX:           5
                2755 Current STATE: 0101, INDEX:           6
                2765 Current STATE: 0101, INDEX:           7
                2765  SPI_sdo0=0 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=1
                2775 Current STATE: 0101, INDEX:           0
                2775  SPI_sdo0=1 SPI_sdo1=1 SPI_sdo2=1 SPI_sdo3=0
                2785 Current STATE: 0101, INDEX:           1
                2785  SPI_sdo0=1 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=1
                2795 Current STATE: 0101, INDEX:           2
                2795  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2805 Current STATE: 0101, INDEX:           3
                2815 Current STATE: 0101, INDEX:           4
                2825 Current STATE: 0101, INDEX:           5
                2835 Current STATE: 0101, INDEX:           6
                2845 Current STATE: 0101, INDEX:           7
                2845  SPI_sdo0=1 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=1
                2855 Current STATE: 0101, INDEX:           0
                2855  SPI_sdo0=0 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=1
                2865 Current STATE: 0101, INDEX:           1
                2865  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=1 SPI_sdo3=1
                2875 Current STATE: 0101, INDEX:           2
                2875  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2885 Current STATE: 0101, INDEX:           3
                2895 Current STATE: 0101, INDEX:           4
                2905 Current STATE: 0101, INDEX:           5
                2915 Current STATE: 0101, INDEX:           6
                2925 Current STATE: 0101, INDEX:           7
                2925  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=1 SPI_sdo3=1
                2935 Current STATE: 0101, INDEX:           0
                2935  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2945 Current STATE: 0101, INDEX:           1
                2945  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=1 SPI_sdo3=1
                2955 Current STATE: 0101, INDEX:           2
                2955  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2965 Current STATE: 0101, INDEX:           3
                2975 Current STATE: 0101, INDEX:           4
                2985 Current STATE: 0101, INDEX:           5
                2995 Current STATE: 0101, INDEX:           6
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 3000
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 9966.023 ; gain = 16.008 ; free physical = 35367 ; free virtual = 48362
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj testbench_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/JTAG_init_parser.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module JTAG_init_parser
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/Loading_file_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Loading_file_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/SPI_load_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPI_load_file
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sim_1/new/Load_t.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
xelab -wto 248dc893f2d5462eae68f33b84e03316 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /data/tools/xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/xelab -wto 248dc893f2d5462eae68f33b84e03316 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    LIBRARY_PATH
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.JTAG_init_parser
Compiling module xil_defaultlib.SPI_load_file
Compiling module xil_defaultlib.uart
Compiling module xil_defaultlib.Loading_file_controller
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -view {/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/testbench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
open_wave_config /home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/testbench_behav.wcfg
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 3000
                   0 Current STATE: xxxx, INDEX:           x
                   0 Current STATE: 0001, INDEX:           x
                   0  SPI_sdo0=x SPI_sdo1=x SPI_sdo2=x SPI_sdo3=x
Fetch_EN:x 
                   5 Current STATE: 0001, INDEX:           0
Fetch_EN:0 
                  40 Current STATE: 0001, INDEX:           0
                  45 Current STATE: 0010, INDEX:           0
                  55 Current STATE: 0010, INDEX:           1
                  55  SPI_sdo0=0 SPI_sdo1=x SPI_sdo2=x SPI_sdo3=x
                  60 Current STATE: 0010, INDEX:           1
                  65 Current STATE: 0010, INDEX:           2
                  75 Current STATE: 0010, INDEX:           3
                  85 Current STATE: 0010, INDEX:           4
                  95 Current STATE: 0010, INDEX:           5
                 105 Current STATE: 0010, INDEX:           6
                 115 Current STATE: 0010, INDEX:           7
                 115  SPI_sdo0=1 SPI_sdo1=x SPI_sdo2=x SPI_sdo3=x
                 125 Current STATE: 0010, INDEX:           8
                 125  SPI_sdo0=0 SPI_sdo1=x SPI_sdo2=x SPI_sdo3=x
                 135 Current STATE: 0010, INDEX:           9
                 145 Current STATE: 0010, INDEX:          10
                 155 Current STATE: 0010, INDEX:          11
                 165 Current STATE: 0010, INDEX:          12
                 175 Current STATE: 0010, INDEX:          13
                 185 Current STATE: 0010, INDEX:          14
                 195 Current STATE: 0010, INDEX:          15
                 195  SPI_sdo0=1 SPI_sdo1=x SPI_sdo2=x SPI_sdo3=x
                 200 =======Start jtag=======
                 205 Current STATE: 0011, INDEX:          16
                 215 Current STATE: 0011, INDEX:           0
                1765 Current STATE: 0011, INDEX:           0
                1770 =======jtag done=======
                1770 Current STATE: 0011, INDEX:           0
                1775 Current STATE: 0100, INDEX:           0
                1785 Current STATE: 0100, INDEX:           1
                1785  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1795 Current STATE: 0100, INDEX:           2
                1795  SPI_sdo0=0 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=0
                1805 Current STATE: 0100, INDEX:           3
                1805  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1815 Current STATE: 0100, INDEX:           4
                1825 Current STATE: 0100, INDEX:           5
                1835 Current STATE: 0100, INDEX:           6
                1845 Current STATE: 0100, INDEX:           7
                1855 Current STATE: 0100, INDEX:           8
                1865 Current STATE: 0100, INDEX:           9
                1870 =======Start spi_load=======
                1875 Current STATE: 0101, INDEX:           0
                1885 Current STATE: 0101, INDEX:           1
                1885  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=1 SPI_sdo3=0
                1895 Current STATE: 0101, INDEX:           2
                1895  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1905 Current STATE: 0101, INDEX:           3
                1915 Current STATE: 0101, INDEX:           4
                1925 Current STATE: 0101, INDEX:           5
                1935 Current STATE: 0101, INDEX:           6
                1945 Current STATE: 0101, INDEX:           7
                1945  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1955 Current STATE: 0101, INDEX:           0
                1955  SPI_sdo0=0 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=1
                1965 Current STATE: 0101, INDEX:           1
                1965  SPI_sdo0=0 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=0
                1975 Current STATE: 0101, INDEX:           2
                1975  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                1985 Current STATE: 0101, INDEX:           3
                1995 Current STATE: 0101, INDEX:           4
                2005 Current STATE: 0101, INDEX:           5
                2015 Current STATE: 0101, INDEX:           6
                2025 Current STATE: 0101, INDEX:           7
                2025  SPI_sdo0=0 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=0
                2035 Current STATE: 0101, INDEX:           0
                2035  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2045 Current STATE: 0101, INDEX:           1
                2045  SPI_sdo0=1 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=0
                2055 Current STATE: 0101, INDEX:           2
                2055  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2065 Current STATE: 0101, INDEX:           3
                2075 Current STATE: 0101, INDEX:           4
                2085 Current STATE: 0101, INDEX:           5
                2095 Current STATE: 0101, INDEX:           6
                2105 Current STATE: 0101, INDEX:           7
                2105  SPI_sdo0=1 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=0
                2115 Current STATE: 0101, INDEX:           0
                2115  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2125 Current STATE: 0101, INDEX:           1
                2125  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=1 SPI_sdo3=0
                2135 Current STATE: 0101, INDEX:           2
                2135  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2145 Current STATE: 0101, INDEX:           3
                2155 Current STATE: 0101, INDEX:           4
                2165 Current STATE: 0101, INDEX:           5
                2175 Current STATE: 0101, INDEX:           6
                2185 Current STATE: 0101, INDEX:           7
                2185  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=1 SPI_sdo3=0
                2195 Current STATE: 0101, INDEX:           0
                2195  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=1 SPI_sdo3=0
                2205 Current STATE: 0101, INDEX:           1
                2215 Current STATE: 0101, INDEX:           2
                2215  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2225 Current STATE: 0101, INDEX:           3
                2235 Current STATE: 0101, INDEX:           4
                2245 Current STATE: 0101, INDEX:           5
                2255 Current STATE: 0101, INDEX:           6
                2265 Current STATE: 0101, INDEX:           7
                2265  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=1 SPI_sdo3=0
                2275 Current STATE: 0101, INDEX:           0
                2275  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2285 Current STATE: 0101, INDEX:           1
                2285  SPI_sdo0=0 SPI_sdo1=1 SPI_sdo2=1 SPI_sdo3=0
                2295 Current STATE: 0101, INDEX:           2
                2295  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2305 Current STATE: 0101, INDEX:           3
                2315 Current STATE: 0101, INDEX:           4
                2325 Current STATE: 0101, INDEX:           5
                2335 Current STATE: 0101, INDEX:           6
                2345 Current STATE: 0101, INDEX:           7
                2345  SPI_sdo0=0 SPI_sdo1=1 SPI_sdo2=1 SPI_sdo3=0
                2355 Current STATE: 0101, INDEX:           0
                2355  SPI_sdo0=1 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=1
                2365 Current STATE: 0101, INDEX:           1
                2365  SPI_sdo0=1 SPI_sdo1=1 SPI_sdo2=1 SPI_sdo3=0
                2375 Current STATE: 0101, INDEX:           2
                2375  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2385 Current STATE: 0101, INDEX:           3
                2395 Current STATE: 0101, INDEX:           4
                2405 Current STATE: 0101, INDEX:           5
                2415 Current STATE: 0101, INDEX:           6
                2425 Current STATE: 0101, INDEX:           7
                2425  SPI_sdo0=1 SPI_sdo1=1 SPI_sdo2=1 SPI_sdo3=0
                2435 Current STATE: 0101, INDEX:           0
                2435  SPI_sdo0=1 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=0
                2445 Current STATE: 0101, INDEX:           1
                2445  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=1
                2455 Current STATE: 0101, INDEX:           2
                2455  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2465 Current STATE: 0101, INDEX:           3
                2475 Current STATE: 0101, INDEX:           4
                2485 Current STATE: 0101, INDEX:           5
                2495 Current STATE: 0101, INDEX:           6
                2505 Current STATE: 0101, INDEX:           7
                2505  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=1
                2515 Current STATE: 0101, INDEX:           0
                2515  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2525 Current STATE: 0101, INDEX:           1
                2525  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=1
                2535 Current STATE: 0101, INDEX:           2
                2535  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2545 Current STATE: 0101, INDEX:           3
                2555 Current STATE: 0101, INDEX:           4
                2565 Current STATE: 0101, INDEX:           5
                2575 Current STATE: 0101, INDEX:           6
                2585 Current STATE: 0101, INDEX:           7
                2585  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=1
                2595 Current STATE: 0101, INDEX:           0
                2595  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2605 Current STATE: 0110, INDEX:           1
                2605  SPI_sdo0=0 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=1
                2615 Current STATE: 0110, INDEX:           0
                2625 Current STATE: 0111, INDEX:           1
                2635 Current STATE: 0111, INDEX:           2
                2635  SPI_sdo0=0 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=0
                2645 Current STATE: 0111, INDEX:           3
                2645  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2655 Current STATE: 0111, INDEX:           4
                2665 Current STATE: 0111, INDEX:           5
                2665  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2675 Current STATE: 0111, INDEX:           6
                2675  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2685 Current STATE: 0111, INDEX:           7
                2695 Current STATE: 0111, INDEX:           8
                2705 Current STATE: 0111, INDEX:           0
                2715 Current STATE: 0101, INDEX:           1
                2725 Current STATE: 0101, INDEX:           2
                2735 Current STATE: 0101, INDEX:           3
                2745 Current STATE: 0101, INDEX:           4
                2755 Current STATE: 0101, INDEX:           5
                2765 Current STATE: 0101, INDEX:           6
                2775 Current STATE: 0101, INDEX:           7
                2775  SPI_sdo0=1 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=1
                2785 Current STATE: 0101, INDEX:           0
                2785  SPI_sdo0=0 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=1
                2795 Current STATE: 0101, INDEX:           1
                2795  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=1 SPI_sdo3=1
                2805 Current STATE: 0101, INDEX:           2
                2805  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2815 Current STATE: 0101, INDEX:           3
                2825 Current STATE: 0101, INDEX:           4
                2835 Current STATE: 0101, INDEX:           5
                2845 Current STATE: 0101, INDEX:           6
                2855 Current STATE: 0101, INDEX:           7
                2855  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=1 SPI_sdo3=1
                2865 Current STATE: 0101, INDEX:           0
                2865  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2875 Current STATE: 0101, INDEX:           1
                2875  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=1 SPI_sdo3=1
                2885 Current STATE: 0101, INDEX:           2
                2885  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2895 Current STATE: 0101, INDEX:           3
                2905 Current STATE: 0101, INDEX:           4
                2915 Current STATE: 0101, INDEX:           5
                2925 Current STATE: 0101, INDEX:           6
                2935 Current STATE: 0101, INDEX:           7
                2935  SPI_sdo0=1 SPI_sdo1=0 SPI_sdo2=1 SPI_sdo3=1
                2945 Current STATE: 0101, INDEX:           0
                2945  SPI_sdo0=0 SPI_sdo1=1 SPI_sdo2=0 SPI_sdo3=0
                2955 Current STATE: 0101, INDEX:           1
                2955  SPI_sdo0=0 SPI_sdo1=1 SPI_sdo2=1 SPI_sdo3=1
                2965 Current STATE: 0101, INDEX:           2
                2965  SPI_sdo0=0 SPI_sdo1=0 SPI_sdo2=0 SPI_sdo3=0
                2975 Current STATE: 0101, INDEX:           3
                2985 Current STATE: 0101, INDEX:           4
                2995 Current STATE: 0101, INDEX:           5
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 3000
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 9982.031 ; gain = 16.008 ; free physical = 35360 ; free virtual = 48355
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj testbench_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/JTAG_init_parser.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module JTAG_init_parser
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/Loading_file_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Loading_file_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/SPI_load_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPI_load_file
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sim_1/new/Load_t.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
xelab -wto 248dc893f2d5462eae68f33b84e03316 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /data/tools/xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/xelab -wto 248dc893f2d5462eae68f33b84e03316 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    LIBRARY_PATH
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.JTAG_init_parser
Compiling module xil_defaultlib.SPI_load_file
Compiling module xil_defaultlib.uart
Compiling module xil_defaultlib.Loading_file_controller
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -view {/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/testbench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
open_wave_config /home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/testbench_behav.wcfg
