xst -intstyle ise -ifn "D:/VHDL Projects/Lab9/lab9_top.xst" -ofn "D:/VHDL Projects/Lab9/lab9_top.syr" 
xst -intstyle ise -ifn "D:/VHDL Projects/Lab9/lab9_top.xst" -ofn "D:/VHDL Projects/Lab9/lab9_top.syr" 
xst -intstyle ise -ifn "D:/VHDL Projects/Lab9/lab9_top.xst" -ofn "D:/VHDL Projects/Lab9/lab9_top.syr" 
xst -intstyle ise -ifn "D:/VHDL Projects/Lab9/lab9_top.xst" -ofn "D:/VHDL Projects/Lab9/lab9_top.syr" 
xst -intstyle ise -ifn "D:/VHDL Projects/Lab9/lab9_top.xst" -ofn "D:/VHDL Projects/Lab9/lab9_top.syr" 
xst -intstyle ise -ifn "D:/VHDL Projects/Lab9/lab9_top.xst" -ofn "D:/VHDL Projects/Lab9/lab9_top.syr" 
xst -intstyle ise -ifn "D:/VHDL Projects/Lab9/lab9_top.xst" -ofn "D:/VHDL Projects/Lab9/lab9_top.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc lab9_constraints.ucf -p xc3s500e-fg320-4 "lab9_top.ngc" lab9_top.ngd  
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc lab9_constraints.ucf -p xc3s500e-fg320-4 "lab9_top.ngc" lab9_top.ngd  
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc lab9_constraints.ucf -p xc3s500e-fg320-4 "lab9_top.ngc" lab9_top.ngd  
map -intstyle ise -p xc3s500e-fg320-4 -cm area -ir off -pr off -c 100 -o lab9_top_map.ncd lab9_top.ngd lab9_top.pcf 
par -w -intstyle ise -ol high -t 1 lab9_top_map.ncd lab9_top.ncd lab9_top.pcf 
trce -intstyle ise -v 3 -s 4 -n 3 -fastpaths -xml lab9_top.twx lab9_top.ncd -o lab9_top.twr lab9_top.pcf -ucf lab9_constraints.ucf 
bitgen -intstyle ise -f lab9_top.ut lab9_top.ncd 
xst -intstyle ise -ifn "D:/VHDL Projects/Lab9/lab9_top.xst" -ofn "D:/VHDL Projects/Lab9/lab9_top.syr" 
xst -intstyle ise -ifn "D:/VHDL Projects/Lab9/lab9_top.xst" -ofn "D:/VHDL Projects/Lab9/lab9_top.syr" 
xst -intstyle ise -ifn "D:/VHDL Projects/Lab9/lab9_top.xst" -ofn "D:/VHDL Projects/Lab9/lab9_top.syr" 
xst -intstyle ise -ifn "D:/VHDL Projects/Lab9/lab9_top.xst" -ofn "D:/VHDL Projects/Lab9/lab9_top.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc lab9_constraints.ucf -p xc3s500e-fg320-4 "lab9_top.ngc" lab9_top.ngd  
map -intstyle ise -p xc3s500e-fg320-4 -cm area -ir off -pr off -c 100 -o lab9_top_map.ncd lab9_top.ngd lab9_top.pcf 
par -w -intstyle ise -ol high -t 1 lab9_top_map.ncd lab9_top.ncd lab9_top.pcf 
trce -intstyle ise -v 3 -s 4 -n 3 -fastpaths -xml lab9_top.twx lab9_top.ncd -o lab9_top.twr lab9_top.pcf -ucf lab9_constraints.ucf 
bitgen -intstyle ise -f lab9_top.ut lab9_top.ncd 
xst -intstyle ise -ifn "D:/VHDL Projects/Lab9/lab9_top.xst" -ofn "D:/VHDL Projects/Lab9/lab9_top.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc lab9_constraints.ucf -p xc3s500e-fg320-4 "lab9_top.ngc" lab9_top.ngd  
map -intstyle ise -p xc3s500e-fg320-4 -cm area -ir off -pr off -c 100 -o lab9_top_map.ncd lab9_top.ngd lab9_top.pcf 
par -w -intstyle ise -ol high -t 1 lab9_top_map.ncd lab9_top.ncd lab9_top.pcf 
trce -intstyle ise -v 3 -s 4 -n 3 -fastpaths -xml lab9_top.twx lab9_top.ncd -o lab9_top.twr lab9_top.pcf -ucf lab9_constraints.ucf 
bitgen -intstyle ise -f lab9_top.ut lab9_top.ncd 
xst -intstyle ise -ifn "D:/VHDL Projects/Lab9/lab9_top.xst" -ofn "D:/VHDL Projects/Lab9/lab9_top.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc lab9_constraints.ucf -p xc3s500e-fg320-4 "lab9_top.ngc" lab9_top.ngd  
map -intstyle ise -p xc3s500e-fg320-4 -cm area -ir off -pr off -c 100 -o lab9_top_map.ncd lab9_top.ngd lab9_top.pcf 
par -w -intstyle ise -ol high -t 1 lab9_top_map.ncd lab9_top.ncd lab9_top.pcf 
trce -intstyle ise -v 3 -s 4 -n 3 -fastpaths -xml lab9_top.twx lab9_top.ncd -o lab9_top.twr lab9_top.pcf -ucf lab9_constraints.ucf 
bitgen -intstyle ise -f lab9_top.ut lab9_top.ncd 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc lab9_constraints.ucf -p xc3s500e-fg320-4 "lab9_top.ngc" lab9_top.ngd  
map -intstyle ise -p xc3s500e-fg320-4 -cm area -ir off -pr off -c 100 -o lab9_top_map.ncd lab9_top.ngd lab9_top.pcf 
par -w -intstyle ise -ol high -t 1 lab9_top_map.ncd lab9_top.ncd lab9_top.pcf 
trce -intstyle ise -v 3 -s 4 -n 3 -fastpaths -xml lab9_top.twx lab9_top.ncd -o lab9_top.twr lab9_top.pcf -ucf lab9_constraints.ucf 
bitgen -intstyle ise -f lab9_top.ut lab9_top.ncd 
xst -intstyle ise -ifn "D:/VHDL Projects/Lab9/lab9_top.xst" -ofn "D:/VHDL Projects/Lab9/lab9_top.syr" 
xst -intstyle ise -ifn "D:/VHDL Projects/Lab9/lab9_top.xst" -ofn "D:/VHDL Projects/Lab9/lab9_top.syr" 
xst -intstyle ise -ifn "D:/VHDL Projects/Lab9/lab9_top.xst" -ofn "D:/VHDL Projects/Lab9/lab9_top.syr" 
xst -intstyle ise -ifn "D:/VHDL Projects/Lab9/lab9_top.xst" -ofn "D:/VHDL Projects/Lab9/lab9_top.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc lab9_constraints.ucf -p xc3s500e-fg320-4 "lab9_top.ngc" lab9_top.ngd  
map -intstyle ise -p xc3s500e-fg320-4 -cm area -ir off -pr off -c 100 -o lab9_top_map.ncd lab9_top.ngd lab9_top.pcf 
par -w -intstyle ise -ol high -t 1 lab9_top_map.ncd lab9_top.ncd lab9_top.pcf 
trce -intstyle ise -v 3 -s 4 -n 3 -fastpaths -xml lab9_top.twx lab9_top.ncd -o lab9_top.twr lab9_top.pcf -ucf lab9_constraints.ucf 
bitgen -intstyle ise -f lab9_top.ut lab9_top.ncd 
xst -intstyle ise -ifn "D:/VHDL Projects/Lab9/lab9_top.xst" -ofn "D:/VHDL Projects/Lab9/lab9_top.syr" 
xst -intstyle ise -ifn "D:/VHDL Projects/Lab9/lab9_top.xst" -ofn "D:/VHDL Projects/Lab9/lab9_top.syr" 
xst -intstyle ise -ifn "D:/VHDL Projects/Lab9/lab9_top.xst" -ofn "D:/VHDL Projects/Lab9/lab9_top.syr" 
xst -intstyle ise -ifn "D:/VHDL Projects/Lab9/lab9_top.xst" -ofn "D:/VHDL Projects/Lab9/lab9_top.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc lab9_constraints.ucf -p xc3s500e-fg320-4 "lab9_top.ngc" lab9_top.ngd  
map -intstyle ise -p xc3s500e-fg320-4 -cm area -ir off -pr off -c 100 -o lab9_top_map.ncd lab9_top.ngd lab9_top.pcf 
par -w -intstyle ise -ol high -t 1 lab9_top_map.ncd lab9_top.ncd lab9_top.pcf 
trce -intstyle ise -v 3 -s 4 -n 3 -fastpaths -xml lab9_top.twx lab9_top.ncd -o lab9_top.twr lab9_top.pcf -ucf lab9_constraints.ucf 
bitgen -intstyle ise -f lab9_top.ut lab9_top.ncd 
xst -intstyle ise -ifn "D:/VHDL Projects/Lab9/lab9_top.xst" -ofn "D:/VHDL Projects/Lab9/lab9_top.syr" 
xst -intstyle ise -ifn "D:/VHDL Projects/Lab9/lab9_top.xst" -ofn "D:/VHDL Projects/Lab9/lab9_top.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc lab9_constraints.ucf -p xc3s500e-fg320-4 "lab9_top.ngc" lab9_top.ngd  
map -intstyle ise -p xc3s500e-fg320-4 -cm area -ir off -pr off -c 100 -o lab9_top_map.ncd lab9_top.ngd lab9_top.pcf 
par -w -intstyle ise -ol high -t 1 lab9_top_map.ncd lab9_top.ncd lab9_top.pcf 
trce -intstyle ise -v 3 -s 4 -n 3 -fastpaths -xml lab9_top.twx lab9_top.ncd -o lab9_top.twr lab9_top.pcf -ucf lab9_constraints.ucf 
bitgen -intstyle ise -f lab9_top.ut lab9_top.ncd 
xst -intstyle ise -ifn "D:/VHDL Projects/Lab9/lab9_top.xst" -ofn "D:/VHDL Projects/Lab9/lab9_top.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc lab9_constraints.ucf -p xc3s500e-fg320-4 "lab9_top.ngc" lab9_top.ngd  
map -intstyle ise -p xc3s500e-fg320-4 -cm area -ir off -pr off -c 100 -o lab9_top_map.ncd lab9_top.ngd lab9_top.pcf 
par -w -intstyle ise -ol high -t 1 lab9_top_map.ncd lab9_top.ncd lab9_top.pcf 
trce -intstyle ise -v 3 -s 4 -n 3 -fastpaths -xml lab9_top.twx lab9_top.ncd -o lab9_top.twr lab9_top.pcf -ucf lab9_constraints.ucf 
bitgen -intstyle ise -f lab9_top.ut lab9_top.ncd 
xst -intstyle ise -ifn "D:/VHDL Projects/Lab9/lab9_top.xst" -ofn "D:/VHDL Projects/Lab9/lab9_top.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc lab9_constraints.ucf -p xc3s500e-fg320-4 "lab9_top.ngc" lab9_top.ngd  
map -intstyle ise -p xc3s500e-fg320-4 -cm area -ir off -pr off -c 100 -o lab9_top_map.ncd lab9_top.ngd lab9_top.pcf 
par -w -intstyle ise -ol high -t 1 lab9_top_map.ncd lab9_top.ncd lab9_top.pcf 
trce -intstyle ise -v 3 -s 4 -n 3 -fastpaths -xml lab9_top.twx lab9_top.ncd -o lab9_top.twr lab9_top.pcf -ucf lab9_constraints.ucf 
bitgen -intstyle ise -f lab9_top.ut lab9_top.ncd 
xst -intstyle ise -ifn "D:/VHDL Projects/Lab9/lab9_top.xst" -ofn "D:/VHDL Projects/Lab9/lab9_top.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc lab9_constraints.ucf -p xc3s500e-fg320-4 "lab9_top.ngc" lab9_top.ngd  
map -intstyle ise -p xc3s500e-fg320-4 -cm area -ir off -pr off -c 100 -o lab9_top_map.ncd lab9_top.ngd lab9_top.pcf 
par -w -intstyle ise -ol high -t 1 lab9_top_map.ncd lab9_top.ncd lab9_top.pcf 
trce -intstyle ise -v 3 -s 4 -n 3 -fastpaths -xml lab9_top.twx lab9_top.ncd -o lab9_top.twr lab9_top.pcf -ucf lab9_constraints.ucf 
bitgen -intstyle ise -f lab9_top.ut lab9_top.ncd 
xst -intstyle ise -ifn "D:/VHDL Projects/Lab9/lab9_top.xst" -ofn "D:/VHDL Projects/Lab9/lab9_top.syr" 
xst -intstyle ise -ifn "D:/VHDL Projects/Lab9/lab9_top.xst" -ofn "D:/VHDL Projects/Lab9/lab9_top.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc lab9_constraints.ucf -p xc3s500e-fg320-4 "lab9_top.ngc" lab9_top.ngd  
map -intstyle ise -p xc3s500e-fg320-4 -cm area -ir off -pr off -c 100 -o lab9_top_map.ncd lab9_top.ngd lab9_top.pcf 
par -w -intstyle ise -ol high -t 1 lab9_top_map.ncd lab9_top.ncd lab9_top.pcf 
trce -intstyle ise -v 3 -s 4 -n 3 -fastpaths -xml lab9_top.twx lab9_top.ncd -o lab9_top.twr lab9_top.pcf -ucf lab9_constraints.ucf 
bitgen -intstyle ise -f lab9_top.ut lab9_top.ncd 
xst -intstyle ise -ifn "D:/VHDL Projects/Lab9/lab9_top.xst" -ofn "D:/VHDL Projects/Lab9/lab9_top.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc lab9_constraints.ucf -p xc3s500e-fg320-4 "lab9_top.ngc" lab9_top.ngd  
map -intstyle ise -p xc3s500e-fg320-4 -cm area -ir off -pr off -c 100 -o lab9_top_map.ncd lab9_top.ngd lab9_top.pcf 
par -w -intstyle ise -ol high -t 1 lab9_top_map.ncd lab9_top.ncd lab9_top.pcf 
bitgen -intstyle ise -f lab9_top.ut lab9_top.ncd 
xst -intstyle ise -ifn "D:/VHDL Projects/Lab9/lab9_top.xst" -ofn "D:/VHDL Projects/Lab9/lab9_top.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc lab9_constraints.ucf -p xc3s500e-fg320-4 "lab9_top.ngc" lab9_top.ngd  
map -intstyle ise -p xc3s500e-fg320-4 -cm area -ir off -pr off -c 100 -o lab9_top_map.ncd lab9_top.ngd lab9_top.pcf 
par -w -intstyle ise -ol high -t 1 lab9_top_map.ncd lab9_top.ncd lab9_top.pcf 
trce -intstyle ise -v 3 -s 4 -n 3 -fastpaths -xml lab9_top.twx lab9_top.ncd -o lab9_top.twr lab9_top.pcf -ucf lab9_constraints.ucf 
bitgen -intstyle ise -f lab9_top.ut lab9_top.ncd 
xst -intstyle ise -ifn "D:/VHDL Projects/Lab9/lab9_top.xst" -ofn "D:/VHDL Projects/Lab9/lab9_top.syr" 
xst -intstyle ise -ifn "D:/VHDL Projects/Lab9/lab9_top.xst" -ofn "D:/VHDL Projects/Lab9/lab9_top.syr" 
xst -intstyle ise -ifn "D:/VHDL Projects/Lab9/lab9_top.xst" -ofn "D:/VHDL Projects/Lab9/lab9_top.syr" 
xst -intstyle ise -ifn "D:/VHDL Projects/Lab9/lab9_top.xst" -ofn "D:/VHDL Projects/Lab9/lab9_top.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc lab9_constraints.ucf -p xc3s500e-fg320-4 "lab9_top.ngc" lab9_top.ngd  
map -intstyle ise -p xc3s500e-fg320-4 -cm area -ir off -pr off -c 100 -o lab9_top_map.ncd lab9_top.ngd lab9_top.pcf 
par -w -intstyle ise -ol high -t 1 lab9_top_map.ncd lab9_top.ncd lab9_top.pcf 
trce -intstyle ise -v 3 -s 4 -n 3 -fastpaths -xml lab9_top.twx lab9_top.ncd -o lab9_top.twr lab9_top.pcf -ucf lab9_constraints.ucf 
bitgen -intstyle ise -f lab9_top.ut lab9_top.ncd 
xst -intstyle ise -ifn "D:/VHDL Projects/Lab9/lab9_top.xst" -ofn "D:/VHDL Projects/Lab9/lab9_top.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc lab9_constraints.ucf -p xc3s500e-fg320-4 "lab9_top.ngc" lab9_top.ngd  
map -intstyle ise -p xc3s500e-fg320-4 -cm area -ir off -pr off -c 100 -o lab9_top_map.ncd lab9_top.ngd lab9_top.pcf 
par -w -intstyle ise -ol high -t 1 lab9_top_map.ncd lab9_top.ncd lab9_top.pcf 
trce -intstyle ise -v 3 -s 4 -n 3 -fastpaths -xml lab9_top.twx lab9_top.ncd -o lab9_top.twr lab9_top.pcf -ucf lab9_constraints.ucf 
bitgen -intstyle ise -f lab9_top.ut lab9_top.ncd 
xst -intstyle ise -ifn "D:/VHDL Projects/Lab9/lab9_top.xst" -ofn "D:/VHDL Projects/Lab9/lab9_top.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc lab9_constraints.ucf -p xc3s500e-fg320-4 "lab9_top.ngc" lab9_top.ngd  
map -intstyle ise -p xc3s500e-fg320-4 -cm area -ir off -pr off -c 100 -o lab9_top_map.ncd lab9_top.ngd lab9_top.pcf 
par -w -intstyle ise -ol high -t 1 lab9_top_map.ncd lab9_top.ncd lab9_top.pcf 
trce -intstyle ise -v 3 -s 4 -n 3 -fastpaths -xml lab9_top.twx lab9_top.ncd -o lab9_top.twr lab9_top.pcf -ucf lab9_constraints.ucf 
bitgen -intstyle ise -f lab9_top.ut lab9_top.ncd 
xst -intstyle ise -ifn "D:/VHDL Projects/Lab9/lab9_top.xst" -ofn "D:/VHDL Projects/Lab9/lab9_top.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc lab9_constraints.ucf -p xc3s500e-fg320-4 "lab9_top.ngc" lab9_top.ngd  
map -intstyle ise -p xc3s500e-fg320-4 -cm area -ir off -pr off -c 100 -o lab9_top_map.ncd lab9_top.ngd lab9_top.pcf 
par -w -intstyle ise -ol high -t 1 lab9_top_map.ncd lab9_top.ncd lab9_top.pcf 
trce -intstyle ise -v 3 -s 4 -n 3 -fastpaths -xml lab9_top.twx lab9_top.ncd -o lab9_top.twr lab9_top.pcf -ucf lab9_constraints.ucf 
bitgen -intstyle ise -f lab9_top.ut lab9_top.ncd 
xst -intstyle ise -ifn "D:/VHDL Projects/Lab9/lab9_top.xst" -ofn "D:/VHDL Projects/Lab9/lab9_top.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc lab9_constraints.ucf -p xc3s500e-fg320-4 "lab9_top.ngc" lab9_top.ngd  
map -intstyle ise -p xc3s500e-fg320-4 -cm area -ir off -pr off -c 100 -o lab9_top_map.ncd lab9_top.ngd lab9_top.pcf 
par -w -intstyle ise -ol high -t 1 lab9_top_map.ncd lab9_top.ncd lab9_top.pcf 
trce -intstyle ise -v 3 -s 4 -n 3 -fastpaths -xml lab9_top.twx lab9_top.ncd -o lab9_top.twr lab9_top.pcf -ucf lab9_constraints.ucf 
bitgen -intstyle ise -f lab9_top.ut lab9_top.ncd 
xst -intstyle ise -ifn "D:/VHDL Projects/Lab9/lab9_top.xst" -ofn "D:/VHDL Projects/Lab9/lab9_top.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc lab9_constraints.ucf -p xc3s500e-fg320-4 "lab9_top.ngc" lab9_top.ngd  
map -intstyle ise -p xc3s500e-fg320-4 -cm area -ir off -pr off -c 100 -o lab9_top_map.ncd lab9_top.ngd lab9_top.pcf 
par -w -intstyle ise -ol high -t 1 lab9_top_map.ncd lab9_top.ncd lab9_top.pcf 
trce -intstyle ise -v 3 -s 4 -n 3 -fastpaths -xml lab9_top.twx lab9_top.ncd -o lab9_top.twr lab9_top.pcf -ucf lab9_constraints.ucf 
bitgen -intstyle ise -f lab9_top.ut lab9_top.ncd 
xst -intstyle ise -ifn "D:/VHDL Projects/Lab9/lab9_top.xst" -ofn "D:/VHDL Projects/Lab9/lab9_top.syr" 
xst -intstyle ise -ifn "D:/VHDL Projects/Lab9/lab9_top.xst" -ofn "D:/VHDL Projects/Lab9/lab9_top.syr" 
xst -intstyle ise -ifn "D:/VHDL Projects/Lab9/lab9_top.xst" -ofn "D:/VHDL Projects/Lab9/lab9_top.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc lab9_constraints.ucf -p xc3s500e-fg320-4 "lab9_top.ngc" lab9_top.ngd  
map -intstyle ise -p xc3s500e-fg320-4 -cm area -ir off -pr off -c 100 -o lab9_top_map.ncd lab9_top.ngd lab9_top.pcf 
par -w -intstyle ise -ol high -t 1 lab9_top_map.ncd lab9_top.ncd lab9_top.pcf 
trce -intstyle ise -v 3 -s 4 -n 3 -fastpaths -xml lab9_top.twx lab9_top.ncd -o lab9_top.twr lab9_top.pcf -ucf lab9_constraints.ucf 
bitgen -intstyle ise -f lab9_top.ut lab9_top.ncd 
xst -intstyle ise -ifn "D:/VHDL Projects/Lab9/lab9_top.xst" -ofn "D:/VHDL Projects/Lab9/lab9_top.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc lab9_constraints.ucf -p xc3s500e-fg320-4 "lab9_top.ngc" lab9_top.ngd  
map -intstyle ise -p xc3s500e-fg320-4 -cm area -ir off -pr off -c 100 -o lab9_top_map.ncd lab9_top.ngd lab9_top.pcf 
par -w -intstyle ise -ol high -t 1 lab9_top_map.ncd lab9_top.ncd lab9_top.pcf 
trce -intstyle ise -v 3 -s 4 -n 3 -fastpaths -xml lab9_top.twx lab9_top.ncd -o lab9_top.twr lab9_top.pcf -ucf lab9_constraints.ucf 
bitgen -intstyle ise -f lab9_top.ut lab9_top.ncd 
xst -intstyle ise -ifn "D:/VHDL Projects/Lab9/lab9_top.xst" -ofn "D:/VHDL Projects/Lab9/lab9_top.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc lab9_constraints.ucf -p xc3s500e-fg320-4 "lab9_top.ngc" lab9_top.ngd  
map -intstyle ise -p xc3s500e-fg320-4 -cm area -ir off -pr off -c 100 -o lab9_top_map.ncd lab9_top.ngd lab9_top.pcf 
par -w -intstyle ise -ol high -t 1 lab9_top_map.ncd lab9_top.ncd lab9_top.pcf 
trce -intstyle ise -v 3 -s 4 -n 3 -fastpaths -xml lab9_top.twx lab9_top.ncd -o lab9_top.twr lab9_top.pcf -ucf lab9_constraints.ucf 
bitgen -intstyle ise -f lab9_top.ut lab9_top.ncd 
xst -intstyle ise -ifn "D:/VHDL Projects/Lab9/lab9_top.xst" -ofn "D:/VHDL Projects/Lab9/lab9_top.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc lab9_constraints.ucf -p xc3s500e-fg320-4 "lab9_top.ngc" lab9_top.ngd  
map -intstyle ise -p xc3s500e-fg320-4 -cm area -ir off -pr off -c 100 -o lab9_top_map.ncd lab9_top.ngd lab9_top.pcf 
par -w -intstyle ise -ol high -t 1 lab9_top_map.ncd lab9_top.ncd lab9_top.pcf 
trce -intstyle ise -v 3 -s 4 -n 3 -fastpaths -xml lab9_top.twx lab9_top.ncd -o lab9_top.twr lab9_top.pcf -ucf lab9_constraints.ucf 
bitgen -intstyle ise -f lab9_top.ut lab9_top.ncd 
xst -intstyle ise -ifn "D:/VHDL Projects/Lab9/lab9_top.xst" -ofn "D:/VHDL Projects/Lab9/lab9_top.syr" 
xst -intstyle ise -ifn "D:/VHDL Projects/Lab9/lab9_top.xst" -ofn "D:/VHDL Projects/Lab9/lab9_top.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc lab9_constraints.ucf -p xc3s500e-fg320-4 "lab9_top.ngc" lab9_top.ngd  
map -intstyle ise -p xc3s500e-fg320-4 -cm area -ir off -pr off -c 100 -o lab9_top_map.ncd lab9_top.ngd lab9_top.pcf 
par -w -intstyle ise -ol high -t 1 lab9_top_map.ncd lab9_top.ncd lab9_top.pcf 
trce -intstyle ise -v 3 -s 4 -n 3 -fastpaths -xml lab9_top.twx lab9_top.ncd -o lab9_top.twr lab9_top.pcf -ucf lab9_constraints.ucf 
bitgen -intstyle ise -f lab9_top.ut lab9_top.ncd 
xst -intstyle ise -ifn "D:/VHDL Projects/Lab9/lab9_top.xst" -ofn "D:/VHDL Projects/Lab9/lab9_top.syr" 
xst -intstyle ise -ifn "D:/VHDL Projects/Lab9/lab9_top.xst" -ofn "D:/VHDL Projects/Lab9/lab9_top.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc lab9_constraints.ucf -p xc3s500e-fg320-4 "lab9_top.ngc" lab9_top.ngd  
map -intstyle ise -p xc3s500e-fg320-4 -cm area -ir off -pr off -c 100 -o lab9_top_map.ncd lab9_top.ngd lab9_top.pcf 
par -w -intstyle ise -ol high -t 1 lab9_top_map.ncd lab9_top.ncd lab9_top.pcf 
trce -intstyle ise -v 3 -s 4 -n 3 -fastpaths -xml lab9_top.twx lab9_top.ncd -o lab9_top.twr lab9_top.pcf -ucf lab9_constraints.ucf 
bitgen -intstyle ise -f lab9_top.ut lab9_top.ncd 
xst -intstyle ise -ifn "D:/VHDL Projects/Lab9/lab9_top.xst" -ofn "D:/VHDL Projects/Lab9/lab9_top.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc lab9_constraints.ucf -p xc3s500e-fg320-4 "lab9_top.ngc" lab9_top.ngd  
map -intstyle ise -p xc3s500e-fg320-4 -cm area -ir off -pr off -c 100 -o lab9_top_map.ncd lab9_top.ngd lab9_top.pcf 
par -w -intstyle ise -ol high -t 1 lab9_top_map.ncd lab9_top.ncd lab9_top.pcf 
trce -intstyle ise -v 3 -s 4 -n 3 -fastpaths -xml lab9_top.twx lab9_top.ncd -o lab9_top.twr lab9_top.pcf -ucf lab9_constraints.ucf 
bitgen -intstyle ise -f lab9_top.ut lab9_top.ncd 
xst -intstyle ise -ifn "D:/VHDL Projects/Lab9/lab9_top.xst" -ofn "D:/VHDL Projects/Lab9/lab9_top.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc lab9_constraints.ucf -p xc3s500e-fg320-4 "lab9_top.ngc" lab9_top.ngd  
map -intstyle ise -p xc3s500e-fg320-4 -cm area -ir off -pr off -c 100 -o lab9_top_map.ncd lab9_top.ngd lab9_top.pcf 
par -w -intstyle ise -ol high -t 1 lab9_top_map.ncd lab9_top.ncd lab9_top.pcf 
trce -intstyle ise -v 3 -s 4 -n 3 -fastpaths -xml lab9_top.twx lab9_top.ncd -o lab9_top.twr lab9_top.pcf -ucf lab9_constraints.ucf 
bitgen -intstyle ise -f lab9_top.ut lab9_top.ncd 
xst -intstyle ise -ifn "D:/VHDL Projects/Lab9/lab9_top.xst" -ofn "D:/VHDL Projects/Lab9/lab9_top.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc lab9_constraints.ucf -p xc3s500e-fg320-4 "lab9_top.ngc" lab9_top.ngd  
map -intstyle ise -p xc3s500e-fg320-4 -cm area -ir off -pr off -c 100 -o lab9_top_map.ncd lab9_top.ngd lab9_top.pcf 
par -w -intstyle ise -ol high -t 1 lab9_top_map.ncd lab9_top.ncd lab9_top.pcf 
trce -intstyle ise -v 3 -s 4 -n 3 -fastpaths -xml lab9_top.twx lab9_top.ncd -o lab9_top.twr lab9_top.pcf -ucf lab9_constraints.ucf 
bitgen -intstyle ise -f lab9_top.ut lab9_top.ncd 
xst -intstyle ise -ifn "D:/VHDL Projects/Lab9/lab9_top.xst" -ofn "D:/VHDL Projects/Lab9/lab9_top.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc lab9_constraints.ucf -p xc3s500e-fg320-4 "lab9_top.ngc" lab9_top.ngd  
map -intstyle ise -p xc3s500e-fg320-4 -cm area -ir off -pr off -c 100 -o lab9_top_map.ncd lab9_top.ngd lab9_top.pcf 
par -w -intstyle ise -ol high -t 1 lab9_top_map.ncd lab9_top.ncd lab9_top.pcf 
trce -intstyle ise -v 3 -s 4 -n 3 -fastpaths -xml lab9_top.twx lab9_top.ncd -o lab9_top.twr lab9_top.pcf -ucf lab9_constraints.ucf 
bitgen -intstyle ise -f lab9_top.ut lab9_top.ncd 
xst -intstyle ise -ifn "D:/VHDL Projects/Lab9/lab9_top.xst" -ofn "D:/VHDL Projects/Lab9/lab9_top.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc lab9_constraints.ucf -p xc3s500e-fg320-4 "lab9_top.ngc" lab9_top.ngd  
map -intstyle ise -p xc3s500e-fg320-4 -cm area -ir off -pr off -c 100 -o lab9_top_map.ncd lab9_top.ngd lab9_top.pcf 
par -w -intstyle ise -ol high -t 1 lab9_top_map.ncd lab9_top.ncd lab9_top.pcf 
trce -intstyle ise -v 3 -s 4 -n 3 -fastpaths -xml lab9_top.twx lab9_top.ncd -o lab9_top.twr lab9_top.pcf -ucf lab9_constraints.ucf 
bitgen -intstyle ise -f lab9_top.ut lab9_top.ncd 
xst -intstyle ise -ifn "D:/VHDL Projects/Lab9/lab9_top.xst" -ofn "D:/VHDL Projects/Lab9/lab9_top.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc lab9_constraints.ucf -p xc3s500e-fg320-4 "lab9_top.ngc" lab9_top.ngd  
map -intstyle ise -p xc3s500e-fg320-4 -cm area -ir off -pr off -c 100 -o lab9_top_map.ncd lab9_top.ngd lab9_top.pcf 
par -w -intstyle ise -ol high -t 1 lab9_top_map.ncd lab9_top.ncd lab9_top.pcf 
trce -intstyle ise -v 3 -s 4 -n 3 -fastpaths -xml lab9_top.twx lab9_top.ncd -o lab9_top.twr lab9_top.pcf -ucf lab9_constraints.ucf 
bitgen -intstyle ise -f lab9_top.ut lab9_top.ncd 
xst -intstyle ise -ifn "D:/VHDL Projects/Lab9/lab9_top.xst" -ofn "D:/VHDL Projects/Lab9/lab9_top.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc lab9_constraints.ucf -p xc3s500e-fg320-4 "lab9_top.ngc" lab9_top.ngd  
map -intstyle ise -p xc3s500e-fg320-4 -cm area -ir off -pr off -c 100 -o lab9_top_map.ncd lab9_top.ngd lab9_top.pcf 
par -w -intstyle ise -ol high -t 1 lab9_top_map.ncd lab9_top.ncd lab9_top.pcf 
trce -intstyle ise -v 3 -s 4 -n 3 -fastpaths -xml lab9_top.twx lab9_top.ncd -o lab9_top.twr lab9_top.pcf -ucf lab9_constraints.ucf 
bitgen -intstyle ise -f lab9_top.ut lab9_top.ncd 
xst -intstyle ise -ifn "D:/VHDL Projects/Lab9/lab9_top.xst" -ofn "D:/VHDL Projects/Lab9/lab9_top.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc lab9_constraints.ucf -p xc3s500e-fg320-4 "lab9_top.ngc" lab9_top.ngd  
map -intstyle ise -p xc3s500e-fg320-4 -cm area -ir off -pr off -c 100 -o lab9_top_map.ncd lab9_top.ngd lab9_top.pcf 
par -w -intstyle ise -ol high -t 1 lab9_top_map.ncd lab9_top.ncd lab9_top.pcf 
trce -intstyle ise -v 3 -s 4 -n 3 -fastpaths -xml lab9_top.twx lab9_top.ncd -o lab9_top.twr lab9_top.pcf -ucf lab9_constraints.ucf 
bitgen -intstyle ise -f lab9_top.ut lab9_top.ncd 
xst -intstyle ise -ifn "D:/VHDL Projects/Lab9/lab9_top.xst" -ofn "D:/VHDL Projects/Lab9/lab9_top.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc lab9_constraints.ucf -p xc3s500e-fg320-4 "lab9_top.ngc" lab9_top.ngd  
map -intstyle ise -p xc3s500e-fg320-4 -cm area -ir off -pr off -c 100 -o lab9_top_map.ncd lab9_top.ngd lab9_top.pcf 
par -w -intstyle ise -ol high -t 1 lab9_top_map.ncd lab9_top.ncd lab9_top.pcf 
trce -intstyle ise -v 3 -s 4 -n 3 -fastpaths -xml lab9_top.twx lab9_top.ncd -o lab9_top.twr lab9_top.pcf -ucf lab9_constraints.ucf 
bitgen -intstyle ise -f lab9_top.ut lab9_top.ncd 
xst -intstyle ise -ifn "D:/VHDL Projects/Lab9/lab9_top.xst" -ofn "D:/VHDL Projects/Lab9/lab9_top.syr" 
xst -intstyle ise -ifn "D:/VHDL Projects/Lab9/lab9_top.xst" -ofn "D:/VHDL Projects/Lab9/lab9_top.syr" 
xst -intstyle ise -ifn "D:/VHDL Projects/Lab9/lab9_top.xst" -ofn "D:/VHDL Projects/Lab9/lab9_top.syr" 
xst -intstyle ise -ifn "D:/VHDL Projects/Lab9/lab9_top.xst" -ofn "D:/VHDL Projects/Lab9/lab9_top.syr" 
xst -intstyle ise -ifn "D:/VHDL Projects/Lab9/lab9_top.xst" -ofn "D:/VHDL Projects/Lab9/lab9_top.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc lab9_constraints.ucf -p xc3s500e-fg320-4 "lab9_top.ngc" lab9_top.ngd  
map -intstyle ise -p xc3s500e-fg320-4 -cm area -ir off -pr off -c 100 -o lab9_top_map.ncd lab9_top.ngd lab9_top.pcf 
par -w -intstyle ise -ol high -t 1 lab9_top_map.ncd lab9_top.ncd lab9_top.pcf 
trce -intstyle ise -v 3 -s 4 -n 3 -fastpaths -xml lab9_top.twx lab9_top.ncd -o lab9_top.twr lab9_top.pcf -ucf lab9_constraints.ucf 
bitgen -intstyle ise -f lab9_top.ut lab9_top.ncd 
xst -intstyle ise -ifn "D:/VHDL Projects/Lab9/lab9_top.xst" -ofn "D:/VHDL Projects/Lab9/lab9_top.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc lab9_constraints.ucf -p xc3s500e-fg320-4 "lab9_top.ngc" lab9_top.ngd  
map -intstyle ise -p xc3s500e-fg320-4 -cm area -ir off -pr off -c 100 -o lab9_top_map.ncd lab9_top.ngd lab9_top.pcf 
par -w -intstyle ise -ol high -t 1 lab9_top_map.ncd lab9_top.ncd lab9_top.pcf 
trce -intstyle ise -v 3 -s 4 -n 3 -fastpaths -xml lab9_top.twx lab9_top.ncd -o lab9_top.twr lab9_top.pcf -ucf lab9_constraints.ucf 
bitgen -intstyle ise -f lab9_top.ut lab9_top.ncd 
xst -intstyle ise -ifn "D:/VHDL Projects/Lab9/lab9_top.xst" -ofn "D:/VHDL Projects/Lab9/lab9_top.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc lab9_constraints.ucf -p xc3s500e-fg320-4 "lab9_top.ngc" lab9_top.ngd  
map -intstyle ise -p xc3s500e-fg320-4 -cm area -ir off -pr off -c 100 -o lab9_top_map.ncd lab9_top.ngd lab9_top.pcf 
par -w -intstyle ise -ol high -t 1 lab9_top_map.ncd lab9_top.ncd lab9_top.pcf 
trce -intstyle ise -v 3 -s 4 -n 3 -fastpaths -xml lab9_top.twx lab9_top.ncd -o lab9_top.twr lab9_top.pcf -ucf lab9_constraints.ucf 
bitgen -intstyle ise -f lab9_top.ut lab9_top.ncd 
xst -intstyle ise -ifn "D:/VHDL Projects/Lab9/lab9_top.xst" -ofn "D:/VHDL Projects/Lab9/lab9_top.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc lab9_constraints.ucf -p xc3s500e-fg320-4 "lab9_top.ngc" lab9_top.ngd  
map -intstyle ise -p xc3s500e-fg320-4 -cm area -ir off -pr off -c 100 -o lab9_top_map.ncd lab9_top.ngd lab9_top.pcf 
par -w -intstyle ise -ol high -t 1 lab9_top_map.ncd lab9_top.ncd lab9_top.pcf 
bitgen -intstyle ise -f lab9_top.ut lab9_top.ncd 
xst -intstyle ise -ifn "D:/VHDL Projects/Lab9/lab9_top.xst" -ofn "D:/VHDL Projects/Lab9/lab9_top.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc lab9_constraints.ucf -p xc3s500e-fg320-4 "lab9_top.ngc" lab9_top.ngd  
map -intstyle ise -p xc3s500e-fg320-4 -cm area -ir off -pr off -c 100 -o lab9_top_map.ncd lab9_top.ngd lab9_top.pcf 
par -w -intstyle ise -ol high -t 1 lab9_top_map.ncd lab9_top.ncd lab9_top.pcf 
trce -intstyle ise -v 3 -s 4 -n 3 -fastpaths -xml lab9_top.twx lab9_top.ncd -o lab9_top.twr lab9_top.pcf -ucf lab9_constraints.ucf 
bitgen -intstyle ise -f lab9_top.ut lab9_top.ncd 
xst -intstyle ise -ifn "D:/VHDL Projects/Lab9/lab9_top.xst" -ofn "D:/VHDL Projects/Lab9/lab9_top.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc lab9_constraints.ucf -p xc3s500e-fg320-4 "lab9_top.ngc" lab9_top.ngd  
map -intstyle ise -p xc3s500e-fg320-4 -cm area -ir off -pr off -c 100 -o lab9_top_map.ncd lab9_top.ngd lab9_top.pcf 
par -w -intstyle ise -ol high -t 1 lab9_top_map.ncd lab9_top.ncd lab9_top.pcf 
trce -intstyle ise -v 3 -s 4 -n 3 -fastpaths -xml lab9_top.twx lab9_top.ncd -o lab9_top.twr lab9_top.pcf -ucf lab9_constraints.ucf 
bitgen -intstyle ise -f lab9_top.ut lab9_top.ncd 
xst -intstyle ise -ifn "D:/VHDL Projects/Lab9/lab9_top.xst" -ofn "D:/VHDL Projects/Lab9/lab9_top.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc lab9_constraints.ucf -p xc3s500e-fg320-4 "lab9_top.ngc" lab9_top.ngd  
map -intstyle ise -p xc3s500e-fg320-4 -cm area -ir off -pr off -c 100 -o lab9_top_map.ncd lab9_top.ngd lab9_top.pcf 
par -w -intstyle ise -ol high -t 1 lab9_top_map.ncd lab9_top.ncd lab9_top.pcf 
trce -intstyle ise -v 3 -s 4 -n 3 -fastpaths -xml lab9_top.twx lab9_top.ncd -o lab9_top.twr lab9_top.pcf -ucf lab9_constraints.ucf 
bitgen -intstyle ise -f lab9_top.ut lab9_top.ncd 
xst -intstyle ise -ifn "D:/VHDL Projects/Lab9/lab9_top.xst" -ofn "D:/VHDL Projects/Lab9/lab9_top.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc lab9_constraints.ucf -p xc3s500e-fg320-4 "lab9_top.ngc" lab9_top.ngd  
map -intstyle ise -p xc3s500e-fg320-4 -cm area -ir off -pr off -c 100 -o lab9_top_map.ncd lab9_top.ngd lab9_top.pcf 
par -w -intstyle ise -ol high -t 1 lab9_top_map.ncd lab9_top.ncd lab9_top.pcf 
trce -intstyle ise -v 3 -s 4 -n 3 -fastpaths -xml lab9_top.twx lab9_top.ncd -o lab9_top.twr lab9_top.pcf -ucf lab9_constraints.ucf 
bitgen -intstyle ise -f lab9_top.ut lab9_top.ncd 
xst -intstyle ise -ifn "D:/VHDL Projects/Lab9/lab9_top.xst" -ofn "D:/VHDL Projects/Lab9/lab9_top.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc lab9_constraints.ucf -p xc3s500e-fg320-4 "lab9_top.ngc" lab9_top.ngd  
map -intstyle ise -p xc3s500e-fg320-4 -cm area -ir off -pr off -c 100 -o lab9_top_map.ncd lab9_top.ngd lab9_top.pcf 
par -w -intstyle ise -ol high -t 1 lab9_top_map.ncd lab9_top.ncd lab9_top.pcf 
trce -intstyle ise -v 3 -s 4 -n 3 -fastpaths -xml lab9_top.twx lab9_top.ncd -o lab9_top.twr lab9_top.pcf -ucf lab9_constraints.ucf 
bitgen -intstyle ise -f lab9_top.ut lab9_top.ncd 
xst -intstyle ise -ifn "D:/VHDL Projects/Lab9/lab9_top.xst" -ofn "D:/VHDL Projects/Lab9/lab9_top.syr" 
xst -intstyle ise -ifn "D:/VHDL Projects/Lab9/lab9_top.xst" -ofn "D:/VHDL Projects/Lab9/lab9_top.syr" 
xst -intstyle ise -ifn "D:/VHDL Projects/Lab9/lab9_top.xst" -ofn "D:/VHDL Projects/Lab9/lab9_top.syr" 
xst -intstyle ise -ifn "D:/VHDL Projects/Lab9/lab9_top.xst" -ofn "D:/VHDL Projects/Lab9/lab9_top.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc lab9_constraints.ucf -p xc3s500e-fg320-4 "lab9_top.ngc" lab9_top.ngd  
map -intstyle ise -p xc3s500e-fg320-4 -cm area -ir off -pr off -c 100 -o lab9_top_map.ncd lab9_top.ngd lab9_top.pcf 
par -w -intstyle ise -ol high -t 1 lab9_top_map.ncd lab9_top.ncd lab9_top.pcf 
trce -intstyle ise -v 3 -s 4 -n 3 -fastpaths -xml lab9_top.twx lab9_top.ncd -o lab9_top.twr lab9_top.pcf -ucf lab9_constraints.ucf 
bitgen -intstyle ise -f lab9_top.ut lab9_top.ncd 
xst -intstyle ise -ifn "D:/VHDL Projects/Lab9/lab9_top.xst" -ofn "D:/VHDL Projects/Lab9/lab9_top.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc lab9_constraints.ucf -p xc3s500e-fg320-4 "lab9_top.ngc" lab9_top.ngd  
map -intstyle ise -p xc3s500e-fg320-4 -cm area -ir off -pr off -c 100 -o lab9_top_map.ncd lab9_top.ngd lab9_top.pcf 
par -w -intstyle ise -ol high -t 1 lab9_top_map.ncd lab9_top.ncd lab9_top.pcf 
trce -intstyle ise -v 3 -s 4 -n 3 -fastpaths -xml lab9_top.twx lab9_top.ncd -o lab9_top.twr lab9_top.pcf -ucf lab9_constraints.ucf 
bitgen -intstyle ise -f lab9_top.ut lab9_top.ncd 
xst -intstyle ise -ifn "D:/VHDL Projects/Lab9/lab9_top.xst" -ofn "D:/VHDL Projects/Lab9/lab9_top.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc lab9_constraints.ucf -p xc3s500e-fg320-4 "lab9_top.ngc" lab9_top.ngd  
map -intstyle ise -p xc3s500e-fg320-4 -cm area -ir off -pr off -c 100 -o lab9_top_map.ncd lab9_top.ngd lab9_top.pcf 
par -w -intstyle ise -ol high -t 1 lab9_top_map.ncd lab9_top.ncd lab9_top.pcf 
trce -intstyle ise -v 3 -s 4 -n 3 -fastpaths -xml lab9_top.twx lab9_top.ncd -o lab9_top.twr lab9_top.pcf -ucf lab9_constraints.ucf 
bitgen -intstyle ise -f lab9_top.ut lab9_top.ncd 
xst -intstyle ise -ifn "D:/VHDL Projects/Lab9/lab9_top.xst" -ofn "D:/VHDL Projects/Lab9/lab9_top.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc lab9_constraints.ucf -p xc3s500e-fg320-4 "lab9_top.ngc" lab9_top.ngd  
map -intstyle ise -p xc3s500e-fg320-4 -cm area -ir off -pr off -c 100 -o lab9_top_map.ncd lab9_top.ngd lab9_top.pcf 
par -w -intstyle ise -ol high -t 1 lab9_top_map.ncd lab9_top.ncd lab9_top.pcf 
trce -intstyle ise -v 3 -s 4 -n 3 -fastpaths -xml lab9_top.twx lab9_top.ncd -o lab9_top.twr lab9_top.pcf -ucf lab9_constraints.ucf 
bitgen -intstyle ise -f lab9_top.ut lab9_top.ncd 
xst -intstyle ise -ifn "D:/VHDL Projects/Lab9/lab9_top.xst" -ofn "D:/VHDL Projects/Lab9/lab9_top.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc lab9_constraints.ucf -p xc3s500e-fg320-4 "lab9_top.ngc" lab9_top.ngd  
map -intstyle ise -p xc3s500e-fg320-4 -cm area -ir off -pr off -c 100 -o lab9_top_map.ncd lab9_top.ngd lab9_top.pcf 
par -w -intstyle ise -ol high -t 1 lab9_top_map.ncd lab9_top.ncd lab9_top.pcf 
trce -intstyle ise -v 3 -s 4 -n 3 -fastpaths -xml lab9_top.twx lab9_top.ncd -o lab9_top.twr lab9_top.pcf -ucf lab9_constraints.ucf 
bitgen -intstyle ise -f lab9_top.ut lab9_top.ncd 
xst -intstyle ise -ifn "D:/VHDL Projects/Lab9/lab9_top.xst" -ofn "D:/VHDL Projects/Lab9/lab9_top.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc lab9_constraints.ucf -p xc3s500e-fg320-4 "lab9_top.ngc" lab9_top.ngd  
map -intstyle ise -p xc3s500e-fg320-4 -cm area -ir off -pr off -c 100 -o lab9_top_map.ncd lab9_top.ngd lab9_top.pcf 
par -w -intstyle ise -ol high -t 1 lab9_top_map.ncd lab9_top.ncd lab9_top.pcf 
trce -intstyle ise -v 3 -s 4 -n 3 -fastpaths -xml lab9_top.twx lab9_top.ncd -o lab9_top.twr lab9_top.pcf -ucf lab9_constraints.ucf 
bitgen -intstyle ise -f lab9_top.ut lab9_top.ncd 
xst -intstyle ise -ifn "D:/VHDL Projects/Lab9/lab9_top.xst" -ofn "D:/VHDL Projects/Lab9/lab9_top.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc lab9_constraints.ucf -p xc3s500e-fg320-4 "lab9_top.ngc" lab9_top.ngd  
map -intstyle ise -p xc3s500e-fg320-4 -cm area -ir off -pr off -c 100 -o lab9_top_map.ncd lab9_top.ngd lab9_top.pcf 
par -w -intstyle ise -ol high -t 1 lab9_top_map.ncd lab9_top.ncd lab9_top.pcf 
bitgen -intstyle ise -f lab9_top.ut lab9_top.ncd 
xst -intstyle ise -ifn "D:/VHDL Projects/Lab9/lab9_top.xst" -ofn "D:/VHDL Projects/Lab9/lab9_top.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc lab9_constraints.ucf -p xc3s500e-fg320-4 "lab9_top.ngc" lab9_top.ngd  
map -intstyle ise -p xc3s500e-fg320-4 -cm area -ir off -pr off -c 100 -o lab9_top_map.ncd lab9_top.ngd lab9_top.pcf 
par -w -intstyle ise -ol high -t 1 lab9_top_map.ncd lab9_top.ncd lab9_top.pcf 
trce -intstyle ise -v 3 -s 4 -n 3 -fastpaths -xml lab9_top.twx lab9_top.ncd -o lab9_top.twr lab9_top.pcf -ucf lab9_constraints.ucf 
bitgen -intstyle ise -f lab9_top.ut lab9_top.ncd 
xst -intstyle ise -ifn "D:/VHDL Projects/Lab9/lab9_top.xst" -ofn "D:/VHDL Projects/Lab9/lab9_top.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc lab9_constraints.ucf -p xc3s500e-fg320-4 "lab9_top.ngc" lab9_top.ngd  
map -intstyle ise -p xc3s500e-fg320-4 -cm area -ir off -pr off -c 100 -o lab9_top_map.ncd lab9_top.ngd lab9_top.pcf 
par -w -intstyle ise -ol high -t 1 lab9_top_map.ncd lab9_top.ncd lab9_top.pcf 
trce -intstyle ise -v 3 -s 4 -n 3 -fastpaths -xml lab9_top.twx lab9_top.ncd -o lab9_top.twr lab9_top.pcf -ucf lab9_constraints.ucf 
bitgen -intstyle ise -f lab9_top.ut lab9_top.ncd 
xst -intstyle ise -ifn "D:/VHDL Projects/Lab9/lab9_top.xst" -ofn "D:/VHDL Projects/Lab9/lab9_top.syr" 
xst -intstyle ise -ifn "D:/VHDL Projects/Lab9/lab9_top.xst" -ofn "D:/VHDL Projects/Lab9/lab9_top.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc lab9_constraints.ucf -p xc3s500e-fg320-4 "lab9_top.ngc" lab9_top.ngd  
map -intstyle ise -p xc3s500e-fg320-4 -cm area -ir off -pr off -c 100 -o lab9_top_map.ncd lab9_top.ngd lab9_top.pcf 
par -w -intstyle ise -ol high -t 1 lab9_top_map.ncd lab9_top.ncd lab9_top.pcf 
trce -intstyle ise -v 3 -s 4 -n 3 -fastpaths -xml lab9_top.twx lab9_top.ncd -o lab9_top.twr lab9_top.pcf -ucf lab9_constraints.ucf 
bitgen -intstyle ise -f lab9_top.ut lab9_top.ncd 
xst -intstyle ise -ifn "D:/VHDL Projects/Lab9/lab9_top.xst" -ofn "D:/VHDL Projects/Lab9/lab9_top.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc lab9_constraints.ucf -p xc3s500e-fg320-4 "lab9_top.ngc" lab9_top.ngd  
map -intstyle ise -p xc3s500e-fg320-4 -cm area -ir off -pr off -c 100 -o lab9_top_map.ncd lab9_top.ngd lab9_top.pcf 
par -w -intstyle ise -ol high -t 1 lab9_top_map.ncd lab9_top.ncd lab9_top.pcf 
bitgen -intstyle ise -f lab9_top.ut lab9_top.ncd 
xst -intstyle ise -ifn "D:/VHDL Projects/Lab9/lab9_top.xst" -ofn "D:/VHDL Projects/Lab9/lab9_top.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc lab9_constraints.ucf -p xc3s500e-fg320-4 "lab9_top.ngc" lab9_top.ngd  
map -intstyle ise -p xc3s500e-fg320-4 -cm area -ir off -pr off -c 100 -o lab9_top_map.ncd lab9_top.ngd lab9_top.pcf 
par -w -intstyle ise -ol high -t 1 lab9_top_map.ncd lab9_top.ncd lab9_top.pcf 
trce -intstyle ise -v 3 -s 4 -n 3 -fastpaths -xml lab9_top.twx lab9_top.ncd -o lab9_top.twr lab9_top.pcf -ucf lab9_constraints.ucf 
bitgen -intstyle ise -f lab9_top.ut lab9_top.ncd 
xst -intstyle ise -ifn "D:/VHDL Projects/Lab9/lab9_top.xst" -ofn "D:/VHDL Projects/Lab9/lab9_top.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc lab9_constraints.ucf -p xc3s500e-fg320-4 "lab9_top.ngc" lab9_top.ngd  
map -intstyle ise -p xc3s500e-fg320-4 -cm area -ir off -pr off -c 100 -o lab9_top_map.ncd lab9_top.ngd lab9_top.pcf 
par -w -intstyle ise -ol high -t 1 lab9_top_map.ncd lab9_top.ncd lab9_top.pcf 
trce -intstyle ise -v 3 -s 4 -n 3 -fastpaths -xml lab9_top.twx lab9_top.ncd -o lab9_top.twr lab9_top.pcf -ucf lab9_constraints.ucf 
bitgen -intstyle ise -f lab9_top.ut lab9_top.ncd 
