Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Thu Apr 17 13:57:36 2025
| Host         : DESKTOP-RAAJ13S running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  24          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (8)
6. checking no_output_delay (16)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (16)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.739        0.000                      0                  473        0.160        0.000                      0                  473        4.500        0.000                       0                   247  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         1.739        0.000                      0                  449        0.160        0.000                      0                  449        4.500        0.000                       0                   247  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              7.634        0.000                      0                   24        0.693        0.000                      0                   24  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        1.739ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.160ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.739ns  (required time - arrival time)
  Source:                 pixel_gen_inst/move_x_with_button_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_gen_inst/rgb_reg_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.934ns  (logic 2.101ns (26.481%)  route 5.833ns (73.519%))
  Logic Levels:           8  (CARRY4=2 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.944ns = ( 14.944 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=246, routed)         1.723     5.326    pixel_gen_inst/clk_100MHz_IBUF_BUFG
    SLICE_X4Y92          FDRE                                         r  pixel_gen_inst/move_x_with_button_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y92          FDRE (Prop_fdre_C_Q)         0.456     5.782 r  pixel_gen_inst/move_x_with_button_reg[5]/Q
                         net (fo=62, routed)          1.418     7.200    pixel_gen_inst/move_x_with_button_reg[5]
    SLICE_X10Y94         LUT5 (Prop_lut5_I0_O)        0.124     7.324 r  pixel_gen_inst/i__carry_i_11/O
                         net (fo=2, routed)           0.593     7.917    pixel_gen_inst/i__carry_i_11_n_0
    SLICE_X10Y93         LUT5 (Prop_lut5_I1_O)        0.124     8.041 r  pixel_gen_inst/i__carry_i_2__2/O
                         net (fo=1, routed)           0.638     8.679    pixel_gen_inst/i__carry_i_2__2_n_0
    SLICE_X8Y95          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     9.083 r  pixel_gen_inst/rgb_reg6_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.083    pixel_gen_inst/rgb_reg6_inferred__2/i__carry_n_0
    SLICE_X8Y96          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     9.337 f  pixel_gen_inst/rgb_reg6_inferred__2/i__carry__0/CO[0]
                         net (fo=1, routed)           0.641     9.978    pixel_gen_inst/rgb_reg610_in
    SLICE_X6Y97          LUT6 (Prop_lut6_I2_O)        0.367    10.345 r  pixel_gen_inst/rgb_reg[11]_i_10/O
                         net (fo=1, routed)           0.425    10.771    vga_controller_inst/rgb_reg[11]_i_3_1
    SLICE_X5Y98          LUT6 (Prop_lut6_I2_O)        0.124    10.895 r  vga_controller_inst/rgb_reg[11]_i_5/O
                         net (fo=1, routed)           0.455    11.349    vga_controller_inst/rgb_reg[11]_i_5_n_0
    SLICE_X5Y98          LUT6 (Prop_lut6_I0_O)        0.124    11.473 r  vga_controller_inst/rgb_reg[11]_i_3/O
                         net (fo=13, routed)          1.101    12.574    vga_controller_inst/v_count_reg_reg[9]_3
    SLICE_X11Y88         LUT5 (Prop_lut5_I4_O)        0.124    12.698 r  vga_controller_inst/rgb_reg[11]_i_1/O
                         net (fo=12, routed)          0.562    13.260    pixel_gen_inst/rgb_reg
    SLICE_X12Y88         FDRE                                         r  pixel_gen_inst/rgb_reg_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=246, routed)         1.521    14.944    pixel_gen_inst/clk_100MHz_IBUF_BUFG
    SLICE_X12Y88         FDRE                                         r  pixel_gen_inst/rgb_reg_reg[11]/C
                         clock pessimism              0.259    15.203    
                         clock uncertainty           -0.035    15.167    
    SLICE_X12Y88         FDRE (Setup_fdre_C_CE)      -0.169    14.998    pixel_gen_inst/rgb_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         14.998    
                         arrival time                         -13.260    
  -------------------------------------------------------------------
                         slack                                  1.739    

Slack (MET) :             1.739ns  (required time - arrival time)
  Source:                 pixel_gen_inst/move_x_with_button_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_gen_inst/rgb_reg_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.934ns  (logic 2.101ns (26.481%)  route 5.833ns (73.519%))
  Logic Levels:           8  (CARRY4=2 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.944ns = ( 14.944 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=246, routed)         1.723     5.326    pixel_gen_inst/clk_100MHz_IBUF_BUFG
    SLICE_X4Y92          FDRE                                         r  pixel_gen_inst/move_x_with_button_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y92          FDRE (Prop_fdre_C_Q)         0.456     5.782 r  pixel_gen_inst/move_x_with_button_reg[5]/Q
                         net (fo=62, routed)          1.418     7.200    pixel_gen_inst/move_x_with_button_reg[5]
    SLICE_X10Y94         LUT5 (Prop_lut5_I0_O)        0.124     7.324 r  pixel_gen_inst/i__carry_i_11/O
                         net (fo=2, routed)           0.593     7.917    pixel_gen_inst/i__carry_i_11_n_0
    SLICE_X10Y93         LUT5 (Prop_lut5_I1_O)        0.124     8.041 r  pixel_gen_inst/i__carry_i_2__2/O
                         net (fo=1, routed)           0.638     8.679    pixel_gen_inst/i__carry_i_2__2_n_0
    SLICE_X8Y95          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     9.083 r  pixel_gen_inst/rgb_reg6_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.083    pixel_gen_inst/rgb_reg6_inferred__2/i__carry_n_0
    SLICE_X8Y96          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     9.337 f  pixel_gen_inst/rgb_reg6_inferred__2/i__carry__0/CO[0]
                         net (fo=1, routed)           0.641     9.978    pixel_gen_inst/rgb_reg610_in
    SLICE_X6Y97          LUT6 (Prop_lut6_I2_O)        0.367    10.345 r  pixel_gen_inst/rgb_reg[11]_i_10/O
                         net (fo=1, routed)           0.425    10.771    vga_controller_inst/rgb_reg[11]_i_3_1
    SLICE_X5Y98          LUT6 (Prop_lut6_I2_O)        0.124    10.895 r  vga_controller_inst/rgb_reg[11]_i_5/O
                         net (fo=1, routed)           0.455    11.349    vga_controller_inst/rgb_reg[11]_i_5_n_0
    SLICE_X5Y98          LUT6 (Prop_lut6_I0_O)        0.124    11.473 r  vga_controller_inst/rgb_reg[11]_i_3/O
                         net (fo=13, routed)          1.101    12.574    vga_controller_inst/v_count_reg_reg[9]_3
    SLICE_X11Y88         LUT5 (Prop_lut5_I4_O)        0.124    12.698 r  vga_controller_inst/rgb_reg[11]_i_1/O
                         net (fo=12, routed)          0.562    13.260    pixel_gen_inst/rgb_reg
    SLICE_X12Y88         FDRE                                         r  pixel_gen_inst/rgb_reg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=246, routed)         1.521    14.944    pixel_gen_inst/clk_100MHz_IBUF_BUFG
    SLICE_X12Y88         FDRE                                         r  pixel_gen_inst/rgb_reg_reg[2]/C
                         clock pessimism              0.259    15.203    
                         clock uncertainty           -0.035    15.167    
    SLICE_X12Y88         FDRE (Setup_fdre_C_CE)      -0.169    14.998    pixel_gen_inst/rgb_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         14.998    
                         arrival time                         -13.260    
  -------------------------------------------------------------------
                         slack                                  1.739    

Slack (MET) :             1.739ns  (required time - arrival time)
  Source:                 pixel_gen_inst/move_x_with_button_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_gen_inst/rgb_reg_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.934ns  (logic 2.101ns (26.481%)  route 5.833ns (73.519%))
  Logic Levels:           8  (CARRY4=2 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.944ns = ( 14.944 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=246, routed)         1.723     5.326    pixel_gen_inst/clk_100MHz_IBUF_BUFG
    SLICE_X4Y92          FDRE                                         r  pixel_gen_inst/move_x_with_button_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y92          FDRE (Prop_fdre_C_Q)         0.456     5.782 r  pixel_gen_inst/move_x_with_button_reg[5]/Q
                         net (fo=62, routed)          1.418     7.200    pixel_gen_inst/move_x_with_button_reg[5]
    SLICE_X10Y94         LUT5 (Prop_lut5_I0_O)        0.124     7.324 r  pixel_gen_inst/i__carry_i_11/O
                         net (fo=2, routed)           0.593     7.917    pixel_gen_inst/i__carry_i_11_n_0
    SLICE_X10Y93         LUT5 (Prop_lut5_I1_O)        0.124     8.041 r  pixel_gen_inst/i__carry_i_2__2/O
                         net (fo=1, routed)           0.638     8.679    pixel_gen_inst/i__carry_i_2__2_n_0
    SLICE_X8Y95          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     9.083 r  pixel_gen_inst/rgb_reg6_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.083    pixel_gen_inst/rgb_reg6_inferred__2/i__carry_n_0
    SLICE_X8Y96          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     9.337 f  pixel_gen_inst/rgb_reg6_inferred__2/i__carry__0/CO[0]
                         net (fo=1, routed)           0.641     9.978    pixel_gen_inst/rgb_reg610_in
    SLICE_X6Y97          LUT6 (Prop_lut6_I2_O)        0.367    10.345 r  pixel_gen_inst/rgb_reg[11]_i_10/O
                         net (fo=1, routed)           0.425    10.771    vga_controller_inst/rgb_reg[11]_i_3_1
    SLICE_X5Y98          LUT6 (Prop_lut6_I2_O)        0.124    10.895 r  vga_controller_inst/rgb_reg[11]_i_5/O
                         net (fo=1, routed)           0.455    11.349    vga_controller_inst/rgb_reg[11]_i_5_n_0
    SLICE_X5Y98          LUT6 (Prop_lut6_I0_O)        0.124    11.473 r  vga_controller_inst/rgb_reg[11]_i_3/O
                         net (fo=13, routed)          1.101    12.574    vga_controller_inst/v_count_reg_reg[9]_3
    SLICE_X11Y88         LUT5 (Prop_lut5_I4_O)        0.124    12.698 r  vga_controller_inst/rgb_reg[11]_i_1/O
                         net (fo=12, routed)          0.562    13.260    pixel_gen_inst/rgb_reg
    SLICE_X12Y88         FDRE                                         r  pixel_gen_inst/rgb_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=246, routed)         1.521    14.944    pixel_gen_inst/clk_100MHz_IBUF_BUFG
    SLICE_X12Y88         FDRE                                         r  pixel_gen_inst/rgb_reg_reg[5]/C
                         clock pessimism              0.259    15.203    
                         clock uncertainty           -0.035    15.167    
    SLICE_X12Y88         FDRE (Setup_fdre_C_CE)      -0.169    14.998    pixel_gen_inst/rgb_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         14.998    
                         arrival time                         -13.260    
  -------------------------------------------------------------------
                         slack                                  1.739    

Slack (MET) :             1.739ns  (required time - arrival time)
  Source:                 pixel_gen_inst/move_x_with_button_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_gen_inst/rgb_reg_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.934ns  (logic 2.101ns (26.481%)  route 5.833ns (73.519%))
  Logic Levels:           8  (CARRY4=2 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.944ns = ( 14.944 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=246, routed)         1.723     5.326    pixel_gen_inst/clk_100MHz_IBUF_BUFG
    SLICE_X4Y92          FDRE                                         r  pixel_gen_inst/move_x_with_button_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y92          FDRE (Prop_fdre_C_Q)         0.456     5.782 r  pixel_gen_inst/move_x_with_button_reg[5]/Q
                         net (fo=62, routed)          1.418     7.200    pixel_gen_inst/move_x_with_button_reg[5]
    SLICE_X10Y94         LUT5 (Prop_lut5_I0_O)        0.124     7.324 r  pixel_gen_inst/i__carry_i_11/O
                         net (fo=2, routed)           0.593     7.917    pixel_gen_inst/i__carry_i_11_n_0
    SLICE_X10Y93         LUT5 (Prop_lut5_I1_O)        0.124     8.041 r  pixel_gen_inst/i__carry_i_2__2/O
                         net (fo=1, routed)           0.638     8.679    pixel_gen_inst/i__carry_i_2__2_n_0
    SLICE_X8Y95          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     9.083 r  pixel_gen_inst/rgb_reg6_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.083    pixel_gen_inst/rgb_reg6_inferred__2/i__carry_n_0
    SLICE_X8Y96          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     9.337 f  pixel_gen_inst/rgb_reg6_inferred__2/i__carry__0/CO[0]
                         net (fo=1, routed)           0.641     9.978    pixel_gen_inst/rgb_reg610_in
    SLICE_X6Y97          LUT6 (Prop_lut6_I2_O)        0.367    10.345 r  pixel_gen_inst/rgb_reg[11]_i_10/O
                         net (fo=1, routed)           0.425    10.771    vga_controller_inst/rgb_reg[11]_i_3_1
    SLICE_X5Y98          LUT6 (Prop_lut6_I2_O)        0.124    10.895 r  vga_controller_inst/rgb_reg[11]_i_5/O
                         net (fo=1, routed)           0.455    11.349    vga_controller_inst/rgb_reg[11]_i_5_n_0
    SLICE_X5Y98          LUT6 (Prop_lut6_I0_O)        0.124    11.473 r  vga_controller_inst/rgb_reg[11]_i_3/O
                         net (fo=13, routed)          1.101    12.574    vga_controller_inst/v_count_reg_reg[9]_3
    SLICE_X11Y88         LUT5 (Prop_lut5_I4_O)        0.124    12.698 r  vga_controller_inst/rgb_reg[11]_i_1/O
                         net (fo=12, routed)          0.562    13.260    pixel_gen_inst/rgb_reg
    SLICE_X12Y88         FDRE                                         r  pixel_gen_inst/rgb_reg_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=246, routed)         1.521    14.944    pixel_gen_inst/clk_100MHz_IBUF_BUFG
    SLICE_X12Y88         FDRE                                         r  pixel_gen_inst/rgb_reg_reg[6]/C
                         clock pessimism              0.259    15.203    
                         clock uncertainty           -0.035    15.167    
    SLICE_X12Y88         FDRE (Setup_fdre_C_CE)      -0.169    14.998    pixel_gen_inst/rgb_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         14.998    
                         arrival time                         -13.260    
  -------------------------------------------------------------------
                         slack                                  1.739    

Slack (MET) :             1.752ns  (required time - arrival time)
  Source:                 pixel_gen_inst/move_x_with_button_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_gen_inst/rgb_reg_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.884ns  (logic 2.101ns (26.648%)  route 5.783ns (73.352%))
  Logic Levels:           8  (CARRY4=2 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.944ns = ( 14.944 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=246, routed)         1.723     5.326    pixel_gen_inst/clk_100MHz_IBUF_BUFG
    SLICE_X4Y92          FDRE                                         r  pixel_gen_inst/move_x_with_button_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y92          FDRE (Prop_fdre_C_Q)         0.456     5.782 r  pixel_gen_inst/move_x_with_button_reg[5]/Q
                         net (fo=62, routed)          1.418     7.200    pixel_gen_inst/move_x_with_button_reg[5]
    SLICE_X10Y94         LUT5 (Prop_lut5_I0_O)        0.124     7.324 r  pixel_gen_inst/i__carry_i_11/O
                         net (fo=2, routed)           0.593     7.917    pixel_gen_inst/i__carry_i_11_n_0
    SLICE_X10Y93         LUT5 (Prop_lut5_I1_O)        0.124     8.041 r  pixel_gen_inst/i__carry_i_2__2/O
                         net (fo=1, routed)           0.638     8.679    pixel_gen_inst/i__carry_i_2__2_n_0
    SLICE_X8Y95          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     9.083 r  pixel_gen_inst/rgb_reg6_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.083    pixel_gen_inst/rgb_reg6_inferred__2/i__carry_n_0
    SLICE_X8Y96          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     9.337 f  pixel_gen_inst/rgb_reg6_inferred__2/i__carry__0/CO[0]
                         net (fo=1, routed)           0.641     9.978    pixel_gen_inst/rgb_reg610_in
    SLICE_X6Y97          LUT6 (Prop_lut6_I2_O)        0.367    10.345 r  pixel_gen_inst/rgb_reg[11]_i_10/O
                         net (fo=1, routed)           0.425    10.771    vga_controller_inst/rgb_reg[11]_i_3_1
    SLICE_X5Y98          LUT6 (Prop_lut6_I2_O)        0.124    10.895 r  vga_controller_inst/rgb_reg[11]_i_5/O
                         net (fo=1, routed)           0.455    11.349    vga_controller_inst/rgb_reg[11]_i_5_n_0
    SLICE_X5Y98          LUT6 (Prop_lut6_I0_O)        0.124    11.473 r  vga_controller_inst/rgb_reg[11]_i_3/O
                         net (fo=13, routed)          1.101    12.574    vga_controller_inst/v_count_reg_reg[9]_3
    SLICE_X11Y88         LUT5 (Prop_lut5_I4_O)        0.124    12.698 r  vga_controller_inst/rgb_reg[11]_i_1/O
                         net (fo=12, routed)          0.512    13.210    pixel_gen_inst/rgb_reg
    SLICE_X13Y88         FDRE                                         r  pixel_gen_inst/rgb_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=246, routed)         1.521    14.944    pixel_gen_inst/clk_100MHz_IBUF_BUFG
    SLICE_X13Y88         FDRE                                         r  pixel_gen_inst/rgb_reg_reg[1]/C
                         clock pessimism              0.259    15.203    
                         clock uncertainty           -0.035    15.167    
    SLICE_X13Y88         FDRE (Setup_fdre_C_CE)      -0.205    14.962    pixel_gen_inst/rgb_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         14.962    
                         arrival time                         -13.210    
  -------------------------------------------------------------------
                         slack                                  1.752    

Slack (MET) :             1.752ns  (required time - arrival time)
  Source:                 pixel_gen_inst/move_x_with_button_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_gen_inst/rgb_reg_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.884ns  (logic 2.101ns (26.648%)  route 5.783ns (73.352%))
  Logic Levels:           8  (CARRY4=2 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.944ns = ( 14.944 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=246, routed)         1.723     5.326    pixel_gen_inst/clk_100MHz_IBUF_BUFG
    SLICE_X4Y92          FDRE                                         r  pixel_gen_inst/move_x_with_button_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y92          FDRE (Prop_fdre_C_Q)         0.456     5.782 r  pixel_gen_inst/move_x_with_button_reg[5]/Q
                         net (fo=62, routed)          1.418     7.200    pixel_gen_inst/move_x_with_button_reg[5]
    SLICE_X10Y94         LUT5 (Prop_lut5_I0_O)        0.124     7.324 r  pixel_gen_inst/i__carry_i_11/O
                         net (fo=2, routed)           0.593     7.917    pixel_gen_inst/i__carry_i_11_n_0
    SLICE_X10Y93         LUT5 (Prop_lut5_I1_O)        0.124     8.041 r  pixel_gen_inst/i__carry_i_2__2/O
                         net (fo=1, routed)           0.638     8.679    pixel_gen_inst/i__carry_i_2__2_n_0
    SLICE_X8Y95          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     9.083 r  pixel_gen_inst/rgb_reg6_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.083    pixel_gen_inst/rgb_reg6_inferred__2/i__carry_n_0
    SLICE_X8Y96          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     9.337 f  pixel_gen_inst/rgb_reg6_inferred__2/i__carry__0/CO[0]
                         net (fo=1, routed)           0.641     9.978    pixel_gen_inst/rgb_reg610_in
    SLICE_X6Y97          LUT6 (Prop_lut6_I2_O)        0.367    10.345 r  pixel_gen_inst/rgb_reg[11]_i_10/O
                         net (fo=1, routed)           0.425    10.771    vga_controller_inst/rgb_reg[11]_i_3_1
    SLICE_X5Y98          LUT6 (Prop_lut6_I2_O)        0.124    10.895 r  vga_controller_inst/rgb_reg[11]_i_5/O
                         net (fo=1, routed)           0.455    11.349    vga_controller_inst/rgb_reg[11]_i_5_n_0
    SLICE_X5Y98          LUT6 (Prop_lut6_I0_O)        0.124    11.473 r  vga_controller_inst/rgb_reg[11]_i_3/O
                         net (fo=13, routed)          1.101    12.574    vga_controller_inst/v_count_reg_reg[9]_3
    SLICE_X11Y88         LUT5 (Prop_lut5_I4_O)        0.124    12.698 r  vga_controller_inst/rgb_reg[11]_i_1/O
                         net (fo=12, routed)          0.512    13.210    pixel_gen_inst/rgb_reg
    SLICE_X13Y88         FDRE                                         r  pixel_gen_inst/rgb_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=246, routed)         1.521    14.944    pixel_gen_inst/clk_100MHz_IBUF_BUFG
    SLICE_X13Y88         FDRE                                         r  pixel_gen_inst/rgb_reg_reg[3]/C
                         clock pessimism              0.259    15.203    
                         clock uncertainty           -0.035    15.167    
    SLICE_X13Y88         FDRE (Setup_fdre_C_CE)      -0.205    14.962    pixel_gen_inst/rgb_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         14.962    
                         arrival time                         -13.210    
  -------------------------------------------------------------------
                         slack                                  1.752    

Slack (MET) :             1.752ns  (required time - arrival time)
  Source:                 pixel_gen_inst/move_x_with_button_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_gen_inst/rgb_reg_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.884ns  (logic 2.101ns (26.648%)  route 5.783ns (73.352%))
  Logic Levels:           8  (CARRY4=2 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.944ns = ( 14.944 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=246, routed)         1.723     5.326    pixel_gen_inst/clk_100MHz_IBUF_BUFG
    SLICE_X4Y92          FDRE                                         r  pixel_gen_inst/move_x_with_button_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y92          FDRE (Prop_fdre_C_Q)         0.456     5.782 r  pixel_gen_inst/move_x_with_button_reg[5]/Q
                         net (fo=62, routed)          1.418     7.200    pixel_gen_inst/move_x_with_button_reg[5]
    SLICE_X10Y94         LUT5 (Prop_lut5_I0_O)        0.124     7.324 r  pixel_gen_inst/i__carry_i_11/O
                         net (fo=2, routed)           0.593     7.917    pixel_gen_inst/i__carry_i_11_n_0
    SLICE_X10Y93         LUT5 (Prop_lut5_I1_O)        0.124     8.041 r  pixel_gen_inst/i__carry_i_2__2/O
                         net (fo=1, routed)           0.638     8.679    pixel_gen_inst/i__carry_i_2__2_n_0
    SLICE_X8Y95          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     9.083 r  pixel_gen_inst/rgb_reg6_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.083    pixel_gen_inst/rgb_reg6_inferred__2/i__carry_n_0
    SLICE_X8Y96          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     9.337 f  pixel_gen_inst/rgb_reg6_inferred__2/i__carry__0/CO[0]
                         net (fo=1, routed)           0.641     9.978    pixel_gen_inst/rgb_reg610_in
    SLICE_X6Y97          LUT6 (Prop_lut6_I2_O)        0.367    10.345 r  pixel_gen_inst/rgb_reg[11]_i_10/O
                         net (fo=1, routed)           0.425    10.771    vga_controller_inst/rgb_reg[11]_i_3_1
    SLICE_X5Y98          LUT6 (Prop_lut6_I2_O)        0.124    10.895 r  vga_controller_inst/rgb_reg[11]_i_5/O
                         net (fo=1, routed)           0.455    11.349    vga_controller_inst/rgb_reg[11]_i_5_n_0
    SLICE_X5Y98          LUT6 (Prop_lut6_I0_O)        0.124    11.473 r  vga_controller_inst/rgb_reg[11]_i_3/O
                         net (fo=13, routed)          1.101    12.574    vga_controller_inst/v_count_reg_reg[9]_3
    SLICE_X11Y88         LUT5 (Prop_lut5_I4_O)        0.124    12.698 r  vga_controller_inst/rgb_reg[11]_i_1/O
                         net (fo=12, routed)          0.512    13.210    pixel_gen_inst/rgb_reg
    SLICE_X13Y88         FDRE                                         r  pixel_gen_inst/rgb_reg_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=246, routed)         1.521    14.944    pixel_gen_inst/clk_100MHz_IBUF_BUFG
    SLICE_X13Y88         FDRE                                         r  pixel_gen_inst/rgb_reg_reg[9]/C
                         clock pessimism              0.259    15.203    
                         clock uncertainty           -0.035    15.167    
    SLICE_X13Y88         FDRE (Setup_fdre_C_CE)      -0.205    14.962    pixel_gen_inst/rgb_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         14.962    
                         arrival time                         -13.210    
  -------------------------------------------------------------------
                         slack                                  1.752    

Slack (MET) :             1.773ns  (required time - arrival time)
  Source:                 pixel_gen_inst/move_x_with_button_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_gen_inst/rgb_reg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.899ns  (logic 2.101ns (26.600%)  route 5.798ns (73.400%))
  Logic Levels:           8  (CARRY4=2 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.943ns = ( 14.943 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=246, routed)         1.723     5.326    pixel_gen_inst/clk_100MHz_IBUF_BUFG
    SLICE_X4Y92          FDRE                                         r  pixel_gen_inst/move_x_with_button_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y92          FDRE (Prop_fdre_C_Q)         0.456     5.782 r  pixel_gen_inst/move_x_with_button_reg[5]/Q
                         net (fo=62, routed)          1.418     7.200    pixel_gen_inst/move_x_with_button_reg[5]
    SLICE_X10Y94         LUT5 (Prop_lut5_I0_O)        0.124     7.324 r  pixel_gen_inst/i__carry_i_11/O
                         net (fo=2, routed)           0.593     7.917    pixel_gen_inst/i__carry_i_11_n_0
    SLICE_X10Y93         LUT5 (Prop_lut5_I1_O)        0.124     8.041 r  pixel_gen_inst/i__carry_i_2__2/O
                         net (fo=1, routed)           0.638     8.679    pixel_gen_inst/i__carry_i_2__2_n_0
    SLICE_X8Y95          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     9.083 r  pixel_gen_inst/rgb_reg6_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.083    pixel_gen_inst/rgb_reg6_inferred__2/i__carry_n_0
    SLICE_X8Y96          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     9.337 f  pixel_gen_inst/rgb_reg6_inferred__2/i__carry__0/CO[0]
                         net (fo=1, routed)           0.641     9.978    pixel_gen_inst/rgb_reg610_in
    SLICE_X6Y97          LUT6 (Prop_lut6_I2_O)        0.367    10.345 r  pixel_gen_inst/rgb_reg[11]_i_10/O
                         net (fo=1, routed)           0.425    10.771    vga_controller_inst/rgb_reg[11]_i_3_1
    SLICE_X5Y98          LUT6 (Prop_lut6_I2_O)        0.124    10.895 r  vga_controller_inst/rgb_reg[11]_i_5/O
                         net (fo=1, routed)           0.455    11.349    vga_controller_inst/rgb_reg[11]_i_5_n_0
    SLICE_X5Y98          LUT6 (Prop_lut6_I0_O)        0.124    11.473 r  vga_controller_inst/rgb_reg[11]_i_3/O
                         net (fo=13, routed)          1.101    12.574    vga_controller_inst/v_count_reg_reg[9]_3
    SLICE_X11Y88         LUT5 (Prop_lut5_I4_O)        0.124    12.698 r  vga_controller_inst/rgb_reg[11]_i_1/O
                         net (fo=12, routed)          0.526    13.224    pixel_gen_inst/rgb_reg
    SLICE_X12Y87         FDRE                                         r  pixel_gen_inst/rgb_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=246, routed)         1.520    14.943    pixel_gen_inst/clk_100MHz_IBUF_BUFG
    SLICE_X12Y87         FDRE                                         r  pixel_gen_inst/rgb_reg_reg[0]/C
                         clock pessimism              0.259    15.202    
                         clock uncertainty           -0.035    15.166    
    SLICE_X12Y87         FDRE (Setup_fdre_C_CE)      -0.169    14.997    pixel_gen_inst/rgb_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         14.997    
                         arrival time                         -13.224    
  -------------------------------------------------------------------
                         slack                                  1.773    

Slack (MET) :             1.773ns  (required time - arrival time)
  Source:                 pixel_gen_inst/move_x_with_button_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_gen_inst/rgb_reg_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.899ns  (logic 2.101ns (26.600%)  route 5.798ns (73.400%))
  Logic Levels:           8  (CARRY4=2 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.943ns = ( 14.943 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=246, routed)         1.723     5.326    pixel_gen_inst/clk_100MHz_IBUF_BUFG
    SLICE_X4Y92          FDRE                                         r  pixel_gen_inst/move_x_with_button_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y92          FDRE (Prop_fdre_C_Q)         0.456     5.782 r  pixel_gen_inst/move_x_with_button_reg[5]/Q
                         net (fo=62, routed)          1.418     7.200    pixel_gen_inst/move_x_with_button_reg[5]
    SLICE_X10Y94         LUT5 (Prop_lut5_I0_O)        0.124     7.324 r  pixel_gen_inst/i__carry_i_11/O
                         net (fo=2, routed)           0.593     7.917    pixel_gen_inst/i__carry_i_11_n_0
    SLICE_X10Y93         LUT5 (Prop_lut5_I1_O)        0.124     8.041 r  pixel_gen_inst/i__carry_i_2__2/O
                         net (fo=1, routed)           0.638     8.679    pixel_gen_inst/i__carry_i_2__2_n_0
    SLICE_X8Y95          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     9.083 r  pixel_gen_inst/rgb_reg6_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.083    pixel_gen_inst/rgb_reg6_inferred__2/i__carry_n_0
    SLICE_X8Y96          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     9.337 f  pixel_gen_inst/rgb_reg6_inferred__2/i__carry__0/CO[0]
                         net (fo=1, routed)           0.641     9.978    pixel_gen_inst/rgb_reg610_in
    SLICE_X6Y97          LUT6 (Prop_lut6_I2_O)        0.367    10.345 r  pixel_gen_inst/rgb_reg[11]_i_10/O
                         net (fo=1, routed)           0.425    10.771    vga_controller_inst/rgb_reg[11]_i_3_1
    SLICE_X5Y98          LUT6 (Prop_lut6_I2_O)        0.124    10.895 r  vga_controller_inst/rgb_reg[11]_i_5/O
                         net (fo=1, routed)           0.455    11.349    vga_controller_inst/rgb_reg[11]_i_5_n_0
    SLICE_X5Y98          LUT6 (Prop_lut6_I0_O)        0.124    11.473 r  vga_controller_inst/rgb_reg[11]_i_3/O
                         net (fo=13, routed)          1.101    12.574    vga_controller_inst/v_count_reg_reg[9]_3
    SLICE_X11Y88         LUT5 (Prop_lut5_I4_O)        0.124    12.698 r  vga_controller_inst/rgb_reg[11]_i_1/O
                         net (fo=12, routed)          0.526    13.224    pixel_gen_inst/rgb_reg
    SLICE_X12Y87         FDRE                                         r  pixel_gen_inst/rgb_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=246, routed)         1.520    14.943    pixel_gen_inst/clk_100MHz_IBUF_BUFG
    SLICE_X12Y87         FDRE                                         r  pixel_gen_inst/rgb_reg_reg[4]/C
                         clock pessimism              0.259    15.202    
                         clock uncertainty           -0.035    15.166    
    SLICE_X12Y87         FDRE (Setup_fdre_C_CE)      -0.169    14.997    pixel_gen_inst/rgb_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         14.997    
                         arrival time                         -13.224    
  -------------------------------------------------------------------
                         slack                                  1.773    

Slack (MET) :             1.864ns  (required time - arrival time)
  Source:                 pixel_gen_inst/move_x_with_button_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_gen_inst/rgb_reg_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.775ns  (logic 2.101ns (27.022%)  route 5.674ns (72.978%))
  Logic Levels:           8  (CARRY4=2 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.947ns = ( 14.947 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=246, routed)         1.723     5.326    pixel_gen_inst/clk_100MHz_IBUF_BUFG
    SLICE_X4Y92          FDRE                                         r  pixel_gen_inst/move_x_with_button_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y92          FDRE (Prop_fdre_C_Q)         0.456     5.782 r  pixel_gen_inst/move_x_with_button_reg[5]/Q
                         net (fo=62, routed)          1.418     7.200    pixel_gen_inst/move_x_with_button_reg[5]
    SLICE_X10Y94         LUT5 (Prop_lut5_I0_O)        0.124     7.324 r  pixel_gen_inst/i__carry_i_11/O
                         net (fo=2, routed)           0.593     7.917    pixel_gen_inst/i__carry_i_11_n_0
    SLICE_X10Y93         LUT5 (Prop_lut5_I1_O)        0.124     8.041 r  pixel_gen_inst/i__carry_i_2__2/O
                         net (fo=1, routed)           0.638     8.679    pixel_gen_inst/i__carry_i_2__2_n_0
    SLICE_X8Y95          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     9.083 r  pixel_gen_inst/rgb_reg6_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.083    pixel_gen_inst/rgb_reg6_inferred__2/i__carry_n_0
    SLICE_X8Y96          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     9.337 f  pixel_gen_inst/rgb_reg6_inferred__2/i__carry__0/CO[0]
                         net (fo=1, routed)           0.641     9.978    pixel_gen_inst/rgb_reg610_in
    SLICE_X6Y97          LUT6 (Prop_lut6_I2_O)        0.367    10.345 r  pixel_gen_inst/rgb_reg[11]_i_10/O
                         net (fo=1, routed)           0.425    10.771    vga_controller_inst/rgb_reg[11]_i_3_1
    SLICE_X5Y98          LUT6 (Prop_lut6_I2_O)        0.124    10.895 r  vga_controller_inst/rgb_reg[11]_i_5/O
                         net (fo=1, routed)           0.455    11.349    vga_controller_inst/rgb_reg[11]_i_5_n_0
    SLICE_X5Y98          LUT6 (Prop_lut6_I0_O)        0.124    11.473 r  vga_controller_inst/rgb_reg[11]_i_3/O
                         net (fo=13, routed)          1.101    12.574    vga_controller_inst/v_count_reg_reg[9]_3
    SLICE_X11Y88         LUT5 (Prop_lut5_I4_O)        0.124    12.698 r  vga_controller_inst/rgb_reg[11]_i_1/O
                         net (fo=12, routed)          0.403    13.101    pixel_gen_inst/rgb_reg
    SLICE_X11Y88         FDRE                                         r  pixel_gen_inst/rgb_reg_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=246, routed)         1.524    14.947    pixel_gen_inst/clk_100MHz_IBUF_BUFG
    SLICE_X11Y88         FDRE                                         r  pixel_gen_inst/rgb_reg_reg[10]/C
                         clock pessimism              0.259    15.206    
                         clock uncertainty           -0.035    15.170    
    SLICE_X11Y88         FDRE (Setup_fdre_C_CE)      -0.205    14.965    pixel_gen_inst/rgb_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         14.965    
                         arrival time                         -13.101    
  -------------------------------------------------------------------
                         slack                                  1.864    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 pixel_gen_inst/rgb_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.492ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=246, routed)         0.573     1.492    pixel_gen_inst/clk_100MHz_IBUF_BUFG
    SLICE_X13Y88         FDRE                                         r  pixel_gen_inst/rgb_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y88         FDRE (Prop_fdre_C_Q)         0.141     1.633 r  pixel_gen_inst/rgb_reg_reg[1]/Q
                         net (fo=1, routed)           0.110     1.743    rgb_next[1]
    SLICE_X13Y89         FDRE                                         r  rgb_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=246, routed)         0.844     2.009    clk_100MHz_IBUF_BUFG
    SLICE_X13Y89         FDRE                                         r  rgb_reg_reg[1]/C
                         clock pessimism             -0.500     1.508    
    SLICE_X13Y89         FDRE (Hold_fdre_C_D)         0.075     1.583    rgb_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.743    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 pixel_gen_inst/rgb_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.492ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=246, routed)         0.573     1.492    pixel_gen_inst/clk_100MHz_IBUF_BUFG
    SLICE_X13Y88         FDRE                                         r  pixel_gen_inst/rgb_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y88         FDRE (Prop_fdre_C_Q)         0.141     1.633 r  pixel_gen_inst/rgb_reg_reg[3]/Q
                         net (fo=1, routed)           0.112     1.745    rgb_next[3]
    SLICE_X13Y89         FDRE                                         r  rgb_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=246, routed)         0.844     2.009    clk_100MHz_IBUF_BUFG
    SLICE_X13Y89         FDRE                                         r  rgb_reg_reg[3]/C
                         clock pessimism             -0.500     1.508    
    SLICE_X13Y89         FDRE (Hold_fdre_C_D)         0.070     1.578    rgb_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.745    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 pixel_gen_inst/rgb_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.141ns (44.367%)  route 0.177ns (55.633%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.492ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=246, routed)         0.573     1.492    pixel_gen_inst/clk_100MHz_IBUF_BUFG
    SLICE_X11Y88         FDRE                                         r  pixel_gen_inst/rgb_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y88         FDRE (Prop_fdre_C_Q)         0.141     1.633 r  pixel_gen_inst/rgb_reg_reg[10]/Q
                         net (fo=1, routed)           0.177     1.810    rgb_next[10]
    SLICE_X15Y88         FDRE                                         r  rgb_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=246, routed)         0.844     2.009    clk_100MHz_IBUF_BUFG
    SLICE_X15Y88         FDRE                                         r  rgb_reg_reg[10]/C
                         clock pessimism             -0.479     1.529    
    SLICE_X15Y88         FDRE (Hold_fdre_C_D)         0.066     1.595    rgb_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.595    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 debounce_up/signal_o_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_gen_inst/led_state_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.209ns (58.768%)  route 0.147ns (41.232%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=246, routed)         0.602     1.521    debounce_up/clk_100MHz_IBUF_BUFG
    SLICE_X2Y89          FDRE                                         r  debounce_up/signal_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y89          FDRE (Prop_fdre_C_Q)         0.164     1.685 r  debounce_up/signal_o_reg/Q
                         net (fo=9, routed)           0.147     1.832    debounce_left/w_up
    SLICE_X2Y91          LUT5 (Prop_lut5_I3_O)        0.045     1.877 r  debounce_left/led_state_i_1/O
                         net (fo=1, routed)           0.000     1.877    pixel_gen_inst/led_state_reg_0
    SLICE_X2Y91          FDRE                                         r  pixel_gen_inst/led_state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=246, routed)         0.876     2.041    pixel_gen_inst/clk_100MHz_IBUF_BUFG
    SLICE_X2Y91          FDRE                                         r  pixel_gen_inst/led_state_reg/C
                         clock pessimism             -0.502     1.538    
    SLICE_X2Y91          FDRE (Hold_fdre_C_D)         0.120     1.658    pixel_gen_inst/led_state_reg
  -------------------------------------------------------------------
                         required time                         -1.658    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 pixel_gen_inst/rgb_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.141ns (44.228%)  route 0.178ns (55.772%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.492ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=246, routed)         0.573     1.492    pixel_gen_inst/clk_100MHz_IBUF_BUFG
    SLICE_X11Y88         FDRE                                         r  pixel_gen_inst/rgb_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y88         FDRE (Prop_fdre_C_Q)         0.141     1.633 r  pixel_gen_inst/rgb_reg_reg[8]/Q
                         net (fo=1, routed)           0.178     1.811    rgb_next[8]
    SLICE_X14Y88         FDRE                                         r  rgb_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=246, routed)         0.844     2.009    clk_100MHz_IBUF_BUFG
    SLICE_X14Y88         FDRE                                         r  rgb_reg_reg[8]/C
                         clock pessimism             -0.479     1.529    
    SLICE_X14Y88         FDRE (Hold_fdre_C_D)         0.063     1.592    rgb_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 pixel_gen_inst/rgb_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.141ns (47.334%)  route 0.157ns (52.666%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.492ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=246, routed)         0.573     1.492    pixel_gen_inst/clk_100MHz_IBUF_BUFG
    SLICE_X13Y88         FDRE                                         r  pixel_gen_inst/rgb_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y88         FDRE (Prop_fdre_C_Q)         0.141     1.633 r  pixel_gen_inst/rgb_reg_reg[9]/Q
                         net (fo=1, routed)           0.157     1.790    rgb_next[9]
    SLICE_X14Y88         FDRE                                         r  rgb_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=246, routed)         0.844     2.009    clk_100MHz_IBUF_BUFG
    SLICE_X14Y88         FDRE                                         r  rgb_reg_reg[9]/C
                         clock pessimism             -0.500     1.508    
    SLICE_X14Y88         FDRE (Hold_fdre_C_D)         0.063     1.571    rgb_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.790    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 debounce_reset/timer_tick_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounce_reset/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.209ns (60.100%)  route 0.139ns (39.900%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=246, routed)         0.599     1.518    debounce_reset/clk_100MHz_IBUF_BUFG
    SLICE_X6Y84          FDRE                                         r  debounce_reset/timer_tick_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y84          FDRE (Prop_fdre_C_Q)         0.164     1.682 r  debounce_reset/timer_tick_reg/Q
                         net (fo=4, routed)           0.139     1.821    debounce_reset/timer_tick_reg_n_0
    SLICE_X6Y84          LUT5 (Prop_lut5_I1_O)        0.045     1.866 r  debounce_reset/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.866    debounce_reset/FSM_sequential_state[0]_i_1_n_0
    SLICE_X6Y84          FDRE                                         r  debounce_reset/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=246, routed)         0.868     2.033    debounce_reset/clk_100MHz_IBUF_BUFG
    SLICE_X6Y84          FDRE                                         r  debounce_reset/FSM_sequential_state_reg[0]/C
                         clock pessimism             -0.514     1.518    
    SLICE_X6Y84          FDRE (Hold_fdre_C_D)         0.120     1.638    debounce_reset/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.638    
                         arrival time                           1.866    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 debounce_up/timer_tick_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounce_up/FSM_sequential_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.212ns (56.197%)  route 0.165ns (43.803%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=246, routed)         0.602     1.521    debounce_up/clk_100MHz_IBUF_BUFG
    SLICE_X2Y88          FDRE                                         r  debounce_up/timer_tick_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y88          FDRE (Prop_fdre_C_Q)         0.164     1.685 f  debounce_up/timer_tick_reg/Q
                         net (fo=4, routed)           0.165     1.851    debounce_up/timer_tick_reg_n_0
    SLICE_X2Y89          LUT5 (Prop_lut5_I1_O)        0.048     1.899 r  debounce_up/FSM_sequential_state[2]_i_1__0/O
                         net (fo=1, routed)           0.000     1.899    debounce_up/FSM_sequential_state[2]_i_1__0_n_0
    SLICE_X2Y89          FDRE                                         r  debounce_up/FSM_sequential_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=246, routed)         0.875     2.040    debounce_up/clk_100MHz_IBUF_BUFG
    SLICE_X2Y89          FDRE                                         r  debounce_up/FSM_sequential_state_reg[2]/C
                         clock pessimism             -0.502     1.537    
    SLICE_X2Y89          FDRE (Hold_fdre_C_D)         0.131     1.668    debounce_up/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.668    
                         arrival time                           1.899    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 pixel_gen_inst/rgb_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.164ns (51.430%)  route 0.155ns (48.570%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.491ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=246, routed)         0.572     1.491    pixel_gen_inst/clk_100MHz_IBUF_BUFG
    SLICE_X12Y87         FDRE                                         r  pixel_gen_inst/rgb_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y87         FDRE (Prop_fdre_C_Q)         0.164     1.655 r  pixel_gen_inst/rgb_reg_reg[0]/Q
                         net (fo=1, routed)           0.155     1.810    rgb_next[0]
    SLICE_X15Y88         FDRE                                         r  rgb_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=246, routed)         0.844     2.009    clk_100MHz_IBUF_BUFG
    SLICE_X15Y88         FDRE                                         r  rgb_reg_reg[0]/C
                         clock pessimism             -0.500     1.508    
    SLICE_X15Y88         FDRE (Hold_fdre_C_D)         0.070     1.578    rgb_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 debounce_up/timer_tick_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounce_up/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.209ns (56.449%)  route 0.161ns (43.551%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=246, routed)         0.602     1.521    debounce_up/clk_100MHz_IBUF_BUFG
    SLICE_X2Y88          FDRE                                         r  debounce_up/timer_tick_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y88          FDRE (Prop_fdre_C_Q)         0.164     1.685 r  debounce_up/timer_tick_reg/Q
                         net (fo=4, routed)           0.161     1.847    debounce_up/timer_tick_reg_n_0
    SLICE_X2Y89          LUT5 (Prop_lut5_I1_O)        0.045     1.892 r  debounce_up/FSM_sequential_state[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.892    debounce_up/FSM_sequential_state[0]_i_1__0_n_0
    SLICE_X2Y89          FDRE                                         r  debounce_up/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=246, routed)         0.875     2.040    debounce_up/clk_100MHz_IBUF_BUFG
    SLICE_X2Y89          FDRE                                         r  debounce_up/FSM_sequential_state_reg[0]/C
                         clock pessimism             -0.502     1.537    
    SLICE_X2Y89          FDRE (Hold_fdre_C_D)         0.120     1.657    debounce_up/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.657    
                         arrival time                           1.892    
  -------------------------------------------------------------------
                         slack                                  0.234    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100MHz }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_100MHz_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y111    clk_counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y113    clk_counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y113    clk_counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y113    clk_counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y114    clk_counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y114    clk_counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y114    clk_counter_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y114    clk_counter_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y115    clk_counter_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y111    clk_counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y111    clk_counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y113    clk_counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y113    clk_counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y113    clk_counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y113    clk_counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y113    clk_counter_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y113    clk_counter_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y114    clk_counter_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y114    clk_counter_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y111    clk_counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y111    clk_counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y113    clk_counter_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y113    clk_counter_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y113    clk_counter_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y113    clk_counter_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y113    clk_counter_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y113    clk_counter_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y114    clk_counter_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y114    clk_counter_reg[13]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.634ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.693ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.634ns  (required time - arrival time)
  Source:                 debounce_reset/signal_o_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_controller_inst/v_count_reg_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.891ns  (logic 0.456ns (24.113%)  route 1.435ns (75.887%))
  Logic Levels:           0  
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.320ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=246, routed)         1.717     5.320    debounce_reset/clk_100MHz_IBUF_BUFG
    SLICE_X5Y84          FDRE                                         r  debounce_reset/signal_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y84          FDRE (Prop_fdre_C_Q)         0.456     5.776 f  debounce_reset/signal_o_reg/Q
                         net (fo=25, routed)          1.435     7.211    vga_controller_inst/AR[0]
    SLICE_X3Y90          FDCE                                         f  vga_controller_inst/v_count_reg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=246, routed)         1.603    15.026    vga_controller_inst/clk_100MHz_IBUF_BUFG
    SLICE_X3Y90          FDCE                                         r  vga_controller_inst/v_count_reg_reg[6]/C
                         clock pessimism              0.259    15.285    
                         clock uncertainty           -0.035    15.249    
    SLICE_X3Y90          FDCE (Recov_fdce_C_CLR)     -0.405    14.844    vga_controller_inst/v_count_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         14.844    
                         arrival time                          -7.211    
  -------------------------------------------------------------------
                         slack                                  7.634    

Slack (MET) :             7.634ns  (required time - arrival time)
  Source:                 debounce_reset/signal_o_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_controller_inst/v_count_reg_reg[7]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.891ns  (logic 0.456ns (24.113%)  route 1.435ns (75.887%))
  Logic Levels:           0  
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.320ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=246, routed)         1.717     5.320    debounce_reset/clk_100MHz_IBUF_BUFG
    SLICE_X5Y84          FDRE                                         r  debounce_reset/signal_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y84          FDRE (Prop_fdre_C_Q)         0.456     5.776 f  debounce_reset/signal_o_reg/Q
                         net (fo=25, routed)          1.435     7.211    vga_controller_inst/AR[0]
    SLICE_X3Y90          FDCE                                         f  vga_controller_inst/v_count_reg_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=246, routed)         1.603    15.026    vga_controller_inst/clk_100MHz_IBUF_BUFG
    SLICE_X3Y90          FDCE                                         r  vga_controller_inst/v_count_reg_reg[7]/C
                         clock pessimism              0.259    15.285    
                         clock uncertainty           -0.035    15.249    
    SLICE_X3Y90          FDCE (Recov_fdce_C_CLR)     -0.405    14.844    vga_controller_inst/v_count_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         14.844    
                         arrival time                          -7.211    
  -------------------------------------------------------------------
                         slack                                  7.634    

Slack (MET) :             7.634ns  (required time - arrival time)
  Source:                 debounce_reset/signal_o_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_controller_inst/v_count_reg_reg[8]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.891ns  (logic 0.456ns (24.113%)  route 1.435ns (75.887%))
  Logic Levels:           0  
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.320ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=246, routed)         1.717     5.320    debounce_reset/clk_100MHz_IBUF_BUFG
    SLICE_X5Y84          FDRE                                         r  debounce_reset/signal_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y84          FDRE (Prop_fdre_C_Q)         0.456     5.776 f  debounce_reset/signal_o_reg/Q
                         net (fo=25, routed)          1.435     7.211    vga_controller_inst/AR[0]
    SLICE_X3Y90          FDCE                                         f  vga_controller_inst/v_count_reg_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=246, routed)         1.603    15.026    vga_controller_inst/clk_100MHz_IBUF_BUFG
    SLICE_X3Y90          FDCE                                         r  vga_controller_inst/v_count_reg_reg[8]/C
                         clock pessimism              0.259    15.285    
                         clock uncertainty           -0.035    15.249    
    SLICE_X3Y90          FDCE (Recov_fdce_C_CLR)     -0.405    14.844    vga_controller_inst/v_count_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         14.844    
                         arrival time                          -7.211    
  -------------------------------------------------------------------
                         slack                                  7.634    

Slack (MET) :             7.634ns  (required time - arrival time)
  Source:                 debounce_reset/signal_o_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_controller_inst/v_count_reg_reg[9]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.891ns  (logic 0.456ns (24.113%)  route 1.435ns (75.887%))
  Logic Levels:           0  
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.320ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=246, routed)         1.717     5.320    debounce_reset/clk_100MHz_IBUF_BUFG
    SLICE_X5Y84          FDRE                                         r  debounce_reset/signal_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y84          FDRE (Prop_fdre_C_Q)         0.456     5.776 f  debounce_reset/signal_o_reg/Q
                         net (fo=25, routed)          1.435     7.211    vga_controller_inst/AR[0]
    SLICE_X3Y90          FDCE                                         f  vga_controller_inst/v_count_reg_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=246, routed)         1.603    15.026    vga_controller_inst/clk_100MHz_IBUF_BUFG
    SLICE_X3Y90          FDCE                                         r  vga_controller_inst/v_count_reg_reg[9]/C
                         clock pessimism              0.259    15.285    
                         clock uncertainty           -0.035    15.249    
    SLICE_X3Y90          FDCE (Recov_fdce_C_CLR)     -0.405    14.844    vga_controller_inst/v_count_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         14.844    
                         arrival time                          -7.211    
  -------------------------------------------------------------------
                         slack                                  7.634    

Slack (MET) :             7.720ns  (required time - arrival time)
  Source:                 debounce_reset/signal_o_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_controller_inst/v_count_reg_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.891ns  (logic 0.456ns (24.113%)  route 1.435ns (75.887%))
  Logic Levels:           0  
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.320ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=246, routed)         1.717     5.320    debounce_reset/clk_100MHz_IBUF_BUFG
    SLICE_X5Y84          FDRE                                         r  debounce_reset/signal_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y84          FDRE (Prop_fdre_C_Q)         0.456     5.776 f  debounce_reset/signal_o_reg/Q
                         net (fo=25, routed)          1.435     7.211    vga_controller_inst/AR[0]
    SLICE_X2Y90          FDCE                                         f  vga_controller_inst/v_count_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=246, routed)         1.603    15.026    vga_controller_inst/clk_100MHz_IBUF_BUFG
    SLICE_X2Y90          FDCE                                         r  vga_controller_inst/v_count_reg_reg[4]/C
                         clock pessimism              0.259    15.285    
                         clock uncertainty           -0.035    15.249    
    SLICE_X2Y90          FDCE (Recov_fdce_C_CLR)     -0.319    14.930    vga_controller_inst/v_count_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         14.930    
                         arrival time                          -7.211    
  -------------------------------------------------------------------
                         slack                                  7.720    

Slack (MET) :             7.720ns  (required time - arrival time)
  Source:                 debounce_reset/signal_o_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_controller_inst/v_count_reg_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.891ns  (logic 0.456ns (24.113%)  route 1.435ns (75.887%))
  Logic Levels:           0  
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.320ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=246, routed)         1.717     5.320    debounce_reset/clk_100MHz_IBUF_BUFG
    SLICE_X5Y84          FDRE                                         r  debounce_reset/signal_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y84          FDRE (Prop_fdre_C_Q)         0.456     5.776 f  debounce_reset/signal_o_reg/Q
                         net (fo=25, routed)          1.435     7.211    vga_controller_inst/AR[0]
    SLICE_X2Y90          FDCE                                         f  vga_controller_inst/v_count_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=246, routed)         1.603    15.026    vga_controller_inst/clk_100MHz_IBUF_BUFG
    SLICE_X2Y90          FDCE                                         r  vga_controller_inst/v_count_reg_reg[5]/C
                         clock pessimism              0.259    15.285    
                         clock uncertainty           -0.035    15.249    
    SLICE_X2Y90          FDCE (Recov_fdce_C_CLR)     -0.319    14.930    vga_controller_inst/v_count_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         14.930    
                         arrival time                          -7.211    
  -------------------------------------------------------------------
                         slack                                  7.720    

Slack (MET) :             7.872ns  (required time - arrival time)
  Source:                 debounce_reset/signal_o_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_controller_inst/r_25MHz_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.710ns  (logic 0.456ns (26.665%)  route 1.254ns (73.335%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 15.022 - 10.000 ) 
    Source Clock Delay      (SCD):    5.320ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=246, routed)         1.717     5.320    debounce_reset/clk_100MHz_IBUF_BUFG
    SLICE_X5Y84          FDRE                                         r  debounce_reset/signal_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y84          FDRE (Prop_fdre_C_Q)         0.456     5.776 f  debounce_reset/signal_o_reg/Q
                         net (fo=25, routed)          1.254     7.030    vga_controller_inst/AR[0]
    SLICE_X6Y87          FDCE                                         f  vga_controller_inst/r_25MHz_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=246, routed)         1.599    15.022    vga_controller_inst/clk_100MHz_IBUF_BUFG
    SLICE_X6Y87          FDCE                                         r  vga_controller_inst/r_25MHz_reg[1]/C
                         clock pessimism              0.276    15.298    
                         clock uncertainty           -0.035    15.262    
    SLICE_X6Y87          FDCE (Recov_fdce_C_CLR)     -0.361    14.901    vga_controller_inst/r_25MHz_reg[1]
  -------------------------------------------------------------------
                         required time                         14.901    
                         arrival time                          -7.030    
  -------------------------------------------------------------------
                         slack                                  7.872    

Slack (MET) :             7.914ns  (required time - arrival time)
  Source:                 debounce_reset/signal_o_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_controller_inst/r_25MHz_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.710ns  (logic 0.456ns (26.665%)  route 1.254ns (73.335%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 15.022 - 10.000 ) 
    Source Clock Delay      (SCD):    5.320ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=246, routed)         1.717     5.320    debounce_reset/clk_100MHz_IBUF_BUFG
    SLICE_X5Y84          FDRE                                         r  debounce_reset/signal_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y84          FDRE (Prop_fdre_C_Q)         0.456     5.776 f  debounce_reset/signal_o_reg/Q
                         net (fo=25, routed)          1.254     7.030    vga_controller_inst/AR[0]
    SLICE_X6Y87          FDCE                                         f  vga_controller_inst/r_25MHz_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=246, routed)         1.599    15.022    vga_controller_inst/clk_100MHz_IBUF_BUFG
    SLICE_X6Y87          FDCE                                         r  vga_controller_inst/r_25MHz_reg[0]/C
                         clock pessimism              0.276    15.298    
                         clock uncertainty           -0.035    15.262    
    SLICE_X6Y87          FDCE (Recov_fdce_C_CLR)     -0.319    14.943    vga_controller_inst/r_25MHz_reg[0]
  -------------------------------------------------------------------
                         required time                         14.943    
                         arrival time                          -7.030    
  -------------------------------------------------------------------
                         slack                                  7.914    

Slack (MET) :             7.940ns  (required time - arrival time)
  Source:                 debounce_reset/signal_o_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_controller_inst/v_sync_reg_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.600ns  (logic 0.456ns (28.499%)  route 1.144ns (71.501%))
  Logic Levels:           0  
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.320ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=246, routed)         1.717     5.320    debounce_reset/clk_100MHz_IBUF_BUFG
    SLICE_X5Y84          FDRE                                         r  debounce_reset/signal_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y84          FDRE (Prop_fdre_C_Q)         0.456     5.776 f  debounce_reset/signal_o_reg/Q
                         net (fo=25, routed)          1.144     6.920    vga_controller_inst/AR[0]
    SLICE_X4Y89          FDCE                                         f  vga_controller_inst/v_sync_reg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=246, routed)         1.601    15.024    vga_controller_inst/clk_100MHz_IBUF_BUFG
    SLICE_X4Y89          FDCE                                         r  vga_controller_inst/v_sync_reg_reg/C
                         clock pessimism              0.276    15.300    
                         clock uncertainty           -0.035    15.264    
    SLICE_X4Y89          FDCE (Recov_fdce_C_CLR)     -0.405    14.859    vga_controller_inst/v_sync_reg_reg
  -------------------------------------------------------------------
                         required time                         14.859    
                         arrival time                          -6.920    
  -------------------------------------------------------------------
                         slack                                  7.940    

Slack (MET) :             7.944ns  (required time - arrival time)
  Source:                 debounce_reset/signal_o_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_controller_inst/h_count_reg_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.596ns  (logic 0.456ns (28.576%)  route 1.140ns (71.424%))
  Logic Levels:           0  
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.320ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=246, routed)         1.717     5.320    debounce_reset/clk_100MHz_IBUF_BUFG
    SLICE_X5Y84          FDRE                                         r  debounce_reset/signal_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y84          FDRE (Prop_fdre_C_Q)         0.456     5.776 f  debounce_reset/signal_o_reg/Q
                         net (fo=25, routed)          1.140     6.915    vga_controller_inst/AR[0]
    SLICE_X5Y89          FDCE                                         f  vga_controller_inst/h_count_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=246, routed)         1.601    15.024    vga_controller_inst/clk_100MHz_IBUF_BUFG
    SLICE_X5Y89          FDCE                                         r  vga_controller_inst/h_count_reg_reg[5]/C
                         clock pessimism              0.276    15.300    
                         clock uncertainty           -0.035    15.264    
    SLICE_X5Y89          FDCE (Recov_fdce_C_CLR)     -0.405    14.859    vga_controller_inst/h_count_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         14.859    
                         arrival time                          -6.915    
  -------------------------------------------------------------------
                         slack                                  7.944    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.693ns  (arrival time - required time)
  Source:                 debounce_reset/signal_o_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_controller_inst/h_count_reg_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.644ns  (logic 0.141ns (21.888%)  route 0.503ns (78.112%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=246, routed)         0.599     1.518    debounce_reset/clk_100MHz_IBUF_BUFG
    SLICE_X5Y84          FDRE                                         r  debounce_reset/signal_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y84          FDRE (Prop_fdre_C_Q)         0.141     1.659 f  debounce_reset/signal_o_reg/Q
                         net (fo=25, routed)          0.503     2.163    vga_controller_inst/AR[0]
    SLICE_X6Y88          FDCE                                         f  vga_controller_inst/h_count_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=246, routed)         0.872     2.037    vga_controller_inst/clk_100MHz_IBUF_BUFG
    SLICE_X6Y88          FDCE                                         r  vga_controller_inst/h_count_reg_reg[0]/C
                         clock pessimism             -0.500     1.536    
    SLICE_X6Y88          FDCE (Remov_fdce_C_CLR)     -0.067     1.469    vga_controller_inst/h_count_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.469    
                         arrival time                           2.163    
  -------------------------------------------------------------------
                         slack                                  0.693    

Slack (MET) :             0.693ns  (arrival time - required time)
  Source:                 debounce_reset/signal_o_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_controller_inst/h_count_reg_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.644ns  (logic 0.141ns (21.888%)  route 0.503ns (78.112%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=246, routed)         0.599     1.518    debounce_reset/clk_100MHz_IBUF_BUFG
    SLICE_X5Y84          FDRE                                         r  debounce_reset/signal_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y84          FDRE (Prop_fdre_C_Q)         0.141     1.659 f  debounce_reset/signal_o_reg/Q
                         net (fo=25, routed)          0.503     2.163    vga_controller_inst/AR[0]
    SLICE_X6Y88          FDCE                                         f  vga_controller_inst/h_count_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=246, routed)         0.872     2.037    vga_controller_inst/clk_100MHz_IBUF_BUFG
    SLICE_X6Y88          FDCE                                         r  vga_controller_inst/h_count_reg_reg[1]/C
                         clock pessimism             -0.500     1.536    
    SLICE_X6Y88          FDCE (Remov_fdce_C_CLR)     -0.067     1.469    vga_controller_inst/h_count_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.469    
                         arrival time                           2.163    
  -------------------------------------------------------------------
                         slack                                  0.693    

Slack (MET) :             0.693ns  (arrival time - required time)
  Source:                 debounce_reset/signal_o_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_controller_inst/h_count_reg_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.644ns  (logic 0.141ns (21.888%)  route 0.503ns (78.112%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=246, routed)         0.599     1.518    debounce_reset/clk_100MHz_IBUF_BUFG
    SLICE_X5Y84          FDRE                                         r  debounce_reset/signal_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y84          FDRE (Prop_fdre_C_Q)         0.141     1.659 f  debounce_reset/signal_o_reg/Q
                         net (fo=25, routed)          0.503     2.163    vga_controller_inst/AR[0]
    SLICE_X6Y88          FDCE                                         f  vga_controller_inst/h_count_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=246, routed)         0.872     2.037    vga_controller_inst/clk_100MHz_IBUF_BUFG
    SLICE_X6Y88          FDCE                                         r  vga_controller_inst/h_count_reg_reg[2]/C
                         clock pessimism             -0.500     1.536    
    SLICE_X6Y88          FDCE (Remov_fdce_C_CLR)     -0.067     1.469    vga_controller_inst/h_count_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.469    
                         arrival time                           2.163    
  -------------------------------------------------------------------
                         slack                                  0.693    

Slack (MET) :             0.693ns  (arrival time - required time)
  Source:                 debounce_reset/signal_o_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_controller_inst/h_count_reg_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.644ns  (logic 0.141ns (21.888%)  route 0.503ns (78.112%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=246, routed)         0.599     1.518    debounce_reset/clk_100MHz_IBUF_BUFG
    SLICE_X5Y84          FDRE                                         r  debounce_reset/signal_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y84          FDRE (Prop_fdre_C_Q)         0.141     1.659 f  debounce_reset/signal_o_reg/Q
                         net (fo=25, routed)          0.503     2.163    vga_controller_inst/AR[0]
    SLICE_X6Y88          FDCE                                         f  vga_controller_inst/h_count_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=246, routed)         0.872     2.037    vga_controller_inst/clk_100MHz_IBUF_BUFG
    SLICE_X6Y88          FDCE                                         r  vga_controller_inst/h_count_reg_reg[3]/C
                         clock pessimism             -0.500     1.536    
    SLICE_X6Y88          FDCE (Remov_fdce_C_CLR)     -0.067     1.469    vga_controller_inst/h_count_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.469    
                         arrival time                           2.163    
  -------------------------------------------------------------------
                         slack                                  0.693    

Slack (MET) :             0.710ns  (arrival time - required time)
  Source:                 debounce_reset/signal_o_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_controller_inst/h_count_reg_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.636ns  (logic 0.141ns (22.184%)  route 0.495ns (77.816%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=246, routed)         0.599     1.518    debounce_reset/clk_100MHz_IBUF_BUFG
    SLICE_X5Y84          FDRE                                         r  debounce_reset/signal_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y84          FDRE (Prop_fdre_C_Q)         0.141     1.659 f  debounce_reset/signal_o_reg/Q
                         net (fo=25, routed)          0.495     2.154    vga_controller_inst/AR[0]
    SLICE_X5Y88          FDCE                                         f  vga_controller_inst/h_count_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=246, routed)         0.872     2.037    vga_controller_inst/clk_100MHz_IBUF_BUFG
    SLICE_X5Y88          FDCE                                         r  vga_controller_inst/h_count_reg_reg[4]/C
                         clock pessimism             -0.500     1.536    
    SLICE_X5Y88          FDCE (Remov_fdce_C_CLR)     -0.092     1.444    vga_controller_inst/h_count_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.444    
                         arrival time                           2.154    
  -------------------------------------------------------------------
                         slack                                  0.710    

Slack (MET) :             0.710ns  (arrival time - required time)
  Source:                 debounce_reset/signal_o_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_controller_inst/h_count_reg_reg[7]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.636ns  (logic 0.141ns (22.184%)  route 0.495ns (77.816%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=246, routed)         0.599     1.518    debounce_reset/clk_100MHz_IBUF_BUFG
    SLICE_X5Y84          FDRE                                         r  debounce_reset/signal_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y84          FDRE (Prop_fdre_C_Q)         0.141     1.659 f  debounce_reset/signal_o_reg/Q
                         net (fo=25, routed)          0.495     2.154    vga_controller_inst/AR[0]
    SLICE_X5Y88          FDCE                                         f  vga_controller_inst/h_count_reg_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=246, routed)         0.872     2.037    vga_controller_inst/clk_100MHz_IBUF_BUFG
    SLICE_X5Y88          FDCE                                         r  vga_controller_inst/h_count_reg_reg[7]/C
                         clock pessimism             -0.500     1.536    
    SLICE_X5Y88          FDCE (Remov_fdce_C_CLR)     -0.092     1.444    vga_controller_inst/h_count_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.444    
                         arrival time                           2.154    
  -------------------------------------------------------------------
                         slack                                  0.710    

Slack (MET) :             0.710ns  (arrival time - required time)
  Source:                 debounce_reset/signal_o_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_controller_inst/h_count_reg_reg[8]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.636ns  (logic 0.141ns (22.184%)  route 0.495ns (77.816%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=246, routed)         0.599     1.518    debounce_reset/clk_100MHz_IBUF_BUFG
    SLICE_X5Y84          FDRE                                         r  debounce_reset/signal_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y84          FDRE (Prop_fdre_C_Q)         0.141     1.659 f  debounce_reset/signal_o_reg/Q
                         net (fo=25, routed)          0.495     2.154    vga_controller_inst/AR[0]
    SLICE_X5Y88          FDCE                                         f  vga_controller_inst/h_count_reg_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=246, routed)         0.872     2.037    vga_controller_inst/clk_100MHz_IBUF_BUFG
    SLICE_X5Y88          FDCE                                         r  vga_controller_inst/h_count_reg_reg[8]/C
                         clock pessimism             -0.500     1.536    
    SLICE_X5Y88          FDCE (Remov_fdce_C_CLR)     -0.092     1.444    vga_controller_inst/h_count_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.444    
                         arrival time                           2.154    
  -------------------------------------------------------------------
                         slack                                  0.710    

Slack (MET) :             0.714ns  (arrival time - required time)
  Source:                 debounce_reset/signal_o_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_controller_inst/h_count_reg_reg[9]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.640ns  (logic 0.141ns (22.033%)  route 0.499ns (77.967%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=246, routed)         0.599     1.518    debounce_reset/clk_100MHz_IBUF_BUFG
    SLICE_X5Y84          FDRE                                         r  debounce_reset/signal_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y84          FDRE (Prop_fdre_C_Q)         0.141     1.659 f  debounce_reset/signal_o_reg/Q
                         net (fo=25, routed)          0.499     2.158    vga_controller_inst/AR[0]
    SLICE_X4Y88          FDCE                                         f  vga_controller_inst/h_count_reg_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=246, routed)         0.872     2.037    vga_controller_inst/clk_100MHz_IBUF_BUFG
    SLICE_X4Y88          FDCE                                         r  vga_controller_inst/h_count_reg_reg[9]/C
                         clock pessimism             -0.500     1.536    
    SLICE_X4Y88          FDCE (Remov_fdce_C_CLR)     -0.092     1.444    vga_controller_inst/h_count_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.444    
                         arrival time                           2.158    
  -------------------------------------------------------------------
                         slack                                  0.714    

Slack (MET) :             0.750ns  (arrival time - required time)
  Source:                 debounce_reset/signal_o_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_controller_inst/h_sync_reg_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.678ns  (logic 0.141ns (20.800%)  route 0.537ns (79.200%))
  Logic Levels:           0  
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=246, routed)         0.599     1.518    debounce_reset/clk_100MHz_IBUF_BUFG
    SLICE_X5Y84          FDRE                                         r  debounce_reset/signal_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y84          FDRE (Prop_fdre_C_Q)         0.141     1.659 f  debounce_reset/signal_o_reg/Q
                         net (fo=25, routed)          0.537     2.196    vga_controller_inst/AR[0]
    SLICE_X4Y94          FDCE                                         f  vga_controller_inst/h_sync_reg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=246, routed)         0.874     2.039    vga_controller_inst/clk_100MHz_IBUF_BUFG
    SLICE_X4Y94          FDCE                                         r  vga_controller_inst/h_sync_reg_reg/C
                         clock pessimism             -0.500     1.538    
    SLICE_X4Y94          FDCE (Remov_fdce_C_CLR)     -0.092     1.446    vga_controller_inst/h_sync_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.446    
                         arrival time                           2.196    
  -------------------------------------------------------------------
                         slack                                  0.750    

Slack (MET) :             0.756ns  (arrival time - required time)
  Source:                 debounce_reset/signal_o_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_controller_inst/v_count_reg_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.706ns  (logic 0.141ns (19.960%)  route 0.565ns (80.040%))
  Logic Levels:           0  
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=246, routed)         0.599     1.518    debounce_reset/clk_100MHz_IBUF_BUFG
    SLICE_X5Y84          FDRE                                         r  debounce_reset/signal_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y84          FDRE (Prop_fdre_C_Q)         0.141     1.659 f  debounce_reset/signal_o_reg/Q
                         net (fo=25, routed)          0.565     2.225    vga_controller_inst/AR[0]
    SLICE_X3Y89          FDCE                                         f  vga_controller_inst/v_count_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=246, routed)         0.875     2.040    vga_controller_inst/clk_100MHz_IBUF_BUFG
    SLICE_X3Y89          FDCE                                         r  vga_controller_inst/v_count_reg_reg[0]/C
                         clock pessimism             -0.479     1.560    
    SLICE_X3Y89          FDCE (Remov_fdce_C_CLR)     -0.092     1.468    vga_controller_inst/v_count_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.468    
                         arrival time                           2.225    
  -------------------------------------------------------------------
                         slack                                  0.756    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            16 Endpoints
Min Delay            16 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rgb_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.436ns  (logic 4.065ns (43.081%)  route 5.371ns (56.919%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=246, routed)         1.643     5.246    clk_100MHz_IBUF_BUFG
    SLICE_X14Y88         FDRE                                         r  rgb_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y88         FDRE (Prop_fdre_C_Q)         0.518     5.764 r  rgb_reg_reg[8]/Q
                         net (fo=1, routed)           5.371    11.134    rgb_OBUF[8]
    B7                   OBUF (Prop_obuf_I_O)         3.547    14.681 r  rgb_OBUF[8]_inst/O
                         net (fo=0)                   0.000    14.681    rgb[8]
    B7                                                                r  rgb[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.419ns  (logic 4.063ns (43.130%)  route 5.357ns (56.870%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=246, routed)         1.643     5.246    clk_100MHz_IBUF_BUFG
    SLICE_X14Y88         FDRE                                         r  rgb_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y88         FDRE (Prop_fdre_C_Q)         0.518     5.764 r  rgb_reg_reg[5]/Q
                         net (fo=1, routed)           5.357    11.121    rgb_OBUF[5]
    A5                   OBUF (Prop_obuf_I_O)         3.545    14.665 r  rgb_OBUF[5]_inst/O
                         net (fo=0)                   0.000    14.665    rgb[5]
    A5                                                                r  rgb[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.396ns  (logic 3.994ns (42.511%)  route 5.401ns (57.489%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=246, routed)         1.643     5.246    clk_100MHz_IBUF_BUFG
    SLICE_X15Y88         FDRE                                         r  rgb_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y88         FDRE (Prop_fdre_C_Q)         0.456     5.702 r  rgb_reg_reg[4]/Q
                         net (fo=1, routed)           5.401    11.103    rgb_OBUF[4]
    C6                   OBUF (Prop_obuf_I_O)         3.538    14.641 r  rgb_OBUF[4]_inst/O
                         net (fo=0)                   0.000    14.641    rgb[4]
    C6                                                                r  rgb[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.385ns  (logic 3.991ns (42.526%)  route 5.394ns (57.474%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=246, routed)         1.644     5.247    clk_100MHz_IBUF_BUFG
    SLICE_X13Y89         FDRE                                         r  rgb_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y89         FDRE (Prop_fdre_C_Q)         0.456     5.703 r  rgb_reg_reg[2]/Q
                         net (fo=1, routed)           5.394    11.097    rgb_OBUF[2]
    C5                   OBUF (Prop_obuf_I_O)         3.535    14.632 r  rgb_OBUF[2]_inst/O
                         net (fo=0)                   0.000    14.632    rgb[2]
    C5                                                                r  rgb[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.330ns  (logic 4.008ns (42.953%)  route 5.323ns (57.047%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=246, routed)         1.643     5.246    clk_100MHz_IBUF_BUFG
    SLICE_X15Y88         FDRE                                         r  rgb_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y88         FDRE (Prop_fdre_C_Q)         0.456     5.702 r  rgb_reg_reg[11]/Q
                         net (fo=1, routed)           5.323    11.024    rgb_OBUF[11]
    D8                   OBUF (Prop_obuf_I_O)         3.552    14.576 r  rgb_OBUF[11]_inst/O
                         net (fo=0)                   0.000    14.576    rgb[11]
    D8                                                                r  rgb[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.312ns  (logic 4.142ns (44.484%)  route 5.170ns (55.516%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=246, routed)         1.644     5.247    clk_100MHz_IBUF_BUFG
    SLICE_X13Y89         FDRE                                         r  rgb_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y89         FDRE (Prop_fdre_C_Q)         0.419     5.666 r  rgb_reg_reg[1]/Q
                         net (fo=1, routed)           5.170    10.835    rgb_OBUF[1]
    B4                   OBUF (Prop_obuf_I_O)         3.723    14.558 r  rgb_OBUF[1]_inst/O
                         net (fo=0)                   0.000    14.558    rgb[1]
    B4                                                                r  rgb[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.287ns  (logic 4.064ns (43.763%)  route 5.223ns (56.237%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=246, routed)         1.643     5.246    clk_100MHz_IBUF_BUFG
    SLICE_X14Y88         FDRE                                         r  rgb_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y88         FDRE (Prop_fdre_C_Q)         0.518     5.764 r  rgb_reg_reg[6]/Q
                         net (fo=1, routed)           5.223    10.986    rgb_OBUF[6]
    B6                   OBUF (Prop_obuf_I_O)         3.546    14.533 r  rgb_OBUF[6]_inst/O
                         net (fo=0)                   0.000    14.533    rgb[6]
    B6                                                                r  rgb[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.232ns  (logic 3.979ns (43.103%)  route 5.253ns (56.897%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=246, routed)         1.643     5.246    clk_100MHz_IBUF_BUFG
    SLICE_X15Y88         FDRE                                         r  rgb_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y88         FDRE (Prop_fdre_C_Q)         0.456     5.702 r  rgb_reg_reg[10]/Q
                         net (fo=1, routed)           5.253    10.955    rgb_OBUF[10]
    D7                   OBUF (Prop_obuf_I_O)         3.523    14.478 r  rgb_OBUF[10]_inst/O
                         net (fo=0)                   0.000    14.478    rgb[10]
    D7                                                                r  rgb[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.216ns  (logic 4.069ns (44.156%)  route 5.146ns (55.844%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=246, routed)         1.643     5.246    clk_100MHz_IBUF_BUFG
    SLICE_X14Y88         FDRE                                         r  rgb_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y88         FDRE (Prop_fdre_C_Q)         0.518     5.764 r  rgb_reg_reg[9]/Q
                         net (fo=1, routed)           5.146    10.910    rgb_OBUF[9]
    C7                   OBUF (Prop_obuf_I_O)         3.551    14.461 r  rgb_OBUF[9]_inst/O
                         net (fo=0)                   0.000    14.461    rgb[9]
    C7                                                                r  rgb[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.147ns  (logic 4.002ns (43.755%)  route 5.145ns (56.245%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=246, routed)         1.644     5.247    clk_100MHz_IBUF_BUFG
    SLICE_X13Y89         FDRE                                         r  rgb_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y89         FDRE (Prop_fdre_C_Q)         0.456     5.703 r  rgb_reg_reg[7]/Q
                         net (fo=1, routed)           5.145    10.848    rgb_OBUF[7]
    A6                   OBUF (Prop_obuf_I_O)         3.546    14.394 r  rgb_OBUF[7]_inst/O
                         net (fo=0)                   0.000    14.394    rgb[7]
    A6                                                                r  rgb[7] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 led_state_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_clk_status[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.693ns  (logic 1.362ns (80.476%)  route 0.331ns (19.524%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=246, routed)         0.594     1.513    clk_100MHz_IBUF_BUFG
    SLICE_X1Y113         FDRE                                         r  led_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y113         FDRE (Prop_fdre_C_Q)         0.141     1.654 r  led_state_reg/Q
                         net (fo=2, routed)           0.331     1.985    led_clk_status_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         1.221     3.206 r  led_clk_status_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.206    led_clk_status[0]
    H17                                                               r  led_clk_status[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pixel_gen_inst/led_state_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_clk_status[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.891ns  (logic 1.400ns (74.028%)  route 0.491ns (25.972%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=246, routed)         0.603     1.522    pixel_gen_inst/clk_100MHz_IBUF_BUFG
    SLICE_X2Y91          FDRE                                         r  pixel_gen_inst/led_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y91          FDRE (Prop_fdre_C_Q)         0.164     1.686 r  pixel_gen_inst/led_state_reg/Q
                         net (fo=2, routed)           0.491     2.178    led_clk_status_OBUF[1]
    K15                  OBUF (Prop_obuf_I_O)         1.236     3.414 r  led_clk_status_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.414    led_clk_status[1]
    K15                                                               r  led_clk_status[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_controller_inst/h_sync_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hsync
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.221ns  (logic 1.406ns (63.299%)  route 0.815ns (36.701%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=246, routed)         0.603     1.522    vga_controller_inst/clk_100MHz_IBUF_BUFG
    SLICE_X4Y94          FDCE                                         r  vga_controller_inst/h_sync_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y94          FDCE (Prop_fdce_C_Q)         0.141     1.663 r  vga_controller_inst/h_sync_reg_reg/Q
                         net (fo=1, routed)           0.815     2.479    hsync_OBUF
    B11                  OBUF (Prop_obuf_I_O)         1.265     3.744 r  hsync_OBUF_inst/O
                         net (fo=0)                   0.000     3.744    hsync
    B11                                                               r  hsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_controller_inst/v_sync_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vsync
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.548ns  (logic 1.407ns (55.212%)  route 1.141ns (44.788%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=246, routed)         0.601     1.520    vga_controller_inst/clk_100MHz_IBUF_BUFG
    SLICE_X4Y89          FDCE                                         r  vga_controller_inst/v_sync_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y89          FDCE (Prop_fdce_C_Q)         0.141     1.661 r  vga_controller_inst/v_sync_reg_reg/Q
                         net (fo=1, routed)           1.141     2.803    vsync_OBUF
    B12                  OBUF (Prop_obuf_I_O)         1.266     4.068 r  vsync_OBUF_inst/O
                         net (fo=0)                   0.000     4.068    vsync
    B12                                                               r  vsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.390ns  (logic 1.395ns (41.165%)  route 1.994ns (58.835%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=246, routed)         0.573     1.492    clk_100MHz_IBUF_BUFG
    SLICE_X15Y88         FDRE                                         r  rgb_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y88         FDRE (Prop_fdre_C_Q)         0.141     1.633 r  rgb_reg_reg[0]/Q
                         net (fo=1, routed)           1.994     3.628    rgb_OBUF[0]
    A3                   OBUF (Prop_obuf_I_O)         1.254     4.882 r  rgb_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.882    rgb[0]
    A3                                                                r  rgb[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.397ns  (logic 1.393ns (41.009%)  route 2.004ns (58.991%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=246, routed)         0.573     1.492    clk_100MHz_IBUF_BUFG
    SLICE_X13Y89         FDRE                                         r  rgb_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y89         FDRE (Prop_fdre_C_Q)         0.141     1.633 r  rgb_reg_reg[3]/Q
                         net (fo=1, routed)           2.004     3.637    rgb_OBUF[3]
    A4                   OBUF (Prop_obuf_I_O)         1.252     4.890 r  rgb_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.890    rgb[3]
    A4                                                                r  rgb[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.403ns  (logic 1.365ns (40.118%)  route 2.038ns (59.882%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=246, routed)         0.573     1.492    clk_100MHz_IBUF_BUFG
    SLICE_X15Y88         FDRE                                         r  rgb_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y88         FDRE (Prop_fdre_C_Q)         0.141     1.633 r  rgb_reg_reg[10]/Q
                         net (fo=1, routed)           2.038     3.671    rgb_OBUF[10]
    D7                   OBUF (Prop_obuf_I_O)         1.224     4.896 r  rgb_OBUF[10]_inst/O
                         net (fo=0)                   0.000     4.896    rgb[10]
    D7                                                                r  rgb[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.428ns  (logic 1.388ns (40.493%)  route 2.040ns (59.507%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=246, routed)         0.573     1.492    clk_100MHz_IBUF_BUFG
    SLICE_X13Y89         FDRE                                         r  rgb_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y89         FDRE (Prop_fdre_C_Q)         0.141     1.633 r  rgb_reg_reg[7]/Q
                         net (fo=1, routed)           2.040     3.673    rgb_OBUF[7]
    A6                   OBUF (Prop_obuf_I_O)         1.247     4.921 r  rgb_OBUF[7]_inst/O
                         net (fo=0)                   0.000     4.921    rgb[7]
    A6                                                                r  rgb[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.459ns  (logic 1.416ns (40.931%)  route 2.043ns (59.069%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=246, routed)         0.573     1.492    clk_100MHz_IBUF_BUFG
    SLICE_X14Y88         FDRE                                         r  rgb_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y88         FDRE (Prop_fdre_C_Q)         0.164     1.656 r  rgb_reg_reg[9]/Q
                         net (fo=1, routed)           2.043     3.700    rgb_OBUF[9]
    C7                   OBUF (Prop_obuf_I_O)         1.252     4.952 r  rgb_OBUF[9]_inst/O
                         net (fo=0)                   0.000     4.952    rgb[9]
    C7                                                                r  rgb[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.472ns  (logic 1.411ns (40.644%)  route 2.061ns (59.356%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=246, routed)         0.573     1.492    clk_100MHz_IBUF_BUFG
    SLICE_X14Y88         FDRE                                         r  rgb_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y88         FDRE (Prop_fdre_C_Q)         0.164     1.656 r  rgb_reg_reg[6]/Q
                         net (fo=1, routed)           2.061     3.717    rgb_OBUF[6]
    B6                   OBUF (Prop_obuf_I_O)         1.247     4.964 r  rgb_OBUF[6]_inst/O
                         net (fo=0)                   0.000     4.964    rgb[6]
    B6                                                                r  rgb[6] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            44 Endpoints
Min Delay            44 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SW[1]
                            (input port)
  Destination:            pixel_gen_inst/rgb_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.125ns  (logic 1.978ns (38.584%)  route 3.148ns (61.416%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        4.943ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.943ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  SW[1] (IN)
                         net (fo=0)                   0.000     0.000    SW[1]
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 r  SW_IBUF[1]_inst/O
                         net (fo=12, routed)          2.109     3.588    pixel_gen_inst/SW_IBUF[1]
    SLICE_X12Y87         LUT2 (Prop_lut2_I0_O)        0.150     3.738 r  pixel_gen_inst/rgb_reg[6]_i_2/O
                         net (fo=2, routed)           1.039     4.777    vga_controller_inst/rgb_reg_reg[4]_0
    SLICE_X12Y87         LUT6 (Prop_lut6_I1_O)        0.348     5.125 r  vga_controller_inst/rgb_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     5.125    pixel_gen_inst/rgb_reg_reg[5]_0[1]
    SLICE_X12Y87         FDRE                                         r  pixel_gen_inst/rgb_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=246, routed)         1.520     4.943    pixel_gen_inst/clk_100MHz_IBUF_BUFG
    SLICE_X12Y87         FDRE                                         r  pixel_gen_inst/rgb_reg_reg[4]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            pixel_gen_inst/rgb_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.943ns  (logic 1.726ns (34.913%)  route 3.217ns (65.087%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        4.944ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.944ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 f  SW_IBUF[0]_inst/O
                         net (fo=11, routed)          2.397     3.875    pixel_gen_inst/SW_IBUF[0]
    SLICE_X13Y88         LUT2 (Prop_lut2_I0_O)        0.124     3.999 f  pixel_gen_inst/rgb_reg[11]_i_4/O
                         net (fo=2, routed)           0.820     4.819    vga_controller_inst/rgb_reg_reg[5]
    SLICE_X12Y88         LUT6 (Prop_lut6_I1_O)        0.124     4.943 r  vga_controller_inst/rgb_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     4.943    pixel_gen_inst/rgb_reg_reg[5]_0[2]
    SLICE_X12Y88         FDRE                                         r  pixel_gen_inst/rgb_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=246, routed)         1.521     4.944    pixel_gen_inst/clk_100MHz_IBUF_BUFG
    SLICE_X12Y88         FDRE                                         r  pixel_gen_inst/rgb_reg_reg[5]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            pixel_gen_inst/rgb_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.882ns  (logic 1.726ns (35.344%)  route 3.157ns (64.656%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT5=1)
  Clock Path Skew:        4.944ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.944ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  SW_IBUF[0]_inst/O
                         net (fo=11, routed)          2.393     3.870    pixel_gen_inst/SW_IBUF[0]
    SLICE_X13Y87         LUT3 (Prop_lut3_I2_O)        0.124     3.994 f  pixel_gen_inst/rgb_reg[9]_i_2/O
                         net (fo=1, routed)           0.433     4.427    pixel_gen_inst/rgb_reg[9]_i_2_n_0
    SLICE_X13Y87         LUT5 (Prop_lut5_I0_O)        0.124     4.551 r  pixel_gen_inst/rgb_reg[9]_i_1/O
                         net (fo=1, routed)           0.331     4.882    pixel_gen_inst/rgb_reg[9]_i_1_n_0
    SLICE_X13Y88         FDRE                                         r  pixel_gen_inst/rgb_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=246, routed)         1.521     4.944    pixel_gen_inst/clk_100MHz_IBUF_BUFG
    SLICE_X13Y88         FDRE                                         r  pixel_gen_inst/rgb_reg_reg[9]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            pixel_gen_inst/rgb_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.875ns  (logic 1.962ns (40.240%)  route 2.913ns (59.760%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)
  Clock Path Skew:        4.943ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.943ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  SW_IBUF[0]_inst/O
                         net (fo=11, routed)          2.393     3.870    pixel_gen_inst/SW_IBUF[0]
    SLICE_X13Y87         LUT3 (Prop_lut3_I0_O)        0.152     4.022 f  pixel_gen_inst/rgb_reg[0]_i_2/O
                         net (fo=1, routed)           0.521     4.543    pixel_gen_inst/rgb_reg[0]_i_2_n_0
    SLICE_X12Y87         LUT6 (Prop_lut6_I2_O)        0.332     4.875 r  pixel_gen_inst/rgb_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     4.875    pixel_gen_inst/rgb_reg[0]_i_1_n_0
    SLICE_X12Y87         FDRE                                         r  pixel_gen_inst/rgb_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=246, routed)         1.520     4.943    pixel_gen_inst/clk_100MHz_IBUF_BUFG
    SLICE_X12Y87         FDRE                                         r  pixel_gen_inst/rgb_reg_reg[0]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            pixel_gen_inst/rgb_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.786ns  (logic 1.956ns (40.857%)  route 2.831ns (59.143%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        4.944ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.944ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  SW_IBUF[0]_inst/O
                         net (fo=11, routed)          2.397     3.875    pixel_gen_inst/SW_IBUF[0]
    SLICE_X13Y88         LUT2 (Prop_lut2_I0_O)        0.152     4.027 f  pixel_gen_inst/rgb_reg[3]_i_2/O
                         net (fo=1, routed)           0.433     4.460    pixel_gen_inst/rgb_reg[3]_i_2_n_0
    SLICE_X13Y88         LUT6 (Prop_lut6_I1_O)        0.326     4.786 r  pixel_gen_inst/rgb_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     4.786    pixel_gen_inst/rgb_reg[3]_i_1_n_0
    SLICE_X13Y88         FDRE                                         r  pixel_gen_inst/rgb_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=246, routed)         1.521     4.944    pixel_gen_inst/clk_100MHz_IBUF_BUFG
    SLICE_X13Y88         FDRE                                         r  pixel_gen_inst/rgb_reg_reg[3]/C

Slack:                    inf
  Source:                 SW[1]
                            (input port)
  Destination:            pixel_gen_inst/rgb_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.697ns  (logic 1.978ns (42.104%)  route 2.719ns (57.896%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        4.944ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.944ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  SW[1] (IN)
                         net (fo=0)                   0.000     0.000    SW[1]
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 r  SW_IBUF[1]_inst/O
                         net (fo=12, routed)          2.109     3.588    pixel_gen_inst/SW_IBUF[1]
    SLICE_X12Y87         LUT2 (Prop_lut2_I0_O)        0.150     3.738 r  pixel_gen_inst/rgb_reg[6]_i_2/O
                         net (fo=2, routed)           0.610     4.349    pixel_gen_inst/SW[1]
    SLICE_X12Y88         LUT6 (Prop_lut6_I4_O)        0.348     4.697 r  pixel_gen_inst/rgb_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     4.697    pixel_gen_inst/rgb_reg[6]_i_1_n_0
    SLICE_X12Y88         FDRE                                         r  pixel_gen_inst/rgb_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=246, routed)         1.521     4.944    pixel_gen_inst/clk_100MHz_IBUF_BUFG
    SLICE_X12Y88         FDRE                                         r  pixel_gen_inst/rgb_reg_reg[6]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            pixel_gen_inst/rgb_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.655ns  (logic 1.726ns (37.073%)  route 2.929ns (62.927%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        4.944ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.944ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  SW_IBUF[0]_inst/O
                         net (fo=11, routed)          2.397     3.875    pixel_gen_inst/SW_IBUF[0]
    SLICE_X13Y88         LUT2 (Prop_lut2_I0_O)        0.124     3.999 r  pixel_gen_inst/rgb_reg[11]_i_4/O
                         net (fo=2, routed)           0.532     4.531    pixel_gen_inst/SW[0]
    SLICE_X12Y88         LUT6 (Prop_lut6_I0_O)        0.124     4.655 r  pixel_gen_inst/rgb_reg[11]_i_2/O
                         net (fo=1, routed)           0.000     4.655    pixel_gen_inst/rgb_reg[11]_i_2_n_0
    SLICE_X12Y88         FDRE                                         r  pixel_gen_inst/rgb_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=246, routed)         1.521     4.944    pixel_gen_inst/clk_100MHz_IBUF_BUFG
    SLICE_X12Y88         FDRE                                         r  pixel_gen_inst/rgb_reg_reg[11]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            pixel_gen_inst/rgb_reg_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.455ns  (logic 1.602ns (35.946%)  route 2.854ns (64.054%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.944ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.944ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 f  SW_IBUF[0]_inst/O
                         net (fo=11, routed)          2.292     3.770    vga_controller_inst/SW_IBUF[0]
    SLICE_X11Y88         LUT5 (Prop_lut5_I3_O)        0.124     3.894 r  vga_controller_inst/rgb_reg[11]_i_1/O
                         net (fo=12, routed)          0.562     4.455    pixel_gen_inst/rgb_reg
    SLICE_X12Y88         FDRE                                         r  pixel_gen_inst/rgb_reg_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=246, routed)         1.521     4.944    pixel_gen_inst/clk_100MHz_IBUF_BUFG
    SLICE_X12Y88         FDRE                                         r  pixel_gen_inst/rgb_reg_reg[11]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            pixel_gen_inst/rgb_reg_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.455ns  (logic 1.602ns (35.946%)  route 2.854ns (64.054%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.944ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.944ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 f  SW_IBUF[0]_inst/O
                         net (fo=11, routed)          2.292     3.770    vga_controller_inst/SW_IBUF[0]
    SLICE_X11Y88         LUT5 (Prop_lut5_I3_O)        0.124     3.894 r  vga_controller_inst/rgb_reg[11]_i_1/O
                         net (fo=12, routed)          0.562     4.455    pixel_gen_inst/rgb_reg
    SLICE_X12Y88         FDRE                                         r  pixel_gen_inst/rgb_reg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=246, routed)         1.521     4.944    pixel_gen_inst/clk_100MHz_IBUF_BUFG
    SLICE_X12Y88         FDRE                                         r  pixel_gen_inst/rgb_reg_reg[2]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            pixel_gen_inst/rgb_reg_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.455ns  (logic 1.602ns (35.946%)  route 2.854ns (64.054%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.944ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.944ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 f  SW_IBUF[0]_inst/O
                         net (fo=11, routed)          2.292     3.770    vga_controller_inst/SW_IBUF[0]
    SLICE_X11Y88         LUT5 (Prop_lut5_I3_O)        0.124     3.894 r  vga_controller_inst/rgb_reg[11]_i_1/O
                         net (fo=12, routed)          0.562     4.455    pixel_gen_inst/rgb_reg
    SLICE_X12Y88         FDRE                                         r  pixel_gen_inst/rgb_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=246, routed)         1.521     4.944    pixel_gen_inst/clk_100MHz_IBUF_BUFG
    SLICE_X12Y88         FDRE                                         r  pixel_gen_inst/rgb_reg_reg[5]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 down
                            (input port)
  Destination:            debounce_down/timer_en_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.722ns  (logic 0.293ns (40.541%)  route 0.429ns (59.459%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 r  down (IN)
                         net (fo=0)                   0.000     0.000    down
    P18                  IBUF (Prop_ibuf_I_O)         0.248     0.248 r  down_IBUF_inst/O
                         net (fo=4, routed)           0.429     0.677    debounce_down/down_IBUF
    SLICE_X4Y84          LUT6 (Prop_lut6_I1_O)        0.045     0.722 r  debounce_down/timer_en_i_1__1/O
                         net (fo=1, routed)           0.000     0.722    debounce_down/timer_en_i_1__1_n_0
    SLICE_X4Y84          FDRE                                         r  debounce_down/timer_en_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=246, routed)         0.868     2.033    debounce_down/clk_100MHz_IBUF_BUFG
    SLICE_X4Y84          FDRE                                         r  debounce_down/timer_en_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            debounce_reset/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.731ns  (logic 0.289ns (39.597%)  route 0.442ns (60.403%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  reset_IBUF_inst/O
                         net (fo=4, routed)           0.442     0.686    debounce_reset/reset_IBUF
    SLICE_X6Y84          LUT5 (Prop_lut5_I3_O)        0.045     0.731 r  debounce_reset/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000     0.731    debounce_reset/FSM_sequential_state[0]_i_1_n_0
    SLICE_X6Y84          FDRE                                         r  debounce_reset/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=246, routed)         0.868     2.033    debounce_reset/clk_100MHz_IBUF_BUFG
    SLICE_X6Y84          FDRE                                         r  debounce_reset/FSM_sequential_state_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            debounce_reset/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.735ns  (logic 0.289ns (39.382%)  route 0.446ns (60.618%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  reset_IBUF_inst/O
                         net (fo=4, routed)           0.446     0.690    debounce_reset/reset_IBUF
    SLICE_X6Y84          LUT5 (Prop_lut5_I3_O)        0.045     0.735 r  debounce_reset/FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.000     0.735    debounce_reset/FSM_sequential_state[1]_i_1_n_0
    SLICE_X6Y84          FDRE                                         r  debounce_reset/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=246, routed)         0.868     2.033    debounce_reset/clk_100MHz_IBUF_BUFG
    SLICE_X6Y84          FDRE                                         r  debounce_reset/FSM_sequential_state_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            debounce_reset/FSM_sequential_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.738ns  (logic 0.292ns (39.628%)  route 0.446ns (60.372%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  reset_IBUF_inst/O
                         net (fo=4, routed)           0.446     0.690    debounce_reset/reset_IBUF
    SLICE_X6Y84          LUT5 (Prop_lut5_I3_O)        0.048     0.738 r  debounce_reset/FSM_sequential_state[2]_i_1/O
                         net (fo=1, routed)           0.000     0.738    debounce_reset/FSM_sequential_state[2]_i_1_n_0
    SLICE_X6Y84          FDRE                                         r  debounce_reset/FSM_sequential_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=246, routed)         0.868     2.033    debounce_reset/clk_100MHz_IBUF_BUFG
    SLICE_X6Y84          FDRE                                         r  debounce_reset/FSM_sequential_state_reg[2]/C

Slack:                    inf
  Source:                 up
                            (input port)
  Destination:            debounce_up/FSM_sequential_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.787ns  (logic 0.297ns (37.701%)  route 0.490ns (62.299%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  up (IN)
                         net (fo=0)                   0.000     0.000    up
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 f  up_IBUF_inst/O
                         net (fo=4, routed)           0.490     0.744    debounce_up/up_IBUF
    SLICE_X2Y89          LUT5 (Prop_lut5_I3_O)        0.043     0.787 r  debounce_up/FSM_sequential_state[2]_i_1__0/O
                         net (fo=1, routed)           0.000     0.787    debounce_up/FSM_sequential_state[2]_i_1__0_n_0
    SLICE_X2Y89          FDRE                                         r  debounce_up/FSM_sequential_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=246, routed)         0.875     2.040    debounce_up/clk_100MHz_IBUF_BUFG
    SLICE_X2Y89          FDRE                                         r  debounce_up/FSM_sequential_state_reg[2]/C

Slack:                    inf
  Source:                 up
                            (input port)
  Destination:            debounce_up/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.789ns  (logic 0.299ns (37.859%)  route 0.490ns (62.141%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  up (IN)
                         net (fo=0)                   0.000     0.000    up
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 r  up_IBUF_inst/O
                         net (fo=4, routed)           0.490     0.744    debounce_up/up_IBUF
    SLICE_X2Y89          LUT5 (Prop_lut5_I3_O)        0.045     0.789 r  debounce_up/FSM_sequential_state[1]_i_1__0/O
                         net (fo=1, routed)           0.000     0.789    debounce_up/FSM_sequential_state[1]_i_1__0_n_0
    SLICE_X2Y89          FDRE                                         r  debounce_up/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=246, routed)         0.875     2.040    debounce_up/clk_100MHz_IBUF_BUFG
    SLICE_X2Y89          FDRE                                         r  debounce_up/FSM_sequential_state_reg[1]/C

Slack:                    inf
  Source:                 lft
                            (input port)
  Destination:            debounce_left/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.797ns  (logic 0.301ns (37.711%)  route 0.497ns (62.289%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 r  lft (IN)
                         net (fo=0)                   0.000     0.000    lft
    P17                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  lft_IBUF_inst/O
                         net (fo=4, routed)           0.497     0.752    debounce_left/lft_IBUF
    SLICE_X4Y82          LUT5 (Prop_lut5_I3_O)        0.045     0.797 r  debounce_left/FSM_sequential_state[0]_i_1__3/O
                         net (fo=1, routed)           0.000     0.797    debounce_left/FSM_sequential_state[0]_i_1__3_n_0
    SLICE_X4Y82          FDRE                                         r  debounce_left/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=246, routed)         0.866     2.031    debounce_left/clk_100MHz_IBUF_BUFG
    SLICE_X4Y82          FDRE                                         r  debounce_left/FSM_sequential_state_reg[0]/C

Slack:                    inf
  Source:                 rght
                            (input port)
  Destination:            debounce_right/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.816ns  (logic 0.280ns (34.364%)  route 0.536ns (65.636%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 r  rght (IN)
                         net (fo=0)                   0.000     0.000    rght
    M17                  IBUF (Prop_ibuf_I_O)         0.235     0.235 r  rght_IBUF_inst/O
                         net (fo=4, routed)           0.536     0.771    debounce_right/rght_IBUF
    SLICE_X0Y89          LUT5 (Prop_lut5_I3_O)        0.045     0.816 r  debounce_right/FSM_sequential_state[0]_i_1__2/O
                         net (fo=1, routed)           0.000     0.816    debounce_right/FSM_sequential_state[0]_i_1__2_n_0
    SLICE_X0Y89          FDRE                                         r  debounce_right/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=246, routed)         0.875     2.040    debounce_right/clk_100MHz_IBUF_BUFG
    SLICE_X0Y89          FDRE                                         r  debounce_right/FSM_sequential_state_reg[0]/C

Slack:                    inf
  Source:                 up
                            (input port)
  Destination:            debounce_up/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.849ns  (logic 0.299ns (35.182%)  route 0.550ns (64.818%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  up (IN)
                         net (fo=0)                   0.000     0.000    up
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 r  up_IBUF_inst/O
                         net (fo=4, routed)           0.550     0.804    debounce_up/up_IBUF
    SLICE_X2Y89          LUT5 (Prop_lut5_I3_O)        0.045     0.849 r  debounce_up/FSM_sequential_state[0]_i_1__0/O
                         net (fo=1, routed)           0.000     0.849    debounce_up/FSM_sequential_state[0]_i_1__0_n_0
    SLICE_X2Y89          FDRE                                         r  debounce_up/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=246, routed)         0.875     2.040    debounce_up/clk_100MHz_IBUF_BUFG
    SLICE_X2Y89          FDRE                                         r  debounce_up/FSM_sequential_state_reg[0]/C

Slack:                    inf
  Source:                 lft
                            (input port)
  Destination:            debounce_left/FSM_sequential_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.857ns  (logic 0.299ns (34.870%)  route 0.558ns (65.130%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 f  lft (IN)
                         net (fo=0)                   0.000     0.000    lft
    P17                  IBUF (Prop_ibuf_I_O)         0.256     0.256 f  lft_IBUF_inst/O
                         net (fo=4, routed)           0.558     0.814    debounce_left/lft_IBUF
    SLICE_X4Y82          LUT5 (Prop_lut5_I3_O)        0.043     0.857 r  debounce_left/FSM_sequential_state[2]_i_1__3/O
                         net (fo=1, routed)           0.000     0.857    debounce_left/FSM_sequential_state[2]_i_1__3_n_0
    SLICE_X4Y82          FDRE                                         r  debounce_left/FSM_sequential_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=246, routed)         0.866     2.031    debounce_left/clk_100MHz_IBUF_BUFG
    SLICE_X4Y82          FDRE                                         r  debounce_left/FSM_sequential_state_reg[2]/C





