// Seed: 2680965509
module module_0 (
    input wire id_0
    , id_2
);
  wire id_3, id_4;
  assign id_2 = 1'd0;
endmodule
module module_1 (
    input wand id_0,
    output tri0 id_1,
    input tri0 id_2,
    input uwire id_3,
    output tri id_4,
    input logic id_5,
    input wor id_6,
    output supply1 id_7
);
  reg id_9;
  module_0(
      id_3
  );
  always @(*) begin
    if (1) begin
      $display(1, 1, 1, 1, id_3, 1);
      id_9 <= id_5;
    end
  end
endmodule
