/***ç›?æ ?***/
//é€šè¿‡ç±»ä¼¼spiåè??æ§åˆ¶å†…éƒ¨å¯„å­˜å™?
//ä¸‰ä¸ªioå¼•è„š  sck sda cs
/******ç¨‹åºè®¾è??*******/
//csç‰‡é€? ä½ç”µå¹³æœ‰æ•?
//sckæ—¶é’Ÿ ä¸Šå‡æ²¿æœ‰æ•? å°†sdaæ•°æ®é‡‡é›†åˆ°å†…éƒ?
//csä¸Šå‡æ²? å°†å¯„å­˜å™¨ç§»ä½åˆ°å®é™…å¯„å­˜å™¨

module spi_interface (
    input wire sck,
    input wire sda,
    input wire cs,

    output reg[ 23 : 0 ] data_,
	 output reg[23 : 0] data_reg
);



    /*reg command1[ 7 : 0] = 8'h01;
    reg command2[ 7 : 0] = 8'h02;
    reg command3[ 7 : 0] = 8'h03;
    reg command4[ 7 : 0] = 8'h04;
    reg command5[ 7 : 0] = 8'h05;*/


always @(posedge sck) begin

    if(cs == 1'b0) begin
            data_reg[ 23 : 1 ] = data_reg[ 22 : 0 ];
            data_reg[0]   = sda;
    end
	 
	 if(cs == 1'b1) begin
		data_[ 23 : 0] <= data_reg [ 23 : 0 ];	 
	 end
end

endmodule
