Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> Reading design: circuit_mem_reg.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "circuit_mem_reg.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "circuit_mem_reg"
Output Format                      : NGC
Target Device                      : xc7a100t-3-csg324

---- Source Options
Top Module Name                    : circuit_mem_reg
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "C:\Users\r_bor\Desktop\Proiect\mem+reg\memorie_registru32bits_intermediar\debouncer_ileana.vhd" into library work
Parsing entity <debouncer>.
Parsing architecture <Behavioral> of entity <debouncer>.
Parsing VHDL file "C:\Users\r_bor\Desktop\Proiect\mem+reg\stack.vhd" into library work
Parsing entity <stack>.
Parsing architecture <Behavioral> of entity <stack>.
Parsing VHDL file "C:\Users\r_bor\Desktop\Proiect\mem+reg\memorie_registru32bits_intermediar\ssd.vhd" into library work
Parsing entity <ssd>.
Parsing architecture <Behavioral> of entity <ssd>.
Parsing VHDL file "C:\Users\r_bor\Desktop\Proiect\mem+reg\memorie_registru32bits_intermediar\PS2_Receiver.vhd" into library work
Parsing entity <PS2Receiver>.
Parsing architecture <Behavioral> of entity <ps2receiver>.
Parsing VHDL file "C:\Users\r_bor\Desktop\Proiect\mem+reg\memorie_registru32bits_intermediar\memorie_registru32bits_intermediar.vhd" into library work
Parsing entity <circuit_mem_reg>.
Parsing architecture <Behavioral> of entity <circuit_mem_reg>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <circuit_mem_reg> (architecture <Behavioral>) from library <work>.

Elaborating entity <PS2Receiver> (architecture <Behavioral>) from library <work>.

Elaborating entity <debouncer> (architecture <Behavioral>) from library <work>.
WARNING:HDLCompiler:92 - "C:\Users\r_bor\Desktop\Proiect\mem+reg\memorie_registru32bits_intermediar\memorie_registru32bits_intermediar.vhd" Line 106: codu_cifrei should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\r_bor\Desktop\Proiect\mem+reg\memorie_registru32bits_intermediar\memorie_registru32bits_intermediar.vhd" Line 112: codu_cifrei should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\r_bor\Desktop\Proiect\mem+reg\memorie_registru32bits_intermediar\memorie_registru32bits_intermediar.vhd" Line 114: codu_cifrei should be on the sensitivity list of the process

Elaborating entity <stack> (architecture <Behavioral>) from library <work>.
WARNING:HDLCompiler:92 - "C:\Users\r_bor\Desktop\Proiect\mem+reg\stack.vhd" Line 105: stocare should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\r_bor\Desktop\Proiect\mem+reg\stack.vhd" Line 106: stocare should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\r_bor\Desktop\Proiect\mem+reg\stack.vhd" Line 107: stocare should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\r_bor\Desktop\Proiect\mem+reg\stack.vhd" Line 108: stocare should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\r_bor\Desktop\Proiect\mem+reg\stack.vhd" Line 109: stocare should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\r_bor\Desktop\Proiect\mem+reg\stack.vhd" Line 110: stocare should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\r_bor\Desktop\Proiect\mem+reg\stack.vhd" Line 111: stocare should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\r_bor\Desktop\Proiect\mem+reg\stack.vhd" Line 112: stocare should be on the sensitivity list of the process

Elaborating entity <ssd> (architecture <Behavioral>) from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <circuit_mem_reg>.
    Related source file is "C:\Users\r_bor\Desktop\Proiect\mem+reg\memorie_registru32bits_intermediar\memorie_registru32bits_intermediar.vhd".
    Summary:
	inferred   1 Multiplexer(s).
Unit <circuit_mem_reg> synthesized.

Synthesizing Unit <PS2Receiver>.
    Related source file is "C:\Users\r_bor\Desktop\Proiect\mem+reg\memorie_registru32bits_intermediar\PS2_Receiver.vhd".
    Found 1-bit register for signal <flag>.
    Found 1-bit register for signal <fg>.
    Found 4-bit register for signal <cnt>.
    Found 24-bit register for signal <keycode>.
    Found 8-bit register for signal <dataprev>.
    Found 8-bit register for signal <datacur>.
    Found 4-bit adder for signal <cnt[3]_GND_7_o_add_3_OUT> created at line 81.
    Found 4-bit comparator greater for signal <cnt[3]_PWR_7_o_LessThan_3_o> created at line 80
    Found 8-bit comparator equal for signal <n0012> created at line 91
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  46 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred   7 Multiplexer(s).
Unit <PS2Receiver> synthesized.

Synthesizing Unit <debouncer>.
    Related source file is "C:\Users\r_bor\Desktop\Proiect\mem+reg\memorie_registru32bits_intermediar\debouncer_ileana.vhd".
    Found 1-bit register for signal <Q2>.
    Found 1-bit register for signal <Q3>.
    Found 1-bit register for signal <Q1>.
    Summary:
	inferred   3 D-type flip-flop(s).
Unit <debouncer> synthesized.

Synthesizing Unit <stack>.
    Related source file is "C:\Users\r_bor\Desktop\Proiect\mem+reg\stack.vhd".
    Found 8-bit register for signal <stocare<0>>.
    Found 8-bit register for signal <stocare<1>>.
    Found 8-bit register for signal <stocare<2>>.
    Found 8-bit register for signal <stocare<3>>.
    Found 8-bit register for signal <stocare<4>>.
    Found 8-bit register for signal <stocare<5>>.
    Found 8-bit register for signal <stocare<6>>.
    Found 8-bit register for signal <stocare<7>>.
    Found 8-bit register for signal <stocare<8>>.
    Found 8-bit register for signal <stocare<9>>.
    Found 8-bit register for signal <stocare<10>>.
    Found 8-bit register for signal <stocare<11>>.
    Found 8-bit register for signal <stocare<12>>.
    Found 8-bit register for signal <stocare<13>>.
    Found 8-bit register for signal <stocare<14>>.
    Found 8-bit register for signal <stocare<15>>.
    Found 4-bit register for signal <ptr>.
    Found 4-bit adder for signal <ptr_n[3]_GND_9_o_add_48_OUT> created at line 87.
    Found 4-bit subtractor for signal <GND_9_o_GND_9_o_sub_156_OUT<3:0>> created at line 66.
    Found 4-bit 4-to-1 multiplexer for signal <stack_op[1]_ptr_n[3]_wide_mux_287_OUT> created at line 63.
    Found 4-bit comparator greater for signal <ptr_n[3]_PWR_9_o_LessThan_24_o> created at line 77
    Found 4-bit comparator greater for signal <GND_9_o_ptr_n[3]_LessThan_25_o> created at line 77
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred 132 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred  49 Multiplexer(s).
Unit <stack> synthesized.

Synthesizing Unit <ssd>.
    Related source file is "C:\Users\r_bor\Desktop\Proiect\mem+reg\memorie_registru32bits_intermediar\ssd.vhd".
    Found 16-bit register for signal <numar>.
    Found 16-bit adder for signal <numar[15]_GND_10_o_add_0_OUT> created at line 62.
    Found 8x8-bit Read Only RAM for signal <anod>
    Found 256x7-bit Read Only RAM for signal <_n0324[0:6]>
    Found 1-bit 8-to-1 multiplexer for signal <catod<7>> created at line 89.
    Found 1-bit 8-to-1 multiplexer for signal <hex<7>> created at line 105.
    Found 1-bit 8-to-1 multiplexer for signal <hex<6>> created at line 105.
    Found 1-bit 8-to-1 multiplexer for signal <hex<5>> created at line 105.
    Found 1-bit 8-to-1 multiplexer for signal <hex<4>> created at line 105.
    Found 1-bit 8-to-1 multiplexer for signal <hex<3>> created at line 105.
    Found 1-bit 8-to-1 multiplexer for signal <hex<2>> created at line 105.
    Found 1-bit 8-to-1 multiplexer for signal <hex<1>> created at line 105.
    Found 1-bit 8-to-1 multiplexer for signal <hex<0>> created at line 105.
    Summary:
	inferred   2 RAM(s).
	inferred   1 Adder/Subtractor(s).
	inferred  16 D-type flip-flop(s).
	inferred   9 Multiplexer(s).
Unit <ssd> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 256x7-bit single-port Read Only RAM                   : 1
 8x8-bit single-port Read Only RAM                     : 1
# Adders/Subtractors                                   : 4
 16-bit adder                                          : 1
 4-bit adder                                           : 2
 4-bit subtractor                                      : 1
# Registers                                            : 30
 1-bit register                                        : 8
 16-bit register                                       : 1
 24-bit register                                       : 1
 4-bit register                                        : 2
 8-bit register                                        : 18
# Comparators                                          : 4
 4-bit comparator greater                              : 3
 8-bit comparator equal                                : 1
# Multiplexers                                         : 66
 1-bit 8-to-1 multiplexer                              : 9
 2-bit 2-to-1 multiplexer                              : 1
 4-bit 2-to-1 multiplexer                              : 7
 4-bit 4-to-1 multiplexer                              : 1
 8-bit 2-to-1 multiplexer                              : 48

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

INFO:Xst:2261 - The FF/Latch <keycode_0> in Unit <luam_codul> is equivalent to the following FF/Latch, which will be removed : <dataprev_0> 
INFO:Xst:2261 - The FF/Latch <keycode_1> in Unit <luam_codul> is equivalent to the following FF/Latch, which will be removed : <dataprev_1> 
INFO:Xst:2261 - The FF/Latch <keycode_2> in Unit <luam_codul> is equivalent to the following FF/Latch, which will be removed : <dataprev_2> 
INFO:Xst:2261 - The FF/Latch <keycode_3> in Unit <luam_codul> is equivalent to the following FF/Latch, which will be removed : <dataprev_3> 
INFO:Xst:2261 - The FF/Latch <keycode_4> in Unit <luam_codul> is equivalent to the following FF/Latch, which will be removed : <dataprev_4> 
INFO:Xst:2261 - The FF/Latch <keycode_5> in Unit <luam_codul> is equivalent to the following FF/Latch, which will be removed : <dataprev_5> 
INFO:Xst:2261 - The FF/Latch <keycode_6> in Unit <luam_codul> is equivalent to the following FF/Latch, which will be removed : <dataprev_6> 
INFO:Xst:2261 - The FF/Latch <keycode_7> in Unit <luam_codul> is equivalent to the following FF/Latch, which will be removed : <dataprev_7> 
WARNING:Xst:2677 - Node <keycode_8> of sequential type is unconnected in block <luam_codul>.
WARNING:Xst:2677 - Node <keycode_9> of sequential type is unconnected in block <luam_codul>.
WARNING:Xst:2677 - Node <keycode_10> of sequential type is unconnected in block <luam_codul>.
WARNING:Xst:2677 - Node <keycode_11> of sequential type is unconnected in block <luam_codul>.
WARNING:Xst:2677 - Node <keycode_12> of sequential type is unconnected in block <luam_codul>.
WARNING:Xst:2677 - Node <keycode_13> of sequential type is unconnected in block <luam_codul>.
WARNING:Xst:2677 - Node <keycode_14> of sequential type is unconnected in block <luam_codul>.
WARNING:Xst:2677 - Node <keycode_15> of sequential type is unconnected in block <luam_codul>.
WARNING:Xst:2677 - Node <keycode_16> of sequential type is unconnected in block <luam_codul>.
WARNING:Xst:2677 - Node <keycode_17> of sequential type is unconnected in block <luam_codul>.
WARNING:Xst:2677 - Node <keycode_18> of sequential type is unconnected in block <luam_codul>.
WARNING:Xst:2677 - Node <keycode_19> of sequential type is unconnected in block <luam_codul>.
WARNING:Xst:2677 - Node <keycode_20> of sequential type is unconnected in block <luam_codul>.
WARNING:Xst:2677 - Node <keycode_21> of sequential type is unconnected in block <luam_codul>.
WARNING:Xst:2677 - Node <keycode_22> of sequential type is unconnected in block <luam_codul>.
WARNING:Xst:2677 - Node <keycode_23> of sequential type is unconnected in block <luam_codul>.

Synthesizing (advanced) Unit <PS2Receiver>.
The following registers are absorbed into counter <cnt>: 1 register on signal <cnt>.
Unit <PS2Receiver> synthesized (advanced).

Synthesizing (advanced) Unit <ssd>.
The following registers are absorbed into counter <numar>: 1 register on signal <numar>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_anod> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 8-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <numar>         |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <anod>          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram__n0324[0:6]> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 7-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <hex>           |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <ssd> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 256x7-bit single-port distributed Read Only RAM       : 1
 8x8-bit single-port distributed Read Only RAM         : 1
# Adders/Subtractors                                   : 2
 4-bit adder                                           : 1
 4-bit subtractor                                      : 1
# Counters                                             : 2
 16-bit up counter                                     : 1
 4-bit up counter                                      : 1
# Registers                                            : 180
 Flip-Flops                                            : 180
# Comparators                                          : 4
 4-bit comparator greater                              : 3
 8-bit comparator equal                                : 1
# Multiplexers                                         : 107
 1-bit 2-to-1 multiplexer                              : 48
 1-bit 8-to-1 multiplexer                              : 9
 4-bit 2-to-1 multiplexer                              : 7
 4-bit 4-to-1 multiplexer                              : 1
 8-bit 2-to-1 multiplexer                              : 42

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
INFO:Xst:2261 - The FF/Latch <keycode_0> in Unit <PS2Receiver> is equivalent to the following FF/Latch, which will be removed : <dataprev_0> 
INFO:Xst:2261 - The FF/Latch <keycode_1> in Unit <PS2Receiver> is equivalent to the following FF/Latch, which will be removed : <dataprev_1> 
INFO:Xst:2261 - The FF/Latch <keycode_2> in Unit <PS2Receiver> is equivalent to the following FF/Latch, which will be removed : <dataprev_2> 
INFO:Xst:2261 - The FF/Latch <keycode_3> in Unit <PS2Receiver> is equivalent to the following FF/Latch, which will be removed : <dataprev_3> 
INFO:Xst:2261 - The FF/Latch <keycode_4> in Unit <PS2Receiver> is equivalent to the following FF/Latch, which will be removed : <dataprev_4> 
INFO:Xst:2261 - The FF/Latch <keycode_5> in Unit <PS2Receiver> is equivalent to the following FF/Latch, which will be removed : <dataprev_5> 
INFO:Xst:2261 - The FF/Latch <keycode_6> in Unit <PS2Receiver> is equivalent to the following FF/Latch, which will be removed : <dataprev_6> 
INFO:Xst:2261 - The FF/Latch <keycode_7> in Unit <PS2Receiver> is equivalent to the following FF/Latch, which will be removed : <dataprev_7> 

Optimizing unit <circuit_mem_reg> ...

Optimizing unit <PS2Receiver> ...

Optimizing unit <ssd> ...

Optimizing unit <stack> ...
WARNING:Xst:2677 - Node <luam_codul/keycode_23> of sequential type is unconnected in block <circuit_mem_reg>.
WARNING:Xst:2677 - Node <luam_codul/keycode_22> of sequential type is unconnected in block <circuit_mem_reg>.
WARNING:Xst:2677 - Node <luam_codul/keycode_21> of sequential type is unconnected in block <circuit_mem_reg>.
WARNING:Xst:2677 - Node <luam_codul/keycode_20> of sequential type is unconnected in block <circuit_mem_reg>.
WARNING:Xst:2677 - Node <luam_codul/keycode_19> of sequential type is unconnected in block <circuit_mem_reg>.
WARNING:Xst:2677 - Node <luam_codul/keycode_18> of sequential type is unconnected in block <circuit_mem_reg>.
WARNING:Xst:2677 - Node <luam_codul/keycode_17> of sequential type is unconnected in block <circuit_mem_reg>.
WARNING:Xst:2677 - Node <luam_codul/keycode_16> of sequential type is unconnected in block <circuit_mem_reg>.
WARNING:Xst:2677 - Node <luam_codul/keycode_15> of sequential type is unconnected in block <circuit_mem_reg>.
WARNING:Xst:2677 - Node <luam_codul/keycode_14> of sequential type is unconnected in block <circuit_mem_reg>.
WARNING:Xst:2677 - Node <luam_codul/keycode_13> of sequential type is unconnected in block <circuit_mem_reg>.
WARNING:Xst:2677 - Node <luam_codul/keycode_12> of sequential type is unconnected in block <circuit_mem_reg>.
WARNING:Xst:2677 - Node <luam_codul/keycode_11> of sequential type is unconnected in block <circuit_mem_reg>.
WARNING:Xst:2677 - Node <luam_codul/keycode_10> of sequential type is unconnected in block <circuit_mem_reg>.
WARNING:Xst:2677 - Node <luam_codul/keycode_9> of sequential type is unconnected in block <circuit_mem_reg>.
WARNING:Xst:2677 - Node <luam_codul/keycode_8> of sequential type is unconnected in block <circuit_mem_reg>.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block circuit_mem_reg, actual ratio is 0.
FlipFlop bagam_in_stack/ptr_0 has been replicated 1 time(s)
FlipFlop bagam_in_stack/ptr_1 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 178
 Flip-Flops                                            : 178

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : circuit_mem_reg.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 363
#      GND                         : 1
#      INV                         : 2
#      LUT1                        : 15
#      LUT2                        : 10
#      LUT3                        : 17
#      LUT4                        : 68
#      LUT5                        : 46
#      LUT6                        : 164
#      MUXCY                       : 15
#      MUXF7                       : 8
#      VCC                         : 1
#      XORCY                       : 16
# FlipFlops/Latches                : 178
#      FD                          : 22
#      FD_1                        : 2
#      FDE                         : 8
#      FDE_1                       : 8
#      FDR                         : 6
#      FDRE                        : 4
#      FDSE                        : 128
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 18
#      IBUF                        : 2
#      OBUF                        : 16

Device utilization summary:
---------------------------

Selected Device : 7a100tcsg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:             178  out of  126800     0%  
 Number of Slice LUTs:                  322  out of  63400     0%  
    Number used as Logic:               322  out of  63400     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    331
   Number with an unused Flip Flop:     153  out of    331    46%  
   Number with an unused LUT:             9  out of    331     2%  
   Number of fully used LUT-FF pairs:   169  out of    331    51%  
   Number of unique control sets:        22

IO Utilization: 
 Number of IOs:                          19
 Number of bonded IOBs:                  19  out of    210     9%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                2  out of     32     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-------------------------------------------------+------------------------------+-------+
Clock Signal                                     | Clock buffer(FF name)        | Load  |
-------------------------------------------------+------------------------------+-------+
luam_codul/kclkf_inv(luam_codul/kclkf_inv1:O)    | NONE(*)(luam_codul/cnt_3)    | 4     |
clk                                              | BUFGP                        | 22    |
luam_codul/flag                                  | NONE(luam_codul/keycode_7)   | 8     |
luam_codul/kclkf(luam_codul/DEBOUNCE/buton_db1:O)| NONE(*)(luam_codul/datacur_7)| 10    |
luam_codul/fg                                    | BUFG                         | 134   |
-------------------------------------------------+------------------------------+-------+
(*) These 2 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 2.642ns (Maximum Frequency: 378.515MHz)
   Minimum input arrival time before clock: 0.288ns
   Maximum output required time after clock: 3.340ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'luam_codul/kclkf_inv'
  Clock period: 1.713ns (frequency: 583.907MHz)
  Total number of paths / destination ports: 38 / 12
-------------------------------------------------------------------------
Delay:               1.713ns (Levels of Logic = 1)
  Source:            luam_codul/cnt_2 (FF)
  Destination:       luam_codul/cnt_3 (FF)
  Source Clock:      luam_codul/kclkf_inv rising
  Destination Clock: luam_codul/kclkf_inv rising

  Data Path: luam_codul/cnt_2 to luam_codul/cnt_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q            13   0.361   0.612  luam_codul/cnt_2 (luam_codul/cnt_2)
     LUT4:I0->O            4   0.097   0.293  luam_codul/_n00421 (luam_codul/_n0042)
     FDRE:R                    0.349          luam_codul/cnt_0
    ----------------------------------------
    Total                      1.713ns (0.807ns logic, 0.906ns route)
                                       (47.1% logic, 52.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 1.806ns (frequency: 553.618MHz)
  Total number of paths / destination ports: 140 / 20
-------------------------------------------------------------------------
Delay:               1.806ns (Levels of Logic = 17)
  Source:            afisare_numere/numar_0 (FF)
  Destination:       afisare_numere/numar_15 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: afisare_numere/numar_0 to afisare_numere/numar_15
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.361   0.279  afisare_numere/numar_0 (afisare_numere/numar_0)
     INV:I->O              1   0.113   0.000  afisare_numere/Mcount_numar_lut<0>_INV_0 (afisare_numere/Mcount_numar_lut<0>)
     MUXCY:S->O            1   0.353   0.000  afisare_numere/Mcount_numar_cy<0> (afisare_numere/Mcount_numar_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  afisare_numere/Mcount_numar_cy<1> (afisare_numere/Mcount_numar_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  afisare_numere/Mcount_numar_cy<2> (afisare_numere/Mcount_numar_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  afisare_numere/Mcount_numar_cy<3> (afisare_numere/Mcount_numar_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  afisare_numere/Mcount_numar_cy<4> (afisare_numere/Mcount_numar_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  afisare_numere/Mcount_numar_cy<5> (afisare_numere/Mcount_numar_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  afisare_numere/Mcount_numar_cy<6> (afisare_numere/Mcount_numar_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  afisare_numere/Mcount_numar_cy<7> (afisare_numere/Mcount_numar_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  afisare_numere/Mcount_numar_cy<8> (afisare_numere/Mcount_numar_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  afisare_numere/Mcount_numar_cy<9> (afisare_numere/Mcount_numar_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  afisare_numere/Mcount_numar_cy<10> (afisare_numere/Mcount_numar_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  afisare_numere/Mcount_numar_cy<11> (afisare_numere/Mcount_numar_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  afisare_numere/Mcount_numar_cy<12> (afisare_numere/Mcount_numar_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  afisare_numere/Mcount_numar_cy<13> (afisare_numere/Mcount_numar_cy<13>)
     MUXCY:CI->O           0   0.023   0.000  afisare_numere/Mcount_numar_cy<14> (afisare_numere/Mcount_numar_cy<14>)
     XORCY:CI->O           1   0.370   0.000  afisare_numere/Mcount_numar_xor<15> (afisare_numere/Result<15>)
     FD:D                      0.008          afisare_numere/numar_15
    ----------------------------------------
    Total                      1.806ns (1.527ns logic, 0.279ns route)
                                       (84.5% logic, 15.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'luam_codul/flag'
  Clock period: 2.033ns (frequency: 491.787MHz)
  Total number of paths / destination ports: 64 / 8
-------------------------------------------------------------------------
Delay:               2.033ns (Levels of Logic = 2)
  Source:            luam_codul/keycode_7 (FF)
  Destination:       luam_codul/keycode_7 (FF)
  Source Clock:      luam_codul/flag rising
  Destination Clock: luam_codul/flag rising

  Data Path: luam_codul/keycode_7 to luam_codul/keycode_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             19   0.361   0.777  luam_codul/keycode_7 (luam_codul/keycode_7)
     LUT6:I0->O            1   0.097   0.295  luam_codul/n0012_inv5_SW0 (N87)
     LUT6:I5->O            8   0.097   0.311  luam_codul/n0012_inv5 (luam_codul/n0012_inv)
     FDE:CE                    0.095          luam_codul/keycode_0
    ----------------------------------------
    Total                      2.033ns (0.650ns logic, 1.383ns route)
                                       (32.0% logic, 68.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'luam_codul/kclkf'
  Clock period: 1.194ns (frequency: 837.802MHz)
  Total number of paths / destination ports: 10 / 10
-------------------------------------------------------------------------
Delay:               1.194ns (Levels of Logic = 1)
  Source:            luam_codul/flag (FF)
  Destination:       luam_codul/flag (FF)
  Source Clock:      luam_codul/kclkf falling
  Destination Clock: luam_codul/kclkf falling

  Data Path: luam_codul/flag to luam_codul/flag
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD_1:C->Q            10   0.364   0.725  luam_codul/flag (luam_codul/flag)
     LUT5:I0->O            1   0.097   0.000  luam_codul/flag_rstpot (luam_codul/flag_rstpot)
     FD_1:D                    0.008          luam_codul/flag
    ----------------------------------------
    Total                      1.194ns (0.469ns logic, 0.725ns route)
                                       (39.3% logic, 60.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'luam_codul/fg'
  Clock period: 2.642ns (frequency: 378.515MHz)
  Total number of paths / destination ports: 5363 / 254
-------------------------------------------------------------------------
Delay:               2.642ns (Levels of Logic = 3)
  Source:            bagam_in_stack/stocare_15_6 (FF)
  Destination:       bagam_in_stack/stocare_0_7 (FF)
  Source Clock:      luam_codul/fg rising
  Destination Clock: luam_codul/fg rising

  Data Path: bagam_in_stack/stocare_15_6 to bagam_in_stack/stocare_0_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDSE:C->Q             3   0.361   0.703  bagam_in_stack/stocare_15_6 (bagam_in_stack/stocare_15_6)
     LUT6:I0->O            3   0.097   0.566  bagam_in_stack/_n0844_inv21 (bagam_in_stack/_n0844_inv21)
     LUT6:I2->O            5   0.097   0.314  bagam_in_stack/_n0844_inv23 (bagam_in_stack/_n0844_inv2)
     LUT5:I4->O            8   0.097   0.311  bagam_in_stack/_n0844_inv4 (bagam_in_stack/_n0844_inv)
     FDSE:CE                   0.095          bagam_in_stack/stocare_4_0
    ----------------------------------------
    Total                      2.642ns (0.747ns logic, 1.895ns route)
                                       (28.3% logic, 71.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              0.288ns (Levels of Logic = 1)
  Source:            ps2_clk (PAD)
  Destination:       luam_codul/DEBOUNCE/Q1 (FF)
  Destination Clock: clk rising

  Data Path: ps2_clk to luam_codul/DEBOUNCE/Q1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   0.001   0.279  ps2_clk_IBUF (ps2_clk_IBUF)
     FD:D                      0.008          luam_codul/DEBOUNCE/Q1
    ----------------------------------------
    Total                      0.288ns (0.009ns logic, 0.279ns route)
                                       (3.1% logic, 96.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'luam_codul/fg'
  Total number of paths / destination ports: 1011 / 8
-------------------------------------------------------------------------
Offset:              3.105ns (Levels of Logic = 5)
  Source:            bagam_in_stack/stocare_5_1 (FF)
  Destination:       catod<6> (PAD)
  Source Clock:      luam_codul/fg rising

  Data Path: bagam_in_stack/stocare_5_1 to catod<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDSE:C->Q             3   0.361   0.566  bagam_in_stack/stocare_5_1 (bagam_in_stack/stocare_5_1)
     LUT6:I2->O            1   0.097   0.000  afisare_numere/Mmux_hex<1>_4 (afisare_numere/Mmux_hex<1>_4)
     MUXF7:I0->O          21   0.277   0.774  afisare_numere/Mmux_hex<1>_2_f7 (afisare_numere/hex<1>)
     LUT5:I0->O            1   0.097   0.556  afisare_numere_Mram__n0324[0:6]2011_SW2 (afisare_numere_N10)
     LUT6:I2->O            1   0.097   0.279  afisare_numere_Mram__n0324[0:6]2011 (catod_6_OBUF)
     OBUF:I->O                 0.000          catod_6_OBUF (catod<6>)
    ----------------------------------------
    Total                      3.105ns (0.929ns logic, 2.176ns route)
                                       (29.9% logic, 70.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 657 / 16
-------------------------------------------------------------------------
Offset:              3.340ns (Levels of Logic = 5)
  Source:            afisare_numere/numar_14 (FF)
  Destination:       catod<6> (PAD)
  Source Clock:      clk rising

  Data Path: afisare_numere/numar_14 to catod<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              26   0.361   0.799  afisare_numere/numar_14 (afisare_numere/numar_14)
     LUT6:I0->O            1   0.097   0.000  afisare_numere/Mmux_hex<3>_3 (afisare_numere/Mmux_hex<3>_3)
     MUXF7:I1->O          21   0.279   0.774  afisare_numere/Mmux_hex<3>_2_f7 (afisare_numere/hex<3>)
     LUT5:I0->O            1   0.097   0.556  afisare_numere_Mram__n0324[0:6]211_SW2 (afisare_numere_N21)
     LUT6:I2->O            1   0.097   0.279  afisare_numere_Mram__n0324[0:6]211 (catod_0_OBUF)
     OBUF:I->O                 0.000          catod_0_OBUF (catod<0>)
    ----------------------------------------
    Total                      3.340ns (0.931ns logic, 2.409ns route)
                                       (27.9% logic, 72.1% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    1.806|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock luam_codul/fg
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
luam_codul/fg  |    2.642|         |         |         |
luam_codul/flag|    4.116|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock luam_codul/flag
----------------+---------+---------+---------+---------+
                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------+---------+---------+---------+---------+
luam_codul/flag |    2.033|         |         |         |
luam_codul/kclkf|         |    2.047|         |         |
----------------+---------+---------+---------+---------+

Clock to Setup on destination clock luam_codul/kclkf
--------------------+---------+---------+---------+---------+
                    | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock        |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------+---------+---------+---------+---------+
clk                 |         |         |    1.438|         |
luam_codul/kclkf    |         |         |    1.194|         |
luam_codul/kclkf_inv|         |         |    1.624|         |
--------------------+---------+---------+---------+---------+

Clock to Setup on destination clock luam_codul/kclkf_inv
--------------------+---------+---------+---------+---------+
                    | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock        |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------+---------+---------+---------+---------+
luam_codul/kclkf_inv|    1.713|         |         |         |
--------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 7.00 secs
Total CPU time to Xst completion: 7.43 secs
 
--> 

Total memory usage is 4618856 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   43 (   0 filtered)
Number of infos    :   19 (   0 filtered)

