{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1656702361957 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1656702361970 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jul 01 15:06:01 2022 " "Processing started: Fri Jul 01 15:06:01 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1656702361970 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656702361970 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab1 -c lab1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab1 -c lab1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656702361971 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1656702363016 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1656702363016 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lab1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lab1-arch " "Found design unit 1: lab1-arch" {  } { { "lab1.vhd" "" { Text "C:/Users/bhave/Documents/Github Projects/Digital Systems/synchronous counter/lab1.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656702393484 ""} { "Info" "ISGN_ENTITY_NAME" "1 lab1 " "Found entity 1: lab1" {  } { { "lab1.vhd" "" { Text "C:/Users/bhave/Documents/Github Projects/Digital Systems/synchronous counter/lab1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656702393484 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656702393484 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab1 " "Elaborating entity \"lab1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1656702393590 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "max_count_2 lab1.vhd(20) " "Verilog HDL or VHDL warning at lab1.vhd(20): object \"max_count_2\" assigned a value but never read" {  } { { "lab1.vhd" "" { Text "C:/Users/bhave/Documents/Github Projects/Digital Systems/synchronous counter/lab1.vhd" 20 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1656702393595 "|lab1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "max_count lab1.vhd(22) " "VHDL Process Statement warning at lab1.vhd(22): signal \"max_count\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lab1.vhd" "" { Text "C:/Users/bhave/Documents/Github Projects/Digital Systems/synchronous counter/lab1.vhd" 22 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1656702393596 "|lab1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count lab1.vhd(34) " "VHDL Process Statement warning at lab1.vhd(34): signal \"count\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lab1.vhd" "" { Text "C:/Users/bhave/Documents/Github Projects/Digital Systems/synchronous counter/lab1.vhd" 34 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1656702393597 "|lab1"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1656702395403 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1656702396184 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656702396184 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "16 " "Design contains 16 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "max_count\[0\] " "No output dependent on input pin \"max_count\[0\]\"" {  } { { "lab1.vhd" "" { Text "C:/Users/bhave/Documents/Github Projects/Digital Systems/synchronous counter/lab1.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1656702396320 "|lab1|max_count[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "max_count\[1\] " "No output dependent on input pin \"max_count\[1\]\"" {  } { { "lab1.vhd" "" { Text "C:/Users/bhave/Documents/Github Projects/Digital Systems/synchronous counter/lab1.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1656702396320 "|lab1|max_count[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "max_count\[2\] " "No output dependent on input pin \"max_count\[2\]\"" {  } { { "lab1.vhd" "" { Text "C:/Users/bhave/Documents/Github Projects/Digital Systems/synchronous counter/lab1.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1656702396320 "|lab1|max_count[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "max_count\[3\] " "No output dependent on input pin \"max_count\[3\]\"" {  } { { "lab1.vhd" "" { Text "C:/Users/bhave/Documents/Github Projects/Digital Systems/synchronous counter/lab1.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1656702396320 "|lab1|max_count[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "max_count\[4\] " "No output dependent on input pin \"max_count\[4\]\"" {  } { { "lab1.vhd" "" { Text "C:/Users/bhave/Documents/Github Projects/Digital Systems/synchronous counter/lab1.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1656702396320 "|lab1|max_count[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "max_count\[5\] " "No output dependent on input pin \"max_count\[5\]\"" {  } { { "lab1.vhd" "" { Text "C:/Users/bhave/Documents/Github Projects/Digital Systems/synchronous counter/lab1.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1656702396320 "|lab1|max_count[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "max_count\[6\] " "No output dependent on input pin \"max_count\[6\]\"" {  } { { "lab1.vhd" "" { Text "C:/Users/bhave/Documents/Github Projects/Digital Systems/synchronous counter/lab1.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1656702396320 "|lab1|max_count[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "max_count\[7\] " "No output dependent on input pin \"max_count\[7\]\"" {  } { { "lab1.vhd" "" { Text "C:/Users/bhave/Documents/Github Projects/Digital Systems/synchronous counter/lab1.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1656702396320 "|lab1|max_count[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "max_count\[8\] " "No output dependent on input pin \"max_count\[8\]\"" {  } { { "lab1.vhd" "" { Text "C:/Users/bhave/Documents/Github Projects/Digital Systems/synchronous counter/lab1.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1656702396320 "|lab1|max_count[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "max_count\[9\] " "No output dependent on input pin \"max_count\[9\]\"" {  } { { "lab1.vhd" "" { Text "C:/Users/bhave/Documents/Github Projects/Digital Systems/synchronous counter/lab1.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1656702396320 "|lab1|max_count[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "max_count\[10\] " "No output dependent on input pin \"max_count\[10\]\"" {  } { { "lab1.vhd" "" { Text "C:/Users/bhave/Documents/Github Projects/Digital Systems/synchronous counter/lab1.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1656702396320 "|lab1|max_count[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "max_count\[11\] " "No output dependent on input pin \"max_count\[11\]\"" {  } { { "lab1.vhd" "" { Text "C:/Users/bhave/Documents/Github Projects/Digital Systems/synchronous counter/lab1.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1656702396320 "|lab1|max_count[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "max_count\[12\] " "No output dependent on input pin \"max_count\[12\]\"" {  } { { "lab1.vhd" "" { Text "C:/Users/bhave/Documents/Github Projects/Digital Systems/synchronous counter/lab1.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1656702396320 "|lab1|max_count[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "max_count\[13\] " "No output dependent on input pin \"max_count\[13\]\"" {  } { { "lab1.vhd" "" { Text "C:/Users/bhave/Documents/Github Projects/Digital Systems/synchronous counter/lab1.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1656702396320 "|lab1|max_count[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "max_count\[14\] " "No output dependent on input pin \"max_count\[14\]\"" {  } { { "lab1.vhd" "" { Text "C:/Users/bhave/Documents/Github Projects/Digital Systems/synchronous counter/lab1.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1656702396320 "|lab1|max_count[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "max_count\[15\] " "No output dependent on input pin \"max_count\[15\]\"" {  } { { "lab1.vhd" "" { Text "C:/Users/bhave/Documents/Github Projects/Digital Systems/synchronous counter/lab1.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1656702396320 "|lab1|max_count[15]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1656702396320 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "53 " "Implemented 53 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "20 " "Implemented 20 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1656702396326 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1656702396326 ""} { "Info" "ICUT_CUT_TM_LCELLS" "17 " "Implemented 17 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1656702396326 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1656702396326 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 21 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 21 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4863 " "Peak virtual memory: 4863 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1656702396373 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jul 01 15:06:36 2022 " "Processing ended: Fri Jul 01 15:06:36 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1656702396373 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:35 " "Elapsed time: 00:00:35" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1656702396373 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:14 " "Total CPU time (on all processors): 00:01:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1656702396373 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1656702396373 ""}
