// Seed: 2738237500
module module_0;
  wor id_2 = 1;
  module_2 modCall_1 (
      id_2,
      id_2,
      id_2,
      id_2,
      id_2,
      id_2,
      id_2,
      id_2,
      id_2,
      id_2,
      id_2,
      id_2,
      id_2
  );
  always @(posedge id_2 !== id_2 or posedge 1) begin : LABEL_0
    wait (!1);
  end
  initial begin : LABEL_0
    id_2 = 1;
    id_1[1] <= 1;
  end
endmodule
module module_1 (
    input  tri   id_0,
    input  uwire id_1,
    input  uwire id_2,
    output tri   id_3,
    input  tri0  id_4,
    output tri1  id_5,
    output tri0  id_6
);
  initial $display(id_0);
  module_0 modCall_1 ();
  assign modCall_1.id_2 = 0;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  input wire id_13;
  inout wire id_12;
  output wire id_11;
  input wire id_10;
  inout wire id_9;
  output wire id_8;
  output wire id_7;
  output wire id_6;
  inout wire id_5;
  inout wire id_4;
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_14;
endmodule
