
../repos/charybdis/bandb/.libs/bantool:     file format elf32-littlearm


Disassembly of section .init:

000110a4 <.init>:
   110a4:	push	{r3, lr}
   110a8:	bl	11434 <fputs@plt+0x4c>
   110ac:	pop	{r3, pc}

Disassembly of section .plt:

000110b0 <rb_sleep@plt-0x14>:
   110b0:	push	{lr}		; (str lr, [sp, #-4]!)
   110b4:	ldr	lr, [pc, #4]	; 110c0 <rb_sleep@plt-0x4>
   110b8:	add	lr, pc, lr
   110bc:	ldr	pc, [lr, #8]!
   110c0:	andeq	r2, r9, r0, asr #30

000110c4 <rb_sleep@plt>:
   110c4:	add	ip, pc, #0, 12
   110c8:	add	ip, ip, #598016	; 0x92000
   110cc:	ldr	pc, [ip, #3904]!	; 0xf40

000110d0 <strerror@plt>:
   110d0:	add	ip, pc, #0, 12
   110d4:	add	ip, ip, #598016	; 0x92000
   110d8:	ldr	pc, [ip, #3896]!	; 0xf38

000110dc <mkdir@plt>:
   110dc:	add	ip, pc, #0, 12
   110e0:	add	ip, ip, #598016	; 0x92000
   110e4:	ldr	pc, [ip, #3888]!	; 0xf30

000110e8 <geteuid@plt>:
   110e8:	add	ip, pc, #0, 12
   110ec:	add	ip, ip, #598016	; 0x92000
   110f0:	ldr	pc, [ip, #3880]!	; 0xf28

000110f4 <abort@plt>:
   110f4:	add	ip, pc, #0, 12
   110f8:	add	ip, ip, #598016	; 0x92000
   110fc:	ldr	pc, [ip, #3872]!	; 0xf20

00011100 <localtime@plt>:
   11100:	add	ip, pc, #0, 12
   11104:	add	ip, ip, #598016	; 0x92000
   11108:	ldr	pc, [ip, #3864]!	; 0xf18

0001110c <memcmp@plt>:
   1110c:	add	ip, pc, #0, 12
   11110:	add	ip, ip, #598016	; 0x92000
   11114:	ldr	pc, [ip, #3856]!	; 0xf10

00011118 <sysconf@plt>:
   11118:	add	ip, pc, #0, 12
   1111c:	add	ip, ip, #598016	; 0x92000
   11120:	ldr	pc, [ip, #3848]!	; 0xf08

00011124 <__libc_start_main@plt>:
   11124:	add	ip, pc, #0, 12
   11128:	add	ip, ip, #598016	; 0x92000
   1112c:	ldr	pc, [ip, #3840]!	; 0xf00

00011130 <mremap@plt>:
   11130:	add	ip, pc, #0, 12
   11134:	add	ip, ip, #598016	; 0x92000
   11138:	ldr	pc, [ip, #3832]!	; 0xef8

0001113c <__gmon_start__@plt>:
   1113c:	add	ip, pc, #0, 12
   11140:	add	ip, ip, #598016	; 0x92000
   11144:	ldr	pc, [ip, #3824]!	; 0xef0

00011148 <vsnprintf@plt>:
   11148:	add	ip, pc, #0, 12
   1114c:	add	ip, ip, #598016	; 0x92000
   11150:	ldr	pc, [ip, #3816]!	; 0xee8

00011154 <fclose@plt>:
   11154:	add	ip, pc, #0, 12
   11158:	add	ip, ip, #598016	; 0x92000
   1115c:	ldr	pc, [ip, #3808]!	; 0xee0

00011160 <getenv@plt>:
   11160:	add	ip, pc, #0, 12
   11164:	add	ip, ip, #598016	; 0x92000
   11168:	ldr	pc, [ip, #3800]!	; 0xed8

0001116c <strchr@plt>:
   1116c:	add	ip, pc, #0, 12
   11170:	add	ip, ip, #598016	; 0x92000
   11174:	ldr	pc, [ip, #3792]!	; 0xed0

00011178 <fchown@plt>:
   11178:	add	ip, pc, #0, 12
   1117c:	add	ip, ip, #598016	; 0x92000
   11180:	ldr	pc, [ip, #3784]!	; 0xec8

00011184 <calloc@plt>:
   11184:	add	ip, pc, #0, 12
   11188:	add	ip, ip, #598016	; 0x92000
   1118c:	ldr	pc, [ip, #3776]!	; 0xec0

00011190 <fopen@plt>:
   11190:	add	ip, pc, #0, 12
   11194:	add	ip, ip, #598016	; 0x92000
   11198:	ldr	pc, [ip, #3768]!	; 0xeb8

0001119c <memset@plt>:
   1119c:	add	ip, pc, #0, 12
   111a0:	add	ip, ip, #598016	; 0x92000
   111a4:	ldr	pc, [ip, #3760]!	; 0xeb0

000111a8 <fsync@plt>:
   111a8:	add	ip, pc, #0, 12
   111ac:	add	ip, ip, #598016	; 0x92000
   111b0:	ldr	pc, [ip, #3752]!	; 0xea8

000111b4 <__fxstat64@plt>:
   111b4:	add	ip, pc, #0, 12
   111b8:	add	ip, ip, #598016	; 0x92000
   111bc:	ldr	pc, [ip, #3744]!	; 0xea0

000111c0 <fgets_unlocked@plt>:
   111c0:	add	ip, pc, #0, 12
   111c4:	add	ip, ip, #598016	; 0x92000
   111c8:	ldr	pc, [ip, #3736]!	; 0xe98

000111cc <rb_strlcpy@plt>:
   111cc:	add	ip, pc, #0, 12
   111d0:	add	ip, ip, #598016	; 0x92000
   111d4:	ldr	pc, [ip, #3728]!	; 0xe90

000111d8 <free@plt>:
   111d8:	add	ip, pc, #0, 12
   111dc:	add	ip, ip, #598016	; 0x92000
   111e0:	ldr	pc, [ip, #3720]!	; 0xe88

000111e4 <read@plt>:
   111e4:	add	ip, pc, #0, 12
   111e8:	add	ip, ip, #598016	; 0x92000
   111ec:	ldr	pc, [ip, #3712]!	; 0xe80

000111f0 <write@plt>:
   111f0:	add	ip, pc, #0, 12
   111f4:	add	ip, ip, #598016	; 0x92000
   111f8:	ldr	pc, [ip, #3704]!	; 0xe78

000111fc <access@plt>:
   111fc:	add	ip, pc, #0, 12
   11200:	add	ip, ip, #598016	; 0x92000
   11204:	ldr	pc, [ip, #3696]!	; 0xe70

00011208 <gettimeofday@plt>:
   11208:	add	ip, pc, #0, 12
   1120c:	add	ip, ip, #598016	; 0x92000
   11210:	ldr	pc, [ip, #3688]!	; 0xe68

00011214 <fflush@plt>:
   11214:	add	ip, pc, #0, 12
   11218:	add	ip, ip, #598016	; 0x92000
   1121c:	ldr	pc, [ip, #3680]!	; 0xe60

00011220 <strlen@plt>:
   11220:	add	ip, pc, #0, 12
   11224:	add	ip, ip, #598016	; 0x92000
   11228:	ldr	pc, [ip, #3672]!	; 0xe58

0001122c <unlink@plt>:
   1122c:	add	ip, pc, #0, 12
   11230:	add	ip, ip, #598016	; 0x92000
   11234:	ldr	pc, [ip, #3664]!	; 0xe50

00011238 <getopt@plt>:
   11238:	add	ip, pc, #0, 12
   1123c:	add	ip, ip, #598016	; 0x92000
   11240:	ldr	pc, [ip, #3656]!	; 0xe48

00011244 <memcpy@plt>:
   11244:	add	ip, pc, #0, 12
   11248:	add	ip, ip, #598016	; 0x92000
   1124c:	ldr	pc, [ip, #3648]!	; 0xe40

00011250 <bcmp@plt>:
   11250:	add	ip, pc, #0, 12
   11254:	add	ip, ip, #598016	; 0x92000
   11258:	ldr	pc, [ip, #3640]!	; 0xe38

0001125c <strtol@plt>:
   1125c:	add	ip, pc, #0, 12
   11260:	add	ip, ip, #598016	; 0x92000
   11264:	ldr	pc, [ip, #3632]!	; 0xe30

00011268 <open64@plt>:
   11268:	add	ip, pc, #0, 12
   1126c:	add	ip, ip, #598016	; 0x92000
   11270:	ldr	pc, [ip, #3624]!	; 0xe28

00011274 <raise@plt>:
   11274:	add	ip, pc, #0, 12
   11278:	add	ip, ip, #598016	; 0x92000
   1127c:	ldr	pc, [ip, #3616]!	; 0xe20

00011280 <fcntl64@plt>:
   11280:	add	ip, pc, #0, 12
   11284:	add	ip, ip, #598016	; 0x92000
   11288:	ldr	pc, [ip, #3608]!	; 0xe18

0001128c <strstr@plt>:
   1128c:	add	ip, pc, #0, 12
   11290:	add	ip, ip, #598016	; 0x92000
   11294:	ldr	pc, [ip, #3600]!	; 0xe10

00011298 <close@plt>:
   11298:	add	ip, pc, #0, 12
   1129c:	add	ip, ip, #598016	; 0x92000
   112a0:	ldr	pc, [ip, #3592]!	; 0xe08

000112a4 <fwrite@plt>:
   112a4:	add	ip, pc, #0, 12
   112a8:	add	ip, ip, #598016	; 0x92000
   112ac:	ldr	pc, [ip, #3584]!	; 0xe00

000112b0 <rb_outofmemory@plt>:
   112b0:	add	ip, pc, #0, 12
   112b4:	add	ip, ip, #598016	; 0x92000
   112b8:	ldr	pc, [ip, #3576]!	; 0xdf8

000112bc <time@plt>:
   112bc:	add	ip, pc, #0, 12
   112c0:	add	ip, ip, #598016	; 0x92000
   112c4:	ldr	pc, [ip, #3568]!	; 0xdf0

000112c8 <__xstat64@plt>:
   112c8:	add	ip, pc, #0, 12
   112cc:	add	ip, ip, #598016	; 0x92000
   112d0:	ldr	pc, [ip, #3560]!	; 0xde8

000112d4 <fprintf@plt>:
   112d4:	add	ip, pc, #0, 12
   112d8:	add	ip, ip, #598016	; 0x92000
   112dc:	ldr	pc, [ip, #3552]!	; 0xde0

000112e0 <lseek64@plt>:
   112e0:	add	ip, pc, #0, 12
   112e4:	add	ip, ip, #598016	; 0x92000
   112e8:	ldr	pc, [ip, #3544]!	; 0xdd8

000112ec <malloc@plt>:
   112ec:	add	ip, pc, #0, 12
   112f0:	add	ip, ip, #598016	; 0x92000
   112f4:	ldr	pc, [ip, #3536]!	; 0xdd0

000112f8 <mmap64@plt>:
   112f8:	add	ip, pc, #0, 12
   112fc:	add	ip, ip, #598016	; 0x92000
   11300:	ldr	pc, [ip, #3528]!	; 0xdc8

00011304 <getcwd@plt>:
   11304:	add	ip, pc, #0, 12
   11308:	add	ip, ip, #598016	; 0x92000
   1130c:	ldr	pc, [ip, #3520]!	; 0xdc0

00011310 <rmdir@plt>:
   11310:	add	ip, pc, #0, 12
   11314:	add	ip, ip, #598016	; 0x92000
   11318:	ldr	pc, [ip, #3512]!	; 0xdb8

0001131c <sleep@plt>:
   1131c:	add	ip, pc, #0, 12
   11320:	add	ip, ip, #598016	; 0x92000
   11324:	ldr	pc, [ip, #3504]!	; 0xdb0

00011328 <memmove@plt>:
   11328:	add	ip, pc, #0, 12
   1132c:	add	ip, ip, #598016	; 0x92000
   11330:	ldr	pc, [ip, #3496]!	; 0xda8

00011334 <getpid@plt>:
   11334:	add	ip, pc, #0, 12
   11338:	add	ip, ip, #598016	; 0x92000
   1133c:	ldr	pc, [ip, #3488]!	; 0xda0

00011340 <readlink@plt>:
   11340:	add	ip, pc, #0, 12
   11344:	add	ip, ip, #598016	; 0x92000
   11348:	ldr	pc, [ip, #3480]!	; 0xd98

0001134c <munmap@plt>:
   1134c:	add	ip, pc, #0, 12
   11350:	add	ip, ip, #598016	; 0x92000
   11354:	ldr	pc, [ip, #3472]!	; 0xd90

00011358 <__lxstat64@plt>:
   11358:	add	ip, pc, #0, 12
   1135c:	add	ip, ip, #598016	; 0x92000
   11360:	ldr	pc, [ip, #3464]!	; 0xd88

00011364 <snprintf@plt>:
   11364:	add	ip, pc, #0, 12
   11368:	add	ip, ip, #598016	; 0x92000
   1136c:	ldr	pc, [ip, #3456]!	; 0xd80

00011370 <strncmp@plt>:
   11370:	add	ip, pc, #0, 12
   11374:	add	ip, ip, #598016	; 0x92000
   11378:	ldr	pc, [ip, #3448]!	; 0xd78

0001137c <gmtime@plt>:
   1137c:	add	ip, pc, #0, 12
   11380:	add	ip, ip, #598016	; 0x92000
   11384:	ldr	pc, [ip, #3440]!	; 0xd70

00011388 <utimes@plt>:
   11388:	add	ip, pc, #0, 12
   1138c:	add	ip, ip, #598016	; 0x92000
   11390:	ldr	pc, [ip, #3432]!	; 0xd68

00011394 <realloc@plt>:
   11394:	add	ip, pc, #0, 12
   11398:	add	ip, ip, #598016	; 0x92000
   1139c:	ldr	pc, [ip, #3424]!	; 0xd60

000113a0 <ftruncate64@plt>:
   113a0:	add	ip, pc, #0, 12
   113a4:	add	ip, ip, #598016	; 0x92000
   113a8:	ldr	pc, [ip, #3416]!	; 0xd58

000113ac <strpbrk@plt>:
   113ac:	add	ip, pc, #0, 12
   113b0:	add	ip, ip, #598016	; 0x92000
   113b4:	ldr	pc, [ip, #3408]!	; 0xd50

000113b8 <fchmod@plt>:
   113b8:	add	ip, pc, #0, 12
   113bc:	add	ip, ip, #598016	; 0x92000
   113c0:	ldr	pc, [ip, #3400]!	; 0xd48

000113c4 <strcmp@plt>:
   113c4:	add	ip, pc, #0, 12
   113c8:	add	ip, ip, #598016	; 0x92000
   113cc:	ldr	pc, [ip, #3392]!	; 0xd40

000113d0 <exit@plt>:
   113d0:	add	ip, pc, #0, 12
   113d4:	add	ip, ip, #598016	; 0x92000
   113d8:	ldr	pc, [ip, #3384]!	; 0xd38

000113dc <__errno_location@plt>:
   113dc:	add	ip, pc, #0, 12
   113e0:	add	ip, ip, #598016	; 0x92000
   113e4:	ldr	pc, [ip, #3376]!	; 0xd30

000113e8 <fputs@plt>:
   113e8:	add	ip, pc, #0, 12
   113ec:	add	ip, ip, #598016	; 0x92000
   113f0:	ldr	pc, [ip, #3368]!	; 0xd28

Disassembly of section .text:

000113f8 <.text>:
   113f8:	mov	fp, #0
   113fc:	mov	lr, #0
   11400:	pop	{r1}		; (ldr r1, [sp], #4)
   11404:	mov	r2, sp
   11408:	push	{r2}		; (str r2, [sp, #-4]!)
   1140c:	push	{r0}		; (str r0, [sp, #-4]!)
   11410:	ldr	ip, [pc, #16]	; 11428 <fputs@plt+0x40>
   11414:	push	{ip}		; (str ip, [sp, #-4]!)
   11418:	ldr	r0, [pc, #12]	; 1142c <fputs@plt+0x44>
   1141c:	ldr	r3, [pc, #12]	; 11430 <fputs@plt+0x48>
   11420:	bl	11124 <__libc_start_main@plt>
   11424:	bl	110f4 <abort@plt>
   11428:	muleq	r8, r0, sp
   1142c:	andeq	r1, r1, r8, ror #9
   11430:	andeq	r8, r8, r0, lsr sp
   11434:	ldr	r3, [pc, #20]	; 11450 <fputs@plt+0x68>
   11438:	ldr	r2, [pc, #20]	; 11454 <fputs@plt+0x6c>
   1143c:	add	r3, pc, r3
   11440:	ldr	r2, [r3, r2]
   11444:	cmp	r2, #0
   11448:	bxeq	lr
   1144c:	b	1113c <__gmon_start__@plt>
   11450:			; <UNDEFINED> instruction: 0x00092bbc
   11454:	andeq	r0, r0, ip, lsl r1
   11458:	ldr	r0, [pc, #24]	; 11478 <fputs@plt+0x90>
   1145c:	ldr	r3, [pc, #24]	; 1147c <fputs@plt+0x94>
   11460:	cmp	r3, r0
   11464:	bxeq	lr
   11468:	ldr	r3, [pc, #16]	; 11480 <fputs@plt+0x98>
   1146c:	cmp	r3, #0
   11470:	bxeq	lr
   11474:	bx	r3
   11478:	andeq	r4, sl, r8, lsr #26
   1147c:	andeq	r4, sl, r8, lsr #26
   11480:	andeq	r0, r0, r0
   11484:	ldr	r0, [pc, #36]	; 114b0 <fputs@plt+0xc8>
   11488:	ldr	r1, [pc, #36]	; 114b4 <fputs@plt+0xcc>
   1148c:	sub	r1, r1, r0
   11490:	asr	r1, r1, #2
   11494:	add	r1, r1, r1, lsr #31
   11498:	asrs	r1, r1, #1
   1149c:	bxeq	lr
   114a0:	ldr	r3, [pc, #16]	; 114b8 <fputs@plt+0xd0>
   114a4:	cmp	r3, #0
   114a8:	bxeq	lr
   114ac:	bx	r3
   114b0:	andeq	r4, sl, r8, lsr #26
   114b4:	andeq	r4, sl, r8, lsr #26
   114b8:	andeq	r0, r0, r0
   114bc:	push	{r4, lr}
   114c0:	ldr	r4, [pc, #24]	; 114e0 <fputs@plt+0xf8>
   114c4:	ldrb	r3, [r4]
   114c8:	cmp	r3, #0
   114cc:	popne	{r4, pc}
   114d0:	bl	11458 <fputs@plt+0x70>
   114d4:	mov	r3, #1
   114d8:	strb	r3, [r4]
   114dc:	pop	{r4, pc}
   114e0:	andeq	r4, sl, r4, lsr sp
   114e4:	b	11484 <fputs@plt+0x9c>
   114e8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   114ec:	add	fp, sp, #28
   114f0:	sub	sp, sp, #820	; 0x334
   114f4:	sub	sp, sp, #8192	; 0x2000
   114f8:	mov	r4, r1
   114fc:	ldr	r1, [r1]
   11500:	mov	r5, r0
   11504:	movw	r0, #19788	; 0x4d4c
   11508:	mov	r2, #4096	; 0x1000
   1150c:	movt	r0, #10
   11510:	bl	111cc <rb_strlcpy@plt>
   11514:	movw	r0, #16680	; 0x4128
   11518:	movw	r6, #36308	; 0x8dd4
   1151c:	mov	r9, #1
   11520:	mov	sl, #0
   11524:	movt	r0, #10
   11528:	movt	r6, #8
   1152c:	add	r1, r0, #8
   11530:	add	r7, r0, #5
   11534:	add	r8, r0, #7
   11538:	str	r1, [sp, #40]	; 0x28
   1153c:	add	r1, r0, #6
   11540:	str	r1, [sp, #36]	; 0x24
   11544:	mov	r0, r5
   11548:	mov	r1, r4
   1154c:	mov	r2, r6
   11550:	bl	11238 <getopt@plt>
   11554:	sub	r1, r0, #100	; 0x64
   11558:	cmp	r1, #19
   1155c:	bhi	11618 <fputs@plt+0x230>
   11560:	add	r2, pc, #4
   11564:	mov	r0, r7
   11568:	ldr	pc, [r2, r1, lsl #2]
   1156c:			; <UNDEFINED> instruction: 0x000115bc
   11570:	andeq	r1, r1, r4, ror #11
   11574:	andeq	r2, r1, ip, asr #8
   11578:	andeq	r2, r1, ip, asr #8
   1157c:	andeq	r2, r1, r4, asr r4
   11580:	andeq	r1, r1, r4, lsl #12
   11584:	andeq	r2, r1, ip, asr #8
   11588:	andeq	r2, r1, ip, asr #8
   1158c:	andeq	r2, r1, ip, asr #8
   11590:	andeq	r2, r1, ip, asr #8
   11594:	andeq	r2, r1, ip, asr #8
   11598:	andeq	r2, r1, ip, asr #8
   1159c:	andeq	r1, r1, r0, lsl r6
   115a0:	andeq	r2, r1, ip, asr #8
   115a4:	andeq	r2, r1, ip, asr #8
   115a8:	strdeq	r1, [r1], -r4
   115ac:	andeq	r2, r1, ip, asr #8
   115b0:	andeq	r1, r1, ip, asr #11
   115b4:	ldrdeq	r1, [r1], -ip
   115b8:	andeq	r1, r1, r4, asr #11
   115bc:	ldr	r0, [sp, #40]	; 0x28
   115c0:	b	11610 <fputs@plt+0x228>
   115c4:	mov	r0, r8
   115c8:	b	11610 <fputs@plt+0x228>
   115cc:	movw	r0, #16680	; 0x4128
   115d0:	movt	r0, #10
   115d4:	strb	sl, [r0], #3
   115d8:	b	11610 <fputs@plt+0x228>
   115dc:	ldr	r0, [sp, #36]	; 0x24
   115e0:	b	11610 <fputs@plt+0x228>
   115e4:	movw	r0, #16680	; 0x4128
   115e8:	movt	r0, #10
   115ec:	strb	sl, [r0], #1
   115f0:	b	11610 <fputs@plt+0x228>
   115f4:	movw	r0, #16680	; 0x4128
   115f8:	movt	r0, #10
   115fc:	strb	sl, [r0], #4
   11600:	b	11610 <fputs@plt+0x228>
   11604:	movw	r0, #16680	; 0x4128
   11608:	movt	r0, #10
   1160c:	strb	sl, [r0], #2
   11610:	strb	r9, [r0]
   11614:	b	11544 <fputs@plt+0x15c>
   11618:	cmn	r0, #1
   1161c:	movweq	r7, #16680	; 0x4128
   11620:	movteq	r7, #10
   11624:	ldrbeq	r0, [r7]
   11628:	cmpeq	r0, #0
   1162c:	bne	1244c <fputs@plt+0x1064>
   11630:	ldrb	r1, [r7, #2]
   11634:	ldrb	r0, [r7, #1]
   11638:	cmp	r1, #0
   1163c:	cmpne	r0, #0
   11640:	bne	1245c <fputs@plt+0x1074>
   11644:	cmp	r0, #0
   11648:	beq	11658 <fputs@plt+0x270>
   1164c:	ldrb	r1, [r7, #7]
   11650:	cmp	r1, #0
   11654:	bne	1245c <fputs@plt+0x1074>
   11658:	ldrb	r1, [r7, #3]
   1165c:	orrs	r0, r1, r0
   11660:	beq	11670 <fputs@plt+0x288>
   11664:	ldrb	r0, [r7, #5]
   11668:	cmp	r0, #0
   1166c:	bne	1245c <fputs@plt+0x1074>
   11670:	movw	r0, #19752	; 0x4d28
   11674:	add	lr, sp, #4096	; 0x1000
   11678:	mov	r9, r7
   1167c:	movt	r0, #10
   11680:	ldr	r0, [r0]
   11684:	ldr	r1, [r4, r0, lsl #2]
   11688:	add	r0, lr, #44	; 0x2c
   1168c:	cmp	r1, #0
   11690:	beq	1169c <fputs@plt+0x2b4>
   11694:	mov	r2, #4096	; 0x1000
   11698:	b	116a8 <fputs@plt+0x2c0>
   1169c:	movw	r1, #36442	; 0x8e5a
   116a0:	mov	r2, #18
   116a4:	movt	r1, #8
   116a8:	bl	111cc <rb_strlcpy@plt>
   116ac:	movw	r8, #19756	; 0x4d2c
   116b0:	movw	r1, #36460	; 0x8e6c
   116b4:	movw	r2, #36486	; 0x8e86
   116b8:	movt	r8, #10
   116bc:	movt	r1, #8
   116c0:	movt	r2, #8
   116c4:	ldr	r0, [r8]
   116c8:	bl	112d4 <fprintf@plt>
   116cc:	ldrb	r0, [r9, #5]
   116d0:	movw	r4, #39376	; 0x99d0
   116d4:	mov	r1, r9
   116d8:	movt	r4, #8
   116dc:	cmp	r0, #0
   116e0:	bne	117fc <fputs@plt+0x414>
   116e4:	movw	r0, #9936	; 0x26d0
   116e8:	movt	r0, #1
   116ec:	bl	12974 <fputs@plt+0x158c>
   116f0:	cmn	r0, #1
   116f4:	beq	124d0 <fputs@plt+0x10e8>
   116f8:	bl	126d4 <fputs@plt+0x12ec>
   116fc:	ldrb	r0, [r9, #4]
   11700:	cmp	r0, #0
   11704:	beq	11730 <fputs@plt+0x348>
   11708:	ldr	r3, [r8]
   1170c:	movw	r0, #37934	; 0x942e
   11710:	mov	r1, #25
   11714:	mov	r2, #1
   11718:	movt	r0, #8
   1171c:	bl	112a4 <fwrite@plt>
   11720:	movw	r1, #37960	; 0x9448
   11724:	mov	r0, #0
   11728:	movt	r1, #8
   1172c:	bl	12b40 <fputs@plt+0x1758>
   11730:	ldrb	r0, [r9, #2]
   11734:	mov	r1, r9
   11738:	cmp	r0, #0
   1173c:	ldrbne	r0, [r1, #7]
   11740:	cmpne	r0, #0
   11744:	beq	117fc <fputs@plt+0x414>
   11748:	ldr	r3, [r8]
   1174c:	movw	r6, #36526	; 0x8eae
   11750:	mov	r0, #1
   11754:	mov	r5, #3
   11758:	movt	r6, #8
   1175c:	strb	r0, [r1, #8]
   11760:	mov	r0, r6
   11764:	mov	r1, #48	; 0x30
   11768:	mov	r2, #1
   1176c:	bl	112a4 <fwrite@plt>
   11770:	ldr	r3, [r8]
   11774:	subs	r5, r5, #1
   11778:	bne	11760 <fputs@plt+0x378>
   1177c:	movw	r0, #36575	; 0x8edf
   11780:	mov	r1, #21
   11784:	mov	r2, #1
   11788:	movt	r0, #8
   1178c:	bl	112a4 <fwrite@plt>
   11790:	ldr	r0, [r8]
   11794:	bl	11214 <fflush@plt>
   11798:	mov	r0, #10
   1179c:	mov	r1, #0
   117a0:	mov	r5, #0
   117a4:	bl	110c4 <rb_sleep@plt>
   117a8:	ldr	r3, [r8]
   117ac:	movw	r0, #36597	; 0x8ef5
   117b0:	mov	r1, #15
   117b4:	mov	r2, #1
   117b8:	movt	r0, #8
   117bc:	bl	112a4 <fwrite@plt>
   117c0:	mov	r0, #0
   117c4:	bl	12e84 <fputs@plt+0x1a9c>
   117c8:	movw	r6, #37967	; 0x944f
   117cc:	movt	r6, #8
   117d0:	ldr	r2, [r4, r5, lsl #2]
   117d4:	mov	r0, #0
   117d8:	mov	r1, r6
   117dc:	bl	12b40 <fputs@plt+0x1758>
   117e0:	add	r5, r5, #2
   117e4:	cmp	r5, #8
   117e8:	bcc	117d0 <fputs@plt+0x3e8>
   117ec:	mov	r0, #1
   117f0:	bl	12e84 <fputs@plt+0x1a9c>
   117f4:	bl	126d4 <fputs@plt+0x12ec>
   117f8:	mov	r1, r9
   117fc:	ldrb	r0, [r1, #6]
   11800:	cmp	r0, #0
   11804:	ldrbne	r0, [r9, #8]
   11808:	cmpne	r0, #0
   1180c:	beq	11828 <fputs@plt+0x440>
   11810:	ldr	r3, [r8]
   11814:	movw	r0, #36613	; 0x8f05
   11818:	mov	r1, #29
   1181c:	mov	r2, #1
   11820:	movt	r0, #8
   11824:	bl	112a4 <fwrite@plt>
   11828:	add	r5, sp, #44	; 0x2c
   1182c:	sub	r7, fp, #544	; 0x220
   11830:	mov	sl, #0
   11834:	mov	r8, r9
   11838:	movw	r0, #39408	; 0x99f0
   1183c:	ldr	r6, [r4, sl, lsl #2]
   11840:	movw	r2, #36643	; 0x8f23
   11844:	add	lr, sp, #4096	; 0x1000
   11848:	mov	r1, #4096	; 0x1000
   1184c:	movt	r0, #8
   11850:	movt	r2, #8
   11854:	add	r3, lr, #44	; 0x2c
   11858:	ldr	r9, [r0, sl, lsl #2]
   1185c:	mov	r0, r5
   11860:	str	r6, [sp]
   11864:	str	r9, [sp, #4]
   11868:	bl	11364 <snprintf@plt>
   1186c:	cmp	r0, #4096	; 0x1000
   11870:	bcs	12424 <fputs@plt+0x103c>
   11874:	ldrb	r0, [r8, #2]
   11878:	mov	r4, #1
   1187c:	cmp	r0, #0
   11880:	beq	1189c <fputs@plt+0x4b4>
   11884:	ldrb	r1, [r8, #5]
   11888:	cmp	r1, #0
   1188c:	bne	1189c <fputs@plt+0x4b4>
   11890:	mov	r0, #0
   11894:	bl	12e84 <fputs@plt+0x1a9c>
   11898:	ldrb	r0, [r8, #2]
   1189c:	cmp	r0, #0
   118a0:	beq	11e2c <fputs@plt+0xa44>
   118a4:	ldrb	r0, [r8, #6]
   118a8:	cmp	r0, #0
   118ac:	beq	118cc <fputs@plt+0x4e4>
   118b0:	movw	r0, #19756	; 0x4d2c
   118b4:	movw	r1, #37212	; 0x915c
   118b8:	mov	r2, r5
   118bc:	movt	r0, #10
   118c0:	movt	r1, #8
   118c4:	ldr	r0, [r0]
   118c8:	bl	112d4 <fprintf@plt>
   118cc:	movw	r1, #64021	; 0xfa15
   118d0:	mov	r0, r5
   118d4:	movt	r1, #8
   118d8:	bl	11190 <fopen@plt>
   118dc:	cmp	r0, #0
   118e0:	beq	11d08 <fputs@plt+0x920>
   118e4:	mov	r1, r5
   118e8:	mov	r5, r0
   118ec:	str	r6, [sp, #40]	; 0x28
   118f0:	mov	r0, r1
   118f4:	movw	r1, #37042	; 0x90b2
   118f8:	movt	r1, #8
   118fc:	bl	1128c <strstr@plt>
   11900:	mov	r6, r0
   11904:	mov	r0, r7
   11908:	mov	r1, #512	; 0x200
   1190c:	mov	r2, r5
   11910:	bl	111c0 <fgets_unlocked@plt>
   11914:	cmp	r6, #0
   11918:	movwne	r6, #1
   1191c:	cmp	r0, #0
   11920:	str	r6, [sp, #32]
   11924:	beq	11d64 <fputs@plt+0x97c>
   11928:	mov	r0, #0
   1192c:	mov	r2, #0
   11930:	str	r0, [sp, #28]
   11934:	mov	r0, #0
   11938:	mov	r6, r0
   1193c:	str	r2, [sp, #36]	; 0x24
   11940:	movw	r1, #37368	; 0x91f8
   11944:	mov	r0, r7
   11948:	movt	r1, #8
   1194c:	bl	113ac <strpbrk@plt>
   11950:	cmp	r0, #0
   11954:	movne	r1, #0
   11958:	strbne	r1, [r0]
   1195c:	ldrb	r0, [fp, #-544]	; 0xfffffde0
   11960:	cmp	r0, #35	; 0x23
   11964:	cmpne	r0, #0
   11968:	beq	1198c <fputs@plt+0x5a4>
   1196c:	mov	r0, r7
   11970:	bl	1289c <fputs@plt+0x14b4>
   11974:	cmp	r0, #0
   11978:	beq	1198c <fputs@plt+0x5a4>
   1197c:	mov	r4, r0
   11980:	ldrb	r0, [r0]
   11984:	cmp	r0, #0
   11988:	bne	119a8 <fputs@plt+0x5c0>
   1198c:	mov	r0, r7
   11990:	mov	r1, #512	; 0x200
   11994:	mov	r2, r5
   11998:	bl	111c0 <fgets_unlocked@plt>
   1199c:	cmp	r0, #0
   119a0:	bne	11940 <fputs@plt+0x558>
   119a4:	b	11cfc <fputs@plt+0x914>
   119a8:	cmp	sl, #7
   119ac:	bhi	11a94 <fputs@plt+0x6ac>
   119b0:	mov	r1, #1
   119b4:	mov	r2, #204	; 0xcc
   119b8:	tst	r2, r1, lsl sl
   119bc:	bne	11a68 <fputs@plt+0x680>
   119c0:	mov	r2, #48	; 0x30
   119c4:	tst	r2, r1, lsl sl
   119c8:	beq	11a94 <fputs@plt+0x6ac>
   119cc:	movw	r2, #27504	; 0x6b70
   119d0:	add	r1, r4, #1
   119d4:	movw	r4, #29532	; 0x735c
   119d8:	movt	r2, #10
   119dc:	uxtb	r3, r0
   119e0:	cmp	r3, #32
   119e4:	beq	119f8 <fputs@plt+0x610>
   119e8:	cmp	r3, #0
   119ec:	beq	11a08 <fputs@plt+0x620>
   119f0:	strb	r0, [r2]
   119f4:	b	119fc <fputs@plt+0x614>
   119f8:	strh	r4, [r2], #1
   119fc:	ldrb	r0, [r1], #1
   11a00:	add	r2, r2, #1
   11a04:	b	119dc <fputs@plt+0x5f4>
   11a08:	mov	r0, #0
   11a0c:	movw	r1, #27504	; 0x6b70
   11a10:	strb	r0, [r2]
   11a14:	movw	r0, #26476	; 0x676c
   11a18:	movt	r1, #10
   11a1c:	movt	r0, #10
   11a20:	ldrb	r2, [r1]
   11a24:	cmp	r2, #34	; 0x22
   11a28:	beq	11a3c <fputs@plt+0x654>
   11a2c:	cmp	r2, #0
   11a30:	beq	11a50 <fputs@plt+0x668>
   11a34:	strb	r2, [r0]
   11a38:	b	11a44 <fputs@plt+0x65c>
   11a3c:	movw	r2, #8796	; 0x225c
   11a40:	strh	r2, [r0], #1
   11a44:	add	r1, r1, #1
   11a48:	add	r0, r0, #1
   11a4c:	b	11a20 <fputs@plt+0x638>
   11a50:	mov	r1, #0
   11a54:	strb	r1, [r0]
   11a58:	mov	r0, #0
   11a5c:	bl	1289c <fputs@plt+0x14b4>
   11a60:	movw	r4, #26476	; 0x676c
   11a64:	movt	r4, #10
   11a68:	mov	r0, r6
   11a6c:	mov	r6, r0
   11a70:	mov	r0, #0
   11a74:	bl	1289c <fputs@plt+0x14b4>
   11a78:	cmp	r0, #0
   11a7c:	beq	1198c <fputs@plt+0x5a4>
   11a80:	ldrb	r1, [r0]
   11a84:	cmp	r1, #0
   11a88:	bne	11abc <fputs@plt+0x6d4>
   11a8c:	mov	r1, r6
   11a90:	b	1198c <fputs@plt+0x5a4>
   11a94:	mov	r0, #0
   11a98:	mov	r6, #0
   11a9c:	bl	1289c <fputs@plt+0x14b4>
   11aa0:	cmp	r0, #0
   11aa4:	beq	1198c <fputs@plt+0x5a4>
   11aa8:	ldrb	r1, [r0]
   11aac:	mov	r6, r0
   11ab0:	cmp	r1, #0
   11ab4:	bne	11a6c <fputs@plt+0x684>
   11ab8:	b	1198c <fputs@plt+0x5a4>
   11abc:	cmp	sl, #3
   11ac0:	str	r0, [sp, #20]
   11ac4:	bhi	11adc <fputs@plt+0x6f4>
   11ac8:	mov	r0, #0
   11acc:	bl	1289c <fputs@plt+0x14b4>
   11ad0:	str	r0, [sp, #28]
   11ad4:	mov	r0, #0
   11ad8:	bl	1289c <fputs@plt+0x14b4>
   11adc:	mov	r0, #0
   11ae0:	bl	1289c <fputs@plt+0x14b4>
   11ae4:	str	r0, [sp, #24]
   11ae8:	bl	11220 <strlen@plt>
   11aec:	ldr	r3, [sp, #24]
   11af0:	movw	r1, #28528	; 0x6f70
   11af4:	add	r0, r0, #2
   11af8:	movt	r1, #10
   11afc:	ldrb	r2, [r3, r0]
   11b00:	cmp	r2, #34	; 0x22
   11b04:	beq	11b14 <fputs@plt+0x72c>
   11b08:	cmp	r2, #0
   11b0c:	beq	11b1c <fputs@plt+0x734>
   11b10:	strb	r2, [r1], #1
   11b14:	add	r0, r0, #1
   11b18:	b	11afc <fputs@plt+0x714>
   11b1c:	mov	r0, #0
   11b20:	cmp	r3, #0
   11b24:	strb	r0, [r1]
   11b28:	beq	11b38 <fputs@plt+0x750>
   11b2c:	ldrb	r0, [r3]
   11b30:	cmp	r0, #0
   11b34:	bne	11b44 <fputs@plt+0x75c>
   11b38:	movw	r0, #37371	; 0x91fb
   11b3c:	movt	r0, #8
   11b40:	mov	r3, r0
   11b44:	cmp	sl, #1
   11b48:	str	r3, [sp, #24]
   11b4c:	bhi	11bb4 <fputs@plt+0x7cc>
   11b50:	mov	r0, r4
   11b54:	mov	r1, #33	; 0x21
   11b58:	bl	1116c <strchr@plt>
   11b5c:	cmp	r0, #0
   11b60:	beq	11bb4 <fputs@plt+0x7cc>
   11b64:	movw	r0, #19760	; 0x4d30
   11b68:	ldr	r1, [sp, #24]
   11b6c:	mov	r2, r4
   11b70:	mov	r3, r6
   11b74:	mov	r4, r6
   11b78:	movt	r0, #10
   11b7c:	ldr	r0, [r0]
   11b80:	str	r1, [sp]
   11b84:	movw	r1, #37379	; 0x9203
   11b88:	movt	r1, #8
   11b8c:	bl	112d4 <fprintf@plt>
   11b90:	movw	r0, #19760	; 0x4d30
   11b94:	mov	r1, #41	; 0x29
   11b98:	mov	r2, #1
   11b9c:	movt	r0, #10
   11ba0:	ldr	r3, [r0]
   11ba4:	movw	r0, #37421	; 0x922d
   11ba8:	movt	r0, #8
   11bac:	bl	112a4 <fwrite@plt>
   11bb0:	b	1198c <fputs@plt+0x5a4>
   11bb4:	ldr	r1, [sp, #28]
   11bb8:	cmp	r1, #0
   11bbc:	beq	11be4 <fputs@plt+0x7fc>
   11bc0:	ldrb	r0, [r1]
   11bc4:	cmp	r0, #0
   11bc8:	beq	11be4 <fputs@plt+0x7fc>
   11bcc:	movw	r2, #37463	; 0x9257
   11bd0:	str	r1, [sp]
   11bd4:	sub	r0, fp, #804	; 0x324
   11bd8:	mov	r1, #260	; 0x104
   11bdc:	movt	r2, #8
   11be0:	b	11bf4 <fputs@plt+0x80c>
   11be4:	movw	r2, #62776	; 0xf538
   11be8:	sub	r0, fp, #804	; 0x324
   11bec:	mov	r1, #260	; 0x104
   11bf0:	movt	r2, #8
   11bf4:	ldr	r3, [sp, #20]
   11bf8:	bl	11364 <snprintf@plt>
   11bfc:	ldrb	r1, [r8, #5]
   11c00:	mov	r0, #1
   11c04:	cmp	r1, #0
   11c08:	bne	11c80 <fputs@plt+0x898>
   11c0c:	ldrb	r0, [r8, #8]
   11c10:	cmp	r0, #0
   11c14:	mov	r0, r6
   11c18:	bne	11c3c <fputs@plt+0x854>
   11c1c:	ldr	r2, [sp, #40]	; 0x28
   11c20:	movw	r1, #37643	; 0x930b
   11c24:	str	r0, [sp]
   11c28:	mov	r0, #0
   11c2c:	mov	r3, r4
   11c30:	movt	r1, #8
   11c34:	bl	12b40 <fputs@plt+0x1758>
   11c38:	mov	r0, r6
   11c3c:	str	r0, [sp]
   11c40:	ldr	r0, [sp, #24]
   11c44:	ldr	r2, [sp, #40]	; 0x28
   11c48:	movw	r1, #37471	; 0x925f
   11c4c:	mov	r3, r4
   11c50:	movt	r1, #8
   11c54:	str	r0, [sp, #4]
   11c58:	movw	r0, #28528	; 0x6f70
   11c5c:	movt	r0, #10
   11c60:	str	r0, [sp, #8]
   11c64:	ldr	r0, [sp, #32]
   11c68:	str	r0, [sp, #12]
   11c6c:	sub	r0, fp, #804	; 0x324
   11c70:	str	r0, [sp, #16]
   11c74:	mov	r0, #0
   11c78:	bl	12b40 <fputs@plt+0x1758>
   11c7c:	ldrb	r0, [r8, #5]
   11c80:	cmp	r0, #0
   11c84:	ldrbne	r0, [r8, #6]
   11c88:	cmpne	r0, #0
   11c8c:	beq	11cd0 <fputs@plt+0x8e8>
   11c90:	ldr	r1, [sp, #24]
   11c94:	movw	r0, #19756	; 0x4d2c
   11c98:	stm	sp, {r4, r6}
   11c9c:	ldr	r2, [sp, #40]	; 0x28
   11ca0:	ldr	r3, [sp, #32]
   11ca4:	movt	r0, #10
   11ca8:	ldr	r0, [r0]
   11cac:	str	r1, [sp, #8]
   11cb0:	sub	r1, fp, #804	; 0x324
   11cb4:	str	r1, [sp, #12]
   11cb8:	movw	r1, #28528	; 0x6f70
   11cbc:	movt	r1, #10
   11cc0:	str	r1, [sp, #16]
   11cc4:	movw	r1, #37565	; 0x92bd
   11cc8:	movt	r1, #8
   11ccc:	bl	112d4 <fprintf@plt>
   11cd0:	mov	r0, r7
   11cd4:	mov	r1, #512	; 0x200
   11cd8:	mov	r2, r5
   11cdc:	bl	111c0 <fgets_unlocked@plt>
   11ce0:	ldr	r2, [sp, #36]	; 0x24
   11ce4:	cmp	r0, #0
   11ce8:	mov	r4, #1
   11cec:	mov	r0, r6
   11cf0:	add	r2, r2, #1
   11cf4:	bne	11938 <fputs@plt+0x550>
   11cf8:	b	11d68 <fputs@plt+0x980>
   11cfc:	ldr	r2, [sp, #36]	; 0x24
   11d00:	mov	r4, #1
   11d04:	b	11d68 <fputs@plt+0x980>
   11d08:	ldrb	r0, [r8, #6]
   11d0c:	cmp	r0, #0
   11d10:	beq	11d44 <fputs@plt+0x95c>
   11d14:	ldrb	r0, [r9]
   11d18:	movw	r1, #37364	; 0x91f4
   11d1c:	movw	r3, #37233	; 0x9171
   11d20:	mov	r2, #10
   11d24:	movt	r1, #8
   11d28:	movt	r3, #8
   11d2c:	cmp	r0, #0
   11d30:	movw	r0, #19756	; 0x4d2c
   11d34:	movt	r0, #10
   11d38:	movweq	r2, #15
   11d3c:	ldr	r0, [r0]
   11d40:	bl	112d4 <fprintf@plt>
   11d44:	movw	r0, #19768	; 0x4d38
   11d48:	add	r5, sp, #44	; 0x2c
   11d4c:	movt	r0, #10
   11d50:	mov	r1, r0
   11d54:	ldr	r0, [r0, #16]
   11d58:	add	r0, r0, #1
   11d5c:	str	r0, [r1, #16]
   11d60:	b	11e2c <fputs@plt+0xa44>
   11d64:	mov	r2, #0
   11d68:	movw	r0, #39468	; 0x9a2c
   11d6c:	movt	r0, #8
   11d70:	ldrb	r0, [r0, sl]
   11d74:	cmp	r0, #81	; 0x51
   11d78:	bgt	11d98 <fputs@plt+0x9b0>
   11d7c:	cmp	r0, #68	; 0x44
   11d80:	beq	11db8 <fputs@plt+0x9d0>
   11d84:	cmp	r0, #75	; 0x4b
   11d88:	movw	r0, #19768	; 0x4d38
   11d8c:	movt	r0, #10
   11d90:	beq	11dd4 <fputs@plt+0x9ec>
   11d94:	b	11de0 <fputs@plt+0x9f8>
   11d98:	cmp	r0, #82	; 0x52
   11d9c:	beq	11dc8 <fputs@plt+0x9e0>
   11da0:	cmp	r0, #88	; 0x58
   11da4:	bne	11de0 <fputs@plt+0x9f8>
   11da8:	movw	r0, #19768	; 0x4d38
   11dac:	movt	r0, #10
   11db0:	add	r0, r0, #8
   11db4:	b	11dd4 <fputs@plt+0x9ec>
   11db8:	movw	r0, #19768	; 0x4d38
   11dbc:	movt	r0, #10
   11dc0:	add	r0, r0, #4
   11dc4:	b	11dd4 <fputs@plt+0x9ec>
   11dc8:	movw	r0, #19768	; 0x4d38
   11dcc:	movt	r0, #10
   11dd0:	add	r0, r0, #12
   11dd4:	ldr	r1, [r0]
   11dd8:	add	r1, r1, r2
   11ddc:	str	r1, [r0]
   11de0:	ldrb	r0, [r8, #6]
   11de4:	cmp	r0, #0
   11de8:	beq	11e1c <fputs@plt+0xa34>
   11dec:	ldrb	r0, [r9]
   11df0:	movw	r1, #37628	; 0x92fc
   11df4:	movw	r3, #37633	; 0x9301
   11df8:	mov	r2, #10
   11dfc:	movt	r1, #8
   11e00:	movt	r3, #8
   11e04:	cmp	r0, #0
   11e08:	movw	r0, #19756	; 0x4d2c
   11e0c:	movt	r0, #10
   11e10:	movweq	r2, #15
   11e14:	ldr	r0, [r0]
   11e18:	bl	112d4 <fprintf@plt>
   11e1c:	mov	r0, r5
   11e20:	bl	11154 <fclose@plt>
   11e24:	ldr	r6, [sp, #40]	; 0x28
   11e28:	add	r5, sp, #44	; 0x2c
   11e2c:	ldrb	r0, [r8, #1]
   11e30:	cmp	r0, #0
   11e34:	beq	12334 <fputs@plt+0xf4c>
   11e38:	movw	r1, #37328	; 0x91d0
   11e3c:	mov	r0, r7
   11e40:	mov	r2, r6
   11e44:	movt	r1, #8
   11e48:	bl	12c60 <fputs@plt+0x1878>
   11e4c:	mov	r0, r7
   11e50:	bl	12e28 <fputs@plt+0x1a40>
   11e54:	ldr	r0, [fp, #-540]	; 0xfffffde4
   11e58:	cmp	r0, #0
   11e5c:	beq	12334 <fputs@plt+0xf4c>
   11e60:	movw	r1, #37042	; 0x90b2
   11e64:	mov	r0, r5
   11e68:	movt	r1, #8
   11e6c:	bl	1128c <strstr@plt>
   11e70:	cmp	r0, #0
   11e74:	movw	r0, #37130	; 0x910a
   11e78:	mov	r3, r6
   11e7c:	movw	r6, #23884	; 0x5d4c
   11e80:	movw	r2, #37048	; 0x90b8
   11e84:	mov	r1, #1024	; 0x400
   11e88:	movt	r0, #8
   11e8c:	movt	r6, #10
   11e90:	movt	r2, #8
   11e94:	moveq	r2, r0
   11e98:	mov	r0, r6
   11e9c:	bl	11364 <snprintf@plt>
   11ea0:	mov	r0, r7
   11ea4:	mov	r1, r6
   11ea8:	bl	12c60 <fputs@plt+0x1878>
   11eac:	ldr	r0, [fp, #-540]	; 0xfffffde4
   11eb0:	cmp	r0, #0
   11eb4:	ble	122e4 <fputs@plt+0xefc>
   11eb8:	ldrb	r0, [r8, #6]
   11ebc:	cmp	r0, #0
   11ec0:	beq	11ee0 <fputs@plt+0xaf8>
   11ec4:	movw	r0, #19756	; 0x4d2c
   11ec8:	movw	r1, #37212	; 0x915c
   11ecc:	mov	r2, r5
   11ed0:	movt	r0, #10
   11ed4:	movt	r1, #8
   11ed8:	ldr	r0, [r0]
   11edc:	bl	112d4 <fprintf@plt>
   11ee0:	movw	r1, #11803	; 0x2e1b
   11ee4:	mov	r0, r5
   11ee8:	movt	r1, #9
   11eec:	bl	11190 <fopen@plt>
   11ef0:	cmp	r0, #0
   11ef4:	str	r0, [sp, #40]	; 0x28
   11ef8:	beq	122f0 <fputs@plt+0xf08>
   11efc:	ldr	r0, [fp, #-540]	; 0xfffffde4
   11f00:	cmp	r0, #1
   11f04:	blt	122a4 <fputs@plt+0xebc>
   11f08:	mov	r6, #0
   11f0c:	cmp	sl, #7
   11f10:	movw	r7, #8796	; 0x225c
   11f14:	bhi	12124 <fputs@plt+0xd3c>
   11f18:	mov	r0, #12
   11f1c:	tst	r0, r4, lsl sl
   11f20:	bne	11fe4 <fputs@plt+0xbfc>
   11f24:	mov	r0, #48	; 0x30
   11f28:	tst	r0, r4, lsl sl
   11f2c:	bne	11f94 <fputs@plt+0xbac>
   11f30:	mov	r0, #192	; 0xc0
   11f34:	tst	r0, r4, lsl sl
   11f38:	beq	12124 <fputs@plt+0xd3c>
   11f3c:	ldr	r0, [fp, #-544]	; 0xfffffde0
   11f40:	ldr	r1, [r0, r6, lsl #2]
   11f44:	ldr	r0, [r1, #8]
   11f48:	ldr	r3, [r1]
   11f4c:	cmp	r0, #0
   11f50:	beq	1217c <fputs@plt+0xd94>
   11f54:	movw	r1, #25420	; 0x634c
   11f58:	movt	r1, #10
   11f5c:	ldrb	r2, [r0]
   11f60:	cmp	r2, #34	; 0x22
   11f64:	beq	11f84 <fputs@plt+0xb9c>
   11f68:	cmp	r2, #58	; 0x3a
   11f6c:	beq	11f7c <fputs@plt+0xb94>
   11f70:	cmp	r2, #0
   11f74:	bne	11f88 <fputs@plt+0xba0>
   11f78:	b	120e4 <fputs@plt+0xcfc>
   11f7c:	mov	r2, #32
   11f80:	b	11f88 <fputs@plt+0xba0>
   11f84:	mov	r2, #39	; 0x27
   11f88:	strb	r2, [r1], #1
   11f8c:	add	r0, r0, #1
   11f90:	b	11f5c <fputs@plt+0xb74>
   11f94:	ldr	r0, [fp, #-544]	; 0xfffffde0
   11f98:	mov	r3, #0
   11f9c:	ldr	r2, [r0, r6, lsl #2]
   11fa0:	mov	r0, #0
   11fa4:	ldr	r1, [r2]
   11fa8:	cmp	r1, #0
   11fac:	beq	12054 <fputs@plt+0xc6c>
   11fb0:	movw	r2, #26476	; 0x676c
   11fb4:	movt	r2, #10
   11fb8:	ldrb	r3, [r1]
   11fbc:	cmp	r3, #34	; 0x22
   11fc0:	beq	11fd4 <fputs@plt+0xbec>
   11fc4:	cmp	r3, #0
   11fc8:	beq	1203c <fputs@plt+0xc54>
   11fcc:	strb	r3, [r2]
   11fd0:	b	11fd8 <fputs@plt+0xbf0>
   11fd4:	strh	r7, [r2], #1
   11fd8:	add	r1, r1, #1
   11fdc:	add	r2, r2, #1
   11fe0:	b	11fb8 <fputs@plt+0xbd0>
   11fe4:	ldr	r0, [fp, #-544]	; 0xfffffde0
   11fe8:	ldr	r1, [r0, r6, lsl #2]
   11fec:	ldr	r0, [r1, #8]
   11ff0:	ldr	r4, [r1]
   11ff4:	cmp	r0, #0
   11ff8:	beq	121b4 <fputs@plt+0xdcc>
   11ffc:	movw	r1, #25420	; 0x634c
   12000:	movt	r1, #10
   12004:	ldrb	r2, [r0]
   12008:	cmp	r2, #34	; 0x22
   1200c:	beq	1202c <fputs@plt+0xc44>
   12010:	cmp	r2, #58	; 0x3a
   12014:	beq	12024 <fputs@plt+0xc3c>
   12018:	cmp	r2, #0
   1201c:	bne	12030 <fputs@plt+0xc48>
   12020:	b	12104 <fputs@plt+0xd1c>
   12024:	mov	r2, #32
   12028:	b	12030 <fputs@plt+0xc48>
   1202c:	mov	r2, #39	; 0x27
   12030:	strb	r2, [r1], #1
   12034:	add	r0, r0, #1
   12038:	b	12004 <fputs@plt+0xc1c>
   1203c:	mov	r1, #0
   12040:	movw	r3, #26476	; 0x676c
   12044:	strb	r1, [r2]
   12048:	ldr	r1, [fp, #-544]	; 0xfffffde0
   1204c:	movt	r3, #10
   12050:	ldr	r2, [r1, r6, lsl #2]
   12054:	ldr	r1, [r2, #8]
   12058:	cmp	r1, #0
   1205c:	beq	120b8 <fputs@plt+0xcd0>
   12060:	movw	r0, #25420	; 0x634c
   12064:	movt	r0, #10
   12068:	ldrb	r2, [r1]
   1206c:	cmp	r2, #34	; 0x22
   12070:	beq	12090 <fputs@plt+0xca8>
   12074:	cmp	r2, #58	; 0x3a
   12078:	beq	12088 <fputs@plt+0xca0>
   1207c:	cmp	r2, #0
   12080:	bne	12094 <fputs@plt+0xcac>
   12084:	b	120a0 <fputs@plt+0xcb8>
   12088:	mov	r2, #32
   1208c:	b	12094 <fputs@plt+0xcac>
   12090:	mov	r2, #39	; 0x27
   12094:	strb	r2, [r0], #1
   12098:	add	r1, r1, #1
   1209c:	b	12068 <fputs@plt+0xc80>
   120a0:	mov	r1, #0
   120a4:	strb	r1, [r0]
   120a8:	ldr	r0, [fp, #-544]	; 0xfffffde0
   120ac:	ldr	r2, [r0, r6, lsl #2]
   120b0:	movw	r0, #25420	; 0x634c
   120b4:	movt	r0, #10
   120b8:	mov	r9, r8
   120bc:	movw	r8, #24908	; 0x614c
   120c0:	ldr	r1, [r2, #12]
   120c4:	ldr	r2, [r2, #16]
   120c8:	stm	sp, {r0, r1, r2}
   120cc:	movw	r2, #37243	; 0x917b
   120d0:	mov	r1, #512	; 0x200
   120d4:	movt	r8, #10
   120d8:	movt	r2, #8
   120dc:	mov	r0, r8
   120e0:	b	121ac <fputs@plt+0xdc4>
   120e4:	mov	r0, #0
   120e8:	mov	r9, r8
   120ec:	strb	r0, [r1]
   120f0:	ldr	r0, [fp, #-544]	; 0xfffffde0
   120f4:	ldr	r1, [r0, r6, lsl #2]
   120f8:	movw	r0, #25420	; 0x634c
   120fc:	movt	r0, #10
   12100:	b	12184 <fputs@plt+0xd9c>
   12104:	mov	r0, #0
   12108:	movw	r5, #25420	; 0x634c
   1210c:	mov	r9, r8
   12110:	strb	r0, [r1]
   12114:	ldr	r0, [fp, #-544]	; 0xfffffde0
   12118:	movt	r5, #10
   1211c:	ldr	r1, [r0, r6, lsl #2]
   12120:	b	121bc <fputs@plt+0xdd4>
   12124:	ldr	r0, [fp, #-544]	; 0xfffffde0
   12128:	ldr	r1, [r0, r6, lsl #2]
   1212c:	ldr	r0, [r1, #8]
   12130:	ldm	r1, {r4, r7}
   12134:	cmp	r0, #0
   12138:	beq	12220 <fputs@plt+0xe38>
   1213c:	movw	r1, #25420	; 0x634c
   12140:	movt	r1, #10
   12144:	ldrb	r2, [r0]
   12148:	cmp	r2, #34	; 0x22
   1214c:	beq	1216c <fputs@plt+0xd84>
   12150:	cmp	r2, #58	; 0x3a
   12154:	beq	12164 <fputs@plt+0xd7c>
   12158:	cmp	r2, #0
   1215c:	bne	12170 <fputs@plt+0xd88>
   12160:	b	12204 <fputs@plt+0xe1c>
   12164:	mov	r2, #32
   12168:	b	12170 <fputs@plt+0xd88>
   1216c:	mov	r2, #39	; 0x27
   12170:	strb	r2, [r1], #1
   12174:	add	r0, r0, #1
   12178:	b	12144 <fputs@plt+0xd5c>
   1217c:	mov	r9, r8
   12180:	mov	r0, #0
   12184:	ldr	r2, [r1, #12]
   12188:	ldr	r1, [r1, #16]
   1218c:	movw	r8, #24908	; 0x614c
   12190:	stm	sp, {r0, r2}
   12194:	movw	r2, #37266	; 0x9192
   12198:	movt	r8, #10
   1219c:	movt	r2, #8
   121a0:	mov	r0, r8
   121a4:	str	r1, [sp, #8]
   121a8:	mov	r1, #512	; 0x200
   121ac:	bl	11364 <snprintf@plt>
   121b0:	b	12280 <fputs@plt+0xe98>
   121b4:	mov	r9, r8
   121b8:	mov	r5, #0
   121bc:	ldr	r0, [r1, #16]
   121c0:	bl	12820 <fputs@plt+0x1438>
   121c4:	ldr	r1, [fp, #-544]	; 0xfffffde0
   121c8:	movw	r8, #24908	; 0x614c
   121cc:	mov	r3, r4
   121d0:	movt	r8, #10
   121d4:	ldr	r1, [r1, r6, lsl #2]
   121d8:	ldr	r2, [r1, #12]
   121dc:	ldr	r1, [r1, #16]
   121e0:	str	r5, [sp]
   121e4:	stmib	sp, {r0, r2}
   121e8:	movw	r2, #37290	; 0x91aa
   121ec:	mov	r0, r8
   121f0:	movt	r2, #8
   121f4:	str	r1, [sp, #12]
   121f8:	mov	r1, #512	; 0x200
   121fc:	bl	11364 <snprintf@plt>
   12200:	b	12278 <fputs@plt+0xe90>
   12204:	mov	r0, #0
   12208:	movw	r5, #25420	; 0x634c
   1220c:	strb	r0, [r1]
   12210:	ldr	r0, [fp, #-544]	; 0xfffffde0
   12214:	movt	r5, #10
   12218:	ldr	r1, [r0, r6, lsl #2]
   1221c:	b	12224 <fputs@plt+0xe3c>
   12220:	mov	r5, #0
   12224:	ldr	r0, [r1, #16]
   12228:	bl	12820 <fputs@plt+0x1438>
   1222c:	ldr	r1, [fp, #-544]	; 0xfffffde0
   12230:	movw	r8, #24908	; 0x614c
   12234:	mov	r3, r4
   12238:	movt	r8, #10
   1223c:	ldr	r1, [r1, r6, lsl #2]
   12240:	ldr	r2, [r1, #12]
   12244:	ldr	r1, [r1, #16]
   12248:	str	r0, [sp, #8]
   1224c:	mov	r0, r8
   12250:	str	r7, [sp]
   12254:	str	r5, [sp, #4]
   12258:	str	r2, [sp, #12]
   1225c:	movw	r2, #37285	; 0x91a5
   12260:	str	r1, [sp, #16]
   12264:	mov	r1, #512	; 0x200
   12268:	movt	r2, #8
   1226c:	bl	11364 <snprintf@plt>
   12270:	movw	r9, #16680	; 0x4128
   12274:	movt	r9, #10
   12278:	add	r5, sp, #44	; 0x2c
   1227c:	mov	r4, #1
   12280:	ldr	r1, [sp, #40]	; 0x28
   12284:	mov	r0, r8
   12288:	bl	113e8 <fputs@plt>
   1228c:	ldr	r0, [fp, #-540]	; 0xfffffde4
   12290:	add	r6, r6, #1
   12294:	sub	r7, fp, #544	; 0x220
   12298:	mov	r8, r9
   1229c:	cmp	r6, r0
   122a0:	blt	11f0c <fputs@plt+0xb24>
   122a4:	mov	r0, r7
   122a8:	bl	12e28 <fputs@plt+0x1a40>
   122ac:	ldrb	r0, [r8, #6]
   122b0:	cmp	r0, #0
   122b4:	beq	122d8 <fputs@plt+0xef0>
   122b8:	movw	r0, #19756	; 0x4d2c
   122bc:	mov	r1, #10
   122c0:	mov	r2, #1
   122c4:	movt	r0, #10
   122c8:	ldr	r3, [r0]
   122cc:	movw	r0, #37317	; 0x91c5
   122d0:	movt	r0, #8
   122d4:	bl	112a4 <fwrite@plt>
   122d8:	ldr	r0, [sp, #40]	; 0x28
   122dc:	bl	11154 <fclose@plt>
   122e0:	b	12334 <fputs@plt+0xf4c>
   122e4:	mov	r0, r7
   122e8:	bl	12e28 <fputs@plt+0x1a40>
   122ec:	b	12334 <fputs@plt+0xf4c>
   122f0:	ldrb	r0, [r8, #6]
   122f4:	cmp	r0, #0
   122f8:	beq	1231c <fputs@plt+0xf34>
   122fc:	movw	r0, #19756	; 0x4d2c
   12300:	mov	r1, #10
   12304:	mov	r2, #1
   12308:	movt	r0, #10
   1230c:	ldr	r3, [r0]
   12310:	movw	r0, #37232	; 0x9170
   12314:	movt	r0, #8
   12318:	bl	112a4 <fwrite@plt>
   1231c:	movw	r0, #19768	; 0x4d38
   12320:	movt	r0, #10
   12324:	mov	r1, r0
   12328:	ldr	r0, [r0, #16]
   1232c:	add	r0, r0, #1
   12330:	str	r0, [r1, #16]
   12334:	ldrb	r0, [r8, #2]
   12338:	cmp	r0, #0
   1233c:	beq	12354 <fputs@plt+0xf6c>
   12340:	ldrb	r0, [r8, #5]
   12344:	cmp	r0, #0
   12348:	bne	12354 <fputs@plt+0xf6c>
   1234c:	mov	r0, #1
   12350:	bl	12e84 <fputs@plt+0x1a9c>
   12354:	movw	r4, #39376	; 0x99d0
   12358:	add	sl, sl, #1
   1235c:	movt	r4, #8
   12360:	cmp	sl, #8
   12364:	bne	11838 <fputs@plt+0x450>
   12368:	ldrb	r0, [r8, #2]
   1236c:	movw	r6, #19756	; 0x4d2c
   12370:	movt	r6, #10
   12374:	cmp	r0, #0
   12378:	beq	123fc <fputs@plt+0x1014>
   1237c:	movw	r4, #19768	; 0x4d38
   12380:	movt	r4, #10
   12384:	ldr	r2, [r4, #16]
   12388:	cmp	r2, #0
   1238c:	beq	1239c <fputs@plt+0xfb4>
   12390:	ldrb	r0, [r8, #6]
   12394:	cmp	r0, #0
   12398:	bne	12408 <fputs@plt+0x1020>
   1239c:	ldr	r1, [r4, #8]
   123a0:	ldr	r0, [r6]
   123a4:	ldr	r7, [r4, #12]
   123a8:	ldm	r4, {r2, r3}
   123ac:	mov	r5, r8
   123b0:	stm	sp, {r1, r7}
   123b4:	movw	r1, #36744	; 0x8f88
   123b8:	movt	r1, #8
   123bc:	bl	112d4 <fprintf@plt>
   123c0:	ldr	r3, [r6]
   123c4:	movw	r0, #36808	; 0x8fc8
   123c8:	mov	r1, #137	; 0x89
   123cc:	mov	r2, #1
   123d0:	movt	r0, #8
   123d4:	bl	112a4 <fwrite@plt>
   123d8:	ldrb	r0, [r8, #5]
   123dc:	cmp	r0, #0
   123e0:	beq	123fc <fputs@plt+0x1014>
   123e4:	ldr	r3, [r6]
   123e8:	movw	r0, #36946	; 0x9052
   123ec:	mov	r1, #72	; 0x48
   123f0:	mov	r2, #1
   123f4:	movt	r0, #8
   123f8:	bl	112a4 <fwrite@plt>
   123fc:	mov	r0, #0
   12400:	sub	sp, fp, #28
   12404:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   12408:	movw	r0, #19760	; 0x4d30
   1240c:	movw	r1, #36691	; 0x8f53
   12410:	movt	r0, #10
   12414:	movt	r1, #8
   12418:	ldr	r0, [r0]
   1241c:	bl	112d4 <fprintf@plt>
   12420:	b	1239c <fputs@plt+0xfb4>
   12424:	movw	r0, #19760	; 0x4d30
   12428:	mov	r1, #34	; 0x22
   1242c:	movt	r0, #10
   12430:	ldr	r3, [r0]
   12434:	movw	r0, #36656	; 0x8f30
   12438:	movt	r0, #8
   1243c:	mov	r2, #1
   12440:	bl	112a4 <fwrite@plt>
   12444:	mov	r0, #1
   12448:	bl	113d0 <exit@plt>
   1244c:	mov	r0, #1
   12450:	bl	124ec <fputs@plt+0x1104>
   12454:	mov	r0, #0
   12458:	bl	124ec <fputs@plt+0x1104>
   1245c:	movw	r4, #19760	; 0x4d30
   12460:	movw	r0, #36318	; 0x8dde
   12464:	mov	r1, #28
   12468:	mov	r2, #1
   1246c:	movt	r4, #10
   12470:	movt	r0, #8
   12474:	ldr	r3, [r4]
   12478:	bl	112a4 <fwrite@plt>
   1247c:	ldrb	r0, [r7, #1]
   12480:	cmp	r0, #0
   12484:	beq	124b4 <fputs@plt+0x10cc>
   12488:	movw	r0, #16680	; 0x4128
   1248c:	movt	r0, #10
   12490:	ldrb	r0, [r0, #5]
   12494:	cmp	r0, #0
   12498:	beq	124b4 <fputs@plt+0x10cc>
   1249c:	ldr	r3, [r4]
   124a0:	movw	r0, #36347	; 0x8dfb
   124a4:	mov	r1, #48	; 0x30
   124a8:	mov	r2, #1
   124ac:	movt	r0, #8
   124b0:	bl	112a4 <fwrite@plt>
   124b4:	ldr	r0, [r4]
   124b8:	movw	r1, #36396	; 0x8e2c
   124bc:	movw	r2, #19788	; 0x4d4c
   124c0:	movt	r1, #8
   124c4:	movt	r2, #10
   124c8:	bl	112d4 <fprintf@plt>
   124cc:	b	12444 <fputs@plt+0x105c>
   124d0:	movw	r0, #19760	; 0x4d30
   124d4:	mov	r1, #33	; 0x21
   124d8:	movt	r0, #10
   124dc:	ldr	r3, [r0]
   124e0:	movw	r0, #36492	; 0x8e8c
   124e4:	movt	r0, #8
   124e8:	b	1243c <fputs@plt+0x1054>
   124ec:	push	{fp, lr}
   124f0:	mov	fp, sp
   124f4:	movw	r5, #19760	; 0x4d30
   124f8:	mov	r4, r0
   124fc:	movw	r1, #37981	; 0x945d
   12500:	movw	r2, #36486	; 0x8e86
   12504:	movt	r5, #10
   12508:	movt	r1, #8
   1250c:	movt	r2, #8
   12510:	ldr	r0, [r5]
   12514:	bl	112d4 <fprintf@plt>
   12518:	ldr	r3, [r5]
   1251c:	movw	r0, #38026	; 0x948a
   12520:	mov	r1, #53	; 0x35
   12524:	mov	r2, #1
   12528:	movt	r0, #8
   1252c:	bl	112a4 <fwrite@plt>
   12530:	ldr	r3, [r5]
   12534:	movw	r0, #38080	; 0x94c0
   12538:	mov	r1, #235	; 0xeb
   1253c:	mov	r2, #1
   12540:	movt	r0, #8
   12544:	bl	112a4 <fwrite@plt>
   12548:	ldr	r0, [r5]
   1254c:	movw	r1, #38316	; 0x95ac
   12550:	movw	r2, #19788	; 0x4d4c
   12554:	movt	r1, #8
   12558:	movt	r2, #10
   1255c:	bl	112d4 <fprintf@plt>
   12560:	ldr	r3, [r5]
   12564:	movw	r0, #38367	; 0x95df
   12568:	mov	r1, #47	; 0x2f
   1256c:	mov	r2, #1
   12570:	movt	r0, #8
   12574:	bl	112a4 <fwrite@plt>
   12578:	ldr	r3, [r5]
   1257c:	movw	r0, #38415	; 0x960f
   12580:	mov	r1, #56	; 0x38
   12584:	mov	r2, #1
   12588:	movt	r0, #8
   1258c:	bl	112a4 <fwrite@plt>
   12590:	ldr	r3, [r5]
   12594:	movw	r0, #38472	; 0x9648
   12598:	mov	r1, #58	; 0x3a
   1259c:	mov	r2, #1
   125a0:	movt	r0, #8
   125a4:	bl	112a4 <fwrite@plt>
   125a8:	ldr	r3, [r5]
   125ac:	movw	r0, #38531	; 0x9683
   125b0:	mov	r1, #84	; 0x54
   125b4:	mov	r2, #1
   125b8:	movt	r0, #8
   125bc:	bl	112a4 <fwrite@plt>
   125c0:	ldr	r3, [r5]
   125c4:	movw	r0, #38616	; 0x96d8
   125c8:	mov	r1, #69	; 0x45
   125cc:	mov	r2, #1
   125d0:	movt	r0, #8
   125d4:	bl	112a4 <fwrite@plt>
   125d8:	ldr	r3, [r5]
   125dc:	movw	r0, #38686	; 0x971e
   125e0:	mov	r1, #68	; 0x44
   125e4:	mov	r2, #1
   125e8:	movt	r0, #8
   125ec:	bl	112a4 <fwrite@plt>
   125f0:	ldr	r3, [r5]
   125f4:	movw	r0, #38755	; 0x9763
   125f8:	mov	r1, #73	; 0x49
   125fc:	mov	r2, #1
   12600:	movt	r0, #8
   12604:	bl	112a4 <fwrite@plt>
   12608:	ldr	r3, [r5]
   1260c:	movw	r0, #38829	; 0x97ad
   12610:	mov	r1, #61	; 0x3d
   12614:	mov	r2, #1
   12618:	movt	r0, #8
   1261c:	bl	112a4 <fwrite@plt>
   12620:	ldr	r3, [r5]
   12624:	movw	r0, #38891	; 0x97eb
   12628:	mov	r1, #90	; 0x5a
   1262c:	mov	r2, #1
   12630:	movt	r0, #8
   12634:	bl	112a4 <fwrite@plt>
   12638:	ldr	r3, [r5]
   1263c:	movw	r0, #38982	; 0x9846
   12640:	mov	r1, #46	; 0x2e
   12644:	mov	r2, #1
   12648:	movt	r0, #8
   1264c:	bl	112a4 <fwrite@plt>
   12650:	ldr	r3, [r5]
   12654:	movw	r0, #39029	; 0x9875
   12658:	mov	r1, #77	; 0x4d
   1265c:	mov	r2, #1
   12660:	movt	r0, #8
   12664:	bl	112a4 <fwrite@plt>
   12668:	ldr	r3, [r5]
   1266c:	movw	r0, #39107	; 0x98c3
   12670:	mov	r1, #51	; 0x33
   12674:	mov	r2, #1
   12678:	movt	r0, #8
   1267c:	bl	112a4 <fwrite@plt>
   12680:	ldr	r3, [r5]
   12684:	movw	r0, #39159	; 0x98f7
   12688:	mov	r1, #70	; 0x46
   1268c:	mov	r2, #1
   12690:	movt	r0, #8
   12694:	bl	112a4 <fwrite@plt>
   12698:	ldr	r3, [r5]
   1269c:	movw	r0, #39230	; 0x993e
   126a0:	mov	r1, #87	; 0x57
   126a4:	mov	r2, #1
   126a8:	movt	r0, #8
   126ac:	bl	112a4 <fwrite@plt>
   126b0:	ldr	r3, [r5]
   126b4:	movw	r0, #39318	; 0x9996
   126b8:	mov	r1, #54	; 0x36
   126bc:	mov	r2, #1
   126c0:	movt	r0, #8
   126c4:	bl	112a4 <fwrite@plt>
   126c8:	mov	r0, r4
   126cc:	bl	113d0 <exit@plt>
   126d0:	bx	lr
   126d4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   126d8:	add	fp, sp, #28
   126dc:	sub	sp, sp, #36	; 0x24
   126e0:	movw	r0, #16680	; 0x4128
   126e4:	movt	r0, #10
   126e8:	ldrb	r1, [r0, #3]
   126ec:	ldrb	r0, [r0, #6]
   126f0:	orrs	r0, r0, r1
   126f4:	beq	12718 <fputs@plt+0x1330>
   126f8:	movw	r0, #19756	; 0x4d2c
   126fc:	mov	r1, #22
   12700:	mov	r2, #1
   12704:	movt	r0, #10
   12708:	ldr	r3, [r0]
   1270c:	movw	r0, #37690	; 0x933a
   12710:	movt	r0, #8
   12714:	bl	112a4 <fwrite@plt>
   12718:	movw	r6, #37207	; 0x9157
   1271c:	movw	r4, #37838	; 0x93ce
   12720:	movw	r9, #39440	; 0x9a10
   12724:	mov	r7, #0
   12728:	add	r5, sp, #12
   1272c:	movt	r6, #8
   12730:	movt	r4, #8
   12734:	movt	r9, #8
   12738:	movw	r0, #39376	; 0x99d0
   1273c:	movw	r1, #37870	; 0x93ee
   12740:	add	sl, sp, #20
   12744:	movt	r0, #8
   12748:	movt	r1, #8
   1274c:	ldr	r8, [r0, r7, lsl #2]
   12750:	mov	r0, sl
   12754:	mov	r2, r8
   12758:	bl	12c60 <fputs@plt+0x1878>
   1275c:	mov	r0, sl
   12760:	bl	12e28 <fputs@plt+0x1a40>
   12764:	ldr	r0, [sp, #24]
   12768:	str	r7, [sp, #8]
   1276c:	cmp	r0, #0
   12770:	beq	127f4 <fputs@plt+0x140c>
   12774:	movw	r7, #37043	; 0x90b3
   12778:	mvn	sl, #0
   1277c:	movt	r7, #8
   12780:	mov	r0, r7
   12784:	mov	r1, r6
   12788:	bl	113c4 <strcmp@plt>
   1278c:	cmp	r0, #0
   12790:	bne	127b4 <fputs@plt+0x13cc>
   12794:	movw	r1, #37043	; 0x90b3
   12798:	mov	r0, r7
   1279c:	movt	r1, #8
   127a0:	bl	113c4 <strcmp@plt>
   127a4:	movw	r1, #37830	; 0x93c6
   127a8:	cmp	r0, #0
   127ac:	movt	r1, #8
   127b0:	beq	127bc <fputs@plt+0x13d4>
   127b4:	movw	r1, #5190	; 0x1446
   127b8:	movt	r1, #9
   127bc:	mov	r0, r5
   127c0:	mov	r2, #8
   127c4:	bl	111cc <rb_strlcpy@plt>
   127c8:	mov	r0, #0
   127cc:	mov	r1, r4
   127d0:	mov	r2, r8
   127d4:	mov	r3, r7
   127d8:	str	r5, [sp]
   127dc:	bl	12b40 <fputs@plt+0x1758>
   127e0:	ldr	r7, [r9, -sl, lsl #2]
   127e4:	sub	sl, sl, #1
   127e8:	cmn	sl, #7
   127ec:	bne	12780 <fputs@plt+0x1398>
   127f0:	b	12808 <fputs@plt+0x1420>
   127f4:	movw	r1, #37737	; 0x9369
   127f8:	mov	r0, #0
   127fc:	mov	r2, r8
   12800:	movt	r1, #8
   12804:	bl	12b40 <fputs@plt+0x1758>
   12808:	ldr	r7, [sp, #8]
   1280c:	add	r7, r7, #2
   12810:	cmp	r7, #8
   12814:	bcc	12738 <fputs@plt+0x1350>
   12818:	sub	sp, fp, #28
   1281c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   12820:	push	{r4, sl, fp, lr}
   12824:	add	fp, sp, #8
   12828:	sub	sp, sp, #24
   1282c:	mov	r1, #0
   12830:	mov	r2, #10
   12834:	mov	r4, #0
   12838:	bl	1125c <strtol@plt>
   1283c:	str	r0, [fp, #-12]
   12840:	sub	r0, fp, #12
   12844:	bl	1137c <gmtime@plt>
   12848:	cmp	r0, #0
   1284c:	beq	12890 <fputs@plt+0x14a8>
   12850:	ldmib	r0, {r1, r2, r3, r4}
   12854:	ldr	r0, [r0, #20]
   12858:	add	r4, r4, #1
   1285c:	str	r2, [sp, #8]
   12860:	movw	r2, #37345	; 0x91e1
   12864:	str	r3, [sp, #4]
   12868:	str	r4, [sp]
   1286c:	movw	r4, #26444	; 0x674c
   12870:	movt	r2, #8
   12874:	movt	r4, #10
   12878:	str	r1, [sp, #12]
   1287c:	movw	r1, #1900	; 0x76c
   12880:	add	r3, r0, r1
   12884:	mov	r0, r4
   12888:	mov	r1, #32
   1288c:	bl	11364 <snprintf@plt>
   12890:	mov	r0, r4
   12894:	sub	sp, fp, #8
   12898:	pop	{r4, sl, fp, pc}
   1289c:	push	{r4, r5, fp, lr}
   128a0:	add	fp, sp, #8
   128a4:	cmp	r0, #0
   128a8:	beq	128c0 <fputs@plt+0x14d8>
   128ac:	mov	r4, r0
   128b0:	movw	r0, #27500	; 0x6b6c
   128b4:	movt	r0, #10
   128b8:	str	r4, [r0]
   128bc:	b	128d4 <fputs@plt+0x14ec>
   128c0:	movw	r0, #27500	; 0x6b6c
   128c4:	movt	r0, #10
   128c8:	ldr	r4, [r0]
   128cc:	cmp	r4, #0
   128d0:	beq	12950 <fputs@plt+0x1568>
   128d4:	ldrb	r1, [r4]
   128d8:	mov	r0, #0
   128dc:	cmp	r1, #34	; 0x22
   128e0:	bne	12970 <fputs@plt+0x1588>
   128e4:	mov	r0, r4
   128e8:	mov	r1, #44	; 0x2c
   128ec:	bl	1116c <strchr@plt>
   128f0:	add	r5, r4, #1
   128f4:	cmp	r0, #0
   128f8:	beq	1291c <fputs@plt+0x1534>
   128fc:	ldrb	r2, [r0, #-1]
   12900:	add	r1, r0, #1
   12904:	cmp	r2, #34	; 0x22
   12908:	beq	12958 <fputs@plt+0x1570>
   1290c:	mov	r0, r1
   12910:	mov	r1, #44	; 0x2c
   12914:	bl	1116c <strchr@plt>
   12918:	b	128f4 <fputs@plt+0x150c>
   1291c:	mov	r0, r4
   12920:	bl	11220 <strlen@plt>
   12924:	movw	r2, #27500	; 0x6b6c
   12928:	mov	r1, r0
   1292c:	mov	r0, #0
   12930:	movt	r2, #10
   12934:	str	r0, [r2]
   12938:	ldrb	r2, [r4, r1]
   1293c:	cmp	r2, #34	; 0x22
   12940:	popne	{r4, r5, fp, pc}
   12944:	mov	r0, #0
   12948:	strb	r0, [r4, r1]
   1294c:	b	1296c <fputs@plt+0x1584>
   12950:	mov	r0, #0
   12954:	pop	{r4, r5, fp, pc}
   12958:	movw	r2, #27500	; 0x6b6c
   1295c:	movt	r2, #10
   12960:	str	r1, [r2]
   12964:	mov	r1, #0
   12968:	strb	r1, [r0, #-1]
   1296c:	mov	r0, r5
   12970:	pop	{r4, r5, fp, pc}
   12974:	push	{r4, sl, fp, lr}
   12978:	add	fp, sp, #8
   1297c:	sub	sp, sp, #4224	; 0x1080
   12980:	movw	r1, #35624	; 0x8b28
   12984:	movt	r1, #10
   12988:	str	r0, [r1]
   1298c:	movw	r0, #39476	; 0x9a34
   12990:	movt	r0, #8
   12994:	bl	11160 <getenv@plt>
   12998:	cmp	r0, #0
   1299c:	beq	129ac <fputs@plt+0x15c4>
   129a0:	mov	r1, r0
   129a4:	add	r0, sp, #128	; 0x80
   129a8:	b	129b8 <fputs@plt+0x15d0>
   129ac:	movw	r1, #39489	; 0x9a41
   129b0:	add	r0, sp, #128	; 0x80
   129b4:	movt	r1, #8
   129b8:	mov	r2, #4096	; 0x1000
   129bc:	bl	111cc <rb_strlcpy@plt>
   129c0:	movw	r4, #35620	; 0x8b24
   129c4:	add	r0, sp, #128	; 0x80
   129c8:	movt	r4, #10
   129cc:	mov	r1, r4
   129d0:	bl	219b0 <fputs@plt+0x105c8>
   129d4:	cmp	r0, #0
   129d8:	beq	129f8 <fputs@plt+0x1610>
   129dc:	ldr	r0, [r4]
   129e0:	bl	1e898 <fputs@plt+0xd4b0>
   129e4:	movw	r2, #39514	; 0x9a5a
   129e8:	mov	r3, r0
   129ec:	mov	r0, sp
   129f0:	movt	r2, #8
   129f4:	b	12a28 <fputs@plt+0x1640>
   129f8:	add	r0, sp, #128	; 0x80
   129fc:	mov	r1, #2
   12a00:	bl	111fc <access@plt>
   12a04:	cmp	r0, #0
   12a08:	beq	12a44 <fputs@plt+0x165c>
   12a0c:	bl	113dc <__errno_location@plt>
   12a10:	ldr	r0, [r0]
   12a14:	bl	110d0 <strerror@plt>
   12a18:	movw	r2, #39549	; 0x9a7d
   12a1c:	mov	r3, r0
   12a20:	mov	r0, sp
   12a24:	movt	r2, #8
   12a28:	mov	r1, #128	; 0x80
   12a2c:	bl	11364 <snprintf@plt>
   12a30:	mov	r0, sp
   12a34:	bl	12a4c <fputs@plt+0x1664>
   12a38:	mvn	r0, #0
   12a3c:	sub	sp, fp, #8
   12a40:	pop	{r4, sl, fp, pc}
   12a44:	mov	r0, #0
   12a48:	b	12a3c <fputs@plt+0x1654>
   12a4c:	sub	sp, sp, #12
   12a50:	push	{r4, r5, r6, r7, fp, lr}
   12a54:	add	fp, sp, #16
   12a58:	sub	sp, sp, #260	; 0x104
   12a5c:	movw	r5, #35624	; 0x8b28
   12a60:	mov	ip, r0
   12a64:	add	r0, fp, #8
   12a68:	movt	r5, #10
   12a6c:	stm	r0, {r1, r2, r3}
   12a70:	ldr	r0, [r5]
   12a74:	cmp	r0, #0
   12a78:	beq	12ab4 <fputs@plt+0x16cc>
   12a7c:	add	r4, sp, #4
   12a80:	add	r3, fp, #8
   12a84:	mov	r1, #256	; 0x100
   12a88:	mov	r2, ip
   12a8c:	mov	r0, r4
   12a90:	str	r3, [sp]
   12a94:	bl	11148 <vsnprintf@plt>
   12a98:	ldr	r1, [r5]
   12a9c:	mov	r0, r4
   12aa0:	blx	r1
   12aa4:	sub	sp, fp, #16
   12aa8:	pop	{r4, r5, r6, r7, fp, lr}
   12aac:	add	sp, sp, #12
   12ab0:	bx	lr
   12ab4:	mov	r0, #1
   12ab8:	bl	113d0 <exit@plt>
   12abc:	movw	r0, #35620	; 0x8b24
   12ac0:	movt	r0, #10
   12ac4:	ldr	r0, [r0]
   12ac8:	cmp	r0, #0
   12acc:	bxeq	lr
   12ad0:	b	20738 <fputs@plt+0xf350>
   12ad4:	push	{r4, sl, fp, lr}
   12ad8:	add	fp, sp, #8
   12adc:	mov	r4, r0
   12ae0:	bl	11220 <strlen@plt>
   12ae4:	mov	r1, r0
   12ae8:	mov	r0, #0
   12aec:	cmp	r0, r1, lsr #10
   12af0:	popne	{r4, sl, fp, pc}
   12af4:	movw	r0, #28542	; 0x6f7e
   12af8:	mov	r1, #39	; 0x27
   12afc:	movt	r0, #10
   12b00:	ldrb	r2, [r4]
   12b04:	cmp	r2, #39	; 0x27
   12b08:	beq	12b18 <fputs@plt+0x1730>
   12b0c:	cmp	r2, #0
   12b10:	bne	12b20 <fputs@plt+0x1738>
   12b14:	b	12b2c <fputs@plt+0x1744>
   12b18:	strb	r1, [r0], #1
   12b1c:	ldrb	r2, [r4]
   12b20:	strb	r2, [r0], #1
   12b24:	add	r4, r4, #1
   12b28:	b	12b00 <fputs@plt+0x1718>
   12b2c:	mov	r1, #0
   12b30:	strb	r1, [r0]
   12b34:	movw	r0, #28542	; 0x6f7e
   12b38:	movt	r0, #10
   12b3c:	pop	{r4, sl, fp, pc}
   12b40:	sub	sp, sp, #8
   12b44:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   12b48:	add	fp, sp, #28
   12b4c:	sub	sp, sp, #12
   12b50:	mov	r4, r0
   12b54:	movw	r0, #30590	; 0x777e
   12b58:	mov	r7, r1
   12b5c:	str	r2, [fp, #8]
   12b60:	str	r3, [fp, #12]
   12b64:	add	r3, fp, #8
   12b68:	mov	r1, #2048	; 0x800
   12b6c:	movt	r0, #10
   12b70:	mov	r2, r7
   12b74:	str	r3, [sp, #8]
   12b78:	bl	12eb0 <fputs@plt+0x1ac8>
   12b7c:	cmp	r0, #2048	; 0x800
   12b80:	bcc	12b90 <fputs@plt+0x17a8>
   12b84:	movw	r0, #39594	; 0x9aaa
   12b88:	movt	r0, #8
   12b8c:	bl	12a4c <fputs@plt+0x1664>
   12b90:	movw	r8, #35620	; 0x8b24
   12b94:	movw	r5, #11328	; 0x2c40
   12b98:	movw	r1, #30590	; 0x777e
   12b9c:	cmp	r4, #0
   12ba0:	add	r9, sp, #4
   12ba4:	mov	r3, r4
   12ba8:	movt	r8, #10
   12bac:	movt	r5, #1
   12bb0:	moveq	r5, r4
   12bb4:	movt	r1, #10
   12bb8:	str	r9, [sp]
   12bbc:	mov	r2, r5
   12bc0:	ldr	r0, [r8]
   12bc4:	bl	1e400 <fputs@plt+0xd018>
   12bc8:	cmp	r0, #0
   12bcc:	beq	12c30 <fputs@plt+0x1848>
   12bd0:	cmp	r0, #5
   12bd4:	bne	12c20 <fputs@plt+0x1838>
   12bd8:	movw	sl, #41248	; 0xa120
   12bdc:	movw	r7, #30590	; 0x777e
   12be0:	mov	r6, #5
   12be4:	movt	sl, #7
   12be8:	movt	r7, #10
   12bec:	mov	r0, #0
   12bf0:	mov	r1, sl
   12bf4:	bl	110c4 <rb_sleep@plt>
   12bf8:	ldr	r0, [r8]
   12bfc:	mov	r1, r7
   12c00:	mov	r2, r5
   12c04:	mov	r3, r4
   12c08:	str	r9, [sp]
   12c0c:	bl	1e400 <fputs@plt+0xd018>
   12c10:	cmp	r0, #0
   12c14:	beq	12c30 <fputs@plt+0x1848>
   12c18:	subs	r6, r6, #1
   12c1c:	bne	12bec <fputs@plt+0x1804>
   12c20:	ldr	r1, [sp, #4]
   12c24:	movw	r0, #39641	; 0x9ad9
   12c28:	movt	r0, #8
   12c2c:	bl	12a4c <fputs@plt+0x1664>
   12c30:	sub	sp, fp, #28
   12c34:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   12c38:	add	sp, sp, #8
   12c3c:	bx	lr
   12c40:	push	{fp, lr}
   12c44:	mov	fp, sp
   12c48:	mov	r3, r0
   12c4c:	mov	r0, r1
   12c50:	mov	r1, r2
   12c54:	blx	r3
   12c58:	mov	r0, #0
   12c5c:	pop	{fp, pc}
   12c60:	sub	sp, sp, #8
   12c64:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   12c68:	add	fp, sp, #28
   12c6c:	sub	sp, sp, #20
   12c70:	mov	r4, r0
   12c74:	movw	r0, #32638	; 0x7f7e
   12c78:	mov	r7, r1
   12c7c:	str	r2, [fp, #8]
   12c80:	str	r3, [fp, #12]
   12c84:	add	r3, fp, #8
   12c88:	mov	r1, #2048	; 0x800
   12c8c:	movt	r0, #10
   12c90:	mov	r2, r7
   12c94:	str	r3, [sp, #16]
   12c98:	bl	12eb0 <fputs@plt+0x1ac8>
   12c9c:	cmp	r0, #2048	; 0x800
   12ca0:	bcc	12cb0 <fputs@plt+0x18c8>
   12ca4:	movw	r0, #39594	; 0x9aaa
   12ca8:	movt	r0, #8
   12cac:	bl	12a4c <fputs@plt+0x1664>
   12cb0:	movw	r0, #35620	; 0x8b24
   12cb4:	add	r1, sp, #12
   12cb8:	add	r5, r4, #4
   12cbc:	add	r7, r4, #8
   12cc0:	add	r2, sp, #8
   12cc4:	movt	r0, #10
   12cc8:	str	r1, [sp, #4]
   12ccc:	movw	r1, #32638	; 0x7f7e
   12cd0:	mov	r3, r5
   12cd4:	str	r7, [sp]
   12cd8:	movt	r1, #10
   12cdc:	ldr	r0, [r0]
   12ce0:	bl	1ede0 <fputs@plt+0xd9f8>
   12ce4:	cmp	r0, #0
   12ce8:	beq	12d60 <fputs@plt+0x1978>
   12cec:	cmp	r0, #5
   12cf0:	bne	12d50 <fputs@plt+0x1968>
   12cf4:	movw	r8, #41248	; 0xa120
   12cf8:	movw	r9, #32638	; 0x7f7e
   12cfc:	mov	sl, #5
   12d00:	add	r6, sp, #8
   12d04:	movt	r8, #7
   12d08:	movt	r9, #10
   12d0c:	mov	r0, #0
   12d10:	mov	r1, r8
   12d14:	bl	110c4 <rb_sleep@plt>
   12d18:	movw	r0, #35620	; 0x8b24
   12d1c:	add	r1, sp, #12
   12d20:	mov	r2, r6
   12d24:	mov	r3, r5
   12d28:	str	r7, [sp]
   12d2c:	movt	r0, #10
   12d30:	str	r1, [sp, #4]
   12d34:	mov	r1, r9
   12d38:	ldr	r0, [r0]
   12d3c:	bl	1ede0 <fputs@plt+0xd9f8>
   12d40:	cmp	r0, #0
   12d44:	beq	12d60 <fputs@plt+0x1978>
   12d48:	subs	sl, sl, #1
   12d4c:	bne	12d0c <fputs@plt+0x1924>
   12d50:	ldr	r1, [sp, #12]
   12d54:	movw	r0, #39641	; 0x9ad9
   12d58:	movt	r0, #8
   12d5c:	bl	12a4c <fputs@plt+0x1664>
   12d60:	ldr	r0, [sp, #8]
   12d64:	str	r0, [r4, #12]
   12d68:	ldr	r9, [r4, #4]
   12d6c:	cmp	r9, #0
   12d70:	beq	12e0c <fputs@plt+0x1a24>
   12d74:	ldr	r8, [r7]
   12d78:	lsl	r1, r9, #2
   12d7c:	mov	r0, #1
   12d80:	bl	11184 <calloc@plt>
   12d84:	cmp	r0, #0
   12d88:	beq	12e24 <fputs@plt+0x1a3c>
   12d8c:	cmp	r9, #1
   12d90:	str	r0, [r4]
   12d94:	blt	12e14 <fputs@plt+0x1a2c>
   12d98:	rsb	r7, r8, #0
   12d9c:	lsl	sl, r8, #2
   12da0:	mov	r6, #0
   12da4:	mov	r5, r8
   12da8:	mov	r0, #1
   12dac:	mov	r1, sl
   12db0:	bl	11184 <calloc@plt>
   12db4:	cmp	r0, #0
   12db8:	beq	12e24 <fputs@plt+0x1a3c>
   12dbc:	ldr	r1, [r4]
   12dc0:	cmp	r8, #1
   12dc4:	str	r0, [r1, r6, lsl #2]
   12dc8:	blt	12dfc <fputs@plt+0x1a14>
   12dcc:	lsl	r1, r5, #2
   12dd0:	mov	r0, #0
   12dd4:	ldr	r3, [sp, #8]
   12dd8:	ldr	r2, [r4]
   12ddc:	add	r3, r3, r1
   12de0:	ldr	r2, [r2, r6, lsl #2]
   12de4:	ldr	r3, [r3, -r0, lsl #2]
   12de8:	str	r3, [r2, -r0, lsl #2]
   12dec:	sub	r0, r0, #1
   12df0:	cmp	r7, r0
   12df4:	bne	12dd4 <fputs@plt+0x19ec>
   12df8:	sub	r5, r5, r0
   12dfc:	add	r6, r6, #1
   12e00:	cmp	r6, r9
   12e04:	bne	12da8 <fputs@plt+0x19c0>
   12e08:	b	12e14 <fputs@plt+0x1a2c>
   12e0c:	mov	r0, #0
   12e10:	str	r0, [r4]
   12e14:	sub	sp, fp, #28
   12e18:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   12e1c:	add	sp, sp, #8
   12e20:	bx	lr
   12e24:	bl	112b0 <rb_outofmemory@plt>
   12e28:	push	{r4, r5, fp, lr}
   12e2c:	add	fp, sp, #8
   12e30:	mov	r4, r0
   12e34:	ldr	r0, [r0]
   12e38:	ldr	r2, [r4, #4]
   12e3c:	cmp	r2, #1
   12e40:	blt	12e6c <fputs@plt+0x1a84>
   12e44:	mov	r5, #0
   12e48:	ldr	r1, [r0, r5, lsl #2]
   12e4c:	cmp	r1, #0
   12e50:	beq	12e60 <fputs@plt+0x1a78>
   12e54:	mov	r0, r1
   12e58:	bl	111d8 <free@plt>
   12e5c:	ldm	r4, {r0, r2}
   12e60:	add	r5, r5, #1
   12e64:	cmp	r5, r2
   12e68:	blt	12e48 <fputs@plt+0x1a60>
   12e6c:	cmp	r0, #0
   12e70:	beq	12e78 <fputs@plt+0x1a90>
   12e74:	bl	111d8 <free@plt>
   12e78:	ldr	r0, [r4, #12]
   12e7c:	pop	{r4, r5, fp, lr}
   12e80:	b	1f16c <fputs@plt+0xdd84>
   12e84:	cmp	r0, #0
   12e88:	beq	12ea0 <fputs@plt+0x1ab8>
   12e8c:	cmp	r0, #1
   12e90:	bxne	lr
   12e94:	movw	r1, #39697	; 0x9b11
   12e98:	movt	r1, #8
   12e9c:	b	12ea8 <fputs@plt+0x1ac0>
   12ea0:	movw	r1, #39679	; 0x9aff
   12ea4:	movt	r1, #8
   12ea8:	mov	r0, #0
   12eac:	b	12b40 <fputs@plt+0x1758>
   12eb0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   12eb4:	add	fp, sp, #28
   12eb8:	sub	sp, sp, #4
   12ebc:	sub	r8, r1, #1
   12ec0:	mov	r4, r0
   12ec4:	cmp	r8, #1
   12ec8:	blt	13428 <fputs@plt+0x2040>
   12ecc:	ldrb	r0, [r2]
   12ed0:	cmp	r0, #0
   12ed4:	beq	13428 <fputs@plt+0x2040>
   12ed8:	movw	lr, #64536	; 0xfc18
   12edc:	movw	r9, #34686	; 0x877e
   12ee0:	mov	ip, r3
   12ee4:	mov	sl, #0
   12ee8:	movt	lr, #65535	; 0xffff
   12eec:	movt	r9, #10
   12ef0:	uxtb	r1, r0
   12ef4:	cmp	r1, #37	; 0x25
   12ef8:	bne	12f40 <fputs@plt+0x1b58>
   12efc:	ldrb	r1, [r2, #1]
   12f00:	add	r7, r2, #2
   12f04:	cmp	r1, #99	; 0x63
   12f08:	ble	12f50 <fputs@plt+0x1b68>
   12f0c:	cmp	r1, #114	; 0x72
   12f10:	bgt	12fac <fputs@plt+0x1bc4>
   12f14:	cmp	r1, #100	; 0x64
   12f18:	bne	13080 <fputs@plt+0x1c98>
   12f1c:	ldr	r2, [ip], #4
   12f20:	cmp	r2, #0
   12f24:	beq	131a8 <fputs@plt+0x1dc0>
   12f28:	cmn	r2, #1
   12f2c:	str	ip, [sp]
   12f30:	ble	1320c <fputs@plt+0x1e24>
   12f34:	mov	lr, r7
   12f38:	mov	ip, sl
   12f3c:	b	13228 <fputs@plt+0x1e40>
   12f40:	add	r2, r2, #1
   12f44:	strb	r0, [r4], #1
   12f48:	add	sl, sl, #1
   12f4c:	b	131b8 <fputs@plt+0x1dd0>
   12f50:	cmp	r1, #37	; 0x25
   12f54:	beq	13078 <fputs@plt+0x1c90>
   12f58:	cmp	r1, #81	; 0x51
   12f5c:	bne	13164 <fputs@plt+0x1d7c>
   12f60:	ldr	r0, [ip], #4
   12f64:	cmp	r0, #0
   12f68:	beq	131b4 <fputs@plt+0x1dcc>
   12f6c:	mov	r5, ip
   12f70:	bl	12ad4 <fputs@plt+0x16ec>
   12f74:	movw	lr, #64536	; 0xfc18
   12f78:	movt	lr, #65535	; 0xffff
   12f7c:	ldrb	r1, [r0]
   12f80:	cmp	r1, #0
   12f84:	strb	r1, [r4]
   12f88:	beq	12fa0 <fputs@plt+0x1bb8>
   12f8c:	add	sl, sl, #1
   12f90:	add	r0, r0, #1
   12f94:	add	r4, r4, #1
   12f98:	cmp	sl, r8
   12f9c:	blt	12f7c <fputs@plt+0x1b94>
   12fa0:	mov	r2, r7
   12fa4:	mov	ip, r5
   12fa8:	b	131b8 <fputs@plt+0x1dd0>
   12fac:	cmp	r1, #117	; 0x75
   12fb0:	bne	13174 <fputs@plt+0x1d8c>
   12fb4:	ldr	r1, [ip], #4
   12fb8:	cmp	r1, #0
   12fbc:	beq	131a8 <fputs@plt+0x1dc0>
   12fc0:	mov	r0, #0
   12fc4:	movw	r2, #19923	; 0x4dd3
   12fc8:	movw	r5, #39716	; 0x9b24
   12fcc:	movt	r2, #4194	; 0x1062
   12fd0:	movt	r5, #8
   12fd4:	umull	r2, r3, r1, r2
   12fd8:	lsr	r2, r3, #6
   12fdc:	mla	r3, r2, lr, r1
   12fe0:	ldr	r3, [r5, r3, lsl #2]
   12fe4:	ldrb	r6, [r3]
   12fe8:	cmp	r6, #0
   12fec:	strb	r6, [r9, r0]
   12ff0:	beq	13010 <fputs@plt+0x1c28>
   12ff4:	add	r3, r3, #1
   12ff8:	ldrb	r5, [r3], #1
   12ffc:	add	r6, r9, r0
   13000:	add	r0, r0, #1
   13004:	cmp	r5, #0
   13008:	strb	r5, [r6, #1]
   1300c:	bne	12ff8 <fputs@plt+0x1c10>
   13010:	lsr	r1, r1, #3
   13014:	cmp	r1, #124	; 0x7c
   13018:	mov	r1, r2
   1301c:	bhi	12fc4 <fputs@plt+0x1bdc>
   13020:	add	r1, r9, r0
   13024:	sub	r0, r0, #1
   13028:	ldrb	r1, [r1, #-1]
   1302c:	cmp	r1, #48	; 0x30
   13030:	beq	13020 <fputs@plt+0x1c38>
   13034:	mvn	r1, #0
   13038:	mov	r2, r9
   1303c:	add	r3, r4, r1
   13040:	cmp	r0, r1
   13044:	beq	131fc <fputs@plt+0x1e14>
   13048:	ldrb	r6, [r2, r0]
   1304c:	add	r1, r1, #1
   13050:	sub	r2, r2, #1
   13054:	strb	r6, [r3, #1]
   13058:	add	r3, sl, r1
   1305c:	add	r3, r3, #1
   13060:	cmp	r3, r8
   13064:	blt	1303c <fputs@plt+0x1c54>
   13068:	add	r0, r4, r1
   1306c:	mov	sl, r3
   13070:	add	r4, r0, #1
   13074:	b	131b4 <fputs@plt+0x1dcc>
   13078:	mov	r2, r7
   1307c:	b	12f44 <fputs@plt+0x1b5c>
   13080:	cmp	r1, #108	; 0x6c
   13084:	bne	13440 <fputs@plt+0x2058>
   13088:	ldrb	r0, [r7]
   1308c:	cmp	r0, #100	; 0x64
   13090:	beq	131d0 <fputs@plt+0x1de8>
   13094:	cmp	r0, #117	; 0x75
   13098:	bne	13440 <fputs@plt+0x2058>
   1309c:	ldr	r1, [ip], #4
   130a0:	add	r2, r2, #3
   130a4:	cmp	r1, #0
   130a8:	beq	131f4 <fputs@plt+0x1e0c>
   130ac:	mov	r0, #0
   130b0:	movw	r3, #19923	; 0x4dd3
   130b4:	movw	r5, #39716	; 0x9b24
   130b8:	movt	r3, #4194	; 0x1062
   130bc:	movt	r5, #8
   130c0:	umull	r3, r6, r1, r3
   130c4:	lsr	r3, r6, #6
   130c8:	mla	r6, r3, lr, r1
   130cc:	ldr	r6, [r5, r6, lsl #2]
   130d0:	ldrb	r5, [r6]
   130d4:	cmp	r5, #0
   130d8:	strb	r5, [r9, r0]
   130dc:	beq	130fc <fputs@plt+0x1d14>
   130e0:	add	r5, r6, #1
   130e4:	ldrb	r7, [r5], #1
   130e8:	add	r6, r9, r0
   130ec:	add	r0, r0, #1
   130f0:	cmp	r7, #0
   130f4:	strb	r7, [r6, #1]
   130f8:	bne	130e4 <fputs@plt+0x1cfc>
   130fc:	lsr	r1, r1, #3
   13100:	cmp	r1, #124	; 0x7c
   13104:	mov	r1, r3
   13108:	bhi	130b0 <fputs@plt+0x1cc8>
   1310c:	add	r1, r9, r0
   13110:	sub	r0, r0, #1
   13114:	ldrb	r1, [r1, #-1]
   13118:	cmp	r1, #48	; 0x30
   1311c:	beq	1310c <fputs@plt+0x1d24>
   13120:	mvn	r1, #0
   13124:	mov	r3, r9
   13128:	add	r6, r4, r1
   1312c:	cmp	r0, r1
   13130:	beq	13308 <fputs@plt+0x1f20>
   13134:	ldrb	r7, [r3, r0]
   13138:	add	r1, r1, #1
   1313c:	sub	r3, r3, #1
   13140:	strb	r7, [r6, #1]
   13144:	add	r7, sl, r1
   13148:	add	r6, r7, #1
   1314c:	cmp	r6, r8
   13150:	blt	13128 <fputs@plt+0x1d40>
   13154:	add	r0, r4, r1
   13158:	mov	sl, r6
   1315c:	add	r4, r0, #1
   13160:	b	131b8 <fputs@plt+0x1dd0>
   13164:	cmp	r1, #99	; 0x63
   13168:	bne	13440 <fputs@plt+0x2058>
   1316c:	ldr	r0, [ip], #4
   13170:	b	131ac <fputs@plt+0x1dc4>
   13174:	cmp	r1, #115	; 0x73
   13178:	bne	13440 <fputs@plt+0x2058>
   1317c:	ldr	r0, [ip], #4
   13180:	ldrb	r1, [r0]
   13184:	cmp	r1, #0
   13188:	strb	r1, [r4]
   1318c:	beq	131b4 <fputs@plt+0x1dcc>
   13190:	add	sl, sl, #1
   13194:	add	r0, r0, #1
   13198:	add	r4, r4, #1
   1319c:	cmp	sl, r8
   131a0:	blt	13180 <fputs@plt+0x1d98>
   131a4:	b	131b4 <fputs@plt+0x1dcc>
   131a8:	mov	r0, #48	; 0x30
   131ac:	strb	r0, [r4], #1
   131b0:	add	sl, sl, #1
   131b4:	mov	r2, r7
   131b8:	cmp	sl, r8
   131bc:	bge	1342c <fputs@plt+0x2044>
   131c0:	ldrb	r0, [r2]
   131c4:	cmp	r0, #0
   131c8:	bne	12ef0 <fputs@plt+0x1b08>
   131cc:	b	1342c <fputs@plt+0x2044>
   131d0:	ldr	r3, [ip], #4
   131d4:	add	r2, r2, #3
   131d8:	cmp	r3, #0
   131dc:	beq	131f4 <fputs@plt+0x1e0c>
   131e0:	mov	lr, ip
   131e4:	cmn	r3, #1
   131e8:	ble	13318 <fputs@plt+0x1f30>
   131ec:	mov	ip, sl
   131f0:	b	13330 <fputs@plt+0x1f48>
   131f4:	mov	r0, #48	; 0x30
   131f8:	b	12f44 <fputs@plt+0x1b5c>
   131fc:	add	r0, sl, r1
   13200:	add	r4, r3, #1
   13204:	add	sl, r0, #1
   13208:	b	131b4 <fputs@plt+0x1dcc>
   1320c:	mov	r0, #45	; 0x2d
   13210:	add	ip, sl, #1
   13214:	strb	r0, [r4], #1
   13218:	cmp	ip, r8
   1321c:	bge	13408 <fputs@plt+0x2020>
   13220:	mov	lr, r7
   13224:	rsb	r2, r2, #0
   13228:	mov	r1, #0
   1322c:	movw	sl, #999	; 0x3e7
   13230:	movw	r7, #1998	; 0x7ce
   13234:	movw	r0, #19923	; 0x4dd3
   13238:	movt	r0, #4194	; 0x1062
   1323c:	smmul	r3, r2, r0
   13240:	movw	r0, #64536	; 0xfc18
   13244:	movt	r0, #65535	; 0xffff
   13248:	asr	r6, r3, #6
   1324c:	add	r3, r6, r3, lsr #31
   13250:	mla	r6, r3, r0, r2
   13254:	movw	r0, #39716	; 0x9b24
   13258:	movt	r0, #8
   1325c:	ldr	r6, [r0, r6, lsl #2]
   13260:	ldrb	r5, [r6]
   13264:	cmp	r5, #0
   13268:	strb	r5, [r9, r1]
   1326c:	beq	1328c <fputs@plt+0x1ea4>
   13270:	add	r6, r6, #1
   13274:	ldrb	r0, [r6], #1
   13278:	add	r5, r9, r1
   1327c:	add	r1, r1, #1
   13280:	cmp	r0, #0
   13284:	strb	r0, [r5, #1]
   13288:	bne	13274 <fputs@plt+0x1e8c>
   1328c:	add	r0, r2, sl
   13290:	mov	r2, r3
   13294:	cmp	r0, r7
   13298:	bhi	13234 <fputs@plt+0x1e4c>
   1329c:	add	r0, r9, r1
   132a0:	sub	r1, r1, #1
   132a4:	ldrb	r0, [r0, #-1]
   132a8:	cmp	r0, #48	; 0x30
   132ac:	beq	1329c <fputs@plt+0x1eb4>
   132b0:	mvn	r2, #0
   132b4:	mov	r3, r9
   132b8:	add	r6, r4, r2
   132bc:	cmp	r1, r2
   132c0:	beq	132f0 <fputs@plt+0x1f08>
   132c4:	ldrb	r0, [r3, r1]
   132c8:	add	r2, r2, #1
   132cc:	sub	r3, r3, #1
   132d0:	strb	r0, [r6, #1]
   132d4:	add	r0, ip, r2
   132d8:	add	sl, r0, #1
   132dc:	cmp	sl, r8
   132e0:	blt	132b8 <fputs@plt+0x1ed0>
   132e4:	add	r0, r4, r2
   132e8:	add	r4, r0, #1
   132ec:	b	132fc <fputs@plt+0x1f14>
   132f0:	add	r0, ip, r2
   132f4:	add	r4, r6, #1
   132f8:	add	sl, r0, #1
   132fc:	mov	r2, lr
   13300:	ldr	ip, [sp]
   13304:	b	1341c <fputs@plt+0x2034>
   13308:	add	r0, sl, r1
   1330c:	add	r4, r6, #1
   13310:	add	sl, r0, #1
   13314:	b	131b8 <fputs@plt+0x1dd0>
   13318:	mov	r0, #45	; 0x2d
   1331c:	add	ip, sl, #1
   13320:	strb	r0, [r4], #1
   13324:	cmp	ip, r8
   13328:	bge	13414 <fputs@plt+0x202c>
   1332c:	rsb	r3, r3, #0
   13330:	mov	r1, #0
   13334:	movw	sl, #999	; 0x3e7
   13338:	movw	r0, #19923	; 0x4dd3
   1333c:	movt	r0, #4194	; 0x1062
   13340:	smmul	r7, r3, r0
   13344:	movw	r0, #64536	; 0xfc18
   13348:	movt	r0, #65535	; 0xffff
   1334c:	asr	r6, r7, #6
   13350:	add	r6, r6, r7, lsr #31
   13354:	mla	r7, r6, r0, r3
   13358:	movw	r0, #39716	; 0x9b24
   1335c:	movt	r0, #8
   13360:	ldr	r5, [r0, r7, lsl #2]
   13364:	ldrb	r7, [r5]
   13368:	cmp	r7, #0
   1336c:	strb	r7, [r9, r1]
   13370:	beq	13390 <fputs@plt+0x1fa8>
   13374:	add	r5, r5, #1
   13378:	ldrb	r0, [r5], #1
   1337c:	add	r7, r9, r1
   13380:	add	r1, r1, #1
   13384:	cmp	r0, #0
   13388:	strb	r0, [r7, #1]
   1338c:	bne	13378 <fputs@plt+0x1f90>
   13390:	add	r0, r3, sl
   13394:	movw	r3, #1998	; 0x7ce
   13398:	cmp	r0, r3
   1339c:	mov	r3, r6
   133a0:	bhi	13338 <fputs@plt+0x1f50>
   133a4:	add	r0, r9, r1
   133a8:	sub	r1, r1, #1
   133ac:	ldrb	r0, [r0, #-1]
   133b0:	cmp	r0, #48	; 0x30
   133b4:	beq	133a4 <fputs@plt+0x1fbc>
   133b8:	mvn	r3, #0
   133bc:	mov	r5, r9
   133c0:	add	r6, r4, r3
   133c4:	cmp	r1, r3
   133c8:	beq	133f8 <fputs@plt+0x2010>
   133cc:	ldrb	r0, [r5, r1]
   133d0:	add	r3, r3, #1
   133d4:	sub	r5, r5, #1
   133d8:	strb	r0, [r6, #1]
   133dc:	add	r0, ip, r3
   133e0:	add	sl, r0, #1
   133e4:	cmp	sl, r8
   133e8:	blt	133c0 <fputs@plt+0x1fd8>
   133ec:	add	r0, r4, r3
   133f0:	add	r4, r0, #1
   133f4:	b	13418 <fputs@plt+0x2030>
   133f8:	add	r0, ip, r3
   133fc:	add	r4, r6, #1
   13400:	add	sl, r0, #1
   13404:	b	13418 <fputs@plt+0x2030>
   13408:	mov	sl, ip
   1340c:	mov	r2, r7
   13410:	b	13300 <fputs@plt+0x1f18>
   13414:	mov	sl, ip
   13418:	mov	ip, lr
   1341c:	movw	lr, #64536	; 0xfc18
   13420:	movt	lr, #65535	; 0xffff
   13424:	b	131b8 <fputs@plt+0x1dd0>
   13428:	mov	sl, #0
   1342c:	mov	r0, #0
   13430:	strb	r0, [r4]
   13434:	mov	r0, sl
   13438:	sub	sp, fp, #28
   1343c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   13440:	mov	r0, #1
   13444:	bl	113d0 <exit@plt>
   13448:	sub	sp, sp, #4
   1344c:	push	{fp, lr}
   13450:	mov	fp, sp
   13454:	sub	sp, sp, #4
   13458:	str	r3, [fp, #8]
   1345c:	add	r3, fp, #8
   13460:	str	r3, [sp]
   13464:	bl	12eb0 <fputs@plt+0x1ac8>
   13468:	mov	sp, fp
   1346c:	pop	{fp, lr}
   13470:	add	sp, sp, #4
   13474:	bx	lr
   13478:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   1347c:	add	fp, sp, #24
   13480:	movw	r1, #61892	; 0xf1c4
   13484:	mov	r2, #7
   13488:	mov	r4, r0
   1348c:	movt	r1, #8
   13490:	bl	13510 <fputs@plt+0x2128>
   13494:	cmp	r0, #0
   13498:	mov	r7, #0
   1349c:	mov	r5, #0
   134a0:	addeq	r4, r4, #7
   134a4:	cmp	r4, #0
   134a8:	beq	134b8 <fputs@plt+0x20d0>
   134ac:	mov	r0, r4
   134b0:	bl	11220 <strlen@plt>
   134b4:	bic	r5, r0, #-1073741824	; 0xc0000000
   134b8:	movw	r8, #47720	; 0xba68
   134bc:	movw	r9, #48044	; 0xbbac
   134c0:	movt	r8, #8
   134c4:	movt	r9, #8
   134c8:	ldr	r6, [r8, -r7, lsl #2]
   134cc:	mov	r0, r4
   134d0:	mov	r2, r5
   134d4:	mov	r1, r6
   134d8:	bl	13510 <fputs@plt+0x2128>
   134dc:	cmp	r0, #0
   134e0:	bne	134f4 <fputs@plt+0x210c>
   134e4:	ldrb	r0, [r6, r5]
   134e8:	ldrb	r0, [r9, r0]
   134ec:	tst	r0, #70	; 0x46
   134f0:	beq	13508 <fputs@plt+0x2120>
   134f4:	sub	r7, r7, #1
   134f8:	cmn	r7, #3
   134fc:	bne	134c8 <fputs@plt+0x20e0>
   13500:	mov	r0, #0
   13504:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   13508:	mov	r0, #1
   1350c:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   13510:	push	{fp, lr}
   13514:	mov	fp, sp
   13518:	cmp	r0, #0
   1351c:	beq	13574 <fputs@plt+0x218c>
   13520:	cmp	r1, #0
   13524:	beq	13580 <fputs@plt+0x2198>
   13528:	cmp	r2, #1
   1352c:	blt	1356c <fputs@plt+0x2184>
   13530:	movw	ip, #47732	; 0xba74
   13534:	movt	ip, #8
   13538:	ldrb	r3, [r0]
   1353c:	cmp	r3, #0
   13540:	beq	13588 <fputs@plt+0x21a0>
   13544:	ldrb	lr, [ip, r3]
   13548:	ldrb	r3, [r1]
   1354c:	ldrb	r3, [ip, r3]
   13550:	cmp	lr, r3
   13554:	bne	13594 <fputs@plt+0x21ac>
   13558:	sub	r2, r2, #1
   1355c:	add	r1, r1, #1
   13560:	add	r0, r0, #1
   13564:	cmp	r2, #0
   13568:	bgt	13538 <fputs@plt+0x2150>
   1356c:	mov	r1, #0
   13570:	b	13598 <fputs@plt+0x21b0>
   13574:	cmp	r1, #0
   13578:	mvnne	r1, #0
   1357c:	b	13598 <fputs@plt+0x21b0>
   13580:	mov	r1, #1
   13584:	b	13598 <fputs@plt+0x21b0>
   13588:	ldrb	r0, [r1]
   1358c:	mov	lr, #0
   13590:	ldrb	r3, [ip, r0]
   13594:	sub	r1, lr, r3
   13598:	mov	r0, r1
   1359c:	pop	{fp, pc}
   135a0:	mov	r1, r0
   135a4:	mov	r0, #0
   135a8:	cmp	r1, #2
   135ac:	bxhi	lr
   135b0:	movw	r0, #47720	; 0xba68
   135b4:	movt	r0, #8
   135b8:	ldr	r0, [r0, r1, lsl #2]
   135bc:	bx	lr
   135c0:	push	{r5, r6, r7, sl, fp, lr}
   135c4:	add	fp, sp, #16
   135c8:	sub	sp, sp, #8
   135cc:	cmp	r0, #10
   135d0:	bcc	13608 <fputs@plt+0x2220>
   135d4:	movw	r0, #62189	; 0xf2ed
   135d8:	movw	r1, #62796	; 0xf54c
   135dc:	movw	r2, #13680	; 0x3570
   135e0:	movw	r3, #16513	; 0x4081
   135e4:	mov	r7, #21
   135e8:	movt	r0, #8
   135ec:	movt	r1, #8
   135f0:	movt	r2, #9
   135f4:	add	r0, r0, #20
   135f8:	str	r0, [sp]
   135fc:	mov	r0, #21
   13600:	bl	15e38 <fputs@plt+0x4a50>
   13604:	b	1362c <fputs@plt+0x2244>
   13608:	movw	r5, #34712	; 0x8798
   1360c:	mov	r7, #0
   13610:	cmp	r3, #0
   13614:	movt	r5, #10
   13618:	ldr	r0, [r5, r0, lsl #2]!
   1361c:	stm	r1, {r0, r7}
   13620:	ldr	r6, [r5, #40]!	; 0x28
   13624:	strd	r6, [r2]
   13628:	strne	r0, [r5]
   1362c:	mov	r0, r7
   13630:	sub	sp, fp, #16
   13634:	pop	{r5, r6, r7, sl, fp, pc}
   13638:	push	{r4, r5, fp, lr}
   1363c:	add	fp, sp, #8
   13640:	sub	sp, sp, #16
   13644:	mov	r4, r2
   13648:	mov	r5, r1
   1364c:	add	r1, sp, #8
   13650:	mov	r2, sp
   13654:	bl	135c0 <fputs@plt+0x21d8>
   13658:	cmp	r0, #0
   1365c:	bne	13670 <fputs@plt+0x2288>
   13660:	ldr	r1, [sp, #8]
   13664:	str	r1, [r5]
   13668:	ldr	r1, [sp]
   1366c:	str	r1, [r4]
   13670:	sub	sp, fp, #8
   13674:	pop	{r4, r5, fp, pc}
   13678:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1367c:	add	fp, sp, #28
   13680:	sub	sp, sp, #20
   13684:	cmp	r1, #10
   13688:	bhi	13764 <fputs@plt+0x237c>
   1368c:	ldr	lr, [fp, #8]
   13690:	mov	r8, r2
   13694:	add	r2, pc, #8
   13698:	mov	r9, r3
   1369c:	mov	r6, r0
   136a0:	ldr	pc, [r2, r1, lsl #2]
   136a4:	andeq	r3, r1, ip, ror #14
   136a8:	muleq	r1, r0, r7
   136ac:	andeq	r3, r1, r0, ror r8
   136b0:	andeq	r3, r1, r8, lsl sl
   136b4:	ldrdeq	r3, [r1], -r0
   136b8:	ldrdeq	r3, [r1], -r0
   136bc:	ldrdeq	r3, [r1], -r0
   136c0:	strdeq	r3, [r1], -r4
   136c4:	strdeq	r3, [r1], -r4
   136c8:	strdeq	r3, [r1], -r4
   136cc:	andeq	r3, r1, r8, ror #20
   136d0:	mov	sl, #0
   136d4:	add	r1, r6, r1, lsl #2
   136d8:	cmp	lr, #0
   136dc:	str	sl, [r8]
   136e0:	movne	sl, #0
   136e4:	ldr	r2, [r1, #256]!	; 0x100
   136e8:	str	r2, [r9]
   136ec:	strne	sl, [r1]
   136f0:	b	13ac8 <fputs@plt+0x26e0>
   136f4:	ldr	r2, [r6, #20]
   136f8:	mov	sl, #0
   136fc:	mov	r3, #0
   13700:	cmp	r2, #1
   13704:	blt	13758 <fputs@plt+0x2370>
   13708:	ldr	r3, [r6, #16]
   1370c:	sub	r1, r1, #7
   13710:	mov	ip, #0
   13714:	mov	r7, #0
   13718:	add	r5, r3, #4
   1371c:	mov	r3, #0
   13720:	ldr	r4, [r5, r7, lsl #4]
   13724:	cmp	r4, #0
   13728:	beq	1374c <fputs@plt+0x2364>
   1372c:	ldr	r4, [r4, #4]
   13730:	cmp	lr, #0
   13734:	ldr	r4, [r4]
   13738:	add	r4, r4, r1, lsl #2
   1373c:	ldr	r0, [r4, #192]!	; 0xc0
   13740:	strne	ip, [r4]
   13744:	ldrne	r2, [r6, #20]
   13748:	add	r3, r0, r3
   1374c:	add	r7, r7, #1
   13750:	cmp	r7, r2
   13754:	blt	13720 <fputs@plt+0x2338>
   13758:	str	sl, [r9]
   1375c:	str	r3, [r8]
   13760:	b	13ac8 <fputs@plt+0x26e0>
   13764:	mov	sl, #1
   13768:	b	13ac8 <fputs@plt+0x26e0>
   1376c:	ldr	r1, [r6, #264]	; 0x108
   13770:	cmp	lr, #0
   13774:	mov	sl, #0
   13778:	str	r1, [r8]
   1377c:	ldr	r1, [r6, #268]	; 0x10c
   13780:	str	r1, [r9]
   13784:	ldrne	r0, [r6, #264]	; 0x108
   13788:	strne	r0, [r6, #268]	; 0x10c
   1378c:	b	13ac8 <fputs@plt+0x26e0>
   13790:	ldr	r0, [r6, #20]
   13794:	mov	sl, #0
   13798:	mov	r5, #0
   1379c:	str	r9, [sp, #4]
   137a0:	str	r8, [sp, #8]
   137a4:	cmp	r0, #1
   137a8:	blt	1385c <fputs@plt+0x2474>
   137ac:	ldr	r1, [r6, #16]
   137b0:	mov	r2, #0
   137b4:	add	r1, r1, #4
   137b8:	ldr	r3, [r1, r2, lsl #4]
   137bc:	cmp	r3, #0
   137c0:	beq	137d0 <fputs@plt+0x23e8>
   137c4:	ldr	r7, [r3]
   137c8:	ldr	r3, [r3, #4]
   137cc:	str	r7, [r3, #4]
   137d0:	add	r2, r2, #1
   137d4:	cmp	r0, r2
   137d8:	bne	137b8 <fputs@plt+0x23d0>
   137dc:	mov	r5, #0
   137e0:	cmp	r0, #1
   137e4:	blt	1385c <fputs@plt+0x2474>
   137e8:	movw	r9, #16696	; 0x4138
   137ec:	mov	r8, #0
   137f0:	movt	r9, #10
   137f4:	ldr	r1, [r6, #16]
   137f8:	add	r1, r1, r8, lsl #4
   137fc:	ldr	r1, [r1, #4]
   13800:	cmp	r1, #0
   13804:	beq	13850 <fputs@plt+0x2468>
   13808:	ldr	r0, [r1, #4]
   1380c:	ldr	r4, [r0]
   13810:	ldrh	r0, [r4, #148]	; 0x94
   13814:	ldr	r1, [r4, #160]	; 0xa0
   13818:	ldr	r2, [r4, #212]	; 0xd4
   1381c:	add	r0, r1, r0
   13820:	ldr	r1, [r9, #132]	; 0x84
   13824:	add	r7, r0, #60	; 0x3c
   13828:	ldr	r0, [r2, #44]	; 0x2c
   1382c:	blx	r1
   13830:	ldr	r1, [r9, #52]	; 0x34
   13834:	mla	r5, r0, r7, r5
   13838:	mov	r0, r4
   1383c:	blx	r1
   13840:	ldr	r1, [r4, #160]	; 0xa0
   13844:	add	r0, r5, r0
   13848:	add	r5, r0, r1
   1384c:	ldr	r0, [r6, #20]
   13850:	add	r8, r8, #1
   13854:	cmp	r8, r0
   13858:	blt	137f4 <fputs@plt+0x240c>
   1385c:	ldr	r0, [sp, #8]
   13860:	str	r5, [r0]
   13864:	ldr	r0, [sp, #4]
   13868:	str	sl, [r0]
   1386c:	b	13ac8 <fputs@plt+0x26e0>
   13870:	mov	r0, #0
   13874:	str	r0, [sp, #16]
   13878:	ldr	r1, [r6, #20]
   1387c:	cmp	r1, #0
   13880:	ble	13aa4 <fputs@plt+0x26bc>
   13884:	ldr	r2, [r6, #16]
   13888:	mov	sl, r9
   1388c:	mov	r3, r1
   13890:	add	r2, r2, #4
   13894:	ldr	r7, [r2]
   13898:	add	r2, r2, #16
   1389c:	cmp	r7, #0
   138a0:	ldmne	r7, {r5, r7}
   138a4:	strne	r5, [r7, #4]
   138a8:	subs	r3, r3, #1
   138ac:	bne	13894 <fputs@plt+0x24ac>
   138b0:	add	r2, sp, #16
   138b4:	mov	r3, r6
   138b8:	cmp	r1, #1
   138bc:	str	r2, [r3, #456]!	; 0x1c8
   138c0:	blt	13ab0 <fputs@plt+0x26c8>
   138c4:	movw	r5, #16696	; 0x4138
   138c8:	mov	r4, #0
   138cc:	str	r3, [sp, #8]
   138d0:	movt	r5, #10
   138d4:	ldr	r0, [r6, #16]
   138d8:	add	r0, r0, r4, lsl #4
   138dc:	ldr	r9, [r0, #12]
   138e0:	cmp	r9, #0
   138e4:	beq	139fc <fputs@plt+0x2614>
   138e8:	ldr	r1, [r5, #56]	; 0x38
   138ec:	mov	r0, #16
   138f0:	blx	r1
   138f4:	ldr	r1, [r9, #12]
   138f8:	ldr	r3, [r9, #44]	; 0x2c
   138fc:	ldr	r2, [r9, #28]
   13900:	ldr	r7, [r9, #60]	; 0x3c
   13904:	add	r1, r3, r1
   13908:	add	r1, r1, r2
   1390c:	ldr	r2, [sp, #16]
   13910:	add	r1, r1, r7
   13914:	mov	r7, #0
   13918:	mla	r1, r1, r0, r2
   1391c:	str	r1, [sp, #16]
   13920:	ldr	r0, [r9, #20]
   13924:	cmp	r0, #0
   13928:	beq	1393c <fputs@plt+0x2554>
   1392c:	ldr	r1, [r5, #52]	; 0x34
   13930:	blx	r1
   13934:	ldr	r1, [sp, #16]
   13938:	b	13940 <fputs@plt+0x2558>
   1393c:	mov	r0, #0
   13940:	add	r1, r1, r0
   13944:	str	r1, [sp, #16]
   13948:	ldr	r0, [r9, #52]	; 0x34
   1394c:	cmp	r0, #0
   13950:	beq	13964 <fputs@plt+0x257c>
   13954:	ldr	r1, [r5, #52]	; 0x34
   13958:	blx	r1
   1395c:	ldr	r1, [sp, #16]
   13960:	mov	r7, r0
   13964:	add	r2, r1, r7
   13968:	mov	r7, #0
   1396c:	mov	r0, #0
   13970:	str	r2, [sp, #16]
   13974:	ldr	r1, [r9, #36]	; 0x24
   13978:	cmp	r1, #0
   1397c:	beq	13990 <fputs@plt+0x25a8>
   13980:	ldr	r2, [r5, #52]	; 0x34
   13984:	mov	r0, r1
   13988:	blx	r2
   1398c:	ldr	r2, [sp, #16]
   13990:	add	r1, r2, r0
   13994:	str	r1, [sp, #16]
   13998:	ldr	r0, [r9, #68]	; 0x44
   1399c:	cmp	r0, #0
   139a0:	beq	139b4 <fputs@plt+0x25cc>
   139a4:	ldr	r1, [r5, #52]	; 0x34
   139a8:	blx	r1
   139ac:	ldr	r1, [sp, #16]
   139b0:	mov	r7, r0
   139b4:	add	r0, r1, r7
   139b8:	str	r0, [sp, #16]
   139bc:	ldr	r7, [r9, #48]	; 0x30
   139c0:	cmp	r7, #0
   139c4:	beq	139dc <fputs@plt+0x25f4>
   139c8:	ldr	r1, [r7, #8]
   139cc:	mov	r0, r6
   139d0:	bl	13b04 <fputs@plt+0x271c>
   139d4:	ldr	r7, [r7]
   139d8:	b	139c0 <fputs@plt+0x25d8>
   139dc:	ldr	r7, [r9, #16]
   139e0:	cmp	r7, #0
   139e4:	beq	139fc <fputs@plt+0x2614>
   139e8:	ldr	r1, [r7, #8]
   139ec:	mov	r0, r6
   139f0:	bl	13b64 <fputs@plt+0x277c>
   139f4:	ldr	r7, [r7]
   139f8:	b	139e0 <fputs@plt+0x25f8>
   139fc:	ldr	r0, [r6, #20]
   13a00:	add	r4, r4, #1
   13a04:	cmp	r4, r0
   13a08:	blt	138d4 <fputs@plt+0x24ec>
   13a0c:	ldr	r0, [sp, #16]
   13a10:	ldr	r6, [sp, #8]
   13a14:	b	13ab4 <fputs@plt+0x26cc>
   13a18:	mov	sl, #0
   13a1c:	add	r0, sp, #12
   13a20:	str	sl, [sp, #12]
   13a24:	str	r0, [r6, #456]	; 0x1c8
   13a28:	mov	r0, #0
   13a2c:	ldr	r4, [r6, #4]
   13a30:	cmp	r4, #0
   13a34:	beq	13a60 <fputs@plt+0x2678>
   13a38:	mov	r0, r6
   13a3c:	mov	r1, r4
   13a40:	bl	13cf0 <fputs@plt+0x2908>
   13a44:	mov	r0, r6
   13a48:	mov	r1, r4
   13a4c:	bl	13dc4 <fputs@plt+0x29dc>
   13a50:	ldr	r4, [r4, #52]	; 0x34
   13a54:	cmp	r4, #0
   13a58:	bne	13a38 <fputs@plt+0x2650>
   13a5c:	ldr	r0, [sp, #12]
   13a60:	str	sl, [r6, #456]	; 0x1c8
   13a64:	b	13ac0 <fputs@plt+0x26d8>
   13a68:	mov	sl, #0
   13a6c:	add	r0, r6, #448	; 0x1c0
   13a70:	str	sl, [r9]
   13a74:	ldrd	r2, [r0]
   13a78:	mov	r0, #1
   13a7c:	rsbs	r1, r2, #0
   13a80:	rscs	r1, r3, #0
   13a84:	blt	13ac4 <fputs@plt+0x26dc>
   13a88:	add	r0, r6, #440	; 0x1b8
   13a8c:	ldrd	r0, [r0]
   13a90:	rsbs	r0, r0, #0
   13a94:	rscs	r0, r1, #0
   13a98:	mov	r0, #0
   13a9c:	movwlt	r0, #1
   13aa0:	b	13ac4 <fputs@plt+0x26dc>
   13aa4:	add	r1, sp, #16
   13aa8:	str	r1, [r6, #456]!	; 0x1c8
   13aac:	b	13ab8 <fputs@plt+0x26d0>
   13ab0:	mov	r6, r3
   13ab4:	mov	r9, sl
   13ab8:	mov	sl, #0
   13abc:	str	sl, [r6]
   13ac0:	str	sl, [r9]
   13ac4:	str	r0, [r8]
   13ac8:	mov	r0, sl
   13acc:	sub	sp, fp, #28
   13ad0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   13ad4:	cmp	r0, #0
   13ad8:	moveq	r0, #0
   13adc:	moveq	r1, #0
   13ae0:	bxeq	lr
   13ae4:	push	{fp, lr}
   13ae8:	mov	fp, sp
   13aec:	movw	r1, #16696	; 0x4138
   13af0:	movt	r1, #10
   13af4:	ldr	r1, [r1, #52]	; 0x34
   13af8:	blx	r1
   13afc:	asr	r1, r0, #31
   13b00:	pop	{fp, pc}
   13b04:	cmp	r1, #0
   13b08:	bxeq	lr
   13b0c:	push	{r4, r5, fp, lr}
   13b10:	add	fp, sp, #8
   13b14:	mov	r4, r1
   13b18:	ldr	r1, [r1, #28]
   13b1c:	mov	r5, r0
   13b20:	bl	4a880 <fputs@plt+0x39498>
   13b24:	ldr	r1, [r4]
   13b28:	mov	r0, r5
   13b2c:	bl	13dc4 <fputs@plt+0x29dc>
   13b30:	ldr	r1, [r4, #4]
   13b34:	mov	r0, r5
   13b38:	bl	13dc4 <fputs@plt+0x29dc>
   13b3c:	ldr	r1, [r4, #12]
   13b40:	mov	r0, r5
   13b44:	bl	47818 <fputs@plt+0x36430>
   13b48:	ldr	r1, [r4, #16]
   13b4c:	mov	r0, r5
   13b50:	bl	47b38 <fputs@plt+0x36750>
   13b54:	mov	r0, r5
   13b58:	mov	r1, r4
   13b5c:	pop	{r4, r5, fp, lr}
   13b60:	b	13dc4 <fputs@plt+0x29dc>
   13b64:	push	{r4, r5, r6, r7, fp, lr}
   13b68:	add	fp, sp, #16
   13b6c:	cmp	r1, #0
   13b70:	beq	13cec <fputs@plt+0x2904>
   13b74:	mov	r4, r1
   13b78:	mov	r5, r0
   13b7c:	cmp	r0, #0
   13b80:	beq	13b90 <fputs@plt+0x27a8>
   13b84:	ldr	r0, [r5, #456]	; 0x1c8
   13b88:	cmp	r0, #0
   13b8c:	bne	13ba8 <fputs@plt+0x27c0>
   13b90:	ldrh	r0, [r4, #36]	; 0x24
   13b94:	movw	r1, #65535	; 0xffff
   13b98:	sub	r0, r0, #1
   13b9c:	tst	r0, r1
   13ba0:	strh	r0, [r4, #36]	; 0x24
   13ba4:	popne	{r4, r5, r6, r7, fp, pc}
   13ba8:	ldr	r6, [r4, #8]
   13bac:	cmp	r6, #0
   13bb0:	beq	13bf8 <fputs@plt+0x2810>
   13bb4:	ldr	r7, [r6, #20]
   13bb8:	cmp	r5, #0
   13bbc:	beq	13bcc <fputs@plt+0x27e4>
   13bc0:	ldr	r0, [r5, #456]	; 0x1c8
   13bc4:	cmp	r0, #0
   13bc8:	bne	13be0 <fputs@plt+0x27f8>
   13bcc:	ldr	r0, [r6, #24]
   13bd0:	ldr	r1, [r6]
   13bd4:	mov	r2, #0
   13bd8:	add	r0, r0, #24
   13bdc:	bl	474b0 <fputs@plt+0x360c8>
   13be0:	mov	r0, r5
   13be4:	mov	r1, r6
   13be8:	bl	477c0 <fputs@plt+0x363d8>
   13bec:	cmp	r7, #0
   13bf0:	mov	r6, r7
   13bf4:	bne	13bb4 <fputs@plt+0x27cc>
   13bf8:	ldr	r7, [r4, #16]
   13bfc:	cmp	r7, #0
   13c00:	beq	13c90 <fputs@plt+0x28a8>
   13c04:	mov	r6, r7
   13c08:	cmp	r5, #0
   13c0c:	beq	13c1c <fputs@plt+0x2834>
   13c10:	ldr	r0, [r5, #456]	; 0x1c8
   13c14:	cmp	r0, #0
   13c18:	bne	13c64 <fputs@plt+0x287c>
   13c1c:	ldr	r0, [r6, #16]
   13c20:	cmp	r0, #0
   13c24:	beq	13c34 <fputs@plt+0x284c>
   13c28:	ldr	r1, [r6, #12]
   13c2c:	str	r1, [r0, #12]
   13c30:	b	13c54 <fputs@plt+0x286c>
   13c34:	ldr	r2, [r6, #12]
   13c38:	cmp	r2, #0
   13c3c:	mov	r0, r2
   13c40:	moveq	r0, r6
   13c44:	ldr	r1, [r0, #8]
   13c48:	ldr	r0, [r4, #64]	; 0x40
   13c4c:	add	r0, r0, #56	; 0x38
   13c50:	bl	474b0 <fputs@plt+0x360c8>
   13c54:	ldr	r0, [r6, #12]
   13c58:	cmp	r0, #0
   13c5c:	ldrne	r1, [r6, #16]
   13c60:	strne	r1, [r0, #16]
   13c64:	ldr	r1, [r6, #28]
   13c68:	mov	r0, r5
   13c6c:	bl	4a118 <fputs@plt+0x38d30>
   13c70:	ldr	r1, [r6, #32]
   13c74:	mov	r0, r5
   13c78:	bl	4a118 <fputs@plt+0x38d30>
   13c7c:	ldr	r7, [r6, #4]
   13c80:	mov	r0, r5
   13c84:	mov	r1, r6
   13c88:	bl	13dc4 <fputs@plt+0x29dc>
   13c8c:	b	13bfc <fputs@plt+0x2814>
   13c90:	mov	r0, r5
   13c94:	mov	r1, r4
   13c98:	bl	49eac <fputs@plt+0x38ac4>
   13c9c:	ldr	r1, [r4]
   13ca0:	mov	r0, r5
   13ca4:	bl	13dc4 <fputs@plt+0x29dc>
   13ca8:	ldr	r1, [r4, #20]
   13cac:	mov	r0, r5
   13cb0:	bl	13dc4 <fputs@plt+0x29dc>
   13cb4:	ldr	r1, [r4, #12]
   13cb8:	mov	r0, r5
   13cbc:	mov	r2, #1
   13cc0:	bl	47938 <fputs@plt+0x36550>
   13cc4:	ldr	r1, [r4, #24]
   13cc8:	mov	r0, r5
   13ccc:	bl	478b8 <fputs@plt+0x364d0>
   13cd0:	mov	r0, r5
   13cd4:	mov	r1, r4
   13cd8:	bl	49f28 <fputs@plt+0x38b40>
   13cdc:	mov	r0, r5
   13ce0:	mov	r1, r4
   13ce4:	pop	{r4, r5, r6, r7, fp, lr}
   13ce8:	b	13dc4 <fputs@plt+0x29dc>
   13cec:	pop	{r4, r5, r6, r7, fp, pc}
   13cf0:	push	{r4, r5, r6, r7, fp, lr}
   13cf4:	add	fp, sp, #16
   13cf8:	mov	r5, r1
   13cfc:	mov	r4, r0
   13d00:	ldrsh	r1, [r1, #68]	; 0x44
   13d04:	ldr	r0, [r5, #60]	; 0x3c
   13d08:	bl	31aa4 <fputs@plt+0x206bc>
   13d0c:	ldrh	r1, [r5, #84]	; 0x54
   13d10:	ldr	r0, [r5, #16]
   13d14:	lsl	r1, r1, #1
   13d18:	bl	31aa4 <fputs@plt+0x206bc>
   13d1c:	ldr	r6, [r5, #192]	; 0xc0
   13d20:	cmp	r6, #0
   13d24:	beq	13d50 <fputs@plt+0x2968>
   13d28:	ldm	r6, {r1, r2}
   13d2c:	ldr	r7, [r6, #24]
   13d30:	mov	r0, r4
   13d34:	bl	31b54 <fputs@plt+0x2076c>
   13d38:	mov	r0, r4
   13d3c:	mov	r1, r6
   13d40:	bl	13dc4 <fputs@plt+0x29dc>
   13d44:	cmp	r7, #0
   13d48:	mov	r6, r7
   13d4c:	bne	13d28 <fputs@plt+0x2940>
   13d50:	ldrsh	r0, [r5, #70]	; 0x46
   13d54:	ldr	r1, [r5, #64]	; 0x40
   13d58:	cmp	r0, #1
   13d5c:	blt	13d84 <fputs@plt+0x299c>
   13d60:	sub	r6, r0, #1
   13d64:	ldr	r1, [r1, r6, lsl #2]
   13d68:	mov	r0, r4
   13d6c:	bl	13dc4 <fputs@plt+0x29dc>
   13d70:	ldr	r1, [r5, #64]	; 0x40
   13d74:	sub	r0, r6, #1
   13d78:	cmp	r6, #0
   13d7c:	mov	r6, r0
   13d80:	bgt	13d64 <fputs@plt+0x297c>
   13d84:	mov	r0, r4
   13d88:	bl	13dc4 <fputs@plt+0x29dc>
   13d8c:	ldr	r1, [r5, #4]
   13d90:	ldr	r2, [r5, #32]
   13d94:	mov	r0, r4
   13d98:	bl	31b54 <fputs@plt+0x2076c>
   13d9c:	ldr	r1, [r5, #16]
   13da0:	mov	r0, r4
   13da4:	bl	13dc4 <fputs@plt+0x29dc>
   13da8:	ldr	r1, [r5, #168]	; 0xa8
   13dac:	mov	r0, r4
   13db0:	bl	13dc4 <fputs@plt+0x29dc>
   13db4:	ldr	r1, [r5, #172]	; 0xac
   13db8:	mov	r0, r4
   13dbc:	pop	{r4, r5, r6, r7, fp, lr}
   13dc0:	b	13dc4 <fputs@plt+0x29dc>
   13dc4:	cmp	r1, #0
   13dc8:	bxeq	lr
   13dcc:	cmp	r0, #0
   13dd0:	beq	13e18 <fputs@plt+0x2a30>
   13dd4:	ldr	r2, [r0, #456]	; 0x1c8
   13dd8:	cmp	r2, #0
   13ddc:	beq	13de4 <fputs@plt+0x29fc>
   13de0:	b	23534 <fputs@plt+0x1214c>
   13de4:	ldr	r2, [r0, #288]	; 0x120
   13de8:	cmp	r2, r1
   13dec:	bhi	13e18 <fputs@plt+0x2a30>
   13df0:	ldr	r2, [r0, #292]	; 0x124
   13df4:	cmp	r2, r1
   13df8:	bls	13e18 <fputs@plt+0x2a30>
   13dfc:	ldr	r2, [r0, #284]	; 0x11c
   13e00:	str	r2, [r1]
   13e04:	str	r1, [r0, #284]	; 0x11c
   13e08:	ldr	r1, [r0, #264]	; 0x108
   13e0c:	sub	r1, r1, #1
   13e10:	str	r1, [r0, #264]	; 0x108
   13e14:	bx	lr
   13e18:	mov	r0, r1
   13e1c:	b	144bc <fputs@plt+0x30d4>
   13e20:	push	{r4, r5, r6, sl, fp, lr}
   13e24:	add	fp, sp, #16
   13e28:	mov	r5, r0
   13e2c:	bl	13e84 <fputs@plt+0x2a9c>
   13e30:	mov	r4, #0
   13e34:	cmp	r0, #0
   13e38:	bne	13e7c <fputs@plt+0x2a94>
   13e3c:	movw	r0, #34792	; 0x87e8
   13e40:	cmp	r5, #0
   13e44:	movt	r0, #10
   13e48:	ldr	r6, [r0]
   13e4c:	cmpne	r6, #0
   13e50:	beq	13e78 <fputs@plt+0x2a90>
   13e54:	ldr	r1, [r6, #16]
   13e58:	mov	r0, r5
   13e5c:	bl	113c4 <strcmp@plt>
   13e60:	cmp	r0, #0
   13e64:	beq	13e78 <fputs@plt+0x2a90>
   13e68:	ldr	r6, [r6, #12]
   13e6c:	cmp	r6, #0
   13e70:	bne	13e54 <fputs@plt+0x2a6c>
   13e74:	b	13e7c <fputs@plt+0x2a94>
   13e78:	mov	r4, r6
   13e7c:	mov	r0, r4
   13e80:	pop	{r4, r5, r6, sl, fp, pc}
   13e84:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   13e88:	add	fp, sp, #24
   13e8c:	movw	r5, #16696	; 0x4138
   13e90:	mov	r4, #0
   13e94:	movt	r5, #10
   13e98:	ldr	r0, [r5, #228]	; 0xe4
   13e9c:	cmp	r0, #0
   13ea0:	bne	141b4 <fputs@plt+0x2dcc>
   13ea4:	mov	r6, #1
   13ea8:	str	r6, [r5, #236]	; 0xec
   13eac:	ldr	r0, [r5, #240]	; 0xf0
   13eb0:	cmp	r0, #0
   13eb4:	beq	13ff4 <fputs@plt+0x2c0c>
   13eb8:	str	r6, [r5, #240]	; 0xf0
   13ebc:	mov	r4, #0
   13ec0:	ldr	r0, [r5, #252]	; 0xfc
   13ec4:	cmp	r0, #0
   13ec8:	moveq	r0, #8
   13ecc:	streq	r0, [r5, #252]	; 0xfc
   13ed0:	ldr	r0, [r5, #248]	; 0xf8
   13ed4:	ldr	r1, [r5, #228]	; 0xe4
   13ed8:	ldr	r2, [r5, #232]	; 0xe8
   13edc:	add	r0, r0, #1
   13ee0:	orrs	r1, r2, r1
   13ee4:	str	r0, [r5, #248]	; 0xf8
   13ee8:	bne	141a4 <fputs@plt+0x2dbc>
   13eec:	movw	r0, #35104	; 0x8920
   13ef0:	mov	r6, #1
   13ef4:	mov	r1, #0
   13ef8:	mov	r2, #92	; 0x5c
   13efc:	movt	r0, #10
   13f00:	str	r6, [r5, #232]	; 0xe8
   13f04:	bl	1119c <memset@plt>
   13f08:	movw	r0, #19444	; 0x4bf4
   13f0c:	mov	r1, #3
   13f10:	movt	r0, #10
   13f14:	bl	85420 <fputs@plt+0x74038>
   13f18:	movw	r0, #19528	; 0x4c48
   13f1c:	mov	r1, #8
   13f20:	movt	r0, #10
   13f24:	bl	85420 <fputs@plt+0x74038>
   13f28:	movw	r0, #17848	; 0x45b8
   13f2c:	mov	r1, #57	; 0x39
   13f30:	movt	r0, #10
   13f34:	bl	85420 <fputs@plt+0x74038>
   13f38:	ldr	r0, [r5, #244]	; 0xf4
   13f3c:	cmp	r0, #0
   13f40:	beq	140f8 <fputs@plt+0x2d10>
   13f44:	str	r6, [r5, #244]	; 0xf4
   13f48:	bl	13e84 <fputs@plt+0x2a9c>
   13f4c:	mov	r4, #7
   13f50:	cmp	r0, #0
   13f54:	bne	14198 <fputs@plt+0x2db0>
   13f58:	mov	r0, #10
   13f5c:	mov	r1, #0
   13f60:	mov	r6, #0
   13f64:	bl	1438c <fputs@plt+0x2fa4>
   13f68:	cmp	r0, #0
   13f6c:	beq	14198 <fputs@plt+0x2db0>
   13f70:	bl	144bc <fputs@plt+0x30d4>
   13f74:	movw	r4, #16968	; 0x4248
   13f78:	movt	r4, #10
   13f7c:	clz	r1, r6
   13f80:	add	r0, r4, r6
   13f84:	lsr	r1, r1, #5
   13f88:	bl	141bc <fputs@plt+0x2dd4>
   13f8c:	add	r6, r6, #88	; 0x58
   13f90:	cmp	r6, #352	; 0x160
   13f94:	bne	13f7c <fputs@plt+0x2b94>
   13f98:	movw	r0, #35208	; 0x8988
   13f9c:	movt	r0, #10
   13fa0:	ldr	r1, [r0, #52]	; 0x34
   13fa4:	cmp	r1, #0
   13fa8:	beq	1418c <fputs@plt+0x2da4>
   13fac:	ldr	r9, [r5, #204]	; 0xcc
   13fb0:	ldr	r1, [r5, #208]	; 0xd0
   13fb4:	ldr	r3, [r5, #212]	; 0xd4
   13fb8:	cmp	r9, #0
   13fbc:	mov	r2, r9
   13fc0:	moveq	r3, r9
   13fc4:	bicne	r2, r1, #7
   13fc8:	mov	r1, #0
   13fcc:	cmp	r3, #91	; 0x5b
   13fd0:	str	r3, [r0, #92]	; 0x5c
   13fd4:	strd	r2, [r0, #64]	; 0x40
   13fd8:	blt	14130 <fputs@plt+0x2d48>
   13fdc:	mov	r4, #10
   13fe0:	str	r1, [r0, #96]	; 0x60
   13fe4:	str	r1, [r0, #88]	; 0x58
   13fe8:	str	r4, [r0, #72]	; 0x48
   13fec:	str	r9, [r0, #76]	; 0x4c
   13ff0:	b	1415c <fputs@plt+0x2d74>
   13ff4:	ldr	r0, [r5, #40]	; 0x28
   13ff8:	cmp	r0, #0
   13ffc:	bne	14010 <fputs@plt+0x2c28>
   14000:	movw	r1, #60800	; 0xed80
   14004:	mov	r0, #4
   14008:	movt	r1, #8
   1400c:	bl	1fec0 <fputs@plt+0xead8>
   14010:	movw	r7, #34800	; 0x87f0
   14014:	vmov.i32	q8, #0	; 0x00000000
   14018:	movt	r7, #10
   1401c:	mov	r0, r7
   14020:	vst1.64	{d16-d17}, [r0]!
   14024:	vst1.64	{d16-d17}, [r0]
   14028:	mov	r0, #8
   1402c:	str	r0, [r7]
   14030:	ldr	r0, [r5, #192]	; 0xc0
   14034:	cmp	r0, #0
   14038:	beq	14050 <fputs@plt+0x2c68>
   1403c:	ldr	r1, [r5, #196]	; 0xc4
   14040:	cmp	r1, #100	; 0x64
   14044:	ldrge	r2, [r5, #200]	; 0xc8
   14048:	cmpge	r2, #1
   1404c:	bge	14064 <fputs@plt+0x2c7c>
   14050:	mov	r0, #0
   14054:	str	r0, [r5, #192]	; 0xc0
   14058:	str	r0, [r5, #196]	; 0xc4
   1405c:	str	r0, [r5, #200]	; 0xc8
   14060:	b	140a0 <fputs@plt+0x2cb8>
   14064:	str	r0, [r7, #20]
   14068:	str	r2, [r7, #24]
   1406c:	sub	r2, r2, #1
   14070:	bic	r1, r1, #7
   14074:	cmp	r2, #1
   14078:	str	r1, [r5, #196]	; 0xc4
   1407c:	blt	14098 <fputs@plt+0x2cb0>
   14080:	mov	r3, r0
   14084:	add	r0, r3, r1
   14088:	subs	r2, r2, #1
   1408c:	str	r0, [r3]
   14090:	mov	r3, r0
   14094:	bne	14084 <fputs@plt+0x2c9c>
   14098:	mov	r1, #0
   1409c:	str	r1, [r0], #4
   140a0:	str	r0, [r7, #16]
   140a4:	ldr	r0, [r5, #204]	; 0xcc
   140a8:	cmp	r0, #0
   140ac:	beq	140c4 <fputs@plt+0x2cdc>
   140b0:	ldr	r0, [r5, #208]	; 0xd0
   140b4:	cmp	r0, #512	; 0x200
   140b8:	ldrge	r0, [r5, #212]	; 0xd4
   140bc:	cmpge	r0, #0
   140c0:	bgt	140d0 <fputs@plt+0x2ce8>
   140c4:	mov	r0, #0
   140c8:	str	r0, [r5, #204]	; 0xcc
   140cc:	str	r0, [r5, #208]	; 0xd0
   140d0:	ldr	r1, [r5, #60]	; 0x3c
   140d4:	ldr	r0, [r5, #68]	; 0x44
   140d8:	blx	r1
   140dc:	cmp	r0, #0
   140e0:	beq	13eb8 <fputs@plt+0x2ad0>
   140e4:	vmov.i32	q8, #0	; 0x00000000
   140e8:	mov	r4, r0
   140ec:	vst1.64	{d16-d17}, [r7]!
   140f0:	vst1.64	{d16-d17}, [r7]
   140f4:	b	141b4 <fputs@plt+0x2dcc>
   140f8:	ldr	r1, [r5, #116]	; 0x74
   140fc:	cmp	r1, #0
   14100:	bne	14118 <fputs@plt+0x2d30>
   14104:	movw	r1, #60832	; 0xeda0
   14108:	mov	r0, #18
   1410c:	movt	r1, #8
   14110:	bl	1fec0 <fputs@plt+0xead8>
   14114:	ldr	r1, [r5, #116]	; 0x74
   14118:	ldr	r0, [r5, #112]	; 0x70
   1411c:	blx	r1
   14120:	mov	r4, r0
   14124:	cmp	r0, #0
   14128:	bne	14198 <fputs@plt+0x2db0>
   1412c:	b	13f44 <fputs@plt+0x2b5c>
   14130:	str	r1, [r0, #96]	; 0x60
   14134:	str	r1, [r0, #88]	; 0x58
   14138:	movw	r1, #26215	; 0x6667
   1413c:	cmp	r3, #0
   14140:	movt	r1, #26214	; 0x6666
   14144:	smmul	r1, r3, r1
   14148:	asr	r7, r1, #2
   1414c:	add	r1, r7, r1, lsr #31
   14150:	add	r8, r1, #1
   14154:	strd	r8, [r0, #72]	; 0x48
   14158:	beq	14184 <fputs@plt+0x2d9c>
   1415c:	mov	r7, #0
   14160:	mov	r1, r9
   14164:	str	r7, [r1], r2
   14168:	mov	r7, r9
   1416c:	subs	r3, r3, #1
   14170:	mov	r9, r1
   14174:	bne	14164 <fputs@plt+0x2d7c>
   14178:	sub	r2, r1, r2
   1417c:	str	r2, [r0, #88]	; 0x58
   14180:	b	14188 <fputs@plt+0x2da0>
   14184:	mov	r1, r9
   14188:	str	r1, [r0, #80]	; 0x50
   1418c:	mov	r0, #1
   14190:	mov	r4, #0
   14194:	str	r0, [r5, #228]	; 0xe4
   14198:	mov	r0, #0
   1419c:	str	r0, [r5, #232]	; 0xe8
   141a0:	ldr	r0, [r5, #248]	; 0xf8
   141a4:	subs	r0, r0, #1
   141a8:	str	r0, [r5, #248]	; 0xf8
   141ac:	movle	r0, #0
   141b0:	strle	r0, [r5, #252]	; 0xfc
   141b4:	mov	r0, r4
   141b8:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   141bc:	push	{r4, r5, r6, sl, fp, lr}
   141c0:	add	fp, sp, #16
   141c4:	mov	r6, r1
   141c8:	mov	r4, r0
   141cc:	bl	13e84 <fputs@plt+0x2a9c>
   141d0:	mov	r5, r0
   141d4:	cmp	r0, #0
   141d8:	bne	14218 <fputs@plt+0x2e30>
   141dc:	mov	r0, r4
   141e0:	bl	14220 <fputs@plt+0x2e38>
   141e4:	movw	r0, #34792	; 0x87e8
   141e8:	cmp	r6, #0
   141ec:	movt	r0, #10
   141f0:	ldr	r1, [r0]
   141f4:	bne	14210 <fputs@plt+0x2e28>
   141f8:	cmp	r1, #0
   141fc:	beq	14210 <fputs@plt+0x2e28>
   14200:	ldr	r0, [r1, #12]!
   14204:	str	r0, [r4, #12]
   14208:	mov	r0, r1
   1420c:	b	14214 <fputs@plt+0x2e2c>
   14210:	str	r1, [r4, #12]
   14214:	str	r4, [r0]
   14218:	mov	r0, r5
   1421c:	pop	{r4, r5, r6, sl, fp, pc}
   14220:	cmp	r0, #0
   14224:	beq	14268 <fputs@plt+0x2e80>
   14228:	movw	r2, #34792	; 0x87e8
   1422c:	movt	r2, #10
   14230:	ldr	r1, [r2]
   14234:	cmp	r1, r0
   14238:	beq	1426c <fputs@plt+0x2e84>
   1423c:	cmp	r1, #0
   14240:	beq	14268 <fputs@plt+0x2e80>
   14244:	mov	r2, r1
   14248:	ldr	r1, [r1, #12]
   1424c:	cmp	r1, r0
   14250:	cmpne	r1, #0
   14254:	bne	14244 <fputs@plt+0x2e5c>
   14258:	cmp	r1, r0
   1425c:	bxne	lr
   14260:	ldr	r0, [r0, #12]
   14264:	str	r0, [r2, #12]
   14268:	bx	lr
   1426c:	ldr	r0, [r0, #12]
   14270:	str	r0, [r2]
   14274:	bx	lr
   14278:	push	{fp, lr}
   1427c:	mov	fp, sp
   14280:	bl	14220 <fputs@plt+0x2e38>
   14284:	mov	r0, #0
   14288:	pop	{fp, pc}
   1428c:	mov	r0, #0
   14290:	bx	lr
   14294:	mov	r0, #0
   14298:	bx	lr
   1429c:	push	{r4, r5, fp, lr}
   142a0:	add	fp, sp, #8
   142a4:	mov	r5, r1
   142a8:	mov	r4, r0
   142ac:	bl	13e84 <fputs@plt+0x2a9c>
   142b0:	mvn	r2, #0
   142b4:	cmp	r0, #0
   142b8:	mvn	r3, #0
   142bc:	bne	14304 <fputs@plt+0x2f1c>
   142c0:	movw	ip, #34800	; 0x87f0
   142c4:	cmp	r5, #0
   142c8:	movt	ip, #10
   142cc:	ldrd	r2, [ip, #8]
   142d0:	bmi	14304 <fputs@plt+0x2f1c>
   142d4:	movw	r1, #34712	; 0x8798
   142d8:	mov	r0, #0
   142dc:	strd	r4, [ip, #8]
   142e0:	movt	r1, #10
   142e4:	ldr	r1, [r1]
   142e8:	subs	r1, r1, r4
   142ec:	rscs	r1, r5, #0
   142f0:	movwge	r0, #1
   142f4:	orrs	r1, r4, r5
   142f8:	movwne	r1, #1
   142fc:	and	r0, r1, r0
   14300:	str	r0, [ip, #28]
   14304:	mov	r0, r2
   14308:	mov	r1, r3
   1430c:	pop	{r4, r5, fp, pc}
   14310:	movw	r0, #34712	; 0x8798
   14314:	mov	r1, #0
   14318:	movt	r0, #10
   1431c:	ldr	r0, [r0]
   14320:	bx	lr
   14324:	bic	r0, r0, r0, asr #31
   14328:	mov	r1, #0
   1432c:	b	1429c <fputs@plt+0x2eb4>
   14330:	movw	r2, #34712	; 0x8798
   14334:	mov	r1, r0
   14338:	movt	r2, #10
   1433c:	cmp	r1, #0
   14340:	ldrne	r1, [r2]
   14344:	ldr	r0, [r2, #40]	; 0x28
   14348:	strne	r1, [r2, #40]	; 0x28
   1434c:	mov	r1, #0
   14350:	bx	lr
   14354:	push	{r4, sl, fp, lr}
   14358:	add	fp, sp, #8
   1435c:	mov	r4, r0
   14360:	bl	13e84 <fputs@plt+0x2a9c>
   14364:	cmp	r4, #1
   14368:	blt	14384 <fputs@plt+0x2f9c>
   1436c:	cmp	r0, #0
   14370:	bne	14384 <fputs@plt+0x2f9c>
   14374:	asr	r1, r4, #31
   14378:	mov	r0, r4
   1437c:	pop	{r4, sl, fp, lr}
   14380:	b	1438c <fputs@plt+0x2fa4>
   14384:	mov	r0, #0
   14388:	pop	{r4, sl, fp, pc}
   1438c:	push	{r4, r5, r6, r7, fp, lr}
   14390:	add	fp, sp, #16
   14394:	movw	r2, #65278	; 0xfefe
   14398:	mov	r5, r0
   1439c:	subs	r0, r0, #1
   143a0:	mov	r4, #0
   143a4:	movt	r2, #32767	; 0x7fff
   143a8:	sbc	r1, r1, #0
   143ac:	subs	r0, r2, r0
   143b0:	rscs	r0, r1, #0
   143b4:	bcc	14474 <fputs@plt+0x308c>
   143b8:	movw	r7, #16696	; 0x4138
   143bc:	movt	r7, #10
   143c0:	ldr	r0, [r7]
   143c4:	cmp	r0, #0
   143c8:	beq	1447c <fputs@plt+0x3094>
   143cc:	ldr	r1, [r7, #56]	; 0x38
   143d0:	mov	r0, r5
   143d4:	blx	r1
   143d8:	movw	r6, #34712	; 0x8798
   143dc:	movw	ip, #34800	; 0x87f0
   143e0:	movt	r6, #10
   143e4:	movt	ip, #10
   143e8:	ldr	r1, [r6, #60]	; 0x3c
   143ec:	ldrd	r2, [ip, #8]
   143f0:	cmp	r1, r5
   143f4:	strcc	r5, [r6, #60]	; 0x3c
   143f8:	subs	r5, r2, #1
   143fc:	sbcs	r5, r3, #0
   14400:	blt	14424 <fputs@plt+0x303c>
   14404:	ldr	r5, [r6]
   14408:	subs	r2, r2, r0
   1440c:	mov	r1, #0
   14410:	sbc	r3, r3, r0, asr #31
   14414:	subs	r2, r5, r2
   14418:	rscs	r2, r3, #0
   1441c:	movwge	r1, #1
   14420:	str	r1, [ip, #28]
   14424:	ldr	r1, [r7, #40]	; 0x28
   14428:	blx	r1
   1442c:	cmp	r0, #0
   14430:	beq	14474 <fputs@plt+0x308c>
   14434:	ldr	r1, [r7, #52]	; 0x34
   14438:	mov	r5, r0
   1443c:	blx	r1
   14440:	ldr	r1, [r6]
   14444:	ldr	r2, [r6, #40]	; 0x28
   14448:	mov	r4, r5
   1444c:	add	r0, r1, r0
   14450:	cmp	r0, r2
   14454:	str	r0, [r6]
   14458:	strhi	r0, [r6, #40]	; 0x28
   1445c:	ldr	r0, [r6, #36]	; 0x24
   14460:	ldr	r1, [r6, #76]	; 0x4c
   14464:	add	r0, r0, #1
   14468:	cmp	r0, r1
   1446c:	str	r0, [r6, #36]	; 0x24
   14470:	strhi	r0, [r6, #76]	; 0x4c
   14474:	mov	r0, r4
   14478:	pop	{r4, r5, r6, r7, fp, pc}
   1447c:	ldr	r1, [r7, #40]	; 0x28
   14480:	mov	r0, r5
   14484:	pop	{r4, r5, r6, r7, fp, lr}
   14488:	bx	r1
   1448c:	push	{r4, r5, fp, lr}
   14490:	add	fp, sp, #8
   14494:	mov	r4, r1
   14498:	mov	r5, r0
   1449c:	bl	13e84 <fputs@plt+0x2a9c>
   144a0:	cmp	r0, #0
   144a4:	movne	r0, #0
   144a8:	popne	{r4, r5, fp, pc}
   144ac:	mov	r0, r5
   144b0:	mov	r1, r4
   144b4:	pop	{r4, r5, fp, lr}
   144b8:	b	1438c <fputs@plt+0x2fa4>
   144bc:	push	{r4, r5, fp, lr}
   144c0:	add	fp, sp, #8
   144c4:	cmp	r0, #0
   144c8:	popeq	{r4, r5, fp, pc}
   144cc:	movw	r5, #16696	; 0x4138
   144d0:	mov	r4, r0
   144d4:	movt	r5, #10
   144d8:	ldr	r0, [r5]
   144dc:	cmp	r0, #0
   144e0:	beq	14510 <fputs@plt+0x3128>
   144e4:	ldr	r1, [r5, #52]	; 0x34
   144e8:	mov	r0, r4
   144ec:	blx	r1
   144f0:	movw	r1, #34712	; 0x8798
   144f4:	movt	r1, #10
   144f8:	ldr	r2, [r1]
   144fc:	ldr	r3, [r1, #36]	; 0x24
   14500:	sub	r0, r2, r0
   14504:	str	r0, [r1]
   14508:	sub	r0, r3, #1
   1450c:	str	r0, [r1, #36]	; 0x24
   14510:	ldr	r1, [r5, #44]	; 0x2c
   14514:	mov	r0, r4
   14518:	pop	{r4, r5, fp, lr}
   1451c:	bx	r1
   14520:	movw	r1, #16696	; 0x4138
   14524:	movt	r1, #10
   14528:	ldr	r1, [r1, #52]	; 0x34
   1452c:	bx	r1
   14530:	push	{r4, r5, fp, lr}
   14534:	add	fp, sp, #8
   14538:	mov	r5, r1
   1453c:	mov	r4, r0
   14540:	bl	13e84 <fputs@plt+0x2a9c>
   14544:	cmp	r0, #0
   14548:	movne	r0, #0
   1454c:	popne	{r4, r5, fp, pc}
   14550:	bic	r2, r5, r5, asr #31
   14554:	mov	r0, r4
   14558:	mov	r3, #0
   1455c:	pop	{r4, r5, fp, lr}
   14560:	b	14564 <fputs@plt+0x317c>
   14564:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   14568:	add	fp, sp, #28
   1456c:	sub	sp, sp, #4
   14570:	mov	r7, r2
   14574:	cmp	r0, #0
   14578:	beq	145d4 <fputs@plt+0x31ec>
   1457c:	mov	r5, r0
   14580:	orrs	r0, r7, r3
   14584:	beq	145e8 <fputs@plt+0x3200>
   14588:	movw	r0, #65279	; 0xfeff
   1458c:	mov	r4, #0
   14590:	movt	r0, #32767	; 0x7fff
   14594:	subs	r0, r0, r7
   14598:	rscs	r0, r3, #0
   1459c:	bcc	145f4 <fputs@plt+0x320c>
   145a0:	movw	r9, #16696	; 0x4138
   145a4:	mov	r0, r5
   145a8:	movt	r9, #10
   145ac:	ldr	r1, [r9, #52]	; 0x34
   145b0:	blx	r1
   145b4:	ldr	r1, [r9, #56]	; 0x38
   145b8:	mov	r8, r0
   145bc:	mov	r0, r7
   145c0:	blx	r1
   145c4:	cmp	r0, r8
   145c8:	bne	14600 <fputs@plt+0x3218>
   145cc:	mov	r4, r5
   145d0:	b	145f4 <fputs@plt+0x320c>
   145d4:	mov	r0, r7
   145d8:	mov	r1, r3
   145dc:	sub	sp, fp, #28
   145e0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   145e4:	b	1438c <fputs@plt+0x2fa4>
   145e8:	mov	r0, r5
   145ec:	bl	144bc <fputs@plt+0x30d4>
   145f0:	mov	r4, #0
   145f4:	mov	r0, r4
   145f8:	sub	sp, fp, #28
   145fc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   14600:	mov	r6, r0
   14604:	ldr	r0, [r9]
   14608:	cmp	r0, #0
   1460c:	beq	146a4 <fputs@plt+0x32bc>
   14610:	movw	sl, #34712	; 0x8798
   14614:	ldr	r2, [r9, #48]	; 0x30
   14618:	mov	r1, r6
   1461c:	movt	sl, #10
   14620:	ldr	r0, [sl, #60]	; 0x3c
   14624:	cmp	r0, r7
   14628:	mov	r0, r5
   1462c:	strcc	r7, [sl, #60]	; 0x3c
   14630:	blx	r2
   14634:	mov	r7, r0
   14638:	cmp	r0, #0
   1463c:	bne	1466c <fputs@plt+0x3284>
   14640:	movw	r0, #34800	; 0x87f0
   14644:	movt	r0, #10
   14648:	ldrd	r0, [r0, #8]
   1464c:	subs	r0, r0, #1
   14650:	sbcs	r0, r1, #0
   14654:	blt	1466c <fputs@plt+0x3284>
   14658:	ldr	r2, [r9, #48]	; 0x30
   1465c:	mov	r0, r5
   14660:	mov	r1, r6
   14664:	blx	r2
   14668:	mov	r7, r0
   1466c:	cmp	r7, #0
   14670:	beq	145f4 <fputs@plt+0x320c>
   14674:	ldr	r1, [r9, #52]	; 0x34
   14678:	mov	r0, r7
   1467c:	blx	r1
   14680:	ldr	r1, [sl]
   14684:	ldr	r2, [sl, #40]	; 0x28
   14688:	sub	r0, r0, r8
   1468c:	mov	r4, r7
   14690:	add	r0, r1, r0
   14694:	cmp	r0, r2
   14698:	str	r0, [sl]
   1469c:	strhi	r0, [sl, #40]	; 0x28
   146a0:	b	145f4 <fputs@plt+0x320c>
   146a4:	ldr	r2, [r9, #48]	; 0x30
   146a8:	mov	r0, r5
   146ac:	mov	r1, r6
   146b0:	sub	sp, fp, #28
   146b4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   146b8:	bx	r2
   146bc:	push	{r4, r5, r6, sl, fp, lr}
   146c0:	add	fp, sp, #16
   146c4:	mov	r4, r3
   146c8:	mov	r5, r2
   146cc:	mov	r6, r0
   146d0:	bl	13e84 <fputs@plt+0x2a9c>
   146d4:	cmp	r0, #0
   146d8:	beq	146e4 <fputs@plt+0x32fc>
   146dc:	mov	r0, #0
   146e0:	pop	{r4, r5, r6, sl, fp, pc}
   146e4:	mov	r0, r6
   146e8:	mov	r2, r5
   146ec:	mov	r3, r4
   146f0:	pop	{r4, r5, r6, sl, fp, lr}
   146f4:	b	14564 <fputs@plt+0x317c>
   146f8:	push	{r4, r5, r6, sl, fp, lr}
   146fc:	add	fp, sp, #16
   14700:	sub	sp, sp, #104	; 0x68
   14704:	mov	r4, r1
   14708:	mov	r5, r0
   1470c:	bl	13e84 <fputs@plt+0x2a9c>
   14710:	mov	r1, r0
   14714:	mov	r0, #0
   14718:	cmp	r1, #0
   1471c:	bne	1476c <fputs@plt+0x3384>
   14720:	movw	r1, #51712	; 0xca00
   14724:	add	r0, sp, #34	; 0x22
   14728:	add	r6, sp, #4
   1472c:	mov	r2, r4
   14730:	movt	r1, #15258	; 0x3b9a
   14734:	str	r0, [sp, #12]
   14738:	str	r0, [sp, #8]
   1473c:	mov	r0, #0
   14740:	strh	r0, [sp, #28]
   14744:	str	r1, [sp, #24]
   14748:	mov	r1, #70	; 0x46
   1474c:	str	r1, [sp, #20]
   14750:	str	r0, [sp, #16]
   14754:	str	r0, [sp, #4]
   14758:	mov	r0, r6
   1475c:	mov	r1, r5
   14760:	bl	14778 <fputs@plt+0x3390>
   14764:	mov	r0, r6
   14768:	bl	15ca8 <fputs@plt+0x48c0>
   1476c:	sub	sp, fp, #16
   14770:	pop	{r4, r5, r6, sl, fp, pc}
   14774:	nop	{0}
   14778:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1477c:	add	fp, sp, #28
   14780:	sub	sp, sp, #4
   14784:	vpush	{d8-d15}
   14788:	sub	sp, sp, #160	; 0xa0
   1478c:	mov	r5, r0
   14790:	ldrb	r0, [r0, #25]
   14794:	mov	r4, r2
   14798:	mov	r6, r1
   1479c:	cmp	r0, #0
   147a0:	beq	147c8 <fputs@plt+0x33e0>
   147a4:	ands	r1, r0, #2
   147a8:	mov	r3, #0
   147ac:	mov	r2, #1
   147b0:	and	r0, r0, #1
   147b4:	ldrne	r3, [r4], #4
   147b8:	eor	r1, r2, r1, lsr #1
   147bc:	str	r0, [sp, #36]	; 0x24
   147c0:	str	r1, [sp, #48]	; 0x30
   147c4:	b	147dc <fputs@plt+0x33f4>
   147c8:	mov	r0, #1
   147cc:	mov	r3, #0
   147d0:	str	r0, [sp, #48]	; 0x30
   147d4:	mov	r0, #0
   147d8:	str	r0, [sp, #36]	; 0x24
   147dc:	vldr	d11, [pc, #980]	; 14bb8 <fputs@plt+0x37d0>
   147e0:	vldr	d13, [pc, #984]	; 14bc0 <fputs@plt+0x37d8>
   147e4:	vldr	d14, [pc, #988]	; 14bc8 <fputs@plt+0x37e0>
   147e8:	vldr	d15, [pc, #992]	; 14bd0 <fputs@plt+0x37e8>
   147ec:	movw	r7, #48505	; 0xbd79
   147f0:	vmov.f64	d10, #96	; 0x3f000000  0.5
   147f4:	vmov.f64	d9, #112	; 0x3f800000  1.0
   147f8:	vmov.f64	d12, #36	; 0x41200000  10.0
   147fc:	mov	r9, #0
   14800:	str	r3, [sp, #28]
   14804:	str	r5, [sp, #56]	; 0x38
   14808:	movt	r7, #8
   1480c:	ldrb	r0, [r6]
   14810:	str	r4, [sp, #60]	; 0x3c
   14814:	cmp	r0, #37	; 0x25
   14818:	beq	1486c <fputs@plt+0x3484>
   1481c:	cmp	r0, #0
   14820:	beq	15c68 <fputs@plt+0x4880>
   14824:	mov	r4, r6
   14828:	ldrb	r0, [r4, #1]!
   1482c:	cmp	r0, #37	; 0x25
   14830:	cmpne	r0, #0
   14834:	bne	14828 <fputs@plt+0x3440>
   14838:	ldr	r0, [sp, #56]	; 0x38
   1483c:	sub	r2, r4, r6
   14840:	ldr	r7, [r0, #12]
   14844:	ldr	r3, [r0, #16]
   14848:	add	r1, r7, r2
   1484c:	cmp	r1, r3
   14850:	bcs	14878 <fputs@plt+0x3490>
   14854:	str	r1, [r0, #12]
   14858:	ldr	r1, [r0, #8]
   1485c:	add	r0, r1, r7
   14860:	mov	r1, r6
   14864:	bl	11244 <memcpy@plt>
   14868:	b	14880 <fputs@plt+0x3498>
   1486c:	str	r9, [sp, #40]	; 0x28
   14870:	mov	r4, r6
   14874:	b	14898 <fputs@plt+0x34b0>
   14878:	mov	r1, r6
   1487c:	bl	23670 <fputs@plt+0x12288>
   14880:	ldrb	r0, [r4]
   14884:	movw	r7, #48505	; 0xbd79
   14888:	str	r6, [sp, #40]	; 0x28
   1488c:	movt	r7, #8
   14890:	cmp	r0, #0
   14894:	beq	15c68 <fputs@plt+0x4880>
   14898:	ldrb	r0, [r4, #1]
   1489c:	cmp	r0, #0
   148a0:	beq	15c2c <fputs@plt+0x4844>
   148a4:	add	sl, r4, #2
   148a8:	mov	r3, #0
   148ac:	mov	r8, #0
   148b0:	mov	lr, #0
   148b4:	mov	r9, #0
   148b8:	mov	r5, #0
   148bc:	mov	r6, #0
   148c0:	uxtb	r1, r0
   148c4:	cmp	r1, #42	; 0x2a
   148c8:	bgt	148ec <fputs@plt+0x3504>
   148cc:	cmp	r1, #32
   148d0:	beq	1490c <fputs@plt+0x3524>
   148d4:	cmp	r1, #33	; 0x21
   148d8:	beq	14914 <fputs@plt+0x352c>
   148dc:	cmp	r1, #35	; 0x23
   148e0:	bne	14944 <fputs@plt+0x355c>
   148e4:	mov	r3, #1
   148e8:	b	14928 <fputs@plt+0x3540>
   148ec:	cmp	r1, #48	; 0x30
   148f0:	beq	1491c <fputs@plt+0x3534>
   148f4:	cmp	r1, #45	; 0x2d
   148f8:	beq	14924 <fputs@plt+0x353c>
   148fc:	cmp	r1, #43	; 0x2b
   14900:	bne	14944 <fputs@plt+0x355c>
   14904:	mov	r5, #1
   14908:	b	14928 <fputs@plt+0x3540>
   1490c:	mov	r9, #1
   14910:	b	14928 <fputs@plt+0x3540>
   14914:	mov	r8, #1
   14918:	b	14928 <fputs@plt+0x3540>
   1491c:	mov	lr, #1
   14920:	b	14928 <fputs@plt+0x3540>
   14924:	mov	r6, #1
   14928:	ldrb	r0, [sl], #1
   1492c:	cmp	r0, #0
   14930:	bne	148c0 <fputs@plt+0x34d8>
   14934:	sub	sl, sl, #1
   14938:	mov	r0, #0
   1493c:	mov	r1, #0
   14940:	b	149f8 <fputs@plt+0x3610>
   14944:	cmp	r1, #42	; 0x2a
   14948:	bne	14968 <fputs@plt+0x3580>
   1494c:	ldr	r0, [sp, #48]	; 0x30
   14950:	cmp	r0, #0
   14954:	beq	1499c <fputs@plt+0x35b4>
   14958:	ldr	r1, [sp, #60]	; 0x3c
   1495c:	ldr	r0, [r1], #4
   14960:	str	r1, [sp, #60]	; 0x3c
   14964:	b	149e0 <fputs@plt+0x35f8>
   14968:	sub	r0, r1, #48	; 0x30
   1496c:	cmp	r0, #9
   14970:	bhi	149f0 <fputs@plt+0x3608>
   14974:	mov	r0, #0
   14978:	add	r0, r0, r0, lsl #2
   1497c:	add	r0, r1, r0, lsl #1
   14980:	ldrb	r1, [sl], #1
   14984:	sub	r0, r0, #48	; 0x30
   14988:	sub	r2, r1, #48	; 0x30
   1498c:	cmp	r2, #10
   14990:	bcc	14978 <fputs@plt+0x3590>
   14994:	sub	sl, sl, #1
   14998:	b	149f8 <fputs@plt+0x3610>
   1499c:	ldr	r2, [sp, #28]
   149a0:	mov	ip, #0
   149a4:	ldr	r1, [r2]
   149a8:	ldr	r0, [r2, #4]
   149ac:	cmp	r1, r0
   149b0:	ble	14a0c <fputs@plt+0x3624>
   149b4:	add	r1, r0, #1
   149b8:	mov	r4, lr
   149bc:	mov	r7, r3
   149c0:	str	r1, [r2, #4]
   149c4:	ldr	r1, [r2, #8]
   149c8:	ldr	r0, [r1, r0, lsl #2]
   149cc:	bl	19e50 <fputs@plt+0x8a68>
   149d0:	mov	r3, r7
   149d4:	movw	r7, #48505	; 0xbd79
   149d8:	mov	lr, r4
   149dc:	movt	r7, #8
   149e0:	cmn	r0, #1
   149e4:	ble	14a00 <fputs@plt+0x3618>
   149e8:	mov	ip, r0
   149ec:	b	14a0c <fputs@plt+0x3624>
   149f0:	sub	sl, sl, #1
   149f4:	mov	r0, #0
   149f8:	bic	ip, r0, #-2147483648	; 0x80000000
   149fc:	b	14a10 <fputs@plt+0x3628>
   14a00:	subs	ip, r0, #-2147483648	; 0x80000000
   14a04:	mov	r6, #1
   14a08:	rsbne	ip, r0, #0
   14a0c:	ldrb	r1, [sl]
   14a10:	mvn	r2, #0
   14a14:	cmp	r1, #46	; 0x2e
   14a18:	str	r9, [sp, #24]
   14a1c:	str	r5, [sp, #32]
   14a20:	bne	14b1c <fputs@plt+0x3734>
   14a24:	mov	r2, sl
   14a28:	ldrb	r1, [r2, #1]!
   14a2c:	cmp	r1, #42	; 0x2a
   14a30:	bne	14a50 <fputs@plt+0x3668>
   14a34:	ldr	r0, [sp, #48]	; 0x30
   14a38:	cmp	r0, #0
   14a3c:	beq	14a98 <fputs@plt+0x36b0>
   14a40:	ldr	r1, [sp, #60]	; 0x3c
   14a44:	ldr	r0, [r1], #4
   14a48:	str	r1, [sp, #60]	; 0x3c
   14a4c:	b	14ae0 <fputs@plt+0x36f8>
   14a50:	sub	r0, r1, #48	; 0x30
   14a54:	mov	r4, r3
   14a58:	uxtb	r3, r0
   14a5c:	mov	r0, #0
   14a60:	cmp	r3, #9
   14a64:	bhi	14af4 <fputs@plt+0x370c>
   14a68:	add	r2, sl, #2
   14a6c:	mov	r0, #0
   14a70:	add	r0, r0, r0, lsl #2
   14a74:	add	r0, r1, r0, lsl #1
   14a78:	ldrb	r1, [r2], #1
   14a7c:	sub	r0, r0, #48	; 0x30
   14a80:	sub	r3, r1, #48	; 0x30
   14a84:	uxtb	r3, r3
   14a88:	cmp	r3, #10
   14a8c:	bcc	14a70 <fputs@plt+0x3688>
   14a90:	sub	sl, r2, #1
   14a94:	b	14af8 <fputs@plt+0x3710>
   14a98:	ldr	r2, [sp, #28]
   14a9c:	ldr	r1, [r2]
   14aa0:	ldr	r0, [r2, #4]
   14aa4:	cmp	r1, r0
   14aa8:	ble	14b14 <fputs@plt+0x372c>
   14aac:	add	r1, r0, #1
   14ab0:	mov	r4, ip
   14ab4:	mov	r7, lr
   14ab8:	mov	r5, r3
   14abc:	str	r1, [r2, #4]
   14ac0:	ldr	r1, [r2, #8]
   14ac4:	ldr	r0, [r1, r0, lsl #2]
   14ac8:	bl	19e50 <fputs@plt+0x8a68>
   14acc:	mov	lr, r7
   14ad0:	movw	r7, #48505	; 0xbd79
   14ad4:	mov	r3, r5
   14ad8:	mov	ip, r4
   14adc:	movt	r7, #8
   14ae0:	ldrb	r1, [sl, #2]!
   14ae4:	cmn	r0, #1
   14ae8:	ble	14b04 <fputs@plt+0x371c>
   14aec:	mov	r2, r0
   14af0:	b	14b1c <fputs@plt+0x3734>
   14af4:	mov	sl, r2
   14af8:	mov	r3, r4
   14afc:	bic	r2, r0, #-2147483648	; 0x80000000
   14b00:	b	14b1c <fputs@plt+0x3734>
   14b04:	cmp	r0, #-2147483648	; 0x80000000
   14b08:	rsb	r2, r0, #0
   14b0c:	mvneq	r2, #0
   14b10:	b	14b1c <fputs@plt+0x3734>
   14b14:	ldrb	r1, [sl, #2]!
   14b18:	mov	r2, #0
   14b1c:	mov	r4, #0
   14b20:	cmp	r1, #108	; 0x6c
   14b24:	str	r2, [sp, #52]	; 0x34
   14b28:	str	r6, [sp, #44]	; 0x2c
   14b2c:	bne	14b4c <fputs@plt+0x3764>
   14b30:	mov	r2, sl
   14b34:	ldrb	r1, [r2, #1]!
   14b38:	cmp	r1, #108	; 0x6c
   14b3c:	bne	14b54 <fputs@plt+0x376c>
   14b40:	ldrb	r1, [sl, #2]!
   14b44:	mov	r0, #1
   14b48:	b	14b5c <fputs@plt+0x3774>
   14b4c:	mov	r0, #0
   14b50:	b	14b5c <fputs@plt+0x3774>
   14b54:	mov	r0, #0
   14b58:	mov	sl, r2
   14b5c:	mov	r9, #0
   14b60:	ldrb	r2, [r7, r4]
   14b64:	cmp	r1, r2
   14b68:	beq	14b80 <fputs@plt+0x3798>
   14b6c:	add	r4, r4, #6
   14b70:	add	r9, r9, #1
   14b74:	cmp	r4, #138	; 0x8a
   14b78:	bne	14b60 <fputs@plt+0x3778>
   14b7c:	b	15c68 <fputs@plt+0x4880>
   14b80:	ldr	r2, [sp, #36]	; 0x24
   14b84:	cmp	r9, #20
   14b88:	mov	r1, #0
   14b8c:	movwcc	r1, #1
   14b90:	orrs	r1, r2, r1
   14b94:	beq	15c68 <fputs@plt+0x4880>
   14b98:	add	r7, r7, r4
   14b9c:	ldrb	r5, [r7, #3]
   14ba0:	sub	r1, r5, #1
   14ba4:	cmp	r1, #15
   14ba8:	bhi	15c68 <fputs@plt+0x4880>
   14bac:	add	r2, pc, #36	; 0x24
   14bb0:	ldr	pc, [r2, r1, lsl #2]
   14bb4:	nop	{0}
   14bb8:	andcs	r0, r0, r0
   14bbc:	andmi	sl, r2, #95	; 0x5f
   14bc0:	eors	r8, r0, #14848	; 0x3a00
   14bc4:	vmlacc.f16	s15, s11, s28	; <UNPREDICTABLE>
   14bc8:	andeq	r0, r0, r0
   14bcc:	orrsmi	sp, r7, r4, lsl #15
   14bd0:	ldmibls	r9, {r1, r3, r4, r7, r8, fp, ip, pc}
   14bd4:	svccc	0x00b99999
   14bd8:			; <UNDEFINED> instruction: 0x00014fb0
   14bdc:	andeq	r4, r1, r8, lsl ip
   14be0:	andeq	r4, r1, r8, lsl ip
   14be4:	andeq	r4, r1, r8, lsl ip
   14be8:	andeq	r4, r1, r0, ror #28
   14bec:	andeq	r4, r1, r8, ror ip
   14bf0:	andeq	r4, r1, r8, ror ip
   14bf4:	muleq	r1, r8, lr
   14bf8:			; <UNDEFINED> instruction: 0x00014eb4
   14bfc:	andeq	r4, r1, r0, asr ip
   14c00:	andeq	r4, r1, r0, asr ip
   14c04:	ldrdeq	r4, [r1], -r4	; <UNPREDICTABLE>
   14c08:	andeq	r4, r1, r8, asr #30
   14c0c:	andeq	r4, r1, ip, lsr #31
   14c10:	andeq	r4, r1, r0, asr ip
   14c14:			; <UNDEFINED> instruction: 0x00014fb0
   14c18:	ldr	r0, [sp, #48]	; 0x30
   14c1c:	str	r5, [sp, #12]
   14c20:	str	r8, [sp, #4]
   14c24:	cmp	r0, #0
   14c28:	beq	14ca4 <fputs@plt+0x38bc>
   14c2c:	ldr	r0, [sp, #60]	; 0x3c
   14c30:	ldr	r5, [sp, #56]	; 0x38
   14c34:	movw	r6, #350	; 0x15e
   14c38:	add	r0, r0, #7
   14c3c:	bic	r0, r0, #7
   14c40:	vldr	d0, [r0]
   14c44:	add	r1, r0, #8
   14c48:	str	r1, [sp, #60]	; 0x3c
   14c4c:	b	14cf4 <fputs@plt+0x390c>
   14c50:	ldr	r0, [sp, #48]	; 0x30
   14c54:	cmp	r4, #36	; 0x24
   14c58:	mov	r8, #39	; 0x27
   14c5c:	movweq	r8, #34	; 0x22
   14c60:	cmp	r0, #0
   14c64:	beq	14d18 <fputs@plt+0x3930>
   14c68:	ldr	r0, [sp, #60]	; 0x3c
   14c6c:	ldr	r7, [r0], #4
   14c70:	str	r0, [sp, #60]	; 0x3c
   14c74:	b	14d54 <fputs@plt+0x396c>
   14c78:	ldr	r0, [sp, #48]	; 0x30
   14c7c:	cmp	r0, #0
   14c80:	beq	15024 <fputs@plt+0x3c3c>
   14c84:	ldr	r6, [sp, #60]	; 0x3c
   14c88:	ldr	r8, [sp, #44]	; 0x2c
   14c8c:	ldr	r5, [sp, #56]	; 0x38
   14c90:	cmp	r4, #18
   14c94:	mov	r2, #0
   14c98:	ldr	r0, [r6], #4
   14c9c:	moveq	r2, r0
   14ca0:	b	15618 <fputs@plt+0x4230>
   14ca4:	ldr	r2, [sp, #28]
   14ca8:	ldr	r5, [sp, #56]	; 0x38
   14cac:	ldr	r1, [r2]
   14cb0:	ldr	r0, [r2, #4]
   14cb4:	cmp	r1, r0
   14cb8:	ble	15064 <fputs@plt+0x3c7c>
   14cbc:	add	r1, r0, #1
   14cc0:	str	r7, [sp, #20]
   14cc4:	mov	r6, ip
   14cc8:	str	lr, [sp]
   14ccc:	mov	r7, r3
   14cd0:	str	r1, [r2, #4]
   14cd4:	ldr	r1, [r2, #8]
   14cd8:	ldr	r0, [r1, r0, lsl #2]
   14cdc:	bl	19dc8 <fputs@plt+0x89e0>
   14ce0:	mov	r3, r7
   14ce4:	ldr	r7, [sp, #20]
   14ce8:	ldr	lr, [sp]
   14cec:	mov	ip, r6
   14cf0:	movw	r6, #350	; 0x15e
   14cf4:	ldr	r1, [sp, #52]	; 0x34
   14cf8:	vcmpe.f64	d0, #0.0
   14cfc:	cmp	r1, #0
   14d00:	movwmi	r1, #6
   14d04:	vmrs	APSR_nzcv, fpscr
   14d08:	bpl	15078 <fputs@plt+0x3c90>
   14d0c:	vneg.f64	d0, d0
   14d10:	mov	r0, #45	; 0x2d
   14d14:	b	150a0 <fputs@plt+0x3cb8>
   14d18:	ldr	r2, [sp, #28]
   14d1c:	mov	r7, #0
   14d20:	ldr	r1, [r2]
   14d24:	ldr	r0, [r2, #4]
   14d28:	cmp	r1, r0
   14d2c:	ble	14d54 <fputs@plt+0x396c>
   14d30:	add	r1, r0, #1
   14d34:	mov	r5, ip
   14d38:	str	r1, [r2, #4]
   14d3c:	ldr	r1, [r2, #8]
   14d40:	ldr	r0, [r1, r0, lsl #2]
   14d44:	mov	r1, #1
   14d48:	bl	19f2c <fputs@plt+0x8b44>
   14d4c:	mov	ip, r5
   14d50:	mov	r7, r0
   14d54:	movw	r0, #9501	; 0x251d
   14d58:	ldr	r2, [sp, #52]	; 0x34
   14d5c:	movw	r6, #62392	; 0xf3b8
   14d60:	cmp	r4, #30
   14d64:	mov	r5, #0
   14d68:	movt	r0, #9
   14d6c:	movt	r6, #8
   14d70:	moveq	r6, r0
   14d74:	cmp	r7, #0
   14d78:	mov	r0, #0
   14d7c:	movne	r6, r7
   14d80:	str	r0, [sp, #32]
   14d84:	cmp	r2, #0
   14d88:	mov	r0, #0
   14d8c:	beq	14db8 <fputs@plt+0x39d0>
   14d90:	mov	r0, #0
   14d94:	mov	r5, #0
   14d98:	ldrb	r1, [r6, r5]
   14d9c:	cmp	r1, #0
   14da0:	beq	14db8 <fputs@plt+0x39d0>
   14da4:	cmp	r1, r8
   14da8:	add	r5, r5, #1
   14dac:	addeq	r0, r0, #1
   14db0:	cmp	r2, r5
   14db4:	bne	14d98 <fputs@plt+0x39b0>
   14db8:	add	r0, r5, r0
   14dbc:	cmp	r7, #0
   14dc0:	add	r9, sp, #66	; 0x42
   14dc4:	add	r0, r0, #3
   14dc8:	movwne	r7, #1
   14dcc:	cmp	r0, #71	; 0x47
   14dd0:	bcc	14df4 <fputs@plt+0x3a0c>
   14dd4:	mov	r1, #0
   14dd8:	mov	r9, ip
   14ddc:	bl	1438c <fputs@plt+0x2fa4>
   14de0:	mov	ip, r9
   14de4:	mov	r9, r0
   14de8:	cmp	r0, #0
   14dec:	str	r0, [sp, #32]
   14df0:	beq	15c90 <fputs@plt+0x48a8>
   14df4:	sub	r0, r4, #30
   14df8:	clz	r0, r0
   14dfc:	lsr	r0, r0, #5
   14e00:	ands	r0, r0, r7
   14e04:	mov	r7, #0
   14e08:	strbne	r8, [r9]
   14e0c:	movne	r7, #1
   14e10:	cmp	r5, #0
   14e14:	beq	14e40 <fputs@plt+0x3a58>
   14e18:	ldrb	r2, [r6]
   14e1c:	add	r1, r7, #1
   14e20:	add	r6, r6, #1
   14e24:	cmp	r2, r8
   14e28:	strb	r2, [r9, r7]
   14e2c:	addeq	r7, r7, #2
   14e30:	strbeq	r8, [r9, r1]
   14e34:	movne	r7, r1
   14e38:	subs	r5, r5, #1
   14e3c:	bne	14e18 <fputs@plt+0x3a30>
   14e40:	cmp	r0, #0
   14e44:	ldr	r5, [sp, #56]	; 0x38
   14e48:	mov	r0, #0
   14e4c:	strbne	r8, [r9, r7]
   14e50:	ldr	r8, [sp, #44]	; 0x2c
   14e54:	addne	r7, r7, #1
   14e58:	strb	r0, [r9, r7]
   14e5c:	b	15a2c <fputs@plt+0x4644>
   14e60:	ldr	r0, [sp, #48]	; 0x30
   14e64:	cmp	r0, #0
   14e68:	beq	14f2c <fputs@plt+0x3b44>
   14e6c:	ldr	r1, [sp, #60]	; 0x3c
   14e70:	ldr	r5, [sp, #56]	; 0x38
   14e74:	ldr	r8, [sp, #44]	; 0x2c
   14e78:	ldr	r9, [sp, #40]	; 0x28
   14e7c:	mov	ip, #0
   14e80:	mov	r7, #0
   14e84:	ldr	r0, [r1], #4
   14e88:	str	r1, [sp, #60]	; 0x3c
   14e8c:	ldr	r1, [r5, #12]
   14e90:	str	r1, [r0]
   14e94:	b	15280 <fputs@plt+0x3e98>
   14e98:	ldr	r8, [sp, #44]	; 0x2c
   14e9c:	ldr	r5, [sp, #56]	; 0x38
   14ea0:	mov	r0, #37	; 0x25
   14ea4:	mov	r7, #1
   14ea8:	add	r9, sp, #66	; 0x42
   14eac:	strb	r0, [sp, #66]	; 0x42
   14eb0:	b	15280 <fputs@plt+0x3e98>
   14eb4:	ldr	r0, [sp, #48]	; 0x30
   14eb8:	cmp	r0, #0
   14ebc:	beq	155bc <fputs@plt+0x41d4>
   14ec0:	ldr	r4, [sp, #60]	; 0x3c
   14ec4:	ldr	r8, [sp, #44]	; 0x2c
   14ec8:	ldr	r5, [sp, #56]	; 0x38
   14ecc:	ldr	r7, [r4], #4
   14ed0:	b	159b8 <fputs@plt+0x45d0>
   14ed4:	ldr	r1, [sp, #60]	; 0x3c
   14ed8:	ldr	r0, [r1], #4
   14edc:	str	r1, [sp, #60]	; 0x3c
   14ee0:	cmp	r0, #0
   14ee4:	beq	14f2c <fputs@plt+0x3b44>
   14ee8:	ldr	r2, [r0, #4]
   14eec:	cmp	r2, #0
   14ef0:	beq	14f2c <fputs@plt+0x3b44>
   14ef4:	ldr	r5, [sp, #56]	; 0x38
   14ef8:	ldr	r1, [r0]
   14efc:	ldr	r8, [sp, #44]	; 0x2c
   14f00:	ldr	r9, [sp, #40]	; 0x28
   14f04:	ldr	r3, [r5, #12]
   14f08:	ldr	r4, [r5, #16]
   14f0c:	add	r7, r3, r2
   14f10:	cmp	r7, r4
   14f14:	bcs	15ae4 <fputs@plt+0x46fc>
   14f18:	str	r7, [r5, #12]
   14f1c:	ldr	r0, [r5, #8]
   14f20:	add	r0, r0, r3
   14f24:	bl	11244 <memcpy@plt>
   14f28:	b	15700 <fputs@plt+0x4318>
   14f2c:	ldr	r8, [sp, #44]	; 0x2c
   14f30:	ldr	r9, [sp, #40]	; 0x28
   14f34:	ldr	r5, [sp, #56]	; 0x38
   14f38:	mov	r0, #0
   14f3c:	mov	ip, #0
   14f40:	mov	r7, #0
   14f44:	b	15a28 <fputs@plt+0x4640>
   14f48:	ldr	r4, [sp, #60]	; 0x3c
   14f4c:	ldr	r8, [sp, #44]	; 0x2c
   14f50:	ldr	r9, [sp, #40]	; 0x28
   14f54:	ldr	r5, [sp, #56]	; 0x38
   14f58:	ldm	r4, {r0, r1}
   14f5c:	add	r1, r1, r1, lsl #3
   14f60:	add	r4, r4, #8
   14f64:	add	r7, r0, r1, lsl #3
   14f68:	ldr	r6, [r7, #12]
   14f6c:	cmp	r6, #0
   14f70:	beq	156f0 <fputs@plt+0x4308>
   14f74:	mov	r0, r6
   14f78:	bl	11220 <strlen@plt>
   14f7c:	ldr	r1, [r5, #12]
   14f80:	ldr	r3, [r5, #16]
   14f84:	bic	r2, r0, #-1073741824	; 0xc0000000
   14f88:	add	r0, r1, r2
   14f8c:	cmp	r0, r3
   14f90:	bcs	156a8 <fputs@plt+0x42c0>
   14f94:	str	r0, [r5, #12]
   14f98:	ldr	r0, [r5, #8]
   14f9c:	add	r0, r0, r1
   14fa0:	mov	r1, r6
   14fa4:	bl	11244 <memcpy@plt>
   14fa8:	b	156b4 <fputs@plt+0x42cc>
   14fac:	mov	r0, #0
   14fb0:	movw	r2, #4090	; 0xffa
   14fb4:	mov	r1, #1
   14fb8:	str	r7, [sp, #20]
   14fbc:	movt	r2, #62	; 0x3e
   14fc0:	tst	r1, r2, lsr r9
   14fc4:	bne	14ff4 <fputs@plt+0x3c0c>
   14fc8:	ldr	r1, [sp, #48]	; 0x30
   14fcc:	cmp	r1, #0
   14fd0:	beq	15408 <fputs@plt+0x4020>
   14fd4:	cmp	r0, #0
   14fd8:	beq	15714 <fputs@plt+0x432c>
   14fdc:	ldr	r0, [sp, #60]	; 0x3c
   14fe0:	add	r0, r0, #7
   14fe4:	bic	r2, r0, #7
   14fe8:	ldr	r1, [r2, #4]
   14fec:	ldr	r0, [r2], #8
   14ff0:	b	15720 <fputs@plt+0x4338>
   14ff4:	ldr	r1, [sp, #48]	; 0x30
   14ff8:	cmp	r1, #0
   14ffc:	beq	15454 <fputs@plt+0x406c>
   15000:	cmp	r0, #0
   15004:	ldr	r0, [sp, #60]	; 0x3c
   15008:	beq	15784 <fputs@plt+0x439c>
   1500c:	add	r0, r0, #7
   15010:	bic	r0, r0, #7
   15014:	ldr	r7, [r0, #4]
   15018:	ldr	r6, [r0], #8
   1501c:	str	r0, [sp, #60]	; 0x3c
   15020:	b	154a0 <fputs@plt+0x40b8>
   15024:	ldr	r2, [sp, #28]
   15028:	ldr	r5, [sp, #56]	; 0x38
   1502c:	ldr	r6, [sp, #60]	; 0x3c
   15030:	ldr	r1, [r2]
   15034:	ldr	r0, [r2, #4]
   15038:	cmp	r1, r0
   1503c:	ble	1560c <fputs@plt+0x4224>
   15040:	add	r1, r0, #1
   15044:	mov	r4, ip
   15048:	str	r1, [r2, #4]
   1504c:	ldr	r1, [r2, #8]
   15050:	ldr	r0, [r1, r0, lsl #2]
   15054:	mov	r1, #1
   15058:	bl	19f2c <fputs@plt+0x8b44>
   1505c:	mov	ip, r4
   15060:	b	15610 <fputs@plt+0x4228>
   15064:	ldr	r1, [sp, #52]	; 0x34
   15068:	vmov.i32	d0, #0	; 0x00000000
   1506c:	movw	r6, #350	; 0x15e
   15070:	cmp	r1, #0
   15074:	movwmi	r1, #6
   15078:	mov	r0, #43	; 0x2b
   1507c:	str	r0, [sp, #8]
   15080:	ldr	r0, [sp, #32]
   15084:	tst	r0, #255	; 0xff
   15088:	bne	150a4 <fputs@plt+0x3cbc>
   1508c:	ldr	r0, [sp, #24]
   15090:	uxtb	r0, r0
   15094:	cmp	r0, #0
   15098:	movwne	r0, #1
   1509c:	lsl	r0, r0, #5
   150a0:	str	r0, [sp, #8]
   150a4:	sub	r2, r4, #12
   150a8:	str	r1, [sp, #52]	; 0x34
   150ac:	cmp	r1, #0
   150b0:	sub	r1, r4, #90	; 0x5a
   150b4:	mov	r0, #0
   150b8:	vmov.f64	d16, d10
   150bc:	clz	r1, r1
   150c0:	clz	r2, r2
   150c4:	movwgt	r0, #1
   150c8:	lsr	r1, r1, #5
   150cc:	lsr	r2, r2, #5
   150d0:	orr	r1, r2, r1
   150d4:	ldr	r2, [sp, #52]	; 0x34
   150d8:	and	r0, r1, r0
   150dc:	sub	r8, r2, r0
   150e0:	mov	r0, r8
   150e4:	bfc	r0, #12, #20
   150e8:	cmp	r0, #0
   150ec:	beq	15104 <fputs@plt+0x3d1c>
   150f0:	vmov.f64	d16, d10
   150f4:	vmul.f64	d16, d16, d15
   150f8:	sub	r0, r0, #1
   150fc:	cmp	r0, #0
   15100:	bgt	150f4 <fputs@plt+0x3d0c>
   15104:	vadd.f64	d17, d0, d16
   15108:	cmp	r4, #72	; 0x48
   1510c:	vseleq.f64	d8, d17, d0
   15110:	vstr	d8, [fp, #-112]	; 0xffffff90
   15114:	vldr	d17, [fp, #-112]	; 0xffffff90
   15118:	vstr	d17, [fp, #-120]	; 0xffffff88
   1511c:	vldr	d17, [fp, #-112]	; 0xffffff90
   15120:	vldr	d18, [fp, #-120]	; 0xffffff88
   15124:	vcmp.f64	d17, d18
   15128:	vmrs	APSR_nzcv, fpscr
   1512c:	bne	15228 <fputs@plt+0x3e40>
   15130:	vcmpe.f64	d8, #0.0
   15134:	str	r7, [sp, #20]
   15138:	mov	r7, #0
   1513c:	vmrs	APSR_nzcv, fpscr
   15140:	ble	15288 <fputs@plt+0x3ea0>
   15144:	vmov.f64	d18, d9
   15148:	str	r3, [sp, #40]	; 0x28
   1514c:	mvn	r2, #99	; 0x63
   15150:	mvn	r7, #9
   15154:	mvn	r3, #0
   15158:	vmov.f64	d17, d18
   1515c:	add	r2, r2, #100	; 0x64
   15160:	mov	r0, r7
   15164:	mov	r1, r3
   15168:	cmp	r2, r6
   1516c:	bhi	1518c <fputs@plt+0x3da4>
   15170:	vldr	d18, [pc, #976]	; 15548 <fputs@plt+0x4160>
   15174:	add	r3, r1, #100	; 0x64
   15178:	add	r7, r0, #100	; 0x64
   1517c:	vmul.f64	d18, d17, d18
   15180:	vcmpe.f64	d8, d18
   15184:	vmrs	APSR_nzcv, fpscr
   15188:	bge	15158 <fputs@plt+0x3d70>
   1518c:	vmov.f64	d18, d17
   15190:	add	r0, r0, #10
   15194:	mov	r7, r1
   15198:	cmp	r0, r6
   1519c:	bhi	151b4 <fputs@plt+0x3dcc>
   151a0:	vmul.f64	d17, d18, d11
   151a4:	add	r1, r7, #10
   151a8:	vcmpe.f64	d8, d17
   151ac:	vmrs	APSR_nzcv, fpscr
   151b0:	bge	1518c <fputs@plt+0x3da4>
   151b4:	ldr	r3, [sp, #40]	; 0x28
   151b8:	ldr	r2, [sp, #52]	; 0x34
   151bc:	vmov.f64	d17, d18
   151c0:	add	r7, r7, #1
   151c4:	cmp	r7, r6
   151c8:	bhi	151dc <fputs@plt+0x3df4>
   151cc:	vmul.f64	d18, d17, d12
   151d0:	vcmpe.f64	d8, d18
   151d4:	vmrs	APSR_nzcv, fpscr
   151d8:	bge	151bc <fputs@plt+0x3dd4>
   151dc:	vdiv.f64	d8, d8, d17
   151e0:	vorr	d18, d13, d13
   151e4:	vorr	d17, d14, d14
   151e8:	vcmpe.f64	d8, d13
   151ec:	vmrs	APSR_nzcv, fpscr
   151f0:	bpl	15208 <fputs@plt+0x3e20>
   151f4:	vmul.f64	d8, d8, d17
   151f8:	sub	r7, r7, #8
   151fc:	vcmpe.f64	d8, d18
   15200:	vmrs	APSR_nzcv, fpscr
   15204:	bmi	151f4 <fputs@plt+0x3e0c>
   15208:	vmov.f64	d17, d9
   1520c:	vcmpe.f64	d8, d9
   15210:	vmrs	APSR_nzcv, fpscr
   15214:	bpl	15244 <fputs@plt+0x3e5c>
   15218:	vmul.f64	d8, d8, d12
   1521c:	sub	r7, r7, #1
   15220:	vcmpe.f64	d8, d17
   15224:	b	15210 <fputs@plt+0x3e28>
   15228:	ldr	r8, [sp, #44]	; 0x2c
   1522c:	movw	r9, #62388	; 0xf3b4
   15230:	mov	r0, #0
   15234:	mov	r7, #3
   15238:	str	r0, [sp, #32]
   1523c:	movt	r9, #8
   15240:	b	15a2c <fputs@plt+0x4644>
   15244:	movw	r0, #351	; 0x15f
   15248:	cmp	r7, r0
   1524c:	blt	15288 <fputs@plt+0x3ea0>
   15250:	ldr	r0, [sp, #8]
   15254:	movw	r2, #28233	; 0x6e49
   15258:	add	r9, sp, #66	; 0x42
   1525c:	ldr	r8, [sp, #44]	; 0x2c
   15260:	mov	r7, #3
   15264:	movt	r2, #102	; 0x66
   15268:	cmp	r0, #0
   1526c:	strb	r0, [sp, #66]	; 0x42
   15270:	mov	r0, r9
   15274:	addne	r0, r0, #1
   15278:	movwne	r7, #4
   1527c:	str	r2, [r0]
   15280:	mov	r0, #0
   15284:	b	15a28 <fputs@plt+0x4640>
   15288:	cmp	r4, #72	; 0x48
   1528c:	beq	152f8 <fputs@plt+0x3f10>
   15290:	vadd.f64	d16, d16, d8
   15294:	mov	r0, #0
   15298:	vmul.f64	d17, d16, d15
   1529c:	vcmpe.f64	d16, d12
   152a0:	vmrs	APSR_nzcv, fpscr
   152a4:	movwge	r0, #1
   152a8:	add	r7, r7, r0
   152ac:	vselge.f64	d8, d17, d16
   152b0:	cmp	r9, #15
   152b4:	cmpne	r9, #2
   152b8:	bne	152f8 <fputs@plt+0x3f10>
   152bc:	cmp	r8, r7
   152c0:	mov	r0, #0
   152c4:	mov	r1, #0
   152c8:	mov	r9, r3
   152cc:	movwlt	r0, #1
   152d0:	cmn	r7, #4
   152d4:	movwlt	r1, #1
   152d8:	orrs	r0, r1, r0
   152dc:	uxtb	r0, r3
   152e0:	mov	r1, #2
   152e4:	subeq	r8, r8, r7
   152e8:	movwne	r1, #3
   152ec:	clz	r0, r0
   152f0:	lsr	r0, r0, #5
   152f4:	b	15308 <fputs@plt+0x3f20>
   152f8:	ldr	r0, [sp, #4]
   152fc:	ldr	r1, [sp, #12]
   15300:	mov	r9, r3
   15304:	mov	r8, r2
   15308:	str	r0, [sp, #24]
   1530c:	subs	r5, r1, #3
   15310:	str	r1, [sp, #12]
   15314:	asr	r1, r8, #31
   15318:	movne	r5, r7
   1531c:	adds	r2, r8, ip
   15320:	bic	r0, r5, r5, asr #31
   15324:	adc	r1, r1, ip, asr #31
   15328:	adds	r4, r2, r0
   1532c:	mov	r0, #0
   15330:	adc	r1, r1, #0
   15334:	subs	r2, r4, #56	; 0x38
   15338:	sbcs	r2, r1, #0
   1533c:	add	r2, sp, #66	; 0x42
   15340:	mov	r3, r2
   15344:	blt	15370 <fputs@plt+0x3f88>
   15348:	adds	r0, r4, #15
   1534c:	mov	r4, ip
   15350:	mov	r6, lr
   15354:	adc	r1, r1, #0
   15358:	bl	1438c <fputs@plt+0x2fa4>
   1535c:	mov	lr, r6
   15360:	mov	ip, r4
   15364:	cmp	r0, #0
   15368:	mov	r3, r0
   1536c:	beq	15c78 <fputs@plt+0x4890>
   15370:	ldr	r4, [sp, #4]
   15374:	cmp	r8, #0
   15378:	str	r0, [sp, #32]
   1537c:	mov	r0, #0
   15380:	mov	r6, r3
   15384:	str	r3, [sp, #40]	; 0x28
   15388:	movwgt	r0, #1
   1538c:	uxtb	r2, r4
   15390:	orr	r1, r9, r4
   15394:	lsl	r2, r2, #2
   15398:	uxtab	r2, r2, r4
   1539c:	ldr	r4, [sp, #8]
   153a0:	cmp	r4, #0
   153a4:	movne	r6, r3
   153a8:	orr	r3, r1, r0
   153ac:	mov	r0, #16
   153b0:	add	r9, r0, r2, lsl #1
   153b4:	strbne	r4, [r6], #1
   153b8:	cmp	r5, #0
   153bc:	bmi	154a8 <fputs@plt+0x40c0>
   153c0:	mov	r0, r5
   153c4:	cmp	r9, #1
   153c8:	blt	153ec <fputs@plt+0x4004>
   153cc:	vcvt.s32.f64	s0, d8
   153d0:	sub	r9, r9, #1
   153d4:	vcvt.f64.s32	d16, s0
   153d8:	vmov	r1, s0
   153dc:	vsub.f64	d16, d8, d16
   153e0:	add	r1, r1, #48	; 0x30
   153e4:	vmul.f64	d8, d16, d12
   153e8:	b	153f0 <fputs@plt+0x4008>
   153ec:	mov	r1, #48	; 0x30
   153f0:	sub	r5, r0, #1
   153f4:	cmp	r0, #0
   153f8:	strb	r1, [r6], #1
   153fc:	mov	r0, r5
   15400:	bgt	153c4 <fputs@plt+0x3fdc>
   15404:	b	154b0 <fputs@plt+0x40c8>
   15408:	ldr	r2, [sp, #28]
   1540c:	mov	r6, #0
   15410:	ldr	r1, [r2]
   15414:	ldr	r0, [r2, #4]
   15418:	cmp	r1, r0
   1541c:	ble	15684 <fputs@plt+0x429c>
   15420:	add	r1, r0, #1
   15424:	mov	r6, ip
   15428:	mov	r7, lr
   1542c:	mov	r5, r3
   15430:	str	r1, [r2, #4]
   15434:	ldr	r1, [r2, #8]
   15438:	ldr	r0, [r1, r0, lsl #2]
   1543c:	bl	19e50 <fputs@plt+0x8a68>
   15440:	ldr	r2, [sp, #60]	; 0x3c
   15444:	mov	r3, r5
   15448:	mov	lr, r7
   1544c:	mov	ip, r6
   15450:	b	15720 <fputs@plt+0x4338>
   15454:	ldr	r2, [sp, #28]
   15458:	mov	r8, #0
   1545c:	ldr	r1, [r2]
   15460:	ldr	r0, [r2, #4]
   15464:	cmp	r1, r0
   15468:	ble	1568c <fputs@plt+0x42a4>
   1546c:	add	r1, r0, #1
   15470:	mov	r6, ip
   15474:	mov	r7, lr
   15478:	mov	r5, r3
   1547c:	str	r1, [r2, #4]
   15480:	ldr	r1, [r2, #8]
   15484:	ldr	r0, [r1, r0, lsl #2]
   15488:	bl	19e50 <fputs@plt+0x8a68>
   1548c:	mov	lr, r7
   15490:	mov	ip, r6
   15494:	mov	r3, r5
   15498:	mov	r6, r0
   1549c:	mov	r7, r1
   154a0:	mov	r8, #0
   154a4:	b	15794 <fputs@plt+0x43ac>
   154a8:	mov	r0, #48	; 0x30
   154ac:	strb	r0, [r6], #1
   154b0:	tst	r3, #255	; 0xff
   154b4:	add	r4, r5, #1
   154b8:	movne	r0, #46	; 0x2e
   154bc:	strbne	r0, [r6], #1
   154c0:	cmn	r4, #1
   154c4:	ble	154d0 <fputs@plt+0x40e8>
   154c8:	ldr	r5, [sp, #56]	; 0x38
   154cc:	b	15510 <fputs@plt+0x4128>
   154d0:	mvn	r2, r5
   154d4:	mov	r0, r6
   154d8:	mov	r1, #48	; 0x30
   154dc:	str	r3, [sp, #52]	; 0x34
   154e0:	str	lr, [sp]
   154e4:	str	ip, [sp, #16]
   154e8:	bl	1119c <memset@plt>
   154ec:	mov	r0, r4
   154f0:	adds	r0, r0, #1
   154f4:	add	r6, r6, #1
   154f8:	bcc	154f0 <fputs@plt+0x4108>
   154fc:	ldr	r5, [sp, #56]	; 0x38
   15500:	ldr	ip, [sp, #16]
   15504:	ldr	lr, [sp]
   15508:	ldr	r3, [sp, #52]	; 0x34
   1550c:	add	r8, r4, r8
   15510:	cmp	r8, #1
   15514:	blt	15560 <fputs@plt+0x4178>
   15518:	sub	r8, r8, #1
   1551c:	cmp	r9, #1
   15520:	blt	15550 <fputs@plt+0x4168>
   15524:	vcvt.s32.f64	s0, d8
   15528:	sub	r9, r9, #1
   1552c:	vcvt.f64.s32	d16, s0
   15530:	vmov	r0, s0
   15534:	vsub.f64	d16, d8, d16
   15538:	add	r0, r0, #48	; 0x30
   1553c:	vmul.f64	d8, d16, d12
   15540:	b	15554 <fputs@plt+0x416c>
   15544:	nop	{0}
   15548:	ldrcs	ip, [r4, #893]	; 0x37d
   1554c:	ldrtpl	r4, [r2], #2477	; 0x9ad
   15550:	mov	r0, #48	; 0x30
   15554:	strb	r0, [r6], #1
   15558:	cmp	r8, #0
   1555c:	bgt	15518 <fputs@plt+0x4130>
   15560:	ldr	r0, [sp, #24]
   15564:	tst	r0, #255	; 0xff
   15568:	beq	15694 <fputs@plt+0x42ac>
   1556c:	ldr	r8, [sp, #44]	; 0x2c
   15570:	ldr	r9, [sp, #40]	; 0x28
   15574:	tst	r3, #255	; 0xff
   15578:	beq	15af8 <fputs@plt+0x4710>
   1557c:	sub	r6, r6, #1
   15580:	ldrb	r0, [r6]
   15584:	cmp	r0, #48	; 0x30
   15588:	bne	15598 <fputs@plt+0x41b0>
   1558c:	mov	r0, #0
   15590:	strb	r0, [r6], #-1
   15594:	b	15580 <fputs@plt+0x4198>
   15598:	cmp	r0, #46	; 0x2e
   1559c:	bne	156a0 <fputs@plt+0x42b8>
   155a0:	ldr	r0, [sp, #4]
   155a4:	tst	r0, #255	; 0xff
   155a8:	beq	15af0 <fputs@plt+0x4708>
   155ac:	mov	r0, #48	; 0x30
   155b0:	strb	r0, [r6, #1]
   155b4:	add	r6, r6, #2
   155b8:	b	15af8 <fputs@plt+0x4710>
   155bc:	ldr	r2, [sp, #28]
   155c0:	ldr	r5, [sp, #56]	; 0x38
   155c4:	ldr	r4, [sp, #60]	; 0x3c
   155c8:	mov	r7, #0
   155cc:	ldr	r1, [r2]
   155d0:	ldr	r0, [r2, #4]
   155d4:	cmp	r1, r0
   155d8:	ble	159b4 <fputs@plt+0x45cc>
   155dc:	add	r1, r0, #1
   155e0:	mov	r6, ip
   155e4:	str	r1, [r2, #4]
   155e8:	ldr	r1, [r2, #8]
   155ec:	ldr	r0, [r1, r0, lsl #2]
   155f0:	mov	r1, #1
   155f4:	bl	19f2c <fputs@plt+0x8b44>
   155f8:	cmp	r0, #0
   155fc:	ldr	r8, [sp, #44]	; 0x2c
   15600:	mov	ip, r6
   15604:	ldrbne	r7, [r0]
   15608:	b	159b8 <fputs@plt+0x45d0>
   1560c:	mov	r0, #0
   15610:	ldr	r8, [sp, #44]	; 0x2c
   15614:	mov	r2, #0
   15618:	movw	r1, #38315	; 0x95ab
   1561c:	cmp	r0, #0
   15620:	mov	r9, r0
   15624:	str	r6, [sp, #60]	; 0x3c
   15628:	movt	r1, #8
   1562c:	moveq	r2, r0
   15630:	str	r2, [sp, #32]
   15634:	moveq	r9, r1
   15638:	ldr	r1, [sp, #52]	; 0x34
   1563c:	cmp	r1, #0
   15640:	bmi	1566c <fputs@plt+0x4284>
   15644:	beq	1570c <fputs@plt+0x4324>
   15648:	mov	r7, #0
   1564c:	ldrb	r0, [r9, r7]
   15650:	cmp	r0, #0
   15654:	beq	15a2c <fputs@plt+0x4644>
   15658:	add	r7, r7, #1
   1565c:	cmp	r1, r7
   15660:	bne	1564c <fputs@plt+0x4264>
   15664:	mov	r7, r1
   15668:	b	15a2c <fputs@plt+0x4644>
   1566c:	mov	r0, r9
   15670:	mov	r6, ip
   15674:	bl	11220 <strlen@plt>
   15678:	mov	ip, r6
   1567c:	bic	r7, r0, #-1073741824	; 0xc0000000
   15680:	b	15a2c <fputs@plt+0x4644>
   15684:	mov	r7, #0
   15688:	b	15734 <fputs@plt+0x434c>
   1568c:	ldr	r1, [sp, #52]	; 0x34
   15690:	b	157a0 <fputs@plt+0x43b8>
   15694:	ldr	r8, [sp, #44]	; 0x2c
   15698:	ldr	r9, [sp, #40]	; 0x28
   1569c:	b	15af8 <fputs@plt+0x4710>
   156a0:	add	r6, r6, #1
   156a4:	b	15af8 <fputs@plt+0x4710>
   156a8:	mov	r0, r5
   156ac:	mov	r1, r6
   156b0:	bl	23670 <fputs@plt+0x12288>
   156b4:	ldr	r0, [r5, #12]
   156b8:	ldr	r2, [r5, #16]
   156bc:	add	r1, r0, #1
   156c0:	cmp	r1, r2
   156c4:	bcs	156dc <fputs@plt+0x42f4>
   156c8:	str	r1, [r5, #12]
   156cc:	mov	r2, #46	; 0x2e
   156d0:	ldr	r1, [r5, #8]
   156d4:	strb	r2, [r1, r0]
   156d8:	b	156f0 <fputs@plt+0x4308>
   156dc:	movw	r1, #37641	; 0x9309
   156e0:	mov	r0, r5
   156e4:	mov	r2, #1
   156e8:	movt	r1, #8
   156ec:	bl	23670 <fputs@plt+0x12288>
   156f0:	ldr	r1, [r7, #16]
   156f4:	mov	r0, r5
   156f8:	str	r4, [sp, #60]	; 0x3c
   156fc:	bl	23608 <fputs@plt+0x12220>
   15700:	mov	r0, #0
   15704:	mov	ip, #0
   15708:	str	r0, [sp, #32]
   1570c:	mov	r7, #0
   15710:	b	15a2c <fputs@plt+0x4644>
   15714:	ldr	r2, [sp, #60]	; 0x3c
   15718:	ldr	r0, [r2], #4
   1571c:	asr	r1, r0, #31
   15720:	cmn	r1, #1
   15724:	str	r2, [sp, #60]	; 0x3c
   15728:	ble	15760 <fputs@plt+0x4378>
   1572c:	mov	r6, r0
   15730:	mov	r7, r1
   15734:	ldr	r0, [sp, #32]
   15738:	ldr	r1, [sp, #52]	; 0x34
   1573c:	mov	r8, #43	; 0x2b
   15740:	tst	r0, #255	; 0xff
   15744:	bne	15798 <fputs@plt+0x43b0>
   15748:	ldr	r0, [sp, #24]
   1574c:	uxtb	r0, r0
   15750:	cmp	r0, #0
   15754:	movwne	r0, #1
   15758:	lsl	r8, r0, #5
   1575c:	b	15798 <fputs@plt+0x43b0>
   15760:	rsbs	r6, r0, #0
   15764:	mov	r8, #45	; 0x2d
   15768:	rsc	r7, r1, #0
   1576c:	eor	r1, r1, #-2147483648	; 0x80000000
   15770:	orrs	r0, r0, r1
   15774:	ldr	r1, [sp, #52]	; 0x34
   15778:	moveq	r7, #-2147483648	; 0x80000000
   1577c:	movweq	r6, #0
   15780:	b	157ac <fputs@plt+0x43c4>
   15784:	ldr	r6, [r0], #4
   15788:	mov	r8, #0
   1578c:	mov	r7, #0
   15790:	str	r0, [sp, #60]	; 0x3c
   15794:	ldr	r1, [sp, #52]	; 0x34
   15798:	orrs	r0, r6, r7
   1579c:	bne	157ac <fputs@plt+0x43c4>
   157a0:	mov	r6, #0
   157a4:	mov	r7, #0
   157a8:	mov	r3, #0
   157ac:	tst	lr, #255	; 0xff
   157b0:	beq	157cc <fputs@plt+0x43e4>
   157b4:	cmp	r8, #0
   157b8:	mov	r0, ip
   157bc:	subne	r0, r0, #1
   157c0:	cmp	r1, r0
   157c4:	movge	r0, r1
   157c8:	b	157d0 <fputs@plt+0x43e8>
   157cc:	mov	r0, r1
   157d0:	cmp	r0, #60	; 0x3c
   157d4:	str	ip, [sp, #16]
   157d8:	str	r3, [sp, #40]	; 0x28
   157dc:	str	r0, [sp, #52]	; 0x34
   157e0:	bge	157f8 <fputs@plt+0x4410>
   157e4:	mov	r0, #0
   157e8:	mov	r5, #70	; 0x46
   157ec:	str	r0, [sp, #32]
   157f0:	add	r0, sp, #66	; 0x42
   157f4:	b	15814 <fputs@plt+0x442c>
   157f8:	add	r5, r0, #10
   157fc:	asr	r1, r5, #31
   15800:	mov	r0, r5
   15804:	bl	1438c <fputs@plt+0x2fa4>
   15808:	cmp	r0, #0
   1580c:	str	r0, [sp, #32]
   15810:	beq	15c78 <fputs@plt+0x4890>
   15814:	add	r0, r5, r0
   15818:	cmp	r4, #132	; 0x84
   1581c:	str	r8, [sp, #24]
   15820:	sub	r0, r0, #1
   15824:	mov	r4, r0
   15828:	mov	r5, r0
   1582c:	bne	15898 <fputs@plt+0x44b0>
   15830:	mov	r0, r6
   15834:	mov	r1, r7
   15838:	mov	r2, #10
   1583c:	mov	r3, #0
   15840:	bl	88b50 <fputs@plt+0x77768>
   15844:	mov	r2, #10
   15848:	mov	r3, #0
   1584c:	mov	r5, r0
   15850:	bl	88b50 <fputs@plt+0x77768>
   15854:	add	r1, r5, r5, lsl #2
   15858:	eor	r0, r2, #1
   1585c:	movw	r2, #62346	; 0xf38a
   15860:	orrs	r0, r0, r3
   15864:	movt	r2, #8
   15868:	sub	r1, r6, r1, lsl #1
   1586c:	movne	r0, r1
   15870:	cmp	r1, #3
   15874:	mov	r1, #1
   15878:	movwhi	r0, #0
   1587c:	orr	r1, r1, r0, lsl #1
   15880:	ldrb	r0, [r2, r0, lsl #1]
   15884:	ldrb	r1, [r2, r1]
   15888:	mov	r2, r4
   1588c:	strb	r0, [r2, #-2]!
   15890:	mov	r5, r2
   15894:	strb	r1, [r2, #1]
   15898:	ldr	r0, [sp, #20]
   1589c:	movw	r1, #62355	; 0xf393
   158a0:	str	r4, [sp, #12]
   158a4:	movt	r1, #8
   158a8:	ldrb	r8, [r0, #1]
   158ac:	ldrb	r0, [r0, #4]
   158b0:	add	r4, r1, r0
   158b4:	mov	r0, r6
   158b8:	mov	r1, r7
   158bc:	mov	r2, r8
   158c0:	mov	r3, #0
   158c4:	bl	88b50 <fputs@plt+0x77768>
   158c8:	mls	r2, r0, r8, r6
   158cc:	ldrb	r2, [r4, r2]
   158d0:	strb	r2, [r5, #-1]!
   158d4:	subs	r2, r6, r8
   158d8:	mov	r6, r0
   158dc:	sbcs	r2, r7, #0
   158e0:	mov	r7, r1
   158e4:	bcs	158b4 <fputs@plt+0x44cc>
   158e8:	ldr	r4, [sp, #12]
   158ec:	ldr	r1, [sp, #52]	; 0x34
   158f0:	mov	r7, r5
   158f4:	sub	r0, r1, r4
   158f8:	add	r6, r0, r5
   158fc:	ldr	r5, [sp, #56]	; 0x38
   15900:	cmp	r6, #1
   15904:	blt	15940 <fputs@plt+0x4558>
   15908:	sub	r0, r4, r1
   1590c:	mov	r1, #48	; 0x30
   15910:	mov	r2, r6
   15914:	bl	1119c <memset@plt>
   15918:	ldr	r2, [sp, #24]
   1591c:	mov	r0, #0
   15920:	sub	r0, r0, #1
   15924:	add	r1, r6, r0
   15928:	cmp	r1, #0
   1592c:	bgt	15920 <fputs@plt+0x4538>
   15930:	add	r7, r7, r0
   15934:	ldr	ip, [sp, #16]
   15938:	ldr	r0, [sp, #40]	; 0x28
   1593c:	b	1594c <fputs@plt+0x4564>
   15940:	ldr	ip, [sp, #16]
   15944:	ldr	r0, [sp, #40]	; 0x28
   15948:	ldr	r2, [sp, #24]
   1594c:	cmp	r2, #0
   15950:	strbne	r2, [r7, #-1]!
   15954:	tst	r0, #255	; 0xff
   15958:	beq	159a4 <fputs@plt+0x45bc>
   1595c:	movw	r1, #62207	; 0xf2ff
   15960:	mov	r0, #1
   15964:	movt	r1, #119	; 0x77
   15968:	tst	r0, r1, lsr r9
   1596c:	bne	159a4 <fputs@plt+0x45bc>
   15970:	ldr	r0, [sp, #20]
   15974:	movw	r2, #48643	; 0xbe03
   15978:	ldr	r8, [sp, #44]	; 0x2c
   1597c:	mov	r9, r7
   15980:	movt	r2, #8
   15984:	ldrb	r0, [r0, #5]
   15988:	ldrb	r1, [r2, r0]!
   1598c:	add	r0, r2, #1
   15990:	strb	r1, [r9, #-1]!
   15994:	ldrb	r1, [r0], #1
   15998:	cmp	r1, #0
   1599c:	bne	15990 <fputs@plt+0x45a8>
   159a0:	b	159ac <fputs@plt+0x45c4>
   159a4:	ldr	r8, [sp, #44]	; 0x2c
   159a8:	mov	r9, r7
   159ac:	sub	r7, r4, r9
   159b0:	b	15a2c <fputs@plt+0x4644>
   159b4:	ldr	r8, [sp, #44]	; 0x2c
   159b8:	ldr	r0, [sp, #52]	; 0x34
   159bc:	str	r4, [sp, #60]	; 0x3c
   159c0:	cmp	r0, #1
   159c4:	ble	15a18 <fputs@plt+0x4630>
   159c8:	mov	r6, r5
   159cc:	sub	r5, r0, #1
   159d0:	tst	r8, #255	; 0xff
   159d4:	sub	ip, ip, r5
   159d8:	bne	159fc <fputs@plt+0x4614>
   159dc:	cmp	ip, #2
   159e0:	blt	159fc <fputs@plt+0x4614>
   159e4:	sub	r1, ip, #1
   159e8:	mov	r0, r6
   159ec:	mov	r2, #32
   159f0:	bl	23594 <fputs@plt+0x121ac>
   159f4:	mov	r4, #0
   159f8:	b	15a00 <fputs@plt+0x4618>
   159fc:	mov	r4, ip
   15a00:	uxtb	r2, r7
   15a04:	mov	r0, r6
   15a08:	mov	r1, r5
   15a0c:	bl	23594 <fputs@plt+0x121ac>
   15a10:	mov	r5, r6
   15a14:	mov	ip, r4
   15a18:	mov	r0, #0
   15a1c:	strb	r7, [sp, #66]	; 0x42
   15a20:	mov	r7, #1
   15a24:	add	r9, sp, #66	; 0x42
   15a28:	str	r0, [sp, #32]
   15a2c:	sub	r6, ip, r7
   15a30:	tst	r8, #255	; 0xff
   15a34:	bne	15a4c <fputs@plt+0x4664>
   15a38:	cmp	r6, #1
   15a3c:	movge	r0, r5
   15a40:	movge	r1, r6
   15a44:	movge	r2, #32
   15a48:	blge	23594 <fputs@plt+0x121ac>
   15a4c:	ldr	r0, [r5, #12]
   15a50:	ldr	r2, [r5, #16]
   15a54:	add	r1, r0, r7
   15a58:	cmp	r1, r2
   15a5c:	bcs	15a7c <fputs@plt+0x4694>
   15a60:	str	r1, [r5, #12]
   15a64:	mov	r2, r7
   15a68:	ldr	r1, [r5, #8]
   15a6c:	add	r0, r1, r0
   15a70:	mov	r1, r9
   15a74:	bl	11244 <memcpy@plt>
   15a78:	b	15a8c <fputs@plt+0x46a4>
   15a7c:	mov	r0, r5
   15a80:	mov	r1, r9
   15a84:	mov	r2, r7
   15a88:	bl	23670 <fputs@plt+0x12288>
   15a8c:	ldr	r4, [sp, #60]	; 0x3c
   15a90:	movw	r7, #48505	; 0xbd79
   15a94:	tst	r8, #255	; 0xff
   15a98:	movt	r7, #8
   15a9c:	beq	15ac0 <fputs@plt+0x46d8>
   15aa0:	cmp	r6, #1
   15aa4:	blt	15ac0 <fputs@plt+0x46d8>
   15aa8:	mov	r0, r5
   15aac:	mov	r1, r6
   15ab0:	mov	r2, #32
   15ab4:	bl	23594 <fputs@plt+0x121ac>
   15ab8:	movw	r7, #48505	; 0xbd79
   15abc:	movt	r7, #8
   15ac0:	ldr	r1, [sp, #32]
   15ac4:	cmp	r1, #0
   15ac8:	beq	15adc <fputs@plt+0x46f4>
   15acc:	ldr	r0, [r5]
   15ad0:	bl	13dc4 <fputs@plt+0x29dc>
   15ad4:	movw	r7, #48505	; 0xbd79
   15ad8:	movt	r7, #8
   15adc:	add	r6, sl, #1
   15ae0:	b	1480c <fputs@plt+0x3424>
   15ae4:	mov	r0, r5
   15ae8:	bl	23670 <fputs@plt+0x12288>
   15aec:	b	15700 <fputs@plt+0x4318>
   15af0:	mov	r0, #0
   15af4:	strb	r0, [r6]
   15af8:	ldr	r0, [sp, #12]
   15afc:	cmp	r0, #3
   15b00:	bne	15b9c <fputs@plt+0x47b4>
   15b04:	ldr	r0, [sp, #20]
   15b08:	movw	r1, #62355	; 0xf393
   15b0c:	cmn	r7, #1
   15b10:	movt	r1, #8
   15b14:	ldrb	r0, [r0, #4]
   15b18:	ldrb	r1, [r1, r0]
   15b1c:	mov	r0, r6
   15b20:	strb	r1, [r0], #2
   15b24:	ble	15b30 <fputs@plt+0x4748>
   15b28:	mov	r1, #43	; 0x2b
   15b2c:	b	15b38 <fputs@plt+0x4750>
   15b30:	mov	r1, #45	; 0x2d
   15b34:	rsb	r7, r7, #0
   15b38:	strb	r1, [r6, #1]
   15b3c:	cmp	r7, #100	; 0x64
   15b40:	blt	15b6c <fputs@plt+0x4784>
   15b44:	movw	r0, #34079	; 0x851f
   15b48:	movt	r0, #20971	; 0x51eb
   15b4c:	umull	r0, r1, r7, r0
   15b50:	mov	r0, #48	; 0x30
   15b54:	add	r0, r0, r1, lsr #5
   15b58:	strb	r0, [r6, #2]
   15b5c:	lsr	r0, r1, #5
   15b60:	mov	r1, #100	; 0x64
   15b64:	mls	r7, r0, r1, r7
   15b68:	add	r0, r6, #3
   15b6c:	movw	r1, #26215	; 0x6667
   15b70:	add	r6, r0, #2
   15b74:	movt	r1, #26214	; 0x6666
   15b78:	smmul	r1, r7, r1
   15b7c:	asr	r2, r1, #2
   15b80:	add	r1, r2, r1, lsr #31
   15b84:	add	r2, r1, #48	; 0x30
   15b88:	add	r1, r1, r1, lsl #2
   15b8c:	strb	r2, [r0]
   15b90:	sub	r1, r7, r1, lsl #1
   15b94:	add	r1, r1, #48	; 0x30
   15b98:	strb	r1, [r0, #1]
   15b9c:	mov	r7, r6
   15ba0:	mov	r0, #0
   15ba4:	tst	lr, #255	; 0xff
   15ba8:	strb	r0, [r7], -r9
   15bac:	beq	15a2c <fputs@plt+0x4644>
   15bb0:	tst	r8, #255	; 0xff
   15bb4:	bne	15a2c <fputs@plt+0x4644>
   15bb8:	cmp	ip, r7
   15bbc:	ble	15a2c <fputs@plt+0x4644>
   15bc0:	sub	r0, ip, r7
   15bc4:	cmp	r7, #0
   15bc8:	bmi	15bec <fputs@plt+0x4804>
   15bcc:	mov	r1, ip
   15bd0:	ldrb	r2, [r9, r7]
   15bd4:	sub	r7, r7, #1
   15bd8:	cmp	r1, r0
   15bdc:	strb	r2, [r9, r1]
   15be0:	sub	r2, r1, #1
   15be4:	mov	r1, r2
   15be8:	bgt	15bd0 <fputs@plt+0x47e8>
   15bec:	cmp	r0, #0
   15bf0:	beq	15c24 <fputs@plt+0x483c>
   15bf4:	ldr	r0, [sp, #8]
   15bf8:	add	r1, ip, r9
   15bfc:	sub	r2, r1, r6
   15c00:	mov	r1, #48	; 0x30
   15c04:	mov	r6, ip
   15c08:	cmp	r0, #0
   15c0c:	mov	r0, r9
   15c10:	addne	r0, r0, #1
   15c14:	bl	1119c <memset@plt>
   15c18:	mov	ip, r6
   15c1c:	mov	r7, r6
   15c20:	b	15a2c <fputs@plt+0x4644>
   15c24:	mov	r7, ip
   15c28:	b	15a2c <fputs@plt+0x4644>
   15c2c:	ldr	r0, [sp, #56]	; 0x38
   15c30:	ldr	r3, [r0, #12]
   15c34:	ldr	r2, [r0, #16]
   15c38:	add	r1, r3, #1
   15c3c:	cmp	r1, r2
   15c40:	bcs	15c58 <fputs@plt+0x4870>
   15c44:	str	r1, [r0, #12]
   15c48:	mov	r2, #37	; 0x25
   15c4c:	ldr	r1, [r0, #8]
   15c50:	strb	r2, [r1, r3]
   15c54:	b	15c68 <fputs@plt+0x4880>
   15c58:	movw	r1, #10607	; 0x296f
   15c5c:	mov	r2, #1
   15c60:	movt	r1, #9
   15c64:	bl	23670 <fputs@plt+0x12288>
   15c68:	sub	sp, fp, #96	; 0x60
   15c6c:	vpop	{d8-d15}
   15c70:	add	sp, sp, #4
   15c74:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   15c78:	ldr	r1, [sp, #56]	; 0x38
   15c7c:	mov	r0, #0
   15c80:	str	r0, [r1, #16]
   15c84:	mov	r0, #1
   15c88:	strb	r0, [r1, #24]
   15c8c:	b	15c68 <fputs@plt+0x4880>
   15c90:	ldr	r9, [sp, #56]	; 0x38
   15c94:	mov	r0, #0
   15c98:	str	r0, [r9, #16]
   15c9c:	mov	r0, #1
   15ca0:	strb	r0, [r9, #24]
   15ca4:	b	15c68 <fputs@plt+0x4880>
   15ca8:	push	{r4, sl, fp, lr}
   15cac:	add	fp, sp, #8
   15cb0:	mov	r4, r0
   15cb4:	ldr	r0, [r0, #8]
   15cb8:	cmp	r0, #0
   15cbc:	beq	15d4c <fputs@plt+0x4964>
   15cc0:	ldr	r1, [r4, #12]
   15cc4:	mov	r2, #0
   15cc8:	strb	r2, [r0, r1]
   15ccc:	ldr	r0, [r4, #20]
   15cd0:	cmp	r0, #0
   15cd4:	beq	15d4c <fputs@plt+0x4964>
   15cd8:	ldrb	r0, [r4, #25]
   15cdc:	tst	r0, #4
   15ce0:	bne	15d4c <fputs@plt+0x4964>
   15ce4:	ldr	r0, [r4]
   15ce8:	ldr	r1, [r4, #12]
   15cec:	add	r2, r1, #1
   15cf0:	cmp	r0, #0
   15cf4:	beq	15d04 <fputs@plt+0x491c>
   15cf8:	mov	r3, #0
   15cfc:	bl	238e0 <fputs@plt+0x124f8>
   15d00:	b	15d10 <fputs@plt+0x4928>
   15d04:	mov	r0, r2
   15d08:	mov	r1, #0
   15d0c:	bl	1438c <fputs@plt+0x2fa4>
   15d10:	cmp	r0, #0
   15d14:	str	r0, [r4, #8]
   15d18:	beq	15d3c <fputs@plt+0x4954>
   15d1c:	ldr	r2, [r4, #12]
   15d20:	ldr	r1, [r4, #4]
   15d24:	add	r2, r2, #1
   15d28:	bl	11244 <memcpy@plt>
   15d2c:	ldrb	r0, [r4, #25]
   15d30:	orr	r0, r0, #4
   15d34:	strb	r0, [r4, #25]
   15d38:	b	15d4c <fputs@plt+0x4964>
   15d3c:	mov	r0, #0
   15d40:	str	r0, [r4, #16]
   15d44:	mov	r0, #1
   15d48:	strb	r0, [r4, #24]
   15d4c:	ldr	r0, [r4, #8]
   15d50:	pop	{r4, sl, fp, pc}
   15d54:	sub	sp, sp, #12
   15d58:	push	{r4, sl, fp, lr}
   15d5c:	add	fp, sp, #8
   15d60:	sub	sp, sp, #4
   15d64:	mov	r4, r0
   15d68:	add	r0, fp, #8
   15d6c:	stm	r0, {r1, r2, r3}
   15d70:	bl	13e84 <fputs@plt+0x2a9c>
   15d74:	mov	r1, r0
   15d78:	mov	r0, #0
   15d7c:	cmp	r1, #0
   15d80:	bne	15d94 <fputs@plt+0x49ac>
   15d84:	add	r1, fp, #8
   15d88:	mov	r0, r4
   15d8c:	str	r1, [sp]
   15d90:	bl	146f8 <fputs@plt+0x3310>
   15d94:	sub	sp, fp, #8
   15d98:	pop	{r4, sl, fp, lr}
   15d9c:	add	sp, sp, #12
   15da0:	bx	lr
   15da4:	cmp	r0, #1
   15da8:	blt	15e00 <fputs@plt+0x4a18>
   15dac:	push	{r4, sl, fp, lr}
   15db0:	add	fp, sp, #8
   15db4:	sub	sp, sp, #32
   15db8:	str	r1, [sp, #12]
   15dbc:	str	r1, [sp, #8]
   15dc0:	mov	r1, #0
   15dc4:	add	r4, sp, #4
   15dc8:	strh	r1, [sp, #28]
   15dcc:	str	r1, [sp, #24]
   15dd0:	str	r0, [sp, #20]
   15dd4:	str	r1, [sp, #16]
   15dd8:	str	r1, [sp, #4]
   15ddc:	mov	r1, r2
   15de0:	mov	r0, r4
   15de4:	mov	r2, r3
   15de8:	bl	14778 <fputs@plt+0x3390>
   15dec:	mov	r0, r4
   15df0:	bl	15ca8 <fputs@plt+0x48c0>
   15df4:	mov	r1, r0
   15df8:	sub	sp, fp, #8
   15dfc:	pop	{r4, sl, fp, lr}
   15e00:	mov	r0, r1
   15e04:	bx	lr
   15e08:	sub	sp, sp, #4
   15e0c:	push	{fp, lr}
   15e10:	mov	fp, sp
   15e14:	sub	sp, sp, #4
   15e18:	str	r3, [fp, #8]
   15e1c:	add	r3, fp, #8
   15e20:	str	r3, [sp]
   15e24:	bl	15da4 <fputs@plt+0x49bc>
   15e28:	mov	sp, fp
   15e2c:	pop	{fp, lr}
   15e30:	add	sp, sp, #4
   15e34:	bx	lr
   15e38:	sub	sp, sp, #8
   15e3c:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   15e40:	add	fp, sp, #24
   15e44:	sub	sp, sp, #248	; 0xf8
   15e48:	movw	r6, #16696	; 0x4138
   15e4c:	mov	r4, r0
   15e50:	str	r2, [fp, #8]
   15e54:	str	r3, [fp, #12]
   15e58:	movt	r6, #10
   15e5c:	ldr	r0, [r6, #256]	; 0x100
   15e60:	cmp	r0, #0
   15e64:	beq	15ec4 <fputs@plt+0x4adc>
   15e68:	add	r0, sp, #10
   15e6c:	mov	r3, #210	; 0xd2
   15e70:	sub	r5, fp, #52	; 0x34
   15e74:	add	r2, fp, #8
   15e78:	str	r0, [fp, #-44]	; 0xffffffd4
   15e7c:	str	r0, [fp, #-48]	; 0xffffffd0
   15e80:	mov	r0, #0
   15e84:	str	r2, [sp, #4]
   15e88:	strh	r0, [fp, #-28]	; 0xffffffe4
   15e8c:	str	r0, [fp, #-32]	; 0xffffffe0
   15e90:	str	r3, [fp, #-36]	; 0xffffffdc
   15e94:	str	r0, [fp, #-40]	; 0xffffffd8
   15e98:	str	r0, [fp, #-52]	; 0xffffffcc
   15e9c:	mov	r0, r5
   15ea0:	bl	14778 <fputs@plt+0x3390>
   15ea4:	ldr	r7, [r6, #256]	; 0x100
   15ea8:	ldr	r6, [r6, #260]	; 0x104
   15eac:	mov	r0, r5
   15eb0:	bl	15ca8 <fputs@plt+0x48c0>
   15eb4:	mov	r2, r0
   15eb8:	mov	r0, r6
   15ebc:	mov	r1, r4
   15ec0:	blx	r7
   15ec4:	sub	sp, fp, #24
   15ec8:	pop	{r4, r5, r6, r7, r8, r9, fp, lr}
   15ecc:	add	sp, sp, #8
   15ed0:	bx	lr
   15ed4:	nop	{0}
   15ed8:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   15edc:	add	fp, sp, #24
   15ee0:	sub	sp, sp, #264	; 0x108
   15ee4:	mov	r4, r1
   15ee8:	mov	r5, r0
   15eec:	bl	13e84 <fputs@plt+0x2a9c>
   15ef0:	cmp	r0, #0
   15ef4:	bne	16028 <fputs@plt+0x4c40>
   15ef8:	cmp	r5, #1
   15efc:	blt	16018 <fputs@plt+0x4c30>
   15f00:	cmp	r4, #0
   15f04:	beq	16018 <fputs@plt+0x4c30>
   15f08:	movw	r9, #34832	; 0x8810
   15f0c:	movt	r9, #10
   15f10:	ldrb	r0, [r9]
   15f14:	cmp	r0, #0
   15f18:	bne	15fc4 <fputs@plt+0x4bdc>
   15f1c:	mov	r6, #0
   15f20:	strh	r6, [r9, #1]
   15f24:	bl	13e84 <fputs@plt+0x2a9c>
   15f28:	movw	r1, #34792	; 0x87e8
   15f2c:	cmp	r0, #0
   15f30:	add	r8, sp, #4
   15f34:	movt	r1, #10
   15f38:	mov	r2, r8
   15f3c:	ldr	r1, [r1]
   15f40:	movne	r1, r6
   15f44:	ldr	r3, [r1, #56]	; 0x38
   15f48:	mov	r0, r1
   15f4c:	mov	r1, #256	; 0x100
   15f50:	blx	r3
   15f54:	add	r0, pc, #212	; 0xd4
   15f58:	vmov.i8	q8, #16	; 0x10
   15f5c:	vld1.64	{d18-d19}, [r0]
   15f60:	vadd.i8	q10, q9, q8
   15f64:	add	r0, r9, r6
   15f68:	add	r6, r6, #16
   15f6c:	add	r0, r0, #3
   15f70:	cmp	r6, #256	; 0x100
   15f74:	vst1.8	{d18-d19}, [r0]
   15f78:	vorr	q9, q10, q10
   15f7c:	bne	15f60 <fputs@plt+0x4b78>
   15f80:	ldrb	r0, [r9, #2]
   15f84:	mov	r1, #0
   15f88:	add	r2, r9, #3
   15f8c:	ldrb	r3, [r8, r1]
   15f90:	ldrb	r6, [r2, r1]
   15f94:	add	r3, r3, r6
   15f98:	add	r0, r3, r0
   15f9c:	uxtb	r3, r0
   15fa0:	strb	r0, [r9, #2]
   15fa4:	ldrb	r7, [r2, r3]
   15fa8:	strb	r6, [r2, r3]
   15fac:	strb	r7, [r2, r1]
   15fb0:	add	r1, r1, #1
   15fb4:	cmp	r1, #256	; 0x100
   15fb8:	bne	15f8c <fputs@plt+0x4ba4>
   15fbc:	mov	r0, #1
   15fc0:	strb	r0, [r9]
   15fc4:	add	r0, r9, #3
   15fc8:	ldrb	r1, [r9, #1]
   15fcc:	ldrb	r2, [r9, #2]
   15fd0:	subs	r5, r5, #1
   15fd4:	add	r1, r1, #1
   15fd8:	strb	r1, [r9, #1]
   15fdc:	uxtb	r1, r1
   15fe0:	ldrb	r3, [r0, r1]
   15fe4:	add	r2, r2, r3
   15fe8:	strb	r2, [r9, #2]
   15fec:	uxtb	r2, r2
   15ff0:	ldrb	r7, [r0, r2]
   15ff4:	strb	r7, [r0, r1]
   15ff8:	strb	r3, [r0, r2]
   15ffc:	ldrb	r1, [r0, r1]
   16000:	add	r1, r1, r3
   16004:	uxtb	r1, r1
   16008:	ldrb	r1, [r0, r1]
   1600c:	strb	r1, [r4], #1
   16010:	bne	15fc8 <fputs@plt+0x4be0>
   16014:	b	16028 <fputs@plt+0x4c40>
   16018:	movw	r0, #34832	; 0x8810
   1601c:	mov	r1, #0
   16020:	movt	r0, #10
   16024:	strb	r1, [r0]
   16028:	sub	sp, fp, #24
   1602c:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   16030:	movweq	r0, #8448	; 0x2100
   16034:	streq	r0, [r6, -r4, lsl #10]
   16038:	bleq	298460 <stderr@@GLIBC_2.4+0x1f3730>
   1603c:	svceq	0x000e0d0c
   16040:	cmp	r0, #0
   16044:	beq	16054 <fputs@plt+0x4c6c>
   16048:	cmp	r1, #0
   1604c:	beq	16060 <fputs@plt+0x4c78>
   16050:	b	1606c <fputs@plt+0x4c84>
   16054:	cmp	r1, #0
   16058:	mvnne	r1, #0
   1605c:	b	16064 <fputs@plt+0x4c7c>
   16060:	mov	r1, #1
   16064:	mov	r0, r1
   16068:	bx	lr
   1606c:	push	{r4, r5, fp, lr}
   16070:	add	fp, sp, #8
   16074:	mov	ip, r0
   16078:	ldrb	r0, [r1]
   1607c:	movw	r5, #47732	; 0xba74
   16080:	ldrb	r2, [ip]
   16084:	movt	r5, #8
   16088:	ldrb	lr, [r5, r0]
   1608c:	ldrb	r0, [r5, r2]
   16090:	cmp	r2, #0
   16094:	sub	r0, r0, lr
   16098:	beq	160d0 <fputs@plt+0x4ce8>
   1609c:	cmp	r0, #0
   160a0:	bne	160d0 <fputs@plt+0x4ce8>
   160a4:	add	r1, r1, #1
   160a8:	add	r2, ip, #1
   160ac:	ldrb	r0, [r1], #1
   160b0:	ldrb	r3, [r2], #1
   160b4:	ldrb	r0, [r5, r0]
   160b8:	ldrb	r4, [r5, r3]
   160bc:	cmp	r3, #0
   160c0:	sub	r0, r4, r0
   160c4:	beq	160d0 <fputs@plt+0x4ce8>
   160c8:	cmp	r0, #0
   160cc:	beq	160ac <fputs@plt+0x4cc4>
   160d0:	pop	{r4, r5, fp, pc}
   160d4:	push	{r4, r5, fp, lr}
   160d8:	add	fp, sp, #8
   160dc:	movw	r5, #16968	; 0x4248
   160e0:	mov	r4, #0
   160e4:	movt	r5, #10
   160e8:	clz	r1, r4
   160ec:	add	r0, r5, r4
   160f0:	lsr	r1, r1, #5
   160f4:	bl	141bc <fputs@plt+0x2dd4>
   160f8:	add	r4, r4, #88	; 0x58
   160fc:	cmp	r4, #352	; 0x160
   16100:	bne	160e8 <fputs@plt+0x4d00>
   16104:	mov	r0, #0
   16108:	pop	{r4, r5, fp, pc}
   1610c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   16110:	add	fp, sp, #28
   16114:	sub	sp, sp, #164	; 0xa4
   16118:	sub	sp, sp, #1024	; 0x400
   1611c:	mov	r4, r1
   16120:	mov	r9, r0
   16124:	ands	r1, r3, #4
   16128:	mov	r8, r3
   1612c:	mov	sl, r2
   16130:	bic	r7, r3, #255	; 0xff
   16134:	mov	r0, #0
   16138:	str	r1, [sp, #32]
   1613c:	beq	16158 <fputs@plt+0x4d70>
   16140:	cmp	r7, #2048	; 0x800
   16144:	mov	r0, #1
   16148:	cmpne	r7, #16384	; 0x4000
   1614c:	beq	16158 <fputs@plt+0x4d70>
   16150:	cmp	r7, #524288	; 0x80000
   16154:	movne	r0, #0
   16158:	movw	r6, #35200	; 0x8980
   1615c:	str	r0, [sp, #24]
   16160:	movt	r6, #10
   16164:	ldr	r5, [r6]
   16168:	bl	11334 <getpid@plt>
   1616c:	cmp	r5, r0
   16170:	beq	16198 <fputs@plt+0x4db0>
   16174:	bl	11334 <getpid@plt>
   16178:	str	r0, [r6]
   1617c:	bl	13e84 <fputs@plt+0x2a9c>
   16180:	cmp	r0, #0
   16184:	bne	16198 <fputs@plt+0x4db0>
   16188:	movw	r0, #34832	; 0x8810
   1618c:	mov	r1, #0
   16190:	movt	r0, #10
   16194:	strb	r1, [r0]
   16198:	mov	r0, sl
   1619c:	mov	r1, #0
   161a0:	mov	r2, #80	; 0x50
   161a4:	bl	1119c <memset@plt>
   161a8:	cmp	r7, #256	; 0x100
   161ac:	str	r4, [sp, #36]	; 0x24
   161b0:	str	r7, [sp, #28]
   161b4:	bne	16214 <fputs@plt+0x4e2c>
   161b8:	movw	r0, #17324	; 0x43ac
   161bc:	add	r1, sp, #40	; 0x28
   161c0:	mov	r7, r9
   161c4:	movt	r0, #10
   161c8:	ldr	r2, [r0, #52]	; 0x34
   161cc:	mov	r0, r4
   161d0:	blx	r2
   161d4:	cmp	r0, #0
   161d8:	beq	16298 <fputs@plt+0x4eb0>
   161dc:	bl	13e84 <fputs@plt+0x2a9c>
   161e0:	mov	r6, #7
   161e4:	cmp	r0, #0
   161e8:	bne	167d8 <fputs@plt+0x53f0>
   161ec:	mov	r0, #12
   161f0:	mov	r1, #0
   161f4:	bl	1438c <fputs@plt+0x2fa4>
   161f8:	ldr	r4, [sp, #36]	; 0x24
   161fc:	cmp	r0, #0
   16200:	beq	167d8 <fputs@plt+0x53f0>
   16204:	mov	r9, r7
   16208:	mvn	r1, #0
   1620c:	str	r0, [sl, #28]
   16210:	b	16220 <fputs@plt+0x4e38>
   16214:	mvn	r1, #0
   16218:	cmp	r4, #0
   1621c:	beq	162f8 <fputs@plt+0x4f10>
   16220:	mov	r2, r4
   16224:	ands	r0, r8, #16
   16228:	ldr	r0, [sp, #32]
   1622c:	mov	r7, r9
   16230:	and	r9, r8, #2
   16234:	and	r3, r8, #1
   16238:	and	r6, r8, #8
   1623c:	orr	r5, r9, r0, lsl #4
   16240:	movw	r0, #32896	; 0x8080
   16244:	orrne	r5, r5, r0
   16248:	cmn	r1, #1
   1624c:	ble	1625c <fputs@plt+0x4e74>
   16250:	ldr	r4, [sp, #36]	; 0x24
   16254:	ldr	r9, [sp, #28]
   16258:	b	164d0 <fputs@plt+0x50e8>
   1625c:	movw	r0, #2048	; 0x800
   16260:	str	r2, [sp, #20]
   16264:	str	r3, [sp, #16]
   16268:	str	r6, [sp, #12]
   1626c:	movt	r0, #8
   16270:	ands	r4, r8, r0
   16274:	beq	16320 <fputs@plt+0x4f38>
   16278:	cmp	r2, #0
   1627c:	beq	1633c <fputs@plt+0x4f54>
   16280:	mov	r0, r2
   16284:	mov	r6, r2
   16288:	bl	11220 <strlen@plt>
   1628c:	mov	r2, r6
   16290:	bic	r6, r0, #-1073741824	; 0xc0000000
   16294:	b	16340 <fputs@plt+0x4f58>
   16298:	movw	r0, #35196	; 0x897c
   1629c:	movt	r0, #10
   162a0:	ldr	r0, [r0]
   162a4:	cmp	r0, #0
   162a8:	beq	161dc <fputs@plt+0x4df4>
   162ac:	ldr	r1, [sp, #40]	; 0x28
   162b0:	ldr	r5, [sp, #44]	; 0x2c
   162b4:	ldr	r3, [sp, #136]	; 0x88
   162b8:	ldr	r6, [sp, #140]	; 0x8c
   162bc:	ldm	r0, {r2, r9}
   162c0:	eor	r4, r9, r5
   162c4:	eor	r2, r2, r1
   162c8:	orrs	r2, r2, r4
   162cc:	bne	162e8 <fputs@plt+0x4f00>
   162d0:	ldr	r2, [r0, #8]
   162d4:	ldr	r9, [r0, #12]
   162d8:	eor	r4, r9, r6
   162dc:	eor	r2, r2, r3
   162e0:	orrs	r2, r2, r4
   162e4:	beq	1648c <fputs@plt+0x50a4>
   162e8:	ldr	r0, [r0, #40]	; 0x28
   162ec:	cmp	r0, #0
   162f0:	bne	162bc <fputs@plt+0x4ed4>
   162f4:	b	161dc <fputs@plt+0x4df4>
   162f8:	ldr	r0, [r9, #8]
   162fc:	add	r5, sp, #40	; 0x28
   16300:	mov	r1, r5
   16304:	bl	2599c <fputs@plt+0x145b4>
   16308:	mov	r2, r5
   1630c:	mvn	r1, #0
   16310:	mov	r6, r0
   16314:	cmp	r0, #0
   16318:	bne	167d8 <fputs@plt+0x53f0>
   1631c:	b	16224 <fputs@plt+0x4e3c>
   16320:	cmp	r6, #0
   16324:	mov	r0, #0
   16328:	movwne	r6, #384	; 0x180
   1632c:	str	r0, [sp, #8]
   16330:	mov	r0, #0
   16334:	str	r0, [sp, #4]
   16338:	b	163bc <fputs@plt+0x4fd4>
   1633c:	mov	r6, #0
   16340:	sub	r0, r2, #1
   16344:	str	r4, [sp, #32]
   16348:	ldrb	r1, [r0, r6]
   1634c:	sub	r6, r6, #1
   16350:	cmp	r1, #45	; 0x2d
   16354:	bne	16348 <fputs@plt+0x4f60>
   16358:	sub	r4, fp, #552	; 0x228
   1635c:	mov	r1, r2
   16360:	mov	r2, r6
   16364:	mov	r0, r4
   16368:	bl	11244 <memcpy@plt>
   1636c:	mov	r0, #0
   16370:	add	r1, sp, #560	; 0x230
   16374:	strb	r0, [r4, r6]
   16378:	movw	r0, #17324	; 0x43ac
   1637c:	movt	r0, #10
   16380:	ldr	r2, [r0, #52]	; 0x34
   16384:	mov	r0, r4
   16388:	blx	r2
   1638c:	cmp	r0, #0
   16390:	beq	1639c <fputs@plt+0x4fb4>
   16394:	movw	r6, #1802	; 0x70a
   16398:	b	167d8 <fputs@plt+0x53f0>
   1639c:	ldr	r0, [sp, #584]	; 0x248
   163a0:	ldr	r6, [sp, #576]	; 0x240
   163a4:	ldr	r2, [sp, #20]
   163a8:	ldr	r4, [sp, #32]
   163ac:	str	r0, [sp, #4]
   163b0:	ldr	r0, [sp, #588]	; 0x24c
   163b4:	bfc	r6, #9, #23
   163b8:	str	r0, [sp, #8]
   163bc:	orr	r5, r5, #131072	; 0x20000
   163c0:	mov	r0, r2
   163c4:	mov	r2, r6
   163c8:	mov	r1, r5
   163cc:	bl	255e4 <fputs@plt+0x141fc>
   163d0:	cmn	r0, #1
   163d4:	ble	16430 <fputs@plt+0x5048>
   163d8:	ldr	r3, [sp, #16]
   163dc:	mov	r1, r0
   163e0:	cmp	r4, #0
   163e4:	ldr	r4, [sp, #36]	; 0x24
   163e8:	ldr	r9, [sp, #28]
   163ec:	beq	164c8 <fputs@plt+0x50e0>
   163f0:	movw	r6, #17324	; 0x43ac
   163f4:	str	r3, [sp, #16]
   163f8:	mov	r5, r1
   163fc:	movt	r6, #10
   16400:	ldr	r0, [r6, #256]	; 0x100
   16404:	blx	r0
   16408:	cmp	r0, #0
   1640c:	bne	16420 <fputs@plt+0x5038>
   16410:	ldr	r3, [r6, #244]	; 0xf4
   16414:	ldmib	sp, {r1, r2}
   16418:	mov	r0, r5
   1641c:	blx	r3
   16420:	ldr	r2, [sp, #20]
   16424:	ldr	r3, [sp, #16]
   16428:	mov	r1, r5
   1642c:	b	164cc <fputs@plt+0x50e4>
   16430:	bl	113dc <__errno_location@plt>
   16434:	cmp	r9, #0
   16438:	ldrne	r0, [r0]
   1643c:	cmpne	r0, #21
   16440:	bne	16788 <fputs@plt+0x53a0>
   16444:	movw	r0, #62189	; 0xf2ed
   16448:	movw	r1, #62796	; 0xf54c
   1644c:	movw	r2, #62779	; 0xf53b
   16450:	movw	r3, #33278	; 0x81fe
   16454:	mov	r6, #14
   16458:	movt	r0, #8
   1645c:	movt	r1, #8
   16460:	movt	r2, #8
   16464:	add	r0, r0, #20
   16468:	str	r0, [sp]
   1646c:	mov	r0, #14
   16470:	bl	15e38 <fputs@plt+0x4a50>
   16474:	ldr	r2, [sp, #20]
   16478:	movw	r1, #62507	; 0xf42b
   1647c:	mov	r0, #14
   16480:	movw	r3, #33278	; 0x81fe
   16484:	movt	r1, #8
   16488:	b	16664 <fputs@plt+0x527c>
   1648c:	add	r2, r0, #36	; 0x24
   16490:	ldr	r0, [r2]
   16494:	cmp	r0, #0
   16498:	beq	161dc <fputs@plt+0x4df4>
   1649c:	ldr	r3, [r0, #4]
   164a0:	mov	r1, r2
   164a4:	add	r2, r0, #8
   164a8:	cmp	r3, r8
   164ac:	bne	16490 <fputs@plt+0x50a8>
   164b0:	ldr	r2, [r0, #8]
   164b4:	ldr	r4, [sp, #36]	; 0x24
   164b8:	mov	r9, r7
   164bc:	str	r2, [r1]
   164c0:	ldr	r1, [r0]
   164c4:	b	1620c <fputs@plt+0x4e24>
   164c8:	ldr	r2, [sp, #20]
   164cc:	ldr	r6, [sp, #12]
   164d0:	ldr	r0, [fp, #8]
   164d4:	cmp	r0, #0
   164d8:	strne	r8, [r0]
   164dc:	ldr	r0, [sl, #28]
   164e0:	cmp	r0, #0
   164e4:	stmne	r0, {r1, r8}
   164e8:	cmp	r6, #0
   164ec:	beq	1652c <fputs@plt+0x5144>
   164f0:	movw	r0, #17324	; 0x43ac
   164f4:	str	r7, [sp, #32]
   164f8:	mov	r7, r1
   164fc:	mov	r5, sl
   16500:	mov	sl, r9
   16504:	mov	r9, r3
   16508:	movt	r0, #10
   1650c:	ldr	r1, [r0, #196]	; 0xc4
   16510:	mov	r0, r2
   16514:	blx	r1
   16518:	mov	r1, r7
   1651c:	ldr	r7, [sp, #32]
   16520:	mov	r3, r9
   16524:	mov	r9, sl
   16528:	mov	sl, r5
   1652c:	mov	r0, #2
   16530:	cmp	r3, #0
   16534:	str	r4, [sl, #32]
   16538:	str	r7, [sl, #4]
   1653c:	str	r1, [sp, #32]
   16540:	str	r1, [sl, #12]
   16544:	orr	r5, r0, r6, lsl #2
   16548:	ldr	r0, [sp, #24]
   1654c:	lsleq	r5, r6, #2
   16550:	cmp	r9, #256	; 0x100
   16554:	orrne	r5, r5, #128	; 0x80
   16558:	cmp	r0, #0
   1655c:	and	r0, r8, #64	; 0x40
   16560:	orrne	r5, r5, #8
   16564:	orr	r0, r5, r0
   16568:	uxtb	r1, r0
   1656c:	lsl	r0, r0, #25
   16570:	and	r0, r4, r0, asr #31
   16574:	strh	r1, [sl, #18]
   16578:	movw	r1, #16696	; 0x4138
   1657c:	movt	r1, #10
   16580:	ldrd	r2, [r1, #176]	; 0xb0
   16584:	movw	r1, #62901	; 0xf5b5
   16588:	movt	r1, #8
   1658c:	strd	r2, [sl, #64]	; 0x40
   16590:	mov	r2, #1
   16594:	bl	2331c <fputs@plt+0x11f34>
   16598:	cmp	r0, #0
   1659c:	movw	r1, #61928	; 0xf1e8
   165a0:	ldrhne	r0, [sl, #18]
   165a4:	movt	r1, #8
   165a8:	orrne	r0, r0, #16
   165ac:	strhne	r0, [sl, #18]
   165b0:	ldr	r0, [r7, #16]
   165b4:	bl	113c4 <strcmp@plt>
   165b8:	cmp	r0, #0
   165bc:	bne	165cc <fputs@plt+0x51e4>
   165c0:	ldrh	r0, [sl, #18]
   165c4:	orr	r0, r0, #1
   165c8:	strh	r0, [sl, #18]
   165cc:	tst	r5, #128	; 0x80
   165d0:	bne	1666c <fputs@plt+0x5284>
   165d4:	ldr	r0, [r7, #20]
   165d8:	mov	r1, sl
   165dc:	ldr	r2, [r0]
   165e0:	mov	r0, r4
   165e4:	blx	r2
   165e8:	movw	r7, #48652	; 0xbe0c
   165ec:	movt	r7, #8
   165f0:	cmp	r0, r7
   165f4:	beq	1668c <fputs@plt+0x52a4>
   165f8:	movw	r5, #48804	; 0xbea4
   165fc:	mov	r7, r0
   16600:	movt	r5, #8
   16604:	cmp	r0, r5
   16608:	bne	16674 <fputs@plt+0x528c>
   1660c:	mov	r0, r4
   16610:	bl	11220 <strlen@plt>
   16614:	mov	r6, r0
   16618:	bl	13e84 <fputs@plt+0x2a9c>
   1661c:	cmp	r0, #0
   16620:	beq	16748 <fputs@plt+0x5360>
   16624:	mov	r0, #0
   16628:	str	r0, [sl, #20]
   1662c:	str	r0, [sl, #24]
   16630:	movw	r0, #17324	; 0x43ac
   16634:	movt	r0, #10
   16638:	ldr	r1, [r0, #16]
   1663c:	ldr	r0, [sp, #32]
   16640:	blx	r1
   16644:	mov	r6, #7
   16648:	cmp	r0, #0
   1664c:	beq	167d0 <fputs@plt+0x53e8>
   16650:	ldr	r2, [sl, #32]
   16654:	movw	r1, #62512	; 0xf430
   16658:	movw	r0, #4106	; 0x100a
   1665c:	movw	r3, #32898	; 0x8082
   16660:	movt	r1, #8
   16664:	bl	256fc <fputs@plt+0x14314>
   16668:	b	167d0 <fputs@plt+0x53e8>
   1666c:	movw	r7, #48728	; 0xbe58
   16670:	movt	r7, #8
   16674:	mov	r0, sl
   16678:	mov	r6, #0
   1667c:	str	r7, [sl]
   16680:	str	r6, [sl, #20]
   16684:	bl	25384 <fputs@plt+0x13f9c>
   16688:	b	167d8 <fputs@plt+0x53f0>
   1668c:	movw	r8, #17324	; 0x43ac
   16690:	ldr	r0, [sl, #12]
   16694:	sub	r1, fp, #552	; 0x228
   16698:	movt	r8, #10
   1669c:	ldr	r2, [r8, #64]	; 0x40
   166a0:	blx	r2
   166a4:	cmp	r0, #0
   166a8:	beq	166c0 <fputs@plt+0x52d8>
   166ac:	bl	113dc <__errno_location@plt>
   166b0:	ldr	r0, [r0]
   166b4:	mov	r6, #10
   166b8:	str	r0, [sl, #20]
   166bc:	b	16724 <fputs@plt+0x533c>
   166c0:	movw	r9, #35196	; 0x897c
   166c4:	ldr	r0, [fp, #-552]	; 0xfffffdd8
   166c8:	add	ip, sp, #560	; 0x230
   166cc:	ldr	r1, [fp, #-548]	; 0xfffffddc
   166d0:	ldr	r2, [fp, #-456]	; 0xfffffe38
   166d4:	ldr	r3, [fp, #-452]	; 0xfffffe3c
   166d8:	movt	r9, #10
   166dc:	ldr	r5, [r9]
   166e0:	stm	ip, {r0, r1, r2, r3}
   166e4:	cmp	r5, #0
   166e8:	beq	16714 <fputs@plt+0x532c>
   166ec:	add	r6, sp, #560	; 0x230
   166f0:	mov	r0, r6
   166f4:	mov	r1, r5
   166f8:	mov	r2, #16
   166fc:	bl	11250 <bcmp@plt>
   16700:	cmp	r0, #0
   16704:	beq	167e4 <fputs@plt+0x53fc>
   16708:	ldr	r5, [r5, #40]	; 0x28
   1670c:	cmp	r5, #0
   16710:	bne	166f0 <fputs@plt+0x5308>
   16714:	bl	13e84 <fputs@plt+0x2a9c>
   16718:	mov	r6, #7
   1671c:	cmp	r0, #0
   16720:	beq	167f4 <fputs@plt+0x540c>
   16724:	ldr	r1, [r8, #16]
   16728:	ldr	r0, [sp, #32]
   1672c:	blx	r1
   16730:	cmp	r0, #0
   16734:	beq	167c8 <fputs@plt+0x53e0>
   16738:	cmp	sl, #0
   1673c:	beq	167b0 <fputs@plt+0x53c8>
   16740:	ldr	r2, [sl, #32]
   16744:	b	167b4 <fputs@plt+0x53cc>
   16748:	add	r6, r6, #6
   1674c:	asr	r1, r6, #31
   16750:	mov	r0, r6
   16754:	bl	1438c <fputs@plt+0x2fa4>
   16758:	cmp	r0, #0
   1675c:	beq	16624 <fputs@plt+0x523c>
   16760:	movw	r2, #62906	; 0xf5ba
   16764:	mov	r7, r0
   16768:	mov	r0, r6
   1676c:	mov	r3, r4
   16770:	movt	r2, #8
   16774:	mov	r1, r7
   16778:	bl	15e08 <fputs@plt+0x4a20>
   1677c:	str	r7, [sl, #24]
   16780:	mov	r7, r5
   16784:	b	16674 <fputs@plt+0x528c>
   16788:	ldr	r0, [sp, #20]
   1678c:	bic	r1, r5, #79	; 0x4f
   16790:	mov	r2, r6
   16794:	bl	255e4 <fputs@plt+0x141fc>
   16798:	cmp	r0, #0
   1679c:	bmi	16444 <fputs@plt+0x505c>
   167a0:	mov	r3, #1
   167a4:	mov	r1, r0
   167a8:	bfi	r8, r3, #0, #3
   167ac:	b	163e0 <fputs@plt+0x4ff8>
   167b0:	mov	r2, #0
   167b4:	movw	r1, #62512	; 0xf430
   167b8:	movw	r0, #4106	; 0x100a
   167bc:	movw	r3, #32813	; 0x802d
   167c0:	movt	r1, #8
   167c4:	bl	256fc <fputs@plt+0x14314>
   167c8:	mov	r0, #0
   167cc:	str	r0, [sl, #20]
   167d0:	ldr	r0, [sl, #28]
   167d4:	bl	144bc <fputs@plt+0x30d4>
   167d8:	mov	r0, r6
   167dc:	sub	sp, fp, #28
   167e0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   167e4:	ldr	r0, [r5, #24]
   167e8:	add	r0, r0, #1
   167ec:	str	r0, [r5, #24]
   167f0:	b	16858 <fputs@plt+0x5470>
   167f4:	mov	r0, #48	; 0x30
   167f8:	mov	r1, #0
   167fc:	mov	r4, #0
   16800:	bl	1438c <fputs@plt+0x2fa4>
   16804:	cmp	r0, #0
   16808:	beq	16724 <fputs@plt+0x533c>
   1680c:	vmov.i32	q8, #0	; 0x00000000
   16810:	mov	r5, r0
   16814:	str	r4, [r0, #36]	; 0x24
   16818:	str	r4, [r0, #32]
   1681c:	add	r0, r0, #16
   16820:	add	r1, sp, #560	; 0x230
   16824:	vst1.64	{d16-d17}, [r0]
   16828:	mov	r0, #1
   1682c:	vld1.64	{d16-d17}, [r1]
   16830:	str	r0, [r5, #24]
   16834:	mov	r0, #44	; 0x2c
   16838:	mov	r1, r5
   1683c:	vst1.64	{d16-d17}, [r1], r0
   16840:	ldr	r0, [r9]
   16844:	str	r4, [r1]
   16848:	cmp	r0, #0
   1684c:	str	r0, [r5, #40]	; 0x28
   16850:	strne	r5, [r0, #44]	; 0x2c
   16854:	str	r5, [r9]
   16858:	str	r5, [sl, #8]
   1685c:	b	16674 <fputs@plt+0x528c>
   16860:	push	{r4, r5, r6, r7, fp, lr}
   16864:	add	fp, sp, #16
   16868:	sub	sp, sp, #8
   1686c:	movw	r7, #17324	; 0x43ac
   16870:	mov	r5, r1
   16874:	mov	r6, r2
   16878:	movt	r7, #10
   1687c:	mov	r0, r5
   16880:	ldr	r1, [r7, #196]	; 0xc4
   16884:	blx	r1
   16888:	cmn	r0, #1
   1688c:	beq	168e8 <fputs@plt+0x5500>
   16890:	mov	r4, #0
   16894:	tst	r6, #1
   16898:	beq	16948 <fputs@plt+0x5560>
   1689c:	ldr	r2, [r7, #208]	; 0xd0
   168a0:	add	r1, sp, #4
   168a4:	mov	r0, r5
   168a8:	blx	r2
   168ac:	mov	r4, #0
   168b0:	cmp	r0, #0
   168b4:	bne	16948 <fputs@plt+0x5560>
   168b8:	ldr	r0, [sp, #4]
   168bc:	bl	111a8 <fsync@plt>
   168c0:	cmp	r0, #0
   168c4:	beq	16918 <fputs@plt+0x5530>
   168c8:	movw	r1, #62826	; 0xf56a
   168cc:	movw	r0, #1290	; 0x50a
   168d0:	mov	r2, r5
   168d4:	movw	r3, #33414	; 0x8286
   168d8:	movw	r4, #1290	; 0x50a
   168dc:	movt	r1, #8
   168e0:	bl	256fc <fputs@plt+0x14314>
   168e4:	b	1691c <fputs@plt+0x5534>
   168e8:	bl	113dc <__errno_location@plt>
   168ec:	ldr	r0, [r0]
   168f0:	movw	r4, #5898	; 0x170a
   168f4:	cmp	r0, #2
   168f8:	beq	16948 <fputs@plt+0x5560>
   168fc:	movw	r1, #62601	; 0xf489
   16900:	movw	r4, #2570	; 0xa0a
   16904:	movw	r0, #2570	; 0xa0a
   16908:	mov	r2, r5
   1690c:	movw	r3, #33404	; 0x827c
   16910:	movt	r1, #8
   16914:	b	16944 <fputs@plt+0x555c>
   16918:	mov	r4, #0
   1691c:	ldr	r1, [r7, #16]
   16920:	ldr	r0, [sp, #4]
   16924:	blx	r1
   16928:	cmp	r0, #0
   1692c:	beq	16948 <fputs@plt+0x5560>
   16930:	movw	r1, #62512	; 0xf430
   16934:	movw	r0, #4106	; 0x100a
   16938:	mov	r2, #0
   1693c:	movw	r3, #33416	; 0x8288
   16940:	movt	r1, #8
   16944:	bl	256fc <fputs@plt+0x14314>
   16948:	mov	r0, r4
   1694c:	sub	sp, fp, #16
   16950:	pop	{r4, r5, r6, r7, fp, pc}
   16954:	push	{r4, sl, fp, lr}
   16958:	add	fp, sp, #8
   1695c:	sub	sp, sp, #104	; 0x68
   16960:	mov	r0, r1
   16964:	movw	r1, #17324	; 0x43ac
   16968:	mov	r4, r3
   1696c:	cmp	r2, #0
   16970:	movt	r1, #10
   16974:	beq	16994 <fputs@plt+0x55ac>
   16978:	ldr	r2, [r1, #28]
   1697c:	mov	r1, #6
   16980:	blx	r2
   16984:	clz	r0, r0
   16988:	lsr	r0, r0, #5
   1698c:	str	r0, [r4]
   16990:	b	169c8 <fputs@plt+0x55e0>
   16994:	ldr	r2, [r1, #52]	; 0x34
   16998:	mov	r1, sp
   1699c:	blx	r2
   169a0:	mov	r1, #0
   169a4:	cmp	r0, #0
   169a8:	bne	169c4 <fputs@plt+0x55dc>
   169ac:	ldr	r0, [sp, #48]	; 0x30
   169b0:	ldr	r2, [sp, #52]	; 0x34
   169b4:	mov	r1, #0
   169b8:	rsbs	r0, r0, #0
   169bc:	rscs	r0, r2, #0
   169c0:	movwlt	r1, #1
   169c4:	str	r1, [r4]
   169c8:	mov	r0, #0
   169cc:	sub	sp, fp, #8
   169d0:	pop	{r4, sl, fp, pc}
   169d4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   169d8:	add	fp, sp, #28
   169dc:	sub	sp, sp, #124	; 0x7c
   169e0:	sub	r0, r2, #2
   169e4:	mov	sl, r3
   169e8:	mov	r9, r2
   169ec:	mov	r5, r1
   169f0:	mov	r8, #0
   169f4:	str	r0, [sp, #8]
   169f8:	sub	r0, r2, #1
   169fc:	str	r0, [sp, #4]
   16a00:	mov	r0, #1
   16a04:	str	r0, [sp, #12]
   16a08:	movw	r0, #17324	; 0x43ac
   16a0c:	add	r1, sp, #16
   16a10:	movt	r0, #10
   16a14:	ldr	r2, [r0, #328]	; 0x148
   16a18:	mov	r0, r5
   16a1c:	blx	r2
   16a20:	cmp	r0, #0
   16a24:	beq	16a40 <fputs@plt+0x5658>
   16a28:	bl	113dc <__errno_location@plt>
   16a2c:	ldr	r0, [r0]
   16a30:	mov	r4, #1
   16a34:	cmp	r0, #2
   16a38:	beq	16b4c <fputs@plt+0x5764>
   16a3c:	b	16bfc <fputs@plt+0x5814>
   16a40:	ldr	r0, [sp, #32]
   16a44:	mov	r4, #1
   16a48:	and	r0, r0, #61440	; 0xf000
   16a4c:	cmp	r0, #40960	; 0xa000
   16a50:	bne	16b4c <fputs@plt+0x5764>
   16a54:	cmp	r8, #0
   16a58:	beq	16a70 <fputs@plt+0x5688>
   16a5c:	ldr	r4, [sp, #12]
   16a60:	cmp	r4, #100	; 0x64
   16a64:	bge	16d24 <fputs@plt+0x593c>
   16a68:	add	r4, r4, #1
   16a6c:	b	16a88 <fputs@plt+0x56a0>
   16a70:	mov	r0, r9
   16a74:	bl	14354 <fputs@plt+0x2f6c>
   16a78:	ldr	r4, [sp, #12]
   16a7c:	mov	r8, r0
   16a80:	cmp	r0, #0
   16a84:	beq	16d88 <fputs@plt+0x59a0>
   16a88:	movw	r0, #17324	; 0x43ac
   16a8c:	ldr	r2, [sp, #4]
   16a90:	mov	r1, r8
   16a94:	mov	r7, r9
   16a98:	movt	r0, #10
   16a9c:	ldr	r3, [r0, #316]	; 0x13c
   16aa0:	mov	r0, r5
   16aa4:	blx	r3
   16aa8:	cmn	r0, #1
   16aac:	ble	16cc8 <fputs@plt+0x58e0>
   16ab0:	mov	r9, r0
   16ab4:	ldrb	r0, [r8]
   16ab8:	str	r4, [sp, #12]
   16abc:	cmp	r0, #47	; 0x2f
   16ac0:	bne	16acc <fputs@plt+0x56e4>
   16ac4:	mov	r6, r9
   16ac8:	b	16b3c <fputs@plt+0x5754>
   16acc:	mov	r4, r8
   16ad0:	cmp	r5, #0
   16ad4:	beq	16ae8 <fputs@plt+0x5700>
   16ad8:	mov	r0, r5
   16adc:	bl	11220 <strlen@plt>
   16ae0:	bic	r0, r0, #-1073741824	; 0xc0000000
   16ae4:	b	16aec <fputs@plt+0x5704>
   16ae8:	mov	r0, #0
   16aec:	sub	r1, r5, #1
   16af0:	mov	r8, r0
   16af4:	cmp	r0, #1
   16af8:	blt	16b0c <fputs@plt+0x5724>
   16afc:	ldrb	r2, [r1, r8]
   16b00:	sub	r0, r8, #1
   16b04:	cmp	r2, #47	; 0x2f
   16b08:	bne	16af0 <fputs@plt+0x5708>
   16b0c:	add	r6, r9, r8
   16b10:	cmp	r6, r7
   16b14:	bge	16d48 <fputs@plt+0x5960>
   16b18:	add	r0, r4, r8
   16b1c:	add	r2, r9, #1
   16b20:	mov	r1, r4
   16b24:	bl	11328 <memmove@plt>
   16b28:	mov	r2, r8
   16b2c:	mov	r0, r4
   16b30:	mov	r1, r5
   16b34:	mov	r8, r4
   16b38:	bl	11244 <memcpy@plt>
   16b3c:	mov	r4, #0
   16b40:	mov	r5, r8
   16b44:	mov	r9, r7
   16b48:	strb	r4, [r8, r6]
   16b4c:	cmp	r5, sl
   16b50:	beq	16be8 <fputs@plt+0x5800>
   16b54:	mov	r6, #0
   16b58:	cmp	r5, #0
   16b5c:	mov	r7, #0
   16b60:	beq	16b70 <fputs@plt+0x5788>
   16b64:	mov	r0, r5
   16b68:	bl	11220 <strlen@plt>
   16b6c:	bic	r7, r0, #-1073741824	; 0xc0000000
   16b70:	ldrb	r0, [r5]
   16b74:	cmp	r0, #47	; 0x2f
   16b78:	beq	16bc4 <fputs@plt+0x57dc>
   16b7c:	movw	r0, #17324	; 0x43ac
   16b80:	ldr	r1, [sp, #8]
   16b84:	movt	r0, #10
   16b88:	ldr	r2, [r0, #40]	; 0x28
   16b8c:	mov	r0, sl
   16b90:	blx	r2
   16b94:	cmp	r0, #0
   16b98:	beq	16c80 <fputs@plt+0x5898>
   16b9c:	cmp	sl, #0
   16ba0:	beq	16bb4 <fputs@plt+0x57cc>
   16ba4:	mov	r0, sl
   16ba8:	bl	11220 <strlen@plt>
   16bac:	bic	r0, r0, #-1073741824	; 0xc0000000
   16bb0:	b	16bb8 <fputs@plt+0x57d0>
   16bb4:	mov	r0, #0
   16bb8:	mov	r1, #47	; 0x2f
   16bbc:	add	r6, r0, #1
   16bc0:	strb	r1, [sl, r0]
   16bc4:	add	r0, r6, r7
   16bc8:	cmp	r0, r9
   16bcc:	bge	16c44 <fputs@plt+0x585c>
   16bd0:	movw	r2, #62776	; 0xf538
   16bd4:	sub	r0, r9, r6
   16bd8:	add	r1, sl, r6
   16bdc:	mov	r3, r5
   16be0:	movt	r2, #8
   16be4:	bl	15e08 <fputs@plt+0x4a20>
   16be8:	cmp	r4, #0
   16bec:	mov	r5, sl
   16bf0:	beq	16a08 <fputs@plt+0x5620>
   16bf4:	mov	r6, #0
   16bf8:	b	16d10 <fputs@plt+0x5928>
   16bfc:	movw	r0, #62189	; 0xf2ed
   16c00:	movw	r1, #62796	; 0xf54c
   16c04:	movw	r2, #62779	; 0xf53b
   16c08:	movw	r3, #33528	; 0x82f8
   16c0c:	mov	r6, #14
   16c10:	movt	r0, #8
   16c14:	movt	r1, #8
   16c18:	movt	r2, #8
   16c1c:	add	r0, r0, #20
   16c20:	str	r0, [sp]
   16c24:	mov	r0, #14
   16c28:	bl	15e38 <fputs@plt+0x4a50>
   16c2c:	movw	r1, #62689	; 0xf4e1
   16c30:	mov	r0, #14
   16c34:	mov	r2, r5
   16c38:	movw	r3, #33528	; 0x82f8
   16c3c:	movt	r1, #8
   16c40:	b	16d0c <fputs@plt+0x5924>
   16c44:	mov	r0, #0
   16c48:	movw	r1, #62796	; 0xf54c
   16c4c:	movw	r2, #62779	; 0xf53b
   16c50:	movw	r3, #33480	; 0x82c8
   16c54:	strb	r0, [sl, r6]
   16c58:	movw	r0, #62189	; 0xf2ed
   16c5c:	movt	r1, #8
   16c60:	movt	r2, #8
   16c64:	mov	r6, #14
   16c68:	movt	r0, #8
   16c6c:	add	r0, r0, #20
   16c70:	str	r0, [sp]
   16c74:	mov	r0, #14
   16c78:	bl	15e38 <fputs@plt+0x4a50>
   16c7c:	b	16d10 <fputs@plt+0x5928>
   16c80:	movw	r0, #62189	; 0xf2ed
   16c84:	movw	r1, #62796	; 0xf54c
   16c88:	movw	r2, #62779	; 0xf53b
   16c8c:	movw	r3, #33471	; 0x82bf
   16c90:	mov	r6, #14
   16c94:	movt	r0, #8
   16c98:	movt	r1, #8
   16c9c:	movt	r2, #8
   16ca0:	add	r0, r0, #20
   16ca4:	str	r0, [sp]
   16ca8:	mov	r0, #14
   16cac:	bl	15e38 <fputs@plt+0x4a50>
   16cb0:	movw	r1, #62525	; 0xf43d
   16cb4:	mov	r0, #14
   16cb8:	mov	r2, r5
   16cbc:	movw	r3, #33471	; 0x82bf
   16cc0:	movt	r1, #8
   16cc4:	b	16d0c <fputs@plt+0x5924>
   16cc8:	movw	r0, #62189	; 0xf2ed
   16ccc:	movw	r1, #62796	; 0xf54c
   16cd0:	movw	r2, #62779	; 0xf53b
   16cd4:	movw	r3, #33545	; 0x8309
   16cd8:	mov	r6, #14
   16cdc:	movt	r0, #8
   16ce0:	movt	r1, #8
   16ce4:	movt	r2, #8
   16ce8:	add	r0, r0, #20
   16cec:	str	r0, [sp]
   16cf0:	mov	r0, #14
   16cf4:	bl	15e38 <fputs@plt+0x4a50>
   16cf8:	movw	r1, #62680	; 0xf4d8
   16cfc:	mov	r0, #14
   16d00:	mov	r2, r5
   16d04:	movw	r3, #33545	; 0x8309
   16d08:	movt	r1, #8
   16d0c:	bl	256fc <fputs@plt+0x14314>
   16d10:	mov	r0, r8
   16d14:	bl	144bc <fputs@plt+0x30d4>
   16d18:	mov	r0, r6
   16d1c:	sub	sp, fp, #28
   16d20:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   16d24:	movw	r0, #62189	; 0xf2ed
   16d28:	movw	r1, #62796	; 0xf54c
   16d2c:	movw	r2, #62779	; 0xf53b
   16d30:	movw	r3, #33539	; 0x8303
   16d34:	mov	r6, #14
   16d38:	movt	r0, #8
   16d3c:	movt	r1, #8
   16d40:	movt	r2, #8
   16d44:	b	16c6c <fputs@plt+0x5884>
   16d48:	movw	r0, #62189	; 0xf2ed
   16d4c:	movw	r1, #62796	; 0xf54c
   16d50:	movw	r2, #62779	; 0xf53b
   16d54:	movw	r3, #33551	; 0x830f
   16d58:	mov	r6, #14
   16d5c:	movt	r0, #8
   16d60:	movt	r1, #8
   16d64:	movt	r2, #8
   16d68:	add	r0, r0, #20
   16d6c:	str	r0, [sp]
   16d70:	mov	r0, #14
   16d74:	bl	15e38 <fputs@plt+0x4a50>
   16d78:	mov	r0, #0
   16d7c:	mov	r8, r4
   16d80:	strb	r0, [r4, r9]
   16d84:	b	16d10 <fputs@plt+0x5928>
   16d88:	mov	r6, #7
   16d8c:	mov	r8, #0
   16d90:	b	16d10 <fputs@plt+0x5928>
   16d94:	push	{r4, r5, r6, r7, fp, lr}
   16d98:	add	fp, sp, #16
   16d9c:	sub	sp, sp, #8
   16da0:	mov	r4, r1
   16da4:	mov	r5, r2
   16da8:	mov	r0, r2
   16dac:	mov	r1, #0
   16db0:	mov	r2, r4
   16db4:	bl	1119c <memset@plt>
   16db8:	bl	11334 <getpid@plt>
   16dbc:	movw	r7, #35200	; 0x8980
   16dc0:	mov	r1, #0
   16dc4:	mov	r2, #0
   16dc8:	movt	r7, #10
   16dcc:	str	r0, [r7]
   16dd0:	movw	r0, #62914	; 0xf5c2
   16dd4:	movt	r0, #8
   16dd8:	bl	255e4 <fputs@plt+0x141fc>
   16ddc:	cmp	r0, #0
   16de0:	bmi	16e4c <fputs@plt+0x5a64>
   16de4:	movw	r7, #17324	; 0x43ac
   16de8:	mov	r6, r0
   16dec:	movt	r7, #10
   16df0:	ldr	r3, [r7, #100]	; 0x64
   16df4:	mov	r0, r6
   16df8:	mov	r1, r5
   16dfc:	mov	r2, r4
   16e00:	blx	r3
   16e04:	cmn	r0, #1
   16e08:	bgt	16e1c <fputs@plt+0x5a34>
   16e0c:	bl	113dc <__errno_location@plt>
   16e10:	ldr	r0, [r0]
   16e14:	cmp	r0, #4
   16e18:	beq	16df0 <fputs@plt+0x5a08>
   16e1c:	ldr	r1, [r7, #16]
   16e20:	mov	r0, r6
   16e24:	blx	r1
   16e28:	cmp	r0, #0
   16e2c:	beq	16e68 <fputs@plt+0x5a80>
   16e30:	movw	r1, #62512	; 0xf430
   16e34:	movw	r0, #4106	; 0x100a
   16e38:	mov	r2, #0
   16e3c:	movw	r3, #33675	; 0x838b
   16e40:	movt	r1, #8
   16e44:	bl	256fc <fputs@plt+0x14314>
   16e48:	b	16e68 <fputs@plt+0x5a80>
   16e4c:	add	r0, sp, #4
   16e50:	bl	112bc <time@plt>
   16e54:	ldr	r0, [sp, #4]
   16e58:	mov	r4, #8
   16e5c:	str	r0, [r5]
   16e60:	ldr	r0, [r7]
   16e64:	str	r0, [r5, #4]
   16e68:	mov	r0, r4
   16e6c:	sub	sp, fp, #16
   16e70:	pop	{r4, r5, r6, r7, fp, pc}
   16e74:	push	{r4, r5, fp, lr}
   16e78:	add	fp, sp, #8
   16e7c:	movw	r5, #16959	; 0x423f
   16e80:	movt	r5, #15
   16e84:	add	r0, r1, r5
   16e88:	movw	r1, #56963	; 0xde83
   16e8c:	movt	r1, #17179	; 0x431b
   16e90:	smmul	r0, r0, r1
   16e94:	asr	r1, r0, #18
   16e98:	add	r4, r1, r0, lsr #31
   16e9c:	mov	r0, r4
   16ea0:	bl	1131c <sleep@plt>
   16ea4:	add	r0, r5, #1
   16ea8:	mul	r0, r4, r0
   16eac:	pop	{r4, r5, fp, pc}
   16eb0:	push	{r4, sl, fp, lr}
   16eb4:	add	fp, sp, #8
   16eb8:	sub	sp, sp, #8
   16ebc:	mov	r4, r1
   16ec0:	mov	r0, sp
   16ec4:	mov	r1, #0
   16ec8:	bl	11208 <gettimeofday@plt>
   16ecc:	movw	r2, #19923	; 0x4dd3
   16ed0:	ldm	sp, {r0, r1}
   16ed4:	mov	r3, #1000	; 0x3e8
   16ed8:	movt	r2, #4194	; 0x1062
   16edc:	smmul	r1, r1, r2
   16ee0:	asr	r2, r1, #6
   16ee4:	add	r1, r2, r1, lsr #31
   16ee8:	asr	r2, r1, #31
   16eec:	smlal	r1, r2, r0, r3
   16ef0:	movw	r0, #8704	; 0x2200
   16ef4:	movw	r3, #49096	; 0xbfc8
   16ef8:	movt	r0, #15955	; 0x3e53
   16efc:	adds	r0, r1, r0
   16f00:	adc	r1, r2, r3
   16f04:	bl	88a1c <fputs@plt+0x77634>
   16f08:	vmov	d17, r0, r1
   16f0c:	vldr	d16, [pc, #20]	; 16f28 <fputs@plt+0x5b40>
   16f10:	mov	r0, #0
   16f14:	vdiv.f64	d16, d17, d16
   16f18:	vstr	d16, [r4]
   16f1c:	sub	sp, fp, #8
   16f20:	pop	{r4, sl, fp, pc}
   16f24:	nop	{0}
   16f28:	andeq	r0, r0, r0
   16f2c:	orrsmi	r9, r4, r0, ror r9
   16f30:	push	{fp, lr}
   16f34:	mov	fp, sp
   16f38:	bl	113dc <__errno_location@plt>
   16f3c:	ldr	r0, [r0]
   16f40:	pop	{fp, pc}
   16f44:	push	{r4, sl, fp, lr}
   16f48:	add	fp, sp, #8
   16f4c:	sub	sp, sp, #8
   16f50:	mov	r4, r1
   16f54:	mov	r0, sp
   16f58:	mov	r1, #0
   16f5c:	bl	11208 <gettimeofday@plt>
   16f60:	movw	r2, #19923	; 0x4dd3
   16f64:	ldm	sp, {r0, r1}
   16f68:	mov	r3, #1000	; 0x3e8
   16f6c:	movt	r2, #4194	; 0x1062
   16f70:	smmul	r1, r1, r2
   16f74:	asr	r2, r1, #6
   16f78:	add	r1, r2, r1, lsr #31
   16f7c:	asr	r2, r1, #31
   16f80:	smlal	r1, r2, r0, r3
   16f84:	movw	r0, #8704	; 0x2200
   16f88:	movt	r0, #15955	; 0x3e53
   16f8c:	adds	r0, r1, r0
   16f90:	movw	r1, #49096	; 0xbfc8
   16f94:	adc	r1, r2, r1
   16f98:	strd	r0, [r4]
   16f9c:	mov	r0, #0
   16fa0:	sub	sp, fp, #8
   16fa4:	pop	{r4, sl, fp, pc}
   16fa8:	push	{r4, r5, r6, r7, fp, lr}
   16fac:	add	fp, sp, #16
   16fb0:	cmp	r1, #0
   16fb4:	beq	16ff4 <fputs@plt+0x5c0c>
   16fb8:	movw	r7, #17324	; 0x43ac
   16fbc:	mov	r4, r2
   16fc0:	mov	r5, r1
   16fc4:	mov	r6, #0
   16fc8:	movt	r7, #10
   16fcc:	ldr	r1, [r7, r6]
   16fd0:	mov	r0, r5
   16fd4:	bl	113c4 <strcmp@plt>
   16fd8:	cmp	r0, #0
   16fdc:	beq	17020 <fputs@plt+0x5c38>
   16fe0:	add	r6, r6, #12
   16fe4:	cmp	r6, #336	; 0x150
   16fe8:	bne	16fcc <fputs@plt+0x5be4>
   16fec:	mov	r0, #12
   16ff0:	pop	{r4, r5, r6, r7, fp, pc}
   16ff4:	movw	r1, #17324	; 0x43ac
   16ff8:	mov	r0, #0
   16ffc:	movt	r1, #10
   17000:	add	r2, r1, r0
   17004:	add	r0, r0, #12
   17008:	ldr	r3, [r2, #8]
   1700c:	cmp	r3, #0
   17010:	strne	r3, [r2, #4]
   17014:	cmp	r0, #336	; 0x150
   17018:	bne	17000 <fputs@plt+0x5c18>
   1701c:	b	17044 <fputs@plt+0x5c5c>
   17020:	add	r0, r7, r6
   17024:	ldr	r1, [r0, #8]
   17028:	cmp	r1, #0
   1702c:	bne	17038 <fputs@plt+0x5c50>
   17030:	ldr	r1, [r0, #4]
   17034:	str	r1, [r0, #8]
   17038:	cmp	r4, #0
   1703c:	movne	r1, r4
   17040:	str	r1, [r0, #4]
   17044:	mov	r0, #0
   17048:	pop	{r4, r5, r6, r7, fp, pc}
   1704c:	push	{r4, r5, r6, sl, fp, lr}
   17050:	add	fp, sp, #16
   17054:	movw	r6, #17324	; 0x43ac
   17058:	mov	r4, r1
   1705c:	mov	r5, #0
   17060:	movt	r6, #10
   17064:	ldr	r1, [r6, r5]
   17068:	mov	r0, r4
   1706c:	bl	113c4 <strcmp@plt>
   17070:	cmp	r0, #0
   17074:	beq	1708c <fputs@plt+0x5ca4>
   17078:	add	r5, r5, #12
   1707c:	cmp	r5, #336	; 0x150
   17080:	bne	17064 <fputs@plt+0x5c7c>
   17084:	mov	r0, #0
   17088:	pop	{r4, r5, r6, sl, fp, pc}
   1708c:	add	r0, r6, r5
   17090:	ldr	r0, [r0, #4]
   17094:	pop	{r4, r5, r6, sl, fp, pc}
   17098:	push	{r4, r5, r6, sl, fp, lr}
   1709c:	add	fp, sp, #16
   170a0:	cmp	r1, #0
   170a4:	beq	170e4 <fputs@plt+0x5cfc>
   170a8:	movw	r6, #17324	; 0x43ac
   170ac:	mov	r4, r1
   170b0:	mov	r5, #0
   170b4:	movt	r6, #10
   170b8:	ldr	r1, [r6]
   170bc:	mov	r0, r4
   170c0:	bl	113c4 <strcmp@plt>
   170c4:	cmp	r0, #0
   170c8:	beq	170e8 <fputs@plt+0x5d00>
   170cc:	add	r5, r5, #1
   170d0:	add	r6, r6, #12
   170d4:	cmp	r5, #27
   170d8:	bne	170b8 <fputs@plt+0x5cd0>
   170dc:	mov	r5, #27
   170e0:	b	170e8 <fputs@plt+0x5d00>
   170e4:	mvn	r5, #0
   170e8:	movw	r1, #17324	; 0x43ac
   170ec:	add	r0, r5, r5, lsl #1
   170f0:	movt	r1, #10
   170f4:	add	r0, r1, r0, lsl #2
   170f8:	add	r1, r0, #16
   170fc:	sub	r0, r5, #28
   17100:	adds	r0, r0, #1
   17104:	bcs	17124 <fputs@plt+0x5d3c>
   17108:	add	r2, r1, #12
   1710c:	ldr	r1, [r1]
   17110:	cmp	r1, #0
   17114:	mov	r1, r2
   17118:	beq	17100 <fputs@plt+0x5d18>
   1711c:	ldr	r0, [r2, #-16]
   17120:	pop	{r4, r5, r6, sl, fp, pc}
   17124:	mov	r0, #0
   17128:	pop	{r4, r5, r6, sl, fp, pc}
   1712c:	mov	r0, #0
   17130:	bx	lr
   17134:	movw	r1, #16696	; 0x4138
   17138:	movt	r1, #10
   1713c:	str	r0, [r1, #220]	; 0xdc
   17140:	mov	r0, #0
   17144:	bx	lr
   17148:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1714c:	add	fp, sp, #28
   17150:	sub	sp, sp, #4
   17154:	mov	r7, r2
   17158:	cmp	r2, r0
   1715c:	beq	17200 <fputs@plt+0x5e18>
   17160:	mov	r8, r1
   17164:	mov	r4, r0
   17168:	mov	r0, #48	; 0x30
   1716c:	mov	r1, #0
   17170:	mov	r9, r3
   17174:	mov	sl, #0
   17178:	bl	1438c <fputs@plt+0x2fa4>
   1717c:	cmp	r0, #0
   17180:	beq	1721c <fputs@plt+0x5e34>
   17184:	vmov.i32	q8, #0	; 0x00000000
   17188:	mov	r5, r0
   1718c:	add	r0, r0, #32
   17190:	mov	r1, r7
   17194:	mov	r2, r9
   17198:	mov	r6, r5
   1719c:	vst1.8	{d16-d17}, [r0]
   171a0:	add	r0, r5, #16
   171a4:	vst1.8	{d16-d17}, [r0]
   171a8:	mov	r0, #40	; 0x28
   171ac:	vst1.8	{d16-d17}, [r6], r0
   171b0:	mov	r0, r4
   171b4:	bl	173d8 <fputs@plt+0x5ff0>
   171b8:	str	r0, [r5, #24]
   171bc:	mov	r0, r4
   171c0:	mov	r1, r4
   171c4:	mov	r2, r8
   171c8:	bl	173d8 <fputs@plt+0x5ff0>
   171cc:	mov	r1, #1
   171d0:	str	r4, [r5]
   171d4:	str	r0, [r5, #4]
   171d8:	str	sl, [r6]
   171dc:	cmp	r0, #0
   171e0:	str	r1, [r5, #16]
   171e4:	str	r7, [r5, #20]
   171e8:	ldrne	r1, [r5, #24]
   171ec:	cmpne	r1, #0
   171f0:	bne	1723c <fputs@plt+0x5e54>
   171f4:	mov	r0, r5
   171f8:	bl	144bc <fputs@plt+0x30d4>
   171fc:	b	17214 <fputs@plt+0x5e2c>
   17200:	movw	r2, #61938	; 0xf1f2
   17204:	mov	r0, r7
   17208:	mov	r1, #1
   1720c:	movt	r2, #8
   17210:	bl	17298 <fputs@plt+0x5eb0>
   17214:	mov	sl, #0
   17218:	b	17230 <fputs@plt+0x5e48>
   1721c:	mov	r0, #7
   17220:	mov	r1, #7
   17224:	str	r0, [r4, #52]	; 0x34
   17228:	mov	r0, r4
   1722c:	bl	260c8 <fputs@plt+0x14ce0>
   17230:	mov	r0, sl
   17234:	sub	sp, fp, #28
   17238:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1723c:	ldr	r1, [r1, #4]
   17240:	mvn	r2, #0
   17244:	mov	r3, #0
   17248:	ldr	r1, [r1, #32]
   1724c:	bl	2303c <fputs@plt+0x11c54>
   17250:	cmp	r0, #7
   17254:	beq	171f4 <fputs@plt+0x5e0c>
   17258:	ldr	r0, [r5, #4]
   1725c:	ldrb	r0, [r0, #8]
   17260:	cmp	r0, #0
   17264:	beq	17280 <fputs@plt+0x5e98>
   17268:	movw	r2, #63167	; 0xf6bf
   1726c:	mov	r0, r4
   17270:	mov	r1, #1
   17274:	movt	r2, #8
   17278:	bl	17298 <fputs@plt+0x5eb0>
   1727c:	b	171f4 <fputs@plt+0x5e0c>
   17280:	ldr	r0, [r5, #24]
   17284:	mov	sl, r5
   17288:	ldr	r1, [r0, #16]
   1728c:	add	r1, r1, #1
   17290:	str	r1, [r0, #16]
   17294:	b	17230 <fputs@plt+0x5e48>
   17298:	sub	sp, sp, #4
   1729c:	push	{r4, r5, r6, sl, fp, lr}
   172a0:	add	fp, sp, #16
   172a4:	sub	sp, sp, #12
   172a8:	str	r3, [fp, #8]
   172ac:	mov	r4, r0
   172b0:	str	r1, [r0, #52]	; 0x34
   172b4:	movw	r0, #3082	; 0xc0a
   172b8:	mov	r5, r2
   172bc:	mov	r6, r1
   172c0:	cmp	r1, r0
   172c4:	beq	17300 <fputs@plt+0x5f18>
   172c8:	orr	r0, r6, #4
   172cc:	uxtb	r0, r0
   172d0:	cmp	r0, #14
   172d4:	bne	17300 <fputs@plt+0x5f18>
   172d8:	ldr	r0, [r4]
   172dc:	ldr	r3, [r0, #68]	; 0x44
   172e0:	cmp	r3, #0
   172e4:	beq	172f8 <fputs@plt+0x5f10>
   172e8:	mov	r1, #0
   172ec:	mov	r2, #0
   172f0:	blx	r3
   172f4:	b	172fc <fputs@plt+0x5f14>
   172f8:	mov	r0, #0
   172fc:	str	r0, [r4, #60]	; 0x3c
   17300:	cmp	r5, #0
   17304:	beq	1739c <fputs@plt+0x5fb4>
   17308:	ldr	r0, [r4, #240]	; 0xf0
   1730c:	cmp	r0, #0
   17310:	bne	1735c <fputs@plt+0x5f74>
   17314:	mov	r0, r4
   17318:	mov	r2, #40	; 0x28
   1731c:	mov	r3, #0
   17320:	mov	r6, #0
   17324:	bl	238e0 <fputs@plt+0x124f8>
   17328:	cmp	r0, #0
   1732c:	beq	173c4 <fputs@plt+0x5fdc>
   17330:	vmov.i32	q8, #0	; 0x00000000
   17334:	mov	r1, #36	; 0x24
   17338:	mov	r2, r0
   1733c:	str	r4, [r0, #32]
   17340:	vst1.8	{d16-d17}, [r2], r1
   17344:	mov	r1, #1
   17348:	str	r6, [r2]
   1734c:	strh	r1, [r0, #8]
   17350:	add	r1, r0, #16
   17354:	vst1.8	{d16-d17}, [r1]
   17358:	str	r0, [r4, #240]	; 0xf0
   1735c:	add	r2, fp, #8
   17360:	mov	r0, r4
   17364:	mov	r1, r5
   17368:	str	r2, [sp, #8]
   1736c:	bl	26028 <fputs@plt+0x14c40>
   17370:	mov	r1, r0
   17374:	ldr	r0, [r4, #240]	; 0xf0
   17378:	cmp	r0, #0
   1737c:	beq	173c8 <fputs@plt+0x5fe0>
   17380:	movw	r2, #17696	; 0x4520
   17384:	mov	r3, #1
   17388:	movt	r2, #1
   1738c:	str	r2, [sp]
   17390:	mvn	r2, #0
   17394:	bl	1a320 <fputs@plt+0x8f38>
   17398:	b	173c8 <fputs@plt+0x5fe0>
   1739c:	cmp	r6, #0
   173a0:	str	r6, [r4, #52]	; 0x34
   173a4:	bne	173b4 <fputs@plt+0x5fcc>
   173a8:	ldr	r0, [r4, #240]	; 0xf0
   173ac:	cmp	r0, #0
   173b0:	beq	173c8 <fputs@plt+0x5fe0>
   173b4:	mov	r0, r4
   173b8:	mov	r1, r6
   173bc:	bl	260c8 <fputs@plt+0x14ce0>
   173c0:	b	173c8 <fputs@plt+0x5fe0>
   173c4:	str	r0, [r4, #240]	; 0xf0
   173c8:	sub	sp, fp, #16
   173cc:	pop	{r4, r5, r6, sl, fp, lr}
   173d0:	add	sp, sp, #4
   173d4:	bx	lr
   173d8:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   173dc:	add	fp, sp, #24
   173e0:	mov	r8, r0
   173e4:	mov	r5, r1
   173e8:	mov	r0, r1
   173ec:	mov	r1, r2
   173f0:	mov	r4, r2
   173f4:	bl	21520 <fputs@plt+0x10138>
   173f8:	mov	r6, r0
   173fc:	cmp	r0, #1
   17400:	bne	17420 <fputs@plt+0x6038>
   17404:	cmp	r8, #0
   17408:	beq	17444 <fputs@plt+0x605c>
   1740c:	mov	r0, r8
   17410:	mov	r2, #544	; 0x220
   17414:	mov	r3, #0
   17418:	bl	238e0 <fputs@plt+0x124f8>
   1741c:	b	17450 <fputs@plt+0x6068>
   17420:	cmn	r6, #1
   17424:	bgt	174fc <fputs@plt+0x6114>
   17428:	movw	r2, #62941	; 0xf5dd
   1742c:	mov	r0, r8
   17430:	mov	r1, #1
   17434:	mov	r3, r4
   17438:	movt	r2, #8
   1743c:	bl	17298 <fputs@plt+0x5eb0>
   17440:	b	174d4 <fputs@plt+0x60ec>
   17444:	mov	r0, #544	; 0x220
   17448:	mov	r1, #0
   1744c:	bl	1438c <fputs@plt+0x2fa4>
   17450:	mov	r7, r0
   17454:	cmp	r0, #0
   17458:	beq	174c0 <fputs@plt+0x60d8>
   1745c:	add	r0, r7, #4
   17460:	mov	r1, #0
   17464:	mov	r2, #540	; 0x21c
   17468:	mov	r4, #0
   1746c:	bl	1119c <memset@plt>
   17470:	mov	r0, r7
   17474:	str	r5, [r7]
   17478:	bl	2614c <fputs@plt+0x14d64>
   1747c:	cmp	r0, #0
   17480:	beq	174dc <fputs@plt+0x60f4>
   17484:	ldr	r3, [r7, #4]
   17488:	ldr	r1, [r7, #12]
   1748c:	movw	r2, #62776	; 0xf538
   17490:	mov	r0, r8
   17494:	movt	r2, #8
   17498:	bl	17298 <fputs@plt+0x5eb0>
   1749c:	ldr	r1, [r7, #4]
   174a0:	mov	r0, r8
   174a4:	bl	13dc4 <fputs@plt+0x29dc>
   174a8:	mov	r0, r7
   174ac:	bl	1dae4 <fputs@plt+0xc6fc>
   174b0:	mov	r0, r8
   174b4:	mov	r1, r7
   174b8:	bl	13dc4 <fputs@plt+0x29dc>
   174bc:	b	17508 <fputs@plt+0x6120>
   174c0:	movw	r2, #62927	; 0xf5cf
   174c4:	mov	r0, r8
   174c8:	mov	r1, #7
   174cc:	movt	r2, #8
   174d0:	bl	17298 <fputs@plt+0x5eb0>
   174d4:	mov	r4, #0
   174d8:	b	17508 <fputs@plt+0x6120>
   174dc:	ldr	r1, [r7, #4]
   174e0:	mov	r0, r8
   174e4:	bl	13dc4 <fputs@plt+0x29dc>
   174e8:	mov	r0, r7
   174ec:	bl	1dae4 <fputs@plt+0xc6fc>
   174f0:	mov	r0, r8
   174f4:	mov	r1, r7
   174f8:	bl	13dc4 <fputs@plt+0x29dc>
   174fc:	ldr	r0, [r5, #16]
   17500:	add	r0, r0, r6, lsl #4
   17504:	ldr	r4, [r0, #4]
   17508:	mov	r0, r4
   1750c:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   17510:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   17514:	add	fp, sp, #28
   17518:	sub	sp, sp, #52	; 0x34
   1751c:	mov	r8, r0
   17520:	ldr	r0, [r0, #24]
   17524:	mov	r7, r1
   17528:	ldm	r0, {r1, r2}
   1752c:	str	r1, [r2, #4]
   17530:	ldr	r5, [r8, #28]
   17534:	cmp	r5, #6
   17538:	bhi	17a94 <fputs@plt+0x66ac>
   1753c:	mov	r1, #1
   17540:	mov	r3, #97	; 0x61
   17544:	tst	r3, r1, lsl r5
   17548:	beq	17a94 <fputs@plt+0x66ac>
   1754c:	ldr	r1, [r8, #4]
   17550:	ldr	r3, [r8]
   17554:	ldr	sl, [r2]
   17558:	ldr	r6, [r1, #4]
   1755c:	cmp	r3, #0
   17560:	ldr	r6, [r6]
   17564:	str	r6, [sp, #24]
   17568:	beq	17580 <fputs@plt+0x6198>
   1756c:	ldrb	r2, [r2, #20]
   17570:	cmp	r2, #2
   17574:	bne	17580 <fputs@plt+0x6198>
   17578:	mov	r1, #5
   1757c:	b	175cc <fputs@plt+0x61e4>
   17580:	ldr	r2, [r8, #12]
   17584:	cmp	r2, #0
   17588:	beq	175b4 <fputs@plt+0x61cc>
   1758c:	ldrb	r1, [r0, #8]
   17590:	mov	r2, #0
   17594:	cmp	r1, #0
   17598:	mov	r1, #0
   1759c:	bne	175d0 <fputs@plt+0x61e8>
   175a0:	mov	r1, #0
   175a4:	bl	17ae8 <fputs@plt+0x6700>
   175a8:	mov	r1, r0
   175ac:	mov	r2, #1
   175b0:	b	175d0 <fputs@plt+0x61e8>
   175b4:	mov	r0, r1
   175b8:	mov	r1, #2
   175bc:	bl	17ae8 <fputs@plt+0x6700>
   175c0:	cmp	r0, #0
   175c4:	beq	178a0 <fputs@plt+0x64b8>
   175c8:	mov	r1, r0
   175cc:	mov	r2, #0
   175d0:	ldr	r0, [r8, #4]
   175d4:	str	r2, [sp, #28]
   175d8:	ldr	r2, [r8, #24]
   175dc:	mov	r5, r1
   175e0:	ldr	r0, [r0, #4]
   175e4:	ldr	r6, [r0, #32]
   175e8:	ldr	r3, [r0]
   175ec:	ldr	r0, [r2, #4]
   175f0:	ldr	r2, [r0, #32]
   175f4:	ldr	r9, [r0, #44]	; 0x2c
   175f8:	str	r6, [sp, #20]
   175fc:	subs	r0, r2, r6
   17600:	str	r2, [sp, #36]	; 0x24
   17604:	ldrb	r2, [r3, #5]
   17608:	movwne	r0, #1
   1760c:	cmp	r2, #5
   17610:	str	r2, [sp, #16]
   17614:	lsleq	r5, r0, #3
   17618:	cmp	r1, #0
   1761c:	movne	r5, r1
   17620:	cmp	r7, #0
   17624:	beq	176d4 <fputs@plt+0x62ec>
   17628:	ldr	r6, [r8, #16]
   1762c:	movw	r4, #17320	; 0x43a8
   17630:	str	r9, [sp, #32]
   17634:	movt	r4, #10
   17638:	cmp	r5, #0
   1763c:	bne	176d4 <fputs@plt+0x62ec>
   17640:	cmp	r6, r9
   17644:	bhi	176d4 <fputs@plt+0x62ec>
   17648:	ldr	r1, [r8, #24]
   1764c:	ldr	r0, [r4]
   17650:	mov	r5, #0
   17654:	ldr	r1, [r1, #4]
   17658:	ldr	r1, [r1, #32]
   1765c:	udiv	r0, r0, r1
   17660:	add	r0, r0, #1
   17664:	cmp	r6, r0
   17668:	beq	176c4 <fputs@plt+0x62dc>
   1766c:	mov	r0, sl
   17670:	mov	r1, r6
   17674:	add	r2, sp, #40	; 0x28
   17678:	mov	r3, #2
   1767c:	bl	182f8 <fputs@plt+0x6f10>
   17680:	mov	r5, r0
   17684:	cmp	r0, #0
   17688:	bne	176c0 <fputs@plt+0x62d8>
   1768c:	mov	r9, sl
   17690:	ldr	sl, [sp, #40]	; 0x28
   17694:	mov	r0, r8
   17698:	mov	r1, r6
   1769c:	mov	r3, #0
   176a0:	ldr	r2, [sl, #4]
   176a4:	bl	18840 <fputs@plt+0x7458>
   176a8:	cmp	sl, #0
   176ac:	mov	r5, r0
   176b0:	movne	r0, sl
   176b4:	blne	2de80 <fputs@plt+0x1ca98>
   176b8:	mov	sl, r9
   176bc:	ldr	r9, [sp, #32]
   176c0:	ldr	r6, [r8, #16]
   176c4:	add	r6, r6, #1
   176c8:	subs	r7, r7, #1
   176cc:	str	r6, [r8, #16]
   176d0:	bne	17638 <fputs@plt+0x6250>
   176d4:	cmp	r5, #101	; 0x65
   176d8:	beq	176fc <fputs@plt+0x6314>
   176dc:	cmp	r5, #0
   176e0:	bne	17a60 <fputs@plt+0x6678>
   176e4:	ldr	r0, [r8, #16]
   176e8:	subs	r0, r9, r0
   176ec:	add	r0, r0, #1
   176f0:	str	r0, [r8, #32]
   176f4:	str	r9, [r8, #36]	; 0x24
   176f8:	bcs	1786c <fputs@plt+0x6484>
   176fc:	cmp	r9, #0
   17700:	bne	17734 <fputs@plt+0x634c>
   17704:	ldr	r0, [r8, #4]
   17708:	mov	r2, #0
   1770c:	ldr	r1, [r0]
   17710:	ldr	r0, [r0, #4]
   17714:	str	r2, [r0, #44]	; 0x2c
   17718:	str	r1, [r0, #4]
   1771c:	bl	2e53c <fputs@plt+0x1d154>
   17720:	cmp	r0, #101	; 0x65
   17724:	mov	r9, #1
   17728:	movne	r5, r0
   1772c:	cmpne	r0, #0
   17730:	bne	17a60 <fputs@plt+0x6678>
   17734:	ldmib	r8, {r0, r1}
   17738:	add	r2, r1, #1
   1773c:	mov	r1, #1
   17740:	bl	18a1c <fputs@plt+0x7634>
   17744:	mov	r5, r0
   17748:	cmp	r0, #0
   1774c:	bne	17a60 <fputs@plt+0x6678>
   17750:	ldr	r0, [r8]
   17754:	cmp	r0, #0
   17758:	blne	18a64 <fputs@plt+0x767c>
   1775c:	ldr	r0, [sp, #16]
   17760:	cmp	r0, #5
   17764:	bne	17780 <fputs@plt+0x6398>
   17768:	ldr	r0, [r8, #4]
   1776c:	mov	r1, #2
   17770:	bl	18b00 <fputs@plt+0x7718>
   17774:	mov	r5, r0
   17778:	cmp	r0, #0
   1777c:	bne	17a60 <fputs@plt+0x6678>
   17780:	ldr	r3, [sp, #36]	; 0x24
   17784:	ldr	r0, [sp, #20]
   17788:	cmp	r3, r0
   1778c:	bge	178d4 <fputs@plt+0x64ec>
   17790:	sdiv	r0, r0, r3
   17794:	str	sl, [sp, #32]
   17798:	movw	sl, #17320	; 0x43a8
   1779c:	movt	sl, #10
   177a0:	add	r1, r9, r0
   177a4:	smull	r6, r9, r9, r3
   177a8:	sub	r1, r1, #1
   177ac:	sdiv	r7, r1, r0
   177b0:	ldr	r1, [r8, #4]
   177b4:	ldr	r0, [sl]
   177b8:	str	r9, [sp, #12]
   177bc:	str	r6, [sp, #8]
   177c0:	ldr	r1, [r1, #4]
   177c4:	ldr	r1, [r1, #32]
   177c8:	udiv	r2, r0, r1
   177cc:	add	r2, r2, #1
   177d0:	cmp	r7, r2
   177d4:	ldr	r2, [sp, #24]
   177d8:	subeq	r7, r7, #1
   177dc:	ldr	r4, [r2, #28]
   177e0:	ldr	r2, [r2, #64]	; 0x40
   177e4:	cmp	r7, r4
   177e8:	str	r2, [sp, #16]
   177ec:	bhi	17928 <fputs@plt+0x6540>
   177f0:	add	r9, sp, #40	; 0x28
   177f4:	udiv	r0, r0, r1
   177f8:	mov	r5, #0
   177fc:	add	r0, r0, #1
   17800:	cmp	r7, r0
   17804:	beq	17844 <fputs@plt+0x645c>
   17808:	ldr	r0, [sp, #24]
   1780c:	mov	r1, r7
   17810:	mov	r2, r9
   17814:	mov	r3, #0
   17818:	bl	182f8 <fputs@plt+0x6f10>
   1781c:	mov	r5, r0
   17820:	cmp	r0, #0
   17824:	bne	17844 <fputs@plt+0x645c>
   17828:	ldr	r6, [sp, #40]	; 0x28
   1782c:	mov	r0, r6
   17830:	bl	18ba4 <fputs@plt+0x77bc>
   17834:	cmp	r6, #0
   17838:	mov	r5, r0
   1783c:	movne	r0, r6
   17840:	blne	2de80 <fputs@plt+0x1ca98>
   17844:	add	r7, r7, #1
   17848:	cmp	r7, r4
   1784c:	bhi	17918 <fputs@plt+0x6530>
   17850:	cmp	r5, #0
   17854:	bne	17918 <fputs@plt+0x6530>
   17858:	ldr	r1, [r8, #4]
   1785c:	ldr	r0, [sl]
   17860:	ldr	r1, [r1, #4]
   17864:	ldr	r1, [r1, #32]
   17868:	b	177f4 <fputs@plt+0x640c>
   1786c:	ldr	r0, [r8, #40]	; 0x28
   17870:	mov	r5, #0
   17874:	cmp	r0, #0
   17878:	bne	17a60 <fputs@plt+0x6678>
   1787c:	ldr	r0, [r8, #24]
   17880:	ldr	r0, [r0, #4]
   17884:	ldr	r0, [r0]
   17888:	ldr	r1, [r0, #96]	; 0x60
   1788c:	str	r1, [r8, #44]	; 0x2c
   17890:	str	r8, [r0, #96]	; 0x60
   17894:	mov	r0, #1
   17898:	str	r0, [r8, #40]	; 0x28
   1789c:	b	17a60 <fputs@plt+0x6678>
   178a0:	mov	r0, #1
   178a4:	str	r0, [r8, #12]
   178a8:	ldr	r0, [r8, #4]
   178ac:	ldr	r1, [r0]
   178b0:	ldr	r0, [r0, #4]
   178b4:	str	r1, [r0, #4]
   178b8:	ldr	r0, [r0, #12]
   178bc:	ldr	r0, [r0, #56]	; 0x38
   178c0:	ldr	r0, [r0, #40]	; 0x28
   178c4:	rev	r0, r0
   178c8:	str	r0, [r8, #8]
   178cc:	ldr	r0, [r8, #24]
   178d0:	b	1758c <fputs@plt+0x61a4>
   178d4:	sdiv	r0, r3, r0
   178d8:	mov	r2, #0
   178dc:	mul	r1, r0, r9
   178e0:	ldr	r0, [sp, #24]
   178e4:	str	r1, [r0, #28]
   178e8:	mov	r1, #0
   178ec:	bl	18c08 <fputs@plt+0x7820>
   178f0:	mov	r5, r0
   178f4:	cmp	r0, #0
   178f8:	bne	17a60 <fputs@plt+0x6678>
   178fc:	ldr	r0, [r8, #4]
   17900:	mov	r1, #0
   17904:	bl	1913c <fputs@plt+0x7d54>
   17908:	cmp	r0, #0
   1790c:	mov	r5, r0
   17910:	movweq	r5, #101	; 0x65
   17914:	b	17a60 <fputs@plt+0x6678>
   17918:	ldr	r9, [sp, #12]
   1791c:	ldr	r6, [sp, #8]
   17920:	cmp	r5, #0
   17924:	bne	1793c <fputs@plt+0x6554>
   17928:	ldr	r0, [sp, #24]
   1792c:	mov	r1, #0
   17930:	mov	r2, #1
   17934:	bl	18c08 <fputs@plt+0x7820>
   17938:	mov	r5, r0
   1793c:	ldr	r0, [sl]
   17940:	ldr	r1, [sp, #20]
   17944:	mov	sl, r9
   17948:	add	r4, r0, r1
   1794c:	mov	r1, #0
   17950:	subs	r2, r4, r6
   17954:	rscs	r2, r9, r4, asr #31
   17958:	movwlt	r1, #1
   1795c:	cmp	r1, #0
   17960:	ldr	r1, [sp, #36]	; 0x24
   17964:	asrne	sl, r4, #31
   17968:	moveq	r4, r6
   1796c:	add	r7, r0, r1
   17970:	clz	r0, r5
   17974:	subs	r1, r7, r4
   17978:	lsr	r0, r0, #5
   1797c:	rscs	r1, sl, r7, asr #31
   17980:	bge	17a34 <fputs@plt+0x664c>
   17984:	cmp	r5, #0
   17988:	bne	17a34 <fputs@plt+0x664c>
   1798c:	ldr	r0, [sp, #36]	; 0x24
   17990:	asr	r6, r7, #31
   17994:	asr	r0, r0, #31
   17998:	str	r0, [sp, #20]
   1799c:	ldr	r2, [sp, #36]	; 0x24
   179a0:	ldr	r3, [sp, #20]
   179a4:	mov	r0, #0
   179a8:	mov	r1, r6
   179ac:	str	r0, [sp, #40]	; 0x28
   179b0:	mov	r0, r7
   179b4:	bl	88a7c <fputs@plt+0x77694>
   179b8:	add	r1, r0, #1
   179bc:	ldr	r0, [sp, #32]
   179c0:	add	r2, sp, #40	; 0x28
   179c4:	mov	r3, #0
   179c8:	bl	182f8 <fputs@plt+0x6f10>
   179cc:	ldr	r9, [sp, #40]	; 0x28
   179d0:	mov	r5, r0
   179d4:	cmp	r0, #0
   179d8:	bne	17a00 <fputs@plt+0x6618>
   179dc:	ldr	r0, [sp, #16]
   179e0:	ldr	r1, [r9, #4]
   179e4:	ldr	r2, [r0]
   179e8:	ldr	r3, [r2, #12]
   179ec:	ldr	r2, [sp, #36]	; 0x24
   179f0:	str	r7, [sp]
   179f4:	str	r6, [sp, #4]
   179f8:	blx	r3
   179fc:	mov	r5, r0
   17a00:	cmp	r9, #0
   17a04:	movne	r0, r9
   17a08:	blne	2de80 <fputs@plt+0x1ca98>
   17a0c:	ldr	r0, [sp, #36]	; 0x24
   17a10:	adds	r7, r7, r0
   17a14:	adc	r6, r6, r0, asr #31
   17a18:	clz	r0, r5
   17a1c:	subs	r1, r7, r4
   17a20:	lsr	r0, r0, #5
   17a24:	sbcs	r1, r6, sl
   17a28:	bge	17a34 <fputs@plt+0x664c>
   17a2c:	cmp	r5, #0
   17a30:	beq	1799c <fputs@plt+0x65b4>
   17a34:	cmp	r0, #0
   17a38:	beq	17a60 <fputs@plt+0x6678>
   17a3c:	ldr	r6, [sp, #16]
   17a40:	add	r1, sp, #40	; 0x28
   17a44:	ldr	r0, [r6]
   17a48:	ldr	r2, [r0, #24]
   17a4c:	mov	r0, r6
   17a50:	blx	r2
   17a54:	cmp	r0, #0
   17a58:	beq	17aa0 <fputs@plt+0x66b8>
   17a5c:	mov	r5, r0
   17a60:	ldr	r0, [sp, #28]
   17a64:	cmp	r0, #0
   17a68:	beq	17a84 <fputs@plt+0x669c>
   17a6c:	ldr	r0, [r8, #24]
   17a70:	mov	r1, #0
   17a74:	bl	19228 <fputs@plt+0x7e40>
   17a78:	ldr	r0, [r8, #24]
   17a7c:	mov	r1, #0
   17a80:	bl	1913c <fputs@plt+0x7d54>
   17a84:	movw	r0, #3082	; 0xc0a
   17a88:	cmp	r5, r0
   17a8c:	movweq	r5, #7
   17a90:	str	r5, [r8, #28]
   17a94:	mov	r0, r5
   17a98:	sub	sp, fp, #28
   17a9c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   17aa0:	ldr	r0, [sp, #40]	; 0x28
   17aa4:	ldr	r2, [sp, #8]
   17aa8:	ldr	r1, [sp, #44]	; 0x2c
   17aac:	ldr	r3, [sp, #12]
   17ab0:	subs	r0, r2, r0
   17ab4:	sbcs	r0, r3, r1
   17ab8:	bge	17ad8 <fputs@plt+0x66f0>
   17abc:	ldr	r0, [r6]
   17ac0:	ldr	r1, [r0, #16]
   17ac4:	mov	r0, r6
   17ac8:	blx	r1
   17acc:	mov	r5, r0
   17ad0:	cmp	r0, #0
   17ad4:	bne	17a60 <fputs@plt+0x6678>
   17ad8:	ldr	r0, [sp, #24]
   17adc:	mov	r1, #0
   17ae0:	bl	190d8 <fputs@plt+0x7cf0>
   17ae4:	b	178f0 <fputs@plt+0x6508>
   17ae8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   17aec:	add	fp, sp, #28
   17af0:	sub	sp, sp, #36	; 0x24
   17af4:	mov	r7, r0
   17af8:	ldr	r0, [r0]
   17afc:	mov	r8, r1
   17b00:	ldr	r4, [r7, #4]
   17b04:	str	r0, [r4, #4]
   17b08:	ldrb	r0, [r7, #8]
   17b0c:	cmp	r0, #2
   17b10:	bne	17b50 <fputs@plt+0x6768>
   17b14:	mov	sl, #0
   17b18:	cmp	r8, #0
   17b1c:	beq	182a8 <fputs@plt+0x6ec0>
   17b20:	ldr	r0, [r7]
   17b24:	ldr	r1, [r0, #432]	; 0x1b0
   17b28:	ldr	r0, [r4]
   17b2c:	ldr	r2, [r0, #104]	; 0x68
   17b30:	cmp	r2, r1
   17b34:	bge	182a8 <fputs@plt+0x6ec0>
   17b38:	ldrb	r2, [r0, #6]
   17b3c:	cmp	r2, #0
   17b40:	beq	182a8 <fputs@plt+0x6ec0>
   17b44:	sub	sp, fp, #28
   17b48:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   17b4c:	b	2f1bc <fputs@plt+0x1ddd4>
   17b50:	cmp	r8, #0
   17b54:	moveq	sl, #0
   17b58:	cmpeq	r0, #1
   17b5c:	beq	182a8 <fputs@plt+0x6ec0>
   17b60:	ldrh	r0, [r4, #22]
   17b64:	cmp	r8, #0
   17b68:	beq	17b78 <fputs@plt+0x6790>
   17b6c:	ands	r1, r0, #1
   17b70:	mov	sl, #8
   17b74:	bne	182a8 <fputs@plt+0x6ec0>
   17b78:	cmp	r8, #0
   17b7c:	beq	17b8c <fputs@plt+0x67a4>
   17b80:	ldrb	r1, [r4, #20]
   17b84:	cmp	r1, #2
   17b88:	beq	17bbc <fputs@plt+0x67d4>
   17b8c:	tst	r0, #64	; 0x40
   17b90:	bne	17bbc <fputs@plt+0x67d4>
   17b94:	cmp	r8, #2
   17b98:	blt	17bd0 <fputs@plt+0x67e8>
   17b9c:	ldr	r0, [r4, #72]	; 0x48
   17ba0:	cmp	r0, #0
   17ba4:	beq	17bd0 <fputs@plt+0x67e8>
   17ba8:	ldr	r1, [r0]
   17bac:	cmp	r1, r7
   17bb0:	bne	17bc0 <fputs@plt+0x67d8>
   17bb4:	ldr	r0, [r0, #12]
   17bb8:	b	17ba0 <fputs@plt+0x67b8>
   17bbc:	ldr	r1, [r4, #76]	; 0x4c
   17bc0:	ldr	r0, [r1]
   17bc4:	movw	sl, #262	; 0x106
   17bc8:	cmp	r0, #0
   17bcc:	bne	182a8 <fputs@plt+0x6ec0>
   17bd0:	mov	r0, r7
   17bd4:	mov	r1, #1
   17bd8:	mov	r2, #1
   17bdc:	bl	2e4a8 <fputs@plt+0x1d0c0>
   17be0:	mov	sl, r0
   17be4:	cmp	r0, #0
   17be8:	bne	182a8 <fputs@plt+0x6ec0>
   17bec:	ldrh	r0, [r4, #22]
   17bf0:	mov	sl, #0
   17bf4:	bic	r1, r0, #8
   17bf8:	strh	r1, [r4, #22]
   17bfc:	ldr	r1, [r4, #44]	; 0x2c
   17c00:	cmp	r1, #0
   17c04:	orreq	r0, r0, #8
   17c08:	strheq	r0, [r4, #22]
   17c0c:	add	r0, r4, #32
   17c10:	str	r0, [sp, #12]
   17c14:	movw	r0, #62189	; 0xf2ed
   17c18:	movt	r0, #8
   17c1c:	add	r0, r0, #20
   17c20:	str	r0, [sp, #8]
   17c24:	str	r7, [sp, #20]
   17c28:	str	r8, [sp, #16]
   17c2c:	ldr	r0, [r4, #12]
   17c30:	cmp	r0, #0
   17c34:	beq	17d40 <fputs@plt+0x6958>
   17c38:	cmp	r8, #0
   17c3c:	beq	18128 <fputs@plt+0x6d40>
   17c40:	cmp	sl, #0
   17c44:	bne	18128 <fputs@plt+0x6d40>
   17c48:	ldrb	r0, [r4, #22]
   17c4c:	mov	sl, #8
   17c50:	tst	r0, #1
   17c54:	bne	18084 <fputs@plt+0x6c9c>
   17c58:	ldr	r9, [r4]
   17c5c:	ldr	sl, [r9, #44]	; 0x2c
   17c60:	cmp	sl, #0
   17c64:	bne	18084 <fputs@plt+0x6c9c>
   17c68:	ldr	r0, [r7]
   17c6c:	ldrb	r0, [r0, #68]	; 0x44
   17c70:	sub	r0, r0, #2
   17c74:	clz	r0, r0
   17c78:	lsr	r0, r0, #5
   17c7c:	strb	r0, [r9, #22]
   17c80:	ldrb	r0, [r9, #17]
   17c84:	cmp	r0, #1
   17c88:	bne	1811c <fputs@plt+0x6d34>
   17c8c:	ldr	r6, [r9, #216]	; 0xd8
   17c90:	cmp	r6, #0
   17c94:	beq	1800c <fputs@plt+0x6c24>
   17c98:	ldrb	r0, [r9, #4]
   17c9c:	cmp	r0, #0
   17ca0:	beq	17cb0 <fputs@plt+0x68c8>
   17ca4:	ldrb	r0, [r6, #43]	; 0x2b
   17ca8:	cmp	r0, #0
   17cac:	beq	18090 <fputs@plt+0x6ca8>
   17cb0:	ldrb	r0, [r6, #46]	; 0x2e
   17cb4:	mov	sl, #8
   17cb8:	cmp	r0, #0
   17cbc:	bne	18084 <fputs@plt+0x6c9c>
   17cc0:	ldrb	r0, [r6, #43]	; 0x2b
   17cc4:	cmp	r0, #0
   17cc8:	beq	181ac <fputs@plt+0x6dc4>
   17ccc:	mov	r0, #1
   17cd0:	mov	r2, #48	; 0x30
   17cd4:	strb	r0, [r6, #44]	; 0x2c
   17cd8:	ldr	r0, [r6, #32]
   17cdc:	ldr	r1, [r0]
   17ce0:	add	r0, r6, #52	; 0x34
   17ce4:	bl	11250 <bcmp@plt>
   17ce8:	cmp	r0, #0
   17cec:	beq	180f8 <fputs@plt+0x6d10>
   17cf0:	ldrb	r0, [r6, #43]	; 0x2b
   17cf4:	cmp	r0, #0
   17cf8:	bne	17d18 <fputs@plt+0x6930>
   17cfc:	ldr	r0, [r6, #4]
   17d00:	mov	r2, #1
   17d04:	mov	r3, #9
   17d08:	ldr	r1, [r0]
   17d0c:	ldr	r5, [r1, #56]	; 0x38
   17d10:	mov	r1, #0
   17d14:	blx	r5
   17d18:	mov	r0, #0
   17d1c:	movw	sl, #517	; 0x205
   17d20:	strb	r0, [r6, #44]	; 0x2c
   17d24:	b	18084 <fputs@plt+0x6c9c>
   17d28:	ldr	r0, [sp, #24]
   17d2c:	cmp	r0, #0
   17d30:	beq	17f5c <fputs@plt+0x6b74>
   17d34:	ldr	r0, [r0, #72]	; 0x48
   17d38:	bl	2de80 <fputs@plt+0x1ca98>
   17d3c:	b	17f5c <fputs@plt+0x6b74>
   17d40:	ldr	r0, [r4]
   17d44:	bl	2e628 <fputs@plt+0x1d240>
   17d48:	cmp	r0, #0
   17d4c:	bne	17fd8 <fputs@plt+0x6bf0>
   17d50:	mov	r0, r4
   17d54:	mov	r1, #1
   17d58:	add	r2, sp, #32
   17d5c:	mov	r3, #0
   17d60:	bl	2ed18 <fputs@plt+0x1d930>
   17d64:	cmp	r0, #0
   17d68:	bne	17fd8 <fputs@plt+0x6bf0>
   17d6c:	ldr	r5, [sp, #32]
   17d70:	ldr	r6, [r4]
   17d74:	ldr	r7, [r5, #56]	; 0x38
   17d78:	ldr	r9, [r6, #28]
   17d7c:	ldr	r0, [r7, #28]
   17d80:	rev	r8, r0
   17d84:	cmp	r8, #0
   17d88:	beq	17da8 <fputs@plt+0x69c0>
   17d8c:	add	r0, r7, #24
   17d90:	add	r1, r7, #92	; 0x5c
   17d94:	mov	r2, #4
   17d98:	bl	11250 <bcmp@plt>
   17d9c:	cmp	r0, #0
   17da0:	movne	r8, r9
   17da4:	b	17dac <fputs@plt+0x69c4>
   17da8:	mov	r8, r9
   17dac:	cmp	r8, #0
   17db0:	ble	17ef4 <fputs@plt+0x6b0c>
   17db4:	movw	r1, #49016	; 0xbf78
   17db8:	mov	r0, r7
   17dbc:	mov	r2, #16
   17dc0:	str	r5, [sp, #24]
   17dc4:	movt	r1, #8
   17dc8:	bl	11250 <bcmp@plt>
   17dcc:	mov	sl, #26
   17dd0:	cmp	r0, #0
   17dd4:	bne	18060 <fputs@plt+0x6c78>
   17dd8:	ldrb	r0, [r7, #18]
   17ddc:	cmp	r0, #3
   17de0:	bcc	17df0 <fputs@plt+0x6a08>
   17de4:	ldrh	r0, [r4, #22]
   17de8:	orr	r0, r0, #1
   17dec:	strh	r0, [r4, #22]
   17df0:	ldrb	r0, [r7, #19]
   17df4:	cmp	r0, #2
   17df8:	bhi	18060 <fputs@plt+0x6c78>
   17dfc:	bne	17e34 <fputs@plt+0x6a4c>
   17e00:	ldrb	r0, [r4, #22]
   17e04:	tst	r0, #16
   17e08:	bne	17e34 <fputs@plt+0x6a4c>
   17e0c:	mov	r0, #0
   17e10:	add	r1, sp, #28
   17e14:	str	r0, [sp, #28]
   17e18:	mov	r0, r6
   17e1c:	bl	2ed88 <fputs@plt+0x1d9a0>
   17e20:	cmp	r0, #0
   17e24:	bne	1805c <fputs@plt+0x6c74>
   17e28:	ldr	r0, [sp, #28]
   17e2c:	cmp	r0, #0
   17e30:	beq	17d28 <fputs@plt+0x6940>
   17e34:	movw	r1, #63198	; 0xf6de
   17e38:	add	r0, r7, #21
   17e3c:	mov	r2, #3
   17e40:	movt	r1, #8
   17e44:	bl	11250 <bcmp@plt>
   17e48:	cmp	r0, #0
   17e4c:	bne	18060 <fputs@plt+0x6c78>
   17e50:	ldrb	r1, [r7, #17]
   17e54:	ldrb	r0, [r7, #16]
   17e58:	lsl	r1, r1, #16
   17e5c:	orr	r5, r1, r0, lsl #8
   17e60:	movw	r0, #257	; 0x101
   17e64:	sub	r0, r5, r0
   17e68:	lsr	r0, r0, #8
   17e6c:	cmp	r0, #254	; 0xfe
   17e70:	bhi	18060 <fputs@plt+0x6c78>
   17e74:	sub	r0, r5, #1
   17e78:	ands	r0, r0, r5
   17e7c:	bne	18060 <fputs@plt+0x6c78>
   17e80:	ldr	r0, [sp, #12]
   17e84:	ldrb	r6, [r7, #20]
   17e88:	mov	r1, r9
   17e8c:	ldr	r0, [r0]
   17e90:	sub	r9, r5, r6
   17e94:	cmp	r5, r0
   17e98:	bne	17f68 <fputs@plt+0x6b80>
   17e9c:	cmp	r8, r1
   17ea0:	ble	17eb4 <fputs@plt+0x6acc>
   17ea4:	ldr	r0, [r4, #4]
   17ea8:	ldr	r0, [r0, #24]
   17eac:	ands	r0, r0, #65536	; 0x10000
   17eb0:	beq	17fe0 <fputs@plt+0x6bf8>
   17eb4:	cmp	r9, #480	; 0x1e0
   17eb8:	bcc	18060 <fputs@plt+0x6c78>
   17ebc:	str	r5, [r4, #32]
   17ec0:	str	r9, [r4, #36]	; 0x24
   17ec4:	ldr	r5, [sp, #24]
   17ec8:	ldr	r0, [r7, #52]	; 0x34
   17ecc:	rev	r0, r0
   17ed0:	cmp	r0, #0
   17ed4:	movwne	r0, #1
   17ed8:	strb	r0, [r4, #17]
   17edc:	ldr	r0, [r7, #64]	; 0x40
   17ee0:	rev	r0, r0
   17ee4:	cmp	r0, #0
   17ee8:	movwne	r0, #1
   17eec:	strb	r0, [r4, #18]
   17ef0:	b	17ef8 <fputs@plt+0x6b10>
   17ef4:	ldr	r9, [r4, #36]	; 0x24
   17ef8:	sub	r0, r9, #35	; 0x23
   17efc:	str	r8, [r4, #44]	; 0x2c
   17f00:	str	r5, [r4, #12]
   17f04:	movw	r1, #32897	; 0x8081
   17f08:	mvn	r3, #22
   17f0c:	strh	r0, [r4, #28]
   17f10:	movw	r0, #65152	; 0xfe80
   17f14:	movt	r1, #32896	; 0x8080
   17f18:	movt	r0, #65535	; 0xffff
   17f1c:	mov	r2, r1
   17f20:	add	r0, r0, r9, lsl #5
   17f24:	umull	r0, r1, r0, r1
   17f28:	add	r0, r3, r1, lsr #7
   17f2c:	strh	r0, [r4, #30]
   17f30:	strh	r0, [r4, #26]
   17f34:	movw	r0, #64768	; 0xfd00
   17f38:	movt	r0, #65535	; 0xffff
   17f3c:	add	r0, r0, r9, lsl #6
   17f40:	umull	r0, r1, r0, r2
   17f44:	add	r0, r3, r1, lsr #7
   17f48:	uxth	r1, r0
   17f4c:	strh	r0, [r4, #24]
   17f50:	cmp	r1, #127	; 0x7f
   17f54:	movcs	r0, #127	; 0x7f
   17f58:	strb	r0, [r4, #21]
   17f5c:	ldr	r7, [sp, #20]
   17f60:	ldr	r8, [sp, #16]
   17f64:	b	17fc4 <fputs@plt+0x6bdc>
   17f68:	ldr	r0, [sp, #24]
   17f6c:	cmp	r0, #0
   17f70:	beq	17f7c <fputs@plt+0x6b94>
   17f74:	ldr	r0, [r0, #72]	; 0x48
   17f78:	bl	2de80 <fputs@plt+0x1ca98>
   17f7c:	str	r5, [r4, #32]
   17f80:	str	r9, [r4, #36]	; 0x24
   17f84:	ldr	r7, [sp, #20]
   17f88:	ldr	r8, [sp, #16]
   17f8c:	ldr	r0, [r4, #80]	; 0x50
   17f90:	cmp	r0, #0
   17f94:	beq	17fac <fputs@plt+0x6bc4>
   17f98:	sub	r0, r0, #4
   17f9c:	str	r0, [r4, #80]	; 0x50
   17fa0:	bl	2a638 <fputs@plt+0x19250>
   17fa4:	mov	r0, #0
   17fa8:	str	r0, [r4, #80]	; 0x50
   17fac:	ldr	r0, [r4]
   17fb0:	ldr	r1, [sp, #12]
   17fb4:	mov	r2, r6
   17fb8:	bl	26f2c <fputs@plt+0x15b44>
   17fbc:	cmp	r0, #0
   17fc0:	bne	17fd8 <fputs@plt+0x6bf0>
   17fc4:	ldr	r0, [r4, #12]
   17fc8:	cmp	r0, #0
   17fcc:	beq	17d40 <fputs@plt+0x6958>
   17fd0:	mov	sl, #0
   17fd4:	b	17c38 <fputs@plt+0x6850>
   17fd8:	mov	sl, r0
   17fdc:	b	18084 <fputs@plt+0x6c9c>
   17fe0:	ldr	r0, [sp, #8]
   17fe4:	movw	r1, #62796	; 0xf54c
   17fe8:	movw	r2, #63094	; 0xf676
   17fec:	movw	r3, #58737	; 0xe571
   17ff0:	mov	sl, #11
   17ff4:	movt	r1, #8
   17ff8:	movt	r2, #8
   17ffc:	str	r0, [sp]
   18000:	mov	r0, #11
   18004:	bl	15e38 <fputs@plt+0x4a50>
   18008:	b	18060 <fputs@plt+0x6c78>
   1800c:	mov	r0, r9
   18010:	mov	r1, #2
   18014:	bl	2a4e4 <fputs@plt+0x190fc>
   18018:	mov	sl, r0
   1801c:	cmp	r8, #2
   18020:	blt	180f0 <fputs@plt+0x6d08>
   18024:	cmp	sl, #0
   18028:	bne	180f0 <fputs@plt+0x6d08>
   1802c:	mov	r0, r9
   18030:	mov	r1, #4
   18034:	bl	2a4e4 <fputs@plt+0x190fc>
   18038:	cmp	r0, #5
   1803c:	bne	180ec <fputs@plt+0x6d04>
   18040:	ldrd	r2, [r9, #184]	; 0xb8
   18044:	mov	r0, r3
   18048:	blx	r2
   1804c:	mov	sl, #5
   18050:	cmp	r0, #0
   18054:	bne	1802c <fputs@plt+0x6c44>
   18058:	b	18084 <fputs@plt+0x6c9c>
   1805c:	mov	sl, r0
   18060:	ldr	r0, [sp, #24]
   18064:	cmp	r0, #0
   18068:	beq	18074 <fputs@plt+0x6c8c>
   1806c:	ldr	r0, [r0, #72]	; 0x48
   18070:	bl	2de80 <fputs@plt+0x1ca98>
   18074:	ldr	r7, [sp, #20]
   18078:	ldr	r8, [sp, #16]
   1807c:	mov	r0, #0
   18080:	str	r0, [r4, #12]
   18084:	clz	r0, sl
   18088:	lsr	r6, r0, #5
   1808c:	b	18134 <fputs@plt+0x6d4c>
   18090:	mov	r0, r9
   18094:	mov	r1, #4
   18098:	bl	2a4e4 <fputs@plt+0x190fc>
   1809c:	mov	sl, r0
   180a0:	cmp	r0, #0
   180a4:	bne	18084 <fputs@plt+0x6c9c>
   180a8:	ldr	r5, [r9, #216]	; 0xd8
   180ac:	ldrb	r0, [r5, #43]	; 0x2b
   180b0:	mov	r6, r5
   180b4:	cmp	r0, #0
   180b8:	bne	180e0 <fputs@plt+0x6cf8>
   180bc:	ldr	r0, [r5, #4]
   180c0:	mov	r2, #1
   180c4:	mov	r3, #5
   180c8:	ldr	r1, [r0]
   180cc:	ldr	r6, [r1, #56]	; 0x38
   180d0:	ldrsh	r1, [r5, #40]	; 0x28
   180d4:	add	r1, r1, #3
   180d8:	blx	r6
   180dc:	ldr	r6, [r9, #216]	; 0xd8
   180e0:	mov	r0, #1
   180e4:	strb	r0, [r5, #43]	; 0x2b
   180e8:	b	17cb0 <fputs@plt+0x68c8>
   180ec:	mov	sl, r0
   180f0:	cmp	sl, #0
   180f4:	bne	18084 <fputs@plt+0x6c9c>
   180f8:	mov	r0, #0
   180fc:	str	r0, [r9, #80]	; 0x50
   18100:	str	r0, [r9, #84]	; 0x54
   18104:	mov	r0, #2
   18108:	strb	r0, [r9, #17]
   1810c:	ldr	r0, [r9, #28]
   18110:	str	r0, [r9, #32]
   18114:	str	r0, [r9, #36]	; 0x24
   18118:	str	r0, [r9, #40]	; 0x28
   1811c:	mov	r0, r4
   18120:	bl	2e53c <fputs@plt+0x1d154>
   18124:	mov	sl, r0
   18128:	mov	r6, #0
   1812c:	cmp	sl, #0
   18130:	beq	181e8 <fputs@plt+0x6e00>
   18134:	ldrb	r0, [r4, #20]
   18138:	cmp	r0, #0
   1813c:	bne	1815c <fputs@plt+0x6d74>
   18140:	ldr	r0, [r4, #12]
   18144:	cmp	r0, #0
   18148:	beq	1815c <fputs@plt+0x6d74>
   1814c:	mov	r1, #0
   18150:	str	r1, [r4, #12]
   18154:	ldr	r0, [r0, #72]	; 0x48
   18158:	bl	2de80 <fputs@plt+0x1ca98>
   1815c:	uxtb	r0, sl
   18160:	cmp	r0, #5
   18164:	ldrbeq	r0, [r4, #20]
   18168:	cmpeq	r0, #0
   1816c:	bne	181e0 <fputs@plt+0x6df8>
   18170:	ldr	r5, [r4, #4]
   18174:	ldr	r2, [r5, #380]	; 0x17c
   18178:	cmp	r2, #0
   1817c:	beq	181e0 <fputs@plt+0x6df8>
   18180:	ldr	r1, [r5, #388]	; 0x184
   18184:	cmp	r1, #0
   18188:	bmi	181e0 <fputs@plt+0x6df8>
   1818c:	ldr	r0, [r5, #384]	; 0x180
   18190:	blx	r2
   18194:	cmp	r0, #0
   18198:	beq	181d8 <fputs@plt+0x6df0>
   1819c:	ldr	r0, [r5, #388]	; 0x184
   181a0:	add	r0, r0, #1
   181a4:	str	r0, [r5, #388]	; 0x184
   181a8:	b	17c2c <fputs@plt+0x6844>
   181ac:	ldr	r0, [r6, #4]
   181b0:	mov	r2, #1
   181b4:	mov	r3, #10
   181b8:	ldr	r1, [r0]
   181bc:	ldr	r5, [r1, #56]	; 0x38
   181c0:	mov	r1, #0
   181c4:	blx	r5
   181c8:	mov	sl, r0
   181cc:	cmp	r0, #0
   181d0:	bne	18084 <fputs@plt+0x6c9c>
   181d4:	b	17ccc <fputs@plt+0x68e4>
   181d8:	mvn	r0, #0
   181dc:	str	r0, [r5, #388]	; 0x184
   181e0:	cmp	r6, #0
   181e4:	beq	182a8 <fputs@plt+0x6ec0>
   181e8:	ldrb	r0, [r7, #8]
   181ec:	cmp	r0, #0
   181f0:	bne	18224 <fputs@plt+0x6e3c>
   181f4:	ldr	r0, [r4, #40]	; 0x28
   181f8:	add	r0, r0, #1
   181fc:	str	r0, [r4, #40]	; 0x28
   18200:	ldrb	r0, [r7, #9]
   18204:	cmp	r0, #0
   18208:	beq	18224 <fputs@plt+0x6e3c>
   1820c:	mov	r0, #1
   18210:	strb	r0, [r7, #40]	; 0x28
   18214:	ldr	r0, [r4, #72]	; 0x48
   18218:	str	r0, [r7, #44]	; 0x2c
   1821c:	add	r0, r7, #32
   18220:	str	r0, [r4, #72]	; 0x48
   18224:	cmp	r8, #0
   18228:	mov	r0, #1
   1822c:	movwne	r0, #2
   18230:	strb	r0, [r7, #8]
   18234:	ldrb	r1, [r4, #20]
   18238:	cmp	r0, r1
   1823c:	strbhi	r0, [r4, #20]
   18240:	cmp	r8, #0
   18244:	beq	182a4 <fputs@plt+0x6ebc>
   18248:	str	r7, [r4, #76]	; 0x4c
   1824c:	cmp	r8, #1
   18250:	ldrh	r0, [r4, #22]
   18254:	bic	r1, r0, #32
   18258:	orrgt	r1, r0, #32
   1825c:	strh	r1, [r4, #22]
   18260:	ldr	r5, [r4, #12]
   18264:	ldr	r0, [r4, #44]	; 0x2c
   18268:	ldr	r1, [r5, #56]	; 0x38
   1826c:	ldr	r1, [r1, #28]
   18270:	rev	r1, r1
   18274:	cmp	r0, r1
   18278:	beq	17b14 <fputs@plt+0x672c>
   1827c:	ldr	r0, [r5, #72]	; 0x48
   18280:	bl	18ba4 <fputs@plt+0x77bc>
   18284:	mov	sl, r0
   18288:	cmp	r0, #0
   1828c:	bne	182a8 <fputs@plt+0x6ec0>
   18290:	ldr	r1, [r4, #44]	; 0x2c
   18294:	ldr	r0, [r5, #56]	; 0x38
   18298:	rev	r1, r1
   1829c:	str	r1, [r0, #28]
   182a0:	b	17b14 <fputs@plt+0x672c>
   182a4:	mov	sl, #0
   182a8:	mov	r0, sl
   182ac:	sub	sp, fp, #28
   182b0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   182b4:	ldr	ip, [r0]
   182b8:	ldr	r3, [r0, #4]
   182bc:	cmp	r1, #15
   182c0:	str	ip, [r3, #4]
   182c4:	bne	182dc <fputs@plt+0x6ef4>
   182c8:	ldr	r1, [r3]
   182cc:	ldr	r0, [r0, #20]
   182d0:	ldr	r1, [r1, #108]	; 0x6c
   182d4:	add	r0, r0, r1
   182d8:	b	182f0 <fputs@plt+0x6f08>
   182dc:	ldr	r0, [r3, #12]
   182e0:	ldr	r0, [r0, #56]	; 0x38
   182e4:	add	r0, r0, r1, lsl #2
   182e8:	ldr	r0, [r0, #36]	; 0x24
   182ec:	rev	r0, r0
   182f0:	str	r0, [r2]
   182f4:	bx	lr
   182f8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   182fc:	add	fp, sp, #28
   18300:	sub	sp, sp, #28
   18304:	mov	r7, #0
   18308:	mov	sl, r3
   1830c:	mov	r9, r2
   18310:	mov	r6, r1
   18314:	mov	r4, r0
   18318:	cmp	r1, #2
   1831c:	str	r7, [sp, #24]
   18320:	bcc	18344 <fputs@plt+0x6f5c>
   18324:	ldrb	r0, [r4, #23]
   18328:	cmp	r0, #0
   1832c:	beq	1834c <fputs@plt+0x6f64>
   18330:	ldrb	r0, [r4, #17]
   18334:	mov	r7, #1
   18338:	cmp	r0, #1
   1833c:	ubfxne	r7, sl, #1, #1
   18340:	b	1834c <fputs@plt+0x6f64>
   18344:	cmp	r6, #0
   18348:	beq	1845c <fputs@plt+0x7074>
   1834c:	ldr	r5, [r4, #44]	; 0x2c
   18350:	cmp	r5, #0
   18354:	beq	18384 <fputs@plt+0x6f9c>
   18358:	ldr	r0, [r4, #128]	; 0x80
   1835c:	cmp	r0, #0
   18360:	bne	18378 <fputs@plt+0x6f90>
   18364:	ldr	r0, [r4, #212]	; 0xd4
   18368:	ldr	r0, [r0, #12]
   1836c:	cmp	r0, #0
   18370:	moveq	r0, r4
   18374:	bleq	2b4e4 <fputs@plt+0x1a0fc>
   18378:	mov	r0, #0
   1837c:	str	r0, [r9]
   18380:	b	185b0 <fputs@plt+0x71c8>
   18384:	mov	r5, #0
   18388:	cmp	r7, #0
   1838c:	beq	18544 <fputs@plt+0x715c>
   18390:	ldr	r0, [r4, #216]	; 0xd8
   18394:	cmp	r0, #0
   18398:	beq	183c0 <fputs@plt+0x6fd8>
   1839c:	add	r2, sp, #24
   183a0:	mov	r1, r6
   183a4:	bl	28d3c <fputs@plt+0x17954>
   183a8:	mov	r5, r0
   183ac:	cmp	r0, #0
   183b0:	bne	18358 <fputs@plt+0x6f70>
   183b4:	ldr	r5, [sp, #24]
   183b8:	cmp	r5, #0
   183bc:	bne	18544 <fputs@plt+0x715c>
   183c0:	mov	r0, #0
   183c4:	sub	r8, r6, #1
   183c8:	str	r0, [sp, #20]
   183cc:	ldr	r0, [r4, #64]	; 0x40
   183d0:	ldr	r1, [r4, #160]	; 0xa0
   183d4:	ldr	r2, [r0]
   183d8:	ldr	r5, [r2, #68]	; 0x44
   183dc:	add	r2, sp, #20
   183e0:	stm	sp, {r1, r2}
   183e4:	umull	r2, r3, r1, r8
   183e8:	asr	r1, r1, #31
   183ec:	mla	r3, r1, r8, r3
   183f0:	blx	r5
   183f4:	mov	r5, r0
   183f8:	cmp	r0, #0
   183fc:	bne	18490 <fputs@plt+0x70a8>
   18400:	ldr	r1, [sp, #20]
   18404:	cmp	r1, #0
   18408:	beq	18490 <fputs@plt+0x70a8>
   1840c:	ldrb	r0, [r4, #17]
   18410:	cmp	r0, #2
   18414:	bcc	184a0 <fputs@plt+0x70b8>
   18418:	mov	r0, r4
   1841c:	mov	r1, r6
   18420:	bl	2dcf0 <fputs@plt+0x1c908>
   18424:	cmp	r0, #0
   18428:	beq	1849c <fputs@plt+0x70b4>
   1842c:	mov	r5, r0
   18430:	ldr	r0, [r4, #64]	; 0x40
   18434:	ldr	r1, [r4, #160]	; 0xa0
   18438:	ldr	r2, [r0]
   1843c:	ldr	r7, [r2, #72]	; 0x48
   18440:	ldr	r2, [sp, #20]
   18444:	str	r2, [sp]
   18448:	umull	r2, r3, r1, r8
   1844c:	asr	r1, r1, #31
   18450:	mla	r3, r1, r8, r3
   18454:	blx	r7
   18458:	b	18538 <fputs@plt+0x7150>
   1845c:	movw	r0, #62189	; 0xf2ed
   18460:	movw	r1, #62796	; 0xf54c
   18464:	movw	r2, #63094	; 0xf676
   18468:	movw	r3, #49316	; 0xc0a4
   1846c:	mov	r5, #11
   18470:	movt	r0, #8
   18474:	movt	r1, #8
   18478:	movt	r2, #8
   1847c:	add	r0, r0, #20
   18480:	str	r0, [sp]
   18484:	mov	r0, #11
   18488:	bl	15e38 <fputs@plt+0x4a50>
   1848c:	b	185b0 <fputs@plt+0x71c8>
   18490:	cmp	r5, #0
   18494:	bne	18358 <fputs@plt+0x6f70>
   18498:	b	18540 <fputs@plt+0x7158>
   1849c:	ldr	r1, [sp, #20]
   184a0:	ldr	r5, [r4, #144]	; 0x90
   184a4:	str	r1, [sp, #16]
   184a8:	cmp	r5, #0
   184ac:	beq	184d4 <fputs@plt+0x70ec>
   184b0:	ldr	r0, [r5, #12]
   184b4:	mov	r1, #0
   184b8:	str	r0, [r4, #144]	; 0x90
   184bc:	mov	r0, #0
   184c0:	str	r0, [r5, #12]
   184c4:	ldr	r0, [r5, #8]
   184c8:	ldrh	r2, [r4, #148]	; 0x94
   184cc:	bl	1119c <memset@plt>
   184d0:	b	18518 <fputs@plt+0x7130>
   184d4:	ldrh	r0, [r4, #148]	; 0x94
   184d8:	mov	r1, #0
   184dc:	add	r0, r0, #40	; 0x28
   184e0:	str	r0, [sp, #12]
   184e4:	bl	1438c <fputs@plt+0x2fa4>
   184e8:	cmp	r0, #0
   184ec:	beq	187a0 <fputs@plt+0x73b8>
   184f0:	ldr	r2, [sp, #12]
   184f4:	mov	r1, #0
   184f8:	mov	r5, r0
   184fc:	bl	1119c <memset@plt>
   18500:	movw	r0, #64	; 0x40
   18504:	movt	r0, #1
   18508:	str	r0, [r5, #24]
   1850c:	add	r0, r5, #40	; 0x28
   18510:	str	r0, [r5, #8]
   18514:	str	r4, [r5, #16]
   18518:	ldr	r0, [sp, #16]
   1851c:	cmp	r5, #0
   18520:	str	r0, [r5, #4]
   18524:	str	r6, [r5, #20]
   18528:	ldr	r0, [r4, #128]	; 0x80
   1852c:	add	r0, r0, #1
   18530:	str	r0, [r4, #128]	; 0x80
   18534:	beq	18540 <fputs@plt+0x7158>
   18538:	str	r5, [r9]
   1853c:	b	185ac <fputs@plt+0x71c4>
   18540:	mov	r5, #0
   18544:	ldr	r1, [r4, #212]	; 0xd4
   18548:	movw	r0, #16696	; 0x4138
   1854c:	movt	r0, #10
   18550:	ldr	r3, [r0, #136]	; 0x88
   18554:	ldr	r0, [r1, #44]	; 0x2c
   18558:	ldrb	r1, [r1, #33]	; 0x21
   1855c:	and	r2, r1, #3
   18560:	mov	r1, r6
   18564:	blx	r3
   18568:	mov	r2, r0
   1856c:	cmp	r0, #0
   18570:	beq	185bc <fputs@plt+0x71d4>
   18574:	ldr	r0, [r4, #212]	; 0xd4
   18578:	mov	r1, r6
   1857c:	and	r8, sl, #1
   18580:	bl	2df24 <fputs@plt+0x1cb3c>
   18584:	mov	sl, r0
   18588:	cmp	r8, #0
   1858c:	str	r0, [r9]
   18590:	bne	185d8 <fputs@plt+0x71f0>
   18594:	ldr	r0, [sl, #16]
   18598:	cmp	r0, #0
   1859c:	beq	185d8 <fputs@plt+0x71f0>
   185a0:	ldr	r0, [r4, #192]	; 0xc0
   185a4:	add	r0, r0, #1
   185a8:	str	r0, [r4, #192]	; 0xc0
   185ac:	mov	r5, #0
   185b0:	mov	r0, r5
   185b4:	sub	sp, fp, #28
   185b8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   185bc:	ldr	r8, [r4, #212]	; 0xd4
   185c0:	ldrb	r0, [r8, #33]	; 0x21
   185c4:	cmp	r0, #2
   185c8:	bne	18640 <fputs@plt+0x7258>
   185cc:	mov	r0, #0
   185d0:	str	r0, [r9]
   185d4:	b	18818 <fputs@plt+0x7430>
   185d8:	cmp	r6, #0
   185dc:	str	r4, [sl, #16]
   185e0:	bmi	18604 <fputs@plt+0x721c>
   185e4:	movw	r1, #17320	; 0x43a8
   185e8:	ldr	r0, [r4, #160]	; 0xa0
   185ec:	movt	r1, #10
   185f0:	ldr	r1, [r1]
   185f4:	sdiv	r0, r1, r0
   185f8:	add	r0, r0, #1
   185fc:	cmp	r0, r6
   18600:	bne	18690 <fputs@plt+0x72a8>
   18604:	movw	r0, #62189	; 0xf2ed
   18608:	movw	r1, #62796	; 0xf54c
   1860c:	movw	r2, #63094	; 0xf676
   18610:	movw	r3, #49405	; 0xc0fd
   18614:	mov	r5, #11
   18618:	movt	r0, #8
   1861c:	movt	r1, #8
   18620:	movt	r2, #8
   18624:	add	r0, r0, #20
   18628:	str	r0, [sp]
   1862c:	mov	r0, #11
   18630:	bl	15e38 <fputs@plt+0x4a50>
   18634:	mov	r0, sl
   18638:	bl	2dd40 <fputs@plt+0x1c958>
   1863c:	b	18358 <fputs@plt+0x6f70>
   18640:	movw	r1, #16696	; 0x4138
   18644:	ldr	r0, [r8, #44]	; 0x2c
   18648:	str	r5, [sp, #16]
   1864c:	movt	r1, #10
   18650:	ldr	r1, [r1, #132]	; 0x84
   18654:	blx	r1
   18658:	ldr	r1, [r8, #20]
   1865c:	cmp	r0, r1
   18660:	ble	187ec <fputs@plt+0x7404>
   18664:	ldr	r1, [r8, #8]
   18668:	cmp	r1, #0
   1866c:	beq	18724 <fputs@plt+0x733c>
   18670:	ldrh	r0, [r1, #26]
   18674:	cmp	r0, #0
   18678:	bne	18688 <fputs@plt+0x72a0>
   1867c:	ldrb	r0, [r1, #24]
   18680:	tst	r0, #8
   18684:	beq	187cc <fputs@plt+0x73e4>
   18688:	ldr	r1, [r1, #36]	; 0x24
   1868c:	b	18668 <fputs@plt+0x7280>
   18690:	ldrb	r0, [r4, #16]
   18694:	cmp	r0, #0
   18698:	cmpeq	r8, #0
   1869c:	beq	1874c <fputs@plt+0x7364>
   186a0:	ldr	r0, [r4, #164]	; 0xa4
   186a4:	mov	r5, #13
   186a8:	cmp	r0, r6
   186ac:	bcc	18634 <fputs@plt+0x724c>
   186b0:	cmp	r8, #0
   186b4:	beq	1870c <fputs@plt+0x7324>
   186b8:	movw	r0, #35612	; 0x8b1c
   186bc:	movt	r0, #10
   186c0:	ldr	r0, [r0]
   186c4:	cmp	r0, #0
   186c8:	beq	186d0 <fputs@plt+0x72e8>
   186cc:	blx	r0
   186d0:	ldr	r0, [r4, #32]
   186d4:	cmp	r0, r6
   186d8:	bcc	186e8 <fputs@plt+0x7300>
   186dc:	ldr	r0, [r4, #60]	; 0x3c
   186e0:	mov	r1, r6
   186e4:	bl	28ab8 <fputs@plt+0x176d0>
   186e8:	mov	r0, r4
   186ec:	mov	r1, r6
   186f0:	bl	2851c <fputs@plt+0x17134>
   186f4:	movw	r0, #35616	; 0x8b20
   186f8:	movt	r0, #10
   186fc:	ldr	r0, [r0]
   18700:	cmp	r0, #0
   18704:	beq	1870c <fputs@plt+0x7324>
   18708:	blx	r0
   1870c:	ldr	r2, [r4, #160]	; 0xa0
   18710:	ldr	r0, [sl, #4]
   18714:	mov	r1, #0
   18718:	mov	r5, #0
   1871c:	bl	1119c <memset@plt>
   18720:	b	185b0 <fputs@plt+0x71c8>
   18724:	mov	r0, #0
   18728:	str	r0, [r8, #8]
   1872c:	ldr	r1, [r8, #4]
   18730:	cmp	r1, #0
   18734:	beq	187ec <fputs@plt+0x7404>
   18738:	ldrh	r0, [r1, #26]
   1873c:	cmp	r0, #0
   18740:	beq	187d0 <fputs@plt+0x73e8>
   18744:	ldr	r1, [r1, #36]	; 0x24
   18748:	b	18730 <fputs@plt+0x7348>
   1874c:	ldr	r0, [r4, #28]
   18750:	cmp	r0, r6
   18754:	bcc	186a0 <fputs@plt+0x72b8>
   18758:	ldr	r0, [r4, #64]	; 0x40
   1875c:	ldr	r0, [r0]
   18760:	cmp	r0, #0
   18764:	beq	186a0 <fputs@plt+0x72b8>
   18768:	ldr	r0, [r4, #216]	; 0xd8
   1876c:	cmp	r0, #0
   18770:	eorsne	r1, r7, #1
   18774:	bne	18820 <fputs@plt+0x7438>
   18778:	ldr	r0, [r4, #196]	; 0xc4
   1877c:	mov	r1, r5
   18780:	add	r0, r0, #1
   18784:	str	r0, [r4, #196]	; 0xc4
   18788:	mov	r0, sl
   1878c:	bl	2dd90 <fputs@plt+0x1c9a8>
   18790:	mov	r5, r0
   18794:	cmp	r0, #0
   18798:	bne	18634 <fputs@plt+0x724c>
   1879c:	b	185ac <fputs@plt+0x71c4>
   187a0:	ldr	r0, [r4, #64]	; 0x40
   187a4:	ldr	r1, [r4, #160]	; 0xa0
   187a8:	ldr	r2, [r0]
   187ac:	ldr	r7, [r2, #72]	; 0x48
   187b0:	ldr	r2, [sp, #16]
   187b4:	str	r2, [sp]
   187b8:	umull	r2, r3, r1, r8
   187bc:	asr	r1, r1, #31
   187c0:	mla	r3, r1, r8, r3
   187c4:	blx	r7
   187c8:	b	18818 <fputs@plt+0x7430>
   187cc:	str	r1, [r8, #8]
   187d0:	ldr	r2, [r8, #36]	; 0x24
   187d4:	ldr	r0, [r8, #40]	; 0x28
   187d8:	blx	r2
   187dc:	cmp	r0, #5
   187e0:	movne	r5, r0
   187e4:	cmpne	r0, #0
   187e8:	bne	18358 <fputs@plt+0x6f70>
   187ec:	movw	r1, #16696	; 0x4138
   187f0:	ldr	r0, [r8, #44]	; 0x2c
   187f4:	mov	r2, #2
   187f8:	movt	r1, #10
   187fc:	ldr	r3, [r1, #136]	; 0x88
   18800:	mov	r1, r6
   18804:	blx	r3
   18808:	ldr	r5, [sp, #16]
   1880c:	mov	r2, r0
   18810:	cmp	r0, #0
   18814:	bne	18574 <fputs@plt+0x718c>
   18818:	mov	r5, #7
   1881c:	b	18358 <fputs@plt+0x6f70>
   18820:	add	r2, sp, #24
   18824:	mov	r1, r6
   18828:	bl	28d3c <fputs@plt+0x17954>
   1882c:	mov	r5, r0
   18830:	cmp	r0, #0
   18834:	bne	18634 <fputs@plt+0x724c>
   18838:	ldr	r5, [sp, #24]
   1883c:	b	18778 <fputs@plt+0x7390>
   18840:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   18844:	add	fp, sp, #28
   18848:	sub	sp, sp, #44	; 0x2c
   1884c:	str	r3, [sp, #16]
   18850:	str	r2, [sp, #12]
   18854:	ldr	r2, [r0, #24]
   18858:	ldr	r3, [r0, #4]
   1885c:	str	r0, [sp, #36]	; 0x24
   18860:	mov	r7, #0
   18864:	ldr	r0, [r3, #4]
   18868:	ldr	r2, [r2, #4]
   1886c:	ldr	r2, [r2, #32]
   18870:	ldr	r5, [r0, #32]
   18874:	ldr	r3, [r0]
   18878:	cmp	r2, r5
   1887c:	mov	r0, r5
   18880:	str	r3, [sp, #24]
   18884:	str	r2, [sp, #20]
   18888:	movlt	r0, r2
   1888c:	str	r0, [sp, #8]
   18890:	beq	188a8 <fputs@plt+0x74c0>
   18894:	ldr	r0, [sp, #24]
   18898:	ldrb	r0, [r0, #16]
   1889c:	cmp	r0, #0
   188a0:	movwne	r0, #1
   188a4:	lsl	r7, r0, #3
   188a8:	ldr	r0, [sp, #20]
   188ac:	cmp	r0, #1
   188b0:	blt	18a10 <fputs@plt+0x7628>
   188b4:	cmp	r7, #0
   188b8:	bne	18a10 <fputs@plt+0x7628>
   188bc:	ldr	r2, [sp, #20]
   188c0:	asr	sl, r5, #31
   188c4:	mov	r4, r5
   188c8:	umull	r7, r0, r2, r1
   188cc:	asr	r3, r2, #31
   188d0:	str	r3, [sp, #4]
   188d4:	mla	r0, r3, r1, r0
   188d8:	subs	r9, r7, r2
   188dc:	str	r7, [sp, #32]
   188e0:	sbc	r8, r0, r2, asr #31
   188e4:	str	r0, [sp, #28]
   188e8:	mov	r0, #0
   188ec:	mov	r1, r8
   188f0:	mov	r2, r5
   188f4:	mov	r3, sl
   188f8:	str	r0, [fp, #-32]	; 0xffffffe0
   188fc:	mov	r0, r9
   18900:	bl	88a7c <fputs@plt+0x77694>
   18904:	mov	r6, r0
   18908:	movw	r0, #17320	; 0x43a8
   1890c:	mov	r7, #0
   18910:	movt	r0, #10
   18914:	ldr	r0, [r0]
   18918:	udiv	r0, r0, r4
   1891c:	cmp	r0, r6
   18920:	beq	1896c <fputs@plt+0x7584>
   18924:	ldr	r0, [sp, #24]
   18928:	add	r1, r6, #1
   1892c:	sub	r2, fp, #32
   18930:	mov	r3, #0
   18934:	bl	182f8 <fputs@plt+0x6f10>
   18938:	ldr	r4, [fp, #-32]	; 0xffffffe0
   1893c:	mov	r7, r0
   18940:	cmp	r0, #0
   18944:	bne	1895c <fputs@plt+0x7574>
   18948:	mov	r0, r4
   1894c:	bl	18ba4 <fputs@plt+0x77bc>
   18950:	mov	r7, r0
   18954:	cmp	r0, #0
   18958:	beq	189a4 <fputs@plt+0x75bc>
   1895c:	cmp	r4, #0
   18960:	beq	18a10 <fputs@plt+0x7628>
   18964:	mov	r0, r4
   18968:	bl	2de80 <fputs@plt+0x1ca98>
   1896c:	ldr	r0, [sp, #32]
   18970:	adds	r9, r9, r5
   18974:	adc	r8, r8, r5, asr #31
   18978:	subs	r0, r9, r0
   1897c:	ldr	r0, [sp, #28]
   18980:	sbcs	r0, r8, r0
   18984:	bge	18a10 <fputs@plt+0x7628>
   18988:	cmp	r7, #0
   1898c:	bne	18a10 <fputs@plt+0x7628>
   18990:	ldr	r0, [sp, #36]	; 0x24
   18994:	ldr	r0, [r0, #4]
   18998:	ldr	r0, [r0, #4]
   1899c:	ldr	r4, [r0, #32]
   189a0:	b	188e8 <fputs@plt+0x7500>
   189a4:	ldr	r2, [sp, #20]
   189a8:	ldr	r3, [sp, #4]
   189ac:	mov	r0, r9
   189b0:	mov	r1, r8
   189b4:	bl	88a7c <fputs@plt+0x77694>
   189b8:	ldr	r0, [sp, #12]
   189bc:	add	r1, r0, r2
   189c0:	ldr	r2, [r4, #4]
   189c4:	mls	r0, r6, r5, r9
   189c8:	add	r6, r2, r0
   189cc:	ldr	r2, [sp, #8]
   189d0:	mov	r0, r6
   189d4:	bl	11244 <memcpy@plt>
   189d8:	ldr	r0, [r4, #8]
   189dc:	mov	r7, #0
   189e0:	strb	r7, [r0]
   189e4:	ldr	r0, [sp, #16]
   189e8:	cmp	r0, #0
   189ec:	orrseq	r0, r9, r8
   189f0:	bne	18964 <fputs@plt+0x757c>
   189f4:	ldr	r0, [sp, #36]	; 0x24
   189f8:	ldr	r0, [r0, #24]
   189fc:	ldr	r0, [r0, #4]
   18a00:	ldr	r0, [r0, #44]	; 0x2c
   18a04:	rev	r0, r0
   18a08:	str	r0, [r6, #28]
   18a0c:	b	18964 <fputs@plt+0x757c>
   18a10:	mov	r0, r7
   18a14:	sub	sp, fp, #28
   18a18:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   18a1c:	push	{r4, r5, r6, r7, fp, lr}
   18a20:	add	fp, sp, #16
   18a24:	mov	r5, r1
   18a28:	ldm	r0, {r1, r6}
   18a2c:	mov	r4, r2
   18a30:	str	r1, [r6, #4]
   18a34:	ldr	r0, [r6, #12]
   18a38:	ldr	r7, [r0, #56]	; 0x38
   18a3c:	ldr	r0, [r0, #72]	; 0x48
   18a40:	bl	18ba4 <fputs@plt+0x77bc>
   18a44:	cmp	r0, #0
   18a48:	popne	{r4, r5, r6, r7, fp, pc}
   18a4c:	add	r1, r7, r5, lsl #2
   18a50:	rev	r2, r4
   18a54:	cmp	r5, #7
   18a58:	str	r2, [r1, #36]	; 0x24
   18a5c:	strbeq	r4, [r6, #18]
   18a60:	pop	{r4, r5, r6, r7, fp, pc}
   18a64:	push	{r4, r5, fp, lr}
   18a68:	add	fp, sp, #8
   18a6c:	ldr	r1, [r0, #20]
   18a70:	mov	r4, r0
   18a74:	cmp	r1, #1
   18a78:	blt	18ae0 <fputs@plt+0x76f8>
   18a7c:	ldr	r0, [r4, #16]
   18a80:	mov	r2, #0
   18a84:	add	r0, r0, #4
   18a88:	ldr	r3, [r0, r2, lsl #4]
   18a8c:	cmp	r3, #0
   18a90:	beq	18aa0 <fputs@plt+0x76b8>
   18a94:	ldr	r5, [r3]
   18a98:	ldr	r3, [r3, #4]
   18a9c:	str	r5, [r3, #4]
   18aa0:	add	r2, r2, #1
   18aa4:	cmp	r1, r2
   18aa8:	bne	18a88 <fputs@plt+0x76a0>
   18aac:	cmp	r1, #1
   18ab0:	blt	18ae0 <fputs@plt+0x76f8>
   18ab4:	mov	r5, #0
   18ab8:	ldr	r0, [r4, #16]
   18abc:	add	r0, r0, r5, lsl #4
   18ac0:	ldr	r0, [r0, #12]
   18ac4:	cmp	r0, #0
   18ac8:	beq	18ad4 <fputs@plt+0x76ec>
   18acc:	bl	41330 <fputs@plt+0x2ff48>
   18ad0:	ldr	r1, [r4, #20]
   18ad4:	add	r5, r5, #1
   18ad8:	cmp	r5, r1
   18adc:	blt	18ab8 <fputs@plt+0x76d0>
   18ae0:	ldr	r0, [r4, #24]
   18ae4:	bic	r0, r0, #2
   18ae8:	str	r0, [r4, #24]
   18aec:	mov	r0, r4
   18af0:	bl	49fec <fputs@plt+0x38c04>
   18af4:	mov	r0, r4
   18af8:	pop	{r4, r5, fp, lr}
   18afc:	b	4a044 <fputs@plt+0x38c5c>
   18b00:	push	{r4, r5, r6, r7, fp, lr}
   18b04:	add	fp, sp, #16
   18b08:	ldr	r6, [r0, #4]
   18b0c:	mov	r5, r0
   18b10:	mov	r4, r1
   18b14:	cmp	r4, #1
   18b18:	ldrh	r0, [r6, #22]
   18b1c:	bic	r1, r0, #16
   18b20:	orreq	r1, r0, #16
   18b24:	mov	r0, r5
   18b28:	strh	r1, [r6, #22]
   18b2c:	mov	r1, #0
   18b30:	bl	17ae8 <fputs@plt+0x6700>
   18b34:	cmp	r0, #0
   18b38:	bne	18b94 <fputs@plt+0x77ac>
   18b3c:	ldr	r0, [r6, #12]
   18b40:	ldr	r7, [r0, #56]	; 0x38
   18b44:	uxtb	r0, r4
   18b48:	ldrb	r1, [r7, #18]
   18b4c:	cmp	r1, r0
   18b50:	bne	18b64 <fputs@plt+0x777c>
   18b54:	ldrb	r2, [r7, #19]
   18b58:	mov	r0, #0
   18b5c:	cmp	r2, r1
   18b60:	beq	18b94 <fputs@plt+0x77ac>
   18b64:	mov	r0, r5
   18b68:	mov	r1, #2
   18b6c:	bl	17ae8 <fputs@plt+0x6700>
   18b70:	cmp	r0, #0
   18b74:	bne	18b94 <fputs@plt+0x77ac>
   18b78:	ldr	r0, [r6, #12]
   18b7c:	ldr	r0, [r0, #72]	; 0x48
   18b80:	bl	18ba4 <fputs@plt+0x77bc>
   18b84:	cmp	r0, #0
   18b88:	moveq	r0, #0
   18b8c:	strbeq	r4, [r7, #19]
   18b90:	strbeq	r4, [r7, #18]
   18b94:	ldrh	r1, [r6, #22]
   18b98:	bic	r1, r1, #16
   18b9c:	strh	r1, [r6, #22]
   18ba0:	pop	{r4, r5, r6, r7, fp, pc}
   18ba4:	ldr	r2, [r0, #16]
   18ba8:	ldr	r1, [r2, #44]	; 0x2c
   18bac:	cmp	r1, #0
   18bb0:	beq	18bbc <fputs@plt+0x77d4>
   18bb4:	mov	r0, r1
   18bb8:	bx	lr
   18bbc:	ldrb	r1, [r0, #24]
   18bc0:	tst	r1, #4
   18bc4:	beq	18bd8 <fputs@plt+0x77f0>
   18bc8:	ldr	r1, [r0, #20]
   18bcc:	ldr	r3, [r2, #28]
   18bd0:	cmp	r3, r1
   18bd4:	bcs	18bf0 <fputs@plt+0x7808>
   18bd8:	ldr	r1, [r2, #156]	; 0x9c
   18bdc:	ldr	r2, [r2, #160]	; 0xa0
   18be0:	cmp	r1, r2
   18be4:	bls	18bec <fputs@plt+0x7804>
   18be8:	b	2f2f0 <fputs@plt+0x1df08>
   18bec:	b	2f4d4 <fputs@plt+0x1e0ec>
   18bf0:	ldr	r1, [r2, #104]	; 0x68
   18bf4:	cmp	r1, #0
   18bf8:	beq	18c00 <fputs@plt+0x7818>
   18bfc:	b	273f4 <fputs@plt+0x1600c>
   18c00:	mov	r1, #0
   18c04:	b	18bb4 <fputs@plt+0x77cc>
   18c08:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   18c0c:	add	fp, sp, #28
   18c10:	sub	sp, sp, #28
   18c14:	ldr	r6, [r0, #44]	; 0x2c
   18c18:	cmp	r6, #0
   18c1c:	bne	18c70 <fputs@plt+0x7888>
   18c20:	mov	r4, r0
   18c24:	ldrb	r0, [r0, #17]
   18c28:	cmp	r0, #3
   18c2c:	bcc	18c6c <fputs@plt+0x7884>
   18c30:	ldrb	r0, [r4, #16]
   18c34:	cmp	r0, #0
   18c38:	beq	18c7c <fputs@plt+0x7894>
   18c3c:	ldr	r0, [r4, #96]	; 0x60
   18c40:	cmp	r0, #0
   18c44:	beq	18c5c <fputs@plt+0x7874>
   18c48:	mov	r1, #1
   18c4c:	str	r1, [r0, #16]
   18c50:	ldr	r0, [r0, #44]	; 0x2c
   18c54:	cmp	r0, #0
   18c58:	bne	18c4c <fputs@plt+0x7864>
   18c5c:	ldr	r0, [r4, #216]	; 0xd8
   18c60:	cmp	r0, #0
   18c64:	moveq	r0, #5
   18c68:	strbeq	r0, [r4, #17]
   18c6c:	mov	r6, #0
   18c70:	mov	r0, r6
   18c74:	sub	sp, fp, #28
   18c78:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   18c7c:	ldr	r0, [r4, #216]	; 0xd8
   18c80:	cmp	r0, #0
   18c84:	beq	18d10 <fputs@plt+0x7928>
   18c88:	ldr	r0, [r4, #212]	; 0xd4
   18c8c:	bl	2dbfc <fputs@plt+0x1c814>
   18c90:	mov	r5, #0
   18c94:	mov	r1, r0
   18c98:	cmp	r0, #0
   18c9c:	str	r5, [sp, #16]
   18ca0:	bne	18cd0 <fputs@plt+0x78e8>
   18ca4:	add	r2, sp, #16
   18ca8:	mov	r0, r4
   18cac:	mov	r1, #1
   18cb0:	mov	r3, #0
   18cb4:	mov	r7, #0
   18cb8:	bl	182f8 <fputs@plt+0x6f10>
   18cbc:	ldr	r5, [sp, #16]
   18cc0:	cmp	r5, #0
   18cc4:	mov	r1, r5
   18cc8:	str	r7, [r5, #12]
   18ccc:	beq	18df0 <fputs@plt+0x7a08>
   18cd0:	ldr	r2, [r4, #28]
   18cd4:	mov	r0, r4
   18cd8:	mov	r3, #1
   18cdc:	bl	275dc <fputs@plt+0x161f4>
   18ce0:	cmp	r5, #0
   18ce4:	mov	r6, r0
   18ce8:	movne	r0, r5
   18cec:	blne	2de80 <fputs@plt+0x1ca98>
   18cf0:	cmp	r6, #0
   18cf4:	bne	190cc <fputs@plt+0x7ce4>
   18cf8:	ldr	r5, [r4, #212]	; 0xd4
   18cfc:	ldr	r0, [r5]
   18d00:	cmp	r0, #0
   18d04:	beq	190cc <fputs@plt+0x7ce4>
   18d08:	bl	283d4 <fputs@plt+0x16fec>
   18d0c:	b	18cfc <fputs@plt+0x7914>
   18d10:	ldrb	r0, [r4, #19]
   18d14:	mov	r8, r2
   18d18:	mov	r5, r1
   18d1c:	cmp	r0, #0
   18d20:	beq	18d80 <fputs@plt+0x7998>
   18d24:	cmp	r5, #0
   18d28:	beq	19020 <fputs@plt+0x7c38>
   18d2c:	ldrb	r0, [r4, #5]
   18d30:	cmp	r0, #4
   18d34:	beq	19020 <fputs@plt+0x7c38>
   18d38:	ldr	r2, [r4, #68]	; 0x44
   18d3c:	ldr	r0, [r2]
   18d40:	cmp	r0, #0
   18d44:	beq	19020 <fputs@plt+0x7c38>
   18d48:	mov	r0, #1
   18d4c:	strb	r0, [r4, #20]
   18d50:	ldrb	r0, [r5]
   18d54:	cmp	r0, #0
   18d58:	beq	18df8 <fputs@plt+0x7a10>
   18d5c:	add	r1, r5, #1
   18d60:	mov	sl, #0
   18d64:	mov	r7, #0
   18d68:	uxtab	sl, sl, r0
   18d6c:	ldrb	r0, [r1, r7]
   18d70:	add	r7, r7, #1
   18d74:	cmp	r0, #0
   18d78:	bne	18d68 <fputs@plt+0x7980>
   18d7c:	b	18e00 <fputs@plt+0x7a18>
   18d80:	ldr	r0, [r4, #28]
   18d84:	cmp	r0, #0
   18d88:	beq	18d24 <fputs@plt+0x793c>
   18d8c:	add	r2, sp, #16
   18d90:	mov	r0, r4
   18d94:	mov	r1, #1
   18d98:	mov	r3, #0
   18d9c:	bl	182f8 <fputs@plt+0x6f10>
   18da0:	ldr	r7, [sp, #16]
   18da4:	mov	r6, r0
   18da8:	cmp	r0, #0
   18dac:	bne	18dd8 <fputs@plt+0x79f0>
   18db0:	mov	r0, r7
   18db4:	bl	18ba4 <fputs@plt+0x77bc>
   18db8:	mov	r6, r0
   18dbc:	cmp	r0, #0
   18dc0:	bne	18dd8 <fputs@plt+0x79f0>
   18dc4:	mov	r0, r7
   18dc8:	bl	28c78 <fputs@plt+0x17890>
   18dcc:	mov	r0, #1
   18dd0:	mov	r6, #0
   18dd4:	strb	r0, [r4, #19]
   18dd8:	cmp	r7, #0
   18ddc:	movne	r0, r7
   18de0:	blne	2de80 <fputs@plt+0x1ca98>
   18de4:	cmp	r6, #0
   18de8:	bne	18c70 <fputs@plt+0x7888>
   18dec:	b	18d24 <fputs@plt+0x793c>
   18df0:	mov	r6, r0
   18df4:	b	18cf0 <fputs@plt+0x7908>
   18df8:	mov	r7, #0
   18dfc:	mov	sl, #0
   18e00:	mov	r0, r4
   18e04:	ldr	r6, [r0, #80]!	; 0x50
   18e08:	ldr	r9, [r0, #4]
   18e0c:	str	r0, [sp, #12]
   18e10:	ldrb	r0, [r0, #-72]	; 0xffffffb8
   18e14:	cmp	r0, #0
   18e18:	beq	18e68 <fputs@plt+0x7a80>
   18e1c:	orrs	r0, r6, r9
   18e20:	beq	18e58 <fputs@plt+0x7a70>
   18e24:	subs	r0, r6, #1
   18e28:	mov	r6, r2
   18e2c:	mov	r3, #0
   18e30:	sbc	r1, r9, #0
   18e34:	ldr	r9, [r4, #156]	; 0x9c
   18e38:	mov	r2, r9
   18e3c:	bl	88a7c <fputs@plt+0x77694>
   18e40:	adds	r0, r0, #1
   18e44:	mov	r2, r6
   18e48:	umull	r6, r0, r0, r9
   18e4c:	adc	r1, r1, #0
   18e50:	mla	r9, r1, r9, r0
   18e54:	b	18e60 <fputs@plt+0x7a78>
   18e58:	mov	r6, #0
   18e5c:	mov	r9, #0
   18e60:	ldr	r0, [sp, #12]
   18e64:	stm	r0, {r6, r9}
   18e68:	movw	r1, #17320	; 0x43a8
   18e6c:	ldr	r0, [r4, #160]	; 0xa0
   18e70:	str	r6, [sp, #8]
   18e74:	movt	r1, #10
   18e78:	ldr	r1, [r1]
   18e7c:	sdiv	r0, r1, r0
   18e80:	add	r1, sp, #24
   18e84:	add	r0, r0, #1
   18e88:	rev	r0, r0
   18e8c:	str	r0, [sp, #24]
   18e90:	ldr	r0, [r2]
   18e94:	ldr	r3, [r0, #12]
   18e98:	mov	r0, r2
   18e9c:	mov	r2, #4
   18ea0:	stm	sp, {r6, r9}
   18ea4:	blx	r3
   18ea8:	mov	r6, r0
   18eac:	cmp	r0, #0
   18eb0:	bne	18c70 <fputs@plt+0x7888>
   18eb4:	ldr	r0, [sp, #8]
   18eb8:	adds	r2, r0, #4
   18ebc:	ldr	r0, [r4, #68]	; 0x44
   18ec0:	adc	r9, r9, #0
   18ec4:	str	r2, [sp, #8]
   18ec8:	ldr	r1, [r0]
   18ecc:	ldr	r3, [r1, #12]
   18ed0:	stm	sp, {r2, r9}
   18ed4:	mov	r1, r5
   18ed8:	mov	r2, r7
   18edc:	blx	r3
   18ee0:	mov	r6, r0
   18ee4:	cmp	r0, #0
   18ee8:	bne	18c70 <fputs@plt+0x7888>
   18eec:	rev	r1, r7
   18ef0:	ldr	r0, [r4, #68]	; 0x44
   18ef4:	str	r1, [sp, #24]
   18ef8:	ldr	r1, [sp, #8]
   18efc:	adds	r1, r1, r7
   18f00:	adc	r2, r9, #0
   18f04:	mov	r9, r1
   18f08:	ldr	r1, [r0]
   18f0c:	str	r2, [sp, #8]
   18f10:	ldr	r3, [r1, #12]
   18f14:	str	r2, [sp, #4]
   18f18:	add	r1, sp, #24
   18f1c:	mov	r2, #4
   18f20:	str	r9, [sp]
   18f24:	blx	r3
   18f28:	mov	r6, r0
   18f2c:	cmp	r0, #0
   18f30:	bne	18c70 <fputs@plt+0x7888>
   18f34:	ldr	r0, [r4, #68]	; 0x44
   18f38:	rev	r1, sl
   18f3c:	ldr	r2, [sp, #8]
   18f40:	str	r1, [sp, #24]
   18f44:	adds	r1, r9, #4
   18f48:	ldr	r3, [r0]
   18f4c:	adc	r2, r2, #0
   18f50:	ldr	r3, [r3, #12]
   18f54:	stm	sp, {r1, r2}
   18f58:	add	r1, sp, #24
   18f5c:	mov	r2, #4
   18f60:	blx	r3
   18f64:	mov	r6, r0
   18f68:	cmp	r0, #0
   18f6c:	bne	18c70 <fputs@plt+0x7888>
   18f70:	ldr	r0, [sp, #8]
   18f74:	adds	r1, r9, #8
   18f78:	adc	r2, r0, #0
   18f7c:	ldr	r0, [r4, #68]	; 0x44
   18f80:	ldr	r3, [r0]
   18f84:	ldr	r3, [r3, #12]
   18f88:	stm	sp, {r1, r2}
   18f8c:	movw	r1, #48972	; 0xbf4c
   18f90:	mov	r2, #8
   18f94:	movt	r1, #8
   18f98:	blx	r3
   18f9c:	mov	r6, r0
   18fa0:	cmp	r0, #0
   18fa4:	bne	18c70 <fputs@plt+0x7888>
   18fa8:	ldr	r3, [sp, #12]
   18fac:	add	r2, r7, #20
   18fb0:	ldrd	r0, [r3]
   18fb4:	adds	r0, r0, r2
   18fb8:	adc	r1, r1, #0
   18fbc:	strd	r0, [r3]
   18fc0:	ldr	r0, [r4, #68]	; 0x44
   18fc4:	ldr	r1, [r0]
   18fc8:	ldr	r2, [r1, #24]
   18fcc:	add	r1, sp, #16
   18fd0:	blx	r2
   18fd4:	mov	r6, r0
   18fd8:	cmp	r0, #0
   18fdc:	bne	18c70 <fputs@plt+0x7888>
   18fe0:	ldr	r0, [sp, #12]
   18fe4:	ldr	r3, [sp, #20]
   18fe8:	ldr	r2, [r0]
   18fec:	ldr	r1, [r0, #4]
   18ff0:	ldr	r0, [sp, #16]
   18ff4:	subs	r0, r2, r0
   18ff8:	sbcs	r0, r1, r3
   18ffc:	bge	19020 <fputs@plt+0x7c38>
   19000:	ldr	r0, [r4, #68]	; 0x44
   19004:	ldr	r3, [r0]
   19008:	ldr	r7, [r3, #16]
   1900c:	mov	r3, r1
   19010:	blx	r7
   19014:	mov	r6, r0
   19018:	cmp	r0, #0
   1901c:	bne	18c70 <fputs@plt+0x7888>
   19020:	mov	r0, r4
   19024:	mov	r1, #0
   19028:	bl	27fc8 <fputs@plt+0x16be0>
   1902c:	mov	r6, r0
   19030:	cmp	r0, #0
   19034:	bne	18c70 <fputs@plt+0x7888>
   19038:	ldr	r0, [r4, #212]	; 0xd4
   1903c:	bl	2dbfc <fputs@plt+0x1c814>
   19040:	mov	r1, r0
   19044:	mov	r0, r4
   19048:	bl	28234 <fputs@plt+0x16e4c>
   1904c:	mov	r6, r0
   19050:	cmp	r0, #0
   19054:	bne	18c70 <fputs@plt+0x7888>
   19058:	ldr	r6, [r4, #212]	; 0xd4
   1905c:	ldr	r0, [r6]
   19060:	cmp	r0, #0
   19064:	beq	19070 <fputs@plt+0x7c88>
   19068:	bl	283d4 <fputs@plt+0x16fec>
   1906c:	b	1905c <fputs@plt+0x7c74>
   19070:	ldr	r1, [r4, #28]
   19074:	ldr	r0, [r4, #36]	; 0x24
   19078:	cmp	r1, r0
   1907c:	bls	190b4 <fputs@plt+0x7ccc>
   19080:	movw	r2, #17320	; 0x43a8
   19084:	ldr	r0, [r4, #160]	; 0xa0
   19088:	movt	r2, #10
   1908c:	ldr	r2, [r2]
   19090:	sdiv	r0, r2, r0
   19094:	add	r0, r0, #1
   19098:	cmp	r1, r0
   1909c:	mov	r0, r4
   190a0:	subeq	r1, r1, #1
   190a4:	bl	2e2ec <fputs@plt+0x1cf04>
   190a8:	mov	r6, r0
   190ac:	cmp	r0, #0
   190b0:	bne	18c70 <fputs@plt+0x7888>
   190b4:	cmp	r8, #0
   190b8:	bne	18c5c <fputs@plt+0x7874>
   190bc:	mov	r0, r4
   190c0:	mov	r1, r5
   190c4:	bl	190d8 <fputs@plt+0x7cf0>
   190c8:	mov	r6, r0
   190cc:	cmp	r6, #0
   190d0:	bne	18c70 <fputs@plt+0x7888>
   190d4:	b	18c5c <fputs@plt+0x7874>
   190d8:	push	{r4, sl, fp, lr}
   190dc:	add	fp, sp, #8
   190e0:	mov	r4, r0
   190e4:	ldr	r0, [r0, #64]	; 0x40
   190e8:	mov	r2, r1
   190ec:	ldr	r1, [r0]
   190f0:	cmp	r1, #0
   190f4:	beq	19110 <fputs@plt+0x7d28>
   190f8:	ldr	r3, [r1, #40]	; 0x28
   190fc:	mov	r1, #21
   19100:	blx	r3
   19104:	cmp	r0, #12
   19108:	cmpne	r0, #0
   1910c:	bne	19138 <fputs@plt+0x7d50>
   19110:	ldrb	r1, [r4, #7]
   19114:	mov	r0, #0
   19118:	cmp	r1, #0
   1911c:	popne	{r4, sl, fp, pc}
   19120:	ldr	r0, [r4, #64]	; 0x40
   19124:	ldrb	r1, [r4, #12]
   19128:	ldr	r2, [r0]
   1912c:	ldr	r2, [r2, #20]
   19130:	pop	{r4, sl, fp, lr}
   19134:	bx	r2
   19138:	pop	{r4, sl, fp, pc}
   1913c:	push	{r4, r5, r6, r7, fp, lr}
   19140:	add	fp, sp, #16
   19144:	mov	r5, r1
   19148:	ldrb	r1, [r0, #8]
   1914c:	mov	r4, r0
   19150:	mov	r0, #0
   19154:	cmp	r1, #0
   19158:	beq	19224 <fputs@plt+0x7e3c>
   1915c:	ldm	r4, {r0, r7}
   19160:	cmp	r1, #2
   19164:	str	r0, [r7, #4]
   19168:	bne	19218 <fputs@plt+0x7e30>
   1916c:	ldr	r6, [r7]
   19170:	ldr	r0, [r6, #44]	; 0x2c
   19174:	cmp	r0, #0
   19178:	bne	191e4 <fputs@plt+0x7dfc>
   1917c:	ldrb	r0, [r6, #17]
   19180:	cmp	r0, #2
   19184:	bne	191ac <fputs@plt+0x7dc4>
   19188:	ldrb	r0, [r6, #4]
   1918c:	cmp	r0, #0
   19190:	beq	191ac <fputs@plt+0x7dc4>
   19194:	ldrb	r0, [r6, #5]
   19198:	cmp	r0, #1
   1919c:	bne	191ac <fputs@plt+0x7dc4>
   191a0:	mov	r0, #1
   191a4:	strb	r0, [r6, #17]
   191a8:	b	191f4 <fputs@plt+0x7e0c>
   191ac:	ldr	r0, [r6, #108]	; 0x6c
   191b0:	mov	r2, #1
   191b4:	add	r0, r0, #1
   191b8:	str	r0, [r6, #108]	; 0x6c
   191bc:	mov	r0, r6
   191c0:	ldrb	r1, [r6, #20]
   191c4:	bl	2c4c0 <fputs@plt+0x1b0d8>
   191c8:	uxtb	r1, r0
   191cc:	cmp	r1, #13
   191d0:	cmpne	r1, #10
   191d4:	bne	191e4 <fputs@plt+0x7dfc>
   191d8:	mov	r1, #6
   191dc:	strb	r1, [r6, #17]
   191e0:	str	r0, [r6, #44]	; 0x2c
   191e4:	cmp	r5, #0
   191e8:	bne	191f4 <fputs@plt+0x7e0c>
   191ec:	cmp	r0, #0
   191f0:	popne	{r4, r5, r6, r7, fp, pc}
   191f4:	ldr	r0, [r4, #20]
   191f8:	sub	r0, r0, #1
   191fc:	str	r0, [r4, #20]
   19200:	mov	r0, #1
   19204:	strb	r0, [r7, #20]
   19208:	ldr	r0, [r7, #60]	; 0x3c
   1920c:	bl	2c2a0 <fputs@plt+0x1aeb8>
   19210:	mov	r0, #0
   19214:	str	r0, [r7, #60]	; 0x3c
   19218:	mov	r0, r4
   1921c:	bl	2f884 <fputs@plt+0x1e49c>
   19220:	mov	r0, #0
   19224:	pop	{r4, r5, r6, r7, fp, pc}
   19228:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1922c:	add	fp, sp, #28
   19230:	sub	sp, sp, #12
   19234:	mov	sl, r1
   19238:	ldrb	r1, [r0, #8]
   1923c:	mov	r7, #0
   19240:	cmp	r1, #2
   19244:	bne	19368 <fputs@plt+0x7f80>
   19248:	ldm	r0, {r1, r5}
   1924c:	str	r1, [r5, #4]
   19250:	ldrb	r0, [r5, #17]
   19254:	cmp	r0, #0
   19258:	beq	19294 <fputs@plt+0x7eac>
   1925c:	ldr	r4, [r5, #8]
   19260:	ldr	r8, [r5]
   19264:	cmp	r4, #0
   19268:	beq	19288 <fputs@plt+0x7ea0>
   1926c:	mov	r0, r4
   19270:	ldrb	r1, [r0, #64]	; 0x40
   19274:	and	r1, r1, #251	; 0xfb
   19278:	strb	r1, [r0, #64]	; 0x40
   1927c:	ldr	r0, [r0, #8]
   19280:	cmp	r0, #0
   19284:	bne	19270 <fputs@plt+0x7e88>
   19288:	ldrb	r0, [r5, #18]
   1928c:	cmp	r0, #0
   19290:	beq	192bc <fputs@plt+0x7ed4>
   19294:	ldrb	r1, [r5, #19]
   19298:	ldr	r0, [r5]
   1929c:	mov	r2, #0
   192a0:	cmp	r1, #0
   192a4:	ldrne	r1, [r5, #44]	; 0x2c
   192a8:	strne	r1, [r0, #28]
   192ac:	mov	r1, sl
   192b0:	sub	sp, fp, #28
   192b4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   192b8:	b	18c08 <fputs@plt+0x7820>
   192bc:	ldr	r6, [r5, #44]	; 0x2c
   192c0:	movw	ip, #17320	; 0x43a8
   192c4:	mov	r1, #0
   192c8:	movt	ip, #10
   192cc:	cmp	r6, #2
   192d0:	bcc	19318 <fputs@plt+0x7f30>
   192d4:	ldr	r2, [r5, #36]	; 0x24
   192d8:	movw	r3, #52429	; 0xcccd
   192dc:	ldr	r1, [r5, #32]
   192e0:	ldr	r0, [ip]
   192e4:	movt	r3, #52428	; 0xcccc
   192e8:	umull	r2, r3, r2, r3
   192ec:	mov	r2, #1
   192f0:	udiv	r0, r0, r1
   192f4:	mov	r1, #2
   192f8:	add	r2, r2, r3, lsr #2
   192fc:	sub	r3, r6, #2
   19300:	udiv	r3, r3, r2
   19304:	mul	r7, r3, r2
   19308:	add	r7, r7, #1
   1930c:	cmp	r7, r0
   19310:	movweq	r1, #3
   19314:	mla	r1, r3, r2, r1
   19318:	cmp	r1, r6
   1931c:	beq	19338 <fputs@plt+0x7f50>
   19320:	ldr	r0, [r5, #32]
   19324:	ldr	r1, [ip]
   19328:	udiv	r0, r1, r0
   1932c:	add	r0, r0, #1
   19330:	cmp	r6, r0
   19334:	bne	19374 <fputs@plt+0x7f8c>
   19338:	movw	r0, #62189	; 0xf2ed
   1933c:	movw	r1, #62796	; 0xf54c
   19340:	movw	r2, #63094	; 0xf676
   19344:	movw	r3, #59460	; 0xe844
   19348:	mov	r7, #11
   1934c:	movt	r0, #8
   19350:	movt	r1, #8
   19354:	movt	r2, #8
   19358:	add	r0, r0, #20
   1935c:	str	r0, [sp]
   19360:	mov	r0, #11
   19364:	bl	15e38 <fputs@plt+0x4a50>
   19368:	mov	r0, r7
   1936c:	sub	sp, fp, #28
   19370:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   19374:	ldr	r0, [r5, #12]
   19378:	mov	r1, r6
   1937c:	ldr	r0, [r0, #56]	; 0x38
   19380:	ldr	r0, [r0, #36]	; 0x24
   19384:	rev	r7, r0
   19388:	mov	r0, r5
   1938c:	mov	r2, r7
   19390:	bl	2f9e0 <fputs@plt+0x1e5f8>
   19394:	cmp	r0, r6
   19398:	bls	193b0 <fputs@plt+0x7fc8>
   1939c:	movw	r0, #62189	; 0xf2ed
   193a0:	movw	r1, #62796	; 0xf54c
   193a4:	movw	r2, #63094	; 0xf676
   193a8:	movw	r3, #59465	; 0xe849
   193ac:	b	19348 <fputs@plt+0x7f60>
   193b0:	str	r7, [sp, #8]
   193b4:	mov	r9, r0
   193b8:	mov	r7, #0
   193bc:	cmp	r4, #0
   193c0:	beq	193e0 <fputs@plt+0x7ff8>
   193c4:	cmp	r9, r6
   193c8:	bcs	193e0 <fputs@plt+0x7ff8>
   193cc:	mov	r0, r4
   193d0:	mov	r1, #0
   193d4:	mov	r2, #0
   193d8:	bl	2fe00 <fputs@plt+0x1ea18>
   193dc:	mov	r7, r0
   193e0:	clz	r0, r7
   193e4:	cmp	r6, r9
   193e8:	lsr	r0, r0, #5
   193ec:	bls	1942c <fputs@plt+0x8044>
   193f0:	cmp	r7, #0
   193f4:	bne	1942c <fputs@plt+0x8044>
   193f8:	mov	r0, r5
   193fc:	mov	r1, r9
   19400:	mov	r2, r6
   19404:	mov	r3, #1
   19408:	bl	2fb1c <fputs@plt+0x1e734>
   1940c:	mov	r7, r0
   19410:	clz	r0, r0
   19414:	lsr	r0, r0, #5
   19418:	cmp	r7, #0
   1941c:	bne	1942c <fputs@plt+0x8044>
   19420:	sub	r6, r6, #1
   19424:	cmp	r6, r9
   19428:	bhi	193f8 <fputs@plt+0x8010>
   1942c:	ldr	r1, [sp, #8]
   19430:	cmp	r1, #0
   19434:	subne	r1, r7, #101	; 0x65
   19438:	clzne	r1, r1
   1943c:	lsrne	r1, r1, #5
   19440:	orrsne	r0, r1, r0
   19444:	beq	19490 <fputs@plt+0x80a8>
   19448:	ldr	r0, [r5, #12]
   1944c:	ldr	r0, [r0, #72]	; 0x48
   19450:	bl	18ba4 <fputs@plt+0x77bc>
   19454:	mov	r7, r0
   19458:	ldr	r0, [r5, #12]
   1945c:	mov	r1, #0
   19460:	ldr	r0, [r0, #56]	; 0x38
   19464:	str	r1, [r0, #32]
   19468:	ldr	r0, [r5, #12]
   1946c:	ldr	r0, [r0, #56]	; 0x38
   19470:	str	r1, [r0, #36]	; 0x24
   19474:	rev	r1, r9
   19478:	ldr	r0, [r5, #12]
   1947c:	ldr	r0, [r0, #56]	; 0x38
   19480:	str	r1, [r0, #28]
   19484:	mov	r0, #1
   19488:	strb	r0, [r5, #19]
   1948c:	str	r9, [r5, #44]	; 0x2c
   19490:	cmp	r7, #0
   19494:	beq	19294 <fputs@plt+0x7eac>
   19498:	mov	r0, r8
   1949c:	bl	2c3d8 <fputs@plt+0x1aff0>
   194a0:	b	19368 <fputs@plt+0x7f80>
   194a4:	push	{r4, r5, r6, sl, fp, lr}
   194a8:	add	fp, sp, #16
   194ac:	cmp	r0, #0
   194b0:	beq	1957c <fputs@plt+0x8194>
   194b4:	ldr	r1, [r0, #24]
   194b8:	mov	r5, r0
   194bc:	ldr	r4, [r0, #20]
   194c0:	ldr	r2, [r1]
   194c4:	ldr	r0, [r1, #4]
   194c8:	str	r2, [r0, #4]
   194cc:	ldr	r2, [r5]
   194d0:	cmp	r2, #0
   194d4:	ldrne	r2, [r1, #16]
   194d8:	subne	r2, r2, #1
   194dc:	strne	r2, [r1, #16]
   194e0:	ldr	r1, [r5, #40]	; 0x28
   194e4:	cmp	r1, #0
   194e8:	beq	19510 <fputs@plt+0x8128>
   194ec:	ldr	r0, [r0]
   194f0:	add	r1, r0, #96	; 0x60
   194f4:	ldr	r2, [r1]
   194f8:	mov	r0, r1
   194fc:	add	r1, r2, #44	; 0x2c
   19500:	cmp	r2, r5
   19504:	bne	194f4 <fputs@plt+0x810c>
   19508:	ldr	r1, [r5, #44]	; 0x2c
   1950c:	str	r1, [r0]
   19510:	ldr	r0, [r5, #4]
   19514:	mov	r1, #0
   19518:	mov	r2, #0
   1951c:	bl	19588 <fputs@plt+0x81a0>
   19520:	ldr	r1, [r5, #28]
   19524:	ldr	r0, [r5]
   19528:	subs	r6, r1, #101	; 0x65
   1952c:	movne	r6, r1
   19530:	cmp	r0, #0
   19534:	beq	19570 <fputs@plt+0x8188>
   19538:	cmp	r6, #0
   1953c:	str	r6, [r0, #52]	; 0x34
   19540:	bne	19550 <fputs@plt+0x8168>
   19544:	ldr	r1, [r0, #240]	; 0xf0
   19548:	cmp	r1, #0
   1954c:	beq	1955c <fputs@plt+0x8174>
   19550:	mov	r1, r6
   19554:	bl	260c8 <fputs@plt+0x14ce0>
   19558:	ldr	r0, [r5]
   1955c:	bl	19674 <fputs@plt+0x828c>
   19560:	ldr	r0, [r5]
   19564:	cmp	r0, #0
   19568:	movne	r0, r5
   1956c:	blne	144bc <fputs@plt+0x30d4>
   19570:	mov	r0, r4
   19574:	bl	19674 <fputs@plt+0x828c>
   19578:	b	19580 <fputs@plt+0x8198>
   1957c:	mov	r6, #0
   19580:	mov	r0, r6
   19584:	pop	{r4, r5, r6, sl, fp, pc}
   19588:	push	{r4, r5, r6, r7, fp, lr}
   1958c:	add	fp, sp, #16
   19590:	sub	sp, sp, #8
   19594:	mov	r4, r0
   19598:	ldr	r0, [r0]
   1959c:	mov	r6, r2
   195a0:	cmp	r1, #0
   195a4:	ldr	r5, [r4, #4]
   195a8:	str	r0, [r5, #4]
   195ac:	beq	19648 <fputs@plt+0x8260>
   195b0:	mov	r0, r4
   195b4:	mov	r2, r6
   195b8:	bl	3199c <fputs@plt+0x205b4>
   195bc:	ldrb	r0, [r4, #8]
   195c0:	cmp	r0, #2
   195c4:	bne	19638 <fputs@plt+0x8250>
   195c8:	ldr	r0, [r5]
   195cc:	bl	2c3d8 <fputs@plt+0x1aff0>
   195d0:	add	r2, sp, #4
   195d4:	mov	r0, r5
   195d8:	mov	r1, #1
   195dc:	mov	r3, #0
   195e0:	mov	r7, #1
   195e4:	mov	r6, #0
   195e8:	bl	2ed18 <fputs@plt+0x1d930>
   195ec:	cmp	r0, #0
   195f0:	bne	19628 <fputs@plt+0x8240>
   195f4:	ldr	r0, [sp, #4]
   195f8:	ldr	r1, [r0, #56]	; 0x38
   195fc:	ldr	r1, [r1, #28]
   19600:	rev	r1, r1
   19604:	cmp	r1, #0
   19608:	bne	19614 <fputs@plt+0x822c>
   1960c:	ldr	r1, [r5]
   19610:	ldr	r1, [r1, #28]
   19614:	cmp	r0, #0
   19618:	str	r1, [r5, #44]	; 0x2c
   1961c:	beq	19628 <fputs@plt+0x8240>
   19620:	ldr	r0, [r0, #72]	; 0x48
   19624:	bl	2de80 <fputs@plt+0x1ca98>
   19628:	strb	r7, [r5, #20]
   1962c:	ldr	r0, [r5, #60]	; 0x3c
   19630:	bl	2c2a0 <fputs@plt+0x1aeb8>
   19634:	str	r6, [r5, #60]	; 0x3c
   19638:	mov	r0, r4
   1963c:	sub	sp, fp, #16
   19640:	pop	{r4, r5, r6, r7, fp, lr}
   19644:	b	2f884 <fputs@plt+0x1e49c>
   19648:	ldr	r0, [r5, #8]
   1964c:	cmp	r0, #0
   19650:	beq	195bc <fputs@plt+0x81d4>
   19654:	mov	r1, #0
   19658:	mov	r2, #0
   1965c:	mov	r6, #0
   19660:	bl	2fe00 <fputs@plt+0x1ea18>
   19664:	mov	r1, r0
   19668:	cmp	r0, #0
   1966c:	bne	195b0 <fputs@plt+0x81c8>
   19670:	b	195bc <fputs@plt+0x81d4>
   19674:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   19678:	add	fp, sp, #24
   1967c:	mov	r4, r0
   19680:	ldr	r0, [r0, #80]	; 0x50
   19684:	movw	r1, #64639	; 0xfc7f
   19688:	movt	r1, #25807	; 0x64cf
   1968c:	cmp	r0, r1
   19690:	bne	1975c <fputs@plt+0x8374>
   19694:	mov	r0, r4
   19698:	bl	880ec <fputs@plt+0x76d04>
   1969c:	cmp	r0, #0
   196a0:	popne	{r4, r5, r6, r7, r8, sl, fp, pc}
   196a4:	mov	r0, r4
   196a8:	mov	r1, #0
   196ac:	mov	r5, #0
   196b0:	bl	32af8 <fputs@plt+0x21710>
   196b4:	mov	r0, r4
   196b8:	bl	32c78 <fputs@plt+0x21890>
   196bc:	ldrd	r0, [r4, #16]
   196c0:	cmp	r1, #1
   196c4:	blt	196fc <fputs@plt+0x8314>
   196c8:	mov	r6, #0
   196cc:	add	r7, r0, r6, lsl #4
   196d0:	ldr	r0, [r7, #4]
   196d4:	cmp	r0, #0
   196d8:	beq	196ec <fputs@plt+0x8304>
   196dc:	bl	3302c <fputs@plt+0x21c44>
   196e0:	cmp	r6, #1
   196e4:	str	r5, [r7, #4]
   196e8:	strne	r5, [r7, #12]
   196ec:	ldrd	r0, [r4, #16]
   196f0:	add	r6, r6, #1
   196f4:	cmp	r6, r1
   196f8:	blt	196cc <fputs@plt+0x82e4>
   196fc:	ldr	r0, [r0, #28]
   19700:	cmp	r0, #0
   19704:	blne	41330 <fputs@plt+0x2ff48>
   19708:	mov	r0, r4
   1970c:	bl	49fec <fputs@plt+0x38c04>
   19710:	mov	r0, r4
   19714:	bl	4a044 <fputs@plt+0x38c5c>
   19718:	ldr	r7, [r4, #356]	; 0x164
   1971c:	add	r8, r4, #348	; 0x15c
   19720:	cmp	r7, #0
   19724:	beq	19760 <fputs@plt+0x8378>
   19728:	ldr	r6, [r7, #8]
   1972c:	mov	r0, r4
   19730:	mov	r1, r6
   19734:	bl	88148 <fputs@plt+0x76d60>
   19738:	ldr	r5, [r6, #8]
   1973c:	mov	r0, r4
   19740:	mov	r1, r6
   19744:	bl	13dc4 <fputs@plt+0x29dc>
   19748:	cmp	r5, #0
   1974c:	mov	r6, r5
   19750:	bne	1972c <fputs@plt+0x8344>
   19754:	ldr	r7, [r7]
   19758:	b	19720 <fputs@plt+0x8338>
   1975c:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   19760:	mov	r0, r8
   19764:	bl	41404 <fputs@plt+0x3001c>
   19768:	ldr	r7, [r4, #372]	; 0x174
   1976c:	add	r8, r4, #364	; 0x16c
   19770:	cmp	r7, #0
   19774:	beq	197b8 <fputs@plt+0x83d0>
   19778:	ldr	r6, [r7, #8]
   1977c:	mov	r5, #0
   19780:	add	r0, r6, r5
   19784:	ldr	r1, [r0, #16]
   19788:	cmp	r1, #0
   1978c:	beq	19798 <fputs@plt+0x83b0>
   19790:	ldr	r0, [r0, #8]
   19794:	blx	r1
   19798:	add	r5, r5, #20
   1979c:	cmp	r5, #60	; 0x3c
   197a0:	bne	19780 <fputs@plt+0x8398>
   197a4:	mov	r0, r4
   197a8:	mov	r1, r6
   197ac:	bl	13dc4 <fputs@plt+0x29dc>
   197b0:	ldr	r7, [r7]
   197b4:	b	19770 <fputs@plt+0x8388>
   197b8:	mov	r0, r8
   197bc:	bl	41404 <fputs@plt+0x3001c>
   197c0:	ldr	r7, [r4, #328]	; 0x148
   197c4:	add	r5, r4, #320	; 0x140
   197c8:	cmp	r7, #0
   197cc:	beq	19808 <fputs@plt+0x8420>
   197d0:	ldr	r6, [r7, #8]
   197d4:	ldr	r1, [r6, #12]
   197d8:	cmp	r1, #0
   197dc:	beq	197e8 <fputs@plt+0x8400>
   197e0:	ldr	r0, [r6, #8]
   197e4:	blx	r1
   197e8:	mov	r0, r4
   197ec:	mov	r1, r6
   197f0:	bl	49e64 <fputs@plt+0x38a7c>
   197f4:	mov	r0, r4
   197f8:	mov	r1, r6
   197fc:	bl	13dc4 <fputs@plt+0x29dc>
   19800:	ldr	r7, [r7]
   19804:	b	197c8 <fputs@plt+0x83e0>
   19808:	mov	r0, r5
   1980c:	bl	41404 <fputs@plt+0x3001c>
   19810:	mov	r0, #0
   19814:	str	r0, [r4, #52]	; 0x34
   19818:	ldr	r1, [r4, #240]	; 0xf0
   1981c:	cmp	r1, #0
   19820:	beq	19834 <fputs@plt+0x844c>
   19824:	mov	r0, r4
   19828:	mov	r1, #0
   1982c:	bl	260c8 <fputs@plt+0x14ce0>
   19830:	ldr	r0, [r4, #240]	; 0xf0
   19834:	bl	1a120 <fputs@plt+0x8d38>
   19838:	movw	r0, #31024	; 0x7930
   1983c:	movt	r0, #46389	; 0xb535
   19840:	str	r0, [r4, #80]	; 0x50
   19844:	ldr	r0, [r4, #16]
   19848:	ldr	r1, [r0, #28]
   1984c:	mov	r0, r4
   19850:	bl	13dc4 <fputs@plt+0x29dc>
   19854:	movw	r0, #11571	; 0x2d33
   19858:	movt	r0, #40764	; 0x9f3c
   1985c:	str	r0, [r4, #80]	; 0x50
   19860:	ldrb	r0, [r4, #262]	; 0x106
   19864:	cmp	r0, #0
   19868:	beq	19874 <fputs@plt+0x848c>
   1986c:	ldr	r0, [r4, #288]	; 0x120
   19870:	bl	144bc <fputs@plt+0x30d4>
   19874:	mov	r0, r4
   19878:	pop	{r4, r5, r6, r7, r8, sl, fp, lr}
   1987c:	b	144bc <fputs@plt+0x30d4>
   19880:	ldr	r0, [r0, #32]
   19884:	bx	lr
   19888:	ldr	r0, [r0, #36]	; 0x24
   1988c:	bx	lr
   19890:	cmp	r0, #0
   19894:	ldrne	r0, [r0, #168]	; 0xa8
   19898:	moveq	r0, #0
   1989c:	bx	lr
   198a0:	cmp	r0, #0
   198a4:	moveq	r0, #1
   198a8:	ldrbne	r0, [r0, #87]	; 0x57
   198ac:	andne	r0, r0, #1
   198b0:	bx	lr
   198b4:	push	{r4, r5, fp, lr}
   198b8:	add	fp, sp, #8
   198bc:	sub	sp, sp, #8
   198c0:	cmp	r0, #0
   198c4:	beq	1991c <fputs@plt+0x8534>
   198c8:	ldr	r4, [r0]
   198cc:	mov	r5, r0
   198d0:	cmp	r4, #0
   198d4:	beq	19924 <fputs@plt+0x853c>
   198d8:	ldrd	r0, [r5, #128]	; 0x80
   198dc:	subs	r0, r0, #1
   198e0:	sbcs	r0, r1, #0
   198e4:	movge	r0, r4
   198e8:	movge	r1, r5
   198ec:	blge	1998c <fputs@plt+0x85a4>
   198f0:	mov	r0, r5
   198f4:	bl	199f4 <fputs@plt+0x860c>
   198f8:	movw	r1, #3082	; 0xc0a
   198fc:	cmp	r0, r1
   19900:	beq	1996c <fputs@plt+0x8584>
   19904:	ldrb	r1, [r4, #69]	; 0x45
   19908:	cmp	r1, #0
   1990c:	bne	1996c <fputs@plt+0x8584>
   19910:	ldr	r1, [r4, #56]	; 0x38
   19914:	and	r5, r1, r0
   19918:	b	19978 <fputs@plt+0x8590>
   1991c:	mov	r5, #0
   19920:	b	19980 <fputs@plt+0x8598>
   19924:	movw	r1, #63202	; 0xf6e2
   19928:	mov	r0, #21
   1992c:	mov	r5, #21
   19930:	movt	r1, #8
   19934:	bl	15e38 <fputs@plt+0x4a50>
   19938:	movw	r0, #62189	; 0xf2ed
   1993c:	movw	r1, #62796	; 0xf54c
   19940:	movw	r2, #13680	; 0x3570
   19944:	movw	r3, #7079	; 0x1ba7
   19948:	movt	r0, #8
   1994c:	movt	r1, #8
   19950:	movt	r2, #9
   19954:	movt	r3, #1
   19958:	add	r0, r0, #20
   1995c:	str	r0, [sp]
   19960:	mov	r0, #21
   19964:	bl	15e38 <fputs@plt+0x4a50>
   19968:	b	19980 <fputs@plt+0x8598>
   1996c:	mov	r0, r4
   19970:	bl	31e1c <fputs@plt+0x20a34>
   19974:	mov	r5, #7
   19978:	mov	r0, r4
   1997c:	bl	19674 <fputs@plt+0x828c>
   19980:	mov	r0, r5
   19984:	sub	sp, fp, #8
   19988:	pop	{r4, r5, fp, pc}
   1998c:	push	{r4, r5, r7, sl, fp, lr}
   19990:	add	fp, sp, #16
   19994:	sub	sp, sp, #8
   19998:	mov	r5, r0
   1999c:	ldr	r0, [r0]
   199a0:	mov	r4, r1
   199a4:	mov	r1, sp
   199a8:	bl	31d38 <fputs@plt+0x20950>
   199ac:	ldr	r0, [r4, #128]	; 0x80
   199b0:	ldm	sp, {r2, r3}
   199b4:	ldr	r7, [r4, #132]	; 0x84
   199b8:	ldr	r1, [r4, #168]	; 0xa8
   199bc:	subs	r0, r2, r0
   199c0:	sbc	r3, r3, r7
   199c4:	movw	r7, #16960	; 0x4240
   199c8:	movt	r7, #15
   199cc:	umull	r2, r0, r0, r7
   199d0:	mla	r3, r3, r7, r0
   199d4:	ldr	r7, [r5, #188]	; 0xbc
   199d8:	ldr	r0, [r5, #192]	; 0xc0
   199dc:	blx	r7
   199e0:	mov	r0, #0
   199e4:	str	r0, [r4, #128]	; 0x80
   199e8:	str	r0, [r4, #132]	; 0x84
   199ec:	sub	sp, fp, #16
   199f0:	pop	{r4, r5, r7, sl, fp, pc}
   199f4:	push	{r4, r5, fp, lr}
   199f8:	add	fp, sp, #8
   199fc:	mov	r4, r0
   19a00:	ldr	r0, [r0, #40]	; 0x28
   19a04:	movw	r1, #10611	; 0x2973
   19a08:	movt	r1, #20892	; 0x519c
   19a0c:	cmp	r0, r1
   19a10:	beq	19a28 <fputs@plt+0x8640>
   19a14:	movw	r1, #3491	; 0xda3
   19a18:	mov	r5, #0
   19a1c:	movt	r1, #48626	; 0xbdf2
   19a20:	cmp	r0, r1
   19a24:	bne	19a34 <fputs@plt+0x864c>
   19a28:	mov	r0, r4
   19a2c:	bl	19afc <fputs@plt+0x8714>
   19a30:	mov	r5, r0
   19a34:	mov	r0, r4
   19a38:	bl	31db0 <fputs@plt+0x209c8>
   19a3c:	mov	r0, r5
   19a40:	pop	{r4, r5, fp, pc}
   19a44:	push	{r4, r5, fp, lr}
   19a48:	add	fp, sp, #8
   19a4c:	cmp	r0, #0
   19a50:	beq	19ae4 <fputs@plt+0x86fc>
   19a54:	mov	r5, r0
   19a58:	ldr	r4, [r0]
   19a5c:	ldrd	r0, [r0, #128]	; 0x80
   19a60:	subs	r0, r0, #1
   19a64:	sbcs	r0, r1, #0
   19a68:	movge	r0, r4
   19a6c:	movge	r1, r5
   19a70:	blge	1998c <fputs@plt+0x85a4>
   19a74:	mov	r0, r5
   19a78:	bl	19afc <fputs@plt+0x8714>
   19a7c:	movw	r3, #3491	; 0xda3
   19a80:	mov	r1, #0
   19a84:	mov	r2, #2
   19a88:	movt	r3, #48626	; 0xbdf2
   19a8c:	str	r1, [r5, #92]	; 0x5c
   19a90:	strb	r2, [r5, #86]	; 0x56
   19a94:	mvn	r2, #0
   19a98:	str	r3, [r5, #40]	; 0x28
   19a9c:	mov	r3, #255	; 0xff
   19aa0:	str	r1, [r5, #144]	; 0x90
   19aa4:	str	r1, [r5, #148]	; 0x94
   19aa8:	str	r1, [r5, #104]	; 0x68
   19aac:	strb	r3, [r5, #88]	; 0x58
   19ab0:	mov	r3, #1
   19ab4:	str	r3, [r5, #72]	; 0x48
   19ab8:	str	r2, [r5, #76]	; 0x4c
   19abc:	str	r1, [r5, #80]	; 0x50
   19ac0:	movw	r1, #3082	; 0xc0a
   19ac4:	cmp	r0, r1
   19ac8:	beq	19aec <fputs@plt+0x8704>
   19acc:	ldrb	r1, [r4, #69]	; 0x45
   19ad0:	cmp	r1, #0
   19ad4:	bne	19aec <fputs@plt+0x8704>
   19ad8:	ldr	r1, [r4, #56]	; 0x38
   19adc:	and	r0, r1, r0
   19ae0:	pop	{r4, r5, fp, pc}
   19ae4:	mov	r0, #0
   19ae8:	pop	{r4, r5, fp, pc}
   19aec:	mov	r0, r4
   19af0:	bl	31e1c <fputs@plt+0x20a34>
   19af4:	mov	r0, #7
   19af8:	pop	{r4, r5, fp, pc}
   19afc:	push	{r4, r5, fp, lr}
   19b00:	add	fp, sp, #8
   19b04:	ldr	r4, [r0]
   19b08:	mov	r5, r0
   19b0c:	bl	31e5c <fputs@plt+0x20a74>
   19b10:	ldr	r0, [r5, #76]	; 0x4c
   19b14:	cmp	r0, #0
   19b18:	bmi	19b54 <fputs@plt+0x876c>
   19b1c:	mov	r0, r5
   19b20:	bl	32970 <fputs@plt+0x21588>
   19b24:	ldr	r1, [r5, #44]	; 0x2c
   19b28:	mov	r0, r4
   19b2c:	bl	13dc4 <fputs@plt+0x29dc>
   19b30:	mov	r0, #0
   19b34:	str	r0, [r5, #44]	; 0x2c
   19b38:	ldrb	r0, [r5, #89]	; 0x59
   19b3c:	tst	r0, #8
   19b40:	beq	19b9c <fputs@plt+0x87b4>
   19b44:	ldrb	r0, [r5, #87]	; 0x57
   19b48:	orr	r0, r0, #1
   19b4c:	strb	r0, [r5, #87]	; 0x57
   19b50:	b	19b9c <fputs@plt+0x87b4>
   19b54:	ldr	r1, [r5, #80]	; 0x50
   19b58:	cmp	r1, #0
   19b5c:	beq	19b9c <fputs@plt+0x87b4>
   19b60:	ldrb	r0, [r5, #87]	; 0x57
   19b64:	tst	r0, #1
   19b68:	beq	19b9c <fputs@plt+0x87b4>
   19b6c:	ldr	r3, [r5, #44]	; 0x2c
   19b70:	movw	r2, #62776	; 0xf538
   19b74:	mov	r0, r4
   19b78:	movt	r2, #8
   19b7c:	cmp	r3, #0
   19b80:	moveq	r2, r3
   19b84:	bl	17298 <fputs@plt+0x5eb0>
   19b88:	ldr	r1, [r5, #44]	; 0x2c
   19b8c:	mov	r0, r4
   19b90:	bl	13dc4 <fputs@plt+0x29dc>
   19b94:	mov	r0, #0
   19b98:	str	r0, [r5, #44]	; 0x2c
   19b9c:	ldr	r0, [r5]
   19ba0:	ldr	r1, [r5, #44]	; 0x2c
   19ba4:	bl	13dc4 <fputs@plt+0x29dc>
   19ba8:	movw	r0, #60069	; 0xeaa5
   19bac:	mov	r1, #0
   19bb0:	movt	r0, #9916	; 0x26bc
   19bb4:	str	r1, [r5, #136]	; 0x88
   19bb8:	str	r1, [r5, #140]	; 0x8c
   19bbc:	str	r1, [r5, #20]
   19bc0:	strd	r0, [r5, #40]	; 0x28
   19bc4:	ldr	r0, [r5, #80]	; 0x50
   19bc8:	ldr	r1, [r4, #56]	; 0x38
   19bcc:	and	r0, r1, r0
   19bd0:	pop	{r4, r5, fp, pc}
   19bd4:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   19bd8:	add	fp, sp, #24
   19bdc:	ldrsh	r1, [r0, #68]	; 0x44
   19be0:	mov	r4, r0
   19be4:	cmp	r1, #1
   19be8:	blt	19c44 <fputs@plt+0x885c>
   19bec:	ldr	r2, [r4, #60]	; 0x3c
   19bf0:	mov	r5, #0
   19bf4:	movw	r8, #9312	; 0x2460
   19bf8:	mov	r7, #1
   19bfc:	mov	r6, #0
   19c00:	add	r0, r2, r5
   19c04:	ldrh	r3, [r0, #8]
   19c08:	tst	r3, r8
   19c0c:	bne	19c1c <fputs@plt+0x8834>
   19c10:	ldr	r3, [r0, #24]
   19c14:	cmp	r3, #0
   19c18:	beq	19c28 <fputs@plt+0x8840>
   19c1c:	bl	33798 <fputs@plt+0x223b0>
   19c20:	ldrh	r1, [r4, #68]	; 0x44
   19c24:	ldr	r2, [r4, #60]	; 0x3c
   19c28:	add	r0, r2, r5
   19c2c:	add	r6, r6, #1
   19c30:	add	r5, r5, #40	; 0x28
   19c34:	strh	r7, [r0, #8]
   19c38:	sxth	r0, r1
   19c3c:	cmp	r6, r0
   19c40:	blt	19c00 <fputs@plt+0x8818>
   19c44:	ldrsb	r0, [r4, #89]	; 0x59
   19c48:	cmn	r0, #1
   19c4c:	bgt	19c64 <fputs@plt+0x887c>
   19c50:	ldr	r0, [r4, #188]	; 0xbc
   19c54:	cmp	r0, #0
   19c58:	ldrbne	r0, [r4, #87]	; 0x57
   19c5c:	orrne	r0, r0, #1
   19c60:	strbne	r0, [r4, #87]	; 0x57
   19c64:	mov	r0, #0
   19c68:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   19c6c:	push	{r4, sl, fp, lr}
   19c70:	add	fp, sp, #8
   19c74:	mov	r4, r0
   19c78:	ldrb	r0, [r0, #8]
   19c7c:	tst	r0, #18
   19c80:	beq	19cb8 <fputs@plt+0x88d0>
   19c84:	mov	r0, r4
   19c88:	bl	19cc8 <fputs@plt+0x88e0>
   19c8c:	mov	r1, r0
   19c90:	mov	r0, #0
   19c94:	cmp	r1, #0
   19c98:	popne	{r4, sl, fp, pc}
   19c9c:	ldrh	r1, [r4, #8]
   19ca0:	orr	r1, r1, #16
   19ca4:	strh	r1, [r4, #8]
   19ca8:	ldr	r1, [r4, #12]
   19cac:	cmp	r1, #0
   19cb0:	ldrne	r0, [r4, #16]
   19cb4:	pop	{r4, sl, fp, pc}
   19cb8:	mov	r0, r4
   19cbc:	mov	r1, #1
   19cc0:	pop	{r4, sl, fp, lr}
   19cc4:	b	19f2c <fputs@plt+0x8b44>
   19cc8:	push	{r4, r5, fp, lr}
   19ccc:	add	fp, sp, #8
   19cd0:	mov	r4, r0
   19cd4:	ldrb	r0, [r0, #9]
   19cd8:	mov	r5, #0
   19cdc:	tst	r0, #64	; 0x40
   19ce0:	beq	19d50 <fputs@plt+0x8968>
   19ce4:	ldr	r0, [r4]
   19ce8:	ldr	r1, [r4, #12]
   19cec:	mov	r2, #1
   19cf0:	add	r1, r0, r1
   19cf4:	mov	r0, #1
   19cf8:	cmp	r1, #1
   19cfc:	movle	r1, r0
   19d00:	mov	r0, r4
   19d04:	bl	33964 <fputs@plt+0x2257c>
   19d08:	mov	r5, #7
   19d0c:	cmp	r0, #0
   19d10:	bne	19d50 <fputs@plt+0x8968>
   19d14:	ldr	r0, [r4, #12]
   19d18:	ldr	r1, [r4, #16]
   19d1c:	ldr	r2, [r4]
   19d20:	mov	r5, #0
   19d24:	add	r0, r1, r0
   19d28:	mov	r1, #0
   19d2c:	bl	1119c <memset@plt>
   19d30:	ldr	r0, [r4]
   19d34:	ldr	r1, [r4, #12]
   19d38:	add	r0, r1, r0
   19d3c:	movw	r1, #48639	; 0xbdff
   19d40:	str	r0, [r4, #12]
   19d44:	ldrh	r0, [r4, #8]
   19d48:	and	r0, r0, r1
   19d4c:	strh	r0, [r4, #8]
   19d50:	mov	r0, r5
   19d54:	pop	{r4, r5, fp, pc}
   19d58:	mov	r1, #1
   19d5c:	b	19f2c <fputs@plt+0x8b44>
   19d60:	mov	r1, #1
   19d64:	b	19d68 <fputs@plt+0x8980>
   19d68:	ldrh	r3, [r0, #8]
   19d6c:	tst	r3, #2
   19d70:	beq	19d88 <fputs@plt+0x89a0>
   19d74:	ldrb	r2, [r0, #10]
   19d78:	cmp	r2, r1
   19d7c:	bne	19d88 <fputs@plt+0x89a0>
   19d80:	ldr	r2, [r0, #12]
   19d84:	b	19db4 <fputs@plt+0x89cc>
   19d88:	tst	r3, #16
   19d8c:	bne	19da0 <fputs@plt+0x89b8>
   19d90:	mov	r2, #0
   19d94:	tst	r3, #1
   19d98:	bne	19db4 <fputs@plt+0x89cc>
   19d9c:	b	33b24 <fputs@plt+0x2273c>
   19da0:	ldr	r2, [r0, #12]
   19da4:	tst	r3, #16384	; 0x4000
   19da8:	beq	19db4 <fputs@plt+0x89cc>
   19dac:	ldr	r0, [r0]
   19db0:	add	r2, r0, r2
   19db4:	mov	r0, r2
   19db8:	bx	lr
   19dbc:	mov	r1, #2
   19dc0:	b	19d68 <fputs@plt+0x8980>
   19dc4:	b	19dc8 <fputs@plt+0x89e0>
   19dc8:	push	{fp, lr}
   19dcc:	mov	fp, sp
   19dd0:	sub	sp, sp, #8
   19dd4:	ldrh	r1, [r0, #8]
   19dd8:	tst	r1, #8
   19ddc:	bne	19e18 <fputs@plt+0x8a30>
   19de0:	tst	r1, #4
   19de4:	bne	19e20 <fputs@plt+0x8a38>
   19de8:	tst	r1, #18
   19dec:	beq	19e30 <fputs@plt+0x8a48>
   19df0:	mov	r1, #0
   19df4:	str	r1, [sp, #4]
   19df8:	str	r1, [sp]
   19dfc:	mov	r1, sp
   19e00:	ldrb	r3, [r0, #10]
   19e04:	ldr	r2, [r0, #12]
   19e08:	ldr	r0, [r0, #16]
   19e0c:	bl	34300 <fputs@plt+0x22f18>
   19e10:	vldr	d0, [sp]
   19e14:	b	19e34 <fputs@plt+0x8a4c>
   19e18:	vldr	d0, [r0]
   19e1c:	b	19e34 <fputs@plt+0x8a4c>
   19e20:	ldrd	r0, [r0]
   19e24:	bl	88a1c <fputs@plt+0x77634>
   19e28:	vmov	d0, r0, r1
   19e2c:	b	19e34 <fputs@plt+0x8a4c>
   19e30:	vmov.i32	d0, #0	; 0x00000000
   19e34:	mov	sp, fp
   19e38:	pop	{fp, pc}
   19e3c:	push	{fp, lr}
   19e40:	mov	fp, sp
   19e44:	bl	19e50 <fputs@plt+0x8a68>
   19e48:	pop	{fp, pc}
   19e4c:	nop	{0}
   19e50:	push	{fp, lr}
   19e54:	mov	fp, sp
   19e58:	sub	sp, sp, #8
   19e5c:	ldrh	r1, [r0, #8]
   19e60:	tst	r1, #4
   19e64:	bne	19ea0 <fputs@plt+0x8ab8>
   19e68:	tst	r1, #8
   19e6c:	bne	19eac <fputs@plt+0x8ac4>
   19e70:	tst	r1, #18
   19e74:	beq	19ee8 <fputs@plt+0x8b00>
   19e78:	mov	r1, #0
   19e7c:	str	r1, [sp, #4]
   19e80:	str	r1, [sp]
   19e84:	mov	r1, sp
   19e88:	ldrb	r3, [r0, #10]
   19e8c:	ldr	r2, [r0, #12]
   19e90:	ldr	r0, [r0, #16]
   19e94:	bl	34948 <fputs@plt+0x23560>
   19e98:	ldm	sp, {r0, r1}
   19e9c:	b	19ea4 <fputs@plt+0x8abc>
   19ea0:	ldrd	r0, [r0]
   19ea4:	mov	sp, fp
   19ea8:	pop	{fp, pc}
   19eac:	vldr	d16, [r0]
   19eb0:	vldr	d17, [pc, #72]	; 19f00 <fputs@plt+0x8b18>
   19eb4:	vcmpe.f64	d16, d17
   19eb8:	vmrs	APSR_nzcv, fpscr
   19ebc:	bls	19edc <fputs@plt+0x8af4>
   19ec0:	vldr	d17, [pc, #64]	; 19f08 <fputs@plt+0x8b20>
   19ec4:	vcmpe.f64	d16, d17
   19ec8:	vmrs	APSR_nzcv, fpscr
   19ecc:	bge	19ef4 <fputs@plt+0x8b0c>
   19ed0:	vmov	r0, r1, d16
   19ed4:	bl	88b9c <fputs@plt+0x777b4>
   19ed8:	b	19ea4 <fputs@plt+0x8abc>
   19edc:	mov	r1, #-2147483648	; 0x80000000
   19ee0:	mov	r0, #0
   19ee4:	b	19ea4 <fputs@plt+0x8abc>
   19ee8:	mov	r0, #0
   19eec:	mov	r1, #0
   19ef0:	b	19ea4 <fputs@plt+0x8abc>
   19ef4:	mvn	r1, #-2147483648	; 0x80000000
   19ef8:	mvn	r0, #0
   19efc:	b	19ea4 <fputs@plt+0x8abc>
   19f00:	andeq	r0, r0, r0
   19f04:	mvngt	r0, #0
   19f08:	andeq	r0, r0, r0
   19f0c:	mvnmi	r0, #0
   19f10:	b	19e50 <fputs@plt+0x8a68>
   19f14:	ldrsh	r2, [r0, #8]
   19f18:	mov	r1, r0
   19f1c:	mov	r0, #0
   19f20:	cmn	r2, #1
   19f24:	ldrble	r0, [r1, #11]
   19f28:	bx	lr
   19f2c:	push	{fp, lr}
   19f30:	mov	fp, sp
   19f34:	mov	r2, r0
   19f38:	mov	r0, #0
   19f3c:	cmp	r2, #0
   19f40:	beq	19f68 <fputs@plt+0x8b80>
   19f44:	ldrh	lr, [r2, #8]
   19f48:	movw	ip, #514	; 0x202
   19f4c:	and	r3, lr, ip
   19f50:	cmp	r3, ip
   19f54:	bne	19f6c <fputs@plt+0x8b84>
   19f58:	ldrb	r3, [r2, #10]
   19f5c:	cmp	r3, r1
   19f60:	bne	19f6c <fputs@plt+0x8b84>
   19f64:	ldr	r0, [r2, #16]
   19f68:	pop	{fp, pc}
   19f6c:	tst	lr, #1
   19f70:	popne	{fp, pc}
   19f74:	mov	r0, r2
   19f78:	pop	{fp, lr}
   19f7c:	b	33b44 <fputs@plt+0x2275c>
   19f80:	mov	r1, #2
   19f84:	b	19f2c <fputs@plt+0x8b44>
   19f88:	mov	r1, #3
   19f8c:	b	19f2c <fputs@plt+0x8b44>
   19f90:	mov	r1, #2
   19f94:	b	19f2c <fputs@plt+0x8b44>
   19f98:	ldrh	r0, [r0, #8]
   19f9c:	movw	r1, #13854	; 0x361e
   19fa0:	movt	r1, #9
   19fa4:	and	r0, r0, #31
   19fa8:	ldrb	r0, [r1, r0]
   19fac:	bx	lr
   19fb0:	push	{r4, r5, r6, sl, fp, lr}
   19fb4:	add	fp, sp, #16
   19fb8:	mov	r6, #0
   19fbc:	cmp	r0, #0
   19fc0:	beq	19fd4 <fputs@plt+0x8bec>
   19fc4:	mov	r5, r0
   19fc8:	bl	13e84 <fputs@plt+0x2a9c>
   19fcc:	cmp	r0, #0
   19fd0:	beq	19fdc <fputs@plt+0x8bf4>
   19fd4:	mov	r0, r6
   19fd8:	pop	{r4, r5, r6, sl, fp, pc}
   19fdc:	mov	r0, #40	; 0x28
   19fe0:	mov	r1, #0
   19fe4:	mov	r6, #0
   19fe8:	bl	1438c <fputs@plt+0x2fa4>
   19fec:	cmp	r0, #0
   19ff0:	beq	19fd4 <fputs@plt+0x8bec>
   19ff4:	vmov.i32	q8, #0	; 0x00000000
   19ff8:	mov	r4, r0
   19ffc:	mov	r0, #0
   1a000:	add	r1, r4, #20
   1a004:	str	r0, [r4, #36]	; 0x24
   1a008:	mov	r2, r4
   1a00c:	vst1.32	{d16-d17}, [r1]
   1a010:	mov	r1, #32
   1a014:	vld1.64	{d16-d17}, [r5]!
   1a018:	vst1.64	{d16-d17}, [r2], r1
   1a01c:	ldr	r1, [r5]
   1a020:	str	r0, [r2]
   1a024:	str	r1, [r4, #16]
   1a028:	movw	r1, #64511	; 0xfbff
   1a02c:	ldrh	r0, [r4, #8]
   1a030:	and	r1, r0, r1
   1a034:	tst	r0, #18
   1a038:	strh	r1, [r4, #8]
   1a03c:	beq	1a070 <fputs@plt+0x8c88>
   1a040:	movw	r1, #58367	; 0xe3ff
   1a044:	and	r0, r0, r1
   1a048:	orr	r0, r0, #4096	; 0x1000
   1a04c:	strh	r0, [r4, #8]
   1a050:	mov	r0, r4
   1a054:	bl	1a078 <fputs@plt+0x8c90>
   1a058:	cmp	r0, #0
   1a05c:	beq	1a070 <fputs@plt+0x8c88>
   1a060:	mov	r0, r4
   1a064:	bl	1a120 <fputs@plt+0x8d38>
   1a068:	mov	r6, #0
   1a06c:	b	19fd4 <fputs@plt+0x8bec>
   1a070:	mov	r6, r4
   1a074:	b	19fd4 <fputs@plt+0x8bec>
   1a078:	push	{r4, sl, fp, lr}
   1a07c:	add	fp, sp, #8
   1a080:	mov	r4, r0
   1a084:	ldrh	r0, [r0, #8]
   1a088:	tst	r0, #16384	; 0x4000
   1a08c:	beq	1a09c <fputs@plt+0x8cb4>
   1a090:	mov	r0, r4
   1a094:	bl	19cc8 <fputs@plt+0x88e0>
   1a098:	ldrh	r0, [r4, #8]
   1a09c:	tst	r0, #18
   1a0a0:	beq	1a10c <fputs@plt+0x8d24>
   1a0a4:	ldr	r1, [r4, #24]
   1a0a8:	cmp	r1, #0
   1a0ac:	beq	1a0bc <fputs@plt+0x8cd4>
   1a0b0:	ldrd	r2, [r4, #16]
   1a0b4:	cmp	r2, r3
   1a0b8:	beq	1a10c <fputs@plt+0x8d24>
   1a0bc:	ldr	r0, [r4, #12]
   1a0c0:	mov	r2, #1
   1a0c4:	add	r1, r0, #2
   1a0c8:	mov	r0, r4
   1a0cc:	bl	33964 <fputs@plt+0x2257c>
   1a0d0:	mov	r1, r0
   1a0d4:	mov	r0, #7
   1a0d8:	cmp	r1, #0
   1a0dc:	popne	{r4, sl, fp, pc}
   1a0e0:	ldr	r0, [r4, #12]
   1a0e4:	ldr	r1, [r4, #16]
   1a0e8:	mov	r2, #0
   1a0ec:	strb	r2, [r1, r0]
   1a0f0:	ldr	r0, [r4, #12]
   1a0f4:	ldr	r1, [r4, #16]
   1a0f8:	add	r0, r0, r1
   1a0fc:	strb	r2, [r0, #1]
   1a100:	ldrh	r0, [r4, #8]
   1a104:	orr	r0, r0, #512	; 0x200
   1a108:	strh	r0, [r4, #8]
   1a10c:	movw	r1, #61439	; 0xefff
   1a110:	and	r0, r0, r1
   1a114:	strh	r0, [r4, #8]
   1a118:	mov	r0, #0
   1a11c:	pop	{r4, sl, fp, pc}
   1a120:	cmp	r0, #0
   1a124:	bxeq	lr
   1a128:	push	{r4, sl, fp, lr}
   1a12c:	add	fp, sp, #8
   1a130:	mov	r4, r0
   1a134:	ldrh	r0, [r0, #8]
   1a138:	movw	r1, #9312	; 0x2460
   1a13c:	tst	r0, r1
   1a140:	bne	1a150 <fputs@plt+0x8d68>
   1a144:	ldr	r0, [r4, #24]
   1a148:	cmp	r0, #0
   1a14c:	beq	1a158 <fputs@plt+0x8d70>
   1a150:	mov	r0, r4
   1a154:	bl	33798 <fputs@plt+0x223b0>
   1a158:	ldr	r0, [r4, #32]
   1a15c:	mov	r1, r4
   1a160:	pop	{r4, sl, fp, lr}
   1a164:	b	13dc4 <fputs@plt+0x29dc>
   1a168:	b	1a120 <fputs@plt+0x8d38>
   1a16c:	push	{fp, lr}
   1a170:	mov	fp, sp
   1a174:	sub	sp, sp, #8
   1a178:	str	r3, [sp]
   1a17c:	mov	r3, #0
   1a180:	bl	1a18c <fputs@plt+0x8da4>
   1a184:	mov	sp, fp
   1a188:	pop	{fp, pc}
   1a18c:	push	{r4, r5, fp, lr}
   1a190:	add	fp, sp, #8
   1a194:	sub	sp, sp, #8
   1a198:	mov	r5, r0
   1a19c:	ldr	r0, [r0]
   1a1a0:	ldr	r4, [fp, #8]
   1a1a4:	str	r4, [sp]
   1a1a8:	bl	1a320 <fputs@plt+0x8f38>
   1a1ac:	cmp	r0, #18
   1a1b0:	bne	1a1e4 <fputs@plt+0x8dfc>
   1a1b4:	mov	r0, #1
   1a1b8:	mov	r1, #0
   1a1bc:	mvn	r2, #0
   1a1c0:	mov	r3, #1
   1a1c4:	strb	r0, [r5, #25]
   1a1c8:	mov	r0, #18
   1a1cc:	str	r0, [r5, #20]
   1a1d0:	ldr	r0, [r5]
   1a1d4:	str	r1, [sp]
   1a1d8:	movw	r1, #61978	; 0xf21a
   1a1dc:	movt	r1, #8
   1a1e0:	bl	1a320 <fputs@plt+0x8f38>
   1a1e4:	sub	sp, fp, #8
   1a1e8:	pop	{r4, r5, fp, pc}
   1a1ec:	push	{r4, sl, fp, lr}
   1a1f0:	add	fp, sp, #8
   1a1f4:	sub	sp, sp, #8
   1a1f8:	mov	r4, r0
   1a1fc:	subs	r0, r2, #-2147483648	; 0x80000000
   1a200:	sbcs	r0, r3, #0
   1a204:	bcc	1a260 <fputs@plt+0x8e78>
   1a208:	ldr	r2, [fp, #8]
   1a20c:	add	r0, r2, #1
   1a210:	cmp	r0, #2
   1a214:	bcc	1a220 <fputs@plt+0x8e38>
   1a218:	mov	r0, r1
   1a21c:	blx	r2
   1a220:	cmp	r4, #0
   1a224:	beq	1a258 <fputs@plt+0x8e70>
   1a228:	mov	r0, #1
   1a22c:	mov	r1, #0
   1a230:	mvn	r2, #0
   1a234:	mov	r3, #1
   1a238:	strb	r0, [r4, #25]
   1a23c:	mov	r0, #18
   1a240:	str	r0, [r4, #20]
   1a244:	ldr	r0, [r4]
   1a248:	str	r1, [sp]
   1a24c:	movw	r1, #61978	; 0xf21a
   1a250:	movt	r1, #8
   1a254:	bl	1a320 <fputs@plt+0x8f38>
   1a258:	sub	sp, fp, #8
   1a25c:	pop	{r4, sl, fp, pc}
   1a260:	mov	r0, r4
   1a264:	mov	r3, #0
   1a268:	sub	sp, fp, #8
   1a26c:	pop	{r4, sl, fp, lr}
   1a270:	b	1a18c <fputs@plt+0x8da4>
   1a274:	ldr	r0, [r0]
   1a278:	b	1a27c <fputs@plt+0x8e94>
   1a27c:	push	{r4, sl, fp, lr}
   1a280:	add	fp, sp, #8
   1a284:	vpush	{d8}
   1a288:	sub	sp, sp, #16
   1a28c:	mov	r4, r0
   1a290:	ldrh	r0, [r0, #8]
   1a294:	vorr	d8, d0, d0
   1a298:	movw	r1, #9312	; 0x2460
   1a29c:	tst	r0, r1
   1a2a0:	beq	1a2b0 <fputs@plt+0x8ec8>
   1a2a4:	mov	r0, r4
   1a2a8:	bl	337e4 <fputs@plt+0x223fc>
   1a2ac:	b	1a2b8 <fputs@plt+0x8ed0>
   1a2b0:	mov	r0, #1
   1a2b4:	strh	r0, [r4, #8]
   1a2b8:	vstr	d8, [sp, #8]
   1a2bc:	vldr	d16, [sp, #8]
   1a2c0:	vstr	d16, [sp]
   1a2c4:	vldr	d16, [sp, #8]
   1a2c8:	vldr	d17, [sp]
   1a2cc:	vcmp.f64	d16, d17
   1a2d0:	vmrs	APSR_nzcv, fpscr
   1a2d4:	moveq	r0, #8
   1a2d8:	strheq	r0, [r4, #8]
   1a2dc:	vstreq	d8, [r4]
   1a2e0:	sub	sp, fp, #16
   1a2e4:	vpop	{d8}
   1a2e8:	pop	{r4, sl, fp, pc}
   1a2ec:	push	{fp, lr}
   1a2f0:	mov	fp, sp
   1a2f4:	sub	sp, sp, #8
   1a2f8:	mov	r3, #1
   1a2fc:	strb	r3, [r0, #25]
   1a300:	str	r3, [r0, #20]
   1a304:	mvn	r3, #0
   1a308:	ldr	r0, [r0]
   1a30c:	str	r3, [sp]
   1a310:	mov	r3, #1
   1a314:	bl	1a320 <fputs@plt+0x8f38>
   1a318:	mov	sp, fp
   1a31c:	pop	{fp, pc}
   1a320:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1a324:	add	fp, sp, #28
   1a328:	sub	sp, sp, #4
   1a32c:	mov	r4, r0
   1a330:	cmp	r1, #0
   1a334:	beq	1a358 <fputs@plt+0x8f70>
   1a338:	ldr	r0, [r4, #32]
   1a33c:	mov	r6, r3
   1a340:	mov	r5, r2
   1a344:	mov	r7, r1
   1a348:	cmp	r0, #0
   1a34c:	beq	1a374 <fputs@plt+0x8f8c>
   1a350:	ldr	r9, [r0, #92]	; 0x5c
   1a354:	b	1a37c <fputs@plt+0x8f94>
   1a358:	ldrh	r0, [r4, #8]
   1a35c:	movw	r1, #9312	; 0x2460
   1a360:	tst	r0, r1
   1a364:	beq	1a3b4 <fputs@plt+0x8fcc>
   1a368:	mov	r0, r4
   1a36c:	bl	337e4 <fputs@plt+0x223fc>
   1a370:	b	1a3bc <fputs@plt+0x8fd4>
   1a374:	movw	r9, #51712	; 0xca00
   1a378:	movt	r9, #15258	; 0x3b9a
   1a37c:	ldr	r8, [fp, #8]
   1a380:	cmp	r6, #0
   1a384:	mov	sl, #2
   1a388:	movweq	sl, #16
   1a38c:	cmn	r5, #1
   1a390:	bgt	1a3f4 <fputs@plt+0x900c>
   1a394:	cmp	r6, #1
   1a398:	bne	1a3c4 <fputs@plt+0x8fdc>
   1a39c:	mov	r0, r7
   1a3a0:	bl	11220 <strlen@plt>
   1a3a4:	bic	r5, r0, #-1073741824	; 0xc0000000
   1a3a8:	cmp	r5, r9
   1a3ac:	addgt	r5, r9, #1
   1a3b0:	b	1a3f0 <fputs@plt+0x9008>
   1a3b4:	mov	r0, #1
   1a3b8:	strh	r0, [r4, #8]
   1a3bc:	mov	r0, #0
   1a3c0:	b	1a5dc <fputs@plt+0x91f4>
   1a3c4:	mov	r5, #0
   1a3c8:	cmp	r9, #0
   1a3cc:	bmi	1a3f0 <fputs@plt+0x9008>
   1a3d0:	mov	r0, r7
   1a3d4:	ldrb	r1, [r0, r5]!
   1a3d8:	ldrb	r0, [r0, #1]
   1a3dc:	orrs	r0, r0, r1
   1a3e0:	beq	1a3f0 <fputs@plt+0x9008>
   1a3e4:	add	r5, r5, #2
   1a3e8:	cmp	r5, r9
   1a3ec:	ble	1a3d0 <fputs@plt+0x8fe8>
   1a3f0:	orr	sl, sl, #512	; 0x200
   1a3f4:	cmn	r8, #1
   1a3f8:	beq	1a44c <fputs@plt+0x9064>
   1a3fc:	ldrh	r0, [r4, #8]
   1a400:	movw	r1, #9312	; 0x2460
   1a404:	tst	r0, r1
   1a408:	bne	1a418 <fputs@plt+0x9030>
   1a40c:	ldr	r0, [r4, #24]
   1a410:	cmp	r0, #0
   1a414:	beq	1a420 <fputs@plt+0x9038>
   1a418:	mov	r0, r4
   1a41c:	bl	33798 <fputs@plt+0x223b0>
   1a420:	movw	r0, #17696	; 0x4520
   1a424:	str	r7, [r4, #16]
   1a428:	movt	r0, #1
   1a42c:	cmp	r8, r0
   1a430:	beq	1a4b0 <fputs@plt+0x90c8>
   1a434:	cmp	r8, #0
   1a438:	mov	r0, #1024	; 0x400
   1a43c:	str	r8, [r4, #36]	; 0x24
   1a440:	movweq	r0, #2048	; 0x800
   1a444:	orr	sl, sl, r0
   1a448:	b	1a520 <fputs@plt+0x9138>
   1a44c:	tst	sl, #512	; 0x200
   1a450:	mov	r8, r5
   1a454:	beq	1a468 <fputs@plt+0x9080>
   1a458:	cmp	r6, #1
   1a45c:	mov	r0, r6
   1a460:	movwne	r0, #2
   1a464:	add	r8, r5, r0
   1a468:	mov	r0, #18
   1a46c:	cmp	r5, r9
   1a470:	bgt	1a5dc <fputs@plt+0x91f4>
   1a474:	ldr	r0, [r4, #24]
   1a478:	cmp	r8, #32
   1a47c:	mov	r1, r8
   1a480:	movle	r1, #32
   1a484:	cmp	r0, r1
   1a488:	bge	1a500 <fputs@plt+0x9118>
   1a48c:	mov	r0, r4
   1a490:	mov	r2, #0
   1a494:	bl	33964 <fputs@plt+0x2257c>
   1a498:	mov	r1, r0
   1a49c:	mov	r0, #7
   1a4a0:	cmp	r1, #0
   1a4a4:	bne	1a5dc <fputs@plt+0x91f4>
   1a4a8:	ldr	r0, [r4, #16]
   1a4ac:	b	1a514 <fputs@plt+0x912c>
   1a4b0:	str	r7, [r4, #20]
   1a4b4:	ldr	r0, [r4, #32]
   1a4b8:	cmp	r0, #0
   1a4bc:	beq	1a4e4 <fputs@plt+0x90fc>
   1a4c0:	ldr	r1, [r0, #288]	; 0x120
   1a4c4:	cmp	r1, r7
   1a4c8:	bhi	1a4e4 <fputs@plt+0x90fc>
   1a4cc:	ldr	r1, [r0, #292]	; 0x124
   1a4d0:	cmp	r1, r7
   1a4d4:	bls	1a4e4 <fputs@plt+0x90fc>
   1a4d8:	mov	r1, #260	; 0x104
   1a4dc:	ldrh	r0, [r0, r1]
   1a4e0:	b	1a4f8 <fputs@plt+0x9110>
   1a4e4:	movw	r0, #16696	; 0x4138
   1a4e8:	movt	r0, #10
   1a4ec:	ldr	r1, [r0, #52]	; 0x34
   1a4f0:	mov	r0, r7
   1a4f4:	blx	r1
   1a4f8:	str	r0, [r4, #24]
   1a4fc:	b	1a520 <fputs@plt+0x9138>
   1a500:	ldr	r0, [r4, #20]
   1a504:	str	r0, [r4, #16]
   1a508:	ldrh	r1, [r4, #8]
   1a50c:	and	r1, r1, #13
   1a510:	strh	r1, [r4, #8]
   1a514:	mov	r1, r7
   1a518:	mov	r2, r8
   1a51c:	bl	11244 <memcpy@plt>
   1a520:	cmp	r6, #0
   1a524:	strh	sl, [r4, #8]
   1a528:	str	r5, [r4, #12]
   1a52c:	movweq	r6, #1
   1a530:	cmp	r6, #1
   1a534:	strb	r6, [r4, #10]
   1a538:	beq	1a5d0 <fputs@plt+0x91e8>
   1a53c:	cmp	r5, #2
   1a540:	blt	1a5d0 <fputs@plt+0x91e8>
   1a544:	ldr	r0, [r4, #16]
   1a548:	ldrb	r1, [r0]
   1a54c:	ldrb	r0, [r0, #1]
   1a550:	cmp	r1, #255	; 0xff
   1a554:	moveq	r6, #2
   1a558:	cmpeq	r0, #254	; 0xfe
   1a55c:	beq	1a570 <fputs@plt+0x9188>
   1a560:	cmp	r1, #254	; 0xfe
   1a564:	moveq	r6, #3
   1a568:	cmpeq	r0, #255	; 0xff
   1a56c:	bne	1a5d0 <fputs@plt+0x91e8>
   1a570:	mov	r0, r4
   1a574:	bl	1a078 <fputs@plt+0x8c90>
   1a578:	mov	r1, r0
   1a57c:	mov	r0, #7
   1a580:	cmp	r1, #0
   1a584:	bne	1a5dc <fputs@plt+0x91f4>
   1a588:	ldr	r1, [r4, #12]
   1a58c:	ldr	r0, [r4, #16]
   1a590:	sub	r2, r1, #2
   1a594:	add	r1, r0, #2
   1a598:	str	r2, [r4, #12]
   1a59c:	bl	11328 <memmove@plt>
   1a5a0:	ldr	r0, [r4, #12]
   1a5a4:	ldr	r1, [r4, #16]
   1a5a8:	mov	r2, #0
   1a5ac:	strb	r2, [r1, r0]
   1a5b0:	ldr	r0, [r4, #12]
   1a5b4:	ldr	r1, [r4, #16]
   1a5b8:	add	r0, r0, r1
   1a5bc:	strb	r2, [r0, #1]
   1a5c0:	strb	r6, [r4, #10]
   1a5c4:	ldrh	r0, [r4, #8]
   1a5c8:	orr	r0, r0, #512	; 0x200
   1a5cc:	strh	r0, [r4, #8]
   1a5d0:	cmp	r5, r9
   1a5d4:	mov	r0, #0
   1a5d8:	movwgt	r0, #18
   1a5dc:	sub	sp, fp, #28
   1a5e0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1a5e4:	push	{fp, lr}
   1a5e8:	mov	fp, sp
   1a5ec:	sub	sp, sp, #8
   1a5f0:	mov	r3, #1
   1a5f4:	strb	r3, [r0, #25]
   1a5f8:	str	r3, [r0, #20]
   1a5fc:	mvn	r3, #0
   1a600:	ldr	r0, [r0]
   1a604:	str	r3, [sp]
   1a608:	mov	r3, #2
   1a60c:	bl	1a320 <fputs@plt+0x8f38>
   1a610:	mov	sp, fp
   1a614:	pop	{fp, pc}
   1a618:	ldr	r0, [r0]
   1a61c:	mov	r2, r1
   1a620:	movw	r3, #9312	; 0x2460
   1a624:	ldrh	r1, [r0, #8]
   1a628:	tst	r1, r3
   1a62c:	beq	1a638 <fputs@plt+0x9250>
   1a630:	asr	r3, r2, #31
   1a634:	b	34bc8 <fputs@plt+0x237e0>
   1a638:	mov	r1, #4
   1a63c:	asr	r3, r2, #31
   1a640:	strh	r1, [r0, #8]
   1a644:	strd	r2, [r0]
   1a648:	bx	lr
   1a64c:	push	{r5, sl, fp, lr}
   1a650:	add	fp, sp, #8
   1a654:	ldr	r0, [r0]
   1a658:	mov	r5, r3
   1a65c:	movw	r1, #9312	; 0x2460
   1a660:	ldrh	r3, [r0, #8]
   1a664:	tst	r3, r1
   1a668:	beq	1a678 <fputs@plt+0x9290>
   1a66c:	mov	r3, r5
   1a670:	pop	{r5, sl, fp, lr}
   1a674:	b	34bc8 <fputs@plt+0x237e0>
   1a678:	mov	r1, #4
   1a67c:	strh	r1, [r0, #8]
   1a680:	stm	r0, {r2, r5}
   1a684:	pop	{r5, sl, fp, pc}
   1a688:	ldr	r0, [r0]
   1a68c:	movw	r2, #9312	; 0x2460
   1a690:	ldrh	r1, [r0, #8]
   1a694:	tst	r1, r2
   1a698:	moveq	r1, #1
   1a69c:	strheq	r1, [r0, #8]
   1a6a0:	bxeq	lr
   1a6a4:	b	337e4 <fputs@plt+0x223fc>
   1a6a8:	ldr	r0, [r0]
   1a6ac:	strb	r1, [r0, #11]
   1a6b0:	ldrh	r1, [r0, #8]
   1a6b4:	orr	r1, r1, #32768	; 0x8000
   1a6b8:	strh	r1, [r0, #8]
   1a6bc:	bx	lr
   1a6c0:	push	{fp, lr}
   1a6c4:	mov	fp, sp
   1a6c8:	sub	sp, sp, #8
   1a6cc:	str	r3, [sp]
   1a6d0:	mov	r3, #1
   1a6d4:	bl	1a18c <fputs@plt+0x8da4>
   1a6d8:	mov	sp, fp
   1a6dc:	pop	{fp, pc}
   1a6e0:	push	{r4, sl, fp, lr}
   1a6e4:	add	fp, sp, #8
   1a6e8:	sub	sp, sp, #8
   1a6ec:	mov	r4, r0
   1a6f0:	subs	r0, r2, #-2147483648	; 0x80000000
   1a6f4:	sbcs	r0, r3, #0
   1a6f8:	bcc	1a754 <fputs@plt+0x936c>
   1a6fc:	ldr	r2, [fp, #8]
   1a700:	add	r0, r2, #1
   1a704:	cmp	r0, #2
   1a708:	bcc	1a714 <fputs@plt+0x932c>
   1a70c:	mov	r0, r1
   1a710:	blx	r2
   1a714:	cmp	r4, #0
   1a718:	beq	1a74c <fputs@plt+0x9364>
   1a71c:	mov	r0, #1
   1a720:	mov	r1, #0
   1a724:	mvn	r2, #0
   1a728:	mov	r3, #1
   1a72c:	strb	r0, [r4, #25]
   1a730:	mov	r0, #18
   1a734:	str	r0, [r4, #20]
   1a738:	ldr	r0, [r4]
   1a73c:	str	r1, [sp]
   1a740:	movw	r1, #61978	; 0xf21a
   1a744:	movt	r1, #8
   1a748:	bl	1a320 <fputs@plt+0x8f38>
   1a74c:	sub	sp, fp, #8
   1a750:	pop	{r4, sl, fp, pc}
   1a754:	ldr	r3, [fp, #12]
   1a758:	mov	r0, r4
   1a75c:	cmp	r3, #4
   1a760:	movweq	r3, #2
   1a764:	sub	sp, fp, #8
   1a768:	pop	{r4, sl, fp, lr}
   1a76c:	b	1a18c <fputs@plt+0x8da4>
   1a770:	push	{fp, lr}
   1a774:	mov	fp, sp
   1a778:	sub	sp, sp, #8
   1a77c:	str	r3, [sp]
   1a780:	mov	r3, #2
   1a784:	bl	1a18c <fputs@plt+0x8da4>
   1a788:	mov	sp, fp
   1a78c:	pop	{fp, pc}
   1a790:	push	{fp, lr}
   1a794:	mov	fp, sp
   1a798:	sub	sp, sp, #8
   1a79c:	str	r3, [sp]
   1a7a0:	mov	r3, #3
   1a7a4:	bl	1a18c <fputs@plt+0x8da4>
   1a7a8:	mov	sp, fp
   1a7ac:	pop	{fp, pc}
   1a7b0:	push	{fp, lr}
   1a7b4:	mov	fp, sp
   1a7b8:	sub	sp, sp, #8
   1a7bc:	str	r3, [sp]
   1a7c0:	mov	r3, #2
   1a7c4:	bl	1a18c <fputs@plt+0x8da4>
   1a7c8:	mov	sp, fp
   1a7cc:	pop	{fp, pc}
   1a7d0:	ldr	r0, [r0]
   1a7d4:	b	1a7d8 <fputs@plt+0x93f0>
   1a7d8:	push	{r4, r5, fp, lr}
   1a7dc:	add	fp, sp, #8
   1a7e0:	mov	r4, r0
   1a7e4:	ldrh	r0, [r0, #8]
   1a7e8:	mov	r5, r1
   1a7ec:	movw	r1, #9312	; 0x2460
   1a7f0:	tst	r0, r1
   1a7f4:	movne	r0, r4
   1a7f8:	blne	337e4 <fputs@plt+0x223fc>
   1a7fc:	mov	r0, r5
   1a800:	mov	r1, r4
   1a804:	vld1.64	{d16-d17}, [r0]!
   1a808:	ldr	r0, [r0]
   1a80c:	str	r0, [r4, #16]
   1a810:	mov	r0, #8
   1a814:	vst1.64	{d16-d17}, [r1], r0
   1a818:	movw	r0, #64511	; 0xfbff
   1a81c:	ldrh	r2, [r1]
   1a820:	and	r0, r2, r0
   1a824:	tst	r2, #18
   1a828:	strh	r0, [r1]
   1a82c:	beq	1a850 <fputs@plt+0x9468>
   1a830:	ldrb	r1, [r5, #9]
   1a834:	tst	r1, #8
   1a838:	bne	1a850 <fputs@plt+0x9468>
   1a83c:	orr	r0, r0, #4096	; 0x1000
   1a840:	strh	r0, [r4, #8]
   1a844:	mov	r0, r4
   1a848:	pop	{r4, r5, fp, lr}
   1a84c:	b	1a078 <fputs@plt+0x8c90>
   1a850:	mov	r0, #0
   1a854:	pop	{r4, r5, fp, pc}
   1a858:	ldr	r0, [r0]
   1a85c:	b	1a860 <fputs@plt+0x9478>
   1a860:	push	{r4, r5, fp, lr}
   1a864:	add	fp, sp, #8
   1a868:	mov	r4, r0
   1a86c:	ldrh	r0, [r0, #8]
   1a870:	mov	r5, r1
   1a874:	movw	r1, #9312	; 0x2460
   1a878:	tst	r0, r1
   1a87c:	bne	1a88c <fputs@plt+0x94a4>
   1a880:	ldr	r0, [r4, #24]
   1a884:	cmp	r0, #0
   1a888:	beq	1a894 <fputs@plt+0x94ac>
   1a88c:	mov	r0, r4
   1a890:	bl	33798 <fputs@plt+0x223b0>
   1a894:	movw	r1, #16400	; 0x4010
   1a898:	mov	r0, #0
   1a89c:	strh	r1, [r4, #8]
   1a8a0:	str	r0, [r4, #12]
   1a8a4:	str	r0, [r4, #16]
   1a8a8:	mov	r0, #1
   1a8ac:	strb	r0, [r4, #10]
   1a8b0:	bic	r0, r5, r5, asr #31
   1a8b4:	str	r0, [r4]
   1a8b8:	pop	{r4, r5, fp, pc}
   1a8bc:	push	{fp, lr}
   1a8c0:	mov	fp, sp
   1a8c4:	ldr	r0, [r0]
   1a8c8:	mov	ip, #18
   1a8cc:	ldr	r1, [r0, #32]
   1a8d0:	ldr	lr, [r1, #92]	; 0x5c
   1a8d4:	subs	r1, lr, r2
   1a8d8:	rscs	r1, r3, lr, asr #31
   1a8dc:	bcc	1a8ec <fputs@plt+0x9504>
   1a8e0:	mov	r1, r2
   1a8e4:	bl	1a860 <fputs@plt+0x9478>
   1a8e8:	mov	ip, #0
   1a8ec:	mov	r0, ip
   1a8f0:	pop	{fp, pc}
   1a8f4:	push	{fp, lr}
   1a8f8:	mov	fp, sp
   1a8fc:	sub	sp, sp, #8
   1a900:	mov	r2, #1
   1a904:	strb	r2, [r0, #25]
   1a908:	str	r1, [r0, #20]
   1a90c:	ldr	r0, [r0]
   1a910:	ldrb	r2, [r0, #8]
   1a914:	tst	r2, #1
   1a918:	beq	1a968 <fputs@plt+0x9580>
   1a91c:	cmp	r1, #516	; 0x204
   1a920:	bne	1a930 <fputs@plt+0x9548>
   1a924:	movw	r1, #13412	; 0x3464
   1a928:	movt	r1, #9
   1a92c:	b	1a954 <fputs@plt+0x956c>
   1a930:	uxtb	r2, r1
   1a934:	movw	r1, #13398	; 0x3456
   1a938:	movt	r1, #9
   1a93c:	cmp	r2, #26
   1a940:	bhi	1a954 <fputs@plt+0x956c>
   1a944:	cmp	r2, #2
   1a948:	movwne	r1, #60884	; 0xedd4
   1a94c:	movtne	r1, #8
   1a950:	ldrne	r1, [r1, r2, lsl #2]
   1a954:	mov	r2, #0
   1a958:	mov	r3, #1
   1a95c:	str	r2, [sp]
   1a960:	mvn	r2, #0
   1a964:	bl	1a320 <fputs@plt+0x8f38>
   1a968:	mov	sp, fp
   1a96c:	pop	{fp, pc}
   1a970:	push	{fp, lr}
   1a974:	mov	fp, sp
   1a978:	sub	sp, sp, #8
   1a97c:	mov	r1, #1
   1a980:	mvn	r2, #0
   1a984:	mov	r3, #1
   1a988:	strb	r1, [r0, #25]
   1a98c:	mov	r1, #18
   1a990:	str	r1, [r0, #20]
   1a994:	mov	r1, #0
   1a998:	ldr	r0, [r0]
   1a99c:	str	r1, [sp]
   1a9a0:	movw	r1, #61978	; 0xf21a
   1a9a4:	movt	r1, #8
   1a9a8:	bl	1a320 <fputs@plt+0x8f38>
   1a9ac:	mov	sp, fp
   1a9b0:	pop	{fp, pc}
   1a9b4:	push	{r4, sl, fp, lr}
   1a9b8:	add	fp, sp, #8
   1a9bc:	mov	r4, r0
   1a9c0:	ldr	r0, [r0]
   1a9c4:	movw	r2, #9312	; 0x2460
   1a9c8:	ldrh	r1, [r0, #8]
   1a9cc:	tst	r1, r2
   1a9d0:	beq	1a9e0 <fputs@plt+0x95f8>
   1a9d4:	bl	337e4 <fputs@plt+0x223fc>
   1a9d8:	ldr	r0, [r4]
   1a9dc:	b	1a9e8 <fputs@plt+0x9600>
   1a9e0:	mov	r1, #1
   1a9e4:	strh	r1, [r0, #8]
   1a9e8:	mov	r1, #1
   1a9ec:	strb	r1, [r4, #25]
   1a9f0:	mov	r1, #7
   1a9f4:	str	r1, [r4, #20]
   1a9f8:	ldr	r0, [r0, #32]
   1a9fc:	ldrb	r1, [r0, #69]	; 0x45
   1aa00:	cmp	r1, #0
   1aa04:	popne	{r4, sl, fp, pc}
   1aa08:	ldrb	r1, [r0, #70]	; 0x46
   1aa0c:	cmp	r1, #0
   1aa10:	beq	1aa18 <fputs@plt+0x9630>
   1aa14:	pop	{r4, sl, fp, pc}
   1aa18:	mov	r1, #1
   1aa1c:	strb	r1, [r0, #69]	; 0x45
   1aa20:	ldr	r2, [r0, #164]	; 0xa4
   1aa24:	cmp	r2, #1
   1aa28:	strge	r1, [r0, #248]	; 0xf8
   1aa2c:	ldr	r1, [r0, #256]	; 0x100
   1aa30:	add	r1, r1, #1
   1aa34:	str	r1, [r0, #256]	; 0x100
   1aa38:	pop	{r4, sl, fp, pc}
   1aa3c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1aa40:	add	fp, sp, #28
   1aa44:	sub	sp, sp, #260	; 0x104
   1aa48:	mov	r8, r0
   1aa4c:	bl	1b6d8 <fputs@plt+0xa2f0>
   1aa50:	cmp	r0, #0
   1aa54:	beq	1aa90 <fputs@plt+0x96a8>
   1aa58:	movw	r0, #62189	; 0xf2ed
   1aa5c:	movw	r1, #62796	; 0xf54c
   1aa60:	movw	r2, #13680	; 0x3570
   1aa64:	movw	r3, #7630	; 0x1dce
   1aa68:	mov	r4, #21
   1aa6c:	movt	r0, #8
   1aa70:	movt	r1, #8
   1aa74:	movt	r2, #9
   1aa78:	movt	r3, #1
   1aa7c:	add	r0, r0, #20
   1aa80:	str	r0, [sp]
   1aa84:	mov	r0, #21
   1aa88:	bl	15e38 <fputs@plt+0x4a50>
   1aa8c:	b	1b6cc <fputs@plt+0xa2e4>
   1aa90:	ldrb	r0, [r8, #87]	; 0x57
   1aa94:	mov	r5, #0
   1aa98:	and	r0, r0, #253	; 0xfd
   1aa9c:	strb	r0, [r8, #87]	; 0x57
   1aaa0:	add	r0, r8, #4
   1aaa4:	str	r0, [sp, #40]	; 0x28
   1aaa8:	add	r0, r8, #128	; 0x80
   1aaac:	str	r0, [sp, #32]
   1aab0:	ldr	r0, [r8]
   1aab4:	str	r0, [sp, #20]
   1aab8:	ldr	r0, [r8, #40]	; 0x28
   1aabc:	movw	r1, #3491	; 0xda3
   1aac0:	mov	r6, #0
   1aac4:	str	r5, [sp, #36]	; 0x24
   1aac8:	movt	r1, #48626	; 0xbdf2
   1aacc:	cmp	r0, r1
   1aad0:	movne	r0, r8
   1aad4:	blne	19a44 <fputs@plt+0x865c>
   1aad8:	ldr	r9, [r8]
   1aadc:	ldrb	r0, [r9, #69]	; 0x45
   1aae0:	cmp	r0, #0
   1aae4:	bne	1b5f8 <fputs@plt+0xa210>
   1aae8:	ldr	r0, [r8, #76]	; 0x4c
   1aaec:	cmp	r0, #0
   1aaf0:	ble	1ab68 <fputs@plt+0x9780>
   1aaf4:	ldrb	r0, [r8, #89]	; 0x59
   1aaf8:	tst	r0, #3
   1aafc:	beq	1abfc <fputs@plt+0x9814>
   1ab00:	ldr	r5, [r8, #8]
   1ab04:	ldr	r7, [r8]
   1ab08:	mov	r1, #8
   1ab0c:	add	r4, r5, #40	; 0x28
   1ab10:	mov	r0, r4
   1ab14:	bl	31aa4 <fputs@plt+0x206bc>
   1ab18:	str	r6, [r8, #20]
   1ab1c:	ldr	r0, [r8, #80]	; 0x50
   1ab20:	cmp	r0, #7
   1ab24:	bne	1ac30 <fputs@plt+0x9848>
   1ab28:	ldrb	r0, [r7, #69]	; 0x45
   1ab2c:	mov	sl, #1
   1ab30:	cmp	r0, #0
   1ab34:	bne	1ad20 <fputs@plt+0x9938>
   1ab38:	ldrb	r0, [r7, #70]	; 0x46
   1ab3c:	cmp	r0, #0
   1ab40:	bne	1ad20 <fputs@plt+0x9938>
   1ab44:	mov	r1, #1
   1ab48:	strb	r1, [r7, #69]	; 0x45
   1ab4c:	ldr	r0, [r7, #164]	; 0xa4
   1ab50:	cmp	r0, #1
   1ab54:	strge	r1, [r7, #248]	; 0xf8
   1ab58:	ldr	r0, [r7, #256]	; 0x100
   1ab5c:	add	r0, r0, #1
   1ab60:	str	r0, [r7, #256]	; 0x100
   1ab64:	b	1ad20 <fputs@plt+0x9938>
   1ab68:	ldrb	r1, [r8, #87]	; 0x57
   1ab6c:	tst	r1, #1
   1ab70:	bne	1ac70 <fputs@plt+0x9888>
   1ab74:	cmn	r0, #1
   1ab78:	bgt	1aaf4 <fputs@plt+0x970c>
   1ab7c:	ldr	r0, [r9, #152]	; 0x98
   1ab80:	cmp	r0, #0
   1ab84:	streq	r6, [r9, #248]	; 0xf8
   1ab88:	ldr	r1, [r9, #188]	; 0xbc
   1ab8c:	cmp	r1, #0
   1ab90:	beq	1abbc <fputs@plt+0x97d4>
   1ab94:	ldrb	r1, [r9, #149]	; 0x95
   1ab98:	cmp	r1, #0
   1ab9c:	bne	1abbc <fputs@plt+0x97d4>
   1aba0:	ldr	r1, [r8, #168]	; 0xa8
   1aba4:	cmp	r1, #0
   1aba8:	beq	1abbc <fputs@plt+0x97d4>
   1abac:	ldr	r0, [r9]
   1abb0:	ldr	r1, [sp, #32]
   1abb4:	bl	31d38 <fputs@plt+0x20950>
   1abb8:	ldr	r0, [r9, #152]	; 0x98
   1abbc:	add	r0, r0, #1
   1abc0:	str	r0, [r9, #152]	; 0x98
   1abc4:	ldrb	r0, [r8, #89]	; 0x59
   1abc8:	tst	r0, #32
   1abcc:	bne	1abe0 <fputs@plt+0x97f8>
   1abd0:	ldr	r0, [r9, #160]	; 0xa0
   1abd4:	add	r0, r0, #1
   1abd8:	str	r0, [r9, #160]	; 0xa0
   1abdc:	ldrb	r0, [r8, #89]	; 0x59
   1abe0:	tst	r0, #64	; 0x40
   1abe4:	beq	1abf4 <fputs@plt+0x980c>
   1abe8:	ldr	r0, [r9, #156]	; 0x9c
   1abec:	add	r0, r0, #1
   1abf0:	str	r0, [r9, #156]	; 0x9c
   1abf4:	str	r6, [r8, #76]	; 0x4c
   1abf8:	b	1aaf4 <fputs@plt+0x970c>
   1abfc:	ldr	r0, [r9, #164]	; 0xa4
   1ac00:	add	r0, r0, #1
   1ac04:	str	r0, [r9, #164]	; 0xa4
   1ac08:	mov	r0, r8
   1ac0c:	bl	34c14 <fputs@plt+0x2382c>
   1ac10:	mov	sl, r0
   1ac14:	ldr	r0, [r9, #164]	; 0xa4
   1ac18:	mov	r4, #100	; 0x64
   1ac1c:	cmp	sl, #100	; 0x64
   1ac20:	sub	r0, r0, #1
   1ac24:	str	r0, [r9, #164]	; 0xa4
   1ac28:	bne	1ad20 <fputs@plt+0x9938>
   1ac2c:	b	1b474 <fputs@plt+0xa08c>
   1ac30:	ldrb	r0, [r8, #89]	; 0x59
   1ac34:	ldr	ip, [r8, #32]
   1ac38:	str	r5, [sp, #24]
   1ac3c:	str	r4, [sp, #28]
   1ac40:	and	r0, r0, #3
   1ac44:	cmp	r0, #1
   1ac48:	bne	1ac7c <fputs@plt+0x9894>
   1ac4c:	ldr	r1, [r8, #8]
   1ac50:	mov	sl, #0
   1ac54:	ldrb	r2, [r1, #368]	; 0x170
   1ac58:	add	r3, r1, #360	; 0x168
   1ac5c:	str	r3, [sp, #16]
   1ac60:	tst	r2, #16
   1ac64:	bne	1adf4 <fputs@plt+0x9a0c>
   1ac68:	mov	lr, r7
   1ac6c:	b	1ac8c <fputs@plt+0x98a4>
   1ac70:	mov	r4, #1
   1ac74:	mov	r0, #17
   1ac78:	b	1b4b8 <fputs@plt+0xa0d0>
   1ac7c:	mov	r1, #0
   1ac80:	mov	lr, r7
   1ac84:	mov	sl, #0
   1ac88:	str	r1, [sp, #16]
   1ac8c:	mov	r5, #0
   1ac90:	mov	r2, ip
   1ac94:	ldr	r4, [r8, #76]	; 0x4c
   1ac98:	add	r1, r4, r4, lsl #2
   1ac9c:	mov	r3, r4
   1aca0:	lsl	r1, r1, #2
   1aca4:	mov	r7, r3
   1aca8:	cmp	r3, r2
   1acac:	bge	1ad0c <fputs@plt+0x9924>
   1acb0:	cmp	r0, #2
   1acb4:	bne	1acd8 <fputs@plt+0x98f0>
   1acb8:	ldr	r6, [sp, #40]	; 0x28
   1acbc:	add	r3, r7, #1
   1acc0:	ldr	r6, [r6]
   1acc4:	ldrb	r6, [r6, r1]
   1acc8:	add	r1, r1, #20
   1accc:	cmp	r6, #161	; 0xa1
   1acd0:	bne	1aca4 <fputs@plt+0x98bc>
   1acd4:	sub	r4, r3, #1
   1acd8:	add	r1, r7, #1
   1acdc:	str	r1, [r8, #76]	; 0x4c
   1ace0:	ldr	r1, [lr, #248]	; 0xf8
   1ace4:	cmp	r1, #0
   1ace8:	beq	1ae34 <fputs@plt+0x9a4c>
   1acec:	movw	r1, #13012	; 0x32d4
   1acf0:	mov	r0, #9
   1acf4:	movt	r1, #9
   1acf8:	str	r0, [r8, #80]	; 0x50
   1acfc:	mov	r0, r8
   1ad00:	bl	33518 <fputs@plt+0x22130>
   1ad04:	mov	sl, #1
   1ad08:	b	1ad20 <fputs@plt+0x9938>
   1ad0c:	add	r0, r7, #1
   1ad10:	mov	sl, #101	; 0x65
   1ad14:	str	r0, [r8, #76]	; 0x4c
   1ad18:	mov	r0, #0
   1ad1c:	str	r0, [r8, #80]	; 0x50
   1ad20:	ldr	r0, [sp, #32]
   1ad24:	ldrd	r0, [r0]
   1ad28:	subs	r0, r0, #1
   1ad2c:	sbcs	r0, r1, #0
   1ad30:	movge	r0, r9
   1ad34:	movge	r1, r8
   1ad38:	blge	1998c <fputs@plt+0x85a4>
   1ad3c:	cmp	sl, #101	; 0x65
   1ad40:	mov	r4, sl
   1ad44:	bne	1b474 <fputs@plt+0xa08c>
   1ad48:	ldr	r1, [r9, #20]
   1ad4c:	mov	r0, #0
   1ad50:	cmp	r1, #0
   1ad54:	ble	1ade8 <fputs@plt+0x9a00>
   1ad58:	mov	r4, #0
   1ad5c:	ldr	r2, [r9, #16]
   1ad60:	add	r3, r2, r4, lsl #4
   1ad64:	ldr	r3, [r3, #4]
   1ad68:	cmp	r3, #0
   1ad6c:	beq	1adc8 <fputs@plt+0x99e0>
   1ad70:	ldr	r7, [r3]
   1ad74:	ldr	r3, [r3, #4]
   1ad78:	str	r7, [r3, #4]
   1ad7c:	ldr	r3, [r3]
   1ad80:	ldr	r7, [r3, #216]	; 0xd8
   1ad84:	cmp	r7, #0
   1ad88:	beq	1adc8 <fputs@plt+0x99e0>
   1ad8c:	ldr	r3, [r7, #12]
   1ad90:	mov	r6, #0
   1ad94:	cmp	r0, #0
   1ad98:	str	r6, [r7, #12]
   1ad9c:	bne	1adc8 <fputs@plt+0x99e0>
   1ada0:	cmp	r3, #1
   1ada4:	blt	1adc8 <fputs@plt+0x99e0>
   1ada8:	ldr	r7, [r9, #220]	; 0xdc
   1adac:	cmp	r7, #0
   1adb0:	beq	1adc8 <fputs@plt+0x99e0>
   1adb4:	ldr	r2, [r2, r4, lsl #4]
   1adb8:	ldr	r0, [r9, #224]	; 0xe0
   1adbc:	mov	r1, r9
   1adc0:	blx	r7
   1adc4:	ldr	r1, [r9, #20]
   1adc8:	add	r4, r4, #1
   1adcc:	cmp	r4, r1
   1add0:	blt	1ad5c <fputs@plt+0x9974>
   1add4:	cmp	r0, #0
   1add8:	mov	r4, #1
   1addc:	str	r0, [r8, #80]	; 0x50
   1ade0:	moveq	r4, #101	; 0x65
   1ade4:	b	1b474 <fputs@plt+0xa08c>
   1ade8:	str	r0, [r8, #80]	; 0x50
   1adec:	mov	r4, #101	; 0x65
   1adf0:	b	1b474 <fputs@plt+0xa08c>
   1adf4:	ldr	r2, [r1, #372]	; 0x174
   1adf8:	ldr	sl, [r1, #376]	; 0x178
   1adfc:	mov	r5, #0
   1ae00:	mov	lr, r7
   1ae04:	cmp	r5, r2, lsr #2
   1ae08:	beq	1ac90 <fputs@plt+0x98a8>
   1ae0c:	lsr	r5, r2, #2
   1ae10:	mov	r1, #0
   1ae14:	mov	r2, ip
   1ae18:	ldr	r3, [sl, r1, lsl #2]
   1ae1c:	add	r1, r1, #1
   1ae20:	cmp	r5, r1
   1ae24:	ldr	r3, [r3, #4]
   1ae28:	add	r2, r3, r2
   1ae2c:	bne	1ae18 <fputs@plt+0x9a30>
   1ae30:	b	1ac94 <fputs@plt+0x98ac>
   1ae34:	cmp	r4, ip
   1ae38:	bge	1ae44 <fputs@plt+0x9a5c>
   1ae3c:	ldr	r1, [sp, #40]	; 0x28
   1ae40:	b	1ae70 <fputs@plt+0x9a88>
   1ae44:	ldr	r1, [sl]
   1ae48:	sub	r4, r4, ip
   1ae4c:	ldr	r2, [r1, #4]
   1ae50:	cmp	r4, r2
   1ae54:	blt	1ae70 <fputs@plt+0x9a88>
   1ae58:	add	r3, sl, #4
   1ae5c:	ldr	r1, [r3], #4
   1ae60:	sub	r4, r4, r2
   1ae64:	ldr	r2, [r1, #4]
   1ae68:	cmp	r4, r2
   1ae6c:	bge	1ae5c <fputs@plt+0x9a74>
   1ae70:	ldr	r3, [r1]
   1ae74:	cmp	r0, #1
   1ae78:	bne	1af20 <fputs@plt+0x9b38>
   1ae7c:	ldr	r6, [sp, #24]
   1ae80:	mov	r0, #4
   1ae84:	asr	r1, r4, #31
   1ae88:	mov	r7, r3
   1ae8c:	strh	r0, [r6, #48]	; 0x30
   1ae90:	ldr	r0, [sp, #28]
   1ae94:	str	r4, [r0]
   1ae98:	str	r1, [r0, #4]
   1ae9c:	movw	r0, #2562	; 0xa02
   1aea0:	movw	r1, #49096	; 0xbfc8
   1aea4:	str	r3, [sp, #28]
   1aea8:	strh	r0, [r6, #88]	; 0x58
   1aeac:	add	r0, r4, r4, lsl #2
   1aeb0:	movt	r1, #8
   1aeb4:	str	r0, [sp, #12]
   1aeb8:	ldrb	r0, [r7, r0, lsl #2]!
   1aebc:	ldr	r0, [r1, r0, lsl #2]
   1aec0:	str	r0, [r6, #96]	; 0x60
   1aec4:	bl	11220 <strlen@plt>
   1aec8:	mov	r1, #1
   1aecc:	bic	r0, r0, #-1073741824	; 0xc0000000
   1aed0:	strb	r1, [r6, #90]	; 0x5a
   1aed4:	str	r0, [r6, #92]	; 0x5c
   1aed8:	ldrb	r0, [r7, #1]
   1aedc:	add	r7, r6, #120	; 0x78
   1aee0:	cmp	r0, #238	; 0xee
   1aee4:	bne	1af68 <fputs@plt+0x9b80>
   1aee8:	cmp	r5, #0
   1aeec:	beq	1af2c <fputs@plt+0x9b44>
   1aef0:	ldr	r3, [sp, #28]
   1aef4:	ldr	r0, [sp, #12]
   1aef8:	add	r0, r3, r0, lsl #2
   1aefc:	ldr	r1, [r0, #16]
   1af00:	mov	r0, #0
   1af04:	ldr	r2, [sl, r0, lsl #2]
   1af08:	cmp	r2, r1
   1af0c:	beq	1af34 <fputs@plt+0x9b4c>
   1af10:	add	r0, r0, #1
   1af14:	cmp	r5, r0
   1af18:	bne	1af04 <fputs@plt+0x9b1c>
   1af1c:	b	1af3c <fputs@plt+0x9b54>
   1af20:	ldr	r5, [sp, #28]
   1af24:	add	sl, sp, #48	; 0x30
   1af28:	b	1af74 <fputs@plt+0x9b8c>
   1af2c:	ldr	r3, [sp, #28]
   1af30:	mov	r0, #0
   1af34:	cmp	r0, r5
   1af38:	bne	1af6c <fputs@plt+0x9b84>
   1af3c:	ldr	sl, [sp, #16]
   1af40:	mov	r0, #4
   1af44:	cmp	r5, #0
   1af48:	mov	r2, r5
   1af4c:	add	r6, r0, r5, lsl #2
   1af50:	movwne	r2, #1
   1af54:	mov	r1, r6
   1af58:	mov	r0, sl
   1af5c:	bl	33964 <fputs@plt+0x2257c>
   1af60:	cmp	r0, #0
   1af64:	beq	1b090 <fputs@plt+0x9ca8>
   1af68:	ldr	r3, [sp, #28]
   1af6c:	add	sl, sp, #48	; 0x30
   1af70:	mov	r5, r7
   1af74:	add	r0, r4, r4, lsl #2
   1af78:	mov	r2, #4
   1af7c:	add	r4, r5, #120	; 0x78
   1af80:	strh	r2, [r5, #8]
   1af84:	add	r6, r3, r0, lsl #2
   1af88:	ldr	r0, [r6, #4]
   1af8c:	strh	r2, [r5, #48]	; 0x30
   1af90:	asr	r1, r0, #31
   1af94:	strd	r0, [r5]
   1af98:	ldr	r0, [r6, #8]
   1af9c:	strh	r2, [r5, #88]	; 0x58
   1afa0:	asr	r1, r0, #31
   1afa4:	strd	r0, [r5, #40]	; 0x28
   1afa8:	ldr	r0, [r6, #12]
   1afac:	asr	r1, r0, #31
   1afb0:	strd	r0, [r5, #80]	; 0x50
   1afb4:	ldr	r0, [r5, #144]	; 0x90
   1afb8:	cmp	r0, #100	; 0x64
   1afbc:	bge	1aff0 <fputs@plt+0x9c08>
   1afc0:	mov	r0, r4
   1afc4:	mov	r1, #100	; 0x64
   1afc8:	mov	r2, #0
   1afcc:	bl	33964 <fputs@plt+0x2257c>
   1afd0:	mov	sl, #1
   1afd4:	cmp	r0, #0
   1afd8:	bne	1ad20 <fputs@plt+0x9938>
   1afdc:	ldr	r7, [r5, #136]	; 0x88
   1afe0:	ldr	r0, [r5, #144]	; 0x90
   1afe4:	mov	r3, #0
   1afe8:	add	sl, sp, #48	; 0x30
   1afec:	b	1b008 <fputs@plt+0x9c20>
   1aff0:	ldr	r7, [r5, #140]	; 0x8c
   1aff4:	mov	r3, #0
   1aff8:	str	r7, [r5, #136]	; 0x88
   1affc:	ldrh	r1, [r5, #128]	; 0x80
   1b000:	and	r1, r1, #13
   1b004:	strh	r1, [r5, #128]	; 0x80
   1b008:	movw	r1, #514	; 0x202
   1b00c:	str	r4, [sp, #24]
   1b010:	strh	r1, [r5, #128]	; 0x80
   1b014:	str	r7, [sp, #56]	; 0x38
   1b018:	str	r7, [sp, #52]	; 0x34
   1b01c:	strh	r3, [sp, #72]	; 0x48
   1b020:	str	r3, [sp, #68]	; 0x44
   1b024:	str	r0, [sp, #64]	; 0x40
   1b028:	str	r3, [sp, #60]	; 0x3c
   1b02c:	str	r3, [sp, #48]	; 0x30
   1b030:	ldrsb	r1, [r6, #1]
   1b034:	add	r1, r1, #19
   1b038:	cmp	r1, #15
   1b03c:	bhi	1b1b0 <fputs@plt+0x9dc8>
   1b040:	add	r2, pc, #0
   1b044:	ldr	pc, [r2, r1, lsl #2]
   1b048:	andeq	fp, r1, r8, lsl #1
   1b04c:	strheq	fp, [r1], -ip
   1b050:			; <UNDEFINED> instruction: 0x0001b1b0
   1b054:			; <UNDEFINED> instruction: 0x0001b1b0
   1b058:	ldrdeq	fp, [r1], -r4
   1b05c:	andeq	fp, r1, r4, asr #2
   1b060:	andeq	fp, r1, r8, asr r1
   1b064:	andeq	fp, r1, r0, ror #2
   1b068:			; <UNDEFINED> instruction: 0x0001b1b0
   1b06c:	andeq	fp, r1, ip, ror r1
   1b070:			; <UNDEFINED> instruction: 0x0001b1b0
   1b074:	andeq	fp, r1, ip, asr #3
   1b078:			; <UNDEFINED> instruction: 0x0001b1b0
   1b07c:	andeq	fp, r1, ip, lsl r2
   1b080:	andeq	fp, r1, r0, lsl #6
   1b084:	muleq	r1, r0, r1
   1b088:	strb	r3, [r7]
   1b08c:	b	1b1c4 <fputs@plt+0x9ddc>
   1b090:	ldr	r3, [sp, #28]
   1b094:	ldr	r0, [sp, #12]
   1b098:	ldr	r1, [sl, #16]
   1b09c:	add	r0, r3, r0, lsl #2
   1b0a0:	ldr	r0, [r0, #16]
   1b0a4:	str	r0, [r1, r5, lsl #2]
   1b0a8:	str	r6, [sl, #12]
   1b0ac:	ldrh	r0, [sl, #8]
   1b0b0:	orr	r0, r0, #16
   1b0b4:	strh	r0, [sl, #8]
   1b0b8:	b	1af6c <fputs@plt+0x9b84>
   1b0bc:	movw	r1, #2978	; 0xba2
   1b0c0:	mov	r0, sl
   1b0c4:	mov	r4, r7
   1b0c8:	movt	r1, #9
   1b0cc:	bl	3e160 <fputs@plt+0x2cd78>
   1b0d0:	b	1b36c <fputs@plt+0x9f84>
   1b0d4:	ldr	r2, [r6, #16]
   1b0d8:	mov	r1, #0
   1b0dc:	ldr	r3, [r2]
   1b0e0:	cmp	r3, #2
   1b0e4:	blt	1b11c <fputs@plt+0x9d34>
   1b0e8:	str	r6, [sp, #16]
   1b0ec:	add	r4, r2, #4
   1b0f0:	sub	r6, r3, #1
   1b0f4:	ldr	r2, [r4], #4
   1b0f8:	movw	r1, #64699	; 0xfcbb
   1b0fc:	mov	r0, sl
   1b100:	movt	r1, #8
   1b104:	bl	3e160 <fputs@plt+0x2cd78>
   1b108:	subs	r6, r6, #1
   1b10c:	bne	1b0f4 <fputs@plt+0x9d0c>
   1b110:	ldr	r1, [sp, #60]	; 0x3c
   1b114:	ldr	r0, [sp, #64]	; 0x40
   1b118:	ldr	r6, [sp, #16]
   1b11c:	mov	r2, #91	; 0x5b
   1b120:	strb	r2, [r7]
   1b124:	add	r2, r1, #1
   1b128:	cmp	r2, r0
   1b12c:	bcs	1b324 <fputs@plt+0x9f3c>
   1b130:	str	r2, [sp, #60]	; 0x3c
   1b134:	mov	r2, #93	; 0x5d
   1b138:	ldr	r0, [sp, #56]	; 0x38
   1b13c:	strb	r2, [r0, r1]
   1b140:	b	1b1c4 <fputs@plt+0x9ddc>
   1b144:	ldr	r2, [r6, #16]
   1b148:	movw	r1, #3035	; 0xbdb
   1b14c:	mov	r0, sl
   1b150:	movt	r1, #9
   1b154:	b	1b1a4 <fputs@plt+0x9dbc>
   1b158:	ldr	r0, [r6, #16]
   1b15c:	b	1b208 <fputs@plt+0x9e20>
   1b160:	ldr	r0, [r6, #16]
   1b164:	vldr	d16, [r0]
   1b168:	movw	r1, #64678	; 0xfca6
   1b16c:	mov	r0, sl
   1b170:	movt	r1, #8
   1b174:	vmov	r2, r3, d16
   1b178:	b	1b318 <fputs@plt+0x9f30>
   1b17c:	ldr	r0, [r6, #16]
   1b180:	movw	r1, #64691	; 0xfcb3
   1b184:	movt	r1, #8
   1b188:	ldr	r2, [r0, #8]
   1b18c:	b	1b1a0 <fputs@plt+0x9db8>
   1b190:	ldr	r0, [r6, #16]
   1b194:	movw	r1, #64663	; 0xfc97
   1b198:	movt	r1, #8
   1b19c:	ldr	r2, [r0]
   1b1a0:	mov	r0, sl
   1b1a4:	mov	r4, r7
   1b1a8:	bl	3e160 <fputs@plt+0x2cd78>
   1b1ac:	b	1b36c <fputs@plt+0x9f84>
   1b1b0:	ldr	r4, [r6, #16]
   1b1b4:	cmp	r4, #0
   1b1b8:	bne	1b36c <fputs@plt+0x9f84>
   1b1bc:	mov	r0, #0
   1b1c0:	strb	r0, [r7]
   1b1c4:	mov	r4, r7
   1b1c8:	b	1b36c <fputs@plt+0x9f84>
   1b1cc:	ldr	r0, [r6, #16]
   1b1d0:	ldrh	r1, [r0, #8]
   1b1d4:	tst	r1, #2
   1b1d8:	bne	1b340 <fputs@plt+0x9f58>
   1b1dc:	tst	r1, #4
   1b1e0:	bne	1b208 <fputs@plt+0x9e20>
   1b1e4:	tst	r1, #8
   1b1e8:	bne	1b164 <fputs@plt+0x9d7c>
   1b1ec:	movw	r0, #64684	; 0xfcac
   1b1f0:	movw	r4, #9501	; 0x251d
   1b1f4:	tst	r1, #1
   1b1f8:	movt	r0, #8
   1b1fc:	movt	r4, #9
   1b200:	moveq	r4, r0
   1b204:	b	1b36c <fputs@plt+0x9f84>
   1b208:	ldrd	r2, [r0]
   1b20c:	movw	r1, #2178	; 0x882
   1b210:	mov	r0, sl
   1b214:	movt	r1, #9
   1b218:	b	1b318 <fputs@plt+0x9f30>
   1b21c:	str	r7, [sp, #12]
   1b220:	ldr	r7, [r6, #16]
   1b224:	movw	r1, #64650	; 0xfc8a
   1b228:	mov	r0, sl
   1b22c:	str	r5, [sp, #28]
   1b230:	str	r6, [sp, #16]
   1b234:	movt	r1, #8
   1b238:	ldrh	r2, [r7, #6]
   1b23c:	bl	3e160 <fputs@plt+0x2cd78>
   1b240:	ldrh	r0, [r7, #6]
   1b244:	movw	r5, #38315	; 0x95ab
   1b248:	movt	r5, #8
   1b24c:	cmp	r0, #0
   1b250:	beq	1b2d0 <fputs@plt+0x9ee8>
   1b254:	add	r6, r7, #20
   1b258:	mov	sl, #0
   1b25c:	ldr	r0, [r6, sl, lsl #2]
   1b260:	mov	r4, r5
   1b264:	movw	r1, #49744	; 0xc250
   1b268:	movt	r1, #8
   1b26c:	cmp	r0, #0
   1b270:	ldrne	r4, [r0]
   1b274:	mov	r0, r4
   1b278:	bl	113c4 <strcmp@plt>
   1b27c:	cmp	r0, #0
   1b280:	movw	r0, #10611	; 0x2973
   1b284:	movw	r5, #38315	; 0x95ab
   1b288:	movw	r1, #64655	; 0xfc8f
   1b28c:	movw	r2, #64661	; 0xfc95
   1b290:	movt	r0, #9
   1b294:	movt	r5, #8
   1b298:	movt	r1, #8
   1b29c:	movt	r2, #8
   1b2a0:	moveq	r4, r0
   1b2a4:	ldr	r0, [r7, #16]
   1b2a8:	mov	r3, r4
   1b2ac:	ldrb	r0, [r0, sl]
   1b2b0:	cmp	r0, #0
   1b2b4:	add	r0, sp, #48	; 0x30
   1b2b8:	moveq	r2, r5
   1b2bc:	bl	3e160 <fputs@plt+0x2cd78>
   1b2c0:	ldrh	r0, [r7, #6]
   1b2c4:	add	sl, sl, #1
   1b2c8:	cmp	sl, r0
   1b2cc:	bcc	1b25c <fputs@plt+0x9e74>
   1b2d0:	ldr	r0, [sp, #60]	; 0x3c
   1b2d4:	ldr	r2, [sp, #64]	; 0x40
   1b2d8:	add	r1, r0, #1
   1b2dc:	cmp	r1, r2
   1b2e0:	bcs	1b348 <fputs@plt+0x9f60>
   1b2e4:	str	r1, [sp, #60]	; 0x3c
   1b2e8:	ldr	r4, [sp, #12]
   1b2ec:	add	sl, sp, #48	; 0x30
   1b2f0:	mov	r2, #41	; 0x29
   1b2f4:	ldr	r1, [sp, #56]	; 0x38
   1b2f8:	strb	r2, [r1, r0]
   1b2fc:	b	1b364 <fputs@plt+0x9f7c>
   1b300:	ldr	r0, [r6, #16]
   1b304:	movw	r1, #64671	; 0xfc9f
   1b308:	movt	r1, #8
   1b30c:	ldrsb	r3, [r0]
   1b310:	ldr	r2, [r0, #20]
   1b314:	mov	r0, sl
   1b318:	mov	r4, r7
   1b31c:	bl	3e160 <fputs@plt+0x2cd78>
   1b320:	b	1b36c <fputs@plt+0x9f84>
   1b324:	movw	r1, #2119	; 0x847
   1b328:	mov	r0, sl
   1b32c:	mov	r2, #1
   1b330:	mov	r4, r7
   1b334:	movt	r1, #9
   1b338:	bl	23670 <fputs@plt+0x12288>
   1b33c:	b	1b36c <fputs@plt+0x9f84>
   1b340:	ldr	r4, [r0, #16]
   1b344:	b	1b36c <fputs@plt+0x9f84>
   1b348:	movw	r1, #5173	; 0x1435
   1b34c:	add	sl, sp, #48	; 0x30
   1b350:	mov	r2, #1
   1b354:	movt	r1, #9
   1b358:	mov	r0, sl
   1b35c:	bl	23670 <fputs@plt+0x12288>
   1b360:	ldr	r4, [sp, #12]
   1b364:	ldr	r5, [sp, #28]
   1b368:	ldr	r6, [sp, #16]
   1b36c:	mov	r0, sl
   1b370:	bl	15ca8 <fputs@plt+0x48c0>
   1b374:	ldr	r0, [r5, #136]	; 0x88
   1b378:	cmp	r4, r0
   1b37c:	beq	1b3a0 <fputs@plt+0x9fb8>
   1b380:	mov	r0, #0
   1b384:	mov	r1, r4
   1b388:	mvn	r2, #0
   1b38c:	mov	r3, #1
   1b390:	str	r0, [sp]
   1b394:	ldr	r0, [sp, #24]
   1b398:	bl	1a320 <fputs@plt+0x8f38>
   1b39c:	b	1b3c8 <fputs@plt+0x9fe0>
   1b3a0:	cmp	r4, #0
   1b3a4:	beq	1b3b8 <fputs@plt+0x9fd0>
   1b3a8:	mov	r0, r4
   1b3ac:	bl	11220 <strlen@plt>
   1b3b0:	bic	r0, r0, #-1073741824	; 0xc0000000
   1b3b4:	b	1b3bc <fputs@plt+0x9fd4>
   1b3b8:	mov	r0, #0
   1b3bc:	mov	r1, #1
   1b3c0:	strb	r1, [r5, #130]	; 0x82
   1b3c4:	str	r0, [r5, #132]	; 0x84
   1b3c8:	ldrb	r0, [r8, #89]	; 0x59
   1b3cc:	and	r1, r0, #3
   1b3d0:	cmp	r1, #1
   1b3d4:	bne	1b450 <fputs@plt+0xa068>
   1b3d8:	ldr	r0, [r5, #184]	; 0xb8
   1b3dc:	cmp	r0, #4
   1b3e0:	bge	1b408 <fputs@plt+0xa020>
   1b3e4:	add	r0, r5, #160	; 0xa0
   1b3e8:	mov	r1, #4
   1b3ec:	mov	r2, #0
   1b3f0:	bl	33964 <fputs@plt+0x2257c>
   1b3f4:	mov	sl, #1
   1b3f8:	cmp	r0, #0
   1b3fc:	bne	1ad20 <fputs@plt+0x9938>
   1b400:	ldr	r1, [r5, #176]	; 0xb0
   1b404:	b	1b41c <fputs@plt+0xa034>
   1b408:	ldr	r1, [r5, #180]	; 0xb4
   1b40c:	str	r1, [r5, #176]	; 0xb0
   1b410:	ldrh	r0, [r5, #168]	; 0xa8
   1b414:	and	r0, r0, #13
   1b418:	strh	r0, [r5, #168]	; 0xa8
   1b41c:	mov	r0, #2
   1b420:	movw	r2, #63401	; 0xf7a9
   1b424:	str	r0, [r5, #172]	; 0xac
   1b428:	movw	r0, #514	; 0x202
   1b42c:	movt	r2, #8
   1b430:	strh	r0, [r5, #168]	; 0xa8
   1b434:	mov	r0, #3
   1b438:	ldrb	r3, [r6, #3]
   1b43c:	bl	15e08 <fputs@plt+0x4a20>
   1b440:	mov	r0, #1
   1b444:	strh	r0, [r5, #208]	; 0xd0
   1b448:	strb	r0, [r5, #170]	; 0xaa
   1b44c:	ldrb	r0, [r8, #89]	; 0x59
   1b450:	mov	r1, #0
   1b454:	mov	r4, #100	; 0x64
   1b458:	str	r1, [r8, #80]	; 0x50
   1b45c:	mov	r1, #12
   1b460:	bic	r0, r1, r0, lsl #2
   1b464:	strh	r0, [r8, #84]	; 0x54
   1b468:	ldr	r0, [r8, #8]
   1b46c:	add	r0, r0, #40	; 0x28
   1b470:	str	r0, [r8, #20]
   1b474:	str	r4, [r9, #52]	; 0x34
   1b478:	movw	r2, #3082	; 0xc0a
   1b47c:	ldr	r1, [r8, #80]	; 0x50
   1b480:	ldr	r0, [r8]
   1b484:	cmp	r1, r2
   1b488:	beq	1b4b0 <fputs@plt+0xa0c8>
   1b48c:	ldrb	r2, [r0, #69]	; 0x45
   1b490:	cmp	r2, #0
   1b494:	bne	1b4b0 <fputs@plt+0xa0c8>
   1b498:	ldr	r0, [r0, #56]	; 0x38
   1b49c:	and	r1, r0, r1
   1b4a0:	mov	r0, #7
   1b4a4:	cmp	r1, #7
   1b4a8:	streq	r0, [r8, #80]	; 0x50
   1b4ac:	b	1b4bc <fputs@plt+0xa0d4>
   1b4b0:	bl	31e1c <fputs@plt+0x20a34>
   1b4b4:	mov	r0, #7
   1b4b8:	str	r0, [r8, #80]	; 0x50
   1b4bc:	orr	r0, r4, #1
   1b4c0:	cmp	r0, #101	; 0x65
   1b4c4:	beq	1b4e8 <fputs@plt+0xa100>
   1b4c8:	ldrsb	r0, [r8, #89]	; 0x59
   1b4cc:	add	sl, sp, #48	; 0x30
   1b4d0:	cmn	r0, #1
   1b4d4:	bgt	1b4ec <fputs@plt+0xa104>
   1b4d8:	mov	r0, r8
   1b4dc:	bl	32970 <fputs@plt+0x21588>
   1b4e0:	mov	r4, r0
   1b4e4:	b	1b4ec <fputs@plt+0xa104>
   1b4e8:	add	sl, sp, #48	; 0x30
   1b4ec:	ldr	r0, [r9, #56]	; 0x38
   1b4f0:	and	r4, r0, r4
   1b4f4:	cmp	r4, #17
   1b4f8:	bne	1b69c <fputs@plt+0xa2b4>
   1b4fc:	ldr	r5, [sp, #36]	; 0x24
   1b500:	cmp	r5, #50	; 0x32
   1b504:	beq	1b604 <fputs@plt+0xa21c>
   1b508:	ldr	r6, [r8]
   1b50c:	ldr	r1, [r8, #168]	; 0xa8
   1b510:	ldr	r7, [r8, #76]	; 0x4c
   1b514:	add	r0, sp, #44	; 0x2c
   1b518:	mov	r9, #0
   1b51c:	mvn	r2, #0
   1b520:	mov	r3, #0
   1b524:	str	r8, [sp]
   1b528:	str	r0, [sp, #4]
   1b52c:	str	r9, [sp, #8]
   1b530:	mov	r0, r6
   1b534:	bl	1eaf8 <fputs@plt+0xd710>
   1b538:	cmp	r0, #0
   1b53c:	bne	1b60c <fputs@plt+0xa224>
   1b540:	ldr	r4, [sp, #44]	; 0x2c
   1b544:	mov	r0, sl
   1b548:	mov	r2, #208	; 0xd0
   1b54c:	add	r5, r5, #1
   1b550:	mov	r1, r4
   1b554:	bl	11244 <memcpy@plt>
   1b558:	mov	r0, r4
   1b55c:	mov	r1, r8
   1b560:	mov	r2, #208	; 0xd0
   1b564:	bl	11244 <memcpy@plt>
   1b568:	mov	r0, r8
   1b56c:	mov	r1, sl
   1b570:	mov	r2, #208	; 0xd0
   1b574:	bl	11244 <memcpy@plt>
   1b578:	ldr	r0, [r4, #52]	; 0x34
   1b57c:	ldr	r1, [r8, #52]	; 0x34
   1b580:	str	r1, [r4, #52]	; 0x34
   1b584:	str	r0, [r8, #52]	; 0x34
   1b588:	ldr	r0, [r4, #48]	; 0x30
   1b58c:	ldr	r1, [r8, #48]	; 0x30
   1b590:	str	r1, [r4, #48]	; 0x30
   1b594:	str	r0, [r8, #48]	; 0x30
   1b598:	ldr	r0, [r4, #168]	; 0xa8
   1b59c:	ldr	r1, [r8, #168]	; 0xa8
   1b5a0:	str	r1, [r4, #168]	; 0xa8
   1b5a4:	str	r0, [r8, #168]	; 0xa8
   1b5a8:	ldrb	r0, [r8, #89]	; 0x59
   1b5ac:	ldrb	r1, [r4, #89]	; 0x59
   1b5b0:	and	r0, r0, #127	; 0x7f
   1b5b4:	and	r1, r1, #128	; 0x80
   1b5b8:	orr	r0, r0, r1
   1b5bc:	mov	r1, r8
   1b5c0:	strb	r0, [r8, #89]	; 0x59
   1b5c4:	mov	r0, r4
   1b5c8:	bl	1c804 <fputs@plt+0xb41c>
   1b5cc:	mov	r0, r4
   1b5d0:	str	r9, [r4, #80]	; 0x50
   1b5d4:	bl	199f4 <fputs@plt+0x860c>
   1b5d8:	mov	r0, r8
   1b5dc:	bl	19a44 <fputs@plt+0x865c>
   1b5e0:	cmp	r7, #0
   1b5e4:	bmi	1aab8 <fputs@plt+0x96d0>
   1b5e8:	ldrb	r0, [r8, #87]	; 0x57
   1b5ec:	orr	r0, r0, #2
   1b5f0:	strb	r0, [r8, #87]	; 0x57
   1b5f4:	b	1aab8 <fputs@plt+0x96d0>
   1b5f8:	mov	r4, #7
   1b5fc:	str	r4, [r8, #80]	; 0x50
   1b600:	b	1b69c <fputs@plt+0xa2b4>
   1b604:	mov	r4, #17
   1b608:	b	1b69c <fputs@plt+0xa2b4>
   1b60c:	mov	r4, r0
   1b610:	cmp	r0, #7
   1b614:	bne	1b650 <fputs@plt+0xa268>
   1b618:	ldrb	r0, [r6, #69]	; 0x45
   1b61c:	cmp	r0, #0
   1b620:	bne	1b650 <fputs@plt+0xa268>
   1b624:	ldrb	r0, [r6, #70]	; 0x46
   1b628:	cmp	r0, #0
   1b62c:	bne	1b650 <fputs@plt+0xa268>
   1b630:	mov	r0, #1
   1b634:	strb	r0, [r6, #69]	; 0x45
   1b638:	ldr	r1, [r6, #164]	; 0xa4
   1b63c:	cmp	r1, #1
   1b640:	strge	r0, [r6, #248]	; 0xf8
   1b644:	ldr	r0, [r6, #256]	; 0x100
   1b648:	add	r0, r0, #1
   1b64c:	str	r0, [r6, #256]	; 0x100
   1b650:	ldr	r7, [sp, #20]
   1b654:	mov	r1, #1
   1b658:	ldr	r0, [r7, #240]	; 0xf0
   1b65c:	bl	19f2c <fputs@plt+0x8b44>
   1b660:	ldr	r1, [r8, #44]	; 0x2c
   1b664:	mov	r6, r0
   1b668:	mov	r0, r7
   1b66c:	bl	13dc4 <fputs@plt+0x29dc>
   1b670:	ldrb	r0, [r7, #69]	; 0x45
   1b674:	cmp	r0, #0
   1b678:	beq	1b688 <fputs@plt+0xa2a0>
   1b67c:	mov	r4, #7
   1b680:	mov	r0, #0
   1b684:	b	1b694 <fputs@plt+0xa2ac>
   1b688:	mov	r0, r7
   1b68c:	mov	r1, r6
   1b690:	bl	1b71c <fputs@plt+0xa334>
   1b694:	str	r4, [r8, #80]	; 0x50
   1b698:	str	r0, [r8, #44]	; 0x2c
   1b69c:	movw	r0, #3082	; 0xc0a
   1b6a0:	cmp	r4, r0
   1b6a4:	ldr	r0, [sp, #20]
   1b6a8:	beq	1b6c4 <fputs@plt+0xa2dc>
   1b6ac:	ldrb	r1, [r0, #69]	; 0x45
   1b6b0:	cmp	r1, #0
   1b6b4:	bne	1b6c4 <fputs@plt+0xa2dc>
   1b6b8:	ldr	r0, [r0, #56]	; 0x38
   1b6bc:	and	r4, r0, r4
   1b6c0:	b	1b6cc <fputs@plt+0xa2e4>
   1b6c4:	bl	31e1c <fputs@plt+0x20a34>
   1b6c8:	mov	r4, #7
   1b6cc:	mov	r0, r4
   1b6d0:	sub	sp, fp, #28
   1b6d4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1b6d8:	push	{fp, lr}
   1b6dc:	mov	fp, sp
   1b6e0:	cmp	r0, #0
   1b6e4:	beq	1b704 <fputs@plt+0xa31c>
   1b6e8:	ldr	r1, [r0]
   1b6ec:	mov	r0, #0
   1b6f0:	cmp	r1, #0
   1b6f4:	popne	{fp, pc}
   1b6f8:	movw	r1, #63202	; 0xf6e2
   1b6fc:	movt	r1, #8
   1b700:	b	1b70c <fputs@plt+0xa324>
   1b704:	movw	r1, #63361	; 0xf781
   1b708:	movt	r1, #8
   1b70c:	mov	r0, #21
   1b710:	bl	15e38 <fputs@plt+0x4a50>
   1b714:	mov	r0, #1
   1b718:	pop	{fp, pc}
   1b71c:	push	{r4, r5, r6, r7, fp, lr}
   1b720:	add	fp, sp, #16
   1b724:	mov	r4, #0
   1b728:	cmp	r1, #0
   1b72c:	beq	1b790 <fputs@plt+0xa3a8>
   1b730:	mov	r7, r0
   1b734:	mov	r0, r1
   1b738:	mov	r5, r1
   1b73c:	bl	11220 <strlen@plt>
   1b740:	bic	r0, r0, #-1073741824	; 0xc0000000
   1b744:	cmp	r7, #0
   1b748:	add	r6, r0, #1
   1b74c:	beq	1b764 <fputs@plt+0xa37c>
   1b750:	mov	r0, r7
   1b754:	mov	r2, r6
   1b758:	mov	r3, #0
   1b75c:	bl	238e0 <fputs@plt+0x124f8>
   1b760:	b	1b770 <fputs@plt+0xa388>
   1b764:	mov	r0, r6
   1b768:	mov	r1, #0
   1b76c:	bl	1438c <fputs@plt+0x2fa4>
   1b770:	mov	r7, r0
   1b774:	cmp	r0, #0
   1b778:	beq	1b790 <fputs@plt+0xa3a8>
   1b77c:	mov	r0, r7
   1b780:	mov	r1, r5
   1b784:	mov	r2, r6
   1b788:	bl	11244 <memcpy@plt>
   1b78c:	mov	r4, r7
   1b790:	mov	r0, r4
   1b794:	pop	{r4, r5, r6, r7, fp, pc}
   1b798:	ldr	r0, [r0, #4]
   1b79c:	ldr	r0, [r0, #4]
   1b7a0:	bx	lr
   1b7a4:	ldr	r0, [r0]
   1b7a8:	ldr	r0, [r0, #32]
   1b7ac:	bx	lr
   1b7b0:	ldr	r2, [r0, #8]
   1b7b4:	ldrb	r3, [r2, #9]
   1b7b8:	tst	r3, #32
   1b7bc:	ldrne	r0, [r2, #16]
   1b7c0:	bxne	lr
   1b7c4:	b	1b7c8 <fputs@plt+0xa3e0>
   1b7c8:	push	{r4, r5, r6, sl, fp, lr}
   1b7cc:	add	fp, sp, #16
   1b7d0:	ldr	r4, [r0, #8]
   1b7d4:	cmp	r1, #0
   1b7d8:	ble	1b808 <fputs@plt+0xa420>
   1b7dc:	mov	r6, r0
   1b7e0:	ldr	r0, [r4, #24]
   1b7e4:	mov	r5, r1
   1b7e8:	cmp	r0, r1
   1b7ec:	bge	1b824 <fputs@plt+0xa43c>
   1b7f0:	mov	r0, r4
   1b7f4:	mov	r1, r5
   1b7f8:	mov	r2, #0
   1b7fc:	bl	33964 <fputs@plt+0x2257c>
   1b800:	ldr	r0, [r4, #16]
   1b804:	b	1b838 <fputs@plt+0xa450>
   1b808:	ldrh	r0, [r4, #8]
   1b80c:	movw	r1, #9312	; 0x2460
   1b810:	tst	r0, r1
   1b814:	beq	1b864 <fputs@plt+0xa47c>
   1b818:	mov	r0, r4
   1b81c:	bl	337e4 <fputs@plt+0x223fc>
   1b820:	b	1b86c <fputs@plt+0xa484>
   1b824:	ldr	r0, [r4, #20]
   1b828:	str	r0, [r4, #16]
   1b82c:	ldrh	r1, [r4, #8]
   1b830:	and	r1, r1, #13
   1b834:	strh	r1, [r4, #8]
   1b838:	mov	r1, #8192	; 0x2000
   1b83c:	cmp	r0, #0
   1b840:	strh	r1, [r4, #8]
   1b844:	ldr	r1, [r6, #4]
   1b848:	str	r1, [r4]
   1b84c:	beq	1b860 <fputs@plt+0xa478>
   1b850:	mov	r1, #0
   1b854:	mov	r2, r5
   1b858:	bl	1119c <memset@plt>
   1b85c:	ldr	r0, [r4, #16]
   1b860:	pop	{r4, r5, r6, sl, fp, pc}
   1b864:	mov	r0, #1
   1b868:	strh	r0, [r4, #8]
   1b86c:	mov	r0, #0
   1b870:	str	r0, [r4, #16]
   1b874:	pop	{r4, r5, r6, sl, fp, pc}
   1b878:	mov	r2, r0
   1b87c:	ldr	r0, [r0, #12]
   1b880:	ldr	r3, [r0, #204]	; 0xcc
   1b884:	mov	r0, #0
   1b888:	cmp	r3, #0
   1b88c:	bxeq	lr
   1b890:	ldr	ip, [r2, #16]
   1b894:	ldr	r2, [r3]
   1b898:	cmp	r2, ip
   1b89c:	bne	1b8ac <fputs@plt+0xa4c4>
   1b8a0:	ldr	r2, [r3, #4]
   1b8a4:	cmp	r2, r1
   1b8a8:	beq	1b8bc <fputs@plt+0xa4d4>
   1b8ac:	ldr	r3, [r3, #16]
   1b8b0:	cmp	r3, #0
   1b8b4:	bne	1b894 <fputs@plt+0xa4ac>
   1b8b8:	bx	lr
   1b8bc:	ldr	r0, [r3, #8]
   1b8c0:	bx	lr
   1b8c4:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   1b8c8:	add	fp, sp, #24
   1b8cc:	mov	r8, r2
   1b8d0:	cmp	r1, #0
   1b8d4:	bmi	1b98c <fputs@plt+0xa5a4>
   1b8d8:	ldr	r4, [r0, #12]
   1b8dc:	mov	r7, r1
   1b8e0:	mov	r5, r0
   1b8e4:	ldr	r6, [r4, #204]	; 0xcc
   1b8e8:	cmp	r6, #0
   1b8ec:	beq	1b918 <fputs@plt+0xa530>
   1b8f0:	ldr	r0, [r5, #16]
   1b8f4:	ldr	r1, [r6]
   1b8f8:	cmp	r1, r0
   1b8fc:	bne	1b90c <fputs@plt+0xa524>
   1b900:	ldr	r1, [r6, #4]
   1b904:	cmp	r1, r7
   1b908:	beq	1b9a4 <fputs@plt+0xa5bc>
   1b90c:	ldr	r6, [r6, #16]
   1b910:	cmp	r6, #0
   1b914:	bne	1b8f4 <fputs@plt+0xa50c>
   1b918:	ldr	r0, [r4]
   1b91c:	mov	r9, r3
   1b920:	cmp	r0, #0
   1b924:	beq	1b938 <fputs@plt+0xa550>
   1b928:	mov	r2, #20
   1b92c:	mov	r3, #0
   1b930:	bl	238e0 <fputs@plt+0x124f8>
   1b934:	b	1b944 <fputs@plt+0xa55c>
   1b938:	mov	r0, #20
   1b93c:	mov	r1, #0
   1b940:	bl	1438c <fputs@plt+0x2fa4>
   1b944:	mov	r6, r0
   1b948:	cmp	r0, #0
   1b94c:	mov	r3, r9
   1b950:	beq	1b98c <fputs@plt+0xa5a4>
   1b954:	mov	r0, #0
   1b958:	str	r0, [r6, #12]
   1b95c:	str	r0, [r6, #8]
   1b960:	ldr	r1, [r5, #16]
   1b964:	stm	r6, {r1, r7}
   1b968:	ldr	r1, [r4, #204]	; 0xcc
   1b96c:	str	r1, [r6, #16]
   1b970:	str	r6, [r4, #204]	; 0xcc
   1b974:	ldrb	r1, [r5, #25]
   1b978:	cmp	r1, #0
   1b97c:	moveq	r1, #1
   1b980:	strbeq	r1, [r5, #25]
   1b984:	streq	r0, [r5, #20]
   1b988:	b	1b9c0 <fputs@plt+0xa5d8>
   1b98c:	cmp	r3, #0
   1b990:	beq	1b9a0 <fputs@plt+0xa5b8>
   1b994:	mov	r0, r8
   1b998:	pop	{r4, r5, r6, r7, r8, r9, fp, lr}
   1b99c:	bx	r3
   1b9a0:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   1b9a4:	ldr	r1, [r6, #12]
   1b9a8:	cmp	r1, #0
   1b9ac:	beq	1b9c0 <fputs@plt+0xa5d8>
   1b9b0:	ldr	r0, [r6, #8]
   1b9b4:	mov	r4, r3
   1b9b8:	blx	r1
   1b9bc:	mov	r3, r4
   1b9c0:	str	r8, [r6, #8]
   1b9c4:	str	r3, [r6, #12]
   1b9c8:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   1b9cc:	ldr	r0, [r0, #8]
   1b9d0:	ldr	r0, [r0, #12]
   1b9d4:	bx	lr
   1b9d8:	cmp	r0, #0
   1b9dc:	ldrhne	r0, [r0, #84]	; 0x54
   1b9e0:	moveq	r0, #0
   1b9e4:	bx	lr
   1b9e8:	mov	r1, r0
   1b9ec:	mov	r0, #0
   1b9f0:	cmp	r1, #0
   1b9f4:	bxeq	lr
   1b9f8:	ldr	r2, [r1, #20]
   1b9fc:	cmp	r2, #0
   1ba00:	ldrhne	r0, [r1, #84]	; 0x54
   1ba04:	bx	lr
   1ba08:	push	{r4, r5, fp, lr}
   1ba0c:	add	fp, sp, #8
   1ba10:	mov	r4, r0
   1ba14:	bl	1ba68 <fputs@plt+0xa680>
   1ba18:	bl	19c6c <fputs@plt+0x8884>
   1ba1c:	mov	r5, r0
   1ba20:	cmp	r4, #0
   1ba24:	beq	1ba60 <fputs@plt+0xa678>
   1ba28:	ldr	r1, [r4, #80]	; 0x50
   1ba2c:	ldr	r0, [r4]
   1ba30:	movw	r2, #3082	; 0xc0a
   1ba34:	cmp	r1, r2
   1ba38:	beq	1ba54 <fputs@plt+0xa66c>
   1ba3c:	ldrb	r2, [r0, #69]	; 0x45
   1ba40:	cmp	r2, #0
   1ba44:	bne	1ba54 <fputs@plt+0xa66c>
   1ba48:	ldr	r0, [r0, #56]	; 0x38
   1ba4c:	and	r0, r0, r1
   1ba50:	b	1ba5c <fputs@plt+0xa674>
   1ba54:	bl	31e1c <fputs@plt+0x20a34>
   1ba58:	mov	r0, #7
   1ba5c:	str	r0, [r4, #80]	; 0x50
   1ba60:	mov	r0, r5
   1ba64:	pop	{r4, r5, fp, pc}
   1ba68:	push	{r4, sl, fp, lr}
   1ba6c:	add	fp, sp, #8
   1ba70:	movw	r4, #51536	; 0xc950
   1ba74:	cmp	r0, #0
   1ba78:	movt	r4, #8
   1ba7c:	beq	1babc <fputs@plt+0xa6d4>
   1ba80:	ldr	r2, [r0, #20]
   1ba84:	cmp	r2, #0
   1ba88:	beq	1baa4 <fputs@plt+0xa6bc>
   1ba8c:	ldrh	r3, [r0, #84]	; 0x54
   1ba90:	cmp	r3, r1
   1ba94:	bls	1baa4 <fputs@plt+0xa6bc>
   1ba98:	add	r0, r1, r1, lsl #2
   1ba9c:	add	r4, r2, r0, lsl #3
   1baa0:	b	1babc <fputs@plt+0xa6d4>
   1baa4:	ldr	r0, [r0]
   1baa8:	cmp	r0, #0
   1baac:	movne	r1, #25
   1bab0:	strne	r1, [r0, #52]	; 0x34
   1bab4:	movne	r1, #25
   1bab8:	blne	260c8 <fputs@plt+0x14ce0>
   1babc:	mov	r0, r4
   1bac0:	pop	{r4, sl, fp, pc}
   1bac4:	push	{r4, r5, fp, lr}
   1bac8:	add	fp, sp, #8
   1bacc:	mov	r4, r0
   1bad0:	bl	1ba68 <fputs@plt+0xa680>
   1bad4:	mov	r1, #1
   1bad8:	bl	19d68 <fputs@plt+0x8980>
   1badc:	mov	r5, r0
   1bae0:	cmp	r4, #0
   1bae4:	beq	1bb20 <fputs@plt+0xa738>
   1bae8:	ldr	r1, [r4, #80]	; 0x50
   1baec:	ldr	r0, [r4]
   1baf0:	movw	r2, #3082	; 0xc0a
   1baf4:	cmp	r1, r2
   1baf8:	beq	1bb14 <fputs@plt+0xa72c>
   1bafc:	ldrb	r2, [r0, #69]	; 0x45
   1bb00:	cmp	r2, #0
   1bb04:	bne	1bb14 <fputs@plt+0xa72c>
   1bb08:	ldr	r0, [r0, #56]	; 0x38
   1bb0c:	and	r0, r0, r1
   1bb10:	b	1bb1c <fputs@plt+0xa734>
   1bb14:	bl	31e1c <fputs@plt+0x20a34>
   1bb18:	mov	r0, #7
   1bb1c:	str	r0, [r4, #80]	; 0x50
   1bb20:	mov	r0, r5
   1bb24:	pop	{r4, r5, fp, pc}
   1bb28:	push	{r4, r5, fp, lr}
   1bb2c:	add	fp, sp, #8
   1bb30:	mov	r4, r0
   1bb34:	bl	1ba68 <fputs@plt+0xa680>
   1bb38:	mov	r1, #2
   1bb3c:	bl	19d68 <fputs@plt+0x8980>
   1bb40:	mov	r5, r0
   1bb44:	cmp	r4, #0
   1bb48:	beq	1bb84 <fputs@plt+0xa79c>
   1bb4c:	ldr	r1, [r4, #80]	; 0x50
   1bb50:	ldr	r0, [r4]
   1bb54:	movw	r2, #3082	; 0xc0a
   1bb58:	cmp	r1, r2
   1bb5c:	beq	1bb78 <fputs@plt+0xa790>
   1bb60:	ldrb	r2, [r0, #69]	; 0x45
   1bb64:	cmp	r2, #0
   1bb68:	bne	1bb78 <fputs@plt+0xa790>
   1bb6c:	ldr	r0, [r0, #56]	; 0x38
   1bb70:	and	r0, r0, r1
   1bb74:	b	1bb80 <fputs@plt+0xa798>
   1bb78:	bl	31e1c <fputs@plt+0x20a34>
   1bb7c:	mov	r0, #7
   1bb80:	str	r0, [r4, #80]	; 0x50
   1bb84:	mov	r0, r5
   1bb88:	pop	{r4, r5, fp, pc}
   1bb8c:	push	{r4, sl, fp, lr}
   1bb90:	add	fp, sp, #8
   1bb94:	vpush	{d8}
   1bb98:	mov	r4, r0
   1bb9c:	bl	1ba68 <fputs@plt+0xa680>
   1bba0:	bl	19dc8 <fputs@plt+0x89e0>
   1bba4:	vmov.f64	d8, d0
   1bba8:	cmp	r4, #0
   1bbac:	beq	1bbe8 <fputs@plt+0xa800>
   1bbb0:	ldr	r1, [r4, #80]	; 0x50
   1bbb4:	ldr	r0, [r4]
   1bbb8:	movw	r2, #3082	; 0xc0a
   1bbbc:	cmp	r1, r2
   1bbc0:	beq	1bbdc <fputs@plt+0xa7f4>
   1bbc4:	ldrb	r2, [r0, #69]	; 0x45
   1bbc8:	cmp	r2, #0
   1bbcc:	bne	1bbdc <fputs@plt+0xa7f4>
   1bbd0:	ldr	r0, [r0, #56]	; 0x38
   1bbd4:	and	r0, r0, r1
   1bbd8:	b	1bbe4 <fputs@plt+0xa7fc>
   1bbdc:	bl	31e1c <fputs@plt+0x20a34>
   1bbe0:	mov	r0, #7
   1bbe4:	str	r0, [r4, #80]	; 0x50
   1bbe8:	vmov.f64	d0, d8
   1bbec:	vpop	{d8}
   1bbf0:	pop	{r4, sl, fp, pc}
   1bbf4:	push	{r4, r5, fp, lr}
   1bbf8:	add	fp, sp, #8
   1bbfc:	mov	r4, r0
   1bc00:	bl	1ba68 <fputs@plt+0xa680>
   1bc04:	bl	19e50 <fputs@plt+0x8a68>
   1bc08:	mov	r5, r0
   1bc0c:	cmp	r4, #0
   1bc10:	beq	1bc4c <fputs@plt+0xa864>
   1bc14:	ldr	r1, [r4, #80]	; 0x50
   1bc18:	ldr	r0, [r4]
   1bc1c:	movw	r2, #3082	; 0xc0a
   1bc20:	cmp	r1, r2
   1bc24:	beq	1bc40 <fputs@plt+0xa858>
   1bc28:	ldrb	r2, [r0, #69]	; 0x45
   1bc2c:	cmp	r2, #0
   1bc30:	bne	1bc40 <fputs@plt+0xa858>
   1bc34:	ldr	r0, [r0, #56]	; 0x38
   1bc38:	and	r0, r0, r1
   1bc3c:	b	1bc48 <fputs@plt+0xa860>
   1bc40:	bl	31e1c <fputs@plt+0x20a34>
   1bc44:	mov	r0, #7
   1bc48:	str	r0, [r4, #80]	; 0x50
   1bc4c:	mov	r0, r5
   1bc50:	pop	{r4, r5, fp, pc}
   1bc54:	push	{r4, r5, r6, sl, fp, lr}
   1bc58:	add	fp, sp, #16
   1bc5c:	mov	r4, r0
   1bc60:	bl	1ba68 <fputs@plt+0xa680>
   1bc64:	bl	19e50 <fputs@plt+0x8a68>
   1bc68:	mov	r5, r0
   1bc6c:	mov	r6, r1
   1bc70:	cmp	r4, #0
   1bc74:	beq	1bcb0 <fputs@plt+0xa8c8>
   1bc78:	ldr	r1, [r4, #80]	; 0x50
   1bc7c:	ldr	r0, [r4]
   1bc80:	movw	r2, #3082	; 0xc0a
   1bc84:	cmp	r1, r2
   1bc88:	beq	1bca4 <fputs@plt+0xa8bc>
   1bc8c:	ldrb	r2, [r0, #69]	; 0x45
   1bc90:	cmp	r2, #0
   1bc94:	bne	1bca4 <fputs@plt+0xa8bc>
   1bc98:	ldr	r0, [r0, #56]	; 0x38
   1bc9c:	and	r0, r0, r1
   1bca0:	b	1bcac <fputs@plt+0xa8c4>
   1bca4:	bl	31e1c <fputs@plt+0x20a34>
   1bca8:	mov	r0, #7
   1bcac:	str	r0, [r4, #80]	; 0x50
   1bcb0:	mov	r0, r5
   1bcb4:	mov	r1, r6
   1bcb8:	pop	{r4, r5, r6, sl, fp, pc}
   1bcbc:	push	{r4, r5, fp, lr}
   1bcc0:	add	fp, sp, #8
   1bcc4:	mov	r4, r0
   1bcc8:	bl	1ba68 <fputs@plt+0xa680>
   1bccc:	mov	r1, #1
   1bcd0:	bl	19f2c <fputs@plt+0x8b44>
   1bcd4:	mov	r5, r0
   1bcd8:	cmp	r4, #0
   1bcdc:	beq	1bd18 <fputs@plt+0xa930>
   1bce0:	ldr	r1, [r4, #80]	; 0x50
   1bce4:	ldr	r0, [r4]
   1bce8:	movw	r2, #3082	; 0xc0a
   1bcec:	cmp	r1, r2
   1bcf0:	beq	1bd0c <fputs@plt+0xa924>
   1bcf4:	ldrb	r2, [r0, #69]	; 0x45
   1bcf8:	cmp	r2, #0
   1bcfc:	bne	1bd0c <fputs@plt+0xa924>
   1bd00:	ldr	r0, [r0, #56]	; 0x38
   1bd04:	and	r0, r0, r1
   1bd08:	b	1bd14 <fputs@plt+0xa92c>
   1bd0c:	bl	31e1c <fputs@plt+0x20a34>
   1bd10:	mov	r0, #7
   1bd14:	str	r0, [r4, #80]	; 0x50
   1bd18:	mov	r0, r5
   1bd1c:	pop	{r4, r5, fp, pc}
   1bd20:	push	{r4, r5, fp, lr}
   1bd24:	add	fp, sp, #8
   1bd28:	mov	r4, r0
   1bd2c:	bl	1ba68 <fputs@plt+0xa680>
   1bd30:	mov	r5, r0
   1bd34:	ldrh	r0, [r0, #8]
   1bd38:	tst	r0, #2048	; 0x800
   1bd3c:	movwne	r1, #59391	; 0xe7ff
   1bd40:	andne	r0, r0, r1
   1bd44:	orrne	r0, r0, #4096	; 0x1000
   1bd48:	strhne	r0, [r5, #8]
   1bd4c:	cmp	r4, #0
   1bd50:	beq	1bd8c <fputs@plt+0xa9a4>
   1bd54:	ldr	r1, [r4, #80]	; 0x50
   1bd58:	ldr	r0, [r4]
   1bd5c:	movw	r2, #3082	; 0xc0a
   1bd60:	cmp	r1, r2
   1bd64:	beq	1bd80 <fputs@plt+0xa998>
   1bd68:	ldrb	r2, [r0, #69]	; 0x45
   1bd6c:	cmp	r2, #0
   1bd70:	bne	1bd80 <fputs@plt+0xa998>
   1bd74:	ldr	r0, [r0, #56]	; 0x38
   1bd78:	and	r0, r0, r1
   1bd7c:	b	1bd88 <fputs@plt+0xa9a0>
   1bd80:	bl	31e1c <fputs@plt+0x20a34>
   1bd84:	mov	r0, #7
   1bd88:	str	r0, [r4, #80]	; 0x50
   1bd8c:	mov	r0, r5
   1bd90:	pop	{r4, r5, fp, pc}
   1bd94:	push	{r4, r5, fp, lr}
   1bd98:	add	fp, sp, #8
   1bd9c:	mov	r4, r0
   1bda0:	bl	1ba68 <fputs@plt+0xa680>
   1bda4:	mov	r1, #2
   1bda8:	bl	19f2c <fputs@plt+0x8b44>
   1bdac:	mov	r5, r0
   1bdb0:	cmp	r4, #0
   1bdb4:	beq	1bdf0 <fputs@plt+0xaa08>
   1bdb8:	ldr	r1, [r4, #80]	; 0x50
   1bdbc:	ldr	r0, [r4]
   1bdc0:	movw	r2, #3082	; 0xc0a
   1bdc4:	cmp	r1, r2
   1bdc8:	beq	1bde4 <fputs@plt+0xa9fc>
   1bdcc:	ldrb	r2, [r0, #69]	; 0x45
   1bdd0:	cmp	r2, #0
   1bdd4:	bne	1bde4 <fputs@plt+0xa9fc>
   1bdd8:	ldr	r0, [r0, #56]	; 0x38
   1bddc:	and	r0, r0, r1
   1bde0:	b	1bdec <fputs@plt+0xaa04>
   1bde4:	bl	31e1c <fputs@plt+0x20a34>
   1bde8:	mov	r0, #7
   1bdec:	str	r0, [r4, #80]	; 0x50
   1bdf0:	mov	r0, r5
   1bdf4:	pop	{r4, r5, fp, pc}
   1bdf8:	push	{r4, r5, fp, lr}
   1bdfc:	add	fp, sp, #8
   1be00:	mov	r4, r0
   1be04:	bl	1ba68 <fputs@plt+0xa680>
   1be08:	ldrh	r0, [r0, #8]
   1be0c:	movw	r1, #13854	; 0x361e
   1be10:	cmp	r4, #0
   1be14:	movt	r1, #9
   1be18:	and	r0, r0, #31
   1be1c:	ldrb	r5, [r1, r0]
   1be20:	beq	1be5c <fputs@plt+0xaa74>
   1be24:	ldr	r1, [r4, #80]	; 0x50
   1be28:	ldr	r0, [r4]
   1be2c:	movw	r2, #3082	; 0xc0a
   1be30:	cmp	r1, r2
   1be34:	beq	1be50 <fputs@plt+0xaa68>
   1be38:	ldrb	r2, [r0, #69]	; 0x45
   1be3c:	cmp	r2, #0
   1be40:	bne	1be50 <fputs@plt+0xaa68>
   1be44:	ldr	r0, [r0, #56]	; 0x38
   1be48:	and	r0, r0, r1
   1be4c:	b	1be58 <fputs@plt+0xaa70>
   1be50:	bl	31e1c <fputs@plt+0x20a34>
   1be54:	mov	r0, #7
   1be58:	str	r0, [r4, #80]	; 0x50
   1be5c:	mov	r0, r5
   1be60:	pop	{r4, r5, fp, pc}
   1be64:	push	{r4, r5, fp, lr}
   1be68:	add	fp, sp, #8
   1be6c:	mov	r4, #0
   1be70:	cmp	r0, #0
   1be74:	beq	1bed4 <fputs@plt+0xaaec>
   1be78:	ldrh	r2, [r0, #84]	; 0x54
   1be7c:	cmp	r2, r1
   1be80:	bls	1bed4 <fputs@plt+0xaaec>
   1be84:	ldr	r5, [r0]
   1be88:	ldr	r0, [r0, #16]
   1be8c:	add	r1, r1, r1, lsl #2
   1be90:	add	r0, r0, r1, lsl #3
   1be94:	mov	r1, #1
   1be98:	bl	19f2c <fputs@plt+0x8b44>
   1be9c:	ldrb	r1, [r5, #69]	; 0x45
   1bea0:	cmp	r1, #0
   1bea4:	beq	1bed0 <fputs@plt+0xaae8>
   1bea8:	ldr	r0, [r5, #164]	; 0xa4
   1beac:	cmp	r0, #0
   1beb0:	bne	1bed4 <fputs@plt+0xaaec>
   1beb4:	mov	r4, #0
   1beb8:	str	r4, [r5, #248]	; 0xf8
   1bebc:	strb	r4, [r5, #69]	; 0x45
   1bec0:	ldr	r0, [r5, #256]	; 0x100
   1bec4:	sub	r0, r0, #1
   1bec8:	str	r0, [r5, #256]	; 0x100
   1becc:	b	1bed4 <fputs@plt+0xaaec>
   1bed0:	mov	r4, r0
   1bed4:	mov	r0, r4
   1bed8:	pop	{r4, r5, fp, pc}
   1bedc:	push	{r4, r5, fp, lr}
   1bee0:	add	fp, sp, #8
   1bee4:	mov	r4, #0
   1bee8:	cmp	r0, #0
   1beec:	beq	1bf4c <fputs@plt+0xab64>
   1bef0:	ldrh	r2, [r0, #84]	; 0x54
   1bef4:	cmp	r2, r1
   1bef8:	bls	1bf4c <fputs@plt+0xab64>
   1befc:	ldr	r5, [r0]
   1bf00:	ldr	r0, [r0, #16]
   1bf04:	add	r1, r1, r1, lsl #2
   1bf08:	add	r0, r0, r1, lsl #3
   1bf0c:	mov	r1, #2
   1bf10:	bl	19f2c <fputs@plt+0x8b44>
   1bf14:	ldrb	r1, [r5, #69]	; 0x45
   1bf18:	cmp	r1, #0
   1bf1c:	beq	1bf48 <fputs@plt+0xab60>
   1bf20:	ldr	r0, [r5, #164]	; 0xa4
   1bf24:	cmp	r0, #0
   1bf28:	bne	1bf4c <fputs@plt+0xab64>
   1bf2c:	mov	r4, #0
   1bf30:	str	r4, [r5, #248]	; 0xf8
   1bf34:	strb	r4, [r5, #69]	; 0x45
   1bf38:	ldr	r0, [r5, #256]	; 0x100
   1bf3c:	sub	r0, r0, #1
   1bf40:	str	r0, [r5, #256]	; 0x100
   1bf44:	b	1bf4c <fputs@plt+0xab64>
   1bf48:	mov	r4, r0
   1bf4c:	mov	r0, r4
   1bf50:	pop	{r4, r5, fp, pc}
   1bf54:	push	{r4, r5, fp, lr}
   1bf58:	add	fp, sp, #8
   1bf5c:	mov	r4, #0
   1bf60:	cmp	r0, #0
   1bf64:	beq	1bfc8 <fputs@plt+0xabe0>
   1bf68:	ldrh	r2, [r0, #84]	; 0x54
   1bf6c:	cmp	r2, r1
   1bf70:	bls	1bfc8 <fputs@plt+0xabe0>
   1bf74:	ldr	r5, [r0]
   1bf78:	ldr	r0, [r0, #16]
   1bf7c:	add	r1, r2, r1
   1bf80:	add	r1, r1, r1, lsl #2
   1bf84:	add	r0, r0, r1, lsl #3
   1bf88:	mov	r1, #1
   1bf8c:	bl	19f2c <fputs@plt+0x8b44>
   1bf90:	ldrb	r1, [r5, #69]	; 0x45
   1bf94:	cmp	r1, #0
   1bf98:	beq	1bfc4 <fputs@plt+0xabdc>
   1bf9c:	ldr	r0, [r5, #164]	; 0xa4
   1bfa0:	cmp	r0, #0
   1bfa4:	bne	1bfc8 <fputs@plt+0xabe0>
   1bfa8:	mov	r4, #0
   1bfac:	str	r4, [r5, #248]	; 0xf8
   1bfb0:	strb	r4, [r5, #69]	; 0x45
   1bfb4:	ldr	r0, [r5, #256]	; 0x100
   1bfb8:	sub	r0, r0, #1
   1bfbc:	str	r0, [r5, #256]	; 0x100
   1bfc0:	b	1bfc8 <fputs@plt+0xabe0>
   1bfc4:	mov	r4, r0
   1bfc8:	mov	r0, r4
   1bfcc:	pop	{r4, r5, fp, pc}
   1bfd0:	push	{r4, r5, fp, lr}
   1bfd4:	add	fp, sp, #8
   1bfd8:	mov	r4, #0
   1bfdc:	cmp	r0, #0
   1bfe0:	beq	1c044 <fputs@plt+0xac5c>
   1bfe4:	ldrh	r2, [r0, #84]	; 0x54
   1bfe8:	cmp	r2, r1
   1bfec:	bls	1c044 <fputs@plt+0xac5c>
   1bff0:	ldr	r5, [r0]
   1bff4:	ldr	r0, [r0, #16]
   1bff8:	add	r1, r2, r1
   1bffc:	add	r1, r1, r1, lsl #2
   1c000:	add	r0, r0, r1, lsl #3
   1c004:	mov	r1, #2
   1c008:	bl	19f2c <fputs@plt+0x8b44>
   1c00c:	ldrb	r1, [r5, #69]	; 0x45
   1c010:	cmp	r1, #0
   1c014:	beq	1c040 <fputs@plt+0xac58>
   1c018:	ldr	r0, [r5, #164]	; 0xa4
   1c01c:	cmp	r0, #0
   1c020:	bne	1c044 <fputs@plt+0xac5c>
   1c024:	mov	r4, #0
   1c028:	str	r4, [r5, #248]	; 0xf8
   1c02c:	strb	r4, [r5, #69]	; 0x45
   1c030:	ldr	r0, [r5, #256]	; 0x100
   1c034:	sub	r0, r0, #1
   1c038:	str	r0, [r5, #256]	; 0x100
   1c03c:	b	1c044 <fputs@plt+0xac5c>
   1c040:	mov	r4, r0
   1c044:	mov	r0, r4
   1c048:	pop	{r4, r5, fp, pc}
   1c04c:	push	{fp, lr}
   1c050:	mov	fp, sp
   1c054:	sub	sp, sp, #8
   1c058:	mov	ip, #0
   1c05c:	str	ip, [sp, #4]
   1c060:	ldr	ip, [fp, #8]
   1c064:	str	ip, [sp]
   1c068:	bl	1c074 <fputs@plt+0xac8c>
   1c06c:	mov	sp, fp
   1c070:	pop	{fp, pc}
   1c074:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   1c078:	add	fp, sp, #24
   1c07c:	sub	sp, sp, #8
   1c080:	mov	r7, r3
   1c084:	mov	r5, r2
   1c088:	mov	r4, r1
   1c08c:	mov	r8, r0
   1c090:	bl	1c258 <fputs@plt+0xae70>
   1c094:	ldr	r1, [fp, #8]
   1c098:	cmp	r0, #0
   1c09c:	beq	1c0bc <fputs@plt+0xacd4>
   1c0a0:	mov	r6, r0
   1c0a4:	add	r0, r1, #1
   1c0a8:	cmp	r0, #2
   1c0ac:	bcc	1c188 <fputs@plt+0xada0>
   1c0b0:	mov	r0, r5
   1c0b4:	blx	r1
   1c0b8:	b	1c188 <fputs@plt+0xada0>
   1c0bc:	cmp	r5, #0
   1c0c0:	beq	1c108 <fputs@plt+0xad20>
   1c0c4:	ldr	r0, [r8, #60]	; 0x3c
   1c0c8:	str	r1, [sp]
   1c0cc:	sub	r1, r4, #1
   1c0d0:	ldr	r9, [fp, #12]
   1c0d4:	mov	r2, r7
   1c0d8:	add	r1, r1, r1, lsl #2
   1c0dc:	add	r6, r0, r1, lsl #3
   1c0e0:	mov	r1, r5
   1c0e4:	mov	r3, r9
   1c0e8:	mov	r0, r6
   1c0ec:	bl	1a320 <fputs@plt+0x8f38>
   1c0f0:	cmp	r0, #0
   1c0f4:	beq	1c110 <fputs@plt+0xad28>
   1c0f8:	mov	r5, r0
   1c0fc:	ldr	r0, [r8]
   1c100:	str	r5, [r0, #52]	; 0x34
   1c104:	b	1c150 <fputs@plt+0xad68>
   1c108:	mov	r6, #0
   1c10c:	b	1c188 <fputs@plt+0xada0>
   1c110:	ldr	r0, [r8]
   1c114:	cmp	r9, #0
   1c118:	beq	1c138 <fputs@plt+0xad50>
   1c11c:	ldrb	r1, [r6, #8]
   1c120:	tst	r1, #2
   1c124:	beq	1c138 <fputs@plt+0xad50>
   1c128:	ldrb	r1, [r0, #66]	; 0x42
   1c12c:	ldrb	r2, [r6, #10]
   1c130:	cmp	r2, r1
   1c134:	bne	1c194 <fputs@plt+0xadac>
   1c138:	mov	r1, #0
   1c13c:	str	r1, [r0, #52]	; 0x34
   1c140:	ldr	r1, [r0, #240]	; 0xf0
   1c144:	mov	r5, #0
   1c148:	cmp	r1, #0
   1c14c:	beq	1c15c <fputs@plt+0xad74>
   1c150:	mov	r1, r5
   1c154:	bl	260c8 <fputs@plt+0x14ce0>
   1c158:	ldr	r0, [r8]
   1c15c:	movw	r1, #3082	; 0xc0a
   1c160:	cmp	r5, r1
   1c164:	beq	1c180 <fputs@plt+0xad98>
   1c168:	ldrb	r1, [r0, #69]	; 0x45
   1c16c:	cmp	r1, #0
   1c170:	bne	1c180 <fputs@plt+0xad98>
   1c174:	ldr	r0, [r0, #56]	; 0x38
   1c178:	and	r6, r0, r5
   1c17c:	b	1c188 <fputs@plt+0xada0>
   1c180:	bl	31e1c <fputs@plt+0x20a34>
   1c184:	mov	r6, #7
   1c188:	mov	r0, r6
   1c18c:	sub	sp, fp, #24
   1c190:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   1c194:	mov	r0, r6
   1c198:	bl	33cf8 <fputs@plt+0x22910>
   1c19c:	mov	r5, r0
   1c1a0:	ldr	r0, [r8]
   1c1a4:	cmp	r5, #0
   1c1a8:	str	r5, [r0, #52]	; 0x34
   1c1ac:	bne	1c150 <fputs@plt+0xad68>
   1c1b0:	b	1c140 <fputs@plt+0xad58>
   1c1b4:	push	{r4, sl, fp, lr}
   1c1b8:	add	fp, sp, #8
   1c1bc:	sub	sp, sp, #8
   1c1c0:	ldr	r3, [fp, #8]
   1c1c4:	ldr	lr, [fp, #12]
   1c1c8:	ldr	ip, [fp, #16]
   1c1cc:	subs	r4, r3, #-2147483648	; 0x80000000
   1c1d0:	sbcs	r4, lr, #0
   1c1d4:	bcc	1c1f4 <fputs@plt+0xae0c>
   1c1d8:	add	r0, ip, #1
   1c1dc:	cmp	r0, #2
   1c1e0:	bcc	1c1ec <fputs@plt+0xae04>
   1c1e4:	mov	r0, r2
   1c1e8:	blx	ip
   1c1ec:	mov	r0, #18
   1c1f0:	b	1c204 <fputs@plt+0xae1c>
   1c1f4:	mov	r4, #0
   1c1f8:	str	ip, [sp]
   1c1fc:	str	r4, [sp, #4]
   1c200:	bl	1c074 <fputs@plt+0xac8c>
   1c204:	sub	sp, fp, #8
   1c208:	pop	{r4, sl, fp, pc}
   1c20c:	push	{r4, r5, r6, sl, fp, lr}
   1c210:	add	fp, sp, #16
   1c214:	vpush	{d8}
   1c218:	vmov.f64	d8, d0
   1c21c:	mov	r5, r1
   1c220:	mov	r6, r0
   1c224:	bl	1c258 <fputs@plt+0xae70>
   1c228:	mov	r4, r0
   1c22c:	cmp	r0, #0
   1c230:	bne	1c24c <fputs@plt+0xae64>
   1c234:	ldr	r0, [r6, #60]	; 0x3c
   1c238:	add	r1, r5, r5, lsl #2
   1c23c:	vmov.f64	d0, d8
   1c240:	add	r0, r0, r1, lsl #3
   1c244:	sub	r0, r0, #40	; 0x28
   1c248:	bl	1a27c <fputs@plt+0x8e94>
   1c24c:	mov	r0, r4
   1c250:	vpop	{d8}
   1c254:	pop	{r4, r5, r6, sl, fp, pc}
   1c258:	push	{r4, r5, r6, r7, fp, lr}
   1c25c:	add	fp, sp, #16
   1c260:	sub	sp, sp, #8
   1c264:	mov	r6, r1
   1c268:	mov	r5, r0
   1c26c:	bl	1b6d8 <fputs@plt+0xa2f0>
   1c270:	cmp	r0, #0
   1c274:	beq	1c2a8 <fputs@plt+0xaec0>
   1c278:	movw	r0, #62189	; 0xf2ed
   1c27c:	movw	r1, #62796	; 0xf54c
   1c280:	movw	r2, #13680	; 0x3570
   1c284:	movw	r3, #8202	; 0x200a
   1c288:	mov	r4, #21
   1c28c:	movt	r0, #8
   1c290:	movt	r1, #8
   1c294:	movt	r2, #9
   1c298:	movt	r3, #1
   1c29c:	add	r0, r0, #20
   1c2a0:	str	r0, [sp]
   1c2a4:	b	1c31c <fputs@plt+0xaf34>
   1c2a8:	ldr	r0, [r5, #40]	; 0x28
   1c2ac:	movw	r1, #3491	; 0xda3
   1c2b0:	movt	r1, #48626	; 0xbdf2
   1c2b4:	cmp	r0, r1
   1c2b8:	bne	1c2c8 <fputs@plt+0xaee0>
   1c2bc:	ldr	r0, [r5, #76]	; 0x4c
   1c2c0:	cmp	r0, #0
   1c2c4:	bmi	1c330 <fputs@plt+0xaf48>
   1c2c8:	ldr	r0, [r5]
   1c2cc:	mov	r4, #21
   1c2d0:	mov	r1, #21
   1c2d4:	str	r4, [r0, #52]	; 0x34
   1c2d8:	bl	260c8 <fputs@plt+0x14ce0>
   1c2dc:	ldr	r2, [r5, #168]	; 0xa8
   1c2e0:	movw	r1, #2081	; 0x821
   1c2e4:	mov	r0, #21
   1c2e8:	movt	r1, #9
   1c2ec:	bl	15e38 <fputs@plt+0x4a50>
   1c2f0:	movw	r0, #62189	; 0xf2ed
   1c2f4:	movw	r1, #62796	; 0xf54c
   1c2f8:	movw	r2, #13680	; 0x3570
   1c2fc:	movt	r0, #8
   1c300:	movt	r1, #8
   1c304:	movt	r2, #9
   1c308:	add	r0, r0, #20
   1c30c:	str	r0, [sp]
   1c310:	movw	r0, #8202	; 0x200a
   1c314:	movt	r0, #1
   1c318:	add	r3, r0, #8
   1c31c:	mov	r0, #21
   1c320:	bl	15e38 <fputs@plt+0x4a50>
   1c324:	mov	r0, r4
   1c328:	sub	sp, fp, #16
   1c32c:	pop	{r4, r5, r6, r7, fp, pc}
   1c330:	cmp	r6, #1
   1c334:	blt	1c344 <fputs@plt+0xaf5c>
   1c338:	ldrsh	r0, [r5, #68]	; 0x44
   1c33c:	cmp	r0, r6
   1c340:	bge	1c35c <fputs@plt+0xaf74>
   1c344:	ldr	r0, [r5]
   1c348:	mov	r4, #25
   1c34c:	mov	r1, #25
   1c350:	str	r4, [r0, #52]	; 0x34
   1c354:	bl	260c8 <fputs@plt+0x14ce0>
   1c358:	b	1c324 <fputs@plt+0xaf3c>
   1c35c:	ldr	r0, [r5, #60]	; 0x3c
   1c360:	sub	r7, r6, #1
   1c364:	movw	r2, #9312	; 0x2460
   1c368:	add	r1, r7, r7, lsl #2
   1c36c:	add	r0, r0, r1, lsl #3
   1c370:	mov	r4, r0
   1c374:	ldrh	r1, [r4, #8]!
   1c378:	tst	r1, r2
   1c37c:	beq	1c388 <fputs@plt+0xafa0>
   1c380:	bl	33798 <fputs@plt+0x223b0>
   1c384:	b	1c394 <fputs@plt+0xafac>
   1c388:	ldr	r1, [r0, #24]
   1c38c:	cmp	r1, #0
   1c390:	blne	33798 <fputs@plt+0x223b0>
   1c394:	mov	r0, #1
   1c398:	strh	r0, [r4]
   1c39c:	mov	r4, #0
   1c3a0:	ldr	r0, [r5]
   1c3a4:	str	r4, [r0, #52]	; 0x34
   1c3a8:	ldr	r1, [r0, #240]	; 0xf0
   1c3ac:	cmp	r1, #0
   1c3b0:	movne	r1, #0
   1c3b4:	blne	260c8 <fputs@plt+0x14ce0>
   1c3b8:	ldrsb	r0, [r5, #89]	; 0x59
   1c3bc:	cmn	r0, #1
   1c3c0:	bgt	1c324 <fputs@plt+0xaf3c>
   1c3c4:	ldr	r0, [r5, #188]	; 0xbc
   1c3c8:	cmp	r6, #32
   1c3cc:	bgt	1c3dc <fputs@plt+0xaff4>
   1c3d0:	mov	r1, #1
   1c3d4:	tst	r0, r1, lsl r7
   1c3d8:	bne	1c3e4 <fputs@plt+0xaffc>
   1c3dc:	cmn	r0, #1
   1c3e0:	bne	1c324 <fputs@plt+0xaf3c>
   1c3e4:	ldrb	r0, [r5, #87]	; 0x57
   1c3e8:	orr	r0, r0, #1
   1c3ec:	strb	r0, [r5, #87]	; 0x57
   1c3f0:	b	1c324 <fputs@plt+0xaf3c>
   1c3f4:	asr	r3, r2, #31
   1c3f8:	b	1c3fc <fputs@plt+0xb014>
   1c3fc:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   1c400:	add	fp, sp, #24
   1c404:	mov	r7, r3
   1c408:	mov	r8, r2
   1c40c:	mov	r5, r1
   1c410:	mov	r6, r0
   1c414:	bl	1c258 <fputs@plt+0xae70>
   1c418:	mov	r4, r0
   1c41c:	cmp	r0, #0
   1c420:	bne	1c464 <fputs@plt+0xb07c>
   1c424:	ldr	r0, [r6, #60]	; 0x3c
   1c428:	add	r1, r5, r5, lsl #2
   1c42c:	movw	r3, #9312	; 0x2460
   1c430:	add	r1, r0, r1, lsl #3
   1c434:	ldrh	r2, [r1, #-32]!	; 0xffffffe0
   1c438:	sub	r0, r1, #8
   1c43c:	tst	r2, r3
   1c440:	beq	1c454 <fputs@plt+0xb06c>
   1c444:	mov	r2, r8
   1c448:	mov	r3, r7
   1c44c:	bl	34bc8 <fputs@plt+0x237e0>
   1c450:	b	1c464 <fputs@plt+0xb07c>
   1c454:	str	r8, [r0]
   1c458:	str	r7, [r0, #4]
   1c45c:	mov	r0, #4
   1c460:	strh	r0, [r1]
   1c464:	mov	r0, r4
   1c468:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   1c46c:	b	1c258 <fputs@plt+0xae70>
   1c470:	push	{fp, lr}
   1c474:	mov	fp, sp
   1c478:	sub	sp, sp, #8
   1c47c:	mov	ip, #1
   1c480:	str	ip, [sp, #4]
   1c484:	ldr	ip, [fp, #8]
   1c488:	str	ip, [sp]
   1c48c:	bl	1c074 <fputs@plt+0xac8c>
   1c490:	mov	sp, fp
   1c494:	pop	{fp, pc}
   1c498:	push	{r4, sl, fp, lr}
   1c49c:	add	fp, sp, #8
   1c4a0:	sub	sp, sp, #8
   1c4a4:	ldr	r3, [fp, #8]
   1c4a8:	ldr	lr, [fp, #12]
   1c4ac:	ldr	ip, [fp, #16]
   1c4b0:	subs	r4, r3, #-2147483648	; 0x80000000
   1c4b4:	sbcs	r4, lr, #0
   1c4b8:	bcc	1c4d8 <fputs@plt+0xb0f0>
   1c4bc:	add	r0, ip, #1
   1c4c0:	cmp	r0, #2
   1c4c4:	bcc	1c4d0 <fputs@plt+0xb0e8>
   1c4c8:	mov	r0, r2
   1c4cc:	blx	ip
   1c4d0:	mov	r0, #18
   1c4d4:	b	1c4f0 <fputs@plt+0xb108>
   1c4d8:	ldr	r4, [fp, #20]
   1c4dc:	str	ip, [sp]
   1c4e0:	cmp	r4, #4
   1c4e4:	movweq	r4, #2
   1c4e8:	str	r4, [sp, #4]
   1c4ec:	bl	1c074 <fputs@plt+0xac8c>
   1c4f0:	sub	sp, fp, #8
   1c4f4:	pop	{r4, sl, fp, pc}
   1c4f8:	push	{fp, lr}
   1c4fc:	mov	fp, sp
   1c500:	sub	sp, sp, #8
   1c504:	mov	ip, #2
   1c508:	str	ip, [sp, #4]
   1c50c:	ldr	ip, [fp, #8]
   1c510:	str	ip, [sp]
   1c514:	bl	1c074 <fputs@plt+0xac8c>
   1c518:	mov	sp, fp
   1c51c:	pop	{fp, pc}
   1c520:	push	{fp, lr}
   1c524:	mov	fp, sp
   1c528:	sub	sp, sp, #8
   1c52c:	ldrh	ip, [r2, #8]
   1c530:	movw	r3, #13854	; 0x361e
   1c534:	movt	r3, #9
   1c538:	and	lr, ip, #31
   1c53c:	ldrb	r3, [r3, lr]
   1c540:	sub	lr, r3, #1
   1c544:	cmp	lr, #3
   1c548:	bhi	1c5bc <fputs@plt+0xb1d4>
   1c54c:	add	r3, pc, #0
   1c550:	ldr	pc, [r3, lr, lsl #2]
   1c554:	andeq	ip, r1, r4, ror #10
   1c558:	andeq	ip, r1, r8, asr #11
   1c55c:	andeq	ip, r1, r4, ror r5
   1c560:	muleq	r1, r0, r5
   1c564:	ldrd	r2, [r2]
   1c568:	mov	sp, fp
   1c56c:	pop	{fp, lr}
   1c570:	b	1c3fc <fputs@plt+0xb014>
   1c574:	ldr	ip, [r2, #16]
   1c578:	ldr	r3, [r2, #12]
   1c57c:	ldrb	lr, [r2, #10]
   1c580:	mvn	r2, #0
   1c584:	stm	sp, {r2, lr}
   1c588:	mov	r2, ip
   1c58c:	b	1c5b0 <fputs@plt+0xb1c8>
   1c590:	tst	ip, #16384	; 0x4000
   1c594:	bne	1c5d8 <fputs@plt+0xb1f0>
   1c598:	ldr	r3, [r2, #12]
   1c59c:	ldr	r2, [r2, #16]
   1c5a0:	mov	ip, #0
   1c5a4:	mvn	lr, #0
   1c5a8:	str	lr, [sp]
   1c5ac:	str	ip, [sp, #4]
   1c5b0:	bl	1c074 <fputs@plt+0xac8c>
   1c5b4:	mov	sp, fp
   1c5b8:	pop	{fp, pc}
   1c5bc:	mov	sp, fp
   1c5c0:	pop	{fp, lr}
   1c5c4:	b	1c258 <fputs@plt+0xae70>
   1c5c8:	vldr	d0, [r2]
   1c5cc:	mov	sp, fp
   1c5d0:	pop	{fp, lr}
   1c5d4:	b	1c20c <fputs@plt+0xae24>
   1c5d8:	ldr	r2, [r2]
   1c5dc:	mov	sp, fp
   1c5e0:	pop	{fp, lr}
   1c5e4:	b	1c5e8 <fputs@plt+0xb200>
   1c5e8:	push	{r4, r5, r6, r7, fp, lr}
   1c5ec:	add	fp, sp, #16
   1c5f0:	mov	r4, r2
   1c5f4:	mov	r6, r1
   1c5f8:	mov	r7, r0
   1c5fc:	bl	1c258 <fputs@plt+0xae70>
   1c600:	mov	r5, r0
   1c604:	cmp	r0, #0
   1c608:	bne	1c624 <fputs@plt+0xb23c>
   1c60c:	ldr	r0, [r7, #60]	; 0x3c
   1c610:	add	r1, r6, r6, lsl #2
   1c614:	add	r0, r0, r1, lsl #3
   1c618:	mov	r1, r4
   1c61c:	sub	r0, r0, #40	; 0x28
   1c620:	bl	1a860 <fputs@plt+0x9478>
   1c624:	mov	r0, r5
   1c628:	pop	{r4, r5, r6, r7, fp, pc}
   1c62c:	push	{r4, r5, r6, sl, fp, lr}
   1c630:	add	fp, sp, #16
   1c634:	mov	r6, r0
   1c638:	ldr	r0, [r0]
   1c63c:	mov	ip, #18
   1c640:	ldr	r4, [r0, #92]	; 0x5c
   1c644:	subs	r5, r4, r2
   1c648:	rscs	r3, r3, r4, asr #31
   1c64c:	bcc	1c660 <fputs@plt+0xb278>
   1c650:	mov	r0, r6
   1c654:	bl	1c5e8 <fputs@plt+0xb200>
   1c658:	mov	ip, r0
   1c65c:	ldr	r0, [r6]
   1c660:	movw	r1, #3082	; 0xc0a
   1c664:	cmp	ip, r1
   1c668:	beq	1c684 <fputs@plt+0xb29c>
   1c66c:	ldrb	r1, [r0, #69]	; 0x45
   1c670:	cmp	r1, #0
   1c674:	bne	1c684 <fputs@plt+0xb29c>
   1c678:	ldr	r0, [r0, #56]	; 0x38
   1c67c:	and	r0, r0, ip
   1c680:	pop	{r4, r5, r6, sl, fp, pc}
   1c684:	bl	31e1c <fputs@plt+0x20a34>
   1c688:	mov	r0, #7
   1c68c:	pop	{r4, r5, r6, sl, fp, pc}
   1c690:	cmp	r0, #0
   1c694:	ldrshne	r0, [r0, #68]	; 0x44
   1c698:	moveq	r0, #0
   1c69c:	bx	lr
   1c6a0:	mov	r2, r0
   1c6a4:	mov	r0, #0
   1c6a8:	cmp	r2, #0
   1c6ac:	beq	1c6d0 <fputs@plt+0xb2e8>
   1c6b0:	cmp	r1, #1
   1c6b4:	blt	1c6d0 <fputs@plt+0xb2e8>
   1c6b8:	ldrsh	r3, [r2, #70]	; 0x46
   1c6bc:	cmp	r3, r1
   1c6c0:	bxlt	lr
   1c6c4:	ldr	r0, [r2, #64]	; 0x40
   1c6c8:	add	r0, r0, r1, lsl #2
   1c6cc:	ldr	r0, [r0, #-4]
   1c6d0:	bx	lr
   1c6d4:	push	{r4, r5, fp, lr}
   1c6d8:	add	fp, sp, #8
   1c6dc:	mov	r4, r1
   1c6e0:	mov	r5, r0
   1c6e4:	cmp	r1, #0
   1c6e8:	beq	1c6fc <fputs@plt+0xb314>
   1c6ec:	mov	r0, r4
   1c6f0:	bl	11220 <strlen@plt>
   1c6f4:	bic	r2, r0, #-1073741824	; 0xc0000000
   1c6f8:	b	1c700 <fputs@plt+0xb318>
   1c6fc:	mov	r2, #0
   1c700:	mov	r0, r5
   1c704:	mov	r1, r4
   1c708:	pop	{r4, r5, fp, lr}
   1c70c:	b	1c710 <fputs@plt+0xb328>
   1c710:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   1c714:	add	fp, sp, #24
   1c718:	mov	r8, r1
   1c71c:	mov	r1, r0
   1c720:	mov	r0, #0
   1c724:	cmp	r1, #0
   1c728:	cmpne	r8, #0
   1c72c:	bne	1c734 <fputs@plt+0xb34c>
   1c730:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   1c734:	ldrsh	r7, [r1, #70]	; 0x46
   1c738:	cmp	r7, #1
   1c73c:	blt	1c730 <fputs@plt+0xb348>
   1c740:	ldr	r4, [r1, #64]	; 0x40
   1c744:	mov	r9, r2
   1c748:	mov	r5, #0
   1c74c:	ldr	r6, [r4, r5, lsl #2]
   1c750:	cmp	r6, #0
   1c754:	beq	1c77c <fputs@plt+0xb394>
   1c758:	mov	r0, r6
   1c75c:	mov	r1, r8
   1c760:	mov	r2, r9
   1c764:	bl	11370 <strncmp@plt>
   1c768:	cmp	r0, #0
   1c76c:	bne	1c77c <fputs@plt+0xb394>
   1c770:	ldrb	r0, [r6, r9]
   1c774:	cmp	r0, #0
   1c778:	beq	1c790 <fputs@plt+0xb3a8>
   1c77c:	add	r5, r5, #1
   1c780:	cmp	r5, r7
   1c784:	blt	1c74c <fputs@plt+0xb364>
   1c788:	mov	r0, #0
   1c78c:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   1c790:	add	r0, r5, #1
   1c794:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   1c798:	push	{fp, lr}
   1c79c:	mov	fp, sp
   1c7a0:	ldrh	ip, [r1, #68]	; 0x44
   1c7a4:	ldrh	r3, [r0, #68]	; 0x44
   1c7a8:	mov	r2, #1
   1c7ac:	cmp	r3, ip
   1c7b0:	bne	1c7fc <fputs@plt+0xb414>
   1c7b4:	ldrsb	r2, [r1, #89]	; 0x59
   1c7b8:	cmn	r2, #1
   1c7bc:	bgt	1c7d4 <fputs@plt+0xb3ec>
   1c7c0:	ldr	r2, [r1, #188]	; 0xbc
   1c7c4:	cmp	r2, #0
   1c7c8:	ldrbne	r2, [r1, #87]	; 0x57
   1c7cc:	orrne	r2, r2, #1
   1c7d0:	strbne	r2, [r1, #87]	; 0x57
   1c7d4:	ldrsb	r2, [r0, #89]	; 0x59
   1c7d8:	cmn	r2, #1
   1c7dc:	bgt	1c7f4 <fputs@plt+0xb40c>
   1c7e0:	ldr	r2, [r0, #188]	; 0xbc
   1c7e4:	cmp	r2, #0
   1c7e8:	ldrbne	r2, [r0, #87]	; 0x57
   1c7ec:	orrne	r2, r2, #1
   1c7f0:	strbne	r2, [r0, #87]	; 0x57
   1c7f4:	bl	1c804 <fputs@plt+0xb41c>
   1c7f8:	mov	r2, #0
   1c7fc:	mov	r0, r2
   1c800:	pop	{fp, pc}
   1c804:	push	{r4, r5, r6, r7, fp, lr}
   1c808:	add	fp, sp, #16
   1c80c:	mov	r5, r0
   1c810:	ldrsh	r0, [r0, #68]	; 0x44
   1c814:	cmp	r0, #1
   1c818:	blt	1c850 <fputs@plt+0xb468>
   1c81c:	mov	r4, r1
   1c820:	mov	r6, #0
   1c824:	mov	r7, #0
   1c828:	ldr	r0, [r4, #60]	; 0x3c
   1c82c:	ldr	r1, [r5, #60]	; 0x3c
   1c830:	add	r0, r0, r6
   1c834:	add	r1, r1, r6
   1c838:	bl	3e1f4 <fputs@plt+0x2ce0c>
   1c83c:	ldrsh	r0, [r5, #68]	; 0x44
   1c840:	add	r7, r7, #1
   1c844:	add	r6, r6, #40	; 0x28
   1c848:	cmp	r7, r0
   1c84c:	blt	1c828 <fputs@plt+0xb440>
   1c850:	pop	{r4, r5, r6, r7, fp, pc}
   1c854:	cmp	r0, #0
   1c858:	ldrne	r0, [r0]
   1c85c:	moveq	r0, #0
   1c860:	bx	lr
   1c864:	cmp	r0, #0
   1c868:	moveq	r0, #1
   1c86c:	ldrbne	r0, [r0, #89]	; 0x59
   1c870:	ubfxne	r0, r0, #5, #1
   1c874:	bx	lr
   1c878:	mov	r1, r0
   1c87c:	mov	r0, #0
   1c880:	cmp	r1, #0
   1c884:	beq	1c8ac <fputs@plt+0xb4c4>
   1c888:	ldr	r2, [r1, #76]	; 0x4c
   1c88c:	cmp	r2, #0
   1c890:	bxmi	lr
   1c894:	ldr	r0, [r1, #40]	; 0x28
   1c898:	movw	r1, #62045	; 0xf25d
   1c89c:	movt	r1, #16909	; 0x420d
   1c8a0:	add	r0, r0, r1
   1c8a4:	clz	r0, r0
   1c8a8:	lsr	r0, r0, #5
   1c8ac:	bx	lr
   1c8b0:	cmp	r1, #0
   1c8b4:	add	r2, r1, #52	; 0x34
   1c8b8:	addeq	r2, r0, #4
   1c8bc:	ldr	r0, [r2]
   1c8c0:	bx	lr
   1c8c4:	add	r1, r0, r1, lsl #2
   1c8c8:	cmp	r2, #0
   1c8cc:	movne	r2, #0
   1c8d0:	ldr	r0, [r1, #108]!	; 0x6c
   1c8d4:	strne	r2, [r1]
   1c8d8:	bx	lr
   1c8dc:	push	{r4, sl, fp, lr}
   1c8e0:	add	fp, sp, #8
   1c8e4:	mov	r4, r0
   1c8e8:	ldrh	r0, [r0, #8]
   1c8ec:	and	r0, r0, #31
   1c8f0:	orr	r1, r0, #16
   1c8f4:	cmp	r1, #18
   1c8f8:	bne	1c910 <fputs@plt+0xb528>
   1c8fc:	mov	r0, r4
   1c900:	mov	r1, #0
   1c904:	bl	1c920 <fputs@plt+0xb538>
   1c908:	ldrh	r0, [r4, #8]
   1c90c:	and	r0, r0, #31
   1c910:	movw	r1, #13854	; 0x361e
   1c914:	movt	r1, #9
   1c918:	ldrb	r0, [r1, r0]
   1c91c:	pop	{r4, sl, fp, pc}
   1c920:	push	{r4, r5, r6, sl, fp, lr}
   1c924:	add	fp, sp, #16
   1c928:	sub	sp, sp, #16
   1c92c:	mov	r4, r0
   1c930:	ldr	r2, [r0, #12]
   1c934:	ldr	r0, [r0, #16]
   1c938:	mov	r5, r1
   1c93c:	add	r1, sp, #8
   1c940:	ldrb	r6, [r4, #10]
   1c944:	mov	r3, r6
   1c948:	bl	34300 <fputs@plt+0x22f18>
   1c94c:	cmp	r0, #0
   1c950:	beq	1c9a8 <fputs@plt+0xb5c0>
   1c954:	ldr	r2, [r4, #12]
   1c958:	ldr	r0, [r4, #16]
   1c95c:	mov	r1, sp
   1c960:	mov	r3, r6
   1c964:	bl	34948 <fputs@plt+0x23560>
   1c968:	cmp	r0, #0
   1c96c:	beq	1c994 <fputs@plt+0xb5ac>
   1c970:	vldr	d16, [sp, #8]
   1c974:	cmp	r5, #0
   1c978:	vstr	d16, [r4]
   1c97c:	ldrh	r0, [r4, #8]
   1c980:	orr	r0, r0, #8
   1c984:	strh	r0, [r4, #8]
   1c988:	movne	r0, r4
   1c98c:	blne	3e250 <fputs@plt+0x2ce68>
   1c990:	b	1c9a8 <fputs@plt+0xb5c0>
   1c994:	ldm	sp, {r0, r1}
   1c998:	strd	r0, [r4]
   1c99c:	ldrh	r0, [r4, #8]
   1c9a0:	orr	r0, r0, #4
   1c9a4:	strh	r0, [r4, #8]
   1c9a8:	sub	sp, fp, #16
   1c9ac:	pop	{r4, r5, r6, sl, fp, pc}
   1c9b0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1c9b4:	add	fp, sp, #28
   1c9b8:	sub	sp, sp, #60	; 0x3c
   1c9bc:	ldr	r4, [fp, #20]
   1c9c0:	mov	sl, r0
   1c9c4:	mov	r0, #0
   1c9c8:	str	r3, [fp, #-36]	; 0xffffffdc
   1c9cc:	str	r2, [sp, #20]
   1c9d0:	str	r1, [sp, #16]
   1c9d4:	str	r0, [fp, #-32]	; 0xffffffe0
   1c9d8:	str	r0, [r4]
   1c9dc:	ldr	r0, [fp, #16]
   1c9e0:	cmp	r0, #0
   1c9e4:	movwne	r0, #1
   1c9e8:	cmp	sl, #0
   1c9ec:	str	r0, [sp, #40]	; 0x28
   1c9f0:	beq	1ca08 <fputs@plt+0xb620>
   1c9f4:	mov	r0, sl
   1c9f8:	mov	r2, #28
   1c9fc:	mov	r3, #0
   1ca00:	bl	238e0 <fputs@plt+0x124f8>
   1ca04:	b	1ca14 <fputs@plt+0xb62c>
   1ca08:	mov	r0, #28
   1ca0c:	mov	r1, #0
   1ca10:	bl	1438c <fputs@plt+0x2fa4>
   1ca14:	mov	r6, r0
   1ca18:	cmp	r0, #0
   1ca1c:	beq	1ca50 <fputs@plt+0xb668>
   1ca20:	vmov.i32	q8, #0	; 0x00000000
   1ca24:	mov	r0, #12
   1ca28:	mov	r1, r6
   1ca2c:	cmp	sl, #0
   1ca30:	vst1.8	{d16-d17}, [r1], r0
   1ca34:	vst1.8	{d16-d17}, [r1]
   1ca38:	beq	1ca5c <fputs@plt+0xb674>
   1ca3c:	mov	r0, sl
   1ca40:	mov	r2, #544	; 0x220
   1ca44:	mov	r3, #0
   1ca48:	bl	238e0 <fputs@plt+0x124f8>
   1ca4c:	b	1ca68 <fputs@plt+0xb680>
   1ca50:	mov	r7, #0
   1ca54:	mov	r0, #0
   1ca58:	b	1cecc <fputs@plt+0xbae4>
   1ca5c:	mov	r0, #544	; 0x220
   1ca60:	mov	r1, #0
   1ca64:	bl	1438c <fputs@plt+0x2fa4>
   1ca68:	mov	r7, r0
   1ca6c:	cmp	r0, #0
   1ca70:	beq	1cec4 <fputs@plt+0xbadc>
   1ca74:	add	r0, r7, #4
   1ca78:	movw	r9, #5482	; 0x156a
   1ca7c:	movw	r8, #65534	; 0xfffe
   1ca80:	mov	r5, #0
   1ca84:	str	r6, [sp, #32]
   1ca88:	str	r7, [sp, #36]	; 0x24
   1ca8c:	str	sl, [fp, #-40]	; 0xffffffd8
   1ca90:	str	r0, [sp, #12]
   1ca94:	add	r0, r7, #444	; 0x1bc
   1ca98:	movt	r9, #9
   1ca9c:	str	r0, [sp, #8]
   1caa0:	mov	r0, #0
   1caa4:	str	r0, [sp, #28]
   1caa8:	mov	r0, #0
   1caac:	str	r0, [sp, #24]
   1cab0:	ldr	r0, [sp, #12]
   1cab4:	mov	r1, #0
   1cab8:	mov	r2, #540	; 0x21c
   1cabc:	bl	1119c <memset@plt>
   1cac0:	mov	r0, sl
   1cac4:	mov	r1, r5
   1cac8:	str	sl, [r7]
   1cacc:	bl	13dc4 <fputs@plt+0x29dc>
   1cad0:	mov	r0, #0
   1cad4:	str	r0, [fp, #-32]	; 0xffffffe0
   1cad8:	ldr	r0, [sl, #20]
   1cadc:	cmp	r0, #1
   1cae0:	blt	1cb10 <fputs@plt+0xb728>
   1cae4:	ldr	r1, [sl, #16]
   1cae8:	add	r1, r1, #4
   1caec:	ldr	r2, [r1]
   1caf0:	cmp	r2, #0
   1caf4:	beq	1cb04 <fputs@plt+0xb71c>
   1caf8:	ldr	r3, [r2]
   1cafc:	ldr	r2, [r2, #4]
   1cb00:	str	r3, [r2, #4]
   1cb04:	add	r1, r1, #16
   1cb08:	subs	r0, r0, #1
   1cb0c:	bne	1caec <fputs@plt+0xb704>
   1cb10:	ldr	r2, [sp, #20]
   1cb14:	ldr	r3, [sp, #16]
   1cb18:	mov	r0, r7
   1cb1c:	mov	r1, #0
   1cb20:	bl	1d050 <fputs@plt+0xbc68>
   1cb24:	cmp	r0, #0
   1cb28:	beq	1cf38 <fputs@plt+0xbb50>
   1cb2c:	ldrb	r1, [r0, #42]	; 0x2a
   1cb30:	tst	r1, #16
   1cb34:	bne	1cf0c <fputs@plt+0xbb24>
   1cb38:	tst	r1, #32
   1cb3c:	bne	1cf18 <fputs@plt+0xbb30>
   1cb40:	ldr	r1, [r0, #12]
   1cb44:	cmp	r1, #0
   1cb48:	bne	1cf24 <fputs@plt+0xbb3c>
   1cb4c:	ldrsh	sl, [r0, #34]	; 0x22
   1cb50:	str	r0, [sp, #44]	; 0x2c
   1cb54:	cmp	sl, #1
   1cb58:	blt	1cb88 <fputs@plt+0xb7a0>
   1cb5c:	ldr	r5, [r0, #4]
   1cb60:	mov	r7, #0
   1cb64:	ldr	r0, [r5, r7, lsl #4]
   1cb68:	ldr	r1, [fp, #-36]	; 0xffffffdc
   1cb6c:	bl	1606c <fputs@plt+0x4c84>
   1cb70:	cmp	r0, #0
   1cb74:	beq	1cb8c <fputs@plt+0xb7a4>
   1cb78:	add	r7, r7, #1
   1cb7c:	cmp	r7, sl
   1cb80:	blt	1cb64 <fputs@plt+0xb77c>
   1cb84:	b	1cb8c <fputs@plt+0xb7a4>
   1cb88:	mov	r7, #0
   1cb8c:	cmp	r7, sl
   1cb90:	beq	1cf68 <fputs@plt+0xbb80>
   1cb94:	ldr	r0, [fp, #16]
   1cb98:	ldr	sl, [fp, #-40]	; 0xffffffd8
   1cb9c:	cmp	r0, #0
   1cba0:	beq	1cc64 <fputs@plt+0xb87c>
   1cba4:	ldrb	r0, [sl, #26]
   1cba8:	mov	r5, #0
   1cbac:	tst	r0, #8
   1cbb0:	bne	1cbbc <fputs@plt+0xb7d4>
   1cbb4:	ldr	ip, [sp, #44]	; 0x2c
   1cbb8:	b	1cc10 <fputs@plt+0xb828>
   1cbbc:	ldr	ip, [sp, #44]	; 0x2c
   1cbc0:	movw	r4, #62109	; 0xf29d
   1cbc4:	movt	r4, #8
   1cbc8:	ldr	r0, [ip, #16]
   1cbcc:	cmp	r0, #0
   1cbd0:	beq	1cc10 <fputs@plt+0xb828>
   1cbd4:	mov	r5, #0
   1cbd8:	ldr	r1, [r0, #20]
   1cbdc:	cmp	r1, #1
   1cbe0:	blt	1cc04 <fputs@plt+0xb81c>
   1cbe4:	add	r2, r0, #36	; 0x24
   1cbe8:	mov	r3, #0
   1cbec:	ldr	r6, [r2, r3, lsl #3]
   1cbf0:	add	r3, r3, #1
   1cbf4:	cmp	r6, r7
   1cbf8:	moveq	r5, r4
   1cbfc:	cmp	r3, r1
   1cc00:	blt	1cbec <fputs@plt+0xb804>
   1cc04:	ldr	r0, [r0, #4]
   1cc08:	cmp	r0, #0
   1cc0c:	bne	1cbd8 <fputs@plt+0xb7f0>
   1cc10:	ldr	r0, [ip, #8]
   1cc14:	cmp	r0, #0
   1cc18:	beq	1cc5c <fputs@plt+0xb874>
   1cc1c:	ldrh	r1, [r0, #50]	; 0x32
   1cc20:	cmp	r1, #0
   1cc24:	beq	1cc54 <fputs@plt+0xb86c>
   1cc28:	ldr	r2, [r0, #4]
   1cc2c:	mov	r3, #0
   1cc30:	ldrh	r6, [r2], #2
   1cc34:	add	r3, r3, #1
   1cc38:	sxth	r4, r6
   1cc3c:	cmp	r7, r4
   1cc40:	moveq	r5, r9
   1cc44:	cmp	r6, r8
   1cc48:	moveq	r5, r9
   1cc4c:	cmp	r3, r1
   1cc50:	bcc	1cc30 <fputs@plt+0xb848>
   1cc54:	ldr	r0, [r0, #20]
   1cc58:	b	1cc14 <fputs@plt+0xb82c>
   1cc5c:	cmp	r5, #0
   1cc60:	bne	1cf8c <fputs@plt+0xbba4>
   1cc64:	ldr	r0, [sp, #36]	; 0x24
   1cc68:	bl	1d3a4 <fputs@plt+0xbfbc>
   1cc6c:	mov	sl, r0
   1cc70:	ldr	r0, [sp, #32]
   1cc74:	cmp	sl, #0
   1cc78:	str	sl, [r0, #20]
   1cc7c:	beq	1ce38 <fputs@plt+0xba50>
   1cc80:	ldr	r0, [sp, #44]	; 0x2c
   1cc84:	movw	r5, #48576	; 0xbdc0
   1cc88:	movt	r5, #65520	; 0xfff0
   1cc8c:	ldr	r0, [r0, #64]	; 0x40
   1cc90:	cmp	r0, #0
   1cc94:	beq	1ccd8 <fputs@plt+0xb8f0>
   1cc98:	ldr	r2, [fp, #-40]	; 0xffffffd8
   1cc9c:	ldr	r1, [r2, #20]
   1cca0:	cmp	r1, #1
   1cca4:	blt	1ccd4 <fputs@plt+0xb8ec>
   1cca8:	ldr	r2, [r2, #16]
   1ccac:	mov	r5, #0
   1ccb0:	add	r2, r2, #12
   1ccb4:	ldr	r3, [r2, r5, lsl #4]
   1ccb8:	cmp	r3, r0
   1ccbc:	beq	1ccd8 <fputs@plt+0xb8f0>
   1ccc0:	add	r5, r5, #1
   1ccc4:	cmp	r1, r5
   1ccc8:	bne	1ccb4 <fputs@plt+0xb8cc>
   1cccc:	mov	r5, r1
   1ccd0:	b	1ccd8 <fputs@plt+0xb8f0>
   1ccd4:	mov	r5, #0
   1ccd8:	ldm	r0, {r1, r4}
   1ccdc:	ldr	r3, [sp, #40]	; 0x28
   1cce0:	mov	r0, sl
   1cce4:	mov	r2, r5
   1cce8:	str	r1, [sp]
   1ccec:	mov	r1, #2
   1ccf0:	bl	49a20 <fputs@plt+0x38638>
   1ccf4:	mov	r1, r0
   1ccf8:	mov	r0, sl
   1ccfc:	mov	r2, r4
   1cd00:	mvn	r3, #13
   1cd04:	bl	1d520 <fputs@plt+0xc138>
   1cd08:	ldr	r0, [sl]
   1cd0c:	ldrb	r0, [r0, #69]	; 0x45
   1cd10:	cmp	r0, #0
   1cd14:	bne	1cd30 <fputs@plt+0xb948>
   1cd18:	ldr	r1, [sl, #32]
   1cd1c:	ldr	r0, [sl, #4]
   1cd20:	add	r1, r1, r1, lsl #2
   1cd24:	add	r0, r0, r1, lsl #2
   1cd28:	mov	r1, #1
   1cd2c:	strb	r1, [r0, #-17]	; 0xffffffef
   1cd30:	movw	r2, #48000	; 0xbb80
   1cd34:	mov	r0, sl
   1cd38:	mov	r1, #9
   1cd3c:	movt	r2, #8
   1cd40:	bl	1d434 <fputs@plt+0xc04c>
   1cd44:	mov	r4, r0
   1cd48:	ldr	r0, [sl, #96]	; 0x60
   1cd4c:	mov	r1, #1
   1cd50:	cmp	r5, #1
   1cd54:	orr	r0, r0, r1, lsl r5
   1cd58:	str	r0, [sl, #96]	; 0x60
   1cd5c:	beq	1cd90 <fputs@plt+0xb9a8>
   1cd60:	ldr	r0, [sl]
   1cd64:	ldr	r0, [r0, #16]
   1cd68:	add	r0, r0, r5, lsl #4
   1cd6c:	ldr	r0, [r0, #4]
   1cd70:	ldrb	r0, [r0, #9]
   1cd74:	cmp	r0, #0
   1cd78:	beq	1cd90 <fputs@plt+0xb9a8>
   1cd7c:	ldr	r1, [sl, #100]	; 0x64
   1cd80:	mov	r0, #1
   1cd84:	lsl	r0, r0, r5
   1cd88:	orr	r0, r1, r0
   1cd8c:	str	r0, [sl, #100]	; 0x64
   1cd90:	ldr	r0, [fp, #-40]	; 0xffffffd8
   1cd94:	ldrb	r0, [r0, #69]	; 0x45
   1cd98:	cmp	r0, #0
   1cd9c:	bne	1ce38 <fputs@plt+0xba50>
   1cda0:	ldr	r2, [sp, #44]	; 0x2c
   1cda4:	str	r5, [r4, #4]
   1cda8:	ldr	r1, [sp, #40]	; 0x28
   1cdac:	mov	r3, #0
   1cdb0:	ldr	r0, [r2, #28]
   1cdb4:	str	r1, [r4, #12]
   1cdb8:	mov	r1, #1
   1cdbc:	str	r0, [r4, #8]
   1cdc0:	mov	r0, sl
   1cdc4:	ldr	r2, [r2]
   1cdc8:	bl	1d520 <fputs@plt+0xc138>
   1cdcc:	ldr	r0, [fp, #-40]	; 0xffffffd8
   1cdd0:	ldrb	r0, [r0, #69]	; 0x45
   1cdd4:	cmp	r0, #0
   1cdd8:	bne	1ce38 <fputs@plt+0xba50>
   1cddc:	ldr	r0, [fp, #16]
   1cde0:	ldr	r2, [sp, #44]	; 0x2c
   1cde4:	mov	r1, #242	; 0xf2
   1cde8:	cmp	r0, #0
   1cdec:	movne	r0, #55	; 0x37
   1cdf0:	strbne	r0, [r4, #20]
   1cdf4:	ldr	r0, [r2, #28]
   1cdf8:	str	r5, [r4, #32]
   1cdfc:	strb	r1, [r4, #21]
   1ce00:	ldr	r1, [sp, #36]	; 0x24
   1ce04:	str	r0, [r4, #28]
   1ce08:	ldrsh	r0, [r2, #34]	; 0x22
   1ce0c:	add	r0, r0, #1
   1ce10:	str	r0, [r4, #36]	; 0x24
   1ce14:	ldrsh	r0, [r2, #34]	; 0x22
   1ce18:	mov	r2, #1
   1ce1c:	str	r0, [r4, #88]	; 0x58
   1ce20:	ldr	r0, [sp, #8]
   1ce24:	strh	r2, [r0]
   1ce28:	mov	r0, sl
   1ce2c:	str	r2, [r1, #72]	; 0x48
   1ce30:	str	r2, [r1, #76]	; 0x4c
   1ce34:	bl	1d5d0 <fputs@plt+0xc1e8>
   1ce38:	ldr	sl, [fp, #-40]	; 0xffffffd8
   1ce3c:	ldr	r6, [sp, #32]
   1ce40:	ldr	r0, [sp, #40]	; 0x28
   1ce44:	str	sl, [r6, #24]
   1ce48:	str	r7, [r6, #12]
   1ce4c:	str	r0, [r6]
   1ce50:	ldr	r7, [sp, #36]	; 0x24
   1ce54:	ldrb	r0, [sl, #69]	; 0x45
   1ce58:	cmp	r0, #0
   1ce5c:	bne	1cef4 <fputs@plt+0xbb0c>
   1ce60:	ldr	r5, [fp, #8]
   1ce64:	ldr	r4, [fp, #12]
   1ce68:	ldr	r0, [r6, #20]
   1ce6c:	mov	r1, #1
   1ce70:	mov	r2, r5
   1ce74:	mov	r3, r4
   1ce78:	bl	1c3fc <fputs@plt+0xb014>
   1ce7c:	sub	r0, fp, #32
   1ce80:	mov	r2, r5
   1ce84:	mov	r3, r4
   1ce88:	str	r0, [sp]
   1ce8c:	mov	r0, r6
   1ce90:	bl	1d958 <fputs@plt+0xc570>
   1ce94:	ldr	r1, [sp, #24]
   1ce98:	str	r0, [sp, #28]
   1ce9c:	add	r1, r1, #1
   1cea0:	cmp	r1, #49	; 0x31
   1cea4:	bhi	1cef4 <fputs@plt+0xbb0c>
   1cea8:	cmp	r0, #17
   1ceac:	str	r1, [sp, #24]
   1ceb0:	bne	1cef4 <fputs@plt+0xbb0c>
   1ceb4:	ldr	r5, [fp, #-32]	; 0xffffffe0
   1ceb8:	mov	r0, #17
   1cebc:	str	r0, [sp, #28]
   1cec0:	b	1cab0 <fputs@plt+0xb6c8>
   1cec4:	mov	r0, #1
   1cec8:	mov	r7, #0
   1cecc:	ldrb	r1, [sl, #69]	; 0x45
   1ced0:	cmp	r1, #0
   1ced4:	beq	1cee8 <fputs@plt+0xbb00>
   1ced8:	mov	r4, #0
   1cedc:	cmp	r0, #0
   1cee0:	bne	1cfbc <fputs@plt+0xbbd4>
   1cee4:	b	1cfc8 <fputs@plt+0xbbe0>
   1cee8:	str	r6, [r4]
   1ceec:	mov	r4, #0
   1cef0:	b	1cfd4 <fputs@plt+0xbbec>
   1cef4:	ldr	r4, [sp, #28]
   1cef8:	cmp	r4, #0
   1cefc:	bne	1cfbc <fputs@plt+0xbbd4>
   1cf00:	ldr	r4, [fp, #20]
   1cf04:	mov	r0, #1
   1cf08:	b	1cecc <fputs@plt+0xbae4>
   1cf0c:	movw	r1, #62001	; 0xf231
   1cf10:	movt	r1, #8
   1cf14:	b	1cf2c <fputs@plt+0xbb44>
   1cf18:	movw	r1, #62031	; 0xf24f
   1cf1c:	movt	r1, #8
   1cf20:	b	1cf2c <fputs@plt+0xbb44>
   1cf24:	movw	r1, #62067	; 0xf273
   1cf28:	movt	r1, #8
   1cf2c:	ldr	r2, [sp, #20]
   1cf30:	mov	r0, r7
   1cf34:	bl	1d2ec <fputs@plt+0xbf04>
   1cf38:	ldr	r0, [r7, #4]
   1cf3c:	mov	r4, #1
   1cf40:	cmp	r0, #0
   1cf44:	beq	1cfbc <fputs@plt+0xbbd4>
   1cf48:	mov	r0, sl
   1cf4c:	mov	r1, #0
   1cf50:	mov	r5, #0
   1cf54:	bl	13dc4 <fputs@plt+0x29dc>
   1cf58:	ldr	r0, [r7, #4]
   1cf5c:	str	r0, [fp, #-32]	; 0xffffffe0
   1cf60:	str	r5, [r7, #4]
   1cf64:	b	1cfbc <fputs@plt+0xbbd4>
   1cf68:	ldr	sl, [fp, #-40]	; 0xffffffd8
   1cf6c:	mov	r1, #0
   1cf70:	mov	r0, sl
   1cf74:	bl	13dc4 <fputs@plt+0x29dc>
   1cf78:	ldr	r2, [fp, #-36]	; 0xffffffdc
   1cf7c:	movw	r1, #62088	; 0xf288
   1cf80:	mov	r0, sl
   1cf84:	movt	r1, #8
   1cf88:	b	1cfa8 <fputs@plt+0xbbc0>
   1cf8c:	mov	r0, sl
   1cf90:	mov	r1, #0
   1cf94:	bl	13dc4 <fputs@plt+0x29dc>
   1cf98:	movw	r1, #62121	; 0xf2a9
   1cf9c:	mov	r0, sl
   1cfa0:	mov	r2, r5
   1cfa4:	movt	r1, #8
   1cfa8:	bl	1d370 <fputs@plt+0xbf88>
   1cfac:	ldr	r6, [sp, #32]
   1cfb0:	ldr	r7, [sp, #36]	; 0x24
   1cfb4:	str	r0, [fp, #-32]	; 0xffffffe0
   1cfb8:	mov	r4, #1
   1cfbc:	ldr	r0, [r6, #20]
   1cfc0:	cmp	r0, #0
   1cfc4:	blne	199f4 <fputs@plt+0x860c>
   1cfc8:	mov	r0, sl
   1cfcc:	mov	r1, r6
   1cfd0:	bl	13dc4 <fputs@plt+0x29dc>
   1cfd4:	ldr	r5, [fp, #-32]	; 0xffffffe0
   1cfd8:	movw	r2, #62776	; 0xf538
   1cfdc:	mov	r0, sl
   1cfe0:	mov	r1, r4
   1cfe4:	movt	r2, #8
   1cfe8:	cmp	r5, #0
   1cfec:	mov	r3, r5
   1cff0:	moveq	r2, r5
   1cff4:	bl	17298 <fputs@plt+0x5eb0>
   1cff8:	mov	r0, sl
   1cffc:	mov	r1, r5
   1d000:	bl	13dc4 <fputs@plt+0x29dc>
   1d004:	mov	r0, r7
   1d008:	bl	1dae4 <fputs@plt+0xc6fc>
   1d00c:	mov	r0, sl
   1d010:	mov	r1, r7
   1d014:	bl	13dc4 <fputs@plt+0x29dc>
   1d018:	movw	r0, #3082	; 0xc0a
   1d01c:	cmp	r4, r0
   1d020:	beq	1d03c <fputs@plt+0xbc54>
   1d024:	ldrb	r0, [sl, #69]	; 0x45
   1d028:	cmp	r0, #0
   1d02c:	bne	1d03c <fputs@plt+0xbc54>
   1d030:	ldr	r0, [sl, #56]	; 0x38
   1d034:	and	r0, r0, r4
   1d038:	b	1d048 <fputs@plt+0xbc60>
   1d03c:	mov	r0, sl
   1d040:	bl	31e1c <fputs@plt+0x20a34>
   1d044:	mov	r0, #7
   1d048:	sub	sp, fp, #28
   1d04c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1d050:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1d054:	add	fp, sp, #28
   1d058:	sub	sp, sp, #28
   1d05c:	mov	r6, r3
   1d060:	mov	r5, r2
   1d064:	mov	r7, r1
   1d068:	mov	r4, r0
   1d06c:	bl	49db0 <fputs@plt+0x389c8>
   1d070:	mov	r1, r0
   1d074:	mov	r0, #0
   1d078:	cmp	r1, #0
   1d07c:	bne	1d184 <fputs@plt+0xbd9c>
   1d080:	ldr	r0, [r4]
   1d084:	mov	r1, r5
   1d088:	mov	r2, r6
   1d08c:	bl	227d4 <fputs@plt+0x113ec>
   1d090:	cmp	r0, #0
   1d094:	bne	1d184 <fputs@plt+0xbd9c>
   1d098:	cmp	r7, #0
   1d09c:	ldr	r7, [r4]
   1d0a0:	movw	r0, #2196	; 0x894
   1d0a4:	movw	r9, #2183	; 0x887
   1d0a8:	mov	r1, r6
   1d0ac:	movt	r0, #9
   1d0b0:	movt	r9, #9
   1d0b4:	moveq	r9, r0
   1d0b8:	mov	r0, r7
   1d0bc:	bl	21520 <fputs@plt+0x10138>
   1d0c0:	cmp	r0, #0
   1d0c4:	ble	1d0ec <fputs@plt+0xbd04>
   1d0c8:	cmp	r6, #0
   1d0cc:	beq	1d160 <fputs@plt+0xbd78>
   1d0d0:	movw	r1, #2210	; 0x8a2
   1d0d4:	str	r5, [sp]
   1d0d8:	mov	r0, r4
   1d0dc:	mov	r2, r9
   1d0e0:	mov	r3, r6
   1d0e4:	movt	r1, #9
   1d0e8:	b	1d174 <fputs@plt+0xbd8c>
   1d0ec:	add	r0, r7, #320	; 0x140
   1d0f0:	add	r2, sp, #20
   1d0f4:	mov	r1, r5
   1d0f8:	bl	46f94 <fputs@plt+0x35bac>
   1d0fc:	cmp	r0, #0
   1d100:	beq	1d0c8 <fputs@plt+0xbce0>
   1d104:	ldr	r8, [r0, #8]
   1d108:	cmp	r8, #0
   1d10c:	beq	1d0c8 <fputs@plt+0xbce0>
   1d110:	mov	r0, #0
   1d114:	ldr	r2, [r8]
   1d118:	str	r0, [sp, #24]
   1d11c:	ldr	r0, [r8, #16]
   1d120:	cmp	r0, #0
   1d124:	bne	1d184 <fputs@plt+0xbd9c>
   1d128:	ldr	r0, [r2, #4]
   1d12c:	ldr	r7, [r4]
   1d130:	cmp	r0, #0
   1d134:	beq	1d144 <fputs@plt+0xbd5c>
   1d138:	ldr	r1, [r2, #8]
   1d13c:	cmp	r0, r1
   1d140:	bne	1d0c8 <fputs@plt+0xbce0>
   1d144:	ldr	r0, [r8, #4]
   1d148:	str	r2, [sp, #12]
   1d14c:	cmp	r0, #0
   1d150:	beq	1d18c <fputs@plt+0xbda4>
   1d154:	bl	11220 <strlen@plt>
   1d158:	bic	r0, r0, #-1073741824	; 0xc0000000
   1d15c:	b	1d190 <fputs@plt+0xbda8>
   1d160:	movw	r1, #2220	; 0x8ac
   1d164:	mov	r0, r4
   1d168:	mov	r2, r9
   1d16c:	mov	r3, r5
   1d170:	movt	r1, #9
   1d174:	bl	1d2ec <fputs@plt+0xbf04>
   1d178:	mov	r0, #1
   1d17c:	strb	r0, [r4, #17]
   1d180:	mov	r0, #0
   1d184:	sub	sp, fp, #28
   1d188:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1d18c:	mov	r0, #0
   1d190:	add	r1, r0, #73	; 0x49
   1d194:	cmp	r7, #0
   1d198:	str	r0, [sp, #8]
   1d19c:	str	r1, [sp, #16]
   1d1a0:	beq	1d1b8 <fputs@plt+0xbdd0>
   1d1a4:	mov	r0, r7
   1d1a8:	mov	r2, r1
   1d1ac:	mov	r3, #0
   1d1b0:	bl	238e0 <fputs@plt+0x124f8>
   1d1b4:	b	1d1c4 <fputs@plt+0xbddc>
   1d1b8:	mov	r0, r1
   1d1bc:	mov	r1, #0
   1d1c0:	bl	1438c <fputs@plt+0x2fa4>
   1d1c4:	mov	sl, r0
   1d1c8:	cmp	r0, #0
   1d1cc:	beq	1d0c8 <fputs@plt+0xbce0>
   1d1d0:	ldr	r2, [sp, #16]
   1d1d4:	mov	r0, sl
   1d1d8:	mov	r1, #0
   1d1dc:	bl	1119c <memset@plt>
   1d1e0:	str	r7, [sp, #16]
   1d1e4:	add	r7, sl, #72	; 0x48
   1d1e8:	str	sl, [r8, #16]
   1d1ec:	ldr	r0, [sp, #8]
   1d1f0:	str	r7, [sl]
   1d1f4:	ldr	r1, [r8, #4]
   1d1f8:	add	r2, r0, #1
   1d1fc:	mov	r0, r7
   1d200:	bl	11244 <memcpy@plt>
   1d204:	mov	r0, #1
   1d208:	strh	r0, [sl, #36]	; 0x24
   1d20c:	ldr	r0, [sp, #16]
   1d210:	ldrb	r1, [sl, #42]	; 0x2a
   1d214:	ldr	r0, [r0, #16]
   1d218:	orr	r1, r1, #16
   1d21c:	ldr	r0, [r0, #12]
   1d220:	strb	r1, [sl, #42]	; 0x2a
   1d224:	mov	r1, #0
   1d228:	str	r1, [sl, #48]	; 0x30
   1d22c:	movw	r1, #65535	; 0xffff
   1d230:	strh	r1, [sl, #32]
   1d234:	mov	r1, r7
   1d238:	ldr	r7, [sp, #16]
   1d23c:	str	r0, [sl, #64]	; 0x40
   1d240:	ldr	r0, [sp, #16]
   1d244:	bl	1b71c <fputs@plt+0xa334>
   1d248:	mov	r2, r0
   1d24c:	mov	r0, r7
   1d250:	mov	r1, sl
   1d254:	bl	49dfc <fputs@plt+0x38a14>
   1d258:	mov	r0, r7
   1d25c:	mov	r1, sl
   1d260:	mov	r2, #0
   1d264:	bl	49dfc <fputs@plt+0x38a14>
   1d268:	ldr	r1, [sl]
   1d26c:	mov	r0, r7
   1d270:	bl	1b71c <fputs@plt+0xa334>
   1d274:	mov	r2, r0
   1d278:	mov	r0, r7
   1d27c:	mov	r1, sl
   1d280:	bl	49dfc <fputs@plt+0x38a14>
   1d284:	ldr	r0, [sp, #12]
   1d288:	mov	r1, sl
   1d28c:	mov	r2, r8
   1d290:	ldr	r3, [r0, #8]
   1d294:	add	r0, sp, #24
   1d298:	str	r0, [sp]
   1d29c:	mov	r0, r7
   1d2a0:	bl	48e60 <fputs@plt+0x37a78>
   1d2a4:	cmp	r0, #0
   1d2a8:	beq	1d2e4 <fputs@plt+0xbefc>
   1d2ac:	mov	sl, r7
   1d2b0:	ldr	r7, [sp, #24]
   1d2b4:	movw	r1, #62776	; 0xf538
   1d2b8:	mov	r0, r4
   1d2bc:	movt	r1, #8
   1d2c0:	mov	r2, r7
   1d2c4:	bl	1d2ec <fputs@plt+0xbf04>
   1d2c8:	mov	r0, sl
   1d2cc:	mov	r1, r7
   1d2d0:	bl	13dc4 <fputs@plt+0x29dc>
   1d2d4:	mov	r0, sl
   1d2d8:	mov	r1, r8
   1d2dc:	bl	49e64 <fputs@plt+0x38a7c>
   1d2e0:	b	1d0c8 <fputs@plt+0xbce0>
   1d2e4:	ldr	r0, [r8, #16]
   1d2e8:	b	1d184 <fputs@plt+0xbd9c>
   1d2ec:	sub	sp, sp, #8
   1d2f0:	push	{r4, r5, r6, sl, fp, lr}
   1d2f4:	add	fp, sp, #16
   1d2f8:	sub	sp, sp, #8
   1d2fc:	str	r2, [fp, #8]
   1d300:	str	r3, [fp, #12]
   1d304:	mov	r4, r0
   1d308:	add	r2, fp, #8
   1d30c:	ldr	r5, [r0]
   1d310:	str	r2, [sp, #4]
   1d314:	mov	r0, r5
   1d318:	bl	26028 <fputs@plt+0x14c40>
   1d31c:	mov	r6, r0
   1d320:	ldrb	r0, [r5, #73]	; 0x49
   1d324:	cmp	r0, #0
   1d328:	beq	1d33c <fputs@plt+0xbf54>
   1d32c:	mov	r0, r5
   1d330:	mov	r1, r6
   1d334:	bl	13dc4 <fputs@plt+0x29dc>
   1d338:	b	1d360 <fputs@plt+0xbf78>
   1d33c:	ldr	r0, [r4, #68]	; 0x44
   1d340:	ldr	r1, [r4, #4]
   1d344:	add	r0, r0, #1
   1d348:	str	r0, [r4, #68]	; 0x44
   1d34c:	mov	r0, r5
   1d350:	bl	13dc4 <fputs@plt+0x29dc>
   1d354:	mov	r0, #1
   1d358:	str	r0, [r4, #12]
   1d35c:	str	r6, [r4, #4]
   1d360:	sub	sp, fp, #16
   1d364:	pop	{r4, r5, r6, sl, fp, lr}
   1d368:	add	sp, sp, #8
   1d36c:	bx	lr
   1d370:	sub	sp, sp, #8
   1d374:	push	{fp, lr}
   1d378:	mov	fp, sp
   1d37c:	sub	sp, sp, #8
   1d380:	str	r2, [fp, #8]
   1d384:	add	r2, fp, #8
   1d388:	str	r3, [fp, #12]
   1d38c:	str	r2, [sp, #4]
   1d390:	bl	26028 <fputs@plt+0x14c40>
   1d394:	mov	sp, fp
   1d398:	pop	{fp, lr}
   1d39c:	add	sp, sp, #8
   1d3a0:	bx	lr
   1d3a4:	push	{r4, r5, r6, r8, r9, sl, fp, lr}
   1d3a8:	add	fp, sp, #24
   1d3ac:	ldr	r5, [r0]
   1d3b0:	mov	r4, r0
   1d3b4:	cmp	r5, #0
   1d3b8:	beq	1d3d0 <fputs@plt+0xbfe8>
   1d3bc:	mov	r0, r5
   1d3c0:	mov	r2, #208	; 0xd0
   1d3c4:	mov	r3, #0
   1d3c8:	bl	238e0 <fputs@plt+0x124f8>
   1d3cc:	b	1d3dc <fputs@plt+0xbff4>
   1d3d0:	mov	r0, #208	; 0xd0
   1d3d4:	mov	r1, #0
   1d3d8:	bl	1438c <fputs@plt+0x2fa4>
   1d3dc:	mov	r6, r0
   1d3e0:	cmp	r0, #0
   1d3e4:	beq	1d428 <fputs@plt+0xc040>
   1d3e8:	add	r0, r6, #4
   1d3ec:	mov	r1, #0
   1d3f0:	mov	r2, #204	; 0xcc
   1d3f4:	mov	r8, #0
   1d3f8:	bl	1119c <memset@plt>
   1d3fc:	str	r5, [r6]
   1d400:	movw	r0, #60069	; 0xeaa5
   1d404:	ldr	r9, [r5, #4]
   1d408:	movt	r0, #9916	; 0x26bc
   1d40c:	cmp	r9, #0
   1d410:	strne	r6, [r9, #48]	; 0x30
   1d414:	strd	r8, [r6, #48]	; 0x30
   1d418:	str	r6, [r5, #4]
   1d41c:	str	r4, [r6, #24]
   1d420:	str	r0, [r6, #40]	; 0x28
   1d424:	b	1d42c <fputs@plt+0xc044>
   1d428:	mov	r6, #0
   1d42c:	mov	r0, r6
   1d430:	pop	{r4, r5, r6, r8, r9, sl, fp, pc}
   1d434:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1d438:	add	fp, sp, #28
   1d43c:	sub	sp, sp, #4
   1d440:	mov	r9, r0
   1d444:	ldr	r0, [r0, #24]
   1d448:	mov	r8, r1
   1d44c:	mov	sl, r2
   1d450:	ldr	r1, [r9, #32]
   1d454:	ldr	r0, [r0, #88]	; 0x58
   1d458:	add	r2, r1, r8
   1d45c:	cmp	r2, r0
   1d460:	ble	1d480 <fputs@plt+0xc098>
   1d464:	mov	r0, r9
   1d468:	bl	49ac0 <fputs@plt+0x386d8>
   1d46c:	mov	r1, r0
   1d470:	mov	r0, #0
   1d474:	cmp	r1, #0
   1d478:	bne	1d518 <fputs@plt+0xc130>
   1d47c:	ldr	r1, [r9, #32]
   1d480:	ldr	r0, [r9, #4]
   1d484:	add	r2, r1, r1, lsl #2
   1d488:	cmp	r8, #1
   1d48c:	add	r0, r0, r2, lsl #2
   1d490:	blt	1d510 <fputs@plt+0xc128>
   1d494:	movw	ip, #51576	; 0xc978
   1d498:	mov	lr, #0
   1d49c:	mov	r3, r8
   1d4a0:	mov	r5, #0
   1d4a4:	movt	ip, #8
   1d4a8:	mov	r6, sl
   1d4ac:	add	r2, r5, r5, lsl #2
   1d4b0:	mov	r4, r0
   1d4b4:	ldrb	r1, [r6, r5]!
   1d4b8:	strb	r1, [r4, r2]!
   1d4bc:	ldrsb	r7, [r6, #1]
   1d4c0:	str	r7, [r4, #4]
   1d4c4:	ldrsb	r7, [r6, #2]
   1d4c8:	cmp	r7, #1
   1d4cc:	str	r7, [r4, #8]
   1d4d0:	blt	1d4e8 <fputs@plt+0xc100>
   1d4d4:	ldrb	r1, [ip, r1]
   1d4d8:	ands	r1, r1, #1
   1d4dc:	ldrne	r1, [r9, #32]
   1d4e0:	addne	r1, r1, r7
   1d4e4:	strne	r1, [r4, #8]
   1d4e8:	add	r1, r0, r2
   1d4ec:	ldrsb	r2, [r6, #3]
   1d4f0:	subs	r3, r3, #1
   1d4f4:	add	r5, r5, #4
   1d4f8:	strb	lr, [r1, #1]
   1d4fc:	strb	lr, [r1, #3]
   1d500:	str	r2, [r1, #12]
   1d504:	str	lr, [r1, #16]
   1d508:	bne	1d4a8 <fputs@plt+0xc0c0>
   1d50c:	ldr	r1, [r9, #32]
   1d510:	add	r1, r1, r8
   1d514:	str	r1, [r9, #32]
   1d518:	sub	sp, fp, #28
   1d51c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1d520:	push	{fp, lr}
   1d524:	mov	fp, sp
   1d528:	ldr	ip, [r0]
   1d52c:	ldrb	lr, [ip, #69]	; 0x45
   1d530:	cmp	lr, #0
   1d534:	beq	1d544 <fputs@plt+0xc15c>
   1d538:	cmn	r3, #10
   1d53c:	bne	1d580 <fputs@plt+0xc198>
   1d540:	pop	{fp, pc}
   1d544:	cmn	r1, #1
   1d548:	bgt	1d554 <fputs@plt+0xc16c>
   1d54c:	ldr	r1, [r0, #32]
   1d550:	sub	r1, r1, #1
   1d554:	ldr	ip, [r0, #4]
   1d558:	add	r1, r1, r1, lsl #2
   1d55c:	cmn	r3, #1
   1d560:	add	r1, ip, r1, lsl #2
   1d564:	bgt	1d578 <fputs@plt+0xc190>
   1d568:	mov	ip, r1
   1d56c:	ldrb	lr, [ip, #1]!
   1d570:	cmp	lr, #0
   1d574:	beq	1d590 <fputs@plt+0xc1a8>
   1d578:	pop	{fp, lr}
   1d57c:	b	49b70 <fputs@plt+0x38788>
   1d580:	mov	r0, ip
   1d584:	mov	r1, r3
   1d588:	pop	{fp, lr}
   1d58c:	b	31bb4 <fputs@plt+0x207cc>
   1d590:	cmn	r3, #14
   1d594:	bne	1d5a8 <fputs@plt+0xc1c0>
   1d598:	mov	r0, #242	; 0xf2
   1d59c:	str	r2, [r1, #16]
   1d5a0:	strb	r0, [ip]
   1d5a4:	pop	{fp, pc}
   1d5a8:	cmp	r2, #0
   1d5ac:	beq	1d540 <fputs@plt+0xc158>
   1d5b0:	cmn	r3, #10
   1d5b4:	str	r2, [r1, #16]
   1d5b8:	strb	r3, [ip]
   1d5bc:	popne	{fp, pc}
   1d5c0:	ldr	r0, [r2, #12]
   1d5c4:	add	r0, r0, #1
   1d5c8:	str	r0, [r2, #12]
   1d5cc:	pop	{fp, pc}
   1d5d0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1d5d4:	add	fp, sp, #28
   1d5d8:	sub	sp, sp, #36	; 0x24
   1d5dc:	mov	r4, r0
   1d5e0:	mov	r0, #444	; 0x1bc
   1d5e4:	ldr	r3, [r1, #72]	; 0x48
   1d5e8:	ldr	r2, [r1, #400]	; 0x190
   1d5ec:	str	r1, [sp, #12]
   1d5f0:	ldrsh	r6, [r1, r0]
   1d5f4:	ldr	r0, [r1, #76]	; 0x4c
   1d5f8:	ldr	r9, [r4]
   1d5fc:	str	r2, [sp, #32]
   1d600:	clz	r2, r3
   1d604:	str	r3, [sp, #8]
   1d608:	add	r8, r3, r0
   1d60c:	mov	r0, #0
   1d610:	lsr	r2, r2, #5
   1d614:	cmp	r8, #0
   1d618:	movwgt	r0, #1
   1d61c:	and	sl, r2, r0
   1d620:	ldr	r2, [r4, #32]
   1d624:	ldr	r0, [r4, #4]
   1d628:	add	r3, r2, r2, lsl #2
   1d62c:	mov	r2, #7
   1d630:	add	r2, r2, r3, lsl #2
   1d634:	ldr	r3, [r1, #84]	; 0x54
   1d638:	bic	r2, r2, #7
   1d63c:	add	r5, r0, r2
   1d640:	ldr	r0, [r1, #92]	; 0x5c
   1d644:	cmp	r3, #0
   1d648:	movweq	r3, #1
   1d64c:	str	r3, [sp, #4]
   1d650:	sub	r0, r0, r2
   1d654:	bic	r7, r0, #7
   1d658:	cmp	r7, #1
   1d65c:	blt	1d670 <fputs@plt+0xc288>
   1d660:	mov	r0, r5
   1d664:	mov	r1, #0
   1d668:	mov	r2, r7
   1d66c:	bl	1119c <memset@plt>
   1d670:	add	r1, sp, #32
   1d674:	mov	r0, r4
   1d678:	add	r8, r8, sl
   1d67c:	bl	49c54 <fputs@plt+0x3886c>
   1d680:	ldr	r2, [sp, #12]
   1d684:	mov	r3, #0
   1d688:	ldrb	r0, [r2, #20]
   1d68c:	cmp	r0, #0
   1d690:	beq	1d6a4 <fputs@plt+0xc2bc>
   1d694:	ldrb	r0, [r2, #21]
   1d698:	cmp	r0, #0
   1d69c:	movwne	r0, #1
   1d6a0:	lsl	r3, r0, #4
   1d6a4:	ldrb	r1, [r4, #89]	; 0x59
   1d6a8:	ldrb	r0, [r4, #87]	; 0x57
   1d6ac:	mov	sl, r8
   1d6b0:	and	r1, r1, #239	; 0xef
   1d6b4:	and	r0, r0, #254	; 0xfe
   1d6b8:	orr	r1, r1, r3
   1d6bc:	strb	r1, [r4, #89]	; 0x59
   1d6c0:	ldrb	r1, [r2, #453]	; 0x1c5
   1d6c4:	ldr	r2, [sp, #8]
   1d6c8:	strb	r0, [r4, #87]	; 0x57
   1d6cc:	mov	r0, #7
   1d6d0:	add	r2, r0, r2, lsl #2
   1d6d4:	cmp	r1, #0
   1d6d8:	movwne	sl, #10
   1d6dc:	cmp	r8, #10
   1d6e0:	bic	r2, r2, #7
   1d6e4:	movge	sl, r8
   1d6e8:	str	r2, [sp, #20]
   1d6ec:	ldr	r2, [sp, #32]
   1d6f0:	add	r0, r0, r2, lsl #2
   1d6f4:	bic	r3, r0, #7
   1d6f8:	add	r0, sl, sl, lsl #2
   1d6fc:	str	r3, [sp, #24]
   1d700:	lsl	r1, r0, #3
   1d704:	ldr	r0, [sp, #4]
   1d708:	mov	r8, r1
   1d70c:	add	r0, r0, #7
   1d710:	bic	r0, r0, #7
   1d714:	str	r0, [sp, #28]
   1d718:	add	r0, r6, r6, lsl #2
   1d71c:	lsl	r0, r0, #3
   1d720:	str	r0, [sp, #16]
   1d724:	ldr	r0, [r4, #8]
   1d728:	cmp	r0, #0
   1d72c:	bne	1d744 <fputs@plt+0xc35c>
   1d730:	mov	r0, #0
   1d734:	cmp	r7, r1
   1d738:	blt	1d748 <fputs@plt+0xc360>
   1d73c:	sub	r7, r7, r1
   1d740:	add	r0, r5, r7
   1d744:	mov	r1, #0
   1d748:	str	r0, [r4, #8]
   1d74c:	ldr	r0, [r4, #60]	; 0x3c
   1d750:	cmp	r0, #0
   1d754:	bne	1d770 <fputs@plt+0xc388>
   1d758:	ldr	r0, [sp, #16]
   1d75c:	cmp	r7, r0
   1d760:	addlt	r1, r1, r0
   1d764:	movlt	r0, #0
   1d768:	subge	r7, r7, r0
   1d76c:	addge	r0, r5, r7
   1d770:	str	r0, [r4, #60]	; 0x3c
   1d774:	ldr	r2, [r4, #12]
   1d778:	cmp	r2, #0
   1d77c:	bne	1d794 <fputs@plt+0xc3ac>
   1d780:	cmp	r7, r3
   1d784:	subge	r7, r7, r3
   1d788:	movlt	r2, #0
   1d78c:	addlt	r1, r3, r1
   1d790:	addge	r2, r5, r7
   1d794:	str	r2, [r4, #12]
   1d798:	ldr	r3, [sp, #28]
   1d79c:	ldr	r2, [r4, #56]	; 0x38
   1d7a0:	cmp	r2, #0
   1d7a4:	bne	1d7c0 <fputs@plt+0xc3d8>
   1d7a8:	ldr	r2, [sp, #20]
   1d7ac:	cmp	r7, r2
   1d7b0:	addlt	r1, r1, r2
   1d7b4:	movlt	r2, #0
   1d7b8:	subge	r7, r7, r2
   1d7bc:	addge	r2, r5, r7
   1d7c0:	str	r2, [r4, #56]	; 0x38
   1d7c4:	ldr	r2, [r4, #200]	; 0xc8
   1d7c8:	cmp	r2, #0
   1d7cc:	bne	1d7ec <fputs@plt+0xc404>
   1d7d0:	cmp	r7, r3
   1d7d4:	bge	1d7e4 <fputs@plt+0xc3fc>
   1d7d8:	add	r7, r1, r3
   1d7dc:	mov	r2, #0
   1d7e0:	b	1d7f0 <fputs@plt+0xc408>
   1d7e4:	sub	r2, r7, r3
   1d7e8:	add	r2, r5, r2
   1d7ec:	mov	r7, r1
   1d7f0:	cmp	r7, #0
   1d7f4:	str	r2, [r4, #200]	; 0xc8
   1d7f8:	beq	1d860 <fputs@plt+0xc478>
   1d7fc:	cmp	r9, #0
   1d800:	beq	1d818 <fputs@plt+0xc430>
   1d804:	asr	r3, r7, #31
   1d808:	mov	r0, r9
   1d80c:	mov	r2, r7
   1d810:	bl	238e0 <fputs@plt+0x124f8>
   1d814:	b	1d824 <fputs@plt+0xc43c>
   1d818:	asr	r1, r7, #31
   1d81c:	mov	r0, r7
   1d820:	bl	1438c <fputs@plt+0x2fa4>
   1d824:	mov	r1, r8
   1d828:	mov	r5, r0
   1d82c:	cmp	r0, #0
   1d830:	beq	1d848 <fputs@plt+0xc460>
   1d834:	mov	r0, r5
   1d838:	mov	r1, #0
   1d83c:	mov	r2, r7
   1d840:	bl	1119c <memset@plt>
   1d844:	mov	r1, r8
   1d848:	str	r5, [r4, #172]	; 0xac
   1d84c:	ldr	r3, [sp, #24]
   1d850:	ldrb	r0, [r9, #69]	; 0x45
   1d854:	cmp	r0, #0
   1d858:	beq	1d724 <fputs@plt+0xc33c>
   1d85c:	ldr	r0, [r4, #60]	; 0x3c
   1d860:	ldr	r1, [sp, #4]
   1d864:	cmp	r0, #0
   1d868:	str	r1, [r4, #196]	; 0xc4
   1d86c:	ldr	r1, [sp, #8]
   1d870:	str	r1, [r4, #36]	; 0x24
   1d874:	beq	1d8a0 <fputs@plt+0xc4b8>
   1d878:	cmp	r6, #1
   1d87c:	strh	r6, [r4, #68]	; 0x44
   1d880:	blt	1d8a0 <fputs@plt+0xc4b8>
   1d884:	add	r0, r0, #32
   1d888:	mov	r1, #1
   1d88c:	str	r9, [r0]
   1d890:	strh	r1, [r0, #-24]	; 0xffffffe8
   1d894:	add	r0, r0, #40	; 0x28
   1d898:	subs	r6, r6, #1
   1d89c:	bne	1d88c <fputs@plt+0xc4a4>
   1d8a0:	ldr	r1, [sp, #12]
   1d8a4:	ldr	r0, [r1, #448]	; 0x1c0
   1d8a8:	strh	r0, [r4, #70]	; 0x46
   1d8ac:	ldr	r0, [r1, #476]	; 0x1dc
   1d8b0:	str	r0, [r4, #64]	; 0x40
   1d8b4:	mov	r0, #0
   1d8b8:	str	r0, [r1, #476]	; 0x1dc
   1d8bc:	str	r0, [r1, #448]	; 0x1c0
   1d8c0:	ldr	r1, [r4, #8]
   1d8c4:	cmp	r1, #0
   1d8c8:	beq	1d8f4 <fputs@plt+0xc50c>
   1d8cc:	cmp	sl, #1
   1d8d0:	str	sl, [r4, #28]
   1d8d4:	blt	1d8f4 <fputs@plt+0xc50c>
   1d8d8:	add	r1, r1, #32
   1d8dc:	mov	r2, #128	; 0x80
   1d8e0:	str	r9, [r1]
   1d8e4:	strh	r2, [r1, #-24]	; 0xffffffe8
   1d8e8:	add	r1, r1, #40	; 0x28
   1d8ec:	subs	sl, sl, #1
   1d8f0:	bne	1d8e0 <fputs@plt+0xc4f8>
   1d8f4:	ldr	r1, [sp, #12]
   1d8f8:	movw	r3, #3491	; 0xda3
   1d8fc:	mov	r2, #2
   1d900:	movt	r3, #48626	; 0xbdf2
   1d904:	ldrb	r1, [r1, #453]	; 0x1c5
   1d908:	str	r0, [r4, #144]	; 0x90
   1d90c:	str	r0, [r4, #148]	; 0x94
   1d910:	str	r0, [r4, #92]	; 0x5c
   1d914:	strb	r2, [r4, #86]	; 0x56
   1d918:	str	r3, [r4, #40]	; 0x28
   1d91c:	mov	r3, #255	; 0xff
   1d920:	str	r0, [r4, #104]	; 0x68
   1d924:	mvn	r2, #0
   1d928:	strb	r3, [r4, #88]	; 0x58
   1d92c:	mov	r3, #1
   1d930:	str	r3, [r4, #72]	; 0x48
   1d934:	str	r2, [r4, #76]	; 0x4c
   1d938:	str	r0, [r4, #80]	; 0x50
   1d93c:	and	r0, r1, #3
   1d940:	ldrb	r1, [r4, #89]	; 0x59
   1d944:	and	r1, r1, #252	; 0xfc
   1d948:	orr	r0, r1, r0
   1d94c:	strb	r0, [r4, #89]	; 0x59
   1d950:	sub	sp, fp, #28
   1d954:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1d958:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   1d95c:	add	fp, sp, #24
   1d960:	ldr	r6, [r0, #20]
   1d964:	mov	r4, r0
   1d968:	mov	r9, r3
   1d96c:	mov	r8, r2
   1d970:	ldr	r0, [r6, #60]	; 0x3c
   1d974:	strd	r8, [r0]
   1d978:	ldr	r0, [r4, #20]
   1d97c:	bl	1aa3c <fputs@plt+0x9654>
   1d980:	ldr	r7, [fp, #8]
   1d984:	cmp	r0, #100	; 0x64
   1d988:	bne	1d9fc <fputs@plt+0xc614>
   1d98c:	ldr	r0, [r6, #56]	; 0x38
   1d990:	ldr	r2, [r4, #12]
   1d994:	ldr	r0, [r0]
   1d998:	add	r1, r0, r2, lsl #2
   1d99c:	ldr	r1, [r1, #80]	; 0x50
   1d9a0:	cmp	r1, #11
   1d9a4:	bhi	1da4c <fputs@plt+0xc664>
   1d9a8:	movw	r0, #2150	; 0x866
   1d9ac:	movw	r3, #2155	; 0x86b
   1d9b0:	cmp	r1, #7
   1d9b4:	movw	r2, #62743	; 0xf517
   1d9b8:	movt	r0, #9
   1d9bc:	movt	r3, #9
   1d9c0:	movt	r2, #8
   1d9c4:	moveq	r3, r0
   1d9c8:	ldr	r0, [r4, #24]
   1d9cc:	cmp	r1, #0
   1d9d0:	movw	r1, #2121	; 0x849
   1d9d4:	movt	r1, #9
   1d9d8:	movne	r2, r3
   1d9dc:	bl	1d370 <fputs@plt+0xbf88>
   1d9e0:	mov	r6, r0
   1d9e4:	ldr	r0, [r4, #20]
   1d9e8:	bl	198b4 <fputs@plt+0x84cc>
   1d9ec:	mov	r0, #0
   1d9f0:	mov	r5, #1
   1d9f4:	str	r0, [r4, #20]
   1d9f8:	b	1dad8 <fputs@plt+0xc6f0>
   1d9fc:	mov	r5, r0
   1da00:	ldr	r0, [r4, #20]
   1da04:	cmp	r0, #0
   1da08:	beq	1da74 <fputs@plt+0xc68c>
   1da0c:	bl	198b4 <fputs@plt+0x84cc>
   1da10:	mov	r5, r0
   1da14:	mov	r0, #0
   1da18:	str	r0, [r4, #20]
   1da1c:	cmp	r5, #0
   1da20:	ldr	r4, [r4, #24]
   1da24:	beq	1da7c <fputs@plt+0xc694>
   1da28:	mov	r0, r4
   1da2c:	bl	1e898 <fputs@plt+0xd4b0>
   1da30:	movw	r1, #62776	; 0xf538
   1da34:	mov	r2, r0
   1da38:	mov	r0, r4
   1da3c:	movt	r1, #8
   1da40:	bl	1d370 <fputs@plt+0xbf88>
   1da44:	mov	r6, r0
   1da48:	b	1dad8 <fputs@plt+0xc6f0>
   1da4c:	ldrsh	r3, [r0, #12]
   1da50:	cmp	r1, #128	; 0x80
   1da54:	add	r2, r2, r3
   1da58:	add	r2, r0, r2, lsl #2
   1da5c:	ldr	r2, [r2, #80]	; 0x50
   1da60:	str	r2, [r4, #8]
   1da64:	bcc	1daa0 <fputs@plt+0xc6b8>
   1da68:	sub	r1, r1, #12
   1da6c:	lsr	r1, r1, #1
   1da70:	b	1daac <fputs@plt+0xc6c4>
   1da74:	mov	r6, #0
   1da78:	b	1dad8 <fputs@plt+0xc6f0>
   1da7c:	movw	r1, #2163	; 0x873
   1da80:	mov	r0, r4
   1da84:	mov	r2, r8
   1da88:	mov	r3, r9
   1da8c:	movt	r1, #9
   1da90:	bl	1d370 <fputs@plt+0xbf88>
   1da94:	mov	r6, r0
   1da98:	mov	r5, #1
   1da9c:	b	1dad8 <fputs@plt+0xc6f0>
   1daa0:	movw	r2, #49786	; 0xc27a
   1daa4:	movt	r2, #8
   1daa8:	ldrb	r1, [r2, r1]
   1daac:	str	r1, [r4, #4]
   1dab0:	mov	r6, #0
   1dab4:	mov	r5, #0
   1dab8:	ldr	r0, [r0, #16]
   1dabc:	str	r0, [r4, #16]
   1dac0:	ldrb	r1, [r0, #64]	; 0x40
   1dac4:	orr	r1, r1, #16
   1dac8:	strb	r1, [r0, #64]	; 0x40
   1dacc:	mov	r1, #1
   1dad0:	ldr	r0, [r0]
   1dad4:	strb	r1, [r0, #11]
   1dad8:	mov	r0, r5
   1dadc:	str	r6, [r7]
   1dae0:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   1dae4:	cmp	r0, #0
   1dae8:	bxeq	lr
   1daec:	push	{r4, r5, fp, lr}
   1daf0:	add	fp, sp, #8
   1daf4:	ldr	r5, [r0]
   1daf8:	ldr	r1, [r0, #120]	; 0x78
   1dafc:	mov	r4, r0
   1db00:	mov	r0, r5
   1db04:	bl	13dc4 <fputs@plt+0x29dc>
   1db08:	ldr	r1, [r4, #324]	; 0x144
   1db0c:	mov	r0, r5
   1db10:	bl	478b8 <fputs@plt+0x364d0>
   1db14:	cmp	r5, #0
   1db18:	beq	1db2c <fputs@plt+0xc744>
   1db1c:	ldrb	r0, [r4, #24]
   1db20:	ldr	r1, [r5, #256]	; 0x100
   1db24:	sub	r0, r1, r0
   1db28:	str	r0, [r5, #256]	; 0x100
   1db2c:	mov	r0, #0
   1db30:	strb	r0, [r4, #24]
   1db34:	pop	{r4, r5, fp, lr}
   1db38:	bx	lr
   1db3c:	cmp	r0, #0
   1db40:	moveq	r0, #0
   1db44:	bxeq	lr
   1db48:	push	{r4, r5, r6, sl, fp, lr}
   1db4c:	add	fp, sp, #16
   1db50:	mov	r4, r0
   1db54:	ldr	r0, [r0, #20]
   1db58:	ldr	r5, [r4, #24]
   1db5c:	bl	198b4 <fputs@plt+0x84cc>
   1db60:	mov	r6, r0
   1db64:	mov	r0, r5
   1db68:	mov	r1, r4
   1db6c:	bl	13dc4 <fputs@plt+0x29dc>
   1db70:	mov	r0, r6
   1db74:	pop	{r4, r5, r6, sl, fp, pc}
   1db78:	push	{fp, lr}
   1db7c:	mov	fp, sp
   1db80:	sub	sp, sp, #8
   1db84:	movw	ip, #56548	; 0xdce4
   1db88:	movt	ip, #1
   1db8c:	str	ip, [sp]
   1db90:	bl	1db9c <fputs@plt+0xc7b4>
   1db94:	mov	sp, fp
   1db98:	pop	{fp, pc}
   1db9c:	push	{r4, r5, r6, r7, fp, lr}
   1dba0:	add	fp, sp, #16
   1dba4:	sub	sp, sp, #8
   1dba8:	cmp	r0, #0
   1dbac:	beq	1dc6c <fputs@plt+0xc884>
   1dbb0:	mov	r6, r0
   1dbb4:	orrs	r0, r3, r2
   1dbb8:	mov	r5, #1
   1dbbc:	ldr	r4, [r6, #24]
   1dbc0:	bmi	1dc38 <fputs@plt+0xc850>
   1dbc4:	ldr	r7, [r6, #4]
   1dbc8:	mov	ip, r1
   1dbcc:	asr	r0, r3, #31
   1dbd0:	adds	r1, r3, r2
   1dbd4:	adc	r0, r0, r2, asr #31
   1dbd8:	subs	r1, r7, r1
   1dbdc:	rscs	r0, r0, r7, asr #31
   1dbe0:	blt	1dc38 <fputs@plt+0xc850>
   1dbe4:	ldr	r7, [r6, #20]
   1dbe8:	mov	r5, #4
   1dbec:	cmp	r7, #0
   1dbf0:	beq	1dc38 <fputs@plt+0xc850>
   1dbf4:	ldr	r0, [r6, #16]
   1dbf8:	ldr	lr, [fp, #8]
   1dbfc:	ldr	r1, [r0]
   1dc00:	ldr	r5, [r1]
   1dc04:	ldr	r1, [r1, #4]
   1dc08:	str	r5, [r1, #4]
   1dc0c:	ldr	r1, [r6, #8]
   1dc10:	add	r1, r1, r3
   1dc14:	mov	r3, ip
   1dc18:	blx	lr
   1dc1c:	cmp	r0, #4
   1dc20:	bne	1dcbc <fputs@plt+0xc8d4>
   1dc24:	mov	r0, r7
   1dc28:	bl	199f4 <fputs@plt+0x860c>
   1dc2c:	mov	r0, #0
   1dc30:	mov	r5, #4
   1dc34:	str	r0, [r6, #20]
   1dc38:	str	r5, [r4, #52]	; 0x34
   1dc3c:	mov	r0, r4
   1dc40:	mov	r1, r5
   1dc44:	bl	260c8 <fputs@plt+0x14ce0>
   1dc48:	movw	r0, #3082	; 0xc0a
   1dc4c:	cmp	r5, r0
   1dc50:	beq	1dca4 <fputs@plt+0xc8bc>
   1dc54:	ldrb	r0, [r4, #69]	; 0x45
   1dc58:	cmp	r0, #0
   1dc5c:	bne	1dca4 <fputs@plt+0xc8bc>
   1dc60:	ldr	r0, [r4, #56]	; 0x38
   1dc64:	and	r4, r0, r5
   1dc68:	b	1dcb0 <fputs@plt+0xc8c8>
   1dc6c:	movw	r0, #62189	; 0xf2ed
   1dc70:	movw	r1, #62796	; 0xf54c
   1dc74:	movw	r2, #13680	; 0x3570
   1dc78:	movw	r3, #16199	; 0x3f47
   1dc7c:	mov	r4, #21
   1dc80:	movt	r0, #8
   1dc84:	movt	r1, #8
   1dc88:	movt	r2, #9
   1dc8c:	movt	r3, #1
   1dc90:	add	r0, r0, #20
   1dc94:	str	r0, [sp]
   1dc98:	mov	r0, #21
   1dc9c:	bl	15e38 <fputs@plt+0x4a50>
   1dca0:	b	1dcb0 <fputs@plt+0xc8c8>
   1dca4:	mov	r0, r4
   1dca8:	bl	31e1c <fputs@plt+0x20a34>
   1dcac:	mov	r4, #7
   1dcb0:	mov	r0, r4
   1dcb4:	sub	sp, fp, #16
   1dcb8:	pop	{r4, r5, r6, r7, fp, pc}
   1dcbc:	mov	r5, r0
   1dcc0:	cmp	r0, #0
   1dcc4:	str	r0, [r7, #80]	; 0x50
   1dcc8:	str	r0, [r4, #52]	; 0x34
   1dccc:	bne	1dc3c <fputs@plt+0xc854>
   1dcd0:	ldr	r0, [r4, #240]	; 0xf0
   1dcd4:	mov	r5, #0
   1dcd8:	cmp	r0, #0
   1dcdc:	bne	1dc3c <fputs@plt+0xc854>
   1dce0:	b	1dc48 <fputs@plt+0xc860>
   1dce4:	push	{r4, r5, r6, r7, fp, lr}
   1dce8:	add	fp, sp, #16
   1dcec:	sub	sp, sp, #8
   1dcf0:	mov	r7, r0
   1dcf4:	ldrb	r0, [r0, #66]	; 0x42
   1dcf8:	cmp	r0, #0
   1dcfc:	beq	1dd44 <fputs@plt+0xc95c>
   1dd00:	mov	r4, r3
   1dd04:	mov	r5, r2
   1dd08:	mov	r6, r1
   1dd0c:	cmp	r0, #3
   1dd10:	bcc	1dd24 <fputs@plt+0xc93c>
   1dd14:	mov	r0, r7
   1dd18:	bl	40b80 <fputs@plt+0x2f798>
   1dd1c:	cmp	r0, #0
   1dd20:	bne	1dd48 <fputs@plt+0xc960>
   1dd24:	mov	r0, #0
   1dd28:	mov	r1, r6
   1dd2c:	mov	r2, r5
   1dd30:	mov	r3, r4
   1dd34:	str	r0, [sp]
   1dd38:	mov	r0, r7
   1dd3c:	bl	30024 <fputs@plt+0x1ec3c>
   1dd40:	b	1dd48 <fputs@plt+0xc960>
   1dd44:	mov	r0, #4
   1dd48:	sub	sp, fp, #16
   1dd4c:	pop	{r4, r5, r6, r7, fp, pc}
   1dd50:	push	{fp, lr}
   1dd54:	mov	fp, sp
   1dd58:	sub	sp, sp, #8
   1dd5c:	movw	ip, #56692	; 0xdd74
   1dd60:	movt	ip, #1
   1dd64:	str	ip, [sp]
   1dd68:	bl	1db9c <fputs@plt+0xc7b4>
   1dd6c:	mov	sp, fp
   1dd70:	pop	{fp, pc}
   1dd74:	push	{r4, r5, r6, r7, fp, lr}
   1dd78:	add	fp, sp, #16
   1dd7c:	sub	sp, sp, #8
   1dd80:	mov	r6, r1
   1dd84:	ldrb	r1, [r0, #66]	; 0x42
   1dd88:	mov	r4, r3
   1dd8c:	mov	r5, r2
   1dd90:	mov	r7, r0
   1dd94:	cmp	r1, #3
   1dd98:	bcc	1ddb0 <fputs@plt+0xc9c8>
   1dd9c:	mov	r0, r7
   1dda0:	bl	40b80 <fputs@plt+0x2f798>
   1dda4:	cmp	r0, #0
   1dda8:	bne	1ddf8 <fputs@plt+0xca10>
   1ddac:	ldrb	r1, [r7, #66]	; 0x42
   1ddb0:	mov	r0, #4
   1ddb4:	cmp	r1, #1
   1ddb8:	bne	1ddf8 <fputs@plt+0xca10>
   1ddbc:	ldr	r0, [r7, #4]
   1ddc0:	ldr	r1, [r7, #52]	; 0x34
   1ddc4:	mov	r2, r7
   1ddc8:	bl	2fadc <fputs@plt+0x1e6f4>
   1ddcc:	ldrb	r1, [r7, #64]	; 0x40
   1ddd0:	mov	r0, #8
   1ddd4:	tst	r1, #1
   1ddd8:	beq	1ddf8 <fputs@plt+0xca10>
   1dddc:	mov	r0, #1
   1dde0:	mov	r1, r6
   1dde4:	mov	r2, r5
   1dde8:	mov	r3, r4
   1ddec:	str	r0, [sp]
   1ddf0:	mov	r0, r7
   1ddf4:	bl	30024 <fputs@plt+0x1ec3c>
   1ddf8:	sub	sp, fp, #16
   1ddfc:	pop	{r4, r5, r6, r7, fp, pc}
   1de00:	mov	r1, r0
   1de04:	mov	r0, #0
   1de08:	cmp	r1, #0
   1de0c:	bxeq	lr
   1de10:	ldr	r2, [r1, #20]
   1de14:	cmp	r2, #0
   1de18:	ldrne	r0, [r1, #4]
   1de1c:	bx	lr
   1de20:	push	{r4, r5, r6, sl, fp, lr}
   1de24:	add	fp, sp, #16
   1de28:	sub	sp, sp, #8
   1de2c:	cmp	r0, #0
   1de30:	beq	1de90 <fputs@plt+0xcaa8>
   1de34:	ldr	r1, [r0, #20]
   1de38:	ldr	r4, [r0, #24]
   1de3c:	cmp	r1, #0
   1de40:	beq	1dec8 <fputs@plt+0xcae0>
   1de44:	add	r1, sp, #4
   1de48:	str	r1, [sp]
   1de4c:	bl	1d958 <fputs@plt+0xc570>
   1de50:	mov	r5, r0
   1de54:	cmp	r0, #0
   1de58:	beq	1decc <fputs@plt+0xcae4>
   1de5c:	ldr	r6, [sp, #4]
   1de60:	movw	r2, #62776	; 0xf538
   1de64:	mov	r0, r4
   1de68:	mov	r1, r5
   1de6c:	movt	r2, #8
   1de70:	cmp	r6, #0
   1de74:	mov	r3, r6
   1de78:	moveq	r2, r6
   1de7c:	bl	17298 <fputs@plt+0x5eb0>
   1de80:	mov	r0, r4
   1de84:	mov	r1, r6
   1de88:	bl	13dc4 <fputs@plt+0x29dc>
   1de8c:	b	1decc <fputs@plt+0xcae4>
   1de90:	movw	r0, #62189	; 0xf2ed
   1de94:	movw	r1, #62796	; 0xf54c
   1de98:	movw	r2, #13680	; 0x3570
   1de9c:	movw	r3, #16273	; 0x3f91
   1dea0:	mov	r4, #21
   1dea4:	movt	r0, #8
   1dea8:	movt	r1, #8
   1deac:	movt	r2, #9
   1deb0:	movt	r3, #1
   1deb4:	add	r0, r0, #20
   1deb8:	str	r0, [sp]
   1debc:	mov	r0, #21
   1dec0:	bl	15e38 <fputs@plt+0x4a50>
   1dec4:	b	1defc <fputs@plt+0xcb14>
   1dec8:	mov	r5, #4
   1decc:	movw	r0, #3082	; 0xc0a
   1ded0:	cmp	r5, r0
   1ded4:	beq	1def0 <fputs@plt+0xcb08>
   1ded8:	ldrb	r0, [r4, #69]	; 0x45
   1dedc:	cmp	r0, #0
   1dee0:	bne	1def0 <fputs@plt+0xcb08>
   1dee4:	ldr	r0, [r4, #56]	; 0x38
   1dee8:	and	r4, r0, r5
   1deec:	b	1defc <fputs@plt+0xcb14>
   1def0:	mov	r0, r4
   1def4:	bl	31e1c <fputs@plt+0x20a34>
   1def8:	mov	r4, #7
   1defc:	mov	r0, r4
   1df00:	sub	sp, fp, #16
   1df04:	pop	{r4, r5, r6, sl, fp, pc}
   1df08:	str	r1, [r0, #296]	; 0x128
   1df0c:	str	r2, [r0, #300]	; 0x12c
   1df10:	ldr	r0, [r0, #4]
   1df14:	cmp	r0, #0
   1df18:	moveq	r0, #0
   1df1c:	bxeq	lr
   1df20:	ldrb	r1, [r0, #87]	; 0x57
   1df24:	orr	r1, r1, #1
   1df28:	strb	r1, [r0, #87]	; 0x57
   1df2c:	ldr	r0, [r0, #52]	; 0x34
   1df30:	b	1df14 <fputs@plt+0xcb2c>
   1df34:	push	{fp, lr}
   1df38:	mov	fp, sp
   1df3c:	movw	r2, #48036	; 0xbba4
   1df40:	mov	r3, #91	; 0x5b
   1df44:	movt	r2, #8
   1df48:	bl	1df58 <fputs@plt+0xcb70>
   1df4c:	clz	r0, r0
   1df50:	lsr	r0, r0, #5
   1df54:	pop	{fp, pc}
   1df58:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1df5c:	add	fp, sp, #28
   1df60:	sub	sp, sp, #28
   1df64:	str	r1, [sp, #20]
   1df68:	str	r0, [sp, #24]
   1df6c:	add	r7, sp, #24
   1df70:	str	r3, [sp, #16]
   1df74:	str	r2, [sp, #12]
   1df78:	ldrb	r0, [r2, #1]
   1df7c:	ldrb	sl, [r2]
   1df80:	str	r0, [sp, #8]
   1df84:	ldrb	r0, [r2, #3]
   1df88:	str	r0, [sp]
   1df8c:	mov	r0, #0
   1df90:	str	r0, [sp, #4]
   1df94:	ldr	r0, [sp, #24]
   1df98:	ldrsb	r1, [r0]
   1df9c:	cmp	r1, #0
   1dfa0:	bmi	1dfb4 <fputs@plt+0xcbcc>
   1dfa4:	add	r0, r0, #1
   1dfa8:	uxtb	r4, r1
   1dfac:	str	r0, [sp, #24]
   1dfb0:	b	1dfc0 <fputs@plt+0xcbd8>
   1dfb4:	mov	r0, r7
   1dfb8:	bl	4a174 <fputs@plt+0x38d8c>
   1dfbc:	mov	r4, r0
   1dfc0:	cmp	r4, #0
   1dfc4:	beq	1e17c <fputs@plt+0xcd94>
   1dfc8:	cmp	r4, sl
   1dfcc:	beq	1e190 <fputs@plt+0xcda8>
   1dfd0:	ldr	r0, [sp, #16]
   1dfd4:	cmp	r4, r0
   1dfd8:	bne	1e05c <fputs@plt+0xcc74>
   1dfdc:	ldr	r0, [sp, #12]
   1dfe0:	ldrb	r0, [r0, #2]
   1dfe4:	cmp	r0, #0
   1dfe8:	beq	1e040 <fputs@plt+0xcc58>
   1dfec:	add	r0, sp, #20
   1dff0:	bl	4a174 <fputs@plt+0x38d8c>
   1dff4:	cmp	r0, #0
   1dff8:	beq	1e3b4 <fputs@plt+0xcfcc>
   1dffc:	mov	r4, r0
   1e000:	mov	r0, r7
   1e004:	bl	4a174 <fputs@plt+0x38d8c>
   1e008:	mov	r5, #0
   1e00c:	cmp	r0, #94	; 0x5e
   1e010:	mov	r9, #0
   1e014:	bne	1e024 <fputs@plt+0xcc3c>
   1e018:	mov	r0, r7
   1e01c:	bl	4a174 <fputs@plt+0x38d8c>
   1e020:	mov	r9, #1
   1e024:	cmp	r0, #93	; 0x5d
   1e028:	mov	r8, #0
   1e02c:	bne	1e100 <fputs@plt+0xcd18>
   1e030:	sub	r0, r4, #93	; 0x5d
   1e034:	clz	r0, r0
   1e038:	lsr	r8, r0, #5
   1e03c:	b	1e0f4 <fputs@plt+0xcd0c>
   1e040:	mov	r0, r7
   1e044:	bl	4a174 <fputs@plt+0x38d8c>
   1e048:	cmp	r0, #0
   1e04c:	beq	1e3b4 <fputs@plt+0xcfcc>
   1e050:	mov	r4, r0
   1e054:	ldr	r0, [sp, #24]
   1e058:	str	r0, [sp, #4]
   1e05c:	ldr	r1, [sp, #20]
   1e060:	ldrsb	r0, [r1]
   1e064:	cmp	r0, #0
   1e068:	bmi	1e07c <fputs@plt+0xcc94>
   1e06c:	add	r1, r1, #1
   1e070:	uxtb	r0, r0
   1e074:	str	r1, [sp, #20]
   1e078:	b	1e084 <fputs@plt+0xcc9c>
   1e07c:	add	r0, sp, #20
   1e080:	bl	4a174 <fputs@plt+0x38d8c>
   1e084:	cmp	r4, r0
   1e088:	beq	1df94 <fputs@plt+0xcbac>
   1e08c:	ldr	r1, [sp]
   1e090:	cmp	r1, #0
   1e094:	beq	1e0c8 <fputs@plt+0xcce0>
   1e098:	orr	r1, r0, r4
   1e09c:	cmp	r1, #127	; 0x7f
   1e0a0:	bhi	1e0c8 <fputs@plt+0xcce0>
   1e0a4:	movw	r2, #47732	; 0xba74
   1e0a8:	uxtb	r1, r0
   1e0ac:	movt	r2, #8
   1e0b0:	mov	r3, r2
   1e0b4:	ldrb	r1, [r2, r1]
   1e0b8:	uxtb	r2, r4
   1e0bc:	ldrb	r2, [r3, r2]
   1e0c0:	cmp	r2, r1
   1e0c4:	beq	1df94 <fputs@plt+0xcbac>
   1e0c8:	ldr	r1, [sp, #8]
   1e0cc:	mov	r6, #0
   1e0d0:	cmp	r4, r1
   1e0d4:	bne	1e3b8 <fputs@plt+0xcfd0>
   1e0d8:	cmp	r0, #0
   1e0dc:	beq	1e3b8 <fputs@plt+0xcfd0>
   1e0e0:	ldr	r0, [sp, #24]
   1e0e4:	ldr	r1, [sp, #4]
   1e0e8:	cmp	r0, r1
   1e0ec:	bne	1df94 <fputs@plt+0xcbac>
   1e0f0:	b	1e3b8 <fputs@plt+0xcfd0>
   1e0f4:	mov	r5, #0
   1e0f8:	mov	r0, r7
   1e0fc:	bl	4a174 <fputs@plt+0x38d8c>
   1e100:	mov	r6, r5
   1e104:	mov	r5, r0
   1e108:	cmp	r0, #45	; 0x2d
   1e10c:	beq	1e128 <fputs@plt+0xcd40>
   1e110:	mov	r6, #0
   1e114:	cmp	r5, #93	; 0x5d
   1e118:	beq	1e150 <fputs@plt+0xcd68>
   1e11c:	cmp	r5, #0
   1e120:	bne	1e144 <fputs@plt+0xcd5c>
   1e124:	b	1e3b8 <fputs@plt+0xcfd0>
   1e128:	ldr	r0, [sp, #24]
   1e12c:	ldrb	r0, [r0]
   1e130:	cmp	r0, #93	; 0x5d
   1e134:	beq	1e144 <fputs@plt+0xcd5c>
   1e138:	cmp	r6, #0
   1e13c:	cmpne	r0, #0
   1e140:	bne	1e15c <fputs@plt+0xcd74>
   1e144:	cmp	r4, r5
   1e148:	movweq	r8, #1
   1e14c:	b	1e0f8 <fputs@plt+0xcd10>
   1e150:	cmp	r8, r9
   1e154:	bne	1df94 <fputs@plt+0xcbac>
   1e158:	b	1e3b8 <fputs@plt+0xcfd0>
   1e15c:	mov	r0, r7
   1e160:	bl	4a174 <fputs@plt+0x38d8c>
   1e164:	cmp	r4, r0
   1e168:	mov	r0, r8
   1e16c:	movls	r0, #1
   1e170:	cmp	r4, r6
   1e174:	movcs	r8, r0
   1e178:	b	1e0f4 <fputs@plt+0xcd0c>
   1e17c:	ldr	r0, [sp, #20]
   1e180:	ldrb	r0, [r0]
   1e184:	clz	r0, r0
   1e188:	lsr	r6, r0, #5
   1e18c:	b	1e3b8 <fputs@plt+0xcfd0>
   1e190:	ldr	r5, [sp, #8]
   1e194:	add	r4, sp, #20
   1e198:	add	r6, sp, #24
   1e19c:	ldr	r0, [sp, #24]
   1e1a0:	ldrsb	r1, [r0]
   1e1a4:	cmp	r1, #0
   1e1a8:	bmi	1e1bc <fputs@plt+0xcdd4>
   1e1ac:	add	r0, r0, #1
   1e1b0:	uxtb	r7, r1
   1e1b4:	str	r0, [sp, #24]
   1e1b8:	b	1e1c8 <fputs@plt+0xcde0>
   1e1bc:	mov	r0, r6
   1e1c0:	bl	4a174 <fputs@plt+0x38d8c>
   1e1c4:	mov	r7, r0
   1e1c8:	cmp	r7, sl
   1e1cc:	cmpne	r7, r5
   1e1d0:	bne	1e1f0 <fputs@plt+0xce08>
   1e1d4:	cmp	r7, r5
   1e1d8:	bne	1e19c <fputs@plt+0xcdb4>
   1e1dc:	mov	r0, r4
   1e1e0:	bl	4a174 <fputs@plt+0x38d8c>
   1e1e4:	cmp	r0, #0
   1e1e8:	bne	1e19c <fputs@plt+0xcdb4>
   1e1ec:	b	1e3b4 <fputs@plt+0xcfcc>
   1e1f0:	mov	r6, #1
   1e1f4:	cmp	r7, #0
   1e1f8:	beq	1e3b8 <fputs@plt+0xcfd0>
   1e1fc:	ldr	r0, [sp, #16]
   1e200:	cmp	r7, r0
   1e204:	bne	1e2b4 <fputs@plt+0xcecc>
   1e208:	ldr	r0, [sp, #12]
   1e20c:	ldrb	r0, [r0, #2]
   1e210:	cmp	r0, #0
   1e214:	beq	1e2a0 <fputs@plt+0xceb8>
   1e218:	ldr	r0, [sp, #20]
   1e21c:	mov	r6, #0
   1e220:	ldrb	r1, [r0]
   1e224:	cmp	r1, #0
   1e228:	beq	1e3b8 <fputs@plt+0xcfd0>
   1e22c:	ldr	r1, [sp, #24]
   1e230:	sub	r4, r1, #1
   1e234:	ldr	r2, [sp, #12]
   1e238:	ldr	r3, [sp, #16]
   1e23c:	mov	r7, r0
   1e240:	mov	r0, r4
   1e244:	mov	r1, r7
   1e248:	bl	1df58 <fputs@plt+0xcb70>
   1e24c:	cmp	r0, #0
   1e250:	bne	1e3c4 <fputs@plt+0xcfdc>
   1e254:	add	r0, r7, #1
   1e258:	str	r0, [sp, #20]
   1e25c:	ldrb	r2, [r7]
   1e260:	ldrb	r1, [r7, #1]
   1e264:	cmp	r2, #192	; 0xc0
   1e268:	bcc	1e294 <fputs@plt+0xceac>
   1e26c:	and	r2, r1, #192	; 0xc0
   1e270:	cmp	r2, #128	; 0x80
   1e274:	bne	1e294 <fputs@plt+0xceac>
   1e278:	add	r0, r7, #2
   1e27c:	str	r0, [sp, #20]
   1e280:	ldrb	r1, [r0], #1
   1e284:	and	r2, r1, #192	; 0xc0
   1e288:	cmp	r2, #128	; 0x80
   1e28c:	beq	1e27c <fputs@plt+0xce94>
   1e290:	sub	r0, r0, #1
   1e294:	cmp	r1, #0
   1e298:	bne	1e234 <fputs@plt+0xce4c>
   1e29c:	b	1e3b8 <fputs@plt+0xcfd0>
   1e2a0:	add	r0, sp, #24
   1e2a4:	bl	4a174 <fputs@plt+0x38d8c>
   1e2a8:	mov	r7, r0
   1e2ac:	cmp	r0, #0
   1e2b0:	beq	1e3b4 <fputs@plt+0xcfcc>
   1e2b4:	cmp	r7, #129	; 0x81
   1e2b8:	bcs	1e2f8 <fputs@plt+0xcf10>
   1e2bc:	ldr	r0, [sp]
   1e2c0:	cmp	r0, #0
   1e2c4:	beq	1e358 <fputs@plt+0xcf70>
   1e2c8:	movw	r1, #47732	; 0xba74
   1e2cc:	uxtb	r0, r7
   1e2d0:	movt	r1, #8
   1e2d4:	ldrb	r5, [r1, r0]
   1e2d8:	movw	r1, #48044	; 0xbbac
   1e2dc:	movt	r1, #8
   1e2e0:	ldrb	r0, [r1, r0]
   1e2e4:	mvn	r1, #32
   1e2e8:	mvn	r0, r0
   1e2ec:	orr	r0, r0, r1
   1e2f0:	and	r7, r7, r0
   1e2f4:	b	1e35c <fputs@plt+0xcf74>
   1e2f8:	ldr	r4, [sp, #24]
   1e2fc:	add	r8, sp, #20
   1e300:	ldr	r1, [sp, #20]
   1e304:	ldrsb	r0, [r1]
   1e308:	cmp	r0, #0
   1e30c:	bmi	1e320 <fputs@plt+0xcf38>
   1e310:	add	r1, r1, #1
   1e314:	uxtb	r0, r0
   1e318:	str	r1, [sp, #20]
   1e31c:	b	1e328 <fputs@plt+0xcf40>
   1e320:	mov	r0, r8
   1e324:	bl	4a174 <fputs@plt+0x38d8c>
   1e328:	cmp	r0, #0
   1e32c:	beq	1e3b4 <fputs@plt+0xcfcc>
   1e330:	cmp	r0, r7
   1e334:	bne	1e300 <fputs@plt+0xcf18>
   1e338:	ldr	r1, [sp, #20]
   1e33c:	ldr	r2, [sp, #12]
   1e340:	ldr	r3, [sp, #16]
   1e344:	mov	r0, r4
   1e348:	bl	1df58 <fputs@plt+0xcb70>
   1e34c:	cmp	r0, #0
   1e350:	beq	1e300 <fputs@plt+0xcf18>
   1e354:	b	1e3b8 <fputs@plt+0xcfd0>
   1e358:	mov	r5, r7
   1e35c:	ldr	r0, [sp, #20]
   1e360:	add	r4, r0, #1
   1e364:	str	r4, [sp, #20]
   1e368:	ldrb	r0, [r0]
   1e36c:	cmp	r0, #0
   1e370:	beq	1e3b4 <fputs@plt+0xcfcc>
   1e374:	ldr	r8, [sp, #24]
   1e378:	uxtb	r0, r0
   1e37c:	cmp	r5, r0
   1e380:	cmpne	r7, r0
   1e384:	bne	1e3a4 <fputs@plt+0xcfbc>
   1e388:	ldr	r2, [sp, #12]
   1e38c:	ldr	r3, [sp, #16]
   1e390:	mov	r0, r8
   1e394:	mov	r1, r4
   1e398:	bl	1df58 <fputs@plt+0xcb70>
   1e39c:	cmp	r0, #0
   1e3a0:	bne	1e3d4 <fputs@plt+0xcfec>
   1e3a4:	ldrb	r0, [r4], #1
   1e3a8:	cmp	r0, #0
   1e3ac:	bne	1e378 <fputs@plt+0xcf90>
   1e3b0:	str	r4, [sp, #20]
   1e3b4:	mov	r6, #0
   1e3b8:	mov	r0, r6
   1e3bc:	sub	sp, fp, #28
   1e3c0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1e3c4:	ldrb	r6, [r7]
   1e3c8:	cmp	r6, #0
   1e3cc:	movwne	r6, #1
   1e3d0:	b	1e3b8 <fputs@plt+0xcfd0>
   1e3d4:	str	r4, [sp, #20]
   1e3d8:	b	1e3b8 <fputs@plt+0xcfd0>
   1e3dc:	push	{fp, lr}
   1e3e0:	mov	fp, sp
   1e3e4:	mov	r3, r2
   1e3e8:	movw	r2, #48040	; 0xbba8
   1e3ec:	movt	r2, #8
   1e3f0:	bl	1df58 <fputs@plt+0xcb70>
   1e3f4:	clz	r0, r0
   1e3f8:	lsr	r0, r0, #5
   1e3fc:	pop	{fp, pc}
   1e400:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1e404:	add	fp, sp, #28
   1e408:	sub	sp, sp, #36	; 0x24
   1e40c:	mov	r4, #0
   1e410:	str	r3, [sp, #20]
   1e414:	mov	r7, r2
   1e418:	mov	r5, r1
   1e41c:	mov	r9, r0
   1e420:	str	r4, [sp, #28]
   1e424:	bl	1e7f0 <fputs@plt+0xd408>
   1e428:	cmp	r0, #0
   1e42c:	beq	1e654 <fputs@plt+0xd26c>
   1e430:	str	r4, [r9, #52]	; 0x34
   1e434:	movw	r4, #38315	; 0x95ab
   1e438:	cmp	r5, #0
   1e43c:	ldr	r0, [r9, #240]	; 0xf0
   1e440:	movt	r4, #8
   1e444:	movne	r4, r5
   1e448:	cmp	r0, #0
   1e44c:	movne	r0, r9
   1e450:	movne	r1, #0
   1e454:	blne	260c8 <fputs@plt+0x14ce0>
   1e458:	mov	r8, #0
   1e45c:	add	r5, sp, #32
   1e460:	add	r6, sp, #28
   1e464:	str	r7, [sp, #16]
   1e468:	ldrb	r0, [r4]
   1e46c:	cmp	r0, #0
   1e470:	beq	1e6d0 <fputs@plt+0xd2e8>
   1e474:	mov	r0, r9
   1e478:	mov	r1, r4
   1e47c:	mvn	r2, #0
   1e480:	mov	r3, #1
   1e484:	str	r8, [sp, #28]
   1e488:	str	r8, [sp]
   1e48c:	str	r6, [sp, #4]
   1e490:	str	r5, [sp, #8]
   1e494:	bl	1eaf8 <fputs@plt+0xd710>
   1e498:	cmp	r0, #0
   1e49c:	bne	1e6d8 <fputs@plt+0xd2f0>
   1e4a0:	ldr	r4, [sp, #28]
   1e4a4:	cmp	r4, #0
   1e4a8:	beq	1e640 <fputs@plt+0xd258>
   1e4ac:	ldrh	r6, [r4, #84]	; 0x54
   1e4b0:	mov	r0, #1
   1e4b4:	mov	r5, #0
   1e4b8:	mov	r8, #0
   1e4bc:	orr	r0, r0, r6, lsl #3
   1e4c0:	str	r0, [sp, #12]
   1e4c4:	mov	r0, #0
   1e4c8:	str	r0, [sp, #24]
   1e4cc:	mov	r0, r4
   1e4d0:	bl	1aa3c <fputs@plt+0x9654>
   1e4d4:	mov	sl, r0
   1e4d8:	cmp	r7, #0
   1e4dc:	beq	1e5ec <fputs@plt+0xd204>
   1e4e0:	cmp	sl, #100	; 0x64
   1e4e4:	bne	1e4f8 <fputs@plt+0xd110>
   1e4e8:	ldr	r0, [sp, #24]
   1e4ec:	cmp	r0, #0
   1e4f0:	bne	1e57c <fputs@plt+0xd194>
   1e4f4:	b	1e514 <fputs@plt+0xd12c>
   1e4f8:	ldr	r0, [sp, #24]
   1e4fc:	cmp	r0, #0
   1e500:	cmpeq	sl, #101	; 0x65
   1e504:	bne	1e5f4 <fputs@plt+0xd20c>
   1e508:	ldrb	r0, [r9, #25]
   1e50c:	tst	r0, #1
   1e510:	beq	1e5f4 <fputs@plt+0xd20c>
   1e514:	ldr	r7, [sp, #12]
   1e518:	mov	r0, r9
   1e51c:	mov	r3, #0
   1e520:	mov	r2, r7
   1e524:	bl	238e0 <fputs@plt+0x124f8>
   1e528:	cmp	r0, #0
   1e52c:	beq	1e6e0 <fputs@plt+0xd2f8>
   1e530:	mov	r1, #0
   1e534:	mov	r2, r7
   1e538:	mov	r5, r0
   1e53c:	bl	1119c <memset@plt>
   1e540:	cmp	r6, #0
   1e544:	beq	1e568 <fputs@plt+0xd180>
   1e548:	mov	r7, #0
   1e54c:	mov	r0, r4
   1e550:	mov	r1, r7
   1e554:	bl	1be64 <fputs@plt+0xaa7c>
   1e558:	str	r0, [r5, r7, lsl #2]
   1e55c:	add	r7, r7, #1
   1e560:	cmp	r6, r7
   1e564:	bne	1e54c <fputs@plt+0xd164>
   1e568:	ldr	r7, [sp, #16]
   1e56c:	mov	r0, #1
   1e570:	cmp	sl, #100	; 0x64
   1e574:	str	r0, [sp, #24]
   1e578:	bne	1e5d0 <fputs@plt+0xd1e8>
   1e57c:	add	r8, r5, r6, lsl #2
   1e580:	cmp	r6, #0
   1e584:	beq	1e5d0 <fputs@plt+0xd1e8>
   1e588:	mov	r7, r9
   1e58c:	mov	r9, #0
   1e590:	mov	r0, r4
   1e594:	mov	r1, r9
   1e598:	bl	1bcbc <fputs@plt+0xa8d4>
   1e59c:	cmp	r0, #0
   1e5a0:	str	r0, [r8, r9, lsl #2]
   1e5a4:	bne	1e5bc <fputs@plt+0xd1d4>
   1e5a8:	mov	r0, r4
   1e5ac:	mov	r1, r9
   1e5b0:	bl	1bdf8 <fputs@plt+0xaa10>
   1e5b4:	cmp	r0, #5
   1e5b8:	bne	1e68c <fputs@plt+0xd2a4>
   1e5bc:	add	r9, r9, #1
   1e5c0:	cmp	r6, r9
   1e5c4:	bne	1e590 <fputs@plt+0xd1a8>
   1e5c8:	mov	r9, r7
   1e5cc:	ldr	r7, [sp, #16]
   1e5d0:	ldr	r0, [sp, #20]
   1e5d4:	mov	r1, r6
   1e5d8:	mov	r2, r8
   1e5dc:	mov	r3, r5
   1e5e0:	blx	r7
   1e5e4:	cmp	r0, #0
   1e5e8:	bne	1e7c8 <fputs@plt+0xd3e0>
   1e5ec:	cmp	sl, #100	; 0x64
   1e5f0:	beq	1e4cc <fputs@plt+0xd0e4>
   1e5f4:	mov	r0, r4
   1e5f8:	bl	199f4 <fputs@plt+0x860c>
   1e5fc:	mov	sl, r0
   1e600:	ldr	r0, [sp, #32]
   1e604:	movw	r1, #48044	; 0xbbac
   1e608:	mov	r8, #0
   1e60c:	movt	r1, #8
   1e610:	str	r8, [sp, #28]
   1e614:	sub	r4, r0, #1
   1e618:	ldrb	r0, [r4, #1]!
   1e61c:	ldrb	r0, [r1, r0]
   1e620:	tst	r0, #1
   1e624:	bne	1e618 <fputs@plt+0xd230>
   1e628:	mov	r0, r9
   1e62c:	mov	r1, r5
   1e630:	bl	13dc4 <fputs@plt+0x29dc>
   1e634:	add	r5, sp, #32
   1e638:	add	r6, sp, #28
   1e63c:	b	1e648 <fputs@plt+0xd260>
   1e640:	ldr	r4, [sp, #32]
   1e644:	mov	sl, #0
   1e648:	cmp	sl, #0
   1e64c:	beq	1e468 <fputs@plt+0xd080>
   1e650:	b	1e6dc <fputs@plt+0xd2f4>
   1e654:	movw	r0, #62189	; 0xf2ed
   1e658:	movw	r1, #62796	; 0xf54c
   1e65c:	movw	r2, #13680	; 0x3570
   1e660:	movw	r3, #40190	; 0x9cfe
   1e664:	mov	r4, #21
   1e668:	movt	r0, #8
   1e66c:	movt	r1, #8
   1e670:	movt	r2, #9
   1e674:	movt	r3, #1
   1e678:	add	r0, r0, #20
   1e67c:	str	r0, [sp]
   1e680:	mov	r0, #21
   1e684:	bl	15e38 <fputs@plt+0x4a50>
   1e688:	b	1e7bc <fputs@plt+0xd3d4>
   1e68c:	ldrb	r0, [r7, #69]	; 0x45
   1e690:	mov	r9, r7
   1e694:	mov	sl, #100	; 0x64
   1e698:	cmp	r0, #0
   1e69c:	bne	1e6e4 <fputs@plt+0xd2fc>
   1e6a0:	ldrb	r0, [r9, #70]	; 0x46
   1e6a4:	cmp	r0, #0
   1e6a8:	bne	1e6e4 <fputs@plt+0xd2fc>
   1e6ac:	mov	r0, #1
   1e6b0:	strb	r0, [r9, #69]	; 0x45
   1e6b4:	ldr	r1, [r9, #164]	; 0xa4
   1e6b8:	cmp	r1, #1
   1e6bc:	strge	r0, [r9, #248]	; 0xf8
   1e6c0:	ldr	r0, [r9, #256]	; 0x100
   1e6c4:	add	r0, r0, #1
   1e6c8:	str	r0, [r9, #256]	; 0x100
   1e6cc:	b	1e6e4 <fputs@plt+0xd2fc>
   1e6d0:	mov	sl, #0
   1e6d4:	b	1e6dc <fputs@plt+0xd2f4>
   1e6d8:	mov	sl, r0
   1e6dc:	ldr	r4, [sp, #28]
   1e6e0:	mov	r5, #0
   1e6e4:	cmp	r4, #0
   1e6e8:	movne	r0, r4
   1e6ec:	blne	199f4 <fputs@plt+0x860c>
   1e6f0:	mov	r0, r9
   1e6f4:	mov	r1, r5
   1e6f8:	bl	13dc4 <fputs@plt+0x29dc>
   1e6fc:	movw	r0, #3082	; 0xc0a
   1e700:	cmp	sl, r0
   1e704:	beq	1e720 <fputs@plt+0xd338>
   1e708:	ldrb	r0, [r9, #69]	; 0x45
   1e70c:	cmp	r0, #0
   1e710:	bne	1e720 <fputs@plt+0xd338>
   1e714:	ldr	r0, [r9, #56]	; 0x38
   1e718:	and	r4, r0, sl
   1e71c:	b	1e72c <fputs@plt+0xd344>
   1e720:	mov	r0, r9
   1e724:	bl	31e1c <fputs@plt+0x20a34>
   1e728:	mov	r4, #7
   1e72c:	ldr	r7, [fp, #8]
   1e730:	cmp	r7, #0
   1e734:	cmpne	r4, #0
   1e738:	bne	1e74c <fputs@plt+0xd364>
   1e73c:	cmp	r7, #0
   1e740:	movne	r0, #0
   1e744:	strne	r0, [r7]
   1e748:	b	1e7bc <fputs@plt+0xd3d4>
   1e74c:	mov	r0, r9
   1e750:	bl	1e898 <fputs@plt+0xd4b0>
   1e754:	cmp	r0, #0
   1e758:	beq	1e76c <fputs@plt+0xd384>
   1e75c:	bl	11220 <strlen@plt>
   1e760:	bic	r0, r0, #-1073741824	; 0xc0000000
   1e764:	add	r5, r0, #1
   1e768:	b	1e770 <fputs@plt+0xd388>
   1e76c:	mov	r5, #1
   1e770:	mov	r0, r5
   1e774:	mov	r1, #0
   1e778:	bl	1438c <fputs@plt+0x2fa4>
   1e77c:	cmp	r0, #0
   1e780:	str	r0, [r7]
   1e784:	beq	1e7a8 <fputs@plt+0xd3c0>
   1e788:	mov	r6, r0
   1e78c:	mov	r0, r9
   1e790:	bl	1e898 <fputs@plt+0xd4b0>
   1e794:	mov	r1, r0
   1e798:	mov	r0, r6
   1e79c:	mov	r2, r5
   1e7a0:	bl	11244 <memcpy@plt>
   1e7a4:	b	1e7bc <fputs@plt+0xd3d4>
   1e7a8:	mov	r4, #7
   1e7ac:	mov	r0, r9
   1e7b0:	mov	r1, #7
   1e7b4:	str	r4, [r9, #52]	; 0x34
   1e7b8:	bl	260c8 <fputs@plt+0x14ce0>
   1e7bc:	mov	r0, r4
   1e7c0:	sub	sp, fp, #28
   1e7c4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1e7c8:	mov	r0, r4
   1e7cc:	bl	199f4 <fputs@plt+0x860c>
   1e7d0:	mov	r0, #0
   1e7d4:	mov	sl, #4
   1e7d8:	mov	r1, #4
   1e7dc:	str	r0, [sp, #28]
   1e7e0:	mov	r0, r9
   1e7e4:	str	sl, [r9, #52]	; 0x34
   1e7e8:	bl	260c8 <fputs@plt+0x14ce0>
   1e7ec:	b	1e6f0 <fputs@plt+0xd308>
   1e7f0:	push	{r4, sl, fp, lr}
   1e7f4:	add	fp, sp, #8
   1e7f8:	cmp	r0, #0
   1e7fc:	beq	1e844 <fputs@plt+0xd45c>
   1e800:	ldr	r1, [r0, #80]	; 0x50
   1e804:	movw	r2, #42647	; 0xa697
   1e808:	mov	r4, #1
   1e80c:	movt	r2, #41001	; 0xa029
   1e810:	cmp	r1, r2
   1e814:	beq	1e860 <fputs@plt+0xd478>
   1e818:	bl	216ec <fputs@plt+0x10304>
   1e81c:	mov	r4, #0
   1e820:	cmp	r0, #0
   1e824:	beq	1e860 <fputs@plt+0xd478>
   1e828:	movw	r1, #2236	; 0x8bc
   1e82c:	movw	r2, #2227	; 0x8b3
   1e830:	mov	r0, #21
   1e834:	movt	r1, #9
   1e838:	movt	r2, #9
   1e83c:	bl	15e38 <fputs@plt+0x4a50>
   1e840:	b	1e860 <fputs@plt+0xd478>
   1e844:	movw	r1, #2236	; 0x8bc
   1e848:	movw	r2, #9501	; 0x251d
   1e84c:	mov	r0, #21
   1e850:	movt	r1, #9
   1e854:	movt	r2, #9
   1e858:	bl	15e38 <fputs@plt+0x4a50>
   1e85c:	mov	r4, #0
   1e860:	mov	r0, r4
   1e864:	pop	{r4, sl, fp, pc}
   1e868:	push	{fp, lr}
   1e86c:	mov	fp, sp
   1e870:	sub	sp, sp, #16
   1e874:	str	r3, [sp, #4]
   1e878:	mov	r3, #0
   1e87c:	str	r3, [sp]
   1e880:	ldr	r3, [fp, #8]
   1e884:	str	r3, [sp, #8]
   1e888:	mov	r3, #1
   1e88c:	bl	1eaf8 <fputs@plt+0xd710>
   1e890:	mov	sp, fp
   1e894:	pop	{fp, pc}
   1e898:	push	{r4, r5, fp, lr}
   1e89c:	add	fp, sp, #8
   1e8a0:	sub	sp, sp, #8
   1e8a4:	movw	r4, #62927	; 0xf5cf
   1e8a8:	cmp	r0, #0
   1e8ac:	movt	r4, #8
   1e8b0:	beq	1e938 <fputs@plt+0xd550>
   1e8b4:	mov	r5, r0
   1e8b8:	bl	216ec <fputs@plt+0x10304>
   1e8bc:	cmp	r0, #0
   1e8c0:	beq	1e900 <fputs@plt+0xd518>
   1e8c4:	ldrb	r0, [r5, #69]	; 0x45
   1e8c8:	cmp	r0, #0
   1e8cc:	bne	1e938 <fputs@plt+0xd550>
   1e8d0:	ldr	r0, [r5, #240]	; 0xf0
   1e8d4:	mov	r1, #1
   1e8d8:	bl	19f2c <fputs@plt+0x8b44>
   1e8dc:	mov	r4, r0
   1e8e0:	cmp	r0, #0
   1e8e4:	bne	1e938 <fputs@plt+0xd550>
   1e8e8:	ldr	r0, [r5, #52]	; 0x34
   1e8ec:	cmp	r0, #516	; 0x204
   1e8f0:	bne	1e944 <fputs@plt+0xd55c>
   1e8f4:	movw	r4, #13412	; 0x3464
   1e8f8:	movt	r4, #9
   1e8fc:	b	1e938 <fputs@plt+0xd550>
   1e900:	movw	r0, #62189	; 0xf2ed
   1e904:	movw	r1, #62796	; 0xf54c
   1e908:	movw	r2, #13680	; 0x3570
   1e90c:	movw	r3, #4280	; 0x10b8
   1e910:	movt	r0, #8
   1e914:	movt	r1, #8
   1e918:	movt	r2, #9
   1e91c:	movt	r3, #2
   1e920:	add	r0, r0, #20
   1e924:	str	r0, [sp]
   1e928:	mov	r0, #21
   1e92c:	bl	15e38 <fputs@plt+0x4a50>
   1e930:	movw	r4, #13202	; 0x3392
   1e934:	movt	r4, #9
   1e938:	mov	r0, r4
   1e93c:	sub	sp, fp, #8
   1e940:	pop	{r4, r5, fp, pc}
   1e944:	movw	r4, #13398	; 0x3456
   1e948:	uxtb	r0, r0
   1e94c:	movt	r4, #9
   1e950:	cmp	r0, #26
   1e954:	bhi	1e938 <fputs@plt+0xd550>
   1e958:	cmp	r0, #2
   1e95c:	movwne	r1, #60884	; 0xedd4
   1e960:	movtne	r1, #8
   1e964:	ldrne	r4, [r1, r0, lsl #2]
   1e968:	b	1e938 <fputs@plt+0xd550>
   1e96c:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   1e970:	add	fp, sp, #24
   1e974:	mov	r4, r0
   1e978:	bl	13e84 <fputs@plt+0x2a9c>
   1e97c:	mov	r5, r0
   1e980:	cmp	r0, #0
   1e984:	bne	1ea20 <fputs@plt+0xd638>
   1e988:	movw	r8, #35604	; 0x8b14
   1e98c:	movw	r9, #35608	; 0x8b18
   1e990:	movt	r8, #10
   1e994:	movt	r9, #10
   1e998:	ldr	r0, [r8]
   1e99c:	cmp	r0, #0
   1e9a0:	beq	1e9d4 <fputs@plt+0xd5ec>
   1e9a4:	ldr	r1, [r9]
   1e9a8:	mov	r7, #0
   1e9ac:	ldr	r2, [r1, r7, lsl #2]
   1e9b0:	cmp	r2, r4
   1e9b4:	beq	1e9c4 <fputs@plt+0xd5dc>
   1e9b8:	add	r7, r7, #1
   1e9bc:	cmp	r7, r0
   1e9c0:	bcc	1e9ac <fputs@plt+0xd5c4>
   1e9c4:	mov	r5, #0
   1e9c8:	cmp	r7, r0
   1e9cc:	beq	1e9d8 <fputs@plt+0xd5f0>
   1e9d0:	b	1ea20 <fputs@plt+0xd638>
   1e9d4:	mov	r7, #0
   1e9d8:	ldr	r6, [r9]
   1e9dc:	mov	r5, #7
   1e9e0:	bl	13e84 <fputs@plt+0x2a9c>
   1e9e4:	cmp	r0, #0
   1e9e8:	bne	1ea20 <fputs@plt+0xd638>
   1e9ec:	mov	r0, #4
   1e9f0:	mov	r3, #0
   1e9f4:	add	r2, r0, r7, lsl #2
   1e9f8:	mov	r0, r6
   1e9fc:	bl	14564 <fputs@plt+0x317c>
   1ea00:	cmp	r0, #0
   1ea04:	beq	1ea20 <fputs@plt+0xd638>
   1ea08:	ldr	r1, [r8]
   1ea0c:	str	r0, [r9]
   1ea10:	mov	r5, #0
   1ea14:	str	r4, [r0, r1, lsl #2]
   1ea18:	add	r0, r1, #1
   1ea1c:	str	r0, [r8]
   1ea20:	mov	r0, r5
   1ea24:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   1ea28:	push	{r4, sl, fp, lr}
   1ea2c:	add	fp, sp, #8
   1ea30:	movw	ip, #35604	; 0x8b14
   1ea34:	movw	r1, #35608	; 0x8b18
   1ea38:	movt	ip, #10
   1ea3c:	movt	r1, #10
   1ea40:	ldr	r2, [ip]
   1ea44:	ldr	lr, [r1]
   1ea48:	add	r1, lr, r2, lsl #2
   1ea4c:	sub	r3, r2, #1
   1ea50:	add	r4, r3, #1
   1ea54:	cmp	r4, #1
   1ea58:	blt	1ea84 <fputs@plt+0xd69c>
   1ea5c:	ldr	r4, [r1, #-4]!
   1ea60:	sub	r3, r3, #1
   1ea64:	cmp	r4, r0
   1ea68:	bne	1ea50 <fputs@plt+0xd668>
   1ea6c:	sub	r0, r2, #1
   1ea70:	str	r0, [ip]
   1ea74:	ldr	r0, [lr, r0, lsl #2]
   1ea78:	str	r0, [r1]
   1ea7c:	mov	r0, #1
   1ea80:	pop	{r4, sl, fp, pc}
   1ea84:	mov	r0, #0
   1ea88:	pop	{r4, sl, fp, pc}
   1ea8c:	push	{r4, sl, fp, lr}
   1ea90:	add	fp, sp, #8
   1ea94:	bl	13e84 <fputs@plt+0x2a9c>
   1ea98:	cmp	r0, #0
   1ea9c:	popne	{r4, sl, fp, pc}
   1eaa0:	movw	r4, #35608	; 0x8b18
   1eaa4:	movt	r4, #10
   1eaa8:	ldr	r0, [r4]
   1eaac:	bl	144bc <fputs@plt+0x30d4>
   1eab0:	movw	r0, #35604	; 0x8b14
   1eab4:	mov	r1, #0
   1eab8:	movt	r0, #10
   1eabc:	str	r1, [r4]
   1eac0:	str	r1, [r0]
   1eac4:	pop	{r4, sl, fp, pc}
   1eac8:	push	{fp, lr}
   1eacc:	mov	fp, sp
   1ead0:	sub	sp, sp, #16
   1ead4:	str	r3, [sp, #4]
   1ead8:	mov	r3, #0
   1eadc:	str	r3, [sp]
   1eae0:	ldr	r3, [fp, #8]
   1eae4:	str	r3, [sp, #8]
   1eae8:	mov	r3, #0
   1eaec:	bl	1eaf8 <fputs@plt+0xd710>
   1eaf0:	mov	sp, fp
   1eaf4:	pop	{fp, pc}
   1eaf8:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   1eafc:	add	fp, sp, #24
   1eb00:	sub	sp, sp, #16
   1eb04:	ldr	r5, [fp, #12]
   1eb08:	mov	r7, r0
   1eb0c:	mov	r0, #0
   1eb10:	mov	r8, r3
   1eb14:	mov	r9, r2
   1eb18:	mov	r6, r1
   1eb1c:	str	r0, [r5]
   1eb20:	mov	r0, r7
   1eb24:	bl	1e7f0 <fputs@plt+0xd408>
   1eb28:	cmp	r6, #0
   1eb2c:	cmpne	r0, #0
   1eb30:	bne	1eb6c <fputs@plt+0xd784>
   1eb34:	movw	r0, #62189	; 0xf2ed
   1eb38:	movw	r1, #62796	; 0xf54c
   1eb3c:	movw	r2, #13680	; 0x3570
   1eb40:	movw	r3, #44777	; 0xaee9
   1eb44:	mov	r4, #21
   1eb48:	movt	r0, #8
   1eb4c:	movt	r1, #8
   1eb50:	movt	r2, #9
   1eb54:	movt	r3, #1
   1eb58:	add	r0, r0, #20
   1eb5c:	str	r0, [sp]
   1eb60:	mov	r0, #21
   1eb64:	bl	15e38 <fputs@plt+0x4a50>
   1eb68:	b	1ebec <fputs@plt+0xd804>
   1eb6c:	ldr	r2, [r7, #20]
   1eb70:	ldr	ip, [fp, #16]
   1eb74:	ldr	r1, [fp, #8]
   1eb78:	cmp	r2, #1
   1eb7c:	blt	1eba4 <fputs@plt+0xd7bc>
   1eb80:	ldr	r3, [r7, #16]
   1eb84:	add	r3, r3, #4
   1eb88:	ldr	r4, [r3]
   1eb8c:	add	r3, r3, #16
   1eb90:	cmp	r4, #0
   1eb94:	ldmne	r4, {r0, r4}
   1eb98:	strne	r0, [r4, #4]
   1eb9c:	subs	r2, r2, #1
   1eba0:	bne	1eb88 <fputs@plt+0xd7a0>
   1eba4:	stm	sp, {r1, r5, ip}
   1eba8:	mov	r0, r7
   1ebac:	mov	r1, r6
   1ebb0:	mov	r2, r9
   1ebb4:	mov	r3, r8
   1ebb8:	bl	4a204 <fputs@plt+0x38e1c>
   1ebbc:	mov	r4, r0
   1ebc0:	cmp	r0, #17
   1ebc4:	bne	1ebec <fputs@plt+0xd804>
   1ebc8:	ldr	r0, [r5]
   1ebcc:	bl	198b4 <fputs@plt+0x84cc>
   1ebd0:	mov	r0, r7
   1ebd4:	mov	r1, r6
   1ebd8:	mov	r2, r9
   1ebdc:	mov	r3, r8
   1ebe0:	sub	sp, fp, #24
   1ebe4:	pop	{r4, r5, r6, r7, r8, r9, fp, lr}
   1ebe8:	b	4a204 <fputs@plt+0x38e1c>
   1ebec:	mov	r0, r4
   1ebf0:	sub	sp, fp, #24
   1ebf4:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   1ebf8:	push	{fp, lr}
   1ebfc:	mov	fp, sp
   1ec00:	sub	sp, sp, #8
   1ec04:	str	r3, [sp]
   1ec08:	ldr	r3, [fp, #8]
   1ec0c:	str	r3, [sp, #4]
   1ec10:	mov	r3, #0
   1ec14:	bl	1ec20 <fputs@plt+0xd838>
   1ec18:	mov	sp, fp
   1ec1c:	pop	{fp, pc}
   1ec20:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   1ec24:	add	fp, sp, #24
   1ec28:	sub	sp, sp, #16
   1ec2c:	ldr	r8, [fp, #8]
   1ec30:	mov	r4, r0
   1ec34:	mov	r0, #0
   1ec38:	mov	r6, r3
   1ec3c:	mov	r7, r2
   1ec40:	mov	r5, r1
   1ec44:	str	r0, [sp, #12]
   1ec48:	str	r0, [r8]
   1ec4c:	mov	r0, r4
   1ec50:	bl	1e7f0 <fputs@plt+0xd408>
   1ec54:	cmp	r5, #0
   1ec58:	cmpne	r0, #0
   1ec5c:	bne	1ec98 <fputs@plt+0xd8b0>
   1ec60:	movw	r0, #62189	; 0xf2ed
   1ec64:	movw	r1, #62796	; 0xf54c
   1ec68:	movw	r2, #13680	; 0x3570
   1ec6c:	movw	r3, #44888	; 0xaf58
   1ec70:	mov	r4, #21
   1ec74:	movt	r0, #8
   1ec78:	movt	r1, #8
   1ec7c:	movt	r2, #9
   1ec80:	movt	r3, #1
   1ec84:	add	r0, r0, #20
   1ec88:	str	r0, [sp]
   1ec8c:	mov	r0, #21
   1ec90:	bl	15e38 <fputs@plt+0x4a50>
   1ec94:	b	1eda8 <fputs@plt+0xd9c0>
   1ec98:	cmp	r7, #0
   1ec9c:	bmi	1ecd4 <fputs@plt+0xd8ec>
   1eca0:	mov	r2, #0
   1eca4:	beq	1ecd8 <fputs@plt+0xd8f0>
   1eca8:	ldrb	r0, [r5, r2]
   1ecac:	cmp	r0, #0
   1ecb0:	bne	1ecc4 <fputs@plt+0xd8dc>
   1ecb4:	add	r0, r5, r2
   1ecb8:	ldrb	r0, [r0, #1]
   1ecbc:	cmp	r0, #0
   1ecc0:	beq	1ecd8 <fputs@plt+0xd8f0>
   1ecc4:	add	r2, r2, #2
   1ecc8:	cmp	r2, r7
   1eccc:	blt	1eca8 <fputs@plt+0xd8c0>
   1ecd0:	b	1ecd8 <fputs@plt+0xd8f0>
   1ecd4:	mov	r2, r7
   1ecd8:	mov	r0, r4
   1ecdc:	mov	r1, r5
   1ece0:	bl	20eec <fputs@plt+0xfb04>
   1ece4:	mov	r7, r0
   1ece8:	cmp	r0, #0
   1ecec:	beq	1ed68 <fputs@plt+0xd980>
   1ecf0:	ldr	r9, [fp, #12]
   1ecf4:	mov	r1, #0
   1ecf8:	add	r0, sp, #12
   1ecfc:	mvn	r2, #0
   1ed00:	mov	r3, r6
   1ed04:	stm	sp, {r1, r8}
   1ed08:	str	r0, [sp, #8]
   1ed0c:	mov	r0, r4
   1ed10:	mov	r1, r7
   1ed14:	bl	1eaf8 <fputs@plt+0xd710>
   1ed18:	cmp	r9, #0
   1ed1c:	mov	r6, r0
   1ed20:	ldrne	r0, [sp, #12]
   1ed24:	cmpne	r0, #0
   1ed28:	beq	1ed6c <fputs@plt+0xd984>
   1ed2c:	sub	r1, r0, r7
   1ed30:	mov	r0, r7
   1ed34:	bl	4a814 <fputs@plt+0x3942c>
   1ed38:	cmp	r0, #1
   1ed3c:	blt	1ed60 <fputs@plt+0xd978>
   1ed40:	ldrb	r1, [r5, #1]
   1ed44:	and	r1, r1, #248	; 0xf8
   1ed48:	cmp	r1, #216	; 0xd8
   1ed4c:	mov	r1, #2
   1ed50:	movweq	r1, #4
   1ed54:	subs	r0, r0, #1
   1ed58:	add	r5, r5, r1
   1ed5c:	bne	1ed40 <fputs@plt+0xd958>
   1ed60:	str	r5, [r9]
   1ed64:	b	1ed6c <fputs@plt+0xd984>
   1ed68:	mov	r6, #0
   1ed6c:	mov	r0, r4
   1ed70:	mov	r1, r7
   1ed74:	bl	13dc4 <fputs@plt+0x29dc>
   1ed78:	movw	r0, #3082	; 0xc0a
   1ed7c:	cmp	r6, r0
   1ed80:	beq	1ed9c <fputs@plt+0xd9b4>
   1ed84:	ldrb	r0, [r4, #69]	; 0x45
   1ed88:	cmp	r0, #0
   1ed8c:	bne	1ed9c <fputs@plt+0xd9b4>
   1ed90:	ldr	r0, [r4, #56]	; 0x38
   1ed94:	and	r4, r0, r6
   1ed98:	b	1eda8 <fputs@plt+0xd9c0>
   1ed9c:	mov	r0, r4
   1eda0:	bl	31e1c <fputs@plt+0x20a34>
   1eda4:	mov	r4, #7
   1eda8:	mov	r0, r4
   1edac:	sub	sp, fp, #24
   1edb0:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   1edb4:	push	{fp, lr}
   1edb8:	mov	fp, sp
   1edbc:	sub	sp, sp, #8
   1edc0:	str	r3, [sp]
   1edc4:	ldr	r3, [fp, #8]
   1edc8:	str	r3, [sp, #4]
   1edcc:	mov	r3, #1
   1edd0:	bl	1ec20 <fputs@plt+0xd838>
   1edd4:	mov	sp, fp
   1edd8:	pop	{fp, pc}
   1eddc:	nop	{0}
   1ede0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1ede4:	add	fp, sp, #28
   1ede8:	sub	sp, sp, #36	; 0x24
   1edec:	ldr	r8, [fp, #8]
   1edf0:	ldr	sl, [fp, #12]
   1edf4:	mov	r9, r0
   1edf8:	mov	r0, #0
   1edfc:	mov	r5, r3
   1ee00:	mov	r4, #0
   1ee04:	mov	r6, r2
   1ee08:	mov	r7, r1
   1ee0c:	str	r0, [r2]
   1ee10:	cmp	r8, #0
   1ee14:	strne	r0, [r8]
   1ee18:	cmp	r5, #0
   1ee1c:	movne	r0, #0
   1ee20:	strne	r0, [r5]
   1ee24:	cmp	sl, #0
   1ee28:	movne	r0, #0
   1ee2c:	strne	r0, [sl]
   1ee30:	add	r0, pc, #376	; 0x178
   1ee34:	vld1.64	{d16-d17}, [r0]
   1ee38:	add	r0, sp, #8
   1ee3c:	add	r0, r0, #8
   1ee40:	vst1.32	{d16-d17}, [r0]
   1ee44:	str	r4, [sp, #32]
   1ee48:	str	r4, [sp, #12]
   1ee4c:	bl	13e84 <fputs@plt+0x2a9c>
   1ee50:	cmp	r0, #0
   1ee54:	beq	1ee70 <fputs@plt+0xda88>
   1ee58:	str	r4, [sp, #8]
   1ee5c:	mov	r7, #7
   1ee60:	str	r7, [r9, #52]	; 0x34
   1ee64:	mov	r0, r7
   1ee68:	sub	sp, fp, #28
   1ee6c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1ee70:	mov	r0, #80	; 0x50
   1ee74:	mov	r1, #0
   1ee78:	mov	r4, #0
   1ee7c:	bl	1438c <fputs@plt+0x2fa4>
   1ee80:	cmp	r0, #0
   1ee84:	str	r0, [sp, #8]
   1ee88:	beq	1ee5c <fputs@plt+0xda74>
   1ee8c:	movw	r2, #61376	; 0xefc0
   1ee90:	str	r4, [r0]
   1ee94:	add	r3, sp, #8
   1ee98:	mov	r0, r9
   1ee9c:	mov	r1, r7
   1eea0:	str	sl, [sp]
   1eea4:	movt	r2, #1
   1eea8:	bl	1e400 <fputs@plt+0xd018>
   1eeac:	mov	r7, r0
   1eeb0:	ldr	r0, [sp, #8]
   1eeb4:	ldr	r1, [sp, #28]
   1eeb8:	str	r1, [r0]
   1eebc:	uxtb	r0, r7
   1eec0:	cmp	r0, #4
   1eec4:	bne	1ef14 <fputs@plt+0xdb2c>
   1eec8:	ldr	r0, [sp, #8]
   1eecc:	add	r0, r0, #4
   1eed0:	bl	1f16c <fputs@plt+0xdd84>
   1eed4:	ldr	r0, [sp, #12]
   1eed8:	cmp	r0, #0
   1eedc:	beq	1ef0c <fputs@plt+0xdb24>
   1eee0:	cmp	sl, #0
   1eee4:	beq	1ef08 <fputs@plt+0xdb20>
   1eee8:	ldr	r0, [sl]
   1eeec:	bl	144bc <fputs@plt+0x30d4>
   1eef0:	ldr	r1, [sp, #12]
   1eef4:	movw	r0, #62776	; 0xf538
   1eef8:	movt	r0, #8
   1eefc:	bl	15d54 <fputs@plt+0x496c>
   1ef00:	str	r0, [sl]
   1ef04:	ldr	r0, [sp, #12]
   1ef08:	bl	144bc <fputs@plt+0x30d4>
   1ef0c:	ldr	r7, [sp, #32]
   1ef10:	b	1ee60 <fputs@plt+0xda78>
   1ef14:	ldr	r0, [sp, #12]
   1ef18:	bl	144bc <fputs@plt+0x30d4>
   1ef1c:	cmp	r7, #0
   1ef20:	beq	1ef34 <fputs@plt+0xdb4c>
   1ef24:	ldr	r0, [sp, #8]
   1ef28:	add	r0, r0, #4
   1ef2c:	bl	1f16c <fputs@plt+0xdd84>
   1ef30:	b	1ee64 <fputs@plt+0xda7c>
   1ef34:	ldr	r0, [sp, #16]
   1ef38:	ldr	r4, [sp, #28]
   1ef3c:	cmp	r0, r4
   1ef40:	bls	1ef64 <fputs@plt+0xdb7c>
   1ef44:	ldr	r7, [sp, #8]
   1ef48:	bl	13e84 <fputs@plt+0x2a9c>
   1ef4c:	cmp	r0, #0
   1ef50:	beq	1ef6c <fputs@plt+0xdb84>
   1ef54:	ldr	r0, [sp, #8]
   1ef58:	add	r0, r0, #4
   1ef5c:	bl	1f16c <fputs@plt+0xdd84>
   1ef60:	b	1ee5c <fputs@plt+0xda74>
   1ef64:	ldr	r0, [sp, #8]
   1ef68:	b	1ef88 <fputs@plt+0xdba0>
   1ef6c:	lsl	r2, r4, #2
   1ef70:	mov	r0, r7
   1ef74:	mov	r3, #0
   1ef78:	bl	14564 <fputs@plt+0x317c>
   1ef7c:	cmp	r0, #0
   1ef80:	beq	1ef54 <fputs@plt+0xdb6c>
   1ef84:	str	r0, [sp, #8]
   1ef88:	add	r0, r0, #4
   1ef8c:	cmp	r8, #0
   1ef90:	mov	r7, #0
   1ef94:	str	r0, [r6]
   1ef98:	ldrne	r0, [sp, #24]
   1ef9c:	strne	r0, [r8]
   1efa0:	cmp	r5, #0
   1efa4:	ldrne	r0, [sp, #20]
   1efa8:	strne	r0, [r5]
   1efac:	b	1ee64 <fputs@plt+0xda7c>
   1efb0:	andeq	r0, r0, r4, lsl r0
	...
   1efbc:	andeq	r0, r0, r1
   1efc0:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   1efc4:	add	fp, sp, #24
   1efc8:	mov	r9, r1
   1efcc:	mov	r4, r0
   1efd0:	ldr	r1, [r0, #8]
   1efd4:	ldr	r0, [r0, #12]
   1efd8:	mov	r7, r3
   1efdc:	cmp	r2, #0
   1efe0:	mov	r5, r2
   1efe4:	ldr	r3, [r4, #20]
   1efe8:	movwne	r2, #1
   1efec:	clz	r6, r0
   1eff0:	lsr	r6, r6, #5
   1eff4:	and	r2, r2, r6
   1eff8:	add	r3, r3, r9, lsl r2
   1effc:	cmp	r3, r1
   1f000:	bls	1f050 <fputs@plt+0xdc68>
   1f004:	lsl	r0, r9, r2
   1f008:	add	r6, r0, r1, lsl #1
   1f00c:	str	r6, [r4, #8]
   1f010:	ldr	r8, [r4]
   1f014:	bl	13e84 <fputs@plt+0x2a9c>
   1f018:	cmp	r0, #0
   1f01c:	beq	1f030 <fputs@plt+0xdc48>
   1f020:	mov	r0, #7
   1f024:	mov	r8, #1
   1f028:	str	r0, [r4, #24]
   1f02c:	b	1f164 <fputs@plt+0xdd7c>
   1f030:	lsl	r2, r6, #2
   1f034:	mov	r0, r8
   1f038:	mov	r3, #0
   1f03c:	bl	14564 <fputs@plt+0x317c>
   1f040:	cmp	r0, #0
   1f044:	beq	1f020 <fputs@plt+0xdc38>
   1f048:	str	r0, [r4]
   1f04c:	ldr	r0, [r4, #12]
   1f050:	cmp	r0, #0
   1f054:	beq	1f088 <fputs@plt+0xdca0>
   1f058:	ldr	r0, [r4, #16]
   1f05c:	cmp	r0, r9
   1f060:	beq	1f0d4 <fputs@plt+0xdcec>
   1f064:	ldr	r0, [r4, #4]
   1f068:	bl	144bc <fputs@plt+0x30d4>
   1f06c:	movw	r0, #2386	; 0x952
   1f070:	movt	r0, #9
   1f074:	bl	15d54 <fputs@plt+0x496c>
   1f078:	mov	r8, #1
   1f07c:	str	r8, [r4, #24]
   1f080:	str	r0, [r4, #4]
   1f084:	b	1f164 <fputs@plt+0xdd7c>
   1f088:	cmp	r9, #1
   1f08c:	str	r9, [r4, #16]
   1f090:	blt	1f0d4 <fputs@plt+0xdcec>
   1f094:	movw	r8, #62776	; 0xf538
   1f098:	mov	r6, r9
   1f09c:	movt	r8, #8
   1f0a0:	ldr	r1, [r7]
   1f0a4:	mov	r0, r8
   1f0a8:	bl	15d54 <fputs@plt+0x496c>
   1f0ac:	cmp	r0, #0
   1f0b0:	beq	1f020 <fputs@plt+0xdc38>
   1f0b4:	ldr	r2, [r4, #20]
   1f0b8:	ldr	r1, [r4]
   1f0bc:	add	r7, r7, #4
   1f0c0:	subs	r6, r6, #1
   1f0c4:	add	r3, r2, #1
   1f0c8:	str	r3, [r4, #20]
   1f0cc:	str	r0, [r1, r2, lsl #2]
   1f0d0:	bne	1f0a0 <fputs@plt+0xdcb8>
   1f0d4:	mov	r8, #0
   1f0d8:	cmp	r5, #0
   1f0dc:	beq	1f164 <fputs@plt+0xdd7c>
   1f0e0:	cmp	r9, #1
   1f0e4:	blt	1f158 <fputs@plt+0xdd70>
   1f0e8:	ldr	r0, [r5]
   1f0ec:	mov	r7, #0
   1f0f0:	cmp	r0, #0
   1f0f4:	beq	1f138 <fputs@plt+0xdd50>
   1f0f8:	bl	11220 <strlen@plt>
   1f0fc:	mov	r6, r0
   1f100:	bl	13e84 <fputs@plt+0x2a9c>
   1f104:	cmp	r0, #0
   1f108:	bne	1f020 <fputs@plt+0xdc38>
   1f10c:	bic	r0, r6, #-1073741824	; 0xc0000000
   1f110:	mov	r1, #0
   1f114:	add	r6, r0, #1
   1f118:	mov	r0, r6
   1f11c:	bl	1438c <fputs@plt+0x2fa4>
   1f120:	cmp	r0, #0
   1f124:	beq	1f020 <fputs@plt+0xdc38>
   1f128:	ldr	r1, [r5]
   1f12c:	mov	r2, r6
   1f130:	mov	r7, r0
   1f134:	bl	11244 <memcpy@plt>
   1f138:	ldr	r1, [r4, #20]
   1f13c:	ldr	r0, [r4]
   1f140:	add	r5, r5, #4
   1f144:	subs	r9, r9, #1
   1f148:	add	r2, r1, #1
   1f14c:	str	r2, [r4, #20]
   1f150:	str	r7, [r0, r1, lsl #2]
   1f154:	bne	1f0e8 <fputs@plt+0xdd00>
   1f158:	ldr	r0, [r4, #12]
   1f15c:	add	r0, r0, #1
   1f160:	str	r0, [r4, #12]
   1f164:	mov	r0, r8
   1f168:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   1f16c:	cmp	r0, #0
   1f170:	bxeq	lr
   1f174:	push	{r4, r5, r6, sl, fp, lr}
   1f178:	add	fp, sp, #16
   1f17c:	mov	r5, r0
   1f180:	mov	r4, r0
   1f184:	ldr	r0, [r5, #-4]!
   1f188:	cmp	r0, #2
   1f18c:	blt	1f1ac <fputs@plt+0xddc4>
   1f190:	sub	r6, r0, #1
   1f194:	ldr	r0, [r4]
   1f198:	cmp	r0, #0
   1f19c:	blne	144bc <fputs@plt+0x30d4>
   1f1a0:	add	r4, r4, #4
   1f1a4:	subs	r6, r6, #1
   1f1a8:	bne	1f194 <fputs@plt+0xddac>
   1f1ac:	mov	r0, r5
   1f1b0:	pop	{r4, r5, r6, sl, fp, lr}
   1f1b4:	b	144bc <fputs@plt+0x30d4>
   1f1b8:	push	{fp, lr}
   1f1bc:	mov	fp, sp
   1f1c0:	sub	sp, sp, #8
   1f1c4:	mov	ip, #0
   1f1c8:	str	ip, [sp]
   1f1cc:	bl	1f1d8 <fputs@plt+0xddf0>
   1f1d0:	mov	sp, fp
   1f1d4:	pop	{fp, pc}
   1f1d8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1f1dc:	add	fp, sp, #28
   1f1e0:	sub	sp, sp, #12
   1f1e4:	mov	r4, r2
   1f1e8:	mov	r7, r1
   1f1ec:	mov	r5, r0
   1f1f0:	cmp	r1, #0
   1f1f4:	str	r3, [sp, #4]
   1f1f8:	beq	1f20c <fputs@plt+0xde24>
   1f1fc:	mov	r0, r7
   1f200:	bl	11220 <strlen@plt>
   1f204:	bic	r9, r0, #-1073741824	; 0xc0000000
   1f208:	b	1f210 <fputs@plt+0xde28>
   1f20c:	mov	r9, #0
   1f210:	add	sl, r5, #320	; 0x140
   1f214:	add	r2, sp, #8
   1f218:	mov	r1, r7
   1f21c:	mov	r0, sl
   1f220:	bl	46f94 <fputs@plt+0x35bac>
   1f224:	cmp	r0, #0
   1f228:	beq	1f270 <fputs@plt+0xde88>
   1f22c:	ldr	r0, [r0, #8]
   1f230:	cmp	r0, #0
   1f234:	beq	1f270 <fputs@plt+0xde88>
   1f238:	movw	r0, #62189	; 0xf2ed
   1f23c:	movw	r1, #62796	; 0xf54c
   1f240:	movw	r2, #13680	; 0x3570
   1f244:	movw	r3, #53159	; 0xcfa7
   1f248:	mov	r8, #21
   1f24c:	movt	r0, #8
   1f250:	movt	r1, #8
   1f254:	movt	r2, #9
   1f258:	movt	r3, #1
   1f25c:	add	r0, r0, #20
   1f260:	str	r0, [sp]
   1f264:	mov	r0, #21
   1f268:	bl	15e38 <fputs@plt+0x4a50>
   1f26c:	b	1f324 <fputs@plt+0xdf3c>
   1f270:	add	r2, r9, #21
   1f274:	mov	r0, r5
   1f278:	mov	r3, #0
   1f27c:	mov	r8, #0
   1f280:	bl	238e0 <fputs@plt+0x124f8>
   1f284:	cmp	r0, #0
   1f288:	beq	1f324 <fputs@plt+0xdf3c>
   1f28c:	mov	r8, r4
   1f290:	add	r4, r0, #20
   1f294:	mov	r6, r0
   1f298:	add	r2, r9, #1
   1f29c:	mov	r1, r7
   1f2a0:	mov	r0, r4
   1f2a4:	bl	11244 <memcpy@plt>
   1f2a8:	ldr	r0, [sp, #4]
   1f2ac:	str	r8, [r6]
   1f2b0:	str	r4, [r6, #4]
   1f2b4:	mov	r8, #0
   1f2b8:	mov	r1, r4
   1f2bc:	mov	r2, r6
   1f2c0:	str	r0, [r6, #8]
   1f2c4:	ldr	r0, [fp, #8]
   1f2c8:	str	r0, [r6, #12]
   1f2cc:	mov	r0, sl
   1f2d0:	str	r8, [r6, #16]
   1f2d4:	bl	474b0 <fputs@plt+0x360c8>
   1f2d8:	cmp	r0, #0
   1f2dc:	beq	1f324 <fputs@plt+0xdf3c>
   1f2e0:	mov	r1, r0
   1f2e4:	ldrb	r0, [r5, #69]	; 0x45
   1f2e8:	cmp	r0, #0
   1f2ec:	bne	1f31c <fputs@plt+0xdf34>
   1f2f0:	ldrb	r0, [r5, #70]	; 0x46
   1f2f4:	cmp	r0, #0
   1f2f8:	bne	1f31c <fputs@plt+0xdf34>
   1f2fc:	mov	r0, #1
   1f300:	strb	r0, [r5, #69]	; 0x45
   1f304:	ldr	r2, [r5, #164]	; 0xa4
   1f308:	cmp	r2, #1
   1f30c:	strge	r0, [r5, #248]	; 0xf8
   1f310:	ldr	r0, [r5, #256]	; 0x100
   1f314:	add	r0, r0, #1
   1f318:	str	r0, [r5, #256]	; 0x100
   1f31c:	mov	r0, r5
   1f320:	bl	13dc4 <fputs@plt+0x29dc>
   1f324:	ldrb	r0, [r5, #69]	; 0x45
   1f328:	cmp	r0, #0
   1f32c:	beq	1f340 <fputs@plt+0xdf58>
   1f330:	mov	r0, r5
   1f334:	bl	31e1c <fputs@plt+0x20a34>
   1f338:	mov	r4, #7
   1f33c:	b	1f348 <fputs@plt+0xdf60>
   1f340:	ldr	r0, [r5, #56]	; 0x38
   1f344:	and	r4, r0, r8
   1f348:	ldr	r1, [fp, #8]
   1f34c:	cmp	r1, #0
   1f350:	cmpne	r4, #0
   1f354:	beq	1f360 <fputs@plt+0xdf78>
   1f358:	ldr	r0, [sp, #4]
   1f35c:	blx	r1
   1f360:	mov	r0, r4
   1f364:	sub	sp, fp, #28
   1f368:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1f36c:	b	1f1d8 <fputs@plt+0xddf0>
   1f370:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   1f374:	add	fp, sp, #24
   1f378:	sub	sp, sp, #8
   1f37c:	mov	r4, r0
   1f380:	mov	r0, #0
   1f384:	str	r0, [sp, #4]
   1f388:	ldr	r7, [r4, #336]	; 0x150
   1f38c:	cmp	r7, #0
   1f390:	beq	1f3a0 <fputs@plt+0xdfb8>
   1f394:	ldr	r0, [r7, #12]
   1f398:	cmp	r0, #0
   1f39c:	beq	1f3f0 <fputs@plt+0xe008>
   1f3a0:	mov	r5, #21
   1f3a4:	mov	r0, r4
   1f3a8:	mov	r1, #21
   1f3ac:	str	r5, [r4, #52]	; 0x34
   1f3b0:	bl	260c8 <fputs@plt+0x14ce0>
   1f3b4:	movw	r0, #62189	; 0xf2ed
   1f3b8:	movw	r1, #62796	; 0xf54c
   1f3bc:	movw	r2, #13680	; 0x3570
   1f3c0:	movw	r3, #53847	; 0xd257
   1f3c4:	movt	r0, #8
   1f3c8:	movt	r1, #8
   1f3cc:	movt	r2, #9
   1f3d0:	movt	r3, #1
   1f3d4:	add	r0, r0, #20
   1f3d8:	str	r0, [sp]
   1f3dc:	mov	r0, #21
   1f3e0:	bl	15e38 <fputs@plt+0x4a50>
   1f3e4:	mov	r0, r5
   1f3e8:	sub	sp, fp, #24
   1f3ec:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   1f3f0:	ldr	r9, [r7, #4]
   1f3f4:	mov	r0, r4
   1f3f8:	mov	r2, #544	; 0x220
   1f3fc:	mov	r3, #0
   1f400:	mov	r6, r1
   1f404:	bl	238e0 <fputs@plt+0x124f8>
   1f408:	cmp	r0, #0
   1f40c:	beq	1f4b4 <fputs@plt+0xe0cc>
   1f410:	mov	r5, r0
   1f414:	add	r0, r0, #4
   1f418:	mov	r1, #0
   1f41c:	mov	r2, #540	; 0x21c
   1f420:	bl	1119c <memset@plt>
   1f424:	mov	r8, #1
   1f428:	add	r2, sp, #4
   1f42c:	mov	r0, r5
   1f430:	mov	r1, r6
   1f434:	strb	r8, [r5, #454]	; 0x1c6
   1f438:	str	r8, [r5, #428]	; 0x1ac
   1f43c:	str	r4, [r5]
   1f440:	bl	1f548 <fputs@plt+0xe160>
   1f444:	cmp	r0, #0
   1f448:	beq	1f4e0 <fputs@plt+0xe0f8>
   1f44c:	ldr	r6, [sp, #4]
   1f450:	movw	r2, #62776	; 0xf538
   1f454:	mov	r0, r4
   1f458:	mov	r1, #1
   1f45c:	movt	r2, #8
   1f460:	cmp	r6, #0
   1f464:	mov	r3, r6
   1f468:	moveq	r2, r6
   1f46c:	bl	17298 <fputs@plt+0x5eb0>
   1f470:	mov	r0, r4
   1f474:	mov	r1, r6
   1f478:	bl	13dc4 <fputs@plt+0x29dc>
   1f47c:	mov	r0, #0
   1f480:	strb	r0, [r5, #454]	; 0x1c6
   1f484:	ldr	r0, [r5, #8]
   1f488:	cmp	r0, #0
   1f48c:	blne	199f4 <fputs@plt+0x860c>
   1f490:	ldr	r1, [r5, #488]	; 0x1e8
   1f494:	mov	r0, r4
   1f498:	bl	13b64 <fputs@plt+0x277c>
   1f49c:	mov	r0, r5
   1f4a0:	bl	1dae4 <fputs@plt+0xc6fc>
   1f4a4:	mov	r0, r4
   1f4a8:	mov	r1, r5
   1f4ac:	bl	13dc4 <fputs@plt+0x29dc>
   1f4b0:	b	1f4b8 <fputs@plt+0xe0d0>
   1f4b4:	mov	r8, #7
   1f4b8:	ldrb	r0, [r4, #69]	; 0x45
   1f4bc:	cmp	r0, #0
   1f4c0:	beq	1f4d4 <fputs@plt+0xe0ec>
   1f4c4:	mov	r0, r4
   1f4c8:	bl	31e1c <fputs@plt+0x20a34>
   1f4cc:	mov	r5, #7
   1f4d0:	b	1f3e4 <fputs@plt+0xdffc>
   1f4d4:	ldr	r0, [r4, #56]	; 0x38
   1f4d8:	and	r5, r0, r8
   1f4dc:	b	1f3e4 <fputs@plt+0xdffc>
   1f4e0:	ldr	r0, [r5, #488]	; 0x1e8
   1f4e4:	cmp	r0, #0
   1f4e8:	beq	1f44c <fputs@plt+0xe064>
   1f4ec:	ldrb	r1, [r4, #69]	; 0x45
   1f4f0:	cmp	r1, #0
   1f4f4:	bne	1f44c <fputs@plt+0xe064>
   1f4f8:	ldr	r1, [r0, #12]
   1f4fc:	cmp	r1, #0
   1f500:	bne	1f44c <fputs@plt+0xe064>
   1f504:	ldrb	r1, [r0, #42]	; 0x2a
   1f508:	tst	r1, #16
   1f50c:	bne	1f44c <fputs@plt+0xe064>
   1f510:	ldr	r1, [r9, #4]
   1f514:	cmp	r1, #0
   1f518:	bne	1f538 <fputs@plt+0xe150>
   1f51c:	ldr	r1, [r0, #4]
   1f520:	str	r1, [r9, #4]
   1f524:	ldrh	r1, [r0, #34]	; 0x22
   1f528:	strh	r1, [r9, #34]	; 0x22
   1f52c:	mov	r1, #0
   1f530:	str	r1, [r0, #4]
   1f534:	strh	r1, [r0, #34]	; 0x22
   1f538:	mov	r0, #1
   1f53c:	mov	r8, #0
   1f540:	str	r0, [r7, #12]
   1f544:	b	1f47c <fputs@plt+0xe094>
   1f548:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1f54c:	add	fp, sp, #28
   1f550:	sub	sp, sp, #20
   1f554:	ldr	r4, [r0]
   1f558:	mov	r5, r0
   1f55c:	mov	r6, r1
   1f560:	mov	r9, #0
   1f564:	mov	r1, #0
   1f568:	mov	sl, r2
   1f56c:	ldr	r0, [r4, #152]	; 0x98
   1f570:	ldr	r8, [r4, #96]	; 0x60
   1f574:	cmp	r0, #0
   1f578:	moveq	r0, #0
   1f57c:	streq	r0, [r4, #248]	; 0xf8
   1f580:	movw	r0, #1608	; 0x648
   1f584:	str	r6, [r5, #484]	; 0x1e4
   1f588:	str	r9, [r5, #12]
   1f58c:	bl	1438c <fputs@plt+0x2fa4>
   1f590:	cmp	r0, #0
   1f594:	beq	1f64c <fputs@plt+0xe264>
   1f598:	str	sl, [sp, #12]
   1f59c:	mvn	sl, #0
   1f5a0:	mov	r7, r0
   1f5a4:	str	sl, [r0]
   1f5a8:	ldrb	r0, [r6]
   1f5ac:	cmp	r0, #0
   1f5b0:	beq	1f6bc <fputs@plt+0xe2d4>
   1f5b4:	add	r0, r5, #508	; 0x1fc
   1f5b8:	mvn	sl, #0
   1f5bc:	mov	r9, #0
   1f5c0:	str	r0, [sp, #8]
   1f5c4:	mov	r0, r6
   1f5c8:	add	r1, sp, #16
   1f5cc:	str	r0, [r5, #508]	; 0x1fc
   1f5d0:	bl	492d4 <fputs@plt+0x37eec>
   1f5d4:	add	r9, r0, r9
   1f5d8:	str	r0, [r5, #512]	; 0x200
   1f5dc:	cmp	r9, r8
   1f5e0:	bgt	1f68c <fputs@plt+0xe2a4>
   1f5e4:	ldr	r1, [sp, #16]
   1f5e8:	cmp	r1, #160	; 0xa0
   1f5ec:	blt	1f608 <fputs@plt+0xe220>
   1f5f0:	ldr	r0, [r4, #248]	; 0xf8
   1f5f4:	cmp	r0, #0
   1f5f8:	bne	1f694 <fputs@plt+0xe2ac>
   1f5fc:	cmp	r1, #161	; 0xa1
   1f600:	bne	1f638 <fputs@plt+0xe250>
   1f604:	b	1f6a8 <fputs@plt+0xe2c0>
   1f608:	ldr	r2, [r5, #508]	; 0x1fc
   1f60c:	mov	r3, r0
   1f610:	mov	r0, r7
   1f614:	str	r5, [sp]
   1f618:	bl	4a8ec <fputs@plt+0x39504>
   1f61c:	ldr	r0, [r5, #12]
   1f620:	cmp	r0, #0
   1f624:	bne	1f69c <fputs@plt+0xe2b4>
   1f628:	ldrb	r0, [r4, #69]	; 0x45
   1f62c:	ldr	sl, [sp, #16]
   1f630:	cmp	r0, #0
   1f634:	bne	1f6d4 <fputs@plt+0xe2ec>
   1f638:	mov	r0, r6
   1f63c:	ldrb	r1, [r0, r9]!
   1f640:	cmp	r1, #0
   1f644:	bne	1f5c8 <fputs@plt+0xe1e0>
   1f648:	b	1f6bc <fputs@plt+0xe2d4>
   1f64c:	ldrb	r0, [r4, #69]	; 0x45
   1f650:	mov	r6, #7
   1f654:	cmp	r0, #0
   1f658:	bne	1f930 <fputs@plt+0xe548>
   1f65c:	ldrb	r0, [r4, #70]	; 0x46
   1f660:	cmp	r0, #0
   1f664:	bne	1f930 <fputs@plt+0xe548>
   1f668:	mov	r0, #1
   1f66c:	strb	r0, [r4, #69]	; 0x45
   1f670:	ldr	r1, [r4, #164]	; 0xa4
   1f674:	cmp	r1, #1
   1f678:	strge	r0, [r4, #248]	; 0xf8
   1f67c:	ldr	r0, [r4, #256]	; 0x100
   1f680:	add	r0, r0, #1
   1f684:	str	r0, [r4, #256]	; 0x100
   1f688:	b	1f930 <fputs@plt+0xe548>
   1f68c:	mov	r0, #18
   1f690:	b	1f698 <fputs@plt+0xe2b0>
   1f694:	mov	r0, #9
   1f698:	str	r0, [r5, #12]
   1f69c:	add	r0, r6, r9
   1f6a0:	str	r0, [r5, #484]	; 0x1e4
   1f6a4:	b	1f73c <fputs@plt+0xe354>
   1f6a8:	ldr	r2, [sp, #8]
   1f6ac:	movw	r1, #2451	; 0x993
   1f6b0:	mov	r0, r5
   1f6b4:	movt	r1, #9
   1f6b8:	bl	1d2ec <fputs@plt+0xbf04>
   1f6bc:	add	r0, r6, r9
   1f6c0:	str	r0, [r5, #484]	; 0x1e4
   1f6c4:	ldr	r0, [r5, #12]
   1f6c8:	cmp	r0, #0
   1f6cc:	bne	1f73c <fputs@plt+0xe354>
   1f6d0:	b	1f6dc <fputs@plt+0xe2f4>
   1f6d4:	add	r0, r6, r9
   1f6d8:	str	r0, [r5, #484]	; 0x1e4
   1f6dc:	ldrb	r0, [r4, #69]	; 0x45
   1f6e0:	cmp	r0, #0
   1f6e4:	bne	1f73c <fputs@plt+0xe354>
   1f6e8:	cmp	sl, #1
   1f6ec:	bne	1f70c <fputs@plt+0xe324>
   1f6f0:	ldr	r2, [r5, #508]	; 0x1fc
   1f6f4:	ldr	r3, [r5, #512]	; 0x200
   1f6f8:	mov	r0, r7
   1f6fc:	mov	r1, #0
   1f700:	str	r5, [sp]
   1f704:	bl	4a8ec <fputs@plt+0x39504>
   1f708:	b	1f73c <fputs@plt+0xe354>
   1f70c:	ldr	r2, [r5, #508]	; 0x1fc
   1f710:	ldr	r3, [r5, #512]	; 0x200
   1f714:	mov	r0, r7
   1f718:	mov	r1, #1
   1f71c:	str	r5, [sp]
   1f720:	bl	4a8ec <fputs@plt+0x39504>
   1f724:	ldr	r0, [r5, #12]
   1f728:	cmp	r0, #0
   1f72c:	bne	1f73c <fputs@plt+0xe354>
   1f730:	ldrb	r0, [r4, #69]	; 0x45
   1f734:	cmp	r0, #0
   1f738:	beq	1f6f0 <fputs@plt+0xe308>
   1f73c:	ldr	r0, [r7]
   1f740:	cmp	r0, #0
   1f744:	bmi	1f770 <fputs@plt+0xe388>
   1f748:	sub	r1, r0, #1
   1f74c:	mov	r2, r7
   1f750:	str	r1, [r2], r0, lsl #4
   1f754:	mov	r0, r7
   1f758:	ldrb	r1, [r2, #10]
   1f75c:	add	r2, r2, #12
   1f760:	bl	50438 <fputs@plt+0x3f050>
   1f764:	ldr	r0, [r7]
   1f768:	cmn	r0, #1
   1f76c:	bgt	1f748 <fputs@plt+0xe360>
   1f770:	mov	r0, r7
   1f774:	bl	144bc <fputs@plt+0x30d4>
   1f778:	ldrb	r0, [r4, #69]	; 0x45
   1f77c:	ldr	r6, [sp, #12]
   1f780:	cmp	r0, #0
   1f784:	beq	1f7b0 <fputs@plt+0xe3c8>
   1f788:	mov	r0, #7
   1f78c:	str	r0, [r5, #12]
   1f790:	ldr	r1, [r5, #4]
   1f794:	cmp	r1, #0
   1f798:	bne	1f7fc <fputs@plt+0xe414>
   1f79c:	cmp	r0, #516	; 0x204
   1f7a0:	bne	1f7c4 <fputs@plt+0xe3dc>
   1f7a4:	movw	r2, #13412	; 0x3464
   1f7a8:	movt	r2, #9
   1f7ac:	b	1f7e8 <fputs@plt+0xe400>
   1f7b0:	ldr	r0, [r5, #12]
   1f7b4:	cmp	r0, #0
   1f7b8:	cmpne	r0, #101	; 0x65
   1f7bc:	beq	1f7fc <fputs@plt+0xe414>
   1f7c0:	b	1f790 <fputs@plt+0xe3a8>
   1f7c4:	movw	r2, #13398	; 0x3456
   1f7c8:	uxtb	r0, r0
   1f7cc:	movt	r2, #9
   1f7d0:	cmp	r0, #26
   1f7d4:	bhi	1f7e8 <fputs@plt+0xe400>
   1f7d8:	cmp	r0, #2
   1f7dc:	movwne	r1, #60884	; 0xedd4
   1f7e0:	movtne	r1, #8
   1f7e4:	ldrne	r2, [r1, r0, lsl #2]
   1f7e8:	movw	r1, #62776	; 0xf538
   1f7ec:	mov	r0, r4
   1f7f0:	movt	r1, #8
   1f7f4:	bl	1d370 <fputs@plt+0xbf88>
   1f7f8:	str	r0, [r5, #4]
   1f7fc:	ldr	r2, [r5, #4]
   1f800:	cmp	r2, #0
   1f804:	beq	1f82c <fputs@plt+0xe444>
   1f808:	str	r2, [r6]
   1f80c:	movw	r1, #62776	; 0xf538
   1f810:	ldr	r0, [r5, #12]
   1f814:	movt	r1, #8
   1f818:	bl	15e38 <fputs@plt+0x4a50>
   1f81c:	mov	r0, #0
   1f820:	mov	r6, #1
   1f824:	str	r0, [r5, #4]
   1f828:	b	1f830 <fputs@plt+0xe448>
   1f82c:	mov	r6, #0
   1f830:	ldr	r0, [r5, #8]
   1f834:	cmp	r0, #0
   1f838:	beq	1f860 <fputs@plt+0xe478>
   1f83c:	ldr	r1, [r5, #68]	; 0x44
   1f840:	cmp	r1, #1
   1f844:	blt	1f860 <fputs@plt+0xe478>
   1f848:	ldrb	r1, [r5, #18]
   1f84c:	cmp	r1, #0
   1f850:	bne	1f860 <fputs@plt+0xe478>
   1f854:	bl	31db0 <fputs@plt+0x209c8>
   1f858:	mov	r0, #0
   1f85c:	str	r0, [r5, #8]
   1f860:	ldrb	r0, [r5, #18]
   1f864:	cmp	r0, #0
   1f868:	bne	1f884 <fputs@plt+0xe49c>
   1f86c:	ldr	r1, [r5, #408]	; 0x198
   1f870:	mov	r0, r4
   1f874:	bl	13dc4 <fputs@plt+0x29dc>
   1f878:	mov	r0, #0
   1f87c:	str	r0, [r5, #404]	; 0x194
   1f880:	str	r0, [r5, #408]	; 0x198
   1f884:	ldr	r0, [r5, #524]	; 0x20c
   1f888:	bl	144bc <fputs@plt+0x30d4>
   1f88c:	ldrb	r0, [r5, #454]	; 0x1c6
   1f890:	cmp	r0, #0
   1f894:	bne	1f8a4 <fputs@plt+0xe4bc>
   1f898:	ldr	r1, [r5, #488]	; 0x1e8
   1f89c:	mov	r0, r4
   1f8a0:	bl	13b64 <fputs@plt+0x277c>
   1f8a4:	ldr	r1, [r5, #540]	; 0x21c
   1f8a8:	mov	r0, r4
   1f8ac:	bl	47ac4 <fputs@plt+0x366dc>
   1f8b0:	ldr	r1, [r5, #492]	; 0x1ec
   1f8b4:	mov	r0, r4
   1f8b8:	bl	13b04 <fputs@plt+0x271c>
   1f8bc:	ldr	r0, [r5, #448]	; 0x1c0
   1f8c0:	ldr	r1, [r5, #476]	; 0x1dc
   1f8c4:	cmp	r0, #1
   1f8c8:	blt	1f8fc <fputs@plt+0xe514>
   1f8cc:	sub	r7, r0, #1
   1f8d0:	ldr	r1, [r1, r7, lsl #2]
   1f8d4:	mov	r0, r4
   1f8d8:	bl	13dc4 <fputs@plt+0x29dc>
   1f8dc:	ldr	r1, [r5, #476]	; 0x1dc
   1f8e0:	sub	r0, r7, #1
   1f8e4:	cmp	r7, #0
   1f8e8:	mov	r7, r0
   1f8ec:	bgt	1f8d0 <fputs@plt+0xe4e8>
   1f8f0:	b	1f8fc <fputs@plt+0xe514>
   1f8f4:	ldr	r0, [r1]
   1f8f8:	str	r0, [r5, #412]	; 0x19c
   1f8fc:	mov	r0, r4
   1f900:	bl	13dc4 <fputs@plt+0x29dc>
   1f904:	ldr	r1, [r5, #412]	; 0x19c
   1f908:	cmp	r1, #0
   1f90c:	bne	1f8f4 <fputs@plt+0xe50c>
   1f910:	b	1f924 <fputs@plt+0xe53c>
   1f914:	ldr	r0, [r1, #68]	; 0x44
   1f918:	str	r0, [r5, #528]	; 0x210
   1f91c:	mov	r0, r4
   1f920:	bl	13b64 <fputs@plt+0x277c>
   1f924:	ldr	r1, [r5, #528]	; 0x210
   1f928:	cmp	r1, #0
   1f92c:	bne	1f914 <fputs@plt+0xe52c>
   1f930:	mov	r0, r6
   1f934:	sub	sp, fp, #28
   1f938:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1f93c:	ldrb	r0, [r0, #74]	; 0x4a
   1f940:	movw	r1, #48300	; 0xbcac
   1f944:	movt	r1, #8
   1f948:	add	r0, r0, r1
   1f94c:	ldrb	r0, [r0, #-1]
   1f950:	bx	lr
   1f954:	sub	sp, sp, #8
   1f958:	push	{r4, r5, fp, lr}
   1f95c:	add	fp, sp, #8
   1f960:	sub	sp, sp, #8
   1f964:	str	r3, [fp, #12]
   1f968:	movw	r3, #54298	; 0xd41a
   1f96c:	mov	r4, r0
   1f970:	add	r0, fp, #8
   1f974:	cmp	r1, #1
   1f978:	str	r2, [fp, #8]
   1f97c:	movt	r3, #1
   1f980:	str	r0, [sp, #4]
   1f984:	bne	1f9b4 <fputs@plt+0xe5cc>
   1f988:	ldr	r0, [r4, #336]	; 0x150
   1f98c:	cmp	r0, #0
   1f990:	beq	1f9b8 <fputs@plt+0xe5d0>
   1f994:	ldr	r1, [sp, #4]
   1f998:	mov	r5, #0
   1f99c:	add	r2, r1, #4
   1f9a0:	str	r2, [sp, #4]
   1f9a4:	ldr	r0, [r0]
   1f9a8:	ldr	r1, [r1]
   1f9ac:	strb	r1, [r0, #16]
   1f9b0:	b	1f9f4 <fputs@plt+0xe60c>
   1f9b4:	add	r3, r3, #8
   1f9b8:	movw	r0, #62189	; 0xf2ed
   1f9bc:	movw	r1, #62796	; 0xf54c
   1f9c0:	movw	r2, #13680	; 0x3570
   1f9c4:	mov	r5, #21
   1f9c8:	movt	r0, #8
   1f9cc:	movt	r1, #8
   1f9d0:	movt	r2, #9
   1f9d4:	add	r0, r0, #20
   1f9d8:	str	r0, [sp]
   1f9dc:	mov	r0, #21
   1f9e0:	bl	15e38 <fputs@plt+0x4a50>
   1f9e4:	mov	r0, r4
   1f9e8:	mov	r1, #21
   1f9ec:	str	r5, [r4, #52]	; 0x34
   1f9f0:	bl	260c8 <fputs@plt+0x14ce0>
   1f9f4:	mov	r0, r5
   1f9f8:	sub	sp, fp, #8
   1f9fc:	pop	{r4, r5, fp, lr}
   1fa00:	add	sp, sp, #8
   1fa04:	bx	lr
   1fa08:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1fa0c:	add	fp, sp, #28
   1fa10:	sub	sp, sp, #4
   1fa14:	movw	r4, #27
   1fa18:	movw	r9, #48044	; 0xbbac
   1fa1c:	movw	r6, #48305	; 0xbcb1
   1fa20:	mov	r5, r0
   1fa24:	mov	r8, #0
   1fa28:	mov	lr, #1
   1fa2c:	mov	ip, #1107296256	; 0x42000000
   1fa30:	movt	r4, #128	; 0x80
   1fa34:	movt	r9, #8
   1fa38:	movt	r6, #8
   1fa3c:	ldrb	r0, [r5]
   1fa40:	cmp	r0, #44	; 0x2c
   1fa44:	bgt	1fa64 <fputs@plt+0xe67c>
   1fa48:	sub	r1, r0, #9
   1fa4c:	cmp	r1, #30
   1fa50:	bhi	1fb70 <fputs@plt+0xe788>
   1fa54:	tst	r4, lr, lsl r1
   1fa58:	beq	1fab0 <fputs@plt+0xe6c8>
   1fa5c:	mov	r7, #1
   1fa60:	b	1fcf8 <fputs@plt+0xe910>
   1fa64:	cmp	r0, #58	; 0x3a
   1fa68:	ble	1fad8 <fputs@plt+0xe6f0>
   1fa6c:	cmp	r0, #59	; 0x3b
   1fa70:	beq	1fb28 <fputs@plt+0xe740>
   1fa74:	cmp	r0, #96	; 0x60
   1fa78:	beq	1fab8 <fputs@plt+0xe6d0>
   1fa7c:	cmp	r0, #91	; 0x5b
   1fa80:	bne	1fb78 <fputs@plt+0xe790>
   1fa84:	ldrb	r0, [r5, #1]!
   1fa88:	subs	r1, r0, #93	; 0x5d
   1fa8c:	clz	r2, r0
   1fa90:	movwne	r1, #1
   1fa94:	lsr	r2, r2, #5
   1fa98:	teq	r2, r1
   1fa9c:	bne	1fa84 <fputs@plt+0xe69c>
   1faa0:	mov	r7, #2
   1faa4:	cmp	r0, #0
   1faa8:	bne	1fcf8 <fputs@plt+0xe910>
   1faac:	b	1fd08 <fputs@plt+0xe920>
   1fab0:	tst	ip, lr, lsl r1
   1fab4:	beq	1fb70 <fputs@plt+0xe788>
   1fab8:	ldrb	r1, [r5, #1]!
   1fabc:	cmp	r1, r0
   1fac0:	cmpne	r1, #0
   1fac4:	bne	1fab8 <fputs@plt+0xe6d0>
   1fac8:	mov	r7, #2
   1facc:	cmp	r1, #0
   1fad0:	bne	1fcf8 <fputs@plt+0xe910>
   1fad4:	b	1fd08 <fputs@plt+0xe920>
   1fad8:	cmp	r0, #45	; 0x2d
   1fadc:	beq	1fb30 <fputs@plt+0xe748>
   1fae0:	cmp	r0, #47	; 0x2f
   1fae4:	bne	1fb78 <fputs@plt+0xe790>
   1fae8:	ldrb	r0, [r5, #1]
   1faec:	mov	r7, #2
   1faf0:	cmp	r0, #42	; 0x2a
   1faf4:	bne	1fcf8 <fputs@plt+0xe910>
   1faf8:	add	r5, r5, #3
   1fafc:	ldrb	r0, [r5, #-1]
   1fb00:	cmp	r0, #42	; 0x2a
   1fb04:	beq	1fb14 <fputs@plt+0xe72c>
   1fb08:	cmp	r0, #0
   1fb0c:	bne	1fb20 <fputs@plt+0xe738>
   1fb10:	b	1fd08 <fputs@plt+0xe920>
   1fb14:	ldrb	r0, [r5]
   1fb18:	cmp	r0, #47	; 0x2f
   1fb1c:	beq	1fa5c <fputs@plt+0xe674>
   1fb20:	add	r5, r5, #1
   1fb24:	b	1fafc <fputs@plt+0xe714>
   1fb28:	mov	r7, #0
   1fb2c:	b	1fcf8 <fputs@plt+0xe910>
   1fb30:	ldrb	r0, [r5, #1]
   1fb34:	mov	r7, #2
   1fb38:	cmp	r0, #45	; 0x2d
   1fb3c:	bne	1fcf8 <fputs@plt+0xe910>
   1fb40:	add	r0, r5, #2
   1fb44:	ldrb	r1, [r0], #1
   1fb48:	subs	r2, r1, #10
   1fb4c:	clz	r3, r1
   1fb50:	movwne	r2, #1
   1fb54:	lsr	r3, r3, #5
   1fb58:	teq	r3, r2
   1fb5c:	bne	1fb44 <fputs@plt+0xe75c>
   1fb60:	cmp	r1, #0
   1fb64:	beq	1fd10 <fputs@plt+0xe928>
   1fb68:	sub	r5, r0, #1
   1fb6c:	b	1fa5c <fputs@plt+0xe674>
   1fb70:	cmp	r0, #0
   1fb74:	beq	1fd10 <fputs@plt+0xe928>
   1fb78:	ldrb	r1, [r9, r0]
   1fb7c:	tst	r1, #70	; 0x46
   1fb80:	beq	1fbc8 <fputs@plt+0xe7e0>
   1fb84:	mov	sl, #1
   1fb88:	ldrb	r1, [r5, sl]
   1fb8c:	add	sl, sl, #1
   1fb90:	ldrb	r1, [r9, r1]
   1fb94:	tst	r1, #70	; 0x46
   1fb98:	bne	1fb88 <fputs@plt+0xe7a0>
   1fb9c:	sub	r1, sl, #1
   1fba0:	mov	r7, #2
   1fba4:	cmp	r0, #98	; 0x62
   1fba8:	bgt	1fbd0 <fputs@plt+0xe7e8>
   1fbac:	cmp	r0, #67	; 0x43
   1fbb0:	beq	1fbe8 <fputs@plt+0xe800>
   1fbb4:	cmp	r0, #69	; 0x45
   1fbb8:	beq	1fc58 <fputs@plt+0xe870>
   1fbbc:	cmp	r0, #84	; 0x54
   1fbc0:	beq	1fc18 <fputs@plt+0xe830>
   1fbc4:	b	1fcf0 <fputs@plt+0xe908>
   1fbc8:	mov	r7, #2
   1fbcc:	b	1fcf8 <fputs@plt+0xe910>
   1fbd0:	cmp	r0, #116	; 0x74
   1fbd4:	beq	1fc18 <fputs@plt+0xe830>
   1fbd8:	cmp	r0, #101	; 0x65
   1fbdc:	beq	1fc58 <fputs@plt+0xe870>
   1fbe0:	cmp	r0, #99	; 0x63
   1fbe4:	bne	1fcf0 <fputs@plt+0xe908>
   1fbe8:	cmp	sl, #7
   1fbec:	bne	1fcf0 <fputs@plt+0xe908>
   1fbf0:	movw	r1, #62155	; 0xf2cb
   1fbf4:	mov	r0, r5
   1fbf8:	mov	r2, #6
   1fbfc:	movt	r1, #8
   1fc00:	bl	13510 <fputs@plt+0x2128>
   1fc04:	cmp	r0, #0
   1fc08:	mov	ip, #1107296256	; 0x42000000
   1fc0c:	mov	lr, #1
   1fc10:	moveq	r7, #4
   1fc14:	b	1fcf0 <fputs@plt+0xe908>
   1fc18:	cmp	r1, #4
   1fc1c:	beq	1fcb8 <fputs@plt+0xe8d0>
   1fc20:	cmp	r1, #9
   1fc24:	beq	1fccc <fputs@plt+0xe8e4>
   1fc28:	cmp	r1, #7
   1fc2c:	bne	1fcf0 <fputs@plt+0xe908>
   1fc30:	movw	r1, #12371	; 0x3053
   1fc34:	mov	r0, r5
   1fc38:	mov	r2, #7
   1fc3c:	movt	r1, #9
   1fc40:	bl	13510 <fputs@plt+0x2128>
   1fc44:	cmp	r0, #0
   1fc48:	mov	ip, #1107296256	; 0x42000000
   1fc4c:	mov	lr, #1
   1fc50:	moveq	r7, #6
   1fc54:	b	1fcf0 <fputs@plt+0xe908>
   1fc58:	cmp	r1, #7
   1fc5c:	beq	1fc90 <fputs@plt+0xe8a8>
   1fc60:	cmp	r1, #3
   1fc64:	bne	1fcf0 <fputs@plt+0xe908>
   1fc68:	movw	r1, #62177	; 0xf2e1
   1fc6c:	mov	r0, r5
   1fc70:	mov	r2, #3
   1fc74:	movt	r1, #8
   1fc78:	bl	13510 <fputs@plt+0x2128>
   1fc7c:	cmp	r0, #0
   1fc80:	mov	ip, #1107296256	; 0x42000000
   1fc84:	mov	lr, #1
   1fc88:	moveq	r7, #7
   1fc8c:	b	1fcf0 <fputs@plt+0xe908>
   1fc90:	movw	r1, #62181	; 0xf2e5
   1fc94:	mov	r0, r5
   1fc98:	mov	r2, #7
   1fc9c:	movt	r1, #8
   1fca0:	bl	13510 <fputs@plt+0x2128>
   1fca4:	cmp	r0, #0
   1fca8:	mov	ip, #1107296256	; 0x42000000
   1fcac:	mov	lr, #1
   1fcb0:	moveq	r7, #3
   1fcb4:	b	1fcf0 <fputs@plt+0xe908>
   1fcb8:	movw	r1, #62162	; 0xf2d2
   1fcbc:	mov	r0, r5
   1fcc0:	mov	r2, #4
   1fcc4:	movt	r1, #8
   1fcc8:	b	1fcdc <fputs@plt+0xe8f4>
   1fccc:	movw	r1, #62167	; 0xf2d7
   1fcd0:	mov	r0, r5
   1fcd4:	mov	r2, #9
   1fcd8:	movt	r1, #8
   1fcdc:	bl	13510 <fputs@plt+0x2128>
   1fce0:	cmp	r0, #0
   1fce4:	mov	ip, #1107296256	; 0x42000000
   1fce8:	mov	lr, #1
   1fcec:	moveq	r7, #5
   1fcf0:	add	r0, r5, sl
   1fcf4:	sub	r5, r0, #2
   1fcf8:	add	r0, r6, r8, lsl #3
   1fcfc:	add	r5, r5, #1
   1fd00:	ldrb	r8, [r0, r7]
   1fd04:	b	1fa3c <fputs@plt+0xe654>
   1fd08:	mov	r0, #0
   1fd0c:	b	1fd1c <fputs@plt+0xe934>
   1fd10:	sub	r0, r8, #1
   1fd14:	clz	r0, r0
   1fd18:	lsr	r0, r0, #5
   1fd1c:	sub	sp, fp, #28
   1fd20:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1fd24:	push	{r4, r5, r6, sl, fp, lr}
   1fd28:	add	fp, sp, #16
   1fd2c:	sub	sp, sp, #8
   1fd30:	mov	r5, r0
   1fd34:	bl	13e84 <fputs@plt+0x2a9c>
   1fd38:	mov	r6, r0
   1fd3c:	cmp	r0, #0
   1fd40:	bne	1fdcc <fputs@plt+0xe9e4>
   1fd44:	mov	r0, #40	; 0x28
   1fd48:	mov	r1, #0
   1fd4c:	mov	r6, #0
   1fd50:	bl	1438c <fputs@plt+0x2fa4>
   1fd54:	mov	r4, r0
   1fd58:	cmp	r0, #0
   1fd5c:	beq	1fda0 <fputs@plt+0xe9b8>
   1fd60:	vmov.i32	q8, #0	; 0x00000000
   1fd64:	mov	r0, #36	; 0x24
   1fd68:	mov	r1, r4
   1fd6c:	str	r6, [r4, #32]
   1fd70:	mvn	r2, #0
   1fd74:	mov	r3, #2
   1fd78:	vst1.8	{d16-d17}, [r1], r0
   1fd7c:	add	r0, r4, #16
   1fd80:	vst1.8	{d16-d17}, [r0]
   1fd84:	mov	r0, #1
   1fd88:	str	r6, [r1]
   1fd8c:	mov	r1, r5
   1fd90:	strh	r0, [r4, #8]
   1fd94:	mov	r0, r4
   1fd98:	str	r6, [sp]
   1fd9c:	bl	1a320 <fputs@plt+0x8f38>
   1fda0:	mov	r0, r4
   1fda4:	mov	r1, #1
   1fda8:	bl	19f2c <fputs@plt+0x8b44>
   1fdac:	cmp	r0, #0
   1fdb0:	beq	1fdc0 <fputs@plt+0xe9d8>
   1fdb4:	bl	1fa08 <fputs@plt+0xe620>
   1fdb8:	uxtb	r6, r0
   1fdbc:	b	1fdc4 <fputs@plt+0xe9dc>
   1fdc0:	mov	r6, #7
   1fdc4:	mov	r0, r4
   1fdc8:	bl	1a120 <fputs@plt+0x8d38>
   1fdcc:	mov	r0, r6
   1fdd0:	sub	sp, fp, #16
   1fdd4:	pop	{r4, r5, r6, sl, fp, pc}
   1fdd8:	movw	r0, #47712	; 0xba60
   1fddc:	movt	r0, #8
   1fde0:	bx	lr
   1fde4:	movw	r0, #62189	; 0xf2ed
   1fde8:	movt	r0, #8
   1fdec:	bx	lr
   1fdf0:	movw	r0, #62880	; 0xf5a0
   1fdf4:	movt	r0, #45	; 0x2d
   1fdf8:	bx	lr
   1fdfc:	mov	r0, #0
   1fe00:	bx	lr
   1fe04:	push	{r4, sl, fp, lr}
   1fe08:	add	fp, sp, #8
   1fe0c:	movw	r4, #16696	; 0x4138
   1fe10:	movt	r4, #10
   1fe14:	ldr	r0, [r4, #228]	; 0xe4
   1fe18:	cmp	r0, #0
   1fe1c:	beq	1fe2c <fputs@plt+0xea44>
   1fe20:	bl	1ea8c <fputs@plt+0xd6a4>
   1fe24:	mov	r0, #0
   1fe28:	str	r0, [r4, #228]	; 0xe4
   1fe2c:	ldr	r0, [r4, #244]	; 0xf4
   1fe30:	cmp	r0, #0
   1fe34:	beq	1fe54 <fputs@plt+0xea6c>
   1fe38:	ldr	r1, [r4, #120]	; 0x78
   1fe3c:	cmp	r1, #0
   1fe40:	beq	1fe4c <fputs@plt+0xea64>
   1fe44:	ldr	r0, [r4, #112]	; 0x70
   1fe48:	blx	r1
   1fe4c:	mov	r0, #0
   1fe50:	str	r0, [r4, #244]	; 0xf4
   1fe54:	ldr	r0, [r4, #240]	; 0xf0
   1fe58:	cmp	r0, #0
   1fe5c:	beq	1fea8 <fputs@plt+0xeac0>
   1fe60:	ldr	r1, [r4, #64]	; 0x40
   1fe64:	cmp	r1, #0
   1fe68:	beq	1fe74 <fputs@plt+0xea8c>
   1fe6c:	ldr	r0, [r4, #68]	; 0x44
   1fe70:	blx	r1
   1fe74:	movw	r1, #35096	; 0x8918
   1fe78:	mov	r0, #0
   1fe7c:	vmov.i32	q8, #0	; 0x00000000
   1fe80:	movt	r1, #10
   1fe84:	str	r0, [r4, #240]	; 0xf0
   1fe88:	str	r0, [r1]
   1fe8c:	movw	r1, #35092	; 0x8914
   1fe90:	movt	r1, #10
   1fe94:	str	r0, [r1]
   1fe98:	movw	r0, #34800	; 0x87f0
   1fe9c:	movt	r0, #10
   1fea0:	vst1.64	{d16-d17}, [r0]!
   1fea4:	vst1.64	{d16-d17}, [r0]
   1fea8:	ldr	r0, [r4, #236]	; 0xec
   1feac:	cmp	r0, #0
   1feb0:	movne	r0, #0
   1feb4:	strne	r0, [r4, #236]	; 0xec
   1feb8:	mov	r0, #0
   1febc:	pop	{r4, sl, fp, pc}
   1fec0:	sub	sp, sp, #12
   1fec4:	push	{r4, r5, r6, sl, fp, lr}
   1fec8:	add	fp, sp, #16
   1fecc:	sub	sp, sp, #12
   1fed0:	movw	r5, #16696	; 0x4138
   1fed4:	add	ip, fp, #8
   1fed8:	movt	r5, #10
   1fedc:	stm	ip, {r1, r2, r3}
   1fee0:	ldr	r1, [r5, #228]	; 0xe4
   1fee4:	cmp	r1, #0
   1fee8:	beq	1ff34 <fputs@plt+0xeb4c>
   1feec:	movw	r0, #62189	; 0xf2ed
   1fef0:	movw	r1, #62796	; 0xf54c
   1fef4:	movw	r2, #13680	; 0x3570
   1fef8:	movw	r3, #2483	; 0x9b3
   1fefc:	mov	r6, #21
   1ff00:	movt	r0, #8
   1ff04:	movt	r1, #8
   1ff08:	movt	r2, #9
   1ff0c:	movt	r3, #2
   1ff10:	add	r0, r0, #20
   1ff14:	str	r0, [sp]
   1ff18:	mov	r0, #21
   1ff1c:	bl	15e38 <fputs@plt+0x4a50>
   1ff20:	mov	r0, r6
   1ff24:	sub	sp, fp, #16
   1ff28:	pop	{r4, r5, r6, sl, fp, lr}
   1ff2c:	add	sp, sp, #12
   1ff30:	bx	lr
   1ff34:	sub	r0, r0, #4
   1ff38:	add	r1, fp, #8
   1ff3c:	cmp	r0, #22
   1ff40:	str	r1, [sp, #8]
   1ff44:	bhi	1ffb0 <fputs@plt+0xebc8>
   1ff48:	add	r1, pc, #4
   1ff4c:	mov	r6, #0
   1ff50:	ldr	pc, [r1, r0, lsl #2]
   1ff54:			; <UNDEFINED> instruction: 0x0001ffb8
   1ff58:	andeq	pc, r1, r4, ror #31
   1ff5c:	andeq	r0, r2, ip, lsr #32
   1ff60:	andeq	r0, r2, ip, asr r0
   1ff64:			; <UNDEFINED> instruction: 0x0001ffb0
   1ff68:	andeq	r0, r2, ip, lsl #1
   1ff6c:			; <UNDEFINED> instruction: 0x0001ffb0
   1ff70:			; <UNDEFINED> instruction: 0x0001ffb0
   1ff74:			; <UNDEFINED> instruction: 0x0001ffb0
   1ff78:	andeq	r0, r2, r4, lsr #1
   1ff7c:	andeq	pc, r1, r0, lsr #30
   1ff80:			; <UNDEFINED> instruction: 0x0001ffb0
   1ff84:	andeq	r0, r2, ip, asr #1
   1ff88:	strdeq	r0, [r2], -r4
   1ff8c:	andeq	r0, r2, ip, lsl #2
   1ff90:	andeq	r0, r2, ip, lsr r1
   1ff94:	andeq	r0, r2, r8, lsl #3
   1ff98:			; <UNDEFINED> instruction: 0x0001ffb0
   1ff9c:	andeq	r0, r2, r0, lsr #3
   1ffa0:			; <UNDEFINED> instruction: 0x0001ffb0
   1ffa4:	andeq	r0, r2, r8, lsr r2
   1ffa8:	andeq	r0, r2, r4, asr r2
   1ffac:	andeq	r0, r2, ip, ror #4
   1ffb0:	mov	r6, #1
   1ffb4:	b	1ff20 <fputs@plt+0xeb38>
   1ffb8:	ldr	r0, [sp, #8]
   1ffbc:	add	r1, r0, #4
   1ffc0:	str	r1, [sp, #8]
   1ffc4:	add	r1, r5, #40	; 0x28
   1ffc8:	ldr	r0, [r0]
   1ffcc:	vld1.32	{d16-d17}, [r0]!
   1ffd0:	vld1.32	{d18-d19}, [r0]
   1ffd4:	add	r0, r5, #56	; 0x38
   1ffd8:	vst1.64	{d16-d17}, [r1]
   1ffdc:	vst1.64	{d18-d19}, [r0]
   1ffe0:	b	1ff20 <fputs@plt+0xeb38>
   1ffe4:	ldr	r0, [r5, #40]	; 0x28
   1ffe8:	cmp	r0, #0
   1ffec:	bne	20000 <fputs@plt+0xec18>
   1fff0:	movw	r1, #60800	; 0xed80
   1fff4:	mov	r0, #4
   1fff8:	movt	r1, #8
   1fffc:	bl	1fec0 <fputs@plt+0xead8>
   20000:	ldr	r0, [sp, #8]
   20004:	add	r2, r5, #40	; 0x28
   20008:	vld1.64	{d16-d17}, [r2]
   2000c:	add	r1, r0, #4
   20010:	str	r1, [sp, #8]
   20014:	add	r1, r5, #56	; 0x38
   20018:	vld1.64	{d18-d19}, [r1]
   2001c:	ldr	r0, [r0]
   20020:	vst1.32	{d16-d17}, [r0]!
   20024:	vst1.32	{d18-d19}, [r0]
   20028:	b	1ff20 <fputs@plt+0xeb38>
   2002c:	ldr	r0, [sp, #8]
   20030:	add	r1, r0, #4
   20034:	str	r1, [sp, #8]
   20038:	ldr	r1, [r0]
   2003c:	str	r1, [r5, #192]	; 0xc0
   20040:	ldr	r1, [r0, #4]
   20044:	str	r1, [r5, #196]	; 0xc4
   20048:	add	r1, r0, #12
   2004c:	str	r1, [sp, #8]
   20050:	ldr	r0, [r0, #8]
   20054:	str	r0, [r5, #200]	; 0xc8
   20058:	b	1ff20 <fputs@plt+0xeb38>
   2005c:	ldr	r0, [sp, #8]
   20060:	add	r1, r0, #4
   20064:	str	r1, [sp, #8]
   20068:	ldr	r1, [r0]
   2006c:	str	r1, [r5, #204]	; 0xcc
   20070:	ldr	r1, [r0, #4]
   20074:	str	r1, [r5, #208]	; 0xd0
   20078:	add	r1, r0, #12
   2007c:	str	r1, [sp, #8]
   20080:	ldr	r0, [r0, #8]
   20084:	str	r0, [r5, #212]	; 0xd4
   20088:	b	1ff20 <fputs@plt+0xeb38>
   2008c:	ldr	r0, [sp, #8]
   20090:	add	r1, r0, #4
   20094:	str	r1, [sp, #8]
   20098:	ldr	r0, [r0]
   2009c:	str	r0, [r5]
   200a0:	b	1ff20 <fputs@plt+0xeb38>
   200a4:	ldr	r0, [sp, #8]
   200a8:	add	r1, r0, #4
   200ac:	str	r1, [sp, #8]
   200b0:	mov	r1, r0
   200b4:	ldr	r2, [r1], #8
   200b8:	str	r1, [sp, #8]
   200bc:	str	r2, [r5, #28]
   200c0:	ldr	r0, [r0, #4]
   200c4:	str	r0, [r5, #32]
   200c8:	b	1ff20 <fputs@plt+0xeb38>
   200cc:	ldr	r0, [sp, #8]
   200d0:	add	r1, r0, #4
   200d4:	str	r1, [sp, #8]
   200d8:	mov	r1, r0
   200dc:	ldr	r2, [r1], #8
   200e0:	str	r1, [sp, #8]
   200e4:	str	r2, [r5, #256]	; 0x100
   200e8:	ldr	r0, [r0, #4]
   200ec:	str	r0, [r5, #260]	; 0x104
   200f0:	b	1ff20 <fputs@plt+0xeb38>
   200f4:	ldr	r0, [sp, #8]
   200f8:	add	r1, r0, #4
   200fc:	str	r1, [sp, #8]
   20100:	ldr	r0, [r0]
   20104:	str	r0, [r5, #12]
   20108:	b	1ff20 <fputs@plt+0xeb38>
   2010c:	ldr	r0, [sp, #8]
   20110:	add	r1, r0, #4
   20114:	str	r1, [sp, #8]
   20118:	add	r1, r5, #108	; 0x6c
   2011c:	ldr	ip, [r0]
   20120:	ldm	ip!, {r0, r2, r3, r5}
   20124:	stmia	r1!, {r0, r2, r3, r5}
   20128:	ldm	ip!, {r0, r2, r3, r5}
   2012c:	stmia	r1!, {r0, r2, r3, r5}
   20130:	ldm	ip, {r0, r2, r3, r4, r5}
   20134:	stm	r1, {r0, r2, r3, r4, r5}
   20138:	b	1ff20 <fputs@plt+0xeb38>
   2013c:	ldr	r0, [r5, #116]	; 0x74
   20140:	cmp	r0, #0
   20144:	bne	20158 <fputs@plt+0xed70>
   20148:	movw	r1, #60832	; 0xeda0
   2014c:	mov	r0, #18
   20150:	movt	r1, #8
   20154:	bl	1fec0 <fputs@plt+0xead8>
   20158:	ldr	r0, [sp, #8]
   2015c:	add	r1, r0, #4
   20160:	str	r1, [sp, #8]
   20164:	add	r1, r5, #108	; 0x6c
   20168:	ldr	ip, [r0]
   2016c:	ldm	r1!, {r2, r3, r4, r5}
   20170:	stmia	ip!, {r2, r3, r4, r5}
   20174:	ldm	r1!, {r2, r3, r4, r5}
   20178:	stmia	ip!, {r2, r3, r4, r5}
   2017c:	ldm	r1, {r0, r2, r3, r4, r5}
   20180:	stm	ip, {r0, r2, r3, r4, r5}
   20184:	b	1ff20 <fputs@plt+0xeb38>
   20188:	ldr	r0, [sp, #8]
   2018c:	add	r1, r0, #4
   20190:	str	r1, [sp, #8]
   20194:	ldr	r0, [r0]
   20198:	str	r0, [r5, #16]
   2019c:	b	1ff20 <fputs@plt+0xeb38>
   201a0:	ldr	r0, [sp, #8]
   201a4:	movw	r4, #0
   201a8:	mov	r6, #0
   201ac:	movt	r4, #32767	; 0x7fff
   201b0:	add	r0, r0, #7
   201b4:	bic	r1, r0, #7
   201b8:	add	r3, r1, #16
   201bc:	ldr	ip, [r1]
   201c0:	ldr	r0, [r1, #4]
   201c4:	str	r3, [sp, #8]
   201c8:	ldr	r3, [r1, #8]
   201cc:	ldr	r1, [r1, #12]
   201d0:	subs	r2, r3, r4
   201d4:	sbcs	r2, r1, #0
   201d8:	mov	r2, #0
   201dc:	movwcc	r2, #1
   201e0:	cmp	r2, #0
   201e4:	moveq	r1, r6
   201e8:	movne	r4, r3
   201ec:	rsbs	r2, ip, #0
   201f0:	rscs	r2, r0, #0
   201f4:	mov	r2, #0
   201f8:	movwlt	r2, #1
   201fc:	cmp	r2, #0
   20200:	moveq	r0, r2
   20204:	movne	r2, ip
   20208:	subs	r3, r4, r2
   2020c:	sbcs	r3, r1, r0
   20210:	mov	r3, #0
   20214:	movwlt	r3, #1
   20218:	cmp	r3, #0
   2021c:	movne	r0, r1
   20220:	movne	r2, r4
   20224:	str	r2, [r5, #176]	; 0xb0
   20228:	str	r0, [r5, #180]	; 0xb4
   2022c:	str	r4, [r5, #184]	; 0xb8
   20230:	str	r1, [r5, #188]	; 0xbc
   20234:	b	1ff20 <fputs@plt+0xeb38>
   20238:	ldr	r0, [sp, #8]
   2023c:	add	r1, r0, #4
   20240:	str	r1, [sp, #8]
   20244:	mov	r1, #160	; 0xa0
   20248:	ldr	r0, [r0]
   2024c:	str	r1, [r0]
   20250:	b	1ff20 <fputs@plt+0xeb38>
   20254:	ldr	r0, [sp, #8]
   20258:	add	r1, r0, #4
   2025c:	str	r1, [sp, #8]
   20260:	ldr	r0, [r0]
   20264:	str	r0, [r5, #224]	; 0xe0
   20268:	b	1ff20 <fputs@plt+0xeb38>
   2026c:	ldr	r0, [sp, #8]
   20270:	add	r1, r0, #4
   20274:	str	r1, [sp, #8]
   20278:	ldr	r0, [r0]
   2027c:	str	r0, [r5, #36]	; 0x24
   20280:	b	1ff20 <fputs@plt+0xeb38>
   20284:	ldr	r0, [r0, #12]
   20288:	bx	lr
   2028c:	push	{r4, r5, r6, sl, fp, lr}
   20290:	add	fp, sp, #16
   20294:	mov	r4, r0
   20298:	ldr	r0, [r0, #20]
   2029c:	cmp	r0, #1
   202a0:	blt	20324 <fputs@plt+0xef3c>
   202a4:	ldr	r1, [r4, #16]
   202a8:	mov	r2, #0
   202ac:	add	r1, r1, #4
   202b0:	ldr	r3, [r1, r2, lsl #4]
   202b4:	cmp	r3, #0
   202b8:	beq	202c8 <fputs@plt+0xeee0>
   202bc:	ldr	r6, [r3]
   202c0:	ldr	r3, [r3, #4]
   202c4:	str	r6, [r3, #4]
   202c8:	add	r2, r2, #1
   202cc:	cmp	r0, r2
   202d0:	bne	202b0 <fputs@plt+0xeec8>
   202d4:	cmp	r0, #1
   202d8:	blt	20324 <fputs@plt+0xef3c>
   202dc:	movw	r6, #16696	; 0x4138
   202e0:	mov	r5, #0
   202e4:	movt	r6, #10
   202e8:	ldr	r1, [r4, #16]
   202ec:	add	r1, r1, r5, lsl #4
   202f0:	ldr	r1, [r1, #4]
   202f4:	cmp	r1, #0
   202f8:	beq	20318 <fputs@plt+0xef30>
   202fc:	ldr	r0, [r1, #4]
   20300:	ldr	r2, [r6, #156]	; 0x9c
   20304:	ldr	r0, [r0]
   20308:	ldr	r0, [r0, #212]	; 0xd4
   2030c:	ldr	r0, [r0, #44]	; 0x2c
   20310:	blx	r2
   20314:	ldr	r0, [r4, #20]
   20318:	add	r5, r5, #1
   2031c:	cmp	r5, r0
   20320:	blt	202e8 <fputs@plt+0xef00>
   20324:	mov	r0, #0
   20328:	pop	{r4, r5, r6, sl, fp, pc}
   2032c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   20330:	add	fp, sp, #28
   20334:	sub	sp, sp, #4
   20338:	mov	r9, r0
   2033c:	ldr	r0, [r0, #20]
   20340:	cmp	r0, #1
   20344:	blt	20378 <fputs@plt+0xef90>
   20348:	ldr	r1, [r9, #16]
   2034c:	mov	r2, r0
   20350:	add	r1, r1, #4
   20354:	ldr	r3, [r1]
   20358:	cmp	r3, #0
   2035c:	beq	2036c <fputs@plt+0xef84>
   20360:	ldr	r7, [r3]
   20364:	ldr	r3, [r3, #4]
   20368:	str	r7, [r3, #4]
   2036c:	add	r1, r1, #16
   20370:	subs	r2, r2, #1
   20374:	bne	20354 <fputs@plt+0xef6c>
   20378:	mov	r8, #1
   2037c:	cmp	r0, #1
   20380:	blt	20454 <fputs@plt+0xf06c>
   20384:	mov	r0, #0
   20388:	mov	r4, #0
   2038c:	mov	sl, r0
   20390:	ldr	r0, [r9, #16]
   20394:	add	r0, r0, r4, lsl #4
   20398:	ldr	r0, [r0, #4]
   2039c:	cmp	r0, #0
   203a0:	beq	203dc <fputs@plt+0xeff4>
   203a4:	ldrb	r1, [r0, #8]
   203a8:	cmp	r1, #2
   203ac:	bne	203dc <fputs@plt+0xeff4>
   203b0:	ldr	r0, [r0, #4]
   203b4:	ldr	r6, [r0]
   203b8:	ldrb	r0, [r6, #16]
   203bc:	ldr	r5, [r6, #44]	; 0x2c
   203c0:	cmp	r0, #0
   203c4:	beq	203f4 <fputs@plt+0xf00c>
   203c8:	mov	r0, #1
   203cc:	cmp	r5, #5
   203d0:	beq	203e0 <fputs@plt+0xeff8>
   203d4:	cmp	r5, #0
   203d8:	bne	20460 <fputs@plt+0xf078>
   203dc:	mov	r0, sl
   203e0:	ldr	r1, [r9, #20]
   203e4:	add	r4, r4, #1
   203e8:	cmp	r4, r1
   203ec:	blt	2038c <fputs@plt+0xefa4>
   203f0:	b	20448 <fputs@plt+0xf060>
   203f4:	ldr	r0, [r6, #212]	; 0xd4
   203f8:	bl	2dbfc <fputs@plt+0x1c814>
   203fc:	cmp	r5, #0
   20400:	bne	203c8 <fputs@plt+0xefe0>
   20404:	mov	r1, r0
   20408:	cmp	r0, #0
   2040c:	beq	203c8 <fputs@plt+0xefe0>
   20410:	ldrh	r0, [r1, #26]
   20414:	ldr	r7, [r1, #12]
   20418:	mov	r5, #0
   2041c:	cmp	r0, #0
   20420:	bne	20430 <fputs@plt+0xf048>
   20424:	mov	r0, r6
   20428:	bl	27244 <fputs@plt+0x15e5c>
   2042c:	mov	r5, r0
   20430:	cmp	r7, #0
   20434:	beq	203c8 <fputs@plt+0xefe0>
   20438:	cmp	r5, #0
   2043c:	mov	r1, r7
   20440:	beq	20410 <fputs@plt+0xf028>
   20444:	b	203c8 <fputs@plt+0xefe0>
   20448:	mov	r5, #0
   2044c:	mov	sl, r0
   20450:	b	20464 <fputs@plt+0xf07c>
   20454:	mov	sl, #0
   20458:	mov	r5, #0
   2045c:	b	20464 <fputs@plt+0xf07c>
   20460:	mov	r8, #0
   20464:	cmp	r8, #0
   20468:	mov	r0, r5
   2046c:	movwne	r0, #5
   20470:	cmp	sl, #0
   20474:	moveq	r0, r5
   20478:	sub	sp, fp, #28
   2047c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   20480:	sub	sp, sp, #8
   20484:	push	{r4, sl, fp, lr}
   20488:	add	fp, sp, #8
   2048c:	sub	sp, sp, #8
   20490:	str	r2, [fp, #8]
   20494:	add	r2, fp, #8
   20498:	str	r3, [fp, #12]
   2049c:	str	r2, [sp, #4]
   204a0:	movw	r2, #1001	; 0x3e9
   204a4:	cmp	r1, r2
   204a8:	bne	204d4 <fputs@plt+0xf0ec>
   204ac:	ldr	ip, [sp, #4]
   204b0:	add	r1, ip, #4
   204b4:	add	r3, ip, #12
   204b8:	str	r1, [sp, #4]
   204bc:	ldm	ip, {r1, r2}
   204c0:	str	r3, [sp, #4]
   204c4:	ldr	r3, [ip, #8]
   204c8:	bl	205b0 <fputs@plt+0xf1c8>
   204cc:	mov	r1, r0
   204d0:	b	2058c <fputs@plt+0xf1a4>
   204d4:	movw	r4, #48372	; 0xbcf4
   204d8:	mov	r2, #0
   204dc:	movt	r4, #8
   204e0:	ldr	r3, [r4, r2, lsl #3]
   204e4:	cmp	r3, r1
   204e8:	beq	20500 <fputs@plt+0xf118>
   204ec:	add	r2, r2, #1
   204f0:	cmp	r2, #3
   204f4:	bne	204e0 <fputs@plt+0xf0f8>
   204f8:	mov	r1, #1
   204fc:	b	2058c <fputs@plt+0xf1a4>
   20500:	ldr	ip, [sp, #4]
   20504:	add	r1, ip, #4
   20508:	mov	r3, ip
   2050c:	str	r1, [sp, #4]
   20510:	ldr	r1, [r3], #8
   20514:	str	r3, [sp, #4]
   20518:	ldr	lr, [r0, #24]
   2051c:	ldr	ip, [ip, #4]
   20520:	cmp	r1, #1
   20524:	blt	20560 <fputs@plt+0xf178>
   20528:	add	r1, r4, r2, lsl #3
   2052c:	ldr	r1, [r1, #4]
   20530:	orr	r1, r1, lr
   20534:	cmp	lr, r1
   20538:	str	r1, [r0, #24]
   2053c:	beq	20568 <fputs@plt+0xf180>
   20540:	ldr	r1, [r0, #4]
   20544:	cmp	r1, #0
   20548:	beq	20568 <fputs@plt+0xf180>
   2054c:	ldrb	r3, [r1, #87]	; 0x57
   20550:	orr	r3, r3, #1
   20554:	strb	r3, [r1, #87]	; 0x57
   20558:	ldr	r1, [r1, #52]	; 0x34
   2055c:	b	20544 <fputs@plt+0xf15c>
   20560:	cmp	r1, #0
   20564:	beq	205a0 <fputs@plt+0xf1b8>
   20568:	mov	r1, #0
   2056c:	cmp	ip, #0
   20570:	beq	2058c <fputs@plt+0xf1a4>
   20574:	add	r2, r4, r2, lsl #3
   20578:	ldr	r0, [r0, #24]
   2057c:	ldr	r2, [r2, #4]
   20580:	ands	r0, r2, r0
   20584:	movwne	r0, #1
   20588:	str	r0, [ip]
   2058c:	mov	r0, r1
   20590:	sub	sp, fp, #8
   20594:	pop	{r4, sl, fp, lr}
   20598:	add	sp, sp, #8
   2059c:	bx	lr
   205a0:	add	r1, r4, r2, lsl #3
   205a4:	ldr	r1, [r1, #4]
   205a8:	bic	r1, lr, r1
   205ac:	b	20534 <fputs@plt+0xf14c>
   205b0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   205b4:	add	fp, sp, #28
   205b8:	sub	sp, sp, #4
   205bc:	mov	r8, r1
   205c0:	ldr	r1, [r0, #264]	; 0x108
   205c4:	mov	r4, r0
   205c8:	mov	r0, #5
   205cc:	cmp	r1, #0
   205d0:	bne	206b4 <fputs@plt+0xf2cc>
   205d4:	ldrb	r0, [r4, #262]	; 0x106
   205d8:	mov	r6, r3
   205dc:	mov	r7, r2
   205e0:	cmp	r0, #0
   205e4:	beq	205f0 <fputs@plt+0xf208>
   205e8:	ldr	r0, [r4, #288]	; 0x120
   205ec:	bl	144bc <fputs@plt+0x30d4>
   205f0:	bic	sl, r7, #7
   205f4:	bic	r5, r6, r6, asr #31
   205f8:	mov	r9, #0
   205fc:	cmp	sl, #5
   20600:	mov	r7, sl
   20604:	movwlt	r7, #0
   20608:	cmp	r6, #1
   2060c:	blt	20628 <fputs@plt+0xf240>
   20610:	cmp	r7, #0
   20614:	beq	20628 <fputs@plt+0xf240>
   20618:	cmp	r8, #0
   2061c:	beq	206bc <fputs@plt+0xf2d4>
   20620:	mov	r6, r8
   20624:	b	20630 <fputs@plt+0xf248>
   20628:	mov	r7, #0
   2062c:	mov	r6, #0
   20630:	mov	r0, #260	; 0x104
   20634:	cmp	r6, #0
   20638:	strh	r7, [r4, r0]
   2063c:	str	r9, [r4, #284]	; 0x11c
   20640:	str	r6, [r4, #288]	; 0x120
   20644:	beq	2067c <fputs@plt+0xf294>
   20648:	cmp	r5, #1
   2064c:	blt	20694 <fputs@plt+0xf2ac>
   20650:	mov	r1, #0
   20654:	mov	r0, r6
   20658:	str	r1, [r0], r7
   2065c:	sub	r5, r5, #1
   20660:	mov	r1, r6
   20664:	cmp	r5, #0
   20668:	mov	r6, r0
   2066c:	bgt	20658 <fputs@plt+0xf270>
   20670:	sub	r1, r0, r7
   20674:	str	r1, [r4, #284]	; 0x11c
   20678:	b	20698 <fputs@plt+0xf2b0>
   2067c:	mov	r0, #1
   20680:	str	r0, [r4, #256]	; 0x100
   20684:	mov	r0, #0
   20688:	str	r4, [r4, #288]	; 0x120
   2068c:	str	r4, [r4, #292]	; 0x124
   20690:	b	206ac <fputs@plt+0xf2c4>
   20694:	mov	r0, r6
   20698:	mov	r1, #0
   2069c:	str	r1, [r4, #256]	; 0x100
   206a0:	str	r0, [r4, #292]	; 0x124
   206a4:	clz	r0, r8
   206a8:	lsr	r0, r0, #5
   206ac:	strb	r0, [r4, #262]	; 0x106
   206b0:	mov	r0, #0
   206b4:	sub	sp, fp, #28
   206b8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   206bc:	movw	r0, #35612	; 0x8b1c
   206c0:	movt	r0, #10
   206c4:	ldr	r0, [r0]
   206c8:	cmp	r0, #0
   206cc:	beq	206d4 <fputs@plt+0xf2ec>
   206d0:	blx	r0
   206d4:	mul	r0, r7, r5
   206d8:	asr	r1, r0, #31
   206dc:	bl	1438c <fputs@plt+0x2fa4>
   206e0:	mov	r6, r0
   206e4:	movw	r0, #35616	; 0x8b20
   206e8:	movt	r0, #10
   206ec:	ldr	r0, [r0]
   206f0:	cmp	r0, #0
   206f4:	beq	206fc <fputs@plt+0xf314>
   206f8:	blx	r0
   206fc:	cmp	r6, #0
   20700:	beq	2062c <fputs@plt+0xf244>
   20704:	movw	r0, #16696	; 0x4138
   20708:	movt	r0, #10
   2070c:	ldr	r1, [r0, #52]	; 0x34
   20710:	mov	r0, r6
   20714:	blx	r1
   20718:	sdiv	r5, r0, sl
   2071c:	b	20630 <fputs@plt+0xf248>
   20720:	ldrd	r0, [r0, #32]
   20724:	bx	lr
   20728:	ldr	r0, [r0, #84]	; 0x54
   2072c:	bx	lr
   20730:	ldr	r0, [r0, #88]	; 0x58
   20734:	bx	lr
   20738:	mov	r1, #0
   2073c:	b	20740 <fputs@plt+0xf358>
   20740:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   20744:	add	fp, sp, #24
   20748:	sub	sp, sp, #8
   2074c:	mov	r4, #0
   20750:	cmp	r0, #0
   20754:	beq	20910 <fputs@plt+0xf528>
   20758:	mov	r8, r1
   2075c:	mov	r5, r0
   20760:	bl	216ec <fputs@plt+0x10304>
   20764:	cmp	r0, #0
   20768:	beq	208b0 <fputs@plt+0xf4c8>
   2076c:	ldr	r1, [r5, #20]
   20770:	cmp	r1, #1
   20774:	blt	20828 <fputs@plt+0xf440>
   20778:	ldr	r0, [r5, #16]
   2077c:	mov	r2, #0
   20780:	add	r3, r0, r2, lsl #4
   20784:	ldr	r3, [r3, #4]
   20788:	cmp	r3, #0
   2078c:	beq	2079c <fputs@plt+0xf3b4>
   20790:	ldr	r7, [r3]
   20794:	ldr	r3, [r3, #4]
   20798:	str	r7, [r3, #4]
   2079c:	add	r2, r2, #1
   207a0:	cmp	r1, r2
   207a4:	bne	20780 <fputs@plt+0xf398>
   207a8:	mov	r7, #0
   207ac:	add	r0, r0, r7, lsl #4
   207b0:	ldr	r0, [r0, #12]
   207b4:	cmp	r0, #0
   207b8:	beq	20810 <fputs@plt+0xf428>
   207bc:	ldr	r6, [r0, #16]
   207c0:	cmp	r6, #0
   207c4:	beq	20810 <fputs@plt+0xf428>
   207c8:	ldr	r0, [r6, #8]
   207cc:	ldrb	r1, [r0, #42]	; 0x2a
   207d0:	tst	r1, #16
   207d4:	beq	20808 <fputs@plt+0xf420>
   207d8:	add	r2, r0, #56	; 0x38
   207dc:	ldr	r0, [r2]
   207e0:	cmp	r0, #0
   207e4:	beq	20808 <fputs@plt+0xf420>
   207e8:	mov	r1, r2
   207ec:	mov	r2, r0
   207f0:	ldr	r3, [r2], #24
   207f4:	cmp	r3, r5
   207f8:	bne	207dc <fputs@plt+0xf3f4>
   207fc:	ldr	r2, [r0, #24]
   20800:	str	r2, [r1]
   20804:	bl	31cf0 <fputs@plt+0x20908>
   20808:	ldr	r6, [r6]
   2080c:	b	207c0 <fputs@plt+0xf3d8>
   20810:	ldr	r0, [r5, #20]
   20814:	add	r7, r7, #1
   20818:	cmp	r7, r0
   2081c:	bge	20828 <fputs@plt+0xf440>
   20820:	ldr	r0, [r5, #16]
   20824:	b	207ac <fputs@plt+0xf3c4>
   20828:	ldr	r6, [r5, #328]	; 0x148
   2082c:	cmp	r6, #0
   20830:	beq	2087c <fputs@plt+0xf494>
   20834:	ldr	r0, [r6, #8]
   20838:	ldr	r0, [r0, #16]
   2083c:	cmp	r0, #0
   20840:	beq	20874 <fputs@plt+0xf48c>
   20844:	add	r2, r0, #56	; 0x38
   20848:	ldr	r0, [r2]
   2084c:	cmp	r0, #0
   20850:	beq	20874 <fputs@plt+0xf48c>
   20854:	mov	r1, r2
   20858:	mov	r2, r0
   2085c:	ldr	r3, [r2], #24
   20860:	cmp	r3, r5
   20864:	bne	20848 <fputs@plt+0xf460>
   20868:	ldr	r2, [r0, #24]
   2086c:	str	r2, [r1]
   20870:	bl	31cf0 <fputs@plt+0x20908>
   20874:	ldr	r6, [r6]
   20878:	b	2082c <fputs@plt+0xf444>
   2087c:	mov	r0, r5
   20880:	bl	49fec <fputs@plt+0x38c04>
   20884:	mov	r0, r5
   20888:	mov	r1, #68	; 0x44
   2088c:	bl	33490 <fputs@plt+0x220a8>
   20890:	cmp	r8, #0
   20894:	beq	208e8 <fputs@plt+0xf500>
   20898:	movw	r0, #64639	; 0xfc7f
   2089c:	movt	r0, #25807	; 0x64cf
   208a0:	str	r0, [r5, #80]	; 0x50
   208a4:	mov	r0, r5
   208a8:	bl	19674 <fputs@plt+0x828c>
   208ac:	b	20910 <fputs@plt+0xf528>
   208b0:	movw	r0, #62189	; 0xf2ed
   208b4:	movw	r1, #62796	; 0xf54c
   208b8:	movw	r2, #13680	; 0x3570
   208bc:	movw	r3, #3154	; 0xc52
   208c0:	mov	r4, #21
   208c4:	movt	r0, #8
   208c8:	movt	r1, #8
   208cc:	movt	r2, #9
   208d0:	movt	r3, #2
   208d4:	add	r0, r0, #20
   208d8:	str	r0, [sp]
   208dc:	mov	r0, #21
   208e0:	bl	15e38 <fputs@plt+0x4a50>
   208e4:	b	20910 <fputs@plt+0xf528>
   208e8:	mov	r0, r5
   208ec:	bl	880ec <fputs@plt+0x76d04>
   208f0:	cmp	r0, #0
   208f4:	beq	20898 <fputs@plt+0xf4b0>
   208f8:	movw	r2, #12758	; 0x31d6
   208fc:	mov	r0, r5
   20900:	mov	r1, #5
   20904:	mov	r4, #5
   20908:	movt	r2, #9
   2090c:	bl	17298 <fputs@plt+0x5eb0>
   20910:	mov	r0, r4
   20914:	sub	sp, fp, #24
   20918:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   2091c:	mov	r1, #1
   20920:	b	20740 <fputs@plt+0xf358>
   20924:	mov	r3, #0
   20928:	str	r3, [r0, #428]	; 0x1ac
   2092c:	add	r0, r0, #380	; 0x17c
   20930:	stm	r0, {r1, r2, r3}
   20934:	mov	r0, #0
   20938:	bx	lr
   2093c:	push	{fp, lr}
   20940:	mov	fp, sp
   20944:	mov	lr, #0
   20948:	cmp	r1, #0
   2094c:	add	r0, r0, #304	; 0x130
   20950:	bic	ip, r1, r1, asr #31
   20954:	movle	r2, lr
   20958:	movle	r3, lr
   2095c:	stm	r0, {r2, r3, ip}
   20960:	pop	{fp, pc}
   20964:	cmp	r1, #1
   20968:	blt	20980 <fputs@plt+0xf598>
   2096c:	movw	r2, #2464	; 0x9a0
   20970:	movt	r2, #2
   20974:	str	r2, [r0, #380]	; 0x17c
   20978:	str	r0, [r0, #384]	; 0x180
   2097c:	b	2098c <fputs@plt+0xf5a4>
   20980:	mov	r1, #0
   20984:	str	r1, [r0, #380]	; 0x17c
   20988:	str	r1, [r0, #384]	; 0x180
   2098c:	str	r1, [r0, #428]	; 0x1ac
   20990:	mov	r1, #0
   20994:	str	r1, [r0, #388]	; 0x184
   20998:	mov	r0, #0
   2099c:	bx	lr
   209a0:	push	{fp, lr}
   209a4:	mov	fp, sp
   209a8:	mov	r2, #1000	; 0x3e8
   209ac:	ldr	r3, [r0, #428]	; 0x1ac
   209b0:	mul	r1, r1, r2
   209b4:	add	r2, r1, #1000	; 0x3e8
   209b8:	mov	r1, #0
   209bc:	cmp	r2, r3
   209c0:	bgt	209dc <fputs@plt+0xf5f4>
   209c4:	ldr	r0, [r0]
   209c8:	movw	r1, #16960	; 0x4240
   209cc:	movt	r1, #15
   209d0:	ldr	r2, [r0, #60]	; 0x3c
   209d4:	blx	r2
   209d8:	mov	r1, #1
   209dc:	mov	r0, r1
   209e0:	pop	{fp, pc}
   209e4:	mov	r1, #1
   209e8:	str	r1, [r0, #248]	; 0xf8
   209ec:	bx	lr
   209f0:	push	{fp, lr}
   209f4:	mov	fp, sp
   209f8:	sub	sp, sp, #24
   209fc:	mov	ip, #0
   20a00:	str	ip, [sp, #16]
   20a04:	ldr	ip, [fp, #20]
   20a08:	str	ip, [sp, #12]
   20a0c:	ldr	ip, [fp, #16]
   20a10:	str	ip, [sp, #8]
   20a14:	ldr	ip, [fp, #12]
   20a18:	str	ip, [sp, #4]
   20a1c:	ldr	ip, [fp, #8]
   20a20:	str	ip, [sp]
   20a24:	bl	20a30 <fputs@plt+0xf648>
   20a28:	mov	sp, fp
   20a2c:	pop	{fp, pc}
   20a30:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   20a34:	add	fp, sp, #28
   20a38:	sub	sp, sp, #20
   20a3c:	mov	r6, r2
   20a40:	ldr	r2, [fp, #24]
   20a44:	mov	r7, r1
   20a48:	ldr	r8, [fp, #20]
   20a4c:	ldr	sl, [fp, #16]
   20a50:	ldr	r1, [fp, #12]
   20a54:	ldr	r5, [fp, #8]
   20a58:	mov	r9, r3
   20a5c:	mov	r4, r0
   20a60:	cmp	r2, #0
   20a64:	beq	20a8c <fputs@plt+0xf6a4>
   20a68:	cmp	r4, #0
   20a6c:	beq	20abc <fputs@plt+0xf6d4>
   20a70:	mov	r0, r4
   20a74:	mov	r2, #12
   20a78:	mov	r3, #0
   20a7c:	bl	238e0 <fputs@plt+0x124f8>
   20a80:	ldr	r2, [fp, #24]
   20a84:	mov	r1, r5
   20a88:	b	20ad4 <fputs@plt+0xf6ec>
   20a8c:	mov	r0, #0
   20a90:	str	r5, [sp]
   20a94:	stmib	sp, {r1, sl}
   20a98:	mov	r1, r7
   20a9c:	mov	r2, r6
   20aa0:	mov	r3, r9
   20aa4:	str	r8, [sp, #12]
   20aa8:	str	r0, [sp, #16]
   20aac:	mov	r0, r4
   20ab0:	bl	20b8c <fputs@plt+0xf7a4>
   20ab4:	mov	r6, r0
   20ab8:	b	20b54 <fputs@plt+0xf76c>
   20abc:	mov	r0, #12
   20ac0:	mov	r1, #0
   20ac4:	mov	r5, r2
   20ac8:	bl	1438c <fputs@plt+0x2fa4>
   20acc:	ldr	r1, [fp, #8]
   20ad0:	mov	r2, r5
   20ad4:	mov	r5, r0
   20ad8:	cmp	r0, #0
   20adc:	beq	20b48 <fputs@plt+0xf760>
   20ae0:	mov	r0, #0
   20ae4:	str	r2, [r5, #4]
   20ae8:	str	r1, [r5, #8]
   20aec:	mov	r3, r9
   20af0:	str	r0, [r5]
   20af4:	ldr	r0, [fp, #12]
   20af8:	str	r1, [sp]
   20afc:	stmib	sp, {r0, sl}
   20b00:	str	r8, [sp, #12]
   20b04:	mov	r8, r1
   20b08:	mov	r1, r7
   20b0c:	mov	r7, r2
   20b10:	mov	r0, r4
   20b14:	mov	r2, r6
   20b18:	str	r5, [sp, #16]
   20b1c:	bl	20b8c <fputs@plt+0xf7a4>
   20b20:	mov	r6, r0
   20b24:	ldr	r0, [r5]
   20b28:	cmp	r0, #0
   20b2c:	bne	20b54 <fputs@plt+0xf76c>
   20b30:	mov	r0, r8
   20b34:	blx	r7
   20b38:	mov	r0, r4
   20b3c:	mov	r1, r5
   20b40:	bl	13dc4 <fputs@plt+0x29dc>
   20b44:	b	20b54 <fputs@plt+0xf76c>
   20b48:	mov	r0, r1
   20b4c:	blx	r2
   20b50:	mov	r6, #1
   20b54:	movw	r0, #3082	; 0xc0a
   20b58:	cmp	r6, r0
   20b5c:	beq	20b78 <fputs@plt+0xf790>
   20b60:	ldrb	r0, [r4, #69]	; 0x45
   20b64:	cmp	r0, #0
   20b68:	bne	20b78 <fputs@plt+0xf790>
   20b6c:	ldr	r0, [r4, #56]	; 0x38
   20b70:	and	r0, r0, r6
   20b74:	b	20b84 <fputs@plt+0xf79c>
   20b78:	mov	r0, r4
   20b7c:	bl	31e1c <fputs@plt+0x20a34>
   20b80:	mov	r0, #7
   20b84:	sub	sp, fp, #28
   20b88:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   20b8c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   20b90:	add	fp, sp, #28
   20b94:	sub	sp, sp, #28
   20b98:	cmp	r1, #0
   20b9c:	beq	20c40 <fputs@plt+0xf858>
   20ba0:	ldr	sl, [fp, #20]
   20ba4:	ldr	r8, [fp, #12]
   20ba8:	ldr	r5, [fp, #16]
   20bac:	mov	r6, r1
   20bb0:	mov	r7, r3
   20bb4:	mov	r4, r2
   20bb8:	mov	r9, r0
   20bbc:	cmp	sl, #0
   20bc0:	mov	r1, sl
   20bc4:	movwne	r1, #1
   20bc8:	cmp	r8, #0
   20bcc:	beq	20bec <fputs@plt+0xf804>
   20bd0:	cmp	r5, #0
   20bd4:	bne	20c40 <fputs@plt+0xf858>
   20bd8:	mov	r0, #0
   20bdc:	cmp	sl, #0
   20be0:	mov	r1, #0
   20be4:	beq	20c04 <fputs@plt+0xf81c>
   20be8:	b	20c40 <fputs@plt+0xf858>
   20bec:	cmp	r5, #0
   20bf0:	mov	r0, r5
   20bf4:	movwne	r0, #1
   20bf8:	bne	20c04 <fputs@plt+0xf81c>
   20bfc:	cmp	sl, #0
   20c00:	bne	20c40 <fputs@plt+0xf858>
   20c04:	add	r2, r4, #1
   20c08:	cmp	r2, #128	; 0x80
   20c0c:	bhi	20c40 <fputs@plt+0xf858>
   20c10:	clz	r2, r8
   20c14:	eor	r1, r1, #1
   20c18:	lsr	r2, r2, #5
   20c1c:	and	r1, r2, r1
   20c20:	ands	r0, r0, r1
   20c24:	bne	20c40 <fputs@plt+0xf858>
   20c28:	mov	r0, r6
   20c2c:	bl	11220 <strlen@plt>
   20c30:	movw	r1, #65280	; 0xff00
   20c34:	movt	r1, #16383	; 0x3fff
   20c38:	tst	r0, r1
   20c3c:	beq	20c80 <fputs@plt+0xf898>
   20c40:	movw	r0, #62189	; 0xf2ed
   20c44:	movw	r1, #62796	; 0xf54c
   20c48:	movw	r2, #13680	; 0x3570
   20c4c:	movw	r3, #3720	; 0xe88
   20c50:	mov	r7, #21
   20c54:	movt	r0, #8
   20c58:	movt	r1, #8
   20c5c:	movt	r2, #9
   20c60:	movt	r3, #2
   20c64:	add	r0, r0, #20
   20c68:	str	r0, [sp]
   20c6c:	mov	r0, #21
   20c70:	bl	15e38 <fputs@plt+0x4a50>
   20c74:	mov	r0, r7
   20c78:	sub	sp, fp, #28
   20c7c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   20c80:	ldr	r1, [fp, #24]
   20c84:	ldr	r0, [fp, #8]
   20c88:	and	r3, r7, #7
   20c8c:	and	r7, r7, #2048	; 0x800
   20c90:	cmp	r3, #4
   20c94:	beq	20d20 <fputs@plt+0xf938>
   20c98:	cmp	r3, #5
   20c9c:	bne	20d2c <fputs@plt+0xf944>
   20ca0:	stm	sp, {r0, r8}
   20ca4:	str	r1, [sp, #16]
   20ca8:	orr	r3, r7, #1
   20cac:	mov	r0, r9
   20cb0:	mov	r1, r6
   20cb4:	mov	r2, r4
   20cb8:	str	r5, [sp, #8]
   20cbc:	str	sl, [sp, #12]
   20cc0:	bl	20b8c <fputs@plt+0xf7a4>
   20cc4:	mov	r1, r7
   20cc8:	mov	r7, r0
   20ccc:	cmp	r0, #0
   20cd0:	bne	20c74 <fputs@plt+0xf88c>
   20cd4:	ldr	r0, [fp, #8]
   20cd8:	orr	r3, r1, #2
   20cdc:	mov	r7, r1
   20ce0:	mov	r1, r6
   20ce4:	mov	r2, r4
   20ce8:	stm	sp, {r0, r8}
   20cec:	ldr	r0, [fp, #24]
   20cf0:	str	r5, [sp, #8]
   20cf4:	str	sl, [sp, #12]
   20cf8:	str	r0, [sp, #16]
   20cfc:	mov	r0, r9
   20d00:	bl	20b8c <fputs@plt+0xf7a4>
   20d04:	mov	r1, r7
   20d08:	mov	r7, r0
   20d0c:	cmp	r0, #0
   20d10:	bne	20c74 <fputs@plt+0xf88c>
   20d14:	mov	r3, #3
   20d18:	str	r1, [sp, #24]
   20d1c:	b	20d30 <fputs@plt+0xf948>
   20d20:	str	r7, [sp, #24]
   20d24:	mov	r3, #2
   20d28:	b	20d30 <fputs@plt+0xf948>
   20d2c:	str	r7, [sp, #24]
   20d30:	mov	r0, #0
   20d34:	mov	r1, r6
   20d38:	mov	r2, r4
   20d3c:	mov	r7, r3
   20d40:	str	r0, [sp]
   20d44:	mov	r0, r9
   20d48:	bl	21034 <fputs@plt+0xfc4c>
   20d4c:	cmp	r0, #0
   20d50:	beq	20db8 <fputs@plt+0xf9d0>
   20d54:	ldrh	r1, [r0, #2]
   20d58:	and	r1, r1, #3
   20d5c:	cmp	r7, r1
   20d60:	bne	20db8 <fputs@plt+0xf9d0>
   20d64:	ldrsb	r0, [r0]
   20d68:	cmp	r0, r4
   20d6c:	bne	20db8 <fputs@plt+0xf9d0>
   20d70:	ldr	r0, [r9, #152]	; 0x98
   20d74:	cmp	r0, #0
   20d78:	beq	20d98 <fputs@plt+0xf9b0>
   20d7c:	movw	r2, #13434	; 0x347a
   20d80:	mov	r0, r9
   20d84:	mov	r1, #5
   20d88:	mov	r7, #5
   20d8c:	movt	r2, #9
   20d90:	bl	17298 <fputs@plt+0x5eb0>
   20d94:	b	20c74 <fputs@plt+0xf88c>
   20d98:	ldr	r0, [r9, #4]
   20d9c:	cmp	r0, #0
   20da0:	beq	20db8 <fputs@plt+0xf9d0>
   20da4:	ldrb	r1, [r0, #87]	; 0x57
   20da8:	orr	r1, r1, #1
   20dac:	strb	r1, [r0, #87]	; 0x57
   20db0:	ldr	r0, [r0, #52]	; 0x34
   20db4:	b	20d9c <fputs@plt+0xf9b4>
   20db8:	mov	r0, #1
   20dbc:	mov	r1, r6
   20dc0:	mov	r2, r4
   20dc4:	mov	r3, r7
   20dc8:	str	r0, [sp]
   20dcc:	mov	r0, r9
   20dd0:	bl	21034 <fputs@plt+0xfc4c>
   20dd4:	cmp	r0, #0
   20dd8:	beq	20e3c <fputs@plt+0xfa54>
   20ddc:	mov	r6, r0
   20de0:	mov	r0, r9
   20de4:	mov	r1, r6
   20de8:	bl	88148 <fputs@plt+0x76d60>
   20dec:	ldr	r1, [fp, #24]
   20df0:	mov	r7, #0
   20df4:	cmp	r1, #0
   20df8:	ldrne	r0, [r1]
   20dfc:	addne	r0, r0, #1
   20e00:	strne	r0, [r1]
   20e04:	ldr	r0, [fp, #8]
   20e08:	cmp	r8, #0
   20e0c:	str	r1, [r6, #24]
   20e10:	ldr	r1, [sp, #24]
   20e14:	movne	r5, r8
   20e18:	str	r0, [r6, #4]
   20e1c:	strb	r4, [r6]
   20e20:	str	r5, [r6, #12]
   20e24:	str	sl, [r6, #16]
   20e28:	ldrh	r0, [r6, #2]
   20e2c:	and	r0, r0, #3
   20e30:	orr	r0, r0, r1
   20e34:	strh	r0, [r6, #2]
   20e38:	b	20c74 <fputs@plt+0xf88c>
   20e3c:	mov	r7, #7
   20e40:	b	20c74 <fputs@plt+0xf88c>
   20e44:	push	{r4, r5, r6, r7, fp, lr}
   20e48:	add	fp, sp, #16
   20e4c:	sub	sp, sp, #24
   20e50:	mov	r6, r2
   20e54:	mvn	r2, #0
   20e58:	mov	r5, r3
   20e5c:	mov	r4, r0
   20e60:	bl	20eec <fputs@plt+0xfb04>
   20e64:	mov	r7, r0
   20e68:	mov	r0, #0
   20e6c:	mov	r2, r6
   20e70:	mov	r3, r5
   20e74:	str	r0, [sp, #16]
   20e78:	ldr	r0, [fp, #20]
   20e7c:	mov	r1, r7
   20e80:	str	r0, [sp, #12]
   20e84:	ldr	r0, [fp, #16]
   20e88:	str	r0, [sp, #8]
   20e8c:	ldr	r0, [fp, #12]
   20e90:	str	r0, [sp, #4]
   20e94:	ldr	r0, [fp, #8]
   20e98:	str	r0, [sp]
   20e9c:	mov	r0, r4
   20ea0:	bl	20b8c <fputs@plt+0xf7a4>
   20ea4:	mov	r5, r0
   20ea8:	mov	r0, r4
   20eac:	mov	r1, r7
   20eb0:	bl	13dc4 <fputs@plt+0x29dc>
   20eb4:	movw	r0, #3082	; 0xc0a
   20eb8:	cmp	r5, r0
   20ebc:	beq	20ed8 <fputs@plt+0xfaf0>
   20ec0:	ldrb	r0, [r4, #69]	; 0x45
   20ec4:	cmp	r0, #0
   20ec8:	bne	20ed8 <fputs@plt+0xfaf0>
   20ecc:	ldr	r0, [r4, #56]	; 0x38
   20ed0:	and	r0, r0, r5
   20ed4:	b	20ee4 <fputs@plt+0xfafc>
   20ed8:	mov	r0, r4
   20edc:	bl	31e1c <fputs@plt+0x20a34>
   20ee0:	mov	r0, #7
   20ee4:	sub	sp, fp, #16
   20ee8:	pop	{r4, r5, r6, r7, fp, pc}
   20eec:	push	{r4, sl, fp, lr}
   20ef0:	add	fp, sp, #8
   20ef4:	sub	sp, sp, #48	; 0x30
   20ef8:	vmov.i32	q8, #0	; 0x00000000
   20efc:	mov	r4, r0
   20f00:	add	r0, sp, #8
   20f04:	mov	ip, #36	; 0x24
   20f08:	mov	r3, r0
   20f0c:	vst1.64	{d16-d17}, [r3], ip
   20f10:	mov	ip, #0
   20f14:	str	ip, [r3]
   20f18:	add	r3, r0, #16
   20f1c:	str	ip, [sp]
   20f20:	vst1.64	{d16-d17}, [r3]
   20f24:	mov	r3, #2
   20f28:	str	r4, [sp, #40]	; 0x28
   20f2c:	bl	1a320 <fputs@plt+0x8f38>
   20f30:	ldrb	r0, [sp, #16]
   20f34:	tst	r0, #2
   20f38:	beq	20f50 <fputs@plt+0xfb68>
   20f3c:	ldrb	r0, [sp, #18]
   20f40:	cmp	r0, #1
   20f44:	addne	r0, sp, #8
   20f48:	movne	r1, #1
   20f4c:	blne	33cf8 <fputs@plt+0x22910>
   20f50:	ldrb	r0, [r4, #69]	; 0x45
   20f54:	cmp	r0, #0
   20f58:	beq	20f8c <fputs@plt+0xfba4>
   20f5c:	ldrh	r0, [sp, #16]
   20f60:	movw	r1, #9312	; 0x2460
   20f64:	tst	r0, r1
   20f68:	bne	20f78 <fputs@plt+0xfb90>
   20f6c:	ldr	r0, [sp, #32]
   20f70:	cmp	r0, #0
   20f74:	beq	20f80 <fputs@plt+0xfb98>
   20f78:	add	r0, sp, #8
   20f7c:	bl	33798 <fputs@plt+0x223b0>
   20f80:	mov	r0, #0
   20f84:	str	r0, [sp, #24]
   20f88:	b	20f90 <fputs@plt+0xfba8>
   20f8c:	ldr	r0, [sp, #24]
   20f90:	sub	sp, fp, #8
   20f94:	pop	{r4, sl, fp, pc}
   20f98:	push	{r4, r5, r6, r7, fp, lr}
   20f9c:	add	fp, sp, #16
   20fa0:	sub	sp, sp, #24
   20fa4:	mov	r6, #0
   20fa8:	mov	r3, #1
   20fac:	mov	r5, r2
   20fb0:	mov	r7, r1
   20fb4:	mov	r4, r0
   20fb8:	str	r6, [sp]
   20fbc:	bl	21034 <fputs@plt+0xfc4c>
   20fc0:	cmp	r0, #0
   20fc4:	bne	20ffc <fputs@plt+0xfc14>
   20fc8:	movw	r1, #4760	; 0x1298
   20fcc:	mov	r0, #0
   20fd0:	mov	r2, r5
   20fd4:	mov	r3, #1
   20fd8:	movt	r1, #2
   20fdc:	stm	sp, {r0, r1}
   20fe0:	str	r0, [sp, #8]
   20fe4:	str	r0, [sp, #12]
   20fe8:	str	r0, [sp, #16]
   20fec:	mov	r0, r4
   20ff0:	mov	r1, r7
   20ff4:	bl	20b8c <fputs@plt+0xf7a4>
   20ff8:	mov	r6, r0
   20ffc:	movw	r0, #3082	; 0xc0a
   21000:	cmp	r6, r0
   21004:	beq	21020 <fputs@plt+0xfc38>
   21008:	ldrb	r0, [r4, #69]	; 0x45
   2100c:	cmp	r0, #0
   21010:	bne	21020 <fputs@plt+0xfc38>
   21014:	ldr	r0, [r4, #56]	; 0x38
   21018:	and	r0, r0, r6
   2101c:	b	2102c <fputs@plt+0xfc44>
   21020:	mov	r0, r4
   21024:	bl	31e1c <fputs@plt+0x20a34>
   21028:	mov	r0, #7
   2102c:	sub	sp, fp, #16
   21030:	pop	{r4, r5, r6, r7, fp, pc}
   21034:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   21038:	add	fp, sp, #28
   2103c:	sub	sp, sp, #20
   21040:	mov	r4, r3
   21044:	mov	r7, r2
   21048:	mov	sl, r1
   2104c:	mov	r8, r0
   21050:	cmp	r1, #0
   21054:	beq	21068 <fputs@plt+0xfc80>
   21058:	mov	r0, sl
   2105c:	bl	11220 <strlen@plt>
   21060:	bic	r0, r0, #-1073741824	; 0xc0000000
   21064:	b	2106c <fputs@plt+0xfc84>
   21068:	mov	r0, #0
   2106c:	ldr	r9, [fp, #8]
   21070:	add	r5, r8, #348	; 0x15c
   21074:	str	r0, [sp, #12]
   21078:	add	r2, sp, #16
   2107c:	mov	r1, sl
   21080:	mov	r0, r5
   21084:	bl	46f94 <fputs@plt+0x35bac>
   21088:	cmp	r0, #0
   2108c:	stmib	sp, {r5, r8}
   21090:	beq	210d4 <fputs@plt+0xfcec>
   21094:	ldr	r6, [r0, #8]
   21098:	cmp	r6, #0
   2109c:	beq	210d4 <fputs@plt+0xfcec>
   210a0:	mov	r5, #0
   210a4:	mov	r8, #0
   210a8:	mov	r0, r6
   210ac:	mov	r1, r7
   210b0:	mov	r2, r4
   210b4:	bl	88190 <fputs@plt+0x76da8>
   210b8:	cmp	r0, r8
   210bc:	movgt	r5, r6
   210c0:	ldr	r6, [r6, #8]
   210c4:	movgt	r8, r0
   210c8:	cmp	r6, #0
   210cc:	bne	210a8 <fputs@plt+0xfcc0>
   210d0:	b	210dc <fputs@plt+0xfcf4>
   210d4:	mov	r8, #0
   210d8:	mov	r5, #0
   210dc:	cmp	r9, #0
   210e0:	bne	21174 <fputs@plt+0xfd8c>
   210e4:	ldr	r0, [sp, #8]
   210e8:	cmp	r5, #0
   210ec:	beq	21104 <fputs@plt+0xfd1c>
   210f0:	ldrb	r0, [r0, #26]
   210f4:	tst	r0, #32
   210f8:	bne	21104 <fputs@plt+0xfd1c>
   210fc:	mov	r9, #0
   21100:	b	21230 <fputs@plt+0xfe48>
   21104:	ldrb	r0, [sl]
   21108:	movw	r1, #47732	; 0xba74
   2110c:	movt	r1, #8
   21110:	ldrb	r0, [r1, r0]
   21114:	ldr	r1, [sp, #12]
   21118:	add	r0, r1, r0
   2111c:	movw	r1, #17097	; 0x42c9
   21120:	movt	r1, #45590	; 0xb216
   21124:	umull	r1, r2, r0, r1
   21128:	lsr	r1, r2, #4
   2112c:	mov	r2, #23
   21130:	mls	r0, r1, r2, r0
   21134:	mov	r1, sl
   21138:	bl	874a8 <fputs@plt+0x760c0>
   2113c:	cmp	r0, #0
   21140:	beq	21224 <fputs@plt+0xfe3c>
   21144:	mov	r6, r0
   21148:	mov	r8, #0
   2114c:	mov	r0, r6
   21150:	mov	r1, r7
   21154:	mov	r2, r4
   21158:	bl	88190 <fputs@plt+0x76da8>
   2115c:	cmp	r0, r8
   21160:	movgt	r5, r6
   21164:	ldr	r6, [r6, #8]
   21168:	movgt	r8, r0
   2116c:	cmp	r6, #0
   21170:	bne	2114c <fputs@plt+0xfd64>
   21174:	cmp	r9, #0
   21178:	movwne	r9, #1
   2117c:	beq	21228 <fputs@plt+0xfe40>
   21180:	cmp	r8, #5
   21184:	bgt	21228 <fputs@plt+0xfe40>
   21188:	ldr	r0, [sp, #12]
   2118c:	ldr	r8, [sp, #8]
   21190:	add	r9, r0, #29
   21194:	cmp	r8, #0
   21198:	beq	211b0 <fputs@plt+0xfdc8>
   2119c:	mov	r0, r8
   211a0:	mov	r2, r9
   211a4:	mov	r3, #0
   211a8:	bl	238e0 <fputs@plt+0x124f8>
   211ac:	b	211bc <fputs@plt+0xfdd4>
   211b0:	mov	r0, r9
   211b4:	mov	r1, #0
   211b8:	bl	1438c <fputs@plt+0x2fa4>
   211bc:	mov	r6, r0
   211c0:	cmp	r0, #0
   211c4:	beq	21240 <fputs@plt+0xfe58>
   211c8:	mov	r0, r6
   211cc:	mov	r1, #0
   211d0:	mov	r2, r9
   211d4:	mov	r5, #0
   211d8:	bl	1119c <memset@plt>
   211dc:	ldr	r0, [sp, #12]
   211e0:	add	r9, r6, #28
   211e4:	mov	r1, sl
   211e8:	str	r9, [r6, #20]
   211ec:	strh	r4, [r6, #2]
   211f0:	strb	r7, [r6]
   211f4:	add	r2, r0, #1
   211f8:	mov	r0, r9
   211fc:	bl	11244 <memcpy@plt>
   21200:	ldr	r0, [sp, #4]
   21204:	mov	r1, r9
   21208:	mov	r2, r6
   2120c:	bl	474b0 <fputs@plt+0x360c8>
   21210:	cmp	r0, r6
   21214:	beq	21250 <fputs@plt+0xfe68>
   21218:	mov	r5, r6
   2121c:	str	r0, [r6, #8]
   21220:	b	21244 <fputs@plt+0xfe5c>
   21224:	mov	r9, #0
   21228:	cmp	r5, #0
   2122c:	beq	21240 <fputs@plt+0xfe58>
   21230:	cmp	r9, #0
   21234:	ldreq	r0, [r5, #12]
   21238:	cmpeq	r0, #0
   2123c:	bne	21244 <fputs@plt+0xfe5c>
   21240:	mov	r5, #0
   21244:	mov	r0, r5
   21248:	sub	sp, fp, #28
   2124c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   21250:	mov	r0, r8
   21254:	mov	r1, r6
   21258:	bl	13dc4 <fputs@plt+0x29dc>
   2125c:	ldrb	r0, [r8, #69]	; 0x45
   21260:	cmp	r0, #0
   21264:	bne	21244 <fputs@plt+0xfe5c>
   21268:	ldrb	r0, [r8, #70]	; 0x46
   2126c:	cmp	r0, #0
   21270:	bne	21244 <fputs@plt+0xfe5c>
   21274:	mov	r0, #1
   21278:	strb	r0, [r8, #69]	; 0x45
   2127c:	ldr	r1, [r8, #164]	; 0xa4
   21280:	cmp	r1, #1
   21284:	strge	r0, [r8, #248]	; 0xf8
   21288:	ldr	r0, [r8, #256]	; 0x100
   2128c:	add	r0, r0, #1
   21290:	str	r0, [r8, #256]	; 0x100
   21294:	b	21244 <fputs@plt+0xfe5c>
   21298:	push	{r4, r5, fp, lr}
   2129c:	add	fp, sp, #8
   212a0:	sub	sp, sp, #8
   212a4:	mov	r4, r0
   212a8:	ldr	r0, [r0, #4]
   212ac:	ldr	r1, [r0, #20]
   212b0:	movw	r0, #13497	; 0x34b9
   212b4:	movt	r0, #9
   212b8:	bl	15d54 <fputs@plt+0x496c>
   212bc:	mov	r5, r0
   212c0:	mov	r0, #1
   212c4:	mvn	r1, #0
   212c8:	mvn	r2, #0
   212cc:	mov	r3, #1
   212d0:	strb	r0, [r4, #25]
   212d4:	str	r0, [r4, #20]
   212d8:	ldr	r0, [r4]
   212dc:	str	r1, [sp]
   212e0:	mov	r1, r5
   212e4:	bl	1a320 <fputs@plt+0x8f38>
   212e8:	mov	r0, r5
   212ec:	sub	sp, fp, #8
   212f0:	pop	{r4, r5, fp, lr}
   212f4:	b	144bc <fputs@plt+0x30d4>
   212f8:	str	r1, [r0, #180]	; 0xb4
   212fc:	ldr	r1, [r0, #184]	; 0xb8
   21300:	str	r2, [r0, #184]	; 0xb8
   21304:	mov	r0, r1
   21308:	bx	lr
   2130c:	str	r1, [r0, #188]	; 0xbc
   21310:	ldr	r1, [r0, #192]	; 0xc0
   21314:	str	r2, [r0, #192]	; 0xc0
   21318:	mov	r0, r1
   2131c:	bx	lr
   21320:	str	r1, [r0, #200]	; 0xc8
   21324:	ldr	r1, [r0, #196]	; 0xc4
   21328:	str	r2, [r0, #196]	; 0xc4
   2132c:	mov	r0, r1
   21330:	bx	lr
   21334:	str	r1, [r0, #216]	; 0xd8
   21338:	ldr	r1, [r0, #212]	; 0xd4
   2133c:	str	r2, [r0, #212]	; 0xd4
   21340:	mov	r0, r1
   21344:	bx	lr
   21348:	str	r1, [r0, #208]	; 0xd0
   2134c:	ldr	r1, [r0, #204]	; 0xcc
   21350:	str	r2, [r0, #204]	; 0xcc
   21354:	mov	r0, r1
   21358:	bx	lr
   2135c:	movw	r3, #5016	; 0x1398
   21360:	bic	r2, r1, r1, asr #31
   21364:	mov	ip, #0
   21368:	cmp	r1, #0
   2136c:	movt	r3, #2
   21370:	movle	r3, ip
   21374:	str	r3, [r0, #220]	; 0xdc
   21378:	str	r2, [r0, #224]	; 0xe0
   2137c:	mov	r0, #0
   21380:	bx	lr
   21384:	str	r1, [r0, #220]	; 0xdc
   21388:	ldr	r1, [r0, #224]	; 0xe0
   2138c:	str	r2, [r0, #224]	; 0xe0
   21390:	mov	r0, r1
   21394:	bx	lr
   21398:	push	{r4, r5, fp, lr}
   2139c:	add	fp, sp, #8
   213a0:	sub	sp, sp, #8
   213a4:	cmp	r0, r3
   213a8:	bgt	21400 <fputs@plt+0x10018>
   213ac:	movw	r0, #35612	; 0x8b1c
   213b0:	mov	r4, r2
   213b4:	mov	r5, r1
   213b8:	movt	r0, #10
   213bc:	ldr	r0, [r0]
   213c0:	cmp	r0, #0
   213c4:	beq	213cc <fputs@plt+0xffe4>
   213c8:	blx	r0
   213cc:	mov	r0, #0
   213d0:	mov	r1, r4
   213d4:	mov	r2, #0
   213d8:	mov	r3, #0
   213dc:	str	r0, [sp]
   213e0:	mov	r0, r5
   213e4:	bl	2140c <fputs@plt+0x10024>
   213e8:	movw	r0, #35616	; 0x8b20
   213ec:	movt	r0, #10
   213f0:	ldr	r0, [r0]
   213f4:	cmp	r0, #0
   213f8:	beq	21400 <fputs@plt+0x10018>
   213fc:	blx	r0
   21400:	mov	r0, #0
   21404:	sub	sp, fp, #8
   21408:	pop	{r4, r5, fp, pc}
   2140c:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   21410:	add	fp, sp, #24
   21414:	sub	sp, sp, #8
   21418:	ldr	r8, [fp, #8]
   2141c:	cmp	r3, #0
   21420:	mov	r4, r0
   21424:	mov	r5, r3
   21428:	mov	r6, r2
   2142c:	mov	r9, r1
   21430:	mvnne	r0, #0
   21434:	strne	r0, [r5]
   21438:	cmp	r8, #0
   2143c:	mvnne	r0, #0
   21440:	strne	r0, [r8]
   21444:	mov	r0, #21
   21448:	cmp	r6, #3
   2144c:	bhi	214f8 <fputs@plt+0x10110>
   21450:	mov	r1, #10
   21454:	cmp	r9, #0
   21458:	beq	21480 <fputs@plt+0x10098>
   2145c:	ldrb	r0, [r9]
   21460:	cmp	r0, #0
   21464:	beq	21480 <fputs@plt+0x10098>
   21468:	mov	r0, r4
   2146c:	mov	r1, r9
   21470:	bl	21520 <fputs@plt+0x10138>
   21474:	mov	r1, r0
   21478:	cmn	r0, #1
   2147c:	ble	21500 <fputs@plt+0x10118>
   21480:	mov	r7, #0
   21484:	mov	r0, r4
   21488:	mov	r2, r6
   2148c:	mov	r3, r5
   21490:	str	r7, [r4, #388]	; 0x184
   21494:	str	r8, [sp]
   21498:	bl	2157c <fputs@plt+0x10194>
   2149c:	mov	r5, r0
   214a0:	cmp	r0, #0
   214a4:	str	r0, [r4, #52]	; 0x34
   214a8:	bne	214b8 <fputs@plt+0x100d0>
   214ac:	ldr	r0, [r4, #240]	; 0xf0
   214b0:	cmp	r0, #0
   214b4:	beq	214c8 <fputs@plt+0x100e0>
   214b8:	mov	r0, r4
   214bc:	mov	r1, r5
   214c0:	bl	260c8 <fputs@plt+0x14ce0>
   214c4:	mov	r7, r5
   214c8:	movw	r0, #3082	; 0xc0a
   214cc:	cmp	r7, r0
   214d0:	beq	214ec <fputs@plt+0x10104>
   214d4:	ldrb	r0, [r4, #69]	; 0x45
   214d8:	cmp	r0, #0
   214dc:	bne	214ec <fputs@plt+0x10104>
   214e0:	ldr	r0, [r4, #56]	; 0x38
   214e4:	and	r0, r0, r7
   214e8:	b	214f8 <fputs@plt+0x10110>
   214ec:	mov	r0, r4
   214f0:	bl	31e1c <fputs@plt+0x20a34>
   214f4:	mov	r0, #7
   214f8:	sub	sp, fp, #24
   214fc:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   21500:	movw	r2, #62250	; 0xf32a
   21504:	mov	r0, r4
   21508:	mov	r1, #1
   2150c:	mov	r3, r9
   21510:	mov	r7, #1
   21514:	movt	r2, #8
   21518:	bl	17298 <fputs@plt+0x5eb0>
   2151c:	b	214c8 <fputs@plt+0x100e0>
   21520:	push	{r4, r5, r6, sl, fp, lr}
   21524:	add	fp, sp, #16
   21528:	mov	r4, r1
   2152c:	cmp	r1, #0
   21530:	beq	21574 <fputs@plt+0x1018c>
   21534:	ldr	r5, [r0, #20]
   21538:	mov	r1, r0
   2153c:	subs	r0, r5, #1
   21540:	blt	21570 <fputs@plt+0x10188>
   21544:	ldr	r0, [r1, #16]
   21548:	sub	r6, r0, #16
   2154c:	ldr	r0, [r6, r5, lsl #4]
   21550:	mov	r1, r4
   21554:	bl	1606c <fputs@plt+0x4c84>
   21558:	cmp	r0, #0
   2155c:	beq	2156c <fputs@plt+0x10184>
   21560:	sub	r5, r5, #1
   21564:	cmp	r5, #0
   21568:	bgt	2154c <fputs@plt+0x10164>
   2156c:	sub	r0, r5, #1
   21570:	pop	{r4, r5, r6, sl, fp, pc}
   21574:	mvn	r0, #0
   21578:	pop	{r4, r5, r6, sl, fp, pc}
   2157c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   21580:	add	fp, sp, #28
   21584:	sub	sp, sp, #28
   21588:	mov	r8, r2
   2158c:	ldr	r2, [r0, #20]
   21590:	cmp	r2, #1
   21594:	blt	2169c <fputs@plt+0x102b4>
   21598:	ldr	lr, [fp, #8]
   2159c:	mov	r5, r1
   215a0:	mov	r9, r0
   215a4:	mov	sl, #0
   215a8:	mov	r4, #0
   215ac:	str	r8, [sp, #24]
   215b0:	cmp	r5, #10
   215b4:	cmpne	r5, r4
   215b8:	bne	21614 <fputs@plt+0x1022c>
   215bc:	ldr	r0, [r9, #16]
   215c0:	mov	r6, #0
   215c4:	add	r0, r0, r4, lsl #4
   215c8:	ldr	r0, [r0, #4]
   215cc:	cmp	r0, #0
   215d0:	beq	21620 <fputs@plt+0x10238>
   215d4:	ldr	r1, [r0]
   215d8:	ldr	r0, [r0, #4]
   215dc:	str	r1, [r0, #4]
   215e0:	mov	r1, #6
   215e4:	ldrb	r7, [r0, #20]
   215e8:	cmp	r7, #0
   215ec:	bne	21664 <fputs@plt+0x1027c>
   215f0:	ldr	r7, [r0]
   215f4:	mov	r1, #0
   215f8:	ldr	r0, [r7, #216]	; 0xd8
   215fc:	cmp	r0, #0
   21600:	beq	21664 <fputs@plt+0x1027c>
   21604:	cmp	r8, #0
   21608:	beq	21628 <fputs@plt+0x10240>
   2160c:	ldr	r2, [r7, #184]	; 0xb8
   21610:	b	2162c <fputs@plt+0x10244>
   21614:	mov	r6, r3
   21618:	mov	r7, #0
   2161c:	b	21678 <fputs@plt+0x10290>
   21620:	mov	r1, #0
   21624:	b	21664 <fputs@plt+0x1027c>
   21628:	mov	r2, #0
   2162c:	ldrb	r1, [r7, #10]
   21630:	ldr	ip, [r7, #188]	; 0xbc
   21634:	ldr	r8, [r7, #160]	; 0xa0
   21638:	ldr	r7, [r7, #208]	; 0xd0
   2163c:	stm	sp, {r1, r8}
   21640:	ldr	r8, [sp, #24]
   21644:	str	r3, [sp, #12]
   21648:	mov	r3, ip
   2164c:	str	r7, [sp, #8]
   21650:	str	lr, [sp, #16]
   21654:	mov	r1, r8
   21658:	bl	2b570 <fputs@plt+0x1a188>
   2165c:	ldr	r2, [r9, #20]
   21660:	mov	r1, r0
   21664:	subs	r7, r1, #5
   21668:	mov	lr, #0
   2166c:	movne	r7, r1
   21670:	cmp	r1, #5
   21674:	movweq	sl, #1
   21678:	clz	r0, r7
   2167c:	cmp	r7, #0
   21680:	lsr	r1, r0, #5
   21684:	bne	216a8 <fputs@plt+0x102c0>
   21688:	add	r4, r4, #1
   2168c:	mov	r3, r6
   21690:	cmp	r4, r2
   21694:	blt	215b0 <fputs@plt+0x101c8>
   21698:	b	216a8 <fputs@plt+0x102c0>
   2169c:	mov	r1, #1
   216a0:	mov	r7, #0
   216a4:	mov	sl, #0
   216a8:	cmp	sl, #0
   216ac:	mov	r0, r7
   216b0:	movwne	r0, #5
   216b4:	cmp	r1, #0
   216b8:	moveq	r0, r7
   216bc:	sub	sp, fp, #28
   216c0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   216c4:	push	{fp, lr}
   216c8:	mov	fp, sp
   216cc:	sub	sp, sp, #8
   216d0:	mov	r2, #0
   216d4:	mov	r3, #0
   216d8:	str	r2, [sp]
   216dc:	mov	r2, #0
   216e0:	bl	2140c <fputs@plt+0x10024>
   216e4:	mov	sp, fp
   216e8:	pop	{fp, pc}
   216ec:	push	{fp, lr}
   216f0:	mov	fp, sp
   216f4:	ldr	r1, [r0, #80]	; 0x50
   216f8:	movw	r2, #42647	; 0xa697
   216fc:	mov	r0, #1
   21700:	movt	r2, #41001	; 0xa029
   21704:	cmp	r1, r2
   21708:	beq	21728 <fputs@plt+0x10340>
   2170c:	movw	r2, #30982	; 0x7906
   21710:	movt	r2, #61499	; 0xf03b
   21714:	cmp	r1, r2
   21718:	movwne	r2, #4752	; 0x1290
   2171c:	movtne	r2, #19319	; 0x4b77
   21720:	cmpne	r1, r2
   21724:	bne	2172c <fputs@plt+0x10344>
   21728:	pop	{fp, pc}
   2172c:	movw	r1, #2236	; 0x8bc
   21730:	movw	r2, #13548	; 0x34ec
   21734:	mov	r0, #21
   21738:	movt	r1, #9
   2173c:	movt	r2, #9
   21740:	bl	15e38 <fputs@plt+0x4a50>
   21744:	mov	r0, #0
   21748:	pop	{fp, pc}
   2174c:	push	{r4, r5, fp, lr}
   21750:	add	fp, sp, #8
   21754:	movw	r5, #48396	; 0xbd0c
   21758:	cmp	r0, #0
   2175c:	movt	r5, #8
   21760:	beq	217b8 <fputs@plt+0x103d0>
   21764:	mov	r4, r0
   21768:	bl	216ec <fputs@plt+0x10304>
   2176c:	cmp	r0, #0
   21770:	beq	217b0 <fputs@plt+0x103c8>
   21774:	ldrb	r0, [r4, #69]	; 0x45
   21778:	cmp	r0, #0
   2177c:	bne	217b8 <fputs@plt+0x103d0>
   21780:	ldr	r0, [r4, #240]	; 0xf0
   21784:	mov	r1, #2
   21788:	bl	19f2c <fputs@plt+0x8b44>
   2178c:	mov	r5, r0
   21790:	cmp	r0, #0
   21794:	bne	217fc <fputs@plt+0x10414>
   21798:	ldr	r1, [r4, #52]	; 0x34
   2179c:	cmp	r1, #516	; 0x204
   217a0:	bne	217c0 <fputs@plt+0x103d8>
   217a4:	movw	r2, #13412	; 0x3464
   217a8:	movt	r2, #9
   217ac:	b	217e4 <fputs@plt+0x103fc>
   217b0:	movw	r5, #48424	; 0xbd28
   217b4:	movt	r5, #8
   217b8:	mov	r0, r5
   217bc:	pop	{r4, r5, fp, pc}
   217c0:	movw	r2, #13398	; 0x3456
   217c4:	uxtb	r0, r1
   217c8:	movt	r2, #9
   217cc:	cmp	r0, #26
   217d0:	bhi	217e4 <fputs@plt+0x103fc>
   217d4:	cmp	r0, #2
   217d8:	movwne	r2, #60884	; 0xedd4
   217dc:	movtne	r2, #8
   217e0:	ldrne	r2, [r2, r0, lsl #2]
   217e4:	mov	r0, r4
   217e8:	bl	17298 <fputs@plt+0x5eb0>
   217ec:	ldr	r0, [r4, #240]	; 0xf0
   217f0:	mov	r1, #2
   217f4:	bl	19f2c <fputs@plt+0x8b44>
   217f8:	mov	r5, r0
   217fc:	ldrb	r0, [r4, #69]	; 0x45
   21800:	cmp	r0, #0
   21804:	beq	217b8 <fputs@plt+0x103d0>
   21808:	ldr	r0, [r4, #164]	; 0xa4
   2180c:	cmp	r0, #0
   21810:	bne	217b8 <fputs@plt+0x103d0>
   21814:	mov	r0, #0
   21818:	str	r0, [r4, #248]	; 0xf8
   2181c:	strb	r0, [r4, #69]	; 0x45
   21820:	ldr	r0, [r4, #256]	; 0x100
   21824:	sub	r0, r0, #1
   21828:	str	r0, [r4, #256]	; 0x100
   2182c:	b	217b8 <fputs@plt+0x103d0>
   21830:	push	{r4, r5, fp, lr}
   21834:	add	fp, sp, #8
   21838:	sub	sp, sp, #8
   2183c:	mov	r4, #7
   21840:	cmp	r0, #0
   21844:	beq	218a8 <fputs@plt+0x104c0>
   21848:	mov	r5, r0
   2184c:	bl	216ec <fputs@plt+0x10304>
   21850:	cmp	r0, #0
   21854:	beq	21874 <fputs@plt+0x1048c>
   21858:	ldrb	r0, [r5, #69]	; 0x45
   2185c:	cmp	r0, #0
   21860:	bne	218a8 <fputs@plt+0x104c0>
   21864:	ldr	r0, [r5, #52]	; 0x34
   21868:	ldr	r1, [r5, #56]	; 0x38
   2186c:	and	r4, r1, r0
   21870:	b	218a8 <fputs@plt+0x104c0>
   21874:	movw	r0, #62189	; 0xf2ed
   21878:	movw	r1, #62796	; 0xf54c
   2187c:	movw	r2, #13680	; 0x3570
   21880:	movw	r3, #4349	; 0x10fd
   21884:	mov	r4, #21
   21888:	movt	r0, #8
   2188c:	movt	r1, #8
   21890:	movt	r2, #9
   21894:	movt	r3, #2
   21898:	add	r0, r0, #20
   2189c:	str	r0, [sp]
   218a0:	mov	r0, #21
   218a4:	bl	15e38 <fputs@plt+0x4a50>
   218a8:	mov	r0, r4
   218ac:	sub	sp, fp, #8
   218b0:	pop	{r4, r5, fp, pc}
   218b4:	push	{r4, r5, fp, lr}
   218b8:	add	fp, sp, #8
   218bc:	sub	sp, sp, #8
   218c0:	mov	r4, #7
   218c4:	cmp	r0, #0
   218c8:	beq	21920 <fputs@plt+0x10538>
   218cc:	mov	r5, r0
   218d0:	bl	216ec <fputs@plt+0x10304>
   218d4:	cmp	r0, #0
   218d8:	beq	218ec <fputs@plt+0x10504>
   218dc:	ldrb	r0, [r5, #69]	; 0x45
   218e0:	cmp	r0, #0
   218e4:	ldreq	r4, [r5, #52]	; 0x34
   218e8:	b	21920 <fputs@plt+0x10538>
   218ec:	movw	r0, #62189	; 0xf2ed
   218f0:	movw	r1, #62796	; 0xf54c
   218f4:	movw	r2, #13680	; 0x3570
   218f8:	movw	r3, #4358	; 0x1106
   218fc:	mov	r4, #21
   21900:	movt	r0, #8
   21904:	movt	r1, #8
   21908:	movt	r2, #9
   2190c:	movt	r3, #2
   21910:	add	r0, r0, #20
   21914:	str	r0, [sp]
   21918:	mov	r0, #21
   2191c:	bl	15e38 <fputs@plt+0x4a50>
   21920:	mov	r0, r4
   21924:	sub	sp, fp, #8
   21928:	pop	{r4, r5, fp, pc}
   2192c:	cmp	r0, #0
   21930:	ldrne	r0, [r0, #60]	; 0x3c
   21934:	moveq	r0, #0
   21938:	bx	lr
   2193c:	cmp	r0, #516	; 0x204
   21940:	movweq	r0, #13412	; 0x3464
   21944:	movteq	r0, #9
   21948:	bxeq	lr
   2194c:	uxtb	r1, r0
   21950:	movw	r0, #13398	; 0x3456
   21954:	movt	r0, #9
   21958:	cmp	r1, #26
   2195c:	bxhi	lr
   21960:	cmp	r1, #2
   21964:	movwne	r0, #60884	; 0xedd4
   21968:	movtne	r0, #8
   2196c:	ldrne	r0, [r0, r1, lsl #2]
   21970:	bx	lr
   21974:	mov	r3, r0
   21978:	mvn	r0, #0
   2197c:	cmp	r1, #11
   21980:	bhi	219ac <fputs@plt+0x105c4>
   21984:	add	ip, r3, r1, lsl #2
   21988:	cmp	r2, #0
   2198c:	ldr	r0, [ip, #92]!	; 0x5c
   21990:	bxmi	lr
   21994:	movw	r3, #13920	; 0x3660
   21998:	movt	r3, #9
   2199c:	ldr	r1, [r3, r1, lsl #2]
   219a0:	cmp	r1, r2
   219a4:	movlt	r2, r1
   219a8:	str	r2, [ip]
   219ac:	bx	lr
   219b0:	mov	r2, #6
   219b4:	mov	r3, #0
   219b8:	b	219bc <fputs@plt+0x105d4>
   219bc:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   219c0:	add	fp, sp, #28
   219c4:	sub	sp, sp, #44	; 0x2c
   219c8:	mov	r6, r0
   219cc:	mov	r0, #0
   219d0:	mov	r7, r3
   219d4:	mov	r5, r2
   219d8:	mov	sl, r1
   219dc:	str	r2, [sp, #36]	; 0x24
   219e0:	str	r0, [sp, #32]
   219e4:	str	r0, [sp, #28]
   219e8:	str	r0, [r1]
   219ec:	bl	13e84 <fputs@plt+0x2a9c>
   219f0:	mov	r4, r0
   219f4:	cmp	r0, #0
   219f8:	bne	21fa4 <fputs@plt+0x10bbc>
   219fc:	and	r0, r5, #7
   21a00:	mov	r1, #1
   21a04:	mov	r2, #70	; 0x46
   21a08:	tst	r2, r1, lsl r0
   21a0c:	beq	21a60 <fputs@plt+0x10678>
   21a10:	movw	r1, #16696	; 0x4138
   21a14:	mov	r4, #0
   21a18:	tst	r5, #32768	; 0x8000
   21a1c:	movt	r1, #10
   21a20:	bne	21a3c <fputs@plt+0x10654>
   21a24:	ldr	r0, [r1, #4]
   21a28:	cmp	r0, #0
   21a2c:	beq	21a3c <fputs@plt+0x10654>
   21a30:	tst	r5, #65536	; 0x10000
   21a34:	ldr	r4, [r1, #8]
   21a38:	movne	r4, #1
   21a3c:	tst	r5, #262144	; 0x40000
   21a40:	str	r7, [sp, #20]
   21a44:	str	r6, [sp, #16]
   21a48:	bne	21a98 <fputs@plt+0x106b0>
   21a4c:	ldr	r0, [r1, #220]	; 0xdc
   21a50:	cmp	r0, #0
   21a54:	beq	21aa0 <fputs@plt+0x106b8>
   21a58:	orr	r5, r5, #131072	; 0x20000
   21a5c:	b	21a9c <fputs@plt+0x106b4>
   21a60:	movw	r0, #62189	; 0xf2ed
   21a64:	movw	r1, #62796	; 0xf54c
   21a68:	movw	r2, #13680	; 0x3570
   21a6c:	movw	r3, #4855	; 0x12f7
   21a70:	mov	r4, #21
   21a74:	movt	r0, #8
   21a78:	movt	r1, #8
   21a7c:	movt	r2, #9
   21a80:	movt	r3, #2
   21a84:	add	r0, r0, #20
   21a88:	str	r0, [sp]
   21a8c:	mov	r0, #21
   21a90:	bl	15e38 <fputs@plt+0x4a50>
   21a94:	b	21fa4 <fputs@plt+0x10bbc>
   21a98:	bic	r5, r5, #131072	; 0x20000
   21a9c:	str	r5, [sp, #36]	; 0x24
   21aa0:	movw	r0, #231	; 0xe7
   21aa4:	mov	r1, #0
   21aa8:	mov	r9, #0
   21aac:	movt	r0, #65526	; 0xfff6
   21ab0:	and	r0, r5, r0
   21ab4:	str	r0, [sp, #12]
   21ab8:	str	r0, [sp, #36]	; 0x24
   21abc:	mov	r0, #464	; 0x1d0
   21ac0:	bl	1438c <fputs@plt+0x2fa4>
   21ac4:	cmp	r0, #0
   21ac8:	beq	21f54 <fputs@plt+0x10b6c>
   21acc:	mov	r1, #0
   21ad0:	mov	r2, #464	; 0x1d0
   21ad4:	str	sl, [sp, #24]
   21ad8:	mov	r8, r0
   21adc:	mov	r9, r0
   21ae0:	mov	sl, #0
   21ae4:	bl	1119c <memset@plt>
   21ae8:	cmp	r4, #0
   21aec:	movw	r2, #13920	; 0x3660
   21af0:	mov	ip, #255	; 0xff
   21af4:	add	r1, r8, #392	; 0x188
   21af8:	vmov.i32	q8, #0	; 0x00000000
   21afc:	movne	r0, #8
   21b00:	movt	r2, #9
   21b04:	strne	r0, [r9, #12]
   21b08:	movw	r0, #30982	; 0x7906
   21b0c:	movt	r0, #61499	; 0xf03b
   21b10:	str	r0, [r9, #80]	; 0x50
   21b14:	mov	r0, #2
   21b18:	str	r0, [r9, #20]
   21b1c:	str	ip, [r9, #56]	; 0x38
   21b20:	str	r1, [r9, #16]
   21b24:	add	r1, r8, #92	; 0x5c
   21b28:	ldm	r2!, {r0, r3, r4, r6, r7}
   21b2c:	stmia	r1!, {r0, r3, r4, r6, r7}
   21b30:	ldm	r2, {r0, r3, r4, r5, r6, r7}
   21b34:	mvn	r2, #-2147483648	; 0x80000000
   21b38:	stm	r1, {r0, r3, r4, r5, r6, r7}
   21b3c:	movw	r4, #16696	; 0x4138
   21b40:	mov	r0, #1
   21b44:	strb	ip, [r9, #72]	; 0x48
   21b48:	movw	r5, #49744	; 0xc250
   21b4c:	movw	r6, #33268	; 0x81f4
   21b50:	add	r7, r8, #364	; 0x16c
   21b54:	mov	r3, #0
   21b58:	movt	r4, #10
   21b5c:	strb	r0, [r9, #67]	; 0x43
   21b60:	str	sl, [r9, #136]	; 0x88
   21b64:	movt	r5, #8
   21b68:	movt	r6, #8
   21b6c:	ldrd	r0, [r4, #176]	; 0xb0
   21b70:	str	r2, [r9, #140]	; 0x8c
   21b74:	movw	r2, #96	; 0x60
   21b78:	str	sl, [r9, #76]	; 0x4c
   21b7c:	vst1.32	{d16-d17}, [r7]
   21b80:	movt	r2, #144	; 0x90
   21b84:	str	r2, [r9, #24]
   21b88:	add	r2, r8, #320	; 0x140
   21b8c:	vst1.32	{d16-d17}, [r2]
   21b90:	strd	r0, [r9, #40]	; 0x28
   21b94:	mov	r0, r9
   21b98:	mov	r1, r5
   21b9c:	mov	r2, #1
   21ba0:	stm	sp, {r6, sl}
   21ba4:	bl	22140 <fputs@plt+0x10d58>
   21ba8:	mov	r0, r9
   21bac:	mov	r1, r5
   21bb0:	mov	r2, #3
   21bb4:	mov	r3, #0
   21bb8:	stm	sp, {r6, sl}
   21bbc:	bl	22140 <fputs@plt+0x10d58>
   21bc0:	mov	r0, r9
   21bc4:	mov	r1, r5
   21bc8:	mov	r2, #2
   21bcc:	mov	r3, #0
   21bd0:	stm	sp, {r6, sl}
   21bd4:	bl	22140 <fputs@plt+0x10d58>
   21bd8:	movw	r0, #33456	; 0x82b0
   21bdc:	movw	r1, #6929	; 0x1b11
   21be0:	mov	r2, #1
   21be4:	mov	r3, #0
   21be8:	movt	r0, #8
   21bec:	movt	r1, #9
   21bf0:	stm	sp, {r0, sl}
   21bf4:	mov	r0, r9
   21bf8:	bl	22140 <fputs@plt+0x10d58>
   21bfc:	movw	r1, #13556	; 0x34f4
   21c00:	mov	r0, r9
   21c04:	mov	r2, #1
   21c08:	mov	r3, #1
   21c0c:	stm	sp, {r6, sl}
   21c10:	movt	r1, #9
   21c14:	bl	22140 <fputs@plt+0x10d58>
   21c18:	ldrb	r0, [r9, #69]	; 0x45
   21c1c:	ldr	sl, [sp, #24]
   21c20:	cmp	r0, #0
   21c24:	bne	21f54 <fputs@plt+0x10b6c>
   21c28:	movw	r1, #49744	; 0xc250
   21c2c:	sub	r2, fp, #32
   21c30:	mov	r0, r7
   21c34:	movt	r1, #8
   21c38:	bl	46f94 <fputs@plt+0x35bac>
   21c3c:	cmp	r0, #0
   21c40:	beq	21c4c <fputs@plt+0x10864>
   21c44:	ldr	r2, [r0, #8]
   21c48:	b	21c50 <fputs@plt+0x10868>
   21c4c:	mov	r2, #0
   21c50:	ldr	r3, [sp, #12]
   21c54:	ldr	r0, [sp, #20]
   21c58:	ldr	r1, [sp, #16]
   21c5c:	str	r3, [r9, #48]	; 0x30
   21c60:	str	r2, [r9, #8]
   21c64:	add	r2, sp, #28
   21c68:	add	r3, sp, #32
   21c6c:	str	r3, [sp]
   21c70:	str	r2, [sp, #4]
   21c74:	add	r2, sp, #36	; 0x24
   21c78:	mov	r3, r9
   21c7c:	bl	815cc <fputs@plt+0x701e4>
   21c80:	cmp	r0, #0
   21c84:	beq	21cf8 <fputs@plt+0x10910>
   21c88:	mov	r1, r0
   21c8c:	cmp	r0, #7
   21c90:	bne	21ccc <fputs@plt+0x108e4>
   21c94:	ldrb	r0, [r9, #69]	; 0x45
   21c98:	cmp	r0, #0
   21c9c:	bne	21ccc <fputs@plt+0x108e4>
   21ca0:	ldrb	r0, [r9, #70]	; 0x46
   21ca4:	cmp	r0, #0
   21ca8:	bne	21ccc <fputs@plt+0x108e4>
   21cac:	mov	r0, #1
   21cb0:	strb	r0, [r9, #69]	; 0x45
   21cb4:	ldr	r2, [r9, #164]	; 0xa4
   21cb8:	cmp	r2, #1
   21cbc:	strge	r0, [r9, #248]	; 0xf8
   21cc0:	ldr	r0, [r9, #256]	; 0x100
   21cc4:	add	r0, r0, #1
   21cc8:	str	r0, [r9, #256]	; 0x100
   21ccc:	ldr	r5, [sp, #28]
   21cd0:	movw	r2, #62776	; 0xf538
   21cd4:	mov	r0, r9
   21cd8:	movt	r2, #8
   21cdc:	cmp	r5, #0
   21ce0:	mov	r3, r5
   21ce4:	moveq	r2, r5
   21ce8:	bl	17298 <fputs@plt+0x5eb0>
   21cec:	mov	r0, r5
   21cf0:	bl	144bc <fputs@plt+0x30d4>
   21cf4:	b	21f54 <fputs@plt+0x10b6c>
   21cf8:	ldr	r3, [sp, #36]	; 0x24
   21cfc:	ldr	r2, [r9, #16]
   21d00:	ldr	r0, [r9]
   21d04:	ldr	r1, [sp, #32]
   21d08:	mov	r7, #0
   21d0c:	str	r7, [sp]
   21d10:	orr	r3, r3, #256	; 0x100
   21d14:	str	r3, [sp, #4]
   21d18:	add	r3, r2, #4
   21d1c:	mov	r2, r9
   21d20:	bl	26238 <fputs@plt+0x14e50>
   21d24:	cmp	r0, #0
   21d28:	beq	21d4c <fputs@plt+0x10964>
   21d2c:	movw	r2, #3082	; 0xc0a
   21d30:	mov	r1, #7
   21d34:	cmp	r0, r2
   21d38:	movne	r1, r0
   21d3c:	mov	r0, r9
   21d40:	str	r1, [r9, #52]	; 0x34
   21d44:	bl	260c8 <fputs@plt+0x14ce0>
   21d48:	b	21f54 <fputs@plt+0x10b6c>
   21d4c:	ldr	r0, [r9, #16]
   21d50:	ldr	r1, [r0, #4]
   21d54:	ldm	r1, {r0, r2}
   21d58:	str	r0, [r2, #4]
   21d5c:	mov	r0, r9
   21d60:	bl	81b54 <fputs@plt+0x7076c>
   21d64:	ldr	r1, [r9, #16]
   21d68:	str	r0, [r1, #12]
   21d6c:	ldrb	r1, [r9, #69]	; 0x45
   21d70:	cmp	r1, #0
   21d74:	bne	21d80 <fputs@plt+0x10998>
   21d78:	ldrb	r0, [r0, #77]	; 0x4d
   21d7c:	strb	r0, [r9, #66]	; 0x42
   21d80:	mov	r0, r9
   21d84:	mov	r1, #0
   21d88:	mov	r5, #0
   21d8c:	bl	81b54 <fputs@plt+0x7076c>
   21d90:	ldr	r1, [r9, #16]
   21d94:	movw	r2, #13562	; 0x34fa
   21d98:	movt	r2, #9
   21d9c:	str	r2, [r1]
   21da0:	str	r0, [r1, #28]
   21da4:	mov	r0, #3
   21da8:	strb	r0, [r1, #8]
   21dac:	movw	r0, #62162	; 0xf2d2
   21db0:	movt	r0, #8
   21db4:	str	r0, [r1, #16]
   21db8:	mov	r0, #1
   21dbc:	strb	r0, [r1, #24]
   21dc0:	movw	r0, #42647	; 0xa697
   21dc4:	movt	r0, #41001	; 0xa029
   21dc8:	str	r0, [r9, #80]	; 0x50
   21dcc:	ldrb	r0, [r9, #69]	; 0x45
   21dd0:	cmp	r0, #0
   21dd4:	bne	21f54 <fputs@plt+0x10b6c>
   21dd8:	str	r5, [r9, #52]	; 0x34
   21ddc:	ldr	r0, [r9, #240]	; 0xf0
   21de0:	cmp	r0, #0
   21de4:	movne	r0, r9
   21de8:	movne	r1, #0
   21dec:	blne	260c8 <fputs@plt+0x14ce0>
   21df0:	movw	r1, #13567	; 0x34ff
   21df4:	mov	r0, r9
   21df8:	mov	r2, #2
   21dfc:	movt	r1, #9
   21e00:	bl	20f98 <fputs@plt+0xfbb0>
   21e04:	cmp	r0, #7
   21e08:	bne	21e44 <fputs@plt+0x10a5c>
   21e0c:	ldrb	r0, [r9, #69]	; 0x45
   21e10:	cmp	r0, #0
   21e14:	bne	21e44 <fputs@plt+0x10a5c>
   21e18:	ldrb	r0, [r9, #70]	; 0x46
   21e1c:	cmp	r0, #0
   21e20:	bne	21e44 <fputs@plt+0x10a5c>
   21e24:	mov	r0, #1
   21e28:	strb	r0, [r9, #69]	; 0x45
   21e2c:	ldr	r1, [r9, #164]	; 0xa4
   21e30:	cmp	r1, #1
   21e34:	strge	r0, [r9, #248]	; 0xf8
   21e38:	ldr	r0, [r9, #256]	; 0x100
   21e3c:	add	r0, r0, #1
   21e40:	str	r0, [r9, #256]	; 0x100
   21e44:	mov	r0, r9
   21e48:	bl	21830 <fputs@plt+0x10448>
   21e4c:	cmp	r0, #0
   21e50:	beq	21e90 <fputs@plt+0x10aa8>
   21e54:	mov	r1, r0
   21e58:	str	r0, [r9, #52]	; 0x34
   21e5c:	mov	r0, r9
   21e60:	bl	260c8 <fputs@plt+0x14ce0>
   21e64:	ldr	r2, [r4, #28]
   21e68:	ldr	r3, [r4, #32]
   21e6c:	mov	r0, r9
   21e70:	mov	r1, #0
   21e74:	bl	205b0 <fputs@plt+0xf1c8>
   21e78:	movw	r1, #5016	; 0x1398
   21e7c:	mov	r0, #1000	; 0x3e8
   21e80:	movt	r1, #2
   21e84:	str	r1, [r9, #220]	; 0xdc
   21e88:	str	r0, [r9, #224]	; 0xe0
   21e8c:	b	21f54 <fputs@plt+0x10b6c>
   21e90:	movw	r5, #35604	; 0x8b14
   21e94:	movt	r5, #10
   21e98:	ldr	r0, [r5]
   21e9c:	cmp	r0, #0
   21ea0:	beq	21f38 <fputs@plt+0x10b50>
   21ea4:	movw	r4, #35608	; 0x8b18
   21ea8:	mov	r7, #1
   21eac:	mov	r6, #0
   21eb0:	sub	r8, fp, #32
   21eb4:	mov	sl, #0
   21eb8:	movt	r4, #10
   21ebc:	cmp	sl, r0
   21ec0:	bcs	21f14 <fputs@plt+0x10b2c>
   21ec4:	ldr	r0, [r4]
   21ec8:	ldr	r3, [r0, sl, lsl #2]
   21ecc:	str	r6, [fp, #-32]	; 0xffffffe0
   21ed0:	cmp	r3, #0
   21ed4:	beq	21f1c <fputs@plt+0x10b34>
   21ed8:	movw	r2, #60992	; 0xee40
   21edc:	mov	r0, r9
   21ee0:	mov	r1, r8
   21ee4:	movt	r2, #8
   21ee8:	blx	r3
   21eec:	cmp	r0, #0
   21ef0:	beq	21f1c <fputs@plt+0x10b34>
   21ef4:	ldr	r3, [fp, #-32]	; 0xffffffe0
   21ef8:	movw	r2, #13573	; 0x3505
   21efc:	mov	r1, r0
   21f00:	mov	r0, r9
   21f04:	movt	r2, #9
   21f08:	bl	17298 <fputs@plt+0x5eb0>
   21f0c:	mov	r7, #0
   21f10:	b	21f1c <fputs@plt+0x10b34>
   21f14:	mov	r7, #0
   21f18:	str	r7, [fp, #-32]	; 0xffffffe0
   21f1c:	ldr	r0, [fp, #-32]	; 0xffffffe0
   21f20:	bl	144bc <fputs@plt+0x30d4>
   21f24:	cmp	r7, #0
   21f28:	beq	21f38 <fputs@plt+0x10b50>
   21f2c:	ldr	r0, [r5]
   21f30:	add	sl, sl, #1
   21f34:	b	21ebc <fputs@plt+0x10ad4>
   21f38:	mov	r0, r9
   21f3c:	bl	21830 <fputs@plt+0x10448>
   21f40:	ldr	sl, [sp, #24]
   21f44:	movw	r4, #16696	; 0x4138
   21f48:	cmp	r0, #0
   21f4c:	movt	r4, #10
   21f50:	beq	21e64 <fputs@plt+0x10a7c>
   21f54:	mov	r0, r9
   21f58:	bl	21830 <fputs@plt+0x10448>
   21f5c:	mov	r5, r0
   21f60:	cmp	r0, #0
   21f64:	beq	21f90 <fputs@plt+0x10ba8>
   21f68:	cmp	r5, #7
   21f6c:	bne	21f84 <fputs@plt+0x10b9c>
   21f70:	mov	r0, r9
   21f74:	mov	r1, #0
   21f78:	mov	r6, #0
   21f7c:	bl	20740 <fputs@plt+0xf358>
   21f80:	b	21f94 <fputs@plt+0x10bac>
   21f84:	movw	r0, #4752	; 0x1290
   21f88:	movt	r0, #19319	; 0x4b77
   21f8c:	str	r0, [r9, #80]	; 0x50
   21f90:	mov	r6, r9
   21f94:	str	r6, [sl]
   21f98:	ldr	r0, [sp, #32]
   21f9c:	bl	144bc <fputs@plt+0x30d4>
   21fa0:	uxtb	r4, r5
   21fa4:	mov	r0, r4
   21fa8:	sub	sp, fp, #28
   21fac:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   21fb0:	b	219bc <fputs@plt+0x105d4>
   21fb4:	push	{r4, r5, r6, r7, fp, lr}
   21fb8:	add	fp, sp, #16
   21fbc:	sub	sp, sp, #8
   21fc0:	mov	r6, r0
   21fc4:	mov	r0, #0
   21fc8:	mov	r4, r1
   21fcc:	str	r0, [r1]
   21fd0:	bl	13e84 <fputs@plt+0x2a9c>
   21fd4:	cmp	r0, #0
   21fd8:	bne	220ac <fputs@plt+0x10cc4>
   21fdc:	mov	r0, #40	; 0x28
   21fe0:	mov	r1, #0
   21fe4:	mov	r7, #0
   21fe8:	bl	1438c <fputs@plt+0x2fa4>
   21fec:	mov	r5, r0
   21ff0:	cmp	r0, #0
   21ff4:	beq	22044 <fputs@plt+0x10c5c>
   21ff8:	vmov.i32	q8, #0	; 0x00000000
   21ffc:	mov	r0, #36	; 0x24
   22000:	mov	r1, r5
   22004:	cmp	r6, #0
   22008:	str	r7, [r5, #32]
   2200c:	mvn	r2, #0
   22010:	mov	r3, #2
   22014:	vst1.8	{d16-d17}, [r1], r0
   22018:	add	r0, r5, #16
   2201c:	str	r7, [r1]
   22020:	movw	r1, #48502	; 0xbd76
   22024:	vst1.8	{d16-d17}, [r0]
   22028:	mov	r0, #1
   2202c:	strh	r0, [r5, #8]
   22030:	movt	r1, #8
   22034:	movne	r1, r6
   22038:	mov	r0, r5
   2203c:	str	r7, [sp]
   22040:	bl	1a320 <fputs@plt+0x8f38>
   22044:	mov	r0, r5
   22048:	mov	r1, #1
   2204c:	bl	19f2c <fputs@plt+0x8b44>
   22050:	cmp	r0, #0
   22054:	beq	2209c <fputs@plt+0x10cb4>
   22058:	mov	r1, r4
   2205c:	mov	r2, #6
   22060:	mov	r3, #0
   22064:	bl	219bc <fputs@plt+0x105d4>
   22068:	mov	r6, r0
   2206c:	cmp	r0, #0
   22070:	bne	220a0 <fputs@plt+0x10cb8>
   22074:	ldr	r0, [r4]
   22078:	mov	r6, #0
   2207c:	ldr	r1, [r0, #16]
   22080:	ldr	r1, [r1, #12]
   22084:	ldrb	r2, [r1, #78]	; 0x4e
   22088:	tst	r2, #1
   2208c:	moveq	r2, #2
   22090:	strbeq	r2, [r0, #66]	; 0x42
   22094:	strbeq	r2, [r1, #77]	; 0x4d
   22098:	b	220a0 <fputs@plt+0x10cb8>
   2209c:	mov	r6, #7
   220a0:	mov	r0, r5
   220a4:	bl	1a120 <fputs@plt+0x8d38>
   220a8:	uxtb	r0, r6
   220ac:	sub	sp, fp, #16
   220b0:	pop	{r4, r5, r6, r7, fp, pc}
   220b4:	push	{fp, lr}
   220b8:	mov	fp, sp
   220bc:	sub	sp, sp, #8
   220c0:	mov	ip, #0
   220c4:	str	ip, [sp, #4]
   220c8:	ldr	ip, [fp, #8]
   220cc:	str	ip, [sp]
   220d0:	bl	220dc <fputs@plt+0x10cf4>
   220d4:	mov	sp, fp
   220d8:	pop	{fp, pc}
   220dc:	push	{r4, sl, fp, lr}
   220e0:	add	fp, sp, #8
   220e4:	sub	sp, sp, #8
   220e8:	mov	r4, r0
   220ec:	ldr	r0, [fp, #12]
   220f0:	uxtb	r2, r2
   220f4:	str	r0, [sp, #4]
   220f8:	ldr	r0, [fp, #8]
   220fc:	str	r0, [sp]
   22100:	mov	r0, r4
   22104:	bl	22140 <fputs@plt+0x10d58>
   22108:	movw	r1, #3082	; 0xc0a
   2210c:	cmp	r0, r1
   22110:	beq	2212c <fputs@plt+0x10d44>
   22114:	ldrb	r1, [r4, #69]	; 0x45
   22118:	cmp	r1, #0
   2211c:	bne	2212c <fputs@plt+0x10d44>
   22120:	ldr	r1, [r4, #56]	; 0x38
   22124:	and	r0, r1, r0
   22128:	b	22138 <fputs@plt+0x10d50>
   2212c:	mov	r0, r4
   22130:	bl	31e1c <fputs@plt+0x20a34>
   22134:	mov	r0, #7
   22138:	sub	sp, fp, #8
   2213c:	pop	{r4, sl, fp, pc}
   22140:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   22144:	add	fp, sp, #28
   22148:	sub	sp, sp, #20
   2214c:	mov	r4, r0
   22150:	sub	r0, r2, #4
   22154:	mov	r7, r2
   22158:	mov	r5, r2
   2215c:	tst	r0, #251	; 0xfb
   22160:	movweq	r7, #2
   22164:	sub	r0, r7, #1
   22168:	cmp	r0, #3
   2216c:	bcc	221a8 <fputs@plt+0x10dc0>
   22170:	movw	r0, #62189	; 0xf2ed
   22174:	movw	r1, #62796	; 0xf54c
   22178:	movw	r2, #13680	; 0x3570
   2217c:	movw	r3, #4406	; 0x1136
   22180:	mov	r5, #21
   22184:	movt	r0, #8
   22188:	movt	r1, #8
   2218c:	movt	r2, #9
   22190:	movt	r3, #2
   22194:	add	r0, r0, #20
   22198:	str	r0, [sp]
   2219c:	mov	r0, #21
   221a0:	bl	15e38 <fputs@plt+0x4a50>
   221a4:	b	222f8 <fputs@plt+0x10f10>
   221a8:	mov	r2, r1
   221ac:	str	r3, [sp, #8]
   221b0:	mov	r0, r4
   221b4:	mov	r1, r7
   221b8:	mov	r3, #0
   221bc:	str	r2, [sp, #12]
   221c0:	bl	609ac <fputs@plt+0x4f5c4>
   221c4:	cmp	r0, #0
   221c8:	beq	22290 <fputs@plt+0x10ea8>
   221cc:	mov	r6, r0
   221d0:	ldr	r0, [r0, #12]
   221d4:	cmp	r0, #0
   221d8:	beq	22290 <fputs@plt+0x10ea8>
   221dc:	ldr	r0, [r4, #152]	; 0x98
   221e0:	cmp	r0, #0
   221e4:	beq	22204 <fputs@plt+0x10e1c>
   221e8:	movw	r2, #13612	; 0x352c
   221ec:	mov	r0, r4
   221f0:	mov	r1, #5
   221f4:	mov	r5, #5
   221f8:	movt	r2, #9
   221fc:	bl	17298 <fputs@plt+0x5eb0>
   22200:	b	222f8 <fputs@plt+0x10f10>
   22204:	ldr	r0, [r4, #4]
   22208:	cmp	r0, #0
   2220c:	beq	22224 <fputs@plt+0x10e3c>
   22210:	ldrb	r1, [r0, #87]	; 0x57
   22214:	orr	r1, r1, #1
   22218:	strb	r1, [r0, #87]	; 0x57
   2221c:	ldr	r0, [r0, #52]	; 0x34
   22220:	b	22208 <fputs@plt+0x10e20>
   22224:	ldrb	r0, [r6, #4]
   22228:	and	r0, r0, #247	; 0xf7
   2222c:	cmp	r7, r0
   22230:	bne	22290 <fputs@plt+0x10ea8>
   22234:	ldr	r1, [sp, #12]
   22238:	add	r0, r4, #364	; 0x16c
   2223c:	add	r2, sp, #16
   22240:	bl	46f94 <fputs@plt+0x35bac>
   22244:	cmp	r0, #0
   22248:	mov	sl, #0
   2224c:	mov	r8, #0
   22250:	ldrne	sl, [r0, #8]
   22254:	add	r9, sl, r8
   22258:	ldrb	r1, [r6, #4]
   2225c:	ldrb	r0, [r9, #4]
   22260:	cmp	r0, r1
   22264:	bne	22284 <fputs@plt+0x10e9c>
   22268:	ldr	r1, [r9, #16]
   2226c:	cmp	r1, #0
   22270:	beq	2227c <fputs@plt+0x10e94>
   22274:	ldr	r0, [r9, #8]
   22278:	blx	r1
   2227c:	mov	r0, #0
   22280:	str	r0, [r9, #12]
   22284:	add	r8, r8, #20
   22288:	cmp	r8, #60	; 0x3c
   2228c:	bne	22254 <fputs@plt+0x10e6c>
   22290:	ldr	r2, [sp, #12]
   22294:	mov	r0, r4
   22298:	mov	r1, r7
   2229c:	mov	r3, #1
   222a0:	bl	609ac <fputs@plt+0x4f5c4>
   222a4:	cmp	r0, #0
   222a8:	beq	222f4 <fputs@plt+0x10f0c>
   222ac:	ldr	r3, [sp, #8]
   222b0:	ldr	r1, [fp, #12]
   222b4:	ldr	r2, [fp, #8]
   222b8:	str	r3, [r0, #8]
   222bc:	str	r2, [r0, #12]
   222c0:	str	r1, [r0, #16]
   222c4:	and	r1, r5, #8
   222c8:	mov	r5, #0
   222cc:	orr	r1, r7, r1
   222d0:	strb	r1, [r0, #4]
   222d4:	str	r5, [r4, #52]	; 0x34
   222d8:	ldr	r0, [r4, #240]	; 0xf0
   222dc:	cmp	r0, #0
   222e0:	movne	r0, r4
   222e4:	movne	r1, #0
   222e8:	movne	r5, #0
   222ec:	blne	260c8 <fputs@plt+0x14ce0>
   222f0:	b	222f8 <fputs@plt+0x10f10>
   222f4:	mov	r5, #7
   222f8:	mov	r0, r5
   222fc:	sub	sp, fp, #28
   22300:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   22304:	push	{r4, r5, r6, r7, fp, lr}
   22308:	add	fp, sp, #16
   2230c:	sub	sp, sp, #8
   22310:	mov	r6, r2
   22314:	mvn	r2, #0
   22318:	mov	r5, r3
   2231c:	mov	r4, r0
   22320:	bl	20eec <fputs@plt+0xfb04>
   22324:	cmp	r0, #0
   22328:	beq	22364 <fputs@plt+0x10f7c>
   2232c:	mov	r7, r0
   22330:	ldr	r0, [fp, #8]
   22334:	uxtb	r2, r6
   22338:	mov	r1, #0
   2233c:	mov	r3, r5
   22340:	stm	sp, {r0, r1}
   22344:	mov	r0, r4
   22348:	mov	r1, r7
   2234c:	bl	22140 <fputs@plt+0x10d58>
   22350:	mov	r5, r0
   22354:	mov	r0, r4
   22358:	mov	r1, r7
   2235c:	bl	13dc4 <fputs@plt+0x29dc>
   22360:	b	22368 <fputs@plt+0x10f80>
   22364:	mov	r5, #0
   22368:	movw	r0, #3082	; 0xc0a
   2236c:	cmp	r5, r0
   22370:	beq	2238c <fputs@plt+0x10fa4>
   22374:	ldrb	r0, [r4, #69]	; 0x45
   22378:	cmp	r0, #0
   2237c:	bne	2238c <fputs@plt+0x10fa4>
   22380:	ldr	r0, [r4, #56]	; 0x38
   22384:	and	r0, r0, r5
   22388:	b	22398 <fputs@plt+0x10fb0>
   2238c:	mov	r0, r4
   22390:	bl	31e1c <fputs@plt+0x20a34>
   22394:	mov	r0, #7
   22398:	sub	sp, fp, #16
   2239c:	pop	{r4, r5, r6, r7, fp, pc}
   223a0:	mov	r3, #0
   223a4:	str	r2, [r0, #228]	; 0xe4
   223a8:	str	r3, [r0, #232]	; 0xe8
   223ac:	str	r1, [r0, #236]	; 0xec
   223b0:	mov	r0, #0
   223b4:	bx	lr
   223b8:	mov	r3, #0
   223bc:	str	r3, [r0, #228]	; 0xe4
   223c0:	str	r2, [r0, #232]	; 0xe8
   223c4:	str	r1, [r0, #236]	; 0xec
   223c8:	mov	r0, #0
   223cc:	bx	lr
   223d0:	mov	r0, #0
   223d4:	bx	lr
   223d8:	ldrb	r0, [r0, #67]	; 0x43
   223dc:	bx	lr
   223e0:	bx	lr
   223e4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   223e8:	add	fp, sp, #28
   223ec:	sub	sp, sp, #20
   223f0:	mov	sl, #0
   223f4:	mov	r4, r0
   223f8:	mov	r9, r3
   223fc:	mov	r6, r2
   22400:	mov	r5, r1
   22404:	str	sl, [sp, #16]
   22408:	ldr	r0, [r0, #20]
   2240c:	cmp	r0, #1
   22410:	blt	22440 <fputs@plt+0x11058>
   22414:	ldr	r1, [r4, #16]
   22418:	add	r1, r1, #4
   2241c:	ldr	r2, [r1]
   22420:	cmp	r2, #0
   22424:	beq	22434 <fputs@plt+0x1104c>
   22428:	ldr	r3, [r2]
   2242c:	ldr	r2, [r2, #4]
   22430:	str	r3, [r2, #4]
   22434:	add	r1, r1, #16
   22438:	subs	r0, r0, #1
   2243c:	bne	2241c <fputs@plt+0x11034>
   22440:	add	r1, sp, #16
   22444:	mov	r0, r4
   22448:	bl	226dc <fputs@plt+0x112f4>
   2244c:	mov	r7, r0
   22450:	cmp	r0, #0
   22454:	str	r6, [sp, #12]
   22458:	bne	22488 <fputs@plt+0x110a0>
   2245c:	mov	r0, r4
   22460:	mov	r1, r6
   22464:	mov	r2, r5
   22468:	bl	227d4 <fputs@plt+0x113ec>
   2246c:	cmp	r0, #0
   22470:	beq	22484 <fputs@plt+0x1109c>
   22474:	mov	sl, r0
   22478:	ldr	r0, [r0, #12]
   2247c:	cmp	r0, #0
   22480:	beq	22578 <fputs@plt+0x11190>
   22484:	mov	sl, #0
   22488:	ldr	r3, [fp, #8]
   2248c:	mov	lr, #0
   22490:	mov	r2, #0
   22494:	mov	r0, #0
   22498:	mov	ip, #0
   2249c:	mov	r8, #0
   224a0:	cmp	r3, #0
   224a4:	ldr	r1, [fp, #12]
   224a8:	strne	lr, [r3]
   224ac:	ldr	r3, [fp, #16]
   224b0:	cmp	r1, #0
   224b4:	strne	r2, [r1]
   224b8:	cmp	r3, #0
   224bc:	ldr	r1, [fp, #20]
   224c0:	strne	r0, [r3]
   224c4:	ldr	r0, [fp, #24]
   224c8:	cmp	r1, #0
   224cc:	strne	ip, [r1]
   224d0:	cmp	r0, #0
   224d4:	strne	r8, [r0]
   224d8:	cmp	r7, #0
   224dc:	ldr	r3, [sp, #16]
   224e0:	cmpeq	sl, #0
   224e4:	bne	22518 <fputs@plt+0x11130>
   224e8:	mov	r0, r4
   224ec:	mov	r1, r3
   224f0:	bl	13dc4 <fputs@plt+0x29dc>
   224f4:	ldr	r2, [sp, #12]
   224f8:	movw	r1, #62271	; 0xf33f
   224fc:	mov	r0, r4
   22500:	mov	r3, r9
   22504:	movt	r1, #8
   22508:	bl	1d370 <fputs@plt+0xbf88>
   2250c:	mov	r3, r0
   22510:	mov	r7, #1
   22514:	str	r0, [sp, #16]
   22518:	movw	r2, #62776	; 0xf538
   2251c:	cmp	r3, #0
   22520:	mov	r0, r4
   22524:	mov	r1, r7
   22528:	movt	r2, #8
   2252c:	moveq	r2, r3
   22530:	bl	17298 <fputs@plt+0x5eb0>
   22534:	ldr	r1, [sp, #16]
   22538:	mov	r0, r4
   2253c:	bl	13dc4 <fputs@plt+0x29dc>
   22540:	movw	r0, #3082	; 0xc0a
   22544:	cmp	r7, r0
   22548:	beq	22564 <fputs@plt+0x1117c>
   2254c:	ldrb	r0, [r4, #69]	; 0x45
   22550:	cmp	r0, #0
   22554:	bne	22564 <fputs@plt+0x1117c>
   22558:	ldr	r0, [r4, #56]	; 0x38
   2255c:	and	r0, r0, r7
   22560:	b	22570 <fputs@plt+0x11188>
   22564:	mov	r0, r4
   22568:	bl	31e1c <fputs@plt+0x20a34>
   2256c:	mov	r0, #7
   22570:	sub	sp, fp, #28
   22574:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   22578:	movw	lr, #37830	; 0x93c6
   2257c:	mov	ip, #1
   22580:	cmp	r9, #0
   22584:	movt	lr, #8
   22588:	beq	225d0 <fputs@plt+0x111e8>
   2258c:	ldrsh	r8, [sl, #34]	; 0x22
   22590:	str	r9, [sp, #8]
   22594:	cmp	r8, #1
   22598:	blt	225e0 <fputs@plt+0x111f8>
   2259c:	ldr	r0, [sl, #4]
   225a0:	mov	r9, #0
   225a4:	mov	r5, r0
   225a8:	ldr	r0, [r0]
   225ac:	ldr	r1, [sp, #8]
   225b0:	bl	1606c <fputs@plt+0x4c84>
   225b4:	cmp	r0, #0
   225b8:	beq	225e8 <fputs@plt+0x11200>
   225bc:	add	r9, r9, #1
   225c0:	add	r0, r5, #16
   225c4:	cmp	r9, r8
   225c8:	blt	225a4 <fputs@plt+0x111bc>
   225cc:	b	225e8 <fputs@plt+0x11200>
   225d0:	mov	r1, #0
   225d4:	mov	r0, #0
   225d8:	mov	r8, #0
   225dc:	b	22688 <fputs@plt+0x112a0>
   225e0:	mov	r9, #0
   225e4:	mov	r5, #0
   225e8:	cmp	r9, r8
   225ec:	bne	22628 <fputs@plt+0x11240>
   225f0:	ldrb	r0, [sl, #42]	; 0x2a
   225f4:	tst	r0, #32
   225f8:	bne	22690 <fputs@plt+0x112a8>
   225fc:	ldr	r9, [sp, #8]
   22600:	mov	r0, r9
   22604:	bl	22884 <fputs@plt+0x1149c>
   22608:	ldr	r3, [fp, #8]
   2260c:	cmp	r0, #0
   22610:	beq	22698 <fputs@plt+0x112b0>
   22614:	ldrsh	r9, [sl, #32]
   22618:	cmp	r9, #0
   2261c:	bmi	226ac <fputs@plt+0x112c4>
   22620:	ldr	r0, [sl, #4]
   22624:	add	r5, r0, r9, lsl #4
   22628:	cmp	r5, #0
   2262c:	beq	226a0 <fputs@plt+0x112b8>
   22630:	ldrb	r0, [r5, #15]
   22634:	mov	r8, #0
   22638:	mov	lr, #0
   2263c:	tst	r0, #4
   22640:	beq	22660 <fputs@plt+0x11278>
   22644:	ldr	r6, [r5]
   22648:	str	r0, [sp, #4]
   2264c:	mov	r0, r6
   22650:	bl	11220 <strlen@plt>
   22654:	add	r0, r6, r0
   22658:	add	lr, r0, #1
   2265c:	ldr	r0, [sp, #4]
   22660:	and	ip, r0, #1
   22664:	ldrb	r0, [r5, #12]
   22668:	ldrsh	r2, [sl, #32]
   2266c:	ldr	r1, [r5, #8]
   22670:	cmp	r0, #0
   22674:	movwne	r0, #1
   22678:	cmp	r9, r2
   2267c:	ldrbeq	r2, [sl, #42]	; 0x2a
   22680:	ubfxeq	r8, r2, #3, #1
   22684:	ldr	r9, [sp, #8]
   22688:	ldr	r3, [fp, #8]
   2268c:	b	226c8 <fputs@plt+0x112e0>
   22690:	ldr	r9, [sp, #8]
   22694:	ldr	r3, [fp, #8]
   22698:	mov	sl, #0
   2269c:	b	2248c <fputs@plt+0x110a4>
   226a0:	ldr	r9, [sp, #8]
   226a4:	ldr	r3, [fp, #8]
   226a8:	b	226b0 <fputs@plt+0x112c8>
   226ac:	ldr	r9, [sp, #8]
   226b0:	mov	r1, #0
   226b4:	mov	r0, #0
   226b8:	mov	r8, #0
   226bc:	movw	lr, #37830	; 0x93c6
   226c0:	mov	ip, #1
   226c4:	movt	lr, #8
   226c8:	movw	r2, #49744	; 0xc250
   226cc:	cmp	r1, #0
   226d0:	movt	r2, #8
   226d4:	movne	r2, r1
   226d8:	b	224a0 <fputs@plt+0x110b8>
   226dc:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   226e0:	add	fp, sp, #24
   226e4:	mov	r4, r0
   226e8:	mov	r0, #1
   226ec:	mov	r5, r1
   226f0:	strb	r0, [r4, #149]	; 0x95
   226f4:	add	r2, r4, #16
   226f8:	ldm	r2, {r0, r1, r2}
   226fc:	and	r8, r2, #2
   22700:	cmp	r1, #1
   22704:	ldr	r3, [r0, #12]
   22708:	ldrb	r3, [r3, #77]	; 0x4d
   2270c:	strb	r3, [r4, #66]	; 0x42
   22710:	blt	2275c <fputs@plt+0x11374>
   22714:	mov	r7, #0
   22718:	cmp	r7, #1
   2271c:	beq	2274c <fputs@plt+0x11364>
   22720:	add	r0, r0, r7, lsl #4
   22724:	ldr	r0, [r0, #12]
   22728:	ldrh	r0, [r0, #78]	; 0x4e
   2272c:	ands	r0, r0, #1
   22730:	bne	2274c <fputs@plt+0x11364>
   22734:	mov	r0, r4
   22738:	mov	r1, r7
   2273c:	mov	r2, r5
   22740:	bl	882e4 <fputs@plt+0x76efc>
   22744:	cmp	r0, #0
   22748:	bne	227a0 <fputs@plt+0x113b8>
   2274c:	ldrd	r0, [r4, #16]
   22750:	add	r7, r7, #1
   22754:	cmp	r7, r1
   22758:	blt	22718 <fputs@plt+0x11330>
   2275c:	ldr	r0, [r0, #28]
   22760:	mov	r6, #0
   22764:	ldrb	r0, [r0, #78]	; 0x4e
   22768:	tst	r0, #1
   2276c:	bne	227b0 <fputs@plt+0x113c8>
   22770:	mov	r0, r4
   22774:	mov	r1, #1
   22778:	mov	r2, r5
   2277c:	bl	882e4 <fputs@plt+0x76efc>
   22780:	cmp	r0, #0
   22784:	beq	227b0 <fputs@plt+0x113c8>
   22788:	mov	r5, r0
   2278c:	ldr	r0, [r4, #16]
   22790:	ldr	r0, [r0, #28]
   22794:	bl	41330 <fputs@plt+0x2ff48>
   22798:	mov	r6, r5
   2279c:	b	227b0 <fputs@plt+0x113c8>
   227a0:	mov	r6, r0
   227a4:	mov	r0, r4
   227a8:	mov	r1, r7
   227ac:	bl	3e7fc <fputs@plt+0x2d414>
   227b0:	mov	r0, #0
   227b4:	strb	r0, [r4, #149]	; 0x95
   227b8:	orrs	r0, r6, r8
   227bc:	bne	227cc <fputs@plt+0x113e4>
   227c0:	ldr	r0, [r4, #24]
   227c4:	bic	r0, r0, #2
   227c8:	str	r0, [r4, #24]
   227cc:	mov	r0, r6
   227d0:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   227d4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   227d8:	add	fp, sp, #28
   227dc:	sub	sp, sp, #4
   227e0:	mov	r6, r0
   227e4:	ldr	r0, [r0, #20]
   227e8:	cmp	r0, #1
   227ec:	blt	22874 <fputs@plt+0x1148c>
   227f0:	mov	sl, r2
   227f4:	mov	r9, r1
   227f8:	mov	r7, #0
   227fc:	mov	r5, #0
   22800:	ldr	r8, [r6, #16]
   22804:	cmp	r5, #2
   22808:	mov	r4, r5
   2280c:	eorcc	r4, r4, #1
   22810:	cmp	sl, #0
   22814:	beq	2282c <fputs@plt+0x11444>
   22818:	ldr	r1, [r8, r4, lsl #4]
   2281c:	mov	r0, sl
   22820:	bl	1606c <fputs@plt+0x4c84>
   22824:	cmp	r0, #0
   22828:	bne	22860 <fputs@plt+0x11478>
   2282c:	add	r0, r8, r4, lsl #4
   22830:	mov	r1, r9
   22834:	mov	r2, sp
   22838:	ldr	r0, [r0, #12]
   2283c:	add	r0, r0, #8
   22840:	bl	46f94 <fputs@plt+0x35bac>
   22844:	cmp	r0, #0
   22848:	beq	2285c <fputs@plt+0x11474>
   2284c:	ldr	r7, [r0, #8]
   22850:	cmp	r7, #0
   22854:	beq	22860 <fputs@plt+0x11478>
   22858:	b	22878 <fputs@plt+0x11490>
   2285c:	mov	r7, #0
   22860:	ldr	r0, [r6, #20]
   22864:	add	r5, r5, #1
   22868:	cmp	r5, r0
   2286c:	blt	22800 <fputs@plt+0x11418>
   22870:	b	22878 <fputs@plt+0x11490>
   22874:	mov	r7, #0
   22878:	mov	r0, r7
   2287c:	sub	sp, fp, #28
   22880:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   22884:	push	{r4, r5, fp, lr}
   22888:	add	fp, sp, #8
   2288c:	movw	r1, #13842	; 0x3612
   22890:	mov	r4, r0
   22894:	movt	r1, #9
   22898:	bl	1606c <fputs@plt+0x4c84>
   2289c:	mov	r5, #1
   228a0:	cmp	r0, #0
   228a4:	beq	228d8 <fputs@plt+0x114f0>
   228a8:	movw	r1, #4009	; 0xfa9
   228ac:	mov	r0, r4
   228b0:	movt	r1, #9
   228b4:	bl	1606c <fputs@plt+0x4c84>
   228b8:	cmp	r0, #0
   228bc:	beq	228d8 <fputs@plt+0x114f0>
   228c0:	movw	r1, #13850	; 0x361a
   228c4:	mov	r0, r4
   228c8:	movt	r1, #9
   228cc:	bl	1606c <fputs@plt+0x4c84>
   228d0:	clz	r0, r0
   228d4:	lsr	r5, r0, #5
   228d8:	mov	r0, r5
   228dc:	pop	{r4, r5, fp, pc}
   228e0:	push	{r4, sl, fp, lr}
   228e4:	add	fp, sp, #8
   228e8:	mov	r4, r0
   228ec:	bl	13e84 <fputs@plt+0x2a9c>
   228f0:	mov	r1, r0
   228f4:	mov	r0, #0
   228f8:	cmp	r1, #0
   228fc:	popne	{r4, sl, fp, pc}
   22900:	movw	r1, #34792	; 0x87e8
   22904:	movt	r1, #10
   22908:	ldr	r2, [r1]
   2290c:	cmp	r2, #0
   22910:	beq	2293c <fputs@plt+0x11554>
   22914:	mov	r0, #1000	; 0x3e8
   22918:	ldr	r3, [r2, #60]	; 0x3c
   2291c:	mul	r1, r4, r0
   22920:	mov	r0, r2
   22924:	blx	r3
   22928:	movw	r1, #19923	; 0x4dd3
   2292c:	movt	r1, #4194	; 0x1062
   22930:	smmul	r0, r0, r1
   22934:	asr	r1, r0, #6
   22938:	add	r0, r1, r0, lsr #31
   2293c:	pop	{r4, sl, fp, pc}
   22940:	cmp	r1, #0
   22944:	mvn	r2, #0
   22948:	movweq	r2, #255	; 0xff
   2294c:	str	r2, [r0, #56]	; 0x38
   22950:	mov	r0, #0
   22954:	bx	lr
   22958:	push	{r4, r5, fp, lr}
   2295c:	add	fp, sp, #8
   22960:	mov	r4, r3
   22964:	mov	r5, r2
   22968:	bl	229f8 <fputs@plt+0x11610>
   2296c:	cmp	r0, #0
   22970:	beq	229c0 <fputs@plt+0x115d8>
   22974:	ldr	r1, [r0]
   22978:	ldr	r0, [r0, #4]
   2297c:	cmp	r5, #28
   22980:	str	r1, [r0, #4]
   22984:	ldr	r0, [r0]
   22988:	beq	229c8 <fputs@plt+0x115e0>
   2298c:	cmp	r5, #27
   22990:	beq	229e0 <fputs@plt+0x115f8>
   22994:	ldr	r0, [r0, #64]	; 0x40
   22998:	cmp	r5, #7
   2299c:	beq	229e4 <fputs@plt+0x115fc>
   229a0:	ldr	r1, [r0]
   229a4:	cmp	r1, #0
   229a8:	beq	229f0 <fputs@plt+0x11608>
   229ac:	ldr	r3, [r1, #40]	; 0x28
   229b0:	mov	r1, r5
   229b4:	mov	r2, r4
   229b8:	pop	{r4, r5, fp, lr}
   229bc:	bx	r3
   229c0:	mov	r0, #1
   229c4:	pop	{r4, r5, fp, pc}
   229c8:	ldr	r1, [r0, #216]	; 0xd8
   229cc:	cmp	r1, #0
   229d0:	add	r2, r1, #8
   229d4:	addeq	r2, r0, #68	; 0x44
   229d8:	ldr	r0, [r2]
   229dc:	b	229e4 <fputs@plt+0x115fc>
   229e0:	ldr	r0, [r0]
   229e4:	str	r0, [r4]
   229e8:	mov	r0, #0
   229ec:	pop	{r4, r5, fp, pc}
   229f0:	mov	r0, #12
   229f4:	pop	{r4, r5, fp, pc}
   229f8:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   229fc:	add	fp, sp, #24
   22a00:	ldr	r8, [r0, #20]
   22a04:	cmp	r8, #1
   22a08:	blt	22a50 <fputs@plt+0x11668>
   22a0c:	ldr	r7, [r0, #16]
   22a10:	mov	r4, r1
   22a14:	mov	r6, #0
   22a18:	add	r0, r7, r6, lsl #4
   22a1c:	ldr	r5, [r0, #4]
   22a20:	cmp	r5, #0
   22a24:	beq	22a44 <fputs@plt+0x1165c>
   22a28:	cmp	r4, #0
   22a2c:	beq	22a54 <fputs@plt+0x1166c>
   22a30:	ldr	r1, [r7, r6, lsl #4]
   22a34:	mov	r0, r4
   22a38:	bl	1606c <fputs@plt+0x4c84>
   22a3c:	cmp	r0, #0
   22a40:	beq	22a54 <fputs@plt+0x1166c>
   22a44:	add	r6, r6, #1
   22a48:	cmp	r6, r8
   22a4c:	blt	22a18 <fputs@plt+0x11630>
   22a50:	mov	r5, #0
   22a54:	mov	r0, r5
   22a58:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   22a5c:	sub	sp, sp, #12
   22a60:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   22a64:	add	fp, sp, #28
   22a68:	sub	sp, sp, #16
   22a6c:	add	ip, fp, #8
   22a70:	sub	r0, r0, #5
   22a74:	mov	r4, #0
   22a78:	stm	ip, {r1, r2, r3}
   22a7c:	add	r1, fp, #8
   22a80:	cmp	r0, #20
   22a84:	str	r1, [sp, #8]
   22a88:	bhi	22e94 <fputs@plt+0x11aac>
   22a8c:	add	r1, pc, #0
   22a90:	ldr	pc, [r1, r0, lsl #2]
   22a94:	andeq	r2, r2, r8, ror #21
   22a98:	strdeq	r2, [r2], -ip
   22a9c:	andeq	r2, r2, r8, lsl fp
   22aa0:	andeq	r2, r2, r8, lsr fp
   22aa4:	andeq	r2, r2, r8, lsl ip
   22aa8:	andeq	r2, r2, ip, asr #24
   22aac:	andeq	r2, r2, r4, lsl #25
   22ab0:	andeq	r2, r2, ip, lsr #25
   22ab4:			; <UNDEFINED> instruction: 0x00022cbc
   22ab8:	ldrdeq	r2, [r2], -r0
   22abc:	andeq	r2, r2, r8, lsl #26
   22ac0:	andeq	r2, r2, ip, lsr #26
   22ac4:	andeq	r2, r2, r4, asr sp
   22ac8:	andeq	r2, r2, ip, lsl #27
   22acc:	muleq	r2, r4, lr
   22ad0:	andeq	r2, r2, ip, lsr #27
   22ad4:	muleq	r2, r4, lr
   22ad8:	andeq	r2, r2, ip, asr #27
   22adc:	ldrdeq	r2, [r2], -r8
   22ae0:	strdeq	r2, [r2], -r0
   22ae4:	andeq	r2, r2, r4, lsl lr
   22ae8:	movw	r0, #35344	; 0x8a10
   22aec:	movw	r1, #34832	; 0x8810
   22af0:	movt	r0, #10
   22af4:	movt	r1, #10
   22af8:	b	22b0c <fputs@plt+0x11724>
   22afc:	movw	r0, #34832	; 0x8810
   22b00:	movw	r1, #35344	; 0x8a10
   22b04:	movt	r0, #10
   22b08:	movt	r1, #10
   22b0c:	movw	r2, #259	; 0x103
   22b10:	bl	11244 <memcpy@plt>
   22b14:	b	22e94 <fputs@plt+0x11aac>
   22b18:	bl	13e84 <fputs@plt+0x2a9c>
   22b1c:	cmp	r0, #0
   22b20:	bne	22e94 <fputs@plt+0x11aac>
   22b24:	movw	r0, #34832	; 0x8810
   22b28:	mov	r4, #0
   22b2c:	movt	r0, #10
   22b30:	strb	r4, [r0]
   22b34:	b	22e94 <fputs@plt+0x11aac>
   22b38:	ldr	r0, [sp, #8]
   22b3c:	add	r1, r0, #4
   22b40:	str	r1, [sp, #8]
   22b44:	mov	r1, r0
   22b48:	ldr	r7, [r1], #8
   22b4c:	str	r1, [sp, #8]
   22b50:	mov	r1, #0
   22b54:	ldr	r5, [r0, #4]
   22b58:	mov	r0, #512	; 0x200
   22b5c:	bl	1438c <fputs@plt+0x2fa4>
   22b60:	mov	sl, r0
   22b64:	cmp	r0, #0
   22b68:	beq	22b80 <fputs@plt+0x11798>
   22b6c:	add	r0, sl, #4
   22b70:	mov	r1, #0
   22b74:	mov	r2, #508	; 0x1fc
   22b78:	bl	1119c <memset@plt>
   22b7c:	str	r7, [sl]
   22b80:	add	r0, r7, #7
   22b84:	asr	r1, r0, #31
   22b88:	add	r0, r0, r1, lsr #29
   22b8c:	mov	r1, #1
   22b90:	add	r4, r1, r0, asr #3
   22b94:	asr	r1, r4, #31
   22b98:	mov	r0, r4
   22b9c:	bl	1438c <fputs@plt+0x2fa4>
   22ba0:	mov	r6, r0
   22ba4:	cmp	r0, #0
   22ba8:	beq	22bbc <fputs@plt+0x117d4>
   22bac:	mov	r0, r6
   22bb0:	mov	r1, #0
   22bb4:	mov	r2, r4
   22bb8:	bl	1119c <memset@plt>
   22bbc:	bl	13e84 <fputs@plt+0x2a9c>
   22bc0:	mov	r1, #0
   22bc4:	mvn	r4, #0
   22bc8:	cmp	r0, #0
   22bcc:	str	r1, [sp, #4]
   22bd0:	bne	22bfc <fputs@plt+0x11814>
   22bd4:	mov	r0, #512	; 0x200
   22bd8:	mov	r1, #0
   22bdc:	bl	1438c <fputs@plt+0x2fa4>
   22be0:	cmp	sl, #0
   22be4:	str	r0, [sp, #4]
   22be8:	beq	22bfc <fputs@plt+0x11814>
   22bec:	cmp	r6, #0
   22bf0:	ldrne	r0, [sp, #4]
   22bf4:	cmpne	r0, #0
   22bf8:	bne	22ea8 <fputs@plt+0x11ac0>
   22bfc:	ldr	r0, [sp, #4]
   22c00:	bl	144bc <fputs@plt+0x30d4>
   22c04:	mov	r0, r6
   22c08:	bl	144bc <fputs@plt+0x30d4>
   22c0c:	mov	r0, sl
   22c10:	bl	2c2a0 <fputs@plt+0x1aeb8>
   22c14:	b	22e94 <fputs@plt+0x11aac>
   22c18:	ldr	r0, [sp, #8]
   22c1c:	add	r1, r0, #4
   22c20:	str	r1, [sp, #8]
   22c24:	ldr	r1, [r0]
   22c28:	movw	r0, #16696	; 0x4138
   22c2c:	movt	r0, #10
   22c30:	cmp	r1, #0
   22c34:	str	r1, [r0, #264]	; 0x108
   22c38:	beq	22e94 <fputs@plt+0x11aac>
   22c3c:	mov	r0, #0
   22c40:	blx	r1
   22c44:	mov	r4, r0
   22c48:	b	22e94 <fputs@plt+0x11aac>
   22c4c:	ldr	r0, [sp, #8]
   22c50:	add	r1, r0, #4
   22c54:	str	r1, [sp, #8]
   22c58:	mov	r1, r0
   22c5c:	ldr	r2, [r1], #8
   22c60:	str	r1, [sp, #8]
   22c64:	movw	r1, #35612	; 0x8b1c
   22c68:	movt	r1, #10
   22c6c:	ldr	r0, [r0, #4]
   22c70:	str	r2, [r1]
   22c74:	movw	r1, #35616	; 0x8b20
   22c78:	movt	r1, #10
   22c7c:	str	r0, [r1]
   22c80:	b	22e94 <fputs@plt+0x11aac>
   22c84:	ldr	r1, [sp, #8]
   22c88:	add	r0, r1, #4
   22c8c:	str	r0, [sp, #8]
   22c90:	movw	r0, #17320	; 0x43a8
   22c94:	movt	r0, #10
   22c98:	ldr	r1, [r1]
   22c9c:	ldr	r4, [r0]
   22ca0:	cmp	r1, #0
   22ca4:	strne	r1, [r0]
   22ca8:	b	22e94 <fputs@plt+0x11aac>
   22cac:	mov	r0, #0
   22cb0:	str	r0, [sp, #12]
   22cb4:	ldr	r4, [sp, #12]
   22cb8:	b	22e94 <fputs@plt+0x11aac>
   22cbc:	ldr	r0, [sp, #8]
   22cc0:	add	r1, r0, #4
   22cc4:	str	r1, [sp, #8]
   22cc8:	ldr	r4, [r0]
   22ccc:	b	22e94 <fputs@plt+0x11aac>
   22cd0:	ldr	r0, [sp, #8]
   22cd4:	mov	r4, #0
   22cd8:	add	r1, r0, #4
   22cdc:	str	r1, [sp, #8]
   22ce0:	mov	r1, r0
   22ce4:	ldr	r3, [r1], #8
   22ce8:	str	r1, [sp, #8]
   22cec:	mov	r1, #0
   22cf0:	ldr	r2, [r0, #4]
   22cf4:	ldr	r0, [r3, #16]
   22cf8:	mov	r3, #0
   22cfc:	ldr	r0, [r0, #4]
   22d00:	bl	2303c <fputs@plt+0x11c54>
   22d04:	b	22e94 <fputs@plt+0x11aac>
   22d08:	ldr	r0, [sp, #8]
   22d0c:	add	r1, r0, #4
   22d10:	str	r1, [sp, #8]
   22d14:	mov	r1, r0
   22d18:	ldr	r2, [r1], #8
   22d1c:	str	r1, [sp, #8]
   22d20:	ldr	r0, [r0, #4]
   22d24:	strh	r0, [r2, #64]	; 0x40
   22d28:	b	22e94 <fputs@plt+0x11aac>
   22d2c:	ldr	r0, [sp, #8]
   22d30:	add	r1, r0, #4
   22d34:	str	r1, [sp, #8]
   22d38:	ldr	r4, [r0]
   22d3c:	cmp	r4, #0
   22d40:	beq	22e70 <fputs@plt+0x11a88>
   22d44:	mov	r0, r4
   22d48:	bl	11220 <strlen@plt>
   22d4c:	bic	r1, r0, #-1073741824	; 0xc0000000
   22d50:	b	22e74 <fputs@plt+0x11a8c>
   22d54:	ldr	r1, [sp, #8]
   22d58:	add	r0, r1, #4
   22d5c:	add	r2, r1, #12
   22d60:	str	r0, [sp, #8]
   22d64:	ldm	r1, {r0, r6}
   22d68:	str	r2, [sp, #8]
   22d6c:	ldr	r5, [r1, #8]
   22d70:	cmp	r0, #0
   22d74:	beq	22d80 <fputs@plt+0x11998>
   22d78:	bl	23128 <fputs@plt+0x11d40>
   22d7c:	str	r0, [r6]
   22d80:	mov	r0, r5
   22d84:	bl	231e4 <fputs@plt+0x11dfc>
   22d88:	b	22e94 <fputs@plt+0x11aac>
   22d8c:	ldr	r0, [sp, #8]
   22d90:	add	r1, r0, #4
   22d94:	str	r1, [sp, #8]
   22d98:	movw	r1, #16696	; 0x4138
   22d9c:	ldr	r0, [r0]
   22da0:	movt	r1, #10
   22da4:	str	r0, [r1, #268]	; 0x10c
   22da8:	b	22e94 <fputs@plt+0x11aac>
   22dac:	ldr	r0, [sp, #8]
   22db0:	add	r1, r0, #4
   22db4:	str	r1, [sp, #8]
   22db8:	movw	r1, #16696	; 0x4138
   22dbc:	ldr	r0, [r0]
   22dc0:	movt	r1, #10
   22dc4:	str	r0, [r1, #24]
   22dc8:	b	22e94 <fputs@plt+0x11aac>
   22dcc:	movw	r4, #57874	; 0xe212
   22dd0:	movt	r4, #1
   22dd4:	b	22e94 <fputs@plt+0x11aac>
   22dd8:	movw	r0, #16696	; 0x4138
   22ddc:	movt	r0, #10
   22de0:	ldr	r0, [r0, #228]	; 0xe4
   22de4:	clz	r0, r0
   22de8:	lsr	r4, r0, #5
   22dec:	b	22e94 <fputs@plt+0x11aac>
   22df0:	ldr	r0, [sp, #8]
   22df4:	add	r1, r0, #4
   22df8:	str	r1, [sp, #8]
   22dfc:	mov	r1, r0
   22e00:	ldr	r2, [r1], #8
   22e04:	str	r1, [sp, #8]
   22e08:	ldr	r0, [r0, #4]
   22e0c:	str	r0, [r2, #140]	; 0x8c
   22e10:	b	22e94 <fputs@plt+0x11aac>
   22e14:	ldr	r6, [sp, #8]
   22e18:	add	r0, r6, #4
   22e1c:	str	r0, [sp, #8]
   22e20:	add	r0, r6, #8
   22e24:	ldr	r5, [r6]
   22e28:	str	r0, [sp, #8]
   22e2c:	ldr	r1, [r6, #4]
   22e30:	mov	r0, r5
   22e34:	bl	21520 <fputs@plt+0x10138>
   22e38:	strb	r0, [r5, #148]	; 0x94
   22e3c:	add	r0, r6, #16
   22e40:	ldrb	r1, [r6, #8]
   22e44:	strb	r1, [r5, #149]	; 0x95
   22e48:	strb	r1, [r5, #151]	; 0x97
   22e4c:	str	r0, [sp, #8]
   22e50:	cmp	r1, #0
   22e54:	ldr	r0, [r6, #12]
   22e58:	str	r0, [r5, #144]	; 0x90
   22e5c:	bne	22e94 <fputs@plt+0x11aac>
   22e60:	cmp	r0, #1
   22e64:	movge	r0, r5
   22e68:	blge	18a64 <fputs@plt+0x767c>
   22e6c:	b	22e94 <fputs@plt+0x11aac>
   22e70:	mov	r1, #0
   22e74:	mov	r0, #27
   22e78:	add	r2, sp, #12
   22e7c:	str	r0, [sp, #12]
   22e80:	mov	r0, r4
   22e84:	bl	4991c <fputs@plt+0x38534>
   22e88:	ldr	r0, [sp, #12]
   22e8c:	subs	r4, r0, #27
   22e90:	movwne	r4, #124	; 0x7c
   22e94:	mov	r0, r4
   22e98:	sub	sp, fp, #28
   22e9c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   22ea0:	add	sp, sp, #12
   22ea4:	bx	lr
   22ea8:	mov	r8, #0
   22eac:	ldr	r9, [r5, r8, lsl #2]
   22eb0:	sub	r0, r9, #1
   22eb4:	cmp	r0, #2
   22eb8:	bcc	22ee4 <fputs@plt+0x11afc>
   22ebc:	cmp	r9, #5
   22ec0:	beq	22ee4 <fputs@plt+0x11afc>
   22ec4:	cmp	r9, #0
   22ec8:	beq	22f98 <fputs@plt+0x11bb0>
   22ecc:	mov	r0, #4
   22ed0:	add	r1, sp, #12
   22ed4:	bl	15ed8 <fputs@plt+0x4af0>
   22ed8:	ldr	r1, [sp, #12]
   22edc:	mov	r0, #2
   22ee0:	b	22f04 <fputs@plt+0x11b1c>
   22ee4:	add	r0, r5, r8, lsl #2
   22ee8:	ldr	r2, [r0, #8]
   22eec:	sub	r1, r2, #1
   22ef0:	str	r1, [sp, #12]
   22ef4:	ldr	r3, [r0, #12]
   22ef8:	add	r2, r3, r2
   22efc:	str	r2, [r0, #8]
   22f00:	mov	r0, #4
   22f04:	orr	r2, r8, #1
   22f08:	bic	r1, r1, #-2147483648	; 0x80000000
   22f0c:	ldr	r3, [r5, r2, lsl #2]
   22f10:	sub	r3, r3, #1
   22f14:	str	r3, [r5, r2, lsl #2]
   22f18:	sdiv	r2, r1, r7
   22f1c:	cmp	r3, #0
   22f20:	addle	r8, r8, r0
   22f24:	tst	r9, #1
   22f28:	mls	r1, r2, r7, r1
   22f2c:	mov	r2, #1
   22f30:	add	r0, r1, #1
   22f34:	str	r1, [sp, #12]
   22f38:	and	r1, r0, #7
   22f3c:	lsl	r1, r2, r1
   22f40:	ldrb	r2, [r6, r0, lsr #3]
   22f44:	lsr	r0, r0, #3
   22f48:	bne	22f6c <fputs@plt+0x11b84>
   22f4c:	bic	r1, r2, r1
   22f50:	ldr	r2, [sp, #4]
   22f54:	strb	r1, [r6, r0]
   22f58:	ldr	r0, [sp, #12]
   22f5c:	add	r1, r0, #1
   22f60:	mov	r0, sl
   22f64:	bl	31820 <fputs@plt+0x20438>
   22f68:	b	22eac <fputs@plt+0x11ac4>
   22f6c:	orr	r1, r2, r1
   22f70:	cmp	r9, #5
   22f74:	strb	r1, [r6, r0]
   22f78:	beq	22eac <fputs@plt+0x11ac4>
   22f7c:	ldr	r0, [sp, #12]
   22f80:	add	r1, r0, #1
   22f84:	mov	r0, sl
   22f88:	bl	28ab8 <fputs@plt+0x176d0>
   22f8c:	cmp	r0, #0
   22f90:	beq	22eac <fputs@plt+0x11ac4>
   22f94:	b	22bfc <fputs@plt+0x11814>
   22f98:	add	r1, r7, #1
   22f9c:	mov	r0, sl
   22fa0:	bl	28448 <fputs@plt+0x17060>
   22fa4:	mov	r4, r0
   22fa8:	mov	r0, sl
   22fac:	mov	r1, #0
   22fb0:	mov	r5, #0
   22fb4:	bl	28448 <fputs@plt+0x17060>
   22fb8:	ldr	r1, [sl]
   22fbc:	cmp	r4, #0
   22fc0:	mov	r9, #1
   22fc4:	str	r9, [sp, #12]
   22fc8:	sub	r1, r1, r7
   22fcc:	addne	r1, r1, #1
   22fd0:	cmp	r0, #0
   22fd4:	addne	r1, r1, #1
   22fd8:	cmp	r7, #1
   22fdc:	blt	23034 <fputs@plt+0x11c4c>
   22fe0:	str	r1, [sp]
   22fe4:	add	r4, r5, #1
   22fe8:	ldrb	r0, [r6, r4, lsr #3]
   22fec:	and	r1, r4, #7
   22ff0:	and	r8, r0, r9, lsl r1
   22ff4:	mov	r0, sl
   22ff8:	mov	r1, r4
   22ffc:	cmp	r8, #0
   23000:	movwne	r8, #1
   23004:	bl	28448 <fputs@plt+0x17060>
   23008:	clz	r0, r0
   2300c:	lsr	r0, r0, #5
   23010:	cmp	r0, r8
   23014:	beq	22bfc <fputs@plt+0x11814>
   23018:	add	r0, r5, #2
   2301c:	add	r5, r5, #1
   23020:	cmp	r7, r5
   23024:	str	r0, [sp, #12]
   23028:	bne	22fe4 <fputs@plt+0x11bfc>
   2302c:	ldr	r4, [sp]
   23030:	b	22bfc <fputs@plt+0x11814>
   23034:	mov	r4, r1
   23038:	b	22bfc <fputs@plt+0x11814>
   2303c:	push	{r4, r5, r6, sl, fp, lr}
   23040:	add	fp, sp, #16
   23044:	mov	r5, r2
   23048:	ldm	r0, {r2, r6}
   2304c:	mov	r0, #8
   23050:	str	r2, [r6, #4]
   23054:	ldrb	r2, [r6, #22]
   23058:	tst	r2, #2
   2305c:	bne	23124 <fputs@plt+0x11d3c>
   23060:	mov	r4, r3
   23064:	cmn	r5, #1
   23068:	bgt	23078 <fputs@plt+0x11c90>
   2306c:	ldr	r0, [r6, #32]
   23070:	ldr	r2, [r6, #36]	; 0x24
   23074:	sub	r5, r0, r2
   23078:	sub	r0, r1, #512	; 0x200
   2307c:	cmp	r0, #65024	; 0xfe00
   23080:	bhi	230f4 <fputs@plt+0x11d0c>
   23084:	movw	r0, #21845	; 0x5555
   23088:	movw	r2, #13107	; 0x3333
   2308c:	movt	r0, #21845	; 0x5555
   23090:	movt	r2, #13107	; 0x3333
   23094:	and	r0, r0, r1, lsr #1
   23098:	sub	r0, r1, r0
   2309c:	and	r3, r2, r0, lsr #2
   230a0:	and	r0, r0, r2
   230a4:	movw	r2, #3855	; 0xf0f
   230a8:	movt	r2, #3855	; 0xf0f
   230ac:	add	r0, r0, r3
   230b0:	add	r0, r0, r0, lsr #4
   230b4:	and	r0, r0, r2
   230b8:	movw	r2, #257	; 0x101
   230bc:	movt	r2, #257	; 0x101
   230c0:	mul	r0, r0, r2
   230c4:	lsr	r0, r0, #24
   230c8:	cmp	r0, #1
   230cc:	bhi	230f4 <fputs@plt+0x11d0c>
   230d0:	str	r1, [r6, #32]
   230d4:	ldr	r0, [r6, #80]	; 0x50
   230d8:	cmp	r0, #0
   230dc:	beq	230f4 <fputs@plt+0x11d0c>
   230e0:	sub	r0, r0, #4
   230e4:	str	r0, [r6, #80]	; 0x50
   230e8:	bl	2a638 <fputs@plt+0x19250>
   230ec:	mov	r0, #0
   230f0:	str	r0, [r6, #80]	; 0x50
   230f4:	ldr	r0, [r6]
   230f8:	add	r1, r6, #32
   230fc:	mov	r2, r5
   23100:	bl	26f2c <fputs@plt+0x15b44>
   23104:	ldr	r1, [r6, #32]
   23108:	uxth	r2, r5
   2310c:	cmp	r4, #0
   23110:	sub	r1, r1, r2
   23114:	str	r1, [r6, #36]	; 0x24
   23118:	ldrhne	r1, [r6, #22]
   2311c:	orrne	r1, r1, #2
   23120:	strhne	r1, [r6, #22]
   23124:	pop	{r4, r5, r6, sl, fp, pc}
   23128:	push	{r4, r5, r6, sl, fp, lr}
   2312c:	add	fp, sp, #16
   23130:	movw	r5, #34712	; 0x8798
   23134:	movw	r6, #16696	; 0x4138
   23138:	movt	r5, #10
   2313c:	movt	r6, #10
   23140:	ldr	r1, [r5, #72]	; 0x48
   23144:	cmp	r1, r0
   23148:	movw	r1, #34800	; 0x87f0
   2314c:	movt	r1, #10
   23150:	strcc	r0, [r5, #72]	; 0x48
   23154:	ldr	r2, [r1, #24]
   23158:	cmp	r2, #0
   2315c:	beq	2319c <fputs@plt+0x11db4>
   23160:	ldr	r3, [r6, #196]	; 0xc4
   23164:	cmp	r3, r0
   23168:	blt	2319c <fputs@plt+0x11db4>
   2316c:	ldr	r4, [r1, #20]
   23170:	ldr	r0, [r5, #12]
   23174:	ldr	r6, [r5, #52]	; 0x34
   23178:	sub	r2, r2, #1
   2317c:	ldr	r3, [r4]
   23180:	add	r0, r0, #1
   23184:	cmp	r0, r6
   23188:	str	r0, [r5, #12]
   2318c:	strhi	r0, [r5, #52]	; 0x34
   23190:	str	r3, [r1, #20]
   23194:	str	r2, [r1, #24]
   23198:	b	231dc <fputs@plt+0x11df4>
   2319c:	asr	r1, r0, #31
   231a0:	bl	1438c <fputs@plt+0x2fa4>
   231a4:	cmp	r0, #0
   231a8:	mov	r4, r0
   231ac:	ldrne	r0, [r6]
   231b0:	cmpne	r0, #0
   231b4:	beq	231dc <fputs@plt+0x11df4>
   231b8:	ldr	r1, [r6, #52]	; 0x34
   231bc:	mov	r0, r4
   231c0:	blx	r1
   231c4:	ldr	r1, [r5, #16]
   231c8:	ldr	r2, [r5, #56]	; 0x38
   231cc:	add	r0, r1, r0
   231d0:	cmp	r0, r2
   231d4:	str	r0, [r5, #16]
   231d8:	strhi	r0, [r5, #56]	; 0x38
   231dc:	mov	r0, r4
   231e0:	pop	{r4, r5, r6, sl, fp, pc}
   231e4:	push	{r4, r5, fp, lr}
   231e8:	add	fp, sp, #8
   231ec:	cmp	r0, #0
   231f0:	popeq	{r4, r5, fp, pc}
   231f4:	movw	r5, #16696	; 0x4138
   231f8:	mov	r4, r0
   231fc:	movt	r5, #10
   23200:	ldr	r0, [r5, #192]	; 0xc0
   23204:	cmp	r0, r4
   23208:	bhi	23250 <fputs@plt+0x11e68>
   2320c:	movw	r0, #34800	; 0x87f0
   23210:	movt	r0, #10
   23214:	ldr	r1, [r0, #16]
   23218:	cmp	r1, r4
   2321c:	bls	23250 <fputs@plt+0x11e68>
   23220:	ldr	r1, [r0, #20]
   23224:	str	r1, [r4]
   23228:	str	r4, [r0, #20]
   2322c:	ldr	r1, [r0, #24]
   23230:	add	r1, r1, #1
   23234:	str	r1, [r0, #24]
   23238:	movw	r0, #34712	; 0x8798
   2323c:	movt	r0, #10
   23240:	ldr	r1, [r0, #12]
   23244:	sub	r1, r1, #1
   23248:	str	r1, [r0, #12]
   2324c:	pop	{r4, r5, fp, pc}
   23250:	ldr	r0, [r5]
   23254:	cmp	r0, #0
   23258:	beq	23294 <fputs@plt+0x11eac>
   2325c:	ldr	r1, [r5, #52]	; 0x34
   23260:	mov	r0, r4
   23264:	blx	r1
   23268:	movw	r1, #34712	; 0x8798
   2326c:	movt	r1, #10
   23270:	ldr	r3, [r1, #16]
   23274:	ldr	r2, [r1]
   23278:	ldr	ip, [r1, #36]	; 0x24
   2327c:	sub	r3, r3, r0
   23280:	sub	r0, r2, r0
   23284:	str	r3, [r1, #16]
   23288:	str	r0, [r1]
   2328c:	sub	r0, ip, #1
   23290:	str	r0, [r1, #36]	; 0x24
   23294:	ldr	r1, [r5, #44]	; 0x2c
   23298:	mov	r0, r4
   2329c:	pop	{r4, r5, fp, lr}
   232a0:	bx	r1
   232a4:	push	{r4, r5, r6, r7, fp, lr}
   232a8:	add	fp, sp, #16
   232ac:	cmp	r0, #0
   232b0:	mov	r4, #0
   232b4:	movne	r5, r1
   232b8:	cmpne	r1, #0
   232bc:	bne	232c8 <fputs@plt+0x11ee0>
   232c0:	mov	r0, r4
   232c4:	pop	{r4, r5, r6, r7, fp, pc}
   232c8:	mov	r6, r0
   232cc:	mov	r0, r6
   232d0:	bl	11220 <strlen@plt>
   232d4:	bic	r0, r0, #-1073741824	; 0xc0000000
   232d8:	add	r6, r0, r6
   232dc:	ldrb	r0, [r6, #1]!
   232e0:	cmp	r0, #0
   232e4:	beq	232c0 <fputs@plt+0x11ed8>
   232e8:	mov	r0, r6
   232ec:	mov	r1, r5
   232f0:	bl	113c4 <strcmp@plt>
   232f4:	mov	r7, r0
   232f8:	mov	r0, r6
   232fc:	bl	11220 <strlen@plt>
   23300:	bic	r0, r0, #-1073741824	; 0xc0000000
   23304:	cmp	r7, #0
   23308:	add	r0, r0, r6
   2330c:	add	r6, r0, #1
   23310:	bne	232cc <fputs@plt+0x11ee4>
   23314:	mov	r4, r6
   23318:	b	232c0 <fputs@plt+0x11ed8>
   2331c:	push	{r4, sl, fp, lr}
   23320:	add	fp, sp, #8
   23324:	mov	r4, r2
   23328:	bl	232a4 <fputs@plt+0x11ebc>
   2332c:	cmp	r4, #0
   23330:	mov	r1, r4
   23334:	movwne	r1, #1
   23338:	cmp	r0, #0
   2333c:	beq	23360 <fputs@plt+0x11f78>
   23340:	cmp	r4, #0
   23344:	mov	r1, #1
   23348:	movwne	r4, #1
   2334c:	mov	r2, r4
   23350:	bl	80950 <fputs@plt+0x6f568>
   23354:	cmp	r0, #0
   23358:	mov	r1, r0
   2335c:	movwne	r1, #1
   23360:	mov	r0, r1
   23364:	pop	{r4, sl, fp, pc}
   23368:	push	{r4, r5, fp, lr}
   2336c:	add	fp, sp, #8
   23370:	sub	sp, sp, #8
   23374:	mov	r4, r3
   23378:	mov	r5, r2
   2337c:	bl	232a4 <fputs@plt+0x11ebc>
   23380:	cmp	r0, #0
   23384:	beq	233a0 <fputs@plt+0x11fb8>
   23388:	mov	r1, sp
   2338c:	bl	233b0 <fputs@plt+0x11fc8>
   23390:	ldm	sp, {r1, r2}
   23394:	cmp	r0, #0
   23398:	moveq	r4, r2
   2339c:	moveq	r5, r1
   233a0:	mov	r0, r5
   233a4:	mov	r1, r4
   233a8:	sub	sp, fp, #8
   233ac:	pop	{r4, r5, fp, pc}
   233b0:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   233b4:	add	fp, sp, #24
   233b8:	mov	r5, r0
   233bc:	ldrb	r0, [r0]
   233c0:	mov	r8, r1
   233c4:	cmp	r0, #48	; 0x30
   233c8:	bne	233f4 <fputs@plt+0x1200c>
   233cc:	ldrb	r0, [r5, #1]
   233d0:	orr	r0, r0, #32
   233d4:	cmp	r0, #120	; 0x78
   233d8:	bne	233f4 <fputs@plt+0x1200c>
   233dc:	ldrb	r1, [r5, #2]
   233e0:	movw	lr, #48044	; 0xbbac
   233e4:	movt	lr, #8
   233e8:	ldrb	r2, [lr, r1]
   233ec:	tst	r2, #8
   233f0:	bne	23414 <fputs@plt+0x1202c>
   233f4:	mov	r0, r5
   233f8:	bl	11220 <strlen@plt>
   233fc:	bic	r2, r0, #-1073741824	; 0xc0000000
   23400:	mov	r0, r5
   23404:	mov	r1, r8
   23408:	mov	r3, #1
   2340c:	pop	{r4, r5, r6, r7, r8, r9, fp, lr}
   23410:	b	34948 <fputs@plt+0x23560>
   23414:	cmp	r1, #48	; 0x30
   23418:	bne	23438 <fputs@plt+0x12050>
   2341c:	mov	r2, #3
   23420:	ldrb	r1, [r5, r2]
   23424:	add	r2, r2, #1
   23428:	cmp	r1, #48	; 0x30
   2342c:	beq	23420 <fputs@plt+0x12038>
   23430:	sub	ip, r2, #1
   23434:	b	2343c <fputs@plt+0x12054>
   23438:	mov	ip, #2
   2343c:	ldrb	r2, [lr, r1]
   23440:	mov	r6, #0
   23444:	mov	r7, #0
   23448:	mov	r3, ip
   2344c:	tst	r2, #8
   23450:	beq	23498 <fputs@plt+0x120b0>
   23454:	add	r9, r5, #1
   23458:	mov	r6, #0
   2345c:	mov	r3, ip
   23460:	mov	r7, #0
   23464:	ldrb	r4, [r9, r3]
   23468:	ubfx	r2, r1, #6, #1
   2346c:	lsl	r7, r7, #4
   23470:	add	r3, r3, #1
   23474:	orr	r2, r2, r2, lsl #3
   23478:	orr	r7, r7, r6, lsr #28
   2347c:	add	r1, r2, r1
   23480:	ldrb	r0, [lr, r4]
   23484:	and	r1, r1, #15
   23488:	orr	r6, r1, r6, lsl #4
   2348c:	mov	r1, r4
   23490:	tst	r0, #8
   23494:	bne	23464 <fputs@plt+0x1207c>
   23498:	strd	r6, [r8]
   2349c:	mov	r0, #1
   234a0:	ldrb	r1, [r5, r3]
   234a4:	cmp	r1, #0
   234a8:	beq	234b0 <fputs@plt+0x120c8>
   234ac:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   234b0:	sub	r1, r3, ip
   234b4:	mov	r0, #0
   234b8:	cmp	r1, #16
   234bc:	movwgt	r0, #1
   234c0:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   234c4:	push	{fp, lr}
   234c8:	mov	fp, sp
   234cc:	bl	229f8 <fputs@plt+0x11610>
   234d0:	cmp	r0, #0
   234d4:	beq	234f8 <fputs@plt+0x12110>
   234d8:	ldr	r0, [r0, #4]
   234dc:	ldr	r0, [r0]
   234e0:	ldrb	r1, [r0, #16]
   234e4:	cmp	r1, #0
   234e8:	beq	23500 <fputs@plt+0x12118>
   234ec:	movw	r0, #38315	; 0x95ab
   234f0:	movt	r0, #8
   234f4:	pop	{fp, pc}
   234f8:	mov	r0, #0
   234fc:	pop	{fp, pc}
   23500:	ldr	r0, [r0, #176]	; 0xb0
   23504:	pop	{fp, pc}
   23508:	push	{fp, lr}
   2350c:	mov	fp, sp
   23510:	bl	229f8 <fputs@plt+0x11610>
   23514:	cmp	r0, #0
   23518:	beq	2352c <fputs@plt+0x12144>
   2351c:	ldr	r0, [r0, #4]
   23520:	ldrh	r0, [r0, #22]
   23524:	and	r0, r0, #1
   23528:	pop	{fp, pc}
   2352c:	mvn	r0, #0
   23530:	pop	{fp, pc}
   23534:	push	{r4, sl, fp, lr}
   23538:	add	fp, sp, #8
   2353c:	mov	r4, r0
   23540:	cmp	r0, #0
   23544:	beq	2356c <fputs@plt+0x12184>
   23548:	ldr	r0, [r4, #288]	; 0x120
   2354c:	cmp	r0, r1
   23550:	bhi	2356c <fputs@plt+0x12184>
   23554:	ldr	r0, [r4, #292]	; 0x124
   23558:	cmp	r0, r1
   2355c:	bls	2356c <fputs@plt+0x12184>
   23560:	mov	r0, #260	; 0x104
   23564:	ldrh	r0, [r4, r0]
   23568:	b	23580 <fputs@plt+0x12198>
   2356c:	movw	r0, #16696	; 0x4138
   23570:	movt	r0, #10
   23574:	ldr	r2, [r0, #52]	; 0x34
   23578:	mov	r0, r1
   2357c:	blx	r2
   23580:	ldr	r1, [r4, #456]	; 0x1c8
   23584:	ldr	r2, [r1]
   23588:	add	r0, r2, r0
   2358c:	str	r0, [r1]
   23590:	pop	{r4, sl, fp, pc}
   23594:	push	{r4, r5, fp, lr}
   23598:	add	fp, sp, #8
   2359c:	mov	r5, r0
   235a0:	mov	r4, r2
   235a4:	asr	r0, r1, #31
   235a8:	ldr	r2, [r5, #12]
   235ac:	ldr	r3, [r5, #16]
   235b0:	adds	r2, r2, r1
   235b4:	adc	r0, r0, #0
   235b8:	subs	r2, r2, r3
   235bc:	sbcs	r0, r0, #0
   235c0:	bge	235d0 <fputs@plt+0x121e8>
   235c4:	cmp	r1, #1
   235c8:	poplt	{r4, r5, fp, pc}
   235cc:	b	235e4 <fputs@plt+0x121fc>
   235d0:	mov	r0, r5
   235d4:	bl	236bc <fputs@plt+0x122d4>
   235d8:	mov	r1, r0
   235dc:	cmp	r0, #1
   235e0:	blt	23604 <fputs@plt+0x1221c>
   235e4:	ldr	r2, [r5, #12]
   235e8:	ldr	r0, [r5, #8]
   235ec:	sub	r1, r1, #1
   235f0:	cmp	r1, #0
   235f4:	add	r3, r2, #1
   235f8:	str	r3, [r5, #12]
   235fc:	strb	r4, [r0, r2]
   23600:	bgt	235e4 <fputs@plt+0x121fc>
   23604:	pop	{r4, r5, fp, pc}
   23608:	push	{r4, r5, fp, lr}
   2360c:	add	fp, sp, #8
   23610:	mov	r4, r1
   23614:	mov	r5, r0
   23618:	cmp	r1, #0
   2361c:	beq	23630 <fputs@plt+0x12248>
   23620:	mov	r0, r4
   23624:	bl	11220 <strlen@plt>
   23628:	bic	r2, r0, #-1073741824	; 0xc0000000
   2362c:	b	23634 <fputs@plt+0x1224c>
   23630:	mov	r2, #0
   23634:	ldr	r0, [r5, #12]
   23638:	ldr	r3, [r5, #16]
   2363c:	add	r1, r0, r2
   23640:	cmp	r1, r3
   23644:	bcs	23660 <fputs@plt+0x12278>
   23648:	str	r1, [r5, #12]
   2364c:	ldr	r1, [r5, #8]
   23650:	add	r0, r1, r0
   23654:	mov	r1, r4
   23658:	pop	{r4, r5, fp, lr}
   2365c:	b	11244 <memcpy@plt>
   23660:	mov	r0, r5
   23664:	mov	r1, r4
   23668:	pop	{r4, r5, fp, lr}
   2366c:	b	23670 <fputs@plt+0x12288>
   23670:	push	{r4, r5, r6, sl, fp, lr}
   23674:	add	fp, sp, #16
   23678:	mov	r5, r1
   2367c:	mov	r1, r2
   23680:	mov	r4, r0
   23684:	bl	236bc <fputs@plt+0x122d4>
   23688:	cmp	r0, #1
   2368c:	blt	236b8 <fputs@plt+0x122d0>
   23690:	mov	r6, r0
   23694:	ldr	r0, [r4, #8]
   23698:	ldr	r1, [r4, #12]
   2369c:	mov	r2, r6
   236a0:	add	r0, r0, r1
   236a4:	mov	r1, r5
   236a8:	bl	11244 <memcpy@plt>
   236ac:	ldr	r0, [r4, #12]
   236b0:	add	r0, r0, r6
   236b4:	str	r0, [r4, #12]
   236b8:	pop	{r4, r5, r6, sl, fp, pc}
   236bc:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   236c0:	add	fp, sp, #24
   236c4:	mov	r9, r1
   236c8:	ldrb	r1, [r0, #24]
   236cc:	mov	r4, r0
   236d0:	mov	r0, #0
   236d4:	cmp	r1, #0
   236d8:	beq	236e0 <fputs@plt+0x122f8>
   236dc:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   236e0:	ldr	r0, [r4, #20]
   236e4:	cmp	r0, #0
   236e8:	beq	23754 <fputs@plt+0x1236c>
   236ec:	ldrb	r2, [r4, #25]
   236f0:	ldr	r7, [r4, #12]
   236f4:	mov	r8, #0
   236f8:	mov	r1, #0
   236fc:	tst	r2, #4
   23700:	add	r2, r9, #1
   23704:	ldrne	r8, [r4, #8]
   23708:	asr	r3, r2, #31
   2370c:	adds	r2, r7, r2
   23710:	adc	r3, r3, #0
   23714:	adds	r7, r2, r7
   23718:	adc	r6, r3, #0
   2371c:	subs	r5, r0, r7
   23720:	rscs	r5, r6, #0
   23724:	movwlt	r1, #1
   23728:	cmp	r1, #0
   2372c:	movne	r7, r2
   23730:	movne	r6, r3
   23734:	subs	r0, r0, r7
   23738:	rscs	r0, r6, #0
   2373c:	bge	23778 <fputs@plt+0x12390>
   23740:	mov	r0, r4
   23744:	bl	23864 <fputs@plt+0x1247c>
   23748:	mov	r0, #0
   2374c:	mov	r1, #2
   23750:	b	23844 <fputs@plt+0x1245c>
   23754:	mov	r0, #2
   23758:	mov	r2, #0
   2375c:	strb	r0, [r4, #24]
   23760:	ldr	r0, [r4, #12]
   23764:	ldr	r1, [r4, #16]
   23768:	str	r2, [r4, #16]
   2376c:	mvn	r0, r0
   23770:	add	r0, r1, r0
   23774:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   23778:	str	r7, [r4, #16]
   2377c:	ldr	r0, [r4]
   23780:	cmp	r0, #0
   23784:	beq	23828 <fputs@plt+0x12440>
   23788:	mov	r1, r8
   2378c:	mov	r2, r7
   23790:	mov	r3, #0
   23794:	bl	238a0 <fputs@plt+0x124b8>
   23798:	mov	r6, r0
   2379c:	cmp	r0, #0
   237a0:	beq	23834 <fputs@plt+0x1244c>
   237a4:	ldrb	r0, [r4, #25]
   237a8:	tst	r0, #4
   237ac:	bne	237c8 <fputs@plt+0x123e0>
   237b0:	ldr	r2, [r4, #12]
   237b4:	cmp	r2, #0
   237b8:	beq	237c8 <fputs@plt+0x123e0>
   237bc:	ldr	r1, [r4, #8]
   237c0:	mov	r0, r6
   237c4:	bl	11244 <memcpy@plt>
   237c8:	str	r6, [r4, #8]
   237cc:	ldr	r0, [r4]
   237d0:	cmp	r0, #0
   237d4:	beq	237fc <fputs@plt+0x12414>
   237d8:	ldr	r1, [r0, #288]	; 0x120
   237dc:	cmp	r1, r6
   237e0:	bhi	237fc <fputs@plt+0x12414>
   237e4:	ldr	r1, [r0, #292]	; 0x124
   237e8:	cmp	r1, r6
   237ec:	bls	237fc <fputs@plt+0x12414>
   237f0:	mov	r1, #260	; 0x104
   237f4:	ldrh	r0, [r0, r1]
   237f8:	b	23810 <fputs@plt+0x12428>
   237fc:	movw	r0, #16696	; 0x4138
   23800:	movt	r0, #10
   23804:	ldr	r1, [r0, #52]	; 0x34
   23808:	mov	r0, r6
   2380c:	blx	r1
   23810:	str	r0, [r4, #16]
   23814:	ldrb	r0, [r4, #25]
   23818:	orr	r0, r0, #4
   2381c:	strb	r0, [r4, #25]
   23820:	mov	r0, r9
   23824:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   23828:	bl	13e84 <fputs@plt+0x2a9c>
   2382c:	cmp	r0, #0
   23830:	beq	23850 <fputs@plt+0x12468>
   23834:	mov	r0, r4
   23838:	bl	23864 <fputs@plt+0x1247c>
   2383c:	mov	r0, #0
   23840:	mov	r1, #1
   23844:	str	r0, [r4, #16]
   23848:	strb	r1, [r4, #24]
   2384c:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   23850:	mov	r0, r8
   23854:	mov	r2, r7
   23858:	mov	r3, #0
   2385c:	bl	14564 <fputs@plt+0x317c>
   23860:	b	23798 <fputs@plt+0x123b0>
   23864:	push	{r4, sl, fp, lr}
   23868:	add	fp, sp, #8
   2386c:	mov	r4, r0
   23870:	ldrb	r0, [r0, #25]
   23874:	tst	r0, #4
   23878:	beq	23894 <fputs@plt+0x124ac>
   2387c:	ldr	r0, [r4]
   23880:	ldr	r1, [r4, #8]
   23884:	bl	13dc4 <fputs@plt+0x29dc>
   23888:	ldrb	r0, [r4, #25]
   2388c:	and	r0, r0, #251	; 0xfb
   23890:	strb	r0, [r4, #25]
   23894:	mov	r0, #0
   23898:	str	r0, [r4, #8]
   2389c:	pop	{r4, sl, fp, pc}
   238a0:	cmp	r1, #0
   238a4:	beq	238dc <fputs@plt+0x124f4>
   238a8:	ldr	ip, [r0, #288]	; 0x120
   238ac:	cmp	ip, r1
   238b0:	bhi	238d8 <fputs@plt+0x124f0>
   238b4:	ldr	ip, [r0, #292]	; 0x124
   238b8:	cmp	ip, r1
   238bc:	bls	238d8 <fputs@plt+0x124f0>
   238c0:	mov	ip, #260	; 0x104
   238c4:	ldrh	ip, [r0, ip]
   238c8:	subs	ip, ip, r2
   238cc:	rscs	ip, r3, #0
   238d0:	movcs	r0, r1
   238d4:	bxcs	lr
   238d8:	b	2397c <fputs@plt+0x12594>
   238dc:	b	238e0 <fputs@plt+0x124f8>
   238e0:	push	{r4, sl, fp, lr}
   238e4:	add	fp, sp, #8
   238e8:	ldr	r1, [r0, #256]	; 0x100
   238ec:	cmp	r1, #0
   238f0:	beq	23908 <fputs@plt+0x12520>
   238f4:	ldrb	r4, [r0, #69]	; 0x45
   238f8:	mov	r1, #0
   238fc:	cmp	r4, #0
   23900:	bne	23960 <fputs@plt+0x12578>
   23904:	b	23974 <fputs@plt+0x1258c>
   23908:	mov	r1, #260	; 0x104
   2390c:	ldrh	r1, [r0, r1]
   23910:	subs	r1, r1, r2
   23914:	rscs	r1, r3, #0
   23918:	bcs	2392c <fputs@plt+0x12544>
   2391c:	ldr	r1, [r0, #276]	; 0x114
   23920:	add	r1, r1, #1
   23924:	str	r1, [r0, #276]	; 0x114
   23928:	b	23974 <fputs@plt+0x1258c>
   2392c:	ldr	r1, [r0, #284]	; 0x11c
   23930:	cmp	r1, #0
   23934:	beq	23968 <fputs@plt+0x12580>
   23938:	ldr	r2, [r1]
   2393c:	add	lr, r0, #264	; 0x108
   23940:	str	r2, [r0, #284]	; 0x11c
   23944:	ldm	lr, {r3, ip, lr}
   23948:	add	r2, lr, #1
   2394c:	add	r4, r3, #1
   23950:	cmp	r3, ip
   23954:	str	r4, [r0, #264]	; 0x108
   23958:	str	r2, [r0, #272]	; 0x110
   2395c:	strge	r4, [r0, #268]	; 0x10c
   23960:	mov	r0, r1
   23964:	pop	{r4, sl, fp, pc}
   23968:	ldr	r1, [r0, #280]	; 0x118
   2396c:	add	r1, r1, #1
   23970:	str	r1, [r0, #280]	; 0x118
   23974:	pop	{r4, sl, fp, lr}
   23978:	b	23a64 <fputs@plt+0x1267c>
   2397c:	push	{r4, r5, r6, r7, fp, lr}
   23980:	add	fp, sp, #16
   23984:	mov	r4, r0
   23988:	ldrb	r0, [r0, #69]	; 0x45
   2398c:	cmp	r0, #0
   23990:	bne	23a5c <fputs@plt+0x12674>
   23994:	ldr	r0, [r4, #288]	; 0x120
   23998:	mov	r6, r3
   2399c:	mov	r7, r2
   239a0:	mov	r5, r1
   239a4:	cmp	r0, r1
   239a8:	bhi	23a00 <fputs@plt+0x12618>
   239ac:	ldr	r0, [r4, #292]	; 0x124
   239b0:	cmp	r0, r5
   239b4:	bls	23a00 <fputs@plt+0x12618>
   239b8:	mov	r0, r4
   239bc:	mov	r2, r7
   239c0:	mov	r3, r6
   239c4:	bl	238e0 <fputs@plt+0x124f8>
   239c8:	mov	r6, r0
   239cc:	cmp	r0, #0
   239d0:	mov	r0, #0
   239d4:	beq	23a60 <fputs@plt+0x12678>
   239d8:	mov	r0, #260	; 0x104
   239dc:	mov	r1, r5
   239e0:	ldrh	r2, [r4, r0]
   239e4:	mov	r0, r6
   239e8:	bl	11244 <memcpy@plt>
   239ec:	mov	r0, r4
   239f0:	mov	r1, r5
   239f4:	bl	13dc4 <fputs@plt+0x29dc>
   239f8:	mov	r0, r6
   239fc:	pop	{r4, r5, r6, r7, fp, pc}
   23a00:	bl	13e84 <fputs@plt+0x2a9c>
   23a04:	cmp	r0, #0
   23a08:	bne	23a24 <fputs@plt+0x1263c>
   23a0c:	mov	r0, r5
   23a10:	mov	r2, r7
   23a14:	mov	r3, r6
   23a18:	bl	14564 <fputs@plt+0x317c>
   23a1c:	cmp	r0, #0
   23a20:	popne	{r4, r5, r6, r7, fp, pc}
   23a24:	ldrb	r0, [r4, #69]	; 0x45
   23a28:	cmp	r0, #0
   23a2c:	bne	23a5c <fputs@plt+0x12674>
   23a30:	ldrb	r0, [r4, #70]	; 0x46
   23a34:	cmp	r0, #0
   23a38:	bne	23a5c <fputs@plt+0x12674>
   23a3c:	mov	r0, #1
   23a40:	strb	r0, [r4, #69]	; 0x45
   23a44:	ldr	r1, [r4, #164]	; 0xa4
   23a48:	cmp	r1, #1
   23a4c:	strge	r0, [r4, #248]	; 0xf8
   23a50:	ldr	r0, [r4, #256]	; 0x100
   23a54:	add	r0, r0, #1
   23a58:	str	r0, [r4, #256]	; 0x100
   23a5c:	mov	r0, #0
   23a60:	pop	{r4, r5, r6, r7, fp, pc}
   23a64:	push	{r4, sl, fp, lr}
   23a68:	add	fp, sp, #8
   23a6c:	mov	r4, r0
   23a70:	mov	r1, r3
   23a74:	mov	r0, r2
   23a78:	bl	1438c <fputs@plt+0x2fa4>
   23a7c:	cmp	r0, #0
   23a80:	bne	23a9c <fputs@plt+0x126b4>
   23a84:	ldrb	r1, [r4, #69]	; 0x45
   23a88:	cmp	r1, #0
   23a8c:	popne	{r4, sl, fp, pc}
   23a90:	ldrb	r1, [r4, #70]	; 0x46
   23a94:	cmp	r1, #0
   23a98:	beq	23aa0 <fputs@plt+0x126b8>
   23a9c:	pop	{r4, sl, fp, pc}
   23aa0:	mov	r1, #1
   23aa4:	strb	r1, [r4, #69]	; 0x45
   23aa8:	ldr	r2, [r4, #164]	; 0xa4
   23aac:	cmp	r2, #1
   23ab0:	strge	r1, [r4, #248]	; 0xf8
   23ab4:	ldr	r1, [r4, #256]	; 0x100
   23ab8:	add	r1, r1, #1
   23abc:	str	r1, [r4, #256]	; 0x100
   23ac0:	pop	{r4, sl, fp, pc}
   23ac4:	movw	r0, #48652	; 0xbe0c
   23ac8:	movt	r0, #8
   23acc:	bx	lr
   23ad0:	push	{r4, r5, fp, lr}
   23ad4:	add	fp, sp, #8
   23ad8:	mov	r4, r0
   23adc:	bl	25384 <fputs@plt+0x13f9c>
   23ae0:	mov	r0, r4
   23ae4:	mov	r1, #0
   23ae8:	bl	242fc <fputs@plt+0x12f14>
   23aec:	ldr	r5, [r4, #8]
   23af0:	cmp	r5, #0
   23af4:	beq	23b70 <fputs@plt+0x12788>
   23af8:	ldr	r0, [r5, #32]
   23afc:	cmp	r0, #0
   23b00:	beq	23b24 <fputs@plt+0x1273c>
   23b04:	ldr	r0, [r5, #36]	; 0x24
   23b08:	ldr	r1, [r4, #28]
   23b0c:	str	r0, [r1, #8]
   23b10:	mov	r0, #0
   23b14:	str	r1, [r5, #36]	; 0x24
   23b18:	str	r0, [r4, #28]
   23b1c:	mvn	r0, #0
   23b20:	str	r0, [r4, #12]
   23b24:	ldr	r0, [r5, #24]
   23b28:	subs	r0, r0, #1
   23b2c:	str	r0, [r5, #24]
   23b30:	bne	23b70 <fputs@plt+0x12788>
   23b34:	mov	r0, r4
   23b38:	bl	25768 <fputs@plt+0x14380>
   23b3c:	ldrd	r0, [r5, #40]	; 0x28
   23b40:	cmp	r1, #0
   23b44:	beq	23b54 <fputs@plt+0x1276c>
   23b48:	str	r0, [r1, #40]	; 0x28
   23b4c:	ldr	r0, [r5, #40]	; 0x28
   23b50:	b	23b60 <fputs@plt+0x12778>
   23b54:	movw	r2, #35196	; 0x897c
   23b58:	movt	r2, #10
   23b5c:	str	r0, [r2]
   23b60:	cmp	r0, #0
   23b64:	strne	r1, [r0, #44]	; 0x2c
   23b68:	mov	r0, r5
   23b6c:	bl	144bc <fputs@plt+0x30d4>
   23b70:	mov	r0, r4
   23b74:	bl	25464 <fputs@plt+0x1407c>
   23b78:	mov	r0, #0
   23b7c:	pop	{r4, r5, fp, pc}
   23b80:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   23b84:	add	fp, sp, #28
   23b88:	sub	sp, sp, #12
   23b8c:	mov	r4, r1
   23b90:	mov	sl, r0
   23b94:	ldrd	r0, [r0, #48]	; 0x30
   23b98:	ldr	r7, [fp, #8]
   23b9c:	ldr	r5, [fp, #12]
   23ba0:	mov	r6, r2
   23ba4:	subs	r2, r7, r0
   23ba8:	sbcs	r2, r5, r1
   23bac:	bge	23c00 <fputs@plt+0x12818>
   23bb0:	asr	r2, r6, #31
   23bb4:	adds	r3, r6, r7
   23bb8:	adc	r2, r2, r5
   23bbc:	subs	r3, r0, r3
   23bc0:	sbcs	r1, r1, r2
   23bc4:	bge	23cc0 <fputs@plt+0x128d8>
   23bc8:	sub	r8, r0, r7
   23bcc:	ldr	r0, [sl, #72]	; 0x48
   23bd0:	mov	r2, r8
   23bd4:	add	r1, r0, r7
   23bd8:	mov	r0, r4
   23bdc:	bl	11244 <memcpy@plt>
   23be0:	asr	r0, r8, #31
   23be4:	adds	r7, r8, r7
   23be8:	sub	r6, r6, r8
   23bec:	add	r4, r4, r8
   23bf0:	adc	r5, r0, r5
   23bf4:	str	r6, [sp, #8]
   23bf8:	str	r4, [sp, #4]
   23bfc:	b	23c04 <fputs@plt+0x1281c>
   23c00:	stmib	sp, {r4, r6}
   23c04:	ldr	r0, [sl, #12]
   23c08:	mov	r1, #0
   23c0c:	mov	r2, r7
   23c10:	mov	r3, r5
   23c14:	str	r1, [sp]
   23c18:	bl	112e0 <lseek64@plt>
   23c1c:	cmp	r1, #0
   23c20:	bmi	23cac <fputs@plt+0x128c4>
   23c24:	ldmib	sp, {r6, r9}
   23c28:	mov	r8, #0
   23c2c:	movw	r1, #17324	; 0x43ac
   23c30:	ldr	r0, [sl, #12]
   23c34:	mov	r2, r9
   23c38:	movt	r1, #10
   23c3c:	ldr	r3, [r1, #100]	; 0x64
   23c40:	mov	r1, r6
   23c44:	blx	r3
   23c48:	cmp	r9, r0
   23c4c:	beq	23cdc <fputs@plt+0x128f4>
   23c50:	mov	r4, r0
   23c54:	cmn	r0, #1
   23c58:	ble	23c7c <fputs@plt+0x12894>
   23c5c:	cmp	r4, #0
   23c60:	beq	23ce4 <fputs@plt+0x128fc>
   23c64:	adds	r7, r7, r4
   23c68:	add	r6, r6, r4
   23c6c:	add	r8, r4, r8
   23c70:	sub	r9, r9, r4
   23c74:	adc	r5, r5, r4, asr #31
   23c78:	b	23c8c <fputs@plt+0x128a4>
   23c7c:	bl	113dc <__errno_location@plt>
   23c80:	ldr	r0, [r0]
   23c84:	cmp	r0, #4
   23c88:	bne	23cec <fputs@plt+0x12904>
   23c8c:	ldr	r0, [sl, #12]
   23c90:	mov	r1, #0
   23c94:	mov	r2, r7
   23c98:	mov	r3, r5
   23c9c:	str	r1, [sp]
   23ca0:	bl	112e0 <lseek64@plt>
   23ca4:	cmp	r1, #0
   23ca8:	bpl	23c2c <fputs@plt+0x12844>
   23cac:	bl	113dc <__errno_location@plt>
   23cb0:	ldr	r0, [r0]
   23cb4:	mvn	r1, #0
   23cb8:	str	r0, [sl, #20]
   23cbc:	b	23cf8 <fputs@plt+0x12910>
   23cc0:	ldr	r0, [sl, #72]	; 0x48
   23cc4:	mov	r2, r6
   23cc8:	add	r1, r0, r7
   23ccc:	mov	r0, r4
   23cd0:	bl	11244 <memcpy@plt>
   23cd4:	mov	r0, #0
   23cd8:	b	23d38 <fputs@plt+0x12950>
   23cdc:	mov	r4, r9
   23ce0:	b	23cf4 <fputs@plt+0x1290c>
   23ce4:	mov	r4, #0
   23ce8:	b	23cf4 <fputs@plt+0x1290c>
   23cec:	mov	r8, #0
   23cf0:	str	r0, [sl, #20]
   23cf4:	add	r1, r8, r4
   23cf8:	ldr	r2, [sp, #8]
   23cfc:	mov	r0, #0
   23d00:	cmp	r2, r1
   23d04:	beq	23d38 <fputs@plt+0x12950>
   23d08:	cmp	r1, #0
   23d0c:	bmi	23d34 <fputs@plt+0x1294c>
   23d10:	mov	r0, #0
   23d14:	sub	r2, r2, r1
   23d18:	str	r0, [sl, #20]
   23d1c:	ldr	r0, [sp, #4]
   23d20:	add	r0, r0, r1
   23d24:	mov	r1, #0
   23d28:	bl	1119c <memset@plt>
   23d2c:	movw	r0, #522	; 0x20a
   23d30:	b	23d38 <fputs@plt+0x12950>
   23d34:	movw	r0, #266	; 0x10a
   23d38:	sub	sp, fp, #28
   23d3c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   23d40:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   23d44:	add	fp, sp, #28
   23d48:	sub	sp, sp, #12
   23d4c:	ldr	r7, [fp, #12]
   23d50:	ldr	r4, [fp, #8]
   23d54:	mov	r9, r0
   23d58:	ldr	r0, [r0, #12]
   23d5c:	mov	r5, r2
   23d60:	mov	r6, r1
   23d64:	add	sl, r9, #20
   23d68:	stm	sp, {r1, r2, sl}
   23d6c:	mov	r2, r4
   23d70:	mov	r3, r7
   23d74:	bl	257e0 <fputs@plt+0x143f8>
   23d78:	cmp	r0, r5
   23d7c:	mov	r1, #0
   23d80:	mov	r8, #0
   23d84:	movwlt	r1, #1
   23d88:	bge	23dd4 <fputs@plt+0x129ec>
   23d8c:	cmp	r0, #1
   23d90:	blt	23dd4 <fputs@plt+0x129ec>
   23d94:	ldr	r1, [r9, #12]
   23d98:	adds	r4, r4, r0
   23d9c:	add	r6, r6, r0
   23da0:	sub	r5, r5, r0
   23da4:	adc	r7, r7, r0, asr #31
   23da8:	mov	r2, r4
   23dac:	str	r6, [sp]
   23db0:	stmib	sp, {r5, sl}
   23db4:	mov	r3, r7
   23db8:	mov	r0, r1
   23dbc:	bl	257e0 <fputs@plt+0x143f8>
   23dc0:	cmp	r5, r0
   23dc4:	mov	r1, #0
   23dc8:	movwgt	r1, #1
   23dcc:	cmpgt	r0, #0
   23dd0:	bgt	23d94 <fputs@plt+0x129ac>
   23dd4:	cmp	r1, #0
   23dd8:	beq	23e00 <fputs@plt+0x12a18>
   23ddc:	cmn	r0, #1
   23de0:	bgt	23df4 <fputs@plt+0x12a0c>
   23de4:	ldr	r0, [sl]
   23de8:	movw	r8, #778	; 0x30a
   23dec:	cmp	r0, #28
   23df0:	bne	23e00 <fputs@plt+0x12a18>
   23df4:	mov	r0, #0
   23df8:	mov	r8, #13
   23dfc:	str	r0, [sl]
   23e00:	mov	r0, r8
   23e04:	sub	sp, fp, #28
   23e08:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   23e0c:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   23e10:	add	fp, sp, #24
   23e14:	mov	r8, r2
   23e18:	ldr	r2, [r0, #40]	; 0x28
   23e1c:	mov	r7, r3
   23e20:	mov	r4, r0
   23e24:	cmp	r2, #1
   23e28:	blt	23e54 <fputs@plt+0x12a6c>
   23e2c:	adds	r0, r8, r2
   23e30:	asr	r3, r2, #31
   23e34:	adc	r1, r7, r2, asr #31
   23e38:	subs	r5, r0, #1
   23e3c:	mov	r0, r5
   23e40:	sbc	r6, r1, #0
   23e44:	mov	r1, r6
   23e48:	bl	88a7c <fputs@plt+0x77694>
   23e4c:	subs	r8, r5, r2
   23e50:	sbc	r7, r6, r3
   23e54:	ldr	r5, [r4, #12]
   23e58:	movw	r6, #17324	; 0x43ac
   23e5c:	movt	r6, #10
   23e60:	ldr	r1, [r6, #76]	; 0x4c
   23e64:	mov	r0, r5
   23e68:	mov	r2, r8
   23e6c:	mov	r3, r7
   23e70:	blx	r1
   23e74:	cmn	r0, #1
   23e78:	bgt	23e90 <fputs@plt+0x12aa8>
   23e7c:	bl	113dc <__errno_location@plt>
   23e80:	ldr	r1, [r0]
   23e84:	cmp	r1, #4
   23e88:	beq	23e60 <fputs@plt+0x12a78>
   23e8c:	b	23e9c <fputs@plt+0x12ab4>
   23e90:	cmp	r0, #0
   23e94:	beq	23ec4 <fputs@plt+0x12adc>
   23e98:	bl	113dc <__errno_location@plt>
   23e9c:	ldr	r0, [r0]
   23ea0:	movw	r1, #62538	; 0xf44a
   23ea4:	movw	r3, #31121	; 0x7991
   23ea8:	movw	r5, #1546	; 0x60a
   23eac:	movt	r1, #8
   23eb0:	str	r0, [r4, #20]
   23eb4:	movw	r0, #1546	; 0x60a
   23eb8:	ldr	r2, [r4, #32]
   23ebc:	bl	256fc <fputs@plt+0x14314>
   23ec0:	b	23ee0 <fputs@plt+0x12af8>
   23ec4:	ldr	r0, [r4, #48]!	; 0x30
   23ec8:	mov	r5, #0
   23ecc:	ldr	r1, [r4, #4]
   23ed0:	subs	r0, r8, r0
   23ed4:	sbcs	r0, r7, r1
   23ed8:	strlt	r8, [r4]
   23edc:	strlt	r7, [r4, #4]
   23ee0:	mov	r0, r5
   23ee4:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   23ee8:	push	{r4, r5, r6, sl, fp, lr}
   23eec:	add	fp, sp, #16
   23ef0:	sub	sp, sp, #8
   23ef4:	mov	r4, r0
   23ef8:	ldr	r0, [r0, #12]
   23efc:	bl	111a8 <fsync@plt>
   23f00:	cmp	r0, #0
   23f04:	beq	23f34 <fputs@plt+0x12b4c>
   23f08:	bl	113dc <__errno_location@plt>
   23f0c:	ldr	r0, [r0]
   23f10:	movw	r1, #62821	; 0xf565
   23f14:	movw	r3, #31076	; 0x7964
   23f18:	movw	r5, #1034	; 0x40a
   23f1c:	movt	r1, #8
   23f20:	str	r0, [r4, #20]
   23f24:	movw	r0, #1034	; 0x40a
   23f28:	ldr	r2, [r4, #32]
   23f2c:	bl	256fc <fputs@plt+0x14314>
   23f30:	b	23fa4 <fputs@plt+0x12bbc>
   23f34:	ldrb	r0, [r4, #18]
   23f38:	mov	r5, #0
   23f3c:	tst	r0, #8
   23f40:	beq	23fa4 <fputs@plt+0x12bbc>
   23f44:	movw	r6, #17324	; 0x43ac
   23f48:	ldr	r0, [r4, #32]
   23f4c:	add	r1, sp, #4
   23f50:	movt	r6, #10
   23f54:	ldr	r2, [r6, #208]	; 0xd0
   23f58:	blx	r2
   23f5c:	cmp	r0, #0
   23f60:	bne	23f98 <fputs@plt+0x12bb0>
   23f64:	ldr	r0, [sp, #4]
   23f68:	bl	111a8 <fsync@plt>
   23f6c:	ldr	r1, [r6, #16]
   23f70:	ldr	r0, [sp, #4]
   23f74:	blx	r1
   23f78:	cmp	r0, #0
   23f7c:	beq	23f98 <fputs@plt+0x12bb0>
   23f80:	ldr	r2, [r4, #32]
   23f84:	movw	r1, #62512	; 0xf430
   23f88:	movw	r0, #4106	; 0x100a
   23f8c:	movw	r3, #31090	; 0x7972
   23f90:	movt	r1, #8
   23f94:	bl	256fc <fputs@plt+0x14314>
   23f98:	ldrh	r0, [r4, #18]
   23f9c:	bic	r0, r0, #8
   23fa0:	strh	r0, [r4, #18]
   23fa4:	mov	r0, r5
   23fa8:	sub	sp, fp, #16
   23fac:	pop	{r4, r5, r6, sl, fp, pc}
   23fb0:	push	{r4, r5, fp, lr}
   23fb4:	add	fp, sp, #8
   23fb8:	sub	sp, sp, #104	; 0x68
   23fbc:	mov	r5, r0
   23fc0:	movw	r0, #17324	; 0x43ac
   23fc4:	mov	r4, r1
   23fc8:	mov	r1, sp
   23fcc:	movt	r0, #10
   23fd0:	ldr	r2, [r0, #64]	; 0x40
   23fd4:	ldr	r0, [r5, #12]
   23fd8:	blx	r2
   23fdc:	cmp	r0, #0
   23fe0:	beq	23ff8 <fputs@plt+0x12c10>
   23fe4:	bl	113dc <__errno_location@plt>
   23fe8:	ldr	r0, [r0]
   23fec:	str	r0, [r5, #20]
   23ff0:	movw	r0, #1802	; 0x70a
   23ff4:	b	2401c <fputs@plt+0x12c34>
   23ff8:	ldr	r0, [sp, #48]	; 0x30
   23ffc:	ldr	r1, [sp, #52]	; 0x34
   24000:	eor	r2, r0, #1
   24004:	orrs	r2, r2, r1
   24008:	moveq	r1, r2
   2400c:	movne	r2, r0
   24010:	mov	r0, #0
   24014:	str	r2, [r4]
   24018:	str	r1, [r4, #4]
   2401c:	sub	sp, fp, #8
   24020:	pop	{r4, r5, fp, pc}
   24024:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   24028:	add	fp, sp, #28
   2402c:	sub	sp, sp, #44	; 0x2c
   24030:	mov	r4, r0
   24034:	ldrb	r0, [r0, #16]
   24038:	mov	r6, #0
   2403c:	cmp	r0, r1
   24040:	bge	242f0 <fputs@plt+0x12f08>
   24044:	ldr	r7, [r4, #8]
   24048:	mov	r5, r1
   2404c:	ldrb	r1, [r7, #20]
   24050:	cmp	r0, r1
   24054:	beq	2406c <fputs@plt+0x12c84>
   24058:	mov	r6, #5
   2405c:	cmp	r5, #1
   24060:	bgt	242f0 <fputs@plt+0x12f08>
   24064:	cmp	r1, #2
   24068:	bhi	242f0 <fputs@plt+0x12f08>
   2406c:	add	r2, sp, #8
   24070:	cmp	r5, #1
   24074:	add	sl, r2, #8
   24078:	add	r9, r2, #16
   2407c:	bne	240b8 <fputs@plt+0x12cd0>
   24080:	sub	r0, r1, #1
   24084:	uxtb	r0, r0
   24088:	cmp	r0, #2
   2408c:	bcs	240e0 <fputs@plt+0x12cf8>
   24090:	mov	r0, #1
   24094:	mov	r6, #0
   24098:	strb	r0, [r4, #16]
   2409c:	ldr	r0, [r7, #16]
   240a0:	ldr	r1, [r7, #32]
   240a4:	add	r0, r0, #1
   240a8:	str	r0, [r7, #16]
   240ac:	add	r0, r1, #1
   240b0:	str	r0, [r7, #32]
   240b4:	b	242f0 <fputs@plt+0x12f08>
   240b8:	mov	r2, #1
   240bc:	cmp	r5, #4
   240c0:	mov	r1, #0
   240c4:	str	r2, [r9]
   240c8:	str	r1, [r9, #4]
   240cc:	strh	r1, [sp, #10]
   240d0:	bne	241f0 <fputs@plt+0x12e08>
   240d4:	cmp	r0, #2
   240d8:	bls	240f0 <fputs@plt+0x12d08>
   240dc:	b	241f8 <fputs@plt+0x12e10>
   240e0:	mov	r1, #0
   240e4:	mov	r0, #1
   240e8:	strd	r0, [r9]
   240ec:	strh	r1, [sp, #10]
   240f0:	movw	r8, #17320	; 0x43a8
   240f4:	subs	r0, r5, #1
   240f8:	movt	r8, #10
   240fc:	movwne	r0, #1
   24100:	strh	r0, [sp, #8]
   24104:	ldr	r0, [r8]
   24108:	asr	r1, r0, #31
   2410c:	strd	r0, [sl]
   24110:	add	r1, sp, #8
   24114:	mov	r0, r4
   24118:	bl	2587c <fputs@plt+0x14494>
   2411c:	cmp	r0, #0
   24120:	beq	24148 <fputs@plt+0x12d60>
   24124:	bl	113dc <__errno_location@plt>
   24128:	ldr	r5, [r0]
   2412c:	mov	r0, r5
   24130:	bl	25950 <fputs@plt+0x14568>
   24134:	cmp	r0, #5
   24138:	mov	r6, #5
   2413c:	strne	r5, [r4, #20]
   24140:	movne	r6, r0
   24144:	b	242f0 <fputs@plt+0x12f08>
   24148:	cmp	r5, #1
   2414c:	bne	241f0 <fputs@plt+0x12e08>
   24150:	ldr	r0, [r8]
   24154:	add	r0, r0, #2
   24158:	asr	r1, r0, #31
   2415c:	strd	r0, [sl]
   24160:	mov	r1, #0
   24164:	movw	r0, #510	; 0x1fe
   24168:	strd	r0, [r9]
   2416c:	add	r1, sp, #8
   24170:	mov	r0, r4
   24174:	bl	2587c <fputs@plt+0x14494>
   24178:	cmp	r0, #0
   2417c:	mov	r6, #0
   24180:	mov	r0, #0
   24184:	str	r0, [sp, #4]
   24188:	beq	241a0 <fputs@plt+0x12db8>
   2418c:	bl	113dc <__errno_location@plt>
   24190:	ldr	r0, [r0]
   24194:	str	r0, [sp, #4]
   24198:	bl	25950 <fputs@plt+0x14568>
   2419c:	mov	r6, r0
   241a0:	ldr	r0, [r8]
   241a4:	asr	r1, r0, #31
   241a8:	strd	r0, [sl]
   241ac:	mov	r0, #1
   241b0:	mov	r1, #0
   241b4:	strd	r0, [r9]
   241b8:	mov	r0, #2
   241bc:	add	r1, sp, #8
   241c0:	strh	r0, [sp, #8]
   241c4:	mov	r0, r4
   241c8:	bl	2587c <fputs@plt+0x14494>
   241cc:	cmp	r6, #0
   241d0:	bne	242b4 <fputs@plt+0x12ecc>
   241d4:	cmp	r0, #0
   241d8:	beq	242b4 <fputs@plt+0x12ecc>
   241dc:	bl	113dc <__errno_location@plt>
   241e0:	ldr	r0, [r0]
   241e4:	movw	r6, #2058	; 0x80a
   241e8:	str	r0, [r4, #20]
   241ec:	b	242f0 <fputs@plt+0x12f08>
   241f0:	cmp	r5, #4
   241f4:	bne	24220 <fputs@plt+0x12e38>
   241f8:	ldr	r0, [r7, #16]
   241fc:	mov	r6, #5
   24200:	cmp	r0, #1
   24204:	bgt	242a4 <fputs@plt+0x12ebc>
   24208:	mov	r0, #1
   2420c:	strh	r0, [sp, #8]
   24210:	movw	r0, #17320	; 0x43a8
   24214:	movt	r0, #10
   24218:	ldr	r1, [r0]
   2421c:	b	24248 <fputs@plt+0x12e60>
   24220:	movw	r1, #17320	; 0x43a8
   24224:	mov	r0, #1
   24228:	cmp	r5, #2
   2422c:	movt	r1, #10
   24230:	strh	r0, [sp, #8]
   24234:	ldr	r1, [r1]
   24238:	bne	24248 <fputs@plt+0x12e60>
   2423c:	add	r2, r1, #1
   24240:	mov	r1, #0
   24244:	b	24254 <fputs@plt+0x12e6c>
   24248:	add	r2, r1, #2
   2424c:	mov	r1, #0
   24250:	movw	r0, #510	; 0x1fe
   24254:	asr	r3, r2, #31
   24258:	strd	r2, [sl]
   2425c:	strd	r0, [r9]
   24260:	add	r1, sp, #8
   24264:	mov	r0, r4
   24268:	bl	2587c <fputs@plt+0x14494>
   2426c:	cmp	r0, #0
   24270:	beq	242e4 <fputs@plt+0x12efc>
   24274:	bl	113dc <__errno_location@plt>
   24278:	ldr	r8, [r0]
   2427c:	mov	r0, r8
   24280:	bl	25950 <fputs@plt+0x14568>
   24284:	mov	r6, r0
   24288:	cmp	r0, #5
   2428c:	beq	2429c <fputs@plt+0x12eb4>
   24290:	cmp	r6, #0
   24294:	str	r8, [r4, #20]
   24298:	beq	242e4 <fputs@plt+0x12efc>
   2429c:	cmp	r5, #4
   242a0:	bne	242f0 <fputs@plt+0x12f08>
   242a4:	mov	r0, #3
   242a8:	strb	r0, [r4, #16]
   242ac:	strb	r0, [r7, #20]
   242b0:	b	242f0 <fputs@plt+0x12f08>
   242b4:	cmp	r6, #0
   242b8:	beq	242cc <fputs@plt+0x12ee4>
   242bc:	ldr	r0, [sp, #4]
   242c0:	cmp	r6, #5
   242c4:	strne	r0, [r4, #20]
   242c8:	b	242f0 <fputs@plt+0x12f08>
   242cc:	mov	r0, #1
   242d0:	strb	r0, [r4, #16]
   242d4:	str	r0, [r7, #16]
   242d8:	ldr	r0, [r7, #32]
   242dc:	add	r0, r0, #1
   242e0:	str	r0, [r7, #32]
   242e4:	strb	r5, [r4, #16]
   242e8:	strb	r5, [r7, #20]
   242ec:	mov	r6, #0
   242f0:	mov	r0, r6
   242f4:	sub	sp, fp, #28
   242f8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   242fc:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   24300:	add	fp, sp, #28
   24304:	sub	sp, sp, #36	; 0x24
   24308:	mov	r4, r0
   2430c:	ldrb	r0, [r0, #16]
   24310:	mov	r7, #0
   24314:	cmp	r0, r1
   24318:	ble	24468 <fputs@plt+0x13080>
   2431c:	ldr	r9, [r4, #8]
   24320:	mov	r8, sp
   24324:	mov	r5, r1
   24328:	cmp	r0, #2
   2432c:	add	r6, r8, #8
   24330:	bcc	243d8 <fputs@plt+0x12ff0>
   24334:	movw	sl, #17320	; 0x43a8
   24338:	add	r7, r8, #16
   2433c:	cmp	r5, #1
   24340:	movt	sl, #10
   24344:	bne	2438c <fputs@plt+0x12fa4>
   24348:	ldr	r0, [sl]
   2434c:	mov	r1, #0
   24350:	str	r1, [sp]
   24354:	add	r0, r0, #2
   24358:	asr	r3, r0, #31
   2435c:	stm	r6, {r0, r3}
   24360:	movw	r0, #510	; 0x1fe
   24364:	strd	r0, [r7]
   24368:	mov	r1, sp
   2436c:	mov	r0, r4
   24370:	bl	2587c <fputs@plt+0x14494>
   24374:	cmp	r0, #0
   24378:	beq	2438c <fputs@plt+0x12fa4>
   2437c:	bl	113dc <__errno_location@plt>
   24380:	ldr	r0, [r0]
   24384:	movw	r7, #2314	; 0x90a
   24388:	b	243c8 <fputs@plt+0x12fe0>
   2438c:	ldr	r2, [sl]
   24390:	mov	r0, #2
   24394:	mov	r1, #0
   24398:	str	r0, [sp]
   2439c:	asr	r3, r2, #31
   243a0:	strd	r2, [r6]
   243a4:	strd	r0, [r7]
   243a8:	mov	r1, sp
   243ac:	mov	r0, r4
   243b0:	bl	2587c <fputs@plt+0x14494>
   243b4:	cmp	r0, #0
   243b8:	beq	243d0 <fputs@plt+0x12fe8>
   243bc:	bl	113dc <__errno_location@plt>
   243c0:	ldr	r0, [r0]
   243c4:	movw	r7, #2058	; 0x80a
   243c8:	str	r0, [r4, #20]
   243cc:	b	24468 <fputs@plt+0x13080>
   243d0:	mov	r0, #1
   243d4:	strb	r0, [r9, #20]
   243d8:	cmp	r5, #0
   243dc:	beq	243ec <fputs@plt+0x13004>
   243e0:	mov	r7, #0
   243e4:	strb	r5, [r4, #16]
   243e8:	b	24468 <fputs@plt+0x13080>
   243ec:	ldr	r0, [r9, #16]
   243f0:	mov	r7, #0
   243f4:	subs	r0, r0, #1
   243f8:	str	r0, [r9, #16]
   243fc:	bne	2444c <fputs@plt+0x13064>
   24400:	vmov.i32	q8, #0	; 0x00000000
   24404:	mov	r0, #2
   24408:	mov	r1, r8
   2440c:	vst1.64	{d16-d17}, [r6]
   24410:	str	r0, [sp]
   24414:	mov	r0, r4
   24418:	bl	2587c <fputs@plt+0x14494>
   2441c:	cmp	r0, #0
   24420:	beq	24444 <fputs@plt+0x1305c>
   24424:	bl	113dc <__errno_location@plt>
   24428:	ldr	r0, [r0]
   2442c:	movw	r7, #2058	; 0x80a
   24430:	str	r0, [r4, #20]
   24434:	mov	r0, #0
   24438:	strb	r0, [r9, #20]
   2443c:	strb	r0, [r4, #16]
   24440:	b	2444c <fputs@plt+0x13064>
   24444:	mov	r7, #0
   24448:	strb	r7, [r9, #20]
   2444c:	ldr	r0, [r9, #32]
   24450:	subs	r0, r0, #1
   24454:	str	r0, [r9, #32]
   24458:	moveq	r0, r4
   2445c:	bleq	25768 <fputs@plt+0x14380>
   24460:	cmp	r7, #0
   24464:	beq	243e0 <fputs@plt+0x12ff8>
   24468:	mov	r0, r7
   2446c:	sub	sp, fp, #28
   24470:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   24474:	push	{r4, r5, r6, r7, fp, lr}
   24478:	add	fp, sp, #16
   2447c:	sub	sp, sp, #32
   24480:	mov	r5, r0
   24484:	ldr	r0, [r0, #8]
   24488:	mov	r4, r1
   2448c:	ldrb	r1, [r0, #20]
   24490:	cmp	r1, #1
   24494:	bhi	2451c <fputs@plt+0x13134>
   24498:	ldrb	r0, [r0, #21]
   2449c:	mov	r7, #0
   244a0:	cmp	r0, #0
   244a4:	mov	r0, #0
   244a8:	bne	24524 <fputs@plt+0x1313c>
   244ac:	movw	r2, #17320	; 0x43a8
   244b0:	mov	r0, sp
   244b4:	mov	r7, #0
   244b8:	mov	r6, #1
   244bc:	movt	r2, #10
   244c0:	add	r1, r0, #8
   244c4:	add	r0, r0, #16
   244c8:	strh	r7, [sp, #2]
   244cc:	ldr	r2, [r2]
   244d0:	add	r2, r2, #1
   244d4:	asr	r3, r2, #31
   244d8:	strd	r2, [r1]
   244dc:	strd	r6, [r0]
   244e0:	movw	r0, #17324	; 0x43ac
   244e4:	strh	r6, [sp]
   244e8:	mov	r2, sp
   244ec:	mov	r1, #12
   244f0:	movt	r0, #10
   244f4:	ldr	r3, [r0, #88]	; 0x58
   244f8:	ldr	r0, [r5, #12]
   244fc:	blx	r3
   24500:	cmp	r0, #0
   24504:	beq	24530 <fputs@plt+0x13148>
   24508:	bl	113dc <__errno_location@plt>
   2450c:	ldr	r0, [r0]
   24510:	str	r0, [r5, #20]
   24514:	movw	r0, #3594	; 0xe0a
   24518:	b	24524 <fputs@plt+0x1313c>
   2451c:	mov	r0, #0
   24520:	mov	r7, #1
   24524:	str	r7, [r4]
   24528:	sub	sp, fp, #16
   2452c:	pop	{r4, r5, r6, r7, fp, pc}
   24530:	ldrh	r0, [sp]
   24534:	subs	r7, r0, #2
   24538:	mov	r0, #0
   2453c:	movwne	r7, #1
   24540:	b	24524 <fputs@plt+0x1313c>
   24544:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   24548:	add	fp, sp, #28
   2454c:	sub	sp, sp, #156	; 0x9c
   24550:	mov	r4, r0
   24554:	sub	r0, r1, #1
   24558:	mov	r5, #12
   2455c:	cmp	r0, #19
   24560:	bhi	24984 <fputs@plt+0x1359c>
   24564:	add	r1, pc, #12
   24568:	mov	r6, r2
   2456c:	add	r8, r4, #48	; 0x30
   24570:	add	r9, r4, #64	; 0x40
   24574:	ldr	pc, [r1, r0, lsl #2]
   24578:	andeq	r4, r2, r8, asr #11
   2457c:	andeq	r4, r2, r4, lsl #19
   24580:	andeq	r4, r2, r4, lsl #19
   24584:	ldrdeq	r4, [r2], -r0
   24588:	ldrdeq	r4, [r2], -r8
   2458c:	andeq	r4, r2, ip, lsl #15
   24590:	andeq	r4, r2, r4, lsl #19
   24594:	andeq	r4, r2, r4, lsl #19
   24598:	andeq	r4, r2, r4, lsl #19
   2459c:	muleq	r2, r8, r7
   245a0:	andeq	r4, r2, r4, lsl #19
   245a4:			; <UNDEFINED> instruction: 0x000247b8
   245a8:	ldrdeq	r4, [r2], -r0
   245ac:	andeq	r4, r2, r4, lsl #19
   245b0:	andeq	r4, r2, r4, lsl #19
   245b4:	strdeq	r4, [r2], -r4	; <UNPREDICTABLE>
   245b8:	andeq	r4, r2, r4, lsl #19
   245bc:	andeq	r4, r2, ip, lsr r8
   245c0:	andeq	r4, r2, r4, lsl #19
   245c4:	andeq	r4, r2, r8, lsl #18
   245c8:	ldrb	r0, [r4, #16]
   245cc:	b	2497c <fputs@plt+0x13594>
   245d0:	ldr	r0, [r4, #20]
   245d4:	b	2497c <fputs@plt+0x13594>
   245d8:	ldr	r0, [r4, #40]	; 0x28
   245dc:	ldrd	r6, [r6]
   245e0:	cmp	r0, #1
   245e4:	blt	24744 <fputs@plt+0x1335c>
   245e8:	movw	r0, #17324	; 0x43ac
   245ec:	add	r1, sp, #48	; 0x30
   245f0:	movt	r0, #10
   245f4:	ldr	r2, [r0, #64]	; 0x40
   245f8:	ldr	r0, [r4, #12]
   245fc:	blx	r2
   24600:	movw	r5, #1802	; 0x70a
   24604:	cmp	r0, #0
   24608:	bne	24984 <fputs@plt+0x1359c>
   2460c:	ldr	r2, [r4, #40]	; 0x28
   24610:	str	r6, [sp, #16]
   24614:	str	r7, [sp, #20]
   24618:	adds	r0, r6, r2
   2461c:	asr	r3, r2, #31
   24620:	adc	r1, r7, r2, asr #31
   24624:	subs	r5, r0, #1
   24628:	mov	r0, r5
   2462c:	sbc	r6, r1, #0
   24630:	mov	r1, r6
   24634:	bl	88a7c <fputs@plt+0x77694>
   24638:	subs	r0, r5, r2
   2463c:	ldr	r7, [sp, #100]	; 0x64
   24640:	sbc	r1, r6, r3
   24644:	ldr	r6, [sp, #96]	; 0x60
   24648:	str	r0, [sp, #44]	; 0x2c
   2464c:	str	r1, [sp, #40]	; 0x28
   24650:	subs	r0, r6, r0
   24654:	sbcs	r0, r7, r1
   24658:	bge	2473c <fputs@plt+0x13354>
   2465c:	ldr	r5, [sp, #104]	; 0x68
   24660:	mov	r0, r6
   24664:	mov	r1, r7
   24668:	asr	r3, r5, #31
   2466c:	mov	r2, r5
   24670:	bl	88a7c <fputs@plt+0x77694>
   24674:	mvn	r1, r2
   24678:	adds	r2, r6, r5
   2467c:	mvn	r0, r3
   24680:	adc	r3, r7, r5, asr #31
   24684:	adds	r6, r1, r2
   24688:	adc	r7, r0, r3
   2468c:	ldr	r0, [sp, #44]	; 0x2c
   24690:	subs	r1, r0, #1
   24694:	ldr	r0, [sp, #40]	; 0x28
   24698:	str	r1, [sp, #36]	; 0x24
   2469c:	sbc	r0, r0, #0
   246a0:	adds	r1, r1, r5
   246a4:	adc	sl, r0, r5, asr #31
   246a8:	str	r0, [sp, #32]
   246ac:	subs	r0, r6, r1
   246b0:	str	r1, [sp, #28]
   246b4:	sbcs	r0, r7, sl
   246b8:	bge	2473c <fputs@plt+0x13354>
   246bc:	add	r0, r4, #20
   246c0:	str	r0, [sp, #24]
   246c4:	movw	r1, #38315	; 0x95ab
   246c8:	ldr	r0, [r4, #12]
   246cc:	movt	r1, #8
   246d0:	str	r1, [sp]
   246d4:	mov	r1, #1
   246d8:	str	r1, [sp, #4]
   246dc:	ldr	r1, [sp, #24]
   246e0:	str	r1, [sp, #8]
   246e4:	ldr	r1, [sp, #44]	; 0x2c
   246e8:	subs	r1, r6, r1
   246ec:	ldr	r1, [sp, #40]	; 0x28
   246f0:	sbcs	r1, r7, r1
   246f4:	mov	r1, #0
   246f8:	movwlt	r1, #1
   246fc:	cmp	r1, #0
   24700:	ldr	r1, [sp, #36]	; 0x24
   24704:	moveq	r6, r1
   24708:	ldr	r1, [sp, #32]
   2470c:	mov	r2, r6
   24710:	moveq	r7, r1
   24714:	mov	r3, r7
   24718:	bl	257e0 <fputs@plt+0x143f8>
   2471c:	adds	r6, r6, r5
   24720:	adc	r7, r7, r5, asr #31
   24724:	cmp	r0, #1
   24728:	bne	24a00 <fputs@plt+0x13618>
   2472c:	ldr	r0, [sp, #28]
   24730:	subs	r0, r6, r0
   24734:	sbcs	r0, r7, sl
   24738:	blt	246c4 <fputs@plt+0x132dc>
   2473c:	ldr	r7, [sp, #20]
   24740:	ldr	r6, [sp, #16]
   24744:	ldrd	r0, [r9]
   24748:	mov	r5, #0
   2474c:	subs	r0, r0, #1
   24750:	sbcs	r0, r1, #0
   24754:	blt	24984 <fputs@plt+0x1359c>
   24758:	ldrd	r0, [r8]
   2475c:	subs	r0, r0, r6
   24760:	sbcs	r0, r1, r7
   24764:	bge	24984 <fputs@plt+0x1359c>
   24768:	ldr	r0, [r4, #40]	; 0x28
   2476c:	cmp	r0, #0
   24770:	ble	24990 <fputs@plt+0x135a8>
   24774:	mov	r0, r4
   24778:	mov	r2, r6
   2477c:	mov	r3, r7
   24780:	bl	25aec <fputs@plt+0x14704>
   24784:	mov	r5, r0
   24788:	b	24984 <fputs@plt+0x1359c>
   2478c:	ldr	r0, [r6]
   24790:	str	r0, [r4, #40]	; 0x28
   24794:	b	24980 <fputs@plt+0x13598>
   24798:	ldr	r1, [r6]
   2479c:	cmn	r1, #1
   247a0:	ble	24968 <fputs@plt+0x13580>
   247a4:	ldrh	r0, [r4, #18]
   247a8:	cmp	r1, #0
   247ac:	biceq	r0, r0, #4
   247b0:	orrne	r0, r0, #4
   247b4:	b	247ec <fputs@plt+0x13404>
   247b8:	ldr	r0, [r4, #4]
   247bc:	ldr	r1, [r0, #16]
   247c0:	movw	r0, #62776	; 0xf538
   247c4:	movt	r0, #8
   247c8:	bl	15d54 <fputs@plt+0x496c>
   247cc:	b	2497c <fputs@plt+0x13594>
   247d0:	ldr	r1, [r6]
   247d4:	cmn	r1, #1
   247d8:	ble	24974 <fputs@plt+0x1358c>
   247dc:	ldrh	r0, [r4, #18]
   247e0:	cmp	r1, #0
   247e4:	orrne	r0, r0, #16
   247e8:	biceq	r0, r0, #16
   247ec:	strh	r0, [r4, #18]
   247f0:	b	24980 <fputs@plt+0x13598>
   247f4:	ldr	r0, [r4, #4]
   247f8:	mov	r5, #0
   247fc:	ldr	r7, [r0, #8]
   24800:	bl	13e84 <fputs@plt+0x2a9c>
   24804:	cmp	r0, #0
   24808:	bne	24984 <fputs@plt+0x1359c>
   2480c:	asr	r1, r7, #31
   24810:	mov	r0, r7
   24814:	bl	1438c <fputs@plt+0x2fa4>
   24818:	cmp	r0, #0
   2481c:	beq	24984 <fputs@plt+0x1359c>
   24820:	mov	r7, r0
   24824:	ldr	r0, [r4, #4]
   24828:	mov	r1, r7
   2482c:	ldr	r0, [r0, #8]
   24830:	bl	2599c <fputs@plt+0x145b4>
   24834:	str	r7, [r6]
   24838:	b	24984 <fputs@plt+0x1359c>
   2483c:	movw	r0, #16696	; 0x4138
   24840:	ldr	r2, [r6]
   24844:	ldr	r1, [r6, #4]
   24848:	movt	r0, #10
   2484c:	ldr	r7, [r0, #184]	; 0xb8
   24850:	ldr	r3, [r0, #188]	; 0xbc
   24854:	ldm	r9, {r0, r5}
   24858:	stm	r6, {r0, r5}
   2485c:	mov	r5, #0
   24860:	subs	r0, r7, r2
   24864:	sbcs	r0, r3, r1
   24868:	mov	r0, #0
   2486c:	movwlt	r0, #1
   24870:	cmp	r0, #0
   24874:	movne	r1, r3
   24878:	movne	r2, r7
   2487c:	cmp	r1, #0
   24880:	bmi	24984 <fputs@plt+0x1359c>
   24884:	ldm	r9, {r0, r3}
   24888:	eor	r3, r1, r3
   2488c:	eor	r0, r2, r0
   24890:	orrs	r0, r0, r3
   24894:	beq	24984 <fputs@plt+0x1359c>
   24898:	ldr	r0, [r4, #44]	; 0x2c
   2489c:	cmp	r0, #0
   248a0:	bne	24984 <fputs@plt+0x1359c>
   248a4:	str	r2, [r9]
   248a8:	str	r1, [r9, #4]
   248ac:	ldrd	r0, [r8]
   248b0:	subs	r0, r0, #1
   248b4:	sbcs	r0, r1, #0
   248b8:	blt	24984 <fputs@plt+0x1359c>
   248bc:	ldr	r0, [r4, #72]	; 0x48
   248c0:	cmp	r0, #0
   248c4:	beq	248f0 <fputs@plt+0x13508>
   248c8:	movw	r2, #17324	; 0x43ac
   248cc:	add	r1, r4, #56	; 0x38
   248d0:	movt	r2, #10
   248d4:	ldr	r1, [r1]
   248d8:	ldr	r2, [r2, #280]	; 0x118
   248dc:	blx	r2
   248e0:	vmov.i32	q8, #0	; 0x00000000
   248e4:	mov	r0, #0
   248e8:	str	r0, [r4, #72]	; 0x48
   248ec:	vst1.64	{d16-d17}, [r8]
   248f0:	mov	r0, r4
   248f4:	mvn	r2, #0
   248f8:	mvn	r3, #0
   248fc:	sub	sp, fp, #28
   24900:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   24904:	b	25aec <fputs@plt+0x14704>
   24908:	ldr	r0, [r4, #8]
   2490c:	mov	r5, #0
   24910:	mov	r1, #0
   24914:	cmp	r0, #0
   24918:	beq	24960 <fputs@plt+0x13578>
   2491c:	movw	r1, #17324	; 0x43ac
   24920:	ldr	r0, [r4, #32]
   24924:	movt	r1, #10
   24928:	ldr	r2, [r1, #52]	; 0x34
   2492c:	add	r1, sp, #48	; 0x30
   24930:	blx	r2
   24934:	mov	r1, #1
   24938:	cmp	r0, #0
   2493c:	bne	24960 <fputs@plt+0x13578>
   24940:	ldr	r0, [r4, #8]
   24944:	ldr	r2, [sp, #144]	; 0x90
   24948:	ldr	r3, [sp, #148]	; 0x94
   2494c:	ldrd	r0, [r0, #8]
   24950:	eor	r1, r3, r1
   24954:	eor	r0, r2, r0
   24958:	orrs	r1, r0, r1
   2495c:	movwne	r1, #1
   24960:	str	r1, [r6]
   24964:	b	24984 <fputs@plt+0x1359c>
   24968:	ldrh	r0, [r4, #18]
   2496c:	ubfx	r0, r0, #2, #1
   24970:	b	2497c <fputs@plt+0x13594>
   24974:	ldrh	r0, [r4, #18]
   24978:	ubfx	r0, r0, #4, #1
   2497c:	str	r0, [r6]
   24980:	mov	r5, #0
   24984:	mov	r0, r5
   24988:	sub	sp, fp, #28
   2498c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   24990:	ldr	r5, [r4, #12]
   24994:	movw	r8, #17324	; 0x43ac
   24998:	movt	r8, #10
   2499c:	ldr	r1, [r8, #76]	; 0x4c
   249a0:	mov	r0, r5
   249a4:	mov	r2, r6
   249a8:	mov	r3, r7
   249ac:	blx	r1
   249b0:	cmn	r0, #1
   249b4:	bgt	249cc <fputs@plt+0x135e4>
   249b8:	bl	113dc <__errno_location@plt>
   249bc:	ldr	r0, [r0]
   249c0:	cmp	r0, #4
   249c4:	beq	2499c <fputs@plt+0x135b4>
   249c8:	b	249dc <fputs@plt+0x135f4>
   249cc:	cmp	r0, #0
   249d0:	beq	24774 <fputs@plt+0x1338c>
   249d4:	bl	113dc <__errno_location@plt>
   249d8:	ldr	r0, [r0]
   249dc:	str	r0, [r4, #20]
   249e0:	movw	r1, #62538	; 0xf44a
   249e4:	movw	r0, #1546	; 0x60a
   249e8:	movw	r3, #31242	; 0x7a0a
   249ec:	movw	r5, #1546	; 0x60a
   249f0:	ldr	r2, [r4, #32]
   249f4:	movt	r1, #8
   249f8:	bl	256fc <fputs@plt+0x14314>
   249fc:	b	24984 <fputs@plt+0x1359c>
   24a00:	movw	r5, #778	; 0x30a
   24a04:	b	24984 <fputs@plt+0x1359c>
   24a08:	mov	r0, #4096	; 0x1000
   24a0c:	bx	lr
   24a10:	ldrh	r0, [r0, #18]
   24a14:	mov	r1, #4096	; 0x1000
   24a18:	and	r0, r1, r0, lsl #8
   24a1c:	bx	lr
   24a20:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   24a24:	add	fp, sp, #28
   24a28:	sub	sp, sp, #180	; 0xb4
   24a2c:	mov	r8, r0
   24a30:	movw	r0, #17324	; 0x43ac
   24a34:	mov	r7, r3
   24a38:	mov	r5, r2
   24a3c:	mov	r4, r1
   24a40:	movt	r0, #10
   24a44:	ldr	r0, [r0, #304]	; 0x130
   24a48:	blx	r0
   24a4c:	ldr	r6, [r8, #36]	; 0x24
   24a50:	asr	r1, r0, #31
   24a54:	cmp	r0, #32768	; 0x8000
   24a58:	add	r1, r0, r1, lsr #17
   24a5c:	asr	r9, r1, #15
   24a60:	movwlt	r9, #1
   24a64:	cmp	r6, #0
   24a68:	beq	24c68 <fputs@plt+0x13880>
   24a6c:	add	r0, r9, r4
   24a70:	str	r4, [sp, #36]	; 0x24
   24a74:	ldr	r4, [r6]
   24a78:	mov	sl, #0
   24a7c:	mov	r6, #0
   24a80:	sdiv	r0, r0, r9
   24a84:	mul	r8, r0, r9
   24a88:	ldrh	r0, [r4, #20]
   24a8c:	cmp	r8, r0
   24a90:	ble	24d74 <fputs@plt+0x1398c>
   24a94:	str	r5, [r4, #16]
   24a98:	ldr	r0, [r4, #12]
   24a9c:	cmp	r0, #0
   24aa0:	bmi	24b60 <fputs@plt+0x13778>
   24aa4:	movw	r1, #17324	; 0x43ac
   24aa8:	movt	r1, #10
   24aac:	ldr	r2, [r1, #64]	; 0x40
   24ab0:	add	r1, sp, #40	; 0x28
   24ab4:	blx	r2
   24ab8:	movw	r6, #4874	; 0x130a
   24abc:	cmp	r0, #0
   24ac0:	bne	24d70 <fputs@plt+0x13988>
   24ac4:	ldr	r1, [sp, #88]	; 0x58
   24ac8:	mul	r0, r8, r5
   24acc:	ldr	r2, [sp, #92]	; 0x5c
   24ad0:	subs	r3, r1, r0
   24ad4:	sbcs	r3, r2, r0, asr #31
   24ad8:	bge	24b60 <fputs@plt+0x13778>
   24adc:	cmp	r7, #0
   24ae0:	beq	24c60 <fputs@plt+0x13878>
   24ae4:	asr	r3, r2, #31
   24ae8:	adds	r1, r1, r3, lsr #20
   24aec:	adc	r2, r2, #0
   24af0:	lsr	r1, r1, #12
   24af4:	orr	r1, r1, r2, lsl #20
   24af8:	asr	r2, r0, #31
   24afc:	add	r0, r0, r2, lsr #20
   24b00:	cmp	r1, r0, asr #12
   24b04:	bge	24b60 <fputs@plt+0x13778>
   24b08:	movw	r2, #4095	; 0xfff
   24b0c:	asr	r0, r0, #12
   24b10:	orr	r6, r2, r1, lsl #12
   24b14:	sub	r7, r0, r1
   24b18:	mov	r0, #0
   24b1c:	movw	r1, #38315	; 0x95ab
   24b20:	asr	r3, r6, #31
   24b24:	mov	r2, r6
   24b28:	str	r0, [fp, #-64]	; 0xffffffc0
   24b2c:	movt	r1, #8
   24b30:	ldr	r0, [r4, #12]
   24b34:	str	r1, [sp]
   24b38:	mov	r1, #1
   24b3c:	str	r1, [sp, #4]
   24b40:	sub	r1, fp, #64	; 0x40
   24b44:	str	r1, [sp, #8]
   24b48:	bl	257e0 <fputs@plt+0x143f8>
   24b4c:	cmp	r0, #1
   24b50:	bne	24d54 <fputs@plt+0x1396c>
   24b54:	add	r6, r6, #4096	; 0x1000
   24b58:	subs	r7, r7, #1
   24b5c:	bne	24b18 <fputs@plt+0x13730>
   24b60:	ldr	r0, [r4, #24]
   24b64:	lsl	r1, r8, #2
   24b68:	bl	14530 <fputs@plt+0x3148>
   24b6c:	cmp	r0, #0
   24b70:	beq	24cd4 <fputs@plt+0x138ec>
   24b74:	str	r0, [r4, #24]
   24b78:	mov	r6, #0
   24b7c:	ldrh	r0, [r4, #20]
   24b80:	cmp	r8, r0
   24b84:	ble	24d70 <fputs@plt+0x13988>
   24b88:	mul	r1, r9, r5
   24b8c:	mov	r6, #7
   24b90:	str	r1, [sp, #32]
   24b94:	ldr	r1, [r4, #12]
   24b98:	cmp	r1, #0
   24b9c:	bmi	24bf0 <fputs@plt+0x13808>
   24ba0:	movw	r3, #17324	; 0x43ac
   24ba4:	uxth	r0, r0
   24ba8:	movt	r3, #10
   24bac:	smull	r0, r2, r0, r5
   24bb0:	ldr	r7, [r3, #268]	; 0x10c
   24bb4:	ldrb	r3, [r4, #22]
   24bb8:	str	r1, [sp]
   24bbc:	ldr	r1, [sp, #32]
   24bc0:	str	r0, [sp, #8]
   24bc4:	str	r2, [sp, #12]
   24bc8:	mov	r2, #1
   24bcc:	mov	r0, #0
   24bd0:	cmp	r3, #0
   24bd4:	mov	r3, #1
   24bd8:	movweq	r2, #3
   24bdc:	blx	r7
   24be0:	mov	r7, r0
   24be4:	cmn	r0, #1
   24be8:	bne	24c20 <fputs@plt+0x13838>
   24bec:	b	24d38 <fputs@plt+0x13950>
   24bf0:	bl	13e84 <fputs@plt+0x2a9c>
   24bf4:	cmp	r0, #0
   24bf8:	bne	24d70 <fputs@plt+0x13988>
   24bfc:	asr	r1, r5, #31
   24c00:	mov	r0, r5
   24c04:	bl	1438c <fputs@plt+0x2fa4>
   24c08:	cmp	r0, #0
   24c0c:	beq	24d70 <fputs@plt+0x13988>
   24c10:	mov	r1, #0
   24c14:	mov	r2, r5
   24c18:	mov	r7, r0
   24c1c:	bl	1119c <memset@plt>
   24c20:	ldrh	r0, [r4, #20]
   24c24:	cmp	r9, #1
   24c28:	blt	24c4c <fputs@plt+0x13864>
   24c2c:	mov	r1, r9
   24c30:	mov	r2, r0
   24c34:	ldr	r3, [r4, #24]
   24c38:	subs	r1, r1, #1
   24c3c:	str	r7, [r3, r2, lsl #2]
   24c40:	add	r7, r7, r5
   24c44:	add	r2, r2, #1
   24c48:	bne	24c34 <fputs@plt+0x1384c>
   24c4c:	add	r0, r0, r9
   24c50:	uxth	r1, r0
   24c54:	strh	r0, [r4, #20]
   24c58:	cmp	r8, r1
   24c5c:	bgt	24b94 <fputs@plt+0x137ac>
   24c60:	mov	r6, #0
   24c64:	b	24d70 <fputs@plt+0x13988>
   24c68:	bl	13e84 <fputs@plt+0x2a9c>
   24c6c:	mov	sl, #7
   24c70:	cmp	r0, #0
   24c74:	bne	24da8 <fputs@plt+0x139c0>
   24c78:	mov	r0, #16
   24c7c:	mov	r1, #0
   24c80:	bl	1438c <fputs@plt+0x2fa4>
   24c84:	cmp	r0, #0
   24c88:	beq	24da8 <fputs@plt+0x139c0>
   24c8c:	vmov.i32	q8, #0	; 0x00000000
   24c90:	mov	r6, r0
   24c94:	str	r7, [sp, #36]	; 0x24
   24c98:	vst1.32	{d16-d17}, [r6]
   24c9c:	ldr	r7, [r8, #8]
   24ca0:	ldr	r1, [r7, #28]
   24ca4:	cmp	r1, #0
   24ca8:	beq	24cdc <fputs@plt+0x138f4>
   24cac:	str	r1, [r6]
   24cb0:	ldr	r7, [sp, #36]	; 0x24
   24cb4:	ldr	r0, [r1, #28]
   24cb8:	add	r0, r0, #1
   24cbc:	str	r0, [r1, #28]
   24cc0:	str	r6, [r8, #36]	; 0x24
   24cc4:	ldr	r0, [r1, #32]
   24cc8:	str	r0, [r6, #4]
   24ccc:	str	r6, [r1, #32]
   24cd0:	b	24a6c <fputs@plt+0x13684>
   24cd4:	movw	r6, #3082	; 0xc0a
   24cd8:	b	24d70 <fputs@plt+0x13988>
   24cdc:	movw	r0, #17324	; 0x43ac
   24ce0:	ldr	r1, [r8, #32]
   24ce4:	movt	r0, #10
   24ce8:	ldr	r2, [r0, #64]	; 0x40
   24cec:	ldr	r0, [r8, #12]
   24cf0:	str	r1, [sp, #32]
   24cf4:	add	r1, sp, #40	; 0x28
   24cf8:	blx	r2
   24cfc:	movw	sl, #1802	; 0x70a
   24d00:	cmp	r0, #0
   24d04:	bne	24d24 <fputs@plt+0x1393c>
   24d08:	ldr	r0, [sp, #32]
   24d0c:	bl	11220 <strlen@plt>
   24d10:	str	r0, [sp, #24]
   24d14:	mov	sl, #7
   24d18:	bl	13e84 <fputs@plt+0x2a9c>
   24d1c:	cmp	r0, #0
   24d20:	beq	24db4 <fputs@plt+0x139cc>
   24d24:	mov	r0, r8
   24d28:	bl	25d6c <fputs@plt+0x14984>
   24d2c:	mov	r0, r6
   24d30:	bl	144bc <fputs@plt+0x30d4>
   24d34:	b	24da8 <fputs@plt+0x139c0>
   24d38:	ldr	r2, [r4, #8]
   24d3c:	movw	r1, #62649	; 0xf4b9
   24d40:	movw	r0, #5386	; 0x150a
   24d44:	movw	r3, #31987	; 0x7cf3
   24d48:	movw	r6, #5386	; 0x150a
   24d4c:	movt	r1, #8
   24d50:	b	24d6c <fputs@plt+0x13984>
   24d54:	ldr	r2, [r4, #8]
   24d58:	movw	r1, #62569	; 0xf469
   24d5c:	movw	r0, #4874	; 0x130a
   24d60:	movw	r3, #31960	; 0x7cd8
   24d64:	movw	r6, #4874	; 0x130a
   24d68:	movt	r1, #8
   24d6c:	bl	256fc <fputs@plt+0x14314>
   24d70:	ldrh	r0, [r4, #20]
   24d74:	ldr	r2, [sp, #36]	; 0x24
   24d78:	ldr	r1, [fp, #8]
   24d7c:	cmp	r0, r2
   24d80:	ble	24d8c <fputs@plt+0x139a4>
   24d84:	ldr	r0, [r4, #24]
   24d88:	ldr	sl, [r0, r2, lsl #2]
   24d8c:	str	sl, [r1]
   24d90:	mov	sl, r6
   24d94:	ldrb	r0, [r4, #22]
   24d98:	cmp	r0, #0
   24d9c:	movwne	sl, #8
   24da0:	cmp	r6, #0
   24da4:	movne	sl, r6
   24da8:	mov	r0, sl
   24dac:	sub	sp, fp, #28
   24db0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   24db4:	ldr	r0, [sp, #24]
   24db8:	mov	r1, #0
   24dbc:	add	r0, r0, #42	; 0x2a
   24dc0:	str	r0, [sp, #20]
   24dc4:	bl	1438c <fputs@plt+0x2fa4>
   24dc8:	cmp	r0, #0
   24dcc:	beq	24d24 <fputs@plt+0x1393c>
   24dd0:	ldr	r2, [sp, #20]
   24dd4:	mov	r1, #0
   24dd8:	str	r0, [sp, #28]
   24ddc:	bl	1119c <memset@plt>
   24de0:	ldr	r0, [sp, #28]
   24de4:	ldr	r3, [sp, #32]
   24de8:	movw	r2, #62881	; 0xf5a1
   24dec:	movt	r2, #8
   24df0:	add	sl, r0, #36	; 0x24
   24df4:	ldr	r0, [sp, #28]
   24df8:	mov	r1, sl
   24dfc:	str	sl, [r0, #8]
   24e00:	ldr	r0, [sp, #24]
   24e04:	add	r0, r0, #6
   24e08:	bl	15e08 <fputs@plt+0x4a20>
   24e0c:	ldr	r1, [sp, #28]
   24e10:	mvn	r0, #0
   24e14:	ldr	r2, [sp, #28]
   24e18:	str	r0, [r1, #12]
   24e1c:	ldr	r1, [sp, #28]
   24e20:	ldr	r0, [r8, #8]
   24e24:	str	r1, [r0, #28]
   24e28:	str	r0, [r2]
   24e2c:	ldr	r0, [sp, #28]
   24e30:	mov	r1, #8
   24e34:	str	r1, [r0, #4]
   24e38:	ldr	r1, [sp, #28]
   24e3c:	ldrb	r0, [r7, #21]
   24e40:	cmp	r0, #0
   24e44:	bne	24cac <fputs@plt+0x138c4>
   24e48:	ldr	r0, [r8, #32]
   24e4c:	movw	r1, #62888	; 0xf5a8
   24e50:	mov	r2, #0
   24e54:	str	sl, [sp, #32]
   24e58:	mov	sl, #0
   24e5c:	movt	r1, #8
   24e60:	bl	2331c <fputs@plt+0x11f34>
   24e64:	cmp	r0, #0
   24e68:	beq	24e7c <fputs@plt+0x13a94>
   24e6c:	ldr	r7, [sp, #28]
   24e70:	mov	r0, #1
   24e74:	strb	r0, [r7, #22]
   24e78:	b	24e84 <fputs@plt+0x13a9c>
   24e7c:	ldr	r7, [sp, #28]
   24e80:	mov	sl, #66	; 0x42
   24e84:	ldr	r2, [sp, #56]	; 0x38
   24e88:	ldr	r0, [sp, #32]
   24e8c:	mov	r1, sl
   24e90:	bfc	r2, #9, #23
   24e94:	bl	255e4 <fputs@plt+0x141fc>
   24e98:	cmn	r0, #1
   24e9c:	str	r0, [r7, #12]
   24ea0:	ble	24f8c <fputs@plt+0x13ba4>
   24ea4:	mov	sl, r0
   24ea8:	movw	r0, #17324	; 0x43ac
   24eac:	ldr	r1, [sp, #68]	; 0x44
   24eb0:	ldr	r7, [sp, #64]	; 0x40
   24eb4:	movt	r0, #10
   24eb8:	ldr	r0, [r0, #256]	; 0x100
   24ebc:	str	r1, [sp, #24]
   24ec0:	blx	r0
   24ec4:	cmp	r0, #0
   24ec8:	bne	24ee8 <fputs@plt+0x13b00>
   24ecc:	movw	r0, #17324	; 0x43ac
   24ed0:	ldr	r2, [sp, #24]
   24ed4:	mov	r1, r7
   24ed8:	movt	r0, #10
   24edc:	ldr	r3, [r0, #244]	; 0xf4
   24ee0:	mov	r0, sl
   24ee4:	blx	r3
   24ee8:	ldr	r0, [r8, #8]
   24eec:	ldr	r0, [r0, #28]
   24ef0:	ldr	r1, [r0, #12]
   24ef4:	cmp	r1, #0
   24ef8:	bmi	24f4c <fputs@plt+0x13b64>
   24efc:	add	r3, pc, #356	; 0x164
   24f00:	vmov.i32	q8, #0	; 0x00000000
   24f04:	sub	r2, fp, #64	; 0x40
   24f08:	vld1.64	{d18-d19}, [r3]
   24f0c:	add	r1, r2, #16
   24f10:	mov	r3, r2
   24f14:	vst1.64	{d16-d17}, [r1]
   24f18:	mov	r1, #8
   24f1c:	vst1.64	{d16-d17}, [r3], r1
   24f20:	mov	r1, #1
   24f24:	vst1.64	{d18-d19}, [r3]
   24f28:	str	r1, [fp, #-64]	; 0xffffffc0
   24f2c:	movw	r1, #17324	; 0x43ac
   24f30:	movt	r1, #10
   24f34:	ldr	r0, [r0, #12]
   24f38:	ldr	r3, [r1, #88]	; 0x58
   24f3c:	mov	r1, #13
   24f40:	blx	r3
   24f44:	cmn	r0, #1
   24f48:	beq	24ffc <fputs@plt+0x13c14>
   24f4c:	ldr	r0, [sp, #28]
   24f50:	ldr	sl, [r0, #12]
   24f54:	movw	r0, #17324	; 0x43ac
   24f58:	mov	r2, #0
   24f5c:	mov	r3, #0
   24f60:	movt	r0, #10
   24f64:	ldr	r1, [r0, #76]	; 0x4c
   24f68:	mov	r0, sl
   24f6c:	blx	r1
   24f70:	cmn	r0, #1
   24f74:	bgt	24fd4 <fputs@plt+0x13bec>
   24f78:	bl	113dc <__errno_location@plt>
   24f7c:	ldr	r0, [r0]
   24f80:	cmp	r0, #4
   24f84:	beq	24f54 <fputs@plt+0x13b6c>
   24f88:	b	24fdc <fputs@plt+0x13bf4>
   24f8c:	movw	r0, #62189	; 0xf2ed
   24f90:	movw	r1, #62796	; 0xf54c
   24f94:	movw	r2, #62779	; 0xf53b
   24f98:	movw	r3, #31812	; 0x7c44
   24f9c:	mov	sl, #14
   24fa0:	movt	r0, #8
   24fa4:	movt	r1, #8
   24fa8:	movt	r2, #8
   24fac:	add	r0, r0, #20
   24fb0:	str	r0, [sp]
   24fb4:	mov	r0, #14
   24fb8:	bl	15e38 <fputs@plt+0x4a50>
   24fbc:	ldr	r2, [sp, #32]
   24fc0:	movw	r1, #62507	; 0xf42b
   24fc4:	mov	r0, #14
   24fc8:	movw	r3, #31812	; 0x7c44
   24fcc:	movt	r1, #8
   24fd0:	b	24ff4 <fputs@plt+0x13c0c>
   24fd4:	cmp	r0, #0
   24fd8:	beq	24ffc <fputs@plt+0x13c14>
   24fdc:	ldr	r2, [sp, #32]
   24fe0:	movw	r1, #62538	; 0xf44a
   24fe4:	movw	sl, #4618	; 0x120a
   24fe8:	movw	r0, #4618	; 0x120a
   24fec:	movw	r3, #31828	; 0x7c54
   24ff0:	movt	r1, #8
   24ff4:	bl	256fc <fputs@plt+0x14314>
   24ff8:	b	24d24 <fputs@plt+0x1393c>
   24ffc:	ldr	r0, [r8, #8]
   25000:	ldr	r0, [r0, #28]
   25004:	ldr	r1, [r0, #12]
   25008:	cmp	r1, #0
   2500c:	bmi	25054 <fputs@plt+0x13c6c>
   25010:	vmov.i32	q8, #0	; 0x00000000
   25014:	sub	r2, fp, #64	; 0x40
   25018:	mov	r1, r2
   2501c:	vst1.64	{d16-d17}, [r1]!
   25020:	add	r3, pc, #64	; 0x40
   25024:	vld1.64	{d18-d19}, [r3]
   25028:	vst1.64	{d16-d17}, [r1]
   2502c:	add	r1, r2, #8
   25030:	vst1.64	{d18-d19}, [r1]
   25034:	movw	r1, #17324	; 0x43ac
   25038:	movt	r1, #10
   2503c:	ldr	r0, [r0, #12]
   25040:	ldr	r3, [r1, #88]	; 0x58
   25044:	mov	r1, #13
   25048:	blx	r3
   2504c:	cmn	r0, #1
   25050:	beq	2505c <fputs@plt+0x13c74>
   25054:	ldr	r1, [sp, #28]
   25058:	b	24cac <fputs@plt+0x138c4>
   2505c:	mov	sl, #5
   25060:	b	24d24 <fputs@plt+0x1393c>
   25064:	nop	{0}
   25068:	andeq	r0, r0, r0, lsl #1
   2506c:	andeq	r0, r0, r0
   25070:	andeq	r0, r0, r1
   25074:	andeq	r0, r0, r0
   25078:	push	{r4, r5, r6, sl, fp, lr}
   2507c:	add	fp, sp, #16
   25080:	ldr	r4, [r0, #36]	; 0x24
   25084:	mov	ip, r2
   25088:	add	r2, r2, r1
   2508c:	mov	r6, #1
   25090:	tst	r3, #1
   25094:	lsl	r2, r6, r2
   25098:	sub	r6, r2, r6, lsl r1
   2509c:	ldr	r2, [r4]
   250a0:	bne	2510c <fputs@plt+0x13d24>
   250a4:	ldr	r5, [r2, #32]
   250a8:	tst	r3, #4
   250ac:	bne	25158 <fputs@plt+0x13d70>
   250b0:	cmp	r5, #0
   250b4:	beq	250e0 <fputs@plt+0x13cf8>
   250b8:	mov	r2, #5
   250bc:	ldrh	r3, [r5, #12]
   250c0:	tst	r6, r3
   250c4:	bne	251c0 <fputs@plt+0x13dd8>
   250c8:	ldrh	r3, [r5, #10]
   250cc:	tst	r6, r3
   250d0:	bne	251c0 <fputs@plt+0x13dd8>
   250d4:	ldr	r5, [r5, #4]
   250d8:	cmp	r5, #0
   250dc:	bne	250bc <fputs@plt+0x13cd4>
   250e0:	add	r2, r1, #120	; 0x78
   250e4:	mov	r1, #1
   250e8:	mov	r3, ip
   250ec:	bl	25cd8 <fputs@plt+0x148f0>
   250f0:	mov	r2, r0
   250f4:	cmp	r0, #0
   250f8:	bne	251c0 <fputs@plt+0x13dd8>
   250fc:	ldrh	r0, [r4, #12]
   25100:	orr	r0, r0, r6
   25104:	strh	r0, [r4, #12]
   25108:	b	251bc <fputs@plt+0x13dd4>
   2510c:	ldr	r3, [r2, #32]
   25110:	mov	r2, #0
   25114:	cmp	r3, #0
   25118:	beq	25130 <fputs@plt+0x13d48>
   2511c:	cmp	r3, r4
   25120:	ldrhne	r5, [r3, #10]
   25124:	ldr	r3, [r3, #4]
   25128:	orrne	r2, r5, r2
   2512c:	b	25114 <fputs@plt+0x13d2c>
   25130:	and	r2, r2, r6
   25134:	movw	r3, #65535	; 0xffff
   25138:	tst	r2, r3
   2513c:	beq	25180 <fputs@plt+0x13d98>
   25140:	ldrh	r0, [r4, #12]
   25144:	bic	r0, r0, r6
   25148:	strh	r0, [r4, #12]
   2514c:	ldrh	r0, [r4, #10]
   25150:	bic	r0, r0, r6
   25154:	b	251b8 <fputs@plt+0x13dd0>
   25158:	mov	r2, #0
   2515c:	cmp	r5, #0
   25160:	beq	251a0 <fputs@plt+0x13db8>
   25164:	ldrh	r3, [r5, #12]
   25168:	tst	r6, r3
   2516c:	bne	251c8 <fputs@plt+0x13de0>
   25170:	ldrh	r3, [r5, #10]
   25174:	ldr	r5, [r5, #4]
   25178:	orr	r2, r2, r3
   2517c:	b	2515c <fputs@plt+0x13d74>
   25180:	add	r2, r1, #120	; 0x78
   25184:	mov	r1, #2
   25188:	mov	r3, ip
   2518c:	bl	25cd8 <fputs@plt+0x148f0>
   25190:	mov	r2, r0
   25194:	cmp	r0, #0
   25198:	bne	251c0 <fputs@plt+0x13dd8>
   2519c:	b	25140 <fputs@plt+0x13d58>
   251a0:	and	r2, r6, r2
   251a4:	movw	r3, #65535	; 0xffff
   251a8:	tst	r2, r3
   251ac:	beq	251d0 <fputs@plt+0x13de8>
   251b0:	ldrh	r0, [r4, #10]
   251b4:	orr	r0, r0, r6
   251b8:	strh	r0, [r4, #10]
   251bc:	mov	r2, #0
   251c0:	mov	r0, r2
   251c4:	pop	{r4, r5, r6, sl, fp, pc}
   251c8:	mov	r2, #5
   251cc:	b	251c0 <fputs@plt+0x13dd8>
   251d0:	add	r2, r1, #120	; 0x78
   251d4:	mov	r1, #0
   251d8:	mov	r3, ip
   251dc:	bl	25cd8 <fputs@plt+0x148f0>
   251e0:	mov	r2, r0
   251e4:	cmp	r0, #0
   251e8:	bne	251c0 <fputs@plt+0x13dd8>
   251ec:	b	251b0 <fputs@plt+0x13dc8>
   251f0:	bx	lr
   251f4:	push	{r4, r5, r6, sl, fp, lr}
   251f8:	add	fp, sp, #16
   251fc:	mov	r4, r0
   25200:	ldr	r0, [r0, #36]	; 0x24
   25204:	cmp	r0, #0
   25208:	beq	25280 <fputs@plt+0x13e98>
   2520c:	ldr	r6, [r0]
   25210:	mov	r5, r1
   25214:	add	r2, r6, #32
   25218:	ldr	r3, [r2]
   2521c:	mov	r1, r2
   25220:	add	r2, r3, #4
   25224:	cmp	r3, r0
   25228:	bne	25218 <fputs@plt+0x13e30>
   2522c:	ldr	r2, [r0, #4]
   25230:	str	r2, [r1]
   25234:	bl	144bc <fputs@plt+0x30d4>
   25238:	mov	r0, #0
   2523c:	str	r0, [r4, #36]	; 0x24
   25240:	ldr	r0, [r6, #28]
   25244:	subs	r0, r0, #1
   25248:	str	r0, [r6, #28]
   2524c:	bne	25280 <fputs@plt+0x13e98>
   25250:	cmp	r5, #0
   25254:	beq	25278 <fputs@plt+0x13e90>
   25258:	ldr	r0, [r6, #12]
   2525c:	cmp	r0, #0
   25260:	bmi	25278 <fputs@plt+0x13e90>
   25264:	movw	r1, #17324	; 0x43ac
   25268:	ldr	r0, [r6, #8]
   2526c:	movt	r1, #10
   25270:	ldr	r1, [r1, #196]	; 0xc4
   25274:	blx	r1
   25278:	mov	r0, r4
   2527c:	bl	25d6c <fputs@plt+0x14984>
   25280:	mov	r0, #0
   25284:	pop	{r4, r5, r6, sl, fp, pc}
   25288:	push	{r4, r5, r6, r7, fp, lr}
   2528c:	add	fp, sp, #16
   25290:	ldr	r7, [fp, #12]
   25294:	mov	r4, r0
   25298:	mov	r0, #0
   2529c:	str	r0, [r7]
   252a0:	ldrd	r0, [r4, #64]	; 0x40
   252a4:	subs	r0, r0, #1
   252a8:	sbcs	r0, r1, #0
   252ac:	blt	25318 <fputs@plt+0x13f30>
   252b0:	ldr	r0, [r4, #72]	; 0x48
   252b4:	mov	r6, r3
   252b8:	mov	r5, r2
   252bc:	cmp	r0, #0
   252c0:	bne	252dc <fputs@plt+0x13ef4>
   252c4:	mov	r0, r4
   252c8:	mvn	r2, #0
   252cc:	mvn	r3, #0
   252d0:	bl	25aec <fputs@plt+0x14704>
   252d4:	cmp	r0, #0
   252d8:	popne	{r4, r5, r6, r7, fp, pc}
   252dc:	add	r0, r4, #48	; 0x30
   252e0:	ldr	r1, [fp, #8]
   252e4:	ldm	r0, {r0, r3}
   252e8:	asr	r2, r1, #31
   252ec:	adds	r1, r1, r5
   252f0:	adc	r2, r2, r6
   252f4:	subs	r0, r0, r1
   252f8:	sbcs	r0, r3, r2
   252fc:	blt	25318 <fputs@plt+0x13f30>
   25300:	ldr	r0, [r4, #72]	; 0x48
   25304:	add	r0, r0, r5
   25308:	str	r0, [r7]
   2530c:	ldr	r0, [r4, #44]	; 0x2c
   25310:	add	r0, r0, #1
   25314:	str	r0, [r4, #44]	; 0x2c
   25318:	mov	r0, #0
   2531c:	pop	{r4, r5, r6, r7, fp, pc}
   25320:	push	{r4, sl, fp, lr}
   25324:	add	fp, sp, #8
   25328:	mov	r4, r0
   2532c:	ldr	r0, [fp, #8]
   25330:	cmp	r0, #0
   25334:	beq	25348 <fputs@plt+0x13f60>
   25338:	ldr	r0, [r4, #44]	; 0x2c
   2533c:	sub	r0, r0, #1
   25340:	str	r0, [r4, #44]	; 0x2c
   25344:	b	2537c <fputs@plt+0x13f94>
   25348:	ldr	r0, [r4, #72]	; 0x48
   2534c:	cmp	r0, #0
   25350:	beq	2537c <fputs@plt+0x13f94>
   25354:	movw	r2, #17324	; 0x43ac
   25358:	ldr	r1, [r4, #56]	; 0x38
   2535c:	movt	r2, #10
   25360:	ldr	r2, [r2, #280]	; 0x118
   25364:	blx	r2
   25368:	vmov.i32	q8, #0	; 0x00000000
   2536c:	mov	r0, #0
   25370:	str	r0, [r4, #72]	; 0x48
   25374:	add	r0, r4, #48	; 0x30
   25378:	vst1.64	{d16-d17}, [r0]
   2537c:	mov	r0, #0
   25380:	pop	{r4, sl, fp, pc}
   25384:	push	{r4, r5, fp, lr}
   25388:	add	fp, sp, #8
   2538c:	sub	sp, sp, #208	; 0xd0
   25390:	mov	r4, r0
   25394:	ldrb	r0, [r0, #18]
   25398:	tst	r0, #128	; 0x80
   2539c:	bne	253d4 <fputs@plt+0x13fec>
   253a0:	movw	r5, #17324	; 0x43ac
   253a4:	ldr	r0, [r4, #12]
   253a8:	mov	r1, sp
   253ac:	movt	r5, #10
   253b0:	ldr	r2, [r5, #64]	; 0x40
   253b4:	blx	r2
   253b8:	cmp	r0, #0
   253bc:	beq	253dc <fputs@plt+0x13ff4>
   253c0:	ldr	r2, [r4, #32]
   253c4:	movw	r1, #62399	; 0xf3bf
   253c8:	movt	r1, #8
   253cc:	mov	r0, #28
   253d0:	bl	15e38 <fputs@plt+0x4a50>
   253d4:	sub	sp, fp, #8
   253d8:	pop	{r4, r5, fp, pc}
   253dc:	ldr	r0, [sp, #20]
   253e0:	cmp	r0, #1
   253e4:	beq	25400 <fputs@plt+0x14018>
   253e8:	cmp	r0, #0
   253ec:	bne	25454 <fputs@plt+0x1406c>
   253f0:	ldr	r2, [r4, #32]
   253f4:	movw	r1, #62423	; 0xf3d7
   253f8:	movt	r1, #8
   253fc:	b	253cc <fputs@plt+0x13fe4>
   25400:	ldr	r0, [r4, #8]
   25404:	cmp	r0, #0
   25408:	beq	253d4 <fputs@plt+0x13fec>
   2540c:	ldr	r0, [r4, #32]
   25410:	ldr	r2, [r5, #52]	; 0x34
   25414:	add	r1, sp, #104	; 0x68
   25418:	blx	r2
   2541c:	cmp	r0, #0
   25420:	bne	25444 <fputs@plt+0x1405c>
   25424:	ldr	r0, [r4, #8]
   25428:	ldr	r2, [sp, #200]	; 0xc8
   2542c:	ldr	r3, [sp, #204]	; 0xcc
   25430:	ldrd	r0, [r0, #8]
   25434:	eor	r1, r3, r1
   25438:	eor	r0, r2, r0
   2543c:	orrs	r0, r0, r1
   25440:	beq	253d4 <fputs@plt+0x13fec>
   25444:	ldr	r2, [r4, #32]
   25448:	movw	r1, #62479	; 0xf40f
   2544c:	movt	r1, #8
   25450:	b	253cc <fputs@plt+0x13fe4>
   25454:	ldr	r2, [r4, #32]
   25458:	movw	r1, #62452	; 0xf3f4
   2545c:	movt	r1, #8
   25460:	b	253cc <fputs@plt+0x13fe4>
   25464:	push	{r4, r5, fp, lr}
   25468:	add	fp, sp, #8
   2546c:	mov	r4, r0
   25470:	ldr	r0, [r0, #72]	; 0x48
   25474:	movw	r5, #17324	; 0x43ac
   25478:	movt	r5, #10
   2547c:	cmp	r0, #0
   25480:	beq	254a4 <fputs@plt+0x140bc>
   25484:	ldr	r1, [r4, #56]	; 0x38
   25488:	ldr	r2, [r5, #280]	; 0x118
   2548c:	blx	r2
   25490:	vmov.i32	q8, #0	; 0x00000000
   25494:	mov	r0, #0
   25498:	str	r0, [r4, #72]	; 0x48
   2549c:	add	r0, r4, #48	; 0x30
   254a0:	vst1.64	{d16-d17}, [r0]
   254a4:	ldr	r0, [r4, #12]
   254a8:	cmp	r0, #0
   254ac:	bmi	254e0 <fputs@plt+0x140f8>
   254b0:	ldr	r1, [r5, #16]
   254b4:	blx	r1
   254b8:	cmp	r0, #0
   254bc:	beq	254d8 <fputs@plt+0x140f0>
   254c0:	ldr	r2, [r4, #32]
   254c4:	movw	r1, #62512	; 0xf430
   254c8:	movw	r0, #4106	; 0x100a
   254cc:	movw	r3, #29444	; 0x7304
   254d0:	movt	r1, #8
   254d4:	bl	256fc <fputs@plt+0x14314>
   254d8:	mvn	r0, #0
   254dc:	str	r0, [r4, #12]
   254e0:	ldr	r0, [r4, #28]
   254e4:	bl	144bc <fputs@plt+0x30d4>
   254e8:	mov	r0, r4
   254ec:	mov	r1, #0
   254f0:	mov	r2, #80	; 0x50
   254f4:	pop	{r4, r5, fp, lr}
   254f8:	b	1119c <memset@plt>
   254fc:	b	11268 <open64@plt>
   25500:	push	{r4, r5, r6, sl, fp, lr}
   25504:	add	fp, sp, #16
   25508:	sub	sp, sp, #520	; 0x208
   2550c:	movw	r2, #62776	; 0xf538
   25510:	add	r5, sp, #7
   25514:	mov	r4, r1
   25518:	mov	r3, r0
   2551c:	mov	r0, #512	; 0x200
   25520:	movt	r2, #8
   25524:	mov	r1, r5
   25528:	bl	15e08 <fputs@plt+0x4a20>
   2552c:	mov	r0, r5
   25530:	bl	11220 <strlen@plt>
   25534:	cmp	r0, #1
   25538:	blt	25550 <fputs@plt+0x14168>
   2553c:	ldrb	r1, [r5, r0]
   25540:	cmp	r1, #47	; 0x2f
   25544:	beq	25564 <fputs@plt+0x1417c>
   25548:	sub	r0, r0, #1
   2554c:	b	25534 <fputs@plt+0x1414c>
   25550:	ldrb	r1, [sp, #7]
   25554:	mov	r0, #1
   25558:	cmp	r1, #47	; 0x2f
   2555c:	movne	r1, #46	; 0x2e
   25560:	strbne	r1, [sp, #7]
   25564:	mov	r6, #0
   25568:	mov	r1, #0
   2556c:	mov	r2, #0
   25570:	strb	r6, [r5, r0]
   25574:	mov	r0, r5
   25578:	bl	255e4 <fputs@plt+0x141fc>
   2557c:	cmn	r0, #1
   25580:	str	r0, [r4]
   25584:	bgt	255d0 <fputs@plt+0x141e8>
   25588:	movw	r0, #62189	; 0xf2ed
   2558c:	movw	r1, #62796	; 0xf54c
   25590:	movw	r2, #62779	; 0xf53b
   25594:	movw	r3, #31035	; 0x793b
   25598:	mov	r6, #14
   2559c:	movt	r0, #8
   255a0:	movt	r1, #8
   255a4:	movt	r2, #8
   255a8:	add	r0, r0, #20
   255ac:	str	r0, [sp]
   255b0:	mov	r0, #14
   255b4:	bl	15e38 <fputs@plt+0x4a50>
   255b8:	movw	r1, #62608	; 0xf490
   255bc:	add	r2, sp, #7
   255c0:	mov	r0, #14
   255c4:	movw	r3, #31035	; 0x793b
   255c8:	movt	r1, #8
   255cc:	bl	256fc <fputs@plt+0x14314>
   255d0:	mov	r0, r6
   255d4:	sub	sp, fp, #16
   255d8:	pop	{r4, r5, r6, sl, fp, pc}
   255dc:	mov	r0, #30
   255e0:	b	11118 <sysconf@plt>
   255e4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   255e8:	add	fp, sp, #28
   255ec:	sub	sp, sp, #108	; 0x6c
   255f0:	movw	sl, #17324	; 0x43ac
   255f4:	cmp	r2, #0
   255f8:	mov	r4, r2
   255fc:	mov	r8, r2
   25600:	mov	r9, r1
   25604:	mov	r7, r0
   25608:	orr	r6, r1, #524288	; 0x80000
   2560c:	movt	sl, #10
   25610:	moveq	r4, #420	; 0x1a4
   25614:	ldr	r3, [sl, #4]
   25618:	mov	r0, r7
   2561c:	mov	r1, r6
   25620:	mov	r2, r4
   25624:	blx	r3
   25628:	mov	r5, r0
   2562c:	cmn	r0, #1
   25630:	ble	25684 <fputs@plt+0x1429c>
   25634:	cmp	r5, #2
   25638:	bgt	25698 <fputs@plt+0x142b0>
   2563c:	ldr	r1, [sl, #16]
   25640:	mov	r0, r5
   25644:	blx	r1
   25648:	movw	r1, #62695	; 0xf4e7
   2564c:	mov	r0, #28
   25650:	mov	r2, r7
   25654:	mov	r3, r5
   25658:	movt	r1, #8
   2565c:	bl	15e38 <fputs@plt+0x4a50>
   25660:	ldr	r3, [sl, #4]
   25664:	movw	r0, #62738	; 0xf512
   25668:	mov	r1, r9
   2566c:	mov	r2, r8
   25670:	movt	r0, #8
   25674:	blx	r3
   25678:	cmp	r0, #0
   2567c:	bpl	25614 <fputs@plt+0x1422c>
   25680:	b	256ec <fputs@plt+0x14304>
   25684:	bl	113dc <__errno_location@plt>
   25688:	ldr	r0, [r0]
   2568c:	cmp	r0, #4
   25690:	beq	25614 <fputs@plt+0x1422c>
   25694:	b	256f0 <fputs@plt+0x14308>
   25698:	cmp	r8, #0
   2569c:	beq	256f0 <fputs@plt+0x14308>
   256a0:	ldr	r2, [sl, #64]	; 0x40
   256a4:	mov	r1, sp
   256a8:	mov	r0, r5
   256ac:	blx	r2
   256b0:	cmp	r0, #0
   256b4:	bne	256f0 <fputs@plt+0x14308>
   256b8:	ldr	r0, [sp, #48]	; 0x30
   256bc:	ldr	r1, [sp, #52]	; 0x34
   256c0:	orrs	r0, r0, r1
   256c4:	bne	256f0 <fputs@plt+0x14308>
   256c8:	ldr	r0, [sp, #16]
   256cc:	bfc	r0, #9, #23
   256d0:	cmp	r0, r8
   256d4:	beq	256f0 <fputs@plt+0x14308>
   256d8:	ldr	r2, [sl, #172]	; 0xac
   256dc:	mov	r0, r5
   256e0:	mov	r1, r8
   256e4:	blx	r2
   256e8:	b	256f0 <fputs@plt+0x14308>
   256ec:	mvn	r5, #0
   256f0:	mov	r0, r5
   256f4:	sub	sp, fp, #28
   256f8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   256fc:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   25700:	add	fp, sp, #24
   25704:	sub	sp, sp, #16
   25708:	mov	r8, r3
   2570c:	mov	r5, r2
   25710:	mov	r6, r1
   25714:	mov	r7, r0
   25718:	bl	113dc <__errno_location@plt>
   2571c:	ldr	r4, [r0]
   25720:	mov	r0, r4
   25724:	bl	110d0 <strerror@plt>
   25728:	movw	r1, #38315	; 0x95ab
   2572c:	cmp	r5, #0
   25730:	str	r0, [sp, #8]
   25734:	mov	r0, r7
   25738:	mov	r2, r8
   2573c:	mov	r3, r4
   25740:	str	r6, [sp]
   25744:	movt	r1, #8
   25748:	movne	r1, r5
   2574c:	str	r1, [sp, #4]
   25750:	movw	r1, #62748	; 0xf51c
   25754:	movt	r1, #8
   25758:	bl	15e38 <fputs@plt+0x4a50>
   2575c:	mov	r0, r7
   25760:	sub	sp, fp, #24
   25764:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   25768:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   2576c:	add	fp, sp, #24
   25770:	ldr	r8, [r0, #8]
   25774:	ldr	r5, [r8, #36]	; 0x24
   25778:	cmp	r5, #0
   2577c:	beq	257d4 <fputs@plt+0x143ec>
   25780:	movw	r7, #17324	; 0x43ac
   25784:	movw	r9, #62512	; 0xf430
   25788:	mov	r4, r0
   2578c:	movt	r7, #10
   25790:	movt	r9, #8
   25794:	ldr	r1, [r7, #16]
   25798:	ldr	r0, [r5]
   2579c:	ldr	r6, [r5, #8]
   257a0:	blx	r1
   257a4:	cmp	r0, #0
   257a8:	beq	257c0 <fputs@plt+0x143d8>
   257ac:	ldr	r2, [r4, #32]
   257b0:	movw	r0, #4106	; 0x100a
   257b4:	mov	r1, r9
   257b8:	movw	r3, #28716	; 0x702c
   257bc:	bl	256fc <fputs@plt+0x14314>
   257c0:	mov	r0, r5
   257c4:	bl	144bc <fputs@plt+0x30d4>
   257c8:	cmp	r6, #0
   257cc:	mov	r5, r6
   257d0:	bne	25794 <fputs@plt+0x143ac>
   257d4:	mov	r0, #0
   257d8:	str	r0, [r8, #36]	; 0x24
   257dc:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   257e0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   257e4:	add	fp, sp, #28
   257e8:	sub	sp, sp, #4
   257ec:	ldr	r7, [fp, #12]
   257f0:	movw	r8, #17324	; 0x43ac
   257f4:	mov	r9, r3
   257f8:	mov	r5, r2
   257fc:	mov	r6, r0
   25800:	mov	sl, #0
   25804:	movt	r8, #10
   25808:	bfc	r7, #17, #15
   2580c:	mov	r0, r6
   25810:	mov	r2, r5
   25814:	mov	r3, r9
   25818:	str	sl, [sp]
   2581c:	bl	112e0 <lseek64@plt>
   25820:	cmp	r1, #0
   25824:	bmi	2585c <fputs@plt+0x14474>
   25828:	ldr	r3, [r8, #136]	; 0x88
   2582c:	ldr	r1, [fp, #8]
   25830:	mov	r0, r6
   25834:	mov	r2, r7
   25838:	blx	r3
   2583c:	mov	r4, r0
   25840:	cmn	r0, #1
   25844:	bgt	25870 <fputs@plt+0x14488>
   25848:	bl	113dc <__errno_location@plt>
   2584c:	ldr	r1, [r0]
   25850:	cmp	r1, #4
   25854:	beq	2580c <fputs@plt+0x14424>
   25858:	b	25864 <fputs@plt+0x1447c>
   2585c:	mvn	r4, #0
   25860:	bl	113dc <__errno_location@plt>
   25864:	ldr	r0, [r0]
   25868:	ldr	r1, [fp, #16]
   2586c:	str	r0, [r1]
   25870:	mov	r0, r4
   25874:	sub	sp, fp, #28
   25878:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2587c:	push	{r4, r5, r6, r7, fp, lr}
   25880:	add	fp, sp, #16
   25884:	sub	sp, sp, #32
   25888:	mov	r2, r1
   2588c:	ldrh	r1, [r0, #18]
   25890:	and	r1, r1, #3
   25894:	cmp	r1, #1
   25898:	bne	25930 <fputs@plt+0x14548>
   2589c:	ldr	r4, [r0, #8]
   258a0:	mov	r1, #0
   258a4:	ldrb	r2, [r4, #21]
   258a8:	cmp	r2, #0
   258ac:	bne	25924 <fputs@plt+0x1453c>
   258b0:	movw	r5, #17320	; 0x43a8
   258b4:	mov	r1, sp
   258b8:	mov	r3, #0
   258bc:	movt	r5, #10
   258c0:	add	r2, r1, #8
   258c4:	add	r1, r1, #16
   258c8:	strh	r3, [sp, #2]
   258cc:	ldr	r5, [r5]
   258d0:	add	r6, r5, #2
   258d4:	mov	r5, #1
   258d8:	asr	r7, r6, #31
   258dc:	strd	r6, [r2]
   258e0:	movw	r2, #510	; 0x1fe
   258e4:	strd	r2, [r1]
   258e8:	movw	r1, #17324	; 0x43ac
   258ec:	strh	r5, [sp]
   258f0:	mov	r2, sp
   258f4:	movt	r1, #10
   258f8:	ldr	r0, [r0, #12]
   258fc:	ldr	r3, [r1, #88]	; 0x58
   25900:	mov	r1, #13
   25904:	blx	r3
   25908:	mov	r1, r0
   2590c:	cmp	r0, #0
   25910:	bmi	25924 <fputs@plt+0x1453c>
   25914:	strb	r5, [r4, #21]
   25918:	ldr	r0, [r4, #32]
   2591c:	add	r0, r0, #1
   25920:	str	r0, [r4, #32]
   25924:	mov	r0, r1
   25928:	sub	sp, fp, #16
   2592c:	pop	{r4, r5, r6, r7, fp, pc}
   25930:	movw	r1, #17324	; 0x43ac
   25934:	ldr	r0, [r0, #12]
   25938:	movt	r1, #10
   2593c:	ldr	r3, [r1, #88]	; 0x58
   25940:	mov	r1, #13
   25944:	sub	sp, fp, #16
   25948:	pop	{r4, r5, r6, r7, fp, lr}
   2594c:	bx	r3
   25950:	mov	r1, r0
   25954:	mov	r0, #5
   25958:	cmp	r1, #16
   2595c:	bhi	25984 <fputs@plt+0x1459c>
   25960:	movw	r3, #10256	; 0x2810
   25964:	mov	r2, #1
   25968:	movt	r3, #1
   2596c:	tst	r3, r2, lsl r1
   25970:	bxne	lr
   25974:	cmp	r1, #1
   25978:	bne	25984 <fputs@plt+0x1459c>
   2597c:	mov	r0, #3
   25980:	bx	lr
   25984:	cmp	r1, #37	; 0x25
   25988:	cmpne	r1, #110	; 0x6e
   2598c:	bne	25994 <fputs@plt+0x145ac>
   25990:	bx	lr
   25994:	movw	r0, #3850	; 0xf0a
   25998:	bx	lr
   2599c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   259a0:	add	fp, sp, #28
   259a4:	sub	sp, sp, #124	; 0x7c
   259a8:	movw	r7, #17660	; 0x44fc
   259ac:	str	r0, [sp, #12]
   259b0:	movw	r0, #35092	; 0x8914
   259b4:	mov	r4, r1
   259b8:	movt	r0, #10
   259bc:	movt	r7, #10
   259c0:	ldr	r6, [r0]
   259c4:	ldr	r0, [r7]
   259c8:	cmp	r0, #0
   259cc:	bne	259e0 <fputs@plt+0x145f8>
   259d0:	movw	r0, #62867	; 0xf593
   259d4:	movt	r0, #8
   259d8:	bl	11160 <getenv@plt>
   259dc:	str	r0, [r7]
   259e0:	ldr	r0, [r7, #4]
   259e4:	cmp	r0, #0
   259e8:	bne	259fc <fputs@plt+0x14614>
   259ec:	movw	r0, #62874	; 0xf59a
   259f0:	movt	r0, #8
   259f4:	bl	11160 <getenv@plt>
   259f8:	str	r0, [r7, #4]
   259fc:	movw	sl, #17324	; 0x43ac
   25a00:	mov	r5, #0
   25a04:	add	r9, sp, #16
   25a08:	movt	sl, #10
   25a0c:	cmp	r6, #0
   25a10:	beq	25a54 <fputs@plt+0x1466c>
   25a14:	ldr	r2, [sl, #52]	; 0x34
   25a18:	mov	r0, r6
   25a1c:	mov	r1, r9
   25a20:	blx	r2
   25a24:	cmp	r0, #0
   25a28:	bne	25a54 <fputs@plt+0x1466c>
   25a2c:	ldr	r0, [sp, #32]
   25a30:	and	r0, r0, #61440	; 0xf000
   25a34:	cmp	r0, #16384	; 0x4000
   25a38:	bne	25a54 <fputs@plt+0x1466c>
   25a3c:	ldr	r2, [sl, #28]
   25a40:	mov	r0, r6
   25a44:	mov	r1, #7
   25a48:	blx	r2
   25a4c:	cmp	r0, #0
   25a50:	beq	25a64 <fputs@plt+0x1467c>
   25a54:	ldr	r6, [r7, r5, lsl #2]
   25a58:	add	r5, r5, #1
   25a5c:	cmp	r5, #6
   25a60:	bne	25a0c <fputs@plt+0x14624>
   25a64:	ldr	r0, [sp, #12]
   25a68:	mov	r9, #11
   25a6c:	mov	r5, #0
   25a70:	sub	r8, r0, #2
   25a74:	mov	r0, #8
   25a78:	add	r1, sp, #16
   25a7c:	bl	15ed8 <fputs@plt+0x4af0>
   25a80:	strb	r5, [r4, r8]
   25a84:	movw	r2, #62832	; 0xf570
   25a88:	mov	r3, r6
   25a8c:	ldr	r0, [sp, #16]
   25a90:	ldr	r1, [sp, #20]
   25a94:	movt	r2, #8
   25a98:	stm	sp, {r0, r1, r5}
   25a9c:	ldr	r0, [sp, #12]
   25aa0:	mov	r1, r4
   25aa4:	bl	15e08 <fputs@plt+0x4a20>
   25aa8:	ldrb	r0, [r4, r8]
   25aac:	mov	r7, #1
   25ab0:	cmp	r0, #0
   25ab4:	bne	25ae0 <fputs@plt+0x146f8>
   25ab8:	cmp	r9, #0
   25abc:	beq	25ae0 <fputs@plt+0x146f8>
   25ac0:	ldr	r2, [sl, #28]
   25ac4:	mov	r0, r4
   25ac8:	mov	r1, #0
   25acc:	mov	r7, #0
   25ad0:	blx	r2
   25ad4:	sub	r9, r9, #1
   25ad8:	cmp	r0, #0
   25adc:	beq	25a74 <fputs@plt+0x1468c>
   25ae0:	mov	r0, r7
   25ae4:	sub	sp, fp, #28
   25ae8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   25aec:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   25af0:	add	fp, sp, #28
   25af4:	sub	sp, sp, #140	; 0x8c
   25af8:	mov	r4, r0
   25afc:	ldr	r0, [r0, #44]	; 0x2c
   25b00:	mov	r9, #0
   25b04:	cmp	r0, #0
   25b08:	ble	25b18 <fputs@plt+0x14730>
   25b0c:	mov	r0, r9
   25b10:	sub	sp, fp, #28
   25b14:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   25b18:	mov	r6, r3
   25b1c:	cmn	r3, #1
   25b20:	ble	25c14 <fputs@plt+0x1482c>
   25b24:	mov	r7, r2
   25b28:	add	r5, r4, #64	; 0x40
   25b2c:	add	r3, r4, #48	; 0x30
   25b30:	mov	r9, #0
   25b34:	ldrd	r0, [r5]
   25b38:	ldr	r8, [r3]
   25b3c:	subs	r2, r0, r7
   25b40:	sbcs	r2, r1, r6
   25b44:	mov	r2, #0
   25b48:	movwlt	r2, #1
   25b4c:	cmp	r2, #0
   25b50:	movne	r6, r1
   25b54:	ldr	r1, [r3, #4]
   25b58:	movne	r7, r0
   25b5c:	eor	r0, r7, r8
   25b60:	eor	r2, r6, r1
   25b64:	orrs	r0, r0, r2
   25b68:	beq	25b0c <fputs@plt+0x14724>
   25b6c:	str	r5, [sp, #24]
   25b70:	ldr	r5, [r4, #72]	; 0x48
   25b74:	ldr	r2, [r4, #12]
   25b78:	movw	sl, #17324	; 0x43ac
   25b7c:	str	r3, [sp, #28]
   25b80:	movt	sl, #10
   25b84:	cmp	r5, #0
   25b88:	beq	25c44 <fputs@plt+0x1485c>
   25b8c:	str	r2, [sp, #20]
   25b90:	add	r0, r4, #56	; 0x38
   25b94:	ldrd	r2, [r0]
   25b98:	eor	r0, r2, r8
   25b9c:	eor	r1, r3, r1
   25ba0:	orrs	r0, r0, r1
   25ba4:	beq	25bb8 <fputs@plt+0x147d0>
   25ba8:	sub	r1, r2, r8
   25bac:	ldr	r2, [sl, #280]	; 0x118
   25bb0:	add	r0, r5, r8
   25bb4:	blx	r2
   25bb8:	ldr	ip, [sl, #292]	; 0x124
   25bbc:	mov	r0, r5
   25bc0:	mov	r1, r8
   25bc4:	mov	r2, r7
   25bc8:	mov	r3, #1
   25bcc:	blx	ip
   25bd0:	mov	r1, sl
   25bd4:	mov	sl, r0
   25bd8:	add	r0, r0, #1
   25bdc:	cmp	r0, #1
   25be0:	bhi	25c80 <fputs@plt+0x14898>
   25be4:	ldr	r2, [r1, #280]	; 0x118
   25be8:	mov	r0, r5
   25bec:	mov	r5, r1
   25bf0:	mov	r1, r8
   25bf4:	blx	r2
   25bf8:	ldr	r2, [sp, #20]
   25bfc:	mov	r0, r5
   25c00:	movw	r5, #62661	; 0xf4c5
   25c04:	cmp	sl, #0
   25c08:	movt	r5, #8
   25c0c:	bne	25c88 <fputs@plt+0x148a0>
   25c10:	b	25c50 <fputs@plt+0x14868>
   25c14:	movw	r0, #17324	; 0x43ac
   25c18:	add	r1, sp, #32
   25c1c:	movt	r0, #10
   25c20:	ldr	r2, [r0, #64]	; 0x40
   25c24:	ldr	r0, [r4, #12]
   25c28:	blx	r2
   25c2c:	movw	r9, #1802	; 0x70a
   25c30:	cmp	r0, #0
   25c34:	bne	25b0c <fputs@plt+0x14724>
   25c38:	ldr	r7, [sp, #80]	; 0x50
   25c3c:	ldr	r6, [sp, #84]	; 0x54
   25c40:	b	25b28 <fputs@plt+0x14740>
   25c44:	movw	r5, #62649	; 0xf4b9
   25c48:	mov	r0, sl
   25c4c:	movt	r5, #8
   25c50:	ldr	ip, [r0, #268]	; 0x10c
   25c54:	mov	r0, #0
   25c58:	str	r2, [sp]
   25c5c:	mov	r1, r7
   25c60:	mov	r2, #1
   25c64:	mov	r3, #1
   25c68:	str	r0, [sp, #8]
   25c6c:	str	r0, [sp, #12]
   25c70:	mov	r0, #0
   25c74:	blx	ip
   25c78:	mov	sl, r0
   25c7c:	b	25c88 <fputs@plt+0x148a0>
   25c80:	movw	r5, #62661	; 0xf4c5
   25c84:	movt	r5, #8
   25c88:	cmn	sl, #1
   25c8c:	bne	25cbc <fputs@plt+0x148d4>
   25c90:	ldr	r2, [r4, #32]
   25c94:	mov	r0, #0
   25c98:	mov	r1, r5
   25c9c:	movw	r3, #32299	; 0x7e2b
   25ca0:	mov	sl, #0
   25ca4:	bl	256fc <fputs@plt+0x14314>
   25ca8:	ldr	r0, [sp, #24]
   25cac:	mov	r7, #0
   25cb0:	mov	r6, #0
   25cb4:	str	sl, [r0]
   25cb8:	str	sl, [r0, #4]
   25cbc:	vmov.32	d16[0], r7
   25cc0:	ldr	r0, [sp, #28]
   25cc4:	str	sl, [r4, #72]	; 0x48
   25cc8:	vmov.32	d16[1], r6
   25ccc:	vorr	d17, d16, d16
   25cd0:	vst1.64	{d16-d17}, [r0]
   25cd4:	b	25b0c <fputs@plt+0x14724>
   25cd8:	push	{r4, r6, r7, r8, r9, sl, fp, lr}
   25cdc:	add	fp, sp, #24
   25ce0:	sub	sp, sp, #32
   25ce4:	ldr	r0, [r0, #8]
   25ce8:	mov	r8, r2
   25cec:	ldr	r0, [r0, #28]
   25cf0:	ldr	r2, [r0, #12]
   25cf4:	cmp	r2, #0
   25cf8:	bmi	25d5c <fputs@plt+0x14974>
   25cfc:	vmov.i32	q8, #0	; 0x00000000
   25d00:	mov	r2, sp
   25d04:	mov	r6, r3
   25d08:	asr	r9, r8, #31
   25d0c:	mov	r4, r2
   25d10:	add	r3, r2, #8
   25d14:	add	ip, r2, #16
   25d18:	asr	r7, r6, #31
   25d1c:	vst1.64	{d16-d17}, [r4]!
   25d20:	vst1.64	{d16-d17}, [r4]
   25d24:	mov	r4, #0
   25d28:	strh	r4, [sp, #2]
   25d2c:	strh	r1, [sp]
   25d30:	movw	r1, #17324	; 0x43ac
   25d34:	strd	r8, [r3]
   25d38:	strd	r6, [ip]
   25d3c:	movt	r1, #10
   25d40:	ldr	r0, [r0, #12]
   25d44:	ldr	r3, [r1, #88]	; 0x58
   25d48:	mov	r1, #13
   25d4c:	blx	r3
   25d50:	cmn	r0, #1
   25d54:	movweq	r4, #5
   25d58:	b	25d60 <fputs@plt+0x14978>
   25d5c:	mov	r4, #0
   25d60:	mov	r0, r4
   25d64:	sub	sp, fp, #24
   25d68:	pop	{r4, r6, r7, r8, r9, sl, fp, pc}
   25d6c:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   25d70:	add	fp, sp, #24
   25d74:	mov	r8, r0
   25d78:	ldr	r0, [r0, #8]
   25d7c:	ldr	r4, [r0, #28]
   25d80:	cmp	r4, #0
   25d84:	beq	25e3c <fputs@plt+0x14a54>
   25d88:	ldr	r0, [r4, #28]
   25d8c:	cmp	r0, #0
   25d90:	popne	{r4, r5, r6, r7, r8, sl, fp, pc}
   25d94:	movw	r6, #17324	; 0x43ac
   25d98:	movt	r6, #10
   25d9c:	ldr	r0, [r6, #304]	; 0x130
   25da0:	blx	r0
   25da4:	asr	r1, r0, #31
   25da8:	cmp	r0, #32768	; 0x8000
   25dac:	add	r1, r0, r1, lsr #17
   25db0:	ldrh	r0, [r4, #20]
   25db4:	asr	r7, r1, #15
   25db8:	movwlt	r7, #1
   25dbc:	cmp	r0, #0
   25dc0:	beq	25e08 <fputs@plt+0x14a20>
   25dc4:	mov	r5, #0
   25dc8:	ldr	r0, [r4, #12]
   25dcc:	cmp	r0, #0
   25dd0:	bmi	25dec <fputs@plt+0x14a04>
   25dd4:	ldr	r0, [r4, #24]
   25dd8:	ldr	r1, [r4, #16]
   25ddc:	ldr	r2, [r6, #280]	; 0x118
   25de0:	ldr	r0, [r0, r5, lsl #2]
   25de4:	blx	r2
   25de8:	b	25df8 <fputs@plt+0x14a10>
   25dec:	ldr	r0, [r4, #24]
   25df0:	ldr	r0, [r0, r5, lsl #2]
   25df4:	bl	144bc <fputs@plt+0x30d4>
   25df8:	ldrh	r0, [r4, #20]
   25dfc:	add	r5, r5, r7
   25e00:	cmp	r5, r0
   25e04:	blt	25dc8 <fputs@plt+0x149e0>
   25e08:	ldr	r0, [r4, #24]
   25e0c:	bl	144bc <fputs@plt+0x30d4>
   25e10:	ldr	r0, [r4, #12]
   25e14:	cmp	r0, #0
   25e18:	bmi	25e60 <fputs@plt+0x14a78>
   25e1c:	ldr	r1, [r6, #16]
   25e20:	blx	r1
   25e24:	cmp	r0, #0
   25e28:	beq	25e58 <fputs@plt+0x14a70>
   25e2c:	cmp	r8, #0
   25e30:	beq	25e40 <fputs@plt+0x14a58>
   25e34:	ldr	r2, [r8, #32]
   25e38:	b	25e44 <fputs@plt+0x14a5c>
   25e3c:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   25e40:	mov	r2, #0
   25e44:	movw	r1, #62512	; 0xf430
   25e48:	movw	r0, #4106	; 0x100a
   25e4c:	movw	r3, #31697	; 0x7bd1
   25e50:	movt	r1, #8
   25e54:	bl	256fc <fputs@plt+0x14314>
   25e58:	mvn	r0, #0
   25e5c:	str	r0, [r4, #12]
   25e60:	ldr	r0, [r4]
   25e64:	mov	r1, #0
   25e68:	str	r1, [r0, #28]
   25e6c:	mov	r0, r4
   25e70:	pop	{r4, r5, r6, r7, r8, sl, fp, lr}
   25e74:	b	144bc <fputs@plt+0x30d4>
   25e78:	push	{fp, lr}
   25e7c:	mov	fp, sp
   25e80:	bl	25464 <fputs@plt+0x1407c>
   25e84:	mov	r0, #0
   25e88:	pop	{fp, pc}
   25e8c:	mov	r0, #0
   25e90:	bx	lr
   25e94:	mov	r0, #0
   25e98:	bx	lr
   25e9c:	mov	r0, #0
   25ea0:	str	r0, [r1]
   25ea4:	mov	r0, #0
   25ea8:	bx	lr
   25eac:	push	{r4, sl, fp, lr}
   25eb0:	add	fp, sp, #8
   25eb4:	mov	r1, #0
   25eb8:	mov	r4, r0
   25ebc:	bl	25f64 <fputs@plt+0x14b7c>
   25ec0:	ldr	r0, [r4, #24]
   25ec4:	bl	144bc <fputs@plt+0x30d4>
   25ec8:	mov	r0, r4
   25ecc:	bl	25464 <fputs@plt+0x1407c>
   25ed0:	mov	r0, #0
   25ed4:	pop	{r4, sl, fp, pc}
   25ed8:	push	{r4, r5, r6, sl, fp, lr}
   25edc:	add	fp, sp, #16
   25ee0:	mov	r4, r0
   25ee4:	mov	r6, r1
   25ee8:	ldr	r0, [r0, #24]
   25eec:	ldrb	r1, [r4, #16]
   25ef0:	cmp	r1, #0
   25ef4:	beq	25f0c <fputs@plt+0x14b24>
   25ef8:	mov	r1, #0
   25efc:	strb	r6, [r4, #16]
   25f00:	mov	r5, #0
   25f04:	bl	11388 <utimes@plt>
   25f08:	b	25f5c <fputs@plt+0x14b74>
   25f0c:	movw	r1, #17324	; 0x43ac
   25f10:	movt	r1, #10
   25f14:	ldr	r2, [r1, #220]	; 0xdc
   25f18:	movw	r1, #511	; 0x1ff
   25f1c:	blx	r2
   25f20:	cmn	r0, #1
   25f24:	ble	25f34 <fputs@plt+0x14b4c>
   25f28:	mov	r5, r0
   25f2c:	strb	r6, [r4, #16]
   25f30:	b	25f5c <fputs@plt+0x14b74>
   25f34:	bl	113dc <__errno_location@plt>
   25f38:	ldr	r6, [r0]
   25f3c:	mov	r5, #5
   25f40:	cmp	r6, #17
   25f44:	beq	25f5c <fputs@plt+0x14b74>
   25f48:	mov	r0, r6
   25f4c:	bl	25950 <fputs@plt+0x14568>
   25f50:	cmp	r0, #5
   25f54:	strne	r6, [r4, #20]
   25f58:	movne	r5, r0
   25f5c:	mov	r0, r5
   25f60:	pop	{r4, r5, r6, sl, fp, pc}
   25f64:	push	{r4, r5, fp, lr}
   25f68:	add	fp, sp, #8
   25f6c:	mov	r5, r0
   25f70:	ldrb	r0, [r0, #16]
   25f74:	mov	r4, #0
   25f78:	cmp	r0, r1
   25f7c:	beq	25fd0 <fputs@plt+0x14be8>
   25f80:	cmp	r1, #1
   25f84:	bne	25f94 <fputs@plt+0x14bac>
   25f88:	mov	r0, #1
   25f8c:	strb	r0, [r5, #16]
   25f90:	b	25fd0 <fputs@plt+0x14be8>
   25f94:	movw	r1, #17324	; 0x43ac
   25f98:	ldr	r0, [r5, #24]
   25f9c:	movt	r1, #10
   25fa0:	ldr	r1, [r1, #232]	; 0xe8
   25fa4:	blx	r1
   25fa8:	cmn	r0, #1
   25fac:	ble	25fbc <fputs@plt+0x14bd4>
   25fb0:	mov	r4, #0
   25fb4:	strb	r4, [r5, #16]
   25fb8:	b	25fd0 <fputs@plt+0x14be8>
   25fbc:	bl	113dc <__errno_location@plt>
   25fc0:	ldr	r0, [r0]
   25fc4:	cmp	r0, #2
   25fc8:	strne	r0, [r5, #20]
   25fcc:	movwne	r4, #2058	; 0x80a
   25fd0:	mov	r0, r4
   25fd4:	pop	{r4, r5, fp, pc}
   25fd8:	push	{r4, sl, fp, lr}
   25fdc:	add	fp, sp, #8
   25fe0:	mov	r4, r1
   25fe4:	movw	r1, #17324	; 0x43ac
   25fe8:	ldr	r0, [r0, #24]
   25fec:	movt	r1, #10
   25ff0:	ldr	r2, [r1, #28]
   25ff4:	mov	r1, #0
   25ff8:	blx	r2
   25ffc:	clz	r0, r0
   26000:	lsr	r0, r0, #5
   26004:	str	r0, [r4]
   26008:	mov	r0, #0
   2600c:	pop	{r4, sl, fp, pc}
   26010:	movw	r0, #48728	; 0xbe58
   26014:	movt	r0, #8
   26018:	bx	lr
   2601c:	movw	r0, #48804	; 0xbea4
   26020:	movt	r0, #8
   26024:	bx	lr
   26028:	push	{r4, r5, fp, lr}
   2602c:	add	fp, sp, #8
   26030:	sub	sp, sp, #104	; 0x68
   26034:	mov	r4, r0
   26038:	ldr	r0, [r0, #92]	; 0x5c
   2603c:	add	r3, sp, #34	; 0x22
   26040:	add	r5, sp, #4
   26044:	str	r3, [sp, #12]
   26048:	str	r3, [sp, #8]
   2604c:	mov	r3, #256	; 0x100
   26050:	strh	r3, [sp, #28]
   26054:	mov	r3, #70	; 0x46
   26058:	str	r3, [sp, #20]
   2605c:	mov	r3, #0
   26060:	str	r3, [sp, #16]
   26064:	str	r4, [sp, #4]
   26068:	str	r0, [sp, #24]
   2606c:	mov	r0, r5
   26070:	bl	14778 <fputs@plt+0x3390>
   26074:	mov	r0, r5
   26078:	bl	15ca8 <fputs@plt+0x48c0>
   2607c:	ldrb	r1, [sp, #28]
   26080:	cmp	r1, #1
   26084:	bne	260c0 <fputs@plt+0x14cd8>
   26088:	ldrb	r1, [r4, #69]	; 0x45
   2608c:	cmp	r1, #0
   26090:	bne	260c0 <fputs@plt+0x14cd8>
   26094:	ldrb	r1, [r4, #70]	; 0x46
   26098:	cmp	r1, #0
   2609c:	bne	260c0 <fputs@plt+0x14cd8>
   260a0:	mov	r1, #1
   260a4:	strb	r1, [r4, #69]	; 0x45
   260a8:	ldr	r2, [r4, #164]	; 0xa4
   260ac:	cmp	r2, #1
   260b0:	strge	r1, [r4, #248]	; 0xf8
   260b4:	ldr	r1, [r4, #256]	; 0x100
   260b8:	add	r1, r1, #1
   260bc:	str	r1, [r4, #256]	; 0x100
   260c0:	sub	sp, fp, #8
   260c4:	pop	{r4, r5, fp, pc}
   260c8:	push	{r4, r5, fp, lr}
   260cc:	add	fp, sp, #8
   260d0:	mov	r4, r0
   260d4:	ldr	r0, [r0, #240]	; 0xf0
   260d8:	mov	r5, r1
   260dc:	cmp	r0, #0
   260e0:	beq	26104 <fputs@plt+0x14d1c>
   260e4:	ldrh	r1, [r0, #8]
   260e8:	movw	r2, #9312	; 0x2460
   260ec:	tst	r1, r2
   260f0:	beq	260fc <fputs@plt+0x14d14>
   260f4:	bl	337e4 <fputs@plt+0x223fc>
   260f8:	b	26104 <fputs@plt+0x14d1c>
   260fc:	mov	r1, #1
   26100:	strh	r1, [r0, #8]
   26104:	movw	r0, #3082	; 0xc0a
   26108:	cmp	r5, r0
   2610c:	beq	26148 <fputs@plt+0x14d60>
   26110:	orr	r0, r5, #4
   26114:	uxtb	r0, r0
   26118:	cmp	r0, #14
   2611c:	popne	{r4, r5, fp, pc}
   26120:	ldr	r0, [r4]
   26124:	ldr	r3, [r0, #68]	; 0x44
   26128:	cmp	r3, #0
   2612c:	beq	26140 <fputs@plt+0x14d58>
   26130:	mov	r1, #0
   26134:	mov	r2, #0
   26138:	blx	r3
   2613c:	b	26144 <fputs@plt+0x14d5c>
   26140:	mov	r0, #0
   26144:	str	r0, [r4, #60]	; 0x3c
   26148:	pop	{r4, r5, fp, pc}
   2614c:	push	{r4, r5, r6, sl, fp, lr}
   26150:	add	fp, sp, #16
   26154:	sub	sp, sp, #16
   26158:	ldr	r4, [r0]
   2615c:	mov	r5, r0
   26160:	mov	r6, #0
   26164:	ldr	r0, [r4, #16]
   26168:	ldr	r0, [r0, #20]
   2616c:	cmp	r0, #0
   26170:	bne	261c8 <fputs@plt+0x14de0>
   26174:	ldrb	r0, [r5, #453]	; 0x1c5
   26178:	cmp	r0, #0
   2617c:	bne	261c8 <fputs@plt+0x14de0>
   26180:	ldr	r0, [r4]
   26184:	movw	r1, #542	; 0x21e
   26188:	mov	r2, #0
   2618c:	add	r3, sp, #12
   26190:	str	r2, [sp]
   26194:	str	r1, [sp, #4]
   26198:	mov	r1, #0
   2619c:	mov	r2, r4
   261a0:	bl	26238 <fputs@plt+0x14e50>
   261a4:	cmp	r0, #0
   261a8:	beq	261d4 <fputs@plt+0x14dec>
   261ac:	movw	r1, #62961	; 0xf5f1
   261b0:	mov	r6, r0
   261b4:	mov	r0, r5
   261b8:	movt	r1, #8
   261bc:	bl	1d2ec <fputs@plt+0xbf04>
   261c0:	str	r6, [r5, #12]
   261c4:	mov	r6, #1
   261c8:	mov	r0, r6
   261cc:	sub	sp, fp, #16
   261d0:	pop	{r4, r5, r6, sl, fp, pc}
   261d4:	ldr	r1, [r4, #16]
   261d8:	ldr	r0, [sp, #12]
   261dc:	mvn	r2, #0
   261e0:	mov	r3, #0
   261e4:	mov	r6, #0
   261e8:	str	r0, [r1, #20]
   261ec:	ldr	r1, [r4, #76]	; 0x4c
   261f0:	bl	2303c <fputs@plt+0x11c54>
   261f4:	cmp	r0, #7
   261f8:	bne	261c8 <fputs@plt+0x14de0>
   261fc:	ldrb	r0, [r4, #69]	; 0x45
   26200:	cmp	r0, #0
   26204:	bne	261c4 <fputs@plt+0x14ddc>
   26208:	ldrb	r0, [r4, #70]	; 0x46
   2620c:	cmp	r0, #0
   26210:	bne	261c4 <fputs@plt+0x14ddc>
   26214:	mov	r0, #1
   26218:	strb	r0, [r4, #69]	; 0x45
   2621c:	ldr	r1, [r4, #164]	; 0xa4
   26220:	cmp	r1, #1
   26224:	strge	r0, [r4, #248]	; 0xf8
   26228:	ldr	r0, [r4, #256]	; 0x100
   2622c:	add	r0, r0, #1
   26230:	str	r0, [r4, #256]	; 0x100
   26234:	b	261c4 <fputs@plt+0x14ddc>
   26238:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2623c:	add	fp, sp, #28
   26240:	sub	sp, sp, #172	; 0xac
   26244:	ldr	r5, [fp, #12]
   26248:	ldr	r4, [fp, #8]
   2624c:	mov	r6, r2
   26250:	cmp	r1, #0
   26254:	str	r3, [sp, #52]	; 0x34
   26258:	str	r0, [sp, #60]	; 0x3c
   2625c:	str	r1, [sp, #56]	; 0x38
   26260:	beq	26298 <fputs@plt+0x14eb0>
   26264:	mov	r2, r1
   26268:	mov	r7, r6
   2626c:	ldrb	r6, [r1]
   26270:	movw	r1, #63031	; 0xf637
   26274:	movt	r1, #8
   26278:	mov	r0, r2
   2627c:	bl	113c4 <strcmp@plt>
   26280:	cmp	r0, #0
   26284:	beq	262b8 <fputs@plt+0x14ed0>
   26288:	cmp	r6, #0
   2628c:	mov	sl, #0
   26290:	mov	r6, r7
   26294:	bne	262a8 <fputs@plt+0x14ec0>
   26298:	ldrb	r0, [r6, #68]	; 0x44
   2629c:	mov	sl, #1
   262a0:	cmp	r0, #2
   262a4:	beq	262c4 <fputs@plt+0x14edc>
   262a8:	mov	r7, #0
   262ac:	tst	r5, #128	; 0x80
   262b0:	bne	262c4 <fputs@plt+0x14edc>
   262b4:	b	262cc <fputs@plt+0x14ee4>
   262b8:	clz	r0, r6
   262bc:	mov	r6, r7
   262c0:	lsr	sl, r0, #5
   262c4:	orr	r4, r4, #2
   262c8:	mov	r7, #1
   262cc:	str	r4, [sp, #48]	; 0x30
   262d0:	mov	r0, #2
   262d4:	mov	r1, r5
   262d8:	cmp	sl, #0
   262dc:	mov	r9, r5
   262e0:	bfi	r1, r0, #8, #2
   262e4:	mov	r0, #48	; 0x30
   262e8:	movne	r9, r1
   262ec:	cmp	r7, #0
   262f0:	movne	r9, r1
   262f4:	tst	r5, #256	; 0x100
   262f8:	mov	r1, #0
   262fc:	moveq	r9, r5
   26300:	bl	1438c <fputs@plt+0x2fa4>
   26304:	mov	r8, #7
   26308:	cmp	r0, #0
   2630c:	beq	269b0 <fputs@plt+0x155c8>
   26310:	vmov.i32	q8, #0	; 0x00000000
   26314:	mov	r5, r0
   26318:	add	r0, r0, #32
   2631c:	cmp	sl, #0
   26320:	ldr	sl, [sp, #60]	; 0x3c
   26324:	str	r5, [sp, #44]	; 0x2c
   26328:	vst1.8	{d16-d17}, [r0]
   2632c:	add	r0, r5, #20
   26330:	vst1.8	{d16-d17}, [r0]
   26334:	add	r0, r5, #4
   26338:	str	r6, [r5]
   2633c:	vst1.8	{d16-d17}, [r0]
   26340:	mov	r0, #1
   26344:	str	r5, [r5, #32]
   26348:	str	r0, [r5, #36]	; 0x24
   2634c:	bne	26474 <fputs@plt+0x1508c>
   26350:	tst	r9, #131072	; 0x20000
   26354:	beq	26474 <fputs@plt+0x1508c>
   26358:	and	r1, r9, #64	; 0x40
   2635c:	eor	r0, r0, r1, lsr #6
   26360:	ands	r0, r7, r0
   26364:	bne	26474 <fputs@plt+0x1508c>
   26368:	ldr	r0, [sp, #56]	; 0x38
   2636c:	str	r6, [sp, #28]
   26370:	str	r7, [sp, #40]	; 0x28
   26374:	cmp	r0, #0
   26378:	beq	26388 <fputs@plt+0x14fa0>
   2637c:	bl	11220 <strlen@plt>
   26380:	bic	r0, r0, #-1073741824	; 0xc0000000
   26384:	b	2638c <fputs@plt+0x14fa4>
   26388:	mov	r0, #0
   2638c:	add	r7, r0, #1
   26390:	ldr	r0, [sl, #8]
   26394:	mov	r1, #0
   26398:	add	r6, r0, #1
   2639c:	mov	r0, r7
   263a0:	cmp	r6, r7
   263a4:	movgt	r0, r6
   263a8:	bl	1438c <fputs@plt+0x2fa4>
   263ac:	mov	r4, r0
   263b0:	mov	r0, #1
   263b4:	cmp	r4, #0
   263b8:	strb	r0, [r5, #9]
   263bc:	beq	26414 <fputs@plt+0x1502c>
   263c0:	ldr	r0, [sp, #40]	; 0x28
   263c4:	cmp	r0, #0
   263c8:	beq	263e0 <fputs@plt+0x14ff8>
   263cc:	ldr	r1, [sp, #56]	; 0x38
   263d0:	mov	r0, r4
   263d4:	mov	r2, r7
   263d8:	bl	11244 <memcpy@plt>
   263dc:	b	26420 <fputs@plt+0x15038>
   263e0:	mov	r0, #0
   263e4:	ldr	r1, [sp, #56]	; 0x38
   263e8:	mov	r2, r6
   263ec:	mov	r3, r4
   263f0:	strb	r0, [r4]
   263f4:	mov	r0, sl
   263f8:	ldr	r7, [sl, #36]	; 0x24
   263fc:	blx	r7
   26400:	cmp	r0, #0
   26404:	beq	26420 <fputs@plt+0x15038>
   26408:	mov	r8, r0
   2640c:	mov	r0, r4
   26410:	bl	144bc <fputs@plt+0x30d4>
   26414:	mov	r0, r5
   26418:	bl	144bc <fputs@plt+0x30d4>
   2641c:	b	269b0 <fputs@plt+0x155c8>
   26420:	movw	r0, #35308	; 0x89ec
   26424:	ldr	r7, [sp, #40]	; 0x28
   26428:	movt	r0, #10
   2642c:	ldr	r5, [r0]
   26430:	cmp	r5, #0
   26434:	beq	26468 <fputs@plt+0x15080>
   26438:	ldr	r6, [r5]
   2643c:	mov	r0, r4
   26440:	ldr	r1, [r6, #176]	; 0xb0
   26444:	bl	113c4 <strcmp@plt>
   26448:	cmp	r0, #0
   2644c:	bne	2645c <fputs@plt+0x15074>
   26450:	ldr	r0, [r6]
   26454:	cmp	r0, sl
   26458:	beq	26c90 <fputs@plt+0x158a8>
   2645c:	ldr	r5, [r5, #68]	; 0x44
   26460:	cmp	r5, #0
   26464:	bne	26438 <fputs@plt+0x15050>
   26468:	mov	r0, r4
   2646c:	bl	144bc <fputs@plt+0x30d4>
   26470:	ldr	r6, [sp, #28]
   26474:	mov	r0, #84	; 0x54
   26478:	mov	r1, #0
   2647c:	mov	r4, #0
   26480:	bl	1438c <fputs@plt+0x2fa4>
   26484:	mov	r5, r0
   26488:	cmp	r0, #0
   2648c:	beq	265fc <fputs@plt+0x15214>
   26490:	add	r0, r5, #4
   26494:	mov	r1, #0
   26498:	mov	r2, #80	; 0x50
   2649c:	bl	1119c <memset@plt>
   264a0:	mov	r0, #4096	; 0x1000
   264a4:	str	r7, [sp, #40]	; 0x28
   264a8:	str	r5, [sp, #36]	; 0x24
   264ac:	str	r0, [sp, #64]	; 0x40
   264b0:	ldr	r0, [sp, #48]	; 0x30
   264b4:	ldr	sl, [sl, #4]
   264b8:	str	r4, [r5]
   264bc:	cmp	sl, #72	; 0x48
   264c0:	movle	sl, #72	; 0x48
   264c4:	tst	r0, #2
   264c8:	bne	26608 <fputs@plt+0x15220>
   264cc:	ldr	r7, [sp, #56]	; 0x38
   264d0:	cmp	r7, #0
   264d4:	beq	26664 <fputs@plt+0x1527c>
   264d8:	ldrb	r0, [r7]
   264dc:	cmp	r0, #0
   264e0:	beq	2669c <fputs@plt+0x152b4>
   264e4:	ldr	r8, [sp, #60]	; 0x3c
   264e8:	ldr	r0, [r8, #8]
   264ec:	add	r5, r0, #1
   264f0:	lsl	r0, r5, #1
   264f4:	sbfx	r1, r5, #30, #1
   264f8:	bl	1438c <fputs@plt+0x2fa4>
   264fc:	cmp	r0, #0
   26500:	beq	26980 <fputs@plt+0x15598>
   26504:	mov	r4, r0
   26508:	mov	r0, #1
   2650c:	str	r6, [sp, #28]
   26510:	mov	r1, r7
   26514:	mov	r2, r5
   26518:	str	r0, [sp, #24]
   2651c:	mov	r0, #0
   26520:	mov	r3, r4
   26524:	strb	r0, [r4]
   26528:	mov	r0, r8
   2652c:	ldr	r6, [r8, #36]	; 0x24
   26530:	blx	r6
   26534:	mov	r8, r0
   26538:	mov	r0, r4
   2653c:	str	r4, [sp, #32]
   26540:	bl	11220 <strlen@plt>
   26544:	mov	r6, r0
   26548:	mov	r0, r7
   2654c:	bl	11220 <strlen@plt>
   26550:	bic	r0, r0, #-1073741824	; 0xc0000000
   26554:	add	r4, r0, r7
   26558:	ldrb	r0, [r4, #1]!
   2655c:	mov	r7, r4
   26560:	cmp	r0, #0
   26564:	beq	2659c <fputs@plt+0x151b4>
   26568:	mov	r7, r4
   2656c:	mov	r0, r7
   26570:	bl	11220 <strlen@plt>
   26574:	bic	r0, r0, #-1073741824	; 0xc0000000
   26578:	add	r0, r0, r7
   2657c:	add	r5, r0, #1
   26580:	mov	r0, r5
   26584:	bl	11220 <strlen@plt>
   26588:	bic	r0, r0, #-1073741824	; 0xc0000000
   2658c:	add	r7, r0, r5
   26590:	ldrb	r0, [r7, #1]!
   26594:	cmp	r0, #0
   26598:	bne	2656c <fputs@plt+0x15184>
   2659c:	ldr	r5, [sp, #36]	; 0x24
   265a0:	cmp	r8, #0
   265a4:	bne	265f0 <fputs@plt+0x15208>
   265a8:	ldr	r0, [sp, #60]	; 0x3c
   265ac:	bic	r6, r6, #-1073741824	; 0xc0000000
   265b0:	add	r1, r6, #8
   265b4:	ldr	r0, [r0, #8]
   265b8:	cmp	r1, r0
   265bc:	ble	26d40 <fputs@plt+0x15958>
   265c0:	movw	r0, #62189	; 0xf2ed
   265c4:	movw	r1, #62796	; 0xf54c
   265c8:	movw	r2, #62779	; 0xf53b
   265cc:	movw	r3, #48619	; 0xbdeb
   265d0:	mov	r8, #14
   265d4:	movt	r0, #8
   265d8:	movt	r1, #8
   265dc:	movt	r2, #8
   265e0:	add	r0, r0, #20
   265e4:	str	r0, [sp]
   265e8:	mov	r0, #14
   265ec:	bl	15e38 <fputs@plt+0x4a50>
   265f0:	ldr	r0, [sp, #32]
   265f4:	bl	144bc <fputs@plt+0x30d4>
   265f8:	b	26988 <fputs@plt+0x155a0>
   265fc:	ldr	r7, [sp, #52]	; 0x34
   26600:	mov	r8, #7
   26604:	b	26998 <fputs@plt+0x155b0>
   26608:	ldr	r1, [sp, #56]	; 0x38
   2660c:	cmp	r1, #0
   26610:	beq	2667c <fputs@plt+0x15294>
   26614:	ldrb	r0, [r1]
   26618:	cmp	r0, #0
   2661c:	beq	2695c <fputs@plt+0x15574>
   26620:	mov	r0, #0
   26624:	bl	1b71c <fputs@plt+0xa334>
   26628:	cmp	r0, #0
   2662c:	beq	26984 <fputs@plt+0x1559c>
   26630:	mov	r1, r0
   26634:	mov	r0, #0
   26638:	str	r6, [sp, #28]
   2663c:	str	r0, [sp, #24]
   26640:	mov	r0, #1
   26644:	str	r1, [sp, #32]
   26648:	str	r0, [sp, #16]
   2664c:	mov	r0, r1
   26650:	bl	11220 <strlen@plt>
   26654:	bic	r6, r0, #-1073741824	; 0xc0000000
   26658:	mov	r0, #0
   2665c:	str	r0, [sp, #20]
   26660:	b	266c0 <fputs@plt+0x152d8>
   26664:	mov	r0, #0
   26668:	str	r6, [sp, #28]
   2666c:	str	r0, [sp, #24]
   26670:	mov	r0, #0
   26674:	str	r0, [sp, #20]
   26678:	b	266ac <fputs@plt+0x152c4>
   2667c:	mov	r0, #0
   26680:	str	r6, [sp, #28]
   26684:	str	r0, [sp, #24]
   26688:	mov	r0, #1
   2668c:	str	r0, [sp, #16]
   26690:	mov	r0, #0
   26694:	str	r0, [sp, #20]
   26698:	b	266b4 <fputs@plt+0x152cc>
   2669c:	mov	r0, #1
   266a0:	str	r6, [sp, #28]
   266a4:	str	r7, [sp, #20]
   266a8:	str	r0, [sp, #24]
   266ac:	mov	r0, #0
   266b0:	str	r0, [sp, #16]
   266b4:	mov	r0, #0
   266b8:	str	r0, [sp, #32]
   266bc:	mov	r6, #0
   266c0:	mov	r0, #0
   266c4:	mov	r8, #0
   266c8:	str	r0, [sp, #12]
   266cc:	add	r0, sl, #7
   266d0:	ldr	sl, [sp, #60]	; 0x3c
   266d4:	movw	r2, #279	; 0x117
   266d8:	bic	r7, r0, #7
   266dc:	add	r0, r6, r6, lsl #1
   266e0:	add	r0, r0, r7, lsl #1
   266e4:	ldr	r1, [sl, #4]
   266e8:	add	r0, r0, r8
   266ec:	add	r1, r1, r2
   266f0:	bic	r1, r1, #7
   266f4:	add	r0, r0, r1
   266f8:	mov	r1, #0
   266fc:	add	r5, r0, #17
   26700:	mov	r0, r5
   26704:	bl	1438c <fputs@plt+0x2fa4>
   26708:	cmp	r0, #0
   2670c:	beq	26944 <fputs@plt+0x1555c>
   26710:	mov	r1, #0
   26714:	mov	r2, r5
   26718:	mov	r4, r0
   2671c:	bl	1119c <memset@plt>
   26720:	add	r0, r4, #224	; 0xe0
   26724:	str	r0, [r4, #212]	; 0xd4
   26728:	add	r0, r4, #272	; 0x110
   2672c:	str	r0, [r4, #64]	; 0x40
   26730:	ldr	r1, [sl, #4]
   26734:	add	r1, r1, #7
   26738:	bic	r1, r1, #7
   2673c:	add	r0, r0, r1
   26740:	str	r0, [r4, #72]	; 0x48
   26744:	add	r0, r0, r7
   26748:	str	r0, [r4, #68]	; 0x44
   2674c:	add	r0, r0, r7
   26750:	ldr	r7, [sp, #32]
   26754:	str	r0, [r4, #176]	; 0xb0
   26758:	cmp	r7, #0
   2675c:	beq	26800 <fputs@plt+0x15418>
   26760:	add	r5, r6, #1
   26764:	mov	r2, r6
   26768:	add	r1, r8, r5
   2676c:	add	r1, r0, r1
   26770:	str	r1, [r4, #180]	; 0xb4
   26774:	mov	r1, r7
   26778:	bl	11244 <memcpy@plt>
   2677c:	cmp	r8, #0
   26780:	beq	26798 <fputs@plt+0x153b0>
   26784:	ldr	r0, [r4, #176]	; 0xb0
   26788:	ldr	r1, [sp, #12]
   2678c:	mov	r2, r8
   26790:	add	r0, r0, r5
   26794:	bl	11244 <memcpy@plt>
   26798:	ldr	r0, [r4, #180]	; 0xb4
   2679c:	mov	r1, r7
   267a0:	mov	r2, r6
   267a4:	bl	11244 <memcpy@plt>
   267a8:	movw	r0, #48880	; 0xbef0
   267ac:	mov	r5, #0
   267b0:	mov	r1, r7
   267b4:	mov	r2, r6
   267b8:	movt	r0, #8
   267bc:	vldr	d16, [r0]
   267c0:	ldr	r0, [r4, #180]	; 0xb4
   267c4:	add	r0, r0, r6
   267c8:	vst1.8	{d16}, [r0]
   267cc:	strh	r5, [r0, #8]
   267d0:	ldr	r0, [r4, #180]	; 0xb4
   267d4:	add	r0, r6, r0
   267d8:	add	r0, r0, #9
   267dc:	str	r0, [r4, #220]	; 0xdc
   267e0:	bl	11244 <memcpy@plt>
   267e4:	ldr	r0, [r4, #220]	; 0xdc
   267e8:	movw	r1, #30509	; 0x772d
   267ec:	movt	r1, #27745	; 0x6c61
   267f0:	str	r1, [r0, r6]!
   267f4:	strb	r5, [r0, #4]
   267f8:	mov	r0, r7
   267fc:	bl	144bc <fputs@plt+0x30d4>
   26800:	ldr	r0, [sp, #24]
   26804:	str	r9, [r4, #152]	; 0x98
   26808:	str	sl, [r4]
   2680c:	cmp	r0, #0
   26810:	beq	26868 <fputs@plt+0x15480>
   26814:	ldr	r0, [sp, #20]
   26818:	ldrb	r0, [r0]
   2681c:	cmp	r0, #0
   26820:	beq	26868 <fputs@plt+0x15480>
   26824:	mov	r0, #0
   26828:	str	r0, [fp, #-32]	; 0xffffffe0
   2682c:	sub	r0, fp, #32
   26830:	ldr	r7, [sl, #24]
   26834:	ldr	r2, [r4, #64]	; 0x40
   26838:	ldr	r1, [r4, #176]	; 0xb0
   2683c:	str	r0, [sp]
   26840:	movw	r0, #32639	; 0x7f7f
   26844:	movt	r0, #8
   26848:	and	r3, r9, r0
   2684c:	mov	r0, sl
   26850:	blx	r7
   26854:	cmp	r0, #0
   26858:	beq	269bc <fputs@plt+0x155d4>
   2685c:	ldr	r7, [sp, #52]	; 0x34
   26860:	mov	r8, r0
   26864:	b	26908 <fputs@plt+0x15520>
   26868:	ldr	r7, [sp, #52]	; 0x34
   2686c:	movw	r0, #1025	; 0x401
   26870:	mov	r6, #1
   26874:	and	r9, r9, #1
   26878:	strh	r0, [r4, #17]
   2687c:	strb	r6, [r4, #14]
   26880:	add	r1, sp, #64	; 0x40
   26884:	mov	r0, r4
   26888:	mvn	r2, #0
   2688c:	bl	26f2c <fputs@plt+0x15b44>
   26890:	mov	r8, r0
   26894:	cmp	r0, #0
   26898:	bne	26908 <fputs@plt+0x15520>
   2689c:	ldr	r0, [r4, #212]	; 0xd4
   268a0:	add	r1, pc, #984	; 0x3d8
   268a4:	vmov.i32	q8, #0	; 0x00000000
   268a8:	vld1.64	{d18-d19}, [r1]
   268ac:	ldr	r1, [sp, #64]	; 0x40
   268b0:	add	r2, r0, #32
   268b4:	mov	r3, r0
   268b8:	vst1.32	{d16-d17}, [r2]
   268bc:	add	r2, r0, #16
   268c0:	vst1.32	{d18-d19}, [r2]
   268c4:	mov	r2, #40	; 0x28
   268c8:	vst1.32	{d16-d17}, [r3], r2
   268cc:	movw	r2, #29252	; 0x7244
   268d0:	str	r4, [r3]
   268d4:	ldr	r3, [sp, #16]
   268d8:	movt	r2, #2
   268dc:	cmp	r3, #0
   268e0:	movne	r2, #0
   268e4:	str	r2, [r0, #36]	; 0x24
   268e8:	mov	r2, #2
   268ec:	strb	r2, [r0, #33]	; 0x21
   268f0:	eor	r2, r3, #1
   268f4:	strb	r2, [r0, #32]
   268f8:	bl	27334 <fputs@plt+0x15f4c>
   268fc:	mov	r8, r0
   26900:	cmp	r0, #0
   26904:	beq	26a50 <fputs@plt+0x15668>
   26908:	ldr	r5, [r4, #64]	; 0x40
   2690c:	ldr	r0, [r5]
   26910:	cmp	r0, #0
   26914:	beq	2692c <fputs@plt+0x15544>
   26918:	ldr	r1, [r0, #4]
   2691c:	mov	r0, r5
   26920:	blx	r1
   26924:	mov	r0, #0
   26928:	str	r0, [r5]
   2692c:	ldr	r0, [r4, #208]	; 0xd0
   26930:	bl	2a638 <fputs@plt+0x19250>
   26934:	mov	r0, r4
   26938:	bl	144bc <fputs@plt+0x30d4>
   2693c:	ldr	r5, [sp, #36]	; 0x24
   26940:	b	2698c <fputs@plt+0x155a4>
   26944:	ldr	r0, [sp, #32]
   26948:	ldr	r5, [sp, #36]	; 0x24
   2694c:	mov	r8, #7
   26950:	cmp	r0, #0
   26954:	blne	144bc <fputs@plt+0x30d4>
   26958:	b	26988 <fputs@plt+0x155a0>
   2695c:	mov	r0, #1
   26960:	str	r6, [sp, #28]
   26964:	str	r1, [sp, #20]
   26968:	str	r0, [sp, #16]
   2696c:	mov	r0, #0
   26970:	str	r0, [sp, #32]
   26974:	mov	r0, #1
   26978:	str	r0, [sp, #24]
   2697c:	b	266bc <fputs@plt+0x152d4>
   26980:	ldr	r5, [sp, #36]	; 0x24
   26984:	mov	r8, #7
   26988:	ldr	r7, [sp, #52]	; 0x34
   2698c:	ldr	r0, [r5]
   26990:	cmp	r0, #0
   26994:	blne	27084 <fputs@plt+0x15c9c>
   26998:	mov	r0, r5
   2699c:	bl	144bc <fputs@plt+0x30d4>
   269a0:	ldr	r0, [sp, #44]	; 0x2c
   269a4:	bl	144bc <fputs@plt+0x30d4>
   269a8:	mov	r0, #0
   269ac:	str	r0, [r7]
   269b0:	mov	r0, r8
   269b4:	sub	sp, fp, #28
   269b8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   269bc:	ldr	r0, [fp, #-32]	; 0xffffffe0
   269c0:	and	r9, r0, #1
   269c4:	ldr	r0, [r4, #64]	; 0x40
   269c8:	ldr	r1, [r0]
   269cc:	ldr	r1, [r1, #48]	; 0x30
   269d0:	blx	r1
   269d4:	ldr	r7, [sp, #52]	; 0x34
   269d8:	mov	r6, r0
   269dc:	cmp	r9, #0
   269e0:	bne	26a04 <fputs@plt+0x1561c>
   269e4:	mov	r0, r4
   269e8:	bl	271d4 <fputs@plt+0x15dec>
   269ec:	ldr	r0, [r4, #156]	; 0x9c
   269f0:	cmp	r0, #4096	; 0x1000
   269f4:	bls	26a04 <fputs@plt+0x1561c>
   269f8:	cmp	r0, #8192	; 0x2000
   269fc:	movhi	r0, #8192	; 0x2000
   26a00:	str	r0, [sp, #64]	; 0x40
   26a04:	ldr	r5, [sp, #20]
   26a08:	movw	r1, #63040	; 0xf640
   26a0c:	mov	r2, #0
   26a10:	movt	r1, #8
   26a14:	mov	r0, r5
   26a18:	bl	2331c <fputs@plt+0x11f34>
   26a1c:	tst	r6, #8192	; 0x2000
   26a20:	strb	r0, [r4, #14]
   26a24:	bne	26a48 <fputs@plt+0x15660>
   26a28:	movw	r1, #63047	; 0xf647
   26a2c:	mov	r0, r5
   26a30:	mov	r2, #0
   26a34:	mov	r6, #0
   26a38:	movt	r1, #8
   26a3c:	bl	2331c <fputs@plt+0x11f34>
   26a40:	cmp	r0, #0
   26a44:	beq	26880 <fputs@plt+0x15498>
   26a48:	mov	r9, #1
   26a4c:	b	2686c <fputs@plt+0x15484>
   26a50:	ldr	r0, [sp, #48]	; 0x30
   26a54:	ldr	r7, [sp, #16]
   26a58:	add	sl, r4, #136	; 0x88
   26a5c:	cmp	r6, #0
   26a60:	and	r8, r0, #1
   26a64:	mvn	r0, #-1073741824	; 0xc0000000
   26a68:	str	r0, [r4, #164]	; 0xa4
   26a6c:	eor	r0, r8, #1
   26a70:	strb	r6, [r4, #13]
   26a74:	strb	r6, [r4, #19]
   26a78:	strb	r6, [r4, #4]
   26a7c:	strb	r7, [r4, #16]
   26a80:	strb	r9, [r4, #15]
   26a84:	strb	r6, [r4, #7]
   26a88:	strb	r0, [r4, #6]
   26a8c:	bne	26aa4 <fputs@plt+0x156bc>
   26a90:	mov	r0, #2
   26a94:	strb	r0, [r4, #12]
   26a98:	movw	r0, #1
   26a9c:	movt	r0, #8706	; 0x2202
   26aa0:	str	r0, [r4, #8]
   26aa4:	mov	r0, #88	; 0x58
   26aa8:	strh	r0, [r4, #148]	; 0x94
   26aac:	mvn	r0, #0
   26ab0:	str	r0, [sl, #32]
   26ab4:	str	r0, [sl, #36]	; 0x24
   26ab8:	mov	r0, r4
   26abc:	bl	271d4 <fputs@plt+0x15dec>
   26ac0:	ldr	r6, [sp, #28]
   26ac4:	ldr	r5, [sp, #36]	; 0x24
   26ac8:	orrs	r0, r8, r7
   26acc:	beq	26ae0 <fputs@plt+0x156f8>
   26ad0:	cmp	r8, #0
   26ad4:	mov	r0, #4
   26ad8:	movwne	r0, #2
   26adc:	strb	r0, [r4, #5]
   26ae0:	movw	r0, #28332	; 0x6eac
   26ae4:	movt	r0, #2
   26ae8:	str	r0, [r4, #204]	; 0xcc
   26aec:	str	r4, [r5]
   26af0:	ldrd	r0, [r6, #40]	; 0x28
   26af4:	strd	r0, [sl]
   26af8:	mov	r0, r4
   26afc:	bl	2af68 <fputs@plt+0x19b80>
   26b00:	mov	r7, r5
   26b04:	ldr	r5, [r5]
   26b08:	add	r0, sp, #64	; 0x40
   26b0c:	mov	r1, #0
   26b10:	mov	r2, #100	; 0x64
   26b14:	mov	r4, #0
   26b18:	bl	1119c <memset@plt>
   26b1c:	ldr	r0, [r5, #64]	; 0x40
   26b20:	mov	r5, r7
   26b24:	ldr	r7, [sp, #52]	; 0x34
   26b28:	ldr	r1, [r0]
   26b2c:	cmp	r1, #0
   26b30:	beq	26b60 <fputs@plt+0x15778>
   26b34:	ldr	r3, [r1, #8]
   26b38:	add	r1, sp, #64	; 0x40
   26b3c:	mov	r2, #100	; 0x64
   26b40:	str	r4, [sp]
   26b44:	str	r4, [sp, #4]
   26b48:	blx	r3
   26b4c:	mov	r8, r0
   26b50:	movw	r0, #522	; 0x20a
   26b54:	cmp	r8, r0
   26b58:	cmpne	r8, #0
   26b5c:	bne	2698c <fputs@plt+0x155a4>
   26b60:	ldr	r0, [sp, #48]	; 0x30
   26b64:	str	r6, [r5, #4]
   26b68:	movw	r1, #28380	; 0x6edc
   26b6c:	mov	r8, r7
   26b70:	movt	r1, #2
   26b74:	strb	r0, [r5, #16]
   26b78:	ldr	r0, [r5]
   26b7c:	mov	r2, r0
   26b80:	str	r5, [r0, #188]	; 0xbc
   26b84:	str	r1, [r2, #184]!	; 0xb8
   26b88:	ldr	r1, [r0, #64]	; 0x40
   26b8c:	ldr	r3, [r1]
   26b90:	cmp	r3, #0
   26b94:	beq	26bac <fputs@plt+0x157c4>
   26b98:	ldr	r3, [r3, #40]	; 0x28
   26b9c:	mov	r0, r1
   26ba0:	mov	r1, #15
   26ba4:	blx	r3
   26ba8:	ldr	r0, [r5]
   26bac:	ldr	r1, [sp, #44]	; 0x2c
   26bb0:	ldr	r7, [sp, #56]	; 0x38
   26bb4:	str	r5, [r1, #4]
   26bb8:	mov	r1, #0
   26bbc:	str	r1, [r5, #8]
   26bc0:	str	r1, [r5, #12]
   26bc4:	ldrb	r1, [r0, #15]
   26bc8:	cmp	r1, #0
   26bcc:	ldrhne	r1, [r5, #22]
   26bd0:	orrne	r1, r1, #1
   26bd4:	strhne	r1, [r5, #22]
   26bd8:	ldrb	r2, [sp, #81]	; 0x51
   26bdc:	ldrb	r1, [sp, #80]	; 0x50
   26be0:	lsl	r2, r2, #16
   26be4:	orr	r2, r2, r1, lsl #8
   26be8:	mov	r1, r5
   26bec:	sub	r3, r2, #512	; 0x200
   26bf0:	str	r2, [r1, #32]!
   26bf4:	cmp	r3, #65024	; 0xfe00
   26bf8:	bhi	26c08 <fputs@plt+0x15820>
   26bfc:	sub	r3, r2, #1
   26c00:	tst	r3, r2
   26c04:	beq	26d78 <fputs@plt+0x15990>
   26c08:	ldr	r3, [sp, #40]	; 0x28
   26c0c:	clz	r2, r7
   26c10:	mov	r4, #0
   26c14:	mov	r7, r8
   26c18:	lsr	r2, r2, #5
   26c1c:	str	r4, [r1]
   26c20:	orrs	r2, r2, r3
   26c24:	moveq	r4, #0
   26c28:	strheq	r4, [r5, #17]
   26c2c:	mov	r2, r4
   26c30:	bl	26f2c <fputs@plt+0x15b44>
   26c34:	mov	r8, r0
   26c38:	cmp	r0, #0
   26c3c:	bne	2698c <fputs@plt+0x155a4>
   26c40:	ldr	r0, [r5, #32]
   26c44:	sub	r0, r0, r4
   26c48:	str	r0, [r5, #36]	; 0x24
   26c4c:	ldr	r0, [sp, #44]	; 0x2c
   26c50:	ldrb	r0, [r0, #9]
   26c54:	cmp	r0, #0
   26c58:	beq	26e34 <fputs@plt+0x15a4c>
   26c5c:	movw	r1, #35308	; 0x89ec
   26c60:	mov	r0, #1
   26c64:	movt	r1, #10
   26c68:	ldr	r2, [r1]
   26c6c:	str	r0, [r5, #64]	; 0x40
   26c70:	str	r2, [r5, #68]	; 0x44
   26c74:	str	r5, [r1]
   26c78:	b	26cf8 <fputs@plt+0x15910>
   26c7c:	nop	{0}
   26c80:	andeq	r0, r0, r4, rrx
   26c84:	andeq	r0, r0, r1
   26c88:	andeq	r0, r0, r1
   26c8c:	andeq	r0, r0, r8, asr r0
   26c90:	ldr	r6, [sp, #28]
   26c94:	ldr	r0, [r6, #20]
   26c98:	cmp	r0, #1
   26c9c:	blt	26ccc <fputs@plt+0x158e4>
   26ca0:	ldr	r1, [r6, #16]
   26ca4:	sub	r1, r1, #12
   26ca8:	ldr	r2, [r1, r0, lsl #4]
   26cac:	cmp	r2, #0
   26cb0:	beq	26cc0 <fputs@plt+0x158d8>
   26cb4:	ldr	r2, [r2, #4]
   26cb8:	cmp	r2, r5
   26cbc:	beq	26d60 <fputs@plt+0x15978>
   26cc0:	sub	r0, r0, #1
   26cc4:	cmp	r0, #0
   26cc8:	bgt	26ca8 <fputs@plt+0x158c0>
   26ccc:	ldr	r7, [sp, #44]	; 0x2c
   26cd0:	str	r5, [r7, #4]
   26cd4:	ldr	r0, [r5, #64]	; 0x40
   26cd8:	add	r0, r0, #1
   26cdc:	str	r0, [r5, #64]	; 0x40
   26ce0:	mov	r0, r4
   26ce4:	bl	144bc <fputs@plt+0x30d4>
   26ce8:	ldrb	r0, [r7, #9]
   26cec:	ldr	r7, [sp, #52]	; 0x34
   26cf0:	cmp	r0, #0
   26cf4:	beq	26e34 <fputs@plt+0x15a4c>
   26cf8:	ldr	r0, [r6, #20]
   26cfc:	cmp	r0, #1
   26d00:	blt	26e34 <fputs@plt+0x15a4c>
   26d04:	ldr	r1, [r6, #16]
   26d08:	mov	r2, #0
   26d0c:	add	r1, r1, #4
   26d10:	ldr	r3, [r1, r2, lsl #4]
   26d14:	cmp	r3, #0
   26d18:	beq	26d30 <fputs@plt+0x15948>
   26d1c:	mov	r6, r7
   26d20:	ldrb	r7, [r3, #9]
   26d24:	cmp	r7, #0
   26d28:	mov	r7, r6
   26d2c:	bne	26db8 <fputs@plt+0x159d0>
   26d30:	add	r2, r2, #1
   26d34:	cmp	r2, r0
   26d38:	blt	26d10 <fputs@plt+0x15928>
   26d3c:	b	26e34 <fputs@plt+0x15a4c>
   26d40:	sub	r0, r7, r4
   26d44:	str	r4, [sp, #12]
   26d48:	add	r8, r0, #1
   26d4c:	mov	r0, #0
   26d50:	str	r0, [sp, #16]
   26d54:	ldr	r0, [sp, #56]	; 0x38
   26d58:	str	r0, [sp, #20]
   26d5c:	b	266cc <fputs@plt+0x152e4>
   26d60:	mov	r0, r4
   26d64:	bl	144bc <fputs@plt+0x30d4>
   26d68:	ldr	r0, [sp, #44]	; 0x2c
   26d6c:	bl	144bc <fputs@plt+0x30d4>
   26d70:	mov	r8, #19
   26d74:	b	269b0 <fputs@plt+0x155c8>
   26d78:	ldrh	r2, [r5, #22]
   26d7c:	ldrb	r4, [sp, #84]	; 0x54
   26d80:	mov	r7, r8
   26d84:	orr	r2, r2, #2
   26d88:	strh	r2, [r5, #22]
   26d8c:	ldr	r2, [sp, #116]	; 0x74
   26d90:	rev	r2, r2
   26d94:	cmp	r2, #0
   26d98:	movwne	r2, #1
   26d9c:	strb	r2, [r5, #17]
   26da0:	ldr	r2, [sp, #128]	; 0x80
   26da4:	rev	r2, r2
   26da8:	cmp	r2, #0
   26dac:	movwne	r2, #1
   26db0:	strb	r2, [r5, #18]
   26db4:	b	26c2c <fputs@plt+0x15844>
   26db8:	mov	r6, r7
   26dbc:	mov	r0, r3
   26dc0:	ldr	r3, [r3, #28]
   26dc4:	cmp	r3, #0
   26dc8:	bne	26dbc <fputs@plt+0x159d4>
   26dcc:	ldr	r7, [sp, #44]	; 0x2c
   26dd0:	ldr	r1, [r0, #4]
   26dd4:	ldr	r2, [r7, #4]
   26dd8:	cmp	r2, r1
   26ddc:	bcs	26df4 <fputs@plt+0x15a0c>
   26de0:	mov	r1, #0
   26de4:	str	r0, [r7, #24]
   26de8:	str	r1, [r7, #28]
   26dec:	str	r7, [r0, #28]
   26df0:	b	26e30 <fputs@plt+0x15a48>
   26df4:	mov	r1, r0
   26df8:	ldr	r0, [r0, #24]
   26dfc:	cmp	r0, #0
   26e00:	beq	26e20 <fputs@plt+0x15a38>
   26e04:	ldr	r3, [r0, #4]
   26e08:	cmp	r3, r2
   26e0c:	bcc	26df4 <fputs@plt+0x15a0c>
   26e10:	str	r0, [r7, #24]
   26e14:	str	r1, [r7, #28]
   26e18:	str	r7, [r0, #28]
   26e1c:	b	26e2c <fputs@plt+0x15a44>
   26e20:	mov	r0, #0
   26e24:	str	r0, [r7, #24]
   26e28:	str	r1, [r7, #28]
   26e2c:	str	r7, [r1, #24]
   26e30:	mov	r7, r6
   26e34:	ldr	sl, [sp, #44]	; 0x2c
   26e38:	mov	r8, #0
   26e3c:	str	sl, [r7]
   26e40:	ldr	r1, [sl]
   26e44:	ldr	r0, [sl, #4]
   26e48:	str	r1, [r0, #4]
   26e4c:	ldr	r1, [r0, #48]	; 0x30
   26e50:	cmp	r1, #0
   26e54:	bne	269b0 <fputs@plt+0x155c8>
   26e58:	ldr	r0, [r0]
   26e5c:	movw	r1, #63536	; 0xf830
   26e60:	mov	r8, #0
   26e64:	movt	r1, #65535	; 0xffff
   26e68:	ldr	r0, [r0, #212]	; 0xd4
   26e6c:	str	r1, [r0, #16]
   26e70:	ldr	r1, [r0, #24]
   26e74:	ldr	r2, [r0, #28]
   26e78:	ldr	r4, [r0, #44]	; 0x2c
   26e7c:	mov	r0, #2048000	; 0x1f4000
   26e80:	add	r2, r2, r1
   26e84:	mov	r1, #0
   26e88:	asr	r3, r2, #31
   26e8c:	bl	88a7c <fputs@plt+0x77694>
   26e90:	mov	r1, r0
   26e94:	movw	r0, #16696	; 0x4138
   26e98:	movt	r0, #10
   26e9c:	ldr	r2, [r0, #128]	; 0x80
   26ea0:	mov	r0, r4
   26ea4:	blx	r2
   26ea8:	b	269b0 <fputs@plt+0x155c8>
   26eac:	mov	r1, r0
   26eb0:	ldr	r0, [r0, #8]
   26eb4:	ldrb	r2, [r0]
   26eb8:	cmp	r2, #0
   26ebc:	bxeq	lr
   26ec0:	mov	r2, #0
   26ec4:	strb	r2, [r0]
   26ec8:	ldrsh	r1, [r1, #26]
   26ecc:	cmp	r1, #2
   26ed0:	blt	26ed8 <fputs@plt+0x15af0>
   26ed4:	b	2a6e4 <fputs@plt+0x192fc>
   26ed8:	bx	lr
   26edc:	push	{r4, sl, fp, lr}
   26ee0:	add	fp, sp, #8
   26ee4:	ldr	r4, [r0, #4]
   26ee8:	mov	r0, #0
   26eec:	ldr	r2, [r4, #380]	; 0x17c
   26ef0:	cmp	r2, #0
   26ef4:	beq	26f28 <fputs@plt+0x15b40>
   26ef8:	ldr	r1, [r4, #388]	; 0x184
   26efc:	cmp	r1, #0
   26f00:	bmi	26f28 <fputs@plt+0x15b40>
   26f04:	ldr	r0, [r4, #384]	; 0x180
   26f08:	blx	r2
   26f0c:	cmp	r0, #0
   26f10:	beq	26f20 <fputs@plt+0x15b38>
   26f14:	ldr	r1, [r4, #388]	; 0x184
   26f18:	add	r1, r1, #1
   26f1c:	b	26f24 <fputs@plt+0x15b3c>
   26f20:	mvn	r1, #0
   26f24:	str	r1, [r4, #388]	; 0x184
   26f28:	pop	{r4, sl, fp, pc}
   26f2c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   26f30:	add	fp, sp, #28
   26f34:	sub	sp, sp, #12
   26f38:	mov	r4, r0
   26f3c:	ldrb	r0, [r0, #16]
   26f40:	ldr	r9, [r1]
   26f44:	mov	r6, r2
   26f48:	mov	r5, r1
   26f4c:	cmp	r0, #0
   26f50:	beq	26f60 <fputs@plt+0x15b78>
   26f54:	ldr	r0, [r4, #28]
   26f58:	cmp	r0, #0
   26f5c:	bne	26f84 <fputs@plt+0x15b9c>
   26f60:	cmp	r9, #0
   26f64:	beq	26f84 <fputs@plt+0x15b9c>
   26f68:	ldr	r0, [r4, #212]	; 0xd4
   26f6c:	ldr	r0, [r0, #12]
   26f70:	cmp	r0, #0
   26f74:	bne	26f84 <fputs@plt+0x15b9c>
   26f78:	ldr	r0, [r4, #160]	; 0xa0
   26f7c:	cmp	r9, r0
   26f80:	bne	26fb0 <fputs@plt+0x15bc8>
   26f84:	ldr	r0, [r4, #160]	; 0xa0
   26f88:	cmn	r6, #1
   26f8c:	str	r0, [r5]
   26f90:	mov	r0, r4
   26f94:	ldrshle	r6, [r4, #150]	; 0x96
   26f98:	strh	r6, [r4, #150]	; 0x96
   26f9c:	bl	2af68 <fputs@plt+0x19b80>
   26fa0:	mov	r7, #0
   26fa4:	mov	r0, r7
   26fa8:	sub	sp, fp, #28
   26fac:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   26fb0:	mov	r8, #0
   26fb4:	str	r8, [sp, #4]
   26fb8:	str	r8, [sp]
   26fbc:	ldrb	r0, [r4, #17]
   26fc0:	cmp	r0, #0
   26fc4:	beq	26ff8 <fputs@plt+0x15c10>
   26fc8:	ldr	r0, [r4, #64]	; 0x40
   26fcc:	ldr	r1, [r0]
   26fd0:	cmp	r1, #0
   26fd4:	beq	26ff8 <fputs@plt+0x15c10>
   26fd8:	ldr	r2, [r1, #24]
   26fdc:	mov	r1, sp
   26fe0:	blx	r2
   26fe4:	cmp	r0, #0
   26fe8:	beq	26ff8 <fputs@plt+0x15c10>
   26fec:	mov	r7, r0
   26ff0:	mov	r8, #0
   26ff4:	b	27038 <fputs@plt+0x15c50>
   26ff8:	mov	r0, r9
   26ffc:	bl	2b000 <fputs@plt+0x19c18>
   27000:	cmp	r0, #0
   27004:	beq	27034 <fputs@plt+0x15c4c>
   27008:	mov	sl, r0
   2700c:	mov	r0, r4
   27010:	bl	2afc8 <fputs@plt+0x19be0>
   27014:	ldr	r0, [r4, #212]	; 0xd4
   27018:	mov	r1, r9
   2701c:	bl	27334 <fputs@plt+0x15f4c>
   27020:	cmp	r0, #0
   27024:	beq	2704c <fputs@plt+0x15c64>
   27028:	mov	r7, r0
   2702c:	mov	r8, sl
   27030:	b	27038 <fputs@plt+0x15c50>
   27034:	mov	r7, #7
   27038:	mov	r0, r8
   2703c:	bl	2a638 <fputs@plt+0x19250>
   27040:	ldr	r0, [r4, #160]	; 0xa0
   27044:	str	r0, [r5]
   27048:	b	26fa4 <fputs@plt+0x15bbc>
   2704c:	ldr	r0, [r4, #208]	; 0xd0
   27050:	bl	2a638 <fputs@plt+0x19250>
   27054:	str	sl, [r4, #208]	; 0xd0
   27058:	mov	r2, r9
   2705c:	mov	r3, #0
   27060:	ldm	sp, {r0, r1}
   27064:	str	r9, [r4, #160]	; 0xa0
   27068:	adds	r0, r9, r0
   2706c:	adc	r1, r1, #0
   27070:	subs	r0, r0, #1
   27074:	sbc	r1, r1, #0
   27078:	bl	88a7c <fputs@plt+0x77694>
   2707c:	str	r0, [r4, #28]
   27080:	b	26f84 <fputs@plt+0x15b9c>
   27084:	push	{r4, r5, r6, sl, fp, lr}
   27088:	add	fp, sp, #16
   2708c:	mov	r4, r0
   27090:	movw	r0, #35612	; 0x8b1c
   27094:	movt	r0, #10
   27098:	ldr	r5, [r4, #208]	; 0xd0
   2709c:	ldr	r0, [r0]
   270a0:	cmp	r0, #0
   270a4:	beq	270ac <fputs@plt+0x15cc4>
   270a8:	blx	r0
   270ac:	ldr	r0, [r4, #144]	; 0x90
   270b0:	cmp	r0, #0
   270b4:	beq	270cc <fputs@plt+0x15ce4>
   270b8:	ldr	r6, [r0, #12]
   270bc:	bl	144bc <fputs@plt+0x30d4>
   270c0:	cmp	r6, #0
   270c4:	mov	r0, r6
   270c8:	bne	270b8 <fputs@plt+0x15cd0>
   270cc:	mov	r6, #0
   270d0:	mov	r3, r5
   270d4:	strb	r6, [r4, #4]
   270d8:	ldr	r0, [r4, #216]	; 0xd8
   270dc:	ldrb	r1, [r4, #10]
   270e0:	ldr	r2, [r4, #160]	; 0xa0
   270e4:	bl	2b1a4 <fputs@plt+0x19dbc>
   270e8:	mov	r0, r4
   270ec:	str	r6, [r4, #216]	; 0xd8
   270f0:	bl	2afc8 <fputs@plt+0x19be0>
   270f4:	ldrb	r0, [r4, #16]
   270f8:	cmp	r0, #0
   270fc:	beq	2710c <fputs@plt+0x15d24>
   27100:	mov	r0, r4
   27104:	bl	2b324 <fputs@plt+0x19f3c>
   27108:	b	27148 <fputs@plt+0x15d60>
   2710c:	ldr	r0, [r4, #68]	; 0x44
   27110:	ldr	r0, [r0]
   27114:	cmp	r0, #0
   27118:	beq	27140 <fputs@plt+0x15d58>
   2711c:	mov	r0, r4
   27120:	bl	2b498 <fputs@plt+0x1a0b0>
   27124:	uxtb	r1, r0
   27128:	cmp	r1, #13
   2712c:	cmpne	r1, #10
   27130:	bne	27140 <fputs@plt+0x15d58>
   27134:	mov	r1, #6
   27138:	strb	r1, [r4, #17]
   2713c:	str	r0, [r4, #44]	; 0x2c
   27140:	mov	r0, r4
   27144:	bl	2b4e4 <fputs@plt+0x1a0fc>
   27148:	movw	r0, #35616	; 0x8b20
   2714c:	movt	r0, #10
   27150:	ldr	r0, [r0]
   27154:	cmp	r0, #0
   27158:	beq	27160 <fputs@plt+0x15d78>
   2715c:	blx	r0
   27160:	ldr	r6, [r4, #68]	; 0x44
   27164:	ldr	r0, [r6]
   27168:	cmp	r0, #0
   2716c:	beq	27184 <fputs@plt+0x15d9c>
   27170:	ldr	r1, [r0, #4]
   27174:	mov	r0, r6
   27178:	blx	r1
   2717c:	mov	r0, #0
   27180:	str	r0, [r6]
   27184:	ldr	r6, [r4, #64]	; 0x40
   27188:	ldr	r0, [r6]
   2718c:	cmp	r0, #0
   27190:	beq	271a8 <fputs@plt+0x15dc0>
   27194:	ldr	r1, [r0, #4]
   27198:	mov	r0, r6
   2719c:	blx	r1
   271a0:	mov	r0, #0
   271a4:	str	r0, [r6]
   271a8:	mov	r0, r5
   271ac:	bl	2a638 <fputs@plt+0x19250>
   271b0:	movw	r0, #16696	; 0x4138
   271b4:	movt	r0, #10
   271b8:	ldr	r1, [r0, #152]	; 0x98
   271bc:	ldr	r0, [r4, #212]	; 0xd4
   271c0:	ldr	r0, [r0, #44]	; 0x2c
   271c4:	blx	r1
   271c8:	mov	r0, r4
   271cc:	pop	{r4, r5, r6, sl, fp, lr}
   271d0:	b	144bc <fputs@plt+0x30d4>
   271d4:	push	{r4, r5, fp, lr}
   271d8:	add	fp, sp, #8
   271dc:	mov	r4, r0
   271e0:	ldrb	r0, [r0, #13]
   271e4:	mov	r5, #512	; 0x200
   271e8:	cmp	r0, #0
   271ec:	bne	2723c <fputs@plt+0x15e54>
   271f0:	ldr	r0, [r4, #64]	; 0x40
   271f4:	ldr	r1, [r0]
   271f8:	ldr	r1, [r1, #48]	; 0x30
   271fc:	blx	r1
   27200:	tst	r0, #4096	; 0x1000
   27204:	bne	2723c <fputs@plt+0x15e54>
   27208:	ldr	r0, [r4, #64]	; 0x40
   2720c:	ldr	r1, [r0]
   27210:	ldr	r1, [r1, #44]	; 0x2c
   27214:	cmp	r1, #0
   27218:	beq	27238 <fputs@plt+0x15e50>
   2721c:	blx	r1
   27220:	cmp	r0, #32
   27224:	blt	2723c <fputs@plt+0x15e54>
   27228:	cmp	r0, #65536	; 0x10000
   2722c:	movge	r0, #65536	; 0x10000
   27230:	mov	r5, r0
   27234:	b	2723c <fputs@plt+0x15e54>
   27238:	mov	r5, #4096	; 0x1000
   2723c:	str	r5, [r4, #156]	; 0x9c
   27240:	pop	{r4, r5, fp, pc}
   27244:	push	{r4, r5, fp, lr}
   27248:	add	fp, sp, #8
   2724c:	mov	r5, r1
   27250:	ldr	r1, [r0, #44]	; 0x2c
   27254:	mov	r4, r0
   27258:	mov	r0, #0
   2725c:	cmp	r1, #0
   27260:	beq	27268 <fputs@plt+0x15e80>
   27264:	pop	{r4, r5, fp, pc}
   27268:	ldrb	r1, [r4, #21]
   2726c:	cmp	r1, #0
   27270:	beq	27288 <fputs@plt+0x15ea0>
   27274:	tst	r1, #3
   27278:	bne	27264 <fputs@plt+0x15e7c>
   2727c:	ldrb	r1, [r5, #24]
   27280:	tst	r1, #8
   27284:	popne	{r4, r5, fp, pc}
   27288:	mov	r0, #0
   2728c:	str	r0, [r5, #12]
   27290:	ldr	r0, [r4, #216]	; 0xd8
   27294:	cmp	r0, #0
   27298:	beq	272c4 <fputs@plt+0x15edc>
   2729c:	mov	r0, r5
   272a0:	bl	273f4 <fputs@plt+0x1600c>
   272a4:	cmp	r0, #0
   272a8:	bne	27304 <fputs@plt+0x15f1c>
   272ac:	mov	r0, r4
   272b0:	mov	r1, r5
   272b4:	mov	r2, #0
   272b8:	mov	r3, #0
   272bc:	bl	275dc <fputs@plt+0x161f4>
   272c0:	b	272fc <fputs@plt+0x15f14>
   272c4:	ldrb	r0, [r5, #24]
   272c8:	tst	r0, #8
   272cc:	bne	272dc <fputs@plt+0x15ef4>
   272d0:	ldrb	r0, [r4, #17]
   272d4:	cmp	r0, #3
   272d8:	bne	272f0 <fputs@plt+0x15f08>
   272dc:	mov	r0, r4
   272e0:	mov	r1, #1
   272e4:	bl	27fc8 <fputs@plt+0x16be0>
   272e8:	cmp	r0, #0
   272ec:	bne	27304 <fputs@plt+0x15f1c>
   272f0:	mov	r0, r4
   272f4:	mov	r1, r5
   272f8:	bl	28234 <fputs@plt+0x16e4c>
   272fc:	cmp	r0, #0
   27300:	beq	27324 <fputs@plt+0x15f3c>
   27304:	uxtb	r1, r0
   27308:	cmp	r1, #13
   2730c:	cmpne	r1, #10
   27310:	bne	27264 <fputs@plt+0x15e7c>
   27314:	mov	r1, #6
   27318:	strb	r1, [r4, #17]
   2731c:	str	r0, [r4, #44]	; 0x2c
   27320:	pop	{r4, r5, fp, pc}
   27324:	mov	r0, r5
   27328:	bl	283d4 <fputs@plt+0x16fec>
   2732c:	mov	r0, #0
   27330:	pop	{r4, r5, fp, pc}
   27334:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   27338:	add	fp, sp, #24
   2733c:	mov	r5, r0
   27340:	ldr	r0, [r0, #24]
   27344:	mov	r4, #0
   27348:	cmp	r0, #0
   2734c:	beq	273ec <fputs@plt+0x16004>
   27350:	movw	r8, #16696	; 0x4138
   27354:	ldr	r0, [r5, #28]
   27358:	ldrb	r2, [r5, #32]
   2735c:	mov	r6, r1
   27360:	movt	r8, #10
   27364:	ldr	r3, [r8, #124]	; 0x7c
   27368:	add	r1, r0, #40	; 0x28
   2736c:	mov	r0, r6
   27370:	blx	r3
   27374:	cmp	r0, #0
   27378:	beq	273e8 <fputs@plt+0x16000>
   2737c:	ldr	r1, [r5, #16]
   27380:	ldr	r9, [r8, #128]	; 0x80
   27384:	mov	r7, r0
   27388:	cmn	r1, #1
   2738c:	bgt	273c0 <fputs@plt+0x15fd8>
   27390:	asr	r0, r1, #31
   27394:	ldr	r3, [r5, #28]
   27398:	lsl	r0, r0, #10
   2739c:	orr	r2, r0, r1, lsr #22
   273a0:	mov	r0, #0
   273a4:	subs	r0, r0, r1, lsl #10
   273a8:	rsc	r1, r2, #0
   273ac:	ldr	r2, [r5, #24]
   273b0:	add	r2, r3, r2
   273b4:	asr	r3, r2, #31
   273b8:	bl	88a7c <fputs@plt+0x77694>
   273bc:	mov	r1, r0
   273c0:	mov	r0, r7
   273c4:	blx	r9
   273c8:	ldr	r0, [r5, #44]	; 0x2c
   273cc:	cmp	r0, #0
   273d0:	beq	273dc <fputs@plt+0x15ff4>
   273d4:	ldr	r1, [r8, #152]	; 0x98
   273d8:	blx	r1
   273dc:	str	r6, [r5, #24]
   273e0:	str	r7, [r5, #44]	; 0x2c
   273e4:	b	273ec <fputs@plt+0x16004>
   273e8:	mov	r4, #7
   273ec:	mov	r0, r4
   273f0:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   273f4:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   273f8:	add	fp, sp, #24
   273fc:	sub	sp, sp, #16
   27400:	ldr	r9, [r0, #16]
   27404:	mov	r6, #0
   27408:	ldr	r5, [r9, #104]	; 0x68
   2740c:	cmp	r5, #1
   27410:	blt	27564 <fputs@plt+0x1617c>
   27414:	mov	r8, r0
   27418:	ldr	r7, [r0, #20]
   2741c:	ldr	r0, [r9, #100]	; 0x64
   27420:	add	r4, r0, #16
   27424:	ldr	r0, [r4, #4]
   27428:	cmp	r0, r7
   2742c:	bcc	27444 <fputs@plt+0x1605c>
   27430:	ldr	r0, [r4]
   27434:	mov	r1, r7
   27438:	bl	28448 <fputs@plt+0x17060>
   2743c:	cmp	r0, #0
   27440:	beq	27454 <fputs@plt+0x1606c>
   27444:	add	r4, r4, #48	; 0x30
   27448:	subs	r5, r5, #1
   2744c:	bne	27424 <fputs@plt+0x1603c>
   27450:	b	27564 <fputs@plt+0x1617c>
   27454:	ldrb	r0, [r9, #5]
   27458:	cmp	r0, #2
   2745c:	bne	27480 <fputs@plt+0x16098>
   27460:	ldr	r0, [r9, #56]	; 0x38
   27464:	mov	r1, r7
   27468:	add	r0, r0, #1
   2746c:	str	r0, [r9, #56]	; 0x38
   27470:	mov	r0, r9
   27474:	bl	2851c <fputs@plt+0x17134>
   27478:	mov	r6, r0
   2747c:	b	27564 <fputs@plt+0x1617c>
   27480:	ldr	r6, [r9, #72]	; 0x48
   27484:	ldr	r1, [r6]
   27488:	cmp	r1, #0
   2748c:	bne	274e4 <fputs@plt+0x160fc>
   27490:	cmp	r0, #4
   27494:	beq	274a4 <fputs@plt+0x160bc>
   27498:	ldrb	r0, [r9, #22]
   2749c:	cmp	r0, #0
   274a0:	beq	27578 <fputs@plt+0x16190>
   274a4:	ldr	r7, [r9]
   274a8:	mov	r0, r6
   274ac:	mov	r1, #0
   274b0:	mov	r2, #72	; 0x48
   274b4:	bl	1119c <memset@plt>
   274b8:	mov	r0, #1020	; 0x3fc
   274bc:	mvn	r5, #0
   274c0:	movw	r3, #48896	; 0xbf00
   274c4:	mov	r1, #0
   274c8:	movw	r2, #8222	; 0x201e
   274cc:	movt	r3, #8
   274d0:	str	r3, [r6]
   274d4:	stmib	r6, {r0, r5}
   274d8:	str	r2, [r6, #56]	; 0x38
   274dc:	str	r7, [r6, #60]	; 0x3c
   274e0:	str	r1, [r6, #64]	; 0x40
   274e4:	ldr	r2, [r9, #160]	; 0xa0
   274e8:	ldr	r3, [r8, #20]
   274ec:	ldr	r1, [r9, #56]	; 0x38
   274f0:	ldr	r0, [r9, #72]	; 0x48
   274f4:	ldr	r7, [r8, #4]
   274f8:	rev	r3, r3
   274fc:	add	r2, r2, #4
   27500:	str	r3, [sp, #12]
   27504:	umull	r4, r3, r2, r1
   27508:	asr	r2, r2, #31
   2750c:	mla	r5, r2, r1, r3
   27510:	ldr	r1, [r0]
   27514:	mov	r2, #4
   27518:	ldr	r3, [r1, #12]
   2751c:	add	r1, sp, #12
   27520:	stm	sp, {r4, r5}
   27524:	blx	r3
   27528:	mov	r6, r0
   2752c:	cmp	r0, #0
   27530:	bne	27564 <fputs@plt+0x1617c>
   27534:	ldr	r0, [r9, #72]	; 0x48
   27538:	ldr	r2, [r9, #160]	; 0xa0
   2753c:	adds	r1, r4, #4
   27540:	adc	r3, r5, #0
   27544:	ldr	r6, [r0]
   27548:	ldr	r6, [r6, #12]
   2754c:	stm	sp, {r1, r3}
   27550:	mov	r1, r7
   27554:	blx	r6
   27558:	mov	r6, r0
   2755c:	cmp	r0, #0
   27560:	beq	27570 <fputs@plt+0x16188>
   27564:	mov	r0, r6
   27568:	sub	sp, fp, #24
   2756c:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   27570:	ldr	r7, [r8, #20]
   27574:	b	27460 <fputs@plt+0x16078>
   27578:	movw	r0, #16696	; 0x4138
   2757c:	ldr	r7, [r9]
   27580:	mov	r1, #0
   27584:	mov	r2, #72	; 0x48
   27588:	mov	r4, #0
   2758c:	movt	r0, #10
   27590:	ldr	r5, [r0, #36]	; 0x24
   27594:	mov	r0, r6
   27598:	bl	1119c <memset@plt>
   2759c:	cmp	r5, #0
   275a0:	beq	275b0 <fputs@plt+0x161c8>
   275a4:	mov	r0, r5
   275a8:	movle	r0, #1020	; 0x3fc
   275ac:	b	274c0 <fputs@plt+0x160d8>
   275b0:	ldr	r5, [r7, #24]
   275b4:	mov	r0, r7
   275b8:	mov	r1, #0
   275bc:	mov	r2, r6
   275c0:	movw	r3, #8222	; 0x201e
   275c4:	str	r4, [sp]
   275c8:	blx	r5
   275cc:	mov	r6, r0
   275d0:	cmp	r0, #0
   275d4:	bne	27564 <fputs@plt+0x1617c>
   275d8:	b	274e4 <fputs@plt+0x160fc>
   275dc:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   275e0:	add	fp, sp, #28
   275e4:	sub	sp, sp, #148	; 0x94
   275e8:	mov	sl, r1
   275ec:	mov	r4, r0
   275f0:	cmp	r3, #0
   275f4:	str	r1, [sp, #84]	; 0x54
   275f8:	str	r3, [sp, #72]	; 0x48
   275fc:	beq	27648 <fputs@plt+0x16260>
   27600:	cmp	sl, #0
   27604:	str	sl, [sp, #84]	; 0x54
   27608:	beq	27650 <fputs@plt+0x16268>
   2760c:	mov	r0, #0
   27610:	add	r1, sp, #84	; 0x54
   27614:	ldr	r5, [sl, #12]!
   27618:	ldr	r3, [sl, #8]
   2761c:	cmp	r3, r2
   27620:	mov	r3, #0
   27624:	movwls	r3, #1
   27628:	movls	r1, sl
   2762c:	cmp	r5, #0
   27630:	mov	sl, r5
   27634:	add	r0, r0, r3
   27638:	str	r5, [r1]
   2763c:	bne	27614 <fputs@plt+0x1622c>
   27640:	ldr	sl, [sp, #84]	; 0x54
   27644:	b	27658 <fputs@plt+0x16270>
   27648:	mov	r0, #1
   2764c:	b	27658 <fputs@plt+0x16270>
   27650:	mov	sl, #0
   27654:	mov	r0, #0
   27658:	ldr	r1, [r4, #200]	; 0xc8
   2765c:	str	r2, [sp, #64]	; 0x40
   27660:	add	r0, r1, r0
   27664:	str	r0, [r4, #200]	; 0xc8
   27668:	ldr	r0, [sl, #20]
   2766c:	cmp	r0, #1
   27670:	moveq	r0, sl
   27674:	bleq	28c78 <fputs@plt+0x17890>
   27678:	ldrb	r0, [r4, #11]
   2767c:	ldr	r5, [r4, #216]	; 0xd8
   27680:	mov	r2, #48	; 0x30
   27684:	str	r4, [sp, #40]	; 0x28
   27688:	str	r0, [sp, #48]	; 0x30
   2768c:	ldr	r0, [r4, #160]	; 0xa0
   27690:	str	r0, [sp, #56]	; 0x38
   27694:	ldr	r0, [r5, #32]
   27698:	ldr	r7, [r0]
   2769c:	add	r0, r5, #52	; 0x34
   276a0:	mov	r1, r7
   276a4:	bl	11250 <bcmp@plt>
   276a8:	cmp	r0, #0
   276ac:	beq	276bc <fputs@plt+0x162d4>
   276b0:	ldr	r0, [r7, #16]
   276b4:	add	r0, r0, #1
   276b8:	b	276c0 <fputs@plt+0x162d8>
   276bc:	mov	r0, #0
   276c0:	str	r0, [sp, #76]	; 0x4c
   276c4:	ldrh	r0, [r5, #40]	; 0x28
   276c8:	str	r5, [sp, #60]	; 0x3c
   276cc:	cmp	r0, #0
   276d0:	beq	2789c <fputs@plt+0x164b4>
   276d4:	ldr	r6, [r5, #68]	; 0x44
   276d8:	add	r8, r5, #16
   276dc:	cmp	r6, #0
   276e0:	beq	278f8 <fputs@plt+0x16510>
   276e4:	mov	r0, #0
   276e8:	str	r5, [fp, #-56]	; 0xffffffc8
   276ec:	mov	r1, #0
   276f0:	cmp	sl, #0
   276f4:	str	r8, [sp, #20]
   276f8:	str	r0, [sp, #32]
   276fc:	ldr	r0, [sp, #56]	; 0x38
   27700:	ldr	r2, [r5, #8]
   27704:	str	r1, [fp, #-44]	; 0xffffffd4
   27708:	str	r1, [fp, #-48]	; 0xffffffd0
   2770c:	ldr	r1, [sp, #48]	; 0x30
   27710:	mov	r5, #32
   27714:	str	r0, [fp, #-36]	; 0xffffffdc
   27718:	add	r0, r0, #24
   2771c:	str	r1, [fp, #-40]	; 0xffffffd8
   27720:	str	r2, [sp, #16]
   27724:	str	r2, [fp, #-52]	; 0xffffffcc
   27728:	asr	r1, r0, #31
   2772c:	str	r0, [sp, #68]	; 0x44
   27730:	str	r1, [sp, #44]	; 0x2c
   27734:	mul	r1, r6, r1
   27738:	umlal	r5, r1, r6, r0
   2773c:	str	r1, [sp, #80]	; 0x50
   27740:	beq	27a38 <fputs@plt+0x16650>
   27744:	mov	r7, sl
   27748:	mov	r8, #0
   2774c:	ldr	r0, [sp, #76]	; 0x4c
   27750:	cmp	r0, #0
   27754:	beq	277b4 <fputs@plt+0x163cc>
   27758:	ldr	r0, [sp, #72]	; 0x48
   2775c:	cmp	r0, #0
   27760:	beq	2777c <fputs@plt+0x16394>
   27764:	ldr	r0, [r7, #12]
   27768:	cmp	r0, #0
   2776c:	bne	2777c <fputs@plt+0x16394>
   27770:	add	r6, r6, #1
   27774:	mov	r0, #0
   27778:	b	277c8 <fputs@plt+0x163e0>
   2777c:	mov	r0, #0
   27780:	str	r8, [sp, #52]	; 0x34
   27784:	mov	r8, r6
   27788:	ldr	r6, [sp, #60]	; 0x3c
   2778c:	add	r2, sp, #88	; 0x58
   27790:	str	r0, [sp, #88]	; 0x58
   27794:	ldr	r1, [r7, #20]
   27798:	mov	r0, r6
   2779c:	bl	28d3c <fputs@plt+0x17954>
   277a0:	ldr	r0, [sp, #88]	; 0x58
   277a4:	ldr	r1, [sp, #76]	; 0x4c
   277a8:	cmp	r0, r1
   277ac:	bcs	27834 <fputs@plt+0x1644c>
   277b0:	mov	r6, r8
   277b4:	ldr	r0, [sp, #72]	; 0x48
   277b8:	add	r6, r6, #1
   277bc:	cmp	r0, #0
   277c0:	beq	277e0 <fputs@plt+0x163f8>
   277c4:	ldr	r0, [r7, #12]
   277c8:	cmp	r0, #0
   277cc:	ldr	r0, [sp, #64]	; 0x40
   277d0:	ldr	r4, [sp, #80]	; 0x50
   277d4:	mov	r2, #0
   277d8:	moveq	r2, r0
   277dc:	b	277e8 <fputs@plt+0x16400>
   277e0:	ldr	r4, [sp, #80]	; 0x50
   277e4:	mov	r2, #0
   277e8:	sub	r0, fp, #56	; 0x38
   277ec:	mov	r1, r7
   277f0:	str	r5, [sp]
   277f4:	str	r4, [sp, #4]
   277f8:	bl	28eec <fputs@plt+0x17b04>
   277fc:	cmp	r0, #0
   27800:	bne	27df4 <fputs@plt+0x16a0c>
   27804:	ldrh	r0, [r7, #24]
   27808:	mov	r8, r7
   2780c:	orr	r0, r0, #128	; 0x80
   27810:	strh	r0, [r7, #24]
   27814:	ldr	r0, [sp, #68]	; 0x44
   27818:	adds	r5, r5, r0
   2781c:	adc	r4, r4, r0, asr #31
   27820:	str	r4, [sp, #80]	; 0x50
   27824:	ldr	r7, [r7, #12]
   27828:	cmp	r7, #0
   2782c:	bne	2774c <fputs@plt+0x16364>
   27830:	b	27a3c <fputs@plt+0x16654>
   27834:	ldr	r2, [sp, #44]	; 0x2c
   27838:	sub	r1, r0, #1
   2783c:	ldr	r4, [sp, #68]	; 0x44
   27840:	mov	r3, #56	; 0x38
   27844:	mul	r2, r1, r2
   27848:	umlal	r3, r2, r1, r4
   2784c:	ldr	r1, [r6, #104]	; 0x68
   27850:	sub	r1, r1, #1
   27854:	cmp	r1, r0
   27858:	strcs	r0, [r6, #104]	; 0x68
   2785c:	ldr	r0, [r6, #8]
   27860:	ldr	r1, [r7, #4]
   27864:	ldr	r4, [r0]
   27868:	ldr	r4, [r4, #12]
   2786c:	str	r2, [sp, #4]
   27870:	ldr	r2, [sp, #56]	; 0x38
   27874:	str	r3, [sp]
   27878:	blx	r4
   2787c:	cmp	r0, #0
   27880:	bne	27df4 <fputs@plt+0x16a0c>
   27884:	ldrh	r0, [r7, #24]
   27888:	mov	r6, r8
   2788c:	ldr	r8, [sp, #52]	; 0x34
   27890:	bic	r0, r0, #128	; 0x80
   27894:	strh	r0, [r7, #24]
   27898:	b	27824 <fputs@plt+0x1643c>
   2789c:	ldr	r0, [r7, #96]	; 0x60
   278a0:	cmp	r0, #0
   278a4:	beq	27bf8 <fputs@plt+0x16810>
   278a8:	add	r1, sp, #88	; 0x58
   278ac:	mov	r0, #4
   278b0:	bl	15ed8 <fputs@plt+0x4af0>
   278b4:	ldrb	r0, [r5, #43]	; 0x2b
   278b8:	cmp	r0, #0
   278bc:	beq	27bc4 <fputs@plt+0x167dc>
   278c0:	ldr	r1, [sp, #88]	; 0x58
   278c4:	mov	r0, r5
   278c8:	bl	291f4 <fputs@plt+0x17e0c>
   278cc:	ldrb	r0, [r5, #43]	; 0x2b
   278d0:	cmp	r0, #0
   278d4:	bne	27bf8 <fputs@plt+0x16810>
   278d8:	ldr	r0, [r5, #4]
   278dc:	mov	r2, #4
   278e0:	mov	r3, #9
   278e4:	ldr	r1, [r0]
   278e8:	ldr	r7, [r1, #56]	; 0x38
   278ec:	mov	r1, #4
   278f0:	blx	r7
   278f4:	b	27bf8 <fputs@plt+0x16810>
   278f8:	ldr	r1, [sp, #56]	; 0x38
   278fc:	movw	r0, #11520	; 0x2d00
   27900:	str	r6, [sp, #36]	; 0x24
   27904:	movt	r0, #6370	; 0x18e2
   27908:	strb	r1, [sp, #99]	; 0x63
   2790c:	str	r0, [sp, #92]	; 0x5c
   27910:	movw	r0, #32567	; 0x7f37
   27914:	movt	r0, #33286	; 0x8206
   27918:	str	r0, [sp, #88]	; 0x58
   2791c:	lsr	r0, r1, #8
   27920:	strb	r0, [sp, #98]	; 0x62
   27924:	lsr	r0, r1, #16
   27928:	strb	r0, [sp, #97]	; 0x61
   2792c:	lsr	r0, r1, #24
   27930:	strb	r0, [sp, #96]	; 0x60
   27934:	ldr	r0, [r5, #112]	; 0x70
   27938:	rev	r1, r0
   2793c:	cmp	r0, #0
   27940:	str	r1, [sp, #100]	; 0x64
   27944:	bne	27954 <fputs@plt+0x1656c>
   27948:	add	r1, r5, #84	; 0x54
   2794c:	mov	r0, #8
   27950:	bl	15ed8 <fputs@plt+0x4af0>
   27954:	ldr	r0, [r8, #68]	; 0x44
   27958:	ldr	r1, [r8, #72]	; 0x48
   2795c:	add	r2, sp, #88	; 0x58
   27960:	add	r3, r2, #24
   27964:	str	r1, [sp, #108]	; 0x6c
   27968:	str	r0, [sp, #104]	; 0x68
   2796c:	mov	r0, #0
   27970:	mov	r1, #0
   27974:	ldr	r7, [r2]
   27978:	ldr	r6, [r2, #4]
   2797c:	add	r1, r1, r0
   27980:	add	r2, r2, #8
   27984:	cmp	r2, r3
   27988:	add	r1, r1, r7
   2798c:	add	r0, r6, r0
   27990:	add	r0, r0, r1
   27994:	bcc	27974 <fputs@plt+0x1658c>
   27998:	lsr	r2, r0, #8
   2799c:	strb	r0, [sp, #119]	; 0x77
   279a0:	strb	r1, [sp, #115]	; 0x73
   279a4:	strb	r2, [sp, #118]	; 0x76
   279a8:	lsr	r2, r0, #16
   279ac:	strb	r2, [sp, #117]	; 0x75
   279b0:	lsr	r2, r0, #24
   279b4:	strb	r2, [sp, #116]	; 0x74
   279b8:	lsr	r2, r1, #8
   279bc:	strb	r2, [sp, #114]	; 0x72
   279c0:	lsr	r2, r1, #16
   279c4:	strb	r2, [sp, #113]	; 0x71
   279c8:	lsr	r2, r1, #24
   279cc:	strb	r2, [sp, #112]	; 0x70
   279d0:	str	r1, [r5, #76]	; 0x4c
   279d4:	str	r0, [r5, #80]	; 0x50
   279d8:	ldr	r0, [sp, #56]	; 0x38
   279dc:	mov	r1, #0
   279e0:	strb	r1, [r5, #65]	; 0x41
   279e4:	str	r0, [r5, #36]	; 0x24
   279e8:	mov	r0, #1
   279ec:	strb	r0, [r5, #47]	; 0x2f
   279f0:	ldr	r0, [r5, #8]
   279f4:	ldr	r2, [r0]
   279f8:	ldr	r3, [r2, #12]
   279fc:	str	r1, [sp]
   27a00:	str	r1, [sp, #4]
   27a04:	add	r1, sp, #88	; 0x58
   27a08:	mov	r2, #32
   27a0c:	blx	r3
   27a10:	mov	r9, r0
   27a14:	cmp	r0, #0
   27a18:	bne	27fbc <fputs@plt+0x16bd4>
   27a1c:	ldr	r0, [sp, #48]	; 0x30
   27a20:	cmp	r0, #0
   27a24:	ldrbne	r0, [r5, #48]	; 0x30
   27a28:	cmpne	r0, #0
   27a2c:	bne	27c6c <fputs@plt+0x16884>
   27a30:	ldr	r6, [sp, #36]	; 0x24
   27a34:	b	276e4 <fputs@plt+0x162fc>
   27a38:	mov	r8, #0
   27a3c:	ldr	r0, [sp, #72]	; 0x48
   27a40:	mov	r4, #0
   27a44:	cmp	r0, #0
   27a48:	beq	27e70 <fputs@plt+0x16a88>
   27a4c:	ldr	r4, [sp, #60]	; 0x3c
   27a50:	ldr	r0, [r4, #104]	; 0x68
   27a54:	cmp	r0, #0
   27a58:	beq	27cbc <fputs@plt+0x168d4>
   27a5c:	ldr	r0, [r4, #36]	; 0x24
   27a60:	add	r0, r0, #24
   27a64:	str	r0, [sp, #76]	; 0x4c
   27a68:	bl	14354 <fputs@plt+0x2f6c>
   27a6c:	cmp	r0, #0
   27a70:	beq	27c64 <fputs@plt+0x1687c>
   27a74:	mov	r1, r0
   27a78:	ldr	r0, [r4, #104]	; 0x68
   27a7c:	mov	r7, #24
   27a80:	mov	r2, #0
   27a84:	cmp	r0, #1
   27a88:	beq	27aa4 <fputs@plt+0x166bc>
   27a8c:	ldr	r3, [sp, #76]	; 0x4c
   27a90:	sub	r0, r0, #2
   27a94:	mov	r7, #48	; 0x30
   27a98:	asr	r2, r3, #31
   27a9c:	mul	r2, r0, r2
   27aa0:	umlal	r7, r2, r0, r3
   27aa4:	ldr	r0, [r4, #8]
   27aa8:	str	r5, [sp, #12]
   27aac:	str	r8, [sp, #52]	; 0x34
   27ab0:	str	r1, [sp, #32]
   27ab4:	ldr	r3, [r0]
   27ab8:	ldr	r3, [r3, #8]
   27abc:	str	r2, [sp, #4]
   27ac0:	mov	r2, #8
   27ac4:	str	r7, [sp]
   27ac8:	blx	r3
   27acc:	ldr	r5, [sp, #32]
   27ad0:	mov	r9, r0
   27ad4:	mov	r3, #0
   27ad8:	cmp	r9, #0
   27adc:	ldr	r0, [r5]
   27ae0:	rev	r0, r0
   27ae4:	str	r0, [r4, #76]	; 0x4c
   27ae8:	ldr	r2, [r5, #4]
   27aec:	ldr	r0, [r4, #104]	; 0x68
   27af0:	str	r3, [r4, #104]	; 0x68
   27af4:	rev	r2, r2
   27af8:	str	r2, [r4, #80]	; 0x50
   27afc:	bne	27ca4 <fputs@plt+0x168bc>
   27b00:	cmp	r0, r6
   27b04:	bhi	27ca4 <fputs@plt+0x168bc>
   27b08:	add	r8, r0, #1
   27b0c:	add	r0, r5, #24
   27b10:	str	r6, [sp, #36]	; 0x24
   27b14:	str	r0, [sp, #24]
   27b18:	ldr	r0, [sp, #76]	; 0x4c
   27b1c:	asr	r0, r0, #31
   27b20:	str	r0, [sp, #28]
   27b24:	ldr	r2, [sp, #28]
   27b28:	sub	r0, r8, #2
   27b2c:	ldr	r6, [sp, #60]	; 0x3c
   27b30:	mov	r4, #32
   27b34:	mov	r1, r5
   27b38:	mul	r7, r0, r2
   27b3c:	ldr	r2, [sp, #76]	; 0x4c
   27b40:	umlal	r4, r7, r0, r2
   27b44:	ldr	r0, [r6, #8]
   27b48:	ldr	r3, [r0]
   27b4c:	ldr	r3, [r3, #8]
   27b50:	stm	sp, {r4, r7}
   27b54:	blx	r3
   27b58:	cmp	r0, #0
   27b5c:	bne	27c94 <fputs@plt+0x168ac>
   27b60:	ldr	r2, [r5, #4]
   27b64:	ldr	r0, [r5]
   27b68:	ldr	r3, [sp, #24]
   27b6c:	add	r5, sp, #88	; 0x58
   27b70:	str	r5, [sp]
   27b74:	rev	r1, r0
   27b78:	rev	r2, r2
   27b7c:	mov	r0, r6
   27b80:	bl	29fe8 <fputs@plt+0x18c00>
   27b84:	ldr	r0, [r6, #8]
   27b88:	mov	r2, #24
   27b8c:	ldr	r1, [r0]
   27b90:	ldr	r3, [r1, #12]
   27b94:	mov	r1, r5
   27b98:	stm	sp, {r4, r7}
   27b9c:	blx	r3
   27ba0:	ldr	r6, [sp, #36]	; 0x24
   27ba4:	mov	r9, r0
   27ba8:	cmp	r8, r6
   27bac:	bhi	27ca0 <fputs@plt+0x168b8>
   27bb0:	ldr	r5, [sp, #32]
   27bb4:	add	r8, r8, #1
   27bb8:	cmp	r9, #0
   27bbc:	beq	27b24 <fputs@plt+0x1673c>
   27bc0:	b	27ca4 <fputs@plt+0x168bc>
   27bc4:	ldr	r0, [r5, #4]
   27bc8:	mov	r2, #4
   27bcc:	mov	r3, #10
   27bd0:	ldr	r1, [r0]
   27bd4:	ldr	r7, [r1, #56]	; 0x38
   27bd8:	mov	r1, #4
   27bdc:	blx	r7
   27be0:	cmp	r0, #5
   27be4:	beq	27bf8 <fputs@plt+0x16810>
   27be8:	mov	r9, r0
   27bec:	cmp	r0, #0
   27bf0:	beq	278c0 <fputs@plt+0x164d8>
   27bf4:	b	27c54 <fputs@plt+0x1686c>
   27bf8:	ldrb	r0, [r5, #43]	; 0x2b
   27bfc:	cmp	r0, #0
   27c00:	bne	27c20 <fputs@plt+0x16838>
   27c04:	ldr	r0, [r5, #4]
   27c08:	mov	r2, #1
   27c0c:	mov	r3, #5
   27c10:	ldr	r1, [r0]
   27c14:	ldr	r7, [r1, #56]	; 0x38
   27c18:	mov	r1, #3
   27c1c:	blx	r7
   27c20:	movw	r0, #65535	; 0xffff
   27c24:	mov	r7, #1
   27c28:	add	r6, sp, #88	; 0x58
   27c2c:	strh	r0, [r5, #40]	; 0x28
   27c30:	mov	r0, r5
   27c34:	mov	r1, r6
   27c38:	mov	r2, #1
   27c3c:	mov	r3, r7
   27c40:	bl	29270 <fputs@plt+0x17e88>
   27c44:	add	r7, r7, #1
   27c48:	cmn	r0, #1
   27c4c:	beq	27c30 <fputs@plt+0x16848>
   27c50:	mov	r9, r0
   27c54:	ldr	r5, [sp, #60]	; 0x3c
   27c58:	cmp	r9, #0
   27c5c:	bne	27fbc <fputs@plt+0x16bd4>
   27c60:	b	276d4 <fputs@plt+0x162ec>
   27c64:	mov	r9, #7
   27c68:	b	27fbc <fputs@plt+0x16bd4>
   27c6c:	ldr	r0, [r5, #8]
   27c70:	ldr	r1, [r0]
   27c74:	ldr	r2, [r1, #20]
   27c78:	ldr	r1, [sp, #48]	; 0x30
   27c7c:	and	r1, r1, #19
   27c80:	blx	r2
   27c84:	mov	r9, r0
   27c88:	cmp	r0, #0
   27c8c:	bne	27fbc <fputs@plt+0x16bd4>
   27c90:	b	27a30 <fputs@plt+0x16648>
   27c94:	ldr	r6, [sp, #36]	; 0x24
   27c98:	mov	r9, r0
   27c9c:	b	27ca4 <fputs@plt+0x168bc>
   27ca0:	ldr	r5, [sp, #32]
   27ca4:	mov	r0, r5
   27ca8:	bl	144bc <fputs@plt+0x30d4>
   27cac:	ldr	r8, [sp, #52]	; 0x34
   27cb0:	ldr	r5, [sp, #12]
   27cb4:	cmp	r9, #0
   27cb8:	bne	27fbc <fputs@plt+0x16bd4>
   27cbc:	ldr	r0, [sp, #48]	; 0x30
   27cc0:	mov	r4, #0
   27cc4:	tst	r0, #32
   27cc8:	bne	27cd4 <fputs@plt+0x168ec>
   27ccc:	mov	r0, #0
   27cd0:	b	27dfc <fputs@plt+0x16a14>
   27cd4:	ldr	r1, [sp, #60]	; 0x3c
   27cd8:	ldrb	r0, [r1, #49]	; 0x31
   27cdc:	cmp	r0, #0
   27ce0:	beq	27d30 <fputs@plt+0x16948>
   27ce4:	sub	r0, fp, #56	; 0x38
   27ce8:	mov	r4, r8
   27cec:	add	r0, r0, #8
   27cf0:	str	r0, [sp, #76]	; 0x4c
   27cf4:	ldr	r0, [r1, #8]
   27cf8:	ldr	r1, [r0]
   27cfc:	ldr	r1, [r1, #44]	; 0x2c
   27d00:	cmp	r1, #0
   27d04:	beq	27d50 <fputs@plt+0x16968>
   27d08:	blx	r1
   27d0c:	mov	r2, #512	; 0x200
   27d10:	cmp	r0, #32
   27d14:	mov	r3, #0
   27d18:	blt	27d58 <fputs@plt+0x16970>
   27d1c:	cmp	r0, #65536	; 0x10000
   27d20:	movge	r0, #65536	; 0x10000
   27d24:	asr	r3, r0, #31
   27d28:	mov	r2, r0
   27d2c:	b	27d58 <fputs@plt+0x16970>
   27d30:	ldr	r3, [sp, #16]
   27d34:	ldr	r0, [r3]
   27d38:	ldr	r2, [r0, #20]
   27d3c:	ldr	r0, [sp, #48]	; 0x30
   27d40:	and	r1, r0, #19
   27d44:	mov	r0, r3
   27d48:	blx	r2
   27d4c:	b	27dfc <fputs@plt+0x16a14>
   27d50:	mov	r2, #4096	; 0x1000
   27d54:	mov	r3, #0
   27d58:	ldr	r9, [sp, #80]	; 0x50
   27d5c:	adds	r0, r5, r2
   27d60:	adc	r1, r9, r3
   27d64:	subs	r7, r0, #1
   27d68:	sbc	r8, r1, #0
   27d6c:	mov	r0, r7
   27d70:	mov	r1, r8
   27d74:	bl	88a7c <fputs@plt+0x77694>
   27d78:	ldr	r0, [sp, #76]	; 0x4c
   27d7c:	subs	r1, r7, r2
   27d80:	sbc	r7, r8, r3
   27d84:	mov	r8, r4
   27d88:	mov	r4, #0
   27d8c:	str	r1, [sp, #76]	; 0x4c
   27d90:	stm	r0, {r1, r7}
   27d94:	subs	r0, r5, r1
   27d98:	sbcs	r0, r9, r7
   27d9c:	mov	r0, #0
   27da0:	bge	27dfc <fputs@plt+0x16a14>
   27da4:	str	r8, [sp, #52]	; 0x34
   27da8:	ldr	r8, [sp, #80]	; 0x50
   27dac:	mov	r4, #0
   27db0:	ldr	r1, [sp, #52]	; 0x34
   27db4:	ldr	r2, [sp, #64]	; 0x40
   27db8:	sub	r0, fp, #56	; 0x38
   27dbc:	stm	sp, {r5, r8}
   27dc0:	bl	28eec <fputs@plt+0x17b04>
   27dc4:	cmp	r0, #0
   27dc8:	bne	27df4 <fputs@plt+0x16a0c>
   27dcc:	ldr	r0, [sp, #68]	; 0x44
   27dd0:	add	r4, r4, #1
   27dd4:	adds	r5, r5, r0
   27dd8:	adc	r8, r8, r0, asr #31
   27ddc:	ldr	r0, [sp, #76]	; 0x4c
   27de0:	subs	r0, r5, r0
   27de4:	sbcs	r0, r8, r7
   27de8:	blt	27db0 <fputs@plt+0x169c8>
   27dec:	ldr	r8, [sp, #52]	; 0x34
   27df0:	b	27ccc <fputs@plt+0x168e4>
   27df4:	mov	r9, r0
   27df8:	b	27fbc <fputs@plt+0x16bd4>
   27dfc:	ldr	r5, [sp, #60]	; 0x3c
   27e00:	str	r0, [sp, #32]
   27e04:	ldrb	r0, [r5, #47]	; 0x2f
   27e08:	cmp	r0, #0
   27e0c:	beq	27e70 <fputs@plt+0x16a88>
   27e10:	ldr	r1, [sp, #20]
   27e14:	ldr	r0, [r1, #4]
   27e18:	cmp	r0, #0
   27e1c:	bmi	27e70 <fputs@plt+0x16a88>
   27e20:	ldr	r2, [sp, #44]	; 0x2c
   27e24:	add	r7, r4, r6
   27e28:	ldr	r6, [sp, #68]	; 0x44
   27e2c:	ldr	r1, [r1]
   27e30:	mul	r3, r7, r2
   27e34:	mov	r2, #32
   27e38:	umlal	r2, r3, r7, r6
   27e3c:	mov	r6, r4
   27e40:	mov	r4, #0
   27e44:	subs	r7, r1, r2
   27e48:	sbcs	r7, r0, r3
   27e4c:	mov	r7, #0
   27e50:	movwlt	r7, #1
   27e54:	cmp	r7, #0
   27e58:	moveq	r3, r0
   27e5c:	moveq	r2, r1
   27e60:	mov	r0, r5
   27e64:	bl	28f64 <fputs@plt+0x17b7c>
   27e68:	strb	r4, [r5, #47]	; 0x2f
   27e6c:	mov	r4, r6
   27e70:	ldr	r5, [sp, #60]	; 0x3c
   27e74:	cmp	sl, #0
   27e78:	ldr	r7, [r5, #68]	; 0x44
   27e7c:	beq	27ed0 <fputs@plt+0x16ae8>
   27e80:	ldr	r0, [sp, #32]
   27e84:	cmp	r0, #0
   27e88:	bne	27ed4 <fputs@plt+0x16aec>
   27e8c:	mov	r6, sl
   27e90:	ldrb	r0, [r6, #24]
   27e94:	tst	r0, #128	; 0x80
   27e98:	bne	27ea4 <fputs@plt+0x16abc>
   27e9c:	mov	r0, #0
   27ea0:	b	27eb8 <fputs@plt+0x16ad0>
   27ea4:	ldr	r2, [r6, #20]
   27ea8:	add	r7, r7, #1
   27eac:	mov	r0, r5
   27eb0:	mov	r1, r7
   27eb4:	bl	29020 <fputs@plt+0x17c38>
   27eb8:	cmp	r0, #0
   27ebc:	bne	27ed4 <fputs@plt+0x16aec>
   27ec0:	ldr	r6, [r6, #12]
   27ec4:	cmp	r6, #0
   27ec8:	bne	27e90 <fputs@plt+0x16aa8>
   27ecc:	b	27ed4 <fputs@plt+0x16aec>
   27ed0:	ldr	r0, [sp, #32]
   27ed4:	mov	r9, r0
   27ed8:	clz	r0, r0
   27edc:	cmp	r4, #1
   27ee0:	lsr	r0, r0, #5
   27ee4:	blt	27f28 <fputs@plt+0x16b40>
   27ee8:	cmp	r9, #0
   27eec:	bne	27f28 <fputs@plt+0x16b40>
   27ef0:	sub	r4, r4, #1
   27ef4:	ldr	r2, [r8, #20]
   27ef8:	add	r7, r7, #1
   27efc:	mov	r0, r5
   27f00:	mov	r1, r7
   27f04:	bl	29020 <fputs@plt+0x17c38>
   27f08:	mov	r9, r0
   27f0c:	clz	r0, r0
   27f10:	cmp	r4, #1
   27f14:	lsr	r0, r0, #5
   27f18:	blt	27f28 <fputs@plt+0x16b40>
   27f1c:	sub	r4, r4, #1
   27f20:	cmp	r9, #0
   27f24:	beq	27ef4 <fputs@plt+0x16b0c>
   27f28:	cmp	r0, #0
   27f2c:	beq	27f74 <fputs@plt+0x16b8c>
   27f30:	ldr	r1, [sp, #56]	; 0x38
   27f34:	str	r7, [r5, #68]	; 0x44
   27f38:	bic	r0, r1, #255	; 0xff
   27f3c:	orr	r0, r0, r1, lsr #16
   27f40:	strh	r0, [r5, #66]	; 0x42
   27f44:	ldr	r0, [sp, #72]	; 0x48
   27f48:	cmp	r0, #0
   27f4c:	beq	27f7c <fputs@plt+0x16b94>
   27f50:	ldr	r0, [sp, #64]	; 0x40
   27f54:	str	r0, [r5, #72]	; 0x48
   27f58:	ldr	r0, [r5, #60]	; 0x3c
   27f5c:	add	r0, r0, #1
   27f60:	str	r0, [r5, #60]	; 0x3c
   27f64:	mov	r0, r5
   27f68:	bl	29150 <fputs@plt+0x17d68>
   27f6c:	str	r7, [r5, #12]
   27f70:	b	27f7c <fputs@plt+0x16b94>
   27f74:	cmp	r9, #0
   27f78:	bne	27fbc <fputs@plt+0x16bd4>
   27f7c:	ldr	r4, [sp, #40]	; 0x28
   27f80:	mov	r9, #0
   27f84:	ldr	r0, [r4, #96]	; 0x60
   27f88:	cmp	r0, #0
   27f8c:	cmpne	sl, #0
   27f90:	beq	27fbc <fputs@plt+0x16bd4>
   27f94:	b	27f9c <fputs@plt+0x16bb4>
   27f98:	ldr	r0, [r4, #96]	; 0x60
   27f9c:	cmp	r0, #0
   27fa0:	beq	27fb0 <fputs@plt+0x16bc8>
   27fa4:	ldr	r2, [sl, #4]
   27fa8:	ldr	r1, [sl, #20]
   27fac:	bl	2a260 <fputs@plt+0x18e78>
   27fb0:	ldr	sl, [sl, #12]
   27fb4:	cmp	sl, #0
   27fb8:	bne	27f98 <fputs@plt+0x16bb0>
   27fbc:	mov	r0, r9
   27fc0:	sub	sp, fp, #28
   27fc4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   27fc8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   27fcc:	add	fp, sp, #28
   27fd0:	sub	sp, sp, #36	; 0x24
   27fd4:	mov	r5, r1
   27fd8:	mov	r4, r0
   27fdc:	bl	2a2c4 <fputs@plt+0x18edc>
   27fe0:	cmp	r0, #0
   27fe4:	bne	28058 <fputs@plt+0x16c70>
   27fe8:	ldrb	r0, [r4, #7]
   27fec:	cmp	r0, #0
   27ff0:	bne	28020 <fputs@plt+0x16c38>
   27ff4:	ldr	r0, [r4, #68]	; 0x44
   27ff8:	add	r6, r4, #80	; 0x50
   27ffc:	add	r9, r4, #88	; 0x58
   28000:	ldr	r0, [r0]
   28004:	cmp	r0, #0
   28008:	beq	28018 <fputs@plt+0x16c30>
   2800c:	ldrb	r0, [r4, #5]
   28010:	cmp	r0, #4
   28014:	bne	28060 <fputs@plt+0x16c78>
   28018:	ldrd	r0, [r6]
   2801c:	strd	r0, [r9]
   28020:	ldr	r0, [r4, #212]	; 0xd4
   28024:	ldr	r1, [r0]
   28028:	cmp	r1, #0
   2802c:	beq	28044 <fputs@plt+0x16c5c>
   28030:	ldrh	r2, [r1, #24]
   28034:	bic	r2, r2, #8
   28038:	strh	r2, [r1, #24]
   2803c:	ldr	r1, [r1, #32]
   28040:	b	28028 <fputs@plt+0x16c40>
   28044:	ldr	r1, [r0, #4]
   28048:	str	r1, [r0, #8]
   2804c:	mov	r0, #4
   28050:	strb	r0, [r4, #17]
   28054:	mov	r0, #0
   28058:	sub	sp, fp, #28
   2805c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   28060:	ldr	r0, [r4, #64]	; 0x40
   28064:	ldr	r1, [r0]
   28068:	ldr	r1, [r1, #48]	; 0x30
   2806c:	blx	r1
   28070:	mov	r8, r0
   28074:	ands	r7, r0, #512	; 0x200
   28078:	bne	280dc <fputs@plt+0x16cf4>
   2807c:	movw	r0, #41248	; 0xa120
   28080:	str	r7, [sp, #12]
   28084:	movt	r0, #55139	; 0xd763
   28088:	str	r0, [sp, #20]
   2808c:	movw	r0, #54745	; 0xd5d9
   28090:	movt	r0, #63749	; 0xf905
   28094:	str	r0, [sp, #16]
   28098:	ldr	r0, [r4, #48]	; 0x30
   2809c:	rev	r0, r0
   280a0:	str	r0, [sp, #24]
   280a4:	ldrd	r0, [r6]
   280a8:	orrs	r2, r0, r1
   280ac:	beq	28144 <fputs@plt+0x16d5c>
   280b0:	ldr	r7, [r4, #156]	; 0x9c
   280b4:	subs	r0, r0, #1
   280b8:	mov	r3, #0
   280bc:	sbc	r1, r1, #0
   280c0:	mov	r2, r7
   280c4:	bl	88a7c <fputs@plt+0x77694>
   280c8:	adds	r0, r0, #1
   280cc:	umull	sl, r0, r0, r7
   280d0:	adc	r1, r1, #0
   280d4:	mla	r7, r1, r7, r0
   280d8:	b	2814c <fputs@plt+0x16d64>
   280dc:	and	r8, r8, #1024	; 0x400
   280e0:	cmp	r8, #0
   280e4:	beq	2811c <fputs@plt+0x16d34>
   280e8:	ldrd	r0, [r6]
   280ec:	cmp	r5, #0
   280f0:	strd	r0, [r9]
   280f4:	beq	28020 <fputs@plt+0x16c38>
   280f8:	cmp	r7, #0
   280fc:	bne	28020 <fputs@plt+0x16c38>
   28100:	mov	r0, #0
   28104:	str	r0, [r4, #48]	; 0x30
   28108:	mov	r0, r4
   2810c:	bl	2a31c <fputs@plt+0x18f34>
   28110:	cmp	r0, #0
   28114:	bne	28058 <fputs@plt+0x16c70>
   28118:	b	28020 <fputs@plt+0x16c38>
   2811c:	ldr	r0, [r4, #68]	; 0x44
   28120:	ldrb	r1, [r4, #12]
   28124:	ldr	r2, [r0]
   28128:	cmp	r1, #3
   2812c:	orreq	r1, r1, #16
   28130:	ldr	r2, [r2, #20]
   28134:	blx	r2
   28138:	cmp	r0, #0
   2813c:	bne	28058 <fputs@plt+0x16c70>
   28140:	b	280e8 <fputs@plt+0x16d00>
   28144:	mov	sl, #0
   28148:	mov	r7, #0
   2814c:	ldr	r0, [r4, #68]	; 0x44
   28150:	mov	r2, #8
   28154:	ldr	r1, [r0]
   28158:	ldr	r3, [r1, #8]
   2815c:	add	r1, sp, #28
   28160:	str	sl, [sp]
   28164:	str	r7, [sp, #4]
   28168:	blx	r3
   2816c:	cmp	r0, #0
   28170:	beq	28188 <fputs@plt+0x16da0>
   28174:	movw	r1, #522	; 0x20a
   28178:	cmp	r0, r1
   2817c:	cmpne	r0, #0
   28180:	beq	281a4 <fputs@plt+0x16dbc>
   28184:	b	28058 <fputs@plt+0x16c70>
   28188:	movw	r1, #48972	; 0xbf4c
   2818c:	add	r0, sp, #28
   28190:	mov	r2, #8
   28194:	movt	r1, #8
   28198:	bl	11250 <bcmp@plt>
   2819c:	cmp	r0, #0
   281a0:	beq	2820c <fputs@plt+0x16e24>
   281a4:	ands	r8, r8, #1024	; 0x400
   281a8:	bne	281d4 <fputs@plt+0x16dec>
   281ac:	ldrb	r0, [r4, #8]
   281b0:	cmp	r0, #0
   281b4:	beq	281d4 <fputs@plt+0x16dec>
   281b8:	ldr	r0, [r4, #68]	; 0x44
   281bc:	ldrb	r1, [r4, #12]
   281c0:	ldr	r2, [r0]
   281c4:	ldr	r2, [r2, #20]
   281c8:	blx	r2
   281cc:	cmp	r0, #0
   281d0:	bne	28058 <fputs@plt+0x16c70>
   281d4:	ldr	r0, [r4, #68]	; 0x44
   281d8:	ldr	r2, [r9]
   281dc:	ldr	r1, [r0]
   281e0:	ldr	r3, [r1, #12]
   281e4:	ldr	r1, [r9, #4]
   281e8:	str	r2, [sp]
   281ec:	mov	r2, #12
   281f0:	str	r1, [sp, #4]
   281f4:	add	r1, sp, #16
   281f8:	blx	r3
   281fc:	cmp	r0, #0
   28200:	bne	28058 <fputs@plt+0x16c70>
   28204:	ldr	r7, [sp, #12]
   28208:	b	280e0 <fputs@plt+0x16cf8>
   2820c:	ldr	r0, [r4, #68]	; 0x44
   28210:	mov	r2, #1
   28214:	ldr	r1, [r0]
   28218:	ldr	r3, [r1, #12]
   2821c:	movw	r1, #48980	; 0xbf54
   28220:	str	sl, [sp]
   28224:	str	r7, [sp, #4]
   28228:	movt	r1, #8
   2822c:	blx	r3
   28230:	b	28174 <fputs@plt+0x16d8c>
   28234:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   28238:	add	fp, sp, #28
   2823c:	sub	sp, sp, #20
   28240:	ldr	r2, [r0, #64]	; 0x40
   28244:	mov	r5, r0
   28248:	mov	r4, r1
   2824c:	ldr	r0, [r2]
   28250:	cmp	r0, #0
   28254:	beq	28388 <fputs@plt+0x16fa0>
   28258:	ldr	r0, [r5, #28]
   2825c:	ldr	r1, [r5, #40]	; 0x28
   28260:	cmp	r1, r0
   28264:	bcs	282b8 <fputs@plt+0x16ed0>
   28268:	ldr	r2, [r4, #12]
   2826c:	cmp	r2, #0
   28270:	bne	28280 <fputs@plt+0x16e98>
   28274:	ldr	r2, [r4, #20]
   28278:	cmp	r2, r1
   2827c:	bls	282b8 <fputs@plt+0x16ed0>
   28280:	ldr	r1, [r5, #160]	; 0xa0
   28284:	umull	r2, r3, r1, r0
   28288:	asr	r1, r1, #31
   2828c:	mla	r0, r1, r0, r3
   28290:	str	r2, [sp, #8]
   28294:	add	r2, sp, #8
   28298:	str	r0, [sp, #12]
   2829c:	ldr	r0, [r5, #64]	; 0x40
   282a0:	ldr	r1, [r0]
   282a4:	ldr	r3, [r1, #40]	; 0x28
   282a8:	mov	r1, #5
   282ac:	blx	r3
   282b0:	ldr	r0, [r5, #28]
   282b4:	str	r0, [r5, #40]	; 0x28
   282b8:	cmp	r4, #0
   282bc:	beq	283c4 <fputs@plt+0x16fdc>
   282c0:	add	r9, r5, #112	; 0x70
   282c4:	ldr	r7, [r4, #20]
   282c8:	ldr	r0, [r5, #28]
   282cc:	mov	r6, #0
   282d0:	cmp	r7, r0
   282d4:	bhi	28370 <fputs@plt+0x16f88>
   282d8:	ldrb	r0, [r4, #24]
   282dc:	tst	r0, #32
   282e0:	bne	28370 <fputs@plt+0x16f88>
   282e4:	ldr	r2, [r5, #160]	; 0xa0
   282e8:	subs	r0, r7, #1
   282ec:	umull	sl, r1, r2, r0
   282f0:	asr	r3, r2, #31
   282f4:	mla	r6, r3, r0, r1
   282f8:	bne	28308 <fputs@plt+0x16f20>
   282fc:	mov	r0, r4
   28300:	bl	28c78 <fputs@plt+0x17890>
   28304:	ldr	r2, [r5, #160]	; 0xa0
   28308:	ldr	r0, [r5, #64]	; 0x40
   2830c:	ldr	r8, [r4, #4]
   28310:	ldr	r1, [r0]
   28314:	ldr	r3, [r1, #12]
   28318:	mov	r1, r8
   2831c:	str	sl, [sp]
   28320:	str	r6, [sp, #4]
   28324:	blx	r3
   28328:	mov	r6, r0
   2832c:	cmp	r7, #1
   28330:	bne	28340 <fputs@plt+0x16f58>
   28334:	add	r0, r8, #24
   28338:	vld1.8	{d16-d17}, [r0]
   2833c:	vst1.8	{d16-d17}, [r9]
   28340:	ldr	r0, [r5, #36]	; 0x24
   28344:	cmp	r7, r0
   28348:	strhi	r7, [r5, #36]	; 0x24
   2834c:	ldr	r1, [r5, #200]	; 0xc8
   28350:	ldr	r0, [r5, #96]	; 0x60
   28354:	add	r1, r1, #1
   28358:	cmp	r0, #0
   2835c:	str	r1, [r5, #200]	; 0xc8
   28360:	beq	28370 <fputs@plt+0x16f88>
   28364:	ldr	r2, [r4, #4]
   28368:	mov	r1, r7
   2836c:	bl	2a260 <fputs@plt+0x18e78>
   28370:	cmp	r6, #0
   28374:	bne	283c8 <fputs@plt+0x16fe0>
   28378:	ldr	r4, [r4, #12]
   2837c:	cmp	r4, #0
   28380:	bne	282c4 <fputs@plt+0x16edc>
   28384:	b	283c8 <fputs@plt+0x16fe0>
   28388:	ldr	r0, [r5]
   2838c:	ldr	r1, [r5, #152]	; 0x98
   28390:	mov	r3, #0
   28394:	ldr	r7, [r0, #24]
   28398:	str	r3, [sp]
   2839c:	movw	r3, #32609	; 0x7f61
   283a0:	movt	r3, #8
   283a4:	and	r1, r1, r3
   283a8:	orr	r3, r1, #30
   283ac:	mov	r1, #0
   283b0:	blx	r7
   283b4:	mov	r6, r0
   283b8:	cmp	r0, #0
   283bc:	bne	283c8 <fputs@plt+0x16fe0>
   283c0:	b	28258 <fputs@plt+0x16e70>
   283c4:	mov	r6, #0
   283c8:	mov	r0, r6
   283cc:	sub	sp, fp, #28
   283d0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   283d4:	push	{r4, sl, fp, lr}
   283d8:	add	fp, sp, #8
   283dc:	mov	r4, r0
   283e0:	ldrb	r0, [r0, #24]
   283e4:	tst	r0, #2
   283e8:	beq	28444 <fputs@plt+0x1705c>
   283ec:	mov	r0, r4
   283f0:	mov	r1, #1
   283f4:	bl	2a554 <fputs@plt+0x1916c>
   283f8:	ldrh	r0, [r4, #24]
   283fc:	orr	r0, r0, #1
   28400:	bic	r0, r0, #14
   28404:	strh	r0, [r4, #24]
   28408:	ldrh	r0, [r4, #26]
   2840c:	cmp	r0, #0
   28410:	popne	{r4, sl, fp, pc}
   28414:	ldr	r0, [r4, #28]
   28418:	ldrb	r1, [r0, #32]
   2841c:	cmp	r1, #0
   28420:	beq	28444 <fputs@plt+0x1705c>
   28424:	movw	r2, #16696	; 0x4138
   28428:	ldr	r1, [r4]
   2842c:	ldr	r0, [r0, #44]	; 0x2c
   28430:	movt	r2, #10
   28434:	ldr	r3, [r2, #140]	; 0x8c
   28438:	mov	r2, #0
   2843c:	pop	{r4, sl, fp, lr}
   28440:	bx	r3
   28444:	pop	{r4, sl, fp, pc}
   28448:	push	{r4, r5, fp, lr}
   2844c:	add	fp, sp, #8
   28450:	ldr	r3, [r0]
   28454:	sub	r1, r1, #1
   28458:	mov	r2, r0
   2845c:	mov	r0, #0
   28460:	cmp	r1, r3
   28464:	popcs	{r4, r5, fp, pc}
   28468:	ldr	r3, [r2, #8]
   2846c:	cmp	r3, #0
   28470:	beq	28490 <fputs@plt+0x170a8>
   28474:	udiv	r4, r1, r3
   28478:	add	r2, r2, r4, lsl #2
   2847c:	mls	r1, r4, r3, r1
   28480:	ldr	r2, [r2, #12]
   28484:	cmp	r2, #0
   28488:	bne	28468 <fputs@plt+0x17080>
   2848c:	pop	{r4, r5, fp, pc}
   28490:	ldr	r3, [r2]
   28494:	cmp	r3, #4000	; 0xfa0
   28498:	bhi	284bc <fputs@plt+0x170d4>
   2849c:	add	r0, r2, r1, lsr #3
   284a0:	and	r1, r1, #7
   284a4:	mov	r2, #1
   284a8:	ldrb	r0, [r0, #12]
   284ac:	and	r0, r0, r2, lsl r1
   284b0:	cmp	r0, #0
   284b4:	movwne	r0, #1
   284b8:	pop	{r4, r5, fp, pc}
   284bc:	movw	ip, #19923	; 0x4dd3
   284c0:	mov	lr, #125	; 0x7d
   284c4:	movt	ip, #4194	; 0x1062
   284c8:	umull	r3, r4, r1, ip
   284cc:	lsr	r3, r4, #3
   284d0:	mls	r3, r3, lr, r1
   284d4:	add	r4, r2, r3, lsl #2
   284d8:	ldr	r4, [r4, #12]
   284dc:	cmp	r4, #0
   284e0:	beq	2848c <fputs@plt+0x170a4>
   284e4:	add	r1, r1, #1
   284e8:	cmp	r4, r1
   284ec:	beq	28514 <fputs@plt+0x1712c>
   284f0:	add	r3, r3, #1
   284f4:	umull	r4, r5, r3, ip
   284f8:	lsr	r4, r5, #3
   284fc:	mls	r3, r4, lr, r3
   28500:	add	r4, r2, r3, lsl #2
   28504:	ldr	r4, [r4, #12]
   28508:	cmp	r4, #0
   2850c:	bne	284e8 <fputs@plt+0x17100>
   28510:	b	2848c <fputs@plt+0x170a4>
   28514:	mov	r0, #1
   28518:	pop	{r4, r5, fp, pc}
   2851c:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   28520:	add	fp, sp, #24
   28524:	mov	r5, r0
   28528:	ldr	r0, [r0, #104]	; 0x68
   2852c:	cmp	r0, #1
   28530:	blt	28580 <fputs@plt+0x17198>
   28534:	mov	r4, r1
   28538:	mov	r7, #0
   2853c:	mov	r6, #0
   28540:	mov	r8, #0
   28544:	ldr	r1, [r5, #100]	; 0x64
   28548:	add	r1, r1, r7
   2854c:	ldr	r2, [r1, #20]
   28550:	cmp	r2, r4
   28554:	bcc	2856c <fputs@plt+0x17184>
   28558:	ldr	r0, [r1, #16]
   2855c:	mov	r1, r4
   28560:	bl	28ab8 <fputs@plt+0x176d0>
   28564:	orr	r8, r0, r8
   28568:	ldr	r0, [r5, #104]	; 0x68
   2856c:	add	r6, r6, #1
   28570:	add	r7, r7, #48	; 0x30
   28574:	cmp	r6, r0
   28578:	blt	28544 <fputs@plt+0x1715c>
   2857c:	b	28584 <fputs@plt+0x1719c>
   28580:	mov	r8, #0
   28584:	mov	r0, r8
   28588:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   2858c:	push	{r4, r5, fp, lr}
   28590:	add	fp, sp, #8
   28594:	mov	r4, r0
   28598:	ldr	r0, [r0, #16]
   2859c:	cmp	r0, #0
   285a0:	beq	285b8 <fputs@plt+0x171d0>
   285a4:	ldr	r5, [r0]
   285a8:	bl	144bc <fputs@plt+0x30d4>
   285ac:	cmp	r5, #0
   285b0:	mov	r0, r5
   285b4:	bne	285a4 <fputs@plt+0x171bc>
   285b8:	mov	r0, #0
   285bc:	str	r0, [r4, #16]
   285c0:	mov	r0, #0
   285c4:	pop	{r4, r5, fp, pc}
   285c8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   285cc:	add	fp, sp, #28
   285d0:	sub	sp, sp, #4
   285d4:	mov	r4, r0
   285d8:	mov	r6, r1
   285dc:	ldr	r1, [fp, #12]
   285e0:	ldr	r0, [fp, #8]
   285e4:	mov	r9, r2
   285e8:	mov	ip, r4
   285ec:	ldr	r3, [ip, #40]!	; 0x28
   285f0:	str	ip, [sp]
   285f4:	orrs	r2, r0, r1
   285f8:	beq	28618 <fputs@plt+0x17230>
   285fc:	ldr	r2, [ip, #4]
   28600:	eor	r3, r3, r0
   28604:	eor	r2, r2, r1
   28608:	orrs	r2, r3, r2
   2860c:	bne	28618 <fputs@plt+0x17230>
   28610:	ldr	sl, [r4, #48]	; 0x30
   28614:	b	28654 <fputs@plt+0x1726c>
   28618:	ldr	sl, [r4, #16]
   2861c:	cmp	sl, #0
   28620:	beq	28650 <fputs@plt+0x17268>
   28624:	ldr	r5, [r4, #4]
   28628:	mov	r7, #0
   2862c:	mov	r2, #0
   28630:	adds	r7, r7, r5
   28634:	adc	r2, r2, r5, asr #31
   28638:	subs	r3, r0, r7
   2863c:	sbcs	r3, r1, r2
   28640:	blt	28654 <fputs@plt+0x1726c>
   28644:	ldr	sl, [sl]
   28648:	cmp	sl, #0
   2864c:	bne	28630 <fputs@plt+0x17248>
   28650:	mov	sl, #0
   28654:	ldr	r7, [r4, #4]
   28658:	asr	r3, r7, #31
   2865c:	mov	r2, r7
   28660:	bl	88a7c <fputs@plt+0x77694>
   28664:	sub	r5, r7, r2
   28668:	add	r0, sl, r2
   2866c:	cmp	r9, r5
   28670:	mov	r7, r5
   28674:	add	r1, r0, #4
   28678:	mov	r0, r6
   2867c:	movlt	r7, r9
   28680:	mov	r2, r7
   28684:	bl	11244 <memcpy@plt>
   28688:	subs	r8, r9, r5
   2868c:	bmi	286d0 <fputs@plt+0x172e8>
   28690:	ldr	sl, [sl]
   28694:	cmp	r8, #0
   28698:	cmpne	sl, #0
   2869c:	beq	286d0 <fputs@plt+0x172e8>
   286a0:	ldr	r5, [r4, #4]
   286a4:	add	r6, r6, r7
   286a8:	add	r1, sl, #4
   286ac:	mov	r0, r6
   286b0:	cmp	r8, r5
   286b4:	mov	r7, r5
   286b8:	movlt	r7, r8
   286bc:	mov	r2, r7
   286c0:	bl	11244 <memcpy@plt>
   286c4:	sub	r8, r8, r5
   286c8:	cmn	r8, #1
   286cc:	bgt	28690 <fputs@plt+0x172a8>
   286d0:	ldr	r0, [fp, #8]
   286d4:	ldr	r2, [fp, #12]
   286d8:	asr	r1, r9, #31
   286dc:	adds	r0, r9, r0
   286e0:	adc	r1, r1, r2
   286e4:	ldr	r2, [sp]
   286e8:	strd	r0, [r2]
   286ec:	str	sl, [r4, #48]	; 0x30
   286f0:	mov	r0, #0
   286f4:	sub	sp, fp, #28
   286f8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   286fc:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   28700:	add	fp, sp, #28
   28704:	sub	sp, sp, #100	; 0x64
   28708:	mov	r4, r0
   2870c:	mov	r8, r0
   28710:	mov	r6, r1
   28714:	mov	r5, r2
   28718:	ldr	r0, [r4, #8]!
   2871c:	add	r1, r4, #16
   28720:	str	r1, [fp, #-60]	; 0xffffffc4
   28724:	ldr	r7, [fp, #8]
   28728:	cmp	r0, #1
   2872c:	blt	28894 <fputs@plt+0x174ac>
   28730:	ldr	r1, [fp, #12]
   28734:	asr	r2, r5, #31
   28738:	adds	r3, r5, r7
   2873c:	adc	r1, r2, r1
   28740:	subs	r2, r0, r3
   28744:	rscs	r0, r1, r0, asr #31
   28748:	bge	28894 <fputs@plt+0x174ac>
   2874c:	add	r0, r8, #32
   28750:	mov	r2, #72	; 0x48
   28754:	str	r0, [sp, #40]	; 0x28
   28758:	vld1.64	{d16-d17}, [r0]
   2875c:	ldr	r0, [fp, #-60]	; 0xffffffc4
   28760:	ldr	r1, [r0]
   28764:	ldr	r0, [r0, #4]
   28768:	str	r1, [sp, #56]	; 0x38
   2876c:	str	r0, [sp, #60]	; 0x3c
   28770:	ldrd	r0, [r4]
   28774:	str	r1, [sp, #24]
   28778:	str	r0, [sp, #28]
   2877c:	ldrd	r0, [r8, #16]
   28780:	str	r1, [sp, #20]
   28784:	str	r0, [sp, #52]	; 0x34
   28788:	ldrd	r0, [r8]
   2878c:	str	r1, [sp, #44]	; 0x2c
   28790:	str	r0, [sp, #16]
   28794:	sub	r0, fp, #56	; 0x38
   28798:	mov	r1, #0
   2879c:	vst1.64	{d16-d17}, [r0]!
   287a0:	vldr	d16, [r8, #48]	; 0x30
   287a4:	vstr	d16, [r0]
   287a8:	ldr	r0, [r8, #64]	; 0x40
   287ac:	ldr	sl, [r8, #56]	; 0x38
   287b0:	ldr	r9, [r8, #60]	; 0x3c
   287b4:	str	r0, [sp, #48]	; 0x30
   287b8:	ldr	r0, [r8, #68]	; 0x44
   287bc:	str	r0, [sp, #32]
   287c0:	mov	r0, r8
   287c4:	bl	1119c <memset@plt>
   287c8:	mov	r0, #0
   287cc:	ldr	r7, [r9, #24]
   287d0:	mov	r2, r8
   287d4:	str	r0, [sp]
   287d8:	movw	r0, #32639	; 0x7f7f
   287dc:	str	sl, [sp, #36]	; 0x24
   287e0:	movt	r0, #8
   287e4:	and	r3, sl, r0
   287e8:	ldr	sl, [sp, #48]	; 0x30
   287ec:	mov	r0, r9
   287f0:	mov	r1, sl
   287f4:	blx	r7
   287f8:	mov	r3, r0
   287fc:	cmp	r0, #0
   28800:	beq	28964 <fputs@plt+0x1757c>
   28804:	ldr	r0, [r8]
   28808:	cmp	r0, #0
   2880c:	beq	2882c <fputs@plt+0x17444>
   28810:	ldr	r1, [r0, #4]
   28814:	mov	r0, r8
   28818:	mov	r5, r3
   2881c:	blx	r1
   28820:	mov	r3, r5
   28824:	mov	r0, #0
   28828:	str	r0, [r8]
   2882c:	ldr	r0, [sp, #16]
   28830:	ldr	r1, [sp, #44]	; 0x2c
   28834:	strd	r0, [r8]
   28838:	ldr	r0, [sp, #28]
   2883c:	ldr	r1, [sp, #24]
   28840:	strd	r0, [r4]
   28844:	ldr	r0, [sp, #52]	; 0x34
   28848:	ldr	r1, [sp, #20]
   2884c:	strd	r0, [r8, #16]
   28850:	ldr	r0, [fp, #-60]	; 0xffffffc4
   28854:	ldr	r1, [sp, #60]	; 0x3c
   28858:	ldr	r2, [sp, #56]	; 0x38
   2885c:	str	r2, [r0]
   28860:	str	r1, [r0, #4]
   28864:	sub	r0, fp, #56	; 0x38
   28868:	add	r1, r8, #56	; 0x38
   2886c:	vld1.64	{d16-d17}, [r0]!
   28870:	vldr	d18, [r0]
   28874:	ldr	r0, [sp, #40]	; 0x28
   28878:	vst1.64	{d16-d17}, [r0]!
   2887c:	vstr	d18, [r0]
   28880:	ldr	r0, [sp, #36]	; 0x24
   28884:	stm	r1, {r0, r9, sl}
   28888:	ldr	r0, [sp, #32]
   2888c:	str	r0, [r8, #68]	; 0x44
   28890:	b	28958 <fputs@plt+0x17570>
   28894:	cmp	r5, #1
   28898:	str	r7, [sp, #60]	; 0x3c
   2889c:	str	r5, [sp, #64]	; 0x40
   288a0:	blt	28944 <fputs@plt+0x1755c>
   288a4:	ldr	r0, [fp, #-60]	; 0xffffffc4
   288a8:	ldr	sl, [sp, #64]	; 0x40
   288ac:	ldrd	r0, [r0]
   288b0:	ldr	r4, [r8, #4]
   288b4:	ldr	r9, [r8, #32]
   288b8:	asr	r3, r4, #31
   288bc:	mov	r2, r4
   288c0:	bl	88a7c <fputs@plt+0x77694>
   288c4:	sub	r7, r4, r2
   288c8:	mov	r5, r2
   288cc:	cmp	sl, r7
   288d0:	movlt	r7, sl
   288d4:	cmp	r2, #0
   288d8:	beq	288e4 <fputs@plt+0x174fc>
   288dc:	mov	r0, r9
   288e0:	b	2890c <fputs@plt+0x17524>
   288e4:	add	r0, r4, #4
   288e8:	bl	14354 <fputs@plt+0x2f6c>
   288ec:	cmp	r0, #0
   288f0:	beq	28a1c <fputs@plt+0x17634>
   288f4:	mov	r1, #0
   288f8:	cmp	r9, #0
   288fc:	str	r1, [r0]
   28900:	streq	r0, [r8, #16]
   28904:	strne	r0, [r9]
   28908:	str	r0, [r8, #32]
   2890c:	add	r0, r0, r5
   28910:	mov	r1, r6
   28914:	mov	r2, r7
   28918:	add	r0, r0, #4
   2891c:	bl	11244 <memcpy@plt>
   28920:	ldr	r2, [fp, #-60]	; 0xffffffc4
   28924:	sub	sl, sl, r7
   28928:	add	r6, r6, r7
   2892c:	ldrd	r0, [r2]
   28930:	adds	r0, r0, r7
   28934:	adc	r1, r1, r7, asr #31
   28938:	cmp	sl, #0
   2893c:	strd	r0, [r2]
   28940:	bgt	288b0 <fputs@plt+0x174c8>
   28944:	ldr	r0, [sp, #64]	; 0x40
   28948:	ldr	r1, [sp, #60]	; 0x3c
   2894c:	mov	r3, #0
   28950:	add	r0, r1, r0
   28954:	str	r0, [r8, #12]
   28958:	mov	r0, r3
   2895c:	sub	sp, fp, #28
   28960:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   28964:	ldr	r0, [sp, #52]	; 0x34
   28968:	cmp	r0, #0
   2896c:	beq	289fc <fputs@plt+0x17614>
   28970:	str	r4, [sp, #12]
   28974:	str	r5, [sp, #64]	; 0x40
   28978:	mov	sl, #0
   2897c:	mov	r4, r0
   28980:	mov	r7, #0
   28984:	ldr	r5, [sp, #44]	; 0x2c
   28988:	ldr	r0, [r8]
   2898c:	ldr	r3, [r0, #12]
   28990:	str	sl, [sp]
   28994:	str	r7, [sp, #4]
   28998:	adds	r0, sl, r5
   2899c:	ldr	r2, [sp, #56]	; 0x38
   289a0:	adc	r1, r7, r5, asr #31
   289a4:	subs	r0, r2, r0
   289a8:	ldr	r0, [sp, #60]	; 0x3c
   289ac:	sbcs	r0, r0, r1
   289b0:	add	r1, r4, #4
   289b4:	mov	r0, r8
   289b8:	sublt	r5, r2, sl
   289bc:	mov	r2, r5
   289c0:	blx	r3
   289c4:	cmp	r0, #0
   289c8:	bne	28a24 <fputs@plt+0x1763c>
   289cc:	ldr	r4, [r4]
   289d0:	adds	sl, sl, r5
   289d4:	adc	r7, r7, r5, asr #31
   289d8:	cmp	r4, #0
   289dc:	bne	28988 <fputs@plt+0x175a0>
   289e0:	ldr	r5, [sp, #64]	; 0x40
   289e4:	ldr	r0, [sp, #52]	; 0x34
   289e8:	ldr	r4, [r0]
   289ec:	bl	144bc <fputs@plt+0x30d4>
   289f0:	cmp	r4, #0
   289f4:	mov	r0, r4
   289f8:	bne	289e8 <fputs@plt+0x17600>
   289fc:	ldr	r0, [r8]
   28a00:	mov	r1, r6
   28a04:	mov	r2, r5
   28a08:	ldr	r3, [r0, #12]
   28a0c:	mov	r0, r8
   28a10:	sub	sp, fp, #28
   28a14:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   28a18:	bx	r3
   28a1c:	movw	r3, #3082	; 0xc0a
   28a20:	b	28958 <fputs@plt+0x17570>
   28a24:	ldr	r4, [sp, #12]
   28a28:	ldr	sl, [sp, #48]	; 0x30
   28a2c:	mov	r3, r0
   28a30:	b	28804 <fputs@plt+0x1741c>
   28a34:	push	{r4, r5, r6, r7, fp, lr}
   28a38:	add	fp, sp, #16
   28a3c:	mov	r4, r0
   28a40:	orrs	r0, r2, r3
   28a44:	bne	28a94 <fputs@plt+0x176ac>
   28a48:	ldr	r0, [r4, #16]
   28a4c:	add	r6, r4, #24
   28a50:	add	r5, r4, #40	; 0x28
   28a54:	cmp	r0, #0
   28a58:	beq	28a70 <fputs@plt+0x17688>
   28a5c:	ldr	r7, [r0]
   28a60:	bl	144bc <fputs@plt+0x30d4>
   28a64:	cmp	r7, #0
   28a68:	mov	r0, r7
   28a6c:	bne	28a5c <fputs@plt+0x17674>
   28a70:	mov	r0, #0
   28a74:	str	r0, [r4, #32]
   28a78:	str	r0, [r4, #12]
   28a7c:	str	r0, [r4, #16]
   28a80:	str	r0, [r6]
   28a84:	str	r0, [r6, #4]
   28a88:	str	r0, [r4, #48]	; 0x30
   28a8c:	str	r0, [r5]
   28a90:	str	r0, [r5, #4]
   28a94:	mov	r0, #0
   28a98:	pop	{r4, r5, r6, r7, fp, pc}
   28a9c:	mov	r0, #0
   28aa0:	bx	lr
   28aa4:	ldr	r3, [r0, #28]
   28aa8:	ldr	r0, [r0, #24]
   28aac:	stm	r1, {r0, r3}
   28ab0:	mov	r0, #0
   28ab4:	bx	lr
   28ab8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   28abc:	add	fp, sp, #28
   28ac0:	sub	sp, sp, #4
   28ac4:	mov	sl, #0
   28ac8:	cmp	r0, #0
   28acc:	beq	28b58 <fputs@plt+0x17770>
   28ad0:	mov	r9, r0
   28ad4:	ldr	r0, [r0]
   28ad8:	sub	r6, r1, #1
   28adc:	cmp	r0, #4000	; 0xfa0
   28ae0:	bls	28b40 <fputs@plt+0x17758>
   28ae4:	ldr	r4, [r9, #8]
   28ae8:	cmp	r4, #0
   28aec:	beq	28b64 <fputs@plt+0x1777c>
   28af0:	udiv	r7, r6, r4
   28af4:	add	r5, r9, #12
   28af8:	ldr	r9, [r5, r7, lsl #2]
   28afc:	cmp	r9, #0
   28b00:	bne	28b34 <fputs@plt+0x1774c>
   28b04:	mov	r0, #512	; 0x200
   28b08:	mov	r1, #0
   28b0c:	bl	1438c <fputs@plt+0x2fa4>
   28b10:	mov	r9, r0
   28b14:	cmp	r0, #0
   28b18:	beq	28c6c <fputs@plt+0x17884>
   28b1c:	add	r0, r9, #4
   28b20:	mov	r1, #0
   28b24:	mov	r2, #508	; 0x1fc
   28b28:	bl	1119c <memset@plt>
   28b2c:	str	r4, [r9]
   28b30:	str	r9, [r5, r7, lsl #2]
   28b34:	ldr	r0, [r9]
   28b38:	mls	r6, r7, r4, r6
   28b3c:	b	28adc <fputs@plt+0x176f4>
   28b40:	add	r0, r9, r6, lsr #3
   28b44:	and	r2, r6, #7
   28b48:	mov	r3, #1
   28b4c:	ldrb	r1, [r0, #12]
   28b50:	orr	r1, r1, r3, lsl r2
   28b54:	strb	r1, [r0, #12]
   28b58:	mov	r0, sl
   28b5c:	sub	sp, fp, #28
   28b60:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   28b64:	movw	r5, #19923	; 0x4dd3
   28b68:	add	r8, r9, #12
   28b6c:	movt	r5, #4194	; 0x1062
   28b70:	umull	r0, r1, r6, r5
   28b74:	lsr	r0, r1, #3
   28b78:	mov	r1, #125	; 0x7d
   28b7c:	mls	r0, r0, r1, r6
   28b80:	add	r6, r6, #1
   28b84:	ldr	r1, [r8, r0, lsl #2]
   28b88:	cmp	r1, #0
   28b8c:	beq	28bd4 <fputs@plt+0x177ec>
   28b90:	cmp	r1, r6
   28b94:	beq	28b58 <fputs@plt+0x17770>
   28b98:	add	r0, r0, #1
   28b9c:	cmp	r0, #124	; 0x7c
   28ba0:	movwhi	r0, #0
   28ba4:	add	r1, r9, r0, lsl #2
   28ba8:	ldr	r1, [r1, #12]
   28bac:	cmp	r1, #0
   28bb0:	bne	28b90 <fputs@plt+0x177a8>
   28bb4:	ldr	r1, [r9, #4]
   28bb8:	cmp	r1, #62	; 0x3e
   28bbc:	bcs	28be0 <fputs@plt+0x177f8>
   28bc0:	add	r0, r9, r0, lsl #2
   28bc4:	add	r1, r1, #1
   28bc8:	str	r1, [r9, #4]
   28bcc:	str	r6, [r0, #12]
   28bd0:	b	28b58 <fputs@plt+0x17770>
   28bd4:	ldr	r1, [r9, #4]
   28bd8:	cmp	r1, #124	; 0x7c
   28bdc:	bcc	28bc0 <fputs@plt+0x177d8>
   28be0:	mov	r0, #500	; 0x1f4
   28be4:	mov	r1, #0
   28be8:	mov	r4, #0
   28bec:	bl	1438c <fputs@plt+0x2fa4>
   28bf0:	cmp	r0, #0
   28bf4:	beq	28c70 <fputs@plt+0x17888>
   28bf8:	mov	r1, r8
   28bfc:	mov	r2, #500	; 0x1f4
   28c00:	mov	r7, r0
   28c04:	bl	11244 <memcpy@plt>
   28c08:	mov	r0, r8
   28c0c:	mov	r1, #0
   28c10:	mov	r2, #500	; 0x1f4
   28c14:	bl	1119c <memset@plt>
   28c18:	ldr	r0, [r9]
   28c1c:	add	r0, r0, #124	; 0x7c
   28c20:	umull	r0, r1, r0, r5
   28c24:	lsr	r0, r1, #3
   28c28:	mov	r1, r6
   28c2c:	str	r0, [r9, #8]
   28c30:	mov	r0, r9
   28c34:	bl	28ab8 <fputs@plt+0x176d0>
   28c38:	mov	sl, r0
   28c3c:	ldr	r1, [r7, -r4, lsl #2]
   28c40:	cmp	r1, #0
   28c44:	beq	28c54 <fputs@plt+0x1786c>
   28c48:	mov	r0, r9
   28c4c:	bl	28ab8 <fputs@plt+0x176d0>
   28c50:	orr	sl, r0, sl
   28c54:	sub	r4, r4, #1
   28c58:	cmn	r4, #125	; 0x7d
   28c5c:	bne	28c3c <fputs@plt+0x17854>
   28c60:	mov	r0, r7
   28c64:	bl	144bc <fputs@plt+0x30d4>
   28c68:	b	28b58 <fputs@plt+0x17770>
   28c6c:	str	r9, [r5, r7, lsl #2]
   28c70:	mov	sl, #7
   28c74:	b	28b58 <fputs@plt+0x17770>
   28c78:	ldr	r2, [r0, #16]
   28c7c:	ldr	r1, [r0, #4]
   28c80:	ldr	r2, [r2, #112]	; 0x70
   28c84:	rev	r2, r2
   28c88:	add	r2, r2, #1
   28c8c:	rev	r2, r2
   28c90:	str	r2, [r1, #24]
   28c94:	ldr	r1, [r0, #4]
   28c98:	str	r2, [r1, #92]	; 0x5c
   28c9c:	movw	r1, #11520	; 0x2d00
   28ca0:	ldr	r0, [r0, #4]
   28ca4:	movt	r1, #41205	; 0xa0f5
   28ca8:	str	r1, [r0, #96]	; 0x60
   28cac:	bx	lr
   28cb0:	push	{r4, r5, fp, lr}
   28cb4:	add	fp, sp, #8
   28cb8:	cmp	r3, #0
   28cbc:	beq	28ccc <fputs@plt+0x178e4>
   28cc0:	ldr	ip, [r3]
   28cc4:	ldr	r3, [r3, #4]
   28cc8:	b	28cd4 <fputs@plt+0x178ec>
   28ccc:	mov	r3, #0
   28cd0:	mov	ip, #0
   28cd4:	ldr	lr, [fp, #8]
   28cd8:	add	r4, r1, r2
   28cdc:	cmp	r0, #0
   28ce0:	beq	28d08 <fputs@plt+0x17920>
   28ce4:	ldm	r1, {r2, r5}
   28ce8:	add	r0, ip, r3
   28cec:	add	r1, r1, #8
   28cf0:	cmp	r1, r4
   28cf4:	add	ip, r0, r2
   28cf8:	add	r0, r5, r3
   28cfc:	add	r3, r0, ip
   28d00:	bcc	28ce4 <fputs@plt+0x178fc>
   28d04:	b	28d30 <fputs@plt+0x17948>
   28d08:	ldm	r1, {r2, r5}
   28d0c:	add	r0, ip, r3
   28d10:	add	r1, r1, #8
   28d14:	cmp	r1, r4
   28d18:	rev	r2, r2
   28d1c:	add	ip, r0, r2
   28d20:	rev	r0, r5
   28d24:	add	r0, r0, r3
   28d28:	add	r3, r0, ip
   28d2c:	bcc	28d08 <fputs@plt+0x17920>
   28d30:	str	ip, [lr]
   28d34:	str	r3, [lr, #4]
   28d38:	pop	{r4, r5, fp, pc}
   28d3c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   28d40:	add	fp, sp, #28
   28d44:	sub	sp, sp, #28
   28d48:	ldr	r6, [r0, #68]	; 0x44
   28d4c:	str	r1, [sp, #20]
   28d50:	cmp	r6, #0
   28d54:	beq	28d98 <fputs@plt+0x179b0>
   28d58:	mov	sl, r0
   28d5c:	ldrh	r0, [r0, #40]	; 0x28
   28d60:	cmp	r0, #0
   28d64:	beq	28d98 <fputs@plt+0x179b0>
   28d68:	add	r0, r6, #33	; 0x21
   28d6c:	mov	r9, #0
   28d70:	mov	lr, #0
   28d74:	str	r2, [sp, #12]
   28d78:	lsr	r8, r0, #12
   28d7c:	ldr	r0, [sl, #100]	; 0x64
   28d80:	add	r0, r0, #33	; 0x21
   28d84:	cmp	r8, r0, lsr #12
   28d88:	bcs	28da4 <fputs@plt+0x179bc>
   28d8c:	ldr	r0, [sp, #12]
   28d90:	str	lr, [r0]
   28d94:	b	28ed8 <fputs@plt+0x17af0>
   28d98:	mov	r9, #0
   28d9c:	str	r9, [r2]
   28da0:	b	28ed8 <fputs@plt+0x17af0>
   28da4:	ldr	r1, [sp, #20]
   28da8:	lsr	r0, r0, #12
   28dac:	add	r2, sp, #24
   28db0:	str	r0, [sp, #8]
   28db4:	movw	r0, #383	; 0x17f
   28db8:	mul	r0, r1, r0
   28dbc:	bfc	r0, #13, #19
   28dc0:	str	r0, [sp, #4]
   28dc4:	lsl	r0, r0, #1
   28dc8:	str	r0, [sp, #16]
   28dcc:	mov	r0, sl
   28dd0:	mov	r1, r8
   28dd4:	bl	29d70 <fputs@plt+0x18988>
   28dd8:	cmp	r0, #0
   28ddc:	bne	28ee4 <fputs@plt+0x17afc>
   28de0:	ldr	r1, [sp, #24]
   28de4:	cmp	r8, #0
   28de8:	add	r5, r1, #16384	; 0x4000
   28dec:	beq	28dfc <fputs@plt+0x17a14>
   28df0:	mvn	r0, #33	; 0x21
   28df4:	add	r2, r0, r8, lsl #12
   28df8:	b	28e08 <fputs@plt+0x17a20>
   28dfc:	add	r1, r1, #136	; 0x88
   28e00:	mov	r2, #0
   28e04:	str	r1, [sp, #24]
   28e08:	ldr	r3, [sp, #16]
   28e0c:	mov	r0, r5
   28e10:	ldrh	r3, [r0, r3]!	; <UNPREDICTABLE>
   28e14:	cmp	r3, #0
   28e18:	beq	28e84 <fputs@plt+0x17a9c>
   28e1c:	ldr	r3, [sp, #4]
   28e20:	sub	ip, r1, #4
   28e24:	mov	lr, #0
   28e28:	mvn	r4, #8192	; 0x2000
   28e2c:	ldrh	r7, [r0]
   28e30:	add	r7, r2, r7
   28e34:	cmp	r7, r6
   28e38:	bhi	28e5c <fputs@plt+0x17a74>
   28e3c:	ldr	r1, [sl, #100]	; 0x64
   28e40:	cmp	r7, r1
   28e44:	bcc	28e5c <fputs@plt+0x17a74>
   28e48:	ldrh	r0, [r0]
   28e4c:	ldr	r0, [ip, r0, lsl #2]
   28e50:	ldr	r1, [sp, #20]
   28e54:	cmp	r0, r1
   28e58:	moveq	lr, r7
   28e5c:	adds	r4, r4, #1
   28e60:	bcs	28ea8 <fputs@plt+0x17ac0>
   28e64:	add	r3, r3, #1
   28e68:	mov	r0, r5
   28e6c:	bfc	r3, #13, #19
   28e70:	lsl	r1, r3, #1
   28e74:	ldrh	r1, [r0, r1]!	; <UNPREDICTABLE>
   28e78:	cmp	r1, #0
   28e7c:	bne	28e2c <fputs@plt+0x17a44>
   28e80:	b	28e88 <fputs@plt+0x17aa0>
   28e84:	mov	lr, #0
   28e88:	ldr	r0, [sp, #8]
   28e8c:	cmp	r8, r0
   28e90:	ble	28d8c <fputs@plt+0x179a4>
   28e94:	sub	r8, r8, #1
   28e98:	cmp	lr, #0
   28e9c:	add	r2, sp, #24
   28ea0:	beq	28dcc <fputs@plt+0x179e4>
   28ea4:	b	28d8c <fputs@plt+0x179a4>
   28ea8:	movw	r0, #62189	; 0xf2ed
   28eac:	movw	r1, #62796	; 0xf54c
   28eb0:	movw	r2, #63094	; 0xf676
   28eb4:	movw	r3, #53923	; 0xd2a3
   28eb8:	mov	r9, #11
   28ebc:	movt	r0, #8
   28ec0:	movt	r1, #8
   28ec4:	movt	r2, #8
   28ec8:	add	r0, r0, #20
   28ecc:	str	r0, [sp]
   28ed0:	mov	r0, #11
   28ed4:	bl	15e38 <fputs@plt+0x4a50>
   28ed8:	mov	r0, r9
   28edc:	sub	sp, fp, #28
   28ee0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   28ee4:	mov	r9, r0
   28ee8:	b	28ed8 <fputs@plt+0x17af0>
   28eec:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   28ef0:	add	fp, sp, #24
   28ef4:	sub	sp, sp, #32
   28ef8:	ldr	r5, [r1, #4]
   28efc:	mov	r4, r0
   28f00:	ldr	r0, [r0]
   28f04:	ldr	r1, [r1, #20]
   28f08:	add	r6, sp, #8
   28f0c:	str	r6, [sp]
   28f10:	mov	r3, r5
   28f14:	bl	29fe8 <fputs@plt+0x18c00>
   28f18:	ldr	r8, [fp, #12]
   28f1c:	ldr	r7, [fp, #8]
   28f20:	mov	r0, r4
   28f24:	mov	r1, r6
   28f28:	mov	r2, #24
   28f2c:	str	r8, [sp, #4]
   28f30:	str	r7, [sp]
   28f34:	bl	2a0c8 <fputs@plt+0x18ce0>
   28f38:	cmp	r0, #0
   28f3c:	bne	28f5c <fputs@plt+0x17b74>
   28f40:	ldr	r2, [r4, #20]
   28f44:	adds	r0, r7, #24
   28f48:	adc	r1, r8, #0
   28f4c:	stm	sp, {r0, r1}
   28f50:	mov	r0, r4
   28f54:	mov	r1, r5
   28f58:	bl	2a0c8 <fputs@plt+0x18ce0>
   28f5c:	sub	sp, fp, #24
   28f60:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   28f64:	push	{r4, r5, r6, r7, fp, lr}
   28f68:	add	fp, sp, #16
   28f6c:	sub	sp, sp, #8
   28f70:	mov	r4, r0
   28f74:	movw	r0, #35612	; 0x8b1c
   28f78:	mov	r5, r3
   28f7c:	mov	r6, r2
   28f80:	movt	r0, #10
   28f84:	ldr	r0, [r0]
   28f88:	cmp	r0, #0
   28f8c:	beq	28f94 <fputs@plt+0x17bac>
   28f90:	blx	r0
   28f94:	ldr	r0, [r4, #8]
   28f98:	ldr	r1, [r0]
   28f9c:	ldr	r2, [r1, #24]
   28fa0:	mov	r1, sp
   28fa4:	blx	r2
   28fa8:	mov	r7, r0
   28fac:	cmp	r0, #0
   28fb0:	bne	28fe4 <fputs@plt+0x17bfc>
   28fb4:	ldm	sp, {r0, r1}
   28fb8:	mov	r7, #0
   28fbc:	subs	r0, r6, r0
   28fc0:	sbcs	r0, r5, r1
   28fc4:	bge	28fe4 <fputs@plt+0x17bfc>
   28fc8:	ldr	r0, [r4, #8]
   28fcc:	mov	r2, r6
   28fd0:	mov	r3, r5
   28fd4:	ldr	r1, [r0]
   28fd8:	ldr	r1, [r1, #16]
   28fdc:	blx	r1
   28fe0:	mov	r7, r0
   28fe4:	movw	r0, #35616	; 0x8b20
   28fe8:	movt	r0, #10
   28fec:	ldr	r0, [r0]
   28ff0:	cmp	r0, #0
   28ff4:	beq	28ffc <fputs@plt+0x17c14>
   28ff8:	blx	r0
   28ffc:	cmp	r7, #0
   29000:	beq	29018 <fputs@plt+0x17c30>
   29004:	ldr	r2, [r4, #108]	; 0x6c
   29008:	movw	r1, #63114	; 0xf68a
   2900c:	mov	r0, r7
   29010:	movt	r1, #8
   29014:	bl	15e38 <fputs@plt+0x4a50>
   29018:	sub	sp, fp, #16
   2901c:	pop	{r4, r5, r6, r7, fp, pc}
   29020:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   29024:	add	fp, sp, #28
   29028:	sub	sp, sp, #12
   2902c:	add	r5, r1, #33	; 0x21
   29030:	mov	r8, r2
   29034:	mov	r9, r1
   29038:	add	r2, sp, #8
   2903c:	mov	r6, r0
   29040:	lsr	r4, r5, #12
   29044:	mov	r1, r4
   29048:	bl	29d70 <fputs@plt+0x18988>
   2904c:	cmp	r0, #0
   29050:	beq	2905c <fputs@plt+0x17c74>
   29054:	mov	r7, r0
   29058:	b	29144 <fputs@plt+0x17d5c>
   2905c:	ldr	r7, [sp, #8]
   29060:	cmp	r4, #0
   29064:	beq	29078 <fputs@plt+0x17c90>
   29068:	bfc	r5, #0, #12
   2906c:	mov	r0, r7
   29070:	sub	sl, r5, #34	; 0x22
   29074:	b	29084 <fputs@plt+0x17c9c>
   29078:	add	r0, r7, #136	; 0x88
   2907c:	mov	sl, #0
   29080:	str	r0, [sp, #8]
   29084:	sub	r4, r9, sl
   29088:	sub	r5, r0, #4
   2908c:	cmp	r4, #1
   29090:	bne	290a4 <fputs@plt+0x17cbc>
   29094:	sub	r1, r7, r0
   29098:	add	r2, r1, #32768	; 0x8000
   2909c:	mov	r1, #0
   290a0:	bl	1119c <memset@plt>
   290a4:	ldr	r0, [r5, r4, lsl #2]
   290a8:	add	r7, r7, #16384	; 0x4000
   290ac:	cmp	r0, #0
   290b0:	movne	r0, r6
   290b4:	blne	2a198 <fputs@plt+0x18db0>
   290b8:	movw	r0, #383	; 0x17f
   290bc:	mov	r2, r7
   290c0:	mul	r0, r8, r0
   290c4:	bfc	r0, #13, #19
   290c8:	lsl	r1, r0, #1
   290cc:	ldrh	r1, [r2, r1]!	; <UNPREDICTABLE>
   290d0:	cmp	r1, #0
   290d4:	beq	29104 <fputs@plt+0x17d1c>
   290d8:	mvn	r1, r9
   290dc:	add	r1, r1, sl
   290e0:	adds	r1, r1, #1
   290e4:	bcs	29114 <fputs@plt+0x17d2c>
   290e8:	add	r0, r0, #1
   290ec:	mov	r2, r7
   290f0:	bfc	r0, #13, #19
   290f4:	lsl	r3, r0, #1
   290f8:	ldrh	r3, [r2, r3]!	; <UNPREDICTABLE>
   290fc:	cmp	r3, #0
   29100:	bne	290e0 <fputs@plt+0x17cf8>
   29104:	str	r8, [r5, r4, lsl #2]
   29108:	strh	r4, [r2]
   2910c:	mov	r7, #0
   29110:	b	29144 <fputs@plt+0x17d5c>
   29114:	movw	r0, #62189	; 0xf2ed
   29118:	movw	r1, #62796	; 0xf54c
   2911c:	movw	r2, #63094	; 0xf676
   29120:	movw	r3, #52399	; 0xccaf
   29124:	mov	r7, #11
   29128:	movt	r0, #8
   2912c:	movt	r1, #8
   29130:	movt	r2, #8
   29134:	add	r0, r0, #20
   29138:	str	r0, [sp]
   2913c:	mov	r0, #11
   29140:	bl	15e38 <fputs@plt+0x4a50>
   29144:	mov	r0, r7
   29148:	sub	sp, fp, #28
   2914c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   29150:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   29154:	add	fp, sp, #24
   29158:	mov	r6, r0
   2915c:	ldr	r0, [r0, #32]
   29160:	mov	r1, #1
   29164:	mov	r5, r6
   29168:	ldr	r8, [r0]
   2916c:	movw	r0, #57880	; 0xe218
   29170:	movt	r0, #45	; 0x2d
   29174:	str	r0, [r5, #52]!	; 0x34
   29178:	strb	r1, [r5, #12]
   2917c:	add	r2, r5, #8
   29180:	add	r3, r5, #40	; 0x28
   29184:	ldr	r1, [r5, #4]
   29188:	add	r1, r1, r0
   2918c:	ldm	r2, {r4, r7}
   29190:	add	r0, r0, r1
   29194:	add	r2, r2, #8
   29198:	add	r1, r7, r1
   2919c:	cmp	r2, r3
   291a0:	add	r0, r0, r4
   291a4:	add	r1, r1, r0
   291a8:	bcc	2918c <fputs@plt+0x17da4>
   291ac:	str	r0, [r6, #92]	; 0x5c
   291b0:	str	r1, [r6, #96]	; 0x60
   291b4:	add	r0, r8, #48	; 0x30
   291b8:	mov	r1, r5
   291bc:	mov	r2, #48	; 0x30
   291c0:	bl	11244 <memcpy@plt>
   291c4:	ldrb	r0, [r6, #43]	; 0x2b
   291c8:	cmp	r0, #2
   291cc:	beq	291e0 <fputs@plt+0x17df8>
   291d0:	ldr	r0, [r6, #4]
   291d4:	ldr	r1, [r0]
   291d8:	ldr	r1, [r1, #60]	; 0x3c
   291dc:	blx	r1
   291e0:	mov	r0, r8
   291e4:	mov	r1, r5
   291e8:	mov	r2, #48	; 0x30
   291ec:	pop	{r4, r5, r6, r7, r8, sl, fp, lr}
   291f0:	b	11244 <memcpy@plt>
   291f4:	push	{r4, r5, fp, lr}
   291f8:	add	fp, sp, #8
   291fc:	ldr	r2, [r0, #32]
   29200:	ldr	r4, [r0, #112]	; 0x70
   29204:	ldr	r3, [r0, #84]	; 0x54
   29208:	ldr	r5, [r2]
   2920c:	add	r2, r4, #1
   29210:	mov	r4, #0
   29214:	str	r2, [r0, #112]	; 0x70
   29218:	str	r4, [r0, #68]	; 0x44
   2921c:	str	r1, [r0, #88]	; 0x58
   29220:	rev	r1, r3
   29224:	add	r1, r1, #1
   29228:	lsr	r2, r1, #16
   2922c:	strb	r1, [r0, #87]	; 0x57
   29230:	strb	r2, [r0, #85]	; 0x55
   29234:	lsr	r2, r1, #8
   29238:	lsr	r1, r1, #24
   2923c:	strb	r2, [r0, #86]	; 0x56
   29240:	strb	r1, [r0, #84]	; 0x54
   29244:	bl	29150 <fputs@plt+0x17d68>
   29248:	add	r0, r5, #108	; 0x6c
   2924c:	mvn	r1, #0
   29250:	str	r4, [r5, #96]	; 0x60
   29254:	str	r4, [r5, #128]	; 0x80
   29258:	str	r4, [r5, #104]	; 0x68
   2925c:	str	r1, [r0, -r4, lsl #2]
   29260:	sub	r4, r4, #1
   29264:	cmn	r4, #3
   29268:	bne	2925c <fputs@plt+0x17e74>
   2926c:	pop	{r4, r5, fp, pc}
   29270:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   29274:	add	fp, sp, #28
   29278:	sub	sp, sp, #12
   2927c:	mov	r7, r2
   29280:	mov	r6, r1
   29284:	mov	sl, r0
   29288:	cmp	r3, #6
   2928c:	blt	292c4 <fputs@plt+0x17edc>
   29290:	mov	r5, #15
   29294:	cmp	r3, #100	; 0x64
   29298:	bgt	29590 <fputs@plt+0x181a8>
   2929c:	mov	r1, #1
   292a0:	cmp	r3, #10
   292a4:	blt	292b8 <fputs@plt+0x17ed0>
   292a8:	sub	r0, r3, #9
   292ac:	mov	r1, #39	; 0x27
   292b0:	mul	r0, r0, r0
   292b4:	mul	r1, r0, r1
   292b8:	ldr	r0, [sl]
   292bc:	ldr	r2, [r0, #60]	; 0x3c
   292c0:	blx	r2
   292c4:	cmp	r7, #0
   292c8:	beq	293b4 <fputs@plt+0x17fcc>
   292cc:	mov	r9, sl
   292d0:	mov	r5, #0
   292d4:	ldr	r0, [r9, #32]!
   292d8:	ldr	r0, [r0]
   292dc:	add	r4, r0, #96	; 0x60
   292e0:	ldr	r8, [sl, #68]	; 0x44
   292e4:	str	r4, [sp, #8]
   292e8:	add	r0, r4, #8
   292ec:	mov	r1, #0
   292f0:	mov	r4, #0
   292f4:	mov	r7, #0
   292f8:	ldr	r2, [r0, r1, lsl #2]
   292fc:	mov	r3, #0
   29300:	mov	r6, #0
   29304:	add	r1, r1, #1
   29308:	cmp	r2, r8
   2930c:	movwhi	r3, #1
   29310:	cmp	r4, r2
   29314:	movwhi	r6, #1
   29318:	orrs	r3, r6, r3
   2931c:	moveq	r4, r2
   29320:	moveq	r7, r1
   29324:	cmp	r1, #4
   29328:	bne	292f8 <fputs@plt+0x17f10>
   2932c:	ldrb	r0, [sl, #46]	; 0x2e
   29330:	tst	r0, #2
   29334:	bne	29398 <fputs@plt+0x17fb0>
   29338:	cmp	r7, #0
   2933c:	beq	29348 <fputs@plt+0x17f60>
   29340:	cmp	r4, r8
   29344:	bcs	29450 <fputs@plt+0x18068>
   29348:	str	r9, [sp, #4]
   2934c:	mov	r9, #0
   29350:	ldrb	r0, [sl, #43]	; 0x2b
   29354:	cmp	r0, #0
   29358:	bne	293f0 <fputs@plt+0x18008>
   2935c:	ldr	r0, [sl, #4]
   29360:	add	r6, r9, #4
   29364:	mov	r2, #1
   29368:	mov	r3, #10
   2936c:	ldr	r1, [r0]
   29370:	ldr	r5, [r1, #56]	; 0x38
   29374:	mov	r1, r6
   29378:	blx	r5
   2937c:	cmp	r0, #5
   29380:	bne	29404 <fputs@plt+0x1801c>
   29384:	add	r9, r9, #1
   29388:	cmp	r9, #4
   2938c:	bne	29350 <fputs@plt+0x17f68>
   29390:	ldr	r9, [sp, #4]
   29394:	mov	r5, #5
   29398:	cmp	r7, #0
   2939c:	bne	29450 <fputs@plt+0x18068>
   293a0:	cmp	r5, #5
   293a4:	mov	r0, #520	; 0x208
   293a8:	mvneq	r0, #0
   293ac:	mov	r5, r0
   293b0:	b	29590 <fputs@plt+0x181a8>
   293b4:	mov	r0, sl
   293b8:	mov	r1, r6
   293bc:	bl	29670 <fputs@plt+0x18288>
   293c0:	mov	r5, r0
   293c4:	cmp	r0, #5
   293c8:	bne	29588 <fputs@plt+0x181a0>
   293cc:	ldr	r0, [sl, #32]
   293d0:	ldr	r0, [r0]
   293d4:	cmp	r0, #0
   293d8:	beq	293e8 <fputs@plt+0x18000>
   293dc:	ldrb	r0, [sl, #43]	; 0x2b
   293e0:	cmp	r0, #0
   293e4:	beq	2952c <fputs@plt+0x18144>
   293e8:	mvn	r5, #0
   293ec:	b	29590 <fputs@plt+0x181a8>
   293f0:	ldr	r0, [sp, #8]
   293f4:	add	r7, r9, #1
   293f8:	add	r0, r0, r9, lsl #2
   293fc:	str	r8, [r0, #8]
   29400:	b	29448 <fputs@plt+0x18060>
   29404:	mov	r5, r0
   29408:	cmp	r0, #0
   2940c:	bne	29590 <fputs@plt+0x181a8>
   29410:	ldr	r0, [sp, #8]
   29414:	ldrb	r1, [sl, #43]	; 0x2b
   29418:	add	r7, r9, #1
   2941c:	add	r0, r0, r9, lsl #2
   29420:	cmp	r1, #0
   29424:	str	r8, [r0, #8]
   29428:	bne	29448 <fputs@plt+0x18060>
   2942c:	ldr	r0, [sl, #4]
   29430:	mov	r2, #1
   29434:	mov	r3, #9
   29438:	ldr	r1, [r0]
   2943c:	ldr	r5, [r1, #56]	; 0x38
   29440:	mov	r1, r6
   29444:	blx	r5
   29448:	ldr	r9, [sp, #4]
   2944c:	mov	r4, r8
   29450:	ldrb	r0, [sl, #43]	; 0x2b
   29454:	ldr	r6, [sp, #8]
   29458:	add	r8, r7, #3
   2945c:	cmp	r0, #0
   29460:	beq	294e4 <fputs@plt+0x180fc>
   29464:	ldr	r1, [r6]
   29468:	cmp	r0, #2
   2946c:	add	r1, r1, #1
   29470:	str	r1, [sl, #100]	; 0x64
   29474:	beq	29488 <fputs@plt+0x180a0>
   29478:	ldr	r0, [sl, #4]
   2947c:	ldr	r1, [r0]
   29480:	ldr	r1, [r1, #60]	; 0x3c
   29484:	blx	r1
   29488:	add	r0, r6, r7, lsl #2
   2948c:	ldr	r0, [r0, #4]
   29490:	cmp	r0, r4
   29494:	bne	294b4 <fputs@plt+0x180cc>
   29498:	ldr	r0, [r9]
   2949c:	add	r1, sl, #52	; 0x34
   294a0:	mov	r2, #48	; 0x30
   294a4:	ldr	r0, [r0]
   294a8:	bl	11250 <bcmp@plt>
   294ac:	cmp	r0, #0
   294b0:	beq	29518 <fputs@plt+0x18130>
   294b4:	ldrb	r0, [sl, #43]	; 0x2b
   294b8:	mvn	r5, #0
   294bc:	cmp	r0, #0
   294c0:	bne	29590 <fputs@plt+0x181a8>
   294c4:	ldr	r0, [sl, #4]
   294c8:	ldr	r1, [r0]
   294cc:	ldr	r7, [r1, #56]	; 0x38
   294d0:	mov	r1, r8
   294d4:	mov	r2, #1
   294d8:	mov	r3, #5
   294dc:	blx	r7
   294e0:	b	29590 <fputs@plt+0x181a8>
   294e4:	ldr	r0, [sl, #4]
   294e8:	mov	r2, #1
   294ec:	mov	r3, #6
   294f0:	ldr	r1, [r0]
   294f4:	ldr	r5, [r1, #56]	; 0x38
   294f8:	mov	r1, r8
   294fc:	blx	r5
   29500:	cmp	r0, #0
   29504:	beq	29524 <fputs@plt+0x1813c>
   29508:	cmp	r0, #5
   2950c:	mov	r5, r0
   29510:	mvneq	r5, #0
   29514:	b	29590 <fputs@plt+0x181a8>
   29518:	mov	r5, #0
   2951c:	strh	r7, [sl, #40]	; 0x28
   29520:	b	29590 <fputs@plt+0x181a8>
   29524:	ldrb	r0, [sl, #43]	; 0x2b
   29528:	b	29464 <fputs@plt+0x1807c>
   2952c:	ldr	r0, [sl, #4]
   29530:	mov	r2, #1
   29534:	mov	r3, #6
   29538:	ldr	r1, [r0]
   2953c:	ldr	r7, [r1, #56]	; 0x38
   29540:	mov	r1, #2
   29544:	blx	r7
   29548:	cmp	r0, #5
   2954c:	beq	295d0 <fputs@plt+0x181e8>
   29550:	mov	r5, r0
   29554:	cmp	r0, #0
   29558:	bne	29588 <fputs@plt+0x181a0>
   2955c:	ldrb	r0, [sl, #43]	; 0x2b
   29560:	cmp	r0, #0
   29564:	bne	293e8 <fputs@plt+0x18000>
   29568:	ldr	r0, [sl, #4]
   2956c:	mov	r2, #1
   29570:	mov	r3, #5
   29574:	ldr	r1, [r0]
   29578:	ldr	r7, [r1, #56]	; 0x38
   2957c:	mov	r1, #2
   29580:	blx	r7
   29584:	b	293e8 <fputs@plt+0x18000>
   29588:	cmp	r5, #0
   2958c:	beq	2959c <fputs@plt+0x181b4>
   29590:	mov	r0, r5
   29594:	sub	sp, fp, #28
   29598:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2959c:	mov	r9, sl
   295a0:	mov	r5, #0
   295a4:	ldr	r0, [r9, #32]!
   295a8:	ldr	r4, [r0]
   295ac:	ldr	r0, [r4, #96]!	; 0x60
   295b0:	ldr	r1, [r9, #36]	; 0x24
   295b4:	cmp	r0, r1
   295b8:	bne	292e0 <fputs@plt+0x17ef8>
   295bc:	ldrb	r0, [sl, #43]	; 0x2b
   295c0:	cmp	r0, #0
   295c4:	beq	295d8 <fputs@plt+0x181f0>
   295c8:	mov	r5, #0
   295cc:	b	295fc <fputs@plt+0x18214>
   295d0:	movw	r5, #261	; 0x105
   295d4:	b	29590 <fputs@plt+0x181a8>
   295d8:	ldr	r0, [sl, #4]
   295dc:	mov	r2, #1
   295e0:	mov	r3, #6
   295e4:	ldr	r1, [r0]
   295e8:	ldr	r7, [r1, #56]	; 0x38
   295ec:	mov	r1, #3
   295f0:	blx	r7
   295f4:	mov	r5, r0
   295f8:	ldrb	r0, [sl, #43]	; 0x2b
   295fc:	cmp	r0, #2
   29600:	beq	29614 <fputs@plt+0x1822c>
   29604:	ldr	r0, [sl, #4]
   29608:	ldr	r1, [r0]
   2960c:	ldr	r1, [r1, #60]	; 0x3c
   29610:	blx	r1
   29614:	cmp	r5, #5
   29618:	beq	292e0 <fputs@plt+0x17ef8>
   2961c:	cmp	r5, #0
   29620:	bne	29590 <fputs@plt+0x181a8>
   29624:	ldr	r0, [r9]
   29628:	add	r1, r9, #20
   2962c:	mov	r2, #48	; 0x30
   29630:	ldr	r0, [r0]
   29634:	bl	11250 <bcmp@plt>
   29638:	cmp	r0, #0
   2963c:	beq	29664 <fputs@plt+0x1827c>
   29640:	ldrb	r0, [sl, #43]	; 0x2b
   29644:	mvn	r5, #0
   29648:	cmp	r0, #0
   2964c:	bne	29590 <fputs@plt+0x181a8>
   29650:	ldr	r0, [sl, #4]
   29654:	ldr	r1, [r0]
   29658:	ldr	r7, [r1, #56]	; 0x38
   2965c:	mov	r1, #3
   29660:	b	294d4 <fputs@plt+0x180ec>
   29664:	mov	r5, #0
   29668:	strh	r5, [sl, #40]	; 0x28
   2966c:	b	29590 <fputs@plt+0x181a8>
   29670:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   29674:	add	fp, sp, #28
   29678:	sub	sp, sp, #116	; 0x74
   2967c:	mov	r5, r1
   29680:	add	r2, sp, #68	; 0x44
   29684:	mov	r1, #0
   29688:	mov	r4, r0
   2968c:	bl	29d70 <fputs@plt+0x18988>
   29690:	mov	r7, r0
   29694:	cmp	r0, #0
   29698:	beq	296a8 <fputs@plt+0x182c0>
   2969c:	mov	r0, r7
   296a0:	sub	sp, fp, #28
   296a4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   296a8:	ldr	r0, [sp, #68]	; 0x44
   296ac:	cmp	r0, #0
   296b0:	beq	296d4 <fputs@plt+0x182ec>
   296b4:	mov	r0, r4
   296b8:	mov	r1, r5
   296bc:	bl	29eb0 <fputs@plt+0x18ac8>
   296c0:	mov	r6, r0
   296c4:	cmp	r0, #0
   296c8:	bne	296d8 <fputs@plt+0x182f0>
   296cc:	mov	r7, #0
   296d0:	b	29cd8 <fputs@plt+0x188f0>
   296d4:	mov	r6, #1
   296d8:	ldrb	r1, [r4, #46]	; 0x2e
   296dc:	ldrb	r0, [r4, #43]	; 0x2b
   296e0:	tst	r1, #2
   296e4:	bne	29b38 <fputs@plt+0x18750>
   296e8:	cmp	r0, #0
   296ec:	beq	29b48 <fputs@plt+0x18760>
   296f0:	mov	r0, #1
   296f4:	add	r2, sp, #68	; 0x44
   296f8:	mov	r1, #0
   296fc:	mov	r8, #0
   29700:	strb	r0, [r4, #44]	; 0x2c
   29704:	mov	r0, r4
   29708:	bl	29d70 <fputs@plt+0x18988>
   2970c:	mov	r7, r0
   29710:	cmp	r0, #0
   29714:	bne	29ca4 <fputs@plt+0x188bc>
   29718:	mov	r0, r4
   2971c:	mov	r1, r5
   29720:	bl	29eb0 <fputs@plt+0x18ac8>
   29724:	cmp	r0, #0
   29728:	mov	r7, #0
   2972c:	mov	r6, #0
   29730:	beq	29ca4 <fputs@plt+0x188bc>
   29734:	ldrb	r1, [r4, #45]	; 0x2d
   29738:	mov	sl, r0
   2973c:	ldrb	r0, [r4, #43]	; 0x2b
   29740:	rsb	r6, r1, #7
   29744:	add	r9, r1, #1
   29748:	cmp	r0, #0
   2974c:	beq	29bc8 <fputs@plt+0x187e0>
   29750:	vmov.i32	q8, #0	; 0x00000000
   29754:	add	r0, r4, #84	; 0x54
   29758:	str	r6, [sp, #64]	; 0x40
   2975c:	vst1.32	{d16-d17}, [r0]
   29760:	add	r0, r4, #68	; 0x44
   29764:	vst1.32	{d16-d17}, [r0]
   29768:	add	r0, r4, #52	; 0x34
   2976c:	vst1.32	{d16-d17}, [r0]
   29770:	ldr	r0, [r4, #8]
   29774:	ldr	r1, [r0]
   29778:	ldr	r2, [r1, #24]
   2977c:	sub	r1, fp, #40	; 0x28
   29780:	blx	r2
   29784:	mov	r7, r0
   29788:	cmp	r0, #0
   2978c:	bne	29c70 <fputs@plt+0x18888>
   29790:	ldr	r0, [fp, #-40]	; 0xffffffd8
   29794:	ldr	r1, [fp, #-36]	; 0xffffffdc
   29798:	mov	r6, #0
   2979c:	subs	r0, r0, #33	; 0x21
   297a0:	sbcs	r0, r1, #0
   297a4:	mov	r0, #0
   297a8:	mov	r1, #0
   297ac:	blt	29bfc <fputs@plt+0x18814>
   297b0:	ldr	r0, [r4, #8]
   297b4:	mov	r2, #32
   297b8:	ldr	r1, [r0]
   297bc:	ldr	r3, [r1, #8]
   297c0:	mov	r1, #0
   297c4:	str	r1, [sp]
   297c8:	str	r1, [sp, #4]
   297cc:	add	r1, sp, #72	; 0x48
   297d0:	blx	r3
   297d4:	mov	r7, r0
   297d8:	cmp	r0, #0
   297dc:	bne	29c70 <fputs@plt+0x18888>
   297e0:	ldrb	r2, [sp, #73]	; 0x49
   297e4:	ldrb	r1, [sp, #72]	; 0x48
   297e8:	ldrb	r3, [sp, #74]	; 0x4a
   297ec:	ldrb	r0, [sp, #75]	; 0x4b
   297f0:	lsl	r2, r2, #16
   297f4:	orr	r1, r2, r1, lsl #24
   297f8:	and	r2, r0, #254	; 0xfe
   297fc:	orr	r1, r1, r3, lsl #8
   29800:	orr	r1, r1, r2
   29804:	movw	r2, #1666	; 0x682
   29808:	movt	r2, #14207	; 0x377f
   2980c:	cmp	r1, r2
   29810:	bne	29bf4 <fputs@plt+0x1880c>
   29814:	ldrb	r1, [sp, #81]	; 0x51
   29818:	ldrb	r2, [sp, #80]	; 0x50
   2981c:	lsl	r1, r1, #16
   29820:	orr	r1, r1, r2, lsl #24
   29824:	ldrb	r2, [sp, #82]	; 0x52
   29828:	str	r1, [sp, #60]	; 0x3c
   2982c:	str	r2, [sp, #56]	; 0x38
   29830:	orr	r1, r1, r2, lsl #8
   29834:	ldrb	r2, [sp, #83]	; 0x53
   29838:	orr	ip, r1, r2
   2983c:	sub	r1, ip, #512	; 0x200
   29840:	cmp	r1, #65024	; 0xfe00
   29844:	bhi	29bf4 <fputs@plt+0x1880c>
   29848:	movw	r1, #21845	; 0x5555
   2984c:	movw	r2, #13107	; 0x3333
   29850:	movt	r1, #21845	; 0x5555
   29854:	movt	r2, #13107	; 0x3333
   29858:	and	r1, r1, ip, lsr #1
   2985c:	sub	r1, ip, r1
   29860:	and	r3, r2, r1, lsr #2
   29864:	and	r1, r1, r2
   29868:	movw	r2, #3855	; 0xf0f
   2986c:	movt	r2, #3855	; 0xf0f
   29870:	add	r1, r1, r3
   29874:	add	r1, r1, r1, lsr #4
   29878:	and	r1, r1, r2
   2987c:	movw	r2, #257	; 0x101
   29880:	movt	r2, #257	; 0x101
   29884:	mul	r1, r1, r2
   29888:	lsr	r1, r1, #24
   2988c:	cmp	r1, #1
   29890:	bhi	29bf4 <fputs@plt+0x1880c>
   29894:	and	r0, r0, #1
   29898:	str	ip, [r4, #36]	; 0x24
   2989c:	mov	r7, r4
   298a0:	mov	r3, #0
   298a4:	str	ip, [sp, #48]	; 0x30
   298a8:	strb	r0, [r4, #65]	; 0x41
   298ac:	eor	r0, r0, #1
   298b0:	ldr	r1, [sp, #84]	; 0x54
   298b4:	rev	r1, r1
   298b8:	str	r1, [r4, #112]	; 0x70
   298bc:	ldr	r1, [sp, #88]	; 0x58
   298c0:	ldr	r2, [sp, #92]	; 0x5c
   298c4:	str	r1, [r7, #84]!	; 0x54
   298c8:	sub	r1, r7, #8
   298cc:	str	r2, [r7, #4]
   298d0:	mov	r2, #24
   298d4:	str	r1, [sp, #52]	; 0x34
   298d8:	str	r1, [sp]
   298dc:	add	r1, sp, #72	; 0x48
   298e0:	bl	28cb0 <fputs@plt+0x178c8>
   298e4:	ldr	r1, [sp, #96]	; 0x60
   298e8:	ldr	r0, [r7, #-8]
   298ec:	rev	r1, r1
   298f0:	cmp	r0, r1
   298f4:	bne	29bf4 <fputs@plt+0x1880c>
   298f8:	ldr	r1, [sp, #100]	; 0x64
   298fc:	ldr	r0, [r4, #80]	; 0x50
   29900:	rev	r1, r1
   29904:	cmp	r0, r1
   29908:	bne	29bf4 <fputs@plt+0x1880c>
   2990c:	ldr	r0, [sp, #76]	; 0x4c
   29910:	movw	r1, #57880	; 0xe218
   29914:	str	r7, [sp, #44]	; 0x2c
   29918:	movt	r1, #45	; 0x2d
   2991c:	rev	r0, r0
   29920:	cmp	r0, r1
   29924:	bne	29d20 <fputs@plt+0x18938>
   29928:	mov	r7, #7
   2992c:	bl	13e84 <fputs@plt+0x2a9c>
   29930:	cmp	r0, #0
   29934:	bne	29c70 <fputs@plt+0x18888>
   29938:	ldr	r0, [sp, #48]	; 0x30
   2993c:	add	r0, r0, #24
   29940:	asr	r1, r0, #31
   29944:	str	r0, [sp, #40]	; 0x28
   29948:	str	r1, [sp, #36]	; 0x24
   2994c:	bl	1438c <fputs@plt+0x2fa4>
   29950:	cmp	r0, #0
   29954:	str	r0, [sp, #48]	; 0x30
   29958:	beq	29c70 <fputs@plt+0x18888>
   2995c:	ldr	r0, [sp, #40]	; 0x28
   29960:	mov	r2, #0
   29964:	ldr	r3, [fp, #-36]	; 0xffffffdc
   29968:	mov	r7, #0
   2996c:	str	r2, [sp, #20]
   29970:	ldr	r2, [fp, #-40]	; 0xffffffd8
   29974:	adds	lr, r0, #32
   29978:	ldr	r0, [sp, #36]	; 0x24
   2997c:	adc	r1, r0, #0
   29980:	subs	r2, r2, lr
   29984:	sbcs	r2, r3, r1
   29988:	mov	r2, #0
   2998c:	str	r2, [sp, #24]
   29990:	blt	29d54 <fputs@plt+0x1896c>
   29994:	ldr	r3, [sp, #48]	; 0x30
   29998:	ldr	r0, [sp, #56]	; 0x38
   2999c:	add	r7, r3, #8
   299a0:	add	r3, r3, #24
   299a4:	lsl	r2, r0, #8
   299a8:	str	r3, [sp, #12]
   299ac:	ldr	r3, [sp, #60]	; 0x3c
   299b0:	str	r7, [sp, #16]
   299b4:	orr	r2, r2, r3, lsr #16
   299b8:	mov	r3, #1
   299bc:	str	r3, [sp, #60]	; 0x3c
   299c0:	mov	r3, #0
   299c4:	str	r2, [sp, #8]
   299c8:	mov	r2, #0
   299cc:	str	r3, [sp, #20]
   299d0:	mov	r3, #0
   299d4:	str	r2, [sp, #24]
   299d8:	mov	r2, #32
   299dc:	ldr	r0, [r4, #8]
   299e0:	str	r1, [sp, #56]	; 0x38
   299e4:	str	lr, [sp, #36]	; 0x24
   299e8:	ldr	r1, [r0]
   299ec:	ldr	r7, [r1, #8]
   299f0:	stm	sp, {r2, r3}
   299f4:	ldr	r1, [sp, #48]	; 0x30
   299f8:	ldr	r2, [sp, #40]	; 0x28
   299fc:	blx	r7
   29a00:	cmp	r0, #0
   29a04:	bne	29d50 <fputs@plt+0x18968>
   29a08:	ldr	r0, [sp, #44]	; 0x2c
   29a0c:	ldr	r1, [sp, #16]
   29a10:	mov	r2, #8
   29a14:	bl	11250 <bcmp@plt>
   29a18:	mov	r7, #0
   29a1c:	cmp	r0, #0
   29a20:	bne	29d54 <fputs@plt+0x1896c>
   29a24:	ldr	r0, [sp, #48]	; 0x30
   29a28:	ldr	r0, [r0]
   29a2c:	rev	r0, r0
   29a30:	cmp	r0, #0
   29a34:	str	r0, [sp, #28]
   29a38:	beq	29d54 <fputs@plt+0x1896c>
   29a3c:	ldrb	r0, [r4, #65]	; 0x41
   29a40:	ldr	r3, [sp, #52]	; 0x34
   29a44:	ldr	r1, [sp, #48]	; 0x30
   29a48:	mov	r2, #8
   29a4c:	clz	r0, r0
   29a50:	str	r3, [sp]
   29a54:	lsr	r0, r0, #5
   29a58:	str	r0, [sp, #32]
   29a5c:	bl	28cb0 <fputs@plt+0x178c8>
   29a60:	ldr	r2, [r4, #36]	; 0x24
   29a64:	ldr	r3, [sp, #52]	; 0x34
   29a68:	ldr	r0, [sp, #32]
   29a6c:	ldr	r1, [sp, #12]
   29a70:	str	r3, [sp]
   29a74:	bl	28cb0 <fputs@plt+0x178c8>
   29a78:	ldr	r1, [sp, #48]	; 0x30
   29a7c:	ldr	r0, [r4, #76]	; 0x4c
   29a80:	ldr	r1, [r1, #16]
   29a84:	rev	r1, r1
   29a88:	cmp	r0, r1
   29a8c:	ldreq	r1, [sp, #48]	; 0x30
   29a90:	ldreq	r0, [r4, #80]	; 0x50
   29a94:	ldreq	r1, [r1, #20]
   29a98:	reveq	r1, r1
   29a9c:	cmpeq	r0, r1
   29aa0:	bne	29d54 <fputs@plt+0x1896c>
   29aa4:	ldr	r0, [sp, #48]	; 0x30
   29aa8:	ldr	r1, [sp, #60]	; 0x3c
   29aac:	ldr	r2, [sp, #28]
   29ab0:	ldr	r0, [r0, #4]
   29ab4:	str	r0, [sp, #32]
   29ab8:	mov	r0, r4
   29abc:	bl	29020 <fputs@plt+0x17c38>
   29ac0:	cmp	r0, #0
   29ac4:	bne	29d50 <fputs@plt+0x18968>
   29ac8:	ldr	r0, [sp, #32]
   29acc:	rev	r0, r0
   29ad0:	cmp	r0, #0
   29ad4:	beq	29afc <fputs@plt+0x18714>
   29ad8:	ldr	r1, [sp, #60]	; 0x3c
   29adc:	str	r1, [r4, #68]	; 0x44
   29ae0:	str	r0, [r4, #72]	; 0x48
   29ae4:	ldr	r0, [sp, #8]
   29ae8:	strh	r0, [r4, #66]	; 0x42
   29aec:	ldr	r0, [r4, #76]	; 0x4c
   29af0:	str	r0, [sp, #24]
   29af4:	ldr	r0, [r4, #80]	; 0x50
   29af8:	str	r0, [sp, #20]
   29afc:	ldr	r2, [sp, #60]	; 0x3c
   29b00:	ldr	r1, [sp, #40]	; 0x28
   29b04:	ldr	r0, [sp, #36]	; 0x24
   29b08:	ldr	r3, [sp, #56]	; 0x38
   29b0c:	ldr	ip, [fp, #-36]	; 0xffffffdc
   29b10:	add	r2, r2, #1
   29b14:	adds	lr, r0, r1
   29b18:	str	r2, [sp, #60]	; 0x3c
   29b1c:	ldr	r2, [fp, #-40]	; 0xffffffd8
   29b20:	adc	r1, r3, r1, asr #31
   29b24:	subs	r2, r2, lr
   29b28:	sbcs	r2, ip, r1
   29b2c:	mov	r2, r0
   29b30:	bge	299dc <fputs@plt+0x185f4>
   29b34:	b	29d54 <fputs@plt+0x1896c>
   29b38:	cmp	r0, #0
   29b3c:	beq	29b74 <fputs@plt+0x1878c>
   29b40:	mov	r7, #264	; 0x108
   29b44:	b	2969c <fputs@plt+0x182b4>
   29b48:	ldr	r0, [r4, #4]
   29b4c:	mov	r2, #1
   29b50:	mov	r3, #10
   29b54:	ldr	r1, [r0]
   29b58:	ldr	r7, [r1, #56]	; 0x38
   29b5c:	mov	r1, #0
   29b60:	blx	r7
   29b64:	mov	r7, r0
   29b68:	cmp	r0, #0
   29b6c:	bne	2969c <fputs@plt+0x182b4>
   29b70:	b	296f0 <fputs@plt+0x18308>
   29b74:	ldr	r0, [r4, #4]
   29b78:	mov	r2, #1
   29b7c:	mov	r3, #6
   29b80:	ldr	r1, [r0]
   29b84:	ldr	r7, [r1, #56]	; 0x38
   29b88:	mov	r1, #0
   29b8c:	blx	r7
   29b90:	mov	r7, r0
   29b94:	cmp	r0, #0
   29b98:	bne	2969c <fputs@plt+0x182b4>
   29b9c:	ldrb	r0, [r4, #43]	; 0x2b
   29ba0:	cmp	r0, #0
   29ba4:	bne	29b40 <fputs@plt+0x18758>
   29ba8:	ldr	r0, [r4, #4]
   29bac:	mov	r2, #1
   29bb0:	mov	r3, #5
   29bb4:	ldr	r1, [r0]
   29bb8:	ldr	r7, [r1, #56]	; 0x38
   29bbc:	mov	r1, #0
   29bc0:	blx	r7
   29bc4:	b	29b40 <fputs@plt+0x18758>
   29bc8:	ldr	r0, [r4, #4]
   29bcc:	mov	r2, r6
   29bd0:	mov	r3, #10
   29bd4:	ldr	r1, [r0]
   29bd8:	ldr	r7, [r1, #56]	; 0x38
   29bdc:	mov	r1, r9
   29be0:	blx	r7
   29be4:	mov	r7, r0
   29be8:	cmp	r0, #0
   29bec:	bne	29c98 <fputs@plt+0x188b0>
   29bf0:	b	29750 <fputs@plt+0x18368>
   29bf4:	mov	r0, #0
   29bf8:	mov	r1, #0
   29bfc:	str	r0, [r4, #76]	; 0x4c
   29c00:	mov	r0, r4
   29c04:	str	r1, [r4, #80]	; 0x50
   29c08:	bl	29150 <fputs@plt+0x17d68>
   29c0c:	ldr	r0, [r4, #32]
   29c10:	mvn	r2, #0
   29c14:	ldr	r0, [r0]
   29c18:	str	r6, [r0, #96]	; 0x60
   29c1c:	ldr	r1, [r4, #68]	; 0x44
   29c20:	str	r1, [r0, #128]	; 0x80
   29c24:	add	r1, r0, #104	; 0x68
   29c28:	str	r6, [r0, #100]	; 0x64
   29c2c:	str	r2, [r1, r6, lsl #2]
   29c30:	add	r6, r6, #1
   29c34:	cmp	r6, #4
   29c38:	bne	29c2c <fputs@plt+0x18844>
   29c3c:	ldr	r1, [r4, #68]	; 0x44
   29c40:	mov	r7, #0
   29c44:	cmp	r1, #0
   29c48:	strne	r1, [r0, #104]	; 0x68
   29c4c:	ldr	r0, [r4, #72]	; 0x48
   29c50:	cmp	r0, #0
   29c54:	beq	29c70 <fputs@plt+0x18888>
   29c58:	ldr	r2, [r4, #68]	; 0x44
   29c5c:	ldr	r3, [r4, #108]	; 0x6c
   29c60:	movw	r1, #63057	; 0xf651
   29c64:	movw	r0, #283	; 0x11b
   29c68:	movt	r1, #8
   29c6c:	bl	15e38 <fputs@plt+0x4a50>
   29c70:	ldrb	r0, [r4, #43]	; 0x2b
   29c74:	cmp	r0, #0
   29c78:	bne	29c98 <fputs@plt+0x188b0>
   29c7c:	ldr	r0, [r4, #4]
   29c80:	ldr	r2, [sp, #64]	; 0x40
   29c84:	mov	r3, #9
   29c88:	ldr	r1, [r0]
   29c8c:	ldr	r6, [r1, #56]	; 0x38
   29c90:	mov	r1, r9
   29c94:	blx	r6
   29c98:	mov	r0, #1
   29c9c:	mov	r6, sl
   29ca0:	str	r0, [r5]
   29ca4:	strb	r8, [r4, #44]	; 0x2c
   29ca8:	ldrb	r0, [r4, #43]	; 0x2b
   29cac:	cmp	r0, #0
   29cb0:	bne	29cd0 <fputs@plt+0x188e8>
   29cb4:	ldr	r0, [r4, #4]
   29cb8:	mov	r2, #1
   29cbc:	mov	r3, #9
   29cc0:	ldr	r1, [r0]
   29cc4:	ldr	r5, [r1, #56]	; 0x38
   29cc8:	mov	r1, #0
   29ccc:	blx	r5
   29cd0:	cmp	r6, #0
   29cd4:	bne	2969c <fputs@plt+0x182b4>
   29cd8:	ldr	r0, [r4, #52]	; 0x34
   29cdc:	movw	r1, #57880	; 0xe218
   29ce0:	movt	r1, #45	; 0x2d
   29ce4:	cmp	r0, r1
   29ce8:	beq	2969c <fputs@plt+0x182b4>
   29cec:	movw	r0, #62189	; 0xf2ed
   29cf0:	movw	r1, #62796	; 0xf54c
   29cf4:	movw	r2, #62779	; 0xf53b
   29cf8:	movw	r3, #53476	; 0xd0e4
   29cfc:	mov	r7, #14
   29d00:	movt	r0, #8
   29d04:	movt	r1, #8
   29d08:	movt	r2, #8
   29d0c:	add	r0, r0, #20
   29d10:	str	r0, [sp]
   29d14:	mov	r0, #14
   29d18:	bl	15e38 <fputs@plt+0x4a50>
   29d1c:	b	2969c <fputs@plt+0x182b4>
   29d20:	movw	r0, #62189	; 0xf2ed
   29d24:	movw	r1, #62796	; 0xf54c
   29d28:	movw	r2, #62779	; 0xf53b
   29d2c:	mov	r7, #14
   29d30:	movw	r3, #52530	; 0xcd32
   29d34:	movt	r0, #8
   29d38:	movt	r1, #8
   29d3c:	movt	r2, #8
   29d40:	add	r0, r0, #20
   29d44:	str	r0, [sp]
   29d48:	mov	r0, #14
   29d4c:	b	29c6c <fputs@plt+0x18884>
   29d50:	mov	r7, r0
   29d54:	ldr	r0, [sp, #48]	; 0x30
   29d58:	bl	144bc <fputs@plt+0x30d4>
   29d5c:	ldr	r0, [sp, #24]
   29d60:	ldr	r1, [sp, #20]
   29d64:	cmp	r7, #0
   29d68:	bne	29c70 <fputs@plt+0x18888>
   29d6c:	b	29bfc <fputs@plt+0x18814>
   29d70:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   29d74:	add	fp, sp, #24
   29d78:	sub	sp, sp, #8
   29d7c:	mov	r6, r0
   29d80:	ldr	r0, [r0, #24]
   29d84:	mov	r8, r2
   29d88:	mov	r5, r1
   29d8c:	cmp	r0, r1
   29d90:	ble	29dfc <fputs@plt+0x18a14>
   29d94:	ldr	r4, [r6, #32]
   29d98:	ldr	r0, [r4, r5, lsl #2]!
   29d9c:	mov	r7, #0
   29da0:	cmp	r0, #0
   29da4:	bne	29e98 <fputs@plt+0x18ab0>
   29da8:	ldrb	r0, [r6, #43]	; 0x2b
   29dac:	cmp	r0, #2
   29db0:	bne	29e5c <fputs@plt+0x18a74>
   29db4:	mov	r0, #32768	; 0x8000
   29db8:	mov	r1, #0
   29dbc:	mov	r7, #0
   29dc0:	bl	1438c <fputs@plt+0x2fa4>
   29dc4:	mov	r4, r0
   29dc8:	cmp	r0, #0
   29dcc:	beq	29de0 <fputs@plt+0x189f8>
   29dd0:	mov	r0, r4
   29dd4:	mov	r1, #0
   29dd8:	mov	r2, #32768	; 0x8000
   29ddc:	bl	1119c <memset@plt>
   29de0:	ldr	r0, [r6, #32]
   29de4:	str	r4, [r0, r5, lsl #2]
   29de8:	ldr	r0, [r6, #32]
   29dec:	ldr	r0, [r0, r5, lsl #2]
   29df0:	cmp	r0, #0
   29df4:	movweq	r7, #7
   29df8:	b	29e98 <fputs@plt+0x18ab0>
   29dfc:	ldr	r4, [r6, #32]
   29e00:	bl	13e84 <fputs@plt+0x2a9c>
   29e04:	cmp	r0, #0
   29e08:	beq	29e18 <fputs@plt+0x18a30>
   29e0c:	mov	r0, #0
   29e10:	mov	r7, #7
   29e14:	b	29ea0 <fputs@plt+0x18ab8>
   29e18:	add	r7, r5, #1
   29e1c:	mov	r0, r4
   29e20:	lsl	r2, r7, #2
   29e24:	sbfx	r3, r7, #29, #1
   29e28:	bl	14564 <fputs@plt+0x317c>
   29e2c:	cmp	r0, #0
   29e30:	beq	29e0c <fputs@plt+0x18a24>
   29e34:	ldr	r1, [r6, #24]
   29e38:	mov	r4, r0
   29e3c:	add	r0, r0, r1, lsl #2
   29e40:	sub	r1, r7, r1
   29e44:	lsl	r2, r1, #2
   29e48:	mov	r1, #0
   29e4c:	bl	1119c <memset@plt>
   29e50:	str	r4, [r6, #32]
   29e54:	str	r7, [r6, #24]
   29e58:	b	29d98 <fputs@plt+0x189b0>
   29e5c:	ldr	r0, [r6, #4]
   29e60:	ldrb	r3, [r6, #44]	; 0x2c
   29e64:	mov	r2, #32768	; 0x8000
   29e68:	ldr	r1, [r0]
   29e6c:	ldr	r7, [r1, #52]	; 0x34
   29e70:	mov	r1, r5
   29e74:	str	r4, [sp]
   29e78:	blx	r7
   29e7c:	mov	r7, r0
   29e80:	cmp	r0, #8
   29e84:	bne	29e98 <fputs@plt+0x18ab0>
   29e88:	ldrb	r0, [r6, #46]	; 0x2e
   29e8c:	mov	r7, #0
   29e90:	orr	r0, r0, #2
   29e94:	strb	r0, [r6, #46]	; 0x2e
   29e98:	ldr	r0, [r6, #32]
   29e9c:	ldr	r0, [r0, r5, lsl #2]
   29ea0:	str	r0, [r8]
   29ea4:	mov	r0, r7
   29ea8:	sub	sp, fp, #24
   29eac:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   29eb0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   29eb4:	add	fp, sp, #28
   29eb8:	sub	sp, sp, #100	; 0x64
   29ebc:	mov	r4, r0
   29ec0:	ldr	r0, [r0, #32]
   29ec4:	mov	r8, r1
   29ec8:	mov	r2, #48	; 0x30
   29ecc:	ldr	r6, [r0]
   29ed0:	add	r0, sp, #48	; 0x30
   29ed4:	mov	r1, r6
   29ed8:	bl	11244 <memcpy@plt>
   29edc:	ldrb	r0, [r4, #43]	; 0x2b
   29ee0:	cmp	r0, #2
   29ee4:	beq	29ef8 <fputs@plt+0x18b10>
   29ee8:	ldr	r0, [r4, #4]
   29eec:	ldr	r1, [r0]
   29ef0:	ldr	r1, [r1, #60]	; 0x3c
   29ef4:	blx	r1
   29ef8:	mov	r7, sp
   29efc:	add	r1, r6, #48	; 0x30
   29f00:	mov	r2, #48	; 0x30
   29f04:	mov	r0, r7
   29f08:	bl	11244 <memcpy@plt>
   29f0c:	add	r6, sp, #48	; 0x30
   29f10:	mov	r1, r7
   29f14:	mov	r2, #48	; 0x30
   29f18:	mov	r0, r6
   29f1c:	bl	11250 <bcmp@plt>
   29f20:	mov	r1, r0
   29f24:	mov	r0, #1
   29f28:	cmp	r1, #0
   29f2c:	beq	29f38 <fputs@plt+0x18b50>
   29f30:	sub	sp, fp, #28
   29f34:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   29f38:	ldrb	r1, [sp, #60]	; 0x3c
   29f3c:	cmp	r1, #0
   29f40:	beq	29f30 <fputs@plt+0x18b48>
   29f44:	add	r2, r6, #40	; 0x28
   29f48:	mov	r1, #0
   29f4c:	mov	r3, #0
   29f50:	ldr	r7, [r6]
   29f54:	ldr	r5, [r6, #4]
   29f58:	add	r3, r3, r1
   29f5c:	add	r6, r6, #8
   29f60:	cmp	r6, r2
   29f64:	add	r3, r3, r7
   29f68:	add	r1, r5, r1
   29f6c:	add	r1, r1, r3
   29f70:	bcc	29f50 <fputs@plt+0x18b68>
   29f74:	ldr	r2, [sp, #88]	; 0x58
   29f78:	cmp	r3, r2
   29f7c:	bne	29f30 <fputs@plt+0x18b48>
   29f80:	ldr	r2, [sp, #92]	; 0x5c
   29f84:	cmp	r1, r2
   29f88:	bne	29f30 <fputs@plt+0x18b48>
   29f8c:	add	r9, r4, #52	; 0x34
   29f90:	add	sl, sp, #48	; 0x30
   29f94:	mov	r2, #48	; 0x30
   29f98:	mov	r0, r9
   29f9c:	mov	r1, sl
   29fa0:	bl	11250 <bcmp@plt>
   29fa4:	mov	r1, r0
   29fa8:	mov	r0, #0
   29fac:	cmp	r1, #0
   29fb0:	beq	29f30 <fputs@plt+0x18b48>
   29fb4:	mov	r1, #1
   29fb8:	str	r1, [r8]
   29fbc:	ldm	sl!, {r1, r2, r3, r5, r6, r7}
   29fc0:	stmia	r9!, {r1, r2, r3, r5, r6, r7}
   29fc4:	ldm	sl, {r1, r2, r3, r5, r6, r7}
   29fc8:	stm	r9, {r1, r2, r3, r5, r6, r7}
   29fcc:	movw	r2, #65024	; 0xfe00
   29fd0:	ldrh	r1, [r4, #66]	; 0x42
   29fd4:	movt	r2, #1
   29fd8:	orr	r1, r1, r1, lsl #16
   29fdc:	and	r1, r1, r2
   29fe0:	str	r1, [r4, #36]	; 0x24
   29fe4:	b	29f30 <fputs@plt+0x18b48>
   29fe8:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   29fec:	add	fp, sp, #24
   29ff0:	sub	sp, sp, #8
   29ff4:	ldr	r4, [fp, #8]
   29ff8:	mov	r5, r0
   29ffc:	lsr	r0, r2, #8
   2a000:	strb	r2, [r4, #7]
   2a004:	strb	r0, [r4, #6]
   2a008:	lsr	r0, r2, #16
   2a00c:	strb	r0, [r4, #5]
   2a010:	lsr	r0, r2, #24
   2a014:	strb	r0, [r4, #4]
   2a018:	lsr	r0, r1, #8
   2a01c:	strb	r1, [r4, #3]
   2a020:	strb	r0, [r4, #2]
   2a024:	lsr	r0, r1, #16
   2a028:	strb	r0, [r4, #1]
   2a02c:	lsr	r0, r1, #24
   2a030:	strb	r0, [r4]
   2a034:	add	r0, r4, #8
   2a038:	ldr	r1, [r5, #104]	; 0x68
   2a03c:	cmp	r1, #0
   2a040:	beq	2a054 <fputs@plt+0x18c6c>
   2a044:	vmov.i32	q8, #0	; 0x00000000
   2a048:	vst1.8	{d16-d17}, [r0]
   2a04c:	sub	sp, fp, #24
   2a050:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   2a054:	ldr	r1, [r5, #84]	; 0x54
   2a058:	ldr	r2, [r5, #88]	; 0x58
   2a05c:	add	r7, r5, #76	; 0x4c
   2a060:	mov	r8, r3
   2a064:	mov	r3, r7
   2a068:	str	r2, [r0, #4]
   2a06c:	str	r1, [r0]
   2a070:	mov	r1, r4
   2a074:	mov	r2, #8
   2a078:	ldrb	r0, [r5, #65]	; 0x41
   2a07c:	str	r7, [sp]
   2a080:	clz	r0, r0
   2a084:	lsr	r6, r0, #5
   2a088:	mov	r0, r6
   2a08c:	bl	28cb0 <fputs@plt+0x178c8>
   2a090:	ldr	r2, [r5, #36]	; 0x24
   2a094:	mov	r0, r6
   2a098:	mov	r1, r8
   2a09c:	mov	r3, r7
   2a0a0:	str	r7, [sp]
   2a0a4:	bl	28cb0 <fputs@plt+0x178c8>
   2a0a8:	ldr	r0, [r5, #76]	; 0x4c
   2a0ac:	rev	r0, r0
   2a0b0:	str	r0, [r4, #16]
   2a0b4:	ldr	r0, [r5, #80]	; 0x50
   2a0b8:	rev	r0, r0
   2a0bc:	str	r0, [r4, #20]
   2a0c0:	sub	sp, fp, #24
   2a0c4:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   2a0c8:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   2a0cc:	add	fp, sp, #24
   2a0d0:	sub	sp, sp, #8
   2a0d4:	mov	r4, r2
   2a0d8:	ldrd	r2, [r0, #8]
   2a0dc:	ldr	r5, [fp, #8]
   2a0e0:	ldr	r7, [fp, #12]
   2a0e4:	mov	r6, r0
   2a0e8:	mov	r9, r1
   2a0ec:	subs	r0, r5, r2
   2a0f0:	sbcs	r0, r7, r3
   2a0f4:	bge	2a110 <fputs@plt+0x18d28>
   2a0f8:	asr	r0, r4, #31
   2a0fc:	adds	r1, r4, r5
   2a100:	adc	r0, r0, r7
   2a104:	subs	r1, r1, r2
   2a108:	sbcs	r0, r0, r3
   2a10c:	bge	2a134 <fputs@plt+0x18d4c>
   2a110:	ldr	r0, [r6, #4]
   2a114:	mov	r2, r4
   2a118:	ldr	r1, [r0]
   2a11c:	ldr	r3, [r1, #12]
   2a120:	mov	r1, r9
   2a124:	stm	sp, {r5, r7}
   2a128:	blx	r3
   2a12c:	sub	sp, fp, #24
   2a130:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   2a134:	ldr	r0, [r6, #4]
   2a138:	sub	r8, r2, r5
   2a13c:	mov	r2, r8
   2a140:	ldr	r1, [r0]
   2a144:	ldr	r3, [r1, #12]
   2a148:	mov	r1, r9
   2a14c:	stm	sp, {r5, r7}
   2a150:	blx	r3
   2a154:	cmp	r0, #0
   2a158:	bne	2a12c <fputs@plt+0x18d44>
   2a15c:	ldr	r0, [r6, #4]
   2a160:	ldr	r1, [r6, #16]
   2a164:	ldr	r2, [r0]
   2a168:	and	r1, r1, #19
   2a16c:	ldr	r2, [r2, #20]
   2a170:	blx	r2
   2a174:	asr	r1, r8, #31
   2a178:	adds	r5, r8, r5
   2a17c:	adc	r7, r1, r7
   2a180:	subs	r4, r4, r8
   2a184:	beq	2a12c <fputs@plt+0x18d44>
   2a188:	cmp	r0, #0
   2a18c:	bne	2a12c <fputs@plt+0x18d44>
   2a190:	add	r9, r9, r8
   2a194:	b	2a110 <fputs@plt+0x18d28>
   2a198:	push	{r4, r5, r6, sl, fp, lr}
   2a19c:	add	fp, sp, #16
   2a1a0:	sub	sp, sp, #8
   2a1a4:	mov	r4, r0
   2a1a8:	ldr	r0, [r0, #68]	; 0x44
   2a1ac:	cmp	r0, #0
   2a1b0:	beq	2a1e8 <fputs@plt+0x18e00>
   2a1b4:	add	r6, r0, #33	; 0x21
   2a1b8:	add	r2, sp, #4
   2a1bc:	mov	r0, r4
   2a1c0:	lsr	r5, r6, #12
   2a1c4:	mov	r1, r5
   2a1c8:	bl	29d70 <fputs@plt+0x18988>
   2a1cc:	mov	r1, #0
   2a1d0:	cmp	r0, #0
   2a1d4:	beq	2a1f0 <fputs@plt+0x18e08>
   2a1d8:	mov	r2, #0
   2a1dc:	mov	r0, #0
   2a1e0:	mov	r3, #0
   2a1e4:	b	2a21c <fputs@plt+0x18e34>
   2a1e8:	sub	sp, fp, #16
   2a1ec:	pop	{r4, r5, r6, sl, fp, pc}
   2a1f0:	ldr	r0, [sp, #4]
   2a1f4:	cmp	r5, #0
   2a1f8:	add	r2, r0, #16384	; 0x4000
   2a1fc:	beq	2a20c <fputs@plt+0x18e24>
   2a200:	bfc	r6, #0, #12
   2a204:	sub	r3, r6, #34	; 0x22
   2a208:	b	2a218 <fputs@plt+0x18e30>
   2a20c:	add	r0, r0, #136	; 0x88
   2a210:	mov	r3, #0
   2a214:	str	r0, [sp, #4]
   2a218:	sub	r0, r0, #4
   2a21c:	ldr	r6, [r4, #68]	; 0x44
   2a220:	sub	r3, r6, r3
   2a224:	mov	r6, #0
   2a228:	add	r5, r2, r6
   2a22c:	add	r6, r6, #2
   2a230:	ldrh	r4, [r5]
   2a234:	cmp	r3, r4
   2a238:	strhlt	r1, [r5]
   2a23c:	cmp	r6, #16384	; 0x4000
   2a240:	bne	2a228 <fputs@plt+0x18e40>
   2a244:	add	r0, r0, r3, lsl #2
   2a248:	mov	r1, #0
   2a24c:	add	r0, r0, #4
   2a250:	sub	r2, r2, r0
   2a254:	sub	sp, fp, #16
   2a258:	pop	{r4, r5, r6, sl, fp, lr}
   2a25c:	b	1119c <memset@plt>
   2a260:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   2a264:	add	fp, sp, #24
   2a268:	mov	r8, r2
   2a26c:	mov	r5, r1
   2a270:	mov	r6, r0
   2a274:	mov	r7, #1
   2a278:	mov	r4, #97	; 0x61
   2a27c:	ldr	r0, [r6, #28]
   2a280:	cmp	r0, #6
   2a284:	bhi	2a2b4 <fputs@plt+0x18ecc>
   2a288:	tst	r4, r7, lsl r0
   2a28c:	ldrne	r0, [r6, #16]
   2a290:	cmpne	r0, r5
   2a294:	bls	2a2b4 <fputs@plt+0x18ecc>
   2a298:	mov	r0, r6
   2a29c:	mov	r1, r5
   2a2a0:	mov	r2, r8
   2a2a4:	mov	r3, #1
   2a2a8:	bl	18840 <fputs@plt+0x7458>
   2a2ac:	cmp	r0, #0
   2a2b0:	strne	r0, [r6, #28]
   2a2b4:	ldr	r6, [r6, #44]	; 0x2c
   2a2b8:	cmp	r6, #0
   2a2bc:	bne	2a27c <fputs@plt+0x18e94>
   2a2c0:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   2a2c4:	push	{r4, sl, fp, lr}
   2a2c8:	add	fp, sp, #8
   2a2cc:	mov	r4, r0
   2a2d0:	ldr	r0, [r0, #44]	; 0x2c
   2a2d4:	cmp	r0, #0
   2a2d8:	bne	2a318 <fputs@plt+0x18f30>
   2a2dc:	ldr	r1, [r4, #216]	; 0xd8
   2a2e0:	mov	r0, #0
   2a2e4:	cmp	r1, #0
   2a2e8:	popne	{r4, sl, fp, pc}
   2a2ec:	mov	r0, r4
   2a2f0:	mov	r1, #4
   2a2f4:	bl	2a4e4 <fputs@plt+0x190fc>
   2a2f8:	cmp	r0, #5
   2a2fc:	bne	2a318 <fputs@plt+0x18f30>
   2a300:	ldrd	r2, [r4, #184]	; 0xb8
   2a304:	mov	r0, r3
   2a308:	blx	r2
   2a30c:	cmp	r0, #0
   2a310:	bne	2a2ec <fputs@plt+0x18f04>
   2a314:	mov	r0, #5
   2a318:	pop	{r4, sl, fp, pc}
   2a31c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2a320:	add	fp, sp, #28
   2a324:	sub	sp, sp, #12
   2a328:	mov	sl, r0
   2a32c:	ldr	r0, [r0, #104]	; 0x68
   2a330:	ldr	r8, [sl, #156]	; 0x9c
   2a334:	ldr	r7, [sl, #160]	; 0xa0
   2a338:	ldr	r9, [sl, #208]	; 0xd0
   2a33c:	cmp	r7, r8
   2a340:	movhi	r7, r8
   2a344:	cmp	r0, #1
   2a348:	blt	2a380 <fputs@plt+0x18f98>
   2a34c:	ldr	r2, [sl, #100]	; 0x64
   2a350:	add	r1, sl, #80	; 0x50
   2a354:	mov	r3, #0
   2a358:	add	r2, r2, #8
   2a35c:	ldrd	r4, [r2]
   2a360:	orrs	r6, r4, r5
   2a364:	bne	2a370 <fputs@plt+0x18f88>
   2a368:	ldrd	r4, [r1]
   2a36c:	strd	r4, [r2]
   2a370:	add	r3, r3, #1
   2a374:	add	r2, r2, #48	; 0x30
   2a378:	cmp	r3, r0
   2a37c:	blt	2a35c <fputs@plt+0x18f74>
   2a380:	mov	r4, sl
   2a384:	ldr	r0, [r4, #80]!	; 0x50
   2a388:	ldr	r1, [r4, #4]
   2a38c:	orrs	r2, r0, r1
   2a390:	beq	2a3bc <fputs@plt+0x18fd4>
   2a394:	subs	r0, r0, #1
   2a398:	mov	r2, r8
   2a39c:	mov	r3, #0
   2a3a0:	sbc	r1, r1, #0
   2a3a4:	bl	88a7c <fputs@plt+0x77694>
   2a3a8:	adds	r0, r0, #1
   2a3ac:	umull	r0, r2, r0, r8
   2a3b0:	adc	r1, r1, #0
   2a3b4:	mla	r1, r1, r8, r2
   2a3b8:	b	2a3c4 <fputs@plt+0x18fdc>
   2a3bc:	mov	r0, #0
   2a3c0:	mov	r1, #0
   2a3c4:	vmov.32	d16[0], r0
   2a3c8:	vmov.32	d16[1], r1
   2a3cc:	vorr	d17, d16, d16
   2a3d0:	vst1.64	{d16-d17}, [r4]
   2a3d4:	ldrb	r0, [sl, #7]
   2a3d8:	cmp	r0, #0
   2a3dc:	bne	2a414 <fputs@plt+0x1902c>
   2a3e0:	ldrb	r0, [sl, #5]
   2a3e4:	cmp	r0, #4
   2a3e8:	beq	2a414 <fputs@plt+0x1902c>
   2a3ec:	ldr	r0, [sl, #64]	; 0x40
   2a3f0:	ldr	r1, [r0]
   2a3f4:	ldr	r1, [r1, #48]	; 0x30
   2a3f8:	blx	r1
   2a3fc:	tst	r0, #512	; 0x200
   2a400:	bne	2a414 <fputs@plt+0x1902c>
   2a404:	mov	r0, #0
   2a408:	str	r0, [r9, #4]
   2a40c:	str	r0, [r9]
   2a410:	b	2a430 <fputs@plt+0x19048>
   2a414:	movw	r0, #41248	; 0xa120
   2a418:	movt	r0, #55139	; 0xd763
   2a41c:	str	r0, [r9, #4]
   2a420:	movw	r0, #54745	; 0xd5d9
   2a424:	movt	r0, #63749	; 0xf905
   2a428:	str	r0, [r9]
   2a42c:	mvn	r0, #0
   2a430:	str	r0, [r9, #8]
   2a434:	add	r1, sl, #52	; 0x34
   2a438:	mov	r0, #4
   2a43c:	bl	15ed8 <fputs@plt+0x4af0>
   2a440:	ldr	r0, [sl, #52]	; 0x34
   2a444:	sub	r2, r7, #28
   2a448:	mov	r1, #0
   2a44c:	rev	r0, r0
   2a450:	str	r0, [r9, #12]
   2a454:	ldr	r0, [sl, #32]
   2a458:	rev	r0, r0
   2a45c:	str	r0, [r9, #16]
   2a460:	ldr	r0, [sl, #156]	; 0x9c
   2a464:	rev	r0, r0
   2a468:	str	r0, [r9, #20]
   2a46c:	ldr	r0, [sl, #160]	; 0xa0
   2a470:	rev	r0, r0
   2a474:	str	r0, [r9, #24]
   2a478:	add	r0, r9, #28
   2a47c:	bl	1119c <memset@plt>
   2a480:	rsb	r6, r7, #0
   2a484:	ldr	r0, [sl, #156]	; 0x9c
   2a488:	add	r6, r6, r7
   2a48c:	cmp	r6, r0
   2a490:	bcs	2a4d8 <fputs@plt+0x190f0>
   2a494:	ldr	r0, [sl, #68]	; 0x44
   2a498:	ldr	r2, [r4]
   2a49c:	ldr	r1, [r0]
   2a4a0:	ldr	r3, [r1, #12]
   2a4a4:	ldr	r1, [r4, #4]
   2a4a8:	str	r2, [sp]
   2a4ac:	mov	r2, r7
   2a4b0:	str	r1, [sp, #4]
   2a4b4:	mov	r1, r9
   2a4b8:	blx	r3
   2a4bc:	ldrd	r2, [r4]
   2a4c0:	adds	r2, r2, r7
   2a4c4:	adc	r3, r3, #0
   2a4c8:	cmp	r0, #0
   2a4cc:	strd	r2, [r4]
   2a4d0:	beq	2a484 <fputs@plt+0x1909c>
   2a4d4:	b	2a4dc <fputs@plt+0x190f4>
   2a4d8:	mov	r0, #0
   2a4dc:	sub	sp, fp, #28
   2a4e0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2a4e4:	push	{r4, r5, fp, lr}
   2a4e8:	add	fp, sp, #8
   2a4ec:	mov	r5, r0
   2a4f0:	ldrb	r0, [r0, #18]
   2a4f4:	mov	r4, r1
   2a4f8:	cmp	r0, #5
   2a4fc:	beq	2a508 <fputs@plt+0x19120>
   2a500:	cmp	r0, r4
   2a504:	bge	2a54c <fputs@plt+0x19164>
   2a508:	ldrb	r1, [r5, #14]
   2a50c:	cmp	r1, #0
   2a510:	bne	2a534 <fputs@plt+0x1914c>
   2a514:	ldr	r0, [r5, #64]	; 0x40
   2a518:	ldr	r1, [r0]
   2a51c:	ldr	r2, [r1, #28]
   2a520:	mov	r1, r4
   2a524:	blx	r2
   2a528:	cmp	r0, #0
   2a52c:	popne	{r4, r5, fp, pc}
   2a530:	ldrb	r0, [r5, #18]
   2a534:	cmp	r4, #4
   2a538:	beq	2a548 <fputs@plt+0x19160>
   2a53c:	cmp	r0, #5
   2a540:	strbne	r4, [r5, #18]
   2a544:	b	2a54c <fputs@plt+0x19164>
   2a548:	strb	r4, [r5, #18]
   2a54c:	mov	r0, #0
   2a550:	pop	{r4, r5, fp, pc}
   2a554:	ldr	ip, [r0, #28]
   2a558:	tst	r1, #1
   2a55c:	beq	2a5e0 <fputs@plt+0x191f8>
   2a560:	ldr	r2, [ip, #8]
   2a564:	cmp	r2, r0
   2a568:	bne	2a588 <fputs@plt+0x191a0>
   2a56c:	mov	r2, r0
   2a570:	ldr	r2, [r2, #36]	; 0x24
   2a574:	cmp	r2, #0
   2a578:	ldrbne	r3, [r2, #24]
   2a57c:	tstne	r3, #8
   2a580:	bne	2a570 <fputs@plt+0x19188>
   2a584:	str	r2, [ip, #8]
   2a588:	ldr	r3, [r0, #32]
   2a58c:	ldr	r2, [r0, #36]	; 0x24
   2a590:	cmp	r3, #0
   2a594:	beq	2a5a4 <fputs@plt+0x191bc>
   2a598:	str	r2, [r3, #36]	; 0x24
   2a59c:	ldr	r2, [r0, #36]	; 0x24
   2a5a0:	b	2a5a8 <fputs@plt+0x191c0>
   2a5a4:	str	r2, [ip, #4]
   2a5a8:	cmp	r2, #0
   2a5ac:	beq	2a5b8 <fputs@plt+0x191d0>
   2a5b0:	str	r3, [r2, #32]
   2a5b4:	b	2a5d4 <fputs@plt+0x191ec>
   2a5b8:	cmp	r3, #0
   2a5bc:	str	r3, [ip]
   2a5c0:	bne	2a5d4 <fputs@plt+0x191ec>
   2a5c4:	ldrb	r2, [ip, #32]
   2a5c8:	cmp	r2, #0
   2a5cc:	movne	r2, #2
   2a5d0:	strbne	r2, [ip, #33]	; 0x21
   2a5d4:	mov	r2, #0
   2a5d8:	str	r2, [r0, #32]
   2a5dc:	str	r2, [r0, #36]	; 0x24
   2a5e0:	tst	r1, #2
   2a5e4:	bxeq	lr
   2a5e8:	ldr	r1, [ip]
   2a5ec:	cmp	r1, #0
   2a5f0:	str	r1, [r0, #32]
   2a5f4:	beq	2a600 <fputs@plt+0x19218>
   2a5f8:	str	r0, [r1, #36]	; 0x24
   2a5fc:	b	2a614 <fputs@plt+0x1922c>
   2a600:	str	r0, [ip, #4]
   2a604:	ldrb	r1, [ip, #32]
   2a608:	cmp	r1, #0
   2a60c:	movne	r1, #1
   2a610:	strbne	r1, [ip, #33]	; 0x21
   2a614:	str	r0, [ip]
   2a618:	ldr	r1, [ip, #8]
   2a61c:	cmp	r1, #0
   2a620:	beq	2a628 <fputs@plt+0x19240>
   2a624:	bx	lr
   2a628:	ldrb	r1, [r0, #24]
   2a62c:	tst	r1, #8
   2a630:	streq	r0, [ip, #8]
   2a634:	bx	lr
   2a638:	push	{r4, sl, fp, lr}
   2a63c:	add	fp, sp, #8
   2a640:	cmp	r0, #0
   2a644:	popeq	{r4, sl, fp, pc}
   2a648:	mov	r4, r0
   2a64c:	movw	r0, #35208	; 0x8988
   2a650:	movt	r0, #10
   2a654:	ldr	r1, [r0, #76]	; 0x4c
   2a658:	cmp	r1, r4
   2a65c:	bhi	2a6b0 <fputs@plt+0x192c8>
   2a660:	ldr	r1, [r0, #80]	; 0x50
   2a664:	cmp	r1, r4
   2a668:	bls	2a6b0 <fputs@plt+0x192c8>
   2a66c:	movw	r1, #34712	; 0x8798
   2a670:	mov	r3, #0
   2a674:	movt	r1, #10
   2a678:	ldr	r2, [r1, #4]
   2a67c:	sub	r2, r2, #1
   2a680:	str	r2, [r1, #4]
   2a684:	ldr	r1, [r0, #88]	; 0x58
   2a688:	str	r1, [r4]
   2a68c:	str	r4, [r0, #88]	; 0x58
   2a690:	ldr	r2, [r0, #92]	; 0x5c
   2a694:	ldr	r1, [r0, #72]	; 0x48
   2a698:	add	r2, r2, #1
   2a69c:	cmp	r2, r1
   2a6a0:	str	r2, [r0, #92]	; 0x5c
   2a6a4:	movwlt	r3, #1
   2a6a8:	str	r3, [r0, #96]	; 0x60
   2a6ac:	pop	{r4, sl, fp, pc}
   2a6b0:	movw	r0, #16696	; 0x4138
   2a6b4:	movt	r0, #10
   2a6b8:	ldr	r1, [r0, #52]	; 0x34
   2a6bc:	mov	r0, r4
   2a6c0:	blx	r1
   2a6c4:	movw	r1, #34712	; 0x8798
   2a6c8:	movt	r1, #10
   2a6cc:	ldr	r2, [r1, #8]
   2a6d0:	sub	r0, r2, r0
   2a6d4:	str	r0, [r1, #8]
   2a6d8:	mov	r0, r4
   2a6dc:	pop	{r4, sl, fp, lr}
   2a6e0:	b	144bc <fputs@plt+0x30d4>
   2a6e4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2a6e8:	add	fp, sp, #28
   2a6ec:	sub	sp, sp, #20
   2a6f0:	mov	r4, r0
   2a6f4:	ldrb	r0, [r0]
   2a6f8:	mov	r5, #0
   2a6fc:	cmp	r0, #0
   2a700:	bne	2a7e0 <fputs@plt+0x193f8>
   2a704:	ldrb	r7, [r4, #5]
   2a708:	ldr	r9, [r4, #56]	; 0x38
   2a70c:	ldr	sl, [r4, #52]	; 0x34
   2a710:	mov	r0, r4
   2a714:	ldrb	r1, [r9, r7]
   2a718:	bl	2a9b8 <fputs@plt+0x195d0>
   2a71c:	cmp	r0, #0
   2a720:	beq	2a738 <fputs@plt+0x19350>
   2a724:	movw	r0, #62189	; 0xf2ed
   2a728:	movw	r1, #62796	; 0xf54c
   2a72c:	movw	r2, #63094	; 0xf676
   2a730:	movw	r3, #57553	; 0xe0d1
   2a734:	b	2a7c0 <fputs@plt+0x193d8>
   2a738:	ldr	r3, [sl, #32]
   2a73c:	mov	r0, #0
   2a740:	strb	r0, [r4, #1]
   2a744:	sub	r0, r3, #1
   2a748:	strh	r0, [r4, #20]
   2a74c:	ldrb	r0, [r4, #6]
   2a750:	ldr	lr, [sl, #36]	; 0x24
   2a754:	add	ip, r7, r0
   2a758:	add	r2, r9, r0
   2a75c:	add	r6, r9, lr
   2a760:	add	r7, r7, r9
   2a764:	add	r1, ip, #8
   2a768:	add	r0, r9, r1
   2a76c:	strh	r1, [r4, #14]
   2a770:	str	r6, [r4, #60]	; 0x3c
   2a774:	str	r0, [r4, #64]	; 0x40
   2a778:	str	r2, [r4, #68]	; 0x44
   2a77c:	ldrh	r0, [r7, #3]
   2a780:	ldrb	r5, [r7, #5]
   2a784:	ldrb	r6, [r7, #6]
   2a788:	rev16	r2, r0
   2a78c:	strh	r2, [r4, #18]
   2a790:	rev	r2, r0
   2a794:	sub	r0, r3, #8
   2a798:	movw	r3, #43691	; 0xaaab
   2a79c:	movt	r3, #43690	; 0xaaaa
   2a7a0:	umull	r0, r3, r0, r3
   2a7a4:	lsr	r0, r3, #2
   2a7a8:	cmp	r0, r2, lsr #16
   2a7ac:	bcs	2a7ec <fputs@plt+0x19404>
   2a7b0:	movw	r0, #62189	; 0xf2ed
   2a7b4:	movw	r1, #62796	; 0xf54c
   2a7b8:	movw	r2, #63094	; 0xf676
   2a7bc:	movw	r3, #57571	; 0xe0e3
   2a7c0:	mov	r5, #11
   2a7c4:	movt	r0, #8
   2a7c8:	movt	r1, #8
   2a7cc:	movt	r2, #8
   2a7d0:	add	r0, r0, #20
   2a7d4:	str	r0, [sp]
   2a7d8:	mov	r0, #11
   2a7dc:	bl	15e38 <fputs@plt+0x4a50>
   2a7e0:	mov	r0, r5
   2a7e4:	sub	sp, fp, #28
   2a7e8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2a7ec:	ldr	r0, [sl, #4]
   2a7f0:	lsr	r2, r2, #16
   2a7f4:	str	r6, [sp, #4]
   2a7f8:	sub	r6, lr, #4
   2a7fc:	str	r5, [sp, #8]
   2a800:	add	r8, r1, r2, lsl #1
   2a804:	ldrb	r0, [r0, #27]
   2a808:	tst	r0, #16
   2a80c:	beq	2a8a0 <fputs@plt+0x194b8>
   2a810:	ldrb	r1, [r4, #4]
   2a814:	cmp	r1, #0
   2a818:	subeq	r6, lr, #5
   2a81c:	cmp	r2, #0
   2a820:	beq	2a898 <fputs@plt+0x194b0>
   2a824:	add	r0, r9, ip
   2a828:	str	r8, [sp, #16]
   2a82c:	mov	r8, #0
   2a830:	str	r0, [sp, #12]
   2a834:	ldr	r0, [sp, #12]
   2a838:	add	r0, r0, r8, lsl #1
   2a83c:	ldrb	r1, [r0, #8]
   2a840:	ldrb	r0, [r0, #9]
   2a844:	orr	sl, r0, r1, lsl #8
   2a848:	ldr	r0, [sp, #16]
   2a84c:	cmp	sl, r0
   2a850:	bcc	2a990 <fputs@plt+0x195a8>
   2a854:	cmp	sl, r6
   2a858:	bgt	2a990 <fputs@plt+0x195a8>
   2a85c:	ldr	r2, [r4, #76]	; 0x4c
   2a860:	add	r1, r9, sl
   2a864:	mov	r0, r4
   2a868:	mov	r5, lr
   2a86c:	blx	r2
   2a870:	add	r0, sl, r0
   2a874:	cmp	r0, r5
   2a878:	bgt	2a9a4 <fputs@plt+0x195bc>
   2a87c:	ldrh	r0, [r4, #18]
   2a880:	add	r8, r8, #1
   2a884:	mov	lr, r5
   2a888:	cmp	r8, r0
   2a88c:	bcc	2a834 <fputs@plt+0x1944c>
   2a890:	ldrb	r1, [r4, #4]
   2a894:	ldr	r8, [sp, #16]
   2a898:	cmp	r1, #0
   2a89c:	addeq	r6, r6, #1
   2a8a0:	ldr	r0, [sp, #8]
   2a8a4:	ldr	r1, [sp, #4]
   2a8a8:	mov	ip, #0
   2a8ac:	orr	r0, r1, r0, lsl #8
   2a8b0:	mov	r1, #1
   2a8b4:	sub	r0, r0, #1
   2a8b8:	uxtah	r0, r1, r0
   2a8bc:	ldrb	r1, [r7, #7]
   2a8c0:	add	r0, r0, r1
   2a8c4:	ldrh	r1, [r7, #1]
   2a8c8:	rev	r2, r1
   2a8cc:	cmp	ip, r2, lsr #16
   2a8d0:	beq	2a934 <fputs@plt+0x1954c>
   2a8d4:	lsr	r2, r2, #16
   2a8d8:	uxth	r3, r2
   2a8dc:	cmp	r8, r3
   2a8e0:	bhi	2a97c <fputs@plt+0x19594>
   2a8e4:	cmp	r6, r3
   2a8e8:	blt	2a97c <fputs@plt+0x19594>
   2a8ec:	mov	r5, r9
   2a8f0:	ldrh	r2, [r5, r3]!
   2a8f4:	ldrh	r7, [r5, #2]
   2a8f8:	rev	r1, r2
   2a8fc:	cmp	ip, r1, lsr #16
   2a900:	lsr	r2, r1, #16
   2a904:	rev16	r7, r7
   2a908:	beq	2a91c <fputs@plt+0x19534>
   2a90c:	add	r1, r3, r7
   2a910:	add	r1, r1, #3
   2a914:	cmp	r1, r2
   2a918:	bcs	2a950 <fputs@plt+0x19568>
   2a91c:	add	r1, r7, r3
   2a920:	cmp	r1, lr
   2a924:	bgt	2a950 <fputs@plt+0x19568>
   2a928:	add	r0, r0, r7
   2a92c:	cmp	r2, #0
   2a930:	bne	2a8d8 <fputs@plt+0x194f0>
   2a934:	cmp	r0, lr
   2a938:	ble	2a964 <fputs@plt+0x1957c>
   2a93c:	movw	r0, #62189	; 0xf2ed
   2a940:	movw	r1, #62796	; 0xf54c
   2a944:	movw	r2, #63094	; 0xf676
   2a948:	movw	r3, #57645	; 0xe12d
   2a94c:	b	2a7c0 <fputs@plt+0x193d8>
   2a950:	movw	r0, #62189	; 0xf2ed
   2a954:	movw	r1, #62796	; 0xf54c
   2a958:	movw	r2, #63094	; 0xf676
   2a95c:	movw	r3, #57631	; 0xe11f
   2a960:	b	2a7c0 <fputs@plt+0x193d8>
   2a964:	mov	r1, #1
   2a968:	mov	r5, #0
   2a96c:	sub	r0, r0, r8
   2a970:	strb	r1, [r4]
   2a974:	strh	r0, [r4, #16]
   2a978:	b	2a7e0 <fputs@plt+0x193f8>
   2a97c:	movw	r0, #62189	; 0xf2ed
   2a980:	movw	r1, #62796	; 0xf54c
   2a984:	movw	r2, #63094	; 0xf676
   2a988:	movw	r3, #57624	; 0xe118
   2a98c:	b	2a7c0 <fputs@plt+0x193d8>
   2a990:	movw	r0, #62189	; 0xf2ed
   2a994:	movw	r1, #62796	; 0xf54c
   2a998:	movw	r2, #63094	; 0xf676
   2a99c:	movw	r3, #57599	; 0xe0ff
   2a9a0:	b	2a7c0 <fputs@plt+0x193d8>
   2a9a4:	movw	r0, #62189	; 0xf2ed
   2a9a8:	movw	r1, #62796	; 0xf54c
   2a9ac:	movw	r2, #63094	; 0xf676
   2a9b0:	movw	r3, #57604	; 0xe104
   2a9b4:	b	2a7c0 <fputs@plt+0x193d8>
   2a9b8:	push	{r4, sl, fp, lr}
   2a9bc:	add	fp, sp, #8
   2a9c0:	sub	sp, sp, #8
   2a9c4:	movw	r2, #43712	; 0xaac0
   2a9c8:	mov	r3, #4
   2a9cc:	movt	r2, #2
   2a9d0:	str	r2, [r0, #76]	; 0x4c
   2a9d4:	lsr	r2, r1, #3
   2a9d8:	sub	r3, r3, r2, lsl #2
   2a9dc:	strb	r2, [r0, #4]
   2a9e0:	strb	r3, [r0, #6]
   2a9e4:	bic	r3, r1, #8
   2a9e8:	ldr	r1, [r0, #52]	; 0x34
   2a9ec:	cmp	r3, #2
   2a9f0:	beq	2aa1c <fputs@plt+0x19634>
   2a9f4:	cmp	r3, #5
   2a9f8:	bne	2aa40 <fputs@plt+0x19658>
   2a9fc:	mov	r3, #1
   2aa00:	tst	r2, #255	; 0xff
   2aa04:	strb	r3, [r0, #2]
   2aa08:	beq	2aa74 <fputs@plt+0x1968c>
   2aa0c:	movw	r2, #43940	; 0xaba4
   2aa10:	strb	r3, [r0, #3]
   2aa14:	movt	r2, #2
   2aa18:	b	2aa90 <fputs@plt+0x196a8>
   2aa1c:	movw	r2, #44288	; 0xad00
   2aa20:	movt	r2, #2
   2aa24:	str	r2, [r0, #80]	; 0x50
   2aa28:	mov	r2, #0
   2aa2c:	strh	r2, [r0, #2]
   2aa30:	ldrh	r2, [r1, #24]
   2aa34:	strh	r2, [r0, #10]
   2aa38:	add	r2, r1, #26
   2aa3c:	b	2aaa0 <fputs@plt+0x196b8>
   2aa40:	movw	r0, #62189	; 0xf2ed
   2aa44:	movw	r1, #62796	; 0xf54c
   2aa48:	movw	r2, #63094	; 0xf676
   2aa4c:	movw	r3, #57511	; 0xe0a7
   2aa50:	mov	r4, #11
   2aa54:	movt	r0, #8
   2aa58:	movt	r1, #8
   2aa5c:	movt	r2, #8
   2aa60:	add	r0, r0, #20
   2aa64:	str	r0, [sp]
   2aa68:	mov	r0, #11
   2aa6c:	bl	15e38 <fputs@plt+0x4a50>
   2aa70:	b	2aab4 <fputs@plt+0x196cc>
   2aa74:	movw	r2, #44196	; 0xaca4
   2aa78:	movt	r2, #2
   2aa7c:	str	r2, [r0, #76]	; 0x4c
   2aa80:	mov	r2, #0
   2aa84:	strb	r2, [r0, #3]
   2aa88:	movw	r2, #44236	; 0xaccc
   2aa8c:	movt	r2, #2
   2aa90:	str	r2, [r0, #80]	; 0x50
   2aa94:	ldrh	r2, [r1, #28]
   2aa98:	strh	r2, [r0, #10]
   2aa9c:	add	r2, r1, #30
   2aaa0:	ldrh	r2, [r2]
   2aaa4:	mov	r4, #0
   2aaa8:	strh	r2, [r0, #12]
   2aaac:	ldrb	r1, [r1, #21]
   2aab0:	strb	r1, [r0, #7]
   2aab4:	mov	r0, r4
   2aab8:	sub	sp, fp, #8
   2aabc:	pop	{r4, sl, fp, pc}
   2aac0:	push	{r4, sl, fp, lr}
   2aac4:	add	fp, sp, #8
   2aac8:	ldrb	r2, [r0, #6]
   2aacc:	mov	ip, r1
   2aad0:	ldrsb	r3, [ip, r2]!
   2aad4:	uxtb	lr, r3
   2aad8:	cmn	r3, #1
   2aadc:	bgt	2ab10 <fputs@plt+0x19728>
   2aae0:	and	lr, lr, #127	; 0x7f
   2aae4:	mov	r3, #0
   2aae8:	add	r2, ip, r3
   2aaec:	add	r3, r3, #1
   2aaf0:	ldrsb	r2, [r2, #1]
   2aaf4:	and	r4, r2, #127	; 0x7f
   2aaf8:	cmn	r2, #1
   2aafc:	orr	lr, r4, lr, lsl #7
   2ab00:	bgt	2ab0c <fputs@plt+0x19724>
   2ab04:	cmp	r3, #8
   2ab08:	bcc	2aae8 <fputs@plt+0x19700>
   2ab0c:	add	ip, ip, r3
   2ab10:	ldrb	r2, [r0, #2]
   2ab14:	cmp	r2, #0
   2ab18:	beq	2ab44 <fputs@plt+0x1975c>
   2ab1c:	mov	r3, #1
   2ab20:	add	r2, ip, r3
   2ab24:	add	r3, r3, #1
   2ab28:	ldrsb	r2, [r2]
   2ab2c:	cmn	r2, #1
   2ab30:	bgt	2ab3c <fputs@plt+0x19754>
   2ab34:	cmp	r3, #10
   2ab38:	bcc	2ab20 <fputs@plt+0x19738>
   2ab3c:	add	ip, ip, r3
   2ab40:	b	2ab48 <fputs@plt+0x19760>
   2ab44:	add	ip, ip, #1
   2ab48:	ldrh	r3, [r0, #10]
   2ab4c:	cmp	lr, r3
   2ab50:	bls	2ab8c <fputs@plt+0x197a4>
   2ab54:	ldrh	r2, [r0, #12]
   2ab58:	ldr	r0, [r0, #52]	; 0x34
   2ab5c:	sub	r1, ip, r1
   2ab60:	ldr	r0, [r0, #36]	; 0x24
   2ab64:	sub	lr, lr, r2
   2ab68:	sub	r0, r0, #4
   2ab6c:	udiv	r4, lr, r0
   2ab70:	mls	r0, r4, r0, lr
   2ab74:	add	r0, r0, r2
   2ab78:	cmp	r0, r3
   2ab7c:	movhi	r0, r2
   2ab80:	uxtah	r0, r0, r1
   2ab84:	add	r0, r0, #4
   2ab88:	b	2ab9c <fputs@plt+0x197b4>
   2ab8c:	sub	r0, ip, r1
   2ab90:	add	r0, r0, lr
   2ab94:	cmp	r0, #4
   2ab98:	movls	r0, #4
   2ab9c:	uxth	r0, r0
   2aba0:	pop	{r4, sl, fp, pc}
   2aba4:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   2aba8:	add	fp, sp, #24
   2abac:	ldrsb	r6, [r1]
   2abb0:	mov	lr, r1
   2abb4:	uxtb	r3, r6
   2abb8:	cmn	r6, #1
   2abbc:	bgt	2abf0 <fputs@plt+0x19808>
   2abc0:	and	r3, r3, #127	; 0x7f
   2abc4:	mov	r6, #0
   2abc8:	add	r5, r1, r6
   2abcc:	add	r6, r6, #1
   2abd0:	ldrsb	r5, [r5, #1]
   2abd4:	and	r4, r5, #127	; 0x7f
   2abd8:	cmn	r5, #1
   2abdc:	orr	r3, r4, r3, lsl #7
   2abe0:	bgt	2abec <fputs@plt+0x19804>
   2abe4:	cmp	r6, #8
   2abe8:	bcc	2abc8 <fputs@plt+0x197e0>
   2abec:	add	lr, r1, r6
   2abf0:	mov	r5, lr
   2abf4:	mov	r4, #0
   2abf8:	ldrb	ip, [r5, #1]!
   2abfc:	sxtb	r6, ip
   2ac00:	cmn	r6, #1
   2ac04:	bgt	2ac60 <fputs@plt+0x19878>
   2ac08:	and	ip, r6, #127	; 0x7f
   2ac0c:	add	r8, lr, #2
   2ac10:	mov	r5, #0
   2ac14:	mov	r4, #0
   2ac18:	ldrsb	r7, [r8, -r5]
   2ac1c:	lsl	r4, r4, #7
   2ac20:	orr	r4, r4, ip, lsr #25
   2ac24:	and	r6, r7, #127	; 0x7f
   2ac28:	cmn	r7, #1
   2ac2c:	orr	ip, r6, ip, lsl #7
   2ac30:	bgt	2ac58 <fputs@plt+0x19870>
   2ac34:	sub	r5, r5, #1
   2ac38:	cmn	r5, #7
   2ac3c:	bne	2ac18 <fputs@plt+0x19830>
   2ac40:	ldrb	r5, [lr, #9]!
   2ac44:	lsl	r4, r4, #8
   2ac48:	orr	r4, r4, ip, lsr #24
   2ac4c:	orr	ip, r5, ip, lsl #8
   2ac50:	mov	r5, lr
   2ac54:	b	2ac60 <fputs@plt+0x19878>
   2ac58:	sub	r7, lr, r5
   2ac5c:	add	r5, r7, #2
   2ac60:	add	r6, r5, #1
   2ac64:	str	ip, [r2]
   2ac68:	stmib	r2, {r4, r6}
   2ac6c:	str	r3, [r2, #12]
   2ac70:	ldrh	r7, [r0, #10]
   2ac74:	cmp	r3, r7
   2ac78:	bls	2ac84 <fputs@plt+0x1989c>
   2ac7c:	pop	{r4, r5, r6, r7, r8, sl, fp, lr}
   2ac80:	b	2ad9c <fputs@plt+0x199b4>
   2ac84:	sub	r0, r6, r1
   2ac88:	movw	r1, #65532	; 0xfffc
   2ac8c:	strh	r3, [r2, #16]
   2ac90:	add	r0, r0, r3
   2ac94:	tst	r0, r1
   2ac98:	movweq	r0, #4
   2ac9c:	strh	r0, [r2, #18]
   2aca0:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   2aca4:	mov	r0, #4
   2aca8:	add	r2, r1, r0
   2acac:	add	r0, r0, #1
   2acb0:	ldrsb	r2, [r2]
   2acb4:	cmn	r2, #1
   2acb8:	bgt	2acc4 <fputs@plt+0x198dc>
   2acbc:	cmp	r0, #13
   2acc0:	bcc	2aca8 <fputs@plt+0x198c0>
   2acc4:	uxth	r0, r0
   2acc8:	bx	lr
   2accc:	push	{r4, sl, fp, lr}
   2acd0:	add	fp, sp, #8
   2acd4:	add	r0, r1, #4
   2acd8:	mov	r1, r2
   2acdc:	mov	r4, r2
   2ace0:	bl	2adf0 <fputs@plt+0x19a08>
   2ace4:	mov	r1, #0
   2ace8:	add	r0, r0, #4
   2acec:	strh	r1, [r4, #16]
   2acf0:	str	r1, [r4, #8]
   2acf4:	str	r1, [r4, #12]
   2acf8:	strh	r0, [r4, #18]
   2acfc:	pop	{r4, sl, fp, pc}
   2ad00:	push	{r4, r5, fp, lr}
   2ad04:	add	fp, sp, #8
   2ad08:	ldrb	r3, [r0, #6]
   2ad0c:	mov	ip, r1
   2ad10:	ldrsb	r3, [ip, r3]!	; <UNPREDICTABLE>
   2ad14:	uxtb	lr, r3
   2ad18:	cmn	r3, #1
   2ad1c:	bgt	2ad50 <fputs@plt+0x19968>
   2ad20:	and	lr, lr, #127	; 0x7f
   2ad24:	mov	r3, #0
   2ad28:	add	r4, ip, r3
   2ad2c:	add	r3, r3, #1
   2ad30:	ldrsb	r4, [r4, #1]
   2ad34:	and	r5, r4, #127	; 0x7f
   2ad38:	cmn	r4, #1
   2ad3c:	orr	lr, r5, lr, lsl #7
   2ad40:	bgt	2ad4c <fputs@plt+0x19964>
   2ad44:	cmp	r3, #8
   2ad48:	bcc	2ad28 <fputs@plt+0x19940>
   2ad4c:	add	ip, ip, r3
   2ad50:	mov	r4, #0
   2ad54:	add	r3, ip, #1
   2ad58:	str	lr, [r2]
   2ad5c:	str	r4, [r2, #4]
   2ad60:	str	r3, [r2, #8]
   2ad64:	str	lr, [r2, #12]
   2ad68:	ldrh	r5, [r0, #10]
   2ad6c:	cmp	lr, r5
   2ad70:	bls	2ad7c <fputs@plt+0x19994>
   2ad74:	pop	{r4, r5, fp, lr}
   2ad78:	b	2ad9c <fputs@plt+0x199b4>
   2ad7c:	sub	r0, r3, r1
   2ad80:	movw	r1, #65532	; 0xfffc
   2ad84:	strh	lr, [r2, #16]
   2ad88:	add	r0, r0, lr
   2ad8c:	tst	r0, r1
   2ad90:	movweq	r0, #4
   2ad94:	strh	r0, [r2, #18]
   2ad98:	pop	{r4, r5, fp, pc}
   2ad9c:	push	{r4, r5, r6, r8, fp, lr}
   2ada0:	add	fp, sp, #16
   2ada4:	ldr	r4, [r0, #52]	; 0x34
   2ada8:	ldrh	r3, [r0, #12]
   2adac:	ldr	r5, [r2, #12]
   2adb0:	ldrh	r0, [r0, #10]
   2adb4:	ldr	r8, [r2, #8]
   2adb8:	ldr	r4, [r4, #36]	; 0x24
   2adbc:	sub	r5, r5, r3
   2adc0:	sub	r4, r4, #4
   2adc4:	udiv	r6, r5, r4
   2adc8:	mls	r6, r6, r4, r5
   2adcc:	add	r6, r6, r3
   2add0:	cmp	r6, r0
   2add4:	movgt	r6, r3
   2add8:	add	r0, r8, r6
   2addc:	strh	r6, [r2, #16]
   2ade0:	sub	r0, r0, r1
   2ade4:	add	r0, r0, #4
   2ade8:	strh	r0, [r2, #18]
   2adec:	pop	{r4, r5, r6, r8, fp, pc}
   2adf0:	push	{r4, r5, fp, lr}
   2adf4:	add	fp, sp, #8
   2adf8:	ldrb	r2, [r0]
   2adfc:	tst	r2, #128	; 0x80
   2ae00:	bne	2ae10 <fputs@plt+0x19a28>
   2ae04:	mov	r3, #0
   2ae08:	mov	r0, #1
   2ae0c:	b	2af60 <fputs@plt+0x19b78>
   2ae10:	ldrb	r3, [r0, #1]
   2ae14:	tst	r3, #128	; 0x80
   2ae18:	bne	2ae30 <fputs@plt+0x19a48>
   2ae1c:	and	r0, r2, #127	; 0x7f
   2ae20:	orr	r2, r3, r0, lsl #7
   2ae24:	mov	r3, #0
   2ae28:	mov	r0, #2
   2ae2c:	b	2af60 <fputs@plt+0x19b78>
   2ae30:	ldrb	r4, [r0, #2]
   2ae34:	movw	r5, #49279	; 0xc07f
   2ae38:	movt	r5, #31
   2ae3c:	orr	r2, r4, r2, lsl #14
   2ae40:	tst	r4, #128	; 0x80
   2ae44:	and	ip, r2, r5
   2ae48:	bne	2ae60 <fputs@plt+0x19a78>
   2ae4c:	and	r0, r3, #127	; 0x7f
   2ae50:	mov	r3, #0
   2ae54:	orr	r2, ip, r0, lsl #7
   2ae58:	mov	r0, #3
   2ae5c:	b	2af60 <fputs@plt+0x19b78>
   2ae60:	ldrb	r2, [r0, #3]
   2ae64:	orr	r3, r2, r3, lsl #14
   2ae68:	tst	r2, #128	; 0x80
   2ae6c:	and	r3, r3, r5
   2ae70:	bne	2ae84 <fputs@plt+0x19a9c>
   2ae74:	orr	r2, r3, ip, lsl #7
   2ae78:	mov	r3, #0
   2ae7c:	mov	r0, #4
   2ae80:	b	2af60 <fputs@plt+0x19b78>
   2ae84:	ldrb	lr, [r0, #4]
   2ae88:	orr	r4, lr, ip, lsl #14
   2ae8c:	tst	lr, #128	; 0x80
   2ae90:	bne	2aea4 <fputs@plt+0x19abc>
   2ae94:	orr	r2, r4, r3, lsl #7
   2ae98:	lsr	r3, ip, #18
   2ae9c:	mov	r0, #5
   2aea0:	b	2af60 <fputs@plt+0x19b78>
   2aea4:	ldrb	r2, [r0, #5]
   2aea8:	orr	ip, r3, ip, lsl #7
   2aeac:	orr	r3, r2, r3, lsl #14
   2aeb0:	tst	r2, #128	; 0x80
   2aeb4:	bne	2aed4 <fputs@plt+0x19aec>
   2aeb8:	movw	r0, #16256	; 0x3f80
   2aebc:	movt	r0, #4064	; 0xfe0
   2aec0:	and	r0, r0, r4, lsl #7
   2aec4:	orr	r2, r3, r0
   2aec8:	lsr	r3, ip, #18
   2aecc:	mov	r0, #6
   2aed0:	b	2af60 <fputs@plt+0x19b78>
   2aed4:	ldrb	r2, [r0, #6]
   2aed8:	orr	r4, r2, r4, lsl #14
   2aedc:	tst	r2, #128	; 0x80
   2aee0:	bne	2af0c <fputs@plt+0x19b24>
   2aee4:	movw	r0, #16256	; 0x3f80
   2aee8:	movw	r2, #49279	; 0xc07f
   2aeec:	movt	r0, #4064	; 0xfe0
   2aef0:	movt	r2, #61471	; 0xf01f
   2aef4:	and	r0, r0, r3, lsl #7
   2aef8:	and	r2, r4, r2
   2aefc:	lsr	r3, ip, #11
   2af00:	orr	r2, r2, r0
   2af04:	mov	r0, #7
   2af08:	b	2af60 <fputs@plt+0x19b78>
   2af0c:	and	r2, r4, r5
   2af10:	ldrb	r5, [r0, #7]
   2af14:	orr	r4, r5, r3, lsl #14
   2af18:	tst	r5, #128	; 0x80
   2af1c:	bne	2af3c <fputs@plt+0x19b54>
   2af20:	movw	r0, #49279	; 0xc07f
   2af24:	lsr	r3, ip, #4
   2af28:	movt	r0, #61471	; 0xf01f
   2af2c:	and	r0, r4, r0
   2af30:	orr	r2, r0, r2, lsl #7
   2af34:	mov	r0, #8
   2af38:	b	2af60 <fputs@plt+0x19b78>
   2af3c:	movw	r5, #32512	; 0x7f00
   2af40:	ubfx	r3, lr, #3, #4
   2af44:	ldrb	r0, [r0, #8]
   2af48:	movt	r5, #8128	; 0x1fc0
   2af4c:	orr	r3, r3, ip, lsl #4
   2af50:	and	r5, r5, r4, lsl #8
   2af54:	orr	r2, r5, r2, lsl #15
   2af58:	orr	r2, r2, r0
   2af5c:	mov	r0, #9
   2af60:	strd	r2, [r1]
   2af64:	pop	{r4, r5, fp, pc}
   2af68:	push	{r4, r5, fp, lr}
   2af6c:	add	fp, sp, #8
   2af70:	sub	sp, sp, #8
   2af74:	mov	r1, r0
   2af78:	ldr	r0, [r0, #64]	; 0x40
   2af7c:	ldr	r2, [r0]
   2af80:	cmp	r2, #0
   2af84:	beq	2afc0 <fputs@plt+0x19bd8>
   2af88:	ldr	r3, [r2]
   2af8c:	cmp	r3, #3
   2af90:	blt	2afc0 <fputs@plt+0x19bd8>
   2af94:	ldrd	r4, [r1, #136]	; 0x88
   2af98:	mov	r3, #0
   2af9c:	stm	sp, {r4, r5}
   2afa0:	rsbs	r4, r4, #0
   2afa4:	rscs	r5, r5, #0
   2afa8:	movwlt	r3, #1
   2afac:	strb	r3, [r1, #23]
   2afb0:	mov	r1, #18
   2afb4:	ldr	r3, [r2, #40]	; 0x28
   2afb8:	mov	r2, sp
   2afbc:	blx	r3
   2afc0:	sub	sp, fp, #8
   2afc4:	pop	{r4, r5, fp, pc}
   2afc8:	ldr	r2, [r0, #108]	; 0x6c
   2afcc:	ldr	r1, [r0, #96]	; 0x60
   2afd0:	add	r2, r2, #1
   2afd4:	cmp	r1, #0
   2afd8:	str	r2, [r0, #108]	; 0x6c
   2afdc:	beq	2aff4 <fputs@plt+0x19c0c>
   2afe0:	mov	r2, #1
   2afe4:	str	r2, [r1, #16]
   2afe8:	ldr	r1, [r1, #44]	; 0x2c
   2afec:	cmp	r1, #0
   2aff0:	bne	2afe4 <fputs@plt+0x19bfc>
   2aff4:	ldr	r0, [r0, #212]	; 0xd4
   2aff8:	mov	r1, #0
   2affc:	b	2b0ec <fputs@plt+0x19d04>
   2b000:	push	{r4, r5, fp, lr}
   2b004:	add	fp, sp, #8
   2b008:	mov	r5, r0
   2b00c:	movw	r0, #35208	; 0x8988
   2b010:	movt	r0, #10
   2b014:	ldr	r1, [r0, #64]	; 0x40
   2b018:	cmp	r1, r5
   2b01c:	blt	2b084 <fputs@plt+0x19c9c>
   2b020:	ldr	r4, [r0, #88]	; 0x58
   2b024:	cmp	r4, #0
   2b028:	beq	2b084 <fputs@plt+0x19c9c>
   2b02c:	ldr	r1, [r4]
   2b030:	str	r1, [r0, #88]	; 0x58
   2b034:	ldr	r2, [r0, #92]	; 0x5c
   2b038:	ldr	r1, [r0, #72]	; 0x48
   2b03c:	sub	r3, r2, #1
   2b040:	cmp	r2, r1
   2b044:	str	r3, [r0, #92]	; 0x5c
   2b048:	mov	r3, #0
   2b04c:	movwle	r3, #1
   2b050:	str	r3, [r0, #96]	; 0x60
   2b054:	movw	r0, #34712	; 0x8798
   2b058:	movt	r0, #10
   2b05c:	ldr	r1, [r0, #68]	; 0x44
   2b060:	cmp	r1, r5
   2b064:	strcc	r5, [r0, #68]	; 0x44
   2b068:	ldr	r1, [r0, #4]
   2b06c:	ldr	r2, [r0, #44]	; 0x2c
   2b070:	add	r1, r1, #1
   2b074:	cmp	r1, r2
   2b078:	str	r1, [r0, #4]
   2b07c:	strhi	r1, [r0, #44]	; 0x2c
   2b080:	b	2b0e4 <fputs@plt+0x19cfc>
   2b084:	asr	r1, r5, #31
   2b088:	mov	r0, r5
   2b08c:	bl	1438c <fputs@plt+0x2fa4>
   2b090:	cmp	r0, #0
   2b094:	beq	2b0e0 <fputs@plt+0x19cf8>
   2b098:	mov	r4, r0
   2b09c:	movw	r0, #16696	; 0x4138
   2b0a0:	movt	r0, #10
   2b0a4:	ldr	r1, [r0, #52]	; 0x34
   2b0a8:	mov	r0, r4
   2b0ac:	blx	r1
   2b0b0:	movw	r1, #34712	; 0x8798
   2b0b4:	movt	r1, #10
   2b0b8:	ldr	r2, [r1, #68]	; 0x44
   2b0bc:	cmp	r2, r5
   2b0c0:	strcc	r5, [r1, #68]	; 0x44
   2b0c4:	ldr	r2, [r1, #8]
   2b0c8:	ldr	r3, [r1, #48]	; 0x30
   2b0cc:	add	r0, r2, r0
   2b0d0:	cmp	r0, r3
   2b0d4:	str	r0, [r1, #8]
   2b0d8:	strhi	r0, [r1, #48]	; 0x30
   2b0dc:	b	2b0e4 <fputs@plt+0x19cfc>
   2b0e0:	mov	r4, #0
   2b0e4:	mov	r0, r4
   2b0e8:	pop	{r4, r5, fp, pc}
   2b0ec:	push	{r4, r5, r6, sl, fp, lr}
   2b0f0:	add	fp, sp, #16
   2b0f4:	mov	r4, r0
   2b0f8:	ldr	r0, [r0, #44]	; 0x2c
   2b0fc:	cmp	r0, #0
   2b100:	beq	2b154 <fputs@plt+0x19d6c>
   2b104:	ldr	r0, [r4]
   2b108:	mov	r5, r1
   2b10c:	cmp	r0, #0
   2b110:	beq	2b130 <fputs@plt+0x19d48>
   2b114:	ldr	r1, [r0, #20]
   2b118:	ldr	r6, [r0, #32]
   2b11c:	cmp	r1, r5
   2b120:	blhi	283d4 <fputs@plt+0x16fec>
   2b124:	cmp	r6, #0
   2b128:	mov	r0, r6
   2b12c:	bne	2b114 <fputs@plt+0x19d2c>
   2b130:	movw	r6, #16696	; 0x4138
   2b134:	cmp	r5, #0
   2b138:	movt	r6, #10
   2b13c:	beq	2b158 <fputs@plt+0x19d70>
   2b140:	ldr	r0, [r4, #44]	; 0x2c
   2b144:	ldr	r2, [r6, #148]	; 0x94
   2b148:	add	r1, r5, #1
   2b14c:	pop	{r4, r5, r6, sl, fp, lr}
   2b150:	bx	r2
   2b154:	pop	{r4, r5, r6, sl, fp, pc}
   2b158:	ldr	r0, [r4, #12]
   2b15c:	cmp	r0, #0
   2b160:	beq	2b19c <fputs@plt+0x19db4>
   2b164:	ldr	r0, [r4, #44]	; 0x2c
   2b168:	ldr	r3, [r6, #136]	; 0x88
   2b16c:	mov	r1, #1
   2b170:	mov	r2, #0
   2b174:	mov	r5, #0
   2b178:	blx	r3
   2b17c:	cmp	r0, #0
   2b180:	beq	2b140 <fputs@plt+0x19d58>
   2b184:	ldr	r2, [r4, #24]
   2b188:	ldr	r0, [r0]
   2b18c:	mov	r1, #0
   2b190:	bl	1119c <memset@plt>
   2b194:	mov	r5, #1
   2b198:	b	2b140 <fputs@plt+0x19d58>
   2b19c:	mov	r5, #0
   2b1a0:	b	2b140 <fputs@plt+0x19d58>
   2b1a4:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   2b1a8:	add	fp, sp, #24
   2b1ac:	sub	sp, sp, #24
   2b1b0:	cmp	r0, #0
   2b1b4:	beq	2b1f0 <fputs@plt+0x19e08>
   2b1b8:	mov	r4, r0
   2b1bc:	ldr	r0, [r0, #4]
   2b1c0:	mov	r7, r1
   2b1c4:	mov	r9, r2
   2b1c8:	mov	r8, r3
   2b1cc:	ldr	r1, [r0]
   2b1d0:	ldr	r2, [r1, #28]
   2b1d4:	mov	r1, #4
   2b1d8:	blx	r2
   2b1dc:	cmp	r0, #0
   2b1e0:	beq	2b1f8 <fputs@plt+0x19e10>
   2b1e4:	mov	r5, r0
   2b1e8:	mov	r6, #0
   2b1ec:	b	2b28c <fputs@plt+0x19ea4>
   2b1f0:	mov	r5, #0
   2b1f4:	b	2b318 <fputs@plt+0x19f30>
   2b1f8:	ldrb	r0, [r4, #43]	; 0x2b
   2b1fc:	mov	r6, #0
   2b200:	mov	r1, #0
   2b204:	mov	r2, #0
   2b208:	mov	r3, #0
   2b20c:	cmp	r0, #0
   2b210:	moveq	r0, #1
   2b214:	strbeq	r0, [r4, #43]	; 0x2b
   2b218:	mov	r0, r4
   2b21c:	stm	sp, {r7, r9}
   2b220:	str	r8, [sp, #8]
   2b224:	str	r6, [sp, #12]
   2b228:	str	r6, [sp, #16]
   2b22c:	bl	2b570 <fputs@plt+0x1a188>
   2b230:	mov	r5, r0
   2b234:	cmp	r0, #0
   2b238:	bne	2b28c <fputs@plt+0x19ea4>
   2b23c:	mvn	r0, #0
   2b240:	add	r2, sp, #20
   2b244:	str	r0, [sp, #20]
   2b248:	ldr	r0, [r4, #4]
   2b24c:	ldr	r1, [r0]
   2b250:	ldr	r3, [r1, #40]	; 0x28
   2b254:	mov	r1, #10
   2b258:	blx	r3
   2b25c:	ldr	r0, [sp, #20]
   2b260:	mov	r6, #1
   2b264:	cmp	r0, #1
   2b268:	bne	2b288 <fputs@plt+0x19ea0>
   2b26c:	ldr	r0, [r4, #20]
   2b270:	mov	r6, #0
   2b274:	cmp	r0, #0
   2b278:	movpl	r0, r4
   2b27c:	movpl	r2, #0
   2b280:	movpl	r3, #0
   2b284:	blpl	28f64 <fputs@plt+0x17b7c>
   2b288:	mov	r5, #0
   2b28c:	mov	r0, r4
   2b290:	mov	r1, r6
   2b294:	bl	2c0cc <fputs@plt+0x1ace4>
   2b298:	ldr	r7, [r4, #8]
   2b29c:	ldr	r0, [r7]
   2b2a0:	cmp	r0, #0
   2b2a4:	beq	2b2bc <fputs@plt+0x19ed4>
   2b2a8:	ldr	r1, [r0, #4]
   2b2ac:	mov	r0, r7
   2b2b0:	blx	r1
   2b2b4:	mov	r0, #0
   2b2b8:	str	r0, [r7]
   2b2bc:	cmp	r6, #0
   2b2c0:	beq	2b308 <fputs@plt+0x19f20>
   2b2c4:	movw	r0, #35612	; 0x8b1c
   2b2c8:	movt	r0, #10
   2b2cc:	ldr	r0, [r0]
   2b2d0:	cmp	r0, #0
   2b2d4:	beq	2b2dc <fputs@plt+0x19ef4>
   2b2d8:	blx	r0
   2b2dc:	ldr	r0, [r4]
   2b2e0:	ldr	r1, [r4, #108]	; 0x6c
   2b2e4:	mov	r2, #0
   2b2e8:	ldr	r3, [r0, #28]
   2b2ec:	blx	r3
   2b2f0:	movw	r0, #35616	; 0x8b20
   2b2f4:	movt	r0, #10
   2b2f8:	ldr	r0, [r0]
   2b2fc:	cmp	r0, #0
   2b300:	beq	2b308 <fputs@plt+0x19f20>
   2b304:	blx	r0
   2b308:	ldr	r0, [r4, #32]
   2b30c:	bl	144bc <fputs@plt+0x30d4>
   2b310:	mov	r0, r4
   2b314:	bl	144bc <fputs@plt+0x30d4>
   2b318:	mov	r0, r5
   2b31c:	sub	sp, fp, #24
   2b320:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   2b324:	push	{r4, r5, fp, lr}
   2b328:	add	fp, sp, #8
   2b32c:	sub	sp, sp, #8
   2b330:	mov	r4, r0
   2b334:	ldr	r0, [r0, #60]	; 0x3c
   2b338:	bl	2c2a0 <fputs@plt+0x1aeb8>
   2b33c:	mov	r0, #0
   2b340:	str	r0, [r4, #60]	; 0x3c
   2b344:	mov	r0, r4
   2b348:	bl	2c2e4 <fputs@plt+0x1aefc>
   2b34c:	ldr	r0, [r4, #216]	; 0xd8
   2b350:	cmp	r0, #0
   2b354:	beq	2b368 <fputs@plt+0x19f80>
   2b358:	bl	2c388 <fputs@plt+0x1afa0>
   2b35c:	mov	r0, #0
   2b360:	strb	r0, [r4, #17]
   2b364:	b	2b374 <fputs@plt+0x19f8c>
   2b368:	ldrb	r0, [r4, #4]
   2b36c:	cmp	r0, #0
   2b370:	beq	2b3e0 <fputs@plt+0x19ff8>
   2b374:	ldr	r0, [r4, #44]	; 0x2c
   2b378:	cmp	r0, #0
   2b37c:	beq	2b3c4 <fputs@plt+0x19fdc>
   2b380:	mov	r0, r4
   2b384:	bl	2afc8 <fputs@plt+0x19be0>
   2b388:	mov	r1, #0
   2b38c:	str	r1, [r4, #44]	; 0x2c
   2b390:	strb	r1, [r4, #17]
   2b394:	ldrb	r2, [r4, #23]
   2b398:	ldrb	r0, [r4, #13]
   2b39c:	cmp	r2, #0
   2b3a0:	strb	r0, [r4, #19]
   2b3a4:	beq	2b3c4 <fputs@plt+0x19fdc>
   2b3a8:	ldr	r0, [r4, #64]	; 0x40
   2b3ac:	mov	r3, #0
   2b3b0:	ldr	r2, [r0]
   2b3b4:	ldr	r5, [r2, #72]	; 0x48
   2b3b8:	mov	r2, #0
   2b3bc:	str	r1, [sp]
   2b3c0:	blx	r5
   2b3c4:	vmov.i32	q8, #0	; 0x00000000
   2b3c8:	mov	r0, #0
   2b3cc:	strb	r0, [r4, #20]
   2b3d0:	add	r0, r4, #80	; 0x50
   2b3d4:	vst1.64	{d16-d17}, [r0]
   2b3d8:	sub	sp, fp, #8
   2b3dc:	pop	{r4, r5, fp, pc}
   2b3e0:	ldr	r0, [r4, #64]	; 0x40
   2b3e4:	ldr	r1, [r0]
   2b3e8:	cmp	r1, #0
   2b3ec:	beq	2b410 <fputs@plt+0x1a028>
   2b3f0:	ldr	r1, [r1, #48]	; 0x30
   2b3f4:	blx	r1
   2b3f8:	tst	r0, #2048	; 0x800
   2b3fc:	beq	2b410 <fputs@plt+0x1a028>
   2b400:	ldrb	r0, [r4, #5]
   2b404:	and	r0, r0, #5
   2b408:	cmp	r0, #1
   2b40c:	beq	2b434 <fputs@plt+0x1a04c>
   2b410:	ldr	r5, [r4, #68]	; 0x44
   2b414:	ldr	r0, [r5]
   2b418:	cmp	r0, #0
   2b41c:	beq	2b434 <fputs@plt+0x1a04c>
   2b420:	ldr	r1, [r0, #4]
   2b424:	mov	r0, r5
   2b428:	blx	r1
   2b42c:	mov	r0, #0
   2b430:	str	r0, [r5]
   2b434:	ldr	r1, [r4, #64]	; 0x40
   2b438:	ldr	r2, [r1]
   2b43c:	cmp	r2, #0
   2b440:	beq	2b48c <fputs@plt+0x1a0a4>
   2b444:	ldrb	r3, [r4, #14]
   2b448:	mov	r0, #0
   2b44c:	cmp	r3, #0
   2b450:	bne	2b464 <fputs@plt+0x1a07c>
   2b454:	ldr	r2, [r2, #32]
   2b458:	mov	r0, r1
   2b45c:	mov	r1, #0
   2b460:	blx	r2
   2b464:	ldrb	r1, [r4, #18]
   2b468:	cmp	r1, #5
   2b46c:	movne	r1, #0
   2b470:	strbne	r1, [r4, #18]
   2b474:	cmp	r0, #0
   2b478:	beq	2b48c <fputs@plt+0x1a0a4>
   2b47c:	ldrb	r0, [r4, #17]
   2b480:	cmp	r0, #6
   2b484:	moveq	r0, #5
   2b488:	strbeq	r0, [r4, #18]
   2b48c:	mov	r0, #0
   2b490:	strb	r0, [r4, #19]
   2b494:	b	2b35c <fputs@plt+0x19f74>
   2b498:	push	{r4, sl, fp, lr}
   2b49c:	add	fp, sp, #8
   2b4a0:	mov	r4, r0
   2b4a4:	ldrb	r0, [r0, #7]
   2b4a8:	cmp	r0, #0
   2b4ac:	bne	2b4cc <fputs@plt+0x1a0e4>
   2b4b0:	ldr	r0, [r4, #68]	; 0x44
   2b4b4:	ldr	r1, [r0]
   2b4b8:	ldr	r2, [r1, #20]
   2b4bc:	mov	r1, #2
   2b4c0:	blx	r2
   2b4c4:	cmp	r0, #0
   2b4c8:	popne	{r4, sl, fp, pc}
   2b4cc:	ldr	r0, [r4, #68]	; 0x44
   2b4d0:	ldr	r1, [r0]
   2b4d4:	ldr	r2, [r1, #24]
   2b4d8:	add	r1, r4, #88	; 0x58
   2b4dc:	pop	{r4, sl, fp, lr}
   2b4e0:	bx	r2
   2b4e4:	push	{r4, sl, fp, lr}
   2b4e8:	add	fp, sp, #8
   2b4ec:	mov	r4, r0
   2b4f0:	ldrb	r0, [r0, #17]
   2b4f4:	cmp	r0, #0
   2b4f8:	beq	2b564 <fputs@plt+0x1a17c>
   2b4fc:	cmp	r0, #1
   2b500:	beq	2b548 <fputs@plt+0x1a160>
   2b504:	cmp	r0, #6
   2b508:	beq	2b564 <fputs@plt+0x1a17c>
   2b50c:	movw	r0, #35612	; 0x8b1c
   2b510:	movt	r0, #10
   2b514:	ldr	r0, [r0]
   2b518:	cmp	r0, #0
   2b51c:	beq	2b524 <fputs@plt+0x1a13c>
   2b520:	blx	r0
   2b524:	mov	r0, r4
   2b528:	bl	2c3d8 <fputs@plt+0x1aff0>
   2b52c:	movw	r0, #35616	; 0x8b20
   2b530:	movt	r0, #10
   2b534:	ldr	r0, [r0]
   2b538:	cmp	r0, #0
   2b53c:	beq	2b564 <fputs@plt+0x1a17c>
   2b540:	blx	r0
   2b544:	b	2b564 <fputs@plt+0x1a17c>
   2b548:	ldrb	r0, [r4, #4]
   2b54c:	cmp	r0, #0
   2b550:	bne	2b564 <fputs@plt+0x1a17c>
   2b554:	mov	r0, r4
   2b558:	mov	r1, #0
   2b55c:	mov	r2, #0
   2b560:	bl	2c4c0 <fputs@plt+0x1b0d8>
   2b564:	mov	r0, r4
   2b568:	pop	{r4, sl, fp, lr}
   2b56c:	b	2b324 <fputs@plt+0x19f3c>
   2b570:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2b574:	add	fp, sp, #28
   2b578:	sub	sp, sp, #212	; 0xd4
   2b57c:	mov	r6, r0
   2b580:	mov	r0, #0
   2b584:	mov	r9, r1
   2b588:	str	r0, [sp, #84]	; 0x54
   2b58c:	mov	r0, #8
   2b590:	ldrb	r1, [r6, #46]	; 0x2e
   2b594:	cmp	r1, #0
   2b598:	bne	2bda0 <fputs@plt+0x1a9b8>
   2b59c:	ldrb	r0, [r6, #43]	; 0x2b
   2b5a0:	mov	r4, r3
   2b5a4:	mov	r5, r2
   2b5a8:	cmp	r0, #0
   2b5ac:	beq	2b618 <fputs@plt+0x1a230>
   2b5b0:	mov	r0, #1
   2b5b4:	cmp	r9, #0
   2b5b8:	strb	r0, [r6, #45]	; 0x2d
   2b5bc:	beq	2b610 <fputs@plt+0x1a228>
   2b5c0:	ldrb	r0, [r6, #43]	; 0x2b
   2b5c4:	cmp	r0, #0
   2b5c8:	bne	2b654 <fputs@plt+0x1a26c>
   2b5cc:	ldr	r0, [r6, #4]
   2b5d0:	mov	r2, #1
   2b5d4:	mov	r3, #10
   2b5d8:	ldr	r1, [r0]
   2b5dc:	ldr	r7, [r1, #56]	; 0x38
   2b5e0:	mov	r1, #0
   2b5e4:	blx	r7
   2b5e8:	mov	sl, r0
   2b5ec:	cmp	r5, #0
   2b5f0:	beq	2b640 <fputs@plt+0x1a258>
   2b5f4:	cmp	sl, #5
   2b5f8:	bne	2b640 <fputs@plt+0x1a258>
   2b5fc:	mov	r0, r4
   2b600:	blx	r5
   2b604:	cmp	r0, #0
   2b608:	bne	2b5c0 <fputs@plt+0x1a1d8>
   2b60c:	mov	r5, #0
   2b610:	mov	r8, #0
   2b614:	b	2b660 <fputs@plt+0x1a278>
   2b618:	ldr	r0, [r6, #4]
   2b61c:	mov	r2, #1
   2b620:	mov	r3, #10
   2b624:	ldr	r1, [r0]
   2b628:	ldr	r7, [r1, #56]	; 0x38
   2b62c:	mov	r1, #1
   2b630:	blx	r7
   2b634:	cmp	r0, #0
   2b638:	bne	2bda0 <fputs@plt+0x1a9b8>
   2b63c:	b	2b5b0 <fputs@plt+0x1a1c8>
   2b640:	mov	r8, #0
   2b644:	cmp	sl, #5
   2b648:	beq	2b888 <fputs@plt+0x1a4a0>
   2b64c:	cmp	sl, #0
   2b650:	bne	2b890 <fputs@plt+0x1a4a8>
   2b654:	mov	r0, #1
   2b658:	mov	r8, r9
   2b65c:	strb	r0, [r6, #44]	; 0x2c
   2b660:	add	r1, sp, #84	; 0x54
   2b664:	mov	r0, r6
   2b668:	bl	29670 <fputs@plt+0x18288>
   2b66c:	ldr	r7, [sp, #84]	; 0x54
   2b670:	mov	sl, r0
   2b674:	cmp	r7, #0
   2b678:	beq	2b6ac <fputs@plt+0x1a2c4>
   2b67c:	ldr	r0, [r6, #4]
   2b680:	ldr	r1, [r0]
   2b684:	ldr	r2, [r1]
   2b688:	cmp	r2, #3
   2b68c:	blt	2b6b0 <fputs@plt+0x1a2c8>
   2b690:	ldr	r1, [r1, #72]	; 0x48
   2b694:	mov	r2, #0
   2b698:	mov	r3, #0
   2b69c:	str	r2, [sp]
   2b6a0:	mov	r2, #0
   2b6a4:	blx	r1
   2b6a8:	b	2b6b0 <fputs@plt+0x1a2c8>
   2b6ac:	mov	r7, #0
   2b6b0:	cmp	sl, #0
   2b6b4:	bne	2bd30 <fputs@plt+0x1a948>
   2b6b8:	ldrh	r0, [r6, #66]	; 0x42
   2b6bc:	str	r7, [sp, #68]	; 0x44
   2b6c0:	ldr	r7, [r6, #68]	; 0x44
   2b6c4:	movw	r1, #65024	; 0xfe00
   2b6c8:	movt	r1, #1
   2b6cc:	orr	r0, r0, r0, lsl #16
   2b6d0:	cmp	r7, #0
   2b6d4:	and	r2, r0, r1
   2b6d8:	ldrne	r0, [fp, #12]
   2b6dc:	cmpne	r2, r0
   2b6e0:	bne	2b7ac <fputs@plt+0x1a3c4>
   2b6e4:	ldr	r0, [r6, #32]
   2b6e8:	str	r8, [sp, #64]	; 0x40
   2b6ec:	mov	r8, #0
   2b6f0:	ldr	r3, [r0]
   2b6f4:	mov	r1, r3
   2b6f8:	ldr	r0, [r1, #96]!	; 0x60
   2b6fc:	str	r1, [sp, #52]	; 0x34
   2b700:	cmp	r0, r7
   2b704:	bcs	2b7e4 <fputs@plt+0x1a3fc>
   2b708:	str	r7, [sp, #48]	; 0x30
   2b70c:	str	r3, [sp, #20]
   2b710:	str	r2, [sp, #24]
   2b714:	mov	sl, #7
   2b718:	bl	13e84 <fputs@plt+0x2a9c>
   2b71c:	ldr	r8, [sp, #64]	; 0x40
   2b720:	cmp	r0, #0
   2b724:	bne	2b7dc <fputs@plt+0x1a3f4>
   2b728:	ldr	r1, [sp, #48]	; 0x30
   2b72c:	lsl	r0, r1, #1
   2b730:	add	r1, r1, #33	; 0x21
   2b734:	lsr	r1, r1, #12
   2b738:	str	r1, [sp, #28]
   2b73c:	add	r1, r1, r1, lsl #2
   2b740:	add	r0, r0, r1, lsl #2
   2b744:	add	r0, r0, #28
   2b748:	asr	r1, r0, #31
   2b74c:	str	r0, [sp, #80]	; 0x50
   2b750:	bl	1438c <fputs@plt+0x2fa4>
   2b754:	ldr	r7, [sp, #68]	; 0x44
   2b758:	cmp	r0, #0
   2b75c:	beq	2bd30 <fputs@plt+0x1a948>
   2b760:	ldr	r2, [sp, #80]	; 0x50
   2b764:	mov	r1, #0
   2b768:	str	r4, [sp, #56]	; 0x38
   2b76c:	str	r5, [sp, #72]	; 0x48
   2b770:	mov	r4, r0
   2b774:	mov	r8, #0
   2b778:	bl	1119c <memset@plt>
   2b77c:	ldr	r0, [sp, #28]
   2b780:	str	r4, [sp, #32]
   2b784:	mov	sl, #7
   2b788:	add	r5, r0, #1
   2b78c:	str	r5, [r4, #4]
   2b790:	bl	13e84 <fputs@plt+0x2a9c>
   2b794:	cmp	r0, #0
   2b798:	beq	2b89c <fputs@plt+0x1a4b4>
   2b79c:	mov	r0, r8
   2b7a0:	bl	144bc <fputs@plt+0x30d4>
   2b7a4:	ldr	r0, [sp, #32]
   2b7a8:	b	2bcf0 <fputs@plt+0x1a908>
   2b7ac:	movw	r0, #62189	; 0xf2ed
   2b7b0:	movw	r1, #62796	; 0xf54c
   2b7b4:	movw	r2, #63094	; 0xf676
   2b7b8:	movw	r3, #54623	; 0xd55f
   2b7bc:	mov	sl, #11
   2b7c0:	movt	r0, #8
   2b7c4:	movt	r1, #8
   2b7c8:	movt	r2, #8
   2b7cc:	add	r0, r0, #20
   2b7d0:	str	r0, [sp]
   2b7d4:	mov	r0, #11
   2b7d8:	bl	15e38 <fputs@plt+0x4a50>
   2b7dc:	ldr	r7, [sp, #68]	; 0x44
   2b7e0:	b	2bd30 <fputs@plt+0x1a948>
   2b7e4:	mov	sl, #0
   2b7e8:	ldr	r0, [sp, #64]	; 0x40
   2b7ec:	ldr	r7, [sp, #68]	; 0x44
   2b7f0:	cmp	r0, #0
   2b7f4:	beq	2bcec <fputs@plt+0x1a904>
   2b7f8:	cmp	sl, #0
   2b7fc:	bne	2bcec <fputs@plt+0x1a904>
   2b800:	ldr	r0, [sp, #52]	; 0x34
   2b804:	mov	sl, #5
   2b808:	ldr	r0, [r0]
   2b80c:	ldr	r1, [r6, #68]	; 0x44
   2b810:	cmp	r0, r1
   2b814:	bcc	2bcec <fputs@plt+0x1a904>
   2b818:	ldr	r0, [sp, #64]	; 0x40
   2b81c:	mov	sl, #0
   2b820:	cmp	r0, #2
   2b824:	blt	2bcec <fputs@plt+0x1a904>
   2b828:	add	r1, sp, #96	; 0x60
   2b82c:	mov	r0, #4
   2b830:	bl	15ed8 <fputs@plt+0x4af0>
   2b834:	ldrb	r0, [r6, #43]	; 0x2b
   2b838:	cmp	r0, #0
   2b83c:	bne	2bc8c <fputs@plt+0x1a8a4>
   2b840:	ldr	r0, [r6, #4]
   2b844:	mov	r2, #4
   2b848:	mov	r3, #10
   2b84c:	ldr	r1, [r0]
   2b850:	ldr	ip, [r1, #56]	; 0x38
   2b854:	mov	r1, #4
   2b858:	blx	ip
   2b85c:	mov	sl, r0
   2b860:	cmp	r5, #0
   2b864:	beq	2bc84 <fputs@plt+0x1a89c>
   2b868:	cmp	sl, #5
   2b86c:	bne	2bc84 <fputs@plt+0x1a89c>
   2b870:	mov	r0, r4
   2b874:	blx	r5
   2b878:	cmp	r0, #0
   2b87c:	bne	2b834 <fputs@plt+0x1a44c>
   2b880:	mov	sl, #5
   2b884:	b	2bcec <fputs@plt+0x1a904>
   2b888:	mov	r5, #0
   2b88c:	b	2b660 <fputs@plt+0x1a278>
   2b890:	mov	r7, #0
   2b894:	mov	r8, r9
   2b898:	b	2b6b0 <fputs@plt+0x1a2c8>
   2b89c:	ldr	r0, [sp, #48]	; 0x30
   2b8a0:	mov	r1, #0
   2b8a4:	cmp	r0, #4096	; 0x1000
   2b8a8:	movcs	r0, #4096	; 0x1000
   2b8ac:	lsl	r0, r0, #1
   2b8b0:	bl	1438c <fputs@plt+0x2fa4>
   2b8b4:	cmp	r0, #0
   2b8b8:	beq	2bda8 <fputs@plt+0x1a9c0>
   2b8bc:	mov	r8, r0
   2b8c0:	ldr	r0, [sp, #32]
   2b8c4:	str	r5, [sp, #16]
   2b8c8:	str	r9, [sp, #12]
   2b8cc:	add	r5, sp, #96	; 0x60
   2b8d0:	sub	r4, fp, #36	; 0x24
   2b8d4:	mov	r9, #1
   2b8d8:	mov	r7, #0
   2b8dc:	str	r6, [sp, #60]	; 0x3c
   2b8e0:	add	r3, r0, #8
   2b8e4:	str	r3, [sp, #44]	; 0x2c
   2b8e8:	mov	r0, r6
   2b8ec:	mov	r1, r7
   2b8f0:	mov	r2, r5
   2b8f4:	bl	29d70 <fputs@plt+0x18988>
   2b8f8:	cmp	r0, #0
   2b8fc:	bne	2bdb0 <fputs@plt+0x1a9c8>
   2b900:	ldr	r6, [sp, #96]	; 0x60
   2b904:	cmp	r7, #0
   2b908:	add	r1, r6, #16384	; 0x4000
   2b90c:	beq	2b91c <fputs@plt+0x1a534>
   2b910:	mvn	r0, #33	; 0x21
   2b914:	add	r0, r0, r7, lsl #12
   2b918:	b	2b928 <fputs@plt+0x1a540>
   2b91c:	add	r6, r6, #136	; 0x88
   2b920:	mov	r0, #0
   2b924:	str	r6, [sp, #96]	; 0x60
   2b928:	sub	r1, r1, r6
   2b92c:	mov	r3, r7
   2b930:	ldr	r2, [sp, #48]	; 0x30
   2b934:	ldr	ip, [sp, #44]	; 0x2c
   2b938:	add	sl, sp, #88	; 0x58
   2b93c:	asr	r7, r1, #2
   2b940:	ldr	r1, [sp, #28]
   2b944:	str	r3, [sp, #40]	; 0x28
   2b948:	cmp	r3, r1
   2b94c:	ldr	r1, [sp, #32]
   2b950:	subeq	r7, r2, r0
   2b954:	cmp	r7, #1
   2b958:	str	r7, [sp, #80]	; 0x50
   2b95c:	ldr	r1, [r1, #4]
   2b960:	add	r1, r1, r1, lsl #2
   2b964:	add	r2, ip, r1, lsl #2
   2b968:	add	r2, r2, r0, lsl #1
   2b96c:	str	r2, [sp, #76]	; 0x4c
   2b970:	add	r2, r0, #1
   2b974:	str	r2, [sp, #36]	; 0x24
   2b978:	blt	2ba5c <fputs@plt+0x1a674>
   2b97c:	lsl	r1, r1, #2
   2b980:	add	r0, r1, r0, lsl #1
   2b984:	mov	r1, #0
   2b988:	add	r0, ip, r0
   2b98c:	strh	r1, [r0], #2
   2b990:	add	r1, r1, #1
   2b994:	cmp	r7, r1
   2b998:	bne	2b98c <fputs@plt+0x1a5a4>
   2b99c:	mov	sl, #0
   2b9a0:	mov	r0, r5
   2b9a4:	mov	r1, #0
   2b9a8:	mov	r2, #104	; 0x68
   2b9ac:	str	sl, [sp, #88]	; 0x58
   2b9b0:	str	sl, [fp, #-36]	; 0xffffffdc
   2b9b4:	bl	1119c <memset@plt>
   2b9b8:	ldr	r3, [sp, #80]	; 0x50
   2b9bc:	ldr	r1, [sp, #76]	; 0x4c
   2b9c0:	mov	r0, #1
   2b9c4:	tst	sl, #1
   2b9c8:	mov	r7, #0
   2b9cc:	str	r0, [sp, #88]	; 0x58
   2b9d0:	add	r1, r1, sl, lsl #1
   2b9d4:	str	r1, [fp, #-36]	; 0xffffffdc
   2b9d8:	beq	2ba30 <fputs@plt+0x1a648>
   2b9dc:	mov	r9, r6
   2b9e0:	mov	r6, r4
   2b9e4:	mov	r7, #0
   2b9e8:	add	r4, sp, #88	; 0x58
   2b9ec:	add	r0, r5, r7, lsl #3
   2b9f0:	ldr	r2, [r5, r7, lsl #3]
   2b9f4:	mov	r3, r6
   2b9f8:	stm	sp, {r4, r8}
   2b9fc:	ldr	r1, [r0, #4]
   2ba00:	mov	r0, r9
   2ba04:	bl	2c188 <fputs@plt+0x1ada0>
   2ba08:	add	r7, r7, #1
   2ba0c:	mov	r0, #1
   2ba10:	tst	sl, r0, lsl r7
   2ba14:	bne	2b9ec <fputs@plt+0x1a604>
   2ba18:	ldr	r0, [sp, #88]	; 0x58
   2ba1c:	ldr	r1, [fp, #-36]	; 0xffffffdc
   2ba20:	ldr	r3, [sp, #80]	; 0x50
   2ba24:	mov	r4, r6
   2ba28:	mov	r6, r9
   2ba2c:	mov	r9, #1
   2ba30:	add	sl, sl, #1
   2ba34:	add	r2, r5, r7, lsl #3
   2ba38:	str	r0, [r5, r7, lsl #3]
   2ba3c:	cmp	sl, r3
   2ba40:	str	r1, [r2, #4]
   2ba44:	bne	2b9bc <fputs@plt+0x1a5d4>
   2ba48:	add	r7, r7, #1
   2ba4c:	add	sl, sp, #88	; 0x58
   2ba50:	cmp	r7, #12
   2ba54:	bls	2ba80 <fputs@plt+0x1a698>
   2ba58:	b	2babc <fputs@plt+0x1a6d4>
   2ba5c:	mov	r0, #0
   2ba60:	mov	r1, #0
   2ba64:	mov	r2, #104	; 0x68
   2ba68:	str	r0, [sp, #88]	; 0x58
   2ba6c:	str	r0, [fp, #-36]	; 0xffffffdc
   2ba70:	mov	r0, r5
   2ba74:	bl	1119c <memset@plt>
   2ba78:	ldr	r3, [sp, #80]	; 0x50
   2ba7c:	mov	r7, #1
   2ba80:	tst	r3, r9, lsl r7
   2ba84:	beq	2baac <fputs@plt+0x1a6c4>
   2ba88:	add	r0, r5, r7, lsl #3
   2ba8c:	ldr	r2, [r5, r7, lsl #3]
   2ba90:	mov	r3, r4
   2ba94:	str	sl, [sp]
   2ba98:	str	r8, [sp, #4]
   2ba9c:	ldr	r1, [r0, #4]
   2baa0:	mov	r0, r6
   2baa4:	bl	2c188 <fputs@plt+0x1ada0>
   2baa8:	ldr	r3, [sp, #80]	; 0x50
   2baac:	add	r7, r7, #1
   2bab0:	cmp	r7, #13
   2bab4:	bne	2ba80 <fputs@plt+0x1a698>
   2bab8:	ldr	r0, [sp, #88]	; 0x58
   2babc:	ldr	r7, [sp, #40]	; 0x28
   2bac0:	ldr	r3, [sp, #44]	; 0x2c
   2bac4:	ldr	r2, [sp, #76]	; 0x4c
   2bac8:	add	r1, r7, r7, lsl #2
   2bacc:	add	r7, r7, #1
   2bad0:	add	r1, r3, r1, lsl #2
   2bad4:	stmib	r1, {r2, r6}
   2bad8:	str	r0, [r1, #12]
   2badc:	ldr	r0, [sp, #36]	; 0x24
   2bae0:	ldr	r6, [sp, #60]	; 0x3c
   2bae4:	str	r0, [r1, #16]
   2bae8:	ldr	r0, [sp, #16]
   2baec:	cmp	r7, r0
   2baf0:	bne	2b8e8 <fputs@plt+0x1a500>
   2baf4:	mov	r0, r8
   2baf8:	bl	144bc <fputs@plt+0x30d4>
   2bafc:	ldr	r0, [r6, #72]	; 0x48
   2bb00:	ldr	r9, [r6, #68]	; 0x44
   2bb04:	mov	r5, #1
   2bb08:	mov	sl, #0
   2bb0c:	str	r0, [sp, #76]	; 0x4c
   2bb10:	ldr	r0, [sp, #52]	; 0x34
   2bb14:	add	r7, r0, r5, lsl #2
   2bb18:	ldr	r8, [r7, #4]!
   2bb1c:	cmp	r9, r8
   2bb20:	bls	2bc08 <fputs@plt+0x1a820>
   2bb24:	add	r4, r5, #3
   2bb28:	ldrb	r0, [r6, #43]	; 0x2b
   2bb2c:	cmp	r0, #0
   2bb30:	bne	2bb8c <fputs@plt+0x1a7a4>
   2bb34:	ldr	r0, [r6, #4]
   2bb38:	mov	r2, #1
   2bb3c:	mov	r3, #10
   2bb40:	ldr	r1, [r0]
   2bb44:	ldr	r6, [r1, #56]	; 0x38
   2bb48:	mov	r1, r4
   2bb4c:	blx	r6
   2bb50:	mov	sl, r0
   2bb54:	ldr	r0, [sp, #72]	; 0x48
   2bb58:	cmp	r0, #0
   2bb5c:	beq	2bba4 <fputs@plt+0x1a7bc>
   2bb60:	cmp	sl, #5
   2bb64:	bne	2bba4 <fputs@plt+0x1a7bc>
   2bb68:	ldr	r0, [sp, #56]	; 0x38
   2bb6c:	ldr	r1, [sp, #72]	; 0x48
   2bb70:	blx	r1
   2bb74:	ldr	r6, [sp, #60]	; 0x3c
   2bb78:	cmp	r0, #0
   2bb7c:	bne	2bb28 <fputs@plt+0x1a740>
   2bb80:	mov	r0, #0
   2bb84:	mov	sl, #5
   2bb88:	b	2bc00 <fputs@plt+0x1a818>
   2bb8c:	cmp	r5, #1
   2bb90:	mvn	r0, #0
   2bb94:	mov	sl, #0
   2bb98:	moveq	r0, r9
   2bb9c:	str	r0, [r7]
   2bba0:	b	2bc08 <fputs@plt+0x1a820>
   2bba4:	cmp	sl, #5
   2bba8:	beq	2bbf8 <fputs@plt+0x1a810>
   2bbac:	ldr	r6, [sp, #60]	; 0x3c
   2bbb0:	cmp	sl, #0
   2bbb4:	bne	2bdc0 <fputs@plt+0x1a9d8>
   2bbb8:	ldrb	r1, [r6, #43]	; 0x2b
   2bbbc:	cmp	r5, #1
   2bbc0:	mvn	r0, #0
   2bbc4:	mov	sl, #0
   2bbc8:	moveq	r0, r9
   2bbcc:	str	r0, [r7]
   2bbd0:	cmp	r1, #0
   2bbd4:	bne	2bc08 <fputs@plt+0x1a820>
   2bbd8:	ldr	r0, [r6, #4]
   2bbdc:	mov	r2, #1
   2bbe0:	mov	r3, #9
   2bbe4:	ldr	r1, [r0]
   2bbe8:	ldr	r7, [r1, #56]	; 0x38
   2bbec:	mov	r1, r4
   2bbf0:	blx	r7
   2bbf4:	b	2bc08 <fputs@plt+0x1a820>
   2bbf8:	ldr	r6, [sp, #60]	; 0x3c
   2bbfc:	mov	r0, #0
   2bc00:	mov	r9, r8
   2bc04:	str	r0, [sp, #72]	; 0x48
   2bc08:	add	r5, r5, #1
   2bc0c:	cmp	r5, #5
   2bc10:	bne	2bb10 <fputs@plt+0x1a728>
   2bc14:	ldr	r0, [sp, #52]	; 0x34
   2bc18:	ldr	r0, [r0]
   2bc1c:	ldr	r4, [sp, #56]	; 0x38
   2bc20:	ldr	r5, [sp, #72]	; 0x48
   2bc24:	ldr	r8, [sp, #32]
   2bc28:	cmp	r0, r9
   2bc2c:	bcs	2c0bc <fputs@plt+0x1acd4>
   2bc30:	ldrb	r0, [r6, #43]	; 0x2b
   2bc34:	cmp	r0, #0
   2bc38:	bne	2bdd8 <fputs@plt+0x1a9f0>
   2bc3c:	ldr	r0, [r6, #4]
   2bc40:	mov	r2, #1
   2bc44:	mov	r3, #10
   2bc48:	ldr	r1, [r0]
   2bc4c:	ldr	r7, [r1, #56]	; 0x38
   2bc50:	mov	r1, #3
   2bc54:	blx	r7
   2bc58:	mov	sl, r0
   2bc5c:	cmp	r5, #0
   2bc60:	beq	2bdd0 <fputs@plt+0x1a9e8>
   2bc64:	cmp	sl, #5
   2bc68:	bne	2bdd0 <fputs@plt+0x1a9e8>
   2bc6c:	mov	r0, r4
   2bc70:	blx	r5
   2bc74:	cmp	r0, #0
   2bc78:	bne	2bc30 <fputs@plt+0x1a848>
   2bc7c:	mov	sl, #0
   2bc80:	b	2c0c4 <fputs@plt+0x1acdc>
   2bc84:	cmp	sl, #0
   2bc88:	bne	2bcec <fputs@plt+0x1a904>
   2bc8c:	ldr	r0, [sp, #64]	; 0x40
   2bc90:	mov	sl, #0
   2bc94:	cmp	r0, #3
   2bc98:	bne	2bcc4 <fputs@plt+0x1a8dc>
   2bc9c:	ldr	r1, [sp, #96]	; 0x60
   2bca0:	mov	r0, r6
   2bca4:	bl	291f4 <fputs@plt+0x17e0c>
   2bca8:	ldr	r0, [r6, #8]
   2bcac:	mov	r2, #0
   2bcb0:	mov	r3, #0
   2bcb4:	ldr	r1, [r0]
   2bcb8:	ldr	r1, [r1, #16]
   2bcbc:	blx	r1
   2bcc0:	mov	sl, r0
   2bcc4:	ldrb	r0, [r6, #43]	; 0x2b
   2bcc8:	cmp	r0, #0
   2bccc:	bne	2bcec <fputs@plt+0x1a904>
   2bcd0:	ldr	r0, [r6, #4]
   2bcd4:	mov	r2, #4
   2bcd8:	mov	r3, #9
   2bcdc:	ldr	r1, [r0]
   2bce0:	ldr	r5, [r1, #56]	; 0x38
   2bce4:	mov	r1, #4
   2bce8:	blx	r5
   2bcec:	mov	r0, r8
   2bcf0:	bl	144bc <fputs@plt+0x30d4>
   2bcf4:	ldr	r8, [sp, #64]	; 0x40
   2bcf8:	cmp	sl, #5
   2bcfc:	cmpne	sl, #0
   2bd00:	bne	2bd30 <fputs@plt+0x1a948>
   2bd04:	ldr	r1, [fp, #20]
   2bd08:	ldr	r0, [fp, #24]
   2bd0c:	cmp	r1, #0
   2bd10:	ldrne	r2, [r6, #68]	; 0x44
   2bd14:	strne	r2, [r1]
   2bd18:	cmp	r0, #0
   2bd1c:	beq	2bd30 <fputs@plt+0x1a948>
   2bd20:	ldr	r1, [r6, #32]
   2bd24:	ldr	r1, [r1]
   2bd28:	ldr	r1, [r1, #96]	; 0x60
   2bd2c:	str	r1, [r0]
   2bd30:	cmp	r7, #0
   2bd34:	beq	2bd54 <fputs@plt+0x1a96c>
   2bd38:	vmov.i32	q8, #0	; 0x00000000
   2bd3c:	add	r0, r6, #84	; 0x54
   2bd40:	vst1.32	{d16-d17}, [r0]
   2bd44:	add	r0, r6, #68	; 0x44
   2bd48:	vst1.32	{d16-d17}, [r0]
   2bd4c:	add	r0, r6, #52	; 0x34
   2bd50:	vst1.32	{d16-d17}, [r0]
   2bd54:	mov	r0, r6
   2bd58:	bl	2c134 <fputs@plt+0x1ad4c>
   2bd5c:	ldrb	r0, [r6, #43]	; 0x2b
   2bd60:	cmp	r0, #0
   2bd64:	bne	2bd84 <fputs@plt+0x1a99c>
   2bd68:	ldr	r0, [r6, #4]
   2bd6c:	mov	r2, #1
   2bd70:	mov	r3, #9
   2bd74:	ldr	r1, [r0]
   2bd78:	ldr	r7, [r1, #56]	; 0x38
   2bd7c:	mov	r1, #1
   2bd80:	blx	r7
   2bd84:	mov	r0, #0
   2bd88:	cmp	sl, #0
   2bd8c:	strb	r0, [r6, #45]	; 0x2d
   2bd90:	mov	r0, sl
   2bd94:	moveq	r0, #5
   2bd98:	cmp	r8, r9
   2bd9c:	moveq	r0, sl
   2bda0:	sub	sp, fp, #28
   2bda4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2bda8:	mov	sl, #7
   2bdac:	b	2b7a4 <fputs@plt+0x1a3bc>
   2bdb0:	ldr	r9, [sp, #12]
   2bdb4:	ldr	r7, [sp, #68]	; 0x44
   2bdb8:	mov	sl, r0
   2bdbc:	b	2b79c <fputs@plt+0x1a3b4>
   2bdc0:	ldr	r9, [sp, #12]
   2bdc4:	ldr	r7, [sp, #68]	; 0x44
   2bdc8:	ldr	r8, [sp, #32]
   2bdcc:	b	2bcec <fputs@plt+0x1a904>
   2bdd0:	cmp	sl, #0
   2bdd4:	bne	2c0bc <fputs@plt+0x1acd4>
   2bdd8:	ldr	r0, [sp, #20]
   2bddc:	ldr	r1, [r0, #96]	; 0x60
   2bde0:	str	r1, [sp, #48]	; 0x30
   2bde4:	str	r9, [r0, #128]	; 0x80
   2bde8:	ldr	r0, [fp, #8]
   2bdec:	cmp	r0, #0
   2bdf0:	beq	2be14 <fputs@plt+0x1aa2c>
   2bdf4:	ldr	r0, [r6, #8]
   2bdf8:	ldr	r1, [r0]
   2bdfc:	ldr	r2, [r1, #20]
   2be00:	ldr	r1, [fp, #8]
   2be04:	blx	r2
   2be08:	mov	sl, r0
   2be0c:	cmp	r0, #0
   2be10:	bne	2c094 <fputs@plt+0x1acac>
   2be14:	ldr	r0, [sp, #24]
   2be18:	ldr	r1, [sp, #76]	; 0x4c
   2be1c:	umull	r0, r1, r1, r0
   2be20:	str	r1, [sp, #92]	; 0x5c
   2be24:	str	r0, [sp, #88]	; 0x58
   2be28:	ldr	r0, [r6, #4]
   2be2c:	ldr	r1, [r0]
   2be30:	ldr	r2, [r1, #24]
   2be34:	add	r1, sp, #96	; 0x60
   2be38:	blx	r2
   2be3c:	cmp	r0, #0
   2be40:	beq	2be4c <fputs@plt+0x1aa64>
   2be44:	mov	sl, r0
   2be48:	b	2c094 <fputs@plt+0x1acac>
   2be4c:	add	r3, sp, #88	; 0x58
   2be50:	ldm	r3, {r0, r1, r2, r3}
   2be54:	subs	r0, r2, r0
   2be58:	sbcs	r0, r3, r1
   2be5c:	bge	2be7c <fputs@plt+0x1aa94>
   2be60:	ldr	r0, [sp, #60]	; 0x3c
   2be64:	add	r2, sp, #88	; 0x58
   2be68:	ldr	r0, [r0, #4]
   2be6c:	ldr	r1, [r0]
   2be70:	ldr	r3, [r1, #40]	; 0x28
   2be74:	mov	r1, #5
   2be78:	blx	r3
   2be7c:	ldr	r0, [sp, #32]
   2be80:	ldr	ip, [r0, #4]
   2be84:	cmp	ip, #1
   2be88:	blt	2bfd8 <fputs@plt+0x1abf0>
   2be8c:	ldr	r0, [sp, #24]
   2be90:	orr	r0, r0, #24
   2be94:	str	r0, [sp, #44]	; 0x2c
   2be98:	mov	r0, #0
   2be9c:	str	r0, [sp, #80]	; 0x50
   2bea0:	ldr	r0, [sp, #32]
   2bea4:	mvn	r8, #0
   2bea8:	mov	lr, ip
   2beac:	ldr	r1, [r0]
   2beb0:	ldr	r2, [sp, #32]
   2beb4:	sub	lr, lr, #1
   2beb8:	add	r0, lr, lr, lsl #2
   2bebc:	add	sl, r2, r0, lsl #2
   2bec0:	mov	r3, sl
   2bec4:	ldr	r4, [r3, #8]!
   2bec8:	ldr	r0, [r3, #12]
   2becc:	cmp	r4, r0
   2bed0:	bge	2bf20 <fputs@plt+0x1ab38>
   2bed4:	ldr	r2, [sl, #12]
   2bed8:	ldr	r7, [sl, #16]
   2bedc:	add	r5, r2, r4, lsl #1
   2bee0:	ldrh	r6, [r5]
   2bee4:	ldr	r2, [r7, r6, lsl #2]
   2bee8:	cmp	r2, r1
   2beec:	bhi	2bf08 <fputs@plt+0x1ab20>
   2bef0:	add	r4, r4, #1
   2bef4:	add	r5, r5, #2
   2bef8:	cmp	r0, r4
   2befc:	str	r4, [r3]
   2bf00:	bne	2bee0 <fputs@plt+0x1aaf8>
   2bf04:	b	2bf20 <fputs@plt+0x1ab38>
   2bf08:	cmp	r2, r8
   2bf0c:	bcs	2bf20 <fputs@plt+0x1ab38>
   2bf10:	ldr	r0, [sl, #24]
   2bf14:	mov	r8, r2
   2bf18:	add	r0, r0, r6
   2bf1c:	str	r0, [sp, #80]	; 0x50
   2bf20:	cmp	lr, #0
   2bf24:	bgt	2beb0 <fputs@plt+0x1aac8>
   2bf28:	ldr	r0, [sp, #32]
   2bf2c:	cmn	r8, #1
   2bf30:	str	r8, [r0]
   2bf34:	beq	2bfe4 <fputs@plt+0x1abfc>
   2bf38:	ldr	r0, [sp, #48]	; 0x30
   2bf3c:	ldr	r1, [sp, #80]	; 0x50
   2bf40:	cmp	r1, r0
   2bf44:	bls	2bfd0 <fputs@plt+0x1abe8>
   2bf48:	cmp	r1, r9
   2bf4c:	ldrls	r0, [sp, #76]	; 0x4c
   2bf50:	cmpls	r8, r0
   2bf54:	bhi	2bfd0 <fputs@plt+0x1abe8>
   2bf58:	ldr	r3, [sp, #44]	; 0x2c
   2bf5c:	ldr	r6, [sp, #60]	; 0x3c
   2bf60:	sub	r0, r1, #1
   2bf64:	mov	r1, #56	; 0x38
   2bf68:	mov	r2, #0
   2bf6c:	ldr	r5, [fp, #16]
   2bf70:	ldr	r4, [sp, #24]
   2bf74:	umlal	r1, r2, r0, r3
   2bf78:	ldr	r0, [r6, #8]
   2bf7c:	ldr	r3, [r0]
   2bf80:	ldr	r3, [r3, #8]
   2bf84:	stm	sp, {r1, r2}
   2bf88:	mov	r1, r5
   2bf8c:	mov	r2, r4
   2bf90:	blx	r3
   2bf94:	cmp	r0, #0
   2bf98:	bne	2c084 <fputs@plt+0x1ac9c>
   2bf9c:	sub	r0, r8, #1
   2bfa0:	umull	r1, r2, r0, r4
   2bfa4:	ldr	r0, [r6, #4]
   2bfa8:	ldr	r3, [r0]
   2bfac:	ldr	r3, [r3, #12]
   2bfb0:	stm	sp, {r1, r2}
   2bfb4:	mov	r1, r5
   2bfb8:	mov	r2, r4
   2bfbc:	blx	r3
   2bfc0:	cmp	r0, #0
   2bfc4:	bne	2c080 <fputs@plt+0x1ac98>
   2bfc8:	ldr	r0, [sp, #32]
   2bfcc:	ldr	ip, [r0, #4]
   2bfd0:	cmp	ip, #0
   2bfd4:	bgt	2bea0 <fputs@plt+0x1aab8>
   2bfd8:	ldr	r1, [sp, #32]
   2bfdc:	mvn	r0, #0
   2bfe0:	str	r0, [r1]
   2bfe4:	ldr	r6, [sp, #60]	; 0x3c
   2bfe8:	ldr	r0, [r6, #32]
   2bfec:	ldr	r0, [r0]
   2bff0:	ldr	r0, [r0, #16]
   2bff4:	ldr	r4, [sp, #56]	; 0x38
   2bff8:	ldr	r5, [sp, #72]	; 0x48
   2bffc:	ldr	r8, [sp, #32]
   2c000:	cmp	r9, r0
   2c004:	bne	2c070 <fputs@plt+0x1ac88>
   2c008:	ldr	r0, [r6, #4]
   2c00c:	ldr	r1, [r6, #72]	; 0x48
   2c010:	ldr	r2, [sp, #24]
   2c014:	umull	r2, r3, r1, r2
   2c018:	ldr	r1, [r0]
   2c01c:	ldr	r1, [r1, #16]
   2c020:	blx	r1
   2c024:	mov	sl, r0
   2c028:	ldr	r0, [fp, #8]
   2c02c:	cmp	r0, #0
   2c030:	beq	2c058 <fputs@plt+0x1ac70>
   2c034:	cmp	sl, #0
   2c038:	bne	2c058 <fputs@plt+0x1ac70>
   2c03c:	ldr	r0, [sp, #60]	; 0x3c
   2c040:	ldr	r0, [r0, #4]
   2c044:	ldr	r1, [r0]
   2c048:	ldr	r2, [r1, #20]
   2c04c:	ldr	r1, [fp, #8]
   2c050:	blx	r2
   2c054:	mov	sl, r0
   2c058:	ldr	r6, [sp, #60]	; 0x3c
   2c05c:	ldr	r4, [sp, #56]	; 0x38
   2c060:	ldr	r5, [sp, #72]	; 0x48
   2c064:	ldr	r8, [sp, #32]
   2c068:	cmp	sl, #0
   2c06c:	bne	2c094 <fputs@plt+0x1acac>
   2c070:	ldr	r0, [sp, #52]	; 0x34
   2c074:	mov	sl, #0
   2c078:	str	r9, [r0]
   2c07c:	b	2c094 <fputs@plt+0x1acac>
   2c080:	ldr	r6, [sp, #60]	; 0x3c
   2c084:	mov	sl, r0
   2c088:	ldr	r4, [sp, #56]	; 0x38
   2c08c:	ldr	r5, [sp, #72]	; 0x48
   2c090:	ldr	r8, [sp, #32]
   2c094:	ldrb	r0, [r6, #43]	; 0x2b
   2c098:	cmp	r0, #0
   2c09c:	bne	2c0bc <fputs@plt+0x1acd4>
   2c0a0:	ldr	r0, [r6, #4]
   2c0a4:	mov	r2, #1
   2c0a8:	mov	r3, #9
   2c0ac:	ldr	r1, [r0]
   2c0b0:	ldr	r7, [r1, #56]	; 0x38
   2c0b4:	mov	r1, #3
   2c0b8:	blx	r7
   2c0bc:	cmp	sl, #5
   2c0c0:	moveq	sl, #0
   2c0c4:	ldr	r9, [sp, #12]
   2c0c8:	b	2b7e8 <fputs@plt+0x1a400>
   2c0cc:	push	{r4, r5, r6, sl, fp, lr}
   2c0d0:	add	fp, sp, #16
   2c0d4:	mov	r4, r0
   2c0d8:	ldrb	r0, [r0, #43]	; 0x2b
   2c0dc:	cmp	r0, #2
   2c0e0:	bne	2c120 <fputs@plt+0x1ad38>
   2c0e4:	ldr	r0, [r4, #24]
   2c0e8:	cmp	r0, #1
   2c0ec:	blt	2c11c <fputs@plt+0x1ad34>
   2c0f0:	mov	r5, #0
   2c0f4:	mov	r6, #0
   2c0f8:	ldr	r0, [r4, #32]
   2c0fc:	ldr	r0, [r0, r6, lsl #2]
   2c100:	bl	144bc <fputs@plt+0x30d4>
   2c104:	ldr	r0, [r4, #32]
   2c108:	str	r5, [r0, r6, lsl #2]
   2c10c:	add	r6, r6, #1
   2c110:	ldr	r0, [r4, #24]
   2c114:	cmp	r6, r0
   2c118:	blt	2c0f8 <fputs@plt+0x1ad10>
   2c11c:	pop	{r4, r5, r6, sl, fp, pc}
   2c120:	ldr	r0, [r4, #4]
   2c124:	ldr	r2, [r0]
   2c128:	ldr	r2, [r2, #64]	; 0x40
   2c12c:	pop	{r4, r5, r6, sl, fp, lr}
   2c130:	bx	r2
   2c134:	push	{r4, sl, fp, lr}
   2c138:	add	fp, sp, #8
   2c13c:	mov	r4, r0
   2c140:	ldrb	r0, [r0, #44]	; 0x2c
   2c144:	cmp	r0, #0
   2c148:	popeq	{r4, sl, fp, pc}
   2c14c:	ldrb	r0, [r4, #43]	; 0x2b
   2c150:	cmp	r0, #0
   2c154:	bne	2c174 <fputs@plt+0x1ad8c>
   2c158:	ldr	r0, [r4, #4]
   2c15c:	mov	r2, #1
   2c160:	mov	r3, #9
   2c164:	ldr	r1, [r0]
   2c168:	ldr	ip, [r1, #56]	; 0x38
   2c16c:	mov	r1, #0
   2c170:	blx	ip
   2c174:	mov	r0, #0
   2c178:	str	r0, [r4, #104]	; 0x68
   2c17c:	strb	r0, [r4, #44]	; 0x2c
   2c180:	strb	r0, [r4, #47]	; 0x2f
   2c184:	pop	{r4, sl, fp, pc}
   2c188:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2c18c:	add	fp, sp, #28
   2c190:	sub	sp, sp, #8
   2c194:	mov	ip, r1
   2c198:	ldr	r1, [fp, #8]
   2c19c:	ldr	r8, [r3]
   2c1a0:	cmp	r2, #0
   2c1a4:	mov	r4, #0
   2c1a8:	mov	sl, #0
   2c1ac:	mov	lr, #0
   2c1b0:	movwgt	r4, #1
   2c1b4:	ldr	r9, [r1]
   2c1b8:	str	r1, [sp]
   2c1bc:	str	r3, [sp, #4]
   2c1c0:	ldr	r3, [fp, #12]
   2c1c4:	cmp	r9, #0
   2c1c8:	movwgt	lr, #1
   2c1cc:	cmple	r2, #1
   2c1d0:	blt	2c278 <fputs@plt+0x1ae90>
   2c1d4:	mov	r7, #0
   2c1d8:	mov	r6, r3
   2c1dc:	mov	r5, #0
   2c1e0:	mov	sl, #0
   2c1e4:	tst	r4, #1
   2c1e8:	beq	2c220 <fputs@plt+0x1ae38>
   2c1ec:	tst	lr, #1
   2c1f0:	beq	2c214 <fputs@plt+0x1ae2c>
   2c1f4:	add	r4, r8, r5, lsl #1
   2c1f8:	add	r1, ip, r7, lsl #1
   2c1fc:	ldrh	r4, [r4]
   2c200:	ldrh	r1, [r1]
   2c204:	ldr	r4, [r0, r4, lsl #2]
   2c208:	ldr	r1, [r0, r1, lsl #2]
   2c20c:	cmp	r1, r4
   2c210:	bcs	2c220 <fputs@plt+0x1ae38>
   2c214:	add	r4, ip, r7, lsl #1
   2c218:	add	r7, r7, #1
   2c21c:	b	2c228 <fputs@plt+0x1ae40>
   2c220:	add	r4, r8, r5, lsl #1
   2c224:	add	r5, r5, #1
   2c228:	ldrh	r1, [r4]
   2c22c:	cmp	r7, r2
   2c230:	ldr	r4, [r0, r1, lsl #2]
   2c234:	strh	r1, [r6]
   2c238:	bge	2c250 <fputs@plt+0x1ae68>
   2c23c:	add	r1, ip, r7, lsl #1
   2c240:	ldrh	r1, [r1]
   2c244:	ldr	r1, [r0, r1, lsl #2]
   2c248:	cmp	r1, r4
   2c24c:	addeq	r7, r7, #1
   2c250:	cmp	r7, r2
   2c254:	mov	r4, #0
   2c258:	add	sl, sl, #1
   2c25c:	mov	lr, #0
   2c260:	add	r6, r6, #2
   2c264:	movwlt	r4, #1
   2c268:	cmp	r5, r9
   2c26c:	movwlt	lr, #1
   2c270:	cmpge	r7, r2
   2c274:	blt	2c1e4 <fputs@plt+0x1adfc>
   2c278:	ldr	r0, [sp, #4]
   2c27c:	lsl	r2, sl, #1
   2c280:	mov	r1, r3
   2c284:	str	ip, [r0]
   2c288:	ldr	r0, [sp]
   2c28c:	str	sl, [r0]
   2c290:	mov	r0, ip
   2c294:	sub	sp, fp, #28
   2c298:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2c29c:	b	11244 <memcpy@plt>
   2c2a0:	cmp	r0, #0
   2c2a4:	bxeq	lr
   2c2a8:	push	{r4, r5, fp, lr}
   2c2ac:	add	fp, sp, #8
   2c2b0:	mov	r4, r0
   2c2b4:	ldr	r0, [r0, #8]
   2c2b8:	cmp	r0, #0
   2c2bc:	beq	2c2d8 <fputs@plt+0x1aef0>
   2c2c0:	mov	r5, #3
   2c2c4:	ldr	r0, [r4, r5, lsl #2]
   2c2c8:	bl	2c2a0 <fputs@plt+0x1aeb8>
   2c2cc:	add	r5, r5, #1
   2c2d0:	cmp	r5, #128	; 0x80
   2c2d4:	bne	2c2c4 <fputs@plt+0x1aedc>
   2c2d8:	mov	r0, r4
   2c2dc:	pop	{r4, r5, fp, lr}
   2c2e0:	b	144bc <fputs@plt+0x30d4>
   2c2e4:	push	{r4, r5, r6, sl, fp, lr}
   2c2e8:	add	fp, sp, #16
   2c2ec:	mov	r4, r0
   2c2f0:	ldr	r0, [r0, #104]	; 0x68
   2c2f4:	cmp	r0, #1
   2c2f8:	blt	2c324 <fputs@plt+0x1af3c>
   2c2fc:	mov	r5, #0
   2c300:	mov	r6, #16
   2c304:	ldr	r0, [r4, #100]	; 0x64
   2c308:	ldr	r0, [r0, r6]
   2c30c:	bl	2c2a0 <fputs@plt+0x1aeb8>
   2c310:	ldr	r0, [r4, #104]	; 0x68
   2c314:	add	r5, r5, #1
   2c318:	add	r6, r6, #48	; 0x30
   2c31c:	cmp	r5, r0
   2c320:	blt	2c304 <fputs@plt+0x1af1c>
   2c324:	ldr	r5, [r4, #72]	; 0x48
   2c328:	ldrb	r0, [r4, #4]
   2c32c:	ldr	r1, [r5]
   2c330:	cmp	r0, #0
   2c334:	beq	2c34c <fputs@plt+0x1af64>
   2c338:	movw	r0, #48896	; 0xbf00
   2c33c:	movt	r0, #8
   2c340:	cmp	r1, r0
   2c344:	bne	2c36c <fputs@plt+0x1af84>
   2c348:	b	2c358 <fputs@plt+0x1af70>
   2c34c:	cmp	r1, #0
   2c350:	mov	r0, r1
   2c354:	beq	2c36c <fputs@plt+0x1af84>
   2c358:	ldr	r1, [r0, #4]
   2c35c:	mov	r0, r5
   2c360:	blx	r1
   2c364:	mov	r0, #0
   2c368:	str	r0, [r5]
   2c36c:	ldr	r0, [r4, #100]	; 0x64
   2c370:	bl	144bc <fputs@plt+0x30d4>
   2c374:	mov	r0, #0
   2c378:	str	r0, [r4, #100]	; 0x64
   2c37c:	str	r0, [r4, #104]	; 0x68
   2c380:	str	r0, [r4, #56]	; 0x38
   2c384:	pop	{r4, r5, r6, sl, fp, pc}
   2c388:	push	{r4, r5, r6, sl, fp, lr}
   2c38c:	add	fp, sp, #16
   2c390:	mov	r4, r0
   2c394:	bl	2c134 <fputs@plt+0x1ad4c>
   2c398:	ldrsh	r1, [r4, #40]	; 0x28
   2c39c:	cmp	r1, #0
   2c3a0:	bmi	2c3d4 <fputs@plt+0x1afec>
   2c3a4:	ldrb	r0, [r4, #43]	; 0x2b
   2c3a8:	mvn	r6, #0
   2c3ac:	cmp	r0, #0
   2c3b0:	bne	2c3d0 <fputs@plt+0x1afe8>
   2c3b4:	ldr	r0, [r4, #4]
   2c3b8:	add	r1, r1, #3
   2c3bc:	mov	r3, #5
   2c3c0:	ldr	r2, [r0]
   2c3c4:	ldr	r5, [r2, #56]	; 0x38
   2c3c8:	mov	r2, #1
   2c3cc:	blx	r5
   2c3d0:	strh	r6, [r4, #40]	; 0x28
   2c3d4:	pop	{r4, r5, r6, sl, fp, pc}
   2c3d8:	push	{r4, r5, fp, lr}
   2c3dc:	add	fp, sp, #8
   2c3e0:	ldrb	r5, [r0, #17]
   2c3e4:	mov	r4, r0
   2c3e8:	cmp	r5, #6
   2c3ec:	bne	2c3f8 <fputs@plt+0x1b010>
   2c3f0:	ldr	r0, [r4, #44]	; 0x2c
   2c3f4:	pop	{r4, r5, fp, pc}
   2c3f8:	mov	r0, #0
   2c3fc:	cmp	r5, #2
   2c400:	popcc	{r4, r5, fp, pc}
   2c404:	ldr	r0, [r4, #216]	; 0xd8
   2c408:	cmp	r0, #0
   2c40c:	beq	2c440 <fputs@plt+0x1b058>
   2c410:	mov	r0, r4
   2c414:	mov	r1, #2
   2c418:	mvn	r2, #0
   2c41c:	bl	2c8b8 <fputs@plt+0x1b4d0>
   2c420:	ldrb	r1, [r4, #20]
   2c424:	mov	r5, r0
   2c428:	mov	r0, r4
   2c42c:	mov	r2, #0
   2c430:	bl	2c4c0 <fputs@plt+0x1b0d8>
   2c434:	cmp	r5, #0
   2c438:	movne	r0, r5
   2c43c:	b	2c4a0 <fputs@plt+0x1b0b8>
   2c440:	cmp	r5, #2
   2c444:	beq	2c468 <fputs@plt+0x1b080>
   2c448:	ldr	r0, [r4, #68]	; 0x44
   2c44c:	ldr	r0, [r0]
   2c450:	cmp	r0, #0
   2c454:	beq	2c468 <fputs@plt+0x1b080>
   2c458:	mov	r0, r4
   2c45c:	mov	r1, #0
   2c460:	bl	2ce88 <fputs@plt+0x1baa0>
   2c464:	b	2c4a0 <fputs@plt+0x1b0b8>
   2c468:	mov	r0, r4
   2c46c:	mov	r1, #0
   2c470:	mov	r2, #0
   2c474:	bl	2c4c0 <fputs@plt+0x1b0d8>
   2c478:	cmp	r5, #3
   2c47c:	bcc	2c4a0 <fputs@plt+0x1b0b8>
   2c480:	ldrb	r1, [r4, #16]
   2c484:	cmp	r1, #0
   2c488:	bne	2c4a0 <fputs@plt+0x1b0b8>
   2c48c:	mov	r1, #6
   2c490:	strb	r1, [r4, #17]
   2c494:	mov	r1, #4
   2c498:	str	r1, [r4, #44]	; 0x2c
   2c49c:	pop	{r4, r5, fp, pc}
   2c4a0:	uxtb	r1, r0
   2c4a4:	cmp	r1, #13
   2c4a8:	cmpne	r1, #10
   2c4ac:	bne	2c4bc <fputs@plt+0x1b0d4>
   2c4b0:	mov	r1, #6
   2c4b4:	strb	r1, [r4, #17]
   2c4b8:	str	r0, [r4, #44]	; 0x2c
   2c4bc:	pop	{r4, r5, fp, pc}
   2c4c0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2c4c4:	add	fp, sp, #28
   2c4c8:	sub	sp, sp, #28
   2c4cc:	mov	r4, r0
   2c4d0:	ldrb	r0, [r0, #17]
   2c4d4:	mov	r8, r2
   2c4d8:	mov	r5, r1
   2c4dc:	cmp	r0, #1
   2c4e0:	bhi	2c4f4 <fputs@plt+0x1b10c>
   2c4e4:	ldrb	r0, [r4, #18]
   2c4e8:	mov	r7, #0
   2c4ec:	cmp	r0, #2
   2c4f0:	bcc	2c8ac <fputs@plt+0x1b4c4>
   2c4f4:	mov	r0, r4
   2c4f8:	bl	2c2e4 <fputs@plt+0x1aefc>
   2c4fc:	ldr	r7, [r4, #68]	; 0x44
   2c500:	mov	r9, #0
   2c504:	mov	r6, #0
   2c508:	ldr	r0, [r7]
   2c50c:	cmp	r0, #0
   2c510:	beq	2c754 <fputs@plt+0x1b36c>
   2c514:	movw	r1, #48896	; 0xbf00
   2c518:	movt	r1, #8
   2c51c:	cmp	r0, r1
   2c520:	beq	2c5a4 <fputs@plt+0x1b1bc>
   2c524:	ldrb	r1, [r4, #5]
   2c528:	add	sl, r4, #80	; 0x50
   2c52c:	cmp	r1, #1
   2c530:	beq	2c620 <fputs@plt+0x1b238>
   2c534:	cmp	r1, #3
   2c538:	bne	2c5d4 <fputs@plt+0x1b1ec>
   2c53c:	ldrd	r2, [sl]
   2c540:	mov	r5, #0
   2c544:	mov	r6, #0
   2c548:	orrs	r1, r2, r3
   2c54c:	beq	2c598 <fputs@plt+0x1b1b0>
   2c550:	ldr	r1, [r0, #16]
   2c554:	mov	r0, r7
   2c558:	mov	r2, #0
   2c55c:	mov	r3, #0
   2c560:	blx	r1
   2c564:	mov	r6, r0
   2c568:	cmp	r0, #0
   2c56c:	bne	2c598 <fputs@plt+0x1b1b0>
   2c570:	ldrb	r0, [r4, #8]
   2c574:	mov	r6, #0
   2c578:	cmp	r0, #0
   2c57c:	beq	2c598 <fputs@plt+0x1b1b0>
   2c580:	ldr	r0, [r4, #68]	; 0x44
   2c584:	ldrb	r1, [r4, #12]
   2c588:	ldr	r2, [r0]
   2c58c:	ldr	r2, [r2, #20]
   2c590:	blx	r2
   2c594:	mov	r6, r0
   2c598:	str	r5, [sl]
   2c59c:	str	r5, [sl, #4]
   2c5a0:	b	2c754 <fputs@plt+0x1b36c>
   2c5a4:	ldr	r0, [r7, #16]
   2c5a8:	cmp	r0, #0
   2c5ac:	beq	2c5c4 <fputs@plt+0x1b1dc>
   2c5b0:	ldr	r5, [r0]
   2c5b4:	bl	144bc <fputs@plt+0x30d4>
   2c5b8:	cmp	r5, #0
   2c5bc:	mov	r0, r5
   2c5c0:	bne	2c5b0 <fputs@plt+0x1b1c8>
   2c5c4:	mov	r6, #0
   2c5c8:	str	r6, [r7]
   2c5cc:	str	r6, [r7, #16]
   2c5d0:	b	2c754 <fputs@plt+0x1b36c>
   2c5d4:	cmp	r1, #5
   2c5d8:	ldrbne	r1, [r4, #4]
   2c5dc:	cmpne	r1, #0
   2c5e0:	bne	2c620 <fputs@plt+0x1b238>
   2c5e4:	ldr	r1, [r0, #4]
   2c5e8:	ldrb	r5, [r4, #13]
   2c5ec:	mov	r0, r7
   2c5f0:	blx	r1
   2c5f4:	mov	r6, #0
   2c5f8:	cmp	r5, #0
   2c5fc:	str	r6, [r7]
   2c600:	bne	2c754 <fputs@plt+0x1b36c>
   2c604:	ldr	r0, [r4]
   2c608:	ldrb	r2, [r4, #9]
   2c60c:	ldr	r1, [r4, #180]	; 0xb4
   2c610:	ldr	r3, [r0, #28]
   2c614:	blx	r3
   2c618:	mov	r6, r0
   2c61c:	b	2c754 <fputs@plt+0x1b36c>
   2c620:	ldrd	r2, [sl]
   2c624:	mov	r6, #0
   2c628:	orrs	r1, r2, r3
   2c62c:	mov	r1, #0
   2c630:	beq	2c74c <fputs@plt+0x1b364>
   2c634:	add	r1, r4, #168	; 0xa8
   2c638:	cmp	r5, #0
   2c63c:	ldr	r3, [r1]
   2c640:	ldr	r2, [r1, #4]
   2c644:	str	r2, [sp, #12]
   2c648:	bne	2c680 <fputs@plt+0x1b298>
   2c64c:	orrs	r1, r3, r2
   2c650:	beq	2c680 <fputs@plt+0x1b298>
   2c654:	mov	r5, r3
   2c658:	ldr	r3, [r0, #12]
   2c65c:	movw	r1, #48981	; 0xbf55
   2c660:	mov	r0, #0
   2c664:	mov	r2, #28
   2c668:	movt	r1, #8
   2c66c:	str	r0, [sp]
   2c670:	str	r0, [sp, #4]
   2c674:	mov	r0, r7
   2c678:	blx	r3
   2c67c:	b	2c698 <fputs@plt+0x1b2b0>
   2c680:	ldr	r1, [r0, #16]
   2c684:	mov	r5, r3
   2c688:	mov	r0, r7
   2c68c:	mov	r2, #0
   2c690:	mov	r3, #0
   2c694:	blx	r1
   2c698:	mov	r1, #0
   2c69c:	mov	r6, r0
   2c6a0:	cmp	r0, #0
   2c6a4:	bne	2c74c <fputs@plt+0x1b364>
   2c6a8:	ldrb	r0, [r4, #7]
   2c6ac:	mov	r6, #0
   2c6b0:	cmp	r0, #0
   2c6b4:	bne	2c6d8 <fputs@plt+0x1b2f0>
   2c6b8:	ldr	r0, [r4, #68]	; 0x44
   2c6bc:	ldr	r1, [r0]
   2c6c0:	ldr	r2, [r1, #20]
   2c6c4:	ldrb	r1, [r4, #12]
   2c6c8:	orr	r1, r1, #16
   2c6cc:	blx	r2
   2c6d0:	mov	r1, #0
   2c6d4:	mov	r6, r0
   2c6d8:	mov	r7, r5
   2c6dc:	subs	r0, r5, #1
   2c6e0:	ldr	r5, [sp, #12]
   2c6e4:	sbcs	r0, r5, #0
   2c6e8:	blt	2c74c <fputs@plt+0x1b364>
   2c6ec:	cmp	r6, #0
   2c6f0:	bne	2c74c <fputs@plt+0x1b364>
   2c6f4:	ldr	r0, [r4, #68]	; 0x44
   2c6f8:	ldr	r1, [r0]
   2c6fc:	ldr	r2, [r1, #24]
   2c700:	add	r1, sp, #16
   2c704:	blx	r2
   2c708:	mov	r6, r0
   2c70c:	cmp	r0, #0
   2c710:	bne	2c748 <fputs@plt+0x1b360>
   2c714:	ldr	r0, [sp, #16]
   2c718:	ldr	r1, [sp, #20]
   2c71c:	mov	r6, #0
   2c720:	subs	r0, r7, r0
   2c724:	sbcs	r0, r5, r1
   2c728:	bge	2c748 <fputs@plt+0x1b360>
   2c72c:	ldr	r0, [r4, #68]	; 0x44
   2c730:	mov	r2, r7
   2c734:	mov	r3, r5
   2c738:	ldr	r1, [r0]
   2c73c:	ldr	r1, [r1, #16]
   2c740:	blx	r1
   2c744:	mov	r6, r0
   2c748:	mov	r1, #0
   2c74c:	str	r1, [sl]
   2c750:	str	r1, [sl, #4]
   2c754:	ldr	r0, [r4, #60]	; 0x3c
   2c758:	bl	2c2a0 <fputs@plt+0x1aeb8>
   2c75c:	str	r9, [r4, #48]	; 0x30
   2c760:	str	r9, [r4, #60]	; 0x3c
   2c764:	ldr	r5, [r4, #212]	; 0xd4
   2c768:	ldr	r0, [r5]
   2c76c:	cmp	r0, #0
   2c770:	beq	2c788 <fputs@plt+0x1b3a0>
   2c774:	bl	283d4 <fputs@plt+0x16fec>
   2c778:	ldr	r0, [r5]
   2c77c:	cmp	r0, #0
   2c780:	bne	2c774 <fputs@plt+0x1b38c>
   2c784:	ldr	r5, [r4, #212]	; 0xd4
   2c788:	ldr	r1, [r4, #28]
   2c78c:	mov	r0, r5
   2c790:	bl	2b0ec <fputs@plt+0x19d04>
   2c794:	ldr	r0, [r4, #216]	; 0xd8
   2c798:	cmp	r0, #0
   2c79c:	beq	2c7e0 <fputs@plt+0x1b3f8>
   2c7a0:	bl	2c134 <fputs@plt+0x1ad4c>
   2c7a4:	cmp	r8, #0
   2c7a8:	beq	2c818 <fputs@plt+0x1b430>
   2c7ac:	cmp	r6, #0
   2c7b0:	bne	2c818 <fputs@plt+0x1b430>
   2c7b4:	ldr	r0, [r4, #64]	; 0x40
   2c7b8:	ldr	r1, [r0]
   2c7bc:	cmp	r1, #0
   2c7c0:	beq	2c814 <fputs@plt+0x1b42c>
   2c7c4:	ldr	r3, [r1, #40]	; 0x28
   2c7c8:	mov	r1, #22
   2c7cc:	mov	r2, #0
   2c7d0:	blx	r3
   2c7d4:	subs	r6, r0, #12
   2c7d8:	movne	r6, r0
   2c7dc:	b	2c818 <fputs@plt+0x1b430>
   2c7e0:	cmp	r8, #0
   2c7e4:	beq	2c7a4 <fputs@plt+0x1b3bc>
   2c7e8:	cmp	r6, #0
   2c7ec:	bne	2c7a4 <fputs@plt+0x1b3bc>
   2c7f0:	ldr	r1, [r4, #28]
   2c7f4:	ldr	r0, [r4, #36]	; 0x24
   2c7f8:	mov	r6, #0
   2c7fc:	cmp	r0, r1
   2c800:	bls	2c7a4 <fputs@plt+0x1b3bc>
   2c804:	mov	r0, r4
   2c808:	bl	2e2ec <fputs@plt+0x1cf04>
   2c80c:	mov	r6, r0
   2c810:	b	2c7a4 <fputs@plt+0x1b3bc>
   2c814:	mov	r6, #0
   2c818:	ldrb	r0, [r4, #4]
   2c81c:	mov	r5, #0
   2c820:	mov	r7, #0
   2c824:	cmp	r0, #0
   2c828:	bne	2c898 <fputs@plt+0x1b4b0>
   2c82c:	ldr	r0, [r4, #216]	; 0xd8
   2c830:	cmp	r0, #0
   2c834:	beq	2c84c <fputs@plt+0x1b464>
   2c838:	mov	r1, #0
   2c83c:	mov	r7, #0
   2c840:	bl	2e3f8 <fputs@plt+0x1d010>
   2c844:	cmp	r0, #0
   2c848:	beq	2c898 <fputs@plt+0x1b4b0>
   2c84c:	ldr	r0, [r4, #64]	; 0x40
   2c850:	mov	r8, #0
   2c854:	mov	r7, #0
   2c858:	ldr	r1, [r0]
   2c85c:	cmp	r1, #0
   2c860:	beq	2c894 <fputs@plt+0x1b4ac>
   2c864:	ldrb	r2, [r4, #14]
   2c868:	mov	r7, #0
   2c86c:	cmp	r2, #0
   2c870:	bne	2c884 <fputs@plt+0x1b49c>
   2c874:	ldr	r2, [r1, #32]
   2c878:	mov	r1, #1
   2c87c:	blx	r2
   2c880:	mov	r7, r0
   2c884:	ldrb	r0, [r4, #18]
   2c888:	cmp	r0, #5
   2c88c:	movne	r0, #1
   2c890:	strbne	r0, [r4, #18]
   2c894:	strb	r8, [r4, #19]
   2c898:	cmp	r6, #0
   2c89c:	mov	r0, #1
   2c8a0:	strb	r5, [r4, #20]
   2c8a4:	movne	r7, r6
   2c8a8:	strb	r0, [r4, #17]
   2c8ac:	mov	r0, r7
   2c8b0:	sub	sp, fp, #28
   2c8b4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2c8b8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2c8bc:	add	fp, sp, #28
   2c8c0:	sub	sp, sp, #36	; 0x24
   2c8c4:	ldr	r7, [r0, #44]	; 0x2c
   2c8c8:	cmp	r7, #0
   2c8cc:	bne	2ce7c <fputs@plt+0x1ba94>
   2c8d0:	mov	r4, r0
   2c8d4:	ldr	r0, [r0, #104]	; 0x68
   2c8d8:	mov	r7, #0
   2c8dc:	cmp	r0, r2
   2c8e0:	ble	2ce7c <fputs@plt+0x1ba94>
   2c8e4:	mov	r9, r1
   2c8e8:	subs	r1, r1, #1
   2c8ec:	movwne	r1, #1
   2c8f0:	add	r8, r1, r2
   2c8f4:	cmp	r8, r0
   2c8f8:	bge	2c930 <fputs@plt+0x1b548>
   2c8fc:	add	r0, r1, r2
   2c900:	mov	r1, #16
   2c904:	mov	r5, r8
   2c908:	add	r0, r0, r0, lsl #1
   2c90c:	add	r6, r1, r0, lsl #4
   2c910:	ldr	r0, [r4, #100]	; 0x64
   2c914:	ldr	r0, [r0, r6]
   2c918:	bl	2c2a0 <fputs@plt+0x1aeb8>
   2c91c:	ldr	r0, [r4, #104]	; 0x68
   2c920:	add	r5, r5, #1
   2c924:	add	r6, r6, #48	; 0x30
   2c928:	cmp	r5, r0
   2c92c:	blt	2c910 <fputs@plt+0x1b528>
   2c930:	cmp	r9, #1
   2c934:	str	r8, [r4, #104]	; 0x68
   2c938:	bne	2c9c0 <fputs@plt+0x1b5d8>
   2c93c:	cmp	r8, #0
   2c940:	bne	2ce7c <fputs@plt+0x1ba94>
   2c944:	ldr	r5, [r4, #72]	; 0x48
   2c948:	mov	r7, #0
   2c94c:	mov	r6, r5
   2c950:	ldr	r0, [r6], #24
   2c954:	cmp	r0, #0
   2c958:	beq	2ce7c <fputs@plt+0x1ba94>
   2c95c:	movw	r1, #48896	; 0xbf00
   2c960:	movt	r1, #8
   2c964:	cmp	r0, r1
   2c968:	bne	2c9b4 <fputs@plt+0x1b5cc>
   2c96c:	ldr	r0, [r5, #16]
   2c970:	add	r8, r5, #40	; 0x28
   2c974:	cmp	r0, #0
   2c978:	beq	2c990 <fputs@plt+0x1b5a8>
   2c97c:	ldr	r7, [r0]
   2c980:	bl	144bc <fputs@plt+0x30d4>
   2c984:	cmp	r7, #0
   2c988:	mov	r0, r7
   2c98c:	bne	2c97c <fputs@plt+0x1b594>
   2c990:	mov	r0, #0
   2c994:	str	r0, [r5, #32]
   2c998:	str	r0, [r5, #12]
   2c99c:	str	r0, [r5, #16]
   2c9a0:	str	r0, [r6]
   2c9a4:	str	r0, [r6, #4]
   2c9a8:	str	r0, [r5, #48]	; 0x30
   2c9ac:	str	r0, [r8]
   2c9b0:	str	r0, [r8, #4]
   2c9b4:	mov	r7, #0
   2c9b8:	str	r7, [r4, #56]	; 0x38
   2c9bc:	b	2ce7c <fputs@plt+0x1ba94>
   2c9c0:	ldr	r0, [r4, #216]	; 0xd8
   2c9c4:	cmp	r0, #0
   2c9c8:	bne	2c9dc <fputs@plt+0x1b5f4>
   2c9cc:	ldr	r0, [r4, #68]	; 0x44
   2c9d0:	ldr	r0, [r0]
   2c9d4:	cmp	r0, #0
   2c9d8:	beq	2ce7c <fputs@plt+0x1ba94>
   2c9dc:	cmp	r8, #0
   2c9e0:	beq	2ca3c <fputs@plt+0x1b654>
   2c9e4:	ldr	r0, [r4, #100]	; 0x64
   2c9e8:	sub	r1, r8, #1
   2c9ec:	add	r1, r1, r1, lsl #1
   2c9f0:	add	r2, r0, r1, lsl #4
   2c9f4:	cmp	r2, #0
   2c9f8:	beq	2ca3c <fputs@plt+0x1b654>
   2c9fc:	add	r5, r0, r1, lsl #4
   2ca00:	mov	r0, #512	; 0x200
   2ca04:	mov	r1, #0
   2ca08:	str	r2, [sp, #12]
   2ca0c:	ldr	r6, [r5, #20]!
   2ca10:	bl	1438c <fputs@plt+0x2fa4>
   2ca14:	cmp	r0, #0
   2ca18:	beq	2cd04 <fputs@plt+0x1b91c>
   2ca1c:	mov	r7, r0
   2ca20:	add	r0, r0, #4
   2ca24:	mov	r1, #0
   2ca28:	mov	r2, #508	; 0x1fc
   2ca2c:	bl	1119c <memset@plt>
   2ca30:	str	r6, [r7]
   2ca34:	mov	lr, #1
   2ca38:	b	2ca50 <fputs@plt+0x1b668>
   2ca3c:	mov	r0, #0
   2ca40:	add	r5, r4, #32
   2ca44:	mov	r7, #0
   2ca48:	mov	lr, #0
   2ca4c:	str	r0, [sp, #12]
   2ca50:	ldr	r0, [r5]
   2ca54:	add	r6, r4, #80	; 0x50
   2ca58:	cmp	lr, #0
   2ca5c:	str	r0, [r4, #28]
   2ca60:	ldrb	r0, [r4, #13]
   2ca64:	strb	r0, [r4, #19]
   2ca68:	beq	2cb04 <fputs@plt+0x1b71c>
   2ca6c:	ldr	r0, [r4, #216]	; 0xd8
   2ca70:	ldm	r6, {r2, sl}
   2ca74:	cmp	r0, #0
   2ca78:	bne	2cbc0 <fputs@plt+0x1b7d8>
   2ca7c:	ldr	r3, [sp, #12]
   2ca80:	mov	ip, sl
   2ca84:	mov	r8, ip
   2ca88:	ldr	sl, [r3, #8]
   2ca8c:	ldr	r5, [r3, #12]
   2ca90:	ldm	r3, {r0, r1}
   2ca94:	strd	r0, [r6]
   2ca98:	str	r7, [sp, #20]
   2ca9c:	orrs	r3, sl, r5
   2caa0:	moveq	sl, r2
   2caa4:	moveq	r5, ip
   2caa8:	subs	r3, r0, sl
   2caac:	sbcs	r3, r1, r5
   2cab0:	bge	2cafc <fputs@plt+0x1b714>
   2cab4:	mov	r9, r2
   2cab8:	str	lr, [sp, #8]
   2cabc:	mov	r0, #1
   2cac0:	mov	r1, r6
   2cac4:	mov	r2, r7
   2cac8:	mov	r3, #1
   2cacc:	str	r0, [sp]
   2cad0:	mov	r0, r4
   2cad4:	bl	2d4cc <fputs@plt+0x1c0e4>
   2cad8:	cmp	r0, #0
   2cadc:	bne	2cd68 <fputs@plt+0x1b980>
   2cae0:	ldrd	r0, [r6]
   2cae4:	ldr	r7, [sp, #20]
   2cae8:	subs	r2, r0, sl
   2caec:	sbcs	r2, r1, r5
   2caf0:	blt	2cabc <fputs@plt+0x1b6d4>
   2caf4:	ldr	lr, [sp, #8]
   2caf8:	mov	r2, r9
   2cafc:	mov	sl, r8
   2cb00:	b	2cbd4 <fputs@plt+0x1b7ec>
   2cb04:	ldr	r8, [r4, #216]	; 0xd8
   2cb08:	cmp	r8, #0
   2cb0c:	beq	2cbbc <fputs@plt+0x1b7d4>
   2cb10:	ldr	r0, [r4, #32]
   2cb14:	str	r0, [r4, #28]
   2cb18:	ldrb	r0, [r8, #44]	; 0x2c
   2cb1c:	cmp	r0, #0
   2cb20:	beq	2cd0c <fputs@plt+0x1b924>
   2cb24:	ldr	sl, [r8, #32]
   2cb28:	ldr	r9, [r8, #68]	; 0x44
   2cb2c:	add	r0, r8, #52	; 0x34
   2cb30:	mov	r2, #48	; 0x30
   2cb34:	ldr	r1, [sl]
   2cb38:	bl	11244 <memcpy@plt>
   2cb3c:	ldr	r0, [r8, #68]	; 0x44
   2cb40:	mov	r7, #0
   2cb44:	add	r1, r0, #1
   2cb48:	cmp	r1, r9
   2cb4c:	bhi	2cd18 <fputs@plt+0x1b930>
   2cb50:	mov	r1, #136	; 0x88
   2cb54:	add	r5, r0, #34	; 0x22
   2cb58:	add	r6, r1, r0, lsl #2
   2cb5c:	mov	r0, #0
   2cb60:	cmp	r0, r5, lsr #12
   2cb64:	beq	2cb80 <fputs@plt+0x1b798>
   2cb68:	lsr	r0, r5, #12
   2cb6c:	mov	r1, r5
   2cb70:	ldr	r0, [sl, r0, lsl #2]
   2cb74:	bfc	r1, #12, #20
   2cb78:	add	r0, r0, r1, lsl #2
   2cb7c:	b	2cb88 <fputs@plt+0x1b7a0>
   2cb80:	ldr	r0, [sl]
   2cb84:	add	r0, r0, r6
   2cb88:	ldr	r1, [r0]
   2cb8c:	mov	r0, r4
   2cb90:	bl	2db40 <fputs@plt+0x1c758>
   2cb94:	mov	r7, r0
   2cb98:	sub	r0, r5, #32
   2cb9c:	cmp	r0, r9
   2cba0:	bhi	2cd14 <fputs@plt+0x1b92c>
   2cba4:	cmp	r7, #0
   2cba8:	bne	2cd14 <fputs@plt+0x1b92c>
   2cbac:	ldr	sl, [r8, #32]
   2cbb0:	add	r5, r5, #1
   2cbb4:	add	r6, r6, #4
   2cbb8:	b	2cb5c <fputs@plt+0x1b774>
   2cbbc:	ldm	r6, {r2, sl}
   2cbc0:	mov	r0, #0
   2cbc4:	mov	r1, #0
   2cbc8:	str	r7, [sp, #20]
   2cbcc:	str	r0, [r6]
   2cbd0:	str	r0, [r6, #4]
   2cbd4:	subs	r0, r0, r2
   2cbd8:	mov	r7, #0
   2cbdc:	sbcs	r0, r1, sl
   2cbe0:	bge	2cd78 <fputs@plt+0x1b990>
   2cbe4:	add	r0, r4, #88	; 0x58
   2cbe8:	mov	r8, sl
   2cbec:	str	lr, [sp, #8]
   2cbf0:	str	r0, [sp, #16]
   2cbf4:	mov	r0, #0
   2cbf8:	mov	r1, #0
   2cbfc:	mov	r3, sl
   2cc00:	mov	r9, r2
   2cc04:	str	r0, [sp, #24]
   2cc08:	add	r0, sp, #24
   2cc0c:	str	r0, [sp]
   2cc10:	add	r0, sp, #32
   2cc14:	str	r0, [sp, #4]
   2cc18:	mov	r0, r4
   2cc1c:	bl	2d8a0 <fputs@plt+0x1c4b8>
   2cc20:	ldr	r5, [sp, #24]
   2cc24:	mov	r7, r0
   2cc28:	cmp	r5, #0
   2cc2c:	bne	2cc78 <fputs@plt+0x1b890>
   2cc30:	ldr	r1, [sp, #16]
   2cc34:	ldr	r0, [r4, #156]	; 0x9c
   2cc38:	ldrd	r2, [r6]
   2cc3c:	ldm	r1, {r1, r5}
   2cc40:	adds	r0, r1, r0
   2cc44:	adc	r1, r5, #0
   2cc48:	eor	r2, r0, r2
   2cc4c:	eor	r3, r1, r3
   2cc50:	orrs	r2, r2, r3
   2cc54:	bne	2ccdc <fputs@plt+0x1b8f4>
   2cc58:	ldr	r2, [r4, #160]	; 0xa0
   2cc5c:	subs	r0, r9, r0
   2cc60:	sbc	r1, sl, r1
   2cc64:	add	r2, r2, #8
   2cc68:	asr	r3, r2, #31
   2cc6c:	bl	88a7c <fputs@plt+0x77694>
   2cc70:	mov	r5, r0
   2cc74:	str	r0, [sp, #24]
   2cc78:	cmp	r7, #0
   2cc7c:	bne	2ccdc <fputs@plt+0x1b8f4>
   2cc80:	cmp	r5, #0
   2cc84:	mov	r2, r9
   2cc88:	beq	2cce0 <fputs@plt+0x1b8f8>
   2cc8c:	mov	sl, #1
   2cc90:	ldrd	r0, [r6]
   2cc94:	subs	r0, r0, r2
   2cc98:	sbcs	r0, r1, r8
   2cc9c:	bge	2cce8 <fputs@plt+0x1b900>
   2cca0:	ldr	r2, [sp, #20]
   2cca4:	mov	r0, #1
   2cca8:	mov	r1, r6
   2ccac:	mov	r3, #1
   2ccb0:	str	r0, [sp]
   2ccb4:	mov	r0, r4
   2ccb8:	bl	2d4cc <fputs@plt+0x1c0e4>
   2ccbc:	mov	r7, r0
   2ccc0:	cmp	sl, r5
   2ccc4:	bcs	2ccdc <fputs@plt+0x1b8f4>
   2ccc8:	add	sl, sl, #1
   2cccc:	cmp	r7, #0
   2ccd0:	mov	r2, r9
   2ccd4:	beq	2cc90 <fputs@plt+0x1b8a8>
   2ccd8:	b	2cce0 <fputs@plt+0x1b8f8>
   2ccdc:	mov	r2, r9
   2cce0:	cmp	r7, #0
   2cce4:	bne	2cd70 <fputs@plt+0x1b988>
   2cce8:	ldrd	r0, [r6]
   2ccec:	mov	sl, r8
   2ccf0:	subs	r0, r0, r2
   2ccf4:	sbcs	r0, r1, r8
   2ccf8:	blt	2cbf4 <fputs@plt+0x1b80c>
   2ccfc:	mov	r7, #0
   2cd00:	b	2cd74 <fputs@plt+0x1b98c>
   2cd04:	mov	r7, #7
   2cd08:	b	2ce7c <fputs@plt+0x1ba94>
   2cd0c:	mov	r7, #0
   2cd10:	b	2cd24 <fputs@plt+0x1b93c>
   2cd14:	ldr	r0, [r8, #68]	; 0x44
   2cd18:	cmp	r9, r0
   2cd1c:	movne	r0, r8
   2cd20:	blne	2a198 <fputs@plt+0x18db0>
   2cd24:	ldr	r0, [r4, #212]	; 0xd4
   2cd28:	bl	2dbfc <fputs@plt+0x1c814>
   2cd2c:	cmp	r7, #0
   2cd30:	bne	2ce7c <fputs@plt+0x1ba94>
   2cd34:	cmp	r0, #0
   2cd38:	beq	2ce7c <fputs@plt+0x1ba94>
   2cd3c:	ldr	r1, [r0, #20]
   2cd40:	ldr	r5, [r0, #12]
   2cd44:	mov	r0, r4
   2cd48:	bl	2db40 <fputs@plt+0x1c758>
   2cd4c:	mov	r7, r0
   2cd50:	cmp	r5, #0
   2cd54:	beq	2ce7c <fputs@plt+0x1ba94>
   2cd58:	cmp	r7, #0
   2cd5c:	mov	r0, r5
   2cd60:	beq	2cd3c <fputs@plt+0x1b954>
   2cd64:	b	2ce7c <fputs@plt+0x1ba94>
   2cd68:	mov	r7, r0
   2cd6c:	mov	r2, r9
   2cd70:	mov	sl, r8
   2cd74:	ldr	lr, [sp, #8]
   2cd78:	cmp	lr, #0
   2cd7c:	str	r2, [sp, #16]
   2cd80:	beq	2ce60 <fputs@plt+0x1ba78>
   2cd84:	ldr	r5, [sp, #12]
   2cd88:	ldr	r0, [r4, #160]	; 0xa0
   2cd8c:	ldr	r1, [r5, #24]
   2cd90:	add	r0, r0, #4
   2cd94:	umull	r2, r3, r0, r1
   2cd98:	asr	r0, r0, #31
   2cd9c:	mla	r0, r0, r1, r3
   2cda0:	str	r2, [sp, #24]
   2cda4:	str	r0, [sp, #28]
   2cda8:	ldr	r0, [r4, #216]	; 0xd8
   2cdac:	cmp	r0, #0
   2cdb0:	beq	2cdcc <fputs@plt+0x1b9e4>
   2cdb4:	ldr	r2, [r0, #112]	; 0x70
   2cdb8:	ldr	r3, [r5, #40]	; 0x28
   2cdbc:	cmp	r3, r2
   2cdc0:	bne	2cdd8 <fputs@plt+0x1b9f0>
   2cdc4:	ldr	r2, [r5, #28]
   2cdc8:	b	2cde8 <fputs@plt+0x1ba00>
   2cdcc:	cmp	r7, #0
   2cdd0:	bne	2ce60 <fputs@plt+0x1ba78>
   2cdd4:	b	2ce10 <fputs@plt+0x1ba28>
   2cdd8:	mov	r2, #0
   2cddc:	str	r2, [r5, #28]
   2cde0:	ldr	r3, [r0, #112]	; 0x70
   2cde4:	str	r3, [r5, #40]	; 0x28
   2cde8:	ldr	r3, [r0, #68]	; 0x44
   2cdec:	cmp	r2, r3
   2cdf0:	bcs	2ce10 <fputs@plt+0x1ba28>
   2cdf4:	str	r2, [r0, #68]	; 0x44
   2cdf8:	ldr	r1, [r5, #32]
   2cdfc:	str	r1, [r0, #76]	; 0x4c
   2ce00:	ldr	r1, [r5, #36]	; 0x24
   2ce04:	str	r1, [r0, #80]	; 0x50
   2ce08:	bl	2a198 <fputs@plt+0x18db0>
   2ce0c:	ldr	r1, [r5, #24]
   2ce10:	mov	r8, sl
   2ce14:	sub	r5, r1, #1
   2ce18:	mov	r9, #1
   2ce1c:	add	sl, sp, #24
   2ce20:	ldr	r0, [r4, #56]	; 0x38
   2ce24:	add	r5, r5, #1
   2ce28:	cmp	r5, r0
   2ce2c:	bcs	2ce58 <fputs@plt+0x1ba70>
   2ce30:	ldr	r2, [sp, #20]
   2ce34:	mov	r0, r4
   2ce38:	mov	r1, sl
   2ce3c:	mov	r3, #0
   2ce40:	str	r9, [sp]
   2ce44:	bl	2d4cc <fputs@plt+0x1c0e4>
   2ce48:	cmp	r0, #0
   2ce4c:	beq	2ce20 <fputs@plt+0x1ba38>
   2ce50:	mov	r7, r0
   2ce54:	b	2ce5c <fputs@plt+0x1ba74>
   2ce58:	mov	r7, #0
   2ce5c:	mov	sl, r8
   2ce60:	ldr	r0, [sp, #20]
   2ce64:	bl	2c2a0 <fputs@plt+0x1aeb8>
   2ce68:	cmp	r7, #0
   2ce6c:	bne	2ce7c <fputs@plt+0x1ba94>
   2ce70:	ldr	r0, [sp, #16]
   2ce74:	mov	r7, #0
   2ce78:	stm	r6, {r0, sl}
   2ce7c:	mov	r0, r7
   2ce80:	sub	sp, fp, #28
   2ce84:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2ce88:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2ce8c:	add	fp, sp, #28
   2ce90:	sub	sp, sp, #76	; 0x4c
   2ce94:	mov	r8, r0
   2ce98:	ldr	r5, [r0]
   2ce9c:	mov	r4, #0
   2cea0:	mov	r0, #1
   2cea4:	mov	r9, r1
   2cea8:	str	r4, [sp, #40]	; 0x28
   2ceac:	str	r0, [sp, #36]	; 0x24
   2ceb0:	ldr	r0, [r8, #68]	; 0x44
   2ceb4:	ldr	r1, [r0]
   2ceb8:	ldr	r2, [r1, #24]
   2cebc:	add	r1, sp, #48	; 0x30
   2cec0:	blx	r2
   2cec4:	cmp	r0, #0
   2cec8:	beq	2ced4 <fputs@plt+0x1baec>
   2cecc:	mov	r7, r0
   2ced0:	b	2cefc <fputs@plt+0x1bb14>
   2ced4:	ldr	r1, [r8]
   2ced8:	ldr	r6, [r8, #208]	; 0xd0
   2cedc:	ldr	r0, [r8, #68]	; 0x44
   2cee0:	ldr	r1, [r1, #8]
   2cee4:	add	r2, r1, #1
   2cee8:	mov	r1, r6
   2ceec:	bl	2e16c <fputs@plt+0x1cd84>
   2cef0:	mov	r7, r0
   2cef4:	cmp	r0, #0
   2cef8:	beq	2cf3c <fputs@plt+0x1bb54>
   2cefc:	ldrb	r0, [r8, #13]
   2cf00:	strb	r0, [r8, #19]
   2cf04:	cmp	r9, #0
   2cf08:	cmpne	r4, #0
   2cf0c:	beq	2cf28 <fputs@plt+0x1bb40>
   2cf10:	ldr	r3, [r8, #180]	; 0xb4
   2cf14:	movw	r1, #63140	; 0xf6a4
   2cf18:	movw	r0, #539	; 0x21b
   2cf1c:	mov	r2, r4
   2cf20:	movt	r1, #8
   2cf24:	bl	15e38 <fputs@plt+0x4a50>
   2cf28:	mov	r0, r8
   2cf2c:	bl	271d4 <fputs@plt+0x15dec>
   2cf30:	mov	r0, r7
   2cf34:	sub	sp, fp, #28
   2cf38:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2cf3c:	ldrb	r0, [r6]
   2cf40:	mov	r4, #0
   2cf44:	mov	r7, #0
   2cf48:	cmp	r0, #0
   2cf4c:	beq	2cf6c <fputs@plt+0x1bb84>
   2cf50:	ldr	r7, [r5, #32]
   2cf54:	add	r3, sp, #36	; 0x24
   2cf58:	mov	r0, r5
   2cf5c:	mov	r1, r6
   2cf60:	mov	r2, #0
   2cf64:	blx	r7
   2cf68:	mov	r7, r0
   2cf6c:	cmp	r7, #0
   2cf70:	str	r8, [sp, #28]
   2cf74:	bne	2d174 <fputs@plt+0x1bd8c>
   2cf78:	ldr	r0, [sp, #36]	; 0x24
   2cf7c:	cmp	r0, #0
   2cf80:	beq	2d174 <fputs@plt+0x1bd8c>
   2cf84:	add	r1, r8, #88	; 0x58
   2cf88:	add	r0, r8, #80	; 0x50
   2cf8c:	mov	r4, #0
   2cf90:	str	r9, [sp, #20]
   2cf94:	str	r1, [sp, #24]
   2cf98:	mov	r1, #0
   2cf9c:	str	r0, [sp, #32]
   2cfa0:	str	r1, [r0]
   2cfa4:	str	r1, [r0, #4]
   2cfa8:	ldr	r2, [sp, #48]	; 0x30
   2cfac:	ldr	r3, [sp, #52]	; 0x34
   2cfb0:	add	r0, sp, #44	; 0x2c
   2cfb4:	mov	r1, r9
   2cfb8:	str	r0, [sp]
   2cfbc:	add	r0, sp, #40	; 0x28
   2cfc0:	str	r0, [sp, #4]
   2cfc4:	mov	r0, r8
   2cfc8:	bl	2d8a0 <fputs@plt+0x1c4b8>
   2cfcc:	cmp	r0, #0
   2cfd0:	bne	2d150 <fputs@plt+0x1bd68>
   2cfd4:	ldr	r5, [sp, #44]	; 0x2c
   2cfd8:	cmn	r5, #1
   2cfdc:	bne	2d00c <fputs@plt+0x1bc24>
   2cfe0:	ldr	r2, [r8, #160]	; 0xa0
   2cfe4:	ldr	r0, [r8, #156]	; 0x9c
   2cfe8:	ldr	r1, [sp, #48]	; 0x30
   2cfec:	ldr	r3, [sp, #52]	; 0x34
   2cff0:	subs	r0, r1, r0
   2cff4:	add	r2, r2, #8
   2cff8:	sbc	r1, r3, #0
   2cffc:	asr	r3, r2, #31
   2d000:	bl	88a7c <fputs@plt+0x77694>
   2d004:	mov	r5, r0
   2d008:	str	r0, [sp, #44]	; 0x2c
   2d00c:	mov	sl, r9
   2d010:	orrs	r0, r5, r9
   2d014:	beq	2d02c <fputs@plt+0x1bc44>
   2d018:	ldr	r0, [sp, #32]
   2d01c:	ldr	r9, [r8, #156]	; 0x9c
   2d020:	mov	r8, #0
   2d024:	ldrd	r6, [r0]
   2d028:	b	2d094 <fputs@plt+0x1bcac>
   2d02c:	ldr	r2, [sp, #24]
   2d030:	ldr	r0, [sp, #32]
   2d034:	ldr	r9, [r8, #156]	; 0x9c
   2d038:	ldrd	r2, [r2]
   2d03c:	ldrd	r0, [r0]
   2d040:	adds	r6, r2, r9
   2d044:	adc	r7, r3, #0
   2d048:	eor	r2, r6, r0
   2d04c:	eor	r3, r7, r1
   2d050:	orrs	r2, r2, r3
   2d054:	mov	r2, r8
   2d058:	mov	r8, #0
   2d05c:	bne	2d08c <fputs@plt+0x1bca4>
   2d060:	ldr	r0, [sp, #48]	; 0x30
   2d064:	ldr	r2, [r2, #160]	; 0xa0
   2d068:	ldr	r1, [sp, #52]	; 0x34
   2d06c:	subs	r0, r0, r6
   2d070:	add	r2, r2, #8
   2d074:	sbc	r1, r1, r7
   2d078:	asr	r3, r2, #31
   2d07c:	bl	88a7c <fputs@plt+0x77694>
   2d080:	mov	r5, r0
   2d084:	str	r0, [sp, #44]	; 0x2c
   2d088:	b	2d094 <fputs@plt+0x1bcac>
   2d08c:	mov	r6, r0
   2d090:	mov	r7, r1
   2d094:	eor	r1, r7, r8
   2d098:	ldr	r8, [sp, #28]
   2d09c:	eor	r0, r6, r9
   2d0a0:	mov	r9, sl
   2d0a4:	orrs	r0, r0, r1
   2d0a8:	bne	2d0c8 <fputs@plt+0x1bce0>
   2d0ac:	ldr	r6, [sp, #40]	; 0x28
   2d0b0:	mov	r0, r8
   2d0b4:	mov	r1, r6
   2d0b8:	bl	2e2ec <fputs@plt+0x1cf04>
   2d0bc:	cmp	r0, #0
   2d0c0:	bne	2cecc <fputs@plt+0x1bae4>
   2d0c4:	str	r6, [r8, #28]
   2d0c8:	cmp	r5, #0
   2d0cc:	beq	2cfa8 <fputs@plt+0x1bbc0>
   2d0d0:	ldr	r0, [sp, #20]
   2d0d4:	add	r6, r5, r4
   2d0d8:	cmp	r0, #0
   2d0dc:	movne	r0, r8
   2d0e0:	blne	2afc8 <fputs@plt+0x19be0>
   2d0e4:	ldr	r1, [sp, #32]
   2d0e8:	mov	r0, #0
   2d0ec:	mov	r2, #0
   2d0f0:	mov	r3, #1
   2d0f4:	str	r0, [sp]
   2d0f8:	mov	r0, r8
   2d0fc:	bl	2d4cc <fputs@plt+0x1c0e4>
   2d100:	cmp	r0, #0
   2d104:	bne	2d128 <fputs@plt+0x1bd40>
   2d108:	subs	r5, r5, #1
   2d10c:	add	r4, r4, #1
   2d110:	mov	r0, #0
   2d114:	bne	2d0d8 <fputs@plt+0x1bcf0>
   2d118:	mov	r0, #0
   2d11c:	mov	r4, r6
   2d120:	str	r0, [sp, #20]
   2d124:	b	2cfa8 <fputs@plt+0x1bbc0>
   2d128:	mov	r7, r0
   2d12c:	cmp	r0, #101	; 0x65
   2d130:	bne	2d168 <fputs@plt+0x1bd80>
   2d134:	ldr	r0, [sp, #48]	; 0x30
   2d138:	ldr	r1, [sp, #52]	; 0x34
   2d13c:	ldr	r2, [sp, #32]
   2d140:	strd	r0, [r2]
   2d144:	mov	r0, #0
   2d148:	str	r0, [sp, #20]
   2d14c:	b	2cfa8 <fputs@plt+0x1bbc0>
   2d150:	mov	r7, r0
   2d154:	cmp	r0, #101	; 0x65
   2d158:	bne	2d174 <fputs@plt+0x1bd8c>
   2d15c:	ldrb	r0, [r8, #13]
   2d160:	strb	r0, [r8, #19]
   2d164:	b	2d184 <fputs@plt+0x1bd9c>
   2d168:	movw	r0, #522	; 0x20a
   2d16c:	cmp	r7, r0
   2d170:	beq	2d15c <fputs@plt+0x1bd74>
   2d174:	ldrb	r0, [r8, #13]
   2d178:	cmp	r7, #0
   2d17c:	strb	r0, [r8, #19]
   2d180:	bne	2cf04 <fputs@plt+0x1bb1c>
   2d184:	ldr	r1, [r8]
   2d188:	ldr	r6, [r8, #208]	; 0xd0
   2d18c:	ldr	r0, [r8, #68]	; 0x44
   2d190:	ldr	r1, [r1, #8]
   2d194:	add	r2, r1, #1
   2d198:	mov	r1, r6
   2d19c:	bl	2e16c <fputs@plt+0x1cd84>
   2d1a0:	cmp	r0, #0
   2d1a4:	bne	2d1f0 <fputs@plt+0x1be08>
   2d1a8:	ldrb	r0, [r8, #17]
   2d1ac:	sub	r0, r0, #1
   2d1b0:	uxtb	r0, r0
   2d1b4:	cmp	r0, #3
   2d1b8:	bcc	2d1d0 <fputs@plt+0x1bde8>
   2d1bc:	mov	r0, r8
   2d1c0:	mov	r1, #0
   2d1c4:	bl	190d8 <fputs@plt+0x7cf0>
   2d1c8:	cmp	r0, #0
   2d1cc:	bne	2d1f0 <fputs@plt+0x1be08>
   2d1d0:	ldrb	r1, [r6]
   2d1d4:	mov	r0, r8
   2d1d8:	mov	r2, #0
   2d1dc:	cmp	r1, #0
   2d1e0:	movwne	r1, #1
   2d1e4:	bl	2c4c0 <fputs@plt+0x1b0d8>
   2d1e8:	cmp	r0, #0
   2d1ec:	beq	2d1f8 <fputs@plt+0x1be10>
   2d1f0:	mov	r7, r0
   2d1f4:	b	2cf04 <fputs@plt+0x1bb1c>
   2d1f8:	ldrb	r0, [r6]
   2d1fc:	cmp	r0, #0
   2d200:	ldrne	r0, [sp, #36]	; 0x24
   2d204:	cmpne	r0, #0
   2d208:	bne	2d214 <fputs@plt+0x1be2c>
   2d20c:	mov	r7, #0
   2d210:	b	2cf04 <fputs@plt+0x1bb1c>
   2d214:	ldr	sl, [r8]
   2d218:	ldr	r0, [sl, #4]
   2d21c:	lsl	r7, r0, #1
   2d220:	sbfx	r1, r0, #30, #1
   2d224:	mov	r0, r7
   2d228:	bl	1438c <fputs@plt+0x2fa4>
   2d22c:	cmp	r0, #0
   2d230:	beq	2d2cc <fputs@plt+0x1bee4>
   2d234:	mov	r1, #0
   2d238:	mov	r2, r7
   2d23c:	mov	r8, r0
   2d240:	str	r4, [sp, #32]
   2d244:	mov	r5, #0
   2d248:	bl	1119c <memset@plt>
   2d24c:	ldr	r7, [sl, #24]
   2d250:	ldr	r4, [sl, #4]
   2d254:	mov	r0, sl
   2d258:	mov	r1, r6
   2d25c:	mov	r2, r8
   2d260:	movw	r3, #16385	; 0x4001
   2d264:	str	r5, [sp]
   2d268:	blx	r7
   2d26c:	cmp	r0, #0
   2d270:	bne	2d290 <fputs@plt+0x1bea8>
   2d274:	ldr	r0, [r8]
   2d278:	sub	r1, fp, #40	; 0x28
   2d27c:	ldr	r2, [r0, #24]
   2d280:	mov	r0, r8
   2d284:	blx	r2
   2d288:	cmp	r0, #0
   2d28c:	beq	2d2d8 <fputs@plt+0x1bef0>
   2d290:	mov	r7, r0
   2d294:	mov	r0, r5
   2d298:	bl	144bc <fputs@plt+0x30d4>
   2d29c:	ldr	r0, [r8]
   2d2a0:	ldr	r4, [sp, #32]
   2d2a4:	cmp	r0, #0
   2d2a8:	beq	2d2c0 <fputs@plt+0x1bed8>
   2d2ac:	ldr	r1, [r0, #4]
   2d2b0:	mov	r0, r8
   2d2b4:	blx	r1
   2d2b8:	mov	r0, #0
   2d2bc:	str	r0, [r8]
   2d2c0:	mov	r0, r8
   2d2c4:	bl	144bc <fputs@plt+0x30d4>
   2d2c8:	b	2d2d0 <fputs@plt+0x1bee8>
   2d2cc:	mov	r7, #7
   2d2d0:	ldr	r8, [sp, #28]
   2d2d4:	b	2cf04 <fputs@plt+0x1bb1c>
   2d2d8:	ldr	r0, [sl, #8]
   2d2dc:	ldr	r1, [fp, #-36]	; 0xffffffdc
   2d2e0:	add	r2, r0, #1
   2d2e4:	ldr	r0, [fp, #-40]	; 0xffffffd8
   2d2e8:	str	r2, [sp, #16]
   2d2ec:	adds	r0, r0, r2
   2d2f0:	adc	r1, r1, r2, asr #31
   2d2f4:	adds	r0, r0, #1
   2d2f8:	adc	r1, r1, #0
   2d2fc:	bl	1438c <fputs@plt+0x2fa4>
   2d300:	cmp	r0, #0
   2d304:	beq	2d348 <fputs@plt+0x1bf60>
   2d308:	mov	r1, r0
   2d30c:	ldr	r0, [r8]
   2d310:	str	r9, [sp, #12]
   2d314:	ldr	r9, [fp, #-40]	; 0xffffffd8
   2d318:	mov	r5, r1
   2d31c:	ldr	r3, [r0, #8]
   2d320:	mov	r0, #0
   2d324:	mov	r2, r9
   2d328:	str	r0, [sp]
   2d32c:	str	r0, [sp, #4]
   2d330:	mov	r0, r8
   2d334:	blx	r3
   2d338:	cmp	r0, #0
   2d33c:	beq	2d350 <fputs@plt+0x1bf68>
   2d340:	ldr	r9, [sp, #12]
   2d344:	b	2d290 <fputs@plt+0x1bea8>
   2d348:	mov	r7, #7
   2d34c:	b	2d294 <fputs@plt+0x1beac>
   2d350:	ldr	r0, [fp, #-40]	; 0xffffffd8
   2d354:	mov	r1, #0
   2d358:	str	r5, [sp, #20]
   2d35c:	strb	r1, [r5, r0]
   2d360:	ldr	r0, [fp, #-40]	; 0xffffffd8
   2d364:	ldr	r1, [fp, #-36]	; 0xffffffdc
   2d368:	subs	r0, r0, #1
   2d36c:	sbcs	r0, r1, #0
   2d370:	blt	2d47c <fputs@plt+0x1c094>
   2d374:	ldr	r1, [sp, #20]
   2d378:	add	r4, r8, r4
   2d37c:	add	r0, r9, r1
   2d380:	add	r0, r0, #1
   2d384:	str	r0, [sp, #24]
   2d388:	ldr	r7, [sl, #32]
   2d38c:	mov	r0, sl
   2d390:	mov	r2, #0
   2d394:	sub	r3, fp, #44	; 0x2c
   2d398:	mov	r5, sl
   2d39c:	mov	r9, r1
   2d3a0:	blx	r7
   2d3a4:	cmp	r0, #0
   2d3a8:	bne	2d4b0 <fputs@plt+0x1c0c8>
   2d3ac:	ldr	r0, [fp, #-44]	; 0xffffffd4
   2d3b0:	mov	r1, r9
   2d3b4:	cmp	r0, #0
   2d3b8:	beq	2d448 <fputs@plt+0x1c060>
   2d3bc:	ldr	r7, [r5, #24]
   2d3c0:	mov	r0, #0
   2d3c4:	mov	r2, r4
   2d3c8:	movw	r3, #2049	; 0x801
   2d3cc:	str	r0, [sp]
   2d3d0:	mov	r0, r5
   2d3d4:	blx	r7
   2d3d8:	cmp	r0, #0
   2d3dc:	bne	2d4b0 <fputs@plt+0x1c0c8>
   2d3e0:	ldr	r1, [sp, #24]
   2d3e4:	ldr	r2, [sp, #16]
   2d3e8:	mov	r0, r4
   2d3ec:	bl	2e16c <fputs@plt+0x1cd84>
   2d3f0:	mov	r7, r0
   2d3f4:	ldr	r0, [r4]
   2d3f8:	cmp	r0, #0
   2d3fc:	beq	2d414 <fputs@plt+0x1c02c>
   2d400:	ldr	r1, [r0, #4]
   2d404:	mov	r0, r4
   2d408:	blx	r1
   2d40c:	mov	r0, #0
   2d410:	str	r0, [r4]
   2d414:	cmp	r7, #0
   2d418:	bne	2d4b4 <fputs@plt+0x1c0cc>
   2d41c:	ldr	r0, [sp, #24]
   2d420:	mov	r1, r9
   2d424:	ldrb	r0, [r0]
   2d428:	cmp	r0, #0
   2d42c:	beq	2d448 <fputs@plt+0x1c060>
   2d430:	ldr	r0, [sp, #24]
   2d434:	mov	r1, r6
   2d438:	bl	113c4 <strcmp@plt>
   2d43c:	mov	r1, r9
   2d440:	cmp	r0, #0
   2d444:	beq	2d4c4 <fputs@plt+0x1c0dc>
   2d448:	mov	r0, r1
   2d44c:	mov	r5, r1
   2d450:	bl	11220 <strlen@plt>
   2d454:	bic	r0, r0, #-1073741824	; 0xc0000000
   2d458:	ldr	r3, [fp, #-40]	; 0xffffffd8
   2d45c:	ldr	r2, [fp, #-36]	; 0xffffffdc
   2d460:	add	r0, r0, r5
   2d464:	add	r1, r0, #1
   2d468:	ldr	r0, [sp, #20]
   2d46c:	sub	r0, r1, r0
   2d470:	subs	r3, r0, r3
   2d474:	rscs	r0, r2, r0, asr #31
   2d478:	blt	2d388 <fputs@plt+0x1bfa0>
   2d47c:	ldr	r0, [r8]
   2d480:	cmp	r0, #0
   2d484:	beq	2d49c <fputs@plt+0x1c0b4>
   2d488:	ldr	r1, [r0, #4]
   2d48c:	mov	r0, r8
   2d490:	blx	r1
   2d494:	mov	r0, #0
   2d498:	str	r0, [r8]
   2d49c:	ldr	r3, [sl, #28]
   2d4a0:	mov	r0, sl
   2d4a4:	mov	r1, r6
   2d4a8:	mov	r2, #0
   2d4ac:	blx	r3
   2d4b0:	mov	r7, r0
   2d4b4:	ldr	r0, [sp, #20]
   2d4b8:	bl	144bc <fputs@plt+0x30d4>
   2d4bc:	ldr	r9, [sp, #12]
   2d4c0:	b	2d29c <fputs@plt+0x1beb4>
   2d4c4:	mov	r7, #0
   2d4c8:	b	2d4b4 <fputs@plt+0x1c0cc>
   2d4cc:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2d4d0:	add	fp, sp, #28
   2d4d4:	sub	sp, sp, #36	; 0x24
   2d4d8:	cmp	r3, #0
   2d4dc:	mov	r4, r0
   2d4e0:	mov	r0, #72	; 0x48
   2d4e4:	mov	r9, r3
   2d4e8:	mov	sl, r2
   2d4ec:	ldrd	r2, [r1]
   2d4f0:	mov	r5, r1
   2d4f4:	movwne	r0, #68	; 0x44
   2d4f8:	ldr	r6, [r4, #208]	; 0xd0
   2d4fc:	ldr	r8, [r4, r0]
   2d500:	add	r0, sp, #28
   2d504:	str	r0, [sp]
   2d508:	mov	r0, r8
   2d50c:	bl	2e100 <fputs@plt+0x1cd18>
   2d510:	mov	r7, r0
   2d514:	cmp	r0, #0
   2d518:	bne	2d550 <fputs@plt+0x1c168>
   2d51c:	ldr	r3, [r8]
   2d520:	ldrd	r0, [r5]
   2d524:	ldr	r2, [r4, #160]	; 0xa0
   2d528:	ldr	r3, [r3, #8]
   2d52c:	adds	r0, r0, #4
   2d530:	adc	r1, r1, #0
   2d534:	stm	sp, {r0, r1}
   2d538:	mov	r0, r8
   2d53c:	mov	r1, r6
   2d540:	blx	r3
   2d544:	mov	r7, r0
   2d548:	cmp	r0, #0
   2d54c:	beq	2d55c <fputs@plt+0x1c174>
   2d550:	mov	r0, r7
   2d554:	sub	sp, fp, #28
   2d558:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2d55c:	ldr	r0, [r4, #160]	; 0xa0
   2d560:	str	r6, [sp, #20]
   2d564:	mov	r7, #101	; 0x65
   2d568:	ldrd	r2, [r5]
   2d56c:	add	r1, r0, r9, lsl #2
   2d570:	add	r1, r1, #4
   2d574:	adds	r6, r2, r1
   2d578:	adc	r3, r3, r1, asr #31
   2d57c:	str	r6, [r5]
   2d580:	str	r3, [r5, #4]
   2d584:	ldr	ip, [sp, #28]
   2d588:	cmp	ip, #0
   2d58c:	beq	2d550 <fputs@plt+0x1c168>
   2d590:	movw	r1, #17320	; 0x43a8
   2d594:	movt	r1, #10
   2d598:	ldr	r1, [r1]
   2d59c:	sdiv	r0, r1, r0
   2d5a0:	add	r0, r0, #1
   2d5a4:	cmp	ip, r0
   2d5a8:	beq	2d550 <fputs@plt+0x1c168>
   2d5ac:	ldr	r0, [r4, #28]
   2d5b0:	mov	r7, #0
   2d5b4:	cmp	ip, r0
   2d5b8:	bhi	2d550 <fputs@plt+0x1c168>
   2d5bc:	cmp	sl, #0
   2d5c0:	beq	2d5e8 <fputs@plt+0x1c200>
   2d5c4:	mov	r0, sl
   2d5c8:	mov	r1, ip
   2d5cc:	str	ip, [sp, #16]
   2d5d0:	str	r3, [sp, #12]
   2d5d4:	bl	28448 <fputs@plt+0x17060>
   2d5d8:	ldr	r3, [sp, #12]
   2d5dc:	ldr	ip, [sp, #16]
   2d5e0:	cmp	r0, #0
   2d5e4:	bne	2d550 <fputs@plt+0x1c168>
   2d5e8:	cmp	r9, #0
   2d5ec:	beq	2d664 <fputs@plt+0x1c27c>
   2d5f0:	subs	r2, r6, #4
   2d5f4:	add	r0, sp, #24
   2d5f8:	mov	r6, ip
   2d5fc:	str	r0, [sp]
   2d600:	sbc	r3, r3, #0
   2d604:	mov	r0, r8
   2d608:	bl	2e100 <fputs@plt+0x1cd18>
   2d60c:	mov	r7, r0
   2d610:	cmp	r0, #0
   2d614:	bne	2d550 <fputs@plt+0x1c168>
   2d618:	ldr	r0, [fp, #8]
   2d61c:	mov	ip, r6
   2d620:	cmp	r0, #0
   2d624:	bne	2d664 <fputs@plt+0x1c27c>
   2d628:	ldr	r1, [r4, #160]	; 0xa0
   2d62c:	ldr	r0, [r4, #52]	; 0x34
   2d630:	sub	r1, r1, #200	; 0xc8
   2d634:	cmp	r1, #1
   2d638:	blt	2d654 <fputs@plt+0x1c26c>
   2d63c:	ldr	r3, [sp, #20]
   2d640:	ldrb	r2, [r3, r1]
   2d644:	sub	r1, r1, #200	; 0xc8
   2d648:	cmp	r1, #0
   2d64c:	add	r0, r0, r2
   2d650:	bgt	2d640 <fputs@plt+0x1c258>
   2d654:	ldr	r1, [sp, #24]
   2d658:	mov	r7, #101	; 0x65
   2d65c:	cmp	r0, r1
   2d660:	bne	2d550 <fputs@plt+0x1c168>
   2d664:	cmp	sl, #0
   2d668:	beq	2d68c <fputs@plt+0x1c2a4>
   2d66c:	mov	r0, sl
   2d670:	mov	r1, ip
   2d674:	mov	r6, ip
   2d678:	bl	28ab8 <fputs@plt+0x176d0>
   2d67c:	mov	ip, r6
   2d680:	mov	r7, r0
   2d684:	cmp	r0, #0
   2d688:	bne	2d550 <fputs@plt+0x1c168>
   2d68c:	ldr	sl, [sp, #20]
   2d690:	cmp	ip, #1
   2d694:	bne	2d6a8 <fputs@plt+0x1c2c0>
   2d698:	ldrb	r0, [sl, #20]
   2d69c:	ldrsh	r1, [r4, #150]	; 0x96
   2d6a0:	cmp	r1, r0
   2d6a4:	strhne	r0, [r4, #150]	; 0x96
   2d6a8:	ldr	r0, [r4, #216]	; 0xd8
   2d6ac:	mov	r6, #0
   2d6b0:	cmp	r0, #0
   2d6b4:	bne	2d6d0 <fputs@plt+0x1c2e8>
   2d6b8:	mov	r0, r4
   2d6bc:	mov	r1, ip
   2d6c0:	mov	r6, ip
   2d6c4:	bl	2dcf0 <fputs@plt+0x1c908>
   2d6c8:	mov	ip, r6
   2d6cc:	mov	r6, r0
   2d6d0:	cmp	r9, #0
   2d6d4:	str	r6, [sp, #32]
   2d6d8:	beq	2d70c <fputs@plt+0x1c324>
   2d6dc:	ldrb	r0, [r4, #7]
   2d6e0:	mov	r1, #1
   2d6e4:	cmp	r0, #0
   2d6e8:	bne	2d728 <fputs@plt+0x1c340>
   2d6ec:	ldr	r2, [r4, #88]	; 0x58
   2d6f0:	ldm	r5, {r0, r3}
   2d6f4:	ldr	r7, [r4, #92]	; 0x5c
   2d6f8:	mov	r1, #0
   2d6fc:	subs	r0, r2, r0
   2d700:	sbcs	r0, r7, r3
   2d704:	movwge	r1, #1
   2d708:	b	2d728 <fputs@plt+0x1c340>
   2d70c:	cmp	r6, #0
   2d710:	beq	2d724 <fputs@plt+0x1c33c>
   2d714:	ldrh	r0, [r6, #24]
   2d718:	mov	r1, #1
   2d71c:	bic	r1, r1, r0, lsr #3
   2d720:	b	2d728 <fputs@plt+0x1c340>
   2d724:	mov	r1, #1
   2d728:	ldr	r0, [r4, #64]	; 0x40
   2d72c:	ldr	r3, [r0]
   2d730:	cmp	r3, #0
   2d734:	cmpne	r1, #0
   2d738:	bne	2d7cc <fputs@plt+0x1c3e4>
   2d73c:	cmp	r9, #0
   2d740:	mov	r7, #0
   2d744:	cmpeq	r6, #0
   2d748:	beq	2d840 <fputs@plt+0x1c458>
   2d74c:	cmp	r6, #0
   2d750:	beq	2d550 <fputs@plt+0x1c168>
   2d754:	ldr	r8, [r6, #4]
   2d758:	ldr	r2, [r4, #160]	; 0xa0
   2d75c:	mov	r1, sl
   2d760:	mov	sl, ip
   2d764:	mov	r0, r8
   2d768:	bl	11244 <memcpy@plt>
   2d76c:	ldr	r1, [r4, #204]	; 0xcc
   2d770:	mov	r0, r6
   2d774:	blx	r1
   2d778:	cmp	r9, #0
   2d77c:	beq	2d7a8 <fputs@plt+0x1c3c0>
   2d780:	ldr	r0, [fp, #8]
   2d784:	cmp	r0, #0
   2d788:	beq	2d7a0 <fputs@plt+0x1c3b8>
   2d78c:	ldrd	r0, [r5]
   2d790:	ldrd	r2, [r4, #88]	; 0x58
   2d794:	subs	r0, r2, r0
   2d798:	sbcs	r0, r3, r1
   2d79c:	blt	2d7a8 <fputs@plt+0x1c3c0>
   2d7a0:	mov	r0, r6
   2d7a4:	bl	283d4 <fputs@plt+0x16fec>
   2d7a8:	cmp	sl, #1
   2d7ac:	bne	2d7c0 <fputs@plt+0x1c3d8>
   2d7b0:	add	r0, r8, #24
   2d7b4:	vld1.8	{d16-d17}, [r0]
   2d7b8:	add	r0, r4, #112	; 0x70
   2d7bc:	vst1.8	{d16-d17}, [r0]
   2d7c0:	mov	r0, r6
   2d7c4:	bl	2dfcc <fputs@plt+0x1cbe4>
   2d7c8:	b	2d550 <fputs@plt+0x1c168>
   2d7cc:	ldrb	r1, [r4, #17]
   2d7d0:	sub	r1, r1, #1
   2d7d4:	uxtb	r1, r1
   2d7d8:	cmp	r1, #3
   2d7dc:	bcc	2d73c <fputs@plt+0x1c354>
   2d7e0:	ldr	r2, [r4, #160]	; 0xa0
   2d7e4:	sub	r1, ip, #1
   2d7e8:	mov	r8, ip
   2d7ec:	ldr	lr, [r3, #12]
   2d7f0:	umull	ip, r7, r2, r1
   2d7f4:	asr	r3, r2, #31
   2d7f8:	mla	r1, r3, r1, r7
   2d7fc:	str	ip, [sp]
   2d800:	str	r1, [sp, #4]
   2d804:	mov	r1, sl
   2d808:	blx	lr
   2d80c:	mov	r7, r0
   2d810:	ldr	r0, [r4, #36]	; 0x24
   2d814:	mov	ip, r8
   2d818:	cmp	r8, r0
   2d81c:	strhi	ip, [r4, #36]	; 0x24
   2d820:	ldr	r0, [r4, #96]	; 0x60
   2d824:	cmp	r0, #0
   2d828:	beq	2d74c <fputs@plt+0x1c364>
   2d82c:	mov	r1, ip
   2d830:	mov	r2, sl
   2d834:	bl	2a260 <fputs@plt+0x18e78>
   2d838:	mov	ip, r8
   2d83c:	b	2d74c <fputs@plt+0x1c364>
   2d840:	ldrb	r0, [r4, #21]
   2d844:	add	r2, sp, #32
   2d848:	mov	r1, ip
   2d84c:	mov	r3, #1
   2d850:	mov	r8, ip
   2d854:	orr	r0, r0, #2
   2d858:	strb	r0, [r4, #21]
   2d85c:	mov	r0, r4
   2d860:	bl	182f8 <fputs@plt+0x6f10>
   2d864:	mov	r7, r0
   2d868:	ldrb	r0, [r4, #21]
   2d86c:	cmp	r7, #0
   2d870:	and	r0, r0, #253	; 0xfd
   2d874:	strb	r0, [r4, #21]
   2d878:	bne	2d550 <fputs@plt+0x1c168>
   2d87c:	ldr	r6, [sp, #32]
   2d880:	ldrh	r0, [r6, #24]
   2d884:	bic	r0, r0, #16
   2d888:	strh	r0, [r6, #24]
   2d88c:	mov	r0, r6
   2d890:	bl	2e144 <fputs@plt+0x1cd5c>
   2d894:	mov	ip, r8
   2d898:	mov	r7, #0
   2d89c:	b	2d74c <fputs@plt+0x1c364>
   2d8a0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2d8a4:	add	fp, sp, #28
   2d8a8:	sub	sp, sp, #28
   2d8ac:	mov	r6, r0
   2d8b0:	mov	sl, r3
   2d8b4:	mov	r3, r0
   2d8b8:	mov	ip, r1
   2d8bc:	mov	r8, r2
   2d8c0:	ldr	r0, [r6, #80]!	; 0x50
   2d8c4:	str	r3, [sp, #8]
   2d8c8:	ldr	r1, [r6, #4]
   2d8cc:	orrs	r2, r0, r1
   2d8d0:	beq	2d90c <fputs@plt+0x1c524>
   2d8d4:	ldr	r4, [r3, #156]	; 0x9c
   2d8d8:	subs	r0, r0, #1
   2d8dc:	mov	r3, #0
   2d8e0:	mov	r9, #0
   2d8e4:	mov	r5, ip
   2d8e8:	sbc	r1, r1, #0
   2d8ec:	mov	r2, r4
   2d8f0:	bl	88a7c <fputs@plt+0x77694>
   2d8f4:	adds	r0, r0, #1
   2d8f8:	mov	ip, r5
   2d8fc:	umull	r5, r0, r0, r4
   2d900:	adc	r1, r1, #0
   2d904:	mla	r7, r1, r4, r0
   2d908:	b	2d91c <fputs@plt+0x1c534>
   2d90c:	ldr	r4, [r3, #156]	; 0x9c
   2d910:	mov	r9, #0
   2d914:	mov	r5, #0
   2d918:	mov	r7, #0
   2d91c:	adds	r1, r5, r4
   2d920:	mov	r0, #101	; 0x65
   2d924:	stm	r6, {r5, r7}
   2d928:	adc	r2, r7, r9
   2d92c:	subs	r1, r8, r1
   2d930:	sbcs	r1, sl, r2
   2d934:	blt	2daa0 <fputs@plt+0x1c6b8>
   2d938:	ldr	r4, [sp, #8]
   2d93c:	cmp	ip, #0
   2d940:	bne	2d95c <fputs@plt+0x1c574>
   2d944:	add	r0, r6, #8
   2d948:	ldrd	r0, [r0]
   2d94c:	eor	r1, r7, r1
   2d950:	eor	r0, r5, r0
   2d954:	orrs	r0, r0, r1
   2d958:	beq	2d9a0 <fputs@plt+0x1c5b8>
   2d95c:	ldr	r0, [r4, #68]	; 0x44
   2d960:	mov	r2, #8
   2d964:	ldr	r1, [r0]
   2d968:	ldr	r3, [r1, #8]
   2d96c:	add	r1, sp, #20
   2d970:	stm	sp, {r5, r7}
   2d974:	blx	r3
   2d978:	cmp	r0, #0
   2d97c:	bne	2daa0 <fputs@plt+0x1c6b8>
   2d980:	movw	r1, #48972	; 0xbf4c
   2d984:	add	r0, sp, #20
   2d988:	mov	r2, #8
   2d98c:	movt	r1, #8
   2d990:	bl	11250 <bcmp@plt>
   2d994:	cmp	r0, #0
   2d998:	mov	r0, #101	; 0x65
   2d99c:	bne	2daa0 <fputs@plt+0x1c6b8>
   2d9a0:	ldr	r1, [fp, #8]
   2d9a4:	ldr	r0, [r4, #68]	; 0x44
   2d9a8:	adds	r2, r5, #8
   2d9ac:	adc	r3, r7, #0
   2d9b0:	str	r1, [sp]
   2d9b4:	bl	2e100 <fputs@plt+0x1cd18>
   2d9b8:	cmp	r0, #0
   2d9bc:	bne	2daa0 <fputs@plt+0x1c6b8>
   2d9c0:	ldr	r0, [r4, #68]	; 0x44
   2d9c4:	adds	r2, r5, #12
   2d9c8:	add	r1, r4, #52	; 0x34
   2d9cc:	adc	r3, r7, #0
   2d9d0:	str	r1, [sp]
   2d9d4:	bl	2e100 <fputs@plt+0x1cd18>
   2d9d8:	cmp	r0, #0
   2d9dc:	bne	2daa0 <fputs@plt+0x1c6b8>
   2d9e0:	ldr	r1, [fp, #12]
   2d9e4:	ldr	r0, [r4, #68]	; 0x44
   2d9e8:	adds	r2, r5, #16
   2d9ec:	adc	r3, r7, #0
   2d9f0:	str	r1, [sp]
   2d9f4:	bl	2e100 <fputs@plt+0x1cd18>
   2d9f8:	cmp	r0, #0
   2d9fc:	bne	2daa0 <fputs@plt+0x1c6b8>
   2da00:	ldr	r2, [r6]
   2da04:	ldr	r1, [r6, #4]
   2da08:	orrs	r0, r2, r1
   2da0c:	beq	2da2c <fputs@plt+0x1c644>
   2da10:	ldr	r5, [r4, #156]	; 0x9c
   2da14:	mov	ip, r6
   2da18:	mov	r0, #0
   2da1c:	adds	r2, r2, r5
   2da20:	adc	r3, r1, #0
   2da24:	strd	r2, [ip]
   2da28:	b	2daa0 <fputs@plt+0x1c6b8>
   2da2c:	ldr	r0, [r4, #68]	; 0x44
   2da30:	adds	r2, r5, #20
   2da34:	add	r1, sp, #12
   2da38:	adc	r3, r7, #0
   2da3c:	str	r1, [sp]
   2da40:	bl	2e100 <fputs@plt+0x1cd18>
   2da44:	cmp	r0, #0
   2da48:	bne	2daa0 <fputs@plt+0x1c6b8>
   2da4c:	ldr	r0, [r4, #68]	; 0x44
   2da50:	adds	r2, r5, #24
   2da54:	add	r1, sp, #16
   2da58:	adc	r3, r7, #0
   2da5c:	str	r1, [sp]
   2da60:	bl	2e100 <fputs@plt+0x1cd18>
   2da64:	cmp	r0, #0
   2da68:	bne	2daa0 <fputs@plt+0x1c6b8>
   2da6c:	ldr	r1, [sp, #16]
   2da70:	cmp	r1, #0
   2da74:	bne	2da80 <fputs@plt+0x1c698>
   2da78:	ldr	r1, [r4, #160]	; 0xa0
   2da7c:	str	r1, [sp, #16]
   2da80:	sub	r2, r1, #512	; 0x200
   2da84:	mov	r0, #101	; 0x65
   2da88:	cmp	r2, #65024	; 0xfe00
   2da8c:	ldrls	r5, [sp, #12]
   2da90:	movwls	r3, #65504	; 0xffe0
   2da94:	subls	r2, r5, #32
   2da98:	cmpls	r2, r3
   2da9c:	bls	2daa8 <fputs@plt+0x1c6c0>
   2daa0:	sub	sp, fp, #28
   2daa4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2daa8:	movw	r2, #21845	; 0x5555
   2daac:	movw	ip, #3855	; 0xf0f
   2dab0:	movw	lr, #257	; 0x101
   2dab4:	movt	r2, #21845	; 0x5555
   2dab8:	movt	ip, #3855	; 0xf0f
   2dabc:	movt	lr, #257	; 0x101
   2dac0:	and	r3, r2, r1, lsr #1
   2dac4:	and	r2, r2, r5, lsr #1
   2dac8:	sub	r1, r1, r3
   2dacc:	movw	r3, #13107	; 0x3333
   2dad0:	sub	r2, r5, r2
   2dad4:	movt	r3, #13107	; 0x3333
   2dad8:	and	r7, r3, r1, lsr #2
   2dadc:	and	r1, r1, r3
   2dae0:	add	r1, r1, r7
   2dae4:	and	r7, r3, r2, lsr #2
   2dae8:	and	r2, r2, r3
   2daec:	add	r1, r1, r1, lsr #4
   2daf0:	add	r2, r2, r7
   2daf4:	add	r2, r2, r2, lsr #4
   2daf8:	and	r1, r1, ip
   2dafc:	mul	r1, r1, lr
   2db00:	and	r2, r2, ip
   2db04:	mul	r2, r2, lr
   2db08:	orr	r1, r2, r1
   2db0c:	mov	r2, #62	; 0x3e
   2db10:	and	r1, r2, r1, lsr #24
   2db14:	cmp	r1, #0
   2db18:	bne	2daa0 <fputs@plt+0x1c6b8>
   2db1c:	add	r1, sp, #16
   2db20:	mov	r0, r4
   2db24:	mvn	r2, #0
   2db28:	bl	26f2c <fputs@plt+0x15b44>
   2db2c:	str	r5, [r4, #156]	; 0x9c
   2db30:	mov	ip, r6
   2db34:	ldr	r2, [r6]
   2db38:	ldr	r1, [r6, #4]
   2db3c:	b	2da1c <fputs@plt+0x1c634>
   2db40:	push	{r4, r5, r6, sl, fp, lr}
   2db44:	add	fp, sp, #16
   2db48:	sub	sp, sp, #8
   2db4c:	mov	r4, r0
   2db50:	bl	2dcf0 <fputs@plt+0x1c908>
   2db54:	mov	r5, #0
   2db58:	cmp	r0, #0
   2db5c:	beq	2dbd0 <fputs@plt+0x1c7e8>
   2db60:	mov	r6, r0
   2db64:	ldrh	r0, [r0, #26]
   2db68:	cmp	r0, #1
   2db6c:	bne	2db7c <fputs@plt+0x1c794>
   2db70:	mov	r0, r6
   2db74:	bl	2dd40 <fputs@plt+0x1c958>
   2db78:	b	2dbd0 <fputs@plt+0x1c7e8>
   2db7c:	mov	r0, #0
   2db80:	add	r2, sp, #4
   2db84:	str	r0, [sp, #4]
   2db88:	ldr	r1, [r6, #20]
   2db8c:	ldr	r0, [r4, #216]	; 0xd8
   2db90:	bl	28d3c <fputs@plt+0x17954>
   2db94:	mov	r5, r0
   2db98:	cmp	r0, #0
   2db9c:	bne	2dbc8 <fputs@plt+0x1c7e0>
   2dba0:	ldr	r1, [sp, #4]
   2dba4:	mov	r0, r6
   2dba8:	bl	2dd90 <fputs@plt+0x1c9a8>
   2dbac:	mov	r5, r0
   2dbb0:	cmp	r0, #0
   2dbb4:	bne	2dbc8 <fputs@plt+0x1c7e0>
   2dbb8:	ldr	r1, [r4, #204]	; 0xcc
   2dbbc:	mov	r0, r6
   2dbc0:	blx	r1
   2dbc4:	mov	r5, #0
   2dbc8:	mov	r0, r6
   2dbcc:	bl	2de80 <fputs@plt+0x1ca98>
   2dbd0:	ldr	r0, [r4, #96]	; 0x60
   2dbd4:	cmp	r0, #0
   2dbd8:	beq	2dbf0 <fputs@plt+0x1c808>
   2dbdc:	mov	r1, #1
   2dbe0:	str	r1, [r0, #16]
   2dbe4:	ldr	r0, [r0, #44]	; 0x2c
   2dbe8:	cmp	r0, #0
   2dbec:	bne	2dbe0 <fputs@plt+0x1c7f8>
   2dbf0:	mov	r0, r5
   2dbf4:	sub	sp, fp, #16
   2dbf8:	pop	{r4, r5, r6, sl, fp, pc}
   2dbfc:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   2dc00:	add	fp, sp, #24
   2dc04:	sub	sp, sp, #128	; 0x80
   2dc08:	ldr	r8, [r0]
   2dc0c:	cmp	r8, #0
   2dc10:	beq	2dcac <fputs@plt+0x1c8c4>
   2dc14:	mov	r0, r8
   2dc18:	ldr	r1, [r0, #32]
   2dc1c:	str	r1, [r0, #12]
   2dc20:	cmp	r1, #0
   2dc24:	mov	r0, r1
   2dc28:	bne	2dc18 <fputs@plt+0x1c830>
   2dc2c:	mov	r4, sp
   2dc30:	mov	r1, #0
   2dc34:	mov	r2, #128	; 0x80
   2dc38:	mov	r5, #0
   2dc3c:	mov	r0, r4
   2dc40:	bl	1119c <memset@plt>
   2dc44:	cmp	r8, #0
   2dc48:	beq	2dcc0 <fputs@plt+0x1c8d8>
   2dc4c:	mov	r5, #0
   2dc50:	mov	r1, r8
   2dc54:	ldr	r8, [r8, #12]
   2dc58:	mov	r7, #0
   2dc5c:	str	r5, [r1, #12]
   2dc60:	ldr	r0, [r4, -r7, lsl #2]
   2dc64:	cmp	r0, #0
   2dc68:	beq	2dc98 <fputs@plt+0x1c8b0>
   2dc6c:	rsb	r6, r7, #0
   2dc70:	bl	2e040 <fputs@plt+0x1cc58>
   2dc74:	sub	r7, r7, #1
   2dc78:	mov	r1, r0
   2dc7c:	str	r5, [r4, r6, lsl #2]
   2dc80:	cmn	r7, #31
   2dc84:	bne	2dc60 <fputs@plt+0x1c878>
   2dc88:	ldr	r0, [sp, #124]	; 0x7c
   2dc8c:	bl	2e040 <fputs@plt+0x1cc58>
   2dc90:	str	r0, [sp, #124]	; 0x7c
   2dc94:	b	2dc9c <fputs@plt+0x1c8b4>
   2dc98:	str	r1, [r4, -r7, lsl #2]
   2dc9c:	cmp	r8, #0
   2dca0:	bne	2dc50 <fputs@plt+0x1c868>
   2dca4:	ldr	r5, [sp]
   2dca8:	b	2dcc0 <fputs@plt+0x1c8d8>
   2dcac:	mov	r0, sp
   2dcb0:	mov	r1, #0
   2dcb4:	mov	r2, #128	; 0x80
   2dcb8:	mov	r5, #0
   2dcbc:	bl	1119c <memset@plt>
   2dcc0:	mov	r4, #1
   2dcc4:	mov	r6, sp
   2dcc8:	ldr	r1, [r6, r4, lsl #2]
   2dccc:	mov	r0, r5
   2dcd0:	bl	2e040 <fputs@plt+0x1cc58>
   2dcd4:	add	r4, r4, #1
   2dcd8:	mov	r5, r0
   2dcdc:	cmp	r4, #32
   2dce0:	bne	2dcc8 <fputs@plt+0x1c8e0>
   2dce4:	mov	r0, r5
   2dce8:	sub	sp, fp, #24
   2dcec:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   2dcf0:	push	{r4, r5, fp, lr}
   2dcf4:	add	fp, sp, #8
   2dcf8:	mov	r5, r0
   2dcfc:	movw	r0, #16696	; 0x4138
   2dd00:	mov	r2, #0
   2dd04:	mov	r4, r1
   2dd08:	movt	r0, #10
   2dd0c:	ldr	r3, [r0, #136]	; 0x88
   2dd10:	ldr	r0, [r5, #212]	; 0xd4
   2dd14:	ldr	r0, [r0, #44]	; 0x2c
   2dd18:	blx	r3
   2dd1c:	cmp	r0, #0
   2dd20:	beq	2dd38 <fputs@plt+0x1c950>
   2dd24:	mov	r2, r0
   2dd28:	ldr	r0, [r5, #212]	; 0xd4
   2dd2c:	mov	r1, r4
   2dd30:	pop	{r4, r5, fp, lr}
   2dd34:	b	2df24 <fputs@plt+0x1cb3c>
   2dd38:	mov	r0, #0
   2dd3c:	pop	{r4, r5, fp, pc}
   2dd40:	push	{r4, sl, fp, lr}
   2dd44:	add	fp, sp, #8
   2dd48:	mov	r4, r0
   2dd4c:	ldrb	r0, [r0, #24]
   2dd50:	tst	r0, #2
   2dd54:	movne	r0, r4
   2dd58:	movne	r1, #1
   2dd5c:	blne	2a554 <fputs@plt+0x1916c>
   2dd60:	ldr	r1, [r4, #28]
   2dd64:	ldr	r2, [r1, #12]
   2dd68:	ldr	r0, [r1, #44]	; 0x2c
   2dd6c:	sub	r2, r2, #1
   2dd70:	str	r2, [r1, #12]
   2dd74:	movw	r2, #16696	; 0x4138
   2dd78:	movt	r2, #10
   2dd7c:	ldr	r1, [r4]
   2dd80:	ldr	r3, [r2, #140]	; 0x8c
   2dd84:	mov	r2, #1
   2dd88:	pop	{r4, sl, fp, lr}
   2dd8c:	bx	r3
   2dd90:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   2dd94:	add	fp, sp, #24
   2dd98:	sub	sp, sp, #8
   2dd9c:	ldr	r9, [r0, #16]
   2dda0:	ldr	r8, [r0, #20]
   2dda4:	mov	r4, r0
   2dda8:	cmp	r1, #0
   2ddac:	ldr	r2, [r9, #160]	; 0xa0
   2ddb0:	beq	2de04 <fputs@plt+0x1ca1c>
   2ddb4:	ldr	r0, [r9, #216]	; 0xd8
   2ddb8:	movw	r6, #65024	; 0xfe00
   2ddbc:	sub	r1, r1, #1
   2ddc0:	mov	r7, #0
   2ddc4:	movt	r6, #1
   2ddc8:	ldrh	r3, [r0, #66]	; 0x42
   2ddcc:	ldr	r0, [r0, #8]
   2ddd0:	orr	r3, r3, r3, lsl #16
   2ddd4:	ldr	r5, [r0]
   2ddd8:	and	r3, r3, r6
   2dddc:	mov	r6, #56	; 0x38
   2dde0:	orr	ip, r3, #24
   2dde4:	cmp	r3, r2
   2dde8:	umlal	r6, r7, ip, r1
   2ddec:	ldr	r1, [r4, #4]
   2ddf0:	ldr	r5, [r5, #8]
   2ddf4:	movlt	r2, r3
   2ddf8:	stm	sp, {r6, r7}
   2ddfc:	blx	r5
   2de00:	b	2de3c <fputs@plt+0x1ca54>
   2de04:	sub	r0, r8, #1
   2de08:	asr	r7, r2, #31
   2de0c:	umull	r3, r1, r0, r2
   2de10:	mla	r7, r0, r7, r1
   2de14:	ldr	r0, [r9, #64]	; 0x40
   2de18:	ldr	r1, [r4, #4]
   2de1c:	ldr	r6, [r0]
   2de20:	ldr	r6, [r6, #8]
   2de24:	stm	sp, {r3, r7}
   2de28:	blx	r6
   2de2c:	mov	r1, r0
   2de30:	movw	r0, #522	; 0x20a
   2de34:	subs	r0, r1, r0
   2de38:	movne	r0, r1
   2de3c:	cmp	r8, #1
   2de40:	bne	2de78 <fputs@plt+0x1ca90>
   2de44:	cmp	r0, #0
   2de48:	beq	2de64 <fputs@plt+0x1ca7c>
   2de4c:	mvn	r1, #0
   2de50:	str	r1, [r9, #112]	; 0x70
   2de54:	str	r1, [r9, #116]	; 0x74
   2de58:	str	r1, [r9, #120]	; 0x78
   2de5c:	str	r1, [r9, #124]	; 0x7c
   2de60:	b	2de78 <fputs@plt+0x1ca90>
   2de64:	ldr	r1, [r4, #4]
   2de68:	add	r1, r1, #24
   2de6c:	vld1.8	{d16-d17}, [r1]
   2de70:	add	r1, r9, #112	; 0x70
   2de74:	vst1.8	{d16-d17}, [r1]
   2de78:	sub	sp, fp, #24
   2de7c:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   2de80:	push	{r4, sl, fp, lr}
   2de84:	add	fp, sp, #8
   2de88:	sub	sp, sp, #8
   2de8c:	ldrb	r1, [r0, #24]
   2de90:	ldr	r4, [r0, #16]
   2de94:	tst	r1, #64	; 0x40
   2de98:	bne	2dea4 <fputs@plt+0x1cabc>
   2de9c:	bl	2dfcc <fputs@plt+0x1cbe4>
   2dea0:	b	2def0 <fputs@plt+0x1cb08>
   2dea4:	ldr	r1, [r4, #128]	; 0x80
   2dea8:	ldr	r2, [r4, #144]	; 0x90
   2deac:	sub	r1, r1, #1
   2deb0:	str	r1, [r4, #128]	; 0x80
   2deb4:	str	r2, [r0, #12]
   2deb8:	str	r0, [r4, #144]	; 0x90
   2debc:	ldr	r1, [r4, #64]	; 0x40
   2dec0:	ldr	r3, [r4, #160]	; 0xa0
   2dec4:	ldr	r2, [r1]
   2dec8:	ldr	ip, [r2, #72]	; 0x48
   2decc:	ldr	r2, [r0, #4]
   2ded0:	ldr	r0, [r0, #20]
   2ded4:	sub	r0, r0, #1
   2ded8:	str	r2, [sp]
   2dedc:	umull	r2, lr, r0, r3
   2dee0:	asr	r3, r3, #31
   2dee4:	mla	r3, r0, r3, lr
   2dee8:	mov	r0, r1
   2deec:	blx	ip
   2def0:	ldr	r0, [r4, #128]	; 0x80
   2def4:	cmp	r0, #0
   2def8:	bne	2df0c <fputs@plt+0x1cb24>
   2defc:	ldr	r0, [r4, #212]	; 0xd4
   2df00:	ldr	r0, [r0, #12]
   2df04:	cmp	r0, #0
   2df08:	beq	2df14 <fputs@plt+0x1cb2c>
   2df0c:	sub	sp, fp, #8
   2df10:	pop	{r4, sl, fp, pc}
   2df14:	mov	r0, r4
   2df18:	sub	sp, fp, #8
   2df1c:	pop	{r4, sl, fp, lr}
   2df20:	b	2b4e4 <fputs@plt+0x1a0fc>
   2df24:	mov	ip, r0
   2df28:	ldr	r0, [r2, #4]
   2df2c:	ldr	r3, [r0]
   2df30:	cmp	r3, #0
   2df34:	beq	2df54 <fputs@plt+0x1cb6c>
   2df38:	ldr	r1, [ip, #12]
   2df3c:	add	r1, r1, #1
   2df40:	str	r1, [ip, #12]
   2df44:	ldrh	r1, [r0, #26]
   2df48:	add	r1, r1, #1
   2df4c:	strh	r1, [r0, #26]
   2df50:	bx	lr
   2df54:	mov	r0, ip
   2df58:	b	2df5c <fputs@plt+0x1cb74>
   2df5c:	push	{r4, r5, r6, r7, fp, lr}
   2df60:	add	fp, sp, #16
   2df64:	ldr	r7, [r2, #4]
   2df68:	vmov.i32	q8, #0	; 0x00000000
   2df6c:	mov	r6, r0
   2df70:	mov	r5, r1
   2df74:	mov	r4, r2
   2df78:	add	r0, r7, #24
   2df7c:	str	r2, [r7]
   2df80:	vst1.32	{d16-d17}, [r0]
   2df84:	add	r0, r7, #12
   2df88:	vst1.32	{d16-d17}, [r0]
   2df8c:	add	r0, r7, #40	; 0x28
   2df90:	ldr	r1, [r2]
   2df94:	str	r0, [r7, #8]
   2df98:	str	r1, [r7, #4]
   2df9c:	mov	r1, #0
   2dfa0:	ldr	r2, [r6, #28]
   2dfa4:	bl	1119c <memset@plt>
   2dfa8:	mov	r0, #1
   2dfac:	str	r6, [r7, #28]
   2dfb0:	mov	r1, r5
   2dfb4:	mov	r2, r4
   2dfb8:	strh	r0, [r7, #24]
   2dfbc:	str	r5, [r7, #20]
   2dfc0:	mov	r0, r6
   2dfc4:	pop	{r4, r5, r6, r7, fp, lr}
   2dfc8:	b	2df24 <fputs@plt+0x1cb3c>
   2dfcc:	ldr	r2, [r0, #28]
   2dfd0:	movw	r3, #65535	; 0xffff
   2dfd4:	ldr	r1, [r2, #12]
   2dfd8:	sub	r1, r1, #1
   2dfdc:	str	r1, [r2, #12]
   2dfe0:	ldrh	r1, [r0, #26]
   2dfe4:	sub	r1, r1, #1
   2dfe8:	tst	r1, r3
   2dfec:	strh	r1, [r0, #26]
   2dff0:	beq	2dff8 <fputs@plt+0x1cc10>
   2dff4:	bx	lr
   2dff8:	ldrb	r1, [r0, #24]
   2dffc:	tst	r1, #1
   2e000:	bne	2e018 <fputs@plt+0x1cc30>
   2e004:	ldr	r1, [r0, #36]	; 0x24
   2e008:	cmp	r1, #0
   2e00c:	beq	2dff4 <fputs@plt+0x1cc0c>
   2e010:	mov	r1, #3
   2e014:	b	2a554 <fputs@plt+0x1916c>
   2e018:	ldrb	r1, [r2, #32]
   2e01c:	cmp	r1, #0
   2e020:	bxeq	lr
   2e024:	ldr	r1, [r0]
   2e028:	ldr	r0, [r2, #44]	; 0x2c
   2e02c:	movw	r2, #16696	; 0x4138
   2e030:	movt	r2, #10
   2e034:	ldr	r3, [r2, #140]	; 0x8c
   2e038:	mov	r2, #0
   2e03c:	bx	r3
   2e040:	push	{r4, sl, fp, lr}
   2e044:	add	fp, sp, #8
   2e048:	sub	sp, sp, #40	; 0x28
   2e04c:	cmp	r1, #0
   2e050:	mov	r2, r1
   2e054:	mov	r4, r0
   2e058:	mov	ip, sp
   2e05c:	movwne	r2, #1
   2e060:	cmp	r0, #0
   2e064:	movwne	r4, #1
   2e068:	cmpne	r1, #0
   2e06c:	bne	2e07c <fputs@plt+0x1cc94>
   2e070:	mov	lr, r0
   2e074:	mov	r3, r1
   2e078:	b	2e0e0 <fputs@plt+0x1ccf8>
   2e07c:	mov	ip, sp
   2e080:	ldr	r2, [r1, #20]
   2e084:	ldr	r3, [r0, #20]
   2e088:	cmp	r3, r2
   2e08c:	bcs	2e0a4 <fputs@plt+0x1ccbc>
   2e090:	str	r0, [ip, #12]
   2e094:	mov	r3, r1
   2e098:	mov	ip, r0
   2e09c:	ldr	lr, [r0, #12]
   2e0a0:	b	2e0b4 <fputs@plt+0x1cccc>
   2e0a4:	str	r1, [ip, #12]
   2e0a8:	mov	lr, r0
   2e0ac:	mov	ip, r1
   2e0b0:	ldr	r3, [r1, #12]
   2e0b4:	cmp	r3, #0
   2e0b8:	mov	r2, r3
   2e0bc:	mov	r4, lr
   2e0c0:	movwne	r2, #1
   2e0c4:	cmp	lr, #0
   2e0c8:	movwne	r4, #1
   2e0cc:	beq	2e0e0 <fputs@plt+0x1ccf8>
   2e0d0:	cmp	r3, #0
   2e0d4:	mov	r1, r3
   2e0d8:	mov	r0, lr
   2e0dc:	bne	2e080 <fputs@plt+0x1cc98>
   2e0e0:	cmp	r2, #0
   2e0e4:	moveq	r3, r2
   2e0e8:	cmp	r4, #0
   2e0ec:	movne	r3, lr
   2e0f0:	str	r3, [ip, #12]
   2e0f4:	ldr	r0, [sp, #12]
   2e0f8:	sub	sp, fp, #8
   2e0fc:	pop	{r4, sl, fp, pc}
   2e100:	push	{fp, lr}
   2e104:	mov	fp, sp
   2e108:	sub	sp, sp, #16
   2e10c:	ldr	r1, [r0]
   2e110:	ldr	ip, [r1, #8]
   2e114:	stm	sp, {r2, r3}
   2e118:	sub	r1, fp, #4
   2e11c:	mov	r2, #4
   2e120:	blx	ip
   2e124:	cmp	r0, #0
   2e128:	bne	2e13c <fputs@plt+0x1cd54>
   2e12c:	ldr	r2, [fp, #-4]
   2e130:	ldr	r1, [fp, #8]
   2e134:	rev	r2, r2
   2e138:	str	r2, [r1]
   2e13c:	mov	sp, fp
   2e140:	pop	{fp, pc}
   2e144:	ldrh	r1, [r0, #24]
   2e148:	tst	r1, #33	; 0x21
   2e14c:	bicne	r2, r1, #32
   2e150:	strhne	r2, [r0, #24]
   2e154:	tstne	r1, #1
   2e158:	bxeq	lr
   2e15c:	eor	r1, r2, #3
   2e160:	strh	r1, [r0, #24]
   2e164:	mov	r1, #2
   2e168:	b	2a554 <fputs@plt+0x1916c>
   2e16c:	push	{r4, r5, r6, r7, fp, lr}
   2e170:	add	fp, sp, #16
   2e174:	sub	sp, sp, #40	; 0x28
   2e178:	mov	r5, r0
   2e17c:	mov	r0, #0
   2e180:	mov	r7, r2
   2e184:	mov	r4, r1
   2e188:	strb	r0, [r1]
   2e18c:	add	r1, sp, #24
   2e190:	ldr	r0, [r5]
   2e194:	ldr	r2, [r0, #24]
   2e198:	mov	r0, r5
   2e19c:	blx	r2
   2e1a0:	cmp	r0, #0
   2e1a4:	bne	2e1dc <fputs@plt+0x1cdf4>
   2e1a8:	ldr	r1, [sp, #24]
   2e1ac:	ldr	r3, [sp, #28]
   2e1b0:	subs	r2, r1, #16
   2e1b4:	sbcs	r2, r3, #0
   2e1b8:	blt	2e1dc <fputs@plt+0x1cdf4>
   2e1bc:	sub	r0, fp, #20
   2e1c0:	subs	r2, r1, #16
   2e1c4:	str	r0, [sp]
   2e1c8:	sbc	r3, r3, #0
   2e1cc:	mov	r0, r5
   2e1d0:	bl	2e100 <fputs@plt+0x1cd18>
   2e1d4:	cmp	r0, #0
   2e1d8:	beq	2e1e4 <fputs@plt+0x1cdfc>
   2e1dc:	sub	sp, fp, #16
   2e1e0:	pop	{r4, r5, r6, r7, fp, pc}
   2e1e4:	ldr	r6, [fp, #-20]	; 0xffffffec
   2e1e8:	mov	r0, #0
   2e1ec:	cmp	r6, r7
   2e1f0:	bcs	2e1dc <fputs@plt+0x1cdf4>
   2e1f4:	cmp	r6, #0
   2e1f8:	beq	2e1dc <fputs@plt+0x1cdf4>
   2e1fc:	ldr	r0, [sp, #24]
   2e200:	ldr	r1, [sp, #28]
   2e204:	add	r2, sp, #20
   2e208:	str	r2, [sp]
   2e20c:	subs	r2, r0, #12
   2e210:	mov	r0, r5
   2e214:	sbc	r3, r1, #0
   2e218:	bl	2e100 <fputs@plt+0x1cd18>
   2e21c:	cmp	r0, #0
   2e220:	bne	2e1dc <fputs@plt+0x1cdf4>
   2e224:	ldr	r2, [r5]
   2e228:	ldr	r0, [sp, #24]
   2e22c:	ldr	r1, [sp, #28]
   2e230:	ldr	r3, [r2, #8]
   2e234:	subs	r0, r0, #8
   2e238:	mov	r2, #8
   2e23c:	sbc	r1, r1, #0
   2e240:	stm	sp, {r0, r1}
   2e244:	add	r1, sp, #12
   2e248:	mov	r0, r5
   2e24c:	blx	r3
   2e250:	cmp	r0, #0
   2e254:	bne	2e1dc <fputs@plt+0x1cdf4>
   2e258:	movw	r1, #48972	; 0xbf4c
   2e25c:	add	r0, sp, #12
   2e260:	mov	r2, #8
   2e264:	movt	r1, #8
   2e268:	bl	11250 <bcmp@plt>
   2e26c:	cmp	r0, #0
   2e270:	mov	r0, #0
   2e274:	bne	2e1dc <fputs@plt+0x1cdf4>
   2e278:	ldr	r2, [r5]
   2e27c:	ldr	r0, [sp, #24]
   2e280:	ldr	r1, [sp, #28]
   2e284:	ldr	r3, [r2, #8]
   2e288:	subs	r0, r0, r6
   2e28c:	mov	r2, r6
   2e290:	sbc	r1, r1, #0
   2e294:	subs	r0, r0, #16
   2e298:	sbc	r1, r1, #0
   2e29c:	stm	sp, {r0, r1}
   2e2a0:	mov	r0, r5
   2e2a4:	mov	r1, r4
   2e2a8:	blx	r3
   2e2ac:	cmp	r0, #0
   2e2b0:	bne	2e1dc <fputs@plt+0x1cdf4>
   2e2b4:	ldr	r0, [sp, #20]
   2e2b8:	mov	r1, #0
   2e2bc:	ldrb	r2, [r4, r1]
   2e2c0:	add	r1, r1, #1
   2e2c4:	cmp	r6, r1
   2e2c8:	sub	r0, r0, r2
   2e2cc:	bne	2e2bc <fputs@plt+0x1ced4>
   2e2d0:	cmp	r0, #0
   2e2d4:	str	r0, [sp, #20]
   2e2d8:	mov	r0, #0
   2e2dc:	movne	r6, #0
   2e2e0:	strne	r6, [fp, #-20]	; 0xffffffec
   2e2e4:	strb	r0, [r4, r6]
   2e2e8:	b	2e1dc <fputs@plt+0x1cdf4>
   2e2ec:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   2e2f0:	add	fp, sp, #24
   2e2f4:	sub	sp, sp, #16
   2e2f8:	ldr	r2, [r0, #64]	; 0x40
   2e2fc:	mov	r4, r1
   2e300:	mov	r5, r0
   2e304:	mov	r0, #0
   2e308:	ldr	r1, [r2]
   2e30c:	cmp	r1, #0
   2e310:	beq	2e3f0 <fputs@plt+0x1d008>
   2e314:	ldrb	r3, [r5, #17]
   2e318:	sub	r3, r3, #1
   2e31c:	uxtb	r3, r3
   2e320:	cmp	r3, #3
   2e324:	bcc	2e3f0 <fputs@plt+0x1d008>
   2e328:	ldr	r3, [r1, #24]
   2e32c:	ldr	r6, [r5, #160]	; 0xa0
   2e330:	add	r1, sp, #8
   2e334:	mov	r0, r2
   2e338:	blx	r3
   2e33c:	cmp	r0, #0
   2e340:	bne	2e3f0 <fputs@plt+0x1d008>
   2e344:	umull	r7, r0, r6, r4
   2e348:	asr	r1, r6, #31
   2e34c:	ldr	r2, [sp, #12]
   2e350:	mla	r8, r1, r4, r0
   2e354:	ldr	r1, [sp, #8]
   2e358:	eor	r0, r2, r8
   2e35c:	eor	r3, r1, r7
   2e360:	orrs	r0, r3, r0
   2e364:	mov	r0, #0
   2e368:	beq	2e3f0 <fputs@plt+0x1d008>
   2e36c:	subs	r0, r7, r1
   2e370:	sbcs	r0, r8, r2
   2e374:	bge	2e394 <fputs@plt+0x1cfac>
   2e378:	ldr	r0, [r5, #64]	; 0x40
   2e37c:	mov	r2, r7
   2e380:	mov	r3, r8
   2e384:	ldr	r1, [r0]
   2e388:	ldr	r1, [r1, #16]
   2e38c:	blx	r1
   2e390:	b	2e3e0 <fputs@plt+0x1cff8>
   2e394:	adds	r0, r1, r6
   2e398:	adc	r1, r2, r6, asr #31
   2e39c:	subs	r0, r7, r0
   2e3a0:	sbcs	r0, r8, r1
   2e3a4:	blt	2e3e8 <fputs@plt+0x1d000>
   2e3a8:	ldr	r9, [r5, #208]	; 0xd0
   2e3ac:	mov	r1, #0
   2e3b0:	mov	r2, r6
   2e3b4:	mov	r0, r9
   2e3b8:	bl	1119c <memset@plt>
   2e3bc:	ldr	r0, [r5, #64]	; 0x40
   2e3c0:	subs	r1, r7, r6
   2e3c4:	sbc	r2, r8, r6, asr #31
   2e3c8:	ldr	r3, [r0]
   2e3cc:	ldr	r3, [r3, #12]
   2e3d0:	stm	sp, {r1, r2}
   2e3d4:	mov	r1, r9
   2e3d8:	mov	r2, r6
   2e3dc:	blx	r3
   2e3e0:	cmp	r0, #0
   2e3e4:	bne	2e3f0 <fputs@plt+0x1d008>
   2e3e8:	mov	r0, #0
   2e3ec:	str	r4, [r5, #36]	; 0x24
   2e3f0:	sub	sp, fp, #24
   2e3f4:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   2e3f8:	push	{r4, r5, r6, r7, fp, lr}
   2e3fc:	add	fp, sp, #16
   2e400:	mov	r4, r0
   2e404:	cmp	r1, #0
   2e408:	beq	2e44c <fputs@plt+0x1d064>
   2e40c:	ldrb	r0, [r4, #43]	; 0x2b
   2e410:	cmp	r1, #1
   2e414:	blt	2e498 <fputs@plt+0x1d0b0>
   2e418:	cmp	r0, #0
   2e41c:	bne	2e440 <fputs@plt+0x1d058>
   2e420:	ldr	r0, [r4, #4]
   2e424:	mov	r2, #1
   2e428:	mov	r3, #5
   2e42c:	ldr	r1, [r0]
   2e430:	ldr	r7, [r1, #56]	; 0x38
   2e434:	ldrsh	r1, [r4, #40]	; 0x28
   2e438:	add	r1, r1, #3
   2e43c:	blx	r7
   2e440:	mov	r5, #1
   2e444:	strb	r5, [r4, #43]	; 0x2b
   2e448:	b	2e4a0 <fputs@plt+0x1d0b8>
   2e44c:	ldrb	r0, [r4, #43]	; 0x2b
   2e450:	mov	r5, #0
   2e454:	cmp	r0, #0
   2e458:	beq	2e4a0 <fputs@plt+0x1d0b8>
   2e45c:	strb	r5, [r4, #43]	; 0x2b
   2e460:	mov	r2, #1
   2e464:	mov	r3, #6
   2e468:	mov	r7, #1
   2e46c:	ldr	r0, [r4, #4]
   2e470:	ldr	r1, [r0]
   2e474:	ldr	r6, [r1, #56]	; 0x38
   2e478:	ldrsh	r1, [r4, #40]	; 0x28
   2e47c:	add	r1, r1, #3
   2e480:	blx	r6
   2e484:	cmp	r0, #0
   2e488:	beq	2e494 <fputs@plt+0x1d0ac>
   2e48c:	strb	r7, [r4, #43]	; 0x2b
   2e490:	b	2e4a0 <fputs@plt+0x1d0b8>
   2e494:	ldrb	r0, [r4, #43]	; 0x2b
   2e498:	clz	r0, r0
   2e49c:	lsr	r5, r0, #5
   2e4a0:	mov	r0, r5
   2e4a4:	pop	{r4, r5, r6, r7, fp, pc}
   2e4a8:	push	{fp, lr}
   2e4ac:	mov	fp, sp
   2e4b0:	ldrb	r3, [r0, #9]
   2e4b4:	cmp	r3, #0
   2e4b8:	beq	2e514 <fputs@plt+0x1d12c>
   2e4bc:	ldr	ip, [r0, #4]
   2e4c0:	ldr	r3, [ip, #76]	; 0x4c
   2e4c4:	cmp	r3, r0
   2e4c8:	beq	2e4dc <fputs@plt+0x1d0f4>
   2e4cc:	ldrb	lr, [ip, #22]
   2e4d0:	movw	r3, #262	; 0x106
   2e4d4:	tst	lr, #32
   2e4d8:	bne	2e518 <fputs@plt+0x1d130>
   2e4dc:	ldr	lr, [ip, #72]	; 0x48
   2e4e0:	cmp	lr, #0
   2e4e4:	beq	2e514 <fputs@plt+0x1d12c>
   2e4e8:	ldr	r3, [lr]
   2e4ec:	cmp	r3, r0
   2e4f0:	beq	2e50c <fputs@plt+0x1d124>
   2e4f4:	ldr	r3, [lr, #4]
   2e4f8:	cmp	r3, r1
   2e4fc:	bne	2e50c <fputs@plt+0x1d124>
   2e500:	ldrb	r3, [lr, #8]
   2e504:	cmp	r3, r2
   2e508:	bne	2e520 <fputs@plt+0x1d138>
   2e50c:	ldr	lr, [lr, #12]
   2e510:	b	2e4e0 <fputs@plt+0x1d0f8>
   2e514:	mov	r3, #0
   2e518:	mov	r0, r3
   2e51c:	pop	{fp, pc}
   2e520:	movw	r3, #262	; 0x106
   2e524:	cmp	r2, #2
   2e528:	bne	2e518 <fputs@plt+0x1d130>
   2e52c:	ldrh	r0, [ip, #22]
   2e530:	orr	r0, r0, #64	; 0x40
   2e534:	strh	r0, [ip, #22]
   2e538:	b	2e518 <fputs@plt+0x1d130>
   2e53c:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   2e540:	add	fp, sp, #24
   2e544:	mov	r4, r0
   2e548:	ldr	r0, [r0, #44]	; 0x2c
   2e54c:	mov	r6, #0
   2e550:	cmp	r0, #0
   2e554:	bne	2e620 <fputs@plt+0x1d238>
   2e558:	ldr	r5, [r4, #12]
   2e55c:	ldr	r0, [r5, #72]	; 0x48
   2e560:	ldr	r7, [r5, #56]	; 0x38
   2e564:	bl	18ba4 <fputs@plt+0x77bc>
   2e568:	mov	r6, r0
   2e56c:	cmp	r0, #0
   2e570:	bne	2e620 <fputs@plt+0x1d238>
   2e574:	movw	r0, #49016	; 0xbf78
   2e578:	mov	r8, r7
   2e57c:	movw	r1, #257	; 0x101
   2e580:	mov	r2, #32
   2e584:	mov	r6, #0
   2e588:	movt	r0, #8
   2e58c:	vld1.64	{d16-d17}, [r0]
   2e590:	mov	r0, #31
   2e594:	vst1.8	{d16-d17}, [r8], r0
   2e598:	ldr	r0, [r4, #32]
   2e59c:	lsr	r0, r0, #8
   2e5a0:	strb	r0, [r7, #16]
   2e5a4:	ldrh	r0, [r4, #34]	; 0x22
   2e5a8:	strh	r1, [r7, #18]
   2e5ac:	strb	r0, [r7, #17]
   2e5b0:	ldr	r0, [r4, #32]
   2e5b4:	ldr	r1, [r4, #36]	; 0x24
   2e5b8:	strb	r2, [r7, #23]
   2e5bc:	mov	r2, #8256	; 0x2040
   2e5c0:	strh	r2, [r7, #21]
   2e5c4:	mov	r2, #76	; 0x4c
   2e5c8:	sub	r0, r0, r1
   2e5cc:	mov	r1, #0
   2e5d0:	strb	r0, [r7, #20]
   2e5d4:	add	r0, r7, #24
   2e5d8:	bl	1119c <memset@plt>
   2e5dc:	mov	r0, r5
   2e5e0:	mov	r1, #13
   2e5e4:	bl	2f0ec <fputs@plt+0x1dd04>
   2e5e8:	ldrh	r0, [r4, #22]
   2e5ec:	orr	r0, r0, #2
   2e5f0:	strh	r0, [r4, #22]
   2e5f4:	ldrb	r0, [r4, #17]
   2e5f8:	strb	r0, [r7, #55]	; 0x37
   2e5fc:	strb	r6, [r7, #54]	; 0x36
   2e600:	strh	r6, [r7, #52]	; 0x34
   2e604:	ldrb	r0, [r4, #18]
   2e608:	strb	r6, [r7, #66]	; 0x42
   2e60c:	strh	r6, [r7, #64]	; 0x40
   2e610:	strb	r0, [r7, #67]	; 0x43
   2e614:	mov	r0, #1
   2e618:	str	r0, [r4, #44]	; 0x2c
   2e61c:	strb	r0, [r8]
   2e620:	mov	r0, r6
   2e624:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   2e628:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   2e62c:	add	fp, sp, #24
   2e630:	sub	sp, sp, #40	; 0x28
   2e634:	mov	r8, r0
   2e638:	ldrb	r0, [r0, #16]
   2e63c:	cmp	r0, #0
   2e640:	beq	2e650 <fputs@plt+0x1d268>
   2e644:	ldr	r6, [r8, #44]	; 0x2c
   2e648:	cmp	r6, #0
   2e64c:	bne	2e834 <fputs@plt+0x1d44c>
   2e650:	ldr	r0, [r8, #216]	; 0xd8
   2e654:	cmp	r0, #0
   2e658:	beq	2e6dc <fputs@plt+0x1d2f4>
   2e65c:	mov	r1, #0
   2e660:	str	r1, [sp, #8]
   2e664:	bl	2c388 <fputs@plt+0x1afa0>
   2e668:	ldr	r6, [r8, #216]	; 0xd8
   2e66c:	mov	r7, #1
   2e670:	add	r4, sp, #8
   2e674:	mov	r0, r6
   2e678:	mov	r1, r4
   2e67c:	mov	r2, #0
   2e680:	mov	r3, r7
   2e684:	bl	29270 <fputs@plt+0x17e88>
   2e688:	add	r7, r7, #1
   2e68c:	cmn	r0, #1
   2e690:	beq	2e674 <fputs@plt+0x1d28c>
   2e694:	mov	r5, r0
   2e698:	ldr	r0, [sp, #8]
   2e69c:	orrs	r0, r0, r5
   2e6a0:	beq	2e6f8 <fputs@plt+0x1d310>
   2e6a4:	mov	r0, r8
   2e6a8:	bl	2afc8 <fputs@plt+0x19be0>
   2e6ac:	ldrb	r0, [r8, #23]
   2e6b0:	cmp	r0, #0
   2e6b4:	beq	2e6f8 <fputs@plt+0x1d310>
   2e6b8:	ldr	r0, [r8, #64]	; 0x40
   2e6bc:	mov	r2, #0
   2e6c0:	mov	r3, #0
   2e6c4:	ldr	r1, [r0]
   2e6c8:	ldr	r1, [r1, #72]	; 0x48
   2e6cc:	str	r2, [sp]
   2e6d0:	mov	r2, #0
   2e6d4:	blx	r1
   2e6d8:	b	2e6f8 <fputs@plt+0x1d310>
   2e6dc:	ldrb	r0, [r8, #17]
   2e6e0:	mov	r5, #0
   2e6e4:	cmp	r0, #0
   2e6e8:	beq	2e738 <fputs@plt+0x1d350>
   2e6ec:	ldr	r0, [r8, #216]	; 0xd8
   2e6f0:	cmp	r0, #0
   2e6f4:	bne	2e65c <fputs@plt+0x1d274>
   2e6f8:	cmp	r5, #0
   2e6fc:	bne	2e80c <fputs@plt+0x1d424>
   2e700:	ldrb	r0, [r8, #17]
   2e704:	mov	r6, r5
   2e708:	cmp	r0, #0
   2e70c:	bne	2e810 <fputs@plt+0x1d428>
   2e710:	add	r1, r8, #28
   2e714:	mov	r0, r8
   2e718:	bl	2ee54 <fputs@plt+0x1da6c>
   2e71c:	mov	r6, r0
   2e720:	b	2e810 <fputs@plt+0x1d428>
   2e724:	ldrd	r2, [r8, #184]	; 0xb8
   2e728:	mov	r0, r3
   2e72c:	blx	r2
   2e730:	cmp	r0, #0
   2e734:	beq	2e840 <fputs@plt+0x1d458>
   2e738:	mov	r0, r8
   2e73c:	mov	r1, #1
   2e740:	bl	2a4e4 <fputs@plt+0x190fc>
   2e744:	cmp	r0, #5
   2e748:	beq	2e724 <fputs@plt+0x1d33c>
   2e74c:	mov	r6, r0
   2e750:	cmp	r0, #0
   2e754:	bne	2e818 <fputs@plt+0x1d430>
   2e758:	ldrb	r0, [r8, #18]
   2e75c:	cmp	r0, #1
   2e760:	bhi	2e984 <fputs@plt+0x1d59c>
   2e764:	mov	r0, #1
   2e768:	ldr	r9, [r8]
   2e76c:	mov	r4, #0
   2e770:	mov	r6, #0
   2e774:	str	r0, [sp, #8]
   2e778:	ldr	r1, [r8, #68]	; 0x44
   2e77c:	ldr	r7, [r1]
   2e780:	cmp	r7, #0
   2e784:	bne	2e7b0 <fputs@plt+0x1d3c8>
   2e788:	ldr	r6, [r9, #32]
   2e78c:	ldr	r1, [r8, #180]	; 0xb4
   2e790:	add	r3, sp, #8
   2e794:	mov	r0, r9
   2e798:	mov	r2, #0
   2e79c:	blx	r6
   2e7a0:	mov	r6, r0
   2e7a4:	ldr	r0, [sp, #8]
   2e7a8:	cmp	r0, #0
   2e7ac:	movwne	r0, #1
   2e7b0:	cmp	r0, #0
   2e7b4:	beq	2e974 <fputs@plt+0x1d58c>
   2e7b8:	cmp	r6, #0
   2e7bc:	bne	2e974 <fputs@plt+0x1d58c>
   2e7c0:	mov	r4, #0
   2e7c4:	str	r4, [fp, #-28]	; 0xffffffe4
   2e7c8:	ldr	r0, [r8, #64]	; 0x40
   2e7cc:	ldr	r1, [r0]
   2e7d0:	ldr	r2, [r1, #36]	; 0x24
   2e7d4:	sub	r1, fp, #28
   2e7d8:	blx	r2
   2e7dc:	mov	r6, r0
   2e7e0:	ldr	r0, [fp, #-28]	; 0xffffffe4
   2e7e4:	orrs	r0, r0, r6
   2e7e8:	bne	2e974 <fputs@plt+0x1d58c>
   2e7ec:	add	r1, sp, #32
   2e7f0:	mov	r0, r8
   2e7f4:	bl	2ee54 <fputs@plt+0x1da6c>
   2e7f8:	mov	r4, #0
   2e7fc:	cmp	r0, #0
   2e800:	beq	2e848 <fputs@plt+0x1d460>
   2e804:	mov	r6, r0
   2e808:	b	2e974 <fputs@plt+0x1d58c>
   2e80c:	mov	r6, r5
   2e810:	cmp	r6, #0
   2e814:	beq	2e824 <fputs@plt+0x1d43c>
   2e818:	mov	r0, r8
   2e81c:	bl	2b324 <fputs@plt+0x19f3c>
   2e820:	b	2e834 <fputs@plt+0x1d44c>
   2e824:	mov	r0, #1
   2e828:	mov	r6, #0
   2e82c:	strb	r0, [r8, #24]
   2e830:	strb	r0, [r8, #17]
   2e834:	mov	r0, r6
   2e838:	sub	sp, fp, #24
   2e83c:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   2e840:	mov	r6, #5
   2e844:	b	2e818 <fputs@plt+0x1d430>
   2e848:	cmp	r7, #0
   2e84c:	ldreq	r0, [sp, #32]
   2e850:	cmpeq	r0, #0
   2e854:	beq	2e8d0 <fputs@plt+0x1d4e8>
   2e858:	cmp	r7, #0
   2e85c:	beq	2ebbc <fputs@plt+0x1d7d4>
   2e860:	mov	r1, #0
   2e864:	strb	r1, [sp, #28]
   2e868:	ldr	r0, [r8, #68]	; 0x44
   2e86c:	ldr	r2, [r0]
   2e870:	ldr	r3, [r2, #8]
   2e874:	str	r1, [sp]
   2e878:	str	r1, [sp, #4]
   2e87c:	add	r1, sp, #28
   2e880:	mov	r2, #1
   2e884:	blx	r3
   2e888:	movw	r1, #522	; 0x20a
   2e88c:	subs	r6, r0, r1
   2e890:	movne	r6, r0
   2e894:	cmp	r7, #0
   2e898:	bne	2e8c0 <fputs@plt+0x1d4d8>
   2e89c:	ldr	r4, [r8, #68]	; 0x44
   2e8a0:	ldr	r0, [r4]
   2e8a4:	cmp	r0, #0
   2e8a8:	beq	2e8c0 <fputs@plt+0x1d4d8>
   2e8ac:	ldr	r1, [r0, #4]
   2e8b0:	mov	r0, r4
   2e8b4:	blx	r1
   2e8b8:	mov	r0, #0
   2e8bc:	str	r0, [r4]
   2e8c0:	ldrb	r4, [sp, #28]
   2e8c4:	cmp	r4, #0
   2e8c8:	movwne	r4, #1
   2e8cc:	b	2e974 <fputs@plt+0x1d58c>
   2e8d0:	movw	r0, #35612	; 0x8b1c
   2e8d4:	movt	r0, #10
   2e8d8:	ldr	r0, [r0]
   2e8dc:	cmp	r0, #0
   2e8e0:	beq	2e8e8 <fputs@plt+0x1d500>
   2e8e4:	blx	r0
   2e8e8:	mov	r0, r8
   2e8ec:	mov	r1, #2
   2e8f0:	bl	2a4e4 <fputs@plt+0x190fc>
   2e8f4:	cmp	r0, #0
   2e8f8:	bne	2e954 <fputs@plt+0x1d56c>
   2e8fc:	ldr	r3, [r9, #28]
   2e900:	ldr	r1, [r8, #180]	; 0xb4
   2e904:	mov	r0, r9
   2e908:	mov	r2, #0
   2e90c:	blx	r3
   2e910:	ldrb	r0, [r8, #4]
   2e914:	cmp	r0, #0
   2e918:	bne	2e954 <fputs@plt+0x1d56c>
   2e91c:	ldr	r0, [r8, #64]	; 0x40
   2e920:	ldr	r1, [r0]
   2e924:	cmp	r1, #0
   2e928:	beq	2e954 <fputs@plt+0x1d56c>
   2e92c:	ldrb	r2, [r8, #14]
   2e930:	cmp	r2, #0
   2e934:	bne	2e944 <fputs@plt+0x1d55c>
   2e938:	ldr	r2, [r1, #32]
   2e93c:	mov	r1, #1
   2e940:	blx	r2
   2e944:	ldrb	r0, [r8, #18]
   2e948:	cmp	r0, #5
   2e94c:	movne	r0, #1
   2e950:	strbne	r0, [r8, #18]
   2e954:	movw	r0, #35616	; 0x8b20
   2e958:	mov	r4, #0
   2e95c:	movt	r0, #10
   2e960:	ldr	r0, [r0]
   2e964:	cmp	r0, #0
   2e968:	beq	2e970 <fputs@plt+0x1d588>
   2e96c:	blx	r0
   2e970:	mov	r6, #0
   2e974:	cmp	r6, #0
   2e978:	bne	2e818 <fputs@plt+0x1d430>
   2e97c:	cmp	r4, #0
   2e980:	beq	2eb34 <fputs@plt+0x1d74c>
   2e984:	ldrb	r0, [r8, #15]
   2e988:	mov	r6, #776	; 0x308
   2e98c:	cmp	r0, #0
   2e990:	bne	2e818 <fputs@plt+0x1d430>
   2e994:	mov	r0, r8
   2e998:	mov	r1, #4
   2e99c:	bl	2a4e4 <fputs@plt+0x190fc>
   2e9a0:	mov	r6, r0
   2e9a4:	cmp	r0, #0
   2e9a8:	bne	2e818 <fputs@plt+0x1d430>
   2e9ac:	ldr	r0, [r8, #68]	; 0x44
   2e9b0:	ldr	r0, [r0]
   2e9b4:	cmp	r0, #0
   2e9b8:	bne	2ea98 <fputs@plt+0x1d6b0>
   2e9bc:	ldr	r7, [r8]
   2e9c0:	ldr	r1, [r8, #180]	; 0xb4
   2e9c4:	add	r3, sp, #8
   2e9c8:	mov	r2, #0
   2e9cc:	ldr	r6, [r7, #32]
   2e9d0:	mov	r0, r7
   2e9d4:	blx	r6
   2e9d8:	mov	r6, r0
   2e9dc:	cmp	r0, #0
   2e9e0:	bne	2ea88 <fputs@plt+0x1d6a0>
   2e9e4:	ldr	r0, [sp, #8]
   2e9e8:	cmp	r0, #0
   2e9ec:	beq	2ea88 <fputs@plt+0x1d6a0>
   2e9f0:	mov	r0, #0
   2e9f4:	movw	r3, #2050	; 0x802
   2e9f8:	str	r0, [fp, #-28]	; 0xffffffe4
   2e9fc:	sub	r0, fp, #28
   2ea00:	ldr	r6, [r7, #24]
   2ea04:	ldr	r2, [r8, #68]	; 0x44
   2ea08:	ldr	r1, [r8, #180]	; 0xb4
   2ea0c:	str	r0, [sp]
   2ea10:	mov	r0, r7
   2ea14:	blx	r6
   2ea18:	mov	r6, r0
   2ea1c:	cmp	r0, #0
   2ea20:	bne	2ea88 <fputs@plt+0x1d6a0>
   2ea24:	ldrb	r0, [fp, #-28]	; 0xffffffe4
   2ea28:	mov	r6, #0
   2ea2c:	tst	r0, #1
   2ea30:	beq	2ea88 <fputs@plt+0x1d6a0>
   2ea34:	movw	r0, #62189	; 0xf2ed
   2ea38:	movw	r1, #62796	; 0xf54c
   2ea3c:	movw	r2, #62779	; 0xf53b
   2ea40:	movw	r3, #49095	; 0xbfc7
   2ea44:	mov	r6, #14
   2ea48:	movt	r0, #8
   2ea4c:	movt	r1, #8
   2ea50:	movt	r2, #8
   2ea54:	add	r0, r0, #20
   2ea58:	str	r0, [sp]
   2ea5c:	mov	r0, #14
   2ea60:	bl	15e38 <fputs@plt+0x4a50>
   2ea64:	ldr	r4, [r8, #68]	; 0x44
   2ea68:	ldr	r0, [r4]
   2ea6c:	cmp	r0, #0
   2ea70:	beq	2ea88 <fputs@plt+0x1d6a0>
   2ea74:	ldr	r1, [r0, #4]
   2ea78:	mov	r0, r4
   2ea7c:	blx	r1
   2ea80:	mov	r0, #0
   2ea84:	str	r0, [r4]
   2ea88:	ldr	r0, [r8, #68]	; 0x44
   2ea8c:	ldr	r0, [r0]
   2ea90:	cmp	r0, #0
   2ea94:	beq	2eac8 <fputs@plt+0x1d6e0>
   2ea98:	mov	r0, r8
   2ea9c:	bl	2b498 <fputs@plt+0x1a0b0>
   2eaa0:	mov	r6, r0
   2eaa4:	cmp	r0, #0
   2eaa8:	bne	2eb14 <fputs@plt+0x1d72c>
   2eaac:	mov	r0, r8
   2eab0:	mov	r1, #1
   2eab4:	bl	2ce88 <fputs@plt+0x1baa0>
   2eab8:	mov	r6, r0
   2eabc:	mov	r0, #0
   2eac0:	strb	r0, [r8, #17]
   2eac4:	b	2eb0c <fputs@plt+0x1d724>
   2eac8:	ldrb	r0, [r8, #4]
   2eacc:	cmp	r0, #0
   2ead0:	bne	2eb0c <fputs@plt+0x1d724>
   2ead4:	ldr	r0, [r8, #64]	; 0x40
   2ead8:	ldr	r1, [r0]
   2eadc:	cmp	r1, #0
   2eae0:	beq	2eb0c <fputs@plt+0x1d724>
   2eae4:	ldrb	r2, [r8, #14]
   2eae8:	cmp	r2, #0
   2eaec:	bne	2eafc <fputs@plt+0x1d714>
   2eaf0:	ldr	r2, [r1, #32]
   2eaf4:	mov	r1, #1
   2eaf8:	blx	r2
   2eafc:	ldrb	r0, [r8, #18]
   2eb00:	cmp	r0, #5
   2eb04:	movne	r0, #1
   2eb08:	strbne	r0, [r8, #18]
   2eb0c:	cmp	r6, #0
   2eb10:	beq	2eb34 <fputs@plt+0x1d74c>
   2eb14:	uxtb	r0, r6
   2eb18:	cmp	r0, #13
   2eb1c:	cmpne	r0, #10
   2eb20:	bne	2e818 <fputs@plt+0x1d430>
   2eb24:	mov	r0, #6
   2eb28:	strb	r0, [r8, #17]
   2eb2c:	str	r6, [r8, #44]	; 0x2c
   2eb30:	b	2e818 <fputs@plt+0x1d430>
   2eb34:	ldrb	r0, [r8, #13]
   2eb38:	cmp	r0, #0
   2eb3c:	bne	2e6ec <fputs@plt+0x1d304>
   2eb40:	ldrb	r0, [r8, #24]
   2eb44:	cmp	r0, #0
   2eb48:	beq	2ec70 <fputs@plt+0x1d888>
   2eb4c:	mov	r0, #0
   2eb50:	sub	r1, fp, #28
   2eb54:	str	r0, [fp, #-28]	; 0xffffffe4
   2eb58:	mov	r0, r8
   2eb5c:	bl	2ee54 <fputs@plt+0x1da6c>
   2eb60:	mov	r6, r0
   2eb64:	cmp	r0, #0
   2eb68:	bne	2e818 <fputs@plt+0x1d430>
   2eb6c:	ldr	r0, [fp, #-28]	; 0xffffffe4
   2eb70:	cmp	r0, #0
   2eb74:	beq	2ec08 <fputs@plt+0x1d820>
   2eb78:	ldr	r0, [r8, #64]	; 0x40
   2eb7c:	mov	r2, #24
   2eb80:	ldr	r1, [r0]
   2eb84:	ldr	r3, [r1, #8]
   2eb88:	mov	r1, #0
   2eb8c:	str	r2, [sp]
   2eb90:	mov	r2, #16
   2eb94:	str	r1, [sp, #4]
   2eb98:	add	r1, sp, #8
   2eb9c:	blx	r3
   2eba0:	cmp	r0, #0
   2eba4:	beq	2ec14 <fputs@plt+0x1d82c>
   2eba8:	mov	r6, r0
   2ebac:	movw	r0, #522	; 0x20a
   2ebb0:	cmp	r6, r0
   2ebb4:	beq	2ec14 <fputs@plt+0x1d82c>
   2ebb8:	b	2e818 <fputs@plt+0x1d430>
   2ebbc:	movw	r0, #2049	; 0x801
   2ebc0:	movw	r3, #2049	; 0x801
   2ebc4:	str	r0, [sp, #28]
   2ebc8:	add	r0, sp, #28
   2ebcc:	ldr	r6, [r9, #24]
   2ebd0:	ldr	r2, [r8, #68]	; 0x44
   2ebd4:	ldr	r1, [r8, #180]	; 0xb4
   2ebd8:	str	r0, [sp]
   2ebdc:	mov	r0, r9
   2ebe0:	blx	r6
   2ebe4:	cmp	r0, #14
   2ebe8:	beq	2ebfc <fputs@plt+0x1d814>
   2ebec:	mov	r6, r0
   2ebf0:	cmp	r0, #0
   2ebf4:	beq	2e860 <fputs@plt+0x1d478>
   2ebf8:	b	2e974 <fputs@plt+0x1d58c>
   2ebfc:	mov	r6, #0
   2ec00:	mov	r4, #1
   2ec04:	b	2e974 <fputs@plt+0x1d58c>
   2ec08:	vmov.i32	q8, #0	; 0x00000000
   2ec0c:	add	r0, sp, #8
   2ec10:	vst1.64	{d16-d17}, [r0]
   2ec14:	add	r0, r8, #112	; 0x70
   2ec18:	add	r1, sp, #8
   2ec1c:	mov	r2, #16
   2ec20:	bl	11250 <bcmp@plt>
   2ec24:	cmp	r0, #0
   2ec28:	beq	2ec60 <fputs@plt+0x1d878>
   2ec2c:	mov	r0, r8
   2ec30:	bl	2afc8 <fputs@plt+0x19be0>
   2ec34:	ldrb	r0, [r8, #23]
   2ec38:	cmp	r0, #0
   2ec3c:	beq	2ec60 <fputs@plt+0x1d878>
   2ec40:	ldr	r0, [r8, #64]	; 0x40
   2ec44:	mov	r2, #0
   2ec48:	mov	r3, #0
   2ec4c:	ldr	r1, [r0]
   2ec50:	ldr	r1, [r1, #72]	; 0x48
   2ec54:	str	r2, [sp]
   2ec58:	mov	r2, #0
   2ec5c:	blx	r1
   2ec60:	ldrb	r0, [r8, #13]
   2ec64:	mov	r5, #0
   2ec68:	cmp	r0, #0
   2ec6c:	bne	2e6ec <fputs@plt+0x1d304>
   2ec70:	sub	r1, fp, #28
   2ec74:	mov	r0, r8
   2ec78:	bl	2ee54 <fputs@plt+0x1da6c>
   2ec7c:	cmp	r0, #0
   2ec80:	beq	2ec8c <fputs@plt+0x1d8a4>
   2ec84:	mov	r5, r0
   2ec88:	b	2e6ec <fputs@plt+0x1d304>
   2ec8c:	ldr	r2, [fp, #-28]	; 0xffffffe4
   2ec90:	ldr	r0, [r8]
   2ec94:	ldr	r1, [r8, #220]	; 0xdc
   2ec98:	cmp	r2, #0
   2ec9c:	beq	2ecb8 <fputs@plt+0x1d8d0>
   2eca0:	ldr	r7, [r0, #32]
   2eca4:	add	r3, sp, #8
   2eca8:	mov	r2, #0
   2ecac:	blx	r7
   2ecb0:	mov	r5, r0
   2ecb4:	b	2ecdc <fputs@plt+0x1d8f4>
   2ecb8:	ldr	r3, [r0, #28]
   2ecbc:	mov	r2, #0
   2ecc0:	mov	r4, #0
   2ecc4:	blx	r3
   2ecc8:	mov	r5, r0
   2eccc:	movw	r0, #5898	; 0x170a
   2ecd0:	str	r4, [sp, #8]
   2ecd4:	cmp	r5, r0
   2ecd8:	beq	2ed00 <fputs@plt+0x1d918>
   2ecdc:	cmp	r5, #0
   2ece0:	bne	2e6ec <fputs@plt+0x1d304>
   2ece4:	ldr	r0, [sp, #8]
   2ece8:	cmp	r0, #0
   2ecec:	beq	2ed00 <fputs@plt+0x1d918>
   2ecf0:	mov	r0, r8
   2ecf4:	mov	r1, #0
   2ecf8:	bl	2ed88 <fputs@plt+0x1d9a0>
   2ecfc:	b	2ec84 <fputs@plt+0x1d89c>
   2ed00:	ldrb	r0, [r8, #5]
   2ed04:	mov	r5, #0
   2ed08:	cmp	r0, #5
   2ed0c:	moveq	r5, #0
   2ed10:	strbeq	r5, [r8, #5]
   2ed14:	b	2e6ec <fputs@plt+0x1d304>
   2ed18:	push	{r4, r5, r6, sl, fp, lr}
   2ed1c:	add	fp, sp, #16
   2ed20:	sub	sp, sp, #8
   2ed24:	mov	r5, r0
   2ed28:	ldr	r0, [r0]
   2ed2c:	mov	r4, r2
   2ed30:	add	r2, sp, #4
   2ed34:	mov	r6, r1
   2ed38:	bl	182f8 <fputs@plt+0x6f10>
   2ed3c:	cmp	r0, #0
   2ed40:	bne	2ed80 <fputs@plt+0x1d998>
   2ed44:	ldr	r2, [sp, #4]
   2ed48:	ldr	r1, [r2, #8]
   2ed4c:	ldr	r3, [r1, #84]	; 0x54
   2ed50:	cmp	r3, r6
   2ed54:	beq	2ed7c <fputs@plt+0x1d994>
   2ed58:	ldr	r3, [r2, #4]
   2ed5c:	cmp	r6, #1
   2ed60:	str	r2, [r1, #72]	; 0x48
   2ed64:	mov	r2, #0
   2ed68:	str	r6, [r1, #84]	; 0x54
   2ed6c:	movweq	r2, #100	; 0x64
   2ed70:	strb	r2, [r1, #5]
   2ed74:	str	r5, [r1, #52]	; 0x34
   2ed78:	str	r3, [r1, #56]	; 0x38
   2ed7c:	str	r1, [r4]
   2ed80:	sub	sp, fp, #16
   2ed84:	pop	{r4, r5, r6, sl, fp, pc}
   2ed88:	push	{r4, r5, fp, lr}
   2ed8c:	add	fp, sp, #8
   2ed90:	mov	r4, r0
   2ed94:	ldrb	r0, [r0, #13]
   2ed98:	cmp	r0, #0
   2ed9c:	bne	2edac <fputs@plt+0x1d9c4>
   2eda0:	ldr	r0, [r4, #216]	; 0xd8
   2eda4:	cmp	r0, #0
   2eda8:	beq	2edbc <fputs@plt+0x1d9d4>
   2edac:	mov	r0, #1
   2edb0:	str	r0, [r1]
   2edb4:	mov	r0, #0
   2edb8:	pop	{r4, r5, fp, pc}
   2edbc:	ldrb	r1, [r4, #14]
   2edc0:	mov	r0, #14
   2edc4:	cmp	r1, #0
   2edc8:	bne	2edb8 <fputs@plt+0x1d9d0>
   2edcc:	ldrb	r1, [r4, #4]
   2edd0:	cmp	r1, #0
   2edd4:	beq	2ee20 <fputs@plt+0x1da38>
   2edd8:	ldr	r5, [r4, #68]	; 0x44
   2eddc:	ldr	r0, [r5]
   2ede0:	cmp	r0, #0
   2ede4:	beq	2edfc <fputs@plt+0x1da14>
   2ede8:	ldr	r1, [r0, #4]
   2edec:	mov	r0, r5
   2edf0:	blx	r1
   2edf4:	mov	r0, #0
   2edf8:	str	r0, [r5]
   2edfc:	mov	r0, r4
   2ee00:	bl	2ef04 <fputs@plt+0x1db1c>
   2ee04:	cmp	r0, #0
   2ee08:	popne	{r4, r5, fp, pc}
   2ee0c:	mov	r0, #0
   2ee10:	mov	r1, #5
   2ee14:	strb	r0, [r4, #17]
   2ee18:	strb	r1, [r4, #5]
   2ee1c:	pop	{r4, r5, fp, pc}
   2ee20:	ldr	r1, [r4, #64]	; 0x40
   2ee24:	ldr	r1, [r1]
   2ee28:	ldr	r2, [r1]
   2ee2c:	cmp	r2, #2
   2ee30:	blt	2edb8 <fputs@plt+0x1d9d0>
   2ee34:	ldr	r1, [r1, #52]	; 0x34
   2ee38:	cmp	r1, #0
   2ee3c:	bne	2edd8 <fputs@plt+0x1d9f0>
   2ee40:	b	2edb8 <fputs@plt+0x1d9d0>
   2ee44:	cmp	r0, #0
   2ee48:	bxeq	lr
   2ee4c:	ldr	r0, [r0, #72]	; 0x48
   2ee50:	b	2de80 <fputs@plt+0x1ca98>
   2ee54:	push	{r4, r5, fp, lr}
   2ee58:	add	fp, sp, #8
   2ee5c:	sub	sp, sp, #8
   2ee60:	mov	r5, r0
   2ee64:	ldr	r0, [r0, #216]	; 0xd8
   2ee68:	mov	r4, r1
   2ee6c:	cmp	r0, #0
   2ee70:	beq	2ee8c <fputs@plt+0x1daa4>
   2ee74:	ldrsh	r1, [r0, #40]	; 0x28
   2ee78:	cmp	r1, #0
   2ee7c:	bmi	2ee8c <fputs@plt+0x1daa4>
   2ee80:	ldr	r0, [r0, #72]	; 0x48
   2ee84:	cmp	r0, #0
   2ee88:	bne	2eee8 <fputs@plt+0x1db00>
   2ee8c:	mov	r0, #0
   2ee90:	str	r0, [sp, #4]
   2ee94:	str	r0, [sp]
   2ee98:	ldr	r0, [r5, #64]	; 0x40
   2ee9c:	ldr	r1, [r0]
   2eea0:	cmp	r1, #0
   2eea4:	beq	2eecc <fputs@plt+0x1dae4>
   2eea8:	ldr	r2, [r1, #24]
   2eeac:	mov	r1, sp
   2eeb0:	blx	r2
   2eeb4:	cmp	r0, #0
   2eeb8:	bne	2eefc <fputs@plt+0x1db14>
   2eebc:	ldm	sp, {r0, r1}
   2eec0:	subs	r0, r0, #1
   2eec4:	sbc	r1, r1, #0
   2eec8:	b	2eed4 <fputs@plt+0x1daec>
   2eecc:	mvn	r0, #0
   2eed0:	mvn	r1, #0
   2eed4:	ldr	r2, [r5, #160]	; 0xa0
   2eed8:	adds	r0, r0, r2
   2eedc:	asr	r3, r2, #31
   2eee0:	adc	r1, r1, r2, asr #31
   2eee4:	bl	88a7c <fputs@plt+0x77694>
   2eee8:	ldr	r1, [r5, #164]	; 0xa4
   2eeec:	cmp	r0, r1
   2eef0:	strhi	r0, [r5, #164]	; 0xa4
   2eef4:	str	r0, [r4]
   2eef8:	mov	r0, #0
   2eefc:	sub	sp, fp, #8
   2ef00:	pop	{r4, r5, fp, pc}
   2ef04:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2ef08:	add	fp, sp, #28
   2ef0c:	sub	sp, sp, #20
   2ef10:	mov	r4, r0
   2ef14:	ldrb	r0, [r0, #4]
   2ef18:	mov	r5, #0
   2ef1c:	mov	r6, #0
   2ef20:	cmp	r0, #0
   2ef24:	beq	2ef40 <fputs@plt+0x1db58>
   2ef28:	mov	r0, r4
   2ef2c:	bl	2f08c <fputs@plt+0x1dca4>
   2ef30:	mov	r7, r0
   2ef34:	cmp	r0, #0
   2ef38:	bne	2f078 <fputs@plt+0x1dc90>
   2ef3c:	ldrb	r6, [r4, #4]
   2ef40:	ldr	r0, [r4, #220]	; 0xdc
   2ef44:	ldr	sl, [r4]
   2ef48:	mov	r1, #0
   2ef4c:	str	r0, [sp, #8]
   2ef50:	ldr	r0, [r4, #64]	; 0x40
   2ef54:	str	r0, [sp, #12]
   2ef58:	ldrd	r8, [r4, #168]	; 0xa8
   2ef5c:	str	r5, [r4, #216]	; 0xd8
   2ef60:	ldr	r0, [sl, #4]
   2ef64:	add	r7, r0, #120	; 0x78
   2ef68:	mov	r0, r7
   2ef6c:	bl	1438c <fputs@plt+0x2fa4>
   2ef70:	cmp	r0, #0
   2ef74:	beq	2f030 <fputs@plt+0x1dc48>
   2ef78:	mov	r1, #0
   2ef7c:	mov	r2, r7
   2ef80:	mov	r5, r0
   2ef84:	bl	1119c <memset@plt>
   2ef88:	strd	r8, [r5, #16]
   2ef8c:	cmp	r6, #0
   2ef90:	movw	r3, #6
   2ef94:	movw	r0, #65535	; 0xffff
   2ef98:	add	r2, r5, #120	; 0x78
   2ef9c:	ldr	r8, [sp, #12]
   2efa0:	ldr	r1, [sp, #8]
   2efa4:	strh	r0, [r5, #40]	; 0x28
   2efa8:	movw	r0, #257	; 0x101
   2efac:	movwne	r6, #1
   2efb0:	movt	r3, #8
   2efb4:	str	sl, [r5]
   2efb8:	str	r8, [r5, #4]
   2efbc:	str	r2, [r5, #8]
   2efc0:	str	r1, [r5, #108]	; 0x6c
   2efc4:	strh	r0, [r5, #48]	; 0x30
   2efc8:	lsl	r0, r6, #1
   2efcc:	strb	r0, [r5, #43]	; 0x2b
   2efd0:	str	r3, [sp, #16]
   2efd4:	add	r0, sp, #16
   2efd8:	ldr	r7, [sl, #24]
   2efdc:	str	r0, [sp]
   2efe0:	mov	r0, sl
   2efe4:	blx	r7
   2efe8:	cmp	r0, #0
   2efec:	beq	2f038 <fputs@plt+0x1dc50>
   2eff0:	mov	r7, r0
   2eff4:	mov	r0, r5
   2eff8:	mov	r1, #0
   2effc:	mov	r8, #0
   2f000:	bl	2c0cc <fputs@plt+0x1ace4>
   2f004:	ldr	r6, [r5, #8]
   2f008:	ldr	r0, [r6]
   2f00c:	cmp	r0, #0
   2f010:	beq	2f024 <fputs@plt+0x1dc3c>
   2f014:	ldr	r1, [r0, #4]
   2f018:	mov	r0, r6
   2f01c:	blx	r1
   2f020:	str	r8, [r6]
   2f024:	mov	r0, r5
   2f028:	bl	144bc <fputs@plt+0x30d4>
   2f02c:	b	2f078 <fputs@plt+0x1dc90>
   2f030:	mov	r7, #7
   2f034:	b	2f078 <fputs@plt+0x1dc90>
   2f038:	ldrb	r1, [sp, #16]
   2f03c:	mov	r0, r8
   2f040:	tst	r1, #1
   2f044:	movne	r1, #1
   2f048:	strbne	r1, [r5, #46]	; 0x2e
   2f04c:	ldr	r1, [r0]
   2f050:	ldr	r1, [r1, #48]	; 0x30
   2f054:	blx	r1
   2f058:	tst	r0, #1024	; 0x400
   2f05c:	mov	r7, #0
   2f060:	movne	r1, #0
   2f064:	strbne	r1, [r5, #48]	; 0x30
   2f068:	tst	r0, #4096	; 0x1000
   2f06c:	movne	r0, #0
   2f070:	strbne	r0, [r5, #49]	; 0x31
   2f074:	str	r5, [r4, #216]	; 0xd8
   2f078:	mov	r0, r4
   2f07c:	bl	2af68 <fputs@plt+0x19b80>
   2f080:	mov	r0, r7
   2f084:	sub	sp, fp, #28
   2f088:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2f08c:	push	{r4, r5, fp, lr}
   2f090:	add	fp, sp, #8
   2f094:	mov	r1, #4
   2f098:	mov	r4, r0
   2f09c:	bl	2a4e4 <fputs@plt+0x190fc>
   2f0a0:	mov	r5, r0
   2f0a4:	cmp	r0, #0
   2f0a8:	beq	2f0e4 <fputs@plt+0x1dcfc>
   2f0ac:	ldr	r0, [r4, #64]	; 0x40
   2f0b0:	ldr	r1, [r0]
   2f0b4:	cmp	r1, #0
   2f0b8:	beq	2f0e4 <fputs@plt+0x1dcfc>
   2f0bc:	ldrb	r2, [r4, #14]
   2f0c0:	cmp	r2, #0
   2f0c4:	bne	2f0d4 <fputs@plt+0x1dcec>
   2f0c8:	ldr	r2, [r1, #32]
   2f0cc:	mov	r1, #1
   2f0d0:	blx	r2
   2f0d4:	ldrb	r0, [r4, #18]
   2f0d8:	cmp	r0, #5
   2f0dc:	movne	r0, #1
   2f0e0:	strbne	r0, [r4, #18]
   2f0e4:	mov	r0, r5
   2f0e8:	pop	{r4, r5, fp, pc}
   2f0ec:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   2f0f0:	add	fp, sp, #24
   2f0f4:	ldr	r6, [r0, #52]	; 0x34
   2f0f8:	mov	r4, r0
   2f0fc:	ldrb	r5, [r0, #5]
   2f100:	ldr	r7, [r0, #56]	; 0x38
   2f104:	mov	r8, r1
   2f108:	ldrb	r0, [r6, #22]
   2f10c:	tst	r0, #4
   2f110:	beq	2f128 <fputs@plt+0x1dd40>
   2f114:	ldr	r1, [r6, #36]	; 0x24
   2f118:	add	r0, r7, r5
   2f11c:	sub	r2, r1, r5
   2f120:	mov	r1, #0
   2f124:	bl	1119c <memset@plt>
   2f128:	mov	r0, r7
   2f12c:	mov	r9, #0
   2f130:	tst	r8, #8
   2f134:	strb	r8, [r0, r5]!
   2f138:	strb	r9, [r0, #7]
   2f13c:	str	r9, [r0, #1]
   2f140:	ldr	r1, [r6, #36]	; 0x24
   2f144:	lsr	r1, r1, #8
   2f148:	strb	r1, [r0, #5]
   2f14c:	ldr	r1, [r6, #36]	; 0x24
   2f150:	strb	r1, [r0, #6]
   2f154:	mov	r0, #8
   2f158:	movweq	r0, #12
   2f15c:	mov	r1, r8
   2f160:	add	r5, r0, r5
   2f164:	ldr	r0, [r6, #36]	; 0x24
   2f168:	sub	r0, r0, r5
   2f16c:	strh	r0, [r4, #16]
   2f170:	mov	r0, r4
   2f174:	bl	2a9b8 <fputs@plt+0x195d0>
   2f178:	strh	r5, [r4, #14]
   2f17c:	add	r0, r7, r5
   2f180:	ldr	r1, [r6, #36]	; 0x24
   2f184:	strb	r9, [r4, #1]
   2f188:	ldrb	r2, [r4, #6]
   2f18c:	add	r1, r7, r1
   2f190:	add	r2, r7, r2
   2f194:	str	r1, [r4, #60]	; 0x3c
   2f198:	str	r0, [r4, #64]	; 0x40
   2f19c:	mov	r1, #1
   2f1a0:	str	r2, [r4, #68]	; 0x44
   2f1a4:	ldrh	r0, [r6, #32]
   2f1a8:	strb	r1, [r4]
   2f1ac:	strh	r9, [r4, #18]
   2f1b0:	sub	r0, r0, #1
   2f1b4:	strh	r0, [r4, #20]
   2f1b8:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   2f1bc:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2f1c0:	add	fp, sp, #28
   2f1c4:	sub	sp, sp, #4
   2f1c8:	mov	r5, r0
   2f1cc:	ldr	r0, [r0, #100]	; 0x64
   2f1d0:	mov	r9, r1
   2f1d4:	add	r1, r1, r1, lsl #1
   2f1d8:	mov	r3, #0
   2f1dc:	mov	r8, #0
   2f1e0:	ldr	r4, [r5, #104]	; 0x68
   2f1e4:	lsl	r2, r1, #4
   2f1e8:	bl	14564 <fputs@plt+0x317c>
   2f1ec:	cmp	r0, #0
   2f1f0:	beq	2f2e0 <fputs@plt+0x1def8>
   2f1f4:	mov	r7, r0
   2f1f8:	add	r0, r4, r4, lsl #1
   2f1fc:	mov	r1, #0
   2f200:	add	r6, r7, r0, lsl #4
   2f204:	sub	r0, r9, r4
   2f208:	add	r0, r0, r0, lsl #1
   2f20c:	lsl	r2, r0, #4
   2f210:	mov	r0, r6
   2f214:	bl	1119c <memset@plt>
   2f218:	cmp	r9, r4
   2f21c:	str	r7, [r5, #100]	; 0x64
   2f220:	ble	2f2e4 <fputs@plt+0x1defc>
   2f224:	add	r8, r5, #80	; 0x50
   2f228:	ldr	sl, [r5, #28]
   2f22c:	str	sl, [r6, #20]
   2f230:	ldr	r0, [r5, #68]	; 0x44
   2f234:	ldr	r0, [r0]
   2f238:	cmp	r0, #0
   2f23c:	beq	2f250 <fputs@plt+0x1de68>
   2f240:	ldrd	r0, [r8]
   2f244:	rsbs	r2, r0, #0
   2f248:	rscs	r2, r1, #0
   2f24c:	blt	2f258 <fputs@plt+0x1de70>
   2f250:	ldr	r0, [r5, #156]	; 0x9c
   2f254:	mov	r1, #0
   2f258:	strd	r0, [r6]
   2f25c:	mov	r1, #0
   2f260:	ldr	r0, [r5, #56]	; 0x38
   2f264:	str	r0, [r6, #24]
   2f268:	mov	r0, #512	; 0x200
   2f26c:	bl	1438c <fputs@plt+0x2fa4>
   2f270:	mov	r7, r0
   2f274:	cmp	r0, #0
   2f278:	beq	2f2dc <fputs@plt+0x1def4>
   2f27c:	add	r0, r7, #4
   2f280:	mov	r1, #0
   2f284:	mov	r2, #508	; 0x1fc
   2f288:	bl	1119c <memset@plt>
   2f28c:	str	sl, [r7]
   2f290:	str	r7, [r6, #16]
   2f294:	ldr	r0, [r5, #216]	; 0xd8
   2f298:	cmp	r0, #0
   2f29c:	beq	2f2c0 <fputs@plt+0x1ded8>
   2f2a0:	ldr	r1, [r0, #68]	; 0x44
   2f2a4:	str	r1, [r6, #28]
   2f2a8:	ldr	r1, [r0, #76]	; 0x4c
   2f2ac:	str	r1, [r6, #32]
   2f2b0:	ldr	r1, [r0, #80]	; 0x50
   2f2b4:	str	r1, [r6, #36]	; 0x24
   2f2b8:	ldr	r0, [r0, #112]	; 0x70
   2f2bc:	str	r0, [r6, #40]	; 0x28
   2f2c0:	add	r4, r4, #1
   2f2c4:	add	r6, r6, #48	; 0x30
   2f2c8:	cmp	r9, r4
   2f2cc:	str	r4, [r5, #104]	; 0x68
   2f2d0:	bne	2f228 <fputs@plt+0x1de40>
   2f2d4:	mov	r8, #0
   2f2d8:	b	2f2e4 <fputs@plt+0x1defc>
   2f2dc:	str	r7, [r6, #16]
   2f2e0:	mov	r8, #7
   2f2e4:	mov	r0, r8
   2f2e8:	sub	sp, fp, #28
   2f2ec:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2f2f0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2f2f4:	add	fp, sp, #28
   2f2f8:	sub	sp, sp, #20
   2f2fc:	ldr	sl, [r0, #16]
   2f300:	mov	r9, r0
   2f304:	ldrb	r0, [sl, #21]
   2f308:	orr	r0, r0, #4
   2f30c:	strb	r0, [sl, #21]
   2f310:	ldr	r0, [sl, #156]	; 0x9c
   2f314:	ldr	r1, [sl, #160]	; 0xa0
   2f318:	udiv	r4, r0, r1
   2f31c:	ldr	r0, [r9, #20]
   2f320:	sub	r2, r0, #1
   2f324:	rsb	r1, r4, #0
   2f328:	and	r5, r2, r1
   2f32c:	ldr	r1, [sl, #28]
   2f330:	cmp	r0, r1
   2f334:	bls	2f340 <fputs@plt+0x1df58>
   2f338:	sub	r4, r0, r5
   2f33c:	b	2f34c <fputs@plt+0x1df64>
   2f340:	add	r2, r5, r4
   2f344:	cmp	r2, r1
   2f348:	subhi	r4, r1, r5
   2f34c:	cmp	r4, #1
   2f350:	blt	2f4b0 <fputs@plt+0x1e0c8>
   2f354:	add	r1, r5, #1
   2f358:	mov	r8, #1
   2f35c:	str	r4, [sp, #8]
   2f360:	str	r1, [sp, #4]
   2f364:	mov	r1, #0
   2f368:	str	r1, [sp, #12]
   2f36c:	add	r6, r5, r8
   2f370:	cmp	r6, r0
   2f374:	beq	2f3c0 <fputs@plt+0x1dfd8>
   2f378:	ldr	r0, [sl, #60]	; 0x3c
   2f37c:	cmp	r0, #0
   2f380:	beq	2f3c0 <fputs@plt+0x1dfd8>
   2f384:	mov	r1, r6
   2f388:	bl	28448 <fputs@plt+0x17060>
   2f38c:	cmp	r0, #0
   2f390:	beq	2f3c0 <fputs@plt+0x1dfd8>
   2f394:	mov	r0, sl
   2f398:	mov	r1, r6
   2f39c:	bl	2dcf0 <fputs@plt+0x1c908>
   2f3a0:	mov	r7, #0
   2f3a4:	cmp	r0, #0
   2f3a8:	str	r0, [sp, #16]
   2f3ac:	beq	2f44c <fputs@plt+0x1e064>
   2f3b0:	ldrh	r6, [r0, #24]
   2f3b4:	bl	2de80 <fputs@plt+0x1ca98>
   2f3b8:	tst	r6, #8
   2f3bc:	b	2f43c <fputs@plt+0x1e054>
   2f3c0:	movw	r1, #17320	; 0x43a8
   2f3c4:	ldr	r0, [sl, #160]	; 0xa0
   2f3c8:	mov	r7, #0
   2f3cc:	movt	r1, #10
   2f3d0:	ldr	r1, [r1]
   2f3d4:	sdiv	r0, r1, r0
   2f3d8:	add	r0, r0, #1
   2f3dc:	cmp	r6, r0
   2f3e0:	beq	2f44c <fputs@plt+0x1e064>
   2f3e4:	mov	r0, sl
   2f3e8:	mov	r1, r6
   2f3ec:	add	r2, sp, #16
   2f3f0:	mov	r3, #0
   2f3f4:	bl	182f8 <fputs@plt+0x6f10>
   2f3f8:	cmp	r0, #0
   2f3fc:	bne	2f4b8 <fputs@plt+0x1e0d0>
   2f400:	ldr	r6, [sp, #16]
   2f404:	mov	r0, r6
   2f408:	bl	2f4d4 <fputs@plt+0x1e0ec>
   2f40c:	mov	r4, r5
   2f410:	mov	r5, sl
   2f414:	mov	sl, r9
   2f418:	ldrh	r9, [r6, #24]
   2f41c:	mov	r7, r0
   2f420:	mov	r0, r6
   2f424:	bl	2de80 <fputs@plt+0x1ca98>
   2f428:	tst	r9, #8
   2f42c:	mov	r9, sl
   2f430:	mov	sl, r5
   2f434:	mov	r5, r4
   2f438:	ldr	r4, [sp, #8]
   2f43c:	mov	r1, #1
   2f440:	ldr	r0, [sp, #12]
   2f444:	movne	r0, r1
   2f448:	str	r0, [sp, #12]
   2f44c:	cmp	r8, r4
   2f450:	bge	2f468 <fputs@plt+0x1e080>
   2f454:	cmp	r7, #0
   2f458:	bne	2f468 <fputs@plt+0x1e080>
   2f45c:	ldr	r0, [r9, #20]
   2f460:	add	r8, r8, #1
   2f464:	b	2f36c <fputs@plt+0x1df84>
   2f468:	ldr	r0, [sp, #12]
   2f46c:	cmp	r0, #0
   2f470:	beq	2f4bc <fputs@plt+0x1e0d4>
   2f474:	cmp	r7, #0
   2f478:	bne	2f4bc <fputs@plt+0x1e0d4>
   2f47c:	ldr	r5, [sp, #4]
   2f480:	mov	r0, sl
   2f484:	mov	r1, r5
   2f488:	bl	2dcf0 <fputs@plt+0x1c908>
   2f48c:	cmp	r0, #0
   2f490:	beq	2f4a4 <fputs@plt+0x1e0bc>
   2f494:	ldrh	r1, [r0, #24]
   2f498:	orr	r1, r1, #8
   2f49c:	strh	r1, [r0, #24]
   2f4a0:	bl	2de80 <fputs@plt+0x1ca98>
   2f4a4:	subs	r4, r4, #1
   2f4a8:	add	r5, r5, #1
   2f4ac:	bne	2f480 <fputs@plt+0x1e098>
   2f4b0:	mov	r7, #0
   2f4b4:	b	2f4bc <fputs@plt+0x1e0d4>
   2f4b8:	mov	r7, r0
   2f4bc:	ldrb	r0, [sl, #21]
   2f4c0:	and	r0, r0, #251	; 0xfb
   2f4c4:	strb	r0, [sl, #21]
   2f4c8:	mov	r0, r7
   2f4cc:	sub	sp, fp, #28
   2f4d0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2f4d4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2f4d8:	add	fp, sp, #28
   2f4dc:	sub	sp, sp, #12
   2f4e0:	ldr	r4, [r0, #16]
   2f4e4:	mov	r5, r0
   2f4e8:	ldrb	r0, [r4, #17]
   2f4ec:	cmp	r0, #2
   2f4f0:	bne	2f520 <fputs@plt+0x1e138>
   2f4f4:	ldr	r7, [r4, #44]	; 0x2c
   2f4f8:	cmp	r7, #0
   2f4fc:	bne	2f584 <fputs@plt+0x1e19c>
   2f500:	ldr	r0, [r4, #216]	; 0xd8
   2f504:	cmp	r0, #0
   2f508:	bne	2f518 <fputs@plt+0x1e130>
   2f50c:	ldrb	r0, [r4, #5]
   2f510:	cmp	r0, #2
   2f514:	bne	2f5d0 <fputs@plt+0x1e1e8>
   2f518:	mov	r0, #3
   2f51c:	strb	r0, [r4, #17]
   2f520:	mov	r0, r5
   2f524:	bl	2e144 <fputs@plt+0x1cd5c>
   2f528:	ldr	r0, [r4, #60]	; 0x3c
   2f52c:	cmp	r0, #0
   2f530:	beq	2f548 <fputs@plt+0x1e160>
   2f534:	ldr	r6, [r5, #20]
   2f538:	mov	r1, r6
   2f53c:	bl	28448 <fputs@plt+0x17060>
   2f540:	cmp	r0, #0
   2f544:	beq	2f590 <fputs@plt+0x1e1a8>
   2f548:	ldrh	r0, [r5, #24]
   2f54c:	orr	r0, r0, #4
   2f550:	strh	r0, [r5, #24]
   2f554:	ldr	r0, [r4, #104]	; 0x68
   2f558:	cmp	r0, #1
   2f55c:	blt	2f570 <fputs@plt+0x1e188>
   2f560:	mov	r0, r5
   2f564:	bl	273f4 <fputs@plt+0x1600c>
   2f568:	mov	r7, r0
   2f56c:	b	2f574 <fputs@plt+0x1e18c>
   2f570:	mov	r7, #0
   2f574:	ldr	r0, [r5, #20]
   2f578:	ldr	r1, [r4, #28]
   2f57c:	cmp	r1, r0
   2f580:	strcc	r0, [r4, #28]
   2f584:	mov	r0, r7
   2f588:	sub	sp, fp, #28
   2f58c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2f590:	ldr	r0, [r4, #32]
   2f594:	cmp	r6, r0
   2f598:	bls	2f5b8 <fputs@plt+0x1e1d0>
   2f59c:	ldrb	r0, [r4, #17]
   2f5a0:	cmp	r0, #4
   2f5a4:	beq	2f548 <fputs@plt+0x1e160>
   2f5a8:	ldrh	r0, [r5, #24]
   2f5ac:	orr	r0, r0, #8
   2f5b0:	strh	r0, [r5, #24]
   2f5b4:	b	2f548 <fputs@plt+0x1e160>
   2f5b8:	mov	r0, r5
   2f5bc:	bl	2f748 <fputs@plt+0x1e360>
   2f5c0:	mov	r7, r0
   2f5c4:	cmp	r0, #0
   2f5c8:	bne	2f584 <fputs@plt+0x1e19c>
   2f5cc:	b	2f548 <fputs@plt+0x1e160>
   2f5d0:	ldr	sl, [r4]
   2f5d4:	ldr	r6, [r4, #28]
   2f5d8:	mov	r0, #512	; 0x200
   2f5dc:	mov	r1, #0
   2f5e0:	mov	r8, #0
   2f5e4:	bl	1438c <fputs@plt+0x2fa4>
   2f5e8:	cmp	r0, #0
   2f5ec:	beq	2f668 <fputs@plt+0x1e280>
   2f5f0:	mov	r7, r0
   2f5f4:	add	r0, r0, #4
   2f5f8:	mov	r1, #0
   2f5fc:	mov	r2, #508	; 0x1fc
   2f600:	mov	r8, #0
   2f604:	bl	1119c <memset@plt>
   2f608:	str	r6, [r7]
   2f60c:	str	r7, [r4, #60]	; 0x3c
   2f610:	ldr	r7, [r4, #68]	; 0x44
   2f614:	ldr	r0, [r7]
   2f618:	cmp	r0, #0
   2f61c:	bne	2f6bc <fputs@plt+0x1e2d4>
   2f620:	ldrb	r0, [r4, #5]
   2f624:	cmp	r0, #4
   2f628:	bne	2f674 <fputs@plt+0x1e28c>
   2f62c:	mov	r0, r7
   2f630:	mov	r1, #0
   2f634:	mov	r2, #72	; 0x48
   2f638:	mov	r6, #0
   2f63c:	bl	1119c <memset@plt>
   2f640:	movw	r2, #48896	; 0xbf00
   2f644:	mov	r0, #1020	; 0x3fc
   2f648:	mvn	r1, #0
   2f64c:	movt	r2, #8
   2f650:	str	r2, [r7]
   2f654:	stmib	r7, {r0, r1}
   2f658:	str	r6, [r7, #56]	; 0x38
   2f65c:	str	r6, [r7, #60]	; 0x3c
   2f660:	str	r6, [r7, #64]	; 0x40
   2f664:	b	2f6bc <fputs@plt+0x1e2d4>
   2f668:	str	r8, [r4, #60]	; 0x3c
   2f66c:	mov	r7, #7
   2f670:	b	2f584 <fputs@plt+0x1e19c>
   2f674:	ldrb	r9, [r4, #13]
   2f678:	mov	r0, #0
   2f67c:	str	r0, [sp, #8]
   2f680:	cmp	r9, #0
   2f684:	beq	2f6f8 <fputs@plt+0x1e310>
   2f688:	ldr	r7, [sl, #24]
   2f68c:	ldr	r2, [r4, #68]	; 0x44
   2f690:	ldr	r1, [r4, #180]	; 0xb4
   2f694:	mov	r0, #0
   2f698:	cmp	r9, #0
   2f69c:	movw	r3, #4110	; 0x100e
   2f6a0:	str	r0, [sp]
   2f6a4:	movweq	r3, #2054	; 0x806
   2f6a8:	mov	r0, sl
   2f6ac:	blx	r7
   2f6b0:	cmp	r0, #0
   2f6b4:	mov	r7, r0
   2f6b8:	bne	2f6e4 <fputs@plt+0x1e2fc>
   2f6bc:	vmov.i32	q8, #0	; 0x00000000
   2f6c0:	add	r0, r4, #80	; 0x50
   2f6c4:	strb	r8, [r4, #20]
   2f6c8:	str	r8, [r4, #48]	; 0x30
   2f6cc:	vst1.64	{d16-d17}, [r0]
   2f6d0:	mov	r0, r4
   2f6d4:	bl	2a31c <fputs@plt+0x18f34>
   2f6d8:	mov	r7, r0
   2f6dc:	cmp	r0, #0
   2f6e0:	beq	2f518 <fputs@plt+0x1e130>
   2f6e4:	ldr	r0, [r4, #60]	; 0x3c
   2f6e8:	bl	2c2a0 <fputs@plt+0x1aeb8>
   2f6ec:	mov	r0, #0
   2f6f0:	str	r0, [r4, #60]	; 0x3c
   2f6f4:	b	2f584 <fputs@plt+0x1e19c>
   2f6f8:	ldr	r0, [r4, #28]
   2f6fc:	cmp	r0, #0
   2f700:	beq	2f688 <fputs@plt+0x1e2a0>
   2f704:	ldr	r0, [r4, #64]	; 0x40
   2f708:	add	r2, sp, #8
   2f70c:	ldr	r1, [r0]
   2f710:	ldr	r3, [r1, #40]	; 0x28
   2f714:	mov	r1, #20
   2f718:	blx	r3
   2f71c:	cmp	r0, #12
   2f720:	beq	2f688 <fputs@plt+0x1e2a0>
   2f724:	cmp	r0, #0
   2f728:	bne	2f73c <fputs@plt+0x1e354>
   2f72c:	ldr	r1, [sp, #8]
   2f730:	movw	r7, #1032	; 0x408
   2f734:	cmp	r1, #0
   2f738:	bne	2f6e4 <fputs@plt+0x1e2fc>
   2f73c:	cmp	r0, #0
   2f740:	bne	2f6b0 <fputs@plt+0x1e2c8>
   2f744:	b	2f688 <fputs@plt+0x1e2a0>
   2f748:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2f74c:	add	fp, sp, #28
   2f750:	sub	sp, sp, #12
   2f754:	ldr	r4, [r0, #16]
   2f758:	mov	r5, r0
   2f75c:	ldr	r6, [r0, #4]
   2f760:	ldr	r0, [r4, #160]	; 0xa0
   2f764:	mov	r8, r4
   2f768:	ldr	r7, [r4, #52]	; 0x34
   2f76c:	ldr	sl, [r4, #84]	; 0x54
   2f770:	ldr	r9, [r8, #80]!	; 0x50
   2f774:	sub	r0, r0, #200	; 0xc8
   2f778:	cmp	r0, #1
   2f77c:	blt	2f794 <fputs@plt+0x1e3ac>
   2f780:	ldrb	r1, [r6, r0]
   2f784:	sub	r0, r0, #200	; 0xc8
   2f788:	cmp	r0, #0
   2f78c:	add	r7, r7, r1
   2f790:	bgt	2f780 <fputs@plt+0x1e398>
   2f794:	ldrh	r0, [r5, #24]
   2f798:	mov	r2, #4
   2f79c:	orr	r0, r0, #8
   2f7a0:	strh	r0, [r5, #24]
   2f7a4:	ldr	r1, [r5, #20]
   2f7a8:	ldr	r0, [r4, #68]	; 0x44
   2f7ac:	rev	r1, r1
   2f7b0:	str	r1, [sp, #8]
   2f7b4:	ldr	r1, [r0]
   2f7b8:	ldr	r3, [r1, #12]
   2f7bc:	add	r1, sp, #8
   2f7c0:	stm	sp, {r9, sl}
   2f7c4:	blx	r3
   2f7c8:	cmp	r0, #0
   2f7cc:	bne	2f87c <fputs@plt+0x1e494>
   2f7d0:	ldr	r0, [r4, #68]	; 0x44
   2f7d4:	ldr	r2, [r4, #160]	; 0xa0
   2f7d8:	adds	r9, r9, #4
   2f7dc:	adc	sl, sl, #0
   2f7e0:	ldr	r1, [r0]
   2f7e4:	ldr	r3, [r1, #12]
   2f7e8:	mov	r1, r6
   2f7ec:	stm	sp, {r9, sl}
   2f7f0:	blx	r3
   2f7f4:	cmp	r0, #0
   2f7f8:	bne	2f87c <fputs@plt+0x1e494>
   2f7fc:	ldr	r0, [r4, #68]	; 0x44
   2f800:	rev	r2, r7
   2f804:	ldr	r1, [r4, #160]	; 0xa0
   2f808:	str	r2, [sp, #8]
   2f80c:	ldr	r3, [r0]
   2f810:	adds	r2, r9, r1
   2f814:	adc	r1, sl, r1, asr #31
   2f818:	ldr	r3, [r3, #12]
   2f81c:	str	r2, [sp]
   2f820:	str	r1, [sp, #4]
   2f824:	add	r1, sp, #8
   2f828:	mov	r2, #4
   2f82c:	blx	r3
   2f830:	cmp	r0, #0
   2f834:	bne	2f87c <fputs@plt+0x1e494>
   2f838:	ldr	r2, [r4, #160]	; 0xa0
   2f83c:	ldrd	r0, [r8]
   2f840:	add	r2, r2, #8
   2f844:	adds	r0, r0, r2
   2f848:	adc	r1, r1, r2, asr #31
   2f84c:	strd	r0, [r8]
   2f850:	ldr	r1, [r4, #48]	; 0x30
   2f854:	ldr	r0, [r4, #60]	; 0x3c
   2f858:	add	r1, r1, #1
   2f85c:	str	r1, [r4, #48]	; 0x30
   2f860:	ldr	r1, [r5, #20]
   2f864:	bl	28ab8 <fputs@plt+0x176d0>
   2f868:	ldr	r1, [r5, #20]
   2f86c:	mov	r6, r0
   2f870:	mov	r0, r4
   2f874:	bl	2851c <fputs@plt+0x17134>
   2f878:	orr	r0, r0, r6
   2f87c:	sub	sp, fp, #28
   2f880:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2f884:	push	{r4, r5, r6, r7, fp, lr}
   2f888:	add	fp, sp, #16
   2f88c:	mov	r4, r0
   2f890:	mov	r6, #0
   2f894:	ldr	r0, [r0]
   2f898:	ldr	r5, [r4, #4]
   2f89c:	strb	r6, [r5, #19]
   2f8a0:	ldrb	r1, [r4, #8]
   2f8a4:	cmp	r1, #0
   2f8a8:	beq	2f9ac <fputs@plt+0x1e5c4>
   2f8ac:	ldr	r0, [r0, #156]	; 0x9c
   2f8b0:	cmp	r0, #2
   2f8b4:	blt	2f904 <fputs@plt+0x1e51c>
   2f8b8:	ldr	r0, [r5, #76]	; 0x4c
   2f8bc:	cmp	r0, r4
   2f8c0:	bne	2f8f8 <fputs@plt+0x1e510>
   2f8c4:	mov	r0, #0
   2f8c8:	str	r0, [r5, #76]	; 0x4c
   2f8cc:	ldrh	r0, [r5, #22]
   2f8d0:	bic	r0, r0, #96	; 0x60
   2f8d4:	strh	r0, [r5, #22]
   2f8d8:	ldr	r0, [r5, #72]	; 0x48
   2f8dc:	cmp	r0, #0
   2f8e0:	beq	2f8f8 <fputs@plt+0x1e510>
   2f8e4:	mov	r1, #1
   2f8e8:	strb	r1, [r0, #8]
   2f8ec:	ldr	r0, [r0, #12]
   2f8f0:	cmp	r0, #0
   2f8f4:	bne	2f8e8 <fputs@plt+0x1e500>
   2f8f8:	mov	r0, #1
   2f8fc:	strb	r0, [r4, #8]
   2f900:	pop	{r4, r5, r6, r7, fp, pc}
   2f904:	mov	r7, r5
   2f908:	ldr	r0, [r7, #72]!	; 0x48
   2f90c:	cmp	r0, #0
   2f910:	beq	2f954 <fputs@plt+0x1e56c>
   2f914:	mov	r1, r0
   2f918:	ldr	r2, [r1], #12
   2f91c:	cmp	r2, r4
   2f920:	bne	2f948 <fputs@plt+0x1e560>
   2f924:	ldr	r1, [r0, #12]
   2f928:	str	r1, [r7]
   2f92c:	ldr	r2, [r0, #4]
   2f930:	cmp	r2, #1
   2f934:	bne	2f940 <fputs@plt+0x1e558>
   2f938:	mov	r0, r1
   2f93c:	b	2f90c <fputs@plt+0x1e524>
   2f940:	bl	144bc <fputs@plt+0x30d4>
   2f944:	mov	r1, r7
   2f948:	ldr	r0, [r1]
   2f94c:	mov	r7, r1
   2f950:	b	2f90c <fputs@plt+0x1e524>
   2f954:	ldr	r0, [r5, #76]	; 0x4c
   2f958:	cmp	r0, r4
   2f95c:	beq	2f984 <fputs@plt+0x1e59c>
   2f960:	ldr	r0, [r5, #40]	; 0x28
   2f964:	cmp	r0, #2
   2f968:	bne	2f99c <fputs@plt+0x1e5b4>
   2f96c:	mov	r0, #1
   2f970:	str	r0, [r5, #40]	; 0x28
   2f974:	ldrh	r0, [r5, #22]
   2f978:	bic	r0, r0, #64	; 0x40
   2f97c:	strh	r0, [r5, #22]
   2f980:	b	2f9ac <fputs@plt+0x1e5c4>
   2f984:	mov	r0, #0
   2f988:	str	r0, [r5, #76]	; 0x4c
   2f98c:	ldrh	r0, [r5, #22]
   2f990:	bic	r0, r0, #96	; 0x60
   2f994:	strh	r0, [r5, #22]
   2f998:	ldr	r0, [r5, #40]	; 0x28
   2f99c:	subs	r0, r0, #1
   2f9a0:	str	r0, [r5, #40]	; 0x28
   2f9a4:	moveq	r0, #0
   2f9a8:	strbeq	r0, [r5, #20]
   2f9ac:	strb	r6, [r4, #8]
   2f9b0:	ldrb	r0, [r5, #20]
   2f9b4:	cmp	r0, #0
   2f9b8:	popne	{r4, r5, r6, r7, fp, pc}
   2f9bc:	ldr	r0, [r5, #12]
   2f9c0:	cmp	r0, #0
   2f9c4:	beq	2f9dc <fputs@plt+0x1e5f4>
   2f9c8:	mov	r1, #0
   2f9cc:	str	r1, [r5, #12]
   2f9d0:	ldr	r0, [r0, #72]	; 0x48
   2f9d4:	pop	{r4, r5, r6, r7, fp, lr}
   2f9d8:	b	2de80 <fputs@plt+0x1ca98>
   2f9dc:	pop	{r4, r5, r6, r7, fp, pc}
   2f9e0:	push	{r4, r5, r6, r7, fp, lr}
   2f9e4:	add	fp, sp, #16
   2f9e8:	ldr	r3, [r0, #36]	; 0x24
   2f9ec:	movw	r5, #52429	; 0xcccd
   2f9f0:	sub	lr, r2, r1
   2f9f4:	cmp	r1, #1
   2f9f8:	movt	r5, #52428	; 0xcccc
   2f9fc:	umull	r3, r5, r3, r5
   2fa00:	lsr	r4, r5, #2
   2fa04:	bhi	2fa28 <fputs@plt+0x1e640>
   2fa08:	movw	r3, #17320	; 0x43a8
   2fa0c:	ldr	r0, [r0, #32]
   2fa10:	movt	r3, #10
   2fa14:	ldr	r3, [r3]
   2fa18:	udiv	ip, r3, r0
   2fa1c:	add	r3, r4, #1
   2fa20:	mov	r0, #0
   2fa24:	b	2fa60 <fputs@plt+0x1e678>
   2fa28:	movw	r3, #17320	; 0x43a8
   2fa2c:	ldr	r0, [r0, #32]
   2fa30:	mov	r6, #2
   2fa34:	movt	r3, #10
   2fa38:	ldr	r3, [r3]
   2fa3c:	udiv	ip, r3, r0
   2fa40:	add	r3, r4, #1
   2fa44:	sub	r0, r1, #2
   2fa48:	udiv	r0, r0, r3
   2fa4c:	mul	r5, r0, r3
   2fa50:	add	r5, r5, #1
   2fa54:	cmp	r5, ip
   2fa58:	movweq	r6, #3
   2fa5c:	mla	r0, r0, r3, r6
   2fa60:	add	r5, ip, #1
   2fa64:	mov	r7, #0
   2fa68:	mov	r6, #0
   2fa6c:	cmp	r5, r1
   2fa70:	sub	r1, r1, r2
   2fa74:	add	r2, lr, r4
   2fa78:	add	r0, r2, r0
   2fa7c:	movwcc	r7, #1
   2fa80:	udiv	r0, r0, r4
   2fa84:	sub	r0, r1, r0
   2fa88:	cmp	r0, r5
   2fa8c:	movwcc	r6, #1
   2fa90:	and	r1, r7, r6
   2fa94:	sub	r1, r0, r1
   2fa98:	mov	r0, r1
   2fa9c:	cmp	r1, #2
   2faa0:	mov	r2, #0
   2faa4:	bcc	2fac8 <fputs@plt+0x1e6e0>
   2faa8:	sub	r1, r0, #2
   2faac:	udiv	r1, r1, r3
   2fab0:	mul	r2, r1, r3
   2fab4:	add	r2, r2, #1
   2fab8:	cmp	r2, ip
   2fabc:	mov	r2, #2
   2fac0:	movweq	r2, #3
   2fac4:	mla	r2, r1, r3, r2
   2fac8:	cmp	r0, r5
   2facc:	sub	r1, r0, #1
   2fad0:	cmpne	r0, r2
   2fad4:	beq	2fa98 <fputs@plt+0x1e6b0>
   2fad8:	pop	{r4, r5, r6, r7, fp, pc}
   2fadc:	ldr	r0, [r0, #8]
   2fae0:	cmp	r0, #0
   2fae4:	beq	2fb04 <fputs@plt+0x1e71c>
   2fae8:	cmp	r0, r2
   2faec:	beq	2fadc <fputs@plt+0x1e6f4>
   2faf0:	cmp	r1, #0
   2faf4:	ldrne	r3, [r0, #52]	; 0x34
   2faf8:	cmpne	r3, r1
   2fafc:	bne	2fadc <fputs@plt+0x1e6f4>
   2fb00:	b	2fe00 <fputs@plt+0x1ea18>
   2fb04:	cmp	r2, #0
   2fb08:	ldrbne	r0, [r2, #64]	; 0x40
   2fb0c:	andne	r0, r0, #223	; 0xdf
   2fb10:	strbne	r0, [r2, #64]	; 0x40
   2fb14:	mov	r0, #0
   2fb18:	bx	lr
   2fb1c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2fb20:	add	fp, sp, #28
   2fb24:	sub	sp, sp, #36	; 0x24
   2fb28:	movw	r9, #17320	; 0x43a8
   2fb2c:	mov	sl, r0
   2fb30:	mov	r6, r3
   2fb34:	mov	r5, r2
   2fb38:	mov	r8, r1
   2fb3c:	mov	r0, #0
   2fb40:	cmp	r2, #2
   2fb44:	movt	r9, #10
   2fb48:	bcc	2fb90 <fputs@plt+0x1e7a8>
   2fb4c:	ldr	r1, [sl, #36]	; 0x24
   2fb50:	movw	r2, #52429	; 0xcccd
   2fb54:	ldr	r0, [sl, #32]
   2fb58:	ldr	r7, [r9]
   2fb5c:	movt	r2, #52428	; 0xcccc
   2fb60:	umull	r1, r2, r1, r2
   2fb64:	mov	r1, #1
   2fb68:	udiv	r0, r7, r0
   2fb6c:	mov	r7, #2
   2fb70:	add	r1, r1, r2, lsr #2
   2fb74:	sub	r2, r5, #2
   2fb78:	udiv	r2, r2, r1
   2fb7c:	mul	r3, r2, r1
   2fb80:	add	r3, r3, #1
   2fb84:	cmp	r3, r0
   2fb88:	movweq	r7, #3
   2fb8c:	mla	r0, r2, r1, r7
   2fb90:	cmp	r0, r5
   2fb94:	beq	2fbb0 <fputs@plt+0x1e7c8>
   2fb98:	ldr	r0, [sl, #32]
   2fb9c:	ldr	r1, [r9]
   2fba0:	udiv	r0, r1, r0
   2fba4:	add	r0, r0, #1
   2fba8:	cmp	r0, r5
   2fbac:	bne	2fc40 <fputs@plt+0x1e858>
   2fbb0:	mov	r7, #0
   2fbb4:	cmp	r6, #0
   2fbb8:	bne	2fcc4 <fputs@plt+0x1e8dc>
   2fbbc:	ldr	r0, [sl, #32]
   2fbc0:	ldr	r1, [r9]
   2fbc4:	movw	ip, #52429	; 0xcccd
   2fbc8:	sub	r2, r5, #3
   2fbcc:	mov	r7, #1
   2fbd0:	movt	ip, #52428	; 0xcccc
   2fbd4:	udiv	r0, r1, r0
   2fbd8:	add	r1, r0, #1
   2fbdc:	add	r6, r2, #2
   2fbe0:	cmp	r6, r1
   2fbe4:	beq	2fc24 <fputs@plt+0x1e83c>
   2fbe8:	mov	r5, #0
   2fbec:	cmp	r6, #2
   2fbf0:	bcc	2fc1c <fputs@plt+0x1e834>
   2fbf4:	ldr	r5, [sl, #36]	; 0x24
   2fbf8:	umull	r5, r4, r5, ip
   2fbfc:	add	r5, r7, r4, lsr #2
   2fc00:	udiv	r4, r2, r5
   2fc04:	mul	r3, r4, r5
   2fc08:	add	r3, r3, #1
   2fc0c:	cmp	r3, r0
   2fc10:	mov	r3, #2
   2fc14:	movweq	r3, #3
   2fc18:	mla	r5, r4, r5, r3
   2fc1c:	cmp	r6, r5
   2fc20:	bne	2fc2c <fputs@plt+0x1e844>
   2fc24:	sub	r2, r2, #1
   2fc28:	b	2fbdc <fputs@plt+0x1e7f4>
   2fc2c:	mov	r0, #1
   2fc30:	mov	r7, #0
   2fc34:	strb	r0, [sl, #19]
   2fc38:	str	r6, [sl, #44]	; 0x2c
   2fc3c:	b	2fcc4 <fputs@plt+0x1e8dc>
   2fc40:	ldr	r0, [sl, #12]
   2fc44:	ldr	r0, [r0, #56]	; 0x38
   2fc48:	ldr	r0, [r0, #36]	; 0x24
   2fc4c:	rev	r0, r0
   2fc50:	cmp	r0, #0
   2fc54:	beq	2fcc0 <fputs@plt+0x1e8d8>
   2fc58:	sub	r2, fp, #29
   2fc5c:	add	r3, sp, #28
   2fc60:	mov	r0, sl
   2fc64:	mov	r1, r5
   2fc68:	bl	30540 <fputs@plt+0x1f158>
   2fc6c:	mov	r7, r0
   2fc70:	cmp	r0, #0
   2fc74:	bne	2fcc4 <fputs@plt+0x1e8dc>
   2fc78:	ldrb	r4, [fp, #-29]	; 0xffffffe3
   2fc7c:	cmp	r4, #2
   2fc80:	beq	2fcd0 <fputs@plt+0x1e8e8>
   2fc84:	cmp	r4, #1
   2fc88:	bne	2fd04 <fputs@plt+0x1e91c>
   2fc8c:	movw	r0, #62189	; 0xf2ed
   2fc90:	movw	r1, #62796	; 0xf54c
   2fc94:	movw	r2, #63094	; 0xf676
   2fc98:	movw	r3, #59297	; 0xe7a1
   2fc9c:	mov	r7, #11
   2fca0:	movt	r0, #8
   2fca4:	movt	r1, #8
   2fca8:	movt	r2, #8
   2fcac:	add	r0, r0, #20
   2fcb0:	str	r0, [sp]
   2fcb4:	mov	r0, #11
   2fcb8:	bl	15e38 <fputs@plt+0x4a50>
   2fcbc:	b	2fcc4 <fputs@plt+0x1e8dc>
   2fcc0:	mov	r7, #101	; 0x65
   2fcc4:	mov	r0, r7
   2fcc8:	sub	sp, fp, #28
   2fccc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2fcd0:	cmp	r6, #0
   2fcd4:	bne	2fbb0 <fputs@plt+0x1e7c8>
   2fcd8:	mov	r0, #1
   2fcdc:	add	r1, sp, #20
   2fce0:	add	r2, sp, #24
   2fce4:	mov	r3, r5
   2fce8:	str	r0, [sp]
   2fcec:	mov	r0, sl
   2fcf0:	bl	30688 <fputs@plt+0x1f2a0>
   2fcf4:	cmp	r0, #0
   2fcf8:	beq	2fde8 <fputs@plt+0x1ea00>
   2fcfc:	mov	r7, r0
   2fd00:	b	2fcc4 <fputs@plt+0x1e8dc>
   2fd04:	add	r2, sp, #20
   2fd08:	mov	r0, sl
   2fd0c:	mov	r1, r5
   2fd10:	mov	r3, #0
   2fd14:	bl	2ed18 <fputs@plt+0x1d930>
   2fd18:	mov	r7, r0
   2fd1c:	cmp	r0, #0
   2fd20:	bne	2fcc4 <fputs@plt+0x1e8dc>
   2fd24:	clz	r0, r6
   2fd28:	cmp	r6, #0
   2fd2c:	mov	r3, #0
   2fd30:	str	r4, [sp, #8]
   2fd34:	lsr	r0, r0, #5
   2fd38:	moveq	r3, r8
   2fd3c:	lsl	r0, r0, #1
   2fd40:	str	r0, [sp, #12]
   2fd44:	ldr	r0, [sp, #12]
   2fd48:	add	r1, sp, #16
   2fd4c:	add	r2, sp, #24
   2fd50:	mov	r4, r3
   2fd54:	str	r0, [sp]
   2fd58:	mov	r0, sl
   2fd5c:	bl	30688 <fputs@plt+0x1f2a0>
   2fd60:	cmp	r0, #0
   2fd64:	bne	2fdcc <fputs@plt+0x1e9e4>
   2fd68:	ldr	r0, [sp, #16]
   2fd6c:	cmp	r0, #0
   2fd70:	beq	2fd7c <fputs@plt+0x1e994>
   2fd74:	ldr	r0, [r0, #72]	; 0x48
   2fd78:	bl	2de80 <fputs@plt+0x1ca98>
   2fd7c:	ldr	r0, [sp, #24]
   2fd80:	cmp	r6, #0
   2fd84:	movne	r3, r4
   2fd88:	cmpne	r0, r8
   2fd8c:	bhi	2fd44 <fputs@plt+0x1e95c>
   2fd90:	ldr	r8, [sp, #20]
   2fd94:	ldr	r3, [sp, #28]
   2fd98:	ldr	r2, [sp, #8]
   2fd9c:	stm	sp, {r0, r6}
   2fda0:	mov	r0, sl
   2fda4:	mov	r1, r8
   2fda8:	bl	3100c <fputs@plt+0x1fc24>
   2fdac:	mov	r7, r0
   2fdb0:	cmp	r8, #0
   2fdb4:	beq	2fdc0 <fputs@plt+0x1e9d8>
   2fdb8:	ldr	r0, [r8, #72]	; 0x48
   2fdbc:	bl	2de80 <fputs@plt+0x1ca98>
   2fdc0:	cmp	r7, #0
   2fdc4:	bne	2fcc4 <fputs@plt+0x1e8dc>
   2fdc8:	b	2fbb0 <fputs@plt+0x1e7c8>
   2fdcc:	mov	r7, r0
   2fdd0:	ldr	r0, [sp, #20]
   2fdd4:	cmp	r0, #0
   2fdd8:	beq	2fcc4 <fputs@plt+0x1e8dc>
   2fddc:	ldr	r0, [r0, #72]	; 0x48
   2fde0:	bl	2de80 <fputs@plt+0x1ca98>
   2fde4:	b	2fcc4 <fputs@plt+0x1e8dc>
   2fde8:	ldr	r0, [sp, #20]
   2fdec:	cmp	r0, #0
   2fdf0:	beq	2fbb0 <fputs@plt+0x1e7c8>
   2fdf4:	ldr	r0, [r0, #72]	; 0x48
   2fdf8:	bl	2de80 <fputs@plt+0x1ca98>
   2fdfc:	b	2fbb0 <fputs@plt+0x1e7c8>
   2fe00:	push	{r4, r5, r6, sl, fp, lr}
   2fe04:	add	fp, sp, #16
   2fe08:	mov	r4, r2
   2fe0c:	mov	r5, r1
   2fe10:	mov	r6, r0
   2fe14:	cmp	r6, r4
   2fe18:	beq	2fe60 <fputs@plt+0x1ea78>
   2fe1c:	cmp	r5, #0
   2fe20:	beq	2fe30 <fputs@plt+0x1ea48>
   2fe24:	ldr	r0, [r6, #52]	; 0x34
   2fe28:	cmp	r0, r5
   2fe2c:	bne	2fe60 <fputs@plt+0x1ea78>
   2fe30:	ldrb	r0, [r6, #66]	; 0x42
   2fe34:	sub	r0, r0, #1
   2fe38:	uxtb	r0, r0
   2fe3c:	cmp	r0, #1
   2fe40:	bhi	2fe58 <fputs@plt+0x1ea70>
   2fe44:	mov	r0, r6
   2fe48:	bl	2fe74 <fputs@plt+0x1ea8c>
   2fe4c:	cmp	r0, #0
   2fe50:	beq	2fe60 <fputs@plt+0x1ea78>
   2fe54:	b	2fe70 <fputs@plt+0x1ea88>
   2fe58:	mov	r0, r6
   2fe5c:	bl	2fed0 <fputs@plt+0x1eae8>
   2fe60:	ldr	r6, [r6, #8]
   2fe64:	cmp	r6, #0
   2fe68:	bne	2fe14 <fputs@plt+0x1ea2c>
   2fe6c:	mov	r0, #0
   2fe70:	pop	{r4, r5, r6, sl, fp, pc}
   2fe74:	push	{r4, r5, fp, lr}
   2fe78:	add	fp, sp, #8
   2fe7c:	mov	r4, r0
   2fe80:	ldrb	r0, [r0, #66]	; 0x42
   2fe84:	cmp	r0, #2
   2fe88:	movne	r0, #0
   2fe8c:	strne	r0, [r4, #60]	; 0x3c
   2fe90:	moveq	r0, #1
   2fe94:	strbeq	r0, [r4, #66]	; 0x42
   2fe98:	mov	r0, r4
   2fe9c:	bl	2ff20 <fputs@plt+0x1eb38>
   2fea0:	mov	r5, r0
   2fea4:	cmp	r0, #0
   2fea8:	bne	2febc <fputs@plt+0x1ead4>
   2feac:	mov	r0, r4
   2feb0:	bl	2fed0 <fputs@plt+0x1eae8>
   2feb4:	mov	r0, #3
   2feb8:	strb	r0, [r4, #66]	; 0x42
   2febc:	ldrb	r0, [r4, #64]	; 0x40
   2fec0:	and	r0, r0, #241	; 0xf1
   2fec4:	strb	r0, [r4, #64]	; 0x40
   2fec8:	mov	r0, r5
   2fecc:	pop	{r4, r5, fp, pc}
   2fed0:	push	{r4, r5, r6, sl, fp, lr}
   2fed4:	add	fp, sp, #16
   2fed8:	mov	r4, r0
   2fedc:	ldrsb	r0, [r0, #68]	; 0x44
   2fee0:	cmp	r0, #0
   2fee4:	bmi	2ff14 <fputs@plt+0x1eb2c>
   2fee8:	mov	r6, #30
   2feec:	mov	r5, #0
   2fef0:	ldr	r0, [r4, r6, lsl #2]
   2fef4:	bl	2ee44 <fputs@plt+0x1da5c>
   2fef8:	str	r5, [r4, r6, lsl #2]
   2fefc:	add	r0, r6, #1
   2ff00:	sub	r2, r6, #30
   2ff04:	ldrsb	r1, [r4, #68]	; 0x44
   2ff08:	mov	r6, r0
   2ff0c:	cmp	r2, r1
   2ff10:	blt	2fef0 <fputs@plt+0x1eb08>
   2ff14:	mov	r0, #255	; 0xff
   2ff18:	strb	r0, [r4, #68]	; 0x44
   2ff1c:	pop	{r4, r5, r6, sl, fp, pc}
   2ff20:	push	{r4, r5, r6, r7, fp, lr}
   2ff24:	add	fp, sp, #16
   2ff28:	sub	sp, sp, #8
   2ff2c:	mov	r4, r0
   2ff30:	bl	2ffbc <fputs@plt+0x1ebd4>
   2ff34:	ldr	r0, [r4, #16]
   2ff38:	mov	r7, r4
   2ff3c:	mov	r5, #0
   2ff40:	str	r0, [r7, #40]!	; 0x28
   2ff44:	ldr	r1, [r7, #-20]	; 0xffffffec
   2ff48:	str	r1, [r7, #4]
   2ff4c:	ldrb	r2, [r7, #29]
   2ff50:	cmp	r2, #0
   2ff54:	beq	2ff64 <fputs@plt+0x1eb7c>
   2ff58:	mov	r0, r5
   2ff5c:	sub	sp, fp, #16
   2ff60:	pop	{r4, r5, r6, r7, fp, pc}
   2ff64:	bl	1438c <fputs@plt+0x2fa4>
   2ff68:	cmp	r0, #0
   2ff6c:	beq	2ffac <fputs@plt+0x1ebc4>
   2ff70:	ldr	r2, [r7]
   2ff74:	mov	r6, r0
   2ff78:	mov	r5, #0
   2ff7c:	mov	r0, r4
   2ff80:	mov	r1, #0
   2ff84:	mov	r3, r6
   2ff88:	str	r5, [sp]
   2ff8c:	bl	30024 <fputs@plt+0x1ec3c>
   2ff90:	cmp	r0, #0
   2ff94:	beq	2ffb4 <fputs@plt+0x1ebcc>
   2ff98:	mov	r7, r0
   2ff9c:	mov	r0, r6
   2ffa0:	bl	144bc <fputs@plt+0x30d4>
   2ffa4:	mov	r5, r7
   2ffa8:	b	2ff58 <fputs@plt+0x1eb70>
   2ffac:	mov	r5, #7
   2ffb0:	b	2ff58 <fputs@plt+0x1eb70>
   2ffb4:	str	r6, [r4, #48]	; 0x30
   2ffb8:	b	2ff58 <fputs@plt+0x1eb70>
   2ffbc:	push	{fp, lr}
   2ffc0:	mov	fp, sp
   2ffc4:	ldrh	r1, [r0, #34]	; 0x22
   2ffc8:	cmp	r1, #0
   2ffcc:	popne	{fp, pc}
   2ffd0:	ldrb	r1, [r0, #64]	; 0x40
   2ffd4:	orr	r1, r1, #2
   2ffd8:	strb	r1, [r0, #64]	; 0x40
   2ffdc:	ldrsb	r1, [r0, #68]	; 0x44
   2ffe0:	add	r2, r0, r1, lsl #1
   2ffe4:	add	r1, r0, r1, lsl #2
   2ffe8:	ldr	r3, [r1, #120]	; 0x78
   2ffec:	ldrh	r2, [r2, #80]	; 0x50
   2fff0:	ldr	r1, [r3, #64]	; 0x40
   2fff4:	ldr	lr, [r3, #56]	; 0x38
   2fff8:	ldr	ip, [r3, #80]	; 0x50
   2fffc:	ldrb	r2, [r1, r2, lsl #1]!
   30000:	ldrb	r1, [r1, #1]
   30004:	orr	r1, r1, r2, lsl #8
   30008:	ldrh	r2, [r3, #20]
   3000c:	and	r1, r1, r2
   30010:	add	r2, r0, #16
   30014:	mov	r0, r3
   30018:	add	r1, lr, r1
   3001c:	pop	{fp, lr}
   30020:	bx	ip
   30024:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   30028:	add	fp, sp, #28
   3002c:	sub	sp, sp, #36	; 0x24
   30030:	mov	r4, r0
   30034:	ldrsb	r0, [r0, #68]	; 0x44
   30038:	mov	r9, r3
   3003c:	mov	sl, r2
   30040:	mov	r5, r1
   30044:	ldr	r6, [r4, #4]
   30048:	add	r0, r4, r0, lsl #2
   3004c:	ldr	r7, [r0, #120]	; 0x78
   30050:	mov	r0, r4
   30054:	bl	2ffbc <fputs@plt+0x1ebd4>
   30058:	ldrh	r0, [r4, #32]
   3005c:	ldr	r1, [r6, #36]	; 0x24
   30060:	str	r4, [sp, #12]
   30064:	ldr	r2, [r7, #56]	; 0x38
   30068:	ldr	r4, [r4, #24]
   3006c:	movw	r3, #60282	; 0xeb7a
   30070:	str	r6, [sp, #20]
   30074:	sub	r1, r1, r0
   30078:	sub	r2, r4, r2
   3007c:	cmp	r2, r1
   30080:	bhi	30380 <fputs@plt+0x1ef98>
   30084:	ldr	ip, [fp, #8]
   30088:	cmp	r0, r5
   3008c:	bls	300b8 <fputs@plt+0x1ecd0>
   30090:	add	r1, sl, r5
   30094:	mov	r8, sl
   30098:	cmp	r1, r0
   3009c:	subhi	r8, r0, r5
   300a0:	add	r5, r4, r5
   300a4:	tst	ip, #1
   300a8:	bne	300cc <fputs@plt+0x1ece4>
   300ac:	mov	r0, r9
   300b0:	mov	r1, r5
   300b4:	b	300e8 <fputs@plt+0x1ed00>
   300b8:	ldr	r6, [sp, #12]
   300bc:	str	r9, [sp, #24]
   300c0:	sub	r9, r5, r0
   300c4:	mov	r7, #0
   300c8:	b	3010c <fputs@plt+0x1ed24>
   300cc:	ldr	r0, [r7, #72]	; 0x48
   300d0:	bl	18ba4 <fputs@plt+0x77bc>
   300d4:	mov	r7, r0
   300d8:	cmp	r0, #0
   300dc:	bne	300f4 <fputs@plt+0x1ed0c>
   300e0:	mov	r0, r5
   300e4:	mov	r1, r9
   300e8:	mov	r2, r8
   300ec:	bl	11244 <memcpy@plt>
   300f0:	mov	r7, #0
   300f4:	ldr	r6, [sp, #12]
   300f8:	ldr	ip, [fp, #8]
   300fc:	add	r9, r9, r8
   30100:	sub	sl, sl, r8
   30104:	str	r9, [sp, #24]
   30108:	mov	r9, #0
   3010c:	cmp	r7, #0
   30110:	bne	301f0 <fputs@plt+0x1ee08>
   30114:	cmp	sl, #0
   30118:	beq	301f0 <fputs@plt+0x1ee08>
   3011c:	ldr	r0, [sp, #20]
   30120:	ldrh	r1, [r6, #32]
   30124:	cmp	ip, #2
   30128:	mov	r7, #0
   3012c:	ldr	r2, [r4, r1]
   30130:	ldr	r0, [r0, #36]	; 0x24
   30134:	rev	r4, r2
   30138:	sub	r3, r0, #4
   3013c:	str	r4, [sp, #32]
   30140:	str	r3, [sp, #16]
   30144:	beq	301c4 <fputs@plt+0x1eddc>
   30148:	ldrb	r2, [r6, #64]	; 0x40
   3014c:	mov	r7, #0
   30150:	tst	r2, #4
   30154:	bne	301c4 <fputs@plt+0x1eddc>
   30158:	ldr	r2, [r6, #28]
   3015c:	sub	r1, r0, r1
   30160:	ldr	r7, [r6, #56]	; 0x38
   30164:	ldr	r0, [r6, #12]
   30168:	mov	r8, ip
   3016c:	add	r1, r1, r2
   30170:	sub	r1, r1, #5
   30174:	udiv	r5, r1, r3
   30178:	cmp	r5, r7
   3017c:	ble	301a0 <fputs@plt+0x1edb8>
   30180:	lsl	r2, r5, #3
   30184:	mov	r3, #0
   30188:	bl	14564 <fputs@plt+0x317c>
   3018c:	cmp	r0, #0
   30190:	beq	303b8 <fputs@plt+0x1efd0>
   30194:	lsl	r1, r5, #1
   30198:	str	r0, [r6, #12]
   3019c:	str	r1, [r6, #56]	; 0x38
   301a0:	lsl	r2, r5, #2
   301a4:	mov	r1, #0
   301a8:	mov	r7, #0
   301ac:	bl	1119c <memset@plt>
   301b0:	ldrb	r0, [r6, #64]	; 0x40
   301b4:	orr	r0, r0, #4
   301b8:	strb	r0, [r6, #64]	; 0x40
   301bc:	ldr	r3, [sp, #16]
   301c0:	mov	ip, r8
   301c4:	ldrb	r0, [r6, #64]	; 0x40
   301c8:	tst	r0, #4
   301cc:	beq	301f8 <fputs@plt+0x1ee10>
   301d0:	udiv	r8, r9, r3
   301d4:	ldr	r1, [r6, #12]
   301d8:	ldr	r5, [r1, r8, lsl #2]
   301dc:	cmp	r5, #0
   301e0:	beq	301f8 <fputs@plt+0x1ee10>
   301e4:	mls	r9, r8, r3, r9
   301e8:	str	r5, [sp, #32]
   301ec:	b	30200 <fputs@plt+0x1ee18>
   301f0:	mov	r4, sl
   301f4:	b	3036c <fputs@plt+0x1ef84>
   301f8:	mov	r5, r4
   301fc:	mov	r8, #0
   30200:	mov	r4, sl
   30204:	cmp	r7, #0
   30208:	bne	3036c <fputs@plt+0x1ef84>
   3020c:	cmp	r5, #0
   30210:	beq	3036c <fputs@plt+0x1ef84>
   30214:	and	r2, ip, #1
   30218:	mov	r1, #2
   3021c:	eor	r1, r1, r2, lsl #1
   30220:	str	r2, [sp, #4]
   30224:	str	r1, [sp, #8]
   30228:	b	30234 <fputs@plt+0x1ee4c>
   3022c:	ldrb	r0, [r6, #64]	; 0x40
   30230:	mov	r5, sl
   30234:	tst	r0, #4
   30238:	ldrne	r0, [r6, #12]
   3023c:	strne	r5, [r0, r8, lsl #2]
   30240:	cmp	r9, r3
   30244:	bcs	30288 <fputs@plt+0x1eea0>
   30248:	ldr	r0, [sp, #20]
   3024c:	ldr	r3, [sp, #8]
   30250:	mov	r1, r5
   30254:	add	r2, sp, #28
   30258:	ldr	r0, [r0]
   3025c:	bl	182f8 <fputs@plt+0x6f10>
   30260:	ldr	r3, [sp, #16]
   30264:	mov	r7, r0
   30268:	add	r0, r9, r4
   3026c:	mov	r6, r4
   30270:	cmp	r0, r3
   30274:	subhi	r4, r3, r9
   30278:	cmp	r7, #0
   3027c:	beq	302a8 <fputs@plt+0x1eec0>
   30280:	mov	sl, r5
   30284:	b	3033c <fputs@plt+0x1ef54>
   30288:	ldr	r0, [r6, #12]
   3028c:	add	r8, r8, #1
   30290:	ldr	sl, [r0, r8, lsl #2]
   30294:	cmp	sl, #0
   30298:	beq	302d8 <fputs@plt+0x1eef0>
   3029c:	str	sl, [sp, #32]
   302a0:	mov	r7, #0
   302a4:	b	302f8 <fputs@plt+0x1ef10>
   302a8:	ldr	r5, [sp, #28]
   302ac:	ldr	r0, [r5, #4]
   302b0:	ldr	r1, [r0], r9
   302b4:	add	r9, r0, #4
   302b8:	ldr	r0, [sp, #4]
   302bc:	rev	sl, r1
   302c0:	str	sl, [sp, #32]
   302c4:	cmp	r0, #0
   302c8:	bne	30300 <fputs@plt+0x1ef18>
   302cc:	ldr	r0, [sp, #24]
   302d0:	mov	r1, r9
   302d4:	b	3031c <fputs@plt+0x1ef34>
   302d8:	ldr	r0, [sp, #20]
   302dc:	mov	r1, r5
   302e0:	mov	r2, #0
   302e4:	add	r3, sp, #32
   302e8:	bl	303c0 <fputs@plt+0x1efd8>
   302ec:	ldr	r3, [sp, #16]
   302f0:	ldr	sl, [sp, #32]
   302f4:	mov	r7, r0
   302f8:	sub	r9, r9, r3
   302fc:	b	30358 <fputs@plt+0x1ef70>
   30300:	mov	r0, r5
   30304:	bl	18ba4 <fputs@plt+0x77bc>
   30308:	mov	r7, r0
   3030c:	cmp	r0, #0
   30310:	bne	30328 <fputs@plt+0x1ef40>
   30314:	ldr	r1, [sp, #24]
   30318:	mov	r0, r9
   3031c:	mov	r2, r4
   30320:	bl	11244 <memcpy@plt>
   30324:	mov	r7, #0
   30328:	cmp	r5, #0
   3032c:	mov	r9, #0
   30330:	movne	r0, r5
   30334:	blne	2de80 <fputs@plt+0x1ca98>
   30338:	ldr	r3, [sp, #16]
   3033c:	ldr	r0, [sp, #24]
   30340:	sub	r6, r6, r4
   30344:	add	r8, r8, #1
   30348:	add	r0, r0, r4
   3034c:	mov	r4, r6
   30350:	ldr	r6, [sp, #12]
   30354:	str	r0, [sp, #24]
   30358:	cmp	r7, #0
   3035c:	bne	3036c <fputs@plt+0x1ef84>
   30360:	cmp	r4, #0
   30364:	cmpne	sl, #0
   30368:	bne	3022c <fputs@plt+0x1ee44>
   3036c:	cmp	r7, #0
   30370:	bne	303ac <fputs@plt+0x1efc4>
   30374:	movw	r3, #60439	; 0xec17
   30378:	cmp	r4, #0
   3037c:	beq	303ac <fputs@plt+0x1efc4>
   30380:	movw	r0, #62189	; 0xf2ed
   30384:	movw	r1, #62796	; 0xf54c
   30388:	movw	r2, #63094	; 0xf676
   3038c:	mov	r7, #11
   30390:	movt	r0, #8
   30394:	movt	r1, #8
   30398:	movt	r2, #8
   3039c:	add	r0, r0, #20
   303a0:	str	r0, [sp]
   303a4:	mov	r0, #11
   303a8:	bl	15e38 <fputs@plt+0x4a50>
   303ac:	mov	r0, r7
   303b0:	sub	sp, fp, #28
   303b4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   303b8:	mov	r7, #7
   303bc:	b	301bc <fputs@plt+0x1edd4>
   303c0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   303c4:	add	fp, sp, #28
   303c8:	sub	sp, sp, #12
   303cc:	mov	r7, r0
   303d0:	mov	r0, #0
   303d4:	mov	r8, r3
   303d8:	mov	sl, r2
   303dc:	mov	r9, r1
   303e0:	str	r0, [sp, #8]
   303e4:	ldrb	r0, [r7, #17]
   303e8:	cmp	r0, #0
   303ec:	beq	3047c <fputs@plt+0x1f094>
   303f0:	movw	r0, #17320	; 0x43a8
   303f4:	movw	ip, #52429	; 0xcccd
   303f8:	mov	lr, #1
   303fc:	mov	r3, r9
   30400:	movt	r0, #10
   30404:	movt	ip, #52428	; 0xcccc
   30408:	ldr	r0, [r0]
   3040c:	mov	r6, r3
   30410:	add	r3, r3, #1
   30414:	mov	r5, #0
   30418:	cmp	r3, #2
   3041c:	bcc	30454 <fputs@plt+0x1f06c>
   30420:	ldr	r4, [r7, #36]	; 0x24
   30424:	ldr	r5, [r7, #32]
   30428:	umull	r4, r1, r4, ip
   3042c:	sub	r4, r6, #1
   30430:	udiv	r5, r0, r5
   30434:	add	r1, lr, r1, lsr #2
   30438:	udiv	r4, r4, r1
   3043c:	mul	r2, r4, r1
   30440:	add	r2, r2, #1
   30444:	cmp	r2, r5
   30448:	mov	r2, #2
   3044c:	movweq	r2, #3
   30450:	mla	r5, r4, r1, r2
   30454:	cmp	r3, r5
   30458:	beq	3040c <fputs@plt+0x1f024>
   3045c:	ldr	r1, [r7, #32]
   30460:	udiv	r1, r0, r1
   30464:	cmp	r6, r1
   30468:	beq	3040c <fputs@plt+0x1f024>
   3046c:	ldr	r0, [r7, #44]	; 0x2c
   30470:	add	r6, r6, #1
   30474:	cmp	r6, r0
   30478:	bls	304b0 <fputs@plt+0x1f0c8>
   3047c:	clz	r0, sl
   30480:	add	r2, sp, #8
   30484:	mov	r1, r9
   30488:	lsr	r0, r0, #5
   3048c:	lsl	r3, r0, #1
   30490:	mov	r0, r7
   30494:	bl	2ed18 <fputs@plt+0x1d930>
   30498:	mov	r5, r0
   3049c:	ldr	r0, [sp, #8]
   304a0:	cmp	r5, #0
   304a4:	beq	304fc <fputs@plt+0x1f114>
   304a8:	mov	r1, #0
   304ac:	b	3050c <fputs@plt+0x1f124>
   304b0:	add	r2, sp, #3
   304b4:	add	r3, sp, #4
   304b8:	mov	r0, r7
   304bc:	mov	r1, r6
   304c0:	bl	30540 <fputs@plt+0x1f158>
   304c4:	mov	r5, r0
   304c8:	mov	r0, #0
   304cc:	mov	r1, #0
   304d0:	cmp	r5, #0
   304d4:	bne	3050c <fputs@plt+0x1f124>
   304d8:	ldrb	r1, [sp, #3]
   304dc:	cmp	r1, #4
   304e0:	bne	3047c <fputs@plt+0x1f094>
   304e4:	ldr	r1, [sp, #4]
   304e8:	mov	r5, #101	; 0x65
   304ec:	cmp	r1, r9
   304f0:	mov	r1, r6
   304f4:	beq	3050c <fputs@plt+0x1f124>
   304f8:	b	3047c <fputs@plt+0x1f094>
   304fc:	ldr	r1, [r0, #56]	; 0x38
   30500:	mov	r5, #0
   30504:	ldr	r1, [r1]
   30508:	rev	r1, r1
   3050c:	cmp	sl, #0
   30510:	str	r1, [r8]
   30514:	beq	30520 <fputs@plt+0x1f138>
   30518:	str	r0, [sl]
   3051c:	b	30530 <fputs@plt+0x1f148>
   30520:	cmp	r0, #0
   30524:	beq	30530 <fputs@plt+0x1f148>
   30528:	ldr	r0, [r0, #72]	; 0x48
   3052c:	bl	2de80 <fputs@plt+0x1ca98>
   30530:	subs	r0, r5, #101	; 0x65
   30534:	movne	r0, r5
   30538:	sub	sp, fp, #28
   3053c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   30540:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   30544:	add	fp, sp, #24
   30548:	sub	sp, sp, #8
   3054c:	mov	r5, r3
   30550:	mov	r8, r2
   30554:	mov	r6, r1
   30558:	mov	r4, #0
   3055c:	cmp	r1, #2
   30560:	bcc	305b0 <fputs@plt+0x1f1c8>
   30564:	ldr	r2, [r0, #36]	; 0x24
   30568:	movw	r3, #52429	; 0xcccd
   3056c:	movw	r4, #17320	; 0x43a8
   30570:	ldr	r1, [r0, #32]
   30574:	movt	r3, #52428	; 0xcccc
   30578:	movt	r4, #10
   3057c:	ldr	r4, [r4]
   30580:	umull	r2, r3, r2, r3
   30584:	mov	r2, #1
   30588:	udiv	r1, r4, r1
   3058c:	mov	r4, #2
   30590:	add	r2, r2, r3, lsr #2
   30594:	sub	r3, r6, #2
   30598:	udiv	r3, r3, r2
   3059c:	mul	r7, r3, r2
   305a0:	add	r7, r7, #1
   305a4:	cmp	r7, r1
   305a8:	movweq	r4, #3
   305ac:	mla	r4, r3, r2, r4
   305b0:	ldr	r0, [r0]
   305b4:	add	r2, sp, #4
   305b8:	mov	r1, r4
   305bc:	mov	r3, #0
   305c0:	bl	182f8 <fputs@plt+0x6f10>
   305c4:	mov	r7, r0
   305c8:	cmp	r0, #0
   305cc:	bne	3067c <fputs@plt+0x1f294>
   305d0:	mvn	r0, r4
   305d4:	add	r0, r0, r6
   305d8:	add	r1, r0, r0, lsl #2
   305dc:	ldr	r0, [sp, #4]
   305e0:	cmn	r1, #1
   305e4:	ble	30644 <fputs@plt+0x1f25c>
   305e8:	ldr	r2, [r0, #4]
   305ec:	cmp	r5, #0
   305f0:	ldrb	r3, [r2, r1]
   305f4:	strb	r3, [r8]
   305f8:	beq	3060c <fputs@plt+0x1f224>
   305fc:	add	r1, r1, r2
   30600:	ldr	r1, [r1, #1]
   30604:	rev	r1, r1
   30608:	str	r1, [r5]
   3060c:	cmp	r0, #0
   30610:	blne	2de80 <fputs@plt+0x1ca98>
   30614:	ldrb	r0, [r8]
   30618:	mov	r7, #0
   3061c:	sub	r0, r0, #1
   30620:	uxtb	r0, r0
   30624:	cmp	r0, #5
   30628:	bcc	3067c <fputs@plt+0x1f294>
   3062c:	movw	r0, #62189	; 0xf2ed
   30630:	movw	r1, #62796	; 0xf54c
   30634:	movw	r2, #63094	; 0xf676
   30638:	mov	r7, #11
   3063c:	movw	r3, #56798	; 0xddde
   30640:	b	30660 <fputs@plt+0x1f278>
   30644:	cmp	r0, #0
   30648:	blne	2de80 <fputs@plt+0x1ca98>
   3064c:	movw	r0, #62189	; 0xf2ed
   30650:	movw	r1, #62796	; 0xf54c
   30654:	movw	r2, #63094	; 0xf676
   30658:	mov	r7, #11
   3065c:	movw	r3, #56790	; 0xddd6
   30660:	movt	r0, #8
   30664:	movt	r1, #8
   30668:	movt	r2, #8
   3066c:	add	r0, r0, #20
   30670:	str	r0, [sp]
   30674:	mov	r0, #11
   30678:	bl	15e38 <fputs@plt+0x4a50>
   3067c:	mov	r0, r7
   30680:	sub	sp, fp, #24
   30684:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   30688:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   3068c:	add	fp, sp, #28
   30690:	sub	sp, sp, #68	; 0x44
   30694:	mov	r6, r1
   30698:	mov	r1, r0
   3069c:	mov	r0, #0
   306a0:	str	r0, [fp, #-32]	; 0xffffffe0
   306a4:	ldr	r5, [r1, #12]
   306a8:	ldr	r8, [r1, #44]	; 0x2c
   306ac:	ldr	r0, [r5, #56]	; 0x38
   306b0:	ldr	r0, [r0, #36]	; 0x24
   306b4:	rev	r7, r0
   306b8:	cmp	r7, r8
   306bc:	bcs	3071c <fputs@plt+0x1f334>
   306c0:	mov	r9, r2
   306c4:	cmp	r7, #0
   306c8:	str	r1, [sp, #44]	; 0x2c
   306cc:	beq	30750 <fputs@plt+0x1f368>
   306d0:	ldr	r0, [fp, #8]
   306d4:	mov	r4, r3
   306d8:	cmp	r0, #2
   306dc:	beq	30878 <fputs@plt+0x1f490>
   306e0:	mov	r2, #0
   306e4:	cmp	r0, #1
   306e8:	str	r2, [sp, #48]	; 0x30
   306ec:	bne	30880 <fputs@plt+0x1f498>
   306f0:	cmp	r8, r4
   306f4:	bcc	30880 <fputs@plt+0x1f498>
   306f8:	mov	r0, r1
   306fc:	sub	r2, fp, #33	; 0x21
   30700:	mov	r1, r4
   30704:	mov	r3, #0
   30708:	bl	30540 <fputs@plt+0x1f158>
   3070c:	cmp	r0, #0
   30710:	beq	30ef0 <fputs@plt+0x1fb08>
   30714:	mov	r4, r0
   30718:	b	30fa8 <fputs@plt+0x1fbc0>
   3071c:	movw	r0, #62189	; 0xf2ed
   30720:	movw	r1, #62796	; 0xf54c
   30724:	movw	r2, #63094	; 0xf676
   30728:	movw	r3, #61354	; 0xefaa
   3072c:	mov	r4, #11
   30730:	movt	r0, #8
   30734:	movt	r1, #8
   30738:	movt	r2, #8
   3073c:	add	r0, r0, #20
   30740:	str	r0, [sp]
   30744:	mov	r0, #11
   30748:	bl	15e38 <fputs@plt+0x4a50>
   3074c:	b	30fa8 <fputs@plt+0x1fbc0>
   30750:	ldr	r0, [r5, #72]	; 0x48
   30754:	ldrb	r5, [r1, #19]
   30758:	bl	18ba4 <fputs@plt+0x77bc>
   3075c:	mov	r4, r0
   30760:	cmp	r0, #0
   30764:	bne	30fa8 <fputs@plt+0x1fbc0>
   30768:	mov	r8, r6
   3076c:	ldr	r6, [sp, #44]	; 0x2c
   30770:	clz	r2, r5
   30774:	movw	r5, #17320	; 0x43a8
   30778:	movt	r5, #10
   3077c:	ldr	r3, [r6, #44]	; 0x2c
   30780:	ldr	r0, [r6, #32]
   30784:	add	r1, r3, #1
   30788:	str	r1, [r6, #44]	; 0x2c
   3078c:	ldr	r7, [r5]
   30790:	udiv	r0, r7, r0
   30794:	lsr	r7, r2, #5
   30798:	cmp	r3, r0
   3079c:	addeq	r1, r3, #2
   307a0:	streq	r1, [r6, #44]	; 0x2c
   307a4:	ldrb	r2, [r6, #17]
   307a8:	cmp	r2, #0
   307ac:	beq	30e4c <fputs@plt+0x1fa64>
   307b0:	mov	r2, #0
   307b4:	cmp	r1, #2
   307b8:	bcc	307f8 <fputs@plt+0x1f410>
   307bc:	ldr	r2, [sp, #44]	; 0x2c
   307c0:	movw	r3, #52429	; 0xcccd
   307c4:	mov	r4, #2
   307c8:	movt	r3, #52428	; 0xcccc
   307cc:	ldr	r2, [r2, #36]	; 0x24
   307d0:	umull	r2, r3, r2, r3
   307d4:	mov	r2, #1
   307d8:	add	r2, r2, r3, lsr #2
   307dc:	sub	r3, r1, #2
   307e0:	udiv	r3, r3, r2
   307e4:	mul	r6, r3, r2
   307e8:	add	r6, r6, #1
   307ec:	cmp	r6, r0
   307f0:	movweq	r4, #3
   307f4:	mla	r2, r3, r2, r4
   307f8:	cmp	r2, r1
   307fc:	bne	30e4c <fputs@plt+0x1fa64>
   30800:	mov	r0, #0
   30804:	sub	r2, fp, #44	; 0x2c
   30808:	mov	r3, r7
   3080c:	str	r0, [fp, #-44]	; 0xffffffd4
   30810:	ldr	r0, [sp, #44]	; 0x2c
   30814:	bl	31490 <fputs@plt+0x200a8>
   30818:	mov	r4, r0
   3081c:	cmp	r0, #0
   30820:	bne	30fa8 <fputs@plt+0x1fbc0>
   30824:	ldr	r6, [fp, #-44]	; 0xffffffd4
   30828:	ldr	r0, [r6, #72]	; 0x48
   3082c:	bl	18ba4 <fputs@plt+0x77bc>
   30830:	mov	r4, r0
   30834:	cmp	r6, #0
   30838:	beq	30844 <fputs@plt+0x1f45c>
   3083c:	ldr	r0, [r6, #72]	; 0x48
   30840:	bl	2de80 <fputs@plt+0x1ca98>
   30844:	cmp	r4, #0
   30848:	bne	30fa8 <fputs@plt+0x1fbc0>
   3084c:	ldr	r0, [sp, #44]	; 0x2c
   30850:	ldr	r6, [r0, #44]	; 0x2c
   30854:	ldr	r2, [r0, #32]
   30858:	add	r1, r6, #1
   3085c:	str	r1, [r0, #44]	; 0x2c
   30860:	ldr	r3, [r5]
   30864:	udiv	r2, r3, r2
   30868:	cmp	r6, r2
   3086c:	addeq	r1, r6, #2
   30870:	streq	r1, [r0, #44]	; 0x2c
   30874:	b	30e50 <fputs@plt+0x1fa68>
   30878:	mov	r0, #1
   3087c:	str	r0, [sp, #48]	; 0x30
   30880:	ldr	r0, [r5, #72]	; 0x48
   30884:	str	r4, [sp, #20]
   30888:	bl	18ba4 <fputs@plt+0x77bc>
   3088c:	mov	r4, r0
   30890:	cmp	r0, #0
   30894:	bne	30fa8 <fputs@plt+0x1fbc0>
   30898:	ldr	r0, [r5, #56]	; 0x38
   3089c:	sub	r1, r7, #1
   308a0:	str	r6, [sp, #16]
   308a4:	mov	r6, #0
   308a8:	mov	sl, #0
   308ac:	str	r9, [sp, #24]
   308b0:	str	r5, [sp, #32]
   308b4:	str	r8, [sp, #36]	; 0x24
   308b8:	str	r7, [sp, #28]
   308bc:	rev	r1, r1
   308c0:	str	r1, [r0, #36]	; 0x24
   308c4:	cmp	r6, #0
   308c8:	beq	308e4 <fputs@plt+0x1f4fc>
   308cc:	ldr	r1, [r6, #56]	; 0x38
   308d0:	ldrb	r2, [r1, #1]
   308d4:	ldrb	r0, [r1]
   308d8:	ldrb	r3, [r1, #2]
   308dc:	add	r1, r1, #3
   308e0:	b	308f8 <fputs@plt+0x1f510>
   308e4:	ldr	r1, [r5, #56]	; 0x38
   308e8:	ldrb	r2, [r1, #33]	; 0x21
   308ec:	ldrb	r0, [r1, #32]
   308f0:	ldrb	r3, [r1, #34]	; 0x22
   308f4:	add	r1, r1, #35	; 0x23
   308f8:	lsl	r2, r2, #16
   308fc:	orr	r0, r2, r0, lsl #24
   30900:	orr	r0, r0, r3, lsl #8
   30904:	ldrb	r1, [r1]
   30908:	orr	r9, r0, r1
   3090c:	cmp	r9, r8
   30910:	cmpls	sl, r7
   30914:	bhi	30ebc <fputs@plt+0x1fad4>
   30918:	ldr	r0, [sp, #44]	; 0x2c
   3091c:	mov	r1, r9
   30920:	sub	r2, fp, #32
   30924:	mov	r3, #0
   30928:	bl	31490 <fputs@plt+0x200a8>
   3092c:	cmp	r0, #0
   30930:	bne	30f08 <fputs@plt+0x1fb20>
   30934:	ldr	ip, [fp, #-32]	; 0xffffffe0
   30938:	str	r6, [sp, #40]	; 0x28
   3093c:	ldr	r6, [ip, #56]	; 0x38
   30940:	ldr	r0, [r6, #4]
   30944:	rev	r8, r0
   30948:	ldr	r0, [sp, #48]	; 0x30
   3094c:	tst	r0, #255	; 0xff
   30950:	cmpeq	r8, #0
   30954:	beq	309f8 <fputs@plt+0x1f610>
   30958:	ldr	r0, [sp, #44]	; 0x2c
   3095c:	mvn	r1, #1
   30960:	ldr	r0, [r0, #36]	; 0x24
   30964:	add	r0, r1, r0, lsr #2
   30968:	cmp	r8, r0
   3096c:	bhi	30f18 <fputs@plt+0x1fb30>
   30970:	ldr	r0, [sp, #48]	; 0x30
   30974:	ldr	r4, [sp, #20]
   30978:	tst	r0, #255	; 0xff
   3097c:	beq	309ac <fputs@plt+0x1f5c4>
   30980:	cmp	r9, r4
   30984:	mov	r0, #0
   30988:	movwcc	r0, #1
   3098c:	cmp	r9, r4
   30990:	beq	30a4c <fputs@plt+0x1f664>
   30994:	ldr	r1, [fp, #8]
   30998:	sub	r1, r1, #2
   3099c:	clz	r1, r1
   309a0:	lsr	r1, r1, #5
   309a4:	ands	r0, r1, r0
   309a8:	bne	30a4c <fputs@plt+0x1f664>
   309ac:	cmp	r8, #0
   309b0:	beq	30b78 <fputs@plt+0x1f790>
   309b4:	mov	r5, #0
   309b8:	cmp	r4, #0
   309bc:	beq	30c68 <fputs@plt+0x1f880>
   309c0:	ldr	r0, [fp, #8]
   309c4:	cmp	r0, #2
   309c8:	bne	30b80 <fputs@plt+0x1f798>
   309cc:	mov	r5, #0
   309d0:	add	r0, r6, r5, lsl #2
   309d4:	ldr	r0, [r0, #8]
   309d8:	rev	r0, r0
   309dc:	cmp	r0, r4
   309e0:	bls	30c68 <fputs@plt+0x1f880>
   309e4:	add	r5, r5, #1
   309e8:	cmp	r8, r5
   309ec:	bne	309d0 <fputs@plt+0x1f5e8>
   309f0:	mov	r5, #0
   309f4:	b	30c68 <fputs@plt+0x1f880>
   309f8:	ldr	r0, [ip, #72]	; 0x48
   309fc:	mov	r7, ip
   30a00:	bl	18ba4 <fputs@plt+0x77bc>
   30a04:	cmp	r0, #0
   30a08:	bne	30f3c <fputs@plt+0x1fb54>
   30a0c:	ldr	r0, [sp, #24]
   30a10:	ldr	r5, [sp, #32]
   30a14:	ldr	r6, [sp, #40]	; 0x28
   30a18:	mov	ip, #0
   30a1c:	mov	r4, #0
   30a20:	str	r9, [r0]
   30a24:	ldr	r1, [r7, #56]	; 0x38
   30a28:	ldr	r0, [r5, #56]	; 0x38
   30a2c:	ldr	r1, [r1]
   30a30:	str	r1, [r0, #32]
   30a34:	ldr	r0, [sp, #16]
   30a38:	str	r7, [r0]
   30a3c:	mov	r0, #0
   30a40:	str	ip, [fp, #-32]	; 0xffffffe0
   30a44:	str	r0, [sp, #48]	; 0x30
   30a48:	b	30d80 <fputs@plt+0x1f998>
   30a4c:	ldr	r0, [sp, #24]
   30a50:	str	ip, [sp, #12]
   30a54:	str	r9, [r0]
   30a58:	ldr	r0, [sp, #16]
   30a5c:	str	ip, [r0]
   30a60:	ldr	r0, [ip, #72]	; 0x48
   30a64:	bl	18ba4 <fputs@plt+0x77bc>
   30a68:	cmp	r0, #0
   30a6c:	bne	30f24 <fputs@plt+0x1fb3c>
   30a70:	cmp	r8, #0
   30a74:	beq	30b9c <fputs@plt+0x1f7b4>
   30a78:	ldr	r0, [sp, #12]
   30a7c:	ldr	r0, [r0, #56]	; 0x38
   30a80:	ldrb	r7, [r0, #9]
   30a84:	ldrb	r6, [r0, #8]
   30a88:	ldrb	r9, [r0, #10]
   30a8c:	ldrb	r5, [r0, #11]
   30a90:	lsl	r0, r7, #16
   30a94:	orr	r0, r0, r6, lsl #24
   30a98:	orr	r0, r0, r9, lsl #8
   30a9c:	orr	r1, r0, r5
   30aa0:	ldr	r0, [sp, #36]	; 0x24
   30aa4:	cmp	r1, r0
   30aa8:	bhi	30fb4 <fputs@plt+0x1fbcc>
   30aac:	ldr	r0, [sp, #44]	; 0x2c
   30ab0:	sub	r2, fp, #40	; 0x28
   30ab4:	mov	r3, #0
   30ab8:	bl	31490 <fputs@plt+0x200a8>
   30abc:	cmp	r0, #0
   30ac0:	bne	30f24 <fputs@plt+0x1fb3c>
   30ac4:	str	r7, [sp, #48]	; 0x30
   30ac8:	ldr	r7, [fp, #-40]	; 0xffffffd8
   30acc:	ldr	r0, [r7, #72]	; 0x48
   30ad0:	bl	18ba4 <fputs@plt+0x77bc>
   30ad4:	cmp	r0, #0
   30ad8:	bne	30fe8 <fputs@plt+0x1fc00>
   30adc:	ldr	r3, [sp, #12]
   30ae0:	ldr	r0, [r7, #56]	; 0x38
   30ae4:	str	r6, [sp, #4]
   30ae8:	str	r5, [sp, #8]
   30aec:	ldr	r1, [r3, #56]	; 0x38
   30af0:	ldr	r1, [r1]
   30af4:	str	r1, [r0]
   30af8:	sub	r1, r8, #1
   30afc:	ldr	r0, [r7, #56]	; 0x38
   30b00:	rev	r2, r1
   30b04:	str	r2, [r0, #4]
   30b08:	lsl	r2, r1, #2
   30b0c:	ldr	r0, [r7, #56]	; 0x38
   30b10:	ldr	r3, [r3, #56]	; 0x38
   30b14:	add	r0, r0, #8
   30b18:	add	r1, r3, #12
   30b1c:	bl	11244 <memcpy@plt>
   30b20:	cmp	r7, #0
   30b24:	beq	30b30 <fputs@plt+0x1f748>
   30b28:	ldr	r0, [r7, #72]	; 0x48
   30b2c:	bl	2de80 <fputs@plt+0x1ca98>
   30b30:	ldr	r6, [sp, #40]	; 0x28
   30b34:	ldr	r5, [sp, #32]
   30b38:	ldr	r8, [sp, #36]	; 0x24
   30b3c:	ldr	r7, [sp, #28]
   30b40:	cmp	r6, #0
   30b44:	beq	30bdc <fputs@plt+0x1f7f4>
   30b48:	ldr	r0, [r6, #72]	; 0x48
   30b4c:	bl	18ba4 <fputs@plt+0x77bc>
   30b50:	cmp	r0, #0
   30b54:	bne	31000 <fputs@plt+0x1fc18>
   30b58:	ldr	r0, [r6, #56]	; 0x38
   30b5c:	ldr	r1, [sp, #48]	; 0x30
   30b60:	strb	r9, [r0, #2]
   30b64:	strb	r1, [r0, #1]
   30b68:	ldr	r1, [sp, #4]
   30b6c:	strb	r1, [r0]
   30b70:	add	r0, r0, #3
   30b74:	b	30bf8 <fputs@plt+0x1f810>
   30b78:	mov	r4, #0
   30b7c:	b	30d78 <fputs@plt+0x1f990>
   30b80:	ldr	r0, [r6, #8]
   30b84:	rev	r0, r0
   30b88:	sub	r1, r0, r4
   30b8c:	cmn	r1, #1
   30b90:	ble	30c04 <fputs@plt+0x1f81c>
   30b94:	mov	r0, r1
   30b98:	b	30c10 <fputs@plt+0x1f828>
   30b9c:	ldr	r6, [sp, #40]	; 0x28
   30ba0:	cmp	r6, #0
   30ba4:	beq	30dd0 <fputs@plt+0x1f9e8>
   30ba8:	ldr	r0, [r6, #72]	; 0x48
   30bac:	bl	18ba4 <fputs@plt+0x77bc>
   30bb0:	ldr	r5, [sp, #32]
   30bb4:	ldr	r8, [sp, #36]	; 0x24
   30bb8:	ldr	r7, [sp, #28]
   30bbc:	cmp	r0, #0
   30bc0:	bne	31000 <fputs@plt+0x1fc18>
   30bc4:	ldr	r1, [sp, #12]
   30bc8:	ldr	r0, [r6, #56]	; 0x38
   30bcc:	ldr	r1, [r1, #56]	; 0x38
   30bd0:	ldr	r1, [r1]
   30bd4:	str	r1, [r0]
   30bd8:	b	30df0 <fputs@plt+0x1fa08>
   30bdc:	ldr	r0, [r5, #56]	; 0x38
   30be0:	ldr	r1, [sp, #48]	; 0x30
   30be4:	strb	r9, [r0, #34]	; 0x22
   30be8:	strb	r1, [r0, #33]	; 0x21
   30bec:	ldr	r1, [sp, #4]
   30bf0:	strb	r1, [r0, #32]
   30bf4:	add	r0, r0, #35	; 0x23
   30bf8:	ldr	r1, [sp, #8]
   30bfc:	strb	r1, [r0]
   30c00:	b	30df0 <fputs@plt+0x1fa08>
   30c04:	cmp	r1, #-2147483648	; 0x80000000
   30c08:	rsb	r0, r1, #0
   30c0c:	mvneq	r0, #-2147483648	; 0x80000000
   30c10:	cmp	r8, #2
   30c14:	bcc	30c68 <fputs@plt+0x1f880>
   30c18:	sub	r1, r8, #1
   30c1c:	mov	r2, #0
   30c20:	mov	r5, #0
   30c24:	add	r3, r6, r2, lsl #2
   30c28:	add	r2, r2, #1
   30c2c:	ldr	r3, [r3, #12]
   30c30:	rev	r3, r3
   30c34:	sub	r3, r3, r4
   30c38:	cmn	r3, #1
   30c3c:	ble	30c48 <fputs@plt+0x1f860>
   30c40:	mov	r7, r3
   30c44:	b	30c54 <fputs@plt+0x1f86c>
   30c48:	cmp	r3, #-2147483648	; 0x80000000
   30c4c:	rsb	r7, r3, #0
   30c50:	mvneq	r7, #-2147483648	; 0x80000000
   30c54:	cmp	r7, r0
   30c58:	movlt	r5, r2
   30c5c:	movlt	r0, r7
   30c60:	cmp	r1, r2
   30c64:	bne	30c24 <fputs@plt+0x1f83c>
   30c68:	add	r7, r6, r5, lsl #2
   30c6c:	ldr	r1, [sp, #36]	; 0x24
   30c70:	ldr	r0, [r7, #8]!
   30c74:	rev	r0, r0
   30c78:	cmp	r0, r1
   30c7c:	bhi	30f4c <fputs@plt+0x1fb64>
   30c80:	mov	r2, r4
   30c84:	mov	r1, #0
   30c88:	mov	r4, #0
   30c8c:	cmp	r0, r2
   30c90:	movwcc	r1, #1
   30c94:	cmp	r0, r2
   30c98:	ldrne	r2, [sp, #48]	; 0x30
   30c9c:	tstne	r2, #255	; 0xff
   30ca0:	bne	30d60 <fputs@plt+0x1f978>
   30ca4:	ldr	r1, [sp, #24]
   30ca8:	str	ip, [sp, #12]
   30cac:	str	r0, [r1]
   30cb0:	ldr	r0, [ip, #72]	; 0x48
   30cb4:	bl	18ba4 <fputs@plt+0x77bc>
   30cb8:	cmp	r0, #0
   30cbc:	bne	30f24 <fputs@plt+0x1fb3c>
   30cc0:	sub	r0, r8, #1
   30cc4:	cmp	r5, r0
   30cc8:	bcs	30cd8 <fputs@plt+0x1f8f0>
   30ccc:	add	r1, r6, r8, lsl #2
   30cd0:	ldr	r1, [r1, #4]
   30cd4:	str	r1, [r7]
   30cd8:	rev	r0, r0
   30cdc:	ldr	r1, [sp, #24]
   30ce0:	str	r0, [r6, #4]
   30ce4:	ldr	r0, [sp, #44]	; 0x2c
   30ce8:	ldr	r4, [r1]
   30cec:	mov	r1, #0
   30cf0:	ldr	r0, [r0, #60]	; 0x3c
   30cf4:	str	r1, [sp, #48]	; 0x30
   30cf8:	mov	r1, #0
   30cfc:	cmp	r0, #0
   30d00:	beq	30d28 <fputs@plt+0x1f940>
   30d04:	ldr	r2, [r0]
   30d08:	mov	r1, #1
   30d0c:	cmp	r2, r4
   30d10:	bcc	30d28 <fputs@plt+0x1f940>
   30d14:	mov	r1, r4
   30d18:	bl	28448 <fputs@plt+0x17060>
   30d1c:	cmp	r0, #0
   30d20:	mov	r1, r0
   30d24:	movwne	r1, #1
   30d28:	ldr	r9, [sp, #16]
   30d2c:	ldr	r0, [sp, #44]	; 0x2c
   30d30:	eor	r3, r1, #1
   30d34:	mov	r1, r4
   30d38:	mov	r2, r9
   30d3c:	bl	31490 <fputs@plt+0x200a8>
   30d40:	ldr	r6, [sp, #40]	; 0x28
   30d44:	ldr	r5, [sp, #32]
   30d48:	ldr	r8, [sp, #36]	; 0x24
   30d4c:	ldr	r7, [sp, #28]
   30d50:	cmp	r0, #0
   30d54:	beq	30d8c <fputs@plt+0x1f9a4>
   30d58:	mov	r4, r0
   30d5c:	b	30e14 <fputs@plt+0x1fa2c>
   30d60:	ldr	r2, [fp, #8]
   30d64:	sub	r2, r2, #2
   30d68:	clz	r2, r2
   30d6c:	lsr	r2, r2, #5
   30d70:	ands	r1, r2, r1
   30d74:	bne	30ca4 <fputs@plt+0x1f8bc>
   30d78:	ldr	r6, [sp, #40]	; 0x28
   30d7c:	ldr	r5, [sp, #32]
   30d80:	ldr	r8, [sp, #36]	; 0x24
   30d84:	ldr	r7, [sp, #28]
   30d88:	b	30e18 <fputs@plt+0x1fa30>
   30d8c:	ldr	r0, [r9]
   30d90:	ldr	r0, [r0, #72]	; 0x48
   30d94:	bl	18ba4 <fputs@plt+0x77bc>
   30d98:	cmp	r0, #0
   30d9c:	beq	30e08 <fputs@plt+0x1fa20>
   30da0:	mov	r4, r0
   30da4:	ldr	r0, [r9]
   30da8:	cmp	r0, #0
   30dac:	beq	30db8 <fputs@plt+0x1f9d0>
   30db0:	ldr	r0, [r0, #72]	; 0x48
   30db4:	bl	2de80 <fputs@plt+0x1ca98>
   30db8:	ldr	r0, [sp, #16]
   30dbc:	mov	r2, #0
   30dc0:	mov	r1, #0
   30dc4:	str	r1, [sp, #48]	; 0x30
   30dc8:	str	r2, [r0]
   30dcc:	b	30e14 <fputs@plt+0x1fa2c>
   30dd0:	ldr	r1, [sp, #12]
   30dd4:	ldr	r5, [sp, #32]
   30dd8:	ldr	r8, [sp, #36]	; 0x24
   30ddc:	ldr	r7, [sp, #28]
   30de0:	ldr	r1, [r1, #56]	; 0x38
   30de4:	ldr	r0, [r5, #56]	; 0x38
   30de8:	ldr	r1, [r1]
   30dec:	str	r1, [r0, #32]
   30df0:	mov	ip, #0
   30df4:	mov	r0, #0
   30df8:	mov	r4, #0
   30dfc:	str	ip, [fp, #-32]	; 0xffffffe0
   30e00:	str	r0, [sp, #48]	; 0x30
   30e04:	b	30e18 <fputs@plt+0x1fa30>
   30e08:	mov	r0, #0
   30e0c:	mov	r4, #0
   30e10:	str	r0, [sp, #48]	; 0x30
   30e14:	ldr	ip, [sp, #12]
   30e18:	cmp	r6, #0
   30e1c:	beq	30e30 <fputs@plt+0x1fa48>
   30e20:	ldr	r0, [r6, #72]	; 0x48
   30e24:	mov	r6, ip
   30e28:	bl	2de80 <fputs@plt+0x1ca98>
   30e2c:	mov	ip, r6
   30e30:	ldr	r0, [sp, #48]	; 0x30
   30e34:	add	sl, sl, #1
   30e38:	mov	r6, ip
   30e3c:	tst	r0, #255	; 0xff
   30e40:	bne	308c4 <fputs@plt+0x1f4dc>
   30e44:	mov	r6, #0
   30e48:	b	30f88 <fputs@plt+0x1fba0>
   30e4c:	ldr	r0, [sp, #44]	; 0x2c
   30e50:	ldr	r2, [r0, #12]
   30e54:	rev	r1, r1
   30e58:	mov	r3, r7
   30e5c:	mov	r5, r8
   30e60:	ldr	r2, [r2, #56]	; 0x38
   30e64:	str	r1, [r2, #28]
   30e68:	mov	r2, r8
   30e6c:	ldr	r1, [r0, #44]	; 0x2c
   30e70:	str	r1, [r9]
   30e74:	bl	31490 <fputs@plt+0x200a8>
   30e78:	mov	r4, r0
   30e7c:	cmp	r0, #0
   30e80:	bne	30fa8 <fputs@plt+0x1fbc0>
   30e84:	ldr	r0, [r5]
   30e88:	ldr	r0, [r0, #72]	; 0x48
   30e8c:	bl	18ba4 <fputs@plt+0x77bc>
   30e90:	cmp	r0, #0
   30e94:	beq	30f34 <fputs@plt+0x1fb4c>
   30e98:	mov	r4, r0
   30e9c:	ldr	r0, [r5]
   30ea0:	cmp	r0, #0
   30ea4:	beq	30eb0 <fputs@plt+0x1fac8>
   30ea8:	ldr	r0, [r0, #72]	; 0x48
   30eac:	bl	2de80 <fputs@plt+0x1ca98>
   30eb0:	mov	r0, #0
   30eb4:	str	r0, [r5]
   30eb8:	b	30fa8 <fputs@plt+0x1fbc0>
   30ebc:	movw	r0, #62189	; 0xf2ed
   30ec0:	movw	r1, #62796	; 0xf54c
   30ec4:	movw	r2, #63094	; 0xf676
   30ec8:	movw	r3, #61410	; 0xefe2
   30ecc:	mov	r4, #11
   30ed0:	movt	r0, #8
   30ed4:	movt	r1, #8
   30ed8:	movt	r2, #8
   30edc:	add	r0, r0, #20
   30ee0:	str	r0, [sp]
   30ee4:	mov	r0, #11
   30ee8:	bl	15e38 <fputs@plt+0x4a50>
   30eec:	b	30f0c <fputs@plt+0x1fb24>
   30ef0:	ldrb	r0, [fp, #-33]	; 0xffffffdf
   30ef4:	mov	r1, r4
   30ef8:	sub	r0, r0, #2
   30efc:	clz	r0, r0
   30f00:	lsr	r0, r0, #5
   30f04:	b	3087c <fputs@plt+0x1f494>
   30f08:	mov	r4, r0
   30f0c:	mov	r0, #0
   30f10:	str	r0, [fp, #-32]	; 0xffffffe0
   30f14:	b	30f98 <fputs@plt+0x1fbb0>
   30f18:	mov	r5, ip
   30f1c:	movw	r3, #61439	; 0xefff
   30f20:	b	30f54 <fputs@plt+0x1fb6c>
   30f24:	mov	r4, r0
   30f28:	ldr	r6, [sp, #40]	; 0x28
   30f2c:	ldr	ip, [sp, #12]
   30f30:	b	30f90 <fputs@plt+0x1fba8>
   30f34:	mov	r4, #0
   30f38:	b	30fa8 <fputs@plt+0x1fbc0>
   30f3c:	ldr	r6, [sp, #40]	; 0x28
   30f40:	mov	r4, r0
   30f44:	mov	ip, r7
   30f48:	b	30f90 <fputs@plt+0x1fba8>
   30f4c:	mov	r5, ip
   30f50:	movw	r3, #61538	; 0xf062
   30f54:	movw	r0, #62189	; 0xf2ed
   30f58:	movw	r1, #62796	; 0xf54c
   30f5c:	movw	r2, #63094	; 0xf676
   30f60:	mov	r4, #11
   30f64:	movt	r0, #8
   30f68:	movt	r1, #8
   30f6c:	movt	r2, #8
   30f70:	add	r0, r0, #20
   30f74:	str	r0, [sp]
   30f78:	mov	r0, #11
   30f7c:	bl	15e38 <fputs@plt+0x4a50>
   30f80:	ldr	r6, [sp, #40]	; 0x28
   30f84:	mov	ip, r5
   30f88:	cmp	ip, #0
   30f8c:	beq	30f98 <fputs@plt+0x1fbb0>
   30f90:	ldr	r0, [ip, #72]	; 0x48
   30f94:	bl	2de80 <fputs@plt+0x1ca98>
   30f98:	cmp	r6, #0
   30f9c:	beq	30fa8 <fputs@plt+0x1fbc0>
   30fa0:	ldr	r0, [r6, #72]	; 0x48
   30fa4:	bl	2de80 <fputs@plt+0x1ca98>
   30fa8:	mov	r0, r4
   30fac:	sub	sp, fp, #28
   30fb0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   30fb4:	movw	r0, #62189	; 0xf2ed
   30fb8:	movw	r1, #62796	; 0xf54c
   30fbc:	movw	r2, #63094	; 0xf676
   30fc0:	movw	r3, #61473	; 0xf021
   30fc4:	mov	r4, #11
   30fc8:	movt	r0, #8
   30fcc:	movt	r1, #8
   30fd0:	movt	r2, #8
   30fd4:	add	r0, r0, #20
   30fd8:	str	r0, [sp]
   30fdc:	mov	r0, #11
   30fe0:	bl	15e38 <fputs@plt+0x4a50>
   30fe4:	b	30f28 <fputs@plt+0x1fb40>
   30fe8:	mov	r4, r0
   30fec:	cmp	r7, #0
   30ff0:	beq	30f28 <fputs@plt+0x1fb40>
   30ff4:	ldr	r0, [r7, #72]	; 0x48
   30ff8:	bl	2de80 <fputs@plt+0x1ca98>
   30ffc:	b	30f28 <fputs@plt+0x1fb40>
   31000:	ldr	ip, [sp, #12]
   31004:	mov	r4, r0
   31008:	b	30f90 <fputs@plt+0x1fba8>
   3100c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   31010:	add	fp, sp, #28
   31014:	sub	sp, sp, #60	; 0x3c
   31018:	mov	r7, r0
   3101c:	ldr	r0, [r1, #84]	; 0x54
   31020:	ldr	sl, [r1, #72]	; 0x48
   31024:	mov	r5, r3
   31028:	mov	r6, r2
   3102c:	mov	r9, r1
   31030:	ldr	r4, [r7]
   31034:	str	r0, [sp, #20]
   31038:	ldrb	r0, [r4, #16]
   3103c:	cmp	r0, #0
   31040:	beq	31058 <fputs@plt+0x1fc70>
   31044:	mov	r0, sl
   31048:	bl	18ba4 <fputs@plt+0x77bc>
   3104c:	mov	r8, r0
   31050:	cmp	r0, #0
   31054:	bne	3117c <fputs@plt+0x1fd94>
   31058:	ldrh	r0, [sl, #24]
   3105c:	tst	r0, #2
   31060:	beq	3107c <fputs@plt+0x1fc94>
   31064:	mov	r0, sl
   31068:	bl	273f4 <fputs@plt+0x1600c>
   3106c:	mov	r8, r0
   31070:	cmp	r0, #0
   31074:	bne	3117c <fputs@plt+0x1fd94>
   31078:	ldrh	r0, [sl, #24]
   3107c:	ldr	r1, [fp, #12]
   31080:	str	r7, [sp, #8]
   31084:	ldr	r7, [fp, #8]
   31088:	mov	r8, #0
   3108c:	str	r6, [sp, #16]
   31090:	str	r5, [sp, #12]
   31094:	cmp	r1, #0
   31098:	bne	310a4 <fputs@plt+0x1fcbc>
   3109c:	ands	r1, r0, #8
   310a0:	ldrne	r8, [sl, #20]
   310a4:	bic	r0, r0, #8
   310a8:	mov	r1, r7
   310ac:	strh	r0, [sl, #24]
   310b0:	mov	r0, r4
   310b4:	bl	2dcf0 <fputs@plt+0x1c908>
   310b8:	mov	r5, r0
   310bc:	cmp	r0, #0
   310c0:	beq	31100 <fputs@plt+0x1fd18>
   310c4:	ldrh	r1, [r5, #24]
   310c8:	ldrh	r0, [sl, #24]
   310cc:	and	r1, r1, #8
   310d0:	orr	r0, r0, r1
   310d4:	strh	r0, [sl, #24]
   310d8:	ldrb	r0, [r4, #16]
   310dc:	cmp	r0, #0
   310e0:	beq	310f8 <fputs@plt+0x1fd10>
   310e4:	ldr	r0, [r4, #28]
   310e8:	add	r1, r0, #1
   310ec:	mov	r0, r5
   310f0:	bl	317c8 <fputs@plt+0x203e0>
   310f4:	b	31100 <fputs@plt+0x1fd18>
   310f8:	mov	r0, r5
   310fc:	bl	2dd40 <fputs@plt+0x1c958>
   31100:	ldr	r6, [sl, #20]
   31104:	mov	r0, sl
   31108:	mov	r1, r7
   3110c:	bl	317c8 <fputs@plt+0x203e0>
   31110:	mov	r0, sl
   31114:	bl	2e144 <fputs@plt+0x1cd5c>
   31118:	ldrb	r0, [r4, #16]
   3111c:	cmp	r0, #0
   31120:	beq	31138 <fputs@plt+0x1fd50>
   31124:	mov	r0, r5
   31128:	mov	r1, r6
   3112c:	bl	317c8 <fputs@plt+0x203e0>
   31130:	mov	r0, r5
   31134:	bl	2de80 <fputs@plt+0x1ca98>
   31138:	cmp	r8, #0
   3113c:	beq	311ac <fputs@plt+0x1fdc4>
   31140:	add	r2, sp, #32
   31144:	mov	r0, r4
   31148:	mov	r1, r8
   3114c:	mov	r3, #0
   31150:	bl	182f8 <fputs@plt+0x6f10>
   31154:	cmp	r0, #0
   31158:	beq	3118c <fputs@plt+0x1fda4>
   3115c:	mov	r1, r8
   31160:	mov	r8, r0
   31164:	ldr	r0, [r4, #32]
   31168:	cmp	r1, r0
   3116c:	bhi	3117c <fputs@plt+0x1fd94>
   31170:	ldr	r0, [r4, #60]	; 0x3c
   31174:	ldr	r2, [r4, #208]	; 0xd0
   31178:	bl	31820 <fputs@plt+0x20438>
   3117c:	str	r8, [sp, #24]
   31180:	mov	r0, r8
   31184:	sub	sp, fp, #28
   31188:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3118c:	ldr	r4, [sp, #32]
   31190:	ldrh	r0, [r4, #24]
   31194:	orr	r0, r0, #8
   31198:	strh	r0, [r4, #24]
   3119c:	mov	r0, r4
   311a0:	bl	2e144 <fputs@plt+0x1cd5c>
   311a4:	mov	r0, r4
   311a8:	bl	2de80 <fputs@plt+0x1ca98>
   311ac:	ldr	r5, [sp, #16]
   311b0:	mov	r0, #0
   311b4:	mov	sl, r7
   311b8:	str	r0, [sp, #24]
   311bc:	str	r7, [r9, #84]	; 0x54
   311c0:	orr	r0, r5, #4
   311c4:	cmp	r0, #5
   311c8:	bne	311fc <fputs@plt+0x1fe14>
   311cc:	mov	r0, r9
   311d0:	bl	31528 <fputs@plt+0x20140>
   311d4:	ldr	r4, [sp, #12]
   311d8:	ldr	r6, [sp, #8]
   311dc:	mov	r8, r0
   311e0:	cmp	r0, #0
   311e4:	str	r0, [sp, #24]
   311e8:	bne	31180 <fputs@plt+0x1fd98>
   311ec:	mov	r8, #0
   311f0:	cmp	r5, #1
   311f4:	beq	31180 <fputs@plt+0x1fd98>
   311f8:	b	3123c <fputs@plt+0x1fe54>
   311fc:	ldr	r0, [r9, #56]	; 0x38
   31200:	ldr	r4, [sp, #12]
   31204:	ldr	r6, [sp, #8]
   31208:	ldr	r0, [r0]
   3120c:	rev	r1, r0
   31210:	cmp	r1, #0
   31214:	beq	3123c <fputs@plt+0x1fe54>
   31218:	add	r0, sp, #24
   3121c:	mov	r2, #4
   31220:	mov	r3, sl
   31224:	str	r0, [sp]
   31228:	mov	r0, r6
   3122c:	bl	3161c <fputs@plt+0x20234>
   31230:	ldr	r8, [sp, #24]
   31234:	cmp	r8, #0
   31238:	bne	31180 <fputs@plt+0x1fd98>
   3123c:	add	r2, sp, #28
   31240:	mov	r0, r6
   31244:	mov	r1, r4
   31248:	mov	r3, #0
   3124c:	bl	2ed18 <fputs@plt+0x1d930>
   31250:	mov	r8, r0
   31254:	cmp	r0, #0
   31258:	str	r0, [sp, #24]
   3125c:	bne	31180 <fputs@plt+0x1fd98>
   31260:	ldr	r4, [sp, #28]
   31264:	ldr	r0, [r4, #72]	; 0x48
   31268:	bl	18ba4 <fputs@plt+0x77bc>
   3126c:	cmp	r0, #0
   31270:	str	r0, [sp, #24]
   31274:	beq	31290 <fputs@plt+0x1fea8>
   31278:	mov	r8, r0
   3127c:	cmp	r4, #0
   31280:	beq	31180 <fputs@plt+0x1fd98>
   31284:	ldr	r0, [r4, #72]	; 0x48
   31288:	bl	2de80 <fputs@plt+0x1ca98>
   3128c:	b	31180 <fputs@plt+0x1fd98>
   31290:	cmp	r5, #4
   31294:	bne	312bc <fputs@plt+0x1fed4>
   31298:	ldr	r0, [r4, #56]	; 0x38
   3129c:	ldr	r2, [sp, #20]
   312a0:	ldr	r1, [r0]
   312a4:	rev	r1, r1
   312a8:	cmp	r1, r2
   312ac:	bne	31394 <fputs@plt+0x1ffac>
   312b0:	rev	r1, sl
   312b4:	str	r1, [r0]
   312b8:	b	3141c <fputs@plt+0x20034>
   312bc:	ldrb	r9, [r4]
   312c0:	mov	r0, r4
   312c4:	bl	2a6e4 <fputs@plt+0x192fc>
   312c8:	mov	r8, r0
   312cc:	cmp	r0, #0
   312d0:	bne	31420 <fputs@plt+0x20038>
   312d4:	ldrh	r6, [r4, #18]
   312d8:	mov	r7, #0
   312dc:	cmp	r6, #0
   312e0:	beq	313dc <fputs@plt+0x1fff4>
   312e4:	add	r8, sp, #32
   312e8:	ldr	r1, [r4, #64]	; 0x40
   312ec:	ldr	r0, [r4, #56]	; 0x38
   312f0:	ldrb	r2, [r1, r7, lsl #1]!
   312f4:	ldrb	r1, [r1, #1]
   312f8:	orr	r1, r1, r2, lsl #8
   312fc:	ldrh	r2, [r4, #20]
   31300:	and	r1, r1, r2
   31304:	add	r5, r0, r1
   31308:	ldr	r0, [sp, #16]
   3130c:	cmp	r0, #3
   31310:	bne	31370 <fputs@plt+0x1ff88>
   31314:	ldr	r3, [r4, #80]	; 0x50
   31318:	mov	r0, r4
   3131c:	mov	r1, r5
   31320:	mov	r2, r8
   31324:	blx	r3
   31328:	ldrh	r0, [sp, #48]	; 0x30
   3132c:	ldr	r1, [sp, #44]	; 0x2c
   31330:	cmp	r1, r0
   31334:	bls	31384 <fputs@plt+0x1ff9c>
   31338:	ldrh	r0, [r4, #20]
   3133c:	ldr	r1, [r4, #56]	; 0x38
   31340:	add	r1, r1, r0
   31344:	ldrh	r0, [sp, #50]	; 0x32
   31348:	add	r0, r5, r0
   3134c:	sub	r2, r0, #1
   31350:	cmp	r2, r1
   31354:	bhi	31384 <fputs@plt+0x1ff9c>
   31358:	ldr	r1, [r0, #-4]
   3135c:	ldr	r2, [sp, #20]
   31360:	rev	r1, r1
   31364:	cmp	r1, r2
   31368:	bne	31384 <fputs@plt+0x1ff9c>
   3136c:	b	313d4 <fputs@plt+0x1ffec>
   31370:	ldr	r0, [r5]
   31374:	ldr	r1, [sp, #20]
   31378:	rev	r0, r0
   3137c:	cmp	r0, r1
   31380:	beq	313c8 <fputs@plt+0x1ffe0>
   31384:	add	r7, r7, #1
   31388:	cmp	r6, r7
   3138c:	bne	312e8 <fputs@plt+0x1ff00>
   31390:	b	313e4 <fputs@plt+0x1fffc>
   31394:	movw	r0, #62189	; 0xf2ed
   31398:	movw	r1, #62796	; 0xf54c
   3139c:	movw	r2, #63094	; 0xf676
   313a0:	movw	r3, #59127	; 0xe6f7
   313a4:	mov	r8, #11
   313a8:	movt	r0, #8
   313ac:	movt	r1, #8
   313b0:	movt	r2, #8
   313b4:	add	r0, r0, #20
   313b8:	str	r0, [sp]
   313bc:	mov	r0, #11
   313c0:	bl	15e38 <fputs@plt+0x4a50>
   313c4:	b	31420 <fputs@plt+0x20038>
   313c8:	rev	r0, sl
   313cc:	str	r0, [r5]
   313d0:	b	313dc <fputs@plt+0x1fff4>
   313d4:	rev	r1, sl
   313d8:	str	r1, [r0, #-4]
   313dc:	cmp	r7, r6
   313e0:	bne	31418 <fputs@plt+0x20030>
   313e4:	ldr	r0, [sp, #16]
   313e8:	cmp	r0, #5
   313ec:	bne	31458 <fputs@plt+0x20070>
   313f0:	ldr	r0, [r4, #56]	; 0x38
   313f4:	ldrb	r1, [r4, #5]
   313f8:	ldr	r2, [sp, #20]
   313fc:	add	r0, r1, r0
   31400:	ldr	r1, [r0, #8]!
   31404:	rev	r1, r1
   31408:	cmp	r1, r2
   3140c:	bne	31458 <fputs@plt+0x20070>
   31410:	rev	r1, sl
   31414:	str	r1, [r0]
   31418:	strb	r9, [r4]
   3141c:	mov	r8, #0
   31420:	str	r8, [sp, #24]
   31424:	ldr	r0, [r4, #72]	; 0x48
   31428:	bl	2de80 <fputs@plt+0x1ca98>
   3142c:	ldr	r3, [sp, #12]
   31430:	ldr	r2, [sp, #16]
   31434:	ldr	r0, [sp, #8]
   31438:	cmp	r8, #0
   3143c:	bne	31180 <fputs@plt+0x1fd98>
   31440:	add	r1, sp, #24
   31444:	str	r1, [sp]
   31448:	mov	r1, sl
   3144c:	bl	3161c <fputs@plt+0x20234>
   31450:	ldr	r8, [sp, #24]
   31454:	b	31180 <fputs@plt+0x1fd98>
   31458:	movw	r0, #62189	; 0xf2ed
   3145c:	movw	r1, #62796	; 0xf54c
   31460:	movw	r2, #63094	; 0xf676
   31464:	movw	r3, #59163	; 0xe71b
   31468:	mov	r8, #11
   3146c:	movt	r0, #8
   31470:	movt	r1, #8
   31474:	movt	r2, #8
   31478:	add	r0, r0, #20
   3147c:	str	r0, [sp]
   31480:	mov	r0, #11
   31484:	bl	15e38 <fputs@plt+0x4a50>
   31488:	str	r8, [sp, #24]
   3148c:	b	31284 <fputs@plt+0x1fe9c>
   31490:	push	{r4, r5, fp, lr}
   31494:	add	fp, sp, #8
   31498:	sub	sp, sp, #8
   3149c:	mov	r4, r2
   314a0:	bl	2ed18 <fputs@plt+0x1d930>
   314a4:	cmp	r0, #0
   314a8:	beq	314bc <fputs@plt+0x200d4>
   314ac:	mov	r5, r0
   314b0:	mov	r0, #0
   314b4:	str	r0, [r4]
   314b8:	b	3151c <fputs@plt+0x20134>
   314bc:	ldr	r1, [r4]
   314c0:	ldr	r0, [r1, #72]	; 0x48
   314c4:	ldrsh	r2, [r0, #26]
   314c8:	cmp	r2, #2
   314cc:	blt	31514 <fputs@plt+0x2012c>
   314d0:	cmp	r1, #0
   314d4:	blne	2de80 <fputs@plt+0x1ca98>
   314d8:	mov	r0, #0
   314dc:	movw	r1, #62796	; 0xf54c
   314e0:	movw	r2, #63094	; 0xf676
   314e4:	movw	r3, #57863	; 0xe207
   314e8:	mov	r5, #11
   314ec:	str	r0, [r4]
   314f0:	movw	r0, #62189	; 0xf2ed
   314f4:	movt	r1, #8
   314f8:	movt	r2, #8
   314fc:	movt	r0, #8
   31500:	add	r0, r0, #20
   31504:	str	r0, [sp]
   31508:	mov	r0, #11
   3150c:	bl	15e38 <fputs@plt+0x4a50>
   31510:	b	3151c <fputs@plt+0x20134>
   31514:	mov	r5, #0
   31518:	strb	r5, [r1]
   3151c:	mov	r0, r5
   31520:	sub	sp, fp, #8
   31524:	pop	{r4, r5, fp, pc}
   31528:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   3152c:	add	fp, sp, #28
   31530:	sub	sp, sp, #12
   31534:	ldr	r8, [r0, #84]	; 0x54
   31538:	ldrb	r5, [r0]
   3153c:	ldr	sl, [r0, #52]	; 0x34
   31540:	mov	r4, r0
   31544:	bl	2a6e4 <fputs@plt+0x192fc>
   31548:	cmp	r0, #0
   3154c:	str	r0, [sp, #8]
   31550:	bne	3160c <fputs@plt+0x20224>
   31554:	ldrh	r6, [r4, #18]
   31558:	str	r5, [sp, #4]
   3155c:	cmp	r6, #0
   31560:	beq	315d0 <fputs@plt+0x201e8>
   31564:	mov	r9, #0
   31568:	add	r7, sp, #8
   3156c:	ldr	r1, [r4, #64]	; 0x40
   31570:	ldr	r0, [r4, #56]	; 0x38
   31574:	ldrb	r2, [r1, r9, lsl #1]!
   31578:	ldrb	r1, [r1, #1]
   3157c:	orr	r1, r1, r2, lsl #8
   31580:	ldrh	r2, [r4, #20]
   31584:	and	r1, r1, r2
   31588:	mov	r2, r7
   3158c:	add	r5, r0, r1
   31590:	mov	r0, r4
   31594:	mov	r1, r5
   31598:	bl	3192c <fputs@plt+0x20544>
   3159c:	ldrb	r0, [r4, #4]
   315a0:	cmp	r0, #0
   315a4:	bne	315c4 <fputs@plt+0x201dc>
   315a8:	ldr	r0, [r5]
   315ac:	mov	r2, #5
   315b0:	mov	r3, r8
   315b4:	str	r7, [sp]
   315b8:	rev	r1, r0
   315bc:	mov	r0, sl
   315c0:	bl	3161c <fputs@plt+0x20234>
   315c4:	add	r9, r9, #1
   315c8:	cmp	r6, r9
   315cc:	bne	3156c <fputs@plt+0x20184>
   315d0:	ldrb	r0, [r4, #4]
   315d4:	ldr	r5, [sp, #4]
   315d8:	cmp	r0, #0
   315dc:	bne	3160c <fputs@plt+0x20224>
   315e0:	ldr	r0, [r4, #56]	; 0x38
   315e4:	ldrb	r1, [r4, #5]
   315e8:	mov	r2, #5
   315ec:	mov	r3, r8
   315f0:	add	r0, r1, r0
   315f4:	add	r1, sp, #8
   315f8:	ldr	r0, [r0, #8]
   315fc:	str	r1, [sp]
   31600:	rev	r1, r0
   31604:	mov	r0, sl
   31608:	bl	3161c <fputs@plt+0x20234>
   3160c:	strb	r5, [r4]
   31610:	ldr	r0, [sp, #8]
   31614:	sub	sp, fp, #28
   31618:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3161c:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   31620:	add	fp, sp, #24
   31624:	sub	sp, sp, #8
   31628:	ldr	r8, [fp, #8]
   3162c:	mov	r6, r1
   31630:	ldr	r1, [r8]
   31634:	cmp	r1, #0
   31638:	beq	31644 <fputs@plt+0x2025c>
   3163c:	sub	sp, fp, #24
   31640:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   31644:	mov	r4, r3
   31648:	mov	r5, r2
   3164c:	cmp	r6, #1
   31650:	beq	31694 <fputs@plt+0x202ac>
   31654:	cmp	r6, #0
   31658:	bne	3169c <fputs@plt+0x202b4>
   3165c:	movw	r0, #62189	; 0xf2ed
   31660:	movw	r1, #62796	; 0xf54c
   31664:	movw	r2, #63094	; 0xf676
   31668:	movw	r3, #56734	; 0xdd9e
   3166c:	mov	r4, #11
   31670:	movt	r0, #8
   31674:	movt	r1, #8
   31678:	movt	r2, #8
   3167c:	add	r0, r0, #20
   31680:	str	r0, [sp]
   31684:	mov	r0, #11
   31688:	bl	15e38 <fputs@plt+0x4a50>
   3168c:	str	r4, [r8]
   31690:	b	3163c <fputs@plt+0x20254>
   31694:	mov	r7, #0
   31698:	b	316e8 <fputs@plt+0x20300>
   3169c:	ldr	r2, [r0, #36]	; 0x24
   316a0:	movw	r3, #52429	; 0xcccd
   316a4:	movw	r1, #17320	; 0x43a8
   316a8:	ldr	ip, [r0, #32]
   316ac:	movt	r3, #52428	; 0xcccc
   316b0:	movt	r1, #10
   316b4:	ldr	r1, [r1]
   316b8:	umull	r2, r3, r2, r3
   316bc:	mov	r2, #1
   316c0:	udiv	r1, r1, ip
   316c4:	add	r2, r2, r3, lsr #2
   316c8:	sub	r3, r6, #2
   316cc:	udiv	r3, r3, r2
   316d0:	mul	r7, r3, r2
   316d4:	add	lr, r7, #1
   316d8:	mov	r7, #2
   316dc:	cmp	lr, r1
   316e0:	movweq	r7, #3
   316e4:	mla	r7, r3, r2, r7
   316e8:	ldr	r0, [r0]
   316ec:	add	r2, sp, #4
   316f0:	mov	r1, r7
   316f4:	mov	r3, #0
   316f8:	bl	182f8 <fputs@plt+0x6f10>
   316fc:	cmp	r0, #0
   31700:	beq	3170c <fputs@plt+0x20324>
   31704:	str	r0, [r8]
   31708:	b	3163c <fputs@plt+0x20254>
   3170c:	mvn	r0, r7
   31710:	add	r0, r0, r6
   31714:	add	r7, r0, r0, lsl #2
   31718:	cmn	r7, #1
   3171c:	ble	31780 <fputs@plt+0x20398>
   31720:	ldr	r6, [sp, #4]
   31724:	ldr	r9, [r6, #4]
   31728:	ldrb	r0, [r9, r7]
   3172c:	cmp	r0, r5
   31730:	bne	31748 <fputs@plt+0x20360>
   31734:	add	r0, r7, r9
   31738:	ldr	r0, [r0, #1]
   3173c:	rev	r0, r0
   31740:	cmp	r0, r4
   31744:	beq	317b8 <fputs@plt+0x203d0>
   31748:	mov	r0, r6
   3174c:	bl	18ba4 <fputs@plt+0x77bc>
   31750:	cmp	r0, #0
   31754:	str	r0, [r8]
   31758:	bne	317b8 <fputs@plt+0x203d0>
   3175c:	strb	r5, [r9, r7]!
   31760:	lsr	r0, r4, #8
   31764:	strb	r4, [r9, #4]
   31768:	strb	r0, [r9, #3]
   3176c:	lsr	r0, r4, #16
   31770:	strb	r0, [r9, #2]
   31774:	lsr	r0, r4, #24
   31778:	strb	r0, [r9, #1]
   3177c:	b	317b8 <fputs@plt+0x203d0>
   31780:	movw	r0, #62189	; 0xf2ed
   31784:	movw	r1, #62796	; 0xf54c
   31788:	movw	r2, #63094	; 0xf676
   3178c:	movw	r3, #56745	; 0xdda9
   31790:	mov	r4, #11
   31794:	movt	r0, #8
   31798:	movt	r1, #8
   3179c:	movt	r2, #8
   317a0:	add	r0, r0, #20
   317a4:	str	r0, [sp]
   317a8:	mov	r0, #11
   317ac:	bl	15e38 <fputs@plt+0x4a50>
   317b0:	str	r4, [r8]
   317b4:	ldr	r6, [sp, #4]
   317b8:	cmp	r6, #0
   317bc:	movne	r0, r6
   317c0:	blne	2de80 <fputs@plt+0x1ca98>
   317c4:	b	3163c <fputs@plt+0x20254>
   317c8:	push	{r4, r5, fp, lr}
   317cc:	add	fp, sp, #8
   317d0:	mov	r4, r0
   317d4:	movw	r0, #16696	; 0x4138
   317d8:	mov	r5, r1
   317dc:	movt	r0, #10
   317e0:	ldr	r1, [r4]
   317e4:	ldr	r2, [r4, #20]
   317e8:	mov	r3, r5
   317ec:	ldr	ip, [r0, #144]	; 0x90
   317f0:	ldr	r0, [r4, #28]
   317f4:	ldr	r0, [r0, #44]	; 0x2c
   317f8:	blx	ip
   317fc:	str	r5, [r4, #20]
   31800:	ldrh	r0, [r4, #24]
   31804:	and	r0, r0, #10
   31808:	cmp	r0, #10
   3180c:	popne	{r4, r5, fp, pc}
   31810:	mov	r0, r4
   31814:	mov	r1, #3
   31818:	pop	{r4, r5, fp, lr}
   3181c:	b	2a554 <fputs@plt+0x1916c>
   31820:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   31824:	add	fp, sp, #24
   31828:	cmp	r0, #0
   3182c:	beq	31928 <fputs@plt+0x20540>
   31830:	mov	r4, r2
   31834:	mov	r5, r0
   31838:	sub	r6, r1, #1
   3183c:	ldr	r0, [r5, #8]
   31840:	cmp	r0, #0
   31844:	beq	31864 <fputs@plt+0x2047c>
   31848:	udiv	r1, r6, r0
   3184c:	mls	r6, r1, r0, r6
   31850:	add	r0, r5, r1, lsl #2
   31854:	ldr	r5, [r0, #12]
   31858:	cmp	r5, #0
   3185c:	bne	3183c <fputs@plt+0x20454>
   31860:	b	31928 <fputs@plt+0x20540>
   31864:	ldr	r0, [r5]
   31868:	cmp	r0, #4000	; 0xfa0
   3186c:	bhi	3188c <fputs@plt+0x204a4>
   31870:	add	r0, r5, r6, lsr #3
   31874:	and	r2, r6, #7
   31878:	mov	r3, #1
   3187c:	ldrb	r1, [r0, #12]
   31880:	bic	r1, r1, r3, lsl r2
   31884:	strb	r1, [r0, #12]
   31888:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   3188c:	add	r8, r5, #12
   31890:	mov	r0, r4
   31894:	mov	r2, #500	; 0x1f4
   31898:	mov	r1, r8
   3189c:	bl	11244 <memcpy@plt>
   318a0:	mov	r0, r8
   318a4:	mov	r1, #0
   318a8:	mov	r2, #500	; 0x1f4
   318ac:	mov	r7, #0
   318b0:	bl	1119c <memset@plt>
   318b4:	movw	ip, #19923	; 0x4dd3
   318b8:	add	r0, r6, #1
   318bc:	mov	r2, #125	; 0x7d
   318c0:	str	r7, [r5, #4]
   318c4:	movt	ip, #4194	; 0x1062
   318c8:	ldr	r3, [r4, r7, lsl #2]
   318cc:	cmp	r3, #0
   318d0:	cmpne	r3, r0
   318d4:	beq	3191c <fputs@plt+0x20534>
   318d8:	ldr	r6, [r5, #4]
   318dc:	sub	r3, r3, #1
   318e0:	add	r6, r6, #1
   318e4:	str	r6, [r5, #4]
   318e8:	umull	r6, r1, r3, ip
   318ec:	lsr	r1, r1, #3
   318f0:	mls	r3, r1, r2, r3
   318f4:	add	r6, r5, r3, lsl #2
   318f8:	ldr	r1, [r6, #12]!
   318fc:	cmp	r1, #0
   31900:	beq	31914 <fputs@plt+0x2052c>
   31904:	add	r3, r3, #1
   31908:	cmp	r3, #124	; 0x7c
   3190c:	movwhi	r3, #0
   31910:	b	318f4 <fputs@plt+0x2050c>
   31914:	ldr	r1, [r4, r7, lsl #2]
   31918:	str	r1, [r6]
   3191c:	add	r7, r7, #1
   31920:	cmp	r7, #125	; 0x7d
   31924:	bne	318c8 <fputs@plt+0x204e0>
   31928:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   3192c:	push	{r4, r5, r6, sl, fp, lr}
   31930:	add	fp, sp, #16
   31934:	sub	sp, sp, #32
   31938:	mov	r5, r0
   3193c:	ldr	r0, [r2]
   31940:	cmp	r0, #0
   31944:	bne	31994 <fputs@plt+0x205ac>
   31948:	ldr	r3, [r5, #80]	; 0x50
   3194c:	mov	r4, r2
   31950:	add	r2, sp, #8
   31954:	mov	r0, r5
   31958:	mov	r6, r1
   3195c:	blx	r3
   31960:	ldrh	r0, [sp, #24]
   31964:	ldr	r1, [sp, #20]
   31968:	cmp	r1, r0
   3196c:	bls	31994 <fputs@plt+0x205ac>
   31970:	ldrh	r0, [sp, #26]
   31974:	ldr	r3, [r5, #84]	; 0x54
   31978:	mov	r2, #3
   3197c:	add	r0, r0, r6
   31980:	ldr	r1, [r0, #-4]
   31984:	ldr	r0, [r5, #52]	; 0x34
   31988:	str	r4, [sp]
   3198c:	rev	r1, r1
   31990:	bl	3161c <fputs@plt+0x20234>
   31994:	sub	sp, fp, #16
   31998:	pop	{r4, r5, r6, sl, fp, pc}
   3199c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   319a0:	add	fp, sp, #28
   319a4:	sub	sp, sp, #4
   319a8:	cmp	r0, #0
   319ac:	beq	31a7c <fputs@plt+0x20694>
   319b0:	mov	r8, r0
   319b4:	mov	sl, r1
   319b8:	ldr	r0, [r0]
   319bc:	ldr	r1, [r8, #4]
   319c0:	str	r0, [r1, #4]
   319c4:	ldr	r7, [r1, #8]
   319c8:	cmp	r7, #0
   319cc:	beq	31a7c <fputs@plt+0x20694>
   319d0:	mov	r5, r2
   319d4:	mov	r9, #4
   319d8:	mov	r6, #0
   319dc:	cmp	r5, #0
   319e0:	beq	31a18 <fputs@plt+0x20630>
   319e4:	ldrb	r0, [r7, #64]	; 0x40
   319e8:	tst	r0, #1
   319ec:	bne	31a18 <fputs@plt+0x20630>
   319f0:	ldrb	r0, [r7, #66]	; 0x42
   319f4:	sub	r0, r0, #1
   319f8:	uxtb	r0, r0
   319fc:	cmp	r0, #1
   31a00:	bhi	31a2c <fputs@plt+0x20644>
   31a04:	mov	r0, r7
   31a08:	bl	2fe74 <fputs@plt+0x1ea8c>
   31a0c:	cmp	r0, #0
   31a10:	beq	31a2c <fputs@plt+0x20644>
   31a14:	b	31a88 <fputs@plt+0x206a0>
   31a18:	ldr	r0, [r7, #48]	; 0x30
   31a1c:	bl	144bc <fputs@plt+0x30d4>
   31a20:	strb	r9, [r7, #66]	; 0x42
   31a24:	str	r6, [r7, #48]	; 0x30
   31a28:	str	sl, [r7, #60]	; 0x3c
   31a2c:	ldrsb	r0, [r7, #68]	; 0x44
   31a30:	cmp	r0, #0
   31a34:	bmi	31a70 <fputs@plt+0x20688>
   31a38:	mov	r4, #30
   31a3c:	ldr	r1, [r7, r4, lsl #2]
   31a40:	cmp	r1, #0
   31a44:	beq	31a54 <fputs@plt+0x2066c>
   31a48:	ldr	r0, [r1, #72]	; 0x48
   31a4c:	bl	2de80 <fputs@plt+0x1ca98>
   31a50:	ldrb	r0, [r7, #68]	; 0x44
   31a54:	sxtb	r2, r0
   31a58:	sub	r3, r4, #30
   31a5c:	add	r1, r4, #1
   31a60:	str	r6, [r7, r4, lsl #2]
   31a64:	mov	r4, r1
   31a68:	cmp	r3, r2
   31a6c:	blt	31a3c <fputs@plt+0x20654>
   31a70:	ldr	r7, [r7, #8]
   31a74:	cmp	r7, #0
   31a78:	bne	319dc <fputs@plt+0x205f4>
   31a7c:	mov	r0, #0
   31a80:	sub	sp, fp, #28
   31a84:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   31a88:	mov	r4, r0
   31a8c:	mov	r0, r8
   31a90:	mov	r2, #0
   31a94:	mov	r1, r4
   31a98:	bl	3199c <fputs@plt+0x205b4>
   31a9c:	mov	r0, r4
   31aa0:	b	31a80 <fputs@plt+0x20698>
   31aa4:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   31aa8:	add	fp, sp, #24
   31aac:	cmp	r0, #0
   31ab0:	cmpne	r1, #0
   31ab4:	bne	31abc <fputs@plt+0x206d4>
   31ab8:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   31abc:	mov	r4, r0
   31ac0:	add	r0, r1, r1, lsl #2
   31ac4:	ldr	r5, [r4, #32]
   31ac8:	add	r6, r4, r0, lsl #3
   31acc:	ldr	r0, [r5, #456]	; 0x1c8
   31ad0:	cmp	r0, #0
   31ad4:	beq	31b00 <fputs@plt+0x20718>
   31ad8:	ldr	r0, [r4, #24]
   31adc:	cmp	r0, #0
   31ae0:	beq	31af0 <fputs@plt+0x20708>
   31ae4:	ldr	r1, [r4, #20]
   31ae8:	mov	r0, r5
   31aec:	bl	13dc4 <fputs@plt+0x29dc>
   31af0:	add	r4, r4, #40	; 0x28
   31af4:	cmp	r4, r6
   31af8:	bcc	31ad8 <fputs@plt+0x206f0>
   31afc:	b	31ab8 <fputs@plt+0x206d0>
   31b00:	movw	r9, #9312	; 0x2460
   31b04:	mov	r8, #0
   31b08:	mov	r7, #128	; 0x80
   31b0c:	ldrh	r0, [r4, #8]
   31b10:	tst	r0, r9
   31b14:	beq	31b24 <fputs@plt+0x2073c>
   31b18:	mov	r0, r4
   31b1c:	bl	33798 <fputs@plt+0x223b0>
   31b20:	b	31b40 <fputs@plt+0x20758>
   31b24:	ldr	r0, [r4, #24]
   31b28:	cmp	r0, #0
   31b2c:	beq	31b40 <fputs@plt+0x20758>
   31b30:	ldr	r1, [r4, #20]
   31b34:	mov	r0, r5
   31b38:	bl	13dc4 <fputs@plt+0x29dc>
   31b3c:	str	r8, [r4, #24]
   31b40:	strh	r7, [r4, #8]
   31b44:	add	r4, r4, #40	; 0x28
   31b48:	cmp	r4, r6
   31b4c:	bcc	31b0c <fputs@plt+0x20724>
   31b50:	b	31ab8 <fputs@plt+0x206d0>
   31b54:	push	{r4, r5, r6, r7, fp, lr}
   31b58:	add	fp, sp, #16
   31b5c:	mov	r4, r1
   31b60:	mov	r5, r0
   31b64:	cmp	r1, #0
   31b68:	beq	31ba4 <fputs@plt+0x207bc>
   31b6c:	cmp	r2, #1
   31b70:	blt	31ba4 <fputs@plt+0x207bc>
   31b74:	add	r0, r2, r2, lsl #2
   31b78:	mov	r7, r4
   31b7c:	add	r6, r4, r0, lsl #2
   31b80:	ldrsb	r1, [r7, #1]
   31b84:	cmp	r1, #0
   31b88:	beq	31b98 <fputs@plt+0x207b0>
   31b8c:	ldr	r2, [r7, #16]
   31b90:	mov	r0, r5
   31b94:	bl	31bb4 <fputs@plt+0x207cc>
   31b98:	add	r7, r7, #20
   31b9c:	cmp	r7, r6
   31ba0:	bcc	31b80 <fputs@plt+0x20798>
   31ba4:	mov	r0, r5
   31ba8:	mov	r1, r4
   31bac:	pop	{r4, r5, r6, r7, fp, lr}
   31bb0:	b	13dc4 <fputs@plt+0x29dc>
   31bb4:	push	{r4, r5, fp, lr}
   31bb8:	add	fp, sp, #8
   31bbc:	cmp	r2, #0
   31bc0:	beq	31ce0 <fputs@plt+0x208f8>
   31bc4:	mov	r5, r0
   31bc8:	add	r0, r1, #20
   31bcc:	cmp	r0, #19
   31bd0:	bhi	31ce0 <fputs@plt+0x208f8>
   31bd4:	add	r1, pc, #4
   31bd8:	mov	r4, r2
   31bdc:	ldr	pc, [r1, r0, lsl #2]
   31be0:	andeq	r1, r3, r0, asr #24
   31be4:	andeq	r1, r3, r0, ror #25
   31be8:	andeq	r1, r3, r0, ror #25
   31bec:	andeq	r1, r3, r0, ror #25
   31bf0:	andeq	r1, r3, r0, ror #25
   31bf4:	andeq	r1, r3, r0, lsr ip
   31bf8:	andeq	r1, r3, r0, ror #25
   31bfc:	andeq	r1, r3, r0, lsr ip
   31c00:	andeq	r1, r3, r0, lsr ip
   31c04:	andeq	r1, r3, ip, asr ip
   31c08:	andeq	r1, r3, ip, ror #24
   31c0c:	andeq	r1, r3, r0, ror #25
   31c10:	andeq	r1, r3, r4, lsl #25
   31c14:	andeq	r1, r3, r0, ror #25
   31c18:	andeq	r1, r3, ip, lsr #25
   31c1c:	ldrdeq	r1, [r3], -r4
   31c20:	andeq	r1, r3, r0, ror #25
   31c24:	andeq	r1, r3, r0, ror #25
   31c28:	andeq	r1, r3, r0, ror #25
   31c2c:	andeq	r1, r3, r0, lsr ip
   31c30:	mov	r0, r5
   31c34:	mov	r1, r4
   31c38:	pop	{r4, r5, fp, lr}
   31c3c:	b	13dc4 <fputs@plt+0x29dc>
   31c40:	ldr	r1, [r4, #4]
   31c44:	cmp	r1, #0
   31c48:	beq	31c30 <fputs@plt+0x20848>
   31c4c:	ldrb	r0, [r1, #2]
   31c50:	tst	r0, #16
   31c54:	beq	31c30 <fputs@plt+0x20848>
   31c58:	b	31ca0 <fputs@plt+0x208b8>
   31c5c:	ldr	r0, [r5, #456]	; 0x1c8
   31c60:	cmp	r0, #0
   31c64:	bne	31ce0 <fputs@plt+0x208f8>
   31c68:	b	31cc8 <fputs@plt+0x208e0>
   31c6c:	ldr	r0, [r5, #456]	; 0x1c8
   31c70:	cmp	r0, #0
   31c74:	bne	31ce0 <fputs@plt+0x208f8>
   31c78:	mov	r0, r4
   31c7c:	pop	{r4, r5, fp, lr}
   31c80:	b	31cf0 <fputs@plt+0x20908>
   31c84:	ldr	r0, [r5, #456]	; 0x1c8
   31c88:	cmp	r0, #0
   31c8c:	beq	31ce4 <fputs@plt+0x208fc>
   31c90:	ldr	r0, [r4, #24]
   31c94:	cmp	r0, #0
   31c98:	beq	31c30 <fputs@plt+0x20848>
   31c9c:	ldr	r1, [r4, #20]
   31ca0:	mov	r0, r5
   31ca4:	bl	13dc4 <fputs@plt+0x29dc>
   31ca8:	b	31c30 <fputs@plt+0x20848>
   31cac:	ldr	r0, [r5, #456]	; 0x1c8
   31cb0:	cmp	r0, #0
   31cb4:	bne	31ce0 <fputs@plt+0x208f8>
   31cb8:	ldr	r0, [r4]
   31cbc:	subs	r0, r0, #1
   31cc0:	str	r0, [r4]
   31cc4:	popne	{r4, r5, fp, pc}
   31cc8:	mov	r0, r4
   31ccc:	pop	{r4, r5, fp, lr}
   31cd0:	b	144bc <fputs@plt+0x30d4>
   31cd4:	ldrb	r0, [r4, #2]
   31cd8:	tst	r0, #16
   31cdc:	bne	31c30 <fputs@plt+0x20848>
   31ce0:	pop	{r4, r5, fp, pc}
   31ce4:	mov	r0, r4
   31ce8:	pop	{r4, r5, fp, lr}
   31cec:	b	1a120 <fputs@plt+0x8d38>
   31cf0:	push	{r4, r5, fp, lr}
   31cf4:	add	fp, sp, #8
   31cf8:	mov	r4, r0
   31cfc:	ldr	r5, [r0]
   31d00:	ldr	r0, [r0, #12]
   31d04:	subs	r0, r0, #1
   31d08:	str	r0, [r4, #12]
   31d0c:	popne	{r4, r5, fp, pc}
   31d10:	ldr	r0, [r4, #8]
   31d14:	cmp	r0, #0
   31d18:	beq	31d28 <fputs@plt+0x20940>
   31d1c:	ldr	r1, [r0]
   31d20:	ldr	r1, [r1, #16]
   31d24:	blx	r1
   31d28:	mov	r0, r5
   31d2c:	mov	r1, r4
   31d30:	pop	{r4, r5, fp, lr}
   31d34:	b	13dc4 <fputs@plt+0x29dc>
   31d38:	push	{r4, r5, fp, lr}
   31d3c:	add	fp, sp, #8
   31d40:	sub	sp, sp, #8
   31d44:	mov	r4, r1
   31d48:	ldr	r1, [r0]
   31d4c:	cmp	r1, #2
   31d50:	blt	31d70 <fputs@plt+0x20988>
   31d54:	ldr	r2, [r0, #72]	; 0x48
   31d58:	cmp	r2, #0
   31d5c:	beq	31d70 <fputs@plt+0x20988>
   31d60:	mov	r1, r4
   31d64:	sub	sp, fp, #8
   31d68:	pop	{r4, r5, fp, lr}
   31d6c:	bx	r2
   31d70:	ldr	r2, [r0, #64]	; 0x40
   31d74:	mov	r1, sp
   31d78:	blx	r2
   31d7c:	vldr	d16, [pc, #36]	; 31da8 <fputs@plt+0x209c0>
   31d80:	vldr	d17, [sp]
   31d84:	mov	r5, r0
   31d88:	vmul.f64	d16, d17, d16
   31d8c:	vmov	r0, r1, d16
   31d90:	bl	88b9c <fputs@plt+0x777b4>
   31d94:	strd	r0, [r4]
   31d98:	mov	r0, r5
   31d9c:	sub	sp, fp, #8
   31da0:	pop	{r4, r5, fp, pc}
   31da4:	nop	{0}
   31da8:	andeq	r0, r0, r0
   31dac:	orrsmi	r9, r4, r0, ror r9
   31db0:	cmp	r0, #0
   31db4:	bxeq	lr
   31db8:	push	{r4, r5, fp, lr}
   31dbc:	add	fp, sp, #8
   31dc0:	ldr	r5, [r0]
   31dc4:	mov	r4, r0
   31dc8:	mov	r1, r4
   31dcc:	mov	r0, r5
   31dd0:	bl	13cf0 <fputs@plt+0x2908>
   31dd4:	ldrd	r0, [r4, #48]	; 0x30
   31dd8:	cmp	r0, #0
   31ddc:	beq	31dec <fputs@plt+0x20a04>
   31de0:	str	r1, [r0, #52]	; 0x34
   31de4:	ldr	r1, [r4, #52]	; 0x34
   31de8:	b	31df0 <fputs@plt+0x20a08>
   31dec:	str	r1, [r5, #4]
   31df0:	cmp	r1, #0
   31df4:	strne	r0, [r1, #48]	; 0x30
   31df8:	mov	r0, #0
   31dfc:	mov	r1, r4
   31e00:	str	r0, [r4]
   31e04:	movw	r0, #50120	; 0xc3c8
   31e08:	movt	r0, #46598	; 0xb606
   31e0c:	str	r0, [r4, #40]	; 0x28
   31e10:	mov	r0, r5
   31e14:	pop	{r4, r5, fp, lr}
   31e18:	b	13dc4 <fputs@plt+0x29dc>
   31e1c:	ldrb	r1, [r0, #69]	; 0x45
   31e20:	cmp	r1, #0
   31e24:	beq	31e4c <fputs@plt+0x20a64>
   31e28:	ldr	r1, [r0, #164]	; 0xa4
   31e2c:	cmp	r1, #0
   31e30:	bne	31e4c <fputs@plt+0x20a64>
   31e34:	mov	r1, #0
   31e38:	str	r1, [r0, #248]	; 0xf8
   31e3c:	strb	r1, [r0, #69]	; 0x45
   31e40:	ldr	r1, [r0, #256]	; 0x100
   31e44:	sub	r1, r1, #1
   31e48:	str	r1, [r0, #256]	; 0x100
   31e4c:	mov	r1, #7
   31e50:	str	r1, [r0, #52]	; 0x34
   31e54:	mov	r1, #7
   31e58:	b	260c8 <fputs@plt+0x14ce0>
   31e5c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   31e60:	add	fp, sp, #28
   31e64:	sub	sp, sp, #36	; 0x24
   31e68:	ldr	sl, [r0]
   31e6c:	mov	r8, r0
   31e70:	ldrb	r0, [sl, #69]	; 0x45
   31e74:	cmp	r0, #0
   31e78:	movne	r0, #7
   31e7c:	strne	r0, [r8, #80]	; 0x50
   31e80:	ldr	r0, [r8, #200]	; 0xc8
   31e84:	cmp	r0, #0
   31e88:	beq	31e98 <fputs@plt+0x20ab0>
   31e8c:	ldr	r2, [r8, #196]	; 0xc4
   31e90:	mov	r1, #0
   31e94:	bl	1119c <memset@plt>
   31e98:	ldr	r1, [r8, #176]	; 0xb0
   31e9c:	cmp	r1, #0
   31ea0:	beq	31ec4 <fputs@plt+0x20adc>
   31ea4:	mov	r0, r1
   31ea8:	ldr	r1, [r1, #4]
   31eac:	cmp	r1, #0
   31eb0:	bne	31ea4 <fputs@plt+0x20abc>
   31eb4:	bl	32df0 <fputs@plt+0x21a08>
   31eb8:	mov	r0, #0
   31ebc:	str	r0, [r8, #184]	; 0xb8
   31ec0:	str	r0, [r8, #176]	; 0xb0
   31ec4:	mov	r0, r8
   31ec8:	bl	32e8c <fputs@plt+0x21aa4>
   31ecc:	ldr	r0, [r8, #8]
   31ed0:	cmp	r0, #0
   31ed4:	beq	31f60 <fputs@plt+0x20b78>
   31ed8:	ldr	r1, [r8, #28]
   31edc:	bl	31aa4 <fputs@plt+0x206bc>
   31ee0:	b	31f60 <fputs@plt+0x20b78>
   31ee4:	ldr	r0, [r6, #4]
   31ee8:	add	r7, r6, #80	; 0x50
   31eec:	str	r0, [r8, #180]	; 0xb4
   31ef0:	ldrd	r2, [r6, #64]	; 0x40
   31ef4:	cmp	r3, #1
   31ef8:	blt	31f2c <fputs@plt+0x20b44>
   31efc:	add	r0, r2, r2, lsl #2
   31f00:	mov	r4, #0
   31f04:	add	r0, r6, r0, lsl #3
   31f08:	add	r5, r0, #80	; 0x50
   31f0c:	ldr	r1, [r5, r4, lsl #2]
   31f10:	ldr	r0, [r6]
   31f14:	bl	32f80 <fputs@plt+0x21b98>
   31f18:	ldr	r0, [r6, #68]	; 0x44
   31f1c:	add	r4, r4, #1
   31f20:	cmp	r4, r0
   31f24:	blt	31f0c <fputs@plt+0x20b24>
   31f28:	ldr	r2, [r6, #64]	; 0x40
   31f2c:	mov	r0, r7
   31f30:	mov	r1, r2
   31f34:	bl	31aa4 <fputs@plt+0x206bc>
   31f38:	mov	r1, r6
   31f3c:	mvn	r2, #0
   31f40:	mov	r3, #0
   31f44:	ldr	r0, [r1], #40	; 0x28
   31f48:	ldr	r0, [r0]
   31f4c:	bl	32ef0 <fputs@plt+0x21b08>
   31f50:	ldr	r0, [r6]
   31f54:	mov	r1, r6
   31f58:	ldr	r0, [r0]
   31f5c:	bl	13dc4 <fputs@plt+0x29dc>
   31f60:	ldr	r6, [r8, #180]	; 0xb4
   31f64:	cmp	r6, #0
   31f68:	bne	31ee4 <fputs@plt+0x20afc>
   31f6c:	mov	r1, r8
   31f70:	ldr	r0, [r1, #204]!	; 0xcc
   31f74:	cmp	r0, #0
   31f78:	beq	31f8c <fputs@plt+0x20ba4>
   31f7c:	ldr	r0, [r8]
   31f80:	mvn	r2, #0
   31f84:	mov	r3, #0
   31f88:	bl	32ef0 <fputs@plt+0x21b08>
   31f8c:	ldr	r1, [r8, #40]	; 0x28
   31f90:	movw	r2, #3491	; 0xda3
   31f94:	mov	r0, #0
   31f98:	movt	r2, #48626	; 0xbdf2
   31f9c:	cmp	r1, r2
   31fa0:	bne	32250 <fputs@plt+0x20e68>
   31fa4:	ldr	r0, [r8, #76]	; 0x4c
   31fa8:	cmp	r0, #0
   31fac:	bmi	3221c <fputs@plt+0x20e34>
   31fb0:	ldrb	r0, [r8, #89]	; 0x59
   31fb4:	tst	r0, #64	; 0x40
   31fb8:	beq	321d4 <fputs@plt+0x20dec>
   31fbc:	mov	r0, r8
   31fc0:	bl	32a88 <fputs@plt+0x216a0>
   31fc4:	ldr	r0, [r8, #80]	; 0x50
   31fc8:	mov	r5, #0
   31fcc:	uxtb	r1, r0
   31fd0:	cmp	r1, #13
   31fd4:	bhi	32040 <fputs@plt+0x20c58>
   31fd8:	mov	r6, #1
   31fdc:	mov	r2, #9856	; 0x2680
   31fe0:	tst	r2, r6, lsl r1
   31fe4:	beq	32040 <fputs@plt+0x20c58>
   31fe8:	ldrb	r2, [r8, #89]	; 0x59
   31fec:	cmp	r1, #9
   31ff0:	bne	31ffc <fputs@plt+0x20c14>
   31ff4:	ands	r3, r2, #32
   31ff8:	bne	32044 <fputs@plt+0x20c5c>
   31ffc:	cmp	r1, #13
   32000:	cmpne	r1, #7
   32004:	bne	32014 <fputs@plt+0x20c2c>
   32008:	mov	r5, #2
   3200c:	tst	r2, #16
   32010:	bne	32044 <fputs@plt+0x20c5c>
   32014:	mov	r0, sl
   32018:	mov	r1, #516	; 0x204
   3201c:	bl	32af8 <fputs@plt+0x21710>
   32020:	mov	r0, sl
   32024:	bl	32c78 <fputs@plt+0x21890>
   32028:	mov	r6, #1
   3202c:	mov	r5, #0
   32030:	strb	r6, [sl, #67]	; 0x43
   32034:	str	r5, [r8, #92]	; 0x5c
   32038:	ldr	r0, [r8, #80]	; 0x50
   3203c:	b	32044 <fputs@plt+0x20c5c>
   32040:	mov	r6, #0
   32044:	cmp	r0, #0
   32048:	bne	3207c <fputs@plt+0x20c94>
   3204c:	ldrd	r0, [r8, #144]	; 0x90
   32050:	subs	r0, r0, #1
   32054:	sbcs	r0, r1, #0
   32058:	blt	3207c <fputs@plt+0x20c94>
   3205c:	movw	r1, #63247	; 0xf70f
   32060:	mov	r0, #2
   32064:	strb	r0, [r8, #86]	; 0x56
   32068:	movw	r0, #787	; 0x313
   3206c:	movt	r1, #8
   32070:	str	r0, [r8, #80]	; 0x50
   32074:	mov	r0, r8
   32078:	bl	33518 <fputs@plt+0x22130>
   3207c:	ldr	r0, [sl, #316]	; 0x13c
   32080:	cmp	r0, #1
   32084:	blt	32094 <fputs@plt+0x20cac>
   32088:	ldr	r1, [sl, #340]	; 0x154
   3208c:	cmp	r1, #0
   32090:	beq	32130 <fputs@plt+0x20d48>
   32094:	ldrb	r1, [sl, #67]	; 0x43
   32098:	cmp	r1, #0
   3209c:	beq	32130 <fputs@plt+0x20d48>
   320a0:	ldrb	r1, [r8, #89]	; 0x59
   320a4:	mov	r2, #1
   320a8:	bic	r1, r2, r1, lsr #5
   320ac:	ldr	r2, [sl, #160]	; 0xa0
   320b0:	cmp	r2, r1
   320b4:	bne	32130 <fputs@plt+0x20d48>
   320b8:	ldr	r1, [r8, #80]	; 0x50
   320bc:	cmp	r1, #0
   320c0:	beq	320d8 <fputs@plt+0x20cf0>
   320c4:	ldrb	r1, [r8, #86]	; 0x56
   320c8:	subs	r1, r1, #3
   320cc:	movwne	r1, #1
   320d0:	orrs	r1, r6, r1
   320d4:	bne	32660 <fputs@plt+0x21278>
   320d8:	ldr	r1, [r8]
   320dc:	add	r7, r1, #440	; 0x1b8
   320e0:	ldr	r1, [r1, #452]	; 0x1c4
   320e4:	ldm	r7, {r2, r3, r7}
   320e8:	adds	r2, r7, r2
   320ec:	adc	r1, r1, r3
   320f0:	subs	r2, r2, #1
   320f4:	sbcs	r1, r1, #0
   320f8:	blt	32284 <fputs@plt+0x20e9c>
   320fc:	movw	r1, #63247	; 0xf70f
   32100:	mov	r0, #2
   32104:	movw	r4, #787	; 0x313
   32108:	movt	r1, #8
   3210c:	strb	r0, [r8, #86]	; 0x56
   32110:	mov	r0, r8
   32114:	str	r4, [r8, #80]	; 0x50
   32118:	bl	33518 <fputs@plt+0x22130>
   3211c:	ldrb	r1, [r8, #89]	; 0x59
   32120:	mov	r0, #1
   32124:	tst	r1, #32
   32128:	bne	32250 <fputs@plt+0x20e68>
   3212c:	b	3265c <fputs@plt+0x21274>
   32130:	cmp	r5, #0
   32134:	beq	32258 <fputs@plt+0x20e70>
   32138:	mov	r0, r8
   3213c:	mov	r1, r5
   32140:	bl	32cbc <fputs@plt+0x218d4>
   32144:	cmp	r0, #0
   32148:	beq	3219c <fputs@plt+0x20db4>
   3214c:	ldr	r1, [r8, #80]	; 0x50
   32150:	cmp	r1, #0
   32154:	uxtbne	r1, r1
   32158:	cmpne	r1, #19
   3215c:	bne	32178 <fputs@plt+0x20d90>
   32160:	str	r0, [r8, #80]	; 0x50
   32164:	mov	r0, sl
   32168:	ldr	r1, [r8, #44]	; 0x2c
   3216c:	bl	13dc4 <fputs@plt+0x29dc>
   32170:	mov	r0, #0
   32174:	str	r0, [r8, #44]	; 0x2c
   32178:	mov	r0, sl
   3217c:	mov	r1, #516	; 0x204
   32180:	bl	32af8 <fputs@plt+0x21710>
   32184:	mov	r0, sl
   32188:	bl	32c78 <fputs@plt+0x21890>
   3218c:	mov	r0, #1
   32190:	strb	r0, [sl, #67]	; 0x43
   32194:	mov	r0, #0
   32198:	str	r0, [r8, #92]	; 0x5c
   3219c:	mov	r0, r5
   321a0:	ldrb	r1, [r8, #89]	; 0x59
   321a4:	tst	r1, #4
   321a8:	beq	321d4 <fputs@plt+0x20dec>
   321ac:	cmp	r0, #2
   321b0:	mov	r1, #0
   321b4:	mov	r0, #0
   321b8:	beq	321cc <fputs@plt+0x20de4>
   321bc:	ldr	r0, [r8, #92]	; 0x5c
   321c0:	ldr	r2, [sl, #88]	; 0x58
   321c4:	add	r2, r2, r0
   321c8:	str	r2, [sl, #88]	; 0x58
   321cc:	str	r0, [sl, #84]	; 0x54
   321d0:	str	r1, [r8, #92]	; 0x5c
   321d4:	ldr	r0, [r8, #76]	; 0x4c
   321d8:	cmp	r0, #0
   321dc:	bmi	3221c <fputs@plt+0x20e34>
   321e0:	ldr	r0, [sl, #152]	; 0x98
   321e4:	sub	r0, r0, #1
   321e8:	str	r0, [sl, #152]	; 0x98
   321ec:	ldrb	r0, [r8, #89]	; 0x59
   321f0:	tst	r0, #32
   321f4:	bne	32208 <fputs@plt+0x20e20>
   321f8:	ldr	r0, [sl, #160]	; 0xa0
   321fc:	sub	r0, r0, #1
   32200:	str	r0, [sl, #160]	; 0xa0
   32204:	ldrb	r0, [r8, #89]	; 0x59
   32208:	tst	r0, #64	; 0x40
   3220c:	beq	3221c <fputs@plt+0x20e34>
   32210:	ldr	r0, [sl, #156]	; 0x9c
   32214:	sub	r0, r0, #1
   32218:	str	r0, [sl, #156]	; 0x9c
   3221c:	movw	r0, #10611	; 0x2973
   32220:	movt	r0, #20892	; 0x519c
   32224:	str	r0, [r8, #40]	; 0x28
   32228:	ldrb	r0, [sl, #69]	; 0x45
   3222c:	cmp	r0, #0
   32230:	beq	32244 <fputs@plt+0x20e5c>
   32234:	mov	r0, #7
   32238:	str	r0, [r8, #80]	; 0x50
   3223c:	mov	r0, #0
   32240:	b	32250 <fputs@plt+0x20e68>
   32244:	ldr	r0, [r8, #80]	; 0x50
   32248:	cmp	r0, #5
   3224c:	movwne	r0, #0
   32250:	sub	sp, fp, #28
   32254:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   32258:	ldr	r0, [r8, #80]	; 0x50
   3225c:	mov	r5, #1
   32260:	cmp	r0, #0
   32264:	beq	32138 <fputs@plt+0x20d50>
   32268:	ldrb	r0, [r8, #86]	; 0x56
   3226c:	cmp	r0, #3
   32270:	beq	32138 <fputs@plt+0x20d50>
   32274:	cmp	r0, #2
   32278:	bne	32378 <fputs@plt+0x20f90>
   3227c:	mov	r5, #2
   32280:	b	32138 <fputs@plt+0x20d50>
   32284:	str	r5, [sp, #16]
   32288:	ldr	r5, [sl, #340]	; 0x154
   3228c:	mov	r7, #0
   32290:	cmp	r0, #1
   32294:	str	r7, [sl, #340]	; 0x154
   32298:	blt	322f0 <fputs@plt+0x20f08>
   3229c:	mov	r9, #0
   322a0:	ldr	r0, [r5, r9, lsl #2]
   322a4:	ldr	r6, [r0, #8]
   322a8:	cmp	r6, #0
   322ac:	beq	322e0 <fputs@plt+0x20ef8>
   322b0:	ldr	r0, [r6]
   322b4:	ldr	r1, [r0, #60]	; 0x3c
   322b8:	cmp	r1, #0
   322bc:	beq	322e0 <fputs@plt+0x20ef8>
   322c0:	mov	r0, r6
   322c4:	blx	r1
   322c8:	mov	r4, r0
   322cc:	mov	r0, r8
   322d0:	mov	r1, r6
   322d4:	bl	3360c <fputs@plt+0x22224>
   322d8:	cmp	r4, #0
   322dc:	bne	323f0 <fputs@plt+0x21008>
   322e0:	ldr	r0, [sl, #316]	; 0x13c
   322e4:	add	r9, r9, #1
   322e8:	cmp	r9, r0
   322ec:	blt	322a0 <fputs@plt+0x20eb8>
   322f0:	str	r5, [sl, #340]	; 0x154
   322f4:	ldr	r5, [sp, #16]
   322f8:	mov	r9, #1
   322fc:	mov	r6, #0
   32300:	mov	r0, #0
   32304:	ldr	r1, [sl, #20]
   32308:	cmp	r7, r1
   3230c:	bge	323a0 <fputs@plt+0x20fb8>
   32310:	ldr	r1, [sl, #16]
   32314:	mov	r4, #0
   32318:	add	r1, r1, r7, lsl #4
   3231c:	ldr	r2, [r1, #4]
   32320:	cmp	r2, #0
   32324:	beq	32368 <fputs@plt+0x20f80>
   32328:	ldrb	r3, [r2, #8]
   3232c:	cmp	r3, #2
   32330:	bne	32368 <fputs@plt+0x20f80>
   32334:	ldm	r2, {r0, r2}
   32338:	str	r0, [r2, #4]
   3233c:	ldrb	r1, [r1, #8]
   32340:	ldr	r0, [r2]
   32344:	cmp	r1, #1
   32348:	beq	3235c <fputs@plt+0x20f74>
   3234c:	ldrb	r1, [r0, #5]
   32350:	mov	r2, #11
   32354:	and	r1, r9, r2, lsr r1
   32358:	add	r6, r1, r6
   3235c:	bl	2a2c4 <fputs@plt+0x18edc>
   32360:	mov	r4, r0
   32364:	mov	r0, #1
   32368:	add	r7, r7, #1
   3236c:	cmp	r4, #0
   32370:	beq	32304 <fputs@plt+0x20f1c>
   32374:	b	32638 <fputs@plt+0x21250>
   32378:	mov	r0, sl
   3237c:	mov	r1, #516	; 0x204
   32380:	bl	32af8 <fputs@plt+0x21710>
   32384:	mov	r0, sl
   32388:	bl	32c78 <fputs@plt+0x21890>
   3238c:	mov	r0, #1
   32390:	strb	r0, [sl, #67]	; 0x43
   32394:	mov	r0, #0
   32398:	str	r0, [r8, #92]	; 0x5c
   3239c:	b	321a0 <fputs@plt+0x20db8>
   323a0:	cmp	r0, #0
   323a4:	beq	323c8 <fputs@plt+0x20fe0>
   323a8:	ldr	r1, [sl, #200]	; 0xc8
   323ac:	cmp	r1, #0
   323b0:	beq	323c8 <fputs@plt+0x20fe0>
   323b4:	ldr	r0, [sl, #196]	; 0xc4
   323b8:	blx	r1
   323bc:	movw	r4, #531	; 0x213
   323c0:	cmp	r0, #0
   323c4:	bne	3265c <fputs@plt+0x21274>
   323c8:	ldr	r0, [sl, #16]
   323cc:	ldr	r0, [r0, #4]
   323d0:	ldr	r0, [r0, #4]
   323d4:	ldr	r4, [r0]
   323d8:	ldrb	r7, [r4, #16]
   323dc:	cmp	r7, #0
   323e0:	beq	323fc <fputs@plt+0x21014>
   323e4:	movw	r0, #38315	; 0x95ab
   323e8:	movt	r0, #8
   323ec:	b	32408 <fputs@plt+0x21020>
   323f0:	str	r5, [sl, #340]	; 0x154
   323f4:	ldr	r5, [sp, #16]
   323f8:	b	32638 <fputs@plt+0x21250>
   323fc:	ldr	r0, [r4, #176]	; 0xb0
   32400:	cmp	r0, #0
   32404:	beq	32444 <fputs@plt+0x2105c>
   32408:	bl	11220 <strlen@plt>
   3240c:	cmp	r6, #2
   32410:	blt	32444 <fputs@plt+0x2105c>
   32414:	bic	r0, r0, #-1073741824	; 0xc0000000
   32418:	cmp	r0, #0
   3241c:	beq	32444 <fputs@plt+0x2105c>
   32420:	ldr	r0, [sl]
   32424:	cmp	r7, #0
   32428:	str	r0, [sp, #12]
   3242c:	beq	324dc <fputs@plt+0x210f4>
   32430:	movw	r7, #38315	; 0x95ab
   32434:	mov	r0, #0
   32438:	movt	r7, #8
   3243c:	str	r0, [sp, #32]
   32440:	b	324f0 <fputs@plt+0x21108>
   32444:	mov	r6, #0
   32448:	ldr	r0, [sl, #20]
   3244c:	cmp	r6, r0
   32450:	bge	3248c <fputs@plt+0x210a4>
   32454:	ldr	r0, [sl, #16]
   32458:	add	r0, r0, r6, lsl #4
   3245c:	ldr	r0, [r0, #4]
   32460:	cmp	r0, #0
   32464:	beq	32478 <fputs@plt+0x21090>
   32468:	mov	r1, #0
   3246c:	bl	19228 <fputs@plt+0x7e40>
   32470:	mov	r4, r0
   32474:	b	3247c <fputs@plt+0x21094>
   32478:	mov	r4, #0
   3247c:	add	r6, r6, #1
   32480:	cmp	r4, #0
   32484:	beq	32448 <fputs@plt+0x21060>
   32488:	b	32638 <fputs@plt+0x21250>
   3248c:	cmp	r0, #1
   32490:	blt	324cc <fputs@plt+0x210e4>
   32494:	mov	r6, #0
   32498:	ldr	r0, [sl, #16]
   3249c:	add	r0, r0, r6, lsl #4
   324a0:	ldr	r0, [r0, #4]
   324a4:	cmp	r0, #0
   324a8:	beq	324bc <fputs@plt+0x210d4>
   324ac:	mov	r1, #0
   324b0:	bl	1913c <fputs@plt+0x7d54>
   324b4:	cmp	r0, #0
   324b8:	bne	32634 <fputs@plt+0x2124c>
   324bc:	ldr	r0, [sl, #20]
   324c0:	add	r6, r6, #1
   324c4:	cmp	r6, r0
   324c8:	blt	32498 <fputs@plt+0x210b0>
   324cc:	mov	r0, sl
   324d0:	mov	r1, #64	; 0x40
   324d4:	bl	33490 <fputs@plt+0x220a8>
   324d8:	b	328e4 <fputs@plt+0x214fc>
   324dc:	ldr	r7, [r4, #176]	; 0xb0
   324e0:	mov	r6, #0
   324e4:	str	r6, [sp, #32]
   324e8:	cmp	r7, #0
   324ec:	beq	327ac <fputs@plt+0x213c4>
   324f0:	mov	r0, r7
   324f4:	bl	11220 <strlen@plt>
   324f8:	bic	r6, r0, #-1073741824	; 0xc0000000
   324fc:	movw	r1, #63277	; 0xf72d
   32500:	mov	r0, sl
   32504:	mov	r2, r7
   32508:	movt	r1, #8
   3250c:	bl	1d370 <fputs@plt+0xbf88>
   32510:	cmp	r0, #0
   32514:	beq	325c8 <fputs@plt+0x211e0>
   32518:	add	r7, r0, r6
   3251c:	mov	r6, #0
   32520:	add	r9, sp, #28
   32524:	str	r0, [sp, #20]
   32528:	cmp	r6, #0
   3252c:	beq	32554 <fputs@plt+0x2116c>
   32530:	cmp	r6, #100	; 0x64
   32534:	bhi	325d0 <fputs@plt+0x211e8>
   32538:	cmp	r6, #1
   3253c:	bne	32554 <fputs@plt+0x2116c>
   32540:	ldr	r2, [sp, #20]
   32544:	movw	r1, #63307	; 0xf74b
   32548:	mov	r0, #13
   3254c:	movt	r1, #8
   32550:	bl	15e38 <fputs@plt+0x4a50>
   32554:	mov	r0, #4
   32558:	add	r1, sp, #24
   3255c:	bl	15ed8 <fputs@plt+0x4af0>
   32560:	ldr	r0, [sp, #24]
   32564:	movw	r2, #63322	; 0xf75a
   32568:	movt	r2, #8
   3256c:	uxtb	r1, r0
   32570:	lsr	r3, r0, #8
   32574:	mov	r0, #13
   32578:	str	r1, [sp]
   3257c:	mov	r1, r7
   32580:	bl	15e08 <fputs@plt+0x4a20>
   32584:	ldr	r0, [sp, #12]
   32588:	ldr	r1, [sp, #20]
   3258c:	mov	r2, #0
   32590:	mov	r3, r9
   32594:	ldr	r4, [r0, #32]
   32598:	blx	r4
   3259c:	mov	r4, r0
   325a0:	cmp	r0, #0
   325a4:	bne	325b8 <fputs@plt+0x211d0>
   325a8:	ldr	r0, [sp, #28]
   325ac:	add	r6, r6, #1
   325b0:	cmp	r0, #0
   325b4:	bne	32528 <fputs@plt+0x21140>
   325b8:	ldr	r9, [sp, #20]
   325bc:	cmp	r4, #0
   325c0:	bne	32624 <fputs@plt+0x2123c>
   325c4:	b	325fc <fputs@plt+0x21214>
   325c8:	mov	r4, #7
   325cc:	b	32638 <fputs@plt+0x21250>
   325d0:	ldr	r9, [sp, #20]
   325d4:	movw	r1, #63293	; 0xf73d
   325d8:	mov	r0, #13
   325dc:	movt	r1, #8
   325e0:	mov	r2, r9
   325e4:	bl	15e38 <fputs@plt+0x4a50>
   325e8:	ldr	r0, [sp, #12]
   325ec:	mov	r1, r9
   325f0:	mov	r2, #0
   325f4:	ldr	r3, [r0, #28]
   325f8:	blx	r3
   325fc:	mov	r0, #0
   32600:	add	r2, sp, #32
   32604:	mov	r1, r9
   32608:	movw	r3, #16406	; 0x4016
   3260c:	str	r0, [sp]
   32610:	ldr	r0, [sp, #12]
   32614:	bl	3356c <fputs@plt+0x22184>
   32618:	mov	r4, r0
   3261c:	cmp	r0, #0
   32620:	beq	32688 <fputs@plt+0x212a0>
   32624:	mov	r0, sl
   32628:	mov	r1, r9
   3262c:	bl	13dc4 <fputs@plt+0x29dc>
   32630:	b	32638 <fputs@plt+0x21250>
   32634:	mov	r4, r0
   32638:	cmp	r4, #0
   3263c:	beq	328e4 <fputs@plt+0x214fc>
   32640:	cmp	r4, #5
   32644:	bne	3265c <fputs@plt+0x21274>
   32648:	ldrb	r0, [r8, #89]	; 0x59
   3264c:	mov	r4, #5
   32650:	tst	r0, #32
   32654:	mov	r0, #5
   32658:	bne	32250 <fputs@plt+0x20e68>
   3265c:	str	r4, [r8, #80]	; 0x50
   32660:	mov	r0, sl
   32664:	mov	r1, #0
   32668:	mov	r4, #0
   3266c:	bl	32af8 <fputs@plt+0x21710>
   32670:	str	r4, [r8, #92]	; 0x5c
   32674:	mov	r0, #0
   32678:	cmp	r5, #0
   3267c:	str	r0, [sl, #436]	; 0x1b4
   32680:	bne	32138 <fputs@plt+0x20d50>
   32684:	b	321a0 <fputs@plt+0x20db8>
   32688:	ldr	r0, [sl, #20]
   3268c:	ldr	r1, [sp, #32]
   32690:	cmp	r0, #1
   32694:	str	r1, [sp, #8]
   32698:	blt	32748 <fputs@plt+0x21360>
   3269c:	mov	r7, #0
   326a0:	mov	r3, #0
   326a4:	mov	r5, #0
   326a8:	ldr	r1, [sl, #16]
   326ac:	add	r1, r1, r7, lsl #4
   326b0:	ldr	r1, [r1, #4]
   326b4:	cmp	r1, #0
   326b8:	beq	3273c <fputs@plt+0x21354>
   326bc:	ldrb	r2, [r1, #8]
   326c0:	cmp	r2, #2
   326c4:	bne	3273c <fputs@plt+0x21354>
   326c8:	ldr	r1, [r1, #4]
   326cc:	ldr	r1, [r1]
   326d0:	ldr	r6, [r1, #180]	; 0xb4
   326d4:	cmp	r6, #0
   326d8:	beq	3273c <fputs@plt+0x21354>
   326dc:	mov	r0, r6
   326e0:	mov	r9, r3
   326e4:	bl	11220 <strlen@plt>
   326e8:	ldr	r4, [sp, #8]
   326ec:	bic	r0, r0, #-1073741824	; 0xc0000000
   326f0:	add	r2, r0, #1
   326f4:	ldr	r1, [r4]
   326f8:	mov	r0, r4
   326fc:	ldr	r3, [r1, #12]
   32700:	mov	r1, r6
   32704:	str	r9, [sp]
   32708:	str	r5, [sp, #4]
   3270c:	blx	r3
   32710:	cmp	r0, #0
   32714:	bne	32914 <fputs@plt+0x2152c>
   32718:	mov	r0, r6
   3271c:	bl	11220 <strlen@plt>
   32720:	bic	r0, r0, #-1073741824	; 0xc0000000
   32724:	add	r0, r0, #1
   32728:	adds	r9, r9, r0
   3272c:	ldr	r0, [sl, #20]
   32730:	mov	r3, r9
   32734:	ldr	r9, [sp, #20]
   32738:	adc	r5, r5, #0
   3273c:	add	r7, r7, #1
   32740:	cmp	r7, r0
   32744:	blt	326a8 <fputs@plt+0x212c0>
   32748:	ldr	r5, [sp, #8]
   3274c:	ldr	r0, [r5]
   32750:	ldr	r1, [r0, #48]	; 0x30
   32754:	mov	r0, r5
   32758:	blx	r1
   3275c:	tst	r0, #1024	; 0x400
   32760:	bne	327b4 <fputs@plt+0x213cc>
   32764:	ldr	r0, [r5]
   32768:	mov	r1, #2
   3276c:	ldr	r2, [r0, #20]
   32770:	mov	r0, r5
   32774:	blx	r2
   32778:	cmp	r0, #0
   3277c:	beq	327b4 <fputs@plt+0x213cc>
   32780:	mov	r4, r0
   32784:	ldr	r0, [r5]
   32788:	cmp	r0, #0
   3278c:	beq	327a4 <fputs@plt+0x213bc>
   32790:	ldr	r1, [r0, #4]
   32794:	mov	r0, r5
   32798:	blx	r1
   3279c:	mov	r0, #0
   327a0:	str	r0, [r5]
   327a4:	mov	r0, r5
   327a8:	b	32944 <fputs@plt+0x2155c>
   327ac:	mov	r7, #0
   327b0:	b	324fc <fputs@plt+0x21114>
   327b4:	mov	r7, #0
   327b8:	mov	r6, #0
   327bc:	ldr	r0, [sl, #20]
   327c0:	cmp	r7, r0
   327c4:	bge	327fc <fputs@plt+0x21414>
   327c8:	ldr	r0, [sl, #16]
   327cc:	mov	r4, #0
   327d0:	add	r0, r0, r7, lsl #4
   327d4:	ldr	r0, [r0, #4]
   327d8:	cmp	r0, #0
   327dc:	beq	327ec <fputs@plt+0x21404>
   327e0:	mov	r1, r9
   327e4:	bl	19228 <fputs@plt+0x7e40>
   327e8:	mov	r4, r0
   327ec:	add	r7, r7, #1
   327f0:	cmp	r4, #0
   327f4:	beq	327bc <fputs@plt+0x213d4>
   327f8:	b	32804 <fputs@plt+0x2141c>
   327fc:	mov	r6, #1
   32800:	mov	r4, #0
   32804:	ldr	r0, [r5]
   32808:	cmp	r0, #0
   3280c:	beq	32824 <fputs@plt+0x2143c>
   32810:	ldr	r1, [r0, #4]
   32814:	mov	r0, r5
   32818:	blx	r1
   3281c:	mov	r0, #0
   32820:	str	r0, [r5]
   32824:	mov	r0, r5
   32828:	bl	144bc <fputs@plt+0x30d4>
   3282c:	cmp	r6, #0
   32830:	beq	32908 <fputs@plt+0x21520>
   32834:	ldr	r0, [sp, #12]
   32838:	ldr	r5, [sp, #20]
   3283c:	mov	r2, #1
   32840:	ldr	r3, [r0, #28]
   32844:	mov	r1, r5
   32848:	blx	r3
   3284c:	mov	r4, r0
   32850:	mov	r0, sl
   32854:	mov	r1, r5
   32858:	bl	13dc4 <fputs@plt+0x29dc>
   3285c:	ldr	r5, [sp, #16]
   32860:	cmp	r4, #0
   32864:	bne	32638 <fputs@plt+0x21250>
   32868:	movw	r0, #35612	; 0x8b1c
   3286c:	movt	r0, #10
   32870:	ldr	r0, [r0]
   32874:	cmp	r0, #0
   32878:	beq	32880 <fputs@plt+0x21498>
   3287c:	blx	r0
   32880:	ldr	r1, [sl, #20]
   32884:	cmp	r1, #1
   32888:	blt	328bc <fputs@plt+0x214d4>
   3288c:	mov	r6, #0
   32890:	ldr	r0, [sl, #16]
   32894:	add	r0, r0, r6, lsl #4
   32898:	ldr	r0, [r0, #4]
   3289c:	cmp	r0, #0
   328a0:	beq	328b0 <fputs@plt+0x214c8>
   328a4:	mov	r1, #1
   328a8:	bl	1913c <fputs@plt+0x7d54>
   328ac:	ldr	r1, [sl, #20]
   328b0:	add	r6, r6, #1
   328b4:	cmp	r6, r1
   328b8:	blt	32890 <fputs@plt+0x214a8>
   328bc:	movw	r0, #35616	; 0x8b20
   328c0:	movt	r0, #10
   328c4:	ldr	r0, [r0]
   328c8:	cmp	r0, #0
   328cc:	beq	328d4 <fputs@plt+0x214ec>
   328d0:	blx	r0
   328d4:	mov	r0, sl
   328d8:	mov	r1, #64	; 0x40
   328dc:	bl	33490 <fputs@plt+0x220a8>
   328e0:	ldr	r5, [sp, #16]
   328e4:	vmov.i32	q8, #0	; 0x00000000
   328e8:	add	r0, sl, #440	; 0x1b8
   328ec:	movw	r1, #65533	; 0xfffd
   328f0:	movt	r1, #65279	; 0xfeff
   328f4:	vst1.64	{d16-d17}, [r0]
   328f8:	ldr	r0, [sl, #24]
   328fc:	and	r0, r0, r1
   32900:	str	r0, [sl, #24]
   32904:	b	32674 <fputs@plt+0x2128c>
   32908:	ldr	r1, [sp, #20]
   3290c:	mov	r0, sl
   32910:	b	32968 <fputs@plt+0x21580>
   32914:	mov	r4, r0
   32918:	ldr	r0, [sp, #8]
   3291c:	ldr	r0, [r0]
   32920:	cmp	r0, #0
   32924:	beq	32940 <fputs@plt+0x21558>
   32928:	ldr	r5, [sp, #8]
   3292c:	ldr	r1, [r0, #4]
   32930:	mov	r0, r5
   32934:	blx	r1
   32938:	mov	r0, #0
   3293c:	str	r0, [r5]
   32940:	ldr	r0, [sp, #8]
   32944:	bl	144bc <fputs@plt+0x30d4>
   32948:	ldr	r0, [sp, #12]
   3294c:	ldr	r5, [sp, #20]
   32950:	mov	r2, #0
   32954:	ldr	r3, [r0, #28]
   32958:	mov	r1, r5
   3295c:	blx	r3
   32960:	mov	r0, sl
   32964:	mov	r1, r5
   32968:	bl	13dc4 <fputs@plt+0x29dc>
   3296c:	b	323f4 <fputs@plt+0x2100c>
   32970:	push	{r4, r5, r6, r7, fp, lr}
   32974:	add	fp, sp, #16
   32978:	sub	sp, sp, #8
   3297c:	mov	r6, r0
   32980:	ldr	r5, [r0]
   32984:	ldr	r0, [r0, #44]	; 0x2c
   32988:	ldr	r4, [r6, #80]	; 0x50
   3298c:	cmp	r0, #0
   32990:	beq	32a50 <fputs@plt+0x21668>
   32994:	ldrb	r0, [r5, #70]	; 0x46
   32998:	add	r0, r0, #1
   3299c:	strb	r0, [r5, #70]	; 0x46
   329a0:	movw	r0, #35612	; 0x8b1c
   329a4:	movt	r0, #10
   329a8:	ldr	r0, [r0]
   329ac:	cmp	r0, #0
   329b0:	beq	329b8 <fputs@plt+0x215d0>
   329b4:	blx	r0
   329b8:	ldr	r0, [r5, #240]	; 0xf0
   329bc:	cmp	r0, #0
   329c0:	bne	32a0c <fputs@plt+0x21624>
   329c4:	mov	r0, r5
   329c8:	mov	r2, #40	; 0x28
   329cc:	mov	r3, #0
   329d0:	mov	r7, #0
   329d4:	bl	238e0 <fputs@plt+0x124f8>
   329d8:	cmp	r0, #0
   329dc:	beq	32a80 <fputs@plt+0x21698>
   329e0:	vmov.i32	q8, #0	; 0x00000000
   329e4:	mov	r1, #36	; 0x24
   329e8:	mov	r2, r0
   329ec:	str	r5, [r0, #32]
   329f0:	vst1.8	{d16-d17}, [r2], r1
   329f4:	mov	r1, #1
   329f8:	str	r7, [r2]
   329fc:	strh	r1, [r0, #8]
   32a00:	add	r1, r0, #16
   32a04:	vst1.8	{d16-d17}, [r1]
   32a08:	str	r0, [r5, #240]	; 0xf0
   32a0c:	ldr	r1, [r6, #44]	; 0x2c
   32a10:	mvn	r2, #0
   32a14:	mov	r3, #1
   32a18:	str	r2, [sp]
   32a1c:	mvn	r2, #0
   32a20:	bl	1a320 <fputs@plt+0x8f38>
   32a24:	movw	r0, #35616	; 0x8b20
   32a28:	movt	r0, #10
   32a2c:	ldr	r0, [r0]
   32a30:	cmp	r0, #0
   32a34:	beq	32a3c <fputs@plt+0x21654>
   32a38:	blx	r0
   32a3c:	str	r4, [r5, #52]	; 0x34
   32a40:	ldrb	r0, [r5, #70]	; 0x46
   32a44:	sub	r0, r0, #1
   32a48:	strb	r0, [r5, #70]	; 0x46
   32a4c:	b	32a74 <fputs@plt+0x2168c>
   32a50:	cmp	r4, #0
   32a54:	str	r4, [r5, #52]	; 0x34
   32a58:	bne	32a68 <fputs@plt+0x21680>
   32a5c:	ldr	r0, [r5, #240]	; 0xf0
   32a60:	cmp	r0, #0
   32a64:	beq	32a74 <fputs@plt+0x2168c>
   32a68:	mov	r0, r5
   32a6c:	mov	r1, r4
   32a70:	bl	260c8 <fputs@plt+0x14ce0>
   32a74:	mov	r0, r4
   32a78:	sub	sp, fp, #16
   32a7c:	pop	{r4, r5, r6, r7, fp, pc}
   32a80:	str	r0, [r5, #240]	; 0xf0
   32a84:	b	32a24 <fputs@plt+0x2163c>
   32a88:	push	{r4, sl, fp, lr}
   32a8c:	add	fp, sp, #8
   32a90:	ldr	r1, [r0, #100]	; 0x64
   32a94:	cmp	r1, #0
   32a98:	beq	32af4 <fputs@plt+0x2170c>
   32a9c:	ldr	r2, [r0]
   32aa0:	ldr	r0, [r2, #20]
   32aa4:	cmp	r0, #1
   32aa8:	poplt	{r4, sl, fp, pc}
   32aac:	ldr	r2, [r2, #16]
   32ab0:	mov	r3, #0
   32ab4:	mov	ip, #1
   32ab8:	add	lr, r2, #4
   32abc:	cmp	r3, #1
   32ac0:	tstne	r1, ip, lsl r3
   32ac4:	bne	32ad8 <fputs@plt+0x216f0>
   32ac8:	add	r3, r3, #1
   32acc:	cmp	r0, r3
   32ad0:	bne	32abc <fputs@plt+0x216d4>
   32ad4:	b	32af4 <fputs@plt+0x2170c>
   32ad8:	ldr	r2, [lr, r3, lsl #4]
   32adc:	cmp	r2, #0
   32ae0:	beq	32ac8 <fputs@plt+0x216e0>
   32ae4:	ldr	r4, [r2]
   32ae8:	ldr	r2, [r2, #4]
   32aec:	str	r4, [r2, #4]
   32af0:	b	32ac8 <fputs@plt+0x216e0>
   32af4:	pop	{r4, sl, fp, pc}
   32af8:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   32afc:	add	fp, sp, #24
   32b00:	mov	r4, r0
   32b04:	movw	r0, #35612	; 0x8b1c
   32b08:	mov	r8, r1
   32b0c:	movt	r0, #10
   32b10:	ldr	r0, [r0]
   32b14:	cmp	r0, #0
   32b18:	beq	32b20 <fputs@plt+0x21738>
   32b1c:	blx	r0
   32b20:	ldr	r1, [r4, #20]
   32b24:	cmp	r1, #1
   32b28:	blt	32b5c <fputs@plt+0x21774>
   32b2c:	ldr	r0, [r4, #16]
   32b30:	mov	r2, r1
   32b34:	add	r0, r0, #4
   32b38:	ldr	r3, [r0]
   32b3c:	cmp	r3, #0
   32b40:	beq	32b50 <fputs@plt+0x21768>
   32b44:	ldr	r7, [r3]
   32b48:	ldr	r3, [r3, #4]
   32b4c:	str	r7, [r3, #4]
   32b50:	add	r0, r0, #16
   32b54:	subs	r2, r2, #1
   32b58:	bne	32b38 <fputs@plt+0x21750>
   32b5c:	ldrb	r0, [r4, #24]
   32b60:	mov	r9, #1
   32b64:	tst	r0, #2
   32b68:	beq	32b78 <fputs@plt+0x21790>
   32b6c:	ldrb	r9, [r4, #149]	; 0x95
   32b70:	cmp	r9, #0
   32b74:	movwne	r9, #1
   32b78:	cmp	r1, #1
   32b7c:	blt	32bc8 <fputs@plt+0x217e0>
   32b80:	mov	r5, #0
   32b84:	mov	r7, #0
   32b88:	ldr	r0, [r4, #16]
   32b8c:	add	r0, r0, r5, lsl #4
   32b90:	ldr	r0, [r0, #4]
   32b94:	cmp	r0, #0
   32b98:	beq	32bb8 <fputs@plt+0x217d0>
   32b9c:	ldrb	r6, [r0, #8]
   32ba0:	mov	r1, r8
   32ba4:	mov	r2, r9
   32ba8:	bl	19588 <fputs@plt+0x81a0>
   32bac:	ldr	r1, [r4, #20]
   32bb0:	cmp	r6, #2
   32bb4:	movweq	r7, #1
   32bb8:	add	r5, r5, #1
   32bbc:	cmp	r5, r1
   32bc0:	blt	32b88 <fputs@plt+0x217a0>
   32bc4:	b	32bcc <fputs@plt+0x217e4>
   32bc8:	mov	r7, #0
   32bcc:	mov	r0, r4
   32bd0:	mov	r1, #68	; 0x44
   32bd4:	bl	33490 <fputs@plt+0x220a8>
   32bd8:	movw	r0, #35616	; 0x8b20
   32bdc:	movt	r0, #10
   32be0:	ldr	r0, [r0]
   32be4:	cmp	r0, #0
   32be8:	beq	32bf0 <fputs@plt+0x21808>
   32bec:	blx	r0
   32bf0:	ldr	r0, [r4, #24]
   32bf4:	tst	r0, #2
   32bf8:	beq	32c34 <fputs@plt+0x2184c>
   32bfc:	ldrb	r1, [r4, #149]	; 0x95
   32c00:	cmp	r1, #0
   32c04:	bne	32c34 <fputs@plt+0x2184c>
   32c08:	ldr	r0, [r4, #4]
   32c0c:	cmp	r0, #0
   32c10:	beq	32c28 <fputs@plt+0x21840>
   32c14:	ldrb	r1, [r0, #87]	; 0x57
   32c18:	orr	r1, r1, #1
   32c1c:	strb	r1, [r0, #87]	; 0x57
   32c20:	ldr	r0, [r0, #52]	; 0x34
   32c24:	b	32c0c <fputs@plt+0x21824>
   32c28:	mov	r0, r4
   32c2c:	bl	18a64 <fputs@plt+0x767c>
   32c30:	ldr	r0, [r4, #24]
   32c34:	vmov.i32	q8, #0	; 0x00000000
   32c38:	bic	r0, r0, #16777216	; 0x1000000
   32c3c:	str	r0, [r4, #24]
   32c40:	add	r0, r4, #440	; 0x1b8
   32c44:	vst1.64	{d16-d17}, [r0]
   32c48:	ldr	r1, [r4, #208]	; 0xd0
   32c4c:	cmp	r1, #0
   32c50:	beq	32c74 <fputs@plt+0x2188c>
   32c54:	cmp	r7, #0
   32c58:	bne	32c68 <fputs@plt+0x21880>
   32c5c:	ldrb	r0, [r4, #67]	; 0x43
   32c60:	cmp	r0, #0
   32c64:	popne	{r4, r5, r6, r7, r8, r9, fp, pc}
   32c68:	ldr	r0, [r4, #204]	; 0xcc
   32c6c:	pop	{r4, r5, r6, r7, r8, r9, fp, lr}
   32c70:	bx	r1
   32c74:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   32c78:	push	{r4, sl, fp, lr}
   32c7c:	add	fp, sp, #8
   32c80:	ldr	r1, [r0, #424]	; 0x1a8
   32c84:	mov	r4, r0
   32c88:	cmp	r1, #0
   32c8c:	beq	32ca8 <fputs@plt+0x218c0>
   32c90:	ldr	r0, [r1, #24]
   32c94:	str	r0, [r4, #424]	; 0x1a8
   32c98:	mov	r0, r4
   32c9c:	bl	13dc4 <fputs@plt+0x29dc>
   32ca0:	ldr	r1, [r4, #424]	; 0x1a8
   32ca4:	b	32c88 <fputs@plt+0x218a0>
   32ca8:	mov	r0, #0
   32cac:	str	r0, [r4, #432]	; 0x1b0
   32cb0:	str	r0, [r4, #436]	; 0x1b4
   32cb4:	strb	r0, [r4, #75]	; 0x4b
   32cb8:	pop	{r4, sl, fp, pc}
   32cbc:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   32cc0:	add	fp, sp, #28
   32cc4:	sub	sp, sp, #4
   32cc8:	ldr	r4, [r0]
   32ccc:	mov	r9, r1
   32cd0:	mov	r7, #0
   32cd4:	ldr	r1, [r4, #436]	; 0x1b4
   32cd8:	cmp	r1, #0
   32cdc:	beq	32de4 <fputs@plt+0x219fc>
   32ce0:	mov	r8, r0
   32ce4:	ldr	r0, [r0, #104]	; 0x68
   32ce8:	cmp	r0, #0
   32cec:	beq	32de4 <fputs@plt+0x219fc>
   32cf0:	sub	sl, r0, #1
   32cf4:	ldr	r0, [r4, #20]
   32cf8:	cmp	r0, #0
   32cfc:	ble	32d84 <fputs@plt+0x2199c>
   32d00:	mov	r7, #0
   32d04:	mov	r5, #0
   32d08:	ldr	r1, [r4, #16]
   32d0c:	add	r1, r1, r5, lsl #4
   32d10:	ldr	r6, [r1, #4]
   32d14:	cmp	r6, #0
   32d18:	beq	32d58 <fputs@plt+0x21970>
   32d1c:	cmp	r9, #2
   32d20:	bne	32d3c <fputs@plt+0x21954>
   32d24:	mov	r0, r6
   32d28:	mov	r1, #2
   32d2c:	mov	r2, sl
   32d30:	bl	3365c <fputs@plt+0x22274>
   32d34:	cmp	r0, #0
   32d38:	bne	32d4c <fputs@plt+0x21964>
   32d3c:	mov	r0, r6
   32d40:	mov	r1, #1
   32d44:	mov	r2, sl
   32d48:	bl	3365c <fputs@plt+0x22274>
   32d4c:	cmp	r7, #0
   32d50:	moveq	r7, r0
   32d54:	ldr	r0, [r4, #20]
   32d58:	add	r5, r5, #1
   32d5c:	cmp	r5, r0
   32d60:	blt	32d08 <fputs@plt+0x21920>
   32d64:	ldr	r0, [r4, #436]	; 0x1b4
   32d68:	cmp	r7, #0
   32d6c:	sub	r0, r0, #1
   32d70:	str	r0, [r4, #436]	; 0x1b4
   32d74:	mov	r0, #0
   32d78:	str	r0, [r8, #104]	; 0x68
   32d7c:	bne	32dcc <fputs@plt+0x219e4>
   32d80:	b	32d94 <fputs@plt+0x219ac>
   32d84:	sub	r0, r1, #1
   32d88:	str	r0, [r4, #436]	; 0x1b4
   32d8c:	mov	r0, #0
   32d90:	str	r0, [r8, #104]	; 0x68
   32d94:	cmp	r9, #2
   32d98:	bne	32db8 <fputs@plt+0x219d0>
   32d9c:	mov	r0, r4
   32da0:	mov	r1, #2
   32da4:	mov	r2, sl
   32da8:	bl	336d8 <fputs@plt+0x222f0>
   32dac:	mov	r7, r0
   32db0:	cmp	r0, #0
   32db4:	bne	32dd4 <fputs@plt+0x219ec>
   32db8:	mov	r0, r4
   32dbc:	mov	r1, #1
   32dc0:	mov	r2, sl
   32dc4:	bl	336d8 <fputs@plt+0x222f0>
   32dc8:	mov	r7, r0
   32dcc:	cmp	r9, #2
   32dd0:	bne	32de4 <fputs@plt+0x219fc>
   32dd4:	add	r0, r8, #152	; 0x98
   32dd8:	vld1.64	{d16-d17}, [r0]
   32ddc:	add	r0, r4, #440	; 0x1b8
   32de0:	vst1.64	{d16-d17}, [r0]
   32de4:	mov	r0, r7
   32de8:	sub	sp, fp, #28
   32dec:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   32df0:	push	{r4, r5, r6, sl, fp, lr}
   32df4:	add	fp, sp, #16
   32df8:	ldr	r5, [r0]
   32dfc:	mov	r4, r0
   32e00:	mov	r0, r5
   32e04:	bl	32e8c <fputs@plt+0x21aa4>
   32e08:	ldr	r0, [r4, #20]
   32e0c:	mov	r6, #0
   32e10:	str	r0, [r5, #200]	; 0xc8
   32e14:	ldr	r0, [r4, #60]	; 0x3c
   32e18:	str	r0, [r5, #196]	; 0xc4
   32e1c:	ldr	r0, [r4, #8]
   32e20:	str	r0, [r5, #4]
   32e24:	ldr	r0, [r4, #52]	; 0x34
   32e28:	str	r0, [r5, #32]
   32e2c:	ldr	r0, [r4, #16]
   32e30:	str	r0, [r5, #8]
   32e34:	ldr	r0, [r4, #56]	; 0x38
   32e38:	str	r0, [r5, #28]
   32e3c:	ldr	r0, [r4, #24]
   32e40:	str	r0, [r5, #56]	; 0x38
   32e44:	ldr	r0, [r4, #44]	; 0x2c
   32e48:	str	r0, [r5, #36]	; 0x24
   32e4c:	ldr	r0, [r5]
   32e50:	ldrd	r2, [r4, #32]
   32e54:	strd	r2, [r0, #32]
   32e58:	mvn	r2, #0
   32e5c:	mov	r3, #0
   32e60:	ldr	r1, [r4, #72]	; 0x48
   32e64:	str	r1, [r5, #92]	; 0x5c
   32e68:	ldr	r1, [r4, #76]	; 0x4c
   32e6c:	str	r1, [r0, #84]	; 0x54
   32e70:	add	r1, r5, #204	; 0xcc
   32e74:	bl	32ef0 <fputs@plt+0x21b08>
   32e78:	ldr	r0, [r4, #40]	; 0x28
   32e7c:	str	r0, [r5, #204]	; 0xcc
   32e80:	str	r6, [r4, #40]	; 0x28
   32e84:	ldr	r0, [r4, #48]	; 0x30
   32e88:	pop	{r4, r5, r6, sl, fp, pc}
   32e8c:	push	{r4, r5, r6, sl, fp, lr}
   32e90:	add	fp, sp, #16
   32e94:	ldr	r1, [r0, #56]	; 0x38
   32e98:	cmp	r1, #0
   32e9c:	beq	32eec <fputs@plt+0x21b04>
   32ea0:	mov	r4, r0
   32ea4:	ldr	r0, [r0, #36]	; 0x24
   32ea8:	cmp	r0, #1
   32eac:	blt	32eec <fputs@plt+0x21b04>
   32eb0:	mov	r5, #0
   32eb4:	mov	r6, #0
   32eb8:	ldr	r1, [r1, r6, lsl #2]
   32ebc:	cmp	r1, #0
   32ec0:	beq	32ed8 <fputs@plt+0x21af0>
   32ec4:	mov	r0, r4
   32ec8:	bl	32f80 <fputs@plt+0x21b98>
   32ecc:	ldr	r0, [r4, #56]	; 0x38
   32ed0:	str	r5, [r0, r6, lsl #2]
   32ed4:	ldr	r0, [r4, #36]	; 0x24
   32ed8:	add	r6, r6, #1
   32edc:	cmp	r6, r0
   32ee0:	bge	32eec <fputs@plt+0x21b04>
   32ee4:	ldr	r1, [r4, #56]	; 0x38
   32ee8:	b	32eb8 <fputs@plt+0x21ad0>
   32eec:	pop	{r4, r5, r6, sl, fp, pc}
   32ef0:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   32ef4:	add	fp, sp, #24
   32ef8:	ldr	r4, [r1]
   32efc:	cmp	r4, #0
   32f00:	beq	32f7c <fputs@plt+0x21b94>
   32f04:	mov	r8, r3
   32f08:	mov	r5, r2
   32f0c:	mov	r7, r1
   32f10:	mov	r6, r0
   32f14:	mov	r9, #1
   32f18:	cmp	r5, #0
   32f1c:	bmi	32f48 <fputs@plt+0x21b60>
   32f20:	ldr	r0, [r4]
   32f24:	cmp	r0, r5
   32f28:	bne	32f40 <fputs@plt+0x21b58>
   32f2c:	ldr	r0, [r4, #4]
   32f30:	cmp	r0, #31
   32f34:	bgt	32f48 <fputs@plt+0x21b60>
   32f38:	tst	r8, r9, lsl r0
   32f3c:	beq	32f48 <fputs@plt+0x21b60>
   32f40:	add	r7, r4, #16
   32f44:	b	32f70 <fputs@plt+0x21b88>
   32f48:	ldr	r1, [r4, #12]
   32f4c:	cmp	r1, #0
   32f50:	beq	32f5c <fputs@plt+0x21b74>
   32f54:	ldr	r0, [r4, #8]
   32f58:	blx	r1
   32f5c:	ldr	r0, [r4, #16]
   32f60:	mov	r1, r4
   32f64:	str	r0, [r7]
   32f68:	mov	r0, r6
   32f6c:	bl	13dc4 <fputs@plt+0x29dc>
   32f70:	ldr	r4, [r7]
   32f74:	cmp	r4, #0
   32f78:	bne	32f18 <fputs@plt+0x21b30>
   32f7c:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   32f80:	push	{r4, r5, r6, sl, fp, lr}
   32f84:	add	fp, sp, #16
   32f88:	cmp	r1, #0
   32f8c:	beq	32fe8 <fputs@plt+0x21c00>
   32f90:	mov	r4, r1
   32f94:	ldrb	r1, [r1]
   32f98:	cmp	r1, #0
   32f9c:	beq	32fec <fputs@plt+0x21c04>
   32fa0:	cmp	r1, #2
   32fa4:	beq	33000 <fputs@plt+0x21c18>
   32fa8:	cmp	r1, #1
   32fac:	popne	{r4, r5, r6, sl, fp, pc}
   32fb0:	ldr	r5, [r4, #16]
   32fb4:	cmp	r5, #0
   32fb8:	beq	32fe8 <fputs@plt+0x21c00>
   32fbc:	ldr	r6, [r0]
   32fc0:	mov	r1, r5
   32fc4:	mov	r0, r6
   32fc8:	bl	33248 <fputs@plt+0x21e60>
   32fcc:	ldr	r0, [r5, #40]	; 0x28
   32fd0:	bl	144bc <fputs@plt+0x30d4>
   32fd4:	mov	r0, r6
   32fd8:	mov	r1, r5
   32fdc:	bl	13dc4 <fputs@plt+0x29dc>
   32fe0:	mov	r0, #0
   32fe4:	str	r0, [r4, #16]
   32fe8:	pop	{r4, r5, r6, sl, fp, pc}
   32fec:	ldr	r0, [r4, #20]
   32ff0:	cmp	r0, #0
   32ff4:	beq	33020 <fputs@plt+0x21c38>
   32ff8:	pop	{r4, r5, r6, sl, fp, lr}
   32ffc:	b	3302c <fputs@plt+0x21c44>
   33000:	ldr	r0, [r4, #16]
   33004:	ldr	r1, [r0]
   33008:	ldm	r1, {r2, r3}
   3300c:	sub	r3, r3, #1
   33010:	str	r3, [r1, #4]
   33014:	ldr	r1, [r2, #28]
   33018:	pop	{r4, r5, r6, sl, fp, lr}
   3301c:	bx	r1
   33020:	ldr	r0, [r4, #16]
   33024:	pop	{r4, r5, r6, sl, fp, lr}
   33028:	b	33158 <fputs@plt+0x21d70>
   3302c:	push	{r4, r5, r6, sl, fp, lr}
   33030:	add	fp, sp, #16
   33034:	mov	r4, r0
   33038:	ldr	r0, [r0]
   3303c:	ldr	r5, [r4, #4]
   33040:	str	r0, [r5, #4]
   33044:	ldr	r0, [r5, #8]
   33048:	cmp	r0, #0
   3304c:	beq	3306c <fputs@plt+0x21c84>
   33050:	ldr	r1, [r0]
   33054:	ldr	r6, [r0, #8]
   33058:	cmp	r1, r4
   3305c:	bleq	33158 <fputs@plt+0x21d70>
   33060:	cmp	r6, #0
   33064:	mov	r0, r6
   33068:	bne	33050 <fputs@plt+0x21c68>
   3306c:	mov	r0, r4
   33070:	mov	r1, #0
   33074:	mov	r2, #0
   33078:	bl	19588 <fputs@plt+0x81a0>
   3307c:	ldrb	r0, [r4, #9]
   33080:	cmp	r0, #0
   33084:	beq	330d8 <fputs@plt+0x21cf0>
   33088:	ldr	r0, [r5, #64]	; 0x40
   3308c:	subs	r0, r0, #1
   33090:	str	r0, [r5, #64]	; 0x40
   33094:	bgt	33130 <fputs@plt+0x21d48>
   33098:	movw	r0, #35308	; 0x89ec
   3309c:	movt	r0, #10
   330a0:	ldr	r1, [r0]
   330a4:	cmp	r1, r5
   330a8:	beq	330d0 <fputs@plt+0x21ce8>
   330ac:	cmp	r1, #0
   330b0:	beq	330d8 <fputs@plt+0x21cf0>
   330b4:	mov	r0, r1
   330b8:	ldr	r1, [r1, #68]	; 0x44
   330bc:	cmp	r1, r5
   330c0:	bne	330ac <fputs@plt+0x21cc4>
   330c4:	ldr	r1, [r5, #68]	; 0x44
   330c8:	str	r1, [r0, #68]	; 0x44
   330cc:	b	330d8 <fputs@plt+0x21cf0>
   330d0:	ldr	r1, [r5, #68]	; 0x44
   330d4:	str	r1, [r0]
   330d8:	ldr	r0, [r5]
   330dc:	bl	27084 <fputs@plt+0x15c9c>
   330e0:	ldr	r1, [r5, #52]	; 0x34
   330e4:	cmp	r1, #0
   330e8:	beq	330fc <fputs@plt+0x21d14>
   330ec:	ldr	r0, [r5, #48]	; 0x30
   330f0:	cmp	r0, #0
   330f4:	beq	330fc <fputs@plt+0x21d14>
   330f8:	blx	r1
   330fc:	ldr	r0, [r5, #48]	; 0x30
   33100:	cmp	r0, #0
   33104:	blne	144bc <fputs@plt+0x30d4>
   33108:	ldr	r0, [r5, #80]	; 0x50
   3310c:	cmp	r0, #0
   33110:	beq	33128 <fputs@plt+0x21d40>
   33114:	sub	r0, r0, #4
   33118:	str	r0, [r5, #80]	; 0x50
   3311c:	bl	2a638 <fputs@plt+0x19250>
   33120:	mov	r0, #0
   33124:	str	r0, [r5, #80]	; 0x50
   33128:	mov	r0, r5
   3312c:	bl	144bc <fputs@plt+0x30d4>
   33130:	ldr	r0, [r4, #28]
   33134:	cmp	r0, #0
   33138:	ldrne	r1, [r4, #24]
   3313c:	strne	r1, [r0, #24]
   33140:	ldr	r1, [r4, #24]
   33144:	cmp	r1, #0
   33148:	strne	r0, [r1, #28]
   3314c:	mov	r0, r4
   33150:	pop	{r4, r5, r6, sl, fp, lr}
   33154:	b	144bc <fputs@plt+0x30d4>
   33158:	push	{r4, r5, r6, sl, fp, lr}
   3315c:	add	fp, sp, #16
   33160:	mov	r4, r0
   33164:	ldr	r0, [r0]
   33168:	cmp	r0, #0
   3316c:	beq	331bc <fputs@plt+0x21dd4>
   33170:	ldr	r1, [r0]
   33174:	ldr	r0, [r0, #4]
   33178:	ldr	r5, [r4, #4]
   3317c:	str	r1, [r0, #4]
   33180:	ldr	r0, [r4, #48]	; 0x30
   33184:	bl	144bc <fputs@plt+0x30d4>
   33188:	mov	r0, #0
   3318c:	strb	r0, [r4, #66]	; 0x42
   33190:	str	r0, [r4, #48]	; 0x30
   33194:	ldr	r0, [r5, #8]
   33198:	cmp	r0, r4
   3319c:	beq	331c0 <fputs@plt+0x21dd8>
   331a0:	ldr	r1, [r0, #8]
   331a4:	cmp	r1, r4
   331a8:	beq	331cc <fputs@plt+0x21de4>
   331ac:	cmp	r1, #0
   331b0:	mov	r0, r1
   331b4:	bne	331a0 <fputs@plt+0x21db8>
   331b8:	b	331d4 <fputs@plt+0x21dec>
   331bc:	pop	{r4, r5, r6, sl, fp, pc}
   331c0:	ldr	r0, [r4, #8]
   331c4:	str	r0, [r5, #8]
   331c8:	b	331d4 <fputs@plt+0x21dec>
   331cc:	ldr	r1, [r4, #8]
   331d0:	str	r1, [r0, #8]
   331d4:	ldrsb	r0, [r4, #68]	; 0x44
   331d8:	cmp	r0, #0
   331dc:	bmi	33214 <fputs@plt+0x21e2c>
   331e0:	mov	r6, #30
   331e4:	ldr	r1, [r4, r6, lsl #2]
   331e8:	cmp	r1, #0
   331ec:	beq	331fc <fputs@plt+0x21e14>
   331f0:	ldr	r0, [r1, #72]	; 0x48
   331f4:	bl	2de80 <fputs@plt+0x1ca98>
   331f8:	ldrb	r0, [r4, #68]	; 0x44
   331fc:	sxtb	r2, r0
   33200:	sub	r3, r6, #30
   33204:	add	r1, r6, #1
   33208:	mov	r6, r1
   3320c:	cmp	r3, r2
   33210:	blt	331e4 <fputs@plt+0x21dfc>
   33214:	ldrb	r0, [r5, #20]
   33218:	cmp	r0, #0
   3321c:	bne	3323c <fputs@plt+0x21e54>
   33220:	ldr	r0, [r5, #12]
   33224:	cmp	r0, #0
   33228:	beq	3323c <fputs@plt+0x21e54>
   3322c:	mov	r1, #0
   33230:	str	r1, [r5, #12]
   33234:	ldr	r0, [r0, #72]	; 0x48
   33238:	bl	2de80 <fputs@plt+0x1ca98>
   3323c:	ldr	r0, [r4, #12]
   33240:	pop	{r4, r5, r6, sl, fp, lr}
   33244:	b	144bc <fputs@plt+0x30d4>
   33248:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   3324c:	add	fp, sp, #28
   33250:	sub	sp, sp, #4
   33254:	mov	r9, r0
   33258:	ldr	r0, [r1, #20]
   3325c:	mov	sl, r1
   33260:	bl	33394 <fputs@plt+0x21fac>
   33264:	mov	r8, #0
   33268:	str	r8, [sl, #20]
   3326c:	ldrb	r0, [sl, #59]	; 0x3b
   33270:	cmp	r0, #0
   33274:	beq	33338 <fputs@plt+0x21f50>
   33278:	mov	r5, #0
   3327c:	add	r0, r5, r5, lsl #3
   33280:	add	r4, sl, r0, lsl #3
   33284:	mov	r0, r9
   33288:	ldr	r1, [r4, #76]	; 0x4c
   3328c:	bl	13dc4 <fputs@plt+0x29dc>
   33290:	ldr	r0, [r4, #80]	; 0x50
   33294:	cmp	r0, #0
   33298:	beq	332b0 <fputs@plt+0x21ec8>
   3329c:	ldr	r6, [r0, #4]
   332a0:	bl	144bc <fputs@plt+0x30d4>
   332a4:	cmp	r6, #0
   332a8:	mov	r0, r6
   332ac:	bne	3329c <fputs@plt+0x21eb4>
   332b0:	ldr	r6, [r4, #104]	; 0x68
   332b4:	cmp	r6, #0
   332b8:	beq	332e0 <fputs@plt+0x21ef8>
   332bc:	ldr	r0, [r6]
   332c0:	cmp	r0, #0
   332c4:	beq	332d8 <fputs@plt+0x21ef0>
   332c8:	ldr	r1, [r0, #4]
   332cc:	mov	r0, r6
   332d0:	blx	r1
   332d4:	str	r8, [r6]
   332d8:	mov	r0, r6
   332dc:	bl	144bc <fputs@plt+0x30d4>
   332e0:	ldr	r7, [r4, #120]	; 0x78
   332e4:	add	r6, r4, #64	; 0x40
   332e8:	cmp	r7, #0
   332ec:	beq	33314 <fputs@plt+0x21f2c>
   332f0:	ldr	r0, [r7]
   332f4:	cmp	r0, #0
   332f8:	beq	3330c <fputs@plt+0x21f24>
   332fc:	ldr	r1, [r0, #4]
   33300:	mov	r0, r7
   33304:	blx	r1
   33308:	str	r8, [r7]
   3330c:	mov	r0, r7
   33310:	bl	144bc <fputs@plt+0x30d4>
   33314:	mov	r0, r6
   33318:	mov	r1, #0
   3331c:	mov	r2, #72	; 0x48
   33320:	bl	1119c <memset@plt>
   33324:	str	sl, [r4, #72]	; 0x48
   33328:	add	r5, r5, #1
   3332c:	ldrb	r0, [sl, #59]	; 0x3b
   33330:	cmp	r5, r0
   33334:	bcc	3327c <fputs@plt+0x21e94>
   33338:	ldr	r0, [sl, #40]	; 0x28
   3333c:	cmp	r0, #0
   33340:	bne	33364 <fputs@plt+0x21f7c>
   33344:	ldr	r0, [sl, #36]	; 0x24
   33348:	cmp	r0, #0
   3334c:	beq	33364 <fputs@plt+0x21f7c>
   33350:	ldr	r4, [r0, #4]
   33354:	bl	144bc <fputs@plt+0x30d4>
   33358:	cmp	r4, #0
   3335c:	mov	r0, r4
   33360:	bne	33350 <fputs@plt+0x21f68>
   33364:	mov	r4, #0
   33368:	mov	r0, r9
   3336c:	strb	r4, [sl, #56]	; 0x38
   33370:	str	r4, [sl, #36]	; 0x24
   33374:	str	r4, [sl, #44]	; 0x2c
   33378:	str	r4, [sl, #48]	; 0x30
   3337c:	str	r4, [sl, #8]
   33380:	ldr	r1, [sl, #32]
   33384:	bl	13dc4 <fputs@plt+0x29dc>
   33388:	str	r4, [sl, #32]
   3338c:	sub	sp, fp, #28
   33390:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   33394:	push	{r4, r5, r6, sl, fp, lr}
   33398:	add	fp, sp, #16
   3339c:	mov	r4, r0
   333a0:	cmp	r0, #0
   333a4:	beq	333dc <fputs@plt+0x21ff4>
   333a8:	ldr	r0, [r4]
   333ac:	cmp	r0, #1
   333b0:	blt	333dc <fputs@plt+0x21ff4>
   333b4:	mov	r5, #0
   333b8:	mov	r6, #0
   333bc:	ldr	r0, [r4, #12]
   333c0:	add	r0, r0, r5
   333c4:	bl	333e8 <fputs@plt+0x22000>
   333c8:	ldr	r0, [r4]
   333cc:	add	r6, r6, #1
   333d0:	add	r5, r5, #56	; 0x38
   333d4:	cmp	r6, r0
   333d8:	blt	333bc <fputs@plt+0x21fd4>
   333dc:	mov	r0, r4
   333e0:	pop	{r4, r5, r6, sl, fp, lr}
   333e4:	b	144bc <fputs@plt+0x30d4>
   333e8:	push	{r4, sl, fp, lr}
   333ec:	add	fp, sp, #8
   333f0:	sub	sp, sp, #8
   333f4:	mov	r4, r0
   333f8:	ldr	r0, [r0, #28]
   333fc:	bl	144bc <fputs@plt+0x30d4>
   33400:	ldr	r0, [r4, #36]	; 0x24
   33404:	bl	144bc <fputs@plt+0x30d4>
   33408:	ldr	r1, [r4, #44]	; 0x2c
   3340c:	cmp	r1, #0
   33410:	beq	33430 <fputs@plt+0x22048>
   33414:	ldr	r0, [r4, #24]
   33418:	mov	r3, #0
   3341c:	ldr	r2, [r0]
   33420:	ldr	ip, [r2, #72]	; 0x48
   33424:	mov	r2, #0
   33428:	str	r1, [sp]
   3342c:	blx	ip
   33430:	ldr	r0, [r4, #48]	; 0x30
   33434:	bl	33468 <fputs@plt+0x22080>
   33438:	vmov.i32	q8, #0	; 0x00000000
   3343c:	add	r1, r4, #32
   33440:	mov	r0, #0
   33444:	str	r0, [r4, #48]	; 0x30
   33448:	vst1.64	{d16-d17}, [r1]
   3344c:	add	r1, r4, #16
   33450:	vst1.64	{d16-d17}, [r1]
   33454:	mov	r1, #52	; 0x34
   33458:	vst1.64	{d16-d17}, [r4], r1
   3345c:	str	r0, [r4]
   33460:	sub	sp, fp, #8
   33464:	pop	{r4, sl, fp, pc}
   33468:	cmp	r0, #0
   3346c:	bxeq	lr
   33470:	push	{r4, sl, fp, lr}
   33474:	add	fp, sp, #8
   33478:	mov	r4, r0
   3347c:	ldr	r0, [r0, #4]
   33480:	bl	33394 <fputs@plt+0x21fac>
   33484:	mov	r0, r4
   33488:	pop	{r4, sl, fp, lr}
   3348c:	b	144bc <fputs@plt+0x30d4>
   33490:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   33494:	add	fp, sp, #24
   33498:	ldr	r5, [r0, #340]	; 0x154
   3349c:	cmp	r5, #0
   334a0:	beq	33514 <fputs@plt+0x2212c>
   334a4:	mov	r8, #0
   334a8:	mov	r4, r0
   334ac:	str	r8, [r0, #340]	; 0x154
   334b0:	ldr	r0, [r0, #316]	; 0x13c
   334b4:	cmp	r0, #1
   334b8:	blt	33504 <fputs@plt+0x2211c>
   334bc:	mov	r9, r1
   334c0:	mov	r6, #0
   334c4:	ldr	r7, [r5, r6, lsl #2]
   334c8:	ldr	r0, [r7, #8]
   334cc:	cmp	r0, #0
   334d0:	beq	334e8 <fputs@plt+0x22100>
   334d4:	ldr	r1, [r0]
   334d8:	ldr	r1, [r1, r9]
   334dc:	cmp	r1, #0
   334e0:	beq	334e8 <fputs@plt+0x22100>
   334e4:	blx	r1
   334e8:	mov	r0, r7
   334ec:	str	r8, [r7, #20]
   334f0:	bl	31cf0 <fputs@plt+0x20908>
   334f4:	ldr	r0, [r4, #316]	; 0x13c
   334f8:	add	r6, r6, #1
   334fc:	cmp	r6, r0
   33500:	blt	334c4 <fputs@plt+0x220dc>
   33504:	mov	r0, r4
   33508:	mov	r1, r5
   3350c:	bl	13dc4 <fputs@plt+0x29dc>
   33510:	str	r8, [r4, #316]	; 0x13c
   33514:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   33518:	sub	sp, sp, #8
   3351c:	push	{r4, r5, fp, lr}
   33520:	add	fp, sp, #8
   33524:	sub	sp, sp, #8
   33528:	mov	r5, r0
   3352c:	str	r2, [fp, #8]
   33530:	str	r3, [fp, #12]
   33534:	mov	r4, r1
   33538:	ldr	r0, [r0]
   3353c:	ldr	r1, [r5, #44]	; 0x2c
   33540:	bl	13dc4 <fputs@plt+0x29dc>
   33544:	add	r2, fp, #8
   33548:	mov	r1, r4
   3354c:	str	r2, [sp, #4]
   33550:	ldr	r0, [r5]
   33554:	bl	26028 <fputs@plt+0x14c40>
   33558:	str	r0, [r5, #44]	; 0x2c
   3355c:	sub	sp, fp, #8
   33560:	pop	{r4, r5, fp, lr}
   33564:	add	sp, sp, #8
   33568:	bx	lr
   3356c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   33570:	add	fp, sp, #28
   33574:	sub	sp, sp, #4
   33578:	ldr	r6, [r0, #4]
   3357c:	mov	r9, r1
   33580:	mov	r4, r0
   33584:	mov	r7, r3
   33588:	mov	r8, r2
   3358c:	asr	r1, r6, #31
   33590:	mov	r0, r6
   33594:	bl	1438c <fputs@plt+0x2fa4>
   33598:	cmp	r0, #0
   3359c:	beq	335f0 <fputs@plt+0x22208>
   335a0:	ldr	sl, [fp, #8]
   335a4:	mov	r1, #0
   335a8:	mov	r2, r6
   335ac:	mov	r5, r0
   335b0:	bl	1119c <memset@plt>
   335b4:	movw	r0, #32639	; 0x7f7f
   335b8:	ldr	r6, [r4, #24]
   335bc:	mov	r1, r9
   335c0:	mov	r2, r5
   335c4:	str	sl, [sp]
   335c8:	movt	r0, #8
   335cc:	and	r3, r7, r0
   335d0:	mov	r0, r4
   335d4:	blx	r6
   335d8:	cmp	r0, #0
   335dc:	beq	335f8 <fputs@plt+0x22210>
   335e0:	mov	r4, r0
   335e4:	mov	r0, r5
   335e8:	bl	144bc <fputs@plt+0x30d4>
   335ec:	b	33600 <fputs@plt+0x22218>
   335f0:	mov	r4, #7
   335f4:	b	33600 <fputs@plt+0x22218>
   335f8:	mov	r4, #0
   335fc:	str	r5, [r8]
   33600:	mov	r0, r4
   33604:	sub	sp, fp, #28
   33608:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3360c:	push	{r4, r5, r6, sl, fp, lr}
   33610:	add	fp, sp, #16
   33614:	mov	r5, r0
   33618:	ldr	r0, [r1, #8]
   3361c:	cmp	r0, #0
   33620:	beq	33658 <fputs@plt+0x22270>
   33624:	ldr	r6, [r5]
   33628:	mov	r4, r1
   3362c:	ldr	r1, [r5, #44]	; 0x2c
   33630:	mov	r0, r6
   33634:	bl	13dc4 <fputs@plt+0x29dc>
   33638:	ldr	r1, [r4, #8]
   3363c:	mov	r0, r6
   33640:	bl	1b71c <fputs@plt+0xa334>
   33644:	str	r0, [r5, #44]	; 0x2c
   33648:	ldr	r0, [r4, #8]
   3364c:	bl	144bc <fputs@plt+0x30d4>
   33650:	mov	r0, #0
   33654:	str	r0, [r4, #8]
   33658:	pop	{r4, r5, r6, sl, fp, pc}
   3365c:	push	{r4, r5, fp, lr}
   33660:	add	fp, sp, #8
   33664:	mov	r5, r2
   33668:	mov	r2, r0
   3366c:	mov	r0, #0
   33670:	cmp	r2, #0
   33674:	beq	336d4 <fputs@plt+0x222ec>
   33678:	ldrb	r3, [r2, #8]
   3367c:	cmp	r3, #2
   33680:	bne	336d4 <fputs@plt+0x222ec>
   33684:	ldm	r2, {r0, r4}
   33688:	mov	r2, r5
   3368c:	str	r0, [r4, #4]
   33690:	ldr	r0, [r4]
   33694:	bl	2c8b8 <fputs@plt+0x1b4d0>
   33698:	cmp	r0, #0
   3369c:	popne	{r4, r5, fp, pc}
   336a0:	cmn	r5, #1
   336a4:	bgt	336b8 <fputs@plt+0x222d0>
   336a8:	ldrb	r0, [r4, #22]
   336ac:	tst	r0, #8
   336b0:	movne	r0, #0
   336b4:	strne	r0, [r4, #44]	; 0x2c
   336b8:	mov	r0, r4
   336bc:	bl	2e53c <fputs@plt+0x1d154>
   336c0:	ldr	r1, [r4, #12]
   336c4:	ldr	r1, [r1, #56]	; 0x38
   336c8:	ldr	r1, [r1, #28]
   336cc:	rev	r1, r1
   336d0:	str	r1, [r4, #44]	; 0x2c
   336d4:	pop	{r4, r5, fp, pc}
   336d8:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   336dc:	add	fp, sp, #24
   336e0:	mov	r6, r0
   336e4:	ldr	r0, [r0, #340]	; 0x154
   336e8:	cmp	r0, #0
   336ec:	beq	33790 <fputs@plt+0x223a8>
   336f0:	mov	r9, r2
   336f4:	mov	r5, r1
   336f8:	add	r8, r2, #1
   336fc:	mov	r7, #0
   33700:	ldr	r0, [r6, #316]	; 0x13c
   33704:	cmp	r7, r0
   33708:	bge	33790 <fputs@plt+0x223a8>
   3370c:	ldr	r0, [r6, #340]	; 0x154
   33710:	ldr	r2, [r0, r7, lsl #2]
   33714:	mov	r0, #0
   33718:	ldr	r1, [r2, #8]
   3371c:	cmp	r1, #0
   33720:	beq	33780 <fputs@plt+0x22398>
   33724:	ldr	r3, [r2, #4]
   33728:	ldr	r3, [r3]
   3372c:	ldr	r4, [r3]
   33730:	cmp	r4, #2
   33734:	blt	33780 <fputs@plt+0x22398>
   33738:	cmp	r5, #2
   3373c:	beq	33754 <fputs@plt+0x2236c>
   33740:	cmp	r5, #0
   33744:	bne	3375c <fputs@plt+0x22374>
   33748:	ldr	r3, [r3, #80]	; 0x50
   3374c:	str	r8, [r2, #20]
   33750:	b	33760 <fputs@plt+0x22378>
   33754:	ldr	r3, [r3, #88]	; 0x58
   33758:	b	33760 <fputs@plt+0x22378>
   3375c:	ldr	r3, [r3, #84]	; 0x54
   33760:	cmp	r3, #0
   33764:	beq	33780 <fputs@plt+0x22398>
   33768:	ldr	r2, [r2, #20]
   3376c:	cmp	r2, r9
   33770:	ble	33780 <fputs@plt+0x22398>
   33774:	mov	r0, r1
   33778:	mov	r1, r9
   3377c:	blx	r3
   33780:	add	r7, r7, #1
   33784:	cmp	r0, #0
   33788:	beq	33700 <fputs@plt+0x22318>
   3378c:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   33790:	mov	r0, #0
   33794:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   33798:	push	{r4, sl, fp, lr}
   3379c:	add	fp, sp, #8
   337a0:	mov	r4, r0
   337a4:	ldrh	r0, [r0, #8]
   337a8:	movw	r1, #9312	; 0x2460
   337ac:	tst	r0, r1
   337b0:	movne	r0, r4
   337b4:	blne	337e4 <fputs@plt+0x223fc>
   337b8:	ldr	r0, [r4, #24]
   337bc:	cmp	r0, #0
   337c0:	beq	337d8 <fputs@plt+0x223f0>
   337c4:	ldr	r1, [r4, #20]
   337c8:	ldr	r0, [r4, #32]
   337cc:	bl	13dc4 <fputs@plt+0x29dc>
   337d0:	mov	r0, #0
   337d4:	str	r0, [r4, #24]
   337d8:	mov	r0, #0
   337dc:	str	r0, [r4, #16]
   337e0:	pop	{r4, sl, fp, pc}
   337e4:	push	{r4, sl, fp, lr}
   337e8:	add	fp, sp, #8
   337ec:	mov	r4, r0
   337f0:	ldrh	r0, [r0, #8]
   337f4:	tst	r0, #8192	; 0x2000
   337f8:	beq	3380c <fputs@plt+0x22424>
   337fc:	ldr	r1, [r4]
   33800:	mov	r0, r4
   33804:	bl	33860 <fputs@plt+0x22478>
   33808:	ldrh	r0, [r4, #8]
   3380c:	tst	r0, #1024	; 0x400
   33810:	bne	3383c <fputs@plt+0x22454>
   33814:	tst	r0, #32
   33818:	bne	3384c <fputs@plt+0x22464>
   3381c:	tst	r0, #64	; 0x40
   33820:	beq	33854 <fputs@plt+0x2246c>
   33824:	ldr	r0, [r4]
   33828:	ldr	r1, [r0]
   3382c:	ldr	r2, [r1, #180]	; 0xb4
   33830:	str	r2, [r0, #4]
   33834:	str	r0, [r1, #180]	; 0xb4
   33838:	b	33854 <fputs@plt+0x2246c>
   3383c:	ldr	r0, [r4, #16]
   33840:	ldr	r1, [r4, #36]	; 0x24
   33844:	blx	r1
   33848:	b	33854 <fputs@plt+0x2246c>
   3384c:	ldr	r0, [r4]
   33850:	bl	33914 <fputs@plt+0x2252c>
   33854:	mov	r0, #1
   33858:	strh	r0, [r4, #8]
   3385c:	pop	{r4, sl, fp, pc}
   33860:	push	{r4, r5, r6, sl, fp, lr}
   33864:	add	fp, sp, #16
   33868:	sub	sp, sp, #72	; 0x48
   3386c:	mov	r4, r0
   33870:	mov	r0, #0
   33874:	cmp	r1, #0
   33878:	beq	3390c <fputs@plt+0x22524>
   3387c:	ldr	r2, [r1, #16]
   33880:	cmp	r2, #0
   33884:	beq	3390c <fputs@plt+0x22524>
   33888:	vmov.i32	q8, #0	; 0x00000000
   3388c:	add	r0, sp, #40	; 0x28
   33890:	mov	r6, sp
   33894:	add	r3, r0, #12
   33898:	mov	r5, r6
   3389c:	vst1.32	{d16-d17}, [r3]
   338a0:	add	r3, r6, #16
   338a4:	vst1.64	{d16-d17}, [r3]
   338a8:	mov	r3, #36	; 0x24
   338ac:	vst1.64	{d16-d17}, [r5], r3
   338b0:	mov	r3, #0
   338b4:	str	r3, [r5]
   338b8:	str	r3, [sp, #68]	; 0x44
   338bc:	str	r3, [sp, #32]
   338c0:	mov	r3, #1
   338c4:	strh	r3, [sp, #8]
   338c8:	ldr	r3, [r4, #32]
   338cc:	str	r4, [sp, #48]	; 0x30
   338d0:	str	r6, [sp, #40]	; 0x28
   338d4:	str	r1, [sp, #44]	; 0x2c
   338d8:	str	r3, [sp, #32]
   338dc:	blx	r2
   338e0:	ldr	r0, [r4, #24]
   338e4:	cmp	r0, #1
   338e8:	blt	338f8 <fputs@plt+0x22510>
   338ec:	ldr	r1, [r4, #20]
   338f0:	ldr	r0, [r4, #32]
   338f4:	bl	13dc4 <fputs@plt+0x29dc>
   338f8:	ldm	r6!, {r0, r1, r2, r3, r5}
   338fc:	stmia	r4!, {r0, r1, r2, r3, r5}
   33900:	ldm	r6, {r0, r1, r2, r3, r5}
   33904:	stm	r4, {r0, r1, r2, r3, r5}
   33908:	ldr	r0, [sp, #60]	; 0x3c
   3390c:	sub	sp, fp, #16
   33910:	pop	{r4, r5, r6, sl, fp, pc}
   33914:	push	{r4, r5, fp, lr}
   33918:	add	fp, sp, #8
   3391c:	ldr	r1, [r0]
   33920:	mov	r4, r0
   33924:	cmp	r1, #0
   33928:	beq	33944 <fputs@plt+0x2255c>
   3392c:	ldr	r0, [r4, #4]
   33930:	ldr	r5, [r1]
   33934:	bl	13dc4 <fputs@plt+0x29dc>
   33938:	cmp	r5, #0
   3393c:	mov	r1, r5
   33940:	bne	3392c <fputs@plt+0x22544>
   33944:	mov	r0, #0
   33948:	mov	r1, #65536	; 0x10000
   3394c:	str	r0, [r4]
   33950:	str	r0, [r4, #20]
   33954:	str	r1, [r4, #24]
   33958:	str	r0, [r4, #8]
   3395c:	str	r0, [r4, #12]
   33960:	pop	{r4, r5, fp, pc}
   33964:	push	{r4, r5, r6, sl, fp, lr}
   33968:	add	fp, sp, #16
   3396c:	mov	r4, r0
   33970:	ldr	r0, [r0, #24]
   33974:	mov	r5, r2
   33978:	cmp	r0, r1
   3397c:	bge	33a58 <fputs@plt+0x22670>
   33980:	cmp	r1, #32
   33984:	mov	r6, r1
   33988:	movle	r6, #32
   3398c:	cmp	r5, #0
   33990:	beq	339cc <fputs@plt+0x225e4>
   33994:	cmp	r0, #1
   33998:	blt	339e0 <fputs@plt+0x225f8>
   3399c:	ldr	r2, [r4, #16]
   339a0:	ldr	r1, [r4, #20]
   339a4:	cmp	r2, r1
   339a8:	bne	339d8 <fputs@plt+0x225f0>
   339ac:	ldr	r0, [r4, #32]
   339b0:	mov	r1, r2
   339b4:	mov	r2, r6
   339b8:	mov	r3, #0
   339bc:	mov	r5, #0
   339c0:	bl	33af0 <fputs@plt+0x22708>
   339c4:	str	r0, [r4, #16]
   339c8:	b	33a08 <fputs@plt+0x22620>
   339cc:	cmp	r0, #1
   339d0:	blt	339e0 <fputs@plt+0x225f8>
   339d4:	ldr	r1, [r4, #20]
   339d8:	ldr	r0, [r4, #32]
   339dc:	bl	13dc4 <fputs@plt+0x29dc>
   339e0:	ldr	r0, [r4, #32]
   339e4:	cmp	r0, #0
   339e8:	beq	339fc <fputs@plt+0x22614>
   339ec:	mov	r2, r6
   339f0:	mov	r3, #0
   339f4:	bl	238e0 <fputs@plt+0x124f8>
   339f8:	b	33a08 <fputs@plt+0x22620>
   339fc:	mov	r0, r6
   33a00:	mov	r1, #0
   33a04:	bl	1438c <fputs@plt+0x2fa4>
   33a08:	cmp	r0, #0
   33a0c:	str	r0, [r4, #20]
   33a10:	beq	33ab8 <fputs@plt+0x226d0>
   33a14:	ldr	r1, [r4, #32]
   33a18:	cmp	r1, #0
   33a1c:	beq	33a44 <fputs@plt+0x2265c>
   33a20:	ldr	r2, [r1, #288]	; 0x120
   33a24:	cmp	r2, r0
   33a28:	bhi	33a44 <fputs@plt+0x2265c>
   33a2c:	ldr	r2, [r1, #292]	; 0x124
   33a30:	cmp	r2, r0
   33a34:	bls	33a44 <fputs@plt+0x2265c>
   33a38:	mov	r0, #260	; 0x104
   33a3c:	ldrh	r0, [r1, r0]
   33a40:	b	33a54 <fputs@plt+0x2266c>
   33a44:	movw	r1, #16696	; 0x4138
   33a48:	movt	r1, #10
   33a4c:	ldr	r1, [r1, #52]	; 0x34
   33a50:	blx	r1
   33a54:	str	r0, [r4, #24]
   33a58:	cmp	r5, #0
   33a5c:	beq	33a80 <fputs@plt+0x22698>
   33a60:	ldr	r1, [r4, #16]
   33a64:	cmp	r1, #0
   33a68:	beq	33a80 <fputs@plt+0x22698>
   33a6c:	ldr	r0, [r4, #20]
   33a70:	cmp	r1, r0
   33a74:	beq	33a80 <fputs@plt+0x22698>
   33a78:	ldr	r2, [r4, #12]
   33a7c:	bl	11244 <memcpy@plt>
   33a80:	ldrh	r0, [r4, #8]
   33a84:	tst	r0, #1024	; 0x400
   33a88:	beq	33a9c <fputs@plt+0x226b4>
   33a8c:	ldr	r0, [r4, #16]
   33a90:	ldr	r1, [r4, #36]	; 0x24
   33a94:	blx	r1
   33a98:	ldrh	r0, [r4, #8]
   33a9c:	movw	r1, #58367	; 0xe3ff
   33aa0:	and	r0, r0, r1
   33aa4:	strh	r0, [r4, #8]
   33aa8:	ldr	r0, [r4, #20]
   33aac:	str	r0, [r4, #16]
   33ab0:	mov	r0, #0
   33ab4:	pop	{r4, r5, r6, sl, fp, pc}
   33ab8:	ldrh	r0, [r4, #8]
   33abc:	movw	r1, #9312	; 0x2460
   33ac0:	tst	r0, r1
   33ac4:	beq	33ad4 <fputs@plt+0x226ec>
   33ac8:	mov	r0, r4
   33acc:	bl	337e4 <fputs@plt+0x223fc>
   33ad0:	b	33adc <fputs@plt+0x226f4>
   33ad4:	mov	r0, #1
   33ad8:	strh	r0, [r4, #8]
   33adc:	mov	r0, #0
   33ae0:	str	r0, [r4, #24]
   33ae4:	str	r0, [r4, #16]
   33ae8:	mov	r0, #7
   33aec:	pop	{r4, r5, r6, sl, fp, pc}
   33af0:	push	{r4, r5, r6, sl, fp, lr}
   33af4:	add	fp, sp, #16
   33af8:	mov	r4, r1
   33afc:	mov	r5, r0
   33b00:	bl	238a0 <fputs@plt+0x124b8>
   33b04:	mov	r6, r0
   33b08:	cmp	r0, #0
   33b0c:	bne	33b1c <fputs@plt+0x22734>
   33b10:	mov	r0, r5
   33b14:	mov	r1, r4
   33b18:	bl	13dc4 <fputs@plt+0x29dc>
   33b1c:	mov	r0, r6
   33b20:	pop	{r4, r5, r6, sl, fp, pc}
   33b24:	push	{r4, sl, fp, lr}
   33b28:	add	fp, sp, #8
   33b2c:	mov	r4, r0
   33b30:	bl	33b44 <fputs@plt+0x2275c>
   33b34:	cmp	r0, #0
   33b38:	ldrne	r0, [r4, #12]
   33b3c:	moveq	r0, #0
   33b40:	pop	{r4, sl, fp, pc}
   33b44:	push	{r4, r5, fp, lr}
   33b48:	add	fp, sp, #8
   33b4c:	mov	r4, r0
   33b50:	ldrh	r0, [r0, #8]
   33b54:	mov	r5, r1
   33b58:	tst	r0, #18
   33b5c:	beq	33be0 <fputs@plt+0x227f8>
   33b60:	tst	r0, #16384	; 0x4000
   33b64:	orr	r1, r0, #2
   33b68:	movne	r0, r4
   33b6c:	strh	r1, [r4, #8]
   33b70:	blne	19cc8 <fputs@plt+0x88e0>
   33b74:	ldrb	r0, [r4, #10]
   33b78:	and	r1, r5, #247	; 0xf7
   33b7c:	cmp	r1, r0
   33b80:	beq	33b94 <fputs@plt+0x227ac>
   33b84:	ldrb	r0, [r4, #8]
   33b88:	tst	r0, #2
   33b8c:	movne	r0, r4
   33b90:	blne	33cf8 <fputs@plt+0x22910>
   33b94:	tst	r5, #8
   33b98:	beq	33bc0 <fputs@plt+0x227d8>
   33b9c:	ldrb	r0, [r4, #16]
   33ba0:	tst	r0, #1
   33ba4:	beq	33bc0 <fputs@plt+0x227d8>
   33ba8:	mov	r0, r4
   33bac:	bl	1a078 <fputs@plt+0x8c90>
   33bb0:	mov	r1, r0
   33bb4:	mov	r0, #0
   33bb8:	cmp	r1, #0
   33bbc:	popne	{r4, r5, fp, pc}
   33bc0:	ldrh	r0, [r4, #8]
   33bc4:	movw	r1, #514	; 0x202
   33bc8:	and	r0, r0, r1
   33bcc:	cmp	r0, #2
   33bd0:	bne	33bf0 <fputs@plt+0x22808>
   33bd4:	mov	r0, r4
   33bd8:	bl	3429c <fputs@plt+0x22eb4>
   33bdc:	b	33bf0 <fputs@plt+0x22808>
   33be0:	mov	r0, r4
   33be4:	mov	r1, r5
   33be8:	mov	r2, #0
   33bec:	bl	33c08 <fputs@plt+0x22820>
   33bf0:	ldrb	r1, [r4, #10]
   33bf4:	and	r2, r5, #247	; 0xf7
   33bf8:	mov	r0, #0
   33bfc:	cmp	r1, r2
   33c00:	ldreq	r0, [r4, #16]
   33c04:	pop	{r4, r5, fp, pc}
   33c08:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   33c0c:	add	fp, sp, #24
   33c10:	sub	sp, sp, #8
   33c14:	mov	r5, r0
   33c18:	ldrh	r6, [r0, #8]
   33c1c:	ldr	r0, [r0, #24]
   33c20:	mov	r8, r2
   33c24:	mov	r4, r1
   33c28:	cmp	r0, #32
   33c2c:	bge	33c54 <fputs@plt+0x2286c>
   33c30:	mov	r0, r5
   33c34:	mov	r1, #32
   33c38:	mov	r2, #0
   33c3c:	bl	33964 <fputs@plt+0x2257c>
   33c40:	mov	r7, #7
   33c44:	cmp	r0, #0
   33c48:	bne	33cec <fputs@plt+0x22904>
   33c4c:	ldr	r1, [r5, #16]
   33c50:	b	33c64 <fputs@plt+0x2287c>
   33c54:	and	r0, r6, #13
   33c58:	strh	r0, [r5, #8]
   33c5c:	ldr	r1, [r5, #20]
   33c60:	str	r1, [r5, #16]
   33c64:	tst	r6, #4
   33c68:	bne	33c80 <fputs@plt+0x22898>
   33c6c:	vldr	d16, [r5]
   33c70:	movw	r2, #63335	; 0xf767
   33c74:	movt	r2, #8
   33c78:	vstr	d16, [sp]
   33c7c:	b	33c90 <fputs@plt+0x228a8>
   33c80:	ldm	r5, {r0, r3}
   33c84:	movw	r2, #2178	; 0x882
   33c88:	movt	r2, #9
   33c8c:	stm	sp, {r0, r3}
   33c90:	mov	r0, #32
   33c94:	bl	15e08 <fputs@plt+0x4a20>
   33c98:	ldr	r0, [r5, #16]
   33c9c:	mov	r7, #0
   33ca0:	mov	r1, #0
   33ca4:	cmp	r0, #0
   33ca8:	beq	33cb4 <fputs@plt+0x228cc>
   33cac:	bl	11220 <strlen@plt>
   33cb0:	bic	r1, r0, #-1073741824	; 0xc0000000
   33cb4:	mov	r0, #1
   33cb8:	cmp	r8, #0
   33cbc:	strb	r0, [r5, #10]
   33cc0:	str	r1, [r5, #12]
   33cc4:	movw	r1, #514	; 0x202
   33cc8:	ldrh	r0, [r5, #8]
   33ccc:	orr	r0, r0, r1
   33cd0:	movw	r1, #65523	; 0xfff3
   33cd4:	andne	r0, r0, r1
   33cd8:	cmp	r4, #1
   33cdc:	strh	r0, [r5, #8]
   33ce0:	movne	r0, r5
   33ce4:	movne	r1, r4
   33ce8:	blne	33cf8 <fputs@plt+0x22910>
   33cec:	mov	r0, r7
   33cf0:	sub	sp, fp, #24
   33cf4:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   33cf8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   33cfc:	add	fp, sp, #28
   33d00:	sub	sp, sp, #12
   33d04:	mov	r8, r0
   33d08:	cmp	r1, #1
   33d0c:	mov	r4, r1
   33d10:	ldrbne	r0, [r8, #10]
   33d14:	cmpne	r0, #1
   33d18:	bne	33d3c <fputs@plt+0x22954>
   33d1c:	ldr	r5, [r8, #12]
   33d20:	cmp	r4, #1
   33d24:	bne	33d90 <fputs@plt+0x229a8>
   33d28:	bic	r5, r5, #1
   33d2c:	mov	r0, #1
   33d30:	str	r5, [r8, #12]
   33d34:	orr	r2, r0, r5, lsl #1
   33d38:	b	33d98 <fputs@plt+0x229b0>
   33d3c:	mov	r0, r8
   33d40:	bl	1a078 <fputs@plt+0x8c90>
   33d44:	mov	r1, r0
   33d48:	mov	r0, #7
   33d4c:	cmp	r1, #0
   33d50:	bne	34294 <fputs@plt+0x22eac>
   33d54:	ldr	r0, [r8, #12]
   33d58:	bic	r1, r0, #1
   33d5c:	cmp	r1, #1
   33d60:	blt	33d88 <fputs@plt+0x229a0>
   33d64:	ldr	r0, [r8, #16]
   33d68:	add	r1, r0, r1
   33d6c:	ldrb	r2, [r0]
   33d70:	ldrb	r3, [r0, #1]
   33d74:	strb	r2, [r0, #1]
   33d78:	strb	r3, [r0]
   33d7c:	add	r0, r0, #2
   33d80:	cmp	r0, r1
   33d84:	bcc	33d6c <fputs@plt+0x22984>
   33d88:	strb	r4, [r8, #10]
   33d8c:	b	34290 <fputs@plt+0x22ea8>
   33d90:	mov	r0, #2
   33d94:	add	r2, r0, r5, lsl #1
   33d98:	ldr	r0, [r8, #32]
   33d9c:	ldr	r7, [r8, #16]
   33da0:	cmp	r0, #0
   33da4:	beq	33db4 <fputs@plt+0x229cc>
   33da8:	asr	r3, r2, #31
   33dac:	bl	238e0 <fputs@plt+0x124f8>
   33db0:	b	33dc0 <fputs@plt+0x229d8>
   33db4:	asr	r1, r2, #31
   33db8:	mov	r0, r2
   33dbc:	bl	1438c <fputs@plt+0x2fa4>
   33dc0:	mov	r6, r0
   33dc4:	cmp	r0, #0
   33dc8:	beq	33eec <fputs@plt+0x22b04>
   33dcc:	ldrb	r1, [r8, #10]
   33dd0:	add	r0, r7, r5
   33dd4:	stmib	sp, {r4, r6}
   33dd8:	cmp	r1, #1
   33ddc:	beq	33ef4 <fputs@plt+0x22b0c>
   33de0:	cmp	r1, #2
   33de4:	bne	33fe0 <fputs@plt+0x22bf8>
   33de8:	cmp	r5, #1
   33dec:	blt	340e0 <fputs@plt+0x22cf8>
   33df0:	ldr	r6, [sp, #8]
   33df4:	mov	ip, #2
   33df8:	ldrb	sl, [r7]
   33dfc:	ldrb	lr, [r7, #1]
   33e00:	add	r5, r7, #2
   33e04:	cmp	r5, r0
   33e08:	orr	r9, sl, lr, lsl #8
   33e0c:	bcs	33e80 <fputs@plt+0x22a98>
   33e10:	and	r1, lr, #248	; 0xf8
   33e14:	cmp	r1, #216	; 0xd8
   33e18:	bne	33e80 <fputs@plt+0x22a98>
   33e1c:	mov	r1, #983040	; 0xf0000
   33e20:	mov	r2, #240	; 0xf0
   33e24:	ldrb	r4, [r7, #3]
   33e28:	and	r1, r1, r9, lsl #10
   33e2c:	add	r1, r1, #65536	; 0x10000
   33e30:	orr	r5, r2, r1, lsr #18
   33e34:	ldrb	r2, [r7, #2]
   33e38:	add	r7, r7, #4
   33e3c:	strb	r5, [r6]
   33e40:	mov	r3, r2
   33e44:	bfi	r3, ip, #6, #26
   33e48:	strb	r3, [r6, #3]
   33e4c:	and	r3, sl, #63	; 0x3f
   33e50:	orr	r1, r1, r3, lsl #10
   33e54:	lsr	r3, r1, #12
   33e58:	orr	r1, r1, r2
   33e5c:	and	r2, r4, #3
   33e60:	orr	r1, r1, r2, lsl #8
   33e64:	bfi	r3, ip, #6, #26
   33e68:	lsr	r1, r1, #6
   33e6c:	strb	r3, [r6, #1]
   33e70:	bfi	r1, ip, #6, #26
   33e74:	strb	r1, [r6, #2]
   33e78:	add	r6, r6, #4
   33e7c:	b	33ee0 <fputs@plt+0x22af8>
   33e80:	cmp	r9, #127	; 0x7f
   33e84:	bhi	33e90 <fputs@plt+0x22aa8>
   33e88:	strb	sl, [r6], #1
   33e8c:	b	33edc <fputs@plt+0x22af4>
   33e90:	mov	r1, #0
   33e94:	bfi	sl, ip, #6, #26
   33e98:	cmp	r1, r9, lsr #11
   33e9c:	bne	33ebc <fputs@plt+0x22ad4>
   33ea0:	lsr	r1, r9, #6
   33ea4:	mov	r2, #6
   33ea8:	strb	sl, [r6, #1]
   33eac:	bfi	r1, r2, #5, #27
   33eb0:	strb	r1, [r6]
   33eb4:	add	r6, r6, #2
   33eb8:	b	33edc <fputs@plt+0x22af4>
   33ebc:	mov	r1, #224	; 0xe0
   33ec0:	strb	sl, [r6, #2]
   33ec4:	orr	r1, r1, lr, lsr #4
   33ec8:	strb	r1, [r6]
   33ecc:	lsr	r1, r9, #6
   33ed0:	bfi	r1, ip, #6, #26
   33ed4:	strb	r1, [r6, #1]
   33ed8:	add	r6, r6, #3
   33edc:	mov	r7, r5
   33ee0:	cmp	r7, r0
   33ee4:	bcc	33df8 <fputs@plt+0x22a10>
   33ee8:	b	340e0 <fputs@plt+0x22cf8>
   33eec:	mov	r0, #7
   33ef0:	b	34294 <fputs@plt+0x22eac>
   33ef4:	cmp	r4, #2
   33ef8:	bne	340f0 <fputs@plt+0x22d08>
   33efc:	cmp	r5, #1
   33f00:	blt	341e0 <fputs@plt+0x22df8>
   33f04:	ldr	r6, [sp, #8]
   33f08:	movw	sl, #49032	; 0xbf88
   33f0c:	movw	r3, #32767	; 0x7fff
   33f10:	mov	ip, #0
   33f14:	mov	r9, #192	; 0xc0
   33f18:	mov	r4, #54	; 0x36
   33f1c:	movt	sl, #8
   33f20:	ldrb	lr, [r7], #1
   33f24:	cmp	lr, #192	; 0xc0
   33f28:	bcc	33f94 <fputs@plt+0x22bac>
   33f2c:	add	r1, lr, sl
   33f30:	cmp	r7, r0
   33f34:	ldrb	r5, [r1, #-192]	; 0xffffff40
   33f38:	beq	33f60 <fputs@plt+0x22b78>
   33f3c:	ldrb	r1, [r7]
   33f40:	and	r2, r1, #192	; 0xc0
   33f44:	cmp	r2, #128	; 0x80
   33f48:	bne	33f64 <fputs@plt+0x22b7c>
   33f4c:	and	r1, r1, #63	; 0x3f
   33f50:	add	r7, r7, #1
   33f54:	orr	r5, r1, r5, lsl #6
   33f58:	cmp	r0, r7
   33f5c:	bne	33f3c <fputs@plt+0x22b54>
   33f60:	mov	r7, r0
   33f64:	cmp	r3, r5, lsr #1
   33f68:	movw	lr, #65533	; 0xfffd
   33f6c:	beq	33f94 <fputs@plt+0x22bac>
   33f70:	cmp	r5, #128	; 0x80
   33f74:	bcc	33f94 <fputs@plt+0x22bac>
   33f78:	mov	r1, r5
   33f7c:	bfc	r1, #0, #11
   33f80:	cmp	r1, #55296	; 0xd800
   33f84:	beq	33f94 <fputs@plt+0x22bac>
   33f88:	cmp	ip, r5, lsr #16
   33f8c:	bne	33fa4 <fputs@plt+0x22bbc>
   33f90:	mov	lr, r5
   33f94:	strh	lr, [r6], #2
   33f98:	cmp	r7, r0
   33f9c:	bcc	33f20 <fputs@plt+0x22b38>
   33fa0:	b	341e0 <fputs@plt+0x22df8>
   33fa4:	lsr	r1, r5, #8
   33fa8:	mov	r2, #55	; 0x37
   33fac:	strb	r5, [r6, #2]
   33fb0:	bfi	r1, r2, #2, #30
   33fb4:	strb	r1, [r6, #3]
   33fb8:	sub	r1, r5, #65536	; 0x10000
   33fbc:	lsr	r2, r1, #18
   33fc0:	and	r1, r9, r1, lsr #10
   33fc4:	bfi	r2, r4, #2, #30
   33fc8:	strb	r2, [r6, #1]
   33fcc:	ubfx	r2, r5, #10, #6
   33fd0:	orr	r1, r1, r2
   33fd4:	strb	r1, [r6]
   33fd8:	add	r6, r6, #4
   33fdc:	b	33f98 <fputs@plt+0x22bb0>
   33fe0:	cmp	r5, #1
   33fe4:	blt	340e0 <fputs@plt+0x22cf8>
   33fe8:	ldr	r6, [sp, #8]
   33fec:	mov	ip, #2
   33ff0:	ldrb	lr, [r7]
   33ff4:	ldrb	sl, [r7, #1]
   33ff8:	add	r5, r7, #2
   33ffc:	cmp	r5, r0
   34000:	orr	r9, sl, lr, lsl #8
   34004:	bcs	34078 <fputs@plt+0x22c90>
   34008:	and	r1, lr, #248	; 0xf8
   3400c:	cmp	r1, #216	; 0xd8
   34010:	bne	34078 <fputs@plt+0x22c90>
   34014:	mov	r1, #983040	; 0xf0000
   34018:	mov	r2, #240	; 0xf0
   3401c:	ldrb	r4, [r7, #2]
   34020:	and	r1, r1, r9, lsl #10
   34024:	add	r1, r1, #65536	; 0x10000
   34028:	orr	r5, r2, r1, lsr #18
   3402c:	ldrb	r2, [r7, #3]
   34030:	add	r7, r7, #4
   34034:	strb	r5, [r6]
   34038:	mov	r3, r2
   3403c:	bfi	r3, ip, #6, #26
   34040:	strb	r3, [r6, #3]
   34044:	and	r3, sl, #63	; 0x3f
   34048:	orr	r1, r1, r3, lsl #10
   3404c:	lsr	r3, r1, #12
   34050:	orr	r1, r1, r2
   34054:	and	r2, r4, #3
   34058:	orr	r1, r1, r2, lsl #8
   3405c:	bfi	r3, ip, #6, #26
   34060:	lsr	r1, r1, #6
   34064:	strb	r3, [r6, #1]
   34068:	bfi	r1, ip, #6, #26
   3406c:	strb	r1, [r6, #2]
   34070:	add	r6, r6, #4
   34074:	b	340d8 <fputs@plt+0x22cf0>
   34078:	cmp	r9, #127	; 0x7f
   3407c:	bhi	34088 <fputs@plt+0x22ca0>
   34080:	strb	sl, [r6], #1
   34084:	b	340d4 <fputs@plt+0x22cec>
   34088:	mov	r1, #0
   3408c:	bfi	sl, ip, #6, #26
   34090:	cmp	r1, r9, lsr #11
   34094:	bne	340b4 <fputs@plt+0x22ccc>
   34098:	lsr	r1, r9, #6
   3409c:	mov	r2, #6
   340a0:	strb	sl, [r6, #1]
   340a4:	bfi	r1, r2, #5, #27
   340a8:	strb	r1, [r6]
   340ac:	add	r6, r6, #2
   340b0:	b	340d4 <fputs@plt+0x22cec>
   340b4:	mov	r1, #224	; 0xe0
   340b8:	strb	sl, [r6, #2]
   340bc:	orr	r1, r1, lr, lsr #4
   340c0:	strb	r1, [r6]
   340c4:	lsr	r1, r9, #6
   340c8:	bfi	r1, ip, #6, #26
   340cc:	strb	r1, [r6, #1]
   340d0:	add	r6, r6, #3
   340d4:	mov	r7, r5
   340d8:	cmp	r7, r0
   340dc:	bcc	33ff0 <fputs@plt+0x22c08>
   340e0:	ldr	r2, [sp, #8]
   340e4:	sub	r0, r6, r2
   340e8:	str	r0, [r8, #12]
   340ec:	b	341f4 <fputs@plt+0x22e0c>
   340f0:	cmp	r5, #1
   340f4:	blt	341e0 <fputs@plt+0x22df8>
   340f8:	ldr	r6, [sp, #8]
   340fc:	movw	sl, #49032	; 0xbf88
   34100:	movw	r9, #32767	; 0x7fff
   34104:	mov	ip, #0
   34108:	mov	r4, #55	; 0x37
   3410c:	movt	sl, #8
   34110:	ldrb	r2, [r7], #1
   34114:	cmp	r2, #192	; 0xc0
   34118:	bcc	341c0 <fputs@plt+0x22dd8>
   3411c:	add	r1, r2, sl
   34120:	cmp	r7, r0
   34124:	ldrb	r2, [r1, #-192]	; 0xffffff40
   34128:	beq	34150 <fputs@plt+0x22d68>
   3412c:	ldrb	r1, [r7]
   34130:	and	r5, r1, #192	; 0xc0
   34134:	cmp	r5, #128	; 0x80
   34138:	bne	34154 <fputs@plt+0x22d6c>
   3413c:	and	r1, r1, #63	; 0x3f
   34140:	add	r7, r7, #1
   34144:	orr	r2, r1, r2, lsl #6
   34148:	cmp	r0, r7
   3414c:	bne	3412c <fputs@plt+0x22d44>
   34150:	mov	r7, r0
   34154:	cmp	r9, r2, lsr #1
   34158:	beq	341bc <fputs@plt+0x22dd4>
   3415c:	cmp	r2, #128	; 0x80
   34160:	bcc	341bc <fputs@plt+0x22dd4>
   34164:	mov	r1, r2
   34168:	bfc	r1, #0, #11
   3416c:	cmp	r1, #55296	; 0xd800
   34170:	beq	341bc <fputs@plt+0x22dd4>
   34174:	cmp	ip, r2, lsr #16
   34178:	beq	341c0 <fputs@plt+0x22dd8>
   3417c:	lsr	r1, r2, #8
   34180:	mov	r3, #192	; 0xc0
   34184:	mov	lr, #4
   34188:	bfi	r1, r4, #2, #30
   3418c:	strb	r1, [r6, #2]
   34190:	sub	r1, r2, #65536	; 0x10000
   34194:	and	r5, r3, r1, lsr #10
   34198:	ubfx	r3, r2, #10, #6
   3419c:	lsr	r1, r1, #18
   341a0:	orr	r3, r5, r3
   341a4:	strb	r3, [r6, #1]
   341a8:	mov	r3, #54	; 0x36
   341ac:	bfi	r1, r3, #2, #30
   341b0:	strb	r1, [r6]
   341b4:	add	r1, r6, #3
   341b8:	b	341d0 <fputs@plt+0x22de8>
   341bc:	movw	r2, #65533	; 0xfffd
   341c0:	lsr	r5, r2, #8
   341c4:	mov	r1, r6
   341c8:	mov	lr, #2
   341cc:	strb	r5, [r1], #1
   341d0:	add	r6, r6, lr
   341d4:	cmp	r7, r0
   341d8:	strb	r2, [r1]
   341dc:	bcc	34110 <fputs@plt+0x22d28>
   341e0:	ldr	r2, [sp, #8]
   341e4:	sub	r0, r6, r2
   341e8:	str	r0, [r8, #12]
   341ec:	mov	r0, #0
   341f0:	strb	r0, [r6], #1
   341f4:	mov	r0, #0
   341f8:	strb	r0, [r6]
   341fc:	movw	r0, #9312	; 0x2460
   34200:	ldrh	r5, [r8, #8]
   34204:	tst	r5, r0
   34208:	bne	34218 <fputs@plt+0x22e30>
   3420c:	ldr	r0, [r8, #24]
   34210:	cmp	r0, #0
   34214:	beq	34224 <fputs@plt+0x22e3c>
   34218:	mov	r0, r8
   3421c:	bl	33798 <fputs@plt+0x223b0>
   34220:	ldr	r2, [sp, #8]
   34224:	ldr	r0, [sp, #4]
   34228:	str	r2, [r8, #16]
   3422c:	str	r2, [r8, #20]
   34230:	movw	r1, #514	; 0x202
   34234:	strb	r0, [r8, #10]
   34238:	movw	r0, #32797	; 0x801d
   3423c:	and	r0, r5, r0
   34240:	orr	r0, r0, r1
   34244:	strh	r0, [r8, #8]
   34248:	ldr	r0, [r8, #32]
   3424c:	cmp	r0, #0
   34250:	beq	34278 <fputs@plt+0x22e90>
   34254:	ldr	r1, [r0, #288]	; 0x120
   34258:	cmp	r1, r2
   3425c:	bhi	34278 <fputs@plt+0x22e90>
   34260:	ldr	r1, [r0, #292]	; 0x124
   34264:	cmp	r1, r2
   34268:	bls	34278 <fputs@plt+0x22e90>
   3426c:	mov	r1, #260	; 0x104
   34270:	ldrh	r0, [r0, r1]
   34274:	b	3428c <fputs@plt+0x22ea4>
   34278:	movw	r0, #16696	; 0x4138
   3427c:	movt	r0, #10
   34280:	ldr	r1, [r0, #52]	; 0x34
   34284:	mov	r0, r2
   34288:	blx	r1
   3428c:	str	r0, [r8, #24]
   34290:	mov	r0, #0
   34294:	sub	sp, fp, #28
   34298:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3429c:	push	{r4, sl, fp, lr}
   342a0:	add	fp, sp, #8
   342a4:	mov	r4, r0
   342a8:	ldr	r0, [r0, #12]
   342ac:	mov	r2, #1
   342b0:	add	r1, r0, #2
   342b4:	mov	r0, r4
   342b8:	bl	33964 <fputs@plt+0x2257c>
   342bc:	mov	r1, r0
   342c0:	mov	r0, #7
   342c4:	cmp	r1, #0
   342c8:	popne	{r4, sl, fp, pc}
   342cc:	ldr	r1, [r4, #12]
   342d0:	ldr	r2, [r4, #16]
   342d4:	mov	r0, #0
   342d8:	strb	r0, [r2, r1]
   342dc:	ldr	r1, [r4, #12]
   342e0:	ldr	r2, [r4, #16]
   342e4:	add	r1, r1, r2
   342e8:	strb	r0, [r1, #1]
   342ec:	ldrh	r1, [r4, #8]
   342f0:	orr	r1, r1, #512	; 0x200
   342f4:	strh	r1, [r4, #8]
   342f8:	pop	{r4, sl, fp, pc}
   342fc:	nop	{0}
   34300:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   34304:	add	fp, sp, #28
   34308:	sub	sp, sp, #4
   3430c:	vpush	{d8}
   34310:	sub	sp, sp, #24
   34314:	mov	r7, #0
   34318:	cmp	r3, #1
   3431c:	str	r7, [r1]
   34320:	str	r7, [r1, #4]
   34324:	bne	3433c <fputs@plt+0x22f54>
   34328:	add	sl, r0, r2
   3432c:	mov	r8, #1
   34330:	mov	r4, r0
   34334:	mov	r6, #1
   34338:	b	3437c <fputs@plt+0x22f94>
   3433c:	rsb	r5, r3, #3
   34340:	mov	r6, #1
   34344:	cmp	r5, r2
   34348:	bge	34364 <fputs@plt+0x22f7c>
   3434c:	ldrb	r7, [r0, r5]
   34350:	cmp	r7, #0
   34354:	bne	34360 <fputs@plt+0x22f78>
   34358:	add	r5, r5, #2
   3435c:	b	34344 <fputs@plt+0x22f5c>
   34360:	mov	r6, #0
   34364:	and	r2, r3, #1
   34368:	mov	r8, #2
   3436c:	add	r4, r0, r2
   34370:	add	r0, r0, r5
   34374:	add	r0, r0, r3
   34378:	sub	sl, r0, #3
   3437c:	cmp	r4, sl
   34380:	bcs	343a8 <fputs@plt+0x22fc0>
   34384:	movw	r9, #48044	; 0xbbac
   34388:	movt	r9, #8
   3438c:	ldrb	r0, [r4]
   34390:	ldrb	r2, [r9, r0]
   34394:	tst	r2, #1
   34398:	beq	343b0 <fputs@plt+0x22fc8>
   3439c:	add	r4, r4, r8
   343a0:	cmp	r4, sl
   343a4:	bcc	3438c <fputs@plt+0x22fa4>
   343a8:	mov	r0, #0
   343ac:	b	3485c <fputs@plt+0x23474>
   343b0:	cmp	r0, #43	; 0x2b
   343b4:	beq	343cc <fputs@plt+0x22fe4>
   343b8:	cmp	r0, #45	; 0x2d
   343bc:	bne	343d0 <fputs@plt+0x22fe8>
   343c0:	add	r4, r4, r8
   343c4:	mvn	r0, #0
   343c8:	b	343d4 <fputs@plt+0x22fec>
   343cc:	add	r4, r4, r8
   343d0:	mov	r0, #1
   343d4:	add	r2, sp, #12
   343d8:	mov	r5, #0
   343dc:	stm	r2, {r0, r1, r6}
   343e0:	mov	r6, #0
   343e4:	cmp	r4, sl
   343e8:	bcs	34404 <fputs@plt+0x2301c>
   343ec:	ldrb	r0, [r4]
   343f0:	cmp	r0, #48	; 0x30
   343f4:	bne	34404 <fputs@plt+0x2301c>
   343f8:	add	r4, r4, r8
   343fc:	add	r5, r5, #1
   34400:	b	343e4 <fputs@plt+0x22ffc>
   34404:	cmp	r4, sl
   34408:	bcs	3446c <fputs@plt+0x23084>
   3440c:	movw	ip, #52428	; 0xcccc
   34410:	movw	r3, #52427	; 0xcccb
   34414:	mov	r6, #0
   34418:	mov	lr, #10
   3441c:	mov	r7, #0
   34420:	movt	ip, #3276	; 0xccc
   34424:	movt	r3, #52428	; 0xcccc
   34428:	subs	r2, r6, r3
   3442c:	sbcs	r2, r7, ip
   34430:	bge	34470 <fputs@plt+0x23088>
   34434:	ldrb	r2, [r4]
   34438:	sub	r2, r2, #48	; 0x30
   3443c:	cmp	r2, #9
   34440:	bhi	34470 <fputs@plt+0x23088>
   34444:	umull	r6, r0, r6, lr
   34448:	add	r7, r7, r7, lsl #2
   3444c:	add	r4, r4, r8
   34450:	add	r5, r5, #1
   34454:	add	r0, r0, r7, lsl #1
   34458:	adds	r6, r6, r2
   3445c:	adc	r7, r0, r2, asr #31
   34460:	cmp	r4, sl
   34464:	bcc	34428 <fputs@plt+0x23040>
   34468:	b	34470 <fputs@plt+0x23088>
   3446c:	mov	r7, #0
   34470:	mov	lr, #1
   34474:	mov	r2, #0
   34478:	cmp	r4, sl
   3447c:	bcs	344a8 <fputs@plt+0x230c0>
   34480:	mov	r2, #0
   34484:	ldrb	r0, [r4]
   34488:	sub	r3, r0, #48	; 0x30
   3448c:	cmp	r3, #9
   34490:	bhi	34558 <fputs@plt+0x23170>
   34494:	add	r4, r4, r8
   34498:	add	r2, r2, #1
   3449c:	cmp	r4, sl
   344a0:	bcc	34484 <fputs@plt+0x2309c>
   344a4:	add	r5, r5, r2
   344a8:	mov	r1, #0
   344ac:	mov	ip, #1
   344b0:	mla	r8, r1, lr, r2
   344b4:	cmp	r8, #0
   344b8:	mov	r9, r8
   344bc:	rsbmi	r9, r8, #0
   344c0:	orrs	r0, r6, r7
   344c4:	beq	34534 <fputs@plt+0x2314c>
   344c8:	cmp	r8, #0
   344cc:	str	ip, [sp, #8]
   344d0:	str	r8, [sp, #4]
   344d4:	bmi	34640 <fputs@plt+0x23258>
   344d8:	movw	ip, #52427	; 0xcccb
   344dc:	movw	r1, #52428	; 0xcccc
   344e0:	movt	ip, #52428	; 0xcccc
   344e4:	movt	r1, #3276	; 0xccc
   344e8:	add	r2, ip, #1
   344ec:	subs	r2, r6, r2
   344f0:	sbcs	r2, r7, r1
   344f4:	bge	346a4 <fputs@plt+0x232bc>
   344f8:	cmp	r9, #1
   344fc:	blt	346a4 <fputs@plt+0x232bc>
   34500:	mov	r2, #10
   34504:	umull	r6, r3, r6, r2
   34508:	add	r7, r7, r7, lsl #2
   3450c:	sub	r8, r8, #1
   34510:	add	r7, r3, r7, lsl #1
   34514:	adds	r3, ip, #1
   34518:	adc	r0, r1, #0
   3451c:	subs	r3, r6, r3
   34520:	sbcs	r0, r7, r0
   34524:	bge	346a4 <fputs@plt+0x232bc>
   34528:	cmp	r8, #0
   3452c:	bgt	34504 <fputs@plt+0x2311c>
   34530:	b	346a4 <fputs@plt+0x232bc>
   34534:	add	r0, pc, #996	; 0x3e4
   34538:	cmp	r5, #0
   3453c:	vmov.i32	d17, #0	; 0x00000000
   34540:	addne	r0, r0, #8
   34544:	vldr	d16, [r0]
   34548:	ldr	r0, [sp, #12]
   3454c:	cmp	r0, #0
   34550:	vselge.f64	d16, d17, d16
   34554:	b	34834 <fputs@plt+0x2344c>
   34558:	add	r5, r5, r2
   3455c:	cmp	r0, #46	; 0x2e
   34560:	bne	345f0 <fputs@plt+0x23208>
   34564:	add	r4, r4, r8
   34568:	cmp	r4, sl
   3456c:	bcs	345c8 <fputs@plt+0x231e0>
   34570:	movw	lr, #52428	; 0xcccc
   34574:	movw	r3, #52427	; 0xcccb
   34578:	mov	r1, #10
   3457c:	movt	lr, #3276	; 0xccc
   34580:	movt	r3, #52428	; 0xcccc
   34584:	subs	r0, r6, r3
   34588:	sbcs	r0, r7, lr
   3458c:	bge	345c8 <fputs@plt+0x231e0>
   34590:	ldrb	r0, [r4]
   34594:	sub	r0, r0, #48	; 0x30
   34598:	cmp	r0, #9
   3459c:	bhi	345c8 <fputs@plt+0x231e0>
   345a0:	umull	r6, ip, r6, r1
   345a4:	add	r7, r7, r7, lsl #2
   345a8:	add	r4, r4, r8
   345ac:	sub	r2, r2, #1
   345b0:	add	r5, r5, #1
   345b4:	add	r7, ip, r7, lsl #1
   345b8:	adds	r6, r6, r0
   345bc:	adc	r7, r7, r0, asr #31
   345c0:	cmp	r4, sl
   345c4:	bcc	34584 <fputs@plt+0x2319c>
   345c8:	mov	lr, #1
   345cc:	cmp	r4, sl
   345d0:	bcs	345f0 <fputs@plt+0x23208>
   345d4:	ldrb	r0, [r4]
   345d8:	sub	r0, r0, #48	; 0x30
   345dc:	cmp	r0, #9
   345e0:	bhi	345f0 <fputs@plt+0x23208>
   345e4:	add	r4, r4, r8
   345e8:	add	r5, r5, #1
   345ec:	b	345cc <fputs@plt+0x231e4>
   345f0:	mov	r1, #0
   345f4:	cmp	r4, sl
   345f8:	bcs	344ac <fputs@plt+0x230c4>
   345fc:	ldrb	r0, [r4]
   34600:	orr	r0, r0, #32
   34604:	cmp	r0, #101	; 0x65
   34608:	bne	34818 <fputs@plt+0x23430>
   3460c:	add	r4, r4, r8
   34610:	mov	r1, #0
   34614:	mov	lr, #1
   34618:	cmp	r4, sl
   3461c:	bcs	348e0 <fputs@plt+0x234f8>
   34620:	ldrb	r0, [r4]
   34624:	mov	lr, #1
   34628:	cmp	r0, #43	; 0x2b
   3462c:	beq	34874 <fputs@plt+0x2348c>
   34630:	cmp	r0, #45	; 0x2d
   34634:	addeq	r4, r4, r8
   34638:	mvneq	lr, #0
   3463c:	b	34878 <fputs@plt+0x23490>
   34640:	mov	r0, r6
   34644:	mov	r1, r7
   34648:	mov	r2, #10
   3464c:	mov	r3, #0
   34650:	rsb	r8, r8, #0
   34654:	bl	88a7c <fputs@plt+0x77694>
   34658:	orrs	r0, r2, r3
   3465c:	bne	346a4 <fputs@plt+0x232bc>
   34660:	cmp	r9, #1
   34664:	blt	346a4 <fputs@plt+0x232bc>
   34668:	mov	r0, r6
   3466c:	mov	r1, r7
   34670:	mov	r2, #10
   34674:	mov	r3, #0
   34678:	bl	88a7c <fputs@plt+0x77694>
   3467c:	mov	r2, #10
   34680:	mov	r3, #0
   34684:	mov	r6, r0
   34688:	mov	r7, r1
   3468c:	bl	88a7c <fputs@plt+0x77694>
   34690:	orrs	r0, r2, r3
   34694:	sub	r8, r8, #1
   34698:	bne	346a4 <fputs@plt+0x232bc>
   3469c:	cmp	r8, #0
   346a0:	bgt	34668 <fputs@plt+0x23280>
   346a4:	ldr	r2, [sp, #12]
   346a8:	rsbs	r0, r6, #0
   346ac:	rsc	r1, r7, #0
   346b0:	cmp	r2, #0
   346b4:	movpl	r0, r6
   346b8:	movpl	r1, r7
   346bc:	cmp	r8, #0
   346c0:	beq	34734 <fputs@plt+0x2334c>
   346c4:	sub	r2, r8, #308	; 0x134
   346c8:	cmp	r2, #33	; 0x21
   346cc:	bhi	34740 <fputs@plt+0x23358>
   346d0:	movw	r3, #14469	; 0x3885
   346d4:	uxth	r2, r8
   346d8:	vmov.f64	d8, #112	; 0x3f800000  1.0
   346dc:	movt	r3, #16171	; 0x3f2b
   346e0:	mul	r2, r2, r3
   346e4:	movw	r3, #51068	; 0xc77c
   346e8:	movt	r3, #212	; 0xd4
   346ec:	ror	r2, r2, #2
   346f0:	cmp	r2, r3
   346f4:	bcc	347ec <fputs@plt+0x23404>
   346f8:	sub	r2, r8, #1
   346fc:	ldr	r8, [sp, #4]
   34700:	movw	ip, #57025	; 0xdec1
   34704:	vmov.f64	d16, #36	; 0x41200000  10.0
   34708:	mov	r7, #308	; 0x134
   3470c:	movt	ip, #13617	; 0x3531
   34710:	smmul	r6, r2, ip
   34714:	vmul.f64	d8, d8, d16
   34718:	asr	r3, r6, #6
   3471c:	add	r3, r3, r6, lsr #31
   34720:	mls	r3, r3, r7, r2
   34724:	sub	r2, r2, #1
   34728:	cmp	r3, #0
   3472c:	bne	34710 <fputs@plt+0x23328>
   34730:	b	347f0 <fputs@plt+0x23408>
   34734:	bl	88a1c <fputs@plt+0x77634>
   34738:	vmov	d16, r0, r1
   3473c:	b	34830 <fputs@plt+0x23448>
   34740:	movw	r2, #341	; 0x155
   34744:	cmp	r8, r2
   34748:	ble	34768 <fputs@plt+0x23380>
   3474c:	bl	88a1c <fputs@plt+0x77634>
   34750:	vmov	d16, r0, r1
   34754:	ldr	r0, [sp, #4]
   34758:	cmn	r0, #1
   3475c:	ble	34828 <fputs@plt+0x23440>
   34760:	vldr	d17, [pc, #464]	; 34938 <fputs@plt+0x23550>
   34764:	b	3482c <fputs@plt+0x23444>
   34768:	movw	r2, #41705	; 0xa2e9
   3476c:	vmov.f64	d8, #112	; 0x3f800000  1.0
   34770:	movt	r2, #11915	; 0x2e8b
   34774:	smmul	r3, r8, r2
   34778:	asr	r7, r3, #2
   3477c:	add	r7, r7, r3, lsr #31
   34780:	mov	r3, #22
   34784:	mls	r7, r7, r3, r8
   34788:	cmp	r7, #0
   3478c:	beq	347b4 <fputs@plt+0x233cc>
   34790:	vmov.f64	d16, #36	; 0x41200000  10.0
   34794:	sub	r8, r8, #1
   34798:	vmul.f64	d8, d8, d16
   3479c:	smmul	r7, r8, r2
   347a0:	asr	r6, r7, #2
   347a4:	add	r7, r6, r7, lsr #31
   347a8:	mls	r7, r7, r3, r8
   347ac:	cmp	r7, #0
   347b0:	bne	34794 <fputs@plt+0x233ac>
   347b4:	cmp	r8, #1
   347b8:	blt	347d0 <fputs@plt+0x233e8>
   347bc:	vldr	d16, [pc, #364]	; 34930 <fputs@plt+0x23548>
   347c0:	vmul.f64	d8, d8, d16
   347c4:	sub	r8, r8, #22
   347c8:	cmp	r8, #0
   347cc:	bgt	347c0 <fputs@plt+0x233d8>
   347d0:	bl	88a1c <fputs@plt+0x77634>
   347d4:	vmov	d16, r0, r1
   347d8:	ldr	r0, [sp, #4]
   347dc:	cmn	r0, #1
   347e0:	ble	3486c <fputs@plt+0x23484>
   347e4:	vmul.f64	d16, d8, d16
   347e8:	b	34830 <fputs@plt+0x23448>
   347ec:	ldr	r8, [sp, #4]
   347f0:	bl	88a1c <fputs@plt+0x77634>
   347f4:	vmov	d16, r0, r1
   347f8:	vldr	d17, [pc, #320]	; 34940 <fputs@plt+0x23558>
   347fc:	cmn	r8, #1
   34800:	ble	3480c <fputs@plt+0x23424>
   34804:	vmul.f64	d16, d8, d16
   34808:	b	3482c <fputs@plt+0x23444>
   3480c:	vdiv.f64	d16, d16, d8
   34810:	vdiv.f64	d16, d16, d17
   34814:	b	34830 <fputs@plt+0x23448>
   34818:	mov	r1, #0
   3481c:	mov	lr, #1
   34820:	mov	ip, #1
   34824:	b	348ec <fputs@plt+0x23504>
   34828:	vmov.i32	d17, #0	; 0x00000000
   3482c:	vmul.f64	d16, d16, d17
   34830:	ldr	ip, [sp, #8]
   34834:	ldr	r0, [sp, #16]
   34838:	mov	r1, #0
   3483c:	cmp	r5, #0
   34840:	vstr	d16, [r0]
   34844:	ldr	r0, [sp, #20]
   34848:	movle	r0, r1
   3484c:	cmp	r4, sl
   34850:	movcc	r0, r1
   34854:	cmp	ip, #0
   34858:	moveq	r0, ip
   3485c:	sub	sp, fp, #40	; 0x28
   34860:	vpop	{d8}
   34864:	add	sp, sp, #4
   34868:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3486c:	vdiv.f64	d16, d16, d8
   34870:	b	34830 <fputs@plt+0x23448>
   34874:	add	r4, r4, r8
   34878:	cmp	r4, sl
   3487c:	bcs	348e0 <fputs@plt+0x234f8>
   34880:	ldrb	r0, [r4]
   34884:	mov	r1, #0
   34888:	sub	r0, r0, #48	; 0x30
   3488c:	cmp	r0, #9
   34890:	bhi	348e8 <fputs@plt+0x23500>
   34894:	str	lr, [sp, #8]
   34898:	add	r3, r4, r8
   3489c:	mov	r1, #0
   348a0:	movw	lr, #10000	; 0x2710
   348a4:	mov	ip, #1
   348a8:	mov	r4, r3
   348ac:	add	r3, r1, r1, lsl #2
   348b0:	cmp	r1, lr
   348b4:	movw	r1, #10000	; 0x2710
   348b8:	addlt	r1, r0, r3, lsl #1
   348bc:	cmp	r4, sl
   348c0:	bcs	348d8 <fputs@plt+0x234f0>
   348c4:	mov	r3, r4
   348c8:	ldrb	r0, [r3], r8
   348cc:	sub	r0, r0, #48	; 0x30
   348d0:	cmp	r0, #9
   348d4:	bls	348a8 <fputs@plt+0x234c0>
   348d8:	ldr	lr, [sp, #8]
   348dc:	b	348ec <fputs@plt+0x23504>
   348e0:	mov	ip, #0
   348e4:	b	344b0 <fputs@plt+0x230c8>
   348e8:	mov	ip, #0
   348ec:	cmp	r5, #0
   348f0:	cmpne	ip, #0
   348f4:	beq	344b0 <fputs@plt+0x230c8>
   348f8:	b	34910 <fputs@plt+0x23528>
   348fc:	ldrb	r0, [r4]
   34900:	ldrb	r0, [r9, r0]
   34904:	tst	r0, #1
   34908:	beq	344b0 <fputs@plt+0x230c8>
   3490c:	add	r4, r4, r8
   34910:	cmp	r4, sl
   34914:	bcc	348fc <fputs@plt+0x23514>
   34918:	b	344b0 <fputs@plt+0x230c8>
   3491c:	nop	{0}
	...
   3492c:	andhi	r0, r0, r0
   34930:			; <UNDEFINED> instruction: 0x064dd592
   34934:	strmi	pc, [r0], #207	; 0xcf
   34938:	andeq	r0, r0, r0
   3493c:	svcvc	0x00f00000	; IMB
   34940:	strbhi	ip, [fp, #2208]!	; 0x8a0
   34944:	svcvc	0x00e1ccf3
   34948:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   3494c:	add	fp, sp, #28
   34950:	sub	sp, sp, #8
   34954:	cmp	r3, #1
   34958:	bne	34970 <fputs@plt+0x23588>
   3495c:	add	r5, r0, r2
   34960:	mov	ip, #0
   34964:	mov	r3, #1
   34968:	mov	lr, r0
   3496c:	b	349b0 <fputs@plt+0x235c8>
   34970:	rsb	r4, r3, #3
   34974:	mov	ip, #0
   34978:	cmp	r4, r2
   3497c:	bge	34998 <fputs@plt+0x235b0>
   34980:	ldrb	r7, [r0, r4]
   34984:	cmp	r7, #0
   34988:	bne	34994 <fputs@plt+0x235ac>
   3498c:	add	r4, r4, #2
   34990:	b	34978 <fputs@plt+0x23590>
   34994:	mov	ip, #1
   34998:	and	r2, r3, #1
   3499c:	add	lr, r0, r2
   349a0:	add	r0, r0, r4
   349a4:	add	r0, r0, r3
   349a8:	mov	r3, #2
   349ac:	sub	r5, r0, #3
   349b0:	mov	r7, #0
   349b4:	cmp	lr, r5
   349b8:	bcs	34a00 <fputs@plt+0x23618>
   349bc:	movw	r0, #48044	; 0xbbac
   349c0:	movt	r0, #8
   349c4:	ldrb	r2, [lr]
   349c8:	ldrb	r4, [r0, r2]
   349cc:	tst	r4, #1
   349d0:	beq	349e4 <fputs@plt+0x235fc>
   349d4:	add	lr, lr, r3
   349d8:	cmp	lr, r5
   349dc:	bcc	349c4 <fputs@plt+0x235dc>
   349e0:	b	34a00 <fputs@plt+0x23618>
   349e4:	cmp	r2, #43	; 0x2b
   349e8:	beq	349fc <fputs@plt+0x23614>
   349ec:	cmp	r2, #45	; 0x2d
   349f0:	addeq	lr, lr, r3
   349f4:	moveq	r7, #1
   349f8:	b	34a00 <fputs@plt+0x23618>
   349fc:	add	lr, lr, r3
   34a00:	cmp	lr, r5
   34a04:	mov	r2, lr
   34a08:	bcs	34a28 <fputs@plt+0x23640>
   34a0c:	mov	r2, lr
   34a10:	ldrb	r0, [r2]
   34a14:	cmp	r0, #48	; 0x30
   34a18:	bne	34a28 <fputs@plt+0x23640>
   34a1c:	add	r2, r2, r3
   34a20:	cmp	r2, r5
   34a24:	bcc	34a10 <fputs@plt+0x23628>
   34a28:	cmp	r2, r5
   34a2c:	bcs	34a9c <fputs@plt+0x236b4>
   34a30:	str	r1, [sp, #4]
   34a34:	mov	r1, ip
   34a38:	mov	r0, #10
   34a3c:	mov	r4, #0
   34a40:	mov	r8, #0
   34a44:	mov	r9, #0
   34a48:	str	r7, [sp]
   34a4c:	ldrb	sl, [r2, r4]
   34a50:	sub	ip, sl, #48	; 0x30
   34a54:	uxtb	r6, ip
   34a58:	cmp	r6, #9
   34a5c:	bhi	34acc <fputs@plt+0x236e4>
   34a60:	add	r6, r9, r9, lsl #2
   34a64:	mov	r7, sl
   34a68:	add	r4, r4, r3
   34a6c:	lsl	r6, r6, #1
   34a70:	umlal	r7, r6, r8, r0
   34a74:	subs	r8, r7, #48	; 0x30
   34a78:	add	r7, r2, r4
   34a7c:	sbc	r9, r6, #0
   34a80:	cmp	r7, r5
   34a84:	bcc	34a4c <fputs@plt+0x23664>
   34a88:	mov	ip, r1
   34a8c:	ldr	r1, [sp, #4]
   34a90:	ldr	r7, [sp]
   34a94:	mov	r6, #1
   34a98:	b	34adc <fputs@plt+0x236f4>
   34a9c:	mov	r8, #0
   34aa0:	mov	r6, #1
   34aa4:	cmp	r7, #0
   34aa8:	mov	r9, #0
   34aac:	mov	r4, #0
   34ab0:	mov	sl, #0
   34ab4:	beq	34aec <fputs@plt+0x23704>
   34ab8:	rsbs	r0, r8, #0
   34abc:	rsc	r5, r9, #0
   34ac0:	stm	r1, {r0, r5}
   34ac4:	mov	r0, #0
   34ac8:	b	34b18 <fputs@plt+0x23730>
   34acc:	mov	ip, r1
   34ad0:	ldr	r1, [sp, #4]
   34ad4:	ldr	r7, [sp]
   34ad8:	mov	r6, #0
   34adc:	cmn	r9, #1
   34ae0:	ble	34af8 <fputs@plt+0x23710>
   34ae4:	cmp	r7, #0
   34ae8:	bne	34ab8 <fputs@plt+0x236d0>
   34aec:	mov	r0, #2
   34af0:	strd	r8, [r1]
   34af4:	b	34b18 <fputs@plt+0x23730>
   34af8:	cmp	r7, #0
   34afc:	mvn	r0, #0
   34b00:	mvn	r5, #-2147483648	; 0x80000000
   34b04:	movwne	r0, #0
   34b08:	movne	r5, #-2147483648	; 0x80000000
   34b0c:	stm	r1, {r0, r5}
   34b10:	eor	r0, r7, #1
   34b14:	lsl	r0, r0, #1
   34b18:	mov	r1, #1
   34b1c:	cmp	sl, #0
   34b20:	beq	34b2c <fputs@plt+0x23744>
   34b24:	cmp	r6, #0
   34b28:	beq	34bbc <fputs@plt+0x237d4>
   34b2c:	cmp	lr, r2
   34b30:	cmpeq	r4, #0
   34b34:	beq	34bbc <fputs@plt+0x237d4>
   34b38:	cmp	ip, #0
   34b3c:	bne	34bbc <fputs@plt+0x237d4>
   34b40:	mov	r7, #19
   34b44:	smulbb	r7, r3, r7
   34b48:	cmp	r4, r7
   34b4c:	bhi	34bbc <fputs@plt+0x237d4>
   34b50:	mov	r1, #0
   34b54:	bcc	34bbc <fputs@plt+0x237d4>
   34b58:	movw	r7, #63342	; 0xf76e
   34b5c:	mov	r1, #0
   34b60:	mov	r6, r2
   34b64:	movt	r7, #8
   34b68:	ldrb	r5, [r7, r1]
   34b6c:	ldrb	r4, [r6], r3
   34b70:	add	r1, r1, #1
   34b74:	cmp	r1, #17
   34b78:	sub	r5, r4, r5
   34b7c:	bhi	34b88 <fputs@plt+0x237a0>
   34b80:	cmp	r5, #0
   34b84:	beq	34b68 <fputs@plt+0x23780>
   34b88:	cmp	r5, #0
   34b8c:	beq	34b9c <fputs@plt+0x237b4>
   34b90:	add	r1, r5, r5, lsl #2
   34b94:	lsl	r1, r1, #1
   34b98:	b	34ba8 <fputs@plt+0x237c0>
   34b9c:	add	r1, r3, r3, lsl #3
   34ba0:	ldrb	r1, [r2, r1, lsl #1]
   34ba4:	sub	r1, r1, #56	; 0x38
   34ba8:	cmp	r1, #0
   34bac:	bmi	34bb8 <fputs@plt+0x237d0>
   34bb0:	movne	r0, #1
   34bb4:	b	34bc0 <fputs@plt+0x237d8>
   34bb8:	mov	r1, #0
   34bbc:	mov	r0, r1
   34bc0:	sub	sp, fp, #28
   34bc4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   34bc8:	push	{r4, r5, r6, sl, fp, lr}
   34bcc:	add	fp, sp, #16
   34bd0:	mov	r4, r0
   34bd4:	ldrh	r0, [r0, #8]
   34bd8:	movw	r1, #9312	; 0x2460
   34bdc:	mov	r5, r3
   34be0:	mov	r6, r2
   34be4:	tst	r0, r1
   34be8:	beq	34bf8 <fputs@plt+0x23810>
   34bec:	mov	r0, r4
   34bf0:	bl	337e4 <fputs@plt+0x223fc>
   34bf4:	b	34c00 <fputs@plt+0x23818>
   34bf8:	mov	r0, #1
   34bfc:	strh	r0, [r4, #8]
   34c00:	mov	r0, #4
   34c04:	strh	r0, [r4, #8]
   34c08:	str	r6, [r4]
   34c0c:	str	r5, [r4, #4]
   34c10:	pop	{r4, r5, r6, sl, fp, pc}
   34c14:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   34c18:	add	fp, sp, #28
   34c1c:	sub	sp, sp, #4
   34c20:	vpush	{d8-d9}
   34c24:	sub	sp, sp, #464	; 0x1d0
   34c28:	ldm	r0, {r8, sl}
   34c2c:	mov	r4, r0
   34c30:	mov	r6, r0
   34c34:	ldr	r5, [r4, #8]!
   34c38:	ldr	r0, [r8, #36]	; 0x24
   34c3c:	mov	r9, r8
   34c40:	ldrb	r7, [r8, #66]	; 0x42
   34c44:	str	r0, [sp, #140]	; 0x8c
   34c48:	ldr	r0, [r9, #32]!
   34c4c:	str	r0, [sp, #144]	; 0x90
   34c50:	mov	r0, r6
   34c54:	bl	32a88 <fputs@plt+0x216a0>
   34c58:	ldr	r0, [r6, #80]	; 0x50
   34c5c:	cmp	r0, #7
   34c60:	bne	34ccc <fputs@plt+0x238e4>
   34c64:	mov	r0, #0
   34c68:	mov	r5, #0
   34c6c:	mov	r7, sl
   34c70:	str	r0, [sp, #136]	; 0x88
   34c74:	mov	r0, sl
   34c78:	ldrb	r0, [r8, #69]	; 0x45
   34c7c:	cmp	r0, #0
   34c80:	bne	34cb0 <fputs@plt+0x238c8>
   34c84:	ldrb	r0, [r8, #70]	; 0x46
   34c88:	cmp	r0, #0
   34c8c:	bne	34cb0 <fputs@plt+0x238c8>
   34c90:	mov	r0, #1
   34c94:	strb	r0, [r8, #69]	; 0x45
   34c98:	ldr	r1, [r8, #164]	; 0xa4
   34c9c:	cmp	r1, #1
   34ca0:	strge	r0, [r8, #248]	; 0xf8
   34ca4:	ldr	r0, [r8, #256]	; 0x100
   34ca8:	add	r0, r0, #1
   34cac:	str	r0, [r8, #256]	; 0x100
   34cb0:	movw	r1, #62927	; 0xf5cf
   34cb4:	mov	r0, r6
   34cb8:	str	sl, [sp, #160]	; 0xa0
   34cbc:	movt	r1, #8
   34cc0:	bl	33518 <fputs@plt+0x22130>
   34cc4:	mov	sl, #7
   34cc8:	b	34d3c <fputs@plt+0x23954>
   34ccc:	mov	r1, #0
   34cd0:	add	r0, r6, #136	; 0x88
   34cd4:	str	sl, [sp, #152]	; 0x98
   34cd8:	str	r1, [r6, #80]	; 0x50
   34cdc:	str	r1, [r0]
   34ce0:	str	r1, [r0, #4]
   34ce4:	str	r1, [r6, #20]
   34ce8:	str	r1, [r8, #388]	; 0x184
   34cec:	ldr	r0, [r8, #248]	; 0xf8
   34cf0:	cmp	r0, #0
   34cf4:	beq	34e64 <fputs@plt+0x23a7c>
   34cf8:	ldr	r7, [sp, #152]	; 0x98
   34cfc:	mov	r0, #0
   34d00:	mov	r5, #0
   34d04:	str	r0, [sp, #136]	; 0x88
   34d08:	str	r7, [sp, #160]	; 0xa0
   34d0c:	ldrb	r0, [r8, #69]	; 0x45
   34d10:	mov	sl, #7
   34d14:	movw	r1, #62776	; 0xf538
   34d18:	movt	r1, #8
   34d1c:	cmp	r0, #0
   34d20:	movw	r0, #60884	; 0xedd4
   34d24:	movt	r0, #8
   34d28:	movweq	sl, #9
   34d2c:	str	sl, [r6, #80]	; 0x50
   34d30:	ldr	r2, [r0, sl, lsl #2]
   34d34:	mov	r0, r6
   34d38:	bl	33518 <fputs@plt+0x22130>
   34d3c:	ldrb	r0, [r8, #69]	; 0x45
   34d40:	cmp	r0, #0
   34d44:	ldr	r0, [r6, #44]	; 0x2c
   34d48:	movne	sl, #7
   34d4c:	cmp	r0, #0
   34d50:	bne	34d74 <fputs@plt+0x2398c>
   34d54:	movw	r1, #3082	; 0xc0a
   34d58:	cmp	sl, r1
   34d5c:	beq	34d74 <fputs@plt+0x2398c>
   34d60:	cmp	sl, #516	; 0x204
   34d64:	bne	34dfc <fputs@plt+0x23a14>
   34d68:	movw	r2, #13412	; 0x3464
   34d6c:	movt	r2, #9
   34d70:	b	34e20 <fputs@plt+0x23a38>
   34d74:	movw	r1, #3082	; 0xc0a
   34d78:	str	sl, [r6, #80]	; 0x50
   34d7c:	cmp	sl, r1
   34d80:	bne	34e34 <fputs@plt+0x23a4c>
   34d84:	ldr	r3, [r6, #168]	; 0xa8
   34d88:	str	r0, [sp]
   34d8c:	ldr	r0, [sp, #160]	; 0xa0
   34d90:	movw	r1, #52429	; 0xcccd
   34d94:	movt	r1, #52428	; 0xcccc
   34d98:	sub	r0, r0, r7
   34d9c:	asr	r0, r0, #2
   34da0:	mul	r2, r0, r1
   34da4:	movw	r1, #65369	; 0xff59
   34da8:	movw	r0, #3082	; 0xc0a
   34dac:	movt	r1, #8
   34db0:	bl	15e38 <fputs@plt+0x4a50>
   34db4:	mov	r0, r6
   34db8:	bl	31e5c <fputs@plt+0x20a74>
   34dbc:	ldrb	r0, [r8, #69]	; 0x45
   34dc0:	ldr	r2, [sp, #136]	; 0x88
   34dc4:	cmp	r0, #0
   34dc8:	bne	3d548 <fputs@plt+0x2c160>
   34dcc:	ldrb	r0, [r8, #70]	; 0x46
   34dd0:	cmp	r0, #0
   34dd4:	bne	3d548 <fputs@plt+0x2c160>
   34dd8:	mov	r0, #1
   34ddc:	strb	r0, [r8, #69]	; 0x45
   34de0:	ldr	r1, [r8, #164]	; 0xa4
   34de4:	cmp	r1, #1
   34de8:	strge	r0, [r8, #248]	; 0xf8
   34dec:	ldr	r0, [r8, #256]	; 0x100
   34df0:	add	r0, r0, #1
   34df4:	str	r0, [r8, #256]	; 0x100
   34df8:	b	3d548 <fputs@plt+0x2c160>
   34dfc:	movw	r2, #13398	; 0x3456
   34e00:	uxtb	r0, sl
   34e04:	movt	r2, #9
   34e08:	cmp	r0, #26
   34e0c:	bhi	34e20 <fputs@plt+0x23a38>
   34e10:	cmp	r0, #2
   34e14:	movwne	r1, #60884	; 0xedd4
   34e18:	movtne	r1, #8
   34e1c:	ldrne	r2, [r1, r0, lsl #2]
   34e20:	movw	r1, #62776	; 0xf538
   34e24:	mov	r0, r6
   34e28:	movt	r1, #8
   34e2c:	bl	33518 <fputs@plt+0x22130>
   34e30:	str	sl, [r6, #80]	; 0x50
   34e34:	orr	r0, sl, #4
   34e38:	uxtb	r0, r0
   34e3c:	cmp	r0, #14
   34e40:	bne	3d508 <fputs@plt+0x2c120>
   34e44:	ldr	r0, [r8]
   34e48:	ldr	r3, [r0, #68]	; 0x44
   34e4c:	cmp	r3, #0
   34e50:	beq	3d500 <fputs@plt+0x2c118>
   34e54:	mov	r1, #0
   34e58:	mov	r2, #0
   34e5c:	blx	r3
   34e60:	b	3d504 <fputs@plt+0x2c11c>
   34e64:	ldr	r0, [r8, #304]	; 0x130
   34e68:	mov	r1, #0
   34e6c:	str	r5, [sp, #156]	; 0x9c
   34e70:	str	r7, [sp, #96]	; 0x60
   34e74:	str	r4, [sp, #108]	; 0x6c
   34e78:	str	r9, [sp, #120]	; 0x78
   34e7c:	str	r1, [sp, #80]	; 0x50
   34e80:	cmp	r0, #0
   34e84:	mov	r0, #0
   34e88:	beq	34ea4 <fputs@plt+0x23abc>
   34e8c:	ldr	r0, [r8, #312]	; 0x138
   34e90:	ldr	r1, [r6, #124]	; 0x7c
   34e94:	udiv	r2, r1, r0
   34e98:	mul	r2, r2, r0
   34e9c:	sub	r1, r2, r1
   34ea0:	add	r0, r0, r1
   34ea4:	str	r0, [sp, #92]	; 0x5c
   34ea8:	add	r0, r6, #144	; 0x90
   34eac:	ldr	r1, [sp, #152]	; 0x98
   34eb0:	mov	r5, #0
   34eb4:	str	r6, [sp, #132]	; 0x84
   34eb8:	str	r8, [sp, #124]	; 0x7c
   34ebc:	str	r0, [sp, #76]	; 0x4c
   34ec0:	add	r0, r6, #152	; 0x98
   34ec4:	str	r0, [sp, #36]	; 0x24
   34ec8:	add	r0, r8, #440	; 0x1b8
   34ecc:	str	r0, [sp, #68]	; 0x44
   34ed0:	add	r0, r8, #448	; 0x1c0
   34ed4:	str	r0, [sp, #44]	; 0x2c
   34ed8:	ldr	r0, [r6, #76]	; 0x4c
   34edc:	add	r0, r0, r0, lsl #2
   34ee0:	add	sl, r1, r0, lsl #2
   34ee4:	add	r0, sp, #168	; 0xa8
   34ee8:	add	r1, r0, #4
   34eec:	add	r0, r0, #8
   34ef0:	str	r0, [sp, #48]	; 0x30
   34ef4:	add	r0, r8, #320	; 0x140
   34ef8:	str	r1, [sp, #64]	; 0x40
   34efc:	sub	r1, fp, #128	; 0x80
   34f00:	str	r0, [sp, #40]	; 0x28
   34f04:	add	r0, r6, #204	; 0xcc
   34f08:	add	r2, r1, #40	; 0x28
   34f0c:	add	r1, r1, #20
   34f10:	str	r0, [sp, #60]	; 0x3c
   34f14:	add	r0, r6, #44	; 0x2c
   34f18:	str	r2, [sp, #56]	; 0x38
   34f1c:	str	r1, [sp, #52]	; 0x34
   34f20:	str	r0, [sp, #84]	; 0x54
   34f24:	add	r0, r6, #56	; 0x38
   34f28:	str	r0, [sp, #116]	; 0x74
   34f2c:	mov	r0, #0
   34f30:	str	r0, [sp, #72]	; 0x48
   34f34:	mov	r0, #0
   34f38:	str	r0, [sp, #136]	; 0x88
   34f3c:	mov	r0, #0
   34f40:	str	r0, [sp, #128]	; 0x80
   34f44:	ldrb	r9, [sl]
   34f48:	add	r5, r5, #1
   34f4c:	cmp	r9, #158	; 0x9e
   34f50:	bhi	3d044 <fputs@plt+0x2bc5c>
   34f54:	add	r0, pc, #0
   34f58:	ldr	pc, [r0, r9, lsl #2]
   34f5c:	andeq	r6, r3, r8, lsr ip
   34f60:	muleq	r3, r0, r5
   34f64:	muleq	r3, r4, ip
   34f68:	ldrdeq	r6, [r3], -r0
   34f6c:	andeq	r5, r3, r8, asr #17
   34f70:	andeq	r5, r3, r8, asr #17
   34f74:	andeq	r5, r3, r0, ror #17
   34f78:	andeq	r5, r3, r0, ror #17
   34f7c:	muleq	r3, ip, sp
   34f80:	andeq	r6, r3, r0, ror lr
   34f84:	andeq	r6, r3, ip, lsr #29
   34f88:	andeq	r6, r3, ip, lsl sl
   34f8c:	andeq	r7, r3, r0, ror #17
   34f90:	andeq	fp, r3, r0, asr #11
   34f94:	andeq	r7, r3, r0, lsr #1
   34f98:	ldrdeq	r7, [r3], -ip
   34f9c:	andeq	r7, r3, r8, ror #19
   34fa0:	andeq	r7, r3, r4, lsl #2
   34fa4:	andeq	r6, r3, ip, ror #21
   34fa8:	andeq	r6, r3, r0, lsr fp
   34fac:	andeq	r7, r3, r4, lsl sl
   34fb0:	andeq	r7, r3, r0, lsr sl
   34fb4:	andeq	r7, r3, r4, asr #21
   34fb8:	andeq	r6, r3, r8, lsr #10
   34fbc:	strdeq	sl, [r3], -r4
   34fc0:	strdeq	r7, [r3], -r4
   34fc4:	andeq	r6, r3, r8, asr r5
   34fc8:	andeq	r6, r3, ip, ror r5
   34fcc:	andeq	r7, r3, r0, lsr fp
   34fd0:	andeq	r7, r3, ip, lsr #23
   34fd4:	andeq	r7, r3, r0, ror ip
   34fd8:			; <UNDEFINED> instruction: 0x000365b0
   34fdc:	andeq	r7, r3, r8, lsr r1
   34fe0:	andeq	sp, r3, r0, ror #11
   34fe4:	ldrdeq	r6, [r3], -r0
   34fe8:	andeq	r8, r3, r8, lsr r1
   34fec:	andeq	r6, r3, r8, ror #22
   34ff0:	andeq	r8, r3, r0, lsl r2
   34ff4:	andeq	r7, r3, r0, lsl #3
   34ff8:	andeq	r8, r3, r8, ror #4
   34ffc:			; <UNDEFINED> instruction: 0x000382b0
   35000:	andeq	r6, r3, ip, lsl #12
   35004:	andeq	r8, r3, r8, lsl #6
   35008:			; <UNDEFINED> instruction: 0x000383b0
   3500c:	andeq	r6, r3, r8, ror fp
   35010:	andeq	r5, r3, r4, lsl #20
   35014:	andeq	r5, r3, r4, lsl #20
   35018:	andeq	r8, r3, r0, ror r7
   3501c:	andeq	r6, r3, r8, lsl r6
   35020:	andeq	r6, r3, r0, ror r6
   35024:	andeq	r7, r3, ip, asr #3
   35028:	andeq	r7, r3, r0, ror #25
   3502c:	andeq	r6, r3, r0, lsr #8
   35030:	andeq	r6, r3, r4, lsr #17
   35034:	ldrdeq	r6, [r3], -r0
   35038:	ldrdeq	r6, [r3], -r0
   3503c:	andeq	r5, r3, ip, asr sl
   35040:	andeq	r5, r3, ip, asr sl
   35044:	andeq	r7, r3, r8, lsl r3
   35048:	andeq	r8, r3, r8, lsr #15
   3504c:	muleq	r3, r8, fp
   35050:	ldrdeq	r8, [r3], -r0
   35054:	andeq	sp, r3, r4, asr #32
   35058:	muleq	r3, ip, r2
   3505c:	muleq	r3, ip, r2
   35060:	muleq	r3, ip, r2
   35064:	muleq	r3, ip, r2
   35068:	strdeq	r5, [r3], -r4
   3506c:	strdeq	r5, [r3], -r4
   35070:	strdeq	r5, [r3], -r4
   35074:	andeq	r7, r3, ip, lsr #26
   35078:	andeq	r5, r3, ip, asr #18
   3507c:	andeq	r5, r3, ip, asr #18
   35080:	andeq	r6, r3, r4, ror r4
   35084:			; <UNDEFINED> instruction: 0x000364b0
   35088:	andeq	r5, r3, r8, lsl #11
   3508c:	andeq	r7, r3, r8, lsl r4
   35090:	ldrdeq	r6, [r3], -r4
   35094:	ldrdeq	r5, [r3], -r8
   35098:	ldrdeq	r5, [r3], -r8
   3509c:	ldrdeq	r5, [r3], -r8
   350a0:	ldrdeq	r5, [r3], -r8
   350a4:	ldrdeq	r5, [r3], -r8
   350a8:	ldrdeq	r5, [r3], -r8
   350ac:	andeq	r5, r3, r8, lsl #11
   350b0:	andeq	r5, r3, r4, asr #6
   350b4:	andeq	r5, r3, r4, asr #6
   350b8:	andeq	r5, r3, r4, asr #6
   350bc:	andeq	r5, r3, r4, asr #6
   350c0:	andeq	r5, r3, ip, asr r2
   350c4:	andeq	r5, r3, ip, asr r2
   350c8:	andeq	r5, r3, ip, asr r2
   350cc:	andeq	r5, r3, ip, asr r2
   350d0:	andeq	r5, r3, ip, asr r2
   350d4:	andeq	r7, r3, r4, lsr r4
   350d8:	strdeq	r8, [r3], -r8	; <UNPREDICTABLE>
   350dc:	andeq	r8, r3, r0, lsl #17
   350e0:	andeq	r8, r3, r8, lsl #27
   350e4:	ldrdeq	r7, [r3], -r4
   350e8:	andeq	r8, r3, r4, asr #27
   350ec:	andeq	r7, r3, r0, asr #27
   350f0:	andeq	r5, r3, ip, asr #22
   350f4:	andeq	r5, r3, ip, asr #22
   350f8:	ldrdeq	r8, [r3], -r8	; <UNPREDICTABLE>
   350fc:	muleq	r3, ip, r2
   35100:			; <UNDEFINED> instruction: 0x000388b8
   35104:	andeq	r5, r3, r0, asr #11
   35108:	andeq	r5, r3, r0, asr #11
   3510c:	andeq	r5, r3, ip, asr #11
   35110:	muleq	r3, r4, fp
   35114:	muleq	r3, r4, fp
   35118:	andeq	r7, r3, r4, lsl lr
   3511c:	andeq	r5, r3, r4, lsr #24
   35120:	andeq	r5, r3, r4, lsr #24
   35124:			; <UNDEFINED> instruction: 0x000353b4
   35128:			; <UNDEFINED> instruction: 0x000353b4
   3512c:			; <UNDEFINED> instruction: 0x000353b4
   35130:			; <UNDEFINED> instruction: 0x000353b4
   35134:	andeq	r5, r3, ip, lsr #31
   35138:	andeq	r8, r3, r0, lsr r9
   3513c:	andeq	r6, r3, r0, lsr #19
   35140:	muleq	r3, r8, ip
   35144:	muleq	r3, r8, ip
   35148:			; <UNDEFINED> instruction: 0x00037ebc
   3514c:	strdeq	r6, [r3], -r0
   35150:	andeq	r6, r3, r8, lsl #24
   35154:	andeq	r8, r3, r4, lsl r8
   35158:	andeq	r8, r3, r0, asr lr
   3515c:			; <UNDEFINED> instruction: 0x000389bc
   35160:	andeq	r8, r3, r4, lsr #26
   35164:	strdeq	r7, [r3], -r4
   35168:	andeq	r9, r3, r0, asr #32
   3516c:	ldrdeq	r5, [r3], -ip
   35170:	strdeq	r6, [r3], -r8
   35174:	andeq	r9, r3, r0, lsr r1
   35178:	muleq	r3, r8, pc	; <UNPREDICTABLE>
   3517c:	andeq	r7, r3, r0, asr #31
   35180:	ldrdeq	r7, [r3], -r4
   35184:			; <UNDEFINED> instruction: 0x000361b4
   35188:	andeq	r8, r3, r8, ror #8
   3518c:			; <UNDEFINED> instruction: 0x000376b8
   35190:	andeq	r9, r3, r0, ror #2
   35194:	muleq	r3, ip, r2
   35198:	andeq	r8, r3, r4, lsr #9
   3519c:	andeq	r8, r3, r4, ror r0
   351a0:	ldrdeq	r6, [r3], -r8
   351a4:	andeq	r8, r3, r8, ror r5
   351a8:	andeq	r9, r3, r4, lsr #32
   351ac:	strdeq	r7, [r3], -r0
   351b0:	andeq	r8, r3, ip, lsr #29
   351b4:	andeq	r8, r3, r4, lsr #12
   351b8:	muleq	r3, r4, r7
   351bc:	andeq	r8, r3, r0, lsl #1
   351c0:	andeq	r7, r3, ip, lsl #17
   351c4:	andeq	r8, r3, r0, asr #14
   351c8:	andeq	r8, r3, ip, lsl #31
   351cc:	andeq	r6, r3, ip, ror #4
   351d0:	ldrdeq	r9, [r3], -r0
   351d4:	strdeq	r6, [r3], -r4
   351d8:	ldr	r0, [sl, #4]
   351dc:	ldr	r1, [sp, #156]	; 0x9c
   351e0:	str	r5, [sp, #148]	; 0x94
   351e4:	add	r0, r0, r0, lsl #2
   351e8:	add	r8, r1, r0, lsl #3
   351ec:	ldr	r0, [sl, #12]
   351f0:	mov	r5, r8
   351f4:	ldrh	r7, [r5, #8]!
   351f8:	add	r0, r0, r0, lsl #2
   351fc:	add	r6, r1, r0, lsl #3
   35200:	mov	r0, sl
   35204:	str	r0, [sp, #160]	; 0xa0
   35208:	ldrb	r0, [r0, #3]
   3520c:	mov	sl, r6
   35210:	ldrh	r4, [sl, #8]!
   35214:	orr	r1, r4, r7
   35218:	tst	r1, #1
   3521c:	bne	354cc <fputs@plt+0x240e4>
   35220:	and	r0, r0, #71	; 0x47
   35224:	cmp	r0, #67	; 0x43
   35228:	bcc	35d5c <fputs@plt+0x24974>
   3522c:	and	r0, r7, #14
   35230:	cmp	r0, #2
   35234:	moveq	r0, r8
   35238:	moveq	r1, #0
   3523c:	bleq	1c920 <fputs@plt+0xb538>
   35240:	and	r0, r4, #14
   35244:	cmp	r0, #2
   35248:	bne	35dcc <fputs@plt+0x249e4>
   3524c:	mov	r0, r6
   35250:	mov	r1, #0
   35254:	bl	1c920 <fputs@plt+0xb538>
   35258:	b	35dcc <fputs@plt+0x249e4>
   3525c:	ldr	r0, [sl, #4]
   35260:	ldr	r1, [sp, #156]	; 0x9c
   35264:	str	sl, [sp, #160]	; 0xa0
   35268:	str	r5, [sp, #148]	; 0x94
   3526c:	add	r0, r0, r0, lsl #2
   35270:	add	r7, r1, r0, lsl #3
   35274:	mov	r4, r7
   35278:	ldrh	r0, [r4, #8]!
   3527c:	ands	sl, r0, #12
   35280:	bne	396dc <fputs@plt+0x282f4>
   35284:	tst	r0, #18
   35288:	beq	396d8 <fputs@plt+0x282f0>
   3528c:	mov	r0, r7
   35290:	bl	4075c <fputs@plt+0x2f374>
   35294:	mov	sl, r0
   35298:	b	396dc <fputs@plt+0x282f4>
   3529c:	ldr	r1, [sp, #116]	; 0x74
   352a0:	ldr	r0, [sl, #4]
   352a4:	str	r5, [sp, #148]	; 0x94
   352a8:	ldr	r1, [r1]
   352ac:	ldr	r5, [r1, r0, lsl #2]
   352b0:	mov	r0, #0
   352b4:	strb	r0, [r5, #2]
   352b8:	ldrb	r0, [r5, #4]
   352bc:	cmp	r0, #0
   352c0:	beq	35e1c <fputs@plt+0x24a34>
   352c4:	ldr	r0, [sl, #12]
   352c8:	ldr	r1, [sp, #156]	; 0x9c
   352cc:	add	r0, r0, r0, lsl #2
   352d0:	add	r6, r1, r0, lsl #3
   352d4:	mov	r4, r6
   352d8:	ldrh	r0, [r4, #8]!
   352dc:	and	r0, r0, #14
   352e0:	cmp	r0, #2
   352e4:	moveq	r0, r6
   352e8:	moveq	r1, #0
   352ec:	bleq	1c920 <fputs@plt+0xb538>
   352f0:	mov	r0, r6
   352f4:	bl	19e50 <fputs@plt+0x8a68>
   352f8:	mov	r8, r0
   352fc:	ldrh	r0, [r4]
   35300:	mov	r7, r1
   35304:	tst	r0, #4
   35308:	bne	3ae80 <fputs@plt+0x29a98>
   3530c:	tst	r0, #8
   35310:	beq	3af78 <fputs@plt+0x29b90>
   35314:	mov	r0, r8
   35318:	mov	r1, r7
   3531c:	bl	88a1c <fputs@plt+0x77634>
   35320:	vmov	d17, r0, r1
   35324:	vldr	d16, [r6]
   35328:	vcmpe.f64	d16, d17
   3532c:	vmrs	APSR_nzcv, fpscr
   35330:	bpl	3ae68 <fputs@plt+0x29a80>
   35334:	and	r0, r9, #1
   35338:	add	r0, r9, r0
   3533c:	sub	r9, r0, #1
   35340:	b	3ae80 <fputs@plt+0x29a98>
   35344:	ldmib	sl, {r0, r1, r2}
   35348:	ldr	r7, [sp, #156]	; 0x9c
   3534c:	add	r2, r2, r2, lsl #2
   35350:	add	r0, r0, r0, lsl #2
   35354:	add	r8, r7, r2, lsl #3
   35358:	add	r4, r7, r0, lsl #3
   3535c:	add	r0, r1, r1, lsl #2
   35360:	add	r0, r7, r0, lsl #3
   35364:	ldrh	r3, [r4, #8]
   35368:	ldrh	r1, [r0, #8]
   3536c:	orr	r1, r1, r3
   35370:	tst	r1, #1
   35374:	bne	35cd0 <fputs@plt+0x248e8>
   35378:	str	r5, [sp, #148]	; 0x94
   3537c:	bl	19e50 <fputs@plt+0x8a68>
   35380:	mov	r6, r0
   35384:	mov	r0, r4
   35388:	mov	r7, r1
   3538c:	bl	19e50 <fputs@plt+0x8a68>
   35390:	ldrb	r2, [sl]
   35394:	mov	ip, sl
   35398:	cmp	r2, #86	; 0x56
   3539c:	beq	39878 <fputs@plt+0x28490>
   353a0:	cmp	r2, #85	; 0x55
   353a4:	bne	39884 <fputs@plt+0x2849c>
   353a8:	and	r6, r0, r6
   353ac:	and	r7, r1, r7
   353b0:	b	3ceb0 <fputs@plt+0x2bac8>
   353b4:	ldr	r1, [sp, #116]	; 0x74
   353b8:	ldr	r0, [sl, #4]
   353bc:	cmp	r9, #116	; 0x74
   353c0:	ldr	r7, [sp, #152]	; 0x98
   353c4:	mov	r8, r5
   353c8:	mov	r5, #0
   353cc:	str	sl, [sp, #160]	; 0xa0
   353d0:	ldr	r1, [r1]
   353d4:	ldr	r0, [r1, r0, lsl #2]
   353d8:	ldr	r1, [r0, #24]
   353dc:	str	r1, [fp, #-128]	; 0xffffff80
   353e0:	mov	r1, #0
   353e4:	mvncc	r1, #0
   353e8:	ldr	r2, [sl, #12]
   353ec:	ldr	r3, [sl, #16]
   353f0:	strb	r1, [fp, #-118]	; 0xffffff8a
   353f4:	add	r1, r2, r2, lsl #2
   353f8:	ldr	r2, [sp, #156]	; 0x9c
   353fc:	strh	r3, [fp, #-120]	; 0xffffff88
   35400:	add	r1, r2, r1, lsl #3
   35404:	str	r1, [fp, #-124]	; 0xffffff84
   35408:	ldr	r4, [r0, #16]
   3540c:	mov	r0, r4
   35410:	bl	2ffbc <fputs@plt+0x1ebd4>
   35414:	ldrd	r2, [r4, #16]
   35418:	subs	r0, r2, #1
   3541c:	sbc	r1, r3, #0
   35420:	mvn	r3, #-2147483648	; 0x80000000
   35424:	subs	r0, r0, r3
   35428:	sbcs	r0, r1, #0
   3542c:	bcs	3d8c8 <fputs@plt+0x2c4e0>
   35430:	ldr	r0, [sp, #124]	; 0x7c
   35434:	mov	r1, #0
   35438:	mov	r3, #1
   3543c:	str	r0, [sp, #200]	; 0xc8
   35440:	add	r0, sp, #168	; 0xa8
   35444:	strh	r5, [sp, #176]	; 0xb0
   35448:	str	r5, [sp, #192]	; 0xc0
   3544c:	str	r0, [sp]
   35450:	mov	r0, r4
   35454:	bl	3e610 <fputs@plt+0x2d228>
   35458:	ldr	r9, [sp, #120]	; 0x78
   3545c:	cmp	r0, #0
   35460:	bne	3d904 <fputs@plt+0x2c51c>
   35464:	ldr	r0, [sp, #180]	; 0xb4
   35468:	ldr	r1, [sp, #184]	; 0xb8
   3546c:	sub	r2, fp, #128	; 0x80
   35470:	mov	r3, #0
   35474:	bl	416b4 <fputs@plt+0x302cc>
   35478:	mov	r4, r0
   3547c:	ldrh	r0, [sp, #176]	; 0xb0
   35480:	movw	r1, #9312	; 0x2460
   35484:	mov	r5, r8
   35488:	tst	r0, r1
   3548c:	ldreq	r0, [sp, #192]	; 0xc0
   35490:	cmpeq	r0, #0
   35494:	beq	354a0 <fputs@plt+0x240b8>
   35498:	add	r0, sp, #168	; 0xa8
   3549c:	bl	33798 <fputs@plt+0x223b0>
   354a0:	ldr	sl, [sp, #160]	; 0xa0
   354a4:	ldr	r8, [sp, #124]	; 0x7c
   354a8:	add	r1, r4, #1
   354ac:	ldrb	r0, [sl]
   354b0:	tst	r0, #1
   354b4:	mov	r0, #0
   354b8:	rsbeq	r1, r4, #0
   354bc:	str	r0, [sp, #128]	; 0x80
   354c0:	cmp	r1, #0
   354c4:	bgt	3d02c <fputs@plt+0x2bc44>
   354c8:	b	3d044 <fputs@plt+0x2bc5c>
   354cc:	tst	r0, #128	; 0x80
   354d0:	bne	35eb4 <fputs@plt+0x24acc>
   354d4:	ldr	r5, [sp, #148]	; 0x94
   354d8:	ldr	r7, [sp, #152]	; 0x98
   354dc:	tst	r0, #32
   354e0:	bne	39554 <fputs@plt+0x2816c>
   354e4:	ldr	r6, [sp, #132]	; 0x84
   354e8:	ldr	r8, [sp, #124]	; 0x7c
   354ec:	tst	r0, #16
   354f0:	b	36adc <fputs@plt+0x256f4>
   354f4:	ldr	r3, [sp, #116]	; 0x74
   354f8:	ldr	r0, [sl, #4]
   354fc:	ldr	r2, [sl, #12]
   35500:	ldr	r1, [sl, #16]
   35504:	str	r5, [sp, #148]	; 0x94
   35508:	ldr	r3, [r3]
   3550c:	add	r7, r2, r2, lsl #2
   35510:	cmp	r1, #1
   35514:	ldr	r6, [r3, r0, lsl #2]
   35518:	mov	r0, #0
   3551c:	str	r0, [fp, #-56]	; 0xffffffc8
   35520:	ldr	r0, [sp, #156]	; 0x9c
   35524:	add	r5, r0, r7, lsl #3
   35528:	ldr	r0, [r6, #24]
   3552c:	blt	35f08 <fputs@plt+0x24b20>
   35530:	strh	r1, [fp, #-120]	; 0xffffff88
   35534:	str	r0, [fp, #-128]	; 0xffffff80
   35538:	movw	r0, #65535	; 0xffff
   3553c:	sub	r4, fp, #128	; 0x80
   35540:	str	r5, [fp, #-124]	; 0xffffff84
   35544:	tst	r1, r0
   35548:	beq	35f50 <fputs@plt+0x24b68>
   3554c:	mov	r4, #1
   35550:	mov	r7, #0
   35554:	add	r0, r5, r7
   35558:	ldrb	r2, [r0, #9]
   3555c:	tst	r2, #64	; 0x40
   35560:	beq	3556c <fputs@plt+0x24184>
   35564:	bl	19cc8 <fputs@plt+0x88e0>
   35568:	ldrh	r1, [fp, #-120]	; 0xffffff88
   3556c:	uxth	r0, r1
   35570:	cmp	r4, r0
   35574:	bcs	35f00 <fputs@plt+0x24b18>
   35578:	ldr	r5, [fp, #-124]	; 0xffffff84
   3557c:	add	r7, r7, #40	; 0x28
   35580:	add	r4, r4, #1
   35584:	b	35554 <fputs@plt+0x2416c>
   35588:	ldr	r2, [sp, #116]	; 0x74
   3558c:	ldr	r1, [sl, #4]
   35590:	mov	r3, r5
   35594:	ldr	r0, [sl, #8]
   35598:	ldr	r4, [sl, #12]
   3559c:	cmp	r9, #75	; 0x4b
   355a0:	ldr	r2, [r2]
   355a4:	ldr	r5, [r2, r1, lsl #2]
   355a8:	bne	39188 <fputs@plt+0x27da0>
   355ac:	ldr	r2, [sp, #156]	; 0x9c
   355b0:	add	r1, r4, r4, lsl #2
   355b4:	ldr	r4, [r2, r1, lsl #3]!
   355b8:	ldr	r9, [r2, #4]
   355bc:	b	3918c <fputs@plt+0x27da4>
   355c0:	ldr	r0, [r6, #116]	; 0x74
   355c4:	add	r0, r0, #1
   355c8:	str	r0, [r6, #116]	; 0x74
   355cc:	ldr	r1, [sp, #116]	; 0x74
   355d0:	ldr	r0, [sl, #4]
   355d4:	str	sl, [sp, #160]	; 0xa0
   355d8:	ldr	r1, [r1]
   355dc:	ldr	r4, [r1, r0, lsl #2]
   355e0:	ldrb	r0, [r4]
   355e4:	cmp	r0, #1
   355e8:	bne	35d1c <fputs@plt+0x24934>
   355ec:	str	r4, [sp, #24]
   355f0:	ldr	r4, [r4, #16]
   355f4:	ldr	r9, [sp, #120]	; 0x78
   355f8:	ldr	r7, [sp, #152]	; 0x98
   355fc:	ldrb	r0, [r4, #56]	; 0x38
   35600:	cmp	r0, #0
   35604:	beq	39950 <fputs@plt+0x28568>
   35608:	mov	r0, r4
   3560c:	bl	453f0 <fputs@plt+0x34008>
   35610:	cmp	r0, #0
   35614:	bne	3d9a0 <fputs@plt+0x2c5b8>
   35618:	ldrb	r0, [r4, #59]	; 0x3b
   3561c:	str	r5, [sp, #148]	; 0x94
   35620:	str	r7, [sp, #152]	; 0x98
   35624:	cmp	r0, #0
   35628:	beq	3ac9c <fputs@plt+0x298b4>
   3562c:	mov	r2, #0
   35630:	mov	r0, #0
   35634:	str	r4, [sp, #32]
   35638:	str	r0, [sp, #28]
   3563c:	mov	r0, #0
   35640:	str	r2, [sp, #88]	; 0x58
   35644:	str	r0, [fp, #-160]	; 0xffffff60
   35648:	add	r0, r2, r2, lsl #3
   3564c:	add	r0, r4, r0, lsl #3
   35650:	ldr	r1, [r0, #92]!	; 0x5c
   35654:	str	r0, [sp, #112]	; 0x70
   35658:	sub	r6, r0, #28
   3565c:	mov	r0, #0
   35660:	cmp	r1, #17
   35664:	blt	35868 <fputs@plt+0x24480>
   35668:	mov	r2, #16
   3566c:	mov	r4, #0
   35670:	lsl	r0, r0, #4
   35674:	lsl	r3, r2, #4
   35678:	mov	r8, r4
   3567c:	add	r4, r4, #1
   35680:	orr	r0, r0, r2, lsr #28
   35684:	rsbs	r2, r1, r2, lsl #4
   35688:	sbcs	r2, r0, r1, asr #31
   3568c:	mov	r2, r3
   35690:	blt	35670 <fputs@plt+0x24288>
   35694:	mov	sl, #0
   35698:	cmp	r1, #16
   3569c:	str	sl, [sp, #172]	; 0xac
   356a0:	str	sl, [sp, #168]	; 0xa8
   356a4:	ble	35870 <fputs@plt+0x24488>
   356a8:	mov	r0, #16
   356ac:	bl	45fa4 <fputs@plt+0x34bbc>
   356b0:	ldr	r1, [sp, #112]	; 0x70
   356b4:	str	r0, [fp, #-160]	; 0xffffff60
   356b8:	cmp	r0, #0
   356bc:	str	r0, [sp, #104]	; 0x68
   356c0:	movweq	sl, #7
   356c4:	ldr	r1, [r1]
   356c8:	cmp	r1, #1
   356cc:	blt	3588c <fputs@plt+0x244a4>
   356d0:	cmp	r0, #0
   356d4:	beq	3588c <fputs@plt+0x244a4>
   356d8:	mov	r0, #0
   356dc:	mov	r9, #0
   356e0:	str	r6, [sp, #100]	; 0x64
   356e4:	str	r0, [sp, #128]	; 0x80
   356e8:	sub	r1, r1, r9
   356ec:	mov	r0, #0
   356f0:	add	r2, sp, #168	; 0xa8
   356f4:	sub	r3, fp, #56	; 0x38
   356f8:	cmp	r1, #16
   356fc:	str	r0, [fp, #-56]	; 0xffffffc8
   35700:	mov	r0, r6
   35704:	movge	r1, #16
   35708:	bl	45e60 <fputs@plt+0x34a78>
   3570c:	cmp	r0, #0
   35710:	beq	3571c <fputs@plt+0x24334>
   35714:	mov	sl, r0
   35718:	b	35838 <fputs@plt+0x24450>
   3571c:	ldr	r1, [fp, #-56]	; 0xffffffc8
   35720:	sub	r2, fp, #128	; 0x80
   35724:	mov	r0, r6
   35728:	bl	468d0 <fputs@plt+0x354e8>
   3572c:	mov	sl, r0
   35730:	cmp	r4, #1
   35734:	bne	3574c <fputs@plt+0x24364>
   35738:	ldr	r0, [fp, #-128]	; 0xffffff80
   3573c:	ldr	r1, [sp, #104]	; 0x68
   35740:	cmp	sl, #0
   35744:	bne	3577c <fputs@plt+0x24394>
   35748:	b	35804 <fputs@plt+0x2441c>
   3574c:	mov	r7, #1
   35750:	mov	r0, r8
   35754:	subs	r0, r0, #1
   35758:	lsl	r7, r7, #4
   3575c:	bne	35754 <fputs@plt+0x2436c>
   35760:	ldr	r1, [sp, #104]	; 0x68
   35764:	cmp	sl, #0
   35768:	mov	r6, r8
   3576c:	beq	35784 <fputs@plt+0x2439c>
   35770:	ldr	r0, [fp, #-128]	; 0xffffff80
   35774:	ldr	r7, [sp, #152]	; 0x98
   35778:	ldr	r6, [sp, #100]	; 0x64
   3577c:	bl	33468 <fputs@plt+0x22080>
   35780:	b	3582c <fputs@plt+0x24444>
   35784:	ldr	r0, [sp, #128]	; 0x80
   35788:	ldr	r1, [r1, #12]
   3578c:	sdiv	r0, r0, r7
   35790:	asr	r2, r0, #31
   35794:	add	r2, r0, r2, lsr #28
   35798:	bic	r2, r2, #15
   3579c:	sub	r0, r0, r2
   357a0:	rsb	r0, r0, r0, lsl #3
   357a4:	add	r5, r1, r0, lsl #3
   357a8:	ldr	r0, [r5, #48]!	; 0x30
   357ac:	cmp	r0, #0
   357b0:	bne	357e0 <fputs@plt+0x243f8>
   357b4:	mov	r0, #16
   357b8:	bl	45fa4 <fputs@plt+0x34bbc>
   357bc:	cmp	r0, #0
   357c0:	beq	35858 <fputs@plt+0x24470>
   357c4:	mov	r1, r0
   357c8:	ldr	r0, [sp, #100]	; 0x64
   357cc:	mov	r2, r5
   357d0:	bl	468d0 <fputs@plt+0x354e8>
   357d4:	cmp	r0, #0
   357d8:	bne	35860 <fputs@plt+0x24478>
   357dc:	ldr	r0, [r5]
   357e0:	asr	r1, r7, #31
   357e4:	subs	r6, r6, #1
   357e8:	add	r1, r7, r1, lsr #28
   357ec:	asr	r7, r1, #4
   357f0:	ldr	r1, [r0, #4]
   357f4:	bne	35784 <fputs@plt+0x2439c>
   357f8:	ldr	r0, [fp, #-128]	; 0xffffff80
   357fc:	ldr	r7, [sp, #152]	; 0x98
   35800:	ldr	r6, [sp, #100]	; 0x64
   35804:	ldr	r3, [sp, #128]	; 0x80
   35808:	ldr	r1, [r1, #12]
   3580c:	mov	sl, #0
   35810:	asr	r2, r3, #31
   35814:	add	r2, r3, r2, lsr #28
   35818:	bic	r2, r2, #15
   3581c:	sub	r2, r3, r2
   35820:	rsb	r2, r2, r2, lsl #3
   35824:	add	r1, r1, r2, lsl #3
   35828:	str	r0, [r1, #48]	; 0x30
   3582c:	ldr	r0, [sp, #128]	; 0x80
   35830:	add	r0, r0, #1
   35834:	str	r0, [sp, #128]	; 0x80
   35838:	cmp	sl, #0
   3583c:	bne	358c0 <fputs@plt+0x244d8>
   35840:	ldr	r0, [sp, #112]	; 0x70
   35844:	add	r9, r9, #16
   35848:	ldr	r1, [r0]
   3584c:	cmp	r1, r9
   35850:	bgt	356e8 <fputs@plt+0x24300>
   35854:	b	358c0 <fputs@plt+0x244d8>
   35858:	mov	sl, #7
   3585c:	b	35770 <fputs@plt+0x24388>
   35860:	mov	sl, r0
   35864:	b	35770 <fputs@plt+0x24388>
   35868:	str	r0, [sp, #172]	; 0xac
   3586c:	str	r0, [sp, #168]	; 0xa8
   35870:	add	r2, sp, #168	; 0xa8
   35874:	sub	r3, fp, #160	; 0xa0
   35878:	mov	r0, r6
   3587c:	bl	45e60 <fputs@plt+0x34a78>
   35880:	mov	sl, r0
   35884:	ldr	r0, [fp, #-160]	; 0xffffff60
   35888:	str	r0, [sp, #104]	; 0x68
   3588c:	ldr	r6, [sp, #132]	; 0x84
   35890:	ldr	r8, [sp, #124]	; 0x7c
   35894:	ldr	r4, [sp, #32]
   35898:	cmp	sl, #0
   3589c:	bne	3d844 <fputs@plt+0x2c45c>
   358a0:	ldr	r2, [sp, #88]	; 0x58
   358a4:	ldrb	r0, [r4, #59]	; 0x3b
   358a8:	ldr	r5, [sp, #104]	; 0x68
   358ac:	add	r2, r2, #1
   358b0:	cmp	r2, r0
   358b4:	mov	r0, r5
   358b8:	bcc	35638 <fputs@plt+0x24250>
   358bc:	b	3aca0 <fputs@plt+0x298b8>
   358c0:	ldr	r9, [sp, #120]	; 0x78
   358c4:	b	3588c <fputs@plt+0x244a4>
   358c8:	ldr	r1, [sp, #116]	; 0x74
   358cc:	ldr	r0, [sl, #4]
   358d0:	ldr	r1, [r1]
   358d4:	ldr	r0, [r1, r0, lsl #2]
   358d8:	cmp	r0, #0
   358dc:	beq	3d044 <fputs@plt+0x2bc5c>
   358e0:	ldr	r3, [sp, #116]	; 0x74
   358e4:	ldr	r0, [sl, #4]
   358e8:	ldr	r1, [sl, #12]
   358ec:	ldr	r2, [sl, #16]
   358f0:	str	sl, [sp, #160]	; 0xa0
   358f4:	ldr	r3, [r3]
   358f8:	ldr	r4, [r3, r0, lsl #2]
   358fc:	str	r1, [sp, #164]	; 0xa4
   35900:	add	r1, sp, #164	; 0xa4
   35904:	ldr	r0, [r4, #16]
   35908:	blx	r2
   3590c:	ldr	r9, [sp, #120]	; 0x78
   35910:	ldr	r7, [sp, #152]	; 0x98
   35914:	mov	sl, r0
   35918:	mov	r0, #0
   3591c:	cmp	sl, #0
   35920:	str	r0, [r4, #56]	; 0x38
   35924:	bne	34d3c <fputs@plt+0x23954>
   35928:	ldr	r0, [sp, #164]	; 0xa4
   3592c:	ldr	sl, [sp, #160]	; 0xa0
   35930:	cmp	r0, #0
   35934:	beq	35cf0 <fputs@plt+0x24908>
   35938:	mov	r0, #1
   3593c:	strb	r0, [r4, #2]
   35940:	mov	r0, #0
   35944:	str	r0, [sp, #128]	; 0x80
   35948:	b	3b5d8 <fputs@plt+0x2a1f0>
   3594c:	ldr	r0, [sl, #4]
   35950:	ldr	r1, [sp, #156]	; 0x9c
   35954:	mov	r9, r5
   35958:	mov	r4, #2
   3595c:	mov	r5, #2
   35960:	add	r0, r0, r0, lsl #2
   35964:	add	r0, r1, r0, lsl #3
   35968:	ldrb	r1, [r0, #8]
   3596c:	tst	r1, #1
   35970:	bne	35980 <fputs@plt+0x24598>
   35974:	bl	19e50 <fputs@plt+0x8a68>
   35978:	orrs	r5, r0, r1
   3597c:	movwne	r5, #1
   35980:	ldr	r0, [sl, #8]
   35984:	ldr	r1, [sp, #156]	; 0x9c
   35988:	add	r0, r0, r0, lsl #2
   3598c:	add	r0, r1, r0, lsl #3
   35990:	ldrb	r1, [r0, #8]
   35994:	tst	r1, #1
   35998:	bne	359a8 <fputs@plt+0x245c0>
   3599c:	bl	19e50 <fputs@plt+0x8a68>
   359a0:	orrs	r4, r0, r1
   359a4:	movwne	r4, #1
   359a8:	ldrb	r0, [sl]
   359ac:	movw	r1, #49768	; 0xc268
   359b0:	movw	r2, #49777	; 0xc271
   359b4:	mov	r7, sl
   359b8:	movt	r1, #8
   359bc:	movt	r2, #8
   359c0:	cmp	r0, #72	; 0x48
   359c4:	add	r0, r5, r5, lsl #1
   359c8:	moveq	r2, r1
   359cc:	ldr	r1, [sl, #12]
   359d0:	add	r0, r4, r0
   359d4:	ldrb	r0, [r2, r0]
   359d8:	cmp	r0, #2
   359dc:	bne	39300 <fputs@plt+0x27f18>
   359e0:	add	r0, r1, r1, lsl #2
   359e4:	ldr	r1, [sp, #156]	; 0x9c
   359e8:	mov	r5, r9
   359ec:	add	r0, r1, r0, lsl #3
   359f0:	ldrh	r1, [r0, #8]
   359f4:	and	r1, r1, #15872	; 0x3e00
   359f8:	orr	r1, r1, #1
   359fc:	strh	r1, [r0, #8]
   35a00:	b	3d048 <fputs@plt+0x2bc60>
   35a04:	ldr	r0, [sl, #4]
   35a08:	ldr	r1, [sp, #156]	; 0x9c
   35a0c:	add	r0, r0, r0, lsl #2
   35a10:	add	r0, r1, r0, lsl #3
   35a14:	ldrb	r1, [r0, #8]
   35a18:	tst	r1, #1
   35a1c:	bne	3932c <fputs@plt+0x27f44>
   35a20:	bl	19dc8 <fputs@plt+0x89e0>
   35a24:	ldrb	r2, [sl]
   35a28:	vcmp.f64	d0, #0.0
   35a2c:	ldr	r7, [sp, #152]	; 0x98
   35a30:	mov	r0, #0
   35a34:	mov	r1, #0
   35a38:	vmrs	APSR_nzcv, fpscr
   35a3c:	movwne	r1, #1
   35a40:	cmp	r2, #46	; 0x2e
   35a44:	bne	39334 <fputs@plt+0x27f4c>
   35a48:	vcmp.f64	d0, #0.0
   35a4c:	vmrs	APSR_nzcv, fpscr
   35a50:	movweq	r0, #1
   35a54:	mov	r1, r0
   35a58:	b	39334 <fputs@plt+0x27f4c>
   35a5c:	ldmib	sl, {r1, r2}
   35a60:	mov	r0, #0
   35a64:	mvn	r3, #0
   35a68:	str	r0, [sp]
   35a6c:	mov	r0, r6
   35a70:	bl	3e834 <fputs@plt+0x2d44c>
   35a74:	cmp	r0, #0
   35a78:	beq	3d934 <fputs@plt+0x2c54c>
   35a7c:	mov	r4, r0
   35a80:	mov	r0, #1
   35a84:	movw	r2, #1054	; 0x41e
   35a88:	mov	r7, r5
   35a8c:	str	sl, [sp, #160]	; 0xa0
   35a90:	strb	r0, [r4, #2]
   35a94:	add	r6, r4, #20
   35a98:	ldrb	r0, [r4, #5]
   35a9c:	mov	r3, r6
   35aa0:	orr	r0, r0, #1
   35aa4:	strb	r0, [r4, #5]
   35aa8:	ldrb	r1, [sl, #3]
   35aac:	ldr	r0, [r8]
   35ab0:	orr	r1, r1, #5
   35ab4:	stm	sp, {r1, r2}
   35ab8:	mov	r1, #0
   35abc:	mov	r2, r8
   35ac0:	bl	26238 <fputs@plt+0x14e50>
   35ac4:	ldr	r9, [sp, #120]	; 0x78
   35ac8:	cmp	r0, #0
   35acc:	bne	3d918 <fputs@plt+0x2c530>
   35ad0:	ldr	r0, [r6]
   35ad4:	mov	r1, #1
   35ad8:	bl	17ae8 <fputs@plt+0x6700>
   35adc:	cmp	r0, #0
   35ae0:	bne	3d918 <fputs@plt+0x2c530>
   35ae4:	ldr	r1, [sp, #160]	; 0xa0
   35ae8:	ldr	r9, [sp, #152]	; 0x98
   35aec:	ldr	r5, [r1, #16]
   35af0:	cmp	r5, #0
   35af4:	beq	39814 <fputs@plt+0x2842c>
   35af8:	ldrb	r1, [r1, #3]
   35afc:	ldr	r0, [r6]
   35b00:	orr	r2, r1, #2
   35b04:	add	r1, sp, #168	; 0xa8
   35b08:	bl	3eaa8 <fputs@plt+0x2d6c0>
   35b0c:	mov	sl, r0
   35b10:	cmp	r0, #0
   35b14:	bne	35b40 <fputs@plt+0x24758>
   35b18:	str	r5, [r4, #24]
   35b1c:	mov	r2, #4
   35b20:	ldr	r0, [r4, #16]
   35b24:	ldr	r3, [r4, #20]
   35b28:	ldr	r1, [sp, #168]	; 0xa8
   35b2c:	str	r0, [sp]
   35b30:	mov	r0, r3
   35b34:	mov	r3, r5
   35b38:	bl	3e954 <fputs@plt+0x2d56c>
   35b3c:	mov	sl, r0
   35b40:	mov	r0, #0
   35b44:	strb	r0, [r4, #4]
   35b48:	b	3983c <fputs@plt+0x28454>
   35b4c:	ldr	r1, [sp, #116]	; 0x74
   35b50:	str	r5, [sp, #148]	; 0x94
   35b54:	ldmib	sl, {r0, r5}
   35b58:	ldr	r1, [r1]
   35b5c:	ldr	r7, [r1, r0, lsl #2]
   35b60:	ldr	r4, [r7, #16]
   35b64:	ldrb	r6, [r7, #4]
   35b68:	mov	r0, r4
   35b6c:	bl	2ffbc <fputs@plt+0x1ebd4>
   35b70:	cmp	r6, #0
   35b74:	str	sl, [sp, #160]	; 0xa0
   35b78:	beq	39454 <fputs@plt+0x2806c>
   35b7c:	ldr	r6, [r4, #28]
   35b80:	ldr	r0, [r8, #92]	; 0x5c
   35b84:	ldr	r9, [sp, #120]	; 0x78
   35b88:	cmp	r6, r0
   35b8c:	bls	39470 <fputs@plt+0x28088>
   35b90:	b	3d96c <fputs@plt+0x2c584>
   35b94:	ldr	r2, [sp, #116]	; 0x74
   35b98:	ldmib	sl, {r0, r1}
   35b9c:	mov	r7, r5
   35ba0:	ldr	r2, [r2]
   35ba4:	ldr	r4, [r2, r0, lsl #2]
   35ba8:	add	r0, r1, r1, lsl #2
   35bac:	ldr	r1, [sp, #156]	; 0x9c
   35bb0:	add	r5, r1, r0, lsl #3
   35bb4:	ldrb	r0, [sl, #3]
   35bb8:	tst	r0, #1
   35bbc:	beq	35bcc <fputs@plt+0x247e4>
   35bc0:	ldr	r0, [r6, #92]	; 0x5c
   35bc4:	add	r0, r0, #1
   35bc8:	str	r0, [r6, #92]	; 0x5c
   35bcc:	ldrb	r0, [r5, #9]
   35bd0:	str	sl, [sp, #160]	; 0xa0
   35bd4:	tst	r0, #64	; 0x40
   35bd8:	beq	35bf4 <fputs@plt+0x2480c>
   35bdc:	mov	r0, r5
   35be0:	bl	19cc8 <fputs@plt+0x88e0>
   35be4:	cmp	r0, #0
   35be8:	bne	3db14 <fputs@plt+0x2c72c>
   35bec:	ldr	sl, [sp, #160]	; 0xa0
   35bf0:	ldrb	r9, [sl]
   35bf4:	cmp	r9, #109	; 0x6d
   35bf8:	bne	39340 <fputs@plt+0x27f58>
   35bfc:	mov	r8, r5
   35c00:	ldr	r6, [r4, #16]
   35c04:	str	r7, [sp, #148]	; 0x94
   35c08:	ldr	r0, [r8, #16]!
   35c0c:	ldrsb	r1, [r0, #1]!
   35c10:	cmp	r1, #0
   35c14:	bmi	3aac0 <fputs@plt+0x296d8>
   35c18:	uxtb	r0, r1
   35c1c:	str	r0, [sp, #168]	; 0xa8
   35c20:	b	3aacc <fputs@plt+0x296e4>
   35c24:	ldr	r1, [sp, #116]	; 0x74
   35c28:	ldr	r0, [sl, #4]
   35c2c:	str	sl, [sp, #160]	; 0xa0
   35c30:	ldr	r1, [r1]
   35c34:	ldr	r4, [r1, r0, lsl #2]
   35c38:	ldr	r0, [r4, #16]
   35c3c:	ldrb	r0, [r0, #66]	; 0x42
   35c40:	cmp	r0, #1
   35c44:	beq	35c58 <fputs@plt+0x24870>
   35c48:	mov	r0, r4
   35c4c:	bl	40b28 <fputs@plt+0x2f740>
   35c50:	cmp	r0, #0
   35c54:	bne	3d9cc <fputs@plt+0x2c5e4>
   35c58:	ldrb	r0, [r4, #2]
   35c5c:	ldr	r9, [sp, #120]	; 0x78
   35c60:	cmp	r0, #0
   35c64:	beq	3962c <fputs@plt+0x28244>
   35c68:	ldr	r0, [sp, #160]	; 0xa0
   35c6c:	ldr	r1, [sp, #156]	; 0x9c
   35c70:	movw	r3, #9312	; 0x2460
   35c74:	ldr	r0, [r0, #8]
   35c78:	add	r0, r0, r0, lsl #2
   35c7c:	add	r0, r1, r0, lsl #3
   35c80:	mov	r1, r0
   35c84:	ldrh	r2, [r1, #8]!
   35c88:	tst	r2, r3
   35c8c:	beq	39dac <fputs@plt+0x289c4>
   35c90:	bl	337e4 <fputs@plt+0x223fc>
   35c94:	b	3cb54 <fputs@plt+0x2b76c>
   35c98:	ldr	r0, [sp, #108]	; 0x6c
   35c9c:	ldr	r1, [sl, #8]
   35ca0:	movw	r2, #9312	; 0x2460
   35ca4:	ldr	r0, [r0]
   35ca8:	add	r1, r1, r1, lsl #2
   35cac:	add	r4, r0, r1, lsl #3
   35cb0:	mov	r0, r4
   35cb4:	ldrh	r1, [r0, #8]!
   35cb8:	tst	r1, r2
   35cbc:	beq	394f8 <fputs@plt+0x28110>
   35cc0:	mov	r0, r4
   35cc4:	bl	406f0 <fputs@plt+0x2f308>
   35cc8:	ldrb	r9, [sl]
   35ccc:	b	39500 <fputs@plt+0x28118>
   35cd0:	mov	r0, r8
   35cd4:	movw	r2, #9312	; 0x2460
   35cd8:	ldrh	r1, [r0, #8]!
   35cdc:	tst	r1, r2
   35ce0:	beq	3960c <fputs@plt+0x28224>
   35ce4:	mov	r0, r8
   35ce8:	bl	337e4 <fputs@plt+0x223fc>
   35cec:	b	3afa4 <fputs@plt+0x29bbc>
   35cf0:	mov	r1, #0
   35cf4:	mov	r0, #0
   35cf8:	str	r7, [sp, #152]	; 0x98
   35cfc:	strb	r1, [r4, #2]
   35d00:	str	r0, [sp, #128]	; 0x80
   35d04:	ldrb	r0, [sl, #3]
   35d08:	add	r0, r6, r0, lsl #2
   35d0c:	ldr	r1, [r0, #108]	; 0x6c
   35d10:	add	r1, r1, #1
   35d14:	str	r1, [r0, #108]	; 0x6c
   35d18:	b	3b5c0 <fputs@plt+0x2a1d8>
   35d1c:	ldr	r9, [r4, #16]
   35d20:	mov	r0, r9
   35d24:	bl	40f50 <fputs@plt+0x2fb68>
   35d28:	ldr	r7, [sp, #152]	; 0x98
   35d2c:	mov	sl, r0
   35d30:	mov	r0, #1
   35d34:	cmp	sl, #0
   35d38:	bne	3b554 <fputs@plt+0x2a16c>
   35d3c:	ldrb	r1, [r9, #66]	; 0x42
   35d40:	cmp	r1, #0
   35d44:	beq	3b550 <fputs@plt+0x2a168>
   35d48:	mov	r0, r9
   35d4c:	bl	41dd0 <fputs@plt+0x309e8>
   35d50:	mov	sl, r0
   35d54:	mov	r0, #0
   35d58:	b	3b554 <fputs@plt+0x2a16c>
   35d5c:	cmp	r0, #66	; 0x42
   35d60:	bne	35dcc <fputs@plt+0x249e4>
   35d64:	tst	r7, #2
   35d68:	bne	35d98 <fputs@plt+0x249b0>
   35d6c:	ands	r0, r7, #12
   35d70:	beq	35d98 <fputs@plt+0x249b0>
   35d74:	ldr	r1, [sp, #96]	; 0x60
   35d78:	mov	r0, r8
   35d7c:	mov	r2, #1
   35d80:	bl	33c08 <fputs@plt+0x22820>
   35d84:	ldrh	r1, [r5]
   35d88:	movw	r0, #33279	; 0x81ff
   35d8c:	and	r0, r7, r0
   35d90:	and	r1, r1, #32256	; 0x7e00
   35d94:	orr	r7, r1, r0
   35d98:	tst	r4, #2
   35d9c:	bne	35dcc <fputs@plt+0x249e4>
   35da0:	ands	r0, r4, #12
   35da4:	beq	35dcc <fputs@plt+0x249e4>
   35da8:	ldr	r1, [sp, #96]	; 0x60
   35dac:	mov	r0, r6
   35db0:	mov	r2, #1
   35db4:	bl	33c08 <fputs@plt+0x22820>
   35db8:	ldrh	r1, [sl]
   35dbc:	movw	r0, #33279	; 0x81ff
   35dc0:	and	r0, r4, r0
   35dc4:	and	r1, r1, #32256	; 0x7e00
   35dc8:	orr	r4, r1, r0
   35dcc:	tst	r7, #16384	; 0x4000
   35dd0:	beq	35de4 <fputs@plt+0x249fc>
   35dd4:	mov	r0, r8
   35dd8:	bl	19cc8 <fputs@plt+0x88e0>
   35ddc:	movw	r0, #49151	; 0xbfff
   35de0:	and	r7, r7, r0
   35de4:	tst	r4, #16384	; 0x4000
   35de8:	str	r5, [sp, #112]	; 0x70
   35dec:	beq	35e00 <fputs@plt+0x24a18>
   35df0:	mov	r0, r6
   35df4:	bl	19cc8 <fputs@plt+0x88e0>
   35df8:	movw	r0, #49151	; 0xbfff
   35dfc:	and	r4, r4, r0
   35e00:	ldr	r5, [sp, #160]	; 0xa0
   35e04:	mov	r0, r6
   35e08:	mov	r1, r8
   35e0c:	ldr	r2, [r5, #16]
   35e10:	bl	3e450 <fputs@plt+0x2d068>
   35e14:	ldrb	r9, [r5]
   35e18:	b	35ec8 <fputs@plt+0x24ae0>
   35e1c:	ldr	r0, [r5, #16]
   35e20:	ldr	r2, [r5, #24]
   35e24:	ldr	r7, [sl, #16]
   35e28:	tst	r9, #1
   35e2c:	ldr	r3, [sl, #12]
   35e30:	mov	r1, #1
   35e34:	str	sl, [sp, #160]	; 0xa0
   35e38:	mvneq	r1, #0
   35e3c:	ldrb	r6, [r0, #67]	; 0x43
   35e40:	strb	r1, [sp, #178]	; 0xb2
   35e44:	strh	r7, [sp, #176]	; 0xb0
   35e48:	str	r2, [sp, #168]	; 0xa8
   35e4c:	ldr	r2, [sp, #156]	; 0x9c
   35e50:	add	r1, r3, r3, lsl #2
   35e54:	add	r1, r2, r1, lsl #3
   35e58:	str	r1, [sp, #172]	; 0xac
   35e5c:	ldrb	r2, [r1, #9]
   35e60:	tst	r2, #64	; 0x40
   35e64:	beq	35e74 <fputs@plt+0x24a8c>
   35e68:	mov	r0, r1
   35e6c:	bl	19cc8 <fputs@plt+0x88e0>
   35e70:	ldr	r0, [r5, #16]
   35e74:	sub	r1, fp, #128	; 0x80
   35e78:	mov	r4, #0
   35e7c:	mov	r2, #0
   35e80:	mov	r3, #0
   35e84:	str	r1, [sp, #4]
   35e88:	add	r1, sp, #168	; 0xa8
   35e8c:	strb	r4, [sp, #182]	; 0xb6
   35e90:	str	r4, [sp]
   35e94:	bl	3ee18 <fputs@plt+0x2da30>
   35e98:	cmp	r0, #0
   35e9c:	bne	3d9c4 <fputs@plt+0x2c5dc>
   35ea0:	ands	r0, r6, #2
   35ea4:	bne	39678 <fputs@plt+0x28290>
   35ea8:	ldr	r7, [sp, #148]	; 0x94
   35eac:	ldr	r6, [sp, #132]	; 0x84
   35eb0:	b	3aec4 <fputs@plt+0x29adc>
   35eb4:	and	r0, r7, r4
   35eb8:	str	r5, [sp, #112]	; 0x70
   35ebc:	mvn	r0, r0
   35ec0:	orr	r0, r0, r4, lsr #8
   35ec4:	and	r0, r0, #1
   35ec8:	ldr	r5, [sp, #148]	; 0x94
   35ecc:	sub	r1, r9, #78	; 0x4e
   35ed0:	cmp	r1, #4
   35ed4:	bhi	39580 <fputs@plt+0x28198>
   35ed8:	add	r2, pc, #0
   35edc:	ldr	pc, [r2, r1, lsl #2]
   35ee0:	strdeq	r5, [r3], -r4
   35ee4:	andeq	r9, r3, ip, lsl #11
   35ee8:	muleq	r3, r8, r5
   35eec:	andeq	r9, r3, r8, lsr #11
   35ef0:			; <UNDEFINED> instruction: 0x000395bc
   35ef4:	cmp	r0, #0
   35ef8:	movwne	r0, #1
   35efc:	b	395c0 <fputs@plt+0x281d8>
   35f00:	sub	r4, fp, #128	; 0x80
   35f04:	b	35f50 <fputs@plt+0x24b68>
   35f08:	add	r1, sp, #168	; 0xa8
   35f0c:	sub	r3, fp, #56	; 0x38
   35f10:	mov	r2, #183	; 0xb7
   35f14:	bl	3f46c <fputs@plt+0x2e084>
   35f18:	cmp	r0, #0
   35f1c:	beq	3db00 <fputs@plt+0x2c718>
   35f20:	mov	r4, r0
   35f24:	ldr	r0, [sp, #156]	; 0x9c
   35f28:	add	r7, r0, r7, lsl #3
   35f2c:	ldrb	r0, [r7, #9]
   35f30:	tst	r0, #64	; 0x40
   35f34:	movne	r0, r5
   35f38:	blne	19cc8 <fputs@plt+0x88e0>
   35f3c:	ldr	r1, [r7, #12]
   35f40:	ldr	r2, [r7, #16]
   35f44:	ldr	r0, [r6, #24]
   35f48:	mov	r3, r4
   35f4c:	bl	3f508 <fputs@plt+0x2e120>
   35f50:	mov	r1, #0
   35f54:	ldr	r9, [sp, #120]	; 0x78
   35f58:	mov	r5, #0
   35f5c:	strb	r1, [r4, #10]
   35f60:	ldrb	r0, [sl]
   35f64:	cmp	r0, #67	; 0x43
   35f68:	bne	39a04 <fputs@plt+0x2861c>
   35f6c:	ldrh	r0, [r4, #8]
   35f70:	mov	r5, #0
   35f74:	cmp	r0, #0
   35f78:	beq	39a04 <fputs@plt+0x2861c>
   35f7c:	ldr	r2, [r4, #4]
   35f80:	mov	r3, #0
   35f84:	add	r2, r2, #8
   35f88:	ldrb	r7, [r2]
   35f8c:	tst	r7, #1
   35f90:	bne	39a00 <fputs@plt+0x28618>
   35f94:	add	r3, r3, #1
   35f98:	add	r2, r2, #40	; 0x28
   35f9c:	cmp	r3, r0
   35fa0:	bcc	35f88 <fputs@plt+0x24ba0>
   35fa4:	mov	r5, #0
   35fa8:	b	39a04 <fputs@plt+0x2861c>
   35fac:	ldr	r0, [sp, #108]	; 0x6c
   35fb0:	ldr	r1, [sl, #8]
   35fb4:	movw	r2, #9312	; 0x2460
   35fb8:	ldr	r0, [r0]
   35fbc:	add	r1, r1, r1, lsl #2
   35fc0:	add	r0, r0, r1, lsl #3
   35fc4:	mov	r3, r0
   35fc8:	ldrh	r1, [r3, #8]!
   35fcc:	tst	r1, r2
   35fd0:	beq	39ee0 <fputs@plt+0x28af8>
   35fd4:	bl	406f0 <fputs@plt+0x2f308>
   35fd8:	b	39ee8 <fputs@plt+0x28b00>
   35fdc:	ldrb	r1, [sl, #3]
   35fe0:	ldr	r0, [sl, #12]
   35fe4:	ldr	r7, [sl, #16]
   35fe8:	ldr	r9, [sp, #120]	; 0x78
   35fec:	cmp	r1, #0
   35ff0:	beq	3601c <fputs@plt+0x24c34>
   35ff4:	ldr	r1, [r6, #176]	; 0xb0
   35ff8:	cmp	r1, #0
   35ffc:	beq	3601c <fputs@plt+0x24c34>
   36000:	ldr	r2, [r7, #20]
   36004:	ldr	r3, [r1, #28]
   36008:	cmp	r3, r2
   3600c:	beq	3d044 <fputs@plt+0x2bc5c>
   36010:	ldr	r1, [r1, #4]
   36014:	cmp	r1, #0
   36018:	bne	36004 <fputs@plt+0x24c1c>
   3601c:	ldr	r1, [r8, #132]	; 0x84
   36020:	ldr	r2, [r6, #184]	; 0xb8
   36024:	str	sl, [sp, #160]	; 0xa0
   36028:	cmp	r2, r1
   3602c:	bge	3dcdc <fputs@plt+0x2c8f4>
   36030:	ldr	r1, [sp, #156]	; 0x9c
   36034:	add	r0, r0, r0, lsl #2
   36038:	add	sl, r1, r0, lsl #3
   3603c:	mov	r4, sl
   36040:	ldrb	r0, [r4, #8]!
   36044:	tst	r0, #64	; 0x40
   36048:	bne	39dfc <fputs@plt+0x28a14>
   3604c:	ldr	r9, [r7, #12]
   36050:	ldr	r0, [r7, #8]
   36054:	ldr	r3, [r7, #16]
   36058:	str	r5, [sp, #148]	; 0x94
   3605c:	clz	r2, r9
   36060:	add	r1, r9, r0
   36064:	str	r0, [sp, #112]	; 0x70
   36068:	mov	r0, r8
   3606c:	lsr	r2, r2, #5
   36070:	add	r8, r1, r2
   36074:	str	r2, [sp, #104]	; 0x68
   36078:	add	r1, r3, r9, lsl #2
   3607c:	add	r2, r8, r8, lsl #2
   36080:	add	r1, r1, r2, lsl #3
   36084:	str	r2, [sp, #156]	; 0x9c
   36088:	add	r6, r1, #80	; 0x50
   3608c:	asr	r3, r6, #31
   36090:	mov	r2, r6
   36094:	bl	238e0 <fputs@plt+0x124f8>
   36098:	cmp	r0, #0
   3609c:	beq	3d7b8 <fputs@plt+0x2c3d0>
   360a0:	mov	r1, #0
   360a4:	mov	r2, r6
   360a8:	mov	r5, r0
   360ac:	bl	1119c <memset@plt>
   360b0:	ldrh	r0, [r4]
   360b4:	movw	r1, #9312	; 0x2460
   360b8:	tst	r0, r1
   360bc:	bne	360cc <fputs@plt+0x24ce4>
   360c0:	ldr	r0, [sl, #24]
   360c4:	cmp	r0, #0
   360c8:	beq	360d4 <fputs@plt+0x24cec>
   360cc:	mov	r0, sl
   360d0:	bl	33798 <fputs@plt+0x223b0>
   360d4:	mov	r0, #64	; 0x40
   360d8:	ldr	r1, [sp, #160]	; 0xa0
   360dc:	ldr	r6, [sp, #132]	; 0x84
   360e0:	strh	r0, [r4]
   360e4:	ldr	r0, [sp, #152]	; 0x98
   360e8:	str	r5, [sl]
   360ec:	str	r8, [r5, #64]	; 0x40
   360f0:	ldr	r4, [sp, #148]	; 0x94
   360f4:	str	r6, [r5]
   360f8:	sub	r0, r1, r0
   360fc:	movw	r1, #52429	; 0xcccd
   36100:	movt	r1, #52428	; 0xcccc
   36104:	asr	r0, r0, #2
   36108:	mul	r0, r0, r1
   3610c:	ldr	r1, [r7, #12]
   36110:	str	r0, [r5, #48]	; 0x30
   36114:	str	r1, [r5, #68]	; 0x44
   36118:	ldr	r1, [sp, #156]	; 0x9c
   3611c:	ldr	r0, [r6, #8]
   36120:	str	r0, [r5, #16]
   36124:	ldr	r0, [r6, #28]
   36128:	str	r0, [r5, #56]	; 0x38
   3612c:	ldr	r0, [r6, #56]	; 0x38
   36130:	str	r0, [r5, #24]
   36134:	ldr	r0, [r6, #36]	; 0x24
   36138:	str	r0, [r5, #44]	; 0x2c
   3613c:	ldr	r0, [r6, #4]
   36140:	str	r0, [r5, #8]
   36144:	ldr	r0, [r6, #32]
   36148:	str	r0, [r5, #52]	; 0x34
   3614c:	ldr	r0, [r7, #20]
   36150:	str	r0, [r5, #28]
   36154:	ldr	r0, [r6, #200]	; 0xc8
   36158:	str	r0, [r5, #20]
   3615c:	ldr	r0, [r6, #196]	; 0xc4
   36160:	str	r0, [r5, #60]	; 0x3c
   36164:	mov	r0, #0
   36168:	cmp	r0, r1, lsl #3
   3616c:	beq	3b918 <fputs@plt+0x2a530>
   36170:	ldr	r2, [sp, #112]	; 0x70
   36174:	add	r1, r9, r9, lsl #2
   36178:	ldr	r8, [sp, #124]	; 0x7c
   3617c:	add	r2, r2, r2, lsl #2
   36180:	lsl	r2, r2, #3
   36184:	add	r1, r2, r1, lsl #3
   36188:	ldr	r2, [sp, #104]	; 0x68
   3618c:	add	r2, r2, r2, lsl #2
   36190:	add	r1, r1, r2, lsl #3
   36194:	add	r2, r5, r0
   36198:	add	r0, r0, #40	; 0x28
   3619c:	mov	r3, #128	; 0x80
   361a0:	cmp	r1, r0
   361a4:	str	r8, [r2, #112]	; 0x70
   361a8:	strh	r3, [r2, #88]	; 0x58
   361ac:	bne	36194 <fputs@plt+0x24dac>
   361b0:	b	3b91c <fputs@plt+0x2a534>
   361b4:	ldr	r0, [sl, #4]
   361b8:	add	r1, r0, r0, lsl #2
   361bc:	ldr	r0, [sp, #156]	; 0x9c
   361c0:	ldr	r1, [r0, r1, lsl #3]!
   361c4:	ldr	r2, [r0, #4]
   361c8:	subs	r3, r1, #1
   361cc:	sbcs	r3, r2, #0
   361d0:	bge	376d4 <fputs@plt+0x262ec>
   361d4:	b	3d044 <fputs@plt+0x2bc5c>
   361d8:	ldr	r0, [sl, #4]
   361dc:	ldr	r2, [sp, #156]	; 0x9c
   361e0:	ldr	r1, [sl, #16]
   361e4:	str	sl, [sp, #160]	; 0xa0
   361e8:	add	r0, r0, r0, lsl #2
   361ec:	add	r4, r2, r0, lsl #3
   361f0:	mov	r0, r4
   361f4:	bl	33860 <fputs@plt+0x22478>
   361f8:	cmp	r0, #0
   361fc:	bne	3db2c <fputs@plt+0x2c744>
   36200:	mov	r9, r8
   36204:	mov	r8, r5
   36208:	mov	r5, r4
   3620c:	ldr	r7, [sp, #152]	; 0x98
   36210:	ldrh	r0, [r5, #8]!
   36214:	tst	r0, #2
   36218:	beq	36238 <fputs@plt+0x24e50>
   3621c:	ldrb	r2, [r4, #10]
   36220:	ldr	r1, [sp, #96]	; 0x60
   36224:	cmp	r2, r1
   36228:	beq	36238 <fputs@plt+0x24e50>
   3622c:	mov	r0, r4
   36230:	bl	33cf8 <fputs@plt+0x22910>
   36234:	ldrh	r0, [r5]
   36238:	tst	r0, #18
   3623c:	beq	3ab58 <fputs@plt+0x29770>
   36240:	tst	r0, #16384	; 0x4000
   36244:	ldr	r1, [r4, #12]
   36248:	mov	r5, r8
   3624c:	mov	r8, r9
   36250:	ldrne	r0, [r4]
   36254:	addne	r1, r0, r1
   36258:	ldr	r0, [r4, #32]
   3625c:	ldr	r0, [r0, #92]	; 0x5c
   36260:	cmp	r1, r0
   36264:	ble	3cb54 <fputs@plt+0x2b76c>
   36268:	b	3ddf8 <fputs@plt+0x2ca10>
   3626c:	ldr	r0, [sp, #108]	; 0x6c
   36270:	ldr	r1, [sl, #8]
   36274:	movw	r3, #9312	; 0x2460
   36278:	ldr	r0, [r0]
   3627c:	add	r1, r1, r1, lsl #2
   36280:	add	r0, r0, r1, lsl #3
   36284:	mov	r1, r0
   36288:	ldrh	r2, [r1, #8]!
   3628c:	tst	r2, r3
   36290:	beq	39fec <fputs@plt+0x28c04>
   36294:	bl	406f0 <fputs@plt+0x2f308>
   36298:	b	39ff4 <fputs@plt+0x28c0c>
   3629c:	ldr	r1, [sp, #116]	; 0x74
   362a0:	ldr	r0, [sl, #4]
   362a4:	mov	r4, #0
   362a8:	mov	r7, sl
   362ac:	ldr	r1, [r1]
   362b0:	ldr	r0, [r1, r0, lsl #2]
   362b4:	mov	r1, #1
   362b8:	str	r4, [r0, #56]	; 0x38
   362bc:	strb	r1, [r0, #2]
   362c0:	ldrb	r1, [r0]
   362c4:	cmp	r1, #0
   362c8:	bne	3d048 <fputs@plt+0x2bc60>
   362cc:	mov	sl, r8
   362d0:	mov	r8, r5
   362d4:	ldr	r5, [r0, #16]
   362d8:	ldr	r0, [r5, #48]	; 0x30
   362dc:	bl	144bc <fputs@plt+0x30d4>
   362e0:	strb	r4, [r5, #66]	; 0x42
   362e4:	str	r4, [r5, #48]	; 0x30
   362e8:	mov	r5, r8
   362ec:	mov	r8, sl
   362f0:	b	3d048 <fputs@plt+0x2bc60>
   362f4:	ldr	r0, [r8, #180]	; 0xb4
   362f8:	cmp	r0, #0
   362fc:	beq	3d01c <fputs@plt+0x2bc34>
   36300:	ldrb	r0, [r6, #87]	; 0x57
   36304:	tst	r0, #2
   36308:	bne	3d01c <fputs@plt+0x2bc34>
   3630c:	ldr	r7, [sl, #16]
   36310:	cmp	r7, #0
   36314:	bne	36324 <fputs@plt+0x24f3c>
   36318:	ldr	r7, [r6, #168]	; 0xa8
   3631c:	cmp	r7, #0
   36320:	beq	3d01c <fputs@plt+0x2bc34>
   36324:	mov	r0, #0
   36328:	add	r2, sp, #168	; 0xa8
   3632c:	str	r5, [sp, #148]	; 0x94
   36330:	str	sl, [sp, #160]	; 0xa0
   36334:	str	r0, [fp, #-56]	; 0xffffffc8
   36338:	ldr	r3, [r6]
   3633c:	ldr	r1, [r3, #92]	; 0x5c
   36340:	str	r2, [fp, #-152]	; 0xffffff68
   36344:	str	r2, [fp, #-156]	; 0xffffff64
   36348:	mov	r2, #100	; 0x64
   3634c:	strh	r0, [fp, #-136]	; 0xffffff78
   36350:	str	r2, [fp, #-144]	; 0xffffff70
   36354:	str	r0, [fp, #-148]	; 0xffffff6c
   36358:	str	r3, [fp, #-160]	; 0xffffff60
   3635c:	str	r1, [fp, #-140]	; 0xffffff74
   36360:	ldr	r0, [r3, #164]	; 0xa4
   36364:	cmp	r0, #2
   36368:	blt	3bb9c <fputs@plt+0x2a7b4>
   3636c:	ldrb	r0, [r7]
   36370:	cmp	r0, #0
   36374:	beq	3cfec <fputs@plt+0x2bc04>
   36378:	mov	r4, r7
   3637c:	add	r1, r7, #1
   36380:	uxtb	r0, r0
   36384:	mov	r7, r1
   36388:	cmp	r0, #10
   3638c:	movne	r1, r7
   36390:	ldrbne	r0, [r1], #1
   36394:	cmpne	r0, #0
   36398:	bne	36380 <fputs@plt+0x24f98>
   3639c:	ldr	r0, [fp, #-148]	; 0xffffff6c
   363a0:	ldr	r2, [fp, #-144]	; 0xffffff70
   363a4:	add	r1, r0, #3
   363a8:	cmp	r1, r2
   363ac:	bcs	363cc <fputs@plt+0x24fe4>
   363b0:	str	r1, [fp, #-148]	; 0xffffff6c
   363b4:	movw	r2, #11565	; 0x2d2d
   363b8:	ldr	r1, [fp, #-152]	; 0xffffff68
   363bc:	strh	r2, [r1, r0]!
   363c0:	mov	r0, #32
   363c4:	strb	r0, [r1, #2]
   363c8:	b	363e0 <fputs@plt+0x24ff8>
   363cc:	movw	r1, #2052	; 0x804
   363d0:	sub	r0, fp, #160	; 0xa0
   363d4:	mov	r2, #3
   363d8:	movt	r1, #9
   363dc:	bl	23670 <fputs@plt+0x12288>
   363e0:	ldr	r0, [fp, #-148]	; 0xffffff6c
   363e4:	ldr	r3, [fp, #-144]	; 0xffffff70
   363e8:	sub	r2, r7, r4
   363ec:	add	r1, r0, r2
   363f0:	cmp	r1, r3
   363f4:	bcs	36410 <fputs@plt+0x25028>
   363f8:	str	r1, [fp, #-148]	; 0xffffff6c
   363fc:	ldr	r1, [fp, #-152]	; 0xffffff68
   36400:	add	r0, r1, r0
   36404:	mov	r1, r4
   36408:	bl	11244 <memcpy@plt>
   3640c:	b	3636c <fputs@plt+0x24f84>
   36410:	sub	r0, fp, #160	; 0xa0
   36414:	mov	r1, r4
   36418:	bl	23670 <fputs@plt+0x12288>
   3641c:	b	3636c <fputs@plt+0x24f84>
   36420:	ldr	r3, [r8, #16]
   36424:	ldmib	sl, {r0, r1, r2}
   36428:	add	r4, r3, r0, lsl #4
   3642c:	ldr	r0, [r4, #4]
   36430:	bl	18a1c <fputs@plt+0x7634>
   36434:	mov	r1, sl
   36438:	mov	sl, r0
   3643c:	ldr	r0, [r1, #8]
   36440:	str	r1, [sp, #160]	; 0xa0
   36444:	cmp	r0, #2
   36448:	beq	3acd0 <fputs@plt+0x298e8>
   3644c:	ldr	r2, [sp, #160]	; 0xa0
   36450:	cmp	r0, #1
   36454:	bne	3ace0 <fputs@plt+0x298f8>
   36458:	ldr	r0, [r4, #12]
   3645c:	ldr	r1, [r2, #12]
   36460:	str	r1, [r0]
   36464:	ldr	r0, [r8, #24]
   36468:	orr	r0, r0, #2
   3646c:	str	r0, [r8, #24]
   36470:	b	3ace0 <fputs@plt+0x298f8>
   36474:	ldr	r0, [sp, #108]	; 0x6c
   36478:	ldr	r1, [sl, #8]
   3647c:	movw	r3, #9312	; 0x2460
   36480:	mov	r9, r8
   36484:	mov	r8, r5
   36488:	ldr	r0, [r0]
   3648c:	add	r1, r1, r1, lsl #2
   36490:	add	r0, r0, r1, lsl #3
   36494:	mov	r1, r0
   36498:	ldrh	r2, [r1, #8]!
   3649c:	tst	r2, r3
   364a0:	beq	3a014 <fputs@plt+0x28c2c>
   364a4:	ldr	r4, [sp, #152]	; 0x98
   364a8:	bl	406f0 <fputs@plt+0x2f308>
   364ac:	b	3a020 <fputs@plt+0x28c38>
   364b0:	mov	r0, #0
   364b4:	movw	r2, #9312	; 0x2460
   364b8:	str	r5, [sp, #148]	; 0x94
   364bc:	str	r0, [sp, #172]	; 0xac
   364c0:	str	r0, [sp, #168]	; 0xa8
   364c4:	str	r0, [fp, #-128]	; 0xffffff80
   364c8:	ldr	r0, [sp, #108]	; 0x6c
   364cc:	ldr	r1, [sl, #8]
   364d0:	ldr	r0, [r0]
   364d4:	add	r1, r1, r1, lsl #2
   364d8:	add	r8, r0, r1, lsl #3
   364dc:	mov	r0, r8
   364e0:	ldrh	r1, [r0, #8]!
   364e4:	tst	r1, r2
   364e8:	beq	3a050 <fputs@plt+0x28c68>
   364ec:	mov	r0, r8
   364f0:	bl	406f0 <fputs@plt+0x2f308>
   364f4:	b	3a058 <fputs@plt+0x28c70>
   364f8:	ldr	r0, [sp, #108]	; 0x6c
   364fc:	ldr	r1, [sl, #8]
   36500:	movw	r3, #9312	; 0x2460
   36504:	ldr	r0, [r0]
   36508:	add	r1, r1, r1, lsl #2
   3650c:	add	r0, r0, r1, lsl #3
   36510:	mov	r1, r0
   36514:	ldrh	r2, [r1, #8]!
   36518:	tst	r2, r3
   3651c:	beq	3a0c0 <fputs@plt+0x28cd8>
   36520:	bl	406f0 <fputs@plt+0x2f308>
   36524:	b	3a0c8 <fputs@plt+0x28ce0>
   36528:	ldr	r0, [sp, #108]	; 0x6c
   3652c:	ldr	r1, [sl, #8]
   36530:	movw	r3, #9312	; 0x2460
   36534:	ldr	r0, [r0]
   36538:	add	r1, r1, r1, lsl #2
   3653c:	add	r0, r0, r1, lsl #3
   36540:	mov	r1, r0
   36544:	ldrh	r2, [r1, #8]!
   36548:	tst	r2, r3
   3654c:	beq	3a0e0 <fputs@plt+0x28cf8>
   36550:	bl	406f0 <fputs@plt+0x2f308>
   36554:	b	3a0e8 <fputs@plt+0x28d00>
   36558:	ldr	r0, [sl, #4]
   3655c:	ldr	r1, [sp, #156]	; 0x9c
   36560:	add	r0, r0, r0, lsl #2
   36564:	add	r0, r1, r0, lsl #3
   36568:	ldrh	r1, [r0, #8]
   3656c:	orr	r1, r1, #1
   36570:	bic	r1, r1, #128	; 0x80
   36574:	strh	r1, [r0, #8]
   36578:	b	3d044 <fputs@plt+0x2bc5c>
   3657c:	ldr	r0, [sp, #108]	; 0x6c
   36580:	ldr	r1, [sl, #8]
   36584:	movw	r2, #9312	; 0x2460
   36588:	ldr	r0, [r0]
   3658c:	add	r1, r1, r1, lsl #2
   36590:	add	r4, r0, r1, lsl #3
   36594:	mov	r0, r4
   36598:	ldrh	r1, [r0, #8]!
   3659c:	tst	r1, r2
   365a0:	beq	3a0f4 <fputs@plt+0x28d0c>
   365a4:	mov	r0, r4
   365a8:	bl	406f0 <fputs@plt+0x2f308>
   365ac:	b	3a0fc <fputs@plt+0x28d14>
   365b0:	ldr	r1, [sl, #4]
   365b4:	ldr	r0, [sl, #8]
   365b8:	ldr	r2, [sp, #156]	; 0x9c
   365bc:	add	r0, r0, r0, lsl #2
   365c0:	add	r1, r1, r1, lsl #2
   365c4:	add	r0, r2, r0, lsl #3
   365c8:	add	r1, r2, r1, lsl #3
   365cc:	b	3a9d4 <fputs@plt+0x295ec>
   365d0:	ldr	r0, [sl, #4]
   365d4:	cmp	r0, #0
   365d8:	beq	3d044 <fputs@plt+0x2bc5c>
   365dc:	ldr	r1, [sp, #156]	; 0x9c
   365e0:	add	r0, r0, r0, lsl #2
   365e4:	movw	r3, #9312	; 0x2460
   365e8:	add	r0, r1, r0, lsl #3
   365ec:	mov	r1, r0
   365f0:	ldrh	r2, [r1, #8]!
   365f4:	tst	r2, r3
   365f8:	beq	3b2f4 <fputs@plt+0x29f0c>
   365fc:	mov	r2, #0
   36600:	mov	r3, #0
   36604:	bl	34bc8 <fputs@plt+0x237e0>
   36608:	b	3d044 <fputs@plt+0x2bc5c>
   3660c:	ldr	r0, [sl, #16]
   36610:	add	r0, r0, #4
   36614:	b	3a50c <fputs@plt+0x29124>
   36618:	ldr	r1, [sl, #16]
   3661c:	ldrb	r0, [r1]
   36620:	cmp	r0, #0
   36624:	beq	3d044 <fputs@plt+0x2bc5c>
   36628:	ldr	r2, [sl, #4]
   3662c:	ldr	r3, [sp, #156]	; 0x9c
   36630:	ldr	r7, [sp, #96]	; 0x60
   36634:	mov	r8, r5
   36638:	mov	r9, sl
   3663c:	add	r5, r1, #1
   36640:	add	r2, r2, r2, lsl #2
   36644:	add	r4, r3, r2, lsl #3
   36648:	uxtb	r1, r0
   3664c:	mov	r0, r4
   36650:	mov	r2, r7
   36654:	bl	3e2e8 <fputs@plt+0x2cf00>
   36658:	ldrb	r0, [r5], #1
   3665c:	add	r4, r4, #40	; 0x28
   36660:	cmp	r0, #0
   36664:	bne	36648 <fputs@plt+0x25260>
   36668:	mov	r7, r9
   3666c:	b	3b8e0 <fputs@plt+0x2a4f8>
   36670:	str	r5, [sp, #148]	; 0x94
   36674:	mov	r3, r6
   36678:	ldr	r6, [sl, #16]
   3667c:	ldr	r5, [sp, #96]	; 0x60
   36680:	ldmib	sl, {r0, r1, r2}
   36684:	str	sl, [sp, #160]	; 0xa0
   36688:	ldr	sl, [sp, #156]	; 0x9c
   3668c:	add	r8, r2, r2, lsl #2
   36690:	add	r0, r0, r0, lsl #2
   36694:	cmp	r6, #0
   36698:	add	r7, sl, r0, lsl #3
   3669c:	add	r0, r1, r1, lsl #2
   366a0:	add	r9, r7, r0, lsl #3
   366a4:	ldrb	r0, [r3, #88]	; 0x58
   366a8:	str	r0, [sp, #88]	; 0x58
   366ac:	beq	366d8 <fputs@plt+0x252f0>
   366b0:	ldrb	r0, [r6], #1
   366b4:	mov	r4, r7
   366b8:	uxtb	r1, r0
   366bc:	mov	r0, r4
   366c0:	mov	r2, r5
   366c4:	bl	3e2e8 <fputs@plt+0x2cf00>
   366c8:	ldrb	r0, [r6], #1
   366cc:	add	r4, r4, #40	; 0x28
   366d0:	cmp	r0, #0
   366d4:	bne	366b8 <fputs@plt+0x252d0>
   366d8:	add	r0, sl, r8, lsl #3
   366dc:	sub	r5, r9, #40	; 0x28
   366e0:	mov	r2, #0
   366e4:	mov	r8, #0
   366e8:	mov	r6, #0
   366ec:	str	r5, [sp, #112]	; 0x70
   366f0:	str	r0, [sp, #32]
   366f4:	mov	r0, #0
   366f8:	str	r0, [sp, #104]	; 0x68
   366fc:	mov	r0, #0
   36700:	str	r0, [sp, #100]	; 0x64
   36704:	ldrh	r0, [r5, #8]
   36708:	mov	r4, r2
   3670c:	mov	r9, #0
   36710:	mov	sl, #0
   36714:	tst	r0, #1
   36718:	bne	367fc <fputs@plt+0x25414>
   3671c:	tst	r0, #4
   36720:	bne	3674c <fputs@plt+0x25364>
   36724:	tst	r0, #8
   36728:	bne	36794 <fputs@plt+0x253ac>
   3672c:	tst	r0, #16384	; 0x4000
   36730:	ldr	r9, [r5, #12]
   36734:	ldrne	r1, [r5]
   36738:	addne	r9, r1, r9
   3673c:	ubfx	r1, r0, #1, #1
   36740:	orr	r1, r1, r9, lsl #1
   36744:	add	sl, r1, #12
   36748:	b	367fc <fputs@plt+0x25414>
   3674c:	ldrd	r2, [r5]
   36750:	mov	ip, r6
   36754:	eor	r1, r2, r3, asr #31
   36758:	eor	lr, r3, r3, asr #31
   3675c:	rsbs	r6, r1, #127	; 0x7f
   36760:	rscs	r6, lr, #0
   36764:	bcc	367a0 <fputs@plt+0x253b8>
   36768:	ldr	r6, [sp, #88]	; 0x58
   3676c:	mov	r9, #1
   36770:	cmp	r6, #4
   36774:	mov	r6, ip
   36778:	bcc	367f8 <fputs@plt+0x25410>
   3677c:	rsbs	r2, r2, #1
   36780:	mov	sl, #1
   36784:	rscs	r2, r3, #0
   36788:	addcs	sl, r1, #8
   3678c:	movcs	r9, #0
   36790:	b	367fc <fputs@plt+0x25414>
   36794:	mov	sl, #7
   36798:	mov	r9, #8
   3679c:	b	367fc <fputs@plt+0x25414>
   367a0:	subs	r2, r1, #32768	; 0x8000
   367a4:	mov	r9, #2
   367a8:	mov	sl, #2
   367ac:	mov	r6, ip
   367b0:	sbcs	r2, lr, #0
   367b4:	bcc	367fc <fputs@plt+0x25414>
   367b8:	subs	r2, r1, #8388608	; 0x800000
   367bc:	mov	r9, #3
   367c0:	mov	sl, #3
   367c4:	sbcs	r2, lr, #0
   367c8:	bcc	367fc <fputs@plt+0x25414>
   367cc:	subs	r1, r1, #-2147483648	; 0x80000000
   367d0:	mov	r9, #4
   367d4:	mov	sl, #4
   367d8:	sbcs	r1, lr, #0
   367dc:	bcc	367fc <fputs@plt+0x25414>
   367e0:	cmp	lr, #32768	; 0x8000
   367e4:	mov	sl, #6
   367e8:	mov	r9, #8
   367ec:	movwcc	sl, #5
   367f0:	movwcc	r9, #6
   367f4:	b	367fc <fputs@plt+0x25414>
   367f8:	mov	sl, #1
   367fc:	tst	r0, #16384	; 0x4000
   36800:	str	sl, [r5, #28]
   36804:	beq	36844 <fputs@plt+0x2545c>
   36808:	orrs	r0, r8, r6
   3680c:	beq	36824 <fputs@plt+0x2543c>
   36810:	mov	r0, r5
   36814:	bl	19cc8 <fputs@plt+0x88e0>
   36818:	cmp	r0, #0
   3681c:	beq	36844 <fputs@plt+0x2545c>
   36820:	b	3d85c <fputs@plt+0x2c474>
   36824:	ldr	r0, [r5]
   36828:	ldr	r1, [sp, #104]	; 0x68
   3682c:	adds	r1, r1, r0
   36830:	sub	r9, r9, r0
   36834:	str	r1, [sp, #104]	; 0x68
   36838:	ldr	r1, [sp, #100]	; 0x64
   3683c:	adc	r1, r1, r0, asr #31
   36840:	str	r1, [sp, #100]	; 0x64
   36844:	adds	r8, r8, r9
   36848:	mov	r0, #1
   3684c:	adc	r6, r6, #0
   36850:	cmp	sl, #128	; 0x80
   36854:	bcc	3687c <fputs@plt+0x25494>
   36858:	mov	r0, #0
   3685c:	mov	r1, #0
   36860:	lsr	r2, sl, #7
   36864:	add	r0, r0, #1
   36868:	orr	sl, r2, r1, lsl #25
   3686c:	orr	r2, sl, r1, lsr #7
   36870:	lsr	r1, r1, #7
   36874:	cmp	r2, #0
   36878:	bne	36860 <fputs@plt+0x25478>
   3687c:	sub	r5, r5, #40	; 0x28
   36880:	add	r2, r0, r4
   36884:	cmp	r5, r7
   36888:	bcs	36704 <fputs@plt+0x2531c>
   3688c:	cmp	r2, #126	; 0x7e
   36890:	bhi	39e08 <fputs@plt+0x28a20>
   36894:	ldr	r9, [sp, #120]	; 0x78
   36898:	ldr	sl, [sp, #32]
   3689c:	add	r5, r2, #1
   368a0:	b	39e74 <fputs@plt+0x28a8c>
   368a4:	ldr	r1, [sp, #116]	; 0x74
   368a8:	ldr	r0, [sl, #4]
   368ac:	ldr	r1, [r1]
   368b0:	ldr	r7, [r1, r0, lsl #2]
   368b4:	cmp	r7, #0
   368b8:	beq	368d0 <fputs@plt+0x254e8>
   368bc:	ldr	r0, [sl, #8]
   368c0:	ldr	r1, [r7, #8]
   368c4:	cmp	r1, r0
   368c8:	ldr	r0, [sp, #128]	; 0x80
   368cc:	beq	3941c <fputs@plt+0x28034>
   368d0:	ldrb	r0, [r6, #87]	; 0x57
   368d4:	tst	r0, #1
   368d8:	bne	3d93c <fputs@plt+0x2c554>
   368dc:	ldr	r0, [r8, #16]
   368e0:	ldr	r3, [sl, #12]
   368e4:	str	r5, [sp, #148]	; 0x94
   368e8:	ldr	r5, [sl, #8]
   368ec:	mov	r8, #0
   368f0:	cmp	r9, #55	; 0x37
   368f4:	mov	r2, sl
   368f8:	add	r1, r0, r3, lsl #4
   368fc:	ldrb	r0, [sl, #3]
   36900:	ldr	r6, [r1, #4]
   36904:	bne	36928 <fputs@plt+0x25540>
   36908:	ldr	r1, [r1, #12]
   3690c:	ldr	r7, [sp, #132]	; 0x84
   36910:	and	r2, r0, #8
   36914:	orr	r8, r2, #4
   36918:	ldrb	r1, [r1, #76]	; 0x4c
   3691c:	ldrb	r2, [r7, #88]	; 0x58
   36920:	cmp	r1, r2
   36924:	strbcc	r1, [r7, #88]	; 0x58
   36928:	tst	r0, #16
   3692c:	beq	36970 <fputs@plt+0x25588>
   36930:	ldr	r7, [sp, #156]	; 0x9c
   36934:	mov	r9, r6
   36938:	add	r6, r5, r5, lsl #2
   3693c:	mov	r5, r3
   36940:	add	r4, r7, r6, lsl #3
   36944:	mov	r0, r4
   36948:	bl	19e50 <fputs@plt+0x8a68>
   3694c:	str	r0, [r7, r6, lsl #3]
   36950:	str	r1, [r4, #4]
   36954:	mov	r3, r5
   36958:	mov	r5, r0
   3695c:	mov	r6, r9
   36960:	ldrh	r0, [r4, #8]
   36964:	and	r0, r0, #15872	; 0x3e00
   36968:	orr	r0, r0, #4
   3696c:	strh	r0, [r4, #8]
   36970:	ldrb	r0, [sl, #1]
   36974:	cmp	r0, #242	; 0xf2
   36978:	beq	393a0 <fputs@plt+0x27fb8>
   3697c:	mov	r4, #0
   36980:	cmp	r0, #250	; 0xfa
   36984:	mov	r2, #0
   36988:	bne	393a8 <fputs@plt+0x27fc0>
   3698c:	ldr	r4, [sl, #16]
   36990:	ldrh	r0, [r4, #6]
   36994:	ldrh	r1, [r4, #8]
   36998:	add	r2, r1, r0
   3699c:	b	393a8 <fputs@plt+0x27fc0>
   369a0:	ldr	r1, [sp, #116]	; 0x74
   369a4:	ldr	r0, [sl, #4]
   369a8:	str	sl, [sp, #160]	; 0xa0
   369ac:	ldr	r1, [r1]
   369b0:	ldr	r0, [r1, r0, lsl #2]
   369b4:	ldrb	r1, [r0]
   369b8:	cmp	r1, #1
   369bc:	bne	399a0 <fputs@plt+0x285b8>
   369c0:	ldr	r1, [r0, #16]
   369c4:	mov	r0, r8
   369c8:	bl	33248 <fputs@plt+0x21e60>
   369cc:	b	3cb5c <fputs@plt+0x2b774>
   369d0:	ldr	r1, [sp, #116]	; 0x74
   369d4:	ldr	r0, [sl, #4]
   369d8:	str	r5, [sp, #148]	; 0x94
   369dc:	ldr	r7, [sp, #152]	; 0x98
   369e0:	ldr	r1, [r1]
   369e4:	ldr	r4, [r1, r0, lsl #2]
   369e8:	mov	r0, #0
   369ec:	str	r0, [sp, #164]	; 0xa4
   369f0:	ldr	r5, [r4, #16]
   369f4:	ldrb	r1, [r5, #56]	; 0x38
   369f8:	cmp	r1, #0
   369fc:	beq	3a124 <fputs@plt+0x28d3c>
   36a00:	ldr	r0, [r5, #20]
   36a04:	add	r1, sp, #164	; 0xa4
   36a08:	str	sl, [sp, #160]	; 0xa0
   36a0c:	bl	46738 <fputs@plt+0x35350>
   36a10:	ldr	r9, [sp, #120]	; 0x78
   36a14:	ldr	r5, [sp, #148]	; 0x94
   36a18:	b	35914 <fputs@plt+0x2452c>
   36a1c:	ldr	r7, [r6, #12]
   36a20:	ldr	r0, [sl, #4]
   36a24:	ldr	r6, [r6, #56]	; 0x38
   36a28:	ldr	r1, [sl, #12]
   36a2c:	ldr	r3, [sp, #156]	; 0x9c
   36a30:	str	r5, [sp, #148]	; 0x94
   36a34:	ldr	r8, [r6, r0, lsl #2]
   36a38:	add	r2, r1, r1, lsl #2
   36a3c:	ldr	r1, [r3, r2, lsl #3]!
   36a40:	ldr	r4, [r8, #16]
   36a44:	ldr	r3, [r3, #40]	; 0x28
   36a48:	ldr	r5, [r4]
   36a4c:	cmp	r3, #1
   36a50:	ldr	r9, [r5]
   36a54:	blt	36a7c <fputs@plt+0x25694>
   36a58:	ldr	r0, [sp, #156]	; 0x9c
   36a5c:	mov	r6, r3
   36a60:	add	r0, r0, r2, lsl #3
   36a64:	add	r2, r0, #80	; 0x50
   36a68:	mov	r0, r7
   36a6c:	str	r2, [r0], #4
   36a70:	add	r2, r2, #40	; 0x28
   36a74:	subs	r6, r6, #1
   36a78:	bne	36a6c <fputs@plt+0x25684>
   36a7c:	ldr	r2, [sl, #16]
   36a80:	ldr	r6, [r9, #32]
   36a84:	mov	r0, r4
   36a88:	str	sl, [sp, #160]	; 0xa0
   36a8c:	str	r7, [sp]
   36a90:	blx	r6
   36a94:	mov	sl, r0
   36a98:	ldr	r0, [sp, #132]	; 0x84
   36a9c:	mov	r1, r5
   36aa0:	bl	3360c <fputs@plt+0x22224>
   36aa4:	cmp	sl, #0
   36aa8:	bne	3dc28 <fputs@plt+0x2c840>
   36aac:	ldr	r1, [r9, #40]	; 0x28
   36ab0:	mov	r0, r4
   36ab4:	blx	r1
   36ab8:	mov	r2, #0
   36abc:	ldr	r6, [sp, #132]	; 0x84
   36ac0:	ldr	r5, [sp, #148]	; 0x94
   36ac4:	ldr	r7, [sp, #152]	; 0x98
   36ac8:	mov	r1, #0
   36acc:	cmp	r0, #0
   36ad0:	strb	r2, [r8, #2]
   36ad4:	ldr	r8, [sp, #124]	; 0x7c
   36ad8:	str	r1, [sp, #128]	; 0x80
   36adc:	ldr	sl, [sp, #160]	; 0xa0
   36ae0:	bne	3d02c <fputs@plt+0x2bc44>
   36ae4:	str	r7, [sp, #152]	; 0x98
   36ae8:	b	3d044 <fputs@plt+0x2bc5c>
   36aec:	ldr	r0, [sl, #4]
   36af0:	ldr	r7, [sp, #152]	; 0x98
   36af4:	ldr	r1, [sp, #156]	; 0x9c
   36af8:	movw	r3, #52429	; 0xcccd
   36afc:	movt	r3, #52428	; 0xcccc
   36b00:	add	r0, r0, r0, lsl #2
   36b04:	sub	r2, sl, r7
   36b08:	asr	r2, r2, #2
   36b0c:	ldr	r0, [r1, r0, lsl #3]!
   36b10:	mul	r2, r2, r3
   36b14:	asr	r3, r2, #31
   36b18:	strd	r2, [r1]
   36b1c:	mov	r2, #4
   36b20:	add	r0, r0, r0, lsl #2
   36b24:	strh	r2, [r1, #8]
   36b28:	add	r7, r7, r0, lsl #2
   36b2c:	b	3d048 <fputs@plt+0x2bc60>
   36b30:	ldr	r0, [sl, #8]
   36b34:	ldr	r1, [sp, #156]	; 0x9c
   36b38:	mov	r7, r5
   36b3c:	ldr	r6, [sl, #4]
   36b40:	add	r0, r0, r0, lsl #2
   36b44:	add	r4, r1, r0, lsl #3
   36b48:	movw	r1, #9312	; 0x2460
   36b4c:	mov	r5, r4
   36b50:	ldrh	r0, [r5, #8]!
   36b54:	tst	r0, r1
   36b58:	beq	3a170 <fputs@plt+0x28d88>
   36b5c:	mov	r0, r4
   36b60:	bl	337e4 <fputs@plt+0x223fc>
   36b64:	b	3a178 <fputs@plt+0x28d90>
   36b68:	mov	r8, r5
   36b6c:	ldr	r5, [sl, #16]
   36b70:	ldr	r9, [sp, #120]	; 0x78
   36b74:	b	381a8 <fputs@plt+0x26dc0>
   36b78:	ldr	r0, [sl, #4]
   36b7c:	ldr	r1, [r6, #200]	; 0xc8
   36b80:	ldrb	r2, [r1, r0]
   36b84:	cmp	r2, #0
   36b88:	bne	3af84 <fputs@plt+0x29b9c>
   36b8c:	mov	r2, #1
   36b90:	strb	r2, [r1, r0]
   36b94:	b	3d044 <fputs@plt+0x2bc5c>
   36b98:	ldr	r1, [sl, #4]
   36b9c:	ldr	r2, [sl, #12]
   36ba0:	mov	r0, #3
   36ba4:	mvn	r3, #0
   36ba8:	str	r0, [sp]
   36bac:	mov	r0, r6
   36bb0:	bl	3e834 <fputs@plt+0x2d44c>
   36bb4:	cmp	r0, #0
   36bb8:	beq	3d934 <fputs@plt+0x2c54c>
   36bbc:	mov	r1, #1
   36bc0:	strb	r1, [r0, #2]
   36bc4:	ldr	r2, [sl, #8]
   36bc8:	strb	r1, [r0, #4]
   36bcc:	str	r2, [r0, #16]
   36bd0:	b	3d044 <fputs@plt+0x2bc5c>
   36bd4:	ldr	r0, [sl, #4]
   36bd8:	ldr	r1, [sp, #156]	; 0x9c
   36bdc:	add	r0, r0, r0, lsl #2
   36be0:	add	r0, r1, r0, lsl #3
   36be4:	ldrb	r0, [r0, #8]
   36be8:	tst	r0, #1
   36bec:	b	392c4 <fputs@plt+0x27edc>
   36bf0:	ldr	r1, [sl, #4]
   36bf4:	mov	r0, r8
   36bf8:	str	sl, [sp, #160]	; 0xa0
   36bfc:	bl	40304 <fputs@plt+0x2ef1c>
   36c00:	mov	sl, r0
   36c04:	b	3ad18 <fputs@plt+0x29930>
   36c08:	ldr	r0, [sl, #4]
   36c0c:	ldr	r2, [r8, #16]
   36c10:	ldr	r1, [sl, #16]
   36c14:	add	r0, r2, r0, lsl #4
   36c18:	mov	r2, #0
   36c1c:	ldr	r0, [r0, #12]
   36c20:	add	r0, r0, #8
   36c24:	bl	474b0 <fputs@plt+0x360c8>
   36c28:	mov	r1, r0
   36c2c:	mov	r0, r8
   36c30:	bl	13b64 <fputs@plt+0x277c>
   36c34:	b	3c400 <fputs@plt+0x2b018>
   36c38:	ldr	r0, [sl, #4]
   36c3c:	ldr	r7, [sl, #16]
   36c40:	str	r5, [sp, #148]	; 0x94
   36c44:	str	sl, [sp, #160]	; 0xa0
   36c48:	cmp	r0, #0
   36c4c:	str	r0, [sp, #112]	; 0x70
   36c50:	beq	3a1b4 <fputs@plt+0x28dcc>
   36c54:	mov	r5, r6
   36c58:	ldr	r6, [r8, #424]	; 0x1a8
   36c5c:	ldr	r9, [sp, #120]	; 0x78
   36c60:	cmp	r6, #0
   36c64:	beq	3d7d4 <fputs@plt+0x2c3ec>
   36c68:	mov	r4, #1
   36c6c:	ldr	r0, [r6]
   36c70:	mov	r1, r7
   36c74:	bl	1606c <fputs@plt+0x4c84>
   36c78:	cmp	r0, #0
   36c7c:	beq	3afd8 <fputs@plt+0x29bf0>
   36c80:	ldr	r6, [r6, #24]
   36c84:	add	r4, r4, #1
   36c88:	cmp	r6, #0
   36c8c:	bne	36c6c <fputs@plt+0x25884>
   36c90:	b	3d7d4 <fputs@plt+0x2c3ec>
   36c94:	ldr	r1, [sl, #8]
   36c98:	cmp	r1, #0
   36c9c:	beq	36cac <fputs@plt+0x258c4>
   36ca0:	ldrb	r0, [r8, #27]
   36ca4:	tst	r0, #2
   36ca8:	bne	3ddc0 <fputs@plt+0x2c9d8>
   36cac:	ldr	r0, [sl, #4]
   36cb0:	ldr	r2, [r8, #16]
   36cb4:	str	r5, [sp, #148]	; 0x94
   36cb8:	ldr	r7, [sp, #152]	; 0x98
   36cbc:	ldr	r9, [sp, #120]	; 0x78
   36cc0:	add	r0, r2, r0, lsl #4
   36cc4:	ldr	r5, [r0, #4]
   36cc8:	cmp	r5, #0
   36ccc:	beq	3ab30 <fputs@plt+0x29748>
   36cd0:	mov	r0, r5
   36cd4:	str	sl, [sp, #160]	; 0xa0
   36cd8:	bl	17ae8 <fputs@plt+0x6700>
   36cdc:	mov	sl, r0
   36ce0:	uxtb	r0, r0
   36ce4:	cmp	r0, #5
   36ce8:	beq	3ddd4 <fputs@plt+0x2c9ec>
   36cec:	cmp	sl, #0
   36cf0:	bne	3d854 <fputs@plt+0x2c46c>
   36cf4:	ldr	sl, [sp, #160]	; 0xa0
   36cf8:	mov	r0, #0
   36cfc:	ldr	r1, [sl, #8]
   36d00:	cmp	r1, #0
   36d04:	beq	3d068 <fputs@plt+0x2bc80>
   36d08:	ldrb	r1, [r6, #89]	; 0x59
   36d0c:	tst	r1, #16
   36d10:	beq	3d068 <fputs@plt+0x2bc80>
   36d14:	ldrb	r1, [r8, #67]	; 0x43
   36d18:	cmp	r1, #0
   36d1c:	beq	36d2c <fputs@plt+0x25944>
   36d20:	ldr	r1, [r8, #156]	; 0x9c
   36d24:	cmp	r1, #2
   36d28:	blt	3d068 <fputs@plt+0x2bc80>
   36d2c:	ldr	r0, [r6, #104]	; 0x68
   36d30:	cmp	r0, #0
   36d34:	bne	36d50 <fputs@plt+0x25968>
   36d38:	ldr	r1, [r8, #436]	; 0x1b4
   36d3c:	ldr	r0, [r8, #432]	; 0x1b0
   36d40:	add	r1, r1, #1
   36d44:	add	r0, r0, r1
   36d48:	str	r1, [r8, #436]	; 0x1b4
   36d4c:	str	r0, [r6, #104]	; 0x68
   36d50:	sub	r2, r0, #1
   36d54:	mov	r0, r8
   36d58:	mov	r1, #0
   36d5c:	bl	336d8 <fputs@plt+0x222f0>
   36d60:	cmp	r0, #0
   36d64:	bne	3d058 <fputs@plt+0x2bc70>
   36d68:	ldm	r5, {r0, r2}
   36d6c:	ldr	r1, [r6, #104]	; 0x68
   36d70:	str	r0, [r2, #4]
   36d74:	ldr	r2, [r2]
   36d78:	ldr	r0, [r2, #104]	; 0x68
   36d7c:	cmp	r0, r1
   36d80:	bge	3d054 <fputs@plt+0x2bc6c>
   36d84:	ldrb	r0, [r2, #6]
   36d88:	cmp	r0, #0
   36d8c:	mov	r0, #0
   36d90:	movne	r0, r2
   36d94:	blne	2f1bc <fputs@plt+0x1ddd4>
   36d98:	b	3d058 <fputs@plt+0x2bc70>
   36d9c:	mvn	r0, #0
   36da0:	mov	r4, #0
   36da4:	ldr	r3, [sp, #64]	; 0x40
   36da8:	str	sl, [sp, #160]	; 0xa0
   36dac:	str	r0, [sp, #176]	; 0xb0
   36db0:	str	r4, [sp, #168]	; 0xa8
   36db4:	str	r0, [sp, #172]	; 0xac
   36db8:	ldr	r0, [sp, #48]	; 0x30
   36dbc:	ldr	r1, [sl, #4]
   36dc0:	ldr	r2, [sl, #8]
   36dc4:	str	r0, [sp]
   36dc8:	mov	r0, r8
   36dcc:	bl	2157c <fputs@plt+0x10194>
   36dd0:	ldr	r9, [sp, #120]	; 0x78
   36dd4:	ldr	r7, [sp, #152]	; 0x98
   36dd8:	cmp	r0, #0
   36ddc:	beq	36df4 <fputs@plt+0x25a0c>
   36de0:	mov	sl, r0
   36de4:	cmp	r0, #5
   36de8:	bne	34d3c <fputs@plt+0x23954>
   36dec:	mov	r0, #1
   36df0:	str	r0, [sp, #168]	; 0xa8
   36df4:	ldr	sl, [sp, #160]	; 0xa0
   36df8:	str	r5, [sp, #148]	; 0x94
   36dfc:	add	r7, sp, #168	; 0xa8
   36e00:	ldr	r0, [sl, #12]
   36e04:	add	r0, r0, r0, lsl #2
   36e08:	lsl	r5, r0, #3
   36e0c:	ldr	r6, [sp, #156]	; 0x9c
   36e10:	ldr	r2, [r7, -r4, lsl #2]
   36e14:	movw	r3, #9312	; 0x2460
   36e18:	add	r0, r6, r5
   36e1c:	ldrh	r1, [r0, #8]
   36e20:	tst	r1, r3
   36e24:	beq	36e34 <fputs@plt+0x25a4c>
   36e28:	asr	r3, r2, #31
   36e2c:	bl	34bc8 <fputs@plt+0x237e0>
   36e30:	b	36e4c <fputs@plt+0x25a64>
   36e34:	mov	r1, r6
   36e38:	str	r2, [r1, r5]!
   36e3c:	asr	r2, r2, #31
   36e40:	str	r2, [r1, #4]
   36e44:	mov	r1, #4
   36e48:	strh	r1, [r0, #8]
   36e4c:	sub	r4, r4, #1
   36e50:	add	r5, r5, #40	; 0x28
   36e54:	cmn	r4, #3
   36e58:	bne	36e0c <fputs@plt+0x25a24>
   36e5c:	ldr	r6, [sp, #132]	; 0x84
   36e60:	ldr	r5, [sp, #148]	; 0x94
   36e64:	mov	r0, #0
   36e68:	mov	r7, sl
   36e6c:	b	39870 <fputs@plt+0x28488>
   36e70:	ldr	r0, [sp, #108]	; 0x6c
   36e74:	ldr	r1, [sl, #8]
   36e78:	mov	r3, r5
   36e7c:	movw	r2, #9312	; 0x2460
   36e80:	str	r3, [sp, #148]	; 0x94
   36e84:	ldr	r0, [r0]
   36e88:	add	r1, r1, r1, lsl #2
   36e8c:	add	r5, r0, r1, lsl #3
   36e90:	mov	r0, r5
   36e94:	ldrh	r1, [r0, #8]!
   36e98:	tst	r1, r2
   36e9c:	beq	3a1dc <fputs@plt+0x28df4>
   36ea0:	mov	r0, r5
   36ea4:	bl	406f0 <fputs@plt+0x2f308>
   36ea8:	b	3a1e4 <fputs@plt+0x28dfc>
   36eac:	ldrb	r0, [r8, #67]	; 0x43
   36eb0:	str	sl, [sp, #160]	; 0xa0
   36eb4:	cmp	r0, #0
   36eb8:	beq	3db54 <fputs@plt+0x2c76c>
   36ebc:	ldr	r0, [r8, #152]	; 0x98
   36ec0:	ldr	r9, [sp, #120]	; 0x78
   36ec4:	ldr	r7, [sp, #152]	; 0x98
   36ec8:	cmp	r0, #2
   36ecc:	bge	3dbcc <fputs@plt+0x2c7e4>
   36ed0:	ldr	r0, [r8, #180]	; 0xb4
   36ed4:	mov	r4, #0
   36ed8:	str	r5, [sp, #148]	; 0x94
   36edc:	mov	r7, r8
   36ee0:	movw	r1, #55295	; 0xd7ff
   36ee4:	movw	r3, #794	; 0x31a
   36ee8:	movw	r2, #826	; 0x33a
   36eec:	str	r4, [r8, #180]	; 0xb4
   36ef0:	movt	r1, #65493	; 0xffd5
   36ef4:	movt	r3, #9
   36ef8:	movt	r2, #9
   36efc:	ldr	r5, [r8, #20]
   36f00:	str	r0, [sp, #128]	; 0x80
   36f04:	ldr	r0, [r8, #16]
   36f08:	ldr	r8, [r8, #24]
   36f0c:	and	r1, r8, r1
   36f10:	orr	r1, r1, #10240	; 0x2800
   36f14:	orr	r1, r1, #2097152	; 0x200000
   36f18:	str	r1, [r7, #24]
   36f1c:	ldr	r6, [r0, #4]
   36f20:	ldrb	r1, [r7, #68]	; 0x44
   36f24:	ldr	r0, [r6, #4]
   36f28:	cmp	r1, #2
   36f2c:	ldr	r1, [sp, #84]	; 0x54
   36f30:	moveq	r2, r3
   36f34:	ldr	r0, [r0]
   36f38:	ldrb	r9, [r0, #16]
   36f3c:	ldr	r0, [r7, #84]	; 0x54
   36f40:	str	r0, [sp, #112]	; 0x70
   36f44:	ldr	r0, [r7, #88]	; 0x58
   36f48:	str	r0, [sp, #104]	; 0x68
   36f4c:	mov	r0, r7
   36f50:	bl	48b98 <fputs@plt+0x377b0>
   36f54:	mov	sl, r0
   36f58:	ldr	r0, [r7, #20]
   36f5c:	cmp	r0, r5
   36f60:	ble	36f74 <fputs@plt+0x25b8c>
   36f64:	ldr	r1, [sp, #124]	; 0x7c
   36f68:	ldr	r1, [r1, #16]
   36f6c:	add	r1, r1, r0, lsl #4
   36f70:	sub	r4, r1, #16
   36f74:	cmp	sl, #0
   36f78:	bne	3d47c <fputs@plt+0x2c094>
   36f7c:	ldr	r7, [sp, #124]	; 0x7c
   36f80:	ldr	r1, [r7, #16]
   36f84:	add	r0, r1, r0, lsl #4
   36f88:	ldr	r0, [r0, #-12]
   36f8c:	str	r0, [sp, #100]	; 0x64
   36f90:	bl	48c40 <fputs@plt+0x37858>
   36f94:	ldm	r6, {r0, r1}
   36f98:	movw	r2, #850	; 0x352
   36f9c:	movt	r2, #9
   36fa0:	str	r0, [r1, #4]
   36fa4:	ldr	r0, [r1, #32]
   36fa8:	ldr	r5, [r1, #36]	; 0x24
   36fac:	ldr	r1, [sp, #84]	; 0x54
   36fb0:	str	r0, [sp, #88]	; 0x58
   36fb4:	mov	r0, r7
   36fb8:	bl	48b98 <fputs@plt+0x377b0>
   36fbc:	mov	sl, r0
   36fc0:	cmp	r0, #0
   36fc4:	bne	3d47c <fputs@plt+0x2c094>
   36fc8:	ldr	r0, [sp, #124]	; 0x7c
   36fcc:	ldr	r1, [sp, #84]	; 0x54
   36fd0:	movw	r2, #883	; 0x373
   36fd4:	movt	r2, #9
   36fd8:	bl	48b98 <fputs@plt+0x377b0>
   36fdc:	mov	sl, r0
   36fe0:	cmp	r0, #0
   36fe4:	bne	3d47c <fputs@plt+0x2c094>
   36fe8:	mov	r0, r6
   36fec:	mov	r1, #2
   36ff0:	bl	17ae8 <fputs@plt+0x6700>
   36ff4:	mov	sl, r0
   36ff8:	cmp	r0, #0
   36ffc:	bne	3d47c <fputs@plt+0x2c094>
   37000:	ldr	r0, [sp, #88]	; 0x58
   37004:	sub	r5, r0, r5
   37008:	ldr	r0, [r6, #4]
   3700c:	ldr	r1, [r0]
   37010:	ldrb	r1, [r1, #5]
   37014:	cmp	r1, #5
   37018:	bne	37028 <fputs@plt+0x25c40>
   3701c:	ldr	r2, [sp, #124]	; 0x7c
   37020:	mov	r1, #0
   37024:	str	r1, [r2, #76]	; 0x4c
   37028:	ldr	r1, [r0, #32]
   3702c:	ldr	r0, [sp, #100]	; 0x64
   37030:	mov	r2, r5
   37034:	mov	r3, #0
   37038:	bl	2303c <fputs@plt+0x11c54>
   3703c:	mov	sl, #7
   37040:	cmp	r0, #0
   37044:	bne	3d47c <fputs@plt+0x2c094>
   37048:	cmp	r9, #0
   3704c:	beq	3d15c <fputs@plt+0x2bd74>
   37050:	ldr	r0, [sp, #124]	; 0x7c
   37054:	ldrb	r0, [r0, #69]	; 0x45
   37058:	cmp	r0, #0
   3705c:	bne	3d47c <fputs@plt+0x2c094>
   37060:	ldr	r0, [sp, #124]	; 0x7c
   37064:	mov	r9, r5
   37068:	ldrsb	r1, [r0, #72]	; 0x48
   3706c:	cmp	r1, #0
   37070:	bpl	3d1b8 <fputs@plt+0x2bdd0>
   37074:	ldr	r1, [r6]
   37078:	ldr	r0, [r6, #4]
   3707c:	str	r1, [r0, #4]
   37080:	ldrb	r1, [r0, #17]
   37084:	cmp	r1, #0
   37088:	beq	3d1b4 <fputs@plt+0x2bdcc>
   3708c:	ldrb	r0, [r0, #18]
   37090:	mov	r1, #2
   37094:	cmp	r0, #0
   37098:	movweq	r1, #1
   3709c:	b	3d1b8 <fputs@plt+0x2bdd0>
   370a0:	ldr	r7, [sp, #152]	; 0x98
   370a4:	movw	r1, #52429	; 0xcccd
   370a8:	ldr	r2, [sp, #156]	; 0x9c
   370ac:	movt	r1, #52428	; 0xcccc
   370b0:	sub	r0, sl, r7
   370b4:	asr	r0, r0, #2
   370b8:	mul	r0, r0, r1
   370bc:	ldr	r1, [sl, #4]
   370c0:	add	r1, r1, r1, lsl #2
   370c4:	str	r0, [r2, r1, lsl #3]!
   370c8:	asr	r0, r0, #31
   370cc:	str	r0, [r2, #4]
   370d0:	mov	r0, #4
   370d4:	strh	r0, [r2, #8]
   370d8:	b	3d02c <fputs@plt+0x2bc44>
   370dc:	ldr	r0, [sl, #4]
   370e0:	ldr	r1, [sp, #156]	; 0x9c
   370e4:	mov	r2, #128	; 0x80
   370e8:	add	r0, r0, r0, lsl #2
   370ec:	ldr	r0, [r1, r0, lsl #3]!
   370f0:	strh	r2, [r1, #8]
   370f4:	ldr	r1, [sp, #152]	; 0x98
   370f8:	add	r0, r0, r0, lsl #2
   370fc:	add	r7, r1, r0, lsl #2
   37100:	b	3d048 <fputs@plt+0x2bc60>
   37104:	ldr	r0, [sl, #4]
   37108:	ldr	r1, [sp, #156]	; 0x9c
   3710c:	ldr	r3, [sp, #152]	; 0x98
   37110:	mov	r2, #128	; 0x80
   37114:	add	r0, r0, r0, lsl #2
   37118:	ldr	r0, [r1, r0, lsl #3]!
   3711c:	add	r0, r0, r0, lsl #2
   37120:	add	r0, r3, r0, lsl #2
   37124:	ldr	r0, [r0, #8]
   37128:	strh	r2, [r1, #8]
   3712c:	add	r0, r0, r0, lsl #2
   37130:	add	r0, r3, r0, lsl #2
   37134:	b	3d03c <fputs@plt+0x2bc54>
   37138:	ldr	r0, [sl, #8]
   3713c:	ldr	r2, [sl, #4]
   37140:	ldr	r3, [sp, #156]	; 0x9c
   37144:	mov	r9, r5
   37148:	mov	r5, r6
   3714c:	movw	r6, #9312	; 0x2460
   37150:	mov	r4, sl
   37154:	add	r0, r0, r0, lsl #2
   37158:	add	r2, r2, r2, lsl #2
   3715c:	add	r0, r3, r0, lsl #3
   37160:	ldr	r2, [r3, r2, lsl #3]!
   37164:	mov	r1, r0
   37168:	ldr	r3, [r3, #4]
   3716c:	ldrh	r7, [r1, #8]!
   37170:	tst	r7, r6
   37174:	beq	3a258 <fputs@plt+0x28e70>
   37178:	bl	34bc8 <fputs@plt+0x237e0>
   3717c:	b	3a264 <fputs@plt+0x28e7c>
   37180:	ldr	r0, [sl, #4]
   37184:	ldr	r1, [sp, #156]	; 0x9c
   37188:	add	r0, r0, r0, lsl #2
   3718c:	add	r0, r1, r0, lsl #3
   37190:	mov	r4, r0
   37194:	ldrh	r1, [r4, #8]!
   37198:	tst	r1, #4
   3719c:	bne	39444 <fputs@plt+0x2805c>
   371a0:	ldr	r2, [sp, #96]	; 0x60
   371a4:	mov	r1, #67	; 0x43
   371a8:	bl	3e2e8 <fputs@plt+0x2cf00>
   371ac:	ldrh	r1, [r4]
   371b0:	tst	r1, #4
   371b4:	bne	39444 <fputs@plt+0x2805c>
   371b8:	ldr	r0, [sl, #8]
   371bc:	ldr	r7, [sp, #152]	; 0x98
   371c0:	cmp	r0, #0
   371c4:	bne	3d02c <fputs@plt+0x2bc44>
   371c8:	b	3e054 <fputs@plt+0x2cc6c>
   371cc:	ldr	r1, [sp, #116]	; 0x74
   371d0:	ldr	r0, [sl, #4]
   371d4:	str	sl, [sp, #160]	; 0xa0
   371d8:	ldr	r1, [r1]
   371dc:	ldr	r0, [r1, r0, lsl #2]
   371e0:	ldr	r4, [r0, #16]
   371e4:	ldr	r0, [r4, #52]	; 0x34
   371e8:	cmp	r0, #0
   371ec:	beq	3a270 <fputs@plt+0x28e88>
   371f0:	mov	r0, r4
   371f4:	bl	40f50 <fputs@plt+0x2fb68>
   371f8:	ldr	r9, [sp, #120]	; 0x78
   371fc:	ldr	r7, [sp, #152]	; 0x98
   37200:	cmp	r0, #0
   37204:	bne	3d9a0 <fputs@plt+0x2c5b8>
   37208:	mov	sl, #0
   3720c:	mov	r6, #0
   37210:	ldrsb	r1, [r4, #68]	; 0x44
   37214:	add	r0, r4, r1, lsl #2
   37218:	ldr	r0, [r0, #120]	; 0x78
   3721c:	ldrb	r2, [r0, #4]
   37220:	cmp	r2, #0
   37224:	beq	372a8 <fputs@plt+0x25ec0>
   37228:	uxtb	r2, r1
   3722c:	ldrh	r1, [r0, #18]
   37230:	mov	r8, r5
   37234:	adds	sl, sl, r1
   37238:	adc	r6, r6, #0
   3723c:	str	r6, [sp, #128]	; 0x80
   37240:	tst	r2, #255	; 0xff
   37244:	beq	39930 <fputs@plt+0x28548>
   37248:	mov	r1, #0
   3724c:	strh	r1, [r4, #34]	; 0x22
   37250:	sub	r1, r2, #1
   37254:	strb	r1, [r4, #68]	; 0x44
   37258:	ldrb	r1, [r4, #64]	; 0x40
   3725c:	and	r1, r1, #249	; 0xf9
   37260:	strb	r1, [r4, #64]	; 0x40
   37264:	ldr	r0, [r0, #72]	; 0x48
   37268:	bl	2de80 <fputs@plt+0x1ca98>
   3726c:	ldrsb	r1, [r4, #68]	; 0x44
   37270:	add	r0, r4, r1, lsl #2
   37274:	add	r3, r4, r1, lsl #1
   37278:	uxtb	r2, r1
   3727c:	ldr	r0, [r0, #120]	; 0x78
   37280:	ldrh	r5, [r3, #80]!	; 0x50
   37284:	ldrh	r6, [r0, #18]
   37288:	cmp	r5, r6
   3728c:	bcs	37240 <fputs@plt+0x25e58>
   37290:	add	r2, r5, #1
   37294:	mov	r5, r8
   37298:	ldr	r8, [sp, #124]	; 0x7c
   3729c:	ldr	r6, [sp, #128]	; 0x80
   372a0:	strh	r2, [r3]
   372a4:	b	372c0 <fputs@plt+0x25ed8>
   372a8:	ldrb	r2, [r0, #2]
   372ac:	cmp	r2, #0
   372b0:	bne	372c0 <fputs@plt+0x25ed8>
   372b4:	ldrh	r2, [r0, #18]
   372b8:	adds	sl, sl, r2
   372bc:	adc	r6, r6, #0
   372c0:	add	r1, r4, r1, lsl #1
   372c4:	ldrh	r3, [r0, #18]
   372c8:	ldrh	r2, [r1, #80]	; 0x50
   372cc:	ldr	r1, [r0, #56]	; 0x38
   372d0:	cmp	r2, r3
   372d4:	bne	372e4 <fputs@plt+0x25efc>
   372d8:	ldrb	r0, [r0, #5]
   372dc:	add	r0, r0, #8
   372e0:	b	372fc <fputs@plt+0x25f14>
   372e4:	ldr	r3, [r0, #64]	; 0x40
   372e8:	ldrh	r0, [r0, #20]
   372ec:	ldrb	r2, [r3, r2, lsl #1]!
   372f0:	ldrb	r3, [r3, #1]
   372f4:	orr	r2, r3, r2, lsl #8
   372f8:	and	r0, r2, r0
   372fc:	ldr	r0, [r1, r0]
   37300:	rev	r1, r0
   37304:	mov	r0, r4
   37308:	bl	41110 <fputs@plt+0x2fd28>
   3730c:	cmp	r0, #0
   37310:	beq	37210 <fputs@plt+0x25e28>
   37314:	b	3d99c <fputs@plt+0x2c5b4>
   37318:	ldmib	sl, {r1, r2}
   3731c:	mov	r0, #1
   37320:	mvn	r3, #0
   37324:	mov	r4, r5
   37328:	str	r0, [sp]
   3732c:	mov	r0, r6
   37330:	bl	3e834 <fputs@plt+0x2d44c>
   37334:	cmp	r0, #0
   37338:	beq	3db7c <fputs@plt+0x2c794>
   3733c:	mov	r5, r0
   37340:	ldr	r0, [sl, #16]
   37344:	mov	r3, #0
   37348:	str	r4, [sp, #148]	; 0x94
   3734c:	str	r0, [r5, #24]
   37350:	ldrh	r7, [r0, #6]
   37354:	mov	r0, #156	; 0x9c
   37358:	ldr	r9, [sl, #12]
   3735c:	add	r6, r0, r7, lsl #2
   37360:	mov	r0, r8
   37364:	mov	r8, #0
   37368:	mov	r2, r6
   3736c:	bl	238e0 <fputs@plt+0x124f8>
   37370:	cmp	r0, #0
   37374:	str	sl, [sp, #160]	; 0xa0
   37378:	beq	3dc20 <fputs@plt+0x2c838>
   3737c:	mov	r1, #0
   37380:	mov	r2, r6
   37384:	mov	r4, r0
   37388:	lsl	r7, r7, #2
   3738c:	bl	1119c <memset@plt>
   37390:	add	r0, r4, #136	; 0x88
   37394:	str	r4, [r5, #16]
   37398:	add	r2, r7, #20
   3739c:	str	r0, [r4, #28]
   373a0:	ldr	r1, [r5, #24]
   373a4:	bl	11244 <memcpy@plt>
   373a8:	cmp	r9, #0
   373ac:	str	r8, [r4, #148]	; 0x94
   373b0:	beq	373cc <fputs@plt+0x25fe4>
   373b4:	ldrh	r0, [r4, #142]	; 0x8e
   373b8:	strh	r9, [r4, #142]	; 0x8e
   373bc:	ldrh	r1, [r4, #144]	; 0x90
   373c0:	sub	r0, r0, r9
   373c4:	add	r0, r0, r1
   373c8:	strh	r0, [r4, #144]	; 0x90
   373cc:	ldr	r8, [sp, #124]	; 0x7c
   373d0:	mov	r2, #1
   373d4:	ldr	r6, [sp, #132]	; 0x84
   373d8:	mov	sl, #0
   373dc:	ldr	r1, [r8, #16]
   373e0:	ldr	r0, [r1, #4]
   373e4:	ldr	r0, [r0, #4]
   373e8:	ldr	r0, [r0, #32]
   373ec:	strb	r2, [r4, #59]	; 0x3b
   373f0:	mov	r2, #65280	; 0xff00
   373f4:	strh	r2, [r4, #57]	; 0x39
   373f8:	str	r8, [r4, #24]
   373fc:	str	r0, [r4, #12]
   37400:	str	r4, [r4, #72]	; 0x48
   37404:	ldrb	r2, [r8, #68]	; 0x44
   37408:	cmp	r2, #2
   3740c:	bne	39ab8 <fputs@plt+0x286d0>
   37410:	ldr	r5, [sp, #148]	; 0x94
   37414:	b	39b1c <fputs@plt+0x28734>
   37418:	ldr	r0, [sl, #4]
   3741c:	ldr	r1, [sp, #156]	; 0x9c
   37420:	add	r0, r0, r0, lsl #2
   37424:	add	r0, r1, r0, lsl #3
   37428:	ldrb	r0, [r0, #8]
   3742c:	tst	r0, #1
   37430:	b	3d024 <fputs@plt+0x2bc3c>
   37434:	str	r5, [sp, #148]	; 0x94
   37438:	ldr	r2, [sp, #156]	; 0x9c
   3743c:	ldr	r3, [sl, #12]
   37440:	ldmib	sl, {r0, r7}
   37444:	str	sl, [sp, #160]	; 0xa0
   37448:	str	r7, [sp, #112]	; 0x70
   3744c:	add	r0, r0, r0, lsl #2
   37450:	add	r1, r3, r3, lsl #2
   37454:	add	r9, r2, r0, lsl #3
   37458:	add	r0, r7, r7, lsl #2
   3745c:	add	sl, r2, r1, lsl #3
   37460:	add	r8, r2, r0, lsl #3
   37464:	mov	r6, r9
   37468:	ldrh	r1, [r6, #8]!
   3746c:	mov	r4, r8
   37470:	ldrh	r0, [r4, #8]!
   37474:	orr	r2, r0, r1
   37478:	tst	r2, #1
   3747c:	bne	399c8 <fputs@plt+0x285e0>
   37480:	ldr	r7, [sp, #152]	; 0x98
   37484:	tst	r1, #16384	; 0x4000
   37488:	str	r3, [sp, #104]	; 0x68
   3748c:	beq	374a4 <fputs@plt+0x260bc>
   37490:	mov	r0, r9
   37494:	bl	19cc8 <fputs@plt+0x88e0>
   37498:	cmp	r0, #0
   3749c:	bne	3dcc8 <fputs@plt+0x2c8e0>
   374a0:	ldrh	r0, [r4]
   374a4:	tst	r0, #16384	; 0x4000
   374a8:	beq	374bc <fputs@plt+0x260d4>
   374ac:	mov	r0, r8
   374b0:	bl	19cc8 <fputs@plt+0x88e0>
   374b4:	cmp	r0, #0
   374b8:	bne	3dcc8 <fputs@plt+0x2c8e0>
   374bc:	ldrb	r0, [r6]
   374c0:	tst	r0, #18
   374c4:	bne	374e0 <fputs@plt+0x260f8>
   374c8:	ldr	r1, [sp, #96]	; 0x60
   374cc:	mov	r0, r9
   374d0:	mov	r2, #0
   374d4:	bl	33c08 <fputs@plt+0x22820>
   374d8:	cmp	r0, #0
   374dc:	bne	3dcc8 <fputs@plt+0x2c8e0>
   374e0:	ldrb	r0, [r4]
   374e4:	tst	r0, #18
   374e8:	bne	37504 <fputs@plt+0x2611c>
   374ec:	ldr	r1, [sp, #96]	; 0x60
   374f0:	mov	r0, r8
   374f4:	mov	r2, #0
   374f8:	bl	33c08 <fputs@plt+0x22820>
   374fc:	cmp	r0, #0
   37500:	bne	3dcc8 <fputs@plt+0x2c8e0>
   37504:	mov	r6, r9
   37508:	mov	r7, r8
   3750c:	ldr	r0, [r6, #12]!
   37510:	ldr	r1, [r7, #12]!
   37514:	add	r4, r1, r0
   37518:	ldr	r0, [sp, #124]	; 0x7c
   3751c:	ldr	r0, [r0, #92]	; 0x5c
   37520:	cmp	r4, r0
   37524:	bgt	3df10 <fputs@plt+0x2cb28>
   37528:	str	r9, [sp, #100]	; 0x64
   3752c:	ldr	r9, [sp, #104]	; 0x68
   37530:	ldr	r0, [sp, #112]	; 0x70
   37534:	add	r1, r4, #2
   37538:	sub	r0, r9, r0
   3753c:	clz	r0, r0
   37540:	lsr	r2, r0, #5
   37544:	mov	r0, sl
   37548:	bl	33964 <fputs@plt+0x2257c>
   3754c:	cmp	r0, #0
   37550:	bne	3df40 <fputs@plt+0x2cb58>
   37554:	mov	r5, sl
   37558:	ldrh	r0, [r5, #8]!
   3755c:	and	r0, r0, #15872	; 0x3e00
   37560:	orr	r0, r0, #2
   37564:	strh	r0, [r5]
   37568:	ldr	r0, [sp, #112]	; 0x70
   3756c:	cmp	r9, r0
   37570:	beq	37584 <fputs@plt+0x2619c>
   37574:	ldr	r1, [r8, #16]
   37578:	ldr	r0, [sl, #16]
   3757c:	ldr	r2, [r7]
   37580:	bl	11244 <memcpy@plt>
   37584:	ldr	r0, [sl, #16]
   37588:	ldr	r1, [r7]
   3758c:	ldr	r2, [r6]
   37590:	add	r0, r0, r1
   37594:	ldr	r1, [sp, #100]	; 0x64
   37598:	ldr	r1, [r1, #16]
   3759c:	bl	11244 <memcpy@plt>
   375a0:	ldr	r0, [sl, #16]
   375a4:	mov	r1, #0
   375a8:	strb	r1, [r0, r4]
   375ac:	ldr	r0, [sl, #16]
   375b0:	add	r0, r4, r0
   375b4:	strb	r1, [r0, #1]
   375b8:	ldrh	r0, [r5]
   375bc:	orr	r0, r0, #512	; 0x200
   375c0:	strh	r0, [r5]
   375c4:	ldr	r0, [sp, #96]	; 0x60
   375c8:	strb	r0, [sl, #10]
   375cc:	str	r4, [sl, #12]
   375d0:	b	3c3c0 <fputs@plt+0x2afd8>
   375d4:	ldr	r0, [r6, #92]	; 0x5c
   375d8:	str	r0, [r8, #84]	; 0x54
   375dc:	ldr	r1, [r8, #88]	; 0x58
   375e0:	add	r0, r1, r0
   375e4:	str	r0, [r8, #88]	; 0x58
   375e8:	mov	r0, #0
   375ec:	str	r0, [r6, #92]	; 0x5c
   375f0:	b	3d044 <fputs@plt+0x2bc5c>
   375f4:	ldr	r0, [sl, #4]
   375f8:	ldr	r1, [sp, #156]	; 0x9c
   375fc:	mov	r7, r5
   37600:	add	r0, r0, r0, lsl #2
   37604:	add	r4, r1, r0, lsl #3
   37608:	mov	r6, r4
   3760c:	ldrh	r0, [r6, #8]!
   37610:	tst	r0, #32
   37614:	beq	3b598 <fputs@plt+0x2a1b0>
   37618:	ldr	r5, [r4]
   3761c:	ldr	r9, [sp, #120]	; 0x78
   37620:	ldrh	r0, [r5, #26]
   37624:	tst	r0, #2
   37628:	bne	3764c <fputs@plt+0x26264>
   3762c:	tst	r0, #1
   37630:	bne	37644 <fputs@plt+0x2625c>
   37634:	ldr	r0, [r5, #8]
   37638:	bl	488e0 <fputs@plt+0x374f8>
   3763c:	str	r0, [r5, #8]
   37640:	ldrh	r0, [r5, #26]
   37644:	orr	r0, r0, #2
   37648:	strh	r0, [r5, #26]
   3764c:	ldr	r0, [r5, #8]
   37650:	cmp	r0, #0
   37654:	beq	3b594 <fputs@plt+0x2a1ac>
   37658:	ldr	r4, [r0]
   3765c:	ldr	r3, [r0, #4]
   37660:	ldr	r0, [r0, #8]
   37664:	cmp	r0, #0
   37668:	str	r0, [r5, #8]
   3766c:	bne	37680 <fputs@plt+0x26298>
   37670:	mov	r0, r5
   37674:	mov	r5, r3
   37678:	bl	33914 <fputs@plt+0x2252c>
   3767c:	mov	r3, r5
   37680:	ldr	r0, [sl, #12]
   37684:	ldr	r1, [sp, #156]	; 0x9c
   37688:	movw	r6, #9312	; 0x2460
   3768c:	mov	r5, r7
   37690:	add	r0, r0, r0, lsl #2
   37694:	add	r0, r1, r0, lsl #3
   37698:	mov	r1, r0
   3769c:	ldrh	r2, [r1, #8]!
   376a0:	tst	r2, r6
   376a4:	ldr	r6, [sp, #132]	; 0x84
   376a8:	beq	3bf40 <fputs@plt+0x2ab58>
   376ac:	mov	r2, r4
   376b0:	bl	34bc8 <fputs@plt+0x237e0>
   376b4:	b	3a704 <fputs@plt+0x2931c>
   376b8:	ldr	r0, [sl, #4]
   376bc:	add	r1, r0, r0, lsl #2
   376c0:	ldr	r0, [sp, #156]	; 0x9c
   376c4:	ldr	r1, [r0, r1, lsl #3]!
   376c8:	ldr	r2, [r0, #4]
   376cc:	orrs	r3, r1, r2
   376d0:	beq	3d044 <fputs@plt+0x2bc5c>
   376d4:	ldr	r3, [sl, #12]
   376d8:	mov	r7, r5
   376dc:	subs	r4, r1, r3
   376e0:	sbc	r5, r2, r3, asr #31
   376e4:	strd	r4, [r0]
   376e8:	mov	r5, r7
   376ec:	b	3af84 <fputs@plt+0x29b9c>
   376f0:	ldrb	r0, [sl, #12]
   376f4:	cmp	r0, #0
   376f8:	bne	37708 <fputs@plt+0x26320>
   376fc:	ldrb	r1, [r8, #25]
   37700:	tst	r1, #64	; 0x40
   37704:	bne	3d044 <fputs@plt+0x2bc5c>
   37708:	ldr	r1, [sl, #4]
   3770c:	ldr	r2, [r8, #16]
   37710:	mov	r3, r5
   37714:	add	r1, r2, r1, lsl #4
   37718:	mov	r2, #0
   3771c:	str	r2, [sp, #128]	; 0x80
   37720:	ldr	r5, [r1, #4]
   37724:	ldrb	r1, [r5, #9]
   37728:	cmp	r1, #0
   3772c:	beq	3b088 <fputs@plt+0x29ca0>
   37730:	str	r3, [sp, #148]	; 0x94
   37734:	str	sl, [sp, #160]	; 0xa0
   37738:	ldr	r6, [sl, #8]
   3773c:	add	r8, r0, #1
   37740:	mov	r0, r5
   37744:	ldm	r5, {r1, r2}
   37748:	uxtb	r4, r8
   3774c:	str	r1, [r2, #4]
   37750:	mov	r1, r6
   37754:	mov	r2, r4
   37758:	bl	2e4a8 <fputs@plt+0x1d0c0>
   3775c:	cmp	r0, #0
   37760:	bne	3de84 <fputs@plt+0x2ca9c>
   37764:	ldr	r7, [r5, #4]
   37768:	ldr	r0, [r7, #72]	; 0x48
   3776c:	cmp	r0, #0
   37770:	beq	39db8 <fputs@plt+0x289d0>
   37774:	ldr	r1, [r0, #4]
   37778:	cmp	r1, r6
   3777c:	bne	3778c <fputs@plt+0x263a4>
   37780:	ldr	r1, [r0]
   37784:	cmp	r1, r5
   37788:	beq	39de4 <fputs@plt+0x289fc>
   3778c:	ldr	r0, [r0, #12]
   37790:	b	3776c <fputs@plt+0x26384>
   37794:	ldr	r1, [r8, #168]	; 0xa8
   37798:	ldr	r0, [r8, #16]
   3779c:	add	r1, r1, #1
   377a0:	str	r1, [r8, #168]	; 0xa8
   377a4:	ldr	r2, [sl, #4]
   377a8:	ldr	r1, [sl, #16]
   377ac:	ldr	r2, [r0, r2, lsl #4]
   377b0:	mov	r0, r8
   377b4:	bl	227d4 <fputs@plt+0x113ec>
   377b8:	cmp	r0, #0
   377bc:	beq	3787c <fputs@plt+0x26494>
   377c0:	mov	r4, r0
   377c4:	ldr	r0, [r0, #56]	; 0x38
   377c8:	cmp	r0, #0
   377cc:	beq	3787c <fputs@plt+0x26494>
   377d0:	ldr	r9, [sp, #120]	; 0x78
   377d4:	ldr	r7, [sp, #152]	; 0x98
   377d8:	mov	r1, r0
   377dc:	str	sl, [sp, #160]	; 0xa0
   377e0:	ldr	r2, [r1, #8]
   377e4:	ldr	r2, [r2, #4]
   377e8:	cmp	r2, #0
   377ec:	bgt	3d87c <fputs@plt+0x2c494>
   377f0:	ldr	r1, [r1, #24]
   377f4:	cmp	r1, #0
   377f8:	bne	377e0 <fputs@plt+0x263f8>
   377fc:	str	r5, [sp, #148]	; 0x94
   37800:	mov	r5, #0
   37804:	str	r5, [r4, #56]	; 0x38
   37808:	ldr	r2, [r0]
   3780c:	ldr	r1, [r0, #24]
   37810:	cmp	r2, r8
   37814:	beq	37828 <fputs@plt+0x26440>
   37818:	ldr	r3, [r2, #344]	; 0x158
   3781c:	str	r3, [r0, #24]
   37820:	str	r0, [r2, #344]	; 0x158
   37824:	b	37838 <fputs@plt+0x26450>
   37828:	mov	r2, #0
   3782c:	str	r0, [r4, #56]	; 0x38
   37830:	mov	r5, r0
   37834:	str	r2, [r0, #24]
   37838:	cmp	r1, #0
   3783c:	mov	r0, r1
   37840:	bne	37808 <fputs@plt+0x26420>
   37844:	ldr	r1, [r5, #4]
   37848:	ldr	r0, [r5, #8]
   3784c:	ldr	r1, [r1]
   37850:	ldr	r1, [r1, #20]
   37854:	blx	r1
   37858:	cmp	r0, #0
   3785c:	bne	3e0bc <fputs@plt+0x2ccd4>
   37860:	mov	r0, #0
   37864:	str	r0, [r5, #8]
   37868:	str	r0, [r4, #56]	; 0x38
   3786c:	mov	r0, r5
   37870:	bl	31cf0 <fputs@plt+0x20908>
   37874:	ldr	sl, [sp, #160]	; 0xa0
   37878:	ldr	r5, [sp, #148]	; 0x94
   3787c:	ldr	r0, [r8, #168]	; 0xa8
   37880:	sub	r0, r0, #1
   37884:	str	r0, [r8, #168]	; 0xa8
   37888:	b	39aac <fputs@plt+0x286c4>
   3788c:	ldr	r1, [sl, #12]
   37890:	ldr	r2, [sp, #156]	; 0x9c
   37894:	mov	r4, r5
   37898:	ldr	r0, [sl, #4]
   3789c:	str	sl, [sp, #160]	; 0xa0
   378a0:	add	r1, r1, r1, lsl #2
   378a4:	add	r5, r2, r1, lsl #3
   378a8:	ldr	r1, [sp, #116]	; 0x74
   378ac:	ldr	r1, [r1]
   378b0:	ldr	r0, [r1, r0, lsl #2]
   378b4:	ldrb	r1, [r0, #2]
   378b8:	cmp	r1, #0
   378bc:	beq	3a2b8 <fputs@plt+0x28ed0>
   378c0:	mov	r0, r5
   378c4:	movw	r2, #9312	; 0x2460
   378c8:	ldrh	r1, [r0, #8]!
   378cc:	tst	r1, r2
   378d0:	beq	3b30c <fputs@plt+0x29f24>
   378d4:	mov	r0, r5
   378d8:	bl	337e4 <fputs@plt+0x223fc>
   378dc:	b	3b314 <fputs@plt+0x29f2c>
   378e0:	ldr	r0, [sl, #16]
   378e4:	str	sl, [sp, #160]	; 0xa0
   378e8:	mov	sl, #6
   378ec:	ldr	r4, [r0, #8]
   378f0:	cmp	r4, #0
   378f4:	beq	3d9d0 <fputs@plt+0x2c5e8>
   378f8:	ldr	r0, [r4]
   378fc:	ldr	r9, [sp, #120]	; 0x78
   37900:	cmp	r0, #0
   37904:	beq	3d9d4 <fputs@plt+0x2c5ec>
   37908:	ldr	r7, [r0, #52]	; 0x34
   3790c:	cmp	r7, #0
   37910:	beq	3cb5c <fputs@plt+0x2b774>
   37914:	mov	r3, r8
   37918:	mov	r8, r5
   3791c:	ldr	r5, [sp, #160]	; 0xa0
   37920:	ldr	r2, [r6, #12]
   37924:	ldr	r6, [sp, #156]	; 0x9c
   37928:	ldrb	r3, [r3, #74]	; 0x4a
   3792c:	ldr	r1, [r5, #8]
   37930:	str	r3, [sp, #128]	; 0x80
   37934:	cmp	r1, #1
   37938:	blt	3796c <fputs@plt+0x26584>
   3793c:	ldr	r3, [r5, #12]
   37940:	mov	ip, r8
   37944:	mov	r7, r2
   37948:	add	r3, r3, r3, lsl #2
   3794c:	add	r3, r6, r3, lsl #3
   37950:	mov	r6, r1
   37954:	str	r3, [r7], #4
   37958:	subs	r6, r6, #1
   3795c:	add	r3, r3, #40	; 0x28
   37960:	bne	37954 <fputs@plt+0x2656c>
   37964:	ldr	r7, [r0, #52]	; 0x34
   37968:	mov	r8, ip
   3796c:	ldrb	r0, [r5, #3]
   37970:	ldr	r6, [sp, #124]	; 0x7c
   37974:	add	r3, sp, #168	; 0xa8
   37978:	strb	r0, [r6, #74]	; 0x4a
   3797c:	mov	r0, r4
   37980:	blx	r7
   37984:	mov	sl, r0
   37988:	ldr	r0, [sp, #128]	; 0x80
   3798c:	mov	r1, r4
   37990:	mov	r7, r5
   37994:	strb	r0, [r6, #74]	; 0x4a
   37998:	ldr	r6, [sp, #132]	; 0x84
   3799c:	mov	r0, r6
   379a0:	bl	3360c <fputs@plt+0x22224>
   379a4:	cmp	sl, #0
   379a8:	beq	3b51c <fputs@plt+0x2a134>
   379ac:	uxtb	r0, sl
   379b0:	mov	r5, r8
   379b4:	cmp	r0, #19
   379b8:	bne	3dd14 <fputs@plt+0x2c92c>
   379bc:	ldr	r0, [r7, #16]
   379c0:	ldrb	r0, [r0, #16]
   379c4:	cmp	r0, #0
   379c8:	beq	3dd14 <fputs@plt+0x2c92c>
   379cc:	ldrb	r0, [r7, #3]
   379d0:	ldr	r8, [sp, #124]	; 0x7c
   379d4:	mov	r1, #0
   379d8:	str	r1, [sp, #128]	; 0x80
   379dc:	cmp	r0, #4
   379e0:	beq	3cb5c <fputs@plt+0x2b774>
   379e4:	b	3dfc4 <fputs@plt+0x2cbdc>
   379e8:	ldr	r0, [sl, #4]
   379ec:	ldr	r1, [sl, #12]
   379f0:	ldr	r2, [sp, #156]	; 0x9c
   379f4:	add	r0, r0, r0, lsl #2
   379f8:	sub	r1, r1, #1
   379fc:	str	r1, [r2, r0, lsl #3]!
   37a00:	asr	r0, r1, #31
   37a04:	str	r0, [r2, #4]
   37a08:	mov	r0, #4
   37a0c:	strh	r0, [r2, #8]
   37a10:	b	3d01c <fputs@plt+0x2bc34>
   37a14:	ldr	r0, [sl, #12]
   37a18:	ldr	r1, [sp, #156]	; 0x9c
   37a1c:	add	r0, r0, r0, lsl #2
   37a20:	add	r0, r1, r0, lsl #3
   37a24:	ldrb	r0, [r0, #8]
   37a28:	tst	r0, #1
   37a2c:	beq	3d044 <fputs@plt+0x2bc5c>
   37a30:	ldr	r0, [sl, #4]
   37a34:	ldr	r9, [sp, #120]	; 0x78
   37a38:	cmp	r0, #0
   37a3c:	bne	3d9dc <fputs@plt+0x2c5f4>
   37a40:	ldr	r0, [r6, #176]	; 0xb0
   37a44:	ldr	r1, [sp, #152]	; 0x98
   37a48:	cmp	r0, #0
   37a4c:	beq	3da40 <fputs@plt+0x2c658>
   37a50:	ldr	r1, [r0, #4]
   37a54:	str	r1, [r6, #176]	; 0xb0
   37a58:	ldr	r2, [r6, #184]	; 0xb8
   37a5c:	ldr	r1, [r6, #92]	; 0x5c
   37a60:	sub	r2, r2, #1
   37a64:	str	r2, [r6, #184]	; 0xb8
   37a68:	str	r1, [r8, #84]	; 0x54
   37a6c:	ldr	r2, [r8, #88]	; 0x58
   37a70:	add	r1, r2, r1
   37a74:	str	r1, [r8, #88]	; 0x58
   37a78:	bl	32df0 <fputs@plt+0x21a08>
   37a7c:	ldm	r9, {r1, r2}
   37a80:	str	r2, [sp, #140]	; 0x8c
   37a84:	ldr	r2, [r6, #4]
   37a88:	str	r1, [sp, #144]	; 0x90
   37a8c:	ldr	r1, [sl, #8]
   37a90:	cmp	r1, #4
   37a94:	bne	37aa8 <fputs@plt+0x266c0>
   37a98:	add	r0, r0, r0, lsl #2
   37a9c:	add	r0, r2, r0, lsl #2
   37aa0:	ldr	r0, [r0, #8]
   37aa4:	sub	r0, r0, #1
   37aa8:	add	r0, r0, r0, lsl #2
   37aac:	str	r2, [sp, #152]	; 0x98
   37ab0:	add	r7, r2, r0, lsl #2
   37ab4:	ldr	r0, [sp, #108]	; 0x6c
   37ab8:	ldr	r0, [r0]
   37abc:	str	r0, [sp, #156]	; 0x9c
   37ac0:	b	3d048 <fputs@plt+0x2bc60>
   37ac4:	ldr	r0, [sp, #108]	; 0x6c
   37ac8:	ldr	r1, [sl, #8]
   37acc:	movw	r3, #9312	; 0x2460
   37ad0:	ldr	r0, [r0]
   37ad4:	add	r1, r1, r1, lsl #2
   37ad8:	add	r0, r0, r1, lsl #3
   37adc:	mov	r1, r0
   37ae0:	ldrh	r2, [r1, #8]!
   37ae4:	tst	r2, r3
   37ae8:	beq	3a3a0 <fputs@plt+0x28fb8>
   37aec:	bl	406f0 <fputs@plt+0x2f308>
   37af0:	b	3a3a8 <fputs@plt+0x28fc0>
   37af4:	ldr	r0, [sp, #108]	; 0x6c
   37af8:	ldr	r1, [sl, #8]
   37afc:	movw	r7, #9312	; 0x2460
   37b00:	mov	r9, r5
   37b04:	ldr	r0, [r0]
   37b08:	add	r2, r1, r1, lsl #2
   37b0c:	add	r0, r0, r2, lsl #3
   37b10:	mov	r2, r0
   37b14:	ldrh	r3, [r2, #8]!
   37b18:	tst	r3, r7
   37b1c:	beq	3a3b0 <fputs@plt+0x28fc8>
   37b20:	ldr	r7, [sp, #152]	; 0x98
   37b24:	bl	406f0 <fputs@plt+0x2f308>
   37b28:	ldr	r1, [sl, #8]
   37b2c:	b	3a3bc <fputs@plt+0x28fd4>
   37b30:	ldr	r1, [sl, #4]
   37b34:	ldr	r0, [r6, #60]	; 0x3c
   37b38:	ldr	r9, [sp, #120]	; 0x78
   37b3c:	ldr	r7, [sp, #152]	; 0x98
   37b40:	sub	r1, r1, #1
   37b44:	add	r1, r1, r1, lsl #2
   37b48:	add	r4, r0, r1, lsl #3
   37b4c:	ldrh	r1, [r4, #8]
   37b50:	tst	r1, #18
   37b54:	beq	37b78 <fputs@plt+0x26790>
   37b58:	tst	r1, #16384	; 0x4000
   37b5c:	ldr	r0, [r4, #12]
   37b60:	ldrne	r1, [r4]
   37b64:	addne	r0, r1, r0
   37b68:	ldr	r1, [r4, #32]
   37b6c:	ldr	r1, [r1, #92]	; 0x5c
   37b70:	cmp	r0, r1
   37b74:	bgt	3def4 <fputs@plt+0x2cb0c>
   37b78:	ldr	r0, [sp, #108]	; 0x6c
   37b7c:	ldr	r1, [sl, #8]
   37b80:	movw	r3, #9312	; 0x2460
   37b84:	mov	r7, sl
   37b88:	ldr	r0, [r0]
   37b8c:	add	r1, r1, r1, lsl #2
   37b90:	add	r0, r0, r1, lsl #3
   37b94:	mov	r1, r0
   37b98:	ldrh	r2, [r1, #8]!
   37b9c:	tst	r2, r3
   37ba0:	beq	3ab40 <fputs@plt+0x29758>
   37ba4:	bl	406f0 <fputs@plt+0x2f308>
   37ba8:	b	3ab48 <fputs@plt+0x29760>
   37bac:	ldmib	sl, {r0, r1}
   37bb0:	str	sl, [sp, #160]	; 0xa0
   37bb4:	ldr	r2, [sl, #12]
   37bb8:	add	r1, r1, r1, lsl #2
   37bbc:	str	r5, [sp, #148]	; 0x94
   37bc0:	lsl	r9, r1, #3
   37bc4:	add	r0, r0, r0, lsl #2
   37bc8:	rsb	r0, r0, #0
   37bcc:	lsl	sl, r0, #3
   37bd0:	ldr	r0, [sp, #152]	; 0x98
   37bd4:	str	r0, [sp, #152]	; 0x98
   37bd8:	ldr	r0, [sp, #156]	; 0x9c
   37bdc:	movw	r1, #9312	; 0x2460
   37be0:	str	r2, [sp, #112]	; 0x70
   37be4:	add	r8, r0, r9
   37be8:	ldrh	r0, [r8, #8]
   37bec:	tst	r0, r1
   37bf0:	bne	37c00 <fputs@plt+0x26818>
   37bf4:	ldr	r0, [r8, #24]
   37bf8:	cmp	r0, #0
   37bfc:	beq	37c08 <fputs@plt+0x26820>
   37c00:	mov	r0, r8
   37c04:	bl	33798 <fputs@plt+0x223b0>
   37c08:	ldr	r0, [sp, #156]	; 0x9c
   37c0c:	mov	r2, r8
   37c10:	sub	r0, r0, sl
   37c14:	mov	r1, r0
   37c18:	ldm	r1!, {r3, r4, r5, r6, r7}
   37c1c:	stmia	r2!, {r3, r4, r5, r6, r7}
   37c20:	ldm	r1, {r3, r4, r5, r6, r7}
   37c24:	mov	r1, #0
   37c28:	stm	r2, {r3, r4, r5, r6, r7}
   37c2c:	str	r1, [r0, #24]
   37c30:	mov	r1, #1
   37c34:	strh	r1, [r0, #8]
   37c38:	ldrb	r0, [r8, #9]
   37c3c:	tst	r0, #16
   37c40:	beq	37c54 <fputs@plt+0x2686c>
   37c44:	mov	r0, r8
   37c48:	bl	1a078 <fputs@plt+0x8c90>
   37c4c:	cmp	r0, #0
   37c50:	bne	3d7b8 <fputs@plt+0x2c3d0>
   37c54:	ldr	r2, [sp, #112]	; 0x70
   37c58:	ldr	r5, [sp, #148]	; 0x94
   37c5c:	sub	sl, sl, #40	; 0x28
   37c60:	add	r9, r9, #40	; 0x28
   37c64:	subs	r2, r2, #1
   37c68:	bne	37bd8 <fputs@plt+0x267f0>
   37c6c:	b	39df4 <fputs@plt+0x28a0c>
   37c70:	mov	r2, sl
   37c74:	ldr	r9, [sp, #120]	; 0x78
   37c78:	mov	sl, r5
   37c7c:	ldmib	r2, {r0, r1}
   37c80:	mov	r7, r2
   37c84:	ldr	r6, [r2, #12]
   37c88:	ldr	r2, [sp, #156]	; 0x9c
   37c8c:	add	r1, r1, r1, lsl #2
   37c90:	add	r0, r0, r0, lsl #2
   37c94:	add	r4, r2, r1, lsl #3
   37c98:	add	r5, r2, r0, lsl #3
   37c9c:	mov	r0, r4
   37ca0:	mov	r1, r5
   37ca4:	mov	r2, #4096	; 0x1000
   37ca8:	bl	3e194 <fputs@plt+0x2cdac>
   37cac:	ldrb	r0, [r4, #9]
   37cb0:	tst	r0, #16
   37cb4:	beq	37cc8 <fputs@plt+0x268e0>
   37cb8:	mov	r0, r4
   37cbc:	bl	1a078 <fputs@plt+0x8c90>
   37cc0:	cmp	r0, #0
   37cc4:	bne	3dec0 <fputs@plt+0x2cad8>
   37cc8:	cmp	r6, #0
   37ccc:	beq	38d80 <fputs@plt+0x27998>
   37cd0:	add	r5, r5, #40	; 0x28
   37cd4:	add	r4, r4, #40	; 0x28
   37cd8:	sub	r6, r6, #1
   37cdc:	b	37c9c <fputs@plt+0x268b4>
   37ce0:	ldr	r0, [sl, #4]
   37ce4:	ldr	r2, [r8, #16]
   37ce8:	ldr	r1, [sl, #12]
   37cec:	add	r0, r2, r0, lsl #4
   37cf0:	add	r2, sp, #168	; 0xa8
   37cf4:	ldr	r0, [r0, #4]
   37cf8:	bl	182b4 <fputs@plt+0x6ecc>
   37cfc:	ldr	r0, [sp, #108]	; 0x6c
   37d00:	ldr	r1, [sl, #8]
   37d04:	movw	r3, #9312	; 0x2460
   37d08:	ldr	r0, [r0]
   37d0c:	add	r1, r1, r1, lsl #2
   37d10:	add	r0, r0, r1, lsl #3
   37d14:	mov	r1, r0
   37d18:	ldrh	r2, [r1, #8]!
   37d1c:	tst	r2, r3
   37d20:	beq	3a424 <fputs@plt+0x2903c>
   37d24:	bl	406f0 <fputs@plt+0x2f308>
   37d28:	b	3a42c <fputs@plt+0x29044>
   37d2c:	ldr	r2, [sp, #116]	; 0x74
   37d30:	ldr	r0, [sl, #4]
   37d34:	ldr	r1, [sl, #12]
   37d38:	mov	r9, r5
   37d3c:	mov	r5, #0
   37d40:	ldr	r2, [r2]
   37d44:	add	r1, r1, r1, lsl #2
   37d48:	ldr	r4, [r2, r0, lsl #2]
   37d4c:	ldr	r2, [sp, #156]	; 0x9c
   37d50:	ldr	r0, [r4, #16]
   37d54:	str	r5, [sp, #168]	; 0xa8
   37d58:	ldr	r6, [r2, r1, lsl #3]!
   37d5c:	add	r1, sp, #168	; 0xa8
   37d60:	ldr	r7, [r2, #4]
   37d64:	str	r1, [sp, #4]
   37d68:	mov	r1, #0
   37d6c:	str	r5, [sp]
   37d70:	mov	r2, r6
   37d74:	mov	r3, r7
   37d78:	bl	3ee18 <fputs@plt+0x2da30>
   37d7c:	strd	r6, [r4, #40]	; 0x28
   37d80:	str	r5, [r4, #56]	; 0x38
   37d84:	strh	r5, [r4, #2]
   37d88:	str	sl, [sp, #160]	; 0xa0
   37d8c:	ldr	r1, [sp, #168]	; 0xa8
   37d90:	cmp	r1, #0
   37d94:	str	r1, [r4, #28]
   37d98:	beq	3a434 <fputs@plt+0x2904c>
   37d9c:	str	r0, [sp, #128]	; 0x80
   37da0:	ldr	r0, [sl, #8]
   37da4:	cmp	r0, #0
   37da8:	beq	3dd24 <fputs@plt+0x2c93c>
   37dac:	ldr	r7, [sp, #152]	; 0x98
   37db0:	ldr	sl, [sp, #160]	; 0xa0
   37db4:	ldr	r6, [sp, #132]	; 0x84
   37db8:	mov	r5, r9
   37dbc:	b	3d02c <fputs@plt+0x2bc44>
   37dc0:	ldr	r2, [sp, #156]	; 0x9c
   37dc4:	ldmib	sl, {r0, r1}
   37dc8:	add	r1, r1, r1, lsl #2
   37dcc:	mov	r7, r5
   37dd0:	add	r4, r2, r1, lsl #3
   37dd4:	ldr	r1, [sp, #116]	; 0x74
   37dd8:	ldr	r1, [r1]
   37ddc:	ldr	r0, [r1, r0, lsl #2]
   37de0:	ldr	r0, [r0, #16]
   37de4:	ldrb	r1, [r0, #56]	; 0x38
   37de8:	cmp	r1, #0
   37dec:	beq	3a454 <fputs@plt+0x2906c>
   37df0:	ldr	r0, [r0, #20]
   37df4:	ldr	r1, [r0, #8]
   37df8:	ldr	r0, [r0, #12]
   37dfc:	ldr	r1, [r1, #4]
   37e00:	rsb	r1, r1, r1, lsl #3
   37e04:	add	r1, r0, r1, lsl #3
   37e08:	ldr	r5, [r1, #32]
   37e0c:	add	r0, r1, #20
   37e10:	b	3a45c <fputs@plt+0x29074>
   37e14:	ldr	r1, [sp, #116]	; 0x74
   37e18:	ldr	r0, [sl, #4]
   37e1c:	mov	r8, r5
   37e20:	ldr	r2, [sp, #156]	; 0x9c
   37e24:	ldr	r7, [sp, #152]	; 0x98
   37e28:	mov	r3, #0
   37e2c:	str	sl, [sp, #160]	; 0xa0
   37e30:	ldr	r1, [r1]
   37e34:	ldr	r5, [r1, r0, lsl #2]
   37e38:	mov	r1, #0
   37e3c:	ldr	r0, [r5, #24]
   37e40:	ldr	r4, [r5, #16]
   37e44:	str	r0, [sp, #168]	; 0xa8
   37e48:	ldr	r0, [sl, #12]
   37e4c:	strb	r1, [sp, #178]	; 0xb2
   37e50:	strh	r0, [sp, #176]	; 0xb0
   37e54:	ldr	r0, [sl, #8]
   37e58:	str	r1, [sp]
   37e5c:	add	r1, sp, #168	; 0xa8
   37e60:	add	r0, r0, r0, lsl #2
   37e64:	add	r0, r2, r0, lsl #3
   37e68:	mov	r2, #0
   37e6c:	str	r0, [sp, #172]	; 0xac
   37e70:	sub	r0, fp, #128	; 0x80
   37e74:	str	r0, [sp, #4]
   37e78:	mov	r0, r4
   37e7c:	bl	3ee18 <fputs@plt+0x2da30>
   37e80:	cmp	r0, #0
   37e84:	bne	3d9a8 <fputs@plt+0x2c5c0>
   37e88:	ldr	r0, [fp, #-128]	; 0xffffff80
   37e8c:	cmp	r0, #0
   37e90:	bne	37ea8 <fputs@plt+0x26ac0>
   37e94:	mov	r0, r4
   37e98:	mov	r1, #4
   37e9c:	bl	3fcbc <fputs@plt+0x2e8d4>
   37ea0:	cmp	r0, #0
   37ea4:	bne	3d9a8 <fputs@plt+0x2c5c0>
   37ea8:	mov	r1, #0
   37eac:	mov	r0, #0
   37eb0:	str	r0, [sp, #128]	; 0x80
   37eb4:	str	r1, [r5, #56]	; 0x38
   37eb8:	b	3901c <fputs@plt+0x27c34>
   37ebc:	ldr	r0, [sl, #4]
   37ec0:	ldr	r1, [sp, #84]	; 0x54
   37ec4:	str	r8, [sp, #168]	; 0xa8
   37ec8:	movw	r3, #65161	; 0xfe89
   37ecc:	str	sl, [sp, #160]	; 0xa0
   37ed0:	movt	r3, #8
   37ed4:	str	r1, [sp, #172]	; 0xac
   37ed8:	str	r0, [sp, #176]	; 0xb0
   37edc:	cmp	r0, #1
   37ee0:	ldr	r1, [r8, #16]
   37ee4:	ldr	r2, [r1, r0, lsl #4]
   37ee8:	ldr	r1, [sl, #16]
   37eec:	mov	r0, r8
   37ef0:	str	r1, [sp]
   37ef4:	movw	r1, #65142	; 0xfe76
   37ef8:	movt	r1, #8
   37efc:	moveq	r3, r1
   37f00:	movw	r1, #65175	; 0xfe97
   37f04:	movt	r1, #8
   37f08:	bl	1d370 <fputs@plt+0xbf88>
   37f0c:	cmp	r0, #0
   37f10:	beq	3db8c <fputs@plt+0x2c7a4>
   37f14:	mov	r4, r0
   37f18:	movw	r2, #264	; 0x108
   37f1c:	mov	r7, r8
   37f20:	mov	r0, #1
   37f24:	ldr	r9, [sp, #152]	; 0x98
   37f28:	add	r3, sp, #168	; 0xa8
   37f2c:	mov	r8, r5
   37f30:	strb	r0, [r7, #149]	; 0x95
   37f34:	mov	r0, #0
   37f38:	movt	r2, #4
   37f3c:	mov	r1, r4
   37f40:	str	r0, [sp, #180]	; 0xb4
   37f44:	str	r0, [sp]
   37f48:	mov	r0, r7
   37f4c:	bl	1e400 <fputs@plt+0xd018>
   37f50:	ldr	sl, [sp, #180]	; 0xb4
   37f54:	mov	r5, r0
   37f58:	mov	r0, r7
   37f5c:	mov	r1, r4
   37f60:	bl	13dc4 <fputs@plt+0x29dc>
   37f64:	cmp	r5, #0
   37f68:	mov	r0, #0
   37f6c:	mov	r4, r7
   37f70:	movne	sl, r5
   37f74:	str	r0, [sp, #128]	; 0x80
   37f78:	mov	r0, #0
   37f7c:	cmp	sl, #0
   37f80:	strb	r0, [r7, #149]	; 0x95
   37f84:	bne	3dbf4 <fputs@plt+0x2c80c>
   37f88:	ldr	r7, [sp, #160]	; 0xa0
   37f8c:	mov	r5, r8
   37f90:	mov	r8, r4
   37f94:	b	3d048 <fputs@plt+0x2bc60>
   37f98:	ldrb	r0, [r8, #27]
   37f9c:	tst	r0, #1
   37fa0:	bne	399e4 <fputs@plt+0x285fc>
   37fa4:	ldr	r1, [sl, #4]
   37fa8:	ldr	r0, [sl, #8]
   37fac:	mov	r7, sl
   37fb0:	cmp	r1, #0
   37fb4:	beq	3b634 <fputs@plt+0x2a24c>
   37fb8:	ldr	r1, [sp, #68]	; 0x44
   37fbc:	b	3b638 <fputs@plt+0x2a250>
   37fc0:	ldr	r0, [sl, #4]
   37fc4:	cmp	r0, #0
   37fc8:	beq	3a4e8 <fputs@plt+0x29100>
   37fcc:	ldr	r0, [sp, #68]	; 0x44
   37fd0:	b	3a4ec <fputs@plt+0x29104>
   37fd4:	ldr	r0, [r6, #176]	; 0xb0
   37fd8:	ldr	r6, [sp, #156]	; 0x9c
   37fdc:	str	r5, [sp, #148]	; 0x94
   37fe0:	cmp	r0, #0
   37fe4:	beq	37ffc <fputs@plt+0x26c14>
   37fe8:	mov	r1, r0
   37fec:	ldr	r0, [r0, #4]
   37ff0:	cmp	r0, #0
   37ff4:	bne	37fe8 <fputs@plt+0x26c00>
   37ff8:	ldr	r6, [r1, #16]
   37ffc:	ldr	r0, [sl, #4]
   38000:	mov	r5, sl
   38004:	add	r8, r0, r0, lsl #2
   38008:	add	r4, r6, r8, lsl #3
   3800c:	mov	r0, r4
   38010:	bl	19e50 <fputs@plt+0x8a68>
   38014:	str	r0, [r6, r8, lsl #3]
   38018:	str	r1, [r4, #4]
   3801c:	ldr	r9, [sp, #156]	; 0x9c
   38020:	ldrh	r0, [r4, #8]
   38024:	and	r0, r0, #15872	; 0x3e00
   38028:	orr	r0, r0, #4
   3802c:	strh	r0, [r4, #8]
   38030:	ldr	r0, [sl, #8]
   38034:	add	r7, r0, r0, lsl #2
   38038:	add	r5, r9, r7, lsl #3
   3803c:	mov	r0, r5
   38040:	bl	19e50 <fputs@plt+0x8a68>
   38044:	str	r0, [r9, r7, lsl #3]
   38048:	str	r1, [r5, #4]
   3804c:	ldrh	r2, [r5, #8]
   38050:	and	r2, r2, #15872	; 0x3e00
   38054:	orr	r2, r2, #4
   38058:	strh	r2, [r5, #8]
   3805c:	ldr	r3, [r6, r8, lsl #3]
   38060:	ldr	r2, [r4, #4]
   38064:	subs	r3, r3, r0
   38068:	sbcs	r2, r2, r1
   3806c:	strdlt	r0, [r4]
   38070:	b	3af9c <fputs@plt+0x29bb4>
   38074:	mov	r4, r5
   38078:	ldr	r5, [sl, #16]
   3807c:	b	38510 <fputs@plt+0x27128>
   38080:	mov	r0, #0
   38084:	str	sl, [sp, #160]	; 0xa0
   38088:	str	r5, [sp, #148]	; 0x94
   3808c:	str	r0, [sp, #168]	; 0xa8
   38090:	ldr	r0, [sl, #16]
   38094:	mov	sl, #6
   38098:	ldr	r4, [r0, #8]
   3809c:	cmp	r4, #0
   380a0:	beq	3db9c <fputs@plt+0x2c7b4>
   380a4:	ldr	r5, [r4]
   380a8:	ldr	r7, [sp, #152]	; 0x98
   380ac:	ldr	r9, [sp, #120]	; 0x78
   380b0:	cmp	r5, #0
   380b4:	beq	3d854 <fputs@plt+0x2c46c>
   380b8:	ldr	r2, [r5, #24]
   380bc:	add	r1, sp, #168	; 0xa8
   380c0:	mov	r0, r4
   380c4:	blx	r2
   380c8:	mov	sl, r0
   380cc:	mov	r0, r6
   380d0:	mov	r1, r4
   380d4:	bl	3360c <fputs@plt+0x22224>
   380d8:	cmp	sl, #0
   380dc:	bne	3d854 <fputs@plt+0x2c46c>
   380e0:	ldr	r0, [sp, #168]	; 0xa8
   380e4:	ldr	sl, [sp, #160]	; 0xa0
   380e8:	mov	r2, #0
   380ec:	mvn	r3, #0
   380f0:	str	r4, [r0]
   380f4:	mov	r0, #2
   380f8:	ldr	r1, [sl, #4]
   380fc:	str	r0, [sp]
   38100:	mov	r0, #0
   38104:	str	r0, [sp, #128]	; 0x80
   38108:	mov	r0, r6
   3810c:	bl	3e834 <fputs@plt+0x2d44c>
   38110:	cmp	r0, #0
   38114:	beq	3dc8c <fputs@plt+0x2c8a4>
   38118:	ldr	r1, [sp, #168]	; 0xa8
   3811c:	ldr	r5, [sp, #148]	; 0x94
   38120:	mov	r7, sl
   38124:	str	r1, [r0, #16]
   38128:	ldr	r0, [r4, #4]
   3812c:	add	r0, r0, #1
   38130:	str	r0, [r4, #4]
   38134:	b	3d048 <fputs@plt+0x2bc60>
   38138:	ldrb	r4, [sl, #3]
   3813c:	mov	r0, #28
   38140:	mov	r3, #0
   38144:	mov	r7, r5
   38148:	mov	r9, #0
   3814c:	add	r2, r0, r4, lsl #2
   38150:	mov	r0, r8
   38154:	bl	238e0 <fputs@plt+0x124f8>
   38158:	cmp	r0, #0
   3815c:	beq	3d95c <fputs@plt+0x2c574>
   38160:	ldr	r1, [sp, #152]	; 0x98
   38164:	movw	r2, #52429	; 0xcccd
   38168:	str	r9, [r0]
   3816c:	mov	r5, r0
   38170:	ldr	r9, [sp, #120]	; 0x78
   38174:	mov	r8, r7
   38178:	movt	r2, #52428	; 0xcccc
   3817c:	ldr	r0, [sl, #16]
   38180:	strb	r4, [r5, #26]
   38184:	str	r6, [r5, #12]
   38188:	sub	r1, sl, r1
   3818c:	asr	r1, r1, #2
   38190:	mul	r1, r1, r2
   38194:	str	r1, [r5, #16]
   38198:	str	r0, [r5, #4]
   3819c:	movw	r0, #60452	; 0xec24
   381a0:	str	r5, [sl, #16]
   381a4:	strh	r0, [sl]
   381a8:	ldr	r0, [sl, #12]
   381ac:	ldr	r1, [r5]
   381b0:	add	r7, r0, r0, lsl #2
   381b4:	ldr	r0, [sp, #156]	; 0x9c
   381b8:	add	r0, r0, r7, lsl #3
   381bc:	cmp	r1, r0
   381c0:	beq	39618 <fputs@plt+0x28230>
   381c4:	str	r0, [r5]
   381c8:	ldrb	r1, [r5, #26]
   381cc:	cmp	r1, #0
   381d0:	beq	39b54 <fputs@plt+0x2876c>
   381d4:	ldr	r0, [sl, #8]
   381d8:	ldr	r2, [sp, #156]	; 0x9c
   381dc:	mov	r3, r1
   381e0:	add	r0, r0, r1
   381e4:	add	r0, r0, r0, lsl #2
   381e8:	add	r0, r2, r0, lsl #3
   381ec:	add	r2, r5, #24
   381f0:	sub	r0, r0, #40	; 0x28
   381f4:	str	r0, [r2, r3, lsl #2]
   381f8:	sub	r3, r3, #1
   381fc:	sub	r0, r0, #40	; 0x28
   38200:	cmp	r3, #0
   38204:	bgt	381f4 <fputs@plt+0x26e0c>
   38208:	ldr	r0, [r5]
   3820c:	b	39b58 <fputs@plt+0x28770>
   38210:	ldr	r0, [sl, #4]
   38214:	mov	r7, r6
   38218:	ldr	r6, [sp, #156]	; 0x9c
   3821c:	mov	r9, r5
   38220:	add	r5, r0, r0, lsl #2
   38224:	add	r4, r6, r5, lsl #3
   38228:	mov	r0, r4
   3822c:	bl	19e50 <fputs@plt+0x8a68>
   38230:	str	r0, [r6, r5, lsl #3]
   38234:	str	r1, [r4, #4]
   38238:	ldrh	r2, [r4, #8]
   3823c:	and	r2, r2, #15872	; 0x3e00
   38240:	orr	r2, r2, #4
   38244:	strh	r2, [r4, #8]
   38248:	ldr	r2, [sl, #8]
   3824c:	adds	r0, r0, r2
   38250:	str	r0, [r6, r5, lsl #3]
   38254:	adc	r0, r1, r2, asr #31
   38258:	mov	r5, r9
   3825c:	mov	r6, r7
   38260:	str	r0, [r4, #4]
   38264:	b	3d044 <fputs@plt+0x2bc5c>
   38268:	ldr	r0, [sl, #4]
   3826c:	ldr	r1, [sp, #156]	; 0x9c
   38270:	mov	r8, r5
   38274:	mov	r7, sl
   38278:	add	r0, r0, r0, lsl #2
   3827c:	add	r4, r1, r0, lsl #3
   38280:	mov	r5, r4
   38284:	ldrb	r0, [r5, #8]!
   38288:	tst	r0, #4
   3828c:	beq	3b8e0 <fputs@plt+0x2a4f8>
   38290:	mov	r0, r4
   38294:	bl	19dc8 <fputs@plt+0x89e0>
   38298:	vstr	d0, [r4]
   3829c:	ldrh	r0, [r5]
   382a0:	and	r0, r0, #15872	; 0x3e00
   382a4:	orr	r0, r0, #8
   382a8:	strh	r0, [r5]
   382ac:	b	3b8e0 <fputs@plt+0x2a4f8>
   382b0:	ldr	r0, [sl, #4]
   382b4:	ldr	r1, [sp, #156]	; 0x9c
   382b8:	str	sl, [sp, #160]	; 0xa0
   382bc:	mov	sl, #0
   382c0:	add	r0, r0, r0, lsl #2
   382c4:	add	r4, r1, r0, lsl #3
   382c8:	mov	r1, #0
   382cc:	str	r1, [sp, #128]	; 0x80
   382d0:	ldrb	r0, [r4, #9]
   382d4:	tst	r0, #64	; 0x40
   382d8:	beq	382e8 <fputs@plt+0x26f00>
   382dc:	mov	r0, r4
   382e0:	bl	19cc8 <fputs@plt+0x88e0>
   382e4:	mov	sl, r0
   382e8:	ldr	r7, [sp, #160]	; 0xa0
   382ec:	ldr	r2, [sp, #96]	; 0x60
   382f0:	mov	r0, r4
   382f4:	ldrb	r1, [r7, #8]
   382f8:	bl	3e370 <fputs@plt+0x2cf88>
   382fc:	cmp	sl, #0
   38300:	beq	3d048 <fputs@plt+0x2bc60>
   38304:	b	3d9d0 <fputs@plt+0x2c5e8>
   38308:	ldr	r0, [sl, #12]
   3830c:	cmp	r0, #1
   38310:	str	r0, [sp, #112]	; 0x70
   38314:	blt	3a508 <fputs@plt+0x29120>
   38318:	ldrb	r0, [sl, #3]
   3831c:	ldr	r1, [sp, #80]	; 0x50
   38320:	str	r5, [sp, #148]	; 0x94
   38324:	ldr	r9, [sl, #4]
   38328:	mov	r7, #0
   3832c:	and	r0, r0, #1
   38330:	rsb	r0, r0, #0
   38334:	and	r5, r0, r1
   38338:	mov	r0, sl
   3833c:	ldr	sl, [sl, #8]
   38340:	ldr	r4, [r0, #16]
   38344:	str	r0, [sp, #160]	; 0xa0
   38348:	add	r6, r4, #20
   3834c:	cmp	r5, #0
   38350:	mov	r1, r7
   38354:	ldr	r0, [r4, #16]
   38358:	ldr	r3, [sp, #156]	; 0x9c
   3835c:	ldr	r2, [r6, r7, lsl #2]
   38360:	ldrne	r1, [r5, r7, lsl #2]
   38364:	ldrb	r8, [r0, r7]
   38368:	add	r0, r1, r9
   3836c:	add	r1, r1, sl
   38370:	add	r0, r0, r0, lsl #2
   38374:	add	r1, r1, r1, lsl #2
   38378:	add	r0, r3, r0, lsl #3
   3837c:	add	r1, r3, r1, lsl #3
   38380:	bl	3e450 <fputs@plt+0x2d068>
   38384:	cmp	r0, #0
   38388:	bne	3ad5c <fputs@plt+0x29974>
   3838c:	ldr	r0, [sp, #112]	; 0x70
   38390:	add	r7, r7, #1
   38394:	cmp	r0, r7
   38398:	bne	3834c <fputs@plt+0x26f64>
   3839c:	mov	r0, #0
   383a0:	str	r0, [sp, #80]	; 0x50
   383a4:	mov	r0, #0
   383a8:	str	r0, [sp, #72]	; 0x48
   383ac:	b	3c3c0 <fputs@plt+0x2afd8>
   383b0:	ldr	r0, [sp, #72]	; 0x48
   383b4:	cmn	r0, #1
   383b8:	ble	3a5f0 <fputs@plt+0x29208>
   383bc:	ldr	r1, [sp, #152]	; 0x98
   383c0:	cmp	r0, #0
   383c4:	beq	3b31c <fputs@plt+0x29f34>
   383c8:	ldr	r0, [sl, #12]
   383cc:	b	3a5f8 <fputs@plt+0x29210>
   383d0:	ldr	r0, [sl, #4]
   383d4:	ldr	r1, [r6, #56]	; 0x38
   383d8:	ldr	r1, [r1, r0, lsl #2]
   383dc:	mov	r0, r6
   383e0:	bl	32f80 <fputs@plt+0x21b98>
   383e4:	ldr	r0, [sl, #4]
   383e8:	ldr	r1, [r6, #56]	; 0x38
   383ec:	mov	r2, #0
   383f0:	str	r2, [r1, r0, lsl #2]
   383f4:	b	3d044 <fputs@plt+0x2bc5c>
   383f8:	ldr	r1, [sp, #116]	; 0x74
   383fc:	ldr	r0, [sl, #4]
   38400:	str	r5, [sp, #148]	; 0x94
   38404:	str	sl, [sp, #160]	; 0xa0
   38408:	ldr	r1, [r1]
   3840c:	ldr	r5, [r1, r0, lsl #2]
   38410:	ldr	r0, [r8, #216]	; 0xd8
   38414:	cmp	r0, #0
   38418:	beq	398a0 <fputs@plt+0x284b8>
   3841c:	ldr	r0, [sl, #16]
   38420:	cmp	r0, #0
   38424:	beq	398a0 <fputs@plt+0x284b8>
   38428:	mov	r7, sl
   3842c:	ldrb	r0, [r5, #4]
   38430:	ldr	r9, [sp, #120]	; 0x78
   38434:	ldrb	r1, [r7, #3]!
   38438:	cmp	r0, #0
   3843c:	mov	r6, r0
   38440:	movwne	r6, #1
   38444:	cmp	r1, #0
   38448:	cmpne	r0, #0
   3844c:	beq	398ac <fputs@plt+0x284c4>
   38450:	ldr	r4, [r5, #16]
   38454:	mov	r0, r4
   38458:	bl	2ffbc <fputs@plt+0x1ebd4>
   3845c:	ldrd	r0, [r4, #16]
   38460:	strd	r0, [r5, #40]	; 0x28
   38464:	b	398ac <fputs@plt+0x284c4>
   38468:	ldr	r0, [sp, #108]	; 0x6c
   3846c:	ldr	r1, [sl, #8]
   38470:	mov	r8, r5
   38474:	ldr	r5, [sl, #4]
   38478:	ldr	r4, [sl, #12]
   3847c:	movw	r3, #9312	; 0x2460
   38480:	ldr	r0, [r0]
   38484:	add	r1, r1, r1, lsl #2
   38488:	add	r0, r0, r1, lsl #3
   3848c:	mov	r1, r0
   38490:	ldrh	r2, [r1, #8]!
   38494:	tst	r2, r3
   38498:	beq	3a604 <fputs@plt+0x2921c>
   3849c:	bl	406f0 <fputs@plt+0x2f308>
   384a0:	b	3a60c <fputs@plt+0x29224>
   384a4:	ldrb	r4, [sl, #3]
   384a8:	mov	r0, #28
   384ac:	mov	r3, #0
   384b0:	mov	r7, r5
   384b4:	mov	r9, #0
   384b8:	add	r2, r0, r4, lsl #2
   384bc:	mov	r0, r8
   384c0:	bl	238e0 <fputs@plt+0x124f8>
   384c4:	cmp	r0, #0
   384c8:	beq	3d95c <fputs@plt+0x2c574>
   384cc:	ldr	r1, [sp, #152]	; 0x98
   384d0:	movw	r2, #52429	; 0xcccd
   384d4:	str	r9, [r0, #8]
   384d8:	mov	r5, r0
   384dc:	movt	r2, #52428	; 0xcccc
   384e0:	ldr	r0, [sl, #16]
   384e4:	strb	r4, [r5, #26]
   384e8:	mov	r4, r7
   384ec:	str	r6, [r5, #12]
   384f0:	sub	r1, sl, r1
   384f4:	asr	r1, r1, #2
   384f8:	mul	r1, r1, r2
   384fc:	str	r1, [r5, #16]
   38500:	str	r0, [r5, #4]
   38504:	movw	r0, #60560	; 0xec90
   38508:	str	r5, [sl, #16]
   3850c:	strh	r0, [sl]
   38510:	ldr	r0, [sl, #12]
   38514:	ldr	r1, [sp, #156]	; 0x9c
   38518:	add	r0, r0, r0, lsl #2
   3851c:	add	r0, r1, r0, lsl #3
   38520:	ldr	r1, [r5, #8]
   38524:	cmp	r1, r0
   38528:	beq	39620 <fputs@plt+0x28238>
   3852c:	str	r0, [r5, #8]
   38530:	ldr	r9, [sp, #120]	; 0x78
   38534:	ldrb	r1, [r5, #26]
   38538:	cmp	r1, #0
   3853c:	beq	39ca4 <fputs@plt+0x288bc>
   38540:	ldr	r2, [sl, #8]
   38544:	ldr	r3, [sp, #156]	; 0x9c
   38548:	mov	r7, r1
   3854c:	add	r2, r2, r1
   38550:	add	r2, r2, r2, lsl #2
   38554:	add	r2, r3, r2, lsl #3
   38558:	add	r3, r5, #24
   3855c:	sub	r2, r2, #40	; 0x28
   38560:	str	r2, [r3, r7, lsl #2]
   38564:	sub	r7, r7, #1
   38568:	sub	r2, r2, #40	; 0x28
   3856c:	cmp	r7, #0
   38570:	bgt	38560 <fputs@plt+0x27178>
   38574:	b	39ca8 <fputs@plt+0x288c0>
   38578:	ldr	r0, [sl, #4]
   3857c:	ldr	r1, [r8, #16]
   38580:	mov	r2, r5
   38584:	add	r0, r1, r0, lsl #4
   38588:	ldr	r0, [r0, #4]
   3858c:	ldm	r0, {r1, r5}
   38590:	str	r1, [r5, #4]
   38594:	mov	r1, #0
   38598:	ldrb	r0, [r5, #17]
   3859c:	str	r1, [sp, #128]	; 0x80
   385a0:	cmp	r0, #0
   385a4:	beq	3a514 <fputs@plt+0x2912c>
   385a8:	ldr	r0, [r5, #12]
   385ac:	ldr	r4, [r5, #44]	; 0x2c
   385b0:	str	r2, [sp, #148]	; 0x94
   385b4:	ldr	r0, [r0, #56]	; 0x38
   385b8:	mov	r1, r4
   385bc:	ldr	r0, [r0, #36]	; 0x24
   385c0:	rev	r7, r0
   385c4:	mov	r0, r5
   385c8:	mov	r2, r7
   385cc:	bl	2f9e0 <fputs@plt+0x1e5f8>
   385d0:	cmp	r4, r0
   385d4:	bcc	3dd68 <fputs@plt+0x2c980>
   385d8:	cmp	r7, #0
   385dc:	beq	3b50c <fputs@plt+0x2a124>
   385e0:	mov	r6, r0
   385e4:	ldr	r0, [r5, #8]
   385e8:	cmp	r0, #0
   385ec:	beq	3b4ac <fputs@plt+0x2a0c4>
   385f0:	mov	r1, #0
   385f4:	mov	r2, #0
   385f8:	bl	2fe00 <fputs@plt+0x1ea18>
   385fc:	cmp	r0, #0
   38600:	bne	3b4e8 <fputs@plt+0x2a100>
   38604:	ldr	r0, [r5, #8]
   38608:	cmp	r0, #0
   3860c:	beq	3b4ac <fputs@plt+0x2a0c4>
   38610:	ldrb	r1, [r0, #64]	; 0x40
   38614:	and	r1, r1, #251	; 0xfb
   38618:	strb	r1, [r0, #64]	; 0x40
   3861c:	ldr	r0, [r0, #8]
   38620:	b	38608 <fputs@plt+0x27220>
   38624:	vmov.i32	q8, #0	; 0x00000000
   38628:	add	r4, sp, #168	; 0xa8
   3862c:	mov	r0, #36	; 0x24
   38630:	mov	r1, r4
   38634:	vst1.64	{d16-d17}, [r1], r0
   38638:	mov	r0, #0
   3863c:	str	r0, [r1]
   38640:	add	r0, r4, #16
   38644:	ldr	r1, [sp, #156]	; 0x9c
   38648:	vst1.64	{d16-d17}, [r0]
   3864c:	str	r8, [sp, #200]	; 0xc8
   38650:	ldr	r0, [sl, #8]
   38654:	add	r0, r0, r0, lsl #2
   38658:	add	r1, r1, r0, lsl #3
   3865c:	mov	r0, r4
   38660:	bl	1a7d8 <fputs@plt+0x93f0>
   38664:	mov	r7, sl
   38668:	mov	sl, r0
   3866c:	mov	r0, r4
   38670:	mov	r1, #1
   38674:	bl	19f2c <fputs@plt+0x8b44>
   38678:	mov	r1, r0
   3867c:	cmp	r0, #0
   38680:	mov	r0, r8
   38684:	beq	3a66c <fputs@plt+0x29284>
   38688:	ldr	r3, [r7, #4]
   3868c:	ldr	r2, [r0, #16]
   38690:	mov	r9, r5
   38694:	mov	r8, r0
   38698:	ldr	r2, [r2, r3, lsl #4]
   3869c:	bl	227d4 <fputs@plt+0x113ec>
   386a0:	mov	r4, r0
   386a4:	ldr	r0, [r0, #52]	; 0x34
   386a8:	sub	r2, fp, #128	; 0x80
   386ac:	ldr	r5, [r0]
   386b0:	ldr	r0, [sp, #40]	; 0x28
   386b4:	mov	r1, r5
   386b8:	bl	46f94 <fputs@plt+0x35bac>
   386bc:	cmp	r0, #0
   386c0:	beq	39978 <fputs@plt+0x28590>
   386c4:	ldr	r2, [r0, #8]
   386c8:	cmp	r2, #0
   386cc:	beq	39978 <fputs@plt+0x28590>
   386d0:	ldr	r0, [r2]
   386d4:	ldr	r3, [r0, #4]
   386d8:	cmp	r3, #0
   386dc:	beq	39978 <fputs@plt+0x28590>
   386e0:	ldr	r0, [r0, #20]
   386e4:	cmp	r0, #0
   386e8:	beq	39978 <fputs@plt+0x28590>
   386ec:	ldr	r0, [sp, #84]	; 0x54
   386f0:	mov	r1, r4
   386f4:	str	r0, [sp]
   386f8:	mov	r0, r8
   386fc:	bl	48e60 <fputs@plt+0x37a78>
   38700:	mov	sl, r0
   38704:	cmp	r0, #0
   38708:	mov	r5, r9
   3870c:	bne	3a670 <fputs@plt+0x29288>
   38710:	ldr	r2, [r4, #56]	; 0x38
   38714:	mov	sl, #0
   38718:	cmp	r2, #0
   3871c:	beq	3a670 <fputs@plt+0x29288>
   38720:	mov	r0, r8
   38724:	ldr	r1, [r2]
   38728:	cmp	r1, r0
   3872c:	beq	3d110 <fputs@plt+0x2bd28>
   38730:	ldr	r2, [r2, #24]
   38734:	cmp	r2, #0
   38738:	bne	38724 <fputs@plt+0x2733c>
   3873c:	b	3a670 <fputs@plt+0x29288>
   38740:	ldr	r1, [sp, #116]	; 0x74
   38744:	ldr	r0, [sl, #4]
   38748:	mov	r2, r5
   3874c:	str	sl, [sp, #160]	; 0xa0
   38750:	ldr	r1, [r1]
   38754:	ldr	r5, [r1, r0, lsl #2]
   38758:	ldrb	r0, [r5, #2]
   3875c:	cmp	r0, #0
   38760:	beq	3a6a4 <fputs@plt+0x292bc>
   38764:	ldr	r7, [sp, #160]	; 0xa0
   38768:	mov	r5, r2
   3876c:	b	3d048 <fputs@plt+0x2bc60>
   38770:	ldr	r1, [sp, #116]	; 0x74
   38774:	ldr	r0, [sl, #4]
   38778:	ldr	r3, [sl, #8]
   3877c:	str	sl, [sp, #160]	; 0xa0
   38780:	mov	sl, #0
   38784:	ldr	r1, [r1]
   38788:	ldr	r0, [r1, r0, lsl #2]
   3878c:	ldrb	r1, [r0]
   38790:	str	r0, [sp, #112]	; 0x70
   38794:	cmp	r1, #0
   38798:	beq	3a70c <fputs@plt+0x29324>
   3879c:	ldr	r9, [sp, #120]	; 0x78
   387a0:	ldr	r7, [sp, #152]	; 0x98
   387a4:	b	3b9ec <fputs@plt+0x2a604>
   387a8:	ldr	r1, [sp, #116]	; 0x74
   387ac:	ldr	r0, [sl, #4]
   387b0:	mov	r7, r5
   387b4:	ldr	r1, [r1]
   387b8:	ldr	r0, [r1, r0, lsl #2]
   387bc:	ldrd	r2, [r0, #32]
   387c0:	adds	r4, r2, #1
   387c4:	adc	r5, r3, #0
   387c8:	strd	r4, [r0, #32]
   387cc:	mov	r5, r7
   387d0:	orrs	r0, r2, r3
   387d4:	b	392c4 <fputs@plt+0x27edc>
   387d8:	ldr	r0, [sp, #108]	; 0x6c
   387dc:	ldr	r1, [sl, #8]
   387e0:	mov	r9, r5
   387e4:	ldr	r7, [sp, #152]	; 0x98
   387e8:	movw	r2, #9312	; 0x2460
   387ec:	ldr	r0, [r0]
   387f0:	add	r1, r1, r1, lsl #2
   387f4:	add	r5, r0, r1, lsl #3
   387f8:	mov	r0, r5
   387fc:	ldrh	r1, [r0, #8]!
   38800:	tst	r1, r2
   38804:	beq	3a74c <fputs@plt+0x29364>
   38808:	mov	r0, r5
   3880c:	bl	406f0 <fputs@plt+0x2f308>
   38810:	b	3a754 <fputs@plt+0x2936c>
   38814:	ldr	r0, [sl, #4]
   38818:	ldr	r2, [r8, #16]
   3881c:	ldr	r1, [sl, #16]
   38820:	add	r0, r2, r0, lsl #4
   38824:	mov	r2, #0
   38828:	ldr	r0, [r0, #12]
   3882c:	add	r0, r0, #24
   38830:	bl	474b0 <fputs@plt+0x360c8>
   38834:	cmp	r0, #0
   38838:	beq	3c400 <fputs@plt+0x2b018>
   3883c:	ldr	r2, [r0, #12]
   38840:	mov	r1, r0
   38844:	ldr	r0, [r2, #8]!
   38848:	cmp	r0, r1
   3884c:	beq	3886c <fputs@plt+0x27484>
   38850:	cmp	r0, #0
   38854:	beq	38874 <fputs@plt+0x2748c>
   38858:	mov	r2, r0
   3885c:	ldr	r0, [r0, #20]
   38860:	cmp	r0, r1
   38864:	bne	38850 <fputs@plt+0x27468>
   38868:	add	r2, r2, #20
   3886c:	ldr	r0, [r1, #20]
   38870:	str	r0, [r2]
   38874:	mov	r0, r8
   38878:	bl	477c0 <fputs@plt+0x363d8>
   3887c:	b	3c400 <fputs@plt+0x2b018>
   38880:	ldr	r0, [sl, #8]
   38884:	ldr	r1, [sp, #156]	; 0x9c
   38888:	mov	r7, r5
   3888c:	ldr	r6, [sl, #4]
   38890:	add	r0, r0, r0, lsl #2
   38894:	add	r4, r1, r0, lsl #3
   38898:	movw	r1, #9312	; 0x2460
   3889c:	mov	r5, r4
   388a0:	ldrh	r0, [r5, #8]!
   388a4:	tst	r0, r1
   388a8:	beq	3a780 <fputs@plt+0x29398>
   388ac:	mov	r0, r4
   388b0:	bl	337e4 <fputs@plt+0x223fc>
   388b4:	b	3a788 <fputs@plt+0x293a0>
   388b8:	ldr	r1, [sp, #116]	; 0x74
   388bc:	ldr	r0, [sl, #4]
   388c0:	mov	r7, #0
   388c4:	ldr	r1, [r1]
   388c8:	ldr	r4, [r1, r0, lsl #2]
   388cc:	add	r1, sp, #168	; 0xa8
   388d0:	ldr	r0, [r4, #16]
   388d4:	str	r7, [sp, #168]	; 0xa8
   388d8:	bl	3f600 <fputs@plt+0x2e218>
   388dc:	mov	r1, sl
   388e0:	mov	sl, r0
   388e4:	ldr	r0, [sp, #168]	; 0xa8
   388e8:	strb	r7, [r4, #3]
   388ec:	str	r7, [r4, #56]	; 0x38
   388f0:	mov	r2, #0
   388f4:	str	r1, [sp, #160]	; 0xa0
   388f8:	cmp	sl, #0
   388fc:	str	r2, [sp, #128]	; 0x80
   38900:	strb	r0, [r4, #2]
   38904:	ldr	r1, [r1, #12]
   38908:	str	r1, [r4, #28]
   3890c:	bne	3d9d0 <fputs@plt+0x2c5e8>
   38910:	ldr	r7, [sp, #152]	; 0x98
   38914:	cmp	r0, #0
   38918:	beq	3cb5c <fputs@plt+0x2b774>
   3891c:	ldr	sl, [sp, #160]	; 0xa0
   38920:	ldr	r0, [sl, #8]
   38924:	cmp	r0, #0
   38928:	bgt	3d02c <fputs@plt+0x2bc44>
   3892c:	b	3d044 <fputs@plt+0x2bc5c>
   38930:	mov	r1, #0
   38934:	mov	r0, #0
   38938:	add	r3, sp, #168	; 0xa8
   3893c:	str	r1, [sp, #168]	; 0xa8
   38940:	str	r0, [sp, #128]	; 0x80
   38944:	ldr	r2, [sl, #12]
   38948:	ldr	r0, [sl, #8]
   3894c:	ldr	r1, [sl, #4]
   38950:	cmp	r2, #0
   38954:	movne	r2, r3
   38958:	ldr	r3, [r8, #16]
   3895c:	add	r0, r3, r0, lsl #4
   38960:	ldr	r0, [r0, #4]
   38964:	bl	40078 <fputs@plt+0x2ec90>
   38968:	mov	r1, sl
   3896c:	mov	sl, r0
   38970:	ldr	r0, [r1, #12]
   38974:	str	r1, [sp, #160]	; 0xa0
   38978:	cmp	r0, #0
   3897c:	beq	3ad20 <fputs@plt+0x29938>
   38980:	ldr	r2, [r6, #92]	; 0x5c
   38984:	ldr	r1, [sp, #168]	; 0xa8
   38988:	cmp	r0, #1
   3898c:	add	r2, r2, r1
   38990:	str	r2, [r6, #92]	; 0x5c
   38994:	blt	3ad20 <fputs@plt+0x29938>
   38998:	ldr	r2, [sp, #156]	; 0x9c
   3899c:	add	r0, r0, r0, lsl #2
   389a0:	ldr	r0, [r2, r0, lsl #3]!
   389a4:	adds	r0, r0, r1
   389a8:	str	r0, [r2]
   389ac:	ldr	r0, [r2, #4]
   389b0:	adc	r0, r0, r1, asr #31
   389b4:	str	r0, [r2, #4]
   389b8:	b	3ad20 <fputs@plt+0x29938>
   389bc:	ldr	r0, [sl, #4]
   389c0:	ldr	r2, [sp, #156]	; 0x9c
   389c4:	str	r5, [sp, #148]	; 0x94
   389c8:	str	sl, [sp, #160]	; 0xa0
   389cc:	ldr	r6, [sl, #8]
   389d0:	ldr	r9, [sl, #16]
   389d4:	vmov.i32	q8, #0	; 0x00000000
   389d8:	str	r0, [sp, #104]	; 0x68
   389dc:	ldr	r0, [sl, #12]
   389e0:	add	r0, r0, r0, lsl #2
   389e4:	ldr	r1, [r2, r0, lsl #3]!
   389e8:	ldrb	r0, [sl, #3]
   389ec:	str	r2, [sp, #112]	; 0x70
   389f0:	ldr	r2, [r8, #16]
   389f4:	add	r0, r2, r0, lsl #4
   389f8:	ldr	r0, [r0, #4]
   389fc:	ldm	r0, {r2, sl}
   38a00:	ldr	r0, [sl, #4]
   38a04:	ldr	r3, [r0, #24]
   38a08:	str	r2, [sl, #4]
   38a0c:	str	sl, [fp, #-128]	; 0xffffff80
   38a10:	ldr	r2, [sp, #52]	; 0x34
   38a14:	ldr	r0, [sl]
   38a18:	str	r0, [fp, #-124]	; 0xffffff84
   38a1c:	ldr	r0, [sl, #44]	; 0x2c
   38a20:	str	r1, [fp, #-112]	; 0xffffff90
   38a24:	mov	r1, #0
   38a28:	str	r1, [fp, #-60]	; 0xffffffc4
   38a2c:	str	r1, [fp, #-120]	; 0xffffff88
   38a30:	str	r0, [fp, #-116]	; 0xffffff8c
   38a34:	vst1.32	{d16-d17}, [r2]!
   38a38:	cmp	r0, #0
   38a3c:	str	r1, [r2]
   38a40:	add	r2, sp, #168	; 0xa8
   38a44:	str	r2, [fp, #-80]	; 0xffffffb0
   38a48:	str	r2, [fp, #-84]	; 0xffffffac
   38a4c:	mov	r2, #256	; 0x100
   38a50:	strh	r2, [fp, #-64]	; 0xffffffc0
   38a54:	movw	r2, #51712	; 0xca00
   38a58:	movt	r2, #15258	; 0x3b9a
   38a5c:	str	r2, [fp, #-68]	; 0xffffffbc
   38a60:	mov	r2, #100	; 0x64
   38a64:	str	r2, [fp, #-72]	; 0xffffffb8
   38a68:	str	r1, [fp, #-76]	; 0xffffffb4
   38a6c:	str	r1, [fp, #-88]	; 0xffffffa8
   38a70:	beq	3b7a0 <fputs@plt+0x2a3b8>
   38a74:	mov	r8, #1
   38a78:	mov	r1, #0
   38a7c:	str	r3, [sp, #100]	; 0x64
   38a80:	mov	r7, #0
   38a84:	add	r4, r8, r0, lsr #3
   38a88:	mov	r0, r4
   38a8c:	bl	1438c <fputs@plt+0x2fa4>
   38a90:	cmp	r0, #0
   38a94:	beq	3b338 <fputs@plt+0x29f50>
   38a98:	mov	r1, #0
   38a9c:	mov	r2, r4
   38aa0:	mov	r5, r0
   38aa4:	bl	1119c <memset@plt>
   38aa8:	str	r5, [fp, #-120]	; 0xffffff88
   38aac:	ldr	r0, [sl, #32]
   38ab0:	bl	2b000 <fputs@plt+0x19c18>
   38ab4:	cmp	r0, #0
   38ab8:	str	r0, [fp, #-60]	; 0xffffffc4
   38abc:	beq	3b798 <fputs@plt+0x2a3b0>
   38ac0:	movw	r8, #17320	; 0x43a8
   38ac4:	ldr	r0, [sl, #32]
   38ac8:	movt	r8, #10
   38acc:	ldr	r1, [r8]
   38ad0:	udiv	r0, r1, r0
   38ad4:	ldr	r1, [fp, #-116]	; 0xffffff8c
   38ad8:	add	r0, r0, #1
   38adc:	cmp	r0, r1
   38ae0:	bhi	38afc <fputs@plt+0x27714>
   38ae4:	ldr	r1, [fp, #-120]	; 0xffffff88
   38ae8:	and	r3, r0, #7
   38aec:	mov	r5, #1
   38af0:	ldrb	r2, [r1, r0, lsr #3]
   38af4:	orr	r2, r2, r5, lsl r3
   38af8:	strb	r2, [r1, r0, lsr #3]
   38afc:	movw	r0, #3
   38b00:	movt	r0, #9
   38b04:	str	r0, [fp, #-100]	; 0xffffff9c
   38b08:	ldr	r0, [sl, #12]
   38b0c:	ldr	r0, [r0, #56]	; 0x38
   38b10:	ldr	r1, [r0, #32]
   38b14:	ldr	r0, [r0, #36]	; 0x24
   38b18:	rev	r2, r1
   38b1c:	rev	r3, r0
   38b20:	sub	r0, fp, #128	; 0x80
   38b24:	mov	r1, #1
   38b28:	bl	47b9c <fputs@plt+0x367b4>
   38b2c:	mov	r0, #0
   38b30:	ldr	r4, [sp, #100]	; 0x64
   38b34:	cmp	r6, #1
   38b38:	str	r0, [fp, #-100]	; 0xffffff9c
   38b3c:	ldr	r1, [sl, #4]
   38b40:	ldr	r0, [r1, #24]
   38b44:	bic	r0, r0, #268435456	; 0x10000000
   38b48:	str	r0, [r1, #24]
   38b4c:	ldr	r0, [fp, #-112]	; 0xffffff90
   38b50:	blt	38bcc <fputs@plt+0x277e4>
   38b54:	cmp	r0, #0
   38b58:	beq	38bcc <fputs@plt+0x277e4>
   38b5c:	mov	r5, #0
   38b60:	ldr	r1, [r9, r5, lsl #2]
   38b64:	cmp	r1, #0
   38b68:	beq	38bb4 <fputs@plt+0x277cc>
   38b6c:	cmp	r1, #2
   38b70:	blt	38b94 <fputs@plt+0x277ac>
   38b74:	ldrb	r0, [sl, #17]
   38b78:	cmp	r0, #0
   38b7c:	beq	38b94 <fputs@plt+0x277ac>
   38b80:	sub	r0, fp, #128	; 0x80
   38b84:	mov	r2, #1
   38b88:	mov	r3, #0
   38b8c:	bl	47dc8 <fputs@plt+0x369e0>
   38b90:	ldr	r1, [r9, r5, lsl #2]
   38b94:	mvn	r0, #-2147483648	; 0x80000000
   38b98:	mvn	r2, #0
   38b9c:	str	r2, [sp]
   38ba0:	str	r0, [sp, #4]
   38ba4:	sub	r0, fp, #128	; 0x80
   38ba8:	sub	r2, fp, #160	; 0xa0
   38bac:	bl	47e6c <fputs@plt+0x36a84>
   38bb0:	ldr	r0, [fp, #-112]	; 0xffffff90
   38bb4:	add	r5, r5, #1
   38bb8:	cmp	r5, r6
   38bbc:	bge	38bc8 <fputs@plt+0x277e0>
   38bc0:	cmp	r0, #0
   38bc4:	bne	38b60 <fputs@plt+0x27778>
   38bc8:	ldr	r1, [sl, #4]
   38bcc:	str	r4, [r1, #24]
   38bd0:	cmp	r0, #0
   38bd4:	ldrne	r0, [fp, #-116]	; 0xffffff8c
   38bd8:	cmpne	r0, #0
   38bdc:	beq	3b7a0 <fputs@plt+0x2a3b8>
   38be0:	mvn	r6, #0
   38be4:	ldr	r2, [fp, #-120]	; 0xffffff88
   38be8:	add	r5, r6, #2
   38bec:	mov	r1, #1
   38bf0:	and	r0, r5, #7
   38bf4:	ldrb	r2, [r2, r5, lsr #3]
   38bf8:	tst	r2, r1, lsl r0
   38bfc:	bne	38c8c <fputs@plt+0x278a4>
   38c00:	mov	r2, #0
   38c04:	cmp	r5, #2
   38c08:	bcc	38c4c <fputs@plt+0x27864>
   38c0c:	ldr	r3, [sl, #36]	; 0x24
   38c10:	movw	r4, #52429	; 0xcccd
   38c14:	ldr	ip, [sl, #32]
   38c18:	ldr	r7, [r8]
   38c1c:	movt	r4, #52428	; 0xcccc
   38c20:	umull	r3, r4, r3, r4
   38c24:	mov	r3, #1
   38c28:	udiv	r7, r7, ip
   38c2c:	add	r3, r3, r4, lsr #2
   38c30:	udiv	r4, r6, r3
   38c34:	mul	r2, r4, r3
   38c38:	add	lr, r2, #1
   38c3c:	mov	r2, #2
   38c40:	cmp	lr, r7
   38c44:	movweq	r2, #3
   38c48:	mla	r2, r4, r3, r2
   38c4c:	cmp	r5, r2
   38c50:	bne	38c60 <fputs@plt+0x27878>
   38c54:	ldrb	r2, [sl, #17]
   38c58:	cmp	r2, #0
   38c5c:	bne	38d00 <fputs@plt+0x27918>
   38c60:	lsl	r4, r1, r0
   38c64:	movw	r1, #19
   38c68:	sub	r0, fp, #128	; 0x80
   38c6c:	mov	r2, r5
   38c70:	lsr	r7, r5, #3
   38c74:	movt	r1, #9
   38c78:	bl	4871c <fputs@plt+0x37334>
   38c7c:	ldr	r0, [fp, #-120]	; 0xffffff88
   38c80:	ldrb	r0, [r0, r7]
   38c84:	tst	r4, r0
   38c88:	beq	38d00 <fputs@plt+0x27918>
   38c8c:	mov	r0, #0
   38c90:	cmp	r5, #2
   38c94:	bcc	38cd8 <fputs@plt+0x278f0>
   38c98:	ldr	r1, [sl, #36]	; 0x24
   38c9c:	movw	r2, #52429	; 0xcccd
   38ca0:	ldr	r0, [sl, #32]
   38ca4:	ldr	r7, [r8]
   38ca8:	movt	r2, #52428	; 0xcccc
   38cac:	umull	r1, r2, r1, r2
   38cb0:	mov	r1, #1
   38cb4:	udiv	r0, r7, r0
   38cb8:	mov	r7, #2
   38cbc:	add	r1, r1, r2, lsr #2
   38cc0:	udiv	r2, r6, r1
   38cc4:	mul	r3, r2, r1
   38cc8:	add	r3, r3, #1
   38ccc:	cmp	r3, r0
   38cd0:	movweq	r7, #3
   38cd4:	mla	r0, r2, r1, r7
   38cd8:	cmp	r5, r0
   38cdc:	bne	38d00 <fputs@plt+0x27918>
   38ce0:	ldrb	r0, [sl, #17]
   38ce4:	cmp	r0, #0
   38ce8:	beq	38d00 <fputs@plt+0x27918>
   38cec:	movw	r1, #41	; 0x29
   38cf0:	sub	r0, fp, #128	; 0x80
   38cf4:	mov	r2, r5
   38cf8:	movt	r1, #9
   38cfc:	bl	4871c <fputs@plt+0x37334>
   38d00:	ldr	r1, [fp, #-116]	; 0xffffff8c
   38d04:	add	r0, r6, #3
   38d08:	cmp	r0, r1
   38d0c:	bhi	3b7a0 <fputs@plt+0x2a3b8>
   38d10:	ldr	r0, [fp, #-112]	; 0xffffff90
   38d14:	add	r6, r6, #1
   38d18:	cmp	r0, #0
   38d1c:	bne	38be4 <fputs@plt+0x277fc>
   38d20:	b	3b7a0 <fputs@plt+0x2a3b8>
   38d24:	mov	r1, sl
   38d28:	mov	sl, r5
   38d2c:	ldr	r0, [r1, #4]
   38d30:	mov	r7, r1
   38d34:	ldr	r5, [r1, #8]
   38d38:	ldr	r1, [sp, #156]	; 0x9c
   38d3c:	add	r0, r0, r0, lsl #2
   38d40:	add	r4, r1, r0, lsl #3
   38d44:	mov	r6, r4
   38d48:	ldrb	r0, [r6, #8]!
   38d4c:	tst	r0, #32
   38d50:	bne	38d68 <fputs@plt+0x27980>
   38d54:	mov	r0, r4
   38d58:	bl	40418 <fputs@plt+0x2f030>
   38d5c:	ldrb	r0, [r6]
   38d60:	tst	r0, #32
   38d64:	beq	3debc <fputs@plt+0x2cad4>
   38d68:	ldr	r1, [sp, #156]	; 0x9c
   38d6c:	add	r0, r5, r5, lsl #2
   38d70:	ldr	r2, [r1, r0, lsl #3]!
   38d74:	ldr	r0, [r4]
   38d78:	ldr	r3, [r1, #4]
   38d7c:	bl	40508 <fputs@plt+0x2f120>
   38d80:	mov	r5, sl
   38d84:	b	3cdd4 <fputs@plt+0x2b9ec>
   38d88:	ldr	r0, [sp, #108]	; 0x6c
   38d8c:	ldr	r1, [sl, #8]
   38d90:	str	r5, [sp, #148]	; 0x94
   38d94:	ldr	r7, [sp, #152]	; 0x98
   38d98:	movw	r2, #9312	; 0x2460
   38d9c:	ldr	r0, [r0]
   38da0:	add	r1, r1, r1, lsl #2
   38da4:	add	r5, r0, r1, lsl #3
   38da8:	mov	r0, r5
   38dac:	ldrh	r1, [r0, #8]!
   38db0:	tst	r1, r2
   38db4:	beq	3a7c4 <fputs@plt+0x293dc>
   38db8:	mov	r0, r5
   38dbc:	bl	406f0 <fputs@plt+0x2f308>
   38dc0:	b	3a7cc <fputs@plt+0x293e4>
   38dc4:	ldr	r1, [sp, #116]	; 0x74
   38dc8:	ldr	r0, [sl, #4]
   38dcc:	str	r5, [sp, #148]	; 0x94
   38dd0:	ldr	r8, [sl, #12]
   38dd4:	ldr	r7, [sl, #16]
   38dd8:	ldr	r9, [sp, #120]	; 0x78
   38ddc:	ldr	r1, [r1]
   38de0:	ldr	r0, [r1, r0, lsl #2]
   38de4:	ldr	r6, [r0, #16]
   38de8:	ldr	r5, [r0, #24]
   38dec:	ldr	r4, [r6, #32]
   38df0:	cmp	r4, #0
   38df4:	bne	38e20 <fputs@plt+0x27a38>
   38df8:	add	r3, sp, #168	; 0xa8
   38dfc:	mov	r0, r5
   38e00:	mov	r1, #0
   38e04:	mov	r2, #0
   38e08:	bl	3f46c <fputs@plt+0x2e084>
   38e0c:	cmp	r0, #0
   38e10:	str	r0, [r6, #32]
   38e14:	beq	3df58 <fputs@plt+0x2cb70>
   38e18:	mov	r4, r0
   38e1c:	strh	r7, [r0, #8]
   38e20:	ldrb	r0, [r6, #56]	; 0x38
   38e24:	cmp	r0, #0
   38e28:	beq	3aa48 <fputs@plt+0x29660>
   38e2c:	ldr	r0, [r6, #20]
   38e30:	ldr	r1, [r0, #8]
   38e34:	ldr	r0, [r0, #12]
   38e38:	ldr	r1, [r1, #4]
   38e3c:	rsb	r1, r1, r1, lsl #3
   38e40:	add	r1, r0, r1, lsl #3
   38e44:	ldr	r2, [r1, #32]
   38e48:	add	r0, r1, #20
   38e4c:	b	3aa50 <fputs@plt+0x29668>
   38e50:	ldr	r0, [sl, #4]
   38e54:	ldr	r2, [r8, #16]
   38e58:	ldr	r1, [sl, #16]
   38e5c:	add	r0, r2, r0, lsl #4
   38e60:	mov	r2, #0
   38e64:	ldr	r0, [r0, #12]
   38e68:	add	r0, r0, #40	; 0x28
   38e6c:	bl	474b0 <fputs@plt+0x360c8>
   38e70:	cmp	r0, #0
   38e74:	beq	3d044 <fputs@plt+0x2bc5c>
   38e78:	mov	r4, r0
   38e7c:	ldr	r0, [r0, #20]
   38e80:	ldr	r1, [r4, #24]
   38e84:	cmp	r0, r1
   38e88:	bne	3c3f4 <fputs@plt+0x2b00c>
   38e8c:	ldr	r1, [r4, #4]
   38e90:	add	r0, r0, #8
   38e94:	add	r2, sp, #168	; 0xa8
   38e98:	bl	46f94 <fputs@plt+0x35bac>
   38e9c:	cmp	r0, #0
   38ea0:	beq	3c3d0 <fputs@plt+0x2afe8>
   38ea4:	ldr	r0, [r0, #8]
   38ea8:	b	3c3d4 <fputs@plt+0x2afec>
   38eac:	ldr	r0, [r8, #316]	; 0x13c
   38eb0:	ldr	r4, [sl, #16]
   38eb4:	str	sl, [sp, #160]	; 0xa0
   38eb8:	cmp	r0, #1
   38ebc:	blt	38ecc <fputs@plt+0x27ae4>
   38ec0:	ldr	r1, [r8, #340]	; 0x154
   38ec4:	cmp	r1, #0
   38ec8:	beq	3b344 <fputs@plt+0x29f5c>
   38ecc:	ldr	r7, [sp, #152]	; 0x98
   38ed0:	cmp	r4, #0
   38ed4:	beq	3cb54 <fputs@plt+0x2b76c>
   38ed8:	ldr	r1, [r4, #8]
   38edc:	mov	sl, #0
   38ee0:	ldr	r9, [r1]
   38ee4:	ldr	r1, [r9, #56]	; 0x38
   38ee8:	cmp	r1, #0
   38eec:	beq	3c0c4 <fputs@plt+0x2acdc>
   38ef0:	cmp	r0, #1
   38ef4:	blt	38f14 <fputs@plt+0x27b2c>
   38ef8:	ldr	r1, [r8, #340]	; 0x154
   38efc:	ldr	r2, [r1]
   38f00:	cmp	r2, r4
   38f04:	beq	3c0b4 <fputs@plt+0x2accc>
   38f08:	add	r1, r1, #4
   38f0c:	subs	r0, r0, #1
   38f10:	bne	38efc <fputs@plt+0x27b14>
   38f14:	mov	r0, r8
   38f18:	bl	48de0 <fputs@plt+0x379f8>
   38f1c:	mov	sl, r0
   38f20:	cmp	r0, #0
   38f24:	bne	3c0b8 <fputs@plt+0x2acd0>
   38f28:	ldr	r0, [r4, #8]
   38f2c:	ldr	r1, [r9, #56]	; 0x38
   38f30:	blx	r1
   38f34:	mov	sl, r0
   38f38:	cmp	r0, #0
   38f3c:	bne	3c0c4 <fputs@plt+0x2acdc>
   38f40:	ldr	r0, [r8, #316]	; 0x13c
   38f44:	ldr	r1, [r8, #340]	; 0x154
   38f48:	ldr	r2, [r8, #432]	; 0x1b0
   38f4c:	ldr	r3, [r8, #436]	; 0x1b4
   38f50:	mov	sl, #0
   38f54:	add	r7, r0, #1
   38f58:	str	r7, [r8, #316]	; 0x13c
   38f5c:	str	r4, [r1, r0, lsl #2]
   38f60:	ldr	r0, [r4, #12]
   38f64:	add	r0, r0, #1
   38f68:	str	r0, [r4, #12]
   38f6c:	adds	r0, r2, r3
   38f70:	beq	3c0c4 <fputs@plt+0x2acdc>
   38f74:	sub	r2, r0, #1
   38f78:	mov	r0, r8
   38f7c:	mov	r1, #0
   38f80:	bl	336d8 <fputs@plt+0x222f0>
   38f84:	mov	sl, r0
   38f88:	b	3c0c4 <fputs@plt+0x2acdc>
   38f8c:	ldr	r0, [sl, #4]
   38f90:	ldr	r2, [sp, #156]	; 0x9c
   38f94:	ldr	r1, [sl, #16]
   38f98:	mov	r8, r5
   38f9c:	ldr	r7, [sp, #152]	; 0x98
   38fa0:	str	sl, [sp, #160]	; 0xa0
   38fa4:	add	r0, r0, r0, lsl #2
   38fa8:	ldr	r4, [r1, #8]
   38fac:	add	r5, r2, r0, lsl #3
   38fb0:	ldrb	r0, [r5, #8]
   38fb4:	tst	r0, #2
   38fb8:	beq	38fdc <fputs@plt+0x27bf4>
   38fbc:	ldrb	r0, [r5, #10]
   38fc0:	cmp	r0, #1
   38fc4:	beq	38fdc <fputs@plt+0x27bf4>
   38fc8:	mov	r0, r5
   38fcc:	mov	r1, #1
   38fd0:	bl	33cf8 <fputs@plt+0x22910>
   38fd4:	cmp	r0, #0
   38fd8:	bne	3d9a8 <fputs@plt+0x2c5c0>
   38fdc:	ldr	r0, [r4]
   38fe0:	ldr	r1, [r5, #16]
   38fe4:	ldr	r2, [r0, #76]	; 0x4c
   38fe8:	mov	r0, r4
   38fec:	blx	r2
   38ff0:	mov	sl, r0
   38ff4:	mov	r0, r6
   38ff8:	mov	r1, r4
   38ffc:	bl	3360c <fputs@plt+0x22224>
   39000:	ldrb	r0, [r6, #87]	; 0x57
   39004:	cmp	sl, #0
   39008:	and	r0, r0, #254	; 0xfe
   3900c:	strb	r0, [r6, #87]	; 0x57
   39010:	mov	r0, #0
   39014:	str	r0, [sp, #128]	; 0x80
   39018:	bne	3d9ac <fputs@plt+0x2c5c4>
   3901c:	ldr	r7, [sp, #160]	; 0xa0
   39020:	b	3b8e0 <fputs@plt+0x2a4f8>
   39024:	ldr	r0, [sl, #4]
   39028:	cmp	r0, #0
   3902c:	beq	3a980 <fputs@plt+0x29598>
   39030:	ldrb	r0, [r6, #87]	; 0x57
   39034:	orr	r0, r0, #1
   39038:	strb	r0, [r6, #87]	; 0x57
   3903c:	b	3d044 <fputs@plt+0x2bc5c>
   39040:	ldr	r0, [sl, #4]
   39044:	ldr	r1, [sp, #156]	; 0x9c
   39048:	ldr	r4, [sl, #12]
   3904c:	str	sl, [sp, #160]	; 0xa0
   39050:	ldr	r8, [sl, #16]
   39054:	str	r5, [sp, #148]	; 0x94
   39058:	add	r0, r0, r0, lsl #2
   3905c:	add	sl, r1, r0, lsl #3
   39060:	mov	r5, sl
   39064:	ldrb	r0, [r5, #8]!
   39068:	tst	r0, #32
   3906c:	bne	39084 <fputs@plt+0x27c9c>
   39070:	mov	r0, sl
   39074:	bl	40418 <fputs@plt+0x2f030>
   39078:	ldrb	r0, [r5]
   3907c:	tst	r0, #32
   39080:	beq	3d85c <fputs@plt+0x2c474>
   39084:	ldr	r1, [sp, #156]	; 0x9c
   39088:	add	r0, r4, r4, lsl #2
   3908c:	cmp	r8, #0
   39090:	add	ip, r1, r0, lsl #3
   39094:	beq	3c5e0 <fputs@plt+0x2b1f8>
   39098:	ldr	r6, [sl]
   3909c:	ldrd	r4, [ip]
   390a0:	ldr	r0, [r6, #28]
   390a4:	cmp	r0, r8
   390a8:	beq	3c570 <fputs@plt+0x2b188>
   390ac:	ldr	r9, [r6, #8]
   390b0:	cmp	r9, #0
   390b4:	beq	3c56c <fputs@plt+0x2b184>
   390b8:	ldrb	r0, [r6, #26]
   390bc:	add	r7, r6, #20
   390c0:	str	ip, [sp, #112]	; 0x70
   390c4:	tst	r0, #1
   390c8:	bne	390d8 <fputs@plt+0x27cf0>
   390cc:	mov	r0, r9
   390d0:	bl	488e0 <fputs@plt+0x374f8>
   390d4:	mov	r9, r0
   390d8:	ldr	r0, [r7]
   390dc:	cmp	r0, #0
   390e0:	beq	3c514 <fputs@plt+0x2b12c>
   390e4:	mov	r7, r0
   390e8:	ldr	r0, [r0, #12]
   390ec:	cmp	r0, #0
   390f0:	beq	3c544 <fputs@plt+0x2b15c>
   390f4:	add	r1, sp, #168	; 0xa8
   390f8:	sub	r2, fp, #128	; 0x80
   390fc:	bl	48ab4 <fputs@plt+0x376cc>
   39100:	mov	r0, #0
   39104:	mov	r1, r9
   39108:	str	r0, [r7, #12]
   3910c:	ldr	r0, [sp, #168]	; 0xa8
   39110:	bl	48980 <fputs@plt+0x37598>
   39114:	mov	r9, r0
   39118:	ldr	r0, [r7, #8]
   3911c:	cmp	r0, #0
   39120:	bne	390e4 <fputs@plt+0x27cfc>
   39124:	add	r0, r7, #8
   39128:	str	r0, [sp, #104]	; 0x68
   3912c:	b	3c518 <fputs@plt+0x2b130>
   39130:	ldr	r0, [sp, #108]	; 0x6c
   39134:	ldr	r1, [sl, #8]
   39138:	movw	r3, #9312	; 0x2460
   3913c:	ldr	r0, [r0]
   39140:	add	r1, r1, r1, lsl #2
   39144:	add	r0, r0, r1, lsl #3
   39148:	mov	r1, r0
   3914c:	ldrh	r2, [r1, #8]!
   39150:	tst	r2, r3
   39154:	beq	3a9a0 <fputs@plt+0x295b8>
   39158:	bl	406f0 <fputs@plt+0x2f308>
   3915c:	b	3a9a8 <fputs@plt+0x295c0>
   39160:	ldr	r0, [sl, #4]
   39164:	ldr	r1, [sp, #156]	; 0x9c
   39168:	add	r0, r0, r0, lsl #2
   3916c:	ldr	r0, [r1, r0, lsl #3]!
   39170:	ldr	r2, [r1, #4]
   39174:	subs	r0, r0, #1
   39178:	sbc	r2, r2, #0
   3917c:	str	r0, [r1]
   39180:	str	r2, [r1, #4]
   39184:	b	392c0 <fputs@plt+0x27ed8>
   39188:	asr	r9, r4, #31
   3918c:	ldrb	r1, [sl, #3]
   39190:	add	r0, r0, r0, lsl #2
   39194:	tst	r1, #1
   39198:	beq	391a8 <fputs@plt+0x27dc0>
   3919c:	ldr	r2, [r6, #92]	; 0x5c
   391a0:	add	r2, r2, #1
   391a4:	str	r2, [r6, #92]	; 0x5c
   391a8:	ldr	r2, [sp, #156]	; 0x9c
   391ac:	tst	r1, #2
   391b0:	str	r3, [sp, #148]	; 0x94
   391b4:	add	r0, r2, r0, lsl #3
   391b8:	beq	391cc <fputs@plt+0x27de4>
   391bc:	ldr	r2, [sp, #120]	; 0x78
   391c0:	stm	r2, {r4, r9}
   391c4:	str	r4, [sp, #144]	; 0x90
   391c8:	str	r9, [sp, #140]	; 0x8c
   391cc:	ldrh	r6, [r0, #8]
   391d0:	mov	r3, #0
   391d4:	str	sl, [sp, #160]	; 0xa0
   391d8:	tst	r6, #1
   391dc:	movne	r2, #0
   391e0:	strne	r2, [r0, #12]
   391e4:	strne	r2, [r0, #16]
   391e8:	tst	r1, #16
   391ec:	mov	r2, #0
   391f0:	ldrne	r3, [r5, #28]
   391f4:	tst	r6, #16384	; 0x4000
   391f8:	ldr	r6, [r0, #12]
   391fc:	ldr	r7, [r0, #16]
   39200:	ldrne	r2, [r0]
   39204:	ldr	r0, [r5, #16]
   39208:	str	r3, [sp, #16]
   3920c:	ubfx	r1, r1, #3, #1
   39210:	mov	r3, r9
   39214:	str	r6, [sp, #4]
   39218:	str	r7, [sp]
   3921c:	mov	r6, #0
   39220:	str	r1, [sp, #12]
   39224:	str	r2, [sp, #8]
   39228:	mov	r1, #0
   3922c:	mov	r2, r4
   39230:	bl	3f69c <fputs@plt+0x2e2b4>
   39234:	mov	sl, r0
   39238:	mov	r0, #0
   3923c:	str	r6, [r5, #56]	; 0x38
   39240:	strb	r6, [r5, #3]
   39244:	cmp	sl, #0
   39248:	str	r0, [sp, #128]	; 0x80
   3924c:	bne	3dd9c <fputs@plt+0x2c9b4>
   39250:	ldr	r6, [r8, #216]	; 0xd8
   39254:	cmp	r6, #0
   39258:	beq	3cdcc <fputs@plt+0x2b9e4>
   3925c:	ldr	r7, [sp, #160]	; 0xa0
   39260:	ldr	r3, [r7, #16]
   39264:	cmp	r3, #0
   39268:	beq	39294 <fputs@plt+0x27eac>
   3926c:	ldrsb	r1, [r5, #1]
   39270:	ldr	r2, [r8, #16]
   39274:	ldrb	r5, [r7, #3]
   39278:	ldr	r0, [r8, #212]	; 0xd4
   3927c:	ldr	r2, [r2, r1, lsl #4]
   39280:	tst	r5, #4
   39284:	mov	r1, #23
   39288:	stm	sp, {r4, r9}
   3928c:	movweq	r1, #18
   39290:	blx	r6
   39294:	ldr	r5, [sp, #148]	; 0x94
   39298:	b	3cdd4 <fputs@plt+0x2b9ec>
   3929c:	ldr	r0, [sl, #4]
   392a0:	ldr	r1, [sp, #156]	; 0x9c
   392a4:	add	r0, r0, r0, lsl #2
   392a8:	ldr	r0, [r1, r0, lsl #3]!
   392ac:	adds	r2, r0, #1
   392b0:	str	r2, [r1]
   392b4:	ldr	r2, [r1, #4]
   392b8:	adc	r3, r2, #0
   392bc:	str	r3, [r1, #4]
   392c0:	orrs	r0, r0, r2
   392c4:	ldr	r7, [sp, #152]	; 0x98
   392c8:	bne	3d044 <fputs@plt+0x2bc5c>
   392cc:	b	3d02c <fputs@plt+0x2bc44>
   392d0:	ldr	r0, [sp, #108]	; 0x6c
   392d4:	ldr	r1, [sl, #8]
   392d8:	movw	r3, #9312	; 0x2460
   392dc:	ldr	r0, [r0]
   392e0:	add	r1, r1, r1, lsl #2
   392e4:	add	r0, r0, r1, lsl #3
   392e8:	mov	r1, r0
   392ec:	ldrh	r2, [r1, #8]!
   392f0:	tst	r2, r3
   392f4:	beq	3a9e0 <fputs@plt+0x295f8>
   392f8:	bl	406f0 <fputs@plt+0x2f308>
   392fc:	b	3a9e8 <fputs@plt+0x29600>
   39300:	ldr	r2, [sp, #156]	; 0x9c
   39304:	add	r1, r1, r1, lsl #2
   39308:	mov	r5, r9
   3930c:	str	r0, [r2, r1, lsl #3]!
   39310:	mov	r0, #0
   39314:	str	r0, [r2, #4]
   39318:	ldrh	r0, [r2, #8]
   3931c:	and	r0, r0, #15872	; 0x3e00
   39320:	orr	r0, r0, #4
   39324:	strh	r0, [r2, #8]
   39328:	b	3d048 <fputs@plt+0x2bc60>
   3932c:	ldr	r1, [sl, #12]
   39330:	ldr	r7, [sp, #152]	; 0x98
   39334:	cmp	r1, #0
   39338:	bne	3d02c <fputs@plt+0x2bc44>
   3933c:	b	3d044 <fputs@plt+0x2bc5c>
   39340:	mov	r9, r7
   39344:	ldrb	r7, [sl, #3]
   39348:	ldr	r2, [r5, #12]
   3934c:	ldr	r3, [sl, #12]
   39350:	ldr	r1, [r5, #16]
   39354:	ldr	r0, [r4, #16]
   39358:	movw	r6, #38315	; 0x95ab
   3935c:	mov	r5, #0
   39360:	movt	r6, #8
   39364:	tst	r7, #16
   39368:	mov	r7, #0
   3936c:	ldrne	r7, [r4, #28]
   39370:	str	r3, [sp, #12]
   39374:	asr	r3, r2, #31
   39378:	str	r6, [sp]
   3937c:	str	r5, [sp, #4]
   39380:	str	r5, [sp, #8]
   39384:	str	r7, [sp, #16]
   39388:	bl	3f69c <fputs@plt+0x2e2b4>
   3938c:	ldr	r6, [sp, #132]	; 0x84
   39390:	str	r5, [r4, #56]	; 0x38
   39394:	mov	sl, r0
   39398:	mov	r5, r9
   3939c:	b	3d4e8 <fputs@plt+0x2c100>
   393a0:	ldr	r2, [sl, #16]
   393a4:	mov	r4, #0
   393a8:	mov	r0, #0
   393ac:	ldr	r1, [sl, #4]
   393b0:	str	r0, [sp]
   393b4:	ldr	r0, [sp, #132]	; 0x84
   393b8:	bl	3e834 <fputs@plt+0x2d44c>
   393bc:	cmp	r0, #0
   393c0:	beq	3d948 <fputs@plt+0x2c560>
   393c4:	mov	r7, r0
   393c8:	mov	r0, #1
   393cc:	mov	r1, r5
   393d0:	mov	r2, r8
   393d4:	mov	r3, r4
   393d8:	strb	r0, [r7, #2]
   393dc:	str	r5, [r7, #8]
   393e0:	ldrb	r0, [r7, #5]
   393e4:	orr	r0, r0, #4
   393e8:	strb	r0, [r7, #5]
   393ec:	ldr	r0, [r7, #16]
   393f0:	str	r0, [sp]
   393f4:	mov	r0, r6
   393f8:	bl	3e954 <fputs@plt+0x2d56c>
   393fc:	str	r4, [r7, #24]
   39400:	ldr	r6, [sp, #132]	; 0x84
   39404:	ldr	r8, [sp, #124]	; 0x7c
   39408:	ldr	r5, [sp, #148]	; 0x94
   3940c:	ldrb	r1, [sl, #1]
   39410:	subs	r1, r1, #250	; 0xfa
   39414:	movwne	r1, #1
   39418:	strb	r1, [r7, #4]
   3941c:	ldrb	r2, [sl, #3]
   39420:	ldr	r1, [r7, #16]
   39424:	and	r2, r2, #3
   39428:	strb	r2, [r1, #67]	; 0x43
   3942c:	mov	r1, #0
   39430:	cmp	r0, #0
   39434:	str	r1, [sp, #128]	; 0x80
   39438:	mov	r7, sl
   3943c:	beq	3d048 <fputs@plt+0x2bc60>
   39440:	b	3d8c0 <fputs@plt+0x2c4d8>
   39444:	and	r0, r1, #15872	; 0x3e00
   39448:	orr	r0, r0, #4
   3944c:	strh	r0, [r4]
   39450:	b	3d044 <fputs@plt+0x2bc5c>
   39454:	ldr	r6, [r4, #16]
   39458:	ldr	r0, [r8, #92]	; 0x5c
   3945c:	ldr	r1, [r4, #20]
   39460:	ldr	r9, [sp, #120]	; 0x78
   39464:	subs	r2, r0, r6
   39468:	rscs	r0, r1, r0, asr #31
   3946c:	blt	3d96c <fputs@plt+0x2c584>
   39470:	ldr	r1, [sp, #156]	; 0x9c
   39474:	add	r0, r5, r5, lsl #2
   39478:	cmp	r6, #32
   3947c:	add	r5, r1, r0, lsl #3
   39480:	mov	r1, r6
   39484:	movls	r1, #32
   39488:	ldr	r0, [r5, #24]
   3948c:	cmp	r0, r1
   39490:	bge	394b4 <fputs@plt+0x280cc>
   39494:	mov	r0, r5
   39498:	mov	r2, #0
   3949c:	bl	33964 <fputs@plt+0x2257c>
   394a0:	cmp	r0, #0
   394a4:	bne	3db04 <fputs@plt+0x2c71c>
   394a8:	ldr	r3, [r5, #16]
   394ac:	ldrh	r0, [r5, #8]
   394b0:	b	394c8 <fputs@plt+0x280e0>
   394b4:	ldr	r3, [r5, #20]
   394b8:	str	r3, [r5, #16]
   394bc:	ldrh	r0, [r5, #8]
   394c0:	and	r0, r0, #13
   394c4:	strh	r0, [r5, #8]
   394c8:	and	r0, r0, #15872	; 0x3e00
   394cc:	orr	r0, r0, #16
   394d0:	strh	r0, [r5, #8]
   394d4:	str	r6, [r5, #12]
   394d8:	ldrb	r0, [r7, #4]
   394dc:	cmp	r0, #0
   394e0:	beq	39694 <fputs@plt+0x282ac>
   394e4:	mov	r0, r4
   394e8:	mov	r1, #0
   394ec:	mov	r2, r6
   394f0:	bl	1dce4 <fputs@plt+0xc8fc>
   394f4:	b	396ac <fputs@plt+0x282c4>
   394f8:	mov	r1, #4
   394fc:	strh	r1, [r0]
   39500:	mov	r1, #0
   39504:	mov	r0, #0
   39508:	ldr	r7, [sp, #152]	; 0x98
   3950c:	cmp	r9, #122	; 0x7a
   39510:	mov	r2, #2
   39514:	str	sl, [sp, #160]	; 0xa0
   39518:	str	r1, [sp, #168]	; 0xa8
   3951c:	str	r0, [sp, #128]	; 0x80
   39520:	movweq	r2, #1
   39524:	ldr	r0, [sl, #4]
   39528:	ldr	r1, [r8, #16]
   3952c:	add	r0, r1, r0, lsl #4
   39530:	add	r1, sp, #168	; 0xa8
   39534:	ldr	r0, [r0, #4]
   39538:	bl	3eaa8 <fputs@plt+0x2d6c0>
   3953c:	cmp	r0, #0
   39540:	bne	3d97c <fputs@plt+0x2c594>
   39544:	ldr	r0, [sp, #168]	; 0xa8
   39548:	asr	r1, r0, #31
   3954c:	strd	r0, [r4]
   39550:	b	3cb5c <fputs@plt+0x2b774>
   39554:	str	r7, [sp, #152]	; 0x98
   39558:	ldr	r7, [sp, #160]	; 0xa0
   3955c:	ldr	r1, [sp, #156]	; 0x9c
   39560:	ldr	r0, [r7, #8]
   39564:	add	r0, r0, r0, lsl #2
   39568:	add	r0, r1, r0, lsl #3
   3956c:	ldrh	r1, [r0, #8]
   39570:	and	r1, r1, #15872	; 0x3e00
   39574:	orr	r1, r1, #1
   39578:	strh	r1, [r0, #8]
   3957c:	b	3cecc <fputs@plt+0x2bae4>
   39580:	mov	r1, #0
   39584:	cmn	r0, #1
   39588:	b	395a0 <fputs@plt+0x281b8>
   3958c:	clz	r0, r0
   39590:	lsr	r0, r0, #5
   39594:	b	395c0 <fputs@plt+0x281d8>
   39598:	mov	r1, #0
   3959c:	cmp	r0, #0
   395a0:	movwgt	r1, #1
   395a4:	b	395b4 <fputs@plt+0x281cc>
   395a8:	cmp	r0, #1
   395ac:	mov	r1, #0
   395b0:	movwlt	r1, #1
   395b4:	mov	r0, r1
   395b8:	b	395c0 <fputs@plt+0x281d8>
   395bc:	lsr	r0, r0, #31
   395c0:	ldr	r1, [sp, #112]	; 0x70
   395c4:	strh	r7, [r1]
   395c8:	strh	r4, [sl]
   395cc:	ldr	sl, [sp, #160]	; 0xa0
   395d0:	ldrb	r1, [sl, #3]
   395d4:	tst	r1, #32
   395d8:	beq	3aab4 <fputs@plt+0x296cc>
   395dc:	ldr	r1, [sl, #8]
   395e0:	ldr	r2, [sp, #156]	; 0x9c
   395e4:	add	r1, r1, r1, lsl #2
   395e8:	str	r0, [r2, r1, lsl #3]!
   395ec:	mov	r0, #0
   395f0:	ldr	r6, [sp, #132]	; 0x84
   395f4:	str	r0, [r2, #4]
   395f8:	ldrh	r0, [r2, #8]
   395fc:	and	r0, r0, #15872	; 0x3e00
   39600:	orr	r0, r0, #4
   39604:	strh	r0, [r2, #8]
   39608:	b	3afa4 <fputs@plt+0x29bbc>
   3960c:	mov	r1, #1
   39610:	strh	r1, [r0]
   39614:	b	3afa4 <fputs@plt+0x29bbc>
   39618:	ldrb	r1, [r5, #26]
   3961c:	b	39b58 <fputs@plt+0x28770>
   39620:	ldrb	r1, [r5, #26]
   39624:	ldr	r9, [sp, #120]	; 0x78
   39628:	b	39ca8 <fputs@plt+0x288c0>
   3962c:	str	r5, [sp, #148]	; 0x94
   39630:	ldr	r5, [r4, #16]
   39634:	mov	r0, r5
   39638:	bl	2ffbc <fputs@plt+0x1ebd4>
   3963c:	ldr	r2, [r5, #16]
   39640:	add	r0, sp, #168	; 0xa8
   39644:	mov	r6, #0
   39648:	mov	r1, #0
   3964c:	mov	r3, #1
   39650:	str	r8, [sp, #200]	; 0xc8
   39654:	str	r0, [sp]
   39658:	mov	r0, r5
   3965c:	strh	r6, [sp, #176]	; 0xb0
   39660:	str	r6, [sp, #192]	; 0xc0
   39664:	bl	3e610 <fputs@plt+0x2d228>
   39668:	cmp	r0, #0
   3966c:	beq	3b1b4 <fputs@plt+0x29dcc>
   39670:	mov	sl, r0
   39674:	b	3cd24 <fputs@plt+0x2b93c>
   39678:	ldrb	r0, [sp, #182]	; 0xb6
   3967c:	ldr	r7, [sp, #148]	; 0x94
   39680:	ldr	r6, [sp, #132]	; 0x84
   39684:	mov	r4, #1
   39688:	cmp	r0, #0
   3968c:	bne	3aec4 <fputs@plt+0x29adc>
   39690:	b	3af60 <fputs@plt+0x29b78>
   39694:	mov	r0, #0
   39698:	mov	r1, #0
   3969c:	mov	r2, r6
   396a0:	str	r0, [sp]
   396a4:	mov	r0, r4
   396a8:	bl	30024 <fputs@plt+0x1ec3c>
   396ac:	ldr	r1, [sp, #148]	; 0x94
   396b0:	ldr	r6, [sp, #132]	; 0x84
   396b4:	mov	sl, r0
   396b8:	cmp	r0, #0
   396bc:	bne	3d984 <fputs@plt+0x2c59c>
   396c0:	ldr	r7, [sp, #160]	; 0xa0
   396c4:	mov	r0, #1
   396c8:	strb	r0, [r5, #10]
   396cc:	mov	r0, #0
   396d0:	mov	r5, r1
   396d4:	b	39870 <fputs@plt+0x28488>
   396d8:	mov	sl, #0
   396dc:	ldr	r0, [sp, #160]	; 0xa0
   396e0:	ldr	r1, [sp, #156]	; 0x9c
   396e4:	ldr	r0, [r0, #8]
   396e8:	add	r0, r0, r0, lsl #2
   396ec:	add	r9, r1, r0, lsl #3
   396f0:	mov	r6, r9
   396f4:	ldrh	r0, [r6, #8]!
   396f8:	ands	r5, r0, #12
   396fc:	bne	39720 <fputs@plt+0x28338>
   39700:	tst	r0, #18
   39704:	beq	3971c <fputs@plt+0x28334>
   39708:	mov	r0, r9
   3970c:	bl	4075c <fputs@plt+0x2f374>
   39710:	mov	r5, r0
   39714:	ldrh	r0, [r6]
   39718:	b	39720 <fputs@plt+0x28338>
   3971c:	mov	r5, #0
   39720:	ldr	r1, [sp, #160]	; 0xa0
   39724:	ldr	r2, [sp, #156]	; 0x9c
   39728:	ldr	r1, [r1, #12]
   3972c:	add	r1, r1, r1, lsl #2
   39730:	add	r6, r2, r1, lsl #3
   39734:	ldrh	r1, [r4]
   39738:	orr	r0, r0, r1
   3973c:	tst	r0, #1
   39740:	bne	3b170 <fputs@plt+0x29d88>
   39744:	and	r0, sl, r5
   39748:	tst	r0, #4
   3974c:	beq	397c0 <fputs@plt+0x283d8>
   39750:	ldr	r0, [sp, #160]	; 0xa0
   39754:	ldr	r8, [r9]
   39758:	ldr	r1, [r9, #4]
   3975c:	ldrd	r2, [r7]
   39760:	ldrb	r4, [r0]
   39764:	sub	r4, r4, #89	; 0x59
   39768:	cmp	r4, #3
   3976c:	bhi	3afac <fputs@plt+0x29bc4>
   39770:	add	r0, pc, #0
   39774:	ldr	pc, [r0, r4, lsl #2]
   39778:	andeq	r9, r3, r8, lsl #15
   3977c:	andeq	sl, r3, r4, lsl #27
   39780:			; <UNDEFINED> instruction: 0x0003adb0
   39784:	andeq	sl, r3, ip, lsr #28
   39788:	cmp	r3, #0
   3978c:	bmi	3bf58 <fputs@plt+0x2ab70>
   39790:	subs	r0, r8, #1
   39794:	sbcs	r0, r1, #0
   39798:	blt	3bf9c <fputs@plt+0x2abb4>
   3979c:	mvn	r4, r8
   397a0:	mvn	r0, #-2147483648	; 0x80000000
   397a4:	sub	ip, r0, r1
   397a8:	mov	r0, #1
   397ac:	subs	r4, r4, r2
   397b0:	str	r0, [sp, #112]	; 0x70
   397b4:	sbcs	r0, ip, r3
   397b8:	blt	397c8 <fputs@plt+0x283e0>
   397bc:	b	3bf9c <fputs@plt+0x2abb4>
   397c0:	mov	r0, #0
   397c4:	str	r0, [sp, #112]	; 0x70
   397c8:	mov	r0, r7
   397cc:	bl	19dc8 <fputs@plt+0x89e0>
   397d0:	mov	r0, r9
   397d4:	vmov.f64	d9, d0
   397d8:	bl	19dc8 <fputs@plt+0x89e0>
   397dc:	ldr	r0, [sp, #160]	; 0xa0
   397e0:	vmov.f64	d8, d0
   397e4:	ldrb	r0, [r0]
   397e8:	sub	r0, r0, #89	; 0x59
   397ec:	cmp	r0, #3
   397f0:	bhi	3b094 <fputs@plt+0x29cac>
   397f4:	add	r1, pc, #0
   397f8:	ldr	pc, [r1, r0, lsl #2]
   397fc:	andeq	r9, r3, ip, lsl #16
   39800:	andeq	fp, r3, r4, ror #1
   39804:	andeq	fp, r3, ip, ror #1
   39808:	strdeq	fp, [r3], -r4
   3980c:	vadd.f64	d16, d9, d8
   39810:	b	3b104 <fputs@plt+0x29d1c>
   39814:	ldrd	r0, [r4, #16]
   39818:	mov	r2, #4
   3981c:	mov	r3, #0
   39820:	mov	r5, #1
   39824:	str	r0, [sp]
   39828:	mov	r0, r1
   3982c:	mov	r1, #1
   39830:	bl	3e954 <fputs@plt+0x2d56c>
   39834:	mov	sl, r0
   39838:	strb	r5, [r4, #4]
   3983c:	ldr	r6, [sp, #132]	; 0x84
   39840:	mov	r5, r7
   39844:	cmp	sl, #0
   39848:	bne	3d994 <fputs@plt+0x2c5ac>
   3984c:	ldr	r7, [sp, #160]	; 0xa0
   39850:	ldrb	r1, [r4, #5]
   39854:	ldrb	r0, [r7, #3]
   39858:	and	r1, r1, #251	; 0xfb
   3985c:	subs	r0, r0, #8
   39860:	movwne	r0, #1
   39864:	orr	r0, r1, r0, lsl #2
   39868:	strb	r0, [r4, #5]
   3986c:	mov	r0, #0
   39870:	str	r0, [sp, #128]	; 0x80
   39874:	b	3d048 <fputs@plt+0x2bc60>
   39878:	orr	r6, r0, r6
   3987c:	orr	r7, r1, r7
   39880:	b	3ceb0 <fputs@plt+0x2bac8>
   39884:	orrs	r3, r0, r1
   39888:	beq	3ceb0 <fputs@plt+0x2bac8>
   3988c:	cmn	r1, #1
   39890:	ble	3b710 <fputs@plt+0x2a328>
   39894:	mov	r3, r0
   39898:	mov	r4, r1
   3989c:	b	3b738 <fputs@plt+0x2a350>
   398a0:	ldr	r9, [sp, #120]	; 0x78
   398a4:	add	r7, sl, #3
   398a8:	mov	r6, #0
   398ac:	ldrb	r1, [r7]
   398b0:	ldr	r0, [r5, #16]
   398b4:	bl	3fcbc <fputs@plt+0x2e8d4>
   398b8:	mov	sl, r0
   398bc:	mov	r0, #0
   398c0:	cmp	sl, #0
   398c4:	str	r0, [r5, #56]	; 0x38
   398c8:	bne	3dda0 <fputs@plt+0x2c9b8>
   398cc:	cmp	r6, #0
   398d0:	ldr	r6, [sp, #160]	; 0xa0
   398d4:	beq	39900 <fputs@plt+0x28518>
   398d8:	ldrsb	r1, [r5, #1]
   398dc:	ldr	r2, [r8, #16]
   398e0:	ldr	r0, [r8, #212]	; 0xd4
   398e4:	ldr	r7, [r8, #216]	; 0xd8
   398e8:	ldr	r3, [r6, #16]
   398ec:	ldrd	r4, [r5, #40]	; 0x28
   398f0:	ldr	r2, [r2, r1, lsl #4]
   398f4:	mov	r1, #9
   398f8:	stm	sp, {r4, r5}
   398fc:	blx	r7
   39900:	ldrb	r0, [r6, #8]
   39904:	ldr	r5, [sp, #148]	; 0x94
   39908:	mov	r1, #0
   3990c:	mov	r7, r6
   39910:	str	r1, [sp, #128]	; 0x80
   39914:	tst	r0, #1
   39918:	beq	3cdd4 <fputs@plt+0x2b9ec>
   3991c:	ldr	r6, [sp, #132]	; 0x84
   39920:	ldr	r0, [r6, #92]	; 0x5c
   39924:	add	r0, r0, #1
   39928:	str	r0, [r6, #92]	; 0x5c
   3992c:	b	3d048 <fputs@plt+0x2bc60>
   39930:	mov	r0, r4
   39934:	mov	r6, sl
   39938:	bl	40f50 <fputs@plt+0x2fb68>
   3993c:	mov	r5, r8
   39940:	ldr	r8, [sp, #124]	; 0x7c
   39944:	cmp	r0, #0
   39948:	beq	3a280 <fputs@plt+0x28e98>
   3994c:	b	3d99c <fputs@plt+0x2c5b4>
   39950:	mov	r1, r4
   39954:	ldr	r0, [r1, #36]!	; 0x24
   39958:	cmp	r0, #0
   3995c:	beq	3b584 <fputs@plt+0x2a19c>
   39960:	add	r0, r4, #64	; 0x40
   39964:	bl	451f4 <fputs@plt+0x33e0c>
   39968:	ldr	r4, [sp, #24]
   3996c:	mov	sl, r0
   39970:	mov	r0, #0
   39974:	b	3b560 <fputs@plt+0x2a178>
   39978:	movw	r1, #1908	; 0x774
   3997c:	mov	r0, r8
   39980:	mov	r2, r5
   39984:	movt	r1, #9
   39988:	bl	1d370 <fputs@plt+0xbf88>
   3998c:	ldr	r1, [sp, #84]	; 0x54
   39990:	mov	sl, #1
   39994:	mov	r5, r9
   39998:	str	r0, [r1]
   3999c:	b	3a670 <fputs@plt+0x29288>
   399a0:	ldr	r1, [r0, #16]
   399a4:	mov	r2, #0
   399a8:	str	r2, [sp, #128]	; 0x80
   399ac:	mov	r2, #0
   399b0:	ldr	r0, [r1]
   399b4:	ldr	r1, [r1, #52]	; 0x34
   399b8:	bl	40078 <fputs@plt+0x2ec90>
   399bc:	cmp	r0, #0
   399c0:	beq	3cb5c <fputs@plt+0x2b774>
   399c4:	b	3d9cc <fputs@plt+0x2c5e4>
   399c8:	mov	r0, sl
   399cc:	movw	r2, #9312	; 0x2460
   399d0:	ldrh	r1, [r0, #8]!
   399d4:	tst	r1, r2
   399d8:	beq	3b190 <fputs@plt+0x29da8>
   399dc:	mov	r0, sl
   399e0:	b	3b188 <fputs@plt+0x29da0>
   399e4:	ldr	r1, [sp, #44]	; 0x2c
   399e8:	ldr	r0, [sl, #8]
   399ec:	ldrd	r2, [r1]
   399f0:	adds	r2, r2, r0
   399f4:	adc	r3, r3, r0, asr #31
   399f8:	strd	r2, [r1]
   399fc:	b	3d044 <fputs@plt+0x2bc5c>
   39a00:	mov	r5, #1
   39a04:	ldr	r0, [r6, #16]
   39a08:	sub	r2, fp, #160	; 0xa0
   39a0c:	stm	sp, {r1, r2}
   39a10:	mov	r1, r4
   39a14:	mov	r2, #0
   39a18:	mov	r3, #0
   39a1c:	str	sl, [sp, #160]	; 0xa0
   39a20:	bl	3ee18 <fputs@plt+0x2da30>
   39a24:	ldr	r1, [fp, #-56]	; 0xffffffc8
   39a28:	mov	sl, r0
   39a2c:	mov	r0, r8
   39a30:	bl	13dc4 <fputs@plt+0x29dc>
   39a34:	cmp	sl, #0
   39a38:	bne	3dda0 <fputs@plt+0x2c9b8>
   39a3c:	ldr	r0, [fp, #-160]	; 0xffffff60
   39a40:	ldr	sl, [sp, #160]	; 0xa0
   39a44:	mov	r1, #0
   39a48:	str	r1, [r6, #56]	; 0x38
   39a4c:	strb	r1, [r6, #3]
   39a50:	cmp	r0, #0
   39a54:	mov	r1, r0
   39a58:	str	r0, [r6, #28]
   39a5c:	movwne	r1, #1
   39a60:	strb	r1, [r6, #2]
   39a64:	ldrb	r1, [sl]
   39a68:	cmp	r1, #69	; 0x45
   39a6c:	bne	39a88 <fputs@plt+0x286a0>
   39a70:	ldr	r5, [sp, #148]	; 0x94
   39a74:	ldr	r7, [sp, #152]	; 0x98
   39a78:	ldr	r6, [sp, #132]	; 0x84
   39a7c:	cmp	r0, #0
   39a80:	bne	39aa8 <fputs@plt+0x286c0>
   39a84:	b	39a9c <fputs@plt+0x286b4>
   39a88:	orrs	r0, r0, r5
   39a8c:	ldr	r5, [sp, #148]	; 0x94
   39a90:	ldr	r7, [sp, #152]	; 0x98
   39a94:	ldr	r6, [sp, #132]	; 0x84
   39a98:	beq	39aa8 <fputs@plt+0x286c0>
   39a9c:	mov	r0, #0
   39aa0:	str	r0, [sp, #128]	; 0x80
   39aa4:	b	3d02c <fputs@plt+0x2bc44>
   39aa8:	str	r7, [sp, #152]	; 0x98
   39aac:	mov	r0, #0
   39ab0:	str	r0, [sp, #128]	; 0x80
   39ab4:	b	3d044 <fputs@plt+0x2bc5c>
   39ab8:	movw	r2, #16696	; 0x4138
   39abc:	ldr	r5, [sp, #148]	; 0x94
   39ac0:	movt	r2, #10
   39ac4:	ldr	r3, [r2, #224]	; 0xe0
   39ac8:	mul	r7, r3, r0
   39acc:	str	r7, [r4]
   39ad0:	ldr	r1, [r1, #12]
   39ad4:	ldr	r1, [r1, #80]	; 0x50
   39ad8:	cmp	r1, r3
   39adc:	movlt	r1, r3
   39ae0:	smull	r3, r1, r1, r0
   39ae4:	subs	r7, r3, #536870912	; 0x20000000
   39ae8:	sbcs	r1, r1, #0
   39aec:	movge	r3, #536870912	; 0x20000000
   39af0:	str	r3, [r4, #4]
   39af4:	ldr	r1, [r2, #192]	; 0xc0
   39af8:	cmp	r1, #0
   39afc:	bne	39b1c <fputs@plt+0x28734>
   39b00:	asr	r1, r0, #31
   39b04:	str	r0, [r4, #52]	; 0x34
   39b08:	bl	1438c <fputs@plt+0x2fa4>
   39b0c:	cmp	r0, #0
   39b10:	mov	sl, #0
   39b14:	str	r0, [r4, #40]	; 0x28
   39b18:	movweq	sl, #7
   39b1c:	ldrh	r0, [r4, #142]	; 0x8e
   39b20:	ldrh	r1, [r4, #144]	; 0x90
   39b24:	add	r0, r1, r0
   39b28:	cmp	r0, #12
   39b2c:	bhi	3d4e8 <fputs@plt+0x2c100>
   39b30:	ldr	r0, [r4, #156]	; 0x9c
   39b34:	cmp	r0, #0
   39b38:	beq	39b48 <fputs@plt+0x28760>
   39b3c:	ldr	r1, [r8, #8]
   39b40:	cmp	r0, r1
   39b44:	bne	3d4e8 <fputs@plt+0x2c100>
   39b48:	mov	r0, #3
   39b4c:	strb	r0, [r4, #60]	; 0x3c
   39b50:	b	3d4e8 <fputs@plt+0x2c100>
   39b54:	mov	r1, #0
   39b58:	ldrh	r2, [r0, #8]
   39b5c:	and	r2, r2, #15872	; 0x3e00
   39b60:	orr	r2, r2, #1
   39b64:	strh	r2, [r0, #8]
   39b68:	mov	r0, #0
   39b6c:	ldr	r2, [sp, #140]	; 0x8c
   39b70:	strb	r0, [r5, #25]
   39b74:	ldr	r0, [sp, #144]	; 0x90
   39b78:	stm	r9, {r0, r2}
   39b7c:	add	r2, r5, #28
   39b80:	ldr	r0, [r5, #4]
   39b84:	ldr	r3, [r0, #12]
   39b88:	mov	r0, r5
   39b8c:	blx	r3
   39b90:	ldrd	r0, [r9]
   39b94:	str	r8, [sp, #148]	; 0x94
   39b98:	str	r0, [sp, #144]	; 0x90
   39b9c:	ldrb	r0, [r5, #25]
   39ba0:	str	r1, [sp, #140]	; 0x8c
   39ba4:	cmp	r0, #0
   39ba8:	beq	39c10 <fputs@plt+0x28828>
   39bac:	ldr	r0, [r5, #20]
   39bb0:	cmp	r0, #0
   39bb4:	beq	39be0 <fputs@plt+0x287f8>
   39bb8:	ldr	r0, [r5]
   39bbc:	mov	r1, #1
   39bc0:	bl	19f2c <fputs@plt+0x8b44>
   39bc4:	movw	r1, #62776	; 0xf538
   39bc8:	mov	r2, r0
   39bcc:	mov	r0, r6
   39bd0:	movt	r1, #8
   39bd4:	bl	33518 <fputs@plt+0x22130>
   39bd8:	ldr	r0, [r5, #20]
   39bdc:	str	r0, [sp, #128]	; 0x80
   39be0:	ldr	r8, [sp, #124]	; 0x7c
   39be4:	ldr	r3, [sl, #4]
   39be8:	ldr	r2, [r5, #16]
   39bec:	ldr	r1, [sp, #60]	; 0x3c
   39bf0:	mov	r4, r6
   39bf4:	mov	r0, r8
   39bf8:	bl	32ef0 <fputs@plt+0x21b08>
   39bfc:	ldr	r0, [sp, #128]	; 0x80
   39c00:	mov	r6, #0
   39c04:	cmp	r0, #0
   39c08:	beq	39c1c <fputs@plt+0x28834>
   39c0c:	b	3da6c <fputs@plt+0x2c684>
   39c10:	mov	r4, r6
   39c14:	ldr	r6, [sp, #128]	; 0x80
   39c18:	ldr	r8, [sp, #124]	; 0x7c
   39c1c:	ldr	r0, [sp, #156]	; 0x9c
   39c20:	add	r0, r0, r7, lsl #3
   39c24:	ldrb	r0, [r0, #8]
   39c28:	tst	r0, #18
   39c2c:	beq	39c94 <fputs@plt+0x288ac>
   39c30:	ldr	r0, [r5]
   39c34:	ldrh	r3, [r0, #8]
   39c38:	tst	r3, #2
   39c3c:	beq	39c5c <fputs@plt+0x28874>
   39c40:	ldrb	r2, [r0, #10]
   39c44:	ldr	r1, [sp, #96]	; 0x60
   39c48:	cmp	r2, r1
   39c4c:	beq	39c5c <fputs@plt+0x28874>
   39c50:	bl	33cf8 <fputs@plt+0x22910>
   39c54:	ldr	r0, [r5]
   39c58:	ldrh	r3, [r0, #8]
   39c5c:	ldr	r7, [sp, #152]	; 0x98
   39c60:	tst	r3, #18
   39c64:	beq	39c94 <fputs@plt+0x288ac>
   39c68:	tst	r3, #16384	; 0x4000
   39c6c:	ldr	r2, [r0, #12]
   39c70:	str	sl, [sp, #160]	; 0xa0
   39c74:	ldrne	r1, [r0]
   39c78:	ldr	r0, [r0, #32]
   39c7c:	ldr	r0, [r0, #92]	; 0x5c
   39c80:	addne	r2, r1, r2
   39c84:	cmp	r2, r0
   39c88:	bgt	3dd04 <fputs@plt+0x2c91c>
   39c8c:	str	r6, [sp, #128]	; 0x80
   39c90:	b	3b160 <fputs@plt+0x29d78>
   39c94:	ldr	r5, [sp, #148]	; 0x94
   39c98:	str	r6, [sp, #128]	; 0x80
   39c9c:	mov	r7, sl
   39ca0:	b	3b168 <fputs@plt+0x29d80>
   39ca4:	mov	r1, #0
   39ca8:	ldr	r2, [r0, #12]
   39cac:	str	sl, [sp, #160]	; 0xa0
   39cb0:	add	r2, r2, #1
   39cb4:	str	r2, [r0, #12]
   39cb8:	mov	r0, #1
   39cbc:	str	r8, [sp, #200]	; 0xc8
   39cc0:	add	r2, sp, #168	; 0xa8
   39cc4:	strh	r0, [sp, #176]	; 0xb0
   39cc8:	mov	r0, #0
   39ccc:	str	r0, [sp, #192]	; 0xc0
   39cd0:	str	r2, [r5]
   39cd4:	strh	r0, [r5, #24]
   39cd8:	add	r2, r5, #28
   39cdc:	ldr	r0, [r5, #4]
   39ce0:	ldr	r3, [r0, #12]
   39ce4:	mov	r0, r5
   39ce8:	blx	r3
   39cec:	ldrb	r0, [r5, #25]
   39cf0:	cmp	r0, #0
   39cf4:	beq	39d5c <fputs@plt+0x28974>
   39cf8:	ldr	r0, [r5, #20]
   39cfc:	ldr	sl, [sp, #128]	; 0x80
   39d00:	cmp	r0, #0
   39d04:	beq	39d2c <fputs@plt+0x28944>
   39d08:	add	r0, sp, #168	; 0xa8
   39d0c:	mov	r1, #1
   39d10:	bl	19f2c <fputs@plt+0x8b44>
   39d14:	movw	r1, #62776	; 0xf538
   39d18:	mov	r2, r0
   39d1c:	mov	r0, r6
   39d20:	movt	r1, #8
   39d24:	bl	33518 <fputs@plt+0x22130>
   39d28:	ldr	sl, [r5, #20]
   39d2c:	ldrh	r0, [sp, #176]	; 0xb0
   39d30:	movw	r1, #9312	; 0x2460
   39d34:	tst	r0, r1
   39d38:	ldreq	r0, [sp, #192]	; 0xc0
   39d3c:	cmpeq	r0, #0
   39d40:	beq	39d4c <fputs@plt+0x28964>
   39d44:	add	r0, sp, #168	; 0xa8
   39d48:	bl	33798 <fputs@plt+0x223b0>
   39d4c:	mov	r0, #0
   39d50:	cmp	sl, #0
   39d54:	str	r0, [sp, #128]	; 0x80
   39d58:	bne	3da84 <fputs@plt+0x2c69c>
   39d5c:	ldrb	r0, [r5, #24]
   39d60:	ldr	r7, [sp, #160]	; 0xa0
   39d64:	mov	r5, r4
   39d68:	cmp	r0, #0
   39d6c:	beq	3d048 <fputs@plt+0x2bc60>
   39d70:	ldr	r0, [r7, #-16]
   39d74:	cmp	r0, #0
   39d78:	beq	3d048 <fputs@plt+0x2bc60>
   39d7c:	ldr	r1, [sp, #156]	; 0x9c
   39d80:	add	r0, r0, r0, lsl #2
   39d84:	movw	r3, #9312	; 0x2460
   39d88:	add	r0, r1, r0, lsl #3
   39d8c:	mov	r1, r0
   39d90:	ldrh	r2, [r1, #8]!
   39d94:	tst	r2, r3
   39d98:	beq	3b19c <fputs@plt+0x29db4>
   39d9c:	mov	r2, #1
   39da0:	mov	r3, #0
   39da4:	bl	34bc8 <fputs@plt+0x237e0>
   39da8:	b	3d048 <fputs@plt+0x2bc60>
   39dac:	mov	r0, #1
   39db0:	strh	r0, [r1]
   39db4:	b	3cb54 <fputs@plt+0x2b76c>
   39db8:	mov	r0, #16
   39dbc:	mov	r1, #0
   39dc0:	mov	r9, #0
   39dc4:	bl	1438c <fputs@plt+0x2fa4>
   39dc8:	cmp	r0, #0
   39dcc:	beq	3dc24 <fputs@plt+0x2c83c>
   39dd0:	str	r9, [r0, #8]
   39dd4:	stm	r0, {r5, r6}
   39dd8:	ldr	r1, [r7, #72]	; 0x48
   39ddc:	str	r1, [r0, #12]
   39de0:	str	r0, [r7, #72]	; 0x48
   39de4:	ldrb	r1, [r0, #8]
   39de8:	ldr	r5, [sp, #148]	; 0x94
   39dec:	cmp	r1, r4
   39df0:	strbcc	r8, [r0, #8]
   39df4:	ldr	r6, [sp, #132]	; 0x84
   39df8:	b	3c3c8 <fputs@plt+0x2afe0>
   39dfc:	mov	r4, r5
   39e00:	ldr	r5, [sl]
   39e04:	b	3b91c <fputs@plt+0x2a534>
   39e08:	ldr	r9, [sp, #120]	; 0x78
   39e0c:	ldr	sl, [sp, #32]
   39e10:	mov	ip, r6
   39e14:	mov	r1, #0
   39e18:	mov	r3, #0
   39e1c:	lsr	r2, r2, #7
   39e20:	add	r1, r1, #1
   39e24:	orr	r2, r2, r3, lsl #25
   39e28:	orr	r6, r2, r3, lsr #7
   39e2c:	lsr	r3, r3, #7
   39e30:	cmp	r6, #0
   39e34:	bne	39e1c <fputs@plt+0x28a34>
   39e38:	add	r0, r0, r4
   39e3c:	mov	r2, #0
   39e40:	mov	r5, #0
   39e44:	add	r3, r0, r1
   39e48:	lsr	r3, r3, #7
   39e4c:	add	r2, r2, #1
   39e50:	orr	r3, r3, r5, lsl #25
   39e54:	orr	r6, r3, r5, lsr #7
   39e58:	lsr	r5, r5, #7
   39e5c:	cmp	r6, #0
   39e60:	bne	39e48 <fputs@plt+0x28a60>
   39e64:	cmp	r1, r2
   39e68:	mov	r6, ip
   39e6c:	addcc	r0, r0, #1
   39e70:	add	r5, r0, r1
   39e74:	ldr	r1, [sp, #104]	; 0x68
   39e78:	adds	r3, r8, r5
   39e7c:	ldr	r2, [sp, #100]	; 0x64
   39e80:	ldr	r8, [sp, #124]	; 0x7c
   39e84:	adc	r0, r6, r5, asr #31
   39e88:	adds	r1, r3, r1
   39e8c:	adc	r0, r0, r2
   39e90:	ldr	r2, [r8, #92]	; 0x5c
   39e94:	subs	r1, r2, r1
   39e98:	rscs	r0, r0, r2, asr #31
   39e9c:	blt	3dcf4 <fputs@plt+0x2c90c>
   39ea0:	ldr	r0, [sl, #24]
   39ea4:	ldr	r6, [sp, #132]	; 0x84
   39ea8:	str	r3, [sp, #88]	; 0x58
   39eac:	cmp	r0, r3
   39eb0:	bge	3ab08 <fputs@plt+0x29720>
   39eb4:	mov	r1, r3
   39eb8:	mov	r0, sl
   39ebc:	mov	r2, #0
   39ec0:	bl	33964 <fputs@plt+0x2257c>
   39ec4:	cmp	r0, #0
   39ec8:	mov	r0, sl
   39ecc:	ldr	sl, [sp, #160]	; 0xa0
   39ed0:	bne	3d954 <fputs@plt+0x2c56c>
   39ed4:	ldr	r9, [r0, #16]
   39ed8:	mov	sl, r0
   39edc:	b	3ab1c <fputs@plt+0x29734>
   39ee0:	mov	r1, #4
   39ee4:	strh	r1, [r3]
   39ee8:	mov	r1, #1
   39eec:	str	sl, [sp, #160]	; 0xa0
   39ef0:	strh	r1, [r0, #8]
   39ef4:	ldr	r1, [r8, #168]	; 0xa8
   39ef8:	ldr	r2, [r8, #156]	; 0x9c
   39efc:	add	r1, r1, #1
   39f00:	cmp	r2, r1
   39f04:	bgt	3dba8 <fputs@plt+0x2c7c0>
   39f08:	str	r0, [sp, #112]	; 0x70
   39f0c:	ldr	r1, [sl, #12]
   39f10:	ldr	r0, [r8, #16]
   39f14:	mov	r4, #0
   39f18:	ldr	r7, [sl, #4]
   39f1c:	add	r0, r0, r1, lsl #4
   39f20:	str	r1, [sp, #104]	; 0x68
   39f24:	ldr	r1, [r0, #4]
   39f28:	ldr	r0, [r1]
   39f2c:	ldr	r9, [r1, #4]
   39f30:	str	r1, [sp, #128]	; 0x80
   39f34:	str	r0, [r9, #4]
   39f38:	str	r4, [sp, #168]	; 0xa8
   39f3c:	ldr	r0, [r9, #8]
   39f40:	cmp	r0, #0
   39f44:	bne	3dc18 <fputs@plt+0x2c830>
   39f48:	cmp	r7, #1
   39f4c:	bls	3dc38 <fputs@plt+0x2c850>
   39f50:	add	r2, sp, #168	; 0xa8
   39f54:	mov	r0, r9
   39f58:	mov	r1, r7
   39f5c:	mov	r3, #0
   39f60:	bl	2ed18 <fputs@plt+0x1d930>
   39f64:	cmp	r0, #0
   39f68:	bne	3da9c <fputs@plt+0x2c6b4>
   39f6c:	ldr	r0, [sp, #128]	; 0x80
   39f70:	mov	r1, r7
   39f74:	mov	r2, #0
   39f78:	bl	40078 <fputs@plt+0x2ec90>
   39f7c:	cmp	r0, #0
   39f80:	bne	3dca0 <fputs@plt+0x2c8b8>
   39f84:	ldrb	r0, [r9, #17]
   39f88:	cmp	r0, #0
   39f8c:	beq	3ad2c <fputs@plt+0x29944>
   39f90:	ldr	r1, [sp, #128]	; 0x80
   39f94:	ldm	r1, {r0, r1}
   39f98:	str	r0, [r1, #4]
   39f9c:	ldr	r0, [r1, #12]
   39fa0:	ldr	r0, [r0, #56]	; 0x38
   39fa4:	ldr	r0, [r0, #52]	; 0x34
   39fa8:	rev	r6, r0
   39fac:	cmp	r6, r7
   39fb0:	bne	3b1d0 <fputs@plt+0x29de8>
   39fb4:	ldr	r7, [sp, #168]	; 0xa8
   39fb8:	ldr	r0, [r7, #52]	; 0x34
   39fbc:	ldr	r2, [r7, #84]	; 0x54
   39fc0:	mov	r1, r7
   39fc4:	bl	44364 <fputs@plt+0x32f7c>
   39fc8:	mov	sl, r0
   39fcc:	cmp	r7, #0
   39fd0:	beq	39fdc <fputs@plt+0x28bf4>
   39fd4:	ldr	r0, [r7, #72]	; 0x48
   39fd8:	bl	2de80 <fputs@plt+0x1ca98>
   39fdc:	mov	r8, #0
   39fe0:	cmp	sl, #0
   39fe4:	beq	3c0fc <fputs@plt+0x2ad14>
   39fe8:	b	3e028 <fputs@plt+0x2cc40>
   39fec:	mov	r2, #4
   39ff0:	strh	r2, [r1]
   39ff4:	ldr	r1, [sl, #4]
   39ff8:	ldr	r2, [r8, #16]
   39ffc:	mov	r3, #0
   3a000:	add	r1, r2, r1, lsl #4
   3a004:	ldr	r1, [r1, #4]
   3a008:	ldr	r1, [r1, #4]
   3a00c:	ldr	r2, [r1, #44]	; 0x2c
   3a010:	b	3aa40 <fputs@plt+0x29658>
   3a014:	ldr	r4, [sp, #152]	; 0x98
   3a018:	mov	r2, #4
   3a01c:	strh	r2, [r1]
   3a020:	ldr	r2, [sp, #116]	; 0x74
   3a024:	ldr	r1, [sl, #4]
   3a028:	str	r4, [sp, #152]	; 0x98
   3a02c:	mov	r7, sl
   3a030:	ldr	r2, [r2]
   3a034:	ldr	r1, [r2, r1, lsl #2]
   3a038:	ldrd	r2, [r1, #32]
   3a03c:	adds	r4, r2, #1
   3a040:	adc	r5, r3, #0
   3a044:	strd	r4, [r1, #32]
   3a048:	strd	r2, [r0]
   3a04c:	b	3ab64 <fputs@plt+0x2977c>
   3a050:	mov	r1, #4
   3a054:	strh	r1, [r0]
   3a058:	ldr	r1, [sp, #116]	; 0x74
   3a05c:	ldr	r0, [sl, #4]
   3a060:	ldr	r9, [sp, #120]	; 0x78
   3a064:	sub	r7, fp, #128	; 0x80
   3a068:	str	sl, [sp, #160]	; 0xa0
   3a06c:	ldr	r1, [r1]
   3a070:	ldr	r6, [r1, r0, lsl #2]
   3a074:	ldrb	r0, [r6, #5]
   3a078:	tst	r0, #2
   3a07c:	bne	3c270 <fputs@plt+0x2ae88>
   3a080:	ldr	r0, [r6, #16]
   3a084:	sub	r1, fp, #128	; 0x80
   3a088:	bl	3f600 <fputs@plt+0x2e218>
   3a08c:	cmp	r0, #0
   3a090:	bne	3ded8 <fputs@plt+0x2caf0>
   3a094:	ldr	r0, [fp, #-128]	; 0xffffff80
   3a098:	cmp	r0, #0
   3a09c:	beq	3b64c <fputs@plt+0x2a264>
   3a0a0:	ldr	sl, [sp, #160]	; 0xa0
   3a0a4:	mov	r0, #0
   3a0a8:	mov	r1, #0
   3a0ac:	str	r0, [sp, #128]	; 0x80
   3a0b0:	mov	r0, #1
   3a0b4:	str	r1, [sp, #172]	; 0xac
   3a0b8:	str	r0, [sp, #168]	; 0xa8
   3a0bc:	b	3c270 <fputs@plt+0x2ae88>
   3a0c0:	mov	r2, #4
   3a0c4:	strh	r2, [r1]
   3a0c8:	mov	r1, #8
   3a0cc:	strh	r1, [r0, #8]
   3a0d0:	ldr	r1, [sl, #16]
   3a0d4:	vldr	d16, [r1]
   3a0d8:	vstr	d16, [r0]
   3a0dc:	b	3d044 <fputs@plt+0x2bc5c>
   3a0e0:	mov	r2, #4
   3a0e4:	strh	r2, [r1]
   3a0e8:	ldr	r1, [sl, #16]
   3a0ec:	ldrd	r2, [r1]
   3a0f0:	b	3aa40 <fputs@plt+0x29658>
   3a0f4:	mov	r1, #4
   3a0f8:	strh	r1, [r0]
   3a0fc:	ldr	r2, [sl, #4]
   3a100:	ldr	r1, [sl, #16]
   3a104:	mov	r0, #0
   3a108:	mov	r3, #0
   3a10c:	str	r0, [sp]
   3a110:	mov	r0, r4
   3a114:	bl	1a320 <fputs@plt+0x8f38>
   3a118:	ldr	r0, [sp, #96]	; 0x60
   3a11c:	strb	r0, [r4, #10]
   3a120:	b	3d044 <fputs@plt+0x2bc5c>
   3a124:	ldr	r1, [r5, #36]	; 0x24
   3a128:	ldr	r9, [sp, #120]	; 0x78
   3a12c:	ldr	r2, [r1, #4]
   3a130:	cmp	r1, #0
   3a134:	str	r2, [r5, #36]	; 0x24
   3a138:	str	r0, [r1, #4]
   3a13c:	beq	3a150 <fputs@plt+0x28d68>
   3a140:	ldr	r0, [r5, #40]	; 0x28
   3a144:	cmp	r0, #0
   3a148:	moveq	r0, r8
   3a14c:	bleq	13dc4 <fputs@plt+0x29dc>
   3a150:	ldr	r0, [r5, #36]	; 0x24
   3a154:	ldr	r5, [sp, #148]	; 0x94
   3a158:	mov	r1, #0
   3a15c:	clz	r0, r0
   3a160:	lsr	r0, r0, #5
   3a164:	str	r0, [sp, #164]	; 0xa4
   3a168:	str	r1, [r4, #56]	; 0x38
   3a16c:	b	35930 <fputs@plt+0x24548>
   3a170:	mov	r0, #1
   3a174:	strh	r0, [r5]
   3a178:	ldr	r1, [sp, #156]	; 0x9c
   3a17c:	add	r0, r6, r6, lsl #2
   3a180:	add	r0, r1, r0, lsl #3
   3a184:	ldrb	r1, [r0, #8]
   3a188:	tst	r1, #1
   3a18c:	bne	3a7b8 <fputs@plt+0x293d0>
   3a190:	mov	r1, #4
   3a194:	strh	r1, [r5]
   3a198:	bl	19e50 <fputs@plt+0x8a68>
   3a19c:	orr	r0, r0, r1
   3a1a0:	mov	r3, #0
   3a1a4:	clz	r0, r0
   3a1a8:	lsr	r2, r0, #5
   3a1ac:	strd	r2, [r4]
   3a1b0:	b	3a7b8 <fputs@plt+0x293d0>
   3a1b4:	ldr	r0, [r8, #160]	; 0xa0
   3a1b8:	ldr	r9, [sp, #120]	; 0x78
   3a1bc:	cmp	r0, #1
   3a1c0:	bge	3df68 <fputs@plt+0x2cb80>
   3a1c4:	cmp	r7, #0
   3a1c8:	beq	3bb20 <fputs@plt+0x2a738>
   3a1cc:	mov	r0, r7
   3a1d0:	bl	11220 <strlen@plt>
   3a1d4:	bic	r5, r0, #-1073741824	; 0xc0000000
   3a1d8:	b	3bb24 <fputs@plt+0x2a73c>
   3a1dc:	mov	r1, #4
   3a1e0:	strh	r1, [r0]
   3a1e4:	ldr	r0, [sl, #4]
   3a1e8:	ldr	r1, [r8, #16]
   3a1ec:	ldr	r6, [sl, #12]
   3a1f0:	add	r0, r1, r0, lsl #4
   3a1f4:	cmn	r6, #1
   3a1f8:	ldr	r9, [r0, #4]
   3a1fc:	ldr	r0, [r9, #4]
   3a200:	ldr	r7, [r0]
   3a204:	ldrb	r4, [r7, #5]
   3a208:	ldrb	r0, [r7, #17]
   3a20c:	moveq	r6, r4
   3a210:	cmp	r0, #2
   3a214:	bls	3a220 <fputs@plt+0x28e38>
   3a218:	mov	r6, r4
   3a21c:	b	3a240 <fputs@plt+0x28e58>
   3a220:	ldr	r0, [r7, #68]	; 0x44
   3a224:	ldr	r0, [r0]
   3a228:	cmp	r0, #0
   3a22c:	beq	3a240 <fputs@plt+0x28e58>
   3a230:	ldrd	r0, [r7, #80]	; 0x50
   3a234:	subs	r0, r0, #1
   3a238:	sbcs	r0, r1, #0
   3a23c:	movge	r6, r4
   3a240:	ldrb	r0, [r7, #16]
   3a244:	cmp	r0, #0
   3a248:	beq	3a520 <fputs@plt+0x29138>
   3a24c:	movw	r0, #38315	; 0x95ab
   3a250:	movt	r0, #8
   3a254:	b	3a524 <fputs@plt+0x2913c>
   3a258:	strd	r2, [r0]
   3a25c:	mov	r0, #4
   3a260:	strh	r0, [r1]
   3a264:	mov	r6, r5
   3a268:	mov	r7, r4
   3a26c:	b	3a824 <fputs@plt+0x2943c>
   3a270:	ldr	r7, [sp, #152]	; 0x98
   3a274:	mov	r6, #0
   3a278:	mov	r0, #0
   3a27c:	str	r0, [sp, #128]	; 0x80
   3a280:	ldr	r1, [sp, #160]	; 0xa0
   3a284:	ldr	r0, [sp, #108]	; 0x6c
   3a288:	movw	r3, #9312	; 0x2460
   3a28c:	str	r7, [sp, #152]	; 0x98
   3a290:	ldr	r1, [r1, #8]
   3a294:	ldr	r0, [r0]
   3a298:	add	r1, r1, r1, lsl #2
   3a29c:	add	r0, r0, r1, lsl #3
   3a2a0:	mov	r1, r0
   3a2a4:	ldrh	r2, [r1, #8]!
   3a2a8:	tst	r2, r3
   3a2ac:	beq	3ac78 <fputs@plt+0x29890>
   3a2b0:	bl	406f0 <fputs@plt+0x2f308>
   3a2b4:	b	3ac80 <fputs@plt+0x29898>
   3a2b8:	ldr	r1, [r0, #16]
   3a2bc:	str	r4, [sp, #148]	; 0x94
   3a2c0:	ldr	r3, [sp, #64]	; 0x40
   3a2c4:	vmov.i32	q8, #0	; 0x00000000
   3a2c8:	mov	r2, #12
   3a2cc:	mov	r9, r6
   3a2d0:	mov	r6, r5
   3a2d4:	ldr	r4, [r1]
   3a2d8:	ldr	r1, [r4]
   3a2dc:	vst1.32	{d16-d17}, [r3], r2
   3a2e0:	vst1.32	{d16-d17}, [r3]
   3a2e4:	str	r5, [sp, #168]	; 0xa8
   3a2e8:	ldrh	r2, [r6, #8]!
   3a2ec:	and	r2, r2, #15872	; 0x3e00
   3a2f0:	orr	r2, r2, #1
   3a2f4:	strh	r2, [r6]
   3a2f8:	ldr	r3, [r1, #44]	; 0x2c
   3a2fc:	ldr	r2, [sl, #8]
   3a300:	ldr	r0, [r0, #16]
   3a304:	add	r1, sp, #168	; 0xa8
   3a308:	blx	r3
   3a30c:	mov	sl, r0
   3a310:	mov	r0, r9
   3a314:	mov	r1, r4
   3a318:	mov	r7, r9
   3a31c:	bl	3360c <fputs@plt+0x22224>
   3a320:	ldr	r0, [sp, #188]	; 0xbc
   3a324:	cmp	r0, #0
   3a328:	movne	sl, r0
   3a32c:	ldrh	r0, [r6]
   3a330:	tst	r0, #2
   3a334:	beq	3a358 <fputs@plt+0x28f70>
   3a338:	ldrb	r1, [r5, #10]
   3a33c:	ldr	r2, [sp, #96]	; 0x60
   3a340:	cmp	r1, r2
   3a344:	beq	3a358 <fputs@plt+0x28f70>
   3a348:	ldr	r1, [sp, #96]	; 0x60
   3a34c:	mov	r0, r5
   3a350:	bl	33cf8 <fputs@plt+0x22910>
   3a354:	ldrh	r0, [r6]
   3a358:	ldr	r2, [sp, #148]	; 0x94
   3a35c:	tst	r0, #18
   3a360:	mov	r6, r7
   3a364:	beq	3a388 <fputs@plt+0x28fa0>
   3a368:	tst	r0, #16384	; 0x4000
   3a36c:	ldr	r1, [r5, #12]
   3a370:	ldrne	r0, [r5]
   3a374:	addne	r1, r0, r1
   3a378:	ldr	r0, [r5, #32]
   3a37c:	ldr	r0, [r0, #92]	; 0x5c
   3a380:	cmp	r1, r0
   3a384:	bgt	3e064 <fputs@plt+0x2cc7c>
   3a388:	mov	r0, #0
   3a38c:	cmp	sl, #0
   3a390:	mov	r5, r2
   3a394:	str	r0, [sp, #128]	; 0x80
   3a398:	beq	3cb5c <fputs@plt+0x2b774>
   3a39c:	b	3d9d0 <fputs@plt+0x2c5e8>
   3a3a0:	mov	r2, #4
   3a3a4:	strh	r2, [r1]
   3a3a8:	ldr	r2, [sl, #4]
   3a3ac:	b	3aa3c <fputs@plt+0x29654>
   3a3b0:	ldr	r7, [sp, #152]	; 0x98
   3a3b4:	mov	r3, #4
   3a3b8:	strh	r3, [r2]
   3a3bc:	ldr	r2, [sl, #4]
   3a3c0:	ldr	r3, [sl, #12]
   3a3c4:	movw	r4, #257	; 0x101
   3a3c8:	str	r7, [sp, #152]	; 0x98
   3a3cc:	cmp	r2, #0
   3a3d0:	sub	r5, r3, r1
   3a3d4:	movweq	r4, #1
   3a3d8:	cmp	r5, #1
   3a3dc:	strh	r4, [r0, #8]
   3a3e0:	blt	3a778 <fputs@plt+0x29390>
   3a3e4:	add	r6, r0, #48	; 0x30
   3a3e8:	mov	r0, r6
   3a3ec:	movw	r2, #9312	; 0x2460
   3a3f0:	ldrh	r1, [r0], #-8
   3a3f4:	tst	r1, r2
   3a3f8:	beq	3a404 <fputs@plt+0x2901c>
   3a3fc:	bl	337e4 <fputs@plt+0x223fc>
   3a400:	b	3a40c <fputs@plt+0x29024>
   3a404:	mov	r0, #1
   3a408:	strh	r0, [r6]
   3a40c:	sub	r5, r5, #1
   3a410:	strh	r4, [r6], #40	; 0x28
   3a414:	cmp	r5, #0
   3a418:	bgt	3a3e8 <fputs@plt+0x29000>
   3a41c:	mov	r5, r9
   3a420:	b	3a7bc <fputs@plt+0x293d4>
   3a424:	mov	r2, #4
   3a428:	strh	r2, [r1]
   3a42c:	ldr	r2, [sp, #168]	; 0xa8
   3a430:	b	3aa3c <fputs@plt+0x29654>
   3a434:	ldr	r7, [sp, #152]	; 0x98
   3a438:	ldr	r6, [sp, #132]	; 0x84
   3a43c:	cmp	r0, #0
   3a440:	mov	r5, r9
   3a444:	mov	sl, r0
   3a448:	bne	3e05c <fputs@plt+0x2cc74>
   3a44c:	str	r7, [sp, #152]	; 0x98
   3a450:	b	3cb54 <fputs@plt+0x2b76c>
   3a454:	ldr	r0, [r0, #36]	; 0x24
   3a458:	add	r5, r0, #8
   3a45c:	ldr	r1, [r4, #24]
   3a460:	ldr	r6, [r0]
   3a464:	ldr	r9, [sp, #120]	; 0x78
   3a468:	cmp	r1, r6
   3a46c:	bge	3a494 <fputs@plt+0x290ac>
   3a470:	mov	r0, r4
   3a474:	mov	r1, r6
   3a478:	mov	r2, #0
   3a47c:	bl	33964 <fputs@plt+0x2257c>
   3a480:	cmp	r0, #0
   3a484:	bne	3dee0 <fputs@plt+0x2caf8>
   3a488:	ldr	r0, [r4, #16]
   3a48c:	ldrh	r1, [r4, #8]
   3a490:	b	3a4a8 <fputs@plt+0x290c0>
   3a494:	ldr	r0, [r4, #20]
   3a498:	str	r0, [r4, #16]
   3a49c:	ldrh	r1, [r4, #8]
   3a4a0:	and	r1, r1, #13
   3a4a4:	strh	r1, [r4, #8]
   3a4a8:	and	r1, r1, #15872	; 0x3e00
   3a4ac:	mov	r2, r6
   3a4b0:	orr	r1, r1, #16
   3a4b4:	strh	r1, [r4, #8]
   3a4b8:	mov	r1, r5
   3a4bc:	str	r6, [r4, #12]
   3a4c0:	bl	11244 <memcpy@plt>
   3a4c4:	ldr	r1, [sp, #116]	; 0x74
   3a4c8:	ldr	r0, [sl, #12]
   3a4cc:	mov	r2, #0
   3a4d0:	ldr	r1, [r1]
   3a4d4:	ldr	r0, [r1, r0, lsl #2]
   3a4d8:	mov	r1, #0
   3a4dc:	str	r1, [sp, #128]	; 0x80
   3a4e0:	str	r2, [r0, #56]	; 0x38
   3a4e4:	b	3a7b8 <fputs@plt+0x293d0>
   3a4e8:	ldr	r0, [sp, #76]	; 0x4c
   3a4ec:	ldrd	r0, [r0]
   3a4f0:	orrs	r0, r0, r1
   3a4f4:	bne	3d044 <fputs@plt+0x2bc5c>
   3a4f8:	ldr	r0, [sp, #44]	; 0x2c
   3a4fc:	ldrd	r0, [r0]
   3a500:	orrs	r0, r0, r1
   3a504:	b	392c4 <fputs@plt+0x27edc>
   3a508:	mov	r0, #0
   3a50c:	str	r0, [sp, #80]	; 0x50
   3a510:	b	3d044 <fputs@plt+0x2bc5c>
   3a514:	ldr	r7, [sp, #152]	; 0x98
   3a518:	mov	r5, r2
   3a51c:	b	3d02c <fputs@plt+0x2bc44>
   3a520:	ldr	r0, [r7, #176]	; 0xb0
   3a524:	cmp	r6, #5
   3a528:	str	sl, [sp, #160]	; 0xa0
   3a52c:	bne	3a560 <fputs@plt+0x29178>
   3a530:	cmp	r0, #0
   3a534:	beq	3cf48 <fputs@plt+0x2bb60>
   3a538:	bl	11220 <strlen@plt>
   3a53c:	mvn	r1, #-1073741824	; 0xc0000000
   3a540:	tst	r0, r1
   3a544:	beq	3cf48 <fputs@plt+0x2bb60>
   3a548:	ldrb	r0, [r7, #14]
   3a54c:	cmp	r0, #0
   3a550:	bne	3cf48 <fputs@plt+0x2bb60>
   3a554:	ldrb	r0, [r7, #4]
   3a558:	cmp	r0, #0
   3a55c:	beq	3cf28 <fputs@plt+0x2bb40>
   3a560:	cmp	r6, r4
   3a564:	beq	3cf48 <fputs@plt+0x2bb60>
   3a568:	cmp	r4, #5
   3a56c:	cmpne	r6, #5
   3a570:	bne	3cf4c <fputs@plt+0x2bb64>
   3a574:	ldrb	r0, [r8, #67]	; 0x43
   3a578:	cmp	r0, #0
   3a57c:	beq	3df80 <fputs@plt+0x2cb98>
   3a580:	ldr	r0, [r8, #156]	; 0x9c
   3a584:	cmp	r0, #2
   3a588:	bge	3df80 <fputs@plt+0x2cb98>
   3a58c:	cmp	r4, #5
   3a590:	bne	3c410 <fputs@plt+0x2b028>
   3a594:	ldr	r0, [r7, #216]	; 0xd8
   3a598:	cmp	r0, #0
   3a59c:	beq	3ce64 <fputs@plt+0x2ba7c>
   3a5a0:	mov	r0, r7
   3a5a4:	bl	2f08c <fputs@plt+0x1dca4>
   3a5a8:	cmp	r0, #0
   3a5ac:	bne	3ce80 <fputs@plt+0x2ba98>
   3a5b0:	ldr	r3, [r7, #208]	; 0xd0
   3a5b4:	ldr	r2, [r7, #160]	; 0xa0
   3a5b8:	ldrb	r1, [r7, #10]
   3a5bc:	ldr	r0, [r7, #216]	; 0xd8
   3a5c0:	bl	2b1a4 <fputs@plt+0x19dbc>
   3a5c4:	mov	sl, r0
   3a5c8:	mov	r0, #0
   3a5cc:	str	r0, [r7, #216]	; 0xd8
   3a5d0:	mov	r0, r7
   3a5d4:	bl	2af68 <fputs@plt+0x19b80>
   3a5d8:	cmp	sl, #0
   3a5dc:	bne	3cf50 <fputs@plt+0x2bb68>
   3a5e0:	mov	r0, r7
   3a5e4:	mov	r1, r6
   3a5e8:	bl	40578 <fputs@plt+0x2f190>
   3a5ec:	b	3c42c <fputs@plt+0x2b044>
   3a5f0:	ldr	r0, [sl, #4]
   3a5f4:	ldr	r1, [sp, #152]	; 0x98
   3a5f8:	add	r0, r0, r0, lsl #2
   3a5fc:	add	r0, r1, r0, lsl #2
   3a600:	b	3d03c <fputs@plt+0x2bc54>
   3a604:	mov	r2, #4
   3a608:	strh	r2, [r1]
   3a60c:	ldr	r7, [sp, #156]	; 0x9c
   3a610:	add	r1, r5, r5, lsl #2
   3a614:	mov	r2, r7
   3a618:	ldr	r1, [r2, r1, lsl #3]!
   3a61c:	ldr	r3, [r2, #4]
   3a620:	subs	r2, r1, #1
   3a624:	sbcs	r2, r3, #0
   3a628:	blt	3a7f0 <fputs@plt+0x29408>
   3a62c:	add	r2, r4, r4, lsl #2
   3a630:	mov	lr, r6
   3a634:	mov	r4, #0
   3a638:	mov	ip, r8
   3a63c:	ldr	r6, [r7, r2, lsl #3]!
   3a640:	ldr	r7, [r7, #4]
   3a644:	adds	r2, r1, r6
   3a648:	adc	r5, r3, r7
   3a64c:	rsbs	r6, r6, #0
   3a650:	mov	r6, lr
   3a654:	rscs	r7, r7, #0
   3a658:	movwlt	r4, #1
   3a65c:	cmp	r4, #0
   3a660:	moveq	r5, r3
   3a664:	moveq	r2, r1
   3a668:	b	3a7f8 <fputs@plt+0x29410>
   3a66c:	mov	r8, r0
   3a670:	ldrh	r0, [sp, #176]	; 0xb0
   3a674:	movw	r1, #9312	; 0x2460
   3a678:	tst	r0, r1
   3a67c:	ldreq	r0, [sp, #192]	; 0xc0
   3a680:	cmpeq	r0, #0
   3a684:	beq	3a690 <fputs@plt+0x292a8>
   3a688:	add	r0, sp, #168	; 0xa8
   3a68c:	bl	33798 <fputs@plt+0x223b0>
   3a690:	mov	r0, #0
   3a694:	cmp	sl, #0
   3a698:	str	r0, [sp, #128]	; 0x80
   3a69c:	beq	3d048 <fputs@plt+0x2bc60>
   3a6a0:	b	3dbb8 <fputs@plt+0x2c7d0>
   3a6a4:	ldr	r0, [r5, #16]
   3a6a8:	mov	r7, r6
   3a6ac:	str	r2, [sp, #148]	; 0x94
   3a6b0:	ldr	r4, [r0]
   3a6b4:	ldr	r6, [r4]
   3a6b8:	ldr	r1, [r6, #36]	; 0x24
   3a6bc:	blx	r1
   3a6c0:	mov	sl, r0
   3a6c4:	mov	r0, r7
   3a6c8:	mov	r1, r4
   3a6cc:	bl	3360c <fputs@plt+0x22224>
   3a6d0:	cmp	sl, #0
   3a6d4:	bne	3dd9c <fputs@plt+0x2c9b4>
   3a6d8:	ldr	r0, [r5, #16]
   3a6dc:	ldr	r1, [r6, #40]	; 0x28
   3a6e0:	blx	r1
   3a6e4:	ldr	r5, [sp, #148]	; 0x94
   3a6e8:	ldr	sl, [sp, #160]	; 0xa0
   3a6ec:	ldr	r6, [sp, #132]	; 0x84
   3a6f0:	mov	r1, #0
   3a6f4:	cmp	r0, #0
   3a6f8:	str	r1, [sp, #128]	; 0x80
   3a6fc:	beq	3b5c0 <fputs@plt+0x2a1d8>
   3a700:	ldr	r9, [sp, #120]	; 0x78
   3a704:	ldr	r7, [sp, #152]	; 0x98
   3a708:	b	3b5d8 <fputs@plt+0x2a1f0>
   3a70c:	ldrb	r1, [r0, #3]
   3a710:	ldr	r9, [sp, #120]	; 0x78
   3a714:	ldr	r7, [sp, #152]	; 0x98
   3a718:	cmp	r1, #0
   3a71c:	beq	3b9cc <fputs@plt+0x2a5e4>
   3a720:	ldr	r1, [r0, #52]	; 0x34
   3a724:	cmp	r1, #0
   3a728:	beq	3b90c <fputs@plt+0x2a524>
   3a72c:	add	r1, r1, r3, lsl #2
   3a730:	ldr	r1, [r1, #4]
   3a734:	cmp	r1, #1
   3a738:	blt	3b90c <fputs@plt+0x2a524>
   3a73c:	ldr	r0, [r0, #48]	; 0x30
   3a740:	sub	r3, r1, #1
   3a744:	str	r0, [sp, #112]	; 0x70
   3a748:	b	3b9ec <fputs@plt+0x2a604>
   3a74c:	mov	r1, #4
   3a750:	strh	r1, [r0]
   3a754:	ldr	r1, [sp, #116]	; 0x74
   3a758:	ldr	r0, [sl, #4]
   3a75c:	ldr	r1, [r1]
   3a760:	ldr	r4, [r1, r0, lsl #2]
   3a764:	ldrb	r0, [r4, #2]
   3a768:	cmp	r0, #0
   3a76c:	beq	3a800 <fputs@plt+0x29418>
   3a770:	mov	r0, #1
   3a774:	strh	r0, [r5, #8]
   3a778:	mov	r7, sl
   3a77c:	b	3a824 <fputs@plt+0x2943c>
   3a780:	mov	r0, #1
   3a784:	strh	r0, [r5]
   3a788:	ldr	r1, [sp, #156]	; 0x9c
   3a78c:	add	r0, r6, r6, lsl #2
   3a790:	add	r0, r1, r0, lsl #3
   3a794:	ldrb	r1, [r0, #8]
   3a798:	tst	r1, #1
   3a79c:	bne	3a7b8 <fputs@plt+0x293d0>
   3a7a0:	mov	r1, #4
   3a7a4:	strh	r1, [r5]
   3a7a8:	bl	19e50 <fputs@plt+0x8a68>
   3a7ac:	mvn	r1, r1
   3a7b0:	mvn	r0, r0
   3a7b4:	strd	r0, [r4]
   3a7b8:	mov	r5, r7
   3a7bc:	mov	r7, sl
   3a7c0:	b	3cdd4 <fputs@plt+0x2b9ec>
   3a7c4:	mov	r1, #4
   3a7c8:	strh	r1, [r0]
   3a7cc:	mov	r0, #24
   3a7d0:	strb	r0, [sl]
   3a7d4:	ldr	r4, [sl, #16]
   3a7d8:	cmp	r4, #0
   3a7dc:	beq	3a82c <fputs@plt+0x29444>
   3a7e0:	mov	r0, r4
   3a7e4:	bl	11220 <strlen@plt>
   3a7e8:	bic	r0, r0, #-1073741824	; 0xc0000000
   3a7ec:	b	3a830 <fputs@plt+0x29448>
   3a7f0:	mvn	r2, #0
   3a7f4:	mvn	r5, #0
   3a7f8:	stm	r0, {r2, r5}
   3a7fc:	b	3b8dc <fputs@plt+0x2a4f4>
   3a800:	ldrb	r0, [r4, #3]
   3a804:	str	sl, [sp, #160]	; 0xa0
   3a808:	cmp	r0, #0
   3a80c:	beq	3bad0 <fputs@plt+0x2a6e8>
   3a810:	ldrd	r0, [r4, #40]	; 0x28
   3a814:	str	r1, [sp, #172]	; 0xac
   3a818:	str	r0, [sp, #168]	; 0xa8
   3a81c:	strd	r0, [r5]
   3a820:	ldr	r7, [sp, #160]	; 0xa0
   3a824:	mov	r5, r9
   3a828:	b	3d048 <fputs@plt+0x2bc60>
   3a82c:	mov	r0, #0
   3a830:	ldr	r1, [sp, #96]	; 0x60
   3a834:	str	r0, [sl, #4]
   3a838:	cmp	r1, #1
   3a83c:	beq	3a8e4 <fputs@plt+0x294fc>
   3a840:	mov	r0, #0
   3a844:	mov	r1, r4
   3a848:	mvn	r2, #0
   3a84c:	mov	r3, #1
   3a850:	str	r0, [sp]
   3a854:	mov	r0, r5
   3a858:	bl	1a320 <fputs@plt+0x8f38>
   3a85c:	ldr	r9, [sp, #120]	; 0x78
   3a860:	cmp	r0, #0
   3a864:	bne	3def0 <fputs@plt+0x2cb08>
   3a868:	ldrh	r0, [r5, #8]
   3a86c:	tst	r0, #2
   3a870:	beq	3a89c <fputs@plt+0x294b4>
   3a874:	ldrb	r1, [r5, #10]
   3a878:	ldr	r2, [sp, #96]	; 0x60
   3a87c:	cmp	r1, r2
   3a880:	beq	3a89c <fputs@plt+0x294b4>
   3a884:	ldr	r1, [sp, #96]	; 0x60
   3a888:	mov	r0, r5
   3a88c:	bl	33cf8 <fputs@plt+0x22910>
   3a890:	cmp	r0, #0
   3a894:	bne	3dc98 <fputs@plt+0x2c8b0>
   3a898:	ldrh	r0, [r5, #8]
   3a89c:	mov	r2, #0
   3a8a0:	orr	r0, r0, #2048	; 0x800
   3a8a4:	mov	r1, #0
   3a8a8:	str	r2, [r5, #24]
   3a8ac:	strh	r0, [r5, #8]
   3a8b0:	str	r1, [sp, #128]	; 0x80
   3a8b4:	ldrb	r0, [sl, #1]
   3a8b8:	cmp	r0, #255	; 0xff
   3a8bc:	bne	3a8cc <fputs@plt+0x294e4>
   3a8c0:	ldr	r1, [sl, #16]
   3a8c4:	mov	r0, r8
   3a8c8:	bl	13dc4 <fputs@plt+0x29dc>
   3a8cc:	mov	r0, #255	; 0xff
   3a8d0:	strb	r0, [sl, #1]
   3a8d4:	ldr	r0, [r5, #16]
   3a8d8:	str	r0, [sl, #16]
   3a8dc:	ldr	r0, [r5, #12]
   3a8e0:	str	r0, [sl, #4]
   3a8e4:	ldr	r1, [r8, #92]	; 0x5c
   3a8e8:	ldr	r5, [sp, #148]	; 0x94
   3a8ec:	cmp	r0, r1
   3a8f0:	bgt	3dbc0 <fputs@plt+0x2c7d8>
   3a8f4:	ldr	r0, [sp, #108]	; 0x6c
   3a8f8:	ldr	r1, [sl, #8]
   3a8fc:	movw	r3, #9312	; 0x2460
   3a900:	ldr	r0, [r0]
   3a904:	add	r1, r1, r1, lsl #2
   3a908:	add	r0, r0, r1, lsl #3
   3a90c:	mov	r1, r0
   3a910:	ldrh	r2, [r1, #8]!
   3a914:	tst	r2, r3
   3a918:	beq	3a924 <fputs@plt+0x2953c>
   3a91c:	bl	406f0 <fputs@plt+0x2f308>
   3a920:	b	3a92c <fputs@plt+0x29544>
   3a924:	mov	r2, #4
   3a928:	strh	r2, [r1]
   3a92c:	movw	r1, #2562	; 0xa02
   3a930:	ldr	r2, [sp, #96]	; 0x60
   3a934:	strh	r1, [r0, #8]
   3a938:	ldr	r1, [sl, #16]
   3a93c:	str	r1, [r0, #16]
   3a940:	ldr	r1, [sl, #4]
   3a944:	strb	r2, [r0, #10]
   3a948:	str	r1, [r0, #12]
   3a94c:	ldrb	r1, [sl, #3]
   3a950:	cmp	r1, #0
   3a954:	beq	3d044 <fputs@plt+0x2bc5c>
   3a958:	ldr	r1, [sl, #12]
   3a95c:	ldr	r2, [sp, #156]	; 0x9c
   3a960:	mov	r7, sl
   3a964:	add	r1, r1, r1, lsl #2
   3a968:	ldr	r1, [r2, r1, lsl #3]!
   3a96c:	ldr	r2, [r2, #4]
   3a970:	orrs	r1, r1, r2
   3a974:	movne	r1, #2576	; 0xa10
   3a978:	strhne	r1, [r0, #8]
   3a97c:	b	3d048 <fputs@plt+0x2bc60>
   3a980:	ldr	r0, [r8, #4]
   3a984:	cmp	r0, #0
   3a988:	beq	3d044 <fputs@plt+0x2bc5c>
   3a98c:	ldrb	r1, [r0, #87]	; 0x57
   3a990:	orr	r1, r1, #1
   3a994:	strb	r1, [r0, #87]	; 0x57
   3a998:	ldr	r0, [r0, #52]	; 0x34
   3a99c:	b	3a984 <fputs@plt+0x2959c>
   3a9a0:	mov	r2, #4
   3a9a4:	strh	r2, [r1]
   3a9a8:	ldr	r1, [r6, #176]	; 0xb0
   3a9ac:	ldr	r2, [r1, #8]
   3a9b0:	ldr	r3, [r1, #16]
   3a9b4:	ldr	r1, [r1, #48]	; 0x30
   3a9b8:	add	r1, r1, r1, lsl #2
   3a9bc:	add	r1, r2, r1, lsl #2
   3a9c0:	ldr	r2, [sl, #4]
   3a9c4:	ldr	r1, [r1, #4]
   3a9c8:	add	r1, r1, r2
   3a9cc:	add	r1, r1, r1, lsl #2
   3a9d0:	add	r1, r3, r1, lsl #3
   3a9d4:	mov	r2, #4096	; 0x1000
   3a9d8:	bl	3e194 <fputs@plt+0x2cdac>
   3a9dc:	b	3d044 <fputs@plt+0x2bc5c>
   3a9e0:	mov	r2, #4
   3a9e4:	strh	r2, [r1]
   3a9e8:	ldr	r1, [sl, #4]
   3a9ec:	ldr	r2, [r8, #16]
   3a9f0:	ldr	r7, [sl, #12]
   3a9f4:	add	r1, r2, r1, lsl #4
   3a9f8:	cmp	r7, #0
   3a9fc:	ldr	r3, [r1, #4]
   3aa00:	ldr	r1, [r3, #4]
   3aa04:	beq	3aa18 <fputs@plt+0x29630>
   3aa08:	ldr	r2, [r1, #44]	; 0x2c
   3aa0c:	cmp	r2, r7
   3aa10:	movcc	r2, r7
   3aa14:	b	3aa1c <fputs@plt+0x29634>
   3aa18:	mov	r2, #0
   3aa1c:	ldr	r3, [r3]
   3aa20:	cmp	r2, #0
   3aa24:	str	r3, [r1, #4]
   3aa28:	ldr	r1, [r1]
   3aa2c:	ble	3aa38 <fputs@plt+0x29650>
   3aa30:	str	r2, [r1, #164]	; 0xa4
   3aa34:	b	3aa3c <fputs@plt+0x29654>
   3aa38:	ldr	r2, [r1, #164]	; 0xa4
   3aa3c:	asr	r3, r2, #31
   3aa40:	strd	r2, [r0]
   3aa44:	b	3d044 <fputs@plt+0x2bc5c>
   3aa48:	ldr	r0, [r6, #36]	; 0x24
   3aa4c:	add	r2, r0, #8
   3aa50:	ldr	r1, [r0]
   3aa54:	mov	r0, r5
   3aa58:	mov	r3, r4
   3aa5c:	bl	3f508 <fputs@plt+0x2e120>
   3aa60:	ldr	r5, [sp, #148]	; 0x94
   3aa64:	cmp	r7, #1
   3aa68:	blt	3aa8c <fputs@plt+0x296a4>
   3aa6c:	ldr	r0, [r4, #4]
   3aa70:	add	r0, r0, #8
   3aa74:	ldrb	r1, [r0]
   3aa78:	tst	r1, #1
   3aa7c:	bne	3ad74 <fputs@plt+0x2998c>
   3aa80:	add	r0, r0, #40	; 0x28
   3aa84:	subs	r7, r7, #1
   3aa88:	bne	3aa74 <fputs@plt+0x2968c>
   3aa8c:	ldr	r1, [sp, #156]	; 0x9c
   3aa90:	add	r0, r8, r8, lsl #2
   3aa94:	mov	r2, #0
   3aa98:	mov	r3, #0
   3aa9c:	str	r2, [sp, #128]	; 0x80
   3aaa0:	mov	r2, r4
   3aaa4:	add	r1, r1, r0, lsl #3
   3aaa8:	ldr	r0, [r1, #12]
   3aaac:	ldr	r1, [r1, #16]
   3aab0:	bl	416b4 <fputs@plt+0x302cc>
   3aab4:	ldr	r6, [sp, #132]	; 0x84
   3aab8:	ldr	r8, [sp, #124]	; 0x7c
   3aabc:	b	3d020 <fputs@plt+0x2bc38>
   3aac0:	add	r1, sp, #168	; 0xa8
   3aac4:	bl	3e584 <fputs@plt+0x2d19c>
   3aac8:	ldr	r0, [sp, #168]	; 0xa8
   3aacc:	cmp	r0, #7
   3aad0:	beq	3aaec <fputs@plt+0x29704>
   3aad4:	sub	r1, r0, #1
   3aad8:	cmp	r1, #8
   3aadc:	bhi	3aaec <fputs@plt+0x29704>
   3aae0:	ldrb	r0, [r6, #60]	; 0x3c
   3aae4:	and	r0, r0, #1
   3aae8:	b	3b288 <fputs@plt+0x29ea0>
   3aaec:	cmp	r0, #11
   3aaf0:	blt	3b284 <fputs@plt+0x29e9c>
   3aaf4:	ands	r0, r0, #1
   3aaf8:	beq	3b284 <fputs@plt+0x29e9c>
   3aafc:	ldrb	r0, [r6, #60]	; 0x3c
   3ab00:	and	r0, r0, #2
   3ab04:	b	3b288 <fputs@plt+0x29ea0>
   3ab08:	ldr	r9, [sl, #20]
   3ab0c:	str	r9, [sl, #16]
   3ab10:	ldrh	r0, [sl, #8]
   3ab14:	and	r0, r0, #13
   3ab18:	strh	r0, [sl, #8]
   3ab1c:	cmp	r5, #127	; 0x7f
   3ab20:	bhi	3ab70 <fputs@plt+0x29788>
   3ab24:	strb	r5, [r9]
   3ab28:	mov	r0, #1
   3ab2c:	b	3ab80 <fputs@plt+0x29798>
   3ab30:	ldr	r0, [sp, #128]	; 0x80
   3ab34:	mov	r4, #0
   3ab38:	mov	r1, #0
   3ab3c:	b	3d094 <fputs@plt+0x2bcac>
   3ab40:	mov	r2, #4
   3ab44:	strh	r2, [r1]
   3ab48:	mov	r1, r4
   3ab4c:	mov	r2, #2048	; 0x800
   3ab50:	bl	3e194 <fputs@plt+0x2cdac>
   3ab54:	b	3d048 <fputs@plt+0x2bc60>
   3ab58:	ldr	r7, [sp, #160]	; 0xa0
   3ab5c:	mov	r0, #0
   3ab60:	str	r0, [sp, #128]	; 0x80
   3ab64:	mov	r5, r8
   3ab68:	mov	r8, r9
   3ab6c:	b	3d048 <fputs@plt+0x2bc60>
   3ab70:	asr	r3, r5, #31
   3ab74:	mov	r0, r9
   3ab78:	mov	r2, r5
   3ab7c:	bl	3e7b0 <fputs@plt+0x2d3c8>
   3ab80:	uxtb	r6, r0
   3ab84:	sub	r8, r9, #1
   3ab88:	ldr	r2, [r7, #28]
   3ab8c:	cmp	r2, #128	; 0x80
   3ab90:	bcs	3abe0 <fputs@plt+0x297f8>
   3ab94:	sub	r0, r2, #1
   3ab98:	strb	r2, [r9, r6]
   3ab9c:	add	r6, r6, #1
   3aba0:	cmp	r0, #6
   3aba4:	bhi	3ac14 <fputs@plt+0x2982c>
   3aba8:	movw	r1, #49786	; 0xc27a
   3abac:	add	r0, r8, r5
   3abb0:	movt	r1, #8
   3abb4:	ldrb	r4, [r1, r2]
   3abb8:	ldr	r2, [r7]
   3abbc:	ldr	r1, [r7, #4]
   3abc0:	mov	r3, r4
   3abc4:	strb	r2, [r0, r3]
   3abc8:	lsr	r2, r2, #8
   3abcc:	subs	r3, r3, #1
   3abd0:	orr	r2, r2, r1, lsl #24
   3abd4:	lsr	r1, r1, #8
   3abd8:	bne	3abc4 <fputs@plt+0x297dc>
   3abdc:	b	3ac2c <fputs@plt+0x29844>
   3abe0:	add	r0, r9, r6
   3abe4:	mov	r3, #0
   3abe8:	bl	3e7b0 <fputs@plt+0x2d3c8>
   3abec:	mov	r1, r0
   3abf0:	add	r0, r9, r5
   3abf4:	uxtab	r6, r6, r1
   3abf8:	ldr	r4, [r7, #12]
   3abfc:	cmp	r4, #0
   3ac00:	beq	3ac28 <fputs@plt+0x29840>
   3ac04:	ldr	r1, [r7, #16]
   3ac08:	mov	r2, r4
   3ac0c:	bl	11244 <memcpy@plt>
   3ac10:	b	3ac2c <fputs@plt+0x29844>
   3ac14:	mov	r4, #0
   3ac18:	cmp	r2, #12
   3ac1c:	bcc	3ac2c <fputs@plt+0x29844>
   3ac20:	add	r0, r9, r5
   3ac24:	b	3abf8 <fputs@plt+0x29810>
   3ac28:	mov	r4, #0
   3ac2c:	ldr	r0, [sp, #112]	; 0x70
   3ac30:	add	r7, r7, #40	; 0x28
   3ac34:	add	r5, r4, r5
   3ac38:	cmp	r7, r0
   3ac3c:	bls	3ab88 <fputs@plt+0x297a0>
   3ac40:	mov	r1, #16
   3ac44:	mov	r0, sl
   3ac48:	strh	r1, [r0, #8]!
   3ac4c:	ldr	r1, [sp, #88]	; 0x58
   3ac50:	ldr	r2, [sp, #104]	; 0x68
   3ac54:	str	r1, [r0, #4]
   3ac58:	ldr	r1, [sp, #100]	; 0x64
   3ac5c:	orrs	r1, r2, r1
   3ac60:	movwne	r1, #16400	; 0x4010
   3ac64:	strne	r2, [sl]
   3ac68:	strhne	r1, [r0]
   3ac6c:	mov	r0, #1
   3ac70:	strb	r0, [sl, #10]
   3ac74:	b	3c3c0 <fputs@plt+0x2afd8>
   3ac78:	mov	r2, #4
   3ac7c:	strh	r2, [r1]
   3ac80:	ldr	r1, [sp, #128]	; 0x80
   3ac84:	str	r6, [r0]
   3ac88:	str	r1, [r0, #4]
   3ac8c:	mov	r0, #0
   3ac90:	str	r0, [sp, #128]	; 0x80
   3ac94:	ldr	r6, [sp, #132]	; 0x84
   3ac98:	b	3cb5c <fputs@plt+0x2b774>
   3ac9c:	mov	r5, #0
   3aca0:	add	r0, r4, #64	; 0x40
   3aca4:	mov	r1, r5
   3aca8:	bl	45d0c <fputs@plt+0x34924>
   3acac:	cmp	r0, #0
   3acb0:	str	r5, [r4, #20]
   3acb4:	bne	3dfbc <fputs@plt+0x2cbd4>
   3acb8:	mov	r0, #0
   3acbc:	mov	r1, #0
   3acc0:	str	r0, [sp, #128]	; 0x80
   3acc4:	ldr	r0, [sp, #24]
   3acc8:	strb	r1, [r0, #2]
   3accc:	b	3c5f4 <fputs@plt+0x2b20c>
   3acd0:	ldr	r2, [sp, #160]	; 0xa0
   3acd4:	ldr	r0, [r4, #12]
   3acd8:	ldr	r1, [r2, #12]
   3acdc:	strb	r1, [r0, #76]	; 0x4c
   3ace0:	ldr	r0, [r2, #4]
   3ace4:	cmp	r0, #1
   3ace8:	bne	3ad18 <fputs@plt+0x29930>
   3acec:	ldr	r0, [r8, #4]
   3acf0:	cmp	r0, #0
   3acf4:	beq	3ad0c <fputs@plt+0x29924>
   3acf8:	ldrb	r1, [r0, #87]	; 0x57
   3acfc:	orr	r1, r1, #1
   3ad00:	strb	r1, [r0, #87]	; 0x57
   3ad04:	ldr	r0, [r0, #52]	; 0x34
   3ad08:	b	3acf0 <fputs@plt+0x29908>
   3ad0c:	ldrb	r0, [r6, #87]	; 0x57
   3ad10:	and	r0, r0, #254	; 0xfe
   3ad14:	strb	r0, [r6, #87]	; 0x57
   3ad18:	mov	r0, #0
   3ad1c:	str	r0, [sp, #128]	; 0x80
   3ad20:	cmp	sl, #0
   3ad24:	beq	3cb5c <fputs@plt+0x2b774>
   3ad28:	b	3d9d0 <fputs@plt+0x2c5e8>
   3ad2c:	ldr	r4, [sp, #168]	; 0xa8
   3ad30:	ldr	r0, [r4, #52]	; 0x34
   3ad34:	ldr	r2, [r4, #84]	; 0x54
   3ad38:	mov	r1, r4
   3ad3c:	bl	44364 <fputs@plt+0x32f7c>
   3ad40:	mov	sl, r0
   3ad44:	mov	r8, #0
   3ad48:	cmp	r4, #0
   3ad4c:	beq	3c18c <fputs@plt+0x2ada4>
   3ad50:	ldr	r0, [r4, #72]	; 0x48
   3ad54:	bl	2de80 <fputs@plt+0x1ca98>
   3ad58:	b	3c18c <fputs@plt+0x2ada4>
   3ad5c:	cmp	r8, #0
   3ad60:	rsbne	r0, r0, #0
   3ad64:	str	r0, [sp, #72]	; 0x48
   3ad68:	mov	r0, #0
   3ad6c:	str	r0, [sp, #80]	; 0x50
   3ad70:	b	3c3c0 <fputs@plt+0x2afd8>
   3ad74:	ldr	r6, [sp, #132]	; 0x84
   3ad78:	mov	r0, #0
   3ad7c:	str	r0, [sp, #128]	; 0x80
   3ad80:	b	3af80 <fputs@plt+0x29b98>
   3ad84:	eor	r0, r3, #-2147483648	; 0x80000000
   3ad88:	mov	r4, #-2147483648	; 0x80000000
   3ad8c:	orrs	r0, r2, r0
   3ad90:	bne	3b68c <fputs@plt+0x2a2a4>
   3ad94:	mov	r0, #1
   3ad98:	cmn	r1, #1
   3ad9c:	str	r0, [sp, #112]	; 0x70
   3ada0:	bgt	397c8 <fputs@plt+0x283e0>
   3ada4:	eor	r5, r1, r4
   3ada8:	mov	r4, r8
   3adac:	b	3cefc <fputs@plt+0x2bb14>
   3adb0:	subs	r0, r2, #1
   3adb4:	str	r0, [sp, #100]	; 0x64
   3adb8:	adc	r0, r3, #0
   3adbc:	adds	r4, r2, r3, asr #31
   3adc0:	mov	r4, r8
   3adc4:	adc	r8, r3, #0
   3adc8:	str	r0, [sp, #104]	; 0x68
   3adcc:	str	r4, [sp, #88]	; 0x58
   3add0:	sub	r0, r3, r8
   3add4:	str	r0, [sp, #32]
   3add8:	adds	r0, r4, r1, asr #31
   3addc:	adc	lr, r1, #0
   3ade0:	sub	r0, r1, lr
   3ade4:	str	r0, [sp, #28]
   3ade8:	subs	r0, r4, #1
   3adec:	mvn	r4, #1
   3adf0:	adc	ip, r1, #0
   3adf4:	subs	r0, r4, r0
   3adf8:	rscs	r0, ip, #1
   3adfc:	bcc	3b6d8 <fputs@plt+0x2a2f0>
   3ae00:	ldr	r0, [sp, #100]	; 0x64
   3ae04:	mvn	r4, #1
   3ae08:	subs	r0, r4, r0
   3ae0c:	ldr	r0, [sp, #104]	; 0x68
   3ae10:	rscs	r0, r0, #1
   3ae14:	bcc	3c4a0 <fputs@plt+0x2b0b8>
   3ae18:	ldr	r7, [sp, #88]	; 0x58
   3ae1c:	umull	r4, r0, r7, r2
   3ae20:	mla	r0, r7, r3, r0
   3ae24:	mla	r5, r1, r2, r0
   3ae28:	b	3cefc <fputs@plt+0x2bb14>
   3ae2c:	orrs	r0, r2, r3
   3ae30:	beq	3b170 <fputs@plt+0x29d88>
   3ae34:	and	r0, r2, r3
   3ae38:	cmn	r0, #1
   3ae3c:	moveq	r0, #-2147483648	; 0x80000000
   3ae40:	moveq	r4, #1
   3ae44:	eoreq	r0, r1, r0
   3ae48:	streq	r4, [sp, #112]	; 0x70
   3ae4c:	orrseq	r0, r8, r0
   3ae50:	beq	397c8 <fputs@plt+0x283e0>
   3ae54:	mov	r0, r8
   3ae58:	bl	88a7c <fputs@plt+0x77694>
   3ae5c:	mov	r4, r0
   3ae60:	mov	r5, r1
   3ae64:	b	3cefc <fputs@plt+0x2bb14>
   3ae68:	vcmpe.f64	d16, d17
   3ae6c:	mov	r0, #0
   3ae70:	vmrs	APSR_nzcv, fpscr
   3ae74:	movwgt	r0, #1
   3ae78:	and	r0, r9, r0
   3ae7c:	add	r9, r0, r9
   3ae80:	ldr	r0, [r5, #16]
   3ae84:	sub	r1, fp, #128	; 0x80
   3ae88:	mov	r4, #0
   3ae8c:	mov	r2, r8
   3ae90:	mov	r3, r7
   3ae94:	str	sl, [sp, #160]	; 0xa0
   3ae98:	str	r1, [sp, #4]
   3ae9c:	mov	r1, #0
   3aea0:	str	r4, [sp]
   3aea4:	bl	3ee18 <fputs@plt+0x2da30>
   3aea8:	str	r8, [r5, #40]	; 0x28
   3aeac:	str	r7, [r5, #44]	; 0x2c
   3aeb0:	cmp	r0, #0
   3aeb4:	ldr	r6, [sp, #132]	; 0x84
   3aeb8:	ldr	r7, [sp, #148]	; 0x94
   3aebc:	ldr	r8, [sp, #124]	; 0x7c
   3aec0:	bne	3d90c <fputs@plt+0x2c524>
   3aec4:	mov	r0, #0
   3aec8:	cmp	r9, #65	; 0x41
   3aecc:	str	r0, [r5, #56]	; 0x38
   3aed0:	strb	r0, [r5, #3]
   3aed4:	ldr	r0, [fp, #-128]	; 0xffffff80
   3aed8:	blt	3af00 <fputs@plt+0x29b18>
   3aedc:	cmp	r0, #0
   3aee0:	bmi	3af44 <fputs@plt+0x29b5c>
   3aee4:	cmp	r9, #66	; 0x42
   3aee8:	cmpeq	r0, #0
   3aeec:	beq	3af44 <fputs@plt+0x29b5c>
   3aef0:	ldr	sl, [sp, #160]	; 0xa0
   3aef4:	mov	r0, #0
   3aef8:	str	r0, [fp, #-128]	; 0xffffff80
   3aefc:	b	3af8c <fputs@plt+0x29ba4>
   3af00:	cmp	r0, #0
   3af04:	bgt	3af2c <fputs@plt+0x29b44>
   3af08:	cmp	r9, #63	; 0x3f
   3af0c:	cmpeq	r0, #0
   3af10:	beq	3af2c <fputs@plt+0x29b44>
   3af14:	ldr	r0, [r5, #16]
   3af18:	ldrb	r0, [r0, #66]	; 0x42
   3af1c:	subs	r0, r0, #1
   3af20:	movwne	r0, #1
   3af24:	str	r0, [fp, #-128]	; 0xffffff80
   3af28:	b	3af64 <fputs@plt+0x29b7c>
   3af2c:	mov	r0, #0
   3af30:	sub	r1, fp, #128	; 0x80
   3af34:	str	r0, [fp, #-128]	; 0xffffff80
   3af38:	ldr	r0, [r5, #16]
   3af3c:	bl	3f410 <fputs@plt+0x2e028>
   3af40:	b	3af58 <fputs@plt+0x29b70>
   3af44:	mov	r0, #0
   3af48:	sub	r1, fp, #128	; 0x80
   3af4c:	str	r0, [fp, #-128]	; 0xffffff80
   3af50:	ldr	r0, [r5, #16]
   3af54:	bl	3f394 <fputs@plt+0x2dfac>
   3af58:	cmp	r0, #0
   3af5c:	bne	3d90c <fputs@plt+0x2c524>
   3af60:	ldr	r0, [fp, #-128]	; 0xffffff80
   3af64:	ldr	sl, [sp, #160]	; 0xa0
   3af68:	mov	r1, #0
   3af6c:	cmp	r0, #0
   3af70:	str	r1, [sp, #128]	; 0x80
   3af74:	beq	3af8c <fputs@plt+0x29ba4>
   3af78:	ldr	r6, [sp, #132]	; 0x84
   3af7c:	ldr	r5, [sp, #148]	; 0x94
   3af80:	ldr	r8, [sp, #124]	; 0x7c
   3af84:	ldr	r7, [sp, #152]	; 0x98
   3af88:	b	3d02c <fputs@plt+0x2bc44>
   3af8c:	cmp	r4, #0
   3af90:	mov	r0, #0
   3af94:	addne	sl, sl, #20
   3af98:	str	r0, [sp, #128]	; 0x80
   3af9c:	ldr	r6, [sp, #132]	; 0x84
   3afa0:	ldr	r5, [sp, #148]	; 0x94
   3afa4:	ldr	r8, [sp, #124]	; 0x7c
   3afa8:	b	3d044 <fputs@plt+0x2bc5c>
   3afac:	orrs	r0, r2, r3
   3afb0:	beq	3b170 <fputs@plt+0x29d88>
   3afb4:	and	r0, r2, r3
   3afb8:	cmn	r0, #1
   3afbc:	mov	r0, r8
   3afc0:	moveq	r3, #0
   3afc4:	moveq	r2, #1
   3afc8:	bl	88a7c <fputs@plt+0x77694>
   3afcc:	mov	r4, r2
   3afd0:	mov	r5, r3
   3afd4:	b	3cefc <fputs@plt+0x2bb14>
   3afd8:	ldr	r0, [sp, #112]	; 0x70
   3afdc:	cmp	r0, #1
   3afe0:	bne	3aff0 <fputs@plt+0x29c08>
   3afe4:	ldr	r0, [r8, #160]	; 0xa0
   3afe8:	cmp	r0, #1
   3afec:	bge	3e00c <fputs@plt+0x2cc24>
   3aff0:	ldr	r0, [r6, #24]
   3aff4:	ldr	r5, [sp, #112]	; 0x70
   3aff8:	mov	r8, #0
   3affc:	cmp	r0, #0
   3b000:	beq	3bfa8 <fputs@plt+0x2abc0>
   3b004:	ldr	r1, [sp, #124]	; 0x7c
   3b008:	cmp	r5, #2
   3b00c:	ldr	r0, [r1, #432]	; 0x1b0
   3b010:	sub	r7, r0, r4
   3b014:	bne	3bee0 <fputs@plt+0x2aaf8>
   3b018:	ldr	r0, [r1, #20]
   3b01c:	ldr	r1, [r1, #24]
   3b020:	ubfx	r1, r1, #1, #1
   3b024:	cmp	r0, #1
   3b028:	blt	3c028 <fputs@plt+0x2ac40>
   3b02c:	str	r8, [sp, #104]	; 0x68
   3b030:	ldr	r8, [sp, #124]	; 0x7c
   3b034:	eor	r4, r1, #1
   3b038:	mov	r9, #0
   3b03c:	str	r1, [sp, #100]	; 0x64
   3b040:	ldr	r0, [r8, #16]
   3b044:	mov	r1, #516	; 0x204
   3b048:	mov	r2, r4
   3b04c:	add	r0, r0, r9, lsl #4
   3b050:	ldr	r0, [r0, #4]
   3b054:	bl	3199c <fputs@plt+0x205b4>
   3b058:	cmp	r0, #0
   3b05c:	bne	3da90 <fputs@plt+0x2c6a8>
   3b060:	ldr	r0, [r8, #20]
   3b064:	add	r9, r9, #1
   3b068:	cmp	r9, r0
   3b06c:	blt	3b040 <fputs@plt+0x29c58>
   3b070:	mov	r1, #0
   3b074:	ldr	r9, [sp, #120]	; 0x78
   3b078:	ldr	r8, [sp, #104]	; 0x68
   3b07c:	str	r1, [sp, #128]	; 0x80
   3b080:	ldr	r1, [sp, #100]	; 0x64
   3b084:	b	3bee8 <fputs@plt+0x2ab00>
   3b088:	mov	r7, sl
   3b08c:	mov	r5, r3
   3b090:	b	3d048 <fputs@plt+0x2bc60>
   3b094:	vmov	r0, r1, d9
   3b098:	bl	88b9c <fputs@plt+0x777b4>
   3b09c:	mov	r7, r0
   3b0a0:	mov	r4, r1
   3b0a4:	vmov	r0, r1, d8
   3b0a8:	bl	88b9c <fputs@plt+0x777b4>
   3b0ac:	orrs	r2, r7, r4
   3b0b0:	beq	3b170 <fputs@plt+0x29d88>
   3b0b4:	and	r2, r7, r4
   3b0b8:	cmn	r2, #1
   3b0bc:	moveq	r4, #0
   3b0c0:	moveq	r7, #1
   3b0c4:	mov	r2, r7
   3b0c8:	mov	r3, r4
   3b0cc:	bl	88a7c <fputs@plt+0x77694>
   3b0d0:	mov	r0, r2
   3b0d4:	mov	r1, r3
   3b0d8:	bl	88a1c <fputs@plt+0x77634>
   3b0dc:	vmov	d16, r0, r1
   3b0e0:	b	3b104 <fputs@plt+0x29d1c>
   3b0e4:	vsub.f64	d16, d8, d9
   3b0e8:	b	3b104 <fputs@plt+0x29d1c>
   3b0ec:	vmul.f64	d16, d9, d8
   3b0f0:	b	3b104 <fputs@plt+0x29d1c>
   3b0f4:	vcmp.f64	d9, #0.0
   3b0f8:	vmrs	APSR_nzcv, fpscr
   3b0fc:	beq	3b170 <fputs@plt+0x29d88>
   3b100:	vdiv.f64	d16, d8, d9
   3b104:	vstr	d16, [sp, #168]	; 0xa8
   3b108:	vldr	d17, [sp, #168]	; 0xa8
   3b10c:	vstr	d17, [fp, #-128]	; 0xffffff80
   3b110:	vldr	d17, [sp, #168]	; 0xa8
   3b114:	vldr	d18, [fp, #-128]	; 0xffffff80
   3b118:	vcmp.f64	d17, d18
   3b11c:	vmrs	APSR_nzcv, fpscr
   3b120:	bne	3b170 <fputs@plt+0x29d88>
   3b124:	vstr	d16, [r6]
   3b128:	ldrh	r0, [r6, #8]
   3b12c:	and	r0, r0, #15872	; 0x3e00
   3b130:	orr	r0, r0, #8
   3b134:	strh	r0, [r6, #8]
   3b138:	orr	r0, r5, sl
   3b13c:	tst	r0, #8
   3b140:	bne	3c3c0 <fputs@plt+0x2afd8>
   3b144:	ldr	r0, [sp, #112]	; 0x70
   3b148:	ldr	r4, [sp, #132]	; 0x84
   3b14c:	ldr	r8, [sp, #124]	; 0x7c
   3b150:	cmp	r0, #0
   3b154:	bne	3b160 <fputs@plt+0x29d78>
   3b158:	mov	r0, r6
   3b15c:	bl	3e250 <fputs@plt+0x2ce68>
   3b160:	ldr	r5, [sp, #148]	; 0x94
   3b164:	ldr	r7, [sp, #160]	; 0xa0
   3b168:	mov	r6, r4
   3b16c:	b	3d048 <fputs@plt+0x2bc60>
   3b170:	mov	r0, r6
   3b174:	movw	r2, #9312	; 0x2460
   3b178:	ldrh	r1, [r0, #8]!
   3b17c:	tst	r1, r2
   3b180:	beq	3b190 <fputs@plt+0x29da8>
   3b184:	mov	r0, r6
   3b188:	bl	337e4 <fputs@plt+0x223fc>
   3b18c:	b	3c3c0 <fputs@plt+0x2afd8>
   3b190:	mov	r1, #1
   3b194:	strh	r1, [r0]
   3b198:	b	3c3c0 <fputs@plt+0x2afd8>
   3b19c:	mov	r3, #0
   3b1a0:	mov	r2, #1
   3b1a4:	strd	r2, [r0]
   3b1a8:	mov	r0, #4
   3b1ac:	strh	r0, [r1]
   3b1b0:	b	3d048 <fputs@plt+0x2bc60>
   3b1b4:	ldr	r0, [sp, #184]	; 0xb8
   3b1b8:	ldrsb	r1, [r0]
   3b1bc:	cmp	r1, #0
   3b1c0:	bmi	3c058 <fputs@plt+0x2ac70>
   3b1c4:	uxtb	r5, r1
   3b1c8:	str	r5, [fp, #-160]	; 0xffffff60
   3b1cc:	b	3c064 <fputs@plt+0x2ac7c>
   3b1d0:	ldr	r0, [sp, #168]	; 0xa8
   3b1d4:	str	r6, [sp, #100]	; 0x64
   3b1d8:	cmp	r0, #0
   3b1dc:	beq	3b1e8 <fputs@plt+0x29e00>
   3b1e0:	ldr	r0, [r0, #72]	; 0x48
   3b1e4:	bl	2de80 <fputs@plt+0x1ca98>
   3b1e8:	ldr	r1, [sp, #100]	; 0x64
   3b1ec:	sub	r2, fp, #128	; 0x80
   3b1f0:	mov	r0, r9
   3b1f4:	mov	r3, #0
   3b1f8:	mov	r6, #0
   3b1fc:	bl	2ed18 <fputs@plt+0x1d930>
   3b200:	cmp	r0, #0
   3b204:	bne	3da9c <fputs@plt+0x2c6b4>
   3b208:	ldr	r4, [fp, #-128]	; 0xffffff80
   3b20c:	mov	r0, r9
   3b210:	mov	r2, #1
   3b214:	mov	r3, #0
   3b218:	str	r7, [sp]
   3b21c:	str	r6, [sp, #4]
   3b220:	mov	r1, r4
   3b224:	bl	3100c <fputs@plt+0x1fc24>
   3b228:	mov	sl, r0
   3b22c:	cmp	r4, #0
   3b230:	beq	3b23c <fputs@plt+0x29e54>
   3b234:	ldr	r0, [r4, #72]	; 0x48
   3b238:	bl	2de80 <fputs@plt+0x1ca98>
   3b23c:	ldr	r6, [sp, #100]	; 0x64
   3b240:	cmp	sl, #0
   3b244:	mov	r4, #0
   3b248:	bne	3dc68 <fputs@plt+0x2c880>
   3b24c:	mov	r0, #0
   3b250:	sub	r2, fp, #128	; 0x80
   3b254:	mov	r1, r6
   3b258:	mov	r3, #0
   3b25c:	str	r0, [fp, #-128]	; 0xffffff80
   3b260:	mov	r0, r9
   3b264:	bl	2ed18 <fputs@plt+0x1d930>
   3b268:	ldr	r7, [fp, #-128]	; 0xffffff80
   3b26c:	cmp	r0, #0
   3b270:	beq	3c0d4 <fputs@plt+0x2acec>
   3b274:	mov	sl, r0
   3b278:	cmp	r7, #0
   3b27c:	bne	3c0e8 <fputs@plt+0x2ad00>
   3b280:	b	3dc68 <fputs@plt+0x2c880>
   3b284:	mov	r0, #0
   3b288:	strb	r0, [r6, #60]	; 0x3c
   3b28c:	ldr	r9, [r5, #12]!
   3b290:	asr	r0, r9, #31
   3b294:	mov	r7, r9
   3b298:	mov	r1, r9
   3b29c:	lsr	r1, r1, #7
   3b2a0:	add	r7, r7, #1
   3b2a4:	orr	r1, r1, r0, lsl #25
   3b2a8:	orr	r2, r1, r0, lsr #7
   3b2ac:	lsr	r0, r0, #7
   3b2b0:	cmp	r2, #0
   3b2b4:	bne	3b29c <fputs@plt+0x29eb4>
   3b2b8:	ldr	r0, [r6, #4]
   3b2bc:	add	r4, r9, #8
   3b2c0:	mov	sl, #0
   3b2c4:	cmp	r0, #0
   3b2c8:	beq	3b394 <fputs@plt+0x29fac>
   3b2cc:	ldr	r1, [r6, #40]	; 0x28
   3b2d0:	cmp	r1, #0
   3b2d4:	beq	3b350 <fputs@plt+0x29f68>
   3b2d8:	ldr	r1, [r6, #48]	; 0x30
   3b2dc:	cmp	r1, #0
   3b2e0:	beq	3b394 <fputs@plt+0x29fac>
   3b2e4:	add	r1, r1, r4
   3b2e8:	cmp	r1, r0
   3b2ec:	bgt	3b37c <fputs@plt+0x29f94>
   3b2f0:	b	3b394 <fputs@plt+0x29fac>
   3b2f4:	mov	r2, #0
   3b2f8:	str	r2, [r0]
   3b2fc:	str	r2, [r0, #4]
   3b300:	mov	r0, #4
   3b304:	strh	r0, [r1]
   3b308:	b	3d044 <fputs@plt+0x2bc5c>
   3b30c:	mov	r1, #1
   3b310:	strh	r1, [r0]
   3b314:	mov	r5, r4
   3b318:	b	3cb5c <fputs@plt+0x2b774>
   3b31c:	ldr	r0, [sl, #8]
   3b320:	add	r0, r0, r0, lsl #2
   3b324:	add	r0, r1, r0, lsl #2
   3b328:	sub	r7, r0, #20
   3b32c:	mov	r0, #0
   3b330:	str	r0, [sp, #72]	; 0x48
   3b334:	b	3d048 <fputs@plt+0x2bc60>
   3b338:	str	r8, [fp, #-104]	; 0xffffff98
   3b33c:	str	r7, [fp, #-120]	; 0xffffff88
   3b340:	b	3b7a0 <fputs@plt+0x2a3b8>
   3b344:	ldr	r7, [sp, #152]	; 0x98
   3b348:	mov	sl, #6
   3b34c:	b	3c0b8 <fputs@plt+0x2acd0>
   3b350:	ldr	r1, [r6, #44]	; 0x2c
   3b354:	cmp	r1, r0
   3b358:	bgt	3b37c <fputs@plt+0x29f94>
   3b35c:	ldr	r0, [r6]
   3b360:	cmp	r1, r0
   3b364:	ble	3b394 <fputs@plt+0x29fac>
   3b368:	movw	r0, #34800	; 0x87f0
   3b36c:	movt	r0, #10
   3b370:	ldr	r0, [r0, #28]
   3b374:	cmp	r0, #0
   3b378:	beq	3b394 <fputs@plt+0x29fac>
   3b37c:	mov	r0, r6
   3b380:	bl	453f0 <fputs@plt+0x34008>
   3b384:	mov	sl, r0
   3b388:	mov	r0, #0
   3b38c:	str	r0, [r6, #44]	; 0x2c
   3b390:	str	r0, [r6, #48]	; 0x30
   3b394:	ldr	r1, [r6, #44]	; 0x2c
   3b398:	ldr	r0, [r6, #8]
   3b39c:	add	r1, r1, r7
   3b3a0:	cmp	r7, r0
   3b3a4:	str	r1, [r6, #44]	; 0x2c
   3b3a8:	strgt	r7, [r6, #8]
   3b3ac:	ldr	r7, [r6, #40]	; 0x28
   3b3b0:	cmp	r7, #0
   3b3b4:	beq	3b430 <fputs@plt+0x2a048>
   3b3b8:	ldrd	r2, [r6, #48]	; 0x30
   3b3bc:	add	r0, r2, r4
   3b3c0:	cmp	r0, r3
   3b3c4:	ble	3b450 <fputs@plt+0x2a068>
   3b3c8:	ldr	r1, [r6, #36]	; 0x24
   3b3cc:	str	r1, [sp, #128]	; 0x80
   3b3d0:	lsl	r4, r3, #1
   3b3d4:	cmp	r0, r3, lsl #1
   3b3d8:	mov	r3, r4
   3b3dc:	bgt	3b3d0 <fputs@plt+0x29fe8>
   3b3e0:	ldr	r1, [r6, #4]
   3b3e4:	cmp	r4, r1
   3b3e8:	movgt	r4, r1
   3b3ec:	cmp	r4, r0
   3b3f0:	movlt	r4, r0
   3b3f4:	mov	r0, r7
   3b3f8:	asr	r3, r4, #31
   3b3fc:	mov	r2, r4
   3b400:	bl	14564 <fputs@plt+0x317c>
   3b404:	cmp	r0, #0
   3b408:	beq	3b498 <fputs@plt+0x2a0b0>
   3b40c:	ldr	r1, [sp, #128]	; 0x80
   3b410:	str	r4, [r6, #52]	; 0x34
   3b414:	sub	r1, r1, r7
   3b418:	mov	r7, r0
   3b41c:	add	r1, r0, r1
   3b420:	str	r1, [r6, #36]	; 0x24
   3b424:	str	r0, [r6, #40]	; 0x28
   3b428:	ldr	r2, [r6, #48]	; 0x30
   3b42c:	b	3b454 <fputs@plt+0x2a06c>
   3b430:	asr	r1, r4, #31
   3b434:	mov	r0, r4
   3b438:	bl	1438c <fputs@plt+0x2fa4>
   3b43c:	cmp	r0, #0
   3b440:	beq	3b498 <fputs@plt+0x2a0b0>
   3b444:	mov	r4, r0
   3b448:	ldr	r0, [r6, #36]	; 0x24
   3b44c:	b	3b474 <fputs@plt+0x2a08c>
   3b450:	ldr	r1, [r6, #36]	; 0x24
   3b454:	add	r0, r9, #15
   3b458:	add	r4, r7, r2
   3b45c:	cmp	r1, #0
   3b460:	bic	r0, r0, #7
   3b464:	add	r0, r2, r0
   3b468:	str	r0, [r6, #48]	; 0x30
   3b46c:	beq	3b478 <fputs@plt+0x2a090>
   3b470:	sub	r0, r1, r7
   3b474:	str	r0, [r4, #4]
   3b478:	ldr	r2, [r5]
   3b47c:	ldr	r1, [r8]
   3b480:	add	r0, r4, #8
   3b484:	bl	11244 <memcpy@plt>
   3b488:	ldr	r0, [r5]
   3b48c:	str	r0, [r4]
   3b490:	str	r4, [r6, #36]	; 0x24
   3b494:	b	3b49c <fputs@plt+0x2a0b4>
   3b498:	mov	sl, #7
   3b49c:	ldr	r6, [sp, #132]	; 0x84
   3b4a0:	ldr	r5, [sp, #148]	; 0x94
   3b4a4:	ldr	r8, [sp, #124]	; 0x7c
   3b4a8:	b	3d4e8 <fputs@plt+0x2c100>
   3b4ac:	mov	r0, r5
   3b4b0:	mov	r1, r6
   3b4b4:	mov	r2, r4
   3b4b8:	mov	r3, #0
   3b4bc:	bl	2fb1c <fputs@plt+0x1e734>
   3b4c0:	cmp	r0, #0
   3b4c4:	bne	3b4e8 <fputs@plt+0x2a100>
   3b4c8:	ldr	r0, [r5, #12]
   3b4cc:	ldr	r0, [r0, #72]	; 0x48
   3b4d0:	bl	18ba4 <fputs@plt+0x77bc>
   3b4d4:	ldr	r1, [r5, #12]
   3b4d8:	ldr	r2, [r5, #44]	; 0x2c
   3b4dc:	ldr	r1, [r1, #56]	; 0x38
   3b4e0:	rev	r2, r2
   3b4e4:	str	r2, [r1, #28]
   3b4e8:	ldr	r5, [sp, #148]	; 0x94
   3b4ec:	ldr	r7, [sp, #152]	; 0x98
   3b4f0:	ldr	r6, [sp, #132]	; 0x84
   3b4f4:	cmp	r0, #101	; 0x65
   3b4f8:	beq	3d02c <fputs@plt+0x2bc44>
   3b4fc:	cmp	r0, #0
   3b500:	str	r7, [sp, #152]	; 0x98
   3b504:	str	r0, [sp, #128]	; 0x80
   3b508:	b	39438 <fputs@plt+0x28050>
   3b50c:	ldr	r5, [sp, #148]	; 0x94
   3b510:	ldr	r7, [sp, #152]	; 0x98
   3b514:	ldr	r6, [sp, #132]	; 0x84
   3b518:	b	3d02c <fputs@plt+0x2bc44>
   3b51c:	ldr	r0, [r7, #4]
   3b520:	mov	r5, r8
   3b524:	cmp	r0, #0
   3b528:	beq	3b540 <fputs@plt+0x2a158>
   3b52c:	ldr	r0, [sp, #168]	; 0xa8
   3b530:	ldr	r1, [sp, #172]	; 0xac
   3b534:	str	r0, [sp, #144]	; 0x90
   3b538:	str	r1, [sp, #140]	; 0x8c
   3b53c:	strd	r0, [r9]
   3b540:	ldr	r0, [r6, #92]	; 0x5c
   3b544:	add	r0, r0, #1
   3b548:	str	r0, [r6, #92]	; 0x5c
   3b54c:	b	3c208 <fputs@plt+0x2ae20>
   3b550:	mov	sl, #0
   3b554:	mov	r1, #0
   3b558:	str	r1, [r4, #56]	; 0x38
   3b55c:	strb	r1, [r4, #3]
   3b560:	cmp	sl, #0
   3b564:	bne	3e05c <fputs@plt+0x2cc74>
   3b568:	ldr	sl, [sp, #160]	; 0xa0
   3b56c:	mov	r1, #0
   3b570:	cmp	r0, #0
   3b574:	strb	r0, [r4, #2]
   3b578:	str	r1, [sp, #128]	; 0x80
   3b57c:	bne	3d02c <fputs@plt+0x2bc44>
   3b580:	b	3d044 <fputs@plt+0x2bc5c>
   3b584:	ldr	r1, [sp, #24]
   3b588:	mov	r0, #1
   3b58c:	strb	r0, [r1, #2]
   3b590:	b	39a9c <fputs@plt+0x286b4>
   3b594:	ldrh	r0, [r6]
   3b598:	movw	r1, #9312	; 0x2460
   3b59c:	tst	r0, r1
   3b5a0:	beq	3b5b0 <fputs@plt+0x2a1c8>
   3b5a4:	mov	r0, r4
   3b5a8:	bl	337e4 <fputs@plt+0x223fc>
   3b5ac:	b	3b5b8 <fputs@plt+0x2a1d0>
   3b5b0:	mov	r0, #1
   3b5b4:	strh	r0, [r6]
   3b5b8:	ldr	r6, [sp, #132]	; 0x84
   3b5bc:	mov	r5, r7
   3b5c0:	ldr	r0, [sl, #8]
   3b5c4:	ldr	r7, [sp, #152]	; 0x98
   3b5c8:	ldr	r9, [sp, #120]	; 0x78
   3b5cc:	add	r0, r0, r0, lsl #2
   3b5d0:	add	r0, r7, r0, lsl #2
   3b5d4:	sub	sl, r0, #20
   3b5d8:	ldr	r0, [r8, #248]	; 0xf8
   3b5dc:	cmp	r0, #0
   3b5e0:	bne	3d874 <fputs@plt+0x2c48c>
   3b5e4:	ldr	r0, [sp, #92]	; 0x5c
   3b5e8:	str	r7, [sp, #152]	; 0x98
   3b5ec:	cmp	r5, r0
   3b5f0:	bcc	3d044 <fputs@plt+0x2bc5c>
   3b5f4:	ldr	r1, [r8, #304]	; 0x130
   3b5f8:	cmp	r1, #0
   3b5fc:	beq	3d044 <fputs@plt+0x2bc5c>
   3b600:	ldr	r0, [r8, #308]	; 0x134
   3b604:	ldr	r4, [r8, #312]	; 0x138
   3b608:	str	sl, [sp, #160]	; 0xa0
   3b60c:	blx	r1
   3b610:	cmp	r0, #0
   3b614:	bne	3d92c <fputs@plt+0x2c544>
   3b618:	udiv	r1, r5, r4
   3b61c:	add	r0, r4, r5
   3b620:	mul	r1, r1, r4
   3b624:	sub	r1, r1, r5
   3b628:	add	r0, r0, r1
   3b62c:	str	r0, [sp, #92]	; 0x5c
   3b630:	b	3cb5c <fputs@plt+0x2b774>
   3b634:	ldr	r1, [sp, #76]	; 0x4c
   3b638:	ldrd	r2, [r1]
   3b63c:	adds	r2, r2, r0
   3b640:	adc	r3, r3, r0, asr #31
   3b644:	strd	r2, [r1]
   3b648:	b	3d048 <fputs@plt+0x2bc60>
   3b64c:	ldr	r4, [r6, #16]
   3b650:	mov	r0, r4
   3b654:	bl	2ffbc <fputs@plt+0x1ebd4>
   3b658:	ldrd	r0, [r4, #16]
   3b65c:	ldr	sl, [sp, #160]	; 0xa0
   3b660:	mvn	r2, #-2147483648	; 0x80000000
   3b664:	eor	r2, r1, r2
   3b668:	mvn	r3, r0
   3b66c:	str	r1, [sp, #172]	; 0xac
   3b670:	str	r0, [sp, #168]	; 0xa8
   3b674:	orrs	r2, r3, r2
   3b678:	bne	3c258 <fputs@plt+0x2ae70>
   3b67c:	ldrb	r0, [r6, #5]
   3b680:	orr	r0, r0, #2
   3b684:	strb	r0, [r6, #5]
   3b688:	b	3c268 <fputs@plt+0x2ae80>
   3b68c:	rsbs	r0, r2, #0
   3b690:	rscs	r0, r3, #0
   3b694:	bge	3cb64 <fputs@plt+0x2b77c>
   3b698:	cmn	r1, #1
   3b69c:	bgt	3cba4 <fputs@plt+0x2b7bc>
   3b6a0:	rsbs	r0, r8, #0
   3b6a4:	mov	ip, #1
   3b6a8:	sbc	r4, r4, r1
   3b6ac:	adds	r0, r0, #1
   3b6b0:	str	ip, [sp, #112]	; 0x70
   3b6b4:	str	r0, [sp, #104]	; 0x68
   3b6b8:	adc	r0, r4, #0
   3b6bc:	rsbs	lr, r2, #1
   3b6c0:	str	r0, [sp, #100]	; 0x64
   3b6c4:	ldr	r0, [sp, #104]	; 0x68
   3b6c8:	rsc	r4, r3, #0
   3b6cc:	subs	r0, lr, r0
   3b6d0:	ldr	r0, [sp, #100]	; 0x64
   3b6d4:	b	3cb9c <fputs@plt+0x2b7b4>
   3b6d8:	mov	r0, #1
   3b6dc:	mvn	r1, #1
   3b6e0:	str	r0, [sp, #112]	; 0x70
   3b6e4:	ldr	r0, [sp, #100]	; 0x64
   3b6e8:	subs	r0, r1, r0
   3b6ec:	ldr	r0, [sp, #104]	; 0x68
   3b6f0:	rscs	r0, r0, #1
   3b6f4:	bcc	397c8 <fputs@plt+0x283e0>
   3b6f8:	ldr	r4, [sp, #32]
   3b6fc:	umull	ip, r3, lr, r2
   3b700:	asr	r0, lr, #31
   3b704:	mla	r3, lr, r4, r3
   3b708:	mla	lr, r0, r2, r3
   3b70c:	b	3c4b8 <fputs@plt+0x2b0d0>
   3b710:	mvn	r3, #80	; 0x50
   3b714:	mvn	sl, #0
   3b718:	sub	r2, r3, r2
   3b71c:	rsbs	r3, r0, #0
   3b720:	rsc	r4, r1, #0
   3b724:	subs	lr, sl, #63	; 0x3f
   3b728:	sbc	sl, sl, #0
   3b72c:	subs	r0, lr, r0
   3b730:	sbcs	r0, sl, r1
   3b734:	bge	3b744 <fputs@plt+0x2a35c>
   3b738:	subs	r0, r3, #64	; 0x40
   3b73c:	sbcs	r0, r4, #0
   3b740:	blt	3b76c <fputs@plt+0x2a384>
   3b744:	uxtb	r1, r2
   3b748:	cmp	r7, #0
   3b74c:	mov	r0, #0
   3b750:	movwmi	r0, #1
   3b754:	subs	r1, r1, #87	; 0x57
   3b758:	movwne	r1, #1
   3b75c:	and	r0, r0, r1
   3b760:	rsb	r6, r0, #0
   3b764:	mov	r7, r6
   3b768:	b	3ceb0 <fputs@plt+0x2bac8>
   3b76c:	uxtb	r0, r2
   3b770:	cmp	r0, #87	; 0x57
   3b774:	bne	3c444 <fputs@plt+0x2b05c>
   3b778:	rsb	r0, r3, #32
   3b77c:	lsr	r0, r6, r0
   3b780:	orr	r7, r0, r7, lsl r3
   3b784:	subs	r0, r3, #32
   3b788:	lslpl	r7, r6, r0
   3b78c:	lsl	r6, r6, r3
   3b790:	movwpl	r6, #0
   3b794:	b	3ceb0 <fputs@plt+0x2bac8>
   3b798:	mov	r0, #1
   3b79c:	str	r0, [fp, #-104]	; 0xffffff98
   3b7a0:	ldr	r0, [sp, #104]	; 0x68
   3b7a4:	add	r4, r0, r0, lsl #2
   3b7a8:	ldr	r0, [fp, #-60]	; 0xffffffc4
   3b7ac:	bl	2a638 <fputs@plt+0x19250>
   3b7b0:	ldr	r0, [fp, #-120]	; 0xffffff88
   3b7b4:	bl	144bc <fputs@plt+0x30d4>
   3b7b8:	ldr	r0, [fp, #-104]	; 0xffffff98
   3b7bc:	cmp	r0, #0
   3b7c0:	beq	3b808 <fputs@plt+0x2a420>
   3b7c4:	ldrb	r0, [fp, #-63]	; 0xffffffc1
   3b7c8:	ldr	r9, [sp, #120]	; 0x78
   3b7cc:	ldr	sl, [sp, #160]	; 0xa0
   3b7d0:	tst	r0, #4
   3b7d4:	beq	3b7f0 <fputs@plt+0x2a408>
   3b7d8:	ldr	r0, [fp, #-88]	; 0xffffffa8
   3b7dc:	ldr	r1, [fp, #-80]	; 0xffffffb0
   3b7e0:	bl	13dc4 <fputs@plt+0x29dc>
   3b7e4:	ldrb	r0, [fp, #-63]	; 0xffffffc1
   3b7e8:	and	r0, r0, #251	; 0xfb
   3b7ec:	strb	r0, [fp, #-63]	; 0xffffffc1
   3b7f0:	mov	r0, #0
   3b7f4:	str	r0, [fp, #-80]	; 0xffffffb0
   3b7f8:	ldr	r0, [fp, #-108]	; 0xffffff94
   3b7fc:	add	r6, r0, #1
   3b800:	str	r6, [fp, #-108]	; 0xffffff94
   3b804:	b	3b814 <fputs@plt+0x2a42c>
   3b808:	ldr	r6, [fp, #-108]	; 0xffffff94
   3b80c:	ldr	r9, [sp, #120]	; 0x78
   3b810:	ldr	sl, [sp, #160]	; 0xa0
   3b814:	ldr	r0, [sp, #156]	; 0x9c
   3b818:	cmp	r6, #0
   3b81c:	add	r4, r0, r4, lsl #3
   3b820:	bne	3b850 <fputs@plt+0x2a468>
   3b824:	ldrb	r0, [fp, #-63]	; 0xffffffc1
   3b828:	tst	r0, #4
   3b82c:	beq	3b848 <fputs@plt+0x2a460>
   3b830:	ldr	r0, [fp, #-88]	; 0xffffffa8
   3b834:	ldr	r1, [fp, #-80]	; 0xffffffb0
   3b838:	bl	13dc4 <fputs@plt+0x29dc>
   3b83c:	ldrb	r0, [fp, #-63]	; 0xffffffc1
   3b840:	and	r0, r0, #251	; 0xfb
   3b844:	strb	r0, [fp, #-63]	; 0xffffffc1
   3b848:	mov	r0, #0
   3b84c:	str	r0, [fp, #-80]	; 0xffffffb0
   3b850:	ldr	r0, [sp, #56]	; 0x38
   3b854:	bl	15ca8 <fputs@plt+0x48c0>
   3b858:	ldr	r2, [sp, #112]	; 0x70
   3b85c:	mov	r5, r0
   3b860:	mov	r7, r4
   3b864:	ldrd	r0, [r2]
   3b868:	subs	r0, r0, r6
   3b86c:	sbc	r1, r1, r6, asr #31
   3b870:	strd	r0, [r2]
   3b874:	movw	r1, #9312	; 0x2460
   3b878:	ldrh	r0, [r7, #8]!
   3b87c:	tst	r0, r1
   3b880:	beq	3b890 <fputs@plt+0x2a4a8>
   3b884:	mov	r0, r4
   3b888:	bl	337e4 <fputs@plt+0x223fc>
   3b88c:	b	3b898 <fputs@plt+0x2a4b0>
   3b890:	mov	r0, #1
   3b894:	strh	r0, [r7]
   3b898:	cmp	r6, #0
   3b89c:	ldr	r8, [sp, #148]	; 0x94
   3b8a0:	ldr	r6, [sp, #132]	; 0x84
   3b8a4:	beq	3b8d0 <fputs@plt+0x2a4e8>
   3b8a8:	cmp	r5, #0
   3b8ac:	beq	3ddb0 <fputs@plt+0x2c9c8>
   3b8b0:	movw	r0, #17596	; 0x44bc
   3b8b4:	mov	r1, r5
   3b8b8:	mvn	r2, #0
   3b8bc:	mov	r3, #1
   3b8c0:	movt	r0, #1
   3b8c4:	str	r0, [sp]
   3b8c8:	mov	r0, r4
   3b8cc:	bl	1a320 <fputs@plt+0x8f38>
   3b8d0:	ldrb	r0, [r7]
   3b8d4:	tst	r0, #2
   3b8d8:	bne	3b8e8 <fputs@plt+0x2a500>
   3b8dc:	mov	r7, sl
   3b8e0:	mov	r5, r8
   3b8e4:	b	3ced0 <fputs@plt+0x2bae8>
   3b8e8:	ldrb	r0, [r4, #10]
   3b8ec:	ldr	r1, [sp, #96]	; 0x60
   3b8f0:	mov	r5, r8
   3b8f4:	cmp	r0, r1
   3b8f8:	beq	3b904 <fputs@plt+0x2a51c>
   3b8fc:	mov	r0, r4
   3b900:	bl	33cf8 <fputs@plt+0x22910>
   3b904:	ldr	r7, [sp, #160]	; 0xa0
   3b908:	b	3ced0 <fputs@plt+0x2bae8>
   3b90c:	mov	r4, r3
   3b910:	bl	40a90 <fputs@plt+0x2f6a8>
   3b914:	b	3b9e4 <fputs@plt+0x2a5fc>
   3b918:	ldr	r8, [sp, #124]	; 0x7c
   3b91c:	ldr	r1, [r6, #184]	; 0xb8
   3b920:	ldr	r0, [r6, #176]	; 0xb0
   3b924:	add	r1, r1, #1
   3b928:	str	r1, [r6, #184]	; 0xb8
   3b92c:	ldr	r1, [sp, #140]	; 0x8c
   3b930:	str	r1, [r5, #36]	; 0x24
   3b934:	ldr	r1, [sp, #144]	; 0x90
   3b938:	str	r1, [r5, #32]
   3b93c:	str	r0, [r5, #4]
   3b940:	add	r1, r5, #80	; 0x50
   3b944:	ldr	r0, [r6, #92]	; 0x5c
   3b948:	str	r1, [sp, #156]	; 0x9c
   3b94c:	str	r0, [r5, #72]	; 0x48
   3b950:	ldr	r0, [r6]
   3b954:	ldr	r0, [r0, #84]	; 0x54
   3b958:	str	r0, [r5, #76]	; 0x4c
   3b95c:	ldr	r0, [r6, #204]	; 0xcc
   3b960:	str	r0, [r5, #40]	; 0x28
   3b964:	mov	r0, #0
   3b968:	str	r5, [r6, #176]	; 0xb0
   3b96c:	str	r0, [r6, #92]	; 0x5c
   3b970:	str	r0, [r6, #204]	; 0xcc
   3b974:	str	r1, [r6, #8]
   3b978:	ldr	r0, [r5, #64]	; 0x40
   3b97c:	str	r0, [r6, #28]
   3b980:	add	r0, r0, r0, lsl #2
   3b984:	add	r0, r1, r0, lsl #3
   3b988:	ldrh	r1, [r5, #68]	; 0x44
   3b98c:	str	r0, [r6, #56]	; 0x38
   3b990:	str	r1, [r6, #36]	; 0x24
   3b994:	add	r0, r0, r1, lsl #2
   3b998:	ldr	r5, [r7]
   3b99c:	str	r5, [r6, #4]
   3b9a0:	ldr	r1, [r7, #4]
   3b9a4:	str	r0, [r6, #200]	; 0xc8
   3b9a8:	str	r1, [r6, #32]
   3b9ac:	mov	r1, #0
   3b9b0:	ldr	r2, [r7, #16]
   3b9b4:	str	r2, [r6, #196]	; 0xc4
   3b9b8:	bl	1119c <memset@plt>
   3b9bc:	str	r5, [sp, #152]	; 0x98
   3b9c0:	sub	r7, r5, #20
   3b9c4:	mov	r5, r4
   3b9c8:	b	3d048 <fputs@plt+0x2bc60>
   3b9cc:	ldr	r1, [r0, #16]
   3b9d0:	ldrb	r1, [r1, #66]	; 0x42
   3b9d4:	cmp	r1, #1
   3b9d8:	beq	3b9ec <fputs@plt+0x2a604>
   3b9dc:	mov	r4, r3
   3b9e0:	bl	40b28 <fputs@plt+0x2f740>
   3b9e4:	mov	r3, r4
   3b9e8:	mov	sl, r0
   3b9ec:	cmp	sl, #0
   3b9f0:	bne	34d3c <fputs@plt+0x23954>
   3b9f4:	ldr	ip, [sp, #160]	; 0xa0
   3b9f8:	ldr	r2, [sp, #112]	; 0x70
   3b9fc:	ldr	r1, [sp, #156]	; 0x9c
   3ba00:	str	r3, [sp, #128]	; 0x80
   3ba04:	ldr	r0, [ip, #12]
   3ba08:	ldr	sl, [r2, #76]	; 0x4c
   3ba0c:	add	r0, r0, r0, lsl #2
   3ba10:	add	r4, r1, r0, lsl #3
   3ba14:	ldr	r0, [r2, #16]
   3ba18:	ldr	r1, [r2, #56]	; 0x38
   3ba1c:	str	r0, [sp, #104]	; 0x68
   3ba20:	ldr	r0, [r6, #72]	; 0x48
   3ba24:	cmp	r1, r0
   3ba28:	bne	3ba4c <fputs@plt+0x2a664>
   3ba2c:	ldrh	r6, [r2, #14]
   3ba30:	str	r5, [sp, #148]	; 0x94
   3ba34:	cmp	r3, r6
   3ba38:	bge	3c728 <fputs@plt+0x2b340>
   3ba3c:	add	r0, r2, r3, lsl #2
   3ba40:	ldr	r0, [r0, #80]	; 0x50
   3ba44:	str	r0, [fp, #-160]	; 0xffffff60
   3ba48:	b	3c940 <fputs@plt+0x2b558>
   3ba4c:	ldrb	r0, [r2, #2]
   3ba50:	cmp	r0, #0
   3ba54:	beq	3ba90 <fputs@plt+0x2a6a8>
   3ba58:	ldrb	r0, [r2]
   3ba5c:	cmp	r0, #3
   3ba60:	bne	3bac8 <fputs@plt+0x2a6e0>
   3ba64:	ldr	r0, [sp, #104]	; 0x68
   3ba68:	ldr	r1, [sp, #156]	; 0x9c
   3ba6c:	str	r4, [sp, #100]	; 0x64
   3ba70:	add	r0, r0, r0, lsl #2
   3ba74:	add	r0, r1, r0, lsl #3
   3ba78:	ldr	r4, [r0, #12]
   3ba7c:	str	r4, [r2, #60]	; 0x3c
   3ba80:	str	r4, [r2, #64]	; 0x40
   3ba84:	ldr	r0, [r0, #16]
   3ba88:	str	r0, [r2, #72]	; 0x48
   3ba8c:	b	3c6a4 <fputs@plt+0x2b2bc>
   3ba90:	str	sl, [sp, #88]	; 0x58
   3ba94:	ldr	sl, [sp, #104]	; 0x68
   3ba98:	str	r4, [sp, #100]	; 0x64
   3ba9c:	ldrb	r4, [r2, #4]
   3baa0:	mov	r0, sl
   3baa4:	bl	2ffbc <fputs@plt+0x1ebd4>
   3baa8:	cmp	r4, #0
   3baac:	beq	3c640 <fputs@plt+0x2b258>
   3bab0:	ldrsb	r0, [sl, #68]	; 0x44
   3bab4:	add	r0, sl, r0, lsl #2
   3bab8:	ldr	r0, [r0, #120]	; 0x78
   3babc:	ldr	r2, [r0, #60]	; 0x3c
   3bac0:	ldrd	r0, [sl, #24]
   3bac4:	b	3c658 <fputs@plt+0x2b270>
   3bac8:	mov	r0, r4
   3bacc:	b	3ca28 <fputs@plt+0x2b640>
   3bad0:	ldrb	r0, [r4]
   3bad4:	cmp	r0, #2
   3bad8:	bne	3c600 <fputs@plt+0x2b218>
   3badc:	ldr	r0, [r4, #16]
   3bae0:	ldr	r4, [r0]
   3bae4:	ldr	r1, [r4]
   3bae8:	ldr	r2, [r1, #48]	; 0x30
   3baec:	add	r1, sp, #168	; 0xa8
   3baf0:	blx	r2
   3baf4:	mov	sl, r0
   3baf8:	mov	r0, r6
   3bafc:	mov	r1, r4
   3bb00:	bl	3360c <fputs@plt+0x22224>
   3bb04:	cmp	sl, #0
   3bb08:	bne	3e148 <fputs@plt+0x2cd60>
   3bb0c:	mov	r0, #0
   3bb10:	ldr	r1, [sp, #172]	; 0xac
   3bb14:	str	r0, [sp, #128]	; 0x80
   3bb18:	ldr	r0, [sp, #168]	; 0xa8
   3bb1c:	b	3a81c <fputs@plt+0x29434>
   3bb20:	mov	r5, #0
   3bb24:	ldr	r0, [r8, #432]	; 0x1b0
   3bb28:	ldr	r1, [r8, #436]	; 0x1b4
   3bb2c:	add	r2, r0, r1
   3bb30:	mov	r0, #0
   3bb34:	mov	r1, #0
   3bb38:	str	r0, [sp, #128]	; 0x80
   3bb3c:	mov	r0, r8
   3bb40:	bl	336d8 <fputs@plt+0x222f0>
   3bb44:	cmp	r0, #0
   3bb48:	bne	3dfb8 <fputs@plt+0x2cbd0>
   3bb4c:	add	r2, r5, #33	; 0x21
   3bb50:	mov	r0, r8
   3bb54:	mov	r3, #0
   3bb58:	bl	238e0 <fputs@plt+0x124f8>
   3bb5c:	cmp	r0, #0
   3bb60:	beq	3c5f4 <fputs@plt+0x2b20c>
   3bb64:	mov	r4, r0
   3bb68:	add	r0, r0, #32
   3bb6c:	add	r2, r5, #1
   3bb70:	mov	r1, r7
   3bb74:	str	r0, [r4]
   3bb78:	bl	11244 <memcpy@plt>
   3bb7c:	ldrb	r0, [r8, #67]	; 0x43
   3bb80:	cmp	r0, #0
   3bb84:	beq	3c470 <fputs@plt+0x2b088>
   3bb88:	mov	r0, #1
   3bb8c:	strb	r0, [r8, #75]	; 0x4b
   3bb90:	mov	r0, #0
   3bb94:	strb	r0, [r8, #67]	; 0x43
   3bb98:	b	3c47c <fputs@plt+0x2b094>
   3bb9c:	ldrh	r0, [r6, #68]	; 0x44
   3bba0:	cmp	r0, #0
   3bba4:	beq	3cddc <fputs@plt+0x2b9f4>
   3bba8:	ldrb	r0, [r7]
   3bbac:	str	r3, [sp, #112]	; 0x70
   3bbb0:	cmp	r0, #0
   3bbb4:	beq	3cfec <fputs@plt+0x2bc04>
   3bbb8:	mov	r9, #1
   3bbbc:	mov	r5, #0
   3bbc0:	mov	r6, r7
   3bbc4:	sub	sl, fp, #128	; 0x80
   3bbc8:	mov	r0, r6
   3bbcc:	mov	r1, sl
   3bbd0:	bl	492d4 <fputs@plt+0x37eec>
   3bbd4:	mov	r4, r0
   3bbd8:	ldr	r0, [fp, #-128]	; 0xffffff80
   3bbdc:	cmp	r0, #135	; 0x87
   3bbe0:	beq	3bbf8 <fputs@plt+0x2a810>
   3bbe4:	ldrb	r0, [r6, r4]!
   3bbe8:	add	r5, r4, r5
   3bbec:	cmp	r0, #0
   3bbf0:	bne	3bbc4 <fputs@plt+0x2a7dc>
   3bbf4:	mov	r4, #0
   3bbf8:	ldr	r0, [fp, #-148]	; 0xffffff6c
   3bbfc:	ldr	r2, [fp, #-144]	; 0xffffff70
   3bc00:	ldr	r6, [sp, #132]	; 0x84
   3bc04:	add	r1, r0, r5
   3bc08:	cmp	r1, r2
   3bc0c:	bcs	3bc2c <fputs@plt+0x2a844>
   3bc10:	str	r1, [fp, #-148]	; 0xffffff6c
   3bc14:	mov	r2, r5
   3bc18:	ldr	r1, [fp, #-152]	; 0xffffff68
   3bc1c:	add	r0, r1, r0
   3bc20:	mov	r1, r7
   3bc24:	bl	11244 <memcpy@plt>
   3bc28:	b	3bc3c <fputs@plt+0x2a854>
   3bc2c:	sub	r0, fp, #160	; 0xa0
   3bc30:	mov	r1, r7
   3bc34:	mov	r2, r5
   3bc38:	bl	23670 <fputs@plt+0x12288>
   3bc3c:	cmp	r4, #0
   3bc40:	beq	3cfec <fputs@plt+0x2bc04>
   3bc44:	add	r5, r7, r5
   3bc48:	ldrb	r0, [r5]
   3bc4c:	cmp	r0, #63	; 0x3f
   3bc50:	bne	3bc70 <fputs@plt+0x2a888>
   3bc54:	cmp	r4, #2
   3bc58:	blt	3bc8c <fputs@plt+0x2a8a4>
   3bc5c:	add	r0, r5, #1
   3bc60:	sub	r1, fp, #56	; 0x38
   3bc64:	bl	46e04 <fputs@plt+0x35a1c>
   3bc68:	ldr	r9, [fp, #-56]	; 0xffffffc8
   3bc6c:	b	3bc90 <fputs@plt+0x2a8a8>
   3bc70:	mov	r0, r6
   3bc74:	mov	r1, r5
   3bc78:	mov	r2, r4
   3bc7c:	bl	1c710 <fputs@plt+0xb328>
   3bc80:	mov	r9, r0
   3bc84:	str	r0, [fp, #-56]	; 0xffffffc8
   3bc88:	b	3bc90 <fputs@plt+0x2a8a8>
   3bc8c:	str	r9, [fp, #-56]	; 0xffffffc8
   3bc90:	ldr	r0, [r6, #60]	; 0x3c
   3bc94:	sub	r1, r9, #1
   3bc98:	add	r7, r5, r4
   3bc9c:	add	r1, r1, r1, lsl #2
   3bca0:	add	r4, r0, r1, lsl #3
   3bca4:	ldrh	r0, [r4, #8]
   3bca8:	tst	r0, #1
   3bcac:	bne	3bcfc <fputs@plt+0x2a914>
   3bcb0:	tst	r0, #4
   3bcb4:	bne	3bd28 <fputs@plt+0x2a940>
   3bcb8:	tst	r0, #8
   3bcbc:	bne	3bd54 <fputs@plt+0x2a96c>
   3bcc0:	tst	r0, #2
   3bcc4:	bne	3bd6c <fputs@plt+0x2a984>
   3bcc8:	tst	r0, #16384	; 0x4000
   3bccc:	bne	3bda8 <fputs@plt+0x2a9c0>
   3bcd0:	ldr	r0, [fp, #-148]	; 0xffffff6c
   3bcd4:	ldr	r2, [fp, #-144]	; 0xffffff70
   3bcd8:	add	r1, r0, #2
   3bcdc:	cmp	r1, r2
   3bce0:	bcs	3be50 <fputs@plt+0x2aa68>
   3bce4:	str	r1, [fp, #-148]	; 0xffffff6c
   3bce8:	ldr	r1, [fp, #-152]	; 0xffffff68
   3bcec:	add	r0, r1, r0
   3bcf0:	movw	r1, #10104	; 0x2778
   3bcf4:	strh	r1, [r0]
   3bcf8:	b	3be64 <fputs@plt+0x2aa7c>
   3bcfc:	ldr	r0, [fp, #-148]	; 0xffffff6c
   3bd00:	ldr	r2, [fp, #-144]	; 0xffffff70
   3bd04:	add	r1, r0, #4
   3bd08:	cmp	r1, r2
   3bd0c:	bcs	3bd3c <fputs@plt+0x2a954>
   3bd10:	str	r1, [fp, #-148]	; 0xffffff6c
   3bd14:	movw	r2, #21838	; 0x554e
   3bd18:	ldr	r1, [fp, #-152]	; 0xffffff68
   3bd1c:	movt	r2, #19532	; 0x4c4c
   3bd20:	str	r2, [r1, r0]
   3bd24:	b	3bd94 <fputs@plt+0x2a9ac>
   3bd28:	ldrd	r2, [r4]
   3bd2c:	movw	r1, #2178	; 0x882
   3bd30:	sub	r0, fp, #160	; 0xa0
   3bd34:	movt	r1, #9
   3bd38:	b	3bd90 <fputs@plt+0x2a9a8>
   3bd3c:	movw	r1, #9501	; 0x251d
   3bd40:	sub	r0, fp, #160	; 0xa0
   3bd44:	mov	r2, #4
   3bd48:	movt	r1, #9
   3bd4c:	bl	23670 <fputs@plt+0x12288>
   3bd50:	b	3bd94 <fputs@plt+0x2a9ac>
   3bd54:	vldr	d16, [r4]
   3bd58:	movw	r1, #63335	; 0xf767
   3bd5c:	sub	r0, fp, #160	; 0xa0
   3bd60:	movt	r1, #8
   3bd64:	vmov	r2, r3, d16
   3bd68:	b	3bd90 <fputs@plt+0x2a9a8>
   3bd6c:	ldr	r2, [sp, #112]	; 0x70
   3bd70:	ldrb	r3, [r2, #66]	; 0x42
   3bd74:	cmp	r3, #1
   3bd78:	bne	3bdc0 <fputs@plt+0x2a9d8>
   3bd7c:	ldr	r2, [r4, #12]
   3bd80:	ldr	r3, [r4, #16]
   3bd84:	movw	r1, #2056	; 0x808
   3bd88:	sub	r0, fp, #160	; 0xa0
   3bd8c:	movt	r1, #9
   3bd90:	bl	3e160 <fputs@plt+0x2cd78>
   3bd94:	ldrb	r0, [r7]
   3bd98:	add	r9, r9, #1
   3bd9c:	cmp	r0, #0
   3bda0:	bne	3bbbc <fputs@plt+0x2a7d4>
   3bda4:	b	3cfec <fputs@plt+0x2bc04>
   3bda8:	ldr	r2, [r4]
   3bdac:	movw	r1, #2063	; 0x80f
   3bdb0:	sub	r0, fp, #160	; 0xa0
   3bdb4:	movt	r1, #9
   3bdb8:	bl	3e160 <fputs@plt+0x2cd78>
   3bdbc:	b	3bd94 <fputs@plt+0x2a9ac>
   3bdc0:	vmov.i32	q8, #0	; 0x00000000
   3bdc4:	mov	r0, #36	; 0x24
   3bdc8:	mov	r1, sl
   3bdcc:	vst1.64	{d16-d17}, [r1], r0
   3bdd0:	mov	r0, #0
   3bdd4:	str	r0, [r1]
   3bdd8:	add	r1, sl, #16
   3bddc:	vst1.64	{d16-d17}, [r1]
   3bde0:	str	r2, [fp, #-96]	; 0xffffffa0
   3bde4:	ldr	r2, [r4, #12]
   3bde8:	ldr	r1, [r4, #16]
   3bdec:	str	r0, [sp]
   3bdf0:	mov	r0, sl
   3bdf4:	bl	1a320 <fputs@plt+0x8f38>
   3bdf8:	ldrb	r0, [fp, #-120]	; 0xffffff88
   3bdfc:	tst	r0, #2
   3be00:	ldrbne	r0, [fp, #-118]	; 0xffffff8a
   3be04:	cmpne	r0, #1
   3be08:	subne	r0, fp, #128	; 0x80
   3be0c:	movne	r1, #1
   3be10:	blne	33cf8 <fputs@plt+0x22910>
   3be14:	ldr	r2, [fp, #-116]	; 0xffffff8c
   3be18:	ldr	r3, [fp, #-112]	; 0xffffff90
   3be1c:	movw	r1, #2056	; 0x808
   3be20:	sub	r0, fp, #160	; 0xa0
   3be24:	movt	r1, #9
   3be28:	bl	3e160 <fputs@plt+0x2cd78>
   3be2c:	ldrh	r0, [fp, #-120]	; 0xffffff88
   3be30:	movw	r1, #9312	; 0x2460
   3be34:	tst	r0, r1
   3be38:	ldreq	r0, [fp, #-104]	; 0xffffff98
   3be3c:	cmpeq	r0, #0
   3be40:	beq	3bd94 <fputs@plt+0x2a9ac>
   3be44:	sub	r0, fp, #128	; 0x80
   3be48:	bl	33798 <fputs@plt+0x223b0>
   3be4c:	b	3bd94 <fputs@plt+0x2a9ac>
   3be50:	movw	r1, #5833	; 0x16c9
   3be54:	sub	r0, fp, #160	; 0xa0
   3be58:	mov	r2, #2
   3be5c:	movt	r1, #9
   3be60:	bl	23670 <fputs@plt+0x12288>
   3be64:	ldr	r5, [r4, #12]
   3be68:	cmp	r5, #1
   3be6c:	blt	3be9c <fputs@plt+0x2aab4>
   3be70:	add	r4, r4, #16
   3be74:	mov	r6, #0
   3be78:	ldr	r0, [r4]
   3be7c:	movw	r1, #2076	; 0x81c
   3be80:	movt	r1, #9
   3be84:	ldrb	r2, [r0, r6]
   3be88:	sub	r0, fp, #160	; 0xa0
   3be8c:	bl	3e160 <fputs@plt+0x2cd78>
   3be90:	add	r6, r6, #1
   3be94:	cmp	r5, r6
   3be98:	bne	3be78 <fputs@plt+0x2aa90>
   3be9c:	ldr	r0, [fp, #-148]	; 0xffffff6c
   3bea0:	ldr	r2, [fp, #-144]	; 0xffffff70
   3bea4:	add	r1, r0, #1
   3bea8:	cmp	r1, r2
   3beac:	bcs	3bec4 <fputs@plt+0x2aadc>
   3beb0:	str	r1, [fp, #-148]	; 0xffffff6c
   3beb4:	mov	r2, #39	; 0x27
   3beb8:	ldr	r1, [fp, #-152]	; 0xffffff68
   3bebc:	strb	r2, [r1, r0]
   3bec0:	b	3bed8 <fputs@plt+0x2aaf0>
   3bec4:	movw	r1, #1258	; 0x4ea
   3bec8:	sub	r0, fp, #160	; 0xa0
   3becc:	mov	r2, #1
   3bed0:	movt	r1, #9
   3bed4:	bl	23670 <fputs@plt+0x12288>
   3bed8:	ldr	r6, [sp, #132]	; 0x84
   3bedc:	b	3bd94 <fputs@plt+0x2a9ac>
   3bee0:	ldr	r0, [r1, #20]
   3bee4:	mov	r1, #0
   3bee8:	cmp	r0, #1
   3beec:	blt	3c028 <fputs@plt+0x2ac40>
   3bef0:	str	r8, [sp, #104]	; 0x68
   3bef4:	ldr	r8, [sp, #124]	; 0x7c
   3bef8:	mov	r4, #0
   3befc:	str	r1, [sp, #100]	; 0x64
   3bf00:	ldr	r0, [r8, #16]
   3bf04:	mov	r1, r5
   3bf08:	mov	r2, r7
   3bf0c:	add	r0, r0, r4, lsl #4
   3bf10:	ldr	r0, [r0, #4]
   3bf14:	bl	3365c <fputs@plt+0x22274>
   3bf18:	cmp	r0, #0
   3bf1c:	bne	3d9b8 <fputs@plt+0x2c5d0>
   3bf20:	ldr	r0, [r8, #20]
   3bf24:	add	r4, r4, #1
   3bf28:	cmp	r4, r0
   3bf2c:	blt	3bf00 <fputs@plt+0x2ab18>
   3bf30:	ldr	r8, [sp, #104]	; 0x68
   3bf34:	ldr	r1, [sp, #100]	; 0x64
   3bf38:	mov	r4, #0
   3bf3c:	b	3c02c <fputs@plt+0x2ac44>
   3bf40:	str	r4, [r0]
   3bf44:	str	r3, [r0, #4]
   3bf48:	mov	r0, #4
   3bf4c:	ldr	r7, [sp, #152]	; 0x98
   3bf50:	strh	r0, [r1]
   3bf54:	b	3b5d8 <fputs@plt+0x2a1f0>
   3bf58:	cmn	r1, #1
   3bf5c:	bgt	3bf9c <fputs@plt+0x2abb4>
   3bf60:	adds	r0, r2, #1
   3bf64:	mov	ip, #1
   3bf68:	str	r0, [sp, #104]	; 0x68
   3bf6c:	adc	r0, r3, #0
   3bf70:	str	ip, [sp, #112]	; 0x70
   3bf74:	str	r0, [sp, #100]	; 0x64
   3bf78:	rsbs	r0, r8, #0
   3bf7c:	rsc	r4, r1, #-2147483648	; 0x80000000
   3bf80:	adds	lr, r0, #1
   3bf84:	ldr	r0, [sp, #104]	; 0x68
   3bf88:	adc	r4, r4, #0
   3bf8c:	subs	r0, r0, lr
   3bf90:	ldr	r0, [sp, #100]	; 0x64
   3bf94:	sbcs	r0, r0, r4
   3bf98:	blt	397c8 <fputs@plt+0x283e0>
   3bf9c:	adds	r4, r8, r2
   3bfa0:	adc	r5, r1, r3
   3bfa4:	b	3cefc <fputs@plt+0x2bb14>
   3bfa8:	ldr	r0, [sp, #124]	; 0x7c
   3bfac:	ldrb	r0, [r0, #75]	; 0x4b
   3bfb0:	cmp	r0, #0
   3bfb4:	mov	r8, r0
   3bfb8:	movwne	r8, #1
   3bfbc:	cmp	r5, #1
   3bfc0:	bne	3b004 <fputs@plt+0x29c1c>
   3bfc4:	cmp	r0, #0
   3bfc8:	beq	3b004 <fputs@plt+0x29c1c>
   3bfcc:	ldr	r9, [sp, #132]	; 0x84
   3bfd0:	ldr	r0, [r9]
   3bfd4:	add	r3, r0, #440	; 0x1b8
   3bfd8:	ldr	r0, [r0, #452]	; 0x1c4
   3bfdc:	ldm	r3, {r1, r2, r3}
   3bfe0:	adds	r1, r3, r1
   3bfe4:	adc	r0, r0, r2
   3bfe8:	subs	r1, r1, #1
   3bfec:	sbcs	r0, r0, #0
   3bff0:	bge	3e0e0 <fputs@plt+0x2ccf8>
   3bff4:	ldr	sl, [sp, #124]	; 0x7c
   3bff8:	mov	r8, #1
   3bffc:	mov	r0, r9
   3c000:	strb	r8, [sl, #67]	; 0x43
   3c004:	bl	31e5c <fputs@plt+0x20a74>
   3c008:	cmp	r0, #5
   3c00c:	beq	3e108 <fputs@plt+0x2cd20>
   3c010:	mov	r0, #0
   3c014:	sub	r7, r4, #1
   3c018:	strb	r0, [sl, #75]	; 0x4b
   3c01c:	ldr	r4, [r9, #80]	; 0x50
   3c020:	ldr	r9, [sp, #120]	; 0x78
   3c024:	b	3cbb4 <fputs@plt+0x2b7cc>
   3c028:	ldr	r4, [sp, #128]	; 0x80
   3c02c:	cmp	r1, #0
   3c030:	beq	3cbb0 <fputs@plt+0x2b7c8>
   3c034:	ldr	r0, [sp, #124]	; 0x7c
   3c038:	ldr	r0, [r0, #4]
   3c03c:	cmp	r0, #0
   3c040:	beq	3c098 <fputs@plt+0x2acb0>
   3c044:	ldrb	r1, [r0, #87]	; 0x57
   3c048:	orr	r1, r1, #1
   3c04c:	strb	r1, [r0, #87]	; 0x57
   3c050:	ldr	r0, [r0, #52]	; 0x34
   3c054:	b	3c03c <fputs@plt+0x2ac54>
   3c058:	sub	r1, fp, #160	; 0xa0
   3c05c:	bl	3e584 <fputs@plt+0x2d19c>
   3c060:	ldr	r5, [fp, #-160]	; 0xffffff60
   3c064:	cmp	r5, #3
   3c068:	bcc	3cccc <fputs@plt+0x2b8e4>
   3c06c:	ldr	r0, [sp, #180]	; 0xb4
   3c070:	cmp	r5, r0
   3c074:	bgt	3cccc <fputs@plt+0x2b8e4>
   3c078:	ldr	r0, [sp, #184]	; 0xb8
   3c07c:	add	r0, r5, r0
   3c080:	ldrsb	r1, [r0, #-1]!
   3c084:	cmp	r1, #0
   3c088:	bmi	3cc90 <fputs@plt+0x2b8a8>
   3c08c:	uxtb	r1, r1
   3c090:	str	r1, [fp, #-56]	; 0xffffffc8
   3c094:	b	3cc9c <fputs@plt+0x2b8b4>
   3c098:	ldr	sl, [sp, #124]	; 0x7c
   3c09c:	mov	r0, sl
   3c0a0:	bl	18a64 <fputs@plt+0x767c>
   3c0a4:	ldr	r0, [sl, #24]
   3c0a8:	orr	r0, r0, #2
   3c0ac:	str	r0, [sl, #24]
   3c0b0:	b	3cbb4 <fputs@plt+0x2b7cc>
   3c0b4:	mov	sl, #0
   3c0b8:	cmp	r4, #0
   3c0bc:	str	r7, [sp, #152]	; 0x98
   3c0c0:	beq	3d4e8 <fputs@plt+0x2c100>
   3c0c4:	ldr	r1, [r4, #8]
   3c0c8:	mov	r0, r6
   3c0cc:	bl	3360c <fputs@plt+0x22224>
   3c0d0:	b	3d4e8 <fputs@plt+0x2c100>
   3c0d4:	ldr	r0, [r7, #52]	; 0x34
   3c0d8:	ldr	r2, [r7, #84]	; 0x54
   3c0dc:	mov	r1, r7
   3c0e0:	bl	44364 <fputs@plt+0x32f7c>
   3c0e4:	mov	sl, r0
   3c0e8:	ldr	r0, [r7, #72]	; 0x48
   3c0ec:	bl	2de80 <fputs@plt+0x1ca98>
   3c0f0:	cmp	sl, #0
   3c0f4:	bne	3dc68 <fputs@plt+0x2c880>
   3c0f8:	mov	r8, r6
   3c0fc:	movw	r1, #17320	; 0x43a8
   3c100:	ldr	r0, [r9, #32]
   3c104:	sub	r3, r6, #3
   3c108:	movt	r1, #10
   3c10c:	ldr	r1, [r1]
   3c110:	udiv	ip, r1, r0
   3c114:	add	lr, ip, #1
   3c118:	add	r2, r3, #2
   3c11c:	cmp	r2, lr
   3c120:	beq	3c174 <fputs@plt+0x2ad8c>
   3c124:	mov	r7, r5
   3c128:	mov	r6, #0
   3c12c:	cmp	r2, #2
   3c130:	bcc	3c168 <fputs@plt+0x2ad80>
   3c134:	ldr	r6, [r9, #36]	; 0x24
   3c138:	movw	r4, #52429	; 0xcccd
   3c13c:	mov	r0, #2
   3c140:	movt	r4, #52428	; 0xcccc
   3c144:	umull	r6, r4, r6, r4
   3c148:	mov	r6, #1
   3c14c:	add	r6, r6, r4, lsr #2
   3c150:	udiv	r4, r3, r6
   3c154:	mul	r5, r4, r6
   3c158:	add	r5, r5, #1
   3c15c:	cmp	r5, ip
   3c160:	movweq	r0, #3
   3c164:	mla	r6, r4, r6, r0
   3c168:	cmp	r2, r6
   3c16c:	mov	r5, r7
   3c170:	bne	3c17c <fputs@plt+0x2ad94>
   3c174:	sub	r3, r3, #1
   3c178:	b	3c118 <fputs@plt+0x2ad30>
   3c17c:	ldr	r0, [sp, #128]	; 0x80
   3c180:	mov	r1, #4
   3c184:	bl	18a1c <fputs@plt+0x7634>
   3c188:	mov	sl, r0
   3c18c:	ldr	r6, [sp, #132]	; 0x84
   3c190:	ldr	r9, [sp, #120]	; 0x78
   3c194:	ldr	r7, [sp, #152]	; 0x98
   3c198:	ldr	r2, [sp, #112]	; 0x70
   3c19c:	mov	r0, #4
   3c1a0:	cmp	sl, #0
   3c1a4:	asr	r1, r8, #31
   3c1a8:	strh	r0, [r2, #8]
   3c1ac:	str	r8, [r2]
   3c1b0:	str	r1, [r2, #4]
   3c1b4:	bne	3df38 <fputs@plt+0x2cb50>
   3c1b8:	cmp	r8, #0
   3c1bc:	str	r7, [sp, #152]	; 0x98
   3c1c0:	beq	3c208 <fputs@plt+0x2ae20>
   3c1c4:	ldr	r0, [sp, #124]	; 0x7c
   3c1c8:	ldr	r4, [sp, #104]	; 0x68
   3c1cc:	ldr	r7, [sp, #160]	; 0xa0
   3c1d0:	mov	ip, r6
   3c1d4:	ldr	r0, [r0, #16]
   3c1d8:	add	r0, r0, r4, lsl #4
   3c1dc:	ldr	r1, [r0, #12]
   3c1e0:	ldr	r0, [r7, #4]
   3c1e4:	ldr	r2, [r1, #16]
   3c1e8:	cmp	r2, #0
   3c1ec:	beq	3c214 <fputs@plt+0x2ae2c>
   3c1f0:	ldr	r3, [r2, #8]
   3c1f4:	ldr	r6, [r3, #28]
   3c1f8:	cmp	r6, r8
   3c1fc:	streq	r0, [r3, #28]
   3c200:	ldr	r2, [r2]
   3c204:	b	3c1e8 <fputs@plt+0x2ae00>
   3c208:	mov	r0, #0
   3c20c:	str	r0, [sp, #128]	; 0x80
   3c210:	b	3c3c8 <fputs@plt+0x2afe0>
   3c214:	ldr	r1, [r1, #32]
   3c218:	mov	r6, ip
   3c21c:	cmp	r1, #0
   3c220:	beq	3c240 <fputs@plt+0x2ae58>
   3c224:	ldr	r2, [r1, #8]
   3c228:	ldr	r3, [r2, #44]	; 0x2c
   3c22c:	cmp	r3, r8
   3c230:	streq	r0, [r2, #44]	; 0x2c
   3c234:	ldr	r1, [r1]
   3c238:	cmp	r1, #0
   3c23c:	bne	3c224 <fputs@plt+0x2ae3c>
   3c240:	ldr	r8, [sp, #124]	; 0x7c
   3c244:	mov	r0, #0
   3c248:	str	r0, [sp, #128]	; 0x80
   3c24c:	add	r0, r4, #1
   3c250:	str	r0, [sp, #136]	; 0x88
   3c254:	b	3d048 <fputs@plt+0x2bc60>
   3c258:	adds	r0, r0, #1
   3c25c:	str	r0, [sp, #168]	; 0xa8
   3c260:	adc	r0, r1, #0
   3c264:	str	r0, [sp, #172]	; 0xac
   3c268:	mov	r0, #0
   3c26c:	str	r0, [sp, #128]	; 0x80
   3c270:	ldr	r0, [sl, #12]
   3c274:	cmp	r0, #0
   3c278:	beq	3c32c <fputs@plt+0x2af44>
   3c27c:	ldr	r1, [sp, #132]	; 0x84
   3c280:	ldr	r7, [sp, #156]	; 0x9c
   3c284:	ldr	r1, [r1, #176]	; 0xb0
   3c288:	cmp	r1, #0
   3c28c:	beq	3c2a4 <fputs@plt+0x2aebc>
   3c290:	mov	r2, r1
   3c294:	ldr	r1, [r1, #4]
   3c298:	cmp	r1, #0
   3c29c:	bne	3c290 <fputs@plt+0x2aea8>
   3c2a0:	ldr	r7, [r2, #16]
   3c2a4:	add	r5, r0, r0, lsl #2
   3c2a8:	str	r8, [sp, #112]	; 0x70
   3c2ac:	ldr	r8, [sp, #152]	; 0x98
   3c2b0:	add	r4, r7, r5, lsl #3
   3c2b4:	mov	r0, r4
   3c2b8:	bl	19e50 <fputs@plt+0x8a68>
   3c2bc:	str	r0, [r7, r5, lsl #3]
   3c2c0:	str	r1, [r4, #4]
   3c2c4:	mvn	r3, r0
   3c2c8:	mov	sl, #13
   3c2cc:	ldrh	r2, [r4, #8]
   3c2d0:	and	r2, r2, #15872	; 0x3e00
   3c2d4:	orr	r2, r2, #4
   3c2d8:	strh	r2, [r4, #8]
   3c2dc:	mvn	r2, #-2147483648	; 0x80000000
   3c2e0:	eor	r2, r1, r2
   3c2e4:	orrs	r2, r3, r2
   3c2e8:	beq	3ddcc <fputs@plt+0x2c9e4>
   3c2ec:	ldrb	r2, [r6, #5]
   3c2f0:	mov	r7, r8
   3c2f4:	tst	r2, #2
   3c2f8:	bne	3df30 <fputs@plt+0x2cb48>
   3c2fc:	ldr	r2, [sp, #168]	; 0xa8
   3c300:	ldr	r3, [sp, #172]	; 0xac
   3c304:	subs	r7, r0, r2
   3c308:	sbcs	r7, r1, r3
   3c30c:	blt	3c320 <fputs@plt+0x2af38>
   3c310:	adds	r2, r0, #1
   3c314:	adc	r3, r1, #0
   3c318:	str	r2, [sp, #168]	; 0xa8
   3c31c:	str	r3, [sp, #172]	; 0xac
   3c320:	strd	r2, [r4]
   3c324:	sub	r7, fp, #128	; 0x80
   3c328:	ldr	r8, [sp, #112]	; 0x70
   3c32c:	ldrb	r0, [r6, #5]
   3c330:	tst	r0, #2
   3c334:	beq	3c3a8 <fputs@plt+0x2afc0>
   3c338:	mov	r4, #100	; 0x64
   3c33c:	add	r1, sp, #168	; 0xa8
   3c340:	mov	r0, #8
   3c344:	bl	15ed8 <fputs@plt+0x4af0>
   3c348:	ldr	r0, [sp, #168]	; 0xa8
   3c34c:	ldr	r1, [sp, #172]	; 0xac
   3c350:	adds	r2, r0, #1
   3c354:	bic	r0, r1, #-1073741824	; 0xc0000000
   3c358:	mov	r1, #0
   3c35c:	adc	r3, r0, #0
   3c360:	str	r2, [sp, #168]	; 0xa8
   3c364:	str	r3, [sp, #172]	; 0xac
   3c368:	ldr	r0, [r6, #16]
   3c36c:	stm	sp, {r1, r7}
   3c370:	mov	r1, #0
   3c374:	bl	3ee18 <fputs@plt+0x2da30>
   3c378:	mov	sl, r0
   3c37c:	ldr	r0, [fp, #-128]	; 0xffffff80
   3c380:	orrs	r1, r0, sl
   3c384:	bne	3c390 <fputs@plt+0x2afa8>
   3c388:	subs	r4, r4, #1
   3c38c:	bne	3c33c <fputs@plt+0x2af54>
   3c390:	cmp	sl, #0
   3c394:	bne	3df2c <fputs@plt+0x2cb44>
   3c398:	mov	r1, #0
   3c39c:	cmp	r0, #0
   3c3a0:	str	r1, [sp, #128]	; 0x80
   3c3a4:	beq	3df28 <fputs@plt+0x2cb40>
   3c3a8:	mov	r0, #0
   3c3ac:	str	r0, [r6, #56]	; 0x38
   3c3b0:	strb	r0, [r6, #3]
   3c3b4:	ldr	r0, [sp, #168]	; 0xa8
   3c3b8:	ldr	r1, [sp, #172]	; 0xac
   3c3bc:	strd	r0, [r8]
   3c3c0:	ldr	r6, [sp, #132]	; 0x84
   3c3c4:	ldr	r5, [sp, #148]	; 0x94
   3c3c8:	ldr	r8, [sp, #124]	; 0x7c
   3c3cc:	b	3cb5c <fputs@plt+0x2b774>
   3c3d0:	mov	r0, #0
   3c3d4:	add	r1, r0, #60	; 0x3c
   3c3d8:	ldr	r2, [r1]
   3c3dc:	mov	r0, r1
   3c3e0:	add	r1, r2, #32
   3c3e4:	cmp	r2, r4
   3c3e8:	bne	3c3d8 <fputs@plt+0x2aff0>
   3c3ec:	ldr	r1, [r1]
   3c3f0:	str	r1, [r0]
   3c3f4:	mov	r0, r8
   3c3f8:	mov	r1, r4
   3c3fc:	bl	13b04 <fputs@plt+0x271c>
   3c400:	ldr	r0, [r8, #24]
   3c404:	orr	r0, r0, #2
   3c408:	str	r0, [r8, #24]
   3c40c:	b	3d044 <fputs@plt+0x2bc5c>
   3c410:	cmp	r4, #4
   3c414:	moveq	r0, r7
   3c418:	moveq	r1, #2
   3c41c:	bleq	40578 <fputs@plt+0x2f190>
   3c420:	ldr	sl, [sp, #128]	; 0x80
   3c424:	cmp	sl, #0
   3c428:	bne	3cf50 <fputs@plt+0x2bb68>
   3c42c:	cmp	r6, #5
   3c430:	mov	r1, #1
   3c434:	mov	r0, r9
   3c438:	movweq	r1, #2
   3c43c:	bl	18b00 <fputs@plt+0x7718>
   3c440:	b	3ce80 <fputs@plt+0x2ba98>
   3c444:	lsr	r1, r6, r3
   3c448:	rsb	r0, r3, #32
   3c44c:	orr	r6, r1, r7, lsl r0
   3c450:	subs	r1, r3, #32
   3c454:	lsrpl	r6, r7, r1
   3c458:	lsr	r1, r7, r3
   3c45c:	movwpl	r1, #0
   3c460:	cmn	r7, #1
   3c464:	ble	3ce88 <fputs@plt+0x2baa0>
   3c468:	mov	r7, r1
   3c46c:	b	3ceb0 <fputs@plt+0x2bac8>
   3c470:	ldr	r0, [r8, #432]	; 0x1b0
   3c474:	add	r0, r0, #1
   3c478:	str	r0, [r8, #432]	; 0x1b0
   3c47c:	ldr	r0, [r8, #424]	; 0x1a8
   3c480:	ldr	r5, [sp, #148]	; 0x94
   3c484:	str	r0, [r4, #24]
   3c488:	ldr	r0, [sp, #68]	; 0x44
   3c48c:	str	r4, [r8, #424]	; 0x1a8
   3c490:	vld1.64	{d16-d17}, [r0]
   3c494:	add	r0, r4, #8
   3c498:	vst1.64	{d16-d17}, [r0]
   3c49c:	b	3cb5c <fputs@plt+0x2b774>
   3c4a0:	ldr	r1, [sp, #88]	; 0x58
   3c4a4:	asr	r0, r8, #31
   3c4a8:	umull	ip, r3, r1, r8
   3c4ac:	mla	r0, r1, r0, r3
   3c4b0:	ldr	r1, [sp, #28]
   3c4b4:	mla	lr, r1, r8, r0
   3c4b8:	adds	r0, ip, #-2147483648	; 0x80000000
   3c4bc:	adcs	r0, lr, #0
   3c4c0:	mov	r0, #1
   3c4c4:	str	r0, [sp, #112]	; 0x70
   3c4c8:	bne	397c8 <fputs@plt+0x283e0>
   3c4cc:	ldr	r3, [sp, #88]	; 0x58
   3c4d0:	ldr	r1, [sp, #32]
   3c4d4:	umull	r4, r0, r3, r2
   3c4d8:	mla	r0, r3, r1, r0
   3c4dc:	ldr	r1, [sp, #28]
   3c4e0:	mla	r0, r1, r2, r0
   3c4e4:	cmp	r0, #0
   3c4e8:	bmi	3ced8 <fputs@plt+0x2baf0>
   3c4ec:	subs	r2, ip, #1
   3c4f0:	sbcs	r2, lr, #0
   3c4f4:	blt	3cef8 <fputs@plt+0x2bb10>
   3c4f8:	mvn	r2, #-2147483648	; 0x80000000
   3c4fc:	mvn	r3, #0
   3c500:	sub	r2, r2, ip
   3c504:	subs	r3, r3, r4
   3c508:	sbcs	r2, r2, r0
   3c50c:	blt	397c8 <fputs@plt+0x283e0>
   3c510:	b	3cef8 <fputs@plt+0x2bb10>
   3c514:	str	r7, [sp, #104]	; 0x68
   3c518:	mov	r0, r6
   3c51c:	bl	4886c <fputs@plt+0x37484>
   3c520:	mov	r7, r0
   3c524:	ldr	r0, [sp, #104]	; 0x68
   3c528:	cmp	r7, #0
   3c52c:	str	r7, [r0]
   3c530:	beq	3c550 <fputs@plt+0x2b168>
   3c534:	mov	r0, #0
   3c538:	str	r0, [r7]
   3c53c:	str	r0, [r7, #4]
   3c540:	str	r0, [r7, #8]
   3c544:	mov	r0, r9
   3c548:	bl	48a3c <fputs@plt+0x37654>
   3c54c:	str	r0, [r7, #12]
   3c550:	mov	r0, #0
   3c554:	ldr	ip, [sp, #112]	; 0x70
   3c558:	str	r0, [r6, #8]
   3c55c:	str	r0, [r6, #12]
   3c560:	ldrh	r0, [r6, #26]
   3c564:	orr	r0, r0, #1
   3c568:	strh	r0, [r6, #26]
   3c56c:	str	r8, [r6, #28]
   3c570:	ldr	r0, [r6, #20]
   3c574:	cmp	r0, #0
   3c578:	beq	3c5d8 <fputs@plt+0x2b1f0>
   3c57c:	ldr	r1, [r0, #12]
   3c580:	cmp	r1, #0
   3c584:	beq	3c5b8 <fputs@plt+0x2b1d0>
   3c588:	ldrd	r2, [r1]
   3c58c:	subs	r7, r2, r4
   3c590:	sbcs	r7, r3, r5
   3c594:	bge	3c5a0 <fputs@plt+0x2b1b8>
   3c598:	add	r1, r1, #8
   3c59c:	b	3c5b0 <fputs@plt+0x2b1c8>
   3c5a0:	subs	r2, r4, r2
   3c5a4:	sbcs	r2, r5, r3
   3c5a8:	bge	3c5c0 <fputs@plt+0x2b1d8>
   3c5ac:	add	r1, r1, #12
   3c5b0:	ldr	r1, [r1]
   3c5b4:	b	3c580 <fputs@plt+0x2b198>
   3c5b8:	ldr	r0, [r0, #8]
   3c5bc:	b	3c574 <fputs@plt+0x2b18c>
   3c5c0:	ldr	r6, [sp, #132]	; 0x84
   3c5c4:	ldr	r8, [sp, #124]	; 0x7c
   3c5c8:	ldr	r7, [sp, #152]	; 0x98
   3c5cc:	ldr	sl, [sp, #160]	; 0xa0
   3c5d0:	ldr	r5, [sp, #148]	; 0x94
   3c5d4:	b	3d02c <fputs@plt+0x2bc44>
   3c5d8:	cmp	r8, #0
   3c5dc:	bmi	3c5ec <fputs@plt+0x2b204>
   3c5e0:	ldrd	r2, [ip]
   3c5e4:	ldr	r0, [sl]
   3c5e8:	bl	40508 <fputs@plt+0x2f120>
   3c5ec:	ldr	r6, [sp, #132]	; 0x84
   3c5f0:	ldr	r8, [sp, #124]	; 0x7c
   3c5f4:	ldr	r7, [sp, #160]	; 0xa0
   3c5f8:	ldr	r5, [sp, #148]	; 0x94
   3c5fc:	b	3d048 <fputs@plt+0x2bc60>
   3c600:	ldr	r0, [r4, #16]
   3c604:	ldrb	r0, [r0, #66]	; 0x42
   3c608:	cmp	r0, #1
   3c60c:	beq	3ce04 <fputs@plt+0x2ba1c>
   3c610:	mov	r0, r4
   3c614:	bl	40b28 <fputs@plt+0x2f740>
   3c618:	cmp	r0, #0
   3c61c:	bne	3e144 <fputs@plt+0x2cd5c>
   3c620:	ldrb	r0, [r4, #2]
   3c624:	cmp	r0, #0
   3c628:	beq	3ce04 <fputs@plt+0x2ba1c>
   3c62c:	mov	r0, #1
   3c630:	strh	r0, [r5, #8]
   3c634:	mov	r0, #0
   3c638:	str	r0, [sp, #128]	; 0x80
   3c63c:	b	3a820 <fputs@plt+0x29438>
   3c640:	ldrsb	r0, [sl, #68]	; 0x44
   3c644:	ldr	r1, [sl, #16]
   3c648:	add	r0, sl, r0, lsl #2
   3c64c:	ldr	r0, [r0, #120]	; 0x78
   3c650:	ldr	r2, [r0, #60]	; 0x3c
   3c654:	ldr	r0, [sl, #24]
   3c658:	sub	r4, r2, r0
   3c65c:	ldrh	r2, [sl, #32]
   3c660:	ldr	r3, [sp, #128]	; 0x80
   3c664:	ldr	sl, [sp, #88]	; 0x58
   3c668:	ldr	ip, [sp, #160]	; 0xa0
   3c66c:	cmp	r4, r2
   3c670:	movhi	r4, r2
   3c674:	ldr	r2, [sp, #112]	; 0x70
   3c678:	cmp	r1, r4
   3c67c:	str	r0, [r2, #72]	; 0x48
   3c680:	str	r1, [r2, #60]	; 0x3c
   3c684:	bls	3c6a0 <fputs@plt+0x2b2b8>
   3c688:	ldr	r2, [r8, #92]	; 0x5c
   3c68c:	cmp	r1, r2
   3c690:	bhi	3def8 <fputs@plt+0x2cb10>
   3c694:	ldr	r2, [sp, #112]	; 0x70
   3c698:	str	r4, [r2, #64]	; 0x40
   3c69c:	b	3c6a4 <fputs@plt+0x2b2bc>
   3c6a0:	str	r1, [r2, #64]	; 0x40
   3c6a4:	ldr	r1, [r6, #72]	; 0x48
   3c6a8:	str	r5, [sp, #148]	; 0x94
   3c6ac:	str	r1, [r2, #56]	; 0x38
   3c6b0:	ldrsb	r1, [r0]
   3c6b4:	cmp	r1, #0
   3c6b8:	bmi	3c6cc <fputs@plt+0x2b2e4>
   3c6bc:	uxtb	r1, r1
   3c6c0:	mov	r0, #1
   3c6c4:	str	r1, [fp, #-128]	; 0xffffff80
   3c6c8:	b	3c6e8 <fputs@plt+0x2b300>
   3c6cc:	sub	r1, fp, #128	; 0x80
   3c6d0:	mov	r5, ip
   3c6d4:	bl	3e584 <fputs@plt+0x2d19c>
   3c6d8:	ldr	r3, [sp, #128]	; 0x80
   3c6dc:	ldr	r2, [sp, #112]	; 0x70
   3c6e0:	ldr	r1, [fp, #-128]	; 0xffffff80
   3c6e4:	mov	ip, r5
   3c6e8:	cmp	r4, r1
   3c6ec:	ldr	r4, [sp, #100]	; 0x64
   3c6f0:	mov	r6, #0
   3c6f4:	strh	r6, [r2, #14]
   3c6f8:	str	r0, [r2, #68]	; 0x44
   3c6fc:	str	r1, [sl]
   3c700:	bcs	3c728 <fputs@plt+0x2b340>
   3c704:	movw	r0, #32771	; 0x8003
   3c708:	mov	r6, #0
   3c70c:	movt	r0, #1
   3c710:	str	r6, [r2, #64]	; 0x40
   3c714:	str	r6, [r2, #72]	; 0x48
   3c718:	cmp	r1, r0
   3c71c:	ldrls	r0, [r2, #60]	; 0x3c
   3c720:	cmpls	r1, r0
   3c724:	bhi	3dfd4 <fputs@plt+0x2cbec>
   3c728:	ldr	r0, [sl]
   3c72c:	ldr	r1, [r2, #68]	; 0x44
   3c730:	cmp	r1, r0
   3c734:	bcs	3c8a8 <fputs@plt+0x2b4c0>
   3c738:	ldr	r5, [r2, #72]	; 0x48
   3c73c:	cmp	r5, #0
   3c740:	bne	3c7b8 <fputs@plt+0x2b3d0>
   3c744:	vmov.i32	q8, #0	; 0x00000000
   3c748:	add	r3, sp, #168	; 0xa8
   3c74c:	mov	r0, #36	; 0x24
   3c750:	mov	r5, r2
   3c754:	mov	r1, r3
   3c758:	vst1.64	{d16-d17}, [r1], r0
   3c75c:	mov	r0, #0
   3c760:	str	r0, [r1]
   3c764:	add	r1, r3, #16
   3c768:	str	r0, [sp, #200]	; 0xc8
   3c76c:	vst1.64	{d16-d17}, [r1]
   3c770:	mov	r1, #0
   3c774:	ldrb	r0, [r5, #4]
   3c778:	ldr	r2, [sl]
   3c77c:	str	r3, [sp]
   3c780:	clz	r0, r0
   3c784:	lsr	r3, r0, #5
   3c788:	ldr	r0, [sp, #104]	; 0x68
   3c78c:	bl	3e610 <fputs@plt+0x2d228>
   3c790:	cmp	r0, #0
   3c794:	bne	3e038 <fputs@plt+0x2cc50>
   3c798:	ldr	r3, [sp, #184]	; 0xb8
   3c79c:	ldr	r0, [sl]
   3c7a0:	ldr	r1, [r5, #68]	; 0x44
   3c7a4:	ldrh	r6, [r5, #14]
   3c7a8:	mov	r2, r5
   3c7ac:	mov	r7, sl
   3c7b0:	mov	r5, r3
   3c7b4:	ldr	r3, [sp, #128]	; 0x80
   3c7b8:	mov	r7, sl
   3c7bc:	str	r4, [sp, #100]	; 0x64
   3c7c0:	add	sl, r5, r0
   3c7c4:	str	r5, [sp, #32]
   3c7c8:	add	r5, r5, r1
   3c7cc:	add	r8, r2, #80	; 0x50
   3c7d0:	ldr	r4, [r7, r6, lsl #2]
   3c7d4:	str	r7, [sp, #88]	; 0x58
   3c7d8:	add	r9, r7, #4
   3c7dc:	mov	r7, #0
   3c7e0:	ldrsb	r0, [r5]
   3c7e4:	uxtb	r1, r0
   3c7e8:	cmp	r0, #0
   3c7ec:	str	r1, [fp, #-160]	; 0xffffff60
   3c7f0:	bmi	3c808 <fputs@plt+0x2b420>
   3c7f4:	movw	r0, #49786	; 0xc27a
   3c7f8:	add	r5, r5, #1
   3c7fc:	movt	r0, #8
   3c800:	ldrb	r2, [r0, r1]
   3c804:	b	3c840 <fputs@plt+0x2b458>
   3c808:	sub	r1, fp, #160	; 0xa0
   3c80c:	mov	r0, r5
   3c810:	bl	3e584 <fputs@plt+0x2d19c>
   3c814:	ldr	r1, [fp, #-160]	; 0xffffff60
   3c818:	cmp	r1, #128	; 0x80
   3c81c:	bcc	3c82c <fputs@plt+0x2b444>
   3c820:	sub	r2, r1, #12
   3c824:	lsr	r2, r2, #1
   3c828:	b	3c838 <fputs@plt+0x2b450>
   3c82c:	movw	r2, #49786	; 0xc27a
   3c830:	movt	r2, #8
   3c834:	ldrb	r2, [r2, r1]
   3c838:	ldr	r3, [sp, #128]	; 0x80
   3c83c:	add	r5, r5, r0
   3c840:	mov	r0, #0
   3c844:	adds	r4, r2, r4
   3c848:	str	r1, [r8, r6, lsl #2]
   3c84c:	adc	r7, r0, r7
   3c850:	add	r0, r6, #1
   3c854:	cmp	r6, r3
   3c858:	str	r4, [r9, r6, lsl #2]
   3c85c:	bge	3c86c <fputs@plt+0x2b484>
   3c860:	cmp	r5, sl
   3c864:	mov	r6, r0
   3c868:	bcc	3c7e0 <fputs@plt+0x2b3f8>
   3c86c:	ldr	r1, [sp, #32]
   3c870:	ldr	r2, [sp, #112]	; 0x70
   3c874:	ldr	r6, [sp, #132]	; 0x84
   3c878:	ldr	r9, [sp, #120]	; 0x78
   3c87c:	ldr	r8, [sp, #124]	; 0x7c
   3c880:	cmp	r5, sl
   3c884:	sub	r1, r5, r1
   3c888:	strh	r0, [r2, #14]
   3c88c:	str	r1, [r2, #68]	; 0x44
   3c890:	bcs	3c8b8 <fputs@plt+0x2b4d0>
   3c894:	ldr	r1, [r2, #60]	; 0x3c
   3c898:	ldr	ip, [sp, #160]	; 0xa0
   3c89c:	ldr	sl, [sp, #88]	; 0x58
   3c8a0:	mov	r2, #0
   3c8a4:	b	3c8dc <fputs@plt+0x2b4f4>
   3c8a8:	mov	r0, #0
   3c8ac:	str	r0, [fp, #-160]	; 0xffffff60
   3c8b0:	mov	r0, r6
   3c8b4:	b	3c934 <fputs@plt+0x2b54c>
   3c8b8:	ldr	ip, [sp, #160]	; 0xa0
   3c8bc:	ldr	sl, [sp, #88]	; 0x58
   3c8c0:	bhi	3de18 <fputs@plt+0x2ca30>
   3c8c4:	ldr	r1, [sp, #112]	; 0x70
   3c8c8:	ldr	r1, [r1, #60]	; 0x3c
   3c8cc:	eor	r2, r4, r1
   3c8d0:	orrs	r2, r2, r7
   3c8d4:	mov	r2, #0
   3c8d8:	bne	3de18 <fputs@plt+0x2ca30>
   3c8dc:	subs	r1, r1, r4
   3c8e0:	sbcs	r1, r2, r7
   3c8e4:	bcc	3de18 <fputs@plt+0x2ca30>
   3c8e8:	ldr	r2, [sp, #112]	; 0x70
   3c8ec:	ldr	r4, [sp, #100]	; 0x64
   3c8f0:	ldr	r1, [r2, #72]	; 0x48
   3c8f4:	cmp	r1, #0
   3c8f8:	bne	3c934 <fputs@plt+0x2b54c>
   3c8fc:	ldrh	r1, [sp, #176]	; 0xb0
   3c900:	movw	r2, #9312	; 0x2460
   3c904:	tst	r1, r2
   3c908:	ldr	r2, [sp, #112]	; 0x70
   3c90c:	ldreq	r1, [sp, #192]	; 0xc0
   3c910:	cmpeq	r1, #0
   3c914:	beq	3c934 <fputs@plt+0x2b54c>
   3c918:	add	r0, sp, #168	; 0xa8
   3c91c:	mov	r5, ip
   3c920:	bl	33798 <fputs@plt+0x223b0>
   3c924:	ldr	r2, [sp, #112]	; 0x70
   3c928:	ldr	r3, [sp, #128]	; 0x80
   3c92c:	mov	ip, r5
   3c930:	ldrh	r0, [r2, #14]
   3c934:	uxth	r0, r0
   3c938:	cmp	r3, r0
   3c93c:	bge	3c9dc <fputs@plt+0x2b5f4>
   3c940:	mov	r6, r4
   3c944:	movw	r1, #9312	; 0x2460
   3c948:	ldrh	r0, [r6, #8]!
   3c94c:	tst	r0, r1
   3c950:	beq	3c96c <fputs@plt+0x2b584>
   3c954:	mov	r0, r4
   3c958:	mov	r5, ip
   3c95c:	bl	337e4 <fputs@plt+0x223fc>
   3c960:	ldr	r3, [sp, #128]	; 0x80
   3c964:	ldr	r2, [sp, #112]	; 0x70
   3c968:	mov	ip, r5
   3c96c:	ldr	r0, [sp, #96]	; 0x60
   3c970:	mov	r7, r4
   3c974:	strb	r0, [r4, #10]
   3c978:	add	r0, sl, r3, lsl #2
   3c97c:	ldr	r1, [r2, #64]	; 0x40
   3c980:	ldr	r0, [r0, #4]
   3c984:	cmp	r1, r0
   3c988:	bcs	3c9fc <fputs@plt+0x2b614>
   3c98c:	ldrb	r1, [ip, #3]
   3c990:	ldr	r5, [fp, #-160]	; 0xffffff60
   3c994:	ldr	ip, [sp, #104]	; 0x68
   3c998:	cmp	r1, #64	; 0x40
   3c99c:	bcc	3c9c8 <fputs@plt+0x2b5e0>
   3c9a0:	sxtb	r1, r1
   3c9a4:	cmp	r5, #11
   3c9a8:	mov	r0, #0
   3c9ac:	movwhi	r0, #1
   3c9b0:	cmp	r1, #0
   3c9b4:	bmi	3caec <fputs@plt+0x2b704>
   3c9b8:	mov	r1, #1
   3c9bc:	bic	r1, r1, r5
   3c9c0:	ands	r0, r0, r1
   3c9c4:	bne	3caec <fputs@plt+0x2b704>
   3c9c8:	cmp	r5, #128	; 0x80
   3c9cc:	bcc	3ca90 <fputs@plt+0x2b6a8>
   3c9d0:	sub	r0, r5, #12
   3c9d4:	lsr	r2, r0, #1
   3c9d8:	b	3caa4 <fputs@plt+0x2b6bc>
   3c9dc:	ldrb	r0, [ip, #1]
   3c9e0:	cmp	r0, #248	; 0xf8
   3c9e4:	bne	3ca1c <fputs@plt+0x2b634>
   3c9e8:	ldr	r1, [ip, #16]
   3c9ec:	mov	r0, r4
   3c9f0:	mov	r2, #2048	; 0x800
   3c9f4:	bl	3e194 <fputs@plt+0x2cdac>
   3c9f8:	b	3cb4c <fputs@plt+0x2b764>
   3c9fc:	ldr	r0, [sl, r3, lsl #2]
   3ca00:	ldr	r1, [r2, #72]	; 0x48
   3ca04:	add	r4, r1, r0
   3ca08:	ldr	r1, [fp, #-160]	; 0xffffff60
   3ca0c:	cmp	r1, #11
   3ca10:	bhi	3ca40 <fputs@plt+0x2b658>
   3ca14:	mov	r0, r4
   3ca18:	b	3caf8 <fputs@plt+0x2b710>
   3ca1c:	mov	r0, r4
   3ca20:	ldr	r5, [sp, #148]	; 0x94
   3ca24:	ldr	r6, [sp, #132]	; 0x84
   3ca28:	movw	r2, #9312	; 0x2460
   3ca2c:	ldrh	r1, [r0, #8]!
   3ca30:	tst	r1, r2
   3ca34:	beq	3ca84 <fputs@plt+0x2b69c>
   3ca38:	mov	r0, r4
   3ca3c:	b	35c90 <fputs@plt+0x248a8>
   3ca40:	sub	r0, r1, #12
   3ca44:	mov	r1, #2
   3ca48:	lsr	r5, r0, #1
   3ca4c:	add	r1, r1, r0, lsr #1
   3ca50:	str	r5, [r7, #12]
   3ca54:	ldr	r0, [r7, #24]
   3ca58:	cmp	r0, r1
   3ca5c:	bge	3cb04 <fputs@plt+0x2b71c>
   3ca60:	mov	r0, #1
   3ca64:	mov	r2, #0
   3ca68:	strh	r0, [r6]
   3ca6c:	mov	r0, r7
   3ca70:	bl	33964 <fputs@plt+0x2257c>
   3ca74:	cmp	r0, #0
   3ca78:	bne	3e0d0 <fputs@plt+0x2cce8>
   3ca7c:	ldr	r0, [r7, #16]
   3ca80:	b	3cb0c <fputs@plt+0x2b724>
   3ca84:	mov	r1, #1
   3ca88:	strh	r1, [r0]
   3ca8c:	b	3cb54 <fputs@plt+0x2b76c>
   3ca90:	movw	r0, #49786	; 0xc27a
   3ca94:	movt	r0, #8
   3ca98:	ldrb	r2, [r0, r5]
   3ca9c:	cmp	r2, #0
   3caa0:	beq	3caec <fputs@plt+0x2b704>
   3caa4:	ldr	r0, [sp, #112]	; 0x70
   3caa8:	ldr	r1, [sl, r3, lsl #2]
   3caac:	ldrb	r0, [r0, #4]
   3cab0:	str	r7, [sp]
   3cab4:	clz	r0, r0
   3cab8:	lsr	r3, r0, #5
   3cabc:	mov	r0, ip
   3cac0:	bl	3e610 <fputs@plt+0x2d228>
   3cac4:	cmp	r0, #0
   3cac8:	bne	3e038 <fputs@plt+0x2cc50>
   3cacc:	ldr	r0, [r7, #16]
   3cad0:	mov	r1, r5
   3cad4:	mov	r2, r7
   3cad8:	bl	3e670 <fputs@plt+0x2d288>
   3cadc:	ldrh	r0, [r6]
   3cae0:	movw	r1, #61439	; 0xefff
   3cae4:	and	r0, r0, r1
   3cae8:	b	3cb48 <fputs@plt+0x2b760>
   3caec:	movw	r0, #35312	; 0x89f0
   3caf0:	mov	r1, r5
   3caf4:	movt	r0, #10
   3caf8:	mov	r2, r7
   3cafc:	bl	3e670 <fputs@plt+0x2d288>
   3cb00:	b	3cb4c <fputs@plt+0x2b764>
   3cb04:	ldr	r0, [r7, #20]
   3cb08:	str	r0, [r7, #16]
   3cb0c:	mov	r1, r4
   3cb10:	mov	r2, r5
   3cb14:	bl	11244 <memcpy@plt>
   3cb18:	ldr	r0, [r7, #16]
   3cb1c:	mov	r1, #0
   3cb20:	strb	r1, [r0, r5]
   3cb24:	ldr	r0, [r7, #16]
   3cb28:	add	r0, r5, r0
   3cb2c:	strb	r1, [r0, #1]
   3cb30:	movw	r1, #13968	; 0x3690
   3cb34:	ldr	r0, [fp, #-160]	; 0xffffff60
   3cb38:	movt	r1, #9
   3cb3c:	and	r0, r0, #1
   3cb40:	add	r0, r1, r0, lsl #1
   3cb44:	ldrh	r0, [r0]
   3cb48:	strh	r0, [r6]
   3cb4c:	ldr	r5, [sp, #148]	; 0x94
   3cb50:	ldr	r6, [sp, #132]	; 0x84
   3cb54:	mov	r0, #0
   3cb58:	str	r0, [sp, #128]	; 0x80
   3cb5c:	ldr	r7, [sp, #160]	; 0xa0
   3cb60:	b	3d048 <fputs@plt+0x2bc60>
   3cb64:	rsbs	lr, r2, #0
   3cb68:	rsc	ip, r3, #0
   3cb6c:	subs	r0, r8, #1
   3cb70:	sbcs	r0, r1, #0
   3cb74:	blt	3cba4 <fputs@plt+0x2b7bc>
   3cb78:	mvn	r0, #-2147483648	; 0x80000000
   3cb7c:	mvn	r4, r8
   3cb80:	sub	r0, r0, r1
   3cb84:	subs	r4, r4, lr
   3cb88:	str	r0, [sp, #104]	; 0x68
   3cb8c:	mov	r0, ip
   3cb90:	mov	ip, #1
   3cb94:	ldr	r4, [sp, #104]	; 0x68
   3cb98:	str	ip, [sp, #112]	; 0x70
   3cb9c:	sbcs	r0, r4, r0
   3cba0:	blt	397c8 <fputs@plt+0x283e0>
   3cba4:	subs	r4, r8, r2
   3cba8:	sbc	r5, r1, r3
   3cbac:	b	3cefc <fputs@plt+0x2bb14>
   3cbb0:	ldr	sl, [sp, #124]	; 0x7c
   3cbb4:	ldr	r1, [sl, #424]	; 0x1a8
   3cbb8:	cmp	r1, r6
   3cbbc:	beq	3cbe4 <fputs@plt+0x2b7fc>
   3cbc0:	ldr	r0, [r1, #24]
   3cbc4:	str	r0, [sl, #424]	; 0x1a8
   3cbc8:	mov	r0, sl
   3cbcc:	bl	13dc4 <fputs@plt+0x29dc>
   3cbd0:	ldr	r0, [sl, #432]	; 0x1b0
   3cbd4:	ldr	r1, [sl, #424]	; 0x1a8
   3cbd8:	sub	r0, r0, #1
   3cbdc:	str	r0, [sl, #432]	; 0x1b0
   3cbe0:	b	3cbb8 <fputs@plt+0x2b7d0>
   3cbe4:	cmp	r5, #1
   3cbe8:	bne	3cc20 <fputs@plt+0x2b838>
   3cbec:	ldr	r1, [r6, #24]
   3cbf0:	ldr	r0, [sp, #124]	; 0x7c
   3cbf4:	str	r1, [r0, #424]	; 0x1a8
   3cbf8:	mov	r1, r6
   3cbfc:	bl	13dc4 <fputs@plt+0x29dc>
   3cc00:	cmp	r8, #0
   3cc04:	bne	3cc30 <fputs@plt+0x2b848>
   3cc08:	ldr	r1, [sp, #124]	; 0x7c
   3cc0c:	ldr	r5, [sp, #148]	; 0x94
   3cc10:	ldr	r0, [r1, #432]	; 0x1b0
   3cc14:	sub	r0, r0, #1
   3cc18:	str	r0, [r1, #432]	; 0x1b0
   3cc1c:	b	3cc64 <fputs@plt+0x2b87c>
   3cc20:	add	r0, r6, #8
   3cc24:	vld1.64	{d16-d17}, [r0]
   3cc28:	ldr	r0, [sp, #68]	; 0x44
   3cc2c:	vst1.64	{d16-d17}, [r0]
   3cc30:	cmp	r5, #2
   3cc34:	ldr	r5, [sp, #148]	; 0x94
   3cc38:	beq	3cc64 <fputs@plt+0x2b87c>
   3cc3c:	eors	r0, r8, #1
   3cc40:	bne	3cc64 <fputs@plt+0x2b87c>
   3cc44:	ldr	r6, [sp, #132]	; 0x84
   3cc48:	ldr	r8, [sp, #124]	; 0x7c
   3cc4c:	ldr	r7, [sp, #160]	; 0xa0
   3cc50:	mov	r0, #0
   3cc54:	cmp	r4, #0
   3cc58:	str	r0, [sp, #128]	; 0x80
   3cc5c:	beq	3d048 <fputs@plt+0x2bc60>
   3cc60:	b	3e0c8 <fputs@plt+0x2cce0>
   3cc64:	ldr	r8, [sp, #124]	; 0x7c
   3cc68:	ldr	r1, [sp, #112]	; 0x70
   3cc6c:	mov	r2, r7
   3cc70:	mov	r0, r8
   3cc74:	bl	336d8 <fputs@plt+0x222f0>
   3cc78:	mov	sl, r0
   3cc7c:	mov	r0, #0
   3cc80:	cmp	sl, #0
   3cc84:	str	r0, [sp, #128]	; 0x80
   3cc88:	beq	3ac94 <fputs@plt+0x298ac>
   3cc8c:	b	3e040 <fputs@plt+0x2cc58>
   3cc90:	sub	r1, fp, #56	; 0x38
   3cc94:	bl	3e584 <fputs@plt+0x2d19c>
   3cc98:	ldr	r1, [fp, #-56]	; 0xffffffc8
   3cc9c:	cmp	r1, #7
   3cca0:	beq	3cccc <fputs@plt+0x2b8e4>
   3cca4:	sub	r0, r1, #1
   3cca8:	cmp	r0, #8
   3ccac:	bhi	3cccc <fputs@plt+0x2b8e4>
   3ccb0:	movw	r0, #49786	; 0xc27a
   3ccb4:	ldr	r2, [sp, #180]	; 0xb4
   3ccb8:	movt	r0, #8
   3ccbc:	ldrb	r0, [r0, r1]
   3ccc0:	add	r3, r5, r0
   3ccc4:	cmp	r2, r3
   3ccc8:	bcs	3ce20 <fputs@plt+0x2ba38>
   3cccc:	ldrh	r0, [sp, #176]	; 0xb0
   3ccd0:	movw	r1, #9312	; 0x2460
   3ccd4:	tst	r0, r1
   3ccd8:	ldreq	r0, [sp, #192]	; 0xc0
   3ccdc:	cmpeq	r0, #0
   3cce0:	beq	3ccec <fputs@plt+0x2b904>
   3cce4:	add	r0, sp, #168	; 0xa8
   3cce8:	bl	33798 <fputs@plt+0x223b0>
   3ccec:	movw	r0, #62189	; 0xf2ed
   3ccf0:	movw	r1, #62796	; 0xf54c
   3ccf4:	movw	r2, #63094	; 0xf676
   3ccf8:	movw	r3, #6836	; 0x1ab4
   3ccfc:	mov	sl, #11
   3cd00:	movt	r0, #8
   3cd04:	movt	r1, #8
   3cd08:	movt	r2, #8
   3cd0c:	movt	r3, #1
   3cd10:	add	r0, r0, #20
   3cd14:	str	r0, [sp]
   3cd18:	mov	r0, #11
   3cd1c:	bl	15e38 <fputs@plt+0x4a50>
   3cd20:	mov	r6, #0
   3cd24:	mov	r7, #0
   3cd28:	cmp	sl, #0
   3cd2c:	bne	3e03c <fputs@plt+0x2cc54>
   3cd30:	ldr	r2, [sp, #160]	; 0xa0
   3cd34:	ldrb	r0, [r2]
   3cd38:	cmp	r0, #112	; 0x70
   3cd3c:	bne	3cd80 <fputs@plt+0x2b998>
   3cd40:	ldr	r1, [sp, #116]	; 0x74
   3cd44:	ldr	r0, [r2, #12]
   3cd48:	ldr	r5, [sp, #148]	; 0x94
   3cd4c:	ldr	r1, [r1]
   3cd50:	ldr	r0, [r1, r0, lsl #2]
   3cd54:	mov	r1, #256	; 0x100
   3cd58:	str	r7, [r0, #44]	; 0x2c
   3cd5c:	str	r6, [r0, #40]	; 0x28
   3cd60:	strh	r1, [r0, #2]
   3cd64:	mov	r7, r2
   3cd68:	ldr	r1, [r2, #16]
   3cd6c:	str	r4, [r0, #48]	; 0x30
   3cd70:	str	r1, [r0, #52]	; 0x34
   3cd74:	mov	r0, #0
   3cd78:	str	r0, [sp, #128]	; 0x80
   3cd7c:	b	3cdd4 <fputs@plt+0x2b9ec>
   3cd80:	ldr	r0, [sp, #108]	; 0x6c
   3cd84:	ldr	r1, [r2, #8]
   3cd88:	movw	r3, #9312	; 0x2460
   3cd8c:	ldr	r0, [r0]
   3cd90:	add	r1, r1, r1, lsl #2
   3cd94:	add	r0, r0, r1, lsl #3
   3cd98:	mov	r1, r0
   3cd9c:	ldrh	r2, [r1, #8]!
   3cda0:	tst	r2, r3
   3cda4:	beq	3cdb0 <fputs@plt+0x2b9c8>
   3cda8:	bl	406f0 <fputs@plt+0x2f308>
   3cdac:	b	3cdb8 <fputs@plt+0x2b9d0>
   3cdb0:	mov	r2, #4
   3cdb4:	strh	r2, [r1]
   3cdb8:	mov	r1, #4
   3cdbc:	strh	r1, [r0, #8]
   3cdc0:	strd	r6, [r0]
   3cdc4:	mov	r0, #0
   3cdc8:	str	r0, [sp, #128]	; 0x80
   3cdcc:	ldr	r5, [sp, #148]	; 0x94
   3cdd0:	ldr	r7, [sp, #160]	; 0xa0
   3cdd4:	ldr	r6, [sp, #132]	; 0x84
   3cdd8:	b	3d048 <fputs@plt+0x2bc60>
   3cddc:	mov	r0, r7
   3cde0:	bl	11220 <strlen@plt>
   3cde4:	bic	r2, r0, #-1073741824	; 0xc0000000
   3cde8:	cmp	r2, #100	; 0x64
   3cdec:	bcs	3cfe0 <fputs@plt+0x2bbf8>
   3cdf0:	add	r0, sp, #168	; 0xa8
   3cdf4:	mov	r1, r7
   3cdf8:	str	r2, [fp, #-148]	; 0xffffff6c
   3cdfc:	bl	11244 <memcpy@plt>
   3ce00:	b	3cfec <fputs@plt+0x2bc04>
   3ce04:	ldr	r4, [r4, #16]
   3ce08:	mov	r0, r4
   3ce0c:	bl	2ffbc <fputs@plt+0x1ebd4>
   3ce10:	ldrd	r0, [r4, #16]
   3ce14:	mov	r2, #0
   3ce18:	str	r2, [sp, #128]	; 0x80
   3ce1c:	b	3a814 <fputs@plt+0x2942c>
   3ce20:	sub	r0, r2, r0
   3ce24:	ldr	r2, [sp, #184]	; 0xb8
   3ce28:	add	r0, r2, r0
   3ce2c:	sub	r2, fp, #128	; 0x80
   3ce30:	bl	3e670 <fputs@plt+0x2d288>
   3ce34:	ldrh	r0, [sp, #176]	; 0xb0
   3ce38:	movw	r1, #9312	; 0x2460
   3ce3c:	ldr	r6, [fp, #-128]	; 0xffffff80
   3ce40:	ldr	r7, [fp, #-124]	; 0xffffff84
   3ce44:	mov	sl, #0
   3ce48:	tst	r0, r1
   3ce4c:	ldreq	r0, [sp, #192]	; 0xc0
   3ce50:	cmpeq	r0, #0
   3ce54:	beq	3cd28 <fputs@plt+0x2b940>
   3ce58:	add	r0, sp, #168	; 0xa8
   3ce5c:	bl	33798 <fputs@plt+0x223b0>
   3ce60:	b	3cd28 <fputs@plt+0x2b940>
   3ce64:	mov	r0, #0
   3ce68:	mov	r1, #1
   3ce6c:	str	r0, [sp, #168]	; 0xa8
   3ce70:	mov	r0, r7
   3ce74:	bl	2a4e4 <fputs@plt+0x190fc>
   3ce78:	cmp	r0, #0
   3ce7c:	beq	3d0bc <fputs@plt+0x2bcd4>
   3ce80:	mov	sl, r0
   3ce84:	b	3cf50 <fputs@plt+0x2bb68>
   3ce88:	rsb	r2, r3, #64	; 0x40
   3ce8c:	mvn	r3, #0
   3ce90:	cmp	r0, #0
   3ce94:	lsl	r7, r3, r2
   3ce98:	rsb	r2, r2, #32
   3ce9c:	movwpl	r7, #0
   3cea0:	ror	r2, r3, r2
   3cea4:	lslpl	r2, r3, r0
   3cea8:	orr	r6, r7, r6
   3ceac:	orr	r7, r2, r1
   3ceb0:	strd	r6, [r8]
   3ceb4:	mov	r7, ip
   3ceb8:	ldrh	r0, [r8, #8]
   3cebc:	ldr	r5, [sp, #148]	; 0x94
   3cec0:	and	r0, r0, #15872	; 0x3e00
   3cec4:	orr	r0, r0, #4
   3cec8:	strh	r0, [r8, #8]
   3cecc:	ldr	r6, [sp, #132]	; 0x84
   3ced0:	ldr	r8, [sp, #124]	; 0x7c
   3ced4:	b	3d048 <fputs@plt+0x2bc60>
   3ced8:	cmn	lr, #1
   3cedc:	bgt	3cef8 <fputs@plt+0x2bb10>
   3cee0:	adds	r1, r4, #1
   3cee4:	rsb	r2, ip, #-2147483648	; 0x80000000
   3cee8:	adc	lr, r0, #0
   3ceec:	subs	r3, r1, #1
   3cef0:	sbcs	r2, lr, r2
   3cef4:	blt	397c8 <fputs@plt+0x283e0>
   3cef8:	add	r5, ip, r0
   3cefc:	ldr	r1, [sp, #132]	; 0x84
   3cf00:	ldr	r8, [sp, #124]	; 0x7c
   3cf04:	strd	r4, [r6]
   3cf08:	ldrh	r0, [r6, #8]
   3cf0c:	ldr	r5, [sp, #148]	; 0x94
   3cf10:	ldr	r7, [sp, #160]	; 0xa0
   3cf14:	and	r0, r0, #15872	; 0x3e00
   3cf18:	orr	r0, r0, #4
   3cf1c:	strh	r0, [r6, #8]
   3cf20:	mov	r6, r1
   3cf24:	b	3d048 <fputs@plt+0x2bc60>
   3cf28:	ldr	r0, [r7, #64]	; 0x40
   3cf2c:	ldr	r0, [r0]
   3cf30:	ldr	r1, [r0]
   3cf34:	cmp	r1, #2
   3cf38:	blt	3cf48 <fputs@plt+0x2bb60>
   3cf3c:	ldr	r0, [r0, #52]	; 0x34
   3cf40:	cmp	r0, #0
   3cf44:	bne	3a560 <fputs@plt+0x29178>
   3cf48:	mov	r6, r4
   3cf4c:	ldr	sl, [sp, #128]	; 0x80
   3cf50:	cmp	sl, #0
   3cf54:	mov	r0, r7
   3cf58:	movne	r6, r4
   3cf5c:	mov	r1, r6
   3cf60:	bl	40578 <fputs@plt+0x2f190>
   3cf64:	movw	r1, #2562	; 0xa02
   3cf68:	cmp	r0, #6
   3cf6c:	strh	r1, [r5, #8]
   3cf70:	bne	3cf80 <fputs@plt+0x2bb98>
   3cf74:	mov	r0, #0
   3cf78:	str	r0, [r5, #16]
   3cf7c:	b	3cf98 <fputs@plt+0x2bbb0>
   3cf80:	movw	r1, #49940	; 0xc314
   3cf84:	movt	r1, #8
   3cf88:	ldr	r0, [r1, r0, lsl #2]
   3cf8c:	str	r0, [r5, #16]
   3cf90:	bl	11220 <strlen@plt>
   3cf94:	bic	r0, r0, #-1073741824	; 0xc0000000
   3cf98:	mov	r1, #1
   3cf9c:	ldr	r4, [sp, #148]	; 0x94
   3cfa0:	ldr	r6, [sp, #132]	; 0x84
   3cfa4:	strb	r1, [r5, #10]
   3cfa8:	str	r0, [r5, #12]
   3cfac:	ldr	r0, [sp, #96]	; 0x60
   3cfb0:	cmp	r0, #1
   3cfb4:	beq	3cfc4 <fputs@plt+0x2bbdc>
   3cfb8:	ldr	r1, [sp, #96]	; 0x60
   3cfbc:	mov	r0, r5
   3cfc0:	bl	33cf8 <fputs@plt+0x22910>
   3cfc4:	ldr	r7, [sp, #160]	; 0xa0
   3cfc8:	mov	r0, #0
   3cfcc:	cmp	sl, #0
   3cfd0:	mov	r5, r4
   3cfd4:	str	r0, [sp, #128]	; 0x80
   3cfd8:	beq	3d048 <fputs@plt+0x2bc60>
   3cfdc:	b	3d9d0 <fputs@plt+0x2c5e8>
   3cfe0:	sub	r0, fp, #160	; 0xa0
   3cfe4:	mov	r1, r7
   3cfe8:	bl	23670 <fputs@plt+0x12288>
   3cfec:	sub	r0, fp, #160	; 0xa0
   3cff0:	bl	15ca8 <fputs@plt+0x48c0>
   3cff4:	mov	r4, r0
   3cff8:	ldr	r2, [r8, #180]	; 0xb4
   3cffc:	ldr	r0, [r8, #184]	; 0xb8
   3d000:	mov	r1, r4
   3d004:	blx	r2
   3d008:	mov	r0, r8
   3d00c:	mov	r1, r4
   3d010:	bl	13dc4 <fputs@plt+0x29dc>
   3d014:	ldr	sl, [sp, #160]	; 0xa0
   3d018:	ldr	r5, [sp, #148]	; 0x94
   3d01c:	ldr	r0, [sl, #8]
   3d020:	cmp	r0, #0
   3d024:	ldr	r7, [sp, #152]	; 0x98
   3d028:	beq	3d044 <fputs@plt+0x2bc5c>
   3d02c:	ldr	r0, [sl, #8]
   3d030:	str	r7, [sp, #152]	; 0x98
   3d034:	add	r0, r0, r0, lsl #2
   3d038:	add	r0, r7, r0, lsl #2
   3d03c:	sub	r7, r0, #20
   3d040:	b	3d048 <fputs@plt+0x2bc60>
   3d044:	mov	r7, sl
   3d048:	add	r7, r7, #20
   3d04c:	mov	sl, r7
   3d050:	b	34f44 <fputs@plt+0x23b5c>
   3d054:	mov	r0, #0
   3d058:	ldr	r1, [sp, #68]	; 0x44
   3d05c:	vld1.64	{d16-d17}, [r1]
   3d060:	ldr	r1, [sp, #36]	; 0x24
   3d064:	vst1.64	{d16-d17}, [r1]
   3d068:	ldm	r5, {r1, r2}
   3d06c:	str	r1, [r2, #4]
   3d070:	ldr	r1, [sl, #4]
   3d074:	ldr	r3, [r8, #16]
   3d078:	ldr	r2, [r2, #12]
   3d07c:	add	r1, r3, r1, lsl #4
   3d080:	ldr	r2, [r2, #56]	; 0x38
   3d084:	ldr	r1, [r1, #12]
   3d088:	ldr	r2, [r2, #40]	; 0x28
   3d08c:	ldr	r1, [r1, #4]
   3d090:	rev	r4, r2
   3d094:	ldrb	r2, [sl, #3]
   3d098:	ldr	r5, [sp, #148]	; 0x94
   3d09c:	cmp	r2, #0
   3d0a0:	beq	3942c <fputs@plt+0x28044>
   3d0a4:	ldr	r2, [sl, #12]
   3d0a8:	cmp	r4, r2
   3d0ac:	ldreq	r2, [sl, #16]
   3d0b0:	cmpeq	r1, r2
   3d0b4:	beq	3942c <fputs@plt+0x28044>
   3d0b8:	b	3daa4 <fputs@plt+0x2c6bc>
   3d0bc:	ldr	r0, [r7]
   3d0c0:	ldr	r1, [r7, #220]	; 0xdc
   3d0c4:	add	r3, sp, #168	; 0xa8
   3d0c8:	mov	r2, #0
   3d0cc:	ldr	ip, [r0, #32]
   3d0d0:	blx	ip
   3d0d4:	mov	sl, r0
   3d0d8:	cmp	r0, #0
   3d0dc:	bne	3d0f8 <fputs@plt+0x2bd10>
   3d0e0:	ldr	r0, [sp, #168]	; 0xa8
   3d0e4:	cmp	r0, #0
   3d0e8:	beq	3d0f8 <fputs@plt+0x2bd10>
   3d0ec:	mov	r0, r7
   3d0f0:	bl	2ef04 <fputs@plt+0x1db1c>
   3d0f4:	mov	sl, r0
   3d0f8:	cmp	sl, #0
   3d0fc:	bne	3cf50 <fputs@plt+0x2bb68>
   3d100:	ldr	r0, [r7, #216]	; 0xd8
   3d104:	cmp	r0, #0
   3d108:	bne	3a5a0 <fputs@plt+0x291b8>
   3d10c:	b	3a5e0 <fputs@plt+0x291f8>
   3d110:	bl	48de0 <fputs@plt+0x379f8>
   3d114:	mov	sl, r0
   3d118:	cmp	r0, #0
   3d11c:	bne	3a670 <fputs@plt+0x29288>
   3d120:	ldr	r0, [r4, #56]	; 0x38
   3d124:	mov	sl, #0
   3d128:	mov	r1, #0
   3d12c:	cmp	r0, #0
   3d130:	beq	3d18c <fputs@plt+0x2bda4>
   3d134:	mov	r2, r5
   3d138:	mov	r3, r8
   3d13c:	ldr	r1, [r0]
   3d140:	cmp	r1, r3
   3d144:	beq	3d180 <fputs@plt+0x2bd98>
   3d148:	ldr	r0, [r0, #24]
   3d14c:	cmp	r0, #0
   3d150:	bne	3d13c <fputs@plt+0x2bd54>
   3d154:	mov	r1, #0
   3d158:	b	3d184 <fputs@plt+0x2bd9c>
   3d15c:	ldr	r0, [sp, #124]	; 0x7c
   3d160:	mov	r2, r5
   3d164:	mov	r3, #0
   3d168:	ldr	r1, [r0, #76]	; 0x4c
   3d16c:	ldr	r0, [sp, #100]	; 0x64
   3d170:	bl	2303c <fputs@plt+0x11c54>
   3d174:	cmp	r0, #0
   3d178:	bne	3d47c <fputs@plt+0x2c094>
   3d17c:	b	37050 <fputs@plt+0x25c68>
   3d180:	mov	r1, r0
   3d184:	ldr	r6, [sp, #132]	; 0x84
   3d188:	mov	r5, r2
   3d18c:	ldr	r0, [r8, #316]	; 0x13c
   3d190:	ldr	r2, [r8, #340]	; 0x154
   3d194:	mov	r4, r8
   3d198:	add	r3, r0, #1
   3d19c:	str	r3, [r8, #316]	; 0x13c
   3d1a0:	str	r1, [r2, r0, lsl #2]
   3d1a4:	ldr	r0, [r1, #12]
   3d1a8:	add	r0, r0, #1
   3d1ac:	str	r0, [r1, #12]
   3d1b0:	b	3a670 <fputs@plt+0x29288>
   3d1b4:	mov	r1, #0
   3d1b8:	ldr	r0, [sp, #100]	; 0x64
   3d1bc:	bl	48c7c <fputs@plt+0x37894>
   3d1c0:	ldr	r0, [sp, #124]	; 0x7c
   3d1c4:	ldr	r1, [sp, #84]	; 0x54
   3d1c8:	movw	r2, #890	; 0x37a
   3d1cc:	movt	r2, #9
   3d1d0:	bl	48cd8 <fputs@plt+0x378f0>
   3d1d4:	mov	sl, r0
   3d1d8:	cmp	r0, #0
   3d1dc:	bne	3d47c <fputs@plt+0x2c094>
   3d1e0:	ldr	r0, [sp, #124]	; 0x7c
   3d1e4:	ldr	r1, [sp, #84]	; 0x54
   3d1e8:	movw	r2, #1038	; 0x40e
   3d1ec:	movt	r2, #9
   3d1f0:	bl	48cd8 <fputs@plt+0x378f0>
   3d1f4:	mov	sl, r0
   3d1f8:	cmp	r0, #0
   3d1fc:	bne	3d47c <fputs@plt+0x2c094>
   3d200:	ldr	r0, [sp, #124]	; 0x7c
   3d204:	ldr	r1, [sp, #84]	; 0x54
   3d208:	movw	r2, #1142	; 0x476
   3d20c:	movt	r2, #9
   3d210:	bl	48cd8 <fputs@plt+0x378f0>
   3d214:	mov	sl, r0
   3d218:	cmp	r0, #0
   3d21c:	bne	3d47c <fputs@plt+0x2c094>
   3d220:	ldr	r5, [sp, #124]	; 0x7c
   3d224:	ldr	r1, [sp, #84]	; 0x54
   3d228:	movw	r2, #1260	; 0x4ec
   3d22c:	movt	r2, #9
   3d230:	ldr	r0, [r5, #24]
   3d234:	orr	r0, r0, #134217728	; 0x8000000
   3d238:	str	r0, [r5, #24]
   3d23c:	mov	r0, r5
   3d240:	bl	48cd8 <fputs@plt+0x378f0>
   3d244:	mov	sl, r0
   3d248:	ldr	r0, [r5, #24]
   3d24c:	cmp	sl, #0
   3d250:	bic	r0, r0, #134217728	; 0x8000000
   3d254:	str	r0, [r5, #24]
   3d258:	bne	3d47c <fputs@plt+0x2c094>
   3d25c:	ldr	r0, [sp, #124]	; 0x7c
   3d260:	ldr	r1, [sp, #84]	; 0x54
   3d264:	movw	r2, #1456	; 0x5b0
   3d268:	movt	r2, #9
   3d26c:	bl	48cd8 <fputs@plt+0x378f0>
   3d270:	mov	sl, r0
   3d274:	cmp	r0, #0
   3d278:	bne	3d47c <fputs@plt+0x2c094>
   3d27c:	ldr	r0, [sp, #124]	; 0x7c
   3d280:	ldr	r1, [sp, #84]	; 0x54
   3d284:	movw	r2, #1569	; 0x621
   3d288:	movt	r2, #9
   3d28c:	bl	48cd8 <fputs@plt+0x378f0>
   3d290:	mov	sl, r0
   3d294:	cmp	r0, #0
   3d298:	bne	3d47c <fputs@plt+0x2c094>
   3d29c:	ldr	r0, [sp, #124]	; 0x7c
   3d2a0:	ldr	r1, [sp, #84]	; 0x54
   3d2a4:	movw	r2, #1724	; 0x6bc
   3d2a8:	movt	r2, #9
   3d2ac:	bl	48b98 <fputs@plt+0x377b0>
   3d2b0:	mov	sl, r0
   3d2b4:	cmp	r0, #0
   3d2b8:	bne	3d47c <fputs@plt+0x2c094>
   3d2bc:	mov	r7, #0
   3d2c0:	movw	r5, #49964	; 0xc32c
   3d2c4:	sub	r2, fp, #160	; 0xa0
   3d2c8:	mov	r0, r6
   3d2cc:	movt	r5, #8
   3d2d0:	ldrb	sl, [r5, r7]!
   3d2d4:	mov	r1, sl
   3d2d8:	bl	182b4 <fputs@plt+0x6ecc>
   3d2dc:	ldrb	r0, [r5, #1]
   3d2e0:	ldr	r1, [fp, #-160]	; 0xffffff60
   3d2e4:	add	r2, r1, r0
   3d2e8:	ldr	r0, [sp, #100]	; 0x64
   3d2ec:	mov	r1, sl
   3d2f0:	bl	18a1c <fputs@plt+0x7634>
   3d2f4:	cmp	r0, #0
   3d2f8:	bne	3d478 <fputs@plt+0x2c090>
   3d2fc:	add	r7, r7, #2
   3d300:	cmp	r7, #9
   3d304:	bls	3d2c0 <fputs@plt+0x2bed8>
   3d308:	ldm	r6, {r0, r2}
   3d30c:	str	r0, [r2, #4]
   3d310:	ldr	r0, [sp, #100]	; 0x64
   3d314:	ldm	r0, {r1, r3}
   3d318:	str	r1, [r3, #4]
   3d31c:	ldr	r0, [r2]
   3d320:	ldr	r0, [r0, #64]	; 0x40
   3d324:	ldr	r2, [r0]
   3d328:	cmp	r2, #0
   3d32c:	beq	3d374 <fputs@plt+0x2bf8c>
   3d330:	ldr	r1, [r3, #32]
   3d334:	ldr	r3, [r3, #44]	; 0x2c
   3d338:	umull	r7, r5, r3, r1
   3d33c:	asr	r1, r1, #31
   3d340:	mla	r1, r3, r1, r5
   3d344:	str	r7, [fp, #-128]	; 0xffffff80
   3d348:	str	r1, [fp, #-124]	; 0xffffff84
   3d34c:	mov	r1, #11
   3d350:	ldr	r3, [r2, #40]	; 0x28
   3d354:	sub	r2, fp, #128	; 0x80
   3d358:	blx	r3
   3d35c:	subs	sl, r0, #12
   3d360:	movne	sl, r0
   3d364:	cmp	sl, #0
   3d368:	bne	3d47c <fputs@plt+0x2c094>
   3d36c:	ldr	r0, [sp, #100]	; 0x64
   3d370:	ldr	r1, [r0]
   3d374:	vmov.i32	q8, #0	; 0x00000000
   3d378:	add	r5, sp, #168	; 0xa8
   3d37c:	add	r0, r5, #16
   3d380:	mov	r2, r5
   3d384:	vst1.64	{d16-d17}, [r0]
   3d388:	add	r0, r5, #32
   3d38c:	vst1.64	{d16-d17}, [r0]
   3d390:	mov	r0, #24
   3d394:	vst1.64	{d16-d17}, [r2], r0
   3d398:	ldr	r0, [sp, #100]	; 0x64
   3d39c:	str	r0, [r2]
   3d3a0:	mov	r0, #1
   3d3a4:	str	r6, [sp, #172]	; 0xac
   3d3a8:	str	r1, [sp, #188]	; 0xbc
   3d3ac:	mvn	r1, #-2147483648	; 0x80000000
   3d3b0:	str	r0, [sp, #184]	; 0xb8
   3d3b4:	mov	r0, r5
   3d3b8:	bl	17510 <fputs@plt+0x6128>
   3d3bc:	mov	r0, r5
   3d3c0:	bl	194a4 <fputs@plt+0x80bc>
   3d3c4:	cmp	r0, #0
   3d3c8:	beq	3d3fc <fputs@plt+0x2c014>
   3d3cc:	mov	sl, r0
   3d3d0:	ldr	r0, [sp, #172]	; 0xac
   3d3d4:	ldr	r0, [r0, #4]
   3d3d8:	ldr	r0, [r0]
   3d3dc:	ldrb	r1, [r0, #16]
   3d3e0:	cmp	r1, #0
   3d3e4:	bne	3d47c <fputs@plt+0x2c094>
   3d3e8:	ldrb	r1, [r0, #13]
   3d3ec:	cmp	r1, #0
   3d3f0:	bne	3d47c <fputs@plt+0x2c094>
   3d3f4:	bl	2afc8 <fputs@plt+0x19be0>
   3d3f8:	b	3d47c <fputs@plt+0x2c094>
   3d3fc:	ldr	r0, [r6, #4]
   3d400:	ldrh	r1, [r0, #22]
   3d404:	bic	r1, r1, #2
   3d408:	strh	r1, [r0, #22]
   3d40c:	ldr	r0, [sp, #100]	; 0x64
   3d410:	bl	48c40 <fputs@plt+0x37858>
   3d414:	mov	sl, r0
   3d418:	cmp	r0, #0
   3d41c:	bne	3d47c <fputs@plt+0x2c094>
   3d420:	ldr	r0, [sp, #100]	; 0x64
   3d424:	ldr	r1, [r0]
   3d428:	ldr	r0, [r0, #4]
   3d42c:	str	r1, [r0, #4]
   3d430:	ldrb	r1, [r0, #17]
   3d434:	cmp	r1, #0
   3d438:	beq	3d450 <fputs@plt+0x2c068>
   3d43c:	ldrb	r0, [r0, #18]
   3d440:	mov	r1, #2
   3d444:	cmp	r0, #0
   3d448:	movweq	r1, #1
   3d44c:	b	3d454 <fputs@plt+0x2c06c>
   3d450:	mov	r1, #0
   3d454:	mov	r0, r6
   3d458:	bl	48c7c <fputs@plt+0x37894>
   3d45c:	ldr	r0, [sp, #100]	; 0x64
   3d460:	mov	r2, r9
   3d464:	mov	r3, #1
   3d468:	ldr	r0, [r0, #4]
   3d46c:	ldr	r1, [r0, #32]
   3d470:	mov	r0, r6
   3d474:	bl	2303c <fputs@plt+0x11c54>
   3d478:	mov	sl, r0
   3d47c:	ldr	r0, [sp, #124]	; 0x7c
   3d480:	ldr	r1, [sp, #128]	; 0x80
   3d484:	mvn	r2, #0
   3d488:	mov	r3, #1
   3d48c:	mov	r5, #1
   3d490:	str	r1, [r0, #180]	; 0xb4
   3d494:	ldr	r1, [sp, #112]	; 0x70
   3d498:	str	r1, [r0, #84]	; 0x54
   3d49c:	ldr	r1, [sp, #104]	; 0x68
   3d4a0:	str	r1, [r0, #88]	; 0x58
   3d4a4:	str	r8, [r0, #24]
   3d4a8:	mov	r8, r0
   3d4ac:	mov	r0, r6
   3d4b0:	mvn	r1, #0
   3d4b4:	bl	2303c <fputs@plt+0x11c54>
   3d4b8:	cmp	r4, #0
   3d4bc:	strb	r5, [r8, #67]	; 0x43
   3d4c0:	beq	3d4d8 <fputs@plt+0x2c0f0>
   3d4c4:	ldr	r0, [r4, #4]
   3d4c8:	bl	3302c <fputs@plt+0x21c44>
   3d4cc:	mov	r0, #0
   3d4d0:	str	r0, [r4, #12]
   3d4d4:	str	r0, [r4, #4]
   3d4d8:	mov	r0, r8
   3d4dc:	bl	18a64 <fputs@plt+0x767c>
   3d4e0:	ldr	r6, [sp, #132]	; 0x84
   3d4e4:	ldr	r5, [sp, #148]	; 0x94
   3d4e8:	mov	r0, #0
   3d4ec:	cmp	sl, #0
   3d4f0:	str	r0, [sp, #128]	; 0x80
   3d4f4:	ldr	r7, [sp, #160]	; 0xa0
   3d4f8:	beq	3d048 <fputs@plt+0x2bc60>
   3d4fc:	b	3d9d0 <fputs@plt+0x2c5e8>
   3d500:	mov	r0, #0
   3d504:	str	r0, [r8, #60]	; 0x3c
   3d508:	ldr	r0, [r6, #44]	; 0x2c
   3d50c:	ldr	r3, [r6, #168]	; 0xa8
   3d510:	movw	r1, #52429	; 0xcccd
   3d514:	movt	r1, #52428	; 0xcccc
   3d518:	str	r0, [sp]
   3d51c:	ldr	r0, [sp, #160]	; 0xa0
   3d520:	sub	r0, r0, r7
   3d524:	asr	r0, r0, #2
   3d528:	mul	r2, r0, r1
   3d52c:	movw	r1, #65369	; 0xff59
   3d530:	mov	r0, sl
   3d534:	movt	r1, #8
   3d538:	bl	15e38 <fputs@plt+0x4a50>
   3d53c:	mov	r0, r6
   3d540:	bl	31e5c <fputs@plt+0x20a74>
   3d544:	ldr	r2, [sp, #136]	; 0x88
   3d548:	mov	sl, #1
   3d54c:	tst	r2, #255	; 0xff
   3d550:	beq	3d564 <fputs@plt+0x2c17c>
   3d554:	mvn	r0, #0
   3d558:	uxtab	r1, r0, r2
   3d55c:	mov	r0, r8
   3d560:	bl	3e7fc <fputs@plt+0x2d414>
   3d564:	ldr	r0, [sp, #144]	; 0x90
   3d568:	ldr	r1, [sp, #140]	; 0x8c
   3d56c:	strd	r0, [r9]
   3d570:	ldr	r0, [r6, #124]	; 0x7c
   3d574:	add	r0, r0, r5
   3d578:	str	r0, [r6, #124]	; 0x7c
   3d57c:	mov	r0, sl
   3d580:	sub	sp, fp, #48	; 0x30
   3d584:	vpop	{d8-d9}
   3d588:	add	sp, sp, #4
   3d58c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3d590:	ldr	r4, [sl, #4]
   3d594:	ldrb	r1, [r8, #67]	; 0x43
   3d598:	ldr	r0, [sl, #8]
   3d59c:	cmp	r4, r1
   3d5a0:	bne	3d65c <fputs@plt+0x2c274>
   3d5a4:	movw	r1, #65073	; 0xfe31
   3d5a8:	movw	r2, #65030	; 0xfe06
   3d5ac:	cmp	r0, #0
   3d5b0:	mov	r0, r6
   3d5b4:	str	sl, [sp, #160]	; 0xa0
   3d5b8:	movt	r1, #8
   3d5bc:	movt	r2, #8
   3d5c0:	moveq	r2, r1
   3d5c4:	movw	r1, #64982	; 0xfdd6
   3d5c8:	cmp	r4, #0
   3d5cc:	movt	r1, #8
   3d5d0:	movne	r1, r2
   3d5d4:	bl	33518 <fputs@plt+0x22130>
   3d5d8:	mov	sl, #1
   3d5dc:	b	3d9d0 <fputs@plt+0x2c5e8>
   3d5e0:	ldr	r0, [sp, #92]	; 0x5c
   3d5e4:	cmp	r5, r0
   3d5e8:	bcc	3d614 <fputs@plt+0x2c22c>
   3d5ec:	ldr	r1, [r8, #304]	; 0x130
   3d5f0:	cmp	r1, #0
   3d5f4:	beq	3d614 <fputs@plt+0x2c22c>
   3d5f8:	ldr	r0, [r8, #308]	; 0x134
   3d5fc:	blx	r1
   3d600:	cmp	r0, #0
   3d604:	beq	3d614 <fputs@plt+0x2c22c>
   3d608:	str	sl, [sp, #160]	; 0xa0
   3d60c:	mov	sl, #9
   3d610:	b	3d9d0 <fputs@plt+0x2c5e8>
   3d614:	ldr	r0, [sp, #76]	; 0x4c
   3d618:	ldr	r9, [sp, #120]	; 0x78
   3d61c:	ldr	r7, [sp, #152]	; 0x98
   3d620:	ldrd	r0, [r0]
   3d624:	subs	r0, r0, #1
   3d628:	sbcs	r0, r1, #0
   3d62c:	blt	3d6bc <fputs@plt+0x2c2d4>
   3d630:	movw	r1, #63247	; 0xf70f
   3d634:	mov	r0, #2
   3d638:	str	sl, [sp, #160]	; 0xa0
   3d63c:	strb	r0, [r6, #86]	; 0x56
   3d640:	movw	r0, #787	; 0x313
   3d644:	movt	r1, #8
   3d648:	str	r0, [r6, #80]	; 0x50
   3d64c:	mov	r0, r6
   3d650:	bl	33518 <fputs@plt+0x22130>
   3d654:	mov	sl, #1
   3d658:	b	34d3c <fputs@plt+0x23954>
   3d65c:	ldr	r9, [sp, #120]	; 0x78
   3d660:	cmp	r0, #0
   3d664:	beq	3d768 <fputs@plt+0x2c380>
   3d668:	mov	r0, r8
   3d66c:	mov	r1, #516	; 0x204
   3d670:	bl	32af8 <fputs@plt+0x21710>
   3d674:	ldr	r7, [sp, #152]	; 0x98
   3d678:	mov	r0, #1
   3d67c:	strb	r0, [r8, #67]	; 0x43
   3d680:	mov	r0, r6
   3d684:	bl	31e5c <fputs@plt+0x20a74>
   3d688:	cmp	r0, #5
   3d68c:	bne	3d79c <fputs@plt+0x2c3b4>
   3d690:	movw	r1, #52429	; 0xcccd
   3d694:	sub	r0, sl, r7
   3d698:	movt	r1, #52428	; 0xcccc
   3d69c:	asr	r0, r0, #2
   3d6a0:	mul	r0, r0, r1
   3d6a4:	str	r0, [r6, #76]	; 0x4c
   3d6a8:	rsb	r0, r4, #1
   3d6ac:	strb	r0, [r8, #67]	; 0x43
   3d6b0:	mov	sl, #5
   3d6b4:	str	sl, [r6, #80]	; 0x50
   3d6b8:	b	3d564 <fputs@plt+0x2c17c>
   3d6bc:	mov	r0, r6
   3d6c0:	mov	r1, #1
   3d6c4:	str	r5, [sp, #148]	; 0x94
   3d6c8:	bl	32cbc <fputs@plt+0x218d4>
   3d6cc:	ldr	r0, [r6, #72]	; 0x48
   3d6d0:	ldr	r1, [sp, #156]	; 0x9c
   3d6d4:	mov	r7, r6
   3d6d8:	add	r0, r0, #2
   3d6dc:	orr	r0, r0, #1
   3d6e0:	str	r0, [r6, #72]	; 0x48
   3d6e4:	ldr	r0, [sl, #4]
   3d6e8:	add	r0, r0, r0, lsl #2
   3d6ec:	add	r4, r1, r0, lsl #3
   3d6f0:	str	r4, [r6, #20]
   3d6f4:	ldr	r0, [sl, #8]
   3d6f8:	cmp	r0, #1
   3d6fc:	blt	3d74c <fputs@plt+0x2c364>
   3d700:	mov	r5, #0
   3d704:	movw	r6, #514	; 0x202
   3d708:	ldrh	r0, [r4, #8]
   3d70c:	tst	r0, #4096	; 0x1000
   3d710:	beq	3d728 <fputs@plt+0x2c340>
   3d714:	mov	r0, r4
   3d718:	bl	1a078 <fputs@plt+0x8c90>
   3d71c:	cmp	r0, #0
   3d720:	bne	3d758 <fputs@plt+0x2c370>
   3d724:	ldrh	r0, [r4, #8]
   3d728:	and	r0, r0, r6
   3d72c:	cmp	r0, #2
   3d730:	moveq	r0, r4
   3d734:	bleq	3429c <fputs@plt+0x22eb4>
   3d738:	ldr	r0, [sl, #8]
   3d73c:	add	r5, r5, #1
   3d740:	add	r4, r4, #40	; 0x28
   3d744:	cmp	r5, r0
   3d748:	blt	3d708 <fputs@plt+0x2c320>
   3d74c:	ldrb	r0, [r8, #69]	; 0x45
   3d750:	cmp	r0, #0
   3d754:	beq	3d890 <fputs@plt+0x2c4a8>
   3d758:	ldr	r0, [sp, #152]	; 0x98
   3d75c:	ldr	r5, [sp, #148]	; 0x94
   3d760:	mov	r6, r7
   3d764:	b	3ded0 <fputs@plt+0x2cae8>
   3d768:	ldr	r7, [sp, #152]	; 0x98
   3d76c:	cmp	r4, #0
   3d770:	beq	3d7f8 <fputs@plt+0x2c410>
   3d774:	ldr	r0, [r8, #160]	; 0xa0
   3d778:	cmp	r0, #1
   3d77c:	blt	3d7f8 <fputs@plt+0x2c410>
   3d780:	movw	r1, #64927	; 0xfd9f
   3d784:	mov	r0, r6
   3d788:	str	sl, [sp, #160]	; 0xa0
   3d78c:	movt	r1, #8
   3d790:	bl	33518 <fputs@plt+0x22130>
   3d794:	mov	sl, #5
   3d798:	b	34d3c <fputs@plt+0x23954>
   3d79c:	mov	r0, r8
   3d7a0:	bl	32c78 <fputs@plt+0x21890>
   3d7a4:	ldr	r0, [r6, #80]	; 0x50
   3d7a8:	mov	sl, #1
   3d7ac:	cmp	r0, #0
   3d7b0:	movweq	sl, #101	; 0x65
   3d7b4:	b	3d564 <fputs@plt+0x2c17c>
   3d7b8:	ldr	r6, [sp, #132]	; 0x84
   3d7bc:	ldr	r9, [sp, #120]	; 0x78
   3d7c0:	ldr	r5, [sp, #148]	; 0x94
   3d7c4:	ldr	r8, [sp, #124]	; 0x7c
   3d7c8:	ldr	r7, [sp, #152]	; 0x98
   3d7cc:	ldr	sl, [sp, #160]	; 0xa0
   3d7d0:	b	34c78 <fputs@plt+0x23890>
   3d7d4:	movw	r1, #64851	; 0xfd53
   3d7d8:	mov	r0, r5
   3d7dc:	mov	r2, r7
   3d7e0:	mov	r6, r5
   3d7e4:	movt	r1, #8
   3d7e8:	bl	33518 <fputs@plt+0x22130>
   3d7ec:	mov	sl, #1
   3d7f0:	ldr	r5, [sp, #148]	; 0x94
   3d7f4:	b	3d9d4 <fputs@plt+0x2c5ec>
   3d7f8:	ldr	r0, [r6]
   3d7fc:	add	r3, r0, #440	; 0x1b8
   3d800:	ldr	r0, [r0, #452]	; 0x1c4
   3d804:	ldm	r3, {r1, r2, r3}
   3d808:	adds	r1, r3, r1
   3d80c:	adc	r0, r0, r2
   3d810:	subs	r1, r1, #1
   3d814:	sbcs	r0, r0, #0
   3d818:	blt	3d924 <fputs@plt+0x2c53c>
   3d81c:	movw	r1, #63247	; 0xf70f
   3d820:	mov	r0, #2
   3d824:	strb	r0, [r6, #86]	; 0x56
   3d828:	movw	r0, #787	; 0x313
   3d82c:	movt	r1, #8
   3d830:	str	r0, [r6, #80]	; 0x50
   3d834:	mov	r0, r6
   3d838:	bl	33518 <fputs@plt+0x22130>
   3d83c:	mov	sl, #1
   3d840:	b	3d564 <fputs@plt+0x2c17c>
   3d844:	ldr	r0, [sp, #104]	; 0x68
   3d848:	bl	33394 <fputs@plt+0x21fac>
   3d84c:	ldr	r0, [sp, #28]
   3d850:	bl	33394 <fputs@plt+0x21fac>
   3d854:	ldr	r5, [sp, #148]	; 0x94
   3d858:	b	34d3c <fputs@plt+0x23954>
   3d85c:	ldr	r6, [sp, #132]	; 0x84
   3d860:	ldr	r9, [sp, #120]	; 0x78
   3d864:	ldr	r8, [sp, #124]	; 0x7c
   3d868:	ldr	r7, [sp, #152]	; 0x98
   3d86c:	ldr	sl, [sp, #160]	; 0xa0
   3d870:	b	3dc98 <fputs@plt+0x2c8b0>
   3d874:	str	sl, [sp, #160]	; 0xa0
   3d878:	b	34d0c <fputs@plt+0x23924>
   3d87c:	mov	sl, #6
   3d880:	ldr	r0, [r8, #168]	; 0xa8
   3d884:	sub	r0, r0, #1
   3d888:	str	r0, [r8, #168]	; 0xa8
   3d88c:	b	34d3c <fputs@plt+0x23954>
   3d890:	ldr	r0, [sp, #152]	; 0x98
   3d894:	movw	r1, #52429	; 0xcccd
   3d898:	mov	r6, r7
   3d89c:	movt	r1, #52428	; 0xcccc
   3d8a0:	sub	r0, sl, r0
   3d8a4:	mov	sl, #100	; 0x64
   3d8a8:	asr	r0, r0, #2
   3d8ac:	mul	r0, r0, r1
   3d8b0:	add	r0, r0, #1
   3d8b4:	str	r0, [r7, #76]	; 0x4c
   3d8b8:	ldr	r5, [sp, #148]	; 0x94
   3d8bc:	b	3d564 <fputs@plt+0x2c17c>
   3d8c0:	str	r7, [sp, #160]	; 0xa0
   3d8c4:	b	3d9cc <fputs@plt+0x2c5e4>
   3d8c8:	movw	r0, #62189	; 0xf2ed
   3d8cc:	movw	r1, #62796	; 0xf54c
   3d8d0:	movw	r2, #63094	; 0xf676
   3d8d4:	mov	sl, #11
   3d8d8:	movt	r0, #8
   3d8dc:	movt	r1, #8
   3d8e0:	movt	r2, #8
   3d8e4:	add	r0, r0, #20
   3d8e8:	str	r0, [sp]
   3d8ec:	movw	r0, #6836	; 0x1ab4
   3d8f0:	movt	r0, #1
   3d8f4:	add	r3, r0, #34	; 0x22
   3d8f8:	mov	r0, #11
   3d8fc:	bl	15e38 <fputs@plt+0x4a50>
   3d900:	b	3d9ac <fputs@plt+0x2c5c4>
   3d904:	mov	sl, r0
   3d908:	b	3d9b0 <fputs@plt+0x2c5c8>
   3d90c:	mov	sl, r0
   3d910:	mov	r5, r7
   3d914:	b	3d9d0 <fputs@plt+0x2c5e8>
   3d918:	mov	sl, r0
   3d91c:	mov	r5, r7
   3d920:	b	3e040 <fputs@plt+0x2cc58>
   3d924:	mov	r0, r4
   3d928:	b	3d67c <fputs@plt+0x2c294>
   3d92c:	mov	sl, #9
   3d930:	b	34d3c <fputs@plt+0x23954>
   3d934:	ldr	r9, [sp, #120]	; 0x78
   3d938:	b	3d964 <fputs@plt+0x2c57c>
   3d93c:	str	sl, [sp, #160]	; 0xa0
   3d940:	mov	sl, #516	; 0x204
   3d944:	b	3d9d0 <fputs@plt+0x2c5e8>
   3d948:	ldr	r6, [sp, #132]	; 0x84
   3d94c:	ldr	r9, [sp, #120]	; 0x78
   3d950:	ldr	r8, [sp, #124]	; 0x7c
   3d954:	ldr	r7, [sp, #152]	; 0x98
   3d958:	b	3dc98 <fputs@plt+0x2c8b0>
   3d95c:	ldr	r9, [sp, #120]	; 0x78
   3d960:	mov	r5, r7
   3d964:	ldr	r7, [sp, #152]	; 0x98
   3d968:	b	34c78 <fputs@plt+0x23890>
   3d96c:	ldr	r5, [sp, #148]	; 0x94
   3d970:	ldr	r7, [sp, #152]	; 0x98
   3d974:	ldr	r6, [sp, #132]	; 0x84
   3d978:	b	3def8 <fputs@plt+0x2cb10>
   3d97c:	mov	sl, r0
   3d980:	b	3e05c <fputs@plt+0x2cc74>
   3d984:	ldr	r9, [sp, #120]	; 0x78
   3d988:	ldr	r7, [sp, #152]	; 0x98
   3d98c:	mov	r5, r1
   3d990:	b	34d3c <fputs@plt+0x23954>
   3d994:	mov	r7, r9
   3d998:	b	3e05c <fputs@plt+0x2cc74>
   3d99c:	ldr	r6, [sp, #132]	; 0x84
   3d9a0:	mov	sl, r0
   3d9a4:	b	34d3c <fputs@plt+0x23954>
   3d9a8:	mov	sl, r0
   3d9ac:	ldr	r9, [sp, #120]	; 0x78
   3d9b0:	mov	r5, r8
   3d9b4:	b	3df38 <fputs@plt+0x2cb50>
   3d9b8:	ldr	r6, [sp, #132]	; 0x84
   3d9bc:	mov	sl, r0
   3d9c0:	b	3d7f0 <fputs@plt+0x2c408>
   3d9c4:	ldr	r5, [sp, #148]	; 0x94
   3d9c8:	ldr	r6, [sp, #132]	; 0x84
   3d9cc:	mov	sl, r0
   3d9d0:	ldr	r9, [sp, #120]	; 0x78
   3d9d4:	ldr	r7, [sp, #152]	; 0x98
   3d9d8:	b	34d3c <fputs@plt+0x23954>
   3d9dc:	str	r0, [r6, #80]	; 0x50
   3d9e0:	ldr	r0, [sp, #152]	; 0x98
   3d9e4:	movw	r1, #52429	; 0xcccd
   3d9e8:	movt	r1, #52428	; 0xcccc
   3d9ec:	sub	r0, sl, r0
   3d9f0:	asr	r0, r0, #2
   3d9f4:	mul	r4, r0, r1
   3d9f8:	ldr	r0, [sl, #8]
   3d9fc:	str	r4, [r6, #76]	; 0x4c
   3da00:	strb	r0, [r6, #86]	; 0x56
   3da04:	ldrb	r0, [sl, #3]
   3da08:	cmp	r0, #0
   3da0c:	beq	3de00 <fputs@plt+0x2ca18>
   3da10:	movw	r1, #49752	; 0xc258
   3da14:	ldr	r3, [sl, #16]
   3da18:	movt	r1, #8
   3da1c:	add	r0, r1, r0, lsl #2
   3da20:	cmp	r3, #0
   3da24:	ldr	r2, [r0, #-4]
   3da28:	beq	3e078 <fputs@plt+0x2cc90>
   3da2c:	movw	r1, #64754	; 0xfcf2
   3da30:	mov	r0, r6
   3da34:	movt	r1, #8
   3da38:	bl	33518 <fputs@plt+0x22130>
   3da3c:	b	3e088 <fputs@plt+0x2cca0>
   3da40:	mov	r0, #0
   3da44:	str	r0, [r6, #80]	; 0x50
   3da48:	sub	r0, sl, r1
   3da4c:	movw	r1, #52429	; 0xcccd
   3da50:	movt	r1, #52428	; 0xcccc
   3da54:	asr	r0, r0, #2
   3da58:	mul	r0, r0, r1
   3da5c:	ldr	r1, [sl, #8]
   3da60:	str	r0, [r6, #76]	; 0x4c
   3da64:	strb	r1, [r6, #86]	; 0x56
   3da68:	b	3e0a8 <fputs@plt+0x2ccc0>
   3da6c:	ldr	r5, [sp, #148]	; 0x94
   3da70:	ldr	r7, [sp, #152]	; 0x98
   3da74:	str	sl, [sp, #160]	; 0xa0
   3da78:	mov	sl, r0
   3da7c:	mov	r6, r4
   3da80:	b	34d3c <fputs@plt+0x23954>
   3da84:	ldr	r7, [sp, #152]	; 0x98
   3da88:	mov	r5, r4
   3da8c:	b	34d3c <fputs@plt+0x23954>
   3da90:	ldr	r6, [sp, #132]	; 0x84
   3da94:	mov	sl, r0
   3da98:	b	3dfb0 <fputs@plt+0x2cbc8>
   3da9c:	mov	sl, r0
   3daa0:	b	3dc68 <fputs@plt+0x2c880>
   3daa4:	ldr	r7, [sp, #84]	; 0x54
   3daa8:	mov	r0, r8
   3daac:	ldr	r1, [r7]
   3dab0:	bl	13dc4 <fputs@plt+0x29dc>
   3dab4:	movw	r1, #65114	; 0xfe5a
   3dab8:	mov	r0, r8
   3dabc:	movt	r1, #8
   3dac0:	bl	1b71c <fputs@plt+0xa334>
   3dac4:	str	r0, [r7]
   3dac8:	str	sl, [sp, #160]	; 0xa0
   3dacc:	ldr	r1, [sl, #4]
   3dad0:	ldr	r0, [r8, #16]
   3dad4:	add	r0, r0, r1, lsl #4
   3dad8:	ldr	r0, [r0, #12]
   3dadc:	ldr	r0, [r0]
   3dae0:	cmp	r0, r4
   3dae4:	movne	r0, r8
   3dae8:	blne	3e7fc <fputs@plt+0x2d414>
   3daec:	ldrb	r0, [r6, #87]	; 0x57
   3daf0:	mov	sl, #17
   3daf4:	orr	r0, r0, #1
   3daf8:	strb	r0, [r6, #87]	; 0x57
   3dafc:	b	3d9d4 <fputs@plt+0x2c5ec>
   3db00:	ldr	r9, [sp, #120]	; 0x78
   3db04:	ldr	r5, [sp, #148]	; 0x94
   3db08:	ldr	r7, [sp, #152]	; 0x98
   3db0c:	ldr	r6, [sp, #132]	; 0x84
   3db10:	b	34c78 <fputs@plt+0x23890>
   3db14:	mov	sl, r0
   3db18:	ldr	r0, [sp, #152]	; 0x98
   3db1c:	ldr	r9, [sp, #120]	; 0x78
   3db20:	mov	r5, r7
   3db24:	mov	r7, r0
   3db28:	b	34d3c <fputs@plt+0x23954>
   3db2c:	mov	sl, r0
   3db30:	mov	r0, r4
   3db34:	mov	r1, #1
   3db38:	bl	19f2c <fputs@plt+0x8b44>
   3db3c:	movw	r1, #62776	; 0xf538
   3db40:	mov	r2, r0
   3db44:	mov	r0, r6
   3db48:	movt	r1, #8
   3db4c:	bl	33518 <fputs@plt+0x22130>
   3db50:	b	3d9d0 <fputs@plt+0x2c5e8>
   3db54:	ldr	r4, [sp, #84]	; 0x54
   3db58:	mov	r0, r8
   3db5c:	ldr	r1, [r4]
   3db60:	bl	13dc4 <fputs@plt+0x29dc>
   3db64:	movw	r1, #711	; 0x2c7
   3db68:	mov	r0, r8
   3db6c:	movt	r1, #9
   3db70:	bl	1b71c <fputs@plt+0xa334>
   3db74:	str	r0, [r4]
   3db78:	b	3d5d8 <fputs@plt+0x2c1f0>
   3db7c:	ldr	r9, [sp, #120]	; 0x78
   3db80:	ldr	r7, [sp, #152]	; 0x98
   3db84:	mov	r5, r4
   3db88:	b	34c78 <fputs@plt+0x23890>
   3db8c:	mov	r0, r8
   3db90:	bl	18a64 <fputs@plt+0x767c>
   3db94:	ldr	r7, [sp, #152]	; 0x98
   3db98:	b	3dc10 <fputs@plt+0x2c828>
   3db9c:	ldr	r7, [sp, #152]	; 0x98
   3dba0:	ldr	r9, [sp, #120]	; 0x78
   3dba4:	b	3d854 <fputs@plt+0x2c46c>
   3dba8:	mov	r0, #2
   3dbac:	mov	sl, #6
   3dbb0:	strb	r0, [r6, #86]	; 0x56
   3dbb4:	b	3d9d0 <fputs@plt+0x2c5e8>
   3dbb8:	str	r7, [sp, #160]	; 0xa0
   3dbbc:	b	3d9d0 <fputs@plt+0x2c5e8>
   3dbc0:	ldr	r9, [sp, #120]	; 0x78
   3dbc4:	ldr	r7, [sp, #152]	; 0x98
   3dbc8:	b	3def4 <fputs@plt+0x2cb0c>
   3dbcc:	ldr	r4, [sp, #84]	; 0x54
   3dbd0:	mov	r0, r8
   3dbd4:	ldr	r1, [r4]
   3dbd8:	bl	13dc4 <fputs@plt+0x29dc>
   3dbdc:	movw	r1, #751	; 0x2ef
   3dbe0:	mov	r0, r8
   3dbe4:	movt	r1, #9
   3dbe8:	bl	1b71c <fputs@plt+0xa334>
   3dbec:	str	r0, [r4]
   3dbf0:	b	3d654 <fputs@plt+0x2c26c>
   3dbf4:	mov	r0, r4
   3dbf8:	bl	18a64 <fputs@plt+0x767c>
   3dbfc:	mov	r5, r8
   3dc00:	cmp	sl, #7
   3dc04:	mov	r7, r9
   3dc08:	mov	r8, r4
   3dc0c:	bne	3e05c <fputs@plt+0x2cc74>
   3dc10:	ldr	r9, [sp, #120]	; 0x78
   3dc14:	b	3d7cc <fputs@plt+0x2c3e4>
   3dc18:	movw	sl, #262	; 0x106
   3dc1c:	b	3dc68 <fputs@plt+0x2c880>
   3dc20:	str	r8, [r5, #16]
   3dc24:	mov	sl, #7
   3dc28:	ldr	r6, [sp, #132]	; 0x84
   3dc2c:	ldr	r9, [sp, #120]	; 0x78
   3dc30:	ldr	r5, [sp, #148]	; 0x94
   3dc34:	b	3e04c <fputs@plt+0x2cc64>
   3dc38:	movw	r0, #62189	; 0xf2ed
   3dc3c:	movw	r1, #62796	; 0xf54c
   3dc40:	movw	r2, #63094	; 0xf676
   3dc44:	movw	r3, #64375	; 0xfb77
   3dc48:	mov	sl, #11
   3dc4c:	movt	r0, #8
   3dc50:	movt	r1, #8
   3dc54:	movt	r2, #8
   3dc58:	add	r0, r0, #20
   3dc5c:	str	r0, [sp]
   3dc60:	mov	r0, #11
   3dc64:	bl	15e38 <fputs@plt+0x4a50>
   3dc68:	ldr	r6, [sp, #132]	; 0x84
   3dc6c:	ldr	r9, [sp, #120]	; 0x78
   3dc70:	ldr	r7, [sp, #152]	; 0x98
   3dc74:	ldr	r1, [sp, #112]	; 0x70
   3dc78:	mov	r0, #4
   3dc7c:	str	r4, [r1]
   3dc80:	str	r4, [r1, #4]
   3dc84:	strh	r0, [r1, #8]
   3dc88:	b	34d3c <fputs@plt+0x23954>
   3dc8c:	ldr	r1, [r5, #28]
   3dc90:	ldr	r0, [sp, #168]	; 0xa8
   3dc94:	blx	r1
   3dc98:	ldr	r5, [sp, #148]	; 0x94
   3dc9c:	b	34c78 <fputs@plt+0x23890>
   3dca0:	mov	sl, r0
   3dca4:	ldr	r0, [sp, #168]	; 0xa8
   3dca8:	ldr	r6, [sp, #132]	; 0x84
   3dcac:	ldr	r9, [sp, #120]	; 0x78
   3dcb0:	ldr	r7, [sp, #152]	; 0x98
   3dcb4:	cmp	r0, #0
   3dcb8:	beq	3dc74 <fputs@plt+0x2c88c>
   3dcbc:	ldr	r0, [r0, #72]	; 0x48
   3dcc0:	bl	2de80 <fputs@plt+0x1ca98>
   3dcc4:	b	3dc74 <fputs@plt+0x2c88c>
   3dcc8:	ldr	r6, [sp, #132]	; 0x84
   3dccc:	ldr	r9, [sp, #120]	; 0x78
   3dcd0:	ldr	r5, [sp, #148]	; 0x94
   3dcd4:	ldr	r8, [sp, #124]	; 0x7c
   3dcd8:	b	3d7cc <fputs@plt+0x2c3e4>
   3dcdc:	movw	r1, #65239	; 0xfed7
   3dce0:	mov	r0, r6
   3dce4:	movt	r1, #8
   3dce8:	bl	33518 <fputs@plt+0x22130>
   3dcec:	mov	sl, #1
   3dcf0:	b	3d9d4 <fputs@plt+0x2c5ec>
   3dcf4:	ldr	r6, [sp, #132]	; 0x84
   3dcf8:	ldr	r7, [sp, #152]	; 0x98
   3dcfc:	ldr	r5, [sp, #148]	; 0x94
   3dd00:	b	3def8 <fputs@plt+0x2cb10>
   3dd04:	ldr	r9, [sp, #120]	; 0x78
   3dd08:	ldr	r5, [sp, #148]	; 0x94
   3dd0c:	mov	r6, r4
   3dd10:	b	3def8 <fputs@plt+0x2cb10>
   3dd14:	ldr	r0, [r6, #92]	; 0x5c
   3dd18:	add	r0, r0, #1
   3dd1c:	str	r0, [r6, #92]	; 0x5c
   3dd20:	b	3e04c <fputs@plt+0x2cc64>
   3dd24:	movw	r0, #62189	; 0xf2ed
   3dd28:	movw	r1, #62796	; 0xf54c
   3dd2c:	movw	r2, #63094	; 0xf676
   3dd30:	movw	r3, #12999	; 0x32c7
   3dd34:	mov	sl, #11
   3dd38:	movt	r0, #8
   3dd3c:	movt	r1, #8
   3dd40:	movt	r2, #8
   3dd44:	movt	r3, #1
   3dd48:	add	r0, r0, #20
   3dd4c:	str	r0, [sp]
   3dd50:	mov	r0, #11
   3dd54:	bl	15e38 <fputs@plt+0x4a50>
   3dd58:	ldr	r7, [sp, #152]	; 0x98
   3dd5c:	ldr	r6, [sp, #132]	; 0x84
   3dd60:	mov	r5, r9
   3dd64:	b	3e05c <fputs@plt+0x2cc74>
   3dd68:	movw	r0, #62189	; 0xf2ed
   3dd6c:	movw	r1, #62796	; 0xf54c
   3dd70:	movw	r2, #63094	; 0xf676
   3dd74:	movw	r3, #59412	; 0xe814
   3dd78:	str	sl, [sp, #160]	; 0xa0
   3dd7c:	mov	sl, #11
   3dd80:	movt	r0, #8
   3dd84:	movt	r1, #8
   3dd88:	movt	r2, #8
   3dd8c:	add	r0, r0, #20
   3dd90:	str	r0, [sp]
   3dd94:	mov	r0, #11
   3dd98:	bl	15e38 <fputs@plt+0x4a50>
   3dd9c:	ldr	r9, [sp, #120]	; 0x78
   3dda0:	ldr	r5, [sp, #148]	; 0x94
   3dda4:	ldr	r7, [sp, #152]	; 0x98
   3dda8:	ldr	r6, [sp, #132]	; 0x84
   3ddac:	b	34d3c <fputs@plt+0x23954>
   3ddb0:	mov	r5, r8
   3ddb4:	ldr	r7, [sp, #152]	; 0x98
   3ddb8:	ldr	r8, [sp, #124]	; 0x7c
   3ddbc:	b	34c78 <fputs@plt+0x23890>
   3ddc0:	str	sl, [sp, #160]	; 0xa0
   3ddc4:	mov	sl, #8
   3ddc8:	b	3d9d0 <fputs@plt+0x2c5e8>
   3ddcc:	mov	r7, r8
   3ddd0:	b	3df30 <fputs@plt+0x2cb48>
   3ddd4:	ldr	r0, [sp, #160]	; 0xa0
   3ddd8:	movw	r1, #52429	; 0xcccd
   3dddc:	movt	r1, #52428	; 0xcccc
   3dde0:	sub	r0, r0, r7
   3dde4:	asr	r0, r0, #2
   3dde8:	mul	r0, r0, r1
   3ddec:	str	r0, [r6, #76]	; 0x4c
   3ddf0:	str	sl, [r6, #80]	; 0x50
   3ddf4:	b	3d8b8 <fputs@plt+0x2c4d0>
   3ddf8:	ldr	r9, [sp, #120]	; 0x78
   3ddfc:	b	3def8 <fputs@plt+0x2cb10>
   3de00:	ldr	r2, [sl, #16]
   3de04:	cmp	r2, #0
   3de08:	beq	3e074 <fputs@plt+0x2cc8c>
   3de0c:	movw	r1, #62776	; 0xf538
   3de10:	movt	r1, #8
   3de14:	b	3e080 <fputs@plt+0x2cc98>
   3de18:	ldr	r0, [sp, #112]	; 0x70
   3de1c:	ldr	r0, [r0, #72]	; 0x48
   3de20:	cmp	r0, #0
   3de24:	bne	3de48 <fputs@plt+0x2ca60>
   3de28:	ldrh	r0, [sp, #176]	; 0xb0
   3de2c:	movw	r1, #9312	; 0x2460
   3de30:	tst	r0, r1
   3de34:	ldreq	r0, [sp, #192]	; 0xc0
   3de38:	cmpeq	r0, #0
   3de3c:	beq	3de48 <fputs@plt+0x2ca60>
   3de40:	add	r0, sp, #168	; 0xa8
   3de44:	bl	33798 <fputs@plt+0x223b0>
   3de48:	movw	r0, #62189	; 0xf2ed
   3de4c:	movw	r1, #62796	; 0xf54c
   3de50:	movw	r2, #63094	; 0xf676
   3de54:	mov	sl, #11
   3de58:	movt	r0, #8
   3de5c:	movt	r1, #8
   3de60:	movt	r2, #8
   3de64:	add	r0, r0, #20
   3de68:	str	r0, [sp]
   3de6c:	movw	r0, #11413	; 0x2c95
   3de70:	movt	r0, #1
   3de74:	add	r3, r0, #61	; 0x3d
   3de78:	mov	r0, #11
   3de7c:	bl	15e38 <fputs@plt+0x4a50>
   3de80:	b	3d7f0 <fputs@plt+0x2c408>
   3de84:	ldr	r9, [sp, #120]	; 0x78
   3de88:	ldr	r5, [sp, #148]	; 0x94
   3de8c:	mov	sl, r0
   3de90:	uxtb	r0, r0
   3de94:	cmp	r0, #6
   3de98:	bne	3e048 <fputs@plt+0x2cc60>
   3de9c:	ldr	r0, [sp, #160]	; 0xa0
   3dea0:	ldr	r6, [sp, #132]	; 0x84
   3dea4:	movw	r1, #65340	; 0xff3c
   3dea8:	movt	r1, #8
   3deac:	ldr	r2, [r0, #16]
   3deb0:	mov	r0, r6
   3deb4:	bl	33518 <fputs@plt+0x22130>
   3deb8:	b	3e04c <fputs@plt+0x2cc64>
   3debc:	ldr	r9, [sp, #120]	; 0x78
   3dec0:	ldr	r0, [sp, #152]	; 0x98
   3dec4:	ldr	r6, [sp, #132]	; 0x84
   3dec8:	mov	r5, sl
   3decc:	mov	sl, r7
   3ded0:	mov	r7, r0
   3ded4:	b	34c78 <fputs@plt+0x23890>
   3ded8:	mov	sl, r0
   3dedc:	b	3df2c <fputs@plt+0x2cb44>
   3dee0:	str	sl, [sp, #160]	; 0xa0
   3dee4:	mov	sl, #7
   3dee8:	mov	r5, r7
   3deec:	b	3dda4 <fputs@plt+0x2c9bc>
   3def0:	ldr	r5, [sp, #148]	; 0x94
   3def4:	str	sl, [sp, #160]	; 0xa0
   3def8:	movw	r1, #61978	; 0xf21a
   3defc:	mov	r0, r6
   3df00:	movt	r1, #8
   3df04:	bl	33518 <fputs@plt+0x22130>
   3df08:	mov	sl, #18
   3df0c:	b	34d3c <fputs@plt+0x23954>
   3df10:	ldr	r6, [sp, #132]	; 0x84
   3df14:	ldr	r9, [sp, #120]	; 0x78
   3df18:	ldr	r5, [sp, #148]	; 0x94
   3df1c:	ldr	r8, [sp, #124]	; 0x7c
   3df20:	ldr	r7, [sp, #152]	; 0x98
   3df24:	b	3def8 <fputs@plt+0x2cb10>
   3df28:	mov	sl, #13
   3df2c:	ldr	r7, [sp, #152]	; 0x98
   3df30:	ldr	r6, [sp, #132]	; 0x84
   3df34:	ldr	r5, [sp, #148]	; 0x94
   3df38:	ldr	r8, [sp, #124]	; 0x7c
   3df3c:	b	34d3c <fputs@plt+0x23954>
   3df40:	ldr	r6, [sp, #132]	; 0x84
   3df44:	ldr	r9, [sp, #120]	; 0x78
   3df48:	ldr	r5, [sp, #148]	; 0x94
   3df4c:	ldr	r8, [sp, #124]	; 0x7c
   3df50:	ldr	sl, [sp, #160]	; 0xa0
   3df54:	b	3d964 <fputs@plt+0x2c57c>
   3df58:	ldr	r6, [sp, #132]	; 0x84
   3df5c:	str	sl, [sp, #160]	; 0xa0
   3df60:	mov	sl, #7
   3df64:	b	3dc30 <fputs@plt+0x2c848>
   3df68:	movw	r1, #64800	; 0xfd20
   3df6c:	mov	r0, r6
   3df70:	movt	r1, #8
   3df74:	bl	33518 <fputs@plt+0x22130>
   3df78:	mov	sl, #5
   3df7c:	b	3d9d4 <fputs@plt+0x2c5ec>
   3df80:	cmp	r6, #5
   3df84:	ldr	r6, [sp, #132]	; 0x84
   3df88:	movw	r0, #65328	; 0xff30
   3df8c:	movw	r1, #65276	; 0xfefc
   3df90:	movw	r2, #65333	; 0xff35
   3df94:	movt	r0, #8
   3df98:	movt	r1, #8
   3df9c:	movt	r2, #8
   3dfa0:	moveq	r2, r0
   3dfa4:	mov	r0, r6
   3dfa8:	bl	33518 <fputs@plt+0x22130>
   3dfac:	mov	sl, #1
   3dfb0:	ldr	r9, [sp, #120]	; 0x78
   3dfb4:	b	3d7f0 <fputs@plt+0x2c408>
   3dfb8:	ldr	r7, [sp, #152]	; 0x98
   3dfbc:	mov	sl, r0
   3dfc0:	b	3d854 <fputs@plt+0x2c46c>
   3dfc4:	cmp	r0, #5
   3dfc8:	moveq	r0, #2
   3dfcc:	strb	r0, [r6, #86]	; 0x56
   3dfd0:	b	3d9d4 <fputs@plt+0x2c5ec>
   3dfd4:	movw	r0, #62189	; 0xf2ed
   3dfd8:	movw	r1, #62796	; 0xf54c
   3dfdc:	movw	r2, #63094	; 0xf676
   3dfe0:	movw	r3, #11413	; 0x2c95
   3dfe4:	mov	sl, #11
   3dfe8:	movt	r0, #8
   3dfec:	movt	r1, #8
   3dff0:	movt	r2, #8
   3dff4:	movt	r3, #1
   3dff8:	add	r0, r0, #20
   3dffc:	str	r0, [sp]
   3e000:	mov	r0, #11
   3e004:	bl	15e38 <fputs@plt+0x4a50>
   3e008:	b	3e03c <fputs@plt+0x2cc54>
   3e00c:	movw	r1, #64873	; 0xfd69
   3e010:	mov	r0, r5
   3e014:	mov	r6, r5
   3e018:	movt	r1, #8
   3e01c:	bl	33518 <fputs@plt+0x22130>
   3e020:	mov	sl, #5
   3e024:	b	3d7f0 <fputs@plt+0x2c408>
   3e028:	ldr	r6, [sp, #132]	; 0x84
   3e02c:	ldr	r9, [sp, #120]	; 0x78
   3e030:	ldr	r8, [sp, #124]	; 0x7c
   3e034:	b	3dc70 <fputs@plt+0x2c888>
   3e038:	mov	sl, r0
   3e03c:	ldr	r5, [sp, #148]	; 0x94
   3e040:	ldr	r6, [sp, #132]	; 0x84
   3e044:	b	3d9d4 <fputs@plt+0x2c5ec>
   3e048:	ldr	r6, [sp, #132]	; 0x84
   3e04c:	ldr	r8, [sp, #124]	; 0x7c
   3e050:	b	3d9d4 <fputs@plt+0x2c5ec>
   3e054:	str	sl, [sp, #160]	; 0xa0
   3e058:	mov	sl, #20
   3e05c:	ldr	r9, [sp, #120]	; 0x78
   3e060:	b	34d3c <fputs@plt+0x23954>
   3e064:	ldr	r9, [sp, #120]	; 0x78
   3e068:	ldr	r7, [sp, #152]	; 0x98
   3e06c:	mov	r5, r2
   3e070:	b	3def8 <fputs@plt+0x2cb10>
   3e074:	mov	r2, #0
   3e078:	movw	r1, #64779	; 0xfd0b
   3e07c:	movt	r1, #8
   3e080:	mov	r0, r6
   3e084:	bl	33518 <fputs@plt+0x22130>
   3e088:	ldr	r1, [r6, #44]	; 0x2c
   3e08c:	ldr	r0, [sl, #4]
   3e090:	ldr	r3, [r6, #168]	; 0xa8
   3e094:	mov	r2, r4
   3e098:	str	r1, [sp]
   3e09c:	movw	r1, #64730	; 0xfcda
   3e0a0:	movt	r1, #8
   3e0a4:	bl	15e38 <fputs@plt+0x4a50>
   3e0a8:	mov	r0, r6
   3e0ac:	bl	31e5c <fputs@plt+0x20a74>
   3e0b0:	cmp	r0, #5
   3e0b4:	beq	3d6b0 <fputs@plt+0x2c2c8>
   3e0b8:	b	3d7a4 <fputs@plt+0x2c3bc>
   3e0bc:	ldr	r5, [sp, #148]	; 0x94
   3e0c0:	mov	sl, r0
   3e0c4:	b	3d880 <fputs@plt+0x2c498>
   3e0c8:	mov	sl, r4
   3e0cc:	b	3d9d0 <fputs@plt+0x2c5e8>
   3e0d0:	ldr	r5, [sp, #148]	; 0x94
   3e0d4:	ldr	sl, [sp, #160]	; 0xa0
   3e0d8:	ldr	r6, [sp, #132]	; 0x84
   3e0dc:	b	3d964 <fputs@plt+0x2c57c>
   3e0e0:	movw	r1, #63247	; 0xf70f
   3e0e4:	mov	r0, #2
   3e0e8:	strb	r0, [r9, #86]	; 0x56
   3e0ec:	movw	r0, #787	; 0x313
   3e0f0:	movt	r1, #8
   3e0f4:	str	r0, [r9, #80]	; 0x50
   3e0f8:	mov	r0, r9
   3e0fc:	bl	33518 <fputs@plt+0x22130>
   3e100:	mov	sl, #1
   3e104:	b	3e138 <fputs@plt+0x2cd50>
   3e108:	ldr	r0, [sp, #152]	; 0x98
   3e10c:	ldr	r1, [sp, #160]	; 0xa0
   3e110:	sub	r0, r1, r0
   3e114:	movw	r1, #52429	; 0xcccd
   3e118:	movt	r1, #52428	; 0xcccc
   3e11c:	asr	r0, r0, #2
   3e120:	mul	r0, r0, r1
   3e124:	str	r0, [r9, #76]	; 0x4c
   3e128:	mov	r0, #0
   3e12c:	strb	r0, [sl, #67]	; 0x43
   3e130:	mov	sl, #5
   3e134:	str	sl, [r9, #80]	; 0x50
   3e138:	mov	r6, r9
   3e13c:	ldr	r9, [sp, #120]	; 0x78
   3e140:	b	3d8b8 <fputs@plt+0x2c4d0>
   3e144:	mov	sl, r0
   3e148:	ldr	r0, [sp, #132]	; 0x84
   3e14c:	mov	r6, r9
   3e150:	ldr	r9, [sp, #120]	; 0x78
   3e154:	mov	r5, r6
   3e158:	mov	r6, r0
   3e15c:	b	3df38 <fputs@plt+0x2cb50>
   3e160:	sub	sp, sp, #8
   3e164:	push	{fp, lr}
   3e168:	mov	fp, sp
   3e16c:	sub	sp, sp, #8
   3e170:	str	r2, [fp, #8]
   3e174:	add	r2, fp, #8
   3e178:	str	r3, [fp, #12]
   3e17c:	str	r2, [sp, #4]
   3e180:	bl	14778 <fputs@plt+0x3390>
   3e184:	mov	sp, fp
   3e188:	pop	{fp, lr}
   3e18c:	add	sp, sp, #8
   3e190:	bx	lr
   3e194:	push	{fp, lr}
   3e198:	mov	fp, sp
   3e19c:	ldrh	ip, [r0, #8]
   3e1a0:	movw	r3, #9312	; 0x2460
   3e1a4:	tst	ip, r3
   3e1a8:	beq	3e1b4 <fputs@plt+0x2cdcc>
   3e1ac:	pop	{fp, lr}
   3e1b0:	b	40730 <fputs@plt+0x2f348>
   3e1b4:	mov	ip, #9
   3e1b8:	mov	lr, r1
   3e1bc:	mov	r3, r0
   3e1c0:	vld1.64	{d16-d17}, [lr], ip
   3e1c4:	vst1.64	{d16-d17}, [r3]!
   3e1c8:	ldr	r1, [r1, #16]
   3e1cc:	str	r1, [r3]
   3e1d0:	ldrb	r1, [lr]
   3e1d4:	tst	r1, #8
   3e1d8:	popne	{fp, pc}
   3e1dc:	ldrh	r1, [r0, #8]
   3e1e0:	movw	r3, #58367	; 0xe3ff
   3e1e4:	and	r1, r1, r3
   3e1e8:	orr	r1, r1, r2
   3e1ec:	strh	r1, [r0, #8]
   3e1f0:	pop	{fp, pc}
   3e1f4:	push	{r4, r5, r6, r7, fp, lr}
   3e1f8:	add	fp, sp, #16
   3e1fc:	mov	r5, r0
   3e200:	ldrh	r0, [r0, #8]
   3e204:	mov	r7, r1
   3e208:	movw	r1, #9312	; 0x2460
   3e20c:	tst	r0, r1
   3e210:	bne	3e220 <fputs@plt+0x2ce38>
   3e214:	ldr	r0, [r5, #24]
   3e218:	cmp	r0, #0
   3e21c:	beq	3e228 <fputs@plt+0x2ce40>
   3e220:	mov	r0, r5
   3e224:	bl	33798 <fputs@plt+0x223b0>
   3e228:	mov	r0, r7
   3e22c:	ldm	r0!, {r1, r2, r3, r4, r6}
   3e230:	stmia	r5!, {r1, r2, r3, r4, r6}
   3e234:	ldm	r0, {r1, r2, r3, r4, r6}
   3e238:	mov	r0, #0
   3e23c:	stm	r5, {r1, r2, r3, r4, r6}
   3e240:	str	r0, [r7, #24]
   3e244:	mov	r0, #1
   3e248:	strh	r0, [r7, #8]
   3e24c:	pop	{r4, r5, r6, r7, fp, pc}
   3e250:	push	{r4, r6, r7, sl, fp, lr}
   3e254:	add	fp, sp, #16
   3e258:	vpush	{d8}
   3e25c:	vldr	d16, [pc, #116]	; 3e2d8 <fputs@plt+0x2cef0>
   3e260:	vldr	d8, [r0]
   3e264:	vcmpe.f64	d8, d16
   3e268:	vmrs	APSR_nzcv, fpscr
   3e26c:	bls	3e2d0 <fputs@plt+0x2cee8>
   3e270:	vldr	d16, [pc, #104]	; 3e2e0 <fputs@plt+0x2cef8>
   3e274:	vcmpe.f64	d8, d16
   3e278:	vmrs	APSR_nzcv, fpscr
   3e27c:	bge	3e2d0 <fputs@plt+0x2cee8>
   3e280:	mov	r4, r0
   3e284:	vmov	r0, r1, d8
   3e288:	bl	88b9c <fputs@plt+0x777b4>
   3e28c:	mov	r6, r0
   3e290:	mov	r7, r1
   3e294:	bl	88a1c <fputs@plt+0x77634>
   3e298:	adds	r2, r6, #1
   3e29c:	adc	r3, r7, #-2147483648	; 0x80000000
   3e2a0:	subs	r2, r2, #2
   3e2a4:	sbcs	r2, r3, #0
   3e2a8:	bcc	3e2d0 <fputs@plt+0x2cee8>
   3e2ac:	vmov	d16, r0, r1
   3e2b0:	vcmp.f64	d8, d16
   3e2b4:	vmrs	APSR_nzcv, fpscr
   3e2b8:	bne	3e2d0 <fputs@plt+0x2cee8>
   3e2bc:	strd	r6, [r4]
   3e2c0:	ldrh	r0, [r4, #8]
   3e2c4:	and	r0, r0, #15872	; 0x3e00
   3e2c8:	orr	r0, r0, #4
   3e2cc:	strh	r0, [r4, #8]
   3e2d0:	vpop	{d8}
   3e2d4:	pop	{r4, r6, r7, sl, fp, pc}
   3e2d8:	andeq	r0, r0, r0
   3e2dc:	mvngt	r0, #0
   3e2e0:	andeq	r0, r0, r0
   3e2e4:	mvnmi	r0, #0
   3e2e8:	push	{r4, sl, fp, lr}
   3e2ec:	add	fp, sp, #8
   3e2f0:	mov	r4, r0
   3e2f4:	cmp	r1, #67	; 0x43
   3e2f8:	bcc	3e328 <fputs@plt+0x2cf40>
   3e2fc:	ldrh	r0, [r4, #8]
   3e300:	tst	r0, #4
   3e304:	bne	3e360 <fputs@plt+0x2cf78>
   3e308:	tst	r0, #8
   3e30c:	bne	3e364 <fputs@plt+0x2cf7c>
   3e310:	tst	r0, #2
   3e314:	beq	3e360 <fputs@plt+0x2cf78>
   3e318:	mov	r0, r4
   3e31c:	mov	r1, #1
   3e320:	pop	{r4, sl, fp, lr}
   3e324:	b	1c920 <fputs@plt+0xb538>
   3e328:	cmp	r1, #66	; 0x42
   3e32c:	popne	{r4, sl, fp, pc}
   3e330:	ldrh	r0, [r4, #8]
   3e334:	tst	r0, #2
   3e338:	bne	3e358 <fputs@plt+0x2cf70>
   3e33c:	ands	r1, r0, #12
   3e340:	beq	3e358 <fputs@plt+0x2cf70>
   3e344:	mov	r1, r2
   3e348:	mov	r0, r4
   3e34c:	mov	r2, #1
   3e350:	bl	33c08 <fputs@plt+0x22820>
   3e354:	ldrh	r0, [r4, #8]
   3e358:	bic	r0, r0, #12
   3e35c:	strh	r0, [r4, #8]
   3e360:	pop	{r4, sl, fp, pc}
   3e364:	mov	r0, r4
   3e368:	pop	{r4, sl, fp, lr}
   3e36c:	b	3e250 <fputs@plt+0x2ce68>
   3e370:	push	{r4, sl, fp, lr}
   3e374:	add	fp, sp, #8
   3e378:	mov	r4, r0
   3e37c:	ldrh	r0, [r0, #8]
   3e380:	tst	r0, #1
   3e384:	popne	{r4, sl, fp, pc}
   3e388:	sub	r1, r1, #65	; 0x41
   3e38c:	cmp	r1, #4
   3e390:	bhi	3e3f0 <fputs@plt+0x2d008>
   3e394:	add	r3, pc, #0
   3e398:	ldr	pc, [r3, r1, lsl #2]
   3e39c:			; <UNDEFINED> instruction: 0x0003e3b0
   3e3a0:	strdeq	lr, [r3], -r0
   3e3a4:	andeq	lr, r3, r8, lsl r4
   3e3a8:	ldrdeq	lr, [r3], -r4
   3e3ac:	andeq	lr, r3, r4, lsr #8
   3e3b0:	tst	r0, #16
   3e3b4:	bne	3e440 <fputs@plt+0x2d058>
   3e3b8:	mov	r0, r4
   3e3bc:	mov	r1, #66	; 0x42
   3e3c0:	bl	3e2e8 <fputs@plt+0x2cf00>
   3e3c4:	ldrh	r0, [r4, #8]
   3e3c8:	and	r0, r0, #15872	; 0x3e00
   3e3cc:	orr	r0, r0, #16
   3e3d0:	b	3e448 <fputs@plt+0x2d060>
   3e3d4:	mov	r0, r4
   3e3d8:	bl	19e50 <fputs@plt+0x8a68>
   3e3dc:	strd	r0, [r4]
   3e3e0:	ldrh	r0, [r4, #8]
   3e3e4:	and	r0, r0, #15872	; 0x3e00
   3e3e8:	orr	r0, r0, #4
   3e3ec:	b	3e448 <fputs@plt+0x2d060>
   3e3f0:	mov	r1, #2
   3e3f4:	and	r1, r1, r0, lsr #3
   3e3f8:	orr	r0, r1, r0
   3e3fc:	mov	r1, #66	; 0x42
   3e400:	strh	r0, [r4, #8]
   3e404:	mov	r0, r4
   3e408:	bl	3e2e8 <fputs@plt+0x2cf00>
   3e40c:	ldrh	r0, [r4, #8]
   3e410:	movw	r1, #49123	; 0xbfe3
   3e414:	b	3e444 <fputs@plt+0x2d05c>
   3e418:	mov	r0, r4
   3e41c:	pop	{r4, sl, fp, lr}
   3e420:	b	407b4 <fputs@plt+0x2f3cc>
   3e424:	mov	r0, r4
   3e428:	bl	19dc8 <fputs@plt+0x89e0>
   3e42c:	vstr	d0, [r4]
   3e430:	ldrh	r0, [r4, #8]
   3e434:	and	r0, r0, #15872	; 0x3e00
   3e438:	orr	r0, r0, #8
   3e43c:	b	3e448 <fputs@plt+0x2d060>
   3e440:	movw	r1, #32272	; 0x7e10
   3e444:	and	r0, r0, r1
   3e448:	strh	r0, [r4, #8]
   3e44c:	pop	{r4, sl, fp, pc}
   3e450:	push	{r4, sl, fp, lr}
   3e454:	add	fp, sp, #8
   3e458:	ldrh	r4, [r0, #8]
   3e45c:	ldrh	lr, [r1, #8]
   3e460:	orr	r3, lr, r4
   3e464:	tst	r3, #1
   3e468:	bne	3e4c0 <fputs@plt+0x2d0d8>
   3e46c:	tst	r3, #12
   3e470:	beq	3e4d4 <fputs@plt+0x2d0ec>
   3e474:	and	r2, lr, r4
   3e478:	tst	r2, #4
   3e47c:	bne	3e4e4 <fputs@plt+0x2d0fc>
   3e480:	tst	r2, #8
   3e484:	bne	3e53c <fputs@plt+0x2d154>
   3e488:	tst	r4, #4
   3e48c:	bne	3e568 <fputs@plt+0x2d180>
   3e490:	tst	r4, #8
   3e494:	mov	ip, #1
   3e498:	mvnne	ip, #0
   3e49c:	tstne	lr, #4
   3e4a0:	beq	3e4cc <fputs@plt+0x2d0e4>
   3e4a4:	ldrd	r2, [r1]
   3e4a8:	vldr	d0, [r0]
   3e4ac:	mov	r0, r2
   3e4b0:	mov	r1, r3
   3e4b4:	bl	40830 <fputs@plt+0x2f448>
   3e4b8:	rsb	ip, r0, #0
   3e4bc:	b	3e4cc <fputs@plt+0x2d0e4>
   3e4c0:	and	r0, r4, #1
   3e4c4:	and	r1, lr, #1
   3e4c8:	sub	ip, r1, r0
   3e4cc:	mov	r0, ip
   3e4d0:	pop	{r4, sl, fp, pc}
   3e4d4:	tst	r3, #2
   3e4d8:	bne	3e514 <fputs@plt+0x2d12c>
   3e4dc:	pop	{r4, sl, fp, lr}
   3e4e0:	b	40a5c <fputs@plt+0x2f674>
   3e4e4:	ldr	r2, [r1]
   3e4e8:	ldm	r0, {r0, r3}
   3e4ec:	ldr	r1, [r1, #4]
   3e4f0:	mvn	ip, #0
   3e4f4:	subs	r4, r0, r2
   3e4f8:	sbcs	r4, r3, r1
   3e4fc:	blt	3e4cc <fputs@plt+0x2d0e4>
   3e500:	subs	r0, r2, r0
   3e504:	mov	ip, #0
   3e508:	sbcs	r0, r1, r3
   3e50c:	movwlt	ip, #1
   3e510:	b	3e4cc <fputs@plt+0x2d0e4>
   3e514:	tst	r4, #2
   3e518:	mov	ip, #1
   3e51c:	mvnne	ip, #0
   3e520:	tstne	lr, #2
   3e524:	beq	3e4cc <fputs@plt+0x2d0e4>
   3e528:	cmp	r2, #0
   3e52c:	beq	3e4dc <fputs@plt+0x2d0f4>
   3e530:	mov	r3, #0
   3e534:	pop	{r4, sl, fp, lr}
   3e538:	b	40900 <fputs@plt+0x2f518>
   3e53c:	vldr	d16, [r1]
   3e540:	vldr	d17, [r0]
   3e544:	mvn	ip, #0
   3e548:	vcmpe.f64	d17, d16
   3e54c:	vmrs	APSR_nzcv, fpscr
   3e550:	bmi	3e4cc <fputs@plt+0x2d0e4>
   3e554:	vcmpe.f64	d17, d16
   3e558:	mov	ip, #0
   3e55c:	vmrs	APSR_nzcv, fpscr
   3e560:	movwgt	ip, #1
   3e564:	b	3e4cc <fputs@plt+0x2d0e4>
   3e568:	mvn	ip, #0
   3e56c:	tst	lr, #8
   3e570:	beq	3e4cc <fputs@plt+0x2d0e4>
   3e574:	vldr	d0, [r1]
   3e578:	ldrd	r0, [r0]
   3e57c:	pop	{r4, sl, fp, lr}
   3e580:	b	40830 <fputs@plt+0x2f448>
   3e584:	push	{r4, sl, fp, lr}
   3e588:	add	fp, sp, #8
   3e58c:	sub	sp, sp, #8
   3e590:	mov	r4, r1
   3e594:	ldrb	r1, [r0, #1]
   3e598:	ldrb	r2, [r0]
   3e59c:	tst	r1, #128	; 0x80
   3e5a0:	bne	3e5b8 <fputs@plt+0x2d1d0>
   3e5a4:	and	r0, r2, #127	; 0x7f
   3e5a8:	orr	r0, r1, r0, lsl #7
   3e5ac:	str	r0, [r4]
   3e5b0:	mov	r0, #2
   3e5b4:	b	3e608 <fputs@plt+0x2d220>
   3e5b8:	ldrb	r3, [r0, #2]
   3e5bc:	tst	r3, #128	; 0x80
   3e5c0:	bne	3e5e8 <fputs@plt+0x2d200>
   3e5c4:	orr	r0, r3, r2, lsl #14
   3e5c8:	movw	r2, #49279	; 0xc07f
   3e5cc:	and	r1, r1, #127	; 0x7f
   3e5d0:	movt	r2, #31
   3e5d4:	and	r0, r0, r2
   3e5d8:	orr	r0, r0, r1, lsl #7
   3e5dc:	str	r0, [r4]
   3e5e0:	mov	r0, #3
   3e5e4:	b	3e608 <fputs@plt+0x2d220>
   3e5e8:	mov	r1, sp
   3e5ec:	bl	2adf0 <fputs@plt+0x19a08>
   3e5f0:	ldm	sp, {r1, ip}
   3e5f4:	mvn	r3, #0
   3e5f8:	subs	r2, r1, r3
   3e5fc:	sbcs	r2, ip, #0
   3e600:	movcc	r3, r1
   3e604:	str	r3, [r4]
   3e608:	sub	sp, fp, #8
   3e60c:	pop	{r4, sl, fp, pc}
   3e610:	push	{r4, r5, fp, lr}
   3e614:	add	fp, sp, #8
   3e618:	ldrsb	ip, [r0, #68]	; 0x44
   3e61c:	ldrh	r5, [r0, #32]
   3e620:	add	lr, r2, r1
   3e624:	add	ip, r0, ip, lsl #2
   3e628:	ldr	ip, [ip, #120]	; 0x78
   3e62c:	ldr	r4, [ip, #60]	; 0x3c
   3e630:	ldr	ip, [r0, #24]
   3e634:	sub	r4, r4, ip
   3e638:	cmp	r4, r5
   3e63c:	movhi	r4, r5
   3e640:	cmp	lr, r4
   3e644:	bls	3e650 <fputs@plt+0x2d268>
   3e648:	pop	{r4, r5, fp, lr}
   3e64c:	b	40d3c <fputs@plt+0x2f954>
   3e650:	ldr	r0, [fp, #8]
   3e654:	movw	r3, #4112	; 0x1010
   3e658:	add	r1, ip, r1
   3e65c:	strh	r3, [r0, #8]
   3e660:	str	r2, [r0, #12]
   3e664:	str	r1, [r0, #16]
   3e668:	mov	r0, #0
   3e66c:	pop	{r4, r5, fp, pc}
   3e670:	push	{fp, lr}
   3e674:	mov	fp, sp
   3e678:	cmp	r1, #11
   3e67c:	bhi	3e780 <fputs@plt+0x2d398>
   3e680:	add	r3, pc, #0
   3e684:	ldr	pc, [r3, r1, lsl #2]
   3e688:			; <UNDEFINED> instruction: 0x0003e6b8
   3e68c:	andeq	lr, r3, r8, ror #13
   3e690:	strdeq	lr, [r3], -ip
   3e694:	andeq	lr, r3, r8, lsl r7
   3e698:	andeq	lr, r3, r0, asr #14
   3e69c:	andeq	lr, r3, r8, asr r7
   3e6a0:	andeq	lr, r3, r4, asr #13
   3e6a4:	andeq	lr, r3, r4, asr #13
   3e6a8:	ldrdeq	lr, [r3], -r0
   3e6ac:	ldrdeq	lr, [r3], -r0
   3e6b0:			; <UNDEFINED> instruction: 0x0003e6b8
   3e6b4:			; <UNDEFINED> instruction: 0x0003e6b8
   3e6b8:	mov	r0, #1
   3e6bc:	mov	r3, #0
   3e6c0:	b	3e7a4 <fputs@plt+0x2d3bc>
   3e6c4:	bl	40e38 <fputs@plt+0x2fa50>
   3e6c8:	mov	r3, #8
   3e6cc:	b	3e7a8 <fputs@plt+0x2d3c0>
   3e6d0:	mov	r0, #4
   3e6d4:	mov	r3, #0
   3e6d8:	strh	r0, [r2, #8]
   3e6dc:	sub	r0, r1, #8
   3e6e0:	stm	r2, {r0, r3}
   3e6e4:	b	3e7a8 <fputs@plt+0x2d3c0>
   3e6e8:	ldrsb	r0, [r0]
   3e6ec:	mov	r1, #4
   3e6f0:	mov	r3, #1
   3e6f4:	strh	r1, [r2, #8]
   3e6f8:	b	3e750 <fputs@plt+0x2d368>
   3e6fc:	ldrb	r1, [r0, #1]
   3e700:	ldrsb	r0, [r0]
   3e704:	mov	r3, #4
   3e708:	strh	r3, [r2, #8]
   3e70c:	mov	r3, #2
   3e710:	orr	r0, r1, r0, lsl #8
   3e714:	b	3e750 <fputs@plt+0x2d368>
   3e718:	ldrb	r3, [r0, #1]
   3e71c:	ldrsb	ip, [r0]
   3e720:	ldrb	r0, [r0, #2]
   3e724:	mov	r1, #4
   3e728:	strh	r1, [r2, #8]
   3e72c:	lsl	r1, r3, #8
   3e730:	mov	r3, #3
   3e734:	orr	r1, r1, ip, lsl #16
   3e738:	orr	r0, r1, r0
   3e73c:	b	3e750 <fputs@plt+0x2d368>
   3e740:	ldr	r0, [r0]
   3e744:	mov	r3, #4
   3e748:	strh	r3, [r2, #8]
   3e74c:	rev	r0, r0
   3e750:	asr	r1, r0, #31
   3e754:	b	3e778 <fputs@plt+0x2d390>
   3e758:	ldrb	ip, [r0, #1]
   3e75c:	ldrsb	r3, [r0]
   3e760:	ldr	r0, [r0, #2]
   3e764:	mov	r1, #4
   3e768:	strh	r1, [r2, #8]
   3e76c:	orr	r1, ip, r3, lsl #8
   3e770:	rev	r0, r0
   3e774:	mov	r3, #6
   3e778:	strd	r0, [r2]
   3e77c:	b	3e7a8 <fputs@plt+0x2d3c0>
   3e780:	sub	r3, r1, #12
   3e784:	lsr	r3, r3, #1
   3e788:	str	r3, [r2, #12]
   3e78c:	str	r0, [r2, #16]
   3e790:	and	r0, r1, #1
   3e794:	movw	r1, #13972	; 0x3694
   3e798:	movt	r1, #9
   3e79c:	add	r0, r1, r0, lsl #1
   3e7a0:	ldrh	r0, [r0]
   3e7a4:	strh	r0, [r2, #8]
   3e7a8:	mov	r0, r3
   3e7ac:	pop	{fp, pc}
   3e7b0:	rsbs	r1, r2, #127	; 0x7f
   3e7b4:	rscs	r1, r3, #0
   3e7b8:	andcs	r1, r2, #127	; 0x7f
   3e7bc:	strbcs	r1, [r0]
   3e7c0:	movcs	r0, #1
   3e7c4:	bxcs	lr
   3e7c8:	lsr	r1, r2, #14
   3e7cc:	orr	r1, r1, r3, lsl #18
   3e7d0:	orr	r1, r1, r3, lsr #14
   3e7d4:	cmp	r1, #0
   3e7d8:	bne	3e7f8 <fputs@plt+0x2d410>
   3e7dc:	and	r1, r2, #127	; 0x7f
   3e7e0:	strb	r1, [r0, #1]
   3e7e4:	mov	r1, #128	; 0x80
   3e7e8:	orr	r1, r1, r2, lsr #7
   3e7ec:	strb	r1, [r0]
   3e7f0:	mov	r0, #2
   3e7f4:	bx	lr
   3e7f8:	b	40e9c <fputs@plt+0x2fab4>
   3e7fc:	push	{r4, r5, fp, lr}
   3e800:	add	fp, sp, #8
   3e804:	mov	r4, r0
   3e808:	ldr	r0, [r0, #16]
   3e80c:	mov	r5, r1
   3e810:	add	r0, r0, r1, lsl #4
   3e814:	ldr	r0, [r0, #12]
   3e818:	bl	41330 <fputs@plt+0x2ff48>
   3e81c:	cmp	r5, #1
   3e820:	popeq	{r4, r5, fp, pc}
   3e824:	ldr	r0, [r4, #16]
   3e828:	ldr	r0, [r0, #28]
   3e82c:	pop	{r4, r5, fp, lr}
   3e830:	b	41330 <fputs@plt+0x2ff48>
   3e834:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   3e838:	add	fp, sp, #28
   3e83c:	sub	sp, sp, #4
   3e840:	mov	r9, r2
   3e844:	ldr	r4, [r0, #8]
   3e848:	ldr	r2, [fp, #8]
   3e84c:	mov	sl, r1
   3e850:	mov	r5, r0
   3e854:	cmp	r1, #1
   3e858:	str	r3, [sp]
   3e85c:	blt	3e870 <fputs@plt+0x2d488>
   3e860:	ldr	r0, [r5, #28]
   3e864:	sub	r0, r0, sl
   3e868:	add	r0, r0, r0, lsl #2
   3e86c:	add	r4, r4, r0, lsl #3
   3e870:	mov	r1, #88	; 0x58
   3e874:	mov	r0, #288	; 0x120
   3e878:	cmp	r2, #0
   3e87c:	add	r8, r1, r9, lsl #3
   3e880:	mov	r7, r8
   3e884:	addeq	r7, r0, r9, lsl #3
   3e888:	ldr	r0, [r5, #56]	; 0x38
   3e88c:	ldr	r1, [r0, sl, lsl #2]
   3e890:	cmp	r1, #0
   3e894:	beq	3e8ac <fputs@plt+0x2d4c4>
   3e898:	mov	r0, r5
   3e89c:	bl	32f80 <fputs@plt+0x21b98>
   3e8a0:	ldr	r0, [r5, #56]	; 0x38
   3e8a4:	mov	r1, #0
   3e8a8:	str	r1, [r0, sl, lsl #2]
   3e8ac:	ldr	r0, [r4, #24]
   3e8b0:	cmp	r0, r7
   3e8b4:	bge	3e8dc <fputs@plt+0x2d4f4>
   3e8b8:	mov	r0, r4
   3e8bc:	mov	r1, r7
   3e8c0:	mov	r2, #0
   3e8c4:	mov	r6, #0
   3e8c8:	bl	33964 <fputs@plt+0x2257c>
   3e8cc:	cmp	r0, #0
   3e8d0:	bne	3e948 <fputs@plt+0x2d560>
   3e8d4:	ldr	r6, [r4, #16]
   3e8d8:	b	3e8f0 <fputs@plt+0x2d508>
   3e8dc:	ldr	r6, [r4, #20]
   3e8e0:	str	r6, [r4, #16]
   3e8e4:	ldrh	r0, [r4, #8]
   3e8e8:	and	r0, r0, #13
   3e8ec:	strh	r0, [r4, #8]
   3e8f0:	ldr	r0, [r5, #56]	; 0x38
   3e8f4:	mov	r1, #0
   3e8f8:	mov	r2, #88	; 0x58
   3e8fc:	str	r6, [r0, sl, lsl #2]
   3e900:	mov	r0, r6
   3e904:	bl	1119c <memset@plt>
   3e908:	add	r0, r6, r9, lsl #2
   3e90c:	add	r0, r0, #80	; 0x50
   3e910:	str	r0, [r6, #76]	; 0x4c
   3e914:	ldr	r0, [sp]
   3e918:	strh	r9, [r6, #12]
   3e91c:	strb	r0, [r6, #1]
   3e920:	ldr	r0, [fp, #8]
   3e924:	cmp	r0, #0
   3e928:	strb	r0, [r6]
   3e92c:	bne	3e948 <fputs@plt+0x2d560>
   3e930:	ldr	r0, [r4, #16]
   3e934:	mov	r1, #0
   3e938:	mov	r2, #68	; 0x44
   3e93c:	add	r0, r0, r8
   3e940:	str	r0, [r6, #16]
   3e944:	bl	1119c <memset@plt>
   3e948:	mov	r0, r6
   3e94c:	sub	sp, fp, #28
   3e950:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3e954:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   3e958:	add	fp, sp, #24
   3e95c:	sub	sp, sp, #8
   3e960:	cmp	r1, #0
   3e964:	ble	3ea64 <fputs@plt+0x2d67c>
   3e968:	mov	r8, r0
   3e96c:	ldr	r0, [r0]
   3e970:	mov	r6, r3
   3e974:	mov	r5, r2
   3e978:	mov	r4, r1
   3e97c:	cmp	r2, #0
   3e980:	ldr	r7, [r8, #4]
   3e984:	str	r0, [r7, #4]
   3e988:	beq	3e9c4 <fputs@plt+0x2d5dc>
   3e98c:	ldr	r0, [r7, #80]	; 0x50
   3e990:	cmp	r0, #0
   3e994:	bne	3e9c4 <fputs@plt+0x2d5dc>
   3e998:	ldr	r0, [r7, #32]
   3e99c:	bl	2b000 <fputs@plt+0x19c18>
   3e9a0:	cmp	r0, #0
   3e9a4:	str	r0, [r7, #80]	; 0x50
   3e9a8:	beq	3eaa0 <fputs@plt+0x2d6b8>
   3e9ac:	mov	r1, #0
   3e9b0:	str	r1, [r0, #4]
   3e9b4:	str	r1, [r0]
   3e9b8:	ldr	r0, [r7, #80]	; 0x50
   3e9bc:	add	r0, r0, #4
   3e9c0:	str	r0, [r7, #80]	; 0x50
   3e9c4:	ldr	r0, [fp, #8]
   3e9c8:	cmp	r4, #1
   3e9cc:	bne	3e9dc <fputs@plt+0x2d5f4>
   3e9d0:	ldr	r4, [r7, #44]	; 0x2c
   3e9d4:	cmp	r4, #0
   3e9d8:	movwne	r4, #1
   3e9dc:	mov	r1, #255	; 0xff
   3e9e0:	str	r6, [r0, #72]	; 0x48
   3e9e4:	cmp	r5, #0
   3e9e8:	strb	r1, [r0, #68]	; 0x44
   3e9ec:	clz	r1, r5
   3e9f0:	movwne	r5, #1
   3e9f4:	str	r4, [r0, #52]	; 0x34
   3e9f8:	str	r8, [r0]
   3e9fc:	str	r7, [r0, #4]
   3ea00:	lsr	r1, r1, #5
   3ea04:	strb	r5, [r0, #64]	; 0x40
   3ea08:	lsl	r1, r1, #1
   3ea0c:	strb	r1, [r0, #65]	; 0x41
   3ea10:	ldr	r1, [r7, #8]
   3ea14:	cmp	r1, #0
   3ea18:	beq	3ea50 <fputs@plt+0x2d668>
   3ea1c:	mov	r2, r1
   3ea20:	ldr	r3, [r2, #52]	; 0x34
   3ea24:	cmp	r3, r4
   3ea28:	bne	3ea44 <fputs@plt+0x2d65c>
   3ea2c:	ldrb	r3, [r2, #64]	; 0x40
   3ea30:	orr	r3, r3, #32
   3ea34:	strb	r3, [r2, #64]	; 0x40
   3ea38:	ldrb	r3, [r0, #64]	; 0x40
   3ea3c:	orr	r3, r3, #32
   3ea40:	strb	r3, [r0, #64]	; 0x40
   3ea44:	ldr	r2, [r2, #8]
   3ea48:	cmp	r2, #0
   3ea4c:	bne	3ea20 <fputs@plt+0x2d638>
   3ea50:	mov	r4, #0
   3ea54:	str	r1, [r0, #8]
   3ea58:	str	r0, [r7, #8]
   3ea5c:	strb	r4, [r0, #66]	; 0x42
   3ea60:	b	3ea94 <fputs@plt+0x2d6ac>
   3ea64:	movw	r0, #62189	; 0xf2ed
   3ea68:	movw	r1, #62796	; 0xf54c
   3ea6c:	movw	r2, #63094	; 0xf676
   3ea70:	movw	r3, #59956	; 0xea34
   3ea74:	mov	r4, #11
   3ea78:	movt	r0, #8
   3ea7c:	movt	r1, #8
   3ea80:	movt	r2, #8
   3ea84:	add	r0, r0, #20
   3ea88:	str	r0, [sp]
   3ea8c:	mov	r0, #11
   3ea90:	bl	15e38 <fputs@plt+0x4a50>
   3ea94:	mov	r0, r4
   3ea98:	sub	sp, fp, #24
   3ea9c:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   3eaa0:	mov	r4, #7
   3eaa4:	b	3ea94 <fputs@plt+0x2d6ac>
   3eaa8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   3eaac:	add	fp, sp, #28
   3eab0:	sub	sp, sp, #36	; 0x24
   3eab4:	mov	r8, r0
   3eab8:	ldr	r0, [r0]
   3eabc:	mov	sl, r1
   3eac0:	mov	r9, r2
   3eac4:	ldr	r7, [r8, #4]
   3eac8:	str	r0, [r7, #4]
   3eacc:	ldrb	r1, [r7, #17]
   3ead0:	cmp	r1, #0
   3ead4:	beq	3ec34 <fputs@plt+0x2d84c>
   3ead8:	ldr	r1, [r7, #8]
   3eadc:	cmp	r1, #0
   3eae0:	beq	3eaf8 <fputs@plt+0x2d710>
   3eae4:	ldrb	r2, [r1, #64]	; 0x40
   3eae8:	and	r2, r2, #251	; 0xfb
   3eaec:	strb	r2, [r1, #64]	; 0x40
   3eaf0:	ldr	r1, [r1, #8]
   3eaf4:	b	3eadc <fputs@plt+0x2d6f4>
   3eaf8:	str	r0, [r7, #4]
   3eafc:	movw	ip, #52429	; 0xcccd
   3eb00:	mov	r2, #1
   3eb04:	ldr	r0, [r7, #12]
   3eb08:	movt	ip, #52428	; 0xcccc
   3eb0c:	ldr	r0, [r0, #56]	; 0x38
   3eb10:	ldr	r0, [r0, #52]	; 0x34
   3eb14:	rev	r1, r0
   3eb18:	movw	r0, #17320	; 0x43a8
   3eb1c:	movt	r0, #10
   3eb20:	add	r4, r1, #1
   3eb24:	str	r1, [sp, #28]
   3eb28:	ldr	r0, [r0]
   3eb2c:	mov	r3, #0
   3eb30:	cmp	r4, #2
   3eb34:	bcc	3eb6c <fputs@plt+0x2d784>
   3eb38:	ldr	r5, [r7, #36]	; 0x24
   3eb3c:	ldr	r3, [r7, #32]
   3eb40:	umull	r5, r6, r5, ip
   3eb44:	sub	r5, r4, #2
   3eb48:	udiv	r3, r0, r3
   3eb4c:	add	r6, r2, r6, lsr #2
   3eb50:	udiv	r5, r5, r6
   3eb54:	mul	r1, r5, r6
   3eb58:	add	r1, r1, #1
   3eb5c:	cmp	r1, r3
   3eb60:	mov	r1, #2
   3eb64:	movweq	r1, #3
   3eb68:	mla	r3, r5, r6, r1
   3eb6c:	sub	r5, r4, #1
   3eb70:	cmp	r4, r3
   3eb74:	beq	3eb88 <fputs@plt+0x2d7a0>
   3eb78:	ldr	r1, [r7, #32]
   3eb7c:	udiv	r1, r0, r1
   3eb80:	cmp	r5, r1
   3eb84:	bne	3eb90 <fputs@plt+0x2d7a8>
   3eb88:	add	r4, r4, #1
   3eb8c:	b	3eb2c <fputs@plt+0x2d744>
   3eb90:	mov	r0, #1
   3eb94:	add	r1, sp, #16
   3eb98:	add	r2, sp, #20
   3eb9c:	mov	r3, r4
   3eba0:	str	r4, [sp, #28]
   3eba4:	str	r0, [sp]
   3eba8:	mov	r0, r7
   3ebac:	bl	30688 <fputs@plt+0x1f2a0>
   3ebb0:	mov	r5, r0
   3ebb4:	cmp	r0, #0
   3ebb8:	str	r0, [sp, #24]
   3ebbc:	bne	3ed04 <fputs@plt+0x2d91c>
   3ebc0:	mov	r6, sl
   3ebc4:	ldr	sl, [sp, #20]
   3ebc8:	cmp	sl, r4
   3ebcc:	bne	3ec98 <fputs@plt+0x2d8b0>
   3ebd0:	ldr	sl, [sp, #16]
   3ebd4:	str	sl, [sp, #32]
   3ebd8:	add	r0, sp, #24
   3ebdc:	mov	r1, r4
   3ebe0:	mov	r2, #1
   3ebe4:	mov	r3, #0
   3ebe8:	str	r0, [sp]
   3ebec:	mov	r0, r7
   3ebf0:	bl	3161c <fputs@plt+0x20234>
   3ebf4:	ldr	r5, [sp, #24]
   3ebf8:	cmp	r5, #0
   3ebfc:	bne	3ec20 <fputs@plt+0x2d838>
   3ec00:	mov	r0, r8
   3ec04:	mov	r1, #4
   3ec08:	mov	r2, r4
   3ec0c:	bl	18a1c <fputs@plt+0x7634>
   3ec10:	cmp	r0, #0
   3ec14:	str	r0, [sp, #24]
   3ec18:	beq	3ec68 <fputs@plt+0x2d880>
   3ec1c:	mov	r5, r0
   3ec20:	cmp	sl, #0
   3ec24:	beq	3ed04 <fputs@plt+0x2d91c>
   3ec28:	ldr	r0, [sl, #72]	; 0x48
   3ec2c:	bl	2de80 <fputs@plt+0x1ca98>
   3ec30:	b	3ed04 <fputs@plt+0x2d91c>
   3ec34:	mov	r0, #0
   3ec38:	add	r1, sp, #32
   3ec3c:	add	r2, sp, #28
   3ec40:	mov	r3, #1
   3ec44:	str	r0, [sp]
   3ec48:	mov	r0, r7
   3ec4c:	bl	30688 <fputs@plt+0x1f2a0>
   3ec50:	mov	r5, r0
   3ec54:	cmp	r0, #0
   3ec58:	str	r0, [sp, #24]
   3ec5c:	bne	3ed04 <fputs@plt+0x2d91c>
   3ec60:	mov	r6, sl
   3ec64:	ldr	sl, [sp, #32]
   3ec68:	tst	r9, #1
   3ec6c:	mov	r1, #13
   3ec70:	mov	r0, sl
   3ec74:	movweq	r1, #10
   3ec78:	bl	2f0ec <fputs@plt+0x1dd04>
   3ec7c:	ldr	r0, [sl, #72]	; 0x48
   3ec80:	cmp	r0, #0
   3ec84:	blne	2de80 <fputs@plt+0x1ca98>
   3ec88:	ldr	r0, [sp, #28]
   3ec8c:	mov	r5, #0
   3ec90:	str	r0, [r6]
   3ec94:	b	3ed04 <fputs@plt+0x2d91c>
   3ec98:	mov	r5, #0
   3ec9c:	strb	r5, [sp, #15]
   3eca0:	str	r5, [sp, #8]
   3eca4:	ldr	r0, [r7, #8]
   3eca8:	cmp	r0, #0
   3ecac:	beq	3ecc0 <fputs@plt+0x2d8d8>
   3ecb0:	mov	r1, #0
   3ecb4:	mov	r2, #0
   3ecb8:	bl	2fe00 <fputs@plt+0x1ea18>
   3ecbc:	mov	r5, r0
   3ecc0:	ldr	r0, [sp, #16]
   3ecc4:	str	r5, [sp, #24]
   3ecc8:	cmp	r0, #0
   3eccc:	beq	3ecd8 <fputs@plt+0x2d8f0>
   3ecd0:	ldr	r0, [r0, #72]	; 0x48
   3ecd4:	bl	2de80 <fputs@plt+0x1ca98>
   3ecd8:	cmp	r5, #0
   3ecdc:	bne	3ed04 <fputs@plt+0x2d91c>
   3ece0:	add	r2, sp, #32
   3ece4:	mov	r0, r7
   3ece8:	mov	r1, r4
   3ecec:	mov	r3, #0
   3ecf0:	bl	2ed18 <fputs@plt+0x1d930>
   3ecf4:	mov	r5, r0
   3ecf8:	cmp	r0, #0
   3ecfc:	str	r0, [sp, #24]
   3ed00:	beq	3ed10 <fputs@plt+0x2d928>
   3ed04:	mov	r0, r5
   3ed08:	sub	sp, fp, #28
   3ed0c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3ed10:	add	r2, sp, #15
   3ed14:	add	r3, sp, #8
   3ed18:	mov	r0, r7
   3ed1c:	mov	r1, r4
   3ed20:	bl	30540 <fputs@plt+0x1f158>
   3ed24:	ldrb	r2, [sp, #15]
   3ed28:	mov	r5, r0
   3ed2c:	str	r0, [sp, #24]
   3ed30:	sub	r0, r2, #1
   3ed34:	uxtb	r0, r0
   3ed38:	cmp	r0, #1
   3ed3c:	bhi	3ed7c <fputs@plt+0x2d994>
   3ed40:	movw	r0, #62189	; 0xf2ed
   3ed44:	movw	r1, #62796	; 0xf54c
   3ed48:	movw	r2, #63094	; 0xf676
   3ed4c:	movw	r3, #64159	; 0xfa9f
   3ed50:	mov	r5, #11
   3ed54:	movt	r0, #8
   3ed58:	movt	r1, #8
   3ed5c:	movt	r2, #8
   3ed60:	add	r0, r0, #20
   3ed64:	str	r0, [sp]
   3ed68:	mov	r0, #11
   3ed6c:	bl	15e38 <fputs@plt+0x4a50>
   3ed70:	ldr	r1, [sp, #32]
   3ed74:	str	r5, [sp, #24]
   3ed78:	b	3ed88 <fputs@plt+0x2d9a0>
   3ed7c:	ldr	r1, [sp, #32]
   3ed80:	cmp	r5, #0
   3ed84:	beq	3ed98 <fputs@plt+0x2d9b0>
   3ed88:	cmp	r1, #0
   3ed8c:	beq	3ed04 <fputs@plt+0x2d91c>
   3ed90:	ldr	r0, [r1, #72]	; 0x48
   3ed94:	b	3ec2c <fputs@plt+0x2d844>
   3ed98:	ldr	r3, [sp, #8]
   3ed9c:	mov	r0, #0
   3eda0:	str	sl, [sp]
   3eda4:	mov	r5, r1
   3eda8:	str	r0, [sp, #4]
   3edac:	mov	r0, r7
   3edb0:	bl	3100c <fputs@plt+0x1fc24>
   3edb4:	mov	r1, r5
   3edb8:	mov	r5, r0
   3edbc:	str	r0, [sp, #24]
   3edc0:	cmp	r1, #0
   3edc4:	beq	3edd0 <fputs@plt+0x2d9e8>
   3edc8:	ldr	r0, [r1, #72]	; 0x48
   3edcc:	bl	2de80 <fputs@plt+0x1ca98>
   3edd0:	cmp	r5, #0
   3edd4:	bne	3ed04 <fputs@plt+0x2d91c>
   3edd8:	add	r2, sp, #32
   3eddc:	mov	r0, r7
   3ede0:	mov	r1, r4
   3ede4:	mov	r3, #0
   3ede8:	bl	2ed18 <fputs@plt+0x1d930>
   3edec:	mov	r5, r0
   3edf0:	cmp	r0, #0
   3edf4:	str	r0, [sp, #24]
   3edf8:	bne	3ed04 <fputs@plt+0x2d91c>
   3edfc:	ldr	sl, [sp, #32]
   3ee00:	ldr	r0, [sl, #72]	; 0x48
   3ee04:	bl	18ba4 <fputs@plt+0x77bc>
   3ee08:	cmp	r0, #0
   3ee0c:	str	r0, [sp, #24]
   3ee10:	bne	3ec1c <fputs@plt+0x2d834>
   3ee14:	b	3ebd8 <fputs@plt+0x2d7f0>
   3ee18:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   3ee1c:	add	fp, sp, #28
   3ee20:	sub	sp, sp, #52	; 0x34
   3ee24:	mov	r8, r0
   3ee28:	ldrb	r0, [r0, #66]	; 0x42
   3ee2c:	ldr	sl, [fp, #12]
   3ee30:	mov	r4, r3
   3ee34:	mov	r6, r2
   3ee38:	cmp	r0, #1
   3ee3c:	bne	3ee90 <fputs@plt+0x2daa8>
   3ee40:	ldrb	r0, [r8, #64]	; 0x40
   3ee44:	tst	r0, #2
   3ee48:	beq	3ee90 <fputs@plt+0x2daa8>
   3ee4c:	ldrb	r2, [r8, #69]	; 0x45
   3ee50:	cmp	r2, #0
   3ee54:	beq	3ee90 <fputs@plt+0x2daa8>
   3ee58:	ldr	r2, [r8, #16]
   3ee5c:	ldr	r9, [r8, #20]
   3ee60:	eor	r3, r9, r4
   3ee64:	eor	r7, r2, r6
   3ee68:	orrs	r3, r7, r3
   3ee6c:	bne	3ee7c <fputs@plt+0x2da94>
   3ee70:	mov	r5, #0
   3ee74:	str	r5, [sl]
   3ee78:	b	3f354 <fputs@plt+0x2df6c>
   3ee7c:	tst	r0, #8
   3ee80:	beq	3ee90 <fputs@plt+0x2daa8>
   3ee84:	subs	r0, r2, r6
   3ee88:	sbcs	r0, r9, r4
   3ee8c:	blt	3f2b8 <fputs@plt+0x2ded0>
   3ee90:	cmp	r1, #0
   3ee94:	str	r1, [sp, #28]
   3ee98:	beq	3ef10 <fputs@plt+0x2db28>
   3ee9c:	ldr	r0, [r1]
   3eea0:	movw	r5, #5804	; 0x16ac
   3eea4:	movt	r5, #4
   3eea8:	ldrh	r3, [r0, #6]
   3eeac:	ldrh	r2, [r0, #8]
   3eeb0:	add	r2, r2, r3
   3eeb4:	cmp	r2, #13
   3eeb8:	bhi	3ef24 <fputs@plt+0x2db3c>
   3eebc:	ldr	r2, [r0, #16]
   3eec0:	ldr	r7, [r1, #4]
   3eec4:	mvn	r3, #0
   3eec8:	ldrb	r2, [r2]
   3eecc:	ldrh	r7, [r7, #8]
   3eed0:	cmp	r2, #0
   3eed4:	movweq	r3, #1
   3eed8:	cmp	r2, #0
   3eedc:	strb	r3, [r1, #13]
   3eee0:	mov	r3, #1
   3eee4:	mvneq	r3, #0
   3eee8:	tst	r7, #4
   3eeec:	strb	r3, [r1, #12]
   3eef0:	bne	3ef1c <fputs@plt+0x2db34>
   3eef4:	tst	r7, #25
   3eef8:	bne	3ef24 <fputs@plt+0x2db3c>
   3eefc:	ldr	r0, [r0, #20]
   3ef00:	cmp	r0, #0
   3ef04:	movweq	r5, #5504	; 0x1580
   3ef08:	movteq	r5, #4
   3ef0c:	b	3ef24 <fputs@plt+0x2db3c>
   3ef10:	mov	r0, #0
   3ef14:	str	r0, [sp, #36]	; 0x24
   3ef18:	b	3ef30 <fputs@plt+0x2db48>
   3ef1c:	movw	r5, #5204	; 0x1454
   3ef20:	movt	r5, #4
   3ef24:	mov	r0, #0
   3ef28:	str	r5, [sp, #36]	; 0x24
   3ef2c:	strb	r0, [r1, #11]
   3ef30:	mov	r0, r8
   3ef34:	bl	40f50 <fputs@plt+0x2fb68>
   3ef38:	mov	r5, r0
   3ef3c:	cmp	r0, #0
   3ef40:	bne	3f354 <fputs@plt+0x2df6c>
   3ef44:	ldrb	r0, [r8, #66]	; 0x42
   3ef48:	cmp	r0, #0
   3ef4c:	beq	3f2b8 <fputs@plt+0x2ded0>
   3ef50:	ldr	r0, [fp, #8]
   3ef54:	add	r1, r8, #16
   3ef58:	str	r8, [sp, #24]
   3ef5c:	str	r4, [sp, #16]
   3ef60:	str	r1, [sp, #20]
   3ef64:	rsb	r2, r0, #1
   3ef68:	movw	r0, #62189	; 0xf2ed
   3ef6c:	movt	r0, #8
   3ef70:	add	r0, r0, #20
   3ef74:	stmib	sp, {r0, r2, r6}
   3ef78:	ldrsb	r0, [r8, #68]	; 0x44
   3ef7c:	ldr	r9, [sp, #36]	; 0x24
   3ef80:	mov	sl, #0
   3ef84:	add	r1, r8, r0, lsl #1
   3ef88:	add	r0, r8, r0, lsl #2
   3ef8c:	cmp	r9, #0
   3ef90:	ldr	r4, [r0, #120]	; 0x78
   3ef94:	ldrh	r0, [r4, #18]
   3ef98:	sub	r6, r0, #1
   3ef9c:	asr	r8, r6, r2
   3efa0:	strh	r8, [r1, #80]	; 0x50
   3efa4:	beq	3f114 <fputs@plt+0x2dd2c>
   3efa8:	ldr	r5, [sp, #28]
   3efac:	ldr	r0, [r4, #64]	; 0x40
   3efb0:	ldr	r2, [r4, #68]	; 0x44
   3efb4:	ldrb	r3, [r4, #7]
   3efb8:	ldrb	r1, [r0, r8, lsl #1]!
   3efbc:	ldrb	r0, [r0, #1]
   3efc0:	orr	r0, r0, r1, lsl #8
   3efc4:	ldrh	r1, [r4, #20]
   3efc8:	and	r0, r0, r1
   3efcc:	ldrb	r0, [r2, r0]!
   3efd0:	add	r1, r2, #1
   3efd4:	cmp	r0, r3
   3efd8:	bls	3f0b8 <fputs@plt+0x2dcd0>
   3efdc:	ldrb	r1, [r1]
   3efe0:	tst	r1, #128	; 0x80
   3efe4:	bne	3effc <fputs@plt+0x2dc14>
   3efe8:	and	r0, r0, #127	; 0x7f
   3efec:	add	r0, r1, r0, lsl #7
   3eff0:	ldrh	r1, [r4, #10]
   3eff4:	cmp	r0, r1
   3eff8:	bls	3f0b4 <fputs@plt+0x2dccc>
   3effc:	ldrb	r0, [r4, #6]
   3f000:	ldr	r5, [sp, #20]
   3f004:	ldr	r3, [r4, #80]	; 0x50
   3f008:	sub	r1, r2, r0
   3f00c:	mov	r0, r4
   3f010:	mov	r2, r5
   3f014:	blx	r3
   3f018:	ldr	r7, [r5]
   3f01c:	cmp	r7, #1
   3f020:	ble	3f2f8 <fputs@plt+0x2df10>
   3f024:	mov	r0, sl
   3f028:	str	r6, [sp, #32]
   3f02c:	mov	sl, r8
   3f030:	mov	r6, r0
   3f034:	add	r0, r7, #18
   3f038:	asr	r1, r0, #31
   3f03c:	bl	1438c <fputs@plt+0x2fa4>
   3f040:	cmp	r0, #0
   3f044:	beq	3f324 <fputs@plt+0x2df3c>
   3f048:	mov	r8, r0
   3f04c:	ldr	r0, [sp, #24]
   3f050:	mov	r2, r7
   3f054:	mov	r3, r8
   3f058:	ldrsb	r1, [r0, #68]	; 0x44
   3f05c:	add	r1, r0, r1, lsl #1
   3f060:	strh	sl, [r1, #80]	; 0x50
   3f064:	mov	r1, #2
   3f068:	str	r1, [sp]
   3f06c:	mov	r1, #0
   3f070:	bl	30024 <fputs@plt+0x1ec3c>
   3f074:	cmp	r0, #0
   3f078:	bne	3f330 <fputs@plt+0x2df48>
   3f07c:	ldr	r5, [sp, #28]
   3f080:	ldr	r9, [sp, #36]	; 0x24
   3f084:	mov	r0, r7
   3f088:	mov	r1, r8
   3f08c:	mov	r2, r5
   3f090:	blx	r9
   3f094:	mov	r7, r0
   3f098:	mov	r0, r8
   3f09c:	bl	144bc <fputs@plt+0x30d4>
   3f0a0:	mov	r0, r6
   3f0a4:	ldr	r6, [sp, #32]
   3f0a8:	mov	r8, sl
   3f0ac:	mov	sl, r0
   3f0b0:	b	3f0c4 <fputs@plt+0x2dcdc>
   3f0b4:	add	r1, r2, #2
   3f0b8:	mov	r2, r5
   3f0bc:	blx	r9
   3f0c0:	mov	r7, r0
   3f0c4:	cmn	r7, #1
   3f0c8:	ble	3f0dc <fputs@plt+0x2dcf4>
   3f0cc:	cmp	r7, #0
   3f0d0:	beq	3f2c8 <fputs@plt+0x2dee0>
   3f0d4:	sub	r6, r8, #1
   3f0d8:	b	3f0e0 <fputs@plt+0x2dcf8>
   3f0dc:	add	sl, r8, #1
   3f0e0:	cmp	sl, r6
   3f0e4:	bgt	3f1d4 <fputs@plt+0x2ddec>
   3f0e8:	add	r0, r6, sl
   3f0ec:	asr	r8, r0, #1
   3f0f0:	b	3efac <fputs@plt+0x2dbc4>
   3f0f4:	subs	r2, r7, r0
   3f0f8:	sbcs	r2, r3, r1
   3f0fc:	bge	3f25c <fputs@plt+0x2de74>
   3f100:	cmp	sl, r8
   3f104:	bge	3f2a4 <fputs@plt+0x2debc>
   3f108:	sub	r6, r8, #1
   3f10c:	add	r0, r6, sl
   3f110:	asr	r8, r0, #1
   3f114:	ldr	r0, [r4, #64]	; 0x40
   3f118:	ldr	r1, [r4, #68]	; 0x44
   3f11c:	ldrb	r2, [r0, r8, lsl #1]!
   3f120:	ldrb	r0, [r0, #1]
   3f124:	orr	r0, r0, r2, lsl #8
   3f128:	ldrh	r2, [r4, #20]
   3f12c:	and	r0, r0, r2
   3f130:	add	r0, r1, r0
   3f134:	ldrb	r1, [r4, #3]
   3f138:	cmp	r1, #0
   3f13c:	beq	3f168 <fputs@plt+0x2dd80>
   3f140:	mov	r1, r0
   3f144:	ldrsb	r2, [r1], #1
   3f148:	cmn	r2, #1
   3f14c:	bgt	3f164 <fputs@plt+0x2dd7c>
   3f150:	ldr	r0, [r4, #60]	; 0x3c
   3f154:	cmp	r1, r0
   3f158:	mov	r0, r1
   3f15c:	bcc	3f144 <fputs@plt+0x2dd5c>
   3f160:	b	3f1a4 <fputs@plt+0x2ddbc>
   3f164:	add	r0, r0, #1
   3f168:	add	r1, sp, #40	; 0x28
   3f16c:	bl	2adf0 <fputs@plt+0x19a08>
   3f170:	ldr	r0, [sp, #40]	; 0x28
   3f174:	ldr	r7, [sp, #12]
   3f178:	ldr	r1, [sp, #44]	; 0x2c
   3f17c:	ldr	r3, [sp, #16]
   3f180:	subs	r2, r0, r7
   3f184:	sbcs	r2, r1, r3
   3f188:	bge	3f0f4 <fputs@plt+0x2dd0c>
   3f18c:	add	sl, r8, #1
   3f190:	cmp	r8, r6
   3f194:	blt	3f10c <fputs@plt+0x2dd24>
   3f198:	mov	r1, r8
   3f19c:	mvn	r7, #0
   3f1a0:	b	3f1d8 <fputs@plt+0x2ddf0>
   3f1a4:	ldr	r0, [sp, #4]
   3f1a8:	movw	r1, #62796	; 0xf54c
   3f1ac:	movw	r2, #63094	; 0xf676
   3f1b0:	movw	r3, #60948	; 0xee14
   3f1b4:	movt	r1, #8
   3f1b8:	movt	r2, #8
   3f1bc:	str	r0, [sp]
   3f1c0:	mov	r0, #11
   3f1c4:	bl	15e38 <fputs@plt+0x4a50>
   3f1c8:	ldr	r8, [sp, #24]
   3f1cc:	mov	r0, #1
   3f1d0:	b	3f24c <fputs@plt+0x2de64>
   3f1d4:	mov	r1, r8
   3f1d8:	ldrb	r0, [r4, #4]
   3f1dc:	ldr	r8, [sp, #24]
   3f1e0:	cmp	r0, #0
   3f1e4:	bne	3f378 <fputs@plt+0x2df90>
   3f1e8:	ldrh	r1, [r4, #18]
   3f1ec:	ldr	r0, [r4, #56]	; 0x38
   3f1f0:	cmp	sl, r1
   3f1f4:	bge	3f214 <fputs@plt+0x2de2c>
   3f1f8:	ldr	r1, [r4, #64]	; 0x40
   3f1fc:	ldrb	r2, [r1, sl, lsl #1]!
   3f200:	ldrb	r1, [r1, #1]
   3f204:	orr	r1, r1, r2, lsl #8
   3f208:	ldrh	r2, [r4, #20]
   3f20c:	and	r1, r1, r2
   3f210:	b	3f21c <fputs@plt+0x2de34>
   3f214:	ldrb	r1, [r4, #5]
   3f218:	add	r1, r1, #8
   3f21c:	ldr	r0, [r0, r1]
   3f220:	ldrsb	r1, [r8, #68]	; 0x44
   3f224:	mov	r6, sl
   3f228:	add	r1, r8, r1, lsl #1
   3f22c:	strh	sl, [r1, #80]	; 0x50
   3f230:	rev	r1, r0
   3f234:	mov	r0, r8
   3f238:	bl	41110 <fputs@plt+0x2fd28>
   3f23c:	mov	r5, r0
   3f240:	mov	r0, #0
   3f244:	cmp	r5, #0
   3f248:	bne	3f340 <fputs@plt+0x2df58>
   3f24c:	ldr	r2, [sp, #8]
   3f250:	cmp	r0, #0
   3f254:	beq	3ef78 <fputs@plt+0x2db90>
   3f258:	b	3f360 <fputs@plt+0x2df78>
   3f25c:	mov	r6, r8
   3f260:	ldr	r8, [sp, #24]
   3f264:	ldrb	r2, [r8, #64]	; 0x40
   3f268:	orr	r2, r2, #2
   3f26c:	strb	r2, [r8, #64]	; 0x40
   3f270:	ldr	r2, [sp, #20]
   3f274:	strd	r0, [r2]
   3f278:	ldrsb	r0, [r8, #68]	; 0x44
   3f27c:	add	r0, r8, r0, lsl #1
   3f280:	strh	r6, [r0, #80]	; 0x50
   3f284:	ldrb	r0, [r4, #4]
   3f288:	cmp	r0, #0
   3f28c:	beq	3f2b0 <fputs@plt+0x2dec8>
   3f290:	ldr	r0, [fp, #12]
   3f294:	mov	r1, #0
   3f298:	str	r1, [r0]
   3f29c:	mov	r0, #9
   3f2a0:	b	3f24c <fputs@plt+0x2de64>
   3f2a4:	mov	r1, r8
   3f2a8:	mov	r7, #1
   3f2ac:	b	3f1d8 <fputs@plt+0x2ddf0>
   3f2b0:	mov	sl, r6
   3f2b4:	b	3f1e8 <fputs@plt+0x2de00>
   3f2b8:	mvn	r0, #0
   3f2bc:	mov	r5, #0
   3f2c0:	str	r0, [sl]
   3f2c4:	b	3f354 <fputs@plt+0x2df6c>
   3f2c8:	ldr	r1, [fp, #12]
   3f2cc:	mov	r0, #0
   3f2d0:	str	r0, [r1]
   3f2d4:	mov	r1, r8
   3f2d8:	ldr	r8, [sp, #24]
   3f2dc:	ldrsb	r0, [r8, #68]	; 0x44
   3f2e0:	add	r0, r8, r0, lsl #1
   3f2e4:	strh	r1, [r0, #80]	; 0x50
   3f2e8:	ldrb	r5, [r5, #11]
   3f2ec:	cmp	r5, #0
   3f2f0:	movwne	r5, #11
   3f2f4:	b	3f340 <fputs@plt+0x2df58>
   3f2f8:	ldr	r0, [sp, #4]
   3f2fc:	movw	r1, #62796	; 0xf54c
   3f300:	movw	r2, #63094	; 0xf676
   3f304:	movw	r3, #61021	; 0xee5d
   3f308:	mov	r5, #11
   3f30c:	movt	r1, #8
   3f310:	movt	r2, #8
   3f314:	str	r0, [sp]
   3f318:	mov	r0, #11
   3f31c:	bl	15e38 <fputs@plt+0x4a50>
   3f320:	b	3f33c <fputs@plt+0x2df54>
   3f324:	ldr	r8, [sp, #24]
   3f328:	mov	r5, #7
   3f32c:	b	3f340 <fputs@plt+0x2df58>
   3f330:	mov	r5, r0
   3f334:	mov	r0, r8
   3f338:	bl	144bc <fputs@plt+0x30d4>
   3f33c:	ldr	r8, [sp, #24]
   3f340:	mov	r0, #0
   3f344:	strh	r0, [r8, #34]	; 0x22
   3f348:	ldrb	r0, [r8, #64]	; 0x40
   3f34c:	and	r0, r0, #249	; 0xf9
   3f350:	strb	r0, [r8, #64]	; 0x40
   3f354:	mov	r0, r5
   3f358:	sub	sp, fp, #28
   3f35c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3f360:	cmp	r0, #9
   3f364:	mov	r5, #0
   3f368:	cmpne	r0, #2
   3f36c:	beq	3f340 <fputs@plt+0x2df58>
   3f370:	mov	r5, #11
   3f374:	b	3f354 <fputs@plt+0x2df6c>
   3f378:	ldrsb	r0, [r8, #68]	; 0x44
   3f37c:	mov	r5, #0
   3f380:	add	r0, r8, r0, lsl #1
   3f384:	strh	r1, [r0, #80]	; 0x50
   3f388:	ldr	r0, [fp, #12]
   3f38c:	str	r7, [r0]
   3f390:	b	3f340 <fputs@plt+0x2df58>
   3f394:	push	{r4, sl, fp, lr}
   3f398:	add	fp, sp, #8
   3f39c:	mov	r2, #0
   3f3a0:	strh	r2, [r0, #34]	; 0x22
   3f3a4:	ldrb	r3, [r0, #64]	; 0x40
   3f3a8:	and	r3, r3, #249	; 0xf9
   3f3ac:	strb	r3, [r0, #64]	; 0x40
   3f3b0:	str	r2, [r1]
   3f3b4:	ldrb	r2, [r0, #66]	; 0x42
   3f3b8:	cmp	r2, #1
   3f3bc:	bne	3f408 <fputs@plt+0x2e020>
   3f3c0:	ldrsb	r2, [r0, #68]	; 0x44
   3f3c4:	add	r3, r0, r2, lsl #2
   3f3c8:	ldr	ip, [r3, #120]	; 0x78
   3f3cc:	add	r3, r0, r2, lsl #1
   3f3d0:	ldrh	lr, [r3, #80]!	; 0x50
   3f3d4:	add	r2, lr, #1
   3f3d8:	strh	r2, [r3]
   3f3dc:	uxth	r2, r2
   3f3e0:	ldrh	r4, [ip, #18]
   3f3e4:	cmp	r2, r4
   3f3e8:	bcs	3f404 <fputs@plt+0x2e01c>
   3f3ec:	ldrb	r1, [ip, #4]
   3f3f0:	cmp	r1, #0
   3f3f4:	movne	r0, #0
   3f3f8:	popne	{r4, sl, fp, pc}
   3f3fc:	pop	{r4, sl, fp, lr}
   3f400:	b	41dd0 <fputs@plt+0x309e8>
   3f404:	strh	lr, [r3]
   3f408:	pop	{r4, sl, fp, lr}
   3f40c:	b	41c5c <fputs@plt+0x30874>
   3f410:	mov	r2, #0
   3f414:	str	r2, [r1]
   3f418:	strh	r2, [r0, #34]	; 0x22
   3f41c:	ldrb	r2, [r0, #64]	; 0x40
   3f420:	ldrb	r3, [r0, #66]	; 0x42
   3f424:	and	r2, r2, #241	; 0xf1
   3f428:	cmp	r3, #1
   3f42c:	strb	r2, [r0, #64]	; 0x40
   3f430:	bne	3f468 <fputs@plt+0x2e080>
   3f434:	ldrsb	r3, [r0, #68]	; 0x44
   3f438:	add	r2, r0, r3, lsl #1
   3f43c:	ldrh	ip, [r2, #80]!	; 0x50
   3f440:	cmp	ip, #0
   3f444:	beq	3f468 <fputs@plt+0x2e080>
   3f448:	add	r3, r0, r3, lsl #2
   3f44c:	ldr	r3, [r3, #120]	; 0x78
   3f450:	ldrb	r3, [r3, #4]
   3f454:	cmp	r3, #0
   3f458:	subne	r0, ip, #1
   3f45c:	strhne	r0, [r2]
   3f460:	movne	r0, #0
   3f464:	bxne	lr
   3f468:	b	41e3c <fputs@plt+0x30a54>
   3f46c:	push	{r4, r5, r6, sl, fp, lr}
   3f470:	add	fp, sp, #16
   3f474:	ldrh	r5, [r0, #6]
   3f478:	mov	r4, r0
   3f47c:	mov	r6, r3
   3f480:	mov	r3, r2
   3f484:	mov	r2, #56	; 0x38
   3f488:	add	r0, r5, r5, lsl #2
   3f48c:	add	r2, r2, r0, lsl #3
   3f490:	rsb	r0, r1, #0
   3f494:	and	r0, r0, #7
   3f498:	add	r3, r0, r3
   3f49c:	cmp	r2, r3
   3f4a0:	ble	3f4bc <fputs@plt+0x2e0d4>
   3f4a4:	ldr	r0, [r4, #12]
   3f4a8:	cmp	r0, #0
   3f4ac:	beq	3f4cc <fputs@plt+0x2e0e4>
   3f4b0:	mov	r3, #0
   3f4b4:	bl	238e0 <fputs@plt+0x124f8>
   3f4b8:	b	3f4d8 <fputs@plt+0x2e0f0>
   3f4bc:	mov	r2, #0
   3f4c0:	add	r0, r1, r0
   3f4c4:	str	r2, [r6]
   3f4c8:	b	3f4e8 <fputs@plt+0x2e100>
   3f4cc:	mov	r0, r2
   3f4d0:	mov	r1, #0
   3f4d4:	bl	1438c <fputs@plt+0x2fa4>
   3f4d8:	cmp	r0, #0
   3f4dc:	str	r0, [r6]
   3f4e0:	beq	3f500 <fputs@plt+0x2e118>
   3f4e4:	ldrh	r5, [r4, #6]
   3f4e8:	add	r1, r5, #1
   3f4ec:	strh	r1, [r0, #8]
   3f4f0:	add	r1, r0, #16
   3f4f4:	str	r4, [r0]
   3f4f8:	str	r1, [r0, #4]
   3f4fc:	pop	{r4, r5, r6, sl, fp, pc}
   3f500:	mov	r0, #0
   3f504:	pop	{r4, r5, r6, sl, fp, pc}
   3f508:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   3f50c:	add	fp, sp, #28
   3f510:	sub	sp, sp, #20
   3f514:	mov	r7, r0
   3f518:	mov	r0, #0
   3f51c:	mov	r5, r2
   3f520:	str	r1, [sp, #4]
   3f524:	str	r3, [sp, #8]
   3f528:	strb	r0, [r3, #10]
   3f52c:	ldrsb	r0, [r2]
   3f530:	ldr	r6, [r3, #4]
   3f534:	cmp	r0, #0
   3f538:	bmi	3f54c <fputs@plt+0x2e164>
   3f53c:	uxtb	r9, r0
   3f540:	mov	r4, #1
   3f544:	str	r9, [sp, #16]
   3f548:	b	3f560 <fputs@plt+0x2e178>
   3f54c:	add	r1, sp, #16
   3f550:	mov	r0, r5
   3f554:	bl	3e584 <fputs@plt+0x2d19c>
   3f558:	ldr	r9, [sp, #16]
   3f55c:	mov	r4, r0
   3f560:	mov	sl, r9
   3f564:	mov	r8, #0
   3f568:	ldr	r0, [sp, #4]
   3f56c:	cmp	sl, r0
   3f570:	bgt	3f5f0 <fputs@plt+0x2e208>
   3f574:	cmp	r4, r9
   3f578:	bcs	3f5f0 <fputs@plt+0x2e208>
   3f57c:	mov	r0, r5
   3f580:	ldrsb	r1, [r0, r4]!
   3f584:	cmp	r1, #0
   3f588:	bmi	3f59c <fputs@plt+0x2e1b4>
   3f58c:	uxtb	r1, r1
   3f590:	mov	r0, #1
   3f594:	str	r1, [sp, #12]
   3f598:	b	3f5a8 <fputs@plt+0x2e1c0>
   3f59c:	add	r1, sp, #12
   3f5a0:	bl	3e584 <fputs@plt+0x2d19c>
   3f5a4:	ldr	r1, [sp, #12]
   3f5a8:	ldrb	r2, [r7, #4]
   3f5ac:	mov	r3, #0
   3f5b0:	add	r4, r4, r0
   3f5b4:	add	r0, r5, sl
   3f5b8:	strb	r2, [r6, #10]
   3f5bc:	ldr	r2, [r7, #12]
   3f5c0:	str	r3, [r6, #24]
   3f5c4:	str	r2, [r6, #32]
   3f5c8:	mov	r2, r6
   3f5cc:	bl	3e670 <fputs@plt+0x2d288>
   3f5d0:	add	sl, r0, sl
   3f5d4:	ldr	r0, [sp, #8]
   3f5d8:	add	r8, r8, #1
   3f5dc:	add	r6, r6, #40	; 0x28
   3f5e0:	uxth	r1, r8
   3f5e4:	ldrh	r0, [r0, #8]
   3f5e8:	cmp	r1, r0
   3f5ec:	bcc	3f568 <fputs@plt+0x2e180>
   3f5f0:	ldr	r0, [sp, #8]
   3f5f4:	strh	r8, [r0, #8]
   3f5f8:	sub	sp, fp, #28
   3f5fc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3f600:	push	{r4, r5, r6, sl, fp, lr}
   3f604:	add	fp, sp, #16
   3f608:	mov	r4, r0
   3f60c:	ldrb	r0, [r0, #66]	; 0x42
   3f610:	mov	r5, r1
   3f614:	cmp	r0, #1
   3f618:	bne	3f62c <fputs@plt+0x2e244>
   3f61c:	ldrb	r0, [r4, #64]	; 0x40
   3f620:	mov	r6, #0
   3f624:	tst	r0, #8
   3f628:	bne	3f640 <fputs@plt+0x2e258>
   3f62c:	mov	r0, r4
   3f630:	bl	40f50 <fputs@plt+0x2fb68>
   3f634:	mov	r6, r0
   3f638:	cmp	r0, #0
   3f63c:	beq	3f648 <fputs@plt+0x2e260>
   3f640:	mov	r0, r6
   3f644:	pop	{r4, r5, r6, sl, fp, pc}
   3f648:	ldrb	r0, [r4, #66]	; 0x42
   3f64c:	cmp	r0, #0
   3f650:	beq	3f680 <fputs@plt+0x2e298>
   3f654:	mov	r6, #0
   3f658:	mov	r0, r4
   3f65c:	str	r6, [r5]
   3f660:	bl	41fc0 <fputs@plt+0x30bd8>
   3f664:	ldrb	r1, [r4, #64]	; 0x40
   3f668:	cmp	r0, #0
   3f66c:	beq	3f690 <fputs@plt+0x2e2a8>
   3f670:	and	r1, r1, #247	; 0xf7
   3f674:	mov	r6, r0
   3f678:	strb	r1, [r4, #64]	; 0x40
   3f67c:	b	3f640 <fputs@plt+0x2e258>
   3f680:	mov	r0, #1
   3f684:	mov	r6, #0
   3f688:	str	r0, [r5]
   3f68c:	b	3f640 <fputs@plt+0x2e258>
   3f690:	orr	r0, r1, #8
   3f694:	strb	r0, [r4, #64]	; 0x40
   3f698:	b	3f640 <fputs@plt+0x2e258>
   3f69c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   3f6a0:	add	fp, sp, #28
   3f6a4:	sub	sp, sp, #68	; 0x44
   3f6a8:	ldr	r5, [fp, #24]
   3f6ac:	mov	r4, r0
   3f6b0:	str	r1, [sp, #28]
   3f6b4:	str	r5, [sp, #48]	; 0x30
   3f6b8:	ldrb	r0, [r0, #66]	; 0x42
   3f6bc:	cmp	r0, #4
   3f6c0:	bne	3f6cc <fputs@plt+0x2e2e4>
   3f6c4:	ldr	r7, [r4, #60]	; 0x3c
   3f6c8:	b	3fcb0 <fputs@plt+0x2e8c8>
   3f6cc:	ldr	r6, [r4]
   3f6d0:	ldrb	r0, [r4, #64]	; 0x40
   3f6d4:	mov	sl, r3
   3f6d8:	mov	r9, r2
   3f6dc:	ldr	r8, [r6, #4]
   3f6e0:	tst	r0, #32
   3f6e4:	beq	3f708 <fputs@plt+0x2e320>
   3f6e8:	ldr	r1, [r4, #52]	; 0x34
   3f6ec:	mov	r0, r8
   3f6f0:	mov	r2, r4
   3f6f4:	bl	2fadc <fputs@plt+0x1e6f4>
   3f6f8:	mov	r7, r0
   3f6fc:	cmp	r0, #0
   3f700:	str	r0, [fp, #-44]	; 0xffffffd4
   3f704:	bne	3fcb0 <fputs@plt+0x2e8c8>
   3f708:	ldr	r0, [r4, #72]	; 0x48
   3f70c:	ldr	r7, [fp, #20]
   3f710:	cmp	r0, #0
   3f714:	beq	3f744 <fputs@plt+0x2e35c>
   3f718:	cmp	r5, #0
   3f71c:	bne	3f7d4 <fputs@plt+0x2e3ec>
   3f720:	ldr	r1, [sp, #28]
   3f724:	add	r0, sp, #48	; 0x30
   3f728:	mov	r2, r9
   3f72c:	mov	r3, sl
   3f730:	str	r7, [sp]
   3f734:	str	r0, [sp, #4]
   3f738:	mov	r0, r4
   3f73c:	bl	40c10 <fputs@plt+0x2f828>
   3f740:	b	3f7c4 <fputs@plt+0x2e3dc>
   3f744:	mov	r0, #0
   3f748:	mov	r2, r9
   3f74c:	mov	r3, sl
   3f750:	str	r0, [sp]
   3f754:	mov	r0, r6
   3f758:	bl	42030 <fputs@plt+0x30c48>
   3f75c:	subs	r0, r9, #1
   3f760:	sbcs	r0, sl, #0
   3f764:	blt	3f79c <fputs@plt+0x2e3b4>
   3f768:	ldrb	r0, [r4, #64]	; 0x40
   3f76c:	ands	r0, r0, #2
   3f770:	beq	3f79c <fputs@plt+0x2e3b4>
   3f774:	ldrd	r2, [r4, #16]
   3f778:	subs	r0, r9, #1
   3f77c:	sbc	r1, sl, #0
   3f780:	eor	r1, r3, r1
   3f784:	eor	r0, r2, r0
   3f788:	orrs	r0, r0, r1
   3f78c:	bne	3f79c <fputs@plt+0x2e3b4>
   3f790:	mvn	r0, #0
   3f794:	str	r0, [sp, #48]	; 0x30
   3f798:	b	3f7d4 <fputs@plt+0x2e3ec>
   3f79c:	cmp	r5, #0
   3f7a0:	bne	3f7d4 <fputs@plt+0x2e3ec>
   3f7a4:	add	r0, sp, #48	; 0x30
   3f7a8:	mov	r1, #0
   3f7ac:	mov	r2, r9
   3f7b0:	mov	r3, sl
   3f7b4:	str	r7, [sp]
   3f7b8:	str	r0, [sp, #4]
   3f7bc:	mov	r0, r4
   3f7c0:	bl	3ee18 <fputs@plt+0x2da30>
   3f7c4:	mov	r7, r0
   3f7c8:	cmp	r0, #0
   3f7cc:	str	r0, [fp, #-44]	; 0xffffffd4
   3f7d0:	bne	3fcb0 <fputs@plt+0x2e8c8>
   3f7d4:	ldrsb	r1, [r4, #68]	; 0x44
   3f7d8:	str	r4, [sp, #24]
   3f7dc:	str	sl, [sp, #44]	; 0x2c
   3f7e0:	ldr	r0, [fp, #16]
   3f7e4:	ldr	sl, [fp, #12]
   3f7e8:	mov	r2, #0
   3f7ec:	ldr	r7, [r8, #80]	; 0x50
   3f7f0:	add	r1, r4, r1, lsl #2
   3f7f4:	add	r8, r0, sl
   3f7f8:	ldr	r4, [r1, #120]	; 0x78
   3f7fc:	str	r2, [fp, #-36]	; 0xffffffdc
   3f800:	mov	r1, #0
   3f804:	str	r1, [sp, #40]	; 0x28
   3f808:	ldr	r6, [r4, #52]	; 0x34
   3f80c:	str	r2, [fp, #-40]	; 0xffffffd8
   3f810:	ldrb	r0, [r4, #3]
   3f814:	ldrb	r5, [r4, #6]
   3f818:	cmp	r0, #0
   3f81c:	beq	3f84c <fputs@plt+0x2e464>
   3f820:	cmp	r8, #127	; 0x7f
   3f824:	bhi	3f834 <fputs@plt+0x2e44c>
   3f828:	strb	r8, [r7, r5]
   3f82c:	mov	r0, #1
   3f830:	b	3f848 <fputs@plt+0x2e460>
   3f834:	add	r0, r7, r5
   3f838:	asr	r3, r8, #31
   3f83c:	mov	r2, r8
   3f840:	bl	3e7b0 <fputs@plt+0x2d3c8>
   3f844:	uxtb	r0, r0
   3f848:	add	r5, r0, r5
   3f84c:	ldr	r3, [sp, #44]	; 0x2c
   3f850:	add	r0, r7, r5
   3f854:	mov	r2, r9
   3f858:	bl	3e7b0 <fputs@plt+0x2d3c8>
   3f85c:	ldrb	r1, [r4, #2]
   3f860:	ldr	r2, [fp, #8]
   3f864:	add	ip, r0, r5
   3f868:	mov	r0, r7
   3f86c:	str	r4, [sp, #16]
   3f870:	str	r7, [sp, #20]
   3f874:	cmp	r1, #0
   3f878:	ldr	r1, [sp, #40]	; 0x28
   3f87c:	moveq	r1, sl
   3f880:	moveq	r8, r9
   3f884:	moveq	sl, r9
   3f888:	str	r1, [sp, #40]	; 0x28
   3f88c:	ldr	r1, [sp, #28]
   3f890:	movne	r1, r2
   3f894:	str	r1, [sp, #28]
   3f898:	ldrh	r1, [r4, #10]
   3f89c:	cmp	r8, r1
   3f8a0:	ble	3f8e4 <fputs@plt+0x2e4fc>
   3f8a4:	ldr	r7, [r4, #52]	; 0x34
   3f8a8:	ldrh	r2, [r4, #12]
   3f8ac:	ldr	r7, [r7, #36]	; 0x24
   3f8b0:	sub	r3, r8, r2
   3f8b4:	sub	r7, r7, #4
   3f8b8:	udiv	r5, r3, r7
   3f8bc:	mls	r3, r5, r7, r3
   3f8c0:	add	r7, r3, r2
   3f8c4:	cmp	r7, r1
   3f8c8:	movgt	r7, r2
   3f8cc:	add	r1, r7, ip
   3f8d0:	add	r0, r0, r1
   3f8d4:	str	r0, [sp, #32]
   3f8d8:	add	r0, r1, #4
   3f8dc:	str	r0, [sp, #12]
   3f8e0:	b	3f8fc <fputs@plt+0x2e514>
   3f8e4:	add	r1, r8, ip
   3f8e8:	mov	r7, r8
   3f8ec:	str	r0, [sp, #32]
   3f8f0:	cmp	r1, #4
   3f8f4:	movle	r1, #4
   3f8f8:	str	r1, [sp, #12]
   3f8fc:	ldr	r9, [sp, #28]
   3f900:	cmp	r8, #1
   3f904:	blt	3fb14 <fputs@plt+0x2e72c>
   3f908:	ldr	r0, [sp, #20]
   3f90c:	mov	lr, #1
   3f910:	add	r4, r0, ip
   3f914:	movw	ip, #52429	; 0xcccd
   3f918:	mov	r0, #0
   3f91c:	movt	ip, #52428	; 0xcccc
   3f920:	str	r0, [sp, #44]	; 0x2c
   3f924:	mov	r0, #0
   3f928:	str	r0, [sp, #36]	; 0x24
   3f92c:	cmp	r7, #0
   3f930:	bne	3fa8c <fputs@plt+0x2e6a4>
   3f934:	ldrb	r0, [r6, #17]
   3f938:	ldr	r3, [sp, #44]	; 0x2c
   3f93c:	cmp	r0, #0
   3f940:	beq	3f9bc <fputs@plt+0x2e5d4>
   3f944:	movw	r0, #17320	; 0x43a8
   3f948:	ldr	r2, [sp, #44]	; 0x2c
   3f94c:	movt	r0, #10
   3f950:	ldr	r0, [r0]
   3f954:	mov	r1, r2
   3f958:	add	r2, r2, #1
   3f95c:	mov	r3, #0
   3f960:	cmp	r2, #2
   3f964:	bcc	3f99c <fputs@plt+0x2e5b4>
   3f968:	ldr	r7, [r6, #36]	; 0x24
   3f96c:	ldr	r3, [r6, #32]
   3f970:	umull	r7, r5, r7, ip
   3f974:	udiv	r3, r0, r3
   3f978:	add	r7, lr, r5, lsr #2
   3f97c:	sub	r5, r1, #1
   3f980:	udiv	r5, r5, r7
   3f984:	mul	r4, r5, r7
   3f988:	add	r4, r4, #1
   3f98c:	cmp	r4, r3
   3f990:	mov	r3, #2
   3f994:	movweq	r3, #3
   3f998:	mla	r3, r5, r7, r3
   3f99c:	cmp	r2, r3
   3f9a0:	beq	3f954 <fputs@plt+0x2e56c>
   3f9a4:	ldr	r3, [r6, #32]
   3f9a8:	udiv	r3, r0, r3
   3f9ac:	cmp	r1, r3
   3f9b0:	beq	3f954 <fputs@plt+0x2e56c>
   3f9b4:	add	r3, r1, #1
   3f9b8:	str	r3, [fp, #-40]	; 0xffffffd8
   3f9bc:	mov	r0, #0
   3f9c0:	sub	r1, fp, #36	; 0x24
   3f9c4:	sub	r2, fp, #40	; 0x28
   3f9c8:	str	r0, [sp]
   3f9cc:	mov	r0, r6
   3f9d0:	bl	30688 <fputs@plt+0x1f2a0>
   3f9d4:	mov	r7, r0
   3f9d8:	cmp	r0, #0
   3f9dc:	str	r0, [fp, #-32]	; 0xffffffe0
   3f9e0:	bne	3fa2c <fputs@plt+0x2e644>
   3f9e4:	ldrb	r0, [r6, #17]
   3f9e8:	cmp	r0, #0
   3f9ec:	beq	3fa2c <fputs@plt+0x2e644>
   3f9f0:	ldr	r3, [sp, #44]	; 0x2c
   3f9f4:	mov	r5, r9
   3f9f8:	ldr	r9, [fp, #-40]	; 0xffffffd8
   3f9fc:	sub	r0, fp, #32
   3fa00:	mov	r2, #4
   3fa04:	str	r0, [sp]
   3fa08:	mov	r0, r6
   3fa0c:	cmp	r3, #0
   3fa10:	mov	r1, r9
   3fa14:	movweq	r2, #3
   3fa18:	bl	3161c <fputs@plt+0x20234>
   3fa1c:	ldr	r7, [fp, #-32]	; 0xffffffe0
   3fa20:	cmp	r7, #0
   3fa24:	beq	3fa3c <fputs@plt+0x2e654>
   3fa28:	b	3fb20 <fputs@plt+0x2e738>
   3fa2c:	cmp	r7, #0
   3fa30:	bne	3fb3c <fputs@plt+0x2e754>
   3fa34:	mov	r5, r9
   3fa38:	ldr	r9, [fp, #-40]	; 0xffffffd8
   3fa3c:	ldr	r1, [sp, #32]
   3fa40:	rev	r0, r9
   3fa44:	str	r0, [r1]
   3fa48:	ldr	r0, [sp, #36]	; 0x24
   3fa4c:	cmp	r0, #0
   3fa50:	beq	3fa5c <fputs@plt+0x2e674>
   3fa54:	ldr	r0, [r0, #72]	; 0x48
   3fa58:	bl	2de80 <fputs@plt+0x1ca98>
   3fa5c:	ldr	r1, [fp, #-36]	; 0xffffffdc
   3fa60:	mov	r2, #0
   3fa64:	str	r9, [sp, #44]	; 0x2c
   3fa68:	mov	r9, r5
   3fa6c:	ldr	r0, [r1, #56]	; 0x38
   3fa70:	str	r1, [sp, #36]	; 0x24
   3fa74:	str	r2, [r0]
   3fa78:	str	r0, [sp, #32]
   3fa7c:	ldr	r0, [r6, #36]	; 0x24
   3fa80:	sub	r7, r0, #4
   3fa84:	ldr	r0, [r1, #56]	; 0x38
   3fa88:	add	r4, r0, #4
   3fa8c:	cmp	r8, r7
   3fa90:	mov	r5, r8
   3fa94:	movgt	r5, r7
   3fa98:	cmp	sl, #1
   3fa9c:	blt	3fabc <fputs@plt+0x2e6d4>
   3faa0:	cmp	r5, sl
   3faa4:	mov	r0, r4
   3faa8:	mov	r1, r9
   3faac:	movgt	r5, sl
   3fab0:	mov	r2, r5
   3fab4:	bl	11244 <memcpy@plt>
   3fab8:	b	3facc <fputs@plt+0x2e6e4>
   3fabc:	mov	r0, r4
   3fac0:	mov	r1, #0
   3fac4:	mov	r2, r5
   3fac8:	bl	1119c <memset@plt>
   3facc:	ldr	r1, [sp, #40]	; 0x28
   3fad0:	subs	sl, sl, r5
   3fad4:	movw	ip, #52429	; 0xcccd
   3fad8:	ldr	r0, [fp, #8]
   3fadc:	sub	r8, r8, r5
   3fae0:	mov	lr, #1
   3fae4:	sub	r7, r7, r5
   3fae8:	add	r4, r4, r5
   3faec:	addne	r0, r9, r5
   3faf0:	movt	ip, #52428	; 0xcccc
   3faf4:	mov	r9, r0
   3faf8:	moveq	sl, r1
   3fafc:	cmp	r8, #0
   3fb00:	bgt	3f92c <fputs@plt+0x2e544>
   3fb04:	ldr	r0, [sp, #36]	; 0x24
   3fb08:	ldr	r6, [sp, #24]
   3fb0c:	mov	r7, #0
   3fb10:	b	3fb44 <fputs@plt+0x2e75c>
   3fb14:	ldr	r6, [sp, #24]
   3fb18:	mov	r7, #0
   3fb1c:	b	3fb54 <fputs@plt+0x2e76c>
   3fb20:	ldr	r0, [fp, #-36]	; 0xffffffdc
   3fb24:	ldr	r6, [sp, #24]
   3fb28:	cmp	r0, #0
   3fb2c:	beq	3fb40 <fputs@plt+0x2e758>
   3fb30:	ldr	r0, [r0, #72]	; 0x48
   3fb34:	bl	2de80 <fputs@plt+0x1ca98>
   3fb38:	b	3fb40 <fputs@plt+0x2e758>
   3fb3c:	ldr	r6, [sp, #24]
   3fb40:	ldr	r0, [sp, #36]	; 0x24
   3fb44:	cmp	r0, #0
   3fb48:	beq	3fb54 <fputs@plt+0x2e76c>
   3fb4c:	ldr	r0, [r0, #72]	; 0x48
   3fb50:	bl	2de80 <fputs@plt+0x1ca98>
   3fb54:	cmp	r7, #0
   3fb58:	str	r7, [fp, #-44]	; 0xffffffd4
   3fb5c:	bne	3fcb0 <fputs@plt+0x2e8c8>
   3fb60:	ldrsb	r0, [r6, #68]	; 0x44
   3fb64:	ldr	r1, [sp, #48]	; 0x30
   3fb68:	add	r7, r6, r0, lsl #1
   3fb6c:	cmp	r1, #0
   3fb70:	ldrh	r8, [r7, #80]!	; 0x50
   3fb74:	beq	3fb90 <fputs@plt+0x2e7a8>
   3fb78:	cmn	r1, #1
   3fb7c:	ble	3fc1c <fputs@plt+0x2e834>
   3fb80:	ldr	r0, [sp, #16]
   3fb84:	ldr	r2, [sp, #20]
   3fb88:	ldr	r3, [sp, #12]
   3fb8c:	b	3fc3c <fputs@plt+0x2e854>
   3fb90:	ldr	r5, [sp, #16]
   3fb94:	ldr	r0, [r5, #72]	; 0x48
   3fb98:	bl	18ba4 <fputs@plt+0x77bc>
   3fb9c:	mov	r7, r0
   3fba0:	cmp	r0, #0
   3fba4:	str	r0, [fp, #-44]	; 0xffffffd4
   3fba8:	bne	3fcb0 <fputs@plt+0x2e8c8>
   3fbac:	ldr	r0, [r5, #64]	; 0x40
   3fbb0:	ldrb	r1, [r0, r8, lsl #1]!
   3fbb4:	ldrb	r0, [r0, #1]
   3fbb8:	orr	r0, r0, r1, lsl #8
   3fbbc:	ldrh	r1, [r5, #20]
   3fbc0:	and	r0, r0, r1
   3fbc4:	ldr	r1, [r5, #56]	; 0x38
   3fbc8:	add	r1, r1, r0
   3fbcc:	ldrb	r0, [r5, #4]
   3fbd0:	cmp	r0, #0
   3fbd4:	bne	3fbe4 <fputs@plt+0x2e7fc>
   3fbd8:	ldr	r0, [r1]
   3fbdc:	ldr	r2, [sp, #20]
   3fbe0:	str	r0, [r2]
   3fbe4:	sub	r2, fp, #32
   3fbe8:	mov	r0, r5
   3fbec:	bl	420a8 <fputs@plt+0x30cc0>
   3fbf0:	ldrh	r2, [fp, #-32]	; 0xffffffe0
   3fbf4:	str	r0, [fp, #-44]	; 0xffffffd4
   3fbf8:	sub	r3, fp, #44	; 0x2c
   3fbfc:	mov	r0, r5
   3fc00:	mov	r1, r8
   3fc04:	bl	42290 <fputs@plt+0x30ea8>
   3fc08:	ldr	r7, [fp, #-44]	; 0xffffffd4
   3fc0c:	cmp	r7, #0
   3fc10:	bne	3fcb0 <fputs@plt+0x2e8c8>
   3fc14:	mov	r0, r5
   3fc18:	b	3fb84 <fputs@plt+0x2e79c>
   3fc1c:	ldr	r0, [sp, #16]
   3fc20:	ldr	r2, [sp, #20]
   3fc24:	ldr	r3, [sp, #12]
   3fc28:	ldrh	r1, [r0, #18]
   3fc2c:	cmp	r1, #0
   3fc30:	addne	r1, r8, #1
   3fc34:	uxthne	r8, r1
   3fc38:	strhne	r1, [r7]
   3fc3c:	sub	r1, fp, #44	; 0x2c
   3fc40:	mov	r5, #0
   3fc44:	mov	r4, r0
   3fc48:	str	r1, [sp, #8]
   3fc4c:	mov	r1, r8
   3fc50:	str	r5, [sp]
   3fc54:	str	r5, [sp, #4]
   3fc58:	bl	423ec <fputs@plt+0x31004>
   3fc5c:	strh	r5, [r6, #34]	; 0x22
   3fc60:	ldr	r7, [fp, #-44]	; 0xffffffd4
   3fc64:	cmp	r7, #0
   3fc68:	bne	3fcb0 <fputs@plt+0x2e8c8>
   3fc6c:	ldrb	r0, [r4, #1]
   3fc70:	mov	r7, #0
   3fc74:	cmp	r0, #0
   3fc78:	beq	3fcb0 <fputs@plt+0x2e8c8>
   3fc7c:	ldrb	r0, [r6, #64]	; 0x40
   3fc80:	and	r0, r0, #253	; 0xfd
   3fc84:	strb	r0, [r6, #64]	; 0x40
   3fc88:	mov	r0, r6
   3fc8c:	bl	426b4 <fputs@plt+0x312cc>
   3fc90:	str	r0, [fp, #-44]	; 0xffffffd4
   3fc94:	mov	r7, r0
   3fc98:	mov	r1, #0
   3fc9c:	ldrsb	r0, [r6, #68]	; 0x44
   3fca0:	add	r0, r6, r0, lsl #2
   3fca4:	ldr	r0, [r0, #120]	; 0x78
   3fca8:	strb	r1, [r0, #1]
   3fcac:	strb	r1, [r6, #66]	; 0x42
   3fcb0:	mov	r0, r7
   3fcb4:	sub	sp, fp, #28
   3fcb8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3fcbc:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   3fcc0:	add	fp, sp, #28
   3fcc4:	sub	sp, sp, #52	; 0x34
   3fcc8:	ldr	r7, [r0]
   3fccc:	mov	r4, r0
   3fcd0:	mov	r3, r1
   3fcd4:	ldrsb	r2, [r4, #68]	; 0x44
   3fcd8:	ldr	r0, [r7, #4]
   3fcdc:	str	r2, [sp, #24]
   3fce0:	str	r0, [sp, #36]	; 0x24
   3fce4:	add	r0, r4, r2, lsl #1
   3fce8:	ldrh	r1, [r0, #80]!	; 0x50
   3fcec:	str	r0, [sp, #16]
   3fcf0:	add	r0, r4, r2, lsl #2
   3fcf4:	ldr	r6, [r0, #120]	; 0x78
   3fcf8:	str	r0, [sp, #20]
   3fcfc:	str	r1, [sp, #28]
   3fd00:	ldr	r0, [r6, #64]	; 0x40
   3fd04:	ldrh	r9, [r6, #20]
   3fd08:	ldrb	sl, [r0, r1, lsl #1]!
   3fd0c:	ldrb	r8, [r0, #1]
   3fd10:	ldr	r0, [r6, #56]	; 0x38
   3fd14:	str	r0, [sp, #32]
   3fd18:	ldrb	r0, [r6, #4]
   3fd1c:	cmp	r0, #0
   3fd20:	beq	3ff04 <fputs@plt+0x2eb1c>
   3fd24:	ldrb	r0, [r4, #64]	; 0x40
   3fd28:	tst	r0, #32
   3fd2c:	beq	3fd58 <fputs@plt+0x2e970>
   3fd30:	ldr	r1, [r4, #52]	; 0x34
   3fd34:	ldr	r0, [sp, #36]	; 0x24
   3fd38:	mov	r2, r4
   3fd3c:	mov	r5, r3
   3fd40:	bl	2fadc <fputs@plt+0x1e6f4>
   3fd44:	mov	r3, r5
   3fd48:	mov	r5, r0
   3fd4c:	cmp	r0, #0
   3fd50:	str	r0, [fp, #-32]	; 0xffffffe0
   3fd54:	bne	3ff30 <fputs@plt+0x2eb48>
   3fd58:	orr	r0, r8, sl, lsl #8
   3fd5c:	and	r8, r3, #2
   3fd60:	and	r5, r0, r9
   3fd64:	ldr	r0, [r4, #72]	; 0x48
   3fd68:	cmp	r0, #0
   3fd6c:	bne	3fd84 <fputs@plt+0x2e99c>
   3fd70:	ldrd	r2, [r4, #16]
   3fd74:	mov	r0, #0
   3fd78:	str	r0, [sp]
   3fd7c:	mov	r0, r7
   3fd80:	bl	42030 <fputs@plt+0x30c48>
   3fd84:	ldr	r0, [sp, #32]
   3fd88:	mov	r9, #0
   3fd8c:	cmp	r8, #0
   3fd90:	add	r7, r0, r5
   3fd94:	beq	3fdfc <fputs@plt+0x2ea14>
   3fd98:	ldrb	r0, [r6, #4]
   3fd9c:	cmp	r0, #0
   3fda0:	beq	3fde0 <fputs@plt+0x2e9f8>
   3fda4:	ldrh	r5, [r6, #16]
   3fda8:	mov	r0, r6
   3fdac:	mov	r1, r7
   3fdb0:	bl	2aac0 <fputs@plt+0x196d8>
   3fdb4:	ldr	r1, [sp, #36]	; 0x24
   3fdb8:	movw	r2, #43691	; 0xaaab
   3fdbc:	add	r0, r5, r0
   3fdc0:	mov	r9, #1
   3fdc4:	movt	r2, #43690	; 0xaaaa
   3fdc8:	add	r0, r0, #2
   3fdcc:	ldr	r1, [r1, #36]	; 0x24
   3fdd0:	lsl	r1, r1, #1
   3fdd4:	umull	r1, r2, r1, r2
   3fdd8:	cmp	r0, r2, lsr #1
   3fddc:	ble	3fdfc <fputs@plt+0x2ea14>
   3fde0:	mov	r0, r4
   3fde4:	bl	2ff20 <fputs@plt+0x1eb38>
   3fde8:	mov	r5, r0
   3fdec:	cmp	r0, #0
   3fdf0:	mov	r9, #0
   3fdf4:	str	r0, [fp, #-32]	; 0xffffffe0
   3fdf8:	bne	3ff30 <fputs@plt+0x2eb48>
   3fdfc:	ldr	r0, [r6, #72]	; 0x48
   3fe00:	bl	18ba4 <fputs@plt+0x77bc>
   3fe04:	mov	r5, r0
   3fe08:	cmp	r0, #0
   3fe0c:	str	r0, [fp, #-32]	; 0xffffffe0
   3fe10:	bne	3ff30 <fputs@plt+0x2eb48>
   3fe14:	sub	r2, fp, #34	; 0x22
   3fe18:	mov	r0, r6
   3fe1c:	mov	r1, r7
   3fe20:	bl	420a8 <fputs@plt+0x30cc0>
   3fe24:	ldrh	r2, [fp, #-34]	; 0xffffffde
   3fe28:	ldr	r1, [sp, #28]
   3fe2c:	sub	r7, fp, #32
   3fe30:	str	r0, [fp, #-32]	; 0xffffffe0
   3fe34:	mov	r0, r6
   3fe38:	mov	r3, r7
   3fe3c:	bl	42290 <fputs@plt+0x30ea8>
   3fe40:	ldr	r5, [fp, #-32]	; 0xffffffe0
   3fe44:	cmp	r5, #0
   3fe48:	bne	3ff30 <fputs@plt+0x2eb48>
   3fe4c:	ldrb	r0, [r6, #4]
   3fe50:	cmp	r0, #0
   3fe54:	beq	3ff3c <fputs@plt+0x2eb54>
   3fe58:	mov	r0, r4
   3fe5c:	bl	426b4 <fputs@plt+0x312cc>
   3fe60:	mov	r5, r0
   3fe64:	cmp	r0, #0
   3fe68:	str	r0, [fp, #-32]	; 0xffffffe0
   3fe6c:	bne	3ff30 <fputs@plt+0x2eb48>
   3fe70:	ldrsb	r1, [r4, #68]	; 0x44
   3fe74:	ldr	r0, [sp, #24]
   3fe78:	cmp	r1, r0
   3fe7c:	ble	3fed4 <fputs@plt+0x2eaec>
   3fe80:	ldr	r5, [sp, #24]
   3fe84:	sub	r0, r1, #1
   3fe88:	sxtb	r1, r1
   3fe8c:	strb	r0, [r4, #68]	; 0x44
   3fe90:	add	r1, r4, r1, lsl #2
   3fe94:	ldr	r1, [r1, #120]	; 0x78
   3fe98:	cmp	r1, #0
   3fe9c:	beq	3feac <fputs@plt+0x2eac4>
   3fea0:	ldr	r0, [r1, #72]	; 0x48
   3fea4:	bl	2de80 <fputs@plt+0x1ca98>
   3fea8:	ldrb	r0, [r4, #68]	; 0x44
   3feac:	sxtb	r1, r0
   3feb0:	cmp	r1, r5
   3feb4:	mov	r1, r0
   3feb8:	bgt	3fe84 <fputs@plt+0x2ea9c>
   3febc:	mov	r0, r4
   3fec0:	bl	426b4 <fputs@plt+0x312cc>
   3fec4:	mov	r5, r0
   3fec8:	cmp	r0, #0
   3fecc:	str	r0, [fp, #-32]	; 0xffffffe0
   3fed0:	bne	3ff30 <fputs@plt+0x2eb48>
   3fed4:	cmp	r9, #0
   3fed8:	beq	4003c <fputs@plt+0x2ec54>
   3fedc:	mov	r0, #2
   3fee0:	ldr	r1, [sp, #28]
   3fee4:	strb	r0, [r4, #66]	; 0x42
   3fee8:	ldrh	r0, [r6, #18]
   3feec:	cmp	r1, r0
   3fef0:	bcs	4005c <fputs@plt+0x2ec74>
   3fef4:	mov	r0, #1
   3fef8:	mov	r5, #0
   3fefc:	str	r0, [r4, #60]	; 0x3c
   3ff00:	b	3ff30 <fputs@plt+0x2eb48>
   3ff04:	mov	r0, #0
   3ff08:	add	r1, sp, #40	; 0x28
   3ff0c:	mov	r5, r3
   3ff10:	str	r0, [sp, #40]	; 0x28
   3ff14:	mov	r0, r4
   3ff18:	bl	3f410 <fputs@plt+0x2e028>
   3ff1c:	mov	r3, r5
   3ff20:	mov	r5, r0
   3ff24:	cmp	r0, #0
   3ff28:	str	r0, [fp, #-32]	; 0xffffffe0
   3ff2c:	beq	3fd24 <fputs@plt+0x2e93c>
   3ff30:	mov	r0, r5
   3ff34:	sub	sp, fp, #28
   3ff38:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3ff3c:	ldrsb	r0, [r4, #68]	; 0x44
   3ff40:	add	r0, r4, r0, lsl #2
   3ff44:	ldr	r5, [r0, #120]	; 0x78
   3ff48:	ldrh	r0, [r5, #18]
   3ff4c:	ldr	r1, [r5, #64]	; 0x40
   3ff50:	add	r0, r1, r0, lsl #1
   3ff54:	ldrb	r1, [r0, #-2]
   3ff58:	ldrb	r0, [r0, #-1]
   3ff5c:	orr	r0, r0, r1, lsl #8
   3ff60:	ldrh	r1, [r5, #20]
   3ff64:	and	r0, r0, r1
   3ff68:	cmp	r0, #3
   3ff6c:	bhi	3ffa4 <fputs@plt+0x2ebbc>
   3ff70:	movw	r0, #62189	; 0xf2ed
   3ff74:	movw	r1, #62796	; 0xf54c
   3ff78:	movw	r2, #63094	; 0xf676
   3ff7c:	movw	r3, #64012	; 0xfa0c
   3ff80:	mov	r5, #11
   3ff84:	movt	r0, #8
   3ff88:	movt	r1, #8
   3ff8c:	movt	r2, #8
   3ff90:	add	r0, r0, #20
   3ff94:	str	r0, [sp]
   3ff98:	mov	r0, #11
   3ff9c:	bl	15e38 <fputs@plt+0x4a50>
   3ffa0:	b	3ff30 <fputs@plt+0x2eb48>
   3ffa4:	ldr	r1, [r5, #56]	; 0x38
   3ffa8:	ldr	r2, [r5, #76]	; 0x4c
   3ffac:	str	r8, [sp, #32]
   3ffb0:	add	r1, r1, r0
   3ffb4:	ldr	r0, [sp, #20]
   3ffb8:	str	r1, [sp, #12]
   3ffbc:	ldr	r0, [r0, #124]	; 0x7c
   3ffc0:	ldr	r0, [r0, #84]	; 0x54
   3ffc4:	str	r0, [sp, #20]
   3ffc8:	mov	r0, r5
   3ffcc:	blx	r2
   3ffd0:	mov	sl, r0
   3ffd4:	ldr	r0, [sp, #36]	; 0x24
   3ffd8:	ldr	r8, [r0, #80]	; 0x50
   3ffdc:	ldr	r0, [r5, #72]	; 0x48
   3ffe0:	bl	18ba4 <fputs@plt+0x77bc>
   3ffe4:	str	r0, [fp, #-32]	; 0xffffffe0
   3ffe8:	ldr	r0, [sp, #20]
   3ffec:	ldr	r1, [sp, #28]
   3fff0:	str	r8, [sp]
   3fff4:	ldr	r8, [sp, #32]
   3fff8:	add	r3, sl, #4
   3fffc:	str	r7, [sp, #8]
   40000:	str	r0, [sp, #4]
   40004:	ldr	r0, [sp, #12]
   40008:	sub	r2, r0, #4
   4000c:	mov	r0, r6
   40010:	bl	423ec <fputs@plt+0x31004>
   40014:	ldrh	r0, [r5, #18]
   40018:	mov	r2, sl
   4001c:	mov	r3, r7
   40020:	sub	r1, r0, #1
   40024:	mov	r0, r5
   40028:	bl	42290 <fputs@plt+0x30ea8>
   4002c:	ldr	r5, [fp, #-32]	; 0xffffffe0
   40030:	cmp	r5, #0
   40034:	bne	3ff30 <fputs@plt+0x2eb48>
   40038:	b	3fe58 <fputs@plt+0x2ea70>
   4003c:	mov	r0, r4
   40040:	bl	40f50 <fputs@plt+0x2fb68>
   40044:	cmp	r8, #0
   40048:	mov	r5, r0
   4004c:	str	r0, [fp, #-32]	; 0xffffffe0
   40050:	movne	r0, #3
   40054:	strbne	r0, [r4, #66]	; 0x42
   40058:	b	3ff30 <fputs@plt+0x2eb48>
   4005c:	mvn	r1, #0
   40060:	sub	r0, r0, #1
   40064:	mov	r5, #0
   40068:	str	r1, [r4, #60]	; 0x3c
   4006c:	ldr	r1, [sp, #16]
   40070:	strh	r0, [r1]
   40074:	b	3ff30 <fputs@plt+0x2eb48>
   40078:	push	{r4, r5, r6, r7, fp, lr}
   4007c:	add	fp, sp, #16
   40080:	mov	r7, r0
   40084:	ldr	r0, [r0]
   40088:	mov	r4, r2
   4008c:	mov	r2, #0
   40090:	mov	r5, r1
   40094:	ldr	r6, [r7, #4]
   40098:	str	r0, [r6, #4]
   4009c:	mov	r0, r6
   400a0:	bl	2fadc <fputs@plt+0x1e6f4>
   400a4:	cmp	r0, #0
   400a8:	popne	{r4, r5, r6, r7, fp, pc}
   400ac:	ldrb	r0, [r7, #11]
   400b0:	cmp	r0, #0
   400b4:	beq	400f0 <fputs@plt+0x2ed08>
   400b8:	mov	r0, #0
   400bc:	strb	r0, [r7, #11]
   400c0:	ldr	r1, [r7, #4]
   400c4:	ldr	r1, [r1, #8]
   400c8:	cmp	r1, #0
   400cc:	beq	400f0 <fputs@plt+0x2ed08>
   400d0:	mov	r2, #1
   400d4:	ldrb	r3, [r1, #64]	; 0x40
   400d8:	tst	r3, #16
   400dc:	strbne	r2, [r7, #11]
   400e0:	strbne	r0, [r1, #66]	; 0x42
   400e4:	ldr	r1, [r1, #8]
   400e8:	cmp	r1, #0
   400ec:	bne	400d4 <fputs@plt+0x2ecec>
   400f0:	mov	r0, r6
   400f4:	mov	r1, r5
   400f8:	mov	r2, #0
   400fc:	mov	r3, r4
   40100:	pop	{r4, r5, r6, r7, fp, lr}
   40104:	b	46a4c <fputs@plt+0x35664>
   40108:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   4010c:	add	fp, sp, #28
   40110:	sub	sp, sp, #28
   40114:	ldr	r7, [r0]
   40118:	ldr	r4, [r0, #8]
   4011c:	mov	r5, r0
   40120:	mov	r6, r2
   40124:	ldr	r9, [r7, #16]
   40128:	add	r0, r9, r4, lsl #4
   4012c:	ldr	r0, [r0, #12]
   40130:	ldrh	r1, [r0, #78]	; 0x4e
   40134:	bic	r1, r1, #4
   40138:	strh	r1, [r0, #78]	; 0x4e
   4013c:	ldrb	r0, [r7, #69]	; 0x45
   40140:	cmp	r0, #0
   40144:	beq	40168 <fputs@plt+0x2ed80>
   40148:	ldr	r1, [r6]
   4014c:	mov	r0, r5
   40150:	mov	r2, #0
   40154:	bl	46c70 <fputs@plt+0x35888>
   40158:	mov	sl, #1
   4015c:	mov	r0, sl
   40160:	sub	sp, fp, #28
   40164:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   40168:	mov	sl, #0
   4016c:	cmp	r6, #0
   40170:	beq	4015c <fputs@plt+0x2ed74>
   40174:	ldr	r8, [r6, #4]
   40178:	cmp	r8, #0
   4017c:	beq	40204 <fputs@plt+0x2ee1c>
   40180:	ldr	r0, [r6, #8]
   40184:	movw	r1, #65401	; 0xff79
   40188:	mov	r2, #7
   4018c:	movt	r1, #8
   40190:	str	r0, [sp, #16]
   40194:	bl	13510 <fputs@plt+0x2128>
   40198:	cmp	r0, #0
   4019c:	beq	4021c <fputs@plt+0x2ee34>
   401a0:	ldr	r1, [r6]
   401a4:	ldr	r0, [sp, #16]
   401a8:	cmp	r1, #0
   401ac:	beq	40208 <fputs@plt+0x2ee20>
   401b0:	cmp	r0, #0
   401b4:	beq	401c4 <fputs@plt+0x2eddc>
   401b8:	ldrb	r0, [r0]
   401bc:	cmp	r0, #0
   401c0:	bne	40208 <fputs@plt+0x2ee20>
   401c4:	ldr	r2, [r9, r4, lsl #4]
   401c8:	mov	r0, r7
   401cc:	bl	46d50 <fputs@plt+0x35968>
   401d0:	cmp	r0, #0
   401d4:	beq	4015c <fputs@plt+0x2ed74>
   401d8:	ldr	r2, [r6, #4]
   401dc:	add	r1, r0, #44	; 0x2c
   401e0:	mov	r0, r2
   401e4:	bl	46e04 <fputs@plt+0x35a1c>
   401e8:	cmp	r0, #0
   401ec:	bne	4015c <fputs@plt+0x2ed74>
   401f0:	ldr	r1, [r6]
   401f4:	movw	r2, #65409	; 0xff81
   401f8:	mov	r0, r5
   401fc:	movt	r2, #8
   40200:	b	40214 <fputs@plt+0x2ee2c>
   40204:	ldr	r1, [r6]
   40208:	mov	sl, #0
   4020c:	mov	r0, r5
   40210:	mov	r2, #0
   40214:	bl	46c70 <fputs@plt+0x35888>
   40218:	b	4015c <fputs@plt+0x2ed74>
   4021c:	mov	sl, #0
   40220:	add	r1, sp, #24
   40224:	mov	r0, r8
   40228:	strb	r4, [r7, #148]	; 0x94
   4022c:	str	sl, [sp, #24]
   40230:	bl	46e04 <fputs@plt+0x35a1c>
   40234:	ldr	r0, [sp, #24]
   40238:	strb	sl, [r7, #150]	; 0x96
   4023c:	mvn	r2, #0
   40240:	mov	r3, #0
   40244:	str	r0, [r7, #144]	; 0x90
   40248:	add	r0, sp, #20
   4024c:	ldr	r1, [r6, #8]
   40250:	str	sl, [sp]
   40254:	stmib	sp, {r0, sl}
   40258:	mov	r0, r7
   4025c:	bl	1eaf8 <fputs@plt+0xd710>
   40260:	strb	sl, [r7, #148]	; 0x94
   40264:	ldr	r0, [r7, #52]	; 0x34
   40268:	cmp	r0, #0
   4026c:	beq	4027c <fputs@plt+0x2ee94>
   40270:	ldrb	r1, [r7, #150]	; 0x96
   40274:	cmp	r1, #0
   40278:	beq	40288 <fputs@plt+0x2eea0>
   4027c:	ldr	r0, [sp, #20]
   40280:	bl	198b4 <fputs@plt+0x84cc>
   40284:	b	4015c <fputs@plt+0x2ed74>
   40288:	cmp	r0, #9
   4028c:	str	r0, [r5, #12]
   40290:	beq	4027c <fputs@plt+0x2ee94>
   40294:	cmp	r0, #7
   40298:	bne	402d8 <fputs@plt+0x2eef0>
   4029c:	ldrb	r0, [r7, #69]	; 0x45
   402a0:	cmp	r0, #0
   402a4:	bne	4027c <fputs@plt+0x2ee94>
   402a8:	ldrb	r0, [r7, #70]	; 0x46
   402ac:	cmp	r0, #0
   402b0:	bne	4027c <fputs@plt+0x2ee94>
   402b4:	mov	r0, #1
   402b8:	strb	r0, [r7, #69]	; 0x45
   402bc:	ldr	r1, [r7, #164]	; 0xa4
   402c0:	cmp	r1, #1
   402c4:	strge	r0, [r7, #248]	; 0xf8
   402c8:	ldr	r0, [r7, #256]	; 0x100
   402cc:	add	r0, r0, #1
   402d0:	str	r0, [r7, #256]	; 0x100
   402d4:	b	4027c <fputs@plt+0x2ee94>
   402d8:	uxtb	r0, r0
   402dc:	cmp	r0, #6
   402e0:	beq	4027c <fputs@plt+0x2ee94>
   402e4:	ldr	r6, [r6]
   402e8:	mov	r0, r7
   402ec:	bl	1e898 <fputs@plt+0xd4b0>
   402f0:	mov	r2, r0
   402f4:	mov	r0, r5
   402f8:	mov	r1, r6
   402fc:	bl	46c70 <fputs@plt+0x35888>
   40300:	b	4027c <fputs@plt+0x2ee94>
   40304:	push	{r4, r5, r6, sl, fp, lr}
   40308:	add	fp, sp, #16
   4030c:	sub	sp, sp, #16
   40310:	mov	r4, r0
   40314:	ldr	r0, [r0, #16]
   40318:	mov	r5, r1
   4031c:	add	r1, r0, r1, lsl #4
   40320:	ldr	r1, [r1, #12]
   40324:	ldr	r6, [r1, #32]
   40328:	cmp	r6, #0
   4032c:	beq	40348 <fputs@plt+0x2ef60>
   40330:	ldr	r0, [r6, #8]
   40334:	bl	47058 <fputs@plt+0x35c70>
   40338:	ldr	r6, [r6]
   4033c:	cmp	r6, #0
   40340:	bne	40330 <fputs@plt+0x2ef48>
   40344:	ldr	r0, [r4, #16]
   40348:	str	r4, [sp, #8]
   4034c:	movw	r1, #65493	; 0xffd5
   40350:	ldr	r5, [r0, r5, lsl #4]
   40354:	movt	r1, #8
   40358:	mov	r0, r4
   4035c:	mov	r2, r5
   40360:	str	r5, [sp, #12]
   40364:	bl	227d4 <fputs@plt+0x113ec>
   40368:	cmp	r0, #0
   4036c:	beq	40408 <fputs@plt+0x2f020>
   40370:	movw	r1, #65465	; 0xffb9
   40374:	mov	r0, r4
   40378:	mov	r2, r5
   4037c:	movt	r1, #8
   40380:	bl	1d370 <fputs@plt+0xbf88>
   40384:	cmp	r0, #0
   40388:	beq	403c8 <fputs@plt+0x2efe0>
   4038c:	movw	r2, #28900	; 0x70e4
   40390:	mov	r6, r0
   40394:	mov	r0, #0
   40398:	add	r3, sp, #8
   4039c:	movt	r2, #4
   403a0:	str	r0, [sp]
   403a4:	mov	r0, r4
   403a8:	mov	r1, r6
   403ac:	bl	1e400 <fputs@plt+0xd018>
   403b0:	mov	r5, r0
   403b4:	mov	r0, r4
   403b8:	mov	r1, r6
   403bc:	bl	13dc4 <fputs@plt+0x29dc>
   403c0:	cmp	r5, #7
   403c4:	bne	4040c <fputs@plt+0x2f024>
   403c8:	ldrb	r0, [r4, #69]	; 0x45
   403cc:	mov	r5, #7
   403d0:	cmp	r0, #0
   403d4:	bne	4040c <fputs@plt+0x2f024>
   403d8:	ldrb	r0, [r4, #70]	; 0x46
   403dc:	cmp	r0, #0
   403e0:	bne	4040c <fputs@plt+0x2f024>
   403e4:	mov	r0, #1
   403e8:	strb	r0, [r4, #69]	; 0x45
   403ec:	ldr	r1, [r4, #164]	; 0xa4
   403f0:	cmp	r1, #1
   403f4:	strge	r0, [r4, #248]	; 0xf8
   403f8:	ldr	r0, [r4, #256]	; 0x100
   403fc:	add	r0, r0, #1
   40400:	str	r0, [r4, #256]	; 0x100
   40404:	b	4040c <fputs@plt+0x2f024>
   40408:	mov	r5, #1
   4040c:	mov	r0, r5
   40410:	sub	sp, fp, #16
   40414:	pop	{r4, r5, r6, sl, fp, pc}
   40418:	push	{r4, r5, r6, sl, fp, lr}
   4041c:	add	fp, sp, #16
   40420:	mov	r4, r0
   40424:	ldr	r5, [r0, #32]
   40428:	ldrh	r0, [r0, #8]
   4042c:	movw	r1, #9312	; 0x2460
   40430:	tst	r0, r1
   40434:	bne	40444 <fputs@plt+0x2f05c>
   40438:	ldr	r0, [r4, #24]
   4043c:	cmp	r0, #0
   40440:	beq	4044c <fputs@plt+0x2f064>
   40444:	mov	r0, r4
   40448:	bl	33798 <fputs@plt+0x223b0>
   4044c:	mov	r0, r5
   40450:	mov	r2, #64	; 0x40
   40454:	mov	r3, #0
   40458:	mov	r6, #0
   4045c:	bl	238e0 <fputs@plt+0x124f8>
   40460:	str	r0, [r4, #20]
   40464:	ldrb	r1, [r5, #69]	; 0x45
   40468:	cmp	r1, #0
   4046c:	beq	40480 <fputs@plt+0x2f098>
   40470:	mov	r0, #1
   40474:	str	r6, [r4, #24]
   40478:	strh	r0, [r4, #8]
   4047c:	pop	{r4, r5, r6, sl, fp, pc}
   40480:	ldr	r1, [r5, #288]	; 0x120
   40484:	cmp	r1, r0
   40488:	bhi	404a4 <fputs@plt+0x2f0bc>
   4048c:	ldr	r1, [r5, #292]	; 0x124
   40490:	cmp	r1, r0
   40494:	bls	404a4 <fputs@plt+0x2f0bc>
   40498:	mov	r1, #260	; 0x104
   4049c:	ldrh	r1, [r5, r1]
   404a0:	b	404bc <fputs@plt+0x2f0d4>
   404a4:	movw	r1, #16696	; 0x4138
   404a8:	movt	r1, #10
   404ac:	ldr	r1, [r1, #52]	; 0x34
   404b0:	blx	r1
   404b4:	mov	r1, r0
   404b8:	ldr	r0, [r4, #20]
   404bc:	str	r1, [r4, #24]
   404c0:	add	r1, r1, #4064	; 0xfe0
   404c4:	mov	r2, #0
   404c8:	mov	r3, #1
   404cc:	add	r1, r1, #1044480	; 0xff000
   404d0:	str	r2, [r0, #28]
   404d4:	strh	r3, [r0, #26]
   404d8:	add	r3, r0, #32
   404dc:	stm	r0, {r2, r5}
   404e0:	str	r2, [r0, #8]
   404e4:	str	r2, [r0, #12]
   404e8:	lsr	r1, r1, #4
   404ec:	str	r3, [r0, #16]
   404f0:	str	r2, [r0, #20]
   404f4:	strh	r1, [r0, #24]
   404f8:	mov	r1, #32
   404fc:	strh	r1, [r4, #8]
   40500:	str	r0, [r4]
   40504:	pop	{r4, r5, r6, sl, fp, pc}
   40508:	push	{r4, r5, r6, r8, r9, sl, fp, lr}
   4050c:	add	fp, sp, #24
   40510:	mov	r5, r3
   40514:	mov	r6, r2
   40518:	mov	r4, r0
   4051c:	bl	4886c <fputs@plt+0x37484>
   40520:	cmp	r0, #0
   40524:	beq	40574 <fputs@plt+0x2f18c>
   40528:	mov	r1, #0
   4052c:	str	r6, [r0]
   40530:	str	r5, [r0, #4]
   40534:	str	r1, [r0, #8]
   40538:	ldr	r1, [r4, #12]
   4053c:	cmp	r1, #0
   40540:	beq	4056c <fputs@plt+0x2f184>
   40544:	ldrh	r2, [r4, #26]
   40548:	tst	r2, #1
   4054c:	beq	40564 <fputs@plt+0x2f17c>
   40550:	ldrd	r8, [r1]
   40554:	subs	r3, r8, r6
   40558:	sbcs	r3, r9, r5
   4055c:	bicge	r2, r2, #1
   40560:	strhge	r2, [r4, #26]
   40564:	str	r0, [r1, #8]
   40568:	b	40570 <fputs@plt+0x2f188>
   4056c:	str	r0, [r4, #8]
   40570:	str	r0, [r4, #12]
   40574:	pop	{r4, r5, r6, r8, r9, sl, fp, pc}
   40578:	push	{r4, r5, fp, lr}
   4057c:	add	fp, sp, #8
   40580:	mov	r4, r0
   40584:	ldrb	r0, [r0, #5]
   40588:	ldrb	r2, [r4, #16]
   4058c:	cmp	r2, #0
   40590:	cmpne	r1, #4
   40594:	bne	405f0 <fputs@plt+0x2f208>
   40598:	cmp	r0, r1
   4059c:	beq	406e8 <fputs@plt+0x2f300>
   405a0:	tst	r1, #1
   405a4:	strb	r1, [r4, #5]
   405a8:	bne	405c0 <fputs@plt+0x2f1d8>
   405ac:	and	r0, r0, #5
   405b0:	cmp	r0, #1
   405b4:	ldrbeq	r0, [r4, #4]
   405b8:	cmpeq	r0, #0
   405bc:	beq	405fc <fputs@plt+0x2f214>
   405c0:	cmp	r1, #2
   405c4:	bne	406e8 <fputs@plt+0x2f300>
   405c8:	ldr	r5, [r4, #68]	; 0x44
   405cc:	ldr	r0, [r5]
   405d0:	cmp	r0, #0
   405d4:	beq	406e8 <fputs@plt+0x2f300>
   405d8:	ldr	r1, [r0, #4]
   405dc:	mov	r0, r5
   405e0:	blx	r1
   405e4:	mov	r0, #0
   405e8:	str	r0, [r5]
   405ec:	b	406e8 <fputs@plt+0x2f300>
   405f0:	cmp	r1, #2
   405f4:	beq	40598 <fputs@plt+0x2f1b0>
   405f8:	b	406e8 <fputs@plt+0x2f300>
   405fc:	ldr	r5, [r4, #68]	; 0x44
   40600:	ldr	r0, [r5]
   40604:	cmp	r0, #0
   40608:	beq	40620 <fputs@plt+0x2f238>
   4060c:	ldr	r1, [r0, #4]
   40610:	mov	r0, r5
   40614:	blx	r1
   40618:	mov	r0, #0
   4061c:	str	r0, [r5]
   40620:	ldrb	r0, [r4, #18]
   40624:	cmp	r0, #2
   40628:	bcc	40644 <fputs@plt+0x2f25c>
   4062c:	ldr	r0, [r4]
   40630:	ldr	r1, [r4, #180]	; 0xb4
   40634:	mov	r2, #0
   40638:	ldr	r3, [r0, #28]
   4063c:	blx	r3
   40640:	b	406e8 <fputs@plt+0x2f300>
   40644:	ldrb	r5, [r4, #17]
   40648:	cmp	r5, #0
   4064c:	beq	4065c <fputs@plt+0x2f274>
   40650:	mov	r0, #0
   40654:	mov	r1, r5
   40658:	b	40668 <fputs@plt+0x2f280>
   4065c:	mov	r0, r4
   40660:	bl	2e628 <fputs@plt+0x1d240>
   40664:	ldrb	r1, [r4, #17]
   40668:	cmp	r1, #1
   4066c:	moveq	r0, r4
   40670:	moveq	r1, #2
   40674:	bleq	2a4e4 <fputs@plt+0x190fc>
   40678:	cmp	r0, #0
   4067c:	bne	406d8 <fputs@plt+0x2f2f0>
   40680:	ldr	r0, [r4]
   40684:	ldr	r1, [r4, #180]	; 0xb4
   40688:	mov	r2, #0
   4068c:	ldr	r3, [r0, #28]
   40690:	blx	r3
   40694:	cmp	r5, #1
   40698:	bne	406d8 <fputs@plt+0x2f2f0>
   4069c:	ldr	r0, [r4, #64]	; 0x40
   406a0:	ldr	r1, [r0]
   406a4:	cmp	r1, #0
   406a8:	beq	406e8 <fputs@plt+0x2f300>
   406ac:	ldrb	r2, [r4, #14]
   406b0:	cmp	r2, #0
   406b4:	bne	406c4 <fputs@plt+0x2f2dc>
   406b8:	ldr	r2, [r1, #32]
   406bc:	mov	r1, #1
   406c0:	blx	r2
   406c4:	ldrb	r0, [r4, #18]
   406c8:	cmp	r0, #5
   406cc:	movne	r0, #1
   406d0:	strbne	r0, [r4, #18]
   406d4:	b	406e8 <fputs@plt+0x2f300>
   406d8:	cmp	r5, #0
   406dc:	bne	406e8 <fputs@plt+0x2f300>
   406e0:	mov	r0, r4
   406e4:	bl	2b324 <fputs@plt+0x19f3c>
   406e8:	ldrb	r0, [r4, #5]
   406ec:	pop	{r4, r5, fp, pc}
   406f0:	push	{r4, sl, fp, lr}
   406f4:	add	fp, sp, #8
   406f8:	mov	r4, r0
   406fc:	ldrh	r0, [r0, #8]
   40700:	movw	r1, #9312	; 0x2460
   40704:	tst	r0, r1
   40708:	beq	40718 <fputs@plt+0x2f330>
   4070c:	mov	r0, r4
   40710:	bl	337e4 <fputs@plt+0x223fc>
   40714:	b	40720 <fputs@plt+0x2f338>
   40718:	mov	r0, #1
   4071c:	strh	r0, [r4, #8]
   40720:	mov	r0, #4
   40724:	strh	r0, [r4, #8]
   40728:	mov	r0, r4
   4072c:	pop	{r4, sl, fp, pc}
   40730:	push	{r4, r5, r6, sl, fp, lr}
   40734:	add	fp, sp, #16
   40738:	mov	r4, r2
   4073c:	mov	r5, r1
   40740:	mov	r6, r0
   40744:	bl	337e4 <fputs@plt+0x223fc>
   40748:	mov	r0, r6
   4074c:	mov	r1, r5
   40750:	mov	r2, r4
   40754:	pop	{r4, r5, r6, sl, fp, lr}
   40758:	b	3e194 <fputs@plt+0x2cdac>
   4075c:	push	{r4, sl, fp, lr}
   40760:	add	fp, sp, #8
   40764:	mov	r4, r0
   40768:	ldrb	r3, [r0, #10]
   4076c:	ldr	r2, [r0, #12]
   40770:	ldr	r0, [r0, #16]
   40774:	mov	r1, r4
   40778:	bl	34300 <fputs@plt+0x22f18>
   4077c:	cmp	r0, #0
   40780:	beq	407ac <fputs@plt+0x2f3c4>
   40784:	ldrb	r3, [r4, #10]
   40788:	ldr	r2, [r4, #12]
   4078c:	ldr	r0, [r4, #16]
   40790:	mov	r1, r4
   40794:	bl	34948 <fputs@plt+0x23560>
   40798:	mov	r1, r0
   4079c:	mov	r0, #8
   407a0:	cmp	r1, #0
   407a4:	movweq	r0, #4
   407a8:	pop	{r4, sl, fp, pc}
   407ac:	mov	r0, #0
   407b0:	pop	{r4, sl, fp, pc}
   407b4:	push	{r4, sl, fp, lr}
   407b8:	add	fp, sp, #8
   407bc:	mov	r4, r0
   407c0:	ldrh	r0, [r0, #8]
   407c4:	tst	r0, #13
   407c8:	bne	40824 <fputs@plt+0x2f43c>
   407cc:	ldrb	r3, [r4, #10]
   407d0:	ldr	r2, [r4, #12]
   407d4:	ldr	r0, [r4, #16]
   407d8:	mov	r1, r4
   407dc:	bl	34948 <fputs@plt+0x23560>
   407e0:	cmp	r0, #0
   407e4:	beq	40814 <fputs@plt+0x2f42c>
   407e8:	mov	r0, r4
   407ec:	bl	19dc8 <fputs@plt+0x89e0>
   407f0:	vstr	d0, [r4]
   407f4:	ldrh	r0, [r4, #8]
   407f8:	and	r0, r0, #15872	; 0x3e00
   407fc:	orr	r0, r0, #8
   40800:	strh	r0, [r4, #8]
   40804:	mov	r0, r4
   40808:	bl	3e250 <fputs@plt+0x2ce68>
   4080c:	ldrh	r0, [r4, #8]
   40810:	b	40824 <fputs@plt+0x2f43c>
   40814:	ldrh	r0, [r4, #8]
   40818:	and	r0, r0, #15872	; 0x3e00
   4081c:	orr	r0, r0, #4
   40820:	strh	r0, [r4, #8]
   40824:	bic	r0, r0, #18
   40828:	strh	r0, [r4, #8]
   4082c:	pop	{r4, sl, fp, pc}
   40830:	push	{r4, r5, r6, sl, fp, lr}
   40834:	add	fp, sp, #16
   40838:	vpush	{d8}
   4083c:	vldr	d16, [pc, #172]	; 408f0 <fputs@plt+0x2f508>
   40840:	mov	r4, #1
   40844:	vcmpe.f64	d0, d16
   40848:	vmrs	APSR_nzcv, fpscr
   4084c:	bmi	408e0 <fputs@plt+0x2f4f8>
   40850:	vldr	d16, [pc, #160]	; 408f8 <fputs@plt+0x2f510>
   40854:	vmov.f64	d8, d0
   40858:	mvn	r4, #0
   4085c:	vcmpe.f64	d0, d16
   40860:	vmrs	APSR_nzcv, fpscr
   40864:	bgt	408e0 <fputs@plt+0x2f4f8>
   40868:	mov	r5, r1
   4086c:	mov	r6, r0
   40870:	vmov	r0, r1, d8
   40874:	bl	88b9c <fputs@plt+0x777b4>
   40878:	subs	r2, r6, r0
   4087c:	sbcs	r2, r5, r1
   40880:	blt	408e0 <fputs@plt+0x2f4f8>
   40884:	subs	r2, r0, r6
   40888:	sbcs	r2, r1, r5
   4088c:	bge	408b4 <fputs@plt+0x2f4cc>
   40890:	vcmpe.f64	d8, #0.0
   40894:	eor	r1, r1, #-2147483648	; 0x80000000
   40898:	mov	r4, #1
   4089c:	orrs	r0, r0, r1
   408a0:	mov	r0, #1
   408a4:	mvneq	r4, #0
   408a8:	vmrs	APSR_nzcv, fpscr
   408ac:	movle	r4, r0
   408b0:	b	408e0 <fputs@plt+0x2f4f8>
   408b4:	mov	r0, r6
   408b8:	mov	r1, r5
   408bc:	bl	88a1c <fputs@plt+0x77634>
   408c0:	vmov	d16, r0, r1
   408c4:	vcmpe.f64	d16, d8
   408c8:	vmrs	APSR_nzcv, fpscr
   408cc:	bmi	408e0 <fputs@plt+0x2f4f8>
   408d0:	vcmpe.f64	d16, d8
   408d4:	mov	r4, #0
   408d8:	vmrs	APSR_nzcv, fpscr
   408dc:	movwgt	r4, #1
   408e0:	mov	r0, r4
   408e4:	vpop	{d8}
   408e8:	pop	{r4, r5, r6, sl, fp, pc}
   408ec:	nop	{0}
   408f0:	andeq	r0, r0, r0
   408f4:	mvngt	r0, #0
   408f8:	andeq	r0, r0, r0
   408fc:	mvnmi	r0, #0
   40900:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   40904:	add	fp, sp, #24
   40908:	sub	sp, sp, #88	; 0x58
   4090c:	mov	r5, r2
   40910:	mov	r2, r0
   40914:	mov	r6, r1
   40918:	ldrb	r0, [r5, #4]
   4091c:	ldrb	r1, [r2, #10]
   40920:	cmp	r1, r0
   40924:	bne	4094c <fputs@plt+0x2f564>
   40928:	ldr	r1, [r2, #12]
   4092c:	ldr	r3, [r6, #12]
   40930:	ldr	r2, [r2, #16]
   40934:	ldr	r0, [r5, #8]
   40938:	ldr	r7, [r5, #12]
   4093c:	ldr	r6, [r6, #16]
   40940:	str	r6, [sp]
   40944:	blx	r7
   40948:	b	40a54 <fputs@plt+0x2f66c>
   4094c:	ldr	r0, [r2, #32]
   40950:	mov	r1, #1
   40954:	mov	r8, r3
   40958:	mov	r3, #0
   4095c:	add	r7, sp, #48	; 0x30
   40960:	strh	r1, [sp, #56]	; 0x38
   40964:	strh	r1, [sp, #16]
   40968:	str	r3, [sp, #72]	; 0x48
   4096c:	str	r3, [sp, #32]
   40970:	mov	r1, r2
   40974:	mov	r2, #4096	; 0x1000
   40978:	str	r0, [sp, #80]	; 0x50
   4097c:	str	r0, [sp, #40]	; 0x28
   40980:	mov	r0, r7
   40984:	bl	3e194 <fputs@plt+0x2cdac>
   40988:	add	r9, sp, #8
   4098c:	mov	r1, r6
   40990:	mov	r2, #4096	; 0x1000
   40994:	mov	r0, r9
   40998:	bl	3e194 <fputs@plt+0x2cdac>
   4099c:	ldrb	r1, [r5, #4]
   409a0:	mov	r0, r7
   409a4:	bl	19f2c <fputs@plt+0x8b44>
   409a8:	ldrb	r1, [r5, #4]
   409ac:	ldr	r4, [sp, #60]	; 0x3c
   409b0:	mov	r6, r0
   409b4:	mov	r0, r9
   409b8:	bl	19f2c <fputs@plt+0x8b44>
   409bc:	mov	r7, r0
   409c0:	ldr	r0, [r5, #8]
   409c4:	ldr	r5, [r5, #12]
   409c8:	cmp	r6, #0
   409cc:	ldr	r3, [sp, #20]
   409d0:	mov	r2, r6
   409d4:	moveq	r4, r6
   409d8:	cmp	r7, #0
   409dc:	str	r7, [sp]
   409e0:	moveq	r3, r7
   409e4:	mov	r1, r4
   409e8:	blx	r5
   409ec:	cmp	r8, #0
   409f0:	mov	r5, r0
   409f4:	clzne	r0, r6
   409f8:	clzne	r1, r7
   409fc:	lsrne	r0, r0, #5
   40a00:	lsrne	r1, r1, #5
   40a04:	orrsne	r0, r0, r1
   40a08:	movw	r1, #9312	; 0x2460
   40a0c:	movne	r0, #7
   40a10:	strbne	r0, [r8]
   40a14:	ldrh	r0, [sp, #56]	; 0x38
   40a18:	tst	r0, r1
   40a1c:	ldreq	r0, [sp, #72]	; 0x48
   40a20:	cmpeq	r0, #0
   40a24:	beq	40a30 <fputs@plt+0x2f648>
   40a28:	add	r0, sp, #48	; 0x30
   40a2c:	bl	33798 <fputs@plt+0x223b0>
   40a30:	ldrh	r0, [sp, #16]
   40a34:	movw	r1, #9312	; 0x2460
   40a38:	tst	r0, r1
   40a3c:	ldreq	r0, [sp, #32]
   40a40:	cmpeq	r0, #0
   40a44:	beq	40a50 <fputs@plt+0x2f668>
   40a48:	add	r0, sp, #8
   40a4c:	bl	33798 <fputs@plt+0x223b0>
   40a50:	mov	r0, r5
   40a54:	sub	sp, fp, #24
   40a58:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   40a5c:	push	{r4, r5, fp, lr}
   40a60:	add	fp, sp, #8
   40a64:	ldr	r5, [r0, #12]
   40a68:	ldr	r4, [r1, #12]
   40a6c:	ldr	r1, [r1, #16]
   40a70:	ldr	r0, [r0, #16]
   40a74:	cmp	r5, r4
   40a78:	mov	r2, r5
   40a7c:	movgt	r2, r4
   40a80:	bl	1110c <memcmp@plt>
   40a84:	cmp	r0, #0
   40a88:	subeq	r0, r5, r4
   40a8c:	pop	{r4, r5, fp, pc}
   40a90:	push	{r4, r5, fp, lr}
   40a94:	add	fp, sp, #8
   40a98:	sub	sp, sp, #16
   40a9c:	mov	r4, r0
   40aa0:	ldr	r0, [r0, #16]
   40aa4:	add	r1, sp, #12
   40aa8:	mov	r5, #0
   40aac:	ldrd	r2, [r4, #40]	; 0x28
   40ab0:	str	r1, [sp, #4]
   40ab4:	mov	r1, #0
   40ab8:	str	r5, [sp]
   40abc:	bl	3ee18 <fputs@plt+0x2da30>
   40ac0:	mov	r5, r0
   40ac4:	cmp	r0, #0
   40ac8:	bne	40b1c <fputs@plt+0x2f734>
   40acc:	ldr	r0, [sp, #12]
   40ad0:	cmp	r0, #0
   40ad4:	beq	40b10 <fputs@plt+0x2f728>
   40ad8:	movw	r0, #62189	; 0xf2ed
   40adc:	movw	r1, #62796	; 0xf54c
   40ae0:	movw	r2, #63094	; 0xf676
   40ae4:	movw	r3, #5479	; 0x1567
   40ae8:	mov	r5, #11
   40aec:	movt	r0, #8
   40af0:	movt	r1, #8
   40af4:	movt	r2, #8
   40af8:	movt	r3, #1
   40afc:	add	r0, r0, #20
   40b00:	str	r0, [sp]
   40b04:	mov	r0, #11
   40b08:	bl	15e38 <fputs@plt+0x4a50>
   40b0c:	b	40b1c <fputs@plt+0x2f734>
   40b10:	mov	r5, #0
   40b14:	str	r5, [r4, #56]	; 0x38
   40b18:	strb	r5, [r4, #3]
   40b1c:	mov	r0, r5
   40b20:	sub	sp, fp, #8
   40b24:	pop	{r4, r5, fp, pc}
   40b28:	push	{r4, r5, fp, lr}
   40b2c:	add	fp, sp, #8
   40b30:	ldr	r5, [r0, #16]
   40b34:	mov	r4, r0
   40b38:	ldrb	r1, [r5, #66]	; 0x42
   40b3c:	cmp	r1, #3
   40b40:	bcc	40b64 <fputs@plt+0x2f77c>
   40b44:	mov	r0, r5
   40b48:	bl	40b80 <fputs@plt+0x2f798>
   40b4c:	cmp	r0, #0
   40b50:	beq	40b60 <fputs@plt+0x2f778>
   40b54:	mov	r1, #0
   40b58:	str	r1, [r4, #56]	; 0x38
   40b5c:	b	40b74 <fputs@plt+0x2f78c>
   40b60:	ldrb	r1, [r5, #66]	; 0x42
   40b64:	mov	r0, #0
   40b68:	cmp	r1, #1
   40b6c:	str	r0, [r4, #56]	; 0x38
   40b70:	popeq	{r4, r5, fp, pc}
   40b74:	mov	r1, #1
   40b78:	strb	r1, [r4, #2]
   40b7c:	pop	{r4, r5, fp, pc}
   40b80:	push	{r4, r5, fp, lr}
   40b84:	add	fp, sp, #8
   40b88:	sub	sp, sp, #16
   40b8c:	mov	r4, r0
   40b90:	ldrb	r0, [r0, #66]	; 0x42
   40b94:	cmp	r0, #4
   40b98:	bne	40ba4 <fputs@plt+0x2f7bc>
   40b9c:	ldr	r0, [r4, #60]	; 0x3c
   40ba0:	b	40c08 <fputs@plt+0x2f820>
   40ba4:	mov	r5, #0
   40ba8:	add	r0, sp, #12
   40bac:	strb	r5, [r4, #66]	; 0x42
   40bb0:	ldr	r2, [r4, #40]	; 0x28
   40bb4:	ldr	r3, [r4, #44]	; 0x2c
   40bb8:	ldr	r1, [r4, #48]	; 0x30
   40bbc:	str	r0, [sp, #4]
   40bc0:	mov	r0, r4
   40bc4:	str	r5, [sp]
   40bc8:	bl	40c10 <fputs@plt+0x2f828>
   40bcc:	cmp	r0, #0
   40bd0:	bne	40c08 <fputs@plt+0x2f820>
   40bd4:	ldr	r0, [r4, #48]	; 0x30
   40bd8:	bl	144bc <fputs@plt+0x30d4>
   40bdc:	str	r5, [r4, #48]	; 0x30
   40be0:	ldr	r0, [r4, #60]	; 0x3c
   40be4:	ldr	r1, [sp, #12]
   40be8:	orrs	r0, r0, r1
   40bec:	str	r0, [r4, #60]	; 0x3c
   40bf0:	beq	40c04 <fputs@plt+0x2f81c>
   40bf4:	ldrb	r0, [r4, #66]	; 0x42
   40bf8:	cmp	r0, #1
   40bfc:	moveq	r0, #2
   40c00:	strbeq	r0, [r4, #66]	; 0x42
   40c04:	mov	r0, #0
   40c08:	sub	sp, fp, #8
   40c0c:	pop	{r4, r5, fp, pc}
   40c10:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   40c14:	add	fp, sp, #28
   40c18:	sub	sp, sp, #220	; 0xdc
   40c1c:	ldr	r9, [fp, #12]
   40c20:	ldr	sl, [fp, #8]
   40c24:	mov	r4, r0
   40c28:	mov	r0, #0
   40c2c:	mov	r8, r3
   40c30:	mov	r6, r2
   40c34:	cmp	r1, #0
   40c38:	str	r0, [sp, #12]
   40c3c:	beq	40cc4 <fputs@plt+0x2f8dc>
   40c40:	ldr	r0, [r4, #72]	; 0x48
   40c44:	mov	r7, r1
   40c48:	add	r1, sp, #16
   40c4c:	add	r3, sp, #12
   40c50:	mov	r2, #200	; 0xc8
   40c54:	bl	3f46c <fputs@plt+0x2e084>
   40c58:	cmp	r0, #0
   40c5c:	beq	40ce8 <fputs@plt+0x2f900>
   40c60:	mov	r5, r0
   40c64:	ldr	r0, [r4, #72]	; 0x48
   40c68:	mov	r1, r6
   40c6c:	mov	r2, r7
   40c70:	mov	r3, r5
   40c74:	bl	3f508 <fputs@plt+0x2e120>
   40c78:	ldrh	r0, [r5, #8]
   40c7c:	cmp	r0, #0
   40c80:	beq	40cf0 <fputs@plt+0x2f908>
   40c84:	ldr	r7, [sp, #12]
   40c88:	mov	r0, r4
   40c8c:	mov	r1, r5
   40c90:	mov	r2, r6
   40c94:	mov	r3, r8
   40c98:	str	sl, [sp]
   40c9c:	str	r9, [sp, #4]
   40ca0:	bl	3ee18 <fputs@plt+0x2da30>
   40ca4:	mov	r5, r0
   40ca8:	cmp	r7, #0
   40cac:	beq	40d30 <fputs@plt+0x2f948>
   40cb0:	ldr	r0, [r4, #72]	; 0x48
   40cb4:	mov	r1, r7
   40cb8:	ldr	r0, [r0, #12]
   40cbc:	bl	13dc4 <fputs@plt+0x29dc>
   40cc0:	b	40d30 <fputs@plt+0x2f948>
   40cc4:	mov	r0, r4
   40cc8:	mov	r1, #0
   40ccc:	mov	r2, r6
   40cd0:	mov	r3, r8
   40cd4:	str	sl, [sp]
   40cd8:	str	r9, [sp, #4]
   40cdc:	bl	3ee18 <fputs@plt+0x2da30>
   40ce0:	mov	r5, r0
   40ce4:	b	40d30 <fputs@plt+0x2f948>
   40ce8:	mov	r5, #7
   40cec:	b	40d30 <fputs@plt+0x2f948>
   40cf0:	ldr	r0, [r4, #72]	; 0x48
   40cf4:	ldr	r1, [sp, #12]
   40cf8:	ldr	r0, [r0, #12]
   40cfc:	bl	13dc4 <fputs@plt+0x29dc>
   40d00:	movw	r0, #62189	; 0xf2ed
   40d04:	movw	r1, #62796	; 0xf54c
   40d08:	movw	r2, #63094	; 0xf676
   40d0c:	movw	r3, #56571	; 0xdcfb
   40d10:	mov	r5, #11
   40d14:	movt	r0, #8
   40d18:	movt	r1, #8
   40d1c:	movt	r2, #8
   40d20:	add	r0, r0, #20
   40d24:	str	r0, [sp]
   40d28:	mov	r0, #11
   40d2c:	bl	15e38 <fputs@plt+0x4a50>
   40d30:	mov	r0, r5
   40d34:	sub	sp, fp, #28
   40d38:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   40d3c:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   40d40:	add	fp, sp, #24
   40d44:	sub	sp, sp, #8
   40d48:	ldr	r4, [fp, #8]
   40d4c:	mov	r9, r0
   40d50:	mov	r0, #1
   40d54:	mov	r8, r1
   40d58:	mov	r5, r2
   40d5c:	add	r1, r2, #2
   40d60:	mov	r7, r3
   40d64:	strh	r0, [r4, #8]
   40d68:	ldr	r2, [r4, #24]
   40d6c:	cmp	r2, r1
   40d70:	bge	40d94 <fputs@plt+0x2f9ac>
   40d74:	mov	r0, r4
   40d78:	mov	r2, #0
   40d7c:	bl	33964 <fputs@plt+0x2257c>
   40d80:	mov	r6, r0
   40d84:	cmp	r0, #0
   40d88:	bne	40e2c <fputs@plt+0x2fa44>
   40d8c:	ldr	r3, [r4, #16]
   40d90:	b	40da0 <fputs@plt+0x2f9b8>
   40d94:	strh	r0, [r4, #8]
   40d98:	ldr	r3, [r4, #20]
   40d9c:	str	r3, [r4, #16]
   40da0:	cmp	r7, #0
   40da4:	beq	40dc4 <fputs@plt+0x2f9dc>
   40da8:	mov	r0, #0
   40dac:	mov	r1, r8
   40db0:	mov	r2, r5
   40db4:	str	r0, [sp]
   40db8:	mov	r0, r9
   40dbc:	bl	30024 <fputs@plt+0x1ec3c>
   40dc0:	b	40dd4 <fputs@plt+0x2f9ec>
   40dc4:	mov	r0, r9
   40dc8:	mov	r1, r8
   40dcc:	mov	r2, r5
   40dd0:	bl	1dce4 <fputs@plt+0xc8fc>
   40dd4:	mov	r6, r0
   40dd8:	cmp	r0, #0
   40ddc:	beq	40e08 <fputs@plt+0x2fa20>
   40de0:	ldrh	r0, [r4, #8]
   40de4:	movw	r1, #9312	; 0x2460
   40de8:	tst	r0, r1
   40dec:	bne	40dfc <fputs@plt+0x2fa14>
   40df0:	ldr	r0, [r4, #24]
   40df4:	cmp	r0, #0
   40df8:	beq	40e2c <fputs@plt+0x2fa44>
   40dfc:	mov	r0, r4
   40e00:	bl	33798 <fputs@plt+0x223b0>
   40e04:	b	40e2c <fputs@plt+0x2fa44>
   40e08:	ldr	r0, [r4, #16]
   40e0c:	mov	r6, #0
   40e10:	strb	r6, [r0, r5]
   40e14:	ldr	r0, [r4, #16]
   40e18:	add	r0, r5, r0
   40e1c:	strb	r6, [r0, #1]
   40e20:	mov	r0, #528	; 0x210
   40e24:	str	r5, [r4, #12]
   40e28:	strh	r0, [r4, #8]
   40e2c:	mov	r0, r6
   40e30:	sub	sp, fp, #24
   40e34:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   40e38:	push	{r4, sl, fp, lr}
   40e3c:	add	fp, sp, #8
   40e40:	sub	sp, sp, #16
   40e44:	ldr	r3, [r0]
   40e48:	ldr	r0, [r0, #4]
   40e4c:	cmp	r1, #6
   40e50:	rev	r4, r0
   40e54:	rev	r3, r3
   40e58:	mov	r0, #4
   40e5c:	str	r4, [r2]
   40e60:	str	r3, [r2, #4]
   40e64:	beq	40e90 <fputs@plt+0x2faa8>
   40e68:	vmov	d16, r4, r3
   40e6c:	mov	r0, #1
   40e70:	vstr	d16, [sp, #8]
   40e74:	vldr	d16, [sp, #8]
   40e78:	vstr	d16, [sp]
   40e7c:	vldr	d16, [sp, #8]
   40e80:	vldr	d17, [sp]
   40e84:	vcmp.f64	d16, d17
   40e88:	vmrs	APSR_nzcv, fpscr
   40e8c:	movweq	r0, #8
   40e90:	strh	r0, [r2, #8]
   40e94:	sub	sp, fp, #8
   40e98:	pop	{r4, sl, fp, pc}
   40e9c:	push	{fp, lr}
   40ea0:	mov	fp, sp
   40ea4:	sub	sp, sp, #12
   40ea8:	mov	lr, #0
   40eac:	cmp	lr, r3, lsr #24
   40eb0:	beq	40ef0 <fputs@plt+0x2fb08>
   40eb4:	lsr	r1, r2, #8
   40eb8:	strb	r2, [r0, #8]
   40ebc:	lsr	r2, r3, #8
   40ec0:	orr	ip, r1, r3, lsl #24
   40ec4:	mov	r3, #7
   40ec8:	orr	r1, ip, #128	; 0x80
   40ecc:	strb	r1, [r0, r3]
   40ed0:	lsr	r1, ip, #7
   40ed4:	sub	r3, r3, #1
   40ed8:	orr	ip, r1, r2, lsl #25
   40edc:	lsr	r2, r2, #7
   40ee0:	cmn	r3, #1
   40ee4:	bne	40ec8 <fputs@plt+0x2fae0>
   40ee8:	mov	lr, #9
   40eec:	b	40f44 <fputs@plt+0x2fb5c>
   40ef0:	add	ip, sp, #2
   40ef4:	orr	r1, r2, #128	; 0x80
   40ef8:	strb	r1, [ip, lr]
   40efc:	lsr	r1, r2, #7
   40f00:	add	lr, lr, #1
   40f04:	orr	r2, r1, r3, lsl #25
   40f08:	orr	r1, r2, r3, lsr #7
   40f0c:	lsr	r3, r3, #7
   40f10:	cmp	r1, #0
   40f14:	bne	40ef4 <fputs@plt+0x2fb0c>
   40f18:	ldrb	r1, [sp, #2]
   40f1c:	add	r2, ip, lr
   40f20:	mov	r3, #0
   40f24:	and	r1, r1, #127	; 0x7f
   40f28:	strb	r1, [sp, #2]
   40f2c:	mvn	r1, r3
   40f30:	ldrb	r1, [r1, r2]
   40f34:	strb	r1, [r0, r3]
   40f38:	add	r3, r3, #1
   40f3c:	cmp	lr, r3
   40f40:	bne	40f2c <fputs@plt+0x2fb44>
   40f44:	mov	r0, lr
   40f48:	mov	sp, fp
   40f4c:	pop	{fp, pc}
   40f50:	push	{r4, r5, r6, sl, fp, lr}
   40f54:	add	fp, sp, #16
   40f58:	sub	sp, sp, #8
   40f5c:	mov	r4, r0
   40f60:	ldrb	r0, [r0, #66]	; 0x42
   40f64:	cmp	r0, #3
   40f68:	bcc	40f90 <fputs@plt+0x2fba8>
   40f6c:	cmp	r0, #4
   40f70:	bne	40f7c <fputs@plt+0x2fb94>
   40f74:	ldr	r5, [r4, #60]	; 0x3c
   40f78:	b	410b8 <fputs@plt+0x2fcd0>
   40f7c:	ldr	r0, [r4, #48]	; 0x30
   40f80:	bl	144bc <fputs@plt+0x30d4>
   40f84:	mov	r0, #0
   40f88:	strb	r0, [r4, #66]	; 0x42
   40f8c:	str	r0, [r4, #48]	; 0x30
   40f90:	ldrsb	r0, [r4, #68]	; 0x44
   40f94:	cmp	r0, #0
   40f98:	bpl	41000 <fputs@plt+0x2fc18>
   40f9c:	ldr	r1, [r4, #52]	; 0x34
   40fa0:	cmp	r1, #0
   40fa4:	beq	410b0 <fputs@plt+0x2fcc8>
   40fa8:	ldr	r0, [r4]
   40fac:	ldrb	r2, [r4, #65]	; 0x41
   40fb0:	mov	r3, #0
   40fb4:	mov	r6, #0
   40fb8:	ldr	r0, [r0, #4]
   40fbc:	str	r2, [sp]
   40fc0:	add	r2, r4, #120	; 0x78
   40fc4:	bl	411ac <fputs@plt+0x2fdc4>
   40fc8:	cmp	r0, #0
   40fcc:	beq	41090 <fputs@plt+0x2fca8>
   40fd0:	mov	r5, r0
   40fd4:	strb	r6, [r4, #66]	; 0x42
   40fd8:	b	410b8 <fputs@plt+0x2fcd0>
   40fdc:	sub	r1, r0, #1
   40fe0:	sxtb	r0, r0
   40fe4:	strb	r1, [r4, #68]	; 0x44
   40fe8:	add	r0, r4, r0, lsl #2
   40fec:	ldr	r0, [r0, #120]	; 0x78
   40ff0:	ldr	r0, [r0, #72]	; 0x48
   40ff4:	bl	2de80 <fputs@plt+0x1ca98>
   40ff8:	ldrb	r0, [r4, #68]	; 0x44
   40ffc:	cmp	r0, #0
   41000:	bne	40fdc <fputs@plt+0x2fbf4>
   41004:	ldr	r0, [r4, #120]	; 0x78
   41008:	ldrb	r1, [r0]
   4100c:	cmp	r1, #0
   41010:	beq	4105c <fputs@plt+0x2fc74>
   41014:	ldr	r2, [r4, #72]	; 0x48
   41018:	ldrb	r1, [r0, #2]
   4101c:	clz	r2, r2
   41020:	lsr	r2, r2, #5
   41024:	cmp	r2, r1
   41028:	bne	4105c <fputs@plt+0x2fc74>
   4102c:	mov	r5, #0
   41030:	strh	r5, [r4, #34]	; 0x22
   41034:	strh	r5, [r4, #80]	; 0x50
   41038:	ldrb	r1, [r4, #64]	; 0x40
   4103c:	and	r1, r1, #241	; 0xf1
   41040:	strb	r1, [r4, #64]	; 0x40
   41044:	ldrh	r1, [r0, #18]
   41048:	cmp	r1, #0
   4104c:	beq	410a4 <fputs@plt+0x2fcbc>
   41050:	mov	r0, #1
   41054:	strb	r0, [r4, #66]	; 0x42
   41058:	b	410b8 <fputs@plt+0x2fcd0>
   4105c:	movw	r0, #62189	; 0xf2ed
   41060:	movw	r1, #62796	; 0xf54c
   41064:	movw	r2, #63094	; 0xf676
   41068:	movw	r3, #60698	; 0xed1a
   4106c:	mov	r5, #11
   41070:	movt	r0, #8
   41074:	movt	r1, #8
   41078:	movt	r2, #8
   4107c:	add	r0, r0, #20
   41080:	str	r0, [sp]
   41084:	mov	r0, #11
   41088:	bl	15e38 <fputs@plt+0x4a50>
   4108c:	b	410b8 <fputs@plt+0x2fcd0>
   41090:	strb	r6, [r4, #68]	; 0x44
   41094:	ldr	r0, [r4, #120]	; 0x78
   41098:	ldrb	r0, [r0, #2]
   4109c:	strb	r0, [r4, #69]	; 0x45
   410a0:	b	41004 <fputs@plt+0x2fc1c>
   410a4:	ldrb	r1, [r0, #4]
   410a8:	cmp	r1, #0
   410ac:	beq	410c4 <fputs@plt+0x2fcdc>
   410b0:	mov	r5, #0
   410b4:	strb	r5, [r4, #66]	; 0x42
   410b8:	mov	r0, r5
   410bc:	sub	sp, fp, #16
   410c0:	pop	{r4, r5, r6, sl, fp, pc}
   410c4:	ldr	r1, [r0, #84]	; 0x54
   410c8:	cmp	r1, #1
   410cc:	bne	410fc <fputs@plt+0x2fd14>
   410d0:	ldr	r1, [r0, #56]	; 0x38
   410d4:	ldrb	r0, [r0, #5]
   410d8:	add	r0, r0, r1
   410dc:	mov	r1, #1
   410e0:	ldr	r0, [r0, #8]
   410e4:	strb	r1, [r4, #66]	; 0x42
   410e8:	rev	r1, r0
   410ec:	mov	r0, r4
   410f0:	sub	sp, fp, #16
   410f4:	pop	{r4, r5, r6, sl, fp, lr}
   410f8:	b	41110 <fputs@plt+0x2fd28>
   410fc:	movw	r0, #62189	; 0xf2ed
   41100:	movw	r1, #62796	; 0xf54c
   41104:	movw	r2, #63094	; 0xf676
   41108:	movw	r3, #60709	; 0xed25
   4110c:	b	4106c <fputs@plt+0x2fc84>
   41110:	push	{fp, lr}
   41114:	mov	fp, sp
   41118:	sub	sp, sp, #8
   4111c:	mov	r3, r0
   41120:	ldrsb	r0, [r0, #68]	; 0x44
   41124:	cmp	r0, #19
   41128:	blt	41164 <fputs@plt+0x2fd7c>
   4112c:	movw	r0, #62189	; 0xf2ed
   41130:	movw	r1, #62796	; 0xf54c
   41134:	movw	r2, #63094	; 0xf676
   41138:	movw	r3, #60571	; 0xec9b
   4113c:	movt	r0, #8
   41140:	movt	r1, #8
   41144:	movt	r2, #8
   41148:	add	r0, r0, #20
   4114c:	str	r0, [sp]
   41150:	mov	r0, #11
   41154:	bl	15e38 <fputs@plt+0x4a50>
   41158:	mov	r0, #11
   4115c:	mov	sp, fp
   41160:	pop	{fp, pc}
   41164:	mov	ip, #0
   41168:	add	r0, r0, #1
   4116c:	strh	ip, [r3, #34]	; 0x22
   41170:	strb	r0, [r3, #68]	; 0x44
   41174:	ldrb	r2, [r3, #64]	; 0x40
   41178:	and	r2, r2, #249	; 0xf9
   4117c:	strb	r2, [r3, #64]	; 0x40
   41180:	sxtb	r2, r0
   41184:	ldr	r0, [r3, #4]
   41188:	add	lr, r3, r2, lsl #1
   4118c:	add	r2, r3, r2, lsl #2
   41190:	strh	ip, [lr, #80]	; 0x50
   41194:	add	r2, r2, #120	; 0x78
   41198:	ldrb	ip, [r3, #65]	; 0x41
   4119c:	str	ip, [sp]
   411a0:	bl	411ac <fputs@plt+0x2fdc4>
   411a4:	mov	sp, fp
   411a8:	pop	{fp, pc}
   411ac:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   411b0:	add	fp, sp, #24
   411b4:	sub	sp, sp, #8
   411b8:	mov	r7, r0
   411bc:	ldr	r0, [r0, #44]	; 0x2c
   411c0:	mov	r4, r3
   411c4:	cmp	r0, r1
   411c8:	bcs	41200 <fputs@plt+0x2fe18>
   411cc:	movw	r0, #62189	; 0xf2ed
   411d0:	movw	r1, #62796	; 0xf54c
   411d4:	movw	r2, #63094	; 0xf676
   411d8:	movw	r3, #57791	; 0xe1bf
   411dc:	mov	r6, #11
   411e0:	movt	r0, #8
   411e4:	movt	r1, #8
   411e8:	movt	r2, #8
   411ec:	add	r0, r0, #20
   411f0:	str	r0, [sp]
   411f4:	mov	r0, #11
   411f8:	bl	15e38 <fputs@plt+0x4a50>
   411fc:	b	41224 <fputs@plt+0x2fe3c>
   41200:	ldr	r3, [fp, #8]
   41204:	ldr	r0, [r7]
   41208:	mov	r8, r2
   4120c:	add	r2, sp, #4
   41210:	mov	r5, r1
   41214:	bl	182f8 <fputs@plt+0x6f10>
   41218:	mov	r6, r0
   4121c:	cmp	r0, #0
   41220:	beq	41244 <fputs@plt+0x2fe5c>
   41224:	cmp	r4, #0
   41228:	beq	41238 <fputs@plt+0x2fe50>
   4122c:	ldrb	r0, [r4, #68]	; 0x44
   41230:	sub	r0, r0, #1
   41234:	strb	r0, [r4, #68]	; 0x44
   41238:	mov	r0, r6
   4123c:	sub	sp, fp, #24
   41240:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   41244:	ldr	r1, [sp, #4]
   41248:	ldr	r0, [r1, #8]
   4124c:	str	r0, [r8]
   41250:	ldrb	r2, [r0]
   41254:	cmp	r2, #0
   41258:	beq	412d0 <fputs@plt+0x2fee8>
   4125c:	mov	r6, #0
   41260:	cmp	r4, #0
   41264:	beq	41238 <fputs@plt+0x2fe50>
   41268:	ldr	r0, [r8]
   4126c:	ldrh	r1, [r0, #18]
   41270:	cmp	r1, #0
   41274:	beq	41288 <fputs@plt+0x2fea0>
   41278:	ldrb	r1, [r4, #69]	; 0x45
   4127c:	ldrb	r0, [r0, #2]
   41280:	cmp	r0, r1
   41284:	beq	41238 <fputs@plt+0x2fe50>
   41288:	movw	r0, #62189	; 0xf2ed
   4128c:	movw	r1, #62796	; 0xf54c
   41290:	movw	r2, #63094	; 0xf676
   41294:	movw	r3, #57813	; 0xe1d5
   41298:	mov	r6, #11
   4129c:	movt	r0, #8
   412a0:	movt	r1, #8
   412a4:	movt	r2, #8
   412a8:	add	r0, r0, #20
   412ac:	str	r0, [sp]
   412b0:	mov	r0, #11
   412b4:	bl	15e38 <fputs@plt+0x4a50>
   412b8:	ldr	r0, [r8]
   412bc:	cmp	r0, #0
   412c0:	beq	4122c <fputs@plt+0x2fe44>
   412c4:	ldr	r0, [r0, #72]	; 0x48
   412c8:	bl	2de80 <fputs@plt+0x1ca98>
   412cc:	b	4122c <fputs@plt+0x2fe44>
   412d0:	ldr	r2, [r1, #8]
   412d4:	ldr	r3, [r2, #84]	; 0x54
   412d8:	cmp	r3, r5
   412dc:	beq	41308 <fputs@plt+0x2ff20>
   412e0:	ldr	r0, [r1, #4]
   412e4:	cmp	r5, #1
   412e8:	str	r1, [r2, #72]	; 0x48
   412ec:	mov	r1, #0
   412f0:	str	r5, [r2, #84]	; 0x54
   412f4:	movweq	r1, #100	; 0x64
   412f8:	strb	r1, [r2, #5]
   412fc:	str	r7, [r2, #52]	; 0x34
   41300:	str	r0, [r2, #56]	; 0x38
   41304:	ldr	r0, [r8]
   41308:	bl	2a6e4 <fputs@plt+0x192fc>
   4130c:	cmp	r0, #0
   41310:	beq	4125c <fputs@plt+0x2fe74>
   41314:	mov	r6, r0
   41318:	ldr	r0, [r8]
   4131c:	cmp	r0, #0
   41320:	beq	41224 <fputs@plt+0x2fe3c>
   41324:	ldr	r0, [r0, #72]	; 0x48
   41328:	bl	2de80 <fputs@plt+0x1ca98>
   4132c:	b	41224 <fputs@plt+0x2fe3c>
   41330:	push	{r4, r5, r6, sl, fp, lr}
   41334:	add	fp, sp, #16
   41338:	vpush	{d8-d9}
   4133c:	sub	sp, sp, #32
   41340:	add	r5, r0, #8
   41344:	mov	r4, r0
   41348:	add	r0, sp, #16
   4134c:	vmov.i32	q4, #0	; 0x00000000
   41350:	mov	r1, #8
   41354:	mov	r6, sp
   41358:	vld1.32	{d16-d17}, [r5]
   4135c:	vst1.64	{d16-d17}, [r0]
   41360:	add	r0, r4, #40	; 0x28
   41364:	vld1.32	{d16-d17}, [r0]
   41368:	vst1.64	{d16-d17}, [r6], r1
   4136c:	vst1.32	{d8-d9}, [r0]
   41370:	add	r0, r4, #24
   41374:	bl	41404 <fputs@plt+0x3001c>
   41378:	ldr	r6, [r6]
   4137c:	cmp	r6, #0
   41380:	beq	41394 <fputs@plt+0x2ffac>
   41384:	ldr	r1, [r6, #8]
   41388:	mov	r0, #0
   4138c:	bl	13b04 <fputs@plt+0x271c>
   41390:	b	41378 <fputs@plt+0x2ff90>
   41394:	mov	r0, sp
   41398:	bl	41404 <fputs@plt+0x3001c>
   4139c:	vst1.32	{d8-d9}, [r5]
   413a0:	ldr	r5, [sp, #24]
   413a4:	cmp	r5, #0
   413a8:	beq	413c0 <fputs@plt+0x2ffd8>
   413ac:	ldr	r1, [r5, #8]
   413b0:	mov	r0, #0
   413b4:	bl	13b64 <fputs@plt+0x277c>
   413b8:	ldr	r5, [r5]
   413bc:	b	413a4 <fputs@plt+0x2ffbc>
   413c0:	add	r0, sp, #16
   413c4:	bl	41404 <fputs@plt+0x3001c>
   413c8:	add	r0, r4, #56	; 0x38
   413cc:	bl	41404 <fputs@plt+0x3001c>
   413d0:	mov	r0, #0
   413d4:	str	r0, [r4, #72]	; 0x48
   413d8:	ldrh	r0, [r4, #78]	; 0x4e
   413dc:	tst	r0, #1
   413e0:	beq	413f8 <fputs@plt+0x30010>
   413e4:	bic	r0, r0, #1
   413e8:	strh	r0, [r4, #78]	; 0x4e
   413ec:	ldr	r0, [r4, #4]
   413f0:	add	r0, r0, #1
   413f4:	str	r0, [r4, #4]
   413f8:	sub	sp, fp, #32
   413fc:	vpop	{d8-d9}
   41400:	pop	{r4, r5, r6, sl, fp, pc}
   41404:	push	{r4, r5, r6, r7, fp, lr}
   41408:	add	fp, sp, #16
   4140c:	mov	r4, r0
   41410:	ldr	r5, [r0, #8]
   41414:	ldr	r0, [r0, #12]
   41418:	mov	r6, #0
   4141c:	str	r6, [r4, #8]
   41420:	bl	144bc <fputs@plt+0x30d4>
   41424:	cmp	r5, #0
   41428:	str	r6, [r4]
   4142c:	str	r6, [r4, #12]
   41430:	beq	4144c <fputs@plt+0x30064>
   41434:	ldr	r7, [r5]
   41438:	mov	r0, r5
   4143c:	bl	144bc <fputs@plt+0x30d4>
   41440:	cmp	r7, #0
   41444:	mov	r5, r7
   41448:	bne	41434 <fputs@plt+0x3004c>
   4144c:	str	r6, [r4, #4]
   41450:	pop	{r4, r5, r6, r7, fp, pc}
   41454:	push	{r4, r5, r7, r8, r9, sl, fp, lr}
   41458:	add	fp, sp, #24
   4145c:	ldrb	r4, [r1, #1]
   41460:	cmp	r4, #9
   41464:	bhi	414b4 <fputs@plt+0x300cc>
   41468:	ldrb	r3, [r1]
   4146c:	mov	ip, #0
   41470:	mov	r5, #0
   41474:	and	r3, r3, #63	; 0x3f
   41478:	add	r7, r1, r3
   4147c:	ldr	r3, [r2, #4]
   41480:	ldrd	r8, [r3]
   41484:	add	r3, pc, #0
   41488:	ldr	pc, [r3, r4, lsl #2]
   4148c:			; <UNDEFINED> instruction: 0x000414b4
   41490:			; <UNDEFINED> instruction: 0x000414bc
   41494:	andeq	r1, r4, r4, asr #9
   41498:	ldrdeq	r1, [r4], -r4
   4149c:	strdeq	r1, [r4], -r0
   414a0:	andeq	r1, r4, r0, lsl #10
   414a4:	andeq	r1, r4, r0, lsr #10
   414a8:			; <UNDEFINED> instruction: 0x000414b4
   414ac:	andeq	r1, r4, r0, lsr r5
   414b0:	andeq	r1, r4, r8, lsl r5
   414b4:	mov	r3, #0
   414b8:	b	41568 <fputs@plt+0x30180>
   414bc:	ldrsb	r5, [r7]
   414c0:	b	414f8 <fputs@plt+0x30110>
   414c4:	ldrsb	r3, [r7]
   414c8:	ldrb	r7, [r7, #1]
   414cc:	orr	r5, r7, r3, lsl #8
   414d0:	b	414f8 <fputs@plt+0x30110>
   414d4:	ldrb	r5, [r7, #1]
   414d8:	ldrsb	r3, [r7]
   414dc:	ldrb	r7, [r7, #2]
   414e0:	lsl	r5, r5, #8
   414e4:	orr	r3, r5, r3, lsl #16
   414e8:	orr	r5, r3, r7
   414ec:	b	414f8 <fputs@plt+0x30110>
   414f0:	ldr	r3, [r7]
   414f4:	rev	r5, r3
   414f8:	asr	ip, r5, #31
   414fc:	b	41530 <fputs@plt+0x30148>
   41500:	ldrsb	r3, [r7]
   41504:	ldrb	r5, [r7, #1]
   41508:	orr	ip, r5, r3, lsl #8
   4150c:	ldr	r3, [r7, #2]
   41510:	rev	r5, r3
   41514:	b	41530 <fputs@plt+0x30148>
   41518:	mov	r5, #1
   4151c:	b	41530 <fputs@plt+0x30148>
   41520:	ldr	r3, [r7]
   41524:	ldr	r7, [r7, #4]
   41528:	rev	ip, r3
   4152c:	rev	r5, r7
   41530:	subs	r3, r5, r8
   41534:	sbcs	r3, ip, r9
   41538:	bge	41544 <fputs@plt+0x3015c>
   4153c:	ldrsb	r0, [r2, #12]
   41540:	pop	{r4, r5, r7, r8, r9, sl, fp, pc}
   41544:	subs	r3, r8, r5
   41548:	sbcs	r3, r9, ip
   4154c:	bge	41558 <fputs@plt+0x30170>
   41550:	ldrsb	r0, [r2, #13]
   41554:	pop	{r4, r5, r7, r8, r9, sl, fp, pc}
   41558:	ldrh	r3, [r2, #8]
   4155c:	cmp	r3, #2
   41560:	bcc	41570 <fputs@plt+0x30188>
   41564:	mov	r3, #1
   41568:	pop	{r4, r5, r7, r8, r9, sl, fp, lr}
   4156c:	b	416b4 <fputs@plt+0x302cc>
   41570:	mov	r0, #1
   41574:	strb	r0, [r2, #14]
   41578:	ldrsb	r0, [r2, #10]
   4157c:	pop	{r4, r5, r7, r8, r9, sl, fp, pc}
   41580:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   41584:	add	fp, sp, #24
   41588:	sub	sp, sp, #8
   4158c:	mov	r6, r0
   41590:	mov	r0, r1
   41594:	mov	r5, r1
   41598:	mov	r4, r2
   4159c:	ldrsb	r1, [r0, #1]!
   415a0:	cmp	r1, #0
   415a4:	bmi	415b4 <fputs@plt+0x301cc>
   415a8:	uxtb	r0, r1
   415ac:	str	r0, [sp, #4]
   415b0:	b	415c0 <fputs@plt+0x301d8>
   415b4:	add	r1, sp, #4
   415b8:	bl	3e584 <fputs@plt+0x2d19c>
   415bc:	ldr	r0, [sp, #4]
   415c0:	cmp	r0, #11
   415c4:	bgt	415d0 <fputs@plt+0x301e8>
   415c8:	ldrsb	r0, [r4, #12]
   415cc:	b	41634 <fputs@plt+0x3024c>
   415d0:	tst	r0, #1
   415d4:	bne	415e0 <fputs@plt+0x301f8>
   415d8:	ldrsb	r0, [r4, #13]
   415dc:	b	41634 <fputs@plt+0x3024c>
   415e0:	ldrb	r1, [r5]
   415e4:	sub	r0, r0, #12
   415e8:	add	r0, r0, r0, lsr #31
   415ec:	add	r2, r1, r0, asr #1
   415f0:	cmp	r2, r6
   415f4:	ble	4163c <fputs@plt+0x30254>
   415f8:	movw	r0, #62189	; 0xf2ed
   415fc:	movw	r1, #62796	; 0xf54c
   41600:	movw	r2, #63094	; 0xf676
   41604:	movw	r3, #6687	; 0x1a1f
   41608:	mov	r5, #11
   4160c:	movt	r0, #8
   41610:	movt	r1, #8
   41614:	movt	r2, #8
   41618:	movt	r3, #1
   4161c:	add	r0, r0, #20
   41620:	str	r0, [sp]
   41624:	mov	r0, #11
   41628:	bl	15e38 <fputs@plt+0x4a50>
   4162c:	mov	r0, #0
   41630:	strb	r5, [r4, #11]
   41634:	sub	sp, fp, #24
   41638:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   4163c:	asr	r8, r0, #1
   41640:	add	r0, r5, r1
   41644:	ldr	r1, [r4, #4]
   41648:	mov	r2, r8
   4164c:	ldr	r7, [r1, #12]
   41650:	ldr	r1, [r1, #16]
   41654:	cmp	r8, r7
   41658:	movgt	r2, r7
   4165c:	bl	1110c <memcmp@plt>
   41660:	cmp	r0, #0
   41664:	subseq	r0, r8, r7
   41668:	beq	41678 <fputs@plt+0x30290>
   4166c:	cmp	r0, #1
   41670:	bge	415d8 <fputs@plt+0x301f0>
   41674:	b	415c8 <fputs@plt+0x301e0>
   41678:	ldrh	r0, [r4, #8]
   4167c:	cmp	r0, #2
   41680:	bcc	4169c <fputs@plt+0x302b4>
   41684:	mov	r0, r6
   41688:	mov	r1, r5
   4168c:	mov	r2, r4
   41690:	mov	r3, #1
   41694:	bl	416b4 <fputs@plt+0x302cc>
   41698:	b	41634 <fputs@plt+0x3024c>
   4169c:	mov	r0, #1
   416a0:	strb	r0, [r4, #14]
   416a4:	ldrsb	r0, [r4, #10]
   416a8:	b	41634 <fputs@plt+0x3024c>
   416ac:	mov	r3, #0
   416b0:	b	416b4 <fputs@plt+0x302cc>
   416b4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   416b8:	add	fp, sp, #28
   416bc:	sub	sp, sp, #84	; 0x54
   416c0:	str	r0, [sp, #28]
   416c4:	ldr	r0, [r2]
   416c8:	ldr	r8, [r2, #4]
   416cc:	mov	r5, r2
   416d0:	cmp	r3, #0
   416d4:	str	r1, [sp, #32]
   416d8:	str	r0, [sp, #16]
   416dc:	beq	4170c <fputs@plt+0x30324>
   416e0:	ldr	r0, [sp, #32]
   416e4:	ldrsb	r1, [r0, #1]!
   416e8:	cmp	r1, #0
   416ec:	bmi	4172c <fputs@plt+0x30344>
   416f0:	uxtb	r0, r1
   416f4:	ldr	r1, [sp, #32]
   416f8:	mov	r6, #2
   416fc:	str	r0, [sp, #40]	; 0x28
   41700:	ldrb	ip, [r1]
   41704:	str	ip, [fp, #-32]	; 0xffffffe0
   41708:	b	4175c <fputs@plt+0x30374>
   4170c:	ldr	r0, [sp, #32]
   41710:	ldrsb	r0, [r0]
   41714:	cmp	r0, #0
   41718:	bmi	41778 <fputs@plt+0x30390>
   4171c:	uxtb	ip, r0
   41720:	mov	r6, #1
   41724:	str	ip, [fp, #-32]	; 0xffffffe0
   41728:	b	4178c <fputs@plt+0x303a4>
   4172c:	add	r1, sp, #40	; 0x28
   41730:	bl	3e584 <fputs@plt+0x2d19c>
   41734:	ldr	r1, [sp, #32]
   41738:	add	r6, r0, #1
   4173c:	ldr	r0, [sp, #40]	; 0x28
   41740:	ldrb	ip, [r1]
   41744:	cmp	r0, #128	; 0x80
   41748:	str	ip, [fp, #-32]	; 0xffffffe0
   4174c:	bcc	4175c <fputs@plt+0x30374>
   41750:	sub	r0, r0, #12
   41754:	lsr	r0, r0, #1
   41758:	b	41768 <fputs@plt+0x30380>
   4175c:	movw	r1, #49786	; 0xc27a
   41760:	movt	r1, #8
   41764:	ldrb	r0, [r1, r0]
   41768:	add	r4, r0, ip
   4176c:	add	r8, r8, #40	; 0x28
   41770:	mov	lr, #1
   41774:	b	417e0 <fputs@plt+0x303f8>
   41778:	ldr	r0, [sp, #32]
   4177c:	sub	r1, fp, #32
   41780:	bl	3e584 <fputs@plt+0x2d19c>
   41784:	ldr	ip, [fp, #-32]	; 0xffffffe0
   41788:	mov	r6, r0
   4178c:	ldr	r0, [sp, #28]
   41790:	mov	lr, #0
   41794:	mov	r4, ip
   41798:	cmp	ip, r0
   4179c:	bls	417e0 <fputs@plt+0x303f8>
   417a0:	movw	r0, #62189	; 0xf2ed
   417a4:	movw	r1, #62796	; 0xf54c
   417a8:	movw	r2, #63094	; 0xf676
   417ac:	movw	r3, #6405	; 0x1905
   417b0:	mov	r4, #11
   417b4:	movt	r0, #8
   417b8:	movt	r1, #8
   417bc:	movt	r2, #8
   417c0:	movt	r3, #1
   417c4:	add	r0, r0, #20
   417c8:	str	r0, [sp]
   417cc:	mov	r0, #11
   417d0:	bl	15e38 <fputs@plt+0x4a50>
   417d4:	strb	r4, [r5, #11]
   417d8:	mov	sl, #0
   417dc:	b	41c08 <fputs@plt+0x30820>
   417e0:	add	r0, r5, #11
   417e4:	str	ip, [sp, #20]
   417e8:	str	r5, [sp, #12]
   417ec:	str	r0, [sp, #8]
   417f0:	ldrh	r1, [r8, #8]
   417f4:	tst	r1, #4
   417f8:	bne	41830 <fputs@plt+0x30448>
   417fc:	tst	r1, #8
   41800:	bne	41898 <fputs@plt+0x304b0>
   41804:	tst	r1, #2
   41808:	bne	41958 <fputs@plt+0x30570>
   4180c:	ldr	r0, [sp, #32]
   41810:	tst	r1, #16
   41814:	ldrb	r9, [r0, r6]!
   41818:	sxtb	sl, r9
   4181c:	bne	4198c <fputs@plt+0x305a4>
   41820:	cmp	sl, #0
   41824:	str	r9, [sp, #36]	; 0x24
   41828:	movwne	sl, #1
   4182c:	b	41b3c <fputs@plt+0x30754>
   41830:	ldr	r0, [sp, #32]
   41834:	mov	sl, #1
   41838:	ldrb	r9, [r0, r6]
   4183c:	cmp	r9, #9
   41840:	str	r9, [sp, #36]	; 0x24
   41844:	bhi	41bf4 <fputs@plt+0x3080c>
   41848:	cmp	r9, #7
   4184c:	beq	41918 <fputs@plt+0x30530>
   41850:	mvn	sl, #0
   41854:	cmp	r9, #0
   41858:	beq	41bf4 <fputs@plt+0x3080c>
   4185c:	sub	r1, r9, #1
   41860:	cmp	r1, #5
   41864:	bhi	41a30 <fputs@plt+0x30648>
   41868:	ldr	r0, [sp, #32]
   4186c:	add	r2, pc, #4
   41870:	add	r0, r0, r4
   41874:	ldr	pc, [r2, r1, lsl #2]
   41878:	muleq	r4, r0, r8
   4187c:	andeq	r1, r4, ip, lsr sl
   41880:	andeq	r1, r4, ip, asr #20
   41884:	andeq	r1, r4, r8, ror #20
   41888:	andeq	r1, r4, r8, ror sl
   4188c:	andeq	r1, r4, ip, lsl #21
   41890:	ldrsb	r0, [r0]
   41894:	b	41a70 <fputs@plt+0x30688>
   41898:	ldr	r0, [sp, #32]
   4189c:	mov	sl, #1
   418a0:	ldrb	r9, [r0, r6]
   418a4:	cmp	r9, #9
   418a8:	str	r9, [sp, #36]	; 0x24
   418ac:	bhi	41bf4 <fputs@plt+0x3080c>
   418b0:	mvn	sl, #0
   418b4:	cmp	r9, #0
   418b8:	beq	41bf4 <fputs@plt+0x3080c>
   418bc:	ldr	r0, [sp, #32]
   418c0:	mov	r1, r9
   418c4:	add	r2, sp, #40	; 0x28
   418c8:	str	lr, [sp, #24]
   418cc:	add	r0, r0, r4
   418d0:	bl	3e670 <fputs@plt+0x2d288>
   418d4:	cmp	r9, #7
   418d8:	bne	41974 <fputs@plt+0x3058c>
   418dc:	vldr	d16, [sp, #40]	; 0x28
   418e0:	vldr	d17, [r8]
   418e4:	ldr	ip, [sp, #20]
   418e8:	ldr	lr, [sp, #24]
   418ec:	vcmpe.f64	d16, d17
   418f0:	vmrs	APSR_nzcv, fpscr
   418f4:	bmi	41bf4 <fputs@plt+0x3080c>
   418f8:	vcmpe.f64	d16, d17
   418fc:	mov	sl, #1
   41900:	vmrs	APSR_nzcv, fpscr
   41904:	bgt	41bf4 <fputs@plt+0x3080c>
   41908:	add	r8, r8, #40	; 0x28
   4190c:	add	lr, lr, #1
   41910:	mov	r9, #7
   41914:	b	41b60 <fputs@plt+0x30778>
   41918:	ldr	r0, [sp, #32]
   4191c:	mov	r1, #7
   41920:	add	r2, sp, #40	; 0x28
   41924:	mov	r7, r8
   41928:	mov	r9, #7
   4192c:	mov	r8, lr
   41930:	add	r0, r0, r4
   41934:	bl	40e38 <fputs@plt+0x2fa50>
   41938:	vldr	d0, [sp, #40]	; 0x28
   4193c:	ldrd	r0, [r7]
   41940:	bl	40830 <fputs@plt+0x2f448>
   41944:	ldr	ip, [sp, #20]
   41948:	mov	lr, r8
   4194c:	mov	r8, r7
   41950:	rsb	sl, r0, #0
   41954:	b	41b3c <fputs@plt+0x30754>
   41958:	ldr	r0, [sp, #32]
   4195c:	ldrsb	r1, [r0, r6]!
   41960:	cmp	r1, #0
   41964:	bmi	4199c <fputs@plt+0x305b4>
   41968:	uxtb	r9, r1
   4196c:	str	r9, [sp, #36]	; 0x24
   41970:	b	419b0 <fputs@plt+0x305c8>
   41974:	vldr	d0, [r8]
   41978:	ldr	r0, [sp, #40]	; 0x28
   4197c:	ldr	r1, [sp, #44]	; 0x2c
   41980:	bl	40830 <fputs@plt+0x2f448>
   41984:	mov	sl, r0
   41988:	b	41b34 <fputs@plt+0x3074c>
   4198c:	cmp	sl, #0
   41990:	bmi	41ac0 <fputs@plt+0x306d8>
   41994:	str	r9, [sp, #36]	; 0x24
   41998:	b	41ad4 <fputs@plt+0x306ec>
   4199c:	add	r1, sp, #36	; 0x24
   419a0:	mov	r7, lr
   419a4:	bl	3e584 <fputs@plt+0x2d19c>
   419a8:	ldr	r9, [sp, #36]	; 0x24
   419ac:	mov	lr, r7
   419b0:	cmp	r9, #12
   419b4:	bcc	41bbc <fputs@plt+0x307d4>
   419b8:	tst	r9, #1
   419bc:	beq	41bc4 <fputs@plt+0x307dc>
   419c0:	ldr	r1, [sp, #28]
   419c4:	sub	r0, r9, #12
   419c8:	lsr	r5, r0, #1
   419cc:	add	r0, r4, r0, lsr #1
   419d0:	str	r5, [sp, #52]	; 0x34
   419d4:	cmp	r0, r1
   419d8:	bhi	41bcc <fputs@plt+0x307e4>
   419dc:	ldr	r1, [sp, #16]
   419e0:	str	lr, [sp, #24]
   419e4:	add	r0, r1, lr, lsl #2
   419e8:	ldr	r2, [r0, #20]
   419ec:	cmp	r2, #0
   419f0:	beq	41b04 <fputs@plt+0x3071c>
   419f4:	ldrb	r0, [r1, #4]
   419f8:	ldr	r3, [sp, #8]
   419fc:	strb	r0, [sp, #50]	; 0x32
   41a00:	ldr	r0, [sp, #32]
   41a04:	ldr	r1, [r1, #12]
   41a08:	add	r0, r0, r4
   41a0c:	str	r0, [sp, #56]	; 0x38
   41a10:	mov	r0, #2
   41a14:	strh	r0, [sp, #48]	; 0x30
   41a18:	str	r1, [sp, #72]	; 0x48
   41a1c:	add	r0, sp, #40	; 0x28
   41a20:	mov	r1, r8
   41a24:	bl	40900 <fputs@plt+0x2f518>
   41a28:	mov	sl, r0
   41a2c:	b	41b30 <fputs@plt+0x30748>
   41a30:	sub	r0, r9, #8
   41a34:	mov	r1, #0
   41a38:	b	41a9c <fputs@plt+0x306b4>
   41a3c:	ldrsb	r1, [r0]
   41a40:	ldrb	r0, [r0, #1]
   41a44:	orr	r0, r0, r1, lsl #8
   41a48:	b	41a70 <fputs@plt+0x30688>
   41a4c:	ldrb	r2, [r0, #1]
   41a50:	ldrsb	r1, [r0]
   41a54:	ldrb	r0, [r0, #2]
   41a58:	lsl	r2, r2, #8
   41a5c:	orr	r1, r2, r1, lsl #16
   41a60:	orr	r0, r1, r0
   41a64:	b	41a70 <fputs@plt+0x30688>
   41a68:	ldr	r0, [r0]
   41a6c:	rev	r0, r0
   41a70:	asr	r1, r0, #31
   41a74:	b	41a9c <fputs@plt+0x306b4>
   41a78:	ldrsb	r1, [r0]
   41a7c:	ldrb	r2, [r0, #1]
   41a80:	ldr	r0, [r0, #2]
   41a84:	orr	r1, r2, r1, lsl #8
   41a88:	b	41a98 <fputs@plt+0x306b0>
   41a8c:	ldr	r1, [r0]
   41a90:	ldr	r0, [r0, #4]
   41a94:	rev	r1, r1
   41a98:	rev	r0, r0
   41a9c:	ldrd	r2, [r8]
   41aa0:	subs	r7, r0, r2
   41aa4:	sbcs	r7, r1, r3
   41aa8:	blt	41bf4 <fputs@plt+0x3080c>
   41aac:	subs	r0, r2, r0
   41ab0:	mov	sl, #1
   41ab4:	sbcs	r0, r3, r1
   41ab8:	bge	41b44 <fputs@plt+0x3075c>
   41abc:	b	41bf4 <fputs@plt+0x3080c>
   41ac0:	add	r1, sp, #36	; 0x24
   41ac4:	mov	r7, lr
   41ac8:	bl	3e584 <fputs@plt+0x2d19c>
   41acc:	ldr	r9, [sp, #36]	; 0x24
   41ad0:	mov	lr, r7
   41ad4:	mvn	sl, #0
   41ad8:	cmp	r9, #12
   41adc:	bcc	41bf4 <fputs@plt+0x3080c>
   41ae0:	ands	r0, r9, #1
   41ae4:	bne	41bf4 <fputs@plt+0x3080c>
   41ae8:	ldr	r2, [sp, #28]
   41aec:	sub	r0, r9, #12
   41af0:	add	r1, r4, r0, lsr #1
   41af4:	cmp	r1, r2
   41af8:	bhi	41c14 <fputs@plt+0x3082c>
   41afc:	str	lr, [sp, #24]
   41b00:	lsr	r5, r0, #1
   41b04:	ldr	r7, [r8, #12]
   41b08:	ldr	r0, [sp, #32]
   41b0c:	ldr	r1, [r8, #16]
   41b10:	cmp	r5, r7
   41b14:	mov	r2, r7
   41b18:	add	r0, r0, r4
   41b1c:	movlt	r2, r5
   41b20:	bl	1110c <memcmp@plt>
   41b24:	cmp	r0, #0
   41b28:	bne	41bec <fputs@plt+0x30804>
   41b2c:	sub	sl, r5, r7
   41b30:	ldr	r5, [sp, #12]
   41b34:	ldr	ip, [sp, #20]
   41b38:	ldr	lr, [sp, #24]
   41b3c:	cmp	sl, #0
   41b40:	bne	41bf4 <fputs@plt+0x3080c>
   41b44:	add	r8, r8, #40	; 0x28
   41b48:	add	lr, lr, #1
   41b4c:	cmp	r9, #128	; 0x80
   41b50:	bcc	41b60 <fputs@plt+0x30778>
   41b54:	sub	r0, r9, #12
   41b58:	lsr	r0, r0, #1
   41b5c:	b	41b6c <fputs@plt+0x30784>
   41b60:	movw	r0, #49786	; 0xc27a
   41b64:	movt	r0, #8
   41b68:	ldrb	r0, [r0, r9]
   41b6c:	mov	r1, #0
   41b70:	lsr	r2, r9, #7
   41b74:	add	r6, r6, #1
   41b78:	orr	r9, r2, r1, lsl #25
   41b7c:	orr	r2, r9, r1, lsr #7
   41b80:	lsr	r1, r1, #7
   41b84:	cmp	r2, #0
   41b88:	bne	41b70 <fputs@plt+0x30788>
   41b8c:	cmp	r6, ip
   41b90:	bcs	41bac <fputs@plt+0x307c4>
   41b94:	add	r4, r0, r4
   41b98:	ldr	r0, [sp, #28]
   41b9c:	cmp	r4, r0
   41ba0:	ldrhls	r0, [r5, #8]
   41ba4:	cmpls	lr, r0
   41ba8:	bcc	417f0 <fputs@plt+0x30408>
   41bac:	mov	r0, #1
   41bb0:	strb	r0, [r5, #14]
   41bb4:	ldrsb	sl, [r5, #10]
   41bb8:	b	41c08 <fputs@plt+0x30820>
   41bbc:	mvn	sl, #0
   41bc0:	b	41bf4 <fputs@plt+0x3080c>
   41bc4:	mov	sl, #1
   41bc8:	b	41bf4 <fputs@plt+0x3080c>
   41bcc:	movw	r0, #62189	; 0xf2ed
   41bd0:	movt	r0, #8
   41bd4:	add	r0, r0, #20
   41bd8:	str	r0, [sp]
   41bdc:	movw	r0, #6405	; 0x1905
   41be0:	movt	r0, #1
   41be4:	add	r3, r0, #75	; 0x4b
   41be8:	b	41c30 <fputs@plt+0x30848>
   41bec:	ldr	lr, [sp, #24]
   41bf0:	mov	sl, r0
   41bf4:	ldr	r0, [sp, #16]
   41bf8:	ldr	r0, [r0, #16]
   41bfc:	ldrb	r0, [r0, lr]
   41c00:	cmp	r0, #0
   41c04:	rsbne	sl, sl, #0
   41c08:	mov	r0, sl
   41c0c:	sub	sp, fp, #28
   41c10:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   41c14:	movw	r0, #62189	; 0xf2ed
   41c18:	movt	r0, #8
   41c1c:	add	r0, r0, #20
   41c20:	str	r0, [sp]
   41c24:	movw	r0, #6405	; 0x1905
   41c28:	movt	r0, #1
   41c2c:	orr	r3, r0, #104	; 0x68
   41c30:	movw	r1, #62796	; 0xf54c
   41c34:	movw	r2, #63094	; 0xf676
   41c38:	mov	r0, #11
   41c3c:	mov	r4, #11
   41c40:	movt	r1, #8
   41c44:	movt	r2, #8
   41c48:	bl	15e38 <fputs@plt+0x4a50>
   41c4c:	ldr	r0, [sp, #8]
   41c50:	mov	sl, #0
   41c54:	strb	r4, [r0]
   41c58:	b	41c08 <fputs@plt+0x30820>
   41c5c:	push	{r4, r5, r6, sl, fp, lr}
   41c60:	add	fp, sp, #16
   41c64:	mov	r4, r0
   41c68:	ldrb	r0, [r0, #66]	; 0x42
   41c6c:	mov	r5, r1
   41c70:	cmp	r0, #1
   41c74:	bne	41cb8 <fputs@plt+0x308d0>
   41c78:	ldrsb	r1, [r4, #68]	; 0x44
   41c7c:	add	r2, r4, r1, lsl #1
   41c80:	add	r0, r4, r1, lsl #2
   41c84:	ldrh	r3, [r2, #80]	; 0x50
   41c88:	ldr	r0, [r0, #120]	; 0x78
   41c8c:	add	r3, r3, #1
   41c90:	strh	r3, [r2, #80]	; 0x50
   41c94:	uxth	r3, r3
   41c98:	ldrh	r6, [r0, #18]
   41c9c:	ldrb	r2, [r0, #4]
   41ca0:	cmp	r3, r6
   41ca4:	bcs	41d04 <fputs@plt+0x3091c>
   41ca8:	mov	r0, #0
   41cac:	cmp	r2, #0
   41cb0:	bne	41d00 <fputs@plt+0x30918>
   41cb4:	b	41db0 <fputs@plt+0x309c8>
   41cb8:	cmp	r0, #3
   41cbc:	bcc	41cd4 <fputs@plt+0x308ec>
   41cc0:	mov	r0, r4
   41cc4:	bl	40b80 <fputs@plt+0x2f798>
   41cc8:	cmp	r0, #0
   41ccc:	bne	41d00 <fputs@plt+0x30918>
   41cd0:	ldrb	r0, [r4, #66]	; 0x42
   41cd4:	cmp	r0, #0
   41cd8:	beq	41d7c <fputs@plt+0x30994>
   41cdc:	ldr	r1, [r4, #60]	; 0x3c
   41ce0:	cmp	r1, #0
   41ce4:	beq	41c78 <fputs@plt+0x30890>
   41ce8:	mov	r0, #0
   41cec:	cmp	r1, #0
   41cf0:	mov	r2, #1
   41cf4:	str	r0, [r4, #60]	; 0x3c
   41cf8:	strb	r2, [r4, #66]	; 0x42
   41cfc:	ble	41c78 <fputs@plt+0x30890>
   41d00:	pop	{r4, r5, r6, sl, fp, pc}
   41d04:	cmp	r2, #0
   41d08:	beq	41d8c <fputs@plt+0x309a4>
   41d0c:	uxtb	r1, r1
   41d10:	mov	r6, #0
   41d14:	tst	r1, #255	; 0xff
   41d18:	beq	41dbc <fputs@plt+0x309d4>
   41d1c:	sub	r1, r1, #1
   41d20:	strh	r6, [r4, #34]	; 0x22
   41d24:	strb	r1, [r4, #68]	; 0x44
   41d28:	ldrb	r1, [r4, #64]	; 0x40
   41d2c:	and	r1, r1, #249	; 0xf9
   41d30:	strb	r1, [r4, #64]	; 0x40
   41d34:	ldr	r0, [r0, #72]	; 0x48
   41d38:	bl	2de80 <fputs@plt+0x1ca98>
   41d3c:	ldrsb	r1, [r4, #68]	; 0x44
   41d40:	add	r0, r4, r1, lsl #1
   41d44:	ldrh	r2, [r0, #80]	; 0x50
   41d48:	add	r0, r4, r1, lsl #2
   41d4c:	uxtb	r1, r1
   41d50:	ldr	r0, [r0, #120]	; 0x78
   41d54:	ldrh	r3, [r0, #18]
   41d58:	cmp	r2, r3
   41d5c:	bcs	41d14 <fputs@plt+0x3092c>
   41d60:	ldrb	r0, [r0, #2]
   41d64:	cmp	r0, #0
   41d68:	beq	41d84 <fputs@plt+0x3099c>
   41d6c:	mov	r0, r4
   41d70:	mov	r1, r5
   41d74:	pop	{r4, r5, r6, sl, fp, lr}
   41d78:	b	3f394 <fputs@plt+0x2dfac>
   41d7c:	mov	r0, #1
   41d80:	str	r0, [r5]
   41d84:	mov	r0, #0
   41d88:	pop	{r4, r5, r6, sl, fp, pc}
   41d8c:	ldr	r1, [r0, #56]	; 0x38
   41d90:	ldrb	r0, [r0, #5]
   41d94:	add	r0, r0, r1
   41d98:	ldr	r0, [r0, #8]
   41d9c:	rev	r1, r0
   41da0:	mov	r0, r4
   41da4:	bl	41110 <fputs@plt+0x2fd28>
   41da8:	cmp	r0, #0
   41dac:	popne	{r4, r5, r6, sl, fp, pc}
   41db0:	mov	r0, r4
   41db4:	pop	{r4, r5, r6, sl, fp, lr}
   41db8:	b	41dd0 <fputs@plt+0x309e8>
   41dbc:	mov	r0, #1
   41dc0:	str	r0, [r5]
   41dc4:	mov	r0, #0
   41dc8:	strb	r0, [r4, #66]	; 0x42
   41dcc:	pop	{r4, r5, r6, sl, fp, pc}
   41dd0:	push	{r4, sl, fp, lr}
   41dd4:	add	fp, sp, #8
   41dd8:	mov	r4, r0
   41ddc:	ldrsb	r1, [r4, #68]	; 0x44
   41de0:	add	r0, r4, r1, lsl #2
   41de4:	ldr	r0, [r0, #120]	; 0x78
   41de8:	ldrb	r2, [r0, #4]
   41dec:	cmp	r2, #0
   41df0:	bne	41e34 <fputs@plt+0x30a4c>
   41df4:	add	r1, r4, r1, lsl #1
   41df8:	ldr	r3, [r0, #64]	; 0x40
   41dfc:	ldr	r2, [r0, #56]	; 0x38
   41e00:	ldrh	r0, [r0, #20]
   41e04:	ldrh	r1, [r1, #80]	; 0x50
   41e08:	ldrb	r1, [r3, r1, lsl #1]!
   41e0c:	ldrb	r3, [r3, #1]
   41e10:	orr	r1, r3, r1, lsl #8
   41e14:	and	r0, r1, r0
   41e18:	ldr	r0, [r2, r0]
   41e1c:	rev	r1, r0
   41e20:	mov	r0, r4
   41e24:	bl	41110 <fputs@plt+0x2fd28>
   41e28:	cmp	r0, #0
   41e2c:	beq	41ddc <fputs@plt+0x309f4>
   41e30:	pop	{r4, sl, fp, pc}
   41e34:	mov	r0, #0
   41e38:	pop	{r4, sl, fp, pc}
   41e3c:	push	{r4, r5, r6, sl, fp, lr}
   41e40:	add	fp, sp, #16
   41e44:	mov	r4, r0
   41e48:	ldrb	r0, [r0, #66]	; 0x42
   41e4c:	mov	r5, r1
   41e50:	cmp	r0, #1
   41e54:	bne	41f0c <fputs@plt+0x30b24>
   41e58:	ldrsb	r0, [r4, #68]	; 0x44
   41e5c:	add	r3, r4, r0, lsl #2
   41e60:	add	r2, r4, r0, lsl #1
   41e64:	ldr	r3, [r3, #120]	; 0x78
   41e68:	ldrh	r1, [r2, #80]!	; 0x50
   41e6c:	ldrb	r6, [r3, #4]
   41e70:	cmp	r6, #0
   41e74:	beq	41f58 <fputs@plt+0x30b70>
   41e78:	cmp	r1, #0
   41e7c:	bne	41ed8 <fputs@plt+0x30af0>
   41e80:	uxtb	r3, r0
   41e84:	mov	r6, #0
   41e88:	tst	r3, #255	; 0xff
   41e8c:	beq	41fac <fputs@plt+0x30bc4>
   41e90:	sub	r1, r3, #1
   41e94:	strh	r6, [r4, #34]	; 0x22
   41e98:	add	r0, r4, r0, lsl #2
   41e9c:	strb	r1, [r4, #68]	; 0x44
   41ea0:	ldrb	r1, [r4, #64]	; 0x40
   41ea4:	and	r1, r1, #249	; 0xf9
   41ea8:	strb	r1, [r4, #64]	; 0x40
   41eac:	ldr	r0, [r0, #120]	; 0x78
   41eb0:	ldr	r0, [r0, #72]	; 0x48
   41eb4:	bl	2de80 <fputs@plt+0x1ca98>
   41eb8:	ldrsb	r0, [r4, #68]	; 0x44
   41ebc:	add	r2, r4, r0, lsl #1
   41ec0:	uxtb	r3, r0
   41ec4:	ldrh	r1, [r2, #80]!	; 0x50
   41ec8:	cmp	r1, #0
   41ecc:	beq	41e88 <fputs@plt+0x30aa0>
   41ed0:	add	r0, r4, r0, lsl #2
   41ed4:	ldr	r3, [r0, #120]	; 0x78
   41ed8:	sub	r0, r1, #1
   41edc:	strh	r0, [r2]
   41ee0:	mov	r0, #0
   41ee4:	ldrb	r1, [r3, #2]
   41ee8:	cmp	r1, #0
   41eec:	beq	41f8c <fputs@plt+0x30ba4>
   41ef0:	ldrb	r1, [r3, #4]
   41ef4:	cmp	r1, #0
   41ef8:	popne	{r4, r5, r6, sl, fp, pc}
   41efc:	mov	r0, r4
   41f00:	mov	r1, r5
   41f04:	pop	{r4, r5, r6, sl, fp, lr}
   41f08:	b	3f410 <fputs@plt+0x2e028>
   41f0c:	cmp	r0, #3
   41f10:	bcc	41f28 <fputs@plt+0x30b40>
   41f14:	mov	r0, r4
   41f18:	bl	40b80 <fputs@plt+0x2f798>
   41f1c:	cmp	r0, #0
   41f20:	bne	41f8c <fputs@plt+0x30ba4>
   41f24:	ldrb	r0, [r4, #66]	; 0x42
   41f28:	cmp	r0, #0
   41f2c:	beq	41f90 <fputs@plt+0x30ba8>
   41f30:	ldr	r1, [r4, #60]	; 0x3c
   41f34:	cmp	r1, #0
   41f38:	beq	41e58 <fputs@plt+0x30a70>
   41f3c:	mov	r0, #0
   41f40:	cmp	r1, #0
   41f44:	mov	r2, #1
   41f48:	str	r0, [r4, #60]	; 0x3c
   41f4c:	strb	r2, [r4, #66]	; 0x42
   41f50:	bpl	41e58 <fputs@plt+0x30a70>
   41f54:	b	41f8c <fputs@plt+0x30ba4>
   41f58:	ldr	r2, [r3, #64]	; 0x40
   41f5c:	ldr	r0, [r3, #56]	; 0x38
   41f60:	ldrb	r1, [r2, r1, lsl #1]!
   41f64:	ldrb	r2, [r2, #1]
   41f68:	orr	r1, r2, r1, lsl #8
   41f6c:	ldrh	r2, [r3, #20]
   41f70:	and	r1, r1, r2
   41f74:	ldr	r0, [r0, r1]
   41f78:	rev	r1, r0
   41f7c:	mov	r0, r4
   41f80:	bl	41110 <fputs@plt+0x2fd28>
   41f84:	cmp	r0, #0
   41f88:	beq	41fa0 <fputs@plt+0x30bb8>
   41f8c:	pop	{r4, r5, r6, sl, fp, pc}
   41f90:	mov	r0, #1
   41f94:	str	r0, [r5]
   41f98:	mov	r0, #0
   41f9c:	pop	{r4, r5, r6, sl, fp, pc}
   41fa0:	mov	r0, r4
   41fa4:	pop	{r4, r5, r6, sl, fp, lr}
   41fa8:	b	41fc0 <fputs@plt+0x30bd8>
   41fac:	mov	r0, #0
   41fb0:	mov	r1, #1
   41fb4:	strb	r0, [r4, #66]	; 0x42
   41fb8:	str	r1, [r5]
   41fbc:	pop	{r4, r5, r6, sl, fp, pc}
   41fc0:	push	{r4, sl, fp, lr}
   41fc4:	add	fp, sp, #8
   41fc8:	mov	r4, r0
   41fcc:	ldrsb	r0, [r4, #68]	; 0x44
   41fd0:	add	r1, r4, r0, lsl #2
   41fd4:	ldr	r1, [r1, #120]	; 0x78
   41fd8:	ldrb	r2, [r1, #4]
   41fdc:	cmp	r2, #0
   41fe0:	bne	42018 <fputs@plt+0x30c30>
   41fe4:	ldr	r2, [r1, #56]	; 0x38
   41fe8:	ldrb	r3, [r1, #5]
   41fec:	ldrh	r1, [r1, #18]
   41ff0:	add	r0, r4, r0, lsl #1
   41ff4:	add	r2, r3, r2
   41ff8:	ldr	r2, [r2, #8]
   41ffc:	strh	r1, [r0, #80]	; 0x50
   42000:	mov	r0, r4
   42004:	rev	r1, r2
   42008:	bl	41110 <fputs@plt+0x2fd28>
   4200c:	cmp	r0, #0
   42010:	beq	41fcc <fputs@plt+0x30be4>
   42014:	pop	{r4, sl, fp, pc}
   42018:	ldrh	r1, [r1, #18]
   4201c:	add	r0, r4, r0, lsl #1
   42020:	sub	r1, r1, #1
   42024:	strh	r1, [r0, #80]	; 0x50
   42028:	mov	r0, #0
   4202c:	pop	{r4, sl, fp, pc}
   42030:	push	{r4, r5, r6, r7, fp, lr}
   42034:	add	fp, sp, #16
   42038:	ldrb	r1, [r0, #11]
   4203c:	cmp	r1, #0
   42040:	beq	420a4 <fputs@plt+0x30cbc>
   42044:	mov	ip, #0
   42048:	strb	ip, [r0, #11]
   4204c:	ldr	r1, [r0, #4]
   42050:	ldr	r1, [r1, #8]
   42054:	cmp	r1, #0
   42058:	beq	420a4 <fputs@plt+0x30cbc>
   4205c:	ldr	lr, [fp, #8]
   42060:	mov	r4, #1
   42064:	ldrb	r5, [r1, #64]	; 0x40
   42068:	tst	r5, #16
   4206c:	beq	42098 <fputs@plt+0x30cb0>
   42070:	cmp	lr, #0
   42074:	strb	r4, [r0, #11]
   42078:	beq	42084 <fputs@plt+0x30c9c>
   4207c:	strb	ip, [r1, #66]	; 0x42
   42080:	b	42098 <fputs@plt+0x30cb0>
   42084:	ldrd	r6, [r1, #16]
   42088:	eor	r5, r7, r3
   4208c:	eor	r6, r6, r2
   42090:	orrs	r5, r6, r5
   42094:	strbeq	ip, [r1, #66]	; 0x42
   42098:	ldr	r1, [r1, #8]
   4209c:	cmp	r1, #0
   420a0:	bne	42064 <fputs@plt+0x30c7c>
   420a4:	pop	{r4, r5, r6, r7, fp, pc}
   420a8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   420ac:	add	fp, sp, #28
   420b0:	sub	sp, sp, #44	; 0x2c
   420b4:	ldr	r3, [r0, #80]	; 0x50
   420b8:	ldr	r4, [r0, #52]	; 0x34
   420bc:	mov	r7, r2
   420c0:	add	r2, sp, #16
   420c4:	mov	r5, r1
   420c8:	mov	r6, r0
   420cc:	blx	r3
   420d0:	ldrh	r2, [sp, #34]	; 0x22
   420d4:	strh	r2, [r7]
   420d8:	mov	r7, #0
   420dc:	ldr	r0, [sp, #28]
   420e0:	ldrh	r1, [sp, #32]
   420e4:	cmp	r0, r1
   420e8:	beq	42274 <fputs@plt+0x30e8c>
   420ec:	ldrh	r3, [r6, #20]
   420f0:	ldr	r7, [r6, #56]	; 0x38
   420f4:	add	r2, r5, r2
   420f8:	add	r3, r7, r3
   420fc:	sub	r7, r2, #1
   42100:	cmp	r7, r3
   42104:	bls	42138 <fputs@plt+0x30d50>
   42108:	movw	r0, #62189	; 0xf2ed
   4210c:	movw	r1, #62796	; 0xf54c
   42110:	movw	r2, #63094	; 0xf676
   42114:	movw	r3, #61810	; 0xf172
   42118:	mov	r7, #11
   4211c:	movt	r0, #8
   42120:	movt	r1, #8
   42124:	movt	r2, #8
   42128:	add	r0, r0, #20
   4212c:	str	r0, [sp]
   42130:	mov	r0, #11
   42134:	b	42270 <fputs@plt+0x30e88>
   42138:	mvn	r1, r1
   4213c:	mov	sl, #0
   42140:	add	r5, sp, #12
   42144:	add	r0, r0, r1
   42148:	ldr	r1, [r4, #36]	; 0x24
   4214c:	sub	r1, r1, #4
   42150:	add	r0, r0, r1
   42154:	udiv	r8, r0, r1
   42158:	ldr	r0, [r2, #-4]
   4215c:	rev	r6, r0
   42160:	movw	r0, #62189	; 0xf2ed
   42164:	movt	r0, #8
   42168:	add	r9, r0, #20
   4216c:	cmp	r8, #0
   42170:	beq	42280 <fputs@plt+0x30e98>
   42174:	cmp	r6, #2
   42178:	str	sl, [sp, #12]
   4217c:	str	sl, [sp, #8]
   42180:	bcc	42250 <fputs@plt+0x30e68>
   42184:	ldr	r0, [r4, #44]	; 0x2c
   42188:	cmp	r6, r0
   4218c:	bhi	42250 <fputs@plt+0x30e68>
   42190:	subs	r8, r8, #1
   42194:	beq	421c0 <fputs@plt+0x30dd8>
   42198:	mov	r0, r4
   4219c:	mov	r1, r6
   421a0:	add	r2, sp, #8
   421a4:	mov	r3, r5
   421a8:	bl	303c0 <fputs@plt+0x1efd8>
   421ac:	cmp	r0, #0
   421b0:	bne	42288 <fputs@plt+0x30ea0>
   421b4:	ldr	r1, [sp, #8]
   421b8:	cmp	r1, #0
   421bc:	bne	421dc <fputs@plt+0x30df4>
   421c0:	mov	r0, r4
   421c4:	mov	r1, r6
   421c8:	bl	44300 <fputs@plt+0x32f18>
   421cc:	mov	r1, r0
   421d0:	cmp	r0, #0
   421d4:	str	r0, [sp, #8]
   421d8:	beq	42214 <fputs@plt+0x30e2c>
   421dc:	ldr	r0, [r1, #72]	; 0x48
   421e0:	ldrh	r0, [r0, #26]
   421e4:	cmp	r0, #1
   421e8:	beq	42218 <fputs@plt+0x30e30>
   421ec:	movw	r1, #62796	; 0xf54c
   421f0:	movw	r2, #63094	; 0xf676
   421f4:	mov	r0, #11
   421f8:	movw	r3, #61846	; 0xf196
   421fc:	str	r9, [sp]
   42200:	mov	r7, #11
   42204:	movt	r1, #8
   42208:	movt	r2, #8
   4220c:	bl	15e38 <fputs@plt+0x4a50>
   42210:	b	42228 <fputs@plt+0x30e40>
   42214:	mov	r1, #0
   42218:	mov	r0, r4
   4221c:	mov	r2, r6
   42220:	bl	44364 <fputs@plt+0x32f7c>
   42224:	mov	r7, r0
   42228:	ldr	r0, [sp, #8]
   4222c:	cmp	r0, #0
   42230:	beq	42240 <fputs@plt+0x30e58>
   42234:	ldr	r0, [r0, #72]	; 0x48
   42238:	cmp	r0, #0
   4223c:	blne	2de80 <fputs@plt+0x1ca98>
   42240:	ldr	r6, [sp, #12]
   42244:	cmp	r7, #0
   42248:	beq	4216c <fputs@plt+0x30d84>
   4224c:	b	42274 <fputs@plt+0x30e8c>
   42250:	movw	r1, #62796	; 0xf54c
   42254:	movw	r2, #63094	; 0xf676
   42258:	mov	r0, #11
   4225c:	movw	r3, #61826	; 0xf182
   42260:	str	r9, [sp]
   42264:	mov	r7, #11
   42268:	movt	r1, #8
   4226c:	movt	r2, #8
   42270:	bl	15e38 <fputs@plt+0x4a50>
   42274:	mov	r0, r7
   42278:	sub	sp, fp, #28
   4227c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   42280:	mov	r7, #0
   42284:	b	42274 <fputs@plt+0x30e8c>
   42288:	mov	r7, r0
   4228c:	b	42274 <fputs@plt+0x30e8c>
   42290:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   42294:	add	fp, sp, #24
   42298:	sub	sp, sp, #8
   4229c:	mov	r4, r0
   422a0:	ldr	r0, [r3]
   422a4:	cmp	r0, #0
   422a8:	bne	42330 <fputs@plt+0x30f48>
   422ac:	ldr	r7, [r4, #64]	; 0x40
   422b0:	mov	r9, r1
   422b4:	mov	r5, r3
   422b8:	ldrb	r3, [r4, #5]
   422bc:	ldrb	r0, [r7, r1, lsl #1]!
   422c0:	ldrb	r1, [r7, #1]
   422c4:	orr	r1, r1, r0, lsl #8
   422c8:	ldr	r0, [r4, #56]	; 0x38
   422cc:	add	r8, r3, r0
   422d0:	mov	r6, r8
   422d4:	ldrb	r0, [r6, #5]!
   422d8:	ldrb	r3, [r6, #1]
   422dc:	orr	r0, r3, r0, lsl #8
   422e0:	cmp	r1, r0
   422e4:	bcc	422fc <fputs@plt+0x30f14>
   422e8:	ldr	r3, [r4, #52]	; 0x34
   422ec:	add	r0, r1, r2
   422f0:	ldr	r3, [r3, #36]	; 0x24
   422f4:	cmp	r0, r3
   422f8:	bls	42338 <fputs@plt+0x30f50>
   422fc:	movw	r0, #62189	; 0xf2ed
   42300:	movw	r1, #62796	; 0xf54c
   42304:	movw	r2, #63094	; 0xf676
   42308:	movw	r3, #62080	; 0xf280
   4230c:	mov	r4, #11
   42310:	movt	r0, #8
   42314:	movt	r1, #8
   42318:	movt	r2, #8
   4231c:	add	r0, r0, #20
   42320:	str	r0, [sp]
   42324:	mov	r0, #11
   42328:	bl	15e38 <fputs@plt+0x4a50>
   4232c:	str	r4, [r5]
   42330:	sub	sp, fp, #24
   42334:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   42338:	uxth	r2, r2
   4233c:	mov	r0, r4
   42340:	bl	4471c <fputs@plt+0x33334>
   42344:	cmp	r0, #0
   42348:	beq	42354 <fputs@plt+0x30f6c>
   4234c:	str	r0, [r5]
   42350:	b	42330 <fputs@plt+0x30f48>
   42354:	ldrh	r0, [r4, #18]
   42358:	movw	r1, #65535	; 0xffff
   4235c:	sub	r0, r0, #1
   42360:	tst	r0, r1
   42364:	strh	r0, [r4, #18]
   42368:	beq	423a0 <fputs@plt+0x30fb8>
   4236c:	uxth	r0, r0
   42370:	add	r1, r7, #2
   42374:	sub	r0, r0, r9
   42378:	lsl	r2, r0, #1
   4237c:	mov	r0, r7
   42380:	bl	11328 <memmove@plt>
   42384:	ldrb	r0, [r4, #19]
   42388:	strb	r0, [r8, #3]
   4238c:	ldrb	r0, [r4, #18]
   42390:	strb	r0, [r8, #4]
   42394:	ldrh	r0, [r4, #16]
   42398:	add	r0, r0, #2
   4239c:	b	423e4 <fputs@plt+0x30ffc>
   423a0:	mov	r0, #0
   423a4:	strb	r0, [r8, #7]
   423a8:	str	r0, [r8, #1]
   423ac:	ldr	r0, [r4, #52]	; 0x34
   423b0:	ldr	r0, [r0, #36]	; 0x24
   423b4:	lsr	r0, r0, #8
   423b8:	strb	r0, [r6]
   423bc:	ldr	r0, [r4, #52]	; 0x34
   423c0:	ldr	r0, [r0, #36]	; 0x24
   423c4:	strb	r0, [r6, #1]
   423c8:	ldr	r2, [r4, #52]	; 0x34
   423cc:	ldrb	r0, [r4, #5]
   423d0:	ldrb	r1, [r4, #6]
   423d4:	ldr	r2, [r2, #36]	; 0x24
   423d8:	sub	r0, r2, r0
   423dc:	sub	r0, r0, r1
   423e0:	sub	r0, r0, #8
   423e4:	strh	r0, [r4, #16]
   423e8:	b	42330 <fputs@plt+0x30f48>
   423ec:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   423f0:	add	fp, sp, #28
   423f4:	sub	sp, sp, #28
   423f8:	ldr	r5, [fp, #16]
   423fc:	mov	r4, r0
   42400:	ldr	r0, [r5]
   42404:	cmp	r0, #0
   42408:	bne	42484 <fputs@plt+0x3109c>
   4240c:	ldrb	r0, [r4, #1]
   42410:	ldr	sl, [fp, #12]
   42414:	ldr	r7, [fp, #8]
   42418:	mov	r6, r3
   4241c:	mov	r8, r2
   42420:	mov	r9, r1
   42424:	cmp	r0, #0
   42428:	bne	4243c <fputs@plt+0x31054>
   4242c:	ldrh	r0, [r4, #16]
   42430:	add	r1, r6, #2
   42434:	cmp	r1, r0
   42438:	ble	4248c <fputs@plt+0x310a4>
   4243c:	cmp	r7, #0
   42440:	beq	42458 <fputs@plt+0x31070>
   42444:	mov	r0, r7
   42448:	mov	r1, r8
   4244c:	mov	r2, r6
   42450:	bl	11244 <memcpy@plt>
   42454:	b	4245c <fputs@plt+0x31074>
   42458:	mov	r7, r8
   4245c:	cmp	sl, #0
   42460:	revne	r0, sl
   42464:	strne	r0, [r7]
   42468:	ldrb	r0, [r4, #1]
   4246c:	add	r1, r0, #1
   42470:	strb	r1, [r4, #1]
   42474:	add	r1, r4, r0, lsl #2
   42478:	add	r0, r4, r0, lsl #1
   4247c:	str	r7, [r1, #32]
   42480:	strh	r9, [r0, #22]
   42484:	sub	sp, fp, #28
   42488:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   4248c:	ldr	r0, [r4, #72]	; 0x48
   42490:	str	r1, [sp, #20]
   42494:	bl	18ba4 <fputs@plt+0x77bc>
   42498:	cmp	r0, #0
   4249c:	beq	424a8 <fputs@plt+0x310c0>
   424a0:	str	r0, [r5]
   424a4:	b	42484 <fputs@plt+0x3109c>
   424a8:	ldrb	r0, [r4, #5]
   424ac:	ldr	ip, [r4, #56]	; 0x38
   424b0:	mov	r1, #0
   424b4:	str	r1, [sp, #24]
   424b8:	add	r0, r0, ip
   424bc:	mov	r7, r0
   424c0:	ldrb	r1, [r7, #5]!
   424c4:	ldrb	r2, [r7, #1]
   424c8:	orr	r3, r2, r1, lsl #8
   424cc:	ldrh	r1, [r4, #18]
   424d0:	ldrh	r2, [r4, #14]
   424d4:	add	r1, r2, r1, lsl #1
   424d8:	cmp	r1, r3
   424dc:	bls	424fc <fputs@plt+0x31114>
   424e0:	cmp	r3, #0
   424e4:	bne	42550 <fputs@plt+0x31168>
   424e8:	ldr	r2, [r4, #52]	; 0x34
   424ec:	mov	r3, #65536	; 0x10000
   424f0:	ldr	r2, [r2, #36]	; 0x24
   424f4:	cmp	r2, #65536	; 0x10000
   424f8:	bne	42550 <fputs@plt+0x31168>
   424fc:	ldrb	r2, [r0, #2]
   42500:	str	ip, [sp, #16]
   42504:	cmp	r2, #0
   42508:	bne	42518 <fputs@plt+0x31130>
   4250c:	ldrb	r0, [r0, #1]
   42510:	cmp	r0, #0
   42514:	beq	4259c <fputs@plt+0x311b4>
   42518:	add	r1, r1, #2
   4251c:	cmp	r1, r3
   42520:	bgt	425a0 <fputs@plt+0x311b8>
   42524:	str	r1, [sp, #8]
   42528:	add	r2, sp, #24
   4252c:	mov	r0, r4
   42530:	mov	r1, r6
   42534:	str	r3, [sp, #12]
   42538:	bl	44a34 <fputs@plt+0x3364c>
   4253c:	cmp	r0, #0
   42540:	beq	42584 <fputs@plt+0x3119c>
   42544:	ldr	r1, [sp, #16]
   42548:	sub	r3, r0, r1
   4254c:	b	425e8 <fputs@plt+0x31200>
   42550:	movw	r0, #62189	; 0xf2ed
   42554:	movw	r1, #62796	; 0xf54c
   42558:	movw	r2, #63094	; 0xf676
   4255c:	movw	r3, #57308	; 0xdfdc
   42560:	movt	r0, #8
   42564:	movt	r1, #8
   42568:	movt	r2, #8
   4256c:	add	r0, r0, #20
   42570:	str	r0, [sp]
   42574:	mov	r0, #11
   42578:	bl	15e38 <fputs@plt+0x4a50>
   4257c:	mov	r0, #11
   42580:	b	424a0 <fputs@plt+0x310b8>
   42584:	ldr	r0, [sp, #24]
   42588:	ldr	r3, [sp, #12]
   4258c:	ldr	r1, [sp, #8]
   42590:	cmp	r0, #0
   42594:	bne	424a0 <fputs@plt+0x310b8>
   42598:	b	425a0 <fputs@plt+0x311b8>
   4259c:	add	r1, r1, #2
   425a0:	add	r0, r1, r6
   425a4:	cmp	r0, r3
   425a8:	ble	425d8 <fputs@plt+0x311f0>
   425ac:	mov	r0, r4
   425b0:	bl	44b84 <fputs@plt+0x3379c>
   425b4:	cmp	r0, #0
   425b8:	str	r0, [sp, #24]
   425bc:	bne	424a0 <fputs@plt+0x310b8>
   425c0:	ldrb	r0, [r7]
   425c4:	ldrb	r1, [r7, #1]
   425c8:	orr	r0, r1, r0, lsl #8
   425cc:	mov	r1, #1
   425d0:	sub	r0, r0, #1
   425d4:	uxtah	r3, r1, r0
   425d8:	ldr	r1, [sp, #16]
   425dc:	sub	r3, r3, r6
   425e0:	rev16	r0, r3
   425e4:	strh	r0, [r7]
   425e8:	ldr	r2, [sp, #20]
   425ec:	ldrh	r0, [r4, #16]
   425f0:	add	r7, r1, r3
   425f4:	mov	r1, r8
   425f8:	str	r3, [sp, #20]
   425fc:	sub	r0, r0, r2
   42600:	mov	r2, r6
   42604:	strh	r0, [r4, #16]
   42608:	mov	r0, r7
   4260c:	bl	11244 <memcpy@plt>
   42610:	cmp	sl, #0
   42614:	revne	r0, sl
   42618:	strne	r0, [r7]
   4261c:	ldr	r0, [r4, #64]	; 0x40
   42620:	ldrh	r1, [r4, #18]
   42624:	add	r6, r0, r9, lsl #1
   42628:	sub	r1, r1, r9
   4262c:	lsl	r2, r1, #1
   42630:	add	r0, r6, #2
   42634:	mov	r1, r6
   42638:	bl	11328 <memmove@plt>
   4263c:	ldr	r0, [sp, #20]
   42640:	ldr	r2, [sp, #16]
   42644:	rev16	r0, r0
   42648:	strh	r0, [r6]
   4264c:	ldrh	r0, [r4, #18]
   42650:	add	r0, r0, #1
   42654:	strh	r0, [r4, #18]
   42658:	ldrb	r0, [r4, #5]
   4265c:	add	r0, r0, r2
   42660:	ldrb	r1, [r0, #4]
   42664:	add	r1, r1, #1
   42668:	strb	r1, [r0, #4]
   4266c:	uxtb	r0, r1
   42670:	cmp	r0, r1
   42674:	beq	4268c <fputs@plt+0x312a4>
   42678:	ldrb	r0, [r4, #5]
   4267c:	add	r0, r0, r2
   42680:	ldrb	r1, [r0, #3]
   42684:	add	r1, r1, #1
   42688:	strb	r1, [r0, #3]
   4268c:	ldr	r0, [r4, #52]	; 0x34
   42690:	ldrb	r0, [r0, #17]
   42694:	cmp	r0, #0
   42698:	beq	42484 <fputs@plt+0x3109c>
   4269c:	mov	r0, r4
   426a0:	mov	r1, r8
   426a4:	mov	r2, r5
   426a8:	sub	sp, fp, #28
   426ac:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   426b0:	b	3192c <fputs@plt+0x20544>
   426b4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   426b8:	add	fp, sp, #28
   426bc:	sub	sp, sp, #372	; 0x174
   426c0:	mov	r8, r0
   426c4:	ldr	r0, [r0, #4]
   426c8:	movw	r1, #43691	; 0xaaab
   426cc:	mov	r4, #0
   426d0:	sub	sl, fp, #48	; 0x30
   426d4:	movt	r1, #43690	; 0xaaaa
   426d8:	ldrb	r6, [r8, #68]	; 0x44
   426dc:	str	r8, [sp, #68]	; 0x44
   426e0:	ldr	r0, [r0, #36]	; 0x24
   426e4:	lsl	r0, r0, #1
   426e8:	umull	r0, r1, r0, r1
   426ec:	lsr	r0, r1, #1
   426f0:	str	r0, [sp, #76]	; 0x4c
   426f4:	add	r0, sp, #147	; 0x93
   426f8:	add	r0, r0, #4
   426fc:	str	r0, [sp, #48]	; 0x30
   42700:	movw	r0, #62189	; 0xf2ed
   42704:	movt	r0, #8
   42708:	add	r0, r0, #20
   4270c:	str	r0, [sp, #52]	; 0x34
   42710:	mov	r0, #0
   42714:	str	r0, [sp, #100]	; 0x64
   42718:	sxtb	r0, r6
   4271c:	tst	r6, #255	; 0xff
   42720:	add	r1, r8, r0, lsl #2
   42724:	ldr	r7, [r1, #120]	; 0x78
   42728:	ldrb	r1, [r7, #1]
   4272c:	beq	42778 <fputs@plt+0x31390>
   42730:	cmp	r1, #0
   42734:	bne	42748 <fputs@plt+0x31360>
   42738:	ldrh	r1, [r7, #16]
   4273c:	ldr	r2, [sp, #76]	; 0x4c
   42740:	cmp	r2, r1
   42744:	bge	442e4 <fputs@plt+0x32efc>
   42748:	sub	r0, r0, #1
   4274c:	add	r1, r8, r0, lsl #1
   42750:	add	r0, r8, r0, lsl #2
   42754:	ldr	r9, [r0, #120]	; 0x78
   42758:	ldrh	r4, [r1, #80]	; 0x50
   4275c:	ldr	r0, [r9, #72]	; 0x48
   42760:	bl	18ba4 <fputs@plt+0x77bc>
   42764:	cmp	r0, #0
   42768:	beq	427ac <fputs@plt+0x313c4>
   4276c:	mov	r5, r0
   42770:	mov	r4, #0
   42774:	b	42b38 <fputs@plt+0x31750>
   42778:	cmp	r1, #0
   4277c:	beq	442e4 <fputs@plt+0x32efc>
   42780:	str	r4, [fp, #-68]	; 0xffffffbc
   42784:	str	r4, [fp, #-96]	; 0xffffffa0
   42788:	ldr	r0, [r7, #72]	; 0x48
   4278c:	ldr	r9, [r7, #52]	; 0x34
   42790:	bl	18ba4 <fputs@plt+0x77bc>
   42794:	cmp	r0, #0
   42798:	str	r0, [sp, #160]	; 0xa0
   4279c:	beq	42908 <fputs@plt+0x31520>
   427a0:	mov	r5, r0
   427a4:	str	r4, [r8, #124]	; 0x7c
   427a8:	b	429fc <fputs@plt+0x31614>
   427ac:	ldrb	r0, [r7, #3]
   427b0:	cmp	r0, #0
   427b4:	beq	42880 <fputs@plt+0x31498>
   427b8:	ldrb	r0, [r7, #1]
   427bc:	cmp	r0, #1
   427c0:	bne	42880 <fputs@plt+0x31498>
   427c4:	ldrh	r0, [r7, #22]
   427c8:	ldrh	r1, [r7, #18]
   427cc:	cmp	r0, r1
   427d0:	bne	42880 <fputs@plt+0x31498>
   427d4:	ldr	r1, [r9, #84]	; 0x54
   427d8:	cmp	r1, #1
   427dc:	beq	42880 <fputs@plt+0x31498>
   427e0:	ldrh	r1, [r9, #18]
   427e4:	cmp	r1, r4
   427e8:	bne	42880 <fputs@plt+0x31498>
   427ec:	mov	r2, #0
   427f0:	cmp	r0, #0
   427f4:	add	r1, sp, #160	; 0xa0
   427f8:	beq	43400 <fputs@plt+0x32018>
   427fc:	ldr	r4, [r7, #52]	; 0x34
   42800:	str	r2, [sp]
   42804:	sub	r2, fp, #96	; 0x60
   42808:	mov	r3, #0
   4280c:	mov	r0, r4
   42810:	bl	30688 <fputs@plt+0x1f2a0>
   42814:	mov	r5, r0
   42818:	cmp	r0, #0
   4281c:	str	r0, [fp, #-68]	; 0xffffffbc
   42820:	bne	43428 <fputs@plt+0x32040>
   42824:	ldr	r6, [r7, #32]
   42828:	mov	r0, r7
   4282c:	str	r6, [fp, #-116]	; 0xffffff8c
   42830:	mov	r1, r6
   42834:	ldr	r2, [r7, #76]	; 0x4c
   42838:	blx	r2
   4283c:	ldr	sl, [sp, #160]	; 0xa0
   42840:	str	r0, [sp, #140]	; 0x8c
   42844:	strh	r0, [fp, #-136]	; 0xffffff78
   42848:	mov	r1, #13
   4284c:	mov	r0, sl
   42850:	bl	2f0ec <fputs@plt+0x1dd04>
   42854:	mov	r0, sl
   42858:	mov	r1, #1
   4285c:	sub	r2, fp, #116	; 0x74
   42860:	sub	r3, fp, #136	; 0x88
   42864:	bl	44e24 <fputs@plt+0x33a3c>
   42868:	cmp	r0, #0
   4286c:	str	r0, [fp, #-68]	; 0xffffffbc
   42870:	beq	43850 <fputs@plt+0x32468>
   42874:	mov	r5, r0
   42878:	sub	sl, fp, #48	; 0x30
   4287c:	b	43428 <fputs@plt+0x32040>
   42880:	ldr	r0, [r8, #4]
   42884:	ldr	r0, [r0, #32]
   42888:	bl	2b000 <fputs@plt+0x19c18>
   4288c:	ldrb	r1, [r8, #67]	; 0x43
   42890:	mov	r2, #0
   42894:	mov	ip, #0
   42898:	cmp	r0, #0
   4289c:	str	r0, [sp, #112]	; 0x70
   428a0:	str	r2, [sp, #192]	; 0xc0
   428a4:	str	r2, [fp, #-36]	; 0xffffffdc
   428a8:	strb	r2, [fp, #-144]	; 0xffffff70
   428ac:	str	r2, [fp, #-148]	; 0xffffff6c
   428b0:	str	r2, [sp, #184]	; 0xb8
   428b4:	beq	4298c <fputs@plt+0x315a4>
   428b8:	and	r0, r1, #1
   428bc:	ldrb	r1, [r9, #1]
   428c0:	mov	r2, #0
   428c4:	str	r0, [sp, #104]	; 0x68
   428c8:	ldr	r0, [r9, #52]	; 0x34
   428cc:	str	r2, [sp, #124]	; 0x7c
   428d0:	str	r0, [sp, #140]	; 0x8c
   428d4:	ldrh	r0, [r9, #18]
   428d8:	add	r5, r0, r1
   428dc:	cmp	r5, #2
   428e0:	bcc	42a2c <fputs@plt+0x31644>
   428e4:	cmp	r4, #0
   428e8:	beq	42a14 <fputs@plt+0x3162c>
   428ec:	cmp	r5, r4
   428f0:	bne	42a1c <fputs@plt+0x31634>
   428f4:	ldr	r3, [sp, #104]	; 0x68
   428f8:	mvn	r2, #1
   428fc:	orr	r2, r3, r2
   42900:	add	r2, r2, r4
   42904:	b	42a20 <fputs@plt+0x31638>
   42908:	ldr	r3, [r7, #84]	; 0x54
   4290c:	mov	r0, #0
   42910:	sub	r1, fp, #68	; 0x44
   42914:	sub	r2, fp, #96	; 0x60
   42918:	mov	r4, #0
   4291c:	str	r0, [sp]
   42920:	mov	r0, r9
   42924:	bl	30688 <fputs@plt+0x1f2a0>
   42928:	ldr	r6, [fp, #-68]	; 0xffffffbc
   4292c:	add	r5, sp, #160	; 0xa0
   42930:	str	r0, [sp, #160]	; 0xa0
   42934:	mov	r0, r7
   42938:	mov	r2, r5
   4293c:	mov	r1, r6
   42940:	bl	44d70 <fputs@plt+0x33988>
   42944:	ldrb	r0, [r9, #17]
   42948:	cmp	r0, #0
   4294c:	beq	42968 <fputs@plt+0x31580>
   42950:	ldr	r3, [r7, #84]	; 0x54
   42954:	ldr	r1, [fp, #-96]	; 0xffffffa0
   42958:	mov	r0, r9
   4295c:	mov	r2, #5
   42960:	str	r5, [sp]
   42964:	bl	3161c <fputs@plt+0x20234>
   42968:	ldr	r5, [sp, #160]	; 0xa0
   4296c:	cmp	r5, #0
   42970:	beq	42994 <fputs@plt+0x315ac>
   42974:	cmp	r6, #0
   42978:	str	r4, [r8, #124]	; 0x7c
   4297c:	beq	429f8 <fputs@plt+0x31610>
   42980:	ldr	r0, [r6, #72]	; 0x48
   42984:	bl	2de80 <fputs@plt+0x1ca98>
   42988:	b	429f8 <fputs@plt+0x31610>
   4298c:	mov	r5, #7
   42990:	b	42b20 <fputs@plt+0x31738>
   42994:	ldrb	r2, [r7, #1]
   42998:	add	r0, r6, #22
   4299c:	add	r1, r7, #22
   429a0:	lsl	r2, r2, #1
   429a4:	bl	11244 <memcpy@plt>
   429a8:	ldrb	r2, [r7, #1]
   429ac:	add	r0, r6, #32
   429b0:	add	r1, r7, #32
   429b4:	lsl	r2, r2, #2
   429b8:	bl	11244 <memcpy@plt>
   429bc:	ldrb	r0, [r7, #1]
   429c0:	strb	r0, [r6, #1]
   429c4:	ldr	r0, [r6, #56]	; 0x38
   429c8:	ldrb	r0, [r0]
   429cc:	and	r1, r0, #247	; 0xf7
   429d0:	mov	r0, r7
   429d4:	bl	2f0ec <fputs@plt+0x1dd04>
   429d8:	ldr	r0, [r7, #56]	; 0x38
   429dc:	ldrb	r1, [r7, #5]
   429e0:	mov	r5, #0
   429e4:	add	r0, r1, r0
   429e8:	ldr	r1, [fp, #-96]	; 0xffffffa0
   429ec:	rev	r1, r1
   429f0:	str	r1, [r0, #8]
   429f4:	str	r6, [r8, #124]	; 0x7c
   429f8:	mov	r4, #0
   429fc:	cmp	r5, #0
   42a00:	bne	442e8 <fputs@plt+0x32f00>
   42a04:	mov	r5, #0
   42a08:	mov	r6, #1
   42a0c:	str	r5, [r8, #80]	; 0x50
   42a10:	b	42b54 <fputs@plt+0x3176c>
   42a14:	mov	r2, #0
   42a18:	b	42a20 <fputs@plt+0x31638>
   42a1c:	sub	r2, r4, #1
   42a20:	str	r2, [sp, #124]	; 0x7c
   42a24:	ldr	r2, [sp, #104]	; 0x68
   42a28:	rsb	r5, r2, #2
   42a2c:	ldr	r2, [sp, #124]	; 0x7c
   42a30:	ldr	r4, [r9, #56]	; 0x38
   42a34:	str	r9, [sp, #136]	; 0x88
   42a38:	str	r6, [sp, #56]	; 0x38
   42a3c:	sub	r1, r2, r1
   42a40:	add	r1, r1, r5
   42a44:	cmp	r1, r0
   42a48:	bne	42a58 <fputs@plt+0x31670>
   42a4c:	ldrb	r0, [r9, #5]
   42a50:	add	r0, r0, #8
   42a54:	b	42a70 <fputs@plt+0x31688>
   42a58:	ldr	r0, [r9, #64]	; 0x40
   42a5c:	ldrb	r1, [r0, r1, lsl #1]!
   42a60:	ldrb	r0, [r0, #1]
   42a64:	orr	r0, r0, r1, lsl #8
   42a68:	ldrh	r1, [r9, #20]
   42a6c:	and	r0, r0, r1
   42a70:	ldr	r0, [r4, r0]!
   42a74:	add	r2, sl, r5, lsl #2
   42a78:	mov	r3, #0
   42a7c:	add	r9, r5, #1
   42a80:	str	ip, [sp]
   42a84:	rev	r8, r0
   42a88:	ldr	r0, [sp, #140]	; 0x8c
   42a8c:	mov	r1, r8
   42a90:	str	r8, [fp, #-140]	; 0xffffff74
   42a94:	bl	411ac <fputs@plt+0x2fdc4>
   42a98:	cmp	r0, #0
   42a9c:	str	r0, [fp, #-36]	; 0xffffffdc
   42aa0:	beq	42b64 <fputs@plt+0x3177c>
   42aa4:	mov	r0, #4
   42aa8:	mov	r1, #0
   42aac:	add	r2, r0, r5, lsl #2
   42ab0:	mov	r0, sl
   42ab4:	bl	1119c <memset@plt>
   42ab8:	ldr	r8, [sp, #68]	; 0x44
   42abc:	mov	ip, #0
   42ac0:	mov	r5, #0
   42ac4:	mov	r0, ip
   42ac8:	bl	231e4 <fputs@plt+0x11dfc>
   42acc:	mov	r4, sl
   42ad0:	ldr	r0, [r4]
   42ad4:	cmp	r0, #0
   42ad8:	beq	42ae4 <fputs@plt+0x316fc>
   42adc:	ldr	r0, [r0, #72]	; 0x48
   42ae0:	bl	2de80 <fputs@plt+0x1ca98>
   42ae4:	add	r4, r4, #4
   42ae8:	subs	r9, r9, #1
   42aec:	bne	42ad0 <fputs@plt+0x316e8>
   42af0:	cmp	r5, #1
   42af4:	blt	42b1c <fputs@plt+0x31734>
   42af8:	sub	r4, fp, #68	; 0x44
   42afc:	ldr	r0, [r4]
   42b00:	cmp	r0, #0
   42b04:	beq	42b10 <fputs@plt+0x31728>
   42b08:	ldr	r0, [r0, #72]	; 0x48
   42b0c:	bl	2de80 <fputs@plt+0x1ca98>
   42b10:	add	r4, r4, #4
   42b14:	subs	r5, r5, #1
   42b18:	bne	42afc <fputs@plt+0x31714>
   42b1c:	ldr	r5, [fp, #-36]	; 0xffffffdc
   42b20:	ldr	r0, [sp, #100]	; 0x64
   42b24:	mov	r4, #0
   42b28:	cmp	r0, #0
   42b2c:	blne	2a638 <fputs@plt+0x19250>
   42b30:	ldr	r0, [sp, #112]	; 0x70
   42b34:	str	r0, [sp, #100]	; 0x64
   42b38:	cmp	r7, #0
   42b3c:	strb	r4, [r7, #1]
   42b40:	beq	42b4c <fputs@plt+0x31764>
   42b44:	ldr	r0, [r7, #72]	; 0x48
   42b48:	bl	2de80 <fputs@plt+0x1ca98>
   42b4c:	ldrb	r0, [r8, #68]	; 0x44
   42b50:	sub	r6, r0, #1
   42b54:	cmp	r5, #0
   42b58:	strb	r6, [r8, #68]	; 0x44
   42b5c:	beq	42718 <fputs@plt+0x31330>
   42b60:	b	442e8 <fputs@plt+0x32f00>
   42b64:	ldr	r0, [sl, r5, lsl #2]
   42b68:	cmp	r5, #0
   42b6c:	str	r4, [sp, #44]	; 0x2c
   42b70:	str	r7, [sp, #60]	; 0x3c
   42b74:	str	r9, [sp, #120]	; 0x78
   42b78:	str	r5, [sp, #92]	; 0x5c
   42b7c:	ldrb	r1, [r0, #1]
   42b80:	ldrh	r0, [r0, #18]
   42b84:	add	r0, r0, r1
   42b88:	add	r2, r0, #1
   42b8c:	beq	42d38 <fputs@plt+0x31950>
   42b90:	mvn	r0, #3
   42b94:	mvn	r1, #1
   42b98:	add	r7, r0, r5, lsl #2
   42b9c:	ldr	r0, [sp, #124]	; 0x7c
   42ba0:	add	r0, r0, r5
   42ba4:	sub	r5, r5, #1
   42ba8:	add	r6, r1, r0, lsl #1
   42bac:	ldr	r0, [sp, #124]	; 0x7c
   42bb0:	ldr	r1, [sp, #136]	; 0x88
   42bb4:	str	r2, [sp, #132]	; 0x84
   42bb8:	add	r2, r0, r5
   42bbc:	ldrb	r0, [r1, #1]
   42bc0:	ldrh	r1, [r1, #22]
   42bc4:	cmp	r2, r1
   42bc8:	bne	42c0c <fputs@plt+0x31824>
   42bcc:	cmp	r0, #0
   42bd0:	beq	42c0c <fputs@plt+0x31824>
   42bd4:	ldr	r4, [sp, #136]	; 0x88
   42bd8:	sub	r0, fp, #76	; 0x4c
   42bdc:	ldr	r1, [r4, #32]
   42be0:	str	r1, [r0, r5, lsl #2]
   42be4:	mov	r0, r4
   42be8:	ldr	r2, [r4, #76]	; 0x4c
   42bec:	ldr	r8, [r1]
   42bf0:	blx	r2
   42bf4:	sub	r1, fp, #136	; 0x88
   42bf8:	rev	r8, r8
   42bfc:	str	r0, [r1, r5, lsl #2]
   42c00:	mov	r0, #0
   42c04:	strb	r0, [r4, #1]
   42c08:	b	42ce0 <fputs@plt+0x318f8>
   42c0c:	ldr	sl, [sp, #136]	; 0x88
   42c10:	str	r2, [sp, #128]	; 0x80
   42c14:	ldr	r2, [sl, #64]	; 0x40
   42c18:	ldr	r1, [sl, #56]	; 0x38
   42c1c:	sub	r0, r2, r0, lsl #1
   42c20:	ldrb	r2, [r0, r6]!
   42c24:	ldrb	r0, [r0, #1]
   42c28:	orr	r0, r0, r2, lsl #8
   42c2c:	ldrh	r2, [sl, #20]
   42c30:	and	r0, r0, r2
   42c34:	sub	r2, fp, #76	; 0x4c
   42c38:	add	r4, r1, r0
   42c3c:	str	r4, [r2, r5, lsl #2]
   42c40:	ldr	r2, [sl, #76]	; 0x4c
   42c44:	ldr	r8, [r1, r0]
   42c48:	mov	r0, sl
   42c4c:	mov	r1, r4
   42c50:	blx	r2
   42c54:	mov	r9, r0
   42c58:	sub	r0, fp, #136	; 0x88
   42c5c:	rev	r8, r8
   42c60:	str	r9, [r0, r5, lsl #2]
   42c64:	ldr	r0, [sp, #140]	; 0x8c
   42c68:	ldrb	r0, [r0, #22]
   42c6c:	tst	r0, #4
   42c70:	beq	42cbc <fputs@plt+0x318d4>
   42c74:	ldr	r2, [sp, #140]	; 0x8c
   42c78:	ldr	r0, [sl, #56]	; 0x38
   42c7c:	ldr	r2, [r2, #36]	; 0x24
   42c80:	sub	r0, r4, r0
   42c84:	add	r1, r0, r9
   42c88:	cmp	r1, r2
   42c8c:	bgt	43140 <fputs@plt+0x31d58>
   42c90:	ldr	r1, [sp, #112]	; 0x70
   42c94:	mov	r2, r9
   42c98:	add	r0, r1, r0
   42c9c:	mov	r1, r4
   42ca0:	bl	11244 <memcpy@plt>
   42ca4:	ldr	r0, [sl, #56]	; 0x38
   42ca8:	ldr	r1, [sp, #112]	; 0x70
   42cac:	sub	r0, r4, r0
   42cb0:	add	r0, r1, r0
   42cb4:	sub	r1, fp, #76	; 0x4c
   42cb8:	str	r0, [r1, r5, lsl #2]
   42cbc:	ldrb	r0, [sl, #1]
   42cc0:	ldr	r1, [sp, #128]	; 0x80
   42cc4:	mov	r2, r9
   42cc8:	sub	r3, fp, #36	; 0x24
   42ccc:	sub	r1, r1, r0
   42cd0:	mov	r0, sl
   42cd4:	bl	42290 <fputs@plt+0x30ea8>
   42cd8:	ldr	r9, [sp, #120]	; 0x78
   42cdc:	mov	r0, #0
   42ce0:	str	r0, [sp]
   42ce4:	ldr	r0, [sp, #140]	; 0x8c
   42ce8:	sub	sl, fp, #48	; 0x30
   42cec:	mov	r1, r8
   42cf0:	mov	r3, #0
   42cf4:	add	r2, sl, r7
   42cf8:	bl	411ac <fputs@plt+0x2fdc4>
   42cfc:	cmp	r0, #0
   42d00:	str	r0, [fp, #-36]	; 0xffffffdc
   42d04:	bne	43018 <fputs@plt+0x31c30>
   42d08:	ldr	r0, [sl, r5, lsl #2]
   42d0c:	ldr	r2, [sp, #132]	; 0x84
   42d10:	sub	r5, r5, #1
   42d14:	sub	r6, r6, #2
   42d18:	sub	r7, r7, #4
   42d1c:	cmn	r5, #1
   42d20:	ldrh	r1, [r0, #18]
   42d24:	ldrb	r0, [r0, #1]
   42d28:	add	r1, r2, r1
   42d2c:	add	r0, r1, r0
   42d30:	add	r2, r0, #1
   42d34:	bne	42bac <fputs@plt+0x317c4>
   42d38:	ldr	r0, [sp, #140]	; 0x8c
   42d3c:	str	r8, [fp, #-140]	; 0xffffff74
   42d40:	add	r1, r2, #3
   42d44:	str	r2, [sp, #132]	; 0x84
   42d48:	bic	r4, r1, #3
   42d4c:	add	r1, r4, r4, lsl #1
   42d50:	ldr	r0, [r0, #32]
   42d54:	add	r0, r0, r1, lsl #1
   42d58:	bl	23128 <fputs@plt+0x11d40>
   42d5c:	cmp	r0, #0
   42d60:	str	r0, [sp, #192]	; 0xc0
   42d64:	beq	43024 <fputs@plt+0x31c3c>
   42d68:	ldr	r1, [fp, #-48]	; 0xffffffd0
   42d6c:	str	r0, [sp, #128]	; 0x80
   42d70:	add	r0, r0, r4, lsl #2
   42d74:	mov	sl, #0
   42d78:	mov	r9, #0
   42d7c:	str	r0, [sp, #196]	; 0xc4
   42d80:	add	r6, r0, r4, lsl #1
   42d84:	str	r0, [sp, #108]	; 0x6c
   42d88:	str	r1, [sp, #188]	; 0xbc
   42d8c:	mov	r5, r1
   42d90:	mov	r2, r1
   42d94:	mov	r3, r1
   42d98:	str	r1, [sp, #40]	; 0x28
   42d9c:	str	r6, [sp, #72]	; 0x48
   42da0:	ldr	r8, [r2, #56]!	; 0x38
   42da4:	ldrh	r0, [r5, #14]!
   42da8:	str	r2, [sp, #84]	; 0x54
   42dac:	add	r4, r8, r0
   42db0:	ldrb	r0, [r1, #3]
   42db4:	str	r0, [sp, #96]	; 0x60
   42db8:	ldrb	r0, [r1, #4]
   42dbc:	str	r0, [sp, #32]
   42dc0:	lsl	r0, r0, #2
   42dc4:	str	r0, [sp, #64]	; 0x40
   42dc8:	mov	r0, #0
   42dcc:	str	r0, [sp, #116]	; 0x74
   42dd0:	ldr	r0, [sp, #108]	; 0x6c
   42dd4:	str	r2, [sp, #88]	; 0x58
   42dd8:	ldrh	r1, [r3, #18]
   42ddc:	ldrb	r2, [r3, #1]
   42de0:	ldrh	r7, [r3, #20]
   42de4:	mov	r6, r3
   42de8:	add	r1, r2, r1
   42dec:	add	r0, r0, sl, lsl #1
   42df0:	lsl	r2, r1, #1
   42df4:	mov	r1, #0
   42df8:	bl	1119c <memset@plt>
   42dfc:	ldrb	r0, [r6, #1]
   42e00:	mov	ip, r6
   42e04:	cmp	r0, #0
   42e08:	beq	42e68 <fputs@plt+0x31a80>
   42e0c:	ldrh	r1, [ip, #22]
   42e10:	ldr	r6, [sp, #128]	; 0x80
   42e14:	cmp	r1, #0
   42e18:	beq	42e48 <fputs@plt+0x31a60>
   42e1c:	ldrb	r2, [r4]
   42e20:	ldrb	r3, [r4, #1]
   42e24:	add	r4, r4, #2
   42e28:	subs	r1, r1, #1
   42e2c:	orr	r2, r3, r2, lsl #8
   42e30:	and	r2, r2, r7
   42e34:	add	r2, r8, r2
   42e38:	str	r2, [r6, sl, lsl #2]
   42e3c:	add	sl, sl, #1
   42e40:	str	sl, [sp, #184]	; 0xb8
   42e44:	bne	42e1c <fputs@plt+0x31a34>
   42e48:	add	r1, ip, #32
   42e4c:	ldr	r2, [r1], #4
   42e50:	subs	r0, r0, #1
   42e54:	str	r2, [r6, sl, lsl #2]
   42e58:	add	sl, sl, #1
   42e5c:	bne	42e4c <fputs@plt+0x31a64>
   42e60:	str	sl, [sp, #184]	; 0xb8
   42e64:	b	42e6c <fputs@plt+0x31a84>
   42e68:	ldr	r6, [sp, #128]	; 0x80
   42e6c:	ldrh	r0, [r5]
   42e70:	ldrh	r1, [ip, #18]
   42e74:	add	r0, r8, r0
   42e78:	add	r0, r0, r1, lsl #1
   42e7c:	cmp	r4, r0
   42e80:	bcs	42eb8 <fputs@plt+0x31ad0>
   42e84:	ldr	r3, [sp, #92]	; 0x5c
   42e88:	ldrb	r1, [r4]
   42e8c:	ldrb	r2, [r4, #1]
   42e90:	add	r4, r4, #2
   42e94:	cmp	r4, r0
   42e98:	orr	r1, r2, r1, lsl #8
   42e9c:	and	r1, r1, r7
   42ea0:	add	r1, r8, r1
   42ea4:	str	r1, [r6, sl, lsl #2]
   42ea8:	add	sl, sl, #1
   42eac:	str	sl, [sp, #184]	; 0xb8
   42eb0:	bcc	42e88 <fputs@plt+0x31aa0>
   42eb4:	b	42ebc <fputs@plt+0x31ad4>
   42eb8:	ldr	r3, [sp, #92]	; 0x5c
   42ebc:	ldr	r4, [sp, #116]	; 0x74
   42ec0:	sub	r0, fp, #116	; 0x74
   42ec4:	str	sl, [r0, r4, lsl #2]
   42ec8:	ldr	r0, [sp, #96]	; 0x60
   42ecc:	cmp	r0, #0
   42ed0:	bne	42f8c <fputs@plt+0x31ba4>
   42ed4:	ldr	r6, [sp, #72]	; 0x48
   42ed8:	cmp	r4, r3
   42edc:	bcs	42f8c <fputs@plt+0x31ba4>
   42ee0:	sub	r0, fp, #136	; 0x88
   42ee4:	ldr	r5, [sp, #108]	; 0x6c
   42ee8:	add	r8, r6, r9
   42eec:	ldr	r7, [r0, r4, lsl #2]
   42ef0:	lsl	r0, sl, #1
   42ef4:	strh	r7, [r5, r0]!
   42ef8:	sub	r0, fp, #76	; 0x4c
   42efc:	uxth	r2, r7
   42f00:	str	ip, [sp, #80]	; 0x50
   42f04:	ldr	r1, [r0, r4, lsl #2]
   42f08:	mov	r0, r8
   42f0c:	bl	11244 <memcpy@plt>
   42f10:	ldr	r2, [sp, #64]	; 0x40
   42f14:	ldr	r1, [sp, #128]	; 0x80
   42f18:	uxtah	r9, r9, r7
   42f1c:	add	r0, r8, r2
   42f20:	str	r0, [r1, sl, lsl #2]
   42f24:	ldrh	r1, [r5]
   42f28:	sub	r1, r1, r2
   42f2c:	ldr	r2, [sp, #80]	; 0x50
   42f30:	strh	r1, [r5]
   42f34:	ldrb	r2, [r2, #4]
   42f38:	cmp	r2, #0
   42f3c:	beq	42f74 <fputs@plt+0x31b8c>
   42f40:	uxth	r0, r1
   42f44:	mov	r1, #0
   42f48:	cmp	r0, #3
   42f4c:	bhi	42f84 <fputs@plt+0x31b9c>
   42f50:	strb	r1, [r6, r9]
   42f54:	add	r9, r9, #1
   42f58:	ldrh	r0, [r5]
   42f5c:	add	r0, r0, #1
   42f60:	strh	r0, [r5]
   42f64:	uxth	r0, r0
   42f68:	cmp	r0, #4
   42f6c:	bcc	42f50 <fputs@plt+0x31b68>
   42f70:	b	42f84 <fputs@plt+0x31b9c>
   42f74:	ldr	r1, [sp, #88]	; 0x58
   42f78:	ldr	r1, [r1]
   42f7c:	ldr	r1, [r1, #8]
   42f80:	str	r1, [r0]
   42f84:	add	sl, sl, #1
   42f88:	str	sl, [sp, #184]	; 0xb8
   42f8c:	ldr	r0, [sp, #120]	; 0x78
   42f90:	add	r4, r4, #1
   42f94:	cmp	r4, r0
   42f98:	beq	43040 <fputs@plt+0x31c58>
   42f9c:	sub	r0, fp, #48	; 0x30
   42fa0:	ldr	r1, [sp, #84]	; 0x54
   42fa4:	str	r4, [sp, #116]	; 0x74
   42fa8:	ldr	r3, [r0, r4, lsl #2]
   42fac:	ldr	r1, [r1]
   42fb0:	mov	r2, r3
   42fb4:	mov	r5, r3
   42fb8:	ldr	r8, [r2, #56]!	; 0x38
   42fbc:	ldrh	r0, [r5, #14]!
   42fc0:	ldrb	r1, [r1]
   42fc4:	mov	r4, r8
   42fc8:	ldrb	r0, [r4], r0
   42fcc:	cmp	r0, r1
   42fd0:	beq	42dd0 <fputs@plt+0x319e8>
   42fd4:	ldr	r0, [sp, #52]	; 0x34
   42fd8:	movw	r1, #62796	; 0xf54c
   42fdc:	movw	r2, #63094	; 0xf676
   42fe0:	movw	r3, #62983	; 0xf607
   42fe4:	movt	r1, #8
   42fe8:	movt	r2, #8
   42fec:	str	r0, [sp]
   42ff0:	mov	r0, #11
   42ff4:	bl	15e38 <fputs@plt+0x4a50>
   42ff8:	ldr	r8, [sp, #68]	; 0x44
   42ffc:	ldr	r7, [sp, #60]	; 0x3c
   43000:	ldr	r9, [sp, #120]	; 0x78
   43004:	ldr	ip, [sp, #128]	; 0x80
   43008:	mov	r0, #11
   4300c:	mov	r5, #0
   43010:	sub	sl, fp, #48	; 0x30
   43014:	b	43038 <fputs@plt+0x31c50>
   43018:	ldr	r7, [sp, #60]	; 0x3c
   4301c:	str	r8, [fp, #-140]	; 0xffffff74
   43020:	b	42aa4 <fputs@plt+0x316bc>
   43024:	ldr	r8, [sp, #68]	; 0x44
   43028:	ldr	r7, [sp, #60]	; 0x3c
   4302c:	mov	r0, #7
   43030:	mov	ip, #0
   43034:	mov	r5, #0
   43038:	str	r0, [fp, #-36]	; 0xffffffdc
   4303c:	b	42ac4 <fputs@plt+0x316dc>
   43040:	ldr	r0, [sp, #140]	; 0x8c
   43044:	ldr	r1, [sp, #64]	; 0x40
   43048:	ldr	r9, [sp, #120]	; 0x78
   4304c:	ldr	r0, [r0, #36]	; 0x24
   43050:	add	r0, r1, r0
   43054:	sub	r1, r0, #12
   43058:	ldr	r0, [sp, #40]	; 0x28
   4305c:	str	r1, [sp, #116]	; 0x74
   43060:	ldrh	r0, [r0, #16]
   43064:	subs	r6, r1, r0
   43068:	str	r6, [fp, #-136]	; 0xffffff78
   4306c:	bmi	430fc <fputs@plt+0x31d14>
   43070:	ldr	r5, [sp, #40]	; 0x28
   43074:	mov	r8, #0
   43078:	sub	r7, fp, #136	; 0x88
   4307c:	ldrb	r0, [r5, #1]
   43080:	cmp	r0, #0
   43084:	beq	430bc <fputs@plt+0x31cd4>
   43088:	mov	r4, #0
   4308c:	add	r0, r5, r4, lsl #2
   43090:	ldr	r2, [r5, #76]	; 0x4c
   43094:	ldr	r1, [r0, #32]
   43098:	mov	r0, r5
   4309c:	blx	r2
   430a0:	add	r0, r6, r0
   430a4:	add	r4, r4, #1
   430a8:	add	r6, r0, #2
   430ac:	str	r6, [r7]
   430b0:	ldrb	r0, [r5, #1]
   430b4:	cmp	r4, r0
   430b8:	bcc	4308c <fputs@plt+0x31ca4>
   430bc:	sub	r0, fp, #116	; 0x74
   430c0:	sub	r1, fp, #96	; 0x60
   430c4:	ldr	r0, [r0, r8, lsl #2]
   430c8:	str	r0, [r1, r8, lsl #2]
   430cc:	add	r8, r8, #1
   430d0:	cmp	r8, r9
   430d4:	beq	4319c <fputs@plt+0x31db4>
   430d8:	sub	r0, fp, #48	; 0x30
   430dc:	ldr	r1, [sp, #116]	; 0x74
   430e0:	ldr	r5, [r0, r8, lsl #2]
   430e4:	ldrh	r0, [r5, #16]
   430e8:	subs	r6, r1, r0
   430ec:	sub	r0, fp, #136	; 0x88
   430f0:	add	r7, r0, r8, lsl #2
   430f4:	str	r6, [r0, r8, lsl #2]
   430f8:	bpl	4307c <fputs@plt+0x31c94>
   430fc:	ldr	r0, [sp, #52]	; 0x34
   43100:	movw	r1, #62796	; 0xf54c
   43104:	movw	r2, #63094	; 0xf676
   43108:	movw	r3, #63081	; 0xf669
   4310c:	movt	r1, #8
   43110:	movt	r2, #8
   43114:	str	r0, [sp]
   43118:	mov	r0, #11
   4311c:	bl	15e38 <fputs@plt+0x4a50>
   43120:	mov	r0, #11
   43124:	mov	r5, #0
   43128:	str	r0, [fp, #-36]	; 0xffffffdc
   4312c:	ldr	r8, [sp, #68]	; 0x44
   43130:	sub	sl, fp, #48	; 0x30
   43134:	ldr	r7, [sp, #60]	; 0x3c
   43138:	ldr	ip, [sp, #128]	; 0x80
   4313c:	b	42ac4 <fputs@plt+0x316dc>
   43140:	ldr	r0, [sp, #52]	; 0x34
   43144:	movw	r1, #62796	; 0xf54c
   43148:	movw	r2, #63094	; 0xf676
   4314c:	movw	r3, #62916	; 0xf5c4
   43150:	str	r8, [fp, #-140]	; 0xffffff74
   43154:	movt	r1, #8
   43158:	movt	r2, #8
   4315c:	str	r0, [sp]
   43160:	mov	r0, #11
   43164:	bl	15e38 <fputs@plt+0x4a50>
   43168:	mov	r0, #11
   4316c:	sub	sl, fp, #48	; 0x30
   43170:	add	r2, r7, #4
   43174:	mov	r1, #0
   43178:	str	r0, [fp, #-36]	; 0xffffffdc
   4317c:	mov	r0, sl
   43180:	bl	1119c <memset@plt>
   43184:	ldr	r8, [sp, #68]	; 0x44
   43188:	mov	ip, #0
   4318c:	mov	r5, #0
   43190:	ldr	r7, [sp, #60]	; 0x3c
   43194:	ldr	r9, [sp, #120]	; 0x78
   43198:	b	42ac4 <fputs@plt+0x316dc>
   4319c:	ldr	r0, [sp, #92]	; 0x5c
   431a0:	ldr	r8, [sp, #68]	; 0x44
   431a4:	ldr	ip, [sp, #128]	; 0x80
   431a8:	mov	r1, #0
   431ac:	cmp	r0, #0
   431b0:	mov	r0, r9
   431b4:	bmi	4343c <fputs@plt+0x32054>
   431b8:	ldr	r1, [sp, #132]	; 0x84
   431bc:	mov	r0, #12
   431c0:	mov	r3, #0
   431c4:	add	r0, r0, r1, lsl #2
   431c8:	bic	r0, r0, #12
   431cc:	add	r0, ip, r0
   431d0:	add	r0, r0, #2
   431d4:	str	r0, [sp, #72]	; 0x48
   431d8:	mov	r0, r9
   431dc:	str	r0, [sp, #88]	; 0x58
   431e0:	sub	r0, fp, #136	; 0x88
   431e4:	mov	r9, #0
   431e8:	str	r3, [sp, #80]	; 0x50
   431ec:	ldr	r7, [r0, r3, lsl #2]
   431f0:	ldr	r0, [sp, #116]	; 0x74
   431f4:	cmp	r7, r0
   431f8:	ble	432e4 <fputs@plt+0x31efc>
   431fc:	add	r8, r3, #2
   43200:	add	r6, r3, #1
   43204:	ldr	r0, [sp, #88]	; 0x58
   43208:	cmp	r6, r0
   4320c:	blt	4322c <fputs@plt+0x31e44>
   43210:	cmp	r8, #6
   43214:	bcs	43810 <fputs@plt+0x32428>
   43218:	sub	r0, fp, #96	; 0x60
   4321c:	str	sl, [r0, r6, lsl #2]
   43220:	sub	r0, fp, #136	; 0x88
   43224:	str	r9, [r0, r6, lsl #2]
   43228:	mov	r0, r8
   4322c:	str	r0, [sp, #88]	; 0x58
   43230:	sub	r0, fp, #96	; 0x60
   43234:	ldr	r4, [r0, r3, lsl #2]
   43238:	ldr	r0, [sp, #108]	; 0x6c
   4323c:	sub	r5, r4, #1
   43240:	add	r0, r0, r5, lsl #1
   43244:	ldrh	r0, [r0]
   43248:	cmp	r0, #0
   4324c:	bne	43264 <fputs@plt+0x31e7c>
   43250:	add	r0, sp, #184	; 0xb8
   43254:	mov	r1, r5
   43258:	bl	44f84 <fputs@plt+0x33b9c>
   4325c:	ldr	r3, [sp, #80]	; 0x50
   43260:	ldr	ip, [sp, #128]	; 0x80
   43264:	add	r0, r0, #2
   43268:	sub	r1, fp, #136	; 0x88
   4326c:	sub	r7, r7, r0
   43270:	str	r7, [r1, r3, lsl #2]
   43274:	ldr	r1, [sp, #96]	; 0x60
   43278:	cmp	r1, #0
   4327c:	bne	432b8 <fputs@plt+0x31ed0>
   43280:	mov	r0, #0
   43284:	cmp	r4, sl
   43288:	bge	432b8 <fputs@plt+0x31ed0>
   4328c:	ldr	r0, [sp, #108]	; 0x6c
   43290:	add	r0, r0, r4, lsl #1
   43294:	ldrh	r0, [r0]
   43298:	cmp	r0, #0
   4329c:	bne	432b4 <fputs@plt+0x31ecc>
   432a0:	add	r0, sp, #184	; 0xb8
   432a4:	mov	r1, r4
   432a8:	bl	44f84 <fputs@plt+0x33b9c>
   432ac:	ldr	r3, [sp, #80]	; 0x50
   432b0:	ldr	ip, [sp, #128]	; 0x80
   432b4:	add	r0, r0, #2
   432b8:	sub	r1, fp, #96	; 0x60
   432bc:	str	r5, [r1, r3, lsl #2]
   432c0:	sub	r1, fp, #136	; 0x88
   432c4:	mov	r2, r1
   432c8:	ldr	r1, [r1, r6, lsl #2]
   432cc:	add	r0, r1, r0
   432d0:	str	r0, [r2, r6, lsl #2]
   432d4:	ldr	r0, [sp, #116]	; 0x74
   432d8:	cmp	r7, r0
   432dc:	bgt	43204 <fputs@plt+0x31e1c>
   432e0:	b	432ec <fputs@plt+0x31f04>
   432e4:	sub	r0, fp, #96	; 0x60
   432e8:	ldr	r5, [r0, r3, lsl #2]
   432ec:	cmp	r5, sl
   432f0:	bge	433b0 <fputs@plt+0x31fc8>
   432f4:	ldr	r0, [sp, #72]	; 0x48
   432f8:	ldr	r8, [sp, #68]	; 0x44
   432fc:	ldr	r9, [sp, #120]	; 0x78
   43300:	add	r6, r3, #1
   43304:	add	r4, r0, r5, lsl #1
   43308:	ldrh	r0, [r4, #-2]
   4330c:	cmp	r0, #0
   43310:	bne	43328 <fputs@plt+0x31f40>
   43314:	add	r0, sp, #184	; 0xb8
   43318:	mov	r1, r5
   4331c:	bl	44f84 <fputs@plt+0x33b9c>
   43320:	ldr	r3, [sp, #80]	; 0x50
   43324:	ldr	ip, [sp, #128]	; 0x80
   43328:	ldr	r1, [sp, #116]	; 0x74
   4332c:	add	r0, r0, #2
   43330:	add	r7, r0, r7
   43334:	cmp	r7, r1
   43338:	bgt	433b8 <fputs@plt+0x31fd0>
   4333c:	sub	r1, fp, #136	; 0x88
   43340:	add	r5, r5, #1
   43344:	str	r7, [r1, r3, lsl #2]
   43348:	sub	r1, fp, #96	; 0x60
   4334c:	str	r5, [r1, r3, lsl #2]
   43350:	ldr	r1, [sp, #96]	; 0x60
   43354:	cmp	r1, #0
   43358:	bne	4338c <fputs@plt+0x31fa4>
   4335c:	mov	r0, #0
   43360:	cmp	r5, sl
   43364:	bge	4338c <fputs@plt+0x31fa4>
   43368:	ldrh	r0, [r4]
   4336c:	cmp	r0, #0
   43370:	bne	43388 <fputs@plt+0x31fa0>
   43374:	add	r0, sp, #184	; 0xb8
   43378:	mov	r1, r5
   4337c:	bl	44f84 <fputs@plt+0x33b9c>
   43380:	ldr	r3, [sp, #80]	; 0x50
   43384:	ldr	ip, [sp, #128]	; 0x80
   43388:	add	r0, r0, #2
   4338c:	sub	r1, fp, #136	; 0x88
   43390:	add	r4, r4, #2
   43394:	cmp	sl, r5
   43398:	mov	r2, r1
   4339c:	ldr	r1, [r1, r6, lsl #2]
   433a0:	sub	r0, r1, r0
   433a4:	str	r0, [r2, r6, lsl #2]
   433a8:	bne	43308 <fputs@plt+0x31f20>
   433ac:	b	43434 <fputs@plt+0x3204c>
   433b0:	ldr	r8, [sp, #68]	; 0x44
   433b4:	ldr	r9, [sp, #120]	; 0x78
   433b8:	cmp	r5, sl
   433bc:	bge	43434 <fputs@plt+0x3204c>
   433c0:	cmp	r3, #0
   433c4:	beq	433d8 <fputs@plt+0x31ff0>
   433c8:	sub	r0, fp, #96	; 0x60
   433cc:	add	r0, r0, r3, lsl #2
   433d0:	ldr	r0, [r0, #-4]
   433d4:	b	433dc <fputs@plt+0x31ff4>
   433d8:	mov	r0, #0
   433dc:	ldr	r7, [sp, #60]	; 0x3c
   433e0:	cmp	r5, r0
   433e4:	mov	r1, #0
   433e8:	ble	44274 <fputs@plt+0x32e8c>
   433ec:	ldr	r0, [sp, #88]	; 0x58
   433f0:	add	r3, r3, #1
   433f4:	cmp	r3, r0
   433f8:	blt	431dc <fputs@plt+0x31df4>
   433fc:	b	4343c <fputs@plt+0x32054>
   43400:	ldr	r0, [sp, #52]	; 0x34
   43404:	movw	r1, #62796	; 0xf54c
   43408:	movw	r2, #63094	; 0xf676
   4340c:	movw	r3, #62577	; 0xf471
   43410:	mov	r5, #11
   43414:	movt	r1, #8
   43418:	movt	r2, #8
   4341c:	str	r0, [sp]
   43420:	mov	r0, #11
   43424:	bl	15e38 <fputs@plt+0x4a50>
   43428:	mov	r4, #0
   4342c:	strb	r4, [r7, #1]
   43430:	b	42b44 <fputs@plt+0x3175c>
   43434:	add	r0, r3, #1
   43438:	mov	r1, #0
   4343c:	mov	r2, r0
   43440:	ldr	r0, [sp, #96]	; 0x60
   43444:	str	r2, [sp, #88]	; 0x58
   43448:	sub	r3, r1, r0, lsl #1
   4344c:	ldr	r1, [sp, #132]	; 0x84
   43450:	mov	r0, #12
   43454:	str	r3, [sp, #132]	; 0x84
   43458:	add	r0, r0, r1, lsl #2
   4345c:	bic	r0, r0, #12
   43460:	str	r0, [sp, #28]
   43464:	add	r0, ip, r0
   43468:	str	r0, [sp, #36]	; 0x24
   4346c:	sub	r1, r2, #1
   43470:	cmp	r1, #1
   43474:	blt	435cc <fputs@plt+0x321e4>
   43478:	sub	r0, fp, #136	; 0x88
   4347c:	sub	r6, r2, #2
   43480:	str	r1, [sp, #80]	; 0x50
   43484:	str	r2, [sp, #72]	; 0x48
   43488:	ldr	r7, [r0, r1, lsl #2]
   4348c:	ldr	r8, [r0, r6, lsl #2]
   43490:	sub	r0, fp, #96	; 0x60
   43494:	ldr	r9, [r0, r6, lsl #2]
   43498:	ldr	r0, [sp, #96]	; 0x60
   4349c:	sub	r1, r9, r0
   434a0:	ldr	r0, [sp, #108]	; 0x6c
   434a4:	add	r0, r0, r1, lsl #1
   434a8:	ldrh	r0, [r0]
   434ac:	cmp	r0, #0
   434b0:	bne	434c4 <fputs@plt+0x320dc>
   434b4:	add	r0, sp, #184	; 0xb8
   434b8:	bl	44f84 <fputs@plt+0x33b9c>
   434bc:	ldr	r3, [sp, #132]	; 0x84
   434c0:	ldr	ip, [sp, #128]	; 0x80
   434c4:	ldr	r0, [sp, #36]	; 0x24
   434c8:	add	r4, r0, r9, lsl #1
   434cc:	ldrh	r0, [r4, #-2]
   434d0:	sub	r5, r9, #1
   434d4:	cmp	r0, #0
   434d8:	bne	434f0 <fputs@plt+0x32108>
   434dc:	add	r0, sp, #184	; 0xb8
   434e0:	mov	r1, r5
   434e4:	bl	44f84 <fputs@plt+0x33b9c>
   434e8:	ldr	r3, [sp, #132]	; 0x84
   434ec:	ldr	ip, [sp, #128]	; 0x80
   434f0:	cmp	r7, #0
   434f4:	beq	4352c <fputs@plt+0x32144>
   434f8:	ldr	r0, [sp, #104]	; 0x68
   434fc:	cmp	r0, #0
   43500:	bne	43564 <fputs@plt+0x3217c>
   43504:	add	r1, r4, r3
   43508:	ldrh	r0, [r4, #-2]
   4350c:	ldrh	r1, [r1]
   43510:	sub	r0, r8, r0
   43514:	add	r1, r7, r1
   43518:	sub	r0, r0, #2
   4351c:	add	r1, r1, #2
   43520:	cmp	r1, r0
   43524:	ble	43544 <fputs@plt+0x3215c>
   43528:	b	43564 <fputs@plt+0x3217c>
   4352c:	ldrh	r0, [r4, #-2]
   43530:	add	r1, r4, r3
   43534:	ldrh	r1, [r1]
   43538:	sub	r0, r8, r0
   4353c:	sub	r0, r0, #2
   43540:	add	r1, r1, #2
   43544:	sub	r2, fp, #96	; 0x60
   43548:	sub	r4, r4, #2
   4354c:	cmp	r5, #0
   43550:	mov	r7, r1
   43554:	mov	r8, r0
   43558:	mov	r9, r5
   4355c:	str	r5, [r2, r6, lsl #2]
   43560:	bgt	434cc <fputs@plt+0x320e4>
   43564:	ldr	r2, [sp, #80]	; 0x50
   43568:	sub	r0, fp, #136	; 0x88
   4356c:	str	r7, [r0, r2, lsl #2]
   43570:	str	r8, [r0, r6, lsl #2]
   43574:	mov	r0, #0
   43578:	cmp	r2, #2
   4357c:	blt	43590 <fputs@plt+0x321a8>
   43580:	ldr	r1, [sp, #72]	; 0x48
   43584:	sub	r0, fp, #96	; 0x60
   43588:	add	r0, r0, r1, lsl #2
   4358c:	ldr	r0, [r0, #-12]
   43590:	cmp	r9, r0
   43594:	ldr	r8, [sp, #68]	; 0x44
   43598:	ldr	r7, [sp, #60]	; 0x3c
   4359c:	ldr	r9, [sp, #120]	; 0x78
   435a0:	bgt	4346c <fputs@plt+0x32084>
   435a4:	ldr	r0, [sp, #52]	; 0x34
   435a8:	movw	r1, #62796	; 0xf54c
   435ac:	movw	r2, #63094	; 0xf676
   435b0:	movw	r3, #63168	; 0xf6c0
   435b4:	movt	r1, #8
   435b8:	movt	r2, #8
   435bc:	str	r0, [sp]
   435c0:	mov	r0, #11
   435c4:	bl	15e38 <fputs@plt+0x4a50>
   435c8:	b	43004 <fputs@plt+0x31c1c>
   435cc:	ldr	r0, [sp, #84]	; 0x54
   435d0:	mov	r5, #0
   435d4:	ldr	r0, [r0]
   435d8:	ldrb	r0, [r0]
   435dc:	str	r0, [sp, #132]	; 0x84
   435e0:	ldr	r0, [sp, #88]	; 0x58
   435e4:	cmp	r0, #1
   435e8:	blt	439a4 <fputs@plt+0x325bc>
   435ec:	mov	r6, #0
   435f0:	ldr	r0, [sp, #92]	; 0x5c
   435f4:	cmp	r6, r0
   435f8:	bls	43690 <fputs@plt+0x322a8>
   435fc:	mov	r0, #0
   43600:	ldr	r7, [sp, #140]	; 0x8c
   43604:	ldr	r3, [fp, #-140]	; 0xffffff74
   43608:	add	r1, sp, #160	; 0xa0
   4360c:	sub	r2, fp, #140	; 0x8c
   43610:	str	r0, [sp]
   43614:	ldr	r0, [sp, #104]	; 0x68
   43618:	cmp	r0, #0
   4361c:	mov	r0, #1
   43620:	movne	r3, r0
   43624:	mov	r0, r7
   43628:	bl	30688 <fputs@plt+0x1f2a0>
   4362c:	cmp	r0, #0
   43630:	str	r0, [fp, #-36]	; 0xffffffdc
   43634:	bne	43130 <fputs@plt+0x31d48>
   43638:	ldr	r4, [sp, #160]	; 0xa0
   4363c:	ldr	r1, [sp, #132]	; 0x84
   43640:	mov	r0, r4
   43644:	bl	2f0ec <fputs@plt+0x1dd04>
   43648:	sub	r0, fp, #116	; 0x74
   4364c:	add	r5, r5, #1
   43650:	str	sl, [r0, r6, lsl #2]
   43654:	sub	r0, fp, #68	; 0x44
   43658:	str	r4, [r0, r6, lsl #2]
   4365c:	ldrb	r0, [r7, #17]
   43660:	cmp	r0, #0
   43664:	beq	436c8 <fputs@plt+0x322e0>
   43668:	ldr	r0, [sp, #136]	; 0x88
   4366c:	ldr	r1, [r4, #84]	; 0x54
   43670:	mov	r2, #5
   43674:	ldr	r3, [r0, #84]	; 0x54
   43678:	sub	r0, fp, #36	; 0x24
   4367c:	str	r0, [sp]
   43680:	mov	r0, r7
   43684:	bl	3161c <fputs@plt+0x20234>
   43688:	ldr	r0, [fp, #-36]	; 0xffffffdc
   4368c:	b	436c0 <fputs@plt+0x322d8>
   43690:	sub	r0, fp, #48	; 0x30
   43694:	mov	r2, #0
   43698:	mov	r1, r0
   4369c:	ldr	r0, [r0, r6, lsl #2]
   436a0:	str	r2, [r1, r6, lsl #2]
   436a4:	sub	r1, fp, #68	; 0x44
   436a8:	str	r0, [r1, r6, lsl #2]
   436ac:	str	r0, [sp, #160]	; 0xa0
   436b0:	ldr	r0, [r0, #72]	; 0x48
   436b4:	bl	18ba4 <fputs@plt+0x77bc>
   436b8:	str	r0, [fp, #-36]	; 0xffffffdc
   436bc:	add	r5, r5, #1
   436c0:	cmp	r0, #0
   436c4:	bne	43130 <fputs@plt+0x31d48>
   436c8:	ldr	r0, [sp, #88]	; 0x58
   436cc:	ldr	ip, [sp, #128]	; 0x80
   436d0:	add	r6, r6, #1
   436d4:	cmp	r0, r6
   436d8:	bne	435f0 <fputs@plt+0x32208>
   436dc:	cmp	r5, #1
   436e0:	blt	439a4 <fputs@plt+0x325bc>
   436e4:	ldr	r7, [sp, #60]	; 0x3c
   436e8:	mov	r0, #0
   436ec:	sub	r1, fp, #68	; 0x44
   436f0:	sub	r3, fp, #168	; 0xa8
   436f4:	cmp	r0, #0
   436f8:	ldr	r2, [r1, r0, lsl #2]
   436fc:	ldr	r1, [r2, #84]	; 0x54
   43700:	str	r1, [r3, r0, lsl #2]
   43704:	sub	r3, fp, #188	; 0xbc
   43708:	str	r1, [r3, r0, lsl #2]
   4370c:	sub	r3, fp, #198	; 0xc6
   43710:	ldr	r2, [r2, #72]	; 0x48
   43714:	add	r3, r3, r0, lsl #1
   43718:	ldrh	r2, [r2, #24]
   4371c:	strh	r2, [r3]
   43720:	beq	43744 <fputs@plt+0x3235c>
   43724:	mov	r2, #0
   43728:	sub	r3, fp, #168	; 0xa8
   4372c:	ldr	r3, [r3, r2, lsl #2]
   43730:	cmp	r3, r1
   43734:	beq	44244 <fputs@plt+0x32e5c>
   43738:	add	r2, r2, #1
   4373c:	cmp	r0, r2
   43740:	bne	43728 <fputs@plt+0x32340>
   43744:	add	r0, r0, #1
   43748:	cmp	r0, r5
   4374c:	bne	436ec <fputs@plt+0x32304>
   43750:	ldr	ip, [sp, #128]	; 0x80
   43754:	mov	r8, #0
   43758:	mov	r6, #0
   4375c:	cmp	r5, #1
   43760:	mov	r7, #0
   43764:	sub	r3, fp, #188	; 0xbc
   43768:	beq	43790 <fputs@plt+0x323a8>
   4376c:	mov	r7, #0
   43770:	mov	r0, #1
   43774:	ldr	r1, [r3, r7, lsl #2]
   43778:	ldr	r2, [r3, r0, lsl #2]
   4377c:	cmp	r2, r1
   43780:	movcc	r7, r0
   43784:	add	r0, r0, #1
   43788:	cmp	r5, r0
   4378c:	bne	43774 <fputs@plt+0x3238c>
   43790:	ldr	r4, [r3, r7, lsl #2]
   43794:	mvn	r0, #0
   43798:	cmp	r7, r6
   4379c:	str	r0, [r3, r7, lsl #2]
   437a0:	beq	437f8 <fputs@plt+0x32410>
   437a4:	ble	437cc <fputs@plt+0x323e4>
   437a8:	ldr	r1, [sp, #140]	; 0x8c
   437ac:	sub	r0, fp, #68	; 0x44
   437b0:	ldr	r0, [r0, r7, lsl #2]
   437b4:	ldr	r1, [r1, #44]	; 0x2c
   437b8:	ldr	r0, [r0, #72]	; 0x48
   437bc:	add	r1, r7, r1
   437c0:	add	r1, r1, #1
   437c4:	strh	r8, [r0, #24]
   437c8:	bl	317c8 <fputs@plt+0x203e0>
   437cc:	sub	r0, fp, #198	; 0xc6
   437d0:	add	r0, r0, r7, lsl #1
   437d4:	ldrh	r1, [r0]
   437d8:	sub	r0, fp, #68	; 0x44
   437dc:	ldr	r7, [r0, r6, lsl #2]
   437e0:	ldr	r0, [r7, #72]	; 0x48
   437e4:	strh	r1, [r0, #24]
   437e8:	mov	r1, r4
   437ec:	bl	317c8 <fputs@plt+0x203e0>
   437f0:	ldr	ip, [sp, #128]	; 0x80
   437f4:	str	r4, [r7, #84]	; 0x54
   437f8:	add	r6, r6, #1
   437fc:	cmp	r6, r5
   43800:	bne	4375c <fputs@plt+0x32374>
   43804:	mov	r0, #1
   43808:	str	r4, [fp, #-140]	; 0xffffff74
   4380c:	b	439a8 <fputs@plt+0x325c0>
   43810:	ldr	r0, [sp, #52]	; 0x34
   43814:	movw	r1, #62796	; 0xf54c
   43818:	movw	r2, #63094	; 0xf676
   4381c:	movw	r3, #63093	; 0xf675
   43820:	movt	r1, #8
   43824:	movt	r2, #8
   43828:	str	r0, [sp]
   4382c:	mov	r0, #11
   43830:	bl	15e38 <fputs@plt+0x4a50>
   43834:	ldr	ip, [sp, #128]	; 0x80
   43838:	ldr	r8, [sp, #68]	; 0x44
   4383c:	mov	r0, #11
   43840:	mov	r5, #0
   43844:	sub	sl, fp, #48	; 0x30
   43848:	str	r0, [fp, #-36]	; 0xffffffdc
   4384c:	b	43190 <fputs@plt+0x31da8>
   43850:	mov	r5, r6
   43854:	ldrh	r0, [sl, #14]
   43858:	ldr	r6, [sp, #140]	; 0x8c
   4385c:	ldrh	r1, [r4, #36]	; 0x24
   43860:	add	r0, r6, r0
   43864:	sub	r0, r1, r0
   43868:	sub	r0, r0, #2
   4386c:	strh	r0, [sl, #16]
   43870:	ldrb	r0, [r4, #17]
   43874:	cmp	r0, #0
   43878:	beq	438b4 <fputs@plt+0x324cc>
   4387c:	ldr	r3, [r9, #84]	; 0x54
   43880:	ldr	r1, [fp, #-96]	; 0xffffffa0
   43884:	sub	r0, fp, #68	; 0x44
   43888:	mov	r2, #5
   4388c:	str	r0, [sp]
   43890:	mov	r0, r4
   43894:	bl	3161c <fputs@plt+0x20234>
   43898:	ldrh	r0, [sl, #12]
   4389c:	cmp	r6, r0
   438a0:	bls	438b4 <fputs@plt+0x324cc>
   438a4:	mov	r0, sl
   438a8:	mov	r1, r5
   438ac:	sub	r2, fp, #68	; 0x44
   438b0:	bl	3192c <fputs@plt+0x20544>
   438b4:	ldrh	r0, [r7, #18]
   438b8:	ldr	r2, [r7, #64]	; 0x40
   438bc:	ldr	r1, [r7, #56]	; 0x38
   438c0:	mov	r4, r7
   438c4:	add	r0, r2, r0, lsl #1
   438c8:	ldrb	r2, [r0, #-2]
   438cc:	ldrb	r0, [r0, #-1]
   438d0:	orr	r0, r0, r2, lsl #8
   438d4:	ldrh	r2, [r7, #20]
   438d8:	and	r0, r0, r2
   438dc:	mov	r2, #0
   438e0:	add	r0, r1, r0
   438e4:	str	r0, [fp, #-116]	; 0xffffff8c
   438e8:	add	r1, r2, #1
   438ec:	cmp	r1, #8
   438f0:	bhi	43908 <fputs@plt+0x32520>
   438f4:	add	r2, r0, r2
   438f8:	ldrsb	r2, [r2]
   438fc:	cmp	r2, #0
   43900:	mov	r2, r1
   43904:	bmi	438e8 <fputs@plt+0x32500>
   43908:	add	r2, r0, r1
   4390c:	ldr	r0, [sp, #48]	; 0x30
   43910:	mov	r7, #0
   43914:	sub	sl, fp, #48	; 0x30
   43918:	add	r1, r2, #9
   4391c:	str	r2, [fp, #-116]	; 0xffffff8c
   43920:	add	r3, r2, #1
   43924:	str	r3, [fp, #-116]	; 0xffffff8c
   43928:	ldrsb	r2, [r2]
   4392c:	strb	r2, [r0], #1
   43930:	cmn	r2, #1
   43934:	bgt	43944 <fputs@plt+0x3255c>
   43938:	ldr	r2, [fp, #-116]	; 0xffffff8c
   4393c:	cmp	r2, r1
   43940:	bcc	43920 <fputs@plt+0x32538>
   43944:	ldr	r2, [r4, #84]	; 0x54
   43948:	ldrh	r1, [r9, #18]
   4394c:	str	r7, [sp]
   43950:	str	r2, [sp, #4]
   43954:	sub	r2, fp, #68	; 0x44
   43958:	str	r2, [sp, #8]
   4395c:	add	r2, sp, #147	; 0x93
   43960:	sub	r3, r0, r2
   43964:	mov	r0, r9
   43968:	bl	423ec <fputs@plt+0x31004>
   4396c:	ldr	r0, [r9, #56]	; 0x38
   43970:	ldrb	r1, [r9, #5]
   43974:	add	r0, r1, r0
   43978:	ldr	r1, [fp, #-96]	; 0xffffffa0
   4397c:	rev	r1, r1
   43980:	str	r1, [r0, #8]
   43984:	ldr	r0, [sp, #160]	; 0xa0
   43988:	cmp	r0, #0
   4398c:	beq	43998 <fputs@plt+0x325b0>
   43990:	ldr	r0, [r0, #72]	; 0x48
   43994:	bl	2de80 <fputs@plt+0x1ca98>
   43998:	ldr	r5, [fp, #-68]	; 0xffffffbc
   4399c:	mov	r7, r4
   439a0:	b	43428 <fputs@plt+0x32040>
   439a4:	mov	r0, #0
   439a8:	str	r0, [sp, #20]
   439ac:	sub	r1, r5, #1
   439b0:	sub	r0, fp, #68	; 0x44
   439b4:	ldr	r2, [sp, #44]	; 0x2c
   439b8:	ldr	r0, [r0, r1, lsl #2]
   439bc:	str	r1, [sp, #104]	; 0x68
   439c0:	ldr	r1, [r0, #84]	; 0x54
   439c4:	rev	r1, r1
   439c8:	str	r1, [r2]
   439cc:	ldr	r1, [sp, #132]	; 0x84
   439d0:	tst	r1, #8
   439d4:	bne	43a08 <fputs@plt+0x32620>
   439d8:	cmp	r9, r5
   439dc:	beq	43a08 <fputs@plt+0x32620>
   439e0:	cmp	r5, r9
   439e4:	sub	r2, fp, #68	; 0x44
   439e8:	sub	r1, fp, #48	; 0x30
   439ec:	ldr	r0, [r0, #56]	; 0x38
   439f0:	movgt	r1, r2
   439f4:	ldr	r2, [sp, #92]	; 0x5c
   439f8:	ldr	r1, [r1, r2, lsl #2]
   439fc:	ldr	r1, [r1, #56]	; 0x38
   43a00:	ldr	r1, [r1, #8]
   43a04:	str	r1, [r0, #8]
   43a08:	ldr	r0, [sp, #140]	; 0x8c
   43a0c:	ldrb	r0, [r0, #17]
   43a10:	cmp	r0, #0
   43a14:	beq	43be4 <fputs@plt+0x327fc>
   43a18:	cmp	sl, #1
   43a1c:	blt	43be4 <fputs@plt+0x327fc>
   43a20:	ldr	r0, [sp, #140]	; 0x8c
   43a24:	ldr	r8, [fp, #-68]	; 0xffffffbc
   43a28:	mov	r4, #0
   43a2c:	mov	r7, #0
   43a30:	mov	r6, #0
   43a34:	ldr	r0, [r0, #36]	; 0x24
   43a38:	ldrh	r1, [r8, #18]
   43a3c:	str	r0, [sp, #72]	; 0x48
   43a40:	ldrb	r0, [r8, #1]
   43a44:	add	r2, r1, r0
   43a48:	ldr	r0, [r8, #56]	; 0x38
   43a4c:	str	r0, [sp, #132]	; 0x84
   43a50:	ldr	r0, [sp, #96]	; 0x60
   43a54:	clz	r0, r0
   43a58:	lsr	r0, r0, #5
   43a5c:	str	r0, [sp, #84]	; 0x54
   43a60:	ldr	lr, [ip, r4, lsl #2]
   43a64:	cmp	r4, r2
   43a68:	bne	43aa8 <fputs@plt+0x326c0>
   43a6c:	add	r7, r7, #1
   43a70:	sub	r0, fp, #48	; 0x30
   43a74:	sub	r1, fp, #68	; 0x44
   43a78:	cmp	r7, r5
   43a7c:	add	r0, r0, r7, lsl #2
   43a80:	addlt	r0, r1, r7, lsl #2
   43a84:	ldr	r0, [r0]
   43a88:	ldrb	r1, [r0, #1]
   43a8c:	ldrh	r2, [r0, #18]
   43a90:	ldr	r0, [r0, #56]	; 0x38
   43a94:	add	r1, r2, r1
   43a98:	ldr	r2, [sp, #84]	; 0x54
   43a9c:	str	r0, [sp, #132]	; 0x84
   43aa0:	add	r2, r2, r4
   43aa4:	add	r2, r2, r1
   43aa8:	sub	r0, fp, #96	; 0x60
   43aac:	ldr	r0, [r0, r6, lsl #2]
   43ab0:	cmp	r4, r0
   43ab4:	bne	43ad0 <fputs@plt+0x326e8>
   43ab8:	add	r6, r6, #1
   43abc:	sub	r0, fp, #68	; 0x44
   43ac0:	ldr	r8, [r0, r6, lsl #2]
   43ac4:	ldr	r0, [sp, #96]	; 0x60
   43ac8:	cmp	r0, #0
   43acc:	beq	43bcc <fputs@plt+0x327e4>
   43ad0:	cmp	r7, r5
   43ad4:	bge	43b0c <fputs@plt+0x32724>
   43ad8:	ldr	r0, [sp, #72]	; 0x48
   43adc:	ldr	r1, [sp, #132]	; 0x84
   43ae0:	add	r0, r1, r0
   43ae4:	cmp	lr, r0
   43ae8:	bcs	43b0c <fputs@plt+0x32724>
   43aec:	ldr	r0, [sp, #132]	; 0x84
   43af0:	cmp	lr, r0
   43af4:	bcc	43b0c <fputs@plt+0x32724>
   43af8:	sub	r0, fp, #168	; 0xa8
   43afc:	ldr	r1, [r8, #84]	; 0x54
   43b00:	ldr	r0, [r0, r7, lsl #2]
   43b04:	cmp	r1, r0
   43b08:	beq	43bcc <fputs@plt+0x327e4>
   43b0c:	ldr	r0, [sp, #32]
   43b10:	cmp	r0, #0
   43b14:	bne	43b4c <fputs@plt+0x32764>
   43b18:	ldr	r0, [lr]
   43b1c:	sub	r1, fp, #36	; 0x24
   43b20:	ldr	r3, [r8, #84]	; 0x54
   43b24:	str	r2, [sp, #88]	; 0x58
   43b28:	mov	r2, #5
   43b2c:	str	lr, [sp, #80]	; 0x50
   43b30:	str	r1, [sp]
   43b34:	rev	r1, r0
   43b38:	ldr	r0, [sp, #140]	; 0x8c
   43b3c:	bl	3161c <fputs@plt+0x20234>
   43b40:	ldr	lr, [sp, #80]	; 0x50
   43b44:	ldr	r2, [sp, #88]	; 0x58
   43b48:	ldr	ip, [sp, #128]	; 0x80
   43b4c:	ldr	r0, [sp, #28]
   43b50:	add	r0, ip, r0
   43b54:	ldrh	r0, [r0]
   43b58:	cmp	r0, #0
   43b5c:	bne	43b90 <fputs@plt+0x327a8>
   43b60:	add	r0, sp, #184	; 0xb8
   43b64:	mov	r1, r4
   43b68:	str	r8, [sp, #80]	; 0x50
   43b6c:	str	r7, [sp, #88]	; 0x58
   43b70:	mov	r8, r2
   43b74:	mov	r7, lr
   43b78:	bl	44f84 <fputs@plt+0x33b9c>
   43b7c:	mov	lr, r7
   43b80:	mov	r2, r8
   43b84:	ldr	r7, [sp, #88]	; 0x58
   43b88:	ldr	r8, [sp, #80]	; 0x50
   43b8c:	ldr	ip, [sp, #128]	; 0x80
   43b90:	ldrh	r1, [r8, #12]
   43b94:	cmp	r0, r1
   43b98:	bls	43bc0 <fputs@plt+0x327d8>
   43b9c:	str	r7, [sp, #88]	; 0x58
   43ba0:	mov	r7, r2
   43ba4:	mov	r0, r8
   43ba8:	mov	r1, lr
   43bac:	sub	r2, fp, #36	; 0x24
   43bb0:	bl	3192c <fputs@plt+0x20544>
   43bb4:	mov	r2, r7
   43bb8:	ldr	r7, [sp, #88]	; 0x58
   43bbc:	ldr	ip, [sp, #128]	; 0x80
   43bc0:	ldr	r0, [fp, #-36]	; 0xffffffdc
   43bc4:	cmp	r0, #0
   43bc8:	bne	44288 <fputs@plt+0x32ea0>
   43bcc:	ldr	r0, [sp, #28]
   43bd0:	add	r4, r4, #1
   43bd4:	cmp	sl, r4
   43bd8:	add	r0, r0, #2
   43bdc:	str	r0, [sp, #28]
   43be0:	bne	43a60 <fputs@plt+0x32678>
   43be4:	ldr	r0, [sp, #104]	; 0x68
   43be8:	cmp	r0, #1
   43bec:	blt	43d00 <fputs@plt+0x32918>
   43bf0:	mov	r6, #0
   43bf4:	mov	r7, #0
   43bf8:	ldr	r0, [sp, #112]	; 0x70
   43bfc:	ldr	r1, [sp, #108]	; 0x6c
   43c00:	ldr	r2, [sp, #64]	; 0x40
   43c04:	add	r8, r0, r7
   43c08:	sub	r0, fp, #96	; 0x60
   43c0c:	ldr	r0, [r0, r6, lsl #2]
   43c10:	add	r1, r1, r0, lsl #1
   43c14:	ldr	lr, [ip, r0, lsl #2]
   43c18:	ldrh	r1, [r1]
   43c1c:	add	r3, r1, r2
   43c20:	sub	r2, fp, #68	; 0x44
   43c24:	ldr	r4, [r2, r6, lsl #2]
   43c28:	ldrb	r2, [r4, #4]
   43c2c:	cmp	r2, #0
   43c30:	beq	43c78 <fputs@plt+0x32890>
   43c34:	ldr	r2, [sp, #96]	; 0x60
   43c38:	cmp	r2, #0
   43c3c:	beq	43c88 <fputs@plt+0x328a0>
   43c40:	add	r0, ip, r0, lsl #2
   43c44:	ldr	r3, [r4, #80]	; 0x50
   43c48:	add	r2, sp, #160	; 0xa0
   43c4c:	ldr	r1, [r0, #-4]
   43c50:	mov	r0, r4
   43c54:	blx	r3
   43c58:	ldr	r2, [sp, #160]	; 0xa0
   43c5c:	ldr	r3, [sp, #164]	; 0xa4
   43c60:	add	r0, r8, #4
   43c64:	bl	3e7b0 <fputs@plt+0x2d3c8>
   43c68:	mov	lr, r8
   43c6c:	add	r3, r0, #4
   43c70:	mov	r8, #0
   43c74:	b	43cb0 <fputs@plt+0x328c8>
   43c78:	ldr	r0, [lr]
   43c7c:	ldr	r1, [r4, #56]	; 0x38
   43c80:	str	r0, [r1, #8]
   43c84:	b	43cb0 <fputs@plt+0x328c8>
   43c88:	sub	lr, lr, #4
   43c8c:	cmp	r1, #4
   43c90:	bne	43cb0 <fputs@plt+0x328c8>
   43c94:	ldr	r0, [sp, #136]	; 0x88
   43c98:	mov	r1, lr
   43c9c:	str	lr, [sp, #132]	; 0x84
   43ca0:	ldr	r2, [r0, #76]	; 0x4c
   43ca4:	blx	r2
   43ca8:	ldr	lr, [sp, #132]	; 0x84
   43cac:	mov	r3, r0
   43cb0:	ldr	r0, [r4, #84]	; 0x54
   43cb4:	mov	r2, lr
   43cb8:	str	r8, [sp]
   43cbc:	mov	r4, r3
   43cc0:	str	r0, [sp, #4]
   43cc4:	sub	r0, fp, #36	; 0x24
   43cc8:	str	r0, [sp, #8]
   43ccc:	ldr	r0, [sp, #124]	; 0x7c
   43cd0:	add	r1, r0, r6
   43cd4:	ldr	r0, [sp, #136]	; 0x88
   43cd8:	bl	423ec <fputs@plt+0x31004>
   43cdc:	ldr	r0, [fp, #-36]	; 0xffffffdc
   43ce0:	cmp	r0, #0
   43ce4:	bne	4312c <fputs@plt+0x31d44>
   43ce8:	ldr	r0, [sp, #104]	; 0x68
   43cec:	ldr	ip, [sp, #128]	; 0x80
   43cf0:	add	r6, r6, #1
   43cf4:	add	r7, r4, r7
   43cf8:	cmp	r0, r6
   43cfc:	bne	43bf8 <fputs@plt+0x32810>
   43d00:	ldr	r8, [sp, #68]	; 0x44
   43d04:	rsb	r7, r5, #1
   43d08:	sub	r3, fp, #148	; 0x94
   43d0c:	cmp	r7, r5
   43d10:	bge	4414c <fputs@plt+0x32d64>
   43d14:	ldr	r0, [sp, #96]	; 0x60
   43d18:	clz	r0, r0
   43d1c:	lsr	r0, r0, #5
   43d20:	str	r0, [sp, #24]
   43d24:	ldr	r0, [fp, #-96]	; 0xffffffa0
   43d28:	str	r0, [sp, #16]
   43d2c:	cmp	r7, #0
   43d30:	mov	r6, r7
   43d34:	rsbmi	r6, r7, #0
   43d38:	ldrb	r0, [r3, r6]
   43d3c:	cmp	r0, #0
   43d40:	bne	440f8 <fputs@plt+0x32d10>
   43d44:	cmn	r7, #1
   43d48:	bgt	43d6c <fputs@plt+0x32984>
   43d4c:	mvn	r0, #3
   43d50:	sub	r1, fp, #96	; 0x60
   43d54:	sub	r2, fp, #116	; 0x74
   43d58:	add	r0, r0, r6, lsl #2
   43d5c:	ldr	r1, [r1, r0]
   43d60:	ldr	r0, [r2, r0]
   43d64:	cmp	r0, r1
   43d68:	blt	440f8 <fputs@plt+0x32d10>
   43d6c:	cmp	r6, #0
   43d70:	beq	43db8 <fputs@plt+0x329d0>
   43d74:	ldr	r1, [sp, #92]	; 0x5c
   43d78:	sub	r0, r6, #1
   43d7c:	mov	r4, sl
   43d80:	cmp	r6, r1
   43d84:	bgt	43d98 <fputs@plt+0x329b0>
   43d88:	sub	r1, fp, #116	; 0x74
   43d8c:	ldr	r2, [sp, #24]
   43d90:	ldr	r1, [r1, r0, lsl #2]
   43d94:	add	r4, r1, r2
   43d98:	sub	r1, fp, #96	; 0x60
   43d9c:	mov	r2, r1
   43da0:	ldr	r1, [r1, r6, lsl #2]
   43da4:	ldr	r0, [r2, r0, lsl #2]
   43da8:	ldr	r2, [sp, #24]
   43dac:	add	r3, r0, r2
   43db0:	sub	r2, r1, r3
   43db4:	b	43dc4 <fputs@plt+0x329dc>
   43db8:	ldr	r2, [sp, #16]
   43dbc:	mov	r3, #0
   43dc0:	mov	r4, #0
   43dc4:	sub	r0, fp, #68	; 0x44
   43dc8:	add	r9, r2, r3
   43dcc:	cmp	r4, r3
   43dd0:	str	r2, [sp, #132]	; 0x84
   43dd4:	str	r3, [sp, #124]	; 0x7c
   43dd8:	str	r4, [sp, #88]	; 0x58
   43ddc:	str	r6, [sp, #64]	; 0x40
   43de0:	str	r7, [sp, #44]	; 0x2c
   43de4:	ldr	r8, [r0, r6, lsl #2]
   43de8:	ldr	r0, [r8, #56]	; 0x38
   43dec:	ldrh	ip, [r8, #18]
   43df0:	ldrb	r1, [r8, #1]
   43df4:	ldrb	lr, [r8, #5]
   43df8:	str	r8, [sp, #84]	; 0x54
   43dfc:	str	r0, [sp, #80]	; 0x50
   43e00:	ldr	r0, [r8, #64]	; 0x40
   43e04:	str	lr, [sp, #72]	; 0x48
   43e08:	str	r0, [sp, #104]	; 0x68
   43e0c:	add	r0, r4, ip
   43e10:	add	r1, r0, r1
   43e14:	bge	43e54 <fputs@plt+0x32a6c>
   43e18:	sub	r2, r3, r4
   43e1c:	mov	r6, r1
   43e20:	mov	r1, r4
   43e24:	mov	r0, r8
   43e28:	add	r3, sp, #184	; 0xb8
   43e2c:	mov	r4, ip
   43e30:	bl	44fb8 <fputs@plt+0x33bd0>
   43e34:	mov	r7, r0
   43e38:	ldr	r0, [r8, #64]	; 0x40
   43e3c:	lsl	r2, r4, #1
   43e40:	add	r1, r0, r7, lsl #1
   43e44:	bl	11328 <memmove@plt>
   43e48:	mov	ip, r4
   43e4c:	mov	r1, r6
   43e50:	sub	ip, r4, r7
   43e54:	ldr	r0, [sp, #132]	; 0x84
   43e58:	ldr	r2, [sp, #104]	; 0x68
   43e5c:	cmp	r1, r9
   43e60:	add	r0, r2, r0, lsl #1
   43e64:	str	r0, [sp, #96]	; 0x60
   43e68:	ble	43e8c <fputs@plt+0x32aa4>
   43e6c:	ldr	r0, [sp, #84]	; 0x54
   43e70:	sub	r2, r1, r9
   43e74:	mov	r1, r9
   43e78:	add	r3, sp, #184	; 0xb8
   43e7c:	mov	r4, ip
   43e80:	bl	44fb8 <fputs@plt+0x33bd0>
   43e84:	mov	ip, r4
   43e88:	sub	ip, r4, r0
   43e8c:	ldr	r0, [sp, #72]	; 0x48
   43e90:	ldr	r7, [sp, #80]	; 0x50
   43e94:	ldr	r2, [sp, #128]	; 0x80
   43e98:	ldr	r3, [sp, #88]	; 0x58
   43e9c:	ldr	r9, [sp, #132]	; 0x84
   43ea0:	add	r1, r0, r7
   43ea4:	str	r1, [sp, #28]
   43ea8:	ldrb	r0, [r1, #5]!
   43eac:	str	r1, [sp, #72]	; 0x48
   43eb0:	ldrb	r1, [r1, #1]
   43eb4:	orr	r0, r1, r0, lsl #8
   43eb8:	ldr	r1, [sp, #96]	; 0x60
   43ebc:	sub	r0, r0, #1
   43ec0:	uxtah	r0, r7, r0
   43ec4:	add	r0, r0, #1
   43ec8:	cmp	r0, r1
   43ecc:	str	r0, [sp, #160]	; 0xa0
   43ed0:	bcc	44044 <fputs@plt+0x32c5c>
   43ed4:	ldr	r2, [sp, #124]	; 0x7c
   43ed8:	cmp	r2, r3
   43edc:	bge	43f54 <fputs@plt+0x32b6c>
   43ee0:	ldr	r7, [sp, #84]	; 0x54
   43ee4:	sub	r6, r3, r2
   43ee8:	mov	r8, r2
   43eec:	lsl	r2, ip, #1
   43ef0:	str	ip, [sp, #104]	; 0x68
   43ef4:	cmp	r6, r9
   43ef8:	movgt	r6, r9
   43efc:	ldr	r4, [r7, #64]	; 0x40
   43f00:	add	r0, r4, r6, lsl #1
   43f04:	mov	r1, r4
   43f08:	bl	11328 <memmove@plt>
   43f0c:	ldr	r1, [sp, #96]	; 0x60
   43f10:	add	r0, sp, #184	; 0xb8
   43f14:	add	r2, sp, #160	; 0xa0
   43f18:	mov	r3, r4
   43f1c:	str	r8, [sp]
   43f20:	str	r6, [sp, #4]
   43f24:	str	r0, [sp, #8]
   43f28:	mov	r0, r7
   43f2c:	bl	450dc <fputs@plt+0x33cf4>
   43f30:	ldr	ip, [sp, #104]	; 0x68
   43f34:	ldr	r3, [sp, #88]	; 0x58
   43f38:	ldr	r2, [sp, #128]	; 0x80
   43f3c:	cmp	r0, #0
   43f40:	bne	44044 <fputs@plt+0x32c5c>
   43f44:	ldr	r2, [sp, #124]	; 0x7c
   43f48:	add	ip, ip, r6
   43f4c:	mov	r4, r7
   43f50:	b	43f58 <fputs@plt+0x32b70>
   43f54:	ldr	r4, [sp, #84]	; 0x54
   43f58:	ldrb	r0, [r4, #1]
   43f5c:	cmp	r0, #0
   43f60:	beq	44008 <fputs@plt+0x32c20>
   43f64:	mov	r6, #0
   43f68:	mov	r8, #22
   43f6c:	add	r1, r4, r8
   43f70:	ldrh	r1, [r1]
   43f74:	add	r7, r3, r1
   43f78:	subs	r1, r7, r2
   43f7c:	bmi	43ff4 <fputs@plt+0x32c0c>
   43f80:	cmp	r1, r9
   43f84:	bge	43ff4 <fputs@plt+0x32c0c>
   43f88:	sub	r0, ip, r1
   43f8c:	str	ip, [sp, #104]	; 0x68
   43f90:	lsl	r2, r0, #1
   43f94:	ldr	r0, [r4, #64]	; 0x40
   43f98:	add	r9, r0, r1, lsl #1
   43f9c:	add	r0, r9, #2
   43fa0:	mov	r1, r9
   43fa4:	bl	11328 <memmove@plt>
   43fa8:	ldr	r1, [sp, #96]	; 0x60
   43fac:	mov	r0, #1
   43fb0:	mov	r3, r9
   43fb4:	ldr	r9, [sp, #132]	; 0x84
   43fb8:	add	r2, sp, #160	; 0xa0
   43fbc:	str	r7, [sp]
   43fc0:	str	r0, [sp, #4]
   43fc4:	add	r0, sp, #184	; 0xb8
   43fc8:	str	r0, [sp, #8]
   43fcc:	mov	r0, r4
   43fd0:	bl	450dc <fputs@plt+0x33cf4>
   43fd4:	ldr	ip, [sp, #104]	; 0x68
   43fd8:	ldr	r3, [sp, #88]	; 0x58
   43fdc:	ldr	r2, [sp, #128]	; 0x80
   43fe0:	cmp	r0, #0
   43fe4:	bne	44044 <fputs@plt+0x32c5c>
   43fe8:	ldrb	r0, [r4, #1]
   43fec:	ldr	r2, [sp, #124]	; 0x7c
   43ff0:	add	ip, ip, #1
   43ff4:	uxtb	r1, r0
   43ff8:	add	r6, r6, #1
   43ffc:	add	r8, r8, #2
   44000:	cmp	r6, r1
   44004:	bcc	43f6c <fputs@plt+0x32b84>
   44008:	ldr	r0, [r4, #64]	; 0x40
   4400c:	sub	r1, r9, ip
   44010:	add	r2, ip, r2
   44014:	str	r1, [sp, #4]
   44018:	add	r1, sp, #184	; 0xb8
   4401c:	str	r2, [sp]
   44020:	add	r2, sp, #160	; 0xa0
   44024:	str	r1, [sp, #8]
   44028:	ldr	r1, [sp, #96]	; 0x60
   4402c:	add	r3, r0, ip, lsl #1
   44030:	mov	r0, r4
   44034:	bl	450dc <fputs@plt+0x33cf4>
   44038:	ldr	r2, [sp, #128]	; 0x80
   4403c:	cmp	r0, #0
   44040:	beq	44108 <fputs@plt+0x32d20>
   44044:	ldr	r8, [sp, #68]	; 0x44
   44048:	cmp	r9, #1
   4404c:	blt	4409c <fputs@plt+0x32cb4>
   44050:	ldr	r1, [sp, #124]	; 0x7c
   44054:	ldr	r0, [sp, #36]	; 0x24
   44058:	mov	r7, r9
   4405c:	add	r4, r0, r1, lsl #1
   44060:	add	r6, r2, r1, lsl #2
   44064:	ldrh	r0, [r4]
   44068:	cmp	r0, #0
   4406c:	bne	44088 <fputs@plt+0x32ca0>
   44070:	ldr	r0, [sp, #40]	; 0x28
   44074:	ldr	r1, [r6]
   44078:	ldr	r2, [r0, #76]	; 0x4c
   4407c:	blx	r2
   44080:	ldr	r2, [sp, #128]	; 0x80
   44084:	strh	r0, [r4]
   44088:	sub	r7, r7, #1
   4408c:	add	r4, r4, #2
   44090:	add	r6, r6, #4
   44094:	cmp	r7, #0
   44098:	bgt	44064 <fputs@plt+0x32c7c>
   4409c:	ldr	r1, [sp, #124]	; 0x7c
   440a0:	ldr	r0, [sp, #108]	; 0x6c
   440a4:	ldr	r4, [sp, #84]	; 0x54
   440a8:	add	r3, r0, r1, lsl #1
   440ac:	add	r2, r2, r1, lsl #2
   440b0:	mov	r0, r4
   440b4:	mov	r1, r9
   440b8:	bl	44e24 <fputs@plt+0x33a3c>
   440bc:	ldr	ip, [sp, #128]	; 0x80
   440c0:	ldr	r7, [sp, #60]	; 0x3c
   440c4:	cmp	r0, #0
   440c8:	str	r0, [fp, #-36]	; 0xffffffdc
   440cc:	bne	44294 <fputs@plt+0x32eac>
   440d0:	ldr	r1, [sp, #64]	; 0x40
   440d4:	mov	r0, #1
   440d8:	sub	r3, fp, #148	; 0x94
   440dc:	ldr	r7, [sp, #44]	; 0x2c
   440e0:	strb	r0, [r3, r1]
   440e4:	sub	r0, fp, #136	; 0x88
   440e8:	ldr	r0, [r0, r1, lsl #2]
   440ec:	ldr	r1, [sp, #116]	; 0x74
   440f0:	sub	r0, r1, r0
   440f4:	strh	r0, [r4, #16]
   440f8:	add	r7, r7, #1
   440fc:	cmp	r7, r5
   44100:	bne	43d2c <fputs@plt+0x32944>
   44104:	b	4414c <fputs@plt+0x32d64>
   44108:	ldr	r2, [sp, #28]
   4410c:	mov	r1, #0
   44110:	lsr	r0, r9, #8
   44114:	ldr	r8, [sp, #68]	; 0x44
   44118:	strb	r1, [r4, #1]
   4411c:	strh	r9, [r4, #18]
   44120:	strb	r0, [r2, #3]
   44124:	ldrb	r0, [r4, #18]
   44128:	strb	r0, [r2, #4]
   4412c:	ldr	r2, [sp, #80]	; 0x50
   44130:	ldr	r0, [sp, #160]	; 0xa0
   44134:	sub	r0, r0, r2
   44138:	ldr	r2, [sp, #72]	; 0x48
   4413c:	rev16	r0, r0
   44140:	strh	r0, [r2]
   44144:	str	r1, [fp, #-36]	; 0xffffffdc
   44148:	b	440d0 <fputs@plt+0x32ce8>
   4414c:	ldr	r0, [sp, #56]	; 0x38
   44150:	ldr	r6, [sp, #136]	; 0x88
   44154:	uxtb	r0, r0
   44158:	cmp	r0, #1
   4415c:	bne	44180 <fputs@plt+0x32d98>
   44160:	ldrh	r0, [r6, #18]
   44164:	cmp	r0, #0
   44168:	bne	44180 <fputs@plt+0x32d98>
   4416c:	ldr	r4, [fp, #-68]	; 0xffffffbc
   44170:	ldrb	r0, [r6, #5]
   44174:	ldrh	r1, [r4, #16]
   44178:	cmp	r0, r1
   4417c:	bls	442a0 <fputs@plt+0x32eb8>
   44180:	ldr	r9, [sp, #140]	; 0x8c
   44184:	ldr	r0, [sp, #32]
   44188:	sub	sl, fp, #48	; 0x30
   4418c:	sub	r7, fp, #36	; 0x24
   44190:	ldrb	r1, [r9, #17]
   44194:	clz	r0, r0
   44198:	lsr	r0, r0, #5
   4419c:	cmp	r1, #0
   441a0:	movwne	r1, #1
   441a4:	and	r0, r0, r1
   441a8:	ldr	r1, [sp, #20]
   441ac:	and	r0, r1, r0
   441b0:	cmp	r0, #1
   441b4:	bne	441ec <fputs@plt+0x32e04>
   441b8:	sub	r4, fp, #68	; 0x44
   441bc:	mov	r6, r5
   441c0:	ldr	r0, [r4], #4
   441c4:	mov	r2, #5
   441c8:	ldr	r1, [r0, #56]	; 0x38
   441cc:	ldr	r3, [r0, #84]	; 0x54
   441d0:	ldr	r0, [r1, #8]
   441d4:	str	r7, [sp]
   441d8:	rev	r1, r0
   441dc:	mov	r0, r9
   441e0:	bl	3161c <fputs@plt+0x20234>
   441e4:	subs	r6, r6, #1
   441e8:	bne	441c0 <fputs@plt+0x32dd8>
   441ec:	ldr	r0, [sp, #92]	; 0x5c
   441f0:	ldr	r9, [sp, #120]	; 0x78
   441f4:	cmp	r5, r0
   441f8:	bgt	43134 <fputs@plt+0x31d4c>
   441fc:	ldr	r0, [fp, #-36]	; 0xffffffdc
   44200:	ldr	r7, [sp, #60]	; 0x3c
   44204:	ldr	ip, [sp, #128]	; 0x80
   44208:	mov	r4, r5
   4420c:	cmp	r0, #0
   44210:	bne	4422c <fputs@plt+0x32e44>
   44214:	ldr	r1, [sl, r4, lsl #2]
   44218:	ldr	r0, [r1, #52]	; 0x34
   4421c:	ldr	r2, [r1, #84]	; 0x54
   44220:	bl	44364 <fputs@plt+0x32f7c>
   44224:	ldr	ip, [sp, #128]	; 0x80
   44228:	str	r0, [fp, #-36]	; 0xffffffdc
   4422c:	ldr	r2, [sp, #92]	; 0x5c
   44230:	add	r1, r4, #1
   44234:	cmp	r4, r2
   44238:	mov	r4, r1
   4423c:	blt	4420c <fputs@plt+0x32e24>
   44240:	b	42ac4 <fputs@plt+0x316dc>
   44244:	ldr	r0, [sp, #52]	; 0x34
   44248:	movw	r1, #62796	; 0xf54c
   4424c:	movw	r2, #63094	; 0xf676
   44250:	movw	r3, #63242	; 0xf70a
   44254:	movt	r1, #8
   44258:	movt	r2, #8
   4425c:	str	r0, [sp]
   44260:	mov	r0, #11
   44264:	bl	15e38 <fputs@plt+0x4a50>
   44268:	ldr	ip, [sp, #128]	; 0x80
   4426c:	mov	r0, #11
   44270:	b	43010 <fputs@plt+0x31c28>
   44274:	ldr	r0, [sp, #52]	; 0x34
   44278:	movw	r1, #62796	; 0xf54c
   4427c:	movw	r2, #63094	; 0xf676
   44280:	movw	r3, #63126	; 0xf696
   44284:	b	435b4 <fputs@plt+0x321cc>
   44288:	ldr	r8, [sp, #68]	; 0x44
   4428c:	ldr	r7, [sp, #60]	; 0x3c
   44290:	b	44298 <fputs@plt+0x32eb0>
   44294:	ldr	r9, [sp, #120]	; 0x78
   44298:	sub	sl, fp, #48	; 0x30
   4429c:	b	42ac4 <fputs@plt+0x316dc>
   442a0:	mov	r0, r4
   442a4:	bl	44b84 <fputs@plt+0x3379c>
   442a8:	str	r0, [fp, #-36]	; 0xffffffdc
   442ac:	mov	r0, r4
   442b0:	mov	r1, r6
   442b4:	sub	r2, fp, #36	; 0x24
   442b8:	bl	44d70 <fputs@plt+0x33988>
   442bc:	ldr	r0, [fp, #-36]	; 0xffffffdc
   442c0:	sub	sl, fp, #48	; 0x30
   442c4:	cmp	r0, #0
   442c8:	bne	441ec <fputs@plt+0x32e04>
   442cc:	ldr	r0, [r4, #52]	; 0x34
   442d0:	ldr	r2, [r4, #84]	; 0x54
   442d4:	mov	r1, r4
   442d8:	bl	44364 <fputs@plt+0x32f7c>
   442dc:	str	r0, [fp, #-36]	; 0xffffffdc
   442e0:	b	441ec <fputs@plt+0x32e04>
   442e4:	mov	r5, #0
   442e8:	ldr	r0, [sp, #100]	; 0x64
   442ec:	cmp	r0, #0
   442f0:	blne	2a638 <fputs@plt+0x19250>
   442f4:	mov	r0, r5
   442f8:	sub	sp, fp, #28
   442fc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   44300:	push	{r4, r5, fp, lr}
   44304:	add	fp, sp, #8
   44308:	mov	r4, r0
   4430c:	ldr	r0, [r0]
   44310:	mov	r5, r1
   44314:	bl	2dcf0 <fputs@plt+0x1c908>
   44318:	cmp	r0, #0
   4431c:	beq	4435c <fputs@plt+0x32f74>
   44320:	mov	r1, r0
   44324:	ldr	r0, [r0, #8]
   44328:	ldr	r2, [r0, #84]	; 0x54
   4432c:	cmp	r2, r5
   44330:	popeq	{r4, r5, fp, pc}
   44334:	ldr	r2, [r1, #4]
   44338:	cmp	r5, #1
   4433c:	str	r1, [r0, #72]	; 0x48
   44340:	mov	r1, #0
   44344:	str	r5, [r0, #84]	; 0x54
   44348:	movweq	r1, #100	; 0x64
   4434c:	strb	r1, [r0, #5]
   44350:	str	r4, [r0, #52]	; 0x34
   44354:	str	r2, [r0, #56]	; 0x38
   44358:	pop	{r4, r5, fp, pc}
   4435c:	mov	r0, #0
   44360:	pop	{r4, r5, fp, pc}
   44364:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   44368:	add	fp, sp, #28
   4436c:	sub	sp, sp, #20
   44370:	mov	r5, r0
   44374:	mov	r0, #0
   44378:	cmp	r2, #1
   4437c:	str	r0, [sp, #16]
   44380:	bhi	443b8 <fputs@plt+0x32fd0>
   44384:	movw	r0, #62189	; 0xf2ed
   44388:	movw	r1, #62796	; 0xf54c
   4438c:	movw	r2, #63094	; 0xf676
   44390:	movw	r3, #61664	; 0xf0e0
   44394:	mov	r7, #11
   44398:	movt	r0, #8
   4439c:	movt	r1, #8
   443a0:	movt	r2, #8
   443a4:	add	r0, r0, #20
   443a8:	str	r0, [sp]
   443ac:	mov	r0, #11
   443b0:	bl	15e38 <fputs@plt+0x4a50>
   443b4:	b	44450 <fputs@plt+0x33068>
   443b8:	ldr	r9, [r5, #12]
   443bc:	mov	r4, r2
   443c0:	mov	r6, r1
   443c4:	cmp	r1, #0
   443c8:	beq	443f4 <fputs@plt+0x3300c>
   443cc:	str	r6, [sp, #12]
   443d0:	ldr	r0, [r6, #72]	; 0x48
   443d4:	ldrh	r1, [r0, #26]
   443d8:	add	r1, r1, #1
   443dc:	strh	r1, [r0, #26]
   443e0:	ldr	r0, [r0, #28]
   443e4:	ldr	r1, [r0, #12]
   443e8:	add	r1, r1, #1
   443ec:	str	r1, [r0, #12]
   443f0:	b	44408 <fputs@plt+0x33020>
   443f4:	mov	r0, r5
   443f8:	mov	r1, r4
   443fc:	bl	44300 <fputs@plt+0x32f18>
   44400:	mov	r6, r0
   44404:	str	r0, [sp, #12]
   44408:	ldr	r0, [r9, #72]	; 0x48
   4440c:	bl	18ba4 <fputs@plt+0x77bc>
   44410:	mov	r7, r0
   44414:	cmp	r0, #0
   44418:	str	r0, [sp, #8]
   4441c:	beq	4445c <fputs@plt+0x33074>
   44420:	ldr	r0, [sp, #12]
   44424:	cmp	r0, #0
   44428:	beq	4443c <fputs@plt+0x33054>
   4442c:	mov	r1, #0
   44430:	strb	r1, [r0]
   44434:	ldr	r0, [r0, #72]	; 0x48
   44438:	bl	2de80 <fputs@plt+0x1ca98>
   4443c:	ldr	r0, [sp, #16]
   44440:	cmp	r0, #0
   44444:	beq	44450 <fputs@plt+0x33068>
   44448:	ldr	r0, [r0, #72]	; 0x48
   4444c:	bl	2de80 <fputs@plt+0x1ca98>
   44450:	mov	r0, r7
   44454:	sub	sp, fp, #28
   44458:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   4445c:	ldr	r0, [r9, #56]	; 0x38
   44460:	ldr	r1, [r0, #36]	; 0x24
   44464:	rev	r8, r1
   44468:	add	r1, r8, #1
   4446c:	rev	r1, r1
   44470:	str	r1, [r0, #36]	; 0x24
   44474:	ldrb	r0, [r5, #22]
   44478:	tst	r0, #4
   4447c:	beq	444b4 <fputs@plt+0x330cc>
   44480:	cmp	r6, #0
   44484:	beq	4457c <fputs@plt+0x33194>
   44488:	ldr	r0, [r6, #72]	; 0x48
   4448c:	bl	18ba4 <fputs@plt+0x77bc>
   44490:	mov	r7, r0
   44494:	cmp	r0, #0
   44498:	str	r0, [sp, #8]
   4449c:	bne	44420 <fputs@plt+0x33038>
   444a0:	ldr	r1, [r6, #52]	; 0x34
   444a4:	ldr	r0, [r6, #56]	; 0x38
   444a8:	ldr	r2, [r1, #32]
   444ac:	mov	r1, #0
   444b0:	bl	1119c <memset@plt>
   444b4:	ldrb	r0, [r5, #17]
   444b8:	cmp	r0, #0
   444bc:	beq	444e8 <fputs@plt+0x33100>
   444c0:	add	r0, sp, #8
   444c4:	mov	r1, r4
   444c8:	mov	r2, #2
   444cc:	mov	r3, #0
   444d0:	str	r0, [sp]
   444d4:	mov	r0, r5
   444d8:	bl	3161c <fputs@plt+0x20234>
   444dc:	ldr	r7, [sp, #8]
   444e0:	cmp	r7, #0
   444e4:	bne	44420 <fputs@plt+0x33038>
   444e8:	cmp	r8, #0
   444ec:	beq	445a8 <fputs@plt+0x331c0>
   444f0:	ldr	r0, [r9, #56]	; 0x38
   444f4:	add	r2, sp, #16
   444f8:	mov	r3, #0
   444fc:	ldr	r0, [r0, #32]
   44500:	rev	r8, r0
   44504:	mov	r0, r5
   44508:	mov	r1, r8
   4450c:	bl	2ed18 <fputs@plt+0x1d930>
   44510:	mov	r7, r0
   44514:	cmp	r0, #0
   44518:	str	r0, [sp, #8]
   4451c:	bne	44420 <fputs@plt+0x33038>
   44520:	ldr	r3, [sp, #16]
   44524:	ldr	r0, [r5, #36]	; 0x24
   44528:	mvn	r1, #1
   4452c:	ldr	r2, [r3, #56]	; 0x38
   44530:	add	r1, r1, r0, lsr #2
   44534:	ldr	r2, [r2, #4]
   44538:	rev	sl, r2
   4453c:	cmp	sl, r1
   44540:	bls	44620 <fputs@plt+0x33238>
   44544:	movw	r0, #62189	; 0xf2ed
   44548:	movw	r1, #62796	; 0xf54c
   4454c:	movw	r2, #63094	; 0xf676
   44550:	movw	r3, #61717	; 0xf115
   44554:	mov	r7, #11
   44558:	movt	r0, #8
   4455c:	movt	r1, #8
   44560:	movt	r2, #8
   44564:	add	r0, r0, #20
   44568:	str	r0, [sp]
   4456c:	mov	r0, #11
   44570:	bl	15e38 <fputs@plt+0x4a50>
   44574:	str	r7, [sp, #8]
   44578:	b	44420 <fputs@plt+0x33038>
   4457c:	add	r2, sp, #12
   44580:	mov	r0, r5
   44584:	mov	r1, r4
   44588:	mov	r3, #0
   4458c:	bl	2ed18 <fputs@plt+0x1d930>
   44590:	mov	r7, r0
   44594:	cmp	r0, #0
   44598:	str	r0, [sp, #8]
   4459c:	bne	44420 <fputs@plt+0x33038>
   445a0:	ldr	r6, [sp, #12]
   445a4:	b	44488 <fputs@plt+0x330a0>
   445a8:	mov	r8, #0
   445ac:	cmp	r6, #0
   445b0:	beq	445f4 <fputs@plt+0x3320c>
   445b4:	ldr	r0, [r6, #72]	; 0x48
   445b8:	bl	18ba4 <fputs@plt+0x77bc>
   445bc:	mov	r7, r0
   445c0:	cmp	r0, #0
   445c4:	str	r0, [sp, #8]
   445c8:	bne	44420 <fputs@plt+0x33038>
   445cc:	ldr	r0, [r6, #56]	; 0x38
   445d0:	rev	r1, r8
   445d4:	mov	r7, #0
   445d8:	str	r1, [r0]
   445dc:	rev	r1, r4
   445e0:	ldr	r0, [r6, #56]	; 0x38
   445e4:	str	r7, [r0, #4]
   445e8:	ldr	r0, [r9, #56]	; 0x38
   445ec:	str	r1, [r0, #32]
   445f0:	b	44420 <fputs@plt+0x33038>
   445f4:	add	r2, sp, #12
   445f8:	mov	r0, r5
   445fc:	mov	r1, r4
   44600:	mov	r3, #0
   44604:	bl	2ed18 <fputs@plt+0x1d930>
   44608:	mov	r7, r0
   4460c:	cmp	r0, #0
   44610:	str	r0, [sp, #8]
   44614:	bne	44420 <fputs@plt+0x33038>
   44618:	ldr	r6, [sp, #12]
   4461c:	b	445b4 <fputs@plt+0x331cc>
   44620:	lsr	r0, r0, #2
   44624:	sub	r0, r0, #8
   44628:	cmp	sl, r0
   4462c:	bcs	445ac <fputs@plt+0x331c4>
   44630:	ldr	r0, [r3, #72]	; 0x48
   44634:	mov	r8, r3
   44638:	bl	18ba4 <fputs@plt+0x77bc>
   4463c:	mov	r7, r0
   44640:	cmp	r0, #0
   44644:	str	r0, [sp, #8]
   44648:	bne	44420 <fputs@plt+0x33038>
   4464c:	ldr	r0, [r8, #56]	; 0x38
   44650:	add	r1, sl, #1
   44654:	cmp	r6, #0
   44658:	rev	r1, r1
   4465c:	str	r1, [r0, #4]
   44660:	rev	r1, r4
   44664:	ldr	r0, [r8, #56]	; 0x38
   44668:	add	r0, r0, sl, lsl #2
   4466c:	str	r1, [r0, #8]
   44670:	beq	446a8 <fputs@plt+0x332c0>
   44674:	ldrb	r0, [r5, #22]
   44678:	tst	r0, #4
   4467c:	bne	446a8 <fputs@plt+0x332c0>
   44680:	ldr	r0, [r6, #72]	; 0x48
   44684:	ldrh	r1, [r0, #24]
   44688:	tst	r1, #2
   4468c:	beq	446a8 <fputs@plt+0x332c0>
   44690:	ldr	r2, [r0, #16]
   44694:	ldr	r2, [r2, #104]	; 0x68
   44698:	cmp	r2, #0
   4469c:	orreq	r1, r1, #32
   446a0:	biceq	r1, r1, #4
   446a4:	strheq	r1, [r0, #24]
   446a8:	ldr	r6, [r5, #60]	; 0x3c
   446ac:	cmp	r6, #0
   446b0:	bne	446ec <fputs@plt+0x33304>
   446b4:	ldr	r7, [r5, #44]	; 0x2c
   446b8:	mov	r0, #512	; 0x200
   446bc:	mov	r1, #0
   446c0:	mov	r8, #0
   446c4:	bl	1438c <fputs@plt+0x2fa4>
   446c8:	cmp	r0, #0
   446cc:	beq	44710 <fputs@plt+0x33328>
   446d0:	mov	r6, r0
   446d4:	add	r0, r0, #4
   446d8:	mov	r1, #0
   446dc:	mov	r2, #508	; 0x1fc
   446e0:	bl	1119c <memset@plt>
   446e4:	str	r7, [r6]
   446e8:	str	r6, [r5, #60]	; 0x3c
   446ec:	ldr	r0, [r6]
   446f0:	mov	r7, #0
   446f4:	cmp	r0, r4
   446f8:	bcc	44574 <fputs@plt+0x3318c>
   446fc:	mov	r0, r6
   44700:	mov	r1, r4
   44704:	bl	28ab8 <fputs@plt+0x176d0>
   44708:	mov	r7, r0
   4470c:	b	44574 <fputs@plt+0x3318c>
   44710:	str	r8, [r5, #60]	; 0x3c
   44714:	mov	r7, #7
   44718:	b	44574 <fputs@plt+0x3318c>
   4471c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   44720:	add	fp, sp, #28
   44724:	sub	sp, sp, #20
   44728:	mov	r5, r0
   4472c:	ldr	r0, [r0, #52]	; 0x34
   44730:	mov	r6, r1
   44734:	str	r2, [sp, #16]
   44738:	ldr	r9, [r5, #56]	; 0x38
   4473c:	ldrb	r1, [r0, #22]
   44740:	ldr	r4, [r0, #36]	; 0x24
   44744:	tst	r1, #4
   44748:	beq	4475c <fputs@plt+0x33374>
   4474c:	ldr	r2, [sp, #16]
   44750:	add	r0, r9, r6
   44754:	mov	r1, #0
   44758:	bl	1119c <memset@plt>
   4475c:	ldrb	r2, [r5, #5]
   44760:	ldr	r0, [sp, #16]
   44764:	add	lr, r2, r9
   44768:	add	r7, r0, r6
   4476c:	add	ip, r2, #1
   44770:	ldrb	r0, [lr, #2]
   44774:	cmp	r0, #0
   44778:	bne	44788 <fputs@plt+0x333a0>
   4477c:	ldrb	r0, [r9, ip]
   44780:	cmp	r0, #0
   44784:	beq	4483c <fputs@plt+0x33454>
   44788:	sub	r4, r4, #4
   4478c:	mov	r8, ip
   44790:	str	r7, [sp, #12]
   44794:	uxth	sl, r8
   44798:	mov	r1, r9
   4479c:	ldrb	r0, [r1, sl]!
   447a0:	ldrb	r1, [r1, #1]
   447a4:	orr	r3, r1, r0, lsl #8
   447a8:	cmp	r3, r6
   447ac:	bcs	447dc <fputs@plt+0x333f4>
   447b0:	cmp	r3, #0
   447b4:	beq	447dc <fputs@plt+0x333f4>
   447b8:	add	r0, sl, #4
   447bc:	mov	r8, r3
   447c0:	cmp	r0, r3
   447c4:	bls	44794 <fputs@plt+0x333ac>
   447c8:	movw	r0, #62189	; 0xf2ed
   447cc:	movw	r1, #62796	; 0xf54c
   447d0:	movw	r2, #63094	; 0xf676
   447d4:	movw	r3, #57402	; 0xe03a
   447d8:	b	449e0 <fputs@plt+0x335f8>
   447dc:	cmp	r4, r3
   447e0:	bcs	447f8 <fputs@plt+0x33410>
   447e4:	movw	r0, #62189	; 0xf2ed
   447e8:	movw	r1, #62796	; 0xf54c
   447ec:	movw	r2, #63094	; 0xf676
   447f0:	movw	r3, #57405	; 0xe03d
   447f4:	b	449e0 <fputs@plt+0x335f8>
   447f8:	ldr	r4, [sp, #16]
   447fc:	cmp	r3, #0
   44800:	lsr	r4, r4, #8
   44804:	str	r4, [sp, #4]
   44808:	mov	r4, #0
   4480c:	beq	4485c <fputs@plt+0x33474>
   44810:	ldr	r7, [sp, #12]
   44814:	add	r4, r7, #3
   44818:	cmp	r4, r3
   4481c:	bcc	44864 <fputs@plt+0x3347c>
   44820:	subs	r4, r3, r7
   44824:	bcs	44870 <fputs@plt+0x33488>
   44828:	movw	r0, #62189	; 0xf2ed
   4482c:	movw	r1, #62796	; 0xf54c
   44830:	movw	r2, #63094	; 0xf676
   44834:	movw	r3, #57416	; 0xe048
   44838:	b	449e0 <fputs@plt+0x335f8>
   4483c:	ldr	r3, [sp, #16]
   44840:	mov	r1, #0
   44844:	mov	r2, r6
   44848:	mov	r0, #0
   4484c:	mov	r8, ip
   44850:	lsr	sl, r3, #8
   44854:	str	r3, [sp, #8]
   44858:	b	4493c <fputs@plt+0x33554>
   4485c:	ldr	r7, [sp, #16]
   44860:	b	448c8 <fputs@plt+0x334e0>
   44864:	ldr	r7, [sp, #16]
   44868:	mov	r4, #0
   4486c:	b	448c8 <fputs@plt+0x334e0>
   44870:	add	r0, r3, r9
   44874:	ldrb	r1, [r0, #2]
   44878:	ldrb	r0, [r0, #3]
   4487c:	orr	r0, r0, r1, lsl #8
   44880:	add	r1, r0, r3
   44884:	ldr	r0, [r5, #52]	; 0x34
   44888:	ldr	r0, [r0, #36]	; 0x24
   4488c:	cmp	r1, r0
   44890:	bls	448a8 <fputs@plt+0x334c0>
   44894:	movw	r0, #62189	; 0xf2ed
   44898:	movw	r1, #62796	; 0xf54c
   4489c:	movw	r2, #63094	; 0xf676
   448a0:	movw	r3, #57418	; 0xe04a
   448a4:	b	449e0 <fputs@plt+0x335f8>
   448a8:	sub	r7, r1, r6
   448ac:	str	r1, [sp, #12]
   448b0:	mov	r1, r9
   448b4:	uxth	r0, r7
   448b8:	lsr	r0, r0, #8
   448bc:	str	r0, [sp, #4]
   448c0:	ldrb	r0, [r1, r3]!
   448c4:	ldrb	r1, [r1, #1]
   448c8:	cmp	ip, sl
   448cc:	str	r7, [sp, #8]
   448d0:	bcs	448fc <fputs@plt+0x33514>
   448d4:	add	r3, sl, r9
   448d8:	mov	r7, r4
   448dc:	ldrb	r4, [r3, #2]
   448e0:	ldrb	r3, [r3, #3]
   448e4:	orr	r3, r3, r4, lsl #8
   448e8:	add	r3, r3, sl
   448ec:	add	r4, r3, #3
   448f0:	cmp	r4, r6
   448f4:	mov	r4, r7
   448f8:	bcs	449c8 <fputs@plt+0x335e0>
   448fc:	ldr	r7, [sp, #12]
   44900:	add	r2, r2, #7
   44904:	mov	sl, r4
   44908:	uxtb	r4, r4
   4490c:	ldrb	r3, [r9, r2]
   44910:	cmp	r3, r4
   44914:	bcs	4492c <fputs@plt+0x33544>
   44918:	movw	r0, #62189	; 0xf2ed
   4491c:	movw	r1, #62796	; 0xf54c
   44920:	movw	r2, #63094	; 0xf676
   44924:	movw	r3, #57436	; 0xe05c
   44928:	b	449e0 <fputs@plt+0x335f8>
   4492c:	sub	r3, r3, sl
   44930:	ldr	sl, [sp, #4]
   44934:	strb	r3, [r9, r2]
   44938:	uxth	r2, r6
   4493c:	ldrb	r3, [lr, #5]!
   44940:	ldrb	r4, [lr, #1]
   44944:	orr	r4, r4, r3, lsl #8
   44948:	uxth	r3, r8
   4494c:	cmp	r4, r2
   44950:	bne	44974 <fputs@plt+0x3358c>
   44954:	cmp	ip, r3
   44958:	bne	449b4 <fputs@plt+0x335cc>
   4495c:	strb	r0, [r9, ip]!
   44960:	lsr	r0, r7, #8
   44964:	strb	r1, [r9, #1]
   44968:	strb	r7, [lr, #1]
   4496c:	strb	r0, [lr]
   44970:	b	4499c <fputs@plt+0x335b4>
   44974:	uxth	r4, r6
   44978:	mov	r7, r9
   4497c:	lsr	r4, r4, #8
   44980:	strb	r4, [r7, r3]!
   44984:	strb	r6, [r7, #1]
   44988:	strb	r0, [r9, r2]!
   4498c:	ldr	r0, [sp, #8]
   44990:	strb	r0, [r9, #3]
   44994:	strb	sl, [r9, #2]
   44998:	strb	r1, [r9, #1]
   4499c:	ldrh	r0, [r5, #16]
   449a0:	ldr	r1, [sp, #16]
   449a4:	mov	r4, #0
   449a8:	add	r0, r0, r1
   449ac:	strh	r0, [r5, #16]
   449b0:	b	44a00 <fputs@plt+0x33618>
   449b4:	movw	r0, #62189	; 0xf2ed
   449b8:	movw	r1, #62796	; 0xf54c
   449bc:	movw	r2, #63094	; 0xf676
   449c0:	movw	r3, #57443	; 0xe063
   449c4:	b	449e0 <fputs@plt+0x335f8>
   449c8:	cmp	r3, r6
   449cc:	bls	44a0c <fputs@plt+0x33624>
   449d0:	movw	r0, #62189	; 0xf2ed
   449d4:	movw	r1, #62796	; 0xf54c
   449d8:	movw	r2, #63094	; 0xf676
   449dc:	movw	r3, #57430	; 0xe056
   449e0:	mov	r4, #11
   449e4:	movt	r0, #8
   449e8:	movt	r1, #8
   449ec:	movt	r2, #8
   449f0:	add	r0, r0, #20
   449f4:	str	r0, [sp]
   449f8:	mov	r0, #11
   449fc:	bl	15e38 <fputs@plt+0x4a50>
   44a00:	mov	r0, r4
   44a04:	sub	sp, fp, #28
   44a08:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   44a0c:	ldr	r7, [sp, #12]
   44a10:	sub	r3, r6, r3
   44a14:	mov	r6, r8
   44a18:	add	r4, r4, r3
   44a1c:	sub	r3, r7, sl
   44a20:	str	r3, [sp, #8]
   44a24:	uxth	r3, r3
   44a28:	lsr	r3, r3, #8
   44a2c:	str	r3, [sp, #4]
   44a30:	b	44900 <fputs@plt+0x33518>
   44a34:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   44a38:	add	fp, sp, #28
   44a3c:	sub	sp, sp, #4
   44a40:	ldr	sl, [r0, #56]	; 0x38
   44a44:	ldrb	ip, [r0, #5]
   44a48:	mov	r8, r2
   44a4c:	ldr	r2, [r0, #52]	; 0x34
   44a50:	add	r5, ip, #1
   44a54:	mov	r3, sl
   44a58:	ldr	lr, [r2, #36]	; 0x24
   44a5c:	ldrb	r7, [r3, r5]!
   44a60:	ldrb	r3, [r3, #1]
   44a64:	sub	r9, lr, #4
   44a68:	orr	r4, r3, r7, lsl #8
   44a6c:	cmp	r4, r9
   44a70:	bgt	44ac0 <fputs@plt+0x336d8>
   44a74:	add	r2, r5, #4
   44a78:	mov	r3, r4
   44a7c:	cmp	r4, r2
   44a80:	blt	44ac0 <fputs@plt+0x336d8>
   44a84:	add	r7, r3, sl
   44a88:	mov	r4, r7
   44a8c:	ldrb	r2, [r4, #2]!
   44a90:	ldrb	r6, [r4, #1]
   44a94:	orr	r2, r6, r2, lsl #8
   44a98:	subs	r6, r2, r1
   44a9c:	bpl	44ad8 <fputs@plt+0x336f0>
   44aa0:	mov	r2, sl
   44aa4:	mov	r5, r3
   44aa8:	ldrb	r4, [r2, r3]!
   44aac:	ldrb	r2, [r2, #1]
   44ab0:	orr	r4, r2, r4, lsl #8
   44ab4:	cmp	r4, #0
   44ab8:	bne	44a6c <fputs@plt+0x33684>
   44abc:	b	44b64 <fputs@plt+0x3377c>
   44ac0:	movw	r0, #62189	; 0xf2ed
   44ac4:	movw	r1, #62796	; 0xf54c
   44ac8:	movw	r2, #63094	; 0xf676
   44acc:	mov	r4, #11
   44ad0:	movw	r3, #57230	; 0xdf8e
   44ad4:	b	44b44 <fputs@plt+0x3375c>
   44ad8:	add	r1, r2, r3
   44adc:	cmp	r1, lr
   44ae0:	bgt	44b30 <fputs@plt+0x33748>
   44ae4:	ldrh	r1, [r0, #18]
   44ae8:	ldrh	r0, [r0, #14]
   44aec:	add	r0, r0, r1, lsl #1
   44af0:	cmp	r3, r0
   44af4:	blt	44b30 <fputs@plt+0x33748>
   44af8:	cmp	r6, #3
   44afc:	bgt	44b70 <fputs@plt+0x33788>
   44b00:	add	r1, ip, #7
   44b04:	mov	r0, #0
   44b08:	ldrb	r2, [sl, r1]
   44b0c:	cmp	r2, #57	; 0x39
   44b10:	bhi	44b68 <fputs@plt+0x33780>
   44b14:	ldrh	r2, [r7]
   44b18:	add	r0, sl, r5
   44b1c:	strh	r2, [r0]
   44b20:	ldrb	r0, [sl, r1]
   44b24:	add	r0, r0, r6
   44b28:	strb	r0, [sl, r1]
   44b2c:	b	44b78 <fputs@plt+0x33790>
   44b30:	movw	r0, #62189	; 0xf2ed
   44b34:	movw	r1, #62796	; 0xf54c
   44b38:	movw	r2, #63094	; 0xf676
   44b3c:	mov	r4, #11
   44b40:	movw	r3, #57241	; 0xdf99
   44b44:	movt	r0, #8
   44b48:	movt	r1, #8
   44b4c:	movt	r2, #8
   44b50:	add	r0, r0, #20
   44b54:	str	r0, [sp]
   44b58:	mov	r0, #11
   44b5c:	bl	15e38 <fputs@plt+0x4a50>
   44b60:	str	r4, [r8]
   44b64:	mov	r0, #0
   44b68:	sub	sp, fp, #28
   44b6c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   44b70:	rev16	r0, r6
   44b74:	strh	r0, [r4]
   44b78:	add	r0, r6, r3
   44b7c:	add	r0, sl, r0
   44b80:	b	44b68 <fputs@plt+0x33780>
   44b84:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   44b88:	add	fp, sp, #28
   44b8c:	sub	sp, sp, #44	; 0x2c
   44b90:	ldrh	sl, [r0, #18]
   44b94:	ldrh	r2, [r0, #14]
   44b98:	ldrb	r3, [r0, #5]
   44b9c:	ldr	r7, [r0, #56]	; 0x38
   44ba0:	str	r0, [sp, #32]
   44ba4:	add	r1, r2, sl, lsl #1
   44ba8:	cmp	sl, #0
   44bac:	str	r1, [fp, #-32]	; 0xffffffe0
   44bb0:	ldr	r1, [r0, #52]	; 0x34
   44bb4:	ldr	r4, [r1, #36]	; 0x24
   44bb8:	beq	44ce8 <fputs@plt+0x33900>
   44bbc:	sub	r0, r4, #4
   44bc0:	str	r3, [sp, #12]
   44bc4:	str	r4, [sp, #20]
   44bc8:	str	r7, [sp, #24]
   44bcc:	str	r0, [sp, #28]
   44bd0:	add	r0, r3, #5
   44bd4:	str	r0, [sp, #8]
   44bd8:	add	r0, r7, r0
   44bdc:	str	r0, [sp, #16]
   44be0:	add	r0, r2, r7
   44be4:	add	r8, r0, #1
   44be8:	mov	r0, #0
   44bec:	str	r0, [sp, #36]	; 0x24
   44bf0:	ldrb	r0, [r8, #-1]
   44bf4:	ldrb	r1, [r8]
   44bf8:	movw	r3, #57167	; 0xdf4f
   44bfc:	orr	r9, r1, r0, lsl #8
   44c00:	ldr	r0, [fp, #-32]	; 0xffffffe0
   44c04:	cmp	r9, r0
   44c08:	bcc	44d38 <fputs@plt+0x33950>
   44c0c:	ldr	r0, [sp, #28]
   44c10:	cmp	r9, r0
   44c14:	bgt	44d38 <fputs@plt+0x33950>
   44c18:	ldr	r0, [sp, #32]
   44c1c:	add	r1, r7, r9
   44c20:	ldr	r2, [r0, #76]	; 0x4c
   44c24:	blx	r2
   44c28:	mov	r5, r0
   44c2c:	sub	r6, r4, r0
   44c30:	ldr	r0, [fp, #-32]	; 0xffffffe0
   44c34:	movw	r3, #57173	; 0xdf55
   44c38:	cmp	r6, r0
   44c3c:	blt	44d38 <fputs@plt+0x33950>
   44c40:	ldr	r1, [sp, #20]
   44c44:	add	r0, r9, r5
   44c48:	cmp	r0, r1
   44c4c:	bgt	44d38 <fputs@plt+0x33950>
   44c50:	rev16	r0, r6
   44c54:	strh	r0, [r8, #-1]
   44c58:	ldr	r0, [sp, #36]	; 0x24
   44c5c:	cmp	r0, #0
   44c60:	bne	44cac <fputs@plt+0x338c4>
   44c64:	mov	r0, #0
   44c68:	cmp	r6, r9
   44c6c:	str	r0, [sp, #36]	; 0x24
   44c70:	beq	44cc0 <fputs@plt+0x338d8>
   44c74:	ldr	r3, [sp, #32]
   44c78:	ldr	r1, [sp, #16]
   44c7c:	ldr	r3, [r3, #52]	; 0x34
   44c80:	ldrb	r0, [r1]
   44c84:	ldrb	r1, [r1, #1]
   44c88:	ldr	r3, [r3]
   44c8c:	orr	r0, r1, r0, lsl #8
   44c90:	ldr	r1, [sp, #24]
   44c94:	sub	r2, r4, r0
   44c98:	ldr	r7, [r3, #208]	; 0xd0
   44c9c:	add	r1, r1, r0
   44ca0:	add	r0, r7, r0
   44ca4:	bl	11244 <memcpy@plt>
   44ca8:	str	r7, [sp, #36]	; 0x24
   44cac:	ldr	r0, [sp, #24]
   44cb0:	add	r1, r7, r9
   44cb4:	mov	r2, r5
   44cb8:	add	r0, r0, r6
   44cbc:	bl	11244 <memcpy@plt>
   44cc0:	subs	sl, sl, #1
   44cc4:	add	r8, r8, #2
   44cc8:	mov	r4, r6
   44ccc:	bne	44bf0 <fputs@plt+0x33808>
   44cd0:	ldr	r7, [sp, #24]
   44cd4:	ldr	r3, [sp, #12]
   44cd8:	ldr	r2, [sp, #8]
   44cdc:	lsr	r0, r6, #8
   44ce0:	mov	r4, r6
   44ce4:	b	44cf0 <fputs@plt+0x33908>
   44ce8:	add	r2, r3, #5
   44cec:	lsr	r0, r4, #8
   44cf0:	mov	r1, r7
   44cf4:	mov	r5, #0
   44cf8:	strb	r0, [r1, r2]!
   44cfc:	add	r0, r3, r7
   44d00:	strb	r4, [r1, #1]
   44d04:	ldr	r1, [fp, #-32]	; 0xffffffe0
   44d08:	strb	r5, [r0, #7]
   44d0c:	strh	r5, [r0, #1]
   44d10:	sub	r6, r4, r1
   44d14:	add	r0, r7, r1
   44d18:	mov	r1, #0
   44d1c:	mov	r2, r6
   44d20:	bl	1119c <memset@plt>
   44d24:	ldr	r0, [sp, #32]
   44d28:	movw	r3, #57197	; 0xdf6d
   44d2c:	ldrh	r0, [r0, #16]
   44d30:	cmp	r6, r0
   44d34:	beq	44d64 <fputs@plt+0x3397c>
   44d38:	movw	r0, #62189	; 0xf2ed
   44d3c:	movw	r1, #62796	; 0xf54c
   44d40:	movw	r2, #63094	; 0xf676
   44d44:	mov	r5, #11
   44d48:	movt	r0, #8
   44d4c:	movt	r1, #8
   44d50:	movt	r2, #8
   44d54:	add	r0, r0, #20
   44d58:	str	r0, [sp]
   44d5c:	mov	r0, #11
   44d60:	bl	15e38 <fputs@plt+0x4a50>
   44d64:	mov	r0, r5
   44d68:	sub	sp, fp, #28
   44d6c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   44d70:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   44d74:	add	fp, sp, #28
   44d78:	sub	sp, sp, #4
   44d7c:	mov	r6, r0
   44d80:	ldr	r0, [r2]
   44d84:	cmp	r0, #0
   44d88:	bne	44e1c <fputs@plt+0x33a34>
   44d8c:	mov	r5, r1
   44d90:	ldrb	r0, [r6, #5]
   44d94:	ldr	r1, [r6, #56]	; 0x38
   44d98:	ldr	r9, [r6, #52]	; 0x34
   44d9c:	mov	r8, r2
   44da0:	ldr	r4, [r5, #56]	; 0x38
   44da4:	ldr	sl, [r5, #84]	; 0x54
   44da8:	add	r7, r1, r0
   44dac:	ldr	r3, [r9, #36]	; 0x24
   44db0:	ldrb	r0, [r7, #5]
   44db4:	ldrb	r2, [r7, #6]
   44db8:	orr	r2, r2, r0, lsl #8
   44dbc:	add	r0, r4, r2
   44dc0:	add	r1, r1, r2
   44dc4:	sub	r2, r3, r2
   44dc8:	bl	11244 <memcpy@plt>
   44dcc:	ldrh	r0, [r6, #18]
   44dd0:	ldrh	r1, [r6, #14]
   44dd4:	cmp	sl, #1
   44dd8:	addeq	r4, r4, #100	; 0x64
   44ddc:	add	r2, r1, r0, lsl #1
   44de0:	mov	r0, r4
   44de4:	mov	r1, r7
   44de8:	bl	11244 <memcpy@plt>
   44dec:	mov	r0, #0
   44df0:	strb	r0, [r5]
   44df4:	mov	r0, r5
   44df8:	bl	2a6e4 <fputs@plt+0x192fc>
   44dfc:	cmp	r0, #0
   44e00:	bne	44e18 <fputs@plt+0x33a30>
   44e04:	ldrb	r0, [r9, #17]
   44e08:	cmp	r0, #0
   44e0c:	beq	44e1c <fputs@plt+0x33a34>
   44e10:	mov	r0, r5
   44e14:	bl	31528 <fputs@plt+0x20140>
   44e18:	str	r0, [r8]
   44e1c:	sub	sp, fp, #28
   44e20:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   44e24:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   44e28:	add	fp, sp, #28
   44e2c:	sub	sp, sp, #28
   44e30:	mov	r5, r0
   44e34:	str	r1, [sp, #16]
   44e38:	mov	r7, r2
   44e3c:	ldr	r0, [r0, #52]	; 0x34
   44e40:	mov	r6, r3
   44e44:	ldr	r9, [r5, #56]	; 0x38
   44e48:	ldrb	r1, [r5, #5]
   44e4c:	ldr	r4, [r5, #64]	; 0x40
   44e50:	ldr	r8, [r0, #36]	; 0x24
   44e54:	add	sl, r1, r9
   44e58:	mov	r2, sl
   44e5c:	ldrb	r1, [r2, #5]!
   44e60:	str	r2, [sp, #12]
   44e64:	ldrb	r2, [r2, #1]
   44e68:	orr	r2, r2, r1, lsl #8
   44e6c:	ldr	r1, [r0]
   44e70:	ldr	r0, [r1, #208]	; 0xd0
   44e74:	add	r1, r9, r2
   44e78:	str	r0, [sp, #24]
   44e7c:	add	r0, r0, r2
   44e80:	sub	r2, r8, r2
   44e84:	bl	11244 <memcpy@plt>
   44e88:	ldr	r1, [sp, #16]
   44e8c:	cmp	r1, #0
   44e90:	ble	44f10 <fputs@plt+0x33b28>
   44e94:	str	sl, [sp, #4]
   44e98:	str	r5, [sp, #8]
   44e9c:	add	r5, r9, r8
   44ea0:	mov	sl, r1
   44ea4:	str	r5, [sp, #20]
   44ea8:	ldrh	r0, [r6]
   44eac:	sub	r5, r5, r0
   44eb0:	sub	r8, r5, r9
   44eb4:	rev	r0, r8
   44eb8:	lsr	r1, r0, #16
   44ebc:	ldr	r0, [r7]
   44ec0:	strh	r1, [r4], #2
   44ec4:	cmp	r5, r4
   44ec8:	bcc	44f48 <fputs@plt+0x33b60>
   44ecc:	ldr	r1, [sp, #20]
   44ed0:	ldr	r3, [sp, #24]
   44ed4:	sub	r2, r0, r9
   44ed8:	cmp	r0, r1
   44edc:	mov	r1, r0
   44ee0:	addcc	r1, r3, r2
   44ee4:	ldrh	r2, [r6], #2
   44ee8:	cmp	r0, r9
   44eec:	movcc	r1, r0
   44ef0:	mov	r0, r5
   44ef4:	bl	11244 <memcpy@plt>
   44ef8:	add	r7, r7, #4
   44efc:	subs	sl, sl, #1
   44f00:	bne	44ea8 <fputs@plt+0x33ac0>
   44f04:	ldr	r5, [sp, #8]
   44f08:	ldr	sl, [sp, #4]
   44f0c:	ldr	r1, [sp, #16]
   44f10:	lsr	r0, r8, #8
   44f14:	mov	r4, #0
   44f18:	strb	r4, [r5, #1]
   44f1c:	strh	r1, [r5, #18]
   44f20:	strh	r4, [sl, #1]
   44f24:	ldrb	r1, [r5, #19]
   44f28:	strb	r1, [sl, #3]
   44f2c:	ldrb	r1, [r5, #18]
   44f30:	strb	r1, [sl, #4]
   44f34:	ldr	r1, [sp, #12]
   44f38:	strb	r8, [r1, #1]
   44f3c:	strb	r0, [r1]
   44f40:	strb	r4, [sl, #7]
   44f44:	b	44f78 <fputs@plt+0x33b90>
   44f48:	movw	r0, #62189	; 0xf2ed
   44f4c:	movw	r1, #62796	; 0xf54c
   44f50:	movw	r2, #63094	; 0xf676
   44f54:	movw	r3, #62287	; 0xf34f
   44f58:	mov	r4, #11
   44f5c:	movt	r0, #8
   44f60:	movt	r1, #8
   44f64:	movt	r2, #8
   44f68:	add	r0, r0, #20
   44f6c:	str	r0, [sp]
   44f70:	mov	r0, #11
   44f74:	bl	15e38 <fputs@plt+0x4a50>
   44f78:	mov	r0, r4
   44f7c:	sub	sp, fp, #28
   44f80:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   44f84:	push	{r4, r5, fp, lr}
   44f88:	add	fp, sp, #8
   44f8c:	mov	r5, r0
   44f90:	mov	r4, r1
   44f94:	ldr	r0, [r0, #4]
   44f98:	ldr	r1, [r5, #8]
   44f9c:	ldr	r2, [r0, #76]	; 0x4c
   44fa0:	ldr	r1, [r1, r4, lsl #2]
   44fa4:	blx	r2
   44fa8:	ldr	r1, [r5, #12]
   44fac:	add	r1, r1, r4, lsl #1
   44fb0:	strh	r0, [r1]
   44fb4:	pop	{r4, r5, fp, pc}
   44fb8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   44fbc:	add	fp, sp, #28
   44fc0:	sub	sp, sp, #20
   44fc4:	cmp	r2, #1
   44fc8:	blt	450cc <fputs@plt+0x33ce4>
   44fcc:	add	r6, r2, r1
   44fd0:	mov	r7, r1
   44fd4:	ldr	r1, [r0, #52]	; 0x34
   44fd8:	ldr	r5, [r0, #56]	; 0x38
   44fdc:	ldrb	r2, [r0, #5]
   44fe0:	mov	r8, #0
   44fe4:	mov	r4, #0
   44fe8:	str	r6, [sp, #8]
   44fec:	ldr	r1, [r1, #36]	; 0x24
   44ff0:	str	r5, [sp, #12]
   44ff4:	add	ip, r5, r1
   44ff8:	ldrb	r1, [r0, #6]
   44ffc:	str	ip, [sp, #4]
   45000:	add	r1, r2, r1
   45004:	add	r1, r1, r5
   45008:	add	lr, r1, #8
   4500c:	mov	r1, #0
   45010:	ldr	r2, [r3, #8]
   45014:	ldr	r9, [r2, r7, lsl #2]
   45018:	cmp	r9, lr
   4501c:	bcc	450a0 <fputs@plt+0x33cb8>
   45020:	cmp	r9, ip
   45024:	bcs	450a0 <fputs@plt+0x33cb8>
   45028:	ldr	r2, [r3, #12]
   4502c:	add	r2, r2, r7, lsl #1
   45030:	ldrh	sl, [r2]
   45034:	add	r5, r9, sl
   45038:	cmp	r1, r5
   4503c:	beq	45090 <fputs@plt+0x33ca8>
   45040:	cmp	r1, #0
   45044:	beq	45084 <fputs@plt+0x33c9c>
   45048:	ldr	r2, [sp, #12]
   4504c:	str	r8, [sp, #16]
   45050:	mov	r6, r3
   45054:	mov	r8, lr
   45058:	sub	r1, r1, r2
   4505c:	uxth	r2, r4
   45060:	mov	r4, r0
   45064:	uxth	r1, r1
   45068:	bl	4471c <fputs@plt+0x33334>
   4506c:	mov	lr, r8
   45070:	mov	r3, r6
   45074:	ldr	ip, [sp, #4]
   45078:	ldr	r6, [sp, #8]
   4507c:	ldr	r8, [sp, #16]
   45080:	mov	r0, r4
   45084:	cmp	r5, ip
   45088:	bls	45094 <fputs@plt+0x33cac>
   4508c:	b	450cc <fputs@plt+0x33ce4>
   45090:	add	sl, r4, sl
   45094:	add	r8, r8, #1
   45098:	mov	r1, r9
   4509c:	mov	r4, sl
   450a0:	add	r7, r7, #1
   450a4:	cmp	r7, r6
   450a8:	blt	45010 <fputs@plt+0x33c28>
   450ac:	cmp	r1, #0
   450b0:	beq	450d0 <fputs@plt+0x33ce8>
   450b4:	ldr	r2, [sp, #12]
   450b8:	sub	r1, r1, r2
   450bc:	uxth	r2, r4
   450c0:	uxth	r1, r1
   450c4:	bl	4471c <fputs@plt+0x33334>
   450c8:	b	450d0 <fputs@plt+0x33ce8>
   450cc:	mov	r8, #0
   450d0:	mov	r0, r8
   450d4:	sub	sp, fp, #28
   450d8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   450dc:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   450e0:	add	fp, sp, #28
   450e4:	sub	sp, sp, #28
   450e8:	str	r1, [sp, #8]
   450ec:	ldr	r1, [fp, #12]
   450f0:	ldr	r9, [r2]
   450f4:	str	r2, [sp, #4]
   450f8:	cmp	r1, #1
   450fc:	blt	451d8 <fputs@plt+0x33df0>
   45100:	ldr	r4, [fp, #8]
   45104:	str	r0, [sp, #12]
   45108:	ldr	r0, [r0, #56]	; 0x38
   4510c:	ldr	r7, [fp, #16]
   45110:	mov	r5, r3
   45114:	add	r1, r1, r4
   45118:	lsl	r6, r4, #1
   4511c:	str	r0, [sp, #20]
   45120:	str	r1, [sp, #16]
   45124:	ldr	r0, [r7, #12]
   45128:	add	r0, r0, r6
   4512c:	ldrh	r8, [r0]
   45130:	cmp	r8, #0
   45134:	bne	45148 <fputs@plt+0x33d60>
   45138:	mov	r0, r7
   4513c:	mov	r1, r4
   45140:	bl	44f84 <fputs@plt+0x33b9c>
   45144:	mov	r8, r0
   45148:	ldr	r0, [sp, #20]
   4514c:	ldrb	r0, [r0, #1]
   45150:	cmp	r0, #0
   45154:	bne	45168 <fputs@plt+0x33d80>
   45158:	ldr	r0, [sp, #20]
   4515c:	ldrb	r0, [r0, #2]
   45160:	cmp	r0, #0
   45164:	beq	45188 <fputs@plt+0x33da0>
   45168:	ldr	r0, [sp, #12]
   4516c:	mov	r1, r8
   45170:	add	r2, sp, #24
   45174:	bl	44a34 <fputs@plt+0x3364c>
   45178:	cmp	r0, #0
   4517c:	beq	45188 <fputs@plt+0x33da0>
   45180:	mov	sl, r0
   45184:	b	4519c <fputs@plt+0x33db4>
   45188:	ldr	r0, [sp, #8]
   4518c:	sub	r9, r9, r8
   45190:	mov	sl, r9
   45194:	cmp	r9, r0
   45198:	bcc	451e8 <fputs@plt+0x33e00>
   4519c:	ldr	r0, [r7, #8]
   451a0:	mov	r2, r8
   451a4:	ldr	r1, [r0, r4, lsl #2]
   451a8:	mov	r0, sl
   451ac:	bl	11328 <memmove@plt>
   451b0:	ldr	r0, [sp, #20]
   451b4:	add	r4, r4, #1
   451b8:	add	r6, r6, #2
   451bc:	sub	r0, sl, r0
   451c0:	rev	r0, r0
   451c4:	lsr	r0, r0, #16
   451c8:	strh	r0, [r5], #2
   451cc:	ldr	r0, [sp, #16]
   451d0:	cmp	r4, r0
   451d4:	blt	45124 <fputs@plt+0x33d3c>
   451d8:	ldr	r0, [sp, #4]
   451dc:	str	r9, [r0]
   451e0:	mov	r0, #0
   451e4:	b	451ec <fputs@plt+0x33e04>
   451e8:	mov	r0, #1
   451ec:	sub	sp, fp, #28
   451f0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   451f4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   451f8:	add	fp, sp, #28
   451fc:	sub	sp, sp, #20
   45200:	mov	r4, r0
   45204:	ldr	r0, [r0, #12]
   45208:	str	r1, [sp, #8]
   4520c:	cmp	r0, #0
   45210:	beq	4521c <fputs@plt+0x33e34>
   45214:	ldr	r1, [r4, #8]
   45218:	b	4525c <fputs@plt+0x33e74>
   4521c:	ldr	r0, [r4, #8]
   45220:	add	r3, sp, #16
   45224:	mov	r1, #0
   45228:	mov	r2, #0
   4522c:	mov	r5, #0
   45230:	ldr	r0, [r0, #28]
   45234:	bl	3f46c <fputs@plt+0x2e084>
   45238:	str	r0, [r4, #12]
   4523c:	ldr	r1, [sp, #16]
   45240:	cmp	r1, #0
   45244:	beq	453e4 <fputs@plt+0x33ffc>
   45248:	ldr	r1, [r4, #8]
   4524c:	ldr	r2, [r1, #28]
   45250:	ldrh	r2, [r2, #6]
   45254:	strb	r5, [r0, #11]
   45258:	strh	r2, [r0, #8]
   4525c:	ldr	r0, [sp, #8]
   45260:	movw	r2, #22820	; 0x5924
   45264:	movt	r2, #4
   45268:	ldr	r5, [r0]
   4526c:	str	r5, [sp, #12]
   45270:	ldrb	r0, [r1, #60]	; 0x3c
   45274:	movw	r1, #22540	; 0x580c
   45278:	movt	r1, #4
   4527c:	cmp	r0, #2
   45280:	moveq	r2, r1
   45284:	movw	r1, #22220	; 0x56cc
   45288:	cmp	r0, #1
   4528c:	mov	r0, #256	; 0x100
   45290:	movt	r1, #4
   45294:	movne	r1, r2
   45298:	str	r1, [r4, #32]
   4529c:	mov	r1, #0
   452a0:	bl	1438c <fputs@plt+0x2fa4>
   452a4:	cmp	r0, #0
   452a8:	beq	453e4 <fputs@plt+0x33ffc>
   452ac:	mov	r1, #0
   452b0:	mov	r2, #256	; 0x100
   452b4:	mov	r8, r0
   452b8:	mov	r6, #0
   452bc:	bl	1119c <memset@plt>
   452c0:	cmp	r5, #0
   452c4:	beq	45384 <fputs@plt+0x33f9c>
   452c8:	add	r0, r8, #4
   452cc:	add	r7, sp, #12
   452d0:	mov	sl, r5
   452d4:	str	r0, [sp, #4]
   452d8:	ldr	r0, [sp, #8]
   452dc:	ldr	r0, [r0, #4]
   452e0:	cmp	r0, #0
   452e4:	beq	452fc <fputs@plt+0x33f14>
   452e8:	cmp	r0, sl
   452ec:	beq	45304 <fputs@plt+0x33f1c>
   452f0:	ldr	r1, [r5, #4]
   452f4:	add	sl, r0, r1
   452f8:	b	45308 <fputs@plt+0x33f20>
   452fc:	ldr	sl, [r5, #4]
   45300:	b	45308 <fputs@plt+0x33f20>
   45304:	mov	sl, #0
   45308:	str	r6, [r5, #4]
   4530c:	ldr	r2, [r8]
   45310:	cmp	r2, #0
   45314:	beq	45360 <fputs@plt+0x33f78>
   45318:	mov	r0, r4
   4531c:	mov	r1, r5
   45320:	mov	r3, r7
   45324:	bl	455f4 <fputs@plt+0x3420c>
   45328:	str	r6, [r8]
   4532c:	ldr	r2, [r8, #4]
   45330:	cmp	r2, #0
   45334:	beq	45368 <fputs@plt+0x33f80>
   45338:	ldr	r9, [sp, #4]
   4533c:	ldr	r1, [sp, #12]
   45340:	mov	r0, r4
   45344:	mov	r3, r7
   45348:	bl	455f4 <fputs@plt+0x3420c>
   4534c:	str	r6, [r9], #4
   45350:	ldr	r2, [r9]
   45354:	cmp	r2, #0
   45358:	bne	4533c <fputs@plt+0x33f54>
   4535c:	b	4536c <fputs@plt+0x33f84>
   45360:	mov	r9, r8
   45364:	b	45370 <fputs@plt+0x33f88>
   45368:	ldr	r9, [sp, #4]
   4536c:	ldr	r5, [sp, #12]
   45370:	str	r5, [r9]
   45374:	cmp	sl, #0
   45378:	mov	r5, sl
   4537c:	str	sl, [sp, #12]
   45380:	bne	452d8 <fputs@plt+0x33ef0>
   45384:	str	r6, [sp, #12]
   45388:	add	r5, sp, #12
   4538c:	mov	r0, r4
   45390:	mov	r1, #0
   45394:	ldr	r2, [r8]
   45398:	mov	r3, r5
   4539c:	bl	455f4 <fputs@plt+0x3420c>
   453a0:	mov	r6, #1
   453a4:	ldr	r2, [r8, r6, lsl #2]
   453a8:	ldr	r1, [sp, #12]
   453ac:	mov	r0, r4
   453b0:	mov	r3, r5
   453b4:	bl	455f4 <fputs@plt+0x3420c>
   453b8:	add	r6, r6, #1
   453bc:	cmp	r6, #64	; 0x40
   453c0:	bne	453a4 <fputs@plt+0x33fbc>
   453c4:	ldr	r0, [sp, #12]
   453c8:	ldr	r1, [sp, #8]
   453cc:	str	r0, [r1]
   453d0:	mov	r0, r8
   453d4:	bl	144bc <fputs@plt+0x30d4>
   453d8:	ldr	r0, [r4, #12]
   453dc:	ldrb	r0, [r0, #11]
   453e0:	b	453e8 <fputs@plt+0x34000>
   453e4:	mov	r0, #7
   453e8:	sub	sp, fp, #28
   453ec:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   453f0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   453f4:	add	fp, sp, #28
   453f8:	sub	sp, sp, #68	; 0x44
   453fc:	mov	r9, r0
   45400:	mov	r0, #1
   45404:	vmov.i32	q8, #0	; 0x00000000
   45408:	add	r6, sp, #16
   4540c:	strb	r0, [r9, #56]	; 0x38
   45410:	mov	r1, r6
   45414:	mov	r4, r9
   45418:	ldr	r0, [r9, #72]	; 0x48
   4541c:	ldr	r7, [r0, #24]
   45420:	add	r0, r6, #16
   45424:	str	r0, [sp, #12]
   45428:	vst1.64	{d16-d17}, [r0]
   4542c:	mov	r0, #36	; 0x24
   45430:	vst1.64	{d16-d17}, [r1], r0
   45434:	mov	r0, #0
   45438:	str	r0, [r1]
   4543c:	str	r0, [sp, #48]	; 0x30
   45440:	ldr	r1, [r4, #104]!	; 0x68
   45444:	cmp	r1, #0
   45448:	beq	45518 <fputs@plt+0x34130>
   4544c:	mov	r8, r9
   45450:	sub	sl, r4, #68	; 0x44
   45454:	sub	r5, r4, #40	; 0x28
   45458:	ldr	r0, [r8, #112]!	; 0x70
   4545c:	ldr	r2, [r8, #-68]	; 0xffffffbc
   45460:	ldr	r3, [r8, #4]
   45464:	adds	r0, r0, r2
   45468:	adc	r3, r3, r2, asr #31
   4546c:	adds	r2, r0, #9
   45470:	mov	r0, r7
   45474:	adc	r3, r3, #0
   45478:	bl	45aa4 <fputs@plt+0x346bc>
   4547c:	mov	r0, r5
   45480:	mov	r1, sl
   45484:	bl	451f4 <fputs@plt+0x33e0c>
   45488:	cmp	r0, #0
   4548c:	bne	455ec <fputs@plt+0x34204>
   45490:	ldr	r0, [r9, #72]	; 0x48
   45494:	vmov.i32	q8, #0	; 0x00000000
   45498:	str	sl, [sp, #8]
   4549c:	ldr	r4, [r9, #104]	; 0x68
   454a0:	ldm	r8, {r7, sl}
   454a4:	ldr	r5, [r0, #12]
   454a8:	ldr	r0, [sp, #12]
   454ac:	vst1.64	{d16-d17}, [r0]
   454b0:	mov	r0, #36	; 0x24
   454b4:	vst1.64	{d16-d17}, [r6], r0
   454b8:	mov	r0, #0
   454bc:	str	r0, [r6]
   454c0:	asr	r6, r5, #31
   454c4:	str	r0, [sp, #48]	; 0x30
   454c8:	mov	r0, r5
   454cc:	mov	r1, r6
   454d0:	bl	1438c <fputs@plt+0x2fa4>
   454d4:	cmp	r0, #0
   454d8:	str	r0, [sp, #20]
   454dc:	beq	4553c <fputs@plt+0x34154>
   454e0:	mov	r0, r7
   454e4:	mov	r1, sl
   454e8:	mov	r2, r5
   454ec:	mov	r3, r6
   454f0:	str	r4, [sp, #48]	; 0x30
   454f4:	str	r5, [sp, #24]
   454f8:	bl	88a7c <fputs@plt+0x77694>
   454fc:	subs	r0, r7, r2
   45500:	str	r2, [sp, #32]
   45504:	str	r2, [sp, #28]
   45508:	str	r0, [sp, #40]	; 0x28
   4550c:	sbc	r0, sl, r2, asr #31
   45510:	str	r0, [sp, #44]	; 0x2c
   45514:	b	45544 <fputs@plt+0x3415c>
   45518:	mov	r0, r7
   4551c:	mov	r2, #0
   45520:	mov	r3, #0
   45524:	str	r4, [sp]
   45528:	bl	459dc <fputs@plt+0x345f4>
   4552c:	cmp	r0, #0
   45530:	bne	455ec <fputs@plt+0x34204>
   45534:	ldr	r1, [r4]
   45538:	b	4544c <fputs@plt+0x34064>
   4553c:	mov	r0, #7
   45540:	str	r0, [sp, #16]
   45544:	ldr	r0, [r9, #92]	; 0x5c
   45548:	ldr	r2, [r9, #44]	; 0x2c
   4554c:	ldr	sl, [sp, #8]
   45550:	sub	r5, fp, #38	; 0x26
   45554:	add	r0, r0, #1
   45558:	asr	r3, r2, #31
   4555c:	str	r0, [r9, #92]	; 0x5c
   45560:	mov	r0, r5
   45564:	bl	3e7b0 <fputs@plt+0x2d3c8>
   45568:	mov	r2, r0
   4556c:	add	r0, sp, #16
   45570:	mov	r1, r5
   45574:	bl	45b64 <fputs@plt+0x3477c>
   45578:	ldr	r6, [r9, #36]	; 0x24
   4557c:	cmp	r6, #0
   45580:	beq	455d8 <fputs@plt+0x341f0>
   45584:	sub	r7, fp, #38	; 0x26
   45588:	add	r5, sp, #16
   4558c:	ldm	r6, {r2, r4}
   45590:	mov	r0, r7
   45594:	asr	r3, r2, #31
   45598:	bl	3e7b0 <fputs@plt+0x2d3c8>
   4559c:	mov	r2, r0
   455a0:	mov	r0, r5
   455a4:	mov	r1, r7
   455a8:	bl	45b64 <fputs@plt+0x3477c>
   455ac:	ldr	r2, [r6]
   455b0:	add	r1, r6, #8
   455b4:	mov	r0, r5
   455b8:	bl	45b64 <fputs@plt+0x3477c>
   455bc:	ldr	r0, [r9, #40]	; 0x28
   455c0:	cmp	r0, #0
   455c4:	moveq	r0, r6
   455c8:	bleq	144bc <fputs@plt+0x30d4>
   455cc:	cmp	r4, #0
   455d0:	mov	r6, r4
   455d4:	bne	4558c <fputs@plt+0x341a4>
   455d8:	mov	r0, #0
   455dc:	mov	r1, r8
   455e0:	str	r0, [sl]
   455e4:	add	r0, sp, #16
   455e8:	bl	45c54 <fputs@plt+0x3486c>
   455ec:	sub	sp, fp, #28
   455f0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   455f4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   455f8:	add	fp, sp, #28
   455fc:	sub	sp, sp, #20
   45600:	mov	r8, r0
   45604:	mov	r0, #0
   45608:	cmp	r1, #0
   4560c:	mov	r6, r1
   45610:	mov	r5, r2
   45614:	add	r4, sp, #16
   45618:	str	r3, [sp, #8]
   4561c:	str	r0, [sp, #16]
   45620:	str	r0, [sp, #12]
   45624:	mov	r0, r1
   45628:	movwne	r0, #1
   4562c:	cmp	r2, #0
   45630:	cmpne	r6, #0
   45634:	beq	456ac <fputs@plt+0x342c4>
   45638:	add	r4, sp, #16
   4563c:	add	r9, sp, #12
   45640:	mov	sl, #0
   45644:	mov	r2, r6
   45648:	ldr	r7, [r8, #32]
   4564c:	mov	r0, r5
   45650:	ldr	r3, [r2], #8
   45654:	ldr	r1, [r0], #8
   45658:	stm	sp, {r0, r1}
   4565c:	mov	r0, r8
   45660:	mov	r1, r9
   45664:	blx	r7
   45668:	cmp	r0, #0
   4566c:	ble	45684 <fputs@plt+0x3429c>
   45670:	str	r5, [r4]
   45674:	mov	r4, r5
   45678:	ldr	r5, [r4, #4]!
   4567c:	str	sl, [sp, #12]
   45680:	b	45694 <fputs@plt+0x342ac>
   45684:	str	r6, [r4]
   45688:	ldr	r0, [r6, #4]!
   4568c:	mov	r4, r6
   45690:	mov	r6, r0
   45694:	cmp	r6, #0
   45698:	mov	r0, r6
   4569c:	movwne	r0, #1
   456a0:	cmp	r5, #0
   456a4:	cmpne	r6, #0
   456a8:	bne	45644 <fputs@plt+0x3425c>
   456ac:	cmp	r0, #0
   456b0:	ldr	r1, [sp, #8]
   456b4:	movne	r5, r6
   456b8:	str	r5, [r4]
   456bc:	ldr	r0, [sp, #16]
   456c0:	str	r0, [r1]
   456c4:	sub	sp, fp, #28
   456c8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   456cc:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   456d0:	add	fp, sp, #24
   456d4:	ldr	r4, [fp, #8]
   456d8:	ldrb	r5, [r2, #1]
   456dc:	ldrb	ip, [r2]
   456e0:	ldrb	r6, [r4, #1]
   456e4:	ldrb	r7, [r4]
   456e8:	cmp	r5, #8
   456ec:	cmpcs	r6, #8
   456f0:	bcs	4575c <fputs@plt+0x34374>
   456f4:	add	lr, r2, ip
   456f8:	add	r4, r4, r7
   456fc:	cmp	r5, r6
   45700:	bne	45764 <fputs@plt+0x3437c>
   45704:	ldrb	r6, [lr]
   45708:	ldrb	ip, [r4]
   4570c:	eor	r7, ip, r6
   45710:	sxtb	r7, r7
   45714:	cmp	r7, #0
   45718:	bmi	45790 <fputs@plt+0x343a8>
   4571c:	cmp	r5, #0
   45720:	beq	457c4 <fputs@plt+0x343dc>
   45724:	subs	ip, r6, ip
   45728:	bne	457b0 <fputs@plt+0x343c8>
   4572c:	movw	r7, #49914	; 0xc2fa
   45730:	mov	r6, #1
   45734:	movt	r7, #8
   45738:	ldrb	r8, [r7, r5]
   4573c:	cmp	r6, r8
   45740:	bcs	457c4 <fputs@plt+0x343dc>
   45744:	ldrb	r7, [r4, r6]
   45748:	ldrb	r5, [lr, r6]
   4574c:	add	r6, r6, #1
   45750:	subs	ip, r5, r7
   45754:	beq	4573c <fputs@plt+0x34354>
   45758:	b	457b0 <fputs@plt+0x343c8>
   4575c:	sub	ip, r5, r6
   45760:	b	457b0 <fputs@plt+0x343c8>
   45764:	cmp	r5, #7
   45768:	sub	ip, r5, r6
   4576c:	mvnhi	ip, #0
   45770:	cmp	r6, #7
   45774:	movwhi	ip, #1
   45778:	cmp	ip, #1
   4577c:	blt	457a4 <fputs@plt+0x343bc>
   45780:	ldrsb	r7, [lr]
   45784:	cmp	r7, #0
   45788:	mvnmi	ip, #0
   4578c:	b	457b0 <fputs@plt+0x343c8>
   45790:	sxtb	r1, r6
   45794:	mov	ip, #1
   45798:	cmp	r1, #0
   4579c:	mvnmi	ip, #0
   457a0:	b	457ec <fputs@plt+0x34404>
   457a4:	ldrsb	r7, [r4]
   457a8:	cmn	r7, #1
   457ac:	ble	457e8 <fputs@plt+0x34400>
   457b0:	ldr	r7, [r0, #8]
   457b4:	cmp	ip, #0
   457b8:	ldr	r6, [r7, #28]
   457bc:	bne	457f4 <fputs@plt+0x3440c>
   457c0:	b	457cc <fputs@plt+0x343e4>
   457c4:	ldr	r7, [r0, #8]
   457c8:	ldr	r6, [r7, #28]
   457cc:	ldrh	r7, [r6, #6]
   457d0:	cmp	r7, #2
   457d4:	bcc	457e0 <fputs@plt+0x343f8>
   457d8:	pop	{r4, r5, r6, r7, r8, sl, fp, lr}
   457dc:	b	45980 <fputs@plt+0x34598>
   457e0:	mov	r0, #0
   457e4:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   457e8:	mov	ip, #1
   457ec:	ldr	r0, [r0, #8]
   457f0:	ldr	r6, [r0, #28]
   457f4:	ldr	r0, [r6, #16]
   457f8:	ldrb	r0, [r0]
   457fc:	cmp	r0, #0
   45800:	rsbne	ip, ip, #0
   45804:	mov	r0, ip
   45808:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   4580c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   45810:	add	fp, sp, #28
   45814:	sub	sp, sp, #28
   45818:	ldr	sl, [fp, #8]
   4581c:	mov	r7, r0
   45820:	mov	r0, r2
   45824:	mov	r5, r2
   45828:	ldrb	r4, [r2]
   4582c:	str	r3, [sp, #16]
   45830:	str	r1, [sp, #12]
   45834:	ldrsb	r2, [r0, #1]!
   45838:	ldrb	r6, [sl]
   4583c:	cmp	r2, #0
   45840:	bmi	45850 <fputs@plt+0x34468>
   45844:	uxtb	r0, r2
   45848:	str	r0, [sp, #24]
   4584c:	b	4585c <fputs@plt+0x34474>
   45850:	add	r1, sp, #24
   45854:	bl	3e584 <fputs@plt+0x2d19c>
   45858:	ldr	r0, [sp, #24]
   4585c:	sub	r0, r0, #13
   45860:	add	r4, r5, r4
   45864:	add	r6, sl, r6
   45868:	add	r0, r0, r0, lsr #31
   4586c:	asr	r8, r0, #1
   45870:	mov	r0, sl
   45874:	str	r8, [sp, #24]
   45878:	ldrsb	r1, [r0, #1]!
   4587c:	cmp	r1, #0
   45880:	bmi	45890 <fputs@plt+0x344a8>
   45884:	uxtb	r0, r1
   45888:	str	r0, [sp, #20]
   4588c:	b	4589c <fputs@plt+0x344b4>
   45890:	add	r1, sp, #20
   45894:	bl	3e584 <fputs@plt+0x2d19c>
   45898:	ldr	r0, [sp, #20]
   4589c:	sub	r0, r0, #13
   458a0:	mov	r1, r6
   458a4:	add	r9, r0, r0, lsr #31
   458a8:	mov	r0, r4
   458ac:	cmp	r8, r9, asr #1
   458b0:	asr	r2, r9, #1
   458b4:	str	r2, [sp, #20]
   458b8:	movlt	r2, r8
   458bc:	bl	1110c <memcmp@plt>
   458c0:	ldr	r1, [r7, #8]
   458c4:	cmp	r0, #0
   458c8:	subeq	r0, r8, r9, asr #1
   458cc:	cmp	r0, #0
   458d0:	ldr	r1, [r1, #28]
   458d4:	beq	458ec <fputs@plt+0x34504>
   458d8:	ldr	r1, [r1, #16]
   458dc:	ldrb	r1, [r1]
   458e0:	cmp	r1, #0
   458e4:	rsbne	r0, r0, #0
   458e8:	b	4591c <fputs@plt+0x34534>
   458ec:	ldrh	r1, [r1, #6]
   458f0:	mov	r0, #0
   458f4:	cmp	r1, #2
   458f8:	bcc	4591c <fputs@plt+0x34534>
   458fc:	ldr	r0, [fp, #12]
   45900:	ldr	r1, [sp, #12]
   45904:	ldr	r3, [sp, #16]
   45908:	mov	r2, r5
   4590c:	str	sl, [sp]
   45910:	str	r0, [sp, #4]
   45914:	mov	r0, r7
   45918:	bl	45980 <fputs@plt+0x34598>
   4591c:	sub	sp, fp, #28
   45920:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   45924:	push	{r4, r5, r6, r7, fp, lr}
   45928:	add	fp, sp, #16
   4592c:	mov	r7, r1
   45930:	ldr	r1, [r1]
   45934:	ldr	r6, [r0, #12]
   45938:	mov	r5, r3
   4593c:	mov	r4, r2
   45940:	cmp	r1, #0
   45944:	bne	45968 <fputs@plt+0x34580>
   45948:	ldr	r0, [r0, #8]
   4594c:	ldr	r1, [fp, #12]
   45950:	ldr	r2, [fp, #8]
   45954:	mov	r3, r6
   45958:	ldr	r0, [r0, #28]
   4595c:	bl	3f508 <fputs@plt+0x2e120>
   45960:	mov	r0, #1
   45964:	str	r0, [r7]
   45968:	mov	r0, r5
   4596c:	mov	r1, r4
   45970:	mov	r2, r6
   45974:	mov	r3, #0
   45978:	pop	{r4, r5, r6, r7, fp, lr}
   4597c:	b	416b4 <fputs@plt+0x302cc>
   45980:	push	{r4, r5, r6, r7, fp, lr}
   45984:	add	fp, sp, #16
   45988:	mov	r7, r1
   4598c:	ldr	r1, [r1]
   45990:	ldr	r6, [r0, #12]
   45994:	mov	r5, r3
   45998:	mov	r4, r2
   4599c:	cmp	r1, #0
   459a0:	bne	459c4 <fputs@plt+0x345dc>
   459a4:	ldr	r0, [r0, #8]
   459a8:	ldr	r1, [fp, #12]
   459ac:	ldr	r2, [fp, #8]
   459b0:	mov	r3, r6
   459b4:	ldr	r0, [r0, #28]
   459b8:	bl	3f508 <fputs@plt+0x2e120>
   459bc:	mov	r0, #1
   459c0:	str	r0, [r7]
   459c4:	mov	r0, r5
   459c8:	mov	r1, r4
   459cc:	mov	r2, r6
   459d0:	mov	r3, #1
   459d4:	pop	{r4, r5, r6, r7, fp, lr}
   459d8:	b	416b4 <fputs@plt+0x302cc>
   459dc:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   459e0:	add	fp, sp, #24
   459e4:	sub	sp, sp, #24
   459e8:	mov	r6, r0
   459ec:	movw	r0, #16696	; 0x4138
   459f0:	mov	r4, r3
   459f4:	mov	r5, r2
   459f8:	movt	r0, #10
   459fc:	ldr	r1, [r0, #264]	; 0x108
   45a00:	cmp	r1, #0
   45a04:	beq	45a20 <fputs@plt+0x34638>
   45a08:	mov	r0, #202	; 0xca
   45a0c:	blx	r1
   45a10:	mov	r1, r0
   45a14:	movw	r0, #3338	; 0xd0a
   45a18:	cmp	r1, #0
   45a1c:	bne	45a9c <fputs@plt+0x346b4>
   45a20:	ldr	r7, [fp, #8]
   45a24:	ldr	r0, [r6]
   45a28:	add	r1, sp, #20
   45a2c:	movw	r3, #4126	; 0x101e
   45a30:	mov	r8, #0
   45a34:	str	r1, [sp]
   45a38:	mov	r1, #0
   45a3c:	mov	r2, r7
   45a40:	bl	3356c <fputs@plt+0x22184>
   45a44:	cmp	r0, #0
   45a48:	str	r0, [sp, #20]
   45a4c:	bne	45a9c <fputs@plt+0x346b4>
   45a50:	movw	r0, #0
   45a54:	str	r8, [sp, #12]
   45a58:	add	r2, sp, #8
   45a5c:	movt	r0, #32767	; 0x7fff
   45a60:	str	r0, [sp, #8]
   45a64:	ldr	r0, [r7]
   45a68:	ldr	r1, [r0]
   45a6c:	ldr	r3, [r1, #40]	; 0x28
   45a70:	mov	r1, #18
   45a74:	blx	r3
   45a78:	subs	r0, r5, #1
   45a7c:	sbcs	r0, r4, #0
   45a80:	blt	45a98 <fputs@plt+0x346b0>
   45a84:	ldr	r1, [r7]
   45a88:	mov	r0, r6
   45a8c:	mov	r2, r5
   45a90:	mov	r3, r4
   45a94:	bl	45aa4 <fputs@plt+0x346bc>
   45a98:	ldr	r0, [sp, #20]
   45a9c:	sub	sp, fp, #24
   45aa0:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   45aa4:	push	{r4, sl, fp, lr}
   45aa8:	add	fp, sp, #8
   45aac:	sub	sp, sp, #24
   45ab0:	str	r3, [sp, #20]
   45ab4:	str	r2, [sp, #16]
   45ab8:	mov	r4, r1
   45abc:	ldr	r0, [r0, #140]	; 0x8c
   45ac0:	subs	r1, r0, r2
   45ac4:	rscs	r0, r3, r0, asr #31
   45ac8:	blt	45b5c <fputs@plt+0x34774>
   45acc:	ldr	r0, [r4]
   45ad0:	ldr	r1, [r0]
   45ad4:	cmp	r1, #3
   45ad8:	blt	45b5c <fputs@plt+0x34774>
   45adc:	mov	r1, #0
   45ae0:	add	r2, sp, #8
   45ae4:	str	r1, [sp, #12]
   45ae8:	mov	r1, #4096	; 0x1000
   45aec:	str	r1, [sp, #8]
   45af0:	mov	r1, #6
   45af4:	ldr	r3, [r0, #40]	; 0x28
   45af8:	mov	r0, r4
   45afc:	blx	r3
   45b00:	ldr	r0, [r4]
   45b04:	add	r2, sp, #16
   45b08:	mov	r1, #5
   45b0c:	ldr	r3, [r0, #40]	; 0x28
   45b10:	mov	r0, r4
   45b14:	blx	r3
   45b18:	ldr	r0, [r4]
   45b1c:	add	r2, sp, #12
   45b20:	mov	r3, #0
   45b24:	ldr	r1, [r0, #68]	; 0x44
   45b28:	ldr	r0, [sp, #16]
   45b2c:	stm	sp, {r0, r2}
   45b30:	mov	r0, r4
   45b34:	mov	r2, #0
   45b38:	blx	r1
   45b3c:	ldr	r0, [r4]
   45b40:	mov	r2, #0
   45b44:	mov	r3, #0
   45b48:	ldr	r1, [r0, #72]	; 0x48
   45b4c:	ldr	r0, [sp, #12]
   45b50:	str	r0, [sp]
   45b54:	mov	r0, r4
   45b58:	blx	r1
   45b5c:	sub	sp, fp, #8
   45b60:	pop	{r4, sl, fp, pc}
   45b64:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   45b68:	add	fp, sp, #28
   45b6c:	sub	sp, sp, #20
   45b70:	cmp	r2, #1
   45b74:	blt	45c4c <fputs@plt+0x34864>
   45b78:	mov	r6, r0
   45b7c:	add	r0, r0, #24
   45b80:	mov	r9, r2
   45b84:	mov	sl, r1
   45b88:	mov	r4, r2
   45b8c:	str	r0, [sp, #12]
   45b90:	ldr	r8, [sp, #12]
   45b94:	ldr	r0, [r6]
   45b98:	cmp	r0, #0
   45b9c:	bne	45c4c <fputs@plt+0x34864>
   45ba0:	ldr	r3, [r6, #16]
   45ba4:	sub	r0, r9, r4
   45ba8:	add	r1, sl, r0
   45bac:	ldmib	r6, {r0, r2}
   45bb0:	sub	r7, r2, r3
   45bb4:	add	r0, r0, r3
   45bb8:	cmp	r4, r7
   45bbc:	movle	r7, r4
   45bc0:	mov	r2, r7
   45bc4:	bl	11244 <memcpy@plt>
   45bc8:	ldr	r1, [r6, #16]
   45bcc:	ldr	r0, [r6, #8]
   45bd0:	add	r1, r1, r7
   45bd4:	cmp	r1, r0
   45bd8:	str	r1, [r6, #16]
   45bdc:	bne	45c40 <fputs@plt+0x34858>
   45be0:	ldr	r0, [r6, #4]
   45be4:	ldr	r5, [r6, #12]
   45be8:	str	r0, [sp, #16]
   45bec:	ldr	r0, [r6, #32]
   45bf0:	ldrd	r2, [r8]
   45bf4:	adds	lr, r2, r5
   45bf8:	ldr	r2, [r0]
   45bfc:	adc	r3, r3, r5, asr #31
   45c00:	ldr	ip, [r2, #12]
   45c04:	sub	r2, r1, r5
   45c08:	ldr	r1, [sp, #16]
   45c0c:	str	lr, [sp]
   45c10:	str	r3, [sp, #4]
   45c14:	add	r1, r1, r5
   45c18:	blx	ip
   45c1c:	str	r0, [r6]
   45c20:	mov	r0, #0
   45c24:	str	r0, [r6, #12]
   45c28:	str	r0, [r6, #16]
   45c2c:	ldr	r0, [r6, #8]
   45c30:	ldrd	r2, [r8]
   45c34:	adds	r2, r2, r0
   45c38:	adc	r3, r3, r0, asr #31
   45c3c:	strd	r2, [r8]
   45c40:	sub	r4, r4, r7
   45c44:	cmp	r4, #0
   45c48:	bgt	45b94 <fputs@plt+0x347ac>
   45c4c:	sub	sp, fp, #28
   45c50:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   45c54:	push	{r4, r5, r6, sl, fp, lr}
   45c58:	add	fp, sp, #16
   45c5c:	sub	sp, sp, #8
   45c60:	mov	r4, r0
   45c64:	ldr	r0, [r0]
   45c68:	mov	r5, r1
   45c6c:	cmp	r0, #0
   45c70:	beq	45cbc <fputs@plt+0x348d4>
   45c74:	mov	r6, r4
   45c78:	ldrd	r2, [r4, #24]
   45c7c:	ldr	r0, [r6, #16]!
   45c80:	adds	r2, r2, r0
   45c84:	adc	r3, r3, r0, asr #31
   45c88:	strd	r2, [r5]
   45c8c:	ldr	r0, [r4, #4]
   45c90:	bl	144bc <fputs@plt+0x30d4>
   45c94:	vmov.i32	q8, #0	; 0x00000000
   45c98:	mov	r1, #0
   45c9c:	mov	r2, #36	; 0x24
   45ca0:	str	r1, [r4, #32]
   45ca4:	vst1.64	{d16-d17}, [r6]
   45ca8:	ldr	r0, [r4]
   45cac:	vst1.64	{d16-d17}, [r4], r2
   45cb0:	str	r1, [r4]
   45cb4:	sub	sp, fp, #16
   45cb8:	pop	{r4, r5, r6, sl, fp, pc}
   45cbc:	ldr	r1, [r4, #4]
   45cc0:	cmp	r1, #0
   45cc4:	beq	45c74 <fputs@plt+0x3488c>
   45cc8:	ldr	r2, [r4, #12]
   45ccc:	ldr	r3, [r4, #16]
   45cd0:	cmp	r3, r2
   45cd4:	ble	45c74 <fputs@plt+0x3488c>
   45cd8:	ldr	r0, [r4, #32]
   45cdc:	ldr	ip, [r4, #24]
   45ce0:	ldr	lr, [r4, #28]
   45ce4:	add	r1, r1, r2
   45ce8:	ldr	r6, [r0]
   45cec:	adds	ip, ip, r2
   45cf0:	adc	lr, lr, r2, asr #31
   45cf4:	sub	r2, r3, r2
   45cf8:	ldr	r6, [r6, #12]
   45cfc:	stm	sp, {ip, lr}
   45d00:	blx	r6
   45d04:	str	r0, [r4]
   45d08:	b	45c74 <fputs@plt+0x3488c>
   45d0c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   45d10:	add	fp, sp, #28
   45d14:	sub	sp, sp, #20
   45d18:	str	r0, [r1, #4]
   45d1c:	mov	sl, r1
   45d20:	mov	r5, r0
   45d24:	ldr	r8, [r1]
   45d28:	cmp	r8, #1
   45d2c:	blt	45d64 <fputs@plt+0x3497c>
   45d30:	mov	r4, #0
   45d34:	ldr	r0, [sl, #12]
   45d38:	add	r0, r0, r4
   45d3c:	ldr	r1, [r0, #48]	; 0x30
   45d40:	cmp	r1, #0
   45d44:	beq	45d54 <fputs@plt+0x3496c>
   45d48:	bl	469a4 <fputs@plt+0x355bc>
   45d4c:	cmp	r0, #0
   45d50:	bne	45e58 <fputs@plt+0x34a70>
   45d54:	add	r4, r4, #56	; 0x38
   45d58:	subs	r8, r8, #1
   45d5c:	bne	45d34 <fputs@plt+0x3494c>
   45d60:	ldr	r8, [sl]
   45d64:	str	r5, [sp, #12]
   45d68:	sub	r0, r8, #1
   45d6c:	cmp	r0, #1
   45d70:	blt	45e4c <fputs@plt+0x34a64>
   45d74:	mvn	r0, #7
   45d78:	sub	r6, r8, #2
   45d7c:	add	r3, r0, r8, lsl #3
   45d80:	mvn	r0, #1
   45d84:	add	r9, r0, r8, lsl #1
   45d88:	add	r0, r8, r8, lsr #31
   45d8c:	add	r1, r6, #2
   45d90:	cmp	r1, r0, asr #1
   45d94:	ble	45da8 <fputs@plt+0x349c0>
   45d98:	asr	r0, r0, #1
   45d9c:	sub	r4, r9, r0, lsl #1
   45da0:	add	r7, r4, #1
   45da4:	b	45db4 <fputs@plt+0x349cc>
   45da8:	ldr	r0, [sl, #8]
   45dac:	ldr	r4, [r0, r3]!
   45db0:	ldr	r7, [r0, #4]
   45db4:	ldr	r0, [sl, #12]
   45db8:	rsb	r1, r4, r4, lsl #3
   45dbc:	add	r1, r0, r1, lsl #3
   45dc0:	ldr	r2, [r1, #24]
   45dc4:	cmp	r2, #0
   45dc8:	beq	45e28 <fputs@plt+0x34a40>
   45dcc:	rsb	r2, r7, r7, lsl #3
   45dd0:	add	r5, r0, r2, lsl #3
   45dd4:	ldr	r0, [r5, #24]
   45dd8:	cmp	r0, #0
   45ddc:	beq	45e24 <fputs@plt+0x34a3c>
   45de0:	ldr	r0, [sl, #4]
   45de4:	mov	r2, #0
   45de8:	mov	r8, r3
   45dec:	str	r2, [sp, #16]
   45df0:	ldr	r3, [r1, #20]
   45df4:	ldr	r2, [r1, #32]
   45df8:	ldr	r1, [r5, #20]
   45dfc:	ldr	r5, [r5, #32]
   45e00:	ldr	ip, [r0, #32]
   45e04:	str	r1, [sp, #4]
   45e08:	add	r1, sp, #16
   45e0c:	str	r5, [sp]
   45e10:	blx	ip
   45e14:	cmp	r0, #1
   45e18:	mov	r3, r8
   45e1c:	movlt	r7, r4
   45e20:	b	45e28 <fputs@plt+0x34a40>
   45e24:	mov	r7, r4
   45e28:	ldr	r0, [sl, #8]
   45e2c:	cmp	r6, #1
   45e30:	str	r7, [r0, r9, lsl #1]
   45e34:	blt	45e4c <fputs@plt+0x34a64>
   45e38:	ldr	r8, [sl]
   45e3c:	sub	r3, r3, #8
   45e40:	sub	r9, r9, #2
   45e44:	sub	r6, r6, #1
   45e48:	b	45d88 <fputs@plt+0x349a0>
   45e4c:	ldr	r0, [sp, #12]
   45e50:	ldr	r0, [r0, #12]
   45e54:	ldrb	r0, [r0, #11]
   45e58:	sub	sp, fp, #28
   45e5c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   45e60:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   45e64:	add	fp, sp, #28
   45e68:	sub	sp, sp, #44	; 0x2c
   45e6c:	str	r0, [sp, #24]
   45e70:	mov	r0, r1
   45e74:	mov	r6, r3
   45e78:	mov	r4, r2
   45e7c:	mov	r5, r1
   45e80:	ldrd	r8, [r2]
   45e84:	bl	45fa4 <fputs@plt+0x34bbc>
   45e88:	cmp	r0, #0
   45e8c:	mov	r7, #0
   45e90:	str	r0, [r6]
   45e94:	str	r0, [sp, #28]
   45e98:	str	r6, [sp, #12]
   45e9c:	str	r4, [sp, #16]
   45ea0:	movweq	r7, #7
   45ea4:	movwne	r0, #1
   45ea8:	cmp	r5, #1
   45eac:	blt	45f64 <fputs@plt+0x34b7c>
   45eb0:	cmp	r0, #0
   45eb4:	beq	45f64 <fputs@plt+0x34b7c>
   45eb8:	ldr	r0, [sp, #24]
   45ebc:	mov	sl, #1
   45ec0:	mov	r4, #0
   45ec4:	add	r0, r0, #40	; 0x28
   45ec8:	str	r0, [sp, #20]
   45ecc:	ldr	r0, [sp, #28]
   45ed0:	ldr	r2, [sp, #20]
   45ed4:	ldr	r6, [r0, #12]
   45ed8:	ldr	r0, [sp, #24]
   45edc:	stm	sp, {r8, r9}
   45ee0:	add	r9, r6, r4
   45ee4:	mov	r1, r9
   45ee8:	bl	46044 <fputs@plt+0x34c5c>
   45eec:	cmp	r0, #0
   45ef0:	bne	45f74 <fputs@plt+0x34b8c>
   45ef4:	mov	r0, #0
   45ef8:	add	r1, sp, #32
   45efc:	str	r0, [sp, #36]	; 0x24
   45f00:	str	r0, [sp, #32]
   45f04:	mov	r0, r9
   45f08:	bl	461dc <fputs@plt+0x34df4>
   45f0c:	mov	r7, r0
   45f10:	ldr	r0, [r6, r4]!
   45f14:	ldr	r1, [sp, #32]
   45f18:	ldr	r2, [sp, #36]	; 0x24
   45f1c:	adds	r0, r1, r0
   45f20:	ldr	r1, [r6, #4]
   45f24:	adc	r1, r2, r1
   45f28:	cmp	r7, #0
   45f2c:	strd	r0, [r6, #8]
   45f30:	bne	45f78 <fputs@plt+0x34b90>
   45f34:	mov	r0, r9
   45f38:	bl	462ac <fputs@plt+0x34ec4>
   45f3c:	ldrd	r8, [r9, #8]
   45f40:	mov	r7, r0
   45f44:	clz	r0, r0
   45f48:	cmp	sl, r5
   45f4c:	lsr	r0, r0, #5
   45f50:	bge	45f64 <fputs@plt+0x34b7c>
   45f54:	add	sl, sl, #1
   45f58:	add	r4, r4, #56	; 0x38
   45f5c:	cmp	r7, #0
   45f60:	beq	45ecc <fputs@plt+0x34ae4>
   45f64:	ldr	r4, [sp, #16]
   45f68:	cmp	r0, #0
   45f6c:	beq	45f80 <fputs@plt+0x34b98>
   45f70:	b	45f94 <fputs@plt+0x34bac>
   45f74:	mov	r7, r0
   45f78:	ldrd	r8, [r9, #8]
   45f7c:	ldr	r4, [sp, #16]
   45f80:	ldr	r0, [sp, #28]
   45f84:	bl	33394 <fputs@plt+0x21fac>
   45f88:	ldr	r1, [sp, #12]
   45f8c:	mov	r0, #0
   45f90:	str	r0, [r1]
   45f94:	strd	r8, [r4]
   45f98:	mov	r0, r7
   45f9c:	sub	sp, fp, #28
   45fa0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   45fa4:	push	{r4, r5, r6, r7, fp, lr}
   45fa8:	add	fp, sp, #16
   45fac:	mov	r1, #2
   45fb0:	mov	r6, r1
   45fb4:	lsl	r1, r1, #1
   45fb8:	cmp	r6, r0
   45fbc:	blt	45fb0 <fputs@plt+0x34bc8>
   45fc0:	movw	r0, #16696	; 0x4138
   45fc4:	movt	r0, #10
   45fc8:	ldr	r1, [r0, #264]	; 0x108
   45fcc:	cmp	r1, #0
   45fd0:	beq	45fe8 <fputs@plt+0x34c00>
   45fd4:	mov	r0, #100	; 0x64
   45fd8:	blx	r1
   45fdc:	mov	r4, #0
   45fe0:	cmp	r0, #0
   45fe4:	bne	4603c <fputs@plt+0x34c54>
   45fe8:	rsb	r0, r6, r6, lsl #4
   45fec:	mov	r1, #16
   45ff0:	add	r5, r1, r0, lsl #2
   45ff4:	asr	r1, r5, #31
   45ff8:	mov	r0, r5
   45ffc:	bl	1438c <fputs@plt+0x2fa4>
   46000:	cmp	r0, #0
   46004:	beq	46038 <fputs@plt+0x34c50>
   46008:	mov	r1, #0
   4600c:	mov	r2, r5
   46010:	mov	r4, r0
   46014:	mov	r7, #0
   46018:	bl	1119c <memset@plt>
   4601c:	rsb	r1, r6, r6, lsl #3
   46020:	add	r0, r4, #16
   46024:	stm	r4, {r6, r7}
   46028:	add	r1, r0, r1, lsl #3
   4602c:	str	r1, [r4, #8]
   46030:	str	r0, [r4, #12]
   46034:	b	4603c <fputs@plt+0x34c54>
   46038:	mov	r4, #0
   4603c:	mov	r0, r4
   46040:	pop	{r4, r5, r6, r7, fp, pc}
   46044:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   46048:	add	fp, sp, #28
   4604c:	sub	sp, sp, #12
   46050:	mov	r8, r0
   46054:	movw	r0, #16696	; 0x4138
   46058:	mov	r4, r1
   4605c:	mov	r6, r2
   46060:	movt	r0, #10
   46064:	ldr	r1, [r0, #264]	; 0x108
   46068:	cmp	r1, #0
   4606c:	beq	46088 <fputs@plt+0x34ca0>
   46070:	mov	r0, #201	; 0xc9
   46074:	blx	r1
   46078:	mov	r1, r0
   4607c:	movw	r0, #266	; 0x10a
   46080:	cmp	r1, #0
   46084:	bne	461d4 <fputs@plt+0x34dec>
   46088:	mov	r7, r4
   4608c:	ldr	r9, [fp, #12]
   46090:	ldr	sl, [fp, #8]
   46094:	ldr	r1, [r7, #44]!	; 0x2c
   46098:	cmp	r1, #0
   4609c:	beq	460c4 <fputs@plt+0x34cdc>
   460a0:	ldr	r0, [r4, #24]
   460a4:	mov	r3, #0
   460a8:	ldr	r2, [r0]
   460ac:	ldr	r5, [r2, #72]	; 0x48
   460b0:	mov	r2, #0
   460b4:	str	r1, [sp]
   460b8:	blx	r5
   460bc:	mov	r0, #0
   460c0:	str	r0, [r4, #44]	; 0x2c
   460c4:	str	sl, [r4]
   460c8:	str	r9, [r4, #4]
   460cc:	mov	r5, r4
   460d0:	ldrd	r2, [r6, #8]
   460d4:	str	r2, [r5, #8]!
   460d8:	str	r3, [r5, #4]
   460dc:	ldr	r0, [r6]
   460e0:	str	r0, [r5, #16]
   460e4:	ldr	r1, [r8, #8]
   460e8:	ldr	r1, [r1, #24]
   460ec:	ldr	r1, [r1, #140]	; 0x8c
   460f0:	subs	r6, r1, r2
   460f4:	rscs	r1, r3, r1, asr #31
   460f8:	blt	46138 <fputs@plt+0x34d50>
   460fc:	ldr	r1, [r0]
   46100:	ldr	r3, [r1]
   46104:	cmp	r3, #3
   46108:	blt	46138 <fputs@plt+0x34d50>
   4610c:	ldr	r1, [r1, #68]	; 0x44
   46110:	stm	sp, {r2, r7}
   46114:	mov	r2, #0
   46118:	mov	r3, #0
   4611c:	blx	r1
   46120:	cmp	r0, #0
   46124:	bne	461d4 <fputs@plt+0x34dec>
   46128:	ldr	r0, [r7]
   4612c:	cmp	r0, #0
   46130:	mov	r0, #0
   46134:	bne	461d4 <fputs@plt+0x34dec>
   46138:	ldr	r2, [r8, #8]
   4613c:	ldrd	r0, [r4]
   46140:	ldr	r9, [r4, #36]	; 0x24
   46144:	ldr	r6, [r2, #12]
   46148:	asr	r7, r6, #31
   4614c:	mov	r2, r6
   46150:	mov	r3, r7
   46154:	bl	88a7c <fputs@plt+0x77694>
   46158:	mov	r8, r2
   4615c:	mov	r0, #0
   46160:	cmp	r9, #0
   46164:	bne	4618c <fputs@plt+0x34da4>
   46168:	mov	r0, r6
   4616c:	mov	r1, r7
   46170:	bl	1438c <fputs@plt+0x2fa4>
   46174:	mov	r9, r0
   46178:	str	r0, [r4, #36]	; 0x24
   4617c:	mov	r0, #0
   46180:	str	r6, [r4, #40]	; 0x28
   46184:	cmp	r9, #0
   46188:	movweq	r0, #7
   4618c:	cmp	r8, #0
   46190:	beq	461d4 <fputs@plt+0x34dec>
   46194:	cmp	r0, #0
   46198:	bne	461d4 <fputs@plt+0x34dec>
   4619c:	ldr	r0, [r4, #24]
   461a0:	ldm	r4, {r1, r3}
   461a4:	ldrd	r4, [r5]
   461a8:	ldr	r2, [r0]
   461ac:	ldr	r7, [r2, #8]
   461b0:	sub	r2, r6, r8
   461b4:	stm	sp, {r1, r3}
   461b8:	adds	r6, r1, r2
   461bc:	adc	r3, r3, r2, asr #31
   461c0:	subs	r6, r4, r6
   461c4:	sbcs	r3, r5, r3
   461c8:	sublt	r2, r4, r1
   461cc:	add	r1, r9, r8
   461d0:	blx	r7
   461d4:	sub	sp, fp, #28
   461d8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   461dc:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   461e0:	add	fp, sp, #24
   461e4:	sub	sp, sp, #24
   461e8:	mov	r4, r0
   461ec:	mov	r8, r1
   461f0:	ldr	r0, [r0]
   461f4:	ldr	r1, [r4, #44]	; 0x2c
   461f8:	cmp	r1, #0
   461fc:	beq	46208 <fputs@plt+0x34e20>
   46200:	add	r0, r1, r0
   46204:	b	46238 <fputs@plt+0x34e50>
   46208:	ldr	r6, [r4, #40]	; 0x28
   4620c:	ldr	r1, [r4, #4]
   46210:	asr	r3, r6, #31
   46214:	mov	r2, r6
   46218:	bl	88a7c <fputs@plt+0x77694>
   4621c:	cmp	r2, #0
   46220:	beq	4625c <fputs@plt+0x34e74>
   46224:	sub	r0, r6, r2
   46228:	cmp	r0, #9
   4622c:	blt	4625c <fputs@plt+0x34e74>
   46230:	ldr	r0, [r4, #36]	; 0x24
   46234:	add	r0, r0, r2
   46238:	mov	r1, r8
   4623c:	bl	2adf0 <fputs@plt+0x19a08>
   46240:	ldrd	r2, [r4]
   46244:	adds	r0, r2, r0
   46248:	adc	r1, r3, #0
   4624c:	strd	r0, [r4]
   46250:	mov	r0, #0
   46254:	sub	sp, fp, #24
   46258:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   4625c:	mov	r7, #0
   46260:	add	r6, sp, #4
   46264:	add	r5, sp, #8
   46268:	mov	r0, r4
   4626c:	mov	r1, #1
   46270:	mov	r2, r6
   46274:	bl	463b4 <fputs@plt+0x34fcc>
   46278:	cmp	r0, #0
   4627c:	bne	46254 <fputs@plt+0x34e6c>
   46280:	ldr	r0, [sp, #4]
   46284:	and	r1, r7, #15
   46288:	add	r7, r7, #1
   4628c:	ldrsb	r0, [r0]
   46290:	cmp	r0, #0
   46294:	strb	r0, [r5, r1]
   46298:	bmi	46268 <fputs@plt+0x34e80>
   4629c:	add	r0, sp, #8
   462a0:	mov	r1, r8
   462a4:	bl	2adf0 <fputs@plt+0x19a08>
   462a8:	b	46250 <fputs@plt+0x34e68>
   462ac:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   462b0:	add	fp, sp, #24
   462b4:	sub	sp, sp, #16
   462b8:	mov	r5, #0
   462bc:	mov	r4, r0
   462c0:	str	r5, [sp, #12]
   462c4:	str	r5, [sp, #8]
   462c8:	ldr	r0, [r0]
   462cc:	ldmib	r4, {r1, r2, r3}
   462d0:	subs	r0, r0, r2
   462d4:	sbcs	r0, r1, r3
   462d8:	bge	46310 <fputs@plt+0x34f28>
   462dc:	add	r1, sp, #8
   462e0:	mov	r0, r4
   462e4:	bl	461dc <fputs@plt+0x34df4>
   462e8:	mov	r5, r0
   462ec:	cmp	r0, #0
   462f0:	bne	46380 <fputs@plt+0x34f98>
   462f4:	ldr	r1, [sp, #8]
   462f8:	add	r2, r4, #32
   462fc:	mov	r0, r4
   46300:	str	r1, [r4, #20]
   46304:	bl	463b4 <fputs@plt+0x34fcc>
   46308:	mov	r5, r0
   4630c:	b	46380 <fputs@plt+0x34f98>
   46310:	ldr	r6, [r4, #48]	; 0x30
   46314:	cmp	r6, #0
   46318:	beq	46378 <fputs@plt+0x34f90>
   4631c:	mov	r0, r6
   46320:	add	r7, r6, #8
   46324:	add	r8, r6, #40	; 0x28
   46328:	bl	46568 <fputs@plt+0x35180>
   4632c:	mov	r5, r0
   46330:	add	r0, r6, #48	; 0x30
   46334:	vld1.64	{d16-d17}, [r0]
   46338:	add	r0, r6, #32
   4633c:	vst1.64	{d16-d17}, [r0]
   46340:	ldr	r2, [r7]
   46344:	ldr	r1, [r7, #4]
   46348:	ldm	r8, {r0, r3}
   4634c:	eor	r3, r3, r1
   46350:	eor	r0, r0, r2
   46354:	orrs	r0, r0, r3
   46358:	moveq	r0, #1
   4635c:	streq	r0, [r6, #20]
   46360:	cmp	r5, #0
   46364:	bne	46378 <fputs@plt+0x34f90>
   46368:	ldr	r0, [r6, #20]
   4636c:	mov	r5, #0
   46370:	cmp	r0, #0
   46374:	beq	4638c <fputs@plt+0x34fa4>
   46378:	mov	r0, r4
   4637c:	bl	333e8 <fputs@plt+0x22000>
   46380:	mov	r0, r5
   46384:	sub	sp, fp, #24
   46388:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   4638c:	ldr	r0, [r6], #32
   46390:	str	r2, [sp]
   46394:	str	r1, [sp, #4]
   46398:	mov	r1, r4
   4639c:	mov	r2, r6
   463a0:	bl	46044 <fputs@plt+0x34c5c>
   463a4:	mov	r5, r0
   463a8:	cmp	r0, #0
   463ac:	bne	46380 <fputs@plt+0x34f98>
   463b0:	b	462dc <fputs@plt+0x34ef4>
   463b4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   463b8:	add	fp, sp, #28
   463bc:	sub	sp, sp, #12
   463c0:	mov	r4, r0
   463c4:	ldrd	r6, [r0]
   463c8:	ldr	r0, [r0, #44]	; 0x2c
   463cc:	mov	r8, r2
   463d0:	mov	r5, r1
   463d4:	cmp	r0, #0
   463d8:	beq	463fc <fputs@plt+0x35014>
   463dc:	add	r0, r0, r6
   463e0:	str	r0, [r8]
   463e4:	adds	r0, r6, r5
   463e8:	adc	r1, r7, r5, asr #31
   463ec:	strd	r0, [r4]
   463f0:	mov	r0, #0
   463f4:	sub	sp, fp, #28
   463f8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   463fc:	ldr	sl, [r4, #40]	; 0x28
   46400:	mov	r0, r6
   46404:	mov	r1, r7
   46408:	asr	r3, sl, #31
   4640c:	mov	r2, sl
   46410:	bl	88a7c <fputs@plt+0x77694>
   46414:	mov	r9, r2
   46418:	cmp	r2, #0
   4641c:	beq	46494 <fputs@plt+0x350ac>
   46420:	sub	r6, sl, r9
   46424:	cmp	r6, r5
   46428:	bge	46478 <fputs@plt+0x35090>
   4642c:	ldr	r1, [r4, #16]
   46430:	cmp	r1, r5
   46434:	bge	464d8 <fputs@plt+0x350f0>
   46438:	cmp	r1, #64	; 0x40
   4643c:	lsl	r0, r1, #1
   46440:	movwlt	r0, #128	; 0x80
   46444:	mov	r7, r0
   46448:	lsl	r0, r0, #1
   4644c:	cmp	r7, r5
   46450:	blt	46444 <fputs@plt+0x3505c>
   46454:	ldr	r0, [r4, #28]
   46458:	asr	r3, r7, #31
   4645c:	mov	r2, r7
   46460:	bl	14564 <fputs@plt+0x317c>
   46464:	cmp	r0, #0
   46468:	beq	46560 <fputs@plt+0x35178>
   4646c:	str	r0, [r4, #28]
   46470:	str	r7, [r4, #16]
   46474:	b	464dc <fputs@plt+0x350f4>
   46478:	ldr	r0, [r4, #36]	; 0x24
   4647c:	add	r0, r0, r9
   46480:	str	r0, [r8]
   46484:	ldrd	r0, [r4]
   46488:	adds	r0, r0, r5
   4648c:	adc	r1, r1, r5, asr #31
   46490:	b	463ec <fputs@plt+0x35004>
   46494:	ldr	r0, [r4, #24]
   46498:	ldr	r2, [r4, #8]
   4649c:	ldr	ip, [r4, #12]
   464a0:	ldr	r1, [r4, #36]	; 0x24
   464a4:	ldr	r3, [r0]
   464a8:	subs	r2, r2, r6
   464ac:	ldr	r3, [r3, #8]
   464b0:	stm	sp, {r6, r7}
   464b4:	sbc	r7, ip, r7
   464b8:	subs	r6, sl, r2
   464bc:	rscs	r7, r7, sl, asr #31
   464c0:	movlt	r2, sl
   464c4:	blx	r3
   464c8:	cmp	r0, #0
   464cc:	bne	463f4 <fputs@plt+0x3500c>
   464d0:	ldr	sl, [r4, #40]	; 0x28
   464d4:	b	46420 <fputs@plt+0x35038>
   464d8:	ldr	r0, [r4, #28]
   464dc:	ldr	r1, [r4, #36]	; 0x24
   464e0:	mov	r2, r6
   464e4:	add	r1, r1, r9
   464e8:	bl	11244 <memcpy@plt>
   464ec:	ldrd	r0, [r4]
   464f0:	adds	r0, r0, r6
   464f4:	adc	r1, r1, r6, asr #31
   464f8:	sub	r6, r5, r6
   464fc:	cmp	r6, #1
   46500:	strd	r0, [r4]
   46504:	blt	46554 <fputs@plt+0x3516c>
   46508:	add	r9, sp, #8
   4650c:	ldr	r7, [r4, #40]	; 0x28
   46510:	mov	r0, r4
   46514:	mov	r2, r9
   46518:	cmp	r6, r7
   4651c:	movle	r7, r6
   46520:	mov	r1, r7
   46524:	bl	463b4 <fputs@plt+0x34fcc>
   46528:	cmp	r0, #0
   4652c:	bne	463f4 <fputs@plt+0x3500c>
   46530:	ldr	r1, [r4, #28]
   46534:	sub	r0, r5, r6
   46538:	mov	r2, r7
   4653c:	add	r0, r1, r0
   46540:	ldr	r1, [sp, #8]
   46544:	bl	11244 <memcpy@plt>
   46548:	sub	r6, r6, r7
   4654c:	cmp	r6, #0
   46550:	bgt	4650c <fputs@plt+0x35124>
   46554:	ldr	r0, [r4, #28]
   46558:	str	r0, [r8]
   4655c:	b	463f0 <fputs@plt+0x35008>
   46560:	mov	r0, #7
   46564:	b	463f4 <fputs@plt+0x3500c>
   46568:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   4656c:	add	fp, sp, #28
   46570:	sub	sp, sp, #68	; 0x44
   46574:	mov	r8, r0
   46578:	ldr	r0, [r0]
   4657c:	vmov.i32	q8, #0	; 0x00000000
   46580:	add	r1, sp, #16
   46584:	ldr	r9, [r8, #4]
   46588:	ldr	r6, [r8, #8]
   4658c:	ldr	r4, [r8, #12]
   46590:	ldr	sl, [r8, #48]	; 0x30
   46594:	ldr	r0, [r0, #8]
   46598:	ldr	r5, [r0, #12]
   4659c:	add	r0, r1, #16
   465a0:	vst1.64	{d16-d17}, [r0]
   465a4:	mov	r0, #36	; 0x24
   465a8:	vst1.64	{d16-d17}, [r1], r0
   465ac:	mov	r0, #0
   465b0:	str	r0, [r1]
   465b4:	str	r0, [sp, #48]	; 0x30
   465b8:	asr	r7, r5, #31
   465bc:	mov	r0, r5
   465c0:	mov	r1, r7
   465c4:	bl	1438c <fputs@plt+0x2fa4>
   465c8:	cmp	r0, #0
   465cc:	str	r0, [sp, #20]
   465d0:	str	r4, [sp, #8]
   465d4:	beq	46610 <fputs@plt+0x35228>
   465d8:	mov	r0, r6
   465dc:	mov	r1, r4
   465e0:	mov	r2, r5
   465e4:	mov	r3, r7
   465e8:	str	sl, [sp, #48]	; 0x30
   465ec:	str	r5, [sp, #24]
   465f0:	bl	88a7c <fputs@plt+0x77694>
   465f4:	subs	r0, r6, r2
   465f8:	str	r2, [sp, #32]
   465fc:	str	r2, [sp, #28]
   46600:	str	r0, [sp, #40]	; 0x28
   46604:	sbc	r0, r4, r2, asr #31
   46608:	str	r0, [sp, #44]	; 0x2c
   4660c:	b	46618 <fputs@plt+0x35230>
   46610:	mov	r0, #7
   46614:	str	r0, [sp, #16]
   46618:	add	r0, sp, #16
   4661c:	add	r0, r0, #24
   46620:	str	r0, [sp, #4]
   46624:	ldr	r0, [r9, #8]
   46628:	ldr	r1, [r9, #12]
   4662c:	ldr	r0, [r0, #4]
   46630:	rsb	r0, r0, r0, lsl #3
   46634:	add	sl, r1, r0, lsl #3
   46638:	ldr	r0, [sl, #24]
   4663c:	cmp	r0, #0
   46640:	beq	4671c <fputs@plt+0x35334>
   46644:	ldr	r0, [sp, #4]
   46648:	ldr	r7, [sl, #20]
   4664c:	ldr	r3, [sp, #32]
   46650:	mov	ip, r6
   46654:	ldr	r2, [r0]
   46658:	ldr	r1, [r0, #4]
   4665c:	asr	r6, r7, #31
   46660:	mov	r0, #0
   46664:	mov	r5, r7
   46668:	lsr	r5, r5, #7
   4666c:	add	r0, r0, #1
   46670:	orr	r5, r5, r6, lsl #25
   46674:	orr	r4, r5, r6, lsr #7
   46678:	lsr	r6, r6, #7
   4667c:	cmp	r4, #0
   46680:	bne	46668 <fputs@plt+0x35280>
   46684:	adds	r2, r2, r7
   46688:	ldr	r5, [sp, #8]
   4668c:	adc	r1, r1, r7, asr #31
   46690:	adds	r2, r2, r3
   46694:	adc	r1, r1, r3, asr #31
   46698:	adds	r0, r2, r0
   4669c:	ldr	r2, [r8, #16]
   466a0:	adc	r1, r1, #0
   466a4:	adds	r3, ip, r2
   466a8:	adc	r2, r5, r2, asr #31
   466ac:	subs	r0, r3, r0
   466b0:	sbcs	r0, r2, r1
   466b4:	blt	4671c <fputs@plt+0x35334>
   466b8:	sub	r5, fp, #38	; 0x26
   466bc:	asr	r3, r7, #31
   466c0:	mov	r2, r7
   466c4:	mov	r6, ip
   466c8:	mov	r0, r5
   466cc:	bl	3e7b0 <fputs@plt+0x2d3c8>
   466d0:	add	r4, sp, #16
   466d4:	mov	r2, r0
   466d8:	mov	r1, r5
   466dc:	mov	r0, r4
   466e0:	bl	45b64 <fputs@plt+0x3477c>
   466e4:	ldr	r1, [sl, #32]
   466e8:	mov	r0, r4
   466ec:	mov	r2, r7
   466f0:	bl	45b64 <fputs@plt+0x3477c>
   466f4:	ldr	r0, [r8, #4]
   466f8:	add	r1, sp, #12
   466fc:	bl	46738 <fputs@plt+0x35350>
   46700:	cmp	r0, #0
   46704:	beq	46624 <fputs@plt+0x3523c>
   46708:	mov	r5, r0
   4670c:	add	r1, r8, #56	; 0x38
   46710:	add	r0, sp, #16
   46714:	bl	45c54 <fputs@plt+0x3486c>
   46718:	b	4672c <fputs@plt+0x35344>
   4671c:	add	r1, r8, #56	; 0x38
   46720:	add	r0, sp, #16
   46724:	bl	45c54 <fputs@plt+0x3486c>
   46728:	mov	r5, r0
   4672c:	mov	r0, r5
   46730:	sub	sp, fp, #28
   46734:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   46738:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   4673c:	add	fp, sp, #28
   46740:	sub	sp, sp, #20
   46744:	mov	r6, r0
   46748:	ldr	r5, [r0, #4]
   4674c:	ldr	r0, [r0, #8]
   46750:	mov	r7, r1
   46754:	ldr	r1, [r6, #12]
   46758:	ldr	r4, [r0, #4]
   4675c:	rsb	r0, r4, r4, lsl #3
   46760:	add	r0, r1, r0, lsl #3
   46764:	bl	462ac <fputs@plt+0x34ec4>
   46768:	cmp	r0, #0
   4676c:	bne	468c8 <fputs@plt+0x354e0>
   46770:	mov	r0, #0
   46774:	str	r7, [sp, #8]
   46778:	str	r5, [sp, #12]
   4677c:	str	r0, [sp, #16]
   46780:	ldr	r1, [r6]
   46784:	ldr	r0, [r6, #12]
   46788:	add	r7, r1, r4
   4678c:	cmp	r7, #1
   46790:	ble	46898 <fputs@plt+0x354b0>
   46794:	movw	r1, #65534	; 0xfffe
   46798:	movw	r5, #28087	; 0x6db7
   4679c:	and	r1, r4, r1
   467a0:	movt	r5, #46811	; 0xb6db
   467a4:	rsb	r1, r1, r1, lsl #3
   467a8:	add	r9, r0, r1, lsl #3
   467ac:	orr	r1, r4, #1
   467b0:	rsb	r1, r1, r1, lsl #3
   467b4:	add	r8, r0, r1, lsl #3
   467b8:	ldr	r0, [r9, #24]
   467bc:	add	r1, r7, r7, lsr #31
   467c0:	asr	sl, r1, #1
   467c4:	cmp	r0, #0
   467c8:	beq	46860 <fputs@plt+0x35478>
   467cc:	ldr	r0, [r8, #24]
   467d0:	cmp	r0, #0
   467d4:	beq	4681c <fputs@plt+0x35434>
   467d8:	ldr	r0, [sp, #12]
   467dc:	ldr	r1, [r8, #32]
   467e0:	ldr	r3, [r9, #20]
   467e4:	ldr	r2, [r9, #32]
   467e8:	mov	r4, r6
   467ec:	ldr	r6, [r8, #20]
   467f0:	ldr	ip, [r0, #32]
   467f4:	stm	sp, {r1, r6}
   467f8:	add	r1, sp, #16
   467fc:	mov	r6, r4
   46800:	blx	ip
   46804:	cmp	r0, #0
   46808:	bmi	4681c <fputs@plt+0x35434>
   4680c:	cmp	r9, r8
   46810:	bcs	46850 <fputs@plt+0x35468>
   46814:	cmp	r0, #0
   46818:	bne	46850 <fputs@plt+0x35468>
   4681c:	ldr	r0, [r6, #12]
   46820:	ldr	r1, [r6, #8]
   46824:	mov	r3, #0
   46828:	sub	r2, r9, r0
   4682c:	asr	r2, r2, #3
   46830:	mul	r2, r2, r5
   46834:	str	r2, [r1, sl, lsl #2]
   46838:	eor	r2, sl, #1
   4683c:	ldr	r2, [r1, r2, lsl #2]
   46840:	str	r3, [sp, #16]
   46844:	rsb	r2, r2, r2, lsl #3
   46848:	add	r8, r0, r2, lsl #3
   4684c:	b	46888 <fputs@plt+0x354a0>
   46850:	ldr	r0, [r9, #24]
   46854:	cmp	r0, #0
   46858:	movne	r0, #0
   4685c:	strne	r0, [sp, #16]
   46860:	ldr	r0, [r6, #12]
   46864:	ldr	r1, [r6, #8]
   46868:	sub	r2, r8, r0
   4686c:	asr	r2, r2, #3
   46870:	mul	r2, r2, r5
   46874:	str	r2, [r1, sl, lsl #2]
   46878:	eor	r2, sl, #1
   4687c:	ldr	r2, [r1, r2, lsl #2]
   46880:	rsb	r2, r2, r2, lsl #3
   46884:	add	r9, r0, r2, lsl #3
   46888:	cmp	r7, #3
   4688c:	mov	r7, sl
   46890:	bgt	467b8 <fputs@plt+0x353d0>
   46894:	b	4689c <fputs@plt+0x354b4>
   46898:	ldr	r1, [r6, #8]
   4689c:	ldr	r1, [r1, #4]
   468a0:	rsb	r1, r1, r1, lsl #3
   468a4:	add	r0, r0, r1, lsl #3
   468a8:	ldr	r1, [sp, #8]
   468ac:	ldr	r0, [r0, #24]
   468b0:	clz	r0, r0
   468b4:	lsr	r0, r0, #5
   468b8:	str	r0, [r1]
   468bc:	ldr	r0, [sp, #12]
   468c0:	ldr	r0, [r0, #12]
   468c4:	ldrb	r0, [r0, #11]
   468c8:	sub	sp, fp, #28
   468cc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   468d0:	push	{r4, r5, r6, r7, fp, lr}
   468d4:	add	fp, sp, #16
   468d8:	mov	r6, r0
   468dc:	movw	r0, #16696	; 0x4138
   468e0:	mov	r7, r1
   468e4:	mov	r4, r2
   468e8:	movt	r0, #10
   468ec:	ldr	r1, [r0, #264]	; 0x108
   468f0:	cmp	r1, #0
   468f4:	beq	46910 <fputs@plt+0x35528>
   468f8:	mov	r0, #100	; 0x64
   468fc:	blx	r1
   46900:	cmp	r0, #0
   46904:	beq	46910 <fputs@plt+0x35528>
   46908:	mov	r0, #0
   4690c:	b	4698c <fputs@plt+0x355a4>
   46910:	mov	r0, #64	; 0x40
   46914:	mov	r1, #0
   46918:	mov	r5, #0
   4691c:	bl	1438c <fputs@plt+0x2fa4>
   46920:	cmp	r0, #0
   46924:	beq	4698c <fputs@plt+0x355a4>
   46928:	vmov.i32	q8, #0	; 0x00000000
   4692c:	add	r1, r0, #40	; 0x28
   46930:	str	r5, [r0, #60]	; 0x3c
   46934:	str	r5, [r0, #56]	; 0x38
   46938:	vst1.8	{d16-d17}, [r1]
   4693c:	add	r1, r0, #24
   46940:	vst1.8	{d16-d17}, [r1]
   46944:	add	r1, r0, #8
   46948:	vst1.8	{d16-d17}, [r1]
   4694c:	str	r0, [r4]
   46950:	strd	r6, [r0]
   46954:	ldr	r1, [r6, #8]
   46958:	ldr	r2, [r1, #4]
   4695c:	ldr	r1, [r1, #8]
   46960:	add	r2, r2, r2, lsr #31
   46964:	add	r1, r1, #9
   46968:	cmp	r1, r2, asr #1
   4696c:	asrle	r1, r2, #1
   46970:	str	r1, [r0, #16]
   46974:	ldr	r0, [r6, #64]	; 0x40
   46978:	ldr	r3, [r6, #68]	; 0x44
   4697c:	adds	r0, r0, r1
   46980:	adc	r1, r3, r1, asr #31
   46984:	strd	r0, [r6, #64]	; 0x40
   46988:	b	4699c <fputs@plt+0x355b4>
   4698c:	str	r0, [r4]
   46990:	mov	r0, r7
   46994:	bl	33394 <fputs@plt+0x21fac>
   46998:	mov	r5, #7
   4699c:	mov	r0, r5
   469a0:	pop	{r4, r5, r6, r7, fp, pc}
   469a4:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   469a8:	add	fp, sp, #24
   469ac:	sub	sp, sp, #8
   469b0:	ldr	r7, [r0, #48]	; 0x30
   469b4:	mov	r4, r0
   469b8:	ldr	r6, [r7]
   469bc:	ldr	r1, [r7, #4]
   469c0:	ldr	r0, [r6, #8]
   469c4:	ldr	r9, [r0, #24]
   469c8:	mov	r0, r6
   469cc:	bl	45d0c <fputs@plt+0x34924>
   469d0:	cmp	r0, #0
   469d4:	beq	469e0 <fputs@plt+0x355f8>
   469d8:	sub	sp, fp, #24
   469dc:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   469e0:	mov	r5, r6
   469e4:	ldr	r8, [r7, #16]
   469e8:	ldr	r0, [r5, #56]!	; 0x38
   469ec:	cmp	r0, #0
   469f0:	beq	46a1c <fputs@plt+0x35634>
   469f4:	ldrd	r2, [r6, #64]	; 0x40
   469f8:	str	r0, [r7, #48]	; 0x30
   469fc:	adds	r0, r2, r8
   46a00:	strd	r2, [r7, #8]
   46a04:	adc	r1, r3, r8, asr #31
   46a08:	strd	r0, [r6, #64]	; 0x40
   46a0c:	mov	r0, r4
   46a10:	sub	sp, fp, #24
   46a14:	pop	{r4, r5, r6, r7, r8, r9, fp, lr}
   46a18:	b	462ac <fputs@plt+0x34ec4>
   46a1c:	ldrd	r2, [r6, #64]	; 0x40
   46a20:	mov	r0, r9
   46a24:	str	r5, [sp]
   46a28:	bl	459dc <fputs@plt+0x345f4>
   46a2c:	mov	r2, #0
   46a30:	cmp	r0, #0
   46a34:	str	r2, [r6, #64]	; 0x40
   46a38:	str	r2, [r6, #68]	; 0x44
   46a3c:	bne	469d8 <fputs@plt+0x355f0>
   46a40:	ldr	r0, [r5]
   46a44:	mov	r3, #0
   46a48:	b	469f8 <fputs@plt+0x35610>
   46a4c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   46a50:	add	fp, sp, #28
   46a54:	sub	sp, sp, #20
   46a58:	mov	r7, r0
   46a5c:	ldr	r0, [r0, #44]	; 0x2c
   46a60:	cmp	r0, r1
   46a64:	bcs	46a9c <fputs@plt+0x356b4>
   46a68:	movw	r0, #62189	; 0xf2ed
   46a6c:	movw	r1, #62796	; 0xf54c
   46a70:	movw	r2, #63094	; 0xf676
   46a74:	movw	r3, #64249	; 0xfaf9
   46a78:	mov	r5, #11
   46a7c:	movt	r0, #8
   46a80:	movt	r1, #8
   46a84:	movt	r2, #8
   46a88:	add	r0, r0, #20
   46a8c:	str	r0, [sp]
   46a90:	mov	r0, #11
   46a94:	bl	15e38 <fputs@plt+0x4a50>
   46a98:	b	46c04 <fputs@plt+0x3581c>
   46a9c:	mov	r0, #0
   46aa0:	mov	sl, r3
   46aa4:	mov	r8, r2
   46aa8:	add	r2, sp, #16
   46aac:	mov	r3, #0
   46ab0:	str	r0, [sp]
   46ab4:	mov	r0, r7
   46ab8:	bl	411ac <fputs@plt+0x2fdc4>
   46abc:	mov	r5, r0
   46ac0:	cmp	r0, #0
   46ac4:	bne	46c04 <fputs@plt+0x3581c>
   46ac8:	ldr	r4, [sp, #16]
   46acc:	ldrb	r0, [r4, #8]
   46ad0:	cmp	r0, #0
   46ad4:	beq	46b1c <fputs@plt+0x35734>
   46ad8:	movw	r0, #62189	; 0xf2ed
   46adc:	movw	r1, #62796	; 0xf54c
   46ae0:	movw	r2, #63094	; 0xf676
   46ae4:	movw	r3, #64254	; 0xfafe
   46ae8:	mov	r5, #11
   46aec:	movt	r0, #8
   46af0:	movt	r1, #8
   46af4:	movt	r2, #8
   46af8:	add	r0, r0, #20
   46afc:	str	r0, [sp]
   46b00:	mov	r0, #11
   46b04:	bl	15e38 <fputs@plt+0x4a50>
   46b08:	mov	r0, #0
   46b0c:	cmp	r4, #0
   46b10:	strb	r0, [r4, #8]
   46b14:	bne	46bfc <fputs@plt+0x35814>
   46b18:	b	46c04 <fputs@plt+0x3581c>
   46b1c:	mov	r0, #1
   46b20:	strb	r0, [r4, #8]
   46b24:	ldrh	r0, [r4, #18]
   46b28:	ldrb	r6, [r4, #5]
   46b2c:	cmp	r0, #0
   46b30:	beq	46bb8 <fputs@plt+0x357d0>
   46b34:	str	r6, [sp, #8]
   46b38:	mov	r9, #0
   46b3c:	ldr	r0, [r4, #64]	; 0x40
   46b40:	ldrb	r1, [r0, r9, lsl #1]!
   46b44:	ldrb	r0, [r0, #1]
   46b48:	orr	r0, r0, r1, lsl #8
   46b4c:	ldrh	r1, [r4, #20]
   46b50:	and	r0, r0, r1
   46b54:	ldr	r1, [r4, #56]	; 0x38
   46b58:	add	r6, r1, r0
   46b5c:	ldrb	r0, [r4, #4]
   46b60:	cmp	r0, #0
   46b64:	bne	46b88 <fputs@plt+0x357a0>
   46b68:	ldr	r0, [r6]
   46b6c:	mov	r2, #1
   46b70:	mov	r3, sl
   46b74:	rev	r1, r0
   46b78:	mov	r0, r7
   46b7c:	bl	46a4c <fputs@plt+0x35664>
   46b80:	cmp	r0, #0
   46b84:	bne	46bf0 <fputs@plt+0x35808>
   46b88:	mov	r0, r4
   46b8c:	mov	r1, r6
   46b90:	add	r2, sp, #14
   46b94:	bl	420a8 <fputs@plt+0x30cc0>
   46b98:	cmp	r0, #0
   46b9c:	bne	46bf0 <fputs@plt+0x35808>
   46ba0:	ldrh	r0, [r4, #18]
   46ba4:	add	r9, r9, #1
   46ba8:	cmp	r9, r0
   46bac:	bcc	46b3c <fputs@plt+0x35754>
   46bb0:	ldr	r6, [sp, #8]
   46bb4:	b	46bbc <fputs@plt+0x357d4>
   46bb8:	mov	r0, #0
   46bbc:	ldrb	r1, [r4, #4]
   46bc0:	cmp	r1, #0
   46bc4:	beq	46c10 <fputs@plt+0x35828>
   46bc8:	cmp	sl, #0
   46bcc:	ldrne	r1, [sl]
   46bd0:	addne	r0, r1, r0
   46bd4:	strne	r0, [sl]
   46bd8:	cmp	r8, #0
   46bdc:	beq	46c40 <fputs@plt+0x35858>
   46be0:	ldr	r0, [r4, #52]	; 0x34
   46be4:	ldr	r2, [r4, #84]	; 0x54
   46be8:	mov	r1, r4
   46bec:	bl	44364 <fputs@plt+0x32f7c>
   46bf0:	mov	r5, r0
   46bf4:	mov	r0, #0
   46bf8:	strb	r0, [r4, #8]
   46bfc:	ldr	r0, [r4, #72]	; 0x48
   46c00:	bl	2de80 <fputs@plt+0x1ca98>
   46c04:	mov	r0, r5
   46c08:	sub	sp, fp, #28
   46c0c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   46c10:	ldr	r0, [r4, #56]	; 0x38
   46c14:	mov	r2, #1
   46c18:	mov	r3, sl
   46c1c:	add	r0, r6, r0
   46c20:	ldr	r0, [r0, #8]
   46c24:	rev	r1, r0
   46c28:	mov	r0, r7
   46c2c:	bl	46a4c <fputs@plt+0x35664>
   46c30:	mov	r5, r0
   46c34:	cmp	r0, #0
   46c38:	bne	46bf4 <fputs@plt+0x3580c>
   46c3c:	b	46bd8 <fputs@plt+0x357f0>
   46c40:	ldr	r0, [r4, #72]	; 0x48
   46c44:	bl	18ba4 <fputs@plt+0x77bc>
   46c48:	mov	r5, r0
   46c4c:	cmp	r0, #0
   46c50:	bne	46bf4 <fputs@plt+0x3580c>
   46c54:	ldr	r0, [r4, #56]	; 0x38
   46c58:	ldrb	r0, [r0, r6]
   46c5c:	orr	r1, r0, #8
   46c60:	mov	r0, r4
   46c64:	bl	2f0ec <fputs@plt+0x1dd04>
   46c68:	mov	r5, #0
   46c6c:	b	46bf4 <fputs@plt+0x3580c>
   46c70:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   46c74:	add	fp, sp, #24
   46c78:	sub	sp, sp, #8
   46c7c:	ldr	r5, [r0]
   46c80:	mov	r4, r0
   46c84:	mov	r7, #7
   46c88:	ldrb	r0, [r5, #69]	; 0x45
   46c8c:	cmp	r0, #0
   46c90:	bne	46d44 <fputs@plt+0x3595c>
   46c94:	ldrb	r0, [r5, #26]
   46c98:	tst	r0, #1
   46c9c:	bne	46d10 <fputs@plt+0x35928>
   46ca0:	mov	r6, r2
   46ca4:	movw	r2, #7217	; 0x1c31
   46ca8:	cmp	r1, #0
   46cac:	mov	r0, r5
   46cb0:	movt	r2, #9
   46cb4:	movne	r2, r1
   46cb8:	movw	r1, #65426	; 0xff92
   46cbc:	movt	r1, #8
   46cc0:	bl	1d370 <fputs@plt+0xbf88>
   46cc4:	mov	r8, r0
   46cc8:	cmp	r6, #0
   46ccc:	beq	46cec <fputs@plt+0x35904>
   46cd0:	movw	r1, #65457	; 0xffb1
   46cd4:	mov	r0, r5
   46cd8:	mov	r2, r8
   46cdc:	mov	r3, r6
   46ce0:	movt	r1, #8
   46ce4:	bl	1d370 <fputs@plt+0xbf88>
   46ce8:	mov	r8, r0
   46cec:	ldr	r0, [r4, #4]
   46cf0:	ldr	r1, [r0]
   46cf4:	mov	r0, r5
   46cf8:	bl	13dc4 <fputs@plt+0x29dc>
   46cfc:	ldr	r0, [r4, #4]
   46d00:	str	r8, [r0]
   46d04:	ldrb	r0, [r5, #69]	; 0x45
   46d08:	cmp	r0, #0
   46d0c:	bne	46d44 <fputs@plt+0x3595c>
   46d10:	movw	r0, #62189	; 0xf2ed
   46d14:	movw	r1, #62796	; 0xf54c
   46d18:	movw	r2, #63094	; 0xf676
   46d1c:	movw	r3, #44130	; 0xac62
   46d20:	mov	r7, #11
   46d24:	movt	r0, #8
   46d28:	movt	r1, #8
   46d2c:	movt	r2, #8
   46d30:	movt	r3, #1
   46d34:	add	r0, r0, #20
   46d38:	str	r0, [sp]
   46d3c:	mov	r0, #11
   46d40:	bl	15e38 <fputs@plt+0x4a50>
   46d44:	str	r7, [r4, #12]
   46d48:	sub	sp, fp, #24
   46d4c:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   46d50:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   46d54:	add	fp, sp, #28
   46d58:	sub	sp, sp, #4
   46d5c:	mov	r6, r0
   46d60:	ldr	r0, [r0, #20]
   46d64:	cmp	r0, #1
   46d68:	blt	46df4 <fputs@plt+0x35a0c>
   46d6c:	mov	sl, r2
   46d70:	mov	r9, r1
   46d74:	mov	r7, #0
   46d78:	mov	r8, sp
   46d7c:	mov	r5, #0
   46d80:	ldr	r1, [r6, #16]
   46d84:	cmp	r5, #2
   46d88:	mov	r0, r5
   46d8c:	eorcc	r0, r0, #1
   46d90:	cmp	sl, #0
   46d94:	add	r2, r1, r0, lsl #4
   46d98:	ldr	r4, [r2, #12]
   46d9c:	beq	46db4 <fputs@plt+0x359cc>
   46da0:	ldr	r1, [r1, r0, lsl #4]
   46da4:	mov	r0, sl
   46da8:	bl	1606c <fputs@plt+0x4c84>
   46dac:	cmp	r0, #0
   46db0:	bne	46de0 <fputs@plt+0x359f8>
   46db4:	add	r0, r4, #24
   46db8:	mov	r1, r9
   46dbc:	mov	r2, r8
   46dc0:	bl	46f94 <fputs@plt+0x35bac>
   46dc4:	cmp	r0, #0
   46dc8:	beq	46ddc <fputs@plt+0x359f4>
   46dcc:	ldr	r7, [r0, #8]
   46dd0:	cmp	r7, #0
   46dd4:	beq	46de0 <fputs@plt+0x359f8>
   46dd8:	b	46df8 <fputs@plt+0x35a10>
   46ddc:	mov	r7, #0
   46de0:	ldr	r0, [r6, #20]
   46de4:	add	r5, r5, #1
   46de8:	cmp	r5, r0
   46dec:	blt	46d80 <fputs@plt+0x35998>
   46df0:	b	46df8 <fputs@plt+0x35a10>
   46df4:	mov	r7, #0
   46df8:	mov	r0, r7
   46dfc:	sub	sp, fp, #28
   46e00:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   46e04:	push	{r4, r5, r6, r7, fp, lr}
   46e08:	add	fp, sp, #16
   46e0c:	mov	r2, r0
   46e10:	ldrb	r0, [r0]
   46e14:	mov	lr, #0
   46e18:	cmp	r0, #43	; 0x2b
   46e1c:	beq	46e38 <fputs@plt+0x35a50>
   46e20:	cmp	r0, #48	; 0x30
   46e24:	beq	46e40 <fputs@plt+0x35a58>
   46e28:	cmp	r0, #45	; 0x2d
   46e2c:	addeq	r2, r2, #1
   46e30:	moveq	lr, #1
   46e34:	b	46e6c <fputs@plt+0x35a84>
   46e38:	add	r2, r2, #1
   46e3c:	b	46e6c <fputs@plt+0x35a84>
   46e40:	ldrb	r0, [r2, #1]
   46e44:	orr	r0, r0, #32
   46e48:	cmp	r0, #120	; 0x78
   46e4c:	bne	46e6c <fputs@plt+0x35a84>
   46e50:	mov	r4, r2
   46e54:	movw	ip, #48044	; 0xbbac
   46e58:	ldrb	r3, [r4, #2]!
   46e5c:	movt	ip, #8
   46e60:	ldrb	r0, [ip, r3]
   46e64:	tst	r0, #8
   46e68:	bne	46f04 <fputs@plt+0x35b1c>
   46e6c:	ldrb	r0, [r2], #1
   46e70:	cmp	r0, #48	; 0x30
   46e74:	beq	46e6c <fputs@plt+0x35a84>
   46e78:	sub	r4, r0, #48	; 0x30
   46e7c:	mov	r0, #0
   46e80:	mov	r3, #0
   46e84:	mov	r5, #0
   46e88:	cmp	r4, #9
   46e8c:	bhi	46ed0 <fputs@plt+0x35ae8>
   46e90:	mov	ip, #10
   46e94:	mov	r6, #0
   46e98:	mov	r3, #0
   46e9c:	mov	r5, #0
   46ea0:	cmn	r6, #10
   46ea4:	beq	46efc <fputs@plt+0x35b14>
   46ea8:	umull	r3, r7, r3, ip
   46eac:	add	r5, r5, r5, lsl #2
   46eb0:	add	r5, r7, r5, lsl #1
   46eb4:	adds	r3, r3, r4
   46eb8:	adc	r5, r5, r4, asr #31
   46ebc:	ldrb	r4, [r2, -r6]
   46ec0:	sub	r6, r6, #1
   46ec4:	sub	r4, r4, #48	; 0x30
   46ec8:	cmp	r4, #10
   46ecc:	bcc	46ea0 <fputs@plt+0x35ab8>
   46ed0:	subs	r2, r3, lr
   46ed4:	mvn	r6, #-2147483648	; 0x80000000
   46ed8:	sbc	r7, r5, #0
   46edc:	subs	r2, r6, r2
   46ee0:	rscs	r2, r7, #0
   46ee4:	blt	46ef8 <fputs@plt+0x35b10>
   46ee8:	cmp	lr, #0
   46eec:	rsbne	r3, r3, #0
   46ef0:	str	r3, [r1]
   46ef4:	mov	r0, #1
   46ef8:	pop	{r4, r5, r6, r7, fp, pc}
   46efc:	mov	r0, #0
   46f00:	pop	{r4, r5, r6, r7, fp, pc}
   46f04:	cmp	r3, #48	; 0x30
   46f08:	bne	46f20 <fputs@plt+0x35b38>
   46f0c:	add	r0, r2, #3
   46f10:	ldrb	r3, [r0], #1
   46f14:	cmp	r3, #48	; 0x30
   46f18:	beq	46f10 <fputs@plt+0x35b28>
   46f1c:	sub	r4, r0, #1
   46f20:	ldrb	r2, [ip, r3]
   46f24:	mov	r6, #1
   46f28:	mov	r0, #0
   46f2c:	tst	r2, #8
   46f30:	mov	r2, #0
   46f34:	beq	46f7c <fputs@plt+0x35b94>
   46f38:	mov	r2, #0
   46f3c:	mov	r6, #1
   46f40:	ubfx	r5, r3, #6, #1
   46f44:	cmp	r6, #7
   46f48:	orr	r5, r5, r5, lsl #3
   46f4c:	add	r3, r5, r3
   46f50:	and	r3, r3, #15
   46f54:	orr	r2, r3, r2, lsl #4
   46f58:	ldrb	r3, [r4, r6]
   46f5c:	ldrb	r5, [ip, r3]
   46f60:	and	r5, r5, #8
   46f64:	bhi	46f74 <fputs@plt+0x35b8c>
   46f68:	add	r6, r6, #1
   46f6c:	cmp	r5, #0
   46f70:	bne	46f40 <fputs@plt+0x35b58>
   46f74:	clz	r3, r5
   46f78:	lsr	r6, r3, #5
   46f7c:	cmp	r2, #0
   46f80:	bmi	46ef8 <fputs@plt+0x35b10>
   46f84:	cmp	r6, #0
   46f88:	beq	46ef8 <fputs@plt+0x35b10>
   46f8c:	str	r2, [r1]
   46f90:	b	46ef4 <fputs@plt+0x35b0c>
   46f94:	push	{r4, r5, r6, r7, fp, lr}
   46f98:	add	fp, sp, #16
   46f9c:	mov	r4, r1
   46fa0:	ldr	r1, [r0, #12]
   46fa4:	cmp	r1, #0
   46fa8:	beq	46fe8 <fputs@plt+0x35c00>
   46fac:	ldrb	r6, [r4]
   46fb0:	cmp	r6, #0
   46fb4:	beq	46ff8 <fputs@plt+0x35c10>
   46fb8:	movw	r5, #47732	; 0xba74
   46fbc:	add	r7, r4, #1
   46fc0:	mov	r3, #0
   46fc4:	movt	r5, #8
   46fc8:	uxtb	r6, r6
   46fcc:	eor	r3, r3, r3, lsl #3
   46fd0:	ldrb	r6, [r5, r6]
   46fd4:	eor	r3, r3, r6
   46fd8:	ldrb	r6, [r7], #1
   46fdc:	cmp	r6, #0
   46fe0:	bne	46fc8 <fputs@plt+0x35be0>
   46fe4:	b	46ffc <fputs@plt+0x35c14>
   46fe8:	add	r1, r0, #4
   46fec:	add	r3, r0, #8
   46ff0:	mov	r0, #0
   46ff4:	b	47010 <fputs@plt+0x35c28>
   46ff8:	mov	r3, #0
   46ffc:	ldr	r0, [r0]
   47000:	udiv	r7, r3, r0
   47004:	mls	r0, r7, r0, r3
   47008:	add	r1, r1, r0, lsl #3
   4700c:	add	r3, r1, #4
   47010:	ldr	r7, [r1]
   47014:	ldr	r6, [r3]
   47018:	mov	r5, #0
   4701c:	str	r0, [r2]
   47020:	cmp	r7, #0
   47024:	beq	47050 <fputs@plt+0x35c68>
   47028:	ldr	r0, [r6, #12]
   4702c:	mov	r1, r4
   47030:	bl	1606c <fputs@plt+0x4c84>
   47034:	cmp	r0, #0
   47038:	beq	4704c <fputs@plt+0x35c64>
   4703c:	ldr	r6, [r6]
   47040:	subs	r7, r7, #1
   47044:	bne	47028 <fputs@plt+0x35c40>
   47048:	b	47050 <fputs@plt+0x35c68>
   4704c:	mov	r5, r6
   47050:	mov	r0, r5
   47054:	pop	{r4, r5, r6, r7, fp, pc}
   47058:	push	{r4, r5, r6, sl, fp, lr}
   4705c:	add	fp, sp, #16
   47060:	mov	r4, r0
   47064:	ldr	r5, [r0, #8]
   47068:	ldr	r0, [r0, #12]
   4706c:	ldrh	r6, [r4, #50]	; 0x32
   47070:	ldrsh	r1, [r0, #38]	; 0x26
   47074:	mov	r0, r5
   47078:	cmp	r1, #33	; 0x21
   4707c:	movle	r1, #33	; 0x21
   47080:	cmp	r6, #5
   47084:	movcs	r6, #5
   47088:	strh	r1, [r0], #2
   4708c:	lsl	r1, r6, #1
   47090:	uxth	r2, r1
   47094:	movw	r1, #49928	; 0xc308
   47098:	movt	r1, #8
   4709c:	bl	11244 <memcpy@plt>
   470a0:	ldrh	r0, [r4, #50]	; 0x32
   470a4:	cmp	r6, r0
   470a8:	bcs	470cc <fputs@plt+0x35ce4>
   470ac:	add	r0, r5, r6, lsl #1
   470b0:	mov	r2, #23
   470b4:	add	r1, r0, #2
   470b8:	strh	r2, [r1], #2
   470bc:	add	r6, r6, #1
   470c0:	ldrh	r0, [r4, #50]	; 0x32
   470c4:	cmp	r6, r0
   470c8:	bcc	470b8 <fputs@plt+0x35cd0>
   470cc:	ldrb	r1, [r4, #54]	; 0x36
   470d0:	cmp	r1, #0
   470d4:	addne	r0, r5, r0, lsl #1
   470d8:	movne	r1, #0
   470dc:	strhne	r1, [r0]
   470e0:	pop	{r4, r5, r6, sl, fp, pc}
   470e4:	push	{r4, r5, r6, r7, fp, lr}
   470e8:	add	fp, sp, #16
   470ec:	sub	sp, sp, #56	; 0x38
   470f0:	cmp	r2, #0
   470f4:	beq	471f4 <fputs@plt+0x35e0c>
   470f8:	ldr	r1, [r2]
   470fc:	mov	r5, r2
   47100:	cmp	r1, #0
   47104:	beq	471f4 <fputs@plt+0x35e0c>
   47108:	mov	r6, r0
   4710c:	ldr	r0, [r5, #8]
   47110:	cmp	r0, #0
   47114:	beq	471f4 <fputs@plt+0x35e0c>
   47118:	ldm	r6, {r0, r2}
   4711c:	bl	227d4 <fputs@plt+0x113ec>
   47120:	cmp	r0, #0
   47124:	beq	471f4 <fputs@plt+0x35e0c>
   47128:	ldr	r7, [r5, #4]
   4712c:	mov	r4, r0
   47130:	cmp	r7, #0
   47134:	beq	471d0 <fputs@plt+0x35de8>
   47138:	ldr	r0, [r5]
   4713c:	cmp	r0, #0
   47140:	beq	47154 <fputs@plt+0x35d6c>
   47144:	mov	r1, r7
   47148:	bl	1606c <fputs@plt+0x4c84>
   4714c:	cmp	r0, #0
   47150:	beq	471ac <fputs@plt+0x35dc4>
   47154:	ldm	r6, {r0, r2}
   47158:	mov	r1, r7
   4715c:	bl	46d50 <fputs@plt+0x35968>
   47160:	mov	r6, r0
   47164:	ldr	r0, [r5, #8]
   47168:	cmp	r6, #0
   4716c:	beq	471d4 <fputs@plt+0x35dec>
   47170:	ldrb	r1, [r6, #55]	; 0x37
   47174:	and	r1, r1, #251	; 0xfb
   47178:	mov	r3, r6
   4717c:	strb	r1, [r6, #55]	; 0x37
   47180:	ldrh	r1, [r6, #50]	; 0x32
   47184:	ldr	r2, [r6, #8]
   47188:	add	r1, r1, #1
   4718c:	bl	47208 <fputs@plt+0x35e20>
   47190:	ldr	r0, [r6, #36]	; 0x24
   47194:	cmp	r0, #0
   47198:	bne	471f4 <fputs@plt+0x35e0c>
   4719c:	ldr	r0, [r6, #8]
   471a0:	ldrh	r0, [r0]
   471a4:	strh	r0, [r4, #38]	; 0x26
   471a8:	b	471f4 <fputs@plt+0x35e0c>
   471ac:	ldr	r6, [r4, #8]
   471b0:	cmp	r6, #0
   471b4:	beq	471d0 <fputs@plt+0x35de8>
   471b8:	ldrb	r1, [r6, #55]	; 0x37
   471bc:	and	r0, r1, #3
   471c0:	cmp	r0, #2
   471c4:	beq	47200 <fputs@plt+0x35e18>
   471c8:	ldr	r6, [r6, #20]
   471cc:	b	471b0 <fputs@plt+0x35dc8>
   471d0:	ldr	r0, [r5, #8]
   471d4:	ldrh	r1, [r4, #40]	; 0x28
   471d8:	add	r2, r4, #38	; 0x26
   471dc:	mov	r3, sp
   471e0:	strh	r1, [sp, #48]	; 0x30
   471e4:	mov	r1, #1
   471e8:	bl	47208 <fputs@plt+0x35e20>
   471ec:	ldrh	r0, [sp, #48]	; 0x30
   471f0:	strh	r0, [r4, #40]	; 0x28
   471f4:	mov	r0, #0
   471f8:	sub	sp, fp, #16
   471fc:	pop	{r4, r5, r6, r7, fp, pc}
   47200:	ldr	r0, [r5, #8]
   47204:	b	47174 <fputs@plt+0x35d8c>
   47208:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   4720c:	add	fp, sp, #28
   47210:	sub	sp, sp, #4
   47214:	mov	r9, r3
   47218:	mov	sl, r0
   4721c:	cmp	r1, #1
   47220:	blt	472bc <fputs@plt+0x35ed4>
   47224:	mov	r7, r1
   47228:	ldrb	r1, [sl]
   4722c:	cmp	r1, #0
   47230:	beq	472bc <fputs@plt+0x35ed4>
   47234:	mov	r6, r2
   47238:	mov	r4, #0
   4723c:	sub	r0, r1, #48	; 0x30
   47240:	uxtb	r0, r0
   47244:	cmp	r0, #9
   47248:	bhi	4727c <fputs@plt+0x35e94>
   4724c:	mov	r0, #0
   47250:	mov	r5, sl
   47254:	add	r0, r0, r0, lsl #2
   47258:	lsl	r0, r0, #1
   4725c:	uxtab	r0, r0, r1
   47260:	ldrb	r1, [r5, #1]!
   47264:	sub	r0, r0, #48	; 0x30
   47268:	sub	r2, r1, #48	; 0x30
   4726c:	uxtb	r2, r2
   47270:	cmp	r2, #10
   47274:	bcc	47254 <fputs@plt+0x35e6c>
   47278:	b	47284 <fputs@plt+0x35e9c>
   4727c:	mov	r5, sl
   47280:	mov	r0, #0
   47284:	mov	r1, #0
   47288:	bl	473c4 <fputs@plt+0x35fdc>
   4728c:	add	r1, r6, r4, lsl #1
   47290:	mov	sl, r5
   47294:	add	r4, r4, #1
   47298:	strh	r0, [r1]
   4729c:	ldrb	r0, [sl], #1
   472a0:	cmp	r0, #32
   472a4:	movne	sl, r5
   472a8:	cmp	r4, r7
   472ac:	bge	472bc <fputs@plt+0x35ed4>
   472b0:	ldrb	r1, [sl]
   472b4:	cmp	r1, #0
   472b8:	bne	4723c <fputs@plt+0x35e54>
   472bc:	ldrb	r0, [r9, #55]	; 0x37
   472c0:	and	r0, r0, #187	; 0xbb
   472c4:	strb	r0, [r9, #55]	; 0x37
   472c8:	ldrb	r0, [sl]
   472cc:	cmp	r0, #0
   472d0:	beq	473bc <fputs@plt+0x35fd4>
   472d4:	movw	r6, #65506	; 0xffe2
   472d8:	movw	r7, #48036	; 0xbba4
   472dc:	movw	r8, #65517	; 0xffed
   472e0:	mov	r4, #0
   472e4:	mov	r5, sp
   472e8:	movt	r6, #8
   472ec:	movt	r7, #8
   472f0:	movt	r8, #8
   472f4:	mov	r0, r6
   472f8:	mov	r1, sl
   472fc:	mov	r2, r7
   47300:	mov	r3, #91	; 0x5b
   47304:	bl	1df58 <fputs@plt+0xcb70>
   47308:	cmp	r0, #0
   4730c:	beq	47320 <fputs@plt+0x35f38>
   47310:	ldrb	r0, [r9, #55]	; 0x37
   47314:	orr	r0, r0, #4
   47318:	strb	r0, [r9, #55]	; 0x37
   4731c:	b	4735c <fputs@plt+0x35f74>
   47320:	mov	r0, r8
   47324:	mov	r1, sl
   47328:	mov	r2, r7
   4732c:	mov	r3, #91	; 0x5b
   47330:	bl	1df58 <fputs@plt+0xcb70>
   47334:	cmp	r0, #0
   47338:	beq	47390 <fputs@plt+0x35fa8>
   4733c:	add	r0, sl, #3
   47340:	mov	r1, r5
   47344:	str	r4, [sp]
   47348:	bl	46e04 <fputs@plt+0x35a1c>
   4734c:	ldr	r0, [sp]
   47350:	asr	r1, r0, #31
   47354:	bl	473c4 <fputs@plt+0x35fdc>
   47358:	strh	r0, [r9, #48]	; 0x30
   4735c:	ldrb	r0, [sl]
   47360:	cmp	r0, #0
   47364:	beq	47384 <fputs@plt+0x35f9c>
   47368:	cmp	r0, #32
   4736c:	beq	47378 <fputs@plt+0x35f90>
   47370:	add	sl, sl, #1
   47374:	b	4735c <fputs@plt+0x35f74>
   47378:	ldrb	r0, [sl, #1]!
   4737c:	cmp	r0, #32
   47380:	beq	47378 <fputs@plt+0x35f90>
   47384:	cmp	r0, #0
   47388:	bne	472f4 <fputs@plt+0x35f0c>
   4738c:	b	473bc <fputs@plt+0x35fd4>
   47390:	movw	r0, #65527	; 0xfff7
   47394:	mov	r1, sl
   47398:	mov	r2, r7
   4739c:	mov	r3, #91	; 0x5b
   473a0:	movt	r0, #8
   473a4:	bl	1df58 <fputs@plt+0xcb70>
   473a8:	cmp	r0, #0
   473ac:	beq	4735c <fputs@plt+0x35f74>
   473b0:	ldrb	r0, [r9, #55]	; 0x37
   473b4:	orr	r0, r0, #64	; 0x40
   473b8:	b	47318 <fputs@plt+0x35f30>
   473bc:	sub	sp, fp, #28
   473c0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   473c4:	push	{fp, lr}
   473c8:	mov	fp, sp
   473cc:	subs	r2, r0, #8
   473d0:	sbcs	r2, r1, #0
   473d4:	bcs	47414 <fputs@plt+0x3602c>
   473d8:	subs	r3, r0, #2
   473dc:	mov	r2, #0
   473e0:	sbcs	r3, r1, #0
   473e4:	bcc	474a8 <fputs@plt+0x360c0>
   473e8:	mov	r2, #40	; 0x28
   473ec:	mov	ip, #8
   473f0:	lsl	r1, r1, #1
   473f4:	lsl	r3, r0, #1
   473f8:	sub	r2, r2, #10
   473fc:	orr	r1, r1, r0, lsr #31
   47400:	rsbs	r0, ip, r0, lsl #1
   47404:	sbcs	r0, r1, #0
   47408:	mov	r0, r3
   4740c:	bcc	473f0 <fputs@plt+0x36008>
   47410:	b	4748c <fputs@plt+0x360a4>
   47414:	subs	r3, r0, #256	; 0x100
   47418:	mov	r2, #40	; 0x28
   4741c:	sbcs	r3, r1, #0
   47420:	bcc	47454 <fputs@plt+0x3606c>
   47424:	mov	r2, #40	; 0x28
   47428:	lsr	r3, r0, #4
   4742c:	lsr	r0, r0, #12
   47430:	add	r2, r2, #40	; 0x28
   47434:	orr	r0, r0, r1, lsl #20
   47438:	orr	ip, r3, r1, lsl #28
   4743c:	orr	r0, r0, r1, lsr #12
   47440:	lsr	r1, r1, #4
   47444:	cmp	r0, #0
   47448:	mov	r0, ip
   4744c:	bne	47428 <fputs@plt+0x36040>
   47450:	b	47458 <fputs@plt+0x36070>
   47454:	mov	ip, r0
   47458:	subs	r0, ip, #16
   4745c:	sbcs	r0, r1, #0
   47460:	bcc	47488 <fputs@plt+0x360a0>
   47464:	lsrs	lr, r1, #1
   47468:	rrx	r3, ip
   4746c:	rsbs	r0, ip, #31
   47470:	add	r2, r2, #10
   47474:	rscs	r0, r1, #0
   47478:	mov	ip, r3
   4747c:	mov	r1, lr
   47480:	bcc	47464 <fputs@plt+0x3607c>
   47484:	b	4748c <fputs@plt+0x360a4>
   47488:	mov	r3, ip
   4748c:	movw	r1, #13988	; 0x36a4
   47490:	and	r0, r3, #7
   47494:	movt	r1, #9
   47498:	add	r0, r1, r0, lsl #1
   4749c:	ldrh	r0, [r0]
   474a0:	add	r0, r2, r0
   474a4:	sub	r2, r0, #10
   474a8:	sxth	r0, r2
   474ac:	pop	{fp, pc}
   474b0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   474b4:	add	fp, sp, #28
   474b8:	sub	sp, sp, #12
   474bc:	mov	r7, r2
   474c0:	add	r2, sp, #8
   474c4:	mov	r6, r1
   474c8:	mov	r4, r0
   474cc:	bl	46f94 <fputs@plt+0x35bac>
   474d0:	cmp	r0, #0
   474d4:	beq	474f0 <fputs@plt+0x36108>
   474d8:	ldr	r5, [r0, #8]
   474dc:	cmp	r7, #0
   474e0:	beq	476c4 <fputs@plt+0x362dc>
   474e4:	str	r7, [r0, #8]
   474e8:	str	r6, [r0, #12]
   474ec:	b	47738 <fputs@plt+0x36350>
   474f0:	cmp	r7, #0
   474f4:	beq	476bc <fputs@plt+0x362d4>
   474f8:	mov	r0, #16
   474fc:	mov	r1, #0
   47500:	bl	1438c <fputs@plt+0x2fa4>
   47504:	cmp	r0, #0
   47508:	beq	476e0 <fputs@plt+0x362f8>
   4750c:	str	r7, [r0, #8]
   47510:	str	r6, [r0, #12]
   47514:	mov	r5, r0
   47518:	ldr	r0, [r4, #4]
   4751c:	add	r0, r0, #1
   47520:	cmp	r0, #10
   47524:	str	r0, [r4, #4]
   47528:	bcc	476a0 <fputs@plt+0x362b8>
   4752c:	ldr	r1, [r4]
   47530:	cmp	r0, r1, lsl #1
   47534:	bls	476a0 <fputs@plt+0x362b8>
   47538:	lsl	r2, r0, #4
   4753c:	lsl	r7, r0, #1
   47540:	cmp	r2, #1024	; 0x400
   47544:	movwhi	r7, #128	; 0x80
   47548:	cmp	r7, r1
   4754c:	beq	476a0 <fputs@plt+0x362b8>
   47550:	movw	r0, #35612	; 0x8b1c
   47554:	movt	r0, #10
   47558:	ldr	r0, [r0]
   4755c:	cmp	r0, #0
   47560:	beq	47568 <fputs@plt+0x36180>
   47564:	blx	r0
   47568:	lsl	r0, r7, #3
   4756c:	mov	r1, #0
   47570:	bl	1438c <fputs@plt+0x2fa4>
   47574:	mov	r7, r0
   47578:	movw	r0, #35616	; 0x8b20
   4757c:	movt	r0, #10
   47580:	ldr	r0, [r0]
   47584:	cmp	r0, #0
   47588:	beq	47590 <fputs@plt+0x361a8>
   4758c:	blx	r0
   47590:	cmp	r7, #0
   47594:	beq	476a0 <fputs@plt+0x362b8>
   47598:	ldr	r0, [r4, #12]
   4759c:	str	r5, [sp]
   475a0:	bl	144bc <fputs@plt+0x30d4>
   475a4:	movw	r0, #16696	; 0x4138
   475a8:	str	r7, [r4, #12]
   475ac:	movt	r0, #10
   475b0:	ldr	r1, [r0, #52]	; 0x34
   475b4:	mov	r0, r7
   475b8:	blx	r1
   475bc:	lsr	sl, r0, #3
   475c0:	bic	r2, r0, #7
   475c4:	mov	r0, r7
   475c8:	mov	r1, #0
   475cc:	mov	r9, #0
   475d0:	str	r7, [sp, #4]
   475d4:	str	sl, [r4]
   475d8:	bl	1119c <memset@plt>
   475dc:	ldr	r2, [r4, #8]
   475e0:	movw	r5, #47732	; 0xba74
   475e4:	str	r9, [r4, #8]
   475e8:	movt	r5, #8
   475ec:	cmp	r2, #0
   475f0:	beq	4765c <fputs@plt+0x36274>
   475f4:	ldr	r0, [r2, #12]
   475f8:	ldrb	r3, [r0]
   475fc:	cmp	r3, #0
   47600:	beq	47630 <fputs@plt+0x36248>
   47604:	ldr	r7, [sp, #4]
   47608:	add	r1, r0, #1
   4760c:	mov	r0, #0
   47610:	uxtb	r3, r3
   47614:	eor	r0, r0, r0, lsl #3
   47618:	ldrb	r3, [r5, r3]
   4761c:	eor	r0, r0, r3
   47620:	ldrb	r3, [r1], #1
   47624:	cmp	r3, #0
   47628:	bne	47610 <fputs@plt+0x36228>
   4762c:	b	47638 <fputs@plt+0x36250>
   47630:	ldr	r7, [sp, #4]
   47634:	mov	r0, #0
   47638:	udiv	r1, r0, sl
   4763c:	ldr	r8, [r2]
   47640:	mls	r0, r1, sl, r0
   47644:	add	r1, r7, r0, lsl #3
   47648:	mov	r0, r4
   4764c:	bl	47744 <fputs@plt+0x3635c>
   47650:	cmp	r8, #0
   47654:	mov	r2, r8
   47658:	bne	475f4 <fputs@plt+0x3620c>
   4765c:	ldrb	r0, [r6]
   47660:	cmp	r0, #0
   47664:	beq	4768c <fputs@plt+0x362a4>
   47668:	add	r1, r6, #1
   4766c:	mov	r9, #0
   47670:	uxtb	r0, r0
   47674:	eor	r2, r9, r9, lsl #3
   47678:	ldrb	r0, [r5, r0]
   4767c:	eor	r9, r2, r0
   47680:	ldrb	r0, [r1], #1
   47684:	cmp	r0, #0
   47688:	bne	47670 <fputs@plt+0x36288>
   4768c:	ldr	r0, [r4]
   47690:	ldr	r5, [sp]
   47694:	udiv	r1, r9, r0
   47698:	mls	r0, r1, r0, r9
   4769c:	str	r0, [sp, #8]
   476a0:	ldr	r1, [r4, #12]
   476a4:	ldr	r0, [sp, #8]
   476a8:	mov	r2, r5
   476ac:	cmp	r1, #0
   476b0:	addne	r1, r1, r0, lsl #3
   476b4:	mov	r0, r4
   476b8:	bl	47744 <fputs@plt+0x3635c>
   476bc:	mov	r5, #0
   476c0:	b	47738 <fputs@plt+0x36350>
   476c4:	ldr	r1, [sp, #8]
   476c8:	ldm	r0, {r2, r3}
   476cc:	cmp	r3, #0
   476d0:	beq	476e8 <fputs@plt+0x36300>
   476d4:	str	r2, [r3]
   476d8:	ldr	r2, [r0]
   476dc:	b	476ec <fputs@plt+0x36304>
   476e0:	mov	r5, r7
   476e4:	b	47738 <fputs@plt+0x36350>
   476e8:	str	r2, [r4, #8]
   476ec:	cmp	r2, #0
   476f0:	strne	r3, [r2, #4]
   476f4:	ldr	r3, [r4, #12]
   476f8:	cmp	r3, #0
   476fc:	beq	4771c <fputs@plt+0x36334>
   47700:	add	r7, r3, r1, lsl #3
   47704:	ldr	r6, [r7, #4]!
   47708:	cmp	r6, r0
   4770c:	streq	r2, [r7]
   47710:	ldr	r2, [r3, r1, lsl #3]
   47714:	sub	r2, r2, #1
   47718:	str	r2, [r3, r1, lsl #3]
   4771c:	bl	144bc <fputs@plt+0x30d4>
   47720:	ldr	r0, [r4, #4]
   47724:	subs	r0, r0, #1
   47728:	str	r0, [r4, #4]
   4772c:	bne	47738 <fputs@plt+0x36350>
   47730:	mov	r0, r4
   47734:	bl	41404 <fputs@plt+0x3001c>
   47738:	mov	r0, r5
   4773c:	sub	sp, fp, #28
   47740:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   47744:	cmp	r1, #0
   47748:	beq	477a0 <fputs@plt+0x363b8>
   4774c:	ldr	r3, [r1]
   47750:	cmp	r3, #0
   47754:	beq	47794 <fputs@plt+0x363ac>
   47758:	ldr	ip, [r1, #4]
   4775c:	add	r3, r3, #1
   47760:	str	r3, [r1]
   47764:	str	r2, [r1, #4]
   47768:	cmp	ip, #0
   4776c:	beq	477a0 <fputs@plt+0x363b8>
   47770:	str	ip, [r2]
   47774:	ldr	r1, [ip, #4]!
   47778:	str	r1, [r2, #4]
   4777c:	ldr	r1, [ip]
   47780:	cmp	r1, #0
   47784:	addeq	r1, r0, #8
   47788:	mov	r0, ip
   4778c:	str	r2, [r1]
   47790:	b	477b8 <fputs@plt+0x363d0>
   47794:	mov	r3, #1
   47798:	str	r3, [r1]
   4779c:	str	r2, [r1, #4]
   477a0:	ldr	r1, [r0, #8]!
   477a4:	cmp	r1, #0
   477a8:	str	r1, [r2]
   477ac:	strne	r2, [r1, #4]
   477b0:	mov	r1, #0
   477b4:	str	r1, [r2, #4]
   477b8:	str	r2, [r0]
   477bc:	bx	lr
   477c0:	push	{r4, r5, fp, lr}
   477c4:	add	fp, sp, #8
   477c8:	mov	r4, r1
   477cc:	ldr	r1, [r1, #36]	; 0x24
   477d0:	mov	r5, r0
   477d4:	bl	47818 <fputs@plt+0x36430>
   477d8:	ldr	r1, [r4, #40]	; 0x28
   477dc:	mov	r0, r5
   477e0:	bl	478b8 <fputs@plt+0x364d0>
   477e4:	ldr	r1, [r4, #16]
   477e8:	mov	r0, r5
   477ec:	bl	13dc4 <fputs@plt+0x29dc>
   477f0:	ldrb	r0, [r4, #55]	; 0x37
   477f4:	tst	r0, #16
   477f8:	beq	47808 <fputs@plt+0x36420>
   477fc:	ldr	r1, [r4, #32]
   47800:	mov	r0, r5
   47804:	bl	13dc4 <fputs@plt+0x29dc>
   47808:	mov	r0, r5
   4780c:	mov	r1, r4
   47810:	pop	{r4, r5, fp, lr}
   47814:	b	13dc4 <fputs@plt+0x29dc>
   47818:	push	{r4, r5, fp, lr}
   4781c:	add	fp, sp, #8
   47820:	cmp	r1, #0
   47824:	popeq	{r4, r5, fp, pc}
   47828:	mov	r5, r0
   4782c:	ldrb	r0, [r1, #5]
   47830:	mov	r4, r1
   47834:	tst	r0, #64	; 0x40
   47838:	bne	47898 <fputs@plt+0x364b0>
   4783c:	ldr	r1, [r4, #12]
   47840:	mov	r0, r5
   47844:	bl	47818 <fputs@plt+0x36430>
   47848:	ldr	r1, [r4, #16]
   4784c:	mov	r0, r5
   47850:	bl	47818 <fputs@plt+0x36430>
   47854:	ldr	r0, [r4, #4]
   47858:	tst	r0, #65536	; 0x10000
   4785c:	beq	47870 <fputs@plt+0x36488>
   47860:	ldr	r1, [r4, #8]
   47864:	mov	r0, r5
   47868:	bl	13dc4 <fputs@plt+0x29dc>
   4786c:	ldr	r0, [r4, #4]
   47870:	tst	r0, #2048	; 0x800
   47874:	bne	47888 <fputs@plt+0x364a0>
   47878:	ldr	r1, [r4, #20]
   4787c:	mov	r0, r5
   47880:	bl	478b8 <fputs@plt+0x364d0>
   47884:	b	47898 <fputs@plt+0x364b0>
   47888:	ldr	r1, [r4, #20]
   4788c:	mov	r0, r5
   47890:	mov	r2, #1
   47894:	bl	47938 <fputs@plt+0x36550>
   47898:	ldrb	r0, [r4, #5]
   4789c:	tst	r0, #128	; 0x80
   478a0:	bne	478b4 <fputs@plt+0x364cc>
   478a4:	mov	r0, r5
   478a8:	mov	r1, r4
   478ac:	pop	{r4, r5, fp, lr}
   478b0:	b	13dc4 <fputs@plt+0x29dc>
   478b4:	pop	{r4, r5, fp, pc}
   478b8:	cmp	r1, #0
   478bc:	bxeq	lr
   478c0:	push	{r4, r5, r6, r7, fp, lr}
   478c4:	add	fp, sp, #16
   478c8:	mov	r5, r0
   478cc:	ldm	r1, {r0, r6}
   478d0:	mov	r4, r1
   478d4:	cmp	r0, #1
   478d8:	blt	4791c <fputs@plt+0x36534>
   478dc:	mov	r7, #0
   478e0:	ldr	r1, [r6]
   478e4:	mov	r0, r5
   478e8:	bl	47818 <fputs@plt+0x36430>
   478ec:	ldr	r1, [r6, #4]
   478f0:	mov	r0, r5
   478f4:	bl	13dc4 <fputs@plt+0x29dc>
   478f8:	ldr	r1, [r6, #8]
   478fc:	mov	r0, r5
   47900:	bl	13dc4 <fputs@plt+0x29dc>
   47904:	ldr	r0, [r4]
   47908:	add	r7, r7, #1
   4790c:	add	r6, r6, #20
   47910:	cmp	r7, r0
   47914:	blt	478e0 <fputs@plt+0x364f8>
   47918:	ldr	r6, [r4, #4]
   4791c:	mov	r0, r5
   47920:	mov	r1, r6
   47924:	bl	13dc4 <fputs@plt+0x29dc>
   47928:	mov	r0, r5
   4792c:	mov	r1, r4
   47930:	pop	{r4, r5, r6, r7, fp, lr}
   47934:	b	13dc4 <fputs@plt+0x29dc>
   47938:	push	{r4, r5, r6, r7, fp, lr}
   4793c:	add	fp, sp, #16
   47940:	cmp	r1, #0
   47944:	beq	479e8 <fputs@plt+0x36600>
   47948:	mov	r4, r0
   4794c:	clz	r0, r2
   47950:	mov	r5, r1
   47954:	lsr	r6, r0, #5
   47958:	ldr	r1, [r5]
   4795c:	ldr	r7, [r5, #48]	; 0x30
   47960:	mov	r0, r4
   47964:	bl	478b8 <fputs@plt+0x364d0>
   47968:	ldr	r1, [r5, #28]
   4796c:	mov	r0, r4
   47970:	bl	479ec <fputs@plt+0x36604>
   47974:	ldr	r1, [r5, #32]
   47978:	mov	r0, r4
   4797c:	bl	47818 <fputs@plt+0x36430>
   47980:	ldr	r1, [r5, #36]	; 0x24
   47984:	mov	r0, r4
   47988:	bl	478b8 <fputs@plt+0x364d0>
   4798c:	ldr	r1, [r5, #40]	; 0x28
   47990:	mov	r0, r4
   47994:	bl	47818 <fputs@plt+0x36430>
   47998:	ldr	r1, [r5, #44]	; 0x2c
   4799c:	mov	r0, r4
   479a0:	bl	478b8 <fputs@plt+0x364d0>
   479a4:	ldr	r1, [r5, #56]	; 0x38
   479a8:	mov	r0, r4
   479ac:	bl	47818 <fputs@plt+0x36430>
   479b0:	ldr	r1, [r5, #60]	; 0x3c
   479b4:	mov	r0, r4
   479b8:	bl	47818 <fputs@plt+0x36430>
   479bc:	ldr	r1, [r5, #64]	; 0x40
   479c0:	mov	r0, r4
   479c4:	bl	47ac4 <fputs@plt+0x366dc>
   479c8:	tst	r6, #1
   479cc:	moveq	r0, r4
   479d0:	moveq	r1, r5
   479d4:	bleq	13dc4 <fputs@plt+0x29dc>
   479d8:	mov	r6, #0
   479dc:	cmp	r7, #0
   479e0:	mov	r5, r7
   479e4:	bne	47958 <fputs@plt+0x36570>
   479e8:	pop	{r4, r5, r6, r7, fp, pc}
   479ec:	cmp	r1, #0
   479f0:	bxeq	lr
   479f4:	push	{r4, r5, r6, r7, fp, lr}
   479f8:	add	fp, sp, #16
   479fc:	mov	r5, r0
   47a00:	ldr	r0, [r1]
   47a04:	mov	r4, r1
   47a08:	cmp	r0, #1
   47a0c:	blt	47ab4 <fputs@plt+0x366cc>
   47a10:	add	r6, r4, #72	; 0x48
   47a14:	mov	r7, #0
   47a18:	ldr	r1, [r6, #-60]	; 0xffffffc4
   47a1c:	mov	r0, r5
   47a20:	bl	13dc4 <fputs@plt+0x29dc>
   47a24:	ldr	r1, [r6, #-56]	; 0xffffffc8
   47a28:	mov	r0, r5
   47a2c:	bl	13dc4 <fputs@plt+0x29dc>
   47a30:	ldr	r1, [r6, #-52]	; 0xffffffcc
   47a34:	mov	r0, r5
   47a38:	bl	13dc4 <fputs@plt+0x29dc>
   47a3c:	ldrb	r0, [r6, #-27]	; 0xffffffe5
   47a40:	tst	r0, #2
   47a44:	beq	47a58 <fputs@plt+0x36670>
   47a48:	ldr	r1, [r6]
   47a4c:	mov	r0, r5
   47a50:	bl	13dc4 <fputs@plt+0x29dc>
   47a54:	ldrb	r0, [r6, #-27]	; 0xffffffe5
   47a58:	tst	r0, #4
   47a5c:	beq	47a6c <fputs@plt+0x36684>
   47a60:	ldr	r1, [r6]
   47a64:	mov	r0, r5
   47a68:	bl	478b8 <fputs@plt+0x364d0>
   47a6c:	ldr	r1, [r6, #-48]	; 0xffffffd0
   47a70:	mov	r0, r5
   47a74:	bl	13b64 <fputs@plt+0x277c>
   47a78:	ldr	r1, [r6, #-44]	; 0xffffffd4
   47a7c:	mov	r0, r5
   47a80:	mov	r2, #1
   47a84:	bl	47938 <fputs@plt+0x36550>
   47a88:	ldr	r1, [r6, #-16]
   47a8c:	mov	r0, r5
   47a90:	bl	47818 <fputs@plt+0x36430>
   47a94:	ldr	r1, [r6, #-12]
   47a98:	mov	r0, r5
   47a9c:	bl	47b38 <fputs@plt+0x36750>
   47aa0:	ldr	r0, [r4]
   47aa4:	add	r7, r7, #1
   47aa8:	add	r6, r6, #72	; 0x48
   47aac:	cmp	r7, r0
   47ab0:	blt	47a18 <fputs@plt+0x36630>
   47ab4:	mov	r0, r5
   47ab8:	mov	r1, r4
   47abc:	pop	{r4, r5, r6, r7, fp, lr}
   47ac0:	b	13dc4 <fputs@plt+0x29dc>
   47ac4:	cmp	r1, #0
   47ac8:	bxeq	lr
   47acc:	push	{r4, r5, r6, r7, fp, lr}
   47ad0:	add	fp, sp, #16
   47ad4:	mov	r5, r0
   47ad8:	ldr	r0, [r1]
   47adc:	mov	r4, r1
   47ae0:	cmp	r0, #1
   47ae4:	blt	47b28 <fputs@plt+0x36740>
   47ae8:	mov	r6, #0
   47aec:	add	r7, r4, r6, lsl #4
   47af0:	mov	r0, r5
   47af4:	ldr	r1, [r7, #12]
   47af8:	bl	478b8 <fputs@plt+0x364d0>
   47afc:	ldr	r1, [r7, #16]
   47b00:	mov	r0, r5
   47b04:	mov	r2, #1
   47b08:	bl	47938 <fputs@plt+0x36550>
   47b0c:	ldr	r1, [r7, #8]
   47b10:	mov	r0, r5
   47b14:	bl	13dc4 <fputs@plt+0x29dc>
   47b18:	ldr	r0, [r4]
   47b1c:	add	r6, r6, #1
   47b20:	cmp	r6, r0
   47b24:	blt	47aec <fputs@plt+0x36704>
   47b28:	mov	r0, r5
   47b2c:	mov	r1, r4
   47b30:	pop	{r4, r5, r6, r7, fp, lr}
   47b34:	b	13dc4 <fputs@plt+0x29dc>
   47b38:	cmp	r1, #0
   47b3c:	bxeq	lr
   47b40:	push	{r4, r5, r6, sl, fp, lr}
   47b44:	add	fp, sp, #16
   47b48:	mov	r4, r1
   47b4c:	mov	r5, r0
   47b50:	ldr	r1, [r1]
   47b54:	ldr	r0, [r4, #4]
   47b58:	cmp	r0, #1
   47b5c:	blt	47b84 <fputs@plt+0x3679c>
   47b60:	mov	r6, #0
   47b64:	ldr	r1, [r1, r6, lsl #3]
   47b68:	mov	r0, r5
   47b6c:	bl	13dc4 <fputs@plt+0x29dc>
   47b70:	ldr	r0, [r4, #4]
   47b74:	ldr	r1, [r4]
   47b78:	add	r6, r6, #1
   47b7c:	cmp	r6, r0
   47b80:	blt	47b64 <fputs@plt+0x3677c>
   47b84:	mov	r0, r5
   47b88:	bl	13dc4 <fputs@plt+0x29dc>
   47b8c:	mov	r0, r5
   47b90:	mov	r1, r4
   47b94:	pop	{r4, r5, r6, sl, fp, lr}
   47b98:	b	13dc4 <fputs@plt+0x29dc>
   47b9c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   47ba0:	add	fp, sp, #28
   47ba4:	sub	sp, sp, #28
   47ba8:	cmp	r3, #1
   47bac:	str	r2, [sp, #8]
   47bb0:	str	r3, [sp, #12]
   47bb4:	blt	47dc0 <fputs@plt+0x369d8>
   47bb8:	ldr	r7, [sp, #12]
   47bbc:	ldr	r8, [sp, #8]
   47bc0:	mov	r9, r1
   47bc4:	mov	r5, r0
   47bc8:	str	r1, [sp, #16]
   47bcc:	ldr	r0, [r5, #16]
   47bd0:	cmp	r0, #0
   47bd4:	beq	47dc0 <fputs@plt+0x369d8>
   47bd8:	cmp	r8, #0
   47bdc:	ble	47d88 <fputs@plt+0x369a0>
   47be0:	mov	r0, r5
   47be4:	mov	r1, r8
   47be8:	bl	487f8 <fputs@plt+0x37410>
   47bec:	cmp	r0, #0
   47bf0:	bne	47dc0 <fputs@plt+0x369d8>
   47bf4:	ldr	r0, [r5, #4]
   47bf8:	mov	r1, r8
   47bfc:	add	r2, sp, #24
   47c00:	mov	r3, #0
   47c04:	bl	182f8 <fputs@plt+0x6f10>
   47c08:	cmp	r0, #0
   47c0c:	bne	47dac <fputs@plt+0x369c4>
   47c10:	ldr	sl, [sp, #24]
   47c14:	sub	r4, r7, #1
   47c18:	cmp	r9, #0
   47c1c:	ldr	r6, [sl, #4]
   47c20:	beq	47c94 <fputs@plt+0x368ac>
   47c24:	ldr	r0, [r6, #4]
   47c28:	str	r4, [sp, #20]
   47c2c:	rev	r9, r0
   47c30:	ldr	r0, [r5]
   47c34:	ldrb	r1, [r0, #17]
   47c38:	cmp	r1, #0
   47c3c:	beq	47c58 <fputs@plt+0x36870>
   47c40:	mov	r0, r5
   47c44:	mov	r1, r8
   47c48:	mov	r2, #2
   47c4c:	mov	r3, #0
   47c50:	bl	47dc8 <fputs@plt+0x369e0>
   47c54:	ldr	r0, [r5]
   47c58:	ldr	r1, [r0, #36]	; 0x24
   47c5c:	asr	r2, r1, #31
   47c60:	add	r1, r1, r2, lsr #30
   47c64:	mvn	r2, #1
   47c68:	add	r1, r2, r1, asr #2
   47c6c:	cmp	r9, r1
   47c70:	ble	47ccc <fputs@plt+0x368e4>
   47c74:	movw	r1, #154	; 0x9a
   47c78:	mov	r0, r5
   47c7c:	mov	r2, r8
   47c80:	movt	r1, #9
   47c84:	bl	4871c <fputs@plt+0x37334>
   47c88:	ldr	r9, [sp, #16]
   47c8c:	sub	r7, r7, #2
   47c90:	b	47d3c <fputs@plt+0x36954>
   47c94:	cmp	r4, #1
   47c98:	blt	47cc4 <fputs@plt+0x368dc>
   47c9c:	ldr	r0, [r5]
   47ca0:	ldrb	r0, [r0, #17]
   47ca4:	cmp	r0, #0
   47ca8:	beq	47cc4 <fputs@plt+0x368dc>
   47cac:	ldr	r0, [r6]
   47cb0:	mov	r2, #4
   47cb4:	mov	r3, r8
   47cb8:	rev	r1, r0
   47cbc:	mov	r0, r5
   47cc0:	bl	47dc8 <fputs@plt+0x369e0>
   47cc4:	mov	r7, r4
   47cc8:	b	47d3c <fputs@plt+0x36954>
   47ccc:	mov	r8, r6
   47cd0:	cmp	r9, #1
   47cd4:	blt	47d2c <fputs@plt+0x36944>
   47cd8:	sub	r6, r9, #1
   47cdc:	add	r7, r8, #8
   47ce0:	ldrb	r0, [r0, #17]
   47ce4:	ldr	r1, [r7]
   47ce8:	rev	r4, r1
   47cec:	cmp	r0, #0
   47cf0:	beq	47d08 <fputs@plt+0x36920>
   47cf4:	mov	r0, r5
   47cf8:	mov	r1, r4
   47cfc:	mov	r2, #2
   47d00:	mov	r3, #0
   47d04:	bl	47dc8 <fputs@plt+0x369e0>
   47d08:	mov	r0, r5
   47d0c:	mov	r1, r4
   47d10:	bl	487f8 <fputs@plt+0x37410>
   47d14:	cmp	r6, #0
   47d18:	beq	47d2c <fputs@plt+0x36944>
   47d1c:	ldr	r0, [r5]
   47d20:	sub	r6, r6, #1
   47d24:	add	r7, r7, #4
   47d28:	b	47ce0 <fputs@plt+0x368f8>
   47d2c:	ldr	r0, [sp, #20]
   47d30:	mov	r6, r8
   47d34:	sub	r7, r0, r9
   47d38:	ldr	r9, [sp, #16]
   47d3c:	ldr	r6, [r6]
   47d40:	cmp	sl, #0
   47d44:	movne	r0, sl
   47d48:	blne	2de80 <fputs@plt+0x1ca98>
   47d4c:	rev	r8, r6
   47d50:	cmp	r9, #0
   47d54:	beq	47d7c <fputs@plt+0x36994>
   47d58:	cmp	r8, #0
   47d5c:	mov	r0, r8
   47d60:	movwne	r0, #1
   47d64:	cmp	r7, r0
   47d68:	bge	47d7c <fputs@plt+0x36994>
   47d6c:	movw	r1, #193	; 0xc1
   47d70:	mov	r0, r5
   47d74:	movt	r1, #9
   47d78:	bl	4871c <fputs@plt+0x37334>
   47d7c:	cmp	r7, #0
   47d80:	bgt	47bcc <fputs@plt+0x367e4>
   47d84:	b	47dc0 <fputs@plt+0x369d8>
   47d88:	ldr	r0, [sp, #8]
   47d8c:	ldr	r3, [sp, #12]
   47d90:	movw	r1, #75	; 0x4b
   47d94:	mov	r2, r7
   47d98:	movt	r1, #9
   47d9c:	str	r0, [sp]
   47da0:	mov	r0, r5
   47da4:	bl	4871c <fputs@plt+0x37334>
   47da8:	b	47dc0 <fputs@plt+0x369d8>
   47dac:	movw	r1, #132	; 0x84
   47db0:	mov	r0, r5
   47db4:	mov	r2, r8
   47db8:	movt	r1, #9
   47dbc:	bl	4871c <fputs@plt+0x37334>
   47dc0:	sub	sp, fp, #28
   47dc4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   47dc8:	push	{r4, r5, r6, r7, fp, lr}
   47dcc:	add	fp, sp, #16
   47dd0:	sub	sp, sp, #24
   47dd4:	mov	r5, r0
   47dd8:	ldr	r0, [r0]
   47ddc:	mov	r7, r3
   47de0:	mov	r6, r2
   47de4:	sub	r2, fp, #17
   47de8:	add	r3, sp, #16
   47dec:	mov	r4, r1
   47df0:	bl	30540 <fputs@plt+0x1f158>
   47df4:	cmp	r0, #0
   47df8:	beq	47e30 <fputs@plt+0x36a48>
   47dfc:	movw	r1, #3082	; 0xc0a
   47e00:	cmp	r0, r1
   47e04:	cmpne	r0, #7
   47e08:	bne	47e14 <fputs@plt+0x36a2c>
   47e0c:	mov	r0, #1
   47e10:	str	r0, [r5, #24]
   47e14:	movw	r1, #280	; 0x118
   47e18:	mov	r0, r5
   47e1c:	mov	r2, r4
   47e20:	movt	r1, #9
   47e24:	bl	4871c <fputs@plt+0x37334>
   47e28:	sub	sp, fp, #16
   47e2c:	pop	{r4, r5, r6, r7, fp, pc}
   47e30:	ldrb	r1, [fp, #-17]	; 0xffffffef
   47e34:	ldr	r0, [sp, #16]
   47e38:	cmp	r1, r6
   47e3c:	cmpeq	r0, r7
   47e40:	beq	47e28 <fputs@plt+0x36a40>
   47e44:	str	r1, [sp, #4]
   47e48:	movw	r1, #309	; 0x135
   47e4c:	str	r0, [sp, #8]
   47e50:	mov	r0, r5
   47e54:	mov	r2, r4
   47e58:	mov	r3, r6
   47e5c:	str	r7, [sp]
   47e60:	movt	r1, #9
   47e64:	bl	4871c <fputs@plt+0x37334>
   47e68:	b	47e28 <fputs@plt+0x36a40>
   47e6c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   47e70:	add	fp, sp, #28
   47e74:	sub	sp, sp, #148	; 0x94
   47e78:	mov	r5, r1
   47e7c:	ldr	r1, [fp, #12]
   47e80:	mov	r7, #0
   47e84:	cmp	r5, #0
   47e88:	str	r7, [fp, #-44]	; 0xffffffd4
   47e8c:	str	r1, [fp, #-36]	; 0xffffffdc
   47e90:	ldr	r1, [fp, #8]
   47e94:	str	r1, [fp, #-40]	; 0xffffffd8
   47e98:	beq	47f90 <fputs@plt+0x36ba8>
   47e9c:	ldr	r4, [r0]
   47ea0:	ldr	r1, [r0, #28]
   47ea4:	ldr	r6, [r0, #32]
   47ea8:	ldr	sl, [r0, #36]	; 0x24
   47eac:	str	r2, [fp, #-84]	; 0xffffffac
   47eb0:	mov	r8, r0
   47eb4:	ldr	r9, [r4, #36]	; 0x24
   47eb8:	str	r1, [fp, #-80]	; 0xffffffb0
   47ebc:	mov	r1, r5
   47ec0:	bl	487f8 <fputs@plt+0x37410>
   47ec4:	cmp	r0, #0
   47ec8:	bne	47f90 <fputs@plt+0x36ba8>
   47ecc:	movw	r0, #363	; 0x16b
   47ed0:	sub	r2, fp, #44	; 0x2c
   47ed4:	mov	r1, r5
   47ed8:	mov	r3, #0
   47edc:	str	r9, [sp, #68]	; 0x44
   47ee0:	str	r6, [sp, #84]	; 0x54
   47ee4:	mov	r9, #0
   47ee8:	movt	r0, #9
   47eec:	str	r0, [r8, #28]
   47ef0:	mov	r0, r4
   47ef4:	str	r5, [r8, #32]
   47ef8:	bl	2ed18 <fputs@plt+0x1d930>
   47efc:	cmp	r0, #0
   47f00:	str	r8, [fp, #-76]	; 0xffffffb4
   47f04:	beq	47f24 <fputs@plt+0x36b3c>
   47f08:	movw	r1, #373	; 0x175
   47f0c:	mov	r2, r0
   47f10:	mov	r0, r8
   47f14:	movt	r1, #9
   47f18:	bl	4871c <fputs@plt+0x37334>
   47f1c:	ldr	r8, [fp, #-44]	; 0xffffffd4
   47f20:	b	47f58 <fputs@plt+0x36b70>
   47f24:	ldr	r8, [fp, #-44]	; 0xffffffd4
   47f28:	str	r5, [sp, #64]	; 0x40
   47f2c:	ldrb	r6, [r8]
   47f30:	mov	r0, r8
   47f34:	strb	r9, [r8]
   47f38:	bl	2a6e4 <fputs@plt+0x192fc>
   47f3c:	cmp	r0, #0
   47f40:	beq	47f9c <fputs@plt+0x36bb4>
   47f44:	mov	r2, r0
   47f48:	ldr	r0, [fp, #-76]	; 0xffffffb4
   47f4c:	movw	r1, #411	; 0x19b
   47f50:	movt	r1, #9
   47f54:	bl	4871c <fputs@plt+0x37334>
   47f58:	mvn	r6, #0
   47f5c:	ldr	r7, [sp, #84]	; 0x54
   47f60:	ldr	r5, [fp, #-80]	; 0xffffffb0
   47f64:	mov	ip, sl
   47f68:	cmp	r8, #0
   47f6c:	beq	47f80 <fputs@plt+0x36b98>
   47f70:	ldr	r0, [r8, #72]	; 0x48
   47f74:	mov	r4, ip
   47f78:	bl	2de80 <fputs@plt+0x1ca98>
   47f7c:	mov	ip, r4
   47f80:	ldr	r0, [fp, #-76]	; 0xffffffb4
   47f84:	add	r0, r0, #28
   47f88:	stm	r0, {r5, r7, ip}
   47f8c:	add	r7, r6, #1
   47f90:	mov	r0, r7
   47f94:	sub	sp, fp, #28
   47f98:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   47f9c:	str	sl, [sp, #72]	; 0x48
   47fa0:	ldr	sl, [fp, #-76]	; 0xffffffb4
   47fa4:	movw	r1, #449	; 0x1c1
   47fa8:	ldr	r2, [r8, #56]	; 0x38
   47fac:	ldrb	r0, [r8, #5]
   47fb0:	str	r8, [sp, #52]	; 0x34
   47fb4:	str	r4, [sp, #32]
   47fb8:	str	r6, [sp, #12]
   47fbc:	movt	r1, #9
   47fc0:	str	r1, [sl, #28]
   47fc4:	add	r5, r0, r2
   47fc8:	str	r2, [sp, #88]	; 0x58
   47fcc:	ldrb	r1, [r8, #4]
   47fd0:	ldrb	r2, [r5, #4]
   47fd4:	ldrb	r3, [r5, #5]
   47fd8:	ldrb	r7, [r5, #6]
   47fdc:	str	r5, [sp, #20]
   47fe0:	sub	r8, r0, r1, lsl #2
   47fe4:	ldrb	r0, [r5, #3]
   47fe8:	cmp	r1, #0
   47fec:	orr	r0, r2, r0, lsl #8
   47ff0:	str	r0, [sp, #28]
   47ff4:	orr	r0, r7, r3, lsl #8
   47ff8:	mov	r3, #1
   47ffc:	sub	r7, r0, #1
   48000:	beq	48024 <fputs@plt+0x36c3c>
   48004:	ldr	r9, [sl, #68]	; 0x44
   48008:	mov	r0, #0
   4800c:	mov	r5, sl
   48010:	str	r0, [r9]
   48014:	mvn	r0, #0
   48018:	str	r0, [sp, #36]	; 0x24
   4801c:	mov	r0, #1
   48020:	b	4808c <fputs@plt+0x36ca4>
   48024:	ldr	r0, [r5, #8]
   48028:	rev	r5, r0
   4802c:	ldrb	r0, [r4, #17]
   48030:	cmp	r0, #0
   48034:	beq	48058 <fputs@plt+0x36c70>
   48038:	movw	r0, #475	; 0x1db
   4803c:	ldr	r3, [sp, #64]	; 0x40
   48040:	mov	r1, r5
   48044:	mov	r2, #5
   48048:	movt	r0, #9
   4804c:	str	r0, [sl, #28]
   48050:	mov	r0, sl
   48054:	bl	47dc8 <fputs@plt+0x369e0>
   48058:	ldr	r0, [fp, #8]
   4805c:	sub	r2, fp, #40	; 0x28
   48060:	mov	r1, r5
   48064:	str	r0, [sp]
   48068:	ldr	r0, [fp, #12]
   4806c:	str	r0, [sp, #4]
   48070:	mov	r0, sl
   48074:	bl	47e6c <fputs@plt+0x36a84>
   48078:	str	r0, [sp, #36]	; 0x24
   4807c:	mov	r0, #0
   48080:	mov	r9, #0
   48084:	mov	r5, sl
   48088:	mov	r3, #1
   4808c:	str	r0, [sp, #40]	; 0x28
   48090:	ldr	r1, [sp, #28]
   48094:	add	r0, r8, #12
   48098:	ldr	r8, [sp, #52]	; 0x34
   4809c:	ldr	r6, [sp, #68]	; 0x44
   480a0:	ldr	sl, [sp, #88]	; 0x58
   480a4:	uxth	lr, r7
   480a8:	str	r0, [sp, #44]	; 0x2c
   480ac:	str	lr, [sp, #76]	; 0x4c
   480b0:	sub	r2, r1, #1
   480b4:	cmp	r1, #0
   480b8:	str	r2, [sp, #8]
   480bc:	beq	48404 <fputs@plt+0x3701c>
   480c0:	add	r0, r0, r2, lsl #1
   480c4:	ldr	ip, [sp, #72]	; 0x48
   480c8:	uxtah	r1, r3, r7
   480cc:	mov	r3, #1
   480d0:	add	r7, sl, r0
   480d4:	sub	r0, r6, #5
   480d8:	str	r1, [sp, #48]	; 0x30
   480dc:	str	r0, [sp, #24]
   480e0:	sub	r0, r6, #4
   480e4:	str	r0, [sp, #80]	; 0x50
   480e8:	mov	r0, r2
   480ec:	mov	r4, r0
   480f0:	ldr	r0, [r5, #16]
   480f4:	cmp	r0, #0
   480f8:	beq	483cc <fputs@plt+0x36fe4>
   480fc:	str	r4, [r5, #36]	; 0x24
   48100:	ldrb	r0, [r7]
   48104:	ldrb	r1, [r7, #1]
   48108:	orr	sl, r1, r0, lsl #8
   4810c:	cmp	sl, lr
   48110:	bls	4816c <fputs@plt+0x36d84>
   48114:	ldr	r0, [sp, #80]	; 0x50
   48118:	cmp	sl, r0
   4811c:	bhi	4816c <fputs@plt+0x36d84>
   48120:	ldr	r0, [sp, #88]	; 0x58
   48124:	str	r3, [sp, #60]	; 0x3c
   48128:	ldr	r3, [r8, #80]	; 0x50
   4812c:	sub	r2, fp, #72	; 0x48
   48130:	add	r1, r0, sl
   48134:	mov	r0, r8
   48138:	str	r1, [sp, #56]	; 0x38
   4813c:	blx	r3
   48140:	ldrh	r0, [fp, #-54]	; 0xffffffca
   48144:	add	r0, sl, r0
   48148:	cmp	r0, r6
   4814c:	bls	481a0 <fputs@plt+0x36db8>
   48150:	movw	r1, #533	; 0x215
   48154:	mov	r0, r5
   48158:	movt	r1, #9
   4815c:	bl	4871c <fputs@plt+0x37334>
   48160:	ldr	ip, [sp, #72]	; 0x48
   48164:	ldr	lr, [sp, #76]	; 0x4c
   48168:	b	48194 <fputs@plt+0x36dac>
   4816c:	ldr	r0, [sp, #80]	; 0x50
   48170:	ldr	r3, [sp, #48]	; 0x30
   48174:	movw	r1, #503	; 0x1f7
   48178:	mov	r2, sl
   4817c:	movt	r1, #9
   48180:	str	r0, [sp]
   48184:	mov	r0, r5
   48188:	bl	4871c <fputs@plt+0x37334>
   4818c:	ldr	lr, [sp, #76]	; 0x4c
   48190:	ldr	ip, [sp, #72]	; 0x48
   48194:	ldr	sl, [sp, #88]	; 0x58
   48198:	mov	r3, #0
   4819c:	b	483bc <fputs@plt+0x36fd4>
   481a0:	ldrb	r0, [r8, #2]
   481a4:	ldr	lr, [sp, #76]	; 0x4c
   481a8:	cmp	r0, #0
   481ac:	beq	48200 <fputs@plt+0x36e18>
   481b0:	ldr	r6, [sp, #40]	; 0x28
   481b4:	ldr	r1, [fp, #-40]	; 0xffffffd8
   481b8:	ldr	r0, [fp, #-36]	; 0xffffffdc
   481bc:	ldr	r2, [fp, #-72]	; 0xffffffb8
   481c0:	ldr	r3, [fp, #-68]	; 0xffffffbc
   481c4:	cmp	r6, #0
   481c8:	beq	483a0 <fputs@plt+0x36fb8>
   481cc:	subs	r1, r1, r2
   481d0:	sbcs	r0, r0, r3
   481d4:	bge	481f4 <fputs@plt+0x36e0c>
   481d8:	movw	r1, #557	; 0x22d
   481dc:	mov	r0, r5
   481e0:	movt	r1, #9
   481e4:	bl	4871c <fputs@plt+0x37334>
   481e8:	ldr	lr, [sp, #76]	; 0x4c
   481ec:	ldr	r2, [fp, #-72]	; 0xffffffb8
   481f0:	ldr	r3, [fp, #-68]	; 0xffffffbc
   481f4:	ldr	r6, [sp, #68]	; 0x44
   481f8:	str	r2, [fp, #-40]	; 0xffffffd8
   481fc:	str	r3, [fp, #-36]	; 0xffffffdc
   48200:	ldrh	r0, [fp, #-56]	; 0xffffffc8
   48204:	ldr	r1, [fp, #-60]	; 0xffffffc4
   48208:	cmp	r1, r0
   4820c:	bls	48280 <fputs@plt+0x36e98>
   48210:	ldr	r2, [sp, #24]
   48214:	add	r1, r2, r1
   48218:	sub	r0, r1, r0
   4821c:	ldr	r1, [sp, #80]	; 0x50
   48220:	udiv	r3, r0, r1
   48224:	ldrh	r0, [fp, #-54]	; 0xffffffca
   48228:	ldr	r1, [sp, #56]	; 0x38
   4822c:	add	r0, r0, r1
   48230:	ldr	r0, [r0, #-4]
   48234:	rev	r2, r0
   48238:	ldr	r0, [sp, #32]
   4823c:	ldrb	r0, [r0, #17]
   48240:	cmp	r0, #0
   48244:	beq	48270 <fputs@plt+0x36e88>
   48248:	mov	r6, r3
   4824c:	ldr	r3, [sp, #64]	; 0x40
   48250:	mov	r0, r5
   48254:	mov	r1, r2
   48258:	str	r2, [sp, #16]
   4825c:	mov	r2, #3
   48260:	bl	47dc8 <fputs@plt+0x369e0>
   48264:	mov	r3, r6
   48268:	ldr	r2, [sp, #16]
   4826c:	ldr	r6, [sp, #68]	; 0x44
   48270:	mov	r0, r5
   48274:	mov	r1, #0
   48278:	bl	47b9c <fputs@plt+0x367b4>
   4827c:	ldr	lr, [sp, #76]	; 0x4c
   48280:	ldrb	r0, [r8, #4]
   48284:	cmp	r0, #0
   48288:	beq	4831c <fputs@plt+0x36f34>
   4828c:	ldrh	r1, [fp, #-54]	; 0xffffffca
   48290:	ldr	r0, [r9]
   48294:	add	r1, sl, r1
   48298:	add	r0, r0, #1
   4829c:	sub	r1, r1, #1
   482a0:	str	r0, [r9]
   482a4:	orr	r2, r1, sl, lsl #16
   482a8:	mov	r1, #0
   482ac:	cmp	r1, r0, lsr #1
   482b0:	str	r2, [r9, r0, lsl #2]
   482b4:	beq	483b0 <fputs@plt+0x36fc8>
   482b8:	lsr	r1, r0, #1
   482bc:	mov	r3, r9
   482c0:	ldr	ip, [sp, #72]	; 0x48
   482c4:	ldr	sl, [sp, #88]	; 0x58
   482c8:	ldr	r6, [r3, r1, lsl #2]!
   482cc:	cmp	r6, r2
   482d0:	bls	48310 <fputs@plt+0x36f28>
   482d4:	str	r2, [r9, r1, lsl #2]
   482d8:	str	r6, [r9, r0, lsl #2]
   482dc:	mov	r0, #0
   482e0:	cmp	r0, r1, lsr #1
   482e4:	beq	48310 <fputs@plt+0x36f28>
   482e8:	lsr	r5, r1, #1
   482ec:	mov	r0, r9
   482f0:	ldr	r2, [r3]
   482f4:	ldr	r6, [r0, r5, lsl #2]!
   482f8:	mov	r3, r0
   482fc:	mov	r0, r1
   48300:	mov	r1, r5
   48304:	ldr	r5, [fp, #-76]	; 0xffffffb4
   48308:	cmp	r6, r2
   4830c:	bhi	482d4 <fputs@plt+0x36eec>
   48310:	ldr	r8, [sp, #52]	; 0x34
   48314:	ldr	r6, [sp, #68]	; 0x44
   48318:	b	483b8 <fputs@plt+0x36fd0>
   4831c:	ldr	r0, [sp, #32]
   48320:	ldr	r1, [sp, #56]	; 0x38
   48324:	ldrb	r0, [r0, #17]
   48328:	ldr	r1, [r1]
   4832c:	rev	sl, r1
   48330:	cmp	r0, #0
   48334:	beq	4834c <fputs@plt+0x36f64>
   48338:	ldr	r3, [sp, #64]	; 0x40
   4833c:	mov	r0, r5
   48340:	mov	r1, sl
   48344:	mov	r2, #5
   48348:	bl	47dc8 <fputs@plt+0x369e0>
   4834c:	ldr	r0, [fp, #-40]	; 0xffffffd8
   48350:	ldr	r1, [fp, #-36]	; 0xffffffdc
   48354:	sub	r2, fp, #40	; 0x28
   48358:	stm	sp, {r0, r1}
   4835c:	mov	r0, r5
   48360:	mov	r1, sl
   48364:	bl	47e6c <fputs@plt+0x36a84>
   48368:	mov	sl, r0
   4836c:	mov	r0, #0
   48370:	str	r0, [sp, #40]	; 0x28
   48374:	ldr	r0, [sp, #36]	; 0x24
   48378:	cmp	sl, r0
   4837c:	beq	48394 <fputs@plt+0x36fac>
   48380:	movw	r1, #581	; 0x245
   48384:	mov	r0, r5
   48388:	movt	r1, #9
   4838c:	bl	4871c <fputs@plt+0x37334>
   48390:	str	sl, [sp, #36]	; 0x24
   48394:	ldr	ip, [sp, #72]	; 0x48
   48398:	ldr	lr, [sp, #76]	; 0x4c
   4839c:	b	483b4 <fputs@plt+0x36fcc>
   483a0:	subs	r1, r2, r1
   483a4:	sbcs	r0, r3, r0
   483a8:	bge	481d8 <fputs@plt+0x36df0>
   483ac:	b	481f4 <fputs@plt+0x36e0c>
   483b0:	ldr	ip, [sp, #72]	; 0x48
   483b4:	ldr	sl, [sp, #88]	; 0x58
   483b8:	ldr	r3, [sp, #60]	; 0x3c
   483bc:	sub	r7, r7, #2
   483c0:	sub	r0, r4, #1
   483c4:	cmp	r4, #0
   483c8:	bgt	480ec <fputs@plt+0x36d04>
   483cc:	ldr	r0, [fp, #-40]	; 0xffffffd8
   483d0:	ldr	r1, [fp, #-36]	; 0xffffffdc
   483d4:	ldr	r2, [fp, #-84]	; 0xffffffac
   483d8:	cmp	r3, #0
   483dc:	strd	r0, [r2]
   483e0:	mov	r0, #0
   483e4:	str	r0, [r5, #28]
   483e8:	bne	48420 <fputs@plt+0x37038>
   483ec:	ldr	r0, [sp, #12]
   483f0:	ldr	r5, [fp, #-80]	; 0xffffffb0
   483f4:	ldr	r7, [sp, #84]	; 0x54
   483f8:	ldr	r6, [sp, #36]	; 0x24
   483fc:	strb	r0, [r8]
   48400:	b	47f70 <fputs@plt+0x36b88>
   48404:	ldr	r0, [fp, #-40]	; 0xffffffd8
   48408:	ldr	r1, [fp, #-36]	; 0xffffffdc
   4840c:	ldr	r2, [fp, #-84]	; 0xffffffac
   48410:	strd	r0, [r2]
   48414:	mov	r0, #0
   48418:	ldr	ip, [sp, #72]	; 0x48
   4841c:	str	r0, [r5, #28]
   48420:	ldr	r0, [r5, #16]
   48424:	cmp	r0, #1
   48428:	blt	48688 <fputs@plt+0x372a0>
   4842c:	ldrb	r0, [r8, #4]
   48430:	cmp	r0, #0
   48434:	bne	48500 <fputs@plt+0x37118>
   48438:	ldr	r0, [sp, #28]
   4843c:	ldr	r9, [r5, #68]	; 0x44
   48440:	mov	r4, #0
   48444:	cmp	r0, #0
   48448:	str	r4, [r9]
   4844c:	beq	48500 <fputs@plt+0x37118>
   48450:	ldr	r0, [sp, #44]	; 0x2c
   48454:	ldr	r1, [sp, #8]
   48458:	add	r0, r0, r1, lsl #1
   4845c:	mov	r6, r1
   48460:	mov	r1, sl
   48464:	ldrb	r0, [r1, r0]!
   48468:	ldrb	r1, [r1, #1]
   4846c:	orr	r7, r1, r0, lsl #8
   48470:	ldr	r0, [sp, #52]	; 0x34
   48474:	add	r1, sl, r7
   48478:	ldr	r2, [r0, #76]	; 0x4c
   4847c:	blx	r2
   48480:	ldr	r1, [r9]
   48484:	add	r0, r7, r0
   48488:	sub	r0, r0, #1
   4848c:	orr	r2, r0, r7, lsl #16
   48490:	add	r1, r1, #1
   48494:	cmp	r4, r1, lsr #1
   48498:	str	r1, [r9]
   4849c:	str	r2, [r9, r1, lsl #2]
   484a0:	beq	484ec <fputs@plt+0x37104>
   484a4:	lsr	r0, r1, #1
   484a8:	mov	r3, r9
   484ac:	ldr	r7, [r3, r0, lsl #2]!
   484b0:	cmp	r7, r2
   484b4:	bls	484ec <fputs@plt+0x37104>
   484b8:	cmp	r4, r0, lsr #1
   484bc:	str	r2, [r9, r0, lsl #2]
   484c0:	str	r7, [r9, r1, lsl #2]
   484c4:	beq	484ec <fputs@plt+0x37104>
   484c8:	lsr	r5, r0, #1
   484cc:	mov	r1, r9
   484d0:	ldr	r2, [r3]
   484d4:	ldr	r7, [r1, r5, lsl #2]!
   484d8:	mov	r3, r1
   484dc:	mov	r1, r0
   484e0:	mov	r0, r5
   484e4:	cmp	r7, r2
   484e8:	bhi	484b8 <fputs@plt+0x370d0>
   484ec:	ldr	r0, [sp, #44]	; 0x2c
   484f0:	sub	r1, r6, #1
   484f4:	cmp	r6, #0
   484f8:	bgt	48458 <fputs@plt+0x37070>
   484fc:	ldr	lr, [sp, #76]	; 0x4c
   48500:	ldr	r1, [sp, #20]
   48504:	ldrb	r0, [r1, #1]
   48508:	ldrb	r1, [r1, #2]
   4850c:	orr	r0, r1, r0, lsl #8
   48510:	cmp	r0, #0
   48514:	beq	485b0 <fputs@plt+0x371c8>
   48518:	mov	r1, #0
   4851c:	add	r2, r0, sl
   48520:	ldrb	r3, [r2, #2]
   48524:	ldrb	r7, [r2, #3]
   48528:	ldr	r2, [r9]
   4852c:	orr	r3, r7, r3, lsl #8
   48530:	add	r2, r2, #1
   48534:	cmp	r1, r2, lsr #1
   48538:	str	r2, [r9]
   4853c:	add	r3, r0, r3
   48540:	sub	r3, r3, #1
   48544:	orr	r7, r3, r0, lsl #16
   48548:	str	r7, [r9, r2, lsl #2]
   4854c:	beq	48598 <fputs@plt+0x371b0>
   48550:	lsr	r3, r2, #1
   48554:	mov	r6, r9
   48558:	ldr	r5, [r6, r3, lsl #2]!
   4855c:	cmp	r5, r7
   48560:	bls	48598 <fputs@plt+0x371b0>
   48564:	cmp	r1, r3, lsr #1
   48568:	str	r7, [r9, r3, lsl #2]
   4856c:	str	r5, [r9, r2, lsl #2]
   48570:	beq	48598 <fputs@plt+0x371b0>
   48574:	lsr	r4, r3, #1
   48578:	mov	r2, r9
   4857c:	ldr	r7, [r6]
   48580:	ldr	r5, [r2, r4, lsl #2]!
   48584:	mov	r6, r2
   48588:	mov	r2, r3
   4858c:	mov	r3, r4
   48590:	cmp	r5, r7
   48594:	bhi	48564 <fputs@plt+0x3717c>
   48598:	mov	r2, sl
   4859c:	ldrb	r0, [r2, r0]!
   485a0:	ldrb	r2, [r2, #1]
   485a4:	orr	r0, r2, r0, lsl #8
   485a8:	cmp	r0, #0
   485ac:	bne	4851c <fputs@plt+0x37134>
   485b0:	ldr	r1, [r9]
   485b4:	mov	sl, #0
   485b8:	cmp	r1, #0
   485bc:	beq	48694 <fputs@plt+0x372ac>
   485c0:	mvn	ip, #0
   485c4:	mov	r6, lr
   485c8:	ldr	r0, [r9, r1, lsl #2]
   485cc:	ldr	lr, [r9, #4]
   485d0:	str	r0, [r9, #4]
   485d4:	str	ip, [r9, r1, lsl #2]
   485d8:	ldr	r0, [r9]
   485dc:	sub	r1, r0, #1
   485e0:	cmp	r1, #2
   485e4:	str	r1, [r9]
   485e8:	bcc	48654 <fputs@plt+0x3726c>
   485ec:	ldr	r0, [r9, #8]
   485f0:	ldr	r3, [r9, #12]
   485f4:	ldr	r2, [r9, #4]
   485f8:	cmp	r0, r3
   485fc:	mov	r3, #2
   48600:	movwhi	r3, #3
   48604:	ldr	r7, [r9, r3, lsl #2]
   48608:	cmp	r2, r7
   4860c:	bcc	48654 <fputs@plt+0x3726c>
   48610:	mov	r5, #1
   48614:	str	r7, [r9, r5, lsl #2]
   48618:	str	r2, [r9, r3, lsl #2]
   4861c:	ldr	r1, [r9]
   48620:	cmp	r1, r3, lsl #1
   48624:	bcc	48654 <fputs@plt+0x3726c>
   48628:	mov	r0, r3
   4862c:	lsl	r3, r3, #1
   48630:	orr	r5, r3, #1
   48634:	ldr	r7, [r9, r3, lsl #2]
   48638:	ldr	r4, [r9, r5, lsl #2]
   4863c:	cmp	r7, r4
   48640:	movhi	r3, r5
   48644:	mov	r5, r0
   48648:	ldr	r7, [r9, r3, lsl #2]
   4864c:	cmp	r2, r7
   48650:	bcs	48614 <fputs@plt+0x3722c>
   48654:	uxth	r0, r6
   48658:	lsr	r2, lr, #16
   4865c:	cmp	r0, lr, lsr #16
   48660:	bcs	486a0 <fputs@plt+0x372b8>
   48664:	ldr	r4, [sp, #64]	; 0x40
   48668:	ldr	r5, [fp, #-76]	; 0xffffffb4
   4866c:	mvn	r0, r0
   48670:	cmp	r1, #0
   48674:	mov	r6, lr
   48678:	add	r0, sl, r0
   4867c:	add	sl, r0, r2
   48680:	bne	485c8 <fputs@plt+0x371e0>
   48684:	b	486cc <fputs@plt+0x372e4>
   48688:	ldr	r5, [fp, #-80]	; 0xffffffb0
   4868c:	ldr	r7, [sp, #84]	; 0x54
   48690:	b	48714 <fputs@plt+0x3732c>
   48694:	ldr	r4, [sp, #64]	; 0x40
   48698:	ldr	r5, [fp, #-76]	; 0xffffffb4
   4869c:	b	486cc <fputs@plt+0x372e4>
   486a0:	ldr	r5, [fp, #-76]	; 0xffffffb4
   486a4:	ldr	r4, [sp, #64]	; 0x40
   486a8:	movw	r1, #606	; 0x25e
   486ac:	movt	r1, #9
   486b0:	mov	r0, r5
   486b4:	mov	r3, r4
   486b8:	bl	4871c <fputs@plt+0x37334>
   486bc:	ldr	r0, [r9]
   486c0:	mov	lr, r6
   486c4:	cmp	r0, #0
   486c8:	bne	48704 <fputs@plt+0x3731c>
   486cc:	ldr	r1, [sp, #68]	; 0x44
   486d0:	mvn	r0, lr
   486d4:	movt	r0, #65535	; 0xffff
   486d8:	add	r0, r1, r0
   486dc:	add	r2, r0, sl
   486e0:	ldr	r0, [sp, #20]
   486e4:	ldrb	r3, [r0, #7]
   486e8:	cmp	r2, r3
   486ec:	beq	48704 <fputs@plt+0x3731c>
   486f0:	movw	r1, #643	; 0x283
   486f4:	mov	r0, r5
   486f8:	str	r4, [sp]
   486fc:	movt	r1, #9
   48700:	bl	4871c <fputs@plt+0x37334>
   48704:	ldr	r5, [fp, #-80]	; 0xffffffb0
   48708:	ldr	r7, [sp, #84]	; 0x54
   4870c:	ldr	ip, [sp, #72]	; 0x48
   48710:	ldr	r8, [sp, #52]	; 0x34
   48714:	ldr	r6, [sp, #36]	; 0x24
   48718:	b	47f68 <fputs@plt+0x36b80>
   4871c:	sub	sp, sp, #8
   48720:	push	{r4, r5, r6, sl, fp, lr}
   48724:	add	fp, sp, #16
   48728:	sub	sp, sp, #8
   4872c:	str	r2, [fp, #8]
   48730:	str	r3, [fp, #12]
   48734:	mov	r4, r0
   48738:	ldr	r0, [r0, #16]
   4873c:	cmp	r0, #0
   48740:	beq	487e8 <fputs@plt+0x37400>
   48744:	sub	r0, r0, #1
   48748:	mov	r5, r1
   4874c:	add	r6, r4, #40	; 0x28
   48750:	str	r0, [r4, #16]
   48754:	ldr	r0, [r4, #20]
   48758:	add	r0, r0, #1
   4875c:	str	r0, [r4, #20]
   48760:	add	r0, fp, #8
   48764:	str	r0, [sp, #4]
   48768:	ldr	r0, [r4, #52]	; 0x34
   4876c:	cmp	r0, #0
   48770:	beq	487ac <fputs@plt+0x373c4>
   48774:	ldr	r2, [r4, #56]	; 0x38
   48778:	add	r1, r0, #1
   4877c:	cmp	r1, r2
   48780:	bcs	48798 <fputs@plt+0x373b0>
   48784:	str	r1, [r4, #52]	; 0x34
   48788:	mov	r2, #10
   4878c:	ldr	r1, [r4, #48]	; 0x30
   48790:	strb	r2, [r1, r0]
   48794:	b	487ac <fputs@plt+0x373c4>
   48798:	movw	r1, #38314	; 0x95aa
   4879c:	mov	r0, r6
   487a0:	mov	r2, #1
   487a4:	movt	r1, #8
   487a8:	bl	23670 <fputs@plt+0x12288>
   487ac:	ldr	r1, [r4, #28]
   487b0:	cmp	r1, #0
   487b4:	beq	487c8 <fputs@plt+0x373e0>
   487b8:	ldr	r2, [r4, #32]
   487bc:	ldr	r3, [r4, #36]	; 0x24
   487c0:	mov	r0, r6
   487c4:	bl	3e160 <fputs@plt+0x2cd78>
   487c8:	ldr	r2, [sp, #4]
   487cc:	mov	r0, r6
   487d0:	mov	r1, r5
   487d4:	bl	14778 <fputs@plt+0x3390>
   487d8:	ldrb	r0, [r4, #64]	; 0x40
   487dc:	cmp	r0, #1
   487e0:	moveq	r0, #1
   487e4:	streq	r0, [r4, #24]
   487e8:	sub	sp, fp, #16
   487ec:	pop	{r4, r5, r6, sl, fp, lr}
   487f0:	add	sp, sp, #8
   487f4:	bx	lr
   487f8:	push	{r4, sl, fp, lr}
   487fc:	add	fp, sp, #8
   48800:	mov	r4, #1
   48804:	cmp	r1, #0
   48808:	beq	48864 <fputs@plt+0x3747c>
   4880c:	mov	r2, r1
   48810:	ldr	r1, [r0, #12]
   48814:	cmp	r1, r2
   48818:	bcs	48828 <fputs@plt+0x37440>
   4881c:	movw	r1, #232	; 0xe8
   48820:	movt	r1, #9
   48824:	b	48848 <fputs@plt+0x37460>
   48828:	ldr	ip, [r0, #8]
   4882c:	and	r3, r2, #7
   48830:	mov	r4, #1
   48834:	ldrb	r1, [ip, r2, lsr #3]
   48838:	tst	r1, r4, lsl r3
   4883c:	beq	48850 <fputs@plt+0x37468>
   48840:	movw	r1, #255	; 0xff
   48844:	movt	r1, #9
   48848:	bl	4871c <fputs@plt+0x37334>
   4884c:	b	48864 <fputs@plt+0x3747c>
   48850:	lsl	r0, r4, r3
   48854:	mov	r4, #0
   48858:	lsr	r2, r2, #3
   4885c:	orr	r0, r1, r0
   48860:	strb	r0, [ip, r2]
   48864:	mov	r0, r4
   48868:	pop	{r4, sl, fp, pc}
   4886c:	push	{r4, r5, fp, lr}
   48870:	add	fp, sp, #8
   48874:	mov	r4, r0
   48878:	ldrh	r0, [r0, #24]
   4887c:	cmp	r0, #0
   48880:	beq	48890 <fputs@plt+0x374a8>
   48884:	ldr	r5, [r4, #16]
   48888:	sub	r0, r0, #1
   4888c:	b	488cc <fputs@plt+0x374e4>
   48890:	ldr	r0, [r4, #4]
   48894:	mov	r2, #1016	; 0x3f8
   48898:	mov	r3, #0
   4889c:	mov	r5, #0
   488a0:	bl	238e0 <fputs@plt+0x124f8>
   488a4:	cmp	r0, #0
   488a8:	beq	488d8 <fputs@plt+0x374f0>
   488ac:	ldr	r1, [r4]
   488b0:	mov	r5, r0
   488b4:	str	r1, [r5], #8
   488b8:	mov	r1, #63	; 0x3f
   488bc:	strh	r1, [r4, #24]
   488c0:	str	r5, [r4, #16]
   488c4:	str	r0, [r4]
   488c8:	mov	r0, #62	; 0x3e
   488cc:	strh	r0, [r4, #24]
   488d0:	add	r0, r5, #16
   488d4:	str	r0, [r4, #16]
   488d8:	mov	r0, r5
   488dc:	pop	{r4, r5, fp, pc}
   488e0:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   488e4:	add	fp, sp, #24
   488e8:	sub	sp, sp, #160	; 0xa0
   488ec:	mov	r8, sp
   488f0:	mov	r5, r0
   488f4:	mov	r1, #0
   488f8:	mov	r2, #160	; 0xa0
   488fc:	mov	r6, #0
   48900:	mov	r0, r8
   48904:	bl	1119c <memset@plt>
   48908:	cmp	r5, #0
   4890c:	beq	48958 <fputs@plt+0x37570>
   48910:	mov	r0, #0
   48914:	ldr	r7, [r5, #8]
   48918:	str	r6, [r5, #8]
   4891c:	mov	r4, r8
   48920:	cmp	r0, #0
   48924:	beq	48940 <fputs@plt+0x37558>
   48928:	mov	r1, r5
   4892c:	bl	48980 <fputs@plt+0x37598>
   48930:	str	r6, [r4]
   48934:	mov	r5, r0
   48938:	ldr	r0, [r4, #4]!
   4893c:	b	48920 <fputs@plt+0x37538>
   48940:	cmp	r7, #0
   48944:	str	r5, [r4]
   48948:	beq	48958 <fputs@plt+0x37570>
   4894c:	ldr	r0, [sp]
   48950:	mov	r5, r7
   48954:	b	48914 <fputs@plt+0x3752c>
   48958:	mov	r4, #0
   4895c:	mov	r5, sp
   48960:	mov	r0, #0
   48964:	ldr	r1, [r5, -r4, lsl #2]
   48968:	bl	48980 <fputs@plt+0x37598>
   4896c:	sub	r4, r4, #1
   48970:	cmn	r4, #40	; 0x28
   48974:	bne	48964 <fputs@plt+0x3757c>
   48978:	sub	sp, fp, #24
   4897c:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   48980:	push	{r4, r5, r7, sl, fp, lr}
   48984:	add	fp, sp, #16
   48988:	sub	sp, sp, #16
   4898c:	cmp	r0, #0
   48990:	mov	r3, r0
   48994:	mov	ip, sp
   48998:	movwne	r3, #1
   4899c:	cmpne	r1, #0
   489a0:	bne	489b0 <fputs@plt+0x375c8>
   489a4:	mov	r2, r0
   489a8:	mov	lr, r1
   489ac:	b	48a24 <fputs@plt+0x3763c>
   489b0:	mov	ip, sp
   489b4:	ldrd	r4, [r0]
   489b8:	ldm	r1, {r2, r7}
   489bc:	subs	r3, r4, r2
   489c0:	sbcs	r3, r5, r7
   489c4:	bge	489dc <fputs@plt+0x375f4>
   489c8:	str	r0, [ip, #8]
   489cc:	mov	lr, r1
   489d0:	mov	ip, r0
   489d4:	ldr	r2, [r0, #8]
   489d8:	b	48a04 <fputs@plt+0x3761c>
   489dc:	subs	r2, r2, r4
   489e0:	sbcs	r2, r7, r5
   489e4:	bge	489fc <fputs@plt+0x37614>
   489e8:	str	r1, [ip, #8]
   489ec:	mov	r2, r0
   489f0:	mov	ip, r1
   489f4:	ldr	lr, [r1, #8]
   489f8:	b	48a04 <fputs@plt+0x3761c>
   489fc:	ldr	r2, [r0, #8]
   48a00:	mov	lr, r1
   48a04:	cmp	r2, #0
   48a08:	mov	r3, r2
   48a0c:	movwne	r3, #1
   48a10:	beq	48a24 <fputs@plt+0x3763c>
   48a14:	cmp	lr, #0
   48a18:	mov	r1, lr
   48a1c:	mov	r0, r2
   48a20:	bne	489b4 <fputs@plt+0x375cc>
   48a24:	cmp	r3, #0
   48a28:	moveq	r2, lr
   48a2c:	str	r2, [ip, #8]
   48a30:	ldr	r0, [sp, #8]
   48a34:	sub	sp, fp, #16
   48a38:	pop	{r4, r5, r7, sl, fp, pc}
   48a3c:	push	{r4, r5, r6, sl, fp, lr}
   48a40:	add	fp, sp, #16
   48a44:	sub	sp, sp, #8
   48a48:	ldr	r1, [r0, #8]
   48a4c:	mov	r2, #0
   48a50:	cmp	r1, #0
   48a54:	str	r1, [sp, #4]
   48a58:	str	r2, [r0, #8]
   48a5c:	str	r2, [r0, #12]
   48a60:	beq	48aa4 <fputs@plt+0x376bc>
   48a64:	mov	r4, #1
   48a68:	add	r5, sp, #4
   48a6c:	mov	r6, r1
   48a70:	ldr	r1, [r1, #8]
   48a74:	str	r1, [sp, #4]
   48a78:	str	r0, [r6, #12]
   48a7c:	mov	r0, r5
   48a80:	mov	r1, r4
   48a84:	bl	48b18 <fputs@plt+0x37730>
   48a88:	str	r0, [r6, #8]
   48a8c:	add	r4, r4, #1
   48a90:	mov	r0, r6
   48a94:	ldr	r1, [sp, #4]
   48a98:	cmp	r1, #0
   48a9c:	bne	48a6c <fputs@plt+0x37684>
   48aa0:	b	48aa8 <fputs@plt+0x376c0>
   48aa4:	mov	r6, r0
   48aa8:	mov	r0, r6
   48aac:	sub	sp, fp, #16
   48ab0:	pop	{r4, r5, r6, sl, fp, pc}
   48ab4:	push	{r4, r5, fp, lr}
   48ab8:	add	fp, sp, #8
   48abc:	sub	sp, sp, #8
   48ac0:	mov	r5, r0
   48ac4:	ldr	r0, [r0, #12]
   48ac8:	mov	r4, r2
   48acc:	cmp	r0, #0
   48ad0:	beq	48ae8 <fputs@plt+0x37700>
   48ad4:	add	r2, sp, #4
   48ad8:	bl	48ab4 <fputs@plt+0x376cc>
   48adc:	ldr	r0, [sp, #4]
   48ae0:	str	r5, [r0, #8]
   48ae4:	b	48aec <fputs@plt+0x37704>
   48ae8:	str	r5, [r1]
   48aec:	mov	r1, r5
   48af0:	ldr	r0, [r1, #8]!
   48af4:	cmp	r0, #0
   48af8:	beq	48b0c <fputs@plt+0x37724>
   48afc:	mov	r2, r4
   48b00:	sub	sp, fp, #8
   48b04:	pop	{r4, r5, fp, lr}
   48b08:	b	48ab4 <fputs@plt+0x376cc>
   48b0c:	str	r5, [r4]
   48b10:	sub	sp, fp, #8
   48b14:	pop	{r4, r5, fp, pc}
   48b18:	push	{r4, r5, r6, sl, fp, lr}
   48b1c:	add	fp, sp, #16
   48b20:	mov	r4, r0
   48b24:	ldr	r0, [r0]
   48b28:	cmp	r0, #0
   48b2c:	beq	48b50 <fputs@plt+0x37768>
   48b30:	cmp	r1, #1
   48b34:	bne	48b58 <fputs@plt+0x37770>
   48b38:	ldr	r1, [r0, #8]
   48b3c:	str	r1, [r4]
   48b40:	mov	r1, #0
   48b44:	str	r1, [r0, #8]
   48b48:	str	r1, [r0, #12]
   48b4c:	pop	{r4, r5, r6, sl, fp, pc}
   48b50:	mov	r0, #0
   48b54:	pop	{r4, r5, r6, sl, fp, pc}
   48b58:	sub	r5, r1, #1
   48b5c:	mov	r0, r4
   48b60:	mov	r1, r5
   48b64:	bl	48b18 <fputs@plt+0x37730>
   48b68:	ldr	r6, [r4]
   48b6c:	cmp	r6, #0
   48b70:	beq	48b94 <fputs@plt+0x377ac>
   48b74:	str	r0, [r6, #12]
   48b78:	mov	r1, r5
   48b7c:	ldr	r0, [r6, #8]
   48b80:	str	r0, [r4]
   48b84:	mov	r0, r4
   48b88:	bl	48b18 <fputs@plt+0x37730>
   48b8c:	str	r0, [r6, #8]
   48b90:	mov	r0, r6
   48b94:	pop	{r4, r5, r6, sl, fp, pc}
   48b98:	push	{r4, r5, r6, sl, fp, lr}
   48b9c:	add	fp, sp, #16
   48ba0:	sub	sp, sp, #16
   48ba4:	cmp	r2, #0
   48ba8:	beq	48c14 <fputs@plt+0x3782c>
   48bac:	mov	r5, r0
   48bb0:	mov	r0, #0
   48bb4:	mov	r4, r1
   48bb8:	add	r1, sp, #12
   48bbc:	mov	r3, #0
   48bc0:	stm	sp, {r0, r1}
   48bc4:	str	r0, [sp, #8]
   48bc8:	mov	r1, r2
   48bcc:	mov	r0, r5
   48bd0:	mvn	r2, #0
   48bd4:	bl	1eaf8 <fputs@plt+0xd710>
   48bd8:	cmp	r0, #0
   48bdc:	beq	48c1c <fputs@plt+0x37834>
   48be0:	mov	r0, r5
   48be4:	bl	1e898 <fputs@plt+0xd4b0>
   48be8:	ldr	r1, [r4]
   48bec:	mov	r6, r0
   48bf0:	mov	r0, r5
   48bf4:	bl	13dc4 <fputs@plt+0x29dc>
   48bf8:	mov	r0, r5
   48bfc:	mov	r1, r6
   48c00:	bl	1b71c <fputs@plt+0xa334>
   48c04:	str	r0, [r4]
   48c08:	mov	r0, r5
   48c0c:	bl	21830 <fputs@plt+0x10448>
   48c10:	b	48c38 <fputs@plt+0x37850>
   48c14:	mov	r0, #7
   48c18:	b	48c38 <fputs@plt+0x37850>
   48c1c:	ldr	r6, [sp, #12]
   48c20:	mov	r0, r6
   48c24:	bl	1aa3c <fputs@plt+0x9654>
   48c28:	mov	r0, r5
   48c2c:	mov	r1, r6
   48c30:	mov	r2, r4
   48c34:	bl	48d8c <fputs@plt+0x379a4>
   48c38:	sub	sp, fp, #16
   48c3c:	pop	{r4, r5, r6, sl, fp, pc}
   48c40:	push	{r4, sl, fp, lr}
   48c44:	add	fp, sp, #8
   48c48:	mov	r4, r0
   48c4c:	ldr	r0, [r0]
   48c50:	ldr	r1, [r4, #4]
   48c54:	str	r0, [r1, #4]
   48c58:	mov	r0, r4
   48c5c:	mov	r1, #0
   48c60:	bl	19228 <fputs@plt+0x7e40>
   48c64:	cmp	r0, #0
   48c68:	popne	{r4, sl, fp, pc}
   48c6c:	mov	r0, r4
   48c70:	mov	r1, #0
   48c74:	pop	{r4, sl, fp, lr}
   48c78:	b	1913c <fputs@plt+0x7d54>
   48c7c:	ldr	r3, [r0]
   48c80:	ldr	r2, [r0, #4]
   48c84:	uxtb	r1, r1
   48c88:	str	r3, [r2, #4]
   48c8c:	ldrb	r0, [r2, #22]
   48c90:	tst	r0, #2
   48c94:	beq	48cb4 <fputs@plt+0x378cc>
   48c98:	ldrb	ip, [r2, #17]
   48c9c:	cmp	r1, #0
   48ca0:	mov	r3, r1
   48ca4:	mov	r0, #8
   48ca8:	movwne	r3, #1
   48cac:	cmp	r3, ip
   48cb0:	bxne	lr
   48cb4:	sub	r0, r1, #2
   48cb8:	cmp	r1, #0
   48cbc:	clz	r0, r0
   48cc0:	movwne	r1, #1
   48cc4:	lsr	r0, r0, #5
   48cc8:	strb	r1, [r2, #17]
   48ccc:	strb	r0, [r2, #18]
   48cd0:	mov	r0, #0
   48cd4:	bx	lr
   48cd8:	push	{r4, r5, r6, r7, fp, lr}
   48cdc:	add	fp, sp, #16
   48ce0:	sub	sp, sp, #16
   48ce4:	mov	r5, r0
   48ce8:	mov	r0, #0
   48cec:	mov	r4, r1
   48cf0:	add	r1, sp, #12
   48cf4:	mov	r3, #0
   48cf8:	stm	sp, {r0, r1}
   48cfc:	str	r0, [sp, #8]
   48d00:	mov	r1, r2
   48d04:	mov	r0, r5
   48d08:	mvn	r2, #0
   48d0c:	bl	1eaf8 <fputs@plt+0xd710>
   48d10:	mov	r7, r0
   48d14:	cmp	r0, #0
   48d18:	bne	48d80 <fputs@plt+0x37998>
   48d1c:	ldr	r6, [sp, #12]
   48d20:	mov	r0, r6
   48d24:	bl	1aa3c <fputs@plt+0x9654>
   48d28:	cmp	r0, #100	; 0x64
   48d2c:	bne	48d6c <fputs@plt+0x37984>
   48d30:	mov	r0, r6
   48d34:	mov	r1, #0
   48d38:	bl	1bcbc <fputs@plt+0xa8d4>
   48d3c:	mov	r2, r0
   48d40:	mov	r0, r5
   48d44:	mov	r1, r4
   48d48:	bl	48b98 <fputs@plt+0x377b0>
   48d4c:	cmp	r0, #0
   48d50:	beq	48d20 <fputs@plt+0x37938>
   48d54:	mov	r7, r0
   48d58:	mov	r0, r5
   48d5c:	mov	r1, r6
   48d60:	mov	r2, r4
   48d64:	bl	48d8c <fputs@plt+0x379a4>
   48d68:	b	48d80 <fputs@plt+0x37998>
   48d6c:	mov	r0, r5
   48d70:	mov	r1, r6
   48d74:	mov	r2, r4
   48d78:	bl	48d8c <fputs@plt+0x379a4>
   48d7c:	mov	r7, r0
   48d80:	mov	r0, r7
   48d84:	sub	sp, fp, #16
   48d88:	pop	{r4, r5, r6, r7, fp, pc}
   48d8c:	push	{r4, r5, r6, r7, fp, lr}
   48d90:	add	fp, sp, #16
   48d94:	mov	r6, r0
   48d98:	mov	r0, r1
   48d9c:	mov	r4, r2
   48da0:	bl	199f4 <fputs@plt+0x860c>
   48da4:	mov	r5, r0
   48da8:	cmp	r0, #0
   48dac:	beq	48dd8 <fputs@plt+0x379f0>
   48db0:	mov	r0, r6
   48db4:	bl	1e898 <fputs@plt+0xd4b0>
   48db8:	ldr	r1, [r4]
   48dbc:	mov	r7, r0
   48dc0:	mov	r0, r6
   48dc4:	bl	13dc4 <fputs@plt+0x29dc>
   48dc8:	mov	r0, r6
   48dcc:	mov	r1, r7
   48dd0:	bl	1b71c <fputs@plt+0xa334>
   48dd4:	str	r0, [r4]
   48dd8:	mov	r0, r5
   48ddc:	pop	{r4, r5, r6, r7, fp, pc}
   48de0:	push	{r4, sl, fp, lr}
   48de4:	add	fp, sp, #8
   48de8:	ldr	r1, [r0, #316]	; 0x13c
   48dec:	mov	r4, r0
   48df0:	movw	r0, #26215	; 0x6667
   48df4:	movt	r0, #26214	; 0x6666
   48df8:	smmul	r0, r1, r0
   48dfc:	asr	r2, r0, #1
   48e00:	add	r0, r2, r0, lsr #31
   48e04:	add	r0, r0, r0, lsl #2
   48e08:	subs	r0, r1, r0
   48e0c:	mov	r0, #0
   48e10:	popne	{r4, sl, fp, pc}
   48e14:	mov	r0, #20
   48e18:	add	r2, r0, r1, lsl #2
   48e1c:	ldr	r1, [r4, #340]	; 0x154
   48e20:	mov	r0, r4
   48e24:	asr	r3, r2, #31
   48e28:	bl	238a0 <fputs@plt+0x124b8>
   48e2c:	cmp	r0, #0
   48e30:	beq	48e58 <fputs@plt+0x37a70>
   48e34:	mov	r1, r0
   48e38:	ldr	r0, [r4, #316]	; 0x13c
   48e3c:	vmov.i32	q8, #0	; 0x00000000
   48e40:	add	r2, r1, r0, lsl #2
   48e44:	mov	r0, #0
   48e48:	vst1.32	{d16-d17}, [r2]!
   48e4c:	str	r0, [r2]
   48e50:	str	r1, [r4, #340]	; 0x154
   48e54:	pop	{r4, sl, fp, pc}
   48e58:	mov	r0, #7
   48e5c:	pop	{r4, sl, fp, pc}
   48e60:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   48e64:	add	fp, sp, #28
   48e68:	sub	sp, sp, #52	; 0x34
   48e6c:	mov	r4, r0
   48e70:	mov	r0, #0
   48e74:	ldr	r7, [r1, #48]	; 0x30
   48e78:	ldr	r9, [r1, #52]	; 0x34
   48e7c:	ldr	r5, [fp, #8]
   48e80:	mov	r8, r3
   48e84:	mov	sl, r2
   48e88:	mov	r6, r1
   48e8c:	str	r0, [sp, #32]
   48e90:	ldr	r0, [r4, #336]	; 0x150
   48e94:	cmp	r0, #0
   48e98:	beq	48eb0 <fputs@plt+0x37ac8>
   48e9c:	ldr	r1, [r0, #4]
   48ea0:	cmp	r1, r6
   48ea4:	beq	48ef4 <fputs@plt+0x37b0c>
   48ea8:	ldr	r0, [r0, #8]
   48eac:	b	48e94 <fputs@plt+0x37aac>
   48eb0:	ldr	r2, [r6]
   48eb4:	movw	r1, #62776	; 0xf538
   48eb8:	mov	r0, r4
   48ebc:	movt	r1, #8
   48ec0:	bl	1d370 <fputs@plt+0xbf88>
   48ec4:	mov	r5, #7
   48ec8:	cmp	r0, #0
   48ecc:	beq	49288 <fputs@plt+0x37ea0>
   48ed0:	cmp	r4, #0
   48ed4:	str	r7, [sp, #28]
   48ed8:	str	r0, [sp, #16]
   48edc:	beq	48f14 <fputs@plt+0x37b2c>
   48ee0:	mov	r0, r4
   48ee4:	mov	r2, #28
   48ee8:	mov	r3, #0
   48eec:	bl	238e0 <fputs@plt+0x124f8>
   48ef0:	b	48f20 <fputs@plt+0x37b38>
   48ef4:	ldr	r2, [r6]
   48ef8:	movw	r1, #1927	; 0x787
   48efc:	mov	r0, r4
   48f00:	movt	r1, #9
   48f04:	bl	1d370 <fputs@plt+0xbf88>
   48f08:	str	r0, [r5]
   48f0c:	mov	r5, #6
   48f10:	b	49288 <fputs@plt+0x37ea0>
   48f14:	mov	r0, #28
   48f18:	mov	r1, #0
   48f1c:	bl	1438c <fputs@plt+0x2fa4>
   48f20:	mov	r7, r0
   48f24:	cmp	r0, #0
   48f28:	beq	4927c <fputs@plt+0x37e94>
   48f2c:	vmov.i32	q8, #0	; 0x00000000
   48f30:	mov	lr, r8
   48f34:	mov	ip, #0
   48f38:	add	r8, r7, #8
   48f3c:	str	r4, [r7]
   48f40:	str	sl, [r7, #4]
   48f44:	mov	r3, r9
   48f48:	mov	r9, r4
   48f4c:	str	sl, [sp, #20]
   48f50:	str	r4, [sp, #24]
   48f54:	str	ip, [r7, #24]
   48f58:	vst1.8	{d16-d17}, [r8]
   48f5c:	ldr	r2, [r6, #64]	; 0x40
   48f60:	cmp	r2, #0
   48f64:	beq	48fa8 <fputs@plt+0x37bc0>
   48f68:	ldr	r4, [r9, #20]
   48f6c:	mov	r1, #0
   48f70:	cmp	r4, #1
   48f74:	blt	48fb0 <fputs@plt+0x37bc8>
   48f78:	ldr	r1, [r9, #16]
   48f7c:	add	r5, r1, #12
   48f80:	mov	r1, #0
   48f84:	ldr	r0, [r5, r1, lsl #4]
   48f88:	cmp	r0, r2
   48f8c:	beq	48fa0 <fputs@plt+0x37bb8>
   48f90:	add	r1, r1, #1
   48f94:	cmp	r4, r1
   48f98:	bne	48f84 <fputs@plt+0x37b9c>
   48f9c:	mov	r1, r4
   48fa0:	ldr	r9, [sp, #24]
   48fa4:	b	48fb0 <fputs@plt+0x37bc8>
   48fa8:	movw	r1, #48576	; 0xbdc0
   48fac:	movt	r1, #65520	; 0xfff0
   48fb0:	ldr	r0, [r9, #16]
   48fb4:	ldr	r2, [sp, #28]
   48fb8:	ldr	r0, [r0, r1, lsl #4]
   48fbc:	ldr	r1, [r6, #52]	; 0x34
   48fc0:	str	r0, [r1, #4]
   48fc4:	str	r7, [sp, #36]	; 0x24
   48fc8:	str	r6, [sp, #40]	; 0x28
   48fcc:	ldr	r0, [r9, #336]	; 0x150
   48fd0:	str	ip, [sp, #48]	; 0x30
   48fd4:	str	r0, [sp, #44]	; 0x2c
   48fd8:	add	r0, sp, #36	; 0x24
   48fdc:	str	r0, [r9, #336]	; 0x150
   48fe0:	ldr	r0, [sp, #20]
   48fe4:	ldr	r1, [r0, #8]
   48fe8:	add	r0, sp, #32
   48fec:	str	r8, [sp]
   48ff0:	str	r0, [sp, #4]
   48ff4:	mov	r0, r9
   48ff8:	blx	lr
   48ffc:	mov	r5, r0
   49000:	ldr	r0, [sp, #44]	; 0x2c
   49004:	cmp	r5, #0
   49008:	str	r0, [r9, #336]	; 0x150
   4900c:	beq	49084 <fputs@plt+0x37c9c>
   49010:	ldr	r4, [sp, #24]
   49014:	ldr	r6, [fp, #8]
   49018:	cmp	r5, #7
   4901c:	bne	49058 <fputs@plt+0x37c70>
   49020:	ldrb	r0, [r4, #69]	; 0x45
   49024:	cmp	r0, #0
   49028:	bne	49058 <fputs@plt+0x37c70>
   4902c:	ldrb	r0, [r4, #70]	; 0x46
   49030:	cmp	r0, #0
   49034:	bne	49058 <fputs@plt+0x37c70>
   49038:	mov	r0, #1
   4903c:	strb	r0, [r4, #69]	; 0x45
   49040:	ldr	r1, [r4, #164]	; 0xa4
   49044:	cmp	r1, #1
   49048:	strge	r0, [r4, #248]	; 0xf8
   4904c:	ldr	r0, [r4, #256]	; 0x100
   49050:	add	r0, r0, #1
   49054:	str	r0, [r4, #256]	; 0x100
   49058:	ldr	r2, [sp, #32]
   4905c:	cmp	r2, #0
   49060:	beq	49258 <fputs@plt+0x37e70>
   49064:	movw	r1, #62776	; 0xf538
   49068:	mov	r0, r4
   4906c:	movt	r1, #8
   49070:	bl	1d370 <fputs@plt+0xbf88>
   49074:	str	r0, [r6]
   49078:	ldr	r0, [sp, #32]
   4907c:	bl	144bc <fputs@plt+0x30d4>
   49080:	b	49270 <fputs@plt+0x37e88>
   49084:	ldr	r0, [r8]
   49088:	mov	r5, #0
   4908c:	cmp	r0, #0
   49090:	beq	49294 <fputs@plt+0x37eac>
   49094:	ldr	r1, [sp, #20]
   49098:	str	r5, [r0]
   4909c:	str	r5, [r0, #4]
   490a0:	str	r5, [r0, #8]
   490a4:	ldr	r0, [r7, #8]
   490a8:	ldr	r1, [r1]
   490ac:	str	r1, [r0]
   490b0:	mov	r0, #1
   490b4:	str	r0, [r7, #12]
   490b8:	ldr	r0, [sp, #48]	; 0x30
   490bc:	cmp	r0, #0
   490c0:	beq	4929c <fputs@plt+0x37eb4>
   490c4:	ldr	r0, [r6, #56]	; 0x38
   490c8:	ldr	r4, [sp, #24]
   490cc:	str	r0, [r7, #24]
   490d0:	str	r7, [r6, #56]	; 0x38
   490d4:	ldrsh	r1, [r6, #34]	; 0x22
   490d8:	cmp	r1, #1
   490dc:	mov	r0, r1
   490e0:	str	r1, [sp, #12]
   490e4:	blt	4927c <fputs@plt+0x37e94>
   490e8:	ldr	r0, [r6, #4]
   490ec:	mov	r7, #0
   490f0:	str	r0, [sp, #20]
   490f4:	mov	r0, #0
   490f8:	str	r0, [sp, #8]
   490fc:	ldr	r0, [sp, #20]
   49100:	movw	r5, #38315	; 0x95ab
   49104:	movt	r5, #8
   49108:	add	r0, r0, r7, lsl #4
   4910c:	ldrb	r0, [r0, #15]
   49110:	tst	r0, #4
   49114:	beq	49130 <fputs@plt+0x37d48>
   49118:	ldr	r0, [sp, #20]
   4911c:	ldr	r4, [r0, r7, lsl #4]
   49120:	mov	r0, r4
   49124:	bl	11220 <strlen@plt>
   49128:	add	r0, r4, r0
   4912c:	add	r5, r0, #1
   49130:	mov	r0, r5
   49134:	str	r7, [sp, #28]
   49138:	bl	11220 <strlen@plt>
   4913c:	bic	r9, r0, #-1073741824	; 0xc0000000
   49140:	cmp	r9, #0
   49144:	beq	491ac <fputs@plt+0x37dc4>
   49148:	add	r8, r9, #1
   4914c:	mov	sl, #0
   49150:	mov	r7, r5
   49154:	movw	r0, #2045	; 0x7fd
   49158:	add	r4, r5, sl
   4915c:	mov	r2, #6
   49160:	movt	r0, #9
   49164:	mov	r1, r4
   49168:	bl	13510 <fputs@plt+0x2128>
   4916c:	cmp	r0, #0
   49170:	bne	49198 <fputs@plt+0x37db0>
   49174:	cmp	sl, #0
   49178:	beq	49188 <fputs@plt+0x37da0>
   4917c:	ldrb	r0, [r4, #-1]
   49180:	cmp	r0, #32
   49184:	bne	49198 <fputs@plt+0x37db0>
   49188:	ldrb	r0, [r4, #6]
   4918c:	orr	r1, r0, #32
   49190:	cmp	r1, #32
   49194:	beq	491dc <fputs@plt+0x37df4>
   49198:	add	sl, sl, #1
   4919c:	sub	r8, r8, #1
   491a0:	add	r7, r7, #1
   491a4:	cmp	r9, sl
   491a8:	bne	49154 <fputs@plt+0x37d6c>
   491ac:	ldrb	r0, [r6, #42]	; 0x2a
   491b0:	ldr	r1, [sp, #8]
   491b4:	ldr	r4, [sp, #24]
   491b8:	ldr	r7, [sp, #28]
   491bc:	orr	r0, r0, r1
   491c0:	strb	r0, [r6, #42]	; 0x2a
   491c4:	ldr	r0, [sp, #12]
   491c8:	add	r7, r7, #1
   491cc:	sxth	r0, r0
   491d0:	cmp	r7, r0
   491d4:	blt	490fc <fputs@plt+0x37d14>
   491d8:	b	492cc <fputs@plt+0x37ee4>
   491dc:	cmp	r0, #0
   491e0:	mov	r0, #7
   491e4:	movweq	r0, #6
   491e8:	add	r1, r0, sl
   491ec:	cmp	r1, r9
   491f0:	bhi	4920c <fputs@plt+0x37e24>
   491f4:	ldrb	r1, [r7, r0]
   491f8:	sub	r8, r8, #1
   491fc:	cmp	r0, r8
   49200:	strb	r1, [r7]
   49204:	add	r7, r7, #1
   49208:	bne	491f4 <fputs@plt+0x37e0c>
   4920c:	cmp	sl, #0
   49210:	beq	49224 <fputs@plt+0x37e3c>
   49214:	ldrb	r0, [r4]
   49218:	cmp	r0, #0
   4921c:	moveq	r0, #0
   49220:	strbeq	r0, [r4, #-1]
   49224:	ldr	r0, [r6, #4]
   49228:	ldr	r7, [sp, #28]
   4922c:	ldr	r4, [sp, #24]
   49230:	str	r0, [sp, #20]
   49234:	add	r0, r0, r7, lsl #4
   49238:	ldrb	r1, [r0, #15]
   4923c:	orr	r1, r1, #2
   49240:	strb	r1, [r0, #15]
   49244:	ldrh	r0, [r6, #34]	; 0x22
   49248:	str	r0, [sp, #12]
   4924c:	mov	r0, #128	; 0x80
   49250:	str	r0, [sp, #8]
   49254:	b	491c4 <fputs@plt+0x37ddc>
   49258:	ldr	r2, [sp, #16]
   4925c:	movw	r1, #1969	; 0x7b1
   49260:	mov	r0, r4
   49264:	movt	r1, #9
   49268:	bl	1d370 <fputs@plt+0xbf88>
   4926c:	str	r0, [r6]
   49270:	mov	r0, r4
   49274:	mov	r1, r7
   49278:	bl	13dc4 <fputs@plt+0x29dc>
   4927c:	ldr	r1, [sp, #16]
   49280:	mov	r0, r4
   49284:	bl	13dc4 <fputs@plt+0x29dc>
   49288:	mov	r0, r5
   4928c:	sub	sp, fp, #28
   49290:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   49294:	ldr	r4, [sp, #24]
   49298:	b	4927c <fputs@plt+0x37e94>
   4929c:	ldr	r4, [sp, #24]
   492a0:	ldr	r2, [r6]
   492a4:	movw	r1, #1999	; 0x7cf
   492a8:	movt	r1, #9
   492ac:	mov	r0, r4
   492b0:	bl	1d370 <fputs@plt+0xbf88>
   492b4:	ldr	r1, [fp, #8]
   492b8:	str	r0, [r1]
   492bc:	mov	r0, r7
   492c0:	bl	31cf0 <fputs@plt+0x20908>
   492c4:	mov	r5, #1
   492c8:	b	4927c <fputs@plt+0x37e94>
   492cc:	mov	r5, #0
   492d0:	b	4927c <fputs@plt+0x37e94>
   492d4:	push	{r4, r5, fp, lr}
   492d8:	add	fp, sp, #8
   492dc:	ldrb	r3, [r0]
   492e0:	movw	ip, #49974	; 0xc336
   492e4:	mov	lr, r1
   492e8:	movt	ip, #8
   492ec:	ldrb	r4, [ip, r3]
   492f0:	cmp	r4, #26
   492f4:	bhi	495e4 <fputs@plt+0x381fc>
   492f8:	add	r2, pc, #4
   492fc:	mov	r1, #1
   49300:	ldr	pc, [r2, r4, lsl #2]
   49304:	andeq	r9, r4, r8, ror #7
   49308:	andeq	r9, r4, r0, asr #8
   4930c:	andeq	r9, r4, ip, ror #8
   49310:	muleq	r4, r4, r6
   49314:	andeq	r9, r4, r0, ror r3
   49318:	andeq	r9, r4, r0, ror r3
   4931c:	muleq	r4, r4, r4
   49320:			; <UNDEFINED> instruction: 0x000494bc
   49324:	andeq	r9, r4, r4, ror #9
   49328:	andeq	r9, r4, ip, lsl r5
   4932c:	andeq	r9, r4, ip, asr #10
   49330:	andeq	r9, r4, r0, ror #10
   49334:	andeq	r9, r4, r4, ror r5
   49338:	muleq	r4, r8, r5
   4933c:			; <UNDEFINED> instruction: 0x000495b4
   49340:	ldrdeq	r9, [r4], -r0
   49344:	andeq	r9, r4, ip, ror #11
   49348:	andeq	r9, r4, r8, lsr r6
   4934c:	andeq	r9, r4, r0, asr #12
   49350:	andeq	r9, r4, r8, asr #12
   49354:	andeq	r9, r4, r4, asr r6
   49358:	andeq	r9, r4, ip, asr r6
   4935c:	andeq	r9, r4, r4, ror #12
   49360:	andeq	r9, r4, ip, ror #12
   49364:	andeq	r9, r4, r4, ror r6
   49368:	andeq	r9, r4, ip, ror r6
   4936c:	andeq	r9, r4, r4, lsl #13
   49370:	mov	r1, #135	; 0x87
   49374:	str	r1, [lr]
   49378:	mov	r1, #1
   4937c:	ldrb	r2, [r0, #1]
   49380:	cmp	r2, #0
   49384:	beq	4990c <fputs@plt+0x38524>
   49388:	movw	ip, #48044	; 0xbbac
   4938c:	mov	r3, #0
   49390:	movt	ip, #8
   49394:	uxtb	r2, r2
   49398:	ldrb	r4, [ip, r2]
   4939c:	tst	r4, #70	; 0x46
   493a0:	beq	493b0 <fputs@plt+0x37fc8>
   493a4:	add	r3, r3, #1
   493a8:	mov	r2, r1
   493ac:	b	493d4 <fputs@plt+0x37fec>
   493b0:	cmp	r3, #1
   493b4:	blt	493c0 <fputs@plt+0x37fd8>
   493b8:	cmp	r2, #40	; 0x28
   493bc:	beq	498c0 <fputs@plt+0x384d8>
   493c0:	cmp	r2, #58	; 0x3a
   493c4:	addeq	r2, r1, #1
   493c8:	ldrbeq	r4, [r0, r2]
   493cc:	cmpeq	r4, #58	; 0x3a
   493d0:	bne	49904 <fputs@plt+0x3851c>
   493d4:	add	r1, r2, #1
   493d8:	ldrb	r2, [r0, r1]
   493dc:	cmp	r2, #0
   493e0:	bne	49394 <fputs@plt+0x37fac>
   493e4:	b	49904 <fputs@plt+0x3851c>
   493e8:	ldrb	r2, [r0, #1]
   493ec:	cmp	r2, #39	; 0x27
   493f0:	bne	4946c <fputs@plt+0x38084>
   493f4:	movw	r2, #48044	; 0xbbac
   493f8:	mov	r1, #134	; 0x86
   493fc:	movt	r2, #8
   49400:	str	r1, [lr]
   49404:	mov	r1, #2
   49408:	ldrb	r3, [r0, r1]
   4940c:	add	r1, r1, #1
   49410:	ldrb	r5, [r2, r3]
   49414:	tst	r5, #8
   49418:	bne	49408 <fputs@plt+0x38020>
   4941c:	sub	r1, r1, #1
   49420:	cmp	r3, #39	; 0x27
   49424:	bne	49434 <fputs@plt+0x3804c>
   49428:	ands	r2, r1, #1
   4942c:	mov	r2, #1
   49430:	beq	498a0 <fputs@plt+0x384b8>
   49434:	mov	r2, #161	; 0xa1
   49438:	str	r2, [lr]
   4943c:	b	49888 <fputs@plt+0x384a0>
   49440:	mov	r1, #1
   49444:	ldrb	r3, [r0, r1]
   49448:	add	r1, r1, #1
   4944c:	ldrb	r2, [ip, r3]
   49450:	cmp	r2, #2
   49454:	bcc	49444 <fputs@plt+0x3805c>
   49458:	movw	r2, #48044	; 0xbbac
   4945c:	movt	r2, #8
   49460:	ldrb	r2, [r2, r3]
   49464:	tst	r2, #70	; 0x46
   49468:	beq	49810 <fputs@plt+0x38428>
   4946c:	movw	r2, #48044	; 0xbbac
   49470:	movt	r2, #8
   49474:	ldrb	r3, [r0, r1]
   49478:	add	r1, r1, #1
   4947c:	ldrb	r3, [r2, r3]
   49480:	tst	r3, #70	; 0x46
   49484:	bne	49474 <fputs@plt+0x3808c>
   49488:	mov	r0, #27
   4948c:	sub	r1, r1, #1
   49490:	b	49910 <fputs@plt+0x38528>
   49494:	mov	r1, #135	; 0x87
   49498:	add	r0, r0, #1
   4949c:	str	r1, [lr]
   494a0:	mov	r1, #0
   494a4:	ldrb	r2, [r0, r1]
   494a8:	add	r1, r1, #1
   494ac:	sub	r2, r2, #48	; 0x30
   494b0:	cmp	r2, #10
   494b4:	bcc	494a4 <fputs@plt+0x380bc>
   494b8:	b	49914 <fputs@plt+0x3852c>
   494bc:	movw	r2, #48044	; 0xbbac
   494c0:	add	r0, r0, #1
   494c4:	mov	r1, #0
   494c8:	movt	r2, #8
   494cc:	ldrb	r3, [r0, r1]
   494d0:	add	r1, r1, #1
   494d4:	ldrb	r3, [r2, r3]
   494d8:	tst	r3, #1
   494dc:	bne	494cc <fputs@plt+0x380e4>
   494e0:	b	49788 <fputs@plt+0x383a0>
   494e4:	ldrb	r2, [r0, #1]
   494e8:	mov	r1, #1
   494ec:	cmp	r2, #0
   494f0:	beq	4990c <fputs@plt+0x38524>
   494f4:	uxtb	r2, r2
   494f8:	cmp	r2, r3
   494fc:	bne	49510 <fputs@plt+0x38128>
   49500:	add	r1, r1, #1
   49504:	ldrb	r2, [r0, r1]
   49508:	cmp	r2, r3
   4950c:	bne	498a8 <fputs@plt+0x384c0>
   49510:	add	r1, r1, #1
   49514:	ldrb	r2, [r0, r1]
   49518:	b	494ec <fputs@plt+0x38104>
   4951c:	mov	ip, #27
   49520:	mov	r1, #1
   49524:	cmp	r3, #93	; 0x5d
   49528:	beq	4983c <fputs@plt+0x38454>
   4952c:	mov	r1, #1
   49530:	ldrb	r2, [r0, r1]
   49534:	cmp	r2, #0
   49538:	beq	49838 <fputs@plt+0x38450>
   4953c:	add	r1, r1, #1
   49540:	cmp	r2, #93	; 0x5d
   49544:	bne	49530 <fputs@plt+0x38148>
   49548:	b	4983c <fputs@plt+0x38454>
   4954c:	ldrb	r0, [r0, #1]
   49550:	cmp	r0, #124	; 0x7c
   49554:	bne	4975c <fputs@plt+0x38374>
   49558:	mov	r0, #94	; 0x5e
   4955c:	b	49848 <fputs@plt+0x38460>
   49560:	ldrb	r1, [r0, #1]
   49564:	cmp	r1, #45	; 0x2d
   49568:	bne	49764 <fputs@plt+0x3837c>
   4956c:	mov	r1, #2
   49570:	b	49778 <fputs@plt+0x38390>
   49574:	ldrb	r0, [r0, #1]
   49578:	cmp	r0, #60	; 0x3c
   4957c:	beq	49844 <fputs@plt+0x3845c>
   49580:	cmp	r0, #62	; 0x3e
   49584:	beq	495dc <fputs@plt+0x381f4>
   49588:	cmp	r0, #61	; 0x3d
   4958c:	bne	49854 <fputs@plt+0x3846c>
   49590:	mov	r0, #81	; 0x51
   49594:	b	49848 <fputs@plt+0x38460>
   49598:	ldrb	r0, [r0, #1]
   4959c:	cmp	r0, #62	; 0x3e
   495a0:	beq	49828 <fputs@plt+0x38440>
   495a4:	cmp	r0, #61	; 0x3d
   495a8:	bne	49830 <fputs@plt+0x38448>
   495ac:	mov	r0, #83	; 0x53
   495b0:	b	49848 <fputs@plt+0x38460>
   495b4:	mov	r1, #79	; 0x4f
   495b8:	str	r1, [lr]
   495bc:	mov	r1, #1
   495c0:	ldrb	r0, [r0, #1]
   495c4:	cmp	r0, #61	; 0x3d
   495c8:	movweq	r1, #2
   495cc:	b	49914 <fputs@plt+0x3852c>
   495d0:	ldrb	r0, [r0, #1]
   495d4:	cmp	r0, #61	; 0x3d
   495d8:	bne	495e4 <fputs@plt+0x381fc>
   495dc:	mov	r0, #78	; 0x4e
   495e0:	b	49848 <fputs@plt+0x38460>
   495e4:	mov	r0, #161	; 0xa1
   495e8:	b	49858 <fputs@plt+0x38470>
   495ec:	ldrb	r1, [r0, #1]
   495f0:	cmp	r1, #42	; 0x2a
   495f4:	bne	496fc <fputs@plt+0x38314>
   495f8:	ldrb	r2, [r0, #2]
   495fc:	cmp	r2, #0
   49600:	beq	496fc <fputs@plt+0x38314>
   49604:	add	r1, r0, #3
   49608:	mov	r0, #0
   4960c:	ldrb	r3, [r1, r0]
   49610:	uxtb	r2, r2
   49614:	cmp	r2, #42	; 0x2a
   49618:	cmpeq	r3, #47	; 0x2f
   4961c:	beq	498b8 <fputs@plt+0x384d0>
   49620:	add	r0, r0, #1
   49624:	cmp	r3, #0
   49628:	mov	r2, r3
   4962c:	bne	4960c <fputs@plt+0x38224>
   49630:	add	r1, r0, #2
   49634:	b	49788 <fputs@plt+0x383a0>
   49638:	mov	r0, #22
   4963c:	b	49858 <fputs@plt+0x38470>
   49640:	mov	r0, #23
   49644:	b	49858 <fputs@plt+0x38470>
   49648:	mov	r1, #1
   4964c:	str	r1, [lr]
   49650:	b	49914 <fputs@plt+0x3852c>
   49654:	mov	r0, #89	; 0x59
   49658:	b	49858 <fputs@plt+0x38470>
   4965c:	mov	r0, #91	; 0x5b
   49660:	b	49858 <fputs@plt+0x38470>
   49664:	mov	r0, #93	; 0x5d
   49668:	b	49858 <fputs@plt+0x38470>
   4966c:	mov	r0, #26
   49670:	b	49858 <fputs@plt+0x38470>
   49674:	mov	r0, #85	; 0x55
   49678:	b	49858 <fputs@plt+0x38470>
   4967c:	mov	r0, #96	; 0x60
   49680:	b	49858 <fputs@plt+0x38470>
   49684:	ldrb	r1, [r0, #1]
   49688:	sub	r1, r1, #48	; 0x30
   4968c:	cmp	r1, #10
   49690:	bcs	4976c <fputs@plt+0x38384>
   49694:	mov	r1, #132	; 0x84
   49698:	str	r1, [lr]
   4969c:	ldrb	r3, [r0]
   496a0:	cmp	r3, #48	; 0x30
   496a4:	bne	496d0 <fputs@plt+0x382e8>
   496a8:	ldrb	r1, [r0, #1]
   496ac:	orr	r1, r1, #32
   496b0:	cmp	r1, #120	; 0x78
   496b4:	bne	496d0 <fputs@plt+0x382e8>
   496b8:	ldrb	r2, [r0, #2]
   496bc:	movw	r1, #48044	; 0xbbac
   496c0:	movt	r1, #8
   496c4:	ldrb	r2, [r1, r2]
   496c8:	tst	r2, #8
   496cc:	bne	49864 <fputs@plt+0x3847c>
   496d0:	sub	r1, r3, #48	; 0x30
   496d4:	cmp	r1, #9
   496d8:	bhi	49704 <fputs@plt+0x3831c>
   496dc:	add	r2, r0, #1
   496e0:	mov	r1, #0
   496e4:	ldrb	r3, [r2, r1]
   496e8:	add	r1, r1, #1
   496ec:	sub	r4, r3, #48	; 0x30
   496f0:	cmp	r4, #10
   496f4:	bcc	496e4 <fputs@plt+0x382fc>
   496f8:	b	49708 <fputs@plt+0x38320>
   496fc:	mov	r0, #92	; 0x5c
   49700:	b	49858 <fputs@plt+0x38470>
   49704:	mov	r1, #0
   49708:	cmp	r3, #46	; 0x2e
   4970c:	bne	49734 <fputs@plt+0x3834c>
   49710:	add	r2, r0, r1
   49714:	add	r1, r1, #1
   49718:	ldrb	r2, [r2, #1]
   4971c:	sub	r2, r2, #48	; 0x30
   49720:	cmp	r2, #10
   49724:	bcc	49710 <fputs@plt+0x38328>
   49728:	mov	r2, #133	; 0x85
   4972c:	str	r2, [lr]
   49730:	ldrb	r3, [r0, r1]
   49734:	orr	r2, r3, #32
   49738:	cmp	r2, #101	; 0x65
   4973c:	bne	497d8 <fputs@plt+0x383f0>
   49740:	add	r2, r1, r0
   49744:	ldrb	r2, [r2, #1]
   49748:	sub	r4, r2, #48	; 0x30
   4974c:	cmp	r4, #9
   49750:	bhi	49790 <fputs@plt+0x383a8>
   49754:	add	r2, r1, #2
   49758:	b	497b0 <fputs@plt+0x383c8>
   4975c:	mov	r0, #86	; 0x56
   49760:	b	49858 <fputs@plt+0x38470>
   49764:	mov	r0, #90	; 0x5a
   49768:	b	49858 <fputs@plt+0x38470>
   4976c:	mov	r0, #122	; 0x7a
   49770:	b	49858 <fputs@plt+0x38470>
   49774:	add	r1, r1, #1
   49778:	ldrb	r2, [r0, r1]
   4977c:	cmp	r2, #0
   49780:	cmpne	r2, #10
   49784:	bne	49774 <fputs@plt+0x3838c>
   49788:	mov	r0, #160	; 0xa0
   4978c:	b	49910 <fputs@plt+0x38528>
   49790:	cmp	r2, #45	; 0x2d
   49794:	cmpne	r2, #43	; 0x2b
   49798:	bne	497d8 <fputs@plt+0x383f0>
   4979c:	add	r2, r1, #2
   497a0:	ldrb	r4, [r0, r2]
   497a4:	sub	r4, r4, #48	; 0x30
   497a8:	cmp	r4, #9
   497ac:	bhi	497d8 <fputs@plt+0x383f0>
   497b0:	ldrb	r1, [r0, r2]
   497b4:	add	r2, r2, #1
   497b8:	sub	r1, r1, #48	; 0x30
   497bc:	cmp	r1, #10
   497c0:	bcc	497b0 <fputs@plt+0x383c8>
   497c4:	mov	r1, #133	; 0x85
   497c8:	str	r1, [lr]
   497cc:	add	r1, r0, r2
   497d0:	ldrb	r3, [r1, #-1]
   497d4:	sub	r1, r2, #1
   497d8:	movw	r2, #48044	; 0xbbac
   497dc:	movt	r2, #8
   497e0:	ldrb	r3, [r2, r3]
   497e4:	tst	r3, #70	; 0x46
   497e8:	beq	49914 <fputs@plt+0x3852c>
   497ec:	add	r0, r0, #1
   497f0:	mov	r3, #161	; 0xa1
   497f4:	str	r3, [lr]
   497f8:	ldrb	r4, [r0, r1]
   497fc:	add	r1, r1, #1
   49800:	ldrb	r4, [r2, r4]
   49804:	tst	r4, #70	; 0x46
   49808:	bne	497f4 <fputs@plt+0x3840c>
   4980c:	b	49914 <fputs@plt+0x3852c>
   49810:	mov	r2, #27
   49814:	sub	r1, r1, #1
   49818:	str	r2, [lr]
   4981c:	mov	r2, lr
   49820:	pop	{r4, r5, fp, lr}
   49824:	b	4991c <fputs@plt+0x38534>
   49828:	mov	r0, #88	; 0x58
   4982c:	b	49848 <fputs@plt+0x38460>
   49830:	mov	r0, #80	; 0x50
   49834:	b	49858 <fputs@plt+0x38470>
   49838:	mov	ip, #161	; 0xa1
   4983c:	str	ip, [lr]
   49840:	b	49914 <fputs@plt+0x3852c>
   49844:	mov	r0, #87	; 0x57
   49848:	str	r0, [lr]
   4984c:	mov	r1, #2
   49850:	b	49914 <fputs@plt+0x3852c>
   49854:	mov	r0, #82	; 0x52
   49858:	str	r0, [lr]
   4985c:	mov	r1, #1
   49860:	b	49914 <fputs@plt+0x3852c>
   49864:	mov	r2, #3
   49868:	ldrb	r3, [r0, r2]
   4986c:	add	r2, r2, #1
   49870:	ldrb	r3, [r1, r3]
   49874:	tst	r3, #8
   49878:	bne	49868 <fputs@plt+0x38480>
   4987c:	sub	r1, r2, #1
   49880:	b	49914 <fputs@plt+0x3852c>
   49884:	add	r1, r1, #1
   49888:	ldrb	r2, [r0, r1]
   4988c:	cmp	r2, #0
   49890:	cmpne	r2, #39	; 0x27
   49894:	bne	49884 <fputs@plt+0x3849c>
   49898:	cmp	r2, #0
   4989c:	movwne	r2, #1
   498a0:	add	r1, r1, r2
   498a4:	b	49914 <fputs@plt+0x3852c>
   498a8:	cmp	r3, #39	; 0x27
   498ac:	movne	r0, #27
   498b0:	moveq	r0, #97	; 0x61
   498b4:	b	49910 <fputs@plt+0x38528>
   498b8:	add	r1, r0, #4
   498bc:	b	49788 <fputs@plt+0x383a0>
   498c0:	add	r2, r1, #1
   498c4:	ldrb	r4, [r0, r2]
   498c8:	mov	r1, r2
   498cc:	cmp	r4, #0
   498d0:	beq	498fc <fputs@plt+0x38514>
   498d4:	add	r2, r1, #1
   498d8:	cmp	r4, #41	; 0x29
   498dc:	beq	498ec <fputs@plt+0x38504>
   498e0:	ldrb	r5, [ip, r4]
   498e4:	ands	r5, r5, #1
   498e8:	beq	498c4 <fputs@plt+0x384dc>
   498ec:	cmp	r4, #41	; 0x29
   498f0:	bne	498fc <fputs@plt+0x38514>
   498f4:	mov	r1, r2
   498f8:	b	49904 <fputs@plt+0x3851c>
   498fc:	mov	r0, #161	; 0xa1
   49900:	str	r0, [lr]
   49904:	cmp	r3, #0
   49908:	bne	49914 <fputs@plt+0x3852c>
   4990c:	mov	r0, #161	; 0xa1
   49910:	str	r0, [lr]
   49914:	mov	r0, r1
   49918:	pop	{r4, r5, fp, pc}
   4991c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   49920:	add	fp, sp, #28
   49924:	mov	r8, r1
   49928:	cmp	r1, #2
   4992c:	blt	49a18 <fputs@plt+0x38630>
   49930:	mov	r1, r0
   49934:	movw	r7, #47732	; 0xba74
   49938:	ldrb	r3, [r1], r8
   4993c:	movt	r7, #8
   49940:	ldrb	r1, [r1, #-1]
   49944:	ldrb	r3, [r7, r3]
   49948:	ldrb	r1, [r7, r1]
   4994c:	eor	r3, r8, r3, lsl #2
   49950:	add	r1, r1, r1, lsl #1
   49954:	eor	r1, r3, r1
   49958:	movw	r3, #1033	; 0x409
   4995c:	movt	r3, #33026	; 0x8102
   49960:	smmla	r3, r1, r3, r1
   49964:	asr	r7, r3, #6
   49968:	add	r3, r7, r3, lsr #31
   4996c:	rsb	r3, r3, r3, lsl #7
   49970:	sub	r1, r1, r3
   49974:	movw	r3, #50783	; 0xc65f
   49978:	movt	r3, #8
   4997c:	ldrb	r1, [r3, r1]
   49980:	cmp	r1, #0
   49984:	beq	49a18 <fputs@plt+0x38630>
   49988:	movw	sl, #51034	; 0xc75a
   4998c:	movw	r9, #50910	; 0xc6de
   49990:	mvn	ip, #0
   49994:	movt	sl, #8
   49998:	movt	r9, #8
   4999c:	uxtab	r6, ip, r1
   499a0:	ldrb	r1, [sl, r6]
   499a4:	cmp	r1, r8
   499a8:	bne	499f8 <fputs@plt+0x38610>
   499ac:	movw	r1, #51158	; 0xc7d6
   499b0:	movw	r3, #50230	; 0xc436
   499b4:	mov	r4, r0
   499b8:	movt	r1, #8
   499bc:	movt	r3, #8
   499c0:	add	r1, r1, r6, lsl #1
   499c4:	ldrh	r1, [r1]
   499c8:	add	r7, r3, r1
   499cc:	mov	r1, r8
   499d0:	ldrb	lr, [r4]
   499d4:	ldrb	r3, [r7]
   499d8:	and	r5, lr, #223	; 0xdf
   499dc:	cmp	r5, r3
   499e0:	bne	499f8 <fputs@plt+0x38610>
   499e4:	add	r4, r4, #1
   499e8:	add	r7, r7, #1
   499ec:	subs	r1, r1, #1
   499f0:	bne	499d0 <fputs@plt+0x385e8>
   499f4:	b	49a08 <fputs@plt+0x38620>
   499f8:	ldrb	r1, [r9, r6]
   499fc:	cmp	r1, #0
   49a00:	bne	4999c <fputs@plt+0x385b4>
   49a04:	b	49a18 <fputs@plt+0x38630>
   49a08:	movw	r0, #51406	; 0xc8ce
   49a0c:	movt	r0, #8
   49a10:	ldrb	r0, [r0, r6]
   49a14:	str	r0, [r2]
   49a18:	mov	r0, r8
   49a1c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   49a20:	push	{r4, sl, fp, lr}
   49a24:	add	fp, sp, #8
   49a28:	ldr	lr, [r0, #24]
   49a2c:	mov	ip, r0
   49a30:	ldr	r0, [r0, #32]
   49a34:	ldr	lr, [lr, #88]	; 0x58
   49a38:	cmp	lr, r0
   49a3c:	ble	49a70 <fputs@plt+0x38688>
   49a40:	add	r4, r0, #1
   49a44:	ldr	lr, [fp, #8]
   49a48:	str	r4, [ip, #32]
   49a4c:	add	r4, r0, r0, lsl #2
   49a50:	ldr	ip, [ip, #4]
   49a54:	strb	r1, [ip, r4, lsl #2]!
   49a58:	mov	r1, #0
   49a5c:	stmib	ip, {r2, r3, lr}
   49a60:	str	r1, [ip, #16]
   49a64:	strb	r1, [ip, #3]
   49a68:	strb	r1, [ip, #1]
   49a6c:	pop	{r4, sl, fp, pc}
   49a70:	mov	r0, ip
   49a74:	pop	{r4, sl, fp, lr}
   49a78:	b	49a7c <fputs@plt+0x38694>
   49a7c:	push	{r4, r5, r6, r7, fp, lr}
   49a80:	add	fp, sp, #16
   49a84:	mov	r4, r3
   49a88:	mov	r5, r2
   49a8c:	mov	r6, r1
   49a90:	mov	r7, r0
   49a94:	bl	49ac0 <fputs@plt+0x386d8>
   49a98:	cmp	r0, #0
   49a9c:	beq	49aa8 <fputs@plt+0x386c0>
   49aa0:	mov	r0, #1
   49aa4:	pop	{r4, r5, r6, r7, fp, pc}
   49aa8:	mov	r0, r7
   49aac:	mov	r1, r6
   49ab0:	mov	r2, r5
   49ab4:	mov	r3, r4
   49ab8:	pop	{r4, r5, r6, r7, fp, lr}
   49abc:	b	49a20 <fputs@plt+0x38638>
   49ac0:	push	{r4, r5, r6, sl, fp, lr}
   49ac4:	add	fp, sp, #16
   49ac8:	ldr	r6, [r0, #24]
   49acc:	mov	r4, r0
   49ad0:	ldr	r1, [r0, #4]
   49ad4:	ldr	r3, [r6, #88]	; 0x58
   49ad8:	ldr	r0, [r6]
   49adc:	add	r2, r3, r3, lsl #2
   49ae0:	cmp	r3, #0
   49ae4:	mov	r3, #0
   49ae8:	lsl	r2, r2, #3
   49aec:	movweq	r2, #1020	; 0x3fc
   49af0:	bl	238a0 <fputs@plt+0x124b8>
   49af4:	mov	r5, r0
   49af8:	cmp	r0, #0
   49afc:	beq	49b60 <fputs@plt+0x38778>
   49b00:	ldr	r0, [r6]
   49b04:	cmp	r0, #0
   49b08:	beq	49b30 <fputs@plt+0x38748>
   49b0c:	ldr	r1, [r0, #288]	; 0x120
   49b10:	cmp	r1, r5
   49b14:	bhi	49b30 <fputs@plt+0x38748>
   49b18:	ldr	r1, [r0, #292]	; 0x124
   49b1c:	cmp	r1, r5
   49b20:	bls	49b30 <fputs@plt+0x38748>
   49b24:	mov	r1, #260	; 0x104
   49b28:	ldrh	r0, [r0, r1]
   49b2c:	b	49b44 <fputs@plt+0x3875c>
   49b30:	movw	r0, #16696	; 0x4138
   49b34:	movt	r0, #10
   49b38:	ldr	r1, [r0, #52]	; 0x34
   49b3c:	mov	r0, r5
   49b40:	blx	r1
   49b44:	movw	r1, #52429	; 0xcccd
   49b48:	movt	r1, #52428	; 0xcccc
   49b4c:	umull	r1, r2, r0, r1
   49b50:	lsr	r1, r2, #4
   49b54:	str	r1, [r6, #88]	; 0x58
   49b58:	str	r0, [r6, #92]	; 0x5c
   49b5c:	str	r5, [r4, #4]
   49b60:	cmp	r5, #0
   49b64:	mov	r0, #7
   49b68:	movwne	r0, #0
   49b6c:	pop	{r4, r5, r6, sl, fp, pc}
   49b70:	push	{r4, r5, r6, r7, fp, lr}
   49b74:	add	fp, sp, #16
   49b78:	mov	r4, r1
   49b7c:	ldrsb	r1, [r1, #1]
   49b80:	mov	r6, r3
   49b84:	mov	r5, r2
   49b88:	mov	r7, r0
   49b8c:	cmp	r1, #0
   49b90:	beq	49bac <fputs@plt+0x387c4>
   49b94:	ldr	r2, [r4, #16]
   49b98:	ldr	r0, [r7]
   49b9c:	bl	31bb4 <fputs@plt+0x207cc>
   49ba0:	mov	r0, #0
   49ba4:	str	r0, [r4, #16]
   49ba8:	strb	r0, [r4, #1]
   49bac:	cmn	r6, #1
   49bb0:	ble	49bc8 <fputs@plt+0x387e0>
   49bb4:	cmp	r6, #0
   49bb8:	beq	49bf4 <fputs@plt+0x3880c>
   49bbc:	cmp	r5, #0
   49bc0:	bne	49c08 <fputs@plt+0x38820>
   49bc4:	b	49c40 <fputs@plt+0x38858>
   49bc8:	ldr	r0, [r7, #4]
   49bcc:	movw	r1, #52429	; 0xcccd
   49bd0:	mov	r2, r5
   49bd4:	mov	r3, r6
   49bd8:	movt	r1, #52428	; 0xcccc
   49bdc:	sub	r0, r4, r0
   49be0:	asr	r0, r0, #2
   49be4:	mul	r1, r0, r1
   49be8:	mov	r0, r7
   49bec:	pop	{r4, r5, r6, r7, fp, lr}
   49bf0:	b	1d520 <fputs@plt+0xc138>
   49bf4:	cmp	r5, #0
   49bf8:	beq	49c40 <fputs@plt+0x38858>
   49bfc:	mov	r0, r5
   49c00:	bl	11220 <strlen@plt>
   49c04:	bic	r6, r0, #-1073741824	; 0xc0000000
   49c08:	asr	r0, r6, #31
   49c0c:	adds	r2, r6, #1
   49c10:	adc	r3, r0, #0
   49c14:	ldr	r0, [r7]
   49c18:	bl	238e0 <fputs@plt+0x124f8>
   49c1c:	cmp	r0, #0
   49c20:	beq	49c40 <fputs@plt+0x38858>
   49c24:	mov	r1, r5
   49c28:	mov	r2, r6
   49c2c:	mov	r7, r0
   49c30:	bl	11244 <memcpy@plt>
   49c34:	mov	r0, #0
   49c38:	strb	r0, [r7, r6]
   49c3c:	b	49c44 <fputs@plt+0x3885c>
   49c40:	mov	r7, #0
   49c44:	mov	r0, #255	; 0xff
   49c48:	strb	r0, [r4, #1]
   49c4c:	str	r7, [r4, #16]
   49c50:	pop	{r4, r5, r6, r7, fp, pc}
   49c54:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   49c58:	add	fp, sp, #28
   49c5c:	sub	sp, sp, #4
   49c60:	ldr	sl, [r0, #24]
   49c64:	ldrb	r3, [r0, #89]	; 0x59
   49c68:	mov	r8, r1
   49c6c:	ldr	r5, [r1]
   49c70:	ldr	r1, [r0, #32]
   49c74:	ldr	r2, [sl, #120]	; 0x78
   49c78:	and	r3, r3, #159	; 0x9f
   49c7c:	cmp	r1, #1
   49c80:	orr	r3, r3, #32
   49c84:	strb	r3, [r0, #89]	; 0x59
   49c88:	blt	49d8c <fputs@plt+0x389a4>
   49c8c:	ldr	r3, [r0, #4]
   49c90:	movw	r4, #51576	; 0xc978
   49c94:	movw	ip, #62356	; 0xf394
   49c98:	movw	lr, #62480	; 0xf410
   49c9c:	mov	r9, #237	; 0xed
   49ca0:	movt	r4, #8
   49ca4:	movt	ip, #3
   49ca8:	movt	lr, #3
   49cac:	add	r3, r3, #16
   49cb0:	ldrb	r7, [r3, #-16]
   49cb4:	cmp	r7, #12
   49cb8:	bhi	49d54 <fputs@plt+0x3896c>
   49cbc:	add	r6, pc, #0
   49cc0:	ldr	pc, [r6, r7, lsl #2]
   49cc4:	andeq	r9, r4, r0, lsr sp
   49cc8:	andeq	r9, r4, r0, lsr sp
   49ccc:	andeq	r9, r4, ip, lsl sp
   49cd0:	strdeq	r9, [r4], -r8
   49cd4:	andeq	r9, r4, r0, lsl sp
   49cd8:	strdeq	r9, [r4], -r8
   49cdc:	andeq	r9, r4, r0, lsl sp
   49ce0:	strdeq	r9, [r4], -r8
   49ce4:	andeq	r9, r4, r4, lsl #26
   49ce8:	andeq	r9, r4, r4, lsl #26
   49cec:	andeq	r9, r4, r4, lsl #26
   49cf0:	andeq	r9, r4, r0, asr #26
   49cf4:	andeq	r9, r4, r8, asr #26
   49cf8:	strb	r9, [r3, #-15]
   49cfc:	str	ip, [r3]
   49d00:	b	49d54 <fputs@plt+0x3896c>
   49d04:	ldrb	r6, [r0, #89]	; 0x59
   49d08:	and	r6, r6, #159	; 0x9f
   49d0c:	b	49d34 <fputs@plt+0x3894c>
   49d10:	strb	r9, [r3, #-15]
   49d14:	str	lr, [r3]
   49d18:	b	49d54 <fputs@plt+0x3896c>
   49d1c:	ldr	r6, [r3, #-8]
   49d20:	cmp	r6, #0
   49d24:	ldrbne	r6, [r0, #89]	; 0x59
   49d28:	andne	r6, r6, #223	; 0xdf
   49d2c:	strbne	r6, [r0, #89]	; 0x59
   49d30:	ldrb	r6, [r0, #89]	; 0x59
   49d34:	orr	r6, r6, #64	; 0x40
   49d38:	strb	r6, [r0, #89]	; 0x59
   49d3c:	b	49d54 <fputs@plt+0x3896c>
   49d40:	ldr	r6, [r3, #-32]	; 0xffffffe0
   49d44:	b	49d4c <fputs@plt+0x38964>
   49d48:	ldr	r6, [r3, #-8]
   49d4c:	cmp	r6, r5
   49d50:	movgt	r5, r6
   49d54:	ldrb	r6, [r4, r7]
   49d58:	sub	r1, r1, #1
   49d5c:	tst	r6, #1
   49d60:	strb	r6, [r3, #-14]
   49d64:	beq	49d80 <fputs@plt+0x38998>
   49d68:	ldr	r7, [r3, #-8]
   49d6c:	cmn	r7, #1
   49d70:	bgt	49d80 <fputs@plt+0x38998>
   49d74:	mvn	r6, r7
   49d78:	ldr	r6, [r2, r6, lsl #2]
   49d7c:	str	r6, [r3, #-8]
   49d80:	add	r3, r3, #20
   49d84:	cmp	r1, #0
   49d88:	bgt	49cb0 <fputs@plt+0x388c8>
   49d8c:	ldr	r1, [sl, #120]	; 0x78
   49d90:	ldr	r0, [r0]
   49d94:	bl	13dc4 <fputs@plt+0x29dc>
   49d98:	mov	r0, #0
   49d9c:	str	r0, [sl, #116]	; 0x74
   49da0:	str	r0, [sl, #120]	; 0x78
   49da4:	str	r5, [r8]
   49da8:	sub	sp, fp, #28
   49dac:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   49db0:	push	{r4, r5, fp, lr}
   49db4:	add	fp, sp, #8
   49db8:	mov	r4, r0
   49dbc:	ldr	r0, [r0]
   49dc0:	mov	r5, #0
   49dc4:	ldrb	r1, [r0, #149]	; 0x95
   49dc8:	cmp	r1, #0
   49dcc:	bne	49df4 <fputs@plt+0x38a0c>
   49dd0:	add	r1, r4, #4
   49dd4:	bl	226dc <fputs@plt+0x112f4>
   49dd8:	cmp	r0, #0
   49ddc:	beq	49df4 <fputs@plt+0x38a0c>
   49de0:	str	r0, [r4, #12]
   49de4:	mov	r5, r0
   49de8:	ldr	r1, [r4, #68]	; 0x44
   49dec:	add	r1, r1, #1
   49df0:	str	r1, [r4, #68]	; 0x44
   49df4:	mov	r0, r5
   49df8:	pop	{r4, r5, fp, pc}
   49dfc:	push	{r4, r5, r6, sl, fp, lr}
   49e00:	add	fp, sp, #16
   49e04:	mov	r6, r0
   49e08:	ldr	r0, [r1, #48]	; 0x30
   49e0c:	mov	r4, r2
   49e10:	mov	r2, #8
   49e14:	mov	r5, r1
   49e18:	ldr	r1, [r1, #52]	; 0x34
   49e1c:	add	r2, r2, r0, lsl #2
   49e20:	mov	r0, r6
   49e24:	asr	r3, r2, #31
   49e28:	bl	238a0 <fputs@plt+0x124b8>
   49e2c:	cmp	r0, #0
   49e30:	beq	49e54 <fputs@plt+0x38a6c>
   49e34:	ldr	r1, [r5, #48]	; 0x30
   49e38:	add	r2, r1, #1
   49e3c:	str	r2, [r5, #48]	; 0x30
   49e40:	str	r4, [r0, r1, lsl #2]
   49e44:	mov	r1, #0
   49e48:	str	r1, [r0, r2, lsl #2]
   49e4c:	str	r0, [r5, #52]	; 0x34
   49e50:	pop	{r4, r5, r6, sl, fp, pc}
   49e54:	mov	r0, r6
   49e58:	mov	r1, r4
   49e5c:	pop	{r4, r5, r6, sl, fp, lr}
   49e60:	b	13dc4 <fputs@plt+0x29dc>
   49e64:	push	{r4, r5, r6, sl, fp, lr}
   49e68:	add	fp, sp, #16
   49e6c:	ldr	r5, [r1, #16]
   49e70:	cmp	r5, #0
   49e74:	beq	49ea8 <fputs@plt+0x38ac0>
   49e78:	mov	r4, r1
   49e7c:	mov	r1, r5
   49e80:	mov	r6, r0
   49e84:	bl	49eac <fputs@plt+0x38ac4>
   49e88:	mov	r0, r6
   49e8c:	mov	r1, r5
   49e90:	bl	49f28 <fputs@plt+0x38b40>
   49e94:	mov	r0, r6
   49e98:	mov	r1, r5
   49e9c:	bl	13dc4 <fputs@plt+0x29dc>
   49ea0:	mov	r0, #0
   49ea4:	str	r0, [r4, #16]
   49ea8:	pop	{r4, r5, r6, sl, fp, pc}
   49eac:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   49eb0:	add	fp, sp, #24
   49eb4:	ldr	r8, [r1, #4]
   49eb8:	cmp	r8, #0
   49ebc:	beq	49f24 <fputs@plt+0x38b3c>
   49ec0:	mov	r4, r0
   49ec4:	ldrsh	r0, [r1, #34]	; 0x22
   49ec8:	mov	r6, r1
   49ecc:	cmp	r0, #1
   49ed0:	blt	49f14 <fputs@plt+0x38b2c>
   49ed4:	mov	r7, #0
   49ed8:	mov	r5, r8
   49edc:	mov	r0, r4
   49ee0:	ldr	r1, [r5, r7, lsl #4]!
   49ee4:	bl	13dc4 <fputs@plt+0x29dc>
   49ee8:	ldr	r1, [r5, #4]
   49eec:	mov	r0, r4
   49ef0:	bl	47818 <fputs@plt+0x36430>
   49ef4:	ldr	r1, [r5, #8]
   49ef8:	mov	r0, r4
   49efc:	bl	13dc4 <fputs@plt+0x29dc>
   49f00:	ldrsh	r0, [r6, #34]	; 0x22
   49f04:	add	r7, r7, #1
   49f08:	cmp	r7, r0
   49f0c:	blt	49ed8 <fputs@plt+0x38af0>
   49f10:	ldr	r8, [r6, #4]
   49f14:	mov	r0, r4
   49f18:	mov	r1, r8
   49f1c:	pop	{r4, r5, r6, r7, r8, sl, fp, lr}
   49f20:	b	13dc4 <fputs@plt+0x29dc>
   49f24:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   49f28:	push	{r4, r5, r6, sl, fp, lr}
   49f2c:	add	fp, sp, #16
   49f30:	mov	r5, r1
   49f34:	mov	r4, r0
   49f38:	cmp	r0, #0
   49f3c:	beq	49f4c <fputs@plt+0x38b64>
   49f40:	ldr	r0, [r4, #456]	; 0x1c8
   49f44:	cmp	r0, #0
   49f48:	bne	49f94 <fputs@plt+0x38bac>
   49f4c:	ldr	r1, [r5, #56]	; 0x38
   49f50:	mov	r0, #0
   49f54:	str	r0, [r5, #56]	; 0x38
   49f58:	cmp	r1, #0
   49f5c:	beq	49f94 <fputs@plt+0x38bac>
   49f60:	ldr	r3, [r1]
   49f64:	ldr	r2, [r1, #24]
   49f68:	cmp	r3, #0
   49f6c:	beq	49f80 <fputs@plt+0x38b98>
   49f70:	ldr	r6, [r3, #344]	; 0x158
   49f74:	str	r6, [r1, #24]
   49f78:	str	r1, [r3, #344]	; 0x158
   49f7c:	b	49f88 <fputs@plt+0x38ba0>
   49f80:	str	r1, [r5, #56]	; 0x38
   49f84:	str	r0, [r1, #24]
   49f88:	cmp	r2, #0
   49f8c:	mov	r1, r2
   49f90:	bne	49f60 <fputs@plt+0x38b78>
   49f94:	ldr	r1, [r5, #52]	; 0x34
   49f98:	cmp	r1, #0
   49f9c:	beq	49fe8 <fputs@plt+0x38c00>
   49fa0:	ldr	r0, [r5, #48]	; 0x30
   49fa4:	cmp	r0, #1
   49fa8:	blt	49fdc <fputs@plt+0x38bf4>
   49fac:	mov	r6, #0
   49fb0:	cmp	r6, #1
   49fb4:	beq	49fcc <fputs@plt+0x38be4>
   49fb8:	ldr	r0, [r5, #52]	; 0x34
   49fbc:	ldr	r1, [r0, r6, lsl #2]
   49fc0:	mov	r0, r4
   49fc4:	bl	13dc4 <fputs@plt+0x29dc>
   49fc8:	ldr	r0, [r5, #48]	; 0x30
   49fcc:	add	r6, r6, #1
   49fd0:	cmp	r6, r0
   49fd4:	blt	49fb0 <fputs@plt+0x38bc8>
   49fd8:	ldr	r1, [r5, #52]	; 0x34
   49fdc:	mov	r0, r4
   49fe0:	pop	{r4, r5, r6, sl, fp, lr}
   49fe4:	b	13dc4 <fputs@plt+0x29dc>
   49fe8:	pop	{r4, r5, r6, sl, fp, pc}
   49fec:	push	{r4, sl, fp, lr}
   49ff0:	add	fp, sp, #8
   49ff4:	mov	r1, r0
   49ff8:	ldr	r0, [r0, #344]	; 0x158
   49ffc:	mov	r2, #0
   4a000:	str	r2, [r1, #344]	; 0x158
   4a004:	cmp	r0, #0
   4a008:	popeq	{r4, sl, fp, pc}
   4a00c:	ldr	r1, [r1, #4]
   4a010:	cmp	r1, #0
   4a014:	beq	4a02c <fputs@plt+0x38c44>
   4a018:	ldrb	r2, [r1, #87]	; 0x57
   4a01c:	orr	r2, r2, #1
   4a020:	strb	r2, [r1, #87]	; 0x57
   4a024:	ldr	r1, [r1, #52]	; 0x34
   4a028:	b	4a010 <fputs@plt+0x38c28>
   4a02c:	ldr	r4, [r0, #24]
   4a030:	bl	31cf0 <fputs@plt+0x20908>
   4a034:	cmp	r4, #0
   4a038:	mov	r0, r4
   4a03c:	bne	4a02c <fputs@plt+0x38c44>
   4a040:	pop	{r4, sl, fp, pc}
   4a044:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   4a048:	add	fp, sp, #24
   4a04c:	mov	r4, r0
   4a050:	ldr	r0, [r0, #20]
   4a054:	cmp	r0, #2
   4a058:	ble	4a0d8 <fputs@plt+0x38cf0>
   4a05c:	mov	r5, #2
   4a060:	mov	r8, #0
   4a064:	mov	r7, #0
   4a068:	ldr	r0, [r4, #16]
   4a06c:	add	r6, r0, r7, lsl #4
   4a070:	ldr	r1, [r6, #36]	; 0x24
   4a074:	cmp	r1, #0
   4a078:	beq	4a0a0 <fputs@plt+0x38cb8>
   4a07c:	add	r1, r7, #2
   4a080:	cmp	r5, r1
   4a084:	bge	4a098 <fputs@plt+0x38cb0>
   4a088:	add	r1, r6, #32
   4a08c:	add	r0, r0, r5, lsl #4
   4a090:	vld1.32	{d16-d17}, [r1]
   4a094:	vst1.32	{d16-d17}, [r0]
   4a098:	add	r5, r5, #1
   4a09c:	b	4a0b0 <fputs@plt+0x38cc8>
   4a0a0:	ldr	r1, [r6, #32]
   4a0a4:	mov	r0, r4
   4a0a8:	bl	13dc4 <fputs@plt+0x29dc>
   4a0ac:	str	r8, [r6, #32]
   4a0b0:	ldr	r0, [r4, #20]
   4a0b4:	add	r2, r7, #3
   4a0b8:	add	r1, r7, #1
   4a0bc:	mov	r7, r1
   4a0c0:	cmp	r2, r0
   4a0c4:	blt	4a068 <fputs@plt+0x38c80>
   4a0c8:	cmp	r5, #2
   4a0cc:	str	r5, [r4, #20]
   4a0d0:	ble	4a0e0 <fputs@plt+0x38cf8>
   4a0d4:	b	4a114 <fputs@plt+0x38d2c>
   4a0d8:	mov	r0, #2
   4a0dc:	str	r0, [r4, #20]
   4a0e0:	ldr	r1, [r4, #16]
   4a0e4:	add	r5, r4, #392	; 0x188
   4a0e8:	cmp	r1, r5
   4a0ec:	beq	4a114 <fputs@plt+0x38d2c>
   4a0f0:	mov	r0, r1
   4a0f4:	vld1.32	{d16-d17}, [r0]!
   4a0f8:	vld1.32	{d18-d19}, [r0]
   4a0fc:	mov	r0, r5
   4a100:	vst1.32	{d16-d17}, [r0]!
   4a104:	vst1.32	{d18-d19}, [r0]
   4a108:	mov	r0, r4
   4a10c:	bl	13dc4 <fputs@plt+0x29dc>
   4a110:	str	r5, [r4, #16]
   4a114:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   4a118:	cmp	r1, #0
   4a11c:	bxeq	lr
   4a120:	push	{r4, r5, r6, sl, fp, lr}
   4a124:	add	fp, sp, #16
   4a128:	ldr	r6, [r1, #28]
   4a12c:	mov	r4, r1
   4a130:	mov	r5, r0
   4a134:	ldr	r1, [r6, #16]
   4a138:	bl	47818 <fputs@plt+0x36430>
   4a13c:	ldr	r1, [r6, #20]
   4a140:	mov	r0, r5
   4a144:	bl	478b8 <fputs@plt+0x364d0>
   4a148:	ldr	r1, [r6, #8]
   4a14c:	mov	r0, r5
   4a150:	mov	r2, #1
   4a154:	bl	47938 <fputs@plt+0x36550>
   4a158:	ldr	r1, [r4, #12]
   4a15c:	mov	r0, r5
   4a160:	bl	47818 <fputs@plt+0x36430>
   4a164:	mov	r0, r5
   4a168:	mov	r1, r4
   4a16c:	pop	{r4, r5, r6, sl, fp, lr}
   4a170:	b	13dc4 <fputs@plt+0x29dc>
   4a174:	ldr	r2, [r0]
   4a178:	add	ip, r2, #1
   4a17c:	str	ip, [r0]
   4a180:	ldrb	r1, [r2]
   4a184:	cmp	r1, #192	; 0xc0
   4a188:	movcc	r0, r1
   4a18c:	bxcc	lr
   4a190:	movw	r3, #49032	; 0xbf88
   4a194:	movt	r3, #8
   4a198:	add	r1, r1, r3
   4a19c:	ldrb	r3, [ip]
   4a1a0:	ldrb	r1, [r1, #-192]	; 0xffffff40
   4a1a4:	and	r3, r3, #192	; 0xc0
   4a1a8:	cmp	r3, #128	; 0x80
   4a1ac:	bne	4a1d8 <fputs@plt+0x38df0>
   4a1b0:	add	r2, r2, #2
   4a1b4:	str	r2, [r0]
   4a1b8:	ldrb	r3, [r2, #-1]
   4a1bc:	ldrb	ip, [r2]
   4a1c0:	add	r2, r2, #1
   4a1c4:	and	r3, r3, #63	; 0x3f
   4a1c8:	orr	r1, r3, r1, lsl #6
   4a1cc:	and	r3, ip, #192	; 0xc0
   4a1d0:	cmp	r3, #128	; 0x80
   4a1d4:	beq	4a1b4 <fputs@plt+0x38dcc>
   4a1d8:	mov	r0, r1
   4a1dc:	movw	r2, #32767	; 0x7fff
   4a1e0:	bfc	r0, #0, #11
   4a1e4:	cmp	r0, #55296	; 0xd800
   4a1e8:	mov	r0, r1
   4a1ec:	movweq	r0, #65533	; 0xfffd
   4a1f0:	cmp	r1, #128	; 0x80
   4a1f4:	movwcc	r0, #65533	; 0xfffd
   4a1f8:	cmp	r2, r1, lsr #1
   4a1fc:	movweq	r0, #65533	; 0xfffd
   4a200:	bx	lr
   4a204:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   4a208:	add	fp, sp, #28
   4a20c:	sub	sp, sp, #20
   4a210:	mov	r8, r0
   4a214:	mov	r0, #0
   4a218:	mov	r5, r3
   4a21c:	mov	r7, r2
   4a220:	mov	r6, r1
   4a224:	cmp	r8, #0
   4a228:	str	r0, [sp, #16]
   4a22c:	beq	4a244 <fputs@plt+0x38e5c>
   4a230:	mov	r0, r8
   4a234:	mov	r2, #544	; 0x220
   4a238:	mov	r3, #0
   4a23c:	bl	238e0 <fputs@plt+0x124f8>
   4a240:	b	4a250 <fputs@plt+0x38e68>
   4a244:	mov	r0, #544	; 0x220
   4a248:	mov	r1, #0
   4a24c:	bl	1438c <fputs@plt+0x2fa4>
   4a250:	mov	sl, r0
   4a254:	mov	r4, #7
   4a258:	cmp	r0, #0
   4a25c:	beq	4a33c <fputs@plt+0x38f54>
   4a260:	str	r5, [sp, #8]
   4a264:	ldr	r5, [fp, #8]
   4a268:	mov	r0, sl
   4a26c:	mov	r1, #0
   4a270:	mov	r2, #544	; 0x220
   4a274:	str	r6, [sp, #12]
   4a278:	mov	r6, #0
   4a27c:	bl	1119c <memset@plt>
   4a280:	str	r5, [sl, #480]	; 0x1e0
   4a284:	ldr	r1, [r8, #20]
   4a288:	cmp	r1, #1
   4a28c:	blt	4a2d4 <fputs@plt+0x38eec>
   4a290:	mov	r9, #0
   4a294:	ldr	r0, [r8, #16]
   4a298:	add	r0, r0, r9, lsl #4
   4a29c:	ldr	r0, [r0, #4]
   4a2a0:	cmp	r0, #0
   4a2a4:	beq	4a2c8 <fputs@plt+0x38ee0>
   4a2a8:	ldm	r0, {r1, r2}
   4a2ac:	str	r1, [r2, #4]
   4a2b0:	mov	r1, #1
   4a2b4:	mov	r2, #1
   4a2b8:	bl	2e4a8 <fputs@plt+0x1d0c0>
   4a2bc:	cmp	r0, #0
   4a2c0:	bne	4a358 <fputs@plt+0x38f70>
   4a2c4:	ldr	r1, [r8, #20]
   4a2c8:	add	r9, r9, #1
   4a2cc:	cmp	r9, r1
   4a2d0:	blt	4a294 <fputs@plt+0x38eac>
   4a2d4:	mov	r0, r8
   4a2d8:	bl	49fec <fputs@plt+0x38c04>
   4a2dc:	str	r6, [sl, #428]	; 0x1ac
   4a2e0:	ldr	r6, [sp, #12]
   4a2e4:	cmp	r7, #0
   4a2e8:	str	r8, [sl]
   4a2ec:	bmi	4a344 <fputs@plt+0x38f5c>
   4a2f0:	beq	4a304 <fputs@plt+0x38f1c>
   4a2f4:	add	r0, r7, r6
   4a2f8:	ldrb	r0, [r0, #-1]
   4a2fc:	cmp	r0, #0
   4a300:	beq	4a344 <fputs@plt+0x38f5c>
   4a304:	ldr	r0, [r8, #96]	; 0x60
   4a308:	cmp	r0, r7
   4a30c:	bge	4a384 <fputs@plt+0x38f9c>
   4a310:	movw	r2, #2311	; 0x907
   4a314:	mov	r0, r8
   4a318:	mov	r1, #18
   4a31c:	movt	r2, #9
   4a320:	bl	17298 <fputs@plt+0x5eb0>
   4a324:	ldrb	r0, [r8, #69]	; 0x45
   4a328:	cmp	r0, #0
   4a32c:	beq	4a520 <fputs@plt+0x39138>
   4a330:	mov	r0, r8
   4a334:	bl	31e1c <fputs@plt+0x20a34>
   4a338:	b	4a704 <fputs@plt+0x3931c>
   4a33c:	mov	r0, #0
   4a340:	b	4a708 <fputs@plt+0x39320>
   4a344:	add	r2, sp, #16
   4a348:	mov	r0, sl
   4a34c:	mov	r1, r6
   4a350:	bl	1f548 <fputs@plt+0xe160>
   4a354:	b	4a3f8 <fputs@plt+0x39010>
   4a358:	mov	r5, r0
   4a35c:	ldr	r0, [r8, #16]
   4a360:	movw	r2, #2281	; 0x8e9
   4a364:	movt	r2, #9
   4a368:	mov	r1, r5
   4a36c:	ldr	r3, [r0, r9, lsl #4]
   4a370:	mov	r0, r8
   4a374:	bl	17298 <fputs@plt+0x5eb0>
   4a378:	mov	r0, sl
   4a37c:	mov	r4, r5
   4a380:	b	4a708 <fputs@plt+0x39320>
   4a384:	cmp	r6, #0
   4a388:	beq	4a3f0 <fputs@plt+0x39008>
   4a38c:	asr	r0, r7, #31
   4a390:	adds	r2, r7, #1
   4a394:	adc	r3, r0, #0
   4a398:	mov	r0, r8
   4a39c:	bl	238e0 <fputs@plt+0x124f8>
   4a3a0:	cmp	r0, #0
   4a3a4:	beq	4a3f0 <fputs@plt+0x39008>
   4a3a8:	mov	r1, r6
   4a3ac:	mov	r2, r7
   4a3b0:	mov	r5, r0
   4a3b4:	bl	11244 <memcpy@plt>
   4a3b8:	mov	r0, #0
   4a3bc:	add	r2, sp, #16
   4a3c0:	mov	r1, r5
   4a3c4:	strb	r0, [r5, r7]
   4a3c8:	mov	r0, sl
   4a3cc:	bl	1f548 <fputs@plt+0xe160>
   4a3d0:	ldr	r0, [sl, #484]	; 0x1e4
   4a3d4:	mov	r1, r5
   4a3d8:	sub	r0, r0, r5
   4a3dc:	add	r0, r6, r0
   4a3e0:	str	r0, [sl, #484]	; 0x1e4
   4a3e4:	mov	r0, r8
   4a3e8:	bl	13dc4 <fputs@plt+0x29dc>
   4a3ec:	b	4a3f8 <fputs@plt+0x39010>
   4a3f0:	add	r0, r6, r7
   4a3f4:	str	r0, [sl, #484]	; 0x1e4
   4a3f8:	ldr	r0, [sl, #12]
   4a3fc:	cmp	r0, #101	; 0x65
   4a400:	moveq	r0, #0
   4a404:	streq	r0, [sl, #12]
   4a408:	ldrb	r0, [sl, #17]
   4a40c:	cmp	r0, #0
   4a410:	beq	4a4c4 <fputs@plt+0x390dc>
   4a414:	ldr	r6, [sl]
   4a418:	ldr	r0, [r6, #20]
   4a41c:	cmp	r0, #1
   4a420:	blt	4a4c4 <fputs@plt+0x390dc>
   4a424:	mov	r7, #0
   4a428:	mov	r9, #17
   4a42c:	ldr	r0, [r6, #16]
   4a430:	add	r1, r0, r7, lsl #4
   4a434:	ldr	r5, [r1, #4]
   4a438:	cmp	r5, #0
   4a43c:	beq	4a4b4 <fputs@plt+0x390cc>
   4a440:	ldrb	r1, [r5, #8]
   4a444:	mov	r4, #0
   4a448:	cmp	r1, #0
   4a44c:	bne	4a46c <fputs@plt+0x39084>
   4a450:	mov	r0, r5
   4a454:	mov	r1, #0
   4a458:	bl	17ae8 <fputs@plt+0x6700>
   4a45c:	cmp	r0, #0
   4a460:	bne	4a69c <fputs@plt+0x392b4>
   4a464:	ldr	r0, [r6, #16]
   4a468:	mov	r4, #1
   4a46c:	ldm	r5, {r1, r2}
   4a470:	add	r0, r0, r7, lsl #4
   4a474:	str	r1, [r2, #4]
   4a478:	ldr	r1, [r2, #12]
   4a47c:	ldr	r0, [r0, #12]
   4a480:	ldr	r1, [r1, #56]	; 0x38
   4a484:	ldr	r0, [r0]
   4a488:	ldr	r1, [r1, #40]	; 0x28
   4a48c:	rev	r1, r1
   4a490:	cmp	r1, r0
   4a494:	beq	4a4a8 <fputs@plt+0x390c0>
   4a498:	mov	r0, r6
   4a49c:	mov	r1, r7
   4a4a0:	bl	3e7fc <fputs@plt+0x2d414>
   4a4a4:	str	r9, [sl, #12]
   4a4a8:	cmp	r4, #0
   4a4ac:	movne	r0, r5
   4a4b0:	blne	48c40 <fputs@plt+0x37858>
   4a4b4:	ldr	r0, [r6, #20]
   4a4b8:	add	r7, r7, #1
   4a4bc:	cmp	r7, r0
   4a4c0:	blt	4a42c <fputs@plt+0x39044>
   4a4c4:	ldrb	r1, [r8, #69]	; 0x45
   4a4c8:	ldr	r0, [fp, #16]
   4a4cc:	cmp	r1, #0
   4a4d0:	movne	r1, #7
   4a4d4:	strne	r1, [sl, #12]
   4a4d8:	cmp	r0, #0
   4a4dc:	ldrne	r1, [sl, #484]	; 0x1e4
   4a4e0:	strne	r1, [r0]
   4a4e4:	ldr	r4, [sl, #12]
   4a4e8:	cmp	r4, #0
   4a4ec:	bne	4a594 <fputs@plt+0x391ac>
   4a4f0:	ldr	r0, [sl, #8]
   4a4f4:	cmp	r0, #0
   4a4f8:	beq	4a594 <fputs@plt+0x391ac>
   4a4fc:	ldrb	r1, [sl, #453]	; 0x1c5
   4a500:	cmp	r1, #0
   4a504:	beq	4a594 <fputs@plt+0x391ac>
   4a508:	cmp	r1, #2
   4a50c:	bne	4a52c <fputs@plt+0x39144>
   4a510:	mov	r7, #12
   4a514:	mov	r6, #8
   4a518:	mov	r1, #4
   4a51c:	b	4a538 <fputs@plt+0x39150>
   4a520:	ldr	r0, [r8, #56]	; 0x38
   4a524:	and	r4, r0, #18
   4a528:	b	4a704 <fputs@plt+0x3931c>
   4a52c:	mov	r6, #0
   4a530:	mov	r1, #8
   4a534:	mov	r7, #8
   4a538:	bl	4a750 <fputs@plt+0x39368>
   4a53c:	movw	r0, #51740	; 0xca1c
   4a540:	sub	r7, r7, r6
   4a544:	mov	r9, #0
   4a548:	movt	r0, #8
   4a54c:	add	r5, r0, r6, lsl #2
   4a550:	mov	r6, #0
   4a554:	ldr	r0, [sl, #8]
   4a558:	ldr	r1, [r0]
   4a55c:	ldrb	r1, [r1, #69]	; 0x45
   4a560:	cmp	r1, #0
   4a564:	bne	4a584 <fputs@plt+0x3919c>
   4a568:	ldr	r0, [r0, #16]
   4a56c:	ldr	r1, [r5]
   4a570:	mvn	r2, #0
   4a574:	mov	r3, #1
   4a578:	str	r9, [sp]
   4a57c:	add	r0, r0, r6
   4a580:	bl	1a320 <fputs@plt+0x8f38>
   4a584:	add	r6, r6, #40	; 0x28
   4a588:	add	r5, r5, #4
   4a58c:	subs	r7, r7, #1
   4a590:	bne	4a554 <fputs@plt+0x3916c>
   4a594:	ldrb	r0, [r8, #149]	; 0x95
   4a598:	cmp	r0, #0
   4a59c:	bne	4a614 <fputs@plt+0x3922c>
   4a5a0:	ldr	r5, [sl, #8]
   4a5a4:	cmp	r5, #0
   4a5a8:	beq	4a614 <fputs@plt+0x3922c>
   4a5ac:	ldr	r1, [sp, #12]
   4a5b0:	mov	r9, #0
   4a5b4:	cmp	r1, #0
   4a5b8:	beq	4a5fc <fputs@plt+0x39214>
   4a5bc:	ldr	r0, [sl, #484]	; 0x1e4
   4a5c0:	sub	r6, r0, r1
   4a5c4:	asr	r0, r6, #31
   4a5c8:	adds	r2, r6, #1
   4a5cc:	adc	r3, r0, #0
   4a5d0:	ldr	r0, [r5]
   4a5d4:	bl	238e0 <fputs@plt+0x124f8>
   4a5d8:	cmp	r0, #0
   4a5dc:	beq	4a5fc <fputs@plt+0x39214>
   4a5e0:	ldr	r1, [sp, #12]
   4a5e4:	mov	r2, r6
   4a5e8:	mov	r7, r0
   4a5ec:	bl	11244 <memcpy@plt>
   4a5f0:	mov	r0, #0
   4a5f4:	mov	r9, r7
   4a5f8:	strb	r0, [r7, r6]
   4a5fc:	str	r9, [r5, #168]	; 0xa8
   4a600:	ldr	r1, [sp, #8]
   4a604:	ldrb	r0, [r5, #89]	; 0x59
   4a608:	and	r0, r0, #127	; 0x7f
   4a60c:	orr	r0, r0, r1, lsl #7
   4a610:	strb	r0, [r5, #89]	; 0x59
   4a614:	ldr	r0, [sl, #8]
   4a618:	cmp	r0, #0
   4a61c:	beq	4a63c <fputs@plt+0x39254>
   4a620:	cmp	r4, #0
   4a624:	bne	4a634 <fputs@plt+0x3924c>
   4a628:	ldrb	r1, [r8, #69]	; 0x45
   4a62c:	cmp	r1, #0
   4a630:	beq	4a63c <fputs@plt+0x39254>
   4a634:	bl	199f4 <fputs@plt+0x860c>
   4a638:	b	4a644 <fputs@plt+0x3925c>
   4a63c:	ldr	r1, [fp, #12]
   4a640:	str	r0, [r1]
   4a644:	ldr	r5, [sp, #16]
   4a648:	cmp	r5, #0
   4a64c:	beq	4a674 <fputs@plt+0x3928c>
   4a650:	movw	r2, #62776	; 0xf538
   4a654:	mov	r0, r8
   4a658:	mov	r1, r4
   4a65c:	mov	r3, r5
   4a660:	movt	r2, #8
   4a664:	bl	17298 <fputs@plt+0x5eb0>
   4a668:	mov	r0, r8
   4a66c:	mov	r1, r5
   4a670:	b	4a6f4 <fputs@plt+0x3930c>
   4a674:	cmp	r4, #0
   4a678:	str	r4, [r8, #52]	; 0x34
   4a67c:	bne	4a68c <fputs@plt+0x392a4>
   4a680:	ldr	r0, [r8, #240]	; 0xf0
   4a684:	cmp	r0, #0
   4a688:	beq	4a6f8 <fputs@plt+0x39310>
   4a68c:	mov	r0, r8
   4a690:	mov	r1, r4
   4a694:	bl	260c8 <fputs@plt+0x14ce0>
   4a698:	b	4a6f8 <fputs@plt+0x39310>
   4a69c:	cmp	r0, #7
   4a6a0:	movwne	r1, #3082	; 0xc0a
   4a6a4:	cmpne	r0, r1
   4a6a8:	bne	4a4c4 <fputs@plt+0x390dc>
   4a6ac:	ldrb	r0, [r6, #69]	; 0x45
   4a6b0:	cmp	r0, #0
   4a6b4:	bne	4a4c4 <fputs@plt+0x390dc>
   4a6b8:	ldrb	r0, [r6, #70]	; 0x46
   4a6bc:	cmp	r0, #0
   4a6c0:	bne	4a4c4 <fputs@plt+0x390dc>
   4a6c4:	mov	r0, #1
   4a6c8:	strb	r0, [r6, #69]	; 0x45
   4a6cc:	ldr	r1, [r6, #164]	; 0xa4
   4a6d0:	cmp	r1, #1
   4a6d4:	strge	r0, [r6, #248]	; 0xf8
   4a6d8:	ldr	r0, [r6, #256]	; 0x100
   4a6dc:	add	r0, r0, #1
   4a6e0:	str	r0, [r6, #256]	; 0x100
   4a6e4:	b	4a4c4 <fputs@plt+0x390dc>
   4a6e8:	ldr	r0, [r1, #4]
   4a6ec:	str	r0, [sl, #532]	; 0x214
   4a6f0:	mov	r0, r8
   4a6f4:	bl	13dc4 <fputs@plt+0x29dc>
   4a6f8:	ldr	r1, [sl, #532]	; 0x214
   4a6fc:	cmp	r1, #0
   4a700:	bne	4a6e8 <fputs@plt+0x39300>
   4a704:	mov	r0, sl
   4a708:	bl	1dae4 <fputs@plt+0xc6fc>
   4a70c:	mov	r0, r8
   4a710:	mov	r1, sl
   4a714:	bl	13dc4 <fputs@plt+0x29dc>
   4a718:	movw	r0, #3082	; 0xc0a
   4a71c:	cmp	r4, r0
   4a720:	beq	4a73c <fputs@plt+0x39354>
   4a724:	ldrb	r0, [r8, #69]	; 0x45
   4a728:	cmp	r0, #0
   4a72c:	bne	4a73c <fputs@plt+0x39354>
   4a730:	ldr	r0, [r8, #56]	; 0x38
   4a734:	and	r0, r0, r4
   4a738:	b	4a748 <fputs@plt+0x39360>
   4a73c:	mov	r0, r8
   4a740:	bl	31e1c <fputs@plt+0x20a34>
   4a744:	mov	r0, #7
   4a748:	sub	sp, fp, #28
   4a74c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   4a750:	push	{r4, r5, r6, r7, fp, lr}
   4a754:	add	fp, sp, #16
   4a758:	mov	r4, r0
   4a75c:	mov	r5, r1
   4a760:	ldr	r7, [r0]
   4a764:	ldr	r0, [r0, #16]
   4a768:	ldrh	r1, [r4, #84]	; 0x54
   4a76c:	lsl	r1, r1, #1
   4a770:	bl	31aa4 <fputs@plt+0x206bc>
   4a774:	ldr	r1, [r4, #16]
   4a778:	mov	r0, r7
   4a77c:	bl	13dc4 <fputs@plt+0x29dc>
   4a780:	add	r0, r5, r5, lsl #2
   4a784:	cmp	r7, #0
   4a788:	strh	r5, [r4, #84]	; 0x54
   4a78c:	lsl	r6, r0, #4
   4a790:	beq	4a7a8 <fputs@plt+0x393c0>
   4a794:	mov	r0, r7
   4a798:	mov	r2, r6
   4a79c:	mov	r3, #0
   4a7a0:	bl	238e0 <fputs@plt+0x124f8>
   4a7a4:	b	4a7b4 <fputs@plt+0x393cc>
   4a7a8:	mov	r0, r6
   4a7ac:	mov	r1, #0
   4a7b0:	bl	1438c <fputs@plt+0x2fa4>
   4a7b4:	mov	r7, r0
   4a7b8:	cmp	r0, #0
   4a7bc:	beq	4a808 <fputs@plt+0x39420>
   4a7c0:	mov	r0, r7
   4a7c4:	mov	r1, #0
   4a7c8:	mov	r2, r6
   4a7cc:	bl	1119c <memset@plt>
   4a7d0:	cmp	r5, #1
   4a7d4:	str	r7, [r4, #16]
   4a7d8:	blt	4a804 <fputs@plt+0x3941c>
   4a7dc:	ldr	r2, [r4]
   4a7e0:	lsl	r0, r5, #1
   4a7e4:	add	r1, r7, #32
   4a7e8:	mov	r3, #1
   4a7ec:	sub	r0, r0, #1
   4a7f0:	str	r2, [r1]
   4a7f4:	strh	r3, [r1, #-24]	; 0xffffffe8
   4a7f8:	add	r1, r1, #40	; 0x28
   4a7fc:	cmp	r0, #0
   4a800:	bgt	4a7ec <fputs@plt+0x39404>
   4a804:	pop	{r4, r5, r6, r7, fp, pc}
   4a808:	mov	r0, #0
   4a80c:	str	r0, [r4, #16]
   4a810:	pop	{r4, r5, r6, r7, fp, pc}
   4a814:	mov	ip, r0
   4a818:	cmn	r1, #1
   4a81c:	mov	r2, r0
   4a820:	mov	r0, #0
   4a824:	ldrb	r3, [ip], r1
   4a828:	mvnle	ip, #0
   4a82c:	cmp	ip, r2
   4a830:	bls	4a87c <fputs@plt+0x39494>
   4a834:	cmp	r3, #0
   4a838:	beq	4a87c <fputs@plt+0x39494>
   4a83c:	mov	r0, #0
   4a840:	uxtb	r1, r3
   4a844:	cmp	r1, #192	; 0xc0
   4a848:	bcc	4a860 <fputs@plt+0x39478>
   4a84c:	ldrb	r3, [r2, #1]!
   4a850:	and	r1, r3, #192	; 0xc0
   4a854:	cmp	r1, #128	; 0x80
   4a858:	beq	4a84c <fputs@plt+0x39464>
   4a85c:	b	4a868 <fputs@plt+0x39480>
   4a860:	add	r2, r2, #1
   4a864:	ldrb	r3, [r2]
   4a868:	add	r0, r0, #1
   4a86c:	cmp	r2, ip
   4a870:	bxcs	lr
   4a874:	cmp	r3, #0
   4a878:	bne	4a840 <fputs@plt+0x39458>
   4a87c:	bx	lr
   4a880:	push	{r4, r5, r6, sl, fp, lr}
   4a884:	add	fp, sp, #16
   4a888:	cmp	r1, #0
   4a88c:	beq	4a8e8 <fputs@plt+0x39500>
   4a890:	mov	r5, r1
   4a894:	mov	r4, r0
   4a898:	ldr	r1, [r5, #16]
   4a89c:	ldr	r6, [r5, #28]
   4a8a0:	mov	r0, r4
   4a8a4:	bl	47818 <fputs@plt+0x36430>
   4a8a8:	ldr	r1, [r5, #20]
   4a8ac:	mov	r0, r4
   4a8b0:	bl	478b8 <fputs@plt+0x364d0>
   4a8b4:	ldr	r1, [r5, #8]
   4a8b8:	mov	r0, r4
   4a8bc:	mov	r2, #1
   4a8c0:	bl	47938 <fputs@plt+0x36550>
   4a8c4:	ldr	r1, [r5, #24]
   4a8c8:	mov	r0, r4
   4a8cc:	bl	47b38 <fputs@plt+0x36750>
   4a8d0:	mov	r0, r4
   4a8d4:	mov	r1, r5
   4a8d8:	bl	13dc4 <fputs@plt+0x29dc>
   4a8dc:	cmp	r6, #0
   4a8e0:	mov	r5, r6
   4a8e4:	bne	4a898 <fputs@plt+0x394b0>
   4a8e8:	pop	{r4, r5, r6, sl, fp, pc}
   4a8ec:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   4a8f0:	add	fp, sp, #28
   4a8f4:	sub	sp, sp, #36	; 0x24
   4a8f8:	stmib	sp, {r2, r3}
   4a8fc:	mov	r8, r0
   4a900:	mov	r6, r1
   4a904:	ldr	r1, [fp, #8]
   4a908:	movw	r4, #974	; 0x3ce
   4a90c:	movw	r5, #1301	; 0x515
   4a910:	movw	r7, #975	; 0x3cf
   4a914:	movw	r9, #1498	; 0x5da
   4a918:	ldr	r0, [r0]
   4a91c:	str	r6, [sp, #12]
   4a920:	cmn	r0, #1
   4a924:	movle	r0, #0
   4a928:	strble	r0, [r8, #10]
   4a92c:	strhle	r0, [r8, #8]
   4a930:	strle	r0, [r8]
   4a934:	str	r1, [r8, #4]
   4a938:	add	r1, r8, r0, lsl #4
   4a93c:	ldrh	r1, [r1, #8]
   4a940:	cmp	r1, r4
   4a944:	bhi	4a97c <fputs@plt+0x39594>
   4a948:	movw	r2, #51788	; 0xca4c
   4a94c:	movt	r2, #8
   4a950:	add	r2, r2, r1, lsl #1
   4a954:	ldrsh	r7, [r2]
   4a958:	cmn	r7, #72	; 0x48
   4a95c:	bne	4a9b0 <fputs@plt+0x395c8>
   4a960:	movw	r2, #52668	; 0xcdbc
   4a964:	movt	r2, #8
   4a968:	add	lr, r2, r1, lsl #1
   4a96c:	ldrh	r1, [lr]
   4a970:	ldr	r6, [sp, #12]
   4a974:	movw	r5, #1301	; 0x515
   4a978:	movw	r7, #975	; 0x3cf
   4a97c:	cmp	r1, r4
   4a980:	bls	4aa60 <fputs@plt+0x39678>
   4a984:	cmp	r1, r5
   4a988:	bcs	4aa7c <fputs@plt+0x39694>
   4a98c:	sub	r1, r1, r7
   4a990:	mov	r0, r8
   4a994:	bl	4aafc <fputs@plt+0x39714>
   4a998:	cmp	r6, #251	; 0xfb
   4a99c:	beq	4aaf4 <fputs@plt+0x3970c>
   4a9a0:	ldr	r0, [r8]
   4a9a4:	cmn	r0, #1
   4a9a8:	bgt	4a938 <fputs@plt+0x39550>
   4a9ac:	b	4aaf4 <fputs@plt+0x3970c>
   4a9b0:	movw	r2, #55118	; 0xd74e
   4a9b4:	add	ip, r7, #70	; 0x46
   4a9b8:	mov	r5, #0
   4a9bc:	movt	r2, #8
   4a9c0:	cmp	ip, r9
   4a9c4:	movwhi	r5, #1
   4a9c8:	add	lr, r2, ip, lsl #1
   4a9cc:	uxtab	r2, r7, r6
   4a9d0:	uxtb	r3, r6
   4a9d4:	cmp	r2, r9
   4a9d8:	bhi	4a9f4 <fputs@plt+0x3960c>
   4a9dc:	movw	r4, #53548	; 0xd12c
   4a9e0:	movt	r4, #8
   4a9e4:	ldrb	sl, [r4, r2]
   4a9e8:	movw	r4, #974	; 0x3ce
   4a9ec:	cmp	sl, r3
   4a9f0:	beq	4aa50 <fputs@plt+0x39668>
   4a9f4:	tst	r6, #255	; 0xff
   4a9f8:	beq	4a960 <fputs@plt+0x39578>
   4a9fc:	cmp	r3, #69	; 0x45
   4aa00:	bhi	4aa30 <fputs@plt+0x39648>
   4aa04:	movw	r2, #55047	; 0xd707
   4aa08:	movt	r2, #8
   4aa0c:	ldrb	r6, [r2, r3]
   4aa10:	cmp	r6, #0
   4aa14:	mov	r2, r6
   4aa18:	movwne	r2, #1
   4aa1c:	orrs	r2, r2, r5
   4aa20:	beq	4aa38 <fputs@plt+0x39650>
   4aa24:	cmp	r6, #0
   4aa28:	bne	4a9cc <fputs@plt+0x395e4>
   4aa2c:	b	4a960 <fputs@plt+0x39578>
   4aa30:	cmp	ip, r9
   4aa34:	bhi	4a960 <fputs@plt+0x39578>
   4aa38:	movw	r2, #53548	; 0xd12c
   4aa3c:	movt	r2, #8
   4aa40:	ldrb	r2, [r2, ip]
   4aa44:	cmp	r2, #70	; 0x46
   4aa48:	bne	4a960 <fputs@plt+0x39578>
   4aa4c:	b	4a96c <fputs@plt+0x39584>
   4aa50:	movw	r1, #55118	; 0xd74e
   4aa54:	movt	r1, #8
   4aa58:	add	lr, r1, r2, lsl #1
   4aa5c:	b	4a96c <fputs@plt+0x39584>
   4aa60:	add	r2, r0, #1
   4aa64:	cmp	r0, #99	; 0x63
   4aa68:	str	r2, [r8]
   4aa6c:	blt	4aac8 <fputs@plt+0x396e0>
   4aa70:	mov	r0, r8
   4aa74:	bl	50610 <fputs@plt+0x3f228>
   4aa78:	b	4aaf4 <fputs@plt+0x3970c>
   4aa7c:	ldr	r0, [sp, #8]
   4aa80:	ldr	r1, [sp, #4]
   4aa84:	mov	r5, r6
   4aa88:	add	r2, sp, #28
   4aa8c:	str	r0, [sp, #20]
   4aa90:	str	r0, [sp, #32]
   4aa94:	str	r1, [sp, #16]
   4aa98:	str	r1, [sp, #28]
   4aa9c:	movw	r1, #2534	; 0x9e6
   4aaa0:	ldr	r6, [r8, #4]
   4aaa4:	movt	r1, #9
   4aaa8:	mov	r0, r6
   4aaac:	bl	1d2ec <fputs@plt+0xbf04>
   4aab0:	uxtb	r1, r5
   4aab4:	add	r2, sp, #16
   4aab8:	mov	r0, r8
   4aabc:	str	r6, [r8, #4]
   4aac0:	bl	50438 <fputs@plt+0x3f050>
   4aac4:	b	4aaf4 <fputs@plt+0x3970c>
   4aac8:	add	r0, r8, r2, lsl #4
   4aacc:	ldr	r2, [sp, #4]
   4aad0:	lsr	r3, r1, #3
   4aad4:	cmp	r3, #54	; 0x36
   4aad8:	str	r2, [r0, #12]
   4aadc:	ldr	r2, [sp, #8]
   4aae0:	str	r2, [r0, #16]
   4aae4:	movw	r2, #326	; 0x146
   4aae8:	strb	r6, [r0, #10]
   4aaec:	addhi	r1, r1, r2
   4aaf0:	strh	r1, [r0, #8]
   4aaf4:	sub	sp, fp, #28
   4aaf8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   4aafc:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   4ab00:	add	fp, sp, #28
   4ab04:	sub	sp, sp, #132	; 0x84
   4ab08:	movw	r3, #58116	; 0xe304
   4ab0c:	mov	r4, r0
   4ab10:	mov	lr, r1
   4ab14:	movt	r3, #8
   4ab18:	ldr	r7, [r4]
   4ab1c:	ldr	r2, [r4, #4]
   4ab20:	add	r0, r3, r1, lsl #1
   4ab24:	ldrb	ip, [r0, #1]
   4ab28:	cmp	r7, #99	; 0x63
   4ab2c:	blt	4ab48 <fputs@plt+0x39760>
   4ab30:	cmp	ip, #0
   4ab34:	bne	4ab48 <fputs@plt+0x39760>
   4ab38:	mov	r0, r4
   4ab3c:	sub	sp, fp, #28
   4ab40:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   4ab44:	b	50610 <fputs@plt+0x3f228>
   4ab48:	add	r9, r4, r7, lsl #4
   4ab4c:	lsr	r1, lr, #1
   4ab50:	cmp	r1, #134	; 0x86
   4ab54:	add	r5, r9, #8
   4ab58:	bhi	4fca0 <fputs@plt+0x3e8b8>
   4ab5c:	add	r1, pc, #4
   4ab60:	add	r8, r2, #328	; 0x148
   4ab64:	ldr	pc, [r1, lr, lsl #2]
   4ab68:	andeq	fp, r4, ip, ror r2
   4ab6c:	andeq	fp, r4, r4, lsl #5
   4ab70:	muleq	r4, r0, r2
   4ab74:	andeq	fp, r4, ip, asr #5
   4ab78:	strdeq	fp, [r4], -ip
   4ab7c:	andeq	fp, r4, ip
   4ab80:	andeq	fp, r4, ip
   4ab84:	andeq	fp, r4, ip
   4ab88:	muleq	r4, r4, r0
   4ab8c:	muleq	r4, r4, r0
   4ab90:	andeq	fp, r4, r4, lsl #8
   4ab94:	muleq	r4, r8, r4
   4ab98:	andeq	fp, r4, r8, lsr #9
   4ab9c:			; <UNDEFINED> instruction: 0x0004b4b8
   4aba0:	ldrdeq	fp, [r4], -r8
   4aba4:	andeq	fp, r4, r0, lsl r5
   4aba8:	andeq	sl, r4, r0, lsr #31
   4abac:	andeq	fp, r4, r0, lsr r5
   4abb0:	strdeq	sl, [r4], -r4
   4abb4:	andeq	sl, r4, r0, lsr #31
   4abb8:	andeq	fp, r4, r8, lsr r5
   4abbc:	andeq	fp, r4, r4, ror #10
   4abc0:	andeq	sl, r4, r0, lsr #31
   4abc4:	muleq	r4, r8, r5
   4abc8:	strdeq	fp, [r4], -ip
   4abcc:	strdeq	sl, [r4], -ip
   4abd0:	andeq	fp, r4, r4, ror #13
   4abd4:	strdeq	fp, [r4], -ip
   4abd8:	andeq	fp, r4, r8, lsl r7
   4abdc:	andeq	fp, r4, ip, lsl #2
   4abe0:	andeq	fp, r4, ip, lsl r1
   4abe4:	andeq	fp, r4, r0, lsr r7
   4abe8:	andeq	fp, r4, ip, lsl r1
   4abec:	andeq	fp, r4, ip, asr #14
   4abf0:	andeq	fp, r4, r0, lsr #15
   4abf4:	andeq	fp, r4, r4, lsl #16
   4abf8:	andeq	fp, r4, r0, lsr r8
   4abfc:	andeq	fp, r4, r0, asr r8
   4ac00:	andeq	fp, r4, r4, ror r8
   4ac04:	andeq	fp, r4, ip, ror r8
   4ac08:	andeq	fp, r4, r8, lsr #17
   4ac0c:	andeq	fp, r4, r4, asr #17
   4ac10:	andeq	sl, r4, r0, lsr #31
   4ac14:	strdeq	sl, [r4], -r4
   4ac18:	andeq	sl, r4, r0, lsr #31
   4ac1c:	andeq	fp, r4, r4, lsr #19
   4ac20:			; <UNDEFINED> instruction: 0x0004b9bc
   4ac24:	andeq	fp, r4, r8, asr #19
   4ac28:	ldrdeq	fp, [r4], -r8
   4ac2c:	andeq	fp, r4, r4, ror #19
   4ac30:	strdeq	fp, [r4], -r4
   4ac34:	strdeq	fp, [r4], -ip
   4ac38:	andeq	fp, r4, r4, lsl #20
   4ac3c:	andeq	fp, r4, ip, lsl #20
   4ac40:	andeq	fp, r4, r4, lsr #2
   4ac44:	andeq	fp, r4, r4, lsl sl
   4ac48:	andeq	sl, r4, ip, lsr #31
   4ac4c:	andeq	sl, r4, r0, lsr #31
   4ac50:	andeq	fp, r4, r4, lsl r0
   4ac54:	andeq	fp, r4, r4, lsr #2
   4ac58:	strdeq	sl, [r4], -ip
   4ac5c:	andeq	fp, r4, ip, lsl sl
   4ac60:	andeq	fp, r4, ip, lsl #2
   4ac64:	andeq	fp, r4, r8, lsr #20
   4ac68:	andeq	fp, r4, r4, asr sl
   4ac6c:	muleq	r4, r8, sl
   4ac70:			; <UNDEFINED> instruction: 0x0004bab4
   4ac74:	andeq	sl, r4, r0, lsr #31
   4ac78:	andeq	fp, r4, ip, lsr #2
   4ac7c:	andeq	fp, r4, r0, lsr r0
   4ac80:	andeq	fp, r4, ip, lsr #2
   4ac84:	andeq	sl, r4, ip, lsr #31
   4ac88:	andeq	fp, r4, r0, lsl fp
   4ac8c:	andeq	fp, r4, r4, lsr r1
   4ac90:	andeq	fp, r4, r8, lsl fp
   4ac94:	andeq	fp, r4, r4, lsl r0
   4ac98:	andeq	sl, r4, r0, lsr #31
   4ac9c:	andeq	fp, r4, r0, lsr fp
   4aca0:	muleq	r4, ip, fp
   4aca4:	andeq	fp, r4, r0, asr #23
   4aca8:	andeq	fp, r4, r0, lsr #24
   4acac:	andeq	fp, r4, r4, asr ip
   4acb0:	andeq	fp, r4, ip
   4acb4:	andeq	fp, r4, ip, lsr sp
   4acb8:	andeq	fp, r4, ip
   4acbc:	andeq	fp, r4, r4, asr #26
   4acc0:	muleq	r4, ip, sp
   4acc4:	andeq	fp, r4, r0, ror #27
   4acc8:	strdeq	sl, [r4], -r4
   4accc:	andeq	fp, r4, r8, lsr r0
   4acd0:	andeq	sl, r4, r0, lsr #31
   4acd4:	andeq	sl, r4, r0, lsr #31
   4acd8:	andeq	fp, r4, r4, ror #28
   4acdc:			; <UNDEFINED> instruction: 0x0004beb8
   4ace0:	strdeq	fp, [r4], -ip
   4ace4:	andeq	fp, r4, ip, lsl r0
   4ace8:	strdeq	sl, [r4], -ip
   4acec:	andeq	fp, r4, r4, lsl #31
   4acf0:	andeq	fp, r4, ip, lsr #31
   4acf4:	andeq	ip, r4, r4
   4acf8:	andeq	sl, r4, r0, lsr #31
   4acfc:	andeq	ip, r4, r0, lsr r0
   4ad00:	andeq	ip, r4, ip, lsl #1
   4ad04:	andeq	ip, r4, r0, lsl #2
   4ad08:	andeq	ip, r4, ip, asr #2
   4ad0c:	strdeq	sl, [r4], -ip
   4ad10:	andeq	fp, r4, ip, lsl r0
   4ad14:	andeq	ip, r4, r0, lsr #4
   4ad18:	strdeq	sl, [r4], -r4
   4ad1c:	andeq	ip, r4, r4, asr #4
   4ad20:	andeq	ip, r4, r4, ror r2
   4ad24:	muleq	r4, r8, r2
   4ad28:	andeq	sl, r4, ip, lsr #31
   4ad2c:	andeq	sl, r4, r0, lsr #31
   4ad30:	strdeq	sl, [r4], -ip
   4ad34:	andeq	ip, r4, r8, asr #5
   4ad38:	ldrdeq	ip, [r4], -r4
   4ad3c:	andeq	ip, r4, r8, ror #5
   4ad40:	andeq	sl, r4, r0, lsr #31
   4ad44:	andeq	sl, r4, r0, lsr #31
   4ad48:	andeq	fp, r4, r0, lsr r0
   4ad4c:	strdeq	ip, [r4], -r0
   4ad50:	andeq	ip, r4, r8, lsr #6
   4ad54:	andeq	fp, r4, r0, asr #32
   4ad58:	strdeq	sl, [r4], -r4
   4ad5c:	andeq	ip, r4, r0, lsl #7
   4ad60:	andeq	sl, r4, r0, lsr #31
   4ad64:	andeq	fp, r4, r0, lsr r0
   4ad68:	andeq	sl, r4, r0, lsr #31
   4ad6c:	andeq	sl, r4, ip, lsr #31
   4ad70:	strdeq	sl, [r4], -ip
   4ad74:	andeq	ip, r4, r8, lsl #7
   4ad78:	muleq	r4, ip, r3
   4ad7c:			; <UNDEFINED> instruction: 0x0004c3b0
   4ad80:	andeq	ip, r4, r4, asr #7
   4ad84:	andeq	sl, r4, r0, lsr #31
   4ad88:	andeq	sl, r4, ip, lsr #31
   4ad8c:	andeq	ip, r4, r8, lsl r4
   4ad90:	muleq	r4, r8, r4
   4ad94:	andeq	ip, r4, r0, ror #9
   4ad98:	andeq	ip, r4, r8, lsr #10
   4ad9c:	andeq	ip, r4, r4, ror r5
   4ada0:	andeq	sl, r4, ip, lsr #31
   4ada4:	andeq	fp, r4, r4, lsr r1
   4ada8:	andeq	sl, r4, r0, lsr #31
   4adac:	andeq	fp, r4, ip, lsr r1
   4adb0:	andeq	ip, r4, r8, asr #11
   4adb4:	andeq	ip, r4, ip, ror #11
   4adb8:	andeq	ip, r4, r8, lsl r6
   4adbc:	andeq	fp, r4, r8, asr #32
   4adc0:	andeq	fp, r4, r4, asr #2
   4adc4:	andeq	fp, r4, r4, asr #2
   4adc8:	andeq	ip, r4, r4, asr #12
   4adcc:	ldrdeq	ip, [r4], -r4
   4add0:	andeq	fp, r4, r8, asr #32
   4add4:	andeq	fp, r4, r8, asr #32
   4add8:	andeq	ip, r4, r0, lsr #15
   4addc:	andeq	ip, r4, ip, ror #16
   4ade0:	muleq	r4, r8, r8
   4ade4:	ldrdeq	ip, [r4], -ip	; <UNPREDICTABLE>
   4ade8:	andeq	ip, r4, ip, lsr #18
   4adec:	andeq	ip, r4, r4, ror r9
   4adf0:			; <UNDEFINED> instruction: 0x0004afb4
   4adf4:			; <UNDEFINED> instruction: 0x0004afb4
   4adf8:			; <UNDEFINED> instruction: 0x0004afb4
   4adfc:			; <UNDEFINED> instruction: 0x0004afb4
   4ae00:			; <UNDEFINED> instruction: 0x0004afb4
   4ae04:			; <UNDEFINED> instruction: 0x0004afb4
   4ae08:			; <UNDEFINED> instruction: 0x0004afb4
   4ae0c:			; <UNDEFINED> instruction: 0x0004afb4
   4ae10:	muleq	r4, ip, r9
   4ae14:	andeq	ip, r4, r8, lsr #19
   4ae18:			; <UNDEFINED> instruction: 0x0004c9bc
   4ae1c:	andeq	ip, r4, r4, asr sl
   4ae20:	andeq	ip, r4, r0, lsl fp
   4ae24:	andeq	ip, r4, r8, asr fp
   4ae28:	andeq	ip, r4, r4, lsr #23
   4ae2c:	andeq	ip, r4, ip, lsl ip
   4ae30:	andeq	fp, r4, r4, lsr #3
   4ae34:	andeq	fp, r4, r4, lsr #3
   4ae38:			; <UNDEFINED> instruction: 0x0004ccbc
   4ae3c:	andeq	ip, r4, r0, ror #25
   4ae40:	andeq	fp, r4, r0, asr #32
   4ae44:	andeq	fp, r4, r4, lsl r0
   4ae48:	andeq	ip, r4, r0, lsr sp
   4ae4c:	andeq	fp, r4, r0, asr #32
   4ae50:	andeq	fp, r4, r4, lsl r0
   4ae54:	andeq	ip, r4, r0, lsr #27
   4ae58:	andeq	ip, r4, r4, lsr lr
   4ae5c:			; <UNDEFINED> instruction: 0x0004ceb0
   4ae60:	andeq	ip, r4, r0, lsr #30
   4ae64:	ldrdeq	ip, [r4], -r0
   4ae68:	andeq	sp, r4, r8, asr #32
   4ae6c:	ldrdeq	sp, [r4], -r8
   4ae70:	andeq	sp, r4, r0, lsr #2
   4ae74:	andeq	sl, r4, ip, lsr #31
   4ae78:	andeq	sl, r4, r0, lsr #31
   4ae7c:	andeq	pc, r4, r0, lsr #25
   4ae80:	andeq	sl, r4, r0, lsr #31
   4ae84:	andeq	sl, r4, r0, lsr #31
   4ae88:	andeq	sp, r4, ip, ror #2
   4ae8c:	andeq	sp, r4, ip, lsl #3
   4ae90:			; <UNDEFINED> instruction: 0x0004d1b8
   4ae94:	andeq	fp, r4, r8, lsr r0
   4ae98:	andeq	sl, r4, r0, lsr #31
   4ae9c:	andeq	sl, r4, r0, lsr #31
   4aea0:	andeq	fp, r4, ip, lsr r1
   4aea4:	andeq	sp, r4, ip, lsr #4
   4aea8:	andeq	sp, r4, r8, ror #4
   4aeac:	andeq	sl, r4, r0, lsr #31
   4aeb0:	andeq	fp, r4, r4, lsl r0
   4aeb4:	andeq	sp, r4, r4, lsr #5
   4aeb8:	andeq	fp, r4, r8, asr #3
   4aebc:	andeq	fp, r4, r8, asr #3
   4aec0:	andeq	sp, r4, r8, lsl r3
   4aec4:	andeq	sp, r4, r8, lsr r3
   4aec8:	andeq	sp, r4, r0, asr #6
   4aecc:	andeq	sp, r4, r8, asr #6
   4aed0:	andeq	sp, r4, r8, ror #6
   4aed4:	andeq	fp, r4, ip, lsl r0
   4aed8:	andeq	fp, r4, ip, lsl r0
   4aedc:	muleq	r4, r4, r3
   4aee0:	andeq	sp, r4, r4, lsr r4
   4aee4:			; <UNDEFINED> instruction: 0x0004d4b0
   4aee8:			; <UNDEFINED> instruction: 0x0004d4b8
   4aeec:	andeq	sp, r4, r0, asr #9
   4aef0:	andeq	sp, r4, ip, asr #9
   4aef4:	andeq	fp, r4, r8, asr r2
   4aef8:	andeq	fp, r4, r8, asr r2
   4aefc:	ldrdeq	sp, [r4], -r4
   4af00:	andeq	sl, r4, r0, lsr #31
   4af04:	andeq	sl, r4, ip, lsr #31
   4af08:	andeq	sp, r4, r8, ror #9
   4af0c:	andeq	sp, r4, r8, lsl #10
   4af10:	andeq	sp, r4, r4, lsl r5
   4af14:	andeq	sp, r4, r0, lsr r5
   4af18:	andeq	sp, r4, ip, lsr r5
   4af1c:	andeq	sp, r4, ip, asr r5
   4af20:	strdeq	sp, [r4], -r0
   4af24:	andeq	sp, r4, r0, asr r6
   4af28:			; <UNDEFINED> instruction: 0x0004d6bc
   4af2c:	andeq	sp, r4, ip, ror #13
   4af30:	andeq	sp, r4, r8, asr #14
   4af34:	strdeq	sl, [r4], -r4
   4af38:	andeq	fp, r4, r8, lsr r0
   4af3c:	andeq	sp, r4, r8, lsr #15
   4af40:			; <UNDEFINED> instruction: 0x0004d7b4
   4af44:	andeq	sp, r4, ip, lsr #17
   4af48:	ldrdeq	sp, [r4], -ip
   4af4c:	andeq	sl, r4, r0, lsr #31
   4af50:	andeq	sl, r4, ip, lsr #31
   4af54:	andeq	sp, r4, r0, lsl r9
   4af58:	andeq	sp, r4, r0, lsr #18
   4af5c:	andeq	sp, r4, r0, asr #18
   4af60:	andeq	sp, r4, r0, asr r9
   4af64:	andeq	sp, r4, r0, ror r9
   4af68:	andeq	sp, r4, r4, asr #19
   4af6c:	andeq	sp, r4, r8, asr sl
   4af70:	ldrdeq	sp, [r4], -r8
   4af74:	andeq	sp, r4, r4, ror #21
   4af78:	andeq	sp, r4, ip, lsl #22
   4af7c:			; <UNDEFINED> instruction: 0x0004dbb8
   4af80:	andeq	fp, r4, ip, rrx
   4af84:	andeq	fp, r4, ip, rrx
   4af88:	andeq	fp, r4, ip, rrx
   4af8c:	andeq	sl, r4, r0, lsr #31
   4af90:	andeq	sl, r4, ip, lsr #31
   4af94:	andeq	fp, r4, r0, lsr r0
   4af98:	andeq	sp, r4, ip, ror #23
   4af9c:	andeq	sp, r4, r8, lsr #24
   4afa0:	mov	r0, #0
   4afa4:	str	r0, [r5, #20]
   4afa8:	b	4fca0 <fputs@plt+0x3e8b8>
   4afac:	ldr	r0, [r9, #12]
   4afb0:	b	4d4c4 <fputs@plt+0x3c0dc>
   4afb4:	mov	r8, r3
   4afb8:	mov	r0, r2
   4afbc:	ldr	r3, [r9, #12]
   4afc0:	ldr	r2, [r5, #-28]	; 0xffffffe4
   4afc4:	ldrb	r1, [r5, #-14]
   4afc8:	mov	r6, #0
   4afcc:	mov	r7, ip
   4afd0:	str	r6, [sp]
   4afd4:	mov	r6, lr
   4afd8:	bl	51c94 <fputs@plt+0x408ac>
   4afdc:	str	r0, [r5, #-28]	; 0xffffffe4
   4afe0:	mov	r3, r8
   4afe4:	mov	lr, r6
   4afe8:	mov	ip, r7
   4afec:	ldr	r0, [r9, #20]
   4aff0:	b	4cb9c <fputs@plt+0x3b7b4>
   4aff4:	mov	r0, #1
   4aff8:	b	4d7ac <fputs@plt+0x3c3c4>
   4affc:	mov	r0, #0
   4b000:	str	r0, [r5, #20]
   4b004:	str	r0, [r5, #24]
   4b008:	b	4fca0 <fputs@plt+0x3e8b8>
   4b00c:	ldrb	r0, [r9, #10]
   4b010:	b	4d7ac <fputs@plt+0x3c3c4>
   4b014:	mov	r0, #1
   4b018:	b	4d4c4 <fputs@plt+0x3c0dc>
   4b01c:	ldr	r0, [r9, #12]
   4b020:	ldr	r1, [r9, #16]
   4b024:	str	r0, [r5, #-12]
   4b028:	str	r1, [r5, #-8]
   4b02c:	b	4fca0 <fputs@plt+0x3e8b8>
   4b030:	ldr	r0, [r9, #12]
   4b034:	b	4d29c <fputs@plt+0x3beb4>
   4b038:	mov	r0, #2
   4b03c:	b	4d7ac <fputs@plt+0x3c3c4>
   4b040:	mov	r0, #0
   4b044:	b	4d7ac <fputs@plt+0x3c3c4>
   4b048:	mov	r0, r2
   4b04c:	ldr	r2, [r9, #16]
   4b050:	ldr	r6, [r9, #12]
   4b054:	ldrb	r1, [r9, #10]
   4b058:	str	r2, [fp, #-60]	; 0xffffffc4
   4b05c:	sub	r2, fp, #64	; 0x40
   4b060:	str	r6, [fp, #-64]	; 0xffffffc0
   4b064:	str	r2, [sp]
   4b068:	b	4b164 <fputs@plt+0x39d7c>
   4b06c:	ldr	r1, [r2, #516]	; 0x204
   4b070:	ldr	r0, [r9, #12]
   4b074:	cmp	r1, #0
   4b078:	beq	4b26c <fputs@plt+0x39e84>
   4b07c:	mov	r6, r2
   4b080:	ldr	r2, [r9, #16]
   4b084:	add	r0, r0, r2
   4b088:	mov	r2, r6
   4b08c:	sub	r0, r0, r1
   4b090:	b	4b274 <fputs@plt+0x39e8c>
   4b094:	mov	r6, r2
   4b098:	movw	r2, #3106	; 0xc22
   4b09c:	mov	r0, #0
   4b0a0:	mov	r9, r3
   4b0a4:	mov	r1, #22
   4b0a8:	mov	r3, #0
   4b0ac:	mov	sl, ip
   4b0b0:	mov	r7, r5
   4b0b4:	mov	r8, lr
   4b0b8:	movt	r2, #9
   4b0bc:	str	r0, [sp]
   4b0c0:	mov	r0, r6
   4b0c4:	bl	66430 <fputs@plt+0x55048>
   4b0c8:	mov	r3, r9
   4b0cc:	mov	lr, r8
   4b0d0:	mov	ip, sl
   4b0d4:	cmp	r0, #0
   4b0d8:	bne	4fca0 <fputs@plt+0x3e8b8>
   4b0dc:	mov	r0, r6
   4b0e0:	bl	60424 <fputs@plt+0x4f03c>
   4b0e4:	mov	r3, r9
   4b0e8:	mov	lr, r8
   4b0ec:	mov	r5, r7
   4b0f0:	mov	ip, sl
   4b0f4:	cmp	r0, #0
   4b0f8:	beq	4fca0 <fputs@plt+0x3e8b8>
   4b0fc:	mov	r1, #0
   4b100:	mov	r2, #1
   4b104:	mov	r3, #0
   4b108:	b	4b478 <fputs@plt+0x3a090>
   4b10c:	ldr	r0, [r9, #12]
   4b110:	ldr	r1, [r9, #16]
   4b114:	stm	r8, {r0, r1}
   4b118:	b	4fca0 <fputs@plt+0x3e8b8>
   4b11c:	add	r1, r9, #12
   4b120:	b	4b734 <fputs@plt+0x3a34c>
   4b124:	mov	r0, #0
   4b128:	b	4d4c4 <fputs@plt+0x3c0dc>
   4b12c:	mov	r0, #10
   4b130:	b	4afa4 <fputs@plt+0x39bbc>
   4b134:	mov	r0, #5
   4b138:	b	4d7ac <fputs@plt+0x3c3c4>
   4b13c:	ldr	r0, [r5, #-12]
   4b140:	b	4d29c <fputs@plt+0x3beb4>
   4b144:	ldr	r0, [r9, #12]
   4b148:	ldr	r1, [r9, #16]
   4b14c:	str	r1, [fp, #-60]	; 0xffffffc4
   4b150:	str	r0, [fp, #-64]	; 0xffffffc0
   4b154:	sub	r0, fp, #64	; 0x40
   4b158:	mov	r1, #27
   4b15c:	str	r0, [sp]
   4b160:	mov	r0, r2
   4b164:	mov	r6, r3
   4b168:	mov	r2, #0
   4b16c:	mov	r3, #0
   4b170:	mov	r7, ip
   4b174:	mov	r8, lr
   4b178:	bl	51c94 <fputs@plt+0x408ac>
   4b17c:	ldr	r1, [fp, #-64]	; 0xffffffc0
   4b180:	ldr	r2, [fp, #-60]	; 0xffffffc4
   4b184:	mov	r3, r6
   4b188:	mov	lr, r8
   4b18c:	mov	ip, r7
   4b190:	add	r2, r1, r2
   4b194:	str	r0, [r9, #12]
   4b198:	str	r1, [r9, #16]
   4b19c:	str	r2, [r9, #20]
   4b1a0:	b	4fca0 <fputs@plt+0x3e8b8>
   4b1a4:	mov	r0, r2
   4b1a8:	ldr	r2, [r5, #-12]
   4b1ac:	mov	r6, r4
   4b1b0:	ldrb	r1, [r5, #-14]
   4b1b4:	str	r2, [r6, r7, lsl #4]!
   4b1b8:	mov	r7, #0
   4b1bc:	ldr	r2, [r6, #12]
   4b1c0:	str	r7, [sp]
   4b1c4:	b	4cd00 <fputs@plt+0x3b918>
   4b1c8:	mov	r0, r2
   4b1cc:	mov	r8, ip
   4b1d0:	mov	r7, r5
   4b1d4:	mov	r9, lr
   4b1d8:	mov	sl, r3
   4b1dc:	bl	60424 <fputs@plt+0x4f03c>
   4b1e0:	mov	r3, sl
   4b1e4:	mov	lr, r9
   4b1e8:	mov	ip, r8
   4b1ec:	cmp	r0, #0
   4b1f0:	beq	4fca0 <fputs@plt+0x3e8b8>
   4b1f4:	mov	r6, r0
   4b1f8:	mov	r0, #0
   4b1fc:	mov	r1, #10
   4b200:	mov	r2, #0
   4b204:	mov	r3, #0
   4b208:	str	r0, [sp]
   4b20c:	mov	r0, r6
   4b210:	bl	49a20 <fputs@plt+0x38638>
   4b214:	ldr	r1, [r6, #96]	; 0x60
   4b218:	ldr	r0, [r6]
   4b21c:	mov	r3, sl
   4b220:	mov	lr, r9
   4b224:	mov	r5, r7
   4b228:	mov	ip, r8
   4b22c:	orr	r1, r1, #1
   4b230:	str	r1, [r6, #96]	; 0x60
   4b234:	ldr	r0, [r0, #16]
   4b238:	ldr	r0, [r0, #4]
   4b23c:	ldrb	r0, [r0, #9]
   4b240:	cmp	r0, #0
   4b244:	beq	4fca0 <fputs@plt+0x3e8b8>
   4b248:	ldr	r0, [r6, #100]	; 0x64
   4b24c:	orr	r0, r0, #1
   4b250:	str	r0, [r6, #100]	; 0x64
   4b254:	b	4fca0 <fputs@plt+0x3e8b8>
   4b258:	ldrb	r1, [r9, #10]
   4b25c:	mov	r0, #0
   4b260:	str	r1, [r9, #12]
   4b264:	str	r0, [r9, #16]
   4b268:	b	4fca0 <fputs@plt+0x3e8b8>
   4b26c:	str	r0, [r2, #516]	; 0x204
   4b270:	ldr	r0, [r9, #16]
   4b274:	str	r0, [r2, #520]	; 0x208
   4b278:	b	4fca0 <fputs@plt+0x3e8b8>
   4b27c:	mov	r0, #1
   4b280:	b	4b288 <fputs@plt+0x39ea0>
   4b284:	mov	r0, #2
   4b288:	strb	r0, [r2, #453]	; 0x1c5
   4b28c:	b	4fca0 <fputs@plt+0x3e8b8>
   4b290:	ldrb	r0, [r2, #18]
   4b294:	cmp	r0, #0
   4b298:	bne	4fca0 <fputs@plt+0x3e8b8>
   4b29c:	ldr	r8, [r2]
   4b2a0:	ldrb	r0, [r8, #69]	; 0x45
   4b2a4:	cmp	r0, #0
   4b2a8:	bne	4b2b8 <fputs@plt+0x39ed0>
   4b2ac:	ldr	r0, [r2, #68]	; 0x44
   4b2b0:	cmp	r0, #0
   4b2b4:	beq	4eab8 <fputs@plt+0x3d6d0>
   4b2b8:	ldr	r0, [r2, #12]
   4b2bc:	cmp	r0, #0
   4b2c0:	moveq	r0, #1
   4b2c4:	streq	r0, [r2, #12]
   4b2c8:	b	4fca0 <fputs@plt+0x3e8b8>
   4b2cc:	ldr	r9, [r2]
   4b2d0:	mov	r6, r2
   4b2d4:	movw	r2, #3062	; 0xbf6
   4b2d8:	ldr	r7, [r5, #-12]
   4b2dc:	mov	r0, #0
   4b2e0:	mov	r1, #22
   4b2e4:	mov	r3, #0
   4b2e8:	mov	sl, ip
   4b2ec:	movt	r2, #9
   4b2f0:	str	r0, [sp]
   4b2f4:	mov	r0, r6
   4b2f8:	str	r5, [sp, #80]	; 0x50
   4b2fc:	str	lr, [fp, #-72]	; 0xffffffb8
   4b300:	bl	66430 <fputs@plt+0x55048>
   4b304:	ldr	lr, [fp, #-72]	; 0xffffffb8
   4b308:	ldr	r5, [sp, #80]	; 0x50
   4b30c:	movw	r3, #58116	; 0xe304
   4b310:	mov	ip, sl
   4b314:	cmp	r0, #0
   4b318:	movt	r3, #8
   4b31c:	bne	4fca0 <fputs@plt+0x3e8b8>
   4b320:	mov	r0, r6
   4b324:	bl	60424 <fputs@plt+0x4f03c>
   4b328:	ldr	lr, [fp, #-72]	; 0xffffffb8
   4b32c:	ldr	r5, [sp, #80]	; 0x50
   4b330:	movw	r3, #58116	; 0xe304
   4b334:	mov	ip, sl
   4b338:	cmp	r0, #0
   4b33c:	movt	r3, #8
   4b340:	beq	4fca0 <fputs@plt+0x3e8b8>
   4b344:	mov	r6, r0
   4b348:	cmp	r7, #7
   4b34c:	beq	4b3dc <fputs@plt+0x39ff4>
   4b350:	ldr	r0, [r9, #20]
   4b354:	cmp	r0, #1
   4b358:	blt	4b3dc <fputs@plt+0x39ff4>
   4b35c:	cmp	r7, #9
   4b360:	mov	r8, #1
   4b364:	mov	r5, #1
   4b368:	mov	r7, #0
   4b36c:	movweq	r8, #2
   4b370:	mov	r0, #0
   4b374:	mov	r1, #2
   4b378:	mov	r2, r7
   4b37c:	mov	r3, r8
   4b380:	str	r0, [sp]
   4b384:	mov	r0, r6
   4b388:	bl	49a20 <fputs@plt+0x38638>
   4b38c:	ldr	r0, [r6, #96]	; 0x60
   4b390:	cmp	r7, #1
   4b394:	orr	r0, r0, r5, lsl r7
   4b398:	str	r0, [r6, #96]	; 0x60
   4b39c:	beq	4b3cc <fputs@plt+0x39fe4>
   4b3a0:	ldr	r0, [r6]
   4b3a4:	ldr	r0, [r0, #16]
   4b3a8:	add	r0, r0, r7, lsl #4
   4b3ac:	ldr	r0, [r0, #4]
   4b3b0:	ldrb	r0, [r0, #9]
   4b3b4:	cmp	r0, #0
   4b3b8:	beq	4b3cc <fputs@plt+0x39fe4>
   4b3bc:	ldr	r1, [r6, #100]	; 0x64
   4b3c0:	lsl	r0, r5, r7
   4b3c4:	orr	r0, r1, r0
   4b3c8:	str	r0, [r6, #100]	; 0x64
   4b3cc:	ldr	r0, [r9, #20]
   4b3d0:	add	r7, r7, #1
   4b3d4:	cmp	r7, r0
   4b3d8:	blt	4b370 <fputs@plt+0x39f88>
   4b3dc:	mov	r0, #0
   4b3e0:	mov	r1, #1
   4b3e4:	mov	r2, #0
   4b3e8:	mov	r3, #0
   4b3ec:	str	r0, [sp]
   4b3f0:	mov	r0, r6
   4b3f4:	bl	49a20 <fputs@plt+0x38638>
   4b3f8:	b	4e548 <fputs@plt+0x3d160>
   4b3fc:	mov	r0, #7
   4b400:	b	4afa4 <fputs@plt+0x39bbc>
   4b404:	mov	r6, r2
   4b408:	movw	r2, #13425	; 0x3471
   4b40c:	mov	r0, #0
   4b410:	mov	r9, r3
   4b414:	mov	r1, #22
   4b418:	mov	r3, #0
   4b41c:	mov	sl, ip
   4b420:	mov	r7, r5
   4b424:	mov	r8, lr
   4b428:	movt	r2, #9
   4b42c:	str	r0, [sp]
   4b430:	mov	r0, r6
   4b434:	bl	66430 <fputs@plt+0x55048>
   4b438:	mov	r3, r9
   4b43c:	mov	lr, r8
   4b440:	mov	ip, sl
   4b444:	cmp	r0, #0
   4b448:	bne	4fca0 <fputs@plt+0x3e8b8>
   4b44c:	mov	r0, r6
   4b450:	bl	60424 <fputs@plt+0x4f03c>
   4b454:	mov	r3, r9
   4b458:	mov	lr, r8
   4b45c:	mov	r5, r7
   4b460:	mov	ip, sl
   4b464:	cmp	r0, #0
   4b468:	beq	4fca0 <fputs@plt+0x3e8b8>
   4b46c:	mov	r1, #0
   4b470:	mov	r2, #1
   4b474:	mov	r3, #1
   4b478:	str	r1, [sp]
   4b47c:	mov	r1, #1
   4b480:	bl	49a20 <fputs@plt+0x38638>
   4b484:	mov	r3, r9
   4b488:	mov	lr, r8
   4b48c:	mov	r5, r7
   4b490:	mov	ip, sl
   4b494:	b	4fca0 <fputs@plt+0x3e8b8>
   4b498:	mov	r0, r2
   4b49c:	add	r2, r9, #12
   4b4a0:	mov	r1, #0
   4b4a4:	b	4b4c4 <fputs@plt+0x3a0dc>
   4b4a8:	mov	r0, r2
   4b4ac:	add	r2, r9, #12
   4b4b0:	mov	r1, #1
   4b4b4:	b	4b4c4 <fputs@plt+0x3a0dc>
   4b4b8:	mov	r0, r2
   4b4bc:	add	r2, r9, #12
   4b4c0:	mov	r1, #2
   4b4c4:	mov	r6, ip
   4b4c8:	mov	r7, lr
   4b4cc:	mov	r8, r3
   4b4d0:	bl	50670 <fputs@plt+0x3f288>
   4b4d4:	b	4dafc <fputs@plt+0x3c714>
   4b4d8:	ldr	r0, [r5, #-28]	; 0xffffffe4
   4b4dc:	mov	r8, r3
   4b4e0:	ldr	r3, [r5, #-60]	; 0xffffffc4
   4b4e4:	mov	r1, #0
   4b4e8:	mov	r6, ip
   4b4ec:	mov	r7, lr
   4b4f0:	str	r1, [sp]
   4b4f4:	str	r1, [sp, #4]
   4b4f8:	sub	r1, r5, #12
   4b4fc:	str	r0, [sp, #8]
   4b500:	mov	r0, r2
   4b504:	add	r2, r9, #12
   4b508:	bl	5072c <fputs@plt+0x3f344>
   4b50c:	b	4dafc <fputs@plt+0x3c714>
   4b510:	ldrb	r0, [r2, #24]
   4b514:	add	r0, r0, #1
   4b518:	strb	r0, [r2, #24]
   4b51c:	ldr	r0, [r2]
   4b520:	ldr	r1, [r0, #256]	; 0x100
   4b524:	add	r1, r1, #1
   4b528:	str	r1, [r0, #256]	; 0x100
   4b52c:	b	4fca0 <fputs@plt+0x3e8b8>
   4b530:	mov	r0, #1
   4b534:	b	4d29c <fputs@plt+0x3beb4>
   4b538:	mov	r8, r3
   4b53c:	ldrb	r3, [r9, #12]
   4b540:	mov	r0, #0
   4b544:	sub	r1, r5, #28
   4b548:	mov	r6, ip
   4b54c:	mov	r7, lr
   4b550:	str	r0, [sp]
   4b554:	mov	r0, r2
   4b558:	sub	r2, r5, #12
   4b55c:	bl	50d04 <fputs@plt+0x3f91c>
   4b560:	b	4dafc <fputs@plt+0x3c714>
   4b564:	ldr	r0, [r9, #12]
   4b568:	mov	r7, r9
   4b56c:	mov	r9, r3
   4b570:	mov	r1, #0
   4b574:	mov	r6, r2
   4b578:	mov	r3, #0
   4b57c:	mov	r8, ip
   4b580:	mov	sl, lr
   4b584:	str	r0, [sp]
   4b588:	mov	r0, r2
   4b58c:	mov	r2, #0
   4b590:	bl	50d04 <fputs@plt+0x3f91c>
   4b594:	b	4bc00 <fputs@plt+0x3a818>
   4b598:	mov	r0, r9
   4b59c:	mov	sl, lr
   4b5a0:	mov	r9, ip
   4b5a4:	ldr	r7, [r0, #16]
   4b5a8:	ldr	r8, [r0, #12]
   4b5ac:	cmp	r7, #5
   4b5b0:	bne	4b5d8 <fputs@plt+0x3a1f0>
   4b5b4:	movw	r1, #65233	; 0xfed1
   4b5b8:	mov	r6, r2
   4b5bc:	mov	r0, r8
   4b5c0:	mov	r2, #5
   4b5c4:	movt	r1, #8
   4b5c8:	bl	13510 <fputs@plt+0x2128>
   4b5cc:	mov	r2, r6
   4b5d0:	cmp	r0, #0
   4b5d4:	beq	4e524 <fputs@plt+0x3d13c>
   4b5d8:	movw	r1, #2498	; 0x9c2
   4b5dc:	mov	r0, #0
   4b5e0:	mov	r3, r8
   4b5e4:	movt	r1, #9
   4b5e8:	str	r0, [r5, #-12]
   4b5ec:	mov	r0, r2
   4b5f0:	mov	r2, r7
   4b5f4:	bl	1d2ec <fputs@plt+0xbf04>
   4b5f8:	b	4e2cc <fputs@plt+0x3cee4>
   4b5fc:	ldr	sl, [r2, #488]	; 0x1e8
   4b600:	cmp	sl, #0
   4b604:	beq	4fca0 <fputs@plt+0x3e8b8>
   4b608:	ldr	r0, [r2]
   4b60c:	mov	r6, r2
   4b610:	ldrsh	r1, [sl, #34]	; 0x22
   4b614:	str	lr, [fp, #-72]	; 0xffffffb8
   4b618:	str	r5, [sp, #80]	; 0x50
   4b61c:	str	ip, [fp, #-76]	; 0xffffffb4
   4b620:	ldr	r2, [r0, #100]	; 0x64
   4b624:	cmp	r2, r1
   4b628:	ble	4e2d8 <fputs@plt+0x3cef0>
   4b62c:	mov	r8, r4
   4b630:	str	r0, [sp, #68]	; 0x44
   4b634:	ldr	r3, [r8, r7, lsl #4]!
   4b638:	ldr	r1, [r8, #16]!
   4b63c:	add	r1, r3, r1
   4b640:	mov	r3, #0
   4b644:	add	r2, r1, #2
   4b648:	bl	238e0 <fputs@plt+0x124f8>
   4b64c:	ldr	ip, [fp, #-76]	; 0xffffffb4
   4b650:	ldr	r5, [sp, #80]	; 0x50
   4b654:	ldr	lr, [fp, #-72]	; 0xffffffb8
   4b658:	movw	r3, #58116	; 0xe304
   4b65c:	cmp	r0, #0
   4b660:	movt	r3, #8
   4b664:	beq	4fca0 <fputs@plt+0x3e8b8>
   4b668:	ldr	r1, [r5, #-12]
   4b66c:	ldr	r2, [r5, #-8]
   4b670:	str	r9, [sp, #72]	; 0x48
   4b674:	mov	r7, r0
   4b678:	str	r6, [sp, #76]	; 0x4c
   4b67c:	bl	11244 <memcpy@plt>
   4b680:	ldr	r0, [r5, #-8]
   4b684:	mov	r1, #0
   4b688:	strb	r1, [r7, r0]
   4b68c:	mov	r0, r7
   4b690:	bl	66550 <fputs@plt+0x55168>
   4b694:	ldrsh	r6, [sl, #34]	; 0x22
   4b698:	mov	r5, r8
   4b69c:	cmp	r6, #0
   4b6a0:	ble	4b6d4 <fputs@plt+0x3a2ec>
   4b6a4:	ldr	r9, [sl, #4]
   4b6a8:	mov	r8, r6
   4b6ac:	ldr	r1, [r9]
   4b6b0:	cmp	r1, #0
   4b6b4:	beq	4b6c8 <fputs@plt+0x3a2e0>
   4b6b8:	mov	r0, r7
   4b6bc:	bl	1606c <fputs@plt+0x4c84>
   4b6c0:	cmp	r0, #0
   4b6c4:	beq	4ebc8 <fputs@plt+0x3d7e0>
   4b6c8:	add	r9, r9, #16
   4b6cc:	subs	r8, r8, #1
   4b6d0:	bne	4b6ac <fputs@plt+0x3a2c4>
   4b6d4:	tst	r6, #7
   4b6d8:	beq	4e998 <fputs@plt+0x3d5b0>
   4b6dc:	ldr	r0, [sl, #4]
   4b6e0:	b	4e9c4 <fputs@plt+0x3d5dc>
   4b6e4:	ldr	r0, [r9, #12]
   4b6e8:	ldr	r1, [r9, #16]
   4b6ec:	add	r0, r0, r1
   4b6f0:	ldr	r1, [r5, #-44]	; 0xffffffd4
   4b6f4:	sub	r0, r0, r1
   4b6f8:	b	4c3bc <fputs@plt+0x3afd4>
   4b6fc:	ldr	r0, [r9, #12]
   4b700:	ldr	r1, [r9, #16]
   4b704:	add	r0, r0, r1
   4b708:	ldr	r1, [r5, #-76]	; 0xffffffb4
   4b70c:	sub	r0, r0, r1
   4b710:	str	r0, [r5, #-72]	; 0xffffffb8
   4b714:	b	4fca0 <fputs@plt+0x3e8b8>
   4b718:	ldr	r1, [r9, #12]
   4b71c:	ldr	r2, [r9, #16]
   4b720:	add	r1, r1, r2
   4b724:	ldr	r2, [r5, #-12]
   4b728:	sub	r1, r1, r2
   4b72c:	b	4c394 <fputs@plt+0x3afac>
   4b730:	sub	r1, r5, #12
   4b734:	mov	r0, r2
   4b738:	mov	r6, ip
   4b73c:	mov	r7, lr
   4b740:	mov	r8, r3
   4b744:	bl	51b18 <fputs@plt+0x40730>
   4b748:	b	4dafc <fputs@plt+0x3c714>
   4b74c:	mov	r6, r2
   4b750:	ldr	r2, [r9, #12]
   4b754:	mov	r0, #0
   4b758:	mov	r7, r9
   4b75c:	mov	r9, r3
   4b760:	mov	r1, #155	; 0x9b
   4b764:	mov	r3, #0
   4b768:	mov	r8, ip
   4b76c:	mov	sl, lr
   4b770:	str	r0, [sp]
   4b774:	mov	r0, r6
   4b778:	bl	51c94 <fputs@plt+0x408ac>
   4b77c:	str	r0, [fp, #-64]	; 0xffffffc0
   4b780:	sub	r1, fp, #64	; 0x40
   4b784:	ldr	r0, [r5, #-12]
   4b788:	str	r0, [fp, #-60]	; 0xffffffc4
   4b78c:	ldr	r0, [r7, #20]
   4b790:	str	r0, [fp, #-56]	; 0xffffffc8
   4b794:	mov	r0, r6
   4b798:	bl	51b18 <fputs@plt+0x40730>
   4b79c:	b	4bc10 <fputs@plt+0x3a828>
   4b7a0:	ldr	r0, [r9, #12]
   4b7a4:	ldr	r1, [r9, #16]
   4b7a8:	mov	r8, r3
   4b7ac:	mov	r6, r2
   4b7b0:	mov	r3, #0
   4b7b4:	mov	r9, ip
   4b7b8:	mov	r7, lr
   4b7bc:	str	r1, [fp, #-36]	; 0xffffffdc
   4b7c0:	str	r0, [fp, #-40]	; 0xffffffd8
   4b7c4:	sub	r0, fp, #40	; 0x28
   4b7c8:	mov	r1, #97	; 0x61
   4b7cc:	str	r0, [sp]
   4b7d0:	mov	r0, r2
   4b7d4:	mov	r2, #0
   4b7d8:	bl	51c94 <fputs@plt+0x408ac>
   4b7dc:	str	r0, [fp, #-64]	; 0xffffffc0
   4b7e0:	ldr	r0, [fp, #-40]	; 0xffffffd8
   4b7e4:	ldr	r1, [fp, #-36]	; 0xffffffdc
   4b7e8:	str	r0, [fp, #-60]	; 0xffffffc4
   4b7ec:	add	r0, r0, r1
   4b7f0:	sub	r1, fp, #64	; 0x40
   4b7f4:	str	r0, [fp, #-56]	; 0xffffffc8
   4b7f8:	mov	r0, r6
   4b7fc:	bl	51b18 <fputs@plt+0x40730>
   4b800:	b	4c4d0 <fputs@plt+0x3b0e8>
   4b804:	ldr	r0, [r2, #488]	; 0x1e8
   4b808:	cmp	r0, #0
   4b80c:	beq	4fca0 <fputs@plt+0x3e8b8>
   4b810:	ldrsh	r1, [r0, #34]	; 0x22
   4b814:	cmp	r1, #1
   4b818:	blt	4fca0 <fputs@plt+0x3e8b8>
   4b81c:	ldr	r0, [r0, #4]
   4b820:	ldr	r2, [r9, #12]
   4b824:	add	r0, r0, r1, lsl #4
   4b828:	strb	r2, [r0, #-4]
   4b82c:	b	4fca0 <fputs@plt+0x3e8b8>
   4b830:	ldr	r1, [r5, #-28]	; 0xffffffe4
   4b834:	mov	r8, r3
   4b838:	mov	r0, r2
   4b83c:	ldr	r3, [r9, #12]
   4b840:	ldr	r2, [r5, #-12]
   4b844:	str	r1, [sp]
   4b848:	mov	r1, #0
   4b84c:	b	4ba44 <fputs@plt+0x3a65c>
   4b850:	ldr	r0, [r9, #12]
   4b854:	mov	r1, #0
   4b858:	str	r1, [sp]
   4b85c:	stmib	sp, {r0, r1}
   4b860:	mov	r0, r2
   4b864:	str	r1, [sp, #12]
   4b868:	str	r1, [sp, #16]
   4b86c:	str	r1, [sp, #20]
   4b870:	b	4ba78 <fputs@plt+0x3a690>
   4b874:	ldr	r1, [r5, #-12]
   4b878:	b	4ba9c <fputs@plt+0x3a6b4>
   4b87c:	ldr	r0, [r9, #12]
   4b880:	mov	r8, r3
   4b884:	ldr	r3, [r5, #-12]
   4b888:	mov	r1, #0
   4b88c:	mov	r6, ip
   4b890:	mov	r7, lr
   4b894:	str	r0, [sp]
   4b898:	mov	r0, r2
   4b89c:	sub	r2, r5, #28
   4b8a0:	bl	5321c <fputs@plt+0x41e34>
   4b8a4:	b	4dafc <fputs@plt+0x3c714>
   4b8a8:	ldr	r0, [r2, #488]	; 0x1e8
   4b8ac:	cmp	r0, #0
   4b8b0:	beq	4fca0 <fputs@plt+0x3e8b8>
   4b8b4:	ldr	r0, [r0, #16]
   4b8b8:	cmp	r0, #0
   4b8bc:	ldrne	r1, [r9, #12]
   4b8c0:	b	4bb08 <fputs@plt+0x3a720>
   4b8c4:	ldr	r7, [r2, #488]	; 0x1e8
   4b8c8:	cmp	r7, #0
   4b8cc:	beq	4fca0 <fputs@plt+0x3e8b8>
   4b8d0:	ldr	r8, [r2]
   4b8d4:	ldrsh	r6, [r7, #34]	; 0x22
   4b8d8:	add	r1, r9, #12
   4b8dc:	str	r5, [sp, #80]	; 0x50
   4b8e0:	mov	sl, ip
   4b8e4:	str	lr, [fp, #-72]	; 0xffffffb8
   4b8e8:	mov	r5, r2
   4b8ec:	mov	r0, r8
   4b8f0:	bl	664dc <fputs@plt+0x550f4>
   4b8f4:	mov	r1, r5
   4b8f8:	ldr	lr, [fp, #-72]	; 0xffffffb8
   4b8fc:	ldr	r5, [sp, #80]	; 0x50
   4b900:	movw	r3, #58116	; 0xe304
   4b904:	mov	ip, sl
   4b908:	cmp	r0, #0
   4b90c:	movt	r3, #8
   4b910:	beq	4fca0 <fputs@plt+0x3e8b8>
   4b914:	mov	r9, r0
   4b918:	mov	r0, r1
   4b91c:	mov	r1, r9
   4b920:	bl	60944 <fputs@plt+0x4f55c>
   4b924:	cmp	r0, #0
   4b928:	beq	4e53c <fputs@plt+0x3d154>
   4b92c:	ldr	r0, [r7, #4]
   4b930:	sub	r6, r6, #1
   4b934:	add	r0, r0, r6, lsl #4
   4b938:	ldr	r1, [r0, #8]
   4b93c:	mov	r0, r8
   4b940:	bl	13dc4 <fputs@plt+0x29dc>
   4b944:	ldr	r0, [r7, #4]
   4b948:	ldr	r5, [sp, #80]	; 0x50
   4b94c:	ldr	lr, [fp, #-72]	; 0xffffffb8
   4b950:	movw	r3, #58116	; 0xe304
   4b954:	mov	ip, sl
   4b958:	movt	r3, #8
   4b95c:	add	r0, r0, r6, lsl #4
   4b960:	str	r9, [r0, #8]
   4b964:	ldr	r0, [r7, #8]
   4b968:	cmp	r0, #0
   4b96c:	beq	4fca0 <fputs@plt+0x3e8b8>
   4b970:	ldr	r1, [r0, #4]
   4b974:	ldrsh	r1, [r1]
   4b978:	cmp	r6, r1
   4b97c:	bne	4b994 <fputs@plt+0x3a5ac>
   4b980:	ldr	r1, [r7, #4]
   4b984:	ldr	r2, [r0, #32]
   4b988:	add	r1, r1, r6, lsl #4
   4b98c:	ldr	r1, [r1, #8]
   4b990:	str	r1, [r2]
   4b994:	ldr	r0, [r0, #20]
   4b998:	cmp	r0, #0
   4b99c:	bne	4b970 <fputs@plt+0x3a588>
   4b9a0:	b	4fca0 <fputs@plt+0x3e8b8>
   4b9a4:	ldr	r1, [r9, #16]
   4b9a8:	ldr	r2, [r5, #-12]
   4b9ac:	ldr	r0, [r9, #12]
   4b9b0:	bic	r1, r2, r1
   4b9b4:	orr	r0, r1, r0
   4b9b8:	b	4d4c4 <fputs@plt+0x3c0dc>
   4b9bc:	mov	r0, #0
   4b9c0:	str	r0, [r5, #-12]
   4b9c4:	b	4c2e0 <fputs@plt+0x3aef8>
   4b9c8:	mov	r0, #0
   4b9cc:	str	r0, [r5, #-28]	; 0xffffffe4
   4b9d0:	str	r0, [r5, #-24]	; 0xffffffe8
   4b9d4:	b	4fca0 <fputs@plt+0x3e8b8>
   4b9d8:	ldr	r0, [r9, #12]
   4b9dc:	mov	r1, #255	; 0xff
   4b9e0:	b	4d4dc <fputs@plt+0x3c0f4>
   4b9e4:	ldr	r0, [r9, #12]
   4b9e8:	mov	r1, #65280	; 0xff00
   4b9ec:	lsl	r0, r0, #8
   4b9f0:	b	4d4dc <fputs@plt+0x3c0f4>
   4b9f4:	mov	r0, #7
   4b9f8:	b	4d4c4 <fputs@plt+0x3c0dc>
   4b9fc:	mov	r0, #8
   4ba00:	b	4d4c4 <fputs@plt+0x3c0dc>
   4ba04:	mov	r0, #9
   4ba08:	b	4d7ac <fputs@plt+0x3c3c4>
   4ba0c:	mov	r0, #6
   4ba10:	b	4d7ac <fputs@plt+0x3c3c4>
   4ba14:	mov	r0, #0
   4ba18:	b	4d29c <fputs@plt+0x3beb4>
   4ba1c:	mov	r0, #0
   4ba20:	str	r0, [r2, #332]	; 0x14c
   4ba24:	b	4fca0 <fputs@plt+0x3e8b8>
   4ba28:	mov	r0, r2
   4ba2c:	mov	r8, r3
   4ba30:	ldr	r2, [r9, #12]
   4ba34:	ldr	r1, [r5, #-44]	; 0xffffffd4
   4ba38:	ldr	r3, [r5, #-28]	; 0xffffffe4
   4ba3c:	mov	r6, #0
   4ba40:	str	r6, [sp]
   4ba44:	mov	r6, ip
   4ba48:	mov	r7, lr
   4ba4c:	bl	51d34 <fputs@plt+0x4094c>
   4ba50:	b	4dafc <fputs@plt+0x3c714>
   4ba54:	ldr	r1, [r5, #-28]	; 0xffffffe4
   4ba58:	mov	r0, r2
   4ba5c:	mov	r2, #0
   4ba60:	ldr	r6, [r9, #12]
   4ba64:	stm	sp, {r1, r6}
   4ba68:	str	r2, [sp, #8]
   4ba6c:	str	r2, [sp, #12]
   4ba70:	str	r2, [sp, #16]
   4ba74:	str	r2, [sp, #20]
   4ba78:	mov	r8, r3
   4ba7c:	mov	r1, #0
   4ba80:	mov	r2, #0
   4ba84:	mov	r3, #0
   4ba88:	mov	r6, ip
   4ba8c:	mov	r7, lr
   4ba90:	bl	52040 <fputs@plt+0x40c58>
   4ba94:	b	4dafc <fputs@plt+0x3c714>
   4ba98:	ldr	r1, [r5, #-28]	; 0xffffffe4
   4ba9c:	mov	r0, r2
   4baa0:	mov	r6, ip
   4baa4:	mov	r7, lr
   4baa8:	mov	r8, r3
   4baac:	bl	53190 <fputs@plt+0x41da8>
   4bab0:	b	4dafc <fputs@plt+0x3c714>
   4bab4:	ldr	r0, [r5, #-12]
   4bab8:	mov	sl, r9
   4babc:	mov	r9, r3
   4bac0:	ldr	r1, [r5, #-92]	; 0xffffffa4
   4bac4:	ldr	r3, [r5, #-28]	; 0xffffffe4
   4bac8:	mov	r6, r2
   4bacc:	sub	r2, r5, #44	; 0x2c
   4bad0:	mov	r7, ip
   4bad4:	mov	r8, lr
   4bad8:	str	r0, [sp]
   4badc:	mov	r0, r6
   4bae0:	bl	5321c <fputs@plt+0x41e34>
   4bae4:	ldr	r0, [r6, #488]	; 0x1e8
   4bae8:	mov	r3, r9
   4baec:	mov	lr, r8
   4baf0:	mov	ip, r7
   4baf4:	cmp	r0, #0
   4baf8:	beq	4fca0 <fputs@plt+0x3e8b8>
   4bafc:	ldr	r0, [r0, #16]
   4bb00:	cmp	r0, #0
   4bb04:	ldrne	r1, [sl, #12]
   4bb08:	strbne	r1, [r0, #24]
   4bb0c:	b	4fca0 <fputs@plt+0x3e8b8>
   4bb10:	mov	r0, #4
   4bb14:	b	4d7ac <fputs@plt+0x3c3c4>
   4bb18:	mov	r8, r3
   4bb1c:	ldr	r1, [r9, #12]
   4bb20:	ldr	r3, [r5, #-12]
   4bb24:	mov	r0, r2
   4bb28:	mov	r2, #0
   4bb2c:	b	4bbb0 <fputs@plt+0x3a7c8>
   4bb30:	ldr	r1, [r5, #-28]	; 0xffffffe4
   4bb34:	str	lr, [fp, #-72]	; 0xffffffb8
   4bb38:	str	ip, [fp, #-76]	; 0xffffffb4
   4bb3c:	ldr	r9, [r9, #12]
   4bb40:	ldr	r3, [r5, #-108]	; 0xffffff94
   4bb44:	ldr	r0, [r5, #-76]	; 0xffffffb4
   4bb48:	mov	r6, r2
   4bb4c:	str	r1, [sp, #72]	; 0x48
   4bb50:	mov	r1, #0
   4bb54:	str	r5, [sp, #80]	; 0x50
   4bb58:	str	r1, [fp, #-68]	; 0xffffffbc
   4bb5c:	ldr	sl, [r2]
   4bb60:	ldrsh	r2, [r8, #116]	; 0x74
   4bb64:	cmp	r2, #1
   4bb68:	blt	4de10 <fputs@plt+0x3ca28>
   4bb6c:	movw	r1, #6485	; 0x1955
   4bb70:	mov	r0, r6
   4bb74:	movt	r1, #9
   4bb78:	bl	1d2ec <fputs@plt+0xbf04>
   4bb7c:	mov	r0, sl
   4bb80:	mov	r1, r9
   4bb84:	mov	r2, #1
   4bb88:	bl	47938 <fputs@plt+0x36550>
   4bb8c:	ldr	r1, [sp, #72]	; 0x48
   4bb90:	mov	r0, sl
   4bb94:	bl	478b8 <fputs@plt+0x364d0>
   4bb98:	b	4fa10 <fputs@plt+0x3e628>
   4bb9c:	mov	r8, r3
   4bba0:	ldr	r1, [r9, #12]
   4bba4:	ldr	r3, [r5, #-12]
   4bba8:	mov	r0, r2
   4bbac:	mov	r2, #1
   4bbb0:	mov	r6, ip
   4bbb4:	mov	r7, lr
   4bbb8:	bl	53658 <fputs@plt+0x42270>
   4bbbc:	b	4dafc <fputs@plt+0x3c714>
   4bbc0:	movw	r0, #58768	; 0xe590
   4bbc4:	mov	r6, r2
   4bbc8:	sub	r2, fp, #64	; 0x40
   4bbcc:	mov	r8, ip
   4bbd0:	mov	sl, lr
   4bbd4:	mov	r7, r9
   4bbd8:	movt	r0, #8
   4bbdc:	mov	r1, r2
   4bbe0:	vld1.64	{d16-d17}, [r0]!
   4bbe4:	ldr	r0, [r0]
   4bbe8:	vst1.64	{d16-d17}, [r1]!
   4bbec:	str	r0, [r1]
   4bbf0:	mov	r0, r6
   4bbf4:	ldr	r1, [r9, #12]
   4bbf8:	mov	r9, r3
   4bbfc:	bl	53d14 <fputs@plt+0x4292c>
   4bc00:	ldr	r1, [r7, #12]
   4bc04:	ldr	r0, [r6]
   4bc08:	mov	r2, #1
   4bc0c:	bl	47938 <fputs@plt+0x36550>
   4bc10:	mov	r3, r9
   4bc14:	mov	lr, sl
   4bc18:	mov	ip, r8
   4bc1c:	b	4fca0 <fputs@plt+0x3e8b8>
   4bc20:	mov	r0, r9
   4bc24:	mov	r6, r3
   4bc28:	mov	r9, lr
   4bc2c:	mov	r8, ip
   4bc30:	ldr	r7, [r0, #12]
   4bc34:	cmp	r7, #0
   4bc38:	beq	4deac <fputs@plt+0x3cac4>
   4bc3c:	ldr	r0, [r5, #-12]
   4bc40:	mov	r1, r7
   4bc44:	str	r0, [r7, #64]	; 0x40
   4bc48:	mov	r0, r2
   4bc4c:	bl	57138 <fputs@plt+0x45d50>
   4bc50:	b	4deb8 <fputs@plt+0x3cad0>
   4bc54:	ldr	r7, [r9, #12]
   4bc58:	ldr	r8, [r5, #-28]	; 0xffffffe4
   4bc5c:	cmp	r7, #0
   4bc60:	beq	4dd1c <fputs@plt+0x3c934>
   4bc64:	ldr	r0, [r7, #48]	; 0x30
   4bc68:	cmp	r0, #0
   4bc6c:	beq	4bd00 <fputs@plt+0x3a918>
   4bc70:	mov	r6, #0
   4bc74:	mov	r0, r2
   4bc78:	mov	r1, r7
   4bc7c:	str	ip, [fp, #-76]	; 0xffffffb4
   4bc80:	mov	sl, lr
   4bc84:	mov	r9, r2
   4bc88:	str	r6, [fp, #-60]	; 0xffffffc4
   4bc8c:	bl	57138 <fputs@plt+0x45d50>
   4bc90:	sub	r0, fp, #64	; 0x40
   4bc94:	mov	r1, #0
   4bc98:	mov	r2, #0
   4bc9c:	mov	r3, #0
   4bca0:	stm	sp, {r0, r7}
   4bca4:	mov	r0, r9
   4bca8:	str	r6, [sp, #8]
   4bcac:	str	r6, [sp, #12]
   4bcb0:	bl	571c0 <fputs@plt+0x45dd8>
   4bcb4:	mov	r2, r0
   4bcb8:	mov	r0, r9
   4bcbc:	mov	r1, #0
   4bcc0:	mov	r3, #0
   4bcc4:	str	r6, [sp]
   4bcc8:	str	r6, [sp, #4]
   4bccc:	str	r6, [sp, #8]
   4bcd0:	str	r6, [sp, #12]
   4bcd4:	str	r6, [sp, #16]
   4bcd8:	str	r6, [sp, #20]
   4bcdc:	bl	572a8 <fputs@plt+0x45ec0>
   4bce0:	ldr	ip, [fp, #-76]	; 0xffffffb4
   4bce4:	movw	r3, #58116	; 0xe304
   4bce8:	mov	r2, r9
   4bcec:	mov	lr, sl
   4bcf0:	mov	r7, r0
   4bcf4:	cmp	r0, #0
   4bcf8:	movt	r3, #8
   4bcfc:	beq	4dd1c <fputs@plt+0x3c934>
   4bd00:	ldr	r0, [r5, #-12]
   4bd04:	str	r8, [r7, #48]	; 0x30
   4bd08:	cmp	r8, #0
   4bd0c:	strb	r0, [r7, #4]
   4bd10:	ldrne	r0, [r8, #8]
   4bd14:	bicne	r0, r0, #512	; 0x200
   4bd18:	strne	r0, [r8, #8]
   4bd1c:	ldr	r0, [r7, #8]
   4bd20:	bic	r0, r0, #512	; 0x200
   4bd24:	str	r0, [r7, #8]
   4bd28:	ldr	r0, [r5, #-12]
   4bd2c:	cmp	r0, #116	; 0x74
   4bd30:	movne	r0, #1
   4bd34:	strbne	r0, [r2, #22]
   4bd38:	b	4dd48 <fputs@plt+0x3c960>
   4bd3c:	mov	r0, #116	; 0x74
   4bd40:	b	4d4c4 <fputs@plt+0x3c0dc>
   4bd44:	mov	r0, r9
   4bd48:	str	ip, [fp, #-76]	; 0xffffffb4
   4bd4c:	mov	sl, lr
   4bd50:	ldr	r6, [r5, #-44]	; 0xffffffd4
   4bd54:	ldr	ip, [r5, #-76]	; 0xffffffb4
   4bd58:	ldr	r1, [r5, #-92]	; 0xffffffa4
   4bd5c:	ldr	r3, [r5, #-60]	; 0xffffffc4
   4bd60:	ldr	r9, [r9, #12]
   4bd64:	ldr	r7, [r5, #-12]
   4bd68:	ldr	r8, [r5, #-108]	; 0xffffff94
   4bd6c:	ldr	lr, [r0, #16]
   4bd70:	ldr	r0, [r5, #-28]	; 0xffffffe4
   4bd74:	str	r6, [sp]
   4bd78:	stmib	sp, {r0, r7, r8, r9, lr}
   4bd7c:	mov	r0, r2
   4bd80:	mov	r2, ip
   4bd84:	bl	572a8 <fputs@plt+0x45ec0>
   4bd88:	ldr	ip, [fp, #-76]	; 0xffffffb4
   4bd8c:	movw	r3, #58116	; 0xe304
   4bd90:	mov	lr, sl
   4bd94:	str	r0, [r5, #-124]	; 0xffffff84
   4bd98:	b	4fc9c <fputs@plt+0x3e8b4>
   4bd9c:	ldr	r1, [r5, #-12]
   4bda0:	mov	r0, r2
   4bda4:	mov	r2, #256	; 0x100
   4bda8:	mov	r6, #0
   4bdac:	mov	r8, r3
   4bdb0:	mov	r3, #0
   4bdb4:	mov	r7, lr
   4bdb8:	str	r2, [sp, #12]
   4bdbc:	mov	r2, #0
   4bdc0:	str	r6, [sp]
   4bdc4:	str	r6, [sp, #4]
   4bdc8:	str	r6, [sp, #8]
   4bdcc:	str	r6, [sp, #16]
   4bdd0:	str	r6, [sp, #20]
   4bdd4:	mov	r6, ip
   4bdd8:	bl	572a8 <fputs@plt+0x45ec0>
   4bddc:	b	4c2b8 <fputs@plt+0x3aed0>
   4bde0:	ldr	r1, [r5, #-12]
   4bde4:	ldr	r6, [r5, #-60]	; 0xffffffc4
   4bde8:	mov	sl, r3
   4bdec:	mov	r3, #0
   4bdf0:	mov	r0, r2
   4bdf4:	mov	r2, #768	; 0x300
   4bdf8:	mov	r9, lr
   4bdfc:	mov	r8, ip
   4be00:	mov	r7, r5
   4be04:	str	r2, [sp, #12]
   4be08:	str	r3, [sp]
   4be0c:	str	r3, [sp, #4]
   4be10:	str	r3, [sp, #8]
   4be14:	str	r3, [sp, #16]
   4be18:	str	r3, [sp, #20]
   4be1c:	mov	r2, #0
   4be20:	mov	r3, #0
   4be24:	bl	572a8 <fputs@plt+0x45ec0>
   4be28:	cmp	r6, #0
   4be2c:	mov	ip, r8
   4be30:	mov	r5, r7
   4be34:	mov	lr, r9
   4be38:	mov	r3, sl
   4be3c:	ldrne	r1, [r6, #8]
   4be40:	bicne	r1, r1, #512	; 0x200
   4be44:	strne	r1, [r6, #8]
   4be48:	cmp	r0, #0
   4be4c:	moveq	r0, r6
   4be50:	movne	r1, #116	; 0x74
   4be54:	strne	r6, [r0, #48]	; 0x30
   4be58:	strbne	r1, [r0, #4]
   4be5c:	str	r0, [r7, #-60]	; 0xffffffc4
   4be60:	b	4fca0 <fputs@plt+0x3e8b8>
   4be64:	mov	r6, r2
   4be68:	ldr	r1, [r5, #-28]	; 0xffffffe4
   4be6c:	ldr	r2, [r5, #-12]
   4be70:	str	lr, [fp, #-72]	; 0xffffffb8
   4be74:	str	ip, [fp, #-76]	; 0xffffffb4
   4be78:	mov	sl, r5
   4be7c:	mov	r0, r6
   4be80:	bl	57450 <fputs@plt+0x46068>
   4be84:	str	r0, [r5, #-28]	; 0xffffffe4
   4be88:	mov	r1, r0
   4be8c:	ldr	r0, [r9, #16]
   4be90:	cmp	r0, #0
   4be94:	beq	4decc <fputs@plt+0x3cae4>
   4be98:	add	r2, r9, #12
   4be9c:	mov	r0, r6
   4bea0:	mov	r3, #1
   4bea4:	mov	r7, r6
   4bea8:	bl	57538 <fputs@plt+0x46150>
   4beac:	ldr	r1, [sl, #-28]	; 0xffffffe4
   4beb0:	mov	r5, sl
   4beb4:	b	4ded0 <fputs@plt+0x3cae8>
   4beb8:	ldr	r0, [r2]
   4bebc:	mov	r1, #0
   4bec0:	mov	r9, r2
   4bec4:	mov	r8, r3
   4bec8:	sub	r2, fp, #64	; 0x40
   4becc:	mov	r3, #0
   4bed0:	mov	r6, ip
   4bed4:	mov	r7, lr
   4bed8:	str	r1, [fp, #-60]	; 0xffffffc4
   4bedc:	str	r1, [fp, #-64]	; 0xffffffc0
   4bee0:	mov	r1, #158	; 0x9e
   4bee4:	bl	66b48 <fputs@plt+0x55760>
   4bee8:	ldr	r1, [r5, #-12]
   4beec:	mov	r2, r0
   4bef0:	mov	r0, r9
   4bef4:	bl	57450 <fputs@plt+0x46068>
   4bef8:	b	4c264 <fputs@plt+0x3ae7c>
   4befc:	add	r0, r9, #12
   4bf00:	mov	r1, #158	; 0x9e
   4bf04:	mov	sl, r2
   4bf08:	mov	r3, #0
   4bf0c:	mov	r8, #0
   4bf10:	mov	r9, ip
   4bf14:	mov	r6, lr
   4bf18:	str	r0, [sp]
   4bf1c:	mov	r0, r2
   4bf20:	mov	r2, #0
   4bf24:	bl	51c94 <fputs@plt+0x408ac>
   4bf28:	mov	r7, r0
   4bf2c:	sub	r0, r5, #28
   4bf30:	mov	r1, #27
   4bf34:	mov	r2, #0
   4bf38:	mov	r3, #0
   4bf3c:	str	r0, [sp]
   4bf40:	mov	r0, sl
   4bf44:	bl	51c94 <fputs@plt+0x408ac>
   4bf48:	mov	r2, r0
   4bf4c:	mov	r0, sl
   4bf50:	mov	r1, #122	; 0x7a
   4bf54:	mov	r3, r7
   4bf58:	str	r8, [sp]
   4bf5c:	bl	51c94 <fputs@plt+0x408ac>
   4bf60:	ldr	r1, [r5, #-44]	; 0xffffffd4
   4bf64:	mov	r2, r0
   4bf68:	mov	r0, sl
   4bf6c:	bl	57450 <fputs@plt+0x46068>
   4bf70:	movw	r3, #58116	; 0xe304
   4bf74:	mov	lr, r6
   4bf78:	mov	ip, r9
   4bf7c:	str	r0, [r5, #-44]	; 0xffffffd4
   4bf80:	b	4fc9c <fputs@plt+0x3e8b4>
   4bf84:	ldr	r0, [r2]
   4bf88:	mov	r9, r3
   4bf8c:	mov	r8, lr
   4bf90:	mov	r7, ip
   4bf94:	cmp	r0, #0
   4bf98:	beq	4df64 <fputs@plt+0x3cb7c>
   4bf9c:	mov	r2, #80	; 0x50
   4bfa0:	mov	r3, #0
   4bfa4:	bl	238e0 <fputs@plt+0x124f8>
   4bfa8:	b	4df70 <fputs@plt+0x3cb88>
   4bfac:	ldr	r0, [r9, #12]
   4bfb0:	cmp	r0, #0
   4bfb4:	str	r0, [r5, #-12]
   4bfb8:	beq	4fca0 <fputs@plt+0x3e8b8>
   4bfbc:	ldr	r2, [r0]
   4bfc0:	mov	r6, r3
   4bfc4:	sub	r1, r2, #1
   4bfc8:	cmp	r1, #1
   4bfcc:	blt	4bff4 <fputs@plt+0x3ac0c>
   4bfd0:	add	r2, r2, r2, lsl #3
   4bfd4:	add	r2, r0, r2, lsl #3
   4bfd8:	sub	r2, r2, #100	; 0x64
   4bfdc:	ldrb	r3, [r2]
   4bfe0:	sub	r1, r1, #1
   4bfe4:	cmp	r1, #0
   4bfe8:	strb	r3, [r2, #72]	; 0x48
   4bfec:	sub	r2, r2, #72	; 0x48
   4bff0:	bgt	4bfdc <fputs@plt+0x3abf4>
   4bff4:	mov	r1, #0
   4bff8:	mov	r3, r6
   4bffc:	strb	r1, [r0, #44]	; 0x2c
   4c000:	b	4fca0 <fputs@plt+0x3e8b8>
   4c004:	ldr	r0, [r5, #-12]
   4c008:	cmp	r0, #0
   4c00c:	beq	4fca0 <fputs@plt+0x3e8b8>
   4c010:	ldr	r1, [r0]
   4c014:	cmp	r1, #1
   4c018:	blt	4fca0 <fputs@plt+0x3e8b8>
   4c01c:	add	r1, r1, r1, lsl #3
   4c020:	add	r0, r0, r1, lsl #3
   4c024:	ldr	r1, [r9, #12]
   4c028:	strb	r1, [r0, #-28]	; 0xffffffe4
   4c02c:	b	4fca0 <fputs@plt+0x3e8b8>
   4c030:	ldr	r0, [r9, #12]
   4c034:	mov	r6, r2
   4c038:	ldr	r2, [r5, #-12]
   4c03c:	ldr	r1, [r5, #-92]	; 0xffffffa4
   4c040:	mov	r8, r3
   4c044:	mov	r3, #0
   4c048:	sub	r7, r5, #44	; 0x2c
   4c04c:	mov	r9, ip
   4c050:	str	r3, [sp, #4]
   4c054:	sub	r3, r5, #60	; 0x3c
   4c058:	str	r7, [sp]
   4c05c:	mov	r7, lr
   4c060:	str	r2, [sp, #8]
   4c064:	str	r0, [sp, #12]
   4c068:	sub	r2, r5, #76	; 0x4c
   4c06c:	mov	r0, r6
   4c070:	bl	571c0 <fputs@plt+0x45dd8>
   4c074:	mov	r1, r0
   4c078:	str	r0, [r5, #-92]	; 0xffffffa4
   4c07c:	sub	r2, r5, #28
   4c080:	mov	r0, r6
   4c084:	bl	57628 <fputs@plt+0x46240>
   4c088:	b	4c4d0 <fputs@plt+0x3b0e8>
   4c08c:	mov	r0, r9
   4c090:	mov	sl, r2
   4c094:	ldr	r2, [r5, #-12]
   4c098:	ldr	r1, [r5, #-124]	; 0xffffff84
   4c09c:	mov	r3, #0
   4c0a0:	sub	r7, r5, #28
   4c0a4:	mov	r9, lr
   4c0a8:	mov	r8, ip
   4c0ac:	mov	r6, r5
   4c0b0:	ldr	r0, [r0, #12]
   4c0b4:	str	r3, [sp, #4]
   4c0b8:	sub	r3, r5, #92	; 0x5c
   4c0bc:	str	r7, [sp]
   4c0c0:	str	r2, [sp, #8]
   4c0c4:	sub	r2, r5, #108	; 0x6c
   4c0c8:	str	r0, [sp, #12]
   4c0cc:	mov	r0, sl
   4c0d0:	bl	571c0 <fputs@plt+0x45dd8>
   4c0d4:	str	r0, [r5, #-124]	; 0xffffff84
   4c0d8:	cmp	r0, #0
   4c0dc:	ldr	r1, [r5, #-60]	; 0xffffffc4
   4c0e0:	beq	4df98 <fputs@plt+0x3cbb0>
   4c0e4:	ldr	r2, [r0]
   4c0e8:	add	r2, r2, r2, lsl #3
   4c0ec:	str	r1, [r0, r2, lsl #3]!
   4c0f0:	ldrb	r1, [r0, #-27]	; 0xffffffe5
   4c0f4:	orr	r1, r1, #4
   4c0f8:	strb	r1, [r0, #-27]	; 0xffffffe5
   4c0fc:	b	4dfa4 <fputs@plt+0x3cbbc>
   4c100:	mov	r0, r2
   4c104:	ldr	r2, [r5, #-60]	; 0xffffffc4
   4c108:	ldr	r1, [r5, #-92]	; 0xffffffa4
   4c10c:	sub	r7, r5, #28
   4c110:	mov	r8, r3
   4c114:	ldr	r6, [r9, #12]
   4c118:	ldr	r3, [r5, #-12]
   4c11c:	str	r7, [sp]
   4c120:	mov	r7, lr
   4c124:	stmib	sp, {r2, r3, r6}
   4c128:	mov	r2, #0
   4c12c:	mov	r3, #0
   4c130:	mov	r6, ip
   4c134:	bl	571c0 <fputs@plt+0x45dd8>
   4c138:	mov	r3, r8
   4c13c:	mov	lr, r7
   4c140:	mov	ip, r6
   4c144:	str	r0, [r5, #-92]	; 0xffffffa4
   4c148:	b	4fca0 <fputs@plt+0x3e8b8>
   4c14c:	ldr	r1, [r5, #-92]	; 0xffffffa4
   4c150:	cmp	r1, #0
   4c154:	bne	4c17c <fputs@plt+0x3ad94>
   4c158:	ldr	r0, [r5, #-24]	; 0xffffffe8
   4c15c:	cmp	r0, #0
   4c160:	bne	4c17c <fputs@plt+0x3ad94>
   4c164:	ldr	r0, [r5, #-12]
   4c168:	cmp	r0, #0
   4c16c:	bne	4c17c <fputs@plt+0x3ad94>
   4c170:	ldr	r0, [r9, #12]
   4c174:	cmp	r0, #0
   4c178:	beq	4f250 <fputs@plt+0x3de68>
   4c17c:	ldr	r3, [r5, #-60]	; 0xffffffc4
   4c180:	mov	sl, r2
   4c184:	ldr	r7, [r3]
   4c188:	cmp	r7, #1
   4c18c:	bne	4dd58 <fputs@plt+0x3c970>
   4c190:	ldr	r0, [r9, #12]
   4c194:	ldr	r2, [r5, #-12]
   4c198:	sub	r3, r5, #28
   4c19c:	mov	r6, #0
   4c1a0:	mov	r8, lr
   4c1a4:	mov	r7, ip
   4c1a8:	stm	sp, {r3, r6}
   4c1ac:	mov	r3, #0
   4c1b0:	str	r2, [sp, #8]
   4c1b4:	str	r0, [sp, #12]
   4c1b8:	mov	r0, sl
   4c1bc:	mov	r2, #0
   4c1c0:	bl	571c0 <fputs@plt+0x45dd8>
   4c1c4:	mov	r3, r5
   4c1c8:	cmp	r0, #0
   4c1cc:	str	r0, [r5, #-92]	; 0xffffffa4
   4c1d0:	beq	4c208 <fputs@plt+0x3ae20>
   4c1d4:	ldr	r1, [r0]
   4c1d8:	add	r1, r1, r1, lsl #3
   4c1dc:	add	r0, r0, r1, lsl #3
   4c1e0:	ldr	r1, [r3, #-60]	; 0xffffffc4
   4c1e4:	ldr	r2, [r1, #16]
   4c1e8:	str	r2, [r0, #-56]	; 0xffffffc8
   4c1ec:	ldr	r2, [r1, #12]
   4c1f0:	str	r2, [r0, #-60]	; 0xffffffc4
   4c1f4:	ldr	r2, [r1, #28]
   4c1f8:	str	r2, [r0, #-44]	; 0xffffffd4
   4c1fc:	str	r6, [r1, #28]
   4c200:	str	r6, [r1, #12]
   4c204:	str	r6, [r1, #16]
   4c208:	ldr	r1, [r3, #-60]	; 0xffffffc4
   4c20c:	ldr	r0, [sl]
   4c210:	bl	479ec <fputs@plt+0x36604>
   4c214:	mov	ip, r7
   4c218:	mov	lr, r8
   4c21c:	b	4fc98 <fputs@plt+0x3e8b0>
   4c220:	ldr	r0, [r2]
   4c224:	mov	r8, r3
   4c228:	add	r3, r9, #12
   4c22c:	sub	r2, r5, #12
   4c230:	mov	r1, #0
   4c234:	mov	r6, ip
   4c238:	mov	r7, lr
   4c23c:	bl	576b0 <fputs@plt+0x462c8>
   4c240:	b	4c264 <fputs@plt+0x3ae7c>
   4c244:	mov	r0, r2
   4c248:	mov	r8, r3
   4c24c:	sub	r1, r5, #12
   4c250:	mov	r2, #0
   4c254:	mov	r3, #0
   4c258:	mov	r6, ip
   4c25c:	mov	r7, lr
   4c260:	bl	57790 <fputs@plt+0x463a8>
   4c264:	mov	r3, r8
   4c268:	mov	lr, r7
   4c26c:	mov	ip, r6
   4c270:	b	4d4c4 <fputs@plt+0x3c0dc>
   4c274:	mov	r0, r2
   4c278:	mov	r8, r3
   4c27c:	sub	r1, r5, #28
   4c280:	sub	r2, r5, #12
   4c284:	mov	r3, #0
   4c288:	mov	r6, ip
   4c28c:	mov	r7, lr
   4c290:	bl	57790 <fputs@plt+0x463a8>
   4c294:	b	4d290 <fputs@plt+0x3bea8>
   4c298:	mov	r0, r2
   4c29c:	mov	r8, r3
   4c2a0:	sub	r1, r5, #44	; 0x2c
   4c2a4:	sub	r2, r5, #28
   4c2a8:	sub	r3, r5, #12
   4c2ac:	mov	r6, ip
   4c2b0:	mov	r7, lr
   4c2b4:	bl	57790 <fputs@plt+0x463a8>
   4c2b8:	mov	r3, r8
   4c2bc:	mov	lr, r7
   4c2c0:	mov	ip, r6
   4c2c4:	b	4d164 <fputs@plt+0x3bd7c>
   4c2c8:	ldr	r0, [r9, #12]
   4c2cc:	ldr	r1, [r9, #16]
   4c2d0:	b	4d4dc <fputs@plt+0x3c0f4>
   4c2d4:	mov	r1, #0
   4c2d8:	mov	r0, #1
   4c2dc:	str	r1, [r5, #-12]
   4c2e0:	str	r0, [r5, #-8]
   4c2e4:	b	4fca0 <fputs@plt+0x3e8b8>
   4c2e8:	ldr	r0, [r5, #-12]
   4c2ec:	b	4d164 <fputs@plt+0x3bd7c>
   4c2f0:	mov	r0, r2
   4c2f4:	ldr	r1, [r5, #-44]	; 0xffffffd4
   4c2f8:	ldr	r2, [r5, #-12]
   4c2fc:	mov	r7, ip
   4c300:	mov	r8, lr
   4c304:	mov	r6, r3
   4c308:	bl	57450 <fputs@plt+0x46068>
   4c30c:	mov	r3, r6
   4c310:	mov	lr, r8
   4c314:	mov	ip, r7
   4c318:	cmp	r0, #0
   4c31c:	str	r0, [r5, #-44]	; 0xffffffd4
   4c320:	bne	4c35c <fputs@plt+0x3af74>
   4c324:	b	4fca0 <fputs@plt+0x3e8b8>
   4c328:	mov	r0, r2
   4c32c:	ldr	r2, [r5, #-12]
   4c330:	mov	r1, #0
   4c334:	mov	r7, ip
   4c338:	mov	r8, lr
   4c33c:	mov	r6, r3
   4c340:	bl	57450 <fputs@plt+0x46068>
   4c344:	mov	r3, r6
   4c348:	mov	lr, r8
   4c34c:	mov	ip, r7
   4c350:	cmp	r0, #0
   4c354:	str	r0, [r5, #-12]
   4c358:	beq	4fca0 <fputs@plt+0x3e8b8>
   4c35c:	ldr	r1, [r9, #12]
   4c360:	cmp	r1, #0
   4c364:	bmi	4fca0 <fputs@plt+0x3e8b8>
   4c368:	ldr	r2, [r0]
   4c36c:	ldr	r0, [r0, #4]
   4c370:	add	r2, r2, r2, lsl #2
   4c374:	add	r0, r0, r2, lsl #2
   4c378:	strb	r1, [r0, #-8]
   4c37c:	b	4fca0 <fputs@plt+0x3e8b8>
   4c380:	mvn	r0, #0
   4c384:	b	4afa4 <fputs@plt+0x39bbc>
   4c388:	ldr	r1, [r9, #12]
   4c38c:	str	r1, [r5, #-12]
   4c390:	mov	r1, #0
   4c394:	str	r1, [r4, r7, lsl #4]
   4c398:	b	4fca0 <fputs@plt+0x3e8b8>
   4c39c:	ldr	r0, [r5, #-28]	; 0xffffffe4
   4c3a0:	ldr	r1, [r9, #12]
   4c3a4:	str	r0, [r5, #-44]	; 0xffffffd4
   4c3a8:	str	r1, [r5, #-40]	; 0xffffffd8
   4c3ac:	b	4fca0 <fputs@plt+0x3e8b8>
   4c3b0:	ldr	r0, [r5, #-28]	; 0xffffffe4
   4c3b4:	ldr	r1, [r9, #12]
   4c3b8:	str	r1, [r5, #-44]	; 0xffffffd4
   4c3bc:	str	r0, [r5, #-40]	; 0xffffffd8
   4c3c0:	b	4fca0 <fputs@plt+0x3e8b8>
   4c3c4:	ldr	r0, [r5, #-76]	; 0xffffffb4
   4c3c8:	mov	r7, r9
   4c3cc:	mov	r9, r3
   4c3d0:	mov	r8, lr
   4c3d4:	mov	sl, ip
   4c3d8:	cmp	r0, #0
   4c3dc:	beq	4c3f0 <fputs@plt+0x3b008>
   4c3e0:	ldr	r1, [r2, #536]	; 0x218
   4c3e4:	str	r1, [r0, #4]
   4c3e8:	str	r0, [r2, #536]	; 0x218
   4c3ec:	str	r0, [r2, #540]	; 0x21c
   4c3f0:	ldr	r1, [r5, #-28]	; 0xffffffe4
   4c3f4:	mov	r6, r2
   4c3f8:	sub	r2, r5, #12
   4c3fc:	mov	r0, r6
   4c400:	bl	57628 <fputs@plt+0x46240>
   4c404:	ldr	r2, [r7, #12]
   4c408:	ldr	r1, [r5, #-28]	; 0xffffffe4
   4c40c:	mov	r0, r6
   4c410:	bl	578c8 <fputs@plt+0x464e0>
   4c414:	b	4e180 <fputs@plt+0x3cd98>
   4c418:	ldr	r0, [r5, #-108]	; 0xffffff94
   4c41c:	mov	sl, lr
   4c420:	mov	r8, ip
   4c424:	cmp	r0, #0
   4c428:	beq	4c43c <fputs@plt+0x3b054>
   4c42c:	ldr	r1, [r2, #536]	; 0x218
   4c430:	str	r1, [r0, #4]
   4c434:	str	r0, [r2, #536]	; 0x218
   4c438:	str	r0, [r2, #540]	; 0x21c
   4c43c:	ldr	r1, [r5, #-60]	; 0xffffffc4
   4c440:	mov	r6, r2
   4c444:	sub	r2, r5, #44	; 0x2c
   4c448:	mov	r0, r6
   4c44c:	bl	57628 <fputs@plt+0x46240>
   4c450:	ldr	r2, [r5, #-12]
   4c454:	mov	r7, r5
   4c458:	cmp	r2, #0
   4c45c:	beq	4dfb0 <fputs@plt+0x3cbc8>
   4c460:	ldr	r1, [r6]
   4c464:	ldr	r0, [r2]
   4c468:	ldr	r1, [r1, #100]	; 0x64
   4c46c:	cmp	r0, r1
   4c470:	ble	4dfb4 <fputs@plt+0x3cbcc>
   4c474:	movw	r1, #7680	; 0x1e00
   4c478:	movw	r2, #2525	; 0x9dd
   4c47c:	mov	r0, r6
   4c480:	movt	r1, #9
   4c484:	movt	r2, #9
   4c488:	bl	1d2ec <fputs@plt+0xbf04>
   4c48c:	ldr	r2, [r5, #-12]
   4c490:	mov	r7, r5
   4c494:	b	4dfb4 <fputs@plt+0x3cbcc>
   4c498:	mov	r6, r2
   4c49c:	ldr	r2, [r9, #12]
   4c4a0:	ldr	r1, [r5, #-60]	; 0xffffffc4
   4c4a4:	mov	r9, ip
   4c4a8:	mov	r7, lr
   4c4ac:	mov	r8, r3
   4c4b0:	mov	r0, r6
   4c4b4:	bl	57450 <fputs@plt+0x46068>
   4c4b8:	mov	r1, r0
   4c4bc:	str	r0, [r5, #-60]	; 0xffffffc4
   4c4c0:	sub	r2, r5, #28
   4c4c4:	mov	r0, r6
   4c4c8:	mov	r3, #1
   4c4cc:	bl	57538 <fputs@plt+0x46150>
   4c4d0:	mov	r3, r8
   4c4d4:	mov	lr, r7
   4c4d8:	mov	ip, r9
   4c4dc:	b	4fca0 <fputs@plt+0x3e8b8>
   4c4e0:	mov	r6, r2
   4c4e4:	ldr	r2, [r9, #12]
   4c4e8:	mov	r1, #0
   4c4ec:	mov	r8, ip
   4c4f0:	mov	sl, lr
   4c4f4:	mov	r9, r3
   4c4f8:	mov	r0, r6
   4c4fc:	bl	57450 <fputs@plt+0x46068>
   4c500:	mov	r7, r0
   4c504:	sub	r2, r5, #28
   4c508:	mov	r0, r6
   4c50c:	mov	r3, #1
   4c510:	mov	r1, r7
   4c514:	bl	57538 <fputs@plt+0x46150>
   4c518:	mov	r3, r9
   4c51c:	mov	lr, sl
   4c520:	mov	ip, r8
   4c524:	b	4dd48 <fputs@plt+0x3c960>
   4c528:	ldr	r0, [r5, #-76]	; 0xffffffb4
   4c52c:	mov	r6, r9
   4c530:	mov	r9, r3
   4c534:	mov	r8, lr
   4c538:	mov	r7, ip
   4c53c:	cmp	r0, #0
   4c540:	beq	4c554 <fputs@plt+0x3b16c>
   4c544:	ldr	r1, [r2, #536]	; 0x218
   4c548:	str	r1, [r0, #4]
   4c54c:	str	r0, [r2, #536]	; 0x218
   4c550:	str	r0, [r2, #540]	; 0x21c
   4c554:	mov	r0, r2
   4c558:	ldr	r2, [r6, #12]
   4c55c:	ldr	r6, [r5, #-60]	; 0xffffffc4
   4c560:	ldr	r1, [r5, #-28]	; 0xffffffe4
   4c564:	ldr	r3, [r5, #-12]
   4c568:	str	r6, [sp]
   4c56c:	bl	59f5c <fputs@plt+0x48b74>
   4c570:	b	4df90 <fputs@plt+0x3cba8>
   4c574:	ldr	r0, [r5, #-92]	; 0xffffffa4
   4c578:	mov	r8, r3
   4c57c:	mov	r7, lr
   4c580:	mov	r6, ip
   4c584:	cmp	r0, #0
   4c588:	beq	4c59c <fputs@plt+0x3b1b4>
   4c58c:	ldr	r1, [r2, #536]	; 0x218
   4c590:	str	r1, [r0, #4]
   4c594:	str	r0, [r2, #536]	; 0x218
   4c598:	str	r0, [r2, #540]	; 0x21c
   4c59c:	ldr	r0, [r5, #-76]	; 0xffffffb4
   4c5a0:	ldr	r1, [r5, #-44]	; 0xffffffd4
   4c5a4:	ldr	r3, [r5, #-28]	; 0xffffffe4
   4c5a8:	str	r0, [sp]
   4c5ac:	mov	r0, r2
   4c5b0:	mov	r2, #0
   4c5b4:	bl	59f5c <fputs@plt+0x48b74>
   4c5b8:	mov	ip, r6
   4c5bc:	mov	lr, r7
   4c5c0:	mov	r3, r8
   4c5c4:	b	4fca0 <fputs@plt+0x3e8b8>
   4c5c8:	mov	r0, r2
   4c5cc:	ldr	r1, [r5, #-28]	; 0xffffffe4
   4c5d0:	add	r2, r9, #12
   4c5d4:	mov	r6, ip
   4c5d8:	mov	r7, lr
   4c5dc:	mov	r8, r3
   4c5e0:	ldr	r0, [r0]
   4c5e4:	bl	5c5b8 <fputs@plt+0x4b1d0>
   4c5e8:	b	4d290 <fputs@plt+0x3bea8>
   4c5ec:	mov	r0, r2
   4c5f0:	add	r2, r9, #12
   4c5f4:	mov	r1, #0
   4c5f8:	mov	r7, ip
   4c5fc:	mov	r8, lr
   4c600:	mov	r6, r3
   4c604:	ldr	r0, [r0]
   4c608:	bl	5c5b8 <fputs@plt+0x4b1d0>
   4c60c:	mov	r3, r6
   4c610:	mov	lr, r8
   4c614:	b	4d1b0 <fputs@plt+0x3bdc8>
   4c618:	mov	r6, r3
   4c61c:	ldr	r2, [r9, #12]
   4c620:	ldr	r3, [r9, #16]
   4c624:	ldr	r0, [r5, #-28]	; 0xffffffe4
   4c628:	ldr	r1, [r5, #-12]
   4c62c:	add	r2, r2, r3
   4c630:	str	r1, [r5, #-28]	; 0xffffffe4
   4c634:	str	r0, [r5, #-24]	; 0xffffffe8
   4c638:	mov	r3, r6
   4c63c:	str	r2, [r5, #-20]	; 0xffffffec
   4c640:	b	4fca0 <fputs@plt+0x3e8b8>
   4c644:	sub	r0, r5, #28
   4c648:	mov	r1, #27
   4c64c:	mov	r6, r2
   4c650:	mov	r3, #0
   4c654:	mov	r8, ip
   4c658:	mov	sl, lr
   4c65c:	str	r0, [sp]
   4c660:	mov	r0, r2
   4c664:	mov	r2, #0
   4c668:	bl	51c94 <fputs@plt+0x408ac>
   4c66c:	mov	r7, r0
   4c670:	add	r0, r9, #12
   4c674:	mov	r1, #27
   4c678:	mov	r2, #0
   4c67c:	mov	r3, #0
   4c680:	str	r0, [sp]
   4c684:	mov	r0, r6
   4c688:	bl	51c94 <fputs@plt+0x408ac>
   4c68c:	mov	r3, r0
   4c690:	ldr	r0, [r5, #-28]	; 0xffffffe4
   4c694:	ldr	r1, [r9, #12]
   4c698:	ldr	r2, [r9, #16]
   4c69c:	add	r1, r1, r2
   4c6a0:	str	r0, [r5, #-24]	; 0xffffffe8
   4c6a4:	mov	r0, #0
   4c6a8:	mov	r2, r7
   4c6ac:	str	r1, [r5, #-20]	; 0xffffffec
   4c6b0:	str	r0, [sp]
   4c6b4:	mov	r0, r6
   4c6b8:	mov	r1, #122	; 0x7a
   4c6bc:	bl	51c94 <fputs@plt+0x408ac>
   4c6c0:	movw	r3, #58116	; 0xe304
   4c6c4:	mov	lr, sl
   4c6c8:	mov	ip, r8
   4c6cc:	str	r0, [r5, #-28]	; 0xffffffe4
   4c6d0:	b	4fc9c <fputs@plt+0x3e8b4>
   4c6d4:	sub	r0, r5, #60	; 0x3c
   4c6d8:	mov	r1, #27
   4c6dc:	mov	r6, r2
   4c6e0:	mov	r3, #0
   4c6e4:	mov	sl, lr
   4c6e8:	str	r0, [sp]
   4c6ec:	mov	r0, r2
   4c6f0:	mov	r2, #0
   4c6f4:	str	ip, [fp, #-76]	; 0xffffffb4
   4c6f8:	bl	51c94 <fputs@plt+0x408ac>
   4c6fc:	mov	r8, r0
   4c700:	sub	r0, r5, #28
   4c704:	mov	r1, #27
   4c708:	mov	r2, #0
   4c70c:	mov	r3, #0
   4c710:	str	r0, [sp]
   4c714:	mov	r0, r6
   4c718:	bl	51c94 <fputs@plt+0x408ac>
   4c71c:	mov	r7, r0
   4c720:	add	r0, r9, #12
   4c724:	mov	r1, #27
   4c728:	mov	r2, #0
   4c72c:	mov	r3, #0
   4c730:	str	r0, [sp]
   4c734:	mov	r0, r6
   4c738:	bl	51c94 <fputs@plt+0x408ac>
   4c73c:	mov	r3, r0
   4c740:	mov	r0, #0
   4c744:	mov	r1, #122	; 0x7a
   4c748:	mov	r2, r7
   4c74c:	str	r0, [sp]
   4c750:	mov	r0, r6
   4c754:	bl	51c94 <fputs@plt+0x408ac>
   4c758:	mov	r3, r0
   4c75c:	ldr	r0, [r5, #-60]	; 0xffffffc4
   4c760:	ldr	r1, [r9, #12]
   4c764:	ldr	r2, [r9, #16]
   4c768:	add	r1, r1, r2
   4c76c:	str	r0, [r5, #-56]	; 0xffffffc8
   4c770:	mov	r0, #0
   4c774:	mov	r2, r8
   4c778:	str	r1, [r5, #-52]	; 0xffffffcc
   4c77c:	str	r0, [sp]
   4c780:	mov	r0, r6
   4c784:	mov	r1, #122	; 0x7a
   4c788:	bl	51c94 <fputs@plt+0x408ac>
   4c78c:	ldr	ip, [fp, #-76]	; 0xffffffb4
   4c790:	movw	r3, #58116	; 0xe304
   4c794:	mov	lr, sl
   4c798:	str	r0, [r5, #-60]	; 0xffffffc4
   4c79c:	b	4fc9c <fputs@plt+0x3e8b4>
   4c7a0:	mov	r7, r9
   4c7a4:	mov	sl, r9
   4c7a8:	ldr	r0, [r7, #12]!
   4c7ac:	ldr	r1, [r7, #4]
   4c7b0:	str	r0, [fp, #-40]	; 0xffffffd8
   4c7b4:	cmp	r1, #2
   4c7b8:	str	r1, [fp, #-36]	; 0xffffffdc
   4c7bc:	bcc	4dc64 <fputs@plt+0x3c87c>
   4c7c0:	mov	r6, r2
   4c7c4:	ldrb	r2, [r0]
   4c7c8:	cmp	r2, #35	; 0x23
   4c7cc:	mov	r2, r6
   4c7d0:	bne	4dc64 <fputs@plt+0x3c87c>
   4c7d4:	ldrb	r2, [r0, #1]
   4c7d8:	sub	r2, r2, #48	; 0x30
   4c7dc:	cmp	r2, #9
   4c7e0:	mov	r2, r6
   4c7e4:	bhi	4dc64 <fputs@plt+0x3c87c>
   4c7e8:	add	r1, r0, r1
   4c7ec:	str	r0, [sl, #16]
   4c7f0:	mov	r6, lr
   4c7f4:	mov	r9, r5
   4c7f8:	mov	r8, ip
   4c7fc:	str	r1, [sl, #20]
   4c800:	ldrb	r0, [r2, #18]
   4c804:	cmp	r0, #0
   4c808:	beq	4ebe4 <fputs@plt+0x3d7fc>
   4c80c:	sub	r0, fp, #40	; 0x28
   4c810:	mov	r1, #157	; 0x9d
   4c814:	mov	r3, #0
   4c818:	str	r0, [sp]
   4c81c:	mov	r0, r2
   4c820:	mov	r2, #0
   4c824:	bl	51c94 <fputs@plt+0x408ac>
   4c828:	movw	r3, #58116	; 0xe304
   4c82c:	cmp	r0, #0
   4c830:	mov	ip, r8
   4c834:	mov	r5, r9
   4c838:	mov	lr, r6
   4c83c:	str	r0, [r7]
   4c840:	movt	r3, #8
   4c844:	beq	4fca0 <fputs@plt+0x3e8b8>
   4c848:	ldr	r2, [fp, #-40]	; 0xffffffd8
   4c84c:	add	r1, r0, #28
   4c850:	add	r0, r2, #1
   4c854:	bl	46e04 <fputs@plt+0x35a1c>
   4c858:	movw	r3, #58116	; 0xe304
   4c85c:	mov	lr, r6
   4c860:	mov	r5, r9
   4c864:	mov	ip, r8
   4c868:	b	4fc9c <fputs@plt+0x3e8b4>
   4c86c:	ldr	r1, [r5, #-28]	; 0xffffffe4
   4c870:	mov	r0, r2
   4c874:	mov	r6, r3
   4c878:	add	r2, r9, #12
   4c87c:	mov	r3, #1
   4c880:	mov	r7, ip
   4c884:	mov	r8, lr
   4c888:	bl	5c674 <fputs@plt+0x4b28c>
   4c88c:	mov	r3, r6
   4c890:	mov	lr, r8
   4c894:	b	4cb88 <fputs@plt+0x3b7a0>
   4c898:	mov	r8, r3
   4c89c:	ldr	r1, [r9, #12]
   4c8a0:	ldr	r3, [r9, #16]
   4c8a4:	ldr	r6, [r5, #-76]	; 0xffffffb4
   4c8a8:	mov	r0, r2
   4c8ac:	ldr	r2, [r5, #-44]	; 0xffffffd4
   4c8b0:	mov	r7, lr
   4c8b4:	add	r1, r1, r3
   4c8b8:	str	r6, [r5, #-72]	; 0xffffffb8
   4c8bc:	mov	r3, #0
   4c8c0:	mov	r6, ip
   4c8c4:	str	r1, [r5, #-68]	; 0xffffffbc
   4c8c8:	sub	r1, r5, #12
   4c8cc:	str	r1, [sp]
   4c8d0:	mov	r1, #38	; 0x26
   4c8d4:	bl	51c94 <fputs@plt+0x408ac>
   4c8d8:	b	4dc14 <fputs@plt+0x3c82c>
   4c8dc:	ldr	r1, [r5, #-12]
   4c8e0:	mov	r7, r9
   4c8e4:	mov	r9, r3
   4c8e8:	mov	r8, lr
   4c8ec:	mov	sl, ip
   4c8f0:	cmp	r1, #0
   4c8f4:	beq	4dfd4 <fputs@plt+0x3cbec>
   4c8f8:	mov	r6, r2
   4c8fc:	ldr	r2, [r2]
   4c900:	ldr	r0, [r1]
   4c904:	ldr	r2, [r2, #116]	; 0x74
   4c908:	cmp	r0, r2
   4c90c:	ble	4dfdc <fputs@plt+0x3cbf4>
   4c910:	movw	r1, #2558	; 0x9fe
   4c914:	sub	r2, r5, #60	; 0x3c
   4c918:	mov	r0, r6
   4c91c:	movt	r1, #9
   4c920:	bl	1d2ec <fputs@plt+0xbf04>
   4c924:	ldr	r1, [r5, #-12]
   4c928:	b	4dfdc <fputs@plt+0x3cbf4>
   4c92c:	mov	r0, r2
   4c930:	sub	r2, r5, #44	; 0x2c
   4c934:	mov	r1, #0
   4c938:	mov	r7, ip
   4c93c:	mov	r8, lr
   4c940:	mov	r6, r3
   4c944:	bl	5c6bc <fputs@plt+0x4b2d4>
   4c948:	ldr	r1, [r9, #12]
   4c94c:	ldr	r2, [r9, #16]
   4c950:	ldr	r3, [r5, #-44]	; 0xffffffd4
   4c954:	str	r0, [r5, #-44]	; 0xffffffd4
   4c958:	mov	lr, r8
   4c95c:	mov	ip, r7
   4c960:	add	r1, r1, r2
   4c964:	str	r3, [r5, #-40]	; 0xffffffd8
   4c968:	mov	r3, r6
   4c96c:	str	r1, [r5, #-36]	; 0xffffffdc
   4c970:	b	4fca0 <fputs@plt+0x3e8b8>
   4c974:	mov	r0, r2
   4c978:	add	r2, r9, #12
   4c97c:	mov	r1, #0
   4c980:	mov	r7, ip
   4c984:	mov	r8, lr
   4c988:	mov	r6, r3
   4c98c:	bl	5c6bc <fputs@plt+0x4b2d4>
   4c990:	ldr	r1, [r9, #12]
   4c994:	ldr	r2, [r9, #16]
   4c998:	b	4b184 <fputs@plt+0x39d9c>
   4c99c:	mov	r0, #0
   4c9a0:	str	r0, [r9, #20]
   4c9a4:	b	4fca0 <fputs@plt+0x3e8b8>
   4c9a8:	ldr	r0, [r9, #12]
   4c9ac:	ldr	r1, [r9, #16]
   4c9b0:	mov	r2, #1
   4c9b4:	stmdb	r5, {r0, r1, r2}
   4c9b8:	b	4fca0 <fputs@plt+0x3e8b8>
   4c9bc:	mov	r0, r9
   4c9c0:	mov	r6, r2
   4c9c4:	mov	r1, #0
   4c9c8:	mov	sl, lr
   4c9cc:	mov	r9, ip
   4c9d0:	mov	r7, r5
   4c9d4:	ldr	r2, [r0, #12]
   4c9d8:	mov	r8, r0
   4c9dc:	mov	r0, r6
   4c9e0:	bl	57450 <fputs@plt+0x46068>
   4c9e4:	ldr	r2, [r5, #-28]	; 0xffffffe4
   4c9e8:	mov	r1, r0
   4c9ec:	mov	r0, r6
   4c9f0:	bl	57450 <fputs@plt+0x46068>
   4c9f4:	mov	r1, r0
   4c9f8:	sub	r2, r5, #12
   4c9fc:	mov	r0, r6
   4ca00:	bl	5c6bc <fputs@plt+0x4b2d4>
   4ca04:	str	r0, [r5, #-28]	; 0xffffffe4
   4ca08:	mov	r2, r0
   4ca0c:	ldr	r0, [r5, #-4]
   4ca10:	cmp	r0, #0
   4ca14:	beq	4ca3c <fputs@plt+0x3b654>
   4ca18:	mov	r0, #0
   4ca1c:	mov	r1, #19
   4ca20:	mov	r3, #0
   4ca24:	str	r0, [sp]
   4ca28:	mov	r0, r6
   4ca2c:	bl	51c94 <fputs@plt+0x408ac>
   4ca30:	mov	r5, r7
   4ca34:	mov	r2, r0
   4ca38:	str	r0, [r7, #-28]	; 0xffffffe4
   4ca3c:	ldr	r0, [r8, #20]
   4ca40:	cmp	r2, #0
   4ca44:	mov	ip, r9
   4ca48:	mov	lr, sl
   4ca4c:	str	r0, [r5, #-20]	; 0xffffffec
   4ca50:	b	4caf4 <fputs@plt+0x3b70c>
   4ca54:	mov	r6, r2
   4ca58:	ldr	r2, [r5, #-28]	; 0xffffffe4
   4ca5c:	mov	r1, #0
   4ca60:	str	lr, [fp, #-72]	; 0xffffffb8
   4ca64:	mov	sl, ip
   4ca68:	mov	r7, r5
   4ca6c:	mov	r0, r6
   4ca70:	bl	57450 <fputs@plt+0x46068>
   4ca74:	ldr	r2, [r5, #-60]	; 0xffffffc4
   4ca78:	mov	r1, r0
   4ca7c:	mov	r0, r6
   4ca80:	bl	57450 <fputs@plt+0x46068>
   4ca84:	ldr	r2, [r9, #12]
   4ca88:	mov	r1, r0
   4ca8c:	mov	r0, r6
   4ca90:	mov	r8, r9
   4ca94:	bl	57450 <fputs@plt+0x46068>
   4ca98:	mov	r1, r0
   4ca9c:	sub	r2, r5, #44	; 0x2c
   4caa0:	mov	r0, r6
   4caa4:	bl	5c6bc <fputs@plt+0x4b2d4>
   4caa8:	str	r0, [r5, #-60]	; 0xffffffc4
   4caac:	mov	r2, r0
   4cab0:	ldr	r0, [r5, #-36]	; 0xffffffdc
   4cab4:	cmp	r0, #0
   4cab8:	beq	4cae0 <fputs@plt+0x3b6f8>
   4cabc:	mov	r0, #0
   4cac0:	mov	r1, #19
   4cac4:	mov	r3, #0
   4cac8:	str	r0, [sp]
   4cacc:	mov	r0, r6
   4cad0:	bl	51c94 <fputs@plt+0x408ac>
   4cad4:	mov	r5, r7
   4cad8:	mov	r2, r0
   4cadc:	str	r0, [r7, #-60]	; 0xffffffc4
   4cae0:	ldr	r0, [r8, #20]
   4cae4:	ldr	lr, [fp, #-72]	; 0xffffffb8
   4cae8:	cmp	r2, #0
   4caec:	mov	ip, sl
   4caf0:	str	r0, [r5, #-52]	; 0xffffffcc
   4caf4:	movw	r3, #58116	; 0xe304
   4caf8:	movt	r3, #8
   4cafc:	beq	4fca0 <fputs@plt+0x3e8b8>
   4cb00:	ldr	r0, [r2, #4]
   4cb04:	orr	r0, r0, #128	; 0x80
   4cb08:	str	r0, [r2, #4]
   4cb0c:	b	4fca0 <fputs@plt+0x3e8b8>
   4cb10:	mov	r0, r2
   4cb14:	ldrb	r1, [r9, #10]
   4cb18:	ldr	r2, [r5, #-12]
   4cb1c:	mov	r6, #0
   4cb20:	mov	r8, r3
   4cb24:	mov	r3, #0
   4cb28:	mov	r7, ip
   4cb2c:	str	r6, [sp]
   4cb30:	mov	r6, lr
   4cb34:	bl	51c94 <fputs@plt+0x408ac>
   4cb38:	str	r0, [r5, #-12]
   4cb3c:	mov	r3, r8
   4cb40:	mov	lr, r6
   4cb44:	mov	ip, r7
   4cb48:	ldr	r0, [r9, #12]
   4cb4c:	ldr	r1, [r9, #16]
   4cb50:	add	r0, r0, r1
   4cb54:	b	4cd28 <fputs@plt+0x3b940>
   4cb58:	mov	r0, r2
   4cb5c:	ldr	r2, [r5, #-28]	; 0xffffffe4
   4cb60:	mov	r1, #0
   4cb64:	mov	r8, r3
   4cb68:	mov	r3, #0
   4cb6c:	mov	r7, ip
   4cb70:	mov	r6, lr
   4cb74:	str	r1, [sp]
   4cb78:	mov	r1, #77	; 0x4d
   4cb7c:	bl	51c94 <fputs@plt+0x408ac>
   4cb80:	mov	r3, r8
   4cb84:	mov	lr, r6
   4cb88:	str	r0, [r5, #-28]	; 0xffffffe4
   4cb8c:	mov	ip, r7
   4cb90:	ldr	r0, [r9, #12]
   4cb94:	ldr	r1, [r9, #16]
   4cb98:	add	r0, r0, r1
   4cb9c:	str	r0, [r5, #-20]	; 0xffffffec
   4cba0:	b	4fca0 <fputs@plt+0x3e8b8>
   4cba4:	mov	r7, r2
   4cba8:	ldr	r3, [r9, #12]
   4cbac:	ldr	r2, [r5, #-28]	; 0xffffffe4
   4cbb0:	mov	r0, #0
   4cbb4:	mov	r1, #73	; 0x49
   4cbb8:	mov	r8, ip
   4cbbc:	mov	r6, r5
   4cbc0:	mov	sl, lr
   4cbc4:	str	r0, [sp]
   4cbc8:	mov	r0, r7
   4cbcc:	bl	51c94 <fputs@plt+0x408ac>
   4cbd0:	str	r0, [r5, #-28]	; 0xffffffe4
   4cbd4:	mov	r1, r7
   4cbd8:	mov	r7, r0
   4cbdc:	movw	r3, #58116	; 0xe304
   4cbe0:	mov	lr, sl
   4cbe4:	mov	ip, r8
   4cbe8:	ldr	r0, [r9, #20]
   4cbec:	movt	r3, #8
   4cbf0:	str	r0, [r5, #-20]	; 0xffffffec
   4cbf4:	ldr	r0, [r9, #12]
   4cbf8:	cmp	r0, #0
   4cbfc:	cmpne	r7, #0
   4cc00:	beq	4fca0 <fputs@plt+0x3e8b8>
   4cc04:	ldrb	r0, [r0]
   4cc08:	cmp	r0, #101	; 0x65
   4cc0c:	bne	4fca0 <fputs@plt+0x3e8b8>
   4cc10:	ldr	r0, [r1]
   4cc14:	mov	r1, #76	; 0x4c
   4cc18:	b	4cc90 <fputs@plt+0x3b8a8>
   4cc1c:	mov	r7, r2
   4cc20:	ldr	r3, [r9, #12]
   4cc24:	ldr	r2, [r5, #-44]	; 0xffffffd4
   4cc28:	mov	r0, #0
   4cc2c:	mov	r1, #148	; 0x94
   4cc30:	mov	r8, ip
   4cc34:	mov	r6, r5
   4cc38:	mov	sl, lr
   4cc3c:	str	r0, [sp]
   4cc40:	mov	r0, r7
   4cc44:	bl	51c94 <fputs@plt+0x408ac>
   4cc48:	str	r0, [r5, #-44]	; 0xffffffd4
   4cc4c:	mov	r1, r7
   4cc50:	mov	r7, r0
   4cc54:	movw	r3, #58116	; 0xe304
   4cc58:	mov	lr, sl
   4cc5c:	mov	ip, r8
   4cc60:	ldr	r0, [r9, #20]
   4cc64:	movt	r3, #8
   4cc68:	str	r0, [r5, #-36]	; 0xffffffdc
   4cc6c:	ldr	r0, [r9, #12]
   4cc70:	cmp	r0, #0
   4cc74:	cmpne	r7, #0
   4cc78:	beq	4fca0 <fputs@plt+0x3e8b8>
   4cc7c:	ldrb	r0, [r0]
   4cc80:	cmp	r0, #101	; 0x65
   4cc84:	bne	4fca0 <fputs@plt+0x3e8b8>
   4cc88:	ldr	r0, [r1]
   4cc8c:	mov	r1, #77	; 0x4d
   4cc90:	strb	r1, [r7]
   4cc94:	ldr	r1, [r7, #16]
   4cc98:	bl	47818 <fputs@plt+0x36430>
   4cc9c:	movw	r3, #58116	; 0xe304
   4cca0:	mov	r0, #0
   4cca4:	mov	lr, sl
   4cca8:	mov	r5, r6
   4ccac:	mov	ip, r8
   4ccb0:	movt	r3, #8
   4ccb4:	str	r0, [r7, #16]
   4ccb8:	b	4fca0 <fputs@plt+0x3e8b8>
   4ccbc:	ldr	r1, [r5, #-12]
   4ccc0:	mov	r6, r4
   4ccc4:	mov	r0, r2
   4ccc8:	str	r1, [r6, r7, lsl #4]!
   4cccc:	mov	r1, #0
   4ccd0:	ldr	r2, [r6, #12]
   4ccd4:	str	r1, [sp]
   4ccd8:	mov	r1, #155	; 0x9b
   4ccdc:	b	4cd00 <fputs@plt+0x3b918>
   4cce0:	ldr	r1, [r5, #-12]
   4cce4:	mov	r6, r4
   4cce8:	mov	r0, r2
   4ccec:	str	r1, [r6, r7, lsl #4]!
   4ccf0:	mov	r1, #0
   4ccf4:	ldr	r2, [r6, #12]
   4ccf8:	str	r1, [sp]
   4ccfc:	mov	r1, #156	; 0x9c
   4cd00:	mov	r9, r3
   4cd04:	mov	r3, #0
   4cd08:	mov	r7, ip
   4cd0c:	mov	r8, lr
   4cd10:	bl	51c94 <fputs@plt+0x408ac>
   4cd14:	str	r0, [r5, #-12]
   4cd18:	mov	r3, r9
   4cd1c:	mov	lr, r8
   4cd20:	mov	ip, r7
   4cd24:	ldr	r0, [r6, #20]
   4cd28:	str	r0, [r5, #-4]
   4cd2c:	b	4fca0 <fputs@plt+0x3e8b8>
   4cd30:	mov	r6, r2
   4cd34:	ldr	r2, [r5, #-28]	; 0xffffffe4
   4cd38:	mov	r1, #0
   4cd3c:	str	lr, [fp, #-72]	; 0xffffffb8
   4cd40:	mov	r7, r9
   4cd44:	str	ip, [fp, #-76]	; 0xffffffb4
   4cd48:	mov	r8, #0
   4cd4c:	mov	r9, r5
   4cd50:	mov	r0, r6
   4cd54:	bl	57450 <fputs@plt+0x46068>
   4cd58:	ldr	r2, [r7, #12]
   4cd5c:	mov	r1, r0
   4cd60:	mov	r0, r6
   4cd64:	str	r7, [sp, #72]	; 0x48
   4cd68:	bl	57450 <fputs@plt+0x46068>
   4cd6c:	ldr	r2, [r5, #-60]	; 0xffffffc4
   4cd70:	mov	sl, r0
   4cd74:	mov	r0, r6
   4cd78:	mov	r1, #74	; 0x4a
   4cd7c:	mov	r3, #0
   4cd80:	str	r8, [sp]
   4cd84:	bl	51c94 <fputs@plt+0x408ac>
   4cd88:	cmp	r0, #0
   4cd8c:	str	r0, [r5, #-60]	; 0xffffffc4
   4cd90:	beq	4e024 <fputs@plt+0x3cc3c>
   4cd94:	mov	r8, r6
   4cd98:	str	sl, [r0, #20]
   4cd9c:	b	4e038 <fputs@plt+0x3cc50>
   4cda0:	ldr	r0, [r5, #-12]
   4cda4:	str	r9, [sp, #72]	; 0x48
   4cda8:	mov	r6, r3
   4cdac:	mov	r8, lr
   4cdb0:	mov	r9, ip
   4cdb4:	cmp	r0, #0
   4cdb8:	beq	4e078 <fputs@plt+0x3cc90>
   4cdbc:	ldr	r1, [r0]
   4cdc0:	str	r2, [sp, #76]	; 0x4c
   4cdc4:	cmp	r1, #1
   4cdc8:	bne	4e2f0 <fputs@plt+0x3cf08>
   4cdcc:	ldr	r0, [r0, #4]
   4cdd0:	mov	r1, #0
   4cdd4:	mov	sl, r5
   4cdd8:	ldr	r7, [r0]
   4cddc:	str	r1, [r0]
   4cde0:	ldr	r1, [r5, #-12]
   4cde4:	ldr	r0, [r2]
   4cde8:	bl	478b8 <fputs@plt+0x364d0>
   4cdec:	cmp	r7, #0
   4cdf0:	beq	4ce04 <fputs@plt+0x3ba1c>
   4cdf4:	ldr	r0, [r7, #4]
   4cdf8:	mov	r1, #2
   4cdfc:	bfi	r0, r1, #8, #2
   4ce00:	str	r0, [r7, #4]
   4ce04:	ldr	r0, [sl, #-44]	; 0xffffffd4
   4ce08:	mov	r1, #0
   4ce0c:	ldr	r2, [sl, #-60]	; 0xffffffc4
   4ce10:	mov	r3, r7
   4ce14:	mov	r5, sl
   4ce18:	str	r1, [sp]
   4ce1c:	mov	r1, #78	; 0x4e
   4ce20:	cmp	r0, #0
   4ce24:	ldr	r0, [sp, #76]	; 0x4c
   4ce28:	movweq	r1, #79	; 0x4f
   4ce2c:	bl	51c94 <fputs@plt+0x408ac>
   4ce30:	b	4e8c4 <fputs@plt+0x3d4dc>
   4ce34:	mov	r7, r9
   4ce38:	mov	r6, r2
   4ce3c:	ldr	r0, [r5, #-28]	; 0xffffffe4
   4ce40:	mov	r9, r3
   4ce44:	mov	r3, #0
   4ce48:	mov	r8, lr
   4ce4c:	mov	sl, ip
   4ce50:	ldr	r1, [r7, #12]
   4ce54:	ldr	r2, [r7, #16]
   4ce58:	str	r0, [r5, #-24]	; 0xffffffe8
   4ce5c:	mov	r0, #0
   4ce60:	add	r1, r1, r2
   4ce64:	mov	r2, #0
   4ce68:	str	r1, [r5, #-20]	; 0xffffffec
   4ce6c:	str	r0, [sp]
   4ce70:	mov	r0, r6
   4ce74:	mov	r1, #119	; 0x77
   4ce78:	bl	51c94 <fputs@plt+0x408ac>
   4ce7c:	mov	r2, r5
   4ce80:	cmp	r0, #0
   4ce84:	str	r0, [r5, #-28]	; 0xffffffe4
   4ce88:	beq	4dd08 <fputs@plt+0x3c920>
   4ce8c:	ldr	r1, [r2, #-12]
   4ce90:	str	r1, [r0, #20]
   4ce94:	ldr	r0, [r2, #-28]	; 0xffffffe4
   4ce98:	ldr	r1, [r0, #4]
   4ce9c:	orr	r1, r1, #2048	; 0x800
   4cea0:	orr	r1, r1, #2097152	; 0x200000
   4cea4:	str	r1, [r0, #4]
   4cea8:	ldr	r1, [r2, #-28]	; 0xffffffe4
   4ceac:	b	4d0cc <fputs@plt+0x3bce4>
   4ceb0:	mov	r6, r2
   4ceb4:	ldr	r2, [r5, #-60]	; 0xffffffc4
   4ceb8:	mov	r0, #0
   4cebc:	str	lr, [fp, #-72]	; 0xffffffb8
   4cec0:	mov	r1, #75	; 0x4b
   4cec4:	mov	r3, #0
   4cec8:	mov	r8, ip
   4cecc:	mov	r7, r5
   4ced0:	str	r0, [sp]
   4ced4:	mov	r0, r6
   4ced8:	bl	51c94 <fputs@plt+0x408ac>
   4cedc:	mov	r3, r5
   4cee0:	cmp	r0, #0
   4cee4:	str	r0, [r5, #-60]	; 0xffffffc4
   4cee8:	beq	4e0b8 <fputs@plt+0x3ccd0>
   4ceec:	ldr	r1, [r3, #-12]
   4cef0:	mov	sl, r6
   4cef4:	mov	r5, r3
   4cef8:	str	r1, [r0, #20]
   4cefc:	ldr	r0, [r3, #-60]	; 0xffffffc4
   4cf00:	ldr	r1, [r0, #4]
   4cf04:	orr	r1, r1, #2048	; 0x800
   4cf08:	orr	r1, r1, #2097152	; 0x200000
   4cf0c:	str	r1, [r0, #4]
   4cf10:	mov	r0, r6
   4cf14:	ldr	r1, [r3, #-60]	; 0xffffffc4
   4cf18:	bl	5c714 <fputs@plt+0x4b32c>
   4cf1c:	b	4e0d0 <fputs@plt+0x3cce8>
   4cf20:	ldr	r0, [r2]
   4cf24:	add	r8, r9, #12
   4cf28:	mov	r6, r2
   4cf2c:	sub	r2, r5, #12
   4cf30:	mov	r1, #0
   4cf34:	str	lr, [fp, #-72]	; 0xffffffb8
   4cf38:	str	ip, [fp, #-76]	; 0xffffffb4
   4cf3c:	mov	sl, r9
   4cf40:	mov	r7, #0
   4cf44:	mov	r3, r8
   4cf48:	bl	576b0 <fputs@plt+0x462c8>
   4cf4c:	ldr	r2, [r5, #-44]	; 0xffffffd4
   4cf50:	mov	r9, r0
   4cf54:	mov	r0, r6
   4cf58:	mov	r1, #75	; 0x4b
   4cf5c:	mov	r3, #0
   4cf60:	str	r7, [sp]
   4cf64:	bl	51c94 <fputs@plt+0x408ac>
   4cf68:	cmp	r0, #0
   4cf6c:	str	r0, [r5, #-44]	; 0xffffffd4
   4cf70:	beq	4e118 <fputs@plt+0x3cd30>
   4cf74:	mov	r0, r6
   4cf78:	mov	r1, #0
   4cf7c:	mov	r2, r9
   4cf80:	mov	r3, #0
   4cf84:	str	r7, [sp]
   4cf88:	str	r7, [sp, #4]
   4cf8c:	str	r7, [sp, #8]
   4cf90:	str	r7, [sp, #12]
   4cf94:	str	r7, [sp, #16]
   4cf98:	str	r7, [sp, #20]
   4cf9c:	bl	572a8 <fputs@plt+0x45ec0>
   4cfa0:	ldr	r1, [r5, #-44]	; 0xffffffd4
   4cfa4:	mov	r7, r6
   4cfa8:	str	r0, [r1, #20]
   4cfac:	ldr	r0, [r5, #-44]	; 0xffffffd4
   4cfb0:	ldr	r1, [r0, #4]
   4cfb4:	orr	r1, r1, #2048	; 0x800
   4cfb8:	orr	r1, r1, #2097152	; 0x200000
   4cfbc:	str	r1, [r0, #4]
   4cfc0:	mov	r0, r6
   4cfc4:	ldr	r1, [r5, #-44]	; 0xffffffd4
   4cfc8:	bl	5c714 <fputs@plt+0x4b32c>
   4cfcc:	b	4e128 <fputs@plt+0x3cd40>
   4cfd0:	mov	r7, r9
   4cfd4:	mov	r6, r2
   4cfd8:	ldr	r0, [r5, #-44]	; 0xffffffd4
   4cfdc:	mov	r9, r3
   4cfe0:	mov	r3, #0
   4cfe4:	mov	r8, lr
   4cfe8:	mov	sl, ip
   4cfec:	ldr	r1, [r7, #12]
   4cff0:	ldr	r2, [r7, #16]
   4cff4:	str	r0, [r5, #-40]	; 0xffffffd8
   4cff8:	mov	r0, #0
   4cffc:	add	r1, r1, r2
   4d000:	mov	r2, #0
   4d004:	str	r1, [r5, #-36]	; 0xffffffdc
   4d008:	str	r0, [sp]
   4d00c:	mov	r0, r6
   4d010:	mov	r1, #20
   4d014:	bl	51c94 <fputs@plt+0x408ac>
   4d018:	mov	r2, r5
   4d01c:	cmp	r0, #0
   4d020:	str	r0, [r5, #-44]	; 0xffffffd4
   4d024:	beq	4dd08 <fputs@plt+0x3c920>
   4d028:	mov	r1, r0
   4d02c:	ldr	r0, [r2, #-12]
   4d030:	str	r0, [r1, #20]
   4d034:	ldr	r0, [r1, #4]
   4d038:	orr	r0, r0, #2048	; 0x800
   4d03c:	orr	r0, r0, #2097152	; 0x200000
   4d040:	str	r0, [r1, #4]
   4d044:	b	4d0cc <fputs@plt+0x3bce4>
   4d048:	mov	r7, r9
   4d04c:	mov	r9, r3
   4d050:	ldr	r0, [r5, #-60]	; 0xffffffc4
   4d054:	mov	r6, r2
   4d058:	ldr	r2, [r5, #-44]	; 0xffffffd4
   4d05c:	mov	r8, lr
   4d060:	mov	sl, ip
   4d064:	ldr	r1, [r7, #12]
   4d068:	ldr	r3, [r7, #16]
   4d06c:	str	r0, [r5, #-56]	; 0xffffffc8
   4d070:	mov	r0, #0
   4d074:	add	r1, r1, r3
   4d078:	mov	r3, #0
   4d07c:	str	r1, [r5, #-52]	; 0xffffffcc
   4d080:	str	r0, [sp]
   4d084:	mov	r0, r6
   4d088:	mov	r1, #136	; 0x88
   4d08c:	bl	51c94 <fputs@plt+0x408ac>
   4d090:	mov	r3, r5
   4d094:	cmp	r0, #0
   4d098:	str	r0, [r5, #-60]	; 0xffffffc4
   4d09c:	beq	4e168 <fputs@plt+0x3cd80>
   4d0a0:	ldr	r2, [r3, #-12]
   4d0a4:	ldr	r1, [r3, #-28]	; 0xffffffe4
   4d0a8:	cmp	r2, #0
   4d0ac:	beq	4d0c4 <fputs@plt+0x3bcdc>
   4d0b0:	mov	r0, r6
   4d0b4:	bl	57450 <fputs@plt+0x46068>
   4d0b8:	mov	r1, r0
   4d0bc:	ldr	r0, [r5, #-60]	; 0xffffffc4
   4d0c0:	mov	r3, r5
   4d0c4:	str	r1, [r0, #20]
   4d0c8:	ldr	r1, [r3, #-60]	; 0xffffffc4
   4d0cc:	mov	r0, r6
   4d0d0:	bl	5c714 <fputs@plt+0x4b32c>
   4d0d4:	b	4e180 <fputs@plt+0x3cd98>
   4d0d8:	mov	r6, r2
   4d0dc:	ldr	r1, [r5, #-60]	; 0xffffffc4
   4d0e0:	ldr	r2, [r5, #-28]	; 0xffffffe4
   4d0e4:	mov	r7, r9
   4d0e8:	mov	r8, ip
   4d0ec:	mov	sl, lr
   4d0f0:	mov	r9, r3
   4d0f4:	mov	r0, r6
   4d0f8:	bl	57450 <fputs@plt+0x46068>
   4d0fc:	str	r0, [r5, #-60]	; 0xffffffc4
   4d100:	mov	r1, r0
   4d104:	mov	r0, r6
   4d108:	ldr	r2, [r7, #12]
   4d10c:	bl	57450 <fputs@plt+0x46068>
   4d110:	mov	r3, r9
   4d114:	mov	lr, sl
   4d118:	mov	ip, r8
   4d11c:	b	4d260 <fputs@plt+0x3be78>
   4d120:	mov	r6, r2
   4d124:	ldr	r2, [r5, #-28]	; 0xffffffe4
   4d128:	mov	r1, #0
   4d12c:	mov	r7, r9
   4d130:	mov	r8, ip
   4d134:	mov	sl, lr
   4d138:	mov	r9, r3
   4d13c:	mov	r0, r6
   4d140:	bl	57450 <fputs@plt+0x46068>
   4d144:	str	r0, [r5, #-44]	; 0xffffffd4
   4d148:	mov	r1, r0
   4d14c:	mov	r0, r6
   4d150:	ldr	r2, [r7, #12]
   4d154:	bl	57450 <fputs@plt+0x46068>
   4d158:	mov	r3, r9
   4d15c:	mov	lr, sl
   4d160:	mov	ip, r8
   4d164:	str	r0, [r5, #-44]	; 0xffffffd4
   4d168:	b	4fca0 <fputs@plt+0x3e8b8>
   4d16c:	mov	r0, r2
   4d170:	ldr	r2, [r9, #12]
   4d174:	ldr	r1, [r5, #-28]	; 0xffffffe4
   4d178:	mov	r6, ip
   4d17c:	mov	r7, lr
   4d180:	mov	r8, r3
   4d184:	bl	57450 <fputs@plt+0x46068>
   4d188:	b	4d290 <fputs@plt+0x3bea8>
   4d18c:	mov	r0, r2
   4d190:	ldr	r2, [r9, #12]
   4d194:	mov	r1, #0
   4d198:	mov	r7, ip
   4d19c:	mov	r6, lr
   4d1a0:	mov	r8, r3
   4d1a4:	bl	57450 <fputs@plt+0x46068>
   4d1a8:	mov	r3, r8
   4d1ac:	mov	lr, r6
   4d1b0:	mov	ip, r7
   4d1b4:	b	4d7ac <fputs@plt+0x3c3c4>
   4d1b8:	ldr	r0, [r2]
   4d1bc:	mov	r8, r2
   4d1c0:	sub	r2, r5, #60	; 0x3c
   4d1c4:	mov	r1, #0
   4d1c8:	mov	r3, #0
   4d1cc:	mov	r6, r9
   4d1d0:	mov	r9, ip
   4d1d4:	mov	sl, lr
   4d1d8:	bl	576b0 <fputs@plt+0x462c8>
   4d1dc:	mov	r3, r0
   4d1e0:	ldr	r0, [r6, #12]
   4d1e4:	ldr	r1, [r5, #-156]	; 0xffffff64
   4d1e8:	ldr	r6, [r5, #-28]	; 0xffffffe4
   4d1ec:	ldr	r2, [r5, #-124]	; 0xffffff84
   4d1f0:	sub	r7, r5, #172	; 0xac
   4d1f4:	str	r6, [sp]
   4d1f8:	stmib	sp, {r1, r7}
   4d1fc:	str	r0, [sp, #12]
   4d200:	mov	r0, #0
   4d204:	str	r2, [sp, #20]
   4d208:	sub	r1, r5, #108	; 0x6c
   4d20c:	sub	r2, r5, #92	; 0x5c
   4d210:	str	r0, [sp, #16]
   4d214:	mov	r0, r8
   4d218:	bl	52040 <fputs@plt+0x40c58>
   4d21c:	movw	r3, #58116	; 0xe304
   4d220:	mov	lr, sl
   4d224:	mov	ip, r9
   4d228:	b	4fc9c <fputs@plt+0x3e8b4>
   4d22c:	ldr	r0, [r9, #12]
   4d230:	mov	r8, r3
   4d234:	ldr	r1, [r5, #-60]	; 0xffffffc4
   4d238:	ldr	r3, [r5, #-12]
   4d23c:	mov	r6, ip
   4d240:	mov	r7, lr
   4d244:	str	r0, [sp]
   4d248:	mov	r0, r2
   4d24c:	sub	r2, r5, #28
   4d250:	bl	5c764 <fputs@plt+0x4b37c>
   4d254:	mov	r3, r8
   4d258:	mov	lr, r7
   4d25c:	mov	ip, r6
   4d260:	str	r0, [r5, #-60]	; 0xffffffc4
   4d264:	b	4fca0 <fputs@plt+0x3e8b8>
   4d268:	ldr	r0, [r9, #12]
   4d26c:	mov	r8, r3
   4d270:	ldr	r3, [r5, #-12]
   4d274:	mov	r1, #0
   4d278:	mov	r6, ip
   4d27c:	mov	r7, lr
   4d280:	str	r0, [sp]
   4d284:	mov	r0, r2
   4d288:	sub	r2, r5, #28
   4d28c:	bl	5c764 <fputs@plt+0x4b37c>
   4d290:	mov	r3, r8
   4d294:	mov	lr, r7
   4d298:	mov	ip, r6
   4d29c:	str	r0, [r5, #-28]	; 0xffffffe4
   4d2a0:	b	4fca0 <fputs@plt+0x3e8b8>
   4d2a4:	ldr	r7, [r2]
   4d2a8:	mov	r0, r9
   4d2ac:	mov	r9, ip
   4d2b0:	str	lr, [fp, #-72]	; 0xffffffb8
   4d2b4:	ldr	r8, [r0, #12]
   4d2b8:	ldrb	r0, [r7, #69]	; 0x45
   4d2bc:	cmp	r0, #0
   4d2c0:	bne	4fc84 <fputs@plt+0x3e89c>
   4d2c4:	ldr	r6, [r5, #-12]
   4d2c8:	mov	r0, r2
   4d2cc:	str	r2, [sp, #76]	; 0x4c
   4d2d0:	bl	49db0 <fputs@plt+0x389c8>
   4d2d4:	cmp	r0, #0
   4d2d8:	bne	4fc84 <fputs@plt+0x3e89c>
   4d2dc:	ldr	r2, [r8, #12]
   4d2e0:	ldr	r1, [r8, #16]
   4d2e4:	mov	r0, r7
   4d2e8:	bl	46d50 <fputs@plt+0x35968>
   4d2ec:	cmp	r0, #0
   4d2f0:	beq	4eb68 <fputs@plt+0x3d780>
   4d2f4:	ldrb	r1, [r0, #55]	; 0x37
   4d2f8:	tst	r1, #3
   4d2fc:	beq	4ef4c <fputs@plt+0x3db64>
   4d300:	ldr	r0, [sp, #76]	; 0x4c
   4d304:	movw	r1, #7964	; 0x1f1c
   4d308:	mov	r2, #0
   4d30c:	movt	r1, #9
   4d310:	bl	1d2ec <fputs@plt+0xbf04>
   4d314:	b	4fc84 <fputs@plt+0x3e89c>
   4d318:	mov	r0, #0
   4d31c:	mov	r8, r3
   4d320:	sub	r1, r5, #12
   4d324:	mov	r3, #0
   4d328:	str	r0, [sp]
   4d32c:	mov	r0, r2
   4d330:	add	r2, r9, #12
   4d334:	b	4d384 <fputs@plt+0x3bf9c>
   4d338:	mov	r0, #0
   4d33c:	b	4d34c <fputs@plt+0x3bf64>
   4d340:	mov	r0, #0
   4d344:	b	4d36c <fputs@plt+0x3bf84>
   4d348:	mov	r0, #1
   4d34c:	str	r0, [sp]
   4d350:	mov	r8, r3
   4d354:	mov	r0, r2
   4d358:	add	r3, r9, #12
   4d35c:	sub	r1, r5, #44	; 0x2c
   4d360:	sub	r2, r5, #28
   4d364:	b	4d384 <fputs@plt+0x3bf9c>
   4d368:	mov	r0, #1
   4d36c:	str	r0, [sp]
   4d370:	mov	r0, r2
   4d374:	mov	r8, r3
   4d378:	sub	r1, r5, #60	; 0x3c
   4d37c:	sub	r2, r5, #44	; 0x2c
   4d380:	sub	r3, r5, #12
   4d384:	mov	r6, ip
   4d388:	mov	r7, lr
   4d38c:	bl	5c7d8 <fputs@plt+0x4b3f0>
   4d390:	b	4dafc <fputs@plt+0x3c714>
   4d394:	ldr	sl, [r9, #12]
   4d398:	ldr	r3, [r9, #16]
   4d39c:	ldr	r9, [r2, #492]	; 0x1ec
   4d3a0:	ldr	r8, [r2]
   4d3a4:	ldr	r1, [r5, #-44]	; 0xffffffd4
   4d3a8:	ldr	r7, [r5, #-12]
   4d3ac:	mov	r0, #0
   4d3b0:	str	ip, [fp, #-76]	; 0xffffffb4
   4d3b4:	str	lr, [fp, #-72]	; 0xffffffb8
   4d3b8:	str	r0, [r2, #492]	; 0x1ec
   4d3bc:	cmp	r9, #0
   4d3c0:	beq	4dd50 <fputs@plt+0x3c968>
   4d3c4:	ldr	r0, [r2, #68]	; 0x44
   4d3c8:	cmp	r0, #0
   4d3cc:	bne	4dd50 <fputs@plt+0x3c968>
   4d3d0:	ldr	r6, [r9, #20]
   4d3d4:	ldr	r0, [r9]
   4d3d8:	cmp	r6, #0
   4d3dc:	str	r0, [sp, #68]	; 0x44
   4d3e0:	str	r1, [sp, #64]	; 0x40
   4d3e4:	str	sl, [sp, #60]	; 0x3c
   4d3e8:	str	r3, [sp, #56]	; 0x38
   4d3ec:	beq	4e530 <fputs@plt+0x3d148>
   4d3f0:	ldr	r1, [r8, #20]
   4d3f4:	cmp	r1, #1
   4d3f8:	blt	4e748 <fputs@plt+0x3d360>
   4d3fc:	mov	r0, r2
   4d400:	ldr	r2, [r8, #16]
   4d404:	mov	sl, #0
   4d408:	add	r2, r2, #12
   4d40c:	ldr	r3, [r2, sl, lsl #4]
   4d410:	cmp	r3, r6
   4d414:	beq	4d428 <fputs@plt+0x3c040>
   4d418:	add	sl, sl, #1
   4d41c:	cmp	r1, sl
   4d420:	bne	4d40c <fputs@plt+0x3c024>
   4d424:	mov	sl, r1
   4d428:	mov	r2, r0
   4d42c:	ldr	r0, [sp, #68]	; 0x44
   4d430:	b	4e74c <fputs@plt+0x3d364>
   4d434:	ldr	r0, [r9, #12]
   4d438:	mov	r8, r5
   4d43c:	ldr	sl, [r2]
   4d440:	ldr	r9, [r8, #-156]!	; 0xffffff64
   4d444:	ldr	r6, [r8, #128]	; 0x80
   4d448:	ldr	r3, [r8, #80]	; 0x50
   4d44c:	add	r7, r8, #64	; 0x40
   4d450:	add	r1, r8, #48	; 0x30
   4d454:	str	r0, [sp, #68]	; 0x44
   4d458:	ldr	r0, [r8, #32]
   4d45c:	cmp	r9, #0
   4d460:	str	r0, [sp, #56]	; 0x38
   4d464:	ldr	r0, [r8, #96]	; 0x60
   4d468:	str	r0, [sp, #52]	; 0x34
   4d46c:	ldr	r0, [r8, #100]	; 0x64
   4d470:	str	r0, [sp, #64]	; 0x40
   4d474:	str	ip, [fp, #-76]	; 0xffffffb4
   4d478:	str	r5, [sp, #80]	; 0x50
   4d47c:	str	lr, [fp, #-72]	; 0xffffffb8
   4d480:	str	r2, [sp, #76]	; 0x4c
   4d484:	str	r1, [sp, #60]	; 0x3c
   4d488:	str	r6, [sp, #72]	; 0x48
   4d48c:	beq	4e190 <fputs@plt+0x3cda8>
   4d490:	ldr	r0, [r5, #-88]	; 0xffffffa8
   4d494:	cmp	r0, #0
   4d498:	beq	4e340 <fputs@plt+0x3cf58>
   4d49c:	movw	r1, #9716	; 0x25f4
   4d4a0:	mov	r0, r2
   4d4a4:	movt	r1, #9
   4d4a8:	bl	1d2ec <fputs@plt+0xbf04>
   4d4ac:	b	4f48c <fputs@plt+0x3e0a4>
   4d4b0:	mov	r0, #35	; 0x23
   4d4b4:	b	4d7ac <fputs@plt+0x3c3c4>
   4d4b8:	mov	r0, #31
   4d4bc:	b	4d7ac <fputs@plt+0x3c3c4>
   4d4c0:	mov	r0, #49	; 0x31
   4d4c4:	str	r0, [r5, #-12]
   4d4c8:	b	4fca0 <fputs@plt+0x3e8b8>
   4d4cc:	mov	r0, #35	; 0x23
   4d4d0:	b	4afa4 <fputs@plt+0x39bbc>
   4d4d4:	ldr	r1, [r9, #12]
   4d4d8:	mov	r0, #110	; 0x6e
   4d4dc:	str	r0, [r5, #-28]	; 0xffffffe4
   4d4e0:	str	r1, [r5, #-24]	; 0xffffffe8
   4d4e4:	b	4fca0 <fputs@plt+0x3e8b8>
   4d4e8:	ldr	r0, [r5, #-28]	; 0xffffffe4
   4d4ec:	ldr	r1, [r5, #-12]
   4d4f0:	ldr	r0, [r0, #32]
   4d4f4:	str	r1, [r0, #28]
   4d4f8:	ldr	r0, [r5, #-28]	; 0xffffffe4
   4d4fc:	ldr	r1, [r5, #-12]
   4d500:	str	r1, [r0, #32]
   4d504:	b	4fca0 <fputs@plt+0x3e8b8>
   4d508:	ldr	r0, [r5, #-12]
   4d50c:	str	r0, [r0, #32]
   4d510:	b	4fca0 <fputs@plt+0x3e8b8>
   4d514:	ldr	r1, [r9, #16]
   4d518:	ldr	r0, [r9, #12]
   4d51c:	str	r1, [r5, #-24]	; 0xffffffe8
   4d520:	movw	r1, #2592	; 0xa20
   4d524:	str	r0, [r5, #-28]	; 0xffffffe4
   4d528:	movt	r1, #9
   4d52c:	b	4d544 <fputs@plt+0x3c15c>
   4d530:	movw	r1, #2687	; 0xa7f
   4d534:	movt	r1, #9
   4d538:	b	4d544 <fputs@plt+0x3c15c>
   4d53c:	movw	r1, #2771	; 0xad3
   4d540:	movt	r1, #9
   4d544:	mov	r0, r2
   4d548:	mov	r6, ip
   4d54c:	mov	r7, lr
   4d550:	mov	r8, r3
   4d554:	bl	1d2ec <fputs@plt+0xbf04>
   4d558:	b	4dafc <fputs@plt+0x3c714>
   4d55c:	ldr	r6, [r2]
   4d560:	ldr	r0, [r5, #-76]	; 0xffffffb4
   4d564:	ldr	r8, [r9, #12]
   4d568:	ldr	r9, [r5, #-12]
   4d56c:	str	lr, [fp, #-72]	; 0xffffffb8
   4d570:	str	ip, [fp, #-76]	; 0xffffffb4
   4d574:	sub	r2, r5, #60	; 0x3c
   4d578:	mov	r1, #110	; 0x6e
   4d57c:	mov	sl, r5
   4d580:	str	r0, [sp, #72]	; 0x48
   4d584:	mov	r0, r6
   4d588:	bl	80dc4 <fputs@plt+0x6f9dc>
   4d58c:	mov	r7, r0
   4d590:	cmp	r0, #0
   4d594:	beq	4d5cc <fputs@plt+0x3c1e4>
   4d598:	mov	r0, r6
   4d59c:	mov	r1, r9
   4d5a0:	mov	r2, #1
   4d5a4:	bl	65188 <fputs@plt+0x53da0>
   4d5a8:	str	r0, [r7, #20]
   4d5ac:	mov	r0, r6
   4d5b0:	mov	r1, r8
   4d5b4:	mov	r2, #1
   4d5b8:	mov	r3, #0
   4d5bc:	bl	64c78 <fputs@plt+0x53890>
   4d5c0:	str	r0, [r7, #16]
   4d5c4:	ldr	r0, [sp, #72]	; 0x48
   4d5c8:	strb	r0, [r7, #1]
   4d5cc:	mov	r0, r6
   4d5d0:	mov	r1, r9
   4d5d4:	bl	478b8 <fputs@plt+0x364d0>
   4d5d8:	mov	r0, r6
   4d5dc:	mov	r1, r8
   4d5e0:	bl	47818 <fputs@plt+0x36430>
   4d5e4:	mov	r5, sl
   4d5e8:	str	r7, [sl, #-92]	; 0xffffffa4
   4d5ec:	b	4f508 <fputs@plt+0x3e120>
   4d5f0:	ldr	r6, [r2]
   4d5f4:	ldr	r0, [r5, #-60]	; 0xffffffc4
   4d5f8:	ldr	r8, [r9, #12]
   4d5fc:	ldr	r9, [r5, #-12]
   4d600:	str	lr, [fp, #-72]	; 0xffffffb8
   4d604:	str	ip, [fp, #-76]	; 0xffffffb4
   4d608:	sub	r2, r5, #28
   4d60c:	mov	r1, #108	; 0x6c
   4d610:	mov	sl, r5
   4d614:	str	r0, [sp, #72]	; 0x48
   4d618:	mov	r0, r6
   4d61c:	bl	80dc4 <fputs@plt+0x6f9dc>
   4d620:	mov	r7, r0
   4d624:	cmp	r0, #0
   4d628:	beq	4e1b0 <fputs@plt+0x3cdc8>
   4d62c:	mov	r0, r6
   4d630:	mov	r1, r8
   4d634:	mov	r2, #1
   4d638:	bl	64f58 <fputs@plt+0x53b70>
   4d63c:	str	r9, [r7, #24]
   4d640:	str	r0, [r7, #8]
   4d644:	ldr	r0, [sp, #72]	; 0x48
   4d648:	strb	r0, [r7, #1]
   4d64c:	b	4e1bc <fputs@plt+0x3cdd4>
   4d650:	ldr	r6, [r2]
   4d654:	mov	r0, r9
   4d658:	sub	r2, r5, #28
   4d65c:	mov	r1, #109	; 0x6d
   4d660:	str	lr, [fp, #-72]	; 0xffffffb8
   4d664:	mov	r9, ip
   4d668:	mov	sl, r5
   4d66c:	ldr	r8, [r0, #12]
   4d670:	mov	r0, r6
   4d674:	bl	80dc4 <fputs@plt+0x6f9dc>
   4d678:	mov	r7, r0
   4d67c:	cmp	r0, #0
   4d680:	beq	4d6a4 <fputs@plt+0x3c2bc>
   4d684:	mov	r0, r6
   4d688:	mov	r1, r8
   4d68c:	mov	r2, #1
   4d690:	mov	r3, #0
   4d694:	bl	64c78 <fputs@plt+0x53890>
   4d698:	str	r0, [r7, #16]
   4d69c:	mov	r0, #10
   4d6a0:	strb	r0, [r7, #1]
   4d6a4:	mov	r0, r6
   4d6a8:	mov	r1, r8
   4d6ac:	bl	47818 <fputs@plt+0x36430>
   4d6b0:	mov	r5, sl
   4d6b4:	str	r7, [sl, #-60]	; 0xffffffc4
   4d6b8:	b	4fc90 <fputs@plt+0x3e8a8>
   4d6bc:	mov	r6, r9
   4d6c0:	ldr	r7, [r2]
   4d6c4:	mov	sl, lr
   4d6c8:	mov	r9, ip
   4d6cc:	ldr	r8, [r6, #12]!
   4d6d0:	cmp	r7, #0
   4d6d4:	beq	4e1d8 <fputs@plt+0x3cdf0>
   4d6d8:	mov	r0, r7
   4d6dc:	mov	r2, #36	; 0x24
   4d6e0:	mov	r3, #0
   4d6e4:	bl	238e0 <fputs@plt+0x124f8>
   4d6e8:	b	4e1e4 <fputs@plt+0x3cdfc>
   4d6ec:	mov	r0, r2
   4d6f0:	ldr	r1, [r9, #12]
   4d6f4:	ldr	r2, [r9, #16]
   4d6f8:	ldr	r6, [r5, #-44]	; 0xffffffd4
   4d6fc:	mov	r8, r3
   4d700:	mov	r3, #0
   4d704:	mov	r7, lr
   4d708:	add	r1, r1, r2
   4d70c:	str	r6, [r5, #-40]	; 0xffffffd8
   4d710:	mov	r2, #0
   4d714:	mov	r6, ip
   4d718:	str	r1, [r5, #-36]	; 0xffffffdc
   4d71c:	mov	r1, #0
   4d720:	str	r1, [sp]
   4d724:	mov	r1, #57	; 0x39
   4d728:	bl	51c94 <fputs@plt+0x408ac>
   4d72c:	cmp	r0, #0
   4d730:	mov	r3, r8
   4d734:	mov	lr, r7
   4d738:	mov	ip, r6
   4d73c:	str	r0, [r5, #-44]	; 0xffffffd4
   4d740:	movne	r1, #4
   4d744:	b	4d7a0 <fputs@plt+0x3c3b8>
   4d748:	mov	r0, r2
   4d74c:	ldr	r1, [r9, #12]
   4d750:	ldr	r2, [r9, #16]
   4d754:	ldr	r6, [r5, #-76]	; 0xffffffb4
   4d758:	mov	r8, r3
   4d75c:	mov	r3, #0
   4d760:	mov	r7, lr
   4d764:	add	r1, r1, r2
   4d768:	str	r6, [r5, #-72]	; 0xffffffb8
   4d76c:	mov	r2, #0
   4d770:	mov	r6, ip
   4d774:	str	r1, [r5, #-68]	; 0xffffffbc
   4d778:	sub	r1, r5, #12
   4d77c:	str	r1, [sp]
   4d780:	mov	r1, #57	; 0x39
   4d784:	bl	51c94 <fputs@plt+0x408ac>
   4d788:	str	r0, [r5, #-76]	; 0xffffffb4
   4d78c:	cmp	r0, #0
   4d790:	mov	r3, r8
   4d794:	mov	lr, r7
   4d798:	mov	ip, r6
   4d79c:	ldrne	r1, [r5, #-44]	; 0xffffffd4
   4d7a0:	strbne	r1, [r0, #1]
   4d7a4:	b	4fca0 <fputs@plt+0x3e8b8>
   4d7a8:	mov	r0, #3
   4d7ac:	str	r0, [r9, #12]
   4d7b0:	b	4fca0 <fputs@plt+0x3e8b8>
   4d7b4:	ldr	r7, [r2]
   4d7b8:	ldr	r6, [r9, #12]
   4d7bc:	str	lr, [fp, #-72]	; 0xffffffb8
   4d7c0:	str	ip, [fp, #-76]	; 0xffffffb4
   4d7c4:	ldrb	r0, [r7, #69]	; 0x45
   4d7c8:	cmp	r0, #0
   4d7cc:	bne	4f088 <fputs@plt+0x3dca0>
   4d7d0:	ldr	r8, [r5, #-12]
   4d7d4:	mov	r0, r2
   4d7d8:	str	r2, [sp, #76]	; 0x4c
   4d7dc:	bl	49db0 <fputs@plt+0x389c8>
   4d7e0:	ldr	r2, [sp, #76]	; 0x4c
   4d7e4:	cmp	r0, #0
   4d7e8:	bne	4f088 <fputs@plt+0x3dca0>
   4d7ec:	ldr	r0, [r6, #12]
   4d7f0:	str	r8, [sp, #64]	; 0x40
   4d7f4:	str	r0, [sp, #72]	; 0x48
   4d7f8:	ldr	r0, [r7, #20]
   4d7fc:	cmp	r0, #1
   4d800:	blt	4e978 <fputs@plt+0x3d590>
   4d804:	ldr	r0, [r6, #16]
   4d808:	str	r6, [sp, #60]	; 0x3c
   4d80c:	mov	r8, #0
   4d810:	mov	r6, #0
   4d814:	str	r0, [sp, #68]	; 0x44
   4d818:	ldr	r0, [sp, #72]	; 0x48
   4d81c:	ldr	r9, [r7, #16]
   4d820:	cmp	r6, #2
   4d824:	mov	sl, r6
   4d828:	eorcc	sl, sl, #1
   4d82c:	cmp	r0, #0
   4d830:	beq	4d848 <fputs@plt+0x3c460>
   4d834:	ldr	r0, [r9, sl, lsl #4]
   4d838:	ldr	r1, [sp, #72]	; 0x48
   4d83c:	bl	1606c <fputs@plt+0x4c84>
   4d840:	cmp	r0, #0
   4d844:	bne	4d87c <fputs@plt+0x3c494>
   4d848:	add	r0, r9, sl, lsl #4
   4d84c:	ldr	r1, [sp, #68]	; 0x44
   4d850:	sub	r2, fp, #64	; 0x40
   4d854:	ldr	r0, [r0, #12]
   4d858:	add	r0, r0, #40	; 0x28
   4d85c:	bl	46f94 <fputs@plt+0x35bac>
   4d860:	cmp	r0, #0
   4d864:	beq	4d878 <fputs@plt+0x3c490>
   4d868:	ldr	r8, [r0, #8]
   4d86c:	cmp	r8, #0
   4d870:	beq	4d87c <fputs@plt+0x3c494>
   4d874:	b	4d88c <fputs@plt+0x3c4a4>
   4d878:	mov	r8, #0
   4d87c:	ldr	r0, [r7, #20]
   4d880:	add	r6, r6, #1
   4d884:	cmp	r6, r0
   4d888:	blt	4d818 <fputs@plt+0x3c430>
   4d88c:	ldr	r2, [sp, #76]	; 0x4c
   4d890:	ldr	r6, [sp, #60]	; 0x3c
   4d894:	cmp	r8, #0
   4d898:	beq	4e978 <fputs@plt+0x3d590>
   4d89c:	mov	r0, r2
   4d8a0:	mov	r1, r8
   4d8a4:	bl	6c28c <fputs@plt+0x5aea4>
   4d8a8:	b	4f088 <fputs@plt+0x3dca0>
   4d8ac:	ldr	r0, [r9, #12]
   4d8b0:	mov	r8, r3
   4d8b4:	ldr	r3, [r5, #-44]	; 0xffffffd4
   4d8b8:	ldr	r1, [r5, #-12]
   4d8bc:	str	r0, [sp, #8]
   4d8c0:	mov	r0, r2
   4d8c4:	movw	r2, #59924	; 0xea14
   4d8c8:	str	r1, [sp, #4]
   4d8cc:	str	r3, [sp]
   4d8d0:	mov	r1, #24
   4d8d4:	movt	r2, #8
   4d8d8:	b	4d900 <fputs@plt+0x3c518>
   4d8dc:	mov	r8, r3
   4d8e0:	ldr	r3, [r9, #12]
   4d8e4:	mov	r0, #0
   4d8e8:	mov	r1, #25
   4d8ec:	str	r0, [sp]
   4d8f0:	stmib	sp, {r0, r3}
   4d8f4:	mov	r0, r2
   4d8f8:	movw	r2, #60016	; 0xea70
   4d8fc:	movt	r2, #8
   4d900:	mov	r6, ip
   4d904:	mov	r7, lr
   4d908:	bl	81380 <fputs@plt+0x6ff98>
   4d90c:	b	4dafc <fputs@plt+0x3c714>
   4d910:	mov	r0, r2
   4d914:	mov	r1, #0
   4d918:	mov	r2, #0
   4d91c:	b	4d92c <fputs@plt+0x3c544>
   4d920:	mov	r0, r2
   4d924:	add	r2, r9, #12
   4d928:	sub	r1, r5, #12
   4d92c:	mov	r6, ip
   4d930:	mov	r7, lr
   4d934:	mov	r8, r3
   4d938:	bl	5fcbc <fputs@plt+0x4e8d4>
   4d93c:	b	4dafc <fputs@plt+0x3c714>
   4d940:	mov	r0, r2
   4d944:	mov	r1, #0
   4d948:	mov	r2, #0
   4d94c:	b	4d95c <fputs@plt+0x3c574>
   4d950:	mov	r0, r2
   4d954:	add	r2, r9, #12
   4d958:	sub	r1, r5, #12
   4d95c:	mov	r6, ip
   4d960:	mov	r7, lr
   4d964:	mov	r8, r3
   4d968:	bl	5fe68 <fputs@plt+0x4ea80>
   4d96c:	b	4dafc <fputs@plt+0x3c714>
   4d970:	ldr	r7, [r2]
   4d974:	str	lr, [fp, #-72]	; 0xffffffb8
   4d978:	str	ip, [fp, #-76]	; 0xffffffb4
   4d97c:	str	r5, [sp, #80]	; 0x50
   4d980:	ldr	r8, [r5, #-44]	; 0xffffffd4
   4d984:	mov	r6, r9
   4d988:	mov	r9, #0
   4d98c:	ldr	r0, [r7, #24]
   4d990:	str	r0, [sp, #72]	; 0x48
   4d994:	ldrb	r0, [r7, #69]	; 0x45
   4d998:	cmp	r0, #0
   4d99c:	beq	4e218 <fputs@plt+0x3ce30>
   4d9a0:	mov	r0, r7
   4d9a4:	mov	r1, r8
   4d9a8:	bl	479ec <fputs@plt+0x36604>
   4d9ac:	mov	r0, r7
   4d9b0:	mov	r1, r9
   4d9b4:	bl	13dc4 <fputs@plt+0x29dc>
   4d9b8:	ldr	r0, [sp, #72]	; 0x48
   4d9bc:	str	r0, [r7, #24]
   4d9c0:	b	4fa10 <fputs@plt+0x3e628>
   4d9c4:	ldr	r0, [r5, #-12]
   4d9c8:	ldr	r1, [r2, #508]	; 0x1fc
   4d9cc:	mov	r8, r2
   4d9d0:	ldr	r2, [r2, #512]	; 0x200
   4d9d4:	sub	r0, r1, r0
   4d9d8:	add	r0, r0, r2
   4d9dc:	str	r0, [r5, #-8]
   4d9e0:	ldr	r0, [r8, #68]	; 0x44
   4d9e4:	cmp	r0, #0
   4d9e8:	bne	4fca0 <fputs@plt+0x3e8b8>
   4d9ec:	ldr	r9, [r8]
   4d9f0:	mov	r1, r8
   4d9f4:	ldrb	r0, [r9, #69]	; 0x45
   4d9f8:	cmp	r0, #0
   4d9fc:	bne	4fca0 <fputs@plt+0x3e8b8>
   4da00:	ldr	r6, [r1, #488]	; 0x1e8
   4da04:	ldr	r2, [r1, #8]
   4da08:	str	ip, [fp, #-76]	; 0xffffffb4
   4da0c:	str	lr, [fp, #-72]	; 0xffffffb8
   4da10:	ldr	r0, [r6, #64]	; 0x40
   4da14:	str	r2, [sp, #60]	; 0x3c
   4da18:	cmp	r0, #0
   4da1c:	beq	4eb84 <fputs@plt+0x3d79c>
   4da20:	ldr	r1, [r9, #20]
   4da24:	cmp	r1, #1
   4da28:	blt	4ef94 <fputs@plt+0x3dbac>
   4da2c:	ldr	r2, [r9, #16]
   4da30:	mov	r7, #0
   4da34:	add	r2, r2, #12
   4da38:	ldr	r3, [r2, r7, lsl #4]
   4da3c:	cmp	r3, r0
   4da40:	beq	4ef98 <fputs@plt+0x3dbb0>
   4da44:	add	r7, r7, #1
   4da48:	cmp	r1, r7
   4da4c:	bne	4da38 <fputs@plt+0x3c650>
   4da50:	mov	r7, r1
   4da54:	b	4ef98 <fputs@plt+0x3dbb0>
   4da58:	ldrb	r0, [r2, #24]
   4da5c:	mov	r1, r9
   4da60:	mov	r9, ip
   4da64:	str	lr, [fp, #-72]	; 0xffffffb8
   4da68:	add	r0, r0, #1
   4da6c:	strb	r0, [r2, #24]
   4da70:	ldr	r7, [r2]
   4da74:	ldr	r0, [r7, #256]	; 0x100
   4da78:	add	r0, r0, #1
   4da7c:	str	r0, [r7, #256]	; 0x100
   4da80:	ldrb	r0, [r7, #69]	; 0x45
   4da84:	ldr	r8, [r1, #12]
   4da88:	cmp	r0, #0
   4da8c:	bne	4fc84 <fputs@plt+0x3e89c>
   4da90:	str	r2, [sp, #76]	; 0x4c
   4da94:	add	r2, r8, #8
   4da98:	mov	r1, #0
   4da9c:	ldr	r0, [sp, #76]	; 0x4c
   4daa0:	bl	6a37c <fputs@plt+0x58f94>
   4daa4:	ldr	r2, [sp, #76]	; 0x4c
   4daa8:	cmp	r0, #0
   4daac:	beq	4fc84 <fputs@plt+0x3e89c>
   4dab0:	mov	r6, r0
   4dab4:	ldrb	r0, [r0, #42]	; 0x2a
   4dab8:	tst	r0, #16
   4dabc:	bne	4e874 <fputs@plt+0x3d48c>
   4dac0:	ldr	r0, [r6, #12]
   4dac4:	cmp	r0, #0
   4dac8:	beq	4ec10 <fputs@plt+0x3d828>
   4dacc:	movw	r1, #11775	; 0x2dff
   4dad0:	movt	r1, #9
   4dad4:	b	4e87c <fputs@plt+0x3d494>
   4dad8:	mov	r0, r2
   4dadc:	mov	r1, #0
   4dae0:	b	4daec <fputs@plt+0x3c704>
   4dae4:	add	r1, r9, #12
   4dae8:	mov	r0, r2
   4daec:	mov	r6, ip
   4daf0:	mov	r7, lr
   4daf4:	mov	r8, r3
   4daf8:	bl	60010 <fputs@plt+0x4ec28>
   4dafc:	mov	r3, r8
   4db00:	mov	lr, r7
   4db04:	mov	ip, r6
   4db08:	b	4fca0 <fputs@plt+0x3e8b8>
   4db0c:	ldr	r0, [r5, #-60]	; 0xffffffc4
   4db10:	mov	r1, #1
   4db14:	mov	r6, r2
   4db18:	mov	r2, #0
   4db1c:	mov	r3, #0
   4db20:	mov	r8, r5
   4db24:	str	r2, [sp]
   4db28:	str	r1, [sp, #4]
   4db2c:	sub	r1, r5, #44	; 0x2c
   4db30:	sub	r2, r5, #28
   4db34:	str	r0, [sp, #8]
   4db38:	mov	r0, r6
   4db3c:	str	ip, [fp, #-76]	; 0xffffffb4
   4db40:	str	lr, [fp, #-72]	; 0xffffffb8
   4db44:	bl	5072c <fputs@plt+0x3f344>
   4db48:	ldr	sl, [r6, #488]	; 0x1e8
   4db4c:	ldr	lr, [fp, #-72]	; 0xffffffb8
   4db50:	ldr	ip, [fp, #-76]	; 0xffffffb4
   4db54:	movw	r3, #58116	; 0xe304
   4db58:	movt	r3, #8
   4db5c:	cmp	sl, #0
   4db60:	beq	4fca0 <fputs@plt+0x3e8b8>
   4db64:	ldr	r0, [sl, #64]	; 0x40
   4db68:	str	r9, [sp, #72]	; 0x48
   4db6c:	add	r1, r9, #12
   4db70:	ldr	r9, [r6]
   4db74:	mov	r2, r6
   4db78:	cmp	r0, #0
   4db7c:	beq	4e504 <fputs@plt+0x3d11c>
   4db80:	ldr	r5, [r9, #20]
   4db84:	cmp	r5, #1
   4db88:	blt	4e550 <fputs@plt+0x3d168>
   4db8c:	ldr	r2, [r9, #16]
   4db90:	mov	r7, #0
   4db94:	add	r2, r2, #12
   4db98:	ldr	r3, [r2, r7, lsl #4]
   4db9c:	cmp	r3, r0
   4dba0:	beq	4e554 <fputs@plt+0x3d16c>
   4dba4:	add	r7, r7, #1
   4dba8:	cmp	r5, r7
   4dbac:	bne	4db98 <fputs@plt+0x3c7b0>
   4dbb0:	mov	r7, r5
   4dbb4:	b	4e554 <fputs@plt+0x3d16c>
   4dbb8:	mov	r0, r2
   4dbbc:	mov	r9, ip
   4dbc0:	mov	r7, lr
   4dbc4:	mov	r8, r3
   4dbc8:	mov	r6, r2
   4dbcc:	bl	83288 <fputs@plt+0x71ea0>
   4dbd0:	mov	r0, #0
   4dbd4:	mov	r3, r8
   4dbd8:	mov	lr, r7
   4dbdc:	mov	ip, r9
   4dbe0:	str	r0, [r6, #516]	; 0x204
   4dbe4:	str	r0, [r6, #520]	; 0x208
   4dbe8:	b	4fca0 <fputs@plt+0x3e8b8>
   4dbec:	ldr	r0, [r5, #-12]
   4dbf0:	mov	r8, r3
   4dbf4:	ldr	r3, [r5, #-60]	; 0xffffffc4
   4dbf8:	mov	r1, #0
   4dbfc:	mov	r6, ip
   4dc00:	mov	r7, lr
   4dc04:	str	r0, [sp]
   4dc08:	mov	r0, r2
   4dc0c:	sub	r2, r5, #76	; 0x4c
   4dc10:	bl	6027c <fputs@plt+0x4ee94>
   4dc14:	mov	r3, r8
   4dc18:	mov	lr, r7
   4dc1c:	mov	ip, r6
   4dc20:	str	r0, [r5, #-76]	; 0xffffffb4
   4dc24:	b	4fca0 <fputs@plt+0x3e8b8>
   4dc28:	ldr	r0, [r5, #-12]
   4dc2c:	mov	r8, r3
   4dc30:	ldr	r1, [r5, #-108]	; 0xffffff94
   4dc34:	ldr	r3, [r5, #-60]	; 0xffffffc4
   4dc38:	mov	r6, ip
   4dc3c:	mov	r7, lr
   4dc40:	str	r0, [sp]
   4dc44:	mov	r0, r2
   4dc48:	sub	r2, r5, #76	; 0x4c
   4dc4c:	bl	6027c <fputs@plt+0x4ee94>
   4dc50:	mov	r3, r8
   4dc54:	mov	lr, r7
   4dc58:	mov	ip, r6
   4dc5c:	str	r0, [r5, #-108]	; 0xffffff94
   4dc60:	b	4fca0 <fputs@plt+0x3e8b8>
   4dc64:	str	r1, [fp, #-60]	; 0xffffffc4
   4dc68:	str	r0, [fp, #-64]	; 0xffffffc0
   4dc6c:	sub	r0, fp, #64	; 0x40
   4dc70:	str	r2, [sp, #76]	; 0x4c
   4dc74:	mov	r1, #135	; 0x87
   4dc78:	mov	r3, #0
   4dc7c:	str	r0, [sp]
   4dc80:	mov	r0, r2
   4dc84:	mov	r2, #0
   4dc88:	str	ip, [fp, #-76]	; 0xffffffb4
   4dc8c:	str	r5, [sp, #80]	; 0x50
   4dc90:	str	lr, [fp, #-72]	; 0xffffffb8
   4dc94:	bl	51c94 <fputs@plt+0x408ac>
   4dc98:	str	r0, [r7]
   4dc9c:	mov	r9, r0
   4dca0:	ldr	r2, [sp, #76]	; 0x4c
   4dca4:	ldr	lr, [fp, #-72]	; 0xffffffb8
   4dca8:	ldr	r5, [sp, #80]	; 0x50
   4dcac:	ldr	ip, [fp, #-76]	; 0xffffffb4
   4dcb0:	movw	r3, #58116	; 0xe304
   4dcb4:	ldr	r0, [fp, #-64]	; 0xffffffc0
   4dcb8:	ldr	r1, [fp, #-60]	; 0xffffffc4
   4dcbc:	movt	r3, #8
   4dcc0:	cmp	r9, #0
   4dcc4:	add	r1, r0, r1
   4dcc8:	str	r0, [sl, #16]
   4dccc:	str	r1, [sl, #20]
   4dcd0:	beq	4fca0 <fputs@plt+0x3e8b8>
   4dcd4:	ldr	r7, [r9, #8]
   4dcd8:	ldr	r6, [r2]
   4dcdc:	mov	sl, r7
   4dce0:	ldrb	r0, [sl, #1]!
   4dce4:	cmp	r0, #0
   4dce8:	beq	4e510 <fputs@plt+0x3d128>
   4dcec:	cmp	r7, #0
   4dcf0:	beq	4e624 <fputs@plt+0x3d23c>
   4dcf4:	mov	r0, r7
   4dcf8:	bl	11220 <strlen@plt>
   4dcfc:	ldr	r2, [sp, #76]	; 0x4c
   4dd00:	bic	r1, r0, #-1073741824	; 0xc0000000
   4dd04:	b	4e628 <fputs@plt+0x3d240>
   4dd08:	ldr	r1, [r2, #-12]
   4dd0c:	ldr	r0, [r6]
   4dd10:	mov	r2, #1
   4dd14:	bl	47938 <fputs@plt+0x36550>
   4dd18:	b	4e180 <fputs@plt+0x3cd98>
   4dd1c:	ldr	r0, [r2]
   4dd20:	mov	r1, r8
   4dd24:	mov	r2, #1
   4dd28:	mov	r8, ip
   4dd2c:	mov	r7, lr
   4dd30:	mov	r6, r3
   4dd34:	bl	47938 <fputs@plt+0x36550>
   4dd38:	mov	lr, r7
   4dd3c:	mov	r3, r6
   4dd40:	mov	ip, r8
   4dd44:	mov	r7, #0
   4dd48:	str	r7, [r5, #-28]	; 0xffffffe4
   4dd4c:	b	4fca0 <fputs@plt+0x3e8b8>
   4dd50:	mov	r6, r9
   4dd54:	b	4e858 <fputs@plt+0x3d470>
   4dd58:	mov	r6, r9
   4dd5c:	mov	r9, lr
   4dd60:	mov	r8, ip
   4dd64:	mov	r0, #0
   4dd68:	cmp	r3, #0
   4dd6c:	mov	r2, #0
   4dd70:	beq	4ddb0 <fputs@plt+0x3c9c8>
   4dd74:	sub	r1, r7, #1
   4dd78:	cmp	r1, #1
   4dd7c:	blt	4dda4 <fputs@plt+0x3c9bc>
   4dd80:	add	r2, r7, r7, lsl #3
   4dd84:	add	r2, r3, r2, lsl #3
   4dd88:	sub	r2, r2, #100	; 0x64
   4dd8c:	ldrb	r7, [r2]
   4dd90:	sub	r1, r1, #1
   4dd94:	cmp	r1, #0
   4dd98:	strb	r7, [r2, #72]	; 0x48
   4dd9c:	sub	r2, r2, #72	; 0x48
   4dda0:	bgt	4dd8c <fputs@plt+0x3c9a4>
   4dda4:	mov	r1, #0
   4dda8:	strb	r1, [r3, #44]	; 0x2c
   4ddac:	ldr	r2, [r5, #-60]	; 0xffffffc4
   4ddb0:	mov	r1, #1024	; 0x400
   4ddb4:	str	r0, [sp]
   4ddb8:	str	r0, [sp, #4]
   4ddbc:	str	r0, [sp, #8]
   4ddc0:	str	r0, [sp, #16]
   4ddc4:	str	r0, [sp, #20]
   4ddc8:	mov	r0, sl
   4ddcc:	mov	r3, #0
   4ddd0:	str	r1, [sp, #12]
   4ddd4:	mov	r1, #0
   4ddd8:	bl	572a8 <fputs@plt+0x45ec0>
   4dddc:	ldr	r2, [r6, #12]
   4dde0:	ldr	r1, [r5, #-92]	; 0xffffffa4
   4dde4:	sub	r7, r5, #28
   4dde8:	ldr	r3, [r5, #-12]
   4ddec:	str	r7, [sp]
   4ddf0:	stmib	sp, {r0, r3}
   4ddf4:	mov	r0, sl
   4ddf8:	mov	r3, #0
   4ddfc:	str	r2, [sp, #12]
   4de00:	mov	r2, #0
   4de04:	bl	571c0 <fputs@plt+0x45dd8>
   4de08:	str	r0, [r5, #-92]	; 0xffffffa4
   4de0c:	b	4dfa4 <fputs@plt+0x3cbbc>
   4de10:	mov	r2, #1
   4de14:	sub	r7, r5, #44	; 0x2c
   4de18:	sub	r8, r5, #60	; 0x3c
   4de1c:	str	r1, [sp, #4]
   4de20:	str	r0, [sp, #8]
   4de24:	mov	r0, r6
   4de28:	str	r2, [sp]
   4de2c:	mov	r1, r8
   4de30:	mov	r2, r7
   4de34:	bl	5072c <fputs@plt+0x3f344>
   4de38:	ldr	r5, [r6, #488]	; 0x1e8
   4de3c:	cmp	r5, #0
   4de40:	beq	4bb7c <fputs@plt+0x3a794>
   4de44:	ldr	r0, [r6, #68]	; 0x44
   4de48:	cmp	r0, #0
   4de4c:	bne	4bb7c <fputs@plt+0x3a794>
   4de50:	sub	r3, fp, #68	; 0x44
   4de54:	mov	r0, r6
   4de58:	mov	r1, r8
   4de5c:	mov	r2, r7
   4de60:	str	r6, [sp, #76]	; 0x4c
   4de64:	bl	665d4 <fputs@plt+0x551ec>
   4de68:	ldr	r1, [r5, #64]	; 0x40
   4de6c:	cmp	r1, #0
   4de70:	beq	4f058 <fputs@plt+0x3dc70>
   4de74:	ldr	r2, [sl, #20]
   4de78:	cmp	r2, #1
   4de7c:	blt	4f0fc <fputs@plt+0x3dd14>
   4de80:	ldr	r0, [sl, #16]
   4de84:	add	r3, r0, #12
   4de88:	mov	r0, #0
   4de8c:	ldr	r7, [r3, r0, lsl #4]
   4de90:	cmp	r7, r1
   4de94:	beq	4f100 <fputs@plt+0x3dd18>
   4de98:	add	r0, r0, #1
   4de9c:	cmp	r2, r0
   4dea0:	bne	4de8c <fputs@plt+0x3caa4>
   4dea4:	mov	r0, r2
   4dea8:	b	4f100 <fputs@plt+0x3dd18>
   4deac:	ldr	r1, [r5, #-12]
   4deb0:	ldr	r0, [r2]
   4deb4:	bl	47ac4 <fputs@plt+0x366dc>
   4deb8:	str	r7, [r5, #-12]
   4debc:	mov	ip, r8
   4dec0:	mov	lr, r9
   4dec4:	mov	r3, r6
   4dec8:	b	4fca0 <fputs@plt+0x3e8b8>
   4decc:	mov	r7, r6
   4ded0:	ldr	ip, [fp, #-76]	; 0xffffffb4
   4ded4:	ldr	lr, [fp, #-72]	; 0xffffffb8
   4ded8:	movw	r3, #58116	; 0xe304
   4dedc:	cmp	r1, #0
   4dee0:	movt	r3, #8
   4dee4:	beq	4fca0 <fputs@plt+0x3e8b8>
   4dee8:	ldm	r1, {r0, r1}
   4deec:	ldr	r7, [r7]
   4def0:	add	r0, r0, r0, lsl #2
   4def4:	add	r9, r1, r0, lsl #2
   4def8:	mov	r0, r7
   4defc:	ldr	r1, [r9, #-12]!
   4df00:	bl	13dc4 <fputs@plt+0x29dc>
   4df04:	ldr	r6, [sl, #-8]
   4df08:	mov	r5, #0
   4df0c:	cmp	r6, #0
   4df10:	beq	4df54 <fputs@plt+0x3cb6c>
   4df14:	ldr	r0, [sl, #-4]
   4df18:	sub	r8, r0, r6
   4df1c:	asr	r0, r8, #31
   4df20:	adds	r2, r8, #1
   4df24:	adc	r3, r0, #0
   4df28:	mov	r0, r7
   4df2c:	bl	238e0 <fputs@plt+0x124f8>
   4df30:	cmp	r0, #0
   4df34:	beq	4df54 <fputs@plt+0x3cb6c>
   4df38:	mov	r1, r6
   4df3c:	mov	r2, r8
   4df40:	mov	r7, r0
   4df44:	bl	11244 <memcpy@plt>
   4df48:	mov	r0, #0
   4df4c:	mov	r5, r7
   4df50:	strb	r0, [r7, r8]
   4df54:	ldr	ip, [fp, #-76]	; 0xffffffb4
   4df58:	str	r5, [r9]
   4df5c:	mov	r5, sl
   4df60:	b	4fc94 <fputs@plt+0x3e8ac>
   4df64:	mov	r0, #80	; 0x50
   4df68:	mov	r1, #0
   4df6c:	bl	1438c <fputs@plt+0x2fa4>
   4df70:	mov	r6, r0
   4df74:	cmp	r0, #0
   4df78:	beq	4df8c <fputs@plt+0x3cba4>
   4df7c:	mov	r0, r6
   4df80:	mov	r1, #0
   4df84:	mov	r2, #80	; 0x50
   4df88:	bl	1119c <memset@plt>
   4df8c:	str	r6, [r5, #20]
   4df90:	mov	ip, r7
   4df94:	b	4e184 <fputs@plt+0x3cd9c>
   4df98:	ldr	r0, [sl]
   4df9c:	bl	478b8 <fputs@plt+0x364d0>
   4dfa0:	mov	r5, r6
   4dfa4:	mov	ip, r8
   4dfa8:	mov	lr, r9
   4dfac:	b	4fc98 <fputs@plt+0x3e8b0>
   4dfb0:	mov	r2, #0
   4dfb4:	ldr	r0, [r7, #-76]	; 0xffffffb4
   4dfb8:	ldr	r3, [r9, #12]
   4dfbc:	ldr	r1, [r7, #-60]	; 0xffffffc4
   4dfc0:	str	r0, [sp]
   4dfc4:	mov	r0, r6
   4dfc8:	bl	585c8 <fputs@plt+0x471e0>
   4dfcc:	mov	ip, r8
   4dfd0:	b	4e2d0 <fputs@plt+0x3cee8>
   4dfd4:	mov	r1, #0
   4dfd8:	mov	r6, r2
   4dfdc:	sub	r2, r5, #60	; 0x3c
   4dfe0:	mov	r0, r6
   4dfe4:	bl	5c6bc <fputs@plt+0x4b2d4>
   4dfe8:	ldr	r1, [r7, #12]
   4dfec:	ldr	r2, [r7, #16]
   4dff0:	cmp	r0, #0
   4dff4:	add	r1, r1, r2
   4dff8:	ldr	r2, [r5, #-60]	; 0xffffffc4
   4dffc:	beq	4e014 <fputs@plt+0x3cc2c>
   4e000:	ldr	r3, [r5, #-28]	; 0xffffffe4
   4e004:	cmp	r3, #1
   4e008:	ldreq	r3, [r0, #4]
   4e00c:	orreq	r3, r3, #16
   4e010:	streq	r3, [r0, #4]
   4e014:	str	r0, [r5, #-60]	; 0xffffffc4
   4e018:	str	r2, [r5, #-56]	; 0xffffffc8
   4e01c:	str	r1, [r5, #-52]	; 0xffffffcc
   4e020:	b	4e180 <fputs@plt+0x3cd98>
   4e024:	ldr	r0, [r6]
   4e028:	mov	r1, sl
   4e02c:	mov	r8, r6
   4e030:	bl	478b8 <fputs@plt+0x364d0>
   4e034:	mov	r5, r9
   4e038:	ldr	r0, [r5, #-44]	; 0xffffffd4
   4e03c:	cmp	r0, #0
   4e040:	beq	4e068 <fputs@plt+0x3cc80>
   4e044:	ldr	r2, [r5, #-60]	; 0xffffffc4
   4e048:	mov	r0, #0
   4e04c:	mov	r1, #19
   4e050:	mov	r3, #0
   4e054:	str	r0, [sp]
   4e058:	mov	r0, r8
   4e05c:	bl	51c94 <fputs@plt+0x408ac>
   4e060:	mov	r5, r9
   4e064:	str	r0, [r9, #-60]	; 0xffffffc4
   4e068:	ldr	r0, [sp, #72]	; 0x48
   4e06c:	ldr	r0, [r0, #20]
   4e070:	str	r0, [r5, #-52]	; 0xffffffcc
   4e074:	b	4f508 <fputs@plt+0x3e120>
   4e078:	ldr	r1, [r5, #-60]	; 0xffffffc4
   4e07c:	ldr	r0, [r2]
   4e080:	mov	r7, r2
   4e084:	bl	47818 <fputs@plt+0x36430>
   4e088:	ldr	r0, [r5, #-44]	; 0xffffffd4
   4e08c:	movw	r1, #58788	; 0xe5a4
   4e090:	mov	r2, #0
   4e094:	mov	r3, #0
   4e098:	movt	r1, #8
   4e09c:	add	r0, r1, r0, lsl #3
   4e0a0:	mov	r1, #132	; 0x84
   4e0a4:	str	r0, [sp]
   4e0a8:	mov	r0, r7
   4e0ac:	bl	51c94 <fputs@plt+0x408ac>
   4e0b0:	str	r0, [r5, #-60]	; 0xffffffc4
   4e0b4:	b	4e8c8 <fputs@plt+0x3d4e0>
   4e0b8:	ldr	r1, [r3, #-12]
   4e0bc:	ldr	r0, [r6]
   4e0c0:	mov	r2, #1
   4e0c4:	mov	sl, r6
   4e0c8:	mov	r5, r3
   4e0cc:	bl	47938 <fputs@plt+0x36550>
   4e0d0:	ldr	r0, [r5, #-44]	; 0xffffffd4
   4e0d4:	cmp	r0, #0
   4e0d8:	beq	4e100 <fputs@plt+0x3cd18>
   4e0dc:	ldr	r2, [r5, #-60]	; 0xffffffc4
   4e0e0:	mov	r0, #0
   4e0e4:	mov	r1, #19
   4e0e8:	mov	r3, #0
   4e0ec:	str	r0, [sp]
   4e0f0:	mov	r0, sl
   4e0f4:	bl	51c94 <fputs@plt+0x408ac>
   4e0f8:	mov	r5, r7
   4e0fc:	str	r0, [r7, #-60]	; 0xffffffc4
   4e100:	ldr	r0, [r9, #12]
   4e104:	ldr	r1, [r9, #16]
   4e108:	mov	ip, r8
   4e10c:	add	r0, r0, r1
   4e110:	str	r0, [r5, #-52]	; 0xffffffcc
   4e114:	b	4fc94 <fputs@plt+0x3e8ac>
   4e118:	ldr	r0, [r6]
   4e11c:	mov	r1, r9
   4e120:	mov	r7, r6
   4e124:	bl	479ec <fputs@plt+0x36604>
   4e128:	ldr	r0, [r5, #-28]	; 0xffffffe4
   4e12c:	cmp	r0, #0
   4e130:	beq	4e154 <fputs@plt+0x3cd6c>
   4e134:	ldr	r2, [r5, #-44]	; 0xffffffd4
   4e138:	mov	r0, #0
   4e13c:	mov	r1, #19
   4e140:	mov	r3, #0
   4e144:	str	r0, [sp]
   4e148:	mov	r0, r7
   4e14c:	bl	51c94 <fputs@plt+0x408ac>
   4e150:	str	r0, [r5, #-44]	; 0xffffffd4
   4e154:	ldr	r0, [r8]
   4e158:	cmp	r0, #0
   4e15c:	beq	4e28c <fputs@plt+0x3cea4>
   4e160:	add	r1, sl, #16
   4e164:	b	4e294 <fputs@plt+0x3ceac>
   4e168:	ldr	r1, [r3, #-28]	; 0xffffffe4
   4e16c:	ldr	r0, [r6]
   4e170:	bl	478b8 <fputs@plt+0x364d0>
   4e174:	ldr	r1, [r5, #-12]
   4e178:	ldr	r0, [r6]
   4e17c:	bl	47818 <fputs@plt+0x36430>
   4e180:	mov	ip, sl
   4e184:	mov	lr, r8
   4e188:	mov	r3, r9
   4e18c:	b	4fca0 <fputs@plt+0x3e8b8>
   4e190:	str	r3, [sp, #48]	; 0x30
   4e194:	mov	r0, r2
   4e198:	sub	r3, fp, #68	; 0x44
   4e19c:	mov	r2, r7
   4e1a0:	bl	665d4 <fputs@plt+0x551ec>
   4e1a4:	cmp	r0, #0
   4e1a8:	bpl	4e34c <fputs@plt+0x3cf64>
   4e1ac:	b	4f48c <fputs@plt+0x3e0a4>
   4e1b0:	mov	r0, r6
   4e1b4:	mov	r1, r9
   4e1b8:	bl	47b38 <fputs@plt+0x36750>
   4e1bc:	mov	r0, r6
   4e1c0:	mov	r1, r8
   4e1c4:	mov	r2, #1
   4e1c8:	bl	47938 <fputs@plt+0x36550>
   4e1cc:	mov	r5, sl
   4e1d0:	str	r7, [sl, #-60]	; 0xffffffc4
   4e1d4:	b	4f508 <fputs@plt+0x3e120>
   4e1d8:	mov	r0, #36	; 0x24
   4e1dc:	mov	r1, #0
   4e1e0:	bl	1438c <fputs@plt+0x2fa4>
   4e1e4:	cmp	r0, #0
   4e1e8:	beq	4e2b4 <fputs@plt+0x3cecc>
   4e1ec:	vmov.i32	q8, #0	; 0x00000000
   4e1f0:	add	r1, r0, #2
   4e1f4:	vst1.8	{d16-d17}, [r1]
   4e1f8:	mov	r1, #0
   4e1fc:	strh	r1, [r0, #34]	; 0x22
   4e200:	movw	r1, #2679	; 0xa77
   4e204:	strh	r1, [r0]
   4e208:	add	r1, r0, #18
   4e20c:	vst1.8	{d16-d17}, [r1]
   4e210:	str	r8, [r0, #8]
   4e214:	b	4e2c8 <fputs@plt+0x3cee0>
   4e218:	mov	r0, r2
   4e21c:	add	r2, r8, #8
   4e220:	mov	r1, #0
   4e224:	mov	r9, #0
   4e228:	str	r0, [sp, #76]	; 0x4c
   4e22c:	bl	6a37c <fputs@plt+0x58f94>
   4e230:	cmp	r0, #0
   4e234:	beq	4d9a0 <fputs@plt+0x3c5b8>
   4e238:	ldr	r5, [r0, #64]	; 0x40
   4e23c:	add	r1, r6, #12
   4e240:	str	r0, [sp, #68]	; 0x44
   4e244:	cmp	r5, #0
   4e248:	beq	4e96c <fputs@plt+0x3d584>
   4e24c:	ldr	r0, [sp, #76]	; 0x4c
   4e250:	ldr	r3, [r0]
   4e254:	ldr	r2, [r3, #20]
   4e258:	cmp	r2, #1
   4e25c:	blt	4ea44 <fputs@plt+0x3d65c>
   4e260:	ldr	r3, [r3, #16]
   4e264:	mov	sl, #0
   4e268:	add	r3, r3, #12
   4e26c:	ldr	r6, [r3, sl, lsl #4]
   4e270:	cmp	r6, r5
   4e274:	beq	4ea48 <fputs@plt+0x3d660>
   4e278:	add	sl, sl, #1
   4e27c:	cmp	r2, sl
   4e280:	bne	4e26c <fputs@plt+0x3ce84>
   4e284:	mov	sl, r2
   4e288:	b	4ea48 <fputs@plt+0x3d660>
   4e28c:	ldr	r0, [r5, #-12]
   4e290:	sub	r1, r5, #8
   4e294:	ldr	r1, [r1]
   4e298:	ldr	ip, [fp, #-76]	; 0xffffffb4
   4e29c:	ldr	lr, [fp, #-72]	; 0xffffffb8
   4e2a0:	movw	r3, #58116	; 0xe304
   4e2a4:	movt	r3, #8
   4e2a8:	add	r0, r0, r1
   4e2ac:	str	r0, [r5, #-36]	; 0xffffffdc
   4e2b0:	b	4fca0 <fputs@plt+0x3e8b8>
   4e2b4:	mov	r0, r7
   4e2b8:	mov	r1, r8
   4e2bc:	mov	r2, #1
   4e2c0:	bl	47938 <fputs@plt+0x36550>
   4e2c4:	mov	r0, #0
   4e2c8:	str	r0, [r6]
   4e2cc:	mov	ip, r9
   4e2d0:	mov	lr, sl
   4e2d4:	b	4fc98 <fputs@plt+0x3e8b0>
   4e2d8:	ldr	r2, [sl]
   4e2dc:	movw	r1, #5211	; 0x145b
   4e2e0:	mov	r0, r6
   4e2e4:	movt	r1, #9
   4e2e8:	bl	1d2ec <fputs@plt+0xbf04>
   4e2ec:	b	4fa10 <fputs@plt+0x3e628>
   4e2f0:	mov	r7, r2
   4e2f4:	ldr	r2, [r5, #-60]	; 0xffffffc4
   4e2f8:	mov	r0, #0
   4e2fc:	mov	r1, #75	; 0x4b
   4e300:	mov	r3, #0
   4e304:	mov	sl, r5
   4e308:	str	r0, [sp]
   4e30c:	mov	r0, r7
   4e310:	bl	51c94 <fputs@plt+0x408ac>
   4e314:	mov	r2, r5
   4e318:	cmp	r0, #0
   4e31c:	str	r0, [r5, #-60]	; 0xffffffc4
   4e320:	beq	4e888 <fputs@plt+0x3d4a0>
   4e324:	ldr	r1, [r2, #-12]
   4e328:	mov	r5, r2
   4e32c:	str	r1, [r0, #20]
   4e330:	mov	r0, r7
   4e334:	ldr	r1, [r2, #-60]	; 0xffffffc4
   4e338:	bl	5c714 <fputs@plt+0x4b32c>
   4e33c:	b	4e898 <fputs@plt+0x3d4b0>
   4e340:	mov	r0, #1
   4e344:	str	r3, [sp, #48]	; 0x30
   4e348:	str	r1, [fp, #-68]	; 0xffffffbc
   4e34c:	cmp	r6, #0
   4e350:	beq	4f48c <fputs@plt+0x3e0a4>
   4e354:	ldrb	r1, [sl, #69]	; 0x45
   4e358:	mov	r5, #0
   4e35c:	mov	r6, #0
   4e360:	cmp	r1, #0
   4e364:	bne	4f494 <fputs@plt+0x3e0ac>
   4e368:	cmp	r0, #1
   4e36c:	str	r0, [sp, #44]	; 0x2c
   4e370:	ldrbne	r0, [sl, #149]	; 0x95
   4e374:	ldr	r5, [sp, #72]	; 0x48
   4e378:	cmpne	r0, #0
   4e37c:	beq	4e394 <fputs@plt+0x3cfac>
   4e380:	ldr	r1, [r5, #12]
   4e384:	mov	r0, sl
   4e388:	bl	13dc4 <fputs@plt+0x29dc>
   4e38c:	mov	r0, #0
   4e390:	str	r0, [r5, #12]
   4e394:	ldr	r0, [sp, #76]	; 0x4c
   4e398:	mov	r1, r5
   4e39c:	bl	6b2cc <fputs@plt+0x59ee4>
   4e3a0:	ldrb	r1, [sl, #149]	; 0x95
   4e3a4:	cmp	r1, #0
   4e3a8:	bne	4e3e0 <fputs@plt+0x3cff8>
   4e3ac:	cmp	r0, #0
   4e3b0:	beq	4e3e0 <fputs@plt+0x3cff8>
   4e3b4:	ldr	r1, [sp, #80]	; 0x50
   4e3b8:	ldr	r1, [r1, #-88]	; 0xffffffa8
   4e3bc:	cmp	r1, #0
   4e3c0:	bne	4e3e0 <fputs@plt+0x3cff8>
   4e3c4:	ldr	r1, [sl, #16]
   4e3c8:	ldr	r0, [r0, #64]	; 0x40
   4e3cc:	ldr	r1, [r1, #28]
   4e3d0:	cmp	r0, r1
   4e3d4:	ldr	r0, [sp, #44]	; 0x2c
   4e3d8:	movweq	r0, #1
   4e3dc:	str	r0, [sp, #44]	; 0x2c
   4e3e0:	ldrb	r0, [sl, #69]	; 0x45
   4e3e4:	ldr	r2, [sp, #44]	; 0x2c
   4e3e8:	mov	r5, #0
   4e3ec:	mov	r6, #0
   4e3f0:	cmp	r0, #0
   4e3f4:	bne	4f494 <fputs@plt+0x3e0ac>
   4e3f8:	ldr	r1, [sp, #76]	; 0x4c
   4e3fc:	ldr	r0, [r1]
   4e400:	str	r1, [fp, #-64]	; 0xffffffc0
   4e404:	ldr	r0, [r0, #16]
   4e408:	ldr	r1, [r0, r2, lsl #4]!
   4e40c:	str	r1, [fp, #-52]	; 0xffffffcc
   4e410:	sub	r1, r2, #1
   4e414:	clz	r1, r1
   4e418:	ldr	r0, [r0, #12]
   4e41c:	lsr	r1, r1, #5
   4e420:	str	r1, [fp, #-56]	; 0xffffffc8
   4e424:	movw	r1, #12371	; 0x3053
   4e428:	movt	r1, #9
   4e42c:	str	r1, [fp, #-48]	; 0xffffffd0
   4e430:	ldr	r1, [fp, #-68]	; 0xffffffbc
   4e434:	str	r1, [sp, #40]	; 0x28
   4e438:	str	r1, [fp, #-44]	; 0xffffffd4
   4e43c:	str	r0, [fp, #-60]	; 0xffffffc4
   4e440:	sub	r0, fp, #64	; 0x40
   4e444:	ldr	r1, [sp, #72]	; 0x48
   4e448:	bl	6b330 <fputs@plt+0x59f48>
   4e44c:	mov	r5, #0
   4e450:	cmp	r0, #0
   4e454:	mov	r6, #0
   4e458:	bne	4f494 <fputs@plt+0x3e0ac>
   4e45c:	ldr	r0, [sp, #76]	; 0x4c
   4e460:	ldr	r1, [sp, #72]	; 0x48
   4e464:	bl	6b2cc <fputs@plt+0x59ee4>
   4e468:	cmp	r0, #0
   4e46c:	str	r0, [sp, #36]	; 0x24
   4e470:	beq	4f470 <fputs@plt+0x3e088>
   4e474:	ldr	r0, [sp, #36]	; 0x24
   4e478:	ldrb	r0, [r0, #42]	; 0x2a
   4e47c:	tst	r0, #16
   4e480:	bne	4f510 <fputs@plt+0x3e128>
   4e484:	ldr	r1, [sp, #40]	; 0x28
   4e488:	mov	r0, sl
   4e48c:	bl	664dc <fputs@plt+0x550f4>
   4e490:	mov	r6, #0
   4e494:	cmp	r0, #0
   4e498:	beq	4fd6c <fputs@plt+0x3e984>
   4e49c:	mov	r5, r0
   4e4a0:	ldr	r0, [sp, #76]	; 0x4c
   4e4a4:	mov	r1, r5
   4e4a8:	bl	66650 <fputs@plt+0x55268>
   4e4ac:	cmp	r0, #0
   4e4b0:	bne	4f494 <fputs@plt+0x3e0ac>
   4e4b4:	ldr	r0, [sl, #16]
   4e4b8:	ldr	r1, [sp, #44]	; 0x2c
   4e4bc:	sub	r2, fp, #40	; 0x28
   4e4c0:	add	r0, r0, r1, lsl #4
   4e4c4:	mov	r1, r5
   4e4c8:	ldr	r0, [r0, #12]
   4e4cc:	add	r0, r0, #40	; 0x28
   4e4d0:	bl	46f94 <fputs@plt+0x35bac>
   4e4d4:	cmp	r0, #0
   4e4d8:	beq	4fde8 <fputs@plt+0x3ea00>
   4e4dc:	ldr	r0, [r0, #8]
   4e4e0:	cmp	r0, #0
   4e4e4:	beq	4fde8 <fputs@plt+0x3ea00>
   4e4e8:	ldr	r0, [sp, #56]	; 0x38
   4e4ec:	cmp	r0, #0
   4e4f0:	beq	4feb8 <fputs@plt+0x3ead0>
   4e4f4:	ldr	r0, [sp, #76]	; 0x4c
   4e4f8:	ldr	r1, [sp, #44]	; 0x2c
   4e4fc:	bl	65ea8 <fputs@plt+0x54ac0>
   4e500:	b	4f494 <fputs@plt+0x3e0ac>
   4e504:	movw	r7, #48576	; 0xbdc0
   4e508:	movt	r7, #65520	; 0xfff0
   4e50c:	b	4e554 <fputs@plt+0x3d16c>
   4e510:	ldrh	r0, [r8, #116]	; 0x74
   4e514:	add	r0, r0, #1
   4e518:	strh	r0, [r8, #116]	; 0x74
   4e51c:	strh	r0, [r9, #32]
   4e520:	b	4eda4 <fputs@plt+0x3d9bc>
   4e524:	mov	r0, #96	; 0x60
   4e528:	str	r0, [r5, #-12]
   4e52c:	b	4e2cc <fputs@plt+0x3cee4>
   4e530:	movw	sl, #48576	; 0xbdc0
   4e534:	movt	sl, #65520	; 0xfff0
   4e538:	b	4e74c <fputs@plt+0x3d364>
   4e53c:	mov	r0, r8
   4e540:	mov	r1, r9
   4e544:	bl	13dc4 <fputs@plt+0x29dc>
   4e548:	mov	ip, sl
   4e54c:	b	4fa14 <fputs@plt+0x3e62c>
   4e550:	mov	r7, #0
   4e554:	mov	r0, #0
   4e558:	mov	r5, r1
   4e55c:	str	r0, [sl, #48]	; 0x30
   4e560:	ldrb	r0, [sl, #42]	; 0x2a
   4e564:	orr	r0, r0, #16
   4e568:	strb	r0, [sl, #42]	; 0x2a
   4e56c:	mov	r0, r9
   4e570:	bl	664dc <fputs@plt+0x550f4>
   4e574:	mov	r2, r0
   4e578:	mov	r0, r9
   4e57c:	mov	r1, sl
   4e580:	bl	49dfc <fputs@plt+0x38a14>
   4e584:	mov	r0, r9
   4e588:	mov	r1, sl
   4e58c:	mov	r2, #0
   4e590:	bl	49dfc <fputs@plt+0x38a14>
   4e594:	ldr	r1, [sl]
   4e598:	mov	r0, r9
   4e59c:	bl	1b71c <fputs@plt+0xa334>
   4e5a0:	mov	r2, r0
   4e5a4:	mov	r0, r9
   4e5a8:	mov	r1, sl
   4e5ac:	bl	49dfc <fputs@plt+0x38a14>
   4e5b0:	ldr	r0, [sp, #72]	; 0x48
   4e5b4:	ldr	r1, [r5]
   4e5b8:	ldr	ip, [fp, #-76]	; 0xffffffb4
   4e5bc:	ldr	lr, [fp, #-72]	; 0xffffffb8
   4e5c0:	movw	r3, #58116	; 0xe304
   4e5c4:	mov	r5, r8
   4e5c8:	movt	r3, #8
   4e5cc:	ldr	r0, [r0, #16]
   4e5d0:	add	r0, r1, r0
   4e5d4:	ldr	r1, [r6, #500]	; 0x1f4
   4e5d8:	sub	r0, r0, r1
   4e5dc:	str	r0, [r6, #504]	; 0x1f8
   4e5e0:	ldr	r0, [sl, #52]	; 0x34
   4e5e4:	cmp	r0, #0
   4e5e8:	beq	4fca0 <fputs@plt+0x3e8b8>
   4e5ec:	ldr	r1, [r6]
   4e5f0:	ldr	r3, [r0]
   4e5f4:	ldr	r2, [sl]
   4e5f8:	mov	r0, r6
   4e5fc:	ldr	r1, [r1, #16]
   4e600:	ldr	r1, [r1, r7, lsl #4]
   4e604:	str	r1, [sp]
   4e608:	mov	r1, #29
   4e60c:	bl	66430 <fputs@plt+0x55048>
   4e610:	ldr	lr, [fp, #-72]	; 0xffffffb8
   4e614:	ldr	ip, [fp, #-76]	; 0xffffffb4
   4e618:	movw	r3, #58116	; 0xe304
   4e61c:	mov	r5, r8
   4e620:	b	4fc9c <fputs@plt+0x3e8b4>
   4e624:	mov	r1, #0
   4e628:	ldrb	r0, [r7]
   4e62c:	str	r7, [sp, #68]	; 0x44
   4e630:	str	r6, [sp, #72]	; 0x48
   4e634:	str	r1, [sp, #64]	; 0x40
   4e638:	cmp	r0, #63	; 0x3f
   4e63c:	bne	4e6d0 <fputs@plt+0x3d2e8>
   4e640:	sub	r2, r1, #1
   4e644:	sub	r1, fp, #64	; 0x40
   4e648:	mov	r0, sl
   4e64c:	mov	r3, #1
   4e650:	bl	34948 <fputs@plt+0x23560>
   4e654:	ldr	r7, [fp, #-64]	; 0xffffffc0
   4e658:	ldr	sl, [fp, #-60]	; 0xffffffc4
   4e65c:	cmp	r0, #0
   4e660:	strh	r7, [r9, #32]
   4e664:	ldr	r2, [r6, #128]	; 0x80
   4e668:	bne	4e68c <fputs@plt+0x3d2a4>
   4e66c:	subs	r0, r7, #1
   4e670:	sbcs	r0, sl, #0
   4e674:	blt	4e68c <fputs@plt+0x3d2a4>
   4e678:	asr	r0, r2, #31
   4e67c:	subs	r1, r2, r7
   4e680:	sbcs	r0, r0, sl
   4e684:	mov	r0, r7
   4e688:	bge	4e6a0 <fputs@plt+0x3d2b8>
   4e68c:	ldr	r0, [sp, #76]	; 0x4c
   4e690:	movw	r1, #7842	; 0x1ea2
   4e694:	movt	r1, #9
   4e698:	bl	1d2ec <fputs@plt+0xbf04>
   4e69c:	mov	r0, #0
   4e6a0:	ldrsh	r1, [r8, #116]	; 0x74
   4e6a4:	ldr	ip, [fp, #-76]	; 0xffffffb4
   4e6a8:	ldr	r5, [sp, #80]	; 0x50
   4e6ac:	ldr	lr, [fp, #-72]	; 0xffffffb8
   4e6b0:	movw	r3, #58116	; 0xe304
   4e6b4:	movt	r3, #8
   4e6b8:	subs	r2, r1, r7
   4e6bc:	ldr	r2, [sp, #76]	; 0x4c
   4e6c0:	rscs	r1, sl, r1, asr #31
   4e6c4:	ldr	sl, [sp, #68]	; 0x44
   4e6c8:	strhlt	r7, [r8, #116]	; 0x74
   4e6cc:	b	4ec9c <fputs@plt+0x3d8b4>
   4e6d0:	ldr	r8, [r2, #448]	; 0x1c0
   4e6d4:	ldr	ip, [fp, #-76]	; 0xffffffb4
   4e6d8:	ldr	r5, [sp, #80]	; 0x50
   4e6dc:	ldr	lr, [fp, #-72]	; 0xffffffb8
   4e6e0:	ldr	sl, [sp, #68]	; 0x44
   4e6e4:	movw	r3, #58116	; 0xe304
   4e6e8:	movt	r3, #8
   4e6ec:	cmp	r8, #1
   4e6f0:	blt	4ec84 <fputs@plt+0x3d89c>
   4e6f4:	ldr	r6, [r2, #476]	; 0x1dc
   4e6f8:	mov	r0, #0
   4e6fc:	mov	r7, #0
   4e700:	ldr	r0, [r6, r0, lsl #2]
   4e704:	cmp	r0, #0
   4e708:	beq	4e734 <fputs@plt+0x3d34c>
   4e70c:	mov	r1, sl
   4e710:	bl	113c4 <strcmp@plt>
   4e714:	ldr	r2, [sp, #76]	; 0x4c
   4e718:	ldr	lr, [fp, #-72]	; 0xffffffb8
   4e71c:	ldr	r5, [sp, #80]	; 0x50
   4e720:	ldr	ip, [fp, #-76]	; 0xffffffb4
   4e724:	movw	r3, #58116	; 0xe304
   4e728:	cmp	r0, #0
   4e72c:	movt	r3, #8
   4e730:	beq	4ec6c <fputs@plt+0x3d884>
   4e734:	add	r7, r7, #1
   4e738:	sxth	r0, r7
   4e73c:	cmp	r8, r0
   4e740:	bgt	4e700 <fputs@plt+0x3d318>
   4e744:	b	4ec84 <fputs@plt+0x3d89c>
   4e748:	mov	sl, #0
   4e74c:	cmp	r7, #0
   4e750:	str	r7, [r9, #28]
   4e754:	beq	4e76c <fputs@plt+0x3d384>
   4e758:	mov	r1, r7
   4e75c:	str	r9, [r1, #4]
   4e760:	ldr	r1, [r1, #28]
   4e764:	cmp	r1, #0
   4e768:	bne	4e75c <fputs@plt+0x3d374>
   4e76c:	cmp	r0, #0
   4e770:	str	r0, [fp, #-40]	; 0xffffffd8
   4e774:	beq	4e78c <fputs@plt+0x3d3a4>
   4e778:	mov	r6, r2
   4e77c:	bl	11220 <strlen@plt>
   4e780:	mov	r2, r6
   4e784:	bic	r0, r0, #-1073741824	; 0xc0000000
   4e788:	b	4e790 <fputs@plt+0x3d3a8>
   4e78c:	mov	r0, #0
   4e790:	str	r2, [fp, #-64]	; 0xffffffc0
   4e794:	str	r0, [fp, #-36]	; 0xffffffdc
   4e798:	cmp	r7, #0
   4e79c:	str	r2, [sp, #76]	; 0x4c
   4e7a0:	str	r8, [sp, #72]	; 0x48
   4e7a4:	ldr	r0, [r8, #16]
   4e7a8:	ldr	r1, [r0, sl, lsl #4]!
   4e7ac:	str	r1, [fp, #-52]	; 0xffffffcc
   4e7b0:	sub	r1, fp, #40	; 0x28
   4e7b4:	ldr	r0, [r0, #12]
   4e7b8:	str	r1, [fp, #-44]	; 0xffffffd4
   4e7bc:	movw	r1, #12371	; 0x3053
   4e7c0:	movt	r1, #9
   4e7c4:	str	r1, [fp, #-48]	; 0xffffffd0
   4e7c8:	sub	r1, sl, #1
   4e7cc:	clz	r1, r1
   4e7d0:	lsr	r1, r1, #5
   4e7d4:	str	r1, [fp, #-56]	; 0xffffffc8
   4e7d8:	str	r0, [fp, #-60]	; 0xffffffc4
   4e7dc:	beq	4e82c <fputs@plt+0x3d444>
   4e7e0:	sub	r8, fp, #64	; 0x40
   4e7e4:	ldr	r1, [r7, #8]
   4e7e8:	mov	r0, r8
   4e7ec:	bl	6ba38 <fputs@plt+0x5a650>
   4e7f0:	cmp	r0, #0
   4e7f4:	bne	4e84c <fputs@plt+0x3d464>
   4e7f8:	ldr	r1, [r7, #16]
   4e7fc:	mov	r0, r8
   4e800:	bl	6bb0c <fputs@plt+0x5a724>
   4e804:	cmp	r0, #0
   4e808:	bne	4e84c <fputs@plt+0x3d464>
   4e80c:	ldr	r1, [r7, #20]
   4e810:	mov	r0, r8
   4e814:	bl	6bbc8 <fputs@plt+0x5a7e0>
   4e818:	cmp	r0, #0
   4e81c:	bne	4e84c <fputs@plt+0x3d464>
   4e820:	ldr	r7, [r7, #28]
   4e824:	cmp	r7, #0
   4e828:	bne	4e7e4 <fputs@plt+0x3d3fc>
   4e82c:	ldr	r1, [r9, #12]
   4e830:	sub	r0, fp, #64	; 0x40
   4e834:	bl	6bb0c <fputs@plt+0x5a724>
   4e838:	mov	r7, #0
   4e83c:	cmp	r0, #0
   4e840:	beq	4e8ec <fputs@plt+0x3d504>
   4e844:	mov	r6, r9
   4e848:	b	4e854 <fputs@plt+0x3d46c>
   4e84c:	mov	r6, r9
   4e850:	mov	r7, #0
   4e854:	ldr	r8, [sp, #72]	; 0x48
   4e858:	mov	r0, r8
   4e85c:	mov	r1, r6
   4e860:	bl	13b04 <fputs@plt+0x271c>
   4e864:	mov	r0, r8
   4e868:	mov	r1, r7
   4e86c:	bl	4a880 <fputs@plt+0x39498>
   4e870:	b	4f508 <fputs@plt+0x3e120>
   4e874:	movw	r1, #11741	; 0x2ddd
   4e878:	movt	r1, #9
   4e87c:	mov	r0, r2
   4e880:	bl	1d2ec <fputs@plt+0xbf04>
   4e884:	b	4fc84 <fputs@plt+0x3e89c>
   4e888:	ldr	r1, [r2, #-12]
   4e88c:	ldr	r0, [r7]
   4e890:	mov	r5, r2
   4e894:	bl	478b8 <fputs@plt+0x364d0>
   4e898:	ldr	r0, [r5, #-44]	; 0xffffffd4
   4e89c:	cmp	r0, #0
   4e8a0:	beq	4e8c8 <fputs@plt+0x3d4e0>
   4e8a4:	mov	r0, #0
   4e8a8:	ldr	r2, [r5, #-60]	; 0xffffffc4
   4e8ac:	mov	r1, #19
   4e8b0:	mov	r3, #0
   4e8b4:	str	r0, [sp]
   4e8b8:	ldr	r0, [sp, #76]	; 0x4c
   4e8bc:	bl	51c94 <fputs@plt+0x408ac>
   4e8c0:	mov	r5, sl
   4e8c4:	str	r0, [sl, #-60]	; 0xffffffc4
   4e8c8:	ldr	r1, [sp, #72]	; 0x48
   4e8cc:	mov	ip, r9
   4e8d0:	mov	lr, r8
   4e8d4:	mov	r3, r6
   4e8d8:	ldr	r0, [r1, #12]
   4e8dc:	ldr	r1, [r1, #16]
   4e8e0:	add	r0, r0, r1
   4e8e4:	str	r0, [r5, #-52]	; 0xffffffcc
   4e8e8:	b	4fca0 <fputs@plt+0x3e8b8>
   4e8ec:	ldr	r8, [sp, #72]	; 0x48
   4e8f0:	ldrb	r0, [r8, #149]	; 0x95
   4e8f4:	cmp	r0, #0
   4e8f8:	beq	4ede4 <fputs@plt+0x3d9fc>
   4e8fc:	ldr	r0, [r8, #16]
   4e900:	ldr	r1, [sp, #68]	; 0x44
   4e904:	mov	r2, r9
   4e908:	add	r0, r0, sl, lsl #4
   4e90c:	ldr	r0, [r0, #12]
   4e910:	add	r0, r0, #40	; 0x28
   4e914:	bl	474b0 <fputs@plt+0x360c8>
   4e918:	mov	r6, r0
   4e91c:	cmp	r0, #0
   4e920:	beq	4f098 <fputs@plt+0x3dcb0>
   4e924:	ldrb	r0, [r8, #69]	; 0x45
   4e928:	cmp	r0, #0
   4e92c:	bne	4e858 <fputs@plt+0x3d470>
   4e930:	ldrb	r0, [r8, #70]	; 0x46
   4e934:	cmp	r0, #0
   4e938:	bne	4e854 <fputs@plt+0x3d46c>
   4e93c:	ldr	r1, [sp, #72]	; 0x48
   4e940:	mov	r0, #1
   4e944:	strb	r0, [r1, #69]	; 0x45
   4e948:	ldr	r1, [r1, #164]	; 0xa4
   4e94c:	cmp	r1, #1
   4e950:	ldrge	r1, [sp, #72]	; 0x48
   4e954:	strge	r0, [r1, #248]	; 0xf8
   4e958:	ldr	r8, [sp, #72]	; 0x48
   4e95c:	ldr	r0, [r8, #256]	; 0x100
   4e960:	add	r0, r0, #1
   4e964:	str	r0, [r8, #256]	; 0x100
   4e968:	b	4e858 <fputs@plt+0x3d470>
   4e96c:	movw	sl, #48576	; 0xbdc0
   4e970:	movt	sl, #65520	; 0xfff0
   4e974:	b	4ea48 <fputs@plt+0x3d660>
   4e978:	ldr	r0, [sp, #64]	; 0x40
   4e97c:	cmp	r0, #0
   4e980:	beq	4f064 <fputs@plt+0x3dc7c>
   4e984:	ldr	r1, [sp, #72]	; 0x48
   4e988:	mov	r0, r2
   4e98c:	mov	r8, r2
   4e990:	bl	6c0e8 <fputs@plt+0x5ad00>
   4e994:	b	4f080 <fputs@plt+0x3dc98>
   4e998:	mov	r0, #128	; 0x80
   4e99c:	ldr	r1, [sl, #4]
   4e9a0:	mov	r3, #0
   4e9a4:	add	r2, r0, r6, lsl #4
   4e9a8:	ldr	r6, [sp, #68]	; 0x44
   4e9ac:	mov	r0, r6
   4e9b0:	bl	238a0 <fputs@plt+0x124b8>
   4e9b4:	cmp	r0, #0
   4e9b8:	beq	4f0ec <fputs@plt+0x3dd04>
   4e9bc:	str	r0, [sl, #4]
   4e9c0:	ldrsh	r6, [sl, #34]	; 0x22
   4e9c4:	str	r0, [sp, #68]	; 0x44
   4e9c8:	str	r7, [r0, r6, lsl #4]!
   4e9cc:	mov	r9, #0
   4e9d0:	str	r9, [r0, #4]
   4e9d4:	str	r9, [r0, #8]
   4e9d8:	str	r9, [r0, #12]
   4e9dc:	ldr	r8, [r5]
   4e9e0:	cmp	r8, #0
   4e9e4:	beq	4eb90 <fputs@plt+0x3d7a8>
   4e9e8:	mov	r0, r7
   4e9ec:	bl	11220 <strlen@plt>
   4e9f0:	ldr	r1, [sp, #72]	; 0x48
   4e9f4:	bic	r0, r0, #-1073741824	; 0xc0000000
   4e9f8:	mov	r2, r8
   4e9fc:	add	r0, r7, r0
   4ea00:	add	r7, r0, #1
   4ea04:	mov	r0, r7
   4ea08:	ldr	r1, [r1, #12]
   4ea0c:	bl	11244 <memcpy@plt>
   4ea10:	ldr	r0, [r5]
   4ea14:	ldr	r5, [sp, #68]	; 0x44
   4ea18:	mov	r8, r6
   4ea1c:	add	r6, r5, r6, lsl #4
   4ea20:	strb	r9, [r7, r0]
   4ea24:	mov	r0, r7
   4ea28:	add	r1, r6, #14
   4ea2c:	bl	62238 <fputs@plt+0x50e50>
   4ea30:	ldrb	r1, [r6, #15]
   4ea34:	orr	r1, r1, #4
   4ea38:	strb	r1, [r6, #15]
   4ea3c:	mov	r6, r8
   4ea40:	b	4eba4 <fputs@plt+0x3d7bc>
   4ea44:	mov	sl, #0
   4ea48:	ldr	r0, [r7, #16]
   4ea4c:	ldr	r2, [r7, #24]
   4ea50:	ldr	r5, [r0, sl, lsl #4]
   4ea54:	orr	r0, r2, #2097152	; 0x200000
   4ea58:	str	r0, [r7, #24]
   4ea5c:	mov	r0, r7
   4ea60:	bl	664dc <fputs@plt+0x550f4>
   4ea64:	cmp	r0, #0
   4ea68:	beq	4d9a0 <fputs@plt+0x3c5b8>
   4ea6c:	mov	r9, r0
   4ea70:	mov	r0, r7
   4ea74:	mov	r2, r5
   4ea78:	mov	r1, r9
   4ea7c:	bl	227d4 <fputs@plt+0x113ec>
   4ea80:	cmp	r0, #0
   4ea84:	bne	4eaa0 <fputs@plt+0x3d6b8>
   4ea88:	mov	r0, r7
   4ea8c:	mov	r1, r9
   4ea90:	mov	r2, r5
   4ea94:	bl	46d50 <fputs@plt+0x35968>
   4ea98:	cmp	r0, #0
   4ea9c:	beq	4f1fc <fputs@plt+0x3de14>
   4eaa0:	ldr	r0, [sp, #76]	; 0x4c
   4eaa4:	movw	r1, #10648	; 0x2998
   4eaa8:	mov	r2, r9
   4eaac:	movt	r1, #9
   4eab0:	bl	1d2ec <fputs@plt+0xbf04>
   4eab4:	b	4d9a0 <fputs@plt+0x3c5b8>
   4eab8:	mov	r0, r2
   4eabc:	str	lr, [fp, #-72]	; 0xffffffb8
   4eac0:	str	r5, [sp, #80]	; 0x50
   4eac4:	str	ip, [fp, #-76]	; 0xffffffb4
   4eac8:	str	r2, [sp, #76]	; 0x4c
   4eacc:	bl	60424 <fputs@plt+0x4f03c>
   4ead0:	cmp	r0, #0
   4ead4:	beq	4fa04 <fputs@plt+0x3e61c>
   4ead8:	mov	r5, r0
   4eadc:	mov	r0, r5
   4eae0:	mov	r1, #61	; 0x3d
   4eae4:	bl	6049c <fputs@plt+0x4f0b4>
   4eae8:	cmp	r0, #0
   4eaec:	bne	4eadc <fputs@plt+0x3d6f4>
   4eaf0:	mov	r0, #0
   4eaf4:	mov	r1, #21
   4eaf8:	mov	r2, #0
   4eafc:	mov	r3, #0
   4eb00:	str	r0, [sp]
   4eb04:	mov	r0, r5
   4eb08:	bl	49a20 <fputs@plt+0x38638>
   4eb0c:	ldrb	r0, [r8, #69]	; 0x45
   4eb10:	cmp	r0, #0
   4eb14:	bne	4f9e8 <fputs@plt+0x3e600>
   4eb18:	ldr	r0, [sp, #76]	; 0x4c
   4eb1c:	ldr	r6, [r0, #340]	; 0x154
   4eb20:	cmp	r6, #0
   4eb24:	bne	4eb38 <fputs@plt+0x3d750>
   4eb28:	ldr	r0, [sp, #76]	; 0x4c
   4eb2c:	ldr	r1, [r0, #324]	; 0x144
   4eb30:	cmp	r1, #0
   4eb34:	beq	4f9e8 <fputs@plt+0x3e600>
   4eb38:	ldr	r1, [r5, #32]
   4eb3c:	ldr	r2, [r5, #24]
   4eb40:	str	r5, [sp, #68]	; 0x44
   4eb44:	sub	r3, r1, #1
   4eb48:	str	r3, [r2, #96]	; 0x60
   4eb4c:	ldr	r2, [r5]
   4eb50:	ldrb	r2, [r2, #69]	; 0x45
   4eb54:	cmp	r2, #0
   4eb58:	beq	4f698 <fputs@plt+0x3e2b0>
   4eb5c:	movw	r2, #35320	; 0x89f8
   4eb60:	movt	r2, #10
   4eb64:	b	4f6a0 <fputs@plt+0x3e2b8>
   4eb68:	cmp	r6, #0
   4eb6c:	beq	4f25c <fputs@plt+0x3de74>
   4eb70:	ldr	r6, [sp, #76]	; 0x4c
   4eb74:	ldr	r1, [r8, #12]
   4eb78:	mov	r0, r6
   4eb7c:	bl	6c0e8 <fputs@plt+0x5ad00>
   4eb80:	b	4f278 <fputs@plt+0x3de90>
   4eb84:	movw	r7, #48576	; 0xbdc0
   4eb88:	movt	r7, #65520	; 0xfff0
   4eb8c:	b	4ef98 <fputs@plt+0x3dbb0>
   4eb90:	ldr	r5, [sp, #68]	; 0x44
   4eb94:	mov	r1, #1
   4eb98:	add	r0, r5, r6, lsl #4
   4eb9c:	strb	r1, [r0, #14]
   4eba0:	mov	r0, #65	; 0x41
   4eba4:	add	r1, r5, r6, lsl #4
   4eba8:	strb	r0, [r1, #13]
   4ebac:	ldr	r1, [sp, #76]	; 0x4c
   4ebb0:	ldrh	r0, [sl, #34]	; 0x22
   4ebb4:	add	r0, r0, #1
   4ebb8:	strh	r0, [sl, #34]	; 0x22
   4ebbc:	mov	r0, #0
   4ebc0:	str	r0, [r1, #332]	; 0x14c
   4ebc4:	b	4fa10 <fputs@plt+0x3e628>
   4ebc8:	ldr	r0, [sp, #76]	; 0x4c
   4ebcc:	movw	r1, #5234	; 0x1472
   4ebd0:	mov	r2, r7
   4ebd4:	movt	r1, #9
   4ebd8:	bl	1d2ec <fputs@plt+0xbf04>
   4ebdc:	ldr	r0, [sp, #68]	; 0x44
   4ebe0:	b	4f0f0 <fputs@plt+0x3dd08>
   4ebe4:	movw	r1, #2534	; 0x9e6
   4ebe8:	mov	r0, r2
   4ebec:	sub	r2, fp, #40	; 0x28
   4ebf0:	movt	r1, #9
   4ebf4:	bl	1d2ec <fputs@plt+0xbf04>
   4ebf8:	mov	r0, #0
   4ebfc:	mov	ip, r8
   4ec00:	mov	r5, r9
   4ec04:	mov	lr, r6
   4ec08:	str	r0, [r7]
   4ec0c:	b	4fc98 <fputs@plt+0x3e8b0>
   4ec10:	ldr	r1, [r6]
   4ec14:	mov	r0, r2
   4ec18:	bl	82f54 <fputs@plt+0x71b6c>
   4ec1c:	cmp	r0, #0
   4ec20:	bne	4fc84 <fputs@plt+0x3e89c>
   4ec24:	ldr	r0, [r6, #64]	; 0x40
   4ec28:	str	r6, [sp, #68]	; 0x44
   4ec2c:	cmp	r0, #0
   4ec30:	beq	4f460 <fputs@plt+0x3e078>
   4ec34:	ldr	r1, [r7, #20]
   4ec38:	cmp	r1, #1
   4ec3c:	blt	4fa64 <fputs@plt+0x3e67c>
   4ec40:	ldr	r2, [r7, #16]
   4ec44:	mov	r6, #0
   4ec48:	add	r2, r2, #12
   4ec4c:	ldr	r3, [r2, r6, lsl #4]
   4ec50:	cmp	r3, r0
   4ec54:	beq	4fa70 <fputs@plt+0x3e688>
   4ec58:	add	r6, r6, #1
   4ec5c:	cmp	r1, r6
   4ec60:	bne	4ec4c <fputs@plt+0x3d864>
   4ec64:	str	r1, [sp, #64]	; 0x40
   4ec68:	b	4fa74 <fputs@plt+0x3e68c>
   4ec6c:	mov	r0, #1
   4ec70:	uxtah	r0, r0, r7
   4ec74:	uxth	r1, r0
   4ec78:	strh	r0, [r9, #32]
   4ec7c:	cmp	r1, r0
   4ec80:	beq	4ec9c <fputs@plt+0x3d8b4>
   4ec84:	mov	r0, #444	; 0x1bc
   4ec88:	mov	r1, r2
   4ec8c:	ldrh	r0, [r1, r0]!	; <UNPREDICTABLE>
   4ec90:	add	r0, r0, #1
   4ec94:	strh	r0, [r1]
   4ec98:	strh	r0, [r9, #32]
   4ec9c:	ldr	r6, [sp, #72]	; 0x48
   4eca0:	sxth	r7, r0
   4eca4:	cmp	r7, #1
   4eca8:	blt	4eda4 <fputs@plt+0x3d9bc>
   4ecac:	ldr	r0, [r2, #448]	; 0x1c0
   4ecb0:	cmp	r0, r7
   4ecb4:	bge	4ed24 <fputs@plt+0x3d93c>
   4ecb8:	ldr	r1, [r2, #476]	; 0x1dc
   4ecbc:	lsl	r2, r7, #2
   4ecc0:	mov	r0, r6
   4ecc4:	mov	r3, #0
   4ecc8:	bl	238a0 <fputs@plt+0x124b8>
   4eccc:	ldr	r1, [sp, #76]	; 0x4c
   4ecd0:	ldr	lr, [fp, #-72]	; 0xffffffb8
   4ecd4:	ldr	r5, [sp, #80]	; 0x50
   4ecd8:	ldr	ip, [fp, #-76]	; 0xffffffb4
   4ecdc:	movw	r3, #58116	; 0xe304
   4ece0:	cmp	r0, #0
   4ece4:	movt	r3, #8
   4ece8:	beq	4fca0 <fputs@plt+0x3e8b8>
   4ecec:	str	r0, [r1, #476]	; 0x1dc
   4ecf0:	ldr	r1, [r1, #448]	; 0x1c0
   4ecf4:	add	r0, r0, r1, lsl #2
   4ecf8:	sub	r1, r7, r1
   4ecfc:	lsl	r2, r1, #2
   4ed00:	mov	r1, #0
   4ed04:	bl	1119c <memset@plt>
   4ed08:	ldr	r2, [sp, #76]	; 0x4c
   4ed0c:	ldr	lr, [fp, #-72]	; 0xffffffb8
   4ed10:	ldr	r5, [sp, #80]	; 0x50
   4ed14:	ldr	ip, [fp, #-76]	; 0xffffffb4
   4ed18:	movw	r3, #58116	; 0xe304
   4ed1c:	movt	r3, #8
   4ed20:	str	r7, [r2, #448]	; 0x1c0
   4ed24:	ldr	r0, [r2, #476]	; 0x1dc
   4ed28:	sub	r8, r7, #1
   4ed2c:	ldr	r1, [r0, r8, lsl #2]
   4ed30:	ldrb	r0, [sl]
   4ed34:	cmp	r0, #63	; 0x3f
   4ed38:	bne	4ed44 <fputs@plt+0x3d95c>
   4ed3c:	cmp	r1, #0
   4ed40:	bne	4eda4 <fputs@plt+0x3d9bc>
   4ed44:	mov	r0, r6
   4ed48:	bl	13dc4 <fputs@plt+0x29dc>
   4ed4c:	ldr	r5, [sp, #64]	; 0x40
   4ed50:	mov	r0, r6
   4ed54:	mov	r3, #0
   4ed58:	mov	r9, #0
   4ed5c:	add	r2, r5, #1
   4ed60:	bl	238e0 <fputs@plt+0x124f8>
   4ed64:	mov	r7, r0
   4ed68:	cmp	r0, #0
   4ed6c:	beq	4ed84 <fputs@plt+0x3d99c>
   4ed70:	mov	r0, r7
   4ed74:	mov	r1, sl
   4ed78:	mov	r2, r5
   4ed7c:	bl	11244 <memcpy@plt>
   4ed80:	strb	r9, [r7, r5]
   4ed84:	ldr	r2, [sp, #76]	; 0x4c
   4ed88:	ldr	ip, [fp, #-76]	; 0xffffffb4
   4ed8c:	ldr	r5, [sp, #80]	; 0x50
   4ed90:	ldr	lr, [fp, #-72]	; 0xffffffb8
   4ed94:	movw	r3, #58116	; 0xe304
   4ed98:	movt	r3, #8
   4ed9c:	ldr	r0, [r2, #476]	; 0x1dc
   4eda0:	str	r7, [r0, r8, lsl #2]
   4eda4:	ldr	r0, [r2, #68]	; 0x44
   4eda8:	cmp	r0, #0
   4edac:	bne	4fca0 <fputs@plt+0x3e8b8>
   4edb0:	mov	r0, #444	; 0x1bc
   4edb4:	ldr	r1, [r6, #128]	; 0x80
   4edb8:	ldrsh	r0, [r2, r0]
   4edbc:	cmp	r1, r0
   4edc0:	bge	4fca0 <fputs@plt+0x3e8b8>
   4edc4:	movw	r1, #7885	; 0x1ecd
   4edc8:	mov	r0, r2
   4edcc:	movt	r1, #9
   4edd0:	bl	1d2ec <fputs@plt+0xbf04>
   4edd4:	ldr	lr, [fp, #-72]	; 0xffffffb8
   4edd8:	ldr	r5, [sp, #80]	; 0x50
   4eddc:	ldr	ip, [fp, #-76]	; 0xffffffb4
   4ede0:	b	4fc98 <fputs@plt+0x3e8b0>
   4ede4:	ldr	r0, [sp, #76]	; 0x4c
   4ede8:	bl	60424 <fputs@plt+0x4f03c>
   4edec:	cmp	r0, #0
   4edf0:	str	r0, [sp, #52]	; 0x34
   4edf4:	beq	4e844 <fputs@plt+0x3d45c>
   4edf8:	ldr	r6, [sp, #76]	; 0x4c
   4edfc:	mov	r1, sl
   4ee00:	ldr	r8, [r6, #416]	; 0x1a0
   4ee04:	mov	r0, r6
   4ee08:	bl	65ea8 <fputs@plt+0x54ac0>
   4ee0c:	cmp	r8, #0
   4ee10:	mov	r1, #1
   4ee14:	moveq	r8, r6
   4ee18:	mov	r6, #0
   4ee1c:	ldr	r0, [r8, #336]	; 0x150
   4ee20:	orr	r0, r0, r1, lsl sl
   4ee24:	str	r0, [r8, #336]	; 0x150
   4ee28:	ldr	r0, [sp, #64]	; 0x40
   4ee2c:	cmp	r0, #0
   4ee30:	beq	4ee88 <fputs@plt+0x3daa0>
   4ee34:	ldr	r0, [sp, #64]	; 0x40
   4ee38:	ldr	r1, [sp, #60]	; 0x3c
   4ee3c:	mov	r6, #0
   4ee40:	sub	r0, r1, r0
   4ee44:	ldr	r1, [sp, #56]	; 0x38
   4ee48:	add	r0, r0, r1
   4ee4c:	str	r0, [sp, #60]	; 0x3c
   4ee50:	adds	r2, r0, #1
   4ee54:	ldr	r0, [sp, #72]	; 0x48
   4ee58:	adc	r3, r6, #0
   4ee5c:	bl	238e0 <fputs@plt+0x124f8>
   4ee60:	cmp	r0, #0
   4ee64:	beq	4ee88 <fputs@plt+0x3daa0>
   4ee68:	ldr	r6, [sp, #60]	; 0x3c
   4ee6c:	ldr	r1, [sp, #64]	; 0x40
   4ee70:	mov	r8, r0
   4ee74:	mov	r2, r6
   4ee78:	bl	11244 <memcpy@plt>
   4ee7c:	mov	r0, #0
   4ee80:	strb	r0, [r8, r6]
   4ee84:	mov	r6, r8
   4ee88:	str	r6, [sp, #64]	; 0x40
   4ee8c:	movw	r3, #65161	; 0xfe89
   4ee90:	cmp	sl, #1
   4ee94:	ldr	r8, [sp, #72]	; 0x48
   4ee98:	ldr	r1, [sp, #68]	; 0x44
   4ee9c:	movt	r3, #8
   4eea0:	ldr	r0, [r8, #16]
   4eea4:	ldr	r2, [r0, sl, lsl #4]
   4eea8:	ldr	r0, [r9, #4]
   4eeac:	str	r1, [sp]
   4eeb0:	movw	r1, #9623	; 0x2597
   4eeb4:	movt	r1, #9
   4eeb8:	stmib	sp, {r0, r6}
   4eebc:	movw	r0, #65142	; 0xfe76
   4eec0:	ldr	r6, [sp, #76]	; 0x4c
   4eec4:	movt	r0, #8
   4eec8:	moveq	r3, r0
   4eecc:	mov	r0, r6
   4eed0:	bl	669cc <fputs@plt+0x555e4>
   4eed4:	ldr	r1, [sp, #64]	; 0x40
   4eed8:	mov	r0, r8
   4eedc:	bl	13dc4 <fputs@plt+0x29dc>
   4eee0:	ldr	r1, [r6]
   4eee4:	ldr	r0, [r6, #8]
   4eee8:	mov	r2, sl
   4eeec:	mov	r3, #1
   4eef0:	ldr	r1, [r1, #16]
   4eef4:	add	r1, r1, sl, lsl #4
   4eef8:	ldr	r1, [r1, #12]
   4eefc:	ldr	r1, [r1]
   4ef00:	add	r1, r1, #1
   4ef04:	str	r1, [sp]
   4ef08:	mov	r1, #52	; 0x34
   4ef0c:	bl	49a20 <fputs@plt+0x38638>
   4ef10:	ldr	r2, [sp, #68]	; 0x44
   4ef14:	movw	r1, #9687	; 0x25d7
   4ef18:	mov	r0, r8
   4ef1c:	movt	r1, #9
   4ef20:	bl	1d370 <fputs@plt+0xbf88>
   4ef24:	mov	r2, r0
   4ef28:	ldr	r0, [sp, #52]	; 0x34
   4ef2c:	mov	r1, sl
   4ef30:	bl	66aa4 <fputs@plt+0x556bc>
   4ef34:	ldrb	r0, [r8, #149]	; 0x95
   4ef38:	cmp	r0, #0
   4ef3c:	bne	4e8fc <fputs@plt+0x3d514>
   4ef40:	mov	r6, r9
   4ef44:	mov	r7, #0
   4ef48:	b	4e858 <fputs@plt+0x3d470>
   4ef4c:	str	r0, [sp, #72]	; 0x48
   4ef50:	ldr	r0, [r0, #24]
   4ef54:	cmp	r0, #0
   4ef58:	beq	4f284 <fputs@plt+0x3de9c>
   4ef5c:	ldr	r1, [r7, #20]
   4ef60:	cmp	r1, #1
   4ef64:	blt	4f2c4 <fputs@plt+0x3dedc>
   4ef68:	ldr	r2, [r7, #16]
   4ef6c:	mov	sl, #0
   4ef70:	add	r2, r2, #12
   4ef74:	ldr	r3, [r2, sl, lsl #4]
   4ef78:	cmp	r3, r0
   4ef7c:	beq	4f2c8 <fputs@plt+0x3dee0>
   4ef80:	add	sl, sl, #1
   4ef84:	cmp	r1, sl
   4ef88:	bne	4ef74 <fputs@plt+0x3db8c>
   4ef8c:	mov	sl, r1
   4ef90:	b	4f2c8 <fputs@plt+0x3dee0>
   4ef94:	mov	r7, #0
   4ef98:	ldrsh	r2, [r6, #34]	; 0x22
   4ef9c:	ldm	r6, {r0, r1}
   4efa0:	str	r6, [sp, #64]	; 0x40
   4efa4:	sub	r2, r2, #1
   4efa8:	add	r1, r1, r2, lsl #4
   4efac:	str	r1, [sp, #72]	; 0x48
   4efb0:	ldr	r1, [r1, #4]
   4efb4:	str	r1, [sp, #68]	; 0x44
   4efb8:	ldr	r1, [r9, #16]
   4efbc:	ldr	r6, [r1, r7, lsl #4]
   4efc0:	add	r1, r0, #16
   4efc4:	mov	r0, r9
   4efc8:	str	r1, [sp, #48]	; 0x30
   4efcc:	mov	r2, r6
   4efd0:	bl	227d4 <fputs@plt+0x113ec>
   4efd4:	ldr	r3, [r0]
   4efd8:	str	r0, [sp, #56]	; 0x38
   4efdc:	mov	sl, #0
   4efe0:	mov	r0, r8
   4efe4:	mov	r1, #26
   4efe8:	mov	r2, r6
   4efec:	str	sl, [sp]
   4eff0:	str	r6, [sp, #52]	; 0x34
   4eff4:	bl	66430 <fputs@plt+0x55048>
   4eff8:	ldr	ip, [fp, #-76]	; 0xffffffb4
   4effc:	ldr	lr, [fp, #-72]	; 0xffffffb8
   4f000:	movw	r3, #58116	; 0xe304
   4f004:	cmp	r0, #0
   4f008:	movt	r3, #8
   4f00c:	bne	4fca0 <fputs@plt+0x3e8b8>
   4f010:	ldr	r1, [sp, #68]	; 0x44
   4f014:	cmp	r1, #0
   4f018:	beq	4f02c <fputs@plt+0x3dc44>
   4f01c:	ldr	r0, [r1, #12]
   4f020:	ldrb	r0, [r0]
   4f024:	subs	sl, r0, #101	; 0x65
   4f028:	movne	sl, r1
   4f02c:	ldr	r0, [sp, #72]	; 0x48
   4f030:	ldrb	r0, [r0, #15]
   4f034:	tst	r0, #1
   4f038:	bne	4f0d8 <fputs@plt+0x3dcf0>
   4f03c:	ldr	r0, [sp, #64]	; 0x40
   4f040:	ldr	r0, [r0, #8]
   4f044:	cmp	r0, #0
   4f048:	beq	4f290 <fputs@plt+0x3dea8>
   4f04c:	movw	r1, #11447	; 0x2cb7
   4f050:	movt	r1, #9
   4f054:	b	4f0e0 <fputs@plt+0x3dcf8>
   4f058:	movw	r0, #48576	; 0xbdc0
   4f05c:	movt	r0, #65520	; 0xfff0
   4f060:	b	4f100 <fputs@plt+0x3dd18>
   4f064:	movw	r1, #9963	; 0x26eb
   4f068:	mov	r0, r2
   4f06c:	mov	r8, r2
   4f070:	mov	r2, r6
   4f074:	mov	r3, #0
   4f078:	movt	r1, #9
   4f07c:	bl	1d2ec <fputs@plt+0xbf04>
   4f080:	mov	r0, #1
   4f084:	strb	r0, [r8, #17]
   4f088:	mov	r0, r7
   4f08c:	mov	r1, r6
   4f090:	bl	479ec <fputs@plt+0x36604>
   4f094:	b	4f508 <fputs@plt+0x3e120>
   4f098:	ldr	r0, [r9, #20]
   4f09c:	ldr	r1, [r9, #24]
   4f0a0:	cmp	r0, r1
   4f0a4:	bne	4e858 <fputs@plt+0x3d470>
   4f0a8:	ldr	r1, [r9, #4]
   4f0ac:	add	r0, r0, #8
   4f0b0:	sub	r2, fp, #68	; 0x44
   4f0b4:	bl	46f94 <fputs@plt+0x35bac>
   4f0b8:	cmp	r0, #0
   4f0bc:	mov	r1, #0
   4f0c0:	mov	r7, #0
   4f0c4:	ldrne	r1, [r0, #8]
   4f0c8:	ldr	r0, [r1, #60]	; 0x3c
   4f0cc:	str	r0, [r9, #32]
   4f0d0:	str	r9, [r1, #60]	; 0x3c
   4f0d4:	b	4e854 <fputs@plt+0x3d46c>
   4f0d8:	movw	r1, #11415	; 0x2c97
   4f0dc:	movt	r1, #9
   4f0e0:	mov	r0, r8
   4f0e4:	bl	1d2ec <fputs@plt+0xbf04>
   4f0e8:	b	4f508 <fputs@plt+0x3e120>
   4f0ec:	mov	r0, r6
   4f0f0:	mov	r1, r7
   4f0f4:	bl	13dc4 <fputs@plt+0x29dc>
   4f0f8:	b	4fa10 <fputs@plt+0x3e628>
   4f0fc:	mov	r0, #0
   4f100:	ldr	r2, [sp, #76]	; 0x4c
   4f104:	ldr	r1, [r2]
   4f108:	str	r2, [fp, #-64]	; 0xffffffc0
   4f10c:	ldr	r1, [r1, #16]
   4f110:	ldr	r2, [r1, r0, lsl #4]!
   4f114:	sub	r0, r0, #1
   4f118:	clz	r0, r0
   4f11c:	lsr	r0, r0, #5
   4f120:	str	r2, [fp, #-52]	; 0xffffffcc
   4f124:	ldr	r1, [r1, #12]
   4f128:	str	r0, [fp, #-56]	; 0xffffffc8
   4f12c:	movw	r0, #11800	; 0x2e18
   4f130:	movt	r0, #9
   4f134:	str	r0, [fp, #-48]	; 0xffffffd0
   4f138:	ldr	r0, [fp, #-68]	; 0xffffffbc
   4f13c:	str	r0, [fp, #-44]	; 0xffffffd4
   4f140:	str	r1, [fp, #-60]	; 0xffffffc4
   4f144:	sub	r0, fp, #64	; 0x40
   4f148:	mov	r1, r9
   4f14c:	bl	6ba38 <fputs@plt+0x5a650>
   4f150:	cmp	r0, #0
   4f154:	bne	4bb7c <fputs@plt+0x3a794>
   4f158:	mov	r0, sl
   4f15c:	mov	r1, r9
   4f160:	mov	r2, #1
   4f164:	bl	64f58 <fputs@plt+0x53b70>
   4f168:	ldr	r1, [sp, #72]	; 0x48
   4f16c:	str	r0, [r5, #12]
   4f170:	mov	r0, sl
   4f174:	mov	r2, #1
   4f178:	bl	65188 <fputs@plt+0x53da0>
   4f17c:	str	r0, [r5, #24]
   4f180:	ldr	r1, [sp, #76]	; 0x4c
   4f184:	ldrb	r0, [sl, #69]	; 0x45
   4f188:	cmp	r0, #0
   4f18c:	bne	4bb7c <fputs@plt+0x3a794>
   4f190:	add	r1, r1, #508	; 0x1fc
   4f194:	ldm	r1, {r0, r1}
   4f198:	str	r1, [fp, #-36]	; 0xffffffdc
   4f19c:	str	r0, [fp, #-40]	; 0xffffffd8
   4f1a0:	ldrb	r2, [r0]
   4f1a4:	cmp	r2, #59	; 0x3b
   4f1a8:	addne	r0, r0, r1
   4f1ac:	mov	r1, #0
   4f1b0:	strne	r0, [fp, #-40]	; 0xffffffd8
   4f1b4:	str	r1, [fp, #-36]	; 0xffffffdc
   4f1b8:	movw	r1, #48044	; 0xbbac
   4f1bc:	movt	r1, #8
   4f1c0:	ldrb	r2, [r0, #-1]!
   4f1c4:	ldrb	r2, [r1, r2]
   4f1c8:	tst	r2, #1
   4f1cc:	bne	4f1c0 <fputs@plt+0x3ddd8>
   4f1d0:	mov	r1, #1
   4f1d4:	sub	r2, fp, #40	; 0x28
   4f1d8:	mov	r3, #0
   4f1dc:	str	r1, [fp, #-36]	; 0xffffffdc
   4f1e0:	str	r0, [fp, #-40]	; 0xffffffd8
   4f1e4:	mov	r0, #0
   4f1e8:	mov	r1, #0
   4f1ec:	str	r0, [sp]
   4f1f0:	ldr	r0, [sp, #76]	; 0x4c
   4f1f4:	bl	50d04 <fputs@plt+0x3f91c>
   4f1f8:	b	4bb7c <fputs@plt+0x3a794>
   4f1fc:	ldr	r0, [sp, #68]	; 0x44
   4f200:	ldr	r1, [r0]
   4f204:	ldr	r0, [sp, #76]	; 0x4c
   4f208:	bl	82f54 <fputs@plt+0x71b6c>
   4f20c:	cmp	r0, #0
   4f210:	bne	4d9a0 <fputs@plt+0x3c5b8>
   4f214:	ldr	r0, [sp, #76]	; 0x4c
   4f218:	mov	r1, r9
   4f21c:	bl	66650 <fputs@plt+0x55268>
   4f220:	cmp	r0, #0
   4f224:	bne	4d9a0 <fputs@plt+0x3c5b8>
   4f228:	ldr	r0, [sp, #68]	; 0x44
   4f22c:	ldr	r3, [r0]
   4f230:	ldr	r0, [r0, #12]
   4f234:	cmp	r0, #0
   4f238:	beq	4fd74 <fputs@plt+0x3e98c>
   4f23c:	ldr	r0, [sp, #76]	; 0x4c
   4f240:	movw	r1, #10707	; 0x29d3
   4f244:	mov	r2, r3
   4f248:	movt	r1, #9
   4f24c:	b	4eab0 <fputs@plt+0x3d6c8>
   4f250:	ldr	r0, [r5, #-60]	; 0xffffffc4
   4f254:	str	r0, [r5, #-92]	; 0xffffffa4
   4f258:	b	4fc98 <fputs@plt+0x3e8b0>
   4f25c:	ldr	r6, [sp, #76]	; 0x4c
   4f260:	movw	r1, #7946	; 0x1f0a
   4f264:	mov	r2, r8
   4f268:	mov	r3, #0
   4f26c:	movt	r1, #9
   4f270:	mov	r0, r6
   4f274:	bl	1d2ec <fputs@plt+0xbf04>
   4f278:	mov	r0, #1
   4f27c:	strb	r0, [r6, #17]
   4f280:	b	4fc84 <fputs@plt+0x3e89c>
   4f284:	movw	sl, #48576	; 0xbdc0
   4f288:	movt	sl, #65520	; 0xfff0
   4f28c:	b	4f2c8 <fputs@plt+0x3dee0>
   4f290:	ldrb	r0, [r9, #26]
   4f294:	tst	r0, #8
   4f298:	cmpne	sl, #0
   4f29c:	bne	4fd50 <fputs@plt+0x3e968>
   4f2a0:	cmp	sl, #0
   4f2a4:	bne	4f520 <fputs@plt+0x3e138>
   4f2a8:	ldr	r0, [sp, #72]	; 0x48
   4f2ac:	ldrb	r0, [r0, #12]
   4f2b0:	cmp	r0, #0
   4f2b4:	beq	4f520 <fputs@plt+0x3e138>
   4f2b8:	movw	r1, #11533	; 0x2d0d
   4f2bc:	movt	r1, #9
   4f2c0:	b	4f0e0 <fputs@plt+0x3dcf8>
   4f2c4:	mov	sl, #0
   4f2c8:	ldr	r0, [r7, #16]
   4f2cc:	movw	r2, #65161	; 0xfe89
   4f2d0:	cmp	sl, #1
   4f2d4:	mov	r1, #9
   4f2d8:	mov	r3, #0
   4f2dc:	movt	r2, #8
   4f2e0:	ldr	r6, [r0, sl, lsl #4]
   4f2e4:	ldr	r0, [sp, #72]	; 0x48
   4f2e8:	ldr	r0, [r0, #12]
   4f2ec:	str	r0, [sp, #68]	; 0x44
   4f2f0:	movw	r0, #65142	; 0xfe76
   4f2f4:	str	r6, [sp]
   4f2f8:	movt	r0, #8
   4f2fc:	moveq	r2, r0
   4f300:	ldr	r0, [sp, #76]	; 0x4c
   4f304:	str	r2, [sp, #64]	; 0x40
   4f308:	bl	66430 <fputs@plt+0x55048>
   4f30c:	cmp	r0, #0
   4f310:	bne	4fc84 <fputs@plt+0x3e89c>
   4f314:	ldr	r0, [sp, #68]	; 0x44
   4f318:	cmp	sl, #0
   4f31c:	mov	r1, #12
   4f320:	movweq	r1, #10
   4f324:	ldr	r3, [r0]
   4f328:	ldr	r0, [sp, #72]	; 0x48
   4f32c:	ldr	r2, [r0]
   4f330:	str	r6, [sp]
   4f334:	ldr	r0, [sp, #76]	; 0x4c
   4f338:	bl	66430 <fputs@plt+0x55048>
   4f33c:	ldr	r1, [sp, #76]	; 0x4c
   4f340:	cmp	r0, #0
   4f344:	bne	4fc84 <fputs@plt+0x3e89c>
   4f348:	mov	r0, r1
   4f34c:	bl	60424 <fputs@plt+0x4f03c>
   4f350:	ldr	r2, [sp, #76]	; 0x4c
   4f354:	cmp	r0, #0
   4f358:	str	r0, [sp, #68]	; 0x44
   4f35c:	beq	4fc84 <fputs@plt+0x3e89c>
   4f360:	ldr	r6, [r2, #416]	; 0x1a0
   4f364:	mov	r0, r2
   4f368:	mov	r1, sl
   4f36c:	bl	65ea8 <fputs@plt+0x54ac0>
   4f370:	ldr	r0, [sp, #76]	; 0x4c
   4f374:	cmp	r6, #0
   4f378:	mov	r1, #1
   4f37c:	moveq	r6, r0
   4f380:	ldr	r2, [r6, #336]	; 0x150
   4f384:	orr	r1, r2, r1, lsl sl
   4f388:	str	r1, [r6, #336]	; 0x150
   4f38c:	ldrb	r1, [r6, #20]
   4f390:	orr	r1, r1, #1
   4f394:	strb	r1, [r6, #20]
   4f398:	mov	r6, r0
   4f39c:	ldr	r1, [r7, #16]
   4f3a0:	ldr	r2, [r1, sl, lsl #4]
   4f3a4:	ldr	r1, [sp, #72]	; 0x48
   4f3a8:	ldr	r1, [r1]
   4f3ac:	str	r1, [sp]
   4f3b0:	movw	r1, #8037	; 0x1f65
   4f3b4:	ldr	r3, [sp, #64]	; 0x40
   4f3b8:	movt	r1, #9
   4f3bc:	bl	669cc <fputs@plt+0x555e4>
   4f3c0:	ldr	r0, [sp, #72]	; 0x48
   4f3c4:	movw	r2, #8086	; 0x1f96
   4f3c8:	mov	r1, sl
   4f3cc:	movt	r2, #9
   4f3d0:	ldr	r3, [r0]
   4f3d4:	mov	r0, r6
   4f3d8:	bl	6c15c <fputs@plt+0x5ad74>
   4f3dc:	ldr	r1, [r6]
   4f3e0:	ldr	r0, [r6, #8]
   4f3e4:	mov	r2, sl
   4f3e8:	mov	r3, #1
   4f3ec:	ldr	r1, [r1, #16]
   4f3f0:	add	r1, r1, sl, lsl #4
   4f3f4:	ldr	r1, [r1, #12]
   4f3f8:	ldr	r1, [r1]
   4f3fc:	add	r1, r1, #1
   4f400:	str	r1, [sp]
   4f404:	mov	r1, #52	; 0x34
   4f408:	bl	49a20 <fputs@plt+0x38638>
   4f40c:	ldr	r6, [sp, #72]	; 0x48
   4f410:	ldr	r0, [sp, #76]	; 0x4c
   4f414:	mov	r2, sl
   4f418:	ldr	r1, [r6, #44]	; 0x2c
   4f41c:	bl	6c510 <fputs@plt+0x5b128>
   4f420:	ldr	r0, [r6]
   4f424:	mov	r1, #126	; 0x7e
   4f428:	mov	r2, sl
   4f42c:	mov	r3, #0
   4f430:	str	r0, [sp, #76]	; 0x4c
   4f434:	mov	r0, #0
   4f438:	str	r0, [sp]
   4f43c:	ldr	r6, [sp, #68]	; 0x44
   4f440:	mov	r0, r6
   4f444:	bl	49a20 <fputs@plt+0x38638>
   4f448:	ldr	r2, [sp, #76]	; 0x4c
   4f44c:	mov	r1, r0
   4f450:	mov	r0, r6
   4f454:	mov	r3, #0
   4f458:	bl	1d520 <fputs@plt+0xc138>
   4f45c:	b	4fc84 <fputs@plt+0x3e89c>
   4f460:	movw	r0, #48576	; 0xbdc0
   4f464:	movt	r0, #65520	; 0xfff0
   4f468:	str	r0, [sp, #64]	; 0x40
   4f46c:	b	4fa74 <fputs@plt+0x3e68c>
   4f470:	ldrb	r0, [sl, #148]	; 0x94
   4f474:	mov	r5, #0
   4f478:	mov	r6, #0
   4f47c:	cmp	r0, #1
   4f480:	bne	4f494 <fputs@plt+0x3e0ac>
   4f484:	mov	r0, #1
   4f488:	strb	r0, [sl, #150]	; 0x96
   4f48c:	mov	r5, #0
   4f490:	mov	r6, #0
   4f494:	mov	r0, sl
   4f498:	mov	r1, r5
   4f49c:	bl	13dc4 <fputs@plt+0x29dc>
   4f4a0:	ldr	r1, [sp, #72]	; 0x48
   4f4a4:	mov	r0, sl
   4f4a8:	bl	479ec <fputs@plt+0x36604>
   4f4ac:	ldr	r1, [sp, #64]	; 0x40
   4f4b0:	mov	r0, sl
   4f4b4:	bl	47b38 <fputs@plt+0x36750>
   4f4b8:	ldr	r1, [sp, #68]	; 0x44
   4f4bc:	mov	r0, sl
   4f4c0:	bl	47818 <fputs@plt+0x36430>
   4f4c4:	ldr	r0, [sp, #76]	; 0x4c
   4f4c8:	ldr	r0, [r0, #492]	; 0x1ec
   4f4cc:	cmp	r0, #0
   4f4d0:	bne	4f4e0 <fputs@plt+0x3e0f8>
   4f4d4:	mov	r0, sl
   4f4d8:	mov	r1, r6
   4f4dc:	bl	13b04 <fputs@plt+0x271c>
   4f4e0:	ldr	r5, [sp, #80]	; 0x50
   4f4e4:	ldr	r0, [r5, #-88]	; 0xffffffa8
   4f4e8:	cmp	r0, #0
   4f4ec:	beq	4f4f8 <fputs@plt+0x3e110>
   4f4f0:	ldm	r7, {r0, r1}
   4f4f4:	b	4f500 <fputs@plt+0x3e118>
   4f4f8:	ldr	r1, [sp, #60]	; 0x3c
   4f4fc:	ldm	r1, {r0, r1}
   4f500:	str	r0, [r8]
   4f504:	str	r1, [r8, #4]
   4f508:	ldr	ip, [fp, #-76]	; 0xffffffb4
   4f50c:	b	4fc94 <fputs@plt+0x3e8ac>
   4f510:	ldr	r0, [sp, #76]	; 0x4c
   4f514:	movw	r1, #9762	; 0x2622
   4f518:	movt	r1, #9
   4f51c:	b	4d4a8 <fputs@plt+0x3c0c0>
   4f520:	cmp	sl, #0
   4f524:	beq	4f564 <fputs@plt+0x3e17c>
   4f528:	mov	r0, #0
   4f52c:	mov	r1, sl
   4f530:	mov	r2, #1
   4f534:	mov	r3, #65	; 0x41
   4f538:	str	r0, [fp, #-64]	; 0xffffffc0
   4f53c:	sub	r0, fp, #64	; 0x40
   4f540:	str	r0, [sp]
   4f544:	mov	r0, r9
   4f548:	bl	64008 <fputs@plt+0x52c20>
   4f54c:	cmp	r0, #0
   4f550:	bne	4f508 <fputs@plt+0x3e120>
   4f554:	ldr	r0, [fp, #-64]	; 0xffffffc0
   4f558:	cmp	r0, #0
   4f55c:	beq	4fe98 <fputs@plt+0x3eab0>
   4f560:	bl	1a120 <fputs@plt+0x8d38>
   4f564:	ldr	sl, [r5, #-12]
   4f568:	cmp	sl, #0
   4f56c:	beq	4f668 <fputs@plt+0x3e280>
   4f570:	ldr	r0, [r5, #-8]
   4f574:	mov	r1, #0
   4f578:	adds	r2, r0, #1
   4f57c:	str	r0, [sp, #72]	; 0x48
   4f580:	mov	r0, r9
   4f584:	adc	r3, r1, #0
   4f588:	bl	238e0 <fputs@plt+0x124f8>
   4f58c:	cmp	r0, #0
   4f590:	beq	4f668 <fputs@plt+0x3e280>
   4f594:	mov	r6, r0
   4f598:	mov	r1, sl
   4f59c:	str	r6, [sp, #68]	; 0x44
   4f5a0:	ldr	sl, [sp, #72]	; 0x48
   4f5a4:	mov	r2, sl
   4f5a8:	bl	11244 <memcpy@plt>
   4f5ac:	ldr	r1, [sp, #68]	; 0x44
   4f5b0:	mov	r0, #0
   4f5b4:	strb	r0, [r1, sl]
   4f5b8:	ldr	r0, [r5, #-8]
   4f5bc:	ldr	sl, [r9, #24]
   4f5c0:	sub	r1, r0, #1
   4f5c4:	mov	r0, sl
   4f5c8:	cmp	r1, #1
   4f5cc:	blt	4f608 <fputs@plt+0x3e220>
   4f5d0:	movw	r2, #48044	; 0xbbac
   4f5d4:	add	r0, r6, r1
   4f5d8:	mov	r1, #0
   4f5dc:	movt	r2, #8
   4f5e0:	ldrb	r3, [r0]
   4f5e4:	cmp	r3, #59	; 0x3b
   4f5e8:	beq	4f5f8 <fputs@plt+0x3e210>
   4f5ec:	ldrb	r3, [r2, r3]
   4f5f0:	tst	r3, #1
   4f5f4:	beq	4f604 <fputs@plt+0x3e21c>
   4f5f8:	strb	r1, [r0], #-1
   4f5fc:	cmp	r0, r6
   4f600:	bhi	4f5e0 <fputs@plt+0x3e1f8>
   4f604:	ldr	r0, [r9, #24]
   4f608:	orr	r0, r0, #2097152	; 0x200000
   4f60c:	movw	r3, #65161	; 0xfe89
   4f610:	cmp	r7, #1
   4f614:	str	r0, [r9, #24]
   4f618:	ldr	r0, [sp, #64]	; 0x40
   4f61c:	movt	r3, #8
   4f620:	ldr	r0, [r0, #44]	; 0x2c
   4f624:	add	r1, r0, #1
   4f628:	stm	sp, {r0, r6}
   4f62c:	str	r1, [sp, #8]
   4f630:	movw	r1, #11632	; 0x2d70
   4f634:	ldr	r0, [sp, #48]	; 0x30
   4f638:	movt	r1, #9
   4f63c:	str	r0, [sp, #12]
   4f640:	movw	r0, #65142	; 0xfe76
   4f644:	ldr	r2, [sp, #52]	; 0x34
   4f648:	movt	r0, #8
   4f64c:	moveq	r3, r0
   4f650:	mov	r0, r8
   4f654:	bl	669cc <fputs@plt+0x555e4>
   4f658:	mov	r0, r9
   4f65c:	mov	r1, r6
   4f660:	bl	13dc4 <fputs@plt+0x29dc>
   4f664:	str	sl, [r9, #24]
   4f668:	mov	r0, #4
   4f66c:	mov	r1, #52	; 0x34
   4f670:	mov	r2, r7
   4f674:	mov	r3, #2
   4f678:	str	r0, [sp]
   4f67c:	ldr	r0, [sp, #60]	; 0x3c
   4f680:	bl	49a20 <fputs@plt+0x38638>
   4f684:	ldr	r1, [sp, #56]	; 0x38
   4f688:	mov	r0, r8
   4f68c:	ldr	r2, [r1]
   4f690:	bl	83064 <fputs@plt+0x71c7c>
   4f694:	b	4f508 <fputs@plt+0x3e120>
   4f698:	ldr	r0, [sp, #68]	; 0x44
   4f69c:	ldr	r2, [r0, #4]
   4f6a0:	str	r1, [r2, #8]
   4f6a4:	ldr	r0, [sp, #76]	; 0x4c
   4f6a8:	ldr	r5, [sp, #68]	; 0x44
   4f6ac:	ldr	r1, [r8, #20]
   4f6b0:	cmp	r1, #1
   4f6b4:	blt	4f7a8 <fputs@plt+0x3e3c0>
   4f6b8:	add	r1, r0, #344	; 0x158
   4f6bc:	mov	r7, #0
   4f6c0:	mov	sl, #1
   4f6c4:	str	r1, [sp, #72]	; 0x48
   4f6c8:	tst	r6, sl, lsl r7
   4f6cc:	beq	4f790 <fputs@plt+0x3e3a8>
   4f6d0:	ldr	r1, [r5, #96]	; 0x60
   4f6d4:	lsl	r0, sl, r7
   4f6d8:	cmp	r7, #1
   4f6dc:	orr	r1, r1, r0
   4f6e0:	str	r1, [r5, #96]	; 0x60
   4f6e4:	beq	4f70c <fputs@plt+0x3e324>
   4f6e8:	ldr	r1, [r5]
   4f6ec:	ldr	r1, [r1, #16]
   4f6f0:	add	r1, r1, r7, lsl #4
   4f6f4:	ldr	r1, [r1, #4]
   4f6f8:	ldrb	r1, [r1, #9]
   4f6fc:	cmp	r1, #0
   4f700:	ldrne	r1, [r5, #100]	; 0x64
   4f704:	orrne	r1, r1, r0
   4f708:	strne	r1, [r5, #100]	; 0x64
   4f70c:	ldr	r1, [r8, #16]
   4f710:	ldr	r2, [sp, #76]	; 0x4c
   4f714:	add	r1, r1, r7, lsl #4
   4f718:	ldr	r2, [r2, #336]	; 0x150
   4f71c:	ldr	r1, [r1, #12]
   4f720:	ands	r3, r2, r0
   4f724:	mov	r0, r5
   4f728:	mov	r2, r7
   4f72c:	movwne	r3, #1
   4f730:	ldr	r9, [r1, #4]
   4f734:	ldr	r1, [sp, #72]	; 0x48
   4f738:	ldr	r1, [r1, r7, lsl #2]
   4f73c:	str	r1, [sp]
   4f740:	mov	r1, #2
   4f744:	bl	49a20 <fputs@plt+0x38638>
   4f748:	mov	r1, r0
   4f74c:	mov	r0, r5
   4f750:	mov	r2, r9
   4f754:	mvn	r3, #13
   4f758:	bl	1d520 <fputs@plt+0xc138>
   4f75c:	ldrb	r1, [r8, #149]	; 0x95
   4f760:	ldr	r0, [sp, #76]	; 0x4c
   4f764:	cmp	r1, #0
   4f768:	bne	4f790 <fputs@plt+0x3e3a8>
   4f76c:	ldr	r1, [r5]
   4f770:	ldrb	r1, [r1, #69]	; 0x45
   4f774:	cmp	r1, #0
   4f778:	bne	4f790 <fputs@plt+0x3e3a8>
   4f77c:	ldr	r1, [r5, #32]
   4f780:	ldr	r2, [r5, #4]
   4f784:	add	r1, r1, r1, lsl #2
   4f788:	add	r1, r2, r1, lsl #2
   4f78c:	strb	sl, [r1, #-17]	; 0xffffffef
   4f790:	ldr	r1, [r8, #20]
   4f794:	add	r7, r7, #1
   4f798:	cmp	r7, r1
   4f79c:	bge	4f7a8 <fputs@plt+0x3e3c0>
   4f7a0:	ldr	r6, [r0, #340]	; 0x154
   4f7a4:	b	4f6c8 <fputs@plt+0x3e2e0>
   4f7a8:	ldr	r1, [r0, #456]	; 0x1c8
   4f7ac:	cmp	r1, #1
   4f7b0:	blt	4f838 <fputs@plt+0x3e450>
   4f7b4:	mov	r9, #0
   4f7b8:	mov	r6, #0
   4f7bc:	ldr	r0, [r0, #524]	; 0x20c
   4f7c0:	mov	r7, #0
   4f7c4:	ldr	r0, [r0, r6, lsl #2]
   4f7c8:	ldr	r0, [r0, #56]	; 0x38
   4f7cc:	cmp	r0, #0
   4f7d0:	beq	4f7f8 <fputs@plt+0x3e410>
   4f7d4:	ldr	r1, [r0]
   4f7d8:	cmp	r1, r8
   4f7dc:	beq	4f7f4 <fputs@plt+0x3e40c>
   4f7e0:	ldr	r0, [r0, #24]
   4f7e4:	cmp	r0, #0
   4f7e8:	bne	4f7d4 <fputs@plt+0x3e3ec>
   4f7ec:	mov	r7, #0
   4f7f0:	b	4f7f8 <fputs@plt+0x3e410>
   4f7f4:	mov	r7, r0
   4f7f8:	mov	r0, r5
   4f7fc:	mov	r1, #149	; 0x95
   4f800:	mov	r2, #0
   4f804:	mov	r3, #0
   4f808:	str	r9, [sp]
   4f80c:	bl	49a20 <fputs@plt+0x38638>
   4f810:	mov	r1, r0
   4f814:	mov	r0, r5
   4f818:	mov	r2, r7
   4f81c:	mvn	r3, #9
   4f820:	bl	1d520 <fputs@plt+0xc138>
   4f824:	ldr	r0, [sp, #76]	; 0x4c
   4f828:	add	r6, r6, #1
   4f82c:	ldr	r1, [r0, #456]	; 0x1c8
   4f830:	cmp	r6, r1
   4f834:	blt	4f7bc <fputs@plt+0x3e3d4>
   4f838:	mov	r6, #0
   4f83c:	str	r6, [r0, #456]	; 0x1c8
   4f840:	bl	60424 <fputs@plt+0x4f03c>
   4f844:	ldr	r1, [sp, #76]	; 0x4c
   4f848:	mov	r9, r0
   4f84c:	ldr	r0, [r1, #404]	; 0x194
   4f850:	cmp	r0, #1
   4f854:	blt	4f8a4 <fputs@plt+0x3e4bc>
   4f858:	ldr	r0, [r1, #408]	; 0x198
   4f85c:	mov	r1, #148	; 0x94
   4f860:	ldr	r2, [r0, r6, lsl #4]!
   4f864:	ldr	r7, [r0, #12]
   4f868:	ldr	r3, [r0, #4]
   4f86c:	ldrb	r0, [r0, #8]
   4f870:	str	r0, [sp]
   4f874:	mov	r0, r9
   4f878:	bl	49a20 <fputs@plt+0x38638>
   4f87c:	mov	r1, r0
   4f880:	mov	r0, r9
   4f884:	mov	r2, r7
   4f888:	mvn	r3, #1
   4f88c:	bl	1d520 <fputs@plt+0xc138>
   4f890:	ldr	r1, [sp, #76]	; 0x4c
   4f894:	add	r6, r6, #1
   4f898:	ldr	r0, [r1, #404]	; 0x194
   4f89c:	cmp	r6, r0
   4f8a0:	blt	4f858 <fputs@plt+0x3e470>
   4f8a4:	ldr	sl, [r1, #412]	; 0x19c
   4f8a8:	cmp	sl, #0
   4f8ac:	beq	4f978 <fputs@plt+0x3e590>
   4f8b0:	ldr	r0, [sp, #76]	; 0x4c
   4f8b4:	ldr	r5, [r0]
   4f8b8:	ldr	r6, [r0, #8]
   4f8bc:	ldr	r2, [sl, #8]
   4f8c0:	ldr	r0, [r5, #16]
   4f8c4:	ldr	r9, [sl, #12]
   4f8c8:	mov	r1, #0
   4f8cc:	add	r0, r0, r2, lsl #4
   4f8d0:	ldr	r0, [r0, #12]
   4f8d4:	ldr	r3, [r0, #72]	; 0x48
   4f8d8:	mov	r0, #54	; 0x36
   4f8dc:	str	r0, [sp]
   4f8e0:	ldr	r0, [sp, #76]	; 0x4c
   4f8e4:	bl	605ac <fputs@plt+0x4f1c4>
   4f8e8:	ldr	r0, [sl, #4]
   4f8ec:	sub	r7, r9, #1
   4f8f0:	mov	r1, #97	; 0x61
   4f8f4:	mov	r2, #0
   4f8f8:	mov	r3, r7
   4f8fc:	ldr	r0, [r0]
   4f900:	str	r0, [sp, #72]	; 0x48
   4f904:	mov	r0, #0
   4f908:	str	r0, [sp]
   4f90c:	mov	r0, r6
   4f910:	bl	49a20 <fputs@plt+0x38638>
   4f914:	ldr	r2, [sp, #72]	; 0x48
   4f918:	mov	r1, r0
   4f91c:	mov	r0, r6
   4f920:	mov	r3, #0
   4f924:	bl	1d520 <fputs@plt+0xc138>
   4f928:	movw	r2, #58804	; 0xe5b4
   4f92c:	mov	r0, r6
   4f930:	mov	r1, #10
   4f934:	movt	r2, #8
   4f938:	bl	1d434 <fputs@plt+0xc04c>
   4f93c:	cmp	r0, #0
   4f940:	movne	r1, #16
   4f944:	strne	r9, [r0, #72]	; 0x48
   4f948:	strne	r7, [r0, #64]	; 0x40
   4f94c:	strne	r9, [r0, #52]	; 0x34
   4f950:	strne	r9, [r0, #168]	; 0xa8
   4f954:	strne	r9, [r0, #112]	; 0x70
   4f958:	strbne	r1, [r0, #63]	; 0x3f
   4f95c:	addne	r1, r9, #1
   4f960:	strne	r9, [r0, #8]
   4f964:	strne	r1, [r0, #12]
   4f968:	strne	r1, [r0, #88]	; 0x58
   4f96c:	ldrne	sl, [sl]
   4f970:	cmpne	sl, #0
   4f974:	bne	4f8bc <fputs@plt+0x3e4d4>
   4f978:	ldr	r5, [sp, #76]	; 0x4c
   4f97c:	ldr	r9, [r5, #324]	; 0x144
   4f980:	cmp	r9, #0
   4f984:	beq	4f9c8 <fputs@plt+0x3e5e0>
   4f988:	mov	r7, #0
   4f98c:	strb	r7, [r5, #23]
   4f990:	ldr	r0, [r9]
   4f994:	cmp	r0, #1
   4f998:	blt	4f9c8 <fputs@plt+0x3e5e0>
   4f99c:	mov	r6, #0
   4f9a0:	ldr	r0, [r9, #4]
   4f9a4:	ldr	r1, [r0, r7]!
   4f9a8:	ldr	r2, [r0, #16]
   4f9ac:	mov	r0, r5
   4f9b0:	bl	604d8 <fputs@plt+0x4f0f0>
   4f9b4:	ldr	r0, [r9]
   4f9b8:	add	r6, r6, #1
   4f9bc:	add	r7, r7, #20
   4f9c0:	cmp	r6, r0
   4f9c4:	blt	4f9a0 <fputs@plt+0x3e5b8>
   4f9c8:	mov	r0, #0
   4f9cc:	mov	r1, #13
   4f9d0:	mov	r2, #0
   4f9d4:	mov	r3, #1
   4f9d8:	str	r0, [sp]
   4f9dc:	ldr	r5, [sp, #68]	; 0x44
   4f9e0:	mov	r0, r5
   4f9e4:	bl	49a20 <fputs@plt+0x38638>
   4f9e8:	ldr	r0, [sp, #76]	; 0x4c
   4f9ec:	ldr	r0, [r0, #68]	; 0x44
   4f9f0:	cmp	r0, #0
   4f9f4:	bne	4fa04 <fputs@plt+0x3e61c>
   4f9f8:	ldrb	r0, [r8, #69]	; 0x45
   4f9fc:	cmp	r0, #0
   4fa00:	beq	4fa1c <fputs@plt+0x3e634>
   4fa04:	ldr	r1, [sp, #76]	; 0x4c
   4fa08:	mov	r0, #1
   4fa0c:	str	r0, [r1, #12]
   4fa10:	ldr	ip, [fp, #-76]	; 0xffffffb4
   4fa14:	ldr	r5, [sp, #80]	; 0x50
   4fa18:	b	4fc94 <fputs@plt+0x3e8ac>
   4fa1c:	ldr	r0, [sp, #76]	; 0x4c
   4fa20:	ldr	r0, [r0, #412]	; 0x19c
   4fa24:	cmp	r0, #0
   4fa28:	beq	4fa48 <fputs@plt+0x3e660>
   4fa2c:	ldr	r0, [sp, #76]	; 0x4c
   4fa30:	ldr	r0, [r0, #72]	; 0x48
   4fa34:	cmp	r0, #0
   4fa38:	bne	4fa48 <fputs@plt+0x3e660>
   4fa3c:	ldr	r1, [sp, #76]	; 0x4c
   4fa40:	mov	r0, #1
   4fa44:	str	r0, [r1, #72]	; 0x48
   4fa48:	mov	r0, r5
   4fa4c:	ldr	r5, [sp, #76]	; 0x4c
   4fa50:	mov	r1, r5
   4fa54:	bl	1d5d0 <fputs@plt+0xc1e8>
   4fa58:	mov	r0, #101	; 0x65
   4fa5c:	str	r0, [r5, #12]
   4fa60:	b	4fa10 <fputs@plt+0x3e628>
   4fa64:	mov	r0, #0
   4fa68:	str	r0, [sp, #64]	; 0x40
   4fa6c:	b	4fa7c <fputs@plt+0x3e694>
   4fa70:	str	r6, [sp, #64]	; 0x40
   4fa74:	cmp	r7, #0
   4fa78:	beq	4fa9c <fputs@plt+0x3e6b4>
   4fa7c:	mov	r0, #0
   4fa80:	mov	r2, #72	; 0x48
   4fa84:	mov	r3, #0
   4fa88:	str	r0, [sp, #60]	; 0x3c
   4fa8c:	mov	r0, r7
   4fa90:	bl	238e0 <fputs@plt+0x124f8>
   4fa94:	str	r0, [sp, #72]	; 0x48
   4fa98:	b	4fab4 <fputs@plt+0x3e6cc>
   4fa9c:	mov	r0, #72	; 0x48
   4faa0:	mov	r1, #0
   4faa4:	bl	1438c <fputs@plt+0x2fa4>
   4faa8:	str	r0, [sp, #72]	; 0x48
   4faac:	mov	r0, #1
   4fab0:	str	r0, [sp, #60]	; 0x3c
   4fab4:	ldr	r0, [sp, #72]	; 0x48
   4fab8:	ldr	r2, [sp, #76]	; 0x4c
   4fabc:	cmp	r0, #0
   4fac0:	beq	4fc84 <fputs@plt+0x3e89c>
   4fac4:	ldr	sl, [sp, #72]	; 0x48
   4fac8:	mov	r6, r2
   4facc:	mov	r1, #0
   4fad0:	mov	r2, #72	; 0x48
   4fad4:	mov	r0, sl
   4fad8:	bl	1119c <memset@plt>
   4fadc:	mov	r0, #1
   4fae0:	str	sl, [r6, #488]	; 0x1e8
   4fae4:	strh	r0, [sl, #36]	; 0x24
   4fae8:	ldr	r0, [sp, #68]	; 0x44
   4faec:	ldrsh	r0, [r0, #34]	; 0x22
   4faf0:	strh	r0, [sl, #34]	; 0x22
   4faf4:	sub	r0, r0, #1
   4faf8:	asr	r1, r0, #31
   4fafc:	add	r0, r0, r1, lsr #29
   4fb00:	mvn	r1, #112	; 0x70
   4fb04:	and	r0, r1, r0, lsl #4
   4fb08:	add	r6, r0, #128	; 0x80
   4fb0c:	ldr	r0, [sp, #60]	; 0x3c
   4fb10:	cmp	r0, #0
   4fb14:	beq	4fb28 <fputs@plt+0x3e740>
   4fb18:	mov	r0, r6
   4fb1c:	mov	r1, #0
   4fb20:	bl	1438c <fputs@plt+0x2fa4>
   4fb24:	b	4fb38 <fputs@plt+0x3e750>
   4fb28:	mov	r0, r7
   4fb2c:	mov	r2, r6
   4fb30:	mov	r3, #0
   4fb34:	bl	238e0 <fputs@plt+0x124f8>
   4fb38:	mov	sl, r0
   4fb3c:	cmp	r0, #0
   4fb40:	beq	4fb54 <fputs@plt+0x3e76c>
   4fb44:	mov	r0, sl
   4fb48:	mov	r1, #0
   4fb4c:	mov	r2, r6
   4fb50:	bl	1119c <memset@plt>
   4fb54:	ldr	r6, [sp, #72]	; 0x48
   4fb58:	movw	r1, #11805	; 0x2e1d
   4fb5c:	mov	r0, r7
   4fb60:	movt	r1, #9
   4fb64:	str	sl, [r6, #4]
   4fb68:	ldr	sl, [sp, #68]	; 0x44
   4fb6c:	ldr	r2, [sl]
   4fb70:	bl	1d370 <fputs@plt+0xbf88>
   4fb74:	cmp	r0, #0
   4fb78:	str	r0, [r6]
   4fb7c:	beq	4fc84 <fputs@plt+0x3e89c>
   4fb80:	ldr	r0, [sp, #72]	; 0x48
   4fb84:	ldr	r0, [r0, #4]
   4fb88:	cmp	r0, #0
   4fb8c:	beq	4fc84 <fputs@plt+0x3e89c>
   4fb90:	ldr	r1, [sl, #4]
   4fb94:	ldr	sl, [sp, #72]	; 0x48
   4fb98:	ldrsh	r2, [sl, #34]	; 0x22
   4fb9c:	lsl	r2, r2, #4
   4fba0:	bl	11244 <memcpy@plt>
   4fba4:	ldrsh	r0, [sl, #34]	; 0x22
   4fba8:	cmp	r0, #1
   4fbac:	blt	4fbec <fputs@plt+0x3e804>
   4fbb0:	mov	r6, #0
   4fbb4:	ldr	r0, [sp, #72]	; 0x48
   4fbb8:	ldr	sl, [r0, #4]
   4fbbc:	mov	r0, r7
   4fbc0:	ldr	r1, [sl, r6, lsl #4]!
   4fbc4:	bl	1b71c <fputs@plt+0xa334>
   4fbc8:	str	r0, [sl]
   4fbcc:	mov	r0, #0
   4fbd0:	add	r6, r6, #1
   4fbd4:	str	r0, [sl, #4]
   4fbd8:	str	r0, [sl, #8]
   4fbdc:	ldr	sl, [sp, #72]	; 0x48
   4fbe0:	ldrsh	r0, [sl, #34]	; 0x22
   4fbe4:	cmp	r6, r0
   4fbe8:	blt	4fbb4 <fputs@plt+0x3e7cc>
   4fbec:	ldr	r1, [sp, #64]	; 0x40
   4fbf0:	ldr	r0, [r7, #16]
   4fbf4:	mov	r2, #1
   4fbf8:	add	r0, r0, r1, lsl #4
   4fbfc:	str	r1, [sp, #64]	; 0x40
   4fc00:	ldr	r0, [r0, #12]
   4fc04:	str	r0, [sl, #64]	; 0x40
   4fc08:	ldr	r0, [sp, #68]	; 0x44
   4fc0c:	ldr	r0, [r0, #44]	; 0x2c
   4fc10:	strh	r2, [sl, #36]	; 0x24
   4fc14:	str	r0, [sl, #44]	; 0x2c
   4fc18:	ldr	sl, [sp, #76]	; 0x4c
   4fc1c:	ldr	r6, [sl, #416]	; 0x1a0
   4fc20:	mov	r0, sl
   4fc24:	bl	65ea8 <fputs@plt+0x54ac0>
   4fc28:	cmp	r6, #0
   4fc2c:	ldr	r2, [sp, #64]	; 0x40
   4fc30:	mov	r1, #1
   4fc34:	moveq	r6, sl
   4fc38:	ldr	r0, [r6, #336]	; 0x150
   4fc3c:	orr	r0, r0, r1, lsl r2
   4fc40:	str	r0, [r6, #336]	; 0x150
   4fc44:	mov	r0, sl
   4fc48:	bl	60424 <fputs@plt+0x4f03c>
   4fc4c:	cmp	r0, #0
   4fc50:	beq	4fc84 <fputs@plt+0x3e89c>
   4fc54:	ldr	r1, [sl]
   4fc58:	ldr	r2, [sp, #64]	; 0x40
   4fc5c:	ldr	r0, [sl, #8]
   4fc60:	mov	r3, #1
   4fc64:	ldr	r1, [r1, #16]
   4fc68:	add	r1, r1, r2, lsl #4
   4fc6c:	ldr	r1, [r1, #12]
   4fc70:	ldr	r1, [r1]
   4fc74:	add	r1, r1, #1
   4fc78:	str	r1, [sp]
   4fc7c:	mov	r1, #52	; 0x34
   4fc80:	bl	49a20 <fputs@plt+0x38638>
   4fc84:	mov	r0, r7
   4fc88:	mov	r1, r8
   4fc8c:	bl	479ec <fputs@plt+0x36604>
   4fc90:	mov	ip, r9
   4fc94:	ldr	lr, [fp, #-72]	; 0xffffffb8
   4fc98:	movw	r3, #58116	; 0xe304
   4fc9c:	movt	r3, #8
   4fca0:	lsl	r1, ip, #4
   4fca4:	movw	r2, #60152	; 0xeaf8
   4fca8:	ldrb	r0, [r3, lr, lsl #1]
   4fcac:	ldrh	r1, [r5, -r1]
   4fcb0:	movt	r2, #8
   4fcb4:	add	r1, r2, r1, lsl #1
   4fcb8:	movw	r2, #55118	; 0xd74e
   4fcbc:	movt	r2, #8
   4fcc0:	ldrsh	r1, [r1]
   4fcc4:	add	r1, r1, r0
   4fcc8:	add	r1, r2, r1, lsl #1
   4fccc:	movw	r2, #974	; 0x3ce
   4fcd0:	ldrh	r1, [r1]
   4fcd4:	cmp	r1, r2
   4fcd8:	bhi	4fd0c <fputs@plt+0x3e924>
   4fcdc:	ldr	r2, [r4]
   4fce0:	rsb	r3, ip, #1
   4fce4:	lsr	r7, r1, #3
   4fce8:	cmp	r7, #54	; 0x36
   4fcec:	add	r2, r3, r2
   4fcf0:	str	r2, [r4]
   4fcf4:	movw	r2, #326	; 0x146
   4fcf8:	addhi	r1, r1, r2
   4fcfc:	lsl	r2, r3, #4
   4fd00:	strh	r1, [r5, r2]!
   4fd04:	strb	r0, [r5, #2]
   4fd08:	b	4fd48 <fputs@plt+0x3e960>
   4fd0c:	ldm	r4, {r0, r5}
   4fd10:	subs	r0, r0, ip
   4fd14:	str	r0, [r4]
   4fd18:	bmi	4fd44 <fputs@plt+0x3e95c>
   4fd1c:	sub	r1, r0, #1
   4fd20:	mov	r2, r4
   4fd24:	str	r1, [r2], r0, lsl #4
   4fd28:	mov	r0, r4
   4fd2c:	ldrb	r1, [r2, #10]
   4fd30:	add	r2, r2, #12
   4fd34:	bl	50438 <fputs@plt+0x3f050>
   4fd38:	ldr	r0, [r4]
   4fd3c:	cmn	r0, #1
   4fd40:	bgt	4fd1c <fputs@plt+0x3e934>
   4fd44:	str	r5, [r4, #4]
   4fd48:	sub	sp, fp, #28
   4fd4c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   4fd50:	ldr	r0, [sp, #64]	; 0x40
   4fd54:	ldr	r0, [r0, #16]
   4fd58:	cmp	r0, #0
   4fd5c:	beq	4f2a0 <fputs@plt+0x3deb8>
   4fd60:	movw	r1, #11474	; 0x2cd2
   4fd64:	movt	r1, #9
   4fd68:	b	4f0e0 <fputs@plt+0x3dcf8>
   4fd6c:	mov	r5, #0
   4fd70:	b	4f494 <fputs@plt+0x3e0ac>
   4fd74:	mov	r0, #0
   4fd78:	mov	r1, #26
   4fd7c:	mov	r2, r5
   4fd80:	str	r0, [sp]
   4fd84:	ldr	r0, [sp, #76]	; 0x4c
   4fd88:	bl	66430 <fputs@plt+0x55048>
   4fd8c:	cmp	r0, #0
   4fd90:	bne	4d9a0 <fputs@plt+0x3c5b8>
   4fd94:	ldr	r0, [sp, #76]	; 0x4c
   4fd98:	ldr	r1, [sp, #68]	; 0x44
   4fd9c:	bl	6a3ec <fputs@plt+0x59004>
   4fda0:	cmp	r0, #0
   4fda4:	bne	4d9a0 <fputs@plt+0x3c5b8>
   4fda8:	ldr	r0, [sp, #68]	; 0x44
   4fdac:	mov	r1, #0
   4fdb0:	str	r1, [sp, #64]	; 0x40
   4fdb4:	ldrb	r0, [r0, #42]	; 0x2a
   4fdb8:	tst	r0, #16
   4fdbc:	beq	500a8 <fputs@plt+0x3ecc0>
   4fdc0:	ldr	r0, [sp, #68]	; 0x44
   4fdc4:	ldr	r1, [r0, #56]	; 0x38
   4fdc8:	mov	r0, #0
   4fdcc:	cmp	r1, #0
   4fdd0:	beq	50090 <fputs@plt+0x3eca8>
   4fdd4:	ldr	r2, [r1]
   4fdd8:	cmp	r2, r7
   4fddc:	beq	5008c <fputs@plt+0x3eca4>
   4fde0:	ldr	r1, [r1, #24]
   4fde4:	b	4fdcc <fputs@plt+0x3e9e4>
   4fde8:	ldr	r0, [sp, #36]	; 0x24
   4fdec:	movw	r1, #3274	; 0xcca
   4fdf0:	mov	r2, #7
   4fdf4:	movt	r1, #9
   4fdf8:	ldr	r0, [r0]
   4fdfc:	str	r0, [sp, #40]	; 0x28
   4fe00:	bl	13510 <fputs@plt+0x2128>
   4fe04:	cmp	r0, #0
   4fe08:	beq	4fea4 <fputs@plt+0x3eabc>
   4fe0c:	ldr	r0, [sp, #36]	; 0x24
   4fe10:	ldr	r1, [sp, #48]	; 0x30
   4fe14:	ldr	r0, [r0, #12]
   4fe18:	cmp	r1, #49	; 0x31
   4fe1c:	cmpne	r0, #0
   4fe20:	bne	4fed0 <fputs@plt+0x3eae8>
   4fe24:	ldr	r1, [sp, #48]	; 0x30
   4fe28:	cmp	r1, #49	; 0x31
   4fe2c:	cmpeq	r0, #0
   4fe30:	beq	4ff08 <fputs@plt+0x3eb20>
   4fe34:	ldr	r0, [sp, #36]	; 0x24
   4fe38:	ldr	r0, [r0, #64]	; 0x40
   4fe3c:	cmp	r0, #0
   4fe40:	beq	4ff28 <fputs@plt+0x3eb40>
   4fe44:	ldr	ip, [sl, #20]
   4fe48:	cmp	ip, #1
   4fe4c:	blt	4ff34 <fputs@plt+0x3eb4c>
   4fe50:	ldr	r2, [sl, #16]
   4fe54:	mov	r3, #0
   4fe58:	str	r3, [sp, #56]	; 0x38
   4fe5c:	add	r2, r2, #12
   4fe60:	ldr	r3, [sp, #56]	; 0x38
   4fe64:	ldr	r3, [r2, r3, lsl #4]
   4fe68:	cmp	r3, r0
   4fe6c:	beq	4ff3c <fputs@plt+0x3eb54>
   4fe70:	ldr	r3, [sp, #56]	; 0x38
   4fe74:	mov	r1, r3
   4fe78:	add	r1, r3, #1
   4fe7c:	cmp	ip, r1
   4fe80:	mov	r3, r1
   4fe84:	str	r1, [sp, #56]	; 0x38
   4fe88:	bne	4fe60 <fputs@plt+0x3ea78>
   4fe8c:	mov	r1, ip
   4fe90:	str	ip, [sp, #56]	; 0x38
   4fe94:	b	4ff3c <fputs@plt+0x3eb54>
   4fe98:	movw	r1, #11586	; 0x2d42
   4fe9c:	movt	r1, #9
   4fea0:	b	4f0e0 <fputs@plt+0x3dcf8>
   4fea4:	ldr	r0, [sp, #76]	; 0x4c
   4fea8:	movw	r1, #9829	; 0x2665
   4feac:	movt	r1, #9
   4feb0:	bl	1d2ec <fputs@plt+0xbf04>
   4feb4:	b	4f494 <fputs@plt+0x3e0ac>
   4feb8:	ldr	r0, [sp, #76]	; 0x4c
   4febc:	ldr	r2, [sp, #40]	; 0x28
   4fec0:	movw	r1, #9803	; 0x264b
   4fec4:	movt	r1, #9
   4fec8:	bl	1d2ec <fputs@plt+0xbf04>
   4fecc:	b	4f494 <fputs@plt+0x3e0ac>
   4fed0:	mov	r6, #0
   4fed4:	movw	r0, #9904	; 0x26b0
   4fed8:	movw	r2, #9911	; 0x26b7
   4fedc:	str	r6, [sp]
   4fee0:	movt	r0, #9
   4fee4:	movt	r2, #9
   4fee8:	ldr	r1, [sp, #48]	; 0x30
   4feec:	ldr	r3, [sp, #72]	; 0x48
   4fef0:	cmp	r1, #35	; 0x23
   4fef4:	movw	r1, #9867	; 0x268b
   4fef8:	moveq	r2, r0
   4fefc:	ldr	r0, [sp, #76]	; 0x4c
   4ff00:	movt	r1, #9
   4ff04:	b	4ff20 <fputs@plt+0x3eb38>
   4ff08:	ldr	r0, [sp, #76]	; 0x4c
   4ff0c:	ldr	r2, [sp, #72]	; 0x48
   4ff10:	movw	r1, #9917	; 0x26bd
   4ff14:	mov	r3, #0
   4ff18:	mov	r6, #0
   4ff1c:	movt	r1, #9
   4ff20:	bl	1d2ec <fputs@plt+0xbf04>
   4ff24:	b	4f494 <fputs@plt+0x3e0ac>
   4ff28:	movw	r0, #48576	; 0xbdc0
   4ff2c:	movt	r0, #65520	; 0xfff0
   4ff30:	b	4ff38 <fputs@plt+0x3eb50>
   4ff34:	mov	r0, #0
   4ff38:	str	r0, [sp, #56]	; 0x38
   4ff3c:	ldr	r1, [sl, #16]
   4ff40:	ldr	r0, [sp, #56]	; 0x38
   4ff44:	cmp	r9, #0
   4ff48:	mov	r2, r5
   4ff4c:	ldr	r0, [r1, r0, lsl #4]
   4ff50:	str	r0, [sp, #32]
   4ff54:	ldrne	r0, [r1, #16]
   4ff58:	mov	r1, #7
   4ff5c:	str	r0, [sp]
   4ff60:	ldr	r0, [sp, #56]	; 0x38
   4ff64:	ldr	r3, [sp, #40]	; 0x28
   4ff68:	cmp	r0, #1
   4ff6c:	ldr	r0, [sp, #76]	; 0x4c
   4ff70:	movweq	r1, #5
   4ff74:	cmp	r9, #0
   4ff78:	movwne	r1, #5
   4ff7c:	bl	66430 <fputs@plt+0x55048>
   4ff80:	cmp	r0, #0
   4ff84:	bne	4f494 <fputs@plt+0x3e0ac>
   4ff88:	ldr	r0, [sp, #32]
   4ff8c:	movw	r2, #65161	; 0xfe89
   4ff90:	mov	r3, #0
   4ff94:	mov	r6, #0
   4ff98:	movt	r2, #8
   4ff9c:	str	r0, [sp]
   4ffa0:	movw	r0, #65142	; 0xfe76
   4ffa4:	ldr	r1, [sp, #56]	; 0x38
   4ffa8:	movt	r0, #8
   4ffac:	cmp	r1, #1
   4ffb0:	mov	r1, #18
   4ffb4:	moveq	r2, r0
   4ffb8:	ldr	r0, [sp, #76]	; 0x4c
   4ffbc:	bl	66430 <fputs@plt+0x55048>
   4ffc0:	cmp	r0, #0
   4ffc4:	bne	4f494 <fputs@plt+0x3e0ac>
   4ffc8:	mov	r0, sl
   4ffcc:	mov	r2, #36	; 0x24
   4ffd0:	mov	r3, #0
   4ffd4:	bl	238e0 <fputs@plt+0x124f8>
   4ffd8:	cmp	r0, #0
   4ffdc:	beq	4f490 <fputs@plt+0x3e0a8>
   4ffe0:	vmov.i32	q8, #0	; 0x00000000
   4ffe4:	mov	r6, r0
   4ffe8:	str	r5, [r0]
   4ffec:	add	r0, r0, #20
   4fff0:	vst1.8	{d16-d17}, [r0]
   4fff4:	add	r0, r6, #4
   4fff8:	vst1.8	{d16-d17}, [r0]
   4fffc:	ldr	r0, [sp, #72]	; 0x48
   50000:	ldr	r1, [r0, #16]
   50004:	mov	r0, sl
   50008:	bl	1b71c <fputs@plt+0xa334>
   5000c:	str	r0, [r6, #4]
   50010:	ldr	r1, [sp, #44]	; 0x2c
   50014:	ldr	r2, [sp, #48]	; 0x30
   50018:	mov	r3, #0
   5001c:	mov	r5, #0
   50020:	ldr	r0, [sl, #16]
   50024:	cmp	r2, #35	; 0x23
   50028:	add	r0, r0, r1, lsl #4
   5002c:	ldr	r1, [sp, #52]	; 0x34
   50030:	ldr	r0, [r0, #12]
   50034:	str	r0, [r6, #20]
   50038:	ldr	r0, [sp, #36]	; 0x24
   5003c:	ldr	r0, [r0, #64]	; 0x40
   50040:	strb	r1, [r6, #8]
   50044:	mov	r1, #2
   50048:	movweq	r1, #1
   5004c:	cmp	r2, #49	; 0x31
   50050:	mov	r2, #1
   50054:	movweq	r1, #1
   50058:	strb	r1, [r6, #9]
   5005c:	ldr	r1, [sp, #68]	; 0x44
   50060:	str	r0, [r6, #24]
   50064:	mov	r0, sl
   50068:	bl	64c78 <fputs@plt+0x53890>
   5006c:	ldr	r1, [sp, #64]	; 0x40
   50070:	str	r0, [r6, #12]
   50074:	mov	r0, sl
   50078:	bl	654f8 <fputs@plt+0x54110>
   5007c:	str	r0, [r6, #16]
   50080:	ldr	r0, [sp, #76]	; 0x4c
   50084:	str	r6, [r0, #492]	; 0x1ec
   50088:	b	4f494 <fputs@plt+0x3e0ac>
   5008c:	mov	r0, r1
   50090:	ldr	r1, [r0, #8]
   50094:	ldr	r1, [r1]
   50098:	ldr	r1, [r1, #76]	; 0x4c
   5009c:	cmp	r1, #0
   500a0:	movne	r1, r0
   500a4:	str	r1, [sp, #64]	; 0x40
   500a8:	ldr	r0, [sp, #76]	; 0x4c
   500ac:	bl	60424 <fputs@plt+0x4f03c>
   500b0:	cmp	r0, #0
   500b4:	str	r0, [sp, #60]	; 0x3c
   500b8:	beq	4d9a0 <fputs@plt+0x3c5b8>
   500bc:	ldr	r0, [sp, #76]	; 0x4c
   500c0:	mov	r1, sl
   500c4:	ldr	r6, [r0, #416]	; 0x1a0
   500c8:	bl	65ea8 <fputs@plt+0x54ac0>
   500cc:	ldr	r2, [sp, #76]	; 0x4c
   500d0:	cmp	r6, #0
   500d4:	mov	r1, #1
   500d8:	mov	r3, #1
   500dc:	moveq	r6, r2
   500e0:	ldr	r0, [r6, #336]	; 0x150
   500e4:	orr	r0, r0, r1, lsl sl
   500e8:	ldr	r1, [sp, #64]	; 0x40
   500ec:	str	r0, [r6, #336]	; 0x150
   500f0:	ldrb	r0, [r6, #20]
   500f4:	cmp	r1, #0
   500f8:	movwne	r1, #1
   500fc:	orr	r0, r0, r1
   50100:	strb	r0, [r6, #20]
   50104:	ldr	r1, [r2]
   50108:	ldr	r0, [r2, #8]
   5010c:	mov	r2, sl
   50110:	ldr	r1, [r1, #16]
   50114:	add	r1, r1, sl, lsl #4
   50118:	ldr	r1, [r1, #12]
   5011c:	ldr	r1, [r1]
   50120:	add	r1, r1, #1
   50124:	str	r1, [sp]
   50128:	mov	r1, #52	; 0x34
   5012c:	bl	49a20 <fputs@plt+0x38638>
   50130:	ldr	r0, [sp, #64]	; 0x40
   50134:	cmp	r0, #0
   50138:	beq	501cc <fputs@plt+0x3ede4>
   5013c:	ldr	r1, [sp, #76]	; 0x4c
   50140:	mov	r2, #0
   50144:	ldr	r0, [r1, #76]	; 0x4c
   50148:	add	r0, r0, #1
   5014c:	str	r0, [r1, #76]	; 0x4c
   50150:	mov	r3, r0
   50154:	str	r0, [sp, #56]	; 0x38
   50158:	mov	r0, #0
   5015c:	mov	r1, #97	; 0x61
   50160:	str	r0, [sp]
   50164:	ldr	r6, [sp, #60]	; 0x3c
   50168:	mov	r0, r6
   5016c:	bl	49a20 <fputs@plt+0x38638>
   50170:	mov	r1, r0
   50174:	mov	r0, r6
   50178:	mov	r2, r9
   5017c:	mov	r3, #0
   50180:	bl	1d520 <fputs@plt+0xc138>
   50184:	mov	r0, #0
   50188:	mov	r1, #155	; 0x9b
   5018c:	mov	r3, #0
   50190:	str	r0, [sp]
   50194:	mov	r0, r6
   50198:	ldr	r2, [sp, #56]	; 0x38
   5019c:	bl	49a20 <fputs@plt+0x38638>
   501a0:	ldr	r2, [sp, #64]	; 0x40
   501a4:	mov	r1, r0
   501a8:	mov	r0, r6
   501ac:	mvn	r3, #9
   501b0:	bl	1d520 <fputs@plt+0xc138>
   501b4:	ldr	r1, [sp, #76]	; 0x4c
   501b8:	ldr	r0, [r1, #416]	; 0x1a0
   501bc:	cmp	r0, #0
   501c0:	moveq	r0, r1
   501c4:	mov	r1, #1
   501c8:	strb	r1, [r0, #21]
   501cc:	ldr	r0, [sp, #68]	; 0x44
   501d0:	mov	r1, #0
   501d4:	str	r1, [sp, #64]	; 0x40
   501d8:	ldr	r0, [r0]
   501dc:	cmn	r0, #1
   501e0:	str	r0, [sp, #60]	; 0x3c
   501e4:	beq	50244 <fputs@plt+0x3ee5c>
   501e8:	ldr	r0, [sp, #60]	; 0x3c
   501ec:	ldrb	r1, [r0]
   501f0:	cmp	r1, #0
   501f4:	beq	50244 <fputs@plt+0x3ee5c>
   501f8:	mov	r0, #0
   501fc:	str	r0, [sp, #64]	; 0x40
   50200:	ldr	r0, [sp, #60]	; 0x3c
   50204:	uxtb	r1, r1
   50208:	cmp	r1, #192	; 0xc0
   5020c:	bcc	50224 <fputs@plt+0x3ee3c>
   50210:	ldrb	r1, [r0, #1]!
   50214:	and	r2, r1, #192	; 0xc0
   50218:	cmp	r2, #128	; 0x80
   5021c:	beq	50210 <fputs@plt+0x3ee28>
   50220:	b	5022c <fputs@plt+0x3ee44>
   50224:	add	r0, r0, #1
   50228:	ldrb	r1, [r0]
   5022c:	ldr	r2, [sp, #64]	; 0x40
   50230:	cmp	r1, #0
   50234:	cmnne	r0, #1
   50238:	add	r2, r2, #1
   5023c:	str	r2, [sp, #64]	; 0x40
   50240:	bne	50204 <fputs@plt+0x3ee1c>
   50244:	ldrb	r0, [r7, #26]
   50248:	tst	r0, #8
   5024c:	beq	502f8 <fputs@plt+0x3ef10>
   50250:	ldr	r0, [sp, #68]	; 0x44
   50254:	ldr	r1, [sp, #60]	; 0x3c
   50258:	sub	r2, fp, #64	; 0x40
   5025c:	ldr	r0, [r0, #64]	; 0x40
   50260:	add	r0, r0, #56	; 0x38
   50264:	bl	46f94 <fputs@plt+0x35bac>
   50268:	cmp	r0, #0
   5026c:	beq	502f8 <fputs@plt+0x3ef10>
   50270:	ldr	r6, [r0, #8]
   50274:	cmp	r6, #0
   50278:	beq	502f8 <fputs@plt+0x3ef10>
   5027c:	mov	r3, #0
   50280:	ldr	r0, [sp, #76]	; 0x4c
   50284:	ldr	r1, [r6]
   50288:	ldr	r2, [r1]
   5028c:	ldr	r0, [r0]
   50290:	mov	r1, r3
   50294:	bl	83228 <fputs@plt+0x71e40>
   50298:	ldr	r6, [r6, #12]
   5029c:	mov	r3, r0
   502a0:	cmp	r6, #0
   502a4:	bne	50280 <fputs@plt+0x3ee98>
   502a8:	cmp	r3, #0
   502ac:	beq	502f8 <fputs@plt+0x3ef10>
   502b0:	ldr	r0, [sp, #60]	; 0x3c
   502b4:	mov	r6, r3
   502b8:	cmp	sl, #1
   502bc:	movw	r1, #10734	; 0x29ee
   502c0:	mov	r2, r5
   502c4:	movt	r1, #9
   502c8:	stm	sp, {r0, r9}
   502cc:	movw	r0, #65142	; 0xfe76
   502d0:	str	r3, [sp, #8]
   502d4:	movw	r3, #65161	; 0xfe89
   502d8:	movt	r0, #8
   502dc:	movt	r3, #8
   502e0:	moveq	r3, r0
   502e4:	ldr	r0, [sp, #76]	; 0x4c
   502e8:	bl	669cc <fputs@plt+0x555e4>
   502ec:	mov	r0, r7
   502f0:	mov	r1, r6
   502f4:	bl	13dc4 <fputs@plt+0x29dc>
   502f8:	str	r9, [sp]
   502fc:	str	r9, [sp, #4]
   50300:	str	r9, [sp, #8]
   50304:	str	r9, [sp, #12]
   50308:	str	r9, [sp, #16]
   5030c:	movw	r3, #65161	; 0xfe89
   50310:	cmp	sl, #1
   50314:	movw	r1, #10803	; 0x2a33
   50318:	mov	r2, r5
   5031c:	ldr	r0, [sp, #64]	; 0x40
   50320:	movt	r3, #8
   50324:	movt	r1, #9
   50328:	str	r0, [sp, #20]
   5032c:	ldr	r0, [sp, #60]	; 0x3c
   50330:	str	r0, [sp, #24]
   50334:	movw	r0, #65142	; 0xfe76
   50338:	movt	r0, #8
   5033c:	moveq	r3, r0
   50340:	ldr	r0, [sp, #76]	; 0x4c
   50344:	bl	669cc <fputs@plt+0x555e4>
   50348:	movw	r1, #3221	; 0xc95
   5034c:	mov	r0, r7
   50350:	mov	r2, r5
   50354:	movt	r1, #9
   50358:	bl	227d4 <fputs@plt+0x113ec>
   5035c:	cmp	r0, #0
   50360:	beq	50388 <fputs@plt+0x3efa0>
   50364:	ldr	r0, [sp, #68]	; 0x44
   50368:	movw	r1, #11187	; 0x2bb3
   5036c:	mov	r2, r5
   50370:	mov	r3, r9
   50374:	movt	r1, #9
   50378:	ldr	r0, [r0]
   5037c:	str	r0, [sp]
   50380:	ldr	r0, [sp, #76]	; 0x4c
   50384:	bl	669cc <fputs@plt+0x555e4>
   50388:	ldr	r0, [sp, #76]	; 0x4c
   5038c:	ldr	r1, [sp, #68]	; 0x44
   50390:	bl	82fc0 <fputs@plt+0x71bd8>
   50394:	cmp	r0, #0
   50398:	beq	503c8 <fputs@plt+0x3efe0>
   5039c:	str	r0, [sp]
   503a0:	mov	sl, r0
   503a4:	movw	r1, #11245	; 0x2bed
   503a8:	mov	r2, r9
   503ac:	mov	r3, r9
   503b0:	ldr	r0, [sp, #76]	; 0x4c
   503b4:	movt	r1, #9
   503b8:	bl	669cc <fputs@plt+0x555e4>
   503bc:	mov	r0, r7
   503c0:	mov	r1, sl
   503c4:	bl	13dc4 <fputs@plt+0x29dc>
   503c8:	ldrb	r0, [r7, #26]
   503cc:	tst	r0, #8
   503d0:	beq	50424 <fputs@plt+0x3f03c>
   503d4:	ldr	r0, [sp, #68]	; 0x44
   503d8:	sub	r2, fp, #64	; 0x40
   503dc:	ldr	r1, [r0]
   503e0:	ldr	r0, [r0, #64]	; 0x40
   503e4:	add	r0, r0, #56	; 0x38
   503e8:	bl	46f94 <fputs@plt+0x35bac>
   503ec:	cmp	r0, #0
   503f0:	beq	50424 <fputs@plt+0x3f03c>
   503f4:	ldr	r6, [r0, #8]
   503f8:	cmp	r6, #0
   503fc:	beq	50424 <fputs@plt+0x3f03c>
   50400:	ldr	r1, [r6]
   50404:	ldr	r0, [sp, #68]	; 0x44
   50408:	cmp	r1, r0
   5040c:	beq	5041c <fputs@plt+0x3f034>
   50410:	ldr	r2, [r1]
   50414:	ldr	r0, [sp, #76]	; 0x4c
   50418:	bl	83064 <fputs@plt+0x71c7c>
   5041c:	ldr	r6, [r6, #12]
   50420:	b	503f8 <fputs@plt+0x3f010>
   50424:	ldr	r0, [sp, #76]	; 0x4c
   50428:	ldr	r1, [sp, #68]	; 0x44
   5042c:	mov	r2, r9
   50430:	bl	83064 <fputs@plt+0x71c7c>
   50434:	b	4d9a0 <fputs@plt+0x3c5b8>
   50438:	sub	r1, r1, #163	; 0xa3
   5043c:	cmp	r1, #86	; 0x56
   50440:	bxhi	lr
   50444:	ldr	r0, [r0, #4]
   50448:	add	r3, pc, #0
   5044c:	ldr	pc, [r3, r1, lsl #2]
   50450:	andeq	r0, r5, r4, asr #11
   50454:	andeq	r0, r5, ip, lsl #12
   50458:	andeq	r0, r5, ip, lsl #12
   5045c:	andeq	r0, r5, ip, lsl #12
   50460:	andeq	r0, r5, ip, lsl #12
   50464:	andeq	r0, r5, ip, lsl #12
   50468:	andeq	r0, r5, ip, lsl #12
   5046c:	andeq	r0, r5, ip, lsl #12
   50470:	andeq	r0, r5, ip, lsl #12
   50474:			; <UNDEFINED> instruction: 0x000505b8
   50478:			; <UNDEFINED> instruction: 0x000505b8
   5047c:	andeq	r0, r5, ip, lsl #12
   50480:	andeq	r0, r5, ip, lsl #12
   50484:	andeq	r0, r5, ip, lsl #12
   50488:	andeq	r0, r5, ip, lsr #11
   5048c:	andeq	r0, r5, ip, lsl #12
   50490:	andeq	r0, r5, ip, lsl #12
   50494:	andeq	r0, r5, ip, lsl #12
   50498:	andeq	r0, r5, ip, lsl #12
   5049c:	andeq	r0, r5, ip, lsl #12
   504a0:	andeq	r0, r5, ip, lsl #12
   504a4:	andeq	r0, r5, ip, lsl #12
   504a8:	andeq	r0, r5, ip, lsl #12
   504ac:	andeq	r0, r5, ip, lsr #11
   504b0:	andeq	r0, r5, ip, lsr #11
   504b4:	andeq	r0, r5, ip, lsl #12
   504b8:	andeq	r0, r5, ip, lsl #12
   504bc:	andeq	r0, r5, ip, lsl #12
   504c0:	andeq	r0, r5, ip, lsl #12
   504c4:	andeq	r0, r5, ip, lsl #12
   504c8:	ldrdeq	r0, [r5], -r4
   504cc:	andeq	r0, r5, r4, asr #11
   504d0:	andeq	r0, r5, r4, asr #11
   504d4:	andeq	r0, r5, r8, ror #11
   504d8:	andeq	r0, r5, ip, lsl #12
   504dc:	andeq	r0, r5, ip, lsl #12
   504e0:	andeq	r0, r5, ip, lsr #11
   504e4:	ldrdeq	r0, [r5], -r4
   504e8:			; <UNDEFINED> instruction: 0x000505b8
   504ec:	andeq	r0, r5, ip, lsr #11
   504f0:			; <UNDEFINED> instruction: 0x000505b8
   504f4:	andeq	r0, r5, ip, lsr #11
   504f8:	andeq	r0, r5, ip, lsl #12
   504fc:	andeq	r0, r5, r4, asr #11
   50500:	andeq	r0, r5, ip, lsr #11
   50504:	andeq	r0, r5, ip, lsr #11
   50508:	andeq	r0, r5, ip, lsr #11
   5050c:	andeq	r0, r5, ip, lsl #12
   50510:	ldrdeq	r0, [r5], -r4
   50514:	ldrdeq	r0, [r5], -r4
   50518:	andeq	r0, r5, ip, lsl #12
   5051c:	andeq	r0, r5, ip, lsl #12
   50520:			; <UNDEFINED> instruction: 0x000505b8
   50524:	andeq	r0, r5, r0, ror #11
   50528:	andeq	r0, r5, r0, ror #11
   5052c:	andeq	r0, r5, ip, lsr #11
   50530:	andeq	r0, r5, ip, lsl #12
   50534:	andeq	r0, r5, r0, ror #11
   50538:	andeq	r0, r5, ip, lsl #12
   5053c:	andeq	r0, r5, ip, lsl #12
   50540:	andeq	r0, r5, ip, lsl #12
   50544:			; <UNDEFINED> instruction: 0x000505b8
   50548:	andeq	r0, r5, ip, lsr #11
   5054c:			; <UNDEFINED> instruction: 0x000505b8
   50550:	andeq	r0, r5, ip, lsl #12
   50554:	andeq	r0, r5, ip, lsl #12
   50558:	andeq	r0, r5, ip, lsl #12
   5055c:	andeq	r0, r5, ip, lsl #12
   50560:	strdeq	r0, [r5], -r4
   50564:	andeq	r0, r5, ip, lsl #12
   50568:	andeq	r0, r5, r0, lsl #12
   5056c:	andeq	r0, r5, ip, lsl #12
   50570:			; <UNDEFINED> instruction: 0x000505b8
   50574:	strdeq	r0, [r5], -r4
   50578:	andeq	r0, r5, ip, lsl #12
   5057c:	andeq	r0, r5, ip, lsl #12
   50580:	andeq	r0, r5, ip, lsl #12
   50584:			; <UNDEFINED> instruction: 0x000505b8
   50588:	andeq	r0, r5, ip, lsl #12
   5058c:	andeq	r0, r5, ip, lsl #12
   50590:	andeq	r0, r5, ip, lsl #12
   50594:	andeq	r0, r5, ip, lsl #12
   50598:	andeq	r0, r5, ip, lsl #12
   5059c:	andeq	r0, r5, ip, lsl #12
   505a0:	andeq	r0, r5, ip, lsl #12
   505a4:	andeq	r0, r5, ip, lsl #12
   505a8:	andeq	r0, r5, r8, ror #11
   505ac:	ldr	r1, [r2]
   505b0:	ldr	r0, [r0]
   505b4:	b	478b8 <fputs@plt+0x364d0>
   505b8:	ldr	r1, [r2]
   505bc:	ldr	r0, [r0]
   505c0:	b	47818 <fputs@plt+0x36430>
   505c4:	ldr	r1, [r2]
   505c8:	ldr	r0, [r0]
   505cc:	mov	r2, #1
   505d0:	b	47938 <fputs@plt+0x36550>
   505d4:	ldr	r1, [r2]
   505d8:	ldr	r0, [r0]
   505dc:	b	479ec <fputs@plt+0x36604>
   505e0:	ldr	r1, [r2]
   505e4:	b	50604 <fputs@plt+0x3f21c>
   505e8:	ldr	r1, [r2]
   505ec:	ldr	r0, [r0]
   505f0:	b	47ac4 <fputs@plt+0x366dc>
   505f4:	ldr	r1, [r2]
   505f8:	ldr	r0, [r0]
   505fc:	b	4a880 <fputs@plt+0x39498>
   50600:	ldr	r1, [r2, #4]
   50604:	ldr	r0, [r0]
   50608:	b	47b38 <fputs@plt+0x36750>
   5060c:	bx	lr
   50610:	push	{r4, r5, fp, lr}
   50614:	add	fp, sp, #8
   50618:	mov	r4, r0
   5061c:	ldr	r0, [r0]
   50620:	ldr	r5, [r4, #4]
   50624:	subs	r0, r0, #1
   50628:	str	r0, [r4]
   5062c:	blt	50658 <fputs@plt+0x3f270>
   50630:	sub	r1, r0, #1
   50634:	mov	r2, r4
   50638:	str	r1, [r2], r0, lsl #4
   5063c:	mov	r0, r4
   50640:	ldrb	r1, [r2, #10]
   50644:	add	r2, r2, #12
   50648:	bl	50438 <fputs@plt+0x3f050>
   5064c:	ldr	r0, [r4]
   50650:	cmn	r0, #1
   50654:	bgt	50630 <fputs@plt+0x3f248>
   50658:	movw	r1, #2476	; 0x9ac
   5065c:	mov	r0, r5
   50660:	movt	r1, #9
   50664:	bl	1d2ec <fputs@plt+0xbf04>
   50668:	str	r5, [r4, #4]
   5066c:	pop	{r4, r5, fp, pc}
   50670:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   50674:	add	fp, sp, #24
   50678:	sub	sp, sp, #8
   5067c:	mov	r6, r0
   50680:	ldr	r0, [r0]
   50684:	mov	r5, r1
   50688:	mov	r1, r2
   5068c:	bl	664dc <fputs@plt+0x550f4>
   50690:	cmp	r0, #0
   50694:	beq	506f0 <fputs@plt+0x3f308>
   50698:	mov	r4, r0
   5069c:	mov	r0, r6
   506a0:	bl	60424 <fputs@plt+0x4f03c>
   506a4:	cmp	r0, #0
   506a8:	beq	506dc <fputs@plt+0x3f2f4>
   506ac:	mov	r7, r0
   506b0:	movw	r0, #58848	; 0xe5e0
   506b4:	mov	r8, #0
   506b8:	mov	r1, #32
   506bc:	mov	r3, r4
   506c0:	movt	r0, #8
   506c4:	str	r8, [sp]
   506c8:	ldr	r2, [r0, r5, lsl #2]
   506cc:	mov	r0, r6
   506d0:	bl	66430 <fputs@plt+0x55048>
   506d4:	cmp	r0, #0
   506d8:	beq	506f8 <fputs@plt+0x3f310>
   506dc:	ldr	r0, [r6]
   506e0:	mov	r1, r4
   506e4:	sub	sp, fp, #24
   506e8:	pop	{r4, r5, r6, r7, r8, sl, fp, lr}
   506ec:	b	13dc4 <fputs@plt+0x29dc>
   506f0:	sub	sp, fp, #24
   506f4:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   506f8:	mov	r0, r7
   506fc:	mov	r1, #0
   50700:	mov	r2, r5
   50704:	mov	r3, #0
   50708:	str	r8, [sp]
   5070c:	bl	49a20 <fputs@plt+0x38638>
   50710:	mov	r1, r0
   50714:	mov	r0, r7
   50718:	mov	r2, r4
   5071c:	mvn	r3, #0
   50720:	sub	sp, fp, #24
   50724:	pop	{r4, r5, r6, r7, r8, sl, fp, lr}
   50728:	b	1d520 <fputs@plt+0xc138>
   5072c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   50730:	add	fp, sp, #28
   50734:	sub	sp, sp, #12
   50738:	ldr	r6, [r0]
   5073c:	mov	r9, r0
   50740:	mov	r7, r3
   50744:	mov	r4, r2
   50748:	mov	r5, r1
   5074c:	ldrb	r0, [r6, #149]	; 0x95
   50750:	cmp	r0, #0
   50754:	beq	50794 <fputs@plt+0x3f3ac>
   50758:	ldr	r0, [r6, #144]	; 0x90
   5075c:	cmp	r0, #1
   50760:	bne	50794 <fputs@plt+0x3f3ac>
   50764:	ldrb	sl, [r6, #148]	; 0x94
   50768:	movw	r0, #65142	; 0xfe76
   5076c:	movw	r1, #65161	; 0xfe89
   50770:	movt	r0, #8
   50774:	movt	r1, #8
   50778:	cmp	sl, #1
   5077c:	moveq	r1, r0
   50780:	mov	r0, r6
   50784:	bl	1b71c <fputs@plt+0xa334>
   50788:	mov	r8, r0
   5078c:	str	r5, [sp, #8]
   50790:	b	507e8 <fputs@plt+0x3f400>
   50794:	add	r3, sp, #8
   50798:	mov	r0, r9
   5079c:	mov	r1, r5
   507a0:	mov	r2, r4
   507a4:	bl	665d4 <fputs@plt+0x551ec>
   507a8:	cmp	r0, #0
   507ac:	bmi	50864 <fputs@plt+0x3f47c>
   507b0:	mov	sl, r0
   507b4:	cmp	r7, #0
   507b8:	beq	507cc <fputs@plt+0x3f3e4>
   507bc:	cmp	sl, #1
   507c0:	ldrne	r0, [r4, #4]
   507c4:	cmpne	r0, #0
   507c8:	bne	5086c <fputs@plt+0x3f484>
   507cc:	ldr	r5, [sp, #8]
   507d0:	cmp	r7, #0
   507d4:	mov	r0, r6
   507d8:	movwne	sl, #1
   507dc:	mov	r1, r5
   507e0:	bl	664dc <fputs@plt+0x550f4>
   507e4:	mov	r8, r0
   507e8:	ldm	r5, {r0, r1}
   507ec:	cmp	r8, #0
   507f0:	str	r1, [r9, #504]	; 0x1f8
   507f4:	str	r0, [r9, #500]	; 0x1f4
   507f8:	beq	50864 <fputs@plt+0x3f47c>
   507fc:	mov	r0, r9
   50800:	mov	r1, r8
   50804:	bl	66650 <fputs@plt+0x55268>
   50808:	cmp	r0, #0
   5080c:	bne	50858 <fputs@plt+0x3f470>
   50810:	ldr	r0, [r6, #16]
   50814:	movw	r2, #65161	; 0xfe89
   50818:	mov	r1, #18
   5081c:	mov	r3, #0
   50820:	movt	r2, #8
   50824:	ldr	r4, [r0, sl, lsl #4]
   50828:	ldrb	r0, [r6, #148]	; 0x94
   5082c:	cmp	r0, #1
   50830:	moveq	r7, r0
   50834:	movw	r0, #65142	; 0xfe76
   50838:	str	r4, [sp]
   5083c:	movt	r0, #8
   50840:	cmp	r7, #1
   50844:	moveq	r2, r0
   50848:	mov	r0, r9
   5084c:	bl	66430 <fputs@plt+0x55048>
   50850:	cmp	r0, #0
   50854:	beq	50880 <fputs@plt+0x3f498>
   50858:	mov	r0, r6
   5085c:	mov	r1, r8
   50860:	bl	13dc4 <fputs@plt+0x29dc>
   50864:	sub	sp, fp, #28
   50868:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   5086c:	movw	r1, #3121	; 0xc31
   50870:	mov	r0, r9
   50874:	movt	r1, #9
   50878:	bl	1d2ec <fputs@plt+0xbf04>
   5087c:	b	50864 <fputs@plt+0x3f47c>
   50880:	ldr	r0, [fp, #12]
   50884:	cmp	r0, #0
   50888:	beq	50a9c <fputs@plt+0x3f6b4>
   5088c:	ldrb	r0, [r9, #454]	; 0x1c6
   50890:	cmp	r0, #0
   50894:	beq	50ad0 <fputs@plt+0x3f6e8>
   50898:	mov	r0, r6
   5089c:	mov	r2, #72	; 0x48
   508a0:	mov	r3, #0
   508a4:	bl	238e0 <fputs@plt+0x124f8>
   508a8:	cmp	r0, #0
   508ac:	beq	50b1c <fputs@plt+0x3f734>
   508b0:	mov	r5, r0
   508b4:	add	r0, r0, #4
   508b8:	mov	r1, #0
   508bc:	mov	r2, #68	; 0x44
   508c0:	bl	1119c <memset@plt>
   508c4:	movw	r0, #65535	; 0xffff
   508c8:	strh	r0, [r5, #32]
   508cc:	str	r8, [r5]
   508d0:	ldr	r0, [r6, #16]
   508d4:	add	r0, r0, sl, lsl #4
   508d8:	ldr	r4, [r0, #12]
   508dc:	movw	r0, #1
   508e0:	movt	r0, #200	; 0xc8
   508e4:	str	r0, [r5, #36]	; 0x24
   508e8:	str	r4, [r5, #64]	; 0x40
   508ec:	str	r5, [r9, #488]	; 0x1e8
   508f0:	ldrb	r0, [r9, #18]
   508f4:	cmp	r0, #0
   508f8:	bne	50914 <fputs@plt+0x3f52c>
   508fc:	movw	r1, #3221	; 0xc95
   50900:	mov	r0, r8
   50904:	movt	r1, #9
   50908:	bl	113c4 <strcmp@plt>
   5090c:	cmp	r0, #0
   50910:	streq	r5, [r4, #72]	; 0x48
   50914:	ldrb	r0, [r6, #149]	; 0x95
   50918:	cmp	r0, #0
   5091c:	bne	50864 <fputs@plt+0x3f47c>
   50920:	mov	r0, r9
   50924:	bl	60424 <fputs@plt+0x4f03c>
   50928:	cmp	r0, #0
   5092c:	beq	50864 <fputs@plt+0x3f47c>
   50930:	ldr	r4, [r9, #416]	; 0x1a0
   50934:	mov	r7, r0
   50938:	mov	r0, r9
   5093c:	mov	r1, sl
   50940:	bl	65ea8 <fputs@plt+0x54ac0>
   50944:	cmp	r4, #0
   50948:	mov	r1, #1
   5094c:	moveq	r4, r9
   50950:	lsl	r5, r1, sl
   50954:	ldr	r0, [r4, #336]	; 0x150
   50958:	orr	r0, r0, r1, lsl sl
   5095c:	str	r0, [r4, #336]	; 0x150
   50960:	ldrb	r0, [r4, #20]
   50964:	orr	r0, r0, #1
   50968:	strb	r0, [r4, #20]
   5096c:	ldr	r0, [fp, #12]
   50970:	cmp	r0, #0
   50974:	beq	50994 <fputs@plt+0x3f5ac>
   50978:	mov	r0, #0
   5097c:	mov	r1, #149	; 0x95
   50980:	mov	r2, #0
   50984:	mov	r3, #0
   50988:	str	r0, [sp]
   5098c:	mov	r0, r7
   50990:	bl	49a20 <fputs@plt+0x38638>
   50994:	ldr	r0, [r9, #76]	; 0x4c
   50998:	mov	r2, sl
   5099c:	add	r1, r0, #2
   509a0:	add	r4, r0, #1
   509a4:	add	r8, r0, #3
   509a8:	mov	r0, #2
   509ac:	str	r4, [r9, #392]	; 0x188
   509b0:	str	r1, [r9, #396]	; 0x18c
   509b4:	str	r1, [sp, #4]
   509b8:	str	r8, [r9, #76]	; 0x4c
   509bc:	str	r0, [sp]
   509c0:	mov	r0, r7
   509c4:	mov	r1, #51	; 0x33
   509c8:	mov	r3, r8
   509cc:	bl	49a20 <fputs@plt+0x38638>
   509d0:	ldr	r0, [r7, #96]	; 0x60
   509d4:	cmp	sl, #1
   509d8:	orr	r0, r0, r5
   509dc:	str	r0, [r7, #96]	; 0x60
   509e0:	beq	50a08 <fputs@plt+0x3f620>
   509e4:	ldr	r0, [r7]
   509e8:	ldr	r0, [r0, #16]
   509ec:	add	r0, r0, sl, lsl #4
   509f0:	ldr	r0, [r0, #4]
   509f4:	ldrb	r0, [r0, #9]
   509f8:	cmp	r0, #0
   509fc:	ldrne	r0, [r7, #100]	; 0x64
   50a00:	orrne	r0, r0, r5
   50a04:	strne	r0, [r7, #100]	; 0x64
   50a08:	mov	r0, #0
   50a0c:	mov	r1, #45	; 0x2d
   50a10:	mov	r2, r8
   50a14:	mov	r3, #0
   50a18:	str	r0, [sp]
   50a1c:	mov	r0, r7
   50a20:	bl	49a20 <fputs@plt+0x38638>
   50a24:	mov	r5, r0
   50a28:	ldr	r0, [r6, #24]
   50a2c:	mov	r1, #1
   50a30:	mov	r2, sl
   50a34:	mov	r3, #2
   50a38:	tst	r0, #32768	; 0x8000
   50a3c:	mov	r0, r7
   50a40:	movweq	r1, #4
   50a44:	str	r1, [sp]
   50a48:	mov	r1, #52	; 0x34
   50a4c:	bl	49a20 <fputs@plt+0x38638>
   50a50:	ldrb	r0, [r6, #66]	; 0x42
   50a54:	mov	r1, #52	; 0x34
   50a58:	mov	r2, sl
   50a5c:	mov	r3, #5
   50a60:	str	r0, [sp]
   50a64:	mov	r0, r7
   50a68:	bl	49a20 <fputs@plt+0x38638>
   50a6c:	ldr	r0, [r7, #32]
   50a70:	ldr	r2, [r7, #24]
   50a74:	mov	r6, r4
   50a78:	sub	r1, r0, #1
   50a7c:	str	r1, [r2, #96]	; 0x60
   50a80:	ldr	r2, [r7]
   50a84:	ldrb	r2, [r2, #69]	; 0x45
   50a88:	cmp	r2, #0
   50a8c:	beq	50b60 <fputs@plt+0x3f778>
   50a90:	movw	r1, #35320	; 0x89f8
   50a94:	movt	r1, #10
   50a98:	b	50b74 <fputs@plt+0x3f78c>
   50a9c:	ldr	r0, [fp, #8]
   50aa0:	movw	r1, #13976	; 0x3698
   50aa4:	mov	r2, r8
   50aa8:	mov	r3, #0
   50aac:	str	r4, [sp]
   50ab0:	movt	r1, #9
   50ab4:	add	r0, r7, r0, lsl #1
   50ab8:	ldrb	r1, [r1, r0]
   50abc:	mov	r0, r9
   50ac0:	bl	66430 <fputs@plt+0x55048>
   50ac4:	cmp	r0, #0
   50ac8:	bne	50858 <fputs@plt+0x3f470>
   50acc:	b	5088c <fputs@plt+0x3f4a4>
   50ad0:	ldr	r0, [r6, #16]
   50ad4:	ldr	r7, [r0, sl, lsl #4]
   50ad8:	mov	r0, r9
   50adc:	bl	49db0 <fputs@plt+0x389c8>
   50ae0:	cmp	r0, #0
   50ae4:	bne	50858 <fputs@plt+0x3f470>
   50ae8:	mov	r0, r6
   50aec:	mov	r1, r8
   50af0:	mov	r2, r7
   50af4:	bl	227d4 <fputs@plt+0x113ec>
   50af8:	cmp	r0, #0
   50afc:	beq	50b34 <fputs@plt+0x3f74c>
   50b00:	ldr	r0, [fp, #16]
   50b04:	cmp	r0, #0
   50b08:	beq	50bb0 <fputs@plt+0x3f7c8>
   50b0c:	mov	r0, r9
   50b10:	mov	r1, sl
   50b14:	bl	65ea8 <fputs@plt+0x54ac0>
   50b18:	b	50858 <fputs@plt+0x3f470>
   50b1c:	mov	r0, #7
   50b20:	str	r0, [r9, #12]
   50b24:	ldr	r0, [r9, #68]	; 0x44
   50b28:	add	r0, r0, #1
   50b2c:	str	r0, [r9, #68]	; 0x44
   50b30:	b	50858 <fputs@plt+0x3f470>
   50b34:	mov	r0, r6
   50b38:	mov	r1, r8
   50b3c:	mov	r2, r7
   50b40:	bl	46d50 <fputs@plt+0x35968>
   50b44:	cmp	r0, #0
   50b48:	beq	50898 <fputs@plt+0x3f4b0>
   50b4c:	movw	r1, #3186	; 0xc72
   50b50:	mov	r0, r9
   50b54:	mov	r2, r8
   50b58:	movt	r1, #9
   50b5c:	b	50bc0 <fputs@plt+0x3f7d8>
   50b60:	cmp	r5, #0
   50b64:	ldr	r2, [r7, #4]
   50b68:	movpl	r1, r5
   50b6c:	add	r1, r1, r1, lsl #2
   50b70:	add	r1, r2, r1, lsl #2
   50b74:	str	r0, [r1, #8]
   50b78:	ldr	r0, [fp, #12]
   50b7c:	ldr	r1, [fp, #8]
   50b80:	movw	r4, #65161	; 0xfe89
   50b84:	movt	r4, #8
   50b88:	orrs	r0, r0, r1
   50b8c:	beq	50bc8 <fputs@plt+0x3f7e0>
   50b90:	ldr	r3, [sp, #4]
   50b94:	mov	r0, #0
   50b98:	mov	r1, #22
   50b9c:	mov	r2, #0
   50ba0:	str	r0, [sp]
   50ba4:	mov	r0, r7
   50ba8:	bl	49a20 <fputs@plt+0x38638>
   50bac:	b	50be8 <fputs@plt+0x3f800>
   50bb0:	movw	r1, #3162	; 0xc5a
   50bb4:	mov	r0, r9
   50bb8:	mov	r2, r5
   50bbc:	movt	r1, #9
   50bc0:	bl	1d2ec <fputs@plt+0xbf04>
   50bc4:	b	50858 <fputs@plt+0x3f470>
   50bc8:	ldr	r3, [sp, #4]
   50bcc:	mov	r0, #0
   50bd0:	mov	r1, #122	; 0x7a
   50bd4:	mov	r2, sl
   50bd8:	str	r0, [sp]
   50bdc:	mov	r0, r7
   50be0:	bl	49a20 <fputs@plt+0x38638>
   50be4:	str	r0, [r9, #424]	; 0x1a8
   50be8:	movw	r0, #65142	; 0xfe76
   50bec:	cmp	sl, #1
   50bf0:	movt	r0, #8
   50bf4:	moveq	r4, r0
   50bf8:	mov	r0, r9
   50bfc:	bl	60424 <fputs@plt+0x4f03c>
   50c00:	mov	r5, r0
   50c04:	mov	r0, r9
   50c08:	mov	r1, sl
   50c0c:	mov	r2, #1
   50c10:	mov	r3, #1
   50c14:	str	r4, [sp]
   50c18:	bl	606a4 <fputs@plt+0x4f2bc>
   50c1c:	mov	r0, r5
   50c20:	mov	r1, #55	; 0x37
   50c24:	mov	r2, #0
   50c28:	mov	r3, #1
   50c2c:	str	sl, [sp]
   50c30:	mov	r4, #0
   50c34:	bl	49a20 <fputs@plt+0x38638>
   50c38:	mov	r1, r0
   50c3c:	mov	r0, r5
   50c40:	mov	r2, #5
   50c44:	mvn	r3, #13
   50c48:	bl	1d520 <fputs@plt+0xc138>
   50c4c:	ldr	r0, [r9, #72]	; 0x48
   50c50:	mov	r1, #74	; 0x4a
   50c54:	mov	r2, #0
   50c58:	mov	r3, r6
   50c5c:	cmp	r0, #0
   50c60:	moveq	r0, #1
   50c64:	streq	r0, [r9, #72]	; 0x48
   50c68:	mov	r0, r7
   50c6c:	str	r4, [sp]
   50c70:	bl	49a20 <fputs@plt+0x38638>
   50c74:	mov	r0, r7
   50c78:	mov	r1, #27
   50c7c:	mov	r2, #6
   50c80:	mov	r3, r8
   50c84:	str	r4, [sp]
   50c88:	bl	49a20 <fputs@plt+0x38638>
   50c8c:	movw	r2, #58860	; 0xe5ec
   50c90:	mov	r1, r0
   50c94:	mov	r0, r7
   50c98:	mvn	r3, #1
   50c9c:	movt	r2, #8
   50ca0:	bl	1d520 <fputs@plt+0xc138>
   50ca4:	mov	r0, r7
   50ca8:	mov	r1, #75	; 0x4b
   50cac:	mov	r2, #0
   50cb0:	mov	r3, r8
   50cb4:	str	r6, [sp]
   50cb8:	bl	49a20 <fputs@plt+0x38638>
   50cbc:	ldr	r0, [r7]
   50cc0:	ldrb	r0, [r0, #69]	; 0x45
   50cc4:	cmp	r0, #0
   50cc8:	bne	50ce4 <fputs@plt+0x3f8fc>
   50ccc:	ldr	r1, [r7, #32]
   50cd0:	ldr	r0, [r7, #4]
   50cd4:	add	r1, r1, r1, lsl #2
   50cd8:	add	r0, r0, r1, lsl #2
   50cdc:	mov	r1, #8
   50ce0:	strb	r1, [r0, #-17]	; 0xffffffef
   50ce4:	mov	r0, #0
   50ce8:	mov	r1, #61	; 0x3d
   50cec:	mov	r2, #0
   50cf0:	mov	r3, #0
   50cf4:	str	r0, [sp]
   50cf8:	mov	r0, r7
   50cfc:	bl	49a20 <fputs@plt+0x38638>
   50d00:	b	50864 <fputs@plt+0x3f47c>
   50d04:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   50d08:	add	fp, sp, #28
   50d0c:	sub	sp, sp, #188	; 0xbc
   50d10:	str	r3, [sp, #64]	; 0x40
   50d14:	str	r1, [sp, #60]	; 0x3c
   50d18:	ldr	r1, [r0]
   50d1c:	cmp	r2, #0
   50d20:	ldr	r3, [fp, #8]
   50d24:	cmpeq	r3, #0
   50d28:	beq	5142c <fputs@plt+0x40044>
   50d2c:	ldr	lr, [r0, #488]	; 0x1e8
   50d30:	cmp	lr, #0
   50d34:	beq	5142c <fputs@plt+0x40044>
   50d38:	str	r2, [sp, #48]	; 0x30
   50d3c:	str	r0, [sp, #56]	; 0x38
   50d40:	ldrb	r0, [r1, #149]	; 0x95
   50d44:	cmp	r0, #0
   50d48:	beq	50d68 <fputs@plt+0x3f980>
   50d4c:	ldr	r0, [r1, #144]	; 0x90
   50d50:	cmp	r0, #1
   50d54:	str	r0, [lr, #28]
   50d58:	bne	50d68 <fputs@plt+0x3f980>
   50d5c:	ldrb	r0, [lr, #42]	; 0x2a
   50d60:	orr	r0, r0, #1
   50d64:	strb	r0, [lr, #42]	; 0x2a
   50d68:	str	r1, [sp, #52]	; 0x34
   50d6c:	ldr	r0, [sp, #64]	; 0x40
   50d70:	str	lr, [sp, #68]	; 0x44
   50d74:	str	r3, [sp, #44]	; 0x2c
   50d78:	tst	r0, #32
   50d7c:	beq	50db0 <fputs@plt+0x3f9c8>
   50d80:	ldrb	r0, [lr, #42]	; 0x2a
   50d84:	tst	r0, #8
   50d88:	bne	50e10 <fputs@plt+0x3fa28>
   50d8c:	ldr	r6, [sp, #56]	; 0x38
   50d90:	tst	r0, #4
   50d94:	bne	510a4 <fputs@plt+0x3fcbc>
   50d98:	ldr	r2, [lr]
   50d9c:	movw	r1, #3374	; 0xd2e
   50da0:	mov	r0, r6
   50da4:	movt	r1, #9
   50da8:	bl	1d2ec <fputs@plt+0xbf04>
   50dac:	ldr	lr, [sp, #68]	; 0x44
   50db0:	ldr	r0, [lr, #64]	; 0x40
   50db4:	cmp	r0, #0
   50db8:	beq	50dfc <fputs@plt+0x3fa14>
   50dbc:	ldr	r8, [sp, #52]	; 0x34
   50dc0:	ldr	r1, [r8, #20]
   50dc4:	cmp	r1, #1
   50dc8:	blt	50e28 <fputs@plt+0x3fa40>
   50dcc:	ldr	r2, [r8, #16]
   50dd0:	ldr	sl, [sp, #56]	; 0x38
   50dd4:	mov	r4, #0
   50dd8:	add	r2, r2, #12
   50ddc:	ldr	r3, [r2, r4, lsl #4]
   50de0:	cmp	r3, r0
   50de4:	beq	50e30 <fputs@plt+0x3fa48>
   50de8:	add	r4, r4, #1
   50dec:	cmp	r1, r4
   50df0:	bne	50ddc <fputs@plt+0x3f9f4>
   50df4:	mov	r4, r1
   50df8:	b	50e30 <fputs@plt+0x3fa48>
   50dfc:	ldr	r8, [sp, #52]	; 0x34
   50e00:	ldr	sl, [sp, #56]	; 0x38
   50e04:	movw	r4, #48576	; 0xbdc0
   50e08:	movt	r4, #65520	; 0xfff0
   50e0c:	b	50e30 <fputs@plt+0x3fa48>
   50e10:	ldr	r0, [sp, #56]	; 0x38
   50e14:	movw	r1, #3324	; 0xcfc
   50e18:	movt	r1, #9
   50e1c:	sub	sp, fp, #28
   50e20:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   50e24:	b	1d2ec <fputs@plt+0xbf04>
   50e28:	ldr	sl, [sp, #56]	; 0x38
   50e2c:	mov	r4, #0
   50e30:	ldr	r6, [lr, #24]
   50e34:	cmp	r6, #0
   50e38:	beq	50eb0 <fputs@plt+0x3fac8>
   50e3c:	vmov.i32	q8, #0	; 0x00000000
   50e40:	add	r5, sp, #72	; 0x48
   50e44:	add	r7, sp, #104	; 0x68
   50e48:	mov	r1, #0
   50e4c:	mov	r2, #80	; 0x50
   50e50:	add	r0, r5, #8
   50e54:	vst1.64	{d16-d17}, [r0]
   50e58:	mov	r0, #0
   50e5c:	str	r0, [sp, #100]	; 0x64
   50e60:	str	r0, [sp, #96]	; 0x60
   50e64:	mov	r0, r7
   50e68:	bl	1119c <memset@plt>
   50e6c:	mov	r0, #1
   50e70:	ldr	r1, [sp, #68]	; 0x44
   50e74:	str	r0, [sp, #104]	; 0x68
   50e78:	ldr	r0, [sp, #68]	; 0x44
   50e7c:	ldr	r0, [r0]
   50e80:	str	r1, [sp, #128]	; 0x80
   50e84:	mvn	r1, #0
   50e88:	str	sl, [sp, #72]	; 0x48
   50e8c:	str	r7, [sp, #76]	; 0x4c
   50e90:	str	r1, [sp, #156]	; 0x9c
   50e94:	mov	r1, #4
   50e98:	strh	r1, [sp, #100]	; 0x64
   50e9c:	mov	r1, r6
   50ea0:	str	r0, [sp, #120]	; 0x78
   50ea4:	mov	r0, r5
   50ea8:	bl	66e8c <fputs@plt+0x55aa4>
   50eac:	ldr	lr, [sp, #68]	; 0x44
   50eb0:	ldrsh	r0, [lr, #34]	; 0x22
   50eb4:	ldr	r9, [sp, #48]	; 0x30
   50eb8:	cmp	r0, #1
   50ebc:	blt	50ee4 <fputs@plt+0x3fafc>
   50ec0:	ldr	r1, [lr, #4]
   50ec4:	add	r2, r1, #14
   50ec8:	mov	r1, #0
   50ecc:	ldrb	r3, [r2], #16
   50ed0:	sub	r0, r0, #1
   50ed4:	cmp	r0, #0
   50ed8:	add	r1, r1, r3
   50edc:	bgt	50ecc <fputs@plt+0x3fae4>
   50ee0:	b	50ee8 <fputs@plt+0x3fb00>
   50ee4:	mov	r1, #0
   50ee8:	ldrh	r0, [lr, #32]
   50eec:	mov	r5, lr
   50ef0:	add	r0, r1, r0, lsr #15
   50ef4:	mov	r1, #0
   50ef8:	lsl	r0, r0, #2
   50efc:	bl	473c4 <fputs@plt+0x35fdc>
   50f00:	strh	r0, [r5, #40]	; 0x28
   50f04:	ldr	r6, [r5, #8]
   50f08:	cmp	r6, #0
   50f0c:	beq	50f20 <fputs@plt+0x3fb38>
   50f10:	mov	r0, r6
   50f14:	bl	66700 <fputs@plt+0x55318>
   50f18:	ldr	r6, [r6, #20]
   50f1c:	b	50f08 <fputs@plt+0x3fb20>
   50f20:	ldrb	r0, [r8, #149]	; 0x95
   50f24:	ldr	r2, [sp, #68]	; 0x44
   50f28:	cmp	r0, #0
   50f2c:	beq	50f88 <fputs@plt+0x3fba0>
   50f30:	ldr	r0, [r2, #64]	; 0x40
   50f34:	ldr	r1, [r2]
   50f38:	mov	r4, r2
   50f3c:	add	r0, r0, #8
   50f40:	bl	474b0 <fputs@plt+0x360c8>
   50f44:	cmp	r0, #0
   50f48:	beq	51058 <fputs@plt+0x3fc70>
   50f4c:	ldrb	r0, [r8, #69]	; 0x45
   50f50:	cmp	r0, #0
   50f54:	bne	5142c <fputs@plt+0x40044>
   50f58:	ldrb	r0, [r8, #70]	; 0x46
   50f5c:	cmp	r0, #0
   50f60:	bne	5142c <fputs@plt+0x40044>
   50f64:	mov	r0, #1
   50f68:	strb	r0, [r8, #69]	; 0x45
   50f6c:	ldr	r1, [r8, #164]	; 0xa4
   50f70:	cmp	r1, #1
   50f74:	strge	r0, [r8, #248]	; 0xf8
   50f78:	ldr	r0, [r8, #256]	; 0x100
   50f7c:	add	r0, r0, #1
   50f80:	str	r0, [r8, #256]	; 0x100
   50f84:	b	5142c <fputs@plt+0x40044>
   50f88:	mov	r0, sl
   50f8c:	bl	60424 <fputs@plt+0x4f03c>
   50f90:	cmp	r0, #0
   50f94:	beq	5142c <fputs@plt+0x40044>
   50f98:	mov	r6, r0
   50f9c:	mov	r0, #0
   50fa0:	mov	r1, #61	; 0x3d
   50fa4:	mov	r2, #0
   50fa8:	mov	r3, #0
   50fac:	str	r0, [sp]
   50fb0:	mov	r0, r6
   50fb4:	bl	49a20 <fputs@plt+0x38638>
   50fb8:	ldr	r0, [sp, #68]	; 0x44
   50fbc:	movw	r2, #3412	; 0xd54
   50fc0:	movw	r1, #6071	; 0x17b7
   50fc4:	movw	r5, #11800	; 0x2e18
   50fc8:	movt	r2, #9
   50fcc:	movt	r1, #9
   50fd0:	movt	r5, #9
   50fd4:	ldr	r0, [r0, #12]
   50fd8:	cmp	r0, #0
   50fdc:	movw	r0, #3406	; 0xd4e
   50fe0:	movt	r0, #9
   50fe4:	moveq	r5, r1
   50fe8:	moveq	r2, r0
   50fec:	ldr	r0, [sp, #44]	; 0x2c
   50ff0:	cmp	r0, #0
   50ff4:	beq	510ec <fputs@plt+0x3fd04>
   50ff8:	str	r5, [sp, #36]	; 0x24
   50ffc:	ldr	r5, [sl, #76]	; 0x4c
   51000:	ldr	r0, [sl, #416]	; 0x1a0
   51004:	mov	r2, #1
   51008:	add	r1, r5, #3
   5100c:	cmp	r0, #0
   51010:	str	r1, [sp, #64]	; 0x40
   51014:	str	r1, [sl, #76]	; 0x4c
   51018:	moveq	r0, sl
   5101c:	mov	r1, #1
   51020:	strb	r1, [r0, #21]
   51024:	mov	r0, r6
   51028:	mov	r1, #55	; 0x37
   5102c:	ldr	r3, [sl, #396]	; 0x18c
   51030:	str	r4, [sp]
   51034:	bl	49a20 <fputs@plt+0x38638>
   51038:	ldr	r0, [r6]
   5103c:	add	r9, r5, #1
   51040:	str	r5, [sp, #40]	; 0x28
   51044:	ldrb	r0, [r0, #69]	; 0x45
   51048:	cmp	r0, #0
   5104c:	beq	51118 <fputs@plt+0x3fd30>
   51050:	ldr	r7, [r6, #32]
   51054:	b	51130 <fputs@plt+0x3fd48>
   51058:	mov	r0, #0
   5105c:	str	r0, [sl, #488]	; 0x1e8
   51060:	ldr	r0, [r8, #24]
   51064:	orr	r0, r0, #2
   51068:	str	r0, [r8, #24]
   5106c:	ldr	r0, [r4, #12]
   51070:	cmp	r0, #0
   51074:	bne	5142c <fputs@plt+0x40044>
   51078:	ldr	r1, [sp, #60]	; 0x3c
   5107c:	ldr	r0, [r1]
   51080:	cmp	r0, #0
   51084:	ldr	r0, [sl, #500]	; 0x1f4
   51088:	movne	r9, r1
   5108c:	ldr	r1, [r9]
   51090:	sub	r1, r1, r0
   51094:	bl	4a814 <fputs@plt+0x3942c>
   51098:	add	r0, r0, #13
   5109c:	str	r0, [r4, #44]	; 0x2c
   510a0:	b	5142c <fputs@plt+0x40044>
   510a4:	orr	r0, r0, #96	; 0x60
   510a8:	ldr	r5, [sp, #52]	; 0x34
   510ac:	strb	r0, [lr, #42]	; 0x2a
   510b0:	ldr	r1, [r6, #424]	; 0x1a8
   510b4:	ldr	r0, [r6, #8]
   510b8:	cmp	r1, #0
   510bc:	beq	51448 <fputs@plt+0x40060>
   510c0:	cmn	r1, #1
   510c4:	bgt	510d0 <fputs@plt+0x3fce8>
   510c8:	ldr	r1, [r0, #32]
   510cc:	sub	r1, r1, #1
   510d0:	ldr	r2, [r0]
   510d4:	ldrb	r2, [r2, #69]	; 0x45
   510d8:	cmp	r2, #0
   510dc:	beq	51434 <fputs@plt+0x4004c>
   510e0:	movw	r1, #35320	; 0x89f8
   510e4:	movt	r1, #10
   510e8:	b	51440 <fputs@plt+0x40058>
   510ec:	ldr	r0, [sp, #64]	; 0x40
   510f0:	mov	r1, r9
   510f4:	cmp	r0, #0
   510f8:	ldr	r0, [sl, #500]	; 0x1f4
   510fc:	addne	r1, sl, #508	; 0x1fc
   51100:	ldr	r3, [r1]
   51104:	ldrb	r7, [r3], -r0
   51108:	cmp	r7, #59	; 0x3b
   5110c:	bne	512fc <fputs@plt+0x3ff14>
   51110:	mov	r7, r5
   51114:	b	51308 <fputs@plt+0x3ff20>
   51118:	ldr	r7, [r6, #32]
   5111c:	ldr	r0, [r6, #4]
   51120:	add	r1, r7, r7, lsl #2
   51124:	add	r0, r0, r1, lsl #2
   51128:	mov	r1, #16
   5112c:	strb	r1, [r0, #-17]	; 0xffffffef
   51130:	mov	r0, #2
   51134:	mov	r1, #16
   51138:	mov	r2, r9
   5113c:	mov	r3, #0
   51140:	mov	r5, #0
   51144:	str	r0, [sl, #72]	; 0x48
   51148:	add	r0, r7, #1
   5114c:	str	r0, [sp]
   51150:	mov	r0, r6
   51154:	bl	49a20 <fputs@plt+0x38638>
   51158:	ldr	r1, [sp, #44]	; 0x2c
   5115c:	mov	r0, #13
   51160:	str	r9, [sp, #108]	; 0x6c
   51164:	str	r5, [sp, #116]	; 0x74
   51168:	str	r5, [sp, #112]	; 0x70
   5116c:	add	r2, sp, #104	; 0x68
   51170:	strh	r0, [sp, #104]	; 0x68
   51174:	mov	r0, sl
   51178:	bl	53d14 <fputs@plt+0x4292c>
   5117c:	mov	r0, r6
   51180:	mov	r1, #17
   51184:	mov	r2, r9
   51188:	mov	r3, #0
   5118c:	str	r5, [sp]
   51190:	bl	49a20 <fputs@plt+0x38638>
   51194:	ldr	r2, [r6, #24]
   51198:	strb	r5, [r2, #19]
   5119c:	str	r5, [r2, #60]	; 0x3c
   511a0:	ldr	r0, [r6, #32]
   511a4:	sub	r1, r0, #1
   511a8:	str	r1, [r2, #96]	; 0x60
   511ac:	ldr	r2, [r6]
   511b0:	ldrb	r2, [r2, #69]	; 0x45
   511b4:	cmp	r2, #0
   511b8:	beq	511cc <fputs@plt+0x3fde4>
   511bc:	movw	r1, #35320	; 0x89f8
   511c0:	mov	r7, r6
   511c4:	movt	r1, #10
   511c8:	b	511e4 <fputs@plt+0x3fdfc>
   511cc:	cmp	r7, #0
   511d0:	ldr	r2, [r6, #4]
   511d4:	movpl	r1, r7
   511d8:	mov	r7, r6
   511dc:	add	r1, r1, r1, lsl #2
   511e0:	add	r1, r2, r1, lsl #2
   511e4:	str	r0, [r1, #8]
   511e8:	ldr	r1, [sp, #44]	; 0x2c
   511ec:	ldr	r0, [sl, #68]	; 0x44
   511f0:	cmp	r0, #0
   511f4:	bne	5142c <fputs@plt+0x40044>
   511f8:	mov	r0, sl
   511fc:	bl	66778 <fputs@plt+0x55390>
   51200:	ldr	r6, [sp, #68]	; 0x44
   51204:	cmp	r0, #0
   51208:	beq	5142c <fputs@plt+0x40044>
   5120c:	ldr	r2, [sp, #40]	; 0x28
   51210:	mov	r1, r0
   51214:	mov	r0, r8
   51218:	mov	r5, #0
   5121c:	add	r8, r2, #2
   51220:	ldrh	r2, [r1, #34]	; 0x22
   51224:	strh	r2, [r6, #34]	; 0x22
   51228:	ldr	r2, [r1, #4]
   5122c:	str	r2, [r6, #4]
   51230:	str	r5, [r1, #4]
   51234:	strh	r5, [r1, #34]	; 0x22
   51238:	bl	13b64 <fputs@plt+0x277c>
   5123c:	ldr	r2, [sp, #108]	; 0x6c
   51240:	mov	r0, r7
   51244:	mov	r1, #18
   51248:	mov	r3, #0
   5124c:	str	r5, [sp]
   51250:	bl	49a20 <fputs@plt+0x38638>
   51254:	ldr	r2, [sp, #112]	; 0x70
   51258:	ldr	r3, [sp, #116]	; 0x74
   5125c:	mov	r9, r0
   51260:	mov	r0, r7
   51264:	mov	r1, #49	; 0x31
   51268:	str	r8, [sp]
   5126c:	bl	49a20 <fputs@plt+0x38638>
   51270:	mov	r1, r6
   51274:	mov	r0, r7
   51278:	mov	r2, #0
   5127c:	mov	r6, r7
   51280:	bl	66888 <fputs@plt+0x554a0>
   51284:	str	r5, [sp]
   51288:	mov	r0, r7
   5128c:	mov	r1, #74	; 0x4a
   51290:	mov	r2, #1
   51294:	ldr	r7, [sp, #64]	; 0x40
   51298:	mov	r3, r7
   5129c:	bl	49a20 <fputs@plt+0x38638>
   512a0:	mov	r0, r6
   512a4:	mov	r1, #75	; 0x4b
   512a8:	mov	r2, #1
   512ac:	mov	r3, r8
   512b0:	str	r7, [sp]
   512b4:	bl	49a20 <fputs@plt+0x38638>
   512b8:	mov	r0, r6
   512bc:	mov	r1, #13
   512c0:	mov	r2, #0
   512c4:	mov	r3, r9
   512c8:	str	r5, [sp]
   512cc:	bl	49a20 <fputs@plt+0x38638>
   512d0:	ldr	r0, [r6, #32]
   512d4:	ldr	r2, [r6, #24]
   512d8:	sub	r1, r0, #1
   512dc:	str	r1, [r2, #96]	; 0x60
   512e0:	ldr	r2, [r6]
   512e4:	ldrb	r2, [r2, #69]	; 0x45
   512e8:	cmp	r2, #0
   512ec:	beq	51840 <fputs@plt+0x40458>
   512f0:	movw	r1, #35320	; 0x89f8
   512f4:	movt	r1, #10
   512f8:	b	51854 <fputs@plt+0x4046c>
   512fc:	ldr	r1, [r1, #4]
   51300:	mov	r7, r5
   51304:	add	r3, r1, r3
   51308:	movw	r1, #3417	; 0xd59
   5130c:	str	r0, [sp]
   51310:	mov	r0, r8
   51314:	movt	r1, #9
   51318:	bl	1d370 <fputs@plt+0xbf88>
   5131c:	ldr	r3, [sp, #68]	; 0x44
   51320:	mov	sl, r0
   51324:	ldr	r0, [r8, #16]
   51328:	ldr	r5, [sp, #56]	; 0x38
   5132c:	add	ip, sp, #8
   51330:	cmp	r4, #1
   51334:	ldr	r2, [r0, r4, lsl #4]
   51338:	ldr	r0, [r3]
   5133c:	ldr	r1, [r5, #392]	; 0x188
   51340:	ldr	r3, [r5, #396]	; 0x18c
   51344:	str	r7, [sp]
   51348:	str	r0, [sp, #4]
   5134c:	stm	ip, {r0, r3, sl}
   51350:	movw	r0, #65142	; 0xfe76
   51354:	str	r1, [sp, #20]
   51358:	movw	r1, #3432	; 0xd68
   5135c:	movw	r3, #65161	; 0xfe89
   51360:	movt	r0, #8
   51364:	movt	r1, #9
   51368:	movt	r3, #8
   5136c:	moveq	r3, r0
   51370:	mov	r0, r5
   51374:	bl	669cc <fputs@plt+0x555e4>
   51378:	mov	r1, sl
   5137c:	mov	r0, r8
   51380:	mov	sl, r5
   51384:	bl	13dc4 <fputs@plt+0x29dc>
   51388:	ldr	r1, [r5]
   5138c:	ldr	r0, [r5, #8]
   51390:	mov	r2, r4
   51394:	mov	r3, #1
   51398:	ldr	r1, [r1, #16]
   5139c:	add	r1, r1, r4, lsl #4
   513a0:	ldr	r1, [r1, #12]
   513a4:	ldr	r1, [r1]
   513a8:	add	r1, r1, #1
   513ac:	str	r1, [sp]
   513b0:	mov	r1, #52	; 0x34
   513b4:	bl	49a20 <fputs@plt+0x38638>
   513b8:	ldr	r2, [sp, #68]	; 0x44
   513bc:	ldrb	r0, [r2, #42]	; 0x2a
   513c0:	tst	r0, #8
   513c4:	beq	513f8 <fputs@plt+0x40010>
   513c8:	ldr	r0, [r8, #16]
   513cc:	add	r1, r0, r4, lsl #4
   513d0:	ldr	r1, [r1, #12]
   513d4:	ldr	r1, [r1, #72]	; 0x48
   513d8:	cmp	r1, #0
   513dc:	bne	513f8 <fputs@plt+0x40010>
   513e0:	ldr	r2, [r0, r4, lsl #4]
   513e4:	movw	r1, #3519	; 0xdbf
   513e8:	mov	r0, sl
   513ec:	movt	r1, #9
   513f0:	bl	669cc <fputs@plt+0x555e4>
   513f4:	ldr	r2, [sp, #68]	; 0x44
   513f8:	ldr	r2, [r2]
   513fc:	movw	r1, #3561	; 0xde9
   51400:	mov	r0, r8
   51404:	movt	r1, #9
   51408:	bl	1d370 <fputs@plt+0xbf88>
   5140c:	mov	r2, r0
   51410:	mov	r0, r6
   51414:	mov	r1, r4
   51418:	bl	66aa4 <fputs@plt+0x556bc>
   5141c:	ldrb	r0, [r8, #149]	; 0x95
   51420:	ldr	r2, [sp, #68]	; 0x44
   51424:	cmp	r0, #0
   51428:	bne	50f30 <fputs@plt+0x3fb48>
   5142c:	sub	sp, fp, #28
   51430:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   51434:	ldr	r2, [r0, #4]
   51438:	add	r1, r1, r1, lsl #2
   5143c:	add	r1, r2, r1, lsl #2
   51440:	mov	r2, #121	; 0x79
   51444:	strb	r2, [r1]
   51448:	ldrsh	r1, [lr, #32]
   5144c:	cmp	r1, #0
   51450:	bmi	51474 <fputs@plt+0x4008c>
   51454:	ldr	r0, [lr, #4]
   51458:	ldr	r0, [r0, r1, lsl #4]
   5145c:	cmp	r0, #0
   51460:	str	r0, [sp, #104]	; 0x68
   51464:	beq	5149c <fputs@plt+0x400b4>
   51468:	bl	11220 <strlen@plt>
   5146c:	bic	r0, r0, #-1073741824	; 0xc0000000
   51470:	b	514a0 <fputs@plt+0x400b8>
   51474:	ldr	r1, [lr, #8]
   51478:	mov	sl, #0
   5147c:	cmp	r1, #0
   51480:	beq	51540 <fputs@plt+0x40158>
   51484:	ldrb	r2, [r1, #55]	; 0x37
   51488:	and	r2, r2, #3
   5148c:	cmp	r2, #2
   51490:	beq	5153c <fputs@plt+0x40154>
   51494:	ldr	r1, [r1, #20]
   51498:	b	5147c <fputs@plt+0x40094>
   5149c:	mov	r0, #0
   514a0:	str	r0, [sp, #108]	; 0x6c
   514a4:	add	r2, sp, #104	; 0x68
   514a8:	mov	r0, r5
   514ac:	mov	r1, #27
   514b0:	mov	r3, #0
   514b4:	mov	r4, #0
   514b8:	bl	66b48 <fputs@plt+0x55760>
   514bc:	mov	r2, r0
   514c0:	mov	r0, r6
   514c4:	mov	r1, #0
   514c8:	bl	57450 <fputs@plt+0x46068>
   514cc:	cmp	r0, #0
   514d0:	beq	50dac <fputs@plt+0x3f9c4>
   514d4:	ldr	r1, [r0, #4]
   514d8:	ldrb	r2, [r6, #452]	; 0x1c4
   514dc:	mov	r3, #0
   514e0:	strb	r2, [r1, #12]
   514e4:	ldr	r1, [sp, #68]	; 0x44
   514e8:	mov	r2, #0
   514ec:	ldrb	r1, [r1, #43]	; 0x2b
   514f0:	stm	sp, {r0, r1, r4}
   514f4:	mov	r0, r6
   514f8:	mov	r1, #0
   514fc:	str	r4, [sp, #12]
   51500:	str	r4, [sp, #16]
   51504:	str	r4, [sp, #20]
   51508:	bl	52040 <fputs@plt+0x40c58>
   5150c:	cmp	r0, #0
   51510:	beq	50dac <fputs@plt+0x3f9c4>
   51514:	mov	sl, r0
   51518:	ldr	lr, [sp, #68]	; 0x44
   5151c:	mvn	r0, #0
   51520:	ldrb	r1, [sl, #55]	; 0x37
   51524:	and	r1, r1, #252	; 0xfc
   51528:	orr	r1, r1, #2
   5152c:	strb	r1, [sl, #55]	; 0x37
   51530:	strh	r0, [lr, #32]
   51534:	ldrh	r4, [sl, #50]	; 0x32
   51538:	b	51604 <fputs@plt+0x4021c>
   5153c:	mov	sl, r1
   51540:	cmp	r0, #0
   51544:	beq	5158c <fputs@plt+0x401a4>
   51548:	ldr	r1, [sl, #44]	; 0x2c
   5154c:	cmn	r1, #1
   51550:	bgt	5155c <fputs@plt+0x40174>
   51554:	ldr	r1, [r0, #32]
   51558:	sub	r1, r1, #1
   5155c:	ldr	r2, [r0]
   51560:	ldrb	r2, [r2, #69]	; 0x45
   51564:	cmp	r2, #0
   51568:	beq	51578 <fputs@plt+0x40190>
   5156c:	movw	r0, #35320	; 0x89f8
   51570:	movt	r0, #10
   51574:	b	51584 <fputs@plt+0x4019c>
   51578:	ldr	r0, [r0, #4]
   5157c:	add	r1, r1, r1, lsl #2
   51580:	add	r0, r0, r1, lsl #2
   51584:	mov	r1, #13
   51588:	strb	r1, [r0]
   5158c:	ldrh	r0, [sl, #50]	; 0x32
   51590:	mov	r4, #1
   51594:	cmp	r0, #2
   51598:	bcc	51600 <fputs@plt+0x40218>
   5159c:	ldr	r7, [sl, #4]
   515a0:	mov	r2, #1
   515a4:	mov	r4, #1
   515a8:	add	r1, r7, r2, lsl #1
   515ac:	mov	r6, r4
   515b0:	ldrh	r3, [r1]
   515b4:	mov	r1, r7
   515b8:	cmp	r6, #1
   515bc:	blt	515e0 <fputs@plt+0x401f8>
   515c0:	ldrh	r5, [r1], #2
   515c4:	sub	r6, r6, #1
   515c8:	cmp	r5, r3
   515cc:	bne	515b8 <fputs@plt+0x401d0>
   515d0:	ldrh	r1, [sl, #52]	; 0x34
   515d4:	sub	r1, r1, #1
   515d8:	strh	r1, [sl, #52]	; 0x34
   515dc:	b	515f0 <fputs@plt+0x40208>
   515e0:	add	r0, r7, r4, lsl #1
   515e4:	add	r4, r4, #1
   515e8:	strh	r3, [r0]
   515ec:	ldrh	r0, [sl, #50]	; 0x32
   515f0:	uxth	r1, r0
   515f4:	add	r2, r2, #1
   515f8:	cmp	r2, r1
   515fc:	bcc	515a8 <fputs@plt+0x401c0>
   51600:	strh	r4, [sl, #50]	; 0x32
   51604:	ldrb	r0, [sl, #55]	; 0x37
   51608:	ldr	r1, [sp, #52]	; 0x34
   5160c:	uxth	r8, r4
   51610:	orr	r0, r0, #32
   51614:	strb	r0, [sl, #55]	; 0x37
   51618:	ldrb	r1, [r1, #151]	; 0x97
   5161c:	cmp	r1, #0
   51620:	bne	51660 <fputs@plt+0x40278>
   51624:	movw	r1, #65535	; 0xffff
   51628:	tst	r4, r1
   5162c:	beq	51658 <fputs@plt+0x40270>
   51630:	ldr	r0, [sl, #4]
   51634:	ldr	r1, [lr, #4]
   51638:	mov	r2, #2
   5163c:	mov	r3, r8
   51640:	ldrsh	r7, [r0], #2
   51644:	subs	r3, r3, #1
   51648:	add	r7, r1, r7, lsl #4
   5164c:	strb	r2, [r7, #12]
   51650:	bne	51640 <fputs@plt+0x40258>
   51654:	ldrb	r0, [sl, #55]	; 0x37
   51658:	orr	r0, r0, #8
   5165c:	strb	r0, [sl, #55]	; 0x37
   51660:	ldr	r0, [lr, #28]
   51664:	str	r0, [sl, #44]	; 0x2c
   51668:	ldr	r9, [lr, #8]
   5166c:	cmp	r9, #0
   51670:	beq	517a4 <fputs@plt+0x403bc>
   51674:	str	r4, [sp, #40]	; 0x28
   51678:	ldrb	r0, [r9, #55]	; 0x37
   5167c:	and	r0, r0, #3
   51680:	cmp	r0, #2
   51684:	beq	51798 <fputs@plt+0x403b0>
   51688:	movw	r0, #65535	; 0xffff
   5168c:	tst	r4, r0
   51690:	beq	51788 <fputs@plt+0x403a0>
   51694:	ldr	r2, [sl, #4]
   51698:	ldrh	ip, [r9, #50]	; 0x32
   5169c:	ldr	r4, [r9, #4]
   516a0:	mov	r1, #0
   516a4:	mov	r7, #0
   516a8:	add	r0, r2, r7, lsl #1
   516ac:	mov	r3, r4
   516b0:	ldrh	r6, [r0]
   516b4:	mov	r0, ip
   516b8:	cmp	r0, #1
   516bc:	blt	516d4 <fputs@plt+0x402ec>
   516c0:	ldrh	r5, [r3], #2
   516c4:	sub	r0, r0, #1
   516c8:	cmp	r5, r6
   516cc:	bne	516b8 <fputs@plt+0x402d0>
   516d0:	b	516d8 <fputs@plt+0x402f0>
   516d4:	add	r1, r1, #1
   516d8:	add	r7, r7, #1
   516dc:	cmp	r7, r8
   516e0:	bne	516a8 <fputs@plt+0x402c0>
   516e4:	cmp	r1, #0
   516e8:	beq	51790 <fputs@plt+0x403a8>
   516ec:	ldr	r0, [sp, #52]	; 0x34
   516f0:	add	r2, r1, ip
   516f4:	mov	r1, r9
   516f8:	bl	66ca8 <fputs@plt+0x558c0>
   516fc:	ldr	lr, [sp, #68]	; 0x44
   51700:	ldr	r4, [sp, #40]	; 0x28
   51704:	cmp	r0, #0
   51708:	bne	50db0 <fputs@plt+0x3f9c8>
   5170c:	movw	r0, #65535	; 0xffff
   51710:	tst	r4, r0
   51714:	beq	51798 <fputs@plt+0x403b0>
   51718:	ldrh	r3, [r9, #50]	; 0x32
   5171c:	mov	r0, #0
   51720:	mov	r1, r3
   51724:	ldr	r2, [sl, #4]
   51728:	ldr	r6, [r9, #4]
   5172c:	uxth	r7, r3
   51730:	add	r2, r2, r0, lsl #1
   51734:	mov	r3, r6
   51738:	ldrh	r2, [r2]
   5173c:	cmp	r7, #1
   51740:	blt	51758 <fputs@plt+0x40370>
   51744:	ldrh	r5, [r3], #2
   51748:	sub	r7, r7, #1
   5174c:	cmp	r5, r2
   51750:	bne	5173c <fputs@plt+0x40354>
   51754:	b	51774 <fputs@plt+0x4038c>
   51758:	add	r3, r6, r1, lsl #1
   5175c:	strh	r2, [r3]
   51760:	ldr	r2, [sl, #32]
   51764:	ldr	r3, [r9, #32]
   51768:	ldr	r2, [r2, r0, lsl #2]
   5176c:	str	r2, [r3, r1, lsl #2]
   51770:	add	r1, r1, #1
   51774:	add	r0, r0, #1
   51778:	cmp	r0, r8
   5177c:	beq	51798 <fputs@plt+0x403b0>
   51780:	ldrh	r3, [r9, #50]	; 0x32
   51784:	b	51724 <fputs@plt+0x4033c>
   51788:	ldrh	ip, [r9, #50]	; 0x32
   5178c:	b	51794 <fputs@plt+0x403ac>
   51790:	ldr	r4, [sp, #40]	; 0x28
   51794:	strh	ip, [r9, #52]	; 0x34
   51798:	ldr	r9, [r9, #20]
   5179c:	cmp	r9, #0
   517a0:	bne	51678 <fputs@plt+0x40290>
   517a4:	ldrsh	r2, [lr, #34]	; 0x22
   517a8:	cmp	r8, r2
   517ac:	bge	51834 <fputs@plt+0x4044c>
   517b0:	ldr	r0, [sp, #52]	; 0x34
   517b4:	mov	r1, sl
   517b8:	bl	66ca8 <fputs@plt+0x558c0>
   517bc:	ldr	lr, [sp, #68]	; 0x44
   517c0:	cmp	r0, #0
   517c4:	bne	50db0 <fputs@plt+0x3f9c8>
   517c8:	ldrsh	r2, [lr, #34]	; 0x22
   517cc:	cmp	r2, #1
   517d0:	blt	50db0 <fputs@plt+0x3f9c8>
   517d4:	movw	r1, #49744	; 0xc250
   517d8:	mov	r0, #0
   517dc:	movt	r1, #8
   517e0:	ldr	r7, [sl, #4]
   517e4:	mov	r6, r8
   517e8:	mov	r3, r7
   517ec:	cmp	r6, #1
   517f0:	blt	51808 <fputs@plt+0x40420>
   517f4:	ldrsh	r5, [r3], #2
   517f8:	sub	r6, r6, #1
   517fc:	cmp	r0, r5
   51800:	bne	517ec <fputs@plt+0x40404>
   51804:	b	51820 <fputs@plt+0x40438>
   51808:	add	r2, r7, r8, lsl #1
   5180c:	strh	r0, [r2]
   51810:	ldr	r2, [sl, #32]
   51814:	str	r1, [r2, r8, lsl #2]
   51818:	add	r8, r8, #1
   5181c:	ldrh	r2, [lr, #34]	; 0x22
   51820:	sxth	r3, r2
   51824:	add	r0, r0, #1
   51828:	cmp	r0, r3
   5182c:	blt	517e0 <fputs@plt+0x403f8>
   51830:	b	50db0 <fputs@plt+0x3f9c8>
   51834:	uxth	r0, r2
   51838:	strh	r0, [sl, #52]	; 0x34
   5183c:	b	50db0 <fputs@plt+0x3f9c8>
   51840:	cmp	r9, #0
   51844:	ldr	r2, [r6, #4]
   51848:	movpl	r1, r9
   5184c:	add	r1, r1, r1, lsl #2
   51850:	add	r1, r2, r1, lsl #2
   51854:	ldr	r9, [sp, #48]	; 0x30
   51858:	str	r0, [r1, #8]
   5185c:	mov	r0, r6
   51860:	mov	r1, #61	; 0x3d
   51864:	mov	r2, #1
   51868:	mov	r3, #0
   5186c:	str	r5, [sp]
   51870:	bl	49a20 <fputs@plt+0x38638>
   51874:	ldr	ip, [sp, #68]	; 0x44
   51878:	ldr	r8, [sp, #52]	; 0x34
   5187c:	ldrsh	r0, [ip, #34]	; 0x22
   51880:	cmp	r0, #1
   51884:	blt	518ec <fputs@plt+0x40504>
   51888:	ldr	r1, [ip, #4]
   5188c:	mov	lr, r6
   51890:	mov	r2, #0
   51894:	mov	r3, #0
   51898:	ldr	r7, [r1]
   5189c:	mov	r6, #0
   518a0:	ldrb	r5, [r7]
   518a4:	cmp	r5, #34	; 0x22
   518a8:	beq	518b8 <fputs@plt+0x404d0>
   518ac:	cmp	r5, #0
   518b0:	bne	518bc <fputs@plt+0x404d4>
   518b4:	b	518c8 <fputs@plt+0x404e0>
   518b8:	add	r6, r6, #1
   518bc:	add	r7, r7, #1
   518c0:	add	r6, r6, #1
   518c4:	b	518a0 <fputs@plt+0x404b8>
   518c8:	add	r3, r3, r6
   518cc:	add	r2, r2, #1
   518d0:	add	r1, r1, #16
   518d4:	add	r3, r3, #7
   518d8:	cmp	r2, r0
   518dc:	bne	51898 <fputs@plt+0x404b0>
   518e0:	add	r1, r3, #2
   518e4:	mov	r6, lr
   518e8:	b	518f0 <fputs@plt+0x40508>
   518ec:	mov	r1, #2
   518f0:	ldr	r3, [ip]
   518f4:	mov	r2, #0
   518f8:	ldrb	r7, [r3]
   518fc:	cmp	r7, #34	; 0x22
   51900:	beq	51910 <fputs@plt+0x40528>
   51904:	cmp	r7, #0
   51908:	bne	51914 <fputs@plt+0x4052c>
   5190c:	b	51920 <fputs@plt+0x40538>
   51910:	add	r2, r2, #1
   51914:	add	r3, r3, #1
   51918:	add	r2, r2, #1
   5191c:	b	518f8 <fputs@plt+0x40510>
   51920:	add	r0, r0, r0, lsl #1
   51924:	add	r5, r2, r1
   51928:	add	r0, r5, r0, lsl #1
   5192c:	add	r7, r0, #35	; 0x23
   51930:	asr	r1, r7, #31
   51934:	mov	r0, r7
   51938:	bl	1438c <fputs@plt+0x2fa4>
   5193c:	mov	sl, r0
   51940:	movw	r0, #5173	; 0x1435
   51944:	movw	r1, #5172	; 0x1434
   51948:	cmp	r5, #50	; 0x32
   5194c:	movw	r2, #5167	; 0x142f
   51950:	movt	r0, #9
   51954:	movt	r1, #9
   51958:	movt	r2, #9
   5195c:	movlt	r1, r0
   51960:	movw	r0, #5165	; 0x142d
   51964:	movt	r0, #9
   51968:	movlt	r2, r0
   5196c:	cmp	sl, #0
   51970:	beq	51ad4 <fputs@plt+0x406ec>
   51974:	str	r2, [sp, #64]	; 0x40
   51978:	movw	r2, #5175	; 0x1437
   5197c:	str	r1, [sp, #28]
   51980:	mov	r0, r7
   51984:	mov	r1, sl
   51988:	str	r6, [sp, #32]
   5198c:	movt	r2, #9
   51990:	bl	15e08 <fputs@plt+0x4a20>
   51994:	mov	r0, sl
   51998:	bl	11220 <strlen@plt>
   5199c:	ldr	r6, [sp, #68]	; 0x44
   519a0:	bic	r0, r0, #-1073741824	; 0xc0000000
   519a4:	add	r1, sp, #104	; 0x68
   519a8:	str	r0, [sp, #104]	; 0x68
   519ac:	mov	r0, sl
   519b0:	ldr	r2, [r6]
   519b4:	bl	6b190 <fputs@plt+0x59da8>
   519b8:	ldr	r0, [sp, #104]	; 0x68
   519bc:	mov	r2, r7
   519c0:	mov	r1, #40	; 0x28
   519c4:	mov	r3, r6
   519c8:	add	r7, r0, #1
   519cc:	str	r7, [sp, #104]	; 0x68
   519d0:	strb	r1, [sl, r0]
   519d4:	add	r8, sl, r7
   519d8:	sub	r0, r2, r7
   519dc:	ldrsh	r1, [r6, #34]	; 0x22
   519e0:	cmp	r1, #1
   519e4:	blt	51aa8 <fputs@plt+0x406c0>
   519e8:	movw	r1, #38315	; 0x95ab
   519ec:	mov	r6, r2
   519f0:	movw	r2, #5168	; 0x1430
   519f4:	cmp	r5, #50	; 0x32
   519f8:	mov	r9, #0
   519fc:	movt	r1, #8
   51a00:	movt	r2, #9
   51a04:	movlt	r2, r1
   51a08:	ldr	r1, [r3, #4]
   51a0c:	str	r1, [sp, #44]	; 0x2c
   51a10:	str	r6, [sp, #40]	; 0x28
   51a14:	mov	r1, r8
   51a18:	bl	15e08 <fputs@plt+0x4a20>
   51a1c:	mov	r0, r8
   51a20:	bl	11220 <strlen@plt>
   51a24:	ldr	r5, [sp, #44]	; 0x2c
   51a28:	bic	r0, r0, #-1073741824	; 0xc0000000
   51a2c:	add	r1, sp, #104	; 0x68
   51a30:	add	r0, r0, r7
   51a34:	str	r0, [sp, #104]	; 0x68
   51a38:	mov	r0, sl
   51a3c:	ldr	r2, [r5, r9, lsl #4]!
   51a40:	bl	6b190 <fputs@plt+0x59da8>
   51a44:	ldrb	r0, [r5, #13]
   51a48:	movw	r1, #58868	; 0xe5f4
   51a4c:	movt	r1, #8
   51a50:	add	r0, r1, r0, lsl #2
   51a54:	ldr	r5, [r0, #-260]	; 0xfffffefc
   51a58:	mov	r0, r5
   51a5c:	bl	11220 <strlen@plt>
   51a60:	ldr	r6, [sp, #104]	; 0x68
   51a64:	bic	r7, r0, #-1073741824	; 0xc0000000
   51a68:	mov	r2, r7
   51a6c:	add	r1, sl, r6
   51a70:	mov	r0, r1
   51a74:	mov	r1, r5
   51a78:	bl	11244 <memcpy@plt>
   51a7c:	ldr	r1, [sp, #68]	; 0x44
   51a80:	add	r7, r6, r7
   51a84:	ldr	r0, [sp, #40]	; 0x28
   51a88:	ldr	r2, [sp, #64]	; 0x40
   51a8c:	add	r9, r9, #1
   51a90:	str	r7, [sp, #104]	; 0x68
   51a94:	add	r8, sl, r7
   51a98:	ldrsh	r1, [r1, #34]	; 0x22
   51a9c:	sub	r0, r0, r7
   51aa0:	cmp	r9, r1
   51aa4:	blt	51a14 <fputs@plt+0x4062c>
   51aa8:	ldr	r3, [sp, #28]
   51aac:	movw	r2, #62776	; 0xf538
   51ab0:	mov	r1, r8
   51ab4:	movt	r2, #8
   51ab8:	bl	15e08 <fputs@plt+0x4a20>
   51abc:	ldr	r8, [sp, #52]	; 0x34
   51ac0:	ldr	r9, [sp, #48]	; 0x30
   51ac4:	ldr	r3, [sp, #68]	; 0x44
   51ac8:	ldr	r6, [sp, #32]
   51acc:	ldr	r7, [sp, #36]	; 0x24
   51ad0:	b	51324 <fputs@plt+0x3ff3c>
   51ad4:	ldrb	r0, [r8, #69]	; 0x45
   51ad8:	ldr	r3, [sp, #68]	; 0x44
   51adc:	ldr	r7, [sp, #36]	; 0x24
   51ae0:	cmp	r0, #0
   51ae4:	bne	51324 <fputs@plt+0x3ff3c>
   51ae8:	ldrb	r0, [r8, #70]	; 0x46
   51aec:	cmp	r0, #0
   51af0:	bne	51324 <fputs@plt+0x3ff3c>
   51af4:	mov	r0, #1
   51af8:	strb	r0, [r8, #69]	; 0x45
   51afc:	ldr	r1, [r8, #164]	; 0xa4
   51b00:	cmp	r1, #1
   51b04:	strge	r0, [r8, #248]	; 0xf8
   51b08:	ldr	r0, [r8, #256]	; 0x100
   51b0c:	add	r0, r0, #1
   51b10:	str	r0, [r8, #256]	; 0x100
   51b14:	b	51324 <fputs@plt+0x3ff3c>
   51b18:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   51b1c:	add	fp, sp, #28
   51b20:	sub	sp, sp, #52	; 0x34
   51b24:	mov	r6, r0
   51b28:	ldr	r4, [r0]
   51b2c:	ldr	r0, [r0, #488]	; 0x1e8
   51b30:	mov	r5, r1
   51b34:	cmp	r0, #0
   51b38:	beq	51c80 <fputs@plt+0x40898>
   51b3c:	vmov.i32	q8, #0	; 0x00000000
   51b40:	mov	r7, sp
   51b44:	mov	r2, #24
   51b48:	ldr	r1, [r5]
   51b4c:	ldr	r8, [r0, #4]
   51b50:	ldrsh	r9, [r0, #34]	; 0x22
   51b54:	ldrb	r0, [r4, #149]	; 0x95
   51b58:	mov	r3, r7
   51b5c:	vst1.64	{d16-d17}, [r3], r2
   51b60:	mov	r2, #0
   51b64:	str	r2, [r3]
   51b68:	str	r2, [sp, #20]
   51b6c:	str	r2, [sp, #16]
   51b70:	movw	r2, #18672	; 0x48f0
   51b74:	add	r0, r0, #4
   51b78:	cmp	r1, #0
   51b7c:	movt	r2, #6
   51b80:	str	r2, [sp, #8]
   51b84:	movw	r2, #18500	; 0x4844
   51b88:	movt	r2, #6
   51b8c:	str	r2, [sp, #4]
   51b90:	strb	r0, [sp, #20]
   51b94:	beq	51ba4 <fputs@plt+0x407bc>
   51b98:	mov	r0, sp
   51b9c:	bl	64900 <fputs@plt+0x53518>
   51ba0:	ldrb	r0, [sp, #20]
   51ba4:	sub	r1, r9, #1
   51ba8:	tst	r0, #255	; 0xff
   51bac:	beq	51c6c <fputs@plt+0x40884>
   51bb0:	add	r9, r8, r1, lsl #4
   51bb4:	mov	r0, r4
   51bb8:	ldr	r1, [r9, #4]!
   51bbc:	bl	47818 <fputs@plt+0x36430>
   51bc0:	vmov.i32	q8, #0	; 0x00000000
   51bc4:	add	r0, r7, #16
   51bc8:	mov	sl, #0
   51bcc:	vst1.64	{d16-d17}, [r0]
   51bd0:	mov	r0, #32
   51bd4:	vst1.64	{d16-d17}, [r7], r0
   51bd8:	mov	r0, #159	; 0x9f
   51bdc:	vst1.64	{d16-d17}, [r7]
   51be0:	strb	r0, [sp]
   51be4:	ldr	r6, [r5, #4]
   51be8:	cmp	r6, #0
   51bec:	beq	51c30 <fputs@plt+0x40848>
   51bf0:	ldr	r0, [r5, #8]
   51bf4:	sub	r8, r0, r6
   51bf8:	asr	r0, r8, #31
   51bfc:	adds	r2, r8, #1
   51c00:	adc	r3, r0, #0
   51c04:	mov	r0, r4
   51c08:	bl	238e0 <fputs@plt+0x124f8>
   51c0c:	cmp	r0, #0
   51c10:	beq	51c30 <fputs@plt+0x40848>
   51c14:	mov	r1, r6
   51c18:	mov	r2, r8
   51c1c:	mov	r7, r0
   51c20:	bl	11244 <memcpy@plt>
   51c24:	mov	r0, #0
   51c28:	mov	sl, r7
   51c2c:	strb	r0, [r7, r8]
   51c30:	str	sl, [sp, #8]
   51c34:	mov	r1, #4096	; 0x1000
   51c38:	mov	r2, #1
   51c3c:	mov	r3, #0
   51c40:	ldr	r0, [r5]
   51c44:	str	r1, [sp, #4]
   51c48:	mov	r1, sp
   51c4c:	str	r0, [sp, #12]
   51c50:	mov	r0, r4
   51c54:	bl	64c78 <fputs@plt+0x53890>
   51c58:	str	r0, [r9]
   51c5c:	mov	r0, r4
   51c60:	ldr	r1, [sp, #8]
   51c64:	bl	13dc4 <fputs@plt+0x29dc>
   51c68:	b	51c80 <fputs@plt+0x40898>
   51c6c:	ldr	r2, [r8, r1, lsl #4]
   51c70:	movw	r1, #5260	; 0x148c
   51c74:	mov	r0, r6
   51c78:	movt	r1, #9
   51c7c:	bl	1d2ec <fputs@plt+0xbf04>
   51c80:	ldr	r1, [r5]
   51c84:	mov	r0, r4
   51c88:	bl	47818 <fputs@plt+0x36430>
   51c8c:	sub	sp, fp, #28
   51c90:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   51c94:	push	{r4, r5, r6, r7, fp, lr}
   51c98:	add	fp, sp, #16
   51c9c:	mov	r6, r3
   51ca0:	mov	r7, r2
   51ca4:	mov	r4, r0
   51ca8:	cmp	r1, #72	; 0x48
   51cac:	bne	51cbc <fputs@plt+0x408d4>
   51cb0:	ldr	r0, [r4, #68]	; 0x44
   51cb4:	cmp	r0, #0
   51cb8:	beq	51cec <fputs@plt+0x40904>
   51cbc:	ldr	r2, [fp, #8]
   51cc0:	ldr	r0, [r4]
   51cc4:	uxtb	r1, r1
   51cc8:	mov	r3, #1
   51ccc:	bl	66b48 <fputs@plt+0x55760>
   51cd0:	mov	r5, r0
   51cd4:	ldr	r0, [r4]
   51cd8:	mov	r2, r7
   51cdc:	mov	r3, r6
   51ce0:	mov	r1, r5
   51ce4:	bl	6aa64 <fputs@plt+0x5967c>
   51ce8:	b	51d00 <fputs@plt+0x40918>
   51cec:	ldr	r0, [r4]
   51cf0:	mov	r1, r7
   51cf4:	mov	r2, r6
   51cf8:	bl	6a844 <fputs@plt+0x5945c>
   51cfc:	mov	r5, r0
   51d00:	cmp	r5, #0
   51d04:	beq	51d2c <fputs@plt+0x40944>
   51d08:	ldr	r1, [r4]
   51d0c:	ldr	r0, [r5, #24]
   51d10:	ldr	r2, [r1, #104]	; 0x68
   51d14:	cmp	r2, r0
   51d18:	bge	51d2c <fputs@plt+0x40944>
   51d1c:	movw	r1, #3595	; 0xe0b
   51d20:	mov	r0, r4
   51d24:	movt	r1, #9
   51d28:	bl	1d2ec <fputs@plt+0xbf04>
   51d2c:	mov	r0, r5
   51d30:	pop	{r4, r5, r6, r7, fp, pc}
   51d34:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   51d38:	add	fp, sp, #28
   51d3c:	sub	sp, sp, #68	; 0x44
   51d40:	ldr	r7, [r0, #488]	; 0x1e8
   51d44:	mov	r5, r1
   51d48:	mov	r4, r0
   51d4c:	cmp	r7, #0
   51d50:	beq	51fa8 <fputs@plt+0x40bc0>
   51d54:	ldrb	r0, [r4, #454]	; 0x1c6
   51d58:	cmp	r0, #0
   51d5c:	bne	51fa8 <fputs@plt+0x40bc0>
   51d60:	ldrb	r0, [r7, #42]	; 0x2a
   51d64:	tst	r0, #4
   51d68:	bne	51ee8 <fputs@plt+0x40b00>
   51d6c:	ldr	r1, [fp, #8]
   51d70:	orr	r0, r0, #4
   51d74:	cmp	r5, #0
   51d78:	strb	r0, [r7, #42]	; 0x2a
   51d7c:	str	r1, [sp, #44]	; 0x2c
   51d80:	str	r2, [sp, #40]	; 0x28
   51d84:	str	r3, [sp, #48]	; 0x30
   51d88:	str	r0, [sp, #36]	; 0x24
   51d8c:	beq	51f00 <fputs@plt+0x40b18>
   51d90:	ldr	r3, [r5]
   51d94:	cmp	r3, #1
   51d98:	blt	51f34 <fputs@plt+0x40b4c>
   51d9c:	ldr	r6, [r5, #4]
   51da0:	str	r4, [sp, #32]
   51da4:	str	r5, [sp, #28]
   51da8:	mov	r0, #0
   51dac:	mvn	sl, #0
   51db0:	mov	r5, #0
   51db4:	str	r0, [fp, #-44]	; 0xffffffd4
   51db8:	str	r3, [fp, #-32]	; 0xffffffe0
   51dbc:	str	r7, [fp, #-36]	; 0xffffffdc
   51dc0:	str	r6, [fp, #-40]	; 0xffffffd8
   51dc4:	add	r0, r5, r5, lsl #2
   51dc8:	ldr	r1, [r6, r0, lsl #2]
   51dcc:	mov	r0, #0
   51dd0:	cmp	r1, #0
   51dd4:	beq	51e14 <fputs@plt+0x40a2c>
   51dd8:	ldr	r0, [r1, #4]
   51ddc:	tst	r0, #4096	; 0x1000
   51de0:	beq	51e10 <fputs@plt+0x40a28>
   51de4:	tst	r0, #262144	; 0x40000
   51de8:	bne	51df4 <fputs@plt+0x40a0c>
   51dec:	add	r0, r1, #12
   51df0:	b	51dfc <fputs@plt+0x40a14>
   51df4:	ldr	r0, [r1, #20]
   51df8:	ldr	r0, [r0, #4]
   51dfc:	ldr	r1, [r0]
   51e00:	cmp	r1, #0
   51e04:	bne	51dd8 <fputs@plt+0x409f0>
   51e08:	mov	r0, #0
   51e0c:	b	51e14 <fputs@plt+0x40a2c>
   51e10:	mov	r0, r1
   51e14:	ldrb	r1, [r0]
   51e18:	cmp	r1, #95	; 0x5f
   51e1c:	beq	51e34 <fputs@plt+0x40a4c>
   51e20:	cmp	r1, #97	; 0x61
   51e24:	bne	51e50 <fputs@plt+0x40a68>
   51e28:	mov	r1, #27
   51e2c:	strb	r1, [r0]
   51e30:	b	51e58 <fputs@plt+0x40a70>
   51e34:	ldr	r1, [r0, #12]
   51e38:	ldrb	r2, [r1]
   51e3c:	cmp	r2, #97	; 0x61
   51e40:	bne	51ec4 <fputs@plt+0x40adc>
   51e44:	mov	r2, #27
   51e48:	strb	r2, [r1]
   51e4c:	ldrb	r1, [r0]
   51e50:	cmp	r1, #27
   51e54:	bne	51ec4 <fputs@plt+0x40adc>
   51e58:	ldrsh	r9, [r7, #34]	; 0x22
   51e5c:	cmp	r9, #1
   51e60:	blt	51e9c <fputs@plt+0x40ab4>
   51e64:	ldr	r4, [r7, #4]
   51e68:	ldr	r6, [r0, #8]
   51e6c:	mov	sl, #0
   51e70:	mov	r8, r4
   51e74:	ldr	r1, [r8]
   51e78:	mov	r0, r6
   51e7c:	bl	1606c <fputs@plt+0x4c84>
   51e80:	cmp	r0, #0
   51e84:	beq	51ea4 <fputs@plt+0x40abc>
   51e88:	add	sl, sl, #1
   51e8c:	add	r8, r8, #16
   51e90:	cmp	sl, r9
   51e94:	blt	51e74 <fputs@plt+0x40a8c>
   51e98:	b	51eb8 <fputs@plt+0x40ad0>
   51e9c:	mov	sl, #0
   51ea0:	b	51ec4 <fputs@plt+0x40adc>
   51ea4:	add	r0, r4, sl, lsl #4
   51ea8:	str	r8, [fp, #-44]	; 0xffffffd4
   51eac:	ldrb	r1, [r0, #15]
   51eb0:	orr	r1, r1, #1
   51eb4:	strb	r1, [r0, #15]
   51eb8:	ldr	r3, [fp, #-32]	; 0xffffffe0
   51ebc:	ldr	r7, [fp, #-36]	; 0xffffffdc
   51ec0:	ldr	r6, [fp, #-40]	; 0xffffffd8
   51ec4:	add	r5, r5, #1
   51ec8:	cmp	r5, r3
   51ecc:	bne	51dc4 <fputs@plt+0x409dc>
   51ed0:	ldr	r4, [sp, #32]
   51ed4:	ldr	r5, [sp, #28]
   51ed8:	sub	r0, r3, #1
   51edc:	clz	r0, r0
   51ee0:	lsr	r0, r0, #5
   51ee4:	b	51f24 <fputs@plt+0x40b3c>
   51ee8:	ldr	r2, [r7]
   51eec:	movw	r1, #5305	; 0x14b9
   51ef0:	mov	r0, r4
   51ef4:	movt	r1, #9
   51ef8:	bl	1d2ec <fputs@plt+0xbf04>
   51efc:	b	51fa8 <fputs@plt+0x40bc0>
   51f00:	ldrsh	r1, [r7, #34]	; 0x22
   51f04:	ldr	r0, [r7, #4]
   51f08:	sub	sl, r1, #1
   51f0c:	add	r1, r0, sl, lsl #4
   51f10:	ldrb	r0, [r1, #15]
   51f14:	str	r1, [fp, #-44]	; 0xffffffd4
   51f18:	orr	r0, r0, #1
   51f1c:	strb	r0, [r1, #15]
   51f20:	mov	r0, #1
   51f24:	cmp	r0, #0
   51f28:	ldr	r0, [fp, #-44]	; 0xffffffd4
   51f2c:	cmpne	r0, #0
   51f30:	bne	51fbc <fputs@plt+0x40bd4>
   51f34:	ldr	r0, [sp, #48]	; 0x30
   51f38:	cmp	r0, #0
   51f3c:	beq	51f54 <fputs@plt+0x40b6c>
   51f40:	movw	r1, #5346	; 0x14e2
   51f44:	mov	r0, r4
   51f48:	movt	r1, #9
   51f4c:	bl	1d2ec <fputs@plt+0xbf04>
   51f50:	b	51fa8 <fputs@plt+0x40bc0>
   51f54:	str	r5, [sp]
   51f58:	mov	r0, #0
   51f5c:	mov	r2, #0
   51f60:	mov	r3, #0
   51f64:	ldr	r1, [sp, #40]	; 0x28
   51f68:	str	r0, [sp, #8]
   51f6c:	str	r0, [sp, #12]
   51f70:	str	r1, [sp, #4]
   51f74:	ldr	r1, [sp, #44]	; 0x2c
   51f78:	str	r0, [sp, #20]
   51f7c:	mov	r0, r4
   51f80:	str	r1, [sp, #16]
   51f84:	mov	r1, #0
   51f88:	bl	52040 <fputs@plt+0x40c58>
   51f8c:	cmp	r0, #0
   51f90:	beq	51fa4 <fputs@plt+0x40bbc>
   51f94:	ldrb	r1, [r0, #55]	; 0x37
   51f98:	and	r1, r1, #252	; 0xfc
   51f9c:	orr	r1, r1, #2
   51fa0:	strb	r1, [r0, #55]	; 0x37
   51fa4:	mov	r5, #0
   51fa8:	ldr	r0, [r4]
   51fac:	mov	r1, r5
   51fb0:	sub	sp, fp, #28
   51fb4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   51fb8:	b	478b8 <fputs@plt+0x364d0>
   51fbc:	mov	r1, r0
   51fc0:	ldrb	r0, [r0, #15]
   51fc4:	tst	r0, #4
   51fc8:	bne	51fd8 <fputs@plt+0x40bf0>
   51fcc:	movw	r0, #38315	; 0x95ab
   51fd0:	movt	r0, #8
   51fd4:	b	51fec <fputs@plt+0x40c04>
   51fd8:	ldr	r6, [r1]
   51fdc:	mov	r0, r6
   51fe0:	bl	11220 <strlen@plt>
   51fe4:	add	r0, r6, r0
   51fe8:	add	r0, r0, #1
   51fec:	movw	r1, #37830	; 0x93c6
   51ff0:	movt	r1, #8
   51ff4:	bl	1606c <fputs@plt+0x4c84>
   51ff8:	ldr	r1, [sp, #44]	; 0x2c
   51ffc:	cmp	r1, #1
   52000:	beq	51f34 <fputs@plt+0x40b4c>
   52004:	cmp	r0, #0
   52008:	bne	51f34 <fputs@plt+0x40b4c>
   5200c:	ldr	r0, [sp, #40]	; 0x28
   52010:	ldr	r1, [sp, #36]	; 0x24
   52014:	cmp	r5, #0
   52018:	strb	r0, [r7, #43]	; 0x2b
   5201c:	ldr	r0, [sp, #48]	; 0x30
   52020:	strh	sl, [r7, #32]
   52024:	orr	r0, r1, r0, lsl #3
   52028:	strb	r0, [r7, #42]	; 0x2a
   5202c:	beq	51fa4 <fputs@plt+0x40bbc>
   52030:	ldr	r0, [r5, #4]
   52034:	ldrb	r0, [r0, #12]
   52038:	strb	r0, [r4, #452]	; 0x1c4
   5203c:	b	51fa8 <fputs@plt+0x40bc0>
   52040:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   52044:	add	fp, sp, #28
   52048:	sub	sp, sp, #4
   5204c:	vpush	{d8-d9}
   52050:	sub	sp, sp, #208	; 0xd0
   52054:	ldr	r4, [r0]
   52058:	mov	sl, #0
   5205c:	mov	r7, r0
   52060:	ldr	r9, [fp, #20]
   52064:	ldr	r6, [fp, #8]
   52068:	str	r3, [sp, #52]	; 0x34
   5206c:	str	sl, [sp, #60]	; 0x3c
   52070:	str	sl, [sp, #56]	; 0x38
   52074:	ldrb	r0, [r4, #69]	; 0x45
   52078:	cmp	r0, #0
   5207c:	bne	524dc <fputs@plt+0x410f4>
   52080:	ldrb	r0, [r7, #454]	; 0x1c6
   52084:	mov	sl, #0
   52088:	cmp	r0, #0
   5208c:	bne	524dc <fputs@plt+0x410f4>
   52090:	ldr	r0, [r7, #68]	; 0x44
   52094:	mov	sl, #0
   52098:	cmp	r0, #0
   5209c:	bgt	524dc <fputs@plt+0x410f4>
   520a0:	mov	r0, r7
   520a4:	mov	r5, r2
   520a8:	mov	r8, r1
   520ac:	bl	49db0 <fputs@plt+0x389c8>
   520b0:	mov	sl, #0
   520b4:	cmp	r0, #0
   520b8:	bne	524dc <fputs@plt+0x410f4>
   520bc:	ldr	r0, [sp, #52]	; 0x34
   520c0:	cmp	r0, #0
   520c4:	beq	521d4 <fputs@plt+0x40dec>
   520c8:	add	r3, sp, #60	; 0x3c
   520cc:	mov	r0, r7
   520d0:	mov	r1, r8
   520d4:	mov	r2, r5
   520d8:	bl	665d4 <fputs@plt+0x551ec>
   520dc:	cmp	r0, #0
   520e0:	bmi	524d8 <fputs@plt+0x410f0>
   520e4:	mov	r8, r0
   520e8:	ldrb	r0, [r4, #149]	; 0x95
   520ec:	cmp	r0, #0
   520f0:	bne	52128 <fputs@plt+0x40d40>
   520f4:	ldr	r1, [sp, #52]	; 0x34
   520f8:	mov	r0, r7
   520fc:	bl	6b2cc <fputs@plt+0x59ee4>
   52100:	cmp	r0, #0
   52104:	beq	52128 <fputs@plt+0x40d40>
   52108:	ldr	r1, [r5, #4]
   5210c:	cmp	r1, #0
   52110:	bne	52128 <fputs@plt+0x40d40>
   52114:	ldr	r1, [r4, #16]
   52118:	ldr	r0, [r0, #64]	; 0x40
   5211c:	ldr	r1, [r1, #28]
   52120:	cmp	r0, r1
   52124:	movweq	r8, #1
   52128:	ldr	r0, [r7]
   5212c:	str	r7, [sp, #64]	; 0x40
   52130:	ldr	r5, [sp, #52]	; 0x34
   52134:	ldr	r0, [r0, #16]
   52138:	ldr	r1, [r0, r8, lsl #4]!
   5213c:	str	r1, [sp, #76]	; 0x4c
   52140:	sub	r1, r8, #1
   52144:	clz	r1, r1
   52148:	ldr	r0, [r0, #12]
   5214c:	lsr	r1, r1, #5
   52150:	str	r1, [sp, #72]	; 0x48
   52154:	movw	r1, #7023	; 0x1b6f
   52158:	movt	r1, #9
   5215c:	str	r1, [sp, #80]	; 0x50
   52160:	ldr	r1, [sp, #60]	; 0x3c
   52164:	str	r1, [sp, #84]	; 0x54
   52168:	str	r1, [sp, #48]	; 0x30
   5216c:	str	r0, [sp, #68]	; 0x44
   52170:	add	r0, sp, #64	; 0x40
   52174:	mov	r1, r5
   52178:	bl	6b330 <fputs@plt+0x59f48>
   5217c:	add	r2, r5, #8
   52180:	mov	r0, r7
   52184:	mov	r1, #0
   52188:	mov	r5, r8
   5218c:	mov	sl, #0
   52190:	bl	6a37c <fputs@plt+0x58f94>
   52194:	cmp	r0, #0
   52198:	beq	524dc <fputs@plt+0x410f4>
   5219c:	mov	r8, r0
   521a0:	cmp	r5, #1
   521a4:	mov	sl, r5
   521a8:	bne	52234 <fputs@plt+0x40e4c>
   521ac:	ldr	r1, [r4, #16]
   521b0:	ldr	r0, [r8, #64]	; 0x40
   521b4:	ldr	r1, [r1, #28]
   521b8:	cmp	r1, r0
   521bc:	beq	52234 <fputs@plt+0x40e4c>
   521c0:	ldr	r2, [r8]
   521c4:	movw	r1, #5402	; 0x151a
   521c8:	mov	r0, r7
   521cc:	movt	r1, #9
   521d0:	b	524d4 <fputs@plt+0x410ec>
   521d4:	ldr	r8, [r7, #488]	; 0x1e8
   521d8:	cmp	r8, #0
   521dc:	beq	524d8 <fputs@plt+0x410f0>
   521e0:	ldr	r1, [r8, #64]	; 0x40
   521e4:	cmp	r1, #0
   521e8:	beq	52264 <fputs@plt+0x40e7c>
   521ec:	ldr	r0, [r4, #20]
   521f0:	cmp	r0, #1
   521f4:	blt	52274 <fputs@plt+0x40e8c>
   521f8:	ldr	r2, [r4, #16]
   521fc:	mov	sl, #0
   52200:	add	r2, r2, #12
   52204:	ldr	r3, [r2, sl, lsl #4]
   52208:	cmp	r3, r1
   5220c:	beq	5226c <fputs@plt+0x40e84>
   52210:	add	sl, sl, #1
   52214:	cmp	r0, sl
   52218:	bne	52204 <fputs@plt+0x40e1c>
   5221c:	mov	r1, #0
   52220:	mov	sl, r0
   52224:	str	r1, [sp, #48]	; 0x30
   52228:	mov	r1, #0
   5222c:	str	r1, [sp, #40]	; 0x28
   52230:	b	52288 <fputs@plt+0x40ea0>
   52234:	ldrb	r0, [r8, #42]	; 0x2a
   52238:	tst	r0, #32
   5223c:	beq	52280 <fputs@plt+0x40e98>
   52240:	ldr	r0, [r8, #8]
   52244:	cmp	r0, #0
   52248:	beq	52280 <fputs@plt+0x40e98>
   5224c:	ldrb	r1, [r0, #55]	; 0x37
   52250:	and	r1, r1, #3
   52254:	cmp	r1, #2
   52258:	beq	52284 <fputs@plt+0x40e9c>
   5225c:	ldr	r0, [r0, #20]
   52260:	b	52244 <fputs@plt+0x40e5c>
   52264:	movw	sl, #48576	; 0xbdc0
   52268:	movt	sl, #65520	; 0xfff0
   5226c:	mov	r0, #0
   52270:	b	5227c <fputs@plt+0x40e94>
   52274:	mov	r0, #0
   52278:	mov	sl, #0
   5227c:	str	r0, [sp, #48]	; 0x30
   52280:	mov	r0, #0
   52284:	str	r0, [sp, #40]	; 0x28
   52288:	ldr	r0, [r4, #16]
   5228c:	ldr	r5, [r8]
   52290:	movw	r1, #3274	; 0xcca
   52294:	mov	r2, #7
   52298:	movt	r1, #9
   5229c:	str	r0, [sp, #44]	; 0x2c
   522a0:	mov	r0, r5
   522a4:	bl	13510 <fputs@plt+0x2128>
   522a8:	cmp	r0, #0
   522ac:	bne	522bc <fputs@plt+0x40ed4>
   522b0:	ldrb	r0, [r4, #149]	; 0x95
   522b4:	cmp	r0, #0
   522b8:	beq	52378 <fputs@plt+0x40f90>
   522bc:	ldr	r0, [r8, #12]
   522c0:	cmp	r0, #0
   522c4:	beq	522d4 <fputs@plt+0x40eec>
   522c8:	movw	r1, #5490	; 0x1572
   522cc:	movt	r1, #9
   522d0:	b	5236c <fputs@plt+0x40f84>
   522d4:	ldrb	r0, [r8, #42]	; 0x2a
   522d8:	tst	r0, #16
   522dc:	bne	52364 <fputs@plt+0x40f7c>
   522e0:	ldr	r1, [sp, #48]	; 0x30
   522e4:	cmp	r1, #0
   522e8:	beq	523c0 <fputs@plt+0x40fd8>
   522ec:	mov	r0, r4
   522f0:	bl	664dc <fputs@plt+0x550f4>
   522f4:	cmp	r0, #0
   522f8:	beq	524d8 <fputs@plt+0x410f0>
   522fc:	mov	r5, r0
   52300:	mov	r0, r7
   52304:	str	sl, [sp, #36]	; 0x24
   52308:	mov	r1, r5
   5230c:	bl	66650 <fputs@plt+0x55268>
   52310:	mov	sl, #0
   52314:	cmp	r0, #0
   52318:	bne	524e0 <fputs@plt+0x410f8>
   5231c:	ldrb	r0, [r4, #149]	; 0x95
   52320:	cmp	r0, #0
   52324:	beq	52524 <fputs@plt+0x4113c>
   52328:	ldr	sl, [sp, #36]	; 0x24
   5232c:	ldr	r0, [sp, #44]	; 0x2c
   52330:	mov	r1, r5
   52334:	ldr	r2, [r0, sl, lsl #4]
   52338:	mov	r0, r4
   5233c:	bl	46d50 <fputs@plt+0x35968>
   52340:	cmp	r0, #0
   52344:	beq	523fc <fputs@plt+0x41014>
   52348:	ldr	r0, [fp, #28]
   5234c:	cmp	r0, #0
   52350:	beq	52558 <fputs@plt+0x41170>
   52354:	mov	r0, r7
   52358:	mov	r1, sl
   5235c:	bl	65ea8 <fputs@plt+0x54ac0>
   52360:	b	5256c <fputs@plt+0x41184>
   52364:	movw	r1, #5515	; 0x158b
   52368:	movt	r1, #9
   5236c:	mov	r0, r7
   52370:	bl	1d2ec <fputs@plt+0xbf04>
   52374:	b	524d8 <fputs@plt+0x410f0>
   52378:	movw	r1, #47732	; 0xba74
   5237c:	movw	ip, #5452	; 0x154c
   52380:	mov	r0, #0
   52384:	movt	r1, #8
   52388:	movt	ip, #9
   5238c:	add	r2, r5, r0
   52390:	ldrb	r2, [r2, #7]
   52394:	cmp	r2, #0
   52398:	beq	524b0 <fputs@plt+0x410c8>
   5239c:	ldrb	r3, [r1, r2]
   523a0:	ldrb	r2, [ip, r0]
   523a4:	ldrb	r2, [r1, r2]
   523a8:	cmp	r3, r2
   523ac:	bne	524bc <fputs@plt+0x410d4>
   523b0:	add	r0, r0, #1
   523b4:	cmp	r0, #9
   523b8:	bne	5238c <fputs@plt+0x40fa4>
   523bc:	b	522bc <fputs@plt+0x40ed4>
   523c0:	ldr	r0, [r8, #8]
   523c4:	mov	r3, #1
   523c8:	cmp	r0, #0
   523cc:	beq	523dc <fputs@plt+0x40ff4>
   523d0:	ldr	r0, [r0, #20]
   523d4:	add	r3, r3, #1
   523d8:	b	523c8 <fputs@plt+0x40fe0>
   523dc:	movw	r1, #5607	; 0x15e7
   523e0:	mov	r0, r4
   523e4:	mov	r2, r5
   523e8:	movt	r1, #9
   523ec:	bl	1d370 <fputs@plt+0xbf88>
   523f0:	mov	r5, r0
   523f4:	cmp	r0, #0
   523f8:	beq	524d8 <fputs@plt+0x410f0>
   523fc:	ldr	r0, [sp, #44]	; 0x2c
   52400:	str	r8, [sp, #32]
   52404:	movw	r2, #65161	; 0xfe89
   52408:	cmp	sl, #1
   5240c:	mov	r1, #18
   52410:	mov	r3, #0
   52414:	str	sl, [sp, #36]	; 0x24
   52418:	movt	r2, #8
   5241c:	ldr	r8, [r0, sl, lsl #4]
   52420:	movw	r0, #65142	; 0xfe76
   52424:	mov	sl, #0
   52428:	movt	r0, #8
   5242c:	moveq	r2, r0
   52430:	mov	r0, r7
   52434:	str	r2, [sp, #20]
   52438:	str	r8, [sp]
   5243c:	bl	66430 <fputs@plt+0x55048>
   52440:	cmp	r0, #0
   52444:	bne	524e0 <fputs@plt+0x410f8>
   52448:	ldr	r0, [sp, #32]
   5244c:	mov	r1, #1
   52450:	mov	r2, r5
   52454:	ldr	r3, [r0]
   52458:	ldr	r0, [sp, #36]	; 0x24
   5245c:	str	r8, [sp]
   52460:	cmp	r0, #1
   52464:	mov	r0, r7
   52468:	movweq	r1, #3
   5246c:	bl	66430 <fputs@plt+0x55048>
   52470:	cmp	r0, #0
   52474:	bne	524e0 <fputs@plt+0x410f8>
   52478:	cmp	r6, #0
   5247c:	beq	52574 <fputs@plt+0x4118c>
   52480:	ldr	r1, [r7]
   52484:	ldr	r0, [r6]
   52488:	ldr	r1, [r1, #100]	; 0x64
   5248c:	cmp	r0, r1
   52490:	ble	525f8 <fputs@plt+0x41210>
   52494:	movw	r1, #7680	; 0x1e00
   52498:	movw	r2, #7023	; 0x1b6f
   5249c:	mov	r0, r7
   524a0:	movt	r1, #9
   524a4:	movt	r2, #9
   524a8:	bl	1d2ec <fputs@plt+0xbf04>
   524ac:	b	525f8 <fputs@plt+0x41210>
   524b0:	ldrb	r0, [ip, r0]
   524b4:	mov	r3, #0
   524b8:	ldrb	r2, [r1, r0]
   524bc:	cmp	r3, r2
   524c0:	beq	522bc <fputs@plt+0x40ed4>
   524c4:	movw	r1, #5462	; 0x1556
   524c8:	mov	r0, r7
   524cc:	mov	r2, r5
   524d0:	movt	r1, #9
   524d4:	bl	1d2ec <fputs@plt+0xbf04>
   524d8:	mov	sl, #0
   524dc:	mov	r5, #0
   524e0:	mov	r0, r4
   524e4:	mov	r1, r9
   524e8:	bl	47818 <fputs@plt+0x36430>
   524ec:	mov	r0, r4
   524f0:	mov	r1, r6
   524f4:	bl	478b8 <fputs@plt+0x364d0>
   524f8:	ldr	r1, [sp, #52]	; 0x34
   524fc:	mov	r0, r4
   52500:	bl	479ec <fputs@plt+0x36604>
   52504:	mov	r0, r4
   52508:	mov	r1, r5
   5250c:	bl	13dc4 <fputs@plt+0x29dc>
   52510:	mov	r0, sl
   52514:	sub	sp, fp, #48	; 0x30
   52518:	vpop	{d8-d9}
   5251c:	add	sp, sp, #4
   52520:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   52524:	mov	r0, r4
   52528:	mov	r1, r5
   5252c:	mov	r2, #0
   52530:	mov	sl, #0
   52534:	bl	227d4 <fputs@plt+0x113ec>
   52538:	cmp	r0, #0
   5253c:	beq	52328 <fputs@plt+0x40f40>
   52540:	movw	r1, #5549	; 0x15ad
   52544:	mov	r0, r7
   52548:	mov	r2, r5
   5254c:	movt	r1, #9
   52550:	bl	1d2ec <fputs@plt+0xbf04>
   52554:	b	524e0 <fputs@plt+0x410f8>
   52558:	movw	r1, #5583	; 0x15cf
   5255c:	mov	r0, r7
   52560:	mov	r2, r5
   52564:	movt	r1, #9
   52568:	bl	1d2ec <fputs@plt+0xbf04>
   5256c:	mov	sl, #0
   52570:	b	524e0 <fputs@plt+0x410f8>
   52574:	ldr	r1, [sp, #32]
   52578:	ldrsh	r0, [r1, #34]	; 0x22
   5257c:	ldr	r1, [r1, #4]
   52580:	add	r0, r1, r0, lsl #4
   52584:	ldr	r0, [r0, #-16]
   52588:	cmp	r0, #0
   5258c:	str	r0, [sp, #120]	; 0x78
   52590:	beq	525a0 <fputs@plt+0x411b8>
   52594:	bl	11220 <strlen@plt>
   52598:	bic	r0, r0, #-1073741824	; 0xc0000000
   5259c:	b	525a4 <fputs@plt+0x411bc>
   525a0:	mov	r0, #0
   525a4:	str	r0, [sp, #124]	; 0x7c
   525a8:	add	r2, sp, #120	; 0x78
   525ac:	mov	r0, r4
   525b0:	mov	r1, #27
   525b4:	mov	r3, #0
   525b8:	mov	sl, #0
   525bc:	bl	66b48 <fputs@plt+0x55760>
   525c0:	mov	r2, r0
   525c4:	mov	r0, r7
   525c8:	mov	r1, #0
   525cc:	bl	57450 <fputs@plt+0x46068>
   525d0:	cmp	r0, #0
   525d4:	beq	52ae8 <fputs@plt+0x41700>
   525d8:	mov	r6, r0
   525dc:	ldr	r0, [fp, #24]
   525e0:	cmp	r0, #0
   525e4:	bmi	525f8 <fputs@plt+0x41210>
   525e8:	ldm	r6, {r1, r2}
   525ec:	add	r1, r1, r1, lsl #2
   525f0:	add	r1, r2, r1, lsl #2
   525f4:	strb	r0, [r1, #-8]
   525f8:	ldr	r0, [r6]
   525fc:	cmp	r0, #1
   52600:	str	r0, [sp, #24]
   52604:	blt	5267c <fputs@plt+0x41294>
   52608:	ldr	sl, [r6, #4]
   5260c:	ldr	r2, [sp, #24]
   52610:	mov	r8, #0
   52614:	mov	r3, #0
   52618:	ldr	r0, [sl]
   5261c:	ldrb	r1, [r0]
   52620:	cmp	r1, #95	; 0x5f
   52624:	bne	52658 <fputs@plt+0x41270>
   52628:	ldr	r0, [r0, #8]
   5262c:	cmp	r0, #0
   52630:	beq	5264c <fputs@plt+0x41264>
   52634:	str	r3, [sp, #28]
   52638:	bl	11220 <strlen@plt>
   5263c:	ldr	r3, [sp, #28]
   52640:	ldr	r2, [sp, #24]
   52644:	bic	r0, r0, #-1073741824	; 0xc0000000
   52648:	b	52650 <fputs@plt+0x41268>
   5264c:	mov	r0, #0
   52650:	add	r0, r3, r0
   52654:	add	r3, r0, #1
   52658:	add	r8, r8, #1
   5265c:	add	sl, sl, #20
   52660:	cmp	r8, r2
   52664:	blt	52618 <fputs@plt+0x41230>
   52668:	mov	sl, r3
   5266c:	cmp	r5, #0
   52670:	bne	52680 <fputs@plt+0x41298>
   52674:	mov	r8, #0
   52678:	b	5268c <fputs@plt+0x412a4>
   5267c:	mov	sl, #0
   52680:	mov	r0, r5
   52684:	bl	11220 <strlen@plt>
   52688:	bic	r8, r0, #-1073741824	; 0xc0000000
   5268c:	ldr	r0, [sp, #40]	; 0x28
   52690:	cmp	r0, #0
   52694:	beq	526a4 <fputs@plt+0x412bc>
   52698:	ldr	r0, [sp, #40]	; 0x28
   5269c:	ldrh	r0, [r0, #50]	; 0x32
   526a0:	b	526a8 <fputs@plt+0x412c0>
   526a4:	mov	r0, #1
   526a8:	ldr	r1, [sp, #24]
   526ac:	add	r3, sp, #56	; 0x38
   526b0:	add	r0, r0, r1
   526b4:	sxth	r1, r0
   526b8:	add	r0, sl, r8
   526bc:	add	r2, r0, #1
   526c0:	mov	r0, r4
   526c4:	bl	6b428 <fputs@plt+0x5a040>
   526c8:	str	r0, [sp, #28]
   526cc:	ldrb	r0, [r4, #69]	; 0x45
   526d0:	cmp	r0, #0
   526d4:	beq	526ec <fputs@plt+0x41304>
   526d8:	ldr	r0, [sp, #28]
   526dc:	mov	sl, #0
   526e0:	cmp	r0, #0
   526e4:	bne	52d64 <fputs@plt+0x4197c>
   526e8:	b	524e0 <fputs@plt+0x410f8>
   526ec:	ldr	r0, [sp, #56]	; 0x38
   526f0:	ldr	sl, [sp, #28]
   526f4:	add	r2, r8, #1
   526f8:	add	r1, r0, r2
   526fc:	str	r0, [sl]
   52700:	str	r1, [sp, #56]	; 0x38
   52704:	mov	r1, r5
   52708:	bl	11244 <memcpy@plt>
   5270c:	ldr	r1, [fp, #12]
   52710:	ldr	r0, [sp, #32]
   52714:	strb	r1, [sl, #54]	; 0x36
   52718:	str	r0, [sl, #12]
   5271c:	cmp	r1, #0
   52720:	mov	r0, r1
   52724:	ldr	r1, [sp, #48]	; 0x30
   52728:	movwne	r0, #1
   5272c:	cmp	r9, #0
   52730:	clz	r1, r1
   52734:	lsr	r1, r1, #5
   52738:	orr	r0, r1, r0, lsl #3
   5273c:	ldrb	r1, [sl, #55]	; 0x37
   52740:	and	r1, r1, #244	; 0xf4
   52744:	orr	r0, r0, r1
   52748:	ldr	r1, [sp, #36]	; 0x24
   5274c:	strb	r0, [sl, #55]	; 0x37
   52750:	ldr	r0, [r4, #16]
   52754:	add	r0, r0, r1, lsl #4
   52758:	ldr	r0, [r0, #12]
   5275c:	str	r0, [sl, #24]
   52760:	ldr	r0, [r6]
   52764:	strh	r0, [sl, #50]	; 0x32
   52768:	beq	527e4 <fputs@plt+0x413fc>
   5276c:	vmov.i32	q8, #0	; 0x00000000
   52770:	add	r8, sp, #88	; 0x58
   52774:	add	sl, sp, #120	; 0x78
   52778:	mov	r1, #0
   5277c:	mov	r2, #80	; 0x50
   52780:	add	r0, r8, #8
   52784:	vst1.64	{d16-d17}, [r0]
   52788:	mov	r0, #0
   5278c:	str	r0, [sp, #116]	; 0x74
   52790:	str	r0, [sp, #112]	; 0x70
   52794:	mov	r0, sl
   52798:	bl	1119c <memset@plt>
   5279c:	ldr	r1, [sp, #32]
   527a0:	mov	r0, #1
   527a4:	str	r0, [sp, #120]	; 0x78
   527a8:	ldr	r0, [r1]
   527ac:	str	r1, [sp, #144]	; 0x90
   527b0:	mvn	r1, #0
   527b4:	str	r7, [sp, #88]	; 0x58
   527b8:	str	sl, [sp, #92]	; 0x5c
   527bc:	str	r1, [sp, #172]	; 0xac
   527c0:	mov	r1, #16
   527c4:	strh	r1, [sp, #116]	; 0x74
   527c8:	mov	r1, r9
   527cc:	str	r0, [sp, #136]	; 0x88
   527d0:	mov	r0, r8
   527d4:	bl	66d7c <fputs@plt+0x55994>
   527d8:	ldr	r0, [sp, #28]
   527dc:	str	r9, [r0, #36]	; 0x24
   527e0:	ldr	r0, [r6]
   527e4:	cmp	r0, #1
   527e8:	blt	52af0 <fputs@plt+0x41708>
   527ec:	ldr	r0, [sp, #36]	; 0x24
   527f0:	ldr	r1, [sp, #44]	; 0x2c
   527f4:	ldr	r2, [r6, #4]
   527f8:	vmov.i32	q4, #0	; 0x00000000
   527fc:	add	r0, r1, r0, lsl #4
   52800:	ldr	r0, [r0, #12]
   52804:	ldrb	r0, [r0, #76]	; 0x4c
   52808:	str	r0, [sp, #16]
   5280c:	add	r0, sp, #88	; 0x58
   52810:	add	r0, r0, #8
   52814:	str	r0, [sp, #24]
   52818:	mov	r0, #0
   5281c:	str	r0, [sp, #48]	; 0x30
   52820:	ldr	sl, [r2]
   52824:	ldr	r8, [sp, #32]
   52828:	str	r2, [sp, #44]	; 0x2c
   5282c:	ldrb	r0, [sl]
   52830:	cmp	r0, #95	; 0x5f
   52834:	beq	52848 <fputs@plt+0x41460>
   52838:	cmp	r0, #97	; 0x61
   5283c:	moveq	r0, #27
   52840:	strbeq	r0, [sl]
   52844:	b	5285c <fputs@plt+0x41474>
   52848:	ldr	r0, [sl, #12]
   5284c:	ldrb	r1, [r0]
   52850:	cmp	r1, #97	; 0x61
   52854:	moveq	r1, #27
   52858:	strbeq	r1, [r0]
   5285c:	ldr	r0, [sp, #24]
   52860:	mov	r9, #0
   52864:	mov	r1, #20
   52868:	mov	r2, #80	; 0x50
   5286c:	str	r9, [r0, #16]
   52870:	vst1.64	{d8-d9}, [r0], r1
   52874:	mov	r1, #0
   52878:	str	r9, [r0]
   5287c:	add	r0, sp, #120	; 0x78
   52880:	bl	1119c <memset@plt>
   52884:	mov	r0, #1
   52888:	add	r1, sp, #120	; 0x78
   5288c:	str	r0, [sp, #120]	; 0x78
   52890:	ldr	r0, [r8]
   52894:	str	r7, [sp, #88]	; 0x58
   52898:	str	r1, [sp, #92]	; 0x5c
   5289c:	mvn	r1, #0
   528a0:	str	r8, [sp, #144]	; 0x90
   528a4:	str	r1, [sp, #172]	; 0xac
   528a8:	mov	r1, #32
   528ac:	strh	r1, [sp, #116]	; 0x74
   528b0:	mov	r1, sl
   528b4:	str	r0, [sp, #136]	; 0x88
   528b8:	add	r0, sp, #88	; 0x58
   528bc:	bl	66d7c <fputs@plt+0x55994>
   528c0:	ldr	r0, [r7, #68]	; 0x44
   528c4:	cmp	r0, #0
   528c8:	bne	52d60 <fputs@plt+0x41978>
   528cc:	ldr	r0, [sp, #44]	; 0x2c
   528d0:	ldr	r1, [r0]
   528d4:	mov	r0, #0
   528d8:	cmp	r1, #0
   528dc:	beq	52910 <fputs@plt+0x41528>
   528e0:	ldr	r2, [r1, #4]
   528e4:	tst	r2, #4096	; 0x1000
   528e8:	beq	5290c <fputs@plt+0x41524>
   528ec:	tst	r2, #262144	; 0x40000
   528f0:	bne	528fc <fputs@plt+0x41514>
   528f4:	add	r1, r1, #12
   528f8:	b	52904 <fputs@plt+0x4151c>
   528fc:	ldr	r1, [r1, #20]
   52900:	ldr	r1, [r1, #4]
   52904:	ldr	r1, [r1]
   52908:	b	528d8 <fputs@plt+0x414f0>
   5290c:	mov	r0, r1
   52910:	ldrb	r1, [r0]
   52914:	cmp	r1, #152	; 0x98
   52918:	bne	52954 <fputs@plt+0x4156c>
   5291c:	ldrsh	r0, [r0, #32]
   52920:	cmn	r0, #1
   52924:	ble	529d8 <fputs@plt+0x415f0>
   52928:	ldr	r1, [sp, #32]
   5292c:	ldr	r1, [r1, #4]
   52930:	add	r1, r1, r0, lsl #4
   52934:	ldrb	r1, [r1, #12]
   52938:	cmp	r1, #0
   5293c:	bne	529e0 <fputs@plt+0x415f8>
   52940:	ldr	r2, [sp, #28]
   52944:	ldrb	r1, [r2, #55]	; 0x37
   52948:	and	r1, r1, #247	; 0xf7
   5294c:	strb	r1, [r2, #55]	; 0x37
   52950:	b	529e0 <fputs@plt+0x415f8>
   52954:	ldr	r0, [r7, #488]	; 0x1e8
   52958:	ldr	r1, [sp, #32]
   5295c:	cmp	r1, r0
   52960:	beq	52cbc <fputs@plt+0x418d4>
   52964:	ldr	r0, [sp, #28]
   52968:	ldr	r0, [r0, #40]	; 0x28
   5296c:	cmp	r0, #0
   52970:	bne	529ac <fputs@plt+0x415c4>
   52974:	mov	r0, r4
   52978:	mov	r1, r6
   5297c:	mov	r2, #0
   52980:	bl	65188 <fputs@plt+0x53da0>
   52984:	ldr	r1, [sp, #28]
   52988:	str	r0, [r1, #40]	; 0x28
   5298c:	ldrb	r1, [r4, #69]	; 0x45
   52990:	cmp	r1, #0
   52994:	bne	529ac <fputs@plt+0x415c4>
   52998:	ldr	r1, [sp, #48]	; 0x30
   5299c:	ldr	r0, [r0, #4]
   529a0:	add	r1, r1, r1, lsl #2
   529a4:	add	r0, r0, r1, lsl #2
   529a8:	str	r0, [sp, #44]	; 0x2c
   529ac:	ldr	r1, [sp, #28]
   529b0:	ldr	r2, [sp, #48]	; 0x30
   529b4:	ldr	r0, [r1, #4]
   529b8:	add	r0, r0, r2, lsl #1
   529bc:	movw	r2, #65534	; 0xfffe
   529c0:	strh	r2, [r0]
   529c4:	ldrb	r0, [r1, #55]	; 0x37
   529c8:	and	r0, r0, #247	; 0xf7
   529cc:	strb	r0, [r1, #55]	; 0x37
   529d0:	mvn	r0, #1
   529d4:	b	529f4 <fputs@plt+0x4160c>
   529d8:	ldr	r0, [sp, #32]
   529dc:	ldrsh	r0, [r0, #32]
   529e0:	ldr	r1, [sp, #28]
   529e4:	ldr	r2, [sp, #48]	; 0x30
   529e8:	ldr	r1, [r1, #4]
   529ec:	add	r1, r1, r2, lsl #1
   529f0:	strh	r0, [r1]
   529f4:	ldr	r1, [sp, #44]	; 0x2c
   529f8:	ldr	r1, [r1]
   529fc:	ldrb	r2, [r1]
   52a00:	cmp	r2, #95	; 0x5f
   52a04:	bne	52a24 <fputs@plt+0x4163c>
   52a08:	ldr	r9, [r1, #8]
   52a0c:	cmp	r9, #0
   52a10:	beq	52a40 <fputs@plt+0x41658>
   52a14:	mov	r0, r9
   52a18:	bl	11220 <strlen@plt>
   52a1c:	bic	r0, r0, #-1073741824	; 0xc0000000
   52a20:	b	52a44 <fputs@plt+0x4165c>
   52a24:	cmp	r0, #0
   52a28:	bmi	52a68 <fputs@plt+0x41680>
   52a2c:	ldr	r1, [sp, #32]
   52a30:	ldr	r1, [r1, #4]
   52a34:	add	r0, r1, r0, lsl #4
   52a38:	ldr	r8, [r0, #8]
   52a3c:	b	52a6c <fputs@plt+0x41684>
   52a40:	mov	r0, #0
   52a44:	ldr	r8, [sp, #56]	; 0x38
   52a48:	add	sl, r0, #1
   52a4c:	mov	r1, r9
   52a50:	mov	r2, sl
   52a54:	mov	r0, r8
   52a58:	bl	11244 <memcpy@plt>
   52a5c:	add	r0, r8, sl
   52a60:	str	r0, [sp, #56]	; 0x38
   52a64:	b	52a6c <fputs@plt+0x41684>
   52a68:	mov	r8, #0
   52a6c:	movw	r0, #49744	; 0xc250
   52a70:	cmp	r8, #0
   52a74:	movt	r0, #8
   52a78:	moveq	r8, r0
   52a7c:	ldrb	r0, [r4, #149]	; 0x95
   52a80:	cmp	r0, #0
   52a84:	bne	52a9c <fputs@plt+0x416b4>
   52a88:	mov	r0, r7
   52a8c:	mov	r1, r8
   52a90:	bl	60944 <fputs@plt+0x4f55c>
   52a94:	cmp	r0, #0
   52a98:	beq	52d5c <fputs@plt+0x41974>
   52a9c:	ldr	r1, [sp, #28]
   52aa0:	ldr	ip, [sp, #48]	; 0x30
   52aa4:	ldr	r3, [sp, #16]
   52aa8:	ldr	r2, [sp, #44]	; 0x2c
   52aac:	ldr	r0, [r1, #32]
   52ab0:	cmp	r3, #3
   52ab4:	mov	r3, #0
   52ab8:	str	r8, [r0, ip, lsl #2]
   52abc:	ldr	r1, [r1, #28]
   52ac0:	ldrb	r0, [r2, #12]
   52ac4:	movls	r0, r3
   52ac8:	add	r2, r2, #20
   52acc:	strb	r0, [r1, ip]
   52ad0:	add	ip, ip, #1
   52ad4:	ldr	r0, [r6]
   52ad8:	str	ip, [sp, #48]	; 0x30
   52adc:	cmp	ip, r0
   52ae0:	blt	52820 <fputs@plt+0x41438>
   52ae4:	b	52af8 <fputs@plt+0x41710>
   52ae8:	mov	r6, #0
   52aec:	b	524e0 <fputs@plt+0x410f8>
   52af0:	mov	r0, #0
   52af4:	str	r0, [sp, #48]	; 0x30
   52af8:	ldr	r0, [sp, #40]	; 0x28
   52afc:	cmp	r0, #0
   52b00:	beq	52bb8 <fputs@plt+0x417d0>
   52b04:	ldr	r2, [sp, #40]	; 0x28
   52b08:	ldrh	ip, [r2, #50]	; 0x32
   52b0c:	cmp	ip, #0
   52b10:	beq	52be4 <fputs@plt+0x417fc>
   52b14:	mov	r8, #0
   52b18:	ldr	r1, [r2, #4]
   52b1c:	ldr	r0, [sp, #28]
   52b20:	add	r1, r1, r8, lsl #1
   52b24:	ldr	lr, [r0, #4]
   52b28:	ldrh	r2, [r1]
   52b2c:	ldrh	r1, [r0, #50]	; 0x32
   52b30:	mov	r3, lr
   52b34:	cmp	r1, #1
   52b38:	blt	52b64 <fputs@plt+0x4177c>
   52b3c:	ldrh	r0, [r3], #2
   52b40:	sub	r1, r1, #1
   52b44:	cmp	r0, r2
   52b48:	bne	52b34 <fputs@plt+0x4174c>
   52b4c:	ldr	r1, [sp, #28]
   52b50:	ldr	r2, [sp, #40]	; 0x28
   52b54:	ldrh	r0, [r1, #52]	; 0x34
   52b58:	sub	r0, r0, #1
   52b5c:	strh	r0, [r1, #52]	; 0x34
   52b60:	b	52ba4 <fputs@plt+0x417bc>
   52b64:	ldr	r3, [sp, #48]	; 0x30
   52b68:	ldr	ip, [sp, #28]
   52b6c:	add	r0, lr, r3, lsl #1
   52b70:	strh	r2, [r0]
   52b74:	ldr	r2, [sp, #40]	; 0x28
   52b78:	ldr	r1, [ip, #32]
   52b7c:	ldr	r0, [r2, #32]
   52b80:	ldr	r0, [r0, r8, lsl #2]
   52b84:	str	r0, [r1, r3, lsl #2]
   52b88:	ldr	r0, [r2, #28]
   52b8c:	ldr	r1, [ip, #28]
   52b90:	ldrb	r0, [r0, r8]
   52b94:	strb	r0, [r1, r3]
   52b98:	add	r3, r3, #1
   52b9c:	ldrh	ip, [r2, #50]	; 0x32
   52ba0:	str	r3, [sp, #48]	; 0x30
   52ba4:	uxth	r0, ip
   52ba8:	add	r8, r8, #1
   52bac:	cmp	r8, r0
   52bb0:	bcc	52b18 <fputs@plt+0x41730>
   52bb4:	b	52be4 <fputs@plt+0x417fc>
   52bb8:	ldr	r2, [sp, #28]
   52bbc:	ldr	r3, [sp, #48]	; 0x30
   52bc0:	mvn	r1, #1
   52bc4:	orr	r1, r1, #1
   52bc8:	ldr	r0, [r2, #4]
   52bcc:	add	r0, r0, r3, lsl #1
   52bd0:	strh	r1, [r0]
   52bd4:	movw	r1, #49744	; 0xc250
   52bd8:	ldr	r0, [r2, #32]
   52bdc:	movt	r1, #8
   52be0:	str	r1, [r0, r3, lsl #2]
   52be4:	ldr	r0, [sp, #28]
   52be8:	bl	47058 <fputs@plt+0x35c70>
   52bec:	ldr	r0, [r7, #488]	; 0x1e8
   52bf0:	cmp	r0, #0
   52bf4:	bne	52c00 <fputs@plt+0x41818>
   52bf8:	ldr	r0, [sp, #28]
   52bfc:	bl	66700 <fputs@plt+0x55318>
   52c00:	ldr	r0, [sp, #52]	; 0x34
   52c04:	cmp	r0, #0
   52c08:	beq	52cdc <fputs@plt+0x418f4>
   52c0c:	ldr	r0, [sp, #28]
   52c10:	ldrh	sl, [r0, #52]	; 0x34
   52c14:	ldr	r0, [sp, #32]
   52c18:	ldrsh	r1, [r0, #34]	; 0x22
   52c1c:	cmp	sl, r1
   52c20:	blt	52cdc <fputs@plt+0x418f4>
   52c24:	ldr	r0, [sp, #28]
   52c28:	ldrb	ip, [r0, #55]	; 0x37
   52c2c:	orr	r1, ip, #32
   52c30:	strb	r1, [r0, #55]	; 0x37
   52c34:	ldr	r0, [sp, #32]
   52c38:	ldrsh	r9, [r0, #34]	; 0x22
   52c3c:	cmp	r9, #1
   52c40:	blt	52cdc <fputs@plt+0x418f4>
   52c44:	ldr	r0, [sp, #32]
   52c48:	mvn	r2, #1
   52c4c:	mov	r1, #0
   52c50:	ldrsh	r8, [r0, #32]
   52c54:	orr	r0, r2, #1
   52c58:	str	r0, [sp, #48]	; 0x30
   52c5c:	cmp	r1, r8
   52c60:	beq	52cac <fputs@plt+0x418c4>
   52c64:	cmp	sl, #0
   52c68:	beq	52cd0 <fputs@plt+0x418e8>
   52c6c:	ldr	r0, [sp, #28]
   52c70:	mov	r3, #0
   52c74:	ldr	r2, [r0, #4]
   52c78:	ldrh	r0, [r2]
   52c7c:	uxth	lr, r1
   52c80:	cmp	r0, lr
   52c84:	beq	52c9c <fputs@plt+0x418b4>
   52c88:	add	r3, r3, #1
   52c8c:	add	r2, r2, #2
   52c90:	cmp	sl, r3
   52c94:	bne	52c78 <fputs@plt+0x41890>
   52c98:	b	52cd0 <fputs@plt+0x418e8>
   52c9c:	ldr	r2, [sp, #48]	; 0x30
   52ca0:	sxth	r0, r3
   52ca4:	cmp	r0, r2
   52ca8:	ble	52cd0 <fputs@plt+0x418e8>
   52cac:	add	r1, r1, #1
   52cb0:	cmp	r1, r9
   52cb4:	blt	52c5c <fputs@plt+0x41874>
   52cb8:	b	52cdc <fputs@plt+0x418f4>
   52cbc:	movw	r1, #5630	; 0x15fe
   52cc0:	mov	r0, r7
   52cc4:	movt	r1, #9
   52cc8:	bl	1d2ec <fputs@plt+0xbf04>
   52ccc:	b	53068 <fputs@plt+0x41c80>
   52cd0:	ldr	r1, [sp, #28]
   52cd4:	and	r0, ip, #223	; 0xdf
   52cd8:	strb	r0, [r1, #55]	; 0x37
   52cdc:	ldr	r0, [r7, #488]	; 0x1e8
   52ce0:	ldr	r1, [sp, #32]
   52ce4:	cmp	r1, r0
   52ce8:	beq	52d74 <fputs@plt+0x4198c>
   52cec:	ldrb	r0, [r4, #149]	; 0x95
   52cf0:	cmp	r0, #0
   52cf4:	beq	52e38 <fputs@plt+0x41a50>
   52cf8:	ldr	r2, [sp, #28]
   52cfc:	ldr	r0, [r2, #24]
   52d00:	ldr	r1, [r2]
   52d04:	add	r0, r0, #24
   52d08:	bl	474b0 <fputs@plt+0x360c8>
   52d0c:	cmp	r0, #0
   52d10:	beq	53070 <fputs@plt+0x41c88>
   52d14:	ldrb	r0, [r4, #69]	; 0x45
   52d18:	mov	r9, #0
   52d1c:	mov	sl, #0
   52d20:	cmp	r0, #0
   52d24:	bne	52d64 <fputs@plt+0x4197c>
   52d28:	ldrb	r0, [r4, #70]	; 0x46
   52d2c:	mov	r9, #0
   52d30:	mov	sl, #0
   52d34:	cmp	r0, #0
   52d38:	bne	52d64 <fputs@plt+0x4197c>
   52d3c:	mov	r0, #1
   52d40:	strb	r0, [r4, #69]	; 0x45
   52d44:	ldr	r1, [r4, #164]	; 0xa4
   52d48:	cmp	r1, #1
   52d4c:	strge	r0, [r4, #248]	; 0xf8
   52d50:	ldr	r0, [r4, #256]	; 0x100
   52d54:	add	r0, r0, #1
   52d58:	str	r0, [r4, #256]	; 0x100
   52d5c:	mov	r9, #0
   52d60:	mov	sl, #0
   52d64:	ldr	r1, [sp, #28]
   52d68:	mov	r0, r4
   52d6c:	bl	477c0 <fputs@plt+0x363d8>
   52d70:	b	524e0 <fputs@plt+0x410f8>
   52d74:	ldr	r0, [sp, #32]
   52d78:	ldr	sl, [r0, #8]
   52d7c:	cmp	sl, #0
   52d80:	beq	52cec <fputs@plt+0x41904>
   52d84:	ldr	r0, [sp, #28]
   52d88:	ldrh	r0, [r0, #50]	; 0x32
   52d8c:	str	r0, [sp, #44]	; 0x2c
   52d90:	ldrh	r0, [sl, #50]	; 0x32
   52d94:	ldr	r1, [sp, #44]	; 0x2c
   52d98:	cmp	r0, r1
   52d9c:	bne	52e28 <fputs@plt+0x41a40>
   52da0:	ldr	r0, [sp, #44]	; 0x2c
   52da4:	cmp	r0, #0
   52da8:	beq	52e18 <fputs@plt+0x41a30>
   52dac:	ldr	r0, [sp, #28]
   52db0:	ldr	r8, [sl, #4]
   52db4:	mov	r9, #0
   52db8:	ldr	r0, [r0, #4]
   52dbc:	str	r0, [sp, #48]	; 0x30
   52dc0:	ldr	r0, [sp, #48]	; 0x30
   52dc4:	ldrh	r1, [r8]
   52dc8:	ldrh	r0, [r0]
   52dcc:	cmp	r1, r0
   52dd0:	bne	52e1c <fputs@plt+0x41a34>
   52dd4:	ldr	r0, [sp, #28]
   52dd8:	ldr	r0, [r0, #32]
   52ddc:	ldr	r1, [r0, r9, lsl #2]
   52de0:	ldr	r0, [sl, #32]
   52de4:	ldr	r0, [r0, r9, lsl #2]
   52de8:	bl	1606c <fputs@plt+0x4c84>
   52dec:	cmp	r0, #0
   52df0:	bne	52e1c <fputs@plt+0x41a34>
   52df4:	ldr	r0, [sp, #48]	; 0x30
   52df8:	add	r9, r9, #1
   52dfc:	add	r8, r8, #2
   52e00:	add	r0, r0, #2
   52e04:	str	r0, [sp, #48]	; 0x30
   52e08:	ldr	r0, [sp, #44]	; 0x2c
   52e0c:	cmp	r0, r9
   52e10:	bne	52dc0 <fputs@plt+0x419d8>
   52e14:	b	53098 <fputs@plt+0x41cb0>
   52e18:	mov	r9, #0
   52e1c:	ldr	r0, [sp, #44]	; 0x2c
   52e20:	cmp	r9, r0
   52e24:	beq	53098 <fputs@plt+0x41cb0>
   52e28:	ldr	sl, [sl, #20]
   52e2c:	cmp	sl, #0
   52e30:	bne	52d90 <fputs@plt+0x419a8>
   52e34:	b	52cec <fputs@plt+0x41904>
   52e38:	ldr	r0, [sp, #52]	; 0x34
   52e3c:	cmp	r0, #0
   52e40:	bne	52e54 <fputs@plt+0x41a6c>
   52e44:	ldr	r0, [sp, #32]
   52e48:	ldrb	r0, [r0, #42]	; 0x2a
   52e4c:	ands	r0, r0, #32
   52e50:	bne	53124 <fputs@plt+0x41d3c>
   52e54:	ldr	r0, [r7, #76]	; 0x4c
   52e58:	add	r0, r0, #1
   52e5c:	str	r0, [sp, #48]	; 0x30
   52e60:	str	r0, [r7, #76]	; 0x4c
   52e64:	mov	r0, r7
   52e68:	bl	60424 <fputs@plt+0x4f03c>
   52e6c:	cmp	r0, #0
   52e70:	beq	53068 <fputs@plt+0x41c80>
   52e74:	ldr	r8, [sp, #36]	; 0x24
   52e78:	ldr	sl, [r7, #416]	; 0x1a0
   52e7c:	mov	r9, r0
   52e80:	mov	r0, r7
   52e84:	mov	r1, r8
   52e88:	bl	65ea8 <fputs@plt+0x54ac0>
   52e8c:	cmp	sl, #0
   52e90:	mov	r1, #1
   52e94:	mov	r2, #0
   52e98:	mov	r3, #0
   52e9c:	moveq	sl, r7
   52ea0:	ldr	r0, [sl, #336]	; 0x150
   52ea4:	orr	r0, r0, r1, lsl r8
   52ea8:	mov	r1, #160	; 0xa0
   52eac:	str	r0, [sl, #336]	; 0x150
   52eb0:	ldrb	r0, [sl, #20]
   52eb4:	orr	r0, r0, #1
   52eb8:	strb	r0, [sl, #20]
   52ebc:	mov	sl, #0
   52ec0:	mov	r0, r9
   52ec4:	str	sl, [sp]
   52ec8:	bl	49a20 <fputs@plt+0x38638>
   52ecc:	ldr	r1, [sp, #28]
   52ed0:	ldr	r3, [sp, #48]	; 0x30
   52ed4:	mov	r2, r8
   52ed8:	str	r0, [r1, #44]	; 0x2c
   52edc:	mov	r0, r9
   52ee0:	mov	r1, #121	; 0x79
   52ee4:	str	sl, [sp]
   52ee8:	bl	49a20 <fputs@plt+0x38638>
   52eec:	ldr	r0, [fp, #16]
   52ef0:	cmp	r0, #0
   52ef4:	beq	52f54 <fputs@plt+0x41b6c>
   52ef8:	ldr	r2, [sp, #60]	; 0x3c
   52efc:	ldr	r0, [r7, #508]	; 0x1fc
   52f00:	ldr	r1, [r7, #512]	; 0x200
   52f04:	ldr	r2, [r2]
   52f08:	sub	r0, r0, r2
   52f0c:	add	r3, r0, r1
   52f10:	sub	r0, r3, #1
   52f14:	ldrb	r1, [r2, r0]
   52f18:	str	r2, [sp]
   52f1c:	movw	r2, #5753	; 0x1679
   52f20:	movt	r2, #9
   52f24:	cmp	r1, #59	; 0x3b
   52f28:	ldr	r1, [fp, #12]
   52f2c:	moveq	r3, r0
   52f30:	movw	r0, #38315	; 0x95ab
   52f34:	movt	r0, #8
   52f38:	cmp	r1, #0
   52f3c:	movw	r1, #5733	; 0x1665
   52f40:	movt	r1, #9
   52f44:	moveq	r2, r0
   52f48:	mov	r0, r4
   52f4c:	bl	1d370 <fputs@plt+0xbf88>
   52f50:	mov	sl, r0
   52f54:	ldr	r0, [r4, #16]
   52f58:	ldr	r1, [sp, #36]	; 0x24
   52f5c:	ldr	r3, [sp, #20]
   52f60:	ldr	r2, [r0, r1, lsl #4]
   52f64:	ldr	r0, [sp, #28]
   52f68:	ldr	r1, [sp, #32]
   52f6c:	ldr	r0, [r0]
   52f70:	ldr	r1, [r1]
   52f74:	stm	sp, {r0, r1}
   52f78:	ldr	r0, [sp, #48]	; 0x30
   52f7c:	movw	r1, #5761	; 0x1681
   52f80:	str	sl, [sp, #12]
   52f84:	movt	r1, #9
   52f88:	str	r0, [sp, #8]
   52f8c:	mov	r0, r7
   52f90:	bl	669cc <fputs@plt+0x555e4>
   52f94:	mov	r0, r4
   52f98:	mov	r1, sl
   52f9c:	bl	13dc4 <fputs@plt+0x29dc>
   52fa0:	ldr	r0, [sp, #52]	; 0x34
   52fa4:	cmp	r0, #0
   52fa8:	beq	53034 <fputs@plt+0x41c4c>
   52fac:	ldr	r8, [sp, #28]
   52fb0:	ldr	r2, [sp, #48]	; 0x30
   52fb4:	mov	r0, r7
   52fb8:	mov	r1, r8
   52fbc:	bl	6b4f8 <fputs@plt+0x5a110>
   52fc0:	ldr	r1, [r7]
   52fc4:	ldr	r0, [r7, #8]
   52fc8:	ldr	r7, [sp, #36]	; 0x24
   52fcc:	mov	r3, #1
   52fd0:	ldr	r1, [r1, #16]
   52fd4:	mov	r2, r7
   52fd8:	add	r1, r1, r7, lsl #4
   52fdc:	ldr	r1, [r1, #12]
   52fe0:	ldr	r1, [r1]
   52fe4:	add	r1, r1, #1
   52fe8:	str	r1, [sp]
   52fec:	mov	r1, #52	; 0x34
   52ff0:	bl	49a20 <fputs@plt+0x38638>
   52ff4:	ldr	r2, [r8]
   52ff8:	movw	r1, #5809	; 0x16b1
   52ffc:	mov	r0, r4
   53000:	movt	r1, #9
   53004:	bl	1d370 <fputs@plt+0xbf88>
   53008:	mov	r2, r0
   5300c:	mov	r0, r9
   53010:	mov	r1, r7
   53014:	bl	66aa4 <fputs@plt+0x556bc>
   53018:	mov	r0, #0
   5301c:	mov	r1, #147	; 0x93
   53020:	mov	r2, #0
   53024:	mov	r3, #0
   53028:	str	r0, [sp]
   5302c:	mov	r0, r9
   53030:	bl	49a20 <fputs@plt+0x38638>
   53034:	ldr	r0, [sp, #28]
   53038:	ldr	r3, [r9, #24]
   5303c:	ldr	r1, [r0, #44]	; 0x2c
   53040:	ldr	r0, [r9, #32]
   53044:	sub	r2, r0, #1
   53048:	str	r2, [r3, #96]	; 0x60
   5304c:	ldr	r3, [r9]
   53050:	ldrb	r3, [r3, #69]	; 0x45
   53054:	cmp	r3, #0
   53058:	beq	530ec <fputs@plt+0x41d04>
   5305c:	movw	r1, #35320	; 0x89f8
   53060:	movt	r1, #10
   53064:	b	53100 <fputs@plt+0x41d18>
   53068:	mov	r9, #0
   5306c:	b	526d8 <fputs@plt+0x412f0>
   53070:	ldr	r0, [r4, #24]
   53074:	orr	r0, r0, #2
   53078:	str	r0, [r4, #24]
   5307c:	ldr	r0, [sp, #52]	; 0x34
   53080:	cmp	r0, #0
   53084:	beq	53124 <fputs@plt+0x41d3c>
   53088:	ldr	r0, [r4, #144]	; 0x90
   5308c:	ldr	r1, [sp, #28]
   53090:	str	r0, [r1, #44]	; 0x2c
   53094:	b	53104 <fputs@plt+0x41d1c>
   53098:	ldr	r0, [sp, #28]
   5309c:	mov	r9, #0
   530a0:	ldrb	r1, [r0, #54]	; 0x36
   530a4:	ldrb	r0, [sl, #54]	; 0x36
   530a8:	cmp	r0, r1
   530ac:	beq	52d64 <fputs@plt+0x4197c>
   530b0:	cmp	r0, #10
   530b4:	cmpne	r1, #10
   530b8:	beq	530d4 <fputs@plt+0x41cec>
   530bc:	movw	r1, #5691	; 0x163b
   530c0:	mov	r0, r7
   530c4:	mov	r2, #0
   530c8:	movt	r1, #9
   530cc:	bl	1d2ec <fputs@plt+0xbf04>
   530d0:	ldrb	r0, [sl, #54]	; 0x36
   530d4:	cmp	r0, #10
   530d8:	bne	52d64 <fputs@plt+0x4197c>
   530dc:	ldr	r0, [sp, #28]
   530e0:	ldrb	r0, [r0, #54]	; 0x36
   530e4:	strb	r0, [sl, #54]	; 0x36
   530e8:	b	52d64 <fputs@plt+0x4197c>
   530ec:	cmp	r1, #0
   530f0:	movpl	r2, r1
   530f4:	add	r1, r2, r2, lsl #2
   530f8:	ldr	r2, [r9, #4]
   530fc:	add	r1, r2, r1, lsl #2
   53100:	str	r0, [r1, #8]
   53104:	ldr	r0, [sp, #52]	; 0x34
   53108:	cmp	r0, #0
   5310c:	beq	53124 <fputs@plt+0x41d3c>
   53110:	ldrb	r0, [r4, #149]	; 0x95
   53114:	mov	r9, #0
   53118:	mov	sl, #0
   5311c:	cmp	r0, #0
   53120:	beq	52d64 <fputs@plt+0x4197c>
   53124:	ldr	r0, [fp, #12]
   53128:	cmp	r0, #5
   5312c:	bne	5314c <fputs@plt+0x41d64>
   53130:	ldr	r0, [sp, #32]
   53134:	ldr	r0, [r0, #8]
   53138:	cmp	r0, #0
   5313c:	beq	5314c <fputs@plt+0x41d64>
   53140:	ldrb	r1, [r0, #54]	; 0x36
   53144:	cmp	r1, #5
   53148:	bne	53168 <fputs@plt+0x41d80>
   5314c:	ldr	r1, [sp, #32]
   53150:	ldr	sl, [sp, #28]
   53154:	ldr	r0, [r1, #8]
   53158:	str	r0, [sl, #20]
   5315c:	str	sl, [r1, #8]
   53160:	mov	r9, #0
   53164:	b	524e0 <fputs@plt+0x410f8>
   53168:	mov	r1, r0
   5316c:	ldr	r0, [r0, #20]
   53170:	cmp	r0, #0
   53174:	ldrbne	r2, [r0, #54]	; 0x36
   53178:	cmpne	r2, #5
   5317c:	bne	53168 <fputs@plt+0x41d80>
   53180:	ldr	sl, [sp, #28]
   53184:	str	r0, [sl, #20]
   53188:	str	sl, [r1, #20]
   5318c:	b	53160 <fputs@plt+0x41d78>
   53190:	push	{r4, r5, fp, lr}
   53194:	add	fp, sp, #8
   53198:	mov	r4, r0
   5319c:	ldr	r0, [r0]
   531a0:	mov	r2, r1
   531a4:	ldr	r5, [r4, #488]	; 0x1e8
   531a8:	cmp	r5, #0
   531ac:	beq	53210 <fputs@plt+0x41e28>
   531b0:	ldrb	r1, [r4, #454]	; 0x1c6
   531b4:	cmp	r1, #0
   531b8:	bne	53210 <fputs@plt+0x41e28>
   531bc:	ldrb	r1, [r0, #148]	; 0x94
   531c0:	ldr	r3, [r0, #16]
   531c4:	add	r1, r3, r1, lsl #4
   531c8:	ldr	r1, [r1, #4]
   531cc:	ldr	r1, [r1, #4]
   531d0:	ldrb	r1, [r1, #22]
   531d4:	tst	r1, #1
   531d8:	bne	53210 <fputs@plt+0x41e28>
   531dc:	ldr	r1, [r5, #24]
   531e0:	mov	r0, r4
   531e4:	bl	57450 <fputs@plt+0x46068>
   531e8:	str	r0, [r5, #24]
   531ec:	mov	r1, r0
   531f0:	ldr	r0, [r4, #332]	; 0x14c
   531f4:	cmp	r0, #0
   531f8:	popeq	{r4, r5, fp, pc}
   531fc:	add	r2, r4, #328	; 0x148
   53200:	mov	r0, r4
   53204:	mov	r3, #1
   53208:	pop	{r4, r5, fp, lr}
   5320c:	b	57538 <fputs@plt+0x46150>
   53210:	mov	r1, r2
   53214:	pop	{r4, r5, fp, lr}
   53218:	b	47818 <fputs@plt+0x36430>
   5321c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   53220:	add	fp, sp, #28
   53224:	sub	sp, sp, #44	; 0x2c
   53228:	mov	r9, r3
   5322c:	mov	r3, r2
   53230:	ldr	r2, [r0, #488]	; 0x1e8
   53234:	ldr	r5, [r0]
   53238:	mov	r6, r1
   5323c:	mov	r4, #0
   53240:	cmp	r2, #0
   53244:	beq	53258 <fputs@plt+0x41e70>
   53248:	mov	r7, r0
   5324c:	ldrb	r0, [r0, #454]	; 0x1c6
   53250:	cmp	r0, #0
   53254:	beq	53284 <fputs@plt+0x41e9c>
   53258:	mov	r0, r5
   5325c:	mov	r1, r4
   53260:	bl	13dc4 <fputs@plt+0x29dc>
   53264:	mov	r0, r5
   53268:	mov	r1, r6
   5326c:	bl	478b8 <fputs@plt+0x364d0>
   53270:	mov	r0, r5
   53274:	mov	r1, r9
   53278:	sub	sp, fp, #28
   5327c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   53280:	b	478b8 <fputs@plt+0x364d0>
   53284:	ldr	r1, [fp, #8]
   53288:	cmp	r6, #0
   5328c:	beq	532bc <fputs@plt+0x41ed4>
   53290:	cmp	r9, #0
   53294:	beq	53360 <fputs@plt+0x41f78>
   53298:	ldr	sl, [r9]
   5329c:	ldr	r0, [r6]
   532a0:	cmp	sl, r0
   532a4:	beq	532e0 <fputs@plt+0x41ef8>
   532a8:	movw	r1, #5983	; 0x175f
   532ac:	mov	r0, r7
   532b0:	movt	r1, #9
   532b4:	bl	1d2ec <fputs@plt+0xbf04>
   532b8:	b	53258 <fputs@plt+0x41e70>
   532bc:	ldrsh	r0, [r2, #34]	; 0x22
   532c0:	subs	r0, r0, #1
   532c4:	blt	53258 <fputs@plt+0x41e70>
   532c8:	cmp	r9, #0
   532cc:	beq	53370 <fputs@plt+0x41f88>
   532d0:	ldr	ip, [r9]
   532d4:	mov	sl, #1
   532d8:	cmp	ip, #1
   532dc:	bne	53600 <fputs@plt+0x42218>
   532e0:	ldr	r0, [r3, #4]
   532e4:	ldr	r4, [r9]
   532e8:	str	r1, [sp, #20]
   532ec:	str	r2, [sp, #36]	; 0x24
   532f0:	str	r3, [sp, #28]
   532f4:	add	r0, r0, sl, lsl #3
   532f8:	cmp	r4, #1
   532fc:	add	r8, r0, #37	; 0x25
   53300:	mov	r0, #1
   53304:	str	r0, [sp, #16]
   53308:	blt	53358 <fputs@plt+0x41f70>
   5330c:	ldr	r0, [r9, #4]
   53310:	str	r5, [sp, #32]
   53314:	str	r9, [fp, #-32]	; 0xffffffe0
   53318:	mov	r5, #0
   5331c:	add	r9, r0, #4
   53320:	ldr	r0, [r9]
   53324:	mov	r1, #0
   53328:	cmp	r0, #0
   5332c:	beq	53338 <fputs@plt+0x41f50>
   53330:	bl	11220 <strlen@plt>
   53334:	bic	r1, r0, #-1073741824	; 0xc0000000
   53338:	add	r0, r8, r1
   5333c:	add	r5, r5, #1
   53340:	add	r9, r9, #20
   53344:	add	r8, r0, #1
   53348:	cmp	r5, r4
   5334c:	blt	53320 <fputs@plt+0x41f38>
   53350:	ldr	r9, [fp, #-32]	; 0xffffffe0
   53354:	ldr	r5, [sp, #32]
   53358:	mov	r4, #0
   5335c:	b	53394 <fputs@plt+0x41fac>
   53360:	ldr	sl, [r6]
   53364:	str	r1, [sp, #20]
   53368:	str	r2, [sp, #36]	; 0x24
   5336c:	b	5337c <fputs@plt+0x41f94>
   53370:	str	r1, [sp, #20]
   53374:	str	r2, [sp, #36]	; 0x24
   53378:	mov	sl, #1
   5337c:	ldr	r0, [r3, #4]
   53380:	str	r3, [sp, #28]
   53384:	add	r0, r0, sl, lsl #3
   53388:	add	r8, r0, #37	; 0x25
   5338c:	mov	r0, #0
   53390:	str	r0, [sp, #16]
   53394:	cmp	r5, #0
   53398:	beq	533b0 <fputs@plt+0x41fc8>
   5339c:	asr	r3, r8, #31
   533a0:	mov	r0, r5
   533a4:	mov	r2, r8
   533a8:	bl	238e0 <fputs@plt+0x124f8>
   533ac:	b	533bc <fputs@plt+0x41fd4>
   533b0:	asr	r1, r8, #31
   533b4:	mov	r0, r8
   533b8:	bl	1438c <fputs@plt+0x2fa4>
   533bc:	cmp	r0, #0
   533c0:	beq	53258 <fputs@plt+0x41e70>
   533c4:	mov	r1, #0
   533c8:	mov	r2, r8
   533cc:	str	r9, [fp, #-32]	; 0xffffffe0
   533d0:	str	r5, [sp, #32]
   533d4:	mov	r4, r0
   533d8:	bl	1119c <memset@plt>
   533dc:	ldr	r8, [sp, #36]	; 0x24
   533e0:	add	r0, r4, #36	; 0x24
   533e4:	str	r0, [sp, #12]
   533e8:	add	r9, r0, sl, lsl #3
   533ec:	str	r8, [r4]
   533f0:	ldr	r0, [r8, #16]
   533f4:	stmib	r4, {r0, r9}
   533f8:	mov	r0, r9
   533fc:	ldr	r5, [sp, #28]
   53400:	ldm	r5, {r1, r2}
   53404:	bl	11244 <memcpy@plt>
   53408:	ldr	r0, [r5, #4]
   5340c:	mov	r1, #0
   53410:	str	r9, [sp, #8]
   53414:	strb	r1, [r9, r0]
   53418:	mov	r0, r9
   5341c:	bl	66550 <fputs@plt+0x55168>
   53420:	ldr	r2, [r5, #4]
   53424:	cmp	r6, #0
   53428:	str	r4, [sp, #28]
   5342c:	str	sl, [r4, #20]
   53430:	str	r6, [sp, #24]
   53434:	beq	534b8 <fputs@plt+0x420d0>
   53438:	cmp	sl, #1
   5343c:	blt	53550 <fputs@plt+0x42168>
   53440:	ldr	r0, [sp, #36]	; 0x24
   53444:	mov	r9, #0
   53448:	str	r2, [sp, #4]
   5344c:	ldrsh	r8, [r0, #34]	; 0x22
   53450:	cmp	r8, #1
   53454:	blt	5361c <fputs@plt+0x42234>
   53458:	ldr	r0, [sp, #24]
   5345c:	add	r1, r9, r9, lsl #2
   53460:	mov	r5, #0
   53464:	ldr	r0, [r0, #4]
   53468:	add	r0, r0, r1, lsl #2
   5346c:	ldr	r4, [r0, #4]
   53470:	ldr	r0, [sp, #36]	; 0x24
   53474:	ldr	r6, [r0, #4]
   53478:	ldr	r0, [r6, r5, lsl #4]
   5347c:	mov	r1, r4
   53480:	bl	1606c <fputs@plt+0x4c84>
   53484:	cmp	r0, #0
   53488:	beq	5349c <fputs@plt+0x420b4>
   5348c:	add	r5, r5, #1
   53490:	cmp	r5, r8
   53494:	blt	53478 <fputs@plt+0x42090>
   53498:	b	53630 <fputs@plt+0x42248>
   5349c:	ldr	r0, [sp, #12]
   534a0:	ldr	r2, [sp, #4]
   534a4:	str	r5, [r0, r9, lsl #3]
   534a8:	add	r9, r9, #1
   534ac:	cmp	r9, sl
   534b0:	bne	53450 <fputs@plt+0x42068>
   534b4:	b	534c8 <fputs@plt+0x420e0>
   534b8:	ldrsh	r0, [r8, #34]	; 0x22
   534bc:	ldr	r1, [sp, #12]
   534c0:	sub	r0, r0, #1
   534c4:	str	r0, [r1]
   534c8:	ldr	r1, [sp, #16]
   534cc:	cmp	sl, #1
   534d0:	mov	r0, #0
   534d4:	mov	r5, #0
   534d8:	movwlt	r0, #1
   534dc:	eor	r1, r1, #1
   534e0:	orrs	r0, r1, r0
   534e4:	bne	53550 <fputs@plt+0x42168>
   534e8:	ldr	r0, [sp, #8]
   534ec:	mov	r9, #4
   534f0:	add	r0, r2, r0
   534f4:	add	r4, r0, #1
   534f8:	ldr	r0, [sp, #28]
   534fc:	add	r8, r0, #40	; 0x28
   53500:	ldr	r0, [fp, #-32]	; 0xffffffe0
   53504:	ldr	r0, [r0, #4]
   53508:	ldr	r6, [r0, r9]
   5350c:	cmp	r6, #0
   53510:	beq	53524 <fputs@plt+0x4213c>
   53514:	mov	r0, r6
   53518:	bl	11220 <strlen@plt>
   5351c:	bic	r7, r0, #-1073741824	; 0xc0000000
   53520:	b	53528 <fputs@plt+0x42140>
   53524:	mov	r7, #0
   53528:	mov	r0, r4
   5352c:	mov	r1, r6
   53530:	mov	r2, r7
   53534:	str	r4, [r8], #8
   53538:	bl	11244 <memcpy@plt>
   5353c:	strb	r5, [r4, r7]!
   53540:	add	r9, r9, #20
   53544:	subs	sl, sl, #1
   53548:	add	r4, r4, #1
   5354c:	bne	53500 <fputs@plt+0x42118>
   53550:	ldr	r5, [sp, #28]
   53554:	ldr	r1, [sp, #20]
   53558:	ldr	r4, [sp, #36]	; 0x24
   5355c:	mov	r0, #0
   53560:	strb	r1, [r5, #25]
   53564:	strb	r0, [r5, #24]
   53568:	lsr	r0, r1, #8
   5356c:	mov	r2, r5
   53570:	strb	r0, [r5, #26]
   53574:	ldr	r0, [r4, #64]	; 0x40
   53578:	ldr	r1, [r5, #8]
   5357c:	add	r0, r0, #56	; 0x38
   53580:	bl	474b0 <fputs@plt+0x360c8>
   53584:	cmp	r0, r5
   53588:	beq	535b4 <fputs@plt+0x421cc>
   5358c:	ldr	r1, [sp, #28]
   53590:	ldr	r5, [sp, #32]
   53594:	ldr	r6, [sp, #24]
   53598:	ldr	r9, [fp, #-32]	; 0xffffffe0
   5359c:	cmp	r0, #0
   535a0:	strne	r0, [r1, #12]
   535a4:	strne	r1, [r0, #16]
   535a8:	str	r1, [r4, #16]
   535ac:	mov	r4, #0
   535b0:	b	53258 <fputs@plt+0x41e70>
   535b4:	ldr	r5, [sp, #32]
   535b8:	ldr	r6, [sp, #24]
   535bc:	ldr	r9, [fp, #-32]	; 0xffffffe0
   535c0:	ldrb	r0, [r5, #69]	; 0x45
   535c4:	cmp	r0, #0
   535c8:	bne	535f8 <fputs@plt+0x42210>
   535cc:	ldrb	r0, [r5, #70]	; 0x46
   535d0:	cmp	r0, #0
   535d4:	bne	535f8 <fputs@plt+0x42210>
   535d8:	mov	r0, #1
   535dc:	strb	r0, [r5, #69]	; 0x45
   535e0:	ldr	r1, [r5, #164]	; 0xa4
   535e4:	cmp	r1, #1
   535e8:	strge	r0, [r5, #248]	; 0xf8
   535ec:	ldr	r0, [r5, #256]	; 0x100
   535f0:	add	r0, r0, #1
   535f4:	str	r0, [r5, #256]	; 0x100
   535f8:	ldr	r4, [sp, #28]
   535fc:	b	53258 <fputs@plt+0x41e70>
   53600:	ldr	r1, [r2, #4]
   53604:	ldr	r2, [r1, r0, lsl #4]
   53608:	movw	r1, #5920	; 0x1720
   5360c:	mov	r0, r7
   53610:	movt	r1, #9
   53614:	bl	1d2ec <fputs@plt+0xbf04>
   53618:	b	53258 <fputs@plt+0x41e70>
   5361c:	ldr	r0, [sp, #24]
   53620:	add	r1, r9, r9, lsl #2
   53624:	ldr	r0, [r0, #4]
   53628:	add	r0, r0, r1, lsl #2
   5362c:	ldr	r4, [r0, #4]
   53630:	movw	r1, #6077	; 0x17bd
   53634:	ldr	r9, [fp, #-32]	; 0xffffffe0
   53638:	mov	r0, r7
   5363c:	mov	r2, r4
   53640:	movt	r1, #9
   53644:	bl	1d2ec <fputs@plt+0xbf04>
   53648:	ldr	r4, [sp, #28]
   5364c:	ldr	r5, [sp, #32]
   53650:	ldr	r6, [sp, #24]
   53654:	b	53258 <fputs@plt+0x41e70>
   53658:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   5365c:	add	fp, sp, #28
   53660:	sub	sp, sp, #36	; 0x24
   53664:	ldr	r5, [r0]
   53668:	mov	r6, r0
   5366c:	mov	r4, r1
   53670:	ldrb	r0, [r5, #69]	; 0x45
   53674:	cmp	r0, #0
   53678:	bne	53694 <fputs@plt+0x422ac>
   5367c:	mov	r0, r6
   53680:	mov	r7, r3
   53684:	mov	r9, r2
   53688:	bl	49db0 <fputs@plt+0x389c8>
   5368c:	cmp	r0, #0
   53690:	beq	536a8 <fputs@plt+0x422c0>
   53694:	mov	r0, r5
   53698:	mov	r1, r4
   5369c:	sub	sp, fp, #28
   536a0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   536a4:	b	479ec <fputs@plt+0x36604>
   536a8:	cmp	r7, #0
   536ac:	beq	536e0 <fputs@plt+0x422f8>
   536b0:	ldrb	r0, [r5, #73]	; 0x49
   536b4:	add	r2, r4, #8
   536b8:	mov	r1, r9
   536bc:	add	r0, r0, #1
   536c0:	strb	r0, [r5, #73]	; 0x49
   536c4:	mov	r0, r6
   536c8:	bl	6a37c <fputs@plt+0x58f94>
   536cc:	mov	r8, r0
   536d0:	ldrb	r0, [r5, #73]	; 0x49
   536d4:	sub	r0, r0, #1
   536d8:	strb	r0, [r5, #73]	; 0x49
   536dc:	b	536f4 <fputs@plt+0x4230c>
   536e0:	add	r2, r4, #8
   536e4:	mov	r0, r6
   536e8:	mov	r1, r9
   536ec:	bl	6a37c <fputs@plt+0x58f94>
   536f0:	mov	r8, r0
   536f4:	cmp	r8, #0
   536f8:	beq	53740 <fputs@plt+0x42358>
   536fc:	ldr	r0, [r8, #64]	; 0x40
   53700:	cmp	r0, #0
   53704:	beq	53758 <fputs@plt+0x42370>
   53708:	ldr	r1, [r5, #20]
   5370c:	cmp	r1, #1
   53710:	blt	53764 <fputs@plt+0x4237c>
   53714:	ldr	r2, [r5, #16]
   53718:	mov	r7, #0
   5371c:	add	r2, r2, #12
   53720:	ldr	r3, [r2, r7, lsl #4]
   53724:	cmp	r3, r0
   53728:	beq	53768 <fputs@plt+0x42380>
   5372c:	add	r7, r7, #1
   53730:	cmp	r1, r7
   53734:	bne	53720 <fputs@plt+0x42338>
   53738:	mov	r7, r1
   5373c:	b	53768 <fputs@plt+0x42380>
   53740:	cmp	r7, #0
   53744:	beq	53694 <fputs@plt+0x422ac>
   53748:	ldr	r1, [r4, #12]
   5374c:	mov	r0, r6
   53750:	bl	6c0e8 <fputs@plt+0x5ad00>
   53754:	b	53694 <fputs@plt+0x422ac>
   53758:	movw	r7, #48576	; 0xbdc0
   5375c:	movt	r7, #65520	; 0xfff0
   53760:	b	53768 <fputs@plt+0x42380>
   53764:	mov	r7, #0
   53768:	ldrb	r0, [r8, #42]	; 0x2a
   5376c:	tst	r0, #16
   53770:	beq	53788 <fputs@plt+0x423a0>
   53774:	mov	r0, r6
   53778:	mov	r1, r8
   5377c:	bl	6a3ec <fputs@plt+0x59004>
   53780:	cmp	r0, #0
   53784:	bne	53694 <fputs@plt+0x422ac>
   53788:	ldr	r0, [r5, #16]
   5378c:	movw	r2, #65161	; 0xfe89
   53790:	cmp	r7, #1
   53794:	mov	r1, #9
   53798:	mov	r3, #0
   5379c:	movt	r2, #8
   537a0:	ldr	sl, [r0, r7, lsl #4]
   537a4:	movw	r0, #65142	; 0xfe76
   537a8:	movt	r0, #8
   537ac:	moveq	r2, r0
   537b0:	mov	r0, r6
   537b4:	str	sl, [sp]
   537b8:	str	r2, [sp, #28]
   537bc:	bl	66430 <fputs@plt+0x55048>
   537c0:	cmp	r0, #0
   537c4:	bne	53694 <fputs@plt+0x422ac>
   537c8:	cmp	r9, #0
   537cc:	beq	537e0 <fputs@plt+0x423f8>
   537d0:	cmp	r7, #1
   537d4:	mov	r1, #17
   537d8:	movweq	r1, #15
   537dc:	b	537f8 <fputs@plt+0x42410>
   537e0:	ldrb	r0, [r8, #42]	; 0x2a
   537e4:	tst	r0, #16
   537e8:	bne	53874 <fputs@plt+0x4248c>
   537ec:	cmp	r7, #1
   537f0:	mov	r1, #11
   537f4:	movweq	r1, #13
   537f8:	mov	r3, #0
   537fc:	ldr	r2, [r8]
   53800:	mov	r0, r6
   53804:	str	sl, [sp]
   53808:	bl	66430 <fputs@plt+0x55048>
   5380c:	cmp	r0, #0
   53810:	bne	53694 <fputs@plt+0x422ac>
   53814:	ldr	r2, [r8]
   53818:	mov	r0, r6
   5381c:	mov	r1, #9
   53820:	mov	r3, #0
   53824:	str	sl, [sp]
   53828:	bl	66430 <fputs@plt+0x55048>
   5382c:	cmp	r0, #0
   53830:	bne	53694 <fputs@plt+0x422ac>
   53834:	ldr	sl, [r8]
   53838:	movw	r1, #3274	; 0xcca
   5383c:	mov	r2, #7
   53840:	movt	r1, #9
   53844:	mov	r0, sl
   53848:	bl	13510 <fputs@plt+0x2128>
   5384c:	cmp	r0, #0
   53850:	beq	5389c <fputs@plt+0x424b4>
   53854:	ldr	r0, [r8, #12]
   53858:	cmp	r9, #0
   5385c:	beq	538c4 <fputs@plt+0x424dc>
   53860:	cmp	r0, #0
   53864:	bne	538e4 <fputs@plt+0x424fc>
   53868:	movw	r1, #6163	; 0x1813
   5386c:	movt	r1, #9
   53870:	b	538d4 <fputs@plt+0x424ec>
   53874:	add	r0, r8, #56	; 0x38
   53878:	ldr	r1, [r0]
   5387c:	mov	r0, r1
   53880:	ldr	r2, [r0], #24
   53884:	cmp	r2, r5
   53888:	bne	53878 <fputs@plt+0x42490>
   5388c:	ldr	r0, [r1, #4]
   53890:	mov	r1, #30
   53894:	ldr	r3, [r0, #4]
   53898:	b	537fc <fputs@plt+0x42414>
   5389c:	movw	r1, #6123	; 0x17eb
   538a0:	mov	r0, sl
   538a4:	mov	r2, #11
   538a8:	movt	r1, #9
   538ac:	bl	13510 <fputs@plt+0x2128>
   538b0:	cmp	r0, #0
   538b4:	beq	53854 <fputs@plt+0x4246c>
   538b8:	movw	r1, #6135	; 0x17f7
   538bc:	movt	r1, #9
   538c0:	b	538d4 <fputs@plt+0x424ec>
   538c4:	cmp	r0, #0
   538c8:	beq	538e4 <fputs@plt+0x424fc>
   538cc:	movw	r1, #6197	; 0x1835
   538d0:	movt	r1, #9
   538d4:	mov	r0, r6
   538d8:	mov	r2, sl
   538dc:	bl	1d2ec <fputs@plt+0xbf04>
   538e0:	b	53694 <fputs@plt+0x422ac>
   538e4:	mov	r0, r6
   538e8:	bl	60424 <fputs@plt+0x4f03c>
   538ec:	cmp	r0, #0
   538f0:	beq	53694 <fputs@plt+0x422ac>
   538f4:	ldr	sl, [r6, #416]	; 0x1a0
   538f8:	mov	r0, r6
   538fc:	mov	r1, r7
   53900:	bl	65ea8 <fputs@plt+0x54ac0>
   53904:	cmp	sl, #0
   53908:	mov	r1, #1
   5390c:	movw	r2, #6229	; 0x1855
   53910:	moveq	sl, r6
   53914:	movt	r2, #9
   53918:	ldr	r0, [sl, #336]	; 0x150
   5391c:	orr	r0, r0, r1, lsl r7
   53920:	mov	r1, r7
   53924:	str	r0, [sl, #336]	; 0x150
   53928:	ldrb	r0, [sl, #20]
   5392c:	orr	r0, r0, #1
   53930:	strb	r0, [sl, #20]
   53934:	mov	r0, r6
   53938:	ldr	r3, [r8]
   5393c:	bl	6c15c <fputs@plt+0x5ad74>
   53940:	ldr	sl, [r6]
   53944:	mov	r0, #1
   53948:	lsl	r0, r0, r7
   5394c:	str	r0, [sp, #16]
   53950:	ldrb	r0, [sl, #26]
   53954:	tst	r0, #8
   53958:	beq	53974 <fputs@plt+0x4258c>
   5395c:	ldrb	r0, [r8, #42]	; 0x2a
   53960:	tst	r0, #16
   53964:	bne	53974 <fputs@plt+0x4258c>
   53968:	ldr	r0, [r8, #12]
   5396c:	cmp	r0, #0
   53970:	beq	53ba8 <fputs@plt+0x427c0>
   53974:	ldr	r0, [r6]
   53978:	str	r0, [sp, #20]
   5397c:	ldr	r0, [r0, #16]
   53980:	str	r0, [sp, #12]
   53984:	mov	r0, r6
   53988:	bl	60424 <fputs@plt+0x4f03c>
   5398c:	ldr	sl, [r6, #416]	; 0x1a0
   53990:	str	r0, [sp, #24]
   53994:	mov	r0, r6
   53998:	mov	r1, r7
   5399c:	bl	65ea8 <fputs@plt+0x54ac0>
   539a0:	cmp	sl, #0
   539a4:	ldr	r1, [sp, #16]
   539a8:	moveq	sl, r6
   539ac:	ldr	r0, [sl, #336]	; 0x150
   539b0:	orr	r0, r0, r1
   539b4:	str	r0, [sl, #336]	; 0x150
   539b8:	ldrb	r0, [sl, #20]
   539bc:	orr	r0, r0, #1
   539c0:	strb	r0, [sl, #20]
   539c4:	ldrb	r0, [r8, #42]	; 0x2a
   539c8:	tst	r0, #16
   539cc:	beq	539ec <fputs@plt+0x42604>
   539d0:	mov	r0, #0
   539d4:	mov	r1, #149	; 0x95
   539d8:	mov	r2, #0
   539dc:	mov	r3, #0
   539e0:	str	r0, [sp]
   539e4:	ldr	r0, [sp, #24]
   539e8:	bl	49a20 <fputs@plt+0x38638>
   539ec:	mov	r0, r6
   539f0:	mov	r1, r8
   539f4:	bl	6c1f0 <fputs@plt+0x5ae08>
   539f8:	cmp	r0, #0
   539fc:	beq	53a1c <fputs@plt+0x42634>
   53a00:	mov	sl, r0
   53a04:	mov	r0, r6
   53a08:	mov	r1, sl
   53a0c:	bl	6c28c <fputs@plt+0x5aea4>
   53a10:	ldr	sl, [sl, #32]
   53a14:	cmp	sl, #0
   53a18:	bne	53a04 <fputs@plt+0x4261c>
   53a1c:	ldrb	r0, [r8, #42]	; 0x2a
   53a20:	ldr	sl, [sp, #12]
   53a24:	tst	r0, #8
   53a28:	beq	53a44 <fputs@plt+0x4265c>
   53a2c:	ldr	r2, [sl, r7, lsl #4]
   53a30:	ldr	r3, [r8]
   53a34:	movw	r1, #6277	; 0x1885
   53a38:	mov	r0, r6
   53a3c:	movt	r1, #9
   53a40:	bl	669cc <fputs@plt+0x555e4>
   53a44:	ldr	r0, [r8]
   53a48:	ldr	r2, [sl, r7, lsl #4]
   53a4c:	movw	r1, #6322	; 0x18b2
   53a50:	movt	r1, #9
   53a54:	str	r0, [sp]
   53a58:	mov	r0, r6
   53a5c:	ldr	r3, [sp, #28]
   53a60:	bl	669cc <fputs@plt+0x555e4>
   53a64:	ldr	sl, [sp, #20]
   53a68:	cmp	r9, #0
   53a6c:	bne	53a84 <fputs@plt+0x4269c>
   53a70:	ldrb	r0, [r8, #42]	; 0x2a
   53a74:	tst	r0, #16
   53a78:	moveq	r0, r6
   53a7c:	moveq	r1, r8
   53a80:	bleq	6c430 <fputs@plt+0x5b048>
   53a84:	ldrb	r0, [r8, #42]	; 0x2a
   53a88:	tst	r0, #16
   53a8c:	beq	53acc <fputs@plt+0x426e4>
   53a90:	ldr	r0, [r8]
   53a94:	mov	r1, #151	; 0x97
   53a98:	mov	r2, r7
   53a9c:	mov	r3, #0
   53aa0:	str	r0, [sp, #28]
   53aa4:	mov	r0, #0
   53aa8:	str	r0, [sp]
   53aac:	ldr	r9, [sp, #24]
   53ab0:	mov	r0, r9
   53ab4:	bl	49a20 <fputs@plt+0x38638>
   53ab8:	ldr	r2, [sp, #28]
   53abc:	mov	r1, r0
   53ac0:	mov	r0, r9
   53ac4:	mov	r3, #0
   53ac8:	bl	1d520 <fputs@plt+0xc138>
   53acc:	mov	r0, #0
   53ad0:	ldr	r8, [r8]
   53ad4:	mov	r1, #125	; 0x7d
   53ad8:	mov	r2, r7
   53adc:	mov	r3, #0
   53ae0:	str	r0, [sp]
   53ae4:	ldr	r9, [sp, #24]
   53ae8:	mov	r0, r9
   53aec:	bl	49a20 <fputs@plt+0x38638>
   53af0:	mov	r1, r0
   53af4:	mov	r0, r9
   53af8:	mov	r2, r8
   53afc:	mov	r3, #0
   53b00:	bl	1d520 <fputs@plt+0xc138>
   53b04:	ldr	r1, [r6]
   53b08:	ldr	r0, [r6, #8]
   53b0c:	mov	r2, r7
   53b10:	mov	r3, #1
   53b14:	ldr	r1, [r1, #16]
   53b18:	add	r1, r1, r7, lsl #4
   53b1c:	ldr	r1, [r1, #12]
   53b20:	ldr	r1, [r1]
   53b24:	add	r1, r1, #1
   53b28:	str	r1, [sp]
   53b2c:	mov	r1, #52	; 0x34
   53b30:	bl	49a20 <fputs@plt+0x38638>
   53b34:	ldr	r0, [sl, #16]
   53b38:	add	r0, r0, r7, lsl #4
   53b3c:	ldr	r0, [r0, #12]
   53b40:	ldrh	r1, [r0, #78]	; 0x4e
   53b44:	tst	r1, #2
   53b48:	beq	53694 <fputs@plt+0x422ac>
   53b4c:	ldr	r6, [r0, #16]
   53b50:	cmp	r6, #0
   53b54:	beq	53b9c <fputs@plt+0x427b4>
   53b58:	mov	r9, #0
   53b5c:	ldr	r8, [r6, #8]
   53b60:	ldr	r0, [r8, #12]
   53b64:	cmp	r0, #0
   53b68:	beq	53b80 <fputs@plt+0x42798>
   53b6c:	mov	r0, sl
   53b70:	mov	r1, r8
   53b74:	bl	49eac <fputs@plt+0x38ac4>
   53b78:	strh	r9, [r8, #34]	; 0x22
   53b7c:	str	r9, [r8, #4]
   53b80:	ldr	r6, [r6]
   53b84:	cmp	r6, #0
   53b88:	bne	53b5c <fputs@plt+0x42774>
   53b8c:	ldr	r0, [sl, #16]
   53b90:	add	r0, r0, r7, lsl #4
   53b94:	ldr	r0, [r0, #12]
   53b98:	ldrh	r1, [r0, #78]	; 0x4e
   53b9c:	bic	r1, r1, #2
   53ba0:	strh	r1, [r0, #78]	; 0x4e
   53ba4:	b	53694 <fputs@plt+0x422ac>
   53ba8:	mov	r0, r6
   53bac:	str	sl, [sp, #20]
   53bb0:	bl	60424 <fputs@plt+0x4f03c>
   53bb4:	str	r0, [sp, #24]
   53bb8:	ldr	r0, [r8, #64]	; 0x40
   53bbc:	ldr	r1, [r8]
   53bc0:	add	r2, sp, #32
   53bc4:	add	r0, r0, #56	; 0x38
   53bc8:	bl	46f94 <fputs@plt+0x35bac>
   53bcc:	cmp	r0, #0
   53bd0:	beq	53be8 <fputs@plt+0x42800>
   53bd4:	ldr	r0, [r0, #8]
   53bd8:	mov	r1, #0
   53bdc:	str	r1, [sp, #12]
   53be0:	cmp	r0, #0
   53be4:	bne	53c48 <fputs@plt+0x42860>
   53be8:	ldr	r0, [r8, #16]
   53bec:	ldr	r2, [sp, #20]
   53bf0:	cmp	r0, #0
   53bf4:	beq	53974 <fputs@plt+0x4258c>
   53bf8:	ldrb	r1, [r0, #24]
   53bfc:	cmp	r1, #0
   53c00:	ldrbeq	r1, [r2, #27]
   53c04:	tsteq	r1, #1
   53c08:	bne	53c1c <fputs@plt+0x42834>
   53c0c:	ldr	r0, [r0, #4]
   53c10:	cmp	r0, #0
   53c14:	bne	53bf8 <fputs@plt+0x42810>
   53c18:	b	53974 <fputs@plt+0x4258c>
   53c1c:	ldr	sl, [sp, #24]
   53c20:	mov	r0, sl
   53c24:	bl	626a8 <fputs@plt+0x512c0>
   53c28:	mov	r3, r0
   53c2c:	mov	r0, #0
   53c30:	mov	r1, #136	; 0x88
   53c34:	mov	r2, #1
   53c38:	str	r0, [sp]
   53c3c:	mov	r0, sl
   53c40:	str	r3, [sp, #12]
   53c44:	bl	49a20 <fputs@plt+0x38638>
   53c48:	ldr	sl, [sp, #20]
   53c4c:	mov	r0, #1
   53c50:	mov	r1, r4
   53c54:	mov	r2, #0
   53c58:	strb	r0, [r6, #442]	; 0x1ba
   53c5c:	mov	r0, sl
   53c60:	bl	65338 <fputs@plt+0x53f50>
   53c64:	mov	r1, r0
   53c68:	mov	r0, r6
   53c6c:	mov	r2, #0
   53c70:	bl	578c8 <fputs@plt+0x464e0>
   53c74:	mov	r0, #0
   53c78:	mov	r2, #0
   53c7c:	strb	r0, [r6, #442]	; 0x1ba
   53c80:	ldrb	r0, [sl, #27]
   53c84:	tst	r0, #1
   53c88:	bne	53ccc <fputs@plt+0x428e4>
   53c8c:	ldr	r0, [sp, #24]
   53c90:	ldr	r1, [r0, #32]
   53c94:	str	r2, [sp]
   53c98:	mov	r2, #0
   53c9c:	add	r3, r1, #2
   53ca0:	mov	r1, #136	; 0x88
   53ca4:	bl	49a20 <fputs@plt+0x38638>
   53ca8:	mov	r0, #4
   53cac:	mvn	r1, #1
   53cb0:	mov	r2, #2
   53cb4:	mov	r3, #0
   53cb8:	str	r1, [sp]
   53cbc:	str	r0, [sp, #4]
   53cc0:	mov	r0, r6
   53cc4:	movw	r1, #787	; 0x313
   53cc8:	bl	63cdc <fputs@plt+0x528f4>
   53ccc:	ldr	r0, [sp, #12]
   53cd0:	cmp	r0, #0
   53cd4:	beq	53974 <fputs@plt+0x4258c>
   53cd8:	ldr	r0, [sp, #24]
   53cdc:	ldr	r0, [r0, #24]
   53ce0:	ldr	r1, [r0, #120]	; 0x78
   53ce4:	cmp	r1, #0
   53ce8:	beq	53d00 <fputs@plt+0x42918>
   53cec:	ldr	r2, [sp, #24]
   53cf0:	ldr	r3, [sp, #12]
   53cf4:	ldr	r2, [r2, #32]
   53cf8:	mvn	r3, r3
   53cfc:	str	r2, [r1, r3, lsl #2]
   53d00:	ldr	r1, [sp, #24]
   53d04:	ldr	r1, [r1, #32]
   53d08:	sub	r1, r1, #1
   53d0c:	str	r1, [r0, #96]	; 0x60
   53d10:	b	53974 <fputs@plt+0x4258c>
   53d14:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   53d18:	add	fp, sp, #28
   53d1c:	sub	sp, sp, #4
   53d20:	vpush	{d8-d9}
   53d24:	sub	sp, sp, #280	; 0x118
   53d28:	mov	r4, r0
   53d2c:	ldr	r7, [r0]
   53d30:	ldr	r9, [r0, #468]	; 0x1d4
   53d34:	ldr	r0, [r0, #472]	; 0x1d8
   53d38:	mov	sl, r1
   53d3c:	mov	r5, #1
   53d40:	cmp	sl, #0
   53d44:	add	r1, r0, #1
   53d48:	str	r0, [r4, #468]	; 0x1d4
   53d4c:	str	r1, [r4, #472]	; 0x1d8
   53d50:	beq	53e50 <fputs@plt+0x42a68>
   53d54:	ldrb	r0, [r7, #69]	; 0x45
   53d58:	cmp	r0, #0
   53d5c:	bne	53e50 <fputs@plt+0x42a68>
   53d60:	ldr	r0, [r4, #68]	; 0x44
   53d64:	cmp	r0, #0
   53d68:	bne	53e50 <fputs@plt+0x42a68>
   53d6c:	mov	r0, #0
   53d70:	mov	r6, r2
   53d74:	mov	r1, #21
   53d78:	mov	r2, #0
   53d7c:	mov	r3, #0
   53d80:	str	r0, [sp]
   53d84:	mov	r0, r4
   53d88:	bl	66430 <fputs@plt+0x55048>
   53d8c:	cmp	r0, #0
   53d90:	bne	53e50 <fputs@plt+0x42a68>
   53d94:	vmov.i32	q4, #0	; 0x00000000
   53d98:	add	r2, sp, #152	; 0x98
   53d9c:	mov	r0, #32
   53da0:	mov	r1, r2
   53da4:	vst1.64	{d8-d9}, [r1], r0
   53da8:	add	r0, r2, #16
   53dac:	vst1.64	{d8-d9}, [r1]
   53db0:	vst1.64	{d8-d9}, [r0]
   53db4:	ldrb	r0, [r6]
   53db8:	cmp	r0, #8
   53dbc:	bhi	53de0 <fputs@plt+0x429f8>
   53dc0:	ldr	r1, [sl, #44]	; 0x2c
   53dc4:	mov	r0, r7
   53dc8:	bl	478b8 <fputs@plt+0x364d0>
   53dcc:	mov	r0, #0
   53dd0:	str	r0, [sl, #44]	; 0x2c
   53dd4:	ldr	r0, [sl, #8]
   53dd8:	bic	r0, r0, #1
   53ddc:	str	r0, [sl, #8]
   53de0:	mov	r0, r4
   53de4:	mov	r1, sl
   53de8:	mov	r2, #0
   53dec:	str	r7, [sp, #116]	; 0x74
   53df0:	bl	68bc8 <fputs@plt+0x577e0>
   53df4:	sub	r1, fp, #124	; 0x7c
   53df8:	add	r0, r1, #16
   53dfc:	vst1.32	{d8-d9}, [r0]
   53e00:	add	r0, r1, #4
   53e04:	vst1.32	{d8-d9}, [r0]
   53e08:	ldr	r0, [sl, #44]	; 0x2c
   53e0c:	str	r0, [fp, #-124]	; 0xffffff84
   53e10:	ldr	r0, [r4, #68]	; 0x44
   53e14:	cmp	r0, #0
   53e18:	bne	53e2c <fputs@plt+0x42a44>
   53e1c:	ldr	r0, [sp, #116]	; 0x74
   53e20:	ldrb	r0, [r0, #69]	; 0x45
   53e24:	cmp	r0, #0
   53e28:	beq	53e64 <fputs@plt+0x42a7c>
   53e2c:	str	r9, [r4, #468]	; 0x1d4
   53e30:	mov	r5, #1
   53e34:	ldr	r4, [sp, #116]	; 0x74
   53e38:	ldr	r1, [sp, #180]	; 0xb4
   53e3c:	mov	r0, r4
   53e40:	bl	13dc4 <fputs@plt+0x29dc>
   53e44:	ldr	r1, [sp, #192]	; 0xc0
   53e48:	mov	r0, r4
   53e4c:	bl	13dc4 <fputs@plt+0x29dc>
   53e50:	mov	r0, r5
   53e54:	sub	sp, fp, #48	; 0x30
   53e58:	vpop	{d8-d9}
   53e5c:	add	sp, sp, #4
   53e60:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   53e64:	ldr	r1, [sl]
   53e68:	ldr	ip, [sl, #28]
   53e6c:	ldr	r0, [sl, #8]
   53e70:	ldr	r1, [r1]
   53e74:	cmp	r1, #2
   53e78:	blt	53ea0 <fputs@plt+0x42ab8>
   53e7c:	ldrb	r1, [r6]
   53e80:	orr	r1, r1, #1
   53e84:	cmp	r1, #11
   53e88:	bne	53ea0 <fputs@plt+0x42ab8>
   53e8c:	movw	r1, #6602	; 0x19ca
   53e90:	mov	r0, r4
   53e94:	movt	r1, #9
   53e98:	bl	1d2ec <fputs@plt+0xbf04>
   53e9c:	b	53e2c <fputs@plt+0x42a44>
   53ea0:	ldr	r1, [sl, #48]	; 0x30
   53ea4:	ubfx	r0, r0, #3, #1
   53ea8:	str	r9, [sp, #112]	; 0x70
   53eac:	str	r6, [sp, #108]	; 0x6c
   53eb0:	str	r0, [sp, #96]	; 0x60
   53eb4:	cmp	r1, #0
   53eb8:	beq	53f34 <fputs@plt+0x42b4c>
   53ebc:	mov	r0, r4
   53ec0:	str	ip, [sp, #100]	; 0x64
   53ec4:	bl	60424 <fputs@plt+0x4f03c>
   53ec8:	cmp	r0, #0
   53ecc:	str	r0, [sp, #104]	; 0x68
   53ed0:	beq	53e2c <fputs@plt+0x42a44>
   53ed4:	ldr	r9, [sl, #48]	; 0x30
   53ed8:	cmp	r9, #0
   53edc:	beq	54724 <fputs@plt+0x4333c>
   53ee0:	ldr	r0, [sp, #108]	; 0x6c
   53ee4:	add	r7, sp, #120	; 0x78
   53ee8:	ldr	r8, [r4]
   53eec:	mov	r1, r7
   53ef0:	vld1.32	{d16-d17}, [r0]!
   53ef4:	vst1.64	{d16-d17}, [r1]!
   53ef8:	ldr	r0, [r0]
   53efc:	str	r0, [r1]
   53f00:	ldr	r0, [r9, #44]	; 0x2c
   53f04:	cmp	r0, #0
   53f08:	beq	54bac <fputs@plt+0x437c4>
   53f0c:	ldrb	r0, [sl, #4]
   53f10:	sub	r0, r0, #116	; 0x74
   53f14:	uxtb	r1, r0
   53f18:	cmp	r1, #2
   53f1c:	bhi	54be0 <fputs@plt+0x437f8>
   53f20:	movw	r1, #61864	; 0xf1a8
   53f24:	sxtb	r0, r0
   53f28:	movt	r1, #8
   53f2c:	ldr	r2, [r1, r0, lsl #2]
   53f30:	b	54be8 <fputs@plt+0x43800>
   53f34:	mov	r8, #0
   53f38:	ldr	r0, [ip]
   53f3c:	cmp	r8, r0
   53f40:	bge	53ebc <fputs@plt+0x42ad4>
   53f44:	add	lr, r8, r8, lsl #3
   53f48:	add	r7, ip, lr, lsl #3
   53f4c:	mov	r6, r7
   53f50:	ldr	r1, [r6, #24]!
   53f54:	mov	r2, r6
   53f58:	ldr	r9, [r2, #4]!
   53f5c:	cmp	r9, #0
   53f60:	beq	541f8 <fputs@plt+0x42e10>
   53f64:	ldr	r3, [r9]
   53f68:	str	r2, [sp, #104]	; 0x68
   53f6c:	ldrsh	r2, [r1, #34]	; 0x22
   53f70:	ldr	r5, [r3]
   53f74:	cmp	r5, r2
   53f78:	bne	54bfc <fputs@plt+0x43814>
   53f7c:	ldr	r5, [r4]
   53f80:	ldrb	r1, [r5, #64]	; 0x40
   53f84:	tst	r1, #1
   53f88:	bne	54208 <fputs@plt+0x42e20>
   53f8c:	ldr	r2, [r9, #8]
   53f90:	mov	r1, r7
   53f94:	str	r6, [sp, #92]	; 0x5c
   53f98:	ldr	r3, [r1, #52]	; 0x34
   53f9c:	str	r1, [sp, #100]	; 0x64
   53fa0:	mov	r7, r2
   53fa4:	ands	r6, r2, #8
   53fa8:	ldr	r2, [r4, #496]	; 0x1f0
   53fac:	str	r2, [sp, #88]	; 0x58
   53fb0:	beq	54078 <fputs@plt+0x42c90>
   53fb4:	ldr	r1, [sp, #96]	; 0x60
   53fb8:	cmp	r1, #0
   53fbc:	bne	54208 <fputs@plt+0x42e20>
   53fc0:	cmp	r0, #1
   53fc4:	bgt	54200 <fputs@plt+0x42e18>
   53fc8:	ldr	r1, [sl, #32]
   53fcc:	cmp	r1, #0
   53fd0:	beq	53fe0 <fputs@plt+0x42bf8>
   53fd4:	ldrb	r1, [r1, #6]
   53fd8:	tst	r1, #32
   53fdc:	bne	54200 <fputs@plt+0x42e18>
   53fe0:	ldr	r1, [sl]
   53fe4:	cmp	r1, #0
   53fe8:	beq	5402c <fputs@plt+0x42c44>
   53fec:	ldr	r2, [r1]
   53ff0:	cmp	r2, #1
   53ff4:	blt	5402c <fputs@plt+0x42c44>
   53ff8:	ldr	r1, [r1, #4]
   53ffc:	str	r3, [sp, #84]	; 0x54
   54000:	mov	r3, #0
   54004:	str	r5, [sp, #80]	; 0x50
   54008:	ldr	r5, [r1], #20
   5400c:	subs	r2, r2, #1
   54010:	ldr	r5, [r5, #4]
   54014:	orr	r3, r5, r3
   54018:	bne	54008 <fputs@plt+0x42c20>
   5401c:	tst	r3, #2097152	; 0x200000
   54020:	ldr	r5, [sp, #80]	; 0x50
   54024:	ldr	r3, [sp, #84]	; 0x54
   54028:	bne	54200 <fputs@plt+0x42e18>
   5402c:	ldr	r1, [sl, #44]	; 0x2c
   54030:	cmp	r1, #0
   54034:	beq	54078 <fputs@plt+0x42c90>
   54038:	ldr	r2, [r1]
   5403c:	cmp	r2, #1
   54040:	blt	54078 <fputs@plt+0x42c90>
   54044:	ldr	r1, [r1, #4]
   54048:	str	r3, [sp, #84]	; 0x54
   5404c:	mov	r3, #0
   54050:	str	r5, [sp, #80]	; 0x50
   54054:	ldr	r5, [r1], #20
   54058:	subs	r2, r2, #1
   5405c:	ldr	r5, [r5, #4]
   54060:	orr	r3, r5, r3
   54064:	bne	54054 <fputs@plt+0x42c6c>
   54068:	tst	r3, #2097152	; 0x200000
   5406c:	ldr	r5, [sp, #80]	; 0x50
   54070:	ldr	r3, [sp, #84]	; 0x54
   54074:	bne	54200 <fputs@plt+0x42e18>
   54078:	ldr	r2, [r9, #56]	; 0x38
   5407c:	str	r3, [sp, #84]	; 0x54
   54080:	ldr	r3, [r9, #28]
   54084:	cmp	r2, #0
   54088:	beq	54098 <fputs@plt+0x42cb0>
   5408c:	ldr	r1, [sl, #56]	; 0x38
   54090:	cmp	r1, #0
   54094:	bne	54208 <fputs@plt+0x42e20>
   54098:	ldr	r1, [r9, #60]	; 0x3c
   5409c:	cmp	r1, #0
   540a0:	bne	54208 <fputs@plt+0x42e20>
   540a4:	str	r5, [sp, #80]	; 0x50
   540a8:	ldr	r5, [sl, #8]
   540ac:	cmp	r2, #0
   540b0:	andsne	r1, r5, #128	; 0x80
   540b4:	bne	54208 <fputs@plt+0x42e20>
   540b8:	ldr	r1, [r3]
   540bc:	cmp	r1, #0
   540c0:	beq	54208 <fputs@plt+0x42e20>
   540c4:	ands	r1, r7, #1
   540c8:	bne	54208 <fputs@plt+0x42e20>
   540cc:	str	r6, [sp, #76]	; 0x4c
   540d0:	mov	r6, ip
   540d4:	cmp	r2, #0
   540d8:	str	lr, [sp, #72]	; 0x48
   540dc:	beq	540f4 <fputs@plt+0x42d0c>
   540e0:	ldr	r1, [sp, #96]	; 0x60
   540e4:	cmp	r1, #0
   540e8:	bne	54208 <fputs@plt+0x42e20>
   540ec:	cmp	r0, #1
   540f0:	bgt	54208 <fputs@plt+0x42e20>
   540f4:	ldr	r1, [sp, #76]	; 0x4c
   540f8:	and	lr, r5, #1
   540fc:	mov	ip, #0
   54100:	cmp	r1, #0
   54104:	cmpne	lr, #0
   54108:	bne	54208 <fputs@plt+0x42e20>
   5410c:	ldr	r1, [sl, #44]	; 0x2c
   54110:	cmp	r1, #0
   54114:	beq	54124 <fputs@plt+0x42d3c>
   54118:	ldr	r3, [r9, #44]	; 0x2c
   5411c:	cmp	r3, #0
   54120:	bne	54208 <fputs@plt+0x42e20>
   54124:	ldr	r3, [sp, #96]	; 0x60
   54128:	cmp	r3, #0
   5412c:	beq	5413c <fputs@plt+0x42d54>
   54130:	ldr	r3, [r9, #44]	; 0x2c
   54134:	cmp	r3, #0
   54138:	bne	54208 <fputs@plt+0x42e20>
   5413c:	cmp	r2, #0
   54140:	beq	54154 <fputs@plt+0x42d6c>
   54144:	cmp	lr, #0
   54148:	ldreq	r2, [sl, #32]
   5414c:	cmpeq	r2, #0
   54150:	bne	54208 <fputs@plt+0x42e20>
   54154:	tst	r7, #12288	; 0x3000
   54158:	bne	54208 <fputs@plt+0x42e20>
   5415c:	tst	r5, #8192	; 0x2000
   54160:	beq	54170 <fputs@plt+0x42d88>
   54164:	ldr	r2, [r9, #48]	; 0x30
   54168:	cmp	r2, #0
   5416c:	bne	54208 <fputs@plt+0x42e20>
   54170:	ldr	r3, [sp, #100]	; 0x64
   54174:	ldrb	r2, [r3, #44]!	; 0x2c
   54178:	str	r3, [sp, #68]	; 0x44
   5417c:	tst	r2, #32
   54180:	bne	54208 <fputs@plt+0x42e20>
   54184:	ldr	r2, [r9, #48]	; 0x30
   54188:	cmp	r2, #0
   5418c:	beq	5427c <fputs@plt+0x42e94>
   54190:	cmp	lr, #0
   54194:	ldreq	r2, [sp, #96]	; 0x60
   54198:	cmpeq	r2, #0
   5419c:	bne	54208 <fputs@plt+0x42e20>
   541a0:	ldr	r2, [r9, #44]	; 0x2c
   541a4:	cmp	r2, #0
   541a8:	cmpeq	r0, #1
   541ac:	bne	54208 <fputs@plt+0x42e20>
   541b0:	mov	r0, r9
   541b4:	cmp	r0, #0
   541b8:	beq	54248 <fputs@plt+0x42e60>
   541bc:	ldrb	r2, [r0, #8]
   541c0:	tst	r2, #9
   541c4:	bne	54208 <fputs@plt+0x42e20>
   541c8:	ldr	r2, [r0, #48]	; 0x30
   541cc:	cmp	r2, #0
   541d0:	beq	541e0 <fputs@plt+0x42df8>
   541d4:	ldrb	r3, [r0, #4]
   541d8:	cmp	r3, #116	; 0x74
   541dc:	bne	54208 <fputs@plt+0x42e20>
   541e0:	ldr	r0, [r0, #28]
   541e4:	ldr	r0, [r0]
   541e8:	cmp	r0, #1
   541ec:	mov	r0, r2
   541f0:	bge	541b4 <fputs@plt+0x42dcc>
   541f4:	b	54208 <fputs@plt+0x42e20>
   541f8:	ldr	r9, [sp, #112]	; 0x70
   541fc:	b	54234 <fputs@plt+0x42e4c>
   54200:	mov	r0, #0
   54204:	str	r0, [sp, #96]	; 0x60
   54208:	ldr	r0, [sp, #116]	; 0x74
   5420c:	ldr	r9, [sp, #112]	; 0x70
   54210:	ldr	r1, [sp, #108]	; 0x6c
   54214:	ldrb	r0, [r0, #69]	; 0x45
   54218:	cmp	r0, #0
   5421c:	bne	53e2c <fputs@plt+0x42a44>
   54220:	ldrb	r0, [r1]
   54224:	ldr	ip, [sl, #28]
   54228:	cmp	r0, #9
   5422c:	ldrcs	r0, [sl, #44]	; 0x2c
   54230:	strcs	r0, [fp, #-124]	; 0xffffff84
   54234:	ldr	r0, [sl, #48]	; 0x30
   54238:	add	r8, r8, #1
   5423c:	cmp	r0, #0
   54240:	beq	53f38 <fputs@plt+0x42b50>
   54244:	b	53ebc <fputs@plt+0x42ad4>
   54248:	cmp	r1, #0
   5424c:	beq	5427c <fputs@plt+0x42e94>
   54250:	ldr	r0, [r1]
   54254:	cmp	r0, #1
   54258:	blt	5427c <fputs@plt+0x42e94>
   5425c:	ldr	r1, [r1, #4]
   54260:	add	r1, r1, #16
   54264:	ldrh	r2, [r1]
   54268:	cmp	r2, #0
   5426c:	beq	54208 <fputs@plt+0x42e20>
   54270:	add	r1, r1, #20
   54274:	subs	r0, r0, #1
   54278:	bne	54264 <fputs@plt+0x42e7c>
   5427c:	ldr	r1, [sp, #100]	; 0x64
   54280:	mov	r2, #0
   54284:	mov	r3, #0
   54288:	ldr	r0, [r1, #16]!
   5428c:	str	r1, [sp, #60]	; 0x3c
   54290:	mov	r1, #21
   54294:	str	r0, [r4, #496]	; 0x1f0
   54298:	mov	r0, r4
   5429c:	str	ip, [sp]
   542a0:	bl	66430 <fputs@plt+0x55048>
   542a4:	ldr	r0, [sp, #88]	; 0x58
   542a8:	str	r0, [r4, #496]	; 0x1f0
   542ac:	ldr	r9, [r9, #48]	; 0x30
   542b0:	cmp	r9, #0
   542b4:	beq	54354 <fputs@plt+0x42f6c>
   542b8:	ldr	r0, [sl, #56]	; 0x38
   542bc:	ldr	r7, [sl, #44]	; 0x2c
   542c0:	ldr	r5, [sl, #48]	; 0x30
   542c4:	str	r0, [sp, #88]	; 0x58
   542c8:	ldr	r0, [sl, #60]	; 0x3c
   542cc:	str	r0, [sp, #64]	; 0x40
   542d0:	mov	r0, #0
   542d4:	mov	r1, sl
   542d8:	mov	r2, #0
   542dc:	str	r0, [sl, #56]	; 0x38
   542e0:	str	r0, [sl, #60]	; 0x3c
   542e4:	str	r0, [sl, #28]
   542e8:	str	r0, [sl, #44]	; 0x2c
   542ec:	str	r0, [sl, #48]	; 0x30
   542f0:	ldr	r0, [sp, #80]	; 0x50
   542f4:	bl	64f58 <fputs@plt+0x53b70>
   542f8:	ldr	r1, [sp, #88]	; 0x58
   542fc:	cmp	r0, #0
   54300:	str	r1, [sl, #56]	; 0x38
   54304:	ldr	r1, [sp, #64]	; 0x40
   54308:	str	r1, [sl, #60]	; 0x3c
   5430c:	mov	r1, #116	; 0x74
   54310:	str	r7, [sl, #44]	; 0x2c
   54314:	str	r6, [sl, #28]
   54318:	strb	r1, [sl, #4]
   5431c:	beq	54334 <fputs@plt+0x42f4c>
   54320:	cmp	r5, #0
   54324:	str	r5, [r0, #48]	; 0x30
   54328:	strne	r0, [r5, #52]	; 0x34
   5432c:	mov	r5, r0
   54330:	str	sl, [r0, #52]	; 0x34
   54334:	ldr	r0, [sp, #80]	; 0x50
   54338:	str	r5, [sl, #48]	; 0x30
   5433c:	ldrb	r0, [r0, #69]	; 0x45
   54340:	cmp	r0, #0
   54344:	bne	54700 <fputs@plt+0x43318>
   54348:	ldr	r9, [r9, #48]	; 0x30
   5434c:	cmp	r9, #0
   54350:	bne	542d0 <fputs@plt+0x42ee8>
   54354:	ldr	r9, [sp, #104]	; 0x68
   54358:	ldr	r7, [sp, #100]	; 0x64
   5435c:	ldr	r5, [sp, #80]	; 0x50
   54360:	ldr	r0, [r9]
   54364:	ldr	r1, [r7, #12]
   54368:	str	r0, [sp, #56]	; 0x38
   5436c:	mov	r0, r5
   54370:	bl	13dc4 <fputs@plt+0x29dc>
   54374:	ldr	r6, [sp, #60]	; 0x3c
   54378:	mov	r0, r5
   5437c:	ldr	r1, [r6]
   54380:	bl	13dc4 <fputs@plt+0x29dc>
   54384:	ldr	r1, [r7, #20]
   54388:	mov	r0, r5
   5438c:	bl	13dc4 <fputs@plt+0x29dc>
   54390:	mov	r0, #0
   54394:	str	r0, [r7, #12]
   54398:	str	r0, [r6]
   5439c:	str	r0, [r7, #20]
   543a0:	str	r0, [r9]
   543a4:	ldr	r0, [sp, #92]	; 0x5c
   543a8:	ldr	r0, [r0]
   543ac:	cmp	r0, #0
   543b0:	beq	543f0 <fputs@plt+0x43008>
   543b4:	ldrh	r1, [r0, #36]	; 0x24
   543b8:	cmp	r1, #1
   543bc:	bne	543dc <fputs@plt+0x42ff4>
   543c0:	ldr	r1, [r4, #416]	; 0x1a0
   543c4:	cmp	r1, #0
   543c8:	moveq	r1, r4
   543cc:	ldr	r2, [r1, #528]	; 0x210
   543d0:	str	r2, [r0, #68]	; 0x44
   543d4:	str	r0, [r1, #528]	; 0x210
   543d8:	b	543e4 <fputs@plt+0x42ffc>
   543dc:	sub	r1, r1, #1
   543e0:	strh	r1, [r0, #36]	; 0x24
   543e4:	ldr	r0, [sp, #92]	; 0x5c
   543e8:	mov	r1, #0
   543ec:	str	r1, [r0]
   543f0:	add	r0, r8, #1
   543f4:	str	sl, [sp, #104]	; 0x68
   543f8:	str	r0, [sp, #60]	; 0x3c
   543fc:	ldr	r0, [sp, #72]	; 0x48
   54400:	lsl	r0, r0, #1
   54404:	str	r0, [sp, #64]	; 0x40
   54408:	ldr	r0, [sp, #56]	; 0x38
   5440c:	str	r0, [sp, #100]	; 0x64
   54410:	ldr	r0, [sp, #104]	; 0x68
   54414:	ldr	r1, [r0, #28]
   54418:	ldr	r0, [sp, #100]	; 0x64
   5441c:	ldr	r5, [r0, #28]
   54420:	cmp	r1, #0
   54424:	str	r1, [sp, #92]	; 0x5c
   54428:	ldr	r8, [r5]
   5442c:	beq	54440 <fputs@plt+0x43058>
   54430:	ldr	r0, [sp, #68]	; 0x44
   54434:	ldrb	r0, [r0]
   54438:	str	r0, [sp, #88]	; 0x58
   5443c:	b	54474 <fputs@plt+0x4308c>
   54440:	mov	r0, #0
   54444:	mov	r1, #0
   54448:	mov	r2, #0
   5444c:	mov	r3, #0
   54450:	str	r0, [sp, #88]	; 0x58
   54454:	ldr	r0, [sp, #80]	; 0x50
   54458:	bl	576b0 <fputs@plt+0x462c8>
   5445c:	mov	r1, r0
   54460:	ldr	r0, [sp, #104]	; 0x68
   54464:	cmp	r1, #0
   54468:	str	r1, [sp, #92]	; 0x5c
   5446c:	str	r1, [r0, #28]
   54470:	beq	546f0 <fputs@plt+0x43308>
   54474:	cmp	r8, #2
   54478:	blt	544b4 <fputs@plt+0x430cc>
   5447c:	ldr	r7, [sp, #80]	; 0x50
   54480:	ldr	r1, [sp, #92]	; 0x5c
   54484:	ldr	r3, [sp, #60]	; 0x3c
   54488:	sub	r2, r8, #1
   5448c:	mov	r0, r7
   54490:	bl	72774 <fputs@plt+0x6138c>
   54494:	mov	r1, r0
   54498:	ldr	r0, [sp, #104]	; 0x68
   5449c:	str	r1, [sp, #92]	; 0x5c
   544a0:	str	r1, [r0, #28]
   544a4:	ldrb	r0, [r7, #69]	; 0x45
   544a8:	cmp	r0, #0
   544ac:	beq	544bc <fputs@plt+0x430d4>
   544b0:	b	546f0 <fputs@plt+0x43308>
   544b4:	cmp	r8, #1
   544b8:	bne	54514 <fputs@plt+0x4312c>
   544bc:	ldr	r0, [sp, #64]	; 0x40
   544c0:	ldr	r1, [sp, #92]	; 0x5c
   544c4:	ldr	r7, [sp, #80]	; 0x50
   544c8:	add	r6, r5, #8
   544cc:	add	r0, r1, r0, lsl #2
   544d0:	add	r9, r0, #60	; 0x3c
   544d4:	mov	r5, r9
   544d8:	ldr	r1, [r5], #72	; 0x48
   544dc:	mov	r0, r7
   544e0:	bl	47b38 <fputs@plt+0x36750>
   544e4:	sub	r0, r9, #52	; 0x34
   544e8:	mov	r1, r6
   544ec:	mov	r2, #72	; 0x48
   544f0:	bl	11244 <memcpy@plt>
   544f4:	mov	r0, r6
   544f8:	mov	r1, #0
   544fc:	mov	r2, #72	; 0x48
   54500:	bl	1119c <memset@plt>
   54504:	add	r6, r6, #72	; 0x48
   54508:	subs	r8, r8, #1
   5450c:	mov	r9, r5
   54510:	bne	544d8 <fputs@plt+0x430f0>
   54514:	ldr	r0, [sp, #72]	; 0x48
   54518:	ldr	r1, [sp, #92]	; 0x5c
   5451c:	add	r0, r1, r0, lsl #3
   54520:	ldr	r1, [sp, #88]	; 0x58
   54524:	strb	r1, [r0, #44]	; 0x2c
   54528:	ldr	r0, [sp, #104]	; 0x68
   5452c:	ldr	r9, [r0]
   54530:	ldr	r0, [r9]
   54534:	cmp	r0, #1
   54538:	blt	5458c <fputs@plt+0x431a4>
   5453c:	ldr	r1, [r9, #4]
   54540:	mov	r5, #0
   54544:	mov	r8, #0
   54548:	add	r2, r1, r5
   5454c:	ldr	r3, [r2, #4]
   54550:	cmp	r3, #0
   54554:	bne	5457c <fputs@plt+0x43194>
   54558:	ldr	r1, [r2, #8]
   5455c:	ldr	r0, [sp, #80]	; 0x50
   54560:	bl	1b71c <fputs@plt+0xa334>
   54564:	mov	r6, r0
   54568:	bl	66550 <fputs@plt+0x55168>
   5456c:	ldr	r1, [r9, #4]
   54570:	add	r0, r1, r5
   54574:	str	r6, [r0, #4]
   54578:	ldr	r0, [r9]
   5457c:	add	r8, r8, #1
   54580:	add	r5, r5, #20
   54584:	cmp	r8, r0
   54588:	blt	54548 <fputs@plt+0x43160>
   5458c:	ldr	r0, [sp, #100]	; 0x64
   54590:	ldr	r0, [r0, #44]	; 0x2c
   54594:	cmp	r0, #0
   54598:	beq	545e4 <fputs@plt+0x431fc>
   5459c:	ldr	r1, [r0]
   545a0:	mov	r7, #0
   545a4:	cmp	r1, #1
   545a8:	blt	545d4 <fputs@plt+0x431ec>
   545ac:	mov	r1, #0
   545b0:	mov	r2, #16
   545b4:	ldr	r3, [r0, #4]
   545b8:	add	r1, r1, #1
   545bc:	add	r3, r3, r2
   545c0:	add	r2, r2, #20
   545c4:	strh	r7, [r3]
   545c8:	ldr	r3, [r0]
   545cc:	cmp	r1, r3
   545d0:	blt	545b4 <fputs@plt+0x431cc>
   545d4:	ldr	r1, [sp, #104]	; 0x68
   545d8:	str	r0, [r1, #44]	; 0x2c
   545dc:	ldr	r0, [sp, #100]	; 0x64
   545e0:	str	r7, [r0, #44]	; 0x2c
   545e4:	ldr	r0, [sp, #100]	; 0x64
   545e8:	mov	r2, #0
   545ec:	mov	r3, #0
   545f0:	ldr	r1, [r0, #32]
   545f4:	ldr	r0, [sp, #80]	; 0x50
   545f8:	bl	64c78 <fputs@plt+0x53890>
   545fc:	mov	r2, r0
   54600:	ldr	r0, [sp, #76]	; 0x4c
   54604:	cmp	r0, #0
   54608:	beq	54664 <fputs@plt+0x4327c>
   5460c:	ldr	r7, [sp, #104]	; 0x68
   54610:	ldr	r8, [sp, #100]	; 0x64
   54614:	ldr	r5, [sp, #80]	; 0x50
   54618:	mov	r3, #0
   5461c:	ldr	r6, [r7, #32]
   54620:	str	r2, [r7, #32]
   54624:	mov	r0, r5
   54628:	mov	r2, #0
   5462c:	str	r6, [r7, #40]	; 0x28
   54630:	ldr	r1, [r8, #40]	; 0x28
   54634:	bl	64c78 <fputs@plt+0x53890>
   54638:	mov	r2, r0
   5463c:	mov	r0, r5
   54640:	mov	r1, r6
   54644:	bl	6a844 <fputs@plt+0x5945c>
   54648:	str	r0, [r7, #40]	; 0x28
   5464c:	mov	r0, r5
   54650:	mov	r2, #0
   54654:	ldr	r1, [r8, #36]	; 0x24
   54658:	bl	65188 <fputs@plt+0x53da0>
   5465c:	str	r0, [r7, #36]	; 0x24
   54660:	b	54678 <fputs@plt+0x43290>
   54664:	ldr	r5, [sp, #104]	; 0x68
   54668:	ldr	r0, [sp, #80]	; 0x50
   5466c:	ldr	r1, [r5, #32]
   54670:	bl	6a844 <fputs@plt+0x5945c>
   54674:	str	r0, [r5, #32]
   54678:	ldr	r7, [sp, #100]	; 0x64
   5467c:	ldr	r5, [sp, #104]	; 0x68
   54680:	mov	r0, #0
   54684:	ldr	r2, [sp, #84]	; 0x54
   54688:	ldr	r3, [r7]
   5468c:	str	r0, [sp]
   54690:	ldr	r0, [sp, #80]	; 0x50
   54694:	mov	r1, r5
   54698:	bl	728dc <fputs@plt+0x614f4>
   5469c:	ldr	r1, [r7, #8]
   546a0:	ldr	r0, [r5, #8]
   546a4:	and	r1, r1, #1
   546a8:	orr	r0, r0, r1
   546ac:	str	r0, [r5, #8]
   546b0:	ldr	r0, [r7, #56]	; 0x38
   546b4:	cmp	r0, #0
   546b8:	beq	546d0 <fputs@plt+0x432e8>
   546bc:	ldr	r1, [sp, #104]	; 0x68
   546c0:	str	r0, [r1, #56]	; 0x38
   546c4:	ldr	r1, [sp, #100]	; 0x64
   546c8:	mov	r0, #0
   546cc:	str	r0, [r1, #56]	; 0x38
   546d0:	ldr	r0, [sp, #100]	; 0x64
   546d4:	ldr	r0, [r0, #48]	; 0x30
   546d8:	str	r0, [sp, #100]	; 0x64
   546dc:	ldr	r0, [sp, #104]	; 0x68
   546e0:	ldr	r0, [r0, #48]	; 0x30
   546e4:	cmp	r0, #0
   546e8:	str	r0, [sp, #104]	; 0x68
   546ec:	bne	54410 <fputs@plt+0x43028>
   546f0:	ldr	r0, [sp, #80]	; 0x50
   546f4:	ldr	r1, [sp, #56]	; 0x38
   546f8:	mov	r2, #1
   546fc:	bl	47938 <fputs@plt+0x36550>
   54700:	ldr	r0, [sp, #76]	; 0x4c
   54704:	mvn	r8, #0
   54708:	cmp	r0, #0
   5470c:	beq	54208 <fputs@plt+0x42e20>
   54710:	ldr	r0, [sl, #8]
   54714:	orr	r0, r0, #8
   54718:	str	r0, [sl, #8]
   5471c:	mov	r0, #1
   54720:	b	54204 <fputs@plt+0x42e1c>
   54724:	ldr	r6, [sp, #100]	; 0x64
   54728:	ldr	r7, [sp, #104]	; 0x68
   5472c:	ldr	r0, [r6]
   54730:	cmp	r0, #1
   54734:	blt	54abc <fputs@plt+0x436d4>
   54738:	mov	r5, #0
   5473c:	mov	r9, #0
   54740:	add	r8, r6, r5
   54744:	ldr	r0, [r8, #28]
   54748:	cmp	r0, #0
   5474c:	beq	5496c <fputs@plt+0x43584>
   54750:	ldr	r3, [r8, #32]
   54754:	cmp	r3, #0
   54758:	beq	54784 <fputs@plt+0x4339c>
   5475c:	ldrb	r0, [r8, #45]	; 0x2d
   54760:	tst	r0, #16
   54764:	bne	5496c <fputs@plt+0x43584>
   54768:	ldr	r2, [r8, #36]	; 0x24
   5476c:	mov	r0, #0
   54770:	mov	r1, #14
   54774:	str	r0, [sp]
   54778:	mov	r0, r7
   5477c:	bl	49a20 <fputs@plt+0x38638>
   54780:	b	5496c <fputs@plt+0x43584>
   54784:	str	r0, [sp, #92]	; 0x5c
   54788:	mov	r0, #0
   5478c:	sub	r1, fp, #80	; 0x50
   54790:	str	r0, [fp, #-80]	; 0xffffffb0
   54794:	mov	r0, sl
   54798:	bl	6abec <fputs@plt+0x59804>
   5479c:	ldr	r0, [fp, #-80]	; 0xffffffb0
   547a0:	ldr	r1, [r4, #464]	; 0x1d0
   547a4:	add	r0, r1, r0
   547a8:	str	r0, [r4, #464]	; 0x1d0
   547ac:	ldrb	r0, [r8, #44]	; 0x2c
   547b0:	tst	r0, #32
   547b4:	bne	547cc <fputs@plt+0x433e4>
   547b8:	ldr	r3, [r8, #52]	; 0x34
   547bc:	ldr	r2, [sl, #32]
   547c0:	ldr	r0, [sp, #116]	; 0x74
   547c4:	ldr	r1, [sp, #92]	; 0x5c
   547c8:	bl	6c61c <fputs@plt+0x5b234>
   547cc:	cmp	r5, #0
   547d0:	beq	54984 <fputs@plt+0x4359c>
   547d4:	ldr	r0, [r4, #76]	; 0x4c
   547d8:	mov	r6, #0
   547dc:	mov	r1, #22
   547e0:	mov	r2, #0
   547e4:	add	r3, r0, #1
   547e8:	mov	r0, r7
   547ec:	str	r3, [r4, #76]	; 0x4c
   547f0:	str	r3, [r8, #36]	; 0x24
   547f4:	str	r6, [sp]
   547f8:	bl	49a20 <fputs@plt+0x38638>
   547fc:	str	r0, [sp, #88]	; 0x58
   54800:	add	r0, r0, #1
   54804:	str	r0, [r8, #32]
   54808:	ldrb	r0, [r8, #45]	; 0x2d
   5480c:	tst	r0, #8
   54810:	bne	54840 <fputs@plt+0x43458>
   54814:	mov	r0, r4
   54818:	bl	60424 <fputs@plt+0x4f03c>
   5481c:	ldr	r2, [r4, #84]	; 0x54
   54820:	mov	r3, #0
   54824:	add	r1, r2, #1
   54828:	str	r1, [r4, #84]	; 0x54
   5482c:	mov	r1, #0
   54830:	str	r1, [sp]
   54834:	mov	r1, #44	; 0x2c
   54838:	bl	49a20 <fputs@plt+0x38638>
   5483c:	mov	r6, r0
   54840:	ldr	r0, [r8, #52]	; 0x34
   54844:	mov	r1, #12
   54848:	ldr	r7, [sp, #92]	; 0x5c
   5484c:	add	r2, sp, #120	; 0x78
   54850:	strh	r1, [sp, #120]	; 0x78
   54854:	mov	r1, #0
   54858:	str	r1, [sp, #132]	; 0x84
   5485c:	str	r1, [sp, #128]	; 0x80
   54860:	str	r0, [sp, #124]	; 0x7c
   54864:	mov	r1, r7
   54868:	ldr	r0, [r4, #472]	; 0x1d8
   5486c:	strb	r0, [r8, #48]	; 0x30
   54870:	mov	r0, r4
   54874:	bl	53d14 <fputs@plt+0x4292c>
   54878:	ldrh	r1, [r7, #6]
   5487c:	ldr	r0, [r8, #24]
   54880:	ldr	r7, [sp, #104]	; 0x68
   54884:	cmp	r6, #0
   54888:	strh	r1, [r0, #38]	; 0x26
   5488c:	beq	548d0 <fputs@plt+0x434e8>
   54890:	ldr	r0, [r7, #32]
   54894:	ldr	r2, [r7, #24]
   54898:	sub	r1, r0, #1
   5489c:	str	r1, [r2, #96]	; 0x60
   548a0:	ldr	r2, [r7]
   548a4:	ldrb	r2, [r2, #69]	; 0x45
   548a8:	cmp	r2, #0
   548ac:	movw	r2, #35320	; 0x89f8
   548b0:	movt	r2, #10
   548b4:	bne	548cc <fputs@plt+0x434e4>
   548b8:	cmp	r6, #0
   548bc:	ldr	r2, [r7, #4]
   548c0:	movpl	r1, r6
   548c4:	add	r1, r1, r1, lsl #2
   548c8:	add	r2, r2, r1, lsl #2
   548cc:	str	r0, [r2, #8]
   548d0:	ldr	r2, [r8, #36]	; 0x24
   548d4:	mov	r8, #0
   548d8:	mov	r0, r7
   548dc:	mov	r1, #15
   548e0:	mov	r3, #0
   548e4:	str	r8, [sp]
   548e8:	bl	49a20 <fputs@plt+0x38638>
   548ec:	ldr	r2, [sp, #88]	; 0x58
   548f0:	cmn	r2, #1
   548f4:	bgt	54900 <fputs@plt+0x43518>
   548f8:	ldr	r1, [r7, #32]
   548fc:	sub	r2, r1, #1
   54900:	ldr	r1, [r7]
   54904:	ldr	r6, [sp, #100]	; 0x64
   54908:	ldrb	r1, [r1, #69]	; 0x45
   5490c:	cmp	r1, #0
   54910:	movw	r1, #35320	; 0x89f8
   54914:	movt	r1, #10
   54918:	bne	5492c <fputs@plt+0x43544>
   5491c:	ldr	r1, [sp, #104]	; 0x68
   54920:	add	r2, r2, r2, lsl #2
   54924:	ldr	r1, [r1, #4]
   54928:	add	r1, r1, r2, lsl #2
   5492c:	str	r0, [r1, #4]
   54930:	ldr	r0, [sp, #116]	; 0x74
   54934:	str	r8, [r4, #60]	; 0x3c
   54938:	strb	r8, [r4, #19]
   5493c:	ldrb	r0, [r0, #69]	; 0x45
   54940:	cmp	r0, #0
   54944:	bne	54c14 <fputs@plt+0x4382c>
   54948:	mov	r0, sl
   5494c:	sub	r1, fp, #80	; 0x50
   54950:	str	r8, [fp, #-80]	; 0xffffffb0
   54954:	bl	6abec <fputs@plt+0x59804>
   54958:	ldr	r0, [fp, #-80]	; 0xffffffb0
   5495c:	ldr	r1, [r4, #464]	; 0x1d0
   54960:	ldr	r7, [sp, #104]	; 0x68
   54964:	sub	r0, r1, r0
   54968:	str	r0, [r4, #464]	; 0x1d0
   5496c:	ldr	r0, [r6]
   54970:	add	r9, r9, #1
   54974:	add	r5, r5, #72	; 0x48
   54978:	cmp	r9, r0
   5497c:	blt	54740 <fputs@plt+0x43358>
   54980:	b	54abc <fputs@plt+0x436d4>
   54984:	ldr	r0, [r6]
   54988:	cmp	r0, #1
   5498c:	beq	5499c <fputs@plt+0x435b4>
   54990:	ldrb	r0, [r6, #116]	; 0x74
   54994:	tst	r0, #10
   54998:	beq	547d4 <fputs@plt+0x433ec>
   5499c:	ldrb	r0, [sl, #8]
   549a0:	tst	r0, #2
   549a4:	bne	547d4 <fputs@plt+0x433ec>
   549a8:	ldr	r0, [sp, #116]	; 0x74
   549ac:	ldrb	r0, [r0, #65]	; 0x41
   549b0:	tst	r0, #1
   549b4:	bne	547d4 <fputs@plt+0x433ec>
   549b8:	ldr	r1, [r7, #32]
   549bc:	ldr	r0, [r4, #76]	; 0x4c
   549c0:	mov	r3, #0
   549c4:	add	r2, r0, #1
   549c8:	add	r0, r1, #1
   549cc:	str	r1, [sp, #84]	; 0x54
   549d0:	mov	r1, #16
   549d4:	str	r2, [r4, #76]	; 0x4c
   549d8:	str	r2, [r6, #36]	; 0x24
   549dc:	str	r0, [sp, #88]	; 0x58
   549e0:	str	r0, [sp]
   549e4:	mov	r0, r7
   549e8:	bl	49a20 <fputs@plt+0x38638>
   549ec:	ldr	r0, [sp, #88]	; 0x58
   549f0:	mov	r1, #13
   549f4:	ldr	r7, [sp, #92]	; 0x5c
   549f8:	add	r2, sp, #120	; 0x78
   549fc:	str	r0, [r8, #32]
   54a00:	mov	r8, #0
   54a04:	ldr	r0, [r6, #36]	; 0x24
   54a08:	str	r8, [sp, #128]	; 0x80
   54a0c:	str	r8, [sp, #132]	; 0x84
   54a10:	strh	r1, [sp, #120]	; 0x78
   54a14:	mov	r1, r7
   54a18:	str	r0, [sp, #124]	; 0x7c
   54a1c:	ldr	r0, [r4, #472]	; 0x1d8
   54a20:	strb	r0, [r6, #48]	; 0x30
   54a24:	mov	r0, r4
   54a28:	bl	53d14 <fputs@plt+0x4292c>
   54a2c:	ldrh	r0, [r7, #6]
   54a30:	ldr	r1, [r6, #24]
   54a34:	ldr	r7, [sp, #104]	; 0x68
   54a38:	mov	r3, #0
   54a3c:	strh	r0, [r1, #38]	; 0x26
   54a40:	mov	r1, #17
   54a44:	ldrb	r0, [r6, #45]	; 0x2d
   54a48:	orr	r0, r0, #16
   54a4c:	strb	r0, [r6, #45]	; 0x2d
   54a50:	ldr	r0, [sp, #128]	; 0x80
   54a54:	str	r0, [r6, #40]	; 0x28
   54a58:	mov	r0, r7
   54a5c:	ldr	r2, [r6, #36]	; 0x24
   54a60:	str	r8, [sp]
   54a64:	bl	49a20 <fputs@plt+0x38638>
   54a68:	ldr	r2, [r7, #24]
   54a6c:	strb	r8, [r2, #19]
   54a70:	str	r8, [r2, #60]	; 0x3c
   54a74:	ldr	r0, [r7, #32]
   54a78:	sub	r1, r0, #1
   54a7c:	str	r1, [r2, #96]	; 0x60
   54a80:	ldr	r2, [r7]
   54a84:	ldrb	r2, [r2, #69]	; 0x45
   54a88:	cmp	r2, #0
   54a8c:	movw	r2, #35320	; 0x89f8
   54a90:	movt	r2, #10
   54a94:	bne	54ab4 <fputs@plt+0x436cc>
   54a98:	ldr	r2, [sp, #84]	; 0x54
   54a9c:	cmp	r2, #0
   54aa0:	movpl	r1, r2
   54aa4:	ldr	r2, [sp, #104]	; 0x68
   54aa8:	add	r1, r1, r1, lsl #2
   54aac:	ldr	r2, [r2, #4]
   54ab0:	add	r2, r2, r1, lsl #2
   54ab4:	str	r0, [r2, #8]
   54ab8:	b	54930 <fputs@plt+0x43548>
   54abc:	ldr	r0, [sl, #32]
   54ac0:	ldr	r5, [sl, #8]
   54ac4:	ldr	r1, [sl, #36]	; 0x24
   54ac8:	ldr	r6, [sl]
   54acc:	str	r0, [sp, #80]	; 0x50
   54ad0:	ldr	r0, [sl, #40]	; 0x28
   54ad4:	str	r0, [sp, #84]	; 0x54
   54ad8:	and	r0, r5, #1
   54adc:	strb	r0, [fp, #-92]	; 0xffffffa4
   54ae0:	and	r0, r5, #9
   54ae4:	cmp	r0, #1
   54ae8:	bne	54b2c <fputs@plt+0x43744>
   54aec:	ldr	r8, [fp, #-124]	; 0xffffff84
   54af0:	str	r1, [sp, #92]	; 0x5c
   54af4:	mov	r1, r6
   54af8:	mvn	r2, #0
   54afc:	mov	r0, r8
   54b00:	bl	64be4 <fputs@plt+0x537fc>
   54b04:	cmp	r0, #0
   54b08:	bne	54b34 <fputs@plt+0x4374c>
   54b0c:	bic	r0, r5, #1
   54b10:	mov	r1, r6
   54b14:	mov	r2, #0
   54b18:	str	r0, [sl, #8]
   54b1c:	ldr	r0, [sp, #116]	; 0x74
   54b20:	bl	65188 <fputs@plt+0x53da0>
   54b24:	mov	r1, r0
   54b28:	str	r0, [sl, #36]	; 0x24
   54b2c:	ldr	r8, [fp, #-124]	; 0xffffff84
   54b30:	str	r1, [sp, #92]	; 0x5c
   54b34:	cmp	r8, #0
   54b38:	str	r6, [sp, #88]	; 0x58
   54b3c:	beq	54c1c <fputs@plt+0x43834>
   54b40:	ldr	r3, [r6]
   54b44:	mov	r0, r4
   54b48:	mov	r1, r8
   54b4c:	mov	r2, #0
   54b50:	mov	r5, #0
   54b54:	bl	6c758 <fputs@plt+0x5b370>
   54b58:	ldr	r2, [r4, #72]	; 0x48
   54b5c:	mov	r9, r0
   54b60:	add	r0, r2, #1
   54b64:	str	r0, [r4, #72]	; 0x48
   54b68:	str	r2, [fp, #-116]	; 0xffffff8c
   54b6c:	ldr	r1, [fp, #-124]	; 0xffffff84
   54b70:	ldr	r0, [r6]
   54b74:	ldr	r1, [r1]
   54b78:	str	r5, [sp]
   54b7c:	add	r0, r1, r0
   54b80:	mov	r1, #57	; 0x39
   54b84:	add	r3, r0, #1
   54b88:	mov	r0, r7
   54b8c:	bl	49a20 <fputs@plt+0x38638>
   54b90:	mov	r5, r0
   54b94:	mov	r0, r7
   54b98:	mov	r2, r9
   54b9c:	mvn	r3, #5
   54ba0:	mov	r1, r5
   54ba4:	bl	1d520 <fputs@plt+0xc138>
   54ba8:	b	54c20 <fputs@plt+0x43838>
   54bac:	ldr	r0, [r9, #56]	; 0x38
   54bb0:	cmp	r0, #0
   54bb4:	beq	54cbc <fputs@plt+0x438d4>
   54bb8:	ldrb	r0, [sl, #4]
   54bbc:	sub	r0, r0, #116	; 0x74
   54bc0:	uxtb	r1, r0
   54bc4:	cmp	r1, #2
   54bc8:	bhi	54d38 <fputs@plt+0x43950>
   54bcc:	movw	r1, #61864	; 0xf1a8
   54bd0:	sxtb	r0, r0
   54bd4:	movt	r1, #8
   54bd8:	ldr	r2, [r1, r0, lsl #2]
   54bdc:	b	54d40 <fputs@plt+0x43958>
   54be0:	movw	r2, #5064	; 0x13c8
   54be4:	movt	r2, #9
   54be8:	ldr	r6, [sp, #112]	; 0x70
   54bec:	ldr	r7, [sp, #108]	; 0x6c
   54bf0:	movw	r1, #6674	; 0x1a12
   54bf4:	movt	r1, #9
   54bf8:	b	54d50 <fputs@plt+0x43968>
   54bfc:	ldr	r3, [r1]
   54c00:	movw	r1, #6521	; 0x1979
   54c04:	mov	r0, r4
   54c08:	str	r5, [sp]
   54c0c:	movt	r1, #9
   54c10:	bl	1d2ec <fputs@plt+0xbf04>
   54c14:	ldr	r9, [sp, #112]	; 0x70
   54c18:	b	53e2c <fputs@plt+0x42a44>
   54c1c:	mvn	r5, #0
   54c20:	ldr	r7, [sp, #108]	; 0x6c
   54c24:	str	r5, [fp, #-104]	; 0xffffff98
   54c28:	ldr	r9, [sp, #112]	; 0x70
   54c2c:	ldrb	r0, [r7]
   54c30:	cmp	r0, #12
   54c34:	bne	54c58 <fputs@plt+0x43870>
   54c38:	ldr	r0, [sp, #88]	; 0x58
   54c3c:	ldr	r2, [r7, #4]
   54c40:	mov	r1, #57	; 0x39
   54c44:	ldr	r3, [r0]
   54c48:	mov	r0, #0
   54c4c:	str	r0, [sp]
   54c50:	ldr	r0, [sp, #104]	; 0x68
   54c54:	bl	49a20 <fputs@plt+0x38638>
   54c58:	ldr	r0, [sp, #104]	; 0x68
   54c5c:	bl	626a8 <fputs@plt+0x512c0>
   54c60:	mov	r2, r0
   54c64:	mov	r0, #320	; 0x140
   54c68:	mov	r1, sl
   54c6c:	strh	r0, [sl, #6]
   54c70:	mov	r0, r4
   54c74:	str	r2, [sp, #76]	; 0x4c
   54c78:	bl	6c7f4 <fputs@plt+0x5b40c>
   54c7c:	ldr	r0, [sl, #12]
   54c80:	ldr	r3, [sp, #92]	; 0x5c
   54c84:	add	r5, sp, #152	; 0x98
   54c88:	cmp	r0, #0
   54c8c:	bne	54dc8 <fputs@plt+0x439e0>
   54c90:	ldr	r0, [fp, #-104]	; 0xffffff98
   54c94:	cmp	r0, #0
   54c98:	bmi	54dc8 <fputs@plt+0x439e0>
   54c9c:	ldr	r1, [sp, #104]	; 0x68
   54ca0:	ldr	r1, [r1]
   54ca4:	ldrb	r1, [r1, #69]	; 0x45
   54ca8:	cmp	r1, #0
   54cac:	beq	54da4 <fputs@plt+0x439bc>
   54cb0:	movw	r0, #35320	; 0x89f8
   54cb4:	movt	r0, #10
   54cb8:	b	54db4 <fputs@plt+0x439cc>
   54cbc:	mov	r0, r4
   54cc0:	bl	60424 <fputs@plt+0x4f03c>
   54cc4:	ldrb	r2, [sp, #120]	; 0x78
   54cc8:	str	r0, [sp, #116]	; 0x74
   54ccc:	cmp	r2, #12
   54cd0:	bne	54cf8 <fputs@plt+0x43910>
   54cd4:	ldr	r1, [sl]
   54cd8:	ldr	r2, [sp, #124]	; 0x7c
   54cdc:	ldr	r3, [r1]
   54ce0:	mov	r1, #0
   54ce4:	str	r1, [sp]
   54ce8:	mov	r1, #57	; 0x39
   54cec:	bl	49a20 <fputs@plt+0x38638>
   54cf0:	mov	r2, #14
   54cf4:	strb	r2, [sp, #120]	; 0x78
   54cf8:	ldr	r1, [sl, #8]
   54cfc:	tst	r1, #512	; 0x200
   54d00:	bne	54d84 <fputs@plt+0x4399c>
   54d04:	tst	r1, #8192	; 0x2000
   54d08:	str	r8, [sp, #104]	; 0x68
   54d0c:	bne	55434 <fputs@plt+0x4404c>
   54d10:	ldr	r1, [sl, #44]	; 0x2c
   54d14:	cmp	r1, #0
   54d18:	beq	55674 <fputs@plt+0x4428c>
   54d1c:	ldr	r2, [sp, #108]	; 0x6c
   54d20:	mov	r0, r4
   54d24:	mov	r1, sl
   54d28:	bl	7302c <fputs@plt+0x61c44>
   54d2c:	ldr	r6, [sp, #112]	; 0x70
   54d30:	mov	r5, r0
   54d34:	b	54d7c <fputs@plt+0x43994>
   54d38:	movw	r2, #5064	; 0x13c8
   54d3c:	movt	r2, #9
   54d40:	ldr	r6, [sp, #112]	; 0x70
   54d44:	ldr	r7, [sp, #108]	; 0x6c
   54d48:	movw	r1, #6722	; 0x1a42
   54d4c:	movt	r1, #9
   54d50:	mov	r0, r4
   54d54:	bl	1d2ec <fputs@plt+0xbf04>
   54d58:	mov	r5, #1
   54d5c:	mov	r1, #0
   54d60:	ldr	r0, [sp, #128]	; 0x80
   54d64:	ldr	r2, [sp, #132]	; 0x84
   54d68:	str	r0, [r7, #8]
   54d6c:	str	r2, [r7, #12]
   54d70:	mov	r0, r8
   54d74:	mov	r2, #1
   54d78:	bl	47938 <fputs@plt+0x36550>
   54d7c:	str	r6, [r4, #468]	; 0x1d4
   54d80:	b	53e50 <fputs@plt+0x42a68>
   54d84:	add	r2, sp, #120	; 0x78
   54d88:	mov	r0, r4
   54d8c:	mov	r1, sl
   54d90:	bl	72b60 <fputs@plt+0x61778>
   54d94:	ldr	r6, [sp, #112]	; 0x70
   54d98:	ldr	r7, [sp, #108]	; 0x6c
   54d9c:	mov	r5, r0
   54da0:	b	54d5c <fputs@plt+0x43974>
   54da4:	ldr	r1, [sp, #104]	; 0x68
   54da8:	add	r0, r0, r0, lsl #2
   54dac:	ldr	r1, [r1, #4]
   54db0:	add	r0, r1, r0, lsl #2
   54db4:	mov	r1, #58	; 0x3a
   54db8:	strb	r1, [r0]
   54dbc:	ldrb	r0, [fp, #-96]	; 0xffffffa0
   54dc0:	orr	r0, r0, #1
   54dc4:	strb	r0, [fp, #-96]	; 0xffffffa0
   54dc8:	ldrb	r1, [sl, #8]
   54dcc:	mov	r0, #0
   54dd0:	tst	r1, #1
   54dd4:	beq	54e78 <fputs@plt+0x43a90>
   54dd8:	ldr	r5, [r4, #72]	; 0x48
   54ddc:	mov	r2, #0
   54de0:	mov	r3, #0
   54de4:	mov	r8, #0
   54de8:	add	r0, r5, #1
   54dec:	str	r0, [r4, #72]	; 0x48
   54df0:	str	r5, [fp, #-88]	; 0xffffffa8
   54df4:	mov	r0, r4
   54df8:	ldr	r1, [sl]
   54dfc:	bl	6c758 <fputs@plt+0x5b370>
   54e00:	ldr	r6, [sp, #104]	; 0x68
   54e04:	mov	r9, r0
   54e08:	mov	r1, #57	; 0x39
   54e0c:	mov	r2, r5
   54e10:	mov	r3, #0
   54e14:	str	r8, [sp]
   54e18:	mov	r0, r6
   54e1c:	bl	49a20 <fputs@plt+0x38638>
   54e20:	mov	r5, r0
   54e24:	mov	r0, r6
   54e28:	mov	r2, r9
   54e2c:	mvn	r3, #5
   54e30:	mov	r1, r5
   54e34:	bl	1d520 <fputs@plt+0xc138>
   54e38:	str	r5, [fp, #-84]	; 0xffffffac
   54e3c:	ldr	r0, [r6]
   54e40:	ldrb	r1, [r0, #69]	; 0x45
   54e44:	mov	r0, #3
   54e48:	cmp	r1, #0
   54e4c:	bne	54e68 <fputs@plt+0x43a80>
   54e50:	ldr	r2, [r6, #32]
   54e54:	ldr	r1, [r6, #4]
   54e58:	add	r2, r2, r2, lsl #2
   54e5c:	add	r1, r1, r2, lsl #2
   54e60:	mov	r2, #8
   54e64:	strb	r2, [r1, #-17]	; 0xffffffef
   54e68:	ldr	r9, [sp, #112]	; 0x70
   54e6c:	ldr	r7, [sp, #108]	; 0x6c
   54e70:	ldr	r3, [sp, #92]	; 0x5c
   54e74:	add	r5, sp, #152	; 0x98
   54e78:	strb	r0, [fp, #-91]	; 0xffffffa5
   54e7c:	ldr	r0, [sp, #96]	; 0x60
   54e80:	cmp	r0, #0
   54e84:	cmpeq	r3, #0
   54e88:	beq	54f04 <fputs@plt+0x43b1c>
   54e8c:	cmp	r3, #0
   54e90:	beq	54fe8 <fputs@plt+0x43c00>
   54e94:	ldr	r1, [sl]
   54e98:	ldr	r6, [sp, #116]	; 0x74
   54e9c:	ldr	r7, [sp, #100]	; 0x64
   54ea0:	ldr	r0, [r1]
   54ea4:	cmp	r0, #1
   54ea8:	blt	54ec8 <fputs@plt+0x43ae0>
   54eac:	ldr	r1, [r1, #4]
   54eb0:	mov	r2, #0
   54eb4:	add	r1, r1, #18
   54eb8:	sub	r0, r0, #1
   54ebc:	strh	r2, [r1], #20
   54ec0:	cmp	r0, #0
   54ec4:	bgt	54eb8 <fputs@plt+0x43ad0>
   54ec8:	ldr	r0, [r3]
   54ecc:	cmp	r0, #1
   54ed0:	blt	54ef0 <fputs@plt+0x43b08>
   54ed4:	ldr	r1, [r3, #4]
   54ed8:	mov	r2, #0
   54edc:	add	r1, r1, #18
   54ee0:	sub	r0, r0, #1
   54ee4:	strh	r2, [r1], #20
   54ee8:	cmp	r0, #0
   54eec:	bgt	54ee0 <fputs@plt+0x43af8>
   54ef0:	ldrsh	r1, [sl, #6]
   54ef4:	mov	r0, #66	; 0x42
   54ef8:	cmp	r1, #67	; 0x43
   54efc:	strhge	r0, [sl, #6]
   54f00:	b	54ff8 <fputs@plt+0x43c10>
   54f04:	ldr	r1, [sl, #8]
   54f08:	ldrb	r5, [fp, #-92]	; 0xffffffa4
   54f0c:	ldr	r0, [sl]
   54f10:	ldrsh	r2, [sl, #6]
   54f14:	ldr	r3, [fp, #-124]	; 0xffffff84
   54f18:	and	r1, r1, #16384	; 0x4000
   54f1c:	cmp	r5, #0
   54f20:	orrne	r1, r1, #1024	; 0x400
   54f24:	stm	sp, {r0, r1, r2}
   54f28:	ldr	r1, [sp, #100]	; 0x64
   54f2c:	ldr	r2, [sp, #80]	; 0x50
   54f30:	mov	r0, r4
   54f34:	bl	6c9c0 <fputs@plt+0x5b5d8>
   54f38:	cmp	r0, #0
   54f3c:	sub	r3, fp, #124	; 0x7c
   54f40:	beq	53e2c <fputs@plt+0x42a44>
   54f44:	mov	r5, r0
   54f48:	ldrsh	r0, [r0, #32]
   54f4c:	ldrsh	r1, [sl, #6]
   54f50:	cmp	r0, r1
   54f54:	strhlt	r0, [sl, #6]
   54f58:	ldrb	r0, [fp, #-92]	; 0xffffffa4
   54f5c:	cmp	r0, #0
   54f60:	beq	54f70 <fputs@plt+0x43b88>
   54f64:	ldrb	r0, [r5, #42]	; 0x2a
   54f68:	cmp	r0, #0
   54f6c:	strbne	r0, [fp, #-91]	; 0xffffffa5
   54f70:	ldr	r0, [fp, #-124]	; 0xffffff84
   54f74:	cmp	r0, #0
   54f78:	beq	54f98 <fputs@plt+0x43bb0>
   54f7c:	ldrsb	r1, [r5, #38]	; 0x26
   54f80:	str	r1, [fp, #-120]	; 0xffffff88
   54f84:	ldr	r0, [r0]
   54f88:	cmp	r0, r1
   54f8c:	bne	54fb0 <fputs@plt+0x43bc8>
   54f90:	mov	r0, #0
   54f94:	str	r0, [fp, #-124]	; 0xffffff84
   54f98:	ldr	r1, [fp, #-104]	; 0xffffff98
   54f9c:	cmp	r1, #0
   54fa0:	bmi	54fb0 <fputs@plt+0x43bc8>
   54fa4:	ldr	r0, [sp, #104]	; 0x68
   54fa8:	bl	60558 <fputs@plt+0x4f170>
   54fac:	sub	r3, fp, #124	; 0x7c
   54fb0:	ldrd	r0, [r5, #48]	; 0x30
   54fb4:	sub	r2, fp, #92	; 0x5c
   54fb8:	str	r3, [sp]
   54fbc:	mvn	r3, #0
   54fc0:	stmib	sp, {r2, r7}
   54fc4:	ldr	r2, [sp, #88]	; 0x58
   54fc8:	str	r0, [sp, #12]
   54fcc:	str	r1, [sp, #16]
   54fd0:	mov	r0, r4
   54fd4:	mov	r1, sl
   54fd8:	bl	70860 <fputs@plt+0x5f478>
   54fdc:	mov	r0, r5
   54fe0:	bl	71550 <fputs@plt+0x60168>
   54fe4:	b	56110 <fputs@plt+0x44d28>
   54fe8:	ldr	r6, [sp, #116]	; 0x74
   54fec:	ldr	r7, [sp, #100]	; 0x64
   54ff0:	mov	r0, #0
   54ff4:	strh	r0, [sl, #6]
   54ff8:	ldr	r1, [fp, #-124]	; 0xffffff84
   54ffc:	mov	r0, r3
   55000:	mvn	r2, #0
   55004:	bl	64be4 <fputs@plt+0x537fc>
   55008:	str	r0, [sp, #68]	; 0x44
   5500c:	ldr	r0, [sp, #104]	; 0x68
   55010:	bl	626a8 <fputs@plt+0x512c0>
   55014:	vmov.i32	q8, #0	; 0x00000000
   55018:	str	r0, [sp, #72]	; 0x48
   5501c:	add	r0, sp, #120	; 0x78
   55020:	ldr	r2, [sp, #92]	; 0x5c
   55024:	add	r0, r0, #8
   55028:	vst1.64	{d16-d17}, [r0]
   5502c:	mov	r0, #0
   55030:	str	r0, [sp, #148]	; 0x94
   55034:	str	r0, [sp, #144]	; 0x90
   55038:	str	r7, [sp, #124]	; 0x7c
   5503c:	str	r4, [sp, #120]	; 0x78
   55040:	str	r5, [sp, #132]	; 0x84
   55044:	cmp	r2, #0
   55048:	add	r5, sp, #120	; 0x78
   5504c:	ldr	r1, [r4, #76]	; 0x4c
   55050:	add	r1, r1, #1
   55054:	str	r1, [sp, #168]	; 0xa8
   55058:	ldr	r1, [sp, #88]	; 0x58
   5505c:	ldrne	r0, [r2]
   55060:	str	r2, [sp, #176]	; 0xb0
   55064:	str	r0, [sp, #164]	; 0xa4
   55068:	mov	r0, r5
   5506c:	bl	71ca4 <fputs@plt+0x608bc>
   55070:	ldr	r1, [fp, #-124]	; 0xffffff84
   55074:	mov	r0, r5
   55078:	bl	71ca4 <fputs@plt+0x608bc>
   5507c:	ldr	r0, [sp, #84]	; 0x54
   55080:	cmp	r0, #0
   55084:	beq	550cc <fputs@plt+0x43ce4>
   55088:	vmov.i32	q8, #0	; 0x00000000
   5508c:	sub	r0, fp, #80	; 0x50
   55090:	mov	r1, #20
   55094:	mov	r2, r0
   55098:	vst1.64	{d16-d17}, [r2], r1
   5509c:	mov	r1, #0
   550a0:	str	r1, [r2]
   550a4:	str	r1, [fp, #-64]	; 0xffffffc0
   550a8:	movw	r1, #48040	; 0xbba8
   550ac:	str	r5, [fp, #-56]	; 0xffffffc8
   550b0:	movt	r1, #7
   550b4:	str	r1, [fp, #-72]	; 0xffffffb8
   550b8:	movw	r1, #47304	; 0xb8c8
   550bc:	movt	r1, #7
   550c0:	str	r1, [fp, #-76]	; 0xffffffb4
   550c4:	ldr	r1, [sp, #84]	; 0x54
   550c8:	bl	64900 <fputs@plt+0x53518>
   550cc:	ldr	r0, [sp, #196]	; 0xc4
   550d0:	ldr	r1, [sp, #184]	; 0xb8
   550d4:	cmp	r0, #1
   550d8:	str	r1, [sp, #188]	; 0xbc
   550dc:	blt	55124 <fputs@plt+0x43d3c>
   550e0:	ldrh	r1, [sp, #148]	; 0x94
   550e4:	mov	r5, #0
   550e8:	add	r8, sp, #120	; 0x78
   550ec:	orr	r0, r1, #8
   550f0:	strh	r0, [sp, #148]	; 0x94
   550f4:	ldr	r0, [sp, #192]	; 0xc0
   550f8:	ldr	r0, [r0, r5, lsl #4]
   550fc:	ldr	r1, [r0, #20]
   55100:	mov	r0, r8
   55104:	bl	71ca4 <fputs@plt+0x608bc>
   55108:	ldrh	r0, [sp, #148]	; 0x94
   5510c:	add	r5, r5, #1
   55110:	bic	r1, r0, #8
   55114:	ldr	r0, [sp, #196]	; 0xc4
   55118:	strh	r1, [sp, #148]	; 0x94
   5511c:	cmp	r5, r0
   55120:	blt	550ec <fputs@plt+0x43d04>
   55124:	ldr	r1, [r4, #76]	; 0x4c
   55128:	str	r1, [sp, #172]	; 0xac
   5512c:	ldrb	r1, [r6, #69]	; 0x45
   55130:	cmp	r1, #0
   55134:	bne	53e2c <fputs@plt+0x42a44>
   55138:	ldr	r7, [sp, #92]	; 0x5c
   5513c:	cmp	r7, #0
   55140:	beq	55310 <fputs@plt+0x43f28>
   55144:	ldr	r0, [r4, #72]	; 0x48
   55148:	mov	r2, #0
   5514c:	mov	r6, #0
   55150:	add	r1, r0, #1
   55154:	str	r1, [r4, #72]	; 0x48
   55158:	str	r0, [sp, #156]	; 0x9c
   5515c:	mov	r0, r4
   55160:	mov	r1, r7
   55164:	ldr	r3, [sp, #184]	; 0xb8
   55168:	bl	6c758 <fputs@plt+0x5b370>
   5516c:	str	r6, [sp]
   55170:	ldr	r6, [sp, #104]	; 0x68
   55174:	ldr	r2, [sp, #156]	; 0x9c
   55178:	ldr	r3, [sp, #164]	; 0xa4
   5517c:	mov	r5, r0
   55180:	mov	r1, #58	; 0x3a
   55184:	mov	r0, r6
   55188:	bl	49a20 <fputs@plt+0x38638>
   5518c:	mov	r1, r0
   55190:	mov	r0, r6
   55194:	mov	r2, r5
   55198:	mvn	r3, #5
   5519c:	str	r5, [sp, #32]
   551a0:	str	r1, [sp, #24]
   551a4:	bl	1d520 <fputs@plt+0xc138>
   551a8:	ldr	r8, [r4, #76]	; 0x4c
   551ac:	add	r0, r8, #3
   551b0:	str	r0, [sp, #56]	; 0x38
   551b4:	str	r0, [r4, #76]	; 0x4c
   551b8:	mov	r0, r6
   551bc:	bl	626a8 <fputs@plt+0x512c0>
   551c0:	str	r0, [sp, #52]	; 0x34
   551c4:	ldr	r0, [r4, #76]	; 0x4c
   551c8:	add	r0, r0, #1
   551cc:	str	r0, [sp, #64]	; 0x40
   551d0:	str	r0, [r4, #76]	; 0x4c
   551d4:	mov	r0, r6
   551d8:	bl	626a8 <fputs@plt+0x512c0>
   551dc:	str	r0, [sp, #60]	; 0x3c
   551e0:	ldr	r5, [r4, #76]	; 0x4c
   551e4:	ldr	r0, [r7]
   551e8:	add	r3, r8, #2
   551ec:	mov	r2, #0
   551f0:	str	r3, [sp, #44]	; 0x2c
   551f4:	add	r1, r0, r5
   551f8:	add	r0, r1, r0
   551fc:	str	r1, [sp, #40]	; 0x28
   55200:	mov	r1, #22
   55204:	str	r0, [r4, #76]	; 0x4c
   55208:	mov	r0, #0
   5520c:	str	r0, [sp]
   55210:	mov	r0, r6
   55214:	bl	49a20 <fputs@plt+0x38638>
   55218:	mov	r0, #0
   5521c:	add	r3, r8, #1
   55220:	mov	r1, #22
   55224:	mov	r2, #0
   55228:	str	r0, [sp]
   5522c:	mov	r0, r6
   55230:	str	r3, [sp, #48]	; 0x30
   55234:	bl	49a20 <fputs@plt+0x38638>
   55238:	ldr	r0, [r7]
   5523c:	add	r3, r5, #1
   55240:	mov	r1, #25
   55244:	mov	r2, #0
   55248:	str	r3, [sp, #28]
   5524c:	add	r0, r0, r5
   55250:	str	r0, [sp]
   55254:	mov	r0, r6
   55258:	bl	49a20 <fputs@plt+0x38638>
   5525c:	ldr	r2, [sp, #64]	; 0x40
   55260:	ldr	r3, [sp, #60]	; 0x3c
   55264:	mov	r0, #0
   55268:	mov	r1, #14
   5526c:	str	r0, [sp]
   55270:	mov	r0, r6
   55274:	bl	49a20 <fputs@plt+0x38638>
   55278:	ldr	r1, [sp, #68]	; 0x44
   5527c:	ldr	r2, [sp, #80]	; 0x50
   55280:	mov	r0, #256	; 0x100
   55284:	mov	r3, r7
   55288:	mov	r6, #0
   5528c:	cmp	r1, #0
   55290:	mov	r1, #0
   55294:	str	r1, [sp]
   55298:	str	r1, [sp, #8]
   5529c:	ldr	r1, [sp, #100]	; 0x64
   552a0:	movweq	r0, #2304	; 0x900
   552a4:	str	r0, [sp, #4]
   552a8:	mov	r0, r4
   552ac:	bl	6c9c0 <fputs@plt+0x5b5d8>
   552b0:	cmp	r0, #0
   552b4:	str	r0, [sp, #36]	; 0x24
   552b8:	beq	53e2c <fputs@plt+0x42a44>
   552bc:	ldr	r0, [sp, #36]	; 0x24
   552c0:	ldr	r1, [sp, #92]	; 0x5c
   552c4:	ldrsb	r0, [r0, #38]	; 0x26
   552c8:	ldr	r1, [r1]
   552cc:	cmp	r1, r0
   552d0:	mov	r0, #0
   552d4:	str	r0, [sp, #96]	; 0x60
   552d8:	mov	r0, #0
   552dc:	str	r0, [sp, #80]	; 0x50
   552e0:	beq	55c0c <fputs@plt+0x44824>
   552e4:	ldrb	r0, [fp, #-92]	; 0xffffffa4
   552e8:	cmp	r0, #0
   552ec:	beq	55698 <fputs@plt+0x442b0>
   552f0:	ldrb	r0, [sl, #8]
   552f4:	movw	r2, #6561	; 0x19a1
   552f8:	movw	r1, #6570	; 0x19aa
   552fc:	movt	r2, #9
   55300:	movt	r1, #9
   55304:	tst	r0, #1
   55308:	moveq	r1, r2
   5530c:	b	556a0 <fputs@plt+0x442b8>
   55310:	ldr	r1, [sl, #32]
   55314:	cmp	r1, #0
   55318:	bne	5538c <fputs@plt+0x43fa4>
   5531c:	ldr	r1, [sl]
   55320:	ldr	r2, [r1]
   55324:	cmp	r2, #1
   55328:	bne	5538c <fputs@plt+0x43fa4>
   5532c:	ldr	r2, [sl, #28]
   55330:	ldr	r3, [r2]
   55334:	cmp	r3, #1
   55338:	bne	5538c <fputs@plt+0x43fa4>
   5533c:	ldr	r3, [r2, #28]
   55340:	cmp	r3, #0
   55344:	bne	5538c <fputs@plt+0x43fa4>
   55348:	ldr	r5, [r2, #24]
   5534c:	ldrb	r2, [r5, #42]	; 0x2a
   55350:	tst	r2, #16
   55354:	bne	5538c <fputs@plt+0x43fa4>
   55358:	cmp	r0, #0
   5535c:	beq	5538c <fputs@plt+0x43fa4>
   55360:	ldr	r1, [r1, #4]
   55364:	ldr	r1, [r1]
   55368:	ldrb	r2, [r1]
   5536c:	cmp	r2, #153	; 0x99
   55370:	bne	5538c <fputs@plt+0x43fa4>
   55374:	ldr	r2, [sp, #192]	; 0xc0
   55378:	ldr	r2, [r2, #4]
   5537c:	ldrb	r2, [r2, #3]
   55380:	tst	r2, #1
   55384:	cmpne	r5, #0
   55388:	bne	56e7c <fputs@plt+0x45a94>
   5538c:	mov	r7, #0
   55390:	cmp	r0, #1
   55394:	bne	55584 <fputs@plt+0x4419c>
   55398:	ldr	r0, [sl, #40]	; 0x28
   5539c:	mov	r8, #0
   553a0:	mov	r9, #0
   553a4:	cmp	r0, #0
   553a8:	bne	5558c <fputs@plt+0x441a4>
   553ac:	ldr	r0, [sp, #192]	; 0xc0
   553b0:	ldr	r0, [r0]
   553b4:	ldr	r5, [r0, #20]
   553b8:	cmp	r5, #0
   553bc:	beq	55584 <fputs@plt+0x4419c>
   553c0:	ldr	r1, [r5]
   553c4:	mov	r8, #0
   553c8:	mov	r9, #0
   553cc:	cmp	r1, #1
   553d0:	bne	5558c <fputs@plt+0x441a4>
   553d4:	ldr	r1, [r5, #4]
   553d8:	mov	r8, #0
   553dc:	mov	r9, #0
   553e0:	ldr	r1, [r1]
   553e4:	ldrb	r1, [r1]
   553e8:	cmp	r1, #154	; 0x9a
   553ec:	bne	5558c <fputs@plt+0x441a4>
   553f0:	ldr	r9, [r0, #8]
   553f4:	movw	r1, #7349	; 0x1cb5
   553f8:	movt	r1, #9
   553fc:	mov	r0, r9
   55400:	bl	1606c <fputs@plt+0x4c84>
   55404:	cmp	r0, #0
   55408:	beq	56c84 <fputs@plt+0x4589c>
   5540c:	movw	r1, #7353	; 0x1cb9
   55410:	mov	r0, r9
   55414:	movt	r1, #9
   55418:	bl	1606c <fputs@plt+0x4c84>
   5541c:	mov	r8, #0
   55420:	cmp	r0, #0
   55424:	mov	r9, #0
   55428:	bne	5558c <fputs@plt+0x441a4>
   5542c:	mov	r8, #2
   55430:	b	56c88 <fputs@plt+0x458a0>
   55434:	add	r2, sp, #120	; 0x78
   55438:	mov	r0, r4
   5543c:	mov	r1, sl
   55440:	bl	72bd0 <fputs@plt+0x617e8>
   55444:	mov	r0, #0
   55448:	mov	r5, #0
   5544c:	str	r0, [sp, #96]	; 0x60
   55450:	mov	r0, #0
   55454:	str	r0, [sp, #100]	; 0x64
   55458:	mov	r0, #0
   5545c:	str	r0, [sp, #92]	; 0x5c
   55460:	ldrb	r1, [sl, #4]
   55464:	ldr	r2, [sp, #100]	; 0x64
   55468:	ldr	r3, [sp, #96]	; 0x60
   5546c:	subs	r0, r1, #116	; 0x74
   55470:	movwne	r0, #1
   55474:	str	r0, [sp]
   55478:	mov	r0, r4
   5547c:	bl	73a70 <fputs@plt+0x62688>
   55480:	ldrb	r0, [sl, #8]
   55484:	tst	r0, #16
   55488:	beq	558a4 <fputs@plt+0x444bc>
   5548c:	ldr	r0, [sl]
   55490:	mov	r2, #1
   55494:	ldr	r1, [r0]
   55498:	ldr	r0, [sp, #104]	; 0x68
   5549c:	mov	r6, r1
   554a0:	bl	60894 <fputs@plt+0x4f4ac>
   554a4:	cmp	r0, #0
   554a8:	beq	558a0 <fputs@plt+0x444b8>
   554ac:	mov	r7, r0
   554b0:	cmp	r6, #1
   554b4:	blt	554f4 <fputs@plt+0x4410c>
   554b8:	add	r8, r7, #20
   554bc:	mov	r9, #0
   554c0:	mov	r0, r4
   554c4:	mov	r1, sl
   554c8:	mov	r2, r9
   554cc:	bl	73b2c <fputs@plt+0x62744>
   554d0:	cmp	r0, #0
   554d4:	str	r0, [r8, r9, lsl #2]
   554d8:	bne	554e8 <fputs@plt+0x44100>
   554dc:	ldr	r0, [sp, #104]	; 0x68
   554e0:	ldr	r0, [r0, #8]
   554e4:	str	r0, [r8, r9, lsl #2]
   554e8:	add	r9, r9, #1
   554ec:	cmp	r6, r9
   554f0:	bne	554c0 <fputs@plt+0x440d8>
   554f4:	add	r8, sl, #20
   554f8:	mov	r9, #0
   554fc:	ldr	r1, [r8, r9, lsl #2]
   55500:	cmp	r1, #0
   55504:	bmi	55560 <fputs@plt+0x44178>
   55508:	ldr	r0, [sp, #116]	; 0x74
   5550c:	ldr	r2, [r0]
   55510:	ldrb	r2, [r2, #69]	; 0x45
   55514:	cmp	r2, #0
   55518:	movw	r2, #35320	; 0x89f8
   5551c:	movt	r2, #10
   55520:	bne	55530 <fputs@plt+0x44148>
   55524:	ldr	r3, [r0, #4]
   55528:	add	r2, r1, r1, lsl #2
   5552c:	add	r2, r3, r2, lsl #2
   55530:	str	r6, [r2, #8]
   55534:	mvn	r3, #5
   55538:	ldr	r2, [r7]
   5553c:	add	r2, r2, #1
   55540:	str	r2, [r7]
   55544:	mov	r2, r7
   55548:	bl	1d520 <fputs@plt+0xc138>
   5554c:	mvn	r0, #0
   55550:	str	r0, [r8, r9, lsl #2]
   55554:	add	r9, r9, #1
   55558:	cmp	r9, #2
   5555c:	bne	554fc <fputs@plt+0x44114>
   55560:	ldr	sl, [sl, #48]	; 0x30
   55564:	cmp	sl, #0
   55568:	bne	554f4 <fputs@plt+0x4410c>
   5556c:	ldr	r0, [r7]
   55570:	subs	r0, r0, #1
   55574:	str	r0, [r7]
   55578:	moveq	r0, r7
   5557c:	bleq	144bc <fputs@plt+0x30d4>
   55580:	b	558a4 <fputs@plt+0x444bc>
   55584:	mov	r8, #0
   55588:	mov	r9, #0
   5558c:	add	r1, sp, #152	; 0x98
   55590:	mov	r0, r4
   55594:	bl	723a4 <fputs@plt+0x60fbc>
   55598:	ldr	r1, [sp, #100]	; 0x64
   5559c:	ldr	r2, [sp, #80]	; 0x50
   555a0:	mov	r0, r4
   555a4:	mov	r3, r9
   555a8:	stm	sp, {r7, r8}
   555ac:	str	r7, [sp, #8]
   555b0:	bl	6c9c0 <fputs@plt+0x5b5d8>
   555b4:	cmp	r0, #0
   555b8:	beq	55664 <fputs@plt+0x4427c>
   555bc:	mov	r5, r0
   555c0:	add	r1, sp, #152	; 0x98
   555c4:	mov	r0, r4
   555c8:	bl	71e0c <fputs@plt+0x60a24>
   555cc:	ldrsb	r0, [r5, #38]	; 0x26
   555d0:	cmp	r0, #1
   555d4:	blt	555f4 <fputs@plt+0x4420c>
   555d8:	mov	r0, #0
   555dc:	ldr	r3, [r5, #52]	; 0x34
   555e0:	mov	r1, #13
   555e4:	mov	r2, #0
   555e8:	str	r0, [sp]
   555ec:	ldr	r0, [sp, #104]	; 0x68
   555f0:	bl	49a20 <fputs@plt+0x38638>
   555f4:	mov	r0, r5
   555f8:	bl	71550 <fputs@plt+0x60168>
   555fc:	add	r1, sp, #152	; 0x98
   55600:	mov	r0, r4
   55604:	bl	7231c <fputs@plt+0x60f34>
   55608:	ldr	r6, [sp, #72]	; 0x48
   5560c:	ldr	r1, [sp, #84]	; 0x54
   55610:	mov	r5, #0
   55614:	mov	r0, r4
   55618:	mov	r3, #16
   5561c:	str	r5, [fp, #-124]	; 0xffffff84
   55620:	mov	r2, r6
   55624:	bl	63970 <fputs@plt+0x52588>
   55628:	ldr	r0, [sp, #108]	; 0x6c
   5562c:	ldr	r2, [sl]
   55630:	mov	r1, sl
   55634:	mvn	r3, #0
   55638:	str	r5, [sp]
   5563c:	str	r5, [sp, #4]
   55640:	str	r6, [sp, #12]
   55644:	str	r6, [sp, #16]
   55648:	str	r0, [sp, #8]
   5564c:	mov	r0, r4
   55650:	bl	70860 <fputs@plt+0x5f478>
   55654:	ldr	r0, [sp, #116]	; 0x74
   55658:	mov	r1, r9
   5565c:	bl	478b8 <fputs@plt+0x364d0>
   55660:	b	560d8 <fputs@plt+0x44cf0>
   55664:	ldr	r0, [sp, #116]	; 0x74
   55668:	mov	r1, r9
   5566c:	bl	478b8 <fputs@plt+0x364d0>
   55670:	b	54c14 <fputs@plt+0x4382c>
   55674:	ldrb	r1, [sl, #4]
   55678:	cmp	r1, #115	; 0x73
   5567c:	cmpne	r1, #117	; 0x75
   55680:	bne	558b8 <fputs@plt+0x444d0>
   55684:	cmp	r2, #1
   55688:	bne	55a1c <fputs@plt+0x44634>
   5568c:	ldr	r0, [sp, #124]	; 0x7c
   55690:	str	r0, [sp, #88]	; 0x58
   55694:	b	55a68 <fputs@plt+0x44680>
   55698:	movw	r1, #6570	; 0x19aa
   5569c:	movt	r1, #9
   556a0:	mov	r0, r4
   556a4:	bl	71d48 <fputs@plt+0x60960>
   556a8:	ldr	r0, [sp, #92]	; 0x5c
   556ac:	ldr	r6, [r0]
   556b0:	ldr	r0, [sp, #184]	; 0xb8
   556b4:	cmp	r0, #1
   556b8:	mov	r9, r6
   556bc:	blt	556f8 <fputs@plt+0x44310>
   556c0:	ldr	r1, [sp, #180]	; 0xb4
   556c4:	mov	r2, #0
   556c8:	mov	r3, r6
   556cc:	mov	r9, r6
   556d0:	add	r1, r1, #12
   556d4:	ldr	r5, [r1], #24
   556d8:	add	r2, r2, #1
   556dc:	cmp	r5, r3
   556e0:	mov	r5, #0
   556e4:	movwge	r5, #1
   556e8:	cmp	r2, r0
   556ec:	add	r3, r3, r5
   556f0:	add	r9, r9, r5
   556f4:	blt	556d4 <fputs@plt+0x442ec>
   556f8:	ldr	r0, [r4, #60]	; 0x3c
   556fc:	cmp	r0, r9
   55700:	bge	55718 <fputs@plt+0x44330>
   55704:	ldr	r0, [r4, #76]	; 0x4c
   55708:	add	r1, r0, r9
   5570c:	add	r7, r0, #1
   55710:	str	r1, [r4, #76]	; 0x4c
   55714:	b	5572c <fputs@plt+0x44344>
   55718:	ldr	r7, [r4, #64]	; 0x40
   5571c:	sub	r0, r0, r9
   55720:	str	r0, [r4, #60]	; 0x3c
   55724:	add	r1, r7, r9
   55728:	str	r1, [r4, #64]	; 0x40
   5572c:	mov	ip, #0
   55730:	mov	r1, #0
   55734:	add	r2, r4, r1
   55738:	ldr	r3, [r2, #136]	; 0x88
   5573c:	cmp	r3, #0
   55740:	beq	55770 <fputs@plt+0x44388>
   55744:	ldrb	r5, [r2, #130]	; 0x82
   55748:	cmp	r5, #0
   5574c:	beq	5576c <fputs@plt+0x44384>
   55750:	ldrb	r5, [r4, #19]
   55754:	cmp	r5, #7
   55758:	addls	r0, r5, #1
   5575c:	strbls	r0, [r4, #19]
   55760:	addls	r0, r4, r5, lsl #2
   55764:	strls	r3, [r0, #28]
   55768:	strb	ip, [r2, #130]	; 0x82
   5576c:	str	ip, [r2, #136]	; 0x88
   55770:	add	r1, r1, #20
   55774:	cmp	r1, #200	; 0xc8
   55778:	bne	55734 <fputs@plt+0x4434c>
   5577c:	ldr	r1, [sp, #92]	; 0x5c
   55780:	mov	r5, #0
   55784:	mov	r0, r4
   55788:	mov	r2, r7
   5578c:	mov	r3, #0
   55790:	str	r5, [sp]
   55794:	bl	62974 <fputs@plt+0x5158c>
   55798:	ldr	r0, [sp, #184]	; 0xb8
   5579c:	cmp	r0, #1
   557a0:	blt	557f0 <fputs@plt+0x44408>
   557a4:	mov	r8, #0
   557a8:	ldr	r2, [sp, #180]	; 0xb4
   557ac:	add	r1, r2, r5
   557b0:	ldr	r1, [r1, #12]
   557b4:	cmp	r1, r6
   557b8:	blt	557e0 <fputs@plt+0x443f8>
   557bc:	ldr	r1, [r2, r5]!
   557c0:	add	r0, r6, r7
   557c4:	ldr	r3, [r2, #4]
   557c8:	ldr	r2, [r2, #8]
   557cc:	str	r0, [sp]
   557d0:	mov	r0, r4
   557d4:	bl	71dc0 <fputs@plt+0x609d8>
   557d8:	ldr	r0, [sp, #184]	; 0xb8
   557dc:	add	r6, r6, #1
   557e0:	add	r8, r8, #1
   557e4:	add	r5, r5, #24
   557e8:	cmp	r8, r0
   557ec:	blt	557a8 <fputs@plt+0x443c0>
   557f0:	ldrb	r0, [r4, #19]
   557f4:	cmp	r0, #0
   557f8:	beq	55814 <fputs@plt+0x4442c>
   557fc:	sub	r0, r0, #1
   55800:	strb	r0, [r4, #19]
   55804:	uxtb	r0, r0
   55808:	add	r0, r4, r0, lsl #2
   5580c:	ldr	r5, [r0, #28]
   55810:	b	55820 <fputs@plt+0x44438>
   55814:	ldr	r0, [r4, #76]	; 0x4c
   55818:	add	r5, r0, #1
   5581c:	str	r5, [r4, #76]	; 0x4c
   55820:	ldr	r6, [sp, #104]	; 0x68
   55824:	mov	r1, #49	; 0x31
   55828:	mov	r2, r7
   5582c:	mov	r3, r9
   55830:	str	r5, [sp]
   55834:	mov	r0, r6
   55838:	bl	49a20 <fputs@plt+0x38638>
   5583c:	ldr	r2, [sp, #156]	; 0x9c
   55840:	mov	r8, #0
   55844:	mov	r0, r6
   55848:	mov	r1, #109	; 0x6d
   5584c:	mov	r3, r5
   55850:	str	r8, [sp]
   55854:	bl	49a20 <fputs@plt+0x38638>
   55858:	cmp	r5, #0
   5585c:	beq	55ac0 <fputs@plt+0x446d8>
   55860:	ldrb	r0, [r4, #19]
   55864:	cmp	r0, #7
   55868:	bhi	55ac0 <fputs@plt+0x446d8>
   5586c:	mov	r1, #0
   55870:	add	r2, r4, r1
   55874:	ldr	r3, [r2, #136]	; 0x88
   55878:	cmp	r3, r5
   5587c:	beq	55ab8 <fputs@plt+0x446d0>
   55880:	add	r1, r1, #20
   55884:	cmp	r1, #200	; 0xc8
   55888:	bne	55870 <fputs@plt+0x44488>
   5588c:	add	r1, r0, #1
   55890:	add	r0, r4, r0, lsl #2
   55894:	strb	r1, [r4, #19]
   55898:	str	r5, [r0, #28]
   5589c:	b	55ac0 <fputs@plt+0x446d8>
   558a0:	mov	r5, #7
   558a4:	ldr	r6, [sp, #112]	; 0x70
   558a8:	ldr	r7, [sp, #108]	; 0x6c
   558ac:	ldr	r8, [sp, #104]	; 0x68
   558b0:	ldr	r1, [sp, #92]	; 0x5c
   558b4:	b	54d60 <fputs@plt+0x43978>
   558b8:	cmp	r1, #116	; 0x74
   558bc:	bne	56ac8 <fputs@plt+0x456e0>
   558c0:	ldr	r0, [sl, #12]
   558c4:	add	r2, sp, #120	; 0x78
   558c8:	mov	r1, r9
   558cc:	str	r0, [r9, #12]
   558d0:	ldr	r0, [sl, #16]
   558d4:	str	r0, [r9, #16]
   558d8:	ldr	r0, [sl, #56]	; 0x38
   558dc:	str	r0, [r9, #56]	; 0x38
   558e0:	ldr	r0, [sl, #60]	; 0x3c
   558e4:	str	r0, [r9, #60]	; 0x3c
   558e8:	ldr	r0, [r4, #472]	; 0x1d8
   558ec:	str	r0, [sp, #100]	; 0x64
   558f0:	mov	r0, r4
   558f4:	bl	53d14 <fputs@plt+0x4292c>
   558f8:	mov	r5, r0
   558fc:	mov	r0, #0
   55900:	cmp	r5, #0
   55904:	str	r0, [sl, #56]	; 0x38
   55908:	str	r0, [sl, #60]	; 0x3c
   5590c:	bne	55aa8 <fputs@plt+0x446c0>
   55910:	mov	r7, #0
   55914:	str	r7, [sl, #48]	; 0x30
   55918:	ldr	r2, [r9, #12]
   5591c:	str	r2, [sl, #12]
   55920:	cmp	r2, #0
   55924:	ldr	r0, [r9, #16]
   55928:	str	r0, [sl, #16]
   5592c:	beq	55970 <fputs@plt+0x44588>
   55930:	mov	r0, #0
   55934:	mov	r1, #46	; 0x2e
   55938:	mov	r3, #0
   5593c:	str	r0, [sp]
   55940:	ldr	r0, [sp, #116]	; 0x74
   55944:	bl	49a20 <fputs@plt+0x38638>
   55948:	mov	r7, r0
   5594c:	ldr	r0, [sl, #16]
   55950:	cmp	r0, #0
   55954:	beq	55970 <fputs@plt+0x44588>
   55958:	ldr	r2, [sl, #12]
   5595c:	str	r0, [sp]
   55960:	add	r3, r0, #1
   55964:	ldr	r0, [sp, #116]	; 0x74
   55968:	mov	r1, #139	; 0x8b
   5596c:	bl	49a20 <fputs@plt+0x38638>
   55970:	ldr	r0, [r4, #472]	; 0x1d8
   55974:	add	r2, sp, #120	; 0x78
   55978:	mov	r1, sl
   5597c:	str	r0, [sp, #96]	; 0x60
   55980:	mov	r0, r4
   55984:	bl	53d14 <fputs@plt+0x4292c>
   55988:	mov	r5, r0
   5598c:	ldr	r0, [sl, #48]	; 0x30
   55990:	str	r9, [sl, #48]	; 0x30
   55994:	ldrsh	r1, [r9, #6]
   55998:	str	r0, [sp, #92]	; 0x5c
   5599c:	ldrsh	r0, [sl, #6]
   559a0:	bl	739ec <fputs@plt+0x62604>
   559a4:	strh	r0, [sl, #6]
   559a8:	ldr	r0, [r9, #56]	; 0x38
   559ac:	cmp	r0, #0
   559b0:	beq	559e4 <fputs@plt+0x445fc>
   559b4:	sub	r1, fp, #80	; 0x50
   559b8:	bl	6575c <fputs@plt+0x54374>
   559bc:	cmp	r0, #0
   559c0:	beq	559e4 <fputs@plt+0x445fc>
   559c4:	ldr	r0, [fp, #-80]	; 0xffffffb0
   559c8:	cmp	r0, #1
   559cc:	blt	559e4 <fputs@plt+0x445fc>
   559d0:	ldrsh	r8, [sl, #6]
   559d4:	asr	r1, r0, #31
   559d8:	bl	473c4 <fputs@plt+0x35fdc>
   559dc:	cmp	r8, r0
   559e0:	strhgt	r0, [sl, #6]
   559e4:	cmp	r7, #0
   559e8:	beq	55460 <fputs@plt+0x44078>
   559ec:	ldr	r3, [sp, #116]	; 0x74
   559f0:	ldr	r0, [r3, #32]
   559f4:	ldr	r2, [r3, #24]
   559f8:	sub	r1, r0, #1
   559fc:	str	r1, [r2, #96]	; 0x60
   55a00:	ldr	r2, [r3]
   55a04:	ldrb	r2, [r2, #69]	; 0x45
   55a08:	cmp	r2, #0
   55a0c:	beq	56d70 <fputs@plt+0x45988>
   55a10:	movw	r1, #35320	; 0x89f8
   55a14:	movt	r1, #10
   55a18:	b	56d88 <fputs@plt+0x459a0>
   55a1c:	ldr	r2, [r4, #72]	; 0x48
   55a20:	mov	r1, #57	; 0x39
   55a24:	mov	r3, #0
   55a28:	add	r0, r2, #1
   55a2c:	str	r2, [sp, #88]	; 0x58
   55a30:	str	r0, [r4, #72]	; 0x48
   55a34:	mov	r0, #0
   55a38:	str	r0, [sp]
   55a3c:	ldr	r0, [sp, #116]	; 0x74
   55a40:	bl	49a20 <fputs@plt+0x38638>
   55a44:	mov	r1, sl
   55a48:	str	r0, [sl, #20]
   55a4c:	mov	r0, r1
   55a50:	ldr	r1, [r1, #52]	; 0x34
   55a54:	cmp	r1, #0
   55a58:	bne	55a4c <fputs@plt+0x44664>
   55a5c:	ldr	r1, [r0, #8]
   55a60:	orr	r1, r1, #16
   55a64:	str	r1, [r0, #8]
   55a68:	ldr	r0, [sp, #88]	; 0x58
   55a6c:	mov	r8, #1
   55a70:	sub	r2, fp, #80	; 0x50
   55a74:	mov	r1, r9
   55a78:	str	r0, [fp, #-76]	; 0xffffffb4
   55a7c:	mov	r0, #0
   55a80:	strh	r8, [fp, #-80]	; 0xffffffb0
   55a84:	str	r0, [fp, #-68]	; 0xffffffbc
   55a88:	str	r0, [fp, #-72]	; 0xffffffb8
   55a8c:	ldr	r0, [r4, #472]	; 0x1d8
   55a90:	str	r0, [sp, #100]	; 0x64
   55a94:	mov	r0, r4
   55a98:	bl	53d14 <fputs@plt+0x4292c>
   55a9c:	cmp	r0, #0
   55aa0:	beq	568d4 <fputs@plt+0x454ec>
   55aa4:	mov	r5, r0
   55aa8:	ldr	r6, [sp, #112]	; 0x70
   55aac:	ldr	r7, [sp, #108]	; 0x6c
   55ab0:	ldr	r8, [sp, #104]	; 0x68
   55ab4:	b	54d5c <fputs@plt+0x43974>
   55ab8:	mov	r0, #1
   55abc:	strb	r0, [r2, #130]	; 0x82
   55ac0:	add	ip, r7, r9
   55ac4:	mov	r1, #0
   55ac8:	add	r2, r4, r1
   55acc:	ldr	r3, [r2, #136]	; 0x88
   55ad0:	cmp	r3, r7
   55ad4:	blt	55b0c <fputs@plt+0x44724>
   55ad8:	cmp	r3, ip
   55adc:	bge	55b0c <fputs@plt+0x44724>
   55ae0:	ldrb	r5, [r2, #130]	; 0x82
   55ae4:	cmp	r5, #0
   55ae8:	beq	55b08 <fputs@plt+0x44720>
   55aec:	ldrb	r5, [r4, #19]
   55af0:	cmp	r5, #7
   55af4:	addls	r0, r5, #1
   55af8:	strbls	r0, [r4, #19]
   55afc:	addls	r0, r4, r5, lsl #2
   55b00:	strls	r3, [r0, #28]
   55b04:	strb	r8, [r2, #130]	; 0x82
   55b08:	str	r8, [r2, #136]	; 0x88
   55b0c:	add	r1, r1, #20
   55b10:	cmp	r1, #200	; 0xc8
   55b14:	bne	55ac8 <fputs@plt+0x446e0>
   55b18:	ldr	r0, [r4, #60]	; 0x3c
   55b1c:	cmp	r0, r9
   55b20:	ldr	r0, [sp, #36]	; 0x24
   55b24:	strlt	r9, [r4, #60]	; 0x3c
   55b28:	strlt	r7, [r4, #64]	; 0x40
   55b2c:	bl	71550 <fputs@plt+0x60168>
   55b30:	ldr	r1, [r4, #72]	; 0x48
   55b34:	add	r0, r1, #1
   55b38:	str	r1, [sp, #96]	; 0x60
   55b3c:	str	r0, [r4, #72]	; 0x48
   55b40:	str	r1, [sp, #160]	; 0xa0
   55b44:	ldrb	r0, [r4, #19]
   55b48:	cmp	r0, #0
   55b4c:	beq	55b68 <fputs@plt+0x44780>
   55b50:	sub	r0, r0, #1
   55b54:	strb	r0, [r4, #19]
   55b58:	uxtb	r0, r0
   55b5c:	add	r0, r4, r0, lsl #2
   55b60:	ldr	r6, [r0, #28]
   55b64:	b	55b78 <fputs@plt+0x44790>
   55b68:	ldr	r0, [r4, #76]	; 0x4c
   55b6c:	add	r0, r0, #1
   55b70:	mov	r6, r0
   55b74:	str	r0, [r4, #76]	; 0x4c
   55b78:	ldr	r5, [sp, #104]	; 0x68
   55b7c:	ldr	r2, [sp, #96]	; 0x60
   55b80:	mov	r1, #60	; 0x3c
   55b84:	mov	r3, r6
   55b88:	str	r9, [sp]
   55b8c:	mov	r0, r5
   55b90:	bl	49a20 <fputs@plt+0x38638>
   55b94:	ldr	r2, [sp, #156]	; 0x9c
   55b98:	ldr	r3, [sp, #72]	; 0x48
   55b9c:	mov	r8, #0
   55ba0:	mov	r0, r5
   55ba4:	mov	r1, #106	; 0x6a
   55ba8:	str	r8, [sp]
   55bac:	bl	49a20 <fputs@plt+0x38638>
   55bb0:	mov	r0, #1
   55bb4:	strb	r0, [sp, #153]	; 0x99
   55bb8:	mov	r0, #0
   55bbc:	add	r1, r4, r0
   55bc0:	ldr	r2, [r1, #136]	; 0x88
   55bc4:	cmp	r2, #0
   55bc8:	beq	55bf8 <fputs@plt+0x44810>
   55bcc:	ldrb	r3, [r1, #130]	; 0x82
   55bd0:	cmp	r3, #0
   55bd4:	beq	55bf4 <fputs@plt+0x4480c>
   55bd8:	ldrb	r3, [r4, #19]
   55bdc:	cmp	r3, #7
   55be0:	addls	r5, r3, #1
   55be4:	addls	r3, r4, r3, lsl #2
   55be8:	strbls	r5, [r4, #19]
   55bec:	strls	r2, [r3, #28]
   55bf0:	strb	r8, [r1, #130]	; 0x82
   55bf4:	str	r8, [r1, #136]	; 0x88
   55bf8:	add	r0, r0, #20
   55bfc:	cmp	r0, #200	; 0xc8
   55c00:	bne	55bbc <fputs@plt+0x447d4>
   55c04:	mov	r0, #1
   55c08:	str	r0, [sp, #80]	; 0x50
   55c0c:	ldr	r0, [sp, #68]	; 0x44
   55c10:	cmp	r0, #0
   55c14:	bne	55c58 <fputs@plt+0x44870>
   55c18:	ldr	r0, [sp, #116]	; 0x74
   55c1c:	ldrb	r0, [r0, #64]	; 0x40
   55c20:	tst	r0, #4
   55c24:	bne	55c58 <fputs@plt+0x44870>
   55c28:	ldr	r0, [sp, #80]	; 0x50
   55c2c:	cmp	r0, #0
   55c30:	bne	55c44 <fputs@plt+0x4485c>
   55c34:	ldr	r0, [sp, #36]	; 0x24
   55c38:	ldrb	r0, [r0, #39]	; 0x27
   55c3c:	cmp	r0, #0
   55c40:	beq	55c58 <fputs@plt+0x44870>
   55c44:	mov	r0, #0
   55c48:	str	r0, [fp, #-124]	; 0xffffff84
   55c4c:	ldr	r0, [sp, #104]	; 0x68
   55c50:	ldr	r1, [fp, #-104]	; 0xffffff98
   55c54:	bl	60558 <fputs@plt+0x4f170>
   55c58:	ldr	r0, [sp, #40]	; 0x28
   55c5c:	mov	ip, #0
   55c60:	mov	r1, #0
   55c64:	add	r9, r0, #1
   55c68:	ldr	r0, [sp, #104]	; 0x68
   55c6c:	ldr	r0, [r0, #32]
   55c70:	str	r0, [sp, #68]	; 0x44
   55c74:	add	r2, r4, r1
   55c78:	ldr	r3, [r2, #136]	; 0x88
   55c7c:	cmp	r3, #0
   55c80:	beq	55cb0 <fputs@plt+0x448c8>
   55c84:	ldrb	r5, [r2, #130]	; 0x82
   55c88:	cmp	r5, #0
   55c8c:	beq	55cac <fputs@plt+0x448c4>
   55c90:	ldrb	r5, [r4, #19]
   55c94:	cmp	r5, #7
   55c98:	addls	r0, r5, #1
   55c9c:	strbls	r0, [r4, #19]
   55ca0:	addls	r0, r4, r5, lsl #2
   55ca4:	strls	r3, [r0, #28]
   55ca8:	strb	ip, [r2, #130]	; 0x82
   55cac:	str	ip, [r2, #136]	; 0x88
   55cb0:	add	r1, r1, #20
   55cb4:	cmp	r1, #200	; 0xc8
   55cb8:	bne	55c74 <fputs@plt+0x4488c>
   55cbc:	ldr	r0, [sp, #80]	; 0x50
   55cc0:	cmp	r0, #0
   55cc4:	beq	55ce4 <fputs@plt+0x448fc>
   55cc8:	ldr	r0, [sp, #96]	; 0x60
   55ccc:	ldr	r2, [sp, #156]	; 0x9c
   55cd0:	mov	r1, #100	; 0x64
   55cd4:	mov	r3, r6
   55cd8:	str	r0, [sp]
   55cdc:	ldr	r0, [sp, #104]	; 0x68
   55ce0:	bl	49a20 <fputs@plt+0x38638>
   55ce4:	ldr	r1, [sp, #92]	; 0x5c
   55ce8:	ldr	r6, [sp, #104]	; 0x68
   55cec:	ldr	r7, [sp, #80]	; 0x50
   55cf0:	ldr	r0, [r1]
   55cf4:	cmp	r0, #1
   55cf8:	blt	55d60 <fputs@plt+0x44978>
   55cfc:	mov	r8, #0
   55d00:	mov	r5, #0
   55d04:	cmp	r7, #0
   55d08:	beq	55d2c <fputs@plt+0x44944>
   55d0c:	ldr	r2, [sp, #96]	; 0x60
   55d10:	add	r0, r9, r5
   55d14:	mov	r1, #47	; 0x2f
   55d18:	mov	r3, r5
   55d1c:	str	r0, [sp]
   55d20:	mov	r0, r6
   55d24:	bl	49a20 <fputs@plt+0x38638>
   55d28:	b	55d48 <fputs@plt+0x44960>
   55d2c:	mov	r0, #1
   55d30:	add	r2, r9, r5
   55d34:	strb	r0, [sp, #152]	; 0x98
   55d38:	ldr	r0, [r1, #4]
   55d3c:	ldr	r1, [r0, r8]
   55d40:	mov	r0, r4
   55d44:	bl	604d8 <fputs@plt+0x4f0f0>
   55d48:	ldr	r1, [sp, #92]	; 0x5c
   55d4c:	add	r5, r5, #1
   55d50:	add	r8, r8, #20
   55d54:	ldr	r0, [r1]
   55d58:	cmp	r5, r0
   55d5c:	blt	55d04 <fputs@plt+0x4491c>
   55d60:	ldr	r6, [sp, #32]
   55d64:	ldr	r7, [sp, #28]
   55d68:	ldr	r5, [sp, #104]	; 0x68
   55d6c:	mov	r3, r9
   55d70:	cmp	r6, #0
   55d74:	mov	r2, r7
   55d78:	ldrne	r1, [r6]
   55d7c:	addne	r1, r1, #1
   55d80:	strne	r1, [r6]
   55d84:	str	r0, [sp]
   55d88:	mov	r0, r5
   55d8c:	mov	r1, #42	; 0x2a
   55d90:	bl	49a20 <fputs@plt+0x38638>
   55d94:	mov	r1, r0
   55d98:	mov	r0, r5
   55d9c:	mov	r2, r6
   55da0:	mvn	r3, #5
   55da4:	bl	1d520 <fputs@plt+0xc138>
   55da8:	ldr	r0, [r5, #32]
   55dac:	mov	r1, #43	; 0x2b
   55db0:	mov	r3, #0
   55db4:	mov	r8, #0
   55db8:	add	r2, r0, #1
   55dbc:	str	r0, [sp, #96]	; 0x60
   55dc0:	mov	r0, r5
   55dc4:	str	r2, [sp]
   55dc8:	bl	49a20 <fputs@plt+0x38638>
   55dcc:	ldr	r1, [sp, #92]	; 0x5c
   55dd0:	ldr	r0, [r4, #8]
   55dd4:	mov	r2, r9
   55dd8:	mov	r3, r7
   55ddc:	ldr	r5, [r1]
   55de0:	mov	r1, #29
   55de4:	str	r5, [sp]
   55de8:	bl	49a20 <fputs@plt+0x38638>
   55dec:	ldr	r6, [sp, #40]	; 0x28
   55df0:	add	ip, r5, r9
   55df4:	mov	r1, #0
   55df8:	add	r2, r4, r1
   55dfc:	ldr	r3, [r2, #136]	; 0x88
   55e00:	cmp	r3, r6
   55e04:	ble	55e3c <fputs@plt+0x44a54>
   55e08:	cmp	r3, ip
   55e0c:	bge	55e3c <fputs@plt+0x44a54>
   55e10:	ldrb	r5, [r2, #130]	; 0x82
   55e14:	cmp	r5, #0
   55e18:	beq	55e38 <fputs@plt+0x44a50>
   55e1c:	ldrb	r5, [r4, #19]
   55e20:	cmp	r5, #7
   55e24:	addls	r0, r5, #1
   55e28:	strbls	r0, [r4, #19]
   55e2c:	addls	r0, r4, r5, lsl #2
   55e30:	strls	r3, [r0, #28]
   55e34:	strb	r8, [r2, #130]	; 0x82
   55e38:	str	r8, [r2, #136]	; 0x88
   55e3c:	add	r1, r1, #20
   55e40:	cmp	r1, #200	; 0xc8
   55e44:	bne	55df8 <fputs@plt+0x44a10>
   55e48:	ldr	r6, [sp, #104]	; 0x68
   55e4c:	ldr	r2, [sp, #56]	; 0x38
   55e50:	ldr	r3, [sp, #52]	; 0x34
   55e54:	mov	r5, #0
   55e58:	mov	r1, #14
   55e5c:	str	r5, [sp]
   55e60:	mov	r0, r6
   55e64:	bl	49a20 <fputs@plt+0x38638>
   55e68:	ldr	r2, [sp, #44]	; 0x2c
   55e6c:	ldr	r3, [sp, #72]	; 0x48
   55e70:	mov	r0, r6
   55e74:	mov	r1, #138	; 0x8a
   55e78:	str	r5, [sp]
   55e7c:	bl	49a20 <fputs@plt+0x38638>
   55e80:	ldr	r2, [sp, #64]	; 0x40
   55e84:	ldr	r3, [sp, #60]	; 0x3c
   55e88:	mov	r0, r6
   55e8c:	mov	r1, #14
   55e90:	str	r5, [sp]
   55e94:	bl	49a20 <fputs@plt+0x38638>
   55e98:	ldr	r0, [r6, #32]
   55e9c:	ldr	r2, [r6, #24]
   55ea0:	sub	r1, r0, #1
   55ea4:	str	r1, [r2, #96]	; 0x60
   55ea8:	ldr	r2, [r6]
   55eac:	ldrb	r2, [r2, #69]	; 0x45
   55eb0:	cmp	r2, #0
   55eb4:	beq	55ec4 <fputs@plt+0x44adc>
   55eb8:	movw	r1, #35320	; 0x89f8
   55ebc:	movt	r1, #10
   55ec0:	b	55ee0 <fputs@plt+0x44af8>
   55ec4:	ldr	r2, [sp, #96]	; 0x60
   55ec8:	cmp	r2, #0
   55ecc:	movpl	r1, r2
   55ed0:	ldr	r2, [sp, #104]	; 0x68
   55ed4:	add	r1, r1, r1, lsl #2
   55ed8:	ldr	r2, [r2, #4]
   55edc:	add	r1, r2, r1, lsl #2
   55ee0:	str	r0, [r1, #8]
   55ee4:	add	r1, sp, #152	; 0x98
   55ee8:	mov	r0, r4
   55eec:	bl	71e0c <fputs@plt+0x60a24>
   55ef0:	ldr	r0, [sp, #104]	; 0x68
   55ef4:	ldr	r3, [sp, #48]	; 0x30
   55ef8:	mov	r1, #22
   55efc:	mov	r2, #1
   55f00:	str	r5, [sp]
   55f04:	bl	49a20 <fputs@plt+0x38638>
   55f08:	ldr	r0, [sp, #80]	; 0x50
   55f0c:	cmp	r0, #0
   55f10:	beq	55f34 <fputs@plt+0x44b4c>
   55f14:	mov	r0, #0
   55f18:	ldr	r2, [sp, #156]	; 0x9c
   55f1c:	ldr	r3, [sp, #68]	; 0x44
   55f20:	mov	r1, #3
   55f24:	str	r0, [sp]
   55f28:	ldr	r0, [sp, #104]	; 0x68
   55f2c:	bl	49a20 <fputs@plt+0x38638>
   55f30:	b	55f48 <fputs@plt+0x44b60>
   55f34:	ldr	r0, [sp, #36]	; 0x24
   55f38:	bl	71550 <fputs@plt+0x60168>
   55f3c:	ldr	r0, [sp, #104]	; 0x68
   55f40:	ldr	r1, [sp, #24]
   55f44:	bl	60558 <fputs@plt+0x4f170>
   55f48:	ldr	r6, [sp, #104]	; 0x68
   55f4c:	ldr	r5, [sp, #56]	; 0x38
   55f50:	ldr	r3, [sp, #52]	; 0x34
   55f54:	mov	r8, #0
   55f58:	mov	r1, #14
   55f5c:	str	r8, [sp]
   55f60:	mov	r0, r6
   55f64:	mov	r2, r5
   55f68:	bl	49a20 <fputs@plt+0x38638>
   55f6c:	ldr	r3, [sp, #72]	; 0x48
   55f70:	mov	r0, r6
   55f74:	mov	r1, #13
   55f78:	mov	r2, #0
   55f7c:	str	r8, [sp]
   55f80:	bl	49a20 <fputs@plt+0x38638>
   55f84:	ldr	r3, [sp, #44]	; 0x2c
   55f88:	ldr	r9, [r6, #32]
   55f8c:	mov	r0, r6
   55f90:	mov	r1, #22
   55f94:	mov	r2, #1
   55f98:	str	r8, [sp]
   55f9c:	bl	49a20 <fputs@plt+0x38638>
   55fa0:	mov	r0, r6
   55fa4:	mov	r1, #15
   55fa8:	mov	r2, r5
   55fac:	mov	r3, #0
   55fb0:	str	r8, [sp]
   55fb4:	bl	49a20 <fputs@plt+0x38638>
   55fb8:	ldr	r0, [r6, #24]
   55fbc:	ldr	r1, [r0, #120]	; 0x78
   55fc0:	cmp	r1, #0
   55fc4:	beq	55fd8 <fputs@plt+0x44bf0>
   55fc8:	ldr	r3, [sp, #52]	; 0x34
   55fcc:	ldr	r2, [r6, #32]
   55fd0:	mvn	r3, r3
   55fd4:	str	r2, [r1, r3, lsl #2]
   55fd8:	ldr	r5, [r6, #32]
   55fdc:	ldr	r2, [sp, #48]	; 0x30
   55fe0:	sub	r1, r5, #1
   55fe4:	add	r3, r5, #2
   55fe8:	str	r1, [r0, #96]	; 0x60
   55fec:	mov	r0, r6
   55ff0:	mov	r1, #138	; 0x8a
   55ff4:	str	r8, [sp]
   55ff8:	bl	49a20 <fputs@plt+0x38638>
   55ffc:	ldr	r7, [sp, #56]	; 0x38
   56000:	mov	r0, r6
   56004:	mov	r1, #15
   56008:	mov	r3, #0
   5600c:	str	r8, [sp]
   56010:	mov	r2, r7
   56014:	bl	49a20 <fputs@plt+0x38638>
   56018:	add	r1, sp, #152	; 0x98
   5601c:	mov	r0, r4
   56020:	bl	7231c <fputs@plt+0x60f34>
   56024:	ldr	r1, [sp, #84]	; 0x54
   56028:	add	r5, r5, #1
   5602c:	mov	r0, r4
   56030:	mov	r3, #16
   56034:	mov	r2, r5
   56038:	bl	63970 <fputs@plt+0x52588>
   5603c:	sub	r0, fp, #92	; 0x5c
   56040:	ldr	r2, [sl]
   56044:	sub	r1, fp, #124	; 0x7c
   56048:	mvn	r3, #0
   5604c:	str	r0, [sp, #4]
   56050:	ldr	r0, [sp, #108]	; 0x6c
   56054:	str	r1, [sp]
   56058:	add	r1, sp, #8
   5605c:	stm	r1, {r0, r5, r9}
   56060:	mov	r0, r4
   56064:	mov	r1, sl
   56068:	bl	70860 <fputs@plt+0x5f478>
   5606c:	mov	r0, r6
   56070:	mov	r1, #15
   56074:	mov	r2, r7
   56078:	mov	r3, #0
   5607c:	str	r8, [sp]
   56080:	bl	49a20 <fputs@plt+0x38638>
   56084:	ldr	r0, [r6, #24]
   56088:	ldr	r1, [r0, #120]	; 0x78
   5608c:	cmp	r1, #0
   56090:	beq	560a4 <fputs@plt+0x44cbc>
   56094:	ldr	r3, [sp, #60]	; 0x3c
   56098:	ldr	r2, [r6, #32]
   5609c:	mvn	r3, r3
   560a0:	str	r2, [r1, r3, lsl #2]
   560a4:	ldr	r1, [r6, #32]
   560a8:	sub	r1, r1, #1
   560ac:	str	r1, [r0, #96]	; 0x60
   560b0:	add	r1, sp, #152	; 0x98
   560b4:	mov	r0, r4
   560b8:	bl	723a4 <fputs@plt+0x60fbc>
   560bc:	ldr	r2, [sp, #64]	; 0x40
   560c0:	mov	r0, #0
   560c4:	mov	r1, #15
   560c8:	mov	r3, #0
   560cc:	str	r0, [sp]
   560d0:	mov	r0, r6
   560d4:	bl	49a20 <fputs@plt+0x38638>
   560d8:	ldr	r7, [sp, #104]	; 0x68
   560dc:	ldr	r0, [r7, #24]
   560e0:	ldr	r1, [r0, #120]	; 0x78
   560e4:	cmp	r1, #0
   560e8:	beq	560fc <fputs@plt+0x44d14>
   560ec:	ldr	r3, [sp, #72]	; 0x48
   560f0:	ldr	r2, [r7, #32]
   560f4:	mvn	r3, r3
   560f8:	str	r2, [r1, r3, lsl #2]
   560fc:	ldr	r1, [r7, #32]
   56100:	ldr	r9, [sp, #112]	; 0x70
   56104:	ldr	r7, [sp, #108]	; 0x6c
   56108:	sub	r1, r1, #1
   5610c:	str	r1, [r0, #96]	; 0x60
   56110:	ldrb	r0, [fp, #-91]	; 0xffffffa5
   56114:	cmp	r0, #3
   56118:	bne	5612c <fputs@plt+0x44d44>
   5611c:	movw	r1, #6561	; 0x19a1
   56120:	mov	r0, r4
   56124:	movt	r1, #9
   56128:	bl	71d48 <fputs@plt+0x60960>
   5612c:	ldr	r0, [fp, #-124]	; 0xffffff84
   56130:	cmp	r0, #0
   56134:	beq	5686c <fputs@plt+0x45484>
   56138:	ldr	r0, [fp, #-120]	; 0xffffff88
   5613c:	movw	r2, #6579	; 0x19b3
   56140:	movw	r1, #6593	; 0x19c1
   56144:	movt	r2, #9
   56148:	movt	r1, #9
   5614c:	cmp	r0, #0
   56150:	mov	r0, r4
   56154:	movgt	r1, r2
   56158:	bl	71d48 <fputs@plt+0x60960>
   5615c:	ldr	r0, [sp, #88]	; 0x58
   56160:	ldr	r1, [fp, #-100]	; 0xffffff9c
   56164:	ldr	r9, [r0]
   56168:	ldr	r0, [r4, #8]
   5616c:	str	r1, [sp, #84]	; 0x54
   56170:	str	r0, [sp, #96]	; 0x60
   56174:	bl	626a8 <fputs@plt+0x512c0>
   56178:	str	r0, [sp, #64]	; 0x40
   5617c:	ldr	r0, [r7, #4]
   56180:	ldr	r3, [fp, #-108]	; 0xffffff94
   56184:	ldr	r8, [fp, #-124]	; 0xffffff84
   56188:	str	r0, [sp, #48]	; 0x30
   5618c:	ldrb	r0, [r7]
   56190:	cmp	r3, #0
   56194:	str	r0, [sp, #80]	; 0x50
   56198:	beq	561fc <fputs@plt+0x44e14>
   5619c:	ldr	r6, [sp, #96]	; 0x60
   561a0:	ldr	r2, [fp, #-112]	; 0xffffff90
   561a4:	mov	r5, #0
   561a8:	mov	r1, #14
   561ac:	str	r5, [sp]
   561b0:	mov	r0, r6
   561b4:	bl	49a20 <fputs@plt+0x38638>
   561b8:	ldr	r3, [sp, #84]	; 0x54
   561bc:	mov	r0, r6
   561c0:	mov	r1, #13
   561c4:	mov	r2, #0
   561c8:	str	r5, [sp]
   561cc:	bl	49a20 <fputs@plt+0x38638>
   561d0:	ldr	r0, [r6, #24]
   561d4:	ldr	r1, [r0, #120]	; 0x78
   561d8:	cmp	r1, #0
   561dc:	beq	561f0 <fputs@plt+0x44e08>
   561e0:	ldr	r3, [fp, #-108]	; 0xffffff94
   561e4:	ldr	r2, [r6, #32]
   561e8:	mvn	r3, r3
   561ec:	str	r2, [r1, r3, lsl #2]
   561f0:	ldr	r1, [r6, #32]
   561f4:	sub	r1, r1, #1
   561f8:	str	r1, [r0, #96]	; 0x60
   561fc:	ldr	r0, [sp, #80]	; 0x50
   56200:	ldr	r1, [fp, #-116]	; 0xffffff8c
   56204:	str	r9, [sp, #36]	; 0x24
   56208:	orr	r0, r0, #4
   5620c:	str	r1, [sp, #92]	; 0x5c
   56210:	cmp	r0, #13
   56214:	bne	56228 <fputs@plt+0x44e40>
   56218:	ldr	r1, [r7, #8]
   5621c:	mov	r0, #0
   56220:	str	r0, [sp, #68]	; 0x44
   56224:	b	56290 <fputs@plt+0x44ea8>
   56228:	ldrb	r0, [r4, #19]
   5622c:	cmp	r0, #0
   56230:	beq	5626c <fputs@plt+0x44e84>
   56234:	sub	r1, r0, #1
   56238:	strb	r1, [r4, #19]
   5623c:	uxtb	r1, r1
   56240:	add	r2, r4, r1, lsl #2
   56244:	cmp	r1, #0
   56248:	ldr	r2, [r2, #28]
   5624c:	str	r2, [sp, #68]	; 0x44
   56250:	beq	56280 <fputs@plt+0x44e98>
   56254:	sub	r0, r0, #2
   56258:	strb	r0, [r4, #19]
   5625c:	uxtb	r0, r0
   56260:	add	r0, r4, r0, lsl #2
   56264:	ldr	r1, [r0, #28]
   56268:	b	5628c <fputs@plt+0x44ea4>
   5626c:	ldr	r0, [r4, #76]	; 0x4c
   56270:	add	r0, r0, #1
   56274:	str	r0, [r4, #76]	; 0x4c
   56278:	str	r0, [sp, #68]	; 0x44
   5627c:	b	56284 <fputs@plt+0x44e9c>
   56280:	ldr	r0, [r4, #76]	; 0x4c
   56284:	add	r1, r0, #1
   56288:	str	r1, [r4, #76]	; 0x4c
   5628c:	mov	r9, #1
   56290:	ldrb	r0, [fp, #-96]	; 0xffffffa0
   56294:	str	r1, [sp, #72]	; 0x48
   56298:	ldr	r1, [r8]
   5629c:	ldr	r2, [fp, #-120]	; 0xffffff88
   562a0:	tst	r0, #1
   562a4:	str	r1, [sp, #56]	; 0x38
   562a8:	str	r2, [sp, #52]	; 0x34
   562ac:	bne	562fc <fputs@plt+0x44f14>
   562b0:	ldr	r7, [sp, #92]	; 0x5c
   562b4:	ldr	r8, [sp, #96]	; 0x60
   562b8:	ldr	r3, [sp, #84]	; 0x54
   562bc:	mov	r0, #0
   562c0:	mov	r1, #107	; 0x6b
   562c4:	str	r0, [sp]
   562c8:	mov	r0, r8
   562cc:	mov	r2, r7
   562d0:	bl	49a20 <fputs@plt+0x38638>
   562d4:	ldr	r2, [sl, #16]
   562d8:	mov	r5, #1
   562dc:	str	r0, [sp, #60]	; 0x3c
   562e0:	cmp	r2, #1
   562e4:	blt	5643c <fputs@plt+0x45054>
   562e8:	ldr	r3, [sp, #64]	; 0x40
   562ec:	mov	r0, r8
   562f0:	mov	r1, #138	; 0x8a
   562f4:	str	r5, [sp]
   562f8:	b	56438 <fputs@plt+0x45050>
   562fc:	sub	r8, r1, r2
   56300:	ldr	r1, [r4, #72]	; 0x48
   56304:	ldr	r0, [r4, #76]	; 0x4c
   56308:	add	r2, r0, #1
   5630c:	add	r0, r1, #1
   56310:	str	r1, [sp, #44]	; 0x2c
   56314:	str	r0, [r4, #72]	; 0x48
   56318:	str	r2, [r4, #76]	; 0x4c
   5631c:	str	r2, [sp, #40]	; 0x28
   56320:	ldr	r0, [fp, #-108]	; 0xffffff94
   56324:	cmp	r0, #0
   56328:	beq	5635c <fputs@plt+0x44f74>
   5632c:	mov	r0, r4
   56330:	bl	60424 <fputs@plt+0x4f03c>
   56334:	ldr	r2, [r4, #84]	; 0x54
   56338:	mov	r3, #0
   5633c:	add	r1, r2, #1
   56340:	str	r1, [r4, #84]	; 0x54
   56344:	mov	r1, #0
   56348:	str	r1, [sp]
   5634c:	mov	r1, #44	; 0x2c
   56350:	bl	49a20 <fputs@plt+0x38638>
   56354:	mov	r5, r0
   56358:	b	56360 <fputs@plt+0x44f78>
   5635c:	mov	r5, #0
   56360:	add	r0, r9, r8
   56364:	ldr	r8, [sp, #96]	; 0x60
   56368:	ldr	r2, [sp, #44]	; 0x2c
   5636c:	ldr	r3, [sp, #40]	; 0x28
   56370:	mov	r1, #60	; 0x3c
   56374:	add	r0, r0, #1
   56378:	str	r0, [sp]
   5637c:	mov	r0, r8
   56380:	bl	49a20 <fputs@plt+0x38638>
   56384:	cmp	r5, #0
   56388:	beq	563d8 <fputs@plt+0x44ff0>
   5638c:	ldr	r0, [r8, #32]
   56390:	ldr	r2, [r8, #24]
   56394:	sub	r1, r0, #1
   56398:	str	r1, [r2, #96]	; 0x60
   5639c:	ldr	r2, [r8]
   563a0:	ldrb	r2, [r2, #69]	; 0x45
   563a4:	cmp	r2, #0
   563a8:	beq	563b8 <fputs@plt+0x44fd0>
   563ac:	movw	r1, #35320	; 0x89f8
   563b0:	movt	r1, #10
   563b4:	b	563d0 <fputs@plt+0x44fe8>
   563b8:	ldr	r2, [sp, #96]	; 0x60
   563bc:	cmp	r5, #0
   563c0:	movpl	r1, r5
   563c4:	add	r1, r1, r1, lsl #2
   563c8:	ldr	r2, [r2, #4]
   563cc:	add	r1, r2, r1, lsl #2
   563d0:	ldr	r8, [sp, #96]	; 0x60
   563d4:	str	r0, [r1, #8]
   563d8:	ldr	r6, [sp, #92]	; 0x5c
   563dc:	ldr	r3, [sp, #84]	; 0x54
   563e0:	mov	r5, #0
   563e4:	mov	r0, r8
   563e8:	mov	r1, #106	; 0x6a
   563ec:	str	r5, [sp]
   563f0:	mov	r2, r6
   563f4:	bl	49a20 <fputs@plt+0x38638>
   563f8:	ldr	r2, [sl, #16]
   563fc:	str	r0, [sp, #60]	; 0x3c
   56400:	cmp	r2, #1
   56404:	blt	56420 <fputs@plt+0x45038>
   56408:	ldr	r3, [sp, #64]	; 0x40
   5640c:	mov	r0, #1
   56410:	mov	r1, #138	; 0x8a
   56414:	str	r0, [sp]
   56418:	mov	r0, r8
   5641c:	bl	49a20 <fputs@plt+0x38638>
   56420:	ldr	r7, [sp, #44]	; 0x2c
   56424:	ldr	r3, [sp, #40]	; 0x28
   56428:	mov	r0, r8
   5642c:	mov	r1, #100	; 0x64
   56430:	mov	r2, r6
   56434:	str	r7, [sp]
   56438:	bl	49a20 <fputs@plt+0x38638>
   5643c:	ldr	sl, [sp, #68]	; 0x44
   56440:	cmp	r9, #1
   56444:	blt	56484 <fputs@plt+0x4509c>
   56448:	ldr	r0, [sp, #56]	; 0x38
   5644c:	ldr	r1, [sp, #52]	; 0x34
   56450:	ldr	r6, [sp, #72]	; 0x48
   56454:	add	r0, r5, r0
   56458:	sub	r5, r0, r1
   5645c:	mov	r0, r8
   56460:	mov	r1, #47	; 0x2f
   56464:	mov	r2, r7
   56468:	mov	r3, r5
   5646c:	str	r6, [sp]
   56470:	bl	49a20 <fputs@plt+0x38638>
   56474:	add	r5, r5, #1
   56478:	subs	r9, r9, #1
   5647c:	add	r6, r6, #1
   56480:	bne	5645c <fputs@plt+0x45074>
   56484:	ldr	r0, [sp, #80]	; 0x50
   56488:	sub	r0, r0, #9
   5648c:	cmp	r0, #3
   56490:	bhi	56538 <fputs@plt+0x45150>
   56494:	add	r1, pc, #0
   56498:	ldr	pc, [r1, r0, lsl #2]
   5649c:	andeq	r6, r5, ip, lsr #9
   564a0:	andeq	r6, r5, r4, ror #10
   564a4:	andeq	r6, r5, r0, ror #11
   564a8:	muleq	r5, r0, r6
   564ac:	ldr	r5, [sp, #108]	; 0x6c
   564b0:	ldr	r6, [sp, #36]	; 0x24
   564b4:	mov	r0, r8
   564b8:	mov	r8, #0
   564bc:	mov	r1, #33	; 0x21
   564c0:	ldr	r2, [r5, #8]
   564c4:	mov	r3, r6
   564c8:	str	r8, [sp]
   564cc:	bl	49a20 <fputs@plt+0x38638>
   564d0:	ldr	r0, [r5, #8]
   564d4:	ldr	r9, [sp, #112]	; 0x70
   564d8:	ldr	lr, [sp, #72]	; 0x48
   564dc:	mov	r2, #0
   564e0:	add	ip, r0, r6
   564e4:	add	r3, r4, r2
   564e8:	ldr	r6, [r3, #136]	; 0x88
   564ec:	cmp	r6, r0
   564f0:	blt	56528 <fputs@plt+0x45140>
   564f4:	cmp	r6, ip
   564f8:	bge	56528 <fputs@plt+0x45140>
   564fc:	ldrb	r5, [r3, #130]	; 0x82
   56500:	cmp	r5, #0
   56504:	beq	56524 <fputs@plt+0x4513c>
   56508:	ldrb	r5, [r4, #19]
   5650c:	cmp	r5, #7
   56510:	addls	r1, r5, #1
   56514:	strbls	r1, [r4, #19]
   56518:	addls	r1, r4, r5, lsl #2
   5651c:	strls	r6, [r1, #28]
   56520:	strb	r8, [r3, #130]	; 0x82
   56524:	str	r8, [r3, #136]	; 0x88
   56528:	add	r2, r2, #20
   5652c:	cmp	r2, #200	; 0xc8
   56530:	bne	564e4 <fputs@plt+0x450fc>
   56534:	b	56700 <fputs@plt+0x45318>
   56538:	ldr	r0, [sp, #108]	; 0x6c
   5653c:	mov	r1, #18
   56540:	mov	r3, #0
   56544:	ldr	r2, [r0, #4]
   56548:	mov	r0, #0
   5654c:	str	r0, [sp]
   56550:	mov	r0, r8
   56554:	bl	49a20 <fputs@plt+0x38638>
   56558:	ldr	r9, [sp, #112]	; 0x70
   5655c:	ldr	lr, [sp, #72]	; 0x48
   56560:	b	56700 <fputs@plt+0x45318>
   56564:	ldr	r5, [sp, #72]	; 0x48
   56568:	ldr	r0, [r4, #8]
   5656c:	ldr	r3, [sp, #48]	; 0x30
   56570:	mov	r1, #1
   56574:	str	r1, [sp]
   56578:	mov	r1, #29
   5657c:	mov	r2, r5
   56580:	bl	49a20 <fputs@plt+0x38638>
   56584:	ldr	r9, [sp, #112]	; 0x70
   56588:	mov	lr, r5
   5658c:	mov	r0, #0
   56590:	mov	r1, #0
   56594:	add	r2, r4, r1
   56598:	ldr	r3, [r2, #136]	; 0x88
   5659c:	cmp	r3, lr
   565a0:	bne	565d0 <fputs@plt+0x451e8>
   565a4:	ldrb	r3, [r2, #130]	; 0x82
   565a8:	cmp	r3, #0
   565ac:	beq	565cc <fputs@plt+0x451e4>
   565b0:	ldrb	r3, [r4, #19]
   565b4:	cmp	r3, #7
   565b8:	addls	r6, r3, #1
   565bc:	addls	r3, r4, r3, lsl #2
   565c0:	strbls	r6, [r4, #19]
   565c4:	strls	lr, [r3, #28]
   565c8:	strb	r0, [r2, #130]	; 0x82
   565cc:	str	r0, [r2, #136]	; 0x88
   565d0:	add	r1, r1, #20
   565d4:	cmp	r1, #200	; 0xc8
   565d8:	bne	56594 <fputs@plt+0x451ac>
   565dc:	b	56700 <fputs@plt+0x45318>
   565e0:	ldr	r5, [sp, #72]	; 0x48
   565e4:	mov	r0, r8
   565e8:	mov	r1, #49	; 0x31
   565ec:	mov	r3, #1
   565f0:	str	sl, [sp]
   565f4:	mov	r2, r5
   565f8:	bl	49a20 <fputs@plt+0x38638>
   565fc:	mov	r1, r0
   56600:	ldr	r0, [sp, #108]	; 0x6c
   56604:	mov	r3, #1
   56608:	add	r2, r0, #1
   5660c:	mov	r0, r8
   56610:	bl	1d520 <fputs@plt+0xc138>
   56614:	mov	r0, #0
   56618:	mov	r1, #0
   5661c:	add	r2, r4, r1
   56620:	ldr	r3, [r2, #136]	; 0x88
   56624:	cmp	r3, r5
   56628:	bne	56658 <fputs@plt+0x45270>
   5662c:	ldrb	r3, [r2, #130]	; 0x82
   56630:	cmp	r3, #0
   56634:	beq	56654 <fputs@plt+0x4526c>
   56638:	ldrb	r3, [r4, #19]
   5663c:	cmp	r3, #7
   56640:	addls	r6, r3, #1
   56644:	addls	r3, r4, r3, lsl #2
   56648:	strbls	r6, [r4, #19]
   5664c:	strls	r5, [r3, #28]
   56650:	strb	r0, [r2, #130]	; 0x82
   56654:	str	r0, [r2, #136]	; 0x88
   56658:	add	r1, r1, #20
   5665c:	cmp	r1, #200	; 0xc8
   56660:	bne	5661c <fputs@plt+0x45234>
   56664:	mov	r0, #0
   56668:	ldr	sl, [sp, #68]	; 0x44
   5666c:	ldr	r2, [sp, #48]	; 0x30
   56670:	mov	r1, #110	; 0x6e
   56674:	str	r0, [sp]
   56678:	ldr	r0, [sp, #96]	; 0x60
   5667c:	mov	r3, sl
   56680:	bl	49a20 <fputs@plt+0x38638>
   56684:	ldr	lr, [sp, #72]	; 0x48
   56688:	ldr	r9, [sp, #112]	; 0x70
   5668c:	b	56700 <fputs@plt+0x45318>
   56690:	ldr	r5, [sp, #48]	; 0x30
   56694:	mov	r0, #0
   56698:	mov	r1, #74	; 0x4a
   5669c:	mov	r3, sl
   566a0:	str	r0, [sp]
   566a4:	mov	r0, r8
   566a8:	mov	r2, r5
   566ac:	bl	49a20 <fputs@plt+0x38638>
   566b0:	mov	r2, r5
   566b4:	ldr	r5, [sp, #72]	; 0x48
   566b8:	mov	r0, r8
   566bc:	mov	r1, #75	; 0x4b
   566c0:	str	sl, [sp]
   566c4:	mov	r3, r5
   566c8:	bl	49a20 <fputs@plt+0x38638>
   566cc:	ldr	r0, [r8]
   566d0:	ldr	r9, [sp, #112]	; 0x70
   566d4:	mov	lr, r5
   566d8:	ldrb	r0, [r0, #69]	; 0x45
   566dc:	cmp	r0, #0
   566e0:	bne	56700 <fputs@plt+0x45318>
   566e4:	ldr	r1, [sp, #96]	; 0x60
   566e8:	ldr	r0, [r1, #4]
   566ec:	ldr	r1, [r1, #32]
   566f0:	add	r1, r1, r1, lsl #2
   566f4:	add	r0, r0, r1, lsl #2
   566f8:	mov	r1, #8
   566fc:	strb	r1, [r0, #-17]	; 0xffffffef
   56700:	ldr	r7, [sp, #96]	; 0x60
   56704:	ldr	r2, [sp, #92]	; 0x5c
   56708:	cmp	sl, #0
   5670c:	beq	567c8 <fputs@plt+0x453e0>
   56710:	ldrb	r0, [r4, #19]
   56714:	cmp	lr, #0
   56718:	beq	56764 <fputs@plt+0x4537c>
   5671c:	cmp	r0, #7
   56720:	bhi	567c8 <fputs@plt+0x453e0>
   56724:	mov	r1, #0
   56728:	add	r2, r4, r1
   5672c:	ldr	r3, [r2, #136]	; 0x88
   56730:	cmp	r3, lr
   56734:	beq	5675c <fputs@plt+0x45374>
   56738:	add	r1, r1, #20
   5673c:	cmp	r1, #200	; 0xc8
   56740:	bne	56728 <fputs@plt+0x45340>
   56744:	add	r1, r0, #1
   56748:	add	r0, r4, r0, lsl #2
   5674c:	strb	r1, [r4, #19]
   56750:	str	lr, [r0, #28]
   56754:	mov	r0, r1
   56758:	b	56764 <fputs@plt+0x4537c>
   5675c:	mov	r1, #1
   56760:	strb	r1, [r2, #130]	; 0x82
   56764:	ldr	r9, [sp, #112]	; 0x70
   56768:	ldr	r7, [sp, #96]	; 0x60
   5676c:	ldr	r2, [sp, #92]	; 0x5c
   56770:	ldr	r5, [sp, #68]	; 0x44
   56774:	uxtb	r1, r0
   56778:	cmp	r1, #7
   5677c:	bhi	567c8 <fputs@plt+0x453e0>
   56780:	mov	r2, #0
   56784:	add	r3, r4, r2
   56788:	ldr	r6, [r3, #136]	; 0x88
   5678c:	cmp	r6, r5
   56790:	beq	567b4 <fputs@plt+0x453cc>
   56794:	add	r2, r2, #20
   56798:	cmp	r2, #200	; 0xc8
   5679c:	bne	56784 <fputs@plt+0x4539c>
   567a0:	add	r0, r0, #1
   567a4:	strb	r0, [r4, #19]
   567a8:	add	r0, r4, r1, lsl #2
   567ac:	str	r5, [r0, #28]
   567b0:	b	567bc <fputs@plt+0x453d4>
   567b4:	mov	r0, #1
   567b8:	strb	r0, [r3, #130]	; 0x82
   567bc:	ldr	r9, [sp, #112]	; 0x70
   567c0:	ldr	r7, [sp, #96]	; 0x60
   567c4:	ldr	r2, [sp, #92]	; 0x5c
   567c8:	ldr	r0, [sp, #60]	; 0x3c
   567cc:	add	r3, r0, #1
   567d0:	ldr	r0, [r7, #24]
   567d4:	ldr	r1, [r0, #120]	; 0x78
   567d8:	cmp	r1, #0
   567dc:	beq	567f0 <fputs@plt+0x45408>
   567e0:	ldr	r6, [sp, #64]	; 0x40
   567e4:	ldr	r5, [r7, #32]
   567e8:	mvn	r6, r6
   567ec:	str	r5, [r1, r6, lsl #2]
   567f0:	ldr	r1, [r7, #32]
   567f4:	mov	r5, #0
   567f8:	sub	r1, r1, #1
   567fc:	str	r1, [r0, #96]	; 0x60
   56800:	mov	r1, #3
   56804:	str	r5, [sp]
   56808:	ldrb	r0, [fp, #-96]	; 0xffffffa0
   5680c:	tst	r0, #1
   56810:	mov	r0, r7
   56814:	movweq	r1, #7
   56818:	bl	49a20 <fputs@plt+0x38638>
   5681c:	ldr	r2, [fp, #-112]	; 0xffffff90
   56820:	cmp	r2, #0
   56824:	beq	5683c <fputs@plt+0x45454>
   56828:	mov	r0, r7
   5682c:	mov	r1, #15
   56830:	mov	r3, #0
   56834:	str	r5, [sp]
   56838:	bl	49a20 <fputs@plt+0x38638>
   5683c:	ldr	r0, [r7, #24]
   56840:	ldr	r1, [r0, #120]	; 0x78
   56844:	cmp	r1, #0
   56848:	beq	5685c <fputs@plt+0x45474>
   5684c:	ldr	r3, [sp, #84]	; 0x54
   56850:	ldr	r2, [r7, #32]
   56854:	mvn	r3, r3
   56858:	str	r2, [r1, r3, lsl #2]
   5685c:	ldr	r1, [r7, #32]
   56860:	ldr	r7, [sp, #108]	; 0x6c
   56864:	sub	r1, r1, #1
   56868:	str	r1, [r0, #96]	; 0x60
   5686c:	ldr	r6, [sp, #104]	; 0x68
   56870:	ldr	r0, [r6, #24]
   56874:	ldr	r1, [r0, #120]	; 0x78
   56878:	cmp	r1, #0
   5687c:	beq	56890 <fputs@plt+0x454a8>
   56880:	ldr	r3, [sp, #76]	; 0x4c
   56884:	ldr	r2, [r6, #32]
   56888:	mvn	r3, r3
   5688c:	str	r2, [r1, r3, lsl #2]
   56890:	ldr	r1, [r6, #32]
   56894:	mov	r5, #1
   56898:	sub	r1, r1, #1
   5689c:	str	r1, [r0, #96]	; 0x60
   568a0:	str	r9, [r4, #468]	; 0x1d4
   568a4:	ldr	r0, [r4, #68]	; 0x44
   568a8:	cmp	r0, #0
   568ac:	bgt	53e34 <fputs@plt+0x42a4c>
   568b0:	ldrb	r0, [r7]
   568b4:	mov	r5, #0
   568b8:	cmp	r0, #9
   568bc:	bne	53e34 <fputs@plt+0x42a4c>
   568c0:	ldr	r1, [sp, #100]	; 0x64
   568c4:	ldr	r2, [sp, #88]	; 0x58
   568c8:	mov	r0, r4
   568cc:	bl	724bc <fputs@plt+0x610d4>
   568d0:	b	53e34 <fputs@plt+0x42a4c>
   568d4:	mov	r6, #0
   568d8:	sub	r2, fp, #80	; 0x50
   568dc:	mov	r1, sl
   568e0:	str	r6, [sl, #48]	; 0x30
   568e4:	ldr	r0, [sl, #56]	; 0x38
   568e8:	str	r6, [sl, #56]	; 0x38
   568ec:	str	r0, [sp, #84]	; 0x54
   568f0:	ldr	r0, [sl, #60]	; 0x3c
   568f4:	str	r6, [sl, #60]	; 0x3c
   568f8:	str	r0, [sp, #80]	; 0x50
   568fc:	ldrb	r0, [sl, #4]
   56900:	cmp	r0, #117	; 0x75
   56904:	movweq	r8, #2
   56908:	strb	r8, [fp, #-80]	; 0xffffffb0
   5690c:	ldr	r0, [r4, #472]	; 0x1d8
   56910:	str	r0, [sp, #96]	; 0x60
   56914:	mov	r0, r4
   56918:	bl	53d14 <fputs@plt+0x4292c>
   5691c:	mov	r5, r0
   56920:	ldr	r1, [sl, #44]	; 0x2c
   56924:	ldr	r0, [sp, #104]	; 0x68
   56928:	bl	478b8 <fputs@plt+0x364d0>
   5692c:	str	r6, [sl, #44]	; 0x2c
   56930:	ldr	r0, [sl, #48]	; 0x30
   56934:	str	r9, [sl, #48]	; 0x30
   56938:	str	r0, [sp, #92]	; 0x5c
   5693c:	ldrb	r0, [sl, #4]
   56940:	cmp	r0, #115	; 0x73
   56944:	bne	56958 <fputs@plt+0x45570>
   56948:	ldrsh	r1, [r9, #6]
   5694c:	ldrsh	r0, [sl, #6]
   56950:	bl	739ec <fputs@plt+0x62604>
   56954:	strh	r0, [sl, #6]
   56958:	ldr	r1, [sl, #56]	; 0x38
   5695c:	ldr	r0, [sp, #104]	; 0x68
   56960:	bl	47818 <fputs@plt+0x36430>
   56964:	ldr	r0, [sp, #84]	; 0x54
   56968:	str	r0, [sl, #56]	; 0x38
   5696c:	ldr	r0, [sp, #80]	; 0x50
   56970:	str	r0, [sl, #60]	; 0x3c
   56974:	str	r6, [sl, #12]
   56978:	str	r6, [sl, #16]
   5697c:	ldrb	r0, [sp, #120]	; 0x78
   56980:	cmp	r0, #1
   56984:	beq	55460 <fputs@plt+0x44078>
   56988:	cmp	r0, #9
   5698c:	bne	569b4 <fputs@plt+0x455cc>
   56990:	mov	r1, sl
   56994:	mov	r0, r1
   56998:	ldr	r1, [r1, #48]	; 0x30
   5699c:	cmp	r1, #0
   569a0:	bne	56994 <fputs@plt+0x455ac>
   569a4:	ldr	r2, [r0]
   569a8:	ldr	r1, [r0, #28]
   569ac:	mov	r0, r4
   569b0:	bl	724bc <fputs@plt+0x610d4>
   569b4:	ldr	r6, [sp, #116]	; 0x74
   569b8:	mov	r0, r6
   569bc:	bl	626a8 <fputs@plt+0x512c0>
   569c0:	mov	r9, r0
   569c4:	mov	r0, r6
   569c8:	bl	626a8 <fputs@plt+0x512c0>
   569cc:	str	r0, [sp, #80]	; 0x50
   569d0:	mov	r0, r4
   569d4:	mov	r1, sl
   569d8:	mov	r2, r9
   569dc:	bl	6c7f4 <fputs@plt+0x5b40c>
   569e0:	ldr	r8, [sp, #88]	; 0x58
   569e4:	mov	r0, #0
   569e8:	mov	r1, #108	; 0x6c
   569ec:	mov	r3, r9
   569f0:	str	r0, [sp]
   569f4:	mov	r0, r6
   569f8:	mov	r2, r8
   569fc:	bl	49a20 <fputs@plt+0x38638>
   56a00:	ldr	r0, [r6, #32]
   56a04:	ldr	r2, [sl]
   56a08:	mov	r1, sl
   56a0c:	mov	r3, r8
   56a10:	str	r9, [sp, #76]	; 0x4c
   56a14:	str	r0, [sp, #84]	; 0x54
   56a18:	mov	r0, #0
   56a1c:	str	r0, [sp]
   56a20:	stmib	sp, {r0, r7}
   56a24:	ldr	r0, [sp, #80]	; 0x50
   56a28:	str	r9, [sp, #16]
   56a2c:	mov	r7, r0
   56a30:	str	r0, [sp, #12]
   56a34:	mov	r0, r4
   56a38:	bl	70860 <fputs@plt+0x5f478>
   56a3c:	ldr	r0, [r6, #24]
   56a40:	ldr	r1, [r0, #120]	; 0x78
   56a44:	cmp	r1, #0
   56a48:	beq	56a5c <fputs@plt+0x45674>
   56a4c:	ldr	r2, [sp, #116]	; 0x74
   56a50:	mvn	r3, r7
   56a54:	ldr	r2, [r2, #32]
   56a58:	str	r2, [r1, r3, lsl #2]
   56a5c:	ldr	r6, [sp, #116]	; 0x74
   56a60:	ldr	r2, [sp, #88]	; 0x58
   56a64:	ldr	r3, [sp, #84]	; 0x54
   56a68:	ldr	r1, [r6, #32]
   56a6c:	sub	r1, r1, #1
   56a70:	str	r1, [r0, #96]	; 0x60
   56a74:	mov	r0, #0
   56a78:	mov	r1, #7
   56a7c:	str	r0, [sp]
   56a80:	mov	r0, r6
   56a84:	bl	49a20 <fputs@plt+0x38638>
   56a88:	ldr	r7, [r6, #24]
   56a8c:	ldr	r1, [r7, #120]	; 0x78
   56a90:	cmp	r1, #0
   56a94:	beq	56aac <fputs@plt+0x456c4>
   56a98:	ldr	r0, [sp, #116]	; 0x74
   56a9c:	ldr	r2, [r0, #32]
   56aa0:	ldr	r0, [sp, #76]	; 0x4c
   56aa4:	mvn	r3, r0
   56aa8:	str	r2, [r1, r3, lsl #2]
   56aac:	ldr	r0, [sp, #116]	; 0x74
   56ab0:	ldr	r1, [r0, #32]
   56ab4:	sub	r1, r1, #1
   56ab8:	str	r1, [r7, #96]	; 0x60
   56abc:	mov	r1, #0
   56ac0:	str	r1, [sp]
   56ac4:	b	56e68 <fputs@plt+0x45a80>
   56ac8:	ldr	r2, [r4, #72]	; 0x48
   56acc:	mov	r1, #57	; 0x39
   56ad0:	mov	r3, #0
   56ad4:	add	r0, r2, #2
   56ad8:	str	r2, [sp, #88]	; 0x58
   56adc:	str	r0, [r4, #72]	; 0x48
   56ae0:	mov	r0, #0
   56ae4:	str	r0, [sp]
   56ae8:	ldr	r0, [sp, #116]	; 0x74
   56aec:	bl	49a20 <fputs@plt+0x38638>
   56af0:	mov	r1, sl
   56af4:	str	r0, [sl, #20]
   56af8:	mov	r0, r1
   56afc:	ldr	r1, [r1, #52]	; 0x34
   56b00:	cmp	r1, #0
   56b04:	bne	56af8 <fputs@plt+0x45710>
   56b08:	ldr	r1, [r0, #8]
   56b0c:	sub	r2, fp, #80	; 0x50
   56b10:	orr	r1, r1, #16
   56b14:	str	r1, [r0, #8]
   56b18:	ldr	r0, [sp, #88]	; 0x58
   56b1c:	mov	r1, r9
   56b20:	str	r0, [fp, #-76]	; 0xffffffb4
   56b24:	mov	r0, #1
   56b28:	strh	r0, [fp, #-80]	; 0xffffffb0
   56b2c:	mov	r0, #0
   56b30:	str	r0, [fp, #-68]	; 0xffffffbc
   56b34:	str	r0, [fp, #-72]	; 0xffffffb8
   56b38:	ldr	r0, [r4, #472]	; 0x1d8
   56b3c:	str	r0, [sp, #100]	; 0x64
   56b40:	mov	r0, r4
   56b44:	bl	53d14 <fputs@plt+0x4292c>
   56b48:	cmp	r0, #0
   56b4c:	bne	55aa4 <fputs@plt+0x446bc>
   56b50:	ldr	r0, [sp, #88]	; 0x58
   56b54:	mov	r5, #0
   56b58:	mov	r1, #57	; 0x39
   56b5c:	mov	r3, #0
   56b60:	str	r5, [sp]
   56b64:	add	r8, r0, #1
   56b68:	ldr	r0, [sp, #116]	; 0x74
   56b6c:	mov	r2, r8
   56b70:	bl	49a20 <fputs@plt+0x38638>
   56b74:	str	r5, [sl, #48]	; 0x30
   56b78:	str	r0, [sl, #24]
   56b7c:	sub	r2, fp, #80	; 0x50
   56b80:	mov	r1, sl
   56b84:	str	r8, [sp, #80]	; 0x50
   56b88:	ldr	r0, [sl, #60]	; 0x3c
   56b8c:	ldr	r6, [sl, #56]	; 0x38
   56b90:	str	r5, [sl, #56]	; 0x38
   56b94:	str	r5, [sl, #60]	; 0x3c
   56b98:	str	r8, [fp, #-76]	; 0xffffffb4
   56b9c:	str	r0, [sp, #84]	; 0x54
   56ba0:	ldr	r0, [r4, #472]	; 0x1d8
   56ba4:	str	r0, [sp, #96]	; 0x60
   56ba8:	mov	r0, r4
   56bac:	bl	53d14 <fputs@plt+0x4292c>
   56bb0:	mov	r5, r0
   56bb4:	ldr	r0, [sl, #48]	; 0x30
   56bb8:	str	r9, [sl, #48]	; 0x30
   56bbc:	ldrsh	r1, [sl, #6]
   56bc0:	str	r0, [sp, #92]	; 0x5c
   56bc4:	ldrsh	r0, [r9, #6]
   56bc8:	cmp	r1, r0
   56bcc:	strhgt	r0, [sl, #6]
   56bd0:	ldr	r0, [sp, #104]	; 0x68
   56bd4:	ldr	r1, [sl, #56]	; 0x38
   56bd8:	bl	47818 <fputs@plt+0x36430>
   56bdc:	ldr	r0, [sp, #84]	; 0x54
   56be0:	str	r6, [sl, #56]	; 0x38
   56be4:	str	r0, [sl, #60]	; 0x3c
   56be8:	ldrb	r0, [sp, #120]	; 0x78
   56bec:	cmp	r0, #9
   56bf0:	bne	56c18 <fputs@plt+0x45830>
   56bf4:	mov	r1, sl
   56bf8:	mov	r0, r1
   56bfc:	ldr	r1, [r1, #48]	; 0x30
   56c00:	cmp	r1, #0
   56c04:	bne	56bf8 <fputs@plt+0x45810>
   56c08:	ldr	r2, [r0]
   56c0c:	ldr	r1, [r0, #28]
   56c10:	mov	r0, r4
   56c14:	bl	724bc <fputs@plt+0x610d4>
   56c18:	ldr	r6, [sp, #116]	; 0x74
   56c1c:	mov	r0, r6
   56c20:	bl	626a8 <fputs@plt+0x512c0>
   56c24:	mov	r8, r0
   56c28:	mov	r0, r6
   56c2c:	bl	626a8 <fputs@plt+0x512c0>
   56c30:	str	r0, [sp, #84]	; 0x54
   56c34:	mov	r0, r4
   56c38:	mov	r1, sl
   56c3c:	mov	r2, r8
   56c40:	bl	6c7f4 <fputs@plt+0x5b40c>
   56c44:	ldr	r2, [sp, #88]	; 0x58
   56c48:	mov	r0, #0
   56c4c:	mov	r1, #108	; 0x6c
   56c50:	mov	r3, r8
   56c54:	str	r0, [sp]
   56c58:	mov	r0, r6
   56c5c:	bl	49a20 <fputs@plt+0x38638>
   56c60:	ldrb	r0, [r4, #19]
   56c64:	cmp	r0, #0
   56c68:	beq	56ccc <fputs@plt+0x458e4>
   56c6c:	sub	r0, r0, #1
   56c70:	strb	r0, [r4, #19]
   56c74:	uxtb	r0, r0
   56c78:	add	r0, r4, r0, lsl #2
   56c7c:	ldr	r9, [r0, #28]
   56c80:	b	56cd8 <fputs@plt+0x458f0>
   56c84:	mov	r8, #1
   56c88:	ldr	r6, [sp, #116]	; 0x74
   56c8c:	mov	r1, r5
   56c90:	mov	r2, #0
   56c94:	mov	r0, r6
   56c98:	bl	65188 <fputs@plt+0x53da0>
   56c9c:	mov	r9, r0
   56ca0:	ldrb	r0, [r6, #69]	; 0x45
   56ca4:	cmp	r0, #0
   56ca8:	bne	5558c <fputs@plt+0x441a4>
   56cac:	ldr	r1, [r9, #4]
   56cb0:	subs	r0, r8, #1
   56cb4:	movwne	r0, #1
   56cb8:	strb	r0, [r1, #12]
   56cbc:	ldr	r0, [r1]
   56cc0:	mov	r1, #152	; 0x98
   56cc4:	strb	r1, [r0]
   56cc8:	b	5558c <fputs@plt+0x441a4>
   56ccc:	ldr	r0, [r4, #76]	; 0x4c
   56cd0:	add	r9, r0, #1
   56cd4:	str	r9, [r4, #76]	; 0x4c
   56cd8:	ldr	r6, [sp, #116]	; 0x74
   56cdc:	ldr	r2, [sp, #88]	; 0x58
   56ce0:	mov	r0, #0
   56ce4:	mov	r1, #101	; 0x65
   56ce8:	mov	r3, r9
   56cec:	str	r0, [sp]
   56cf0:	mov	r0, r6
   56cf4:	bl	49a20 <fputs@plt+0x38638>
   56cf8:	ldr	r2, [sp, #80]	; 0x50
   56cfc:	ldr	r3, [sp, #84]	; 0x54
   56d00:	str	r0, [sp, #76]	; 0x4c
   56d04:	mov	r0, r6
   56d08:	mov	r1, #68	; 0x44
   56d0c:	str	r9, [sp]
   56d10:	bl	49a20 <fputs@plt+0x38638>
   56d14:	mov	r1, r0
   56d18:	mov	r0, r6
   56d1c:	mov	r2, #0
   56d20:	mvn	r3, #13
   56d24:	bl	1d520 <fputs@plt+0xc138>
   56d28:	cmp	r9, #0
   56d2c:	beq	56d98 <fputs@plt+0x459b0>
   56d30:	ldrb	r0, [r4, #19]
   56d34:	cmp	r0, #7
   56d38:	bhi	56d98 <fputs@plt+0x459b0>
   56d3c:	mov	r1, #0
   56d40:	add	r2, r4, r1
   56d44:	ldr	r3, [r2, #136]	; 0x88
   56d48:	cmp	r3, r9
   56d4c:	beq	56d90 <fputs@plt+0x459a8>
   56d50:	add	r1, r1, #20
   56d54:	cmp	r1, #200	; 0xc8
   56d58:	bne	56d40 <fputs@plt+0x45958>
   56d5c:	add	r1, r0, #1
   56d60:	add	r0, r4, r0, lsl #2
   56d64:	strb	r1, [r4, #19]
   56d68:	str	r9, [r0, #28]
   56d6c:	b	56d98 <fputs@plt+0x459b0>
   56d70:	ldr	r2, [sp, #116]	; 0x74
   56d74:	cmp	r7, #0
   56d78:	movpl	r1, r7
   56d7c:	add	r1, r1, r1, lsl #2
   56d80:	ldr	r2, [r2, #4]
   56d84:	add	r1, r2, r1, lsl #2
   56d88:	str	r0, [r1, #8]
   56d8c:	b	55460 <fputs@plt+0x44078>
   56d90:	mov	r0, #1
   56d94:	strb	r0, [r2, #130]	; 0x82
   56d98:	mov	r0, #0
   56d9c:	ldr	r2, [sl]
   56da0:	ldr	r3, [sp, #88]	; 0x58
   56da4:	mov	r1, sl
   56da8:	str	r0, [sp]
   56dac:	stmib	sp, {r0, r7}
   56db0:	ldr	r0, [sp, #84]	; 0x54
   56db4:	str	r8, [sp, #16]
   56db8:	str	r0, [sp, #12]
   56dbc:	mov	r0, r4
   56dc0:	bl	70860 <fputs@plt+0x5f478>
   56dc4:	ldr	r0, [sp, #116]	; 0x74
   56dc8:	ldr	r0, [r0, #24]
   56dcc:	ldr	r1, [r0, #120]	; 0x78
   56dd0:	cmp	r1, #0
   56dd4:	beq	56dec <fputs@plt+0x45a04>
   56dd8:	ldr	r2, [sp, #116]	; 0x74
   56ddc:	ldr	r3, [sp, #84]	; 0x54
   56de0:	ldr	r2, [r2, #32]
   56de4:	mvn	r3, r3
   56de8:	str	r2, [r1, r3, lsl #2]
   56dec:	ldr	r6, [sp, #116]	; 0x74
   56df0:	ldr	r2, [sp, #88]	; 0x58
   56df4:	ldr	r3, [sp, #76]	; 0x4c
   56df8:	mov	r7, #0
   56dfc:	ldr	r1, [r6, #32]
   56e00:	sub	r1, r1, #1
   56e04:	str	r1, [r0, #96]	; 0x60
   56e08:	mov	r0, r6
   56e0c:	mov	r1, #7
   56e10:	str	r7, [sp]
   56e14:	bl	49a20 <fputs@plt+0x38638>
   56e18:	ldr	r0, [r6, #24]
   56e1c:	ldr	r1, [r0, #120]	; 0x78
   56e20:	cmp	r1, #0
   56e24:	beq	56e38 <fputs@plt+0x45a50>
   56e28:	ldr	r2, [sp, #116]	; 0x74
   56e2c:	mvn	r3, r8
   56e30:	ldr	r2, [r2, #32]
   56e34:	str	r2, [r1, r3, lsl #2]
   56e38:	ldr	r6, [sp, #116]	; 0x74
   56e3c:	ldr	r2, [sp, #80]	; 0x50
   56e40:	mov	r3, #0
   56e44:	ldr	r1, [r6, #32]
   56e48:	sub	r1, r1, #1
   56e4c:	str	r1, [r0, #96]	; 0x60
   56e50:	mov	r0, r6
   56e54:	mov	r1, #61	; 0x3d
   56e58:	str	r7, [sp]
   56e5c:	bl	49a20 <fputs@plt+0x38638>
   56e60:	mov	r0, r6
   56e64:	str	r7, [sp]
   56e68:	ldr	r2, [sp, #88]	; 0x58
   56e6c:	mov	r1, #61	; 0x3d
   56e70:	mov	r3, #0
   56e74:	bl	49a20 <fputs@plt+0x38638>
   56e78:	b	55460 <fputs@plt+0x44078>
   56e7c:	ldr	r1, [r1, #4]
   56e80:	ands	r1, r1, #16
   56e84:	bne	5538c <fputs@plt+0x43fa4>
   56e88:	ldr	r0, [r5, #64]	; 0x40
   56e8c:	cmp	r0, #0
   56e90:	beq	56ed0 <fputs@plt+0x45ae8>
   56e94:	ldr	r2, [r4]
   56e98:	ldr	r1, [r2, #20]
   56e9c:	cmp	r1, #1
   56ea0:	blt	56edc <fputs@plt+0x45af4>
   56ea4:	ldr	r2, [r2, #16]
   56ea8:	mov	r9, #0
   56eac:	add	r2, r2, #12
   56eb0:	ldr	r3, [r2, r9, lsl #4]
   56eb4:	cmp	r3, r0
   56eb8:	beq	56ee0 <fputs@plt+0x45af8>
   56ebc:	add	r9, r9, #1
   56ec0:	cmp	r1, r9
   56ec4:	bne	56eb0 <fputs@plt+0x45ac8>
   56ec8:	mov	r9, r1
   56ecc:	b	56ee0 <fputs@plt+0x45af8>
   56ed0:	movw	r9, #48576	; 0xbdc0
   56ed4:	movt	r9, #65520	; 0xfff0
   56ed8:	b	56ee0 <fputs@plt+0x45af8>
   56edc:	mov	r9, #0
   56ee0:	ldr	r0, [r4, #72]	; 0x48
   56ee4:	mov	r1, r9
   56ee8:	mov	r8, r0
   56eec:	add	r0, r0, #1
   56ef0:	str	r0, [r4, #72]	; 0x48
   56ef4:	ldr	r0, [r5, #28]
   56ef8:	str	r0, [sp, #92]	; 0x5c
   56efc:	mov	r0, r4
   56f00:	bl	65ea8 <fputs@plt+0x54ac0>
   56f04:	ldr	r0, [r5]
   56f08:	ldr	r2, [r5, #28]
   56f0c:	mov	r1, r9
   56f10:	mov	r3, #0
   56f14:	mov	r7, #0
   56f18:	str	r0, [sp]
   56f1c:	mov	r0, r4
   56f20:	bl	606a4 <fputs@plt+0x4f2bc>
   56f24:	ldrb	r1, [r5, #42]	; 0x2a
   56f28:	ldr	r0, [r5, #8]
   56f2c:	tst	r1, #32
   56f30:	beq	56fac <fputs@plt+0x45bc4>
   56f34:	cmp	r0, #0
   56f38:	beq	56fe0 <fputs@plt+0x45bf8>
   56f3c:	mov	r7, r0
   56f40:	ldrb	r1, [r7, #55]	; 0x37
   56f44:	and	r1, r1, #3
   56f48:	cmp	r1, #2
   56f4c:	beq	56fac <fputs@plt+0x45bc4>
   56f50:	ldr	r7, [r7, #20]
   56f54:	cmp	r7, #0
   56f58:	bne	56f40 <fputs@plt+0x45b58>
   56f5c:	mov	r7, #0
   56f60:	b	56fac <fputs@plt+0x45bc4>
   56f64:	ldrb	r1, [r0, #55]	; 0x37
   56f68:	tst	r1, #4
   56f6c:	bne	56fa8 <fputs@plt+0x45bc0>
   56f70:	ldrsh	r1, [r0, #48]	; 0x30
   56f74:	ldrsh	r2, [r5, #40]	; 0x28
   56f78:	cmp	r1, r2
   56f7c:	bge	56fa8 <fputs@plt+0x45bc0>
   56f80:	ldr	r2, [r0, #36]	; 0x24
   56f84:	cmp	r2, #0
   56f88:	bne	56fa8 <fputs@plt+0x45bc0>
   56f8c:	cmp	r7, #0
   56f90:	beq	56fa4 <fputs@plt+0x45bbc>
   56f94:	ldrsh	r2, [r7, #48]	; 0x30
   56f98:	cmp	r1, r2
   56f9c:	movlt	r7, r0
   56fa0:	b	56fa8 <fputs@plt+0x45bc0>
   56fa4:	mov	r7, r0
   56fa8:	ldr	r0, [r0, #20]
   56fac:	cmp	r0, #0
   56fb0:	bne	56f64 <fputs@plt+0x45b7c>
   56fb4:	cmp	r7, #0
   56fb8:	beq	56fe0 <fputs@plt+0x45bf8>
   56fbc:	ldr	r0, [r7, #44]	; 0x2c
   56fc0:	mov	r1, r7
   56fc4:	str	r0, [sp, #92]	; 0x5c
   56fc8:	mov	r0, r4
   56fcc:	bl	607ac <fputs@plt+0x4f3c4>
   56fd0:	str	r0, [sp, #96]	; 0x60
   56fd4:	mov	r0, #0
   56fd8:	str	r0, [sp, #80]	; 0x50
   56fdc:	b	56ff4 <fputs@plt+0x45c0c>
   56fe0:	mov	r0, #1
   56fe4:	mov	r7, #0
   56fe8:	str	r0, [sp, #80]	; 0x50
   56fec:	mov	r0, #0
   56ff0:	str	r0, [sp, #96]	; 0x60
   56ff4:	ldr	r6, [sp, #104]	; 0x68
   56ff8:	ldr	r3, [sp, #92]	; 0x5c
   56ffc:	mov	r1, #54	; 0x36
   57000:	mov	r2, r8
   57004:	str	r9, [sp]
   57008:	mov	r0, r6
   5700c:	bl	49a20 <fputs@plt+0x38638>
   57010:	mov	r1, r0
   57014:	mov	r0, r6
   57018:	mov	r2, #1
   5701c:	mvn	r3, #13
   57020:	bl	1d520 <fputs@plt+0xc138>
   57024:	ldr	r0, [sp, #96]	; 0x60
   57028:	cmp	r0, #0
   5702c:	beq	57044 <fputs@plt+0x45c5c>
   57030:	ldr	r0, [sp, #104]	; 0x68
   57034:	ldr	r2, [sp, #96]	; 0x60
   57038:	mvn	r1, #0
   5703c:	mvn	r3, #5
   57040:	bl	1d520 <fputs@plt+0xc138>
   57044:	ldr	r0, [sp, #192]	; 0xc0
   57048:	ldr	r6, [sp, #104]	; 0x68
   5704c:	mov	r9, #0
   57050:	mov	r1, #50	; 0x32
   57054:	mov	r2, r8
   57058:	ldr	r3, [r0, #8]
   5705c:	mov	r0, r6
   57060:	str	r9, [sp]
   57064:	bl	49a20 <fputs@plt+0x38638>
   57068:	mov	r0, r6
   5706c:	mov	r1, #61	; 0x3d
   57070:	mov	r2, r8
   57074:	mov	r3, #0
   57078:	str	r9, [sp]
   5707c:	bl	49a20 <fputs@plt+0x38638>
   57080:	ldrb	r0, [r4, #453]	; 0x1c5
   57084:	cmp	r0, #2
   57088:	bne	55608 <fputs@plt+0x44220>
   5708c:	ldr	r0, [sp, #80]	; 0x50
   57090:	cmp	r0, #0
   57094:	beq	570b0 <fputs@plt+0x45cc8>
   57098:	ldr	r2, [r5]
   5709c:	ldr	r0, [r4]
   570a0:	movw	r3, #38315	; 0x95ab
   570a4:	movt	r3, #8
   570a8:	mov	r1, r3
   570ac:	b	570ec <fputs@plt+0x45d04>
   570b0:	ldrb	r0, [r5, #42]	; 0x2a
   570b4:	tst	r0, #32
   570b8:	bne	570c8 <fputs@plt+0x45ce0>
   570bc:	ldr	r2, [r5]
   570c0:	ldr	r0, [r4]
   570c4:	b	570e0 <fputs@plt+0x45cf8>
   570c8:	ldrb	r1, [r7, #55]	; 0x37
   570cc:	ldr	r2, [r5]
   570d0:	ldr	r0, [r4]
   570d4:	and	r1, r1, #3
   570d8:	cmp	r1, #2
   570dc:	beq	570a0 <fputs@plt+0x45cb8>
   570e0:	ldr	r1, [r7]
   570e4:	movw	r3, #7326	; 0x1c9e
   570e8:	movt	r3, #9
   570ec:	str	r1, [sp]
   570f0:	movw	r1, #7308	; 0x1c8c
   570f4:	movt	r1, #9
   570f8:	bl	1d370 <fputs@plt+0xbf88>
   570fc:	ldr	r5, [r4, #8]
   57100:	ldr	r2, [r4, #468]	; 0x1d4
   57104:	mov	r6, r0
   57108:	mov	r9, #0
   5710c:	mov	r1, #161	; 0xa1
   57110:	mov	r3, #0
   57114:	str	r9, [sp]
   57118:	mov	r0, r5
   5711c:	bl	49a20 <fputs@plt+0x38638>
   57120:	mov	r1, r0
   57124:	mov	r0, r5
   57128:	mov	r2, r6
   5712c:	mvn	r3, #0
   57130:	bl	1d520 <fputs@plt+0xc138>
   57134:	b	55608 <fputs@plt+0x44220>
   57138:	push	{fp, lr}
   5713c:	mov	fp, sp
   57140:	ldr	r3, [r1, #48]	; 0x30
   57144:	cmp	r3, #0
   57148:	popeq	{fp, pc}
   5714c:	mov	ip, #0
   57150:	str	ip, [r1, #52]	; 0x34
   57154:	ldr	r2, [r1, #8]
   57158:	orr	r2, r2, #128	; 0x80
   5715c:	str	r2, [r1, #8]
   57160:	mov	r2, r1
   57164:	str	r2, [r3, #52]	; 0x34
   57168:	add	ip, ip, #1
   5716c:	ldr	r2, [r3, #8]
   57170:	ldr	lr, [r3, #48]	; 0x30
   57174:	orr	r2, r2, #128	; 0x80
   57178:	cmp	lr, #0
   5717c:	str	r2, [r3, #8]
   57180:	mov	r2, r3
   57184:	mov	r3, lr
   57188:	bne	57164 <fputs@plt+0x45d7c>
   5718c:	ldrb	r1, [r1, #9]
   57190:	tst	r1, #2
   57194:	bne	571ac <fputs@plt+0x45dc4>
   57198:	ldr	r1, [r0]
   5719c:	ldr	r1, [r1, #108]	; 0x6c
   571a0:	cmp	r1, #1
   571a4:	cmpge	ip, r1
   571a8:	bge	571b0 <fputs@plt+0x45dc8>
   571ac:	pop	{fp, pc}
   571b0:	movw	r1, #7366	; 0x1cc6
   571b4:	movt	r1, #9
   571b8:	pop	{fp, lr}
   571bc:	b	1d2ec <fputs@plt+0xbf04>
   571c0:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   571c4:	add	fp, sp, #24
   571c8:	ldr	r5, [r0]
   571cc:	ldr	r7, [fp, #20]
   571d0:	ldr	r8, [fp, #16]
   571d4:	ldr	r9, [fp, #12]
   571d8:	cmp	r1, #0
   571dc:	bne	57214 <fputs@plt+0x45e2c>
   571e0:	cmp	r8, #0
   571e4:	cmpeq	r7, #0
   571e8:	beq	57214 <fputs@plt+0x45e2c>
   571ec:	movw	r1, #5067	; 0x13cb
   571f0:	movw	r2, #7436	; 0x1d0c
   571f4:	cmp	r8, #0
   571f8:	movt	r1, #9
   571fc:	movt	r2, #9
   57200:	movne	r2, r1
   57204:	movw	r1, #7400	; 0x1ce8
   57208:	movt	r1, #9
   5720c:	bl	1d2ec <fputs@plt+0xbf04>
   57210:	b	57274 <fputs@plt+0x45e8c>
   57214:	mov	r0, r5
   57218:	bl	576b0 <fputs@plt+0x462c8>
   5721c:	cmp	r0, #0
   57220:	beq	57274 <fputs@plt+0x45e8c>
   57224:	mov	r6, r0
   57228:	ldr	r0, [r0]
   5722c:	cmp	r0, #0
   57230:	beq	57274 <fputs@plt+0x45e8c>
   57234:	ldr	r1, [fp, #8]
   57238:	sub	r4, r0, #1
   5723c:	ldr	r2, [r1, #4]
   57240:	cmp	r2, #0
   57244:	beq	5725c <fputs@plt+0x45e74>
   57248:	mov	r0, r5
   5724c:	bl	664dc <fputs@plt+0x550f4>
   57250:	add	r1, r4, r4, lsl #3
   57254:	add	r1, r6, r1, lsl #3
   57258:	str	r0, [r1, #20]
   5725c:	add	r0, r4, r4, lsl #3
   57260:	add	r0, r6, r0, lsl #3
   57264:	str	r8, [r0, #56]	; 0x38
   57268:	str	r7, [r0, #60]	; 0x3c
   5726c:	str	r9, [r0, #28]
   57270:	b	572a0 <fputs@plt+0x45eb8>
   57274:	mov	r0, r5
   57278:	mov	r1, r8
   5727c:	bl	47818 <fputs@plt+0x36430>
   57280:	mov	r0, r5
   57284:	mov	r1, r7
   57288:	bl	47b38 <fputs@plt+0x36750>
   5728c:	mov	r0, r5
   57290:	mov	r1, r9
   57294:	mov	r2, #1
   57298:	bl	47938 <fputs@plt+0x36550>
   5729c:	mov	r6, #0
   572a0:	mov	r0, r6
   572a4:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   572a8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   572ac:	add	fp, sp, #28
   572b0:	sub	sp, sp, #84	; 0x54
   572b4:	ldr	r9, [r0]
   572b8:	str	r3, [sp, #4]
   572bc:	mov	r8, r2
   572c0:	mov	r4, r0
   572c4:	mov	r2, #68	; 0x44
   572c8:	mov	r3, #0
   572cc:	mov	r6, r1
   572d0:	mov	sl, #0
   572d4:	mov	r0, r9
   572d8:	bl	238e0 <fputs@plt+0x124f8>
   572dc:	add	ip, sp, #8
   572e0:	cmp	r0, #0
   572e4:	mov	r5, r0
   572e8:	moveq	r5, ip
   572ec:	cmp	r6, #0
   572f0:	bne	5732c <fputs@plt+0x45f44>
   572f4:	sub	r2, fp, #36	; 0x24
   572f8:	mov	r0, r9
   572fc:	mov	r1, #158	; 0x9e
   57300:	mov	r3, #0
   57304:	str	sl, [fp, #-32]	; 0xffffffe0
   57308:	str	sl, [fp, #-36]	; 0xffffffdc
   5730c:	mov	r6, ip
   57310:	bl	66b48 <fputs@plt+0x55760>
   57314:	mov	r2, r0
   57318:	mov	r0, r4
   5731c:	mov	r1, #0
   57320:	bl	57450 <fputs@plt+0x46068>
   57324:	mov	ip, r6
   57328:	mov	r6, r0
   5732c:	add	r0, pc, #268	; 0x10c
   57330:	ldr	r2, [fp, #28]
   57334:	ldr	lr, [fp, #24]
   57338:	ldr	r3, [fp, #16]
   5733c:	ldr	r7, [fp, #12]
   57340:	ldr	r1, [fp, #8]
   57344:	cmp	r8, #0
   57348:	vld1.64	{d16-d17}, [r0]
   5734c:	ldr	r0, [fp, #20]
   57350:	str	r0, [r5, #8]
   57354:	mov	r0, #119	; 0x77
   57358:	strb	r0, [r5, #4]
   5735c:	add	r0, r5, #12
   57360:	str	r6, [r5]
   57364:	strh	sl, [r5, #6]
   57368:	vst1.32	{d16-d17}, [r0]
   5736c:	bne	573dc <fputs@plt+0x45ff4>
   57370:	mov	sl, r7
   57374:	mov	r7, r3
   57378:	mov	r6, lr
   5737c:	mov	r4, ip
   57380:	cmp	r9, #0
   57384:	beq	5739c <fputs@plt+0x45fb4>
   57388:	mov	r0, r9
   5738c:	mov	r2, #80	; 0x50
   57390:	mov	r3, #0
   57394:	bl	238e0 <fputs@plt+0x124f8>
   57398:	b	573a8 <fputs@plt+0x45fc0>
   5739c:	mov	r0, #80	; 0x50
   573a0:	mov	r1, #0
   573a4:	bl	1438c <fputs@plt+0x2fa4>
   573a8:	mov	r8, r0
   573ac:	cmp	r0, #0
   573b0:	beq	573c4 <fputs@plt+0x45fdc>
   573b4:	mov	r0, r8
   573b8:	mov	r1, #0
   573bc:	mov	r2, #80	; 0x50
   573c0:	bl	1119c <memset@plt>
   573c4:	ldr	r1, [fp, #8]
   573c8:	ldr	r2, [fp, #28]
   573cc:	mov	r3, r7
   573d0:	mov	ip, r4
   573d4:	mov	lr, r6
   573d8:	mov	r7, sl
   573dc:	ldr	r0, [sp, #4]
   573e0:	str	r2, [r5, #60]	; 0x3c
   573e4:	mov	r4, #0
   573e8:	add	r2, r5, #32
   573ec:	str	r4, [r5, #64]	; 0x40
   573f0:	str	r8, [r5, #28]
   573f4:	stm	r2, {r0, r1, r7}
   573f8:	str	r3, [r5, #44]	; 0x2c
   573fc:	str	r4, [r5, #48]	; 0x30
   57400:	str	r4, [r5, #52]	; 0x34
   57404:	str	lr, [r5, #56]	; 0x38
   57408:	ldrb	r0, [r9, #69]	; 0x45
   5740c:	cmp	r0, #0
   57410:	beq	5742c <fputs@plt+0x46044>
   57414:	subs	r2, r5, ip
   57418:	mov	r0, r9
   5741c:	mov	r1, r5
   57420:	movwne	r2, #1
   57424:	bl	47938 <fputs@plt+0x36550>
   57428:	b	57430 <fputs@plt+0x46048>
   5742c:	mov	r4, r5
   57430:	mov	r0, r4
   57434:	sub	sp, fp, #28
   57438:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   5743c:	nop	{0}
	...
   57448:			; <UNDEFINED> instruction: 0xffffffff
   5744c:			; <UNDEFINED> instruction: 0xffffffff
   57450:	push	{r4, r5, r6, r7, fp, lr}
   57454:	add	fp, sp, #16
   57458:	ldr	r6, [r0]
   5745c:	mov	r4, r2
   57460:	cmp	r1, #0
   57464:	beq	574a4 <fputs@plt+0x460bc>
   57468:	ldr	r0, [r1]
   5746c:	mov	r5, r1
   57470:	sub	r1, r0, #1
   57474:	tst	r0, r1
   57478:	bne	574ec <fputs@plt+0x46104>
   5747c:	ldr	r1, [r5, #4]
   57480:	add	r0, r0, r0, lsl #2
   57484:	mov	r3, #0
   57488:	lsl	r2, r0, #3
   5748c:	mov	r0, r6
   57490:	bl	238a0 <fputs@plt+0x124b8>
   57494:	cmp	r0, #0
   57498:	beq	57510 <fputs@plt+0x46128>
   5749c:	str	r0, [r5, #4]
   574a0:	b	574ec <fputs@plt+0x46104>
   574a4:	mov	r0, r6
   574a8:	mov	r2, #8
   574ac:	mov	r3, #0
   574b0:	mov	r7, #0
   574b4:	bl	238e0 <fputs@plt+0x124f8>
   574b8:	cmp	r0, #0
   574bc:	beq	57514 <fputs@plt+0x4612c>
   574c0:	mov	r5, r0
   574c4:	mov	r0, #0
   574c8:	mov	r2, #20
   574cc:	mov	r3, #0
   574d0:	str	r0, [r5]
   574d4:	mov	r0, r6
   574d8:	bl	238e0 <fputs@plt+0x124f8>
   574dc:	cmp	r0, #0
   574e0:	mov	r7, r5
   574e4:	str	r0, [r5, #4]
   574e8:	beq	57514 <fputs@plt+0x4612c>
   574ec:	ldm	r5, {r0, r1}
   574f0:	vmov.i32	q8, #0	; 0x00000000
   574f4:	add	r2, r0, #1
   574f8:	add	r0, r0, r0, lsl #2
   574fc:	str	r2, [r5]
   57500:	str	r4, [r1, r0, lsl #2]!
   57504:	add	r0, r1, #4
   57508:	vst1.32	{d16-d17}, [r0]
   5750c:	b	57530 <fputs@plt+0x46148>
   57510:	mov	r7, r5
   57514:	mov	r0, r6
   57518:	mov	r1, r4
   5751c:	bl	47818 <fputs@plt+0x36430>
   57520:	mov	r0, r6
   57524:	mov	r1, r7
   57528:	bl	478b8 <fputs@plt+0x364d0>
   5752c:	mov	r5, #0
   57530:	mov	r0, r5
   57534:	pop	{r4, r5, r6, r7, fp, pc}
   57538:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   5753c:	add	fp, sp, #28
   57540:	sub	sp, sp, #4
   57544:	cmp	r1, #0
   57548:	beq	575cc <fputs@plt+0x461e4>
   5754c:	ldr	r5, [r2]
   57550:	mov	r8, r3
   57554:	ldm	r1, {r3, r9}
   57558:	sub	r4, r3, #1
   5755c:	cmp	r5, #0
   57560:	beq	575bc <fputs@plt+0x461d4>
   57564:	ldr	r6, [r2, #4]
   57568:	ldr	r0, [r0]
   5756c:	mov	sl, #0
   57570:	adds	r2, r6, #1
   57574:	adc	r3, sl, #0
   57578:	bl	238e0 <fputs@plt+0x124f8>
   5757c:	cmp	r0, #0
   57580:	beq	575bc <fputs@plt+0x461d4>
   57584:	mov	r1, r5
   57588:	mov	r2, r6
   5758c:	mov	r7, r0
   57590:	bl	11244 <memcpy@plt>
   57594:	add	r0, r4, r4, lsl #2
   57598:	cmp	r8, #0
   5759c:	strb	sl, [r7, r6]
   575a0:	add	r0, r9, r0, lsl #2
   575a4:	str	r7, [r0, #4]
   575a8:	beq	575cc <fputs@plt+0x461e4>
   575ac:	mov	r0, r7
   575b0:	sub	sp, fp, #28
   575b4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   575b8:	b	66550 <fputs@plt+0x55168>
   575bc:	add	r0, r4, r4, lsl #2
   575c0:	mov	r1, #0
   575c4:	add	r0, r9, r0, lsl #2
   575c8:	str	r1, [r0, #4]
   575cc:	sub	sp, fp, #28
   575d0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   575d4:	push	{r4, r5, fp, lr}
   575d8:	add	fp, sp, #8
   575dc:	sub	sp, sp, #8
   575e0:	mov	r4, r1
   575e4:	mov	r5, r0
   575e8:	cmp	r2, #0
   575ec:	str	r2, [sp]
   575f0:	beq	57604 <fputs@plt+0x4621c>
   575f4:	mov	r0, r2
   575f8:	bl	11220 <strlen@plt>
   575fc:	bic	r0, r0, #-1073741824	; 0xc0000000
   57600:	b	57608 <fputs@plt+0x46220>
   57604:	mov	r0, #0
   57608:	str	r0, [sp, #4]
   5760c:	mov	r2, sp
   57610:	mov	r0, r5
   57614:	mov	r1, r4
   57618:	mov	r3, #0
   5761c:	bl	66b48 <fputs@plt+0x55760>
   57620:	sub	sp, fp, #8
   57624:	pop	{r4, r5, fp, pc}
   57628:	push	{r4, r5, fp, lr}
   5762c:	add	fp, sp, #8
   57630:	cmp	r1, #0
   57634:	beq	57694 <fputs@plt+0x462ac>
   57638:	mov	r4, r1
   5763c:	ldr	r1, [r1]
   57640:	cmp	r1, #1
   57644:	poplt	{r4, r5, fp, pc}
   57648:	ldr	r3, [r2, #4]
   5764c:	sub	r5, r1, #1
   57650:	cmp	r3, #1
   57654:	bne	57664 <fputs@plt+0x4627c>
   57658:	ldr	r1, [r2]
   5765c:	cmp	r1, #0
   57660:	beq	57698 <fputs@plt+0x462b0>
   57664:	ldr	r0, [r0]
   57668:	mov	r1, r2
   5766c:	bl	664dc <fputs@plt+0x550f4>
   57670:	add	r1, r5, r5, lsl #3
   57674:	cmp	r0, #0
   57678:	add	r1, r4, r1, lsl #3
   5767c:	str	r0, [r1, #72]	; 0x48
   57680:	movwne	r0, #1
   57684:	ldrb	r2, [r1, #45]	; 0x2d
   57688:	and	r2, r2, #253	; 0xfd
   5768c:	orr	r0, r2, r0, lsl #1
   57690:	strb	r0, [r1, #45]	; 0x2d
   57694:	pop	{r4, r5, fp, pc}
   57698:	add	r0, r5, r5, lsl #3
   5769c:	add	r0, r4, r0, lsl #3
   576a0:	ldrb	r1, [r0, #45]	; 0x2d
   576a4:	orr	r1, r1, #1
   576a8:	strb	r1, [r0, #45]	; 0x2d
   576ac:	pop	{r4, r5, fp, pc}
   576b0:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   576b4:	add	fp, sp, #24
   576b8:	mov	r7, r3
   576bc:	mov	r8, r2
   576c0:	mov	r4, r0
   576c4:	cmp	r1, #0
   576c8:	bne	576f8 <fputs@plt+0x46310>
   576cc:	mov	r0, r4
   576d0:	mov	r2, #80	; 0x50
   576d4:	mov	r3, #0
   576d8:	mov	r6, #0
   576dc:	bl	238e0 <fputs@plt+0x124f8>
   576e0:	cmp	r0, #0
   576e4:	beq	57788 <fputs@plt+0x463a0>
   576e8:	mov	r1, r0
   576ec:	mov	r0, #0
   576f0:	mov	r3, #1
   576f4:	stm	r1, {r0, r3}
   576f8:	ldr	r3, [r1]
   576fc:	mov	r0, r4
   57700:	mov	r2, #1
   57704:	bl	72774 <fputs@plt+0x6138c>
   57708:	mov	r6, r0
   5770c:	ldrb	r0, [r4, #69]	; 0x45
   57710:	cmp	r0, #0
   57714:	beq	5772c <fputs@plt+0x46344>
   57718:	mov	r0, r4
   5771c:	mov	r1, r6
   57720:	bl	479ec <fputs@plt+0x36604>
   57724:	mov	r6, #0
   57728:	b	57788 <fputs@plt+0x463a0>
   5772c:	ldr	r0, [r6]
   57730:	cmp	r7, #0
   57734:	sub	r9, r0, #1
   57738:	beq	5774c <fputs@plt+0x46364>
   5773c:	ldr	r5, [r7]
   57740:	cmp	r5, #0
   57744:	movne	r5, r7
   57748:	b	57750 <fputs@plt+0x46368>
   5774c:	mov	r5, #0
   57750:	cmp	r5, #0
   57754:	mov	r1, r5
   57758:	mov	r0, r4
   5775c:	moveq	r1, r8
   57760:	bl	664dc <fputs@plt+0x550f4>
   57764:	add	r1, r9, r9, lsl #3
   57768:	cmp	r5, #0
   5776c:	movne	r5, r8
   57770:	add	r7, r6, r1, lsl #3
   57774:	mov	r1, r5
   57778:	str	r0, [r7, #16]
   5777c:	mov	r0, r4
   57780:	bl	664dc <fputs@plt+0x550f4>
   57784:	str	r0, [r7, #12]
   57788:	mov	r0, r6
   5778c:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   57790:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   57794:	add	fp, sp, #28
   57798:	sub	sp, sp, #44	; 0x2c
   5779c:	add	ip, sp, #32
   577a0:	cmp	r1, #0
   577a4:	mov	r4, #0
   577a8:	str	r0, [sp, #28]
   577ac:	str	r2, [sp, #24]
   577b0:	str	r1, [sp, #20]
   577b4:	str	r3, [sp, #16]
   577b8:	stm	ip, {r1, r2, r3}
   577bc:	beq	57850 <fputs@plt+0x46468>
   577c0:	movw	r7, #58962	; 0xe652
   577c4:	movw	r8, #58928	; 0xe630
   577c8:	mov	r2, #0
   577cc:	mov	r6, r1
   577d0:	movt	r7, #8
   577d4:	movt	r8, #8
   577d8:	ldr	r5, [r6, #4]
   577dc:	mov	sl, #0
   577e0:	str	r2, [sp, #12]
   577e4:	add	r0, sl, sl, lsl #1
   577e8:	add	r9, r7, r0
   577ec:	ldrb	r1, [r9, #1]
   577f0:	cmp	r5, r1
   577f4:	bne	57814 <fputs@plt+0x4642c>
   577f8:	ldrb	r0, [r7, r0]
   577fc:	mov	r2, r5
   57800:	add	r1, r8, r0
   57804:	ldr	r0, [r6]
   57808:	bl	13510 <fputs@plt+0x2128>
   5780c:	cmp	r0, #0
   57810:	beq	57824 <fputs@plt+0x4643c>
   57814:	add	sl, sl, #1
   57818:	cmp	sl, #7
   5781c:	bne	577e4 <fputs@plt+0x463fc>
   57820:	b	5784c <fputs@plt+0x46464>
   57824:	ldr	r2, [sp, #12]
   57828:	ldrb	r0, [r9, #2]
   5782c:	add	r2, r2, #1
   57830:	orr	r4, r4, r0
   57834:	cmp	r2, #3
   57838:	addne	r0, sp, #32
   5783c:	ldrne	r6, [r0, r2, lsl #2]
   57840:	cmpne	r6, #0
   57844:	bne	577d8 <fputs@plt+0x463f0>
   57848:	b	57850 <fputs@plt+0x46468>
   5784c:	orr	r4, r4, #64	; 0x40
   57850:	and	r0, r4, #33	; 0x21
   57854:	cmp	r0, #33	; 0x21
   57858:	beq	57888 <fputs@plt+0x464a0>
   5785c:	ands	r0, r4, #64	; 0x40
   57860:	bne	57888 <fputs@plt+0x464a0>
   57864:	tst	r4, #32
   57868:	andne	r0, r4, #24
   5786c:	cmpne	r0, #8
   57870:	beq	578bc <fputs@plt+0x464d4>
   57874:	ldr	r0, [sp, #28]
   57878:	movw	r1, #7486	; 0x1d3e
   5787c:	movt	r1, #9
   57880:	bl	1d2ec <fputs@plt+0xbf04>
   57884:	b	578b8 <fputs@plt+0x464d0>
   57888:	ldr	r1, [sp, #16]
   5788c:	movw	r0, #5170	; 0x1432
   57890:	ldr	r2, [sp, #20]
   57894:	ldr	r3, [sp, #24]
   57898:	movt	r0, #9
   5789c:	cmp	r1, #0
   578a0:	addeq	r0, r0, #1
   578a4:	stm	sp, {r0, r1}
   578a8:	ldr	r0, [sp, #28]
   578ac:	movw	r1, #7442	; 0x1d12
   578b0:	movt	r1, #9
   578b4:	bl	1d2ec <fputs@plt+0xbf04>
   578b8:	mov	r4, #1
   578bc:	mov	r0, r4
   578c0:	sub	sp, fp, #28
   578c4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   578c8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   578cc:	add	fp, sp, #28
   578d0:	sub	sp, sp, #156	; 0x9c
   578d4:	mov	r9, #0
   578d8:	mov	r8, r0
   578dc:	mov	r4, r2
   578e0:	mov	r7, r1
   578e4:	str	r9, [fp, #-32]	; 0xffffffe0
   578e8:	str	r9, [fp, #-36]	; 0xffffffdc
   578ec:	ldr	r5, [r0]
   578f0:	ldr	r0, [r0, #68]	; 0x44
   578f4:	cmp	r0, #0
   578f8:	bne	57908 <fputs@plt+0x46520>
   578fc:	ldrb	r0, [r5, #69]	; 0x45
   57900:	cmp	r0, #0
   57904:	beq	57934 <fputs@plt+0x4654c>
   57908:	mov	r0, r5
   5790c:	mov	r1, r7
   57910:	bl	479ec <fputs@plt+0x36604>
   57914:	mov	r0, r5
   57918:	mov	r1, r4
   5791c:	bl	47818 <fputs@plt+0x36430>
   57920:	mov	r0, r5
   57924:	mov	r1, r9
   57928:	bl	13dc4 <fputs@plt+0x29dc>
   5792c:	sub	sp, fp, #28
   57930:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   57934:	mov	r0, r8
   57938:	mov	r1, r7
   5793c:	bl	6b2cc <fputs@plt+0x59ee4>
   57940:	cmp	r0, #0
   57944:	beq	57908 <fputs@plt+0x46520>
   57948:	mov	r6, r0
   5794c:	mov	r9, #0
   57950:	mov	r0, r8
   57954:	mov	r2, #109	; 0x6d
   57958:	mov	r3, #0
   5795c:	mov	r1, r6
   57960:	str	r9, [sp]
   57964:	bl	7bc3c <fputs@plt+0x6a854>
   57968:	ldr	sl, [r6, #12]
   5796c:	mov	r1, #1
   57970:	cmp	r0, #0
   57974:	str	r0, [fp, #-76]	; 0xffffffb4
   57978:	bne	5799c <fputs@plt+0x465b4>
   5797c:	mov	r0, r8
   57980:	mov	r1, r6
   57984:	mov	r2, #0
   57988:	mov	r3, #0
   5798c:	bl	7bcd4 <fputs@plt+0x6a8ec>
   57990:	cmp	r0, #0
   57994:	mov	r1, r0
   57998:	movwne	r1, #1
   5799c:	str	r1, [fp, #-80]	; 0xffffffb0
   579a0:	mov	r0, r8
   579a4:	mov	r1, r6
   579a8:	bl	6a3ec <fputs@plt+0x59004>
   579ac:	cmp	r0, #0
   579b0:	bne	57908 <fputs@plt+0x46520>
   579b4:	ldr	r2, [fp, #-76]	; 0xffffffb4
   579b8:	mov	r0, r8
   579bc:	mov	r1, r6
   579c0:	str	sl, [fp, #-84]	; 0xffffffac
   579c4:	cmp	r2, #0
   579c8:	movwne	r2, #1
   579cc:	bl	7bdfc <fputs@plt+0x6aa14>
   579d0:	cmp	r0, #0
   579d4:	bne	57908 <fputs@plt+0x46520>
   579d8:	ldr	r0, [r6, #64]	; 0x40
   579dc:	cmp	r0, #0
   579e0:	beq	57a1c <fputs@plt+0x46634>
   579e4:	ldr	r1, [r5, #20]
   579e8:	cmp	r1, #1
   579ec:	blt	57a28 <fputs@plt+0x46640>
   579f0:	ldr	r2, [r5, #16]
   579f4:	mov	sl, #0
   579f8:	add	r2, r2, #12
   579fc:	ldr	r3, [r2, sl, lsl #4]
   57a00:	cmp	r3, r0
   57a04:	beq	57a2c <fputs@plt+0x46644>
   57a08:	add	sl, sl, #1
   57a0c:	cmp	r1, sl
   57a10:	bne	579fc <fputs@plt+0x46614>
   57a14:	mov	sl, r1
   57a18:	b	57a2c <fputs@plt+0x46644>
   57a1c:	movw	sl, #48576	; 0xbdc0
   57a20:	movt	sl, #65520	; 0xfff0
   57a24:	b	57a2c <fputs@plt+0x46644>
   57a28:	mov	sl, #0
   57a2c:	ldr	r0, [r5, #16]
   57a30:	ldr	r2, [r6]
   57a34:	mov	r1, #9
   57a38:	mov	r3, #0
   57a3c:	mov	r9, #0
   57a40:	ldr	r0, [r0, sl, lsl #4]
   57a44:	str	r0, [sp]
   57a48:	mov	r0, r8
   57a4c:	bl	66430 <fputs@plt+0x55048>
   57a50:	cmp	r0, #1
   57a54:	beq	57908 <fputs@plt+0x46520>
   57a58:	ldr	r9, [r8, #72]	; 0x48
   57a5c:	mov	r2, r0
   57a60:	str	r7, [sp, #92]	; 0x5c
   57a64:	str	r6, [fp, #-88]	; 0xffffffa8
   57a68:	add	r1, r9, #1
   57a6c:	str	r1, [r8, #72]	; 0x48
   57a70:	str	r9, [r7, #52]	; 0x34
   57a74:	mov	r7, #0
   57a78:	ldr	r0, [r6, #8]
   57a7c:	cmp	r0, #0
   57a80:	beq	57aa4 <fputs@plt+0x466bc>
   57a84:	mov	r7, #0
   57a88:	ldr	r0, [r0, #20]
   57a8c:	add	r7, r7, #1
   57a90:	cmp	r0, #0
   57a94:	bne	57a88 <fputs@plt+0x466a0>
   57a98:	add	r0, r9, r7
   57a9c:	add	r0, r0, #1
   57aa0:	str	r0, [r8, #72]	; 0x48
   57aa4:	ldr	r0, [fp, #-84]	; 0xffffffac
   57aa8:	str	r1, [sp, #64]	; 0x40
   57aac:	str	r2, [sp, #72]	; 0x48
   57ab0:	cmp	r0, #0
   57ab4:	beq	57ad4 <fputs@plt+0x466ec>
   57ab8:	ldr	r0, [r8, #496]	; 0x1f0
   57abc:	str	r8, [sp, #88]	; 0x58
   57ac0:	str	r0, [sp, #80]	; 0x50
   57ac4:	ldr	r0, [fp, #-88]	; 0xffffffa8
   57ac8:	ldr	r0, [r0]
   57acc:	str	r0, [r8, #496]	; 0x1f0
   57ad0:	b	57ae4 <fputs@plt+0x466fc>
   57ad4:	mov	r0, #0
   57ad8:	str	r0, [sp, #80]	; 0x50
   57adc:	mov	r0, #0
   57ae0:	str	r0, [sp, #88]	; 0x58
   57ae4:	mov	r0, r8
   57ae8:	bl	60424 <fputs@plt+0x4f03c>
   57aec:	cmp	r0, #0
   57af0:	beq	57c74 <fputs@plt+0x4688c>
   57af4:	mov	r6, r0
   57af8:	ldrb	r0, [r8, #18]
   57afc:	str	r4, [sp, #76]	; 0x4c
   57b00:	cmp	r0, #0
   57b04:	bne	57b14 <fputs@plt+0x4672c>
   57b08:	ldrb	r0, [r6, #89]	; 0x59
   57b0c:	orr	r0, r0, #4
   57b10:	strb	r0, [r6, #89]	; 0x59
   57b14:	ldr	r4, [r8, #416]	; 0x1a0
   57b18:	mov	r0, r8
   57b1c:	mov	r1, sl
   57b20:	bl	65ea8 <fputs@plt+0x54ac0>
   57b24:	cmp	r4, #0
   57b28:	mov	r1, #1
   57b2c:	moveq	r4, r8
   57b30:	ldr	r0, [r4, #336]	; 0x150
   57b34:	orr	r0, r0, r1, lsl sl
   57b38:	str	r0, [r4, #336]	; 0x150
   57b3c:	ldrb	r0, [r4, #20]
   57b40:	orr	r0, r0, #1
   57b44:	strb	r0, [r4, #20]
   57b48:	ldr	r0, [fp, #-84]	; 0xffffffac
   57b4c:	ldr	r4, [sp, #76]	; 0x4c
   57b50:	cmp	r0, #0
   57b54:	beq	57b74 <fputs@plt+0x4678c>
   57b58:	ldr	r1, [fp, #-88]	; 0xffffffa8
   57b5c:	mov	r0, r8
   57b60:	mov	r2, r4
   57b64:	mov	r3, r9
   57b68:	bl	7bea8 <fputs@plt+0x6aac0>
   57b6c:	str	r9, [fp, #-32]	; 0xffffffe0
   57b70:	str	r9, [fp, #-36]	; 0xffffffdc
   57b74:	vmov.i32	q8, #0	; 0x00000000
   57b78:	sub	r0, fp, #72	; 0x48
   57b7c:	str	r9, [sp, #84]	; 0x54
   57b80:	mov	r9, #0
   57b84:	add	r1, r0, #8
   57b88:	str	r9, [fp, #-44]	; 0xffffffd4
   57b8c:	str	r9, [fp, #-48]	; 0xffffffd0
   57b90:	vst1.64	{d16-d17}, [r1]
   57b94:	ldr	r1, [sp, #92]	; 0x5c
   57b98:	str	r1, [fp, #-68]	; 0xffffffbc
   57b9c:	mov	r1, r4
   57ba0:	str	r8, [fp, #-72]	; 0xffffffb8
   57ba4:	bl	66d7c <fputs@plt+0x55994>
   57ba8:	cmp	r0, #0
   57bac:	bne	57c78 <fputs@plt+0x46890>
   57bb0:	ldrb	r0, [r5, #24]
   57bb4:	mvn	r1, #0
   57bb8:	str	r1, [sp, #60]	; 0x3c
   57bbc:	tst	r0, #128	; 0x80
   57bc0:	beq	57bec <fputs@plt+0x46804>
   57bc4:	ldr	r0, [r8, #76]	; 0x4c
   57bc8:	mov	r1, #22
   57bcc:	mov	r2, #0
   57bd0:	add	r3, r0, #1
   57bd4:	mov	r0, #0
   57bd8:	str	r3, [r8, #76]	; 0x4c
   57bdc:	str	r0, [sp]
   57be0:	mov	r0, r6
   57be4:	str	r3, [sp, #60]	; 0x3c
   57be8:	bl	49a20 <fputs@plt+0x38638>
   57bec:	ldr	r0, [sp, #72]	; 0x48
   57bf0:	ldr	r2, [fp, #-80]	; 0xffffffb0
   57bf4:	orrs	r1, r4, r0
   57bf8:	ldr	r0, [fp, #-88]	; 0xffffffa8
   57bfc:	movwne	r1, #1
   57c00:	ldrb	r0, [r0, #42]	; 0x2a
   57c04:	tst	r0, #16
   57c08:	orrseq	r1, r2, r1
   57c0c:	beq	57c90 <fputs@plt+0x468a8>
   57c10:	cmp	r2, #0
   57c14:	movw	r1, #8204	; 0x200c
   57c18:	movwne	r1, #12
   57c1c:	tst	r0, #32
   57c20:	str	r1, [sp, #52]	; 0x34
   57c24:	bne	57d20 <fputs@plt+0x46938>
   57c28:	ldr	r0, [r8, #76]	; 0x4c
   57c2c:	mov	sl, #0
   57c30:	mov	r1, #25
   57c34:	mov	r2, #0
   57c38:	add	r3, r0, #1
   57c3c:	mov	r0, r6
   57c40:	str	r3, [r8, #76]	; 0x4c
   57c44:	str	sl, [sp]
   57c48:	str	r3, [sp, #32]
   57c4c:	bl	49a20 <fputs@plt+0x38638>
   57c50:	mov	r0, #1
   57c54:	str	r0, [sp, #56]	; 0x38
   57c58:	mov	r0, #0
   57c5c:	str	r0, [sp, #72]	; 0x48
   57c60:	mov	r0, #0
   57c64:	str	r0, [sp, #48]	; 0x30
   57c68:	mov	r0, #0
   57c6c:	str	r0, [sp, #36]	; 0x24
   57c70:	b	57de4 <fputs@plt+0x469fc>
   57c74:	mov	r9, #0
   57c78:	ldr	r1, [sp, #88]	; 0x58
   57c7c:	ldr	r7, [sp, #92]	; 0x5c
   57c80:	cmp	r1, #0
   57c84:	ldrne	r0, [sp, #80]	; 0x50
   57c88:	strne	r0, [r1, #496]	; 0x1f0
   57c8c:	b	57908 <fputs@plt+0x46520>
   57c90:	ldr	r4, [fp, #-88]	; 0xffffffa8
   57c94:	mov	r1, sl
   57c98:	mov	r3, #1
   57c9c:	ldr	r0, [r4]
   57ca0:	ldr	r2, [r4, #28]
   57ca4:	str	r0, [sp]
   57ca8:	mov	r0, r8
   57cac:	bl	606a4 <fputs@plt+0x4f2bc>
   57cb0:	ldrb	r0, [r4, #42]	; 0x2a
   57cb4:	tst	r0, #32
   57cb8:	bne	57cf0 <fputs@plt+0x46908>
   57cbc:	ldr	r0, [sp, #60]	; 0x3c
   57cc0:	ldr	r2, [r4, #28]
   57cc4:	ldr	r9, [r4]
   57cc8:	mov	r1, #119	; 0x77
   57ccc:	mov	r3, sl
   57cd0:	str	r0, [sp]
   57cd4:	mov	r0, r6
   57cd8:	bl	49a20 <fputs@plt+0x38638>
   57cdc:	mov	r1, r0
   57ce0:	mov	r0, r6
   57ce4:	mov	r2, r9
   57ce8:	mvn	r3, #1
   57cec:	bl	1d520 <fputs@plt+0xc138>
   57cf0:	ldr	r4, [r4, #8]
   57cf4:	mov	r9, #0
   57cf8:	cmp	r4, #0
   57cfc:	beq	5851c <fputs@plt+0x47134>
   57d00:	ldr	r2, [r4, #44]	; 0x2c
   57d04:	mov	r0, r6
   57d08:	mov	r1, #119	; 0x77
   57d0c:	mov	r3, sl
   57d10:	str	r9, [sp]
   57d14:	bl	49a20 <fputs@plt+0x38638>
   57d18:	ldr	r4, [r4, #20]
   57d1c:	b	57cf8 <fputs@plt+0x46910>
   57d20:	ldr	r0, [fp, #-88]	; 0xffffffa8
   57d24:	mov	r3, #0
   57d28:	mov	r4, #0
   57d2c:	ldr	r0, [r0, #8]
   57d30:	cmp	r0, #0
   57d34:	beq	57d60 <fputs@plt+0x46978>
   57d38:	ldrb	r1, [r0, #55]	; 0x37
   57d3c:	and	r1, r1, #3
   57d40:	cmp	r1, #2
   57d44:	beq	57d5c <fputs@plt+0x46974>
   57d48:	ldr	r0, [r0, #20]
   57d4c:	cmp	r0, #0
   57d50:	bne	57d38 <fputs@plt+0x46950>
   57d54:	mov	r4, #0
   57d58:	b	57d60 <fputs@plt+0x46978>
   57d5c:	mov	r4, r0
   57d60:	ldr	r2, [r8, #72]	; 0x48
   57d64:	ldr	r0, [r8, #76]	; 0x4c
   57d68:	ldrsh	r9, [r4, #50]	; 0x32
   57d6c:	str	r0, [sp, #72]	; 0x48
   57d70:	add	r1, r2, #1
   57d74:	add	r0, r0, r9
   57d78:	str	r2, [sp, #48]	; 0x30
   57d7c:	str	r1, [r8, #72]	; 0x48
   57d80:	str	r0, [r8, #76]	; 0x4c
   57d84:	mov	r0, #0
   57d88:	str	r3, [sp]
   57d8c:	mov	r1, #57	; 0x39
   57d90:	mov	r3, r9
   57d94:	str	r0, [sp, #32]
   57d98:	mov	r0, r6
   57d9c:	bl	49a20 <fputs@plt+0x38638>
   57da0:	ldr	sl, [r8, #8]
   57da4:	str	r0, [sp, #36]	; 0x24
   57da8:	mov	r0, r8
   57dac:	mov	r1, r4
   57db0:	bl	607ac <fputs@plt+0x4f3c4>
   57db4:	mov	r2, r0
   57db8:	mov	r0, sl
   57dbc:	mvn	r1, #0
   57dc0:	mvn	r3, #5
   57dc4:	mov	sl, r4
   57dc8:	bl	1d520 <fputs@plt+0xc138>
   57dcc:	ldr	r0, [sp, #72]	; 0x48
   57dd0:	ldr	r4, [sp, #76]	; 0x4c
   57dd4:	add	r0, r0, #1
   57dd8:	str	r0, [sp, #72]	; 0x48
   57ddc:	uxth	r0, r9
   57de0:	str	r0, [sp, #56]	; 0x38
   57de4:	ldr	r0, [sp, #52]	; 0x34
   57de8:	ldr	r1, [sp, #92]	; 0x5c
   57dec:	mov	r9, #0
   57df0:	mov	r2, r4
   57df4:	mov	r3, #0
   57df8:	str	r9, [sp]
   57dfc:	str	r0, [sp, #4]
   57e00:	ldr	r0, [sp, #64]	; 0x40
   57e04:	str	r0, [sp, #8]
   57e08:	mov	r0, r8
   57e0c:	bl	6c9c0 <fputs@plt+0x5b5d8>
   57e10:	cmp	r0, #0
   57e14:	beq	57c78 <fputs@plt+0x46890>
   57e18:	ldrb	r1, [r0, #40]	; 0x28
   57e1c:	str	r0, [sp, #44]	; 0x2c
   57e20:	str	r1, [sp, #64]	; 0x40
   57e24:	ldr	r1, [r0, #60]	; 0x3c
   57e28:	ldr	r0, [r0, #64]	; 0x40
   57e2c:	str	r0, [sp, #40]	; 0x28
   57e30:	ldrb	r0, [r5, #24]
   57e34:	str	r1, [sp, #28]
   57e38:	tst	r0, #128	; 0x80
   57e3c:	beq	57e5c <fputs@plt+0x46a74>
   57e40:	ldr	r2, [sp, #60]	; 0x3c
   57e44:	mov	r0, #0
   57e48:	mov	r1, #37	; 0x25
   57e4c:	mov	r3, #1
   57e50:	str	r0, [sp]
   57e54:	mov	r0, r6
   57e58:	bl	49a20 <fputs@plt+0x38638>
   57e5c:	str	sl, [sp, #52]	; 0x34
   57e60:	cmp	sl, #0
   57e64:	ldr	sl, [fp, #-84]	; 0xffffffac
   57e68:	ldr	r9, [sp, #84]	; 0x54
   57e6c:	str	r6, [sp, #68]	; 0x44
   57e70:	beq	57ef0 <fputs@plt+0x46b08>
   57e74:	ldr	r0, [sp, #56]	; 0x38
   57e78:	ldr	r1, [sp, #72]	; 0x48
   57e7c:	sxth	r0, r0
   57e80:	mov	r3, r1
   57e84:	cmp	r0, #1
   57e88:	blt	57f24 <fputs@plt+0x46b3c>
   57e8c:	ldr	r9, [sp, #52]	; 0x34
   57e90:	mov	r4, #0
   57e94:	mov	sl, #0
   57e98:	mov	r6, r0
   57e9c:	ldr	r0, [r9, #4]
   57ea0:	ldr	r2, [sp, #84]	; 0x54
   57ea4:	add	r0, r0, r4
   57ea8:	ldrsh	r3, [r0]
   57eac:	add	r0, r1, sl
   57eb0:	ldr	r1, [fp, #-88]	; 0xffffffa8
   57eb4:	str	r0, [sp]
   57eb8:	ldr	r0, [sp, #68]	; 0x44
   57ebc:	bl	63d80 <fputs@plt+0x52998>
   57ec0:	ldr	r1, [sp, #72]	; 0x48
   57ec4:	add	sl, sl, #1
   57ec8:	mov	r0, r6
   57ecc:	add	r4, r4, #2
   57ed0:	cmp	r6, sl
   57ed4:	bne	57e98 <fputs@plt+0x46ab0>
   57ed8:	ldr	r4, [sp, #76]	; 0x4c
   57edc:	ldr	r6, [sp, #68]	; 0x44
   57ee0:	ldr	sl, [fp, #-84]	; 0xffffffac
   57ee4:	ldr	r9, [sp, #84]	; 0x54
   57ee8:	mov	r3, r1
   57eec:	b	57f24 <fputs@plt+0x46b3c>
   57ef0:	ldr	r0, [r8, #76]	; 0x4c
   57ef4:	mov	r1, #0
   57ef8:	mvn	r2, #0
   57efc:	mov	r3, r9
   57f00:	add	r0, r0, #1
   57f04:	stm	sp, {r0, r1}
   57f08:	ldr	r1, [fp, #-88]	; 0xffffffa8
   57f0c:	mov	r0, r8
   57f10:	bl	61f1c <fputs@plt+0x50b34>
   57f14:	mov	r3, r0
   57f18:	ldr	r0, [r8, #76]	; 0x4c
   57f1c:	cmp	r3, r0
   57f20:	strgt	r3, [r8, #76]	; 0x4c
   57f24:	ldr	r0, [sp, #64]	; 0x40
   57f28:	cmp	r0, #0
   57f2c:	beq	57fc8 <fputs@plt+0x46be0>
   57f30:	str	r3, [sp, #72]	; 0x48
   57f34:	add	r2, r7, #2
   57f38:	mov	r0, r5
   57f3c:	mov	r3, #0
   57f40:	mov	r9, #0
   57f44:	bl	238e0 <fputs@plt+0x124f8>
   57f48:	cmp	r0, #0
   57f4c:	beq	58050 <fputs@plt+0x46c68>
   57f50:	add	r4, r7, #1
   57f54:	mov	r1, #1
   57f58:	mov	sl, r0
   57f5c:	mov	r2, r4
   57f60:	bl	1119c <memset@plt>
   57f64:	ldr	r0, [sp, #28]
   57f68:	strb	r9, [sl, r4]
   57f6c:	ldr	r9, [sp, #84]	; 0x54
   57f70:	mov	r4, sl
   57f74:	ldr	r6, [fp, #-88]	; 0xffffffa8
   57f78:	ldr	sl, [fp, #-84]	; 0xffffffac
   57f7c:	cmp	r0, #0
   57f80:	subpl	r0, r0, r9
   57f84:	movpl	r1, #0
   57f88:	strbpl	r1, [r4, r0]
   57f8c:	ldr	r0, [sp, #40]	; 0x28
   57f90:	cmp	r0, #0
   57f94:	bmi	57fa8 <fputs@plt+0x46bc0>
   57f98:	ldr	r0, [sp, #40]	; 0x28
   57f9c:	mov	r1, #0
   57fa0:	sub	r0, r0, r9
   57fa4:	strb	r1, [r4, r0]
   57fa8:	ldr	r1, [sp, #36]	; 0x24
   57fac:	cmp	r1, #0
   57fb0:	beq	57fbc <fputs@plt+0x46bd4>
   57fb4:	ldr	r0, [sp, #68]	; 0x44
   57fb8:	bl	60558 <fputs@plt+0x4f170>
   57fbc:	ldr	r0, [sp, #68]	; 0x44
   57fc0:	bl	626a8 <fputs@plt+0x512c0>
   57fc4:	b	58094 <fputs@plt+0x46cac>
   57fc8:	ldr	r1, [sp, #52]	; 0x34
   57fcc:	cmp	r1, #0
   57fd0:	beq	5805c <fputs@plt+0x46c74>
   57fd4:	ldr	r2, [r8, #76]	; 0x4c
   57fd8:	ldr	r0, [r8]
   57fdc:	add	r4, r2, #1
   57fe0:	str	r4, [r8, #76]	; 0x4c
   57fe4:	bl	7b0cc <fputs@plt+0x69ce4>
   57fe8:	mov	r7, r0
   57fec:	ldr	r0, [sp, #56]	; 0x38
   57ff0:	ldr	r2, [sp, #72]	; 0x48
   57ff4:	mov	r1, #49	; 0x31
   57ff8:	str	r4, [sp]
   57ffc:	sxth	r9, r0
   58000:	mov	r0, r6
   58004:	mov	r3, r9
   58008:	bl	49a20 <fputs@plt+0x38638>
   5800c:	mov	r3, r9
   58010:	ldr	r9, [sp, #84]	; 0x54
   58014:	mov	r1, r0
   58018:	mov	r0, r6
   5801c:	mov	r2, r7
   58020:	bl	1d520 <fputs@plt+0xc138>
   58024:	ldr	r2, [sp, #48]	; 0x30
   58028:	mov	r1, #0
   5802c:	mov	r0, #0
   58030:	mov	r3, r4
   58034:	str	r4, [sp, #72]	; 0x48
   58038:	str	r0, [sp, #56]	; 0x38
   5803c:	str	r1, [sp]
   58040:	mov	r0, r6
   58044:	mov	r1, #110	; 0x6e
   58048:	bl	49a20 <fputs@plt+0x38638>
   5804c:	b	58080 <fputs@plt+0x46c98>
   58050:	ldr	r0, [sp, #44]	; 0x2c
   58054:	bl	71550 <fputs@plt+0x60168>
   58058:	b	57c78 <fputs@plt+0x46890>
   5805c:	ldr	r2, [sp, #32]
   58060:	mov	r0, #0
   58064:	mov	r1, #129	; 0x81
   58068:	str	r3, [sp, #72]	; 0x48
   5806c:	str	r0, [sp]
   58070:	mov	r0, r6
   58074:	bl	49a20 <fputs@plt+0x38638>
   58078:	mov	r0, #1
   5807c:	str	r0, [sp, #56]	; 0x38
   58080:	ldr	r0, [sp, #44]	; 0x2c
   58084:	ldr	r6, [fp, #-88]	; 0xffffffa8
   58088:	bl	71550 <fputs@plt+0x60168>
   5808c:	mov	r4, #0
   58090:	mov	r0, #0
   58094:	cmp	sl, #0
   58098:	ldr	sl, [sp, #52]	; 0x34
   5809c:	str	r0, [sp, #28]
   580a0:	str	r4, [sp, #36]	; 0x24
   580a4:	bne	58198 <fputs@plt+0x46db0>
   580a8:	ldr	r0, [sp, #64]	; 0x40
   580ac:	cmp	r0, #2
   580b0:	bne	5813c <fputs@plt+0x46d54>
   580b4:	mov	r0, r8
   580b8:	bl	60424 <fputs@plt+0x4f03c>
   580bc:	ldr	r2, [r8, #84]	; 0x54
   580c0:	mov	r3, #0
   580c4:	add	r1, r2, #1
   580c8:	str	r1, [r8, #84]	; 0x54
   580cc:	mov	r1, #0
   580d0:	str	r1, [sp]
   580d4:	mov	r1, #44	; 0x2c
   580d8:	bl	49a20 <fputs@plt+0x38638>
   580dc:	mov	r2, r9
   580e0:	mov	r9, r0
   580e4:	sub	r0, fp, #36	; 0x24
   580e8:	sub	r1, fp, #32
   580ec:	mov	r3, #8
   580f0:	stm	sp, {r2, r4}
   580f4:	str	r1, [sp, #8]
   580f8:	str	r0, [sp, #12]
   580fc:	mov	r0, r8
   58100:	mov	r1, r6
   58104:	mov	r2, #55	; 0x37
   58108:	bl	7bfec <fputs@plt+0x6ac04>
   5810c:	ldr	r3, [sp, #68]	; 0x44
   58110:	ldr	r0, [r3, #32]
   58114:	ldr	r2, [r3, #24]
   58118:	sub	r1, r0, #1
   5811c:	str	r1, [r2, #96]	; 0x60
   58120:	ldr	r2, [r3]
   58124:	ldrb	r2, [r2, #69]	; 0x45
   58128:	cmp	r2, #0
   5812c:	beq	5816c <fputs@plt+0x46d84>
   58130:	movw	r1, #35320	; 0x89f8
   58134:	movt	r1, #10
   58138:	b	58184 <fputs@plt+0x46d9c>
   5813c:	sub	r0, fp, #36	; 0x24
   58140:	sub	r1, fp, #32
   58144:	mov	r2, #55	; 0x37
   58148:	mov	r3, #8
   5814c:	str	r9, [sp]
   58150:	str	r4, [sp, #4]
   58154:	str	r1, [sp, #8]
   58158:	str	r0, [sp, #12]
   5815c:	mov	r0, r8
   58160:	mov	r1, r6
   58164:	bl	7bfec <fputs@plt+0x6ac04>
   58168:	b	58198 <fputs@plt+0x46db0>
   5816c:	ldr	r2, [sp, #68]	; 0x44
   58170:	cmp	r9, #0
   58174:	movpl	r1, r9
   58178:	add	r1, r1, r1, lsl #2
   5817c:	ldr	r2, [r2, #4]
   58180:	add	r1, r2, r1, lsl #2
   58184:	ldr	r6, [fp, #-88]	; 0xffffffa8
   58188:	ldr	sl, [sp, #52]	; 0x34
   5818c:	ldr	r9, [sp, #84]	; 0x54
   58190:	ldr	r4, [sp, #36]	; 0x24
   58194:	str	r0, [r1, #8]
   58198:	ldr	r0, [sp, #64]	; 0x40
   5819c:	cmp	r0, #0
   581a0:	beq	58204 <fputs@plt+0x46e1c>
   581a4:	ldrb	r0, [r6, #42]	; 0x2a
   581a8:	mov	r1, #0
   581ac:	str	r1, [sp, #32]
   581b0:	tst	r0, #16
   581b4:	bne	58270 <fputs@plt+0x46e88>
   581b8:	ldr	r2, [fp, #-32]	; 0xffffffe0
   581bc:	sub	r0, r2, r9
   581c0:	ldrb	r0, [r4, r0]
   581c4:	cmp	r0, #0
   581c8:	beq	58270 <fputs@plt+0x46e88>
   581cc:	ldr	r0, [sp, #72]	; 0x48
   581d0:	ldr	r4, [sp, #68]	; 0x44
   581d4:	ldr	r3, [sp, #28]
   581d8:	mov	r1, #68	; 0x44
   581dc:	str	r0, [sp]
   581e0:	mov	r0, r4
   581e4:	bl	49a20 <fputs@plt+0x38638>
   581e8:	mov	r1, r0
   581ec:	ldr	r0, [sp, #56]	; 0x38
   581f0:	mvn	r3, #13
   581f4:	sxth	r2, r0
   581f8:	mov	r0, r4
   581fc:	bl	1d520 <fputs@plt+0xc138>
   58200:	b	58270 <fputs@plt+0x46e88>
   58204:	cmp	sl, #0
   58208:	beq	58250 <fputs@plt+0x46e68>
   5820c:	ldr	r7, [sp, #68]	; 0x44
   58210:	ldr	r9, [sp, #48]	; 0x30
   58214:	mov	r4, #0
   58218:	mov	r1, #108	; 0x6c
   5821c:	mov	r3, #0
   58220:	str	r4, [sp]
   58224:	mov	r0, r7
   58228:	mov	r2, r9
   5822c:	bl	49a20 <fputs@plt+0x38638>
   58230:	ldr	r3, [sp, #72]	; 0x48
   58234:	str	r0, [sp, #32]
   58238:	mov	r0, r7
   5823c:	mov	r1, #101	; 0x65
   58240:	mov	r2, r9
   58244:	str	r4, [sp]
   58248:	bl	49a20 <fputs@plt+0x38638>
   5824c:	b	58270 <fputs@plt+0x46e88>
   58250:	ldr	r0, [sp, #72]	; 0x48
   58254:	ldr	r2, [sp, #32]
   58258:	mov	r1, #130	; 0x82
   5825c:	mov	r3, #0
   58260:	str	r0, [sp]
   58264:	ldr	r0, [sp, #68]	; 0x44
   58268:	bl	49a20 <fputs@plt+0x38638>
   5826c:	str	r0, [sp, #32]
   58270:	ldrb	r0, [r6, #42]	; 0x2a
   58274:	tst	r0, #16
   58278:	bne	582e8 <fputs@plt+0x46f00>
   5827c:	ldr	r7, [sp, #56]	; 0x38
   58280:	ldr	r1, [fp, #-36]	; 0xffffffdc
   58284:	ldrb	r0, [r8, #18]
   58288:	ldr	r3, [fp, #-32]	; 0xffffffe0
   5828c:	ldr	r2, [sp, #40]	; 0x28
   58290:	mov	ip, #10
   58294:	sxth	r4, r7
   58298:	ldr	r7, [fp, #-80]	; 0xffffffb0
   5829c:	str	r1, [sp]
   582a0:	ldr	r1, [sp, #72]	; 0x48
   582a4:	cmp	r3, r2
   582a8:	clz	r0, r0
   582ac:	mvneq	r2, #0
   582b0:	lsr	r0, r0, #5
   582b4:	cmp	r7, #0
   582b8:	stmib	sp, {r1, r4}
   582bc:	str	r0, [sp, #12]
   582c0:	ldr	r0, [sp, #64]	; 0x40
   582c4:	mov	r1, r6
   582c8:	str	ip, [sp, #16]
   582cc:	mvnne	r2, #0
   582d0:	str	r2, [sp, #24]
   582d4:	ldr	r2, [fp, #-76]	; 0xffffffb4
   582d8:	str	r0, [sp, #20]
   582dc:	mov	r0, r8
   582e0:	bl	7c30c <fputs@plt+0x6af24>
   582e4:	b	583b0 <fputs@plt+0x46fc8>
   582e8:	ldr	r0, [r6, #56]	; 0x38
   582ec:	mov	sl, #0
   582f0:	cmp	r0, #0
   582f4:	beq	58310 <fputs@plt+0x46f28>
   582f8:	ldr	r1, [r0]
   582fc:	cmp	r1, r5
   58300:	beq	5830c <fputs@plt+0x46f24>
   58304:	ldr	r0, [r0, #24]
   58308:	b	582f0 <fputs@plt+0x46f08>
   5830c:	mov	sl, r0
   58310:	mov	r0, r8
   58314:	mov	r1, r6
   58318:	bl	7c23c <fputs@plt+0x6ae54>
   5831c:	ldr	r0, [sp, #72]	; 0x48
   58320:	ldr	r6, [sp, #68]	; 0x44
   58324:	mov	r1, #12
   58328:	mov	r2, #0
   5832c:	mov	r3, #1
   58330:	mov	r4, #1
   58334:	str	r0, [sp]
   58338:	mov	r0, r6
   5833c:	bl	49a20 <fputs@plt+0x38638>
   58340:	mov	r1, r0
   58344:	mov	r0, r6
   58348:	mov	r2, sl
   5834c:	mvn	r3, #9
   58350:	bl	1d520 <fputs@plt+0xc138>
   58354:	ldr	r0, [r6]
   58358:	ldrb	r0, [r0, #69]	; 0x45
   5835c:	cmp	r0, #0
   58360:	bne	5837c <fputs@plt+0x46f94>
   58364:	ldr	r1, [r6, #32]
   58368:	ldr	r0, [r6, #4]
   5836c:	add	r1, r1, r1, lsl #2
   58370:	add	r0, r0, r1, lsl #2
   58374:	mov	r1, #2
   58378:	strb	r1, [r0, #-17]	; 0xffffffef
   5837c:	ldr	r0, [r8, #416]	; 0x1a0
   58380:	ldr	r6, [fp, #-88]	; 0xffffffa8
   58384:	ldr	sl, [sp, #52]	; 0x34
   58388:	cmp	r0, #0
   5838c:	mov	r1, r0
   58390:	moveq	r1, r8
   58394:	strb	r4, [r1, #21]
   58398:	ldr	r1, [sp, #64]	; 0x40
   5839c:	cmp	r1, #1
   583a0:	bne	583b0 <fputs@plt+0x46fc8>
   583a4:	cmp	r0, #0
   583a8:	moveq	r0, #0
   583ac:	strbeq	r0, [r8, #20]
   583b0:	ldr	r0, [sp, #64]	; 0x40
   583b4:	cmp	r0, #0
   583b8:	beq	583fc <fputs@plt+0x47014>
   583bc:	ldr	r7, [sp, #68]	; 0x44
   583c0:	ldr	r0, [r7, #24]
   583c4:	ldr	r1, [r0, #120]	; 0x78
   583c8:	cmp	r1, #0
   583cc:	beq	583e0 <fputs@plt+0x46ff8>
   583d0:	ldr	r3, [sp, #28]
   583d4:	ldr	r2, [r7, #32]
   583d8:	mvn	r3, r3
   583dc:	str	r2, [r1, r3, lsl #2]
   583e0:	ldr	r1, [r7, #32]
   583e4:	mov	sl, r7
   583e8:	sub	r1, r1, #1
   583ec:	str	r1, [r0, #96]	; 0x60
   583f0:	ldr	r0, [sp, #44]	; 0x2c
   583f4:	bl	71550 <fputs@plt+0x60168>
   583f8:	b	58490 <fputs@plt+0x470a8>
   583fc:	mov	r0, #0
   58400:	cmp	sl, #0
   58404:	beq	58424 <fputs@plt+0x4703c>
   58408:	str	r0, [sp]
   5840c:	ldr	r0, [sp, #32]
   58410:	ldr	r4, [sp, #68]	; 0x44
   58414:	ldr	r2, [sp, #48]	; 0x30
   58418:	mov	r1, #7
   5841c:	add	r3, r0, #1
   58420:	b	58438 <fputs@plt+0x47050>
   58424:	ldr	r4, [sp, #68]	; 0x44
   58428:	ldr	r3, [sp, #32]
   5842c:	str	r0, [sp]
   58430:	mov	r1, #13
   58434:	mov	r2, #0
   58438:	mov	r0, r4
   5843c:	bl	49a20 <fputs@plt+0x38638>
   58440:	ldr	r0, [r4, #32]
   58444:	ldr	r2, [r4, #24]
   58448:	mov	sl, r4
   5844c:	sub	r1, r0, #1
   58450:	str	r1, [r2, #96]	; 0x60
   58454:	ldr	r2, [r4]
   58458:	ldrb	r2, [r2, #69]	; 0x45
   5845c:	cmp	r2, #0
   58460:	beq	58470 <fputs@plt+0x47088>
   58464:	movw	r1, #35320	; 0x89f8
   58468:	movt	r1, #10
   5846c:	b	58488 <fputs@plt+0x470a0>
   58470:	ldr	r2, [sp, #32]
   58474:	cmp	r2, #0
   58478:	movpl	r1, r2
   5847c:	ldr	r2, [sl, #4]
   58480:	add	r1, r1, r1, lsl #2
   58484:	add	r1, r2, r1, lsl #2
   58488:	str	r0, [r1, #8]
   5848c:	ldr	r6, [fp, #-88]	; 0xffffffa8
   58490:	ldr	r0, [fp, #-84]	; 0xffffffac
   58494:	ldr	r9, [sp, #36]	; 0x24
   58498:	cmp	r0, #0
   5849c:	bne	58518 <fputs@plt+0x47130>
   584a0:	ldrb	r0, [r6, #42]	; 0x2a
   584a4:	tst	r0, #16
   584a8:	bne	58518 <fputs@plt+0x47130>
   584ac:	ldr	r0, [sp, #52]	; 0x34
   584b0:	cmp	r0, #0
   584b4:	bne	584d4 <fputs@plt+0x470ec>
   584b8:	ldr	r2, [fp, #-32]	; 0xffffffe0
   584bc:	mov	r0, #0
   584c0:	mov	r1, #61	; 0x3d
   584c4:	mov	r3, #0
   584c8:	str	r0, [sp]
   584cc:	mov	r0, sl
   584d0:	bl	49a20 <fputs@plt+0x38638>
   584d4:	ldr	r6, [r6, #8]
   584d8:	cmp	r6, #0
   584dc:	beq	58514 <fputs@plt+0x4712c>
   584e0:	mov	r9, #0
   584e4:	mov	r4, #0
   584e8:	ldr	r0, [fp, #-36]	; 0xffffffdc
   584ec:	mov	r1, #61	; 0x3d
   584f0:	mov	r3, #0
   584f4:	str	r9, [sp]
   584f8:	add	r2, r4, r0
   584fc:	mov	r0, sl
   58500:	bl	49a20 <fputs@plt+0x38638>
   58504:	ldr	r6, [r6, #20]
   58508:	add	r4, r4, #1
   5850c:	cmp	r6, #0
   58510:	bne	584e8 <fputs@plt+0x47100>
   58514:	ldr	r9, [sp, #36]	; 0x24
   58518:	mov	r6, sl
   5851c:	ldrb	r0, [r8, #18]
   58520:	cmp	r0, #0
   58524:	bne	58544 <fputs@plt+0x4715c>
   58528:	ldr	r0, [r8, #420]	; 0x1a4
   5852c:	cmp	r0, #0
   58530:	bne	58544 <fputs@plt+0x4715c>
   58534:	ldr	r0, [r8, #412]	; 0x19c
   58538:	cmp	r0, #0
   5853c:	movne	r0, r8
   58540:	blne	7efc8 <fputs@plt+0x6dbe0>
   58544:	ldrb	r0, [r5, #24]
   58548:	ldr	r4, [sp, #76]	; 0x4c
   5854c:	tst	r0, #128	; 0x80
   58550:	beq	57c78 <fputs@plt+0x46890>
   58554:	ldrb	r0, [r8, #18]
   58558:	cmp	r0, #0
   5855c:	bne	57c78 <fputs@plt+0x46890>
   58560:	ldr	r0, [r8, #420]	; 0x1a4
   58564:	cmp	r0, #0
   58568:	bne	57c78 <fputs@plt+0x46890>
   5856c:	ldr	r2, [sp, #60]	; 0x3c
   58570:	mov	r4, #0
   58574:	mov	r0, r6
   58578:	mov	r1, #33	; 0x21
   5857c:	mov	r3, #1
   58580:	str	r4, [sp]
   58584:	bl	49a20 <fputs@plt+0x38638>
   58588:	mov	r0, r6
   5858c:	mov	r1, #1
   58590:	bl	4a750 <fputs@plt+0x39368>
   58594:	ldr	r0, [r6]
   58598:	ldrb	r0, [r0, #69]	; 0x45
   5859c:	cmp	r0, #0
   585a0:	bne	585c0 <fputs@plt+0x471d8>
   585a4:	ldr	r0, [r6, #16]
   585a8:	movw	r1, #7541	; 0x1d75
   585ac:	mvn	r2, #0
   585b0:	mov	r3, #1
   585b4:	str	r4, [sp]
   585b8:	movt	r1, #9
   585bc:	bl	1a320 <fputs@plt+0x8f38>
   585c0:	ldr	r4, [sp, #76]	; 0x4c
   585c4:	b	57c78 <fputs@plt+0x46890>
   585c8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   585cc:	add	fp, sp, #28
   585d0:	sub	sp, sp, #244	; 0xf4
   585d4:	mov	r5, r0
   585d8:	ldr	r7, [r0]
   585dc:	ldr	r0, [r0, #68]	; 0x44
   585e0:	mov	r8, r2
   585e4:	mov	r6, r1
   585e8:	mov	r9, #0
   585ec:	str	r3, [fp, #-76]	; 0xffffffb4
   585f0:	cmp	r0, #0
   585f4:	bne	58604 <fputs@plt+0x4721c>
   585f8:	ldrb	r0, [r7, #69]	; 0x45
   585fc:	cmp	r0, #0
   58600:	beq	5863c <fputs@plt+0x47254>
   58604:	mov	r0, r7
   58608:	mov	r1, r9
   5860c:	bl	13dc4 <fputs@plt+0x29dc>
   58610:	mov	r0, r7
   58614:	mov	r1, r6
   58618:	bl	479ec <fputs@plt+0x36604>
   5861c:	mov	r0, r7
   58620:	mov	r1, r8
   58624:	bl	478b8 <fputs@plt+0x364d0>
   58628:	ldr	r1, [fp, #-76]	; 0xffffffb4
   5862c:	mov	r0, r7
   58630:	bl	47818 <fputs@plt+0x36430>
   58634:	sub	sp, fp, #28
   58638:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   5863c:	mov	r0, r5
   58640:	mov	r1, r6
   58644:	bl	6b2cc <fputs@plt+0x59ee4>
   58648:	cmp	r0, #0
   5864c:	beq	58604 <fputs@plt+0x4721c>
   58650:	mov	r4, r0
   58654:	ldr	r0, [r0, #64]	; 0x40
   58658:	cmp	r0, #0
   5865c:	beq	5869c <fputs@plt+0x472b4>
   58660:	ldr	r2, [r5]
   58664:	ldr	r1, [r2, #20]
   58668:	cmp	r1, #1
   5866c:	blt	586a8 <fputs@plt+0x472c0>
   58670:	ldr	r2, [r2, #16]
   58674:	mov	sl, #0
   58678:	add	r2, r2, #12
   5867c:	ldr	r3, [r2, sl, lsl #4]
   58680:	cmp	r3, r0
   58684:	beq	586ac <fputs@plt+0x472c4>
   58688:	add	sl, sl, #1
   5868c:	cmp	r1, sl
   58690:	bne	5867c <fputs@plt+0x47294>
   58694:	mov	sl, r1
   58698:	b	586ac <fputs@plt+0x472c4>
   5869c:	movw	sl, #48576	; 0xbdc0
   586a0:	movt	sl, #65520	; 0xfff0
   586a4:	b	586ac <fputs@plt+0x472c4>
   586a8:	mov	sl, #0
   586ac:	sub	r0, fp, #68	; 0x44
   586b0:	mov	r1, r4
   586b4:	mov	r2, #110	; 0x6e
   586b8:	mov	r3, r8
   586bc:	str	r0, [sp]
   586c0:	mov	r0, r5
   586c4:	bl	7bc3c <fputs@plt+0x6a854>
   586c8:	str	r0, [fp, #-100]	; 0xffffff9c
   586cc:	ldr	r0, [r4, #12]
   586d0:	mov	r1, r4
   586d4:	str	r0, [fp, #-104]	; 0xffffff98
   586d8:	mov	r0, r5
   586dc:	bl	6a3ec <fputs@plt+0x59004>
   586e0:	cmp	r0, #0
   586e4:	bne	58604 <fputs@plt+0x4721c>
   586e8:	ldr	r2, [fp, #-68]	; 0xffffffbc
   586ec:	mov	r0, r5
   586f0:	mov	r1, r4
   586f4:	bl	7bdfc <fputs@plt+0x6aa14>
   586f8:	cmp	r0, #0
   586fc:	bne	58604 <fputs@plt+0x4721c>
   58700:	ldr	ip, [r5, #72]	; 0x48
   58704:	mov	r3, #0
   58708:	mov	r9, r4
   5870c:	add	r0, ip, #1
   58710:	str	ip, [sp, #128]	; 0x80
   58714:	str	r0, [r5, #72]	; 0x48
   58718:	str	ip, [r6, #52]	; 0x34
   5871c:	str	r0, [sp, #132]	; 0x84
   58720:	ldrb	r1, [r4, #42]	; 0x2a
   58724:	ldr	r0, [r4, #8]
   58728:	tst	r1, #32
   5872c:	mov	r1, #0
   58730:	str	r1, [fp, #-96]	; 0xffffffa0
   58734:	beq	5878c <fputs@plt+0x473a4>
   58738:	cmp	r0, #0
   5873c:	beq	5876c <fputs@plt+0x47384>
   58740:	mov	r2, r0
   58744:	ldrb	r1, [r2, #55]	; 0x37
   58748:	and	r1, r1, #3
   5874c:	cmp	r1, #2
   58750:	beq	58788 <fputs@plt+0x473a0>
   58754:	ldr	r2, [r2, #20]
   58758:	cmp	r2, #0
   5875c:	bne	58744 <fputs@plt+0x4735c>
   58760:	mov	r1, #0
   58764:	str	r1, [fp, #-96]	; 0xffffffa0
   58768:	b	5878c <fputs@plt+0x473a4>
   5876c:	add	r0, r9, #8
   58770:	str	ip, [sp, #136]	; 0x88
   58774:	mov	r3, #0
   58778:	str	r0, [sp, #124]	; 0x7c
   5877c:	mov	r0, #0
   58780:	str	r0, [fp, #-96]	; 0xffffffa0
   58784:	b	587ec <fputs@plt+0x47404>
   58788:	str	r2, [fp, #-96]	; 0xffffffa0
   5878c:	add	r1, r9, #8
   58790:	cmp	r0, #0
   58794:	str	r1, [sp, #124]	; 0x7c
   58798:	beq	587e8 <fputs@plt+0x47400>
   5879c:	ldr	r4, [fp, #-96]	; 0xffffffa0
   587a0:	mov	r3, #0
   587a4:	mov	lr, ip
   587a8:	add	r1, ip, r3
   587ac:	cmp	r4, #0
   587b0:	beq	587c8 <fputs@plt+0x473e0>
   587b4:	ldrb	r2, [r0, #55]	; 0x37
   587b8:	and	r2, r2, #3
   587bc:	cmp	r2, #2
   587c0:	addeq	lr, r1, #1
   587c4:	streq	lr, [r6, #52]	; 0x34
   587c8:	add	r1, r1, #2
   587cc:	add	r3, r3, #1
   587d0:	str	r1, [r5, #72]	; 0x48
   587d4:	ldr	r0, [r0, #20]
   587d8:	cmp	r0, #0
   587dc:	bne	587a8 <fputs@plt+0x473c0>
   587e0:	str	lr, [sp, #136]	; 0x88
   587e4:	b	587ec <fputs@plt+0x47404>
   587e8:	str	ip, [sp, #136]	; 0x88
   587ec:	ldrsh	r0, [r9, #34]	; 0x22
   587f0:	mov	r4, r3
   587f4:	str	r9, [fp, #-80]	; 0xffffffb0
   587f8:	mov	r9, #0
   587fc:	add	r0, r3, r0
   58800:	add	r0, r3, r0, lsl #2
   58804:	mov	r3, #0
   58808:	add	r2, r0, #2
   5880c:	mov	r0, r7
   58810:	bl	238e0 <fputs@plt+0x124f8>
   58814:	cmp	r0, #0
   58818:	beq	58604 <fputs@plt+0x4721c>
   5881c:	str	r5, [fp, #-84]	; 0xffffffac
   58820:	ldr	r5, [fp, #-80]	; 0xffffffb0
   58824:	mov	r1, r0
   58828:	str	r4, [sp, #112]	; 0x70
   5882c:	str	r1, [fp, #-112]	; 0xffffff90
   58830:	ldrsh	r0, [r5, #34]	; 0x22
   58834:	str	r0, [sp, #108]	; 0x6c
   58838:	add	r0, r1, r0, lsl #2
   5883c:	mov	r1, #1
   58840:	add	r9, r0, r4, lsl #2
   58844:	add	r4, r4, #1
   58848:	str	r0, [sp, #116]	; 0x74
   5884c:	mov	r2, r4
   58850:	mov	r0, r9
   58854:	bl	1119c <memset@plt>
   58858:	mov	r1, #0
   5885c:	str	r9, [sp, #120]	; 0x78
   58860:	str	r4, [sp, #104]	; 0x68
   58864:	strb	r1, [r9, r4]
   58868:	ldr	r9, [fp, #-112]	; 0xffffff90
   5886c:	ldrsh	r0, [r5, #34]	; 0x22
   58870:	cmp	r0, #1
   58874:	blt	58894 <fputs@plt+0x474ac>
   58878:	mov	r1, #1
   5887c:	movgt	r1, r0
   58880:	mov	r0, r9
   58884:	lsl	r2, r1, #2
   58888:	mov	r1, #255	; 0xff
   5888c:	bl	1119c <memset@plt>
   58890:	mov	r1, #0
   58894:	ldr	r5, [fp, #-84]	; 0xffffffac
   58898:	vmov.i32	q8, #0	; 0x00000000
   5889c:	sub	r0, fp, #64	; 0x40
   588a0:	str	r7, [fp, #-116]	; 0xffffff8c
   588a4:	str	r8, [fp, #-92]	; 0xffffffa4
   588a8:	str	r6, [fp, #-88]	; 0xffffffa8
   588ac:	add	r0, r0, #8
   588b0:	vst1.64	{d16-d17}, [r0]
   588b4:	str	r6, [fp, #-60]	; 0xffffffc4
   588b8:	str	r5, [fp, #-64]	; 0xffffffc0
   588bc:	str	r1, [fp, #-36]	; 0xffffffdc
   588c0:	str	r1, [fp, #-40]	; 0xffffffd8
   588c4:	ldr	r0, [r8]
   588c8:	cmp	r0, #1
   588cc:	blt	58a88 <fputs@plt+0x476a0>
   588d0:	mov	r0, #0
   588d4:	mov	r1, #0
   588d8:	str	r0, [fp, #-132]	; 0xffffff7c
   588dc:	mov	r0, #0
   588e0:	str	r0, [fp, #-120]	; 0xffffff88
   588e4:	mov	r0, #0
   588e8:	str	r0, [fp, #-124]	; 0xffffff84
   588ec:	ldr	r0, [r8, #4]
   588f0:	add	r9, r1, r1, lsl #2
   588f4:	str	r1, [fp, #-108]	; 0xffffff94
   588f8:	ldr	r1, [r0, r9, lsl #2]
   588fc:	sub	r0, fp, #64	; 0x40
   58900:	bl	66d7c <fputs@plt+0x55994>
   58904:	cmp	r0, #0
   58908:	bne	58ccc <fputs@plt+0x478e4>
   5890c:	ldr	r0, [fp, #-80]	; 0xffffffb0
   58910:	ldrsh	r5, [r0, #34]	; 0x22
   58914:	cmp	r5, #1
   58918:	blt	58960 <fputs@plt+0x47578>
   5891c:	ldr	r0, [fp, #-92]	; 0xffffffa4
   58920:	mov	r8, #0
   58924:	ldr	r0, [r0, #4]
   58928:	str	r0, [fp, #-128]	; 0xffffff80
   5892c:	add	r0, r0, r9, lsl #2
   58930:	ldr	r7, [r0, #4]
   58934:	ldr	r0, [fp, #-80]	; 0xffffffb0
   58938:	ldr	r4, [r0, #4]
   5893c:	ldr	r6, [r4, r8, lsl #4]
   58940:	mov	r1, r7
   58944:	mov	r0, r6
   58948:	bl	1606c <fputs@plt+0x4c84>
   5894c:	cmp	r0, #0
   58950:	beq	589bc <fputs@plt+0x475d4>
   58954:	add	r8, r8, #1
   58958:	cmp	r8, r5
   5895c:	blt	5893c <fputs@plt+0x47554>
   58960:	ldr	r8, [fp, #-92]	; 0xffffffa4
   58964:	ldr	r5, [r8, #4]
   58968:	add	r0, r5, r9, lsl #2
   5896c:	ldr	r6, [r0, #4]
   58970:	ldr	r0, [fp, #-96]	; 0xffffffa0
   58974:	cmp	r0, #0
   58978:	bne	58c98 <fputs@plt+0x478b0>
   5897c:	mov	r0, r6
   58980:	bl	22884 <fputs@plt+0x1149c>
   58984:	cmp	r0, #0
   58988:	beq	58c98 <fputs@plt+0x478b0>
   5898c:	ldr	r0, [r5, r9, lsl #2]
   58990:	ldr	r7, [fp, #-116]	; 0xffffff8c
   58994:	ldr	r5, [fp, #-84]	; 0xffffffac
   58998:	ldr	r9, [fp, #-112]	; 0xffffff90
   5899c:	ldr	r1, [fp, #-80]	; 0xffffffb0
   589a0:	movw	r6, #4009	; 0xfa9
   589a4:	mvn	r8, #0
   589a8:	movt	r6, #9
   589ac:	str	r0, [fp, #-124]	; 0xffffff84
   589b0:	mov	r0, #1
   589b4:	str	r0, [fp, #-120]	; 0xffffff88
   589b8:	b	58a24 <fputs@plt+0x4763c>
   589bc:	ldr	r1, [fp, #-80]	; 0xffffffb0
   589c0:	ldrsh	r0, [r1, #32]
   589c4:	cmp	r0, r8
   589c8:	bne	589ec <fputs@plt+0x47604>
   589cc:	ldr	r0, [fp, #-128]	; 0xffffff80
   589d0:	ldr	r7, [fp, #-116]	; 0xffffff8c
   589d4:	ldr	r5, [fp, #-84]	; 0xffffffac
   589d8:	ldr	r0, [r0, r9, lsl #2]
   589dc:	str	r0, [fp, #-124]	; 0xffffff84
   589e0:	mov	r0, #1
   589e4:	str	r0, [fp, #-120]	; 0xffffff88
   589e8:	b	58a18 <fputs@plt+0x47630>
   589ec:	ldr	r0, [fp, #-96]	; 0xffffffa0
   589f0:	ldr	r7, [fp, #-116]	; 0xffffff8c
   589f4:	ldr	r5, [fp, #-84]	; 0xffffffac
   589f8:	cmp	r0, #0
   589fc:	beq	58a18 <fputs@plt+0x47630>
   58a00:	add	r0, r4, r8, lsl #4
   58a04:	ldrb	r0, [r0, #15]
   58a08:	tst	r0, #1
   58a0c:	ldr	r0, [fp, #-132]	; 0xffffff7c
   58a10:	movne	r0, #1
   58a14:	str	r0, [fp, #-132]	; 0xffffff7c
   58a18:	ldr	r9, [fp, #-112]	; 0xffffff90
   58a1c:	ldr	r0, [fp, #-108]	; 0xffffff94
   58a20:	str	r0, [r9, r8, lsl #2]
   58a24:	ldr	r0, [r7, #16]
   58a28:	ldr	r2, [r1]
   58a2c:	mov	r1, #23
   58a30:	mov	r3, r6
   58a34:	ldr	r0, [r0, sl, lsl #4]
   58a38:	str	r0, [sp]
   58a3c:	mov	r0, r5
   58a40:	bl	66430 <fputs@plt+0x55048>
   58a44:	cmp	r0, #2
   58a48:	beq	58a60 <fputs@plt+0x47678>
   58a4c:	ldr	r6, [fp, #-88]	; 0xffffffa8
   58a50:	ldr	r1, [fp, #-108]	; 0xffffff94
   58a54:	cmp	r0, #1
   58a58:	bne	58a70 <fputs@plt+0x47688>
   58a5c:	b	58cd4 <fputs@plt+0x478ec>
   58a60:	ldr	r6, [fp, #-88]	; 0xffffffa8
   58a64:	ldr	r1, [fp, #-108]	; 0xffffff94
   58a68:	mvn	r0, #0
   58a6c:	str	r0, [r9, r8, lsl #2]
   58a70:	ldr	r8, [fp, #-92]	; 0xffffffa4
   58a74:	add	r1, r1, #1
   58a78:	ldr	r0, [r8]
   58a7c:	cmp	r1, r0
   58a80:	blt	588ec <fputs@plt+0x47504>
   58a84:	b	58aa0 <fputs@plt+0x476b8>
   58a88:	mov	r0, #0
   58a8c:	str	r0, [fp, #-124]	; 0xffffff84
   58a90:	mov	r0, #0
   58a94:	str	r0, [fp, #-120]	; 0xffffff88
   58a98:	mov	r0, #0
   58a9c:	str	r0, [fp, #-132]	; 0xffffff7c
   58aa0:	ldr	r4, [fp, #-80]	; 0xffffffb0
   58aa4:	ldr	r1, [fp, #-132]	; 0xffffff7c
   58aa8:	mov	r2, r9
   58aac:	ldrb	r0, [r4, #42]	; 0x2a
   58ab0:	lsl	r0, r0, #3
   58ab4:	sxtb	r0, r0
   58ab8:	asr	r0, r0, #7
   58abc:	str	r0, [r6, #64]	; 0x40
   58ac0:	str	r0, [r6, #68]	; 0x44
   58ac4:	ldr	r0, [fp, #-120]	; 0xffffff88
   58ac8:	add	r0, r1, r0
   58acc:	mov	r1, r4
   58ad0:	uxtb	r3, r0
   58ad4:	str	r0, [sp, #88]	; 0x58
   58ad8:	mov	r0, r5
   58adc:	str	r3, [sp, #96]	; 0x60
   58ae0:	bl	7bcd4 <fputs@plt+0x6a8ec>
   58ae4:	ldr	r4, [r4, #8]
   58ae8:	ldr	ip, [sp, #116]	; 0x74
   58aec:	ldr	lr, [sp, #120]	; 0x78
   58af0:	cmp	r4, #0
   58af4:	beq	58ba8 <fputs@plt+0x477c0>
   58af8:	ldr	r1, [sp, #96]	; 0x60
   58afc:	mov	r2, #0
   58b00:	orrs	r1, r1, r0
   58b04:	movwne	r1, #1
   58b08:	cmp	r1, #0
   58b0c:	beq	58b34 <fputs@plt+0x4774c>
   58b10:	ldr	r6, [fp, #-84]	; 0xffffffac
   58b14:	ldr	r3, [r6, #76]	; 0x4c
   58b18:	adds	r7, r3, #1
   58b1c:	str	r7, [r6, #76]	; 0x4c
   58b20:	bcc	58b8c <fputs@plt+0x477a4>
   58b24:	add	r3, r2, #1
   58b28:	mov	r7, #0
   58b2c:	strb	r7, [lr, r3]
   58b30:	b	58b90 <fputs@plt+0x477a8>
   58b34:	ldr	r3, [fp, #-96]	; 0xffffffa0
   58b38:	cmp	r4, r3
   58b3c:	beq	58b10 <fputs@plt+0x47728>
   58b40:	ldr	r3, [r4, #36]	; 0x24
   58b44:	cmp	r3, #0
   58b48:	bne	58b10 <fputs@plt+0x47728>
   58b4c:	ldrh	r3, [r4, #50]	; 0x32
   58b50:	cmp	r3, #0
   58b54:	beq	58b24 <fputs@plt+0x4773c>
   58b58:	ldr	r7, [r4, #4]
   58b5c:	mov	r6, #0
   58b60:	ldrsh	r5, [r7]
   58b64:	cmp	r5, #0
   58b68:	bmi	58b10 <fputs@plt+0x47728>
   58b6c:	ldr	r5, [r9, r5, lsl #2]
   58b70:	cmp	r5, #0
   58b74:	bpl	58b10 <fputs@plt+0x47728>
   58b78:	add	r6, r6, #1
   58b7c:	add	r7, r7, #2
   58b80:	cmp	r6, r3
   58b84:	bcc	58b60 <fputs@plt+0x47778>
   58b88:	b	58b24 <fputs@plt+0x4773c>
   58b8c:	add	r3, r2, #1
   58b90:	str	r7, [ip, r2, lsl #2]
   58b94:	ldr	r6, [fp, #-88]	; 0xffffffa8
   58b98:	mov	r2, r3
   58b9c:	ldr	r4, [r4, #20]
   58ba0:	cmp	r4, #0
   58ba4:	bne	58b08 <fputs@plt+0x47720>
   58ba8:	ldr	r5, [fp, #-84]	; 0xffffffac
   58bac:	str	r0, [sp, #92]	; 0x5c
   58bb0:	mov	r0, r5
   58bb4:	bl	60424 <fputs@plt+0x4f03c>
   58bb8:	cmp	r0, #0
   58bbc:	str	r0, [fp, #-108]	; 0xffffff94
   58bc0:	beq	58cc4 <fputs@plt+0x478dc>
   58bc4:	ldrb	r0, [r5, #18]
   58bc8:	ldr	r7, [fp, #-116]	; 0xffffff8c
   58bcc:	cmp	r0, #0
   58bd0:	bne	58be4 <fputs@plt+0x477fc>
   58bd4:	ldr	r1, [fp, #-108]	; 0xffffff94
   58bd8:	ldrb	r0, [r1, #89]	; 0x59
   58bdc:	orr	r0, r0, #4
   58be0:	strb	r0, [r1, #89]	; 0x59
   58be4:	ldr	r0, [fp, #-84]	; 0xffffffac
   58be8:	mov	r1, sl
   58bec:	ldr	r5, [r0, #416]	; 0x1a0
   58bf0:	ldr	r0, [fp, #-84]	; 0xffffffac
   58bf4:	bl	65ea8 <fputs@plt+0x54ac0>
   58bf8:	ldr	r0, [fp, #-84]	; 0xffffffac
   58bfc:	cmp	r5, #0
   58c00:	mov	r1, #1
   58c04:	ldr	r9, [fp, #-100]	; 0xffffff9c
   58c08:	ldr	r4, [fp, #-76]	; 0xffffffb4
   58c0c:	mov	r8, #0
   58c10:	mov	r3, #0
   58c14:	mov	r6, #0
   58c18:	moveq	r5, r0
   58c1c:	ldr	r0, [r5, #336]	; 0x150
   58c20:	orr	r0, r0, r1, lsl sl
   58c24:	ldr	r1, [fp, #-80]	; 0xffffffb0
   58c28:	ldr	sl, [fp, #-104]	; 0xffffff98
   58c2c:	str	r0, [r5, #336]	; 0x150
   58c30:	ldrb	r0, [r5, #20]
   58c34:	orr	r0, r0, #1
   58c38:	strb	r0, [r5, #20]
   58c3c:	ldr	r5, [fp, #-84]	; 0xffffffac
   58c40:	ldrb	r0, [r1, #42]	; 0x2a
   58c44:	tst	r0, #16
   58c48:	mov	r0, #0
   58c4c:	str	r0, [fp, #-128]	; 0xffffff80
   58c50:	mov	r0, #0
   58c54:	str	r0, [sp, #100]	; 0x64
   58c58:	bne	58d38 <fputs@plt+0x47950>
   58c5c:	cmp	r9, #0
   58c60:	ldr	r0, [r5, #76]	; 0x4c
   58c64:	ldr	r3, [sp, #92]	; 0x5c
   58c68:	ldreq	r2, [fp, #-132]	; 0xffffff7c
   58c6c:	add	r8, r0, #2
   58c70:	tsteq	r2, #255	; 0xff
   58c74:	str	r8, [r5, #76]	; 0x4c
   58c78:	beq	58cdc <fputs@plt+0x478f4>
   58c7c:	ldrsh	r2, [r1, #34]	; 0x22
   58c80:	add	r4, r0, #3
   58c84:	str	r4, [sp, #100]	; 0x64
   58c88:	ldr	r4, [fp, #-76]	; 0xffffffb4
   58c8c:	add	r2, r8, r2
   58c90:	str	r2, [r5, #76]	; 0x4c
   58c94:	b	58cf0 <fputs@plt+0x47908>
   58c98:	ldr	r5, [fp, #-84]	; 0xffffffac
   58c9c:	movw	r1, #7703	; 0x1e17
   58ca0:	mov	r2, r6
   58ca4:	movt	r1, #9
   58ca8:	mov	r0, r5
   58cac:	bl	1d2ec <fputs@plt+0xbf04>
   58cb0:	ldr	r9, [fp, #-112]	; 0xffffff90
   58cb4:	ldr	r7, [fp, #-116]	; 0xffffff8c
   58cb8:	mov	r0, #1
   58cbc:	strb	r0, [r5, #17]
   58cc0:	b	58dac <fputs@plt+0x479c4>
   58cc4:	ldr	r7, [fp, #-116]	; 0xffffff8c
   58cc8:	b	58604 <fputs@plt+0x4721c>
   58ccc:	ldr	r9, [fp, #-112]	; 0xffffff90
   58cd0:	b	58604 <fputs@plt+0x4721c>
   58cd4:	ldr	r8, [fp, #-92]	; 0xffffffa4
   58cd8:	b	58604 <fputs@plt+0x4721c>
   58cdc:	mov	r2, #0
   58ce0:	cmp	r3, #0
   58ce4:	str	r2, [sp, #100]	; 0x64
   58ce8:	mov	r2, r8
   58cec:	bne	58c7c <fputs@plt+0x47894>
   58cf0:	cmp	r9, #0
   58cf4:	bne	58d0c <fputs@plt+0x47924>
   58cf8:	ldr	r4, [sp, #88]	; 0x58
   58cfc:	tst	r4, #255	; 0xff
   58d00:	ldr	r4, [fp, #-76]	; 0xffffffb4
   58d04:	cmpeq	r3, #0
   58d08:	beq	58d1c <fputs@plt+0x47934>
   58d0c:	add	r2, r2, #1
   58d10:	mov	r3, r2
   58d14:	str	r2, [r5, #76]	; 0x4c
   58d18:	b	58d20 <fputs@plt+0x47938>
   58d1c:	mov	r3, r8
   58d20:	add	r6, r0, #1
   58d24:	ldrsh	r0, [r1, #34]	; 0x22
   58d28:	add	r0, r2, r0
   58d2c:	str	r0, [r5, #76]	; 0x4c
   58d30:	add	r0, r2, #1
   58d34:	str	r0, [fp, #-128]	; 0xffffff80
   58d38:	cmp	sl, #0
   58d3c:	str	r3, [sp, #76]	; 0x4c
   58d40:	str	r6, [sp, #72]	; 0x48
   58d44:	beq	58d70 <fputs@plt+0x47988>
   58d48:	ldr	r0, [r5, #496]	; 0x1f0
   58d4c:	ldr	r3, [sp, #136]	; 0x88
   58d50:	mov	r2, r4
   58d54:	str	r0, [sp, #80]	; 0x50
   58d58:	ldr	r0, [r1]
   58d5c:	str	r0, [r5, #496]	; 0x1f0
   58d60:	mov	r0, r5
   58d64:	bl	7bea8 <fputs@plt+0x6aac0>
   58d68:	str	r5, [sp, #84]	; 0x54
   58d6c:	b	58d80 <fputs@plt+0x47998>
   58d70:	mov	r0, #0
   58d74:	str	r0, [sp, #84]	; 0x54
   58d78:	mov	r0, #0
   58d7c:	str	r0, [sp, #80]	; 0x50
   58d80:	sub	r0, fp, #64	; 0x40
   58d84:	mov	r1, r4
   58d88:	bl	66d7c <fputs@plt+0x55994>
   58d8c:	cmp	r0, #0
   58d90:	beq	58db4 <fputs@plt+0x479cc>
   58d94:	ldr	r0, [sp, #84]	; 0x54
   58d98:	ldr	r9, [fp, #-112]	; 0xffffff90
   58d9c:	ldr	r8, [fp, #-92]	; 0xffffffa4
   58da0:	cmp	r0, #0
   58da4:	ldrne	r1, [sp, #80]	; 0x50
   58da8:	strne	r1, [r0, #496]	; 0x1f0
   58dac:	ldr	r6, [fp, #-88]	; 0xffffffa8
   58db0:	b	58604 <fputs@plt+0x4721c>
   58db4:	ldr	r3, [fp, #-80]	; 0xffffffb0
   58db8:	ldrb	r0, [r3, #42]	; 0x2a
   58dbc:	tst	r0, #16
   58dc0:	bne	58ea0 <fputs@plt+0x47ab8>
   58dc4:	tst	r0, #32
   58dc8:	str	r8, [sp, #68]	; 0x44
   58dcc:	bne	58ee0 <fputs@plt+0x47af8>
   58dd0:	ldr	r0, [fp, #-108]	; 0xffffff94
   58dd4:	ldr	r3, [sp, #72]	; 0x48
   58dd8:	mov	r1, #25
   58ddc:	mov	r2, #0
   58de0:	str	r8, [sp]
   58de4:	mov	r6, #0
   58de8:	bl	49a20 <fputs@plt+0x38638>
   58dec:	mov	r0, #4
   58df0:	ldr	r1, [fp, #-88]	; 0xffffffa8
   58df4:	ldr	r2, [fp, #-76]	; 0xffffffb4
   58df8:	mov	r3, #0
   58dfc:	str	r6, [sp]
   58e00:	str	r0, [sp, #4]
   58e04:	ldr	r0, [sp, #132]	; 0x84
   58e08:	str	r0, [sp, #8]
   58e0c:	mov	r0, r5
   58e10:	bl	6c9c0 <fputs@plt+0x5b5d8>
   58e14:	cmp	r0, #0
   58e18:	beq	58d94 <fputs@plt+0x479ac>
   58e1c:	mov	r1, r0
   58e20:	ldr	r0, [r0, #60]	; 0x3c
   58e24:	ldr	r2, [sp, #136]	; 0x88
   58e28:	mov	r3, r8
   58e2c:	ldrb	r4, [r1, #40]	; 0x28
   58e30:	str	r1, [sp, #52]	; 0x34
   58e34:	str	r0, [sp, #36]	; 0x24
   58e38:	ldr	r0, [r1, #64]	; 0x40
   58e3c:	str	r6, [sp]
   58e40:	ldr	r6, [fp, #-108]	; 0xffffff94
   58e44:	mov	r1, #103	; 0x67
   58e48:	str	r0, [sp, #40]	; 0x28
   58e4c:	mov	r0, #0
   58e50:	str	r0, [sp, #48]	; 0x30
   58e54:	mov	r0, r6
   58e58:	bl	49a20 <fputs@plt+0x38638>
   58e5c:	cmp	r4, #0
   58e60:	str	r4, [sp, #64]	; 0x40
   58e64:	bne	58e8c <fputs@plt+0x47aa4>
   58e68:	ldr	r2, [sp, #72]	; 0x48
   58e6c:	mov	r1, #0
   58e70:	mov	r0, #0
   58e74:	mov	r3, r8
   58e78:	str	r0, [sp, #48]	; 0x30
   58e7c:	str	r1, [sp]
   58e80:	mov	r0, r6
   58e84:	mov	r1, #129	; 0x81
   58e88:	bl	49a20 <fputs@plt+0x38638>
   58e8c:	mov	r0, #0
   58e90:	str	r0, [sp, #56]	; 0x38
   58e94:	mov	r0, #0
   58e98:	str	r0, [sp, #60]	; 0x3c
   58e9c:	b	5931c <fputs@plt+0x47f34>
   58ea0:	ldr	r0, [r3, #56]	; 0x38
   58ea4:	ldr	r9, [r5, #8]
   58ea8:	ldr	r4, [fp, #-88]	; 0xffffffa8
   58eac:	mov	r8, #0
   58eb0:	mov	r1, #0
   58eb4:	cmp	r0, #0
   58eb8:	beq	5903c <fputs@plt+0x47c54>
   58ebc:	ldr	r1, [r5]
   58ec0:	ldr	r2, [r0]
   58ec4:	cmp	r2, r1
   58ec8:	beq	59038 <fputs@plt+0x47c50>
   58ecc:	ldr	r0, [r0, #24]
   58ed0:	cmp	r0, #0
   58ed4:	bne	58ec0 <fputs@plt+0x47ad8>
   58ed8:	mov	r1, #0
   58edc:	b	5903c <fputs@plt+0x47c54>
   58ee0:	ldr	r7, [fp, #-96]	; 0xffffffa0
   58ee4:	ldr	r0, [r5, #76]	; 0x4c
   58ee8:	ldr	r8, [r5, #72]	; 0x48
   58eec:	ldr	r4, [fp, #-108]	; 0xffffff94
   58ef0:	mov	sl, #0
   58ef4:	mov	r2, #0
   58ef8:	ldrsh	r9, [r7, #50]	; 0x32
   58efc:	add	r3, r0, #1
   58f00:	add	r1, r8, #1
   58f04:	str	r1, [r5, #72]	; 0x48
   58f08:	mov	r1, #25
   58f0c:	str	r3, [sp, #60]	; 0x3c
   58f10:	add	r0, r3, r9
   58f14:	str	r0, [r5, #76]	; 0x4c
   58f18:	str	r0, [sp, #32]
   58f1c:	mov	r0, r4
   58f20:	str	sl, [sp]
   58f24:	bl	49a20 <fputs@plt+0x38638>
   58f28:	mov	r0, r4
   58f2c:	mov	r1, #57	; 0x39
   58f30:	mov	r2, r8
   58f34:	mov	r3, r9
   58f38:	str	sl, [sp]
   58f3c:	bl	49a20 <fputs@plt+0x38638>
   58f40:	ldr	r6, [r5, #8]
   58f44:	str	r0, [sp, #44]	; 0x2c
   58f48:	mov	r0, r5
   58f4c:	mov	r1, r7
   58f50:	bl	607ac <fputs@plt+0x4f3c4>
   58f54:	mov	r2, r0
   58f58:	mov	r0, r6
   58f5c:	mvn	r1, #0
   58f60:	mvn	r3, #5
   58f64:	bl	1d520 <fputs@plt+0xc138>
   58f68:	mov	r0, #4
   58f6c:	ldr	r1, [fp, #-88]	; 0xffffffa8
   58f70:	ldr	r2, [fp, #-76]	; 0xffffffb4
   58f74:	ldr	r7, [fp, #-116]	; 0xffffff8c
   58f78:	mov	r3, #0
   58f7c:	str	sl, [sp]
   58f80:	str	r0, [sp, #4]
   58f84:	ldr	r0, [sp, #132]	; 0x84
   58f88:	str	r0, [sp, #8]
   58f8c:	mov	r0, r5
   58f90:	bl	6c9c0 <fputs@plt+0x5b5d8>
   58f94:	cmp	r0, #0
   58f98:	beq	58d94 <fputs@plt+0x479ac>
   58f9c:	mov	r1, r0
   58fa0:	ldrb	r0, [r0, #40]	; 0x28
   58fa4:	str	r8, [sp, #48]	; 0x30
   58fa8:	str	r9, [sp, #56]	; 0x38
   58fac:	cmp	r9, #1
   58fb0:	ldr	r9, [fp, #-80]	; 0xffffffb0
   58fb4:	ldr	sl, [sp, #136]	; 0x88
   58fb8:	ldr	r8, [fp, #-96]	; 0xffffffa0
   58fbc:	str	r1, [sp, #52]	; 0x34
   58fc0:	str	r0, [sp, #64]	; 0x40
   58fc4:	ldr	r0, [r1, #60]	; 0x3c
   58fc8:	str	r0, [sp, #36]	; 0x24
   58fcc:	ldr	r0, [r1, #64]	; 0x40
   58fd0:	str	r0, [sp, #40]	; 0x28
   58fd4:	ldr	r0, [fp, #-108]	; 0xffffff94
   58fd8:	blt	59018 <fputs@plt+0x47c30>
   58fdc:	ldr	r5, [sp, #60]	; 0x3c
   58fe0:	ldr	r6, [sp, #56]	; 0x38
   58fe4:	mov	r4, #0
   58fe8:	ldr	r1, [r8, #4]
   58fec:	mov	r2, sl
   58ff0:	add	r1, r1, r4
   58ff4:	ldrsh	r3, [r1]
   58ff8:	mov	r1, r9
   58ffc:	str	r5, [sp]
   59000:	bl	63d80 <fputs@plt+0x52998>
   59004:	ldr	r0, [fp, #-108]	; 0xffffff94
   59008:	add	r5, r5, #1
   5900c:	add	r4, r4, #2
   59010:	subs	r6, r6, #1
   59014:	bne	58fe8 <fputs@plt+0x47c00>
   59018:	ldr	r0, [sp, #64]	; 0x40
   5901c:	cmp	r0, #0
   59020:	beq	5929c <fputs@plt+0x47eb4>
   59024:	ldr	r6, [fp, #-108]	; 0xffffff94
   59028:	ldr	r1, [sp, #44]	; 0x2c
   5902c:	mov	r0, r6
   59030:	bl	60558 <fputs@plt+0x4f170>
   59034:	b	5930c <fputs@plt+0x47f24>
   59038:	mov	r1, r0
   5903c:	ldrsh	r0, [r3, #34]	; 0x22
   59040:	ldr	r2, [r5, #72]	; 0x48
   59044:	ldr	sl, [r4, #52]	; 0x34
   59048:	str	r1, [fp, #-108]	; 0xffffff94
   5904c:	add	r7, r0, #2
   59050:	add	r1, r2, #1
   59054:	mov	r0, r9
   59058:	str	r2, [fp, #-104]	; 0xffffff98
   5905c:	str	r1, [r5, #72]	; 0x48
   59060:	mov	r1, #57	; 0x39
   59064:	mov	r3, r7
   59068:	str	r8, [sp]
   5906c:	bl	49a20 <fputs@plt+0x38638>
   59070:	ldr	r6, [r5, #76]	; 0x4c
   59074:	ldr	r2, [fp, #-76]	; 0xffffffb4
   59078:	str	r0, [fp, #-128]	; 0xffffff80
   5907c:	mov	r1, r4
   59080:	mov	r3, #0
   59084:	str	r7, [fp, #-100]	; 0xffffff9c
   59088:	add	r0, r6, r7
   5908c:	add	r4, r0, #2
   59090:	str	r0, [fp, #-132]	; 0xffffff7c
   59094:	mov	r0, #4
   59098:	str	r4, [r5, #76]	; 0x4c
   5909c:	str	r8, [sp]
   590a0:	stmib	sp, {r0, r8}
   590a4:	mov	r0, r5
   590a8:	bl	6c9c0 <fputs@plt+0x5b5d8>
   590ac:	ldr	r7, [fp, #-116]	; 0xffffff8c
   590b0:	cmp	r0, #0
   590b4:	str	r0, [fp, #-96]	; 0xffffffa0
   590b8:	beq	58d94 <fputs@plt+0x479ac>
   590bc:	str	r4, [sp, #136]	; 0x88
   590c0:	add	r3, r6, #1
   590c4:	mov	r4, #0
   590c8:	mov	r0, r9
   590cc:	mov	r1, #103	; 0x67
   590d0:	mov	r2, sl
   590d4:	str	r4, [sp]
   590d8:	str	r3, [fp, #-120]	; 0xffffff88
   590dc:	bl	49a20 <fputs@plt+0x38638>
   590e0:	ldr	r1, [fp, #-124]	; 0xffffff84
   590e4:	add	r3, r6, #2
   590e8:	cmp	r1, #0
   590ec:	beq	59100 <fputs@plt+0x47d18>
   590f0:	mov	r0, r5
   590f4:	mov	r2, r3
   590f8:	bl	604d8 <fputs@plt+0x4f0f0>
   590fc:	b	59114 <fputs@plt+0x47d2c>
   59100:	mov	r0, r9
   59104:	mov	r1, #103	; 0x67
   59108:	mov	r2, sl
   5910c:	str	r4, [sp]
   59110:	bl	49a20 <fputs@plt+0x38638>
   59114:	ldr	r0, [fp, #-80]	; 0xffffffb0
   59118:	ldrsh	r0, [r0, #34]	; 0x22
   5911c:	cmp	r0, #1
   59120:	blt	5918c <fputs@plt+0x47da4>
   59124:	add	r7, r6, #3
   59128:	mov	r6, #0
   5912c:	ldr	r0, [fp, #-112]	; 0xffffff90
   59130:	ldr	r0, [r0, r6, lsl #2]
   59134:	cmp	r0, #0
   59138:	bmi	5915c <fputs@plt+0x47d74>
   5913c:	ldr	r1, [fp, #-92]	; 0xffffffa4
   59140:	add	r0, r0, r0, lsl #2
   59144:	add	r2, r7, r6
   59148:	ldr	r1, [r1, #4]
   5914c:	ldr	r1, [r1, r0, lsl #2]
   59150:	mov	r0, r5
   59154:	bl	604d8 <fputs@plt+0x4f0f0>
   59158:	b	59178 <fputs@plt+0x47d90>
   5915c:	add	r0, r7, r6
   59160:	mov	r1, #153	; 0x99
   59164:	mov	r2, sl
   59168:	mov	r3, r6
   5916c:	str	r0, [sp]
   59170:	mov	r0, r9
   59174:	bl	49a20 <fputs@plt+0x38638>
   59178:	ldr	r0, [fp, #-80]	; 0xffffffb0
   5917c:	add	r6, r6, #1
   59180:	ldrsh	r0, [r0, #34]	; 0x22
   59184:	cmp	r6, r0
   59188:	blt	5912c <fputs@plt+0x47d44>
   5918c:	ldr	r0, [fp, #-96]	; 0xffffffa0
   59190:	ldrb	r6, [r0, #40]	; 0x28
   59194:	cmp	r6, #0
   59198:	beq	591d0 <fputs@plt+0x47de8>
   5919c:	ldr	sl, [fp, #-128]	; 0xffffff80
   591a0:	mov	r0, r9
   591a4:	mov	r1, sl
   591a8:	bl	60558 <fputs@plt+0x4f170>
   591ac:	ldr	r0, [r5, #416]	; 0x1a0
   591b0:	ldr	r8, [fp, #-120]	; 0xffffff88
   591b4:	ldr	r7, [fp, #-116]	; 0xffffff8c
   591b8:	ldr	r1, [fp, #-80]	; 0xffffffb0
   591bc:	ldr	r4, [fp, #-108]	; 0xffffff94
   591c0:	cmp	r0, #0
   591c4:	moveq	r0, #0
   591c8:	strbeq	r0, [r5, #20]
   591cc:	b	5958c <fputs@plt+0x481a4>
   591d0:	ldr	r0, [fp, #-132]	; 0xffffff7c
   591d4:	ldr	r7, [fp, #-100]	; 0xffffff9c
   591d8:	ldr	r2, [fp, #-120]	; 0xffffff88
   591dc:	mov	r1, #49	; 0x31
   591e0:	str	r6, [fp, #-124]	; 0xffffff84
   591e4:	add	r8, r0, #1
   591e8:	mov	r0, r9
   591ec:	mov	r3, r7
   591f0:	str	r8, [sp]
   591f4:	bl	49a20 <fputs@plt+0x38638>
   591f8:	ldr	r4, [fp, #-104]	; 0xffffff98
   591fc:	ldr	sl, [sp, #136]	; 0x88
   59200:	mov	r6, #0
   59204:	mov	r0, r9
   59208:	mov	r1, #74	; 0x4a
   5920c:	str	r6, [sp]
   59210:	mov	r2, r4
   59214:	mov	r3, sl
   59218:	bl	49a20 <fputs@plt+0x38638>
   5921c:	mov	r0, r9
   59220:	mov	r1, #75	; 0x4b
   59224:	mov	r2, r4
   59228:	mov	r3, r8
   5922c:	str	sl, [sp]
   59230:	bl	49a20 <fputs@plt+0x38638>
   59234:	ldr	r0, [fp, #-96]	; 0xffffffa0
   59238:	bl	71550 <fputs@plt+0x60168>
   5923c:	mov	r0, r9
   59240:	mov	r1, #108	; 0x6c
   59244:	mov	r2, r4
   59248:	mov	r3, #0
   5924c:	str	r6, [sp]
   59250:	bl	49a20 <fputs@plt+0x38638>
   59254:	mov	sl, r0
   59258:	cmp	r7, #1
   5925c:	blt	59578 <fputs@plt+0x48190>
   59260:	ldr	r8, [fp, #-120]	; 0xffffff88
   59264:	add	r0, r8, r6
   59268:	mov	r1, #47	; 0x2f
   5926c:	mov	r2, r4
   59270:	mov	r3, r6
   59274:	str	r0, [sp]
   59278:	mov	r0, r9
   5927c:	bl	49a20 <fputs@plt+0x38638>
   59280:	add	r6, r6, #1
   59284:	cmp	r7, r6
   59288:	bne	59264 <fputs@plt+0x47e7c>
   5928c:	ldr	r7, [fp, #-116]	; 0xffffff8c
   59290:	ldr	r1, [fp, #-80]	; 0xffffffb0
   59294:	ldr	r4, [fp, #-108]	; 0xffffff94
   59298:	b	59588 <fputs@plt+0x481a0>
   5929c:	ldr	r1, [fp, #-96]	; 0xffffffa0
   592a0:	mov	r0, r7
   592a4:	bl	7b0cc <fputs@plt+0x69ce4>
   592a8:	ldr	r5, [sp, #56]	; 0x38
   592ac:	ldr	r6, [fp, #-108]	; 0xffffff94
   592b0:	ldr	r4, [sp, #32]
   592b4:	ldr	r2, [sp, #60]	; 0x3c
   592b8:	mov	r8, r0
   592bc:	mov	r1, #49	; 0x31
   592c0:	mov	r0, r6
   592c4:	mov	r3, r5
   592c8:	str	r4, [sp]
   592cc:	bl	49a20 <fputs@plt+0x38638>
   592d0:	mov	r1, r0
   592d4:	mov	r0, r6
   592d8:	mov	r2, r8
   592dc:	mov	r3, r5
   592e0:	bl	1d520 <fputs@plt+0xc138>
   592e4:	ldr	r2, [sp, #48]	; 0x30
   592e8:	mov	r1, #0
   592ec:	mov	r0, #0
   592f0:	mov	r3, r4
   592f4:	str	r0, [sp, #56]	; 0x38
   592f8:	str	r1, [sp]
   592fc:	mov	r0, r6
   59300:	mov	r1, #110	; 0x6e
   59304:	bl	49a20 <fputs@plt+0x38638>
   59308:	str	r4, [sp, #60]	; 0x3c
   5930c:	ldr	r5, [fp, #-84]	; 0xffffffac
   59310:	ldr	r9, [fp, #-100]	; 0xffffff9c
   59314:	ldr	sl, [fp, #-104]	; 0xffffff98
   59318:	ldr	r8, [sp, #68]	; 0x44
   5931c:	ldr	r0, [sp, #52]	; 0x34
   59320:	bl	71550 <fputs@plt+0x60168>
   59324:	ldrb	r0, [r7, #24]
   59328:	mov	r1, #0
   5932c:	str	r1, [sp, #44]	; 0x2c
   59330:	tst	r0, #128	; 0x80
   59334:	beq	5936c <fputs@plt+0x47f84>
   59338:	ldr	r0, [r5, #420]	; 0x1a4
   5933c:	cmp	r0, #0
   59340:	bne	5936c <fputs@plt+0x47f84>
   59344:	ldr	r0, [r5, #76]	; 0x4c
   59348:	mov	r1, #22
   5934c:	mov	r2, #0
   59350:	add	r3, r0, #1
   59354:	mov	r0, #0
   59358:	str	r3, [r5, #76]	; 0x4c
   5935c:	str	r0, [sp]
   59360:	mov	r0, r6
   59364:	str	r3, [sp, #44]	; 0x2c
   59368:	bl	49a20 <fputs@plt+0x38638>
   5936c:	mov	r0, r6
   59370:	bl	626a8 <fputs@plt+0x512c0>
   59374:	mov	r7, r0
   59378:	cmp	sl, #0
   5937c:	str	r0, [sp, #52]	; 0x34
   59380:	bne	59454 <fputs@plt+0x4806c>
   59384:	ldr	r0, [fp, #8]
   59388:	cmp	r0, #5
   5938c:	beq	593b4 <fputs@plt+0x47fcc>
   59390:	ldr	r0, [sp, #124]	; 0x7c
   59394:	ldr	r0, [r0]
   59398:	cmp	r0, #0
   5939c:	beq	593c4 <fputs@plt+0x47fdc>
   593a0:	ldrb	r1, [r0, #54]	; 0x36
   593a4:	cmp	r1, #5
   593a8:	beq	593b4 <fputs@plt+0x47fcc>
   593ac:	ldr	r0, [r0, #20]
   593b0:	b	59398 <fputs@plt+0x47fb0>
   593b4:	ldr	r0, [sp, #120]	; 0x78
   593b8:	ldr	r2, [sp, #104]	; 0x68
   593bc:	mov	r1, #1
   593c0:	bl	1119c <memset@plt>
   593c4:	ldr	r0, [sp, #64]	; 0x40
   593c8:	ldr	r2, [sp, #120]	; 0x78
   593cc:	cmp	r0, #0
   593d0:	beq	59414 <fputs@plt+0x4802c>
   593d4:	ldr	r0, [sp, #36]	; 0x24
   593d8:	cmp	r0, #0
   593dc:	bmi	593f4 <fputs@plt+0x4800c>
   593e0:	ldr	r0, [sp, #128]	; 0x80
   593e4:	ldr	r1, [sp, #36]	; 0x24
   593e8:	sub	r0, r1, r0
   593ec:	mov	r1, #0
   593f0:	strb	r1, [r2, r0]
   593f4:	ldr	r0, [sp, #40]	; 0x28
   593f8:	cmp	r0, #0
   593fc:	bmi	59414 <fputs@plt+0x4802c>
   59400:	ldr	r0, [sp, #128]	; 0x80
   59404:	ldr	r1, [sp, #40]	; 0x28
   59408:	sub	r0, r1, r0
   5940c:	mov	r1, #0
   59410:	strb	r1, [r2, r0]
   59414:	ldr	r1, [sp, #128]	; 0x80
   59418:	ldr	r5, [fp, #-84]	; 0xffffffac
   5941c:	mov	r0, #0
   59420:	mov	r3, #0
   59424:	stm	sp, {r1, r2}
   59428:	ldr	r1, [fp, #-80]	; 0xffffffb0
   5942c:	str	r0, [sp, #8]
   59430:	str	r0, [sp, #12]
   59434:	mov	r0, r5
   59438:	mov	r2, #55	; 0x37
   5943c:	bl	7bfec <fputs@plt+0x6ac04>
   59440:	ldr	r9, [fp, #-100]	; 0xffffff9c
   59444:	ldr	sl, [fp, #-104]	; 0xffffff98
   59448:	ldr	r6, [fp, #-108]	; 0xffffff94
   5944c:	ldr	r8, [sp, #68]	; 0x44
   59450:	ldr	r7, [sp, #52]	; 0x34
   59454:	ldr	r0, [sp, #64]	; 0x40
   59458:	ldr	r2, [sp, #120]	; 0x78
   5945c:	cmp	r0, #0
   59460:	beq	594e8 <fputs@plt+0x48100>
   59464:	cmp	sl, #0
   59468:	bne	594b4 <fputs@plt+0x480cc>
   5946c:	ldr	r0, [sp, #128]	; 0x80
   59470:	ldr	r1, [sp, #136]	; 0x88
   59474:	sub	r0, r1, r0
   59478:	ldrb	r0, [r2, r0]
   5947c:	cmp	r0, #0
   59480:	beq	594b4 <fputs@plt+0x480cc>
   59484:	ldr	r0, [sp, #60]	; 0x3c
   59488:	ldr	r2, [sp, #136]	; 0x88
   5948c:	mov	r1, #68	; 0x44
   59490:	mov	r3, r7
   59494:	str	r0, [sp]
   59498:	mov	r0, r6
   5949c:	bl	49a20 <fputs@plt+0x38638>
   594a0:	ldr	r2, [sp, #56]	; 0x38
   594a4:	mov	r1, r0
   594a8:	mov	r0, r6
   594ac:	mvn	r3, #13
   594b0:	bl	1d520 <fputs@plt+0xc138>
   594b4:	ldr	r4, [fp, #-96]	; 0xffffffa0
   594b8:	mov	r1, #0
   594bc:	mov	r0, #0
   594c0:	ldr	r2, [sp, #60]	; 0x3c
   594c4:	mov	r3, r7
   594c8:	str	r0, [sp, #104]	; 0x68
   594cc:	str	r1, [sp]
   594d0:	mov	r0, r6
   594d4:	mov	r1, #76	; 0x4c
   594d8:	cmp	r4, #0
   594dc:	moveq	r2, r8
   594e0:	bl	49a20 <fputs@plt+0x38638>
   594e4:	b	596a0 <fputs@plt+0x482b8>
   594e8:	ldr	r0, [fp, #-96]	; 0xffffffa0
   594ec:	cmp	r0, #0
   594f0:	beq	59660 <fputs@plt+0x48278>
   594f4:	mov	r0, r6
   594f8:	bl	626a8 <fputs@plt+0x512c0>
   594fc:	ldr	r4, [sp, #48]	; 0x30
   59500:	mov	r8, r0
   59504:	mov	sl, #0
   59508:	mov	r0, r6
   5950c:	mov	r1, #108	; 0x6c
   59510:	mov	r3, r7
   59514:	str	sl, [sp]
   59518:	mov	r2, r4
   5951c:	bl	49a20 <fputs@plt+0x38638>
   59520:	mov	r2, r4
   59524:	ldr	r4, [sp, #60]	; 0x3c
   59528:	mov	r0, r6
   5952c:	mov	r1, #101	; 0x65
   59530:	str	sl, [sp]
   59534:	mov	r7, r8
   59538:	mov	r3, r4
   5953c:	bl	49a20 <fputs@plt+0x38638>
   59540:	ldr	r2, [sp, #136]	; 0x88
   59544:	str	r0, [sp, #104]	; 0x68
   59548:	mov	r0, r6
   5954c:	mov	r1, #68	; 0x44
   59550:	mov	r3, r8
   59554:	str	r4, [sp]
   59558:	bl	49a20 <fputs@plt+0x38638>
   5955c:	mov	r1, r0
   59560:	mov	r0, r6
   59564:	mov	r2, #0
   59568:	mvn	r3, #13
   5956c:	bl	1d520 <fputs@plt+0xc138>
   59570:	ldr	r4, [fp, #-96]	; 0xffffffa0
   59574:	b	596a0 <fputs@plt+0x482b8>
   59578:	ldr	r7, [fp, #-116]	; 0xffffff8c
   5957c:	ldr	r1, [fp, #-80]	; 0xffffffb0
   59580:	ldr	r4, [fp, #-108]	; 0xffffff94
   59584:	ldr	r8, [fp, #-120]	; 0xffffff88
   59588:	ldr	r6, [fp, #-124]	; 0xffffff84
   5958c:	mov	r0, r5
   59590:	bl	7c23c <fputs@plt+0x6ae54>
   59594:	ldr	r3, [fp, #-100]	; 0xffffff9c
   59598:	mov	r0, r9
   5959c:	mov	r1, #12
   595a0:	mov	r2, #0
   595a4:	str	r8, [sp]
   595a8:	bl	49a20 <fputs@plt+0x38638>
   595ac:	mov	r1, r0
   595b0:	mov	r0, r9
   595b4:	mov	r2, r4
   595b8:	mvn	r3, #9
   595bc:	bl	1d520 <fputs@plt+0xc138>
   595c0:	ldr	r0, [r9]
   595c4:	ldrb	r0, [r0, #69]	; 0x45
   595c8:	cmp	r0, #0
   595cc:	bne	595f0 <fputs@plt+0x48208>
   595d0:	ldr	r1, [r9, #32]
   595d4:	ldr	r0, [r9, #4]
   595d8:	add	r1, r1, r1, lsl #2
   595dc:	add	r0, r0, r1, lsl #2
   595e0:	ldr	r1, [fp, #8]
   595e4:	cmp	r1, #10
   595e8:	movweq	r1, #2
   595ec:	strb	r1, [r0, #-17]	; 0xffffffef
   595f0:	ldr	r0, [r5, #416]	; 0x1a0
   595f4:	mov	r1, #1
   595f8:	cmp	r0, #0
   595fc:	moveq	r0, r5
   59600:	cmp	r6, #0
   59604:	strb	r1, [r0, #21]
   59608:	beq	59618 <fputs@plt+0x48230>
   5960c:	ldr	r0, [fp, #-96]	; 0xffffffa0
   59610:	bl	71550 <fputs@plt+0x60168>
   59614:	b	58d94 <fputs@plt+0x479ac>
   59618:	ldr	r2, [fp, #-104]	; 0xffffff98
   5961c:	mov	r4, #0
   59620:	add	r3, sl, #1
   59624:	mov	r0, r9
   59628:	mov	r1, #7
   5962c:	str	r4, [sp]
   59630:	bl	49a20 <fputs@plt+0x38638>
   59634:	ldr	r0, [r9, #32]
   59638:	ldr	r2, [r9, #24]
   5963c:	sub	r1, r0, #1
   59640:	str	r1, [r2, #96]	; 0x60
   59644:	ldr	r2, [r9]
   59648:	ldrb	r2, [r2, #69]	; 0x45
   5964c:	cmp	r2, #0
   59650:	beq	59b14 <fputs@plt+0x4872c>
   59654:	movw	r1, #35320	; 0x89f8
   59658:	movt	r1, #10
   5965c:	b	59b28 <fputs@plt+0x48740>
   59660:	ldr	r2, [sp, #72]	; 0x48
   59664:	mov	r0, r6
   59668:	mov	r1, #130	; 0x82
   5966c:	mov	r3, r7
   59670:	str	r8, [sp]
   59674:	bl	49a20 <fputs@plt+0x38638>
   59678:	ldr	r2, [sp, #136]	; 0x88
   5967c:	mov	r7, r0
   59680:	mov	r0, r6
   59684:	mov	r1, #70	; 0x46
   59688:	str	r8, [sp]
   5968c:	mov	r3, r7
   59690:	bl	49a20 <fputs@plt+0x38638>
   59694:	mov	r4, #0
   59698:	mov	r0, #0
   5969c:	str	r0, [sp, #104]	; 0x68
   596a0:	ldr	r0, [fp, #-120]	; 0xffffff88
   596a4:	ldr	r1, [fp, #-124]	; 0xffffff84
   596a8:	str	r7, [sp, #120]	; 0x78
   596ac:	str	r4, [fp, #-96]	; 0xffffffa0
   596b0:	tst	r0, #255	; 0xff
   596b4:	beq	596e4 <fputs@plt+0x482fc>
   596b8:	ldr	r4, [sp, #76]	; 0x4c
   596bc:	mov	r0, r5
   596c0:	mov	r2, r4
   596c4:	bl	604d8 <fputs@plt+0x4f0f0>
   596c8:	mov	r0, #0
   596cc:	mov	r1, #38	; 0x26
   596d0:	mov	r2, r4
   596d4:	mov	r3, #0
   596d8:	str	r0, [sp]
   596dc:	mov	r0, r6
   596e0:	bl	49a20 <fputs@plt+0x38638>
   596e4:	cmp	r9, #0
   596e8:	ldr	r4, [fp, #-80]	; 0xffffffb0
   596ec:	ldreq	r0, [fp, #-132]	; 0xffffff7c
   596f0:	tsteq	r0, #255	; 0xff
   596f4:	beq	59718 <fputs@plt+0x48330>
   596f8:	ldr	r0, [sp, #92]	; 0x5c
   596fc:	cmp	r0, #0
   59700:	beq	59728 <fputs@plt+0x48340>
   59704:	mov	r0, r5
   59708:	mov	r1, r4
   5970c:	bl	7c880 <fputs@plt+0x6b498>
   59710:	mov	r6, r0
   59714:	b	5972c <fputs@plt+0x48344>
   59718:	ldr	r0, [sp, #92]	; 0x5c
   5971c:	cmp	r0, #0
   59720:	beq	5981c <fputs@plt+0x48434>
   59724:	b	596f8 <fputs@plt+0x48310>
   59728:	mov	r6, #0
   5972c:	mov	r0, #3
   59730:	ldr	r2, [fp, #-92]	; 0xffffffa4
   59734:	mov	r1, r9
   59738:	mov	r3, #0
   5973c:	mov	r8, #0
   59740:	stm	sp, {r0, r4}
   59744:	ldr	r0, [fp, #8]
   59748:	str	r0, [sp, #8]
   5974c:	mov	r0, r5
   59750:	bl	7c7d4 <fputs@plt+0x6b3ec>
   59754:	ldrsh	r1, [r4, #34]	; 0x22
   59758:	cmp	r1, #1
   5975c:	blt	597e8 <fputs@plt+0x48400>
   59760:	orr	r7, r0, r6
   59764:	mov	sl, #1
   59768:	mov	r6, #0
   5976c:	cmn	r7, #1
   59770:	beq	597b8 <fputs@plt+0x483d0>
   59774:	cmp	r6, #31
   59778:	bhi	59784 <fputs@plt+0x4839c>
   5977c:	tst	r7, sl, lsl r6
   59780:	bne	597b8 <fputs@plt+0x483d0>
   59784:	ldr	r0, [r4, #4]
   59788:	add	r0, r0, r6, lsl #4
   5978c:	ldrb	r0, [r0, #15]
   59790:	tst	r0, #1
   59794:	bne	597b8 <fputs@plt+0x483d0>
   59798:	ldr	r0, [sp, #100]	; 0x64
   5979c:	mov	r1, #25
   597a0:	mov	r2, #0
   597a4:	str	r8, [sp]
   597a8:	add	r3, r0, r6
   597ac:	ldr	r0, [fp, #-108]	; 0xffffff94
   597b0:	bl	49a20 <fputs@plt+0x38638>
   597b4:	b	597d8 <fputs@plt+0x483f0>
   597b8:	ldr	r0, [sp, #100]	; 0x64
   597bc:	ldr	r2, [sp, #136]	; 0x88
   597c0:	mov	r1, r4
   597c4:	mov	r3, r6
   597c8:	add	r0, r0, r6
   597cc:	str	r0, [sp]
   597d0:	ldr	r0, [fp, #-108]	; 0xffffff94
   597d4:	bl	63d80 <fputs@plt+0x52998>
   597d8:	ldrsh	r0, [r4, #34]	; 0x22
   597dc:	add	r6, r6, #1
   597e0:	cmp	r6, r0
   597e4:	blt	5976c <fputs@plt+0x48384>
   597e8:	ldr	r0, [fp, #-96]	; 0xffffffa0
   597ec:	ldr	r2, [sp, #68]	; 0x44
   597f0:	cmp	r0, #0
   597f4:	ldr	r0, [fp, #-108]	; 0xffffff94
   597f8:	ldreq	r1, [fp, #-120]	; 0xffffff88
   597fc:	tsteq	r1, #255	; 0xff
   59800:	bne	5981c <fputs@plt+0x48434>
   59804:	ldr	r3, [sp, #76]	; 0x4c
   59808:	mov	r1, #0
   5980c:	str	r1, [sp]
   59810:	mov	r1, #30
   59814:	bl	49a20 <fputs@plt+0x38638>
   59818:	ldr	r4, [fp, #-80]	; 0xffffffb0
   5981c:	ldr	r0, [fp, #8]
   59820:	ldr	r2, [fp, #-92]	; 0xffffffa4
   59824:	mov	r8, #1
   59828:	mov	r1, r9
   5982c:	mov	r3, #1
   59830:	str	r4, [sp, #4]
   59834:	str	r8, [sp]
   59838:	str	r0, [sp, #8]
   5983c:	mov	r0, r5
   59840:	bl	7c7d4 <fputs@plt+0x6b3ec>
   59844:	ldr	r1, [fp, #-80]	; 0xffffffb0
   59848:	mov	r6, r0
   5984c:	ldr	r4, [fp, #-112]	; 0xffffff90
   59850:	ldr	r9, [sp, #128]	; 0x80
   59854:	ldrsh	r0, [r1, #34]	; 0x22
   59858:	cmp	r0, #1
   5985c:	blt	59910 <fputs@plt+0x48528>
   59860:	mov	r7, #0
   59864:	mov	sl, #0
   59868:	ldrsh	r0, [r1, #32]
   5986c:	cmp	sl, r0
   59870:	bne	59894 <fputs@plt+0x484ac>
   59874:	ldr	r0, [fp, #-128]	; 0xffffff80
   59878:	mov	r1, #25
   5987c:	mov	r2, #0
   59880:	str	r7, [sp]
   59884:	add	r3, r0, sl
   59888:	ldr	r0, [fp, #-108]	; 0xffffff94
   5988c:	bl	49a20 <fputs@plt+0x38638>
   59890:	b	598fc <fputs@plt+0x48514>
   59894:	ldr	r0, [r4, sl, lsl #2]
   59898:	cmp	r0, #0
   5989c:	bmi	598c4 <fputs@plt+0x484dc>
   598a0:	ldr	r1, [fp, #-92]	; 0xffffffa4
   598a4:	add	r0, r0, r0, lsl #2
   598a8:	ldr	r1, [r1, #4]
   598ac:	ldr	r1, [r1, r0, lsl #2]
   598b0:	ldr	r0, [fp, #-128]	; 0xffffff80
   598b4:	add	r2, r0, sl
   598b8:	mov	r0, r5
   598bc:	bl	604d8 <fputs@plt+0x4f0f0>
   598c0:	b	598fc <fputs@plt+0x48514>
   598c4:	cmp	sl, #31
   598c8:	bhi	598e0 <fputs@plt+0x484f8>
   598cc:	ldr	r0, [fp, #-68]	; 0xffffffbc
   598d0:	ands	r0, r0, #1
   598d4:	beq	598e0 <fputs@plt+0x484f8>
   598d8:	tst	r6, r8, lsl sl
   598dc:	beq	59874 <fputs@plt+0x4848c>
   598e0:	ldr	r0, [fp, #-128]	; 0xffffff80
   598e4:	ldr	r3, [sp, #136]	; 0x88
   598e8:	mov	r2, sl
   598ec:	add	r0, r0, sl
   598f0:	str	r0, [sp]
   598f4:	mov	r0, r5
   598f8:	bl	71dc0 <fputs@plt+0x609d8>
   598fc:	ldr	r1, [fp, #-80]	; 0xffffffb0
   59900:	add	sl, sl, #1
   59904:	ldrsh	r0, [r1, #34]	; 0x22
   59908:	cmp	sl, r0
   5990c:	blt	59868 <fputs@plt+0x48480>
   59910:	ldrb	r0, [fp, #-68]	; 0xffffffbc
   59914:	ldr	r8, [fp, #-116]	; 0xffffff8c
   59918:	ldr	sl, [fp, #-92]	; 0xffffffa4
   5991c:	ldr	r5, [sp, #132]	; 0x84
   59920:	ldr	r7, [fp, #-108]	; 0xffffff94
   59924:	tst	r0, #1
   59928:	beq	59a2c <fputs@plt+0x48644>
   5992c:	ldr	r2, [fp, #-128]	; 0xffffff80
   59930:	mov	r0, r7
   59934:	mov	r6, r1
   59938:	bl	66888 <fputs@plt+0x554a0>
   5993c:	mov	r0, #1
   59940:	ldr	r1, [fp, #-100]	; 0xffffff9c
   59944:	mov	r2, #110	; 0x6e
   59948:	mov	r3, sl
   5994c:	stm	sp, {r0, r6}
   59950:	ldr	r0, [sp, #68]	; 0x44
   59954:	ldr	r6, [sp, #120]	; 0x78
   59958:	str	r0, [sp, #8]
   5995c:	ldr	r0, [fp, #8]
   59960:	str	r6, [sp, #16]
   59964:	str	r0, [sp, #12]
   59968:	ldr	r0, [fp, #-84]	; 0xffffffac
   5996c:	bl	7c9a0 <fputs@plt+0x6b5b8>
   59970:	ldr	r0, [fp, #-96]	; 0xffffffa0
   59974:	cmp	r0, #0
   59978:	beq	599b0 <fputs@plt+0x485c8>
   5997c:	ldr	r0, [sp, #60]	; 0x3c
   59980:	ldr	r2, [sp, #136]	; 0x88
   59984:	mov	r1, #68	; 0x44
   59988:	mov	r3, r6
   5998c:	str	r0, [sp]
   59990:	mov	r0, r7
   59994:	bl	49a20 <fputs@plt+0x38638>
   59998:	ldr	r2, [sp, #56]	; 0x38
   5999c:	mov	r1, r0
   599a0:	mov	r0, r7
   599a4:	mvn	r3, #13
   599a8:	bl	1d520 <fputs@plt+0xc138>
   599ac:	b	599cc <fputs@plt+0x485e4>
   599b0:	ldr	r0, [sp, #68]	; 0x44
   599b4:	ldr	r2, [sp, #136]	; 0x88
   599b8:	mov	r1, #70	; 0x46
   599bc:	mov	r3, r6
   599c0:	str	r0, [sp]
   599c4:	mov	r0, r7
   599c8:	bl	49a20 <fputs@plt+0x38638>
   599cc:	ldr	r1, [fp, #-80]	; 0xffffffb0
   599d0:	ldrsh	r0, [r1, #34]	; 0x22
   599d4:	cmp	r0, #1
   599d8:	blt	59a2c <fputs@plt+0x48644>
   599dc:	mov	r6, #0
   599e0:	ldr	r2, [r4, r6, lsl #2]
   599e4:	cmn	r2, #1
   599e8:	bgt	59a1c <fputs@plt+0x48634>
   599ec:	ldrsh	r2, [r1, #32]
   599f0:	cmp	r6, r2
   599f4:	beq	59a1c <fputs@plt+0x48634>
   599f8:	ldr	r0, [fp, #-128]	; 0xffffff80
   599fc:	ldr	r2, [sp, #136]	; 0x88
   59a00:	mov	r3, r6
   59a04:	add	r0, r0, r6
   59a08:	str	r0, [sp]
   59a0c:	mov	r0, r7
   59a10:	bl	63d80 <fputs@plt+0x52998>
   59a14:	ldr	r1, [fp, #-80]	; 0xffffffb0
   59a18:	ldrh	r0, [r1, #34]	; 0x22
   59a1c:	sxth	r2, r0
   59a20:	add	r6, r6, #1
   59a24:	cmp	r6, r2
   59a28:	blt	599e0 <fputs@plt+0x485f8>
   59a2c:	ldr	r0, [fp, #-104]	; 0xffffff98
   59a30:	cmp	r0, #0
   59a34:	bne	59d10 <fputs@plt+0x48928>
   59a38:	ldr	r2, [fp, #8]
   59a3c:	ldr	r3, [sp, #76]	; 0x4c
   59a40:	str	r5, [sp]
   59a44:	ldr	r5, [fp, #-84]	; 0xffffffac
   59a48:	ldr	r6, [sp, #68]	; 0x44
   59a4c:	ldr	r7, [sp, #96]	; 0x60
   59a50:	sub	r0, fp, #72	; 0x48
   59a54:	mov	r8, #0
   59a58:	str	r4, [sp, #28]
   59a5c:	str	r0, [sp, #24]
   59a60:	str	r8, [fp, #-72]	; 0xffffffb8
   59a64:	uxtb	r2, r2
   59a68:	str	r3, [sp, #4]
   59a6c:	ldr	r3, [sp, #136]	; 0x88
   59a70:	mov	r0, r5
   59a74:	str	r6, [sp, #8]
   59a78:	str	r7, [sp, #12]
   59a7c:	str	r2, [sp, #16]
   59a80:	ldr	r2, [sp, #120]	; 0x78
   59a84:	str	r2, [sp, #20]
   59a88:	ldr	r2, [sp, #116]	; 0x74
   59a8c:	bl	7f0f4 <fputs@plt+0x6dd0c>
   59a90:	ldr	r0, [sp, #92]	; 0x5c
   59a94:	cmp	r0, #0
   59a98:	beq	59ab4 <fputs@plt+0x486cc>
   59a9c:	ldr	r1, [fp, #-80]	; 0xffffffb0
   59aa0:	mov	r0, r5
   59aa4:	mov	r2, r6
   59aa8:	mov	r3, #0
   59aac:	stm	sp, {r4, r7}
   59ab0:	bl	7ca34 <fputs@plt+0x6b64c>
   59ab4:	ldr	r0, [fp, #-72]	; 0xffffffb8
   59ab8:	orrs	r0, r7, r0
   59abc:	clz	r7, r0
   59ac0:	bne	59acc <fputs@plt+0x486e4>
   59ac4:	ldr	r4, [fp, #-108]	; 0xffffff94
   59ac8:	b	59b78 <fputs@plt+0x48790>
   59acc:	ldr	r0, [fp, #-96]	; 0xffffffa0
   59ad0:	cmp	r0, #0
   59ad4:	beq	59b4c <fputs@plt+0x48764>
   59ad8:	ldr	r0, [sp, #60]	; 0x3c
   59adc:	ldr	r4, [fp, #-108]	; 0xffffff94
   59ae0:	ldr	r2, [sp, #136]	; 0x88
   59ae4:	mov	r1, #68	; 0x44
   59ae8:	mov	r3, #0
   59aec:	str	r0, [sp]
   59af0:	mov	r0, r4
   59af4:	bl	49a20 <fputs@plt+0x38638>
   59af8:	ldr	r2, [sp, #56]	; 0x38
   59afc:	mov	r8, r0
   59b00:	mov	r0, r4
   59b04:	mvn	r3, #13
   59b08:	mov	r1, r8
   59b0c:	bl	1d520 <fputs@plt+0xc138>
   59b10:	b	59b78 <fputs@plt+0x48790>
   59b14:	cmp	sl, #0
   59b18:	ldr	r2, [r9, #4]
   59b1c:	movpl	r1, sl
   59b20:	add	r1, r1, r1, lsl #2
   59b24:	add	r1, r2, r1, lsl #2
   59b28:	ldr	r2, [fp, #-104]	; 0xffffff98
   59b2c:	str	r0, [r1, #8]
   59b30:	mov	r0, r9
   59b34:	mov	r1, #61	; 0x3d
   59b38:	mov	r3, #0
   59b3c:	str	r4, [sp]
   59b40:	bl	49a20 <fputs@plt+0x38638>
   59b44:	ldr	r7, [fp, #-116]	; 0xffffff8c
   59b48:	b	58d94 <fputs@plt+0x479ac>
   59b4c:	ldr	r0, [sp, #68]	; 0x44
   59b50:	ldr	r4, [fp, #-108]	; 0xffffff94
   59b54:	ldr	r2, [sp, #136]	; 0x88
   59b58:	mov	r1, #70	; 0x46
   59b5c:	mov	r3, #0
   59b60:	str	r0, [sp]
   59b64:	mov	r0, #0
   59b68:	str	r0, [fp, #-96]	; 0xffffffa0
   59b6c:	mov	r0, r4
   59b70:	bl	49a20 <fputs@plt+0x38638>
   59b74:	mov	r8, r0
   59b78:	ldr	r1, [sp, #116]	; 0x74
   59b7c:	mvn	r0, #0
   59b80:	ldr	r2, [sp, #136]	; 0x88
   59b84:	ldr	r3, [sp, #132]	; 0x84
   59b88:	lsr	r7, r7, #5
   59b8c:	str	r0, [sp, #4]
   59b90:	ldr	r0, [fp, #-84]	; 0xffffffac
   59b94:	str	r1, [sp]
   59b98:	ldr	r1, [fp, #-80]	; 0xffffffb0
   59b9c:	bl	7d0ac <fputs@plt+0x6bcc4>
   59ba0:	ldr	r0, [sp, #92]	; 0x5c
   59ba4:	cmp	r0, #0
   59ba8:	bne	59bc0 <fputs@plt+0x487d8>
   59bac:	ldr	r0, [fp, #-96]	; 0xffffffa0
   59bb0:	cmp	r0, #0
   59bb4:	ldreq	r0, [sp, #88]	; 0x58
   59bb8:	tsteq	r0, #255	; 0xff
   59bbc:	beq	59bdc <fputs@plt+0x487f4>
   59bc0:	ldr	r2, [sp, #136]	; 0x88
   59bc4:	mov	r0, #0
   59bc8:	mov	r1, #95	; 0x5f
   59bcc:	mov	r3, #0
   59bd0:	str	r0, [sp]
   59bd4:	mov	r0, r4
   59bd8:	bl	49a20 <fputs@plt+0x38638>
   59bdc:	cmp	r7, #0
   59be0:	bne	59c2c <fputs@plt+0x48844>
   59be4:	ldr	r0, [r4, #32]
   59be8:	ldr	r2, [r4, #24]
   59bec:	sub	r1, r0, #1
   59bf0:	str	r1, [r2, #96]	; 0x60
   59bf4:	ldr	r2, [r4]
   59bf8:	ldrb	r2, [r2, #69]	; 0x45
   59bfc:	cmp	r2, #0
   59c00:	beq	59c10 <fputs@plt+0x48828>
   59c04:	movw	r1, #35320	; 0x89f8
   59c08:	movt	r1, #10
   59c0c:	b	59c28 <fputs@plt+0x48840>
   59c10:	ldr	r2, [fp, #-108]	; 0xffffff94
   59c14:	cmp	r8, #0
   59c18:	movpl	r1, r8
   59c1c:	add	r1, r1, r1, lsl #2
   59c20:	ldr	r2, [r2, #4]
   59c24:	add	r1, r2, r1, lsl #2
   59c28:	str	r0, [r1, #8]
   59c2c:	ldr	r0, [sp, #92]	; 0x5c
   59c30:	cmp	r0, #0
   59c34:	beq	59cc0 <fputs@plt+0x488d8>
   59c38:	ldr	r6, [fp, #-84]	; 0xffffffac
   59c3c:	ldr	r7, [fp, #-80]	; 0xffffffb0
   59c40:	ldr	r5, [sp, #76]	; 0x4c
   59c44:	ldr	r4, [fp, #-112]	; 0xffffff90
   59c48:	ldr	r8, [sp, #96]	; 0x60
   59c4c:	mov	r2, #0
   59c50:	mov	sl, #0
   59c54:	mov	r0, r6
   59c58:	mov	r1, r7
   59c5c:	mov	r3, r5
   59c60:	str	r4, [sp]
   59c64:	str	r8, [sp, #4]
   59c68:	bl	7ca34 <fputs@plt+0x6b64c>
   59c6c:	str	r5, [sp]
   59c70:	ldr	r1, [sp, #116]	; 0x74
   59c74:	ldr	r5, [sp, #132]	; 0x84
   59c78:	ldr	r2, [sp, #136]	; 0x88
   59c7c:	mov	r0, #1
   59c80:	str	sl, [sp, #12]
   59c84:	str	sl, [sp, #16]
   59c88:	str	r0, [sp, #8]
   59c8c:	mov	r0, r6
   59c90:	str	r1, [sp, #4]
   59c94:	mov	r1, r7
   59c98:	mov	r3, r5
   59c9c:	bl	801f8 <fputs@plt+0x6ee10>
   59ca0:	ldr	sl, [fp, #-92]	; 0xffffffa4
   59ca4:	ldr	r3, [sp, #68]	; 0x44
   59ca8:	mov	r0, r6
   59cac:	mov	r1, r7
   59cb0:	stm	sp, {r4, r8}
   59cb4:	mov	r2, sl
   59cb8:	bl	7d1f0 <fputs@plt+0x6be08>
   59cbc:	b	59d04 <fputs@plt+0x4891c>
   59cc0:	ldr	r2, [sp, #76]	; 0x4c
   59cc4:	mov	r0, #0
   59cc8:	mov	r1, #1
   59ccc:	ldr	r5, [sp, #132]	; 0x84
   59cd0:	str	r1, [sp, #8]
   59cd4:	str	r0, [sp, #12]
   59cd8:	str	r0, [sp, #16]
   59cdc:	ldr	r0, [fp, #-84]	; 0xffffffac
   59ce0:	ldr	r1, [fp, #-80]	; 0xffffffb0
   59ce4:	str	r2, [sp]
   59ce8:	ldr	r2, [sp, #116]	; 0x74
   59cec:	mov	r3, r5
   59cf0:	str	r2, [sp, #4]
   59cf4:	ldr	r2, [sp, #136]	; 0x88
   59cf8:	bl	801f8 <fputs@plt+0x6ee10>
   59cfc:	ldr	sl, [fp, #-92]	; 0xffffffa4
   59d00:	ldr	r4, [fp, #-112]	; 0xffffff90
   59d04:	ldr	r8, [fp, #-116]	; 0xffffff8c
   59d08:	ldr	r1, [fp, #-80]	; 0xffffffb0
   59d0c:	ldr	r7, [fp, #-108]	; 0xffffff94
   59d10:	ldrb	r0, [r8, #24]
   59d14:	ldr	r6, [sp, #120]	; 0x78
   59d18:	tst	r0, #128	; 0x80
   59d1c:	beq	59d50 <fputs@plt+0x48968>
   59d20:	ldr	r0, [fp, #-84]	; 0xffffffac
   59d24:	ldr	r0, [r0, #420]	; 0x1a4
   59d28:	cmp	r0, #0
   59d2c:	bne	59d50 <fputs@plt+0x48968>
   59d30:	ldr	r2, [sp, #44]	; 0x2c
   59d34:	mov	r0, #0
   59d38:	mov	r1, #37	; 0x25
   59d3c:	mov	r3, #1
   59d40:	str	r0, [sp]
   59d44:	mov	r0, r7
   59d48:	bl	49a20 <fputs@plt+0x38638>
   59d4c:	ldr	r1, [fp, #-80]	; 0xffffffb0
   59d50:	mov	r0, #2
   59d54:	mov	r2, #110	; 0x6e
   59d58:	mov	r3, sl
   59d5c:	stm	sp, {r0, r1}
   59d60:	ldr	r0, [sp, #68]	; 0x44
   59d64:	ldr	r1, [fp, #-100]	; 0xffffff9c
   59d68:	str	r6, [sp, #16]
   59d6c:	str	r0, [sp, #8]
   59d70:	ldr	r0, [fp, #8]
   59d74:	str	r0, [sp, #12]
   59d78:	ldr	r0, [fp, #-84]	; 0xffffffac
   59d7c:	bl	7c9a0 <fputs@plt+0x6b5b8>
   59d80:	ldr	r0, [sp, #64]	; 0x40
   59d84:	cmp	r0, #0
   59d88:	bne	59df4 <fputs@plt+0x48a0c>
   59d8c:	ldr	r0, [fp, #-96]	; 0xffffffa0
   59d90:	cmp	r0, #0
   59d94:	beq	59dd8 <fputs@plt+0x489f0>
   59d98:	ldr	r0, [r7, #24]
   59d9c:	ldr	r1, [r0, #120]	; 0x78
   59da0:	cmp	r1, #0
   59da4:	beq	59db8 <fputs@plt+0x489d0>
   59da8:	ldr	r3, [sp, #120]	; 0x78
   59dac:	ldr	r2, [r7, #32]
   59db0:	mvn	r3, r3
   59db4:	str	r2, [r1, r3, lsl #2]
   59db8:	ldr	r1, [r7, #32]
   59dbc:	ldr	r2, [sp, #48]	; 0x30
   59dc0:	ldr	r3, [sp, #104]	; 0x68
   59dc4:	sub	r1, r1, #1
   59dc8:	str	r1, [r0, #96]	; 0x60
   59dcc:	mov	r0, #0
   59dd0:	mov	r1, #7
   59dd4:	b	59de8 <fputs@plt+0x48a00>
   59dd8:	mov	r0, #0
   59ddc:	mov	r1, #13
   59de0:	mov	r2, #0
   59de4:	mov	r3, r6
   59de8:	str	r0, [sp]
   59dec:	mov	r0, r7
   59df0:	bl	49a20 <fputs@plt+0x38638>
   59df4:	ldr	r0, [r7, #24]
   59df8:	ldr	r1, [r0, #120]	; 0x78
   59dfc:	cmp	r1, #0
   59e00:	beq	59e14 <fputs@plt+0x48a2c>
   59e04:	ldr	r3, [sp, #52]	; 0x34
   59e08:	ldr	r2, [r7, #32]
   59e0c:	mvn	r3, r3
   59e10:	str	r2, [r1, r3, lsl #2]
   59e14:	ldr	r1, [r7, #32]
   59e18:	ldr	sl, [fp, #-84]	; 0xffffffac
   59e1c:	sub	r1, r1, #1
   59e20:	str	r1, [r0, #96]	; 0x60
   59e24:	ldr	r0, [sp, #124]	; 0x7c
   59e28:	ldr	r6, [r0]
   59e2c:	cmp	r6, #0
   59e30:	beq	59e88 <fputs@plt+0x48aa0>
   59e34:	ldr	r0, [sp, #112]	; 0x70
   59e38:	ldr	r1, [sp, #108]	; 0x6c
   59e3c:	mov	r8, #0
   59e40:	lsl	r0, r0, #2
   59e44:	add	r0, r0, r1, lsl #2
   59e48:	add	r0, r0, r4
   59e4c:	add	r7, r0, #1
   59e50:	ldrb	r0, [r7]
   59e54:	cmp	r0, #0
   59e58:	beq	59e74 <fputs@plt+0x48a8c>
   59e5c:	ldr	r0, [fp, #-108]	; 0xffffff94
   59e60:	mov	r1, #61	; 0x3d
   59e64:	mov	r2, r5
   59e68:	mov	r3, #0
   59e6c:	str	r8, [sp]
   59e70:	bl	49a20 <fputs@plt+0x38638>
   59e74:	ldr	r6, [r6, #20]
   59e78:	add	r5, r5, #1
   59e7c:	add	r7, r7, #1
   59e80:	cmp	r6, #0
   59e84:	bne	59e50 <fputs@plt+0x48a68>
   59e88:	ldr	r2, [sp, #136]	; 0x88
   59e8c:	cmp	r2, r9
   59e90:	bgt	59eac <fputs@plt+0x48ac4>
   59e94:	mov	r0, #0
   59e98:	mov	r1, #61	; 0x3d
   59e9c:	mov	r3, #0
   59ea0:	str	r0, [sp]
   59ea4:	ldr	r0, [fp, #-108]	; 0xffffff94
   59ea8:	bl	49a20 <fputs@plt+0x38638>
   59eac:	ldrb	r0, [sl, #18]
   59eb0:	ldr	r7, [fp, #-116]	; 0xffffff8c
   59eb4:	cmp	r0, #0
   59eb8:	bne	59ed8 <fputs@plt+0x48af0>
   59ebc:	ldr	r0, [sl, #420]	; 0x1a4
   59ec0:	cmp	r0, #0
   59ec4:	bne	59ed8 <fputs@plt+0x48af0>
   59ec8:	ldr	r0, [sl, #412]	; 0x19c
   59ecc:	cmp	r0, #0
   59ed0:	movne	r0, sl
   59ed4:	blne	7efc8 <fputs@plt+0x6dbe0>
   59ed8:	ldrb	r0, [r7, #24]
   59edc:	tst	r0, #128	; 0x80
   59ee0:	beq	58d94 <fputs@plt+0x479ac>
   59ee4:	ldr	r0, [sl, #420]	; 0x1a4
   59ee8:	cmp	r0, #0
   59eec:	bne	58d94 <fputs@plt+0x479ac>
   59ef0:	ldrb	r0, [sl, #18]
   59ef4:	cmp	r0, #0
   59ef8:	bne	58d94 <fputs@plt+0x479ac>
   59efc:	ldr	r5, [fp, #-108]	; 0xffffff94
   59f00:	ldr	r2, [sp, #44]	; 0x2c
   59f04:	mov	r4, #0
   59f08:	mov	r1, #33	; 0x21
   59f0c:	mov	r3, #1
   59f10:	str	r4, [sp]
   59f14:	mov	r0, r5
   59f18:	bl	49a20 <fputs@plt+0x38638>
   59f1c:	mov	r0, r5
   59f20:	mov	r1, #1
   59f24:	bl	4a750 <fputs@plt+0x39368>
   59f28:	ldr	r0, [r5]
   59f2c:	ldrb	r0, [r0, #69]	; 0x45
   59f30:	cmp	r0, #0
   59f34:	bne	58d94 <fputs@plt+0x479ac>
   59f38:	ldr	r0, [fp, #-108]	; 0xffffff94
   59f3c:	movw	r1, #7722	; 0x1e2a
   59f40:	mvn	r2, #0
   59f44:	mov	r3, #1
   59f48:	movt	r1, #9
   59f4c:	ldr	r0, [r0, #16]
   59f50:	str	r4, [sp]
   59f54:	bl	1a320 <fputs@plt+0x8f38>
   59f58:	b	58d94 <fputs@plt+0x479ac>
   59f5c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   59f60:	add	fp, sp, #28
   59f64:	sub	sp, sp, #220	; 0xdc
   59f68:	mov	r4, #0
   59f6c:	vmov.i32	q8, #0	; 0x00000000
   59f70:	mov	r5, r0
   59f74:	mov	r8, r3
   59f78:	mov	sl, r1
   59f7c:	str	r4, [fp, #-36]	; 0xffffffdc
   59f80:	str	r4, [fp, #-40]	; 0xffffffd8
   59f84:	ldr	r9, [r0]
   59f88:	sub	r0, fp, #64	; 0x40
   59f8c:	vst1.64	{d16-d17}, [r0]!
   59f90:	str	r4, [r0]
   59f94:	ldr	r0, [r5, #68]	; 0x44
   59f98:	cmp	r0, #0
   59f9c:	bne	59fb0 <fputs@plt+0x48bc8>
   59fa0:	ldrb	r0, [r9, #69]	; 0x45
   59fa4:	mov	r4, #0
   59fa8:	cmp	r0, #0
   59fac:	beq	5a000 <fputs@plt+0x48c18>
   59fb0:	mov	r7, #0
   59fb4:	mov	r6, r2
   59fb8:	mov	r0, r9
   59fbc:	mov	r1, sl
   59fc0:	bl	479ec <fputs@plt+0x36604>
   59fc4:	mov	r0, r9
   59fc8:	mov	r1, r4
   59fcc:	bl	478b8 <fputs@plt+0x364d0>
   59fd0:	mov	r0, r9
   59fd4:	mov	r1, r6
   59fd8:	mov	r2, #1
   59fdc:	bl	47938 <fputs@plt+0x36550>
   59fe0:	mov	r0, r9
   59fe4:	mov	r1, r8
   59fe8:	bl	47b38 <fputs@plt+0x36750>
   59fec:	mov	r0, r9
   59ff0:	mov	r1, r7
   59ff4:	bl	13dc4 <fputs@plt+0x29dc>
   59ff8:	sub	sp, fp, #28
   59ffc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   5a000:	mov	r7, #0
   5a004:	cmp	r2, #0
   5a008:	beq	5a030 <fputs@plt+0x48c48>
   5a00c:	ldrb	r0, [r2, #9]
   5a010:	mov	r4, #0
   5a014:	tst	r0, #1
   5a018:	beq	5a028 <fputs@plt+0x48c40>
   5a01c:	ldr	r0, [r2, #48]	; 0x30
   5a020:	cmp	r0, #0
   5a024:	beq	5a03c <fputs@plt+0x48c54>
   5a028:	mov	r6, r2
   5a02c:	b	5a058 <fputs@plt+0x48c70>
   5a030:	mov	r4, #0
   5a034:	mov	r6, #0
   5a038:	b	5a058 <fputs@plt+0x48c70>
   5a03c:	ldr	r4, [r2]
   5a040:	mov	r6, #0
   5a044:	mov	r0, r9
   5a048:	mov	r1, r2
   5a04c:	str	r6, [r2]
   5a050:	mov	r2, #1
   5a054:	bl	47938 <fputs@plt+0x36550>
   5a058:	ldr	r0, [sl, #16]
   5a05c:	cmp	r0, #0
   5a060:	beq	59fb8 <fputs@plt+0x48bd0>
   5a064:	mov	r0, r5
   5a068:	mov	r1, sl
   5a06c:	bl	6b2cc <fputs@plt+0x59ee4>
   5a070:	cmp	r0, #0
   5a074:	beq	59fb8 <fputs@plt+0x48bd0>
   5a078:	mov	ip, r0
   5a07c:	ldr	r0, [r0, #64]	; 0x40
   5a080:	movw	r7, #48576	; 0xbdc0
   5a084:	str	r4, [fp, #-108]	; 0xffffff94
   5a088:	str	r5, [fp, #-104]	; 0xffffff98
   5a08c:	movt	r7, #65520	; 0xfff0
   5a090:	cmp	r0, #0
   5a094:	beq	5a0d4 <fputs@plt+0x48cec>
   5a098:	ldr	r1, [r9, #20]
   5a09c:	cmp	r1, #1
   5a0a0:	blt	5a0d0 <fputs@plt+0x48ce8>
   5a0a4:	ldr	r2, [r9, #16]
   5a0a8:	mov	r7, #0
   5a0ac:	add	r2, r2, #12
   5a0b0:	ldr	r3, [r2, r7, lsl #4]
   5a0b4:	cmp	r3, r0
   5a0b8:	beq	5a0d4 <fputs@plt+0x48cec>
   5a0bc:	add	r7, r7, #1
   5a0c0:	cmp	r1, r7
   5a0c4:	bne	5a0b0 <fputs@plt+0x48cc8>
   5a0c8:	mov	r7, r1
   5a0cc:	b	5a0d4 <fputs@plt+0x48cec>
   5a0d0:	mov	r7, #0
   5a0d4:	ldr	r0, [r9, #16]
   5a0d8:	ldr	r5, [fp, #-104]	; 0xffffff98
   5a0dc:	ldr	r2, [ip]
   5a0e0:	mov	r1, #18
   5a0e4:	mov	r3, #0
   5a0e8:	mov	r4, ip
   5a0ec:	ldr	r0, [r0, r7, lsl #4]
   5a0f0:	str	r0, [sp]
   5a0f4:	mov	r0, r5
   5a0f8:	bl	66430 <fputs@plt+0x55048>
   5a0fc:	cmp	r0, #0
   5a100:	bne	5a184 <fputs@plt+0x48d9c>
   5a104:	movw	r0, #48576	; 0xbdc0
   5a108:	str	r6, [fp, #-116]	; 0xffffff8c
   5a10c:	ldrb	r6, [r4, #42]	; 0x2a
   5a110:	mov	r1, r4
   5a114:	mov	r2, #108	; 0x6c
   5a118:	mov	r3, #0
   5a11c:	str	r7, [fp, #-120]	; 0xffffff88
   5a120:	movt	r0, #65520	; 0xfff0
   5a124:	str	r0, [fp, #-112]	; 0xffffff90
   5a128:	sub	r0, fp, #68	; 0x44
   5a12c:	str	r0, [sp]
   5a130:	mov	r0, r5
   5a134:	bl	7bc3c <fputs@plt+0x6a854>
   5a138:	ldr	r7, [r4, #12]
   5a13c:	str	r0, [sp, #124]	; 0x7c
   5a140:	mov	r0, r5
   5a144:	mov	r1, r4
   5a148:	bl	6a3ec <fputs@plt+0x59004>
   5a14c:	ubfx	r1, r6, #5, #1
   5a150:	cmp	r0, #0
   5a154:	beq	5a160 <fputs@plt+0x48d78>
   5a158:	ldr	r6, [fp, #-116]	; 0xffffff8c
   5a15c:	b	5a184 <fputs@plt+0x48d9c>
   5a160:	ldr	r2, [fp, #-68]	; 0xffffffbc
   5a164:	str	r1, [sp, #116]	; 0x74
   5a168:	mov	r0, r5
   5a16c:	mov	r1, r4
   5a170:	str	r7, [sp, #104]	; 0x68
   5a174:	bl	7bdfc <fputs@plt+0x6aa14>
   5a178:	ldr	r6, [fp, #-116]	; 0xffffff8c
   5a17c:	cmp	r0, #0
   5a180:	beq	5a190 <fputs@plt+0x48da8>
   5a184:	ldr	r4, [fp, #-108]	; 0xffffff94
   5a188:	mov	r7, #0
   5a18c:	b	59fb8 <fputs@plt+0x48bd0>
   5a190:	mov	r0, r5
   5a194:	str	r4, [sp, #120]	; 0x78
   5a198:	bl	60424 <fputs@plt+0x4f03c>
   5a19c:	cmp	r0, #0
   5a1a0:	str	r0, [sp, #100]	; 0x64
   5a1a4:	beq	5a184 <fputs@plt+0x48d9c>
   5a1a8:	ldrb	r0, [r5, #18]
   5a1ac:	str	sl, [sp, #92]	; 0x5c
   5a1b0:	cmp	r0, #0
   5a1b4:	bne	5a1c8 <fputs@plt+0x48de0>
   5a1b8:	ldr	r1, [sp, #100]	; 0x64
   5a1bc:	ldrb	r0, [r1, #89]	; 0x59
   5a1c0:	orr	r0, r0, #4
   5a1c4:	strb	r0, [r1, #89]	; 0x59
   5a1c8:	ldr	r4, [fp, #-120]	; 0xffffff88
   5a1cc:	ldr	r6, [r5, #416]	; 0x1a0
   5a1d0:	mov	r0, r5
   5a1d4:	mov	r1, r4
   5a1d8:	bl	65ea8 <fputs@plt+0x54ac0>
   5a1dc:	cmp	r6, #0
   5a1e0:	mov	r1, #1
   5a1e4:	ldr	r2, [sp, #124]	; 0x7c
   5a1e8:	str	r8, [sp, #96]	; 0x60
   5a1ec:	moveq	r6, r5
   5a1f0:	ldr	r0, [r6, #336]	; 0x150
   5a1f4:	orr	r0, r0, r1, lsl r4
   5a1f8:	ldr	r1, [fp, #-116]	; 0xffffff8c
   5a1fc:	str	r0, [r6, #336]	; 0x150
   5a200:	ldrb	r0, [r6, #20]
   5a204:	orrs	r1, r1, r2
   5a208:	movwne	r1, #1
   5a20c:	cmp	r8, #0
   5a210:	orr	r0, r0, r1
   5a214:	strb	r0, [r6, #20]
   5a218:	beq	5a38c <fputs@plt+0x48fa4>
   5a21c:	ldr	r4, [sp, #120]	; 0x78
   5a220:	ldr	r1, [fp, #-120]	; 0xffffff88
   5a224:	mov	r0, r5
   5a228:	mov	r2, r4
   5a22c:	bl	8054c <fputs@plt+0x6f164>
   5a230:	ldr	r1, [r5, #76]	; 0x4c
   5a234:	str	r0, [sp, #80]	; 0x50
   5a238:	ldrsh	r0, [r4, #34]	; 0x22
   5a23c:	mov	ip, r4
   5a240:	add	r7, r1, #1
   5a244:	mov	sl, r0
   5a248:	add	r6, r7, r0
   5a24c:	str	r6, [r5, #76]	; 0x4c
   5a250:	ldrb	r0, [r4, #42]	; 0x2a
   5a254:	tst	r0, #16
   5a258:	bne	5a264 <fputs@plt+0x48e7c>
   5a25c:	str	r7, [sp, #88]	; 0x58
   5a260:	b	5a274 <fputs@plt+0x48e8c>
   5a264:	add	r6, r6, #1
   5a268:	add	r1, r1, #2
   5a26c:	str	r6, [r5, #76]	; 0x4c
   5a270:	str	r1, [sp, #88]	; 0x58
   5a274:	ldr	r3, [sp, #96]	; 0x60
   5a278:	eor	r0, r0, #128	; 0x80
   5a27c:	str	r7, [sp, #76]	; 0x4c
   5a280:	str	r6, [sp, #84]	; 0x54
   5a284:	lsr	r5, r0, #7
   5a288:	mvn	r0, #0
   5a28c:	cmp	r3, #0
   5a290:	beq	5a414 <fputs@plt+0x4902c>
   5a294:	ldr	r4, [r3, #4]
   5a298:	cmp	r4, #1
   5a29c:	blt	5a414 <fputs@plt+0x4902c>
   5a2a0:	ldr	r0, [r3]
   5a2a4:	mov	r1, #0
   5a2a8:	mvn	r2, #0
   5a2ac:	add	r0, r0, #4
   5a2b0:	str	r2, [r0, r1, lsl #3]
   5a2b4:	add	r1, r1, #1
   5a2b8:	cmp	r1, r4
   5a2bc:	blt	5a2b0 <fputs@plt+0x48ec8>
   5a2c0:	cmp	r4, #1
   5a2c4:	blt	5a410 <fputs@plt+0x49028>
   5a2c8:	ldr	r0, [r3]
   5a2cc:	mov	r7, #0
   5a2d0:	str	r4, [sp, #108]	; 0x6c
   5a2d4:	str	r0, [fp, #-112]	; 0xffffff90
   5a2d8:	mvn	r0, #0
   5a2dc:	ldr	r1, [fp, #-112]	; 0xffffff90
   5a2e0:	cmp	sl, #1
   5a2e4:	ldr	r6, [r1, r7, lsl #3]
   5a2e8:	blt	5a320 <fputs@plt+0x48f38>
   5a2ec:	ldr	r4, [ip, #4]
   5a2f0:	mov	r8, #0
   5a2f4:	str	r0, [sp, #112]	; 0x70
   5a2f8:	ldr	r1, [r4, r8, lsl #4]
   5a2fc:	mov	r0, r6
   5a300:	bl	1606c <fputs@plt+0x4c84>
   5a304:	cmp	r0, #0
   5a308:	beq	5a34c <fputs@plt+0x48f64>
   5a30c:	ldr	r0, [fp, #-112]	; 0xffffff90
   5a310:	add	r8, r8, #1
   5a314:	cmp	sl, r8
   5a318:	ldr	r6, [r0, r7, lsl #3]
   5a31c:	bne	5a2f8 <fputs@plt+0x48f10>
   5a320:	mov	r0, r6
   5a324:	bl	22884 <fputs@plt+0x1149c>
   5a328:	ldr	r1, [sp, #116]	; 0x74
   5a32c:	ldr	ip, [sp, #120]	; 0x78
   5a330:	cmp	r1, #0
   5a334:	bne	5a5f0 <fputs@plt+0x49208>
   5a338:	cmp	r0, #0
   5a33c:	mov	r5, #0
   5a340:	mov	r0, r7
   5a344:	bne	5a378 <fputs@plt+0x48f90>
   5a348:	b	5a5f0 <fputs@plt+0x49208>
   5a34c:	ldr	r0, [fp, #-112]	; 0xffffff90
   5a350:	ldr	ip, [sp, #120]	; 0x78
   5a354:	cmp	r7, r8
   5a358:	add	r0, r0, r7, lsl #3
   5a35c:	str	r8, [r0, #4]
   5a360:	mov	r0, #0
   5a364:	movne	r5, r0
   5a368:	ldrsh	r0, [ip, #32]
   5a36c:	cmp	r0, r8
   5a370:	ldr	r0, [sp, #112]	; 0x70
   5a374:	moveq	r0, r7
   5a378:	ldr	r4, [sp, #108]	; 0x6c
   5a37c:	add	r7, r7, #1
   5a380:	cmp	r7, r4
   5a384:	bne	5a2dc <fputs@plt+0x48ef4>
   5a388:	b	5a414 <fputs@plt+0x4902c>
   5a38c:	ldr	r0, [fp, #-116]	; 0xffffff8c
   5a390:	cmp	r0, #0
   5a394:	beq	5a21c <fputs@plt+0x48e34>
   5a398:	ldr	r0, [r5, #536]	; 0x218
   5a39c:	cmp	r0, #0
   5a3a0:	bne	5a21c <fputs@plt+0x48e34>
   5a3a4:	ldr	r0, [fp, #-116]	; 0xffffff8c
   5a3a8:	ldr	r0, [r0, #64]	; 0x40
   5a3ac:	cmp	r0, #0
   5a3b0:	bne	5a21c <fputs@plt+0x48e34>
   5a3b4:	ldr	r1, [sp, #120]	; 0x78
   5a3b8:	ldr	r6, [r5]
   5a3bc:	mov	r0, r5
   5a3c0:	bl	6c1f0 <fputs@plt+0x5ae08>
   5a3c4:	cmp	r0, #0
   5a3c8:	bne	5a21c <fputs@plt+0x48e34>
   5a3cc:	ldr	r0, [sp, #120]	; 0x78
   5a3d0:	ldrb	r0, [r0, #42]	; 0x2a
   5a3d4:	tst	r0, #16
   5a3d8:	bne	5a21c <fputs@plt+0x48e34>
   5a3dc:	ldr	r8, [fp, #8]
   5a3e0:	ldr	r7, [sp, #100]	; 0x64
   5a3e4:	cmp	r8, #10
   5a3e8:	bne	5b8f8 <fputs@plt+0x4a510>
   5a3ec:	ldr	r0, [sp, #120]	; 0x78
   5a3f0:	ldrsh	r0, [r0, #32]
   5a3f4:	cmp	r0, #0
   5a3f8:	bmi	5b8f4 <fputs@plt+0x4a50c>
   5a3fc:	ldr	r0, [sp, #120]	; 0x78
   5a400:	ldrb	r8, [r0, #43]	; 0x2b
   5a404:	cmp	r8, #10
   5a408:	moveq	r8, #2
   5a40c:	b	5b8f8 <fputs@plt+0x4a510>
   5a410:	mvn	r0, #0
   5a414:	str	r0, [sp, #112]	; 0x70
   5a418:	ldr	r0, [sp, #88]	; 0x58
   5a41c:	ldr	r8, [fp, #-116]	; 0xffffff8c
   5a420:	add	r6, r0, #1
   5a424:	cmp	r8, #0
   5a428:	beq	5a52c <fputs@plt+0x49144>
   5a42c:	ldr	r0, [sp, #84]	; 0x54
   5a430:	ldr	sl, [fp, #-104]	; 0xffffff98
   5a434:	mov	r3, #0
   5a438:	mov	r4, ip
   5a43c:	add	r7, r0, #1
   5a440:	ldr	r0, [sp, #100]	; 0x64
   5a444:	str	r7, [sl, #76]	; 0x4c
   5a448:	mov	r2, r7
   5a44c:	ldr	r1, [r0, #32]
   5a450:	str	r1, [fp, #-112]	; 0xffffff90
   5a454:	add	r1, r1, #1
   5a458:	str	r1, [sp]
   5a45c:	mov	r1, #16
   5a460:	bl	49a20 <fputs@plt+0x38638>
   5a464:	uxtb	r0, r5
   5a468:	str	r7, [fp, #-60]	; 0xffffffc4
   5a46c:	sub	r2, fp, #64	; 0x40
   5a470:	mov	r1, r8
   5a474:	mov	r5, r6
   5a478:	cmp	r0, #0
   5a47c:	movne	r0, r6
   5a480:	str	r0, [fp, #-56]	; 0xffffffc8
   5a484:	mov	r0, #13
   5a488:	strh	r0, [fp, #-64]	; 0xffffffc0
   5a48c:	ldrsh	r0, [r4, #34]	; 0x22
   5a490:	str	r0, [fp, #-52]	; 0xffffffcc
   5a494:	mov	r0, sl
   5a498:	bl	53d14 <fputs@plt+0x4292c>
   5a49c:	ldr	r8, [sp, #96]	; 0x60
   5a4a0:	ldr	sl, [sp, #92]	; 0x5c
   5a4a4:	cmp	r0, #0
   5a4a8:	bne	5a158 <fputs@plt+0x48d70>
   5a4ac:	ldrb	r0, [r9, #69]	; 0x45
   5a4b0:	mov	r2, r7
   5a4b4:	ldr	r7, [fp, #-112]	; 0xffffff90
   5a4b8:	str	r5, [sp, #68]	; 0x44
   5a4bc:	cmp	r0, #0
   5a4c0:	bne	5a158 <fputs@plt+0x48d70>
   5a4c4:	ldr	r0, [fp, #-104]	; 0xffffff98
   5a4c8:	ldr	r0, [r0, #68]	; 0x44
   5a4cc:	cmp	r0, #0
   5a4d0:	bne	5a158 <fputs@plt+0x48d70>
   5a4d4:	ldr	r0, [fp, #-56]	; 0xffffffc8
   5a4d8:	ldr	r6, [sp, #100]	; 0x64
   5a4dc:	mov	r4, #0
   5a4e0:	mov	r1, #17
   5a4e4:	mov	r3, #0
   5a4e8:	str	r4, [sp]
   5a4ec:	str	r0, [sp, #44]	; 0x2c
   5a4f0:	mov	r0, r6
   5a4f4:	bl	49a20 <fputs@plt+0x38638>
   5a4f8:	ldr	r2, [r6, #24]
   5a4fc:	strb	r4, [r2, #19]
   5a500:	str	r4, [r2, #60]	; 0x3c
   5a504:	ldr	r0, [r6, #32]
   5a508:	sub	r1, r0, #1
   5a50c:	str	r1, [r2, #96]	; 0x60
   5a510:	ldr	r2, [r6]
   5a514:	ldrb	r2, [r2, #69]	; 0x45
   5a518:	cmp	r2, #0
   5a51c:	beq	5acc8 <fputs@plt+0x498e0>
   5a520:	movw	r1, #35320	; 0x89f8
   5a524:	movt	r1, #10
   5a528:	b	5ace4 <fputs@plt+0x498fc>
   5a52c:	vmov.i32	q8, #0	; 0x00000000
   5a530:	sub	r0, fp, #100	; 0x64
   5a534:	ldr	r4, [fp, #-108]	; 0xffffff94
   5a538:	ldr	r8, [sp, #96]	; 0x60
   5a53c:	ldr	sl, [sp, #92]	; 0x5c
   5a540:	mov	r7, #0
   5a544:	mov	r5, #0
   5a548:	str	r6, [sp, #68]	; 0x44
   5a54c:	add	r1, r0, #16
   5a550:	add	r0, r0, #4
   5a554:	vst1.32	{d16-d17}, [r1]
   5a558:	vst1.32	{d16-d17}, [r0]
   5a55c:	ldr	r0, [fp, #-104]	; 0xffffff98
   5a560:	cmp	r4, #0
   5a564:	str	r0, [fp, #-100]	; 0xffffff9c
   5a568:	beq	5a594 <fputs@plt+0x491ac>
   5a56c:	ldr	r5, [r4]
   5a570:	sub	r0, fp, #100	; 0x64
   5a574:	mov	r1, r4
   5a578:	bl	66e8c <fputs@plt+0x55aa4>
   5a57c:	ldr	ip, [sp, #120]	; 0x78
   5a580:	cmp	r0, #0
   5a584:	beq	5a594 <fputs@plt+0x491ac>
   5a588:	mov	r7, #0
   5a58c:	mov	r6, #0
   5a590:	b	59fb8 <fputs@plt+0x48bd0>
   5a594:	mvn	r0, #0
   5a598:	str	r0, [sp, #72]	; 0x48
   5a59c:	mov	r0, #0
   5a5a0:	str	r0, [sp, #84]	; 0x54
   5a5a4:	cmp	r8, #0
   5a5a8:	bne	5a5b8 <fputs@plt+0x491d0>
   5a5ac:	cmp	r5, #1
   5a5b0:	ldrshge	r0, [ip, #32]
   5a5b4:	strge	r0, [sp, #112]	; 0x70
   5a5b8:	ldrsh	r0, [ip, #34]	; 0x22
   5a5bc:	cmp	r0, #1
   5a5c0:	blt	5a628 <fputs@plt+0x49240>
   5a5c4:	ldr	r1, [ip, #4]
   5a5c8:	mov	r3, #0
   5a5cc:	add	r2, r1, #15
   5a5d0:	mov	r1, #0
   5a5d4:	ldrb	r6, [r2, r3, lsl #4]
   5a5d8:	add	r3, r3, #1
   5a5dc:	cmp	r3, r0
   5a5e0:	ubfx	r6, r6, #1, #1
   5a5e4:	add	r1, r1, r6
   5a5e8:	blt	5a5d4 <fputs@plt+0x491ec>
   5a5ec:	b	5a62c <fputs@plt+0x49244>
   5a5f0:	ldr	r4, [fp, #-104]	; 0xffffff98
   5a5f4:	ldr	sl, [sp, #92]	; 0x5c
   5a5f8:	movw	r1, #7744	; 0x1e40
   5a5fc:	mov	r3, #0
   5a600:	str	r6, [sp]
   5a604:	mov	r7, #0
   5a608:	movt	r1, #9
   5a60c:	mov	r0, r4
   5a610:	mov	r2, sl
   5a614:	bl	1d2ec <fputs@plt+0xbf04>
   5a618:	ldr	r8, [sp, #96]	; 0x60
   5a61c:	mov	r0, #1
   5a620:	strb	r0, [r4, #17]
   5a624:	b	5a7fc <fputs@plt+0x49414>
   5a628:	mov	r1, #0
   5a62c:	cmp	r8, #0
   5a630:	bne	5a644 <fputs@plt+0x4925c>
   5a634:	cmp	r5, #0
   5a638:	subne	r0, r0, r1
   5a63c:	cmpne	r5, r0
   5a640:	bne	5a798 <fputs@plt+0x493b0>
   5a644:	cmp	r8, #0
   5a648:	beq	5a658 <fputs@plt+0x49270>
   5a64c:	ldr	r3, [r8, #4]
   5a650:	cmp	r5, r3
   5a654:	bne	5a6f4 <fputs@plt+0x4930c>
   5a658:	ldrb	r0, [r9, #24]
   5a65c:	mov	r1, #0
   5a660:	str	r1, [sp, #56]	; 0x38
   5a664:	tst	r0, #128	; 0x80
   5a668:	mov	r0, #0
   5a66c:	str	r0, [sp, #48]	; 0x30
   5a670:	beq	5a6a4 <fputs@plt+0x492bc>
   5a674:	ldr	r1, [fp, #-104]	; 0xffffff98
   5a678:	mov	r2, #0
   5a67c:	ldr	r0, [r1, #76]	; 0x4c
   5a680:	add	r3, r0, #1
   5a684:	mov	r0, #0
   5a688:	str	r3, [r1, #76]	; 0x4c
   5a68c:	str	r0, [sp]
   5a690:	ldr	r0, [sp, #100]	; 0x64
   5a694:	mov	r1, #22
   5a698:	str	r3, [sp, #48]	; 0x30
   5a69c:	bl	49a20 <fputs@plt+0x38638>
   5a6a0:	ldr	ip, [sp, #120]	; 0x78
   5a6a4:	ldr	r0, [sp, #104]	; 0x68
   5a6a8:	cmp	r0, #0
   5a6ac:	beq	5a70c <fputs@plt+0x49324>
   5a6b0:	ldr	r0, [sp, #84]	; 0x54
   5a6b4:	str	r7, [sp, #44]	; 0x2c
   5a6b8:	str	r5, [sp, #60]	; 0x3c
   5a6bc:	cmp	r0, #0
   5a6c0:	beq	5a7bc <fputs@plt+0x493d4>
   5a6c4:	ldr	r8, [sp, #100]	; 0x64
   5a6c8:	ldr	r2, [sp, #72]	; 0x48
   5a6cc:	mov	r0, #0
   5a6d0:	mov	r1, #108	; 0x6c
   5a6d4:	mov	r3, #0
   5a6d8:	str	r0, [sp]
   5a6dc:	mov	r0, r8
   5a6e0:	bl	49a20 <fputs@plt+0x38638>
   5a6e4:	str	r0, [sp, #32]
   5a6e8:	ldr	r0, [r8, #32]
   5a6ec:	str	r0, [sp, #40]	; 0x28
   5a6f0:	b	5a81c <fputs@plt+0x49434>
   5a6f4:	ldr	r0, [fp, #-104]	; 0xffffff98
   5a6f8:	movw	r1, #4477	; 0x117d
   5a6fc:	mov	r2, r5
   5a700:	movt	r1, #9
   5a704:	bl	1d2ec <fputs@plt+0xbf04>
   5a708:	b	5a7f8 <fputs@plt+0x49410>
   5a70c:	sub	r0, fp, #40	; 0x28
   5a710:	sub	r1, fp, #36	; 0x24
   5a714:	mov	r2, #0
   5a718:	mvn	r3, #0
   5a71c:	str	r0, [sp, #12]
   5a720:	ldr	r0, [fp, #-104]	; 0xffffff98
   5a724:	str	r3, [sp]
   5a728:	str	r2, [sp, #4]
   5a72c:	str	r1, [sp, #8]
   5a730:	mov	r1, ip
   5a734:	mov	r2, #55	; 0x37
   5a738:	mov	r3, #0
   5a73c:	bl	7bfec <fputs@plt+0x6ac04>
   5a740:	mov	r6, r0
   5a744:	mov	r0, #4
   5a748:	mov	r3, #0
   5a74c:	add	r2, r0, r6, lsl #2
   5a750:	mov	r0, r9
   5a754:	bl	238e0 <fputs@plt+0x124f8>
   5a758:	cmp	r0, #0
   5a75c:	str	r0, [sp, #56]	; 0x38
   5a760:	beq	5a7f0 <fputs@plt+0x49408>
   5a764:	cmp	r6, #1
   5a768:	blt	5a6b0 <fputs@plt+0x492c8>
   5a76c:	ldr	r3, [fp, #-104]	; 0xffffff98
   5a770:	ldr	r2, [sp, #56]	; 0x38
   5a774:	mov	r0, #0
   5a778:	ldr	r1, [r3, #76]	; 0x4c
   5a77c:	add	r1, r1, #1
   5a780:	str	r1, [r3, #76]	; 0x4c
   5a784:	str	r1, [r2, r0, lsl #2]
   5a788:	add	r0, r0, #1
   5a78c:	cmp	r6, r0
   5a790:	bne	5a778 <fputs@plt+0x49390>
   5a794:	b	5a6b0 <fputs@plt+0x492c8>
   5a798:	stm	sp, {r0, r5}
   5a79c:	ldr	r0, [fp, #-104]	; 0xffffff98
   5a7a0:	movw	r1, #7776	; 0x1e60
   5a7a4:	mov	r2, sl
   5a7a8:	mov	r3, #0
   5a7ac:	mov	r7, #0
   5a7b0:	movt	r1, #9
   5a7b4:	bl	1d2ec <fputs@plt+0xbf04>
   5a7b8:	b	5a7fc <fputs@plt+0x49414>
   5a7bc:	ldr	r0, [fp, #-116]	; 0xffffff8c
   5a7c0:	cmp	r0, #0
   5a7c4:	beq	5a808 <fputs@plt+0x49420>
   5a7c8:	ldr	r8, [sp, #100]	; 0x64
   5a7cc:	ldr	r2, [fp, #-60]	; 0xffffffc4
   5a7d0:	mov	r0, #0
   5a7d4:	mov	r1, #18
   5a7d8:	mov	r3, #0
   5a7dc:	str	r0, [sp]
   5a7e0:	mov	r0, r8
   5a7e4:	bl	49a20 <fputs@plt+0x38638>
   5a7e8:	str	r0, [sp, #40]	; 0x28
   5a7ec:	b	5a818 <fputs@plt+0x49430>
   5a7f0:	ldr	r8, [sp, #96]	; 0x60
   5a7f4:	ldr	sl, [sp, #92]	; 0x5c
   5a7f8:	mov	r7, #0
   5a7fc:	ldr	r6, [fp, #-116]	; 0xffffff8c
   5a800:	ldr	r4, [fp, #-108]	; 0xffffff94
   5a804:	b	59fb8 <fputs@plt+0x48bd0>
   5a808:	ldr	r8, [sp, #100]	; 0x64
   5a80c:	mov	r0, #0
   5a810:	str	r0, [sp, #40]	; 0x28
   5a814:	mov	r0, #0
   5a818:	str	r0, [sp, #32]
   5a81c:	mov	r0, r8
   5a820:	bl	626a8 <fputs@plt+0x512c0>
   5a824:	mov	sl, r0
   5a828:	ldrb	r0, [fp, #-68]	; 0xffffffbc
   5a82c:	ldr	r5, [fp, #-104]	; 0xffffff98
   5a830:	tst	r0, #1
   5a834:	beq	5ac1c <fputs@plt+0x49834>
   5a838:	ldr	r0, [sp, #120]	; 0x78
   5a83c:	ldr	r1, [r5, #60]	; 0x3c
   5a840:	str	sl, [sp, #36]	; 0x24
   5a844:	ldrsh	r2, [r0, #34]	; 0x22
   5a848:	add	r0, r2, #1
   5a84c:	cmp	r1, r2
   5a850:	ble	5a870 <fputs@plt+0x49488>
   5a854:	ldr	r2, [r5, #64]	; 0x40
   5a858:	sub	r1, r1, r0
   5a85c:	str	r1, [r5, #60]	; 0x3c
   5a860:	add	r0, r0, r2
   5a864:	str	r2, [sp, #64]	; 0x40
   5a868:	str	r0, [r5, #64]	; 0x40
   5a86c:	b	5a884 <fputs@plt+0x4949c>
   5a870:	ldr	r1, [r5, #76]	; 0x4c
   5a874:	add	r0, r1, r0
   5a878:	str	r0, [r5, #76]	; 0x4c
   5a87c:	add	r0, r1, #1
   5a880:	str	r0, [sp, #64]	; 0x40
   5a884:	ldr	r0, [sp, #112]	; 0x70
   5a888:	cmn	r0, #1
   5a88c:	ble	5a8bc <fputs@plt+0x494d4>
   5a890:	ldr	r0, [sp, #84]	; 0x54
   5a894:	cmp	r0, #0
   5a898:	beq	5a8d8 <fputs@plt+0x494f0>
   5a89c:	ldr	r0, [sp, #64]	; 0x40
   5a8a0:	ldr	r2, [sp, #72]	; 0x48
   5a8a4:	ldr	r3, [sp, #112]	; 0x70
   5a8a8:	mov	r1, #47	; 0x2f
   5a8ac:	str	r0, [sp]
   5a8b0:	ldr	r0, [sp, #100]	; 0x64
   5a8b4:	bl	49a20 <fputs@plt+0x38638>
   5a8b8:	b	5a8f8 <fputs@plt+0x49510>
   5a8bc:	mov	r0, #0
   5a8c0:	ldr	r3, [sp, #64]	; 0x40
   5a8c4:	mov	r1, #22
   5a8c8:	mvn	r2, #0
   5a8cc:	str	r0, [sp]
   5a8d0:	ldr	r0, [sp, #100]	; 0x64
   5a8d4:	b	5a994 <fputs@plt+0x495ac>
   5a8d8:	ldr	r0, [fp, #-108]	; 0xffffff94
   5a8dc:	ldr	r1, [sp, #112]	; 0x70
   5a8e0:	ldr	r2, [sp, #64]	; 0x40
   5a8e4:	ldr	r0, [r0, #4]
   5a8e8:	add	r1, r1, r1, lsl #2
   5a8ec:	ldr	r1, [r0, r1, lsl #2]
   5a8f0:	ldr	r0, [fp, #-104]	; 0xffffff98
   5a8f4:	bl	604d8 <fputs@plt+0x4f0f0>
   5a8f8:	ldr	r5, [sp, #100]	; 0x64
   5a8fc:	ldr	r7, [sp, #64]	; 0x40
   5a900:	mov	r4, #0
   5a904:	mov	r1, #77	; 0x4d
   5a908:	mov	r3, #0
   5a90c:	str	r4, [sp]
   5a910:	mov	r0, r5
   5a914:	mov	r2, r7
   5a918:	bl	49a20 <fputs@plt+0x38638>
   5a91c:	mov	r6, r0
   5a920:	mov	r0, r5
   5a924:	mov	r1, #22
   5a928:	mvn	r2, #0
   5a92c:	mov	r3, r7
   5a930:	str	r4, [sp]
   5a934:	bl	49a20 <fputs@plt+0x38638>
   5a938:	ldr	r0, [r5, #32]
   5a93c:	ldr	r2, [r5, #24]
   5a940:	sub	r1, r0, #1
   5a944:	str	r1, [r2, #96]	; 0x60
   5a948:	ldr	r2, [r5]
   5a94c:	ldrb	r2, [r2, #69]	; 0x45
   5a950:	cmp	r2, #0
   5a954:	beq	5a964 <fputs@plt+0x4957c>
   5a958:	movw	r1, #35320	; 0x89f8
   5a95c:	movt	r1, #10
   5a960:	b	5a97c <fputs@plt+0x49594>
   5a964:	ldr	r2, [sp, #100]	; 0x64
   5a968:	cmp	r6, #0
   5a96c:	movpl	r1, r6
   5a970:	add	r1, r1, r1, lsl #2
   5a974:	ldr	r2, [r2, #4]
   5a978:	add	r1, r2, r1, lsl #2
   5a97c:	str	r0, [r1, #8]
   5a980:	ldr	r0, [sp, #100]	; 0x64
   5a984:	ldr	r2, [sp, #64]	; 0x40
   5a988:	mov	r1, #38	; 0x26
   5a98c:	mov	r3, #0
   5a990:	str	r4, [sp]
   5a994:	bl	49a20 <fputs@plt+0x38638>
   5a998:	ldr	r5, [sp, #120]	; 0x78
   5a99c:	ldrsh	r0, [r5, #34]	; 0x22
   5a9a0:	cmp	r0, #1
   5a9a4:	blt	5ab34 <fputs@plt+0x4974c>
   5a9a8:	ldr	r0, [fp, #-108]	; 0xffffff94
   5a9ac:	ldr	r1, [sp, #84]	; 0x54
   5a9b0:	ldr	r4, [sp, #96]	; 0x60
   5a9b4:	ldr	r7, [sp, #100]	; 0x64
   5a9b8:	mov	r6, #0
   5a9bc:	mov	sl, #0
   5a9c0:	orrs	r0, r0, r1
   5a9c4:	movwne	r0, #1
   5a9c8:	str	r0, [fp, #-120]	; 0xffffff88
   5a9cc:	ldr	r0, [sp, #64]	; 0x40
   5a9d0:	add	r0, r0, #1
   5a9d4:	str	r0, [sp, #108]	; 0x6c
   5a9d8:	clz	r0, r4
   5a9dc:	lsr	r0, r0, #5
   5a9e0:	str	r0, [fp, #-112]	; 0xffffff90
   5a9e4:	cmp	r4, #0
   5a9e8:	beq	5aa24 <fputs@plt+0x4963c>
   5a9ec:	ldr	r0, [r4, #4]
   5a9f0:	cmp	r0, #1
   5a9f4:	blt	5aa20 <fputs@plt+0x49638>
   5a9f8:	ldr	r1, [r4]
   5a9fc:	mov	sl, #0
   5aa00:	add	r1, r1, #4
   5aa04:	ldr	r2, [r1, sl, lsl #3]
   5aa08:	cmp	r2, r6
   5aa0c:	beq	5aa24 <fputs@plt+0x4963c>
   5aa10:	add	sl, sl, #1
   5aa14:	cmp	sl, r0
   5aa18:	blt	5aa04 <fputs@plt+0x4961c>
   5aa1c:	b	5aa24 <fputs@plt+0x4963c>
   5aa20:	mov	sl, #0
   5aa24:	ldr	r0, [fp, #-120]	; 0xffffff88
   5aa28:	cmp	r0, #0
   5aa2c:	beq	5aa74 <fputs@plt+0x4968c>
   5aa30:	cmp	r4, #0
   5aa34:	beq	5aa44 <fputs@plt+0x4965c>
   5aa38:	ldr	r0, [r4, #4]
   5aa3c:	cmp	sl, r0
   5aa40:	bge	5aa74 <fputs@plt+0x4968c>
   5aa44:	ldr	r0, [sp, #84]	; 0x54
   5aa48:	cmp	r0, #0
   5aa4c:	beq	5aa94 <fputs@plt+0x496ac>
   5aa50:	ldr	r0, [sp, #108]	; 0x6c
   5aa54:	ldr	r2, [sp, #72]	; 0x48
   5aa58:	mov	r1, #47	; 0x2f
   5aa5c:	mov	r3, sl
   5aa60:	add	r0, r0, r6
   5aa64:	str	r0, [sp]
   5aa68:	mov	r0, r7
   5aa6c:	bl	49a20 <fputs@plt+0x38638>
   5aa70:	b	5ab14 <fputs@plt+0x4972c>
   5aa74:	ldr	r0, [sp, #108]	; 0x6c
   5aa78:	add	r2, r0, r6
   5aa7c:	ldr	r0, [r5, #4]
   5aa80:	add	r0, r0, r6, lsl #4
   5aa84:	ldr	r1, [r0, #4]
   5aa88:	ldr	r0, [fp, #-104]	; 0xffffff98
   5aa8c:	bl	604d8 <fputs@plt+0x4f0f0>
   5aa90:	b	5ab18 <fputs@plt+0x49730>
   5aa94:	ldr	r0, [fp, #-108]	; 0xffffff94
   5aa98:	add	r1, sl, sl, lsl #2
   5aa9c:	ldr	r5, [fp, #-104]	; 0xffffff98
   5aaa0:	ldr	r0, [r0, #4]
   5aaa4:	ldr	r7, [r0, r1, lsl #2]
   5aaa8:	ldr	r0, [sp, #108]	; 0x6c
   5aaac:	add	r8, r0, r6
   5aab0:	ldr	r0, [r5, #8]
   5aab4:	mov	r1, r7
   5aab8:	mov	r2, r8
   5aabc:	str	r0, [sp, #52]	; 0x34
   5aac0:	mov	r0, r5
   5aac4:	bl	604d8 <fputs@plt+0x4f0f0>
   5aac8:	ldr	r0, [r5, #76]	; 0x4c
   5aacc:	mov	r1, #30
   5aad0:	mov	r2, r8
   5aad4:	add	r3, r0, #1
   5aad8:	mov	r0, #0
   5aadc:	str	r3, [r5, #76]	; 0x4c
   5aae0:	str	r0, [sp]
   5aae4:	ldr	r0, [sp, #52]	; 0x34
   5aae8:	mov	r5, r3
   5aaec:	bl	49a20 <fputs@plt+0x38638>
   5aaf0:	str	r5, [r7, #28]
   5aaf4:	mov	r1, #157	; 0x9d
   5aaf8:	ldrb	r0, [r7]
   5aafc:	strb	r1, [r7]
   5ab00:	strb	r0, [r7, #38]	; 0x26
   5ab04:	ldr	r0, [r7, #4]
   5ab08:	bic	r0, r0, #4096	; 0x1000
   5ab0c:	str	r0, [r7, #4]
   5ab10:	ldr	r7, [sp, #100]	; 0x64
   5ab14:	ldr	r5, [sp, #120]	; 0x78
   5ab18:	ldr	r0, [fp, #-112]	; 0xffffff90
   5ab1c:	add	r6, r6, #1
   5ab20:	add	sl, sl, r0
   5ab24:	ldrsh	r0, [r5, #34]	; 0x22
   5ab28:	cmp	r6, r0
   5ab2c:	blt	5a9e4 <fputs@plt+0x495fc>
   5ab30:	uxth	r0, r0
   5ab34:	ldr	r1, [sp, #104]	; 0x68
   5ab38:	ldr	r6, [sp, #64]	; 0x40
   5ab3c:	cmp	r1, #0
   5ab40:	bne	5ab5c <fputs@plt+0x49774>
   5ab44:	ldr	r0, [sp, #100]	; 0x64
   5ab48:	add	r2, r6, #1
   5ab4c:	mov	r1, r5
   5ab50:	bl	66888 <fputs@plt+0x554a0>
   5ab54:	ldr	r5, [sp, #120]	; 0x78
   5ab58:	ldrh	r0, [r5, #34]	; 0x22
   5ab5c:	mvn	r0, r0
   5ab60:	mov	r1, #1
   5ab64:	ldr	r4, [fp, #-104]	; 0xffffff98
   5ab68:	ldr	sl, [sp, #36]	; 0x24
   5ab6c:	mov	r2, #108	; 0x6c
   5ab70:	mov	r3, #0
   5ab74:	mov	r7, #0
   5ab78:	sxtah	r0, r6, r0
   5ab7c:	stm	sp, {r1, r5}
   5ab80:	ldr	r1, [sp, #124]	; 0x7c
   5ab84:	str	r0, [sp, #8]
   5ab88:	ldr	r0, [fp, #8]
   5ab8c:	str	sl, [sp, #16]
   5ab90:	str	r0, [sp, #12]
   5ab94:	mov	r0, r4
   5ab98:	bl	7c9a0 <fputs@plt+0x6b5b8>
   5ab9c:	ldrsh	lr, [r5, #34]	; 0x22
   5aba0:	mov	r5, r4
   5aba4:	mov	r3, #0
   5aba8:	add	ip, lr, #1
   5abac:	add	r2, ip, r6
   5abb0:	add	r0, r5, r3
   5abb4:	ldr	r4, [r0, #136]	; 0x88
   5abb8:	cmp	r4, r6
   5abbc:	blt	5abfc <fputs@plt+0x49814>
   5abc0:	cmp	r4, r2
   5abc4:	bge	5abfc <fputs@plt+0x49814>
   5abc8:	ldrb	r1, [r0, #130]	; 0x82
   5abcc:	cmp	r1, #0
   5abd0:	beq	5abf8 <fputs@plt+0x49810>
   5abd4:	ldrb	r1, [r5, #19]
   5abd8:	cmp	r1, #7
   5abdc:	bhi	5abf4 <fputs@plt+0x4980c>
   5abe0:	add	r6, r1, #1
   5abe4:	add	r1, r5, r1, lsl #2
   5abe8:	strb	r6, [r5, #19]
   5abec:	ldr	r6, [sp, #64]	; 0x40
   5abf0:	str	r4, [r1, #28]
   5abf4:	strb	r7, [r0, #130]	; 0x82
   5abf8:	str	r7, [r0, #136]	; 0x88
   5abfc:	add	r3, r3, #20
   5ac00:	cmp	r3, #200	; 0xc8
   5ac04:	bne	5abb0 <fputs@plt+0x497c8>
   5ac08:	ldr	r0, [r5, #60]	; 0x3c
   5ac0c:	ldr	r8, [sp, #100]	; 0x64
   5ac10:	cmp	r0, lr
   5ac14:	strle	ip, [r5, #60]	; 0x3c
   5ac18:	strle	r6, [r5, #64]	; 0x40
   5ac1c:	ldr	r0, [sp, #104]	; 0x68
   5ac20:	cmp	r0, #0
   5ac24:	bne	5b428 <fputs@plt+0x4a040>
   5ac28:	ldr	r0, [sp, #120]	; 0x78
   5ac2c:	str	sl, [sp, #36]	; 0x24
   5ac30:	ldrb	r0, [r0, #42]	; 0x2a
   5ac34:	tst	r0, #16
   5ac38:	beq	5ac58 <fputs@plt+0x49870>
   5ac3c:	ldr	r3, [sp, #76]	; 0x4c
   5ac40:	mov	r0, #0
   5ac44:	mov	r1, #25
   5ac48:	mov	r2, #0
   5ac4c:	str	r0, [sp]
   5ac50:	mov	r0, r8
   5ac54:	bl	49a20 <fputs@plt+0x38638>
   5ac58:	ldr	r0, [sp, #112]	; 0x70
   5ac5c:	cmp	r0, #0
   5ac60:	bmi	5ac8c <fputs@plt+0x498a4>
   5ac64:	ldr	r0, [sp, #84]	; 0x54
   5ac68:	cmp	r0, #0
   5ac6c:	beq	5adc4 <fputs@plt+0x499dc>
   5ac70:	ldr	r0, [sp, #88]	; 0x58
   5ac74:	ldr	r2, [sp, #72]	; 0x48
   5ac78:	ldr	r3, [sp, #112]	; 0x70
   5ac7c:	mov	r1, #47	; 0x2f
   5ac80:	str	r0, [sp]
   5ac84:	ldr	r0, [sp, #100]	; 0x64
   5ac88:	b	5adf0 <fputs@plt+0x49a08>
   5ac8c:	ldr	r0, [sp, #120]	; 0x78
   5ac90:	ldr	r1, [sp, #116]	; 0x74
   5ac94:	ldrb	r0, [r0, #42]	; 0x2a
   5ac98:	and	r0, r0, #16
   5ac9c:	orrs	r0, r0, r1
   5aca0:	beq	5b004 <fputs@plt+0x49c1c>
   5aca4:	mov	r0, #0
   5aca8:	ldr	r3, [sp, #88]	; 0x58
   5acac:	mov	r1, #0
   5acb0:	mov	r2, #0
   5acb4:	str	r0, [fp, #-120]	; 0xffffff88
   5acb8:	ldr	r0, [sp, #100]	; 0x64
   5acbc:	str	r1, [sp]
   5acc0:	mov	r1, #25
   5acc4:	b	5b068 <fputs@plt+0x49c80>
   5acc8:	ldr	r2, [sp, #100]	; 0x64
   5accc:	cmp	r7, #0
   5acd0:	mov	r5, r7
   5acd4:	movpl	r1, r7
   5acd8:	add	r1, r1, r1, lsl #2
   5acdc:	ldr	r2, [r2, #4]
   5ace0:	add	r1, r2, r1, lsl #2
   5ace4:	str	r0, [r1, #8]
   5ace8:	ldr	r0, [fp, #-116]	; 0xffffff8c
   5acec:	ldr	r0, [r0]
   5acf0:	ldr	r0, [r0]
   5acf4:	str	r0, [sp, #60]	; 0x3c
   5acf8:	ldr	r0, [sp, #124]	; 0x7c
   5acfc:	cmp	r0, #0
   5ad00:	beq	5ad60 <fputs@plt+0x49978>
   5ad04:	ldr	r1, [fp, #-104]	; 0xffffff98
   5ad08:	ldr	r0, [r1, #72]	; 0x48
   5ad0c:	str	r0, [sp, #72]	; 0x48
   5ad10:	add	r0, r0, #1
   5ad14:	str	r0, [r1, #72]	; 0x48
   5ad18:	ldrb	r0, [r1, #19]
   5ad1c:	cmp	r0, #0
   5ad20:	beq	5ae98 <fputs@plt+0x49ab0>
   5ad24:	ldr	r2, [fp, #-104]	; 0xffffff98
   5ad28:	sub	r1, r0, #1
   5ad2c:	strb	r1, [r2, #19]
   5ad30:	uxtb	r1, r1
   5ad34:	add	r2, r2, r1, lsl #2
   5ad38:	cmp	r1, #0
   5ad3c:	ldr	sl, [r2, #28]
   5ad40:	beq	5aea8 <fputs@plt+0x49ac0>
   5ad44:	ldr	r1, [fp, #-104]	; 0xffffff98
   5ad48:	sub	r0, r0, #2
   5ad4c:	strb	r0, [r1, #19]
   5ad50:	uxtb	r0, r0
   5ad54:	add	r0, r1, r0, lsl #2
   5ad58:	ldr	r8, [r0, #28]
   5ad5c:	b	5aeb8 <fputs@plt+0x49ad0>
   5ad60:	ldr	r0, [fp, #-104]	; 0xffffff98
   5ad64:	bl	60424 <fputs@plt+0x4f03c>
   5ad68:	ldr	r1, [sp, #120]	; 0x78
   5ad6c:	ldr	r8, [r0, #32]
   5ad70:	mov	lr, #0
   5ad74:	ldrb	r2, [r1, #42]	; 0x2a
   5ad78:	mov	r1, #0
   5ad7c:	str	r1, [sp, #84]	; 0x54
   5ad80:	tst	r2, #16
   5ad84:	beq	5b7c8 <fputs@plt+0x4a3e0>
   5ad88:	ldr	r1, [sp, #120]	; 0x78
   5ad8c:	mov	lr, #0
   5ad90:	ldr	r3, [r1, #56]	; 0x38
   5ad94:	cmp	r3, #0
   5ad98:	beq	5b7c8 <fputs@plt+0x4a3e0>
   5ad9c:	ldr	r1, [fp, #-104]	; 0xffffff98
   5ada0:	ldr	r2, [r1]
   5ada4:	ldr	r6, [r3]
   5ada8:	cmp	r6, r2
   5adac:	beq	5b7c4 <fputs@plt+0x4a3dc>
   5adb0:	ldr	r3, [r3, #24]
   5adb4:	cmp	r3, #0
   5adb8:	bne	5ada4 <fputs@plt+0x499bc>
   5adbc:	mov	lr, #0
   5adc0:	b	5b7c8 <fputs@plt+0x4a3e0>
   5adc4:	ldr	r0, [fp, #-116]	; 0xffffff8c
   5adc8:	cmp	r0, #0
   5adcc:	beq	5b710 <fputs@plt+0x4a328>
   5add0:	mov	r0, #0
   5add4:	ldr	r1, [sp, #44]	; 0x2c
   5add8:	ldr	r3, [sp, #88]	; 0x58
   5addc:	str	r0, [sp]
   5ade0:	ldr	r0, [sp, #112]	; 0x70
   5ade4:	add	r2, r0, r1
   5ade8:	ldr	r0, [sp, #100]	; 0x64
   5adec:	mov	r1, #30
   5adf0:	bl	49a20 <fputs@plt+0x38638>
   5adf4:	ldr	r0, [sp, #120]	; 0x78
   5adf8:	ldrb	r0, [r0, #42]	; 0x2a
   5adfc:	tst	r0, #16
   5ae00:	bne	5ae74 <fputs@plt+0x49a8c>
   5ae04:	ldr	r7, [sp, #88]	; 0x58
   5ae08:	ldr	r4, [sp, #100]	; 0x64
   5ae0c:	mov	r0, #0
   5ae10:	mov	r1, #77	; 0x4d
   5ae14:	mov	r3, #0
   5ae18:	str	r0, [sp]
   5ae1c:	mov	r0, r4
   5ae20:	mov	r2, r7
   5ae24:	bl	49a20 <fputs@plt+0x38638>
   5ae28:	mov	r6, r0
   5ae2c:	ldr	r0, [sp, #80]	; 0x50
   5ae30:	ldr	r2, [fp, #-36]	; 0xffffffdc
   5ae34:	mov	r1, #74	; 0x4a
   5ae38:	mov	r3, r7
   5ae3c:	str	r0, [sp]
   5ae40:	mov	r0, r4
   5ae44:	bl	49a20 <fputs@plt+0x38638>
   5ae48:	ldr	r0, [r4, #32]
   5ae4c:	ldr	r2, [r4, #24]
   5ae50:	sub	r1, r0, #1
   5ae54:	str	r1, [r2, #96]	; 0x60
   5ae58:	ldr	r2, [r4]
   5ae5c:	ldrb	r2, [r2, #69]	; 0x45
   5ae60:	cmp	r2, #0
   5ae64:	beq	5b02c <fputs@plt+0x49c44>
   5ae68:	movw	r1, #35320	; 0x89f8
   5ae6c:	movt	r1, #10
   5ae70:	b	5b044 <fputs@plt+0x49c5c>
   5ae74:	ldr	r0, [sp, #100]	; 0x64
   5ae78:	mov	r1, #0
   5ae7c:	ldr	r2, [r0, #32]
   5ae80:	str	r1, [sp]
   5ae84:	mov	r1, #76	; 0x4c
   5ae88:	add	r3, r2, #2
   5ae8c:	ldr	r2, [sp, #88]	; 0x58
   5ae90:	bl	49a20 <fputs@plt+0x38638>
   5ae94:	b	5b048 <fputs@plt+0x49c60>
   5ae98:	ldr	r1, [fp, #-104]	; 0xffffff98
   5ae9c:	ldr	r0, [r1, #76]	; 0x4c
   5aea0:	add	sl, r0, #1
   5aea4:	str	sl, [r1, #76]	; 0x4c
   5aea8:	ldr	r1, [fp, #-104]	; 0xffffff98
   5aeac:	ldr	r0, [r1, #76]	; 0x4c
   5aeb0:	add	r8, r0, #1
   5aeb4:	str	r8, [r1, #76]	; 0x4c
   5aeb8:	ldr	r5, [sp, #72]	; 0x48
   5aebc:	ldr	r7, [sp, #60]	; 0x3c
   5aec0:	ldr	r4, [sp, #100]	; 0x64
   5aec4:	mov	r0, #0
   5aec8:	mov	r1, #57	; 0x39
   5aecc:	mov	r6, #0
   5aed0:	str	r0, [sp]
   5aed4:	mov	r0, r4
   5aed8:	mov	r2, r5
   5aedc:	mov	r3, r7
   5aee0:	bl	49a20 <fputs@plt+0x38638>
   5aee4:	ldr	r2, [fp, #-60]	; 0xffffffc4
   5aee8:	mov	r0, r4
   5aeec:	mov	r1, #18
   5aef0:	mov	r3, #0
   5aef4:	str	r6, [sp]
   5aef8:	bl	49a20 <fputs@plt+0x38638>
   5aefc:	ldr	r2, [sp, #44]	; 0x2c
   5af00:	mov	r6, r0
   5af04:	mov	r0, r4
   5af08:	mov	r1, #49	; 0x31
   5af0c:	mov	r3, r7
   5af10:	str	sl, [sp]
   5af14:	bl	49a20 <fputs@plt+0x38638>
   5af18:	mov	r7, #0
   5af1c:	mov	r0, r4
   5af20:	mov	r1, #74	; 0x4a
   5af24:	mov	r2, r5
   5af28:	mov	r3, r8
   5af2c:	str	r7, [sp]
   5af30:	bl	49a20 <fputs@plt+0x38638>
   5af34:	mov	r0, r4
   5af38:	mov	r1, #75	; 0x4b
   5af3c:	mov	r2, r5
   5af40:	mov	r3, sl
   5af44:	str	r8, [sp]
   5af48:	bl	49a20 <fputs@plt+0x38638>
   5af4c:	mov	r0, r4
   5af50:	mov	r1, #13
   5af54:	mov	r2, #0
   5af58:	mov	r3, r6
   5af5c:	str	r7, [sp]
   5af60:	mov	r5, r6
   5af64:	bl	49a20 <fputs@plt+0x38638>
   5af68:	ldr	r0, [r4, #32]
   5af6c:	ldr	r2, [r4, #24]
   5af70:	sub	r1, r0, #1
   5af74:	str	r1, [r2, #96]	; 0x60
   5af78:	ldr	r2, [r4]
   5af7c:	ldrb	r2, [r2, #69]	; 0x45
   5af80:	cmp	r2, #0
   5af84:	beq	5af94 <fputs@plt+0x49bac>
   5af88:	movw	r1, #35320	; 0x89f8
   5af8c:	movt	r1, #10
   5af90:	b	5afac <fputs@plt+0x49bc4>
   5af94:	ldr	r2, [sp, #100]	; 0x64
   5af98:	cmp	r5, #0
   5af9c:	movpl	r1, r5
   5afa0:	add	r1, r1, r1, lsl #2
   5afa4:	ldr	r2, [r2, #4]
   5afa8:	add	r1, r2, r1, lsl #2
   5afac:	cmp	sl, #0
   5afb0:	str	r0, [r1, #8]
   5afb4:	beq	5b758 <fputs@plt+0x4a370>
   5afb8:	ldr	r0, [fp, #-104]	; 0xffffff98
   5afbc:	ldrb	r0, [r0, #19]
   5afc0:	cmp	r0, #7
   5afc4:	bhi	5b758 <fputs@plt+0x4a370>
   5afc8:	mov	r1, #0
   5afcc:	ldr	r2, [fp, #-104]	; 0xffffff98
   5afd0:	add	r2, r2, r1
   5afd4:	ldr	r3, [r2, #136]	; 0x88
   5afd8:	cmp	r3, sl
   5afdc:	beq	5b750 <fputs@plt+0x4a368>
   5afe0:	add	r1, r1, #20
   5afe4:	cmp	r1, #200	; 0xc8
   5afe8:	bne	5afcc <fputs@plt+0x49be4>
   5afec:	ldr	r2, [fp, #-104]	; 0xffffff98
   5aff0:	add	r1, r0, #1
   5aff4:	add	r0, r2, r0, lsl #2
   5aff8:	strb	r1, [r2, #19]
   5affc:	str	sl, [r0, #28]
   5b000:	b	5b758 <fputs@plt+0x4a370>
   5b004:	ldr	r0, [sp, #80]	; 0x50
   5b008:	ldr	r2, [fp, #-36]	; 0xffffffdc
   5b00c:	ldr	r3, [sp, #88]	; 0x58
   5b010:	mov	r1, #74	; 0x4a
   5b014:	str	r0, [sp]
   5b018:	ldr	r0, [sp, #100]	; 0x64
   5b01c:	bl	49a20 <fputs@plt+0x38638>
   5b020:	mov	r0, #1
   5b024:	str	r0, [fp, #-120]	; 0xffffff88
   5b028:	b	5b06c <fputs@plt+0x49c84>
   5b02c:	ldr	r2, [sp, #100]	; 0x64
   5b030:	cmp	r6, #0
   5b034:	movpl	r1, r6
   5b038:	add	r1, r1, r1, lsl #2
   5b03c:	ldr	r2, [r2, #4]
   5b040:	add	r1, r2, r1, lsl #2
   5b044:	str	r0, [r1, #8]
   5b048:	mov	r0, #0
   5b04c:	ldr	r2, [sp, #88]	; 0x58
   5b050:	mov	r1, #0
   5b054:	mov	r3, #0
   5b058:	str	r0, [fp, #-120]	; 0xffffff88
   5b05c:	ldr	r0, [sp, #100]	; 0x64
   5b060:	str	r1, [sp]
   5b064:	mov	r1, #38	; 0x26
   5b068:	bl	49a20 <fputs@plt+0x38638>
   5b06c:	ldr	r0, [sp, #80]	; 0x50
   5b070:	cmp	r0, #1
   5b074:	blt	5b098 <fputs@plt+0x49cb0>
   5b078:	ldr	r0, [fp, #-104]	; 0xffffff98
   5b07c:	ldr	r2, [sp, #80]	; 0x50
   5b080:	ldr	r3, [sp, #88]	; 0x58
   5b084:	mov	r1, #0
   5b088:	ldr	r0, [r0, #8]
   5b08c:	str	r1, [sp]
   5b090:	mov	r1, #137	; 0x89
   5b094:	bl	49a20 <fputs@plt+0x38638>
   5b098:	ldr	r1, [sp, #120]	; 0x78
   5b09c:	ldr	r8, [sp, #96]	; 0x60
   5b0a0:	ldr	r5, [sp, #100]	; 0x64
   5b0a4:	ldr	r4, [sp, #68]	; 0x44
   5b0a8:	ldrsh	r0, [r1, #34]	; 0x22
   5b0ac:	cmp	r0, #1
   5b0b0:	blt	5b298 <fputs@plt+0x49eb0>
   5b0b4:	mov	sl, #0
   5b0b8:	mov	r0, #0
   5b0bc:	str	r0, [fp, #-112]	; 0xffffff90
   5b0c0:	ldrsh	r0, [r1, #32]
   5b0c4:	add	r2, sl, r4
   5b0c8:	cmp	sl, r0
   5b0cc:	bne	5b0ec <fputs@plt+0x49d04>
   5b0d0:	mov	r0, #0
   5b0d4:	mov	r1, #26
   5b0d8:	mov	r3, #0
   5b0dc:	str	r0, [sp]
   5b0e0:	mov	r0, r5
   5b0e4:	bl	49a20 <fputs@plt+0x38638>
   5b0e8:	b	5b1fc <fputs@plt+0x49e14>
   5b0ec:	cmp	r8, #0
   5b0f0:	beq	5b128 <fputs@plt+0x49d40>
   5b0f4:	ldr	r0, [r8, #4]
   5b0f8:	cmp	r0, #1
   5b0fc:	blt	5b148 <fputs@plt+0x49d60>
   5b100:	ldr	r3, [r8]
   5b104:	add	r6, r3, #4
   5b108:	mov	r3, #0
   5b10c:	ldr	r7, [r6, r3, lsl #3]
   5b110:	cmp	r7, sl
   5b114:	beq	5b14c <fputs@plt+0x49d64>
   5b118:	add	r3, r3, #1
   5b11c:	cmp	r3, r0
   5b120:	blt	5b10c <fputs@plt+0x49d24>
   5b124:	b	5b14c <fputs@plt+0x49d64>
   5b128:	ldr	r0, [r1, #4]
   5b12c:	add	r0, r0, sl, lsl #4
   5b130:	ldrb	r0, [r0, #15]
   5b134:	tst	r0, #2
   5b138:	bne	5b194 <fputs@plt+0x49dac>
   5b13c:	ldr	r0, [fp, #-112]	; 0xffffff90
   5b140:	sub	r3, sl, r0
   5b144:	b	5b14c <fputs@plt+0x49d64>
   5b148:	mov	r3, #0
   5b14c:	ldr	r0, [sp, #60]	; 0x3c
   5b150:	cmp	r0, #0
   5b154:	beq	5b1a0 <fputs@plt+0x49db8>
   5b158:	cmp	r3, #0
   5b15c:	bmi	5b1a0 <fputs@plt+0x49db8>
   5b160:	cmp	r8, #0
   5b164:	beq	5b174 <fputs@plt+0x49d8c>
   5b168:	ldr	r0, [r8, #4]
   5b16c:	cmp	r3, r0
   5b170:	bge	5b1a0 <fputs@plt+0x49db8>
   5b174:	ldr	r0, [sp, #84]	; 0x54
   5b178:	cmp	r0, #0
   5b17c:	beq	5b214 <fputs@plt+0x49e2c>
   5b180:	str	r2, [sp]
   5b184:	ldr	r2, [sp, #72]	; 0x48
   5b188:	mov	r0, r5
   5b18c:	mov	r1, #47	; 0x2f
   5b190:	b	5b0e4 <fputs@plt+0x49cfc>
   5b194:	ldr	r0, [fp, #-112]	; 0xffffff90
   5b198:	add	r0, r0, #1
   5b19c:	str	r0, [fp, #-112]	; 0xffffff90
   5b1a0:	ldr	r0, [r1, #4]
   5b1a4:	add	r0, r0, sl, lsl #4
   5b1a8:	ldr	r6, [r0, #4]
   5b1ac:	ldr	r0, [fp, #-104]	; 0xffffff98
   5b1b0:	ldrb	r0, [r0, #23]
   5b1b4:	cmp	r0, #0
   5b1b8:	beq	5b1f0 <fputs@plt+0x49e08>
   5b1bc:	mov	r0, r6
   5b1c0:	mov	r7, r8
   5b1c4:	mov	r8, r2
   5b1c8:	bl	6277c <fputs@plt+0x51394>
   5b1cc:	mov	r2, r8
   5b1d0:	mov	r8, r7
   5b1d4:	cmp	r0, #0
   5b1d8:	beq	5b1f0 <fputs@plt+0x49e08>
   5b1dc:	ldr	r0, [fp, #-104]	; 0xffffff98
   5b1e0:	mov	r1, r6
   5b1e4:	mov	r3, #0
   5b1e8:	bl	647d8 <fputs@plt+0x533f0>
   5b1ec:	b	5b1fc <fputs@plt+0x49e14>
   5b1f0:	ldr	r0, [fp, #-104]	; 0xffffff98
   5b1f4:	mov	r1, r6
   5b1f8:	bl	604d8 <fputs@plt+0x4f0f0>
   5b1fc:	ldr	r1, [sp, #120]	; 0x78
   5b200:	add	sl, sl, #1
   5b204:	ldrsh	r0, [r1, #34]	; 0x22
   5b208:	cmp	sl, r0
   5b20c:	blt	5b0c0 <fputs@plt+0x49cd8>
   5b210:	b	5b298 <fputs@plt+0x49eb0>
   5b214:	ldr	r0, [fp, #-116]	; 0xffffff8c
   5b218:	mov	r7, r2
   5b21c:	cmp	r0, #0
   5b220:	beq	5b240 <fputs@plt+0x49e58>
   5b224:	ldr	r0, [sp, #44]	; 0x2c
   5b228:	mov	r6, r4
   5b22c:	cmp	r0, r4
   5b230:	bne	5b268 <fputs@plt+0x49e80>
   5b234:	ldr	r8, [sp, #96]	; 0x60
   5b238:	ldr	r5, [sp, #100]	; 0x64
   5b23c:	b	5b290 <fputs@plt+0x49ea8>
   5b240:	ldr	r0, [fp, #-108]	; 0xffffff94
   5b244:	add	r1, r3, r3, lsl #2
   5b248:	mov	r2, r7
   5b24c:	ldr	r0, [r0, #4]
   5b250:	ldr	r1, [r0, r1, lsl #2]
   5b254:	ldr	r0, [fp, #-104]	; 0xffffff98
   5b258:	bl	604d8 <fputs@plt+0x4f0f0>
   5b25c:	ldr	r8, [sp, #96]	; 0x60
   5b260:	ldr	r5, [sp, #100]	; 0x64
   5b264:	b	5b1fc <fputs@plt+0x49e14>
   5b268:	mov	r0, #0
   5b26c:	ldr	r5, [sp, #100]	; 0x64
   5b270:	mov	r1, #31
   5b274:	str	r0, [sp]
   5b278:	ldr	r0, [sp, #44]	; 0x2c
   5b27c:	add	r2, r3, r0
   5b280:	mov	r0, r5
   5b284:	mov	r3, r7
   5b288:	bl	49a20 <fputs@plt+0x38638>
   5b28c:	ldr	r8, [sp, #96]	; 0x60
   5b290:	mov	r4, r6
   5b294:	b	5b1fc <fputs@plt+0x49e14>
   5b298:	ldrb	r0, [r1, #42]	; 0x2a
   5b29c:	tst	r0, #16
   5b2a0:	bne	5b364 <fputs@plt+0x49f7c>
   5b2a4:	ldr	r5, [sp, #112]	; 0x70
   5b2a8:	ldr	r2, [fp, #8]
   5b2ac:	sub	r7, fp, #100	; 0x64
   5b2b0:	ldr	r0, [fp, #-40]	; 0xffffffd8
   5b2b4:	ldr	r8, [sp, #76]	; 0x4c
   5b2b8:	ldr	sl, [sp, #36]	; 0x24
   5b2bc:	ldr	r3, [fp, #-36]	; 0xffffffdc
   5b2c0:	mov	r6, #0
   5b2c4:	str	r7, [sp, #24]
   5b2c8:	ldr	r7, [sp, #56]	; 0x38
   5b2cc:	str	r6, [sp, #8]
   5b2d0:	str	r6, [sp, #28]
   5b2d4:	mvn	r4, r5
   5b2d8:	ldr	r5, [fp, #-104]	; 0xffffff98
   5b2dc:	uxtb	r2, r2
   5b2e0:	str	r0, [sp]
   5b2e4:	str	r8, [sp, #4]
   5b2e8:	str	sl, [sp, #20]
   5b2ec:	lsr	r4, r4, #31
   5b2f0:	str	r2, [sp, #16]
   5b2f4:	mov	r2, r7
   5b2f8:	str	r4, [sp, #12]
   5b2fc:	mov	r4, r1
   5b300:	mov	r0, r5
   5b304:	bl	7f0f4 <fputs@plt+0x6dd0c>
   5b308:	mov	r0, r5
   5b30c:	mov	r1, r4
   5b310:	mov	r2, #0
   5b314:	mov	r3, r8
   5b318:	str	r6, [sp]
   5b31c:	str	r6, [sp, #4]
   5b320:	bl	7ca34 <fputs@plt+0x6b64c>
   5b324:	ldr	r0, [fp, #-100]	; 0xffffff9c
   5b328:	ldr	r1, [fp, #-120]	; 0xffffff88
   5b32c:	ldr	r3, [fp, #-40]	; 0xffffffd8
   5b330:	ldr	r2, [fp, #-36]	; 0xffffffdc
   5b334:	str	r8, [sp]
   5b338:	str	r7, [sp, #4]
   5b33c:	str	r6, [sp, #8]
   5b340:	clz	r0, r0
   5b344:	str	r1, [sp, #12]
   5b348:	mov	r1, r4
   5b34c:	lsr	r0, r0, #5
   5b350:	str	r0, [sp, #16]
   5b354:	mov	r0, r5
   5b358:	bl	801f8 <fputs@plt+0x6ee10>
   5b35c:	ldr	r8, [sp, #100]	; 0x64
   5b360:	b	5b428 <fputs@plt+0x4a040>
   5b364:	ldr	r0, [r1, #56]	; 0x38
   5b368:	mov	sl, #0
   5b36c:	cmp	r0, #0
   5b370:	beq	5b38c <fputs@plt+0x49fa4>
   5b374:	ldr	r1, [r0]
   5b378:	cmp	r1, r9
   5b37c:	beq	5b388 <fputs@plt+0x49fa0>
   5b380:	ldr	r0, [r0, #24]
   5b384:	b	5b36c <fputs@plt+0x49f84>
   5b388:	mov	sl, r0
   5b38c:	ldr	r4, [sp, #120]	; 0x78
   5b390:	ldr	r0, [fp, #-104]	; 0xffffff98
   5b394:	mov	r1, r4
   5b398:	bl	7c23c <fputs@plt+0x6ae54>
   5b39c:	ldrsh	r0, [r4, #34]	; 0x22
   5b3a0:	ldr	r1, [sp, #76]	; 0x4c
   5b3a4:	ldr	r4, [sp, #100]	; 0x64
   5b3a8:	mov	r2, #1
   5b3ac:	mov	r6, #1
   5b3b0:	str	r1, [sp]
   5b3b4:	add	r3, r0, #2
   5b3b8:	mov	r0, r4
   5b3bc:	mov	r1, #12
   5b3c0:	bl	49a20 <fputs@plt+0x38638>
   5b3c4:	mov	r1, r0
   5b3c8:	mov	r0, r4
   5b3cc:	mov	r2, sl
   5b3d0:	mvn	r3, #9
   5b3d4:	bl	1d520 <fputs@plt+0xc138>
   5b3d8:	ldr	r0, [r4]
   5b3dc:	ldrb	r0, [r0, #69]	; 0x45
   5b3e0:	cmp	r0, #0
   5b3e4:	bne	5b40c <fputs@plt+0x4a024>
   5b3e8:	ldr	r1, [sp, #100]	; 0x64
   5b3ec:	ldr	r0, [r1, #4]
   5b3f0:	ldr	r1, [r1, #32]
   5b3f4:	add	r1, r1, r1, lsl #2
   5b3f8:	add	r0, r0, r1, lsl #2
   5b3fc:	ldr	r1, [fp, #8]
   5b400:	cmp	r1, #10
   5b404:	movweq	r1, #2
   5b408:	strb	r1, [r0, #-17]	; 0xffffffef
   5b40c:	ldr	r5, [fp, #-104]	; 0xffffff98
   5b410:	ldr	r8, [sp, #100]	; 0x64
   5b414:	ldr	sl, [sp, #36]	; 0x24
   5b418:	ldr	r0, [r5, #416]	; 0x1a0
   5b41c:	cmp	r0, #0
   5b420:	moveq	r0, r5
   5b424:	strb	r6, [r0, #21]
   5b428:	ldrb	r0, [r9, #24]
   5b42c:	tst	r0, #128	; 0x80
   5b430:	beq	5b450 <fputs@plt+0x4a068>
   5b434:	ldr	r2, [sp, #48]	; 0x30
   5b438:	mov	r0, #0
   5b43c:	mov	r1, #37	; 0x25
   5b440:	mov	r3, #1
   5b444:	str	r0, [sp]
   5b448:	mov	r0, r8
   5b44c:	bl	49a20 <fputs@plt+0x38638>
   5b450:	ldr	r1, [sp, #124]	; 0x7c
   5b454:	cmp	r1, #0
   5b458:	beq	5b49c <fputs@plt+0x4a0b4>
   5b45c:	ldr	r2, [sp, #120]	; 0x78
   5b460:	ldr	r7, [sp, #88]	; 0x58
   5b464:	mov	r3, #2
   5b468:	ldrsh	r0, [r2, #34]	; 0x22
   5b46c:	str	r3, [sp]
   5b470:	str	r2, [sp, #4]
   5b474:	mov	r2, #108	; 0x6c
   5b478:	mov	r3, #0
   5b47c:	str	sl, [sp, #16]
   5b480:	mvn	r0, r0
   5b484:	add	r0, r7, r0
   5b488:	str	r0, [sp, #8]
   5b48c:	ldr	r0, [fp, #8]
   5b490:	str	r0, [sp, #12]
   5b494:	mov	r0, r5
   5b498:	bl	7c9a0 <fputs@plt+0x6b5b8>
   5b49c:	ldr	r0, [r8, #24]
   5b4a0:	ldr	r1, [r0, #120]	; 0x78
   5b4a4:	cmp	r1, #0
   5b4a8:	ldrne	r2, [r8, #32]
   5b4ac:	mvnne	r3, sl
   5b4b0:	strne	r2, [r1, r3, lsl #2]
   5b4b4:	ldr	r1, [r8, #32]
   5b4b8:	sub	r1, r1, #1
   5b4bc:	str	r1, [r0, #96]	; 0x60
   5b4c0:	ldr	r0, [sp, #84]	; 0x54
   5b4c4:	cmp	r0, #0
   5b4c8:	beq	5b514 <fputs@plt+0x4a12c>
   5b4cc:	ldr	r2, [sp, #72]	; 0x48
   5b4d0:	ldr	r3, [sp, #40]	; 0x28
   5b4d4:	mov	r6, #0
   5b4d8:	mov	r0, r8
   5b4dc:	mov	r1, #7
   5b4e0:	str	r6, [sp]
   5b4e4:	bl	49a20 <fputs@plt+0x38638>
   5b4e8:	ldr	r0, [r8, #32]
   5b4ec:	ldr	r2, [r8, #24]
   5b4f0:	sub	r1, r0, #1
   5b4f4:	str	r1, [r2, #96]	; 0x60
   5b4f8:	ldr	r2, [r8]
   5b4fc:	ldrb	r2, [r2, #69]	; 0x45
   5b500:	cmp	r2, #0
   5b504:	beq	5b56c <fputs@plt+0x4a184>
   5b508:	movw	r1, #35320	; 0x89f8
   5b50c:	movt	r1, #10
   5b510:	b	5b584 <fputs@plt+0x4a19c>
   5b514:	ldr	r0, [fp, #-116]	; 0xffffff8c
   5b518:	cmp	r0, #0
   5b51c:	beq	5b5c4 <fputs@plt+0x4a1dc>
   5b520:	ldr	r3, [sp, #40]	; 0x28
   5b524:	mov	r0, #0
   5b528:	mov	r1, #13
   5b52c:	mov	r2, #0
   5b530:	str	r0, [sp]
   5b534:	mov	r0, r8
   5b538:	bl	49a20 <fputs@plt+0x38638>
   5b53c:	ldr	r0, [r8, #32]
   5b540:	ldr	r2, [r8, #24]
   5b544:	mov	r3, r8
   5b548:	sub	r1, r0, #1
   5b54c:	str	r1, [r2, #96]	; 0x60
   5b550:	ldr	r2, [r8]
   5b554:	ldrb	r2, [r2, #69]	; 0x45
   5b558:	cmp	r2, #0
   5b55c:	beq	5b5a4 <fputs@plt+0x4a1bc>
   5b560:	movw	r1, #35320	; 0x89f8
   5b564:	movt	r1, #10
   5b568:	b	5b5bc <fputs@plt+0x4a1d4>
   5b56c:	ldr	r2, [sp, #32]
   5b570:	cmp	r2, #0
   5b574:	movpl	r1, r2
   5b578:	ldr	r2, [r8, #4]
   5b57c:	add	r1, r1, r1, lsl #2
   5b580:	add	r1, r2, r1, lsl #2
   5b584:	ldr	r2, [sp, #72]	; 0x48
   5b588:	str	r0, [r1, #8]
   5b58c:	mov	r0, r8
   5b590:	mov	r1, #61	; 0x3d
   5b594:	mov	r3, #0
   5b598:	str	r6, [sp]
   5b59c:	bl	49a20 <fputs@plt+0x38638>
   5b5a0:	b	5b5c4 <fputs@plt+0x4a1dc>
   5b5a4:	ldr	r2, [sp, #32]
   5b5a8:	cmp	r2, #0
   5b5ac:	movpl	r1, r2
   5b5b0:	ldr	r2, [r3, #4]
   5b5b4:	add	r1, r1, r1, lsl #2
   5b5b8:	add	r1, r2, r1, lsl #2
   5b5bc:	mov	r8, r3
   5b5c0:	str	r0, [r1, #8]
   5b5c4:	ldr	r0, [sp, #104]	; 0x68
   5b5c8:	cmp	r0, #0
   5b5cc:	ldr	r0, [sp, #120]	; 0x78
   5b5d0:	ldrbeq	r0, [r0, #42]	; 0x2a
   5b5d4:	andseq	r0, r0, #16
   5b5d8:	beq	5b6a0 <fputs@plt+0x4a2b8>
   5b5dc:	ldr	r4, [fp, #-104]	; 0xffffff98
   5b5e0:	ldrb	r0, [r4, #18]
   5b5e4:	cmp	r0, #0
   5b5e8:	bne	5b608 <fputs@plt+0x4a220>
   5b5ec:	ldr	r0, [r4, #420]	; 0x1a4
   5b5f0:	cmp	r0, #0
   5b5f4:	bne	5b608 <fputs@plt+0x4a220>
   5b5f8:	ldr	r0, [r4, #412]	; 0x19c
   5b5fc:	cmp	r0, #0
   5b600:	movne	r0, r4
   5b604:	blne	7efc8 <fputs@plt+0x6dbe0>
   5b608:	ldrb	r0, [r9, #24]
   5b60c:	tst	r0, #128	; 0x80
   5b610:	beq	5b688 <fputs@plt+0x4a2a0>
   5b614:	ldrb	r0, [r4, #18]
   5b618:	cmp	r0, #0
   5b61c:	bne	5b688 <fputs@plt+0x4a2a0>
   5b620:	ldr	r0, [r4, #420]	; 0x1a4
   5b624:	cmp	r0, #0
   5b628:	bne	5b688 <fputs@plt+0x4a2a0>
   5b62c:	ldr	r2, [sp, #48]	; 0x30
   5b630:	mov	r6, r8
   5b634:	mov	r4, #0
   5b638:	mov	r1, #33	; 0x21
   5b63c:	mov	r3, #1
   5b640:	mov	r5, r8
   5b644:	mov	r0, r6
   5b648:	str	r4, [sp]
   5b64c:	bl	49a20 <fputs@plt+0x38638>
   5b650:	mov	r0, r6
   5b654:	mov	r1, #1
   5b658:	bl	4a750 <fputs@plt+0x39368>
   5b65c:	ldr	r0, [r6]
   5b660:	ldrb	r0, [r0, #69]	; 0x45
   5b664:	cmp	r0, #0
   5b668:	bne	5b688 <fputs@plt+0x4a2a0>
   5b66c:	ldr	r0, [r6, #16]
   5b670:	movw	r1, #7828	; 0x1e94
   5b674:	mvn	r2, #0
   5b678:	mov	r3, #1
   5b67c:	str	r4, [sp]
   5b680:	movt	r1, #9
   5b684:	bl	1a320 <fputs@plt+0x8f38>
   5b688:	ldr	r8, [sp, #96]	; 0x60
   5b68c:	ldr	sl, [sp, #92]	; 0x5c
   5b690:	ldr	r6, [fp, #-116]	; 0xffffff8c
   5b694:	ldr	r4, [fp, #-108]	; 0xffffff94
   5b698:	ldr	r7, [sp, #56]	; 0x38
   5b69c:	b	59fb8 <fputs@plt+0x48bd0>
   5b6a0:	ldr	r2, [fp, #-36]	; 0xffffffdc
   5b6a4:	ldr	r0, [fp, #-40]	; 0xffffffd8
   5b6a8:	cmp	r2, r0
   5b6ac:	bge	5b6c8 <fputs@plt+0x4a2e0>
   5b6b0:	mov	r0, #0
   5b6b4:	mov	r1, #61	; 0x3d
   5b6b8:	mov	r3, #0
   5b6bc:	str	r0, [sp]
   5b6c0:	mov	r0, r8
   5b6c4:	bl	49a20 <fputs@plt+0x38638>
   5b6c8:	ldr	r0, [sp, #120]	; 0x78
   5b6cc:	ldr	r6, [r0, #8]
   5b6d0:	cmp	r6, #0
   5b6d4:	beq	5b5dc <fputs@plt+0x4a1f4>
   5b6d8:	mov	r7, #0
   5b6dc:	mov	r4, #0
   5b6e0:	ldr	r0, [fp, #-40]	; 0xffffffd8
   5b6e4:	mov	r1, #61	; 0x3d
   5b6e8:	mov	r3, #0
   5b6ec:	str	r7, [sp]
   5b6f0:	add	r2, r4, r0
   5b6f4:	mov	r0, r8
   5b6f8:	bl	49a20 <fputs@plt+0x38638>
   5b6fc:	ldr	r6, [r6, #20]
   5b700:	add	r4, r4, #1
   5b704:	cmp	r6, #0
   5b708:	bne	5b6e0 <fputs@plt+0x4a2f8>
   5b70c:	b	5b5dc <fputs@plt+0x4a1f4>
   5b710:	ldr	r0, [fp, #-108]	; 0xffffff94
   5b714:	ldr	r1, [sp, #112]	; 0x70
   5b718:	ldr	r2, [sp, #88]	; 0x58
   5b71c:	ldr	r0, [r0, #4]
   5b720:	add	r1, r1, r1, lsl #2
   5b724:	ldr	r1, [r0, r1, lsl #2]
   5b728:	ldr	r0, [fp, #-104]	; 0xffffff98
   5b72c:	bl	604d8 <fputs@plt+0x4f0f0>
   5b730:	ldr	r0, [sp, #100]	; 0x64
   5b734:	ldr	r0, [r0]
   5b738:	ldrb	r0, [r0, #69]	; 0x45
   5b73c:	cmp	r0, #0
   5b740:	beq	5b898 <fputs@plt+0x4a4b0>
   5b744:	movw	r0, #35320	; 0x89f8
   5b748:	movt	r0, #10
   5b74c:	b	5b8b4 <fputs@plt+0x4a4cc>
   5b750:	mov	r0, #1
   5b754:	strb	r0, [r2, #130]	; 0x82
   5b758:	mov	r0, #1
   5b75c:	cmp	r8, #0
   5b760:	str	r0, [sp, #84]	; 0x54
   5b764:	beq	5b880 <fputs@plt+0x4a498>
   5b768:	ldr	r0, [fp, #-104]	; 0xffffff98
   5b76c:	ldrb	r0, [r0, #19]
   5b770:	cmp	r0, #7
   5b774:	bhi	5b880 <fputs@plt+0x4a498>
   5b778:	ldr	r7, [fp, #-104]	; 0xffffff98
   5b77c:	mov	r1, #0
   5b780:	add	r2, r7, r1
   5b784:	ldr	r3, [r2, #136]	; 0x88
   5b788:	cmp	r3, r8
   5b78c:	beq	5b7b0 <fputs@plt+0x4a3c8>
   5b790:	add	r1, r1, #20
   5b794:	cmp	r1, #200	; 0xc8
   5b798:	bne	5b780 <fputs@plt+0x4a398>
   5b79c:	add	r1, r0, #1
   5b7a0:	add	r0, r7, r0, lsl #2
   5b7a4:	strb	r1, [r7, #19]
   5b7a8:	str	r8, [r0, #28]
   5b7ac:	b	5b880 <fputs@plt+0x4a498>
   5b7b0:	mov	r1, #1
   5b7b4:	mov	r0, #1
   5b7b8:	str	r0, [sp, #84]	; 0x54
   5b7bc:	strb	r1, [r2, #130]	; 0x82
   5b7c0:	b	5b880 <fputs@plt+0x4a498>
   5b7c4:	mov	lr, r3
   5b7c8:	cmp	r8, #2
   5b7cc:	blt	5b878 <fputs@plt+0x4a490>
   5b7d0:	ldr	r2, [r0]
   5b7d4:	movw	ip, #35320	; 0x89f8
   5b7d8:	mov	r6, #1
   5b7dc:	movt	ip, #10
   5b7e0:	ldrb	r3, [r2, #69]	; 0x45
   5b7e4:	cmp	r3, #0
   5b7e8:	mov	r4, ip
   5b7ec:	bne	5b7fc <fputs@plt+0x4a414>
   5b7f0:	ldr	r2, [r0, #4]
   5b7f4:	add	r4, r6, r6, lsl #2
   5b7f8:	add	r4, r2, r4, lsl #2
   5b7fc:	ldrb	r2, [r4]
   5b800:	cmp	r2, #152	; 0x98
   5b804:	beq	5b858 <fputs@plt+0x4a470>
   5b808:	cmp	r2, #54	; 0x36
   5b80c:	bne	5b864 <fputs@plt+0x4a47c>
   5b810:	ldr	r2, [r4, #12]
   5b814:	ldr	r1, [fp, #-120]	; 0xffffff88
   5b818:	cmp	r2, r1
   5b81c:	bne	5b864 <fputs@plt+0x4a47c>
   5b820:	ldr	r1, [sp, #120]	; 0x78
   5b824:	ldr	r4, [r4, #8]
   5b828:	ldr	r2, [r1, #28]
   5b82c:	cmp	r4, r2
   5b830:	beq	5ad04 <fputs@plt+0x4991c>
   5b834:	ldr	r1, [sp, #120]	; 0x78
   5b838:	ldr	r2, [r1, #8]
   5b83c:	cmp	r2, #0
   5b840:	beq	5b864 <fputs@plt+0x4a47c>
   5b844:	ldr	r1, [r2, #44]	; 0x2c
   5b848:	cmp	r4, r1
   5b84c:	beq	5ad04 <fputs@plt+0x4991c>
   5b850:	ldr	r2, [r2, #20]
   5b854:	b	5b83c <fputs@plt+0x4a454>
   5b858:	ldr	r1, [r4, #16]
   5b85c:	cmp	r1, lr
   5b860:	beq	5ad04 <fputs@plt+0x4991c>
   5b864:	add	r6, r6, #1
   5b868:	mov	r1, #0
   5b86c:	cmp	r6, r8
   5b870:	str	r1, [sp, #84]	; 0x54
   5b874:	bne	5b7e4 <fputs@plt+0x4a3fc>
   5b878:	mov	r0, #0
   5b87c:	str	r0, [sp, #72]	; 0x48
   5b880:	ldr	r8, [sp, #96]	; 0x60
   5b884:	ldr	sl, [sp, #92]	; 0x5c
   5b888:	ldr	ip, [sp, #120]	; 0x78
   5b88c:	ldr	r7, [sp, #44]	; 0x2c
   5b890:	ldr	r5, [sp, #60]	; 0x3c
   5b894:	b	5a5a4 <fputs@plt+0x491bc>
   5b898:	ldr	r1, [sp, #100]	; 0x64
   5b89c:	ldr	r0, [r1, #4]
   5b8a0:	ldr	r1, [r1, #32]
   5b8a4:	add	r1, r1, r1, lsl #2
   5b8a8:	add	r0, r0, r1, lsl #2
   5b8ac:	subs	r0, r0, #20
   5b8b0:	beq	5adf4 <fputs@plt+0x49a0c>
   5b8b4:	ldrb	r1, [r0]
   5b8b8:	cmp	r1, #25
   5b8bc:	bne	5adf4 <fputs@plt+0x49a0c>
   5b8c0:	ldr	r1, [sp, #120]	; 0x78
   5b8c4:	ldrb	r1, [r1, #42]	; 0x2a
   5b8c8:	tst	r1, #16
   5b8cc:	bne	5adf4 <fputs@plt+0x49a0c>
   5b8d0:	mov	r1, #74	; 0x4a
   5b8d4:	strb	r1, [r0]
   5b8d8:	ldr	r1, [fp, #-36]	; 0xffffffdc
   5b8dc:	str	r1, [r0, #4]
   5b8e0:	ldr	r1, [sp, #88]	; 0x58
   5b8e4:	str	r1, [r0, #8]
   5b8e8:	ldr	r1, [sp, #80]	; 0x50
   5b8ec:	str	r1, [r0, #12]
   5b8f0:	b	5b020 <fputs@plt+0x49c38>
   5b8f4:	mov	r8, #2
   5b8f8:	ldr	r0, [fp, #-116]	; 0xffffff8c
   5b8fc:	ldr	r5, [fp, #-104]	; 0xffffff98
   5b900:	ldr	r0, [r0, #28]
   5b904:	ldr	r1, [r0]
   5b908:	cmp	r1, #1
   5b90c:	bne	5a21c <fputs@plt+0x48e34>
   5b910:	ldr	r1, [r0, #28]
   5b914:	cmp	r1, #0
   5b918:	bne	5a21c <fputs@plt+0x48e34>
   5b91c:	ldr	r1, [fp, #-116]	; 0xffffff8c
   5b920:	ldr	r1, [r1, #32]
   5b924:	cmp	r1, #0
   5b928:	bne	5a21c <fputs@plt+0x48e34>
   5b92c:	ldr	r1, [fp, #-116]	; 0xffffff8c
   5b930:	ldr	r1, [r1, #44]	; 0x2c
   5b934:	cmp	r1, #0
   5b938:	bne	5a21c <fputs@plt+0x48e34>
   5b93c:	ldr	r1, [fp, #-116]	; 0xffffff8c
   5b940:	ldr	r1, [r1, #36]	; 0x24
   5b944:	cmp	r1, #0
   5b948:	bne	5a21c <fputs@plt+0x48e34>
   5b94c:	ldr	r1, [fp, #-116]	; 0xffffff8c
   5b950:	ldr	r1, [r1, #56]	; 0x38
   5b954:	cmp	r1, #0
   5b958:	bne	5a21c <fputs@plt+0x48e34>
   5b95c:	ldr	r1, [fp, #-116]	; 0xffffff8c
   5b960:	ldr	r1, [r1, #48]	; 0x30
   5b964:	cmp	r1, #0
   5b968:	bne	5a21c <fputs@plt+0x48e34>
   5b96c:	ldr	r1, [fp, #-116]	; 0xffffff8c
   5b970:	ldrb	r1, [r1, #8]
   5b974:	tst	r1, #1
   5b978:	bne	5a21c <fputs@plt+0x48e34>
   5b97c:	ldr	r1, [fp, #-116]	; 0xffffff8c
   5b980:	ldr	r1, [r1]
   5b984:	ldr	r2, [r1]
   5b988:	cmp	r2, #1
   5b98c:	bne	5a21c <fputs@plt+0x48e34>
   5b990:	ldr	r1, [r1, #4]
   5b994:	ldr	r1, [r1]
   5b998:	ldrb	r1, [r1]
   5b99c:	cmp	r1, #158	; 0x9e
   5b9a0:	bne	5a21c <fputs@plt+0x48e34>
   5b9a4:	add	r2, r0, #8
   5b9a8:	mov	r0, r5
   5b9ac:	mov	r1, #0
   5b9b0:	bl	6a37c <fputs@plt+0x58f94>
   5b9b4:	cmp	r0, #0
   5b9b8:	str	r0, [sp, #112]	; 0x70
   5b9bc:	beq	5a21c <fputs@plt+0x48e34>
   5b9c0:	ldr	r0, [sp, #120]	; 0x78
   5b9c4:	ldr	r1, [sp, #112]	; 0x70
   5b9c8:	cmp	r1, r0
   5b9cc:	beq	5a21c <fputs@plt+0x48e34>
   5b9d0:	ldr	r0, [sp, #112]	; 0x70
   5b9d4:	ldrb	r0, [r0, #42]	; 0x2a
   5b9d8:	tst	r0, #16
   5b9dc:	bne	5a21c <fputs@plt+0x48e34>
   5b9e0:	ldr	r1, [sp, #120]	; 0x78
   5b9e4:	mov	r2, #1
   5b9e8:	bic	r0, r2, r0, lsr #5
   5b9ec:	ldrb	r1, [r1, #42]	; 0x2a
   5b9f0:	bic	r1, r2, r1, lsr #5
   5b9f4:	cmp	r0, r1
   5b9f8:	bne	5a21c <fputs@plt+0x48e34>
   5b9fc:	ldr	r0, [sp, #112]	; 0x70
   5ba00:	ldr	r0, [r0, #12]
   5ba04:	cmp	r0, #0
   5ba08:	bne	5a21c <fputs@plt+0x48e34>
   5ba0c:	ldr	r0, [sp, #120]	; 0x78
   5ba10:	ldr	r1, [sp, #112]	; 0x70
   5ba14:	ldrh	r0, [r0, #34]	; 0x22
   5ba18:	ldrh	r1, [r1, #34]	; 0x22
   5ba1c:	cmp	r0, r1
   5ba20:	bne	5a21c <fputs@plt+0x48e34>
   5ba24:	ldr	r1, [sp, #112]	; 0x70
   5ba28:	ldr	r2, [sp, #120]	; 0x78
   5ba2c:	ldrh	r1, [r1, #32]
   5ba30:	ldrh	r2, [r2, #32]
   5ba34:	cmp	r2, r1
   5ba38:	bne	5a21c <fputs@plt+0x48e34>
   5ba3c:	sxth	r0, r0
   5ba40:	cmp	r0, #1
   5ba44:	blt	5bb50 <fputs@plt+0x4a768>
   5ba48:	rsb	r0, r0, #0
   5ba4c:	str	r0, [sp, #80]	; 0x50
   5ba50:	ldr	r0, [sp, #112]	; 0x70
   5ba54:	ldr	r0, [r0, #4]
   5ba58:	str	r0, [sp, #88]	; 0x58
   5ba5c:	ldr	r0, [sp, #120]	; 0x78
   5ba60:	ldr	r0, [r0, #4]
   5ba64:	str	r0, [sp, #84]	; 0x54
   5ba68:	mov	r0, #0
   5ba6c:	str	r0, [sp, #108]	; 0x6c
   5ba70:	ldr	r0, [sp, #88]	; 0x58
   5ba74:	ldr	r2, [sp, #108]	; 0x6c
   5ba78:	ldr	r1, [sp, #84]	; 0x54
   5ba7c:	ldr	r5, [fp, #-104]	; 0xffffff98
   5ba80:	sub	r4, r1, r2, lsl #4
   5ba84:	sub	r0, r0, r2, lsl #4
   5ba88:	mov	sl, r0
   5ba8c:	ldrb	r0, [r0, #13]
   5ba90:	ldrb	r1, [r4, #13]
   5ba94:	cmp	r1, r0
   5ba98:	bne	5a21c <fputs@plt+0x48e34>
   5ba9c:	ldr	r0, [r4, #8]
   5baa0:	ldr	r1, [sl, #8]
   5baa4:	cmp	r0, #0
   5baa8:	beq	5bac4 <fputs@plt+0x4a6dc>
   5baac:	ldr	r5, [fp, #-104]	; 0xffffff98
   5bab0:	cmp	r1, #0
   5bab4:	beq	5a21c <fputs@plt+0x48e34>
   5bab8:	bl	1606c <fputs@plt+0x4c84>
   5babc:	mov	r1, r0
   5bac0:	b	5bacc <fputs@plt+0x4a6e4>
   5bac4:	cmp	r1, #0
   5bac8:	mvnne	r1, #0
   5bacc:	ldr	r5, [fp, #-104]	; 0xffffff98
   5bad0:	cmp	r1, #0
   5bad4:	bne	5a21c <fputs@plt+0x48e34>
   5bad8:	ldrb	r0, [r4, #12]
   5badc:	cmp	r0, #0
   5bae0:	beq	5baf0 <fputs@plt+0x4a708>
   5bae4:	ldrb	r0, [sl, #12]
   5bae8:	cmp	r0, #0
   5baec:	beq	5a21c <fputs@plt+0x48e34>
   5baf0:	ldr	r0, [sp, #108]	; 0x6c
   5baf4:	cmp	r0, #0
   5baf8:	beq	5bb38 <fputs@plt+0x4a750>
   5bafc:	ldr	r0, [sl, #4]
   5bb00:	ldr	r2, [r4, #4]
   5bb04:	clz	r1, r0
   5bb08:	clz	r3, r2
   5bb0c:	lsr	r1, r1, #5
   5bb10:	lsr	r3, r3, #5
   5bb14:	teq	r3, r1
   5bb18:	bne	5a21c <fputs@plt+0x48e34>
   5bb1c:	cmp	r2, #0
   5bb20:	beq	5bb38 <fputs@plt+0x4a750>
   5bb24:	ldr	r1, [r0, #8]
   5bb28:	ldr	r0, [r2, #8]
   5bb2c:	bl	113c4 <strcmp@plt>
   5bb30:	cmp	r0, #0
   5bb34:	bne	5a21c <fputs@plt+0x48e34>
   5bb38:	ldr	r1, [sp, #108]	; 0x6c
   5bb3c:	ldr	r0, [sp, #80]	; 0x50
   5bb40:	sub	r1, r1, #1
   5bb44:	cmp	r0, r1
   5bb48:	str	r1, [sp, #108]	; 0x6c
   5bb4c:	bne	5ba70 <fputs@plt+0x4a688>
   5bb50:	ldr	r0, [sp, #120]	; 0x78
   5bb54:	ldr	r4, [r0, #8]
   5bb58:	cmp	r4, #0
   5bb5c:	beq	5bbd8 <fputs@plt+0x4a7f0>
   5bb60:	ldr	r0, [sp, #112]	; 0x70
   5bb64:	ldr	r5, [fp, #-104]	; 0xffffff98
   5bb68:	ldr	r0, [r0, #8]
   5bb6c:	cmp	r0, #0
   5bb70:	str	r0, [sp, #108]	; 0x6c
   5bb74:	beq	5a21c <fputs@plt+0x48e34>
   5bb78:	ldr	r5, [fp, #-104]	; 0xffffff98
   5bb7c:	mov	r0, #0
   5bb80:	str	r0, [sp, #80]	; 0x50
   5bb84:	ldrb	r0, [r4, #54]	; 0x36
   5bb88:	ldr	sl, [sp, #108]	; 0x6c
   5bb8c:	cmp	r0, #0
   5bb90:	ldr	r0, [sp, #80]	; 0x50
   5bb94:	movne	r0, #1
   5bb98:	str	r0, [sp, #80]	; 0x50
   5bb9c:	mov	r0, r4
   5bba0:	mov	r1, sl
   5bba4:	bl	805e8 <fputs@plt+0x6f200>
   5bba8:	cmp	r0, #0
   5bbac:	bne	5bbc8 <fputs@plt+0x4a7e0>
   5bbb0:	mov	r0, sl
   5bbb4:	ldr	r0, [sl, #20]
   5bbb8:	mov	sl, r0
   5bbbc:	cmp	r0, #0
   5bbc0:	bne	5bb9c <fputs@plt+0x4a7b4>
   5bbc4:	b	5a21c <fputs@plt+0x48e34>
   5bbc8:	ldr	r4, [r4, #20]
   5bbcc:	cmp	r4, #0
   5bbd0:	bne	5bb84 <fputs@plt+0x4a79c>
   5bbd4:	b	5bbe0 <fputs@plt+0x4a7f8>
   5bbd8:	mov	r0, #0
   5bbdc:	str	r0, [sp, #80]	; 0x50
   5bbe0:	ldr	r0, [sp, #120]	; 0x78
   5bbe4:	ldr	r5, [fp, #-104]	; 0xffffff98
   5bbe8:	ldr	r1, [r0, #24]
   5bbec:	cmp	r1, #0
   5bbf0:	beq	5bc0c <fputs@plt+0x4a824>
   5bbf4:	ldr	r0, [sp, #112]	; 0x70
   5bbf8:	mvn	r2, #0
   5bbfc:	ldr	r0, [r0, #24]
   5bc00:	bl	64be4 <fputs@plt+0x537fc>
   5bc04:	cmp	r0, #0
   5bc08:	bne	5a21c <fputs@plt+0x48e34>
   5bc0c:	ldr	r0, [r6, #24]
   5bc10:	tst	r0, #524288	; 0x80000
   5bc14:	beq	5bc28 <fputs@plt+0x4a840>
   5bc18:	ldr	r1, [sp, #120]	; 0x78
   5bc1c:	ldr	r1, [r1, #16]
   5bc20:	cmp	r1, #0
   5bc24:	bne	5a21c <fputs@plt+0x48e34>
   5bc28:	tst	r0, #128	; 0x80
   5bc2c:	bne	5a21c <fputs@plt+0x48e34>
   5bc30:	ldr	r0, [sp, #112]	; 0x70
   5bc34:	ldr	r0, [r0, #64]	; 0x40
   5bc38:	cmp	r0, #0
   5bc3c:	beq	5bc98 <fputs@plt+0x4a8b0>
   5bc40:	ldr	r1, [r6, #20]
   5bc44:	cmp	r1, #1
   5bc48:	blt	5bc90 <fputs@plt+0x4a8a8>
   5bc4c:	ldr	r2, [r6, #16]
   5bc50:	mov	r3, #0
   5bc54:	str	r3, [fp, #-112]	; 0xffffff90
   5bc58:	add	r2, r2, #12
   5bc5c:	ldr	r3, [fp, #-112]	; 0xffffff90
   5bc60:	ldr	r3, [r2, r3, lsl #4]
   5bc64:	cmp	r3, r0
   5bc68:	beq	5bc98 <fputs@plt+0x4a8b0>
   5bc6c:	ldr	r3, [fp, #-112]	; 0xffffff90
   5bc70:	mov	r4, r3
   5bc74:	add	r4, r3, #1
   5bc78:	cmp	r1, r4
   5bc7c:	mov	r3, r4
   5bc80:	str	r4, [fp, #-112]	; 0xffffff90
   5bc84:	bne	5bc5c <fputs@plt+0x4a874>
   5bc88:	str	r1, [fp, #-112]	; 0xffffff90
   5bc8c:	b	5bc98 <fputs@plt+0x4a8b0>
   5bc90:	mov	r0, #0
   5bc94:	str	r0, [fp, #-112]	; 0xffffff90
   5bc98:	ldr	r4, [fp, #-104]	; 0xffffff98
   5bc9c:	mov	r0, r4
   5bca0:	bl	60424 <fputs@plt+0x4f03c>
   5bca4:	ldr	r1, [fp, #-112]	; 0xffffff90
   5bca8:	str	r0, [sp, #108]	; 0x6c
   5bcac:	mov	r0, r4
   5bcb0:	bl	65ea8 <fputs@plt+0x54ac0>
   5bcb4:	ldr	r5, [r4, #72]	; 0x48
   5bcb8:	ldr	r1, [fp, #-120]	; 0xffffff88
   5bcbc:	ldr	r2, [sp, #120]	; 0x78
   5bcc0:	add	r0, r5, #2
   5bcc4:	str	r0, [r4, #72]	; 0x48
   5bcc8:	mov	r0, r4
   5bccc:	bl	8054c <fputs@plt+0x6f164>
   5bcd0:	str	r0, [sp, #72]	; 0x48
   5bcd4:	add	r0, r5, #1
   5bcd8:	str	r5, [sp, #88]	; 0x58
   5bcdc:	str	r0, [sp, #84]	; 0x54
   5bce0:	ldrb	r0, [r4, #19]
   5bce4:	cmp	r0, #0
   5bce8:	beq	5bd30 <fputs@plt+0x4a948>
   5bcec:	ldr	r2, [fp, #-104]	; 0xffffff98
   5bcf0:	sub	r1, r0, #1
   5bcf4:	strb	r1, [r2, #19]
   5bcf8:	uxtb	r1, r1
   5bcfc:	add	r2, r2, r1, lsl #2
   5bd00:	cmp	r1, #0
   5bd04:	ldr	r2, [r2, #28]
   5bd08:	str	r2, [sp, #76]	; 0x4c
   5bd0c:	beq	5bd44 <fputs@plt+0x4a95c>
   5bd10:	ldr	r1, [fp, #-104]	; 0xffffff98
   5bd14:	sub	r0, r0, #2
   5bd18:	strb	r0, [r1, #19]
   5bd1c:	uxtb	r0, r0
   5bd20:	add	r0, r1, r0, lsl #2
   5bd24:	ldr	r0, [r0, #28]
   5bd28:	str	r0, [sp, #64]	; 0x40
   5bd2c:	b	5bd58 <fputs@plt+0x4a970>
   5bd30:	ldr	r1, [fp, #-104]	; 0xffffff98
   5bd34:	ldr	r0, [r1, #76]	; 0x4c
   5bd38:	add	r0, r0, #1
   5bd3c:	str	r0, [sp, #76]	; 0x4c
   5bd40:	str	r0, [r1, #76]	; 0x4c
   5bd44:	ldr	r1, [fp, #-104]	; 0xffffff98
   5bd48:	ldr	r0, [r1, #76]	; 0x4c
   5bd4c:	add	r0, r0, #1
   5bd50:	str	r0, [sp, #64]	; 0x40
   5bd54:	str	r0, [r1, #76]	; 0x4c
   5bd58:	mov	r0, #55	; 0x37
   5bd5c:	ldr	r1, [sp, #84]	; 0x54
   5bd60:	ldr	r2, [fp, #-120]	; 0xffffff88
   5bd64:	ldr	r3, [sp, #120]	; 0x78
   5bd68:	str	r0, [sp]
   5bd6c:	ldr	r0, [fp, #-104]	; 0xffffff98
   5bd70:	bl	605ac <fputs@plt+0x4f1c4>
   5bd74:	ldrb	r0, [r6, #27]
   5bd78:	mov	r1, #0
   5bd7c:	str	r1, [sp, #60]	; 0x3c
   5bd80:	tst	r0, #8
   5bd84:	bne	5be54 <fputs@plt+0x4aa6c>
   5bd88:	ldr	r0, [sp, #120]	; 0x78
   5bd8c:	ldrsh	r0, [r0, #32]
   5bd90:	cmn	r0, #1
   5bd94:	ble	5bda0 <fputs@plt+0x4a9b8>
   5bd98:	ldr	r0, [sp, #80]	; 0x50
   5bd9c:	b	5bdb4 <fputs@plt+0x4a9cc>
   5bda0:	ldr	r0, [sp, #80]	; 0x50
   5bda4:	cmp	r0, #0
   5bda8:	bne	5bdc8 <fputs@plt+0x4a9e0>
   5bdac:	ldr	r0, [sp, #120]	; 0x78
   5bdb0:	ldr	r0, [r0, #8]
   5bdb4:	cmp	r0, #0
   5bdb8:	bne	5bdc8 <fputs@plt+0x4a9e0>
   5bdbc:	sub	r0, r8, #1
   5bdc0:	cmp	r0, #2
   5bdc4:	bcc	5be54 <fputs@plt+0x4aa6c>
   5bdc8:	ldr	r4, [sp, #108]	; 0x6c
   5bdcc:	ldr	r2, [sp, #84]	; 0x54
   5bdd0:	mov	r0, #0
   5bdd4:	mov	r1, #108	; 0x6c
   5bdd8:	mov	r3, #0
   5bddc:	mov	r5, #0
   5bde0:	str	r0, [sp]
   5bde4:	mov	r0, r4
   5bde8:	bl	49a20 <fputs@plt+0x38638>
   5bdec:	mov	sl, r0
   5bdf0:	mov	r0, r4
   5bdf4:	mov	r1, #13
   5bdf8:	mov	r2, #0
   5bdfc:	mov	r3, #0
   5be00:	str	r5, [sp]
   5be04:	bl	49a20 <fputs@plt+0x38638>
   5be08:	str	r0, [sp, #60]	; 0x3c
   5be0c:	ldr	r0, [r4, #32]
   5be10:	ldr	r2, [r4, #24]
   5be14:	sub	r1, r0, #1
   5be18:	str	r1, [r2, #96]	; 0x60
   5be1c:	ldr	r2, [r4]
   5be20:	ldrb	r2, [r2, #69]	; 0x45
   5be24:	cmp	r2, #0
   5be28:	beq	5be38 <fputs@plt+0x4aa50>
   5be2c:	movw	r1, #35320	; 0x89f8
   5be30:	movt	r1, #10
   5be34:	b	5be50 <fputs@plt+0x4aa68>
   5be38:	ldr	r2, [sp, #108]	; 0x6c
   5be3c:	cmp	sl, #0
   5be40:	movpl	r1, sl
   5be44:	add	r1, r1, r1, lsl #2
   5be48:	ldr	r2, [r2, #4]
   5be4c:	add	r1, r2, r1, lsl #2
   5be50:	str	r0, [r1, #8]
   5be54:	ldr	r0, [sp, #112]	; 0x70
   5be58:	ldrb	r0, [r0, #42]	; 0x2a
   5be5c:	tst	r0, #32
   5be60:	bne	5bf30 <fputs@plt+0x4ab48>
   5be64:	mov	r0, #54	; 0x36
   5be68:	ldr	r4, [sp, #88]	; 0x58
   5be6c:	ldr	r2, [fp, #-112]	; 0xffffff90
   5be70:	ldr	r3, [sp, #112]	; 0x70
   5be74:	str	r0, [sp]
   5be78:	ldr	r0, [fp, #-104]	; 0xffffff98
   5be7c:	mov	r1, r4
   5be80:	bl	605ac <fputs@plt+0x4f1c4>
   5be84:	ldr	r0, [sp, #108]	; 0x6c
   5be88:	mov	sl, #0
   5be8c:	mov	r1, #108	; 0x6c
   5be90:	mov	r2, r4
   5be94:	mov	r3, #0
   5be98:	str	sl, [sp]
   5be9c:	bl	49a20 <fputs@plt+0x38638>
   5bea0:	str	r0, [sp, #56]	; 0x38
   5bea4:	ldr	r0, [sp, #120]	; 0x78
   5bea8:	ldrsh	r0, [r0, #32]
   5beac:	cmp	r0, #0
   5beb0:	bmi	5bf80 <fputs@plt+0x4ab98>
   5beb4:	ldr	r4, [sp, #108]	; 0x6c
   5beb8:	ldr	r5, [sp, #64]	; 0x40
   5bebc:	ldr	r2, [sp, #88]	; 0x58
   5bec0:	mov	r1, #103	; 0x67
   5bec4:	str	sl, [sp]
   5bec8:	mov	r0, r4
   5becc:	mov	r3, r5
   5bed0:	bl	49a20 <fputs@plt+0x38638>
   5bed4:	ldr	r2, [sp, #84]	; 0x54
   5bed8:	str	r0, [sp, #80]	; 0x50
   5bedc:	mov	r0, r4
   5bee0:	mov	r1, #70	; 0x46
   5bee4:	mov	r3, #0
   5bee8:	str	r5, [sp]
   5beec:	bl	49a20 <fputs@plt+0x38638>
   5bef0:	mov	sl, r0
   5bef4:	ldr	r0, [fp, #-104]	; 0xffffff98
   5bef8:	ldr	r2, [sp, #120]	; 0x78
   5befc:	mov	r1, r8
   5bf00:	bl	80480 <fputs@plt+0x6f098>
   5bf04:	ldr	r0, [r4, #32]
   5bf08:	ldr	r2, [r4, #24]
   5bf0c:	sub	r1, r0, #1
   5bf10:	str	r1, [r2, #96]	; 0x60
   5bf14:	ldr	r2, [r4]
   5bf18:	ldrb	r2, [r2, #69]	; 0x45
   5bf1c:	cmp	r2, #0
   5bf20:	beq	5bfa0 <fputs@plt+0x4abb8>
   5bf24:	movw	r1, #35320	; 0x89f8
   5bf28:	movt	r1, #10
   5bf2c:	b	5bfb8 <fputs@plt+0x4abd0>
   5bf30:	ldr	r1, [sp, #120]	; 0x78
   5bf34:	ldr	r4, [fp, #-104]	; 0xffffff98
   5bf38:	mov	r3, #1
   5bf3c:	ldr	r0, [r1]
   5bf40:	ldr	r2, [r1, #28]
   5bf44:	ldr	r1, [fp, #-120]	; 0xffffff88
   5bf48:	str	r0, [sp]
   5bf4c:	mov	r0, r4
   5bf50:	bl	606a4 <fputs@plt+0x4f2bc>
   5bf54:	ldr	r1, [sp, #112]	; 0x70
   5bf58:	mov	r3, #0
   5bf5c:	ldr	r0, [r1]
   5bf60:	ldr	r2, [r1, #28]
   5bf64:	ldr	r1, [fp, #-112]	; 0xffffff90
   5bf68:	str	r0, [sp]
   5bf6c:	mov	r0, #0
   5bf70:	str	r0, [sp, #56]	; 0x38
   5bf74:	mov	r0, r4
   5bf78:	bl	606a4 <fputs@plt+0x4f2bc>
   5bf7c:	b	5c0e4 <fputs@plt+0x4acfc>
   5bf80:	ldr	r0, [sp, #120]	; 0x78
   5bf84:	ldr	r0, [r0, #8]
   5bf88:	cmp	r0, #0
   5bf8c:	beq	5bfec <fputs@plt+0x4ac04>
   5bf90:	mov	r0, #0
   5bf94:	ldr	r2, [sp, #88]	; 0x58
   5bf98:	mov	r1, #103	; 0x67
   5bf9c:	b	5bff8 <fputs@plt+0x4ac10>
   5bfa0:	ldr	r2, [sp, #108]	; 0x6c
   5bfa4:	cmp	sl, #0
   5bfa8:	movpl	r1, sl
   5bfac:	add	r1, r1, r1, lsl #2
   5bfb0:	ldr	r2, [r2, #4]
   5bfb4:	add	r1, r2, r1, lsl #2
   5bfb8:	str	r0, [r1, #8]
   5bfbc:	ldr	r0, [sp, #72]	; 0x48
   5bfc0:	cmp	r0, #1
   5bfc4:	blt	5c00c <fputs@plt+0x4ac24>
   5bfc8:	ldr	r0, [fp, #-104]	; 0xffffff98
   5bfcc:	ldr	r2, [sp, #72]	; 0x48
   5bfd0:	ldr	r3, [sp, #64]	; 0x40
   5bfd4:	mov	r1, #0
   5bfd8:	ldr	r0, [r0, #8]
   5bfdc:	str	r1, [sp]
   5bfe0:	mov	r1, #137	; 0x89
   5bfe4:	bl	49a20 <fputs@plt+0x38638>
   5bfe8:	b	5c00c <fputs@plt+0x4ac24>
   5bfec:	mov	r0, #0
   5bff0:	ldr	r2, [sp, #84]	; 0x54
   5bff4:	mov	r1, #74	; 0x4a
   5bff8:	str	r0, [sp]
   5bffc:	ldr	r0, [sp, #108]	; 0x6c
   5c000:	ldr	r3, [sp, #64]	; 0x40
   5c004:	bl	49a20 <fputs@plt+0x38638>
   5c008:	str	r0, [sp, #80]	; 0x50
   5c00c:	ldr	r4, [sp, #108]	; 0x6c
   5c010:	ldr	r8, [sp, #76]	; 0x4c
   5c014:	ldr	r2, [sp, #88]	; 0x58
   5c018:	mov	sl, #0
   5c01c:	mov	r1, #102	; 0x66
   5c020:	str	sl, [sp]
   5c024:	mov	r0, r4
   5c028:	mov	r3, r8
   5c02c:	bl	49a20 <fputs@plt+0x38638>
   5c030:	ldr	r0, [sp, #120]	; 0x78
   5c034:	ldr	r2, [sp, #84]	; 0x54
   5c038:	mov	r1, #75	; 0x4b
   5c03c:	mov	r3, r8
   5c040:	ldr	r5, [r0]
   5c044:	ldr	r0, [sp, #64]	; 0x40
   5c048:	str	r0, [sp]
   5c04c:	mov	r0, r4
   5c050:	bl	49a20 <fputs@plt+0x38638>
   5c054:	mov	r1, r0
   5c058:	mov	r0, r4
   5c05c:	mov	r2, r5
   5c060:	mov	r3, #0
   5c064:	bl	1d520 <fputs@plt+0xc138>
   5c068:	ldr	r0, [r4]
   5c06c:	ldrb	r0, [r0, #69]	; 0x45
   5c070:	cmp	r0, #0
   5c074:	bne	5c094 <fputs@plt+0x4acac>
   5c078:	ldr	r1, [sp, #108]	; 0x6c
   5c07c:	ldr	r0, [r1, #4]
   5c080:	ldr	r1, [r1, #32]
   5c084:	add	r1, r1, r1, lsl #2
   5c088:	add	r0, r0, r1, lsl #2
   5c08c:	mov	r1, #11
   5c090:	strb	r1, [r0, #-17]	; 0xffffffef
   5c094:	ldr	r4, [sp, #108]	; 0x6c
   5c098:	ldr	r8, [sp, #88]	; 0x58
   5c09c:	ldr	r3, [sp, #80]	; 0x50
   5c0a0:	mov	r1, #7
   5c0a4:	str	sl, [sp]
   5c0a8:	mov	r0, r4
   5c0ac:	mov	r2, r8
   5c0b0:	bl	49a20 <fputs@plt+0x38638>
   5c0b4:	mov	r0, r4
   5c0b8:	mov	r1, #61	; 0x3d
   5c0bc:	mov	r2, r8
   5c0c0:	mov	r3, #0
   5c0c4:	str	sl, [sp]
   5c0c8:	bl	49a20 <fputs@plt+0x38638>
   5c0cc:	ldr	r2, [sp, #84]	; 0x54
   5c0d0:	mov	r0, r4
   5c0d4:	mov	r1, #61	; 0x3d
   5c0d8:	mov	r3, #0
   5c0dc:	str	sl, [sp]
   5c0e0:	bl	49a20 <fputs@plt+0x38638>
   5c0e4:	ldr	r0, [sp, #120]	; 0x78
   5c0e8:	ldr	r5, [r0, #8]
   5c0ec:	cmp	r5, #0
   5c0f0:	beq	5c3d8 <fputs@plt+0x4aff0>
   5c0f4:	ldr	r0, [sp, #112]	; 0x70
   5c0f8:	add	r0, r0, #8
   5c0fc:	str	r0, [sp, #68]	; 0x44
   5c100:	ldr	r1, [sp, #68]	; 0x44
   5c104:	ldr	r8, [r1]
   5c108:	mov	r0, r5
   5c10c:	mov	r1, r8
   5c110:	bl	805e8 <fputs@plt+0x6f200>
   5c114:	add	r1, r8, #20
   5c118:	cmp	r0, #0
   5c11c:	beq	5c104 <fputs@plt+0x4ad1c>
   5c120:	ldr	r0, [fp, #-112]	; 0xffffff90
   5c124:	ldr	sl, [sp, #108]	; 0x6c
   5c128:	ldr	r3, [r8, #44]	; 0x2c
   5c12c:	ldr	r2, [sp, #88]	; 0x58
   5c130:	mov	r1, #54	; 0x36
   5c134:	str	r0, [sp]
   5c138:	mov	r0, sl
   5c13c:	bl	49a20 <fputs@plt+0x38638>
   5c140:	ldr	r4, [fp, #-104]	; 0xffffff98
   5c144:	mov	r1, r8
   5c148:	ldr	r0, [r4, #8]
   5c14c:	str	r0, [sp, #80]	; 0x50
   5c150:	mov	r0, r4
   5c154:	bl	607ac <fputs@plt+0x4f3c4>
   5c158:	mov	r2, r0
   5c15c:	ldr	r0, [sp, #80]	; 0x50
   5c160:	mvn	r1, #0
   5c164:	mvn	r3, #5
   5c168:	bl	1d520 <fputs@plt+0xc138>
   5c16c:	ldr	r0, [fp, #-120]	; 0xffffff88
   5c170:	ldr	r3, [r5, #44]	; 0x2c
   5c174:	ldr	r2, [sp, #84]	; 0x54
   5c178:	mov	r1, #55	; 0x37
   5c17c:	str	r0, [sp]
   5c180:	mov	r0, sl
   5c184:	bl	49a20 <fputs@plt+0x38638>
   5c188:	ldr	r0, [r4, #8]
   5c18c:	mov	r1, r5
   5c190:	str	r0, [sp, #80]	; 0x50
   5c194:	mov	r0, r4
   5c198:	bl	607ac <fputs@plt+0x4f3c4>
   5c19c:	mov	r2, r0
   5c1a0:	ldr	r0, [sp, #80]	; 0x50
   5c1a4:	mvn	r1, #0
   5c1a8:	mvn	r3, #5
   5c1ac:	bl	1d520 <fputs@plt+0xc138>
   5c1b0:	ldr	r0, [sl]
   5c1b4:	ldrb	r0, [r0, #69]	; 0x45
   5c1b8:	cmp	r0, #0
   5c1bc:	bne	5c1dc <fputs@plt+0x4adf4>
   5c1c0:	ldr	r1, [sp, #108]	; 0x6c
   5c1c4:	ldr	r0, [r1, #4]
   5c1c8:	ldr	r1, [r1, #32]
   5c1cc:	add	r1, r1, r1, lsl #2
   5c1d0:	add	r0, r0, r1, lsl #2
   5c1d4:	mov	r1, #1
   5c1d8:	strb	r1, [r0, #-17]	; 0xffffffef
   5c1dc:	ldr	sl, [sp, #88]	; 0x58
   5c1e0:	ldr	r4, [sp, #108]	; 0x6c
   5c1e4:	mov	r0, #0
   5c1e8:	mov	r1, #108	; 0x6c
   5c1ec:	mov	r3, #0
   5c1f0:	str	r0, [sp]
   5c1f4:	mov	r0, r4
   5c1f8:	mov	r2, sl
   5c1fc:	bl	49a20 <fputs@plt+0x38638>
   5c200:	ldr	r3, [sp, #76]	; 0x4c
   5c204:	str	r0, [sp, #72]	; 0x48
   5c208:	mov	r0, #0
   5c20c:	mov	r1, #101	; 0x65
   5c210:	mov	r2, sl
   5c214:	str	r0, [sp, #80]	; 0x50
   5c218:	mov	r0, #0
   5c21c:	str	r0, [sp]
   5c220:	mov	r0, r4
   5c224:	bl	49a20 <fputs@plt+0x38638>
   5c228:	ldrb	r0, [r6, #27]
   5c22c:	tst	r0, #8
   5c230:	beq	5c2ac <fputs@plt+0x4aec4>
   5c234:	ldrh	sl, [r8, #52]	; 0x34
   5c238:	mov	r0, #0
   5c23c:	mov	r4, #0
   5c240:	str	r0, [sp, #80]	; 0x50
   5c244:	cmp	sl, #0
   5c248:	beq	5c280 <fputs@plt+0x4ae98>
   5c24c:	ldr	r8, [r8, #32]
   5c250:	mov	r4, #0
   5c254:	ldr	r1, [r8, r4, lsl #2]
   5c258:	cmp	r1, #0
   5c25c:	beq	5c280 <fputs@plt+0x4ae98>
   5c260:	movw	r0, #49744	; 0xc250
   5c264:	movt	r0, #8
   5c268:	bl	1606c <fputs@plt+0x4c84>
   5c26c:	cmp	r0, #0
   5c270:	bne	5c280 <fputs@plt+0x4ae98>
   5c274:	add	r4, r4, #1
   5c278:	cmp	r4, sl
   5c27c:	bcc	5c254 <fputs@plt+0x4ae6c>
   5c280:	cmp	r4, sl
   5c284:	bne	5c2ac <fputs@plt+0x4aec4>
   5c288:	mvn	r0, #0
   5c28c:	ldr	r2, [sp, #84]	; 0x54
   5c290:	mov	r1, #105	; 0x69
   5c294:	mov	r3, #0
   5c298:	str	r0, [sp]
   5c29c:	ldr	r0, [sp, #108]	; 0x6c
   5c2a0:	bl	49a20 <fputs@plt+0x38638>
   5c2a4:	mov	r0, #16
   5c2a8:	str	r0, [sp, #80]	; 0x50
   5c2ac:	ldr	r0, [sp, #112]	; 0x70
   5c2b0:	ldrb	r0, [r0, #42]	; 0x2a
   5c2b4:	tst	r0, #32
   5c2b8:	beq	5c2dc <fputs@plt+0x4aef4>
   5c2bc:	ldrb	r0, [r5, #55]	; 0x37
   5c2c0:	ldr	r1, [sp, #80]	; 0x50
   5c2c4:	and	r0, r0, #3
   5c2c8:	sub	r0, r0, #2
   5c2cc:	clz	r0, r0
   5c2d0:	lsr	r0, r0, #5
   5c2d4:	orr	r1, r1, r0
   5c2d8:	str	r1, [sp, #80]	; 0x50
   5c2dc:	ldr	r4, [sp, #108]	; 0x6c
   5c2e0:	ldr	r2, [sp, #84]	; 0x54
   5c2e4:	ldr	r3, [sp, #76]	; 0x4c
   5c2e8:	mov	r0, #1
   5c2ec:	mov	r1, #110	; 0x6e
   5c2f0:	str	r0, [sp]
   5c2f4:	mov	r0, r4
   5c2f8:	bl	49a20 <fputs@plt+0x38638>
   5c2fc:	ldr	r0, [r4]
   5c300:	ldrb	r0, [r0, #69]	; 0x45
   5c304:	cmp	r0, #0
   5c308:	bne	5c328 <fputs@plt+0x4af40>
   5c30c:	ldr	r1, [sp, #108]	; 0x6c
   5c310:	ldr	r0, [r1, #4]
   5c314:	ldr	r1, [r1, #32]
   5c318:	add	r1, r1, r1, lsl #2
   5c31c:	add	r0, r0, r1, lsl #2
   5c320:	ldr	r1, [sp, #80]	; 0x50
   5c324:	strb	r1, [r0, #-17]	; 0xffffffef
   5c328:	mov	r0, #0
   5c32c:	ldr	r4, [sp, #108]	; 0x6c
   5c330:	ldr	r2, [sp, #88]	; 0x58
   5c334:	mov	r1, #7
   5c338:	str	r0, [sp]
   5c33c:	ldr	r0, [sp, #72]	; 0x48
   5c340:	add	r3, r0, #1
   5c344:	mov	r0, r4
   5c348:	bl	49a20 <fputs@plt+0x38638>
   5c34c:	ldr	r0, [r4, #32]
   5c350:	ldr	r2, [r4, #24]
   5c354:	sub	r1, r0, #1
   5c358:	str	r1, [r2, #96]	; 0x60
   5c35c:	ldr	r2, [r4]
   5c360:	ldrb	r2, [r2, #69]	; 0x45
   5c364:	cmp	r2, #0
   5c368:	movw	r2, #35320	; 0x89f8
   5c36c:	movt	r2, #10
   5c370:	bne	5c390 <fputs@plt+0x4afa8>
   5c374:	ldr	r2, [sp, #72]	; 0x48
   5c378:	cmp	r2, #0
   5c37c:	movpl	r1, r2
   5c380:	ldr	r2, [sp, #108]	; 0x6c
   5c384:	add	r1, r1, r1, lsl #2
   5c388:	ldr	r2, [r2, #4]
   5c38c:	add	r2, r2, r1, lsl #2
   5c390:	ldr	r4, [sp, #108]	; 0x6c
   5c394:	str	r0, [r2, #8]
   5c398:	ldr	r2, [sp, #88]	; 0x58
   5c39c:	mov	r8, #0
   5c3a0:	mov	r1, #61	; 0x3d
   5c3a4:	mov	r3, #0
   5c3a8:	str	r8, [sp]
   5c3ac:	mov	r0, r4
   5c3b0:	bl	49a20 <fputs@plt+0x38638>
   5c3b4:	ldr	r2, [sp, #84]	; 0x54
   5c3b8:	mov	r0, r4
   5c3bc:	mov	r1, #61	; 0x3d
   5c3c0:	mov	r3, #0
   5c3c4:	str	r8, [sp]
   5c3c8:	bl	49a20 <fputs@plt+0x38638>
   5c3cc:	ldr	r5, [r5, #20]
   5c3d0:	cmp	r5, #0
   5c3d4:	bne	5c100 <fputs@plt+0x4ad18>
   5c3d8:	ldr	r0, [sp, #56]	; 0x38
   5c3dc:	cmp	r0, #0
   5c3e0:	beq	5c434 <fputs@plt+0x4b04c>
   5c3e4:	ldr	r3, [sp, #108]	; 0x6c
   5c3e8:	ldr	r0, [r3, #32]
   5c3ec:	ldr	r2, [r3, #24]
   5c3f0:	sub	r1, r0, #1
   5c3f4:	str	r1, [r2, #96]	; 0x60
   5c3f8:	ldr	r2, [r3]
   5c3fc:	ldrb	r2, [r2, #69]	; 0x45
   5c400:	cmp	r2, #0
   5c404:	beq	5c414 <fputs@plt+0x4b02c>
   5c408:	movw	r1, #35320	; 0x89f8
   5c40c:	movt	r1, #10
   5c410:	b	5c430 <fputs@plt+0x4b048>
   5c414:	ldr	r2, [sp, #56]	; 0x38
   5c418:	cmp	r2, #0
   5c41c:	movpl	r1, r2
   5c420:	ldr	r2, [sp, #108]	; 0x6c
   5c424:	add	r1, r1, r1, lsl #2
   5c428:	ldr	r2, [r2, #4]
   5c42c:	add	r1, r2, r1, lsl #2
   5c430:	str	r0, [r1, #8]
   5c434:	ldr	r0, [sp, #64]	; 0x40
   5c438:	cmp	r0, #0
   5c43c:	beq	5c49c <fputs@plt+0x4b0b4>
   5c440:	ldr	r0, [fp, #-104]	; 0xffffff98
   5c444:	ldrb	r0, [r0, #19]
   5c448:	cmp	r0, #7
   5c44c:	bhi	5c49c <fputs@plt+0x4b0b4>
   5c450:	ldr	r6, [sp, #64]	; 0x40
   5c454:	mov	r1, #0
   5c458:	ldr	r2, [fp, #-104]	; 0xffffff98
   5c45c:	add	r2, r2, r1
   5c460:	ldr	r3, [r2, #136]	; 0x88
   5c464:	cmp	r3, r6
   5c468:	beq	5c494 <fputs@plt+0x4b0ac>
   5c46c:	add	r1, r1, #20
   5c470:	cmp	r1, #200	; 0xc8
   5c474:	bne	5c458 <fputs@plt+0x4b070>
   5c478:	ldr	r2, [fp, #-104]	; 0xffffff98
   5c47c:	add	r1, r0, #1
   5c480:	strb	r1, [r2, #19]
   5c484:	ldr	r1, [sp, #64]	; 0x40
   5c488:	add	r0, r2, r0, lsl #2
   5c48c:	str	r1, [r0, #28]
   5c490:	b	5c49c <fputs@plt+0x4b0b4>
   5c494:	mov	r0, #1
   5c498:	strb	r0, [r2, #130]	; 0x82
   5c49c:	ldr	r0, [sp, #76]	; 0x4c
   5c4a0:	cmp	r0, #0
   5c4a4:	beq	5c504 <fputs@plt+0x4b11c>
   5c4a8:	ldr	r0, [fp, #-104]	; 0xffffff98
   5c4ac:	ldrb	r0, [r0, #19]
   5c4b0:	cmp	r0, #7
   5c4b4:	bhi	5c504 <fputs@plt+0x4b11c>
   5c4b8:	ldr	r6, [sp, #76]	; 0x4c
   5c4bc:	mov	r1, #0
   5c4c0:	ldr	r2, [fp, #-104]	; 0xffffff98
   5c4c4:	add	r2, r2, r1
   5c4c8:	ldr	r3, [r2, #136]	; 0x88
   5c4cc:	cmp	r3, r6
   5c4d0:	beq	5c4fc <fputs@plt+0x4b114>
   5c4d4:	add	r1, r1, #20
   5c4d8:	cmp	r1, #200	; 0xc8
   5c4dc:	bne	5c4c0 <fputs@plt+0x4b0d8>
   5c4e0:	ldr	r2, [fp, #-104]	; 0xffffff98
   5c4e4:	add	r1, r0, #1
   5c4e8:	strb	r1, [r2, #19]
   5c4ec:	ldr	r1, [sp, #76]	; 0x4c
   5c4f0:	add	r0, r2, r0, lsl #2
   5c4f4:	str	r1, [r0, #28]
   5c4f8:	b	5c504 <fputs@plt+0x4b11c>
   5c4fc:	mov	r0, #1
   5c500:	strb	r0, [r2, #130]	; 0x82
   5c504:	ldr	r0, [sp, #60]	; 0x3c
   5c508:	cmp	r0, #0
   5c50c:	beq	5c55c <fputs@plt+0x4b174>
   5c510:	ldr	r4, [sp, #108]	; 0x6c
   5c514:	mov	r6, #0
   5c518:	mov	r1, #21
   5c51c:	mov	r2, #0
   5c520:	mov	r3, #0
   5c524:	str	r6, [sp]
   5c528:	mov	r0, r4
   5c52c:	bl	49a20 <fputs@plt+0x38638>
   5c530:	ldr	r0, [r4, #32]
   5c534:	ldr	r2, [r4, #24]
   5c538:	sub	r1, r0, #1
   5c53c:	str	r1, [r2, #96]	; 0x60
   5c540:	ldr	r2, [r4]
   5c544:	ldrb	r2, [r2, #69]	; 0x45
   5c548:	cmp	r2, #0
   5c54c:	beq	5c578 <fputs@plt+0x4b190>
   5c550:	movw	r1, #35320	; 0x89f8
   5c554:	movt	r1, #10
   5c558:	b	5c594 <fputs@plt+0x4b1ac>
   5c55c:	ldr	r4, [fp, #-104]	; 0xffffff98
   5c560:	mov	r0, #0
   5c564:	mov	r8, r7
   5c568:	str	r0, [sp, #48]	; 0x30
   5c56c:	mov	r0, #0
   5c570:	str	r0, [sp, #56]	; 0x38
   5c574:	b	5b5e0 <fputs@plt+0x4a1f8>
   5c578:	ldr	r2, [sp, #60]	; 0x3c
   5c57c:	cmp	r2, #0
   5c580:	movpl	r1, r2
   5c584:	ldr	r2, [sp, #108]	; 0x6c
   5c588:	add	r1, r1, r1, lsl #2
   5c58c:	ldr	r2, [r2, #4]
   5c590:	add	r1, r2, r1, lsl #2
   5c594:	str	r0, [r1, #8]
   5c598:	ldr	r0, [sp, #108]	; 0x6c
   5c59c:	ldr	r2, [sp, #84]	; 0x54
   5c5a0:	mov	r1, #61	; 0x3d
   5c5a4:	mov	r3, #0
   5c5a8:	str	r6, [sp]
   5c5ac:	bl	49a20 <fputs@plt+0x38638>
   5c5b0:	ldr	r5, [fp, #-104]	; 0xffffff98
   5c5b4:	b	5a21c <fputs@plt+0x48e34>
   5c5b8:	push	{r4, r5, r6, r7, fp, lr}
   5c5bc:	add	fp, sp, #16
   5c5c0:	sub	sp, sp, #8
   5c5c4:	mov	r4, r2
   5c5c8:	mov	r6, r1
   5c5cc:	mov	r5, r0
   5c5d0:	cmp	r1, #0
   5c5d4:	bne	5c618 <fputs@plt+0x4b230>
   5c5d8:	cmp	r5, #0
   5c5dc:	beq	5c5f4 <fputs@plt+0x4b20c>
   5c5e0:	mov	r0, r5
   5c5e4:	mov	r2, #8
   5c5e8:	mov	r3, #0
   5c5ec:	bl	238e0 <fputs@plt+0x124f8>
   5c5f0:	b	5c600 <fputs@plt+0x4b218>
   5c5f4:	mov	r0, #8
   5c5f8:	mov	r1, #0
   5c5fc:	bl	1438c <fputs@plt+0x2fa4>
   5c600:	mov	r6, r0
   5c604:	cmp	r0, #0
   5c608:	beq	5c664 <fputs@plt+0x4b27c>
   5c60c:	mov	r0, #0
   5c610:	str	r0, [r6, #4]
   5c614:	str	r0, [r6]
   5c618:	mov	r3, r6
   5c61c:	add	r0, sp, #4
   5c620:	mov	r2, #8
   5c624:	ldr	r1, [r3], #4
   5c628:	str	r0, [sp]
   5c62c:	mov	r0, r5
   5c630:	bl	7bbb0 <fputs@plt+0x6a7c8>
   5c634:	str	r0, [r6]
   5c638:	mov	r0, r5
   5c63c:	ldr	r7, [sp, #4]
   5c640:	cmn	r7, #1
   5c644:	ble	5c65c <fputs@plt+0x4b274>
   5c648:	mov	r1, r4
   5c64c:	bl	664dc <fputs@plt+0x550f4>
   5c650:	ldr	r1, [r6]
   5c654:	str	r0, [r1, r7, lsl #3]
   5c658:	b	5c668 <fputs@plt+0x4b280>
   5c65c:	mov	r1, r6
   5c660:	bl	47b38 <fputs@plt+0x36750>
   5c664:	mov	r6, #0
   5c668:	mov	r0, r6
   5c66c:	sub	sp, fp, #16
   5c670:	pop	{r4, r5, r6, r7, fp, pc}
   5c674:	push	{r4, sl, fp, lr}
   5c678:	add	fp, sp, #8
   5c67c:	mov	r4, r1
   5c680:	ldr	r1, [r2, #4]
   5c684:	cmp	r1, #0
   5c688:	beq	5c6b4 <fputs@plt+0x4b2cc>
   5c68c:	ldr	r0, [r0]
   5c690:	mov	r1, #95	; 0x5f
   5c694:	bl	66b48 <fputs@plt+0x55760>
   5c698:	cmp	r0, #0
   5c69c:	beq	5c6b4 <fputs@plt+0x4b2cc>
   5c6a0:	str	r4, [r0, #12]
   5c6a4:	ldr	r1, [r0, #4]
   5c6a8:	orr	r1, r1, #4352	; 0x1100
   5c6ac:	str	r1, [r0, #4]
   5c6b0:	pop	{r4, sl, fp, pc}
   5c6b4:	mov	r0, r4
   5c6b8:	pop	{r4, sl, fp, pc}
   5c6bc:	push	{r4, r5, r6, r7, fp, lr}
   5c6c0:	add	fp, sp, #16
   5c6c4:	ldr	r7, [r0]
   5c6c8:	mov	r4, r1
   5c6cc:	mov	r6, r0
   5c6d0:	mov	r1, #151	; 0x97
   5c6d4:	mov	r3, #1
   5c6d8:	mov	r0, r7
   5c6dc:	bl	66b48 <fputs@plt+0x55760>
   5c6e0:	mov	r5, r0
   5c6e4:	cmp	r0, #0
   5c6e8:	beq	5c700 <fputs@plt+0x4b318>
   5c6ec:	mov	r0, r6
   5c6f0:	mov	r1, r5
   5c6f4:	str	r4, [r5, #20]
   5c6f8:	bl	5c714 <fputs@plt+0x4b32c>
   5c6fc:	b	5c70c <fputs@plt+0x4b324>
   5c700:	mov	r0, r7
   5c704:	mov	r1, r4
   5c708:	bl	478b8 <fputs@plt+0x364d0>
   5c70c:	mov	r0, r5
   5c710:	pop	{r4, r5, r6, r7, fp, pc}
   5c714:	push	{r4, r5, fp, lr}
   5c718:	add	fp, sp, #8
   5c71c:	mov	r4, r0
   5c720:	ldr	r0, [r0, #68]	; 0x44
   5c724:	cmp	r0, #0
   5c728:	popne	{r4, r5, fp, pc}
   5c72c:	mov	r0, r1
   5c730:	mov	r5, r1
   5c734:	bl	6aae8 <fputs@plt+0x59700>
   5c738:	ldr	r0, [r4]
   5c73c:	ldr	r2, [r0, #104]	; 0x68
   5c740:	ldr	r0, [r5, #24]
   5c744:	cmp	r2, r0
   5c748:	bge	5c760 <fputs@plt+0x4b378>
   5c74c:	movw	r1, #3595	; 0xe0b
   5c750:	mov	r0, r4
   5c754:	movt	r1, #9
   5c758:	pop	{r4, r5, fp, lr}
   5c75c:	b	1d2ec <fputs@plt+0xbf04>
   5c760:	pop	{r4, r5, fp, pc}
   5c764:	push	{r4, r5, r6, r7, fp, lr}
   5c768:	add	fp, sp, #16
   5c76c:	mov	r4, r2
   5c770:	mov	r2, #0
   5c774:	mov	r7, r3
   5c778:	mov	r5, r0
   5c77c:	bl	57450 <fputs@plt+0x46068>
   5c780:	cmp	r7, #0
   5c784:	mov	r6, r0
   5c788:	ldreq	r0, [fp, #8]
   5c78c:	cmneq	r0, #1
   5c790:	beq	5c7bc <fputs@plt+0x4b3d4>
   5c794:	ldr	r0, [r5]
   5c798:	ldrb	r0, [r0, #149]	; 0x95
   5c79c:	cmp	r0, #0
   5c7a0:	bne	5c7bc <fputs@plt+0x4b3d4>
   5c7a4:	ldr	r3, [r4]
   5c7a8:	ldr	r2, [r4, #4]
   5c7ac:	movw	r1, #7908	; 0x1ee4
   5c7b0:	mov	r0, r5
   5c7b4:	movt	r1, #9
   5c7b8:	bl	1d2ec <fputs@plt+0xbf04>
   5c7bc:	mov	r0, r5
   5c7c0:	mov	r1, r6
   5c7c4:	mov	r2, r4
   5c7c8:	mov	r3, #1
   5c7cc:	bl	57538 <fputs@plt+0x46150>
   5c7d0:	mov	r0, r6
   5c7d4:	pop	{r4, r5, r6, r7, fp, pc}
   5c7d8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   5c7dc:	add	fp, sp, #28
   5c7e0:	sub	sp, sp, #148	; 0x94
   5c7e4:	ldr	r7, [r0]
   5c7e8:	mov	r8, r3
   5c7ec:	mov	r5, r2
   5c7f0:	mov	r6, r1
   5c7f4:	mov	r4, r0
   5c7f8:	bl	60424 <fputs@plt+0x4f03c>
   5c7fc:	cmp	r0, #0
   5c800:	beq	5c910 <fputs@plt+0x4b528>
   5c804:	mov	sl, r0
   5c808:	ldrb	r0, [r0, #89]	; 0x59
   5c80c:	sub	r3, fp, #32
   5c810:	mov	r1, r6
   5c814:	mov	r2, r5
   5c818:	orr	r0, r0, #8
   5c81c:	strb	r0, [sl, #89]	; 0x59
   5c820:	mov	r0, #2
   5c824:	str	r0, [r4, #76]	; 0x4c
   5c828:	mov	r0, r4
   5c82c:	bl	665d4 <fputs@plt+0x551ec>
   5c830:	cmp	r0, #0
   5c834:	bmi	5c910 <fputs@plt+0x4b528>
   5c838:	ldr	r9, [r7, #16]
   5c83c:	mov	r6, r0
   5c840:	cmp	r0, #1
   5c844:	bne	5c858 <fputs@plt+0x4b470>
   5c848:	mov	r0, r4
   5c84c:	bl	2614c <fputs@plt+0x14d64>
   5c850:	cmp	r0, #0
   5c854:	bne	5c910 <fputs@plt+0x4b528>
   5c858:	ldr	r1, [fp, #-32]	; 0xffffffe0
   5c85c:	mov	r0, r7
   5c860:	bl	664dc <fputs@plt+0x550f4>
   5c864:	cmp	r0, #0
   5c868:	str	r0, [fp, #-80]	; 0xffffffb0
   5c86c:	beq	5c910 <fputs@plt+0x4b528>
   5c870:	ldr	r0, [fp, #8]
   5c874:	cmp	r0, #0
   5c878:	beq	5c894 <fputs@plt+0x4b4ac>
   5c87c:	movw	r1, #8090	; 0x1f9a
   5c880:	mov	r0, r7
   5c884:	mov	r2, r8
   5c888:	movt	r1, #9
   5c88c:	bl	1d370 <fputs@plt+0xbf88>
   5c890:	b	5c8a0 <fputs@plt+0x4b4b8>
   5c894:	mov	r0, r7
   5c898:	mov	r1, r8
   5c89c:	bl	664dc <fputs@plt+0x550f4>
   5c8a0:	mov	r3, r0
   5c8a4:	ldr	r0, [r5, #4]
   5c8a8:	str	r7, [sp, #88]	; 0x58
   5c8ac:	str	r6, [sp, #68]	; 0x44
   5c8b0:	str	r5, [fp, #-84]	; 0xffffffac
   5c8b4:	str	r9, [fp, #-76]	; 0xffffffb4
   5c8b8:	cmp	r0, #0
   5c8bc:	beq	5c8c8 <fputs@plt+0x4b4e0>
   5c8c0:	ldr	r0, [r9, r6, lsl #4]
   5c8c4:	b	5c8cc <fputs@plt+0x4b4e4>
   5c8c8:	mov	r0, #0
   5c8cc:	ldr	r2, [fp, #-80]	; 0xffffffb0
   5c8d0:	str	r0, [fp, #-72]	; 0xffffffb8
   5c8d4:	str	r0, [sp]
   5c8d8:	mov	r0, r4
   5c8dc:	mov	r1, #19
   5c8e0:	str	r4, [sp, #80]	; 0x50
   5c8e4:	str	r3, [sp, #84]	; 0x54
   5c8e8:	bl	66430 <fputs@plt+0x55048>
   5c8ec:	cmp	r0, #0
   5c8f0:	beq	5c918 <fputs@plt+0x4b530>
   5c8f4:	ldr	r4, [sp, #88]	; 0x58
   5c8f8:	ldr	r1, [fp, #-80]	; 0xffffffb0
   5c8fc:	mov	r0, r4
   5c900:	bl	13dc4 <fputs@plt+0x29dc>
   5c904:	ldr	r1, [sp, #84]	; 0x54
   5c908:	mov	r0, r4
   5c90c:	bl	13dc4 <fputs@plt+0x29dc>
   5c910:	sub	sp, fp, #28
   5c914:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   5c918:	ldr	r1, [sp, #84]	; 0x54
   5c91c:	mov	r0, #0
   5c920:	ldr	r6, [sp, #88]	; 0x58
   5c924:	sub	r3, fp, #48	; 0x30
   5c928:	mov	r2, #14
   5c92c:	str	r0, [fp, #-36]	; 0xffffffdc
   5c930:	str	r1, [fp, #-40]	; 0xffffffd8
   5c934:	ldr	r1, [fp, #-80]	; 0xffffffb0
   5c938:	str	r1, [fp, #-44]	; 0xffffffd4
   5c93c:	ldr	r1, [fp, #-72]	; 0xffffffb8
   5c940:	str	r0, [fp, #-48]	; 0xffffffd0
   5c944:	str	r0, [r6, #388]	; 0x184
   5c948:	mov	r0, r6
   5c94c:	bl	22958 <fputs@plt+0x11570>
   5c950:	cmp	r0, #0
   5c954:	beq	5c9c0 <fputs@plt+0x4b5d8>
   5c958:	mov	r5, r0
   5c95c:	cmp	r0, #12
   5c960:	bne	5c9e0 <fputs@plt+0x4b5f8>
   5c964:	add	r0, r6, #40	; 0x28
   5c968:	add	r4, r6, #448	; 0x1c0
   5c96c:	mov	r7, #57	; 0x39
   5c970:	mov	r6, #0
   5c974:	str	r0, [sp, #76]	; 0x4c
   5c978:	add	r0, r6, r7
   5c97c:	add	r0, r0, r0, lsr #31
   5c980:	asr	r8, r0, #1
   5c984:	movw	r0, #59020	; 0xe68c
   5c988:	add	r9, r8, r8, lsl #1
   5c98c:	movt	r0, #8
   5c990:	ldr	r5, [r0, r9, lsl #2]
   5c994:	ldr	r0, [fp, #-80]	; 0xffffffb0
   5c998:	mov	r1, r5
   5c99c:	bl	1606c <fputs@plt+0x4c84>
   5c9a0:	cmp	r0, #0
   5c9a4:	beq	5ca1c <fputs@plt+0x4b634>
   5c9a8:	addpl	r6, r8, #1
   5c9ac:	cmp	r0, #0
   5c9b0:	submi	r7, r8, #1
   5c9b4:	cmp	r6, r7
   5c9b8:	ble	5c978 <fputs@plt+0x4b590>
   5c9bc:	b	5c8f4 <fputs@plt+0x4b50c>
   5c9c0:	ldr	r2, [fp, #-48]	; 0xffffffd0
   5c9c4:	movw	r1, #8094	; 0x1f9e
   5c9c8:	mov	r0, sl
   5c9cc:	movt	r1, #9
   5c9d0:	bl	80710 <fputs@plt+0x6f328>
   5c9d4:	ldr	r0, [fp, #-48]	; 0xffffffd0
   5c9d8:	bl	144bc <fputs@plt+0x30d4>
   5c9dc:	b	5c8f4 <fputs@plt+0x4b50c>
   5c9e0:	ldr	r2, [fp, #-48]	; 0xffffffd0
   5c9e4:	ldr	r4, [sp, #80]	; 0x50
   5c9e8:	cmp	r2, #0
   5c9ec:	beq	5ca08 <fputs@plt+0x4b620>
   5c9f0:	movw	r1, #62776	; 0xf538
   5c9f4:	mov	r0, r4
   5c9f8:	movt	r1, #8
   5c9fc:	bl	1d2ec <fputs@plt+0xbf04>
   5ca00:	ldr	r0, [fp, #-48]	; 0xffffffd0
   5ca04:	bl	144bc <fputs@plt+0x30d4>
   5ca08:	str	r5, [r4, #12]
   5ca0c:	ldr	r0, [r4, #68]	; 0x44
   5ca10:	add	r0, r0, #1
   5ca14:	str	r0, [r4, #68]	; 0x44
   5ca18:	b	5c8f4 <fputs@plt+0x4b50c>
   5ca1c:	movw	r0, #59020	; 0xe68c
   5ca20:	movt	r0, #8
   5ca24:	add	r7, r0, r9, lsl #2
   5ca28:	ldrb	r0, [r7, #5]
   5ca2c:	tst	r0, #1
   5ca30:	beq	5ca44 <fputs@plt+0x4b65c>
   5ca34:	ldr	r0, [sp, #80]	; 0x50
   5ca38:	bl	49db0 <fputs@plt+0x389c8>
   5ca3c:	cmp	r0, #0
   5ca40:	bne	5c8f4 <fputs@plt+0x4b50c>
   5ca44:	ldrb	r0, [r7, #4]
   5ca48:	cmp	r0, #36	; 0x24
   5ca4c:	bhi	5cc78 <fputs@plt+0x4b890>
   5ca50:	add	r1, pc, #0
   5ca54:	ldr	pc, [r1, r0, lsl #2]
   5ca58:	andeq	ip, r5, ip, ror #21
   5ca5c:	andeq	ip, r5, ip, lsr #23
   5ca60:	andeq	ip, r5, r4, lsr ip
   5ca64:	andeq	ip, r5, r8, ror ip
   5ca68:			; <UNDEFINED> instruction: 0x0005ccb8
   5ca6c:	strdeq	ip, [r5], -r0
   5ca70:	andeq	ip, r5, ip, ror sp
   5ca74:			; <UNDEFINED> instruction: 0x0005ceb0
   5ca78:	andeq	ip, r5, ip, lsr pc
   5ca7c:	andeq	ip, r5, r8, ror ip
   5ca80:	ldrdeq	ip, [r5], -r4
   5ca84:	muleq	r5, r4, r0
   5ca88:	andeq	sp, r5, r0, lsl r1
   5ca8c:	andeq	sp, r5, ip, lsl #3
   5ca90:	andeq	sp, r5, r0, lsl r8
   5ca94:	andeq	sp, r5, ip, ror r9
   5ca98:	andeq	sp, r5, r8, lsl #21
   5ca9c:	andeq	sp, r5, r0, asr #23
   5caa0:			; <UNDEFINED> instruction: 0x0005dcbc
   5caa4:	ldrdeq	lr, [r5], -r4
   5caa8:	andeq	lr, r5, r4, lsr #24
   5caac:	andeq	ip, r5, r8, ror ip
   5cab0:	muleq	r5, r8, ip
   5cab4:	andeq	lr, r5, r8, lsl #26
   5cab8:	andeq	lr, r5, r0, asr sp
   5cabc:	andeq	lr, r5, r8, lsl #27
   5cac0:	andeq	lr, r5, r8, lsr #28
   5cac4:	ldrdeq	lr, [r5], -r4
   5cac8:	andeq	lr, r5, r0, ror #29
   5cacc:	andeq	lr, r5, r4, lsr pc
   5cad0:	andeq	pc, r5, ip, lsr r0	; <UNPREDICTABLE>
   5cad4:	andeq	pc, r5, ip, lsl #1
   5cad8:	andeq	pc, r5, r4, ror #1
   5cadc:	andeq	pc, r5, r8, lsr r1	; <UNPREDICTABLE>
   5cae0:	andeq	pc, r5, ip, asr #3
   5cae4:	andeq	pc, r5, r8, lsl r2	; <UNPREDICTABLE>
   5cae8:	andeq	pc, r5, ip, asr r2	; <UNPREDICTABLE>
   5caec:	ldr	r4, [sp, #68]	; 0x44
   5caf0:	ldr	r1, [sl, #96]	; 0x60
   5caf4:	mov	r0, #1
   5caf8:	orr	r1, r1, r0, lsl r4
   5cafc:	cmp	r4, #1
   5cb00:	str	r1, [sl, #96]	; 0x60
   5cb04:	beq	5cb34 <fputs@plt+0x4b74c>
   5cb08:	ldr	r1, [sl]
   5cb0c:	ldr	r1, [r1, #16]
   5cb10:	add	r1, r1, r4, lsl #4
   5cb14:	ldr	r1, [r1, #4]
   5cb18:	ldrb	r1, [r1, #9]
   5cb1c:	cmp	r1, #0
   5cb20:	beq	5cb34 <fputs@plt+0x4b74c>
   5cb24:	ldr	r1, [sl, #100]	; 0x64
   5cb28:	lsl	r0, r0, r4
   5cb2c:	orr	r0, r1, r0
   5cb30:	str	r0, [sl, #100]	; 0x64
   5cb34:	ldr	r6, [sp, #84]	; 0x54
   5cb38:	ldr	r5, [r7, #8]
   5cb3c:	cmp	r6, #0
   5cb40:	beq	5cb50 <fputs@plt+0x4b768>
   5cb44:	cmp	r8, #12
   5cb48:	cmpne	r8, #21
   5cb4c:	bne	5f7d4 <fputs@plt+0x4e3ec>
   5cb50:	movw	r2, #59880	; 0xe9e8
   5cb54:	mov	r0, sl
   5cb58:	mov	r1, #3
   5cb5c:	movt	r2, #8
   5cb60:	bl	1d434 <fputs@plt+0xc04c>
   5cb64:	str	r5, [r0, #32]
   5cb68:	str	r4, [r0, #24]
   5cb6c:	str	r4, [r0, #4]
   5cb70:	mov	r0, sl
   5cb74:	mov	r1, #1
   5cb78:	bl	4a750 <fputs@plt+0x39368>
   5cb7c:	ldr	r0, [sl]
   5cb80:	ldrb	r0, [r0, #69]	; 0x45
   5cb84:	cmp	r0, #0
   5cb88:	bne	5cfc4 <fputs@plt+0x4bbdc>
   5cb8c:	mvn	r1, #0
   5cb90:	ldr	r0, [sl, #16]
   5cb94:	mvn	r2, #0
   5cb98:	mov	r3, #1
   5cb9c:	str	r1, [sp]
   5cba0:	ldr	r1, [fp, #-80]	; 0xffffffb0
   5cba4:	bl	1a320 <fputs@plt+0x8f38>
   5cba8:	b	5cfc4 <fputs@plt+0x4bbdc>
   5cbac:	ldr	r6, [sp, #68]	; 0x44
   5cbb0:	ldr	r0, [fp, #-76]	; 0xffffffb4
   5cbb4:	ldr	r5, [sp, #84]	; 0x54
   5cbb8:	add	r0, r0, r6, lsl #4
   5cbbc:	cmp	r5, #0
   5cbc0:	ldr	r4, [r0, #4]
   5cbc4:	beq	5f30c <fputs@plt+0x4df24>
   5cbc8:	movw	r1, #61910	; 0xf1d6
   5cbcc:	mov	r0, r5
   5cbd0:	movt	r1, #8
   5cbd4:	bl	1606c <fputs@plt+0x4c84>
   5cbd8:	cmp	r0, #0
   5cbdc:	beq	5f5cc <fputs@plt+0x4e1e4>
   5cbe0:	movw	r1, #13110	; 0x3336
   5cbe4:	mov	r0, r5
   5cbe8:	movt	r1, #9
   5cbec:	bl	1606c <fputs@plt+0x4c84>
   5cbf0:	cmp	r0, #0
   5cbf4:	beq	5f834 <fputs@plt+0x4e44c>
   5cbf8:	movw	r1, #9423	; 0x24cf
   5cbfc:	mov	r0, r5
   5cc00:	movt	r1, #9
   5cc04:	bl	1606c <fputs@plt+0x4c84>
   5cc08:	cmp	r0, #0
   5cc0c:	beq	5fbe8 <fputs@plt+0x4e800>
   5cc10:	ldr	r0, [sp, #84]	; 0x54
   5cc14:	mov	r5, #0
   5cc18:	sub	r1, fp, #56	; 0x38
   5cc1c:	str	r5, [fp, #-56]	; 0xffffffc8
   5cc20:	bl	46e04 <fputs@plt+0x35a1c>
   5cc24:	ldr	r0, [fp, #-56]	; 0xffffffc8
   5cc28:	cmp	r0, #3
   5cc2c:	uxtbcc	r5, r0
   5cc30:	b	5fbec <fputs@plt+0x4e804>
   5cc34:	ldr	r0, [sp, #84]	; 0x54
   5cc38:	cmp	r0, #0
   5cc3c:	beq	5f33c <fputs@plt+0x4df54>
   5cc40:	ldr	r5, [sp, #88]	; 0x58
   5cc44:	ldr	r6, [r7, #8]
   5cc48:	mov	r2, #0
   5cc4c:	ldrb	r1, [r5, #67]	; 0x43
   5cc50:	cmp	r1, #0
   5cc54:	mov	r1, #1
   5cc58:	biceq	r6, r6, #524288	; 0x80000
   5cc5c:	bl	80950 <fputs@plt+0x6f568>
   5cc60:	cmp	r0, #0
   5cc64:	beq	5f5d4 <fputs@plt+0x4e1ec>
   5cc68:	ldr	r0, [r5, #24]
   5cc6c:	orr	r0, r0, r6
   5cc70:	str	r0, [r5, #24]
   5cc74:	b	5f5f0 <fputs@plt+0x4e208>
   5cc78:	ldr	r0, [sp, #84]	; 0x54
   5cc7c:	cmp	r0, #0
   5cc80:	beq	5f35c <fputs@plt+0x4df74>
   5cc84:	mov	r4, #0
   5cc88:	sub	r1, fp, #56	; 0x38
   5cc8c:	str	r4, [fp, #-56]	; 0xffffffc8
   5cc90:	bl	46e04 <fputs@plt+0x35a1c>
   5cc94:	ldr	r2, [fp, #-56]	; 0xffffffc8
   5cc98:	ldr	r1, [sp, #88]	; 0x58
   5cc9c:	cmp	r2, #1
   5cca0:	blt	5f610 <fputs@plt+0x4e228>
   5cca4:	movw	r0, #2464	; 0x9a0
   5cca8:	movt	r0, #2
   5ccac:	str	r0, [r1, #380]	; 0x17c
   5ccb0:	str	r1, [r1, #384]	; 0x180
   5ccb4:	b	5f61c <fputs@plt+0x4e234>
   5ccb8:	ldr	r0, [sp, #84]	; 0x54
   5ccbc:	cmp	r0, #0
   5ccc0:	beq	5f368 <fputs@plt+0x4df80>
   5ccc4:	mov	r1, #0
   5ccc8:	str	r1, [fp, #-56]	; 0xffffffc8
   5cccc:	sub	r1, fp, #56	; 0x38
   5ccd0:	bl	46e04 <fputs@plt+0x35a1c>
   5ccd4:	ldr	r0, [sp, #68]	; 0x44
   5ccd8:	ldr	r1, [fp, #-76]	; 0xffffffb4
   5ccdc:	add	r0, r1, r0, lsl #4
   5cce0:	ldr	r1, [fp, #-56]	; 0xffffffc8
   5cce4:	ldr	r2, [r0, #12]
   5cce8:	str	r1, [r2, #80]	; 0x50
   5ccec:	b	5f69c <fputs@plt+0x4e2b4>
   5ccf0:	ldr	r6, [sp, #84]	; 0x54
   5ccf4:	cmp	r6, #0
   5ccf8:	beq	5f388 <fputs@plt+0x4dfa0>
   5ccfc:	mov	r0, #1
   5cd00:	sub	r1, fp, #56	; 0x38
   5cd04:	str	r0, [fp, #-56]	; 0xffffffc8
   5cd08:	mov	r0, r6
   5cd0c:	bl	46e04 <fputs@plt+0x35a1c>
   5cd10:	cmp	r0, #0
   5cd14:	beq	5f638 <fputs@plt+0x4e250>
   5cd18:	ldr	r0, [sp, #68]	; 0x44
   5cd1c:	ldr	r1, [fp, #-76]	; 0xffffffb4
   5cd20:	ldr	r4, [fp, #-56]	; 0xffffffc8
   5cd24:	add	r0, r1, r0, lsl #4
   5cd28:	cmp	r4, #0
   5cd2c:	ldr	r0, [r0, #4]
   5cd30:	ldr	r1, [r0]
   5cd34:	ldr	r0, [r0, #4]
   5cd38:	str	r1, [r0, #4]
   5cd3c:	beq	5f83c <fputs@plt+0x4e454>
   5cd40:	ldr	r0, [r0]
   5cd44:	cmn	r4, #1
   5cd48:	ldr	r5, [r0, #212]	; 0xd4
   5cd4c:	mov	r0, r4
   5cd50:	bgt	5cd74 <fputs@plt+0x4b98c>
   5cd54:	movw	r0, #64512	; 0xfc00
   5cd58:	ldr	r2, [r5, #24]
   5cd5c:	ldr	r3, [r5, #28]
   5cd60:	movt	r0, #65535	; 0xffff
   5cd64:	smull	r0, r1, r4, r0
   5cd68:	add	r2, r3, r2
   5cd6c:	asr	r3, r2, #31
   5cd70:	bl	88a7c <fputs@plt+0x77694>
   5cd74:	str	r0, [r5, #20]
   5cd78:	b	5f840 <fputs@plt+0x4e458>
   5cd7c:	ldr	r0, [sp, #84]	; 0x54
   5cd80:	cmp	r0, #0
   5cd84:	beq	5c8f4 <fputs@plt+0x4b50c>
   5cd88:	ldr	r0, [sp, #84]	; 0x54
   5cd8c:	mov	r1, #1
   5cd90:	mov	r2, #0
   5cd94:	mov	r6, #0
   5cd98:	bl	80950 <fputs@plt+0x6f568>
   5cd9c:	ldr	r7, [sp, #88]	; 0x58
   5cda0:	mov	r8, r0
   5cda4:	movw	r0, #59917	; 0xea0d
   5cda8:	movw	r5, #8874	; 0x22aa
   5cdac:	movw	r4, #48040	; 0xbba8
   5cdb0:	movw	r9, #3108	; 0xc24
   5cdb4:	mov	r2, #2
   5cdb8:	mov	r3, #1
   5cdbc:	movt	r5, #9
   5cdc0:	movt	r0, #8
   5cdc4:	cmp	r8, #0
   5cdc8:	movt	r4, #8
   5cdcc:	movt	r9, #8
   5cdd0:	movne	r4, r0
   5cdd4:	mov	r1, r5
   5cdd8:	mov	r0, r7
   5cddc:	stm	sp, {r4, r9}
   5cde0:	str	r6, [sp, #8]
   5cde4:	str	r6, [sp, #12]
   5cde8:	str	r6, [sp, #16]
   5cdec:	bl	20b8c <fputs@plt+0xf7a4>
   5cdf0:	mov	r0, r7
   5cdf4:	mov	r1, r5
   5cdf8:	mov	r2, #3
   5cdfc:	mov	r3, #1
   5ce00:	stm	sp, {r4, r9}
   5ce04:	str	r6, [sp, #8]
   5ce08:	str	r6, [sp, #12]
   5ce0c:	str	r6, [sp, #16]
   5ce10:	bl	20b8c <fputs@plt+0xf7a4>
   5ce14:	movw	r0, #48036	; 0xbba4
   5ce18:	movw	r5, #6936	; 0x1b18
   5ce1c:	mov	r2, #2
   5ce20:	mov	r3, #1
   5ce24:	movt	r0, #8
   5ce28:	movt	r5, #9
   5ce2c:	stm	sp, {r0, r9}
   5ce30:	mov	r0, r7
   5ce34:	mov	r1, r5
   5ce38:	str	r6, [sp, #8]
   5ce3c:	str	r6, [sp, #12]
   5ce40:	str	r6, [sp, #16]
   5ce44:	bl	20b8c <fputs@plt+0xf7a4>
   5ce48:	mov	r0, r7
   5ce4c:	mov	r1, r5
   5ce50:	mov	r2, #2
   5ce54:	mov	r3, #1
   5ce58:	str	r6, [sp]
   5ce5c:	bl	21034 <fputs@plt+0xfc4c>
   5ce60:	cmp	r0, #0
   5ce64:	mov	r2, #2
   5ce68:	mov	r3, #1
   5ce6c:	ldrhne	r1, [r0, #2]
   5ce70:	orrne	r1, r1, #12
   5ce74:	strhne	r1, [r0, #2]
   5ce78:	ldr	r0, [sp, #88]	; 0x58
   5ce7c:	movw	r1, #8874	; 0x22aa
   5ce80:	str	r6, [sp]
   5ce84:	movt	r1, #9
   5ce88:	bl	21034 <fputs@plt+0xfc4c>
   5ce8c:	cmp	r0, #0
   5ce90:	beq	5c8f4 <fputs@plt+0x4b50c>
   5ce94:	ldrh	r2, [r0, #2]
   5ce98:	cmp	r8, #0
   5ce9c:	mov	r1, #4
   5cea0:	movwne	r1, #12
   5cea4:	orr	r1, r2, r1
   5cea8:	strh	r1, [r0, #2]
   5ceac:	b	5c8f4 <fputs@plt+0x4b50c>
   5ceb0:	ldr	r1, [sp, #80]	; 0x50
   5ceb4:	movw	r2, #17780	; 0x4574
   5ceb8:	mov	r0, #2
   5cebc:	movt	r2, #10
   5cec0:	str	r0, [r1, #76]	; 0x4c
   5cec4:	mov	r0, sl
   5cec8:	mov	r1, #2
   5cecc:	bl	80a24 <fputs@plt+0x6f63c>
   5ced0:	ldr	r0, [sp, #88]	; 0x58
   5ced4:	ldr	r6, [r0, #372]	; 0x174
   5ced8:	cmp	r6, #0
   5cedc:	beq	5c8f4 <fputs@plt+0x4b50c>
   5cee0:	movw	r4, #8416	; 0x20e0
   5cee4:	mov	r7, #0
   5cee8:	mov	r5, #0
   5ceec:	movt	r4, #9
   5cef0:	ldr	r0, [r6, #8]
   5cef4:	mov	r1, #1
   5cef8:	mov	r2, r4
   5cefc:	mov	r3, r5
   5cf00:	ldr	r0, [r0]
   5cf04:	str	r0, [sp]
   5cf08:	mov	r0, sl
   5cf0c:	bl	80a94 <fputs@plt+0x6f6ac>
   5cf10:	mov	r0, sl
   5cf14:	mov	r1, #33	; 0x21
   5cf18:	mov	r2, #1
   5cf1c:	mov	r3, #2
   5cf20:	str	r7, [sp]
   5cf24:	bl	49a20 <fputs@plt+0x38638>
   5cf28:	ldr	r6, [r6]
   5cf2c:	add	r5, r5, #1
   5cf30:	cmp	r6, #0
   5cf34:	bne	5cef0 <fputs@plt+0x4bb08>
   5cf38:	b	5c8f4 <fputs@plt+0x4b50c>
   5cf3c:	ldr	r1, [sp, #80]	; 0x50
   5cf40:	mov	r0, #1
   5cf44:	sub	r2, fp, #56	; 0x38
   5cf48:	str	r0, [r1, #76]	; 0x4c
   5cf4c:	movw	r0, #8731	; 0x221b
   5cf50:	mov	r1, #1
   5cf54:	movt	r0, #9
   5cf58:	str	r0, [fp, #-56]	; 0xffffffc8
   5cf5c:	mov	r0, sl
   5cf60:	bl	80a24 <fputs@plt+0x6f63c>
   5cf64:	movw	r5, #47720	; 0xba68
   5cf68:	mov	r4, #0
   5cf6c:	mov	r6, #0
   5cf70:	movt	r5, #8
   5cf74:	mov	r0, sl
   5cf78:	mov	r1, #97	; 0x61
   5cf7c:	mov	r2, #0
   5cf80:	mov	r3, #1
   5cf84:	str	r4, [sp]
   5cf88:	bl	49a20 <fputs@plt+0x38638>
   5cf8c:	ldr	r2, [r5, -r6, lsl #2]
   5cf90:	mov	r1, r0
   5cf94:	mov	r0, sl
   5cf98:	mov	r3, #0
   5cf9c:	bl	1d520 <fputs@plt+0xc138>
   5cfa0:	mov	r0, sl
   5cfa4:	mov	r1, #33	; 0x21
   5cfa8:	mov	r2, #1
   5cfac:	mov	r3, #1
   5cfb0:	str	r4, [sp]
   5cfb4:	bl	49a20 <fputs@plt+0x38638>
   5cfb8:	sub	r6, r6, #1
   5cfbc:	cmn	r6, #3
   5cfc0:	bne	5cf74 <fputs@plt+0x4bb8c>
   5cfc4:	ldrb	r0, [sl, #89]	; 0x59
   5cfc8:	and	r0, r0, #247	; 0xf7
   5cfcc:	strb	r0, [sl, #89]	; 0x59
   5cfd0:	b	5c8f4 <fputs@plt+0x4b50c>
   5cfd4:	ldr	r1, [sp, #80]	; 0x50
   5cfd8:	movw	r2, #17768	; 0x4568
   5cfdc:	mov	r0, #3
   5cfe0:	movt	r2, #10
   5cfe4:	str	r0, [r1, #76]	; 0x4c
   5cfe8:	mov	r0, sl
   5cfec:	mov	r1, #3
   5cff0:	bl	80a24 <fputs@plt+0x6f63c>
   5cff4:	ldr	r0, [sp, #88]	; 0x58
   5cff8:	ldr	r0, [r0, #20]
   5cffc:	cmp	r0, #1
   5d000:	blt	5c8f4 <fputs@plt+0x4b50c>
   5d004:	ldr	r6, [sp, #88]	; 0x58
   5d008:	movw	r7, #38315	; 0x95ab
   5d00c:	movw	r4, #8451	; 0x2103
   5d010:	mov	r8, #0
   5d014:	mov	r5, #0
   5d018:	movt	r7, #8
   5d01c:	movt	r4, #9
   5d020:	ldr	r1, [r6, #16]
   5d024:	add	r2, r1, r5, lsl #4
   5d028:	ldr	r2, [r2, #4]
   5d02c:	cmp	r2, #0
   5d030:	beq	5d084 <fputs@plt+0x4bc9c>
   5d034:	ldr	r0, [r1, r5, lsl #4]
   5d038:	ldr	r1, [r2, #4]
   5d03c:	mov	r3, r5
   5d040:	ldr	r2, [r1]
   5d044:	ldrb	r1, [r2, #16]
   5d048:	cmp	r1, #0
   5d04c:	mov	r1, r7
   5d050:	ldreq	r1, [r2, #176]	; 0xb0
   5d054:	stm	sp, {r0, r1}
   5d058:	mov	r0, sl
   5d05c:	mov	r1, #1
   5d060:	mov	r2, r4
   5d064:	bl	80a94 <fputs@plt+0x6f6ac>
   5d068:	mov	r0, sl
   5d06c:	mov	r1, #33	; 0x21
   5d070:	mov	r2, #1
   5d074:	mov	r3, #3
   5d078:	str	r8, [sp]
   5d07c:	bl	49a20 <fputs@plt+0x38638>
   5d080:	ldr	r0, [r6, #20]
   5d084:	add	r5, r5, #1
   5d088:	cmp	r5, r0
   5d08c:	blt	5d020 <fputs@plt+0x4bc38>
   5d090:	b	5c8f4 <fputs@plt+0x4b50c>
   5d094:	ldr	r7, [sp, #68]	; 0x44
   5d098:	ldr	r0, [sl, #96]	; 0x60
   5d09c:	mov	r1, #1
   5d0a0:	orr	r0, r0, r1, lsl r7
   5d0a4:	lsl	r8, r1, r7
   5d0a8:	cmp	r7, #1
   5d0ac:	str	r0, [sl, #96]	; 0x60
   5d0b0:	beq	5d0d8 <fputs@plt+0x4bcf0>
   5d0b4:	ldr	r0, [sl]
   5d0b8:	ldr	r0, [r0, #16]
   5d0bc:	add	r0, r0, r7, lsl #4
   5d0c0:	ldr	r0, [r0, #4]
   5d0c4:	ldrb	r0, [r0, #9]
   5d0c8:	cmp	r0, #0
   5d0cc:	ldrne	r0, [sl, #100]	; 0x64
   5d0d0:	orrne	r0, r0, r8
   5d0d4:	strne	r0, [sl, #100]	; 0x64
   5d0d8:	ldr	r0, [sp, #84]	; 0x54
   5d0dc:	cmp	r0, #0
   5d0e0:	beq	5f410 <fputs@plt+0x4e028>
   5d0e4:	mov	r1, #0
   5d0e8:	str	r1, [fp, #-56]	; 0xffffffc8
   5d0ec:	sub	r1, fp, #56	; 0x38
   5d0f0:	bl	46e04 <fputs@plt+0x35a1c>
   5d0f4:	ldr	r0, [fp, #-56]	; 0xffffffc8
   5d0f8:	ldr	r5, [sp, #80]	; 0x50
   5d0fc:	ldr	r9, [fp, #-76]	; 0xffffffb4
   5d100:	cmn	r0, #1
   5d104:	ble	5f644 <fputs@plt+0x4e25c>
   5d108:	mov	r4, r0
   5d10c:	b	5f650 <fputs@plt+0x4e268>
   5d110:	ldr	r0, [sp, #84]	; 0x54
   5d114:	cmp	r0, #0
   5d118:	beq	5f468 <fputs@plt+0x4e080>
   5d11c:	ldr	r0, [sp, #88]	; 0x58
   5d120:	ldr	r0, [r0, #16]
   5d124:	ldr	r4, [r0, #12]
   5d128:	ldrh	r0, [r4, #78]	; 0x4e
   5d12c:	and	r0, r0, #5
   5d130:	cmp	r0, #1
   5d134:	beq	5c8f4 <fputs@plt+0x4b50c>
   5d138:	movw	r0, #59800	; 0xe998
   5d13c:	ldr	r6, [sp, #84]	; 0x54
   5d140:	movw	r1, #8639	; 0x21bf
   5d144:	movt	r0, #8
   5d148:	movt	r1, #9
   5d14c:	add	r5, r0, #4
   5d150:	mov	r0, r6
   5d154:	bl	1606c <fputs@plt+0x4c84>
   5d158:	cmp	r0, #0
   5d15c:	beq	5f818 <fputs@plt+0x4e430>
   5d160:	ldr	r1, [r5, #4]
   5d164:	add	r0, r5, #8
   5d168:	mov	r5, r0
   5d16c:	cmp	r1, #0
   5d170:	bne	5d150 <fputs@plt+0x4bd68>
   5d174:	ldr	r0, [sp, #80]	; 0x50
   5d178:	movw	r1, #8706	; 0x2202
   5d17c:	mov	r2, r6
   5d180:	movt	r1, #9
   5d184:	bl	1d2ec <fputs@plt+0xbf04>
   5d188:	b	5c8f4 <fputs@plt+0x4b50c>
   5d18c:	ldr	r4, [sp, #80]	; 0x50
   5d190:	ldr	r5, [r4, #76]	; 0x4c
   5d194:	add	r0, r5, #6
   5d198:	str	r0, [sp, #72]	; 0x48
   5d19c:	str	r0, [r4, #76]	; 0x4c
   5d1a0:	mov	r0, r4
   5d1a4:	bl	60424 <fputs@plt+0x4f03c>
   5d1a8:	movw	r2, #17820	; 0x459c
   5d1ac:	mov	r1, #4
   5d1b0:	mov	r9, r0
   5d1b4:	movt	r2, #10
   5d1b8:	bl	80a24 <fputs@plt+0x6f63c>
   5d1bc:	ldr	r6, [sp, #68]	; 0x44
   5d1c0:	mov	r0, r4
   5d1c4:	mov	r1, r6
   5d1c8:	bl	65ea8 <fputs@plt+0x54ac0>
   5d1cc:	ldr	r4, [sp, #88]	; 0x58
   5d1d0:	ldr	r0, [r4, #16]
   5d1d4:	add	r0, r0, r6, lsl #4
   5d1d8:	ldr	r0, [r0, #12]
   5d1dc:	ldr	r0, [r0, #16]
   5d1e0:	cmp	r0, #0
   5d1e4:	str	r0, [sp, #32]
   5d1e8:	beq	5c8f4 <fputs@plt+0x4b50c>
   5d1ec:	add	r0, r5, #5
   5d1f0:	str	r9, [sp, #64]	; 0x40
   5d1f4:	str	r0, [sp, #36]	; 0x24
   5d1f8:	add	r0, r5, #1
   5d1fc:	str	r0, [sp, #48]	; 0x30
   5d200:	add	r0, r5, #3
   5d204:	str	r0, [sp, #44]	; 0x2c
   5d208:	add	r0, r5, #2
   5d20c:	str	r0, [sp, #40]	; 0x28
   5d210:	ldr	r2, [sp, #84]	; 0x54
   5d214:	cmp	r2, #0
   5d218:	beq	5d23c <fputs@plt+0x4be54>
   5d21c:	mov	r0, #0
   5d220:	ldr	r3, [fp, #-72]	; 0xffffffb8
   5d224:	mov	r1, #0
   5d228:	str	r0, [sp, #32]
   5d22c:	ldr	r0, [sp, #80]	; 0x50
   5d230:	bl	1d050 <fputs@plt+0xbc68>
   5d234:	mov	r7, r0
   5d238:	b	5d24c <fputs@plt+0x4be64>
   5d23c:	ldr	r1, [sp, #32]
   5d240:	ldr	r0, [r1]
   5d244:	ldr	r7, [r1, #8]
   5d248:	str	r0, [sp, #32]
   5d24c:	ldr	r5, [sp, #68]	; 0x44
   5d250:	cmp	r7, #0
   5d254:	beq	5d800 <fputs@plt+0x4c418>
   5d258:	ldr	r0, [r7, #16]
   5d25c:	cmp	r0, #0
   5d260:	beq	5d800 <fputs@plt+0x4c418>
   5d264:	ldr	r0, [r7]
   5d268:	ldr	r6, [sp, #80]	; 0x50
   5d26c:	ldr	r2, [r7, #28]
   5d270:	mov	r1, r5
   5d274:	mov	r3, #0
   5d278:	str	r0, [sp]
   5d27c:	mov	r0, r6
   5d280:	bl	606a4 <fputs@plt+0x4f2bc>
   5d284:	ldrsh	r0, [r7, #34]	; 0x22
   5d288:	ldr	r1, [sp, #72]	; 0x48
   5d28c:	str	r7, [sp, #56]	; 0x38
   5d290:	mov	r2, r5
   5d294:	add	r0, r1, r0
   5d298:	ldr	r1, [r6, #76]	; 0x4c
   5d29c:	cmp	r0, r1
   5d2a0:	mov	r1, #0
   5d2a4:	strgt	r0, [r6, #76]	; 0x4c
   5d2a8:	mov	r0, #54	; 0x36
   5d2ac:	str	r0, [sp]
   5d2b0:	mov	r0, r6
   5d2b4:	ldr	r6, [sp, #56]	; 0x38
   5d2b8:	mov	r3, r6
   5d2bc:	bl	605ac <fputs@plt+0x4f1c4>
   5d2c0:	ldr	r3, [sp, #48]	; 0x30
   5d2c4:	ldr	r5, [r6]
   5d2c8:	mov	r0, #0
   5d2cc:	mov	r1, #97	; 0x61
   5d2d0:	mov	r2, #0
   5d2d4:	str	r0, [sp]
   5d2d8:	mov	r0, r9
   5d2dc:	bl	49a20 <fputs@plt+0x38638>
   5d2e0:	mov	r1, r0
   5d2e4:	mov	r0, r9
   5d2e8:	mov	r2, r5
   5d2ec:	mov	r3, #0
   5d2f0:	bl	1d520 <fputs@plt+0xc138>
   5d2f4:	ldr	r6, [r6, #16]
   5d2f8:	mov	r5, #1
   5d2fc:	cmp	r6, #0
   5d300:	beq	5d3e4 <fputs@plt+0x4bffc>
   5d304:	ldr	r1, [r6, #8]
   5d308:	ldr	r2, [fp, #-72]	; 0xffffffb8
   5d30c:	mov	r0, r4
   5d310:	bl	227d4 <fputs@plt+0x113ec>
   5d314:	cmp	r0, #0
   5d318:	beq	5d3d8 <fputs@plt+0x4bff0>
   5d31c:	mov	r8, #0
   5d320:	mov	r7, r0
   5d324:	ldr	r4, [sp, #80]	; 0x50
   5d328:	ldr	r1, [sp, #68]	; 0x44
   5d32c:	mov	r3, #0
   5d330:	str	r8, [fp, #-56]	; 0xffffffc8
   5d334:	ldr	r0, [r0]
   5d338:	ldr	r2, [r7, #28]
   5d33c:	str	r0, [sp]
   5d340:	mov	r0, r4
   5d344:	bl	606a4 <fputs@plt+0x4f2bc>
   5d348:	mov	r0, r4
   5d34c:	mov	r1, r7
   5d350:	mov	r2, r6
   5d354:	sub	r3, fp, #56	; 0x38
   5d358:	str	r8, [sp]
   5d35c:	bl	7e098 <fputs@plt+0x6ccb0>
   5d360:	cmp	r0, #0
   5d364:	bne	5c8f4 <fputs@plt+0x4b50c>
   5d368:	ldr	r8, [fp, #-56]	; 0xffffffc8
   5d36c:	cmp	r8, #0
   5d370:	beq	5d3b8 <fputs@plt+0x4bfd0>
   5d374:	ldr	r0, [sp, #68]	; 0x44
   5d378:	ldr	r3, [r8, #44]	; 0x2c
   5d37c:	mov	r1, #54	; 0x36
   5d380:	mov	r2, r5
   5d384:	str	r0, [sp]
   5d388:	mov	r0, r9
   5d38c:	bl	49a20 <fputs@plt+0x38638>
   5d390:	ldr	r0, [sp, #80]	; 0x50
   5d394:	mov	r1, r8
   5d398:	ldr	r7, [r0, #8]
   5d39c:	bl	607ac <fputs@plt+0x4f3c4>
   5d3a0:	mov	r2, r0
   5d3a4:	mov	r0, r7
   5d3a8:	mvn	r1, #0
   5d3ac:	mvn	r3, #5
   5d3b0:	bl	1d520 <fputs@plt+0xc138>
   5d3b4:	b	5d3d4 <fputs@plt+0x4bfec>
   5d3b8:	mov	r0, #54	; 0x36
   5d3bc:	ldr	r2, [sp, #68]	; 0x44
   5d3c0:	mov	r1, r5
   5d3c4:	mov	r3, r7
   5d3c8:	str	r0, [sp]
   5d3cc:	ldr	r0, [sp, #80]	; 0x50
   5d3d0:	bl	605ac <fputs@plt+0x4f1c4>
   5d3d4:	ldr	r4, [sp, #88]	; 0x58
   5d3d8:	ldr	r6, [r6, #4]
   5d3dc:	add	r5, r5, #1
   5d3e0:	b	5d2fc <fputs@plt+0x4bf14>
   5d3e4:	ldr	r0, [sp, #80]	; 0x50
   5d3e8:	mov	r1, #108	; 0x6c
   5d3ec:	mov	r2, #0
   5d3f0:	mov	r3, #0
   5d3f4:	ldr	r0, [r0, #72]	; 0x48
   5d3f8:	cmp	r0, r5
   5d3fc:	ldrlt	r0, [sp, #80]	; 0x50
   5d400:	strlt	r5, [r0, #72]	; 0x48
   5d404:	mov	r5, #0
   5d408:	mov	r0, r9
   5d40c:	str	r5, [sp]
   5d410:	bl	49a20 <fputs@plt+0x38638>
   5d414:	str	r0, [sp, #28]
   5d418:	ldr	r0, [sp, #56]	; 0x38
   5d41c:	ldr	r6, [r0, #16]
   5d420:	cmp	r6, #0
   5d424:	beq	5d7a4 <fputs@plt+0x4c3bc>
   5d428:	mov	r7, #1
   5d42c:	ldr	r1, [r6, #8]
   5d430:	ldr	r2, [fp, #-72]	; 0xffffffb8
   5d434:	mov	r0, r4
   5d438:	bl	227d4 <fputs@plt+0x113ec>
   5d43c:	mov	r4, r0
   5d440:	cmp	r0, #0
   5d444:	str	r5, [fp, #-56]	; 0xffffffc8
   5d448:	str	r5, [fp, #-60]	; 0xffffffc4
   5d44c:	str	r7, [sp, #76]	; 0x4c
   5d450:	beq	5d4c0 <fputs@plt+0x4c0d8>
   5d454:	sub	r0, fp, #60	; 0x3c
   5d458:	mov	r1, r4
   5d45c:	mov	r2, r6
   5d460:	sub	r3, fp, #56	; 0x38
   5d464:	str	r0, [sp]
   5d468:	ldr	r0, [sp, #80]	; 0x50
   5d46c:	bl	7e098 <fputs@plt+0x6ccb0>
   5d470:	ldr	r8, [fp, #-56]	; 0xffffffc8
   5d474:	mov	r0, r9
   5d478:	bl	626a8 <fputs@plt+0x512c0>
   5d47c:	mov	sl, r0
   5d480:	cmp	r4, #0
   5d484:	beq	5d4dc <fputs@plt+0x4c0f4>
   5d488:	cmp	r8, #0
   5d48c:	bne	5d4dc <fputs@plt+0x4c0f4>
   5d490:	ldr	r4, [sp, #56]	; 0x38
   5d494:	ldr	r7, [r6, #36]	; 0x24
   5d498:	ldrsh	r0, [r4, #32]
   5d49c:	cmp	r7, r0
   5d4a0:	bne	5d630 <fputs@plt+0x4c248>
   5d4a4:	ldr	r8, [sp, #72]	; 0x48
   5d4a8:	mov	r0, r9
   5d4ac:	mov	r1, #103	; 0x67
   5d4b0:	mov	r2, #0
   5d4b4:	str	r5, [sp]
   5d4b8:	mov	r3, r8
   5d4bc:	b	5d698 <fputs@plt+0x4c2b0>
   5d4c0:	mov	r0, r9
   5d4c4:	str	r4, [sp, #60]	; 0x3c
   5d4c8:	bl	626a8 <fputs@plt+0x512c0>
   5d4cc:	str	r0, [fp, #-76]	; 0xffffffb4
   5d4d0:	mov	r0, #0
   5d4d4:	str	r0, [sp, #52]	; 0x34
   5d4d8:	b	5d4e8 <fputs@plt+0x4c100>
   5d4dc:	str	r8, [sp, #52]	; 0x34
   5d4e0:	str	r4, [sp, #60]	; 0x3c
   5d4e4:	str	sl, [fp, #-76]	; 0xffffffb4
   5d4e8:	ldr	r8, [r6, #20]
   5d4ec:	str	r6, [fp, #-84]	; 0xffffffac
   5d4f0:	ldr	r2, [sp, #72]	; 0x48
   5d4f4:	ldr	r6, [sp, #64]	; 0x40
   5d4f8:	ldr	r9, [sp, #56]	; 0x38
   5d4fc:	ldr	r7, [fp, #-76]	; 0xffffffb4
   5d500:	cmp	r8, #1
   5d504:	blt	5d58c <fputs@plt+0x4c1a4>
   5d508:	ldr	r0, [fp, #-84]	; 0xffffffac
   5d50c:	mov	r5, #0
   5d510:	mov	r4, #0
   5d514:	str	r7, [fp, #-76]	; 0xffffffb4
   5d518:	add	sl, r0, #36	; 0x24
   5d51c:	ldr	r0, [fp, #-60]	; 0xffffffc4
   5d520:	mov	r3, sl
   5d524:	add	r7, r2, r4
   5d528:	mov	r8, r2
   5d52c:	mov	r1, r9
   5d530:	mov	r2, #0
   5d534:	cmp	r0, #0
   5d538:	addne	r3, r0, r5
   5d53c:	mov	r0, r6
   5d540:	ldr	r3, [r3]
   5d544:	str	r7, [sp]
   5d548:	bl	63d80 <fputs@plt+0x52998>
   5d54c:	mov	r2, r7
   5d550:	ldr	r7, [fp, #-76]	; 0xffffffb4
   5d554:	mov	r0, #0
   5d558:	mov	r1, #76	; 0x4c
   5d55c:	str	r0, [sp]
   5d560:	mov	r0, r6
   5d564:	mov	r3, r7
   5d568:	bl	49a20 <fputs@plt+0x38638>
   5d56c:	ldr	r0, [fp, #-84]	; 0xffffffac
   5d570:	mov	r2, r8
   5d574:	add	r4, r4, #1
   5d578:	add	sl, sl, #8
   5d57c:	add	r5, r5, #4
   5d580:	ldr	r8, [r0, #20]
   5d584:	cmp	r4, r8
   5d588:	blt	5d51c <fputs@plt+0x4c134>
   5d58c:	ldr	r0, [sp, #60]	; 0x3c
   5d590:	ldr	r6, [fp, #-84]	; 0xffffffac
   5d594:	cmp	r0, #0
   5d598:	beq	5d61c <fputs@plt+0x4c234>
   5d59c:	ldr	r0, [sp, #88]	; 0x58
   5d5a0:	ldr	r1, [sp, #52]	; 0x34
   5d5a4:	bl	7b0cc <fputs@plt+0x69ce4>
   5d5a8:	ldr	r9, [sp, #64]	; 0x40
   5d5ac:	ldr	r4, [sp, #36]	; 0x24
   5d5b0:	ldr	r2, [sp, #72]	; 0x48
   5d5b4:	ldr	r5, [r6, #20]
   5d5b8:	mov	r7, r0
   5d5bc:	mov	r1, #49	; 0x31
   5d5c0:	mov	r3, r8
   5d5c4:	mov	r0, r9
   5d5c8:	str	r4, [sp]
   5d5cc:	bl	49a20 <fputs@plt+0x38638>
   5d5d0:	mov	r1, r0
   5d5d4:	mov	r0, r9
   5d5d8:	mov	r2, r7
   5d5dc:	mov	r3, r5
   5d5e0:	bl	1d520 <fputs@plt+0xc138>
   5d5e4:	ldr	r7, [sp, #76]	; 0x4c
   5d5e8:	ldr	sl, [fp, #-76]	; 0xffffffb4
   5d5ec:	mov	r0, r9
   5d5f0:	mov	r1, #69	; 0x45
   5d5f4:	str	r4, [sp]
   5d5f8:	mov	r2, r7
   5d5fc:	mov	r3, sl
   5d600:	bl	49a20 <fputs@plt+0x38638>
   5d604:	mov	r1, r0
   5d608:	mov	r0, r9
   5d60c:	mov	r2, #0
   5d610:	mvn	r3, #13
   5d614:	bl	1d520 <fputs@plt+0xc138>
   5d618:	b	5d628 <fputs@plt+0x4c240>
   5d61c:	ldr	r9, [sp, #64]	; 0x40
   5d620:	ldr	r7, [sp, #76]	; 0x4c
   5d624:	ldr	sl, [fp, #-76]	; 0xffffffb4
   5d628:	mov	r5, #0
   5d62c:	b	5d710 <fputs@plt+0x4c328>
   5d630:	ldr	r8, [sp, #72]	; 0x48
   5d634:	mov	r0, r9
   5d638:	mov	r1, #47	; 0x2f
   5d63c:	mov	r2, #0
   5d640:	mov	r3, r7
   5d644:	str	sl, [fp, #-76]	; 0xffffffb4
   5d648:	str	r8, [sp]
   5d64c:	bl	49a20 <fputs@plt+0x38638>
   5d650:	ldr	sl, [fp, #-76]	; 0xffffffb4
   5d654:	mov	r0, r9
   5d658:	mov	r1, r4
   5d65c:	mov	r2, r7
   5d660:	mov	r3, r8
   5d664:	bl	63f64 <fputs@plt+0x52b7c>
   5d668:	mov	r0, r9
   5d66c:	mov	r1, #76	; 0x4c
   5d670:	mov	r2, r8
   5d674:	mov	r3, sl
   5d678:	str	r5, [sp]
   5d67c:	bl	49a20 <fputs@plt+0x38638>
   5d680:	ldr	r0, [r9, #32]
   5d684:	str	r5, [sp]
   5d688:	mov	r1, #38	; 0x26
   5d68c:	mov	r2, r8
   5d690:	add	r3, r0, #3
   5d694:	mov	r0, r9
   5d698:	bl	49a20 <fputs@plt+0x38638>
   5d69c:	ldr	r7, [sp, #76]	; 0x4c
   5d6a0:	mov	r0, r9
   5d6a4:	mov	r1, #70	; 0x46
   5d6a8:	mov	r3, #0
   5d6ac:	str	r8, [sp]
   5d6b0:	mov	r2, r7
   5d6b4:	bl	49a20 <fputs@plt+0x38638>
   5d6b8:	mov	r0, r9
   5d6bc:	mov	r1, #13
   5d6c0:	mov	r2, #0
   5d6c4:	mov	r3, sl
   5d6c8:	str	r5, [sp]
   5d6cc:	bl	49a20 <fputs@plt+0x38638>
   5d6d0:	ldr	r0, [r9, #32]
   5d6d4:	ldr	r2, [r9, #24]
   5d6d8:	sub	r1, r0, #1
   5d6dc:	str	r1, [r2, #96]	; 0x60
   5d6e0:	ldr	r2, [r9]
   5d6e4:	ldrb	r2, [r2, #69]	; 0x45
   5d6e8:	cmp	r2, #0
   5d6ec:	movw	r2, #35320	; 0x89f8
   5d6f0:	movt	r2, #10
   5d6f4:	bne	5d70c <fputs@plt+0x4c324>
   5d6f8:	subs	r2, r0, #2
   5d6fc:	movmi	r2, r1
   5d700:	add	r1, r2, r2, lsl #2
   5d704:	ldr	r2, [r9, #4]
   5d708:	add	r2, r2, r1, lsl #2
   5d70c:	str	r0, [r2, #8]
   5d710:	ldr	r3, [sp, #40]	; 0x28
   5d714:	mov	r0, r9
   5d718:	mov	r1, #103	; 0x67
   5d71c:	mov	r2, #0
   5d720:	str	r5, [sp]
   5d724:	bl	49a20 <fputs@plt+0x38638>
   5d728:	ldr	r3, [r6, #8]
   5d72c:	ldr	r1, [sp, #44]	; 0x2c
   5d730:	movw	r2, #8448	; 0x2100
   5d734:	sub	r0, r7, #1
   5d738:	movt	r2, #9
   5d73c:	str	r0, [sp]
   5d740:	mov	r0, r9
   5d744:	bl	80a94 <fputs@plt+0x6f6ac>
   5d748:	ldr	r2, [sp, #48]	; 0x30
   5d74c:	mov	r0, r9
   5d750:	mov	r1, #33	; 0x21
   5d754:	mov	r3, #4
   5d758:	str	r5, [sp]
   5d75c:	bl	49a20 <fputs@plt+0x38638>
   5d760:	ldr	r0, [r9, #24]
   5d764:	ldr	r4, [sp, #88]	; 0x58
   5d768:	ldr	r1, [r0, #120]	; 0x78
   5d76c:	cmp	r1, #0
   5d770:	ldrne	r2, [r9, #32]
   5d774:	mvnne	r3, sl
   5d778:	strne	r2, [r1, r3, lsl #2]
   5d77c:	ldr	r1, [r9, #32]
   5d780:	sub	r1, r1, #1
   5d784:	str	r1, [r0, #96]	; 0x60
   5d788:	mov	r0, r4
   5d78c:	ldr	r1, [fp, #-60]	; 0xffffffc4
   5d790:	bl	13dc4 <fputs@plt+0x29dc>
   5d794:	ldr	r6, [r6, #4]
   5d798:	add	r7, r7, #1
   5d79c:	cmp	r6, #0
   5d7a0:	bne	5d42c <fputs@plt+0x4c044>
   5d7a4:	str	r5, [sp]
   5d7a8:	ldr	r5, [sp, #28]
   5d7ac:	mov	r0, r9
   5d7b0:	mov	r1, #7
   5d7b4:	mov	r2, #0
   5d7b8:	add	r3, r5, #1
   5d7bc:	bl	49a20 <fputs@plt+0x38638>
   5d7c0:	ldr	r0, [r9, #32]
   5d7c4:	ldr	r2, [r9, #24]
   5d7c8:	sub	r1, r0, #1
   5d7cc:	str	r1, [r2, #96]	; 0x60
   5d7d0:	ldr	r2, [r9]
   5d7d4:	ldrb	r2, [r2, #69]	; 0x45
   5d7d8:	cmp	r2, #0
   5d7dc:	movw	r2, #35320	; 0x89f8
   5d7e0:	movt	r2, #10
   5d7e4:	bne	5d7fc <fputs@plt+0x4c414>
   5d7e8:	cmp	r5, #0
   5d7ec:	ldr	r2, [r9, #4]
   5d7f0:	movpl	r1, r5
   5d7f4:	add	r1, r1, r1, lsl #2
   5d7f8:	add	r2, r2, r1, lsl #2
   5d7fc:	str	r0, [r2, #8]
   5d800:	ldr	r0, [sp, #32]
   5d804:	cmp	r0, #0
   5d808:	bne	5d210 <fputs@plt+0x4be28>
   5d80c:	b	5c8f4 <fputs@plt+0x4b50c>
   5d810:	ldr	r0, [sp, #84]	; 0x54
   5d814:	cmp	r0, #0
   5d818:	beq	5c8f4 <fputs@plt+0x4b50c>
   5d81c:	ldr	r0, [sp, #88]	; 0x58
   5d820:	ldr	r1, [sp, #84]	; 0x54
   5d824:	ldr	r2, [fp, #-72]	; 0xffffffb8
   5d828:	bl	227d4 <fputs@plt+0x113ec>
   5d82c:	cmp	r0, #0
   5d830:	str	r0, [fp, #-72]	; 0xffffffb8
   5d834:	beq	5c8f4 <fputs@plt+0x4b50c>
   5d838:	ldr	r0, [sp, #80]	; 0x50
   5d83c:	bl	60424 <fputs@plt+0x4f03c>
   5d840:	mov	r5, r0
   5d844:	ldr	r0, [fp, #-72]	; 0xffffffb8
   5d848:	ldr	r6, [r0, #16]
   5d84c:	cmp	r6, #0
   5d850:	beq	5c8f4 <fputs@plt+0x4b50c>
   5d854:	ldr	r0, [sp, #80]	; 0x50
   5d858:	mov	r1, #8
   5d85c:	str	r1, [r0, #76]	; 0x4c
   5d860:	ldr	r1, [sp, #68]	; 0x44
   5d864:	bl	65ea8 <fputs@plt+0x54ac0>
   5d868:	movw	r2, #17788	; 0x457c
   5d86c:	mov	r0, r5
   5d870:	mov	r1, #8
   5d874:	movt	r2, #10
   5d878:	bl	80a24 <fputs@plt+0x6f63c>
   5d87c:	movw	r8, #9535	; 0x253f
   5d880:	mov	sl, #0
   5d884:	movt	r8, #9
   5d888:	ldr	r0, [r6, #20]
   5d88c:	cmp	r0, #1
   5d890:	blt	5d968 <fputs@plt+0x4c580>
   5d894:	mov	r9, #0
   5d898:	ldr	r2, [fp, #-72]	; 0xffffffb8
   5d89c:	add	r0, r6, r9, lsl #3
   5d8a0:	ldrb	r3, [r6, #26]
   5d8a4:	ldr	r1, [r0, #36]	; 0x24
   5d8a8:	ldr	r0, [r0, #40]	; 0x28
   5d8ac:	ldr	r2, [r2, #4]
   5d8b0:	sub	r4, r3, #6
   5d8b4:	uxtb	r3, r4
   5d8b8:	cmp	r3, #3
   5d8bc:	mov	r3, r8
   5d8c0:	ldr	r1, [r2, r1, lsl #4]
   5d8c4:	ldr	r2, [r6, #8]
   5d8c8:	bhi	5d8dc <fputs@plt+0x4c4f4>
   5d8cc:	movw	r7, #61848	; 0xf198
   5d8d0:	sxtb	r3, r4
   5d8d4:	movt	r7, #8
   5d8d8:	ldr	r3, [r7, r3, lsl #2]
   5d8dc:	ldrb	r7, [r6, #25]
   5d8e0:	sub	r7, r7, #6
   5d8e4:	uxtb	r4, r7
   5d8e8:	cmp	r4, #3
   5d8ec:	mov	r4, r8
   5d8f0:	bhi	5d904 <fputs@plt+0x4c51c>
   5d8f4:	movw	r4, #61848	; 0xf198
   5d8f8:	sxtb	r7, r7
   5d8fc:	movt	r4, #8
   5d900:	ldr	r4, [r4, r7, lsl #2]
   5d904:	str	r1, [sp, #8]
   5d908:	add	r1, sp, #12
   5d90c:	str	r2, [sp, #4]
   5d910:	str	r9, [sp]
   5d914:	movw	r2, #8475	; 0x211b
   5d918:	stm	r1, {r0, r3, r4}
   5d91c:	movw	r0, #8484	; 0x2124
   5d920:	movt	r2, #9
   5d924:	mov	r1, #1
   5d928:	mov	r3, sl
   5d92c:	movt	r0, #9
   5d930:	str	r0, [sp, #24]
   5d934:	mov	r0, r5
   5d938:	bl	80a94 <fputs@plt+0x6f6ac>
   5d93c:	mov	r0, #0
   5d940:	mov	r1, #33	; 0x21
   5d944:	mov	r2, #1
   5d948:	mov	r3, #8
   5d94c:	str	r0, [sp]
   5d950:	mov	r0, r5
   5d954:	bl	49a20 <fputs@plt+0x38638>
   5d958:	ldr	r0, [r6, #20]
   5d95c:	add	r9, r9, #1
   5d960:	cmp	r9, r0
   5d964:	blt	5d898 <fputs@plt+0x4c4b0>
   5d968:	ldr	r6, [r6, #4]
   5d96c:	add	sl, sl, #1
   5d970:	cmp	r6, #0
   5d974:	bne	5d888 <fputs@plt+0x4c4a0>
   5d978:	b	5c8f4 <fputs@plt+0x4b50c>
   5d97c:	ldr	r0, [sp, #84]	; 0x54
   5d980:	cmp	r0, #0
   5d984:	beq	5d9a4 <fputs@plt+0x4c5bc>
   5d988:	sub	r1, fp, #56	; 0x38
   5d98c:	bl	46e04 <fputs@plt+0x35a1c>
   5d990:	cmp	r0, #0
   5d994:	beq	5d9a4 <fputs@plt+0x4c5bc>
   5d998:	ldr	r4, [fp, #-56]	; 0xffffffc8
   5d99c:	cmp	r4, #0
   5d9a0:	bgt	5d9ac <fputs@plt+0x4c5c4>
   5d9a4:	mvn	r4, #-2147483648	; 0x80000000
   5d9a8:	str	r4, [fp, #-56]	; 0xffffffc8
   5d9ac:	ldr	r7, [sp, #80]	; 0x50
   5d9b0:	ldr	r6, [sp, #68]	; 0x44
   5d9b4:	ldr	r5, [r7, #416]	; 0x1a0
   5d9b8:	mov	r0, r7
   5d9bc:	mov	r1, r6
   5d9c0:	bl	65ea8 <fputs@plt+0x54ac0>
   5d9c4:	cmp	r5, #0
   5d9c8:	mov	r1, #1
   5d9cc:	mov	r2, r4
   5d9d0:	mov	r3, #1
   5d9d4:	moveq	r5, r7
   5d9d8:	ldr	r0, [r5, #336]	; 0x150
   5d9dc:	orr	r0, r0, r1, lsl r6
   5d9e0:	mov	r1, #22
   5d9e4:	str	r0, [r5, #336]	; 0x150
   5d9e8:	mov	r5, #0
   5d9ec:	mov	r0, sl
   5d9f0:	str	r5, [sp]
   5d9f4:	bl	49a20 <fputs@plt+0x38638>
   5d9f8:	mov	r0, sl
   5d9fc:	mov	r1, #146	; 0x92
   5da00:	mov	r2, r6
   5da04:	mov	r3, #0
   5da08:	str	r5, [sp]
   5da0c:	bl	49a20 <fputs@plt+0x38638>
   5da10:	mov	r4, r0
   5da14:	mov	r0, sl
   5da18:	mov	r1, #33	; 0x21
   5da1c:	mov	r2, #1
   5da20:	mov	r3, #0
   5da24:	str	r5, [sp]
   5da28:	bl	49a20 <fputs@plt+0x38638>
   5da2c:	mov	r0, sl
   5da30:	mov	r1, #37	; 0x25
   5da34:	mov	r2, #1
   5da38:	mvn	r3, #0
   5da3c:	str	r5, [sp]
   5da40:	bl	49a20 <fputs@plt+0x38638>
   5da44:	mov	r0, sl
   5da48:	mov	r1, #138	; 0x8a
   5da4c:	mov	r2, #1
   5da50:	mov	r3, r4
   5da54:	str	r5, [sp]
   5da58:	bl	49a20 <fputs@plt+0x38638>
   5da5c:	ldr	r0, [sl, #32]
   5da60:	ldr	r2, [sl, #24]
   5da64:	sub	r1, r0, #1
   5da68:	str	r1, [r2, #96]	; 0x60
   5da6c:	ldr	r2, [sl]
   5da70:	ldrb	r2, [r2, #69]	; 0x45
   5da74:	cmp	r2, #0
   5da78:	beq	5f49c <fputs@plt+0x4e0b4>
   5da7c:	movw	r1, #35320	; 0x89f8
   5da80:	movt	r1, #10
   5da84:	b	5f4b0 <fputs@plt+0x4e0c8>
   5da88:	ldr	r0, [sp, #84]	; 0x54
   5da8c:	cmp	r0, #0
   5da90:	beq	5c8f4 <fputs@plt+0x4b50c>
   5da94:	ldr	r0, [sp, #88]	; 0x58
   5da98:	ldr	r1, [sp, #84]	; 0x54
   5da9c:	ldr	r2, [fp, #-72]	; 0xffffffb8
   5daa0:	bl	46d50 <fputs@plt+0x35968>
   5daa4:	cmp	r0, #0
   5daa8:	beq	5c8f4 <fputs@plt+0x4b50c>
   5daac:	ldr	r7, [r7, #8]
   5dab0:	ldr	r6, [sp, #80]	; 0x50
   5dab4:	mov	r4, r0
   5dab8:	mov	r0, #52	; 0x34
   5dabc:	ldr	r1, [sp, #68]	; 0x44
   5dac0:	cmp	r7, #0
   5dac4:	movweq	r0, #50	; 0x32
   5dac8:	add	r0, r4, r0
   5dacc:	ldrh	r5, [r0]
   5dad0:	mov	r0, #6
   5dad4:	movweq	r0, #3
   5dad8:	str	r0, [r6, #76]	; 0x4c
   5dadc:	mov	r0, r6
   5dae0:	ldr	r8, [r4, #12]
   5dae4:	bl	65ea8 <fputs@plt+0x54ac0>
   5dae8:	ldr	r1, [r6, #76]	; 0x4c
   5daec:	movw	r2, #17724	; 0x453c
   5daf0:	mov	r0, sl
   5daf4:	movt	r2, #10
   5daf8:	bl	80a24 <fputs@plt+0x6f63c>
   5dafc:	cmp	r5, #0
   5db00:	beq	5c8f4 <fputs@plt+0x4b50c>
   5db04:	mov	r9, #0
   5db08:	mov	r6, #0
   5db0c:	ldr	r0, [r4, #4]
   5db10:	mov	r1, #0
   5db14:	add	r0, r0, r9
   5db18:	ldrsh	r0, [r0]
   5db1c:	cmp	r0, #0
   5db20:	bmi	5db2c <fputs@plt+0x4c744>
   5db24:	ldr	r1, [r8, #4]
   5db28:	ldr	r1, [r1, r0, lsl #4]
   5db2c:	movw	r2, #8415	; 0x20df
   5db30:	stm	sp, {r0, r1}
   5db34:	mov	r0, sl
   5db38:	mov	r1, #1
   5db3c:	mov	r3, r6
   5db40:	movt	r2, #9
   5db44:	bl	80a94 <fputs@plt+0x6f6ac>
   5db48:	cmp	r7, #0
   5db4c:	beq	5db8c <fputs@plt+0x4c7a4>
   5db50:	ldr	r1, [r4, #28]
   5db54:	ldr	r2, [r4, #32]
   5db58:	ldrh	r0, [r4, #50]	; 0x32
   5db5c:	ldrb	r3, [r1, r6]
   5db60:	ldr	r1, [r2, r6, lsl #2]
   5db64:	movw	r2, #8447	; 0x20ff
   5db68:	cmp	r6, r0
   5db6c:	mov	r0, #0
   5db70:	movwcc	r0, #1
   5db74:	movt	r2, #9
   5db78:	str	r0, [sp, #4]
   5db7c:	mov	r0, sl
   5db80:	str	r1, [sp]
   5db84:	mov	r1, #4
   5db88:	bl	80a94 <fputs@plt+0x6f6ac>
   5db8c:	ldr	r0, [sp, #80]	; 0x50
   5db90:	mov	r1, #33	; 0x21
   5db94:	mov	r2, #1
   5db98:	ldr	r3, [r0, #76]	; 0x4c
   5db9c:	mov	r0, #0
   5dba0:	str	r0, [sp]
   5dba4:	mov	r0, sl
   5dba8:	bl	49a20 <fputs@plt+0x38638>
   5dbac:	add	r6, r6, #1
   5dbb0:	add	r9, r9, #2
   5dbb4:	cmp	r5, r6
   5dbb8:	bne	5db0c <fputs@plt+0x4c724>
   5dbbc:	b	5c8f4 <fputs@plt+0x4b50c>
   5dbc0:	ldr	r0, [sp, #84]	; 0x54
   5dbc4:	cmp	r0, #0
   5dbc8:	beq	5c8f4 <fputs@plt+0x4b50c>
   5dbcc:	ldr	r0, [sp, #88]	; 0x58
   5dbd0:	ldr	r1, [sp, #84]	; 0x54
   5dbd4:	ldr	r2, [fp, #-72]	; 0xffffffb8
   5dbd8:	bl	227d4 <fputs@plt+0x113ec>
   5dbdc:	cmp	r0, #0
   5dbe0:	beq	5c8f4 <fputs@plt+0x4b50c>
   5dbe4:	ldr	r6, [sp, #80]	; 0x50
   5dbe8:	mov	r5, r0
   5dbec:	mov	r0, r6
   5dbf0:	bl	60424 <fputs@plt+0x4f03c>
   5dbf4:	ldr	r1, [sp, #68]	; 0x44
   5dbf8:	mov	r4, r0
   5dbfc:	mov	r0, #5
   5dc00:	str	r0, [r6, #76]	; 0x4c
   5dc04:	mov	r0, r6
   5dc08:	bl	65ea8 <fputs@plt+0x54ac0>
   5dc0c:	movw	r2, #17748	; 0x4554
   5dc10:	mov	r0, r4
   5dc14:	mov	r1, #5
   5dc18:	movt	r2, #10
   5dc1c:	bl	80a24 <fputs@plt+0x6f63c>
   5dc20:	ldr	r7, [r5, #8]
   5dc24:	cmp	r7, #0
   5dc28:	beq	5c8f4 <fputs@plt+0x4b50c>
   5dc2c:	movw	r9, #59772	; 0xe97c
   5dc30:	movw	r5, #8445	; 0x20fd
   5dc34:	mov	r8, #0
   5dc38:	mov	r6, #0
   5dc3c:	movt	r9, #8
   5dc40:	movt	r5, #9
   5dc44:	ldrb	r0, [r7, #55]	; 0x37
   5dc48:	ldr	r3, [r7, #36]	; 0x24
   5dc4c:	ldrb	r1, [r7, #54]	; 0x36
   5dc50:	ldr	r2, [r7]
   5dc54:	and	r0, r0, #3
   5dc58:	cmp	r3, #0
   5dc5c:	str	r2, [sp]
   5dc60:	mov	r2, r5
   5dc64:	ldr	r0, [r9, r0, lsl #2]
   5dc68:	movwne	r3, #1
   5dc6c:	cmp	r1, #0
   5dc70:	movwne	r1, #1
   5dc74:	str	r3, [sp, #12]
   5dc78:	mov	r3, r6
   5dc7c:	str	r1, [sp, #4]
   5dc80:	mov	r1, #1
   5dc84:	str	r0, [sp, #8]
   5dc88:	mov	r0, r4
   5dc8c:	bl	80a94 <fputs@plt+0x6f6ac>
   5dc90:	mov	r0, r4
   5dc94:	mov	r1, #33	; 0x21
   5dc98:	mov	r2, #1
   5dc9c:	mov	r3, #5
   5dca0:	str	r8, [sp]
   5dca4:	bl	49a20 <fputs@plt+0x38638>
   5dca8:	ldr	r7, [r7, #20]
   5dcac:	add	r6, r6, #1
   5dcb0:	cmp	r7, #0
   5dcb4:	bne	5dc44 <fputs@plt+0x4c85c>
   5dcb8:	b	5c8f4 <fputs@plt+0x4b50c>
   5dcbc:	ldr	r0, [fp, #-80]	; 0xffffffb0
   5dcc0:	ldr	r1, [sp, #80]	; 0x50
   5dcc4:	sub	r2, fp, #56	; 0x38
   5dcc8:	ldrb	r5, [r0]
   5dccc:	ldr	r0, [fp, #-84]	; 0xffffffac
   5dcd0:	mov	r9, r1
   5dcd4:	ldr	r4, [r0]
   5dcd8:	mov	r0, #6
   5dcdc:	str	r0, [r1, #76]	; 0x4c
   5dce0:	movw	r0, #8494	; 0x212e
   5dce4:	mov	r1, #1
   5dce8:	movt	r0, #9
   5dcec:	str	r0, [fp, #-56]	; 0xffffffc8
   5dcf0:	mov	r0, sl
   5dcf4:	bl	80a24 <fputs@plt+0x6f63c>
   5dcf8:	cmp	r4, #0
   5dcfc:	ldr	r0, [sp, #68]	; 0x44
   5dd00:	mov	r2, #100	; 0x64
   5dd04:	mvneq	r0, #0
   5dd08:	str	r2, [fp, #-60]	; 0xffffffc4
   5dd0c:	str	r0, [sp, #68]	; 0x44
   5dd10:	ldr	r0, [sp, #84]	; 0x54
   5dd14:	cmp	r0, #0
   5dd18:	beq	5dd34 <fputs@plt+0x4c94c>
   5dd1c:	sub	r1, fp, #60	; 0x3c
   5dd20:	bl	46e04 <fputs@plt+0x35a1c>
   5dd24:	ldr	r2, [fp, #-60]	; 0xffffffc4
   5dd28:	cmp	r2, #0
   5dd2c:	movle	r2, #100	; 0x64
   5dd30:	strle	r2, [fp, #-60]	; 0xffffffc4
   5dd34:	mov	r7, #0
   5dd38:	mov	r0, sl
   5dd3c:	mov	r1, #22
   5dd40:	mov	r3, #1
   5dd44:	str	r2, [sp, #48]	; 0x30
   5dd48:	str	r7, [sp]
   5dd4c:	bl	49a20 <fputs@plt+0x38638>
   5dd50:	ldr	r8, [sp, #88]	; 0x58
   5dd54:	ldr	r0, [r8, #20]
   5dd58:	cmp	r0, #1
   5dd5c:	blt	5ea94 <fputs@plt+0x4d6ac>
   5dd60:	orr	r0, r5, #32
   5dd64:	uxtb	r0, r0
   5dd68:	str	r0, [sp, #52]	; 0x34
   5dd6c:	mov	r0, #0
   5dd70:	str	r0, [sp, #56]	; 0x38
   5dd74:	ldr	r0, [sp, #68]	; 0x44
   5dd78:	cmp	r0, #0
   5dd7c:	bmi	5dd90 <fputs@plt+0x4c9a8>
   5dd80:	ldr	r0, [sp, #68]	; 0x44
   5dd84:	ldr	r1, [sp, #56]	; 0x38
   5dd88:	cmp	r1, r0
   5dd8c:	bne	5ea74 <fputs@plt+0x4d68c>
   5dd90:	ldr	r5, [sp, #56]	; 0x38
   5dd94:	mov	r0, r9
   5dd98:	mov	r1, r5
   5dd9c:	bl	65ea8 <fputs@plt+0x54ac0>
   5dda0:	mov	r0, sl
   5dda4:	mov	r1, #138	; 0x8a
   5dda8:	mov	r2, #1
   5ddac:	mov	r3, #0
   5ddb0:	str	r7, [sp]
   5ddb4:	bl	49a20 <fputs@plt+0x38638>
   5ddb8:	mov	r4, r0
   5ddbc:	mov	r0, sl
   5ddc0:	mov	r1, #21
   5ddc4:	mov	r2, #0
   5ddc8:	mov	r3, #0
   5ddcc:	str	r7, [sp]
   5ddd0:	bl	49a20 <fputs@plt+0x38638>
   5ddd4:	ldr	r0, [sl, #32]
   5ddd8:	ldr	r2, [sl, #24]
   5dddc:	sub	r1, r0, #1
   5dde0:	str	r1, [r2, #96]	; 0x60
   5dde4:	ldr	r2, [sl]
   5dde8:	ldrb	r2, [r2, #69]	; 0x45
   5ddec:	cmp	r2, #0
   5ddf0:	movw	r2, #35320	; 0x89f8
   5ddf4:	movt	r2, #10
   5ddf8:	bne	5de10 <fputs@plt+0x4ca28>
   5ddfc:	cmp	r4, #0
   5de00:	ldr	r2, [sl, #4]
   5de04:	movpl	r1, r4
   5de08:	add	r1, r1, r1, lsl #2
   5de0c:	add	r2, r2, r1, lsl #2
   5de10:	str	r0, [r2, #8]
   5de14:	mov	r6, #1
   5de18:	ldr	r0, [r8, #16]
   5de1c:	add	r0, r0, r5, lsl #4
   5de20:	ldr	r0, [r0, #12]
   5de24:	str	r0, [fp, #-72]	; 0xffffffb8
   5de28:	ldr	r0, [r0, #16]
   5de2c:	cmp	r0, #0
   5de30:	beq	5de94 <fputs@plt+0x4caac>
   5de34:	mov	r5, #0
   5de38:	mov	r1, #0
   5de3c:	ldr	r2, [r0, #8]
   5de40:	ldrb	r3, [r2, #42]	; 0x2a
   5de44:	ldr	r7, [r2, #8]
   5de48:	bic	r3, r6, r3, lsr #5
   5de4c:	cmp	r7, #0
   5de50:	beq	5de74 <fputs@plt+0x4ca8c>
   5de54:	mov	r2, #0
   5de58:	ldr	r7, [r7, #20]
   5de5c:	add	r2, r2, #1
   5de60:	cmp	r7, #0
   5de64:	bne	5de58 <fputs@plt+0x4ca70>
   5de68:	add	r1, r1, r3
   5de6c:	add	r1, r1, r2
   5de70:	b	5de7c <fputs@plt+0x4ca94>
   5de74:	add	r1, r1, r3
   5de78:	mov	r2, #0
   5de7c:	ldr	r0, [r0]
   5de80:	cmp	r2, r5
   5de84:	movgt	r5, r2
   5de88:	cmp	r0, #0
   5de8c:	bne	5de3c <fputs@plt+0x4ca54>
   5de90:	b	5de9c <fputs@plt+0x4cab4>
   5de94:	mov	r1, #0
   5de98:	mov	r5, #0
   5de9c:	mov	r0, #4
   5dea0:	mov	r3, #0
   5dea4:	add	r2, r0, r1, lsl #2
   5dea8:	mov	r0, r8
   5deac:	bl	238e0 <fputs@plt+0x124f8>
   5deb0:	cmp	r0, #0
   5deb4:	mov	r7, #0
   5deb8:	beq	5ea94 <fputs@plt+0x4d6ac>
   5debc:	mov	r4, r0
   5dec0:	ldr	r0, [fp, #-72]	; 0xffffffb8
   5dec4:	mov	r3, #0
   5dec8:	mov	r6, #1
   5decc:	ldr	r0, [r0, #16]
   5ded0:	cmp	r0, #0
   5ded4:	beq	5df1c <fputs@plt+0x4cb34>
   5ded8:	ldr	r1, [r0, #8]
   5dedc:	ldrb	r2, [r1, #42]	; 0x2a
   5dee0:	tst	r2, #32
   5dee4:	bne	5def4 <fputs@plt+0x4cb0c>
   5dee8:	ldr	r2, [r1, #28]
   5deec:	str	r2, [r4, r3, lsl #2]
   5def0:	add	r3, r3, #1
   5def4:	ldr	r1, [r1, #8]
   5def8:	cmp	r1, #0
   5defc:	beq	5df14 <fputs@plt+0x4cb2c>
   5df00:	ldr	r2, [r1, #44]	; 0x2c
   5df04:	str	r2, [r4, r3, lsl #2]
   5df08:	add	r3, r3, #1
   5df0c:	ldr	r1, [r1, #20]
   5df10:	b	5def8 <fputs@plt+0x4cb10>
   5df14:	ldr	r0, [r0]
   5df18:	b	5ded0 <fputs@plt+0x4cae8>
   5df1c:	str	r7, [r4, r3, lsl #2]
   5df20:	add	r1, r5, #8
   5df24:	mov	r2, #2
   5df28:	ldr	r0, [r9, #76]	; 0x4c
   5df2c:	cmp	r0, r1
   5df30:	movgt	r1, r0
   5df34:	mov	r0, sl
   5df38:	str	r1, [r9, #76]	; 0x4c
   5df3c:	mov	r1, #128	; 0x80
   5df40:	str	r6, [sp]
   5df44:	mov	r6, #1
   5df48:	bl	49a20 <fputs@plt+0x38638>
   5df4c:	mov	r1, r0
   5df50:	mov	r0, sl
   5df54:	mov	r2, r4
   5df58:	mvn	r3, #14
   5df5c:	bl	1d520 <fputs@plt+0xc138>
   5df60:	ldr	r0, [sl]
   5df64:	ldrb	r0, [r0, #69]	; 0x45
   5df68:	cmp	r0, #0
   5df6c:	bne	5df88 <fputs@plt+0x4cba0>
   5df70:	ldr	r1, [sl, #32]
   5df74:	ldr	r0, [sl, #4]
   5df78:	add	r1, r1, r1, lsl #2
   5df7c:	add	r0, r0, r1, lsl #2
   5df80:	ldr	r1, [sp, #56]	; 0x38
   5df84:	strb	r1, [r0, #-17]	; 0xffffffef
   5df88:	mov	r0, sl
   5df8c:	mov	r1, #76	; 0x4c
   5df90:	mov	r2, #2
   5df94:	mov	r3, #0
   5df98:	str	r7, [sp]
   5df9c:	bl	49a20 <fputs@plt+0x38638>
   5dfa0:	mov	r4, r0
   5dfa4:	ldr	r0, [r8, #16]
   5dfa8:	ldr	r1, [sp, #56]	; 0x38
   5dfac:	ldr	r2, [r0, r1, lsl #4]
   5dfb0:	movw	r1, #8510	; 0x213e
   5dfb4:	mov	r0, r8
   5dfb8:	movt	r1, #9
   5dfbc:	bl	1d370 <fputs@plt+0xbf88>
   5dfc0:	mov	r5, r0
   5dfc4:	mov	r0, sl
   5dfc8:	mov	r1, #97	; 0x61
   5dfcc:	mov	r2, #0
   5dfd0:	mov	r3, #3
   5dfd4:	str	r7, [sp]
   5dfd8:	bl	49a20 <fputs@plt+0x38638>
   5dfdc:	mov	r1, r0
   5dfe0:	mov	r0, sl
   5dfe4:	mov	r2, r5
   5dfe8:	mvn	r3, #0
   5dfec:	bl	1d520 <fputs@plt+0xc138>
   5dff0:	mov	r0, sl
   5dff4:	mov	r1, #29
   5dff8:	mov	r2, #2
   5dffc:	mov	r3, #4
   5e000:	str	r6, [sp]
   5e004:	bl	49a20 <fputs@plt+0x38638>
   5e008:	mov	r0, #2
   5e00c:	mov	r1, #94	; 0x5e
   5e010:	mov	r2, #4
   5e014:	mov	r3, #3
   5e018:	str	r0, [sp]
   5e01c:	mov	r0, sl
   5e020:	bl	49a20 <fputs@plt+0x38638>
   5e024:	mov	r0, sl
   5e028:	mov	r1, #33	; 0x21
   5e02c:	mov	r2, #2
   5e030:	mov	r3, #1
   5e034:	str	r7, [sp]
   5e038:	bl	49a20 <fputs@plt+0x38638>
   5e03c:	ldr	r0, [sl, #32]
   5e040:	ldr	r2, [sl, #24]
   5e044:	sub	r1, r0, #1
   5e048:	str	r1, [r2, #96]	; 0x60
   5e04c:	ldr	r2, [sl]
   5e050:	ldrb	r2, [r2, #69]	; 0x45
   5e054:	cmp	r2, #0
   5e058:	movw	r2, #35320	; 0x89f8
   5e05c:	movt	r2, #10
   5e060:	bne	5e078 <fputs@plt+0x4cc90>
   5e064:	cmp	r4, #0
   5e068:	ldr	r2, [sl, #4]
   5e06c:	movpl	r1, r4
   5e070:	add	r1, r1, r1, lsl #2
   5e074:	add	r2, r2, r1, lsl #2
   5e078:	str	r0, [r2, #8]
   5e07c:	ldr	r0, [sp, #52]	; 0x34
   5e080:	cmp	r0, #113	; 0x71
   5e084:	beq	5ea74 <fputs@plt+0x4d68c>
   5e088:	ldr	r0, [fp, #-72]	; 0xffffffb8
   5e08c:	ldr	r0, [r0, #16]
   5e090:	cmp	r0, #0
   5e094:	beq	5ea74 <fputs@plt+0x4d68c>
   5e098:	ldr	r3, [r0, #8]
   5e09c:	str	r0, [sp, #64]	; 0x40
   5e0a0:	ldr	r0, [r3, #8]
   5e0a4:	cmp	r0, #0
   5e0a8:	beq	5ea68 <fputs@plt+0x4d680>
   5e0ac:	ldrb	r1, [r3, #42]	; 0x2a
   5e0b0:	mov	r2, #0
   5e0b4:	str	r2, [fp, #-84]	; 0xffffffac
   5e0b8:	tst	r1, #32
   5e0bc:	beq	5e0e4 <fputs@plt+0x4ccfc>
   5e0c0:	ldrb	r1, [r0, #55]	; 0x37
   5e0c4:	and	r1, r1, #3
   5e0c8:	cmp	r1, #2
   5e0cc:	beq	5e0e0 <fputs@plt+0x4ccf8>
   5e0d0:	ldr	r0, [r0, #20]
   5e0d4:	cmp	r0, #0
   5e0d8:	bne	5e0c0 <fputs@plt+0x4ccd8>
   5e0dc:	b	5e0e4 <fputs@plt+0x4ccfc>
   5e0e0:	str	r0, [fp, #-84]	; 0xffffffac
   5e0e4:	str	r3, [fp, #-76]	; 0xffffffb4
   5e0e8:	mov	r0, sl
   5e0ec:	mov	r1, #138	; 0x8a
   5e0f0:	mov	r2, #1
   5e0f4:	mov	r3, #0
   5e0f8:	str	r7, [sp]
   5e0fc:	bl	49a20 <fputs@plt+0x38638>
   5e100:	mov	r4, r0
   5e104:	mov	r0, sl
   5e108:	mov	r1, #21
   5e10c:	mov	r2, #0
   5e110:	mov	r3, #0
   5e114:	str	r7, [sp]
   5e118:	bl	49a20 <fputs@plt+0x38638>
   5e11c:	ldr	r0, [sl, #32]
   5e120:	ldr	r2, [sl, #24]
   5e124:	sub	r1, r0, #1
   5e128:	str	r1, [r2, #96]	; 0x60
   5e12c:	ldr	r2, [sl]
   5e130:	ldrb	r2, [r2, #69]	; 0x45
   5e134:	cmp	r2, #0
   5e138:	movw	r2, #35320	; 0x89f8
   5e13c:	movt	r2, #10
   5e140:	bne	5e158 <fputs@plt+0x4cd70>
   5e144:	cmp	r4, #0
   5e148:	ldr	r2, [sl, #4]
   5e14c:	movpl	r1, r4
   5e150:	add	r1, r1, r1, lsl #2
   5e154:	add	r2, r2, r1, lsl #2
   5e158:	str	r0, [r2, #8]
   5e15c:	mov	r0, #0
   5e160:	mov	r6, #1
   5e164:	add	r1, r9, r0
   5e168:	ldr	r2, [r1, #136]	; 0x88
   5e16c:	cmp	r2, #0
   5e170:	beq	5e1a8 <fputs@plt+0x4cdc0>
   5e174:	ldrb	r3, [r1, #130]	; 0x82
   5e178:	cmp	r3, #0
   5e17c:	beq	5e1a4 <fputs@plt+0x4cdbc>
   5e180:	ldrb	r3, [r9, #19]
   5e184:	cmp	r3, #7
   5e188:	bhi	5e1a0 <fputs@plt+0x4cdb8>
   5e18c:	add	r7, r3, #1
   5e190:	add	r3, r9, r3, lsl #2
   5e194:	strb	r7, [r9, #19]
   5e198:	mov	r7, #0
   5e19c:	str	r2, [r3, #28]
   5e1a0:	strb	r7, [r1, #130]	; 0x82
   5e1a4:	str	r7, [r1, #136]	; 0x88
   5e1a8:	add	r0, r0, #20
   5e1ac:	cmp	r0, #200	; 0xc8
   5e1b0:	bne	5e164 <fputs@plt+0x4cd7c>
   5e1b4:	stm	sp, {r6, r7}
   5e1b8:	ldr	r6, [fp, #-76]	; 0xffffffb4
   5e1bc:	sub	r0, fp, #56	; 0x38
   5e1c0:	mov	r2, #54	; 0x36
   5e1c4:	mov	r3, #0
   5e1c8:	str	r0, [sp, #8]
   5e1cc:	sub	r0, fp, #64	; 0x40
   5e1d0:	str	r0, [sp, #12]
   5e1d4:	mov	r0, r9
   5e1d8:	mov	r1, r6
   5e1dc:	bl	7bfec <fputs@plt+0x6ac04>
   5e1e0:	mov	r0, sl
   5e1e4:	mov	r1, #22
   5e1e8:	mov	r2, #0
   5e1ec:	mov	r3, #7
   5e1f0:	str	r7, [sp]
   5e1f4:	bl	49a20 <fputs@plt+0x38638>
   5e1f8:	ldr	r5, [r6, #8]
   5e1fc:	cmp	r5, #0
   5e200:	beq	5e230 <fputs@plt+0x4ce48>
   5e204:	mov	r4, #8
   5e208:	mov	r0, sl
   5e20c:	mov	r1, #22
   5e210:	mov	r2, #0
   5e214:	mov	r3, r4
   5e218:	str	r7, [sp]
   5e21c:	bl	49a20 <fputs@plt+0x38638>
   5e220:	ldr	r5, [r5, #20]
   5e224:	add	r4, r4, #1
   5e228:	cmp	r5, #0
   5e22c:	bne	5e208 <fputs@plt+0x4ce20>
   5e230:	ldr	r2, [fp, #-56]	; 0xffffffc8
   5e234:	mov	r0, sl
   5e238:	mov	r1, #108	; 0x6c
   5e23c:	mov	r3, #0
   5e240:	str	r7, [sp]
   5e244:	bl	49a20 <fputs@plt+0x38638>
   5e248:	mov	r0, sl
   5e24c:	mov	r1, #37	; 0x25
   5e250:	mov	r2, #7
   5e254:	mov	r3, #1
   5e258:	str	r7, [sp]
   5e25c:	bl	49a20 <fputs@plt+0x38638>
   5e260:	str	r0, [sp, #60]	; 0x3c
   5e264:	ldrsh	r0, [r6, #34]	; 0x22
   5e268:	cmp	r0, #1
   5e26c:	blt	5e428 <fputs@plt+0x4d040>
   5e270:	mov	r5, #0
   5e274:	ldrsh	r1, [r6, #32]
   5e278:	cmp	r5, r1
   5e27c:	beq	5e418 <fputs@plt+0x4d030>
   5e280:	ldr	r1, [r6, #4]
   5e284:	add	r1, r1, r5, lsl #4
   5e288:	ldrb	r1, [r1, #12]
   5e28c:	cmp	r1, #0
   5e290:	beq	5e418 <fputs@plt+0x4d030>
   5e294:	ldr	r2, [fp, #-56]	; 0xffffffc8
   5e298:	mov	r0, #3
   5e29c:	mov	r1, r6
   5e2a0:	mov	r3, r5
   5e2a4:	str	r0, [sp]
   5e2a8:	mov	r0, sl
   5e2ac:	bl	63d80 <fputs@plt+0x52998>
   5e2b0:	ldr	r0, [sl]
   5e2b4:	ldrb	r0, [r0, #69]	; 0x45
   5e2b8:	cmp	r0, #0
   5e2bc:	bne	5e2d8 <fputs@plt+0x4cef0>
   5e2c0:	ldr	r1, [sl, #32]
   5e2c4:	ldr	r0, [sl, #4]
   5e2c8:	add	r1, r1, r1, lsl #2
   5e2cc:	add	r0, r0, r1, lsl #2
   5e2d0:	mov	r1, #128	; 0x80
   5e2d4:	strb	r1, [r0, #-17]	; 0xffffffef
   5e2d8:	mov	r0, sl
   5e2dc:	mov	r1, #77	; 0x4d
   5e2e0:	mov	r2, #3
   5e2e4:	mov	r3, #0
   5e2e8:	str	r7, [sp]
   5e2ec:	bl	49a20 <fputs@plt+0x38638>
   5e2f0:	mov	r4, r0
   5e2f4:	mov	r0, sl
   5e2f8:	mov	r1, #37	; 0x25
   5e2fc:	mov	r2, #1
   5e300:	mvn	r3, #0
   5e304:	str	r7, [sp]
   5e308:	bl	49a20 <fputs@plt+0x38638>
   5e30c:	ldr	r0, [r6, #4]
   5e310:	ldr	r2, [r6]
   5e314:	movw	r1, #8534	; 0x2156
   5e318:	movt	r1, #9
   5e31c:	ldr	r3, [r0, r5, lsl #4]
   5e320:	mov	r0, r8
   5e324:	bl	1d370 <fputs@plt+0xbf88>
   5e328:	mov	r6, r0
   5e32c:	mov	r0, sl
   5e330:	mov	r1, #97	; 0x61
   5e334:	mov	r2, #0
   5e338:	mov	r3, #3
   5e33c:	str	r7, [sp]
   5e340:	bl	49a20 <fputs@plt+0x38638>
   5e344:	mov	r1, r0
   5e348:	mov	r0, sl
   5e34c:	mov	r2, r6
   5e350:	mvn	r3, #0
   5e354:	bl	1d520 <fputs@plt+0xc138>
   5e358:	mov	r0, sl
   5e35c:	mov	r1, #33	; 0x21
   5e360:	mov	r2, #3
   5e364:	mov	r3, #1
   5e368:	str	r7, [sp]
   5e36c:	bl	49a20 <fputs@plt+0x38638>
   5e370:	mov	r0, sl
   5e374:	mov	r1, #138	; 0x8a
   5e378:	mov	r2, #1
   5e37c:	mov	r3, #0
   5e380:	str	r7, [sp]
   5e384:	bl	49a20 <fputs@plt+0x38638>
   5e388:	mov	r6, r0
   5e38c:	mov	r0, sl
   5e390:	mov	r1, #21
   5e394:	mov	r2, #0
   5e398:	mov	r3, #0
   5e39c:	str	r7, [sp]
   5e3a0:	bl	49a20 <fputs@plt+0x38638>
   5e3a4:	ldr	r0, [sl, #32]
   5e3a8:	ldr	r2, [sl, #24]
   5e3ac:	sub	r1, r0, #1
   5e3b0:	str	r1, [r2, #96]	; 0x60
   5e3b4:	ldr	r3, [sl]
   5e3b8:	ldrb	r3, [r3, #69]	; 0x45
   5e3bc:	cmp	r3, #0
   5e3c0:	beq	5e3dc <fputs@plt+0x4cff4>
   5e3c4:	movw	r3, #35320	; 0x89f8
   5e3c8:	movt	r3, #10
   5e3cc:	str	r0, [r3, #8]
   5e3d0:	str	r1, [r2, #96]	; 0x60
   5e3d4:	mov	r1, r3
   5e3d8:	b	5e40c <fputs@plt+0x4d024>
   5e3dc:	cmp	r4, #0
   5e3e0:	ldr	r7, [sl, #4]
   5e3e4:	movmi	r4, r1
   5e3e8:	cmp	r6, #0
   5e3ec:	add	r3, r4, r4, lsl #2
   5e3f0:	movmi	r6, r1
   5e3f4:	add	r3, r7, r3, lsl #2
   5e3f8:	str	r0, [r3, #8]
   5e3fc:	str	r1, [r2, #96]	; 0x60
   5e400:	add	r1, r6, r6, lsl #2
   5e404:	add	r1, r7, r1, lsl #2
   5e408:	mov	r7, #0
   5e40c:	ldr	r6, [fp, #-76]	; 0xffffffb4
   5e410:	str	r0, [r1, #8]
   5e414:	ldrh	r0, [r6, #34]	; 0x22
   5e418:	sxth	r1, r0
   5e41c:	add	r5, r5, #1
   5e420:	cmp	r5, r1
   5e424:	blt	5e274 <fputs@plt+0x4ce8c>
   5e428:	ldr	r6, [r6, #8]
   5e42c:	cmp	r6, #0
   5e430:	beq	5e890 <fputs@plt+0x4d4a8>
   5e434:	mvn	r0, #0
   5e438:	mov	r7, #0
   5e43c:	mov	r8, #0
   5e440:	str	r0, [fp, #-72]	; 0xffffffb8
   5e444:	mov	r0, sl
   5e448:	bl	626a8 <fputs@plt+0x512c0>
   5e44c:	mov	r4, r0
   5e450:	ldr	r0, [fp, #-84]	; 0xffffffac
   5e454:	cmp	r0, r6
   5e458:	beq	5e880 <fputs@plt+0x4d498>
   5e45c:	mov	r1, r9
   5e460:	mov	r9, #0
   5e464:	sub	r0, fp, #68	; 0x44
   5e468:	ldr	r2, [fp, #-56]	; 0xffffffc8
   5e46c:	mov	r3, #0
   5e470:	str	r9, [sp]
   5e474:	stmib	sp, {r0, r7}
   5e478:	ldr	r0, [fp, #-72]	; 0xffffffb8
   5e47c:	str	r0, [sp, #12]
   5e480:	mov	r0, r1
   5e484:	mov	r1, r6
   5e488:	bl	6bc30 <fputs@plt+0x5a848>
   5e48c:	mov	r5, r0
   5e490:	add	r2, r8, #8
   5e494:	mov	r0, sl
   5e498:	mov	r1, #37	; 0x25
   5e49c:	mov	r3, #1
   5e4a0:	str	r9, [sp]
   5e4a4:	bl	49a20 <fputs@plt+0x38638>
   5e4a8:	ldr	r0, [fp, #-64]	; 0xffffffc0
   5e4ac:	ldrh	r7, [r6, #52]	; 0x34
   5e4b0:	mov	r1, #69	; 0x45
   5e4b4:	mov	r3, r4
   5e4b8:	str	r5, [fp, #-72]	; 0xffffffb8
   5e4bc:	str	r5, [sp]
   5e4c0:	add	r2, r0, r8
   5e4c4:	mov	r0, sl
   5e4c8:	bl	49a20 <fputs@plt+0x38638>
   5e4cc:	mov	r4, r0
   5e4d0:	mov	r0, sl
   5e4d4:	mov	r2, r7
   5e4d8:	mvn	r3, #13
   5e4dc:	mov	r1, r4
   5e4e0:	bl	1d520 <fputs@plt+0xc138>
   5e4e4:	mov	r0, sl
   5e4e8:	mov	r1, #37	; 0x25
   5e4ec:	mov	r2, #1
   5e4f0:	mvn	r3, #0
   5e4f4:	str	r9, [sp]
   5e4f8:	bl	49a20 <fputs@plt+0x38638>
   5e4fc:	mov	r0, sl
   5e500:	mov	r1, #97	; 0x61
   5e504:	mov	r2, #0
   5e508:	mov	r3, #3
   5e50c:	str	r9, [sp]
   5e510:	bl	49a20 <fputs@plt+0x38638>
   5e514:	movw	r2, #8554	; 0x216a
   5e518:	mov	r1, r0
   5e51c:	mov	r0, sl
   5e520:	mov	r3, #0
   5e524:	movt	r2, #9
   5e528:	bl	1d520 <fputs@plt+0xc138>
   5e52c:	mov	r5, #3
   5e530:	mov	r0, sl
   5e534:	mov	r1, #94	; 0x5e
   5e538:	mov	r2, #7
   5e53c:	mov	r3, #3
   5e540:	str	r5, [sp]
   5e544:	bl	49a20 <fputs@plt+0x38638>
   5e548:	mov	r0, sl
   5e54c:	mov	r1, #97	; 0x61
   5e550:	mov	r2, #0
   5e554:	mov	r3, #4
   5e558:	str	r9, [sp]
   5e55c:	bl	49a20 <fputs@plt+0x38638>
   5e560:	movw	r2, #8559	; 0x216f
   5e564:	mov	r1, r0
   5e568:	mov	r0, sl
   5e56c:	mov	r3, #0
   5e570:	movt	r2, #9
   5e574:	bl	1d520 <fputs@plt+0xc138>
   5e578:	mov	r0, sl
   5e57c:	mov	r1, #94	; 0x5e
   5e580:	mov	r2, #4
   5e584:	mov	r3, #3
   5e588:	str	r5, [sp]
   5e58c:	bl	49a20 <fputs@plt+0x38638>
   5e590:	ldr	r7, [r6]
   5e594:	mov	r0, sl
   5e598:	mov	r1, #97	; 0x61
   5e59c:	mov	r2, #0
   5e5a0:	mov	r3, #4
   5e5a4:	str	r9, [sp]
   5e5a8:	bl	49a20 <fputs@plt+0x38638>
   5e5ac:	mov	r1, r0
   5e5b0:	mov	r0, sl
   5e5b4:	mov	r2, r7
   5e5b8:	mov	r3, #0
   5e5bc:	str	r1, [sp, #76]	; 0x4c
   5e5c0:	bl	1d520 <fputs@plt+0xc138>
   5e5c4:	mov	r0, sl
   5e5c8:	mov	r1, #94	; 0x5e
   5e5cc:	mov	r2, #4
   5e5d0:	mov	r3, #3
   5e5d4:	str	r5, [sp]
   5e5d8:	bl	49a20 <fputs@plt+0x38638>
   5e5dc:	mov	r0, sl
   5e5e0:	mov	r1, #33	; 0x21
   5e5e4:	mov	r2, #3
   5e5e8:	mov	r3, #1
   5e5ec:	str	r9, [sp]
   5e5f0:	bl	49a20 <fputs@plt+0x38638>
   5e5f4:	mov	r0, sl
   5e5f8:	mov	r1, #138	; 0x8a
   5e5fc:	mov	r2, #1
   5e600:	mov	r3, #0
   5e604:	str	r9, [sp]
   5e608:	bl	49a20 <fputs@plt+0x38638>
   5e60c:	str	r0, [sp, #72]	; 0x48
   5e610:	mov	r0, sl
   5e614:	mov	r1, #21
   5e618:	mov	r2, #0
   5e61c:	mov	r3, #0
   5e620:	mov	r7, sl
   5e624:	mov	r5, #0
   5e628:	str	r9, [sp]
   5e62c:	bl	49a20 <fputs@plt+0x38638>
   5e630:	ldr	r0, [sl, #32]
   5e634:	ldr	r1, [sl, #24]
   5e638:	movw	r7, #35320	; 0x89f8
   5e63c:	movt	r7, #10
   5e640:	sub	r2, r0, #1
   5e644:	str	r2, [r1, #96]	; 0x60
   5e648:	ldr	r3, [sl]
   5e64c:	ldrb	r3, [r3, #69]	; 0x45
   5e650:	cmp	r3, #0
   5e654:	bne	5e66c <fputs@plt+0x4d284>
   5e658:	cmp	r4, #0
   5e65c:	movmi	r4, r2
   5e660:	add	r7, r4, r4, lsl #2
   5e664:	ldr	r4, [sl, #4]
   5e668:	add	r7, r4, r7, lsl #2
   5e66c:	str	r0, [r7, #8]
   5e670:	ldrb	r7, [r6, #54]	; 0x36
   5e674:	cmp	r7, #0
   5e678:	beq	5e83c <fputs@plt+0x4d454>
   5e67c:	mov	r0, sl
   5e680:	bl	626a8 <fputs@plt+0x512c0>
   5e684:	mov	r9, r0
   5e688:	ldrh	r0, [r6, #50]	; 0x32
   5e68c:	cmp	r0, #0
   5e690:	beq	5e6fc <fputs@plt+0x4d314>
   5e694:	mov	r4, #0
   5e698:	mov	r7, #0
   5e69c:	ldr	r1, [r6, #4]
   5e6a0:	add	r1, r1, r4
   5e6a4:	ldrsh	r1, [r1]
   5e6a8:	cmp	r1, #0
   5e6ac:	bmi	5e6c8 <fputs@plt+0x4d2e0>
   5e6b0:	ldr	r2, [fp, #-76]	; 0xffffffb4
   5e6b4:	ldr	r2, [r2, #4]
   5e6b8:	add	r1, r2, r1, lsl #4
   5e6bc:	ldrb	r1, [r1, #12]
   5e6c0:	cmp	r1, #0
   5e6c4:	bne	5e6e8 <fputs@plt+0x4d300>
   5e6c8:	ldr	r0, [fp, #-72]	; 0xffffffb8
   5e6cc:	mov	r1, #76	; 0x4c
   5e6d0:	mov	r3, r9
   5e6d4:	str	r5, [sp]
   5e6d8:	add	r2, r0, r7
   5e6dc:	mov	r0, sl
   5e6e0:	bl	49a20 <fputs@plt+0x38638>
   5e6e4:	ldrh	r0, [r6, #50]	; 0x32
   5e6e8:	uxth	r1, r0
   5e6ec:	add	r7, r7, #1
   5e6f0:	add	r4, r4, #2
   5e6f4:	cmp	r7, r1
   5e6f8:	bcc	5e69c <fputs@plt+0x4d2b4>
   5e6fc:	ldr	r0, [fp, #-64]	; 0xffffffc0
   5e700:	mov	r7, #0
   5e704:	mov	r1, #7
   5e708:	mov	r3, #0
   5e70c:	str	r7, [sp]
   5e710:	add	r2, r0, r8
   5e714:	mov	r0, sl
   5e718:	bl	49a20 <fputs@plt+0x38638>
   5e71c:	mov	r4, r0
   5e720:	mov	r0, sl
   5e724:	mov	r1, #13
   5e728:	mov	r2, #0
   5e72c:	mov	r3, r9
   5e730:	str	r7, [sp]
   5e734:	bl	49a20 <fputs@plt+0x38638>
   5e738:	ldr	r0, [sl, #32]
   5e73c:	ldr	r2, [sl, #24]
   5e740:	sub	r1, r0, #1
   5e744:	str	r1, [r2, #96]	; 0x60
   5e748:	ldr	r2, [sl]
   5e74c:	ldrb	r2, [r2, #69]	; 0x45
   5e750:	cmp	r2, #0
   5e754:	movw	r2, #35320	; 0x89f8
   5e758:	movt	r2, #10
   5e75c:	bne	5e774 <fputs@plt+0x4d38c>
   5e760:	cmp	r4, #0
   5e764:	ldr	r2, [sl, #4]
   5e768:	movpl	r1, r4
   5e76c:	add	r1, r1, r1, lsl #2
   5e770:	add	r2, r2, r1, lsl #2
   5e774:	str	r0, [r2, #8]
   5e778:	ldr	r1, [fp, #-72]	; 0xffffffb8
   5e77c:	mov	r3, r9
   5e780:	ldr	r0, [fp, #-64]	; 0xffffffc0
   5e784:	ldrh	r4, [r6, #50]	; 0x32
   5e788:	str	r1, [sp]
   5e78c:	mov	r1, #115	; 0x73
   5e790:	add	r2, r0, r8
   5e794:	mov	r0, sl
   5e798:	bl	49a20 <fputs@plt+0x38638>
   5e79c:	mov	r1, r0
   5e7a0:	mov	r0, sl
   5e7a4:	mov	r2, r4
   5e7a8:	mvn	r3, #13
   5e7ac:	bl	1d520 <fputs@plt+0xc138>
   5e7b0:	mov	r0, sl
   5e7b4:	mov	r1, #37	; 0x25
   5e7b8:	mov	r2, #1
   5e7bc:	mvn	r3, #0
   5e7c0:	str	r7, [sp]
   5e7c4:	bl	49a20 <fputs@plt+0x38638>
   5e7c8:	mov	r0, sl
   5e7cc:	mov	r1, #97	; 0x61
   5e7d0:	mov	r2, #0
   5e7d4:	mov	r3, #3
   5e7d8:	str	r7, [sp]
   5e7dc:	bl	49a20 <fputs@plt+0x38638>
   5e7e0:	movw	r2, #8580	; 0x2184
   5e7e4:	mov	r1, r0
   5e7e8:	mov	r0, sl
   5e7ec:	mov	r3, #0
   5e7f0:	movt	r2, #9
   5e7f4:	bl	1d520 <fputs@plt+0xc138>
   5e7f8:	ldr	r3, [sp, #76]	; 0x4c
   5e7fc:	mov	r0, sl
   5e800:	mov	r1, #13
   5e804:	mov	r2, #0
   5e808:	str	r7, [sp]
   5e80c:	bl	49a20 <fputs@plt+0x38638>
   5e810:	ldr	r1, [sl, #24]
   5e814:	ldr	r0, [r1, #120]	; 0x78
   5e818:	cmp	r0, #0
   5e81c:	ldrne	r2, [sl, #32]
   5e820:	mvnne	r3, r9
   5e824:	strne	r2, [r0, r3, lsl #2]
   5e828:	ldr	r0, [sl, #32]
   5e82c:	sub	r2, r0, #1
   5e830:	str	r2, [r1, #96]	; 0x60
   5e834:	ldr	r3, [sl]
   5e838:	ldrb	r3, [r3, #69]	; 0x45
   5e83c:	ldr	r9, [sp, #80]	; 0x50
   5e840:	str	r2, [r1, #96]	; 0x60
   5e844:	movw	r1, #35320	; 0x89f8
   5e848:	cmp	r3, #0
   5e84c:	movt	r1, #10
   5e850:	bne	5e86c <fputs@plt+0x4d484>
   5e854:	ldr	r1, [sp, #72]	; 0x48
   5e858:	cmp	r1, #0
   5e85c:	movpl	r2, r1
   5e860:	add	r1, r2, r2, lsl #2
   5e864:	ldr	r2, [sl, #4]
   5e868:	add	r1, r2, r1, lsl #2
   5e86c:	str	r0, [r1, #8]
   5e870:	mov	r0, r9
   5e874:	ldr	r1, [fp, #-68]	; 0xffffffbc
   5e878:	bl	6beac <fputs@plt+0x5aac4>
   5e87c:	mov	r7, r6
   5e880:	ldr	r6, [r6, #20]
   5e884:	add	r8, r8, #1
   5e888:	cmp	r6, #0
   5e88c:	bne	5e444 <fputs@plt+0x4d05c>
   5e890:	ldr	r4, [sp, #60]	; 0x3c
   5e894:	ldr	r2, [fp, #-56]	; 0xffffffc8
   5e898:	mov	r7, #0
   5e89c:	mov	r0, sl
   5e8a0:	mov	r1, #7
   5e8a4:	str	r7, [sp]
   5e8a8:	mov	r3, r4
   5e8ac:	bl	49a20 <fputs@plt+0x38638>
   5e8b0:	ldr	r0, [sl, #32]
   5e8b4:	ldr	r2, [sl, #24]
   5e8b8:	sub	r1, r0, #1
   5e8bc:	str	r1, [r2, #96]	; 0x60
   5e8c0:	ldr	r2, [sl]
   5e8c4:	ldrb	r2, [r2, #69]	; 0x45
   5e8c8:	cmp	r2, #0
   5e8cc:	movw	r2, #35320	; 0x89f8
   5e8d0:	movt	r2, #10
   5e8d4:	bne	5e8ec <fputs@plt+0x4d504>
   5e8d8:	subs	r2, r4, #1
   5e8dc:	movlt	r2, r1
   5e8e0:	add	r1, r2, r2, lsl #2
   5e8e4:	ldr	r2, [sl, #4]
   5e8e8:	add	r2, r2, r1, lsl #2
   5e8ec:	str	r0, [r2, #8]
   5e8f0:	mov	r0, sl
   5e8f4:	mov	r1, #97	; 0x61
   5e8f8:	mov	r2, #0
   5e8fc:	mov	r3, #2
   5e900:	str	r7, [sp]
   5e904:	bl	49a20 <fputs@plt+0x38638>
   5e908:	movw	r2, #8607	; 0x219f
   5e90c:	mov	r1, r0
   5e910:	mov	r0, sl
   5e914:	mov	r3, #0
   5e918:	movt	r2, #9
   5e91c:	bl	1d520 <fputs@plt+0xc138>
   5e920:	ldr	r0, [fp, #-76]	; 0xffffffb4
   5e924:	ldr	r8, [sp, #88]	; 0x58
   5e928:	ldr	r6, [r0, #8]
   5e92c:	cmp	r6, #0
   5e930:	beq	5ea68 <fputs@plt+0x4d680>
   5e934:	mov	r4, #8
   5e938:	ldr	r0, [fp, #-84]	; 0xffffffac
   5e93c:	cmp	r0, r6
   5e940:	beq	5ea58 <fputs@plt+0x4d670>
   5e944:	ldr	r5, [sl, #32]
   5e948:	mov	r0, sl
   5e94c:	mov	r1, #138	; 0x8a
   5e950:	mov	r2, #1
   5e954:	str	r7, [sp]
   5e958:	add	r3, r5, #2
   5e95c:	bl	49a20 <fputs@plt+0x38638>
   5e960:	mov	r0, sl
   5e964:	mov	r1, #21
   5e968:	mov	r2, #0
   5e96c:	mov	r3, #0
   5e970:	str	r7, [sp]
   5e974:	bl	49a20 <fputs@plt+0x38638>
   5e978:	ldr	r0, [fp, #-64]	; 0xffffffc0
   5e97c:	mov	r1, #50	; 0x32
   5e980:	mov	r3, #3
   5e984:	str	r7, [sp]
   5e988:	add	r0, r4, r0
   5e98c:	sub	r2, r0, #8
   5e990:	mov	r0, sl
   5e994:	bl	49a20 <fputs@plt+0x38638>
   5e998:	mov	r0, #3
   5e99c:	add	r3, r5, #8
   5e9a0:	mov	r1, #79	; 0x4f
   5e9a4:	mov	r2, r4
   5e9a8:	str	r0, [sp]
   5e9ac:	mov	r0, sl
   5e9b0:	bl	49a20 <fputs@plt+0x38638>
   5e9b4:	ldr	r0, [sl]
   5e9b8:	ldrb	r0, [r0, #69]	; 0x45
   5e9bc:	cmp	r0, #0
   5e9c0:	bne	5e9dc <fputs@plt+0x4d5f4>
   5e9c4:	ldr	r1, [sl, #32]
   5e9c8:	ldr	r0, [sl, #4]
   5e9cc:	add	r1, r1, r1, lsl #2
   5e9d0:	add	r0, r0, r1, lsl #2
   5e9d4:	mov	r1, #144	; 0x90
   5e9d8:	strb	r1, [r0, #-17]	; 0xffffffef
   5e9dc:	mov	r0, sl
   5e9e0:	mov	r1, #37	; 0x25
   5e9e4:	mov	r2, #1
   5e9e8:	mvn	r3, #0
   5e9ec:	str	r7, [sp]
   5e9f0:	bl	49a20 <fputs@plt+0x38638>
   5e9f4:	ldr	r5, [r6]
   5e9f8:	mov	r0, sl
   5e9fc:	mov	r1, #97	; 0x61
   5ea00:	mov	r2, #0
   5ea04:	mov	r3, #3
   5ea08:	str	r7, [sp]
   5ea0c:	bl	49a20 <fputs@plt+0x38638>
   5ea10:	mov	r1, r0
   5ea14:	mov	r0, sl
   5ea18:	mov	r2, r5
   5ea1c:	mov	r3, #0
   5ea20:	bl	1d520 <fputs@plt+0xc138>
   5ea24:	mov	r0, #7
   5ea28:	mov	r1, #94	; 0x5e
   5ea2c:	mov	r2, #3
   5ea30:	mov	r3, #2
   5ea34:	str	r0, [sp]
   5ea38:	mov	r0, sl
   5ea3c:	bl	49a20 <fputs@plt+0x38638>
   5ea40:	mov	r0, sl
   5ea44:	mov	r1, #33	; 0x21
   5ea48:	mov	r2, #7
   5ea4c:	mov	r3, #1
   5ea50:	str	r7, [sp]
   5ea54:	bl	49a20 <fputs@plt+0x38638>
   5ea58:	ldr	r6, [r6, #20]
   5ea5c:	add	r4, r4, #1
   5ea60:	cmp	r6, #0
   5ea64:	bne	5e938 <fputs@plt+0x4d550>
   5ea68:	ldr	r0, [sp, #64]	; 0x40
   5ea6c:	ldr	r0, [r0]
   5ea70:	b	5e090 <fputs@plt+0x4cca8>
   5ea74:	ldr	r1, [sp, #56]	; 0x38
   5ea78:	ldr	r0, [r8, #20]
   5ea7c:	mov	r2, r1
   5ea80:	add	r2, r1, #1
   5ea84:	cmp	r2, r0
   5ea88:	mov	r1, r2
   5ea8c:	str	r2, [sp, #56]	; 0x38
   5ea90:	blt	5dd74 <fputs@plt+0x4c98c>
   5ea94:	movw	r2, #59784	; 0xe988
   5ea98:	mov	r0, sl
   5ea9c:	mov	r1, #4
   5eaa0:	movt	r2, #8
   5eaa4:	bl	1d434 <fputs@plt+0xc04c>
   5eaa8:	cmp	r0, #0
   5eaac:	beq	5c8f4 <fputs@plt+0x4b50c>
   5eab0:	movw	r1, #8636	; 0x21bc
   5eab4:	movt	r1, #9
   5eab8:	str	r1, [r0, #56]	; 0x38
   5eabc:	mov	r1, #254	; 0xfe
   5eac0:	strb	r1, [r0, #41]	; 0x29
   5eac4:	ldr	r1, [sp, #48]	; 0x30
   5eac8:	rsb	r1, r1, #0
   5eacc:	str	r1, [r0, #8]
   5ead0:	b	5c8f4 <fputs@plt+0x4b50c>
   5ead4:	movw	r0, #8155	; 0x1fdb
   5ead8:	sub	r2, fp, #56	; 0x38
   5eadc:	mov	r1, #1
   5eae0:	movt	r0, #9
   5eae4:	str	r0, [fp, #-56]	; 0xffffffc8
   5eae8:	mov	r0, sl
   5eaec:	bl	80a24 <fputs@plt+0x6f63c>
   5eaf0:	ldr	r0, [sp, #84]	; 0x54
   5eaf4:	ldr	r4, [fp, #-84]	; 0xffffffac
   5eaf8:	cmp	r0, #0
   5eafc:	beq	5eb3c <fputs@plt+0x4d754>
   5eb00:	ldr	r0, [sp, #84]	; 0x54
   5eb04:	bl	11220 <strlen@plt>
   5eb08:	movw	r7, #49940	; 0xc314
   5eb0c:	bic	r5, r0, #-1073741824	; 0xc0000000
   5eb10:	mov	r6, #0
   5eb14:	movt	r7, #8
   5eb18:	ldr	r1, [r7, r6, lsl #2]
   5eb1c:	ldr	r0, [sp, #84]	; 0x54
   5eb20:	mov	r2, r5
   5eb24:	bl	13510 <fputs@plt+0x2128>
   5eb28:	cmp	r0, #0
   5eb2c:	beq	5eb58 <fputs@plt+0x4d770>
   5eb30:	add	r6, r6, #1
   5eb34:	cmp	r6, #6
   5eb38:	bne	5eb18 <fputs@plt+0x4d730>
   5eb3c:	ldr	r0, [r4, #4]
   5eb40:	mvn	r6, #0
   5eb44:	cmp	r0, #0
   5eb48:	moveq	r0, #1
   5eb4c:	streq	r0, [r4, #4]
   5eb50:	moveq	r0, #0
   5eb54:	streq	r0, [sp, #68]	; 0x44
   5eb58:	ldr	r0, [sp, #88]	; 0x58
   5eb5c:	ldr	r5, [r0, #20]
   5eb60:	cmp	r5, #1
   5eb64:	blt	5ec08 <fputs@plt+0x4d820>
   5eb68:	ldr	r0, [sp, #68]	; 0x44
   5eb6c:	mov	r8, #1
   5eb70:	add	r7, r0, #1
   5eb74:	ldr	r1, [sp, #88]	; 0x58
   5eb78:	mov	r0, r5
   5eb7c:	ldr	r1, [r1, #16]
   5eb80:	add	r1, r1, r5, lsl #4
   5eb84:	sub	r5, r5, #1
   5eb88:	ldr	r1, [r1, #-12]
   5eb8c:	cmp	r1, #0
   5eb90:	beq	5ec00 <fputs@plt+0x4d818>
   5eb94:	cmp	r7, r0
   5eb98:	beq	5eba8 <fputs@plt+0x4d7c0>
   5eb9c:	ldr	r1, [r4, #4]
   5eba0:	cmp	r1, #0
   5eba4:	bne	5ec00 <fputs@plt+0x4d818>
   5eba8:	ldr	r1, [sl, #96]	; 0x60
   5ebac:	cmp	r0, #2
   5ebb0:	orr	r1, r1, r8, lsl r5
   5ebb4:	str	r1, [sl, #96]	; 0x60
   5ebb8:	beq	5ebe8 <fputs@plt+0x4d800>
   5ebbc:	ldr	r1, [sl]
   5ebc0:	ldr	r1, [r1, #16]
   5ebc4:	add	r0, r1, r0, lsl #4
   5ebc8:	ldr	r0, [r0, #-12]
   5ebcc:	ldrb	r0, [r0, #9]
   5ebd0:	cmp	r0, #0
   5ebd4:	beq	5ebe8 <fputs@plt+0x4d800>
   5ebd8:	ldr	r1, [sl, #100]	; 0x64
   5ebdc:	lsl	r0, r8, r5
   5ebe0:	orr	r0, r1, r0
   5ebe4:	str	r0, [sl, #100]	; 0x64
   5ebe8:	mov	r0, sl
   5ebec:	mov	r1, #9
   5ebf0:	mov	r2, r5
   5ebf4:	mov	r3, #1
   5ebf8:	str	r6, [sp]
   5ebfc:	bl	49a20 <fputs@plt+0x38638>
   5ec00:	cmp	r5, #0
   5ec04:	bgt	5eb74 <fputs@plt+0x4d78c>
   5ec08:	mov	r0, #0
   5ec0c:	mov	r1, #33	; 0x21
   5ec10:	mov	r2, #1
   5ec14:	mov	r3, #1
   5ec18:	str	r0, [sp]
   5ec1c:	mov	r0, sl
   5ec20:	b	5f998 <fputs@plt+0x4e5b0>
   5ec24:	ldr	r0, [sp, #68]	; 0x44
   5ec28:	ldr	r1, [fp, #-76]	; 0xffffffb4
   5ec2c:	mvn	r5, #0
   5ec30:	add	r0, r1, r0, lsl #4
   5ec34:	ldr	r0, [r0, #4]
   5ec38:	ldr	r0, [r0, #4]
   5ec3c:	ldr	r4, [r0]
   5ec40:	subs	r0, r5, #1
   5ec44:	str	r0, [fp, #-56]	; 0xffffffc8
   5ec48:	ldr	r0, [sp, #84]	; 0x54
   5ec4c:	sbc	r1, r5, #0
   5ec50:	str	r1, [fp, #-52]	; 0xffffffcc
   5ec54:	cmp	r0, #0
   5ec58:	beq	5f4b8 <fputs@plt+0x4e0d0>
   5ec5c:	sub	r1, fp, #56	; 0x38
   5ec60:	bl	233b0 <fputs@plt+0x11fc8>
   5ec64:	ldr	r2, [fp, #-56]	; 0xffffffc8
   5ec68:	ldr	r3, [fp, #-52]	; 0xffffffcc
   5ec6c:	subs	r0, r2, r5
   5ec70:	sbcs	r0, r3, r5
   5ec74:	mvnlt	r2, #0
   5ec78:	mvnlt	r3, #0
   5ec7c:	strlt	r5, [fp, #-56]	; 0xffffffc8
   5ec80:	strlt	r5, [fp, #-52]	; 0xffffffcc
   5ec84:	strd	r2, [r4, #168]	; 0xa8
   5ec88:	ldr	r0, [r4, #216]	; 0xd8
   5ec8c:	cmp	r0, #0
   5ec90:	strdne	r2, [r0, #16]
   5ec94:	b	5f4bc <fputs@plt+0x4e0d4>
   5ec98:	ldr	r6, [sp, #84]	; 0x54
   5ec9c:	ldr	r4, [fp, #-84]	; 0xffffffac
   5eca0:	ldr	r7, [fp, #-76]	; 0xffffffb4
   5eca4:	movw	r8, #8132	; 0x1fc4
   5eca8:	movw	r5, #8125	; 0x1fbd
   5ecac:	movt	r8, #9
   5ecb0:	movt	r5, #9
   5ecb4:	cmp	r6, #0
   5ecb8:	beq	5ecec <fputs@plt+0x4d904>
   5ecbc:	movw	r1, #8132	; 0x1fc4
   5ecc0:	mov	r0, r6
   5ecc4:	movt	r1, #9
   5ecc8:	bl	1606c <fputs@plt+0x4c84>
   5eccc:	cmp	r0, #0
   5ecd0:	beq	5f6a8 <fputs@plt+0x4e2c0>
   5ecd4:	movw	r1, #8125	; 0x1fbd
   5ecd8:	mov	r0, r6
   5ecdc:	movt	r1, #9
   5ece0:	bl	1606c <fputs@plt+0x4c84>
   5ece4:	cmp	r0, #0
   5ece8:	beq	5f880 <fputs@plt+0x4e498>
   5ecec:	ldr	r1, [r4, #4]
   5ecf0:	mvn	r0, #0
   5ecf4:	cmp	r1, #0
   5ecf8:	bne	5f904 <fputs@plt+0x4e51c>
   5ecfc:	ldr	r0, [sp, #88]	; 0x58
   5ed00:	add	r0, r0, #71	; 0x47
   5ed04:	b	5fc98 <fputs@plt+0x4e8b0>
   5ed08:	ldr	r6, [sp, #80]	; 0x50
   5ed0c:	ldr	r5, [sp, #68]	; 0x44
   5ed10:	mov	r0, r6
   5ed14:	mov	r1, r5
   5ed18:	bl	65ea8 <fputs@plt+0x54ac0>
   5ed1c:	ldr	r0, [r6, #76]	; 0x4c
   5ed20:	add	r4, r0, #1
   5ed24:	ldr	r0, [fp, #-80]	; 0xffffffb0
   5ed28:	str	r4, [r6, #76]	; 0x4c
   5ed2c:	ldrb	r0, [r0]
   5ed30:	orr	r0, r0, #32
   5ed34:	cmp	r0, #112	; 0x70
   5ed38:	bne	5f2dc <fputs@plt+0x4def4>
   5ed3c:	mov	r0, #0
   5ed40:	mov	r1, #156	; 0x9c
   5ed44:	str	r0, [sp]
   5ed48:	mov	r0, sl
   5ed4c:	b	5fb84 <fputs@plt+0x4e79c>
   5ed50:	ldr	r0, [sp, #84]	; 0x54
   5ed54:	ldr	r7, [sp, #88]	; 0x58
   5ed58:	ldr	r8, [fp, #-72]	; 0xffffffb8
   5ed5c:	ldr	r4, [fp, #-84]	; 0xffffffac
   5ed60:	cmp	r0, #0
   5ed64:	beq	5f744 <fputs@plt+0x4e35c>
   5ed68:	ldr	r0, [sp, #84]	; 0x54
   5ed6c:	sub	r1, fp, #56	; 0x38
   5ed70:	bl	233b0 <fputs@plt+0x11fc8>
   5ed74:	ldr	r1, [fp, #-52]	; 0xffffffcc
   5ed78:	cmn	r1, #1
   5ed7c:	ble	5f6b0 <fputs@plt+0x4e2c8>
   5ed80:	ldr	r0, [fp, #-56]	; 0xffffffc8
   5ed84:	b	5f6c4 <fputs@plt+0x4e2dc>
   5ed88:	ldr	r0, [sp, #68]	; 0x44
   5ed8c:	ldr	r1, [fp, #-76]	; 0xffffffb4
   5ed90:	add	r0, r1, r0, lsl #4
   5ed94:	ldr	r4, [r0, #4]
   5ed98:	ldr	r0, [sp, #84]	; 0x54
   5ed9c:	cmp	r0, #0
   5eda0:	beq	5f4c8 <fputs@plt+0x4e0e0>
   5eda4:	mov	r1, #0
   5eda8:	str	r1, [fp, #-56]	; 0xffffffc8
   5edac:	sub	r1, fp, #56	; 0x38
   5edb0:	bl	46e04 <fputs@plt+0x35a1c>
   5edb4:	ldr	r1, [fp, #-56]	; 0xffffffc8
   5edb8:	ldr	r0, [sp, #88]	; 0x58
   5edbc:	mvn	r2, #0
   5edc0:	mov	r3, #0
   5edc4:	str	r1, [r0, #76]	; 0x4c
   5edc8:	mov	r0, r4
   5edcc:	bl	2303c <fputs@plt+0x11c54>
   5edd0:	cmp	r0, #7
   5edd4:	bne	5c8f4 <fputs@plt+0x4b50c>
   5edd8:	ldr	r0, [sp, #88]	; 0x58
   5eddc:	ldrb	r0, [r0, #69]	; 0x45
   5ede0:	cmp	r0, #0
   5ede4:	bne	5c8f4 <fputs@plt+0x4b50c>
   5ede8:	ldr	r0, [sp, #88]	; 0x58
   5edec:	ldrb	r0, [r0, #70]	; 0x46
   5edf0:	cmp	r0, #0
   5edf4:	bne	5c8f4 <fputs@plt+0x4b50c>
   5edf8:	ldr	r1, [sp, #88]	; 0x58
   5edfc:	mov	r0, #1
   5ee00:	strb	r0, [r1, #69]	; 0x45
   5ee04:	ldr	r1, [r1, #164]	; 0xa4
   5ee08:	cmp	r1, #1
   5ee0c:	ldrge	r1, [sp, #88]	; 0x58
   5ee10:	strge	r0, [r1, #248]	; 0xf8
   5ee14:	ldr	r1, [sp, #88]	; 0x58
   5ee18:	ldr	r0, [r1, #256]	; 0x100
   5ee1c:	add	r0, r0, #1
   5ee20:	str	r0, [r1, #256]	; 0x100
   5ee24:	b	5c8f4 <fputs@plt+0x4b50c>
   5ee28:	ldr	r0, [sp, #68]	; 0x44
   5ee2c:	ldr	r1, [fp, #-76]	; 0xffffffb4
   5ee30:	mov	r4, #0
   5ee34:	add	r0, r1, r0, lsl #4
   5ee38:	ldr	r8, [r0, #4]
   5ee3c:	ldr	r0, [sp, #84]	; 0x54
   5ee40:	cmp	r0, #0
   5ee44:	beq	5f4e0 <fputs@plt+0x4e0f8>
   5ee48:	mov	r1, #1
   5ee4c:	mov	r2, #0
   5ee50:	mov	r9, #1
   5ee54:	bl	80950 <fputs@plt+0x6f568>
   5ee58:	ldr	r1, [fp, #-84]	; 0xffffffac
   5ee5c:	cmp	r0, #0
   5ee60:	mov	ip, r0
   5ee64:	movwne	ip, #1
   5ee68:	ldr	r2, [r1, #4]
   5ee6c:	cmp	r2, #0
   5ee70:	bne	5f4e8 <fputs@plt+0x4e100>
   5ee74:	ldr	r1, [sp, #88]	; 0x58
   5ee78:	ldr	r2, [r1, #20]
   5ee7c:	cmp	r2, #1
   5ee80:	blt	5eecc <fputs@plt+0x4dae4>
   5ee84:	ldr	r1, [sp, #88]	; 0x58
   5ee88:	mov	r4, #0
   5ee8c:	ldr	r3, [r1, #16]
   5ee90:	add	r3, r3, #4
   5ee94:	ldr	r7, [r3, r4, lsl #4]
   5ee98:	cmp	r7, #0
   5ee9c:	beq	5eec0 <fputs@plt+0x4dad8>
   5eea0:	ldm	r7, {r1, r5}
   5eea4:	ldrh	r7, [r5, #22]
   5eea8:	cmp	r0, #0
   5eeac:	bic	r6, r7, #4
   5eeb0:	strh	r6, [r5, #22]
   5eeb4:	str	r1, [r5, #4]
   5eeb8:	orrne	r1, r7, #4
   5eebc:	strhne	r1, [r5, #22]
   5eec0:	add	r4, r4, #1
   5eec4:	cmp	r4, r2
   5eec8:	blt	5ee94 <fputs@plt+0x4daac>
   5eecc:	mov	r4, #0
   5eed0:	b	5f4e8 <fputs@plt+0x4e100>
   5eed4:	ldr	r0, [sp, #88]	; 0x58
   5eed8:	bl	2028c <fputs@plt+0xeea4>
   5eedc:	b	5c8f4 <fputs@plt+0x4b50c>
   5eee0:	ldr	r0, [sp, #84]	; 0x54
   5eee4:	cmp	r0, #0
   5eee8:	beq	5ef08 <fputs@plt+0x4db20>
   5eeec:	sub	r1, fp, #56	; 0x38
   5eef0:	bl	233b0 <fputs@plt+0x11fc8>
   5eef4:	cmp	r0, #0
   5eef8:	bne	5ef08 <fputs@plt+0x4db20>
   5eefc:	ldr	r0, [fp, #-56]	; 0xffffffc8
   5ef00:	ldr	r1, [fp, #-52]	; 0xffffffcc
   5ef04:	bl	1429c <fputs@plt+0x2eb4>
   5ef08:	bl	13e84 <fputs@plt+0x2a9c>
   5ef0c:	movw	r1, #34800	; 0x87f0
   5ef10:	cmp	r0, #0
   5ef14:	movt	r1, #10
   5ef18:	ldrd	r2, [r1, #8]
   5ef1c:	mvn	r1, #0
   5ef20:	movne	r2, r1
   5ef24:	movne	r3, r1
   5ef28:	movw	r1, #8791	; 0x2257
   5ef2c:	movt	r1, #9
   5ef30:	b	5f9c0 <fputs@plt+0x4e5d8>
   5ef34:	ldr	r5, [sp, #80]	; 0x50
   5ef38:	mov	r0, r5
   5ef3c:	bl	60424 <fputs@plt+0x4f03c>
   5ef40:	mov	r4, r0
   5ef44:	mov	r0, #4
   5ef48:	str	r0, [r5, #76]	; 0x4c
   5ef4c:	mov	r0, r5
   5ef50:	ldr	r5, [sp, #68]	; 0x44
   5ef54:	mov	r1, r5
   5ef58:	bl	65ea8 <fputs@plt+0x54ac0>
   5ef5c:	movw	r2, #17708	; 0x452c
   5ef60:	mov	r0, r4
   5ef64:	mov	r1, #4
   5ef68:	movt	r2, #10
   5ef6c:	bl	80a24 <fputs@plt+0x6f63c>
   5ef70:	ldr	r0, [fp, #-76]	; 0xffffffb4
   5ef74:	add	r0, r0, r5, lsl #4
   5ef78:	ldr	r0, [r0, #12]
   5ef7c:	ldr	r9, [r0, #16]
   5ef80:	cmp	r9, #0
   5ef84:	beq	5c8f4 <fputs@plt+0x4b50c>
   5ef88:	movw	r8, #8394	; 0x20ca
   5ef8c:	movw	r6, #8395	; 0x20cb
   5ef90:	mov	r5, #0
   5ef94:	movt	r8, #9
   5ef98:	movt	r6, #9
   5ef9c:	ldr	r7, [r9, #8]
   5efa0:	mov	r2, r8
   5efa4:	ldrsh	r0, [r7, #40]	; 0x28
   5efa8:	ldr	r3, [r7]
   5efac:	ldrsh	r1, [r7, #38]	; 0x26
   5efb0:	str	r5, [sp]
   5efb4:	stmib	sp, {r0, r1}
   5efb8:	mov	r0, r4
   5efbc:	mov	r1, #1
   5efc0:	bl	80a94 <fputs@plt+0x6f6ac>
   5efc4:	mov	r0, r4
   5efc8:	mov	r1, #33	; 0x21
   5efcc:	mov	r2, #1
   5efd0:	mov	r3, #4
   5efd4:	str	r5, [sp]
   5efd8:	bl	49a20 <fputs@plt+0x38638>
   5efdc:	ldr	r7, [r7, #8]
   5efe0:	cmp	r7, #0
   5efe4:	beq	5f02c <fputs@plt+0x4dc44>
   5efe8:	ldr	r1, [r7, #8]
   5efec:	ldrsh	r0, [r7, #48]	; 0x30
   5eff0:	ldr	r3, [r7]
   5eff4:	mov	r2, r6
   5eff8:	ldrsh	r1, [r1]
   5effc:	stm	sp, {r0, r1}
   5f000:	mov	r0, r4
   5f004:	mov	r1, #2
   5f008:	bl	80a94 <fputs@plt+0x6f6ac>
   5f00c:	mov	r0, r4
   5f010:	mov	r1, #33	; 0x21
   5f014:	mov	r2, #1
   5f018:	mov	r3, #4
   5f01c:	str	r5, [sp]
   5f020:	bl	49a20 <fputs@plt+0x38638>
   5f024:	ldr	r7, [r7, #20]
   5f028:	b	5efe0 <fputs@plt+0x4dbf8>
   5f02c:	ldr	r9, [r9]
   5f030:	cmp	r9, #0
   5f034:	bne	5ef9c <fputs@plt+0x4dbb4>
   5f038:	b	5c8f4 <fputs@plt+0x4b50c>
   5f03c:	ldr	r0, [sp, #84]	; 0x54
   5f040:	cmp	r0, #0
   5f044:	beq	5f520 <fputs@plt+0x4e138>
   5f048:	ldr	r5, [sp, #88]	; 0x58
   5f04c:	ldrb	r1, [r5, #67]	; 0x43
   5f050:	cmp	r1, #0
   5f054:	beq	5f7a0 <fputs@plt+0x4e3b8>
   5f058:	mov	r1, #0
   5f05c:	mov	r2, #1
   5f060:	mov	r4, #1
   5f064:	bl	80950 <fputs@plt+0x6f568>
   5f068:	ldr	r1, [sp, #68]	; 0x44
   5f06c:	ldr	r2, [fp, #-76]	; 0xffffffb4
   5f070:	add	r0, r0, #1
   5f074:	ands	r0, r0, #7
   5f078:	movweq	r0, #1
   5f07c:	add	r1, r2, r1, lsl #4
   5f080:	strb	r4, [r1, #9]
   5f084:	strb	r0, [r1, #8]
   5f088:	b	5f874 <fputs@plt+0x4e48c>
   5f08c:	ldr	r0, [sp, #84]	; 0x54
   5f090:	cmp	r0, #0
   5f094:	beq	5c8f4 <fputs@plt+0x4b50c>
   5f098:	ldr	r0, [sp, #88]	; 0x58
   5f09c:	ldr	r1, [sp, #84]	; 0x54
   5f0a0:	ldr	r2, [fp, #-72]	; 0xffffffb8
   5f0a4:	bl	227d4 <fputs@plt+0x113ec>
   5f0a8:	cmp	r0, #0
   5f0ac:	str	r0, [fp, #-72]	; 0xffffffb8
   5f0b0:	beq	5c8f4 <fputs@plt+0x4b50c>
   5f0b4:	ldr	r0, [fp, #-72]	; 0xffffffb8
   5f0b8:	mov	r1, #0
   5f0bc:	str	r1, [fp, #-76]	; 0xffffffb4
   5f0c0:	ldr	r0, [r0, #8]
   5f0c4:	cmp	r0, #0
   5f0c8:	beq	5f9d0 <fputs@plt+0x4e5e8>
   5f0cc:	ldrb	r1, [r0, #55]	; 0x37
   5f0d0:	and	r1, r1, #3
   5f0d4:	cmp	r1, #2
   5f0d8:	beq	5f9cc <fputs@plt+0x4e5e4>
   5f0dc:	ldr	r0, [r0, #20]
   5f0e0:	b	5f0c4 <fputs@plt+0x4dcdc>
   5f0e4:	ldr	r0, [sp, #84]	; 0x54
   5f0e8:	cmp	r0, #0
   5f0ec:	beq	5f544 <fputs@plt+0x4e15c>
   5f0f0:	ldrb	r1, [r0]
   5f0f4:	sub	r4, r1, #48	; 0x30
   5f0f8:	uxtb	r1, r4
   5f0fc:	cmp	r1, #2
   5f100:	bls	5fb44 <fputs@plt+0x4e75c>
   5f104:	movw	r1, #13139	; 0x3353
   5f108:	movt	r1, #9
   5f10c:	bl	1606c <fputs@plt+0x4c84>
   5f110:	cmp	r0, #0
   5f114:	beq	5fb40 <fputs@plt+0x4e758>
   5f118:	ldr	r0, [sp, #84]	; 0x54
   5f11c:	movw	r1, #12715	; 0x31ab
   5f120:	movt	r1, #9
   5f124:	bl	1606c <fputs@plt+0x4c84>
   5f128:	clz	r0, r0
   5f12c:	lsr	r0, r0, #5
   5f130:	lsl	r4, r0, #1
   5f134:	b	5fb44 <fputs@plt+0x4e75c>
   5f138:	ldr	r5, [sp, #84]	; 0x54
   5f13c:	cmp	r5, #0
   5f140:	beq	5f560 <fputs@plt+0x4e178>
   5f144:	ldrb	r0, [r5]
   5f148:	cmp	r0, #0
   5f14c:	ldr	r0, [sp, #88]	; 0x58
   5f150:	beq	5f188 <fputs@plt+0x4dda0>
   5f154:	ldr	r0, [r0]
   5f158:	sub	r3, fp, #56	; 0x38
   5f15c:	mov	r1, r5
   5f160:	mov	r2, #1
   5f164:	ldr	r7, [r0, #32]
   5f168:	blx	r7
   5f16c:	cmp	r0, #0
   5f170:	bne	5f7b4 <fputs@plt+0x4e3cc>
   5f174:	ldr	r0, [fp, #-56]	; 0xffffffc8
   5f178:	cmp	r0, #0
   5f17c:	beq	5f7b4 <fputs@plt+0x4e3cc>
   5f180:	ldr	r0, [sp, #88]	; 0x58
   5f184:	ldr	r5, [sp, #84]	; 0x54
   5f188:	ldrb	r0, [r0, #68]	; 0x44
   5f18c:	cmp	r0, #1
   5f190:	bhi	5f19c <fputs@plt+0x4ddb4>
   5f194:	ldr	r0, [sp, #80]	; 0x50
   5f198:	bl	808dc <fputs@plt+0x6f4f4>
   5f19c:	movw	r4, #35092	; 0x8914
   5f1a0:	movt	r4, #10
   5f1a4:	ldr	r0, [r4]
   5f1a8:	bl	144bc <fputs@plt+0x30d4>
   5f1ac:	ldrb	r0, [r5]
   5f1b0:	cmp	r0, #0
   5f1b4:	beq	5f7c8 <fputs@plt+0x4e3e0>
   5f1b8:	ldr	r1, [sp, #84]	; 0x54
   5f1bc:	movw	r0, #62776	; 0xf538
   5f1c0:	movt	r0, #8
   5f1c4:	bl	15d54 <fputs@plt+0x496c>
   5f1c8:	b	5f7cc <fputs@plt+0x4e3e4>
   5f1cc:	ldr	r0, [sp, #84]	; 0x54
   5f1d0:	ldr	r4, [sp, #88]	; 0x58
   5f1d4:	cmp	r0, #0
   5f1d8:	beq	5f208 <fputs@plt+0x4de20>
   5f1dc:	sub	r1, fp, #56	; 0x38
   5f1e0:	bl	233b0 <fputs@plt+0x11fc8>
   5f1e4:	cmp	r0, #0
   5f1e8:	bne	5f208 <fputs@plt+0x4de20>
   5f1ec:	ldr	r1, [fp, #-56]	; 0xffffffc8
   5f1f0:	ldr	r2, [fp, #-52]	; 0xffffffcc
   5f1f4:	mvn	r0, #0
   5f1f8:	subs	r1, r0, r1
   5f1fc:	sbcs	r0, r0, r2
   5f200:	movlt	r0, #0
   5f204:	strlt	r0, [r4, #136]	; 0x88
   5f208:	ldr	r2, [r4, #136]	; 0x88
   5f20c:	movw	r1, #8807	; 0x2267
   5f210:	movt	r1, #9
   5f214:	b	5f53c <fputs@plt+0x4e154>
   5f218:	ldr	r0, [sp, #84]	; 0x54
   5f21c:	movw	r4, #5016	; 0x1398
   5f220:	movt	r4, #2
   5f224:	cmp	r0, #0
   5f228:	beq	5f57c <fputs@plt+0x4e194>
   5f22c:	mov	r5, #0
   5f230:	sub	r1, fp, #56	; 0x38
   5f234:	str	r5, [fp, #-56]	; 0xffffffc8
   5f238:	bl	46e04 <fputs@plt+0x35a1c>
   5f23c:	ldr	r0, [fp, #-56]	; 0xffffffc8
   5f240:	cmp	r0, #0
   5f244:	bic	r1, r0, r0, asr #31
   5f248:	ldr	r0, [sp, #88]	; 0x58
   5f24c:	movgt	r5, r4
   5f250:	str	r5, [r0, #220]	; 0xdc
   5f254:	str	r1, [r0, #224]	; 0xe0
   5f258:	b	5f584 <fputs@plt+0x4e19c>
   5f25c:	ldr	r0, [fp, #-84]	; 0xffffffac
   5f260:	ldr	r6, [sp, #84]	; 0x54
   5f264:	ldr	r7, [sp, #80]	; 0x50
   5f268:	mov	r5, #0
   5f26c:	mov	r4, #0
   5f270:	ldr	r0, [r0]
   5f274:	cmp	r0, #0
   5f278:	ldr	r0, [sp, #68]	; 0x44
   5f27c:	movweq	r0, #10
   5f280:	cmp	r6, #0
   5f284:	str	r0, [sp, #68]	; 0x44
   5f288:	beq	5f94c <fputs@plt+0x4e564>
   5f28c:	movw	r1, #13110	; 0x3336
   5f290:	mov	r0, r6
   5f294:	movt	r1, #9
   5f298:	bl	1606c <fputs@plt+0x4c84>
   5f29c:	cmp	r0, #0
   5f2a0:	beq	5f7ac <fputs@plt+0x4e3c4>
   5f2a4:	movw	r1, #8764	; 0x223c
   5f2a8:	mov	r0, r6
   5f2ac:	movt	r1, #9
   5f2b0:	bl	1606c <fputs@plt+0x4c84>
   5f2b4:	cmp	r0, #0
   5f2b8:	beq	5f948 <fputs@plt+0x4e560>
   5f2bc:	movw	r1, #62539	; 0xf44b
   5f2c0:	mov	r0, r6
   5f2c4:	movt	r1, #8
   5f2c8:	bl	1606c <fputs@plt+0x4c84>
   5f2cc:	cmp	r0, #0
   5f2d0:	mov	r4, #0
   5f2d4:	movweq	r4, #3
   5f2d8:	b	5f94c <fputs@plt+0x4e564>
   5f2dc:	ldr	r0, [sp, #84]	; 0x54
   5f2e0:	mov	r2, #0
   5f2e4:	str	r2, [fp, #-56]	; 0xffffffc8
   5f2e8:	cmp	r0, #0
   5f2ec:	beq	5fb78 <fputs@plt+0x4e790>
   5f2f0:	sub	r1, fp, #56	; 0x38
   5f2f4:	bl	46e04 <fputs@plt+0x35a1c>
   5f2f8:	ldr	r1, [fp, #-56]	; 0xffffffc8
   5f2fc:	cmn	r1, #1
   5f300:	ble	5fb6c <fputs@plt+0x4e784>
   5f304:	mov	r2, r1
   5f308:	b	5fb78 <fputs@plt+0x4e790>
   5f30c:	ldr	r1, [r4]
   5f310:	ldr	r0, [r4, #4]
   5f314:	mov	r3, #0
   5f318:	str	r1, [r0, #4]
   5f31c:	ldrb	r1, [r0, #17]
   5f320:	cmp	r1, #0
   5f324:	beq	5f9a0 <fputs@plt+0x4e5b8>
   5f328:	ldrb	r0, [r0, #18]
   5f32c:	mov	r2, #2
   5f330:	cmp	r0, #0
   5f334:	movweq	r2, #1
   5f338:	b	5f9a4 <fputs@plt+0x4e5bc>
   5f33c:	ldr	r1, [sp, #88]	; 0x58
   5f340:	ldr	r0, [r7, #8]
   5f344:	ldr	r1, [r1, #24]
   5f348:	ands	r2, r0, r1
   5f34c:	mov	r0, sl
   5f350:	mov	r1, r5
   5f354:	movwne	r2, #1
   5f358:	b	5f558 <fputs@plt+0x4e170>
   5f35c:	ldr	r0, [sp, #88]	; 0x58
   5f360:	ldr	r2, [r0, #428]	; 0x1ac
   5f364:	b	5f628 <fputs@plt+0x4e240>
   5f368:	ldr	r0, [sp, #68]	; 0x44
   5f36c:	ldr	r1, [fp, #-76]	; 0xffffffb4
   5f370:	add	r0, r1, r0, lsl #4
   5f374:	movw	r1, #8996	; 0x2324
   5f378:	movt	r1, #9
   5f37c:	ldr	r0, [r0, #12]
   5f380:	ldr	r2, [r0, #80]	; 0x50
   5f384:	b	5f53c <fputs@plt+0x4e154>
   5f388:	ldr	r0, [sp, #88]	; 0x58
   5f38c:	mov	r2, #0
   5f390:	mov	r3, #0
   5f394:	ldrb	r0, [r0, #24]
   5f398:	tst	r0, #32
   5f39c:	beq	5f404 <fputs@plt+0x4e01c>
   5f3a0:	ldr	r0, [sp, #68]	; 0x44
   5f3a4:	ldr	r1, [fp, #-76]	; 0xffffffb4
   5f3a8:	add	r0, r1, r0, lsl #4
   5f3ac:	ldr	r0, [r0, #4]
   5f3b0:	ldr	r1, [r0]
   5f3b4:	ldr	r0, [r0, #4]
   5f3b8:	str	r1, [r0, #4]
   5f3bc:	ldr	r0, [r0]
   5f3c0:	ldr	r4, [r0, #212]	; 0xd4
   5f3c4:	ldr	r2, [r4, #16]
   5f3c8:	cmn	r2, #1
   5f3cc:	bgt	5f3f4 <fputs@plt+0x4e00c>
   5f3d0:	movw	r0, #64512	; 0xfc00
   5f3d4:	ldr	r3, [r4, #28]
   5f3d8:	movt	r0, #65535	; 0xffff
   5f3dc:	smull	r0, r1, r2, r0
   5f3e0:	ldr	r2, [r4, #24]
   5f3e4:	add	r2, r3, r2
   5f3e8:	asr	r3, r2, #31
   5f3ec:	bl	88a7c <fputs@plt+0x77694>
   5f3f0:	mov	r2, r0
   5f3f4:	ldr	r0, [r4, #20]
   5f3f8:	cmp	r2, r0
   5f3fc:	movlt	r2, r0
   5f400:	asr	r3, r2, #31
   5f404:	movw	r1, #8199	; 0x2007
   5f408:	movt	r1, #9
   5f40c:	b	5f9c0 <fputs@plt+0x4e5d8>
   5f410:	movw	r0, #8996	; 0x2324
   5f414:	sub	r2, fp, #56	; 0x38
   5f418:	mov	r1, #1
   5f41c:	movt	r0, #9
   5f420:	str	r0, [fp, #-56]	; 0xffffffc8
   5f424:	mov	r0, sl
   5f428:	bl	80a24 <fputs@plt+0x6f63c>
   5f42c:	ldr	r1, [sp, #80]	; 0x50
   5f430:	movw	r2, #59716	; 0xe944
   5f434:	movt	r2, #8
   5f438:	ldr	r0, [r1, #76]	; 0x4c
   5f43c:	add	r0, r0, #2
   5f440:	str	r0, [r1, #76]	; 0x4c
   5f444:	mov	r0, sl
   5f448:	mov	r1, #9
   5f44c:	bl	1d434 <fputs@plt+0xc04c>
   5f450:	movw	r1, #63536	; 0xf830
   5f454:	movt	r1, #65535	; 0xffff
   5f458:	str	r1, [r0, #124]	; 0x7c
   5f45c:	str	r7, [r0, #24]
   5f460:	str	r7, [r0, #4]
   5f464:	b	5c8f4 <fputs@plt+0x4b50c>
   5f468:	ldr	r0, [sp, #80]	; 0x50
   5f46c:	bl	49db0 <fputs@plt+0x389c8>
   5f470:	cmp	r0, #0
   5f474:	bne	5c8f4 <fputs@plt+0x4b50c>
   5f478:	ldr	r0, [sp, #80]	; 0x50
   5f47c:	movw	r1, #59800	; 0xe998
   5f480:	movt	r1, #8
   5f484:	ldr	r0, [r0]
   5f488:	ldrb	r0, [r0, #66]	; 0x42
   5f48c:	ldr	r2, [r1, r0, lsl #3]
   5f490:	movw	r1, #8697	; 0x21f9
   5f494:	movt	r1, #9
   5f498:	b	5f574 <fputs@plt+0x4e18c>
   5f49c:	cmp	r4, #0
   5f4a0:	ldr	r2, [sl, #4]
   5f4a4:	movpl	r1, r4
   5f4a8:	add	r1, r1, r1, lsl #2
   5f4ac:	add	r1, r2, r1, lsl #2
   5f4b0:	str	r0, [r1, #8]
   5f4b4:	b	5c8f4 <fputs@plt+0x4b50c>
   5f4b8:	ldrd	r2, [r4, #168]	; 0xa8
   5f4bc:	movw	r1, #8168	; 0x1fe8
   5f4c0:	movt	r1, #9
   5f4c4:	b	5f9c0 <fputs@plt+0x4e5d8>
   5f4c8:	cmp	r4, #0
   5f4cc:	beq	5f9b0 <fputs@plt+0x4e5c8>
   5f4d0:	ldr	r0, [r4, #4]
   5f4d4:	ldr	r2, [r0, #32]
   5f4d8:	asr	r3, r2, #31
   5f4dc:	b	5f9b8 <fputs@plt+0x4e5d0>
   5f4e0:	mvn	ip, #0
   5f4e4:	mov	r9, #0
   5f4e8:	cmp	r8, #0
   5f4ec:	beq	5f5a8 <fputs@plt+0x4e1c0>
   5f4f0:	ldr	r1, [r8]
   5f4f4:	ldr	r0, [r8, #4]
   5f4f8:	cmp	r9, #0
   5f4fc:	str	r1, [r0, #4]
   5f500:	ldrh	r3, [r0, #22]
   5f504:	beq	5f5b0 <fputs@plt+0x4e1c8>
   5f508:	bic	r2, r3, #4
   5f50c:	cmp	ip, #0
   5f510:	strh	r2, [r0, #22]
   5f514:	orrne	r2, r3, #4
   5f518:	strhne	r2, [r0, #22]
   5f51c:	b	5f5b4 <fputs@plt+0x4e1cc>
   5f520:	ldr	r0, [sp, #68]	; 0x44
   5f524:	ldr	r1, [fp, #-76]	; 0xffffffb4
   5f528:	add	r0, r1, r0, lsl #4
   5f52c:	movw	r1, #8278	; 0x2056
   5f530:	movt	r1, #9
   5f534:	ldrb	r0, [r0, #8]
   5f538:	sub	r2, r0, #1
   5f53c:	asr	r3, r2, #31
   5f540:	b	5f9c0 <fputs@plt+0x4e5d8>
   5f544:	ldr	r0, [sp, #88]	; 0x58
   5f548:	movw	r1, #8221	; 0x201d
   5f54c:	movt	r1, #9
   5f550:	ldrb	r2, [r0, #68]	; 0x44
   5f554:	mov	r0, sl
   5f558:	mov	r3, #0
   5f55c:	b	5f9c4 <fputs@plt+0x4e5dc>
   5f560:	movw	r0, #35092	; 0x8914
   5f564:	movw	r1, #8232	; 0x2028
   5f568:	movt	r0, #10
   5f56c:	movt	r1, #9
   5f570:	ldr	r2, [r0]
   5f574:	mov	r0, sl
   5f578:	b	5fcb4 <fputs@plt+0x4e8cc>
   5f57c:	ldr	r0, [sp, #88]	; 0x58
   5f580:	ldr	r5, [r0, #220]	; 0xdc
   5f584:	mov	r2, #0
   5f588:	cmp	r5, r4
   5f58c:	mov	r3, #0
   5f590:	bne	5f59c <fputs@plt+0x4e1b4>
   5f594:	ldr	r2, [r0, #224]	; 0xe0
   5f598:	asr	r3, r2, #31
   5f59c:	movw	r1, #8772	; 0x2244
   5f5a0:	movt	r1, #9
   5f5a4:	b	5f9c0 <fputs@plt+0x4e5d8>
   5f5a8:	mov	r2, #0
   5f5ac:	b	5f5b8 <fputs@plt+0x4e1d0>
   5f5b0:	mov	r2, r3
   5f5b4:	ubfx	r2, r2, #2, #1
   5f5b8:	movw	r1, #8111	; 0x1faf
   5f5bc:	mov	r0, sl
   5f5c0:	mov	r3, r4
   5f5c4:	movt	r1, #9
   5f5c8:	b	5f9c4 <fputs@plt+0x4e5dc>
   5f5cc:	mov	r5, #0
   5f5d0:	b	5fbec <fputs@plt+0x4e804>
   5f5d4:	ldr	r0, [r5, #24]
   5f5d8:	cmp	r6, #16777216	; 0x1000000
   5f5dc:	bic	r0, r0, r6
   5f5e0:	str	r0, [r5, #24]
   5f5e4:	moveq	r0, #0
   5f5e8:	streq	r0, [r4]
   5f5ec:	streq	r0, [r4, #4]
   5f5f0:	mov	r0, #0
   5f5f4:	mov	r1, #147	; 0x93
   5f5f8:	mov	r2, #0
   5f5fc:	mov	r3, #0
   5f600:	str	r0, [sp]
   5f604:	mov	r0, sl
   5f608:	bl	49a20 <fputs@plt+0x38638>
   5f60c:	b	5f874 <fputs@plt+0x4e48c>
   5f610:	mov	r2, #0
   5f614:	str	r4, [r1, #380]	; 0x17c
   5f618:	str	r4, [r1, #384]	; 0x180
   5f61c:	mov	r0, #0
   5f620:	str	r2, [r1, #428]	; 0x1ac
   5f624:	str	r0, [r1, #388]	; 0x184
   5f628:	movw	r1, #8851	; 0x2293
   5f62c:	asr	r3, r2, #31
   5f630:	movt	r1, #9
   5f634:	b	5f9c0 <fputs@plt+0x4e5d8>
   5f638:	ldr	r4, [fp, #-56]	; 0xffffffc8
   5f63c:	ldr	r5, [sp, #88]	; 0x58
   5f640:	b	5f848 <fputs@plt+0x4e460>
   5f644:	cmp	r0, #-2147483648	; 0x80000000
   5f648:	rsb	r4, r0, #0
   5f64c:	mvneq	r4, #-2147483648	; 0x80000000
   5f650:	ldr	r6, [r5, #416]	; 0x1a0
   5f654:	mov	r0, r5
   5f658:	mov	r1, r7
   5f65c:	bl	65ea8 <fputs@plt+0x54ac0>
   5f660:	cmp	r6, #0
   5f664:	mov	r1, #52	; 0x34
   5f668:	mov	r2, r7
   5f66c:	mov	r3, #3
   5f670:	moveq	r6, r5
   5f674:	ldr	r0, [r6, #336]	; 0x150
   5f678:	orr	r0, r0, r8
   5f67c:	str	r0, [r6, #336]	; 0x150
   5f680:	mov	r0, sl
   5f684:	str	r4, [sp]
   5f688:	bl	49a20 <fputs@plt+0x38638>
   5f68c:	add	r0, r9, r7, lsl #4
   5f690:	ldr	r1, [r0, #12]
   5f694:	str	r4, [r1, #80]	; 0x50
   5f698:	mov	r1, r4
   5f69c:	ldr	r0, [r0, #4]
   5f6a0:	bl	80790 <fputs@plt+0x6f3a8>
   5f6a4:	b	5c8f4 <fputs@plt+0x4b50c>
   5f6a8:	mov	r0, #1
   5f6ac:	b	5f884 <fputs@plt+0x4e49c>
   5f6b0:	movw	r0, #16696	; 0x4138
   5f6b4:	movt	r0, #10
   5f6b8:	ldrd	r0, [r0, #176]	; 0xb0
   5f6bc:	str	r1, [fp, #-52]	; 0xffffffcc
   5f6c0:	str	r0, [fp, #-56]	; 0xffffffc8
   5f6c4:	ldr	r2, [r4, #4]
   5f6c8:	cmp	r2, #0
   5f6cc:	bne	5f6d8 <fputs@plt+0x4e2f0>
   5f6d0:	ldr	r2, [sp, #76]	; 0x4c
   5f6d4:	strd	r0, [r2]
   5f6d8:	ldr	r5, [r7, #20]
   5f6dc:	cmp	r5, #1
   5f6e0:	blt	5f744 <fputs@plt+0x4e35c>
   5f6e4:	ldr	r0, [sp, #68]	; 0x44
   5f6e8:	add	r6, r0, #1
   5f6ec:	ldr	r0, [r7, #16]
   5f6f0:	mov	r1, r5
   5f6f4:	add	r0, r0, r5, lsl #4
   5f6f8:	sub	r5, r5, #1
   5f6fc:	ldr	r0, [r0, #-12]
   5f700:	cmp	r0, #0
   5f704:	beq	5f73c <fputs@plt+0x4e354>
   5f708:	cmp	r6, r1
   5f70c:	beq	5f71c <fputs@plt+0x4e334>
   5f710:	ldr	r1, [r4, #4]
   5f714:	cmp	r1, #0
   5f718:	bne	5f73c <fputs@plt+0x4e354>
   5f71c:	ldr	r1, [r0]
   5f720:	ldr	r0, [r0, #4]
   5f724:	ldr	r2, [fp, #-56]	; 0xffffffc8
   5f728:	ldr	r3, [fp, #-52]	; 0xffffffcc
   5f72c:	str	r1, [r0, #4]
   5f730:	ldr	r0, [r0]
   5f734:	strd	r2, [r0, #136]	; 0x88
   5f738:	bl	2af68 <fputs@plt+0x19b80>
   5f73c:	cmp	r5, #0
   5f740:	bgt	5f6ec <fputs@plt+0x4e304>
   5f744:	mvn	r0, #0
   5f748:	sub	r3, fp, #56	; 0x38
   5f74c:	mov	r1, r8
   5f750:	mov	r2, #18
   5f754:	str	r0, [fp, #-52]	; 0xffffffcc
   5f758:	str	r0, [fp, #-56]	; 0xffffffc8
   5f75c:	mov	r0, r7
   5f760:	bl	22958 <fputs@plt+0x11570>
   5f764:	cmp	r0, #12
   5f768:	beq	5c8f4 <fputs@plt+0x4b50c>
   5f76c:	cmp	r0, #0
   5f770:	bne	5f788 <fputs@plt+0x4e3a0>
   5f774:	ldr	r2, [fp, #-56]	; 0xffffffc8
   5f778:	ldr	r3, [fp, #-52]	; 0xffffffcc
   5f77c:	movw	r1, #8211	; 0x2013
   5f780:	movt	r1, #9
   5f784:	b	5f9c0 <fputs@plt+0x4e5d8>
   5f788:	ldr	r1, [sp, #80]	; 0x50
   5f78c:	str	r0, [r1, #12]
   5f790:	ldr	r0, [r1, #68]	; 0x44
   5f794:	add	r0, r0, #1
   5f798:	str	r0, [r1, #68]	; 0x44
   5f79c:	b	5c8f4 <fputs@plt+0x4b50c>
   5f7a0:	movw	r1, #8290	; 0x2062
   5f7a4:	movt	r1, #9
   5f7a8:	b	5f7bc <fputs@plt+0x4e3d4>
   5f7ac:	mov	r4, #1
   5f7b0:	b	5f94c <fputs@plt+0x4e564>
   5f7b4:	movw	r1, #8253	; 0x203d
   5f7b8:	movt	r1, #9
   5f7bc:	ldr	r0, [sp, #80]	; 0x50
   5f7c0:	bl	1d2ec <fputs@plt+0xbf04>
   5f7c4:	b	5c8f4 <fputs@plt+0x4b50c>
   5f7c8:	mov	r0, #0
   5f7cc:	str	r0, [r4]
   5f7d0:	b	5c8f4 <fputs@plt+0x4b50c>
   5f7d4:	movw	r2, #59872	; 0xe9e0
   5f7d8:	mov	r0, sl
   5f7dc:	mov	r1, #2
   5f7e0:	movt	r2, #8
   5f7e4:	bl	1d434 <fputs@plt+0xc04c>
   5f7e8:	str	r4, [r0, #24]
   5f7ec:	str	r5, [r0, #28]
   5f7f0:	mov	r7, r0
   5f7f4:	str	r4, [r0, #4]
   5f7f8:	mov	r0, #0
   5f7fc:	sub	r1, fp, #56	; 0x38
   5f800:	str	r0, [fp, #-56]	; 0xffffffc8
   5f804:	mov	r0, r6
   5f808:	bl	46e04 <fputs@plt+0x35a1c>
   5f80c:	ldr	r0, [fp, #-56]	; 0xffffffc8
   5f810:	str	r0, [r7, #32]
   5f814:	b	5c8f4 <fputs@plt+0x4b50c>
   5f818:	ldrb	r0, [r5]
   5f81c:	ldr	r1, [sp, #88]	; 0x58
   5f820:	cmp	r0, #0
   5f824:	movweq	r0, #2
   5f828:	strb	r0, [r1, #66]	; 0x42
   5f82c:	strb	r0, [r4, #77]	; 0x4d
   5f830:	b	5c8f4 <fputs@plt+0x4b50c>
   5f834:	mov	r5, #1
   5f838:	b	5fbec <fputs@plt+0x4e804>
   5f83c:	mov	r4, #0
   5f840:	ldr	r5, [sp, #88]	; 0x58
   5f844:	ldr	r6, [sp, #84]	; 0x54
   5f848:	cmp	r4, #0
   5f84c:	mov	r0, r6
   5f850:	mov	r1, #1
   5f854:	movwne	r4, #1
   5f858:	mov	r2, r4
   5f85c:	bl	80950 <fputs@plt+0x6f568>
   5f860:	ldr	r1, [r5, #24]
   5f864:	cmp	r0, #0
   5f868:	orr	r2, r1, #32
   5f86c:	biceq	r2, r1, #32
   5f870:	str	r2, [r5, #24]
   5f874:	mov	r0, r5
   5f878:	bl	8087c <fputs@plt+0x6f494>
   5f87c:	b	5c8f4 <fputs@plt+0x4b50c>
   5f880:	mov	r0, #0
   5f884:	ldr	r1, [r4, #4]
   5f888:	cmp	r1, #0
   5f88c:	bne	5f904 <fputs@plt+0x4e51c>
   5f890:	ldr	r1, [sp, #88]	; 0x58
   5f894:	ldr	r1, [r1, #20]
   5f898:	cmp	r1, #2
   5f89c:	ble	5f8fc <fputs@plt+0x4e514>
   5f8a0:	ldr	r2, [sp, #88]	; 0x58
   5f8a4:	mov	r3, #0
   5f8a8:	ldr	r2, [r2, #16]
   5f8ac:	add	r2, r2, #36	; 0x24
   5f8b0:	mov	r4, r3
   5f8b4:	ldr	r3, [r2, r3, lsl #4]
   5f8b8:	ldr	r3, [r3, #4]
   5f8bc:	ldr	r6, [r3]
   5f8c0:	ldrb	r3, [r6, #13]
   5f8c4:	cmp	r3, #0
   5f8c8:	bne	5f8ec <fputs@plt+0x4e504>
   5f8cc:	ldr	r3, [r6, #216]	; 0xd8
   5f8d0:	cmp	r3, #0
   5f8d4:	beq	5f8e8 <fputs@plt+0x4e500>
   5f8d8:	ldrb	r3, [r3, #43]	; 0x2b
   5f8dc:	cmp	r3, #2
   5f8e0:	strbne	r0, [r6, #4]
   5f8e4:	b	5f8ec <fputs@plt+0x4e504>
   5f8e8:	strb	r0, [r6, #4]
   5f8ec:	add	r6, r4, #3
   5f8f0:	add	r3, r4, #1
   5f8f4:	cmp	r6, r1
   5f8f8:	blt	5f8b0 <fputs@plt+0x4e4c8>
   5f8fc:	ldr	r1, [sp, #88]	; 0x58
   5f900:	strb	r0, [r1, #71]	; 0x47
   5f904:	ldr	r1, [sp, #68]	; 0x44
   5f908:	cmp	r0, #0
   5f90c:	add	r1, r7, r1, lsl #4
   5f910:	ldr	r1, [r1, #4]
   5f914:	ldr	r1, [r1, #4]
   5f918:	ldr	r1, [r1]
   5f91c:	bmi	5fc94 <fputs@plt+0x4e8ac>
   5f920:	ldrb	r2, [r1, #13]
   5f924:	cmp	r2, #0
   5f928:	bne	5fc94 <fputs@plt+0x4e8ac>
   5f92c:	ldr	r2, [r1, #216]	; 0xd8
   5f930:	cmp	r2, #0
   5f934:	beq	5fc90 <fputs@plt+0x4e8a8>
   5f938:	ldrb	r2, [r2, #43]	; 0x2b
   5f93c:	cmp	r2, #2
   5f940:	strbne	r0, [r1, #4]
   5f944:	b	5fc94 <fputs@plt+0x4e8ac>
   5f948:	mov	r4, #2
   5f94c:	movw	r2, #17836	; 0x45ac
   5f950:	mov	r0, sl
   5f954:	mov	r1, #3
   5f958:	mov	r6, #3
   5f95c:	movt	r2, #10
   5f960:	bl	80a24 <fputs@plt+0x6f63c>
   5f964:	ldr	r2, [sp, #68]	; 0x44
   5f968:	mov	r0, #1
   5f96c:	str	r6, [r7, #76]	; 0x4c
   5f970:	mov	r1, #8
   5f974:	mov	r3, r4
   5f978:	str	r0, [sp]
   5f97c:	mov	r0, sl
   5f980:	bl	49a20 <fputs@plt+0x38638>
   5f984:	mov	r0, sl
   5f988:	mov	r1, #33	; 0x21
   5f98c:	mov	r2, #1
   5f990:	mov	r3, #3
   5f994:	str	r5, [sp]
   5f998:	bl	49a20 <fputs@plt+0x38638>
   5f99c:	b	5c8f4 <fputs@plt+0x4b50c>
   5f9a0:	mov	r2, #0
   5f9a4:	movw	r1, #8187	; 0x1ffb
   5f9a8:	movt	r1, #9
   5f9ac:	b	5f9c0 <fputs@plt+0x4e5d8>
   5f9b0:	mov	r2, #0
   5f9b4:	mov	r3, #0
   5f9b8:	movw	r1, #8101	; 0x1fa5
   5f9bc:	movt	r1, #9
   5f9c0:	mov	r0, sl
   5f9c4:	bl	8080c <fputs@plt+0x6f424>
   5f9c8:	b	5c8f4 <fputs@plt+0x4b50c>
   5f9cc:	str	r0, [fp, #-76]	; 0xffffffb4
   5f9d0:	ldr	r5, [sp, #80]	; 0x50
   5f9d4:	ldr	r1, [sp, #68]	; 0x44
   5f9d8:	mov	r0, #6
   5f9dc:	str	r0, [r5, #76]	; 0x4c
   5f9e0:	mov	r0, r5
   5f9e4:	bl	65ea8 <fputs@plt+0x54ac0>
   5f9e8:	movw	r2, #17684	; 0x4514
   5f9ec:	mov	r0, sl
   5f9f0:	mov	r1, #6
   5f9f4:	mov	r4, sl
   5f9f8:	movt	r2, #10
   5f9fc:	bl	80a24 <fputs@plt+0x6f63c>
   5fa00:	mov	r0, r5
   5fa04:	ldr	r5, [fp, #-72]	; 0xffffffb8
   5fa08:	mov	r1, r5
   5fa0c:	bl	6a3ec <fputs@plt+0x59004>
   5fa10:	ldrsh	r2, [r5, #34]	; 0x22
   5fa14:	cmp	r2, #1
   5fa18:	blt	5c8f4 <fputs@plt+0x4b50c>
   5fa1c:	ldr	r0, [fp, #-72]	; 0xffffffb8
   5fa20:	mov	sl, #0
   5fa24:	mov	r9, #0
   5fa28:	mov	r8, #0
   5fa2c:	ldr	r5, [r0, #4]
   5fa30:	mov	r0, r2
   5fa34:	ldrb	r1, [r5, #15]
   5fa38:	tst	r1, #2
   5fa3c:	bne	5fa98 <fputs@plt+0x4e6b0>
   5fa40:	ands	r7, r1, #1
   5fa44:	ldrne	r2, [fp, #-76]	; 0xffffffb4
   5fa48:	cmpne	r2, #0
   5fa4c:	bne	5faf8 <fputs@plt+0x4e710>
   5fa50:	ldr	r6, [r5]
   5fa54:	movw	r0, #38315	; 0x95ab
   5fa58:	tst	r1, #4
   5fa5c:	movt	r0, #8
   5fa60:	beq	5fa74 <fputs@plt+0x4e68c>
   5fa64:	mov	r0, r6
   5fa68:	bl	11220 <strlen@plt>
   5fa6c:	add	r0, r6, r0
   5fa70:	add	r0, r0, #1
   5fa74:	ldrb	r1, [r5, #12]
   5fa78:	ldr	r2, [r5, #4]
   5fa7c:	sub	r3, r9, r8
   5fa80:	cmp	r1, #0
   5fa84:	movwne	r1, #1
   5fa88:	cmp	r2, #0
   5fa8c:	beq	5faa0 <fputs@plt+0x4e6b8>
   5fa90:	ldr	r2, [r2, #8]
   5fa94:	b	5faa4 <fputs@plt+0x4e6bc>
   5fa98:	add	r8, r8, #1
   5fa9c:	b	5fae0 <fputs@plt+0x4e6f8>
   5faa0:	mov	r2, #0
   5faa4:	str	r6, [sp]
   5faa8:	stmib	sp, {r0, r1, r2, r7}
   5faac:	movw	r2, #8374	; 0x20b6
   5fab0:	mov	r0, r4
   5fab4:	mov	r1, #1
   5fab8:	movt	r2, #9
   5fabc:	bl	80a94 <fputs@plt+0x6f6ac>
   5fac0:	mov	r0, r4
   5fac4:	mov	r1, #33	; 0x21
   5fac8:	mov	r2, #1
   5facc:	mov	r3, #6
   5fad0:	str	sl, [sp]
   5fad4:	bl	49a20 <fputs@plt+0x38638>
   5fad8:	ldr	r0, [fp, #-72]	; 0xffffffb8
   5fadc:	ldrh	r2, [r0, #34]	; 0x22
   5fae0:	sxth	r0, r2
   5fae4:	add	r9, r9, #1
   5fae8:	add	r5, r5, #16
   5faec:	cmp	r9, r0
   5faf0:	blt	5fa34 <fputs@plt+0x4e64c>
   5faf4:	b	5c8f4 <fputs@plt+0x4b50c>
   5faf8:	cmp	r0, #1
   5fafc:	blt	5fb30 <fputs@plt+0x4e748>
   5fb00:	ldr	r2, [fp, #-76]	; 0xffffffb4
   5fb04:	add	r7, r0, #1
   5fb08:	ldr	r3, [r2, #4]
   5fb0c:	mov	r2, #0
   5fb10:	ldrsh	r6, [r3]
   5fb14:	cmp	r9, r6
   5fb18:	beq	5fb38 <fputs@plt+0x4e750>
   5fb1c:	add	r2, r2, #1
   5fb20:	add	r3, r3, #2
   5fb24:	cmp	r0, r2
   5fb28:	bne	5fb10 <fputs@plt+0x4e728>
   5fb2c:	b	5fa50 <fputs@plt+0x4e668>
   5fb30:	mov	r7, #1
   5fb34:	b	5fa50 <fputs@plt+0x4e668>
   5fb38:	add	r7, r2, #1
   5fb3c:	b	5fa50 <fputs@plt+0x4e668>
   5fb40:	mov	r4, #1
   5fb44:	ldr	r0, [sp, #80]	; 0x50
   5fb48:	ldr	r5, [r0]
   5fb4c:	ldrb	r0, [r5, #68]	; 0x44
   5fb50:	cmp	r4, r0
   5fb54:	beq	5c8f4 <fputs@plt+0x4b50c>
   5fb58:	ldr	r0, [sp, #80]	; 0x50
   5fb5c:	bl	808dc <fputs@plt+0x6f4f4>
   5fb60:	cmp	r0, #0
   5fb64:	strbeq	r4, [r5, #68]	; 0x44
   5fb68:	b	5c8f4 <fputs@plt+0x4b50c>
   5fb6c:	cmp	r1, #-2147483648	; 0x80000000
   5fb70:	rsb	r2, r1, #0
   5fb74:	mvneq	r2, #-2147483648	; 0x80000000
   5fb78:	mov	r0, sl
   5fb7c:	mov	r1, #157	; 0x9d
   5fb80:	str	r2, [sp]
   5fb84:	mov	r2, r5
   5fb88:	mov	r3, r4
   5fb8c:	bl	49a20 <fputs@plt+0x38638>
   5fb90:	mov	r0, #0
   5fb94:	mov	r1, #33	; 0x21
   5fb98:	mov	r2, r4
   5fb9c:	mov	r3, #1
   5fba0:	str	r0, [sp]
   5fba4:	mov	r0, sl
   5fba8:	bl	49a20 <fputs@plt+0x38638>
   5fbac:	mov	r0, sl
   5fbb0:	mov	r1, #1
   5fbb4:	bl	4a750 <fputs@plt+0x39368>
   5fbb8:	ldr	r0, [sl]
   5fbbc:	ldrb	r0, [r0, #69]	; 0x45
   5fbc0:	cmp	r0, #0
   5fbc4:	bne	5c8f4 <fputs@plt+0x4b50c>
   5fbc8:	mvn	r1, #0
   5fbcc:	ldr	r0, [sl, #16]
   5fbd0:	mvn	r2, #0
   5fbd4:	mov	r3, #1
   5fbd8:	str	r1, [sp]
   5fbdc:	ldr	r1, [fp, #-80]	; 0xffffffb0
   5fbe0:	bl	1a320 <fputs@plt+0x8f38>
   5fbe4:	b	5c8f4 <fputs@plt+0x4b50c>
   5fbe8:	mov	r5, #2
   5fbec:	ldr	r0, [sp, #88]	; 0x58
   5fbf0:	mov	r1, r5
   5fbf4:	strb	r5, [r0, #72]	; 0x48
   5fbf8:	mov	r0, r4
   5fbfc:	bl	48c7c <fputs@plt+0x37894>
   5fc00:	sub	r4, r5, #1
   5fc04:	cmp	r4, #1
   5fc08:	bhi	5c8f4 <fputs@plt+0x4b50c>
   5fc0c:	cmp	r0, #0
   5fc10:	bne	5c8f4 <fputs@plt+0x4b50c>
   5fc14:	movw	r2, #59752	; 0xe968
   5fc18:	ldr	r5, [sl, #32]
   5fc1c:	mov	r0, sl
   5fc20:	mov	r1, #5
   5fc24:	movt	r2, #8
   5fc28:	bl	1d434 <fputs@plt+0xc04c>
   5fc2c:	add	r1, r5, #4
   5fc30:	str	r4, [r0, #92]	; 0x5c
   5fc34:	str	r6, [r0, #84]	; 0x54
   5fc38:	str	r6, [r0, #24]
   5fc3c:	str	r6, [r0, #4]
   5fc40:	cmp	r6, #1
   5fc44:	str	r1, [r0, #48]	; 0x30
   5fc48:	mov	r0, #1
   5fc4c:	ldr	r1, [sl, #96]	; 0x60
   5fc50:	orr	r1, r1, r0, lsl r6
   5fc54:	str	r1, [sl, #96]	; 0x60
   5fc58:	beq	5c8f4 <fputs@plt+0x4b50c>
   5fc5c:	ldr	r1, [sl]
   5fc60:	mov	r2, r6
   5fc64:	ldr	r1, [r1, #16]
   5fc68:	add	r1, r1, r6, lsl #4
   5fc6c:	ldr	r1, [r1, #4]
   5fc70:	ldrb	r1, [r1, #9]
   5fc74:	cmp	r1, #0
   5fc78:	beq	5c8f4 <fputs@plt+0x4b50c>
   5fc7c:	ldr	r1, [sl, #100]	; 0x64
   5fc80:	lsl	r0, r0, r2
   5fc84:	orr	r0, r1, r0
   5fc88:	str	r0, [sl, #100]	; 0x64
   5fc8c:	b	5c8f4 <fputs@plt+0x4b50c>
   5fc90:	strb	r0, [r1, #4]
   5fc94:	add	r0, r1, #4
   5fc98:	ldrb	r0, [r0]
   5fc9c:	movw	r1, #8142	; 0x1fce
   5fca0:	movt	r1, #9
   5fca4:	cmp	r0, #1
   5fca8:	mov	r0, sl
   5fcac:	moveq	r5, r8
   5fcb0:	mov	r2, r5
   5fcb4:	bl	80710 <fputs@plt+0x6f328>
   5fcb8:	b	5c8f4 <fputs@plt+0x4b50c>
   5fcbc:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   5fcc0:	add	fp, sp, #24
   5fcc4:	sub	sp, sp, #8
   5fcc8:	ldr	r5, [r0]
   5fccc:	mov	r6, r2
   5fcd0:	mov	r7, r1
   5fcd4:	mov	r4, r0
   5fcd8:	bl	49db0 <fputs@plt+0x389c8>
   5fcdc:	cmp	r0, #0
   5fce0:	beq	5fcec <fputs@plt+0x4e904>
   5fce4:	sub	sp, fp, #24
   5fce8:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   5fcec:	cmp	r7, #0
   5fcf0:	beq	5fd5c <fputs@plt+0x4e974>
   5fcf4:	cmp	r6, #0
   5fcf8:	beq	5fd08 <fputs@plt+0x4e920>
   5fcfc:	ldr	r0, [r6]
   5fd00:	cmp	r0, #0
   5fd04:	bne	5fd78 <fputs@plt+0x4e990>
   5fd08:	ldr	r0, [r4]
   5fd0c:	mov	r1, r7
   5fd10:	bl	664dc <fputs@plt+0x550f4>
   5fd14:	cmp	r0, #0
   5fd18:	beq	5fce4 <fputs@plt+0x4e8fc>
   5fd1c:	mov	r8, r0
   5fd20:	add	r0, r5, #364	; 0x16c
   5fd24:	add	r2, sp, #4
   5fd28:	mov	r1, r8
   5fd2c:	bl	46f94 <fputs@plt+0x35bac>
   5fd30:	cmp	r0, #0
   5fd34:	beq	5fd6c <fputs@plt+0x4e984>
   5fd38:	ldr	r0, [r0, #8]
   5fd3c:	cmp	r0, #0
   5fd40:	beq	5fd6c <fputs@plt+0x4e984>
   5fd44:	mov	r0, r4
   5fd48:	mov	r1, r8
   5fd4c:	bl	81dbc <fputs@plt+0x709d4>
   5fd50:	mov	r0, r5
   5fd54:	mov	r1, r8
   5fd58:	b	5fde8 <fputs@plt+0x4ea00>
   5fd5c:	mov	r0, r4
   5fd60:	mov	r1, #0
   5fd64:	bl	81dbc <fputs@plt+0x709d4>
   5fd68:	b	5fce4 <fputs@plt+0x4e8fc>
   5fd6c:	mov	r0, r5
   5fd70:	mov	r1, r8
   5fd74:	bl	13dc4 <fputs@plt+0x29dc>
   5fd78:	mov	r3, sp
   5fd7c:	mov	r0, r4
   5fd80:	mov	r1, r7
   5fd84:	mov	r2, r6
   5fd88:	bl	665d4 <fputs@plt+0x551ec>
   5fd8c:	cmp	r0, #0
   5fd90:	bmi	5fce4 <fputs@plt+0x4e8fc>
   5fd94:	ldr	r1, [sp]
   5fd98:	mov	r6, r0
   5fd9c:	mov	r0, r5
   5fda0:	bl	664dc <fputs@plt+0x550f4>
   5fda4:	cmp	r0, #0
   5fda8:	beq	5fce4 <fputs@plt+0x4e8fc>
   5fdac:	mov	r7, r0
   5fdb0:	ldr	r0, [r5, #16]
   5fdb4:	mov	r1, r7
   5fdb8:	ldr	r8, [r0, r6, lsl #4]
   5fdbc:	mov	r0, r5
   5fdc0:	mov	r2, r8
   5fdc4:	bl	227d4 <fputs@plt+0x113ec>
   5fdc8:	cmp	r0, #0
   5fdcc:	beq	5fdf0 <fputs@plt+0x4ea08>
   5fdd0:	mov	r1, r0
   5fdd4:	mov	r0, r4
   5fdd8:	mov	r2, #0
   5fddc:	bl	81e28 <fputs@plt+0x70a40>
   5fde0:	mov	r0, r5
   5fde4:	mov	r1, r7
   5fde8:	bl	13dc4 <fputs@plt+0x29dc>
   5fdec:	b	5fce4 <fputs@plt+0x4e8fc>
   5fdf0:	mov	r0, r5
   5fdf4:	mov	r1, r7
   5fdf8:	mov	r2, r8
   5fdfc:	bl	46d50 <fputs@plt+0x35968>
   5fe00:	mov	r8, r0
   5fe04:	mov	r0, r5
   5fe08:	mov	r1, r7
   5fe0c:	bl	13dc4 <fputs@plt+0x29dc>
   5fe10:	cmp	r8, #0
   5fe14:	beq	5fe54 <fputs@plt+0x4ea6c>
   5fe18:	ldr	r5, [r4, #416]	; 0x1a0
   5fe1c:	mov	r0, r4
   5fe20:	mov	r1, r6
   5fe24:	bl	65ea8 <fputs@plt+0x54ac0>
   5fe28:	cmp	r5, #0
   5fe2c:	mov	r1, #1
   5fe30:	mvn	r2, #0
   5fe34:	moveq	r5, r4
   5fe38:	ldr	r0, [r5, #336]	; 0x150
   5fe3c:	orr	r0, r0, r1, lsl r6
   5fe40:	mov	r1, r8
   5fe44:	str	r0, [r5, #336]	; 0x150
   5fe48:	mov	r0, r4
   5fe4c:	bl	6b4f8 <fputs@plt+0x5a110>
   5fe50:	b	5fce4 <fputs@plt+0x4e8fc>
   5fe54:	movw	r1, #10492	; 0x28fc
   5fe58:	mov	r0, r4
   5fe5c:	movt	r1, #9
   5fe60:	bl	1d2ec <fputs@plt+0xbf04>
   5fe64:	b	5fce4 <fputs@plt+0x4e8fc>
   5fe68:	push	{r4, r5, r6, r7, fp, lr}
   5fe6c:	add	fp, sp, #16
   5fe70:	sub	sp, sp, #8
   5fe74:	ldr	r5, [r0]
   5fe78:	mov	r7, r2
   5fe7c:	mov	r6, r1
   5fe80:	mov	r4, r0
   5fe84:	bl	49db0 <fputs@plt+0x389c8>
   5fe88:	cmp	r0, #0
   5fe8c:	bne	60008 <fputs@plt+0x4ec20>
   5fe90:	cmp	r6, #0
   5fe94:	beq	5ff0c <fputs@plt+0x4eb24>
   5fe98:	ldr	r0, [r7, #4]
   5fe9c:	cmp	r0, #0
   5fea0:	beq	5ff44 <fputs@plt+0x4eb5c>
   5fea4:	add	r3, sp, #4
   5fea8:	mov	r0, r4
   5feac:	mov	r1, r6
   5feb0:	mov	r2, r7
   5feb4:	bl	665d4 <fputs@plt+0x551ec>
   5feb8:	cmp	r0, #0
   5febc:	bmi	5ffe0 <fputs@plt+0x4ebf8>
   5fec0:	ldr	r1, [r5, #16]
   5fec4:	ldr	r7, [r1, r0, lsl #4]
   5fec8:	ldr	r1, [sp, #4]
   5fecc:	mov	r0, r5
   5fed0:	bl	664dc <fputs@plt+0x550f4>
   5fed4:	cmp	r0, #0
   5fed8:	beq	5ffe0 <fputs@plt+0x4ebf8>
   5fedc:	mov	r6, r0
   5fee0:	mov	r0, r5
   5fee4:	mov	r2, r7
   5fee8:	mov	r1, r6
   5feec:	bl	46d50 <fputs@plt+0x35968>
   5fef0:	cmp	r0, #0
   5fef4:	bne	5ff98 <fputs@plt+0x4ebb0>
   5fef8:	mov	r0, r4
   5fefc:	mov	r1, #0
   5ff00:	mov	r2, r6
   5ff04:	mov	r3, r7
   5ff08:	b	5ffb8 <fputs@plt+0x4ebd0>
   5ff0c:	ldr	r0, [r5, #20]
   5ff10:	cmp	r0, #1
   5ff14:	blt	5ffe0 <fputs@plt+0x4ebf8>
   5ff18:	mov	r6, #0
   5ff1c:	cmp	r6, #1
   5ff20:	beq	5ff34 <fputs@plt+0x4eb4c>
   5ff24:	mov	r0, r4
   5ff28:	mov	r1, r6
   5ff2c:	bl	81f44 <fputs@plt+0x70b5c>
   5ff30:	ldr	r0, [r5, #20]
   5ff34:	add	r6, r6, #1
   5ff38:	cmp	r6, r0
   5ff3c:	blt	5ff1c <fputs@plt+0x4eb34>
   5ff40:	b	5ffe0 <fputs@plt+0x4ebf8>
   5ff44:	mov	r0, r5
   5ff48:	mov	r1, r6
   5ff4c:	bl	666c8 <fputs@plt+0x552e0>
   5ff50:	cmp	r0, #0
   5ff54:	bmi	5ff68 <fputs@plt+0x4eb80>
   5ff58:	mov	r1, r0
   5ff5c:	mov	r0, r4
   5ff60:	bl	81f44 <fputs@plt+0x70b5c>
   5ff64:	b	5ffe0 <fputs@plt+0x4ebf8>
   5ff68:	mov	r0, r5
   5ff6c:	mov	r1, r6
   5ff70:	bl	664dc <fputs@plt+0x550f4>
   5ff74:	cmp	r0, #0
   5ff78:	beq	5ffe0 <fputs@plt+0x4ebf8>
   5ff7c:	mov	r6, r0
   5ff80:	mov	r0, r5
   5ff84:	mov	r2, #0
   5ff88:	mov	r1, r6
   5ff8c:	bl	46d50 <fputs@plt+0x35968>
   5ff90:	cmp	r0, #0
   5ff94:	beq	5ffa8 <fputs@plt+0x4ebc0>
   5ff98:	ldr	r1, [r0, #12]
   5ff9c:	mov	r2, r0
   5ffa0:	mov	r0, r4
   5ffa4:	b	5ffd0 <fputs@plt+0x4ebe8>
   5ffa8:	mov	r0, r4
   5ffac:	mov	r1, #0
   5ffb0:	mov	r2, r6
   5ffb4:	mov	r3, #0
   5ffb8:	bl	1d050 <fputs@plt+0xbc68>
   5ffbc:	cmp	r0, #0
   5ffc0:	beq	5ffd4 <fputs@plt+0x4ebec>
   5ffc4:	mov	r1, r0
   5ffc8:	mov	r0, r4
   5ffcc:	mov	r2, #0
   5ffd0:	bl	82008 <fputs@plt+0x70c20>
   5ffd4:	mov	r0, r5
   5ffd8:	mov	r1, r6
   5ffdc:	bl	13dc4 <fputs@plt+0x29dc>
   5ffe0:	mov	r0, r4
   5ffe4:	bl	60424 <fputs@plt+0x4f03c>
   5ffe8:	cmp	r0, #0
   5ffec:	beq	60008 <fputs@plt+0x4ec20>
   5fff0:	mov	r1, #0
   5fff4:	mov	r2, #0
   5fff8:	mov	r3, #0
   5fffc:	str	r1, [sp]
   60000:	mov	r1, #147	; 0x93
   60004:	bl	49a20 <fputs@plt+0x38638>
   60008:	sub	sp, fp, #16
   6000c:	pop	{r4, r5, r6, r7, fp, pc}
   60010:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   60014:	add	fp, sp, #24
   60018:	sub	sp, sp, #16
   6001c:	ldr	r6, [r0, #488]	; 0x1e8
   60020:	cmp	r6, #0
   60024:	beq	60274 <fputs@plt+0x4ee8c>
   60028:	ldr	r4, [r0]
   6002c:	mov	r7, r1
   60030:	mov	r5, r0
   60034:	bl	83288 <fputs@plt+0x71ea0>
   60038:	mov	r0, #0
   6003c:	str	r0, [r5, #516]	; 0x204
   60040:	ldr	r0, [r6, #48]	; 0x30
   60044:	cmp	r0, #1
   60048:	blt	60274 <fputs@plt+0x4ee8c>
   6004c:	ldrb	r0, [r4, #149]	; 0x95
   60050:	cmp	r0, #0
   60054:	beq	600b0 <fputs@plt+0x4ecc8>
   60058:	ldr	r0, [r6, #64]	; 0x40
   6005c:	ldr	r1, [r6]
   60060:	mov	r2, r6
   60064:	add	r0, r0, #8
   60068:	bl	474b0 <fputs@plt+0x360c8>
   6006c:	cmp	r0, #0
   60070:	beq	60144 <fputs@plt+0x4ed5c>
   60074:	ldrb	r0, [r4, #69]	; 0x45
   60078:	cmp	r0, #0
   6007c:	bne	60274 <fputs@plt+0x4ee8c>
   60080:	ldrb	r0, [r4, #70]	; 0x46
   60084:	cmp	r0, #0
   60088:	bne	60274 <fputs@plt+0x4ee8c>
   6008c:	mov	r0, #1
   60090:	strb	r0, [r4, #69]	; 0x45
   60094:	ldr	r1, [r4, #164]	; 0xa4
   60098:	cmp	r1, #1
   6009c:	strge	r0, [r4, #248]	; 0xf8
   600a0:	ldr	r0, [r4, #256]	; 0x100
   600a4:	add	r0, r0, #1
   600a8:	str	r0, [r4, #256]	; 0x100
   600ac:	b	60274 <fputs@plt+0x4ee8c>
   600b0:	cmp	r7, #0
   600b4:	beq	600cc <fputs@plt+0x4ece4>
   600b8:	ldr	r0, [r5, #500]	; 0x1f4
   600bc:	ldm	r7, {r1, r2}
   600c0:	sub	r0, r1, r0
   600c4:	add	r0, r0, r2
   600c8:	str	r0, [r5, #504]	; 0x1f8
   600cc:	movw	r1, #11824	; 0x2e30
   600d0:	add	r2, r5, #500	; 0x1f4
   600d4:	mov	r0, r4
   600d8:	movt	r1, #9
   600dc:	bl	1d370 <fputs@plt+0xbf88>
   600e0:	ldr	r1, [r6, #64]	; 0x40
   600e4:	mov	r8, r0
   600e8:	cmp	r1, #0
   600ec:	beq	60150 <fputs@plt+0x4ed68>
   600f0:	ldr	r2, [r4, #20]
   600f4:	cmp	r2, #1
   600f8:	blt	6015c <fputs@plt+0x4ed74>
   600fc:	ldr	ip, [r4, #16]
   60100:	mov	r7, #0
   60104:	add	r3, ip, #12
   60108:	ldr	r0, [r3, r7, lsl #4]
   6010c:	cmp	r0, r1
   60110:	beq	60124 <fputs@plt+0x4ed3c>
   60114:	add	r7, r7, #1
   60118:	cmp	r2, r7
   6011c:	bne	60108 <fputs@plt+0x4ed20>
   60120:	mov	r7, r2
   60124:	movw	r0, #65142	; 0xfe76
   60128:	movw	r3, #65161	; 0xfe89
   6012c:	cmp	r7, #1
   60130:	movt	r0, #8
   60134:	movt	r3, #8
   60138:	moveq	r3, r0
   6013c:	add	r0, ip, r7, lsl #4
   60140:	b	60170 <fputs@plt+0x4ed88>
   60144:	mov	r0, #0
   60148:	str	r0, [r5, #488]	; 0x1e8
   6014c:	b	60274 <fputs@plt+0x4ee8c>
   60150:	movw	r7, #48576	; 0xbdc0
   60154:	movt	r7, #65520	; 0xfff0
   60158:	b	60160 <fputs@plt+0x4ed78>
   6015c:	mov	r7, #0
   60160:	ldr	r0, [r4, #16]
   60164:	movw	r3, #65161	; 0xfe89
   60168:	movt	r3, #8
   6016c:	add	r0, r0, r7, lsl #4
   60170:	ldr	r2, [r0]
   60174:	ldr	r0, [r6]
   60178:	ldr	r1, [r5, #392]	; 0x188
   6017c:	str	r0, [sp]
   60180:	stmib	sp, {r0, r8}
   60184:	str	r1, [sp, #12]
   60188:	movw	r1, #11848	; 0x2e48
   6018c:	mov	r0, r5
   60190:	movt	r1, #9
   60194:	bl	669cc <fputs@plt+0x555e4>
   60198:	mov	r0, r4
   6019c:	mov	r1, r8
   601a0:	bl	13dc4 <fputs@plt+0x29dc>
   601a4:	mov	r0, r5
   601a8:	bl	60424 <fputs@plt+0x4f03c>
   601ac:	ldr	r1, [r5]
   601b0:	mov	r8, r0
   601b4:	ldr	r0, [r5, #8]
   601b8:	mov	r2, r7
   601bc:	mov	r3, #1
   601c0:	ldr	r1, [r1, #16]
   601c4:	add	r1, r1, r7, lsl #4
   601c8:	ldr	r1, [r1, #12]
   601cc:	ldr	r1, [r1]
   601d0:	add	r1, r1, #1
   601d4:	str	r1, [sp]
   601d8:	mov	r1, #52	; 0x34
   601dc:	bl	49a20 <fputs@plt+0x38638>
   601e0:	mov	r9, #0
   601e4:	mov	r0, r8
   601e8:	mov	r1, #147	; 0x93
   601ec:	mov	r2, #0
   601f0:	mov	r3, #0
   601f4:	str	r9, [sp]
   601f8:	bl	49a20 <fputs@plt+0x38638>
   601fc:	ldr	r2, [r6]
   60200:	movw	r1, #11936	; 0x2ea0
   60204:	mov	r0, r4
   60208:	movt	r1, #9
   6020c:	bl	1d370 <fputs@plt+0xbf88>
   60210:	mov	r2, r0
   60214:	mov	r0, r8
   60218:	mov	r1, r7
   6021c:	bl	66aa4 <fputs@plt+0x556bc>
   60220:	ldr	r0, [r5, #76]	; 0x4c
   60224:	mov	r1, #97	; 0x61
   60228:	mov	r2, #0
   6022c:	add	r4, r0, #1
   60230:	mov	r0, r8
   60234:	str	r4, [r5, #76]	; 0x4c
   60238:	mov	r3, r4
   6023c:	ldr	r5, [r6]
   60240:	str	r9, [sp]
   60244:	bl	49a20 <fputs@plt+0x38638>
   60248:	mov	r1, r0
   6024c:	mov	r0, r8
   60250:	mov	r2, r5
   60254:	mov	r3, #0
   60258:	bl	1d520 <fputs@plt+0xc138>
   6025c:	mov	r0, r8
   60260:	mov	r1, #150	; 0x96
   60264:	mov	r2, r7
   60268:	mov	r3, r4
   6026c:	str	r9, [sp]
   60270:	bl	49a20 <fputs@plt+0x38638>
   60274:	sub	sp, fp, #24
   60278:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   6027c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   60280:	add	fp, sp, #28
   60284:	push	{r3}		; (str r3, [sp, #-4]!)
   60288:	ldr	sl, [r0]
   6028c:	mov	r4, r1
   60290:	mov	r7, r0
   60294:	mov	r1, r2
   60298:	mov	r0, sl
   6029c:	bl	664dc <fputs@plt+0x550f4>
   602a0:	mov	r6, r0
   602a4:	cmp	r4, #0
   602a8:	cmpne	r6, #0
   602ac:	bne	60328 <fputs@plt+0x4ef40>
   602b0:	cmp	r4, #0
   602b4:	beq	6030c <fputs@plt+0x4ef24>
   602b8:	ldr	r0, [r4]
   602bc:	mov	r1, #24
   602c0:	add	r2, r1, r0, lsl #4
   602c4:	ldr	r0, [sl, #288]	; 0x120
   602c8:	cmp	r0, r4
   602cc:	bhi	602f8 <fputs@plt+0x4ef10>
   602d0:	ldr	r0, [sl, #292]	; 0x124
   602d4:	cmp	r0, r4
   602d8:	bls	602f8 <fputs@plt+0x4ef10>
   602dc:	mov	r0, #260	; 0x104
   602e0:	mov	r1, #0
   602e4:	ldrh	r0, [sl, r0]
   602e8:	subs	r0, r0, r2
   602ec:	sbcs	r0, r1, r2, asr #31
   602f0:	mov	r0, r4
   602f4:	bcs	603b0 <fputs@plt+0x4efc8>
   602f8:	asr	r3, r2, #31
   602fc:	mov	r0, sl
   60300:	mov	r1, r4
   60304:	bl	2397c <fputs@plt+0x12594>
   60308:	b	603b0 <fputs@plt+0x4efc8>
   6030c:	cmp	sl, #0
   60310:	beq	60378 <fputs@plt+0x4ef90>
   60314:	mov	r0, sl
   60318:	mov	r2, #24
   6031c:	mov	r3, #0
   60320:	bl	238e0 <fputs@plt+0x124f8>
   60324:	b	60384 <fputs@plt+0x4ef9c>
   60328:	ldr	r9, [r4]
   6032c:	cmp	r9, #1
   60330:	blt	602b0 <fputs@plt+0x4eec8>
   60334:	add	r5, r4, #8
   60338:	mov	r8, #0
   6033c:	ldr	r1, [r5, r8, lsl #4]
   60340:	mov	r0, r6
   60344:	bl	1606c <fputs@plt+0x4c84>
   60348:	cmp	r0, #0
   6034c:	bne	60368 <fputs@plt+0x4ef80>
   60350:	movw	r1, #11963	; 0x2ebb
   60354:	mov	r0, r7
   60358:	mov	r2, r6
   6035c:	movt	r1, #9
   60360:	bl	1d2ec <fputs@plt+0xbf04>
   60364:	ldr	r9, [r4]
   60368:	add	r8, r8, #1
   6036c:	cmp	r8, r9
   60370:	blt	6033c <fputs@plt+0x4ef54>
   60374:	b	602b0 <fputs@plt+0x4eec8>
   60378:	mov	r0, #24
   6037c:	mov	r1, #0
   60380:	bl	1438c <fputs@plt+0x2fa4>
   60384:	cmp	r0, #0
   60388:	beq	603ac <fputs@plt+0x4efc4>
   6038c:	vmov.i32	q8, #0	; 0x00000000
   60390:	mov	r2, #20
   60394:	mov	r3, r0
   60398:	mov	r1, #0
   6039c:	str	r1, [r0, #16]
   603a0:	vst1.8	{d16-d17}, [r3], r2
   603a4:	str	r1, [r3]
   603a8:	b	603b0 <fputs@plt+0x4efc8>
   603ac:	mov	r0, #0
   603b0:	ldrb	r1, [sl, #69]	; 0x45
   603b4:	ldr	r7, [fp, #8]
   603b8:	cmp	r1, #0
   603bc:	beq	603ec <fputs@plt+0x4f004>
   603c0:	ldr	r1, [sp]
   603c4:	mov	r0, sl
   603c8:	bl	478b8 <fputs@plt+0x364d0>
   603cc:	mov	r0, sl
   603d0:	mov	r1, r7
   603d4:	mov	r2, #1
   603d8:	bl	47938 <fputs@plt+0x36550>
   603dc:	mov	r0, sl
   603e0:	mov	r1, r6
   603e4:	bl	13dc4 <fputs@plt+0x29dc>
   603e8:	b	60418 <fputs@plt+0x4f030>
   603ec:	ldr	r1, [r0]
   603f0:	mov	r4, r0
   603f4:	mov	r3, #0
   603f8:	add	r2, r0, r1, lsl #4
   603fc:	add	r1, r1, #1
   60400:	str	r6, [r2, #8]
   60404:	ldr	r6, [sp]
   60408:	str	r6, [r2, #12]
   6040c:	str	r7, [r2, #16]
   60410:	str	r3, [r2, #20]
   60414:	str	r1, [r0]
   60418:	mov	r0, r4
   6041c:	sub	sp, fp, #28
   60420:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   60424:	push	{r4, r5, fp, lr}
   60428:	add	fp, sp, #8
   6042c:	sub	sp, sp, #8
   60430:	ldr	r4, [r0, #8]
   60434:	cmp	r4, #0
   60438:	bne	60490 <fputs@plt+0x4f0a8>
   6043c:	mov	r5, r0
   60440:	bl	1d3a4 <fputs@plt+0xbfbc>
   60444:	mov	r4, r0
   60448:	cmp	r0, #0
   6044c:	str	r0, [r5, #8]
   60450:	beq	60470 <fputs@plt+0x4f088>
   60454:	mov	r0, #0
   60458:	mov	r1, #158	; 0x9e
   6045c:	mov	r2, #0
   60460:	mov	r3, #0
   60464:	str	r0, [sp]
   60468:	mov	r0, r4
   6046c:	bl	49a20 <fputs@plt+0x38638>
   60470:	ldr	r0, [r5, #416]	; 0x1a0
   60474:	cmp	r0, #0
   60478:	bne	60490 <fputs@plt+0x4f0a8>
   6047c:	ldr	r0, [r5]
   60480:	ldrb	r0, [r0, #64]	; 0x40
   60484:	tst	r0, #8
   60488:	moveq	r0, #1
   6048c:	strbeq	r0, [r5, #23]
   60490:	mov	r0, r4
   60494:	sub	sp, fp, #8
   60498:	pop	{r4, r5, fp, pc}
   6049c:	ldr	r3, [r0, #24]
   604a0:	mov	r2, r1
   604a4:	ldr	r1, [r0, #32]
   604a8:	ldr	r3, [r3, #96]	; 0x60
   604ac:	sub	r1, r1, #1
   604b0:	cmp	r1, r3
   604b4:	ble	604d0 <fputs@plt+0x4f0e8>
   604b8:	ldr	ip, [r0, #4]
   604bc:	add	r3, r1, r1, lsl #2
   604c0:	ldrb	r3, [ip, r3, lsl #2]
   604c4:	cmp	r3, r2
   604c8:	bne	604d0 <fputs@plt+0x4f0e8>
   604cc:	b	60558 <fputs@plt+0x4f170>
   604d0:	mov	r0, #0
   604d4:	bx	lr
   604d8:	push	{r4, r5, fp, lr}
   604dc:	add	fp, sp, #8
   604e0:	sub	sp, sp, #8
   604e4:	mov	r4, r2
   604e8:	mov	r5, r0
   604ec:	cmp	r1, #0
   604f0:	beq	60518 <fputs@plt+0x4f130>
   604f4:	ldrb	r0, [r1]
   604f8:	cmp	r0, #157	; 0x9d
   604fc:	bne	60518 <fputs@plt+0x4f130>
   60500:	ldr	r2, [r1, #28]
   60504:	ldr	r0, [r5, #8]
   60508:	mov	r1, #0
   6050c:	str	r1, [sp]
   60510:	mov	r1, #30
   60514:	b	60548 <fputs@plt+0x4f160>
   60518:	mov	r0, r5
   6051c:	mov	r2, r4
   60520:	bl	60d20 <fputs@plt+0x4f938>
   60524:	cmp	r0, r4
   60528:	beq	60550 <fputs@plt+0x4f168>
   6052c:	mov	r2, r0
   60530:	ldr	r0, [r5, #8]
   60534:	cmp	r0, #0
   60538:	beq	60550 <fputs@plt+0x4f168>
   6053c:	mov	r1, #0
   60540:	str	r1, [sp]
   60544:	mov	r1, #31
   60548:	mov	r3, r4
   6054c:	bl	49a20 <fputs@plt+0x38638>
   60550:	sub	sp, fp, #8
   60554:	pop	{r4, r5, fp, pc}
   60558:	push	{r4, sl, fp, lr}
   6055c:	add	fp, sp, #8
   60560:	mov	ip, r0
   60564:	ldr	r0, [r0]
   60568:	mov	r3, #0
   6056c:	ldrb	r2, [r0, #69]	; 0x45
   60570:	cmp	r2, #0
   60574:	bne	605a4 <fputs@plt+0x4f1bc>
   60578:	ldr	r2, [ip, #4]
   6057c:	add	r1, r1, r1, lsl #2
   60580:	add	r4, r2, r1, lsl #2
   60584:	ldr	r2, [r4, #16]
   60588:	ldrsb	r1, [r4, #1]
   6058c:	bl	31bb4 <fputs@plt+0x207cc>
   60590:	mov	r0, #0
   60594:	mov	r3, #1
   60598:	str	r0, [r4, #16]
   6059c:	mov	r0, #160	; 0xa0
   605a0:	strh	r0, [r4]
   605a4:	mov	r0, r3
   605a8:	pop	{r4, sl, fp, pc}
   605ac:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   605b0:	add	fp, sp, #28
   605b4:	sub	sp, sp, #4
   605b8:	mov	r5, r3
   605bc:	mov	r7, r2
   605c0:	mov	r8, r1
   605c4:	mov	r6, r0
   605c8:	bl	60424 <fputs@plt+0x4f03c>
   605cc:	mov	sl, r0
   605d0:	ldr	r0, [r5]
   605d4:	ldr	r2, [r5, #28]
   605d8:	mov	r1, r7
   605dc:	str	r0, [sp]
   605e0:	ldr	r4, [fp, #8]
   605e4:	sub	r0, r4, #55	; 0x37
   605e8:	clz	r0, r0
   605ec:	lsr	r3, r0, #5
   605f0:	mov	r0, r6
   605f4:	bl	606a4 <fputs@plt+0x4f2bc>
   605f8:	ldrb	r0, [r5, #42]	; 0x2a
   605fc:	tst	r0, #32
   60600:	bne	60634 <fputs@plt+0x4f24c>
   60604:	ldr	r3, [r5, #28]
   60608:	ldrsh	r6, [r5, #34]	; 0x22
   6060c:	mov	r0, sl
   60610:	mov	r1, r4
   60614:	mov	r2, r8
   60618:	str	r7, [sp]
   6061c:	bl	49a20 <fputs@plt+0x38638>
   60620:	mov	r1, r0
   60624:	mov	r0, sl
   60628:	mov	r2, r6
   6062c:	mvn	r3, #13
   60630:	b	60698 <fputs@plt+0x4f2b0>
   60634:	ldr	r0, [r5, #8]
   60638:	mov	r9, #0
   6063c:	cmp	r0, #0
   60640:	beq	60660 <fputs@plt+0x4f278>
   60644:	ldrb	r1, [r0, #55]	; 0x37
   60648:	and	r1, r1, #3
   6064c:	cmp	r1, #2
   60650:	beq	6065c <fputs@plt+0x4f274>
   60654:	ldr	r0, [r0, #20]
   60658:	b	6063c <fputs@plt+0x4f254>
   6065c:	mov	r9, r0
   60660:	ldr	r3, [r9, #44]	; 0x2c
   60664:	mov	r0, sl
   60668:	mov	r1, r4
   6066c:	mov	r2, r8
   60670:	str	r7, [sp]
   60674:	bl	49a20 <fputs@plt+0x38638>
   60678:	ldr	r4, [r6, #8]
   6067c:	mov	r0, r6
   60680:	mov	r1, r9
   60684:	bl	607ac <fputs@plt+0x4f3c4>
   60688:	mov	r2, r0
   6068c:	mov	r0, r4
   60690:	mvn	r1, #0
   60694:	mvn	r3, #5
   60698:	sub	sp, fp, #28
   6069c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   606a0:	b	1d520 <fputs@plt+0xc138>
   606a4:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   606a8:	add	fp, sp, #24
   606ac:	ldr	r7, [r0, #416]	; 0x1a0
   606b0:	mov	r8, r3
   606b4:	mov	r5, r2
   606b8:	mov	r6, r1
   606bc:	cmp	r7, #0
   606c0:	moveq	r7, r0
   606c4:	ldr	r0, [r7, #404]	; 0x194
   606c8:	cmp	r0, #0
   606cc:	ble	60704 <fputs@plt+0x4f31c>
   606d0:	ldr	r1, [r7, #408]	; 0x198
   606d4:	mov	r2, #0
   606d8:	ldr	r3, [r1, r2, lsl #4]
   606dc:	cmp	r3, r6
   606e0:	bne	606f4 <fputs@plt+0x4f30c>
   606e4:	add	r3, r1, r2, lsl #4
   606e8:	ldr	r4, [r3, #4]
   606ec:	cmp	r4, r5
   606f0:	beq	60774 <fputs@plt+0x4f38c>
   606f4:	add	r2, r2, #1
   606f8:	cmp	r2, r0
   606fc:	blt	606d8 <fputs@plt+0x4f2f0>
   60700:	b	60708 <fputs@plt+0x4f320>
   60704:	ldr	r1, [r7, #408]	; 0x198
   60708:	mov	r2, #16
   6070c:	add	r2, r2, r0, lsl #4
   60710:	ldr	r0, [r7]
   60714:	asr	r3, r2, #31
   60718:	bl	33af0 <fputs@plt+0x22708>
   6071c:	cmp	r0, #0
   60720:	str	r0, [r7, #408]	; 0x198
   60724:	beq	6074c <fputs@plt+0x4f364>
   60728:	ldr	r2, [r7, #404]	; 0x194
   6072c:	ldr	r1, [fp, #8]
   60730:	add	r3, r2, #1
   60734:	str	r3, [r7, #404]	; 0x194
   60738:	str	r6, [r0, r2, lsl #4]!
   6073c:	str	r1, [r0, #12]
   60740:	strb	r8, [r0, #8]
   60744:	str	r5, [r0, #4]
   60748:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   6074c:	mov	r0, #0
   60750:	str	r0, [r7, #404]	; 0x194
   60754:	ldr	r0, [r7]
   60758:	ldrb	r1, [r0, #69]	; 0x45
   6075c:	cmp	r1, #0
   60760:	popne	{r4, r5, r6, r7, r8, sl, fp, pc}
   60764:	ldrb	r1, [r0, #70]	; 0x46
   60768:	cmp	r1, #0
   6076c:	beq	60788 <fputs@plt+0x4f3a0>
   60770:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   60774:	ldrb	r0, [r3, #8]
   60778:	orrs	r0, r0, r8
   6077c:	movwne	r0, #1
   60780:	strb	r0, [r3, #8]
   60784:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   60788:	mov	r1, #1
   6078c:	strb	r1, [r0, #69]	; 0x45
   60790:	ldr	r2, [r0, #164]	; 0xa4
   60794:	cmp	r2, #1
   60798:	strge	r1, [r0, #248]	; 0xf8
   6079c:	ldr	r1, [r0, #256]	; 0x100
   607a0:	add	r1, r1, #1
   607a4:	str	r1, [r0, #256]	; 0x100
   607a8:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   607ac:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   607b0:	add	fp, sp, #28
   607b4:	sub	sp, sp, #4
   607b8:	mov	r9, r0
   607bc:	ldr	r0, [r0, #68]	; 0x44
   607c0:	mov	r5, #0
   607c4:	cmp	r0, #0
   607c8:	beq	607d8 <fputs@plt+0x4f3f0>
   607cc:	mov	r0, r5
   607d0:	sub	sp, fp, #28
   607d4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   607d8:	mov	r6, r1
   607dc:	ldrh	sl, [r1, #52]	; 0x34
   607e0:	ldrb	r1, [r1, #55]	; 0x37
   607e4:	ldr	r0, [r9]
   607e8:	tst	r1, #8
   607ec:	bne	607fc <fputs@plt+0x4f414>
   607f0:	mov	r1, sl
   607f4:	mov	r2, #0
   607f8:	b	60804 <fputs@plt+0x4f41c>
   607fc:	ldrh	r1, [r6, #50]	; 0x32
   60800:	sub	r2, sl, r1
   60804:	bl	60894 <fputs@plt+0x4f4ac>
   60808:	mov	r4, r0
   6080c:	cmp	r0, #0
   60810:	beq	607cc <fputs@plt+0x4f3e4>
   60814:	cmp	sl, #0
   60818:	beq	60864 <fputs@plt+0x4f47c>
   6081c:	movw	r8, #49744	; 0xc250
   60820:	add	r5, r4, #20
   60824:	mov	r7, #0
   60828:	movt	r8, #8
   6082c:	ldr	r0, [r6, #32]
   60830:	ldr	r1, [r0, r7, lsl #2]
   60834:	mov	r0, #0
   60838:	cmp	r1, r8
   6083c:	movne	r0, r9
   60840:	blne	60944 <fputs@plt+0x4f55c>
   60844:	str	r0, [r5, r7, lsl #2]
   60848:	ldr	r0, [r6, #28]
   6084c:	ldr	r1, [r4, #16]
   60850:	ldrb	r0, [r0, r7]
   60854:	strb	r0, [r1, r7]
   60858:	add	r7, r7, #1
   6085c:	cmp	sl, r7
   60860:	bne	6082c <fputs@plt+0x4f444>
   60864:	ldr	r0, [r9, #68]	; 0x44
   60868:	cmp	r0, #0
   6086c:	beq	6088c <fputs@plt+0x4f4a4>
   60870:	ldr	r0, [r4]
   60874:	subs	r0, r0, #1
   60878:	str	r0, [r4]
   6087c:	moveq	r0, r4
   60880:	bleq	144bc <fputs@plt+0x30d4>
   60884:	mov	r5, #0
   60888:	b	607cc <fputs@plt+0x4f3e4>
   6088c:	mov	r5, r4
   60890:	b	607cc <fputs@plt+0x4f3e4>
   60894:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   60898:	add	fp, sp, #24
   6089c:	add	r6, r2, r1
   608a0:	mov	r7, r1
   608a4:	mov	r8, r0
   608a8:	mov	r1, #0
   608ac:	mov	r5, r2
   608b0:	add	r9, r6, r6, lsl #2
   608b4:	add	r0, r9, #24
   608b8:	bl	1438c <fputs@plt+0x2fa4>
   608bc:	mov	r4, r0
   608c0:	cmp	r0, #0
   608c4:	beq	60904 <fputs@plt+0x4f51c>
   608c8:	add	r0, r4, r6, lsl #2
   608cc:	strh	r5, [r4, #8]
   608d0:	strh	r7, [r4, #6]
   608d4:	mov	r1, #1
   608d8:	mov	r2, r9
   608dc:	add	r0, r0, #20
   608e0:	str	r0, [r4, #16]
   608e4:	ldrb	r0, [r8, #66]	; 0x42
   608e8:	str	r8, [r4, #12]
   608ec:	str	r1, [r4]
   608f0:	mov	r1, #0
   608f4:	strb	r0, [r4, #4]
   608f8:	add	r0, r4, #24
   608fc:	bl	1119c <memset@plt>
   60900:	b	6093c <fputs@plt+0x4f554>
   60904:	ldrb	r0, [r8, #69]	; 0x45
   60908:	cmp	r0, #0
   6090c:	bne	6093c <fputs@plt+0x4f554>
   60910:	ldrb	r0, [r8, #70]	; 0x46
   60914:	cmp	r0, #0
   60918:	bne	6093c <fputs@plt+0x4f554>
   6091c:	mov	r0, #1
   60920:	strb	r0, [r8, #69]	; 0x45
   60924:	ldr	r1, [r8, #164]	; 0xa4
   60928:	cmp	r1, #1
   6092c:	strge	r0, [r8, #248]	; 0xf8
   60930:	ldr	r0, [r8, #256]	; 0x100
   60934:	add	r0, r0, #1
   60938:	str	r0, [r8, #256]	; 0x100
   6093c:	mov	r0, r4
   60940:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   60944:	push	{r4, r5, r6, r7, fp, lr}
   60948:	add	fp, sp, #16
   6094c:	mov	r5, r0
   60950:	ldr	r0, [r0]
   60954:	mov	r4, r1
   60958:	mov	r2, r4
   6095c:	ldrb	r6, [r0, #66]	; 0x42
   60960:	ldrb	r7, [r0, #149]	; 0x95
   60964:	mov	r1, r6
   60968:	mov	r3, r7
   6096c:	bl	609ac <fputs@plt+0x4f5c4>
   60970:	mov	r2, r0
   60974:	cmp	r7, #0
   60978:	beq	60984 <fputs@plt+0x4f59c>
   6097c:	mov	r0, r2
   60980:	pop	{r4, r5, r6, r7, fp, pc}
   60984:	cmp	r2, #0
   60988:	beq	60998 <fputs@plt+0x4f5b0>
   6098c:	ldr	r0, [r2, #12]
   60990:	cmp	r0, #0
   60994:	bne	6097c <fputs@plt+0x4f594>
   60998:	mov	r0, r5
   6099c:	mov	r1, r6
   609a0:	mov	r3, r4
   609a4:	pop	{r4, r5, r6, r7, fp, lr}
   609a8:	b	60b2c <fputs@plt+0x4f744>
   609ac:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   609b0:	add	fp, sp, #28
   609b4:	sub	sp, sp, #4
   609b8:	mov	r8, r1
   609bc:	mov	r4, r0
   609c0:	cmp	r2, #0
   609c4:	beq	609fc <fputs@plt+0x4f614>
   609c8:	mov	r6, r2
   609cc:	add	r9, r4, #364	; 0x16c
   609d0:	mov	r2, sp
   609d4:	mov	r7, r3
   609d8:	mov	r0, r9
   609dc:	mov	r1, r6
   609e0:	bl	46f94 <fputs@plt+0x35bac>
   609e4:	cmp	r0, #0
   609e8:	beq	60a04 <fputs@plt+0x4f61c>
   609ec:	ldr	r5, [r0, #8]
   609f0:	clz	r0, r5
   609f4:	lsr	r0, r0, #5
   609f8:	b	60a0c <fputs@plt+0x4f624>
   609fc:	ldr	r5, [r4, #8]
   60a00:	b	60a18 <fputs@plt+0x4f630>
   60a04:	mov	r0, #1
   60a08:	mov	r5, #0
   60a0c:	cmp	r7, #0
   60a10:	cmpne	r0, #0
   60a14:	bne	60a30 <fputs@plt+0x4f648>
   60a18:	cmp	r5, #0
   60a1c:	beq	60b20 <fputs@plt+0x4f738>
   60a20:	add	r0, r8, r8, lsl #2
   60a24:	add	r0, r5, r0, lsl #2
   60a28:	sub	r0, r0, #20
   60a2c:	b	60b24 <fputs@plt+0x4f73c>
   60a30:	mov	r0, r6
   60a34:	bl	11220 <strlen@plt>
   60a38:	bic	sl, r0, #-1073741824	; 0xc0000000
   60a3c:	cmp	r4, #0
   60a40:	add	r7, sl, #61	; 0x3d
   60a44:	beq	60a5c <fputs@plt+0x4f674>
   60a48:	mov	r0, r4
   60a4c:	mov	r2, r7
   60a50:	mov	r3, #0
   60a54:	bl	238e0 <fputs@plt+0x124f8>
   60a58:	b	60a68 <fputs@plt+0x4f680>
   60a5c:	mov	r0, r7
   60a60:	mov	r1, #0
   60a64:	bl	1438c <fputs@plt+0x2fa4>
   60a68:	mov	r5, r0
   60a6c:	cmp	r0, #0
   60a70:	beq	60b20 <fputs@plt+0x4f738>
   60a74:	mov	r0, r5
   60a78:	mov	r1, #0
   60a7c:	mov	r2, r7
   60a80:	bl	1119c <memset@plt>
   60a84:	mov	r0, #3
   60a88:	add	r7, r5, #60	; 0x3c
   60a8c:	mov	r1, r6
   60a90:	mov	r2, sl
   60a94:	strb	r0, [r5, #44]	; 0x2c
   60a98:	mov	r0, #2
   60a9c:	str	r7, [r5, #40]	; 0x28
   60aa0:	strb	r0, [r5, #24]
   60aa4:	mov	r0, #1
   60aa8:	str	r7, [r5, #20]
   60aac:	strb	r0, [r5, #4]
   60ab0:	mov	r0, r7
   60ab4:	str	r7, [r5]
   60ab8:	bl	11244 <memcpy@plt>
   60abc:	mov	r0, #0
   60ac0:	mov	r1, r7
   60ac4:	mov	r2, r5
   60ac8:	strb	r0, [r7, sl]
   60acc:	mov	r0, r9
   60ad0:	bl	474b0 <fputs@plt+0x360c8>
   60ad4:	cmp	r0, #0
   60ad8:	beq	60a18 <fputs@plt+0x4f630>
   60adc:	mov	r1, r0
   60ae0:	ldrb	r0, [r4, #69]	; 0x45
   60ae4:	cmp	r0, #0
   60ae8:	bne	60b18 <fputs@plt+0x4f730>
   60aec:	ldrb	r0, [r4, #70]	; 0x46
   60af0:	cmp	r0, #0
   60af4:	bne	60b18 <fputs@plt+0x4f730>
   60af8:	mov	r0, #1
   60afc:	strb	r0, [r4, #69]	; 0x45
   60b00:	ldr	r2, [r4, #164]	; 0xa4
   60b04:	cmp	r2, #1
   60b08:	strge	r0, [r4, #248]	; 0xf8
   60b0c:	ldr	r0, [r4, #256]	; 0x100
   60b10:	add	r0, r0, #1
   60b14:	str	r0, [r4, #256]	; 0x100
   60b18:	mov	r0, r4
   60b1c:	bl	13dc4 <fputs@plt+0x29dc>
   60b20:	mov	r0, #0
   60b24:	sub	sp, fp, #28
   60b28:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   60b2c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   60b30:	add	fp, sp, #28
   60b34:	sub	sp, sp, #12
   60b38:	ldr	r6, [r0]
   60b3c:	mov	r9, r3
   60b40:	mov	r5, r2
   60b44:	mov	r7, r1
   60b48:	mov	r4, r0
   60b4c:	cmp	r2, #0
   60b50:	bne	60b74 <fputs@plt+0x4f78c>
   60b54:	mov	r0, r6
   60b58:	mov	r1, r7
   60b5c:	mov	r2, r9
   60b60:	mov	r3, #0
   60b64:	bl	609ac <fputs@plt+0x4f5c4>
   60b68:	mov	r5, r0
   60b6c:	cmp	r0, #0
   60b70:	beq	60b80 <fputs@plt+0x4f798>
   60b74:	ldr	r0, [r5, #12]
   60b78:	cmp	r0, #0
   60b7c:	bne	60d14 <fputs@plt+0x4f92c>
   60b80:	ldr	r0, [r6, #228]	; 0xe4
   60b84:	str	r4, [sp, #8]
   60b88:	cmp	r0, #0
   60b8c:	beq	60bcc <fputs@plt+0x4f7e4>
   60b90:	mov	r0, r6
   60b94:	mov	r1, r9
   60b98:	bl	1b71c <fputs@plt+0xa334>
   60b9c:	cmp	r0, #0
   60ba0:	beq	60c78 <fputs@plt+0x4f890>
   60ba4:	mov	r4, r0
   60ba8:	ldr	r5, [r6, #228]	; 0xe4
   60bac:	ldr	r0, [r6, #236]	; 0xec
   60bb0:	mov	r1, r6
   60bb4:	mov	r2, r7
   60bb8:	mov	r3, r4
   60bbc:	blx	r5
   60bc0:	mov	r0, r6
   60bc4:	mov	r1, r4
   60bc8:	bl	13dc4 <fputs@plt+0x29dc>
   60bcc:	ldr	r0, [r6, #232]	; 0xe8
   60bd0:	cmp	r0, #0
   60bd4:	beq	60c78 <fputs@plt+0x4f890>
   60bd8:	mov	r0, r6
   60bdc:	mov	r2, #40	; 0x28
   60be0:	mov	r3, #0
   60be4:	mov	r4, #0
   60be8:	bl	238e0 <fputs@plt+0x124f8>
   60bec:	cmp	r0, #0
   60bf0:	beq	60c40 <fputs@plt+0x4f858>
   60bf4:	vmov.i32	q8, #0	; 0x00000000
   60bf8:	mov	r5, r0
   60bfc:	str	r6, [r0, #32]
   60c00:	mov	r0, #36	; 0x24
   60c04:	mvn	r2, #0
   60c08:	mov	r3, #1
   60c0c:	mov	r1, r5
   60c10:	vst1.8	{d16-d17}, [r1], r0
   60c14:	mov	r0, #0
   60c18:	str	r0, [r1]
   60c1c:	add	r1, r5, #16
   60c20:	vst1.8	{d16-d17}, [r1]
   60c24:	mov	r1, #1
   60c28:	strh	r1, [r5, #8]
   60c2c:	str	r0, [sp]
   60c30:	mov	r0, r5
   60c34:	mov	r1, r9
   60c38:	bl	1a320 <fputs@plt+0x8f38>
   60c3c:	mov	r4, r5
   60c40:	mov	r0, r4
   60c44:	mov	r1, #2
   60c48:	bl	19f2c <fputs@plt+0x8b44>
   60c4c:	cmp	r0, #0
   60c50:	beq	60c70 <fputs@plt+0x4f888>
   60c54:	ldr	r1, [r6, #236]	; 0xec
   60c58:	ldrb	r2, [r6, #66]	; 0x42
   60c5c:	ldr	r8, [r6, #232]	; 0xe8
   60c60:	mov	r3, r0
   60c64:	mov	r0, r1
   60c68:	mov	r1, r6
   60c6c:	blx	r8
   60c70:	mov	r0, r4
   60c74:	bl	1a120 <fputs@plt+0x8d38>
   60c78:	mov	r0, r6
   60c7c:	mov	r1, r7
   60c80:	mov	r2, r9
   60c84:	mov	r3, #0
   60c88:	mov	r5, #0
   60c8c:	bl	609ac <fputs@plt+0x4f5c4>
   60c90:	cmp	r0, #0
   60c94:	beq	60ce4 <fputs@plt+0x4f8fc>
   60c98:	mov	sl, r0
   60c9c:	ldr	r0, [r0, #12]
   60ca0:	cmp	r0, #0
   60ca4:	bne	60d10 <fputs@plt+0x4f928>
   60ca8:	ldr	r4, [sl]
   60cac:	movw	r8, #58844	; 0xe5dc
   60cb0:	mov	r7, #0
   60cb4:	movt	r8, #8
   60cb8:	ldrb	r1, [r8, -r7]
   60cbc:	mov	r0, r6
   60cc0:	mov	r2, r4
   60cc4:	mov	r3, #0
   60cc8:	bl	609ac <fputs@plt+0x4f5c4>
   60ccc:	ldr	r1, [r0, #12]
   60cd0:	cmp	r1, #0
   60cd4:	bne	60cfc <fputs@plt+0x4f914>
   60cd8:	sub	r7, r7, #1
   60cdc:	cmn	r7, #3
   60ce0:	bne	60cb8 <fputs@plt+0x4f8d0>
   60ce4:	ldr	r0, [sp, #8]
   60ce8:	movw	r1, #2856	; 0xb28
   60cec:	mov	r2, r9
   60cf0:	movt	r1, #9
   60cf4:	bl	1d2ec <fputs@plt+0xbf04>
   60cf8:	b	60d14 <fputs@plt+0x4f92c>
   60cfc:	vld1.32	{d16-d17}, [r0]
   60d00:	mov	r0, sl
   60d04:	mov	r1, #0
   60d08:	vst1.32	{d16-d17}, [r0]!
   60d0c:	str	r1, [r0]
   60d10:	mov	r5, sl
   60d14:	mov	r0, r5
   60d18:	sub	sp, fp, #28
   60d1c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   60d20:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   60d24:	add	fp, sp, #28
   60d28:	sub	sp, sp, #156	; 0x9c
   60d2c:	ldr	r9, [r0, #8]
   60d30:	mov	r6, #0
   60d34:	str	r6, [fp, #-32]	; 0xffffffe0
   60d38:	str	r6, [fp, #-36]	; 0xffffffdc
   60d3c:	cmp	r9, #0
   60d40:	beq	61018 <fputs@plt+0x4fc30>
   60d44:	mov	r4, r2
   60d48:	mov	r7, r1
   60d4c:	mov	sl, r0
   60d50:	cmp	r1, #0
   60d54:	beq	60f50 <fputs@plt+0x4fb68>
   60d58:	ldrb	r5, [r7]
   60d5c:	cmp	r5, #56	; 0x38
   60d60:	ble	6106c <fputs@plt+0x4fc84>
   60d64:	sub	r0, r5, #57	; 0x39
   60d68:	cmp	r0, #102	; 0x66
   60d6c:	bhi	61648 <fputs@plt+0x50260>
   60d70:	add	r1, pc, #0
   60d74:	ldr	pc, [r1, r0, lsl #2]
   60d78:	andeq	r1, r6, ip, asr r2
   60d7c:	andeq	r1, r6, r8, asr #12
   60d80:	andeq	r1, r6, r8, asr #12
   60d84:	andeq	r1, r6, r8, asr #12
   60d88:	andeq	r1, r6, r8, asr #12
   60d8c:			; <UNDEFINED> instruction: 0x000612b0
   60d90:	andeq	r1, r6, r8, asr #12
   60d94:	andeq	r1, r6, r8, asr #12
   60d98:	andeq	r1, r6, r8, asr #12
   60d9c:	andeq	r1, r6, r8, asr #12
   60da0:	andeq	r1, r6, r8, asr #12
   60da4:	andeq	r1, r6, r8, asr #12
   60da8:	andeq	r1, r6, r8, asr #12
   60dac:	andeq	r1, r6, r8, asr #12
   60db0:	andeq	r0, r6, r4, lsl pc
   60db4:	andeq	r0, r6, r4, lsl pc
   60db8:	andeq	r1, r6, r4, asr #2
   60dbc:	andeq	r1, r6, r0, lsr #6
   60dc0:	muleq	r6, r4, r3
   60dc4:	muleq	r6, r8, r1
   60dc8:	muleq	r6, r8, r1
   60dcc:	andeq	r1, r6, r4, lsr #32
   60dd0:	andeq	r1, r6, r4, lsr #32
   60dd4:	andeq	r1, r6, r4, lsr #32
   60dd8:	andeq	r1, r6, r4, lsr #32
   60ddc:	andeq	r1, r6, r4, lsr #32
   60de0:	andeq	r1, r6, r4, lsr #32
   60de4:	andeq	r1, r6, r8, asr #12
   60de8:	andeq	r0, r6, r4, lsl pc
   60dec:	andeq	r0, r6, r4, lsl pc
   60df0:	andeq	r0, r6, r4, lsl pc
   60df4:	andeq	r0, r6, r4, lsl pc
   60df8:	andeq	r0, r6, r4, lsl pc
   60dfc:	andeq	r0, r6, r4, lsl pc
   60e00:	andeq	r0, r6, r4, lsl pc
   60e04:	andeq	r0, r6, r4, lsl pc
   60e08:	andeq	r0, r6, r4, lsl pc
   60e0c:	andeq	r0, r6, r4, lsl pc
   60e10:	andeq	r1, r6, r0, lsr r1
   60e14:	andeq	r1, r6, r4, lsr #4
   60e18:	andeq	r1, r6, ip, asr #8
   60e1c:	andeq	r1, r6, r8, asr #12
   60e20:	andeq	r1, r6, r8, asr #12
   60e24:	andeq	r1, r6, r8, asr #12
   60e28:	andeq	r0, r6, r0, asr pc
   60e2c:	andeq	r1, r6, r8, asr #12
   60e30:	andeq	r1, r6, r8, asr #12
   60e34:	andeq	r1, r6, r8, asr #12
   60e38:	andeq	r1, r6, r8, asr #12
   60e3c:	andeq	r1, r6, r8, asr #12
   60e40:	andeq	r1, r6, r8, asr #12
   60e44:	andeq	r1, r6, r8, asr #12
   60e48:	andeq	r1, r6, r8, asr #12
   60e4c:	andeq	r1, r6, r8, asr #12
   60e50:	andeq	r1, r6, r8, asr #12
   60e54:	andeq	r1, r6, r8, asr #12
   60e58:	andeq	r1, r6, r8, asr #12
   60e5c:	andeq	r1, r6, r8, asr #12
   60e60:	andeq	r1, r6, r8, asr #12
   60e64:	andeq	r1, r6, r8, asr #12
   60e68:	andeq	r1, r6, r8, asr #12
   60e6c:	andeq	r1, r6, r8, asr #12
   60e70:	andeq	r1, r6, r4, asr #4
   60e74:	andeq	r1, r6, r8, asr #12
   60e78:	andeq	r1, r6, r8, asr #12
   60e7c:	andeq	r1, r6, r8, asr #12
   60e80:	andeq	r1, r6, r8, asr #12
   60e84:	andeq	r1, r6, r8, asr #12
   60e88:	andeq	r1, r6, r8, asr #12
   60e8c:	andeq	r1, r6, r8, asr #12
   60e90:	andeq	r1, r6, r8, asr #12
   60e94:	andeq	r1, r6, r8, asr #12
   60e98:	andeq	r1, r6, r8, asr #12
   60e9c:	andeq	r1, r6, r8, asr #12
   60ea0:	andeq	r1, r6, r8, asr #12
   60ea4:	andeq	r1, r6, r0, lsl #9
   60ea8:	muleq	r6, r0, r4
   60eac:	andeq	r1, r6, r0, lsr #9
   60eb0:	andeq	r1, r6, r4, lsl #10
   60eb4:	andeq	r1, r6, r8, asr #12
   60eb8:	andeq	r1, r6, r8, asr #12
   60ebc:	andeq	r1, r6, r8, asr #12
   60ec0:	andeq	r1, r6, r8, asr #12
   60ec4:	andeq	r1, r6, r8, asr #12
   60ec8:	andeq	r1, r6, r8, asr #12
   60ecc:	andeq	r1, r6, r8, asr #12
   60ed0:	andeq	r1, r6, r8, asr #12
   60ed4:	andeq	r1, r6, r8, asr #12
   60ed8:	andeq	r1, r6, r8, asr #12
   60edc:	andeq	r1, r6, r8, asr #12
   60ee0:	andeq	r1, r6, r8, asr #12
   60ee4:	andeq	r1, r6, r4, asr #2
   60ee8:	andeq	r1, r6, r8, asr #12
   60eec:	andeq	r1, r6, r8, asr #12
   60ef0:	andeq	r1, r6, r4, asr r5
   60ef4:	andeq	r1, r6, r4, ror #11
   60ef8:	andeq	r1, r6, r4, lsl #11
   60efc:	andeq	r1, r6, r4, lsr #11
   60f00:	andeq	r1, r6, r4, lsl r6
   60f04:	andeq	r1, r6, r0, lsr r1
   60f08:	andeq	r1, r6, r0, asr #12
   60f0c:	andeq	r1, r6, r8, asr #12
   60f10:	andeq	r1, r6, r0, lsr r1
   60f14:	ldr	r1, [r7, #12]
   60f18:	sub	r2, fp, #32
   60f1c:	mov	r0, sl
   60f20:	bl	6244c <fputs@plt+0x51064>
   60f24:	ldr	r1, [r7, #16]
   60f28:	mov	r6, r0
   60f2c:	sub	r2, fp, #36	; 0x24
   60f30:	mov	r0, sl
   60f34:	bl	6244c <fputs@plt+0x51064>
   60f38:	mov	r2, r0
   60f3c:	mov	r0, r9
   60f40:	mov	r1, r5
   60f44:	mov	r3, r6
   60f48:	str	r4, [sp]
   60f4c:	b	60f68 <fputs@plt+0x4fb80>
   60f50:	mov	r0, #0
   60f54:	mov	r1, #25
   60f58:	mov	r2, #0
   60f5c:	str	r0, [sp]
   60f60:	mov	r0, r9
   60f64:	mov	r3, r4
   60f68:	bl	49a20 <fputs@plt+0x38638>
   60f6c:	ldr	r0, [fp, #-32]	; 0xffffffe0
   60f70:	cmp	r0, #0
   60f74:	beq	60fc0 <fputs@plt+0x4fbd8>
   60f78:	ldrb	r1, [sl, #19]
   60f7c:	cmp	r1, #7
   60f80:	bhi	60fc0 <fputs@plt+0x4fbd8>
   60f84:	mov	r2, #0
   60f88:	add	r3, sl, r2
   60f8c:	ldr	r7, [r3, #136]	; 0x88
   60f90:	cmp	r7, r0
   60f94:	beq	60fb8 <fputs@plt+0x4fbd0>
   60f98:	add	r2, r2, #20
   60f9c:	cmp	r2, #200	; 0xc8
   60fa0:	bne	60f88 <fputs@plt+0x4fba0>
   60fa4:	add	r2, r1, #1
   60fa8:	add	r1, sl, r1, lsl #2
   60fac:	strb	r2, [sl, #19]
   60fb0:	str	r0, [r1, #28]
   60fb4:	b	60fc0 <fputs@plt+0x4fbd8>
   60fb8:	mov	r0, #1
   60fbc:	strb	r0, [r3, #130]	; 0x82
   60fc0:	ldr	r0, [fp, #-36]	; 0xffffffdc
   60fc4:	cmp	r0, #0
   60fc8:	beq	61014 <fputs@plt+0x4fc2c>
   60fcc:	ldrb	r1, [sl, #19]
   60fd0:	cmp	r1, #7
   60fd4:	bhi	61014 <fputs@plt+0x4fc2c>
   60fd8:	mov	r2, #0
   60fdc:	add	r3, sl, r2
   60fe0:	ldr	r7, [r3, #136]	; 0x88
   60fe4:	cmp	r7, r0
   60fe8:	beq	6100c <fputs@plt+0x4fc24>
   60fec:	add	r2, r2, #20
   60ff0:	cmp	r2, #200	; 0xc8
   60ff4:	bne	60fdc <fputs@plt+0x4fbf4>
   60ff8:	add	r2, r1, #1
   60ffc:	add	r1, sl, r1, lsl #2
   61000:	strb	r2, [sl, #19]
   61004:	str	r0, [r1, #28]
   61008:	b	61014 <fputs@plt+0x4fc2c>
   6100c:	mov	r0, #1
   61010:	strb	r0, [r3, #130]	; 0x82
   61014:	mov	r6, r4
   61018:	mov	r0, r6
   6101c:	sub	sp, fp, #28
   61020:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   61024:	ldr	r1, [r7, #12]
   61028:	sub	r2, fp, #32
   6102c:	mov	r0, sl
   61030:	bl	6244c <fputs@plt+0x51064>
   61034:	ldr	r1, [r7, #16]
   61038:	mov	r6, r0
   6103c:	sub	r2, fp, #36	; 0x24
   61040:	mov	r0, sl
   61044:	bl	6244c <fputs@plt+0x51064>
   61048:	ldr	r1, [r7, #12]
   6104c:	ldr	r2, [r7, #16]
   61050:	mov	r3, #32
   61054:	str	r6, [sp]
   61058:	stmib	sp, {r0, r4}
   6105c:	mov	r0, sl
   61060:	str	r3, [sp, #12]
   61064:	mov	r3, r5
   61068:	b	61190 <fputs@plt+0x4fda8>
   6106c:	cmp	r5, #19
   61070:	beq	61224 <fputs@plt+0x4fe3c>
   61074:	cmp	r5, #20
   61078:	beq	61244 <fputs@plt+0x4fe5c>
   6107c:	cmp	r5, #38	; 0x26
   61080:	bne	61648 <fputs@plt+0x50260>
   61084:	ldr	r1, [r7, #12]
   61088:	mov	r0, sl
   6108c:	mov	r2, r4
   61090:	bl	60d20 <fputs@plt+0x4f938>
   61094:	cmp	r0, r4
   61098:	beq	610b8 <fputs@plt+0x4fcd0>
   6109c:	mov	r2, r0
   610a0:	mov	r0, #0
   610a4:	mov	r1, #31
   610a8:	mov	r3, r4
   610ac:	str	r0, [sp]
   610b0:	mov	r0, r9
   610b4:	bl	49a20 <fputs@plt+0x38638>
   610b8:	ldr	r0, [r7, #8]
   610bc:	mov	r1, #0
   610c0:	mov	r5, #0
   610c4:	bl	62238 <fputs@plt+0x50e50>
   610c8:	mov	r3, r0
   610cc:	mov	r0, r9
   610d0:	mov	r1, #40	; 0x28
   610d4:	mov	r2, r4
   610d8:	str	r5, [sp]
   610dc:	bl	49a20 <fputs@plt+0x38638>
   610e0:	mov	r0, #0
   610e4:	add	r1, sl, r0
   610e8:	ldr	r2, [r1, #136]	; 0x88
   610ec:	cmp	r2, r4
   610f0:	bne	61120 <fputs@plt+0x4fd38>
   610f4:	ldrb	r2, [r1, #130]	; 0x82
   610f8:	cmp	r2, #0
   610fc:	beq	6111c <fputs@plt+0x4fd34>
   61100:	ldrb	r2, [sl, #19]
   61104:	cmp	r2, #7
   61108:	addls	r3, r2, #1
   6110c:	addls	r2, sl, r2, lsl #2
   61110:	strbls	r3, [sl, #19]
   61114:	strls	r4, [r2, #28]
   61118:	strb	r5, [r1, #130]	; 0x82
   6111c:	str	r5, [r1, #136]	; 0x88
   61120:	add	r0, r0, #20
   61124:	cmp	r0, #200	; 0xc8
   61128:	bne	610e4 <fputs@plt+0x4fcfc>
   6112c:	b	60f6c <fputs@plt+0x4fb84>
   61130:	ldr	r1, [r7, #12]
   61134:	mov	r0, sl
   61138:	mov	r2, r4
   6113c:	bl	60d20 <fputs@plt+0x4f938>
   61140:	b	6160c <fputs@plt+0x50224>
   61144:	ldr	r1, [r7, #12]
   61148:	sub	r2, fp, #32
   6114c:	mov	r0, sl
   61150:	bl	6244c <fputs@plt+0x51064>
   61154:	ldr	r1, [r7, #16]
   61158:	mov	r6, r0
   6115c:	sub	r2, fp, #36	; 0x24
   61160:	mov	r0, sl
   61164:	bl	6244c <fputs@plt+0x51064>
   61168:	ldr	r1, [r7, #12]
   6116c:	ldr	r2, [r7, #16]
   61170:	mov	r3, #160	; 0xa0
   61174:	cmp	r5, #73	; 0x49
   61178:	str	r6, [sp]
   6117c:	stmib	sp, {r0, r4}
   61180:	mov	r0, sl
   61184:	str	r3, [sp, #12]
   61188:	mov	r3, #78	; 0x4e
   6118c:	movweq	r3, #79	; 0x4f
   61190:	bl	62600 <fputs@plt+0x51218>
   61194:	b	60f6c <fputs@plt+0x4fb84>
   61198:	mov	r6, #0
   6119c:	mov	r0, r9
   611a0:	mov	r1, #22
   611a4:	mov	r2, #1
   611a8:	mov	r3, r4
   611ac:	str	r6, [sp]
   611b0:	bl	49a20 <fputs@plt+0x38638>
   611b4:	ldr	r1, [r7, #12]
   611b8:	sub	r2, fp, #32
   611bc:	mov	r0, sl
   611c0:	bl	6244c <fputs@plt+0x51064>
   611c4:	mov	r2, r0
   611c8:	mov	r0, r9
   611cc:	mov	r1, r5
   611d0:	mov	r3, #0
   611d4:	str	r6, [sp]
   611d8:	bl	49a20 <fputs@plt+0x38638>
   611dc:	mov	r5, r0
   611e0:	mov	r0, r9
   611e4:	mov	r1, #22
   611e8:	mov	r2, #0
   611ec:	mov	r3, r4
   611f0:	str	r6, [sp]
   611f4:	bl	49a20 <fputs@plt+0x38638>
   611f8:	ldr	r0, [r9, #32]
   611fc:	ldr	r2, [r9, #24]
   61200:	sub	r1, r0, #1
   61204:	str	r1, [r2, #96]	; 0x60
   61208:	ldr	r2, [r9]
   6120c:	ldrb	r2, [r2, #69]	; 0x45
   61210:	cmp	r2, #0
   61214:	beq	616f0 <fputs@plt+0x50308>
   61218:	movw	r1, #35320	; 0x89f8
   6121c:	movt	r1, #10
   61220:	b	61704 <fputs@plt+0x5031c>
   61224:	ldr	r1, [r7, #12]
   61228:	sub	r2, fp, #32
   6122c:	mov	r0, sl
   61230:	bl	6244c <fputs@plt+0x51064>
   61234:	mov	r2, r0
   61238:	mov	r0, #0
   6123c:	mov	r1, r5
   61240:	b	60f5c <fputs@plt+0x4fb74>
   61244:	mov	r0, sl
   61248:	mov	r1, r7
   6124c:	mov	r2, #0
   61250:	mov	r3, #0
   61254:	bl	62cf8 <fputs@plt+0x51910>
   61258:	b	6160c <fputs@plt+0x50224>
   6125c:	ldr	r0, [sl, #420]	; 0x1a4
   61260:	cmp	r0, #0
   61264:	beq	61778 <fputs@plt+0x50390>
   61268:	ldrb	r2, [r7, #1]
   6126c:	cmp	r2, #4
   61270:	beq	61ac4 <fputs@plt+0x506dc>
   61274:	cmp	r2, #2
   61278:	bne	61290 <fputs@plt+0x4fea8>
   6127c:	ldr	r0, [sl, #416]	; 0x1a0
   61280:	mov	r1, #1
   61284:	cmp	r0, #0
   61288:	moveq	r0, sl
   6128c:	strb	r1, [r0, #21]
   61290:	ldr	r3, [r7, #8]
   61294:	mov	r0, #0
   61298:	movw	r1, #1811	; 0x713
   6129c:	str	r0, [sp]
   612a0:	str	r0, [sp, #4]
   612a4:	mov	r0, sl
   612a8:	bl	63cdc <fputs@plt+0x528f4>
   612ac:	b	60f6c <fputs@plt+0x4fb84>
   612b0:	ldr	r5, [r7, #44]	; 0x2c
   612b4:	ldrsh	r0, [r7, #32]
   612b8:	ldr	r1, [r7, #28]
   612bc:	mov	r3, #0
   612c0:	ldrsh	r2, [r5, #34]	; 0x22
   612c4:	str	r3, [sp]
   612c8:	mov	r3, r4
   612cc:	add	r2, r2, #1
   612d0:	mla	r0, r2, r1, r0
   612d4:	mov	r1, #134	; 0x86
   612d8:	add	r2, r0, #1
   612dc:	mov	r0, r9
   612e0:	bl	49a20 <fputs@plt+0x38638>
   612e4:	ldrsh	r0, [r7, #32]
   612e8:	cmp	r0, #0
   612ec:	bmi	60f6c <fputs@plt+0x4fb84>
   612f0:	ldr	r1, [r5, #4]
   612f4:	add	r0, r1, r0, lsl #4
   612f8:	ldrb	r0, [r0, #13]
   612fc:	cmp	r0, #69	; 0x45
   61300:	bne	60f6c <fputs@plt+0x4fb84>
   61304:	mov	r0, #0
   61308:	mov	r1, #39	; 0x27
   6130c:	mov	r2, r4
   61310:	mov	r3, #0
   61314:	str	r0, [sp]
   61318:	mov	r0, r9
   6131c:	b	60f68 <fputs@plt+0x4fb80>
   61320:	ldr	r0, [r7, #20]
   61324:	ldr	r1, [r7, #12]
   61328:	sub	r2, fp, #32
   6132c:	ldr	r8, [r0, #4]
   61330:	mov	r0, sl
   61334:	str	r1, [sp, #44]	; 0x2c
   61338:	ldr	r6, [r8]
   6133c:	bl	6244c <fputs@plt+0x51064>
   61340:	str	r0, [sp, #40]	; 0x28
   61344:	sub	r2, fp, #36	; 0x24
   61348:	mov	r0, sl
   6134c:	mov	r1, r6
   61350:	bl	6244c <fputs@plt+0x51064>
   61354:	ldrb	r1, [sl, #19]
   61358:	cmp	r1, #0
   6135c:	beq	6178c <fputs@plt+0x503a4>
   61360:	sub	r2, r1, #1
   61364:	strb	r2, [sl, #19]
   61368:	uxtb	r2, r2
   6136c:	add	r3, sl, r2, lsl #2
   61370:	cmp	r2, #0
   61374:	ldr	r5, [r3, #28]
   61378:	beq	61798 <fputs@plt+0x503b0>
   6137c:	sub	r1, r1, #2
   61380:	strb	r1, [sl, #19]
   61384:	uxtb	r1, r1
   61388:	add	r1, sl, r1, lsl #2
   6138c:	ldr	r7, [r1, #28]
   61390:	b	617a4 <fputs@plt+0x503bc>
   61394:	mov	r0, r9
   61398:	bl	626a8 <fputs@plt+0x512c0>
   6139c:	mov	r6, r0
   613a0:	mov	r0, r9
   613a4:	bl	626a8 <fputs@plt+0x512c0>
   613a8:	mov	r5, r0
   613ac:	mov	r8, #0
   613b0:	mov	r0, r9
   613b4:	mov	r1, #25
   613b8:	mov	r2, #0
   613bc:	mov	r3, r4
   613c0:	str	r8, [sp]
   613c4:	bl	49a20 <fputs@plt+0x38638>
   613c8:	mov	r0, sl
   613cc:	mov	r1, r7
   613d0:	mov	r2, r6
   613d4:	mov	r3, r5
   613d8:	bl	63354 <fputs@plt+0x51f6c>
   613dc:	mov	r0, r9
   613e0:	mov	r1, #22
   613e4:	mov	r2, #1
   613e8:	mov	r3, r4
   613ec:	str	r8, [sp]
   613f0:	bl	49a20 <fputs@plt+0x38638>
   613f4:	ldr	r0, [r9, #24]
   613f8:	ldr	r1, [r0, #120]	; 0x78
   613fc:	cmp	r1, #0
   61400:	ldrne	r2, [r9, #32]
   61404:	mvnne	r3, r6
   61408:	strne	r2, [r1, r3, lsl #2]
   6140c:	mov	r2, r4
   61410:	mov	r3, #0
   61414:	ldr	r1, [r9, #32]
   61418:	sub	r1, r1, #1
   6141c:	str	r1, [r0, #96]	; 0x60
   61420:	mov	r0, r9
   61424:	mov	r1, #37	; 0x25
   61428:	str	r8, [sp]
   6142c:	bl	49a20 <fputs@plt+0x38638>
   61430:	ldr	r0, [r9, #24]
   61434:	ldr	r1, [r0, #120]	; 0x78
   61438:	cmp	r1, #0
   6143c:	beq	61990 <fputs@plt+0x505a8>
   61440:	ldr	r2, [r9, #32]
   61444:	mvn	r3, r5
   61448:	b	6198c <fputs@plt+0x505a4>
   6144c:	ldr	r5, [r7, #8]
   61450:	mov	r0, #0
   61454:	mov	r1, #97	; 0x61
   61458:	mov	r2, #0
   6145c:	mov	r3, r4
   61460:	str	r0, [sp]
   61464:	mov	r0, r9
   61468:	bl	49a20 <fputs@plt+0x38638>
   6146c:	mov	r1, r0
   61470:	mov	r0, r9
   61474:	mov	r2, r5
   61478:	mov	r3, #0
   6147c:	b	6154c <fputs@plt+0x50164>
   61480:	mov	r0, sl
   61484:	mov	r1, r7
   61488:	mov	r2, #0
   6148c:	b	61634 <fputs@plt+0x5024c>
   61490:	ldr	r1, [r7, #8]
   61494:	mov	r0, r9
   61498:	mov	r2, #0
   6149c:	b	619ac <fputs@plt+0x505c4>
   614a0:	ldr	r0, [r7, #8]
   614a4:	add	r5, r0, #2
   614a8:	mov	r0, r5
   614ac:	bl	11220 <strlen@plt>
   614b0:	ldr	r1, [r9]
   614b4:	bic	r0, r0, #-1073741824	; 0xc0000000
   614b8:	sub	r6, r0, #1
   614bc:	mov	r2, r6
   614c0:	mov	r0, r1
   614c4:	mov	r1, r5
   614c8:	bl	621ac <fputs@plt+0x50dc4>
   614cc:	mov	r5, r0
   614d0:	mov	r0, #0
   614d4:	mov	r1, #27
   614d8:	mov	r3, r4
   614dc:	str	r0, [sp]
   614e0:	add	r0, r6, r6, lsr #31
   614e4:	asr	r2, r0, #1
   614e8:	mov	r0, r9
   614ec:	bl	49a20 <fputs@plt+0x38638>
   614f0:	mov	r1, r0
   614f4:	mov	r0, r9
   614f8:	mov	r2, r5
   614fc:	mvn	r3, #0
   61500:	b	6154c <fputs@plt+0x50164>
   61504:	ldrsh	r2, [r7, #32]
   61508:	mov	r0, #0
   6150c:	mov	r1, #28
   61510:	mov	r3, r4
   61514:	str	r0, [sp]
   61518:	mov	r0, r9
   6151c:	bl	49a20 <fputs@plt+0x38638>
   61520:	ldr	r0, [r7, #8]
   61524:	ldrb	r0, [r0, #1]
   61528:	cmp	r0, #0
   6152c:	beq	60f6c <fputs@plt+0x4fb84>
   61530:	ldrsh	r0, [r7, #32]
   61534:	ldr	r1, [sl, #476]	; 0x1dc
   61538:	mvn	r3, #1
   6153c:	add	r0, r1, r0, lsl #2
   61540:	mvn	r1, #0
   61544:	ldr	r2, [r0, #-4]
   61548:	mov	r0, r9
   6154c:	bl	1d520 <fputs@plt+0xc138>
   61550:	b	60f6c <fputs@plt+0x4fb84>
   61554:	ldr	r6, [sl]
   61558:	ldrb	r1, [r7, #5]
   6155c:	mov	r0, #0
   61560:	ldrb	r3, [r6, #66]	; 0x42
   61564:	tst	r1, #64	; 0x40
   61568:	bne	6170c <fputs@plt+0x50324>
   6156c:	ldr	r5, [r7, #20]
   61570:	cmp	r5, #0
   61574:	beq	6170c <fputs@plt+0x50324>
   61578:	ldr	r2, [r5]
   6157c:	mov	r1, #1
   61580:	b	61718 <fputs@plt+0x50330>
   61584:	ldr	r0, [r7, #40]	; 0x28
   61588:	cmp	r0, #0
   6158c:	beq	6181c <fputs@plt+0x50434>
   61590:	ldrsh	r1, [r7, #34]	; 0x22
   61594:	ldr	r0, [r0, #40]	; 0x28
   61598:	add	r0, r0, r1, lsl #4
   6159c:	ldr	r4, [r0, #8]
   615a0:	b	60f6c <fputs@plt+0x4fb84>
   615a4:	ldr	r0, [r7, #40]	; 0x28
   615a8:	ldrsh	r2, [r7, #34]	; 0x22
   615ac:	ldrb	r3, [r0]
   615b0:	ldr	r1, [r0, #28]
   615b4:	cmp	r3, #0
   615b8:	beq	61834 <fputs@plt+0x5044c>
   615bc:	ldrb	r3, [r0, #1]
   615c0:	cmp	r3, #0
   615c4:	beq	615e4 <fputs@plt+0x501fc>
   615c8:	add	r2, r2, r2, lsl #1
   615cc:	add	r1, r1, r2, lsl #3
   615d0:	ldr	r2, [r0, #8]
   615d4:	mov	r0, r9
   615d8:	ldr	r3, [r1, #12]
   615dc:	mov	r1, #47	; 0x2f
   615e0:	b	60f48 <fputs@plt+0x4fb60>
   615e4:	ldr	r3, [r7, #28]
   615e8:	cmn	r3, #1
   615ec:	ble	61760 <fputs@plt+0x50378>
   615f0:	ldrb	r0, [r7, #38]	; 0x26
   615f4:	ldrsh	r2, [r7, #32]
   615f8:	ldr	r1, [r7, #44]	; 0x2c
   615fc:	str	r4, [sp]
   61600:	str	r0, [sp, #4]
   61604:	mov	r0, sl
   61608:	bl	61f1c <fputs@plt+0x50b34>
   6160c:	mov	r4, r0
   61610:	b	60f6c <fputs@plt+0x4fb84>
   61614:	ldr	r1, [r7, #12]
   61618:	ldrb	r0, [r1]
   6161c:	cmp	r0, #133	; 0x85
   61620:	beq	619a0 <fputs@plt+0x505b8>
   61624:	cmp	r0, #132	; 0x84
   61628:	bne	619b8 <fputs@plt+0x505d0>
   6162c:	mov	r0, sl
   61630:	mov	r2, #1
   61634:	mov	r3, r4
   61638:	bl	62018 <fputs@plt+0x50c30>
   6163c:	b	60f6c <fputs@plt+0x4fb84>
   61640:	ldr	r4, [r7, #28]
   61644:	b	60f6c <fputs@plt+0x4fb84>
   61648:	ldr	r0, [r7, #20]
   6164c:	ldr	r1, [r0]
   61650:	ldr	r5, [r0, #4]
   61654:	str	r0, [sp, #28]
   61658:	mov	r0, r9
   6165c:	str	r1, [sp, #32]
   61660:	bl	626a8 <fputs@plt+0x512c0>
   61664:	ldr	r1, [r7, #12]
   61668:	str	r0, [sp, #44]	; 0x2c
   6166c:	cmp	r1, #0
   61670:	str	r1, [sp, #40]	; 0x28
   61674:	beq	61844 <fputs@plt+0x5045c>
   61678:	mov	r8, r4
   6167c:	mov	r4, r1
   61680:	mov	lr, r5
   61684:	sub	ip, fp, #88	; 0x58
   61688:	ldm	r4!, {r0, r2, r3, r5, r6, r7}
   6168c:	stmia	ip!, {r0, r2, r3, r5, r6, r7}
   61690:	ldm	r4, {r0, r2, r3, r5, r6, r7}
   61694:	mov	r4, r8
   61698:	stm	ip, {r0, r2, r3, r5, r6, r7}
   6169c:	sub	r2, fp, #32
   616a0:	mov	r0, sl
   616a4:	mov	r5, lr
   616a8:	bl	6244c <fputs@plt+0x51064>
   616ac:	str	r0, [fp, #-60]	; 0xffffffc4
   616b0:	sub	r0, fp, #88	; 0x58
   616b4:	mov	r2, #157	; 0x9d
   616b8:	ldr	r1, [sp, #40]	; 0x28
   616bc:	add	r7, sp, #48	; 0x30
   616c0:	str	r0, [sp, #60]	; 0x3c
   616c4:	mov	r0, #79	; 0x4f
   616c8:	strb	r0, [sp, #48]	; 0x30
   616cc:	mov	r0, #0
   616d0:	str	r0, [fp, #-32]	; 0xffffffe0
   616d4:	ldrb	r0, [fp, #-88]	; 0xffffffa8
   616d8:	strb	r2, [fp, #-88]	; 0xffffffa8
   616dc:	strb	r0, [fp, #-50]	; 0xffffffce
   616e0:	ldr	r0, [fp, #-84]	; 0xffffffac
   616e4:	bic	r0, r0, #4096	; 0x1000
   616e8:	str	r0, [fp, #-84]	; 0xffffffac
   616ec:	b	61848 <fputs@plt+0x50460>
   616f0:	cmp	r5, #0
   616f4:	ldr	r2, [r9, #4]
   616f8:	movpl	r1, r5
   616fc:	add	r1, r1, r1, lsl #2
   61700:	add	r1, r2, r1, lsl #2
   61704:	str	r0, [r1, #8]
   61708:	b	60f6c <fputs@plt+0x4fb84>
   6170c:	mov	r1, #0
   61710:	mov	r5, #0
   61714:	mov	r2, #0
   61718:	str	r1, [sp, #32]
   6171c:	ldr	r8, [r7, #8]
   61720:	str	r0, [sp]
   61724:	mov	r0, r6
   61728:	str	r2, [sp, #44]	; 0x2c
   6172c:	mov	r1, r8
   61730:	bl	21034 <fputs@plt+0xfc4c>
   61734:	cmp	r0, #0
   61738:	beq	6174c <fputs@plt+0x50364>
   6173c:	mov	ip, r0
   61740:	ldr	r0, [r0, #16]
   61744:	cmp	r0, #0
   61748:	beq	61a08 <fputs@plt+0x50620>
   6174c:	movw	r1, #2913	; 0xb61
   61750:	mov	r0, sl
   61754:	mov	r2, r8
   61758:	movt	r1, #9
   6175c:	b	6182c <fputs@plt+0x50444>
   61760:	ldr	r0, [sl, #100]	; 0x64
   61764:	cmp	r0, #1
   61768:	blt	61adc <fputs@plt+0x506f4>
   6176c:	ldrsh	r1, [r7, #32]
   61770:	add	r4, r0, r1
   61774:	b	60f6c <fputs@plt+0x4fb84>
   61778:	movw	r1, #2936	; 0xb78
   6177c:	mov	r0, sl
   61780:	movt	r1, #9
   61784:	bl	1d2ec <fputs@plt+0xbf04>
   61788:	b	61018 <fputs@plt+0x4fc30>
   6178c:	ldr	r1, [sl, #76]	; 0x4c
   61790:	add	r5, r1, #1
   61794:	str	r5, [sl, #76]	; 0x4c
   61798:	ldr	r1, [sl, #76]	; 0x4c
   6179c:	add	r7, r1, #1
   617a0:	str	r7, [sl, #76]	; 0x4c
   617a4:	ldr	r1, [sp, #40]	; 0x28
   617a8:	mov	r2, #32
   617ac:	mov	r3, #83	; 0x53
   617b0:	str	r1, [sp]
   617b4:	ldr	r1, [sp, #44]	; 0x2c
   617b8:	stmib	sp, {r0, r5}
   617bc:	str	r2, [sp, #12]
   617c0:	mov	r0, sl
   617c4:	mov	r2, r6
   617c8:	bl	62600 <fputs@plt+0x51218>
   617cc:	ldr	r0, [fp, #-36]	; 0xffffffdc
   617d0:	ldr	r6, [r8, #20]
   617d4:	cmp	r0, #0
   617d8:	beq	61aec <fputs@plt+0x50704>
   617dc:	ldrb	ip, [sl, #19]
   617e0:	cmp	ip, #7
   617e4:	bhi	61aec <fputs@plt+0x50704>
   617e8:	mov	r2, #0
   617ec:	add	r3, sl, r2
   617f0:	ldr	r1, [r3, #136]	; 0x88
   617f4:	cmp	r1, r0
   617f8:	beq	61ae4 <fputs@plt+0x506fc>
   617fc:	add	r2, r2, #20
   61800:	cmp	r2, #200	; 0xc8
   61804:	bne	617ec <fputs@plt+0x50404>
   61808:	add	r1, ip, #1
   6180c:	strb	r1, [sl, #19]
   61810:	add	r1, sl, ip, lsl #2
   61814:	str	r0, [r1, #28]
   61818:	b	61aec <fputs@plt+0x50704>
   6181c:	ldr	r2, [r7, #8]
   61820:	movw	r1, #2887	; 0xb47
   61824:	mov	r0, sl
   61828:	movt	r1, #9
   6182c:	bl	1d2ec <fputs@plt+0xbf04>
   61830:	b	60f6c <fputs@plt+0x4fb84>
   61834:	add	r0, r2, r2, lsl #1
   61838:	add	r0, r1, r0, lsl #3
   6183c:	ldr	r4, [r0, #16]
   61840:	b	60f6c <fputs@plt+0x4fb84>
   61844:	mov	r7, #0
   61848:	ldr	r0, [sp, #32]
   6184c:	sub	r0, r0, #1
   61850:	cmp	r0, #1
   61854:	str	r0, [sp, #36]	; 0x24
   61858:	blt	61910 <fputs@plt+0x50528>
   6185c:	add	r5, r5, #20
   61860:	mov	r8, #0
   61864:	ldr	r0, [sl, #108]	; 0x6c
   61868:	cmp	r1, #0
   6186c:	add	r0, r0, #1
   61870:	str	r0, [sl, #108]	; 0x6c
   61874:	ldr	r0, [r5, #-20]	; 0xffffffec
   61878:	strne	r0, [sp, #64]	; 0x40
   6187c:	moveq	r7, r0
   61880:	mov	r0, r9
   61884:	bl	626a8 <fputs@plt+0x512c0>
   61888:	mov	r6, r0
   6188c:	mov	r0, sl
   61890:	mov	r1, r7
   61894:	mov	r3, #16
   61898:	mov	r2, r6
   6189c:	bl	63970 <fputs@plt+0x52588>
   618a0:	ldr	r1, [r5]
   618a4:	mov	r0, sl
   618a8:	mov	r2, r4
   618ac:	bl	604d8 <fputs@plt+0x4f0f0>
   618b0:	ldr	r3, [sp, #44]	; 0x2c
   618b4:	mov	r0, #0
   618b8:	mov	r1, #13
   618bc:	mov	r2, #0
   618c0:	str	r0, [sp]
   618c4:	mov	r0, r9
   618c8:	bl	49a20 <fputs@plt+0x38638>
   618cc:	mov	r0, sl
   618d0:	bl	62704 <fputs@plt+0x5131c>
   618d4:	ldr	r0, [r9, #24]
   618d8:	add	r8, r8, #2
   618dc:	add	r5, r5, #40	; 0x28
   618e0:	ldr	r1, [r0, #120]	; 0x78
   618e4:	cmp	r1, #0
   618e8:	ldrne	r2, [r9, #32]
   618ec:	mvnne	r3, r6
   618f0:	strne	r2, [r1, r3, lsl #2]
   618f4:	ldr	r1, [r9, #32]
   618f8:	sub	r1, r1, #1
   618fc:	str	r1, [r0, #96]	; 0x60
   61900:	ldr	r0, [sp, #36]	; 0x24
   61904:	ldr	r1, [sp, #40]	; 0x28
   61908:	cmp	r8, r0
   6190c:	blt	61864 <fputs@plt+0x5047c>
   61910:	ldr	r0, [sp, #32]
   61914:	tst	r0, #1
   61918:	bne	6193c <fputs@plt+0x50554>
   6191c:	mov	r0, #0
   61920:	mov	r1, #25
   61924:	mov	r2, #0
   61928:	mov	r3, r4
   6192c:	str	r0, [sp]
   61930:	mov	r0, r9
   61934:	bl	49a20 <fputs@plt+0x38638>
   61938:	b	61970 <fputs@plt+0x50588>
   6193c:	ldr	r0, [sl, #108]	; 0x6c
   61940:	ldr	r1, [sp, #36]	; 0x24
   61944:	mov	r2, r4
   61948:	add	r0, r0, #1
   6194c:	add	r1, r1, r1, lsl #2
   61950:	str	r0, [sl, #108]	; 0x6c
   61954:	ldr	r0, [sp, #28]
   61958:	ldr	r0, [r0, #4]
   6195c:	ldr	r1, [r0, r1, lsl #2]
   61960:	mov	r0, sl
   61964:	bl	604d8 <fputs@plt+0x4f0f0>
   61968:	mov	r0, sl
   6196c:	bl	62704 <fputs@plt+0x5131c>
   61970:	ldr	r0, [r9, #24]
   61974:	ldr	r1, [r0, #120]	; 0x78
   61978:	cmp	r1, #0
   6197c:	beq	61990 <fputs@plt+0x505a8>
   61980:	ldr	r2, [r9, #32]
   61984:	ldr	r3, [sp, #44]	; 0x2c
   61988:	mvn	r3, r3
   6198c:	str	r2, [r1, r3, lsl #2]
   61990:	ldr	r1, [r9, #32]
   61994:	sub	r1, r1, #1
   61998:	str	r1, [r0, #96]	; 0x60
   6199c:	b	60f6c <fputs@plt+0x4fb84>
   619a0:	ldr	r1, [r1, #8]
   619a4:	mov	r0, r9
   619a8:	mov	r2, #1
   619ac:	mov	r3, r4
   619b0:	bl	62130 <fputs@plt+0x50d48>
   619b4:	b	60f6c <fputs@plt+0x4fb84>
   619b8:	mov	r0, #0
   619bc:	sub	r1, fp, #88	; 0x58
   619c0:	sub	r2, fp, #32
   619c4:	str	r0, [fp, #-80]	; 0xffffffb0
   619c8:	mov	r0, #17408	; 0x4400
   619cc:	str	r0, [fp, #-84]	; 0xffffffac
   619d0:	mov	r0, #132	; 0x84
   619d4:	strb	r0, [fp, #-88]	; 0xffffffa8
   619d8:	mov	r0, sl
   619dc:	bl	6244c <fputs@plt+0x51064>
   619e0:	ldr	r1, [r7, #12]
   619e4:	mov	r5, r0
   619e8:	sub	r2, fp, #36	; 0x24
   619ec:	mov	r0, sl
   619f0:	bl	6244c <fputs@plt+0x51064>
   619f4:	mov	r2, r0
   619f8:	mov	r0, r9
   619fc:	mov	r1, #90	; 0x5a
   61a00:	mov	r3, r5
   61a04:	b	60f48 <fputs@plt+0x4fb60>
   61a08:	ldrh	r0, [ip, #2]
   61a0c:	tst	r0, #512	; 0x200
   61a10:	bne	61be0 <fputs@plt+0x507f8>
   61a14:	tst	r0, #1024	; 0x400
   61a18:	ldr	r0, [sp, #44]	; 0x2c
   61a1c:	bne	61cd0 <fputs@plt+0x508e8>
   61a20:	cmp	r0, #1
   61a24:	str	r6, [sp, #20]
   61a28:	str	r5, [sp, #40]	; 0x28
   61a2c:	str	ip, [sp, #36]	; 0x24
   61a30:	blt	61cdc <fputs@plt+0x508f4>
   61a34:	mov	r0, #0
   61a38:	mov	r5, #0
   61a3c:	mov	r6, #0
   61a40:	mov	r8, #0
   61a44:	str	r0, [sp, #28]
   61a48:	cmp	r6, #31
   61a4c:	bhi	61a7c <fputs@plt+0x50694>
   61a50:	ldr	r0, [sp, #40]	; 0x28
   61a54:	ldr	r0, [r0, #4]
   61a58:	ldr	r0, [r0, r5]
   61a5c:	bl	6277c <fputs@plt+0x51394>
   61a60:	cmp	r0, #0
   61a64:	beq	61a78 <fputs@plt+0x50690>
   61a68:	ldr	r0, [sp, #28]
   61a6c:	mov	r1, #1
   61a70:	orr	r0, r0, r1, lsl r6
   61a74:	str	r0, [sp, #28]
   61a78:	ldr	ip, [sp, #36]	; 0x24
   61a7c:	cmp	r8, #0
   61a80:	bne	61aac <fputs@plt+0x506c4>
   61a84:	ldrh	r0, [ip, #2]
   61a88:	ands	r0, r0, #32
   61a8c:	beq	61aac <fputs@plt+0x506c4>
   61a90:	ldr	r0, [sp, #40]	; 0x28
   61a94:	ldr	r0, [r0, #4]
   61a98:	ldr	r1, [r0, r5]
   61a9c:	mov	r0, sl
   61aa0:	bl	627e4 <fputs@plt+0x513fc>
   61aa4:	ldr	ip, [sp, #36]	; 0x24
   61aa8:	mov	r8, r0
   61aac:	ldr	r0, [sp, #44]	; 0x2c
   61ab0:	add	r6, r6, #1
   61ab4:	add	r5, r5, #20
   61ab8:	cmp	r0, r6
   61abc:	bne	61a48 <fputs@plt+0x50660>
   61ac0:	b	61ce8 <fputs@plt+0x50900>
   61ac4:	ldr	r5, [r7, #8]
   61ac8:	mov	r0, #0
   61acc:	mov	r1, #21
   61ad0:	mov	r2, #0
   61ad4:	mov	r3, #4
   61ad8:	b	61460 <fputs@plt+0x50078>
   61adc:	ldr	r3, [sl, #104]	; 0x68
   61ae0:	b	615f0 <fputs@plt+0x50208>
   61ae4:	mov	r0, #1
   61ae8:	strb	r0, [r3, #130]	; 0x82
   61aec:	sub	r2, fp, #36	; 0x24
   61af0:	mov	r0, sl
   61af4:	mov	r1, r6
   61af8:	bl	6244c <fputs@plt+0x51064>
   61afc:	ldr	r1, [sp, #40]	; 0x28
   61b00:	mov	r2, r6
   61b04:	mov	r3, #81	; 0x51
   61b08:	str	r1, [sp]
   61b0c:	ldr	r1, [sp, #44]	; 0x2c
   61b10:	stmib	sp, {r0, r7}
   61b14:	mov	r0, #32
   61b18:	str	r0, [sp, #12]
   61b1c:	mov	r0, sl
   61b20:	bl	62600 <fputs@plt+0x51218>
   61b24:	mov	r0, r9
   61b28:	mov	r1, #72	; 0x48
   61b2c:	mov	r2, r5
   61b30:	mov	r3, r7
   61b34:	str	r4, [sp]
   61b38:	bl	49a20 <fputs@plt+0x38638>
   61b3c:	cmp	r5, #0
   61b40:	beq	61b8c <fputs@plt+0x507a4>
   61b44:	ldrb	r0, [sl, #19]
   61b48:	cmp	r0, #7
   61b4c:	bhi	61b8c <fputs@plt+0x507a4>
   61b50:	mov	r1, #0
   61b54:	add	r2, sl, r1
   61b58:	ldr	r3, [r2, #136]	; 0x88
   61b5c:	cmp	r3, r5
   61b60:	beq	61b84 <fputs@plt+0x5079c>
   61b64:	add	r1, r1, #20
   61b68:	cmp	r1, #200	; 0xc8
   61b6c:	bne	61b54 <fputs@plt+0x5076c>
   61b70:	add	r1, r0, #1
   61b74:	add	r0, sl, r0, lsl #2
   61b78:	strb	r1, [sl, #19]
   61b7c:	str	r5, [r0, #28]
   61b80:	b	61b8c <fputs@plt+0x507a4>
   61b84:	mov	r0, #1
   61b88:	strb	r0, [r2, #130]	; 0x82
   61b8c:	cmp	r7, #0
   61b90:	beq	60f6c <fputs@plt+0x4fb84>
   61b94:	ldrb	r0, [sl, #19]
   61b98:	cmp	r0, #7
   61b9c:	bhi	60f6c <fputs@plt+0x4fb84>
   61ba0:	mov	r1, #0
   61ba4:	add	r2, sl, r1
   61ba8:	ldr	r3, [r2, #136]	; 0x88
   61bac:	cmp	r3, r7
   61bb0:	beq	61bd4 <fputs@plt+0x507ec>
   61bb4:	add	r1, r1, #20
   61bb8:	cmp	r1, #200	; 0xc8
   61bbc:	bne	61ba4 <fputs@plt+0x507bc>
   61bc0:	add	r1, r0, #1
   61bc4:	add	r0, sl, r0, lsl #2
   61bc8:	strb	r1, [sl, #19]
   61bcc:	str	r7, [r0, #28]
   61bd0:	b	60f6c <fputs@plt+0x4fb84>
   61bd4:	mov	r0, #1
   61bd8:	strb	r0, [r2, #130]	; 0x82
   61bdc:	b	60f6c <fputs@plt+0x4fb84>
   61be0:	mov	r0, r9
   61be4:	bl	626a8 <fputs@plt+0x512c0>
   61be8:	str	r0, [sp, #40]	; 0x28
   61bec:	ldr	r0, [r5, #4]
   61bf0:	mov	r2, r4
   61bf4:	mov	r8, r5
   61bf8:	ldr	r1, [r0]
   61bfc:	mov	r0, sl
   61c00:	bl	604d8 <fputs@plt+0x4f0f0>
   61c04:	ldr	r5, [sp, #44]	; 0x2c
   61c08:	cmp	r5, #2
   61c0c:	blt	61cb4 <fputs@plt+0x508cc>
   61c10:	mov	r7, #1
   61c14:	mov	r6, #0
   61c18:	ldr	r3, [sp, #40]	; 0x28
   61c1c:	mov	r0, r9
   61c20:	mov	r1, #77	; 0x4d
   61c24:	mov	r2, r4
   61c28:	str	r6, [sp]
   61c2c:	bl	49a20 <fputs@plt+0x38638>
   61c30:	mov	r0, #0
   61c34:	add	r1, sl, r0
   61c38:	ldr	r2, [r1, #136]	; 0x88
   61c3c:	cmp	r2, r4
   61c40:	bne	61c70 <fputs@plt+0x50888>
   61c44:	ldrb	r2, [r1, #130]	; 0x82
   61c48:	cmp	r2, #0
   61c4c:	beq	61c6c <fputs@plt+0x50884>
   61c50:	ldrb	r2, [sl, #19]
   61c54:	cmp	r2, #7
   61c58:	addls	r3, r2, #1
   61c5c:	addls	r2, sl, r2, lsl #2
   61c60:	strbls	r3, [sl, #19]
   61c64:	strls	r4, [r2, #28]
   61c68:	strb	r6, [r1, #130]	; 0x82
   61c6c:	str	r6, [r1, #136]	; 0x88
   61c70:	add	r0, r0, #20
   61c74:	cmp	r0, #200	; 0xc8
   61c78:	bne	61c34 <fputs@plt+0x5084c>
   61c7c:	ldr	r0, [sl, #108]	; 0x6c
   61c80:	add	r1, r7, r7, lsl #2
   61c84:	mov	r2, r4
   61c88:	add	r0, r0, #1
   61c8c:	str	r0, [sl, #108]	; 0x6c
   61c90:	ldr	r0, [r8, #4]
   61c94:	ldr	r1, [r0, r1, lsl #2]
   61c98:	mov	r0, sl
   61c9c:	bl	604d8 <fputs@plt+0x4f0f0>
   61ca0:	mov	r0, sl
   61ca4:	bl	62704 <fputs@plt+0x5131c>
   61ca8:	add	r7, r7, #1
   61cac:	cmp	r7, r5
   61cb0:	bne	61c18 <fputs@plt+0x50830>
   61cb4:	ldr	r0, [r9, #24]
   61cb8:	ldr	r1, [r0, #120]	; 0x78
   61cbc:	cmp	r1, #0
   61cc0:	beq	61990 <fputs@plt+0x505a8>
   61cc4:	ldr	r2, [r9, #32]
   61cc8:	ldr	r3, [sp, #40]	; 0x28
   61ccc:	b	61988 <fputs@plt+0x505a0>
   61cd0:	ldr	r0, [r5, #4]
   61cd4:	ldr	r1, [r0]
   61cd8:	b	61134 <fputs@plt+0x4fd4c>
   61cdc:	mov	r0, #0
   61ce0:	mov	r8, #0
   61ce4:	str	r0, [sp, #28]
   61ce8:	ldr	r0, [sp, #32]
   61cec:	ldr	r2, [sp, #44]	; 0x2c
   61cf0:	ldr	r5, [sp, #40]	; 0x28
   61cf4:	str	r8, [sp, #24]
   61cf8:	mov	r8, #0
   61cfc:	cmp	r0, #0
   61d00:	beq	61da8 <fputs@plt+0x509c0>
   61d04:	ldr	r0, [sp, #28]
   61d08:	cmp	r0, #0
   61d0c:	bne	61d1c <fputs@plt+0x50934>
   61d10:	ldr	r0, [sl, #60]	; 0x3c
   61d14:	cmp	r0, r2
   61d18:	bge	61d30 <fputs@plt+0x50948>
   61d1c:	ldr	r0, [sl, #76]	; 0x4c
   61d20:	add	r1, r0, r2
   61d24:	add	r8, r0, #1
   61d28:	str	r1, [sl, #76]	; 0x4c
   61d2c:	b	61d44 <fputs@plt+0x5095c>
   61d30:	ldr	r8, [sl, #64]	; 0x40
   61d34:	sub	r0, r0, r2
   61d38:	str	r0, [sl, #60]	; 0x3c
   61d3c:	add	r1, r8, r2
   61d40:	str	r1, [sl, #64]	; 0x40
   61d44:	ldrh	r0, [ip, #2]
   61d48:	mov	r6, r2
   61d4c:	tst	r0, #192	; 0xc0
   61d50:	beq	61d70 <fputs@plt+0x50988>
   61d54:	ldr	r1, [r5, #4]
   61d58:	ldr	r1, [r1]
   61d5c:	ldrb	r2, [r1]
   61d60:	orr	r2, r2, #2
   61d64:	cmp	r2, #154	; 0x9a
   61d68:	andeq	r0, r0, #192	; 0xc0
   61d6c:	strbeq	r0, [r1, #38]	; 0x26
   61d70:	ldr	r0, [sl, #108]	; 0x6c
   61d74:	mov	r1, r5
   61d78:	mov	r2, r8
   61d7c:	mov	r3, #0
   61d80:	add	r0, r0, #1
   61d84:	str	r0, [sl, #108]	; 0x6c
   61d88:	mov	r0, #3
   61d8c:	str	r0, [sp]
   61d90:	mov	r0, sl
   61d94:	bl	62974 <fputs@plt+0x5158c>
   61d98:	mov	r0, sl
   61d9c:	bl	62704 <fputs@plt+0x5131c>
   61da0:	ldr	ip, [sp, #36]	; 0x24
   61da4:	mov	r2, r6
   61da8:	cmp	r2, #2
   61dac:	blt	61dc8 <fputs@plt+0x509e0>
   61db0:	ldrb	r1, [r7, #4]
   61db4:	ldr	r7, [sp, #28]
   61db8:	mov	r0, #1
   61dbc:	tst	r1, #128	; 0x80
   61dc0:	moveq	r0, #0
   61dc4:	b	61dd8 <fputs@plt+0x509f0>
   61dc8:	ldr	r7, [sp, #28]
   61dcc:	cmp	r2, #1
   61dd0:	bne	61df4 <fputs@plt+0x50a0c>
   61dd4:	mov	r0, #0
   61dd8:	ldr	r1, [r5, #4]
   61ddc:	add	r0, r0, r0, lsl #2
   61de0:	ldr	r3, [r1, r0, lsl #2]
   61de4:	ldr	r0, [sp, #20]
   61de8:	mov	r1, ip
   61dec:	bl	62b0c <fputs@plt+0x51724>
   61df0:	mov	ip, r0
   61df4:	ldrb	r0, [ip, #2]
   61df8:	ldr	r6, [sp, #24]
   61dfc:	mov	r5, ip
   61e00:	tst	r0, #32
   61e04:	beq	61e48 <fputs@plt+0x50a60>
   61e08:	cmp	r6, #0
   61e0c:	bne	61e18 <fputs@plt+0x50a30>
   61e10:	ldr	r0, [sp, #20]
   61e14:	ldr	r6, [r0, #8]
   61e18:	mov	r0, #0
   61e1c:	mov	r1, #34	; 0x22
   61e20:	mov	r2, #0
   61e24:	mov	r3, #0
   61e28:	str	r0, [sp]
   61e2c:	mov	r0, r9
   61e30:	bl	49a20 <fputs@plt+0x38638>
   61e34:	mov	r1, r0
   61e38:	mov	r0, r9
   61e3c:	mov	r2, r6
   61e40:	mvn	r3, #3
   61e44:	bl	1d520 <fputs@plt+0xc138>
   61e48:	mov	r0, r9
   61e4c:	mov	r1, #35	; 0x23
   61e50:	mov	r2, r7
   61e54:	mov	r3, r8
   61e58:	str	r4, [sp]
   61e5c:	bl	49a20 <fputs@plt+0x38638>
   61e60:	mov	r1, r0
   61e64:	mov	r0, r9
   61e68:	mov	r2, r5
   61e6c:	mvn	r3, #4
   61e70:	bl	1d520 <fputs@plt+0xc138>
   61e74:	ldr	r0, [r9]
   61e78:	ldr	ip, [sp, #44]	; 0x2c
   61e7c:	ldrb	r0, [r0, #69]	; 0x45
   61e80:	cmp	r0, #0
   61e84:	bne	61e9c <fputs@plt+0x50ab4>
   61e88:	ldr	r1, [r9, #32]
   61e8c:	ldr	r0, [r9, #4]
   61e90:	add	r1, r1, r1, lsl #2
   61e94:	add	r0, r0, r1, lsl #2
   61e98:	strb	ip, [r0, #-17]	; 0xffffffef
   61e9c:	cmp	ip, #0
   61ea0:	beq	60f6c <fputs@plt+0x4fb84>
   61ea4:	cmp	r7, #0
   61ea8:	bne	60f6c <fputs@plt+0x4fb84>
   61eac:	add	r0, r8, ip
   61eb0:	mov	r1, #0
   61eb4:	mov	r2, #0
   61eb8:	add	r3, sl, r2
   61ebc:	ldr	r7, [r3, #136]	; 0x88
   61ec0:	cmp	r7, r8
   61ec4:	blt	61efc <fputs@plt+0x50b14>
   61ec8:	cmp	r7, r0
   61ecc:	bge	61efc <fputs@plt+0x50b14>
   61ed0:	ldrb	r6, [r3, #130]	; 0x82
   61ed4:	cmp	r6, #0
   61ed8:	beq	61ef8 <fputs@plt+0x50b10>
   61edc:	ldrb	r6, [sl, #19]
   61ee0:	cmp	r6, #7
   61ee4:	addls	r5, r6, #1
   61ee8:	addls	r6, sl, r6, lsl #2
   61eec:	strbls	r5, [sl, #19]
   61ef0:	strls	r7, [r6, #28]
   61ef4:	strb	r1, [r3, #130]	; 0x82
   61ef8:	str	r1, [r3, #136]	; 0x88
   61efc:	add	r2, r2, #20
   61f00:	cmp	r2, #200	; 0xc8
   61f04:	bne	61eb8 <fputs@plt+0x50ad0>
   61f08:	ldr	r0, [sl, #60]	; 0x3c
   61f0c:	cmp	r0, ip
   61f10:	strlt	ip, [sl, #60]	; 0x3c
   61f14:	strlt	r8, [sl, #64]	; 0x40
   61f18:	b	60f6c <fputs@plt+0x4fb84>
   61f1c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   61f20:	add	fp, sp, #28
   61f24:	sub	sp, sp, #4
   61f28:	ldr	r8, [r0, #8]
   61f2c:	ldr	r9, [fp, #12]
   61f30:	ldr	sl, [fp, #8]
   61f34:	mov	r7, r2
   61f38:	mov	r6, r3
   61f3c:	mov	r5, r0
   61f40:	mov	r2, #0
   61f44:	sub	r3, r5, r2
   61f48:	ldr	r0, [r3, #136]	; 0x88
   61f4c:	cmp	r0, #1
   61f50:	blt	61f6c <fputs@plt+0x50b84>
   61f54:	ldr	r4, [r3, #124]	; 0x7c
   61f58:	cmp	r4, r6
   61f5c:	bne	61f6c <fputs@plt+0x50b84>
   61f60:	ldrsh	r4, [r3, #128]	; 0x80
   61f64:	cmp	r4, r7
   61f68:	beq	61fd4 <fputs@plt+0x50bec>
   61f6c:	sub	r2, r2, #20
   61f70:	cmn	r2, #200	; 0xc8
   61f74:	bne	61f44 <fputs@plt+0x50b5c>
   61f78:	mov	r0, r8
   61f7c:	mov	r2, r6
   61f80:	mov	r3, r7
   61f84:	str	sl, [sp]
   61f88:	bl	63d80 <fputs@plt+0x52998>
   61f8c:	cmp	r9, #0
   61f90:	beq	61fbc <fputs@plt+0x50bd4>
   61f94:	ldr	r0, [r8]
   61f98:	ldrb	r0, [r0, #69]	; 0x45
   61f9c:	cmp	r0, #0
   61fa0:	bne	6200c <fputs@plt+0x50c24>
   61fa4:	ldr	r1, [r8, #32]
   61fa8:	ldr	r0, [r8, #4]
   61fac:	add	r1, r1, r1, lsl #2
   61fb0:	add	r0, r0, r1, lsl #2
   61fb4:	strb	r9, [r0, #-17]	; 0xffffffef
   61fb8:	b	6200c <fputs@plt+0x50c24>
   61fbc:	mov	r0, r5
   61fc0:	mov	r1, r6
   61fc4:	mov	r2, r7
   61fc8:	mov	r3, sl
   61fcc:	bl	63e90 <fputs@plt+0x52aa8>
   61fd0:	b	6200c <fputs@plt+0x50c24>
   61fd4:	ldr	r1, [r5, #112]	; 0x70
   61fd8:	add	r2, r1, #1
   61fdc:	str	r2, [r5, #112]	; 0x70
   61fe0:	str	r1, [r3, #140]	; 0x8c
   61fe4:	mov	r1, #0
   61fe8:	mov	r2, #0
   61fec:	add	r3, r5, r2
   61ff0:	add	r2, r2, #20
   61ff4:	ldr	r7, [r3, #136]	; 0x88
   61ff8:	cmp	r7, r0
   61ffc:	strbeq	r1, [r3, #130]	; 0x82
   62000:	cmp	r2, #200	; 0xc8
   62004:	bne	61fec <fputs@plt+0x50c04>
   62008:	mov	sl, r0
   6200c:	mov	r0, sl
   62010:	sub	sp, fp, #28
   62014:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   62018:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   6201c:	add	fp, sp, #24
   62020:	sub	sp, sp, #16
   62024:	mov	r7, r0
   62028:	ldr	r5, [r0, #8]
   6202c:	ldrb	r0, [r1, #5]
   62030:	mov	r8, r3
   62034:	mov	r6, r2
   62038:	tst	r0, #4
   6203c:	bne	6209c <fputs@plt+0x50cb4>
   62040:	ldr	r4, [r1, #8]
   62044:	add	r1, sp, #8
   62048:	mov	r0, r4
   6204c:	bl	233b0 <fputs@plt+0x11fc8>
   62050:	cmp	r0, #0
   62054:	beq	620c4 <fputs@plt+0x50cdc>
   62058:	cmp	r6, #0
   6205c:	beq	62068 <fputs@plt+0x50c80>
   62060:	cmp	r0, #2
   62064:	beq	620cc <fputs@plt+0x50ce4>
   62068:	movw	r1, #2986	; 0xbaa
   6206c:	mov	r0, r4
   62070:	mov	r2, #2
   62074:	movt	r1, #9
   62078:	bl	13510 <fputs@plt+0x2128>
   6207c:	cmp	r0, #0
   62080:	beq	62118 <fputs@plt+0x50d30>
   62084:	mov	r0, r5
   62088:	mov	r1, r4
   6208c:	mov	r2, r6
   62090:	mov	r3, r8
   62094:	bl	62130 <fputs@plt+0x50d48>
   62098:	b	62110 <fputs@plt+0x50d28>
   6209c:	ldr	r2, [r1, #8]
   620a0:	mov	r0, #0
   620a4:	cmp	r6, #0
   620a8:	mov	r1, #22
   620ac:	mov	r3, r8
   620b0:	str	r0, [sp]
   620b4:	mov	r0, r5
   620b8:	rsbne	r2, r2, #0
   620bc:	bl	49a20 <fputs@plt+0x38638>
   620c0:	b	62110 <fputs@plt+0x50d28>
   620c4:	cmp	r6, #0
   620c8:	beq	620f4 <fputs@plt+0x50d0c>
   620cc:	ldr	r1, [sp, #8]
   620d0:	ldr	r2, [sp, #12]
   620d4:	rsbs	r1, r1, #0
   620d8:	rsc	r2, r2, #0
   620dc:	subs	r3, r0, #2
   620e0:	movne	r3, r1
   620e4:	cmp	r0, #2
   620e8:	moveq	r2, #-2147483648	; 0x80000000
   620ec:	str	r3, [sp, #8]
   620f0:	str	r2, [sp, #12]
   620f4:	mvn	r0, #12
   620f8:	add	r3, sp, #8
   620fc:	mov	r1, #23
   62100:	mov	r2, r8
   62104:	str	r0, [sp]
   62108:	mov	r0, r5
   6210c:	bl	644f4 <fputs@plt+0x5310c>
   62110:	sub	sp, fp, #24
   62114:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   62118:	movw	r1, #2989	; 0xbad
   6211c:	mov	r0, r7
   62120:	mov	r2, r4
   62124:	movt	r1, #9
   62128:	bl	1d2ec <fputs@plt+0xbf04>
   6212c:	b	62110 <fputs@plt+0x50d28>
   62130:	cmp	r1, #0
   62134:	bxeq	lr
   62138:	push	{r4, r5, r6, r7, fp, lr}
   6213c:	add	fp, sp, #16
   62140:	sub	sp, sp, #16
   62144:	mov	r5, r0
   62148:	mov	r0, r1
   6214c:	mov	r4, r3
   62150:	mov	r6, r2
   62154:	mov	r7, r1
   62158:	bl	11220 <strlen@plt>
   6215c:	bic	r2, r0, #-1073741824	; 0xc0000000
   62160:	add	r1, sp, #8
   62164:	mov	r0, r7
   62168:	mov	r3, #1
   6216c:	bl	34300 <fputs@plt+0x22f18>
   62170:	cmp	r6, #0
   62174:	beq	62184 <fputs@plt+0x50d9c>
   62178:	vldr	d16, [sp, #8]
   6217c:	vneg.f64	d16, d16
   62180:	vstr	d16, [sp, #8]
   62184:	mvn	r0, #11
   62188:	add	r3, sp, #8
   6218c:	mov	r1, #133	; 0x85
   62190:	mov	r2, r4
   62194:	str	r0, [sp]
   62198:	mov	r0, r5
   6219c:	bl	644f4 <fputs@plt+0x5310c>
   621a0:	sub	sp, fp, #16
   621a4:	pop	{r4, r5, r6, r7, fp, lr}
   621a8:	bx	lr
   621ac:	push	{r4, r5, fp, lr}
   621b0:	add	fp, sp, #8
   621b4:	mov	r4, r1
   621b8:	add	r1, r2, r2, lsr #31
   621bc:	mov	r5, r2
   621c0:	mov	r2, #1
   621c4:	add	r2, r2, r1, asr #1
   621c8:	asr	r3, r2, #31
   621cc:	bl	238e0 <fputs@plt+0x124f8>
   621d0:	cmp	r0, #0
   621d4:	beq	62234 <fputs@plt+0x50e4c>
   621d8:	sub	lr, r5, #1
   621dc:	mov	ip, #0
   621e0:	mov	r3, #0
   621e4:	cmp	lr, #1
   621e8:	blt	62230 <fputs@plt+0x50e48>
   621ec:	mov	r3, #0
   621f0:	ldrb	r5, [r4, r3]
   621f4:	ubfx	r1, r5, #6, #1
   621f8:	orr	r1, r1, r1, lsl #3
   621fc:	add	r1, r1, r5
   62200:	orr	r5, r3, #1
   62204:	ldrb	r5, [r4, r5]
   62208:	ubfx	r2, r5, #6, #1
   6220c:	orr	r2, r2, r2, lsl #3
   62210:	add	r2, r2, r5
   62214:	and	r2, r2, #15
   62218:	orr	r1, r2, r1, lsl #4
   6221c:	strb	r1, [r0, r3, lsr #1]
   62220:	add	r3, r3, #2
   62224:	cmp	r3, lr
   62228:	blt	621f0 <fputs@plt+0x50e08>
   6222c:	lsr	r3, r3, #1
   62230:	strb	ip, [r0, r3]
   62234:	pop	{r4, r5, fp, pc}
   62238:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   6223c:	add	fp, sp, #28
   62240:	sub	sp, sp, #12
   62244:	ldrb	r8, [r0]
   62248:	str	r1, [sp, #4]
   6224c:	cmp	r8, #0
   62250:	beq	623a0 <fputs@plt+0x50fb8>
   62254:	movw	lr, #47732	; 0xba74
   62258:	movw	ip, #30049	; 0x7561
   6225c:	movw	r3, #28514	; 0x6f62
   62260:	movw	r2, #24946	; 0x6172
   62264:	movw	r5, #24939	; 0x616b
   62268:	movw	r4, #30050	; 0x7562
   6226c:	movw	r7, #24940	; 0x616c
   62270:	add	r1, r0, #1
   62274:	mov	r0, #0
   62278:	mov	r9, #67	; 0x43
   6227c:	mov	sl, #0
   62280:	movt	lr, #8
   62284:	movt	ip, #25711	; 0x646f
   62288:	movt	r3, #25196	; 0x626c
   6228c:	movt	r2, #25448	; 0x6368
   62290:	movt	r5, #29285	; 0x7265
   62294:	movt	r4, #25711	; 0x646f
   62298:	movt	r7, #29285	; 0x7265
   6229c:	uxtb	r6, r8
   622a0:	ldrb	r6, [lr, r6]
   622a4:	orr	sl, r6, sl, lsl #8
   622a8:	cmp	sl, ip
   622ac:	ble	622d4 <fputs@plt+0x50eec>
   622b0:	cmp	sl, r5
   622b4:	bgt	622f0 <fputs@plt+0x50f08>
   622b8:	cmp	sl, r4
   622bc:	beq	62310 <fputs@plt+0x50f28>
   622c0:	movw	r6, #28513	; 0x6f61
   622c4:	movt	r6, #26220	; 0x666c
   622c8:	cmp	sl, r6
   622cc:	beq	62310 <fputs@plt+0x50f28>
   622d0:	b	62350 <fputs@plt+0x50f68>
   622d4:	cmp	sl, r3
   622d8:	beq	62320 <fputs@plt+0x50f38>
   622dc:	cmp	sl, r2
   622e0:	beq	62344 <fputs@plt+0x50f5c>
   622e4:	movw	r6, #28514	; 0x6f62
   622e8:	movt	r6, #25452	; 0x636c
   622ec:	b	62300 <fputs@plt+0x50f18>
   622f0:	cmp	sl, r7
   622f4:	beq	62310 <fputs@plt+0x50f28>
   622f8:	movw	r6, #30836	; 0x7874
   622fc:	movt	r6, #29797	; 0x7465
   62300:	cmp	sl, r6
   62304:	bne	62350 <fputs@plt+0x50f68>
   62308:	mov	r9, #66	; 0x42
   6230c:	b	6238c <fputs@plt+0x50fa4>
   62310:	uxtb	r6, r9
   62314:	cmp	r6, #67	; 0x43
   62318:	moveq	r9, #69	; 0x45
   6231c:	b	6238c <fputs@plt+0x50fa4>
   62320:	uxtb	r6, r9
   62324:	cmp	r6, #69	; 0x45
   62328:	cmpne	r6, #67	; 0x43
   6232c:	bne	6238c <fputs@plt+0x50fa4>
   62330:	ldrb	r8, [r1]
   62334:	mov	r9, #65	; 0x41
   62338:	cmp	r8, #40	; 0x28
   6233c:	moveq	r0, r1
   62340:	b	62390 <fputs@plt+0x50fa8>
   62344:	mov	r9, #66	; 0x42
   62348:	mov	r0, r1
   6234c:	b	6238c <fputs@plt+0x50fa4>
   62350:	mov	r8, r5
   62354:	mov	r5, r3
   62358:	mov	r3, r2
   6235c:	mov	r2, r7
   62360:	mov	r7, r4
   62364:	movw	r4, #28276	; 0x6e74
   62368:	bic	r6, sl, #-16777216	; 0xff000000
   6236c:	movt	r4, #105	; 0x69
   62370:	cmp	r6, r4
   62374:	beq	62404 <fputs@plt+0x5101c>
   62378:	mov	r4, r7
   6237c:	mov	r7, r2
   62380:	mov	r2, r3
   62384:	mov	r3, r5
   62388:	mov	r5, r8
   6238c:	ldrb	r8, [r1]
   62390:	add	r1, r1, #1
   62394:	cmp	r8, #0
   62398:	bne	6229c <fputs@plt+0x50eb4>
   6239c:	b	623a8 <fputs@plt+0x50fc0>
   623a0:	mov	r9, #67	; 0x43
   623a4:	mov	r0, #0
   623a8:	ldr	r4, [sp, #4]
   623ac:	cmp	r4, #0
   623b0:	beq	62440 <fputs@plt+0x51058>
   623b4:	mov	r1, #1
   623b8:	strb	r1, [r4]
   623bc:	uxtb	r1, r9
   623c0:	cmp	r1, #66	; 0x42
   623c4:	bhi	62440 <fputs@plt+0x51058>
   623c8:	cmp	r0, #0
   623cc:	beq	623fc <fputs@plt+0x51014>
   623d0:	ldrb	r2, [r0]
   623d4:	cmp	r2, #0
   623d8:	beq	62440 <fputs@plt+0x51058>
   623dc:	mvn	r1, #47	; 0x2f
   623e0:	uxtab	r2, r1, r2
   623e4:	cmp	r2, #9
   623e8:	bls	6240c <fputs@plt+0x51024>
   623ec:	ldrb	r2, [r0, #1]!
   623f0:	cmp	r2, #0
   623f4:	bne	623e0 <fputs@plt+0x50ff8>
   623f8:	b	62440 <fputs@plt+0x51058>
   623fc:	mov	r0, #5
   62400:	b	6243c <fputs@plt+0x51054>
   62404:	mov	r9, #68	; 0x44
   62408:	b	623a8 <fputs@plt+0x50fc0>
   6240c:	mov	r1, #0
   62410:	str	r1, [sp, #8]
   62414:	add	r1, sp, #8
   62418:	bl	46e04 <fputs@plt+0x35a1c>
   6241c:	ldr	r0, [sp, #8]
   62420:	mov	r2, #254	; 0xfe
   62424:	asr	r1, r0, #31
   62428:	add	r0, r0, r1, lsr #30
   6242c:	asr	r1, r0, #2
   62430:	cmp	r1, #254	; 0xfe
   62434:	asrlt	r2, r0, #2
   62438:	add	r0, r2, #1
   6243c:	strb	r0, [r4]
   62440:	uxtb	r0, r9
   62444:	sub	sp, fp, #28
   62448:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   6244c:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   62450:	add	fp, sp, #24
   62454:	mov	r8, r2
   62458:	mov	r4, r0
   6245c:	mov	r6, #0
   62460:	cmp	r1, #0
   62464:	beq	62498 <fputs@plt+0x510b0>
   62468:	ldr	r0, [r1, #4]
   6246c:	tst	r0, #4096	; 0x1000
   62470:	beq	62494 <fputs@plt+0x510ac>
   62474:	tst	r0, #262144	; 0x40000
   62478:	bne	62484 <fputs@plt+0x5109c>
   6247c:	add	r0, r1, #12
   62480:	b	6248c <fputs@plt+0x510a4>
   62484:	ldr	r0, [r1, #20]
   62488:	ldr	r0, [r0, #4]
   6248c:	ldr	r1, [r0]
   62490:	b	62460 <fputs@plt+0x51078>
   62494:	mov	r6, r1
   62498:	ldrb	r0, [r4, #23]
   6249c:	cmp	r0, #0
   624a0:	beq	62540 <fputs@plt+0x51158>
   624a4:	ldrb	r0, [r6]
   624a8:	cmp	r0, #157	; 0x9d
   624ac:	beq	62540 <fputs@plt+0x51158>
   624b0:	mov	r0, r6
   624b4:	bl	64578 <fputs@plt+0x53190>
   624b8:	cmp	r0, #0
   624bc:	beq	62540 <fputs@plt+0x51158>
   624c0:	ldr	r0, [r4, #324]	; 0x144
   624c4:	mov	r1, #0
   624c8:	str	r1, [r8]
   624cc:	cmp	r0, #0
   624d0:	beq	6251c <fputs@plt+0x51134>
   624d4:	ldr	r5, [r0]
   624d8:	cmp	r5, #1
   624dc:	blt	6251c <fputs@plt+0x51134>
   624e0:	ldr	r0, [r0, #4]
   624e4:	add	r7, r0, #16
   624e8:	ldrb	r0, [r7, #-3]
   624ec:	tst	r0, #4
   624f0:	beq	6250c <fputs@plt+0x51124>
   624f4:	ldr	r0, [r7, #-16]
   624f8:	mov	r1, r6
   624fc:	mvn	r2, #0
   62500:	bl	645e0 <fputs@plt+0x531f8>
   62504:	cmp	r0, #0
   62508:	beq	625f8 <fputs@plt+0x51210>
   6250c:	sub	r5, r5, #1
   62510:	add	r7, r7, #20
   62514:	cmp	r5, #0
   62518:	bgt	624e8 <fputs@plt+0x51100>
   6251c:	ldr	r0, [r4, #76]	; 0x4c
   62520:	mov	r1, r6
   62524:	mov	r3, #1
   62528:	add	r7, r0, #1
   6252c:	mov	r0, r4
   62530:	mov	r2, r7
   62534:	str	r7, [r4, #76]	; 0x4c
   62538:	bl	647d8 <fputs@plt+0x533f0>
   6253c:	b	625f0 <fputs@plt+0x51208>
   62540:	ldrb	r0, [r4, #19]
   62544:	cmp	r0, #0
   62548:	beq	62564 <fputs@plt+0x5117c>
   6254c:	sub	r0, r0, #1
   62550:	strb	r0, [r4, #19]
   62554:	uxtb	r0, r0
   62558:	add	r0, r4, r0, lsl #2
   6255c:	ldr	r5, [r0, #28]
   62560:	b	62570 <fputs@plt+0x51188>
   62564:	ldr	r0, [r4, #76]	; 0x4c
   62568:	add	r5, r0, #1
   6256c:	str	r5, [r4, #76]	; 0x4c
   62570:	mov	r0, r4
   62574:	mov	r1, r6
   62578:	mov	r2, r5
   6257c:	bl	60d20 <fputs@plt+0x4f938>
   62580:	mov	r7, r0
   62584:	cmp	r0, r5
   62588:	bne	62594 <fputs@plt+0x511ac>
   6258c:	mov	r1, r5
   62590:	b	625ec <fputs@plt+0x51204>
   62594:	mov	r1, #0
   62598:	cmp	r5, #0
   6259c:	beq	625ec <fputs@plt+0x51204>
   625a0:	ldrb	r0, [r4, #19]
   625a4:	cmp	r0, #7
   625a8:	bhi	625ec <fputs@plt+0x51204>
   625ac:	mov	r1, #0
   625b0:	add	r2, r4, r1
   625b4:	ldr	r3, [r2, #136]	; 0x88
   625b8:	cmp	r3, r5
   625bc:	beq	625e0 <fputs@plt+0x511f8>
   625c0:	add	r1, r1, #20
   625c4:	cmp	r1, #200	; 0xc8
   625c8:	bne	625b0 <fputs@plt+0x511c8>
   625cc:	add	r1, r0, #1
   625d0:	add	r0, r4, r0, lsl #2
   625d4:	strb	r1, [r4, #19]
   625d8:	str	r5, [r0, #28]
   625dc:	b	625e8 <fputs@plt+0x51200>
   625e0:	mov	r0, #1
   625e4:	strb	r0, [r2, #130]	; 0x82
   625e8:	mov	r1, #0
   625ec:	str	r1, [r8]
   625f0:	mov	r0, r7
   625f4:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   625f8:	ldr	r7, [r7]
   625fc:	b	625f0 <fputs@plt+0x51208>
   62600:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   62604:	add	fp, sp, #24
   62608:	sub	sp, sp, #8
   6260c:	mov	r6, r3
   62610:	mov	r5, r2
   62614:	mov	r7, r1
   62618:	mov	r4, r0
   6261c:	bl	65604 <fputs@plt+0x5421c>
   62620:	mov	r8, r0
   62624:	mov	r0, r5
   62628:	bl	6565c <fputs@plt+0x54274>
   6262c:	mov	r1, r0
   62630:	mov	r0, r7
   62634:	bl	65710 <fputs@plt+0x54328>
   62638:	mov	r5, r0
   6263c:	ldr	r7, [r4, #8]
   62640:	ldr	r0, [fp, #8]
   62644:	ldr	r2, [fp, #12]
   62648:	ldr	r3, [fp, #16]
   6264c:	mov	r1, r6
   62650:	str	r0, [sp]
   62654:	mov	r0, r7
   62658:	bl	49a20 <fputs@plt+0x38638>
   6265c:	mov	r1, r0
   62660:	mov	r0, r7
   62664:	mov	r2, r8
   62668:	mvn	r3, #3
   6266c:	bl	1d520 <fputs@plt+0xc138>
   62670:	ldr	r0, [r4, #8]
   62674:	ldr	r1, [r0]
   62678:	ldrb	r1, [r1, #69]	; 0x45
   6267c:	cmp	r1, #0
   62680:	bne	626a0 <fputs@plt+0x512b8>
   62684:	ldr	r2, [r0, #4]
   62688:	ldr	r0, [r0, #32]
   6268c:	ldr	r1, [fp, #20]
   62690:	add	r0, r0, r0, lsl #2
   62694:	orr	r1, r5, r1
   62698:	add	r0, r2, r0, lsl #2
   6269c:	strb	r1, [r0, #-17]	; 0xffffffef
   626a0:	sub	sp, fp, #24
   626a4:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   626a8:	push	{r4, r5, fp, lr}
   626ac:	add	fp, sp, #8
   626b0:	ldr	r5, [r0, #24]
   626b4:	ldr	r4, [r5, #116]	; 0x74
   626b8:	add	r0, r4, #1
   626bc:	str	r0, [r5, #116]	; 0x74
   626c0:	sub	r0, r4, #1
   626c4:	tst	r4, r0
   626c8:	bne	626ec <fputs@plt+0x51304>
   626cc:	mov	r0, #4
   626d0:	ldr	r1, [r5, #120]	; 0x78
   626d4:	mov	r3, #0
   626d8:	orr	r2, r0, r4, lsl #3
   626dc:	ldr	r0, [r5]
   626e0:	bl	33af0 <fputs@plt+0x22708>
   626e4:	str	r0, [r5, #120]	; 0x78
   626e8:	b	626f0 <fputs@plt+0x51308>
   626ec:	ldr	r0, [r5, #120]	; 0x78
   626f0:	cmp	r0, #0
   626f4:	mvnne	r1, #0
   626f8:	strne	r1, [r0, r4, lsl #2]
   626fc:	mvn	r0, r4
   62700:	pop	{r4, r5, fp, pc}
   62704:	push	{r4, r5, fp, lr}
   62708:	add	fp, sp, #8
   6270c:	ldr	r1, [r0, #108]	; 0x6c
   62710:	mov	ip, #0
   62714:	mov	r2, #0
   62718:	sub	r1, r1, #1
   6271c:	str	r1, [r0, #108]	; 0x6c
   62720:	add	r3, r0, r2
   62724:	ldr	r5, [r3, #136]	; 0x88
   62728:	cmp	r5, #0
   6272c:	beq	6276c <fputs@plt+0x51384>
   62730:	ldr	r1, [r3, #132]	; 0x84
   62734:	ldr	r4, [r0, #108]	; 0x6c
   62738:	cmp	r1, r4
   6273c:	ble	6276c <fputs@plt+0x51384>
   62740:	ldrb	r1, [r3, #130]	; 0x82
   62744:	cmp	r1, #0
   62748:	beq	62768 <fputs@plt+0x51380>
   6274c:	ldrb	lr, [r0, #19]
   62750:	cmp	lr, #7
   62754:	addls	r1, lr, #1
   62758:	strbls	r1, [r0, #19]
   6275c:	addls	r1, r0, lr, lsl #2
   62760:	strls	r5, [r1, #28]
   62764:	strb	ip, [r3, #130]	; 0x82
   62768:	str	ip, [r3, #136]	; 0x88
   6276c:	add	r2, r2, #20
   62770:	cmp	r2, #200	; 0xc8
   62774:	bne	62720 <fputs@plt+0x51338>
   62778:	pop	{r4, r5, fp, pc}
   6277c:	push	{fp, lr}
   62780:	mov	fp, sp
   62784:	sub	sp, sp, #32
   62788:	vmov.i32	q8, #0	; 0x00000000
   6278c:	mov	r1, r0
   62790:	mov	r0, #24
   62794:	mov	r2, sp
   62798:	cmp	r1, #0
   6279c:	vst1.64	{d16-d17}, [r2], r0
   627a0:	mov	r0, #0
   627a4:	str	r0, [r2]
   627a8:	movw	r2, #18672	; 0x48f0
   627ac:	str	r0, [sp, #16]
   627b0:	mov	r0, #1
   627b4:	movt	r2, #6
   627b8:	str	r0, [sp, #20]
   627bc:	str	r2, [sp, #8]
   627c0:	movw	r2, #18500	; 0x4844
   627c4:	movt	r2, #6
   627c8:	str	r2, [sp, #4]
   627cc:	beq	627dc <fputs@plt+0x513f4>
   627d0:	mov	r0, sp
   627d4:	bl	64900 <fputs@plt+0x53518>
   627d8:	ldrb	r0, [sp, #20]
   627dc:	mov	sp, fp
   627e0:	pop	{fp, pc}
   627e4:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   627e8:	add	fp, sp, #24
   627ec:	mov	r8, #0
   627f0:	cmp	r1, #0
   627f4:	beq	6296c <fputs@plt+0x51584>
   627f8:	mov	r5, r0
   627fc:	ldr	r0, [r0]
   62800:	ldr	r3, [r1, #4]
   62804:	tst	r3, #512	; 0x200
   62808:	bne	6296c <fputs@plt+0x51584>
   6280c:	mov	r2, r1
   62810:	ldrb	r1, [r1]
   62814:	cmp	r1, #151	; 0x97
   62818:	ble	62858 <fputs@plt+0x51470>
   6281c:	sub	r1, r1, #152	; 0x98
   62820:	cmp	r1, #5
   62824:	bhi	62874 <fputs@plt+0x5148c>
   62828:	add	r6, pc, #0
   6282c:	ldr	pc, [r6, r1, lsl #2]
   62830:	andeq	r2, r6, r8, ror #16
   62834:	andeq	r2, r6, r4, ror r8
   62838:	andeq	r2, r6, r8, ror #16
   6283c:	andeq	r2, r6, r4, ror r8
   62840:	andeq	r2, r6, r8, ror #17
   62844:	andeq	r2, r6, r8, asr #16
   62848:	ldrb	r1, [r2, #38]	; 0x26
   6284c:	cmp	r1, #95	; 0x5f
   62850:	bne	62868 <fputs@plt+0x51480>
   62854:	b	62900 <fputs@plt+0x51518>
   62858:	cmp	r1, #38	; 0x26
   6285c:	beq	628e8 <fputs@plt+0x51500>
   62860:	cmp	r1, #62	; 0x3e
   62864:	bne	628f8 <fputs@plt+0x51510>
   62868:	ldr	r1, [r2, #44]	; 0x2c
   6286c:	cmp	r1, #0
   62870:	bne	62918 <fputs@plt+0x51530>
   62874:	tst	r3, #256	; 0x100
   62878:	beq	6296c <fputs@plt+0x51584>
   6287c:	ldr	r1, [r2, #12]
   62880:	cmp	r1, #0
   62884:	beq	62894 <fputs@plt+0x514ac>
   62888:	ldrb	r6, [r1, #5]
   6288c:	tst	r6, #1
   62890:	bne	628ec <fputs@plt+0x51504>
   62894:	ldr	r6, [r2, #16]
   62898:	tst	r3, #2048	; 0x800
   6289c:	bne	628e0 <fputs@plt+0x514f8>
   628a0:	ldr	r1, [r2, #20]
   628a4:	cmp	r1, #0
   628a8:	beq	628e0 <fputs@plt+0x514f8>
   628ac:	ldr	r2, [r1]
   628b0:	cmp	r2, #1
   628b4:	blt	628e0 <fputs@plt+0x514f8>
   628b8:	ldr	r3, [r1, #4]
   628bc:	mov	r4, #0
   628c0:	ldr	r1, [r3]
   628c4:	ldrb	r7, [r1, #5]
   628c8:	tst	r7, #1
   628cc:	bne	628ec <fputs@plt+0x51504>
   628d0:	add	r4, r4, #1
   628d4:	add	r3, r3, #20
   628d8:	cmp	r4, r2
   628dc:	blt	628c0 <fputs@plt+0x514d8>
   628e0:	mov	r1, r6
   628e4:	b	628ec <fputs@plt+0x51504>
   628e8:	ldr	r1, [r2, #12]
   628ec:	cmp	r1, #0
   628f0:	bne	62800 <fputs@plt+0x51418>
   628f4:	b	6296c <fputs@plt+0x51584>
   628f8:	cmp	r1, #95	; 0x5f
   628fc:	bne	62874 <fputs@plt+0x5148c>
   62900:	ldr	r3, [r2, #8]
   62904:	ldrb	r1, [r0, #66]	; 0x42
   62908:	mov	r0, r5
   6290c:	mov	r2, #0
   62910:	bl	60b2c <fputs@plt+0x4f744>
   62914:	b	6293c <fputs@plt+0x51554>
   62918:	ldrsh	r2, [r2, #32]
   6291c:	cmp	r2, #0
   62920:	bmi	6296c <fputs@plt+0x51584>
   62924:	ldr	r1, [r1, #4]
   62928:	mov	r3, #0
   6292c:	add	r1, r1, r2, lsl #4
   62930:	ldr	r2, [r1, #8]
   62934:	ldrb	r1, [r0, #66]	; 0x42
   62938:	bl	609ac <fputs@plt+0x4f5c4>
   6293c:	mov	r6, r0
   62940:	cmp	r0, #0
   62944:	beq	6296c <fputs@plt+0x51584>
   62948:	ldr	r0, [r5]
   6294c:	ldr	r3, [r6]
   62950:	mov	r2, r6
   62954:	ldrb	r1, [r0, #66]	; 0x42
   62958:	mov	r0, r5
   6295c:	bl	60b2c <fputs@plt+0x4f744>
   62960:	cmp	r0, #0
   62964:	mov	r8, r6
   62968:	moveq	r8, #0
   6296c:	mov	r0, r8
   62970:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   62974:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   62978:	add	fp, sp, #28
   6297c:	sub	sp, sp, #28
   62980:	ldr	r6, [r1]
   62984:	str	r0, [sp, #24]
   62988:	str	r1, [sp, #12]
   6298c:	cmp	r6, #1
   62990:	blt	62b04 <fputs@plt+0x5171c>
   62994:	mov	r4, r2
   62998:	ldr	r2, [sp, #24]
   6299c:	mov	sl, #0
   629a0:	ldr	r0, [r2, #8]
   629a4:	str	r0, [sp, #20]
   629a8:	ldr	r0, [fp, #8]
   629ac:	and	r1, r0, #1
   629b0:	eor	r5, r1, #31
   629b4:	ldrb	r1, [r2, #23]
   629b8:	cmp	r1, #0
   629bc:	andeq	r0, r0, #253	; 0xfd
   629c0:	and	r1, r0, #2
   629c4:	and	r8, r0, #4
   629c8:	sub	r0, r3, #1
   629cc:	str	r0, [sp, #8]
   629d0:	ldr	r0, [sp, #12]
   629d4:	str	r1, [sp, #16]
   629d8:	ldr	r9, [r0, #4]
   629dc:	ldr	r7, [r9, sl]
   629e0:	cmp	r8, #0
   629e4:	beq	62a14 <fputs@plt+0x5162c>
   629e8:	ldr	r0, [sp, #12]
   629ec:	ldr	r0, [r0, #4]
   629f0:	add	r0, r0, sl
   629f4:	ldrh	r0, [r0, #16]
   629f8:	cmp	r0, #0
   629fc:	beq	62a14 <fputs@plt+0x5162c>
   62a00:	mov	r1, #0
   62a04:	str	r1, [sp]
   62a08:	ldr	r1, [sp, #8]
   62a0c:	add	r2, r1, r0
   62a10:	b	62ae4 <fputs@plt+0x516fc>
   62a14:	ldr	r0, [sp, #16]
   62a18:	cmp	r0, #0
   62a1c:	beq	62a48 <fputs@plt+0x51660>
   62a20:	mov	r0, r7
   62a24:	bl	6277c <fputs@plt+0x51394>
   62a28:	cmp	r0, #0
   62a2c:	beq	62a48 <fputs@plt+0x51660>
   62a30:	ldr	r0, [sp, #24]
   62a34:	mov	r1, r7
   62a38:	mov	r2, r4
   62a3c:	mov	r3, #0
   62a40:	bl	647d8 <fputs@plt+0x533f0>
   62a44:	b	62af4 <fputs@plt+0x5170c>
   62a48:	ldr	r0, [sp, #24]
   62a4c:	mov	r1, r7
   62a50:	mov	r2, r4
   62a54:	bl	60d20 <fputs@plt+0x4f938>
   62a58:	cmp	r4, r0
   62a5c:	beq	62af4 <fputs@plt+0x5170c>
   62a60:	mov	r2, r0
   62a64:	cmp	r5, #30
   62a68:	bne	62adc <fputs@plt+0x516f4>
   62a6c:	ldr	r0, [sp, #20]
   62a70:	ldr	r0, [r0]
   62a74:	ldrb	r0, [r0, #69]	; 0x45
   62a78:	cmp	r0, #0
   62a7c:	movw	r0, #35320	; 0x89f8
   62a80:	movt	r0, #10
   62a84:	bne	62aa0 <fputs@plt+0x516b8>
   62a88:	ldr	r1, [sp, #20]
   62a8c:	ldr	r0, [r1, #4]
   62a90:	ldr	r1, [r1, #32]
   62a94:	add	r1, r1, r1, lsl #2
   62a98:	add	r0, r0, r1, lsl #2
   62a9c:	sub	r0, r0, #20
   62aa0:	ldrb	r1, [r0]
   62aa4:	cmp	r1, #30
   62aa8:	bne	62adc <fputs@plt+0x516f4>
   62aac:	ldr	r1, [r0, #12]
   62ab0:	ldr	r3, [r0, #4]
   62ab4:	add	r1, r1, #1
   62ab8:	add	r3, r1, r3
   62abc:	cmp	r3, r2
   62ac0:	bne	62adc <fputs@plt+0x516f4>
   62ac4:	ldr	r3, [r0, #8]
   62ac8:	add	r3, r1, r3
   62acc:	cmp	r4, r3
   62ad0:	bne	62adc <fputs@plt+0x516f4>
   62ad4:	str	r1, [r0, #12]
   62ad8:	b	62af4 <fputs@plt+0x5170c>
   62adc:	mov	r0, #0
   62ae0:	str	r0, [sp]
   62ae4:	ldr	r0, [sp, #20]
   62ae8:	mov	r1, r5
   62aec:	mov	r3, r4
   62af0:	bl	49a20 <fputs@plt+0x38638>
   62af4:	add	r4, r4, #1
   62af8:	subs	r6, r6, #1
   62afc:	add	sl, sl, #20
   62b00:	bne	629dc <fputs@plt+0x515f4>
   62b04:	sub	sp, fp, #28
   62b08:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   62b0c:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   62b10:	add	fp, sp, #24
   62b14:	sub	sp, sp, #16
   62b18:	mov	r5, r0
   62b1c:	mov	r0, #0
   62b20:	mov	r4, r1
   62b24:	cmp	r3, #0
   62b28:	str	r0, [sp, #12]
   62b2c:	str	r0, [sp, #8]
   62b30:	beq	62cb8 <fputs@plt+0x518d0>
   62b34:	ldrb	r0, [r3]
   62b38:	cmp	r0, #152	; 0x98
   62b3c:	bne	62cb8 <fputs@plt+0x518d0>
   62b40:	ldr	r0, [r3, #44]	; 0x2c
   62b44:	cmp	r0, #0
   62b48:	beq	62cb8 <fputs@plt+0x518d0>
   62b4c:	ldrb	r1, [r0, #42]	; 0x2a
   62b50:	tst	r1, #16
   62b54:	beq	62cb8 <fputs@plt+0x518d0>
   62b58:	mov	r6, r2
   62b5c:	add	r0, r0, #56	; 0x38
   62b60:	ldr	r1, [r0]
   62b64:	mov	r0, r1
   62b68:	ldr	r2, [r0], #24
   62b6c:	cmp	r2, r5
   62b70:	bne	62b60 <fputs@plt+0x51778>
   62b74:	ldr	r8, [r1, #8]
   62b78:	ldr	r9, [r8]
   62b7c:	ldr	r0, [r9, #72]	; 0x48
   62b80:	cmp	r0, #0
   62b84:	beq	62cb8 <fputs@plt+0x518d0>
   62b88:	ldr	r1, [r4, #20]
   62b8c:	mov	r0, r5
   62b90:	bl	1b71c <fputs@plt+0xa334>
   62b94:	cmp	r0, #0
   62b98:	beq	62cb8 <fputs@plt+0x518d0>
   62b9c:	mov	r7, r0
   62ba0:	ldrb	r0, [r0]
   62ba4:	cmp	r0, #0
   62ba8:	beq	62bd4 <fputs@plt+0x517ec>
   62bac:	movw	r2, #47732	; 0xba74
   62bb0:	add	r1, r7, #1
   62bb4:	movt	r2, #8
   62bb8:	uxtb	r0, r0
   62bbc:	ldrb	r0, [r2, r0]
   62bc0:	strb	r0, [r1, #-1]
   62bc4:	ldrb	r0, [r1]
   62bc8:	add	r1, r1, #1
   62bcc:	cmp	r0, #0
   62bd0:	bne	62bb8 <fputs@plt+0x517d0>
   62bd4:	ldr	ip, [r9, #72]	; 0x48
   62bd8:	add	r0, sp, #8
   62bdc:	add	r3, sp, #12
   62be0:	mov	r1, r6
   62be4:	mov	r2, r7
   62be8:	str	r0, [sp]
   62bec:	mov	r0, r8
   62bf0:	blx	ip
   62bf4:	mov	r6, r0
   62bf8:	mov	r0, r5
   62bfc:	mov	r1, r7
   62c00:	bl	13dc4 <fputs@plt+0x29dc>
   62c04:	cmp	r6, #0
   62c08:	beq	62cb8 <fputs@plt+0x518d0>
   62c0c:	ldr	r0, [r4, #20]
   62c10:	cmp	r0, #0
   62c14:	beq	62c28 <fputs@plt+0x51840>
   62c18:	bl	11220 <strlen@plt>
   62c1c:	bic	r0, r0, #-1073741824	; 0xc0000000
   62c20:	add	r6, r0, #29
   62c24:	b	62c2c <fputs@plt+0x51844>
   62c28:	mov	r6, #29
   62c2c:	cmp	r5, #0
   62c30:	beq	62c48 <fputs@plt+0x51860>
   62c34:	mov	r0, r5
   62c38:	mov	r2, r6
   62c3c:	mov	r3, #0
   62c40:	bl	238e0 <fputs@plt+0x124f8>
   62c44:	b	62c54 <fputs@plt+0x5186c>
   62c48:	mov	r0, r6
   62c4c:	mov	r1, #0
   62c50:	bl	1438c <fputs@plt+0x2fa4>
   62c54:	mov	r5, r0
   62c58:	cmp	r0, #0
   62c5c:	beq	62cb8 <fputs@plt+0x518d0>
   62c60:	add	r7, r5, #28
   62c64:	sub	r2, r6, #28
   62c68:	mov	r1, #0
   62c6c:	mov	r0, r7
   62c70:	bl	1119c <memset@plt>
   62c74:	add	r0, r4, #12
   62c78:	mov	r1, #20
   62c7c:	vld1.32	{d16-d17}, [r0]
   62c80:	vld1.32	{d18-d19}, [r4], r1
   62c84:	add	r0, r5, #12
   62c88:	vst1.32	{d16-d17}, [r0]
   62c8c:	mov	r0, r5
   62c90:	vst1.32	{d18-d19}, [r0], r1
   62c94:	str	r7, [r0]
   62c98:	ldr	r4, [r4]
   62c9c:	cmp	r4, #0
   62ca0:	beq	62cc8 <fputs@plt+0x518e0>
   62ca4:	mov	r0, r4
   62ca8:	bl	11220 <strlen@plt>
   62cac:	bic	r0, r0, #-1073741824	; 0xc0000000
   62cb0:	add	r2, r0, #1
   62cb4:	b	62ccc <fputs@plt+0x518e4>
   62cb8:	mov	r5, r4
   62cbc:	mov	r0, r5
   62cc0:	sub	sp, fp, #24
   62cc4:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   62cc8:	mov	r2, #1
   62ccc:	mov	r0, r7
   62cd0:	mov	r1, r4
   62cd4:	bl	11244 <memcpy@plt>
   62cd8:	ldr	r0, [sp, #12]
   62cdc:	str	r0, [r5, #12]
   62ce0:	ldrh	r0, [r5, #2]
   62ce4:	ldr	r1, [sp, #8]
   62ce8:	orr	r0, r0, #16
   62cec:	strh	r0, [r5, #2]
   62cf0:	str	r1, [r5, #4]
   62cf4:	b	62cbc <fputs@plt+0x518d4>
   62cf8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   62cfc:	add	fp, sp, #28
   62d00:	sub	sp, sp, #60	; 0x3c
   62d04:	str	r3, [sp, #28]
   62d08:	mov	r8, r2
   62d0c:	mov	r9, r1
   62d10:	mov	r4, r0
   62d14:	bl	60424 <fputs@plt+0x4f03c>
   62d18:	cmp	r0, #0
   62d1c:	beq	62f8c <fputs@plt+0x51ba4>
   62d20:	mov	r5, r0
   62d24:	ldr	r0, [r4, #108]	; 0x6c
   62d28:	mvn	r1, #0
   62d2c:	str	r1, [sp, #32]
   62d30:	add	r0, r0, #1
   62d34:	str	r0, [r4, #108]	; 0x6c
   62d38:	ldrb	r0, [r9, #4]
   62d3c:	tst	r0, #32
   62d40:	bne	62d70 <fputs@plt+0x51988>
   62d44:	mov	r0, r4
   62d48:	bl	60424 <fputs@plt+0x4f03c>
   62d4c:	ldr	r2, [r4, #84]	; 0x54
   62d50:	mov	r3, #0
   62d54:	add	r1, r2, #1
   62d58:	str	r1, [r4, #84]	; 0x54
   62d5c:	mov	r1, #0
   62d60:	str	r1, [sp]
   62d64:	mov	r1, #44	; 0x2c
   62d68:	bl	49a20 <fputs@plt+0x38638>
   62d6c:	str	r0, [sp, #32]
   62d70:	ldrb	r0, [r4, #453]	; 0x1c5
   62d74:	cmp	r0, #2
   62d78:	bne	62e00 <fputs@plt+0x51a18>
   62d7c:	ldr	r7, [sp, #32]
   62d80:	ldr	r2, [r4, #472]	; 0x1d8
   62d84:	ldrb	r1, [r9]
   62d88:	movw	r3, #38315	; 0x95ab
   62d8c:	ldr	r0, [r4]
   62d90:	movt	r3, #8
   62d94:	str	r2, [sp]
   62d98:	movw	r2, #3038	; 0xbde
   62d9c:	cmn	r7, #1
   62da0:	movw	r7, #3050	; 0xbea
   62da4:	movt	r2, #9
   62da8:	movgt	r2, r3
   62dac:	cmp	r1, #75	; 0x4b
   62db0:	movw	r1, #3013	; 0xbc5
   62db4:	movt	r7, #9
   62db8:	movw	r3, #3055	; 0xbef
   62dbc:	movt	r1, #9
   62dc0:	movt	r3, #9
   62dc4:	moveq	r3, r7
   62dc8:	bl	1d370 <fputs@plt+0xbf88>
   62dcc:	ldr	r2, [r4, #468]	; 0x1d4
   62dd0:	mov	r6, r0
   62dd4:	mov	r0, #0
   62dd8:	mov	r1, #161	; 0xa1
   62ddc:	mov	r3, #0
   62de0:	str	r0, [sp]
   62de4:	mov	r0, r5
   62de8:	bl	49a20 <fputs@plt+0x38638>
   62dec:	mov	r1, r0
   62df0:	mov	r0, r5
   62df4:	mov	r2, r6
   62df8:	mvn	r3, #0
   62dfc:	bl	1d520 <fputs@plt+0xc138>
   62e00:	ldrb	r0, [r9]
   62e04:	cmp	r0, #75	; 0x4b
   62e08:	bne	62ef0 <fputs@plt+0x51b08>
   62e0c:	ldr	r0, [r9, #12]
   62e10:	bl	6565c <fputs@plt+0x54274>
   62e14:	strb	r0, [fp, #-29]	; 0xffffffe3
   62e18:	ldr	r7, [sp, #28]
   62e1c:	mov	r6, r0
   62e20:	mov	sl, #0
   62e24:	mov	r1, #57	; 0x39
   62e28:	ldr	r2, [r4, #72]	; 0x48
   62e2c:	add	r0, r2, #1
   62e30:	str	r0, [r4, #72]	; 0x48
   62e34:	clz	r0, r7
   62e38:	str	r2, [r9, #28]
   62e3c:	str	sl, [sp]
   62e40:	lsr	r3, r0, #5
   62e44:	mov	r0, r5
   62e48:	bl	49a20 <fputs@plt+0x38638>
   62e4c:	cmp	r7, #0
   62e50:	str	r0, [sp, #16]
   62e54:	bne	62e6c <fputs@plt+0x51a84>
   62e58:	ldr	r0, [r4]
   62e5c:	mov	r1, #1
   62e60:	mov	r2, #1
   62e64:	bl	60894 <fputs@plt+0x4f4ac>
   62e68:	mov	sl, r0
   62e6c:	ldrb	r0, [r9, #5]
   62e70:	tst	r0, #8
   62e74:	bne	62f2c <fputs@plt+0x51b44>
   62e78:	ldr	r7, [r9, #20]
   62e7c:	cmp	r7, #0
   62e80:	beq	632bc <fputs@plt+0x51ed4>
   62e84:	cmp	r6, #0
   62e88:	moveq	r0, #65	; 0x41
   62e8c:	strbeq	r0, [fp, #-29]	; 0xffffffe3
   62e90:	cmp	sl, #0
   62e94:	beq	62ea8 <fputs@plt+0x51ac0>
   62e98:	ldr	r1, [r9, #12]
   62e9c:	mov	r0, r4
   62ea0:	bl	627e4 <fputs@plt+0x513fc>
   62ea4:	str	r0, [sl, #20]
   62ea8:	ldrb	r0, [r4, #19]
   62eac:	str	r8, [sp, #8]
   62eb0:	cmp	r0, #0
   62eb4:	beq	63038 <fputs@plt+0x51c50>
   62eb8:	sub	r1, r0, #1
   62ebc:	strb	r1, [r4, #19]
   62ec0:	uxtb	r1, r1
   62ec4:	add	r2, r4, r1, lsl #2
   62ec8:	cmp	r1, #0
   62ecc:	ldr	r2, [r2, #28]
   62ed0:	str	r2, [sp, #20]
   62ed4:	beq	63048 <fputs@plt+0x51c60>
   62ed8:	sub	r0, r0, #2
   62edc:	strb	r0, [r4, #19]
   62ee0:	uxtb	r0, r0
   62ee4:	add	r0, r4, r0, lsl #2
   62ee8:	ldr	r8, [r0, #28]
   62eec:	b	63054 <fputs@plt+0x51c6c>
   62ef0:	ldr	r1, [r4, #76]	; 0x4c
   62ef4:	ldr	r7, [r9, #20]
   62ef8:	cmp	r0, #119	; 0x77
   62efc:	add	r3, r1, #1
   62f00:	mov	r1, #0
   62f04:	str	r3, [r4, #76]	; 0x4c
   62f08:	str	r3, [sp, #40]	; 0x28
   62f0c:	strh	r1, [sp, #36]	; 0x24
   62f10:	str	r1, [sp, #48]	; 0x30
   62f14:	str	r1, [sp, #44]	; 0x2c
   62f18:	bne	62f94 <fputs@plt+0x51bac>
   62f1c:	mov	r0, #10
   62f20:	str	r3, [sp, #44]	; 0x2c
   62f24:	mov	r1, #25
   62f28:	b	62f9c <fputs@plt+0x51bb4>
   62f2c:	ldr	r7, [r9, #20]
   62f30:	ldr	r0, [r9, #28]
   62f34:	mov	r1, #0
   62f38:	mov	r2, #11
   62f3c:	str	r1, [sp, #48]	; 0x30
   62f40:	str	r1, [sp, #44]	; 0x2c
   62f44:	strb	r2, [sp, #36]	; 0x24
   62f48:	strb	r6, [sp, #37]	; 0x25
   62f4c:	add	r2, sp, #36	; 0x24
   62f50:	str	r0, [sp, #40]	; 0x28
   62f54:	str	r1, [r7, #12]
   62f58:	mov	r0, r4
   62f5c:	mov	r1, r7
   62f60:	bl	53d14 <fputs@plt+0x4292c>
   62f64:	cmp	r0, #0
   62f68:	beq	63018 <fputs@plt+0x51c30>
   62f6c:	cmp	sl, #0
   62f70:	beq	62f8c <fputs@plt+0x51ba4>
   62f74:	ldr	r0, [sl]
   62f78:	subs	r0, r0, #1
   62f7c:	str	r0, [sl]
   62f80:	bne	62f8c <fputs@plt+0x51ba4>
   62f84:	mov	r0, sl
   62f88:	bl	144bc <fputs@plt+0x30d4>
   62f8c:	mov	r6, #0
   62f90:	b	63348 <fputs@plt+0x51f60>
   62f94:	mov	r0, #3
   62f98:	mov	r1, #22
   62f9c:	strb	r0, [sp, #36]	; 0x24
   62fa0:	mov	r6, #0
   62fa4:	mov	r0, r5
   62fa8:	mov	r2, #0
   62fac:	str	r6, [sp]
   62fb0:	bl	49a20 <fputs@plt+0x38638>
   62fb4:	ldr	r0, [r4]
   62fb8:	ldr	r1, [r7, #56]	; 0x38
   62fbc:	bl	47818 <fputs@plt+0x36430>
   62fc0:	movw	r0, #58788	; 0xe5a4
   62fc4:	mov	r1, #132	; 0x84
   62fc8:	mov	r2, #0
   62fcc:	mov	r3, #0
   62fd0:	movt	r0, #8
   62fd4:	add	r0, r0, #8
   62fd8:	str	r0, [sp]
   62fdc:	mov	r0, r4
   62fe0:	bl	51c94 <fputs@plt+0x408ac>
   62fe4:	str	r0, [r7, #56]	; 0x38
   62fe8:	str	r6, [r7, #12]
   62fec:	add	r2, sp, #36	; 0x24
   62ff0:	mov	r1, r7
   62ff4:	ldr	r0, [r7, #8]
   62ff8:	bic	r0, r0, #512	; 0x200
   62ffc:	str	r0, [r7, #8]
   63000:	mov	r0, r4
   63004:	bl	53d14 <fputs@plt+0x4292c>
   63008:	cmp	r0, #0
   6300c:	bne	63348 <fputs@plt+0x51f60>
   63010:	ldr	r6, [sp, #40]	; 0x28
   63014:	b	632dc <fputs@plt+0x51ef4>
   63018:	ldr	r0, [r7]
   6301c:	ldr	r1, [r9, #12]
   63020:	ldr	r0, [r0, #4]
   63024:	ldr	r2, [r0]
   63028:	mov	r0, r4
   6302c:	bl	65604 <fputs@plt+0x5421c>
   63030:	str	r0, [sl, #20]
   63034:	b	632c4 <fputs@plt+0x51edc>
   63038:	ldr	r0, [r4, #76]	; 0x4c
   6303c:	add	r0, r0, #1
   63040:	str	r0, [sp, #20]
   63044:	str	r0, [r4, #76]	; 0x4c
   63048:	ldr	r0, [r4, #76]	; 0x4c
   6304c:	add	r8, r0, #1
   63050:	str	r8, [r4, #76]	; 0x4c
   63054:	ldr	r0, [sp, #28]
   63058:	cmp	r0, #0
   6305c:	beq	6307c <fputs@plt+0x51c94>
   63060:	mov	r0, #0
   63064:	mov	r1, #25
   63068:	mov	r2, #0
   6306c:	mov	r3, r8
   63070:	str	r0, [sp]
   63074:	mov	r0, r5
   63078:	bl	49a20 <fputs@plt+0x38638>
   6307c:	ldr	r6, [r7]
   63080:	str	r9, [sp, #24]
   63084:	str	sl, [sp, #12]
   63088:	cmp	r6, #1
   6308c:	blt	63204 <fputs@plt+0x51e1c>
   63090:	ldr	sl, [r7, #4]
   63094:	mov	r9, #0
   63098:	ldr	r0, [sp, #32]
   6309c:	ldr	r7, [sl]
   630a0:	cmp	r0, #0
   630a4:	bmi	630cc <fputs@plt+0x51ce4>
   630a8:	mov	r0, r7
   630ac:	bl	6277c <fputs@plt+0x51394>
   630b0:	cmp	r0, #0
   630b4:	bne	630cc <fputs@plt+0x51ce4>
   630b8:	ldr	r1, [sp, #32]
   630bc:	mov	r0, r5
   630c0:	bl	60558 <fputs@plt+0x4f170>
   630c4:	mvn	r0, #0
   630c8:	str	r0, [sp, #32]
   630cc:	ldr	r0, [sp, #28]
   630d0:	cmp	r0, #0
   630d4:	beq	63104 <fputs@plt+0x51d1c>
   630d8:	mov	r0, r7
   630dc:	add	r1, sp, #36	; 0x24
   630e0:	bl	6575c <fputs@plt+0x54374>
   630e4:	cmp	r0, #0
   630e8:	beq	631a8 <fputs@plt+0x51dc0>
   630ec:	ldr	r0, [sp, #24]
   630f0:	mov	r1, #84	; 0x54
   630f4:	ldr	r2, [r0, #28]
   630f8:	ldr	r0, [sp, #36]	; 0x24
   630fc:	str	r0, [sp]
   63100:	b	631e8 <fputs@plt+0x51e00>
   63104:	ldr	r2, [sp, #20]
   63108:	mov	r0, r4
   6310c:	mov	r1, r7
   63110:	bl	60d20 <fputs@plt+0x4f938>
   63114:	mov	r7, r0
   63118:	mov	r0, r5
   6311c:	mov	r1, #49	; 0x31
   63120:	mov	r3, #1
   63124:	str	r8, [sp]
   63128:	mov	r2, r7
   6312c:	bl	49a20 <fputs@plt+0x38638>
   63130:	mov	r1, r0
   63134:	mov	r0, r5
   63138:	sub	r2, fp, #29
   6313c:	mov	r3, #1
   63140:	bl	1d520 <fputs@plt+0xc138>
   63144:	mov	r0, #0
   63148:	add	r1, r4, r0
   6314c:	ldr	r2, [r1, #136]	; 0x88
   63150:	cmp	r2, r7
   63154:	bne	63184 <fputs@plt+0x51d9c>
   63158:	ldrb	r2, [r1, #130]	; 0x82
   6315c:	cmp	r2, #0
   63160:	beq	63180 <fputs@plt+0x51d98>
   63164:	ldrb	r2, [r4, #19]
   63168:	cmp	r2, #7
   6316c:	addls	r3, r2, #1
   63170:	addls	r2, r4, r2, lsl #2
   63174:	strbls	r3, [r4, #19]
   63178:	strls	r7, [r2, #28]
   6317c:	strb	r9, [r1, #130]	; 0x82
   63180:	str	r9, [r1, #136]	; 0x88
   63184:	add	r0, r0, #20
   63188:	cmp	r0, #200	; 0xc8
   6318c:	bne	63148 <fputs@plt+0x51d60>
   63190:	ldr	r0, [sp, #24]
   63194:	mov	r1, #110	; 0x6e
   63198:	ldr	r2, [r0, #28]
   6319c:	mov	r0, r5
   631a0:	str	r9, [sp]
   631a4:	b	631ec <fputs@plt+0x51e04>
   631a8:	ldr	r2, [sp, #20]
   631ac:	mov	r0, r4
   631b0:	mov	r1, r7
   631b4:	bl	60d20 <fputs@plt+0x4f938>
   631b8:	mov	r7, r0
   631bc:	ldr	r0, [r5, #32]
   631c0:	mov	r1, #38	; 0x26
   631c4:	str	r9, [sp]
   631c8:	mov	r2, r7
   631cc:	add	r3, r0, #2
   631d0:	mov	r0, r5
   631d4:	bl	49a20 <fputs@plt+0x38638>
   631d8:	ldr	r0, [sp, #24]
   631dc:	mov	r1, #75	; 0x4b
   631e0:	ldr	r2, [r0, #28]
   631e4:	str	r7, [sp]
   631e8:	mov	r0, r5
   631ec:	mov	r3, r8
   631f0:	bl	49a20 <fputs@plt+0x38638>
   631f4:	sub	r6, r6, #1
   631f8:	add	sl, sl, #20
   631fc:	cmp	r6, #0
   63200:	bgt	63098 <fputs@plt+0x51cb0>
   63204:	ldr	r0, [sp, #20]
   63208:	ldr	r9, [sp, #24]
   6320c:	ldr	sl, [sp, #12]
   63210:	cmp	r0, #0
   63214:	beq	63268 <fputs@plt+0x51e80>
   63218:	ldrb	r0, [r4, #19]
   6321c:	cmp	r0, #7
   63220:	bhi	63268 <fputs@plt+0x51e80>
   63224:	ldr	r7, [sp, #20]
   63228:	mov	r1, #0
   6322c:	add	r2, r4, r1
   63230:	ldr	r3, [r2, #136]	; 0x88
   63234:	cmp	r3, r7
   63238:	beq	63260 <fputs@plt+0x51e78>
   6323c:	add	r1, r1, #20
   63240:	cmp	r1, #200	; 0xc8
   63244:	bne	6322c <fputs@plt+0x51e44>
   63248:	add	r1, r0, #1
   6324c:	add	r0, r4, r0, lsl #2
   63250:	strb	r1, [r4, #19]
   63254:	ldr	r1, [sp, #20]
   63258:	str	r1, [r0, #28]
   6325c:	b	63268 <fputs@plt+0x51e80>
   63260:	mov	r0, #1
   63264:	strb	r0, [r2, #130]	; 0x82
   63268:	cmp	r8, #0
   6326c:	beq	632b8 <fputs@plt+0x51ed0>
   63270:	ldrb	r0, [r4, #19]
   63274:	cmp	r0, #7
   63278:	bhi	632b8 <fputs@plt+0x51ed0>
   6327c:	mov	r1, #0
   63280:	add	r2, r4, r1
   63284:	ldr	r3, [r2, #136]	; 0x88
   63288:	cmp	r3, r8
   6328c:	beq	632b0 <fputs@plt+0x51ec8>
   63290:	add	r1, r1, #20
   63294:	cmp	r1, #200	; 0xc8
   63298:	bne	63280 <fputs@plt+0x51e98>
   6329c:	add	r1, r0, #1
   632a0:	add	r0, r4, r0, lsl #2
   632a4:	strb	r1, [r4, #19]
   632a8:	str	r8, [r0, #28]
   632ac:	b	632b8 <fputs@plt+0x51ed0>
   632b0:	mov	r0, #1
   632b4:	strb	r0, [r2, #130]	; 0x82
   632b8:	ldr	r8, [sp, #8]
   632bc:	cmp	sl, #0
   632c0:	beq	632d8 <fputs@plt+0x51ef0>
   632c4:	ldr	r1, [sp, #16]
   632c8:	mov	r0, r5
   632cc:	mov	r2, sl
   632d0:	mvn	r3, #5
   632d4:	bl	1d520 <fputs@plt+0xc138>
   632d8:	mov	r6, #0
   632dc:	cmp	r8, #0
   632e0:	beq	632f4 <fputs@plt+0x51f0c>
   632e4:	ldr	r1, [r9, #28]
   632e8:	mov	r0, r5
   632ec:	mov	r2, r8
   632f0:	bl	657e4 <fputs@plt+0x543fc>
   632f4:	ldr	r0, [sp, #32]
   632f8:	cmp	r0, #0
   632fc:	bmi	63340 <fputs@plt+0x51f58>
   63300:	ldr	r0, [r5, #32]
   63304:	ldr	r1, [r5, #24]
   63308:	sub	r2, r0, #1
   6330c:	str	r2, [r1, #96]	; 0x60
   63310:	ldr	r1, [r5]
   63314:	ldrb	r1, [r1, #69]	; 0x45
   63318:	cmp	r1, #0
   6331c:	beq	6332c <fputs@plt+0x51f44>
   63320:	movw	r1, #35320	; 0x89f8
   63324:	movt	r1, #10
   63328:	b	6333c <fputs@plt+0x51f54>
   6332c:	ldr	r2, [sp, #32]
   63330:	ldr	r1, [r5, #4]
   63334:	add	r2, r2, r2, lsl #2
   63338:	add	r1, r1, r2, lsl #2
   6333c:	str	r0, [r1, #8]
   63340:	mov	r0, r4
   63344:	bl	62704 <fputs@plt+0x5131c>
   63348:	mov	r0, r6
   6334c:	sub	sp, fp, #28
   63350:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   63354:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   63358:	add	fp, sp, #28
   6335c:	sub	sp, sp, #44	; 0x2c
   63360:	mov	r4, r0
   63364:	mov	r0, #0
   63368:	mov	r7, r3
   6336c:	subs	r3, r2, r3
   63370:	str	r2, [sp, #24]
   63374:	mov	r2, #3
   63378:	mov	r5, r1
   6337c:	str	r0, [fp, #-32]	; 0xffffffe0
   63380:	sub	r0, fp, #32
   63384:	ldr	r6, [r4, #8]
   63388:	movne	r3, r0
   6338c:	mov	r0, r4
   63390:	bl	658b8 <fputs@plt+0x544d0>
   63394:	mov	sl, r0
   63398:	mov	r0, r5
   6339c:	bl	65db4 <fputs@plt+0x549cc>
   633a0:	strb	r0, [fp, #-33]	; 0xffffffdf
   633a4:	ldr	r0, [r4, #108]	; 0x6c
   633a8:	add	r0, r0, #1
   633ac:	str	r0, [r4, #108]	; 0x6c
   633b0:	ldrb	r0, [r4, #19]
   633b4:	cmp	r0, #0
   633b8:	beq	633d4 <fputs@plt+0x51fec>
   633bc:	sub	r0, r0, #1
   633c0:	strb	r0, [r4, #19]
   633c4:	uxtb	r0, r0
   633c8:	add	r0, r4, r0, lsl #2
   633cc:	ldr	r2, [r0, #28]
   633d0:	b	633e0 <fputs@plt+0x51ff8>
   633d4:	ldr	r0, [r4, #76]	; 0x4c
   633d8:	add	r2, r0, #1
   633dc:	str	r2, [r4, #76]	; 0x4c
   633e0:	ldr	r1, [r5, #12]
   633e4:	mov	r0, r4
   633e8:	str	r2, [sp, #12]
   633ec:	bl	604d8 <fputs@plt+0x4f0f0>
   633f0:	cmp	sl, #5
   633f4:	bne	63454 <fputs@plt+0x5206c>
   633f8:	ldr	r1, [r5, #12]
   633fc:	ldr	r9, [r5, #20]
   63400:	mov	r0, r4
   63404:	bl	627e4 <fputs@plt+0x513fc>
   63408:	str	r0, [sp, #16]
   6340c:	mov	r0, r6
   63410:	bl	626a8 <fputs@plt+0x512c0>
   63414:	str	r0, [sp, #8]
   63418:	ldr	r0, [sp, #24]
   6341c:	ldr	r5, [sp, #12]
   63420:	mov	r8, #0
   63424:	str	r7, [sp, #20]
   63428:	cmp	r7, r0
   6342c:	beq	63530 <fputs@plt+0x52148>
   63430:	ldrb	r0, [r4, #19]
   63434:	cmp	r0, #0
   63438:	beq	6350c <fputs@plt+0x52124>
   6343c:	sub	r0, r0, #1
   63440:	strb	r0, [r4, #19]
   63444:	uxtb	r0, r0
   63448:	add	r0, r4, r0, lsl #2
   6344c:	ldr	r8, [r0, #28]
   63450:	b	63518 <fputs@plt+0x52130>
   63454:	ldr	r0, [r5, #12]
   63458:	bl	65e0c <fputs@plt+0x54a24>
   6345c:	cmp	r0, #0
   63460:	beq	637a8 <fputs@plt+0x523c0>
   63464:	ldr	r8, [sp, #24]
   63468:	cmp	r8, r7
   6346c:	bne	63490 <fputs@plt+0x520a8>
   63470:	ldr	r2, [sp, #12]
   63474:	mov	r0, #0
   63478:	mov	r1, #76	; 0x4c
   6347c:	mov	r3, r8
   63480:	str	r0, [sp]
   63484:	mov	r0, r6
   63488:	bl	49a20 <fputs@plt+0x38638>
   6348c:	b	637a8 <fputs@plt+0x523c0>
   63490:	ldr	r2, [sp, #12]
   63494:	mov	r9, #0
   63498:	mov	r0, r6
   6349c:	mov	r1, #77	; 0x4d
   634a0:	mov	r3, #0
   634a4:	str	r9, [sp]
   634a8:	bl	49a20 <fputs@plt+0x38638>
   634ac:	ldr	r2, [r5, #28]
   634b0:	str	r0, [sp, #28]
   634b4:	mov	r0, r6
   634b8:	mov	r1, #108	; 0x6c
   634bc:	mov	r3, r8
   634c0:	str	r9, [sp]
   634c4:	bl	49a20 <fputs@plt+0x38638>
   634c8:	mov	r0, r6
   634cc:	mov	r1, #13
   634d0:	mov	r2, #0
   634d4:	mov	r3, r7
   634d8:	str	r9, [sp]
   634dc:	bl	49a20 <fputs@plt+0x38638>
   634e0:	ldr	r0, [r6, #32]
   634e4:	ldr	r2, [r6, #24]
   634e8:	sub	r1, r0, #1
   634ec:	str	r1, [r2, #96]	; 0x60
   634f0:	ldr	r2, [r6]
   634f4:	ldrb	r2, [r2, #69]	; 0x45
   634f8:	cmp	r2, #0
   634fc:	beq	6378c <fputs@plt+0x523a4>
   63500:	movw	r1, #35320	; 0x89f8
   63504:	movt	r1, #10
   63508:	b	637a4 <fputs@plt+0x523bc>
   6350c:	ldr	r0, [r4, #76]	; 0x4c
   63510:	add	r8, r0, #1
   63514:	str	r8, [r4, #76]	; 0x4c
   63518:	mov	r0, r6
   6351c:	mov	r1, #85	; 0x55
   63520:	mov	r2, r5
   63524:	mov	r3, r5
   63528:	str	r8, [sp]
   6352c:	bl	49a20 <fputs@plt+0x38638>
   63530:	ldr	r0, [r9]
   63534:	str	r8, [sp, #28]
   63538:	cmp	r0, #1
   6353c:	blt	636c8 <fputs@plt+0x522e0>
   63540:	mov	r7, #0
   63544:	ldr	r0, [r9, #4]
   63548:	add	sl, r7, r7, lsl #2
   6354c:	add	r2, sp, #32
   63550:	ldr	r1, [r0, sl, lsl #2]
   63554:	mov	r0, r4
   63558:	bl	6244c <fputs@plt+0x51064>
   6355c:	mov	r8, r0
   63560:	ldr	r0, [sp, #28]
   63564:	cmp	r0, #0
   63568:	beq	63598 <fputs@plt+0x521b0>
   6356c:	ldr	r0, [r9, #4]
   63570:	ldr	r0, [r0, sl, lsl #2]
   63574:	bl	65e0c <fputs@plt+0x54a24>
   63578:	cmp	r0, #0
   6357c:	beq	63598 <fputs@plt+0x521b0>
   63580:	ldr	r2, [sp, #28]
   63584:	mov	r0, r6
   63588:	mov	r1, #85	; 0x55
   6358c:	mov	r3, r8
   63590:	str	r2, [sp]
   63594:	bl	49a20 <fputs@plt+0x38638>
   63598:	ldr	r3, [sp, #24]
   6359c:	ldr	r0, [sp, #20]
   635a0:	cmp	r0, r3
   635a4:	bne	6360c <fputs@plt+0x52224>
   635a8:	ldr	r0, [r9]
   635ac:	sub	r0, r0, #1
   635b0:	cmp	r7, r0
   635b4:	blt	6360c <fputs@plt+0x52224>
   635b8:	mov	r0, r6
   635bc:	mov	r1, #78	; 0x4e
   635c0:	mov	r2, r5
   635c4:	str	r8, [sp]
   635c8:	bl	49a20 <fputs@plt+0x38638>
   635cc:	ldr	r2, [sp, #16]
   635d0:	mov	r1, r0
   635d4:	mov	r0, r6
   635d8:	mvn	r3, #3
   635dc:	bl	1d520 <fputs@plt+0xc138>
   635e0:	ldr	r0, [r6]
   635e4:	ldrb	r0, [r0, #69]	; 0x45
   635e8:	cmp	r0, #0
   635ec:	bne	63660 <fputs@plt+0x52278>
   635f0:	ldr	r1, [r6, #32]
   635f4:	ldr	r0, [r6, #4]
   635f8:	add	r1, r1, r1, lsl #2
   635fc:	add	r0, r0, r1, lsl #2
   63600:	ldrb	r1, [fp, #-33]	; 0xffffffdf
   63604:	orr	r1, r1, #16
   63608:	b	6365c <fputs@plt+0x52274>
   6360c:	ldr	r3, [sp, #8]
   63610:	mov	r0, r6
   63614:	mov	r1, #79	; 0x4f
   63618:	mov	r2, r5
   6361c:	str	r8, [sp]
   63620:	bl	49a20 <fputs@plt+0x38638>
   63624:	ldr	r2, [sp, #16]
   63628:	mov	r1, r0
   6362c:	mov	r0, r6
   63630:	mvn	r3, #3
   63634:	bl	1d520 <fputs@plt+0xc138>
   63638:	ldr	r0, [r6]
   6363c:	ldrb	r0, [r0, #69]	; 0x45
   63640:	cmp	r0, #0
   63644:	bne	63660 <fputs@plt+0x52278>
   63648:	ldr	r1, [r6, #32]
   6364c:	ldr	r0, [r6, #4]
   63650:	add	r1, r1, r1, lsl #2
   63654:	add	r0, r0, r1, lsl #2
   63658:	ldrb	r1, [fp, #-33]	; 0xffffffdf
   6365c:	strb	r1, [r0, #-17]	; 0xffffffef
   63660:	ldr	r0, [sp, #32]
   63664:	cmp	r0, #0
   63668:	beq	636b8 <fputs@plt+0x522d0>
   6366c:	ldrb	r1, [r4, #19]
   63670:	cmp	r1, #7
   63674:	bhi	636b8 <fputs@plt+0x522d0>
   63678:	mov	r2, #0
   6367c:	add	r3, r4, r2
   63680:	ldr	r5, [r3, #136]	; 0x88
   63684:	cmp	r5, r0
   63688:	beq	636ac <fputs@plt+0x522c4>
   6368c:	add	r2, r2, #20
   63690:	cmp	r2, #200	; 0xc8
   63694:	bne	6367c <fputs@plt+0x52294>
   63698:	add	r2, r1, #1
   6369c:	add	r1, r4, r1, lsl #2
   636a0:	strb	r2, [r4, #19]
   636a4:	str	r0, [r1, #28]
   636a8:	b	636b4 <fputs@plt+0x522cc>
   636ac:	mov	r0, #1
   636b0:	strb	r0, [r3, #130]	; 0x82
   636b4:	ldr	r5, [sp, #12]
   636b8:	ldr	r0, [r9]
   636bc:	add	r7, r7, #1
   636c0:	cmp	r7, r0
   636c4:	blt	63544 <fputs@plt+0x5215c>
   636c8:	ldr	r7, [sp, #28]
   636cc:	cmp	r7, #0
   636d0:	beq	6370c <fputs@plt+0x52324>
   636d4:	ldr	r3, [sp, #20]
   636d8:	mov	r5, #0
   636dc:	mov	r0, r6
   636e0:	mov	r1, #76	; 0x4c
   636e4:	mov	r2, r7
   636e8:	str	r5, [sp]
   636ec:	bl	49a20 <fputs@plt+0x38638>
   636f0:	ldr	r3, [sp, #24]
   636f4:	str	r5, [sp]
   636f8:	ldr	r5, [sp, #12]
   636fc:	mov	r0, r6
   63700:	mov	r1, #13
   63704:	mov	r2, #0
   63708:	bl	49a20 <fputs@plt+0x38638>
   6370c:	ldr	r0, [r6, #24]
   63710:	ldr	r1, [r0, #120]	; 0x78
   63714:	cmp	r1, #0
   63718:	beq	6372c <fputs@plt+0x52344>
   6371c:	ldr	r3, [sp, #8]
   63720:	ldr	r2, [r6, #32]
   63724:	mvn	r3, r3
   63728:	str	r2, [r1, r3, lsl #2]
   6372c:	ldr	r1, [r6, #32]
   63730:	cmp	r7, #0
   63734:	sub	r1, r1, #1
   63738:	str	r1, [r0, #96]	; 0x60
   6373c:	beq	63910 <fputs@plt+0x52528>
   63740:	ldrb	r0, [r4, #19]
   63744:	cmp	r0, #7
   63748:	bhi	63910 <fputs@plt+0x52528>
   6374c:	mov	r1, #0
   63750:	add	r2, r4, r1
   63754:	ldr	r3, [r2, #136]	; 0x88
   63758:	cmp	r3, r7
   6375c:	beq	63780 <fputs@plt+0x52398>
   63760:	add	r1, r1, #20
   63764:	cmp	r1, #200	; 0xc8
   63768:	bne	63750 <fputs@plt+0x52368>
   6376c:	add	r1, r0, #1
   63770:	add	r0, r4, r0, lsl #2
   63774:	strb	r1, [r4, #19]
   63778:	str	r7, [r0, #28]
   6377c:	b	63910 <fputs@plt+0x52528>
   63780:	mov	r0, #1
   63784:	strb	r0, [r2, #130]	; 0x82
   63788:	b	63910 <fputs@plt+0x52528>
   6378c:	ldr	r2, [sp, #28]
   63790:	cmp	r2, #0
   63794:	movpl	r1, r2
   63798:	ldr	r2, [r6, #4]
   6379c:	add	r1, r1, r1, lsl #2
   637a0:	add	r1, r2, r1, lsl #2
   637a4:	str	r0, [r1, #8]
   637a8:	cmp	sl, #1
   637ac:	bne	637f4 <fputs@plt+0x5240c>
   637b0:	ldr	r7, [sp, #12]
   637b4:	ldr	r8, [sp, #24]
   637b8:	mov	r0, #0
   637bc:	mov	r1, #38	; 0x26
   637c0:	str	r0, [sp]
   637c4:	mov	r0, r6
   637c8:	mov	r2, r7
   637cc:	mov	r3, r8
   637d0:	bl	49a20 <fputs@plt+0x38638>
   637d4:	ldr	r2, [r5, #28]
   637d8:	mov	r0, r6
   637dc:	mov	r1, #70	; 0x46
   637e0:	mov	r3, r8
   637e4:	mov	r5, r7
   637e8:	str	r7, [sp]
   637ec:	bl	49a20 <fputs@plt+0x38638>
   637f0:	b	63910 <fputs@plt+0x52528>
   637f4:	ldr	r9, [sp, #12]
   637f8:	mov	r8, #0
   637fc:	mov	r0, r6
   63800:	mov	r1, #48	; 0x30
   63804:	mov	r3, #1
   63808:	str	r8, [sp]
   6380c:	mov	r2, r9
   63810:	bl	49a20 <fputs@plt+0x38638>
   63814:	mov	r1, r0
   63818:	sub	r2, fp, #33	; 0x21
   6381c:	mov	r0, r6
   63820:	mov	r3, #1
   63824:	bl	1d520 <fputs@plt+0xc138>
   63828:	ldr	r0, [fp, #-32]	; 0xffffffe0
   6382c:	ldr	r2, [r5, #28]
   63830:	ldr	r5, [sp, #24]
   63834:	cmp	r0, #0
   63838:	beq	638c4 <fputs@plt+0x524dc>
   6383c:	mov	r0, r6
   63840:	mov	r1, #69	; 0x45
   63844:	mov	r3, #0
   63848:	str	r9, [sp]
   6384c:	bl	49a20 <fputs@plt+0x38638>
   63850:	mov	r9, r0
   63854:	mov	r0, r6
   63858:	mov	r2, #1
   6385c:	mvn	r3, #13
   63860:	mov	r1, r9
   63864:	bl	1d520 <fputs@plt+0xc138>
   63868:	ldr	r2, [fp, #-32]	; 0xffffffe0
   6386c:	mov	r0, r6
   63870:	mov	r1, #76	; 0x4c
   63874:	mov	r3, r7
   63878:	str	r8, [sp]
   6387c:	bl	49a20 <fputs@plt+0x38638>
   63880:	mov	r0, r6
   63884:	mov	r1, #13
   63888:	mov	r2, #0
   6388c:	mov	r3, r5
   63890:	str	r8, [sp]
   63894:	bl	49a20 <fputs@plt+0x38638>
   63898:	ldr	r0, [r6, #32]
   6389c:	ldr	r2, [r6, #24]
   638a0:	sub	r1, r0, #1
   638a4:	str	r1, [r2, #96]	; 0x60
   638a8:	ldr	r2, [r6]
   638ac:	ldrb	r2, [r2, #69]	; 0x45
   638b0:	cmp	r2, #0
   638b4:	beq	638f4 <fputs@plt+0x5250c>
   638b8:	movw	r1, #35320	; 0x89f8
   638bc:	movt	r1, #10
   638c0:	b	63908 <fputs@plt+0x52520>
   638c4:	mov	r0, r6
   638c8:	mov	r1, #68	; 0x44
   638cc:	mov	r3, r5
   638d0:	str	r9, [sp]
   638d4:	bl	49a20 <fputs@plt+0x38638>
   638d8:	mov	r1, r0
   638dc:	mov	r0, r6
   638e0:	mov	r2, #1
   638e4:	mvn	r3, #13
   638e8:	bl	1d520 <fputs@plt+0xc138>
   638ec:	mov	r5, r9
   638f0:	b	63910 <fputs@plt+0x52528>
   638f4:	cmp	r9, #0
   638f8:	ldr	r2, [r6, #4]
   638fc:	movpl	r1, r9
   63900:	add	r1, r1, r1, lsl #2
   63904:	add	r1, r2, r1, lsl #2
   63908:	ldr	r5, [sp, #12]
   6390c:	str	r0, [r1, #8]
   63910:	cmp	r5, #0
   63914:	beq	63960 <fputs@plt+0x52578>
   63918:	ldrb	r0, [r4, #19]
   6391c:	cmp	r0, #7
   63920:	bhi	63960 <fputs@plt+0x52578>
   63924:	mov	r1, #0
   63928:	add	r2, r4, r1
   6392c:	ldr	r3, [r2, #136]	; 0x88
   63930:	cmp	r3, r5
   63934:	beq	63958 <fputs@plt+0x52570>
   63938:	add	r1, r1, #20
   6393c:	cmp	r1, #200	; 0xc8
   63940:	bne	63928 <fputs@plt+0x52540>
   63944:	add	r1, r0, #1
   63948:	add	r0, r4, r0, lsl #2
   6394c:	strb	r1, [r4, #19]
   63950:	str	r5, [r0, #28]
   63954:	b	63960 <fputs@plt+0x52578>
   63958:	mov	r0, #1
   6395c:	strb	r0, [r2, #130]	; 0x82
   63960:	mov	r0, r4
   63964:	bl	62704 <fputs@plt+0x5131c>
   63968:	sub	sp, fp, #28
   6396c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   63970:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   63974:	add	fp, sp, #24
   63978:	sub	sp, sp, #24
   6397c:	ldr	r7, [r0, #8]
   63980:	cmp	r1, #0
   63984:	mov	r4, r0
   63988:	mov	r0, #0
   6398c:	str	r0, [sp, #20]
   63990:	str	r0, [sp, #16]
   63994:	cmpne	r7, #0
   63998:	bne	639a4 <fputs@plt+0x525bc>
   6399c:	sub	sp, fp, #24
   639a0:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   639a4:	ldrb	r0, [r1]
   639a8:	mov	r5, r1
   639ac:	mov	r9, r3
   639b0:	mov	r8, r2
   639b4:	sub	r1, r0, #71	; 0x47
   639b8:	cmp	r1, #12
   639bc:	bhi	63a20 <fputs@plt+0x52638>
   639c0:	add	r2, pc, #4
   639c4:	eor	r6, r0, #1
   639c8:	ldr	pc, [r2, r1, lsl #2]
   639cc:	andeq	r3, r6, r4, lsl #21
   639d0:	andeq	r3, r6, ip, ror #21
   639d4:	andeq	r3, r6, r0, lsr sl
   639d8:	andeq	r3, r6, ip, lsr #22
   639dc:	andeq	r3, r6, r8, asr #22
   639e0:	andeq	r3, r6, r0, lsl #20
   639e4:	andeq	r3, r6, r0, lsl #20
   639e8:	andeq	r3, r6, r0, asr #20
   639ec:	andeq	r3, r6, r0, asr #20
   639f0:	andeq	r3, r6, r0, asr #20
   639f4:	andeq	r3, r6, r0, asr #20
   639f8:	andeq	r3, r6, r0, asr #20
   639fc:	andeq	r3, r6, r0, asr #20
   63a00:	ldr	r1, [r5, #12]
   63a04:	add	r2, sp, #20
   63a08:	mov	r0, r4
   63a0c:	bl	6244c <fputs@plt+0x51064>
   63a10:	mov	r2, r0
   63a14:	mov	r0, #0
   63a18:	mov	r1, r6
   63a1c:	b	63b9c <fputs@plt+0x527b4>
   63a20:	cmp	r0, #19
   63a24:	beq	63b68 <fputs@plt+0x52780>
   63a28:	cmp	r0, #148	; 0x94
   63a2c:	bne	63b80 <fputs@plt+0x52798>
   63a30:	cmp	r0, #73	; 0x49
   63a34:	mov	r6, #79	; 0x4f
   63a38:	mov	r9, #128	; 0x80
   63a3c:	movweq	r6, #78	; 0x4e
   63a40:	ldr	r1, [r5, #12]
   63a44:	add	r2, sp, #20
   63a48:	mov	r0, r4
   63a4c:	bl	6244c <fputs@plt+0x51064>
   63a50:	ldr	r1, [r5, #16]
   63a54:	mov	r7, r0
   63a58:	add	r2, sp, #16
   63a5c:	mov	r0, r4
   63a60:	bl	6244c <fputs@plt+0x51064>
   63a64:	ldr	r1, [r5, #12]
   63a68:	ldr	r2, [r5, #16]
   63a6c:	str	r7, [sp]
   63a70:	stmib	sp, {r0, r8, r9}
   63a74:	mov	r0, r4
   63a78:	mov	r3, r6
   63a7c:	bl	62600 <fputs@plt+0x51218>
   63a80:	b	63bac <fputs@plt+0x527c4>
   63a84:	mov	r0, r7
   63a88:	bl	626a8 <fputs@plt+0x512c0>
   63a8c:	ldr	r1, [r5, #12]
   63a90:	mov	r6, r0
   63a94:	eor	r3, r9, #16
   63a98:	mov	r0, r4
   63a9c:	mov	r2, r6
   63aa0:	bl	65f00 <fputs@plt+0x54b18>
   63aa4:	ldr	r0, [r4, #108]	; 0x6c
   63aa8:	mov	r2, r8
   63aac:	mov	r3, r9
   63ab0:	add	r0, r0, #1
   63ab4:	str	r0, [r4, #108]	; 0x6c
   63ab8:	mov	r0, r4
   63abc:	ldr	r1, [r5, #16]
   63ac0:	bl	63970 <fputs@plt+0x52588>
   63ac4:	ldr	r0, [r7, #24]
   63ac8:	ldr	r1, [r0, #120]	; 0x78
   63acc:	cmp	r1, #0
   63ad0:	ldrne	r2, [r7, #32]
   63ad4:	mvnne	r3, r6
   63ad8:	strne	r2, [r1, r3, lsl #2]
   63adc:	ldr	r1, [r7, #32]
   63ae0:	sub	r1, r1, #1
   63ae4:	str	r1, [r0, #96]	; 0x60
   63ae8:	b	63b20 <fputs@plt+0x52738>
   63aec:	ldr	r1, [r5, #12]
   63af0:	mov	r0, r4
   63af4:	mov	r2, r8
   63af8:	mov	r3, r9
   63afc:	bl	63970 <fputs@plt+0x52588>
   63b00:	ldr	r0, [r4, #108]	; 0x6c
   63b04:	mov	r2, r8
   63b08:	mov	r3, r9
   63b0c:	add	r0, r0, #1
   63b10:	str	r0, [r4, #108]	; 0x6c
   63b14:	mov	r0, r4
   63b18:	ldr	r1, [r5, #16]
   63b1c:	bl	63970 <fputs@plt+0x52588>
   63b20:	mov	r0, r4
   63b24:	bl	62704 <fputs@plt+0x5131c>
   63b28:	b	63bac <fputs@plt+0x527c4>
   63b2c:	mov	r0, r4
   63b30:	mov	r1, r5
   63b34:	mov	r2, r8
   63b38:	mov	r3, #0
   63b3c:	str	r9, [sp]
   63b40:	bl	66270 <fputs@plt+0x54e88>
   63b44:	b	63bac <fputs@plt+0x527c4>
   63b48:	cmp	r9, #0
   63b4c:	beq	63c58 <fputs@plt+0x52870>
   63b50:	mov	r0, r4
   63b54:	mov	r1, r5
   63b58:	mov	r2, r8
   63b5c:	mov	r3, r8
   63b60:	bl	63354 <fputs@plt+0x51f6c>
   63b64:	b	63bac <fputs@plt+0x527c4>
   63b68:	ldr	r1, [r5, #12]
   63b6c:	mov	r0, r4
   63b70:	mov	r2, r8
   63b74:	mov	r3, r9
   63b78:	bl	65f00 <fputs@plt+0x54b18>
   63b7c:	b	63bac <fputs@plt+0x527c4>
   63b80:	mov	r0, r5
   63b84:	bl	663a4 <fputs@plt+0x54fbc>
   63b88:	cmp	r0, #0
   63b8c:	beq	63ca0 <fputs@plt+0x528b8>
   63b90:	mov	r0, #0
   63b94:	mov	r1, #13
   63b98:	mov	r2, #0
   63b9c:	str	r0, [sp]
   63ba0:	mov	r0, r7
   63ba4:	mov	r3, r8
   63ba8:	bl	49a20 <fputs@plt+0x38638>
   63bac:	ldr	r0, [sp, #20]
   63bb0:	cmp	r0, #0
   63bb4:	beq	63c00 <fputs@plt+0x52818>
   63bb8:	ldrb	r1, [r4, #19]
   63bbc:	cmp	r1, #7
   63bc0:	bhi	63c00 <fputs@plt+0x52818>
   63bc4:	mov	r2, #0
   63bc8:	add	r3, r4, r2
   63bcc:	ldr	r7, [r3, #136]	; 0x88
   63bd0:	cmp	r7, r0
   63bd4:	beq	63bf8 <fputs@plt+0x52810>
   63bd8:	add	r2, r2, #20
   63bdc:	cmp	r2, #200	; 0xc8
   63be0:	bne	63bc8 <fputs@plt+0x527e0>
   63be4:	add	r2, r1, #1
   63be8:	add	r1, r4, r1, lsl #2
   63bec:	strb	r2, [r4, #19]
   63bf0:	str	r0, [r1, #28]
   63bf4:	b	63c00 <fputs@plt+0x52818>
   63bf8:	mov	r0, #1
   63bfc:	strb	r0, [r3, #130]	; 0x82
   63c00:	ldr	r0, [sp, #16]
   63c04:	cmp	r0, #0
   63c08:	beq	6399c <fputs@plt+0x525b4>
   63c0c:	ldrb	r1, [r4, #19]
   63c10:	cmp	r1, #7
   63c14:	bhi	6399c <fputs@plt+0x525b4>
   63c18:	mov	r2, #0
   63c1c:	add	r3, r4, r2
   63c20:	ldr	r7, [r3, #136]	; 0x88
   63c24:	cmp	r7, r0
   63c28:	beq	63c4c <fputs@plt+0x52864>
   63c2c:	add	r2, r2, #20
   63c30:	cmp	r2, #200	; 0xc8
   63c34:	bne	63c1c <fputs@plt+0x52834>
   63c38:	add	r2, r1, #1
   63c3c:	add	r1, r4, r1, lsl #2
   63c40:	strb	r2, [r4, #19]
   63c44:	str	r0, [r1, #28]
   63c48:	b	6399c <fputs@plt+0x525b4>
   63c4c:	mov	r0, #1
   63c50:	strb	r0, [r3, #130]	; 0x82
   63c54:	b	6399c <fputs@plt+0x525b4>
   63c58:	mov	r0, r7
   63c5c:	bl	626a8 <fputs@plt+0x512c0>
   63c60:	mov	r6, r0
   63c64:	mov	r0, r4
   63c68:	mov	r1, r5
   63c6c:	mov	r2, r8
   63c70:	mov	r3, r6
   63c74:	bl	63354 <fputs@plt+0x51f6c>
   63c78:	ldr	r0, [r7, #24]
   63c7c:	ldr	r1, [r0, #120]	; 0x78
   63c80:	cmp	r1, #0
   63c84:	ldrne	r2, [r7, #32]
   63c88:	mvnne	r3, r6
   63c8c:	strne	r2, [r1, r3, lsl #2]
   63c90:	ldr	r1, [r7, #32]
   63c94:	sub	r1, r1, #1
   63c98:	str	r1, [r0, #96]	; 0x60
   63c9c:	b	63bac <fputs@plt+0x527c4>
   63ca0:	mov	r0, r5
   63ca4:	bl	663e8 <fputs@plt+0x55000>
   63ca8:	cmp	r0, #0
   63cac:	bne	63bac <fputs@plt+0x527c4>
   63cb0:	add	r2, sp, #20
   63cb4:	mov	r0, r4
   63cb8:	mov	r1, r5
   63cbc:	bl	6244c <fputs@plt+0x51064>
   63cc0:	cmp	r9, #0
   63cc4:	mov	r2, r0
   63cc8:	mov	r0, r7
   63ccc:	mov	r1, #46	; 0x2e
   63cd0:	movwne	r9, #1
   63cd4:	str	r9, [sp]
   63cd8:	b	63ba4 <fputs@plt+0x527bc>
   63cdc:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   63ce0:	add	fp, sp, #24
   63ce4:	sub	sp, sp, #8
   63ce8:	mov	r9, r3
   63cec:	mov	r6, r2
   63cf0:	mov	r7, r1
   63cf4:	mov	r5, r0
   63cf8:	bl	60424 <fputs@plt+0x4f03c>
   63cfc:	ldr	r8, [fp, #8]
   63d00:	mov	r4, r0
   63d04:	cmp	r6, #2
   63d08:	bne	63d20 <fputs@plt+0x52938>
   63d0c:	ldr	r0, [r5, #416]	; 0x1a0
   63d10:	mov	r1, #1
   63d14:	cmp	r0, #0
   63d18:	moveq	r0, r5
   63d1c:	strb	r1, [r0, #21]
   63d20:	mov	r0, #0
   63d24:	mov	r1, #21
   63d28:	mov	r2, r7
   63d2c:	mov	r3, r6
   63d30:	str	r0, [sp]
   63d34:	mov	r0, r4
   63d38:	bl	49a20 <fputs@plt+0x38638>
   63d3c:	mov	r1, r0
   63d40:	mov	r0, r4
   63d44:	mov	r2, r9
   63d48:	mov	r3, r8
   63d4c:	bl	1d520 <fputs@plt+0xc138>
   63d50:	ldr	r0, [r4]
   63d54:	ldrb	r0, [r0, #69]	; 0x45
   63d58:	cmp	r0, #0
   63d5c:	bne	63d78 <fputs@plt+0x52990>
   63d60:	ldr	r2, [r4, #32]
   63d64:	ldr	r1, [r4, #4]
   63d68:	ldr	r0, [fp, #12]
   63d6c:	add	r2, r2, r2, lsl #2
   63d70:	add	r1, r1, r2, lsl #2
   63d74:	strb	r0, [r1, #-17]	; 0xffffffef
   63d78:	sub	sp, fp, #24
   63d7c:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   63d80:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   63d84:	add	fp, sp, #28
   63d88:	sub	sp, sp, #4
   63d8c:	ldr	r4, [fp, #8]
   63d90:	mov	r8, r3
   63d94:	mov	sl, r1
   63d98:	mov	r9, r0
   63d9c:	cmp	r3, #0
   63da0:	bmi	63db0 <fputs@plt+0x529c8>
   63da4:	ldrsh	r0, [sl, #32]
   63da8:	cmp	r0, r8
   63dac:	bne	63dc8 <fputs@plt+0x529e0>
   63db0:	mov	r0, #0
   63db4:	mov	r1, #103	; 0x67
   63db8:	mov	r3, r4
   63dbc:	str	r0, [sp]
   63dc0:	mov	r0, r9
   63dc4:	b	63e60 <fputs@plt+0x52a78>
   63dc8:	ldrb	r0, [sl, #42]	; 0x2a
   63dcc:	mov	r1, #153	; 0x99
   63dd0:	mov	r3, r8
   63dd4:	tst	r0, #16
   63dd8:	movweq	r1, #47	; 0x2f
   63ddc:	tst	r0, #32
   63de0:	beq	63e58 <fputs@plt+0x52a70>
   63de4:	ldr	r0, [sl, #8]
   63de8:	mov	ip, #0
   63dec:	cmp	r0, #0
   63df0:	beq	63e10 <fputs@plt+0x52a28>
   63df4:	ldrb	r3, [r0, #55]	; 0x37
   63df8:	and	r3, r3, #3
   63dfc:	cmp	r3, #2
   63e00:	beq	63e0c <fputs@plt+0x52a24>
   63e04:	ldr	r0, [r0, #20]
   63e08:	b	63dec <fputs@plt+0x52a04>
   63e0c:	mov	ip, r0
   63e10:	ldrh	r0, [ip, #52]	; 0x34
   63e14:	mvn	r3, #0
   63e18:	cmp	r0, #0
   63e1c:	beq	63e58 <fputs@plt+0x52a70>
   63e20:	ldr	r7, [ip, #4]
   63e24:	uxth	r5, r8
   63e28:	mov	lr, r4
   63e2c:	mov	r6, #0
   63e30:	ldrh	r4, [r7]
   63e34:	cmp	r4, r5
   63e38:	beq	63e50 <fputs@plt+0x52a68>
   63e3c:	add	r7, r7, #2
   63e40:	subs	r0, r0, #1
   63e44:	add	r6, r6, #65536	; 0x10000
   63e48:	bne	63e30 <fputs@plt+0x52a48>
   63e4c:	b	63e54 <fputs@plt+0x52a6c>
   63e50:	asr	r3, r6, #16
   63e54:	mov	r4, lr
   63e58:	mov	r0, r9
   63e5c:	str	r4, [sp]
   63e60:	bl	49a20 <fputs@plt+0x38638>
   63e64:	cmp	r8, #0
   63e68:	bmi	63e88 <fputs@plt+0x52aa0>
   63e6c:	mov	r0, r9
   63e70:	mov	r1, sl
   63e74:	mov	r2, r8
   63e78:	mov	r3, r4
   63e7c:	sub	sp, fp, #28
   63e80:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   63e84:	b	63f64 <fputs@plt+0x52b7c>
   63e88:	sub	sp, fp, #28
   63e8c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   63e90:	push	{r4, r5, r6, sl, fp, lr}
   63e94:	add	fp, sp, #16
   63e98:	ldr	r5, [r0]
   63e9c:	ldrb	r5, [r5, #64]	; 0x40
   63ea0:	tst	r5, #2
   63ea4:	popne	{r4, r5, r6, sl, fp, pc}
   63ea8:	mov	r4, #0
   63eac:	add	ip, r0, r4
   63eb0:	ldr	r5, [ip, #136]	; 0x88
   63eb4:	cmp	r5, #0
   63eb8:	beq	63f34 <fputs@plt+0x52b4c>
   63ebc:	add	r4, r4, #20
   63ec0:	cmp	r4, #200	; 0xc8
   63ec4:	bne	63eac <fputs@plt+0x52ac4>
   63ec8:	add	lr, r0, #140	; 0x8c
   63ecc:	mov	r4, #0
   63ed0:	mvn	r5, #-2147483648	; 0x80000000
   63ed4:	mvn	ip, #0
   63ed8:	ldr	r6, [lr], #20
   63edc:	cmp	r6, r5
   63ee0:	movlt	ip, r4
   63ee4:	add	r4, r4, #1
   63ee8:	movlt	r5, r6
   63eec:	cmp	r4, #10
   63ef0:	bne	63ed8 <fputs@plt+0x52af0>
   63ef4:	cmp	ip, #0
   63ef8:	bmi	63f30 <fputs@plt+0x52b48>
   63efc:	add	r6, ip, ip, lsl #2
   63f00:	ldr	r5, [r0, #108]	; 0x6c
   63f04:	add	r6, r0, r6, lsl #2
   63f08:	str	r3, [r6, #136]	; 0x88
   63f0c:	strh	r2, [r6, #128]	; 0x80
   63f10:	str	r1, [r6, #124]	; 0x7c
   63f14:	mov	r1, #0
   63f18:	strb	r1, [r6, #130]	; 0x82
   63f1c:	str	r5, [r6, #132]	; 0x84
   63f20:	ldr	r1, [r0, #112]	; 0x70
   63f24:	add	r2, r1, #1
   63f28:	str	r2, [r0, #112]	; 0x70
   63f2c:	str	r1, [r6, #140]	; 0x8c
   63f30:	pop	{r4, r5, r6, sl, fp, pc}
   63f34:	ldr	r4, [r0, #112]	; 0x70
   63f38:	ldr	r5, [r0, #108]	; 0x6c
   63f3c:	str	r3, [ip, #136]	; 0x88
   63f40:	strh	r2, [ip, #128]	; 0x80
   63f44:	str	r1, [ip, #124]	; 0x7c
   63f48:	mov	r1, #0
   63f4c:	strb	r1, [ip, #130]	; 0x82
   63f50:	add	r1, r4, #1
   63f54:	str	r5, [ip, #132]	; 0x84
   63f58:	str	r1, [r0, #112]	; 0x70
   63f5c:	str	r4, [ip, #140]	; 0x8c
   63f60:	pop	{r4, r5, r6, sl, fp, pc}
   63f64:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   63f68:	add	fp, sp, #24
   63f6c:	sub	sp, sp, #8
   63f70:	mov	r5, r0
   63f74:	ldr	r0, [r1, #12]
   63f78:	cmp	r0, #0
   63f7c:	bne	64000 <fputs@plt+0x52c18>
   63f80:	mov	r0, #0
   63f84:	mov	r8, r3
   63f88:	mov	r7, r1
   63f8c:	mov	r6, r2
   63f90:	add	r4, sp, #4
   63f94:	str	r0, [sp, #4]
   63f98:	ldr	r0, [r1, #4]
   63f9c:	add	r0, r0, r2, lsl #4
   63fa0:	ldrb	r3, [r0, #13]
   63fa4:	ldr	r1, [r0, #4]
   63fa8:	ldr	r0, [r5]
   63fac:	ldrb	r2, [r0, #66]	; 0x42
   63fb0:	str	r4, [sp]
   63fb4:	bl	64008 <fputs@plt+0x52c20>
   63fb8:	ldr	r2, [sp, #4]
   63fbc:	cmp	r2, #0
   63fc0:	movne	r0, r5
   63fc4:	mvnne	r1, #0
   63fc8:	mvnne	r3, #7
   63fcc:	blne	1d520 <fputs@plt+0xc138>
   63fd0:	ldr	r0, [r7, #4]
   63fd4:	add	r0, r0, r6, lsl #4
   63fd8:	ldrb	r0, [r0, #13]
   63fdc:	cmp	r0, #69	; 0x45
   63fe0:	bne	64000 <fputs@plt+0x52c18>
   63fe4:	mov	r0, #0
   63fe8:	mov	r1, #39	; 0x27
   63fec:	mov	r2, r8
   63ff0:	mov	r3, #0
   63ff4:	str	r0, [sp]
   63ff8:	mov	r0, r5
   63ffc:	bl	49a20 <fputs@plt+0x38638>
   64000:	sub	sp, fp, #24
   64004:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   64008:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   6400c:	add	fp, sp, #28
   64010:	sub	sp, sp, #20
   64014:	mov	r5, r0
   64018:	ldr	r0, [fp, #8]
   6401c:	mov	r7, #0
   64020:	cmp	r1, #0
   64024:	str	r7, [sp, #16]
   64028:	beq	640c4 <fputs@plt+0x52cdc>
   6402c:	mov	r9, r3
   64030:	mov	r8, r2
   64034:	mov	r6, r1
   64038:	b	64040 <fputs@plt+0x52c58>
   6403c:	ldr	r6, [r6, #12]
   64040:	ldrb	sl, [r6]
   64044:	cmp	sl, #156	; 0x9c
   64048:	cmpne	sl, #159	; 0x9f
   6404c:	beq	6403c <fputs@plt+0x52c54>
   64050:	cmp	sl, #157	; 0x9d
   64054:	ldrbeq	sl, [r6, #38]	; 0x26
   64058:	cmp	sl, #155	; 0x9b
   6405c:	beq	640cc <fputs@plt+0x52ce4>
   64060:	cmp	sl, #38	; 0x26
   64064:	bne	640f4 <fputs@plt+0x52d0c>
   64068:	ldr	r0, [r6, #8]
   6406c:	mov	r1, #0
   64070:	bl	62238 <fputs@plt+0x50e50>
   64074:	ldr	r1, [r6, #12]
   64078:	ldr	r6, [fp, #8]
   6407c:	mov	r4, r0
   64080:	mov	r0, r5
   64084:	mov	r2, r8
   64088:	mov	r3, r4
   6408c:	str	r6, [sp]
   64090:	bl	64008 <fputs@plt+0x52c20>
   64094:	mov	r7, r0
   64098:	ldr	r0, [r6]
   6409c:	cmp	r0, #0
   640a0:	beq	644c8 <fputs@plt+0x530e0>
   640a4:	mov	r1, r4
   640a8:	mov	r2, #1
   640ac:	bl	3e370 <fputs@plt+0x2cf88>
   640b0:	ldr	r0, [r6]
   640b4:	mov	r1, r9
   640b8:	mov	r2, #1
   640bc:	bl	3e2e8 <fputs@plt+0x2cf00>
   640c0:	b	644c8 <fputs@plt+0x530e0>
   640c4:	str	r7, [r0]
   640c8:	b	644c8 <fputs@plt+0x530e0>
   640cc:	ldr	r6, [r6, #12]
   640d0:	ldrb	sl, [r6]
   640d4:	and	r0, sl, #254	; 0xfe
   640d8:	cmp	r0, #132	; 0x84
   640dc:	bne	64194 <fputs@plt+0x52dac>
   640e0:	movw	r1, #64661	; 0xfc95
   640e4:	mvn	r7, #0
   640e8:	mvn	r2, #0
   640ec:	movt	r1, #8
   640f0:	b	64104 <fputs@plt+0x52d1c>
   640f4:	movw	r1, #38315	; 0x95ab
   640f8:	mov	r2, #0
   640fc:	mov	r7, #1
   64100:	movt	r1, #8
   64104:	mov	r4, #0
   64108:	cmp	sl, #131	; 0x83
   6410c:	ble	6413c <fputs@plt+0x52d54>
   64110:	sub	r0, sl, #132	; 0x84
   64114:	cmp	r0, #2
   64118:	bcc	64170 <fputs@plt+0x52d88>
   6411c:	cmp	sl, #134	; 0x86
   64120:	beq	642b0 <fputs@plt+0x52ec8>
   64124:	cmp	sl, #155	; 0x9b
   64128:	ldr	sl, [fp, #8]
   6412c:	mov	r7, #0
   64130:	bne	644c4 <fputs@plt+0x530dc>
   64134:	ldr	r6, [r6, #12]
   64138:	b	64198 <fputs@plt+0x52db0>
   6413c:	cmp	sl, #97	; 0x61
   64140:	beq	64170 <fputs@plt+0x52d88>
   64144:	cmp	sl, #101	; 0x65
   64148:	ldr	sl, [fp, #8]
   6414c:	mov	r7, #0
   64150:	bne	644c4 <fputs@plt+0x530dc>
   64154:	cmp	r5, #0
   64158:	beq	64330 <fputs@plt+0x52f48>
   6415c:	mov	r0, r5
   64160:	mov	r2, #40	; 0x28
   64164:	mov	r3, #0
   64168:	bl	238e0 <fputs@plt+0x124f8>
   6416c:	b	6433c <fputs@plt+0x52f54>
   64170:	cmp	r5, #0
   64174:	str	r1, [sp, #12]
   64178:	str	r2, [sp, #8]
   6417c:	beq	64218 <fputs@plt+0x52e30>
   64180:	mov	r0, r5
   64184:	mov	r2, #40	; 0x28
   64188:	mov	r3, #0
   6418c:	bl	238e0 <fputs@plt+0x124f8>
   64190:	b	64224 <fputs@plt+0x52e3c>
   64194:	ldr	sl, [fp, #8]
   64198:	add	r0, sp, #16
   6419c:	mov	r1, r6
   641a0:	mov	r2, r8
   641a4:	mov	r3, r9
   641a8:	str	r0, [sp]
   641ac:	mov	r0, r5
   641b0:	bl	64008 <fputs@plt+0x52c20>
   641b4:	ldr	r4, [sp, #16]
   641b8:	mov	r7, #0
   641bc:	cmp	r0, #0
   641c0:	bne	644c4 <fputs@plt+0x530dc>
   641c4:	cmp	r4, #0
   641c8:	beq	644c4 <fputs@plt+0x530dc>
   641cc:	mov	r0, r4
   641d0:	bl	407b4 <fputs@plt+0x2f3cc>
   641d4:	ldrh	r0, [r4, #8]
   641d8:	tst	r0, #8
   641dc:	bne	64300 <fputs@plt+0x52f18>
   641e0:	ldr	r1, [r4, #4]
   641e4:	ldr	r2, [r4]
   641e8:	eor	r3, r1, #-2147483648	; 0x80000000
   641ec:	orrs	r3, r2, r3
   641f0:	bne	64310 <fputs@plt+0x52f28>
   641f4:	movw	r1, #0
   641f8:	and	r0, r0, #15872	; 0x3e00
   641fc:	mov	r2, #0
   64200:	movt	r1, #17376	; 0x43e0
   64204:	orr	r0, r0, #8
   64208:	str	r2, [r4]
   6420c:	str	r1, [r4, #4]
   64210:	strh	r0, [r4, #8]
   64214:	b	6431c <fputs@plt+0x52f34>
   64218:	mov	r0, #40	; 0x28
   6421c:	mov	r1, #0
   64220:	bl	1438c <fputs@plt+0x2fa4>
   64224:	mov	r4, r0
   64228:	cmp	r0, #0
   6422c:	beq	64418 <fputs@plt+0x53030>
   64230:	vmov.i32	q8, #0	; 0x00000000
   64234:	mov	r0, #36	; 0x24
   64238:	mov	r1, r4
   6423c:	str	r5, [r4, #32]
   64240:	vst1.8	{d16-d17}, [r1], r0
   64244:	mov	r0, #0
   64248:	str	r0, [r1]
   6424c:	mov	r0, #1
   64250:	strh	r0, [r4, #8]
   64254:	add	r0, r4, #16
   64258:	vst1.8	{d16-d17}, [r0]
   6425c:	str	r4, [sp, #16]
   64260:	ldrb	r0, [r6, #5]
   64264:	tst	r0, #4
   64268:	bne	642cc <fputs@plt+0x52ee4>
   6426c:	ldr	r3, [r6, #8]
   64270:	ldr	r2, [sp, #12]
   64274:	movw	r1, #64656	; 0xfc90
   64278:	mov	r0, r5
   6427c:	movt	r1, #8
   64280:	bl	1d370 <fputs@plt+0xbf88>
   64284:	cmp	r0, #0
   64288:	beq	6441c <fputs@plt+0x53034>
   6428c:	mov	r1, r0
   64290:	movw	r0, #17696	; 0x4520
   64294:	mvn	r2, #0
   64298:	mov	r3, #1
   6429c:	movt	r0, #1
   642a0:	str	r0, [sp]
   642a4:	mov	r0, r4
   642a8:	bl	1a320 <fputs@plt+0x8f38>
   642ac:	b	6447c <fputs@plt+0x53094>
   642b0:	cmp	r5, #0
   642b4:	beq	6437c <fputs@plt+0x52f94>
   642b8:	mov	r0, r5
   642bc:	mov	r2, #40	; 0x28
   642c0:	mov	r3, #0
   642c4:	bl	238e0 <fputs@plt+0x124f8>
   642c8:	b	64388 <fputs@plt+0x52fa0>
   642cc:	ldr	r0, [r6, #8]
   642d0:	umull	r2, r1, r7, r0
   642d4:	asr	r3, r0, #31
   642d8:	mla	r1, r7, r3, r1
   642dc:	ldr	r3, [sp, #8]
   642e0:	mla	r3, r3, r0, r1
   642e4:	ldrh	r0, [r4, #8]
   642e8:	movw	r1, #9312	; 0x2460
   642ec:	tst	r0, r1
   642f0:	beq	64470 <fputs@plt+0x53088>
   642f4:	mov	r0, r4
   642f8:	bl	34bc8 <fputs@plt+0x237e0>
   642fc:	b	6447c <fputs@plt+0x53094>
   64300:	vldr	d16, [r4]
   64304:	vneg.f64	d16, d16
   64308:	vstr	d16, [r4]
   6430c:	b	6431c <fputs@plt+0x52f34>
   64310:	rsbs	r0, r2, #0
   64314:	rsc	r1, r1, #0
   64318:	strd	r0, [r4]
   6431c:	mov	r0, r4
   64320:	mov	r1, r9
   64324:	mov	r2, r8
   64328:	bl	3e2e8 <fputs@plt+0x2cf00>
   6432c:	b	644c4 <fputs@plt+0x530dc>
   64330:	mov	r0, #40	; 0x28
   64334:	mov	r1, #0
   64338:	bl	1438c <fputs@plt+0x2fa4>
   6433c:	mov	r4, r0
   64340:	cmp	r0, #0
   64344:	beq	64418 <fputs@plt+0x53030>
   64348:	vmov.i32	q8, #0	; 0x00000000
   6434c:	mov	r0, #36	; 0x24
   64350:	mov	r1, r4
   64354:	str	r5, [r4, #32]
   64358:	mov	r7, #0
   6435c:	vst1.8	{d16-d17}, [r1], r0
   64360:	mov	r0, #1
   64364:	str	r7, [r1]
   64368:	strh	r0, [r4, #8]
   6436c:	add	r0, r4, #16
   64370:	vst1.8	{d16-d17}, [r0]
   64374:	str	r4, [sp, #16]
   64378:	b	644c4 <fputs@plt+0x530dc>
   6437c:	mov	r0, #40	; 0x28
   64380:	mov	r1, #0
   64384:	bl	1438c <fputs@plt+0x2fa4>
   64388:	ldr	sl, [fp, #8]
   6438c:	mov	r4, r0
   64390:	cmp	r0, #0
   64394:	beq	64418 <fputs@plt+0x53030>
   64398:	vmov.i32	q8, #0	; 0x00000000
   6439c:	mov	r0, #36	; 0x24
   643a0:	mov	r1, r4
   643a4:	str	r5, [r4, #32]
   643a8:	mov	r7, #0
   643ac:	vst1.8	{d16-d17}, [r1], r0
   643b0:	mov	r0, #1
   643b4:	str	r7, [r1]
   643b8:	strh	r0, [r4, #8]
   643bc:	add	r0, r4, #16
   643c0:	vst1.8	{d16-d17}, [r0]
   643c4:	str	r4, [sp, #16]
   643c8:	ldr	r0, [r6, #8]
   643cc:	add	r6, r0, #2
   643d0:	mov	r0, r6
   643d4:	bl	11220 <strlen@plt>
   643d8:	bic	r0, r0, #-1073741824	; 0xc0000000
   643dc:	mov	r1, r6
   643e0:	sub	r8, r0, #1
   643e4:	mov	r0, r5
   643e8:	mov	r2, r8
   643ec:	bl	621ac <fputs@plt+0x50dc4>
   643f0:	mov	r1, r0
   643f4:	movw	r0, #17696	; 0x4520
   643f8:	mov	r3, #0
   643fc:	movt	r0, #1
   64400:	str	r0, [sp]
   64404:	add	r0, r8, r8, lsr #31
   64408:	asr	r2, r0, #1
   6440c:	mov	r0, r4
   64410:	bl	1a320 <fputs@plt+0x8f38>
   64414:	b	644c4 <fputs@plt+0x530dc>
   64418:	str	r4, [sp, #16]
   6441c:	ldrb	r0, [r5, #69]	; 0x45
   64420:	cmp	r0, #0
   64424:	bne	64454 <fputs@plt+0x5306c>
   64428:	ldrb	r0, [r5, #70]	; 0x46
   6442c:	cmp	r0, #0
   64430:	bne	64454 <fputs@plt+0x5306c>
   64434:	mov	r0, #1
   64438:	strb	r0, [r5, #69]	; 0x45
   6443c:	ldr	r1, [r5, #164]	; 0xa4
   64440:	cmp	r1, #1
   64444:	strge	r0, [r5, #248]	; 0xf8
   64448:	ldr	r0, [r5, #256]	; 0x100
   6444c:	add	r0, r0, #1
   64450:	str	r0, [r5, #256]	; 0x100
   64454:	mov	r0, r5
   64458:	mov	r1, #0
   6445c:	bl	13dc4 <fputs@plt+0x29dc>
   64460:	mov	r0, r4
   64464:	bl	1a120 <fputs@plt+0x8d38>
   64468:	mov	r7, #7
   6446c:	b	644c8 <fputs@plt+0x530e0>
   64470:	mov	r0, #4
   64474:	strh	r0, [r4, #8]
   64478:	strd	r2, [r4]
   6447c:	orr	r1, sl, #1
   64480:	eor	r0, r9, #65	; 0x41
   64484:	mov	r2, #1
   64488:	eor	r1, r1, #133	; 0x85
   6448c:	orrs	r0, r0, r1
   64490:	mov	r0, r4
   64494:	movweq	r9, #67	; 0x43
   64498:	mov	r1, r9
   6449c:	bl	3e2e8 <fputs@plt+0x2cf00>
   644a0:	ldrh	r0, [r4, #8]
   644a4:	ldr	sl, [fp, #8]
   644a8:	mov	r7, #0
   644ac:	tst	r0, #12
   644b0:	bicne	r0, r0, #2
   644b4:	strhne	r0, [r4, #8]
   644b8:	cmp	r8, #1
   644bc:	andsne	r0, r0, #2
   644c0:	bne	644d4 <fputs@plt+0x530ec>
   644c4:	str	r4, [sl]
   644c8:	mov	r0, r7
   644cc:	sub	sp, fp, #28
   644d0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   644d4:	ldrb	r0, [r4, #10]
   644d8:	cmp	r0, r8
   644dc:	beq	644c4 <fputs@plt+0x530dc>
   644e0:	mov	r0, r4
   644e4:	mov	r1, r8
   644e8:	bl	33cf8 <fputs@plt+0x22910>
   644ec:	mov	r7, r0
   644f0:	b	644c4 <fputs@plt+0x530dc>
   644f4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   644f8:	add	fp, sp, #28
   644fc:	sub	sp, sp, #4
   64500:	mov	r4, r0
   64504:	ldr	r0, [r0]
   64508:	mov	r6, r3
   6450c:	mov	r8, r2
   64510:	mov	r2, #8
   64514:	mov	r3, #0
   64518:	mov	r9, r1
   6451c:	mov	sl, #0
   64520:	bl	238e0 <fputs@plt+0x124f8>
   64524:	ldr	r5, [fp, #8]
   64528:	mov	r7, r0
   6452c:	cmp	r0, #0
   64530:	beq	64544 <fputs@plt+0x5315c>
   64534:	ldr	r0, [r6]
   64538:	ldr	r1, [r6, #4]
   6453c:	str	r1, [r7, #4]
   64540:	str	r0, [r7]
   64544:	mov	r0, r4
   64548:	mov	r1, r9
   6454c:	mov	r2, #0
   64550:	mov	r3, r8
   64554:	str	sl, [sp]
   64558:	bl	49a20 <fputs@plt+0x38638>
   6455c:	mov	r1, r0
   64560:	mov	r0, r4
   64564:	mov	r2, r7
   64568:	mov	r3, r5
   6456c:	sub	sp, fp, #28
   64570:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   64574:	b	1d520 <fputs@plt+0xc138>
   64578:	push	{fp, lr}
   6457c:	mov	fp, sp
   64580:	sub	sp, sp, #32
   64584:	vmov.i32	q8, #0	; 0x00000000
   64588:	mov	r1, r0
   6458c:	mov	r0, #24
   64590:	mov	r2, sp
   64594:	cmp	r1, #0
   64598:	vst1.64	{d16-d17}, [r2], r0
   6459c:	mov	r0, #0
   645a0:	str	r0, [r2]
   645a4:	movw	r2, #18672	; 0x48f0
   645a8:	str	r0, [sp, #16]
   645ac:	mov	r0, #2
   645b0:	movt	r2, #6
   645b4:	str	r0, [sp, #20]
   645b8:	str	r2, [sp, #8]
   645bc:	movw	r2, #18500	; 0x4844
   645c0:	movt	r2, #6
   645c4:	str	r2, [sp, #4]
   645c8:	beq	645d8 <fputs@plt+0x531f0>
   645cc:	mov	r0, sp
   645d0:	bl	64900 <fputs@plt+0x53518>
   645d4:	ldrb	r0, [sp, #20]
   645d8:	mov	sp, fp
   645dc:	pop	{fp, pc}
   645e0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   645e4:	add	fp, sp, #28
   645e8:	sub	sp, sp, #4
   645ec:	mov	r6, r1
   645f0:	cmp	r0, #0
   645f4:	mov	r5, r0
   645f8:	cmpne	r6, #0
   645fc:	bne	64610 <fputs@plt+0x53228>
   64600:	subs	r0, r6, r5
   64604:	movwne	r0, #1
   64608:	lsl	r7, r0, #1
   6460c:	b	64758 <fputs@plt+0x53370>
   64610:	ldr	r4, [r5, #4]
   64614:	ldr	r8, [r6, #4]
   64618:	orr	sl, r8, r4
   6461c:	tst	sl, #1024	; 0x400
   64620:	bne	646e4 <fputs@plt+0x532fc>
   64624:	ldrb	r9, [r6]
   64628:	ldrb	r3, [r5]
   6462c:	cmp	r3, r9
   64630:	bne	64708 <fputs@plt+0x53320>
   64634:	orr	r0, r3, #2
   64638:	cmp	r0, #154	; 0x9a
   6463c:	bne	64764 <fputs@plt+0x5337c>
   64640:	eor	r0, r8, r4
   64644:	mov	r7, #2
   64648:	tst	r0, #16
   6464c:	bne	64758 <fputs@plt+0x53370>
   64650:	tst	sl, #16384	; 0x4000
   64654:	bne	646dc <fputs@plt+0x532f4>
   64658:	tst	sl, #2048	; 0x800
   6465c:	bne	64758 <fputs@plt+0x53370>
   64660:	ldr	r1, [r6, #12]
   64664:	ldr	r0, [r5, #12]
   64668:	mov	r8, r3
   6466c:	mov	r4, r2
   64670:	bl	645e0 <fputs@plt+0x531f8>
   64674:	cmp	r0, #0
   64678:	bne	64758 <fputs@plt+0x53370>
   6467c:	ldr	r1, [r6, #16]
   64680:	ldr	r0, [r5, #16]
   64684:	mov	r2, r4
   64688:	bl	645e0 <fputs@plt+0x531f8>
   6468c:	cmp	r0, #0
   64690:	bne	64758 <fputs@plt+0x53370>
   64694:	ldr	r1, [r6, #20]
   64698:	ldr	r0, [r5, #20]
   6469c:	mov	r2, r4
   646a0:	bl	64be4 <fputs@plt+0x537fc>
   646a4:	cmp	r0, #0
   646a8:	bne	64758 <fputs@plt+0x53370>
   646ac:	tst	sl, #8192	; 0x2000
   646b0:	bne	646dc <fputs@plt+0x532f4>
   646b4:	cmp	r8, #97	; 0x61
   646b8:	beq	646dc <fputs@plt+0x532f4>
   646bc:	ldrh	r0, [r6, #32]
   646c0:	ldrh	r1, [r5, #32]
   646c4:	cmp	r1, r0
   646c8:	bne	64758 <fputs@plt+0x53370>
   646cc:	ldr	r0, [r6, #28]
   646d0:	ldr	r1, [r5, #28]
   646d4:	cmp	r1, r0
   646d8:	bne	647c4 <fputs@plt+0x533dc>
   646dc:	mov	r7, #0
   646e0:	b	64758 <fputs@plt+0x53370>
   646e4:	and	r0, r4, r8
   646e8:	tst	r0, #1024	; 0x400
   646ec:	beq	64754 <fputs@plt+0x5336c>
   646f0:	ldr	r0, [r6, #8]
   646f4:	ldr	r1, [r5, #8]
   646f8:	mov	r7, #0
   646fc:	cmp	r1, r0
   64700:	bne	64754 <fputs@plt+0x5336c>
   64704:	b	64758 <fputs@plt+0x53370>
   64708:	cmp	r3, #95	; 0x5f
   6470c:	bne	64730 <fputs@plt+0x53348>
   64710:	ldr	r0, [r5, #12]
   64714:	mov	r1, r6
   64718:	mov	r4, r2
   6471c:	bl	645e0 <fputs@plt+0x531f8>
   64720:	mov	r2, r4
   64724:	mov	r7, #1
   64728:	cmp	r0, #2
   6472c:	blt	64758 <fputs@plt+0x53370>
   64730:	cmp	r9, #95	; 0x5f
   64734:	bne	64754 <fputs@plt+0x5336c>
   64738:	ldr	r1, [r6, #12]
   6473c:	mov	r0, r5
   64740:	bl	645e0 <fputs@plt+0x531f8>
   64744:	cmp	r0, #2
   64748:	mov	r7, #1
   6474c:	movge	r7, #2
   64750:	b	64758 <fputs@plt+0x53370>
   64754:	mov	r7, #2
   64758:	mov	r0, r7
   6475c:	sub	sp, fp, #28
   64760:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   64764:	ldr	r0, [r5, #8]
   64768:	cmp	r0, #0
   6476c:	beq	64640 <fputs@plt+0x53258>
   64770:	ldr	r1, [r6, #8]
   64774:	mov	r9, r3
   64778:	cmp	r3, #151	; 0x97
   6477c:	str	r2, [sp]
   64780:	bne	647a0 <fputs@plt+0x533b8>
   64784:	bl	1606c <fputs@plt+0x4c84>
   64788:	ldr	r2, [sp]
   6478c:	mov	r7, #2
   64790:	cmp	r0, #0
   64794:	mov	r3, r9
   64798:	bne	64758 <fputs@plt+0x53370>
   6479c:	b	64640 <fputs@plt+0x53258>
   647a0:	bl	113c4 <strcmp@plt>
   647a4:	ldr	r2, [sp]
   647a8:	cmp	r0, #0
   647ac:	mov	r3, r9
   647b0:	beq	64640 <fputs@plt+0x53258>
   647b4:	cmp	r3, #95	; 0x5f
   647b8:	mov	r7, #2
   647bc:	movweq	r7, #1
   647c0:	b	64758 <fputs@plt+0x53370>
   647c4:	cmp	r1, r4
   647c8:	bne	64758 <fputs@plt+0x53370>
   647cc:	cmn	r0, #1
   647d0:	movle	r7, #0
   647d4:	b	64758 <fputs@plt+0x53370>
   647d8:	push	{r4, r5, r6, r7, fp, lr}
   647dc:	add	fp, sp, #16
   647e0:	mov	r4, r0
   647e4:	ldr	r0, [r0]
   647e8:	mov	r5, r3
   647ec:	mov	r6, r2
   647f0:	mov	r2, #0
   647f4:	mov	r3, #0
   647f8:	ldr	r7, [r4, #324]	; 0x144
   647fc:	bl	64c78 <fputs@plt+0x53890>
   64800:	mov	r2, r0
   64804:	mov	r0, r4
   64808:	mov	r1, r7
   6480c:	bl	57450 <fputs@plt+0x46068>
   64810:	cmp	r0, #0
   64814:	beq	6483c <fputs@plt+0x53454>
   64818:	ldm	r0, {r1, r2}
   6481c:	and	r3, r5, #1
   64820:	add	r1, r1, r1, lsl #2
   64824:	add	r1, r2, r1, lsl #2
   64828:	str	r6, [r1, #-4]
   6482c:	ldrb	r2, [r1, #-7]
   64830:	and	r2, r2, #251	; 0xfb
   64834:	orr	r2, r2, r3, lsl #2
   64838:	strb	r2, [r1, #-7]
   6483c:	str	r0, [r4, #324]	; 0x144
   64840:	pop	{r4, r5, r6, r7, fp, pc}
   64844:	ldrb	r3, [r0, #20]
   64848:	mov	ip, r0
   6484c:	cmp	r3, #2
   64850:	bne	64860 <fputs@plt+0x53478>
   64854:	ldrb	r0, [r1, #4]
   64858:	tst	r0, #1
   6485c:	bne	648e0 <fputs@plt+0x534f8>
   64860:	ldrb	r2, [r1]
   64864:	mov	r0, #0
   64868:	cmp	r2, #151	; 0x97
   6486c:	bgt	648a0 <fputs@plt+0x534b8>
   64870:	cmp	r2, #27
   64874:	beq	648ac <fputs@plt+0x534c4>
   64878:	cmp	r2, #135	; 0x87
   6487c:	beq	648c8 <fputs@plt+0x534e0>
   64880:	cmp	r2, #151	; 0x97
   64884:	bne	6489c <fputs@plt+0x534b4>
   64888:	cmp	r3, #3
   6488c:	bhi	6489c <fputs@plt+0x534b4>
   64890:	ldrb	r1, [r1, #6]
   64894:	tst	r1, #8
   64898:	beq	648e0 <fputs@plt+0x534f8>
   6489c:	bx	lr
   648a0:	sub	r2, r2, #152	; 0x98
   648a4:	cmp	r2, #3
   648a8:	bxcs	lr
   648ac:	cmp	r3, #3
   648b0:	bne	648e0 <fputs@plt+0x534f8>
   648b4:	ldr	r2, [ip, #24]
   648b8:	ldr	r1, [r1, #28]
   648bc:	cmp	r1, r2
   648c0:	beq	6489c <fputs@plt+0x534b4>
   648c4:	b	648e0 <fputs@plt+0x534f8>
   648c8:	cmp	r3, #4
   648cc:	beq	648e0 <fputs@plt+0x534f8>
   648d0:	cmp	r3, #5
   648d4:	moveq	r2, #101	; 0x65
   648d8:	strbeq	r2, [r1]
   648dc:	bx	lr
   648e0:	mov	r0, #0
   648e4:	strb	r0, [ip, #20]
   648e8:	mov	r0, #2
   648ec:	bx	lr
   648f0:	mov	r1, #0
   648f4:	strb	r1, [r0, #20]
   648f8:	mov	r0, #2
   648fc:	bx	lr
   64900:	push	{r4, r5, r6, sl, fp, lr}
   64904:	add	fp, sp, #16
   64908:	ldr	r2, [r0, #4]
   6490c:	mov	r6, r1
   64910:	mov	r5, r0
   64914:	blx	r2
   64918:	mov	r4, r0
   6491c:	cmp	r0, #0
   64920:	bne	64958 <fputs@plt+0x53570>
   64924:	ldrb	r0, [r6, #5]
   64928:	tst	r0, #64	; 0x40
   6492c:	bne	64958 <fputs@plt+0x53570>
   64930:	ldr	r1, [r6, #12]
   64934:	cmp	r1, #0
   64938:	beq	64960 <fputs@plt+0x53578>
   6493c:	mov	r0, r5
   64940:	bl	64900 <fputs@plt+0x53518>
   64944:	mov	r1, r0
   64948:	mov	r0, #2
   6494c:	cmp	r1, #0
   64950:	beq	64960 <fputs@plt+0x53578>
   64954:	pop	{r4, r5, r6, sl, fp, pc}
   64958:	and	r0, r4, #2
   6495c:	pop	{r4, r5, r6, sl, fp, pc}
   64960:	ldr	r1, [r6, #16]
   64964:	cmp	r1, #0
   64968:	beq	64984 <fputs@plt+0x5359c>
   6496c:	mov	r0, r5
   64970:	bl	64900 <fputs@plt+0x53518>
   64974:	mov	r1, r0
   64978:	mov	r0, #2
   6497c:	cmp	r1, #0
   64980:	popne	{r4, r5, r6, sl, fp, pc}
   64984:	ldrb	r0, [r6, #5]
   64988:	tst	r0, #8
   6498c:	bne	649a0 <fputs@plt+0x535b8>
   64990:	ldr	r1, [r6, #20]
   64994:	mov	r0, r5
   64998:	bl	64b80 <fputs@plt+0x53798>
   6499c:	b	649ac <fputs@plt+0x535c4>
   649a0:	ldr	r1, [r6, #20]
   649a4:	mov	r0, r5
   649a8:	bl	649c0 <fputs@plt+0x535d8>
   649ac:	mov	r1, r0
   649b0:	mov	r0, #2
   649b4:	cmp	r1, #0
   649b8:	andeq	r0, r4, #2
   649bc:	pop	{r4, r5, r6, sl, fp, pc}
   649c0:	push	{r4, r5, r6, r7, fp, lr}
   649c4:	add	fp, sp, #16
   649c8:	mov	r4, r0
   649cc:	mov	r0, #0
   649d0:	cmp	r1, #0
   649d4:	beq	64b7c <fputs@plt+0x53794>
   649d8:	ldr	r2, [r4, #8]
   649dc:	mov	r5, r1
   649e0:	cmp	r2, #0
   649e4:	bne	649f4 <fputs@plt+0x5360c>
   649e8:	ldr	r1, [r4, #12]
   649ec:	cmp	r1, #0
   649f0:	beq	64b7c <fputs@plt+0x53794>
   649f4:	ldr	r0, [r4, #16]
   649f8:	add	r0, r0, #1
   649fc:	str	r0, [r4, #16]
   64a00:	cmp	r2, #0
   64a04:	beq	64a1c <fputs@plt+0x53634>
   64a08:	mov	r0, r4
   64a0c:	mov	r1, r5
   64a10:	blx	r2
   64a14:	cmp	r0, #0
   64a18:	bne	64b6c <fputs@plt+0x53784>
   64a1c:	ldr	r1, [r5]
   64a20:	mov	r0, r4
   64a24:	bl	64b80 <fputs@plt+0x53798>
   64a28:	cmp	r0, #0
   64a2c:	bne	64b54 <fputs@plt+0x5376c>
   64a30:	ldr	r1, [r5, #32]
   64a34:	cmp	r1, #0
   64a38:	beq	64a4c <fputs@plt+0x53664>
   64a3c:	mov	r0, r4
   64a40:	bl	64900 <fputs@plt+0x53518>
   64a44:	cmp	r0, #0
   64a48:	bne	64b54 <fputs@plt+0x5376c>
   64a4c:	ldr	r1, [r5, #36]	; 0x24
   64a50:	mov	r0, r4
   64a54:	bl	64b80 <fputs@plt+0x53798>
   64a58:	cmp	r0, #0
   64a5c:	bne	64b54 <fputs@plt+0x5376c>
   64a60:	ldr	r1, [r5, #40]	; 0x28
   64a64:	cmp	r1, #0
   64a68:	beq	64a7c <fputs@plt+0x53694>
   64a6c:	mov	r0, r4
   64a70:	bl	64900 <fputs@plt+0x53518>
   64a74:	cmp	r0, #0
   64a78:	bne	64b54 <fputs@plt+0x5376c>
   64a7c:	ldr	r1, [r5, #44]	; 0x2c
   64a80:	mov	r0, r4
   64a84:	bl	64b80 <fputs@plt+0x53798>
   64a88:	cmp	r0, #0
   64a8c:	bne	64b54 <fputs@plt+0x5376c>
   64a90:	ldr	r1, [r5, #56]	; 0x38
   64a94:	cmp	r1, #0
   64a98:	beq	64aac <fputs@plt+0x536c4>
   64a9c:	mov	r0, r4
   64aa0:	bl	64900 <fputs@plt+0x53518>
   64aa4:	cmp	r0, #0
   64aa8:	bne	64b54 <fputs@plt+0x5376c>
   64aac:	ldr	r1, [r5, #60]	; 0x3c
   64ab0:	cmp	r1, #0
   64ab4:	beq	64ac8 <fputs@plt+0x536e0>
   64ab8:	mov	r0, r4
   64abc:	bl	64900 <fputs@plt+0x53518>
   64ac0:	cmp	r0, #0
   64ac4:	bne	64b54 <fputs@plt+0x5376c>
   64ac8:	ldr	r0, [r5, #28]
   64acc:	cmp	r0, #0
   64ad0:	beq	64b28 <fputs@plt+0x53740>
   64ad4:	ldr	r6, [r0]
   64ad8:	cmp	r6, #1
   64adc:	blt	64b28 <fputs@plt+0x53740>
   64ae0:	add	r7, r0, #45	; 0x2d
   64ae4:	ldr	r1, [r7, #-17]	; 0xffffffef
   64ae8:	mov	r0, r4
   64aec:	bl	649c0 <fputs@plt+0x535d8>
   64af0:	cmp	r0, #0
   64af4:	bne	64b54 <fputs@plt+0x5376c>
   64af8:	ldrb	r0, [r7]
   64afc:	tst	r0, #4
   64b00:	beq	64b18 <fputs@plt+0x53730>
   64b04:	ldr	r1, [r7, #27]
   64b08:	mov	r0, r4
   64b0c:	bl	64b80 <fputs@plt+0x53798>
   64b10:	cmp	r0, #0
   64b14:	bne	64b54 <fputs@plt+0x5376c>
   64b18:	sub	r6, r6, #1
   64b1c:	add	r7, r7, #72	; 0x48
   64b20:	cmp	r6, #0
   64b24:	bgt	64ae4 <fputs@plt+0x536fc>
   64b28:	ldr	r2, [r4, #12]
   64b2c:	cmp	r2, #0
   64b30:	beq	64b40 <fputs@plt+0x53758>
   64b34:	mov	r0, r4
   64b38:	mov	r1, r5
   64b3c:	blx	r2
   64b40:	ldr	r5, [r5, #48]	; 0x30
   64b44:	cmp	r5, #0
   64b48:	beq	64b68 <fputs@plt+0x53780>
   64b4c:	ldr	r2, [r4, #8]
   64b50:	b	64a00 <fputs@plt+0x53618>
   64b54:	ldr	r0, [r4, #16]
   64b58:	sub	r0, r0, #1
   64b5c:	str	r0, [r4, #16]
   64b60:	mov	r0, #2
   64b64:	pop	{r4, r5, r6, r7, fp, pc}
   64b68:	mov	r0, #0
   64b6c:	ldr	r1, [r4, #16]
   64b70:	and	r0, r0, #2
   64b74:	sub	r1, r1, #1
   64b78:	str	r1, [r4, #16]
   64b7c:	pop	{r4, r5, r6, r7, fp, pc}
   64b80:	push	{r4, r5, r6, r7, fp, lr}
   64b84:	add	fp, sp, #16
   64b88:	mov	r4, #0
   64b8c:	cmp	r1, #0
   64b90:	beq	64bdc <fputs@plt+0x537f4>
   64b94:	ldr	r6, [r1]
   64b98:	cmp	r6, #1
   64b9c:	blt	64bdc <fputs@plt+0x537f4>
   64ba0:	ldr	r7, [r1, #4]
   64ba4:	mov	r5, r0
   64ba8:	ldr	r1, [r7]
   64bac:	cmp	r1, #0
   64bb0:	beq	64bc4 <fputs@plt+0x537dc>
   64bb4:	mov	r0, r5
   64bb8:	bl	64900 <fputs@plt+0x53518>
   64bbc:	cmp	r0, #0
   64bc0:	bne	64bd8 <fputs@plt+0x537f0>
   64bc4:	sub	r6, r6, #1
   64bc8:	add	r7, r7, #20
   64bcc:	cmp	r6, #0
   64bd0:	bgt	64ba8 <fputs@plt+0x537c0>
   64bd4:	b	64bdc <fputs@plt+0x537f4>
   64bd8:	mov	r4, #2
   64bdc:	mov	r0, r4
   64be0:	pop	{r4, r5, r6, r7, fp, pc}
   64be4:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   64be8:	add	fp, sp, #24
   64bec:	mov	r8, r2
   64bf0:	orrs	r2, r0, r1
   64bf4:	mov	r4, #0
   64bf8:	beq	64c0c <fputs@plt+0x53824>
   64bfc:	cmp	r0, #0
   64c00:	cmpne	r1, #0
   64c04:	bne	64c14 <fputs@plt+0x5382c>
   64c08:	mov	r4, #1
   64c0c:	mov	r0, r4
   64c10:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   64c14:	ldr	r6, [r0]
   64c18:	ldr	r2, [r1]
   64c1c:	cmp	r6, r2
   64c20:	bne	64c08 <fputs@plt+0x53820>
   64c24:	cmp	r6, #1
   64c28:	blt	64c0c <fputs@plt+0x53824>
   64c2c:	ldr	r1, [r1, #4]
   64c30:	ldr	r0, [r0, #4]
   64c34:	add	r7, r1, #12
   64c38:	add	r5, r0, #12
   64c3c:	ldrb	r0, [r7]
   64c40:	ldrb	r1, [r5]
   64c44:	cmp	r1, r0
   64c48:	bne	64c08 <fputs@plt+0x53820>
   64c4c:	ldr	r0, [r5, #-12]
   64c50:	ldr	r1, [r7, #-12]
   64c54:	mov	r2, r8
   64c58:	bl	645e0 <fputs@plt+0x531f8>
   64c5c:	cmp	r0, #0
   64c60:	bne	64c08 <fputs@plt+0x53820>
   64c64:	add	r7, r7, #20
   64c68:	add	r5, r5, #20
   64c6c:	subs	r6, r6, #1
   64c70:	bne	64c3c <fputs@plt+0x53854>
   64c74:	b	64c0c <fputs@plt+0x53824>
   64c78:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   64c7c:	add	fp, sp, #28
   64c80:	sub	sp, sp, #28
   64c84:	cmp	r1, #0
   64c88:	beq	64cb0 <fputs@plt+0x538c8>
   64c8c:	mov	r5, r3
   64c90:	mov	r6, r2
   64c94:	mov	r7, r1
   64c98:	mov	r8, r0
   64c9c:	cmp	r3, #0
   64ca0:	beq	64cb8 <fputs@plt+0x538d0>
   64ca4:	ldr	r4, [r5]
   64ca8:	mov	r0, #32768	; 0x8000
   64cac:	b	64cdc <fputs@plt+0x538f4>
   64cb0:	mov	r4, #0
   64cb4:	b	64ef0 <fputs@plt+0x53b08>
   64cb8:	mov	r0, r7
   64cbc:	mov	r1, r6
   64cc0:	bl	64efc <fputs@plt+0x53b14>
   64cc4:	mov	r2, r0
   64cc8:	asr	r3, r0, #31
   64ccc:	mov	r0, r8
   64cd0:	bl	238e0 <fputs@plt+0x124f8>
   64cd4:	mov	r4, r0
   64cd8:	mov	r0, #0
   64cdc:	cmp	r4, #0
   64ce0:	str	r4, [sp, #24]
   64ce4:	beq	64ef0 <fputs@plt+0x53b08>
   64ce8:	ands	r1, r6, #1
   64cec:	mov	sl, #48	; 0x30
   64cf0:	str	r0, [sp, #16]
   64cf4:	str	r5, [sp, #12]
   64cf8:	str	r6, [sp, #20]
   64cfc:	beq	64d20 <fputs@plt+0x53938>
   64d00:	ldr	r0, [r7, #12]
   64d04:	movw	sl, #8220	; 0x201c
   64d08:	cmp	r0, #0
   64d0c:	bne	64d20 <fputs@plt+0x53938>
   64d10:	ldr	r0, [r7, #20]
   64d14:	movw	sl, #8220	; 0x201c
   64d18:	cmp	r0, #0
   64d1c:	movweq	sl, #16396	; 0x400c
   64d20:	ldr	r6, [r7, #4]
   64d24:	mov	r5, #0
   64d28:	tst	r6, #1024	; 0x400
   64d2c:	bne	64d50 <fputs@plt+0x53968>
   64d30:	ldr	r0, [r7, #8]
   64d34:	cmp	r0, #0
   64d38:	beq	64d50 <fputs@plt+0x53968>
   64d3c:	mov	r5, r1
   64d40:	bl	11220 <strlen@plt>
   64d44:	bic	r0, r0, #-1073741824	; 0xc0000000
   64d48:	mov	r1, r5
   64d4c:	add	r5, r0, #1
   64d50:	and	r9, sl, #60	; 0x3c
   64d54:	cmp	r1, #0
   64d58:	str	r1, [sp, #8]
   64d5c:	bne	64d9c <fputs@plt+0x539b4>
   64d60:	tst	r6, #16384	; 0x4000
   64d64:	str	r8, [sp, #4]
   64d68:	mov	r8, #12
   64d6c:	moveq	r8, #28
   64d70:	tsteq	r6, #8192	; 0x2000
   64d74:	beq	64db0 <fputs@plt+0x539c8>
   64d78:	mov	r0, r4
   64d7c:	mov	r1, r7
   64d80:	mov	r2, r8
   64d84:	bl	11244 <memcpy@plt>
   64d88:	add	r0, r4, r8
   64d8c:	rsb	r2, r8, #48	; 0x30
   64d90:	mov	r1, #0
   64d94:	bl	1119c <memset@plt>
   64d98:	b	64dc0 <fputs@plt+0x539d8>
   64d9c:	mov	r0, r4
   64da0:	mov	r1, r7
   64da4:	mov	r2, r9
   64da8:	bl	11244 <memcpy@plt>
   64dac:	b	64dc4 <fputs@plt+0x539dc>
   64db0:	mov	r0, r4
   64db4:	mov	r1, r7
   64db8:	mov	r2, #48	; 0x30
   64dbc:	bl	11244 <memcpy@plt>
   64dc0:	ldr	r8, [sp, #4]
   64dc4:	ldr	r1, [sp, #16]
   64dc8:	and	r0, sl, #24576	; 0x6000
   64dcc:	ldr	r6, [sp, #20]
   64dd0:	cmp	r5, #0
   64dd4:	orr	r0, r0, r1
   64dd8:	ldr	r1, [r4, #4]
   64ddc:	bic	r1, r1, #122880	; 0x1e000
   64de0:	orr	r0, r0, r1
   64de4:	str	r0, [r4, #4]
   64de8:	beq	64e04 <fputs@plt+0x53a1c>
   64dec:	add	r0, r4, r9
   64df0:	mov	r2, r5
   64df4:	str	r0, [r4, #8]
   64df8:	ldr	r1, [r7, #8]
   64dfc:	bl	11244 <memcpy@plt>
   64e00:	ldr	r0, [r4, #4]
   64e04:	ldr	r1, [r7, #4]
   64e08:	orr	r0, r0, r1
   64e0c:	tst	r0, #16384	; 0x4000
   64e10:	bne	64e44 <fputs@plt+0x53a5c>
   64e14:	tst	r1, #2048	; 0x800
   64e18:	bne	64e30 <fputs@plt+0x53a48>
   64e1c:	ldr	r1, [r7, #20]
   64e20:	ldr	r2, [sp, #8]
   64e24:	mov	r0, r8
   64e28:	bl	65188 <fputs@plt+0x53da0>
   64e2c:	b	64e40 <fputs@plt+0x53a58>
   64e30:	ldr	r1, [r7, #20]
   64e34:	ldr	r2, [sp, #8]
   64e38:	mov	r0, r8
   64e3c:	bl	64f58 <fputs@plt+0x53b70>
   64e40:	str	r0, [r4, #20]
   64e44:	ldr	r5, [r4, #4]
   64e48:	tst	r5, #24576	; 0x6000
   64e4c:	beq	64eb4 <fputs@plt+0x53acc>
   64e50:	mov	r0, r7
   64e54:	mov	r1, r6
   64e58:	bl	652d0 <fputs@plt+0x53ee8>
   64e5c:	add	r0, r4, r0
   64e60:	tst	r5, #8192	; 0x2000
   64e64:	str	r0, [sp, #24]
   64e68:	beq	64ea0 <fputs@plt+0x53ab8>
   64e6c:	ldr	r1, [r7, #12]
   64e70:	add	r5, sp, #24
   64e74:	mov	r0, r8
   64e78:	mov	r2, #1
   64e7c:	mov	r3, r5
   64e80:	bl	64c78 <fputs@plt+0x53890>
   64e84:	str	r0, [r4, #12]
   64e88:	mov	r0, r8
   64e8c:	mov	r2, #1
   64e90:	mov	r3, r5
   64e94:	ldr	r1, [r7, #16]
   64e98:	bl	64c78 <fputs@plt+0x53890>
   64e9c:	str	r0, [r4, #16]
   64ea0:	ldr	r1, [sp, #12]
   64ea4:	cmp	r1, #0
   64ea8:	ldrne	r0, [sp, #24]
   64eac:	strne	r0, [r1]
   64eb0:	b	64ef0 <fputs@plt+0x53b08>
   64eb4:	ldrb	r0, [r7, #5]
   64eb8:	tst	r0, #64	; 0x40
   64ebc:	bne	64ef0 <fputs@plt+0x53b08>
   64ec0:	ldr	r1, [r7, #12]
   64ec4:	mov	r0, r8
   64ec8:	mov	r2, #0
   64ecc:	mov	r3, #0
   64ed0:	bl	64c78 <fputs@plt+0x53890>
   64ed4:	str	r0, [r4, #12]
   64ed8:	mov	r0, r8
   64edc:	mov	r2, #0
   64ee0:	mov	r3, #0
   64ee4:	ldr	r1, [r7, #16]
   64ee8:	bl	64c78 <fputs@plt+0x53890>
   64eec:	str	r0, [r4, #16]
   64ef0:	mov	r0, r4
   64ef4:	sub	sp, fp, #28
   64ef8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   64efc:	push	{r4, r5, r6, r7, fp, lr}
   64f00:	add	fp, sp, #16
   64f04:	cmp	r0, #0
   64f08:	beq	64f4c <fputs@plt+0x53b64>
   64f0c:	mov	r4, r1
   64f10:	mov	r6, r0
   64f14:	bl	652d0 <fputs@plt+0x53ee8>
   64f18:	mov	r5, r0
   64f1c:	tst	r4, #1
   64f20:	beq	64f50 <fputs@plt+0x53b68>
   64f24:	ldr	r0, [r6, #12]
   64f28:	mov	r1, r4
   64f2c:	bl	64efc <fputs@plt+0x53b14>
   64f30:	mov	r7, r0
   64f34:	ldr	r0, [r6, #16]
   64f38:	mov	r1, r4
   64f3c:	bl	64efc <fputs@plt+0x53b14>
   64f40:	add	r1, r7, r5
   64f44:	add	r0, r1, r0
   64f48:	pop	{r4, r5, r6, r7, fp, pc}
   64f4c:	mov	r5, #0
   64f50:	mov	r0, r5
   64f54:	pop	{r4, r5, r6, r7, fp, pc}
   64f58:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   64f5c:	add	fp, sp, #28
   64f60:	sub	sp, sp, #4
   64f64:	cmp	r1, #0
   64f68:	beq	650cc <fputs@plt+0x53ce4>
   64f6c:	mov	r7, r2
   64f70:	mov	r2, #68	; 0x44
   64f74:	mov	r3, #0
   64f78:	mov	r6, r1
   64f7c:	mov	r8, r0
   64f80:	mov	sl, #0
   64f84:	bl	238e0 <fputs@plt+0x124f8>
   64f88:	cmp	r0, #0
   64f8c:	beq	6516c <fputs@plt+0x53d84>
   64f90:	ldr	r1, [r6]
   64f94:	mov	r5, r0
   64f98:	mov	sl, r0
   64f9c:	mov	r0, r8
   64fa0:	mov	r2, r7
   64fa4:	bl	65188 <fputs@plt+0x53da0>
   64fa8:	str	r0, [r5]
   64fac:	mov	r0, r8
   64fb0:	mov	r2, r7
   64fb4:	ldr	r1, [r6, #28]
   64fb8:	bl	65338 <fputs@plt+0x53f50>
   64fbc:	str	r0, [r5, #28]
   64fc0:	mov	r0, r8
   64fc4:	mov	r2, r7
   64fc8:	mov	r3, #0
   64fcc:	mov	r4, #0
   64fd0:	ldr	r1, [r6, #32]
   64fd4:	bl	64c78 <fputs@plt+0x53890>
   64fd8:	str	r0, [r5, #32]
   64fdc:	mov	r0, r8
   64fe0:	mov	r2, r7
   64fe4:	ldr	r1, [r6, #36]	; 0x24
   64fe8:	bl	65188 <fputs@plt+0x53da0>
   64fec:	str	r0, [r5, #36]	; 0x24
   64ff0:	mov	r0, r8
   64ff4:	mov	r2, r7
   64ff8:	mov	r3, #0
   64ffc:	ldr	r1, [r6, #40]	; 0x28
   65000:	bl	64c78 <fputs@plt+0x53890>
   65004:	str	r0, [r5, #40]	; 0x28
   65008:	mov	r0, r8
   6500c:	mov	r2, r7
   65010:	ldr	r1, [r6, #44]	; 0x2c
   65014:	bl	65188 <fputs@plt+0x53da0>
   65018:	str	r0, [r5, #44]	; 0x2c
   6501c:	mov	r2, r7
   65020:	ldrb	r0, [r6, #4]
   65024:	strb	r0, [r5, #4]
   65028:	mov	r0, r8
   6502c:	ldr	r1, [r6, #48]	; 0x30
   65030:	bl	64f58 <fputs@plt+0x53b70>
   65034:	cmp	r0, #0
   65038:	str	r0, [r5, #48]	; 0x30
   6503c:	mov	r2, r7
   65040:	mov	r3, #0
   65044:	strne	sl, [r0, #52]	; 0x34
   65048:	str	r4, [sl, #52]	; 0x34
   6504c:	mov	r0, r8
   65050:	ldr	r1, [r6, #56]	; 0x38
   65054:	bl	64c78 <fputs@plt+0x53890>
   65058:	str	r0, [sl, #56]	; 0x38
   6505c:	mov	r0, r8
   65060:	mov	r2, r7
   65064:	mov	r3, #0
   65068:	ldr	r1, [r6, #60]	; 0x3c
   6506c:	bl	64c78 <fputs@plt+0x53890>
   65070:	str	r0, [sl, #60]	; 0x3c
   65074:	add	r0, pc, #252	; 0xfc
   65078:	add	r1, r5, #12
   6507c:	vld1.64	{d16-d17}, [r0]
   65080:	ldr	r0, [r6, #8]
   65084:	bic	r0, r0, #16
   65088:	vst1.32	{d16-d17}, [r1]
   6508c:	str	r0, [sl, #8]
   65090:	ldrh	r0, [r6, #6]
   65094:	strh	r0, [sl, #6]
   65098:	ldr	r7, [r6, #64]	; 0x40
   6509c:	cmp	r7, #0
   650a0:	beq	65168 <fputs@plt+0x53d80>
   650a4:	ldr	r0, [r7]
   650a8:	mov	r1, #8
   650ac:	cmp	r8, #0
   650b0:	orr	r5, r1, r0, lsl #4
   650b4:	beq	650d4 <fputs@plt+0x53cec>
   650b8:	asr	r3, r5, #31
   650bc:	mov	r0, r8
   650c0:	mov	r2, r5
   650c4:	bl	238e0 <fputs@plt+0x124f8>
   650c8:	b	650e0 <fputs@plt+0x53cf8>
   650cc:	mov	sl, #0
   650d0:	b	6516c <fputs@plt+0x53d84>
   650d4:	asr	r1, r5, #31
   650d8:	mov	r0, r5
   650dc:	bl	1438c <fputs@plt+0x2fa4>
   650e0:	mov	r9, r0
   650e4:	cmp	r0, #0
   650e8:	beq	65168 <fputs@plt+0x53d80>
   650ec:	mov	r0, r9
   650f0:	mov	r1, #0
   650f4:	mov	r2, r5
   650f8:	mov	r4, #0
   650fc:	bl	1119c <memset@plt>
   65100:	ldr	r0, [r7]
   65104:	str	r0, [r9]
   65108:	ldr	r0, [r7]
   6510c:	cmp	r0, #1
   65110:	blt	65164 <fputs@plt+0x53d7c>
   65114:	add	r6, r7, r4, lsl #4
   65118:	mov	r0, r8
   6511c:	mov	r2, #0
   65120:	ldr	r1, [r6, #16]
   65124:	bl	64f58 <fputs@plt+0x53b70>
   65128:	add	r5, r9, r4, lsl #4
   6512c:	mov	r2, #0
   65130:	str	r0, [r5, #16]
   65134:	mov	r0, r8
   65138:	ldr	r1, [r6, #12]
   6513c:	bl	65188 <fputs@plt+0x53da0>
   65140:	str	r0, [r5, #12]
   65144:	mov	r0, r8
   65148:	ldr	r1, [r6, #8]
   6514c:	bl	1b71c <fputs@plt+0xa334>
   65150:	str	r0, [r5, #8]
   65154:	add	r4, r4, #1
   65158:	ldr	r0, [r7]
   6515c:	cmp	r4, r0
   65160:	blt	65114 <fputs@plt+0x53d2c>
   65164:	mov	r4, r9
   65168:	str	r4, [sl, #64]	; 0x40
   6516c:	mov	r0, sl
   65170:	sub	sp, fp, #28
   65174:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
	...
   65180:			; <UNDEFINED> instruction: 0xffffffff
   65184:			; <UNDEFINED> instruction: 0xffffffff
   65188:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   6518c:	add	fp, sp, #28
   65190:	sub	sp, sp, #4
   65194:	cmp	r1, #0
   65198:	beq	652b0 <fputs@plt+0x53ec8>
   6519c:	mov	sl, r2
   651a0:	mov	r2, #8
   651a4:	mov	r3, #0
   651a8:	mov	r8, r1
   651ac:	mov	r4, r0
   651b0:	mov	r9, #0
   651b4:	bl	238e0 <fputs@plt+0x124f8>
   651b8:	cmp	r0, #0
   651bc:	beq	652c4 <fputs@plt+0x53edc>
   651c0:	mov	r5, r0
   651c4:	ldr	r0, [r8]
   651c8:	tst	sl, #1
   651cc:	str	r0, [r5]
   651d0:	bne	651ec <fputs@plt+0x53e04>
   651d4:	ldr	r1, [r8]
   651d8:	mov	r2, #1
   651dc:	mov	r0, r2
   651e0:	lsl	r2, r2, #1
   651e4:	cmp	r0, r1
   651e8:	blt	651dc <fputs@plt+0x53df4>
   651ec:	add	r0, r0, r0, lsl #2
   651f0:	mov	r3, #0
   651f4:	mov	r9, #0
   651f8:	lsl	r2, r0, #2
   651fc:	mov	r0, r4
   65200:	bl	238e0 <fputs@plt+0x124f8>
   65204:	cmp	r0, #0
   65208:	str	r0, [r5, #4]
   6520c:	beq	652b8 <fputs@plt+0x53ed0>
   65210:	mov	r7, r0
   65214:	ldr	r0, [r8]
   65218:	mov	r9, r5
   6521c:	cmp	r0, #1
   65220:	blt	652c4 <fputs@plt+0x53edc>
   65224:	ldr	r5, [r8, #4]
   65228:	mov	r6, #0
   6522c:	ldr	r1, [r5]
   65230:	mov	r0, r4
   65234:	mov	r2, sl
   65238:	mov	r3, #0
   6523c:	bl	64c78 <fputs@plt+0x53890>
   65240:	str	r0, [r7]
   65244:	mov	r0, r4
   65248:	ldr	r1, [r5, #4]
   6524c:	bl	1b71c <fputs@plt+0xa334>
   65250:	str	r0, [r7, #4]
   65254:	mov	r0, r4
   65258:	ldr	r1, [r5, #8]
   6525c:	bl	1b71c <fputs@plt+0xa334>
   65260:	str	r0, [r7, #8]
   65264:	add	r6, r6, #1
   65268:	ldrb	r0, [r5, #12]
   6526c:	strb	r0, [r7, #12]
   65270:	ldrb	r0, [r7, #13]
   65274:	and	r1, r0, #254	; 0xfe
   65278:	and	r0, r0, #252	; 0xfc
   6527c:	strb	r1, [r7, #13]
   65280:	ldrb	r1, [r5, #13]
   65284:	and	r1, r1, #2
   65288:	orr	r0, r1, r0
   6528c:	strb	r0, [r7, #13]
   65290:	ldr	r0, [r5, #16]
   65294:	add	r5, r5, #20
   65298:	str	r0, [r7, #16]
   6529c:	add	r7, r7, #20
   652a0:	ldr	r0, [r8]
   652a4:	cmp	r6, r0
   652a8:	blt	6522c <fputs@plt+0x53e44>
   652ac:	b	652c4 <fputs@plt+0x53edc>
   652b0:	mov	r9, #0
   652b4:	b	652c4 <fputs@plt+0x53edc>
   652b8:	mov	r0, r4
   652bc:	mov	r1, r5
   652c0:	bl	13dc4 <fputs@plt+0x29dc>
   652c4:	mov	r0, r9
   652c8:	sub	sp, fp, #28
   652cc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   652d0:	push	{r4, sl, fp, lr}
   652d4:	add	fp, sp, #8
   652d8:	mov	r4, #48	; 0x30
   652dc:	tst	r1, #1
   652e0:	beq	65304 <fputs@plt+0x53f1c>
   652e4:	ldr	r1, [r0, #12]
   652e8:	mov	r4, #28
   652ec:	cmp	r1, #0
   652f0:	bne	65304 <fputs@plt+0x53f1c>
   652f4:	ldr	r1, [r0, #20]
   652f8:	mov	r4, #28
   652fc:	cmp	r1, #0
   65300:	movweq	r4, #12
   65304:	ldrb	r1, [r0, #5]
   65308:	tst	r1, #4
   6530c:	bne	6532c <fputs@plt+0x53f44>
   65310:	ldr	r0, [r0, #8]
   65314:	cmp	r0, #0
   65318:	beq	6532c <fputs@plt+0x53f44>
   6531c:	bl	11220 <strlen@plt>
   65320:	orr	r1, r4, #1
   65324:	bic	r0, r0, #-1073741824	; 0xc0000000
   65328:	add	r4, r1, r0
   6532c:	add	r0, r4, #7
   65330:	bic	r0, r0, #7
   65334:	pop	{r4, sl, fp, pc}
   65338:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   6533c:	add	fp, sp, #28
   65340:	sub	sp, sp, #12
   65344:	cmp	r1, #0
   65348:	str	r2, [sp, #8]
   6534c:	beq	6537c <fputs@plt+0x53f94>
   65350:	mov	r8, r0
   65354:	ldr	r0, [r1]
   65358:	mov	r6, r1
   6535c:	mov	r4, #0
   65360:	cmp	r0, #1
   65364:	blt	65384 <fputs@plt+0x53f9c>
   65368:	add	r0, r0, r0, lsl #3
   6536c:	mov	r1, #8
   65370:	add	r2, r1, r0, lsl #3
   65374:	asr	r3, r2, #31
   65378:	b	6538c <fputs@plt+0x53fa4>
   6537c:	mov	r4, #0
   65380:	b	654ec <fputs@plt+0x54104>
   65384:	mov	r2, #80	; 0x50
   65388:	mov	r3, #0
   6538c:	mov	r0, r8
   65390:	bl	238e0 <fputs@plt+0x124f8>
   65394:	cmp	r0, #0
   65398:	beq	654ec <fputs@plt+0x54104>
   6539c:	ldr	r1, [r6]
   653a0:	str	r1, [r0]
   653a4:	str	r1, [r0, #4]
   653a8:	ldr	r1, [r6]
   653ac:	cmp	r1, #1
   653b0:	blt	654e8 <fputs@plt+0x54100>
   653b4:	mov	r7, #0
   653b8:	mov	r5, #0
   653bc:	str	r0, [sp, #4]
   653c0:	add	r9, r6, r7
   653c4:	add	r4, r0, r7
   653c8:	mov	sl, r6
   653cc:	ldr	r0, [r9, #8]
   653d0:	str	r0, [r4, #8]
   653d4:	mov	r0, r8
   653d8:	ldr	r1, [r9, #12]
   653dc:	bl	1b71c <fputs@plt+0xa334>
   653e0:	str	r0, [r4, #12]
   653e4:	mov	r0, r8
   653e8:	ldr	r1, [r9, #16]
   653ec:	bl	1b71c <fputs@plt+0xa334>
   653f0:	str	r0, [r4, #16]
   653f4:	mov	r0, r8
   653f8:	ldr	r1, [r9, #20]
   653fc:	bl	1b71c <fputs@plt+0xa334>
   65400:	str	r0, [r4, #20]
   65404:	ldr	r0, [r9, #44]	; 0x2c
   65408:	str	r0, [r4, #44]	; 0x2c
   6540c:	ldr	r0, [r9, #52]	; 0x34
   65410:	str	r0, [r4, #52]	; 0x34
   65414:	ldr	r0, [r9, #32]
   65418:	str	r0, [r4, #32]
   6541c:	ldr	r0, [r9, #36]	; 0x24
   65420:	str	r0, [r4, #36]	; 0x24
   65424:	ldrb	r0, [r4, #45]	; 0x2d
   65428:	tst	r0, #2
   6542c:	beq	65444 <fputs@plt+0x5405c>
   65430:	ldr	r1, [r9, #72]	; 0x48
   65434:	mov	r0, r8
   65438:	bl	1b71c <fputs@plt+0xa334>
   6543c:	str	r0, [r4, #72]	; 0x48
   65440:	ldrb	r0, [r4, #45]	; 0x2d
   65444:	ldr	r1, [r9, #76]	; 0x4c
   65448:	tst	r0, #4
   6544c:	str	r1, [r4, #76]	; 0x4c
   65450:	beq	65468 <fputs@plt+0x54080>
   65454:	ldr	r1, [r9, #72]	; 0x48
   65458:	ldr	r2, [sp, #8]
   6545c:	mov	r0, r8
   65460:	bl	65188 <fputs@plt+0x53da0>
   65464:	str	r0, [r4, #72]	; 0x48
   65468:	ldr	r0, [r9, #24]
   6546c:	ldr	r6, [sp, #8]
   65470:	str	r0, [r4, #24]
   65474:	cmp	r0, #0
   65478:	mov	r2, r6
   6547c:	ldrhne	r1, [r0, #36]	; 0x24
   65480:	addne	r1, r1, #1
   65484:	strhne	r1, [r0, #36]	; 0x24
   65488:	mov	r0, r8
   6548c:	ldr	r1, [r9, #28]
   65490:	bl	64f58 <fputs@plt+0x53b70>
   65494:	str	r0, [r4, #28]
   65498:	mov	r0, r8
   6549c:	mov	r2, r6
   654a0:	mov	r3, #0
   654a4:	ldr	r1, [r9, #56]	; 0x38
   654a8:	bl	64c78 <fputs@plt+0x53890>
   654ac:	str	r0, [r4, #56]	; 0x38
   654b0:	mov	r0, r8
   654b4:	ldr	r1, [r9, #60]	; 0x3c
   654b8:	bl	654f8 <fputs@plt+0x54110>
   654bc:	str	r0, [r4, #60]	; 0x3c
   654c0:	add	r5, r5, #1
   654c4:	add	r7, r7, #72	; 0x48
   654c8:	mov	r6, sl
   654cc:	ldrd	r0, [r9, #64]	; 0x40
   654d0:	str	r0, [r4, #64]	; 0x40
   654d4:	str	r1, [r4, #68]	; 0x44
   654d8:	ldr	r0, [sl]
   654dc:	cmp	r5, r0
   654e0:	ldr	r0, [sp, #4]
   654e4:	blt	653c0 <fputs@plt+0x53fd8>
   654e8:	mov	r4, r0
   654ec:	mov	r0, r4
   654f0:	sub	sp, fp, #28
   654f4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   654f8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   654fc:	add	fp, sp, #28
   65500:	sub	sp, sp, #4
   65504:	cmp	r1, #0
   65508:	beq	655e4 <fputs@plt+0x541fc>
   6550c:	mov	r2, #8
   65510:	mov	r3, #0
   65514:	mov	r5, r1
   65518:	mov	r9, r0
   6551c:	mov	r7, #0
   65520:	bl	238e0 <fputs@plt+0x124f8>
   65524:	cmp	r0, #0
   65528:	beq	655f8 <fputs@plt+0x54210>
   6552c:	mov	sl, r0
   65530:	ldr	r0, [r5, #4]
   65534:	mov	r3, #0
   65538:	mov	r7, #0
   6553c:	str	r0, [sl, #4]
   65540:	ldr	r0, [r5, #4]
   65544:	lsl	r2, r0, #3
   65548:	mov	r0, r9
   6554c:	bl	238e0 <fputs@plt+0x124f8>
   65550:	cmp	r0, #0
   65554:	str	r0, [sl]
   65558:	beq	655ec <fputs@plt+0x54204>
   6555c:	mov	r8, r0
   65560:	ldr	r0, [r5, #4]
   65564:	cmp	r0, #1
   65568:	blt	655dc <fputs@plt+0x541f4>
   6556c:	ldr	r7, [r5]
   65570:	mov	r0, r9
   65574:	ldr	r1, [r7]
   65578:	bl	1b71c <fputs@plt+0xa334>
   6557c:	str	r0, [r8]
   65580:	ldr	r0, [r7, #4]
   65584:	mov	r7, sl
   65588:	str	r0, [r8, #4]
   6558c:	ldr	r0, [r5, #4]
   65590:	cmp	r0, #2
   65594:	blt	655f8 <fputs@plt+0x54210>
   65598:	mov	r7, #0
   6559c:	ldr	r0, [r5]
   655a0:	ldr	r6, [sl]
   655a4:	add	r4, r0, r7, lsl #3
   655a8:	mov	r0, r9
   655ac:	ldr	r1, [r4, #8]
   655b0:	bl	1b71c <fputs@plt+0xa334>
   655b4:	add	r1, r6, r7, lsl #3
   655b8:	add	r2, r7, #2
   655bc:	str	r0, [r1, #8]
   655c0:	ldr	r0, [r4, #12]
   655c4:	str	r0, [r1, #12]
   655c8:	add	r0, r7, #1
   655cc:	ldr	r1, [r5, #4]
   655d0:	mov	r7, r0
   655d4:	cmp	r2, r1
   655d8:	blt	6559c <fputs@plt+0x541b4>
   655dc:	mov	r7, sl
   655e0:	b	655f8 <fputs@plt+0x54210>
   655e4:	mov	r7, #0
   655e8:	b	655f8 <fputs@plt+0x54210>
   655ec:	mov	r0, r9
   655f0:	mov	r1, sl
   655f4:	bl	13dc4 <fputs@plt+0x29dc>
   655f8:	mov	r0, r7
   655fc:	sub	sp, fp, #28
   65600:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   65604:	push	{r4, r5, fp, lr}
   65608:	add	fp, sp, #8
   6560c:	mov	r5, r0
   65610:	ldrb	r0, [r1, #5]
   65614:	tst	r0, #1
   65618:	bne	65650 <fputs@plt+0x54268>
   6561c:	mov	r4, r2
   65620:	cmp	r2, #0
   65624:	beq	65634 <fputs@plt+0x5424c>
   65628:	ldrb	r0, [r4, #5]
   6562c:	tst	r0, #1
   65630:	bne	65644 <fputs@plt+0x5425c>
   65634:	mov	r0, r5
   65638:	bl	627e4 <fputs@plt+0x513fc>
   6563c:	cmp	r0, #0
   65640:	popne	{r4, r5, fp, pc}
   65644:	mov	r0, r5
   65648:	mov	r1, r4
   6564c:	b	65654 <fputs@plt+0x5426c>
   65650:	mov	r0, r5
   65654:	pop	{r4, r5, fp, lr}
   65658:	b	627e4 <fputs@plt+0x513fc>
   6565c:	ldr	r1, [r0, #4]
   65660:	tst	r1, #4096	; 0x1000
   65664:	beq	65688 <fputs@plt+0x542a0>
   65668:	tst	r1, #262144	; 0x40000
   6566c:	bne	65678 <fputs@plt+0x54290>
   65670:	add	r0, r0, #12
   65674:	b	65680 <fputs@plt+0x54298>
   65678:	ldr	r0, [r0, #20]
   6567c:	ldr	r0, [r0, #4]
   65680:	ldr	r0, [r0]
   65684:	b	6565c <fputs@plt+0x54274>
   65688:	tst	r1, #512	; 0x200
   6568c:	movne	r0, #0
   65690:	bxne	lr
   65694:	ldrb	r1, [r0]
   65698:	cmp	r1, #119	; 0x77
   6569c:	bne	656ac <fputs@plt+0x542c4>
   656a0:	ldr	r0, [r0, #20]
   656a4:	ldr	r0, [r0]
   656a8:	b	6567c <fputs@plt+0x54294>
   656ac:	sub	r2, r1, #152	; 0x98
   656b0:	cmp	r2, #5
   656b4:	bhi	656f4 <fputs@plt+0x5430c>
   656b8:	mov	ip, #1
   656bc:	mov	r3, #37	; 0x25
   656c0:	tst	r3, ip, lsl r2
   656c4:	beq	656f4 <fputs@plt+0x5430c>
   656c8:	ldr	r1, [r0, #44]	; 0x2c
   656cc:	cmp	r1, #0
   656d0:	beq	65708 <fputs@plt+0x54320>
   656d4:	ldrsh	r0, [r0, #32]
   656d8:	cmp	r0, #0
   656dc:	movmi	r0, #68	; 0x44
   656e0:	bxmi	lr
   656e4:	ldr	r1, [r1, #4]
   656e8:	add	r0, r1, r0, lsl #4
   656ec:	ldrb	r0, [r0, #13]
   656f0:	bx	lr
   656f4:	cmp	r1, #38	; 0x26
   656f8:	bne	65708 <fputs@plt+0x54320>
   656fc:	ldr	r0, [r0, #8]
   65700:	mov	r1, #0
   65704:	b	62238 <fputs@plt+0x50e50>
   65708:	ldrb	r0, [r0, #1]
   6570c:	bx	lr
   65710:	push	{r4, sl, fp, lr}
   65714:	add	fp, sp, #8
   65718:	mov	r4, r1
   6571c:	bl	6565c <fputs@plt+0x54274>
   65720:	cmp	r4, #0
   65724:	cmpne	r0, #0
   65728:	bne	65740 <fputs@plt+0x54358>
   6572c:	orrs	r1, r0, r4
   65730:	add	r0, r0, r4
   65734:	movweq	r0, #65	; 0x41
   65738:	uxtb	r0, r0
   6573c:	pop	{r4, sl, fp, pc}
   65740:	cmp	r0, #66	; 0x42
   65744:	mov	r1, #65	; 0x41
   65748:	movwhi	r1, #67	; 0x43
   6574c:	cmp	r4, #66	; 0x42
   65750:	movwhi	r1, #67	; 0x43
   65754:	mov	r0, r1
   65758:	pop	{r4, sl, fp, pc}
   6575c:	push	{r4, sl, fp, lr}
   65760:	add	fp, sp, #8
   65764:	sub	sp, sp, #8
   65768:	mov	r4, r1
   6576c:	ldrb	r1, [r0, #5]
   65770:	tst	r1, #4
   65774:	bne	657a4 <fputs@plt+0x543bc>
   65778:	ldrb	r2, [r0]
   6577c:	cmp	r2, #155	; 0x9b
   65780:	beq	657bc <fputs@plt+0x543d4>
   65784:	mov	r1, #0
   65788:	cmp	r2, #156	; 0x9c
   6578c:	bne	657b0 <fputs@plt+0x543c8>
   65790:	ldr	r0, [r0, #12]
   65794:	mov	r1, r4
   65798:	sub	sp, fp, #8
   6579c:	pop	{r4, sl, fp, lr}
   657a0:	b	6575c <fputs@plt+0x54374>
   657a4:	ldr	r0, [r0, #8]
   657a8:	mov	r1, #1
   657ac:	str	r0, [r4]
   657b0:	mov	r0, r1
   657b4:	sub	sp, fp, #8
   657b8:	pop	{r4, sl, fp, pc}
   657bc:	ldr	r0, [r0, #12]
   657c0:	add	r1, sp, #4
   657c4:	bl	6575c <fputs@plt+0x54374>
   657c8:	cmp	r0, #0
   657cc:	beq	657dc <fputs@plt+0x543f4>
   657d0:	ldr	r0, [sp, #4]
   657d4:	rsb	r0, r0, #0
   657d8:	b	657a8 <fputs@plt+0x543c0>
   657dc:	mov	r1, #0
   657e0:	b	657b0 <fputs@plt+0x543c8>
   657e4:	push	{r4, r5, r6, r7, fp, lr}
   657e8:	add	fp, sp, #16
   657ec:	sub	sp, sp, #8
   657f0:	mov	r6, r2
   657f4:	mov	r7, r1
   657f8:	mov	r5, #0
   657fc:	mov	r1, #22
   65800:	mov	r2, #0
   65804:	mov	r4, r0
   65808:	mov	r3, r6
   6580c:	str	r5, [sp]
   65810:	bl	49a20 <fputs@plt+0x38638>
   65814:	mov	r0, r4
   65818:	mov	r1, #108	; 0x6c
   6581c:	mov	r2, r7
   65820:	mov	r3, #0
   65824:	str	r5, [sp]
   65828:	bl	49a20 <fputs@plt+0x38638>
   6582c:	mov	r5, r0
   65830:	mov	r0, r4
   65834:	mov	r1, #47	; 0x2f
   65838:	mov	r2, r7
   6583c:	mov	r3, #0
   65840:	str	r6, [sp]
   65844:	bl	49a20 <fputs@plt+0x38638>
   65848:	ldr	r0, [r4]
   6584c:	ldrb	r0, [r0, #69]	; 0x45
   65850:	cmp	r0, #0
   65854:	beq	65874 <fputs@plt+0x5448c>
   65858:	ldr	r0, [r4, #32]
   6585c:	ldr	r1, [r4, #24]
   65860:	sub	r2, r0, #1
   65864:	str	r2, [r1, #96]	; 0x60
   65868:	movw	r1, #35320	; 0x89f8
   6586c:	movt	r1, #10
   65870:	b	658ac <fputs@plt+0x544c4>
   65874:	ldr	r0, [r4, #32]
   65878:	ldr	r1, [r4, #4]
   6587c:	cmp	r5, #0
   65880:	sub	r2, r0, #1
   65884:	add	r3, r2, r2, lsl #2
   65888:	movmi	r5, r2
   6588c:	add	r1, r1, r3, lsl #2
   65890:	mov	r3, #128	; 0x80
   65894:	strb	r3, [r1, #3]
   65898:	ldr	r1, [r4, #24]
   6589c:	str	r2, [r1, #96]	; 0x60
   658a0:	add	r1, r5, r5, lsl #2
   658a4:	ldr	r2, [r4, #4]
   658a8:	add	r1, r2, r1, lsl #2
   658ac:	str	r0, [r1, #8]
   658b0:	sub	sp, fp, #16
   658b4:	pop	{r4, r5, r6, r7, fp, pc}
   658b8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   658bc:	add	fp, sp, #28
   658c0:	sub	sp, sp, #36	; 0x24
   658c4:	ldr	r5, [r0, #72]	; 0x48
   658c8:	mov	r6, r0
   658cc:	mov	sl, r3
   658d0:	mov	r7, r2
   658d4:	mov	r4, r1
   658d8:	add	r0, r5, #1
   658dc:	str	r0, [r6, #72]	; 0x48
   658e0:	mov	r0, r6
   658e4:	bl	60424 <fputs@plt+0x4f03c>
   658e8:	mov	r8, r0
   658ec:	ldr	r0, [r6, #68]	; 0x44
   658f0:	and	r9, r7, #4
   658f4:	cmp	r0, #0
   658f8:	bne	65bb4 <fputs@plt+0x547cc>
   658fc:	ldr	r0, [r4, #4]
   65900:	and	r0, r0, #2080	; 0x820
   65904:	cmp	r0, #2048	; 0x800
   65908:	bne	65bb4 <fputs@plt+0x547cc>
   6590c:	ldr	r0, [r4, #20]
   65910:	ldr	r1, [r0, #48]	; 0x30
   65914:	cmp	r1, #0
   65918:	bne	65bb4 <fputs@plt+0x547cc>
   6591c:	ldrb	r1, [r0, #8]
   65920:	tst	r1, #9
   65924:	bne	65bb4 <fputs@plt+0x547cc>
   65928:	ldr	r1, [r0, #56]	; 0x38
   6592c:	cmp	r1, #0
   65930:	bne	65bb4 <fputs@plt+0x547cc>
   65934:	ldr	r1, [r0, #32]
   65938:	cmp	r1, #0
   6593c:	bne	65bb4 <fputs@plt+0x547cc>
   65940:	ldr	r1, [r0, #28]
   65944:	ldr	r2, [r1]
   65948:	cmp	r2, #1
   6594c:	bne	65bb4 <fputs@plt+0x547cc>
   65950:	ldr	r2, [r1, #28]
   65954:	cmp	r2, #0
   65958:	bne	65bb4 <fputs@plt+0x547cc>
   6595c:	ldr	r2, [r1, #24]
   65960:	ldrb	r1, [r2, #42]	; 0x2a
   65964:	tst	r1, #16
   65968:	bne	65bb4 <fputs@plt+0x547cc>
   6596c:	ldr	r0, [r0]
   65970:	ldr	r1, [r0]
   65974:	cmp	r1, #1
   65978:	bne	65bb4 <fputs@plt+0x547cc>
   6597c:	ldr	r0, [r0, #4]
   65980:	ldr	r1, [r0]
   65984:	ldrb	r0, [r1]
   65988:	cmp	r0, #152	; 0x98
   6598c:	bne	65bb4 <fputs@plt+0x547cc>
   65990:	ldrsh	r0, [r1, #32]
   65994:	ldr	ip, [r2, #64]	; 0x40
   65998:	str	r2, [sp, #16]
   6599c:	str	r1, [sp, #32]
   659a0:	str	r0, [sp, #12]
   659a4:	ldr	r0, [r6]
   659a8:	cmp	ip, #0
   659ac:	str	r0, [sp, #28]
   659b0:	beq	659f4 <fputs@plt+0x5460c>
   659b4:	ldr	r0, [sp, #28]
   659b8:	ldr	r2, [r0, #20]
   659bc:	cmp	r2, #1
   659c0:	blt	65a00 <fputs@plt+0x54618>
   659c4:	ldr	r0, [sp, #28]
   659c8:	ldr	r0, [r0, #16]
   659cc:	add	r3, r0, #12
   659d0:	mov	r0, #0
   659d4:	ldr	r1, [r3, r0, lsl #4]
   659d8:	cmp	r1, ip
   659dc:	beq	65a04 <fputs@plt+0x5461c>
   659e0:	add	r0, r0, #1
   659e4:	cmp	r2, r0
   659e8:	bne	659d4 <fputs@plt+0x545ec>
   659ec:	mov	r0, r2
   659f0:	b	65a04 <fputs@plt+0x5461c>
   659f4:	movw	r0, #48576	; 0xbdc0
   659f8:	movt	r0, #65520	; 0xfff0
   659fc:	b	65a04 <fputs@plt+0x5461c>
   65a00:	mov	r0, #0
   65a04:	sxth	r1, r0
   65a08:	mov	r0, r6
   65a0c:	str	r1, [sp, #8]
   65a10:	bl	65ea8 <fputs@plt+0x54ac0>
   65a14:	ldr	r1, [sp, #16]
   65a18:	mov	r3, #0
   65a1c:	ldr	r0, [r1]
   65a20:	ldr	r2, [r1, #28]
   65a24:	ldr	r1, [sp, #8]
   65a28:	str	r0, [sp]
   65a2c:	mov	r0, r6
   65a30:	bl	606a4 <fputs@plt+0x4f2bc>
   65a34:	ldr	r0, [sp, #12]
   65a38:	cmn	r0, #1
   65a3c:	ble	65a98 <fputs@plt+0x546b0>
   65a40:	ldr	r1, [r4, #12]
   65a44:	ldr	r2, [sp, #32]
   65a48:	mov	r0, r6
   65a4c:	bl	65604 <fputs@plt+0x5421c>
   65a50:	str	r0, [sp, #24]
   65a54:	ldr	r0, [sp, #16]
   65a58:	ldr	r1, [sp, #12]
   65a5c:	ldr	r0, [r0, #4]
   65a60:	add	r0, r0, r1, lsl #4
   65a64:	ldrb	r0, [r0, #13]
   65a68:	str	r0, [sp, #32]
   65a6c:	mov	r0, r4
   65a70:	bl	65db4 <fputs@plt+0x549cc>
   65a74:	cmp	r0, #65	; 0x41
   65a78:	beq	65b0c <fputs@plt+0x54724>
   65a7c:	cmp	r0, #66	; 0x42
   65a80:	bne	65b14 <fputs@plt+0x5472c>
   65a84:	ldr	r0, [sp, #32]
   65a88:	sub	r0, r0, #66	; 0x42
   65a8c:	clz	r0, r0
   65a90:	lsr	r0, r0, #5
   65a94:	b	65b24 <fputs@plt+0x5473c>
   65a98:	mov	r0, r6
   65a9c:	bl	60424 <fputs@plt+0x4f03c>
   65aa0:	ldr	r2, [r6, #84]	; 0x54
   65aa4:	mov	r3, #0
   65aa8:	add	r1, r2, #1
   65aac:	str	r1, [r6, #84]	; 0x54
   65ab0:	mov	r1, #0
   65ab4:	str	r1, [sp]
   65ab8:	mov	r1, #44	; 0x2c
   65abc:	bl	49a20 <fputs@plt+0x38638>
   65ac0:	ldr	r2, [sp, #8]
   65ac4:	ldr	r3, [sp, #16]
   65ac8:	mov	r7, r0
   65acc:	mov	r0, #54	; 0x36
   65ad0:	mov	r1, r5
   65ad4:	str	r0, [sp]
   65ad8:	mov	r0, r6
   65adc:	bl	605ac <fputs@plt+0x4f1c4>
   65ae0:	ldr	r0, [r8, #32]
   65ae4:	ldr	r2, [r8, #24]
   65ae8:	sub	r1, r0, #1
   65aec:	str	r1, [r2, #96]	; 0x60
   65af0:	ldr	r2, [r8]
   65af4:	ldrb	r2, [r2, #69]	; 0x45
   65af8:	cmp	r2, #0
   65afc:	beq	65c8c <fputs@plt+0x548a4>
   65b00:	movw	r1, #35320	; 0x89f8
   65b04:	movt	r1, #10
   65b08:	b	65ca0 <fputs@plt+0x548b8>
   65b0c:	mov	r0, #1
   65b10:	b	65b24 <fputs@plt+0x5473c>
   65b14:	ldr	r1, [sp, #32]
   65b18:	mov	r0, #0
   65b1c:	cmp	r1, #66	; 0x42
   65b20:	movwhi	r0, #1
   65b24:	cmp	r0, #0
   65b28:	ldr	r0, [sp, #16]
   65b2c:	ldrne	r2, [r0, #8]
   65b30:	cmpne	r2, #0
   65b34:	beq	65bb4 <fputs@plt+0x547cc>
   65b38:	ldr	r0, [sp, #12]
   65b3c:	uxth	r1, r0
   65b40:	str	r1, [sp, #20]
   65b44:	ldr	r0, [r2, #4]
   65b48:	ldrh	r0, [r0]
   65b4c:	cmp	r0, r1
   65b50:	bne	65ba8 <fputs@plt+0x547c0>
   65b54:	str	r2, [sp, #32]
   65b58:	ldr	r0, [sp, #28]
   65b5c:	mov	r3, #0
   65b60:	ldr	r2, [sp, #32]
   65b64:	ldrb	r1, [r0, #66]	; 0x42
   65b68:	ldr	r2, [r2, #32]
   65b6c:	ldr	r2, [r2]
   65b70:	bl	609ac <fputs@plt+0x4f5c4>
   65b74:	ldr	r1, [sp, #24]
   65b78:	ldr	r2, [sp, #32]
   65b7c:	cmp	r0, r1
   65b80:	ldr	r1, [sp, #20]
   65b84:	bne	65ba8 <fputs@plt+0x547c0>
   65b88:	cmp	r9, #0
   65b8c:	beq	65cac <fputs@plt+0x548c4>
   65b90:	ldrh	r0, [r2, #50]	; 0x32
   65b94:	cmp	r0, #1
   65b98:	bne	65ba8 <fputs@plt+0x547c0>
   65b9c:	ldrb	r0, [r2, #54]	; 0x36
   65ba0:	cmp	r0, #0
   65ba4:	bne	65cac <fputs@plt+0x548c4>
   65ba8:	ldr	r2, [r2, #20]
   65bac:	cmp	r2, #0
   65bb0:	bne	65b44 <fputs@plt+0x5475c>
   65bb4:	tst	r7, #1
   65bb8:	beq	65c04 <fputs@plt+0x5481c>
   65bbc:	ldrb	r0, [r4, #5]
   65bc0:	tst	r0, #8
   65bc4:	bne	65c04 <fputs@plt+0x5481c>
   65bc8:	ldr	r7, [r4, #12]
   65bcc:	mov	r0, #0
   65bd0:	str	r0, [r4, #12]
   65bd4:	mov	r0, r4
   65bd8:	bl	6277c <fputs@plt+0x51394>
   65bdc:	str	r7, [r4, #12]
   65be0:	mov	r7, #5
   65be4:	cmp	r0, #0
   65be8:	beq	65bfc <fputs@plt+0x54814>
   65bec:	ldr	r0, [r4, #20]
   65bf0:	ldr	r0, [r0]
   65bf4:	cmp	r0, #3
   65bf8:	bge	65c04 <fputs@plt+0x5481c>
   65bfc:	str	r5, [r4, #28]
   65c00:	b	65c80 <fputs@plt+0x54898>
   65c04:	ldr	r5, [r6, #428]	; 0x1ac
   65c08:	cmp	r9, #0
   65c0c:	beq	65c40 <fputs@plt+0x54858>
   65c10:	mov	r2, #0
   65c14:	mov	r7, #2
   65c18:	str	r2, [r6, #428]	; 0x1ac
   65c1c:	ldr	r0, [r4, #12]
   65c20:	ldrsh	r0, [r0, #32]
   65c24:	cmn	r0, #1
   65c28:	bgt	65c64 <fputs@plt+0x5487c>
   65c2c:	ldrb	r0, [r4, #5]
   65c30:	mov	r7, #2
   65c34:	tst	r0, #8
   65c38:	movweq	r7, #1
   65c3c:	b	65c64 <fputs@plt+0x5487c>
   65c40:	mov	r7, #2
   65c44:	cmp	sl, #0
   65c48:	beq	65c60 <fputs@plt+0x54878>
   65c4c:	ldr	r0, [r6, #76]	; 0x4c
   65c50:	add	r2, r0, #1
   65c54:	str	r2, [r6, #76]	; 0x4c
   65c58:	str	r2, [sl]
   65c5c:	b	65c64 <fputs@plt+0x5487c>
   65c60:	mov	r2, #0
   65c64:	sub	r0, r7, #1
   65c68:	mov	r1, r4
   65c6c:	clz	r0, r0
   65c70:	lsr	r3, r0, #5
   65c74:	mov	r0, r6
   65c78:	bl	62cf8 <fputs@plt+0x51910>
   65c7c:	str	r5, [r6, #428]	; 0x1ac
   65c80:	mov	r0, r7
   65c84:	sub	sp, fp, #28
   65c88:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   65c8c:	cmp	r7, #0
   65c90:	ldr	r2, [r8, #4]
   65c94:	movpl	r1, r7
   65c98:	add	r1, r1, r1, lsl #2
   65c9c:	add	r1, r2, r1, lsl #2
   65ca0:	str	r0, [r1, #8]
   65ca4:	mov	r7, #1
   65ca8:	b	65bfc <fputs@plt+0x54814>
   65cac:	mov	r0, r6
   65cb0:	mov	r9, r2
   65cb4:	bl	60424 <fputs@plt+0x4f03c>
   65cb8:	ldr	r2, [r6, #84]	; 0x54
   65cbc:	mov	r3, #0
   65cc0:	add	r1, r2, #1
   65cc4:	str	r1, [r6, #84]	; 0x54
   65cc8:	mov	r1, #0
   65ccc:	str	r1, [sp]
   65cd0:	mov	r1, #44	; 0x2c
   65cd4:	bl	49a20 <fputs@plt+0x38638>
   65cd8:	str	r0, [sp, #28]
   65cdc:	ldr	r0, [sp, #8]
   65ce0:	ldr	r3, [r9, #44]	; 0x2c
   65ce4:	mov	r1, #54	; 0x36
   65ce8:	mov	r2, r5
   65cec:	str	r0, [sp]
   65cf0:	mov	r0, r8
   65cf4:	bl	49a20 <fputs@plt+0x38638>
   65cf8:	ldr	r7, [r6, #8]
   65cfc:	mov	r0, r6
   65d00:	mov	r1, r9
   65d04:	bl	607ac <fputs@plt+0x4f3c4>
   65d08:	mov	r2, r0
   65d0c:	mov	r0, r7
   65d10:	mvn	r1, #0
   65d14:	mvn	r3, #5
   65d18:	bl	1d520 <fputs@plt+0xc138>
   65d1c:	ldr	r0, [r9, #28]
   65d20:	cmp	sl, #0
   65d24:	ldrb	r7, [r0]
   65d28:	beq	65d64 <fputs@plt+0x5497c>
   65d2c:	ldr	r0, [sp, #16]
   65d30:	ldr	r1, [sp, #12]
   65d34:	ldr	r0, [r0, #4]
   65d38:	add	r0, r0, r1, lsl #4
   65d3c:	ldrb	r0, [r0, #12]
   65d40:	cmp	r0, #0
   65d44:	bne	65d64 <fputs@plt+0x5497c>
   65d48:	ldr	r0, [r6, #76]	; 0x4c
   65d4c:	mov	r1, r5
   65d50:	add	r2, r0, #1
   65d54:	mov	r0, r8
   65d58:	str	r2, [r6, #76]	; 0x4c
   65d5c:	str	r2, [sl]
   65d60:	bl	657e4 <fputs@plt+0x543fc>
   65d64:	ldr	r0, [r8, #32]
   65d68:	ldr	r2, [r8, #24]
   65d6c:	sub	r1, r0, #1
   65d70:	str	r1, [r2, #96]	; 0x60
   65d74:	ldr	r2, [r8]
   65d78:	ldrb	r2, [r2, #69]	; 0x45
   65d7c:	cmp	r2, #0
   65d80:	beq	65d90 <fputs@plt+0x549a8>
   65d84:	movw	r1, #35320	; 0x89f8
   65d88:	movt	r1, #10
   65d8c:	b	65da8 <fputs@plt+0x549c0>
   65d90:	ldr	r2, [sp, #28]
   65d94:	cmp	r2, #0
   65d98:	movpl	r1, r2
   65d9c:	ldr	r2, [r8, #4]
   65da0:	add	r1, r1, r1, lsl #2
   65da4:	add	r1, r2, r1, lsl #2
   65da8:	add	r7, r7, #3
   65dac:	str	r0, [r1, #8]
   65db0:	b	65bfc <fputs@plt+0x54814>
   65db4:	push	{r4, sl, fp, lr}
   65db8:	add	fp, sp, #8
   65dbc:	mov	r4, r0
   65dc0:	ldr	r0, [r0, #12]
   65dc4:	bl	6565c <fputs@plt+0x54274>
   65dc8:	mov	r1, r0
   65dcc:	ldr	r0, [r4, #16]
   65dd0:	cmp	r0, #0
   65dd4:	bne	65e04 <fputs@plt+0x54a1c>
   65dd8:	ldrb	r0, [r4, #5]
   65ddc:	tst	r0, #8
   65de0:	bne	65df4 <fputs@plt+0x54a0c>
   65de4:	cmp	r1, #0
   65de8:	movweq	r1, #65	; 0x41
   65dec:	mov	r0, r1
   65df0:	pop	{r4, sl, fp, pc}
   65df4:	ldr	r0, [r4, #20]
   65df8:	ldr	r0, [r0]
   65dfc:	ldr	r0, [r0, #4]
   65e00:	ldr	r0, [r0]
   65e04:	pop	{r4, sl, fp, lr}
   65e08:	b	65710 <fputs@plt+0x54328>
   65e0c:	ldrb	r2, [r0]
   65e10:	add	r1, r2, #101	; 0x65
   65e14:	uxtb	r1, r1
   65e18:	cmp	r1, #1
   65e1c:	bhi	65e38 <fputs@plt+0x54a50>
   65e20:	ldr	r0, [r0, #12]
   65e24:	ldrb	r2, [r0]
   65e28:	add	r1, r2, #101	; 0x65
   65e2c:	uxtb	r1, r1
   65e30:	cmp	r1, #2
   65e34:	bcc	65e20 <fputs@plt+0x54a38>
   65e38:	cmp	r2, #157	; 0x9d
   65e3c:	mov	r1, #0
   65e40:	ldrbeq	r2, [r0, #38]	; 0x26
   65e44:	sub	r3, r2, #132	; 0x84
   65e48:	cmp	r3, #3
   65e4c:	bcc	65ea0 <fputs@plt+0x54ab8>
   65e50:	cmp	r2, #97	; 0x61
   65e54:	beq	65ea0 <fputs@plt+0x54ab8>
   65e58:	cmp	r2, #152	; 0x98
   65e5c:	bne	65e9c <fputs@plt+0x54ab4>
   65e60:	ldrb	r2, [r0, #6]
   65e64:	mov	r1, #1
   65e68:	tst	r2, #16
   65e6c:	bne	65ea0 <fputs@plt+0x54ab8>
   65e70:	ldrsh	r2, [r0, #32]
   65e74:	mov	r1, #0
   65e78:	cmp	r2, #0
   65e7c:	bmi	65ea0 <fputs@plt+0x54ab8>
   65e80:	ldr	r0, [r0, #44]	; 0x2c
   65e84:	ldr	r0, [r0, #4]
   65e88:	add	r0, r0, r2, lsl #4
   65e8c:	ldrb	r0, [r0, #12]
   65e90:	clz	r0, r0
   65e94:	lsr	r1, r0, #5
   65e98:	b	65ea0 <fputs@plt+0x54ab8>
   65e9c:	mov	r1, #1
   65ea0:	mov	r0, r1
   65ea4:	bx	lr
   65ea8:	mov	r2, r0
   65eac:	ldr	r0, [r0, #416]	; 0x1a0
   65eb0:	mov	r3, #1
   65eb4:	cmp	r0, #0
   65eb8:	moveq	r0, r2
   65ebc:	ldr	r2, [r0, #340]	; 0x154
   65ec0:	tst	r2, r3, lsl r1
   65ec4:	bxne	lr
   65ec8:	lsl	r3, r3, r1
   65ecc:	cmp	r1, #1
   65ed0:	orr	r2, r2, r3
   65ed4:	str	r2, [r0, #340]	; 0x154
   65ed8:	add	r2, r0, r1, lsl #2
   65edc:	ldr	r3, [r0]
   65ee0:	ldr	r3, [r3, #16]
   65ee4:	add	r3, r3, r1, lsl #4
   65ee8:	ldr	r3, [r3, #12]
   65eec:	ldr	r3, [r3]
   65ef0:	str	r3, [r2, #344]	; 0x158
   65ef4:	bne	65efc <fputs@plt+0x54b14>
   65ef8:	b	2614c <fputs@plt+0x14d64>
   65efc:	bx	lr
   65f00:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   65f04:	add	fp, sp, #24
   65f08:	sub	sp, sp, #24
   65f0c:	ldr	r6, [r0, #8]
   65f10:	cmp	r1, #0
   65f14:	mov	r4, r0
   65f18:	mov	r0, #0
   65f1c:	str	r0, [sp, #20]
   65f20:	str	r0, [sp, #16]
   65f24:	cmpne	r6, #0
   65f28:	bne	65f34 <fputs@plt+0x54b4c>
   65f2c:	sub	sp, fp, #24
   65f30:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   65f34:	ldrb	r7, [r1]
   65f38:	mov	r9, r3
   65f3c:	mov	r8, r2
   65f40:	mov	r5, r1
   65f44:	sub	r0, r7, #71	; 0x47
   65f48:	cmp	r0, #12
   65f4c:	bhi	65fac <fputs@plt+0x54bc4>
   65f50:	add	r1, pc, #0
   65f54:	ldr	pc, [r1, r0, lsl #2]
   65f58:	andeq	r6, r6, r4, lsl r0
   65f5c:	andeq	r6, r6, ip, asr #32
   65f60:			; <UNDEFINED> instruction: 0x00065fbc
   65f64:	strheq	r6, [r6], -ip
   65f68:	ldrdeq	r6, [r6], -r8
   65f6c:	andeq	r5, r6, ip, lsl #31
   65f70:	andeq	r5, r6, ip, lsl #31
   65f74:	ldrdeq	r5, [r6], -r0
   65f78:	ldrdeq	r5, [r6], -r0
   65f7c:	ldrdeq	r5, [r6], -r0
   65f80:	ldrdeq	r5, [r6], -r0
   65f84:	ldrdeq	r5, [r6], -r0
   65f88:	ldrdeq	r5, [r6], -r0
   65f8c:	ldr	r1, [r5, #12]
   65f90:	add	r2, sp, #20
   65f94:	mov	r0, r4
   65f98:	bl	6244c <fputs@plt+0x51064>
   65f9c:	mov	r2, r0
   65fa0:	mov	r0, #0
   65fa4:	mov	r1, r7
   65fa8:	b	66178 <fputs@plt+0x54d90>
   65fac:	cmp	r7, #19
   65fb0:	beq	66144 <fputs@plt+0x54d5c>
   65fb4:	cmp	r7, #148	; 0x94
   65fb8:	bne	6615c <fputs@plt+0x54d74>
   65fbc:	cmp	r7, #73	; 0x49
   65fc0:	mov	r0, #78	; 0x4e
   65fc4:	mov	r9, #128	; 0x80
   65fc8:	movweq	r0, #79	; 0x4f
   65fcc:	mov	r7, r0
   65fd0:	ldr	r1, [r5, #12]
   65fd4:	add	r2, sp, #20
   65fd8:	mov	r0, r4
   65fdc:	bl	6244c <fputs@plt+0x51064>
   65fe0:	ldr	r1, [r5, #16]
   65fe4:	mov	r6, r0
   65fe8:	add	r2, sp, #16
   65fec:	mov	r0, r4
   65ff0:	bl	6244c <fputs@plt+0x51064>
   65ff4:	ldr	r1, [r5, #12]
   65ff8:	ldr	r2, [r5, #16]
   65ffc:	str	r6, [sp]
   66000:	stmib	sp, {r0, r8, r9}
   66004:	mov	r0, r4
   66008:	mov	r3, r7
   6600c:	bl	62600 <fputs@plt+0x51218>
   66010:	b	66188 <fputs@plt+0x54da0>
   66014:	ldr	r1, [r5, #12]
   66018:	mov	r0, r4
   6601c:	mov	r2, r8
   66020:	mov	r3, r9
   66024:	bl	65f00 <fputs@plt+0x54b18>
   66028:	ldr	r0, [r4, #108]	; 0x6c
   6602c:	mov	r2, r8
   66030:	mov	r3, r9
   66034:	add	r0, r0, #1
   66038:	str	r0, [r4, #108]	; 0x6c
   6603c:	mov	r0, r4
   66040:	ldr	r1, [r5, #16]
   66044:	bl	65f00 <fputs@plt+0x54b18>
   66048:	b	660b0 <fputs@plt+0x54cc8>
   6604c:	mov	r0, r6
   66050:	bl	626a8 <fputs@plt+0x512c0>
   66054:	ldr	r1, [r5, #12]
   66058:	mov	r7, r0
   6605c:	eor	r3, r9, #16
   66060:	mov	r0, r4
   66064:	mov	r2, r7
   66068:	bl	63970 <fputs@plt+0x52588>
   6606c:	ldr	r0, [r4, #108]	; 0x6c
   66070:	mov	r2, r8
   66074:	mov	r3, r9
   66078:	add	r0, r0, #1
   6607c:	str	r0, [r4, #108]	; 0x6c
   66080:	mov	r0, r4
   66084:	ldr	r1, [r5, #16]
   66088:	bl	65f00 <fputs@plt+0x54b18>
   6608c:	ldr	r0, [r6, #24]
   66090:	ldr	r1, [r0, #120]	; 0x78
   66094:	cmp	r1, #0
   66098:	ldrne	r2, [r6, #32]
   6609c:	mvnne	r3, r7
   660a0:	strne	r2, [r1, r3, lsl #2]
   660a4:	ldr	r1, [r6, #32]
   660a8:	sub	r1, r1, #1
   660ac:	str	r1, [r0, #96]	; 0x60
   660b0:	mov	r0, r4
   660b4:	bl	62704 <fputs@plt+0x5131c>
   660b8:	b	66188 <fputs@plt+0x54da0>
   660bc:	mov	r0, r4
   660c0:	mov	r1, r5
   660c4:	mov	r2, r8
   660c8:	mov	r3, #1
   660cc:	str	r9, [sp]
   660d0:	bl	66270 <fputs@plt+0x54e88>
   660d4:	b	66188 <fputs@plt+0x54da0>
   660d8:	mov	r0, r6
   660dc:	bl	626a8 <fputs@plt+0x512c0>
   660e0:	mov	r7, r0
   660e4:	cmp	r9, #0
   660e8:	mov	r3, r8
   660ec:	mov	r1, r5
   660f0:	moveq	r3, r0
   660f4:	mov	r0, r4
   660f8:	mov	r2, r7
   660fc:	bl	63354 <fputs@plt+0x51f6c>
   66100:	mov	r0, #0
   66104:	mov	r1, #13
   66108:	mov	r2, #0
   6610c:	mov	r3, r8
   66110:	str	r0, [sp]
   66114:	mov	r0, r6
   66118:	bl	49a20 <fputs@plt+0x38638>
   6611c:	ldr	r0, [r6, #24]
   66120:	ldr	r1, [r0, #120]	; 0x78
   66124:	cmp	r1, #0
   66128:	ldrne	r2, [r6, #32]
   6612c:	mvnne	r3, r7
   66130:	strne	r2, [r1, r3, lsl #2]
   66134:	ldr	r1, [r6, #32]
   66138:	sub	r1, r1, #1
   6613c:	str	r1, [r0, #96]	; 0x60
   66140:	b	66188 <fputs@plt+0x54da0>
   66144:	ldr	r1, [r5, #12]
   66148:	mov	r0, r4
   6614c:	mov	r2, r8
   66150:	mov	r3, r9
   66154:	bl	63970 <fputs@plt+0x52588>
   66158:	b	66188 <fputs@plt+0x54da0>
   6615c:	mov	r0, r5
   66160:	bl	663e8 <fputs@plt+0x55000>
   66164:	cmp	r0, #0
   66168:	beq	66234 <fputs@plt+0x54e4c>
   6616c:	mov	r0, #0
   66170:	mov	r1, #13
   66174:	mov	r2, #0
   66178:	str	r0, [sp]
   6617c:	mov	r0, r6
   66180:	mov	r3, r8
   66184:	bl	49a20 <fputs@plt+0x38638>
   66188:	ldr	r0, [sp, #20]
   6618c:	cmp	r0, #0
   66190:	beq	661dc <fputs@plt+0x54df4>
   66194:	ldrb	r1, [r4, #19]
   66198:	cmp	r1, #7
   6619c:	bhi	661dc <fputs@plt+0x54df4>
   661a0:	mov	r2, #0
   661a4:	add	r3, r4, r2
   661a8:	ldr	r7, [r3, #136]	; 0x88
   661ac:	cmp	r7, r0
   661b0:	beq	661d4 <fputs@plt+0x54dec>
   661b4:	add	r2, r2, #20
   661b8:	cmp	r2, #200	; 0xc8
   661bc:	bne	661a4 <fputs@plt+0x54dbc>
   661c0:	add	r2, r1, #1
   661c4:	add	r1, r4, r1, lsl #2
   661c8:	strb	r2, [r4, #19]
   661cc:	str	r0, [r1, #28]
   661d0:	b	661dc <fputs@plt+0x54df4>
   661d4:	mov	r0, #1
   661d8:	strb	r0, [r3, #130]	; 0x82
   661dc:	ldr	r0, [sp, #16]
   661e0:	cmp	r0, #0
   661e4:	beq	65f2c <fputs@plt+0x54b44>
   661e8:	ldrb	r1, [r4, #19]
   661ec:	cmp	r1, #7
   661f0:	bhi	65f2c <fputs@plt+0x54b44>
   661f4:	mov	r2, #0
   661f8:	add	r3, r4, r2
   661fc:	ldr	r7, [r3, #136]	; 0x88
   66200:	cmp	r7, r0
   66204:	beq	66228 <fputs@plt+0x54e40>
   66208:	add	r2, r2, #20
   6620c:	cmp	r2, #200	; 0xc8
   66210:	bne	661f8 <fputs@plt+0x54e10>
   66214:	add	r2, r1, #1
   66218:	add	r1, r4, r1, lsl #2
   6621c:	strb	r2, [r4, #19]
   66220:	str	r0, [r1, #28]
   66224:	b	65f2c <fputs@plt+0x54b44>
   66228:	mov	r0, #1
   6622c:	strb	r0, [r3, #130]	; 0x82
   66230:	b	65f2c <fputs@plt+0x54b44>
   66234:	mov	r0, r5
   66238:	bl	663a4 <fputs@plt+0x54fbc>
   6623c:	cmp	r0, #0
   66240:	bne	66188 <fputs@plt+0x54da0>
   66244:	add	r2, sp, #20
   66248:	mov	r0, r4
   6624c:	mov	r1, r5
   66250:	bl	6244c <fputs@plt+0x51064>
   66254:	cmp	r9, #0
   66258:	mov	r2, r0
   6625c:	mov	r0, r6
   66260:	mov	r1, #45	; 0x2d
   66264:	movwne	r9, #1
   66268:	str	r9, [sp]
   6626c:	b	66180 <fputs@plt+0x54d98>
   66270:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   66274:	add	fp, sp, #28
   66278:	sub	sp, sp, #204	; 0xcc
   6627c:	mov	sl, r0
   66280:	mov	r0, #0
   66284:	mov	r9, r3
   66288:	add	ip, sp, #8
   6628c:	mov	r8, r2
   66290:	str	r0, [sp, #4]
   66294:	mov	r2, ip
   66298:	ldr	lr, [r1, #12]
   6629c:	ldm	lr!, {r0, r3, r4, r5, r6, r7}
   662a0:	stmia	r2!, {r0, r3, r4, r5, r6, r7}
   662a4:	ldm	lr, {r0, r3, r4, r5, r6, r7}
   662a8:	stm	r2, {r0, r3, r4, r5, r6, r7}
   662ac:	add	r0, sp, #60	; 0x3c
   662b0:	str	ip, [sp, #120]	; 0x78
   662b4:	mov	r2, #81	; 0x51
   662b8:	str	r0, [fp, #-60]	; 0xffffffc4
   662bc:	add	r0, sp, #108	; 0x6c
   662c0:	str	r0, [fp, #-64]	; 0xffffffc0
   662c4:	mov	r0, #72	; 0x48
   662c8:	strb	r0, [fp, #-76]	; 0xffffffb4
   662cc:	mov	r0, #83	; 0x53
   662d0:	strb	r0, [sp, #108]	; 0x6c
   662d4:	ldr	r0, [r1, #20]
   662d8:	ldr	r0, [r0, #4]
   662dc:	ldr	r1, [r0]
   662e0:	str	ip, [sp, #72]	; 0x48
   662e4:	strb	r2, [sp, #60]	; 0x3c
   662e8:	add	r2, sp, #4
   662ec:	str	r1, [sp, #124]	; 0x7c
   662f0:	mov	r1, ip
   662f4:	ldr	r0, [r0, #20]
   662f8:	str	r0, [sp, #76]	; 0x4c
   662fc:	mov	r0, sl
   66300:	bl	6244c <fputs@plt+0x51064>
   66304:	str	r0, [sp, #36]	; 0x24
   66308:	mov	r1, #157	; 0x9d
   6630c:	ldr	r3, [fp, #8]
   66310:	mov	r2, r8
   66314:	cmp	r9, #0
   66318:	ldrb	r0, [sp, #8]
   6631c:	strb	r1, [sp, #8]
   66320:	sub	r1, fp, #76	; 0x4c
   66324:	strb	r0, [sp, #46]	; 0x2e
   66328:	ldr	r0, [sp, #12]
   6632c:	bic	r0, r0, #4096	; 0x1000
   66330:	str	r0, [sp, #12]
   66334:	mov	r0, sl
   66338:	beq	66344 <fputs@plt+0x54f5c>
   6633c:	bl	65f00 <fputs@plt+0x54b18>
   66340:	b	66348 <fputs@plt+0x54f60>
   66344:	bl	63970 <fputs@plt+0x52588>
   66348:	ldr	r0, [sp, #4]
   6634c:	cmp	r0, #0
   66350:	beq	6639c <fputs@plt+0x54fb4>
   66354:	ldrb	r1, [sl, #19]
   66358:	cmp	r1, #7
   6635c:	bhi	6639c <fputs@plt+0x54fb4>
   66360:	mov	r2, #0
   66364:	add	r3, sl, r2
   66368:	ldr	r7, [r3, #136]	; 0x88
   6636c:	cmp	r7, r0
   66370:	beq	66394 <fputs@plt+0x54fac>
   66374:	add	r2, r2, #20
   66378:	cmp	r2, #200	; 0xc8
   6637c:	bne	66364 <fputs@plt+0x54f7c>
   66380:	add	r2, r1, #1
   66384:	add	r1, sl, r1, lsl #2
   66388:	strb	r2, [sl, #19]
   6638c:	str	r0, [r1, #28]
   66390:	b	6639c <fputs@plt+0x54fb4>
   66394:	mov	r0, #1
   66398:	strb	r0, [r3, #130]	; 0x82
   6639c:	sub	sp, fp, #28
   663a0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   663a4:	push	{r4, sl, fp, lr}
   663a8:	add	fp, sp, #8
   663ac:	sub	sp, sp, #8
   663b0:	mov	r4, #0
   663b4:	str	r4, [sp, #4]
   663b8:	ldrb	r1, [r0, #4]
   663bc:	tst	r1, #1
   663c0:	bne	663dc <fputs@plt+0x54ff4>
   663c4:	add	r1, sp, #4
   663c8:	bl	6575c <fputs@plt+0x54374>
   663cc:	cmp	r0, #0
   663d0:	ldrne	r0, [sp, #4]
   663d4:	clzne	r0, r0
   663d8:	lsrne	r4, r0, #5
   663dc:	mov	r0, r4
   663e0:	sub	sp, fp, #8
   663e4:	pop	{r4, sl, fp, pc}
   663e8:	push	{r4, sl, fp, lr}
   663ec:	add	fp, sp, #8
   663f0:	sub	sp, sp, #8
   663f4:	mov	r4, #0
   663f8:	str	r4, [sp, #4]
   663fc:	ldrb	r1, [r0, #4]
   66400:	tst	r1, #1
   66404:	bne	66424 <fputs@plt+0x5503c>
   66408:	add	r1, sp, #4
   6640c:	bl	6575c <fputs@plt+0x54374>
   66410:	cmp	r0, #0
   66414:	beq	66424 <fputs@plt+0x5503c>
   66418:	ldr	r4, [sp, #4]
   6641c:	cmp	r4, #0
   66420:	movwne	r4, #1
   66424:	mov	r0, r4
   66428:	sub	sp, fp, #8
   6642c:	pop	{r4, sl, fp, pc}
   66430:	push	{r4, r5, r6, sl, fp, lr}
   66434:	add	fp, sp, #16
   66438:	sub	sp, sp, #8
   6643c:	ldr	r4, [r0]
   66440:	mov	r6, r0
   66444:	mov	r0, #0
   66448:	ldrb	r5, [r4, #149]	; 0x95
   6644c:	cmp	r5, #0
   66450:	bne	66460 <fputs@plt+0x55078>
   66454:	ldrb	r5, [r6, #454]	; 0x1c6
   66458:	cmp	r5, #0
   6645c:	beq	66468 <fputs@plt+0x55080>
   66460:	sub	sp, fp, #16
   66464:	pop	{r4, r5, r6, sl, fp, pc}
   66468:	ldr	ip, [r4, #296]	; 0x128
   6646c:	cmp	ip, #0
   66470:	beq	66460 <fputs@plt+0x55078>
   66474:	ldr	r0, [r4, #300]	; 0x12c
   66478:	ldr	r4, [r6, #496]	; 0x1f0
   6647c:	ldr	r5, [fp, #8]
   66480:	str	r5, [sp]
   66484:	str	r4, [sp, #4]
   66488:	blx	ip
   6648c:	cmp	r0, #1
   66490:	bne	664b4 <fputs@plt+0x550cc>
   66494:	movw	r1, #3068	; 0xbfc
   66498:	mov	r0, r6
   6649c:	movt	r1, #9
   664a0:	bl	1d2ec <fputs@plt+0xbf04>
   664a4:	mov	r0, #23
   664a8:	str	r0, [r6, #12]
   664ac:	mov	r0, #1
   664b0:	b	66460 <fputs@plt+0x55078>
   664b4:	mvn	r1, #2
   664b8:	tst	r0, r1
   664bc:	beq	66460 <fputs@plt+0x55078>
   664c0:	movw	r1, #3083	; 0xc0b
   664c4:	mov	r0, r6
   664c8:	movt	r1, #9
   664cc:	bl	1d2ec <fputs@plt+0xbf04>
   664d0:	mov	r0, #1
   664d4:	str	r0, [r6, #12]
   664d8:	b	66460 <fputs@plt+0x55078>
   664dc:	push	{r4, r5, r6, r7, fp, lr}
   664e0:	add	fp, sp, #16
   664e4:	cmp	r1, #0
   664e8:	beq	66534 <fputs@plt+0x5514c>
   664ec:	ldr	r6, [r1]
   664f0:	cmp	r6, #0
   664f4:	beq	6653c <fputs@plt+0x55154>
   664f8:	ldr	r5, [r1, #4]
   664fc:	mov	r4, #0
   66500:	adds	r2, r5, #1
   66504:	adc	r3, r4, #0
   66508:	bl	238e0 <fputs@plt+0x124f8>
   6650c:	cmp	r0, #0
   66510:	beq	66540 <fputs@plt+0x55158>
   66514:	mov	r1, r6
   66518:	mov	r2, r5
   6651c:	mov	r7, r0
   66520:	bl	11244 <memcpy@plt>
   66524:	mov	r0, #0
   66528:	mov	r4, r7
   6652c:	strb	r0, [r7, r5]
   66530:	b	66540 <fputs@plt+0x55158>
   66534:	mov	r4, #0
   66538:	b	66548 <fputs@plt+0x55160>
   6653c:	mov	r4, #0
   66540:	mov	r0, r4
   66544:	bl	66550 <fputs@plt+0x55168>
   66548:	mov	r0, r4
   6654c:	pop	{r4, r5, r6, r7, fp, pc}
   66550:	cmp	r0, #0
   66554:	beq	66574 <fputs@plt+0x5518c>
   66558:	ldrb	ip, [r0]
   6655c:	cmp	ip, #90	; 0x5a
   66560:	bgt	66578 <fputs@plt+0x55190>
   66564:	cmp	ip, #34	; 0x22
   66568:	beq	6658c <fputs@plt+0x551a4>
   6656c:	cmp	ip, #39	; 0x27
   66570:	beq	6658c <fputs@plt+0x551a4>
   66574:	bx	lr
   66578:	cmp	ip, #96	; 0x60
   6657c:	beq	6658c <fputs@plt+0x551a4>
   66580:	cmp	ip, #91	; 0x5b
   66584:	bxne	lr
   66588:	mov	ip, #93	; 0x5d
   6658c:	mov	r3, #1
   66590:	mov	r2, r0
   66594:	ldrb	r1, [r0, r3]
   66598:	cmp	r1, ip
   6659c:	bne	665b8 <fputs@plt+0x551d0>
   665a0:	add	r3, r3, #1
   665a4:	ldrb	r1, [r0, r3]
   665a8:	cmp	r1, ip
   665ac:	bne	665c8 <fputs@plt+0x551e0>
   665b0:	strb	ip, [r2]
   665b4:	b	665bc <fputs@plt+0x551d4>
   665b8:	strb	r1, [r2]
   665bc:	add	r2, r2, #1
   665c0:	add	r3, r3, #1
   665c4:	b	66594 <fputs@plt+0x551ac>
   665c8:	mov	r0, #0
   665cc:	strb	r0, [r2]
   665d0:	bx	lr
   665d4:	push	{r4, r5, fp, lr}
   665d8:	add	fp, sp, #8
   665dc:	mov	r4, r1
   665e0:	ldr	r1, [r2, #4]
   665e4:	mov	r5, r0
   665e8:	ldr	r0, [r0]
   665ec:	cmp	r1, #0
   665f0:	beq	66614 <fputs@plt+0x5522c>
   665f4:	ldrb	r1, [r0, #149]	; 0x95
   665f8:	cmp	r1, #0
   665fc:	beq	66620 <fputs@plt+0x55238>
   66600:	movw	r1, #3237	; 0xca5
   66604:	mov	r0, r5
   66608:	movt	r1, #9
   6660c:	bl	1d2ec <fputs@plt+0xbf04>
   66610:	b	66648 <fputs@plt+0x55260>
   66614:	ldrb	r0, [r0, #148]	; 0x94
   66618:	str	r4, [r3]
   6661c:	pop	{r4, r5, fp, pc}
   66620:	mov	r1, r4
   66624:	str	r2, [r3]
   66628:	bl	666c8 <fputs@plt+0x552e0>
   6662c:	cmn	r0, #1
   66630:	popgt	{r4, r5, fp, pc}
   66634:	movw	r1, #3254	; 0xcb6
   66638:	mov	r0, r5
   6663c:	mov	r2, r4
   66640:	movt	r1, #9
   66644:	bl	1d2ec <fputs@plt+0xbf04>
   66648:	mvn	r0, #0
   6664c:	pop	{r4, r5, fp, pc}
   66650:	push	{r4, r5, r6, sl, fp, lr}
   66654:	add	fp, sp, #16
   66658:	mov	r6, r0
   6665c:	ldr	r0, [r0]
   66660:	mov	r5, r1
   66664:	mov	r4, #0
   66668:	ldrb	r1, [r0, #149]	; 0x95
   6666c:	cmp	r1, #0
   66670:	bne	666c0 <fputs@plt+0x552d8>
   66674:	ldrb	r1, [r6, #18]
   66678:	cmp	r1, #0
   6667c:	bne	666c0 <fputs@plt+0x552d8>
   66680:	ldrb	r0, [r0, #25]
   66684:	tst	r0, #8
   66688:	bne	666c0 <fputs@plt+0x552d8>
   6668c:	movw	r1, #3274	; 0xcca
   66690:	mov	r0, r5
   66694:	mov	r2, #7
   66698:	movt	r1, #9
   6669c:	bl	13510 <fputs@plt+0x2128>
   666a0:	cmp	r0, #0
   666a4:	bne	666c0 <fputs@plt+0x552d8>
   666a8:	movw	r1, #3282	; 0xcd2
   666ac:	mov	r0, r6
   666b0:	mov	r2, r5
   666b4:	movt	r1, #9
   666b8:	bl	1d2ec <fputs@plt+0xbf04>
   666bc:	mov	r4, #1
   666c0:	mov	r0, r4
   666c4:	pop	{r4, r5, r6, sl, fp, pc}
   666c8:	push	{r4, r5, r6, sl, fp, lr}
   666cc:	add	fp, sp, #16
   666d0:	mov	r4, r0
   666d4:	bl	664dc <fputs@plt+0x550f4>
   666d8:	mov	r5, r0
   666dc:	mov	r0, r4
   666e0:	mov	r1, r5
   666e4:	bl	21520 <fputs@plt+0x10138>
   666e8:	mov	r6, r0
   666ec:	mov	r0, r4
   666f0:	mov	r1, r5
   666f4:	bl	13dc4 <fputs@plt+0x29dc>
   666f8:	mov	r0, r6
   666fc:	pop	{r4, r5, r6, sl, fp, pc}
   66700:	push	{r4, r5, r6, sl, fp, lr}
   66704:	add	fp, sp, #16
   66708:	mov	r6, r0
   6670c:	ldrh	r0, [r0, #52]	; 0x34
   66710:	cmp	r0, #0
   66714:	beq	66764 <fputs@plt+0x5537c>
   66718:	ldr	r1, [r6, #12]
   6671c:	ldr	r3, [r6, #4]
   66720:	mov	r2, #0
   66724:	mov	r4, #0
   66728:	ldr	r1, [r1, #4]
   6672c:	ldrsh	r5, [r3]
   66730:	cmp	r5, #0
   66734:	bmi	66744 <fputs@plt+0x5535c>
   66738:	add	r5, r1, r5, lsl #4
   6673c:	ldrb	r5, [r5, #14]
   66740:	b	66748 <fputs@plt+0x55360>
   66744:	mov	r5, #1
   66748:	add	r4, r4, #1
   6674c:	add	r2, r5, r2
   66750:	add	r3, r3, #2
   66754:	cmp	r4, r0
   66758:	bcc	6672c <fputs@plt+0x55344>
   6675c:	lsl	r0, r2, #2
   66760:	b	66768 <fputs@plt+0x55380>
   66764:	mov	r0, #0
   66768:	mov	r1, #0
   6676c:	bl	473c4 <fputs@plt+0x35fdc>
   66770:	strh	r0, [r6, #48]	; 0x30
   66774:	pop	{r4, r5, r6, sl, fp, pc}
   66778:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   6677c:	add	fp, sp, #28
   66780:	sub	sp, sp, #4
   66784:	ldr	sl, [r0]
   66788:	mov	r6, r0
   6678c:	mov	r2, #0
   66790:	mov	r4, r1
   66794:	mov	r8, #0
   66798:	ldr	r5, [sl, #24]
   6679c:	orr	r0, r5, #64	; 0x40
   667a0:	bic	r0, r0, #4
   667a4:	str	r0, [sl, #24]
   667a8:	mov	r0, r6
   667ac:	bl	68bc8 <fputs@plt+0x577e0>
   667b0:	ldr	r0, [r6, #68]	; 0x44
   667b4:	cmp	r0, #0
   667b8:	beq	667c8 <fputs@plt+0x553e0>
   667bc:	mov	r0, r8
   667c0:	sub	sp, fp, #28
   667c4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   667c8:	mov	r7, r4
   667cc:	ldr	r4, [r4, #48]	; 0x30
   667d0:	cmp	r4, #0
   667d4:	bne	667c8 <fputs@plt+0x553e0>
   667d8:	cmp	sl, #0
   667dc:	str	r5, [sl, #24]
   667e0:	beq	667f8 <fputs@plt+0x55410>
   667e4:	mov	r0, sl
   667e8:	mov	r2, #72	; 0x48
   667ec:	mov	r3, #0
   667f0:	bl	238e0 <fputs@plt+0x124f8>
   667f4:	b	66804 <fputs@plt+0x5541c>
   667f8:	mov	r0, #72	; 0x48
   667fc:	mov	r1, #0
   66800:	bl	1438c <fputs@plt+0x2fa4>
   66804:	mov	r4, r0
   66808:	cmp	r0, #0
   6680c:	beq	667bc <fputs@plt+0x553d4>
   66810:	add	r9, r4, #4
   66814:	mov	r1, #0
   66818:	mov	r2, #68	; 0x44
   6681c:	mov	r8, #0
   66820:	mov	r0, r9
   66824:	bl	1119c <memset@plt>
   66828:	movw	r0, #1
   6682c:	add	r2, r4, #34	; 0x22
   66830:	mov	r3, r9
   66834:	movt	r0, #200	; 0xc8
   66838:	str	r0, [r4, #36]	; 0x24
   6683c:	str	r8, [r4]
   66840:	mov	r0, r6
   66844:	ldr	r1, [r7]
   66848:	bl	6a010 <fputs@plt+0x58c28>
   6684c:	mov	r0, r6
   66850:	mov	r1, r4
   66854:	mov	r2, r7
   66858:	bl	6ad7c <fputs@plt+0x59994>
   6685c:	movw	r0, #65535	; 0xffff
   66860:	strh	r0, [r4, #32]
   66864:	ldrb	r0, [sl, #69]	; 0x45
   66868:	cmp	r0, #0
   6686c:	beq	66880 <fputs@plt+0x55498>
   66870:	mov	r0, sl
   66874:	mov	r1, r4
   66878:	bl	13b64 <fputs@plt+0x277c>
   6687c:	b	667bc <fputs@plt+0x553d4>
   66880:	mov	r8, r4
   66884:	b	667bc <fputs@plt+0x553d4>
   66888:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   6688c:	add	fp, sp, #24
   66890:	sub	sp, sp, #8
   66894:	ldr	r6, [r1, #20]
   66898:	mov	r5, r2
   6689c:	mov	r4, r0
   668a0:	cmp	r6, #0
   668a4:	bne	6692c <fputs@plt+0x55544>
   668a8:	ldrsh	r0, [r1, #34]	; 0x22
   668ac:	ldr	r8, [r4]
   668b0:	mov	r7, r1
   668b4:	add	r0, r0, #1
   668b8:	asr	r1, r0, #31
   668bc:	bl	1438c <fputs@plt+0x2fa4>
   668c0:	cmp	r0, #0
   668c4:	beq	6698c <fputs@plt+0x555a4>
   668c8:	ldrsh	r1, [r7, #34]	; 0x22
   668cc:	mov	r6, r0
   668d0:	mov	r0, #0
   668d4:	cmp	r1, #1
   668d8:	mov	r1, #0
   668dc:	blt	6691c <fputs@plt+0x55534>
   668e0:	mov	r1, #0
   668e4:	ldr	r2, [r7, #4]
   668e8:	add	r2, r2, r1, lsl #4
   668ec:	ldrb	r2, [r2, #13]
   668f0:	strb	r2, [r6, r1]
   668f4:	add	r1, r1, #1
   668f8:	ldrsh	r2, [r7, #34]	; 0x22
   668fc:	cmp	r1, r2
   66900:	blt	668e4 <fputs@plt+0x554fc>
   66904:	b	6691c <fputs@plt+0x55534>
   66908:	add	r1, r6, r1
   6690c:	ldrb	r1, [r1, #-1]
   66910:	cmp	r1, #65	; 0x41
   66914:	mov	r1, r2
   66918:	bne	66928 <fputs@plt+0x55540>
   6691c:	subs	r2, r1, #1
   66920:	strb	r0, [r6, r1]
   66924:	bge	66908 <fputs@plt+0x55520>
   66928:	str	r6, [r7, #20]
   6692c:	mov	r0, r6
   66930:	bl	11220 <strlen@plt>
   66934:	bic	r7, r0, #-1073741824	; 0xc0000000
   66938:	cmp	r7, #0
   6693c:	beq	669c4 <fputs@plt+0x555dc>
   66940:	cmp	r5, #0
   66944:	beq	66970 <fputs@plt+0x55588>
   66948:	mov	r0, #0
   6694c:	mov	r1, #48	; 0x30
   66950:	mov	r2, r5
   66954:	mov	r3, r7
   66958:	str	r0, [sp]
   6695c:	mov	r0, r4
   66960:	bl	49a20 <fputs@plt+0x38638>
   66964:	mov	r1, r0
   66968:	mov	r0, r4
   6696c:	b	66978 <fputs@plt+0x55590>
   66970:	mov	r0, r4
   66974:	mvn	r1, #0
   66978:	mov	r2, r6
   6697c:	mov	r3, r7
   66980:	sub	sp, fp, #24
   66984:	pop	{r4, r5, r6, r7, r8, sl, fp, lr}
   66988:	b	1d520 <fputs@plt+0xc138>
   6698c:	ldrb	r0, [r8, #69]	; 0x45
   66990:	cmp	r0, #0
   66994:	bne	669c4 <fputs@plt+0x555dc>
   66998:	ldrb	r0, [r8, #70]	; 0x46
   6699c:	cmp	r0, #0
   669a0:	bne	669c4 <fputs@plt+0x555dc>
   669a4:	mov	r0, #1
   669a8:	strb	r0, [r8, #69]	; 0x45
   669ac:	ldr	r1, [r8, #164]	; 0xa4
   669b0:	cmp	r1, #1
   669b4:	strge	r0, [r8, #248]	; 0xf8
   669b8:	ldr	r0, [r8, #256]	; 0x100
   669bc:	add	r0, r0, #1
   669c0:	str	r0, [r8, #256]	; 0x100
   669c4:	sub	sp, fp, #24
   669c8:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   669cc:	sub	sp, sp, #8
   669d0:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   669d4:	add	fp, sp, #24
   669d8:	sub	sp, sp, #112	; 0x70
   669dc:	mov	r4, r0
   669e0:	mov	r0, #0
   669e4:	str	r2, [fp, #8]
   669e8:	str	r3, [fp, #12]
   669ec:	str	r0, [fp, #-32]	; 0xffffffe0
   669f0:	ldr	r0, [r4, #68]	; 0x44
   669f4:	cmp	r0, #0
   669f8:	bne	66a94 <fputs@plt+0x556ac>
   669fc:	ldr	r5, [r4]
   66a00:	add	r2, fp, #8
   66a04:	str	r2, [fp, #-28]	; 0xffffffe4
   66a08:	mov	r0, r5
   66a0c:	bl	26028 <fputs@plt+0x14c40>
   66a10:	cmp	r0, #0
   66a14:	beq	66a94 <fputs@plt+0x556ac>
   66a18:	mov	r6, r0
   66a1c:	ldrb	r0, [r4, #18]
   66a20:	add	r7, r4, #444	; 0x1bc
   66a24:	mov	r8, sp
   66a28:	mov	r2, #100	; 0x64
   66a2c:	mov	r1, r7
   66a30:	add	r0, r0, #1
   66a34:	strb	r0, [r4, #18]
   66a38:	mov	r0, r8
   66a3c:	bl	11244 <memcpy@plt>
   66a40:	mov	r0, r7
   66a44:	mov	r1, #0
   66a48:	mov	r2, #100	; 0x64
   66a4c:	bl	1119c <memset@plt>
   66a50:	sub	r2, fp, #32
   66a54:	mov	r0, r4
   66a58:	mov	r1, r6
   66a5c:	bl	1f548 <fputs@plt+0xe160>
   66a60:	ldr	r1, [fp, #-32]	; 0xffffffe0
   66a64:	mov	r0, r5
   66a68:	bl	13dc4 <fputs@plt+0x29dc>
   66a6c:	mov	r0, r5
   66a70:	mov	r1, r6
   66a74:	bl	13dc4 <fputs@plt+0x29dc>
   66a78:	mov	r0, r7
   66a7c:	mov	r1, r8
   66a80:	mov	r2, #100	; 0x64
   66a84:	bl	11244 <memcpy@plt>
   66a88:	ldrb	r0, [r4, #18]
   66a8c:	sub	r0, r0, #1
   66a90:	strb	r0, [r4, #18]
   66a94:	sub	sp, fp, #24
   66a98:	pop	{r4, r5, r6, r7, r8, sl, fp, lr}
   66a9c:	add	sp, sp, #8
   66aa0:	bx	lr
   66aa4:	push	{r4, r5, r6, sl, fp, lr}
   66aa8:	add	fp, sp, #16
   66aac:	sub	sp, sp, #8
   66ab0:	mov	r5, r2
   66ab4:	mov	r2, r1
   66ab8:	mov	r6, #0
   66abc:	mov	r1, #123	; 0x7b
   66ac0:	mov	r3, #0
   66ac4:	mov	r4, r0
   66ac8:	str	r6, [sp]
   66acc:	bl	49a20 <fputs@plt+0x38638>
   66ad0:	mov	r1, r0
   66ad4:	mov	r0, r4
   66ad8:	mov	r2, r5
   66adc:	mvn	r3, #0
   66ae0:	bl	1d520 <fputs@plt+0xc138>
   66ae4:	ldr	ip, [r4]
   66ae8:	ldr	r1, [ip, #20]
   66aec:	cmp	r1, #1
   66af0:	blt	66b40 <fputs@plt+0x55758>
   66af4:	ldr	r2, [r4, #96]	; 0x60
   66af8:	mov	r3, #1
   66afc:	cmp	r6, #1
   66b00:	beq	66b2c <fputs@plt+0x55744>
   66b04:	ldr	r5, [ip, #16]
   66b08:	add	r5, r5, r6, lsl #4
   66b0c:	ldr	r5, [r5, #4]
   66b10:	ldrb	r5, [r5, #9]
   66b14:	cmp	r5, #0
   66b18:	beq	66b2c <fputs@plt+0x55744>
   66b1c:	ldr	r0, [r4, #100]	; 0x64
   66b20:	lsl	r5, r3, r6
   66b24:	orr	r0, r0, r5
   66b28:	str	r0, [r4, #100]	; 0x64
   66b2c:	orr	r2, r2, r3, lsl r6
   66b30:	add	r6, r6, #1
   66b34:	cmp	r6, r1
   66b38:	blt	66afc <fputs@plt+0x55714>
   66b3c:	str	r2, [r4, #96]	; 0x60
   66b40:	sub	sp, fp, #16
   66b44:	pop	{r4, r5, r6, sl, fp, pc}
   66b48:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   66b4c:	add	fp, sp, #24
   66b50:	sub	sp, sp, #8
   66b54:	mov	r6, #0
   66b58:	mov	r8, r3
   66b5c:	mov	r4, r2
   66b60:	mov	r7, r1
   66b64:	mov	r5, r0
   66b68:	cmp	r2, #0
   66b6c:	str	r6, [sp, #4]
   66b70:	beq	66ba0 <fputs@plt+0x557b8>
   66b74:	cmp	r7, #132	; 0x84
   66b78:	bne	66b98 <fputs@plt+0x557b0>
   66b7c:	ldr	r0, [r4]
   66b80:	cmp	r0, #0
   66b84:	beq	66b98 <fputs@plt+0x557b0>
   66b88:	add	r1, sp, #4
   66b8c:	bl	46e04 <fputs@plt+0x35a1c>
   66b90:	cmp	r0, #0
   66b94:	bne	66ba0 <fputs@plt+0x557b8>
   66b98:	ldr	r0, [r4, #4]
   66b9c:	add	r6, r0, #1
   66ba0:	add	r2, r6, #48	; 0x30
   66ba4:	mov	r0, r5
   66ba8:	mov	r3, #0
   66bac:	bl	238e0 <fputs@plt+0x124f8>
   66bb0:	mov	r5, r0
   66bb4:	cmp	r0, #0
   66bb8:	beq	66c9c <fputs@plt+0x558b4>
   66bbc:	vmov.i32	q8, #0	; 0x00000000
   66bc0:	mov	r0, #34	; 0x22
   66bc4:	mov	r1, r5
   66bc8:	cmp	r4, #0
   66bcc:	vst1.32	{d16-d17}, [r1], r0
   66bd0:	mov	r0, r5
   66bd4:	strb	r7, [r0], #32
   66bd8:	vst1.32	{d16-d17}, [r0]
   66bdc:	add	r0, r5, #16
   66be0:	vst1.32	{d16-d17}, [r0]
   66be4:	movw	r0, #65535	; 0xffff
   66be8:	strh	r0, [r1]
   66bec:	beq	66c94 <fputs@plt+0x558ac>
   66bf0:	cmp	r6, #0
   66bf4:	beq	66c5c <fputs@plt+0x55874>
   66bf8:	add	r7, r5, #48	; 0x30
   66bfc:	mov	r9, #0
   66c00:	mov	r0, #0
   66c04:	str	r7, [r5, #8]
   66c08:	ldr	r2, [r4, #4]
   66c0c:	cmp	r2, #0
   66c10:	beq	66c24 <fputs@plt+0x5583c>
   66c14:	ldr	r1, [r4]
   66c18:	mov	r0, r7
   66c1c:	bl	11244 <memcpy@plt>
   66c20:	ldr	r0, [r4, #4]
   66c24:	cmp	r8, #0
   66c28:	strb	r9, [r7, r0]
   66c2c:	beq	66c94 <fputs@plt+0x558ac>
   66c30:	cmp	r6, #3
   66c34:	blt	66c94 <fputs@plt+0x558ac>
   66c38:	ldr	r0, [r4]
   66c3c:	ldrb	r4, [r0]
   66c40:	cmp	r4, #90	; 0x5a
   66c44:	bgt	66c6c <fputs@plt+0x55884>
   66c48:	cmp	r4, #34	; 0x22
   66c4c:	beq	66c78 <fputs@plt+0x55890>
   66c50:	cmp	r4, #39	; 0x27
   66c54:	beq	66c78 <fputs@plt+0x55890>
   66c58:	b	66c94 <fputs@plt+0x558ac>
   66c5c:	mov	r0, #1024	; 0x400
   66c60:	ldr	r1, [sp, #4]
   66c64:	stmib	r5, {r0, r1}
   66c68:	b	66c94 <fputs@plt+0x558ac>
   66c6c:	cmp	r4, #96	; 0x60
   66c70:	cmpne	r4, #91	; 0x5b
   66c74:	bne	66c94 <fputs@plt+0x558ac>
   66c78:	ldr	r0, [r5, #8]
   66c7c:	bl	66550 <fputs@plt+0x55168>
   66c80:	cmp	r4, #34	; 0x22
   66c84:	bne	66c94 <fputs@plt+0x558ac>
   66c88:	ldr	r0, [r5, #4]
   66c8c:	orr	r0, r0, #64	; 0x40
   66c90:	str	r0, [r5, #4]
   66c94:	mov	r0, #1
   66c98:	str	r0, [r5, #24]
   66c9c:	mov	r0, r5
   66ca0:	sub	sp, fp, #24
   66ca4:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   66ca8:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   66cac:	add	fp, sp, #24
   66cb0:	mov	r4, r1
   66cb4:	ldrh	r1, [r1, #52]	; 0x34
   66cb8:	mov	r6, #0
   66cbc:	cmp	r1, r2
   66cc0:	bge	66d74 <fputs@plt+0x5598c>
   66cc4:	rsb	r8, r2, r2, lsl #3
   66cc8:	mov	r5, r2
   66ccc:	cmp	r0, #0
   66cd0:	beq	66ce4 <fputs@plt+0x558fc>
   66cd4:	asr	r3, r8, #31
   66cd8:	mov	r2, r8
   66cdc:	bl	238e0 <fputs@plt+0x124f8>
   66ce0:	b	66cf0 <fputs@plt+0x55908>
   66ce4:	asr	r1, r8, #31
   66ce8:	mov	r0, r8
   66cec:	bl	1438c <fputs@plt+0x2fa4>
   66cf0:	mov	r7, r0
   66cf4:	cmp	r0, #0
   66cf8:	beq	66d70 <fputs@plt+0x55988>
   66cfc:	mov	r0, r7
   66d00:	mov	r1, #0
   66d04:	mov	r2, r8
   66d08:	mov	r6, #0
   66d0c:	bl	1119c <memset@plt>
   66d10:	ldrh	r0, [r4, #52]	; 0x34
   66d14:	ldr	r1, [r4, #32]
   66d18:	lsl	r2, r0, #2
   66d1c:	mov	r0, r7
   66d20:	bl	11244 <memcpy@plt>
   66d24:	str	r7, [r4, #32]
   66d28:	add	r7, r7, r5, lsl #2
   66d2c:	ldrh	r0, [r4, #52]	; 0x34
   66d30:	ldr	r1, [r4, #4]
   66d34:	lsl	r2, r0, #1
   66d38:	mov	r0, r7
   66d3c:	bl	11244 <memcpy@plt>
   66d40:	str	r7, [r4, #4]
   66d44:	add	r7, r7, r5, lsl #1
   66d48:	ldr	r1, [r4, #28]
   66d4c:	ldrh	r2, [r4, #52]	; 0x34
   66d50:	mov	r0, r7
   66d54:	bl	11244 <memcpy@plt>
   66d58:	strh	r5, [r4, #52]	; 0x34
   66d5c:	str	r7, [r4, #28]
   66d60:	ldrb	r0, [r4, #55]	; 0x37
   66d64:	orr	r0, r0, #16
   66d68:	strb	r0, [r4, #55]	; 0x37
   66d6c:	b	66d74 <fputs@plt+0x5598c>
   66d70:	mov	r6, #7
   66d74:	mov	r0, r6
   66d78:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   66d7c:	push	{r4, r5, r6, sl, fp, lr}
   66d80:	add	fp, sp, #16
   66d84:	sub	sp, sp, #32
   66d88:	cmp	r1, #0
   66d8c:	beq	66dcc <fputs@plt+0x559e4>
   66d90:	mov	r4, r0
   66d94:	ldr	r0, [r0]
   66d98:	mov	r5, r1
   66d9c:	ldr	r1, [r1, #24]
   66da0:	ldr	r2, [r0]
   66da4:	ldr	r3, [r0, #464]	; 0x1d0
   66da8:	ldr	r2, [r2, #104]	; 0x68
   66dac:	add	r1, r3, r1
   66db0:	cmp	r2, r1
   66db4:	bge	66dd4 <fputs@plt+0x559ec>
   66db8:	movw	r1, #3595	; 0xe0b
   66dbc:	movt	r1, #9
   66dc0:	bl	1d2ec <fputs@plt+0xbf04>
   66dc4:	mov	r0, #1
   66dc8:	b	66e84 <fputs@plt+0x55a9c>
   66dcc:	mov	r0, #0
   66dd0:	b	66e84 <fputs@plt+0x55a9c>
   66dd4:	str	r1, [r0, #464]	; 0x1d0
   66dd8:	movw	r1, #61437	; 0xeffd
   66ddc:	ldrh	r6, [r4, #28]
   66de0:	and	r1, r6, r1
   66de4:	strh	r1, [r4, #28]
   66de8:	mov	r1, #0
   66dec:	str	r4, [sp, #28]
   66df0:	strb	r1, [sp, #24]
   66df4:	str	r1, [sp, #20]
   66df8:	str	r1, [sp, #16]
   66dfc:	movw	r1, #29760	; 0x7440
   66e00:	movt	r1, #6
   66e04:	str	r1, [sp, #12]
   66e08:	movw	r1, #28408	; 0x6ef8
   66e0c:	movt	r1, #6
   66e10:	stmib	sp, {r0, r1}
   66e14:	add	r0, sp, #4
   66e18:	mov	r1, r5
   66e1c:	bl	64900 <fputs@plt+0x53518>
   66e20:	ldr	r1, [r4]
   66e24:	ldr	r0, [r5, #24]
   66e28:	ldr	r2, [r1, #464]	; 0x1d0
   66e2c:	sub	r0, r2, r0
   66e30:	str	r0, [r1, #464]	; 0x1d0
   66e34:	movw	r0, #4098	; 0x1002
   66e38:	ldr	r1, [r4, #24]
   66e3c:	cmp	r1, #0
   66e40:	bgt	66e54 <fputs@plt+0x55a6c>
   66e44:	ldr	r1, [sp, #4]
   66e48:	ldr	r1, [r1, #68]	; 0x44
   66e4c:	cmp	r1, #1
   66e50:	blt	66e60 <fputs@plt+0x55a78>
   66e54:	ldr	r1, [r5, #4]
   66e58:	orr	r1, r1, #8
   66e5c:	str	r1, [r5, #4]
   66e60:	ldrh	r2, [r4, #28]
   66e64:	and	r1, r6, r0
   66e68:	ldr	r0, [r5, #4]
   66e6c:	tst	r2, #2
   66e70:	orr	r1, r2, r1
   66e74:	orrne	r0, r0, #2
   66e78:	strne	r0, [r5, #4]
   66e7c:	strh	r1, [r4, #28]
   66e80:	ubfx	r0, r0, #3, #1
   66e84:	sub	sp, fp, #16
   66e88:	pop	{r4, r5, r6, sl, fp, pc}
   66e8c:	push	{r4, r5, r6, r7, fp, lr}
   66e90:	add	fp, sp, #16
   66e94:	mov	r5, r0
   66e98:	mov	r0, #0
   66e9c:	cmp	r1, #0
   66ea0:	beq	66ef4 <fputs@plt+0x55b0c>
   66ea4:	mov	r4, r1
   66ea8:	ldr	r1, [r1]
   66eac:	cmp	r1, #1
   66eb0:	blt	66ef4 <fputs@plt+0x55b0c>
   66eb4:	mov	r6, #0
   66eb8:	mov	r7, #0
   66ebc:	ldr	r0, [r4, #4]
   66ec0:	ldr	r1, [r0, r6]
   66ec4:	mov	r0, r5
   66ec8:	bl	66d7c <fputs@plt+0x55994>
   66ecc:	cmp	r0, #0
   66ed0:	bne	66ef0 <fputs@plt+0x55b08>
   66ed4:	ldr	r0, [r4]
   66ed8:	add	r7, r7, #1
   66edc:	add	r6, r6, #20
   66ee0:	cmp	r7, r0
   66ee4:	blt	66ebc <fputs@plt+0x55ad4>
   66ee8:	mov	r0, #0
   66eec:	pop	{r4, r5, r6, r7, fp, pc}
   66ef0:	mov	r0, #2
   66ef4:	pop	{r4, r5, r6, r7, fp, pc}
   66ef8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   66efc:	add	fp, sp, #28
   66f00:	sub	sp, sp, #4
   66f04:	vpush	{d8-d9}
   66f08:	sub	sp, sp, #80	; 0x50
   66f0c:	mov	r4, r0
   66f10:	ldr	r0, [r1, #4]
   66f14:	mov	r5, #1
   66f18:	tst	r0, #4
   66f1c:	bne	672ac <fputs@plt+0x55ec4>
   66f20:	ldr	r8, [r4, #24]
   66f24:	mov	r6, r1
   66f28:	orr	r1, r0, #4
   66f2c:	ldr	r7, [r8]
   66f30:	str	r1, [r6, #4]
   66f34:	ldrb	r1, [r6]
   66f38:	cmp	r1, #118	; 0x76
   66f3c:	ble	66f90 <fputs@plt+0x55ba8>
   66f40:	cmp	r1, #134	; 0x86
   66f44:	bgt	66ff4 <fputs@plt+0x55c0c>
   66f48:	cmp	r1, #119	; 0x77
   66f4c:	beq	66fa8 <fputs@plt+0x55bc0>
   66f50:	cmp	r1, #122	; 0x7a
   66f54:	bne	67188 <fputs@plt+0x55da0>
   66f58:	movw	r2, #3643	; 0xe3b
   66f5c:	mov	r0, r7
   66f60:	mov	r1, r8
   66f64:	mov	r3, #32
   66f68:	movt	r2, #9
   66f6c:	bl	68798 <fputs@plt+0x573b0>
   66f70:	ldr	r0, [r6, #16]
   66f74:	mov	r1, #0
   66f78:	ldrb	r2, [r0]
   66f7c:	cmp	r2, #27
   66f80:	bne	671b0 <fputs@plt+0x55dc8>
   66f84:	mov	r5, r6
   66f88:	mov	r2, r0
   66f8c:	b	671c0 <fputs@plt+0x55dd8>
   66f90:	cmp	r1, #20
   66f94:	beq	66fa8 <fputs@plt+0x55bc0>
   66f98:	cmp	r1, #27
   66f9c:	beq	67154 <fputs@plt+0x55d6c>
   66fa0:	cmp	r1, #75	; 0x4b
   66fa4:	bne	67188 <fputs@plt+0x55da0>
   66fa8:	tst	r0, #2048	; 0x800
   66fac:	beq	67188 <fputs@plt+0x55da0>
   66fb0:	movw	r2, #3898	; 0xf3a
   66fb4:	ldr	r5, [r8, #20]
   66fb8:	mov	r0, r7
   66fbc:	mov	r1, r8
   66fc0:	mov	r3, #52	; 0x34
   66fc4:	movt	r2, #9
   66fc8:	bl	68798 <fputs@plt+0x573b0>
   66fcc:	ldr	r1, [r6, #20]
   66fd0:	mov	r0, r4
   66fd4:	bl	649c0 <fputs@plt+0x535d8>
   66fd8:	ldr	r0, [r8, #20]
   66fdc:	cmp	r5, r0
   66fe0:	beq	67188 <fputs@plt+0x55da0>
   66fe4:	ldr	r0, [r6, #4]
   66fe8:	orr	r0, r0, #32
   66fec:	str	r0, [r6, #4]
   66ff0:	b	67188 <fputs@plt+0x55da0>
   66ff4:	cmp	r1, #135	; 0x87
   66ff8:	beq	67170 <fputs@plt+0x55d88>
   66ffc:	cmp	r1, #151	; 0x97
   67000:	bne	67188 <fputs@plt+0x55da0>
   67004:	ldr	r0, [r6, #20]
   67008:	mov	r1, #0
   6700c:	movw	r2, #3784	; 0xec8
   67010:	mov	r3, #16
   67014:	str	r1, [sp, #28]
   67018:	mov	r1, #0
   6701c:	movt	r2, #9
   67020:	str	r1, [sp, #32]
   67024:	cmp	r0, #0
   67028:	str	r0, [sp, #24]
   6702c:	ldrne	r1, [r0]
   67030:	ldr	r0, [r7]
   67034:	ldrb	sl, [r0, #66]	; 0x42
   67038:	strne	r1, [sp, #32]
   6703c:	mov	r0, r7
   67040:	mov	r1, r8
   67044:	bl	68798 <fputs@plt+0x573b0>
   67048:	ldr	r9, [r6, #8]
   6704c:	cmp	r9, #0
   67050:	beq	67064 <fputs@plt+0x55c7c>
   67054:	mov	r0, r9
   67058:	bl	11220 <strlen@plt>
   6705c:	bic	r0, r0, #-1073741824	; 0xc0000000
   67060:	str	r0, [sp, #28]
   67064:	ldr	r0, [r7]
   67068:	ldr	r2, [sp, #32]
   6706c:	mov	r1, #0
   67070:	mov	r3, sl
   67074:	str	r1, [sp]
   67078:	mov	r1, r9
   6707c:	bl	21034 <fputs@plt+0xfc4c>
   67080:	cmp	r0, #0
   67084:	beq	671e0 <fputs@plt+0x55df8>
   67088:	ldr	r1, [r0, #16]
   6708c:	str	r9, [sp, #12]
   67090:	str	r0, [sp, #20]
   67094:	str	r1, [sp, #16]
   67098:	ldrb	r1, [r0, #3]
   6709c:	tst	r1, #4
   670a0:	beq	67250 <fputs@plt+0x55e68>
   670a4:	ldr	r1, [r6, #4]
   670a8:	orr	r1, r1, #266240	; 0x41000
   670ac:	str	r1, [r6, #4]
   670b0:	ldr	r1, [sp, #32]
   670b4:	cmp	r1, #2
   670b8:	bne	67238 <fputs@plt+0x55e50>
   670bc:	ldr	r0, [sp, #24]
   670c0:	movw	r1, #0
   670c4:	mov	r2, #0
   670c8:	movt	r1, #49136	; 0xbff0
   670cc:	ldr	r0, [r0, #4]
   670d0:	ldr	r0, [r0, #20]
   670d4:	str	r1, [sp, #52]	; 0x34
   670d8:	str	r2, [sp, #48]	; 0x30
   670dc:	ldrb	r1, [r0]
   670e0:	cmp	r1, #133	; 0x85
   670e4:	bne	67128 <fputs@plt+0x55d40>
   670e8:	ldr	r9, [r0, #8]
   670ec:	cmp	r9, #0
   670f0:	beq	67100 <fputs@plt+0x55d18>
   670f4:	mov	r0, r9
   670f8:	bl	11220 <strlen@plt>
   670fc:	bic	r2, r0, #-1073741824	; 0xc0000000
   67100:	add	r1, sp, #48	; 0x30
   67104:	mov	r0, r9
   67108:	mov	r3, #1
   6710c:	bl	34300 <fputs@plt+0x22f18>
   67110:	vldr	d16, [sp, #48]	; 0x30
   67114:	vmov.f64	d17, #112	; 0x3f800000  1.0
   67118:	ldr	r0, [sp, #20]
   6711c:	vcmpe.f64	d16, d17
   67120:	vmrs	APSR_nzcv, fpscr
   67124:	ble	673e8 <fputs@plt+0x56000>
   67128:	mvn	r0, #0
   6712c:	str	r0, [r6, #28]
   67130:	movw	r1, #3660	; 0xe4c
   67134:	mov	r0, r7
   67138:	movt	r1, #9
   6713c:	bl	1d2ec <fputs@plt+0xbf04>
   67140:	ldr	r1, [r8, #24]
   67144:	ldr	r0, [sp, #20]
   67148:	add	r1, r1, #1
   6714c:	str	r1, [r8, #24]
   67150:	b	67250 <fputs@plt+0x55e68>
   67154:	ldr	r3, [r6, #8]
   67158:	mov	r0, r7
   6715c:	mov	r1, #0
   67160:	mov	r2, #0
   67164:	str	r8, [sp]
   67168:	str	r6, [sp, #4]
   6716c:	b	671d8 <fputs@plt+0x55df0>
   67170:	movw	r2, #3909	; 0xf45
   67174:	mov	r0, r7
   67178:	mov	r1, r8
   6717c:	mov	r3, #52	; 0x34
   67180:	movt	r2, #9
   67184:	bl	68798 <fputs@plt+0x573b0>
   67188:	ldr	r0, [r7, #68]	; 0x44
   6718c:	mov	r5, #2
   67190:	cmp	r0, #0
   67194:	bne	672ac <fputs@plt+0x55ec4>
   67198:	ldr	r0, [r7]
   6719c:	ldrb	r0, [r0, #69]	; 0x45
   671a0:	cmp	r0, #0
   671a4:	movwne	r0, #1
   671a8:	lsl	r5, r0, #1
   671ac:	b	672ac <fputs@plt+0x55ec4>
   671b0:	ldr	r1, [r6, #12]
   671b4:	ldr	r2, [r0, #16]
   671b8:	mov	r5, r0
   671bc:	ldr	r1, [r1, #8]
   671c0:	ldr	r0, [r5, #12]
   671c4:	ldr	r3, [r2, #8]
   671c8:	ldr	r2, [r0, #8]
   671cc:	str	r8, [sp]
   671d0:	str	r6, [sp, #4]
   671d4:	mov	r0, r7
   671d8:	bl	67d18 <fputs@plt+0x56930>
   671dc:	b	672b0 <fputs@plt+0x55ec8>
   671e0:	ldr	r0, [r7]
   671e4:	mov	r1, #0
   671e8:	mvn	r2, #1
   671ec:	mov	r3, sl
   671f0:	str	r1, [sp]
   671f4:	mov	r1, r9
   671f8:	bl	21034 <fputs@plt+0xfc4c>
   671fc:	cmp	r0, #0
   67200:	beq	67324 <fputs@plt+0x55f3c>
   67204:	movw	r1, #3853	; 0xf0d
   67208:	movt	r1, #9
   6720c:	ldr	r2, [sp, #28]
   67210:	mov	r0, r7
   67214:	mov	r3, r9
   67218:	bl	1d2ec <fputs@plt+0xbf04>
   6721c:	ldr	r0, [r8, #24]
   67220:	add	r0, r0, #1
   67224:	str	r0, [r8, #24]
   67228:	ldr	r1, [sp, #24]
   6722c:	mov	r0, r4
   67230:	bl	64b80 <fputs@plt+0x53798>
   67234:	b	672ac <fputs@plt+0x55ec4>
   67238:	ldr	r1, [r0, #20]
   6723c:	ldrb	r2, [r1]
   67240:	mov	r1, #125829120	; 0x7800000
   67244:	cmp	r2, #117	; 0x75
   67248:	moveq	r1, #8388608	; 0x800000
   6724c:	str	r1, [r6, #28]
   67250:	ldr	r3, [r0, #20]
   67254:	mov	r9, r0
   67258:	mov	r0, #0
   6725c:	mov	r1, #31
   67260:	mov	r2, #0
   67264:	str	r0, [sp]
   67268:	mov	r0, r7
   6726c:	bl	66430 <fputs@plt+0x55048>
   67270:	cmp	r0, #0
   67274:	beq	672c0 <fputs@plt+0x55ed8>
   67278:	cmp	r0, #1
   6727c:	bne	672a4 <fputs@plt+0x55ebc>
   67280:	ldr	r0, [sp, #20]
   67284:	movw	r1, #3731	; 0xe93
   67288:	movt	r1, #9
   6728c:	ldr	r2, [r0, #20]
   67290:	mov	r0, r7
   67294:	bl	1d2ec <fputs@plt+0xbf04>
   67298:	ldr	r0, [r8, #24]
   6729c:	add	r0, r0, #1
   672a0:	str	r0, [r8, #24]
   672a4:	mov	r0, #101	; 0x65
   672a8:	strb	r0, [r6]
   672ac:	mov	r0, r5
   672b0:	sub	sp, fp, #48	; 0x30
   672b4:	vpop	{d8-d9}
   672b8:	add	sp, sp, #4
   672bc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   672c0:	ldrh	r0, [r9, #2]
   672c4:	tst	r0, #10240	; 0x2800
   672c8:	ldrne	r1, [r6, #4]
   672cc:	orrne	r1, r1, #524288	; 0x80000
   672d0:	strne	r1, [r6, #4]
   672d4:	tst	r0, #2048	; 0x800
   672d8:	bne	672f4 <fputs@plt+0x55f0c>
   672dc:	movw	r2, #3766	; 0xeb6
   672e0:	mov	r0, r7
   672e4:	mov	r1, r8
   672e8:	mov	r3, #32
   672ec:	movt	r2, #9
   672f0:	bl	68798 <fputs@plt+0x573b0>
   672f4:	ldr	r0, [sp, #16]
   672f8:	cmp	r0, #0
   672fc:	beq	67228 <fputs@plt+0x55e40>
   67300:	ldrh	r0, [r8, #28]
   67304:	tst	r0, #1
   67308:	bne	67340 <fputs@plt+0x55f58>
   6730c:	ldr	r2, [sp, #28]
   67310:	ldr	r3, [sp, #12]
   67314:	movw	r1, #3794	; 0xed2
   67318:	mov	r0, r7
   6731c:	movt	r1, #9
   67320:	b	67218 <fputs@plt+0x55e30>
   67324:	ldr	r0, [r7]
   67328:	ldrb	r0, [r0, #149]	; 0x95
   6732c:	cmp	r0, #0
   67330:	bne	67228 <fputs@plt+0x55e40>
   67334:	movw	r1, #3830	; 0xef6
   67338:	movt	r1, #9
   6733c:	b	6720c <fputs@plt+0x55e24>
   67340:	ldr	r1, [sp, #24]
   67344:	bic	r0, r0, #1
   67348:	strh	r0, [r8, #28]
   6734c:	mov	r0, r4
   67350:	bl	64b80 <fputs@plt+0x53798>
   67354:	movw	sl, #35676	; 0x8b5c
   67358:	vmov.i32	q4, #0	; 0x00000000
   6735c:	mov	r7, #0
   67360:	mov	r0, #153	; 0x99
   67364:	add	r9, sp, #48	; 0x30
   67368:	mov	r4, r8
   6736c:	movt	sl, #6
   67370:	strb	r7, [r6, #38]	; 0x26
   67374:	strb	r0, [r6]
   67378:	ldr	r0, [r4, #4]
   6737c:	mov	r1, r9
   67380:	mov	r2, #20
   67384:	str	r7, [sp, #44]	; 0x2c
   67388:	str	r7, [sp, #40]	; 0x28
   6738c:	str	r7, [sp, #64]	; 0x40
   67390:	vst1.64	{d8-d9}, [r1], r2
   67394:	str	r7, [r1]
   67398:	add	r1, sp, #36	; 0x24
   6739c:	str	r1, [sp, #72]	; 0x48
   673a0:	str	sl, [sp, #52]	; 0x34
   673a4:	str	r0, [sp, #36]	; 0x24
   673a8:	mov	r0, r9
   673ac:	ldr	r1, [r6, #20]
   673b0:	bl	64b80 <fputs@plt+0x53798>
   673b4:	ldr	r0, [sp, #40]	; 0x28
   673b8:	cmp	r0, #0
   673bc:	bgt	6740c <fputs@plt+0x56024>
   673c0:	ldr	r0, [sp, #44]	; 0x2c
   673c4:	cmp	r0, #0
   673c8:	beq	6740c <fputs@plt+0x56024>
   673cc:	ldrb	r0, [r6, #38]	; 0x26
   673d0:	add	r0, r0, #1
   673d4:	strb	r0, [r6, #38]	; 0x26
   673d8:	ldr	r4, [r4, #16]
   673dc:	cmp	r4, #0
   673e0:	bne	67378 <fputs@plt+0x55f90>
   673e4:	b	67428 <fputs@plt+0x56040>
   673e8:	vldr	d17, [pc, #72]	; 67438 <fputs@plt+0x56050>
   673ec:	vmul.f64	d16, d16, d17
   673f0:	vcvt.s32.f64	s0, d16
   673f4:	vcvt.s32.f64	s2, d16
   673f8:	vmov	r1, s2
   673fc:	vstr	s0, [r6, #28]
   67400:	cmn	r1, #1
   67404:	bgt	67250 <fputs@plt+0x55e68>
   67408:	b	67130 <fputs@plt+0x55d48>
   6740c:	ldr	r1, [sp, #20]
   67410:	ldrh	r0, [r4, #28]
   67414:	ldrh	r1, [r1, #2]
   67418:	and	r1, r1, #4096	; 0x1000
   6741c:	orr	r0, r1, r0
   67420:	orr	r0, r0, #2
   67424:	strh	r0, [r4, #28]
   67428:	ldrh	r0, [r8, #28]
   6742c:	orr	r0, r0, #1
   67430:	strh	r0, [r8, #28]
   67434:	b	672ac <fputs@plt+0x55ec4>
   67438:	andeq	r0, r0, r0
   6743c:	movmi	r0, r0
   67440:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   67444:	add	fp, sp, #28
   67448:	sub	sp, sp, #4
   6744c:	vpush	{d8-d9}
   67450:	sub	sp, sp, #112	; 0x70
   67454:	mov	r6, r1
   67458:	ldr	r1, [r1, #8]
   6745c:	mov	r9, #1
   67460:	tst	r1, #4
   67464:	bne	678fc <fputs@plt+0x56514>
   67468:	ldr	r4, [r0]
   6746c:	ldr	r2, [r0, #24]
   67470:	tst	r1, #32
   67474:	ldr	r0, [r4]
   67478:	str	r0, [sp, #40]	; 0x28
   6747c:	bne	674b4 <fputs@plt+0x560cc>
   67480:	mov	r0, r4
   67484:	mov	r1, r6
   67488:	bl	68bc8 <fputs@plt+0x577e0>
   6748c:	ldr	r0, [r4, #68]	; 0x44
   67490:	mov	r9, #2
   67494:	cmp	r0, #0
   67498:	bne	678fc <fputs@plt+0x56514>
   6749c:	ldr	r0, [sp, #40]	; 0x28
   674a0:	mov	r9, #2
   674a4:	ldrb	r0, [r0, #69]	; 0x45
   674a8:	cmp	r0, #0
   674ac:	movweq	r9, #1
   674b0:	b	678fc <fputs@plt+0x56514>
   674b4:	orr	r0, r1, #4
   674b8:	mov	r5, r6
   674bc:	vmov.i32	q4, #0	; 0x00000000
   674c0:	mov	sl, r4
   674c4:	str	r2, [sp, #32]
   674c8:	str	r0, [r5, #8]!
   674cc:	add	r0, sp, #44	; 0x2c
   674d0:	add	r1, r0, #16
   674d4:	add	r4, r0, #4
   674d8:	ldr	r8, [r5, #40]	; 0x28
   674dc:	vst1.32	{d8-d9}, [r1]
   674e0:	vst1.32	{d8-d9}, [r4]
   674e4:	str	sl, [sp, #44]	; 0x2c
   674e8:	ldr	r1, [r5, #48]	; 0x30
   674ec:	cmp	r8, #0
   674f0:	mov	r7, r8
   674f4:	movwne	r7, #1
   674f8:	bl	66d7c <fputs@plt+0x55994>
   674fc:	mov	r9, #2
   67500:	cmp	r0, #0
   67504:	bne	678fc <fputs@plt+0x56514>
   67508:	add	r0, sp, #80	; 0x50
   6750c:	mov	r1, #0
   67510:	stmib	sp, {r6, r8}
   67514:	str	r4, [sp, #16]
   67518:	str	r7, [sp, #20]
   6751c:	add	r0, r0, #12
   67520:	str	r1, [sp, #24]
   67524:	str	r0, [sp, #36]	; 0x24
   67528:	add	r0, sp, #44	; 0x2c
   6752c:	ldr	r1, [r6, #60]	; 0x3c
   67530:	bl	66d7c <fputs@plt+0x55994>
   67534:	cmp	r0, #0
   67538:	bne	678fc <fputs@plt+0x56514>
   6753c:	ldrb	r1, [r5, #1]
   67540:	ldr	r0, [r6, #28]
   67544:	tst	r1, #128	; 0x80
   67548:	beq	67560 <fputs@plt+0x56178>
   6754c:	ldr	r1, [r6, #44]	; 0x2c
   67550:	ldr	r2, [r0, #28]
   67554:	str	r1, [r2, #44]	; 0x2c
   67558:	mov	r1, #0
   6755c:	str	r1, [r6, #44]	; 0x2c
   67560:	ldr	r1, [r0]
   67564:	str	r5, [sp, #28]
   67568:	cmp	r1, #1
   6756c:	blt	67674 <fputs@plt+0x5628c>
   67570:	ldr	r5, [sp, #32]
   67574:	mov	r9, #0
   67578:	mov	r4, sl
   6757c:	add	r1, r9, r9, lsl #3
   67580:	add	r8, r0, r1, lsl #3
   67584:	ldr	r1, [r8, #28]
   67588:	cmp	r1, #0
   6758c:	beq	67660 <fputs@plt+0x56278>
   67590:	ldr	sl, [r4, #496]	; 0x1f0
   67594:	mov	r7, #0
   67598:	cmp	r5, #0
   6759c:	beq	675bc <fputs@plt+0x561d4>
   675a0:	mov	r0, r5
   675a4:	ldr	r2, [r0, #16]
   675a8:	ldr	r0, [r0, #20]
   675ac:	add	r7, r0, r7
   675b0:	cmp	r2, #0
   675b4:	mov	r0, r2
   675b8:	bne	675a4 <fputs@plt+0x561bc>
   675bc:	ldr	r0, [r8, #16]
   675c0:	mov	r2, #0
   675c4:	cmp	r0, #0
   675c8:	strne	r0, [r4, #496]	; 0x1f0
   675cc:	ldr	r0, [sp, #36]	; 0x24
   675d0:	str	r2, [r0]
   675d4:	str	r2, [r0, #4]
   675d8:	str	r2, [r0, #8]
   675dc:	movw	r0, #29760	; 0x7440
   675e0:	movt	r0, #6
   675e4:	str	r0, [sp, #88]	; 0x58
   675e8:	movw	r0, #28408	; 0x6ef8
   675ec:	movt	r0, #6
   675f0:	str	r0, [sp, #84]	; 0x54
   675f4:	add	r0, sp, #80	; 0x50
   675f8:	str	r5, [sp, #104]	; 0x68
   675fc:	str	r4, [sp, #80]	; 0x50
   67600:	bl	649c0 <fputs@plt+0x535d8>
   67604:	str	sl, [r4, #496]	; 0x1f0
   67608:	ldr	r0, [r4, #68]	; 0x44
   6760c:	cmp	r0, #0
   67610:	ldreq	r0, [sp, #40]	; 0x28
   67614:	ldrbeq	r0, [r0, #69]	; 0x45
   67618:	cmpeq	r0, #0
   6761c:	bne	678f8 <fputs@plt+0x56510>
   67620:	cmp	r5, #0
   67624:	beq	67644 <fputs@plt+0x5625c>
   67628:	mov	r0, r5
   6762c:	ldr	r1, [r0, #16]
   67630:	ldr	r0, [r0, #20]
   67634:	sub	r7, r7, r0
   67638:	cmp	r1, #0
   6763c:	mov	r0, r1
   67640:	bne	6762c <fputs@plt+0x56244>
   67644:	ldrb	r0, [r8, #45]	; 0x2d
   67648:	cmp	r7, #0
   6764c:	movwne	r7, #1
   67650:	and	r0, r0, #247	; 0xf7
   67654:	orr	r0, r0, r7, lsl #3
   67658:	strb	r0, [r8, #45]	; 0x2d
   6765c:	ldr	r0, [r6, #28]
   67660:	ldr	r1, [r0]
   67664:	add	r9, r9, #1
   67668:	cmp	r9, r1
   6766c:	blt	6757c <fputs@plt+0x56194>
   67670:	b	6767c <fputs@plt+0x56294>
   67674:	ldr	r5, [sp, #32]
   67678:	mov	r4, sl
   6767c:	str	r5, [sp, #60]	; 0x3c
   67680:	str	r0, [sp, #48]	; 0x30
   67684:	mov	r0, #1
   67688:	add	r8, sp, #44	; 0x2c
   6768c:	strh	r0, [sp, #72]	; 0x48
   67690:	mov	r0, r8
   67694:	ldr	r1, [r6]
   67698:	bl	66e8c <fputs@plt+0x55aa4>
   6769c:	cmp	r0, #0
   676a0:	bne	678f8 <fputs@plt+0x56510>
   676a4:	ldrh	r0, [sp, #72]	; 0x48
   676a8:	ldr	r5, [r6, #36]	; 0x24
   676ac:	mov	r9, #2
   676b0:	tst	r0, #2
   676b4:	cmpeq	r5, #0
   676b8:	beq	676d8 <fputs@plt+0x562f0>
   676bc:	ldr	r2, [sp, #28]
   676c0:	and	r0, r0, #4096	; 0x1000
   676c4:	ldr	r1, [r2]
   676c8:	orr	r0, r0, r1
   676cc:	orr	r0, r0, #8
   676d0:	str	r0, [r2]
   676d4:	b	676e0 <fputs@plt+0x562f8>
   676d8:	bic	r0, r0, #1
   676dc:	strh	r0, [sp, #72]	; 0x48
   676e0:	ldr	r1, [r6, #40]	; 0x28
   676e4:	cmp	r5, #0
   676e8:	bne	676f4 <fputs@plt+0x5630c>
   676ec:	cmp	r1, #0
   676f0:	bne	678e8 <fputs@plt+0x56500>
   676f4:	ldr	r0, [r6]
   676f8:	str	r0, [sp, #52]	; 0x34
   676fc:	mov	r0, r8
   67700:	bl	66d7c <fputs@plt+0x55994>
   67704:	cmp	r0, #0
   67708:	bne	678fc <fputs@plt+0x56514>
   6770c:	ldr	r1, [r6, #32]
   67710:	mov	r0, r8
   67714:	bl	66d7c <fputs@plt+0x55994>
   67718:	cmp	r0, #0
   6771c:	bne	678fc <fputs@plt+0x56514>
   67720:	ldr	r0, [r6, #28]
   67724:	str	r4, [sp, #12]
   67728:	ldr	r1, [r0]
   6772c:	cmp	r1, #1
   67730:	blt	67778 <fputs@plt+0x56390>
   67734:	mov	r7, #0
   67738:	mov	r4, #0
   6773c:	add	r1, r0, r7
   67740:	ldrb	r2, [r1, #45]	; 0x2d
   67744:	tst	r2, #4
   67748:	beq	67764 <fputs@plt+0x5637c>
   6774c:	ldr	r1, [r1, #72]	; 0x48
   67750:	mov	r0, r8
   67754:	bl	66e8c <fputs@plt+0x55aa4>
   67758:	cmp	r0, #0
   6775c:	bne	678fc <fputs@plt+0x56514>
   67760:	ldr	r0, [r6, #28]
   67764:	ldr	r1, [r0]
   67768:	add	r4, r4, #1
   6776c:	add	r7, r7, #72	; 0x48
   67770:	cmp	r4, r1
   67774:	blt	6773c <fputs@plt+0x56354>
   67778:	mov	r1, #0
   6777c:	str	r1, [sp, #60]	; 0x3c
   67780:	ldrh	r1, [sp, #72]	; 0x48
   67784:	orr	r1, r1, #1
   67788:	strh	r1, [sp, #72]	; 0x48
   6778c:	ldr	r1, [sp, #28]
   67790:	ldrb	r1, [r1, #1]
   67794:	tst	r1, #128	; 0x80
   67798:	beq	677b0 <fputs@plt+0x563c8>
   6779c:	ldr	r0, [r0, #28]
   677a0:	ldr	r1, [r0, #44]	; 0x2c
   677a4:	str	r1, [r6, #44]	; 0x2c
   677a8:	mov	r1, #0
   677ac:	str	r1, [r0, #44]	; 0x2c
   677b0:	ldr	r0, [sp, #20]
   677b4:	ldr	r7, [sp, #24]
   677b8:	ldr	r4, [sp, #12]
   677bc:	cmp	r7, r0
   677c0:	bcc	677e4 <fputs@plt+0x563fc>
   677c4:	ldr	r2, [r6, #44]	; 0x2c
   677c8:	movw	r3, #4206	; 0x106e
   677cc:	mov	r0, r8
   677d0:	mov	r1, r6
   677d4:	movt	r3, #9
   677d8:	bl	68d20 <fputs@plt+0x57938>
   677dc:	cmp	r0, #0
   677e0:	bne	678fc <fputs@plt+0x56514>
   677e4:	ldr	r0, [sp, #40]	; 0x28
   677e8:	ldrb	r0, [r0, #69]	; 0x45
   677ec:	cmp	r0, #0
   677f0:	bne	678fc <fputs@plt+0x56514>
   677f4:	cmp	r5, #0
   677f8:	beq	6785c <fputs@plt+0x56474>
   677fc:	movw	r3, #4212	; 0x1074
   67800:	mov	r0, r8
   67804:	mov	r1, r6
   67808:	mov	r2, r5
   6780c:	movt	r3, #9
   67810:	bl	68d20 <fputs@plt+0x57938>
   67814:	cmp	r0, #0
   67818:	ldreq	r0, [sp, #40]	; 0x28
   6781c:	ldrbeq	r0, [r0, #69]	; 0x45
   67820:	cmpeq	r0, #0
   67824:	bne	678fc <fputs@plt+0x56514>
   67828:	ldr	r0, [r5]
   6782c:	cmp	r0, #1
   67830:	blt	6785c <fputs@plt+0x56474>
   67834:	ldr	r1, [r5, #4]
   67838:	mov	r2, #0
   6783c:	ldr	r3, [r1]
   67840:	ldrb	r3, [r3, #4]
   67844:	tst	r3, #2
   67848:	bne	678dc <fputs@plt+0x564f4>
   6784c:	add	r2, r2, #1
   67850:	add	r1, r1, #20
   67854:	cmp	r2, r0
   67858:	blt	6783c <fputs@plt+0x56454>
   6785c:	ldr	r0, [r6, #52]	; 0x34
   67860:	cmp	r0, #0
   67864:	beq	67880 <fputs@plt+0x56498>
   67868:	ldr	r1, [r0]
   6786c:	ldr	r2, [r6]
   67870:	ldr	r1, [r1]
   67874:	ldr	r2, [r2]
   67878:	cmp	r2, r1
   6787c:	bne	67954 <fputs@plt+0x5656c>
   67880:	ldr	r6, [r6, #48]	; 0x30
   67884:	mov	sl, r4
   67888:	cmp	r6, #0
   6788c:	beq	67910 <fputs@plt+0x56528>
   67890:	mov	r5, r6
   67894:	ldr	r4, [sp, #16]
   67898:	mov	r1, #12
   6789c:	ldr	r0, [r5, #8]!
   678a0:	orr	r0, r0, #4
   678a4:	str	r0, [r5]
   678a8:	mov	r0, r4
   678ac:	vst1.32	{d8-d9}, [r0], r1
   678b0:	vst1.32	{d8-d9}, [r0]
   678b4:	str	sl, [sp, #44]	; 0x2c
   678b8:	mov	r0, r8
   678bc:	ldr	r1, [r5, #48]	; 0x30
   678c0:	bl	66d7c <fputs@plt+0x55994>
   678c4:	add	r7, r7, #1
   678c8:	cmp	r0, #0
   678cc:	mov	r0, r8
   678d0:	str	r7, [sp, #24]
   678d4:	beq	6752c <fputs@plt+0x56144>
   678d8:	b	678fc <fputs@plt+0x56514>
   678dc:	movw	r1, #4218	; 0x107a
   678e0:	movt	r1, #9
   678e4:	b	678f0 <fputs@plt+0x56508>
   678e8:	movw	r1, #4162	; 0x1042
   678ec:	movt	r1, #9
   678f0:	mov	r0, r4
   678f4:	bl	1d2ec <fputs@plt+0xbf04>
   678f8:	mov	r9, #2
   678fc:	mov	r0, r9
   67900:	sub	sp, fp, #48	; 0x30
   67904:	vpop	{d8-d9}
   67908:	add	sp, sp, #4
   6790c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   67910:	ldr	r0, [sp, #8]
   67914:	mov	r9, #1
   67918:	cmp	r0, #0
   6791c:	beq	678fc <fputs@plt+0x56514>
   67920:	ldr	r7, [sp, #4]
   67924:	ldr	r6, [r7, #44]	; 0x2c
   67928:	cmp	r6, #0
   6792c:	beq	678fc <fputs@plt+0x56514>
   67930:	ldr	r5, [sl]
   67934:	ldr	r0, [r6]
   67938:	ldr	r1, [r5, #100]	; 0x64
   6793c:	cmp	r0, r1
   67940:	ble	67994 <fputs@plt+0x565ac>
   67944:	movw	r1, #5070	; 0x13ce
   67948:	mov	r0, sl
   6794c:	movt	r1, #9
   67950:	b	678f4 <fputs@plt+0x5650c>
   67954:	ldrb	r1, [r0, #9]
   67958:	tst	r1, #1
   6795c:	bne	67988 <fputs@plt+0x565a0>
   67960:	ldrb	r0, [r0, #4]
   67964:	sub	r0, r0, #116	; 0x74
   67968:	uxtb	r1, r0
   6796c:	cmp	r1, #2
   67970:	bhi	679f8 <fputs@plt+0x56610>
   67974:	movw	r1, #61864	; 0xf1a8
   67978:	sxtb	r0, r0
   6797c:	movt	r1, #8
   67980:	ldr	r2, [r1, r0, lsl #2]
   67984:	b	67a00 <fputs@plt+0x56618>
   67988:	movw	r1, #4909	; 0x132d
   6798c:	movt	r1, #9
   67990:	b	678f0 <fputs@plt+0x56508>
   67994:	cmp	r0, #1
   67998:	blt	679c8 <fputs@plt+0x565e0>
   6799c:	mov	r1, #0
   679a0:	mov	r2, #13
   679a4:	ldr	r0, [r6, #4]
   679a8:	add	r1, r1, #1
   679ac:	ldrb	r3, [r0, r2]
   679b0:	and	r3, r3, #254	; 0xfe
   679b4:	strb	r3, [r0, r2]
   679b8:	add	r2, r2, #20
   679bc:	ldr	r0, [r6]
   679c0:	cmp	r1, r0
   679c4:	blt	679a4 <fputs@plt+0x565bc>
   679c8:	mov	r8, #0
   679cc:	str	r8, [r7, #52]	; 0x34
   679d0:	ldr	r1, [r7, #48]	; 0x30
   679d4:	cmp	r1, #0
   679d8:	beq	67a14 <fputs@plt+0x5662c>
   679dc:	str	r7, [r1, #52]	; 0x34
   679e0:	mov	sl, r1
   679e4:	ldr	r1, [r1, #48]	; 0x30
   679e8:	mov	r7, sl
   679ec:	cmp	r1, #0
   679f0:	bne	679dc <fputs@plt+0x565f4>
   679f4:	b	67a18 <fputs@plt+0x56630>
   679f8:	movw	r2, #5064	; 0x13c8
   679fc:	movt	r2, #9
   67a00:	movw	r1, #4955	; 0x135b
   67a04:	mov	r0, r4
   67a08:	movt	r1, #9
   67a0c:	bl	1d2ec <fputs@plt+0xbf04>
   67a10:	b	678f8 <fputs@plt+0x56510>
   67a14:	mov	sl, r7
   67a18:	vmov.i32	q4, #0	; 0x00000000
   67a1c:	add	r1, sp, #80	; 0x50
   67a20:	mvn	r4, #0
   67a24:	str	r5, [sp, #40]	; 0x28
   67a28:	str	r6, [sp, #32]
   67a2c:	add	r1, r1, #12
   67a30:	str	r1, [sp, #16]
   67a34:	cmp	r0, #1
   67a38:	blt	67cb4 <fputs@plt+0x568cc>
   67a3c:	ldr	r0, [sl]
   67a40:	ldr	r5, [r6, #4]
   67a44:	mov	r9, #0
   67a48:	str	r0, [sp, #36]	; 0x24
   67a4c:	mov	r0, #0
   67a50:	str	r0, [sp, #20]
   67a54:	str	r4, [sp, #76]	; 0x4c
   67a58:	ldrb	r0, [r5, #13]
   67a5c:	tst	r0, #1
   67a60:	bne	67c7c <fputs@plt+0x56894>
   67a64:	ldr	r0, [r5]
   67a68:	mov	r6, #0
   67a6c:	cmp	r0, #0
   67a70:	beq	67aa4 <fputs@plt+0x566bc>
   67a74:	ldr	r1, [r0, #4]
   67a78:	tst	r1, #4096	; 0x1000
   67a7c:	beq	67aa0 <fputs@plt+0x566b8>
   67a80:	tst	r1, #262144	; 0x40000
   67a84:	bne	67a90 <fputs@plt+0x566a8>
   67a88:	add	r0, r0, #12
   67a8c:	b	67a98 <fputs@plt+0x566b0>
   67a90:	ldr	r0, [r0, #20]
   67a94:	ldr	r0, [r0, #4]
   67a98:	ldr	r0, [r0]
   67a9c:	b	67a6c <fputs@plt+0x56684>
   67aa0:	mov	r6, r0
   67aa4:	mov	r0, r6
   67aa8:	add	r1, sp, #76	; 0x4c
   67aac:	bl	6575c <fputs@plt+0x54374>
   67ab0:	cmp	r0, #0
   67ab4:	beq	67ad8 <fputs@plt+0x566f0>
   67ab8:	ldr	r0, [sp, #36]	; 0x24
   67abc:	ldr	r7, [sp, #76]	; 0x4c
   67ac0:	ldr	r0, [r0]
   67ac4:	cmp	r7, #1
   67ac8:	blt	67cec <fputs@plt+0x56904>
   67acc:	cmp	r7, r0
   67ad0:	ble	67bf8 <fputs@plt+0x56810>
   67ad4:	b	67cec <fputs@plt+0x56904>
   67ad8:	ldr	r0, [sp, #36]	; 0x24
   67adc:	mov	r1, r6
   67ae0:	bl	6b02c <fputs@plt+0x59c44>
   67ae4:	mov	r7, r0
   67ae8:	cmp	r0, #0
   67aec:	str	r0, [sp, #76]	; 0x4c
   67af0:	bne	67bf0 <fputs@plt+0x56808>
   67af4:	ldr	r4, [sp, #40]	; 0x28
   67af8:	mov	r1, r6
   67afc:	mov	r2, #0
   67b00:	mov	r3, #0
   67b04:	mov	r7, #0
   67b08:	mov	r0, r4
   67b0c:	bl	64c78 <fputs@plt+0x53890>
   67b10:	mov	r1, r0
   67b14:	ldrb	r0, [r4, #69]	; 0x45
   67b18:	cmp	r0, #0
   67b1c:	bne	67be4 <fputs@plt+0x567fc>
   67b20:	ldr	r0, [sp, #16]
   67b24:	ldr	r4, [sp, #12]
   67b28:	ldr	r3, [sl]
   67b2c:	mov	r7, #0
   67b30:	mov	r2, #1
   67b34:	mov	r8, r1
   67b38:	vst1.32	{d8-d9}, [r0]!
   67b3c:	str	r3, [sp, #28]
   67b40:	str	r7, [r0]
   67b44:	str	r4, [sp, #80]	; 0x50
   67b48:	ldr	r0, [sl, #28]
   67b4c:	strh	r2, [sp, #108]	; 0x6c
   67b50:	str	r3, [sp, #88]	; 0x58
   67b54:	str	r7, [sp, #104]	; 0x68
   67b58:	str	r0, [sp, #84]	; 0x54
   67b5c:	ldr	r4, [r4]
   67b60:	ldrb	r0, [r4, #73]	; 0x49
   67b64:	strb	r2, [r4, #73]	; 0x49
   67b68:	str	r0, [sp, #24]
   67b6c:	add	r0, sp, #80	; 0x50
   67b70:	bl	66d7c <fputs@plt+0x55994>
   67b74:	ldr	r1, [sp, #24]
   67b78:	cmp	r0, #0
   67b7c:	strb	r1, [r4, #73]	; 0x49
   67b80:	bne	67bd4 <fputs@plt+0x567ec>
   67b84:	ldr	r0, [sp, #28]
   67b88:	mov	r4, #0
   67b8c:	mov	r7, #0
   67b90:	ldr	r0, [r0]
   67b94:	str	r0, [sp, #24]
   67b98:	ldr	r0, [sp, #24]
   67b9c:	cmp	r7, r0
   67ba0:	bge	67bd0 <fputs@plt+0x567e8>
   67ba4:	ldr	r0, [sp, #28]
   67ba8:	mov	r1, r8
   67bac:	mvn	r2, #0
   67bb0:	ldr	r0, [r0, #4]
   67bb4:	ldr	r0, [r0, r4]
   67bb8:	bl	645e0 <fputs@plt+0x531f8>
   67bbc:	add	r4, r4, #20
   67bc0:	add	r7, r7, #1
   67bc4:	cmp	r0, #1
   67bc8:	bgt	67b98 <fputs@plt+0x567b0>
   67bcc:	b	67bd4 <fputs@plt+0x567ec>
   67bd0:	mov	r7, #0
   67bd4:	ldr	r4, [sp, #40]	; 0x28
   67bd8:	mov	r1, r8
   67bdc:	mov	r8, #0
   67be0:	str	r7, [sp, #76]	; 0x4c
   67be4:	mov	r0, r4
   67be8:	bl	47818 <fputs@plt+0x36430>
   67bec:	mvn	r4, #0
   67bf0:	cmp	r7, #1
   67bf4:	blt	67c94 <fputs@plt+0x568ac>
   67bf8:	ldr	r0, [sp, #40]	; 0x28
   67bfc:	mov	r1, #132	; 0x84
   67c00:	add	r2, sp, #80	; 0x50
   67c04:	mov	r3, #0
   67c08:	str	r8, [sp, #84]	; 0x54
   67c0c:	str	r8, [sp, #80]	; 0x50
   67c10:	bl	66b48 <fputs@plt+0x55760>
   67c14:	cmp	r0, #0
   67c18:	beq	678f8 <fputs@plt+0x56510>
   67c1c:	str	r7, [r0, #8]
   67c20:	ldr	r1, [r0, #4]
   67c24:	orr	r1, r1, #1024	; 0x400
   67c28:	str	r1, [r0, #4]
   67c2c:	ldr	r1, [r5]
   67c30:	cmp	r1, r6
   67c34:	beq	67c54 <fputs@plt+0x5686c>
   67c38:	mov	r2, r1
   67c3c:	ldr	r1, [r1, #12]
   67c40:	ldrb	r3, [r1]
   67c44:	cmp	r3, #95	; 0x5f
   67c48:	beq	67c38 <fputs@plt+0x56850>
   67c4c:	add	r1, r2, #12
   67c50:	b	67c58 <fputs@plt+0x56870>
   67c54:	mov	r1, r5
   67c58:	str	r0, [r1]
   67c5c:	ldr	r0, [sp, #40]	; 0x28
   67c60:	mov	r1, r6
   67c64:	bl	47818 <fputs@plt+0x36430>
   67c68:	strh	r7, [r5, #16]
   67c6c:	ldrb	r0, [r5, #13]
   67c70:	orr	r0, r0, #1
   67c74:	strb	r0, [r5, #13]
   67c78:	ldr	r6, [sp, #32]
   67c7c:	ldr	r0, [r6]
   67c80:	add	r9, r9, #1
   67c84:	add	r5, r5, #20
   67c88:	cmp	r9, r0
   67c8c:	blt	67a54 <fputs@plt+0x5666c>
   67c90:	b	67ca0 <fputs@plt+0x568b8>
   67c94:	mov	r0, #1
   67c98:	str	r0, [sp, #20]
   67c9c:	b	67c78 <fputs@plt+0x56890>
   67ca0:	ldr	r1, [sp, #20]
   67ca4:	cmp	r1, #0
   67ca8:	ldrne	sl, [sl, #52]	; 0x34
   67cac:	cmpne	sl, #0
   67cb0:	bne	67a34 <fputs@plt+0x5664c>
   67cb4:	mov	r2, #0
   67cb8:	mov	r1, #13
   67cbc:	cmp	r2, r0
   67cc0:	bge	67d10 <fputs@plt+0x56928>
   67cc4:	ldr	r3, [r6, #4]
   67cc8:	add	r2, r2, #1
   67ccc:	ldrb	r3, [r3, r1]
   67cd0:	add	r1, r1, #20
   67cd4:	tst	r3, #1
   67cd8:	bne	67cbc <fputs@plt+0x568d4>
   67cdc:	ldr	r0, [sp, #12]
   67ce0:	movw	r1, #5104	; 0x13f0
   67ce4:	movt	r1, #9
   67ce8:	b	67a0c <fputs@plt+0x56624>
   67cec:	str	r0, [sp]
   67cf0:	ldr	r0, [sp, #12]
   67cf4:	movw	r1, #4822	; 0x12d6
   67cf8:	movw	r3, #4206	; 0x106e
   67cfc:	add	r2, r9, #1
   67d00:	movt	r1, #9
   67d04:	movt	r3, #9
   67d08:	bl	1d2ec <fputs@plt+0xbf04>
   67d0c:	b	678f8 <fputs@plt+0x56510>
   67d10:	mov	r9, #1
   67d14:	b	678fc <fputs@plt+0x56514>
   67d18:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   67d1c:	add	fp, sp, #28
   67d20:	sub	sp, sp, #68	; 0x44
   67d24:	mov	r6, r1
   67d28:	ldr	r1, [r0]
   67d2c:	ldr	r9, [fp, #12]
   67d30:	ldr	sl, [fp, #8]
   67d34:	str	r0, [sp, #24]
   67d38:	mov	r5, #0
   67d3c:	mvn	r0, #0
   67d40:	mov	ip, #0
   67d44:	str	r3, [fp, #-32]	; 0xffffffe0
   67d48:	str	r2, [fp, #-40]	; 0xffffffd8
   67d4c:	cmp	r6, #0
   67d50:	str	r5, [r9, #44]	; 0x2c
   67d54:	str	r0, [r9, #28]
   67d58:	str	r1, [sp, #8]
   67d5c:	beq	67dcc <fputs@plt+0x569e4>
   67d60:	ldrb	r0, [sl, #28]
   67d64:	mov	ip, #0
   67d68:	tst	r0, #20
   67d6c:	beq	67d78 <fputs@plt+0x56990>
   67d70:	mov	r6, #0
   67d74:	b	67dd4 <fputs@plt+0x569ec>
   67d78:	ldr	r4, [r1, #20]
   67d7c:	cmp	r4, #1
   67d80:	blt	67dd4 <fputs@plt+0x569ec>
   67d84:	ldr	r5, [r1, #16]
   67d88:	str	r6, [fp, #-44]	; 0xffffffd4
   67d8c:	mov	r6, #0
   67d90:	ldr	r0, [r5, r6, lsl #4]
   67d94:	ldr	r1, [fp, #-44]	; 0xffffffd4
   67d98:	bl	1606c <fputs@plt+0x4c84>
   67d9c:	cmp	r0, #0
   67da0:	beq	67db8 <fputs@plt+0x569d0>
   67da4:	add	r6, r6, #1
   67da8:	cmp	r6, r4
   67dac:	blt	67d90 <fputs@plt+0x569a8>
   67db0:	mov	ip, #0
   67db4:	b	67dc0 <fputs@plt+0x569d8>
   67db8:	add	r0, r5, r6, lsl #4
   67dbc:	ldr	ip, [r0, #12]
   67dc0:	ldr	r2, [fp, #-40]	; 0xffffffd8
   67dc4:	ldr	r6, [fp, #-44]	; 0xffffffd4
   67dc8:	mov	r5, #0
   67dcc:	cmp	sl, #0
   67dd0:	beq	68438 <fputs@plt+0x57050>
   67dd4:	clz	r1, r6
   67dd8:	cmp	r2, #0
   67ddc:	mov	r0, r2
   67de0:	mov	r5, #0
   67de4:	mov	r2, #0
   67de8:	str	r6, [fp, #-44]	; 0xffffffd4
   67dec:	movwne	r0, #1
   67df0:	lsr	r1, r1, #5
   67df4:	and	r0, r0, r1
   67df8:	mov	r1, #0
   67dfc:	eor	r0, r0, #1
   67e00:	str	r1, [sp, #48]	; 0x30
   67e04:	mov	r1, #0
   67e08:	str	r0, [sp, #16]
   67e0c:	mov	r0, sl
   67e10:	str	r1, [sp, #12]
   67e14:	str	r0, [sp, #28]
   67e18:	ldr	r0, [r0, #4]
   67e1c:	ldr	r1, [sp, #24]
   67e20:	str	r2, [sp, #20]
   67e24:	cmp	r0, #0
   67e28:	beq	68094 <fputs@plt+0x56cac>
   67e2c:	ldr	r1, [r0]
   67e30:	cmp	r1, #1
   67e34:	str	r1, [sp, #44]	; 0x2c
   67e38:	blt	680a4 <fputs@plt+0x56cbc>
   67e3c:	ldr	r9, [fp, #12]
   67e40:	ldr	r1, [fp, #-40]	; 0xffffffd8
   67e44:	add	sl, r0, #8
   67e48:	mov	r7, #0
   67e4c:	mov	r0, #0
   67e50:	str	ip, [sp, #32]
   67e54:	str	r0, [fp, #-36]	; 0xffffffdc
   67e58:	ldrd	r2, [sl, #16]
   67e5c:	cmp	r3, #0
   67e60:	beq	67f18 <fputs@plt+0x56b30>
   67e64:	ldrb	r0, [r3, #9]
   67e68:	tst	r0, #4
   67e6c:	beq	67f18 <fputs@plt+0x56b30>
   67e70:	ldr	r0, [r3]
   67e74:	str	r7, [sp, #36]	; 0x24
   67e78:	mov	r8, r5
   67e7c:	str	r2, [sp, #40]	; 0x28
   67e80:	ldr	r7, [r0]
   67e84:	cmp	r7, #1
   67e88:	blt	67eec <fputs@plt+0x56b04>
   67e8c:	ldr	r0, [r0, #4]
   67e90:	mov	r5, #0
   67e94:	mov	r4, #0
   67e98:	add	r6, r0, #8
   67e9c:	ldr	r0, [r6]
   67ea0:	ldr	r1, [fp, #-32]	; 0xffffffe0
   67ea4:	ldr	r2, [fp, #-40]	; 0xffffffd8
   67ea8:	ldr	r3, [fp, #-44]	; 0xffffffd4
   67eac:	bl	687dc <fputs@plt+0x573f4>
   67eb0:	cmp	r0, #0
   67eb4:	beq	67ed8 <fputs@plt+0x56af0>
   67eb8:	ldr	r0, [fp, #-36]	; 0xffffffdc
   67ebc:	mov	r4, #1
   67ec0:	mov	r8, sl
   67ec4:	strh	r5, [r9, #32]
   67ec8:	add	r0, r0, #1
   67ecc:	str	r0, [fp, #-36]	; 0xffffffdc
   67ed0:	mov	r0, #2
   67ed4:	str	r0, [sp, #48]	; 0x30
   67ed8:	add	r5, r5, #1
   67edc:	add	r6, r6, #20
   67ee0:	cmp	r5, r7
   67ee4:	blt	67e9c <fputs@plt+0x56ab4>
   67ee8:	b	67ef0 <fputs@plt+0x56b08>
   67eec:	mov	r4, #0
   67ef0:	ldr	r1, [fp, #-40]	; 0xffffffd8
   67ef4:	cmp	r1, #0
   67ef8:	beq	6806c <fputs@plt+0x56c84>
   67efc:	ldr	r6, [fp, #-44]	; 0xffffffd4
   67f00:	ldr	ip, [sp, #32]
   67f04:	ldr	r7, [sp, #36]	; 0x24
   67f08:	ldr	r2, [sp, #40]	; 0x28
   67f0c:	cmp	r4, #0
   67f10:	mov	r5, r8
   67f14:	bne	6807c <fputs@plt+0x56c94>
   67f18:	cmp	r6, #0
   67f1c:	beq	67f2c <fputs@plt+0x56b44>
   67f20:	ldr	r0, [r2, #64]	; 0x40
   67f24:	cmp	r0, ip
   67f28:	bne	6807c <fputs@plt+0x56c94>
   67f2c:	cmp	r1, #0
   67f30:	beq	67f78 <fputs@plt+0x56b90>
   67f34:	ldr	r0, [sl, #12]
   67f38:	mov	r9, r6
   67f3c:	mov	r8, r5
   67f40:	mov	r5, ip
   67f44:	mov	r6, r2
   67f48:	mov	r4, r1
   67f4c:	cmp	r0, #0
   67f50:	ldreq	r0, [r2]
   67f54:	bl	1606c <fputs@plt+0x4c84>
   67f58:	mov	r2, r6
   67f5c:	mov	r6, r9
   67f60:	ldr	r9, [fp, #12]
   67f64:	mov	ip, r5
   67f68:	mov	r1, r4
   67f6c:	cmp	r0, #0
   67f70:	mov	r5, r8
   67f74:	bne	6807c <fputs@plt+0x56c94>
   67f78:	ldr	r0, [sp, #48]	; 0x30
   67f7c:	ldrsh	r4, [r2, #34]	; 0x22
   67f80:	cmp	r0, #0
   67f84:	add	r0, r0, #1
   67f88:	moveq	r5, sl
   67f8c:	cmp	r4, #1
   67f90:	str	r0, [sp, #48]	; 0x30
   67f94:	blt	6807c <fputs@plt+0x56c94>
   67f98:	ldr	r9, [r2, #4]
   67f9c:	mov	r8, #0
   67fa0:	str	r5, [sp, #36]	; 0x24
   67fa4:	str	r2, [sp, #40]	; 0x28
   67fa8:	ldr	r0, [r9]
   67fac:	ldr	r1, [fp, #-32]	; 0xffffffe0
   67fb0:	bl	1606c <fputs@plt+0x4c84>
   67fb4:	cmp	r0, #0
   67fb8:	bne	68014 <fputs@plt+0x56c2c>
   67fbc:	ldr	r0, [fp, #-36]	; 0xffffffdc
   67fc0:	cmp	r0, #1
   67fc4:	bne	68034 <fputs@plt+0x56c4c>
   67fc8:	ldrb	r0, [sl, #36]	; 0x24
   67fcc:	tst	r0, #4
   67fd0:	bne	68014 <fputs@plt+0x56c2c>
   67fd4:	ldr	r0, [sl, #52]	; 0x34
   67fd8:	cmp	r0, #0
   67fdc:	beq	68034 <fputs@plt+0x56c4c>
   67fe0:	ldr	r5, [r0, #4]
   67fe4:	cmp	r5, #1
   67fe8:	blt	68034 <fputs@plt+0x56c4c>
   67fec:	ldr	r6, [r0]
   67ff0:	ldr	r0, [r6]
   67ff4:	ldr	r1, [fp, #-32]	; 0xffffffe0
   67ff8:	bl	1606c <fputs@plt+0x4c84>
   67ffc:	cmp	r0, #0
   68000:	beq	68014 <fputs@plt+0x56c2c>
   68004:	add	r6, r6, #8
   68008:	subs	r5, r5, #1
   6800c:	bne	67ff0 <fputs@plt+0x56c08>
   68010:	b	68034 <fputs@plt+0x56c4c>
   68014:	add	r8, r8, #1
   68018:	add	r9, r9, #16
   6801c:	cmp	r8, r4
   68020:	blt	67fa8 <fputs@plt+0x56bc0>
   68024:	ldr	r9, [fp, #12]
   68028:	ldr	ip, [sp, #32]
   6802c:	ldr	r5, [sp, #36]	; 0x24
   68030:	b	68060 <fputs@plt+0x56c78>
   68034:	ldr	r0, [sp, #40]	; 0x28
   68038:	ldr	r9, [fp, #12]
   6803c:	ldr	ip, [sp, #32]
   68040:	mov	r5, sl
   68044:	ldrsh	r0, [r0, #32]
   68048:	cmp	r8, r0
   6804c:	ldr	r0, [fp, #-36]	; 0xffffffdc
   68050:	movweq	r8, #65535	; 0xffff
   68054:	strh	r8, [r9, #32]
   68058:	add	r0, r0, #1
   6805c:	str	r0, [fp, #-36]	; 0xffffffdc
   68060:	ldr	r1, [fp, #-40]	; 0xffffffd8
   68064:	ldr	r6, [fp, #-44]	; 0xffffffd4
   68068:	b	6807c <fputs@plt+0x56c94>
   6806c:	ldr	r6, [fp, #-44]	; 0xffffffd4
   68070:	ldr	ip, [sp, #32]
   68074:	ldr	r7, [sp, #36]	; 0x24
   68078:	mov	r5, r8
   6807c:	ldr	r0, [sp, #44]	; 0x2c
   68080:	add	r7, r7, #1
   68084:	add	sl, sl, #72	; 0x48
   68088:	cmp	r7, r0
   6808c:	blt	67e58 <fputs@plt+0x56a70>
   68090:	b	680b0 <fputs@plt+0x56cc8>
   68094:	ldr	r9, [fp, #12]
   68098:	ldr	r7, [sp, #48]	; 0x30
   6809c:	mov	r2, #0
   680a0:	b	6810c <fputs@plt+0x56d24>
   680a4:	ldr	r9, [fp, #12]
   680a8:	mov	r0, #0
   680ac:	str	r0, [fp, #-36]	; 0xffffffdc
   680b0:	cmp	r5, #0
   680b4:	beq	680f8 <fputs@plt+0x56d10>
   680b8:	ldr	r0, [r5, #44]	; 0x2c
   680bc:	ldr	sl, [fp, #8]
   680c0:	ldr	r2, [fp, #-36]	; 0xffffffdc
   680c4:	ldr	r7, [sp, #48]	; 0x30
   680c8:	str	r0, [r9, #28]
   680cc:	ldr	r0, [r5, #16]
   680d0:	str	r0, [r9, #44]	; 0x2c
   680d4:	ldrb	r1, [r5, #36]	; 0x24
   680d8:	tst	r1, #8
   680dc:	beq	680ec <fputs@plt+0x56d04>
   680e0:	ldr	r1, [r9, #4]
   680e4:	orr	r1, r1, #1048576	; 0x100000
   680e8:	str	r1, [r9, #4]
   680ec:	ldr	ip, [r0, #64]	; 0x40
   680f0:	ldr	r1, [sp, #24]
   680f4:	b	6810c <fputs@plt+0x56d24>
   680f8:	ldr	sl, [fp, #8]
   680fc:	ldr	r1, [sp, #24]
   68100:	ldr	r2, [fp, #-36]	; 0xffffffdc
   68104:	ldr	r7, [sp, #48]	; 0x30
   68108:	mov	r5, #0
   6810c:	ldr	r3, [sp, #16]
   68110:	cmp	r7, #0
   68114:	mov	r0, r7
   68118:	str	r5, [sp, #36]	; 0x24
   6811c:	movwne	r0, #1
   68120:	orrs	r0, r3, r0
   68124:	bne	682c8 <fputs@plt+0x56ee0>
   68128:	ldr	r8, [r1, #420]	; 0x1a4
   6812c:	str	r2, [fp, #-36]	; 0xffffffdc
   68130:	cmp	r8, #0
   68134:	beq	6816c <fputs@plt+0x56d84>
   68138:	ldrb	r4, [r1, #440]	; 0x1b8
   6813c:	cmp	r4, #109	; 0x6d
   68140:	beq	6817c <fputs@plt+0x56d94>
   68144:	ldr	r1, [fp, #-40]	; 0xffffffd8
   68148:	movw	r0, #3920	; 0xf50
   6814c:	mov	r6, ip
   68150:	movt	r0, #9
   68154:	bl	1606c <fputs@plt+0x4c84>
   68158:	cmp	r0, #0
   6815c:	beq	681ac <fputs@plt+0x56dc4>
   68160:	cmp	r4, #108	; 0x6c
   68164:	mov	ip, r6
   68168:	bne	6817c <fputs@plt+0x56d94>
   6816c:	ldr	r0, [sp, #28]
   68170:	ldr	r2, [fp, #-36]	; 0xffffffdc
   68174:	mov	r7, #0
   68178:	b	68348 <fputs@plt+0x56f60>
   6817c:	ldr	r1, [fp, #-40]	; 0xffffffd8
   68180:	movw	r0, #3924	; 0xf54
   68184:	mov	r4, ip
   68188:	movt	r0, #9
   6818c:	bl	1606c <fputs@plt+0x4c84>
   68190:	mov	r5, #0
   68194:	cmp	r0, #0
   68198:	beq	681b0 <fputs@plt+0x56dc8>
   6819c:	ldr	r0, [sp, #28]
   681a0:	ldr	r2, [fp, #-36]	; 0xffffffdc
   681a4:	mov	r7, #0
   681a8:	b	68344 <fputs@plt+0x56f5c>
   681ac:	mov	r5, #1
   681b0:	str	r5, [r9, #28]
   681b4:	ldrsh	r4, [r8, #34]	; 0x22
   681b8:	ldr	r0, [r8, #64]	; 0x40
   681bc:	cmp	r4, #1
   681c0:	str	r0, [sp, #32]
   681c4:	blt	681f4 <fputs@plt+0x56e0c>
   681c8:	ldr	r7, [r8, #4]
   681cc:	mov	r6, #0
   681d0:	ldr	r0, [r7, r6, lsl #4]
   681d4:	ldr	r1, [fp, #-32]	; 0xffffffe0
   681d8:	bl	1606c <fputs@plt+0x4c84>
   681dc:	cmp	r0, #0
   681e0:	beq	681fc <fputs@plt+0x56e14>
   681e4:	add	r6, r6, #1
   681e8:	cmp	r6, r4
   681ec:	blt	681d0 <fputs@plt+0x56de8>
   681f0:	b	68208 <fputs@plt+0x56e20>
   681f4:	mov	r6, #0
   681f8:	b	68208 <fputs@plt+0x56e20>
   681fc:	ldrsh	r0, [r8, #32]
   68200:	cmp	r0, r6
   68204:	mvneq	r6, #0
   68208:	cmp	r6, r4
   6820c:	blt	6822c <fputs@plt+0x56e44>
   68210:	ldr	r0, [fp, #-32]	; 0xffffffe0
   68214:	bl	22884 <fputs@plt+0x1149c>
   68218:	cmp	r0, #0
   6821c:	beq	6822c <fputs@plt+0x56e44>
   68220:	ldrb	r0, [r8, #42]	; 0x2a
   68224:	tst	r0, #64	; 0x40
   68228:	mvneq	r6, #0
   6822c:	cmp	r6, r4
   68230:	bge	6826c <fputs@plt+0x56e84>
   68234:	cmn	r6, #1
   68238:	ble	68280 <fputs@plt+0x56e98>
   6823c:	mov	r0, #1
   68240:	cmp	r6, #31
   68244:	lsl	r0, r0, r6
   68248:	mvngt	r0, #0
   6824c:	cmp	r5, #0
   68250:	beq	6828c <fputs@plt+0x56ea4>
   68254:	ldr	r1, [sp, #24]
   68258:	ldr	r1, [r1, #436]	; 0x1b4
   6825c:	orr	r0, r1, r0
   68260:	ldr	r1, [sp, #24]
   68264:	str	r0, [r1, #436]	; 0x1b4
   68268:	b	682a0 <fputs@plt+0x56eb8>
   6826c:	ldr	ip, [sp, #32]
   68270:	ldr	r5, [sp, #36]	; 0x24
   68274:	ldr	r2, [fp, #-36]	; 0xffffffdc
   68278:	mov	r7, #1
   6827c:	b	682c8 <fputs@plt+0x56ee0>
   68280:	mov	r0, #68	; 0x44
   68284:	strb	r0, [r9, #1]
   68288:	b	682a0 <fputs@plt+0x56eb8>
   6828c:	ldr	r1, [sp, #24]
   68290:	ldr	r1, [r1, #432]	; 0x1b0
   68294:	orr	r0, r1, r0
   68298:	ldr	r1, [sp, #24]
   6829c:	str	r0, [r1, #432]	; 0x1b0
   682a0:	ldr	r2, [fp, #-36]	; 0xffffffdc
   682a4:	ldr	r1, [sp, #32]
   682a8:	ldr	r5, [sp, #36]	; 0x24
   682ac:	mov	r0, #1
   682b0:	mov	r7, #1
   682b4:	str	r8, [r9, #44]	; 0x2c
   682b8:	strh	r6, [r9, #32]
   682bc:	str	r0, [sp, #12]
   682c0:	add	r2, r2, #1
   682c4:	mov	ip, r1
   682c8:	cmp	r5, #0
   682cc:	beq	682dc <fputs@plt+0x56ef4>
   682d0:	cmp	r7, #1
   682d4:	cmpeq	r2, #0
   682d8:	beq	682e4 <fputs@plt+0x56efc>
   682dc:	ldr	r0, [sp, #28]
   682e0:	b	68348 <fputs@plt+0x56f60>
   682e4:	ldr	r0, [sp, #28]
   682e8:	mov	r2, #0
   682ec:	mov	r7, #1
   682f0:	ldrb	r0, [r0, #28]
   682f4:	tst	r0, #32
   682f8:	bne	682dc <fputs@plt+0x56ef4>
   682fc:	ldr	r0, [fp, #-32]	; 0xffffffe0
   68300:	mov	r4, ip
   68304:	bl	22884 <fputs@plt+0x1149c>
   68308:	ldr	r6, [fp, #-44]	; 0xffffffd4
   6830c:	cmp	r0, #0
   68310:	beq	68338 <fputs@plt+0x56f50>
   68314:	ldr	r0, [r5, #16]
   68318:	mov	ip, r4
   6831c:	ldrb	r0, [r0, #42]	; 0x2a
   68320:	tst	r0, #64	; 0x40
   68324:	beq	68770 <fputs@plt+0x57388>
   68328:	ldr	r0, [sp, #28]
   6832c:	mov	r2, #0
   68330:	mov	r7, #1
   68334:	b	68348 <fputs@plt+0x56f60>
   68338:	ldr	r0, [sp, #28]
   6833c:	mov	r2, #0
   68340:	mov	r7, #1
   68344:	mov	ip, r4
   68348:	cmp	r2, #0
   6834c:	mov	r6, ip
   68350:	str	r7, [sp, #48]	; 0x30
   68354:	ldreq	r1, [fp, #-40]	; 0xffffffd8
   68358:	cmpeq	r1, #0
   6835c:	beq	68390 <fputs@plt+0x56fa8>
   68360:	cmp	r2, #0
   68364:	bne	68474 <fputs@plt+0x5708c>
   68368:	ldr	r0, [sp, #28]
   6836c:	ldr	r2, [sp, #20]
   68370:	mov	ip, r6
   68374:	ldr	r5, [sp, #36]	; 0x24
   68378:	ldr	r6, [fp, #-44]	; 0xffffffd4
   6837c:	ldr	r0, [r0, #16]
   68380:	add	r2, r2, #1
   68384:	cmp	r0, #0
   68388:	bne	67e14 <fputs@plt+0x56a2c>
   6838c:	b	68458 <fputs@plt+0x57070>
   68390:	ldr	r7, [r0, #8]
   68394:	cmp	r7, #0
   68398:	beq	68360 <fputs@plt+0x56f78>
   6839c:	ldr	r5, [r7]
   683a0:	cmp	r5, #1
   683a4:	blt	68368 <fputs@plt+0x56f80>
   683a8:	ldr	r0, [r7, #4]
   683ac:	mov	r8, #0
   683b0:	add	r4, r0, #4
   683b4:	ldr	r9, [r4]
   683b8:	cmp	r9, #0
   683bc:	beq	683d4 <fputs@plt+0x56fec>
   683c0:	ldr	r1, [fp, #-32]	; 0xffffffe0
   683c4:	mov	r0, r9
   683c8:	bl	1606c <fputs@plt+0x4c84>
   683cc:	cmp	r0, #0
   683d0:	beq	683e8 <fputs@plt+0x57000>
   683d4:	add	r8, r8, #1
   683d8:	add	r4, r4, #20
   683dc:	cmp	r8, r5
   683e0:	blt	683b4 <fputs@plt+0x56fcc>
   683e4:	b	68368 <fputs@plt+0x56f80>
   683e8:	ldr	r0, [sp, #28]
   683ec:	ldrb	r0, [r0, #28]
   683f0:	tst	r0, #1
   683f4:	bne	68408 <fputs@plt+0x57020>
   683f8:	ldr	r0, [r4, #-4]
   683fc:	ldrb	r0, [r0, #4]
   68400:	tst	r0, #2
   68404:	bne	68520 <fputs@plt+0x57138>
   68408:	movw	r0, #38315	; 0x95ab
   6840c:	ldr	r9, [fp, #12]
   68410:	mov	r1, r7
   68414:	mov	r2, r8
   68418:	movt	r0, #8
   6841c:	str	r0, [sp]
   68420:	ldr	r0, [sp, #20]
   68424:	mov	r3, r9
   68428:	str	r0, [sp, #4]
   6842c:	ldr	r0, [sp, #24]
   68430:	bl	688d8 <fputs@plt+0x574f0>
   68434:	b	68634 <fputs@plt+0x5724c>
   68438:	mov	r1, #0
   6843c:	mov	r0, #1
   68440:	str	r1, [sp, #12]
   68444:	mov	r1, #0
   68448:	str	r1, [fp, #-36]	; 0xffffffdc
   6844c:	mov	r1, #0
   68450:	str	r1, [sp, #28]
   68454:	b	68498 <fputs@plt+0x570b0>
   68458:	ldr	r9, [fp, #12]
   6845c:	ldr	r2, [fp, #-40]	; 0xffffffd8
   68460:	str	r0, [sp, #28]
   68464:	mov	r0, #1
   68468:	mov	r1, #0
   6846c:	str	r1, [fp, #-36]	; 0xffffffdc
   68470:	b	68498 <fputs@plt+0x570b0>
   68474:	mov	ip, r6
   68478:	ldr	r9, [fp, #12]
   6847c:	ldr	r5, [sp, #36]	; 0x24
   68480:	ldr	r6, [fp, #-44]	; 0xffffffd4
   68484:	str	r2, [fp, #-36]	; 0xffffffdc
   68488:	ldr	r0, [fp, #-36]	; 0xffffffdc
   6848c:	ldr	r2, [fp, #-40]	; 0xffffffd8
   68490:	clz	r0, r0
   68494:	lsr	r0, r0, #5
   68498:	cmp	r2, #0
   6849c:	bne	684cc <fputs@plt+0x570e4>
   684a0:	cmp	r0, #0
   684a4:	beq	684cc <fputs@plt+0x570e4>
   684a8:	ldrb	r1, [r9, #4]
   684ac:	tst	r1, #64	; 0x40
   684b0:	beq	684d8 <fputs@plt+0x570f0>
   684b4:	mov	r0, #0
   684b8:	str	r0, [r9, #44]	; 0x2c
   684bc:	mov	r0, #97	; 0x61
   684c0:	strb	r0, [r9]
   684c4:	mov	r0, #1
   684c8:	b	68768 <fputs@plt+0x57380>
   684cc:	ldr	r1, [fp, #-36]	; 0xffffffdc
   684d0:	cmp	r1, #1
   684d4:	beq	68590 <fputs@plt+0x571a8>
   684d8:	movw	r1, #3959	; 0xf77
   684dc:	mov	r3, r2
   684e0:	movw	r2, #3974	; 0xf86
   684e4:	cmp	r0, #0
   684e8:	movt	r1, #9
   684ec:	movt	r2, #9
   684f0:	movne	r2, r1
   684f4:	cmp	r6, #0
   684f8:	beq	6853c <fputs@plt+0x57154>
   684fc:	ldr	r0, [fp, #-32]	; 0xffffffe0
   68500:	ldr	r4, [sp, #24]
   68504:	movw	r1, #3996	; 0xf9c
   68508:	str	r3, [sp]
   6850c:	mov	r3, r6
   68510:	mov	r6, ip
   68514:	movt	r1, #9
   68518:	str	r0, [sp, #4]
   6851c:	b	68570 <fputs@plt+0x57188>
   68520:	ldr	r0, [sp, #24]
   68524:	movw	r1, #3928	; 0xf58
   68528:	mov	r2, r9
   6852c:	movt	r1, #9
   68530:	bl	1d2ec <fputs@plt+0xbf04>
   68534:	mov	r0, #2
   68538:	b	68768 <fputs@plt+0x57380>
   6853c:	mov	r6, ip
   68540:	cmp	r3, #0
   68544:	beq	68560 <fputs@plt+0x57178>
   68548:	ldr	r0, [fp, #-32]	; 0xffffffe0
   6854c:	ldr	r4, [sp, #24]
   68550:	movw	r1, #2210	; 0x8a2
   68554:	movt	r1, #9
   68558:	str	r0, [sp]
   6855c:	b	68570 <fputs@plt+0x57188>
   68560:	ldr	r4, [sp, #24]
   68564:	ldr	r3, [fp, #-32]	; 0xffffffe0
   68568:	movw	r1, #2220	; 0x8ac
   6856c:	movt	r1, #9
   68570:	mov	r0, r4
   68574:	bl	1d2ec <fputs@plt+0xbf04>
   68578:	mov	r0, #1
   6857c:	mov	ip, r6
   68580:	strb	r0, [r4, #17]
   68584:	ldr	r0, [sl, #24]
   68588:	add	r0, r0, #1
   6858c:	str	r0, [sl, #24]
   68590:	mov	r6, ip
   68594:	cmp	r5, #0
   68598:	beq	685e8 <fputs@plt+0x57200>
   6859c:	ldrsh	r0, [r9, #32]
   685a0:	mvn	r1, #0
   685a4:	cmp	r0, r1
   685a8:	ble	685e8 <fputs@plt+0x57200>
   685ac:	cmp	r0, #63	; 0x3f
   685b0:	mov	r1, #1
   685b4:	ldr	r4, [r5, #56]	; 0x38
   685b8:	ldr	r7, [r5, #60]	; 0x3c
   685bc:	movge	r0, #63	; 0x3f
   685c0:	subs	r3, r0, #32
   685c4:	lsl	r2, r1, r0
   685c8:	rsb	r0, r0, #32
   685cc:	movwpl	r2, #0
   685d0:	cmp	r3, #0
   685d4:	lsr	r0, r1, r0
   685d8:	lslpl	r0, r1, r3
   685dc:	orr	r2, r4, r2
   685e0:	orr	r3, r7, r0
   685e4:	strd	r2, [r5, #56]	; 0x38
   685e8:	ldr	r5, [sp, #8]
   685ec:	ldr	r1, [r9, #12]
   685f0:	mov	r0, r5
   685f4:	bl	47818 <fputs@plt+0x36430>
   685f8:	mov	r4, #0
   685fc:	mov	r0, r5
   68600:	str	r4, [r9, #12]
   68604:	ldr	r1, [r9, #16]
   68608:	bl	47818 <fputs@plt+0x36430>
   6860c:	ldr	r1, [sp, #12]
   68610:	mov	r0, #62	; 0x3e
   68614:	cmp	r1, #0
   68618:	ldr	r1, [fp, #-36]	; 0xffffffdc
   6861c:	mvneq	r0, #103	; 0x67
   68620:	strb	r0, [r9]
   68624:	mov	r0, #2
   68628:	str	r4, [r9, #16]
   6862c:	cmp	r1, #1
   68630:	bne	68768 <fputs@plt+0x57380>
   68634:	ldrb	r0, [r9, #6]
   68638:	tst	r0, #64	; 0x40
   6863c:	bne	68734 <fputs@plt+0x5734c>
   68640:	cmp	r6, #0
   68644:	beq	68734 <fputs@plt+0x5734c>
   68648:	ldr	r0, [sp, #24]
   6864c:	ldr	r2, [r0]
   68650:	ldr	r0, [r2, #296]	; 0x128
   68654:	cmp	r0, #0
   68658:	beq	68734 <fputs@plt+0x5734c>
   6865c:	ldr	r0, [sp, #28]
   68660:	ldr	r1, [r2, #20]
   68664:	ldr	r0, [r0, #4]
   68668:	cmp	r1, #1
   6866c:	blt	6869c <fputs@plt+0x572b4>
   68670:	ldr	r2, [r2, #16]
   68674:	mov	r3, #0
   68678:	add	r2, r2, #12
   6867c:	ldr	r7, [r2, r3, lsl #4]
   68680:	cmp	r7, r6
   68684:	beq	686a0 <fputs@plt+0x572b8>
   68688:	add	r3, r3, #1
   6868c:	cmp	r1, r3
   68690:	bne	6867c <fputs@plt+0x57294>
   68694:	mov	r3, r1
   68698:	b	686a0 <fputs@plt+0x572b8>
   6869c:	mov	r3, #0
   686a0:	ldrb	r1, [r9]
   686a4:	cmp	r1, #62	; 0x3e
   686a8:	bne	686b8 <fputs@plt+0x572d0>
   686ac:	ldr	r0, [sp, #24]
   686b0:	add	r0, r0, #420	; 0x1a4
   686b4:	b	686ec <fputs@plt+0x57304>
   686b8:	ldr	r1, [r0]
   686bc:	cmp	r1, #1
   686c0:	blt	68734 <fputs@plt+0x5734c>
   686c4:	ldr	r2, [r9, #28]
   686c8:	add	r0, r0, #52	; 0x34
   686cc:	ldr	r7, [r0]
   686d0:	cmp	r2, r7
   686d4:	beq	686e8 <fputs@plt+0x57300>
   686d8:	subs	r1, r1, #1
   686dc:	add	r0, r0, #72	; 0x48
   686e0:	bne	686cc <fputs@plt+0x572e4>
   686e4:	b	68734 <fputs@plt+0x5734c>
   686e8:	sub	r0, r0, #28
   686ec:	ldr	r0, [r0]
   686f0:	cmp	r0, #0
   686f4:	beq	68734 <fputs@plt+0x5734c>
   686f8:	ldrsh	r1, [r9, #32]
   686fc:	cmn	r1, #1
   68700:	bgt	68714 <fputs@plt+0x5732c>
   68704:	ldrsh	r1, [r0, #32]
   68708:	mvn	r2, #0
   6870c:	cmp	r1, r2
   68710:	ble	6878c <fputs@plt+0x573a4>
   68714:	ldr	r2, [r0, #4]
   68718:	ldr	r2, [r2, r1, lsl #4]
   6871c:	ldr	r1, [r0]
   68720:	ldr	r0, [sp, #24]
   68724:	bl	68a84 <fputs@plt+0x5769c>
   68728:	cmp	r0, #2
   6872c:	moveq	r0, #101	; 0x65
   68730:	strbeq	r0, [r9]
   68734:	ldr	r0, [sl, #20]
   68738:	ldr	r2, [sp, #28]
   6873c:	add	r0, r0, #1
   68740:	cmp	r2, sl
   68744:	str	r0, [sl, #20]
   68748:	mov	r0, #1
   6874c:	beq	68768 <fputs@plt+0x57380>
   68750:	ldr	sl, [sl, #16]
   68754:	ldr	r1, [sl, #20]
   68758:	cmp	sl, r2
   6875c:	add	r1, r1, #1
   68760:	str	r1, [sl, #20]
   68764:	bne	68750 <fputs@plt+0x57368>
   68768:	sub	sp, fp, #28
   6876c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   68770:	mov	r0, #68	; 0x44
   68774:	strb	r0, [r9, #1]
   68778:	mvn	r0, #0
   6877c:	strh	r0, [r9, #32]
   68780:	mov	r0, #1
   68784:	str	r0, [fp, #-36]	; 0xffffffdc
   68788:	b	68488 <fputs@plt+0x570a0>
   6878c:	movw	r2, #4009	; 0xfa9
   68790:	movt	r2, #9
   68794:	b	6871c <fputs@plt+0x57334>
   68798:	ldrh	r1, [r1, #28]
   6879c:	tst	r1, r3
   687a0:	bxeq	lr
   687a4:	tst	r1, #32
   687a8:	bne	687c8 <fputs@plt+0x573e0>
   687ac:	movw	ip, #4078	; 0xfee
   687b0:	movw	r3, #4124	; 0x101c
   687b4:	tst	r1, #4
   687b8:	movt	ip, #9
   687bc:	movt	r3, #9
   687c0:	moveq	r3, ip
   687c4:	b	687d0 <fputs@plt+0x573e8>
   687c8:	movw	r3, #4106	; 0x100a
   687cc:	movt	r3, #9
   687d0:	movw	r1, #4142	; 0x102e
   687d4:	movt	r1, #9
   687d8:	b	1d2ec <fputs@plt+0xbf04>
   687dc:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   687e0:	add	fp, sp, #24
   687e4:	mov	r4, r3
   687e8:	mov	r5, r2
   687ec:	mov	r8, r1
   687f0:	mov	r6, r0
   687f4:	mov	r7, #0
   687f8:	b	68800 <fputs@plt+0x57418>
   687fc:	add	r7, r7, #1
   68800:	ldrb	r0, [r6, r7]
   68804:	cmp	r0, #0
   68808:	cmpne	r0, #46	; 0x2e
   6880c:	bne	687fc <fputs@plt+0x57414>
   68810:	cmp	r4, #0
   68814:	beq	68844 <fputs@plt+0x5745c>
   68818:	mov	r0, r6
   6881c:	mov	r1, r4
   68820:	mov	r2, r7
   68824:	bl	13510 <fputs@plt+0x2128>
   68828:	mov	r1, r0
   6882c:	mov	r0, #0
   68830:	cmp	r1, #0
   68834:	bne	688a0 <fputs@plt+0x574b8>
   68838:	ldrb	r1, [r4, r7]
   6883c:	cmp	r1, #0
   68840:	bne	688a0 <fputs@plt+0x574b8>
   68844:	add	r9, r6, r7
   68848:	mov	r4, #0
   6884c:	add	r0, r9, #1
   68850:	b	68858 <fputs@plt+0x57470>
   68854:	add	r4, r4, #1
   68858:	add	r1, r6, r4
   6885c:	add	r1, r1, r7
   68860:	ldrb	r1, [r1, #1]
   68864:	cmp	r1, #0
   68868:	cmpne	r1, #46	; 0x2e
   6886c:	bne	68854 <fputs@plt+0x5746c>
   68870:	cmp	r5, #0
   68874:	beq	688a4 <fputs@plt+0x574bc>
   68878:	mov	r1, r5
   6887c:	mov	r2, r4
   68880:	bl	13510 <fputs@plt+0x2128>
   68884:	mov	r1, r0
   68888:	mov	r0, #0
   6888c:	cmp	r1, #0
   68890:	bne	688a0 <fputs@plt+0x574b8>
   68894:	ldrb	r1, [r5, r4]
   68898:	cmp	r1, #0
   6889c:	beq	688a4 <fputs@plt+0x574bc>
   688a0:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   688a4:	cmp	r8, #0
   688a8:	beq	688d0 <fputs@plt+0x574e8>
   688ac:	add	r0, r9, r4
   688b0:	mov	r1, r8
   688b4:	add	r0, r0, #2
   688b8:	bl	1606c <fputs@plt+0x4c84>
   688bc:	mov	r1, r0
   688c0:	mov	r0, #0
   688c4:	cmp	r1, #0
   688c8:	moveq	r0, #1
   688cc:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   688d0:	mov	r0, #1
   688d4:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   688d8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   688dc:	add	fp, sp, #28
   688e0:	sub	sp, sp, #28
   688e4:	mov	r7, r0
   688e8:	ldr	r0, [r1, #4]
   688ec:	add	r1, r2, r2, lsl #2
   688f0:	mov	r9, r3
   688f4:	mov	r2, #0
   688f8:	mov	r3, #0
   688fc:	ldr	r8, [r7]
   68900:	ldr	r1, [r0, r1, lsl #2]
   68904:	mov	r0, r8
   68908:	bl	64c78 <fputs@plt+0x53890>
   6890c:	cmp	r0, #0
   68910:	beq	68a04 <fputs@plt+0x5761c>
   68914:	ldr	r1, [fp, #12]
   68918:	mov	sl, r0
   6891c:	cmp	r1, #1
   68920:	blt	6896c <fputs@plt+0x57584>
   68924:	ldr	r0, [fp, #8]
   68928:	ldrb	r0, [r0]
   6892c:	cmp	r0, #71	; 0x47
   68930:	beq	6896c <fputs@plt+0x57584>
   68934:	vmov.i32	q8, #0	; 0x00000000
   68938:	mov	r0, sp
   6893c:	mov	r2, #20
   68940:	mov	r3, r0
   68944:	vst1.64	{d16-d17}, [r3], r2
   68948:	mov	r2, #0
   6894c:	str	r2, [r3]
   68950:	str	r2, [sp, #16]
   68954:	str	r1, [sp, #24]
   68958:	movw	r1, #35424	; 0x8a60
   6895c:	movt	r1, #6
   68960:	str	r1, [sp, #4]
   68964:	mov	r1, sl
   68968:	bl	64900 <fputs@plt+0x53518>
   6896c:	ldrb	r0, [r9]
   68970:	cmp	r0, #95	; 0x5f
   68974:	bne	6898c <fputs@plt+0x575a4>
   68978:	ldr	r2, [r9, #8]
   6897c:	mov	r0, r7
   68980:	mov	r1, sl
   68984:	bl	68a0c <fputs@plt+0x57624>
   68988:	mov	sl, r0
   6898c:	ldr	r0, [sl, #4]
   68990:	mov	r1, r9
   68994:	orr	r0, r0, #4194304	; 0x400000
   68998:	str	r0, [sl, #4]
   6899c:	ldr	r0, [r9, #4]
   689a0:	orr	r0, r0, #32768	; 0x8000
   689a4:	str	r0, [r9, #4]
   689a8:	mov	r0, r8
   689ac:	bl	47818 <fputs@plt+0x36430>
   689b0:	mov	r1, sl
   689b4:	mov	r0, r9
   689b8:	ldm	r1!, {r2, r3, r4, r5, r6, r7}
   689bc:	stmia	r0!, {r2, r3, r4, r5, r6, r7}
   689c0:	ldm	r1, {r2, r3, r4, r5, r6, r7}
   689c4:	stm	r0, {r2, r3, r4, r5, r6, r7}
   689c8:	ldrb	r0, [r9, #5]
   689cc:	tst	r0, #4
   689d0:	bne	689f8 <fputs@plt+0x57610>
   689d4:	ldr	r1, [r9, #8]
   689d8:	cmp	r1, #0
   689dc:	beq	689f8 <fputs@plt+0x57610>
   689e0:	mov	r0, r8
   689e4:	bl	1b71c <fputs@plt+0xa334>
   689e8:	str	r0, [r9, #8]
   689ec:	ldr	r0, [r9, #4]
   689f0:	orr	r0, r0, #65536	; 0x10000
   689f4:	str	r0, [r9, #4]
   689f8:	mov	r0, r8
   689fc:	mov	r1, sl
   68a00:	bl	13dc4 <fputs@plt+0x29dc>
   68a04:	sub	sp, fp, #28
   68a08:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   68a0c:	push	{r4, r5, fp, lr}
   68a10:	add	fp, sp, #8
   68a14:	sub	sp, sp, #8
   68a18:	mov	r4, r1
   68a1c:	mov	r5, r0
   68a20:	cmp	r2, #0
   68a24:	str	r2, [sp]
   68a28:	beq	68a3c <fputs@plt+0x57654>
   68a2c:	mov	r0, r2
   68a30:	bl	11220 <strlen@plt>
   68a34:	bic	r0, r0, #-1073741824	; 0xc0000000
   68a38:	b	68a40 <fputs@plt+0x57658>
   68a3c:	mov	r0, #0
   68a40:	str	r0, [sp, #4]
   68a44:	mov	r2, sp
   68a48:	mov	r0, r5
   68a4c:	mov	r1, r4
   68a50:	mov	r3, #0
   68a54:	bl	5c674 <fputs@plt+0x4b28c>
   68a58:	sub	sp, fp, #8
   68a5c:	pop	{r4, r5, fp, pc}
   68a60:	ldrb	r2, [r1]
   68a64:	cmp	r2, #153	; 0x99
   68a68:	bne	68a7c <fputs@plt+0x57694>
   68a6c:	ldrb	r0, [r0, #24]
   68a70:	ldrb	r2, [r1, #38]	; 0x26
   68a74:	add	r0, r2, r0
   68a78:	strb	r0, [r1, #38]	; 0x26
   68a7c:	mov	r0, #0
   68a80:	bx	lr
   68a84:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   68a88:	add	fp, sp, #28
   68a8c:	sub	sp, sp, #12
   68a90:	ldr	r6, [r0]
   68a94:	mov	r9, r2
   68a98:	mov	r8, r1
   68a9c:	ldr	r1, [r0, #496]	; 0x1f0
   68aa0:	mov	r4, r0
   68aa4:	mov	r7, r3
   68aa8:	ldr	r2, [r6, #16]
   68aac:	ldr	r5, [r6, #296]	; 0x128
   68ab0:	ldr	r0, [r6, #300]	; 0x12c
   68ab4:	ldr	sl, [r2, r3, lsl #4]
   68ab8:	str	r1, [sp, #4]
   68abc:	mov	r1, #20
   68ac0:	mov	r2, r8
   68ac4:	mov	r3, r9
   68ac8:	str	sl, [sp]
   68acc:	blx	r5
   68ad0:	mov	r5, r0
   68ad4:	cmp	r0, #1
   68ad8:	bne	68b08 <fputs@plt+0x57720>
   68adc:	cmp	r7, #0
   68ae0:	bne	68b2c <fputs@plt+0x57744>
   68ae4:	ldr	r0, [r6, #20]
   68ae8:	cmp	r0, #3
   68aec:	bge	68b2c <fputs@plt+0x57744>
   68af0:	movw	r1, #4048	; 0xfd0
   68af4:	mov	r0, r4
   68af8:	mov	r2, r8
   68afc:	mov	r3, r9
   68b00:	movt	r1, #9
   68b04:	b	68b44 <fputs@plt+0x5775c>
   68b08:	mvn	r0, #2
   68b0c:	tst	r5, r0
   68b10:	beq	68b50 <fputs@plt+0x57768>
   68b14:	movw	r1, #3083	; 0xc0b
   68b18:	mov	r0, r4
   68b1c:	movt	r1, #9
   68b20:	bl	1d2ec <fputs@plt+0xbf04>
   68b24:	mov	r0, #1
   68b28:	b	68b4c <fputs@plt+0x57764>
   68b2c:	movw	r1, #4015	; 0xfaf
   68b30:	str	r9, [sp]
   68b34:	mov	r0, r4
   68b38:	mov	r2, sl
   68b3c:	mov	r3, r8
   68b40:	movt	r1, #9
   68b44:	bl	1d2ec <fputs@plt+0xbf04>
   68b48:	mov	r0, #23
   68b4c:	str	r0, [r4, #12]
   68b50:	mov	r0, r5
   68b54:	sub	sp, fp, #28
   68b58:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   68b5c:	ldrb	r2, [r1]
   68b60:	orr	r2, r2, #2
   68b64:	cmp	r2, #154	; 0x9a
   68b68:	bne	68bc0 <fputs@plt+0x577d8>
   68b6c:	ldr	ip, [r0, #24]
   68b70:	ldr	r3, [ip]
   68b74:	cmp	r3, #0
   68b78:	beq	68ba8 <fputs@plt+0x577c0>
   68b7c:	ldr	r2, [r3]
   68b80:	cmp	r2, #1
   68b84:	blt	68ba8 <fputs@plt+0x577c0>
   68b88:	ldr	r1, [r1, #28]
   68b8c:	add	r3, r3, #52	; 0x34
   68b90:	ldr	r0, [r3]
   68b94:	cmp	r1, r0
   68b98:	beq	68bb0 <fputs@plt+0x577c8>
   68b9c:	add	r3, r3, #72	; 0x48
   68ba0:	subs	r2, r2, #1
   68ba4:	bne	68b90 <fputs@plt+0x577a8>
   68ba8:	add	r0, ip, #8
   68bac:	b	68bb4 <fputs@plt+0x577cc>
   68bb0:	add	r0, ip, #4
   68bb4:	ldr	r1, [r0]
   68bb8:	add	r1, r1, #1
   68bbc:	str	r1, [r0]
   68bc0:	mov	r0, #0
   68bc4:	bx	lr
   68bc8:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   68bcc:	add	fp, sp, #24
   68bd0:	sub	sp, sp, #32
   68bd4:	cmp	r1, #0
   68bd8:	beq	68d18 <fputs@plt+0x57930>
   68bdc:	ldr	r7, [r0]
   68be0:	mov	r5, r0
   68be4:	ldrb	r0, [r7, #69]	; 0x45
   68be8:	cmp	r0, #0
   68bec:	bne	68d18 <fputs@plt+0x57930>
   68bf0:	ldr	r0, [r1, #8]
   68bf4:	mov	r4, r1
   68bf8:	tst	r0, #64	; 0x40
   68bfc:	bne	68d18 <fputs@plt+0x57930>
   68c00:	vmov.i32	q8, #0	; 0x00000000
   68c04:	mov	r1, sp
   68c08:	movw	r8, #36592	; 0x8ef0
   68c0c:	mov	r6, r2
   68c10:	add	r1, r1, #8
   68c14:	movt	r8, #6
   68c18:	vst1.64	{d16-d17}, [r1]
   68c1c:	mov	r1, #0
   68c20:	str	r1, [sp, #24]
   68c24:	stm	sp, {r5, r8}
   68c28:	ldrb	r1, [r5, #22]
   68c2c:	cmp	r1, #0
   68c30:	beq	68c50 <fputs@plt+0x57868>
   68c34:	movw	r0, #36600	; 0x8ef8
   68c38:	mov	r1, r4
   68c3c:	movt	r0, #6
   68c40:	str	r0, [sp, #8]
   68c44:	mov	r0, sp
   68c48:	bl	649c0 <fputs@plt+0x535d8>
   68c4c:	ldr	r0, [r4, #8]
   68c50:	tst	r0, #512	; 0x200
   68c54:	movw	r1, #37028	; 0x90a4
   68c58:	movweq	r0, #40816	; 0x9f70
   68c5c:	movt	r1, #6
   68c60:	movteq	r0, #6
   68c64:	str	r1, [sp, #8]
   68c68:	mov	r1, r4
   68c6c:	streq	r0, [sp, #12]
   68c70:	mov	r0, sp
   68c74:	bl	649c0 <fputs@plt+0x535d8>
   68c78:	ldr	r0, [r5, #68]	; 0x44
   68c7c:	cmp	r0, #0
   68c80:	bne	68d18 <fputs@plt+0x57930>
   68c84:	ldrb	r0, [r7, #69]	; 0x45
   68c88:	cmp	r0, #0
   68c8c:	bne	68d18 <fputs@plt+0x57930>
   68c90:	mov	r0, #0
   68c94:	mov	r1, r4
   68c98:	str	r0, [sp, #16]
   68c9c:	str	r0, [sp, #12]
   68ca0:	str	r0, [sp, #20]
   68ca4:	movw	r0, #29760	; 0x7440
   68ca8:	movt	r0, #6
   68cac:	str	r0, [sp, #8]
   68cb0:	movw	r0, #28408	; 0x6ef8
   68cb4:	movt	r0, #6
   68cb8:	str	r0, [sp, #4]
   68cbc:	str	r6, [sp, #24]
   68cc0:	mov	r6, sp
   68cc4:	str	r5, [sp]
   68cc8:	mov	r0, r6
   68ccc:	bl	649c0 <fputs@plt+0x535d8>
   68cd0:	ldr	r0, [r5, #68]	; 0x44
   68cd4:	cmp	r0, #0
   68cd8:	bne	68d18 <fputs@plt+0x57930>
   68cdc:	ldrb	r0, [r7, #69]	; 0x45
   68ce0:	cmp	r0, #0
   68ce4:	bne	68d18 <fputs@plt+0x57930>
   68ce8:	vmov.i32	q8, #0	; 0x00000000
   68cec:	add	r0, r6, #8
   68cf0:	mov	r1, r4
   68cf4:	vst1.64	{d16-d17}, [r0]
   68cf8:	mov	r0, #0
   68cfc:	str	r0, [sp, #24]
   68d00:	movw	r0, #44288	; 0xad00
   68d04:	stm	sp, {r5, r8}
   68d08:	movt	r0, #6
   68d0c:	str	r0, [sp, #12]
   68d10:	mov	r0, r6
   68d14:	bl	649c0 <fputs@plt+0x535d8>
   68d18:	sub	sp, fp, #24
   68d1c:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   68d20:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   68d24:	add	fp, sp, #28
   68d28:	sub	sp, sp, #28
   68d2c:	cmp	r2, #0
   68d30:	str	r3, [sp, #16]
   68d34:	str	r1, [sp, #20]
   68d38:	beq	68ebc <fputs@plt+0x57ad4>
   68d3c:	str	r0, [sp, #12]
   68d40:	ldr	r0, [r0]
   68d44:	mov	r7, r2
   68d48:	str	r0, [sp, #8]
   68d4c:	ldr	r0, [r2]
   68d50:	cmp	r0, #1
   68d54:	blt	68ea4 <fputs@plt+0x57abc>
   68d58:	ldr	r0, [sp, #20]
   68d5c:	ldr	r9, [r7, #4]
   68d60:	mov	sl, #0
   68d64:	ldr	r0, [r0]
   68d68:	ldr	r0, [r0]
   68d6c:	str	r0, [sp, #4]
   68d70:	ldr	r8, [r9]
   68d74:	mov	r6, #0
   68d78:	cmp	r8, #0
   68d7c:	beq	68db8 <fputs@plt+0x579d0>
   68d80:	mov	r6, r8
   68d84:	ldr	r0, [r6, #4]
   68d88:	tst	r0, #4096	; 0x1000
   68d8c:	beq	68db8 <fputs@plt+0x579d0>
   68d90:	tst	r0, #262144	; 0x40000
   68d94:	bne	68da0 <fputs@plt+0x579b8>
   68d98:	add	r0, r6, #12
   68d9c:	b	68da8 <fputs@plt+0x579c0>
   68da0:	ldr	r0, [r6, #20]
   68da4:	ldr	r0, [r0, #4]
   68da8:	ldr	r6, [r0]
   68dac:	cmp	r6, #0
   68db0:	bne	68d84 <fputs@plt+0x5799c>
   68db4:	mov	r6, #0
   68db8:	ldr	r0, [sp, #16]
   68dbc:	ldrb	r0, [r0]
   68dc0:	cmp	r0, #71	; 0x47
   68dc4:	beq	68de4 <fputs@plt+0x579fc>
   68dc8:	ldr	r0, [sp, #20]
   68dcc:	mov	r1, r6
   68dd0:	ldr	r0, [r0]
   68dd4:	bl	6b02c <fputs@plt+0x59c44>
   68dd8:	cmp	r0, #1
   68ddc:	str	r0, [sp, #24]
   68de0:	bge	68e0c <fputs@plt+0x57a24>
   68de4:	mov	r0, r6
   68de8:	add	r1, sp, #24
   68dec:	bl	6575c <fputs@plt+0x54374>
   68df0:	cmp	r0, #0
   68df4:	beq	68e28 <fputs@plt+0x57a40>
   68df8:	ldr	r0, [sp, #24]
   68dfc:	movw	r2, #65535	; 0xffff
   68e00:	sub	r1, r0, #1
   68e04:	cmp	r1, r2
   68e08:	bcs	68ec4 <fputs@plt+0x57adc>
   68e0c:	strh	r0, [r9, #16]
   68e10:	ldr	r0, [r7]
   68e14:	add	sl, sl, #1
   68e18:	add	r9, r9, #20
   68e1c:	cmp	sl, r0
   68e20:	blt	68d70 <fputs@plt+0x57988>
   68e24:	b	68ea4 <fputs@plt+0x57abc>
   68e28:	mov	r0, #0
   68e2c:	mov	r1, r8
   68e30:	strh	r0, [r9, #16]
   68e34:	ldr	r0, [sp, #12]
   68e38:	bl	66d7c <fputs@plt+0x55994>
   68e3c:	cmp	r0, #0
   68e40:	bne	68ee4 <fputs@plt+0x57afc>
   68e44:	ldr	r0, [sp, #20]
   68e48:	ldr	r6, [r0]
   68e4c:	ldr	r0, [r6]
   68e50:	cmp	r0, #1
   68e54:	blt	68e10 <fputs@plt+0x57a28>
   68e58:	mov	r4, #0
   68e5c:	mov	r5, #0
   68e60:	ldr	r0, [r6, #4]
   68e64:	mvn	r2, #0
   68e68:	ldr	r1, [r0, r4]
   68e6c:	mov	r0, r8
   68e70:	bl	645e0 <fputs@plt+0x531f8>
   68e74:	cmp	r0, #0
   68e78:	bne	68e8c <fputs@plt+0x57aa4>
   68e7c:	add	r0, r5, #1
   68e80:	strh	r0, [r9, #16]
   68e84:	ldr	r0, [sp, #20]
   68e88:	ldr	r6, [r0]
   68e8c:	ldr	r0, [r6]
   68e90:	add	r5, r5, #1
   68e94:	add	r4, r4, #20
   68e98:	cmp	r5, r0
   68e9c:	blt	68e60 <fputs@plt+0x57a78>
   68ea0:	b	68e10 <fputs@plt+0x57a28>
   68ea4:	ldr	r0, [sp, #8]
   68ea8:	ldr	r1, [sp, #20]
   68eac:	ldr	r3, [sp, #16]
   68eb0:	mov	r2, r7
   68eb4:	bl	6b0a0 <fputs@plt+0x59cb8>
   68eb8:	b	68ee8 <fputs@plt+0x57b00>
   68ebc:	mov	r0, #0
   68ec0:	b	68ee8 <fputs@plt+0x57b00>
   68ec4:	ldr	r0, [sp, #4]
   68ec8:	ldr	r3, [sp, #16]
   68ecc:	movw	r1, #4822	; 0x12d6
   68ed0:	add	r2, sl, #1
   68ed4:	movt	r1, #9
   68ed8:	str	r0, [sp]
   68edc:	ldr	r0, [sp, #8]
   68ee0:	bl	1d2ec <fputs@plt+0xbf04>
   68ee4:	mov	r0, #1
   68ee8:	sub	sp, fp, #28
   68eec:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   68ef0:	mov	r0, #0
   68ef4:	bx	lr
   68ef8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   68efc:	add	fp, sp, #28
   68f00:	sub	sp, sp, #36	; 0x24
   68f04:	mov	r4, r1
   68f08:	ldr	r1, [r1, #48]	; 0x30
   68f0c:	mov	r5, #0
   68f10:	cmp	r1, #0
   68f14:	beq	69098 <fputs@plt+0x57cb0>
   68f18:	ldr	r1, [r4, #44]	; 0x2c
   68f1c:	cmp	r1, #0
   68f20:	beq	69098 <fputs@plt+0x57cb0>
   68f24:	mov	r2, r4
   68f28:	ldrb	r3, [r2, #4]
   68f2c:	cmp	r3, #119	; 0x77
   68f30:	cmpne	r3, #116	; 0x74
   68f34:	bne	68f48 <fputs@plt+0x57b60>
   68f38:	ldr	r2, [r2, #48]	; 0x30
   68f3c:	cmp	r2, #0
   68f40:	bne	68f28 <fputs@plt+0x57b40>
   68f44:	b	69098 <fputs@plt+0x57cb0>
   68f48:	ldr	r3, [r1]
   68f4c:	ldr	r1, [r1, #4]
   68f50:	add	r2, r3, r3, lsl #2
   68f54:	add	r1, r1, r2, lsl #2
   68f58:	sub	r2, r1, #20
   68f5c:	add	r1, r3, #1
   68f60:	sub	r1, r1, #1
   68f64:	cmp	r1, #1
   68f68:	blt	69098 <fputs@plt+0x57cb0>
   68f6c:	sub	r3, r2, #20
   68f70:	ldr	r2, [r2]
   68f74:	ldrb	r2, [r2, #5]
   68f78:	tst	r2, #1
   68f7c:	mov	r2, r3
   68f80:	beq	68f60 <fputs@plt+0x57b78>
   68f84:	ldr	r8, [r0]
   68f88:	ldr	r9, [r8]
   68f8c:	cmp	r9, #0
   68f90:	beq	68fa8 <fputs@plt+0x57bc0>
   68f94:	mov	r0, r9
   68f98:	mov	r2, #68	; 0x44
   68f9c:	mov	r3, #0
   68fa0:	bl	238e0 <fputs@plt+0x124f8>
   68fa4:	b	68fb4 <fputs@plt+0x57bcc>
   68fa8:	mov	r0, #68	; 0x44
   68fac:	mov	r1, #0
   68fb0:	bl	1438c <fputs@plt+0x2fa4>
   68fb4:	mov	r6, r0
   68fb8:	mov	r5, #2
   68fbc:	cmp	r0, #0
   68fc0:	beq	69098 <fputs@plt+0x57cb0>
   68fc4:	mov	r0, r6
   68fc8:	mov	r1, #0
   68fcc:	mov	r2, #68	; 0x44
   68fd0:	mov	sl, #0
   68fd4:	bl	1119c <memset@plt>
   68fd8:	add	r0, sp, #16
   68fdc:	mov	r1, #0
   68fe0:	mov	r2, #0
   68fe4:	mov	r3, #0
   68fe8:	str	sl, [sp, #20]
   68fec:	str	sl, [sp, #16]
   68ff0:	stm	sp, {r0, r6, sl}
   68ff4:	mov	r0, r8
   68ff8:	str	sl, [sp, #12]
   68ffc:	bl	571c0 <fputs@plt+0x45dd8>
   69000:	cmp	r0, #0
   69004:	beq	69098 <fputs@plt+0x57cb0>
   69008:	mov	r7, r0
   6900c:	mov	r0, r6
   69010:	mov	r1, r4
   69014:	mov	r2, #68	; 0x44
   69018:	bl	11244 <memcpy@plt>
   6901c:	add	r2, sp, #28
   69020:	mov	r0, r9
   69024:	mov	r1, #158	; 0x9e
   69028:	mov	r3, #0
   6902c:	str	r7, [r4, #28]
   69030:	str	sl, [sp, #32]
   69034:	str	sl, [sp, #28]
   69038:	bl	66b48 <fputs@plt+0x55760>
   6903c:	mov	r2, r0
   69040:	mov	r0, r8
   69044:	mov	r1, #0
   69048:	bl	57450 <fputs@plt+0x46068>
   6904c:	mov	r1, #119	; 0x77
   69050:	str	sl, [r4, #32]
   69054:	mov	r5, #0
   69058:	strb	r1, [r4, #4]
   6905c:	str	r0, [r4]
   69060:	str	sl, [r6, #36]	; 0x24
   69064:	str	sl, [r6, #40]	; 0x28
   69068:	str	sl, [r6, #44]	; 0x2c
   6906c:	str	sl, [r4, #64]	; 0x40
   69070:	str	sl, [r4, #48]	; 0x30
   69074:	str	sl, [r4, #52]	; 0x34
   69078:	ldr	r0, [r4, #8]
   6907c:	orr	r0, r0, #32768	; 0x8000
   69080:	bic	r0, r0, #128	; 0x80
   69084:	str	r0, [r4, #8]
   69088:	ldr	r0, [r6, #48]	; 0x30
   6908c:	str	r6, [r0, #52]	; 0x34
   69090:	str	sl, [r6, #56]	; 0x38
   69094:	str	sl, [r6, #60]	; 0x3c
   69098:	mov	r0, r5
   6909c:	sub	sp, fp, #28
   690a0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   690a4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   690a8:	add	fp, sp, #28
   690ac:	sub	sp, sp, #108	; 0x6c
   690b0:	ldr	r2, [r0]
   690b4:	ldr	r3, [r1, #8]
   690b8:	mov	r9, r0
   690bc:	ldr	r8, [r2]
   690c0:	orr	r0, r3, #32
   690c4:	str	r0, [r1, #8]
   690c8:	ldrb	r0, [r8, #69]	; 0x45
   690cc:	cmp	r0, #0
   690d0:	beq	690e0 <fputs@plt+0x57cf8>
   690d4:	mov	r0, #2
   690d8:	sub	sp, fp, #28
   690dc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   690e0:	mov	r0, #1
   690e4:	tst	r3, #32
   690e8:	bne	690d8 <fputs@plt+0x57cf0>
   690ec:	ldr	r3, [r1, #28]
   690f0:	cmp	r3, #0
   690f4:	str	r3, [sp, #44]	; 0x2c
   690f8:	beq	690d8 <fputs@plt+0x57cf0>
   690fc:	ldr	r0, [r1]
   69100:	movw	r3, #40816	; 0x9f70
   69104:	movt	r3, #6
   69108:	str	r0, [sp, #28]
   6910c:	ldr	r0, [r9, #12]
   69110:	cmp	r0, r3
   69114:	bne	69140 <fputs@plt+0x57d58>
   69118:	mov	r3, r1
   6911c:	mov	r0, r3
   69120:	ldr	r3, [r3, #52]	; 0x34
   69124:	cmp	r3, #0
   69128:	bne	6911c <fputs@plt+0x57d34>
   6912c:	ldr	r0, [r0, #64]	; 0x40
   69130:	cmp	r0, #0
   69134:	ldrne	r3, [r2, #536]	; 0x218
   69138:	strne	r3, [r0, #4]
   6913c:	strne	r0, [r2, #536]	; 0x218
   69140:	ldr	r4, [sp, #44]	; 0x2c
   69144:	str	r1, [fp, #-52]	; 0xffffffcc
   69148:	mov	r0, r2
   6914c:	str	r2, [sp, #60]	; 0x3c
   69150:	mov	r1, r4
   69154:	bl	69f98 <fputs@plt+0x58bb0>
   69158:	ldr	r0, [r4], #8
   6915c:	str	r8, [fp, #-56]	; 0xffffffc8
   69160:	str	r4, [sp, #24]
   69164:	cmp	r0, #1
   69168:	blt	69618 <fputs@plt+0x58230>
   6916c:	ldr	r6, [sp, #24]
   69170:	mov	r7, #0
   69174:	str	r9, [fp, #-64]	; 0xffffffc0
   69178:	ldrb	r4, [r6, #37]	; 0x25
   6917c:	tst	r4, #32
   69180:	bne	69608 <fputs@plt+0x58220>
   69184:	ldr	r0, [r6, #4]
   69188:	cmp	r0, #0
   6918c:	bne	6946c <fputs@plt+0x58084>
   69190:	ldr	r0, [r9]
   69194:	str	r0, [fp, #-48]	; 0xffffffd0
   69198:	ldr	r0, [r0, #536]	; 0x218
   6919c:	cmp	r0, #0
   691a0:	str	r0, [fp, #-40]	; 0xffffffd8
   691a4:	ldrne	r5, [r6, #8]
   691a8:	cmpne	r5, #0
   691ac:	beq	6946c <fputs@plt+0x58084>
   691b0:	ldr	r0, [fp, #-48]	; 0xffffffd0
   691b4:	str	r6, [fp, #-44]	; 0xffffffd4
   691b8:	str	r7, [fp, #-60]	; 0xffffffc4
   691bc:	ldr	r0, [r0]
   691c0:	str	r0, [sp, #68]	; 0x44
   691c4:	ldr	r7, [fp, #-40]	; 0xffffffd8
   691c8:	ldr	r9, [r7]
   691cc:	cmp	r9, #1
   691d0:	blt	69200 <fputs@plt+0x57e18>
   691d4:	mov	sl, #0
   691d8:	add	r8, r7, sl, lsl #4
   691dc:	mov	r0, r5
   691e0:	ldr	r6, [r8, #8]
   691e4:	mov	r1, r6
   691e8:	bl	1606c <fputs@plt+0x4c84>
   691ec:	cmp	r0, #0
   691f0:	beq	69224 <fputs@plt+0x57e3c>
   691f4:	add	sl, sl, #1
   691f8:	cmp	r9, sl
   691fc:	bne	691d8 <fputs@plt+0x57df0>
   69200:	ldr	r7, [r7, #4]
   69204:	ldr	r8, [fp, #-56]	; 0xffffffc8
   69208:	ldr	r9, [fp, #-64]	; 0xffffffc0
   6920c:	ldr	r6, [fp, #-44]	; 0xffffffd4
   69210:	str	r7, [fp, #-40]	; 0xffffffd8
   69214:	cmp	r7, #0
   69218:	ldr	r7, [fp, #-60]	; 0xffffffc4
   6921c:	bne	691c4 <fputs@plt+0x57ddc>
   69220:	b	6946c <fputs@plt+0x58084>
   69224:	ldr	r1, [r8, #20]
   69228:	cmp	r1, #0
   6922c:	bne	69ef8 <fputs@plt+0x58b10>
   69230:	tst	r4, #4
   69234:	bne	69f04 <fputs@plt+0x58b1c>
   69238:	ldr	r4, [sp, #68]	; 0x44
   6923c:	cmp	r4, #0
   69240:	beq	69258 <fputs@plt+0x57e70>
   69244:	mov	r0, r4
   69248:	mov	r2, #72	; 0x48
   6924c:	mov	r3, #0
   69250:	bl	238e0 <fputs@plt+0x124f8>
   69254:	b	69264 <fputs@plt+0x57e7c>
   69258:	mov	r0, #72	; 0x48
   6925c:	mov	r1, #0
   69260:	bl	1438c <fputs@plt+0x2fa4>
   69264:	ldr	r9, [fp, #-64]	; 0xffffffc0
   69268:	ldr	r6, [fp, #-44]	; 0xffffffd4
   6926c:	mov	sl, r0
   69270:	cmp	r0, #0
   69274:	beq	69eec <fputs@plt+0x58b04>
   69278:	mov	r0, sl
   6927c:	mov	r1, #0
   69280:	mov	r2, #72	; 0x48
   69284:	bl	1119c <memset@plt>
   69288:	mov	r0, #1
   6928c:	str	sl, [r6, #16]
   69290:	strh	r0, [sl, #36]	; 0x24
   69294:	mov	r0, r4
   69298:	ldr	r1, [r8, #8]
   6929c:	bl	1b71c <fputs@plt+0xa334>
   692a0:	mov	r1, #200	; 0xc8
   692a4:	mov	r2, #0
   692a8:	strh	r1, [sl, #38]	; 0x26
   692ac:	movw	r1, #65535	; 0xffff
   692b0:	strh	r1, [sl, #32]
   692b4:	str	r0, [sl]
   692b8:	ldrb	r0, [sl, #42]	; 0x2a
   692bc:	orr	r0, r0, #66	; 0x42
   692c0:	strb	r0, [sl, #42]	; 0x2a
   692c4:	mov	r0, r4
   692c8:	ldr	r1, [r8, #16]
   692cc:	bl	64f58 <fputs@plt+0x53b70>
   692d0:	str	r0, [r6, #20]
   692d4:	ldrb	r1, [r4, #69]	; 0x45
   692d8:	cmp	r1, #0
   692dc:	bne	690d4 <fputs@plt+0x57cec>
   692e0:	str	r0, [sp, #68]	; 0x44
   692e4:	ldrb	r0, [r0, #4]
   692e8:	sub	r0, r0, #115	; 0x73
   692ec:	uxtb	r0, r0
   692f0:	cmp	r0, #1
   692f4:	str	r0, [sp, #64]	; 0x40
   692f8:	bhi	6937c <fputs@plt+0x57f94>
   692fc:	ldr	r0, [sp, #68]	; 0x44
   69300:	ldr	r0, [r0, #28]
   69304:	ldr	r5, [r0]
   69308:	cmp	r5, #1
   6930c:	blt	6937c <fputs@plt+0x57f94>
   69310:	add	r7, r0, #45	; 0x2d
   69314:	ldr	r0, [r7, #-33]	; 0xffffffdf
   69318:	cmp	r0, #0
   6931c:	beq	69330 <fputs@plt+0x57f48>
   69320:	subs	r5, r5, #1
   69324:	add	r7, r7, #72	; 0x48
   69328:	bne	69314 <fputs@plt+0x57f2c>
   6932c:	b	6937c <fputs@plt+0x57f94>
   69330:	ldr	r0, [r7, #-29]	; 0xffffffe3
   69334:	cmp	r0, #0
   69338:	beq	69320 <fputs@plt+0x57f38>
   6933c:	ldr	r1, [r8, #8]
   69340:	bl	1606c <fputs@plt+0x4c84>
   69344:	cmp	r0, #0
   69348:	bne	69320 <fputs@plt+0x57f38>
   6934c:	str	sl, [r7, #-21]	; 0xffffffeb
   69350:	ldr	r1, [sp, #68]	; 0x44
   69354:	ldrb	r0, [r7]
   69358:	orr	r0, r0, #32
   6935c:	strb	r0, [r7]
   69360:	ldrh	r0, [sl, #36]	; 0x24
   69364:	add	r0, r0, #1
   69368:	strh	r0, [sl, #36]	; 0x24
   6936c:	ldr	r0, [r1, #8]
   69370:	orr	r0, r0, #8192	; 0x2000
   69374:	str	r0, [r1, #8]
   69378:	b	69320 <fputs@plt+0x57f38>
   6937c:	ldrh	r0, [sl, #36]	; 0x24
   69380:	cmp	r0, #3
   69384:	bcs	69f28 <fputs@plt+0x58b40>
   69388:	movw	r0, #4441	; 0x1159
   6938c:	ldr	r4, [fp, #-48]	; 0xffffffd0
   69390:	ldr	r5, [fp, #-40]	; 0xffffffd8
   69394:	ldr	r7, [sp, #68]	; 0x44
   69398:	movt	r0, #9
   6939c:	str	r0, [r8, #20]
   693a0:	ldr	r0, [r4, #536]	; 0x218
   693a4:	str	r5, [r4, #536]	; 0x218
   693a8:	mov	r1, r7
   693ac:	str	r0, [sp, #56]	; 0x38
   693b0:	ldr	r0, [sp, #64]	; 0x40
   693b4:	cmp	r0, #1
   693b8:	mov	r0, r9
   693bc:	ldrls	r1, [r7, #48]	; 0x30
   693c0:	bl	649c0 <fputs@plt+0x535d8>
   693c4:	mov	r1, r7
   693c8:	str	r5, [r4, #536]	; 0x218
   693cc:	mov	r0, r1
   693d0:	ldr	r1, [r1, #48]	; 0x30
   693d4:	cmp	r1, #0
   693d8:	bne	693cc <fputs@plt+0x57fe4>
   693dc:	ldr	r1, [r8, #12]
   693e0:	ldr	r2, [r0]
   693e4:	cmp	r1, #0
   693e8:	beq	69408 <fputs@plt+0x58020>
   693ec:	cmp	r2, #0
   693f0:	beq	6940c <fputs@plt+0x58024>
   693f4:	ldr	r0, [r1]
   693f8:	ldr	r3, [r2]
   693fc:	cmp	r3, r0
   69400:	beq	6940c <fputs@plt+0x58024>
   69404:	b	69f40 <fputs@plt+0x58b58>
   69408:	mov	r1, r2
   6940c:	add	r2, sl, #34	; 0x22
   69410:	add	r3, sl, #4
   69414:	mov	r0, r4
   69418:	bl	6a010 <fputs@plt+0x58c28>
   6941c:	ldr	r0, [sp, #64]	; 0x40
   69420:	cmp	r0, #1
   69424:	bhi	69454 <fputs@plt+0x5806c>
   69428:	ldr	r0, [r7, #8]
   6942c:	movw	r1, #4536	; 0x11b8
   69430:	movt	r1, #9
   69434:	tst	r0, #8192	; 0x2000
   69438:	movw	r0, #4502	; 0x1196
   6943c:	movt	r0, #9
   69440:	moveq	r0, r1
   69444:	mov	r1, r7
   69448:	str	r0, [r8, #20]
   6944c:	mov	r0, r9
   69450:	bl	649c0 <fputs@plt+0x535d8>
   69454:	mov	r0, #0
   69458:	ldr	r7, [fp, #-60]	; 0xffffffc4
   6945c:	str	r0, [r8, #20]
   69460:	ldr	r0, [sp, #56]	; 0x38
   69464:	ldr	r8, [fp, #-56]	; 0xffffffc8
   69468:	str	r0, [r4, #536]	; 0x218
   6946c:	ldr	r0, [r6, #16]
   69470:	ldr	sl, [sp, #60]	; 0x3c
   69474:	cmp	r0, #0
   69478:	bne	695ec <fputs@plt+0x58204>
   6947c:	ldr	r0, [r6, #8]
   69480:	cmp	r0, #0
   69484:	beq	6952c <fputs@plt+0x58144>
   69488:	mov	r0, sl
   6948c:	mov	r1, #0
   69490:	mov	r2, r6
   69494:	bl	6a37c <fputs@plt+0x58f94>
   69498:	cmp	r0, #0
   6949c:	str	r0, [r6, #16]
   694a0:	beq	690d4 <fputs@plt+0x57cec>
   694a4:	mov	r4, r0
   694a8:	ldrh	r0, [r0, #36]	; 0x24
   694ac:	movw	r1, #65535	; 0xffff
   694b0:	cmp	r0, r1
   694b4:	beq	69ed8 <fputs@plt+0x58af0>
   694b8:	add	r0, r0, #1
   694bc:	strh	r0, [r4, #36]	; 0x24
   694c0:	ldrb	r0, [r4, #42]	; 0x2a
   694c4:	tst	r0, #16
   694c8:	bne	694e4 <fputs@plt+0x580fc>
   694cc:	ldrb	r0, [r6, #37]	; 0x25
   694d0:	tst	r0, #4
   694d4:	bne	69f14 <fputs@plt+0x58b2c>
   694d8:	ldr	r0, [r4, #12]
   694dc:	cmp	r0, #0
   694e0:	beq	695ec <fputs@plt+0x58204>
   694e4:	mov	r0, sl
   694e8:	mov	r1, r4
   694ec:	bl	6a3ec <fputs@plt+0x59004>
   694f0:	cmp	r0, #0
   694f4:	bne	690d4 <fputs@plt+0x57cec>
   694f8:	ldr	r1, [r4, #12]
   694fc:	mov	r0, r8
   69500:	mov	r2, #0
   69504:	bl	64f58 <fputs@plt+0x53b70>
   69508:	str	r0, [r6, #20]
   6950c:	mov	r1, r0
   69510:	movw	r0, #65535	; 0xffff
   69514:	ldrh	r5, [r4, #34]	; 0x22
   69518:	strh	r0, [r4, #34]	; 0x22
   6951c:	mov	r0, r9
   69520:	bl	649c0 <fputs@plt+0x535d8>
   69524:	strh	r5, [r4, #34]	; 0x22
   69528:	b	695ec <fputs@plt+0x58204>
   6952c:	ldr	r4, [r6, #20]
   69530:	mov	r0, r9
   69534:	mov	r1, r4
   69538:	bl	649c0 <fputs@plt+0x535d8>
   6953c:	cmp	r0, #0
   69540:	bne	690d4 <fputs@plt+0x57cec>
   69544:	cmp	r8, #0
   69548:	beq	69560 <fputs@plt+0x58178>
   6954c:	mov	r0, r8
   69550:	mov	r2, #72	; 0x48
   69554:	mov	r3, #0
   69558:	bl	238e0 <fputs@plt+0x124f8>
   6955c:	b	6956c <fputs@plt+0x58184>
   69560:	mov	r0, #72	; 0x48
   69564:	mov	r1, #0
   69568:	bl	1438c <fputs@plt+0x2fa4>
   6956c:	mov	r5, r0
   69570:	cmp	r0, #0
   69574:	beq	69eec <fputs@plt+0x58b04>
   69578:	mov	r0, r5
   6957c:	mov	r1, #0
   69580:	mov	r2, #72	; 0x48
   69584:	bl	1119c <memset@plt>
   69588:	movw	r1, #4277	; 0x10b5
   6958c:	mov	r0, #1
   69590:	str	r5, [r6, #16]
   69594:	mov	r2, r5
   69598:	movt	r1, #9
   6959c:	strh	r0, [r5, #36]	; 0x24
   695a0:	mov	r0, r8
   695a4:	bl	1d370 <fputs@plt+0xbf88>
   695a8:	str	r0, [r5]
   695ac:	mov	r0, r4
   695b0:	ldr	r4, [r4, #48]	; 0x30
   695b4:	cmp	r4, #0
   695b8:	bne	695ac <fputs@plt+0x581c4>
   695bc:	ldr	r1, [r0]
   695c0:	add	r2, r5, #34	; 0x22
   695c4:	add	r3, r5, #4
   695c8:	mov	r0, sl
   695cc:	bl	6a010 <fputs@plt+0x58c28>
   695d0:	mov	r0, #200	; 0xc8
   695d4:	strh	r0, [r5, #38]	; 0x26
   695d8:	movw	r0, #65535	; 0xffff
   695dc:	strh	r0, [r5, #32]
   695e0:	ldrb	r0, [r5, #42]	; 0x2a
   695e4:	orr	r0, r0, #2
   695e8:	strb	r0, [r5, #42]	; 0x2a
   695ec:	mov	r0, sl
   695f0:	mov	r1, r6
   695f4:	bl	6a62c <fputs@plt+0x59244>
   695f8:	cmp	r0, #0
   695fc:	bne	690d4 <fputs@plt+0x57cec>
   69600:	ldr	r0, [sp, #44]	; 0x2c
   69604:	ldr	r0, [r0]
   69608:	add	r7, r7, #1
   6960c:	add	r6, r6, #72	; 0x48
   69610:	cmp	r7, r0
   69614:	blt	69178 <fputs@plt+0x57d90>
   69618:	ldrb	r0, [r8, #69]	; 0x45
   6961c:	cmp	r0, #0
   69620:	bne	690d4 <fputs@plt+0x57cec>
   69624:	ldr	r0, [fp, #-52]	; 0xffffffcc
   69628:	ldr	r7, [r0, #28]
   6962c:	ldr	r0, [r7]
   69630:	cmp	r0, #2
   69634:	blt	6988c <fputs@plt+0x584a4>
   69638:	ldr	r0, [fp, #-52]	; 0xffffffcc
   6963c:	add	r5, r7, #8
   69640:	add	r6, r7, #80	; 0x50
   69644:	mov	r4, #0
   69648:	add	r0, r0, #32
   6964c:	str	r0, [fp, #-44]	; 0xffffffd4
   69650:	ldr	r0, [r5, #16]
   69654:	cmp	r0, #0
   69658:	ldrne	r0, [r6, #16]
   6965c:	strne	r0, [fp, #-40]	; 0xffffffd8
   69660:	cmpne	r0, #0
   69664:	bne	69688 <fputs@plt+0x582a0>
   69668:	ldr	r0, [r7]
   6966c:	add	r4, r4, #1
   69670:	add	r5, r5, #72	; 0x48
   69674:	add	r6, r6, #72	; 0x48
   69678:	sub	r0, r0, #1
   6967c:	cmp	r4, r0
   69680:	blt	69650 <fputs@plt+0x58268>
   69684:	b	6988c <fputs@plt+0x584a4>
   69688:	ldrb	r1, [r6, #36]	; 0x24
   6968c:	str	r4, [fp, #-64]	; 0xffffffc0
   69690:	str	r5, [sp, #68]	; 0x44
   69694:	str	r6, [fp, #-60]	; 0xffffffc4
   69698:	ubfx	r0, r1, #5, #1
   6969c:	tst	r1, #4
   696a0:	str	r1, [sp, #64]	; 0x40
   696a4:	str	r0, [fp, #-48]	; 0xffffffd0
   696a8:	beq	69760 <fputs@plt+0x58378>
   696ac:	ldr	r1, [fp, #-60]	; 0xffffffc4
   696b0:	ldr	r0, [r1, #48]	; 0x30
   696b4:	cmp	r0, #0
   696b8:	ldreq	r0, [r1, #52]	; 0x34
   696bc:	cmpeq	r0, #0
   696c0:	bne	69ec4 <fputs@plt+0x58adc>
   696c4:	ldr	r0, [fp, #-40]	; 0xffffffd8
   696c8:	ldrsh	r9, [r0, #34]	; 0x22
   696cc:	cmp	r9, #1
   696d0:	blt	69760 <fputs@plt+0x58378>
   696d4:	ldr	r0, [fp, #-64]	; 0xffffffc0
   696d8:	mov	sl, #0
   696dc:	add	r6, r0, #1
   696e0:	ldr	r0, [fp, #-40]	; 0xffffffd8
   696e4:	mov	r8, #24
   696e8:	mov	r4, #0
   696ec:	ldr	r0, [r0, #4]
   696f0:	ldr	r5, [r0, sl, lsl #4]
   696f4:	ldr	r0, [r7, r8]
   696f8:	mov	r1, r5
   696fc:	bl	6a93c <fputs@plt+0x59554>
   69700:	cmn	r0, #1
   69704:	bgt	6971c <fputs@plt+0x58334>
   69708:	add	r4, r4, #1
   6970c:	add	r8, r8, #72	; 0x48
   69710:	cmp	r6, r4
   69714:	bne	696f4 <fputs@plt+0x5830c>
   69718:	b	6974c <fputs@plt+0x58364>
   6971c:	mov	r3, r0
   69720:	ldr	r0, [fp, #-48]	; 0xffffffd0
   69724:	stm	sp, {r6, sl}
   69728:	mov	r1, r7
   6972c:	mov	r2, r4
   69730:	str	r0, [sp, #8]
   69734:	ldr	r0, [fp, #-44]	; 0xffffffd4
   69738:	str	r0, [sp, #12]
   6973c:	ldr	r0, [sp, #60]	; 0x3c
   69740:	bl	6a710 <fputs@plt+0x59328>
   69744:	ldr	r0, [fp, #-40]	; 0xffffffd8
   69748:	ldrh	r9, [r0, #34]	; 0x22
   6974c:	ldr	r8, [fp, #-56]	; 0xffffffc8
   69750:	sxth	r0, r9
   69754:	add	sl, sl, #1
   69758:	cmp	sl, r0
   6975c:	blt	696e0 <fputs@plt+0x582f8>
   69760:	ldr	r6, [fp, #-60]	; 0xffffffc4
   69764:	ldr	r5, [sp, #68]	; 0x44
   69768:	ldr	r4, [fp, #-64]	; 0xffffffc0
   6976c:	ldr	r2, [r6, #48]	; 0x30
   69770:	cmp	r2, #0
   69774:	beq	697c0 <fputs@plt+0x583d8>
   69778:	ldr	r0, [r6, #52]	; 0x34
   6977c:	cmp	r0, #0
   69780:	bne	69f64 <fputs@plt+0x58b7c>
   69784:	ldr	r0, [sp, #64]	; 0x40
   69788:	ands	r0, r0, #32
   6978c:	beq	697a0 <fputs@plt+0x583b8>
   69790:	ldr	r1, [r6, #44]	; 0x2c
   69794:	mov	r0, r2
   69798:	bl	6a7ac <fputs@plt+0x593c4>
   6979c:	ldr	r2, [r6, #48]	; 0x30
   697a0:	ldr	r0, [sp, #60]	; 0x3c
   697a4:	ldr	r9, [fp, #-44]	; 0xffffffd4
   697a8:	ldr	r1, [r9]
   697ac:	ldr	r0, [r0]
   697b0:	bl	6a844 <fputs@plt+0x5945c>
   697b4:	str	r0, [r9]
   697b8:	mov	r0, #0
   697bc:	str	r0, [r6, #48]	; 0x30
   697c0:	ldr	r1, [r6, #52]	; 0x34
   697c4:	cmp	r1, #0
   697c8:	beq	69668 <fputs@plt+0x58280>
   697cc:	ldr	r0, [r1, #4]
   697d0:	cmp	r0, #1
   697d4:	blt	69668 <fputs@plt+0x58280>
   697d8:	add	sl, r4, #1
   697dc:	mov	r2, #0
   697e0:	str	r1, [sp, #56]	; 0x38
   697e4:	ldr	r0, [r1]
   697e8:	str	r2, [sp, #64]	; 0x40
   697ec:	ldr	r4, [r0, r2, lsl #3]
   697f0:	ldr	r0, [fp, #-40]	; 0xffffffd8
   697f4:	mov	r1, r4
   697f8:	bl	6a93c <fputs@plt+0x59554>
   697fc:	cmp	r0, #0
   69800:	bmi	698f4 <fputs@plt+0x5850c>
   69804:	mov	r9, r0
   69808:	mov	r5, #0
   6980c:	mov	r6, #24
   69810:	ldr	r0, [r7, r6]
   69814:	mov	r1, r4
   69818:	bl	6a93c <fputs@plt+0x59554>
   6981c:	cmn	r0, #1
   69820:	bgt	69838 <fputs@plt+0x58450>
   69824:	add	r5, r5, #1
   69828:	add	r6, r6, #72	; 0x48
   6982c:	cmp	sl, r5
   69830:	bne	69810 <fputs@plt+0x58428>
   69834:	b	698f4 <fputs@plt+0x5850c>
   69838:	mov	r3, r0
   6983c:	ldr	r0, [fp, #-48]	; 0xffffffd0
   69840:	mov	r1, r7
   69844:	mov	r2, r5
   69848:	str	sl, [sp]
   6984c:	str	r9, [sp, #4]
   69850:	str	r0, [sp, #8]
   69854:	ldr	r0, [fp, #-44]	; 0xffffffd4
   69858:	str	r0, [sp, #12]
   6985c:	ldr	r0, [sp, #60]	; 0x3c
   69860:	bl	6a710 <fputs@plt+0x59328>
   69864:	ldr	r1, [sp, #56]	; 0x38
   69868:	ldr	r2, [sp, #64]	; 0x40
   6986c:	ldr	r5, [sp, #68]	; 0x44
   69870:	ldr	r6, [fp, #-60]	; 0xffffffc4
   69874:	ldr	r4, [fp, #-64]	; 0xffffffc0
   69878:	ldr	r0, [r1, #4]
   6987c:	add	r2, r2, #1
   69880:	cmp	r2, r0
   69884:	blt	697e4 <fputs@plt+0x583fc>
   69888:	b	69668 <fputs@plt+0x58280>
   6988c:	ldr	r0, [sp, #28]
   69890:	ldr	r0, [r0]
   69894:	cmp	r0, #1
   69898:	blt	698e8 <fputs@plt+0x58500>
   6989c:	ldr	r1, [sp, #28]
   698a0:	ldr	r9, [r1, #4]
   698a4:	mov	r1, #0
   698a8:	mov	r2, r9
   698ac:	ldr	r3, [r2]
   698b0:	ldrb	r7, [r3]
   698b4:	cmp	r7, #122	; 0x7a
   698b8:	beq	698c8 <fputs@plt+0x584e0>
   698bc:	cmp	r7, #158	; 0x9e
   698c0:	bne	698d8 <fputs@plt+0x584f0>
   698c4:	b	69908 <fputs@plt+0x58520>
   698c8:	ldr	r3, [r3, #16]
   698cc:	ldrb	r3, [r3]
   698d0:	cmp	r3, #158	; 0x9e
   698d4:	beq	69908 <fputs@plt+0x58520>
   698d8:	add	r1, r1, #1
   698dc:	add	r2, r2, #20
   698e0:	cmp	r1, r0
   698e4:	blt	698ac <fputs@plt+0x584c4>
   698e8:	ldr	r0, [fp, #-52]	; 0xffffffcc
   698ec:	ldr	r2, [r0]
   698f0:	b	69e94 <fputs@plt+0x58aac>
   698f4:	ldr	r0, [sp, #60]	; 0x3c
   698f8:	movw	r1, #4758	; 0x1296
   698fc:	mov	r2, r4
   69900:	movt	r1, #9
   69904:	b	69f38 <fputs@plt+0x58b50>
   69908:	ldr	r0, [sp, #44]	; 0x2c
   6990c:	ldr	r7, [fp, #-52]	; 0xffffffcc
   69910:	str	r9, [sp, #20]
   69914:	add	r0, r0, #24
   69918:	str	r0, [sp, #36]	; 0x24
   6991c:	ldr	r0, [sp, #60]	; 0x3c
   69920:	ldr	r0, [r0]
   69924:	ldr	r0, [r0, #24]
   69928:	and	r0, r0, #68	; 0x44
   6992c:	str	r0, [fp, #-60]	; 0xffffffc4
   69930:	mov	r0, #0
   69934:	str	r0, [fp, #-48]	; 0xffffffd0
   69938:	mov	r0, #0
   6993c:	add	r5, r0, r0, lsl #2
   69940:	mov	r4, r9
   69944:	str	r0, [sp, #32]
   69948:	mov	r1, #0
   6994c:	ldr	r2, [r4, r5, lsl #2]!
   69950:	ldrb	r0, [r2]
   69954:	cmp	r0, #158	; 0x9e
   69958:	beq	6997c <fputs@plt+0x58594>
   6995c:	cmp	r0, #122	; 0x7a
   69960:	bne	69e00 <fputs@plt+0x58a18>
   69964:	ldr	r0, [r2, #16]
   69968:	ldrb	r0, [r0]
   6996c:	cmp	r0, #158	; 0x9e
   69970:	bne	69e00 <fputs@plt+0x58a18>
   69974:	ldr	r0, [r2, #12]
   69978:	ldr	r1, [r0, #8]
   6997c:	ldr	r0, [sp, #44]	; 0x2c
   69980:	str	r1, [sp, #52]	; 0x34
   69984:	ldr	r0, [r0]
   69988:	cmp	r0, #1
   6998c:	blt	69de0 <fputs@plt+0x589f8>
   69990:	ldr	r2, [sp, #24]
   69994:	ldr	r9, [sp, #52]	; 0x34
   69998:	mov	r0, #0
   6999c:	mov	r5, #0
   699a0:	str	r0, [sp, #40]	; 0x28
   699a4:	ldr	r1, [r2, #12]
   699a8:	ldr	r0, [r2, #16]
   699ac:	ldr	r4, [r2, #20]
   699b0:	str	r2, [sp, #56]	; 0x38
   699b4:	cmp	r1, #0
   699b8:	str	r0, [fp, #-40]	; 0xffffffd8
   699bc:	str	r1, [sp, #64]	; 0x40
   699c0:	bne	699d0 <fputs@plt+0x585e8>
   699c4:	ldr	r0, [fp, #-40]	; 0xffffffd8
   699c8:	ldr	r0, [r0]
   699cc:	str	r0, [sp, #64]	; 0x40
   699d0:	ldr	r0, [fp, #-56]	; 0xffffffc8
   699d4:	ldrb	r0, [r0, #69]	; 0x45
   699d8:	cmp	r0, #0
   699dc:	bne	69dd0 <fputs@plt+0x589e8>
   699e0:	cmp	r4, #0
   699e4:	beq	699f8 <fputs@plt+0x58610>
   699e8:	ldrb	r0, [r4, #9]
   699ec:	mov	r1, #0
   699f0:	tst	r0, #4
   699f4:	bne	69a88 <fputs@plt+0x586a0>
   699f8:	cmp	r9, #0
   699fc:	beq	69a14 <fputs@plt+0x5862c>
   69a00:	ldr	r1, [sp, #64]	; 0x40
   69a04:	mov	r0, r9
   69a08:	bl	1606c <fputs@plt+0x4c84>
   69a0c:	cmp	r0, #0
   69a10:	bne	69dac <fputs@plt+0x589c4>
   69a14:	ldr	r0, [fp, #-40]	; 0xffffffd8
   69a18:	ldr	r2, [r0, #64]	; 0x40
   69a1c:	cmp	r2, #0
   69a20:	beq	69a78 <fputs@plt+0x58690>
   69a24:	ldr	r0, [fp, #-56]	; 0xffffffc8
   69a28:	mov	r4, #0
   69a2c:	mov	r1, #0
   69a30:	ldr	r3, [r0, #20]
   69a34:	ldr	r0, [r0, #16]
   69a38:	cmp	r3, #1
   69a3c:	blt	69a70 <fputs@plt+0x58688>
   69a40:	add	r7, r0, #12
   69a44:	mov	r1, #0
   69a48:	ldr	r6, [r7, r1, lsl #4]
   69a4c:	cmp	r6, r2
   69a50:	beq	69a64 <fputs@plt+0x5867c>
   69a54:	add	r1, r1, #1
   69a58:	cmp	r3, r1
   69a5c:	bne	69a48 <fputs@plt+0x58660>
   69a60:	mov	r1, r3
   69a64:	ldr	r7, [fp, #-52]	; 0xffffffcc
   69a68:	cmp	r1, #0
   69a6c:	bmi	69a78 <fputs@plt+0x58690>
   69a70:	ldr	r1, [r0, r1, lsl #4]
   69a74:	b	69a88 <fputs@plt+0x586a0>
   69a78:	movw	r0, #65525	; 0xfff5
   69a7c:	mov	r4, #0
   69a80:	movt	r0, #8
   69a84:	mov	r1, r0
   69a88:	ldr	r0, [fp, #-40]	; 0xffffffd8
   69a8c:	ldrsh	r8, [r0, #34]	; 0x22
   69a90:	cmp	r8, #1
   69a94:	blt	69dac <fputs@plt+0x589c4>
   69a98:	cmp	r4, #0
   69a9c:	mov	r0, r4
   69aa0:	str	r1, [sp, #48]	; 0x30
   69aa4:	mov	r1, r9
   69aa8:	mov	sl, #0
   69aac:	str	r4, [fp, #-64]	; 0xffffffc0
   69ab0:	movwne	r0, #1
   69ab4:	cmp	r9, #0
   69ab8:	movwne	r1, #1
   69abc:	and	r0, r1, r0
   69ac0:	clz	r1, r9
   69ac4:	str	r0, [fp, #-44]	; 0xffffffd4
   69ac8:	ldr	r0, [sp, #40]	; 0x28
   69acc:	lsr	r1, r1, #5
   69ad0:	cmp	r0, #0
   69ad4:	movwne	r0, #1
   69ad8:	and	r0, r1, r0
   69adc:	str	r0, [sp, #68]	; 0x44
   69ae0:	ldr	r0, [fp, #-40]	; 0xffffffd8
   69ae4:	ldr	r4, [r0, #4]
   69ae8:	ldr	r0, [fp, #-44]	; 0xffffffd4
   69aec:	ldr	r6, [r4, sl, lsl #4]
   69af0:	cmp	r0, #0
   69af4:	beq	69b28 <fputs@plt+0x58740>
   69af8:	ldr	r0, [fp, #-64]	; 0xffffffc0
   69afc:	add	r1, sl, sl, lsl #2
   69b00:	mov	r2, r9
   69b04:	mov	r3, #0
   69b08:	ldr	r0, [r0]
   69b0c:	ldr	r0, [r0, #4]
   69b10:	add	r0, r0, r1, lsl #2
   69b14:	mov	r1, #0
   69b18:	ldr	r0, [r0, #8]
   69b1c:	bl	687dc <fputs@plt+0x573f4>
   69b20:	cmp	r0, #0
   69b24:	beq	69d9c <fputs@plt+0x589b4>
   69b28:	ldrb	r0, [r7, #10]
   69b2c:	tst	r0, #1
   69b30:	bne	69b44 <fputs@plt+0x5875c>
   69b34:	add	r0, r4, sl, lsl #4
   69b38:	ldrb	r0, [r0, #15]
   69b3c:	tst	r0, #2
   69b40:	bne	69d9c <fputs@plt+0x589b4>
   69b44:	ldr	r0, [sp, #68]	; 0x44
   69b48:	cmp	r0, #0
   69b4c:	beq	69ba0 <fputs@plt+0x587b8>
   69b50:	ldr	r5, [sp, #56]	; 0x38
   69b54:	ldrb	r0, [r5, #36]	; 0x24
   69b58:	tst	r0, #4
   69b5c:	beq	69b88 <fputs@plt+0x587a0>
   69b60:	ldr	r4, [sp, #36]	; 0x24
   69b64:	ldr	r7, [sp, #40]	; 0x28
   69b68:	ldr	r0, [r4]
   69b6c:	mov	r1, r6
   69b70:	bl	6a93c <fputs@plt+0x59554>
   69b74:	cmn	r0, #1
   69b78:	bgt	69d38 <fputs@plt+0x58950>
   69b7c:	add	r4, r4, #72	; 0x48
   69b80:	subs	r7, r7, #1
   69b84:	bne	69b68 <fputs@plt+0x58780>
   69b88:	ldr	r0, [r5, #52]	; 0x34
   69b8c:	mov	r1, r6
   69b90:	bl	6a6b4 <fputs@plt+0x592cc>
   69b94:	mov	r5, #1
   69b98:	cmn	r0, #1
   69b9c:	bgt	69d3c <fputs@plt+0x58954>
   69ba0:	ldr	r8, [fp, #-56]	; 0xffffffc8
   69ba4:	mov	r1, #27
   69ba8:	mov	r2, r6
   69bac:	mov	r0, r8
   69bb0:	bl	575d4 <fputs@plt+0x461ec>
   69bb4:	mov	r5, r0
   69bb8:	ldr	r0, [fp, #-60]	; 0xffffffc4
   69bbc:	cmp	r0, #4
   69bc0:	beq	69bd8 <fputs@plt+0x587f0>
   69bc4:	ldr	r0, [sp, #44]	; 0x2c
   69bc8:	mov	r9, #0
   69bcc:	ldr	r0, [r0]
   69bd0:	cmp	r0, #2
   69bd4:	blt	69c90 <fputs@plt+0x588a8>
   69bd8:	ldr	r2, [sp, #64]	; 0x40
   69bdc:	mov	r0, r8
   69be0:	mov	r1, #27
   69be4:	bl	575d4 <fputs@plt+0x461ec>
   69be8:	ldr	r7, [sp, #60]	; 0x3c
   69bec:	mov	r2, r0
   69bf0:	mov	r4, #0
   69bf4:	mov	r1, #122	; 0x7a
   69bf8:	mov	r3, r5
   69bfc:	str	r4, [sp]
   69c00:	mov	r0, r7
   69c04:	bl	51c94 <fputs@plt+0x408ac>
   69c08:	mov	r5, r0
   69c0c:	ldr	r0, [sp, #48]	; 0x30
   69c10:	cmp	r0, #0
   69c14:	beq	69c58 <fputs@plt+0x58870>
   69c18:	str	r0, [fp, #-36]	; 0xffffffdc
   69c1c:	bl	11220 <strlen@plt>
   69c20:	bic	r0, r0, #-1073741824	; 0xc0000000
   69c24:	mov	r1, #27
   69c28:	sub	r2, fp, #36	; 0x24
   69c2c:	mov	r3, #0
   69c30:	str	r0, [fp, #-32]	; 0xffffffe0
   69c34:	mov	r0, r8
   69c38:	bl	66b48 <fputs@plt+0x55760>
   69c3c:	mov	r2, r0
   69c40:	mov	r0, r7
   69c44:	mov	r1, #122	; 0x7a
   69c48:	mov	r3, r5
   69c4c:	str	r4, [sp]
   69c50:	bl	51c94 <fputs@plt+0x408ac>
   69c54:	mov	r5, r0
   69c58:	ldr	r0, [fp, #-60]	; 0xffffffc4
   69c5c:	ldr	r4, [fp, #-48]	; 0xffffffd0
   69c60:	mov	r9, #0
   69c64:	cmp	r0, #4
   69c68:	bne	69c98 <fputs@plt+0x588b0>
   69c6c:	ldr	r2, [sp, #64]	; 0x40
   69c70:	movw	r1, #62293	; 0xf355
   69c74:	mov	r0, r8
   69c78:	mov	r3, r6
   69c7c:	movt	r1, #8
   69c80:	bl	1d370 <fputs@plt+0xbf88>
   69c84:	mov	r6, r0
   69c88:	mov	r9, r0
   69c8c:	b	69c98 <fputs@plt+0x588b0>
   69c90:	ldr	r4, [fp, #-48]	; 0xffffffd0
   69c94:	ldr	r7, [sp, #60]	; 0x3c
   69c98:	mov	r0, r7
   69c9c:	mov	r1, r4
   69ca0:	mov	r2, r5
   69ca4:	bl	57450 <fputs@plt+0x46068>
   69ca8:	mov	r4, r0
   69cac:	cmp	r6, #0
   69cb0:	str	r6, [fp, #-36]	; 0xffffffdc
   69cb4:	beq	69cc8 <fputs@plt+0x588e0>
   69cb8:	mov	r0, r6
   69cbc:	bl	11220 <strlen@plt>
   69cc0:	bic	r0, r0, #-1073741824	; 0xc0000000
   69cc4:	b	69ccc <fputs@plt+0x588e4>
   69cc8:	mov	r0, #0
   69ccc:	str	r0, [fp, #-32]	; 0xffffffe0
   69cd0:	mov	r0, r7
   69cd4:	mov	r1, r4
   69cd8:	sub	r2, fp, #36	; 0x24
   69cdc:	mov	r3, #0
   69ce0:	bl	57538 <fputs@plt+0x46150>
   69ce4:	cmp	r4, #0
   69ce8:	str	r4, [fp, #-48]	; 0xffffffd0
   69cec:	beq	69d7c <fputs@plt+0x58994>
   69cf0:	ldr	r0, [fp, #-52]	; 0xffffffcc
   69cf4:	ldrb	r0, [r0, #9]
   69cf8:	tst	r0, #4
   69cfc:	beq	69d7c <fputs@plt+0x58994>
   69d00:	ldr	r1, [fp, #-48]	; 0xffffffd0
   69d04:	ldm	r1, {r0, r5}
   69d08:	sub	r8, r0, #1
   69d0c:	ldr	r0, [fp, #-64]	; 0xffffffc0
   69d10:	cmp	r0, #0
   69d14:	beq	69d44 <fputs@plt+0x5895c>
   69d18:	ldr	r0, [r0]
   69d1c:	add	r1, sl, sl, lsl #2
   69d20:	ldr	r0, [r0, #4]
   69d24:	add	r0, r0, r1, lsl #2
   69d28:	ldr	r1, [r0, #8]
   69d2c:	ldr	r0, [fp, #-56]	; 0xffffffc8
   69d30:	bl	1b71c <fputs@plt+0xa334>
   69d34:	b	69d60 <fputs@plt+0x58978>
   69d38:	mov	r5, #1
   69d3c:	ldr	r7, [fp, #-52]	; 0xffffffcc
   69d40:	b	69d9c <fputs@plt+0x589b4>
   69d44:	ldr	r0, [fp, #-56]	; 0xffffffc8
   69d48:	ldr	r2, [sp, #48]	; 0x30
   69d4c:	ldr	r3, [sp, #64]	; 0x40
   69d50:	movw	r1, #4000	; 0xfa0
   69d54:	str	r6, [sp]
   69d58:	movt	r1, #9
   69d5c:	bl	1d370 <fputs@plt+0xbf88>
   69d60:	add	r1, r8, r8, lsl #2
   69d64:	ldr	r8, [fp, #-56]	; 0xffffffc8
   69d68:	add	r1, r5, r1, lsl #2
   69d6c:	str	r0, [r1, #8]
   69d70:	ldrb	r0, [r1, #13]
   69d74:	orr	r0, r0, #2
   69d78:	strb	r0, [r1, #13]
   69d7c:	mov	r0, r8
   69d80:	mov	r1, r9
   69d84:	bl	13dc4 <fputs@plt+0x29dc>
   69d88:	ldr	r0, [fp, #-40]	; 0xffffffd8
   69d8c:	ldr	r7, [fp, #-52]	; 0xffffffcc
   69d90:	ldr	r9, [sp, #52]	; 0x34
   69d94:	mov	r5, #1
   69d98:	ldrh	r8, [r0, #34]	; 0x22
   69d9c:	sxth	r0, r8
   69da0:	add	sl, sl, #1
   69da4:	cmp	sl, r0
   69da8:	blt	69ae0 <fputs@plt+0x586f8>
   69dac:	ldr	r0, [sp, #44]	; 0x2c
   69db0:	ldr	r1, [sp, #40]	; 0x28
   69db4:	ldr	r2, [sp, #56]	; 0x38
   69db8:	ldr	r0, [r0]
   69dbc:	add	r1, r1, #1
   69dc0:	add	r2, r2, #72	; 0x48
   69dc4:	str	r1, [sp, #40]	; 0x28
   69dc8:	cmp	r1, r0
   69dcc:	blt	699a4 <fputs@plt+0x585bc>
   69dd0:	ldr	r8, [fp, #-56]	; 0xffffffc8
   69dd4:	ldr	r9, [sp, #20]
   69dd8:	cmp	r5, #0
   69ddc:	bne	69e4c <fputs@plt+0x58a64>
   69de0:	ldr	r2, [sp, #52]	; 0x34
   69de4:	cmp	r2, #0
   69de8:	beq	69e6c <fputs@plt+0x58a84>
   69dec:	ldr	r0, [sp, #60]	; 0x3c
   69df0:	movw	r1, #4329	; 0x10e9
   69df4:	movt	r1, #9
   69df8:	bl	1d2ec <fputs@plt+0xbf04>
   69dfc:	b	69e4c <fputs@plt+0x58a64>
   69e00:	ldr	r0, [sp, #60]	; 0x3c
   69e04:	ldr	r1, [fp, #-48]	; 0xffffffd0
   69e08:	bl	57450 <fputs@plt+0x46068>
   69e0c:	cmp	r0, #0
   69e10:	mov	r3, #0
   69e14:	beq	69e44 <fputs@plt+0x58a5c>
   69e18:	ldr	r2, [r0]
   69e1c:	ldr	r1, [r0, #4]
   69e20:	add	r2, r2, r2, lsl #2
   69e24:	add	r6, r1, r2, lsl #2
   69e28:	add	r1, r9, r5, lsl #2
   69e2c:	ldr	r2, [r1, #4]
   69e30:	str	r2, [r6, #-16]
   69e34:	ldr	r2, [r1, #8]
   69e38:	str	r2, [r6, #-12]
   69e3c:	str	r3, [r1, #4]
   69e40:	str	r3, [r1, #8]
   69e44:	str	r0, [fp, #-48]	; 0xffffffd0
   69e48:	str	r3, [r4]
   69e4c:	ldr	r0, [sp, #28]
   69e50:	ldr	r1, [sp, #32]
   69e54:	ldr	r0, [r0]
   69e58:	add	r1, r1, #1
   69e5c:	cmp	r1, r0
   69e60:	mov	r0, r1
   69e64:	blt	6993c <fputs@plt+0x58554>
   69e68:	b	69e80 <fputs@plt+0x58a98>
   69e6c:	ldr	r0, [sp, #60]	; 0x3c
   69e70:	movw	r1, #4347	; 0x10fb
   69e74:	movt	r1, #9
   69e78:	bl	1d2ec <fputs@plt+0xbf04>
   69e7c:	b	69e4c <fputs@plt+0x58a64>
   69e80:	ldr	r1, [sp, #28]
   69e84:	mov	r0, r8
   69e88:	bl	478b8 <fputs@plt+0x364d0>
   69e8c:	ldr	r2, [fp, #-48]	; 0xffffffd0
   69e90:	str	r2, [r7]
   69e94:	mov	r0, #0
   69e98:	cmp	r2, #0
   69e9c:	beq	690d8 <fputs@plt+0x57cf0>
   69ea0:	ldr	r1, [r8, #100]	; 0x64
   69ea4:	ldr	r2, [r2]
   69ea8:	cmp	r2, r1
   69eac:	ble	690d8 <fputs@plt+0x57cf0>
   69eb0:	movw	r1, #4367	; 0x110f
   69eb4:	movt	r1, #9
   69eb8:	ldr	r0, [sp, #60]	; 0x3c
   69ebc:	bl	1d2ec <fputs@plt+0xbf04>
   69ec0:	b	690d4 <fputs@plt+0x57cec>
   69ec4:	ldr	r0, [sp, #60]	; 0x3c
   69ec8:	movw	r1, #4653	; 0x122d
   69ecc:	mov	r2, #0
   69ed0:	movt	r1, #9
   69ed4:	b	69f38 <fputs@plt+0x58b50>
   69ed8:	ldr	r2, [r4]
   69edc:	movw	r1, #4290	; 0x10c2
   69ee0:	mov	r0, sl
   69ee4:	movt	r1, #9
   69ee8:	bl	1d2ec <fputs@plt+0xbf04>
   69eec:	mov	r0, #0
   69ef0:	str	r0, [r6, #16]
   69ef4:	b	690d4 <fputs@plt+0x57cec>
   69ef8:	ldr	r0, [fp, #-48]	; 0xffffffd0
   69efc:	mov	r2, r6
   69f00:	b	69f38 <fputs@plt+0x58b50>
   69f04:	ldr	r0, [fp, #-48]	; 0xffffffd0
   69f08:	movw	r1, #4582	; 0x11e6
   69f0c:	mov	r2, r5
   69f10:	b	69f20 <fputs@plt+0x58b38>
   69f14:	ldr	r2, [r6, #8]
   69f18:	movw	r1, #4582	; 0x11e6
   69f1c:	mov	r0, sl
   69f20:	movt	r1, #9
   69f24:	b	69f38 <fputs@plt+0x58b50>
   69f28:	ldr	r2, [r8, #8]
   69f2c:	ldr	r0, [fp, #-48]	; 0xffffffd0
   69f30:	movw	r1, #4398	; 0x112e
   69f34:	movt	r1, #9
   69f38:	bl	1d2ec <fputs@plt+0xbf04>
   69f3c:	b	690d4 <fputs@plt+0x57cec>
   69f40:	ldr	r2, [r8, #8]
   69f44:	movw	r1, #4464	; 0x1170
   69f48:	str	r0, [sp]
   69f4c:	mov	r0, r4
   69f50:	movt	r1, #9
   69f54:	bl	1d2ec <fputs@plt+0xbf04>
   69f58:	ldr	r0, [sp, #56]	; 0x38
   69f5c:	str	r0, [r4, #536]	; 0x218
   69f60:	b	690d4 <fputs@plt+0x57cec>
   69f64:	movw	r1, #4703	; 0x125f
   69f68:	movt	r1, #9
   69f6c:	b	69eb8 <fputs@plt+0x58ad0>
   69f70:	ldr	r0, [r0]
   69f74:	mov	r2, r1
   69f78:	ldr	r1, [r1, #52]	; 0x34
   69f7c:	cmp	r1, #0
   69f80:	bne	69f74 <fputs@plt+0x58b8c>
   69f84:	ldr	r1, [r2, #64]	; 0x40
   69f88:	cmp	r1, #0
   69f8c:	ldrne	r1, [r1, #4]
   69f90:	strne	r1, [r0, #536]	; 0x218
   69f94:	bx	lr
   69f98:	push	{r4, r5, r6, r7, fp, lr}
   69f9c:	add	fp, sp, #16
   69fa0:	cmp	r1, #0
   69fa4:	beq	6a00c <fputs@plt+0x58c24>
   69fa8:	mov	r5, r0
   69fac:	ldr	r0, [r1]
   69fb0:	mov	r4, r1
   69fb4:	cmp	r0, #1
   69fb8:	blt	6a00c <fputs@plt+0x58c24>
   69fbc:	add	r6, r4, #52	; 0x34
   69fc0:	mov	r7, #0
   69fc4:	ldr	r1, [r6]
   69fc8:	cmn	r1, #1
   69fcc:	bgt	6a00c <fputs@plt+0x58c24>
   69fd0:	ldr	r1, [r5, #72]	; 0x48
   69fd4:	add	r2, r1, #1
   69fd8:	str	r2, [r5, #72]	; 0x48
   69fdc:	str	r1, [r6]
   69fe0:	ldr	r1, [r6, #-24]	; 0xffffffe8
   69fe4:	cmp	r1, #0
   69fe8:	beq	69ffc <fputs@plt+0x58c14>
   69fec:	ldr	r1, [r1, #28]
   69ff0:	mov	r0, r5
   69ff4:	bl	69f98 <fputs@plt+0x58bb0>
   69ff8:	ldr	r0, [r4]
   69ffc:	add	r7, r7, #1
   6a000:	add	r6, r6, #72	; 0x48
   6a004:	cmp	r7, r0
   6a008:	blt	69fc4 <fputs@plt+0x58bdc>
   6a00c:	pop	{r4, r5, r6, r7, fp, pc}
   6a010:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   6a014:	add	fp, sp, #28
   6a018:	sub	sp, sp, #52	; 0x34
   6a01c:	ldr	r6, [r0]
   6a020:	vmov.i32	q8, #0	; 0x00000000
   6a024:	add	r0, sp, #24
   6a028:	mov	r9, r3
   6a02c:	mov	r4, r2
   6a030:	cmp	r1, #0
   6a034:	vst1.64	{d16-d17}, [r0]
   6a038:	beq	6a068 <fputs@plt+0x58c80>
   6a03c:	ldr	r0, [r1]
   6a040:	mov	r7, r1
   6a044:	cmp	r6, #0
   6a048:	lsl	r8, r0, #4
   6a04c:	str	r0, [sp, #20]
   6a050:	beq	6a084 <fputs@plt+0x58c9c>
   6a054:	mov	r0, r6
   6a058:	mov	r2, r8
   6a05c:	mov	r3, #0
   6a060:	bl	238e0 <fputs@plt+0x124f8>
   6a064:	b	6a090 <fputs@plt+0x58ca8>
   6a068:	mov	r5, #0
   6a06c:	mov	r7, r4
   6a070:	add	r8, r6, #69	; 0x45
   6a074:	mov	sl, #0
   6a078:	strh	r5, [r4]
   6a07c:	str	r5, [r9]
   6a080:	b	6a328 <fputs@plt+0x58f40>
   6a084:	mov	r0, r8
   6a088:	mov	r1, #0
   6a08c:	bl	1438c <fputs@plt+0x2fa4>
   6a090:	mov	r5, r0
   6a094:	cmp	r0, #0
   6a098:	beq	6a0ac <fputs@plt+0x58cc4>
   6a09c:	mov	r0, r5
   6a0a0:	mov	r1, #0
   6a0a4:	mov	r2, r8
   6a0a8:	bl	1119c <memset@plt>
   6a0ac:	ldr	r0, [sp, #20]
   6a0b0:	add	r1, r6, #69	; 0x45
   6a0b4:	cmp	r0, #1
   6a0b8:	strh	r0, [r4]
   6a0bc:	str	r5, [r9]
   6a0c0:	blt	6a310 <fputs@plt+0x58f28>
   6a0c4:	str	r7, [sp, #16]
   6a0c8:	str	r9, [sp, #8]
   6a0cc:	add	r9, sp, #24
   6a0d0:	mov	sl, #0
   6a0d4:	mov	r7, r5
   6a0d8:	str	r4, [sp, #12]
   6a0dc:	str	r5, [sp, #4]
   6a0e0:	ldrb	r0, [r1]
   6a0e4:	mov	r8, r1
   6a0e8:	cmp	r0, #0
   6a0ec:	bne	6a320 <fputs@plt+0x58f38>
   6a0f0:	ldr	r0, [sp, #16]
   6a0f4:	add	r2, sl, sl, lsl #2
   6a0f8:	ldr	r1, [r0, #4]
   6a0fc:	mov	r0, #0
   6a100:	ldr	r3, [r1, r2, lsl #2]
   6a104:	cmp	r3, #0
   6a108:	beq	6a13c <fputs@plt+0x58d54>
   6a10c:	ldr	r4, [r3, #4]
   6a110:	tst	r4, #4096	; 0x1000
   6a114:	beq	6a138 <fputs@plt+0x58d50>
   6a118:	tst	r4, #262144	; 0x40000
   6a11c:	bne	6a128 <fputs@plt+0x58d40>
   6a120:	add	r3, r3, #12
   6a124:	b	6a130 <fputs@plt+0x58d48>
   6a128:	ldr	r3, [r3, #20]
   6a12c:	ldr	r3, [r3, #4]
   6a130:	ldr	r3, [r3]
   6a134:	b	6a104 <fputs@plt+0x58d1c>
   6a138:	mov	r0, r3
   6a13c:	add	r1, r1, r2, lsl #2
   6a140:	ldr	r2, [r1, #4]
   6a144:	cmp	r2, #0
   6a148:	bne	6a1b4 <fputs@plt+0x58dcc>
   6a14c:	b	6a154 <fputs@plt+0x58d6c>
   6a150:	ldr	r0, [r0, #16]
   6a154:	ldrb	r2, [r0]
   6a158:	cmp	r2, #122	; 0x7a
   6a15c:	beq	6a150 <fputs@plt+0x58d68>
   6a160:	cmp	r2, #27
   6a164:	beq	6a1b0 <fputs@plt+0x58dc8>
   6a168:	cmp	r2, #152	; 0x98
   6a16c:	bne	6a1a8 <fputs@plt+0x58dc0>
   6a170:	ldr	r3, [r0, #44]	; 0x2c
   6a174:	cmp	r3, #0
   6a178:	beq	6a1a8 <fputs@plt+0x58dc0>
   6a17c:	ldrsh	r0, [r0, #32]
   6a180:	cmn	r0, #1
   6a184:	bgt	6a19c <fputs@plt+0x58db4>
   6a188:	ldrsh	r0, [r3, #32]
   6a18c:	movw	r2, #65233	; 0xfed1
   6a190:	movt	r2, #8
   6a194:	cmp	r0, #0
   6a198:	bmi	6a1b4 <fputs@plt+0x58dcc>
   6a19c:	ldr	r1, [r3, #4]
   6a1a0:	ldr	r2, [r1, r0, lsl #4]
   6a1a4:	b	6a1b4 <fputs@plt+0x58dcc>
   6a1a8:	ldr	r2, [r1, #8]
   6a1ac:	b	6a1b4 <fputs@plt+0x58dcc>
   6a1b0:	ldr	r2, [r0, #8]
   6a1b4:	movw	r1, #62776	; 0xf538
   6a1b8:	mov	r0, r6
   6a1bc:	movt	r1, #8
   6a1c0:	bl	1d370 <fputs@plt+0xbf88>
   6a1c4:	mov	r4, r0
   6a1c8:	mov	r0, #0
   6a1cc:	str	r0, [fp, #-36]	; 0xffffffdc
   6a1d0:	b	6a25c <fputs@plt+0x58e74>
   6a1d4:	mov	r0, r4
   6a1d8:	bl	11220 <strlen@plt>
   6a1dc:	bic	r2, r0, #-1073741824	; 0xc0000000
   6a1e0:	cmp	r2, #0
   6a1e4:	beq	6a218 <fputs@plt+0x58e30>
   6a1e8:	sub	r3, r2, #1
   6a1ec:	ldrb	r1, [r4, r3]
   6a1f0:	mov	r0, r3
   6a1f4:	cmp	r3, #1
   6a1f8:	blt	6a20c <fputs@plt+0x58e24>
   6a1fc:	sub	r5, r1, #48	; 0x30
   6a200:	sub	r3, r0, #1
   6a204:	cmp	r5, #10
   6a208:	bcc	6a1ec <fputs@plt+0x58e04>
   6a20c:	cmp	r1, #58	; 0x3a
   6a210:	moveq	r2, r0
   6a214:	b	6a21c <fputs@plt+0x58e34>
   6a218:	mov	r2, #0
   6a21c:	ldr	r0, [fp, #-36]	; 0xffffffdc
   6a220:	movw	r1, #4574	; 0x11de
   6a224:	mov	r3, r4
   6a228:	movt	r1, #9
   6a22c:	add	r0, r0, #1
   6a230:	str	r0, [fp, #-36]	; 0xffffffdc
   6a234:	str	r0, [sp]
   6a238:	mov	r0, r6
   6a23c:	bl	1d370 <fputs@plt+0xbf88>
   6a240:	mov	r4, r0
   6a244:	ldr	r0, [fp, #-36]	; 0xffffffdc
   6a248:	cmp	r0, #4
   6a24c:	bcc	6a25c <fputs@plt+0x58e74>
   6a250:	mov	r0, #4
   6a254:	sub	r1, fp, #36	; 0x24
   6a258:	bl	15ed8 <fputs@plt+0x4af0>
   6a25c:	cmp	r4, #0
   6a260:	beq	6a2e0 <fputs@plt+0x58ef8>
   6a264:	mov	r0, r9
   6a268:	mov	r1, r4
   6a26c:	sub	r2, fp, #32
   6a270:	bl	46f94 <fputs@plt+0x35bac>
   6a274:	cmp	r0, #0
   6a278:	ldrne	r0, [r0, #8]
   6a27c:	cmpne	r0, #0
   6a280:	bne	6a1d4 <fputs@plt+0x58dec>
   6a284:	mov	r0, r9
   6a288:	mov	r1, r4
   6a28c:	mov	r2, r7
   6a290:	str	r4, [r7]
   6a294:	bl	474b0 <fputs@plt+0x360c8>
   6a298:	cmp	r0, r7
   6a29c:	mov	r1, r8
   6a2a0:	mov	r2, #1
   6a2a4:	bne	6a2ec <fputs@plt+0x58f04>
   6a2a8:	ldrb	r0, [r1]
   6a2ac:	cmp	r0, #0
   6a2b0:	bne	6a2ec <fputs@plt+0x58f04>
   6a2b4:	ldrb	r0, [r6, #70]	; 0x46
   6a2b8:	cmp	r0, #0
   6a2bc:	bne	6a2ec <fputs@plt+0x58f04>
   6a2c0:	strb	r2, [r6, #69]	; 0x45
   6a2c4:	ldr	r0, [r6, #164]	; 0xa4
   6a2c8:	cmp	r0, #1
   6a2cc:	strge	r2, [r6, #248]	; 0xf8
   6a2d0:	ldr	r0, [r6, #256]	; 0x100
   6a2d4:	add	r0, r0, #1
   6a2d8:	str	r0, [r6, #256]	; 0x100
   6a2dc:	b	6a2ec <fputs@plt+0x58f04>
   6a2e0:	mov	r0, #0
   6a2e4:	mov	r1, r8
   6a2e8:	str	r0, [r7]
   6a2ec:	ldr	r0, [sp, #20]
   6a2f0:	add	sl, sl, #1
   6a2f4:	add	r7, r7, #16
   6a2f8:	cmp	sl, r0
   6a2fc:	bne	6a0e0 <fputs@plt+0x58cf8>
   6a300:	ldr	sl, [sp, #20]
   6a304:	ldr	r7, [sp, #12]
   6a308:	ldmib	sp, {r5, r9}
   6a30c:	b	6a318 <fputs@plt+0x58f30>
   6a310:	mov	r7, r4
   6a314:	mov	sl, #0
   6a318:	mov	r8, r1
   6a31c:	b	6a328 <fputs@plt+0x58f40>
   6a320:	ldr	r7, [sp, #12]
   6a324:	ldmib	sp, {r5, r9}
   6a328:	add	r0, sp, #24
   6a32c:	bl	41404 <fputs@plt+0x3001c>
   6a330:	ldrb	r0, [r8]
   6a334:	cmp	r0, #0
   6a338:	beq	6a374 <fputs@plt+0x58f8c>
   6a33c:	cmp	sl, #0
   6a340:	beq	6a35c <fputs@plt+0x58f74>
   6a344:	mov	r4, r5
   6a348:	ldr	r1, [r4], #16
   6a34c:	mov	r0, r6
   6a350:	bl	13dc4 <fputs@plt+0x29dc>
   6a354:	subs	sl, sl, #1
   6a358:	bne	6a348 <fputs@plt+0x58f60>
   6a35c:	mov	r0, r6
   6a360:	mov	r1, r5
   6a364:	bl	13dc4 <fputs@plt+0x29dc>
   6a368:	mov	r0, #0
   6a36c:	str	r0, [r9]
   6a370:	strh	r0, [r7]
   6a374:	sub	sp, fp, #28
   6a378:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   6a37c:	push	{r4, r6, r7, r8, fp, lr}
   6a380:	add	fp, sp, #16
   6a384:	ldr	ip, [r2]
   6a388:	cmp	ip, #0
   6a38c:	beq	6a3cc <fputs@plt+0x58fe4>
   6a390:	ldr	r7, [r0]
   6a394:	ldr	r8, [r7, #16]
   6a398:	ldr	r7, [r7, #20]
   6a39c:	cmp	r7, #1
   6a3a0:	blt	6a3d4 <fputs@plt+0x58fec>
   6a3a4:	add	r6, r8, #12
   6a3a8:	mov	r4, #0
   6a3ac:	ldr	r3, [r6, r4, lsl #4]
   6a3b0:	cmp	r3, ip
   6a3b4:	beq	6a3d8 <fputs@plt+0x58ff0>
   6a3b8:	add	r4, r4, #1
   6a3bc:	cmp	r7, r4
   6a3c0:	bne	6a3ac <fputs@plt+0x58fc4>
   6a3c4:	mov	r4, r7
   6a3c8:	b	6a3d8 <fputs@plt+0x58ff0>
   6a3cc:	add	r3, r2, #4
   6a3d0:	b	6a3dc <fputs@plt+0x58ff4>
   6a3d4:	mov	r4, #0
   6a3d8:	add	r3, r8, r4, lsl #4
   6a3dc:	ldr	r2, [r2, #8]
   6a3e0:	ldr	r3, [r3]
   6a3e4:	pop	{r4, r6, r7, r8, fp, lr}
   6a3e8:	b	1d050 <fputs@plt+0xbc68>
   6a3ec:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   6a3f0:	add	fp, sp, #28
   6a3f4:	sub	sp, sp, #12
   6a3f8:	mov	r6, r0
   6a3fc:	ldrb	r0, [r1, #42]	; 0x2a
   6a400:	mov	r4, r1
   6a404:	ldr	r5, [r6]
   6a408:	tst	r0, #16
   6a40c:	beq	6a4dc <fputs@plt+0x590f4>
   6a410:	ldr	r1, [r4, #56]	; 0x38
   6a414:	cmp	r1, #0
   6a418:	beq	6a430 <fputs@plt+0x59048>
   6a41c:	ldr	r2, [r1]
   6a420:	cmp	r2, r5
   6a424:	beq	6a4dc <fputs@plt+0x590f4>
   6a428:	ldr	r1, [r1, #24]
   6a42c:	b	6a414 <fputs@plt+0x5902c>
   6a430:	ldr	r0, [r4, #52]	; 0x34
   6a434:	add	r2, sp, #8
   6a438:	ldr	r1, [r0]
   6a43c:	add	r0, r5, #320	; 0x140
   6a440:	bl	46f94 <fputs@plt+0x35bac>
   6a444:	cmp	r0, #0
   6a448:	beq	6a4ac <fputs@plt+0x590c4>
   6a44c:	ldr	r2, [r0, #8]
   6a450:	cmp	r2, #0
   6a454:	beq	6a4ac <fputs@plt+0x590c4>
   6a458:	mov	r0, #0
   6a45c:	mov	r1, r4
   6a460:	str	r0, [sp, #4]
   6a464:	ldr	r0, [r2]
   6a468:	ldr	r3, [r0, #8]
   6a46c:	add	r0, sp, #4
   6a470:	str	r0, [sp]
   6a474:	mov	r0, r5
   6a478:	bl	48e60 <fputs@plt+0x37a78>
   6a47c:	ldr	r7, [sp, #4]
   6a480:	cmp	r0, #0
   6a484:	beq	6a4cc <fputs@plt+0x590e4>
   6a488:	movw	r1, #62776	; 0xf538
   6a48c:	mov	r0, r6
   6a490:	mov	r2, r7
   6a494:	movt	r1, #8
   6a498:	bl	1d2ec <fputs@plt+0xbf04>
   6a49c:	mov	r0, r5
   6a4a0:	mov	r1, r7
   6a4a4:	bl	13dc4 <fputs@plt+0x29dc>
   6a4a8:	b	6a4c4 <fputs@plt+0x590dc>
   6a4ac:	ldr	r0, [r4, #52]	; 0x34
   6a4b0:	movw	r1, #1908	; 0x774
   6a4b4:	movt	r1, #9
   6a4b8:	ldr	r2, [r0]
   6a4bc:	mov	r0, r6
   6a4c0:	bl	1d2ec <fputs@plt+0xbf04>
   6a4c4:	mov	r7, #1
   6a4c8:	b	6a620 <fputs@plt+0x59238>
   6a4cc:	mov	r0, r5
   6a4d0:	mov	r1, r7
   6a4d4:	bl	13dc4 <fputs@plt+0x29dc>
   6a4d8:	ldrb	r0, [r4, #42]	; 0x2a
   6a4dc:	mov	r7, #0
   6a4e0:	tst	r0, #16
   6a4e4:	bne	6a620 <fputs@plt+0x59238>
   6a4e8:	mov	r9, r4
   6a4ec:	ldrsh	r0, [r9, #34]!	; 0x22
   6a4f0:	cmp	r0, #0
   6a4f4:	bgt	6a620 <fputs@plt+0x59238>
   6a4f8:	cmn	r0, #1
   6a4fc:	ble	6a53c <fputs@plt+0x59154>
   6a500:	ldr	r1, [r4, #24]
   6a504:	cmp	r1, #0
   6a508:	beq	6a54c <fputs@plt+0x59164>
   6a50c:	ldr	r0, [r5, #256]	; 0x100
   6a510:	add	r3, r4, #4
   6a514:	mov	r2, r9
   6a518:	add	r0, r0, #1
   6a51c:	str	r0, [r5, #256]	; 0x100
   6a520:	mov	r0, r6
   6a524:	bl	6a010 <fputs@plt+0x58c28>
   6a528:	ldr	r0, [r5, #256]	; 0x100
   6a52c:	mov	r7, #0
   6a530:	sub	r0, r0, #1
   6a534:	str	r0, [r5, #256]	; 0x100
   6a538:	b	6a610 <fputs@plt+0x59228>
   6a53c:	ldr	r2, [r4]
   6a540:	movw	r1, #4605	; 0x11fd
   6a544:	movt	r1, #9
   6a548:	b	6a4bc <fputs@plt+0x590d4>
   6a54c:	ldr	r1, [r4, #12]
   6a550:	mov	r0, r5
   6a554:	mov	r2, #0
   6a558:	bl	64f58 <fputs@plt+0x53b70>
   6a55c:	cmp	r0, #0
   6a560:	beq	6a5ec <fputs@plt+0x59204>
   6a564:	ldr	r1, [r0, #28]
   6a568:	ldr	r7, [r6, #72]	; 0x48
   6a56c:	mov	r8, r0
   6a570:	mov	r0, r6
   6a574:	bl	69f98 <fputs@plt+0x58bb0>
   6a578:	movw	r0, #65535	; 0xffff
   6a57c:	mov	r1, #0
   6a580:	strh	r0, [r9]
   6a584:	ldr	r0, [r5, #256]	; 0x100
   6a588:	ldr	sl, [r5, #296]	; 0x128
   6a58c:	str	r1, [r5, #296]	; 0x128
   6a590:	mov	r1, r8
   6a594:	add	r0, r0, #1
   6a598:	str	r0, [r5, #256]	; 0x100
   6a59c:	mov	r0, r6
   6a5a0:	bl	66778 <fputs@plt+0x55390>
   6a5a4:	str	sl, [r5, #296]	; 0x128
   6a5a8:	mov	r1, r0
   6a5ac:	ldr	r0, [r5, #256]	; 0x100
   6a5b0:	cmp	r1, #0
   6a5b4:	sub	r0, r0, #1
   6a5b8:	str	r0, [r5, #256]	; 0x100
   6a5bc:	str	r7, [r6, #72]	; 0x48
   6a5c0:	beq	6a5f4 <fputs@plt+0x5920c>
   6a5c4:	ldrh	r0, [r1, #34]	; 0x22
   6a5c8:	mov	r7, #0
   6a5cc:	strh	r0, [r4, #34]	; 0x22
   6a5d0:	ldr	r0, [r1, #4]
   6a5d4:	str	r0, [r4, #4]
   6a5d8:	mov	r0, r5
   6a5dc:	str	r7, [r1, #4]
   6a5e0:	strh	r7, [r1, #34]	; 0x22
   6a5e4:	bl	13b64 <fputs@plt+0x277c>
   6a5e8:	b	6a600 <fputs@plt+0x59218>
   6a5ec:	mov	r7, #1
   6a5f0:	b	6a610 <fputs@plt+0x59228>
   6a5f4:	mov	r0, #0
   6a5f8:	mov	r7, #1
   6a5fc:	strh	r0, [r9]
   6a600:	mov	r0, r5
   6a604:	mov	r1, r8
   6a608:	mov	r2, #1
   6a60c:	bl	47938 <fputs@plt+0x36550>
   6a610:	ldr	r0, [r4, #64]	; 0x40
   6a614:	ldrh	r1, [r0, #78]	; 0x4e
   6a618:	orr	r1, r1, #2
   6a61c:	strh	r1, [r0, #78]	; 0x4e
   6a620:	mov	r0, r7
   6a624:	sub	sp, fp, #28
   6a628:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   6a62c:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   6a630:	add	fp, sp, #24
   6a634:	mov	r8, r0
   6a638:	ldr	r0, [r1, #16]
   6a63c:	mov	r4, #0
   6a640:	cmp	r0, #0
   6a644:	beq	6a6ac <fputs@plt+0x592c4>
   6a648:	mov	r6, r1
   6a64c:	ldrb	r1, [r1, #37]	; 0x25
   6a650:	tst	r1, #2
   6a654:	beq	6a6ac <fputs@plt+0x592c4>
   6a658:	ldr	r5, [r0, #8]
   6a65c:	ldr	r7, [r6, #64]	; 0x40
   6a660:	cmp	r5, #0
   6a664:	beq	6a684 <fputs@plt+0x5929c>
   6a668:	ldr	r0, [r5]
   6a66c:	mov	r1, r7
   6a670:	bl	1606c <fputs@plt+0x4c84>
   6a674:	cmp	r0, #0
   6a678:	beq	6a6a8 <fputs@plt+0x592c0>
   6a67c:	ldr	r5, [r5, #20]
   6a680:	b	6a660 <fputs@plt+0x59278>
   6a684:	movw	r1, #4635	; 0x121b
   6a688:	mov	r0, r8
   6a68c:	mov	r2, r7
   6a690:	mov	r3, #0
   6a694:	movt	r1, #9
   6a698:	bl	1d2ec <fputs@plt+0xbf04>
   6a69c:	mov	r4, #1
   6a6a0:	strb	r4, [r8, #17]
   6a6a4:	b	6a6ac <fputs@plt+0x592c4>
   6a6a8:	str	r5, [r6, #68]	; 0x44
   6a6ac:	mov	r0, r4
   6a6b0:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   6a6b4:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   6a6b8:	add	fp, sp, #24
   6a6bc:	mvn	r8, #0
   6a6c0:	cmp	r0, #0
   6a6c4:	beq	6a708 <fputs@plt+0x59320>
   6a6c8:	ldr	r6, [r0, #4]
   6a6cc:	cmp	r6, #1
   6a6d0:	blt	6a708 <fputs@plt+0x59320>
   6a6d4:	ldr	r4, [r0]
   6a6d8:	mov	r5, r1
   6a6dc:	mov	r7, #0
   6a6e0:	ldr	r0, [r4, r7, lsl #3]
   6a6e4:	mov	r1, r5
   6a6e8:	bl	1606c <fputs@plt+0x4c84>
   6a6ec:	cmp	r0, #0
   6a6f0:	beq	6a704 <fputs@plt+0x5931c>
   6a6f4:	add	r7, r7, #1
   6a6f8:	cmp	r7, r6
   6a6fc:	blt	6a6e0 <fputs@plt+0x592f8>
   6a700:	b	6a708 <fputs@plt+0x59320>
   6a704:	mov	r8, r7
   6a708:	mov	r0, r8
   6a70c:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   6a710:	push	{r4, r5, r6, r7, fp, lr}
   6a714:	add	fp, sp, #16
   6a718:	sub	sp, sp, #8
   6a71c:	ldr	r4, [r0]
   6a720:	mov	r6, r0
   6a724:	mov	r5, r1
   6a728:	mov	r0, r4
   6a72c:	bl	6a990 <fputs@plt+0x595a8>
   6a730:	ldr	r2, [fp, #8]
   6a734:	ldr	r3, [fp, #12]
   6a738:	mov	r7, r0
   6a73c:	mov	r0, r4
   6a740:	mov	r1, r5
   6a744:	bl	6a990 <fputs@plt+0x595a8>
   6a748:	mov	r5, r0
   6a74c:	mov	r0, #0
   6a750:	mov	r1, #79	; 0x4f
   6a754:	mov	r2, r7
   6a758:	str	r0, [sp]
   6a75c:	mov	r0, r6
   6a760:	mov	r3, r5
   6a764:	bl	51c94 <fputs@plt+0x408ac>
   6a768:	mov	r2, r0
   6a76c:	ldr	r0, [fp, #16]
   6a770:	ldr	r6, [fp, #20]
   6a774:	cmp	r0, #0
   6a778:	cmpne	r2, #0
   6a77c:	beq	6a794 <fputs@plt+0x593ac>
   6a780:	ldr	r0, [r2, #4]
   6a784:	orr	r0, r0, #1
   6a788:	str	r0, [r2, #4]
   6a78c:	ldr	r0, [r5, #28]
   6a790:	strh	r0, [r2, #36]	; 0x24
   6a794:	ldr	r1, [r6]
   6a798:	mov	r0, r4
   6a79c:	bl	6a844 <fputs@plt+0x5945c>
   6a7a0:	str	r0, [r6]
   6a7a4:	sub	sp, fp, #16
   6a7a8:	pop	{r4, r5, r6, r7, fp, pc}
   6a7ac:	push	{r4, r5, r6, r7, fp, lr}
   6a7b0:	add	fp, sp, #16
   6a7b4:	cmp	r0, #0
   6a7b8:	beq	6a840 <fputs@plt+0x59458>
   6a7bc:	mov	r4, r1
   6a7c0:	mov	r5, r0
   6a7c4:	strh	r4, [r5, #36]	; 0x24
   6a7c8:	ldr	r0, [r5, #4]
   6a7cc:	orr	r0, r0, #1
   6a7d0:	str	r0, [r5, #4]
   6a7d4:	ldrb	r0, [r5]
   6a7d8:	cmp	r0, #151	; 0x97
   6a7dc:	bne	6a828 <fputs@plt+0x59440>
   6a7e0:	ldr	r0, [r5, #20]
   6a7e4:	cmp	r0, #0
   6a7e8:	beq	6a828 <fputs@plt+0x59440>
   6a7ec:	ldr	r1, [r0]
   6a7f0:	cmp	r1, #1
   6a7f4:	blt	6a828 <fputs@plt+0x59440>
   6a7f8:	mov	r6, #0
   6a7fc:	mov	r7, #0
   6a800:	ldr	r0, [r0, #4]
   6a804:	mov	r1, r4
   6a808:	ldr	r0, [r0, r6]
   6a80c:	bl	6a7ac <fputs@plt+0x593c4>
   6a810:	ldr	r0, [r5, #20]
   6a814:	add	r7, r7, #1
   6a818:	add	r6, r6, #20
   6a81c:	ldr	r1, [r0]
   6a820:	cmp	r7, r1
   6a824:	blt	6a800 <fputs@plt+0x59418>
   6a828:	ldr	r0, [r5, #12]
   6a82c:	mov	r1, r4
   6a830:	bl	6a7ac <fputs@plt+0x593c4>
   6a834:	ldr	r5, [r5, #16]
   6a838:	cmp	r5, #0
   6a83c:	bne	6a7c4 <fputs@plt+0x593dc>
   6a840:	pop	{r4, r5, r6, r7, fp, pc}
   6a844:	push	{r4, r5, r6, r7, fp, lr}
   6a848:	add	fp, sp, #16
   6a84c:	mov	r4, r2
   6a850:	cmp	r1, #0
   6a854:	beq	6a8bc <fputs@plt+0x594d4>
   6a858:	mov	r6, r1
   6a85c:	cmp	r4, #0
   6a860:	beq	6a8c4 <fputs@plt+0x594dc>
   6a864:	mov	r5, r0
   6a868:	mov	r0, r6
   6a86c:	bl	663a4 <fputs@plt+0x54fbc>
   6a870:	cmp	r0, #0
   6a874:	bne	6a888 <fputs@plt+0x594a0>
   6a878:	mov	r0, r4
   6a87c:	bl	663a4 <fputs@plt+0x54fbc>
   6a880:	cmp	r0, #0
   6a884:	beq	6a8d0 <fputs@plt+0x594e8>
   6a888:	mov	r0, r5
   6a88c:	mov	r1, r6
   6a890:	bl	47818 <fputs@plt+0x36430>
   6a894:	mov	r0, r5
   6a898:	mov	r1, r4
   6a89c:	bl	47818 <fputs@plt+0x36430>
   6a8a0:	movw	r2, #58788	; 0xe5a4
   6a8a4:	mov	r0, r5
   6a8a8:	mov	r1, #132	; 0x84
   6a8ac:	mov	r3, #0
   6a8b0:	movt	r2, #8
   6a8b4:	pop	{r4, r5, r6, r7, fp, lr}
   6a8b8:	b	66b48 <fputs@plt+0x55760>
   6a8bc:	mov	r7, r4
   6a8c0:	b	6a8c8 <fputs@plt+0x594e0>
   6a8c4:	mov	r7, r6
   6a8c8:	mov	r0, r7
   6a8cc:	pop	{r4, r5, r6, r7, fp, pc}
   6a8d0:	mov	r0, r5
   6a8d4:	mov	r2, #48	; 0x30
   6a8d8:	mov	r3, #0
   6a8dc:	bl	238e0 <fputs@plt+0x124f8>
   6a8e0:	mov	r7, r0
   6a8e4:	cmp	r0, #0
   6a8e8:	beq	6a924 <fputs@plt+0x5953c>
   6a8ec:	vmov.i32	q8, #0	; 0x00000000
   6a8f0:	add	r0, r7, #32
   6a8f4:	mov	r1, r7
   6a8f8:	vst1.32	{d16-d17}, [r0]
   6a8fc:	add	r0, r7, #16
   6a900:	vst1.32	{d16-d17}, [r0]
   6a904:	mov	r0, #24
   6a908:	vst1.32	{d16-d17}, [r1], r0
   6a90c:	mov	r0, #72	; 0x48
   6a910:	strb	r0, [r7]
   6a914:	movw	r0, #65535	; 0xffff
   6a918:	strh	r0, [r7, #34]	; 0x22
   6a91c:	mov	r0, #1
   6a920:	str	r0, [r1]
   6a924:	mov	r0, r5
   6a928:	mov	r1, r7
   6a92c:	mov	r2, r6
   6a930:	mov	r3, r4
   6a934:	bl	6aa64 <fputs@plt+0x5967c>
   6a938:	b	6a8c8 <fputs@plt+0x594e0>
   6a93c:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   6a940:	add	fp, sp, #24
   6a944:	ldrsh	r6, [r0, #34]	; 0x22
   6a948:	mvn	r8, #0
   6a94c:	cmp	r6, #1
   6a950:	blt	6a988 <fputs@plt+0x595a0>
   6a954:	ldr	r4, [r0, #4]
   6a958:	mov	r5, r1
   6a95c:	mov	r7, #0
   6a960:	ldr	r0, [r4, r7, lsl #4]
   6a964:	mov	r1, r5
   6a968:	bl	1606c <fputs@plt+0x4c84>
   6a96c:	cmp	r0, #0
   6a970:	beq	6a984 <fputs@plt+0x5959c>
   6a974:	add	r7, r7, #1
   6a978:	cmp	r7, r6
   6a97c:	blt	6a960 <fputs@plt+0x59578>
   6a980:	b	6a988 <fputs@plt+0x595a0>
   6a984:	mov	r8, r7
   6a988:	mov	r0, r8
   6a98c:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   6a990:	push	{r4, r5, r6, r8, r9, sl, fp, lr}
   6a994:	add	fp, sp, #24
   6a998:	mov	r4, r3
   6a99c:	mov	r6, r2
   6a9a0:	mov	r2, #48	; 0x30
   6a9a4:	mov	r3, #0
   6a9a8:	mov	r5, r1
   6a9ac:	bl	238e0 <fputs@plt+0x124f8>
   6a9b0:	cmp	r0, #0
   6a9b4:	beq	6aa60 <fputs@plt+0x59678>
   6a9b8:	vmov.i32	q8, #0	; 0x00000000
   6a9bc:	add	r1, r0, #28
   6a9c0:	mov	r3, r0
   6a9c4:	add	r2, r6, r6, lsl #3
   6a9c8:	add	r2, r5, r2, lsl #3
   6a9cc:	vst1.32	{d16-d17}, [r1]
   6a9d0:	add	r1, r0, #16
   6a9d4:	vst1.32	{d16-d17}, [r1]
   6a9d8:	mov	r1, #44	; 0x2c
   6a9dc:	vst1.32	{d16-d17}, [r3], r1
   6a9e0:	mov	r1, #152	; 0x98
   6a9e4:	strb	r1, [r0]
   6a9e8:	mvn	r1, #0
   6a9ec:	strh	r1, [r0, #34]	; 0x22
   6a9f0:	mov	r1, #1
   6a9f4:	str	r1, [r0, #24]
   6a9f8:	ldr	r6, [r2, #24]
   6a9fc:	str	r6, [r3]
   6aa00:	ldr	r3, [r2, #52]	; 0x34
   6aa04:	str	r3, [r0, #28]
   6aa08:	ldrsh	r3, [r6, #32]
   6aa0c:	cmp	r3, r4
   6aa10:	bne	6aa20 <fputs@plt+0x59638>
   6aa14:	movw	r1, #65535	; 0xffff
   6aa18:	strh	r1, [r0, #32]
   6aa1c:	b	6aa58 <fputs@plt+0x59670>
   6aa20:	strh	r4, [r0, #32]
   6aa24:	cmp	r4, #63	; 0x3f
   6aa28:	ldrd	r8, [r2, #64]	; 0x40
   6aa2c:	movge	r4, #63	; 0x3f
   6aa30:	subs	r6, r4, #32
   6aa34:	lsl	r3, r1, r4
   6aa38:	movwpl	r3, #0
   6aa3c:	cmp	r6, #0
   6aa40:	orr	r8, r8, r3
   6aa44:	rsb	r3, r4, #32
   6aa48:	lsr	r3, r1, r3
   6aa4c:	lslpl	r3, r1, r6
   6aa50:	orr	r9, r9, r3
   6aa54:	strd	r8, [r2, #64]	; 0x40
   6aa58:	mov	r1, #4
   6aa5c:	str	r1, [r0, #4]
   6aa60:	pop	{r4, r5, r6, r8, r9, sl, fp, pc}
   6aa64:	push	{r4, r5, fp, lr}
   6aa68:	add	fp, sp, #8
   6aa6c:	mov	r4, r3
   6aa70:	cmp	r1, #0
   6aa74:	beq	6aacc <fputs@plt+0x596e4>
   6aa78:	movw	r0, #256	; 0x100
   6aa7c:	cmp	r4, #0
   6aa80:	movt	r0, #32
   6aa84:	beq	6aaa0 <fputs@plt+0x596b8>
   6aa88:	str	r4, [r1, #16]
   6aa8c:	ldr	r3, [r4, #4]
   6aa90:	ldr	r5, [r1, #4]
   6aa94:	and	r3, r3, r0
   6aa98:	orr	r3, r5, r3
   6aa9c:	str	r3, [r1, #4]
   6aaa0:	cmp	r2, #0
   6aaa4:	beq	6aac0 <fputs@plt+0x596d8>
   6aaa8:	str	r2, [r1, #12]
   6aaac:	ldr	r2, [r2, #4]
   6aab0:	and	r0, r2, r0
   6aab4:	ldr	r2, [r1, #4]
   6aab8:	orr	r0, r2, r0
   6aabc:	str	r0, [r1, #4]
   6aac0:	mov	r0, r1
   6aac4:	pop	{r4, r5, fp, lr}
   6aac8:	b	6aae8 <fputs@plt+0x59700>
   6aacc:	mov	r1, r2
   6aad0:	mov	r5, r0
   6aad4:	bl	47818 <fputs@plt+0x36430>
   6aad8:	mov	r0, r5
   6aadc:	mov	r1, r4
   6aae0:	pop	{r4, r5, fp, lr}
   6aae4:	b	47818 <fputs@plt+0x36430>
   6aae8:	push	{r4, r5, r6, sl, fp, lr}
   6aaec:	add	fp, sp, #16
   6aaf0:	sub	sp, sp, #8
   6aaf4:	mov	r4, r0
   6aaf8:	mov	r0, #0
   6aafc:	str	r0, [sp, #4]
   6ab00:	ldr	r1, [r4, #12]
   6ab04:	cmp	r1, #0
   6ab08:	beq	6ab1c <fputs@plt+0x59734>
   6ab0c:	ldr	r1, [r1, #24]
   6ab10:	cmp	r1, #1
   6ab14:	movge	r0, r1
   6ab18:	strge	r1, [sp, #4]
   6ab1c:	ldr	r1, [r4, #16]
   6ab20:	cmp	r1, #0
   6ab24:	beq	6ab38 <fputs@plt+0x59750>
   6ab28:	ldr	r1, [r1, #24]
   6ab2c:	cmp	r1, r0
   6ab30:	movgt	r0, r1
   6ab34:	strgt	r1, [sp, #4]
   6ab38:	ldr	lr, [r4, #4]
   6ab3c:	tst	lr, #2048	; 0x800
   6ab40:	bne	6abcc <fputs@plt+0x597e4>
   6ab44:	ldr	r3, [r4, #20]
   6ab48:	cmp	r3, #0
   6ab4c:	beq	6abdc <fputs@plt+0x597f4>
   6ab50:	ldr	r2, [r3]
   6ab54:	mov	ip, #0
   6ab58:	cmp	r2, #1
   6ab5c:	blt	6abc0 <fputs@plt+0x597d8>
   6ab60:	ldr	r1, [r3, #4]
   6ab64:	mov	r5, r2
   6ab68:	ldr	r6, [r1]
   6ab6c:	cmp	r6, #0
   6ab70:	beq	6ab80 <fputs@plt+0x59798>
   6ab74:	ldr	r6, [r6, #24]
   6ab78:	cmp	r6, r0
   6ab7c:	movgt	r0, r6
   6ab80:	add	r1, r1, #20
   6ab84:	subs	r5, r5, #1
   6ab88:	bne	6ab68 <fputs@plt+0x59780>
   6ab8c:	cmp	r2, #1
   6ab90:	str	r0, [sp, #4]
   6ab94:	blt	6abc0 <fputs@plt+0x597d8>
   6ab98:	ldr	r3, [r3, #4]
   6ab9c:	mov	r1, #0
   6aba0:	ldr	r6, [r3], #20
   6aba4:	subs	r2, r2, #1
   6aba8:	ldr	r6, [r6, #4]
   6abac:	orr	r1, r6, r1
   6abb0:	bne	6aba0 <fputs@plt+0x597b8>
   6abb4:	movw	r2, #256	; 0x100
   6abb8:	movt	r2, #32
   6abbc:	and	ip, r1, r2
   6abc0:	orr	r1, ip, lr
   6abc4:	str	r1, [r4, #4]
   6abc8:	b	6abdc <fputs@plt+0x597f4>
   6abcc:	ldr	r0, [r4, #20]
   6abd0:	add	r1, sp, #4
   6abd4:	bl	6abec <fputs@plt+0x59804>
   6abd8:	ldr	r0, [sp, #4]
   6abdc:	add	r0, r0, #1
   6abe0:	str	r0, [r4, #24]
   6abe4:	sub	sp, fp, #16
   6abe8:	pop	{r4, r5, r6, sl, fp, pc}
   6abec:	push	{r4, r5, fp, lr}
   6abf0:	add	fp, sp, #8
   6abf4:	cmp	r0, #0
   6abf8:	popeq	{r4, r5, fp, pc}
   6abfc:	mov	r4, r1
   6ac00:	mov	r5, r0
   6ac04:	ldr	r0, [r5, #32]
   6ac08:	cmp	r0, #0
   6ac0c:	beq	6ac20 <fputs@plt+0x59838>
   6ac10:	ldr	r0, [r0, #24]
   6ac14:	ldr	r1, [r4]
   6ac18:	cmp	r0, r1
   6ac1c:	strgt	r0, [r4]
   6ac20:	ldr	r0, [r5, #40]	; 0x28
   6ac24:	cmp	r0, #0
   6ac28:	beq	6ac3c <fputs@plt+0x59854>
   6ac2c:	ldr	r0, [r0, #24]
   6ac30:	ldr	r1, [r4]
   6ac34:	cmp	r0, r1
   6ac38:	strgt	r0, [r4]
   6ac3c:	ldr	r0, [r5, #56]	; 0x38
   6ac40:	cmp	r0, #0
   6ac44:	beq	6ac58 <fputs@plt+0x59870>
   6ac48:	ldr	r0, [r0, #24]
   6ac4c:	ldr	r1, [r4]
   6ac50:	cmp	r0, r1
   6ac54:	strgt	r0, [r4]
   6ac58:	ldr	r0, [r5, #60]	; 0x3c
   6ac5c:	cmp	r0, #0
   6ac60:	beq	6ac74 <fputs@plt+0x5988c>
   6ac64:	ldr	r0, [r0, #24]
   6ac68:	ldr	r1, [r4]
   6ac6c:	cmp	r0, r1
   6ac70:	strgt	r0, [r4]
   6ac74:	ldr	r0, [r5]
   6ac78:	mov	r1, r4
   6ac7c:	bl	6aca8 <fputs@plt+0x598c0>
   6ac80:	ldr	r0, [r5, #36]	; 0x24
   6ac84:	mov	r1, r4
   6ac88:	bl	6aca8 <fputs@plt+0x598c0>
   6ac8c:	ldr	r0, [r5, #44]	; 0x2c
   6ac90:	mov	r1, r4
   6ac94:	bl	6aca8 <fputs@plt+0x598c0>
   6ac98:	ldr	r5, [r5, #48]	; 0x30
   6ac9c:	cmp	r5, #0
   6aca0:	bne	6ac04 <fputs@plt+0x5981c>
   6aca4:	pop	{r4, r5, fp, pc}
   6aca8:	push	{r4, sl, fp, lr}
   6acac:	add	fp, sp, #8
   6acb0:	cmp	r0, #0
   6acb4:	beq	6acfc <fputs@plt+0x59914>
   6acb8:	ldr	ip, [r0]
   6acbc:	cmp	ip, #1
   6acc0:	poplt	{r4, sl, fp, pc}
   6acc4:	ldr	r3, [r0, #4]
   6acc8:	mov	r2, #0
   6accc:	ldr	lr, [r3]
   6acd0:	cmp	lr, #0
   6acd4:	beq	6acec <fputs@plt+0x59904>
   6acd8:	ldr	lr, [lr, #24]
   6acdc:	ldr	r4, [r1]
   6ace0:	cmp	lr, r4
   6ace4:	strgt	lr, [r1]
   6ace8:	ldrgt	ip, [r0]
   6acec:	add	r2, r2, #1
   6acf0:	add	r3, r3, #20
   6acf4:	cmp	r2, ip
   6acf8:	blt	6accc <fputs@plt+0x598e4>
   6acfc:	pop	{r4, sl, fp, pc}
   6ad00:	push	{r4, r5, r6, r7, fp, lr}
   6ad04:	add	fp, sp, #16
   6ad08:	ldr	r2, [r1, #8]
   6ad0c:	ldr	r5, [r1, #28]
   6ad10:	orr	r2, r2, #64	; 0x40
   6ad14:	str	r2, [r1, #8]
   6ad18:	ldr	r2, [r5]
   6ad1c:	cmp	r2, #1
   6ad20:	blt	6ad78 <fputs@plt+0x59990>
   6ad24:	ldr	r4, [r0]
   6ad28:	add	r6, r5, #8
   6ad2c:	mov	r7, #0
   6ad30:	ldr	r1, [r6, #16]
   6ad34:	ldrb	r0, [r1, #42]	; 0x2a
   6ad38:	tst	r0, #2
   6ad3c:	beq	6ad68 <fputs@plt+0x59980>
   6ad40:	ldr	r0, [r6, #20]
   6ad44:	cmp	r0, #0
   6ad48:	beq	6ad68 <fputs@plt+0x59980>
   6ad4c:	mov	r2, r0
   6ad50:	ldr	r0, [r0, #48]	; 0x30
   6ad54:	cmp	r0, #0
   6ad58:	bne	6ad4c <fputs@plt+0x59964>
   6ad5c:	mov	r0, r4
   6ad60:	bl	6ad7c <fputs@plt+0x59994>
   6ad64:	ldr	r2, [r5]
   6ad68:	add	r7, r7, #1
   6ad6c:	add	r6, r6, #72	; 0x48
   6ad70:	cmp	r7, r2
   6ad74:	blt	6ad30 <fputs@plt+0x59948>
   6ad78:	pop	{r4, r5, r6, r7, fp, pc}
   6ad7c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   6ad80:	add	fp, sp, #28
   6ad84:	sub	sp, sp, #52	; 0x34
   6ad88:	ldr	r3, [r0]
   6ad8c:	mov	r4, r1
   6ad90:	ldrb	r1, [r3, #69]	; 0x45
   6ad94:	cmp	r1, #0
   6ad98:	bne	6ae90 <fputs@plt+0x59aa8>
   6ad9c:	vmov.i32	q8, #0	; 0x00000000
   6ada0:	add	r1, sp, #16
   6ada4:	vst1.64	{d16-d17}, [r1]!
   6ada8:	vst1.64	{d16-d17}, [r1]
   6adac:	ldr	r1, [r2, #28]
   6adb0:	str	r1, [sp, #20]
   6adb4:	ldrsh	r1, [r4, #34]	; 0x22
   6adb8:	cmp	r1, #1
   6adbc:	blt	6ae80 <fputs@plt+0x59a98>
   6adc0:	str	r0, [sp, #8]
   6adc4:	ldr	r0, [r2]
   6adc8:	mov	r9, #0
   6adcc:	mov	sl, #0
   6add0:	str	r3, [sp, #4]
   6add4:	ldr	r8, [r0, #4]
   6add8:	ldr	r0, [r4, #4]
   6addc:	add	r7, r0, #14
   6ade0:	mov	r0, #0
   6ade4:	str	r0, [sp, #12]
   6ade8:	ldr	r6, [r8]
   6adec:	add	r0, sp, #16
   6adf0:	mov	r2, r7
   6adf4:	mov	r1, r6
   6adf8:	bl	6ae98 <fputs@plt+0x59ab0>
   6adfc:	ldrb	r5, [r7]
   6ae00:	mov	r0, r6
   6ae04:	bl	6565c <fputs@plt+0x54274>
   6ae08:	cmp	r0, #0
   6ae0c:	mov	r1, r6
   6ae10:	movweq	r0, #65	; 0x41
   6ae14:	strb	r0, [r7, #-1]
   6ae18:	ldr	r0, [sp, #12]
   6ae1c:	adds	r0, r0, r5
   6ae20:	str	r0, [sp, #12]
   6ae24:	ldr	r0, [sp, #8]
   6ae28:	adc	r9, r9, #0
   6ae2c:	bl	627e4 <fputs@plt+0x513fc>
   6ae30:	cmp	r0, #0
   6ae34:	beq	6ae54 <fputs@plt+0x59a6c>
   6ae38:	ldr	r1, [r7, #-6]
   6ae3c:	cmp	r1, #0
   6ae40:	bne	6ae54 <fputs@plt+0x59a6c>
   6ae44:	ldr	r1, [r0]
   6ae48:	ldr	r0, [sp, #4]
   6ae4c:	bl	1b71c <fputs@plt+0xa334>
   6ae50:	str	r0, [r7, #-6]
   6ae54:	ldrsh	r0, [r4, #34]	; 0x22
   6ae58:	add	sl, sl, #1
   6ae5c:	add	r8, r8, #20
   6ae60:	add	r7, r7, #16
   6ae64:	cmp	sl, r0
   6ae68:	blt	6ade8 <fputs@plt+0x59a00>
   6ae6c:	ldr	r2, [sp, #12]
   6ae70:	lsl	r0, r9, #2
   6ae74:	orr	r1, r0, r2, lsr #30
   6ae78:	lsl	r0, r2, #2
   6ae7c:	b	6ae88 <fputs@plt+0x59aa0>
   6ae80:	mov	r0, #0
   6ae84:	mov	r1, #0
   6ae88:	bl	473c4 <fputs@plt+0x35fdc>
   6ae8c:	strh	r0, [r4, #40]	; 0x28
   6ae90:	sub	sp, fp, #28
   6ae94:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   6ae98:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   6ae9c:	add	fp, sp, #24
   6aea0:	sub	sp, sp, #40	; 0x28
   6aea4:	mov	r8, r2
   6aea8:	mov	r2, #1
   6aeac:	strb	r2, [fp, #-25]	; 0xffffffe7
   6aeb0:	ldrb	r3, [r1]
   6aeb4:	cmp	r3, #119	; 0x77
   6aeb8:	beq	6af80 <fputs@plt+0x59b98>
   6aebc:	cmp	r3, #154	; 0x9a
   6aec0:	mov	r2, #0
   6aec4:	cmpne	r3, #152	; 0x98
   6aec8:	bne	6afb4 <fputs@plt+0x59bcc>
   6aecc:	cmp	r0, #0
   6aed0:	beq	6afb4 <fputs@plt+0x59bcc>
   6aed4:	ldrsh	ip, [r1, #32]
   6aed8:	mov	r5, #0
   6aedc:	ldr	r3, [r0, #4]
   6aee0:	ldr	r2, [r3]
   6aee4:	cmp	r2, #1
   6aee8:	blt	6af14 <fputs@plt+0x59b2c>
   6aeec:	add	r6, r3, #28
   6aef0:	ldr	r3, [r1, #28]
   6aef4:	mov	r4, #0
   6aef8:	ldr	r7, [r6, #24]
   6aefc:	cmp	r7, r3
   6af00:	beq	6af20 <fputs@plt+0x59b38>
   6af04:	add	r4, r4, #1
   6af08:	add	r6, r6, #72	; 0x48
   6af0c:	cmp	r4, r2
   6af10:	blt	6aef8 <fputs@plt+0x59b10>
   6af14:	ldr	r0, [r0, #16]
   6af18:	mov	r6, #0
   6af1c:	b	6af28 <fputs@plt+0x59b40>
   6af20:	ldr	r5, [r6]
   6af24:	ldr	r6, [r6, #-4]
   6af28:	cmp	r6, #0
   6af2c:	bne	6af38 <fputs@plt+0x59b50>
   6af30:	cmp	r0, #0
   6af34:	bne	6aedc <fputs@plt+0x59af4>
   6af38:	mov	r2, #0
   6af3c:	cmp	r6, #0
   6af40:	beq	6afb4 <fputs@plt+0x59bcc>
   6af44:	cmp	r5, #0
   6af48:	beq	6afcc <fputs@plt+0x59be4>
   6af4c:	cmp	ip, #0
   6af50:	bmi	6afb4 <fputs@plt+0x59bcc>
   6af54:	ldr	r1, [r5]
   6af58:	ldr	r3, [r1]
   6af5c:	cmp	r3, ip
   6af60:	ble	6afb4 <fputs@plt+0x59bcc>
   6af64:	ldr	r1, [r1, #4]
   6af68:	add	r2, ip, ip, lsl #2
   6af6c:	ldr	r1, [r1, r2, lsl #2]
   6af70:	ldr	r2, [r5, #28]
   6af74:	str	r0, [sp, #20]
   6af78:	str	r2, [sp, #8]
   6af7c:	b	6af9c <fputs@plt+0x59bb4>
   6af80:	ldr	r1, [r1, #20]
   6af84:	ldr	r2, [r1]
   6af88:	ldr	r3, [r1, #28]
   6af8c:	ldr	r1, [r2, #4]
   6af90:	ldr	r1, [r1]
   6af94:	str	r0, [sp, #20]
   6af98:	str	r3, [sp, #8]
   6af9c:	ldr	r0, [r0]
   6afa0:	sub	r2, fp, #25
   6afa4:	str	r0, [sp, #4]
   6afa8:	add	r0, sp, #4
   6afac:	bl	6ae98 <fputs@plt+0x59ab0>
   6afb0:	mov	r2, r0
   6afb4:	cmp	r8, #0
   6afb8:	ldrbne	r0, [fp, #-25]	; 0xffffffe7
   6afbc:	strbne	r0, [r8]
   6afc0:	mov	r0, r2
   6afc4:	sub	sp, fp, #24
   6afc8:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   6afcc:	ldr	r0, [r6, #64]	; 0x40
   6afd0:	cmp	r0, #0
   6afd4:	beq	6afb4 <fputs@plt+0x59bcc>
   6afd8:	cmn	ip, #1
   6afdc:	ldrshle	ip, [r6, #32]
   6afe0:	cmp	ip, #0
   6afe4:	bmi	6b020 <fputs@plt+0x59c38>
   6afe8:	ldr	r0, [r6, #4]
   6afec:	mov	r2, #0
   6aff0:	add	r6, r0, ip, lsl #4
   6aff4:	ldrb	r1, [r6, #15]
   6aff8:	tst	r1, #4
   6affc:	beq	6b014 <fputs@plt+0x59c2c>
   6b000:	ldr	r5, [r0, ip, lsl #4]
   6b004:	mov	r0, r5
   6b008:	bl	11220 <strlen@plt>
   6b00c:	add	r0, r5, r0
   6b010:	add	r2, r0, #1
   6b014:	ldrb	r0, [r6, #14]
   6b018:	strb	r0, [fp, #-25]	; 0xffffffe7
   6b01c:	b	6afb4 <fputs@plt+0x59bcc>
   6b020:	movw	r2, #37830	; 0x93c6
   6b024:	movt	r2, #8
   6b028:	b	6afb4 <fputs@plt+0x59bcc>
   6b02c:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   6b030:	add	fp, sp, #24
   6b034:	ldrb	r2, [r1]
   6b038:	mov	r8, #0
   6b03c:	cmp	r2, #27
   6b040:	bne	6b098 <fputs@plt+0x59cb0>
   6b044:	ldr	r6, [r0]
   6b048:	cmp	r6, #1
   6b04c:	blt	6b098 <fputs@plt+0x59cb0>
   6b050:	ldr	r0, [r0, #4]
   6b054:	ldr	r5, [r1, #8]
   6b058:	mov	r4, #1
   6b05c:	add	r7, r0, #4
   6b060:	ldr	r0, [r7]
   6b064:	cmp	r0, #0
   6b068:	beq	6b07c <fputs@plt+0x59c94>
   6b06c:	mov	r1, r5
   6b070:	bl	1606c <fputs@plt+0x4c84>
   6b074:	cmp	r0, #0
   6b078:	beq	6b094 <fputs@plt+0x59cac>
   6b07c:	add	r0, r4, #1
   6b080:	cmp	r4, r6
   6b084:	add	r7, r7, #20
   6b088:	mov	r4, r0
   6b08c:	blt	6b060 <fputs@plt+0x59c78>
   6b090:	b	6b098 <fputs@plt+0x59cb0>
   6b094:	mov	r8, r4
   6b098:	mov	r0, r8
   6b09c:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   6b0a0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   6b0a4:	add	fp, sp, #28
   6b0a8:	sub	sp, sp, #12
   6b0ac:	mov	r5, r0
   6b0b0:	mov	r0, #0
   6b0b4:	cmp	r2, #0
   6b0b8:	beq	6b188 <fputs@plt+0x59da0>
   6b0bc:	mov	r8, r3
   6b0c0:	ldr	r3, [r5]
   6b0c4:	mov	r6, r2
   6b0c8:	ldrb	r2, [r3, #69]	; 0x45
   6b0cc:	cmp	r2, #0
   6b0d0:	bne	6b188 <fputs@plt+0x59da0>
   6b0d4:	ldr	r2, [r6]
   6b0d8:	ldr	r3, [r3, #100]	; 0x64
   6b0dc:	cmp	r2, r3
   6b0e0:	ble	6b0fc <fputs@plt+0x59d14>
   6b0e4:	movw	r1, #4878	; 0x130e
   6b0e8:	mov	r0, r5
   6b0ec:	mov	r2, r8
   6b0f0:	movt	r1, #9
   6b0f4:	bl	1d2ec <fputs@plt+0xbf04>
   6b0f8:	b	6b184 <fputs@plt+0x59d9c>
   6b0fc:	cmp	r2, #1
   6b100:	blt	6b188 <fputs@plt+0x59da0>
   6b104:	ldr	r0, [r6, #4]
   6b108:	ldr	r9, [r1]
   6b10c:	mov	r7, #1
   6b110:	mov	sl, #0
   6b114:	add	r4, r0, #16
   6b118:	ldrh	r0, [r4]
   6b11c:	cmp	r0, #0
   6b120:	beq	6b14c <fputs@plt+0x59d64>
   6b124:	ldr	r1, [r9]
   6b128:	cmp	r1, r0
   6b12c:	blt	6b168 <fputs@plt+0x59d80>
   6b130:	ldr	r3, [r4, #-16]
   6b134:	sub	r2, r0, #1
   6b138:	mov	r0, r5
   6b13c:	mov	r1, r9
   6b140:	stm	sp, {r8, sl}
   6b144:	bl	688d8 <fputs@plt+0x574f0>
   6b148:	ldr	r2, [r6]
   6b14c:	add	r0, r7, #1
   6b150:	cmp	r7, r2
   6b154:	add	r4, r4, #20
   6b158:	mov	r7, r0
   6b15c:	blt	6b118 <fputs@plt+0x59d30>
   6b160:	mov	r0, #0
   6b164:	b	6b188 <fputs@plt+0x59da0>
   6b168:	str	r1, [sp]
   6b16c:	movw	r1, #4822	; 0x12d6
   6b170:	mov	r0, r5
   6b174:	mov	r2, r7
   6b178:	mov	r3, r8
   6b17c:	movt	r1, #9
   6b180:	bl	1d2ec <fputs@plt+0xbf04>
   6b184:	mov	r0, #1
   6b188:	sub	sp, fp, #28
   6b18c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   6b190:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   6b194:	add	fp, sp, #24
   6b198:	sub	sp, sp, #8
   6b19c:	mov	r5, r0
   6b1a0:	ldrb	r0, [r2]
   6b1a4:	ldr	r4, [r1]
   6b1a8:	mov	r6, r2
   6b1ac:	mov	r8, r1
   6b1b0:	mov	r7, #0
   6b1b4:	cmp	r0, #0
   6b1b8:	beq	6b210 <fputs@plt+0x59e28>
   6b1bc:	movw	r1, #48044	; 0xbbac
   6b1c0:	cmp	r0, #95	; 0x5f
   6b1c4:	movt	r1, #8
   6b1c8:	beq	6b1dc <fputs@plt+0x59df4>
   6b1cc:	ldrb	r2, [r1, r0]
   6b1d0:	mov	r9, r6
   6b1d4:	ands	r2, r2, #6
   6b1d8:	beq	6b214 <fputs@plt+0x59e2c>
   6b1dc:	mov	r2, #1
   6b1e0:	ldrb	r3, [r6, r2]
   6b1e4:	mov	r7, r2
   6b1e8:	cmp	r3, #0
   6b1ec:	beq	6b208 <fputs@plt+0x59e20>
   6b1f0:	add	r2, r7, #1
   6b1f4:	cmp	r3, #95	; 0x5f
   6b1f8:	beq	6b1e0 <fputs@plt+0x59df8>
   6b1fc:	ldrb	r3, [r1, r3]
   6b200:	ands	r3, r3, #6
   6b204:	bne	6b1e0 <fputs@plt+0x59df8>
   6b208:	add	r9, r6, r7
   6b20c:	b	6b214 <fputs@plt+0x59e2c>
   6b210:	mov	r9, r6
   6b214:	sub	r0, r0, #48	; 0x30
   6b218:	cmp	r0, #10
   6b21c:	bcc	6b25c <fputs@plt+0x59e74>
   6b220:	mov	r0, #27
   6b224:	add	r2, sp, #4
   6b228:	mov	r1, r7
   6b22c:	str	r0, [sp, #4]
   6b230:	mov	r0, r6
   6b234:	bl	4991c <fputs@plt+0x38534>
   6b238:	ldr	r0, [sp, #4]
   6b23c:	cmp	r0, #27
   6b240:	bne	6b25c <fputs@plt+0x59e74>
   6b244:	cmp	r7, #0
   6b248:	beq	6b25c <fputs@plt+0x59e74>
   6b24c:	ldrb	r1, [r9]
   6b250:	mov	r0, #0
   6b254:	cmp	r1, #0
   6b258:	beq	6b26c <fputs@plt+0x59e84>
   6b25c:	mov	r0, #34	; 0x22
   6b260:	strb	r0, [r5, r4]
   6b264:	add	r4, r4, #1
   6b268:	mov	r0, #1
   6b26c:	ldrb	r3, [r6]
   6b270:	cmp	r3, #0
   6b274:	beq	6b2a8 <fputs@plt+0x59ec0>
   6b278:	add	r1, r6, #1
   6b27c:	mov	r2, #34	; 0x22
   6b280:	strb	r3, [r5, r4]
   6b284:	add	r3, r4, #1
   6b288:	ldrb	r7, [r1, #-1]
   6b28c:	cmp	r7, #34	; 0x22
   6b290:	strbeq	r2, [r5, r3]
   6b294:	addeq	r4, r4, #2
   6b298:	movne	r4, r3
   6b29c:	ldrb	r3, [r1], #1
   6b2a0:	cmp	r3, #0
   6b2a4:	bne	6b280 <fputs@plt+0x59e98>
   6b2a8:	cmp	r0, #0
   6b2ac:	movne	r0, #34	; 0x22
   6b2b0:	strbne	r0, [r5, r4]
   6b2b4:	addne	r4, r4, #1
   6b2b8:	mov	r0, #0
   6b2bc:	strb	r0, [r5, r4]
   6b2c0:	str	r4, [r8]
   6b2c4:	sub	sp, fp, #24
   6b2c8:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   6b2cc:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   6b2d0:	add	fp, sp, #24
   6b2d4:	add	r8, r1, #8
   6b2d8:	mov	r6, r1
   6b2dc:	mov	r1, #0
   6b2e0:	mov	r5, r0
   6b2e4:	mov	r4, #0
   6b2e8:	mov	r2, r8
   6b2ec:	bl	6a37c <fputs@plt+0x58f94>
   6b2f0:	mov	r7, r0
   6b2f4:	ldr	r0, [r5]
   6b2f8:	ldr	r1, [r6, #24]
   6b2fc:	bl	13b64 <fputs@plt+0x277c>
   6b300:	str	r7, [r6, #24]
   6b304:	cmp	r7, #0
   6b308:	mov	r1, r8
   6b30c:	ldrhne	r0, [r7, #36]	; 0x24
   6b310:	addne	r0, r0, #1
   6b314:	strhne	r0, [r7, #36]	; 0x24
   6b318:	mov	r0, r5
   6b31c:	bl	6a62c <fputs@plt+0x59244>
   6b320:	cmp	r0, #0
   6b324:	moveq	r4, r7
   6b328:	mov	r0, r4
   6b32c:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   6b330:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   6b334:	add	fp, sp, #28
   6b338:	sub	sp, sp, #4
   6b33c:	mov	r7, #0
   6b340:	cmp	r1, #0
   6b344:	beq	6b41c <fputs@plt+0x5a034>
   6b348:	mov	r4, r0
   6b34c:	ldr	r0, [r1]
   6b350:	mov	sl, r1
   6b354:	cmp	r0, #1
   6b358:	blt	6b41c <fputs@plt+0x5a034>
   6b35c:	ldr	r8, [r4, #12]
   6b360:	add	r6, sl, #28
   6b364:	mov	r9, #0
   6b368:	mov	r5, #0
   6b36c:	ldr	r0, [r4, #8]
   6b370:	cmp	r0, #0
   6b374:	bne	6b3b4 <fputs@plt+0x59fcc>
   6b378:	ldr	r7, [r6, #-16]
   6b37c:	cmp	r7, #0
   6b380:	beq	6b398 <fputs@plt+0x59fb0>
   6b384:	mov	r0, r7
   6b388:	mov	r1, r8
   6b38c:	bl	1606c <fputs@plt+0x4c84>
   6b390:	cmp	r0, #0
   6b394:	bne	6b3fc <fputs@plt+0x5a014>
   6b398:	ldr	r0, [r4]
   6b39c:	mov	r1, r7
   6b3a0:	ldr	r0, [r0]
   6b3a4:	bl	13dc4 <fputs@plt+0x29dc>
   6b3a8:	str	r9, [r6, #-16]
   6b3ac:	ldr	r0, [r4, #4]
   6b3b0:	str	r0, [r6, #-20]	; 0xffffffec
   6b3b4:	ldr	r1, [r6]
   6b3b8:	mov	r0, r4
   6b3bc:	bl	6ba38 <fputs@plt+0x5a650>
   6b3c0:	mov	r7, #1
   6b3c4:	cmp	r0, #0
   6b3c8:	bne	6b41c <fputs@plt+0x5a034>
   6b3cc:	ldr	r1, [r6, #28]
   6b3d0:	mov	r0, r4
   6b3d4:	bl	6bb0c <fputs@plt+0x5a724>
   6b3d8:	cmp	r0, #0
   6b3dc:	bne	6b41c <fputs@plt+0x5a034>
   6b3e0:	ldr	r0, [sl]
   6b3e4:	add	r5, r5, #1
   6b3e8:	add	r6, r6, #72	; 0x48
   6b3ec:	cmp	r5, r0
   6b3f0:	blt	6b36c <fputs@plt+0x59f84>
   6b3f4:	mov	r7, #0
   6b3f8:	b	6b41c <fputs@plt+0x5a034>
   6b3fc:	ldr	r0, [r4]
   6b400:	ldr	r2, [r4, #16]
   6b404:	ldr	r3, [r4, #20]
   6b408:	movw	r1, #5836	; 0x16cc
   6b40c:	str	r7, [sp]
   6b410:	movt	r1, #9
   6b414:	bl	1d2ec <fputs@plt+0xbf04>
   6b418:	mov	r7, #1
   6b41c:	mov	r0, r7
   6b420:	sub	sp, fp, #28
   6b424:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   6b428:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   6b42c:	add	fp, sp, #28
   6b430:	sub	sp, sp, #4
   6b434:	mov	r5, r1
   6b438:	mov	r1, #7
   6b43c:	mov	r8, r3
   6b440:	cmp	r0, #0
   6b444:	add	r1, r1, r5, lsl #2
   6b448:	bic	r9, r1, #7
   6b44c:	mov	r1, #2
   6b450:	add	sl, r1, r5, lsl #1
   6b454:	add	r1, r5, r5, lsl #1
   6b458:	add	r1, r1, sl
   6b45c:	add	r1, r1, #7
   6b460:	bic	r1, r1, #7
   6b464:	add	r1, r9, r1
   6b468:	add	r4, r1, #56	; 0x38
   6b46c:	add	r6, r4, r2
   6b470:	beq	6b484 <fputs@plt+0x5a09c>
   6b474:	asr	r3, r6, #31
   6b478:	mov	r2, r6
   6b47c:	bl	238e0 <fputs@plt+0x124f8>
   6b480:	b	6b490 <fputs@plt+0x5a0a8>
   6b484:	asr	r1, r6, #31
   6b488:	mov	r0, r6
   6b48c:	bl	1438c <fputs@plt+0x2fa4>
   6b490:	mov	r7, r0
   6b494:	cmp	r0, #0
   6b498:	beq	6b4ec <fputs@plt+0x5a104>
   6b49c:	mov	r0, r7
   6b4a0:	mov	r1, #0
   6b4a4:	mov	r2, r6
   6b4a8:	str	r8, [sp]
   6b4ac:	lsl	r8, r5, #1
   6b4b0:	bl	1119c <memset@plt>
   6b4b4:	add	r0, r7, #56	; 0x38
   6b4b8:	sub	r1, r5, #1
   6b4bc:	str	r0, [r7, #32]
   6b4c0:	add	r0, r0, r9
   6b4c4:	strh	r5, [r7, #52]	; 0x34
   6b4c8:	strh	r1, [r7, #50]	; 0x32
   6b4cc:	add	r1, r0, sl
   6b4d0:	str	r1, [r7, #4]
   6b4d4:	str	r0, [r7, #8]
   6b4d8:	add	r0, r1, r8
   6b4dc:	ldr	r1, [sp]
   6b4e0:	str	r0, [r7, #28]
   6b4e4:	add	r0, r7, r4
   6b4e8:	str	r0, [r1]
   6b4ec:	mov	r0, r7
   6b4f0:	sub	sp, fp, #28
   6b4f4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   6b4f8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   6b4fc:	add	fp, sp, #28
   6b500:	sub	sp, sp, #44	; 0x2c
   6b504:	ldr	sl, [r0, #72]	; 0x48
   6b508:	mov	r5, r0
   6b50c:	ldr	r9, [r1, #12]
   6b510:	mov	r7, r1
   6b514:	mov	r4, r2
   6b518:	add	r0, sl, #2
   6b51c:	str	r0, [r5, #72]	; 0x48
   6b520:	ldr	r1, [r1, #24]
   6b524:	ldr	r0, [r5]
   6b528:	cmp	r1, #0
   6b52c:	beq	6b568 <fputs@plt+0x5a180>
   6b530:	ldr	r2, [r0, #20]
   6b534:	cmp	r2, #1
   6b538:	blt	6b574 <fputs@plt+0x5a18c>
   6b53c:	ldr	r3, [r0, #16]
   6b540:	mov	r8, #0
   6b544:	add	r3, r3, #12
   6b548:	ldr	r6, [r3, r8, lsl #4]
   6b54c:	cmp	r6, r1
   6b550:	beq	6b578 <fputs@plt+0x5a190>
   6b554:	add	r8, r8, #1
   6b558:	cmp	r2, r8
   6b55c:	bne	6b548 <fputs@plt+0x5a160>
   6b560:	mov	r8, r2
   6b564:	b	6b578 <fputs@plt+0x5a190>
   6b568:	movw	r8, #48576	; 0xbdc0
   6b56c:	movt	r8, #65520	; 0xfff0
   6b570:	b	6b578 <fputs@plt+0x5a190>
   6b574:	mov	r8, #0
   6b578:	ldr	r0, [r0, #16]
   6b57c:	ldr	r2, [r7]
   6b580:	mov	r1, #27
   6b584:	mov	r3, #0
   6b588:	ldr	r0, [r0, r8, lsl #4]
   6b58c:	str	r0, [sp]
   6b590:	mov	r0, r5
   6b594:	bl	66430 <fputs@plt+0x55048>
   6b598:	cmp	r0, #0
   6b59c:	bne	6ba30 <fputs@plt+0x5a648>
   6b5a0:	ldr	r0, [r9]
   6b5a4:	ldr	r2, [r9, #28]
   6b5a8:	mov	r1, r8
   6b5ac:	mov	r3, #1
   6b5b0:	str	r0, [sp]
   6b5b4:	mov	r0, r5
   6b5b8:	bl	606a4 <fputs@plt+0x4f2bc>
   6b5bc:	mov	r0, r5
   6b5c0:	bl	60424 <fputs@plt+0x4f03c>
   6b5c4:	cmp	r0, #0
   6b5c8:	beq	6ba30 <fputs@plt+0x5a648>
   6b5cc:	mov	r6, r0
   6b5d0:	cmn	r4, #1
   6b5d4:	str	r4, [sp, #28]
   6b5d8:	bgt	6b5e4 <fputs@plt+0x5a1fc>
   6b5dc:	ldr	r0, [r7, #44]	; 0x2c
   6b5e0:	str	r0, [sp, #28]
   6b5e4:	mov	r0, r5
   6b5e8:	mov	r1, r7
   6b5ec:	str	r4, [sp, #32]
   6b5f0:	bl	607ac <fputs@plt+0x4f3c4>
   6b5f4:	mov	r4, r0
   6b5f8:	ldr	r0, [r5, #72]	; 0x48
   6b5fc:	mov	r3, #0
   6b600:	cmp	r4, #0
   6b604:	str	r0, [sp, #36]	; 0x24
   6b608:	add	r0, r0, #1
   6b60c:	str	r0, [r5, #72]	; 0x48
   6b610:	ldr	r2, [sp, #36]	; 0x24
   6b614:	ldrne	r1, [r4]
   6b618:	ldrh	r0, [r7, #50]	; 0x32
   6b61c:	addne	r1, r1, #1
   6b620:	strne	r1, [r4]
   6b624:	str	r0, [sp]
   6b628:	mov	r0, r6
   6b62c:	mov	r1, #58	; 0x3a
   6b630:	bl	49a20 <fputs@plt+0x38638>
   6b634:	mov	r1, r0
   6b638:	mov	r0, r6
   6b63c:	mov	r2, r4
   6b640:	mvn	r3, #5
   6b644:	str	r4, [sp, #24]
   6b648:	bl	1d520 <fputs@plt+0xc138>
   6b64c:	mov	r0, #54	; 0x36
   6b650:	mov	r1, sl
   6b654:	mov	r2, r8
   6b658:	mov	r3, r9
   6b65c:	str	r0, [sp]
   6b660:	mov	r0, r5
   6b664:	bl	605ac <fputs@plt+0x4f1c4>
   6b668:	mov	r0, #0
   6b66c:	mov	r1, #108	; 0x6c
   6b670:	mov	r2, sl
   6b674:	mov	r3, #0
   6b678:	str	r0, [sp]
   6b67c:	mov	r0, r6
   6b680:	bl	49a20 <fputs@plt+0x38638>
   6b684:	ldrb	r1, [r5, #19]
   6b688:	str	r0, [sp, #20]
   6b68c:	cmp	r1, #0
   6b690:	beq	6b6ac <fputs@plt+0x5a2c4>
   6b694:	sub	r0, r1, #1
   6b698:	strb	r0, [r5, #19]
   6b69c:	uxtb	r0, r0
   6b6a0:	add	r0, r5, r0, lsl #2
   6b6a4:	ldr	r4, [r0, #28]
   6b6a8:	b	6b6b8 <fputs@plt+0x5a2d0>
   6b6ac:	ldr	r0, [r5, #76]	; 0x4c
   6b6b0:	add	r4, r0, #1
   6b6b4:	str	r4, [r5, #76]	; 0x4c
   6b6b8:	mov	r9, #0
   6b6bc:	sub	r0, fp, #32
   6b6c0:	mov	r1, r7
   6b6c4:	mov	r2, sl
   6b6c8:	mov	r3, r4
   6b6cc:	str	r9, [sp]
   6b6d0:	stmib	sp, {r0, r9}
   6b6d4:	mov	r0, r5
   6b6d8:	str	r9, [sp, #12]
   6b6dc:	bl	6bc30 <fputs@plt+0x5a848>
   6b6e0:	ldr	r2, [sp, #36]	; 0x24
   6b6e4:	mov	r0, r6
   6b6e8:	mov	r1, #109	; 0x6d
   6b6ec:	mov	r3, r4
   6b6f0:	str	r9, [sp]
   6b6f4:	str	r4, [sp, #16]
   6b6f8:	bl	49a20 <fputs@plt+0x38638>
   6b6fc:	ldr	r1, [fp, #-32]	; 0xffffffe0
   6b700:	mov	r0, r5
   6b704:	bl	6beac <fputs@plt+0x5aac4>
   6b708:	ldr	r4, [sp, #20]
   6b70c:	mov	r0, r6
   6b710:	mov	r1, #7
   6b714:	mov	r2, sl
   6b718:	str	r9, [sp]
   6b71c:	add	r3, r4, #1
   6b720:	bl	49a20 <fputs@plt+0x38638>
   6b724:	ldr	r0, [r6, #32]
   6b728:	ldr	r2, [r6, #24]
   6b72c:	sub	r1, r0, #1
   6b730:	str	r1, [r2, #96]	; 0x60
   6b734:	ldr	r2, [r6]
   6b738:	ldrb	r2, [r2, #69]	; 0x45
   6b73c:	cmp	r2, #0
   6b740:	beq	6b750 <fputs@plt+0x5a368>
   6b744:	movw	r1, #35320	; 0x89f8
   6b748:	movt	r1, #10
   6b74c:	b	6b764 <fputs@plt+0x5a37c>
   6b750:	cmp	r4, #0
   6b754:	ldr	r2, [r6, #4]
   6b758:	movpl	r1, r4
   6b75c:	add	r1, r1, r1, lsl #2
   6b760:	add	r1, r2, r1, lsl #2
   6b764:	str	r0, [r1, #8]
   6b768:	ldr	r0, [sp, #32]
   6b76c:	ldr	r4, [sp, #28]
   6b770:	str	sl, [sp, #20]
   6b774:	add	sl, sl, #1
   6b778:	cmn	r0, #1
   6b77c:	bgt	6b79c <fputs@plt+0x5a3b4>
   6b780:	mov	r0, #0
   6b784:	mov	r1, #119	; 0x77
   6b788:	mov	r2, r4
   6b78c:	mov	r3, r8
   6b790:	str	r0, [sp]
   6b794:	mov	r0, r6
   6b798:	bl	49a20 <fputs@plt+0x38638>
   6b79c:	mov	r0, r6
   6b7a0:	mov	r1, #55	; 0x37
   6b7a4:	mov	r2, sl
   6b7a8:	mov	r3, r4
   6b7ac:	str	r8, [sp]
   6b7b0:	bl	49a20 <fputs@plt+0x38638>
   6b7b4:	ldr	r8, [sp, #24]
   6b7b8:	mov	r1, r0
   6b7bc:	mov	r0, r6
   6b7c0:	mvn	r3, #5
   6b7c4:	mov	r2, r8
   6b7c8:	bl	1d520 <fputs@plt+0xc138>
   6b7cc:	ldr	r0, [r6]
   6b7d0:	ldrb	r0, [r0, #69]	; 0x45
   6b7d4:	cmp	r0, #0
   6b7d8:	bne	6b800 <fputs@plt+0x5a418>
   6b7dc:	ldr	r1, [r6, #32]
   6b7e0:	ldr	r0, [r6, #4]
   6b7e4:	ldr	r2, [sp, #32]
   6b7e8:	add	r1, r1, r1, lsl #2
   6b7ec:	add	r0, r0, r1, lsl #2
   6b7f0:	mov	r1, #16
   6b7f4:	and	r1, r1, r2, lsr #27
   6b7f8:	eor	r1, r1, #17
   6b7fc:	strb	r1, [r0, #-17]	; 0xffffffef
   6b800:	ldr	r2, [sp, #36]	; 0x24
   6b804:	mov	r0, #0
   6b808:	mov	r1, #106	; 0x6a
   6b80c:	mov	r3, #0
   6b810:	str	r0, [sp]
   6b814:	mov	r0, r6
   6b818:	mov	r9, r2
   6b81c:	bl	49a20 <fputs@plt+0x38638>
   6b820:	cmp	r8, #0
   6b824:	str	r0, [sp, #28]
   6b828:	ldr	r1, [r6, #32]
   6b82c:	ldr	r4, [sp, #16]
   6b830:	ldrbne	r0, [r7, #54]	; 0x36
   6b834:	cmpne	r0, #0
   6b838:	bne	6b844 <fputs@plt+0x5a45c>
   6b83c:	str	r1, [sp, #32]
   6b840:	b	6b8b8 <fputs@plt+0x5a4d0>
   6b844:	add	r9, r1, #3
   6b848:	mov	r0, #0
   6b84c:	mov	r1, #13
   6b850:	mov	r2, #0
   6b854:	str	r0, [sp]
   6b858:	mov	r0, r6
   6b85c:	mov	r3, r9
   6b860:	bl	49a20 <fputs@plt+0x38638>
   6b864:	ldr	r0, [r6, #32]
   6b868:	ldr	r2, [sp, #36]	; 0x24
   6b86c:	ldrh	r8, [r7, #50]	; 0x32
   6b870:	mov	r3, r9
   6b874:	ldr	r9, [sp, #36]	; 0x24
   6b878:	mov	r1, #99	; 0x63
   6b87c:	str	sl, [sp, #24]
   6b880:	str	r4, [sp]
   6b884:	str	r0, [sp, #32]
   6b888:	mov	r0, r6
   6b88c:	bl	49a20 <fputs@plt+0x38638>
   6b890:	ldr	sl, [sp, #24]
   6b894:	mov	r1, r0
   6b898:	mov	r0, r6
   6b89c:	mov	r2, r8
   6b8a0:	mvn	r3, #13
   6b8a4:	bl	1d520 <fputs@plt+0xc138>
   6b8a8:	mov	r0, r5
   6b8ac:	mov	r1, #2
   6b8b0:	mov	r2, r7
   6b8b4:	bl	6beec <fputs@plt+0x5ab04>
   6b8b8:	ldr	r7, [sp, #20]
   6b8bc:	mov	r0, r6
   6b8c0:	mov	r1, #100	; 0x64
   6b8c4:	mov	r2, r9
   6b8c8:	mov	r3, r4
   6b8cc:	str	sl, [sp]
   6b8d0:	bl	49a20 <fputs@plt+0x38638>
   6b8d4:	mvn	r0, #0
   6b8d8:	mov	r1, #105	; 0x69
   6b8dc:	mov	r2, sl
   6b8e0:	mov	r3, #0
   6b8e4:	str	r0, [sp]
   6b8e8:	mov	r0, r6
   6b8ec:	bl	49a20 <fputs@plt+0x38638>
   6b8f0:	mov	r0, #0
   6b8f4:	mov	r1, #110	; 0x6e
   6b8f8:	mov	r2, sl
   6b8fc:	mov	r3, r4
   6b900:	str	r0, [sp]
   6b904:	mov	r0, r6
   6b908:	bl	49a20 <fputs@plt+0x38638>
   6b90c:	ldr	r0, [r6]
   6b910:	ldrb	r0, [r0, #69]	; 0x45
   6b914:	cmp	r0, #0
   6b918:	bne	6b934 <fputs@plt+0x5a54c>
   6b91c:	ldr	r1, [r6, #32]
   6b920:	ldr	r0, [r6, #4]
   6b924:	add	r1, r1, r1, lsl #2
   6b928:	add	r0, r0, r1, lsl #2
   6b92c:	mov	r1, #16
   6b930:	strb	r1, [r0, #-17]	; 0xffffffef
   6b934:	cmp	r4, #0
   6b938:	beq	6b984 <fputs@plt+0x5a59c>
   6b93c:	ldrb	r0, [r5, #19]
   6b940:	cmp	r0, #7
   6b944:	bhi	6b984 <fputs@plt+0x5a59c>
   6b948:	mov	r1, #0
   6b94c:	add	r2, r5, r1
   6b950:	ldr	r3, [r2, #136]	; 0x88
   6b954:	cmp	r3, r4
   6b958:	beq	6b97c <fputs@plt+0x5a594>
   6b95c:	add	r1, r1, #20
   6b960:	cmp	r1, #200	; 0xc8
   6b964:	bne	6b94c <fputs@plt+0x5a564>
   6b968:	add	r1, r0, #1
   6b96c:	add	r0, r5, r0, lsl #2
   6b970:	strb	r1, [r5, #19]
   6b974:	str	r4, [r0, #28]
   6b978:	b	6b984 <fputs@plt+0x5a59c>
   6b97c:	mov	r0, #1
   6b980:	strb	r0, [r2, #130]	; 0x82
   6b984:	ldr	r3, [sp, #32]
   6b988:	mov	r4, #0
   6b98c:	mov	r0, r6
   6b990:	mov	r1, #3
   6b994:	mov	r2, r9
   6b998:	str	r4, [sp]
   6b99c:	bl	49a20 <fputs@plt+0x38638>
   6b9a0:	ldr	r0, [r6, #32]
   6b9a4:	ldr	r2, [r6, #24]
   6b9a8:	sub	r1, r0, #1
   6b9ac:	str	r1, [r2, #96]	; 0x60
   6b9b0:	ldr	r2, [r6]
   6b9b4:	ldrb	r2, [r2, #69]	; 0x45
   6b9b8:	cmp	r2, #0
   6b9bc:	beq	6b9cc <fputs@plt+0x5a5e4>
   6b9c0:	movw	r1, #35320	; 0x89f8
   6b9c4:	movt	r1, #10
   6b9c8:	b	6b9e4 <fputs@plt+0x5a5fc>
   6b9cc:	ldr	r2, [sp, #28]
   6b9d0:	cmp	r2, #0
   6b9d4:	movpl	r1, r2
   6b9d8:	ldr	r2, [r6, #4]
   6b9dc:	add	r1, r1, r1, lsl #2
   6b9e0:	add	r1, r2, r1, lsl #2
   6b9e4:	str	r0, [r1, #8]
   6b9e8:	mov	r0, r6
   6b9ec:	mov	r1, #61	; 0x3d
   6b9f0:	mov	r2, r7
   6b9f4:	mov	r3, #0
   6b9f8:	str	r4, [sp]
   6b9fc:	bl	49a20 <fputs@plt+0x38638>
   6ba00:	mov	r0, r6
   6ba04:	mov	r1, #61	; 0x3d
   6ba08:	mov	r2, sl
   6ba0c:	mov	r3, #0
   6ba10:	str	r4, [sp]
   6ba14:	bl	49a20 <fputs@plt+0x38638>
   6ba18:	mov	r0, r6
   6ba1c:	mov	r1, #61	; 0x3d
   6ba20:	mov	r2, r9
   6ba24:	mov	r3, #0
   6ba28:	str	r4, [sp]
   6ba2c:	bl	49a20 <fputs@plt+0x38638>
   6ba30:	sub	sp, fp, #28
   6ba34:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   6ba38:	push	{r4, r5, r6, sl, fp, lr}
   6ba3c:	add	fp, sp, #16
   6ba40:	cmp	r1, #0
   6ba44:	beq	6bb00 <fputs@plt+0x5a718>
   6ba48:	mov	r5, r1
   6ba4c:	mov	r6, r0
   6ba50:	mov	r4, #1
   6ba54:	ldr	r1, [r5]
   6ba58:	mov	r0, r6
   6ba5c:	bl	6bbc8 <fputs@plt+0x5a7e0>
   6ba60:	cmp	r0, #0
   6ba64:	bne	6bb04 <fputs@plt+0x5a71c>
   6ba68:	ldr	r1, [r5, #28]
   6ba6c:	mov	r0, r6
   6ba70:	bl	6b330 <fputs@plt+0x59f48>
   6ba74:	cmp	r0, #0
   6ba78:	bne	6bb04 <fputs@plt+0x5a71c>
   6ba7c:	ldr	r1, [r5, #32]
   6ba80:	mov	r0, r6
   6ba84:	bl	6bb0c <fputs@plt+0x5a724>
   6ba88:	cmp	r0, #0
   6ba8c:	bne	6bb04 <fputs@plt+0x5a71c>
   6ba90:	ldr	r1, [r5, #36]	; 0x24
   6ba94:	mov	r0, r6
   6ba98:	bl	6bbc8 <fputs@plt+0x5a7e0>
   6ba9c:	cmp	r0, #0
   6baa0:	bne	6bb04 <fputs@plt+0x5a71c>
   6baa4:	ldr	r1, [r5, #40]	; 0x28
   6baa8:	mov	r0, r6
   6baac:	bl	6bb0c <fputs@plt+0x5a724>
   6bab0:	cmp	r0, #0
   6bab4:	bne	6bb04 <fputs@plt+0x5a71c>
   6bab8:	ldr	r1, [r5, #44]	; 0x2c
   6babc:	mov	r0, r6
   6bac0:	bl	6bbc8 <fputs@plt+0x5a7e0>
   6bac4:	cmp	r0, #0
   6bac8:	bne	6bb04 <fputs@plt+0x5a71c>
   6bacc:	ldr	r1, [r5, #56]	; 0x38
   6bad0:	mov	r0, r6
   6bad4:	bl	6bb0c <fputs@plt+0x5a724>
   6bad8:	cmp	r0, #0
   6badc:	bne	6bb04 <fputs@plt+0x5a71c>
   6bae0:	ldr	r1, [r5, #60]	; 0x3c
   6bae4:	mov	r0, r6
   6bae8:	bl	6bb0c <fputs@plt+0x5a724>
   6baec:	cmp	r0, #0
   6baf0:	bne	6bb04 <fputs@plt+0x5a71c>
   6baf4:	ldr	r5, [r5, #48]	; 0x30
   6baf8:	cmp	r5, #0
   6bafc:	bne	6ba54 <fputs@plt+0x5a66c>
   6bb00:	mov	r4, #0
   6bb04:	mov	r0, r4
   6bb08:	pop	{r4, r5, r6, sl, fp, pc}
   6bb0c:	push	{r4, r5, r6, r7, fp, lr}
   6bb10:	add	fp, sp, #16
   6bb14:	mov	r4, #0
   6bb18:	cmp	r1, #0
   6bb1c:	beq	6bbc0 <fputs@plt+0x5a7d8>
   6bb20:	mov	r6, r1
   6bb24:	mov	r5, r0
   6bb28:	mov	r7, #101	; 0x65
   6bb2c:	ldrb	r0, [r6]
   6bb30:	cmp	r0, #135	; 0x87
   6bb34:	bne	6bb50 <fputs@plt+0x5a768>
   6bb38:	ldr	r0, [r5]
   6bb3c:	ldr	r1, [r0]
   6bb40:	ldrb	r1, [r1, #149]	; 0x95
   6bb44:	cmp	r1, #0
   6bb48:	beq	6bbac <fputs@plt+0x5a7c4>
   6bb4c:	strb	r7, [r6]
   6bb50:	ldr	r0, [r6, #4]
   6bb54:	tst	r0, #16384	; 0x4000
   6bb58:	bne	6bbc0 <fputs@plt+0x5a7d8>
   6bb5c:	tst	r0, #2048	; 0x800
   6bb60:	bne	6bb74 <fputs@plt+0x5a78c>
   6bb64:	ldr	r1, [r6, #20]
   6bb68:	mov	r0, r5
   6bb6c:	bl	6bbc8 <fputs@plt+0x5a7e0>
   6bb70:	b	6bb80 <fputs@plt+0x5a798>
   6bb74:	ldr	r1, [r6, #20]
   6bb78:	mov	r0, r5
   6bb7c:	bl	6ba38 <fputs@plt+0x5a650>
   6bb80:	cmp	r0, #0
   6bb84:	bne	6bbbc <fputs@plt+0x5a7d4>
   6bb88:	ldr	r1, [r6, #16]
   6bb8c:	mov	r0, r5
   6bb90:	bl	6bb0c <fputs@plt+0x5a724>
   6bb94:	cmp	r0, #0
   6bb98:	bne	6bbbc <fputs@plt+0x5a7d4>
   6bb9c:	ldr	r6, [r6, #12]
   6bba0:	cmp	r6, #0
   6bba4:	bne	6bb2c <fputs@plt+0x5a744>
   6bba8:	b	6bbc0 <fputs@plt+0x5a7d8>
   6bbac:	ldr	r2, [r5, #16]
   6bbb0:	movw	r1, #5882	; 0x16fa
   6bbb4:	movt	r1, #9
   6bbb8:	bl	1d2ec <fputs@plt+0xbf04>
   6bbbc:	mov	r4, #1
   6bbc0:	mov	r0, r4
   6bbc4:	pop	{r4, r5, r6, r7, fp, pc}
   6bbc8:	push	{r4, r5, r6, r7, fp, lr}
   6bbcc:	add	fp, sp, #16
   6bbd0:	mov	r5, r0
   6bbd4:	mov	r0, #0
   6bbd8:	cmp	r1, #0
   6bbdc:	beq	6bc24 <fputs@plt+0x5a83c>
   6bbe0:	mov	r4, r1
   6bbe4:	ldr	r1, [r1]
   6bbe8:	cmp	r1, #1
   6bbec:	blt	6bc24 <fputs@plt+0x5a83c>
   6bbf0:	ldr	r6, [r4, #4]
   6bbf4:	mov	r7, #0
   6bbf8:	ldr	r1, [r6]
   6bbfc:	mov	r0, r5
   6bc00:	bl	6bb0c <fputs@plt+0x5a724>
   6bc04:	cmp	r0, #0
   6bc08:	bne	6bc28 <fputs@plt+0x5a840>
   6bc0c:	ldr	r0, [r4]
   6bc10:	add	r7, r7, #1
   6bc14:	add	r6, r6, #20
   6bc18:	cmp	r7, r0
   6bc1c:	blt	6bbf8 <fputs@plt+0x5a810>
   6bc20:	mov	r0, #0
   6bc24:	pop	{r4, r5, r6, r7, fp, pc}
   6bc28:	mov	r0, #1
   6bc2c:	pop	{r4, r5, r6, r7, fp, pc}
   6bc30:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   6bc34:	add	fp, sp, #28
   6bc38:	sub	sp, sp, #28
   6bc3c:	ldr	r6, [fp, #12]
   6bc40:	mov	r4, r0
   6bc44:	ldr	r0, [r0, #8]
   6bc48:	ldr	r5, [fp, #8]
   6bc4c:	mov	r7, r3
   6bc50:	str	r2, [sp, #16]
   6bc54:	str	r1, [sp, #20]
   6bc58:	cmp	r6, #0
   6bc5c:	str	r0, [sp, #24]
   6bc60:	beq	6bcb4 <fputs@plt+0x5a8cc>
   6bc64:	ldr	r0, [r1, #36]	; 0x24
   6bc68:	cmp	r0, #0
   6bc6c:	beq	6bcac <fputs@plt+0x5a8c4>
   6bc70:	ldr	r0, [sp, #24]
   6bc74:	bl	626a8 <fputs@plt+0x512c0>
   6bc78:	str	r0, [r6]
   6bc7c:	ldr	r0, [sp, #16]
   6bc80:	str	r0, [r4, #104]	; 0x68
   6bc84:	ldr	r0, [r4, #108]	; 0x6c
   6bc88:	add	r0, r0, #1
   6bc8c:	str	r0, [r4, #108]	; 0x6c
   6bc90:	ldr	r0, [sp, #20]
   6bc94:	ldr	r2, [r6]
   6bc98:	ldr	r1, [r0, #36]	; 0x24
   6bc9c:	mov	r0, r4
   6bca0:	bl	6c03c <fputs@plt+0x5ac54>
   6bca4:	ldr	r1, [sp, #20]
   6bca8:	b	6bcb4 <fputs@plt+0x5a8cc>
   6bcac:	mov	r0, #0
   6bcb0:	str	r0, [r6]
   6bcb4:	cmp	r5, #0
   6bcb8:	beq	6bcc8 <fputs@plt+0x5a8e0>
   6bcbc:	ldrb	r0, [r1, #55]	; 0x37
   6bcc0:	tst	r0, #8
   6bcc4:	bne	6bcd0 <fputs@plt+0x5a8e8>
   6bcc8:	add	r0, r1, #52	; 0x34
   6bccc:	b	6bcd4 <fputs@plt+0x5a8ec>
   6bcd0:	add	r0, r1, #50	; 0x32
   6bcd4:	ldr	r3, [r4, #60]	; 0x3c
   6bcd8:	ldrh	r2, [r0]
   6bcdc:	ldr	r9, [fp, #16]
   6bce0:	cmp	r3, r2
   6bce4:	bge	6bcfc <fputs@plt+0x5a914>
   6bce8:	ldr	r0, [r4, #76]	; 0x4c
   6bcec:	add	r3, r0, r2
   6bcf0:	add	r8, r0, #1
   6bcf4:	str	r3, [r4, #76]	; 0x4c
   6bcf8:	b	6bd10 <fputs@plt+0x5a928>
   6bcfc:	ldr	r8, [r4, #64]	; 0x40
   6bd00:	sub	r0, r3, r2
   6bd04:	str	r0, [r4, #60]	; 0x3c
   6bd08:	add	r3, r8, r2
   6bd0c:	str	r3, [r4, #64]	; 0x40
   6bd10:	cmp	r9, #0
   6bd14:	str	r7, [sp, #8]
   6bd18:	beq	6bd38 <fputs@plt+0x5a950>
   6bd1c:	ldr	r0, [fp, #20]
   6bd20:	cmp	r8, r0
   6bd24:	bne	6bd38 <fputs@plt+0x5a950>
   6bd28:	ldr	r0, [r9, #36]	; 0x24
   6bd2c:	cmp	r0, #0
   6bd30:	movne	r9, #0
   6bd34:	b	6bd3c <fputs@plt+0x5a954>
   6bd38:	mov	r9, #0
   6bd3c:	cmp	r2, #0
   6bd40:	str	r2, [sp, #12]
   6bd44:	beq	6be0c <fputs@plt+0x5aa24>
   6bd48:	ldr	r0, [sp, #12]
   6bd4c:	mov	r6, #0
   6bd50:	mov	r5, r8
   6bd54:	mov	r7, #0
   6bd58:	lsl	sl, r0, #1
   6bd5c:	cmp	r9, #0
   6bd60:	beq	6bd94 <fputs@plt+0x5a9ac>
   6bd64:	ldr	r0, [r9, #4]
   6bd68:	ldr	r2, [r1, #4]
   6bd6c:	movw	r3, #65534	; 0xfffe
   6bd70:	add	r0, r0, r7
   6bd74:	add	r2, r2, r7
   6bd78:	ldrh	r0, [r0]
   6bd7c:	ldrh	r2, [r2]
   6bd80:	cmp	r0, r3
   6bd84:	beq	6bda0 <fputs@plt+0x5a9b8>
   6bd88:	cmp	r0, r2
   6bd8c:	beq	6bdf8 <fputs@plt+0x5aa10>
   6bd90:	b	6bda0 <fputs@plt+0x5a9b8>
   6bd94:	ldr	r0, [r1, #4]
   6bd98:	add	r0, r0, r7
   6bd9c:	ldrh	r2, [r0]
   6bda0:	movw	r0, #65534	; 0xfffe
   6bda4:	cmp	r2, r0
   6bda8:	bne	6bdd0 <fputs@plt+0x5a9e8>
   6bdac:	ldr	r0, [sp, #16]
   6bdb0:	mov	r2, r5
   6bdb4:	str	r0, [r4, #104]	; 0x68
   6bdb8:	ldr	r0, [r1, #40]	; 0x28
   6bdbc:	ldr	r0, [r0, #4]
   6bdc0:	ldr	r1, [r0, r6]
   6bdc4:	mov	r0, r4
   6bdc8:	bl	6c094 <fputs@plt+0x5acac>
   6bdcc:	b	6bde8 <fputs@plt+0x5aa00>
   6bdd0:	sxth	r3, r2
   6bdd4:	ldr	r1, [r1, #12]
   6bdd8:	ldr	r0, [r4, #8]
   6bddc:	ldr	r2, [sp, #16]
   6bde0:	str	r5, [sp]
   6bde4:	bl	63d80 <fputs@plt+0x52998>
   6bde8:	ldr	r0, [sp, #24]
   6bdec:	mov	r1, #39	; 0x27
   6bdf0:	bl	6049c <fputs@plt+0x4f0b4>
   6bdf4:	ldr	r1, [sp, #20]
   6bdf8:	add	r7, r7, #2
   6bdfc:	add	r5, r5, #1
   6be00:	add	r6, r6, #20
   6be04:	cmp	sl, r7
   6be08:	bne	6bd5c <fputs@plt+0x5a974>
   6be0c:	ldr	r0, [sp, #8]
   6be10:	ldr	r9, [sp, #12]
   6be14:	cmp	r0, #0
   6be18:	beq	6be34 <fputs@plt+0x5aa4c>
   6be1c:	str	r0, [sp]
   6be20:	ldr	r0, [sp, #24]
   6be24:	mov	r1, #49	; 0x31
   6be28:	mov	r2, r8
   6be2c:	mov	r3, r9
   6be30:	bl	49a20 <fputs@plt+0x38638>
   6be34:	add	r0, r8, r9
   6be38:	mov	r1, #0
   6be3c:	mov	r2, #0
   6be40:	add	r3, r4, r2
   6be44:	ldr	r7, [r3, #136]	; 0x88
   6be48:	cmp	r7, r8
   6be4c:	blt	6be84 <fputs@plt+0x5aa9c>
   6be50:	cmp	r7, r0
   6be54:	bge	6be84 <fputs@plt+0x5aa9c>
   6be58:	ldrb	r6, [r3, #130]	; 0x82
   6be5c:	cmp	r6, #0
   6be60:	beq	6be80 <fputs@plt+0x5aa98>
   6be64:	ldrb	r6, [r4, #19]
   6be68:	cmp	r6, #7
   6be6c:	addls	r5, r6, #1
   6be70:	addls	r6, r4, r6, lsl #2
   6be74:	strbls	r5, [r4, #19]
   6be78:	strls	r7, [r6, #28]
   6be7c:	strb	r1, [r3, #130]	; 0x82
   6be80:	str	r1, [r3, #136]	; 0x88
   6be84:	add	r2, r2, #20
   6be88:	cmp	r2, #200	; 0xc8
   6be8c:	bne	6be40 <fputs@plt+0x5aa58>
   6be90:	ldr	r0, [r4, #60]	; 0x3c
   6be94:	cmp	r0, r9
   6be98:	mov	r0, r8
   6be9c:	strlt	r9, [r4, #60]	; 0x3c
   6bea0:	strlt	r8, [r4, #64]	; 0x40
   6bea4:	sub	sp, fp, #28
   6bea8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   6beac:	cmp	r1, #0
   6beb0:	bxeq	lr
   6beb4:	push	{fp, lr}
   6beb8:	mov	fp, sp
   6bebc:	ldr	r3, [r0, #8]
   6bec0:	ldr	ip, [r3, #24]
   6bec4:	ldr	r2, [ip, #120]	; 0x78
   6bec8:	cmp	r2, #0
   6becc:	ldrne	lr, [r3, #32]
   6bed0:	mvnne	r1, r1
   6bed4:	strne	lr, [r2, r1, lsl #2]
   6bed8:	ldr	r1, [r3, #32]
   6bedc:	sub	r1, r1, #1
   6bee0:	str	r1, [ip, #96]	; 0x60
   6bee4:	pop	{fp, lr}
   6bee8:	b	62704 <fputs@plt+0x5131c>
   6beec:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   6bef0:	add	fp, sp, #28
   6bef4:	sub	sp, sp, #44	; 0x2c
   6bef8:	ldr	r7, [r0]
   6befc:	mov	r6, r2
   6bf00:	ldr	r8, [r2, #12]
   6bf04:	mov	r3, #0
   6bf08:	mov	r2, #200	; 0xc8
   6bf0c:	str	r1, [sp, #12]
   6bf10:	str	r0, [sp, #8]
   6bf14:	str	r3, [sp, #24]
   6bf18:	str	r3, [sp, #20]
   6bf1c:	strh	r3, [sp, #40]	; 0x28
   6bf20:	str	r2, [sp, #36]	; 0x24
   6bf24:	str	r3, [sp, #32]
   6bf28:	str	r3, [sp, #28]
   6bf2c:	str	r7, [sp, #16]
   6bf30:	ldr	r2, [r6, #40]	; 0x28
   6bf34:	cmp	r2, #0
   6bf38:	beq	6bf54 <fputs@plt+0x5ab6c>
   6bf3c:	ldr	r2, [r6]
   6bf40:	movw	r1, #5906	; 0x1712
   6bf44:	add	r0, sp, #16
   6bf48:	movt	r1, #9
   6bf4c:	bl	3e160 <fputs@plt+0x2cd78>
   6bf50:	b	6bff8 <fputs@plt+0x5ac10>
   6bf54:	ldrh	r0, [r6, #50]	; 0x32
   6bf58:	cmp	r0, #0
   6bf5c:	beq	6bff8 <fputs@plt+0x5ac10>
   6bf60:	movw	r4, #62293	; 0xf355
   6bf64:	mov	r9, #0
   6bf68:	add	r7, sp, #16
   6bf6c:	mov	sl, #0
   6bf70:	movt	r4, #8
   6bf74:	ldr	r0, [r6, #4]
   6bf78:	ldr	r1, [r8, #4]
   6bf7c:	cmp	sl, #0
   6bf80:	add	r0, r0, r9
   6bf84:	ldrsh	r0, [r0]
   6bf88:	ldr	r5, [r1, r0, lsl #4]
   6bf8c:	beq	6bfd0 <fputs@plt+0x5abe8>
   6bf90:	ldr	r0, [sp, #28]
   6bf94:	ldr	r2, [sp, #32]
   6bf98:	add	r1, r0, #2
   6bf9c:	cmp	r1, r2
   6bfa0:	bcs	6bfbc <fputs@plt+0x5abd4>
   6bfa4:	str	r1, [sp, #28]
   6bfa8:	ldr	r1, [sp, #24]
   6bfac:	add	r0, r1, r0
   6bfb0:	movw	r1, #8236	; 0x202c
   6bfb4:	strh	r1, [r0]
   6bfb8:	b	6bfd0 <fputs@plt+0x5abe8>
   6bfbc:	movw	r1, #5917	; 0x171d
   6bfc0:	mov	r0, r7
   6bfc4:	mov	r2, #2
   6bfc8:	movt	r1, #9
   6bfcc:	bl	23670 <fputs@plt+0x12288>
   6bfd0:	ldr	r2, [r8]
   6bfd4:	mov	r0, r7
   6bfd8:	mov	r1, r4
   6bfdc:	mov	r3, r5
   6bfe0:	bl	3e160 <fputs@plt+0x2cd78>
   6bfe4:	ldrh	r0, [r6, #50]	; 0x32
   6bfe8:	add	sl, sl, #1
   6bfec:	add	r9, r9, #2
   6bff0:	cmp	sl, r0
   6bff4:	bcc	6bf74 <fputs@plt+0x5ab8c>
   6bff8:	add	r0, sp, #16
   6bffc:	bl	15ca8 <fputs@plt+0x48c0>
   6c000:	mov	r3, r0
   6c004:	ldrb	r0, [r6, #55]	; 0x37
   6c008:	mvn	r2, #0
   6c00c:	mov	r1, #2
   6c010:	str	r2, [sp]
   6c014:	ldr	r2, [sp, #12]
   6c018:	str	r1, [sp, #4]
   6c01c:	movw	r1, #2067	; 0x813
   6c020:	and	r0, r0, #3
   6c024:	cmp	r0, #2
   6c028:	ldr	r0, [sp, #8]
   6c02c:	movweq	r1, #1555	; 0x613
   6c030:	bl	63cdc <fputs@plt+0x528f4>
   6c034:	sub	sp, fp, #28
   6c038:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   6c03c:	push	{r4, r5, r6, r7, fp, lr}
   6c040:	add	fp, sp, #16
   6c044:	ldr	r4, [r0]
   6c048:	mov	r5, r2
   6c04c:	mov	r6, r0
   6c050:	mov	r2, #0
   6c054:	mov	r3, #0
   6c058:	mov	r0, r4
   6c05c:	bl	64c78 <fputs@plt+0x53890>
   6c060:	mov	r7, r0
   6c064:	ldrb	r0, [r4, #69]	; 0x45
   6c068:	cmp	r0, #0
   6c06c:	bne	6c084 <fputs@plt+0x5ac9c>
   6c070:	mov	r0, r6
   6c074:	mov	r1, r7
   6c078:	mov	r2, r5
   6c07c:	mov	r3, #16
   6c080:	bl	63970 <fputs@plt+0x52588>
   6c084:	mov	r0, r4
   6c088:	mov	r1, r7
   6c08c:	pop	{r4, r5, r6, r7, fp, lr}
   6c090:	b	47818 <fputs@plt+0x36430>
   6c094:	push	{r4, r5, r6, r7, fp, lr}
   6c098:	add	fp, sp, #16
   6c09c:	ldr	r4, [r0]
   6c0a0:	mov	r5, r2
   6c0a4:	mov	r6, r0
   6c0a8:	mov	r2, #0
   6c0ac:	mov	r3, #0
   6c0b0:	mov	r0, r4
   6c0b4:	bl	64c78 <fputs@plt+0x53890>
   6c0b8:	mov	r7, r0
   6c0bc:	ldrb	r0, [r4, #69]	; 0x45
   6c0c0:	cmp	r0, #0
   6c0c4:	bne	6c0d8 <fputs@plt+0x5acf0>
   6c0c8:	mov	r0, r6
   6c0cc:	mov	r1, r7
   6c0d0:	mov	r2, r5
   6c0d4:	bl	604d8 <fputs@plt+0x4f0f0>
   6c0d8:	mov	r0, r4
   6c0dc:	mov	r1, r7
   6c0e0:	pop	{r4, r5, r6, r7, fp, lr}
   6c0e4:	b	47818 <fputs@plt+0x36430>
   6c0e8:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   6c0ec:	add	fp, sp, #24
   6c0f0:	ldr	r7, [r0]
   6c0f4:	ldr	r5, [r7, #20]
   6c0f8:	cmp	r5, #1
   6c0fc:	blt	6c158 <fputs@plt+0x5ad70>
   6c100:	mov	r4, r1
   6c104:	mov	r8, r0
   6c108:	mov	r6, #0
   6c10c:	ldr	r0, [r7, #16]
   6c110:	add	r1, r0, r6, lsl #4
   6c114:	ldr	r1, [r1, #4]
   6c118:	cmp	r1, #0
   6c11c:	beq	6c14c <fputs@plt+0x5ad64>
   6c120:	cmp	r4, #0
   6c124:	beq	6c13c <fputs@plt+0x5ad54>
   6c128:	ldr	r1, [r0, r6, lsl #4]
   6c12c:	mov	r0, r4
   6c130:	bl	1606c <fputs@plt+0x4c84>
   6c134:	cmp	r0, #0
   6c138:	bne	6c14c <fputs@plt+0x5ad64>
   6c13c:	mov	r0, r8
   6c140:	mov	r1, r6
   6c144:	bl	65ea8 <fputs@plt+0x54ac0>
   6c148:	ldr	r5, [r7, #20]
   6c14c:	add	r6, r6, #1
   6c150:	cmp	r6, r5
   6c154:	blt	6c10c <fputs@plt+0x5ad24>
   6c158:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   6c15c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   6c160:	add	fp, sp, #28
   6c164:	sub	sp, sp, #36	; 0x24
   6c168:	mov	r6, r0
   6c16c:	ldr	r0, [r0]
   6c170:	movw	sl, #6233	; 0x1859
   6c174:	mov	r8, r3
   6c178:	mov	r9, r2
   6c17c:	mov	r4, #1
   6c180:	add	r5, sp, #12
   6c184:	movt	sl, #9
   6c188:	ldr	r0, [r0, #16]
   6c18c:	ldr	r7, [r0, r1, lsl #4]
   6c190:	mov	r0, #24
   6c194:	mov	r1, r5
   6c198:	mov	r2, sl
   6c19c:	mov	r3, r4
   6c1a0:	bl	15e08 <fputs@plt+0x4a20>
   6c1a4:	ldr	r0, [r6]
   6c1a8:	mov	r1, r5
   6c1ac:	mov	r2, r7
   6c1b0:	bl	227d4 <fputs@plt+0x113ec>
   6c1b4:	cmp	r0, #0
   6c1b8:	beq	6c1dc <fputs@plt+0x5adf4>
   6c1bc:	movw	r1, #6247	; 0x1867
   6c1c0:	mov	r0, r6
   6c1c4:	mov	r2, r7
   6c1c8:	mov	r3, r5
   6c1cc:	str	r9, [sp]
   6c1d0:	str	r8, [sp, #4]
   6c1d4:	movt	r1, #9
   6c1d8:	bl	669cc <fputs@plt+0x555e4>
   6c1dc:	add	r4, r4, #1
   6c1e0:	cmp	r4, #5
   6c1e4:	bne	6c190 <fputs@plt+0x5ada8>
   6c1e8:	sub	sp, fp, #28
   6c1ec:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   6c1f0:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   6c1f4:	add	fp, sp, #24
   6c1f8:	mov	r8, r1
   6c1fc:	ldrb	r1, [r0, #442]	; 0x1ba
   6c200:	mov	r4, #0
   6c204:	cmp	r1, #0
   6c208:	bne	6c284 <fputs@plt+0x5ae9c>
   6c20c:	ldr	r0, [r0]
   6c210:	ldr	r6, [r8, #64]	; 0x40
   6c214:	ldr	r0, [r0, #16]
   6c218:	ldr	r0, [r0, #28]
   6c21c:	cmp	r0, r6
   6c220:	beq	6c280 <fputs@plt+0x5ae98>
   6c224:	ldr	r7, [r0, #48]	; 0x30
   6c228:	cmp	r7, #0
   6c22c:	beq	6c280 <fputs@plt+0x5ae98>
   6c230:	mov	r4, #0
   6c234:	ldr	r5, [r7, #8]
   6c238:	ldr	r0, [r5, #24]
   6c23c:	cmp	r0, r6
   6c240:	bne	6c268 <fputs@plt+0x5ae80>
   6c244:	ldr	r1, [r8]
   6c248:	ldr	r0, [r5, #4]
   6c24c:	bl	1606c <fputs@plt+0x4c84>
   6c250:	cmp	r0, #0
   6c254:	bne	6c268 <fputs@plt+0x5ae80>
   6c258:	cmp	r4, #0
   6c25c:	ldreq	r4, [r8, #60]	; 0x3c
   6c260:	str	r4, [r5, #32]
   6c264:	mov	r4, r5
   6c268:	ldr	r7, [r7]
   6c26c:	cmp	r7, #0
   6c270:	bne	6c234 <fputs@plt+0x5ae4c>
   6c274:	cmp	r4, #0
   6c278:	ldreq	r4, [r8, #60]	; 0x3c
   6c27c:	b	6c284 <fputs@plt+0x5ae9c>
   6c280:	ldr	r4, [r8, #60]	; 0x3c
   6c284:	mov	r0, r4
   6c288:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   6c28c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   6c290:	add	fp, sp, #28
   6c294:	sub	sp, sp, #12
   6c298:	mov	sl, r0
   6c29c:	ldr	r0, [r1, #20]
   6c2a0:	mov	r4, r1
   6c2a4:	ldr	r9, [sl]
   6c2a8:	cmp	r0, #0
   6c2ac:	beq	6c2e8 <fputs@plt+0x5af00>
   6c2b0:	ldr	r1, [r9, #20]
   6c2b4:	cmp	r1, #1
   6c2b8:	blt	6c2f4 <fputs@plt+0x5af0c>
   6c2bc:	ldr	r2, [r9, #16]
   6c2c0:	mov	r5, #0
   6c2c4:	add	r2, r2, #12
   6c2c8:	ldr	r3, [r2, r5, lsl #4]
   6c2cc:	cmp	r3, r0
   6c2d0:	beq	6c2f8 <fputs@plt+0x5af10>
   6c2d4:	add	r5, r5, #1
   6c2d8:	cmp	r1, r5
   6c2dc:	bne	6c2c8 <fputs@plt+0x5aee0>
   6c2e0:	mov	r5, r1
   6c2e4:	b	6c2f8 <fputs@plt+0x5af10>
   6c2e8:	movw	r5, #48576	; 0xbdc0
   6c2ec:	movt	r5, #65520	; 0xfff0
   6c2f0:	b	6c2f8 <fputs@plt+0x5af10>
   6c2f4:	mov	r5, #0
   6c2f8:	ldr	r0, [r4, #24]
   6c2fc:	ldr	r1, [r4, #4]
   6c300:	add	r2, sp, #8
   6c304:	add	r0, r0, #8
   6c308:	bl	46f94 <fputs@plt+0x35bac>
   6c30c:	cmp	r0, #0
   6c310:	beq	6c31c <fputs@plt+0x5af34>
   6c314:	ldr	r0, [r0, #8]
   6c318:	b	6c320 <fputs@plt+0x5af38>
   6c31c:	mov	r0, #0
   6c320:	ldr	r1, [r9, #16]
   6c324:	ldr	r3, [r0]
   6c328:	movw	r0, #65142	; 0xfe76
   6c32c:	ldr	r2, [r4]
   6c330:	movw	r7, #65161	; 0xfe89
   6c334:	cmp	r5, #1
   6c338:	movt	r0, #8
   6c33c:	movt	r7, #8
   6c340:	moveq	r7, r0
   6c344:	mov	r0, sl
   6c348:	ldr	r6, [r1, r5, lsl #4]
   6c34c:	mov	r1, #16
   6c350:	movweq	r1, #14
   6c354:	str	r6, [sp]
   6c358:	bl	66430 <fputs@plt+0x55048>
   6c35c:	cmp	r0, #0
   6c360:	bne	6c384 <fputs@plt+0x5af9c>
   6c364:	mov	r0, sl
   6c368:	mov	r1, #9
   6c36c:	mov	r2, r7
   6c370:	mov	r3, #0
   6c374:	str	r6, [sp]
   6c378:	bl	66430 <fputs@plt+0x55048>
   6c37c:	cmp	r0, #0
   6c380:	beq	6c38c <fputs@plt+0x5afa4>
   6c384:	sub	sp, fp, #28
   6c388:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   6c38c:	mov	r0, sl
   6c390:	bl	60424 <fputs@plt+0x4f03c>
   6c394:	cmp	r0, #0
   6c398:	beq	6c384 <fputs@plt+0x5af9c>
   6c39c:	mov	r8, r0
   6c3a0:	ldr	r0, [r9, #16]
   6c3a4:	movw	r1, #6378	; 0x18ea
   6c3a8:	mov	r3, r7
   6c3ac:	movt	r1, #9
   6c3b0:	ldr	r2, [r0, r5, lsl #4]
   6c3b4:	ldr	r0, [r4]
   6c3b8:	str	r0, [sp]
   6c3bc:	mov	r0, sl
   6c3c0:	bl	669cc <fputs@plt+0x555e4>
   6c3c4:	ldr	r1, [sl]
   6c3c8:	ldr	r0, [sl, #8]
   6c3cc:	mov	r2, r5
   6c3d0:	mov	r3, #1
   6c3d4:	ldr	r1, [r1, #16]
   6c3d8:	add	r1, r1, r5, lsl #4
   6c3dc:	ldr	r1, [r1, #12]
   6c3e0:	ldr	r1, [r1]
   6c3e4:	add	r1, r1, #1
   6c3e8:	str	r1, [sp]
   6c3ec:	mov	r1, #52	; 0x34
   6c3f0:	bl	49a20 <fputs@plt+0x38638>
   6c3f4:	ldr	r4, [r4]
   6c3f8:	mov	r0, #0
   6c3fc:	mov	r1, #127	; 0x7f
   6c400:	mov	r2, r5
   6c404:	mov	r3, #0
   6c408:	str	r0, [sp]
   6c40c:	mov	r0, r8
   6c410:	bl	49a20 <fputs@plt+0x38638>
   6c414:	mov	r1, r0
   6c418:	mov	r0, r8
   6c41c:	mov	r2, r4
   6c420:	mov	r3, #0
   6c424:	sub	sp, fp, #28
   6c428:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   6c42c:	b	1d520 <fputs@plt+0xc138>
   6c430:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   6c434:	add	fp, sp, #24
   6c438:	ldr	r7, [r1, #28]
   6c43c:	movw	r8, #48576	; 0xbdc0
   6c440:	mov	r4, r1
   6c444:	mov	r9, r0
   6c448:	mov	r6, #0
   6c44c:	movt	r8, #65520	; 0xfff0
   6c450:	ldr	r1, [r4, #8]
   6c454:	cmp	r7, r6
   6c458:	mov	r0, #0
   6c45c:	movlt	r0, r7
   6c460:	cmp	r6, #0
   6c464:	moveq	r0, r7
   6c468:	cmp	r1, #0
   6c46c:	beq	6c4a0 <fputs@plt+0x5b0b8>
   6c470:	ldr	r2, [r1, #20]
   6c474:	ldr	r1, [r1, #44]	; 0x2c
   6c478:	mov	r3, r0
   6c47c:	cmp	r1, r6
   6c480:	movlt	r3, r1
   6c484:	cmp	r6, #0
   6c488:	moveq	r3, r1
   6c48c:	cmp	r1, r0
   6c490:	mov	r1, r2
   6c494:	movgt	r0, r3
   6c498:	cmp	r2, #0
   6c49c:	bne	6c470 <fputs@plt+0x5b088>
   6c4a0:	cmp	r0, #0
   6c4a4:	beq	6c50c <fputs@plt+0x5b124>
   6c4a8:	mov	r6, r0
   6c4ac:	ldr	r0, [r4, #64]	; 0x40
   6c4b0:	mov	r2, r8
   6c4b4:	cmp	r0, #0
   6c4b8:	beq	6c4fc <fputs@plt+0x5b114>
   6c4bc:	ldr	r2, [r9]
   6c4c0:	ldr	r1, [r2, #20]
   6c4c4:	cmp	r1, #1
   6c4c8:	blt	6c4f8 <fputs@plt+0x5b110>
   6c4cc:	ldr	r2, [r2, #16]
   6c4d0:	add	r3, r2, #12
   6c4d4:	mov	r2, #0
   6c4d8:	ldr	r5, [r3, r2, lsl #4]
   6c4dc:	cmp	r5, r0
   6c4e0:	beq	6c4fc <fputs@plt+0x5b114>
   6c4e4:	add	r2, r2, #1
   6c4e8:	cmp	r1, r2
   6c4ec:	bne	6c4d8 <fputs@plt+0x5b0f0>
   6c4f0:	mov	r2, r1
   6c4f4:	b	6c4fc <fputs@plt+0x5b114>
   6c4f8:	mov	r2, #0
   6c4fc:	mov	r0, r9
   6c500:	mov	r1, r6
   6c504:	bl	6c510 <fputs@plt+0x5b128>
   6c508:	b	6c450 <fputs@plt+0x5b068>
   6c50c:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   6c510:	push	{r4, r5, r6, r7, fp, lr}
   6c514:	add	fp, sp, #16
   6c518:	sub	sp, sp, #16
   6c51c:	mov	r6, r2
   6c520:	mov	r7, r1
   6c524:	mov	r4, r0
   6c528:	bl	60424 <fputs@plt+0x4f03c>
   6c52c:	ldrb	r1, [r4, #19]
   6c530:	cmp	r1, #0
   6c534:	beq	6c550 <fputs@plt+0x5b168>
   6c538:	sub	r1, r1, #1
   6c53c:	strb	r1, [r4, #19]
   6c540:	uxtb	r1, r1
   6c544:	add	r1, r4, r1, lsl #2
   6c548:	ldr	r5, [r1, #28]
   6c54c:	b	6c55c <fputs@plt+0x5b174>
   6c550:	ldr	r1, [r4, #76]	; 0x4c
   6c554:	add	r5, r1, #1
   6c558:	str	r5, [r4, #76]	; 0x4c
   6c55c:	mov	r1, #118	; 0x76
   6c560:	mov	r2, r7
   6c564:	mov	r3, r5
   6c568:	str	r6, [sp]
   6c56c:	bl	49a20 <fputs@plt+0x38638>
   6c570:	ldr	r0, [r4, #416]	; 0x1a0
   6c574:	mov	r1, #1
   6c578:	movw	r3, #65161	; 0xfe89
   6c57c:	movt	r3, #8
   6c580:	cmp	r0, #0
   6c584:	moveq	r0, r4
   6c588:	cmp	r6, #1
   6c58c:	strb	r1, [r0, #21]
   6c590:	movw	r1, #6429	; 0x191d
   6c594:	ldr	r0, [r4]
   6c598:	movt	r1, #9
   6c59c:	ldr	r0, [r0, #16]
   6c5a0:	ldr	r2, [r0, r6, lsl #4]
   6c5a4:	movw	r0, #65142	; 0xfe76
   6c5a8:	str	r7, [sp]
   6c5ac:	str	r5, [sp, #4]
   6c5b0:	str	r5, [sp, #8]
   6c5b4:	movt	r0, #8
   6c5b8:	moveq	r3, r0
   6c5bc:	mov	r0, r4
   6c5c0:	bl	669cc <fputs@plt+0x555e4>
   6c5c4:	cmp	r5, #0
   6c5c8:	beq	6c614 <fputs@plt+0x5b22c>
   6c5cc:	ldrb	r0, [r4, #19]
   6c5d0:	cmp	r0, #7
   6c5d4:	bhi	6c614 <fputs@plt+0x5b22c>
   6c5d8:	mov	r1, #0
   6c5dc:	add	r2, r4, r1
   6c5e0:	ldr	r3, [r2, #136]	; 0x88
   6c5e4:	cmp	r3, r5
   6c5e8:	beq	6c60c <fputs@plt+0x5b224>
   6c5ec:	add	r1, r1, #20
   6c5f0:	cmp	r1, #200	; 0xc8
   6c5f4:	bne	6c5dc <fputs@plt+0x5b1f4>
   6c5f8:	add	r1, r0, #1
   6c5fc:	add	r0, r4, r0, lsl #2
   6c600:	strb	r1, [r4, #19]
   6c604:	str	r5, [r0, #28]
   6c608:	b	6c614 <fputs@plt+0x5b22c>
   6c60c:	mov	r0, #1
   6c610:	strb	r0, [r2, #130]	; 0x82
   6c614:	sub	sp, fp, #16
   6c618:	pop	{r4, r5, r6, r7, fp, pc}
   6c61c:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   6c620:	add	fp, sp, #24
   6c624:	sub	sp, sp, #32
   6c628:	mov	r8, #0
   6c62c:	cmp	r2, #0
   6c630:	beq	6c74c <fputs@plt+0x5b364>
   6c634:	mov	r7, r0
   6c638:	ldrh	r0, [r1, #8]
   6c63c:	mov	r6, r1
   6c640:	movw	r1, #8200	; 0x2008
   6c644:	tst	r0, r1
   6c648:	bne	6c74c <fputs@plt+0x5b364>
   6c64c:	ldr	r0, [r6, #56]	; 0x38
   6c650:	cmp	r0, #0
   6c654:	bne	6c74c <fputs@plt+0x5b364>
   6c658:	ldrb	r0, [r2]
   6c65c:	mov	r9, r3
   6c660:	mov	r5, r2
   6c664:	mov	r8, #0
   6c668:	mov	r4, #0
   6c66c:	cmp	r0, #72	; 0x48
   6c670:	bne	6c698 <fputs@plt+0x5b2b0>
   6c674:	ldr	r2, [r5, #16]
   6c678:	mov	r0, r7
   6c67c:	mov	r1, r6
   6c680:	mov	r3, r9
   6c684:	bl	6c61c <fputs@plt+0x5b234>
   6c688:	ldr	r5, [r5, #12]
   6c68c:	add	r4, r0, r4
   6c690:	ldrb	r0, [r5]
   6c694:	b	6c66c <fputs@plt+0x5b284>
   6c698:	ldrb	r0, [r5, #4]
   6c69c:	tst	r0, #1
   6c6a0:	bne	6c74c <fputs@plt+0x5b364>
   6c6a4:	vmov.i32	q8, #0	; 0x00000000
   6c6a8:	mov	r0, sp
   6c6ac:	mov	r1, #24
   6c6b0:	mov	r2, r0
   6c6b4:	vst1.64	{d16-d17}, [r2], r1
   6c6b8:	mov	r1, #0
   6c6bc:	str	r9, [r2]
   6c6c0:	str	r1, [sp, #16]
   6c6c4:	mov	r1, #3
   6c6c8:	str	r1, [sp, #20]
   6c6cc:	movw	r1, #18672	; 0x48f0
   6c6d0:	movt	r1, #6
   6c6d4:	str	r1, [sp, #8]
   6c6d8:	movw	r1, #18500	; 0x4844
   6c6dc:	movt	r1, #6
   6c6e0:	str	r1, [sp, #4]
   6c6e4:	mov	r1, r5
   6c6e8:	bl	64900 <fputs@plt+0x53518>
   6c6ec:	ldrb	r0, [sp, #20]
   6c6f0:	cmp	r0, #0
   6c6f4:	beq	6c748 <fputs@plt+0x5b360>
   6c6f8:	add	r8, r4, #1
   6c6fc:	cmp	r6, #0
   6c700:	beq	6c74c <fputs@plt+0x5b364>
   6c704:	mov	r0, r7
   6c708:	mov	r1, r5
   6c70c:	mov	r2, #0
   6c710:	mov	r3, #0
   6c714:	bl	64c78 <fputs@plt+0x53890>
   6c718:	ldr	r3, [r6]
   6c71c:	mov	r1, r0
   6c720:	mov	r0, r7
   6c724:	mov	r2, r9
   6c728:	bl	72a54 <fputs@plt+0x6166c>
   6c72c:	ldr	r1, [r6, #32]
   6c730:	mov	r2, r0
   6c734:	mov	r0, r7
   6c738:	bl	6a844 <fputs@plt+0x5945c>
   6c73c:	str	r0, [r6, #32]
   6c740:	ldr	r6, [r6, #48]	; 0x30
   6c744:	b	6c6fc <fputs@plt+0x5b314>
   6c748:	mov	r8, r4
   6c74c:	mov	r0, r8
   6c750:	sub	sp, fp, #24
   6c754:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   6c758:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   6c75c:	add	fp, sp, #28
   6c760:	sub	sp, sp, #4
   6c764:	ldr	r7, [r1]
   6c768:	ldr	sl, [r0]
   6c76c:	mov	r4, r1
   6c770:	mov	r8, r0
   6c774:	mov	r5, r2
   6c778:	sub	r1, r7, r2
   6c77c:	add	r2, r3, #1
   6c780:	mov	r0, sl
   6c784:	bl	60894 <fputs@plt+0x4f4ac>
   6c788:	mov	r6, r0
   6c78c:	cmp	r0, #0
   6c790:	beq	6c7e8 <fputs@plt+0x5b400>
   6c794:	cmp	r7, r5
   6c798:	ble	6c7e8 <fputs@plt+0x5b400>
   6c79c:	ldr	r0, [r4, #4]
   6c7a0:	add	r1, r5, r5, lsl #2
   6c7a4:	sub	r9, r5, r7
   6c7a8:	add	r4, r6, #20
   6c7ac:	mov	r7, #0
   6c7b0:	add	r5, r0, r1, lsl #2
   6c7b4:	ldr	r1, [r5]
   6c7b8:	mov	r0, r8
   6c7bc:	bl	627e4 <fputs@plt+0x513fc>
   6c7c0:	cmp	r0, #0
   6c7c4:	ldreq	r0, [sl, #8]
   6c7c8:	str	r0, [r4, -r7, lsl #2]
   6c7cc:	ldrb	r1, [r5, #12]
   6c7d0:	ldr	r0, [r6, #16]
   6c7d4:	add	r5, r5, #20
   6c7d8:	strb	r1, [r0, -r7]
   6c7dc:	sub	r7, r7, #1
   6c7e0:	cmp	r9, r7
   6c7e4:	bne	6c7b4 <fputs@plt+0x5b3cc>
   6c7e8:	mov	r0, r6
   6c7ec:	sub	sp, fp, #28
   6c7f0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   6c7f4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   6c7f8:	add	fp, sp, #28
   6c7fc:	sub	sp, sp, #12
   6c800:	mov	r4, r0
   6c804:	ldr	r0, [r1, #12]
   6c808:	cmp	r0, #0
   6c80c:	beq	6c818 <fputs@plt+0x5b430>
   6c810:	sub	sp, fp, #28
   6c814:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   6c818:	mov	r5, r1
   6c81c:	mov	sl, r2
   6c820:	mov	r0, #0
   6c824:	mov	r1, #0
   6c828:	add	r2, r4, r1
   6c82c:	ldr	r3, [r2, #136]	; 0x88
   6c830:	cmp	r3, #0
   6c834:	beq	6c864 <fputs@plt+0x5b47c>
   6c838:	ldrb	r6, [r2, #130]	; 0x82
   6c83c:	cmp	r6, #0
   6c840:	beq	6c860 <fputs@plt+0x5b478>
   6c844:	ldrb	r6, [r4, #19]
   6c848:	cmp	r6, #7
   6c84c:	addls	r7, r6, #1
   6c850:	strbls	r7, [r4, #19]
   6c854:	addls	r7, r4, r6, lsl #2
   6c858:	strls	r3, [r7, #28]
   6c85c:	strb	r0, [r2, #130]	; 0x82
   6c860:	str	r0, [r2, #136]	; 0x88
   6c864:	add	r1, r1, #20
   6c868:	cmp	r1, #200	; 0xc8
   6c86c:	bne	6c828 <fputs@plt+0x5b440>
   6c870:	ldr	r0, [r5, #56]	; 0x38
   6c874:	cmp	r0, #0
   6c878:	beq	6c810 <fputs@plt+0x5b428>
   6c87c:	ldr	r0, [r4, #76]	; 0x4c
   6c880:	add	r9, r0, #1
   6c884:	mov	r0, r4
   6c888:	str	r9, [r4, #76]	; 0x4c
   6c88c:	str	r9, [r5, #12]
   6c890:	bl	60424 <fputs@plt+0x4f03c>
   6c894:	mov	r8, r0
   6c898:	ldr	r0, [r5, #56]	; 0x38
   6c89c:	add	r1, sp, #8
   6c8a0:	bl	6575c <fputs@plt+0x54374>
   6c8a4:	cmp	r0, #0
   6c8a8:	beq	6c904 <fputs@plt+0x5b51c>
   6c8ac:	ldr	r6, [sp, #8]
   6c8b0:	mov	r7, #0
   6c8b4:	mov	r0, r8
   6c8b8:	mov	r1, #22
   6c8bc:	mov	r3, r9
   6c8c0:	str	r7, [sp]
   6c8c4:	mov	r2, r6
   6c8c8:	bl	49a20 <fputs@plt+0x38638>
   6c8cc:	cmp	r6, #0
   6c8d0:	beq	6c944 <fputs@plt+0x5b55c>
   6c8d4:	bmi	6c95c <fputs@plt+0x5b574>
   6c8d8:	ldrsh	r7, [r5, #6]
   6c8dc:	asr	r1, r6, #31
   6c8e0:	mov	r0, r6
   6c8e4:	bl	473c4 <fputs@plt+0x35fdc>
   6c8e8:	cmp	r7, r0
   6c8ec:	ble	6c95c <fputs@plt+0x5b574>
   6c8f0:	strh	r0, [r5, #6]
   6c8f4:	ldr	r0, [r5, #8]
   6c8f8:	orr	r0, r0, #16384	; 0x4000
   6c8fc:	str	r0, [r5, #8]
   6c900:	b	6c95c <fputs@plt+0x5b574>
   6c904:	ldr	r1, [r5, #56]	; 0x38
   6c908:	mov	r0, r4
   6c90c:	mov	r2, r9
   6c910:	bl	604d8 <fputs@plt+0x4f0f0>
   6c914:	mov	r6, #0
   6c918:	mov	r0, r8
   6c91c:	mov	r1, #38	; 0x26
   6c920:	mov	r2, r9
   6c924:	mov	r3, #0
   6c928:	str	r6, [sp]
   6c92c:	bl	49a20 <fputs@plt+0x38638>
   6c930:	mov	r0, r8
   6c934:	mov	r1, #46	; 0x2e
   6c938:	mov	r2, r9
   6c93c:	str	r6, [sp]
   6c940:	b	6c954 <fputs@plt+0x5b56c>
   6c944:	str	r7, [sp]
   6c948:	mov	r0, r8
   6c94c:	mov	r1, #13
   6c950:	mov	r2, #0
   6c954:	mov	r3, sl
   6c958:	bl	49a20 <fputs@plt+0x38638>
   6c95c:	ldr	r1, [r5, #60]	; 0x3c
   6c960:	cmp	r1, #0
   6c964:	beq	6c810 <fputs@plt+0x5b428>
   6c968:	ldr	r0, [r4, #76]	; 0x4c
   6c96c:	add	r6, r0, #1
   6c970:	str	r6, [r5, #16]
   6c974:	add	r5, r0, #2
   6c978:	mov	r0, r4
   6c97c:	mov	r2, r6
   6c980:	str	r5, [r4, #76]	; 0x4c
   6c984:	bl	604d8 <fputs@plt+0x4f0f0>
   6c988:	mov	r0, #0
   6c98c:	mov	r1, #38	; 0x26
   6c990:	mov	r2, r6
   6c994:	mov	r3, #0
   6c998:	str	r0, [sp]
   6c99c:	mov	r0, r8
   6c9a0:	bl	49a20 <fputs@plt+0x38638>
   6c9a4:	mov	r0, r8
   6c9a8:	mov	r1, #139	; 0x8b
   6c9ac:	mov	r2, r9
   6c9b0:	mov	r3, r5
   6c9b4:	str	r6, [sp]
   6c9b8:	bl	49a20 <fputs@plt+0x38638>
   6c9bc:	b	6c810 <fputs@plt+0x5b428>
   6c9c0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   6c9c4:	add	fp, sp, #28
   6c9c8:	sub	sp, sp, #4
   6c9cc:	vpush	{d8-d9}
   6c9d0:	sub	sp, sp, #256	; 0x100
   6c9d4:	ldr	r9, [r0, #8]
   6c9d8:	vmov.i32	q8, #0	; 0x00000000
   6c9dc:	ldr	r4, [r0]
   6c9e0:	ldr	r6, [fp, #12]
   6c9e4:	mov	r8, r0
   6c9e8:	sub	r0, fp, #104	; 0x68
   6c9ec:	mov	sl, #0
   6c9f0:	cmp	r3, #0
   6c9f4:	vst1.64	{d16-d17}, [r0]!
   6c9f8:	str	sl, [r0]
   6c9fc:	beq	6ca10 <fputs@plt+0x5b628>
   6ca00:	ldr	r0, [r3]
   6ca04:	cmp	r0, #63	; 0x3f
   6ca08:	movwgt	r3, #0
   6ca0c:	mov	sl, r3
   6ca10:	str	sl, [fp, #-96]	; 0xffffffa0
   6ca14:	movw	r0, #64511	; 0xfbff
   6ca18:	ldrb	r3, [r4, #64]	; 0x40
   6ca1c:	ldr	r7, [r1]
   6ca20:	tst	r3, #32
   6ca24:	andne	r6, r6, r0
   6ca28:	cmp	r7, #65	; 0x41
   6ca2c:	blt	6ca48 <fputs@plt+0x5b660>
   6ca30:	movw	r1, #6865	; 0x1ad1
   6ca34:	mov	r0, r8
   6ca38:	mov	r2, #64	; 0x40
   6ca3c:	movt	r1, #9
   6ca40:	bl	1d2ec <fputs@plt+0xbf04>
   6ca44:	b	6ce58 <fputs@plt+0x5ba70>
   6ca48:	ands	r0, r6, #64	; 0x40
   6ca4c:	str	r1, [fp, #-128]	; 0xffffff80
   6ca50:	movw	r1, #743	; 0x2e7
   6ca54:	str	r2, [fp, #-108]	; 0xffffff94
   6ca58:	mov	r3, #0
   6ca5c:	movwne	r7, #1
   6ca60:	str	r0, [sp, #152]	; 0x98
   6ca64:	add	r0, r7, r7, lsl #2
   6ca68:	add	r0, r1, r0, lsl #4
   6ca6c:	bic	r0, r0, #7
   6ca70:	add	r5, r0, #72	; 0x48
   6ca74:	str	r0, [fp, #-116]	; 0xffffff8c
   6ca78:	mov	r0, r4
   6ca7c:	mov	r2, r5
   6ca80:	bl	238e0 <fputs@plt+0x124f8>
   6ca84:	mov	r1, r0
   6ca88:	cmp	r0, #0
   6ca8c:	str	sl, [fp, #-136]	; 0xffffff78
   6ca90:	beq	6cac0 <fputs@plt+0x5b6d8>
   6ca94:	mov	sl, r9
   6ca98:	mov	r9, r4
   6ca9c:	mov	r0, r1
   6caa0:	mov	r4, r1
   6caa4:	mov	r1, #0
   6caa8:	mov	r2, r5
   6caac:	bl	1119c <memset@plt>
   6cab0:	mov	r1, r4
   6cab4:	mov	r4, r9
   6cab8:	mov	r9, sl
   6cabc:	ldr	sl, [fp, #-136]	; 0xffffff78
   6cac0:	ldrb	r0, [r4, #69]	; 0x45
   6cac4:	cmp	r0, #0
   6cac8:	beq	6cad8 <fputs@plt+0x5b6f0>
   6cacc:	mov	r0, r4
   6cad0:	bl	13dc4 <fputs@plt+0x29dc>
   6cad4:	b	6ce58 <fputs@plt+0x5ba70>
   6cad8:	mvn	r0, #0
   6cadc:	ldr	r2, [fp, #8]
   6cae0:	str	r4, [fp, #-148]	; 0xffffff6c
   6cae4:	ldr	r4, [fp, #16]
   6cae8:	str	r0, [r1, #60]	; 0x3c
   6caec:	str	r0, [r1, #64]	; 0x40
   6caf0:	ldr	r0, [fp, #-128]	; 0xffffff80
   6caf4:	strb	r7, [r1, #43]	; 0x2b
   6caf8:	str	r8, [r1]
   6cafc:	stmib	r1, {r0, sl}
   6cb00:	mov	r0, r9
   6cb04:	str	r9, [sp, #124]	; 0x7c
   6cb08:	str	r2, [r1, #12]
   6cb0c:	str	r7, [sp, #148]	; 0x94
   6cb10:	mov	r9, r1
   6cb14:	bl	626a8 <fputs@plt+0x512c0>
   6cb18:	str	r0, [r9, #52]	; 0x34
   6cb1c:	str	r0, [r9, #48]	; 0x30
   6cb20:	strh	r6, [r9, #36]	; 0x24
   6cb24:	strh	r4, [r9, #34]	; 0x22
   6cb28:	mov	r1, #3
   6cb2c:	mov	r5, #0
   6cb30:	str	r6, [sp, #128]	; 0x80
   6cb34:	ldr	r0, [r8, #428]	; 0x1ac
   6cb38:	str	r0, [r9, #56]	; 0x38
   6cb3c:	ldr	r0, [fp, #-116]	; 0xffffff8c
   6cb40:	add	r2, r9, r0
   6cb44:	add	r0, r9, #328	; 0x148
   6cb48:	str	r2, [fp, #-92]	; 0xffffffa4
   6cb4c:	str	r0, [fp, #-100]	; 0xffffff9c
   6cb50:	str	r9, [fp, #-104]	; 0xffffff98
   6cb54:	strh	r1, [r2, #44]	; 0x2c
   6cb58:	add	r1, r2, #56	; 0x38
   6cb5c:	strh	r5, [r2, #40]	; 0x28
   6cb60:	str	r5, [r2, #36]	; 0x24
   6cb64:	str	r2, [fp, #-144]	; 0xffffff70
   6cb68:	str	r0, [fp, #-132]	; 0xffffff7c
   6cb6c:	str	r1, [r2, #48]	; 0x30
   6cb70:	mov	r1, #8
   6cb74:	str	r5, [r9, #340]	; 0x154
   6cb78:	add	r2, r9, #352	; 0x160
   6cb7c:	str	r1, [r9, #344]	; 0x158
   6cb80:	mov	r1, r9
   6cb84:	str	r2, [r9, #348]	; 0x15c
   6cb88:	str	r9, [r9, #328]	; 0x148
   6cb8c:	str	r5, [r9, #332]	; 0x14c
   6cb90:	mov	r2, #72	; 0x48
   6cb94:	str	r5, [r1, #68]!	; 0x44
   6cb98:	str	r1, [fp, #-116]	; 0xffffff8c
   6cb9c:	ldr	r1, [fp, #-108]	; 0xffffff94
   6cba0:	bl	74360 <fputs@plt+0x62f78>
   6cba4:	ldr	r0, [r9, #340]	; 0x154
   6cba8:	ldr	r7, [sp, #148]	; 0x94
   6cbac:	str	r9, [fp, #-108]	; 0xffffff94
   6cbb0:	cmp	r0, #1
   6cbb4:	blt	6cc28 <fputs@plt+0x5b840>
   6cbb8:	ldr	r4, [fp, #-100]	; 0xffffff9c
   6cbbc:	ldr	r0, [fp, #-132]	; 0xffffff7c
   6cbc0:	mov	r6, #0
   6cbc4:	cmp	r7, #0
   6cbc8:	beq	6cbe0 <fputs@plt+0x5b7f8>
   6cbcc:	ldr	r0, [r0, #20]
   6cbd0:	ldr	r0, [r0, r5]
   6cbd4:	bl	64578 <fputs@plt+0x53190>
   6cbd8:	cmp	r0, #0
   6cbdc:	beq	6cc10 <fputs@plt+0x5b828>
   6cbe0:	ldr	r0, [r4, #20]
   6cbe4:	mov	r3, #16
   6cbe8:	ldr	r1, [r0, r5]
   6cbec:	ldr	r0, [fp, #-108]	; 0xffffff94
   6cbf0:	ldr	r2, [r0, #52]	; 0x34
   6cbf4:	mov	r0, r8
   6cbf8:	bl	63970 <fputs@plt+0x52588>
   6cbfc:	ldr	r0, [r4, #20]
   6cc00:	add	r0, r0, r5
   6cc04:	ldrh	r1, [r0, #20]
   6cc08:	orr	r1, r1, #4
   6cc0c:	strh	r1, [r0, #20]
   6cc10:	ldr	r0, [r4, #12]
   6cc14:	add	r6, r6, #1
   6cc18:	add	r5, r5, #48	; 0x30
   6cc1c:	cmp	r6, r0
   6cc20:	mov	r0, r4
   6cc24:	blt	6cbc4 <fputs@plt+0x5b7dc>
   6cc28:	ldr	r5, [fp, #-116]	; 0xffffff8c
   6cc2c:	ldr	r6, [fp, #-128]	; 0xffffff80
   6cc30:	cmp	r7, #0
   6cc34:	bne	6cc64 <fputs@plt+0x5b87c>
   6cc38:	cmp	sl, #0
   6cc3c:	beq	6cc4c <fputs@plt+0x5b864>
   6cc40:	ldr	r0, [sl]
   6cc44:	ldr	r1, [fp, #-108]	; 0xffffff94
   6cc48:	strb	r0, [r1, #38]	; 0x26
   6cc4c:	ldr	r0, [sp, #128]	; 0x80
   6cc50:	tst	r0, #1024	; 0x400
   6cc54:	beq	6cc64 <fputs@plt+0x5b87c>
   6cc58:	ldr	r1, [fp, #-108]	; 0xffffff94
   6cc5c:	mov	r0, #1
   6cc60:	strb	r0, [r1, #42]	; 0x2a
   6cc64:	ldr	r0, [r6]
   6cc68:	str	r8, [fp, #-112]	; 0xffffff90
   6cc6c:	cmp	r0, #1
   6cc70:	blt	6cdf0 <fputs@plt+0x5ba08>
   6cc74:	mov	r4, #0
   6cc78:	add	r0, r4, r4, lsl #3
   6cc7c:	ldr	r2, [r5]
   6cc80:	mov	r9, r6
   6cc84:	add	r0, r6, r0, lsl #3
   6cc88:	mov	r6, r5
   6cc8c:	mov	r7, r0
   6cc90:	add	r3, r2, #1
   6cc94:	ldr	r1, [r7, #52]!	; 0x34
   6cc98:	str	r3, [r6], r2, lsl #2
   6cc9c:	str	r1, [r6, #4]
   6cca0:	ldrb	r1, [r7, #-7]
   6cca4:	tst	r1, #4
   6cca8:	beq	6cddc <fputs@plt+0x5b9f4>
   6ccac:	ldr	r3, [r0, #72]	; 0x48
   6ccb0:	cmp	r3, #0
   6ccb4:	beq	6cddc <fputs@plt+0x5b9f4>
   6ccb8:	ldr	r1, [r3]
   6ccbc:	cmp	r1, #1
   6ccc0:	blt	6cddc <fputs@plt+0x5b9f4>
   6ccc4:	ldr	r6, [r0, #24]
   6ccc8:	mov	sl, #0
   6cccc:	mov	r8, #0
   6ccd0:	ldrsh	r0, [r6, #34]	; 0x22
   6ccd4:	cmp	r8, r0
   6ccd8:	bge	6cdc0 <fputs@plt+0x5b9d8>
   6ccdc:	ldr	r1, [r6, #4]
   6cce0:	add	r1, r1, #15
   6cce4:	ldrb	r2, [r1, r8, lsl #4]
   6cce8:	tst	r2, #2
   6ccec:	bne	6cd00 <fputs@plt+0x5b918>
   6ccf0:	add	r8, r8, #1
   6ccf4:	cmp	r0, r8
   6ccf8:	bne	6cce4 <fputs@plt+0x5b8fc>
   6ccfc:	b	6cdc0 <fputs@plt+0x5b9d8>
   6cd00:	mov	r0, #0
   6cd04:	str	r3, [fp, #-120]	; 0xffffff88
   6cd08:	mov	r1, #152	; 0x98
   6cd0c:	mov	r2, #0
   6cd10:	mov	r3, #0
   6cd14:	str	r6, [fp, #-124]	; 0xffffff84
   6cd18:	str	r0, [sp]
   6cd1c:	ldr	r0, [fp, #-112]	; 0xffffff90
   6cd20:	bl	51c94 <fputs@plt+0x408ac>
   6cd24:	ldr	r2, [fp, #-124]	; 0xffffff84
   6cd28:	ldr	r1, [fp, #-120]	; 0xffffff88
   6cd2c:	ldr	r5, [fp, #-116]	; 0xffffff8c
   6cd30:	cmp	r0, #0
   6cd34:	beq	6cddc <fputs@plt+0x5b9f4>
   6cd38:	mov	r6, r0
   6cd3c:	ldr	r0, [r7]
   6cd40:	ldr	r5, [fp, #-112]	; 0xffffff90
   6cd44:	mov	r3, #0
   6cd48:	str	r2, [r6, #44]	; 0x2c
   6cd4c:	strh	r8, [r6, #32]
   6cd50:	mov	r2, #0
   6cd54:	str	r0, [r6, #28]
   6cd58:	ldr	r0, [r1, #4]
   6cd5c:	add	r1, sl, sl, lsl #2
   6cd60:	ldr	r1, [r0, r1, lsl #2]
   6cd64:	ldr	r0, [r5]
   6cd68:	bl	64c78 <fputs@plt+0x53890>
   6cd6c:	ldr	r9, [fp, #-128]	; 0xffffff80
   6cd70:	mov	r3, r0
   6cd74:	mov	r0, #0
   6cd78:	mov	r1, #79	; 0x4f
   6cd7c:	mov	r2, r6
   6cd80:	str	r0, [sp]
   6cd84:	mov	r0, r5
   6cd88:	bl	51c94 <fputs@plt+0x408ac>
   6cd8c:	mov	r1, r0
   6cd90:	ldr	r0, [fp, #-132]	; 0xffffff7c
   6cd94:	mov	r2, #1
   6cd98:	bl	75268 <fputs@plt+0x63e80>
   6cd9c:	ldr	r3, [fp, #-120]	; 0xffffff88
   6cda0:	ldr	r6, [fp, #-124]	; 0xffffff84
   6cda4:	ldr	r5, [fp, #-116]	; 0xffffff8c
   6cda8:	add	sl, sl, #1
   6cdac:	add	r8, r8, #1
   6cdb0:	ldr	r0, [r3]
   6cdb4:	cmp	sl, r0
   6cdb8:	blt	6ccd0 <fputs@plt+0x5b8e8>
   6cdbc:	b	6cddc <fputs@plt+0x5b9f4>
   6cdc0:	ldr	r2, [r6]
   6cdc4:	ldr	r0, [fp, #-112]	; 0xffffff90
   6cdc8:	movw	r1, #6893	; 0x1aed
   6cdcc:	mov	r3, sl
   6cdd0:	movt	r1, #9
   6cdd4:	bl	1d2ec <fputs@plt+0xbf04>
   6cdd8:	ldr	r5, [fp, #-116]	; 0xffffff8c
   6cddc:	ldr	r0, [r9]
   6cde0:	add	r4, r4, #1
   6cde4:	mov	r6, r9
   6cde8:	cmp	r4, r0
   6cdec:	blt	6cc78 <fputs@plt+0x5b890>
   6cdf0:	ldr	r0, [fp, #-108]	; 0xffffff94
   6cdf4:	ldr	r5, [fp, #-132]	; 0xffffff7c
   6cdf8:	ldr	r4, [r0, #340]	; 0x154
   6cdfc:	cmp	r4, #1
   6ce00:	blt	6ce20 <fputs@plt+0x5ba38>
   6ce04:	sub	r4, r4, #1
   6ce08:	mov	r0, r6
   6ce0c:	mov	r1, r5
   6ce10:	mov	r2, r4
   6ce14:	bl	7542c <fputs@plt+0x64044>
   6ce18:	cmp	r4, #0
   6ce1c:	bgt	6ce04 <fputs@plt+0x5ba1c>
   6ce20:	ldr	r9, [fp, #-148]	; 0xffffff6c
   6ce24:	ldr	r8, [fp, #-112]	; 0xffffff90
   6ce28:	ldr	sl, [fp, #-136]	; 0xffffff78
   6ce2c:	ldrb	r0, [r9, #69]	; 0x45
   6ce30:	cmp	r0, #0
   6ce34:	beq	6ce70 <fputs@plt+0x5ba88>
   6ce38:	ldr	r2, [fp, #-108]	; 0xffffff94
   6ce3c:	cmp	r2, #0
   6ce40:	beq	6ce58 <fputs@plt+0x5ba70>
   6ce44:	ldr	r0, [r2, #56]	; 0x38
   6ce48:	mov	r1, r2
   6ce4c:	str	r0, [r8, #428]	; 0x1ac
   6ce50:	mov	r0, r9
   6ce54:	bl	751b8 <fputs@plt+0x63dd0>
   6ce58:	mov	r2, #0
   6ce5c:	mov	r0, r2
   6ce60:	sub	sp, fp, #48	; 0x30
   6ce64:	vpop	{d8-d9}
   6ce68:	add	sp, sp, #4
   6ce6c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   6ce70:	ldr	r0, [sp, #128]	; 0x80
   6ce74:	ldr	r5, [fp, #8]
   6ce78:	ands	r0, r0, #1024	; 0x400
   6ce7c:	str	r0, [sp, #120]	; 0x78
   6ce80:	beq	6d11c <fputs@plt+0x5bd34>
   6ce84:	ldr	r0, [r6]
   6ce88:	cmp	r0, #1
   6ce8c:	bne	6d0f0 <fputs@plt+0x5bd08>
   6ce90:	ldr	r1, [r5]
   6ce94:	ldr	r0, [r6, #24]
   6ce98:	ldr	r9, [r6, #52]	; 0x34
   6ce9c:	cmp	r1, #1
   6cea0:	blt	6cf2c <fputs@plt+0x5bb44>
   6cea4:	ldr	r2, [r5, #4]
   6cea8:	mov	r3, #0
   6ceac:	add	r7, r3, r3, lsl #2
   6ceb0:	mov	r6, #0
   6ceb4:	ldr	r7, [r2, r7, lsl #2]
   6ceb8:	cmp	r7, #0
   6cebc:	beq	6cefc <fputs@plt+0x5bb14>
   6cec0:	ldr	r6, [r7, #4]
   6cec4:	tst	r6, #4096	; 0x1000
   6cec8:	beq	6cef8 <fputs@plt+0x5bb10>
   6cecc:	tst	r6, #262144	; 0x40000
   6ced0:	bne	6cedc <fputs@plt+0x5baf4>
   6ced4:	add	r7, r7, #12
   6ced8:	b	6cee4 <fputs@plt+0x5bafc>
   6cedc:	ldr	r7, [r7, #20]
   6cee0:	ldr	r7, [r7, #4]
   6cee4:	ldr	r7, [r7]
   6cee8:	cmp	r7, #0
   6ceec:	bne	6cec0 <fputs@plt+0x5bad8>
   6cef0:	mov	r6, #0
   6cef4:	b	6cefc <fputs@plt+0x5bb14>
   6cef8:	mov	r6, r7
   6cefc:	ldrb	r7, [r6]
   6cf00:	cmp	r7, #152	; 0x98
   6cf04:	bne	6cf20 <fputs@plt+0x5bb38>
   6cf08:	ldr	r7, [r6, #28]
   6cf0c:	cmp	r7, r9
   6cf10:	bne	6cf20 <fputs@plt+0x5bb38>
   6cf14:	ldrsh	r7, [r6, #32]
   6cf18:	cmp	r7, #0
   6cf1c:	bmi	6d110 <fputs@plt+0x5bd28>
   6cf20:	add	r3, r3, #1
   6cf24:	cmp	r3, r1
   6cf28:	bne	6ceac <fputs@plt+0x5bac4>
   6cf2c:	ldr	r6, [r0, #8]
   6cf30:	cmp	r6, #0
   6cf34:	beq	6d0f0 <fputs@plt+0x5bd08>
   6cf38:	mvn	r7, #0
   6cf3c:	mov	r4, #2
   6cf40:	ldrb	r0, [r6, #54]	; 0x36
   6cf44:	cmp	r0, #0
   6cf48:	beq	6d0e4 <fputs@plt+0x5bcfc>
   6cf4c:	ldrh	r0, [r6, #50]	; 0x32
   6cf50:	mov	r5, #0
   6cf54:	cmp	r0, #0
   6cf58:	beq	6d0d4 <fputs@plt+0x5bcec>
   6cf5c:	ldr	r0, [fp, #-132]	; 0xffffff7c
   6cf60:	mov	r1, r9
   6cf64:	mov	r2, r5
   6cf68:	str	r7, [sp]
   6cf6c:	str	r7, [sp, #4]
   6cf70:	str	r4, [sp, #8]
   6cf74:	str	r6, [sp, #12]
   6cf78:	bl	771bc <fputs@plt+0x65dd4>
   6cf7c:	cmp	r0, #0
   6cf80:	beq	6cf98 <fputs@plt+0x5bbb0>
   6cf84:	ldrh	r0, [r6, #50]	; 0x32
   6cf88:	add	r5, r5, #1
   6cf8c:	cmp	r5, r0
   6cf90:	bcc	6cf5c <fputs@plt+0x5bb74>
   6cf94:	b	6d0d4 <fputs@plt+0x5bcec>
   6cf98:	ldr	r4, [fp, #8]
   6cf9c:	ldr	r0, [r4]
   6cfa0:	cmp	r0, #1
   6cfa4:	blt	6d0d0 <fputs@plt+0x5bce8>
   6cfa8:	ldr	r0, [r6, #32]
   6cfac:	mov	r7, #0
   6cfb0:	ldr	sl, [r0, r5, lsl #2]
   6cfb4:	ldr	r0, [r4, #4]
   6cfb8:	add	r1, r7, r7, lsl #2
   6cfbc:	ldr	r1, [r0, r1, lsl #2]
   6cfc0:	mov	r0, #0
   6cfc4:	cmp	r1, #0
   6cfc8:	beq	6d004 <fputs@plt+0x5bc1c>
   6cfcc:	mov	r0, r1
   6cfd0:	ldr	r2, [r0, #4]
   6cfd4:	tst	r2, #4096	; 0x1000
   6cfd8:	beq	6d004 <fputs@plt+0x5bc1c>
   6cfdc:	tst	r2, #262144	; 0x40000
   6cfe0:	bne	6cfec <fputs@plt+0x5bc04>
   6cfe4:	add	r0, r0, #12
   6cfe8:	b	6cff4 <fputs@plt+0x5bc0c>
   6cfec:	ldr	r0, [r0, #20]
   6cff0:	ldr	r0, [r0, #4]
   6cff4:	ldr	r0, [r0]
   6cff8:	cmp	r0, #0
   6cffc:	bne	6cfd0 <fputs@plt+0x5bbe8>
   6d000:	mov	r0, #0
   6d004:	ldrb	r2, [r0]
   6d008:	cmp	r2, #152	; 0x98
   6d00c:	bne	6d060 <fputs@plt+0x5bc78>
   6d010:	ldr	r2, [r6, #4]
   6d014:	ldrh	r3, [r0, #32]
   6d018:	add	r2, r2, r5, lsl #1
   6d01c:	ldrh	r2, [r2]
   6d020:	cmp	r3, r2
   6d024:	bne	6d060 <fputs@plt+0x5bc78>
   6d028:	ldr	r0, [r0, #28]
   6d02c:	cmp	r0, r9
   6d030:	bne	6d060 <fputs@plt+0x5bc78>
   6d034:	mov	r0, r8
   6d038:	bl	627e4 <fputs@plt+0x513fc>
   6d03c:	ldr	r4, [fp, #8]
   6d040:	cmp	r0, #0
   6d044:	beq	6d060 <fputs@plt+0x5bc78>
   6d048:	ldr	r0, [r0]
   6d04c:	mov	r1, sl
   6d050:	bl	1606c <fputs@plt+0x4c84>
   6d054:	ldr	r4, [fp, #8]
   6d058:	cmp	r0, #0
   6d05c:	beq	6d074 <fputs@plt+0x5bc8c>
   6d060:	ldr	r0, [r4]
   6d064:	add	r7, r7, #1
   6d068:	cmp	r7, r0
   6d06c:	blt	6cfb4 <fputs@plt+0x5bbcc>
   6d070:	b	6d0c8 <fputs@plt+0x5bce0>
   6d074:	ldr	r0, [r6, #4]
   6d078:	add	r0, r0, r5, lsl #1
   6d07c:	ldrsh	r0, [r0]
   6d080:	cmp	r0, #0
   6d084:	bmi	6d0a4 <fputs@plt+0x5bcbc>
   6d088:	ldr	r1, [r6, #12]
   6d08c:	ldr	sl, [fp, #-136]	; 0xffffff78
   6d090:	mvn	r7, #0
   6d094:	ldr	r1, [r1, #4]
   6d098:	add	r0, r1, r0, lsl #4
   6d09c:	ldrb	r0, [r0, #12]
   6d0a0:	b	6d0b8 <fputs@plt+0x5bcd0>
   6d0a4:	mvn	r7, #0
   6d0a8:	ldr	sl, [fp, #-136]	; 0xffffff78
   6d0ac:	sub	r0, r0, r7
   6d0b0:	clz	r0, r0
   6d0b4:	lsr	r0, r0, #5
   6d0b8:	mov	r4, #2
   6d0bc:	cmp	r0, #0
   6d0c0:	bne	6cf84 <fputs@plt+0x5bb9c>
   6d0c4:	b	6d0d4 <fputs@plt+0x5bcec>
   6d0c8:	ldr	sl, [fp, #-136]	; 0xffffff78
   6d0cc:	mvn	r7, #0
   6d0d0:	mov	r4, #2
   6d0d4:	ldrh	r0, [r6, #50]	; 0x32
   6d0d8:	cmp	r5, r0
   6d0dc:	ldr	r5, [fp, #8]
   6d0e0:	beq	6d110 <fputs@plt+0x5bd28>
   6d0e4:	ldr	r6, [r6, #20]
   6d0e8:	cmp	r6, #0
   6d0ec:	bne	6cf40 <fputs@plt+0x5bb58>
   6d0f0:	cmp	sl, #0
   6d0f4:	bne	6d11c <fputs@plt+0x5bd34>
   6d0f8:	ldr	r1, [fp, #-108]	; 0xffffff94
   6d0fc:	str	r5, [r1, #8]
   6d100:	ldrh	r0, [r1, #36]	; 0x24
   6d104:	orr	r0, r0, #512	; 0x200
   6d108:	strh	r0, [r1, #36]	; 0x24
   6d10c:	b	6d11c <fputs@plt+0x5bd34>
   6d110:	ldr	r1, [fp, #-108]	; 0xffffff94
   6d114:	mov	r0, #1
   6d118:	strb	r0, [r1, #42]	; 0x2a
   6d11c:	ldr	r0, [sp, #148]	; 0x94
   6d120:	cmp	r0, #1
   6d124:	bne	6d1c4 <fputs@plt+0x5bddc>
   6d128:	ldr	r1, [fp, #-108]	; 0xffffff94
   6d12c:	ldrb	r0, [r1, #36]	; 0x24
   6d130:	tst	r0, #32
   6d134:	bne	6d1cc <fputs@plt+0x5bde4>
   6d138:	ldr	r9, [r1, #4]
   6d13c:	ldr	r4, [r9, #24]
   6d140:	ldrb	r0, [r4, #42]	; 0x2a
   6d144:	tst	r0, #16
   6d148:	bne	6d1cc <fputs@plt+0x5bde4>
   6d14c:	ldrb	r0, [r9, #45]	; 0x2d
   6d150:	tst	r0, #2
   6d154:	bne	6d1cc <fputs@plt+0x5bde4>
   6d158:	ldr	r5, [fp, #-144]	; 0xffffff70
   6d15c:	ldr	r8, [r9, #52]	; 0x34
   6d160:	mov	r0, #0
   6d164:	mov	r1, #130	; 0x82
   6d168:	mvn	r2, #0
   6d16c:	strh	r0, [r5, #42]	; 0x2a
   6d170:	str	r0, [r5, #36]	; 0x24
   6d174:	str	r0, [sp]
   6d178:	stmib	sp, {r0, r1}
   6d17c:	str	r0, [sp, #12]
   6d180:	ldr	r0, [fp, #-132]	; 0xffffff7c
   6d184:	mov	r1, r8
   6d188:	bl	771bc <fputs@plt+0x65dd4>
   6d18c:	cmp	r0, #0
   6d190:	beq	6d4bc <fputs@plt+0x5c0d4>
   6d194:	movw	r1, #4353	; 0x1101
   6d198:	mov	r2, r5
   6d19c:	str	r1, [r5, #36]	; 0x24
   6d1a0:	ldr	r1, [r5, #48]	; 0x30
   6d1a4:	str	r0, [r1]
   6d1a8:	ldr	r1, [fp, #-108]	; 0xffffff94
   6d1ac:	mov	r0, #1
   6d1b0:	strh	r0, [r5, #24]
   6d1b4:	strh	r0, [r5, #40]	; 0x28
   6d1b8:	mov	r0, #33	; 0x21
   6d1bc:	strh	r0, [r5, #20]
   6d1c0:	b	6d588 <fputs@plt+0x5c1a0>
   6d1c4:	ldr	r7, [fp, #-108]	; 0xffffff94
   6d1c8:	b	6d1d0 <fputs@plt+0x5bde8>
   6d1cc:	mov	r7, r1
   6d1d0:	ldrd	r2, [r7]
   6d1d4:	ldr	r6, [fp, #-144]	; 0xffffff70
   6d1d8:	mov	r1, #3
   6d1dc:	mov	ip, #0
   6d1e0:	ldr	r0, [r2]
   6d1e4:	add	r2, r6, #56	; 0x38
   6d1e8:	str	r0, [sp, #144]	; 0x90
   6d1ec:	ldrb	r0, [r7, #43]	; 0x2b
   6d1f0:	strh	r1, [r6, #44]	; 0x2c
   6d1f4:	mov	r1, r6
   6d1f8:	strh	ip, [r6, #40]	; 0x28
   6d1fc:	str	r2, [r6, #48]	; 0x30
   6d200:	str	ip, [r6, #36]	; 0x24
   6d204:	cmp	r0, #0
   6d208:	beq	6d440 <fputs@plt+0x5c058>
   6d20c:	add	r0, r0, r0, lsl #3
   6d210:	add	r8, r1, #8
   6d214:	add	r5, r7, #72	; 0x48
   6d218:	add	r9, r3, #8
   6d21c:	mov	r6, #0
   6d220:	mov	r4, #0
   6d224:	mov	lr, #0
   6d228:	str	r7, [sp, #140]	; 0x8c
   6d22c:	str	r8, [sp, #136]	; 0x88
   6d230:	add	r0, r3, r0, lsl #3
   6d234:	mov	r3, #0
   6d238:	add	sl, r0, #8
   6d23c:	mov	r0, #0
   6d240:	str	sl, [sp, #132]	; 0x84
   6d244:	strb	r0, [r1, #16]
   6d248:	str	r0, [fp, #-136]	; 0xffffff78
   6d24c:	str	r4, [fp, #-120]	; 0xffffff88
   6d250:	ldr	r0, [r7, #68]	; 0x44
   6d254:	cmp	r0, #1
   6d258:	blt	6d27c <fputs@plt+0x5be94>
   6d25c:	ldr	r1, [r9, #44]	; 0x2c
   6d260:	mov	r2, #0
   6d264:	ldr	r7, [r5, r2, lsl #2]
   6d268:	cmp	r7, r1
   6d26c:	beq	6d288 <fputs@plt+0x5bea0>
   6d270:	add	r2, r2, #1
   6d274:	cmp	r0, r2
   6d278:	bne	6d264 <fputs@plt+0x5be7c>
   6d27c:	mov	r2, #0
   6d280:	mov	r1, #0
   6d284:	b	6d2b0 <fputs@plt+0x5bec8>
   6d288:	mov	r4, lr
   6d28c:	rsb	r1, r2, #32
   6d290:	mov	lr, #1
   6d294:	subs	r7, r2, #32
   6d298:	lsr	r1, lr, r1
   6d29c:	lsl	r2, lr, r2
   6d2a0:	lslpl	r1, lr, r7
   6d2a4:	mov	lr, r4
   6d2a8:	ldr	r4, [fp, #-120]	; 0xffffff88
   6d2ac:	movwpl	r2, #0
   6d2b0:	str	r2, [r8]
   6d2b4:	str	r1, [r8, #4]
   6d2b8:	str	lr, [fp, #-124]	; 0xffffff84
   6d2bc:	ldrb	r1, [r9, #36]	; 0x24
   6d2c0:	str	r1, [fp, #-140]	; 0xffffff74
   6d2c4:	orr	r1, r1, ip
   6d2c8:	ands	r1, r1, #10
   6d2cc:	ldr	r1, [r9, #16]
   6d2d0:	movne	r3, lr
   6d2d4:	movne	r6, r4
   6d2d8:	ldrb	r1, [r1, #42]	; 0x2a
   6d2dc:	tst	r1, #16
   6d2e0:	bne	6d300 <fputs@plt+0x5bf18>
   6d2e4:	sub	r0, fp, #104	; 0x68
   6d2e8:	mov	r2, r6
   6d2ec:	mov	sl, r3
   6d2f0:	bl	77ca0 <fputs@plt+0x668b8>
   6d2f4:	mov	r7, #0
   6d2f8:	mov	r8, #0
   6d2fc:	b	6d3cc <fputs@plt+0x5bfe4>
   6d300:	add	r2, r9, #72	; 0x48
   6d304:	mov	ip, r6
   6d308:	mov	r7, #0
   6d30c:	mov	r8, #0
   6d310:	mov	lr, #1
   6d314:	cmp	r2, sl
   6d318:	bcs	6d3b4 <fputs@plt+0x5bfcc>
   6d31c:	mov	r7, #0
   6d320:	mov	r1, r9
   6d324:	mov	r8, #0
   6d328:	mov	r6, r2
   6d32c:	orrs	r2, r7, r8
   6d330:	bne	6d340 <fputs@plt+0x5bf58>
   6d334:	ldrb	r2, [r1, #108]	; 0x6c
   6d338:	tst	r2, #10
   6d33c:	beq	6d3a8 <fputs@plt+0x5bfc0>
   6d340:	cmp	r0, #1
   6d344:	blt	6d368 <fputs@plt+0x5bf80>
   6d348:	ldr	r1, [r1, #116]	; 0x74
   6d34c:	mov	r2, #0
   6d350:	ldr	r4, [r5, r2, lsl #2]
   6d354:	cmp	r4, r1
   6d358:	beq	6d374 <fputs@plt+0x5bf8c>
   6d35c:	add	r2, r2, #1
   6d360:	cmp	r0, r2
   6d364:	bne	6d350 <fputs@plt+0x5bf68>
   6d368:	mov	r2, #0
   6d36c:	mov	r1, #0
   6d370:	b	6d38c <fputs@plt+0x5bfa4>
   6d374:	rsb	r1, r2, #32
   6d378:	subs	r4, r2, #32
   6d37c:	lsl	r2, lr, r2
   6d380:	lsr	r1, lr, r1
   6d384:	lslpl	r1, lr, r4
   6d388:	movwpl	r2, #0
   6d38c:	orr	r7, r2, r7
   6d390:	orr	r8, r1, r8
   6d394:	add	r2, r6, #72	; 0x48
   6d398:	mov	r1, r6
   6d39c:	cmp	r2, sl
   6d3a0:	bcc	6d328 <fputs@plt+0x5bf40>
   6d3a4:	b	6d3b4 <fputs@plt+0x5bfcc>
   6d3a8:	mov	r7, #0
   6d3ac:	mov	r8, #0
   6d3b0:	b	6d394 <fputs@plt+0x5bfac>
   6d3b4:	sub	r0, fp, #104	; 0x68
   6d3b8:	mov	r2, ip
   6d3bc:	stm	sp, {r7, r8}
   6d3c0:	mov	r6, ip
   6d3c4:	mov	sl, r3
   6d3c8:	bl	77650 <fputs@plt+0x66268>
   6d3cc:	cmp	r0, #0
   6d3d0:	bne	6d4a4 <fputs@plt+0x5c0bc>
   6d3d4:	sub	r0, fp, #104	; 0x68
   6d3d8:	mov	r2, r6
   6d3dc:	mov	r3, sl
   6d3e0:	stm	sp, {r7, r8}
   6d3e4:	bl	783e4 <fputs@plt+0x66ffc>
   6d3e8:	cmp	r0, #0
   6d3ec:	bne	6d4a4 <fputs@plt+0x5c0bc>
   6d3f0:	ldr	r0, [sp, #144]	; 0x90
   6d3f4:	mov	r3, sl
   6d3f8:	ldr	r1, [fp, #-144]	; 0xffffff70
   6d3fc:	ldr	r7, [sp, #140]	; 0x8c
   6d400:	ldr	r8, [sp, #136]	; 0x88
   6d404:	ldr	sl, [sp, #132]	; 0x84
   6d408:	ldr	r4, [fp, #-120]	; 0xffffff88
   6d40c:	ldr	lr, [fp, #-124]	; 0xffffff84
   6d410:	ldrb	r0, [r0, #69]	; 0x45
   6d414:	cmp	r0, #0
   6d418:	bne	6d440 <fputs@plt+0x5c058>
   6d41c:	ldm	r8, {r0, r2}
   6d420:	ldr	ip, [fp, #-140]	; 0xffffff74
   6d424:	add	r9, r9, #72	; 0x48
   6d428:	orr	lr, r2, lr
   6d42c:	cmp	r9, sl
   6d430:	orr	r4, r0, r4
   6d434:	ldr	r0, [fp, #-136]	; 0xffffff78
   6d438:	add	r0, r0, #1
   6d43c:	bcc	6d244 <fputs@plt+0x5be5c>
   6d440:	ldr	r0, [sp, #144]	; 0x90
   6d444:	bl	78814 <fputs@plt+0x6742c>
   6d448:	ldr	r0, [fp, #-108]	; 0xffffff94
   6d44c:	mov	r1, #0
   6d450:	bl	743f0 <fputs@plt+0x63008>
   6d454:	ldr	r9, [fp, #-148]	; 0xffffff6c
   6d458:	ldr	r8, [fp, #-112]	; 0xffffff90
   6d45c:	ldrb	r0, [r9, #69]	; 0x45
   6d460:	cmp	r0, #0
   6d464:	bne	6ce38 <fputs@plt+0x5ba50>
   6d468:	ldr	r2, [fp, #-108]	; 0xffffff94
   6d46c:	ldr	r0, [r2, #8]
   6d470:	cmp	r0, #0
   6d474:	beq	6d668 <fputs@plt+0x5c280>
   6d478:	ldrh	r0, [r2, #32]
   6d47c:	add	r0, r0, #1
   6d480:	sxth	r1, r0
   6d484:	ldr	r0, [fp, #-108]	; 0xffffff94
   6d488:	bl	743f0 <fputs@plt+0x63008>
   6d48c:	ldrb	r0, [r9, #69]	; 0x45
   6d490:	ldr	r2, [fp, #-108]	; 0xffffff94
   6d494:	cmp	r0, #0
   6d498:	bne	6ce44 <fputs@plt+0x5ba5c>
   6d49c:	ldr	r0, [r2, #8]
   6d4a0:	b	6d660 <fputs@plt+0x5c278>
   6d4a4:	ldr	r0, [sp, #144]	; 0x90
   6d4a8:	ldr	r1, [fp, #-144]	; 0xffffff70
   6d4ac:	bl	78814 <fputs@plt+0x6742c>
   6d4b0:	ldr	r8, [fp, #-112]	; 0xffffff90
   6d4b4:	ldr	r9, [fp, #-148]	; 0xffffff6c
   6d4b8:	b	6ce38 <fputs@plt+0x5ba50>
   6d4bc:	ldr	r6, [r4, #8]
   6d4c0:	ldr	r1, [fp, #-108]	; 0xffffff94
   6d4c4:	mov	r2, r5
   6d4c8:	cmp	r6, #0
   6d4cc:	beq	6d588 <fputs@plt+0x5c1a0>
   6d4d0:	mov	r7, #0
   6d4d4:	ldrb	r0, [r6, #54]	; 0x36
   6d4d8:	cmp	r0, #0
   6d4dc:	beq	6d57c <fputs@plt+0x5c194>
   6d4e0:	ldr	r0, [r6, #36]	; 0x24
   6d4e4:	cmp	r0, #0
   6d4e8:	bne	6d57c <fputs@plt+0x5c194>
   6d4ec:	ldrh	r0, [r6, #50]	; 0x32
   6d4f0:	cmp	r0, #3
   6d4f4:	bhi	6d57c <fputs@plt+0x5c194>
   6d4f8:	ldrb	r1, [r6, #55]	; 0x37
   6d4fc:	mov	r4, #130	; 0x82
   6d500:	tst	r1, #8
   6d504:	movweq	r4, #2
   6d508:	cmp	r0, #0
   6d50c:	beq	6d55c <fputs@plt+0x5c174>
   6d510:	mov	r5, #0
   6d514:	ldr	r0, [fp, #-132]	; 0xffffff7c
   6d518:	mov	r1, r8
   6d51c:	mov	r2, r5
   6d520:	str	r7, [sp]
   6d524:	str	r7, [sp, #4]
   6d528:	str	r4, [sp, #8]
   6d52c:	str	r6, [sp, #12]
   6d530:	bl	771bc <fputs@plt+0x65dd4>
   6d534:	cmp	r0, #0
   6d538:	beq	6d568 <fputs@plt+0x5c180>
   6d53c:	ldr	r2, [fp, #-144]	; 0xffffff70
   6d540:	ldr	r1, [r2, #48]	; 0x30
   6d544:	str	r0, [r1, r5, lsl #2]
   6d548:	add	r5, r5, #1
   6d54c:	ldrh	r0, [r6, #50]	; 0x32
   6d550:	cmp	r5, r0
   6d554:	bcc	6d514 <fputs@plt+0x5c12c>
   6d558:	b	6d570 <fputs@plt+0x5c188>
   6d55c:	mov	r0, #0
   6d560:	mov	r5, #0
   6d564:	b	6d570 <fputs@plt+0x5c188>
   6d568:	ldrh	r0, [r6, #50]	; 0x32
   6d56c:	ldr	r2, [fp, #-144]	; 0xffffff70
   6d570:	ldr	r1, [fp, #-108]	; 0xffffff94
   6d574:	cmp	r5, r0
   6d578:	beq	707a0 <fputs@plt+0x5f3b8>
   6d57c:	ldr	r6, [r6, #20]
   6d580:	cmp	r6, #0
   6d584:	bne	6d4d4 <fputs@plt+0x5c0ec>
   6d588:	ldr	r0, [r2, #36]	; 0x24
   6d58c:	cmp	r0, #0
   6d590:	beq	6d5dc <fputs@plt+0x5c1f4>
   6d594:	mov	r0, #1
   6d598:	strh	r0, [r2, #22]
   6d59c:	str	r2, [r1, #800]	; 0x320
   6d5a0:	ldr	r2, [r1, #68]	; 0x44
   6d5a4:	cmp	r2, #1
   6d5a8:	blt	6d5ec <fputs@plt+0x5c204>
   6d5ac:	ldr	r9, [fp, #-148]	; 0xffffff6c
   6d5b0:	add	r3, r1, #72	; 0x48
   6d5b4:	mov	r1, #0
   6d5b8:	ldr	r7, [r3, r1, lsl #2]
   6d5bc:	cmp	r7, r8
   6d5c0:	beq	6d5fc <fputs@plt+0x5c214>
   6d5c4:	add	r1, r1, #1
   6d5c8:	cmp	r2, r1
   6d5cc:	bne	6d5b8 <fputs@plt+0x5c1d0>
   6d5d0:	mov	r2, #0
   6d5d4:	mov	r3, #0
   6d5d8:	b	6d618 <fputs@plt+0x5c230>
   6d5dc:	ldr	r7, [fp, #-104]	; 0xffffff98
   6d5e0:	ldr	r0, [fp, #-92]	; 0xffffffa4
   6d5e4:	str	r0, [fp, #-144]	; 0xffffff70
   6d5e8:	b	6d1d0 <fputs@plt+0x5bde8>
   6d5ec:	ldr	r9, [fp, #-148]	; 0xffffff6c
   6d5f0:	mov	r2, #0
   6d5f4:	mov	r3, #0
   6d5f8:	b	6d61c <fputs@plt+0x5c234>
   6d5fc:	rsb	r2, r1, #32
   6d600:	mov	r7, #1
   6d604:	lsr	r3, r7, r2
   6d608:	subs	r2, r1, #32
   6d60c:	lslpl	r3, r7, r2
   6d610:	lsl	r2, r7, r1
   6d614:	movwpl	r2, #0
   6d618:	ldr	r1, [fp, #-108]	; 0xffffff94
   6d61c:	ldr	r7, [fp, #-144]	; 0xffffff70
   6d620:	strd	r2, [r7, #8]
   6d624:	strh	r0, [r1, #32]
   6d628:	str	r8, [r1, #740]	; 0x2e4
   6d62c:	ldr	r0, [r1, #8]
   6d630:	cmp	r0, #0
   6d634:	beq	6d648 <fputs@plt+0x5c260>
   6d638:	ldr	r1, [r0]
   6d63c:	ldr	r2, [fp, #-108]	; 0xffffff94
   6d640:	strb	r1, [r2, #38]	; 0x26
   6d644:	ldr	r1, [fp, #-108]	; 0xffffff94
   6d648:	mov	r2, r1
   6d64c:	ldrb	r1, [r1, #37]	; 0x25
   6d650:	ldr	r8, [fp, #-112]	; 0xffffff90
   6d654:	tst	r1, #4
   6d658:	movne	r1, #1
   6d65c:	strbne	r1, [r2, #42]	; 0x2a
   6d660:	cmp	r0, #0
   6d664:	bne	6d67c <fputs@plt+0x5c294>
   6d668:	ldrb	r0, [r9, #26]
   6d66c:	tst	r0, #2
   6d670:	mvnne	r0, #0
   6d674:	strne	r0, [r2, #24]
   6d678:	strne	r0, [r2, #28]
   6d67c:	ldr	r0, [r8, #68]	; 0x44
   6d680:	cmp	r0, #0
   6d684:	bne	6ce44 <fputs@plt+0x5ba5c>
   6d688:	ldrb	r0, [r9, #69]	; 0x45
   6d68c:	cmp	r0, #0
   6d690:	bne	6ce44 <fputs@plt+0x5ba5c>
   6d694:	ldr	r1, [fp, #8]
   6d698:	cmp	r1, #0
   6d69c:	beq	6d704 <fputs@plt+0x5c31c>
   6d6a0:	ldrb	r6, [r2, #43]	; 0x2b
   6d6a4:	cmp	r6, #2
   6d6a8:	bcc	6d704 <fputs@plt+0x5c31c>
   6d6ac:	ldrb	r0, [r9, #65]	; 0x41
   6d6b0:	tst	r0, #4
   6d6b4:	bne	6d704 <fputs@plt+0x5c31c>
   6d6b8:	ldr	r7, [fp, #-116]	; 0xffffff8c
   6d6bc:	mov	r0, r7
   6d6c0:	bl	74bfc <fputs@plt+0x63814>
   6d6c4:	mov	r2, r1
   6d6c8:	ldr	r1, [fp, #-96]	; 0xffffffa0
   6d6cc:	ldr	sl, [sp, #124]	; 0x7c
   6d6d0:	ldr	r8, [sp, #128]	; 0x80
   6d6d4:	ldr	r4, [sp, #148]	; 0x94
   6d6d8:	ldr	r9, [sp, #152]	; 0x98
   6d6dc:	mov	r5, r0
   6d6e0:	cmp	r1, #0
   6d6e4:	beq	6d714 <fputs@plt+0x5c32c>
   6d6e8:	mov	r0, r7
   6d6ec:	mov	r7, r2
   6d6f0:	bl	74bfc <fputs@plt+0x63814>
   6d6f4:	orr	r7, r1, r7
   6d6f8:	orr	r5, r0, r5
   6d6fc:	str	r7, [fp, #-120]	; 0xffffff88
   6d700:	b	6d718 <fputs@plt+0x5c330>
   6d704:	ldr	sl, [sp, #124]	; 0x7c
   6d708:	ldr	r8, [sp, #128]	; 0x80
   6d70c:	ldr	r4, [sp, #148]	; 0x94
   6d710:	b	6d818 <fputs@plt+0x5c430>
   6d714:	str	r2, [fp, #-120]	; 0xffffff88
   6d718:	ldr	r2, [fp, #-108]	; 0xffffff94
   6d71c:	ldr	ip, [fp, #-100]	; 0xffffff9c
   6d720:	mov	r1, r5
   6d724:	ldr	lr, [r2, #4]
   6d728:	add	r0, r2, #736	; 0x2e0
   6d72c:	str	r0, [fp, #-116]	; 0xffffff8c
   6d730:	uxtb	r3, r6
   6d734:	ldr	r0, [fp, #-116]	; 0xffffff8c
   6d738:	lsl	r3, r3, #2
   6d73c:	uxtab	r3, r3, r6
   6d740:	add	r3, r0, r3, lsl #4
   6d744:	ldr	r3, [r3, #-16]
   6d748:	ldrb	r7, [r3, #16]
   6d74c:	add	r7, r7, r7, lsl #3
   6d750:	add	r7, lr, r7, lsl #3
   6d754:	ldrb	r7, [r7, #44]	; 0x2c
   6d758:	tst	r7, #8
   6d75c:	beq	6d81c <fputs@plt+0x5c434>
   6d760:	ldr	r0, [sp, #120]	; 0x78
   6d764:	cmp	r0, #0
   6d768:	bne	6d778 <fputs@plt+0x5c390>
   6d76c:	ldrb	r7, [r3, #37]	; 0x25
   6d770:	tst	r7, #16
   6d774:	beq	6d80c <fputs@plt+0x5c424>
   6d778:	ldrd	r8, [r3, #8]
   6d77c:	ldr	r0, [fp, #-120]	; 0xffffff88
   6d780:	and	r3, r9, r0
   6d784:	and	r7, r8, r1
   6d788:	orrs	r3, r7, r3
   6d78c:	bne	6d80c <fputs@plt+0x5c424>
   6d790:	ldr	r7, [ip, #12]
   6d794:	mov	r5, r1
   6d798:	cmp	r7, #1
   6d79c:	blt	6d7dc <fputs@plt+0x5c3f4>
   6d7a0:	ldr	r3, [ip, #20]
   6d7a4:	add	r7, r7, r7, lsl #1
   6d7a8:	add	r7, r3, r7, lsl #4
   6d7ac:	ldrd	r0, [r3, #40]	; 0x28
   6d7b0:	and	r1, r1, r9
   6d7b4:	and	r0, r0, r8
   6d7b8:	orrs	r0, r0, r1
   6d7bc:	beq	6d7d0 <fputs@plt+0x5c3e8>
   6d7c0:	ldr	r0, [r3]
   6d7c4:	ldrb	r0, [r0, #4]
   6d7c8:	tst	r0, #1
   6d7cc:	beq	6d80c <fputs@plt+0x5c424>
   6d7d0:	add	r3, r3, #48	; 0x30
   6d7d4:	cmp	r3, r7
   6d7d8:	bcc	6d7ac <fputs@plt+0x5c3c4>
   6d7dc:	sub	r6, r6, #1
   6d7e0:	ldr	r2, [fp, #-108]	; 0xffffff94
   6d7e4:	ldr	sl, [sp, #124]	; 0x7c
   6d7e8:	ldr	r8, [sp, #128]	; 0x80
   6d7ec:	ldr	r9, [sp, #152]	; 0x98
   6d7f0:	sub	r4, r4, #1
   6d7f4:	mov	r1, r5
   6d7f8:	uxtb	r0, r6
   6d7fc:	cmp	r0, #1
   6d800:	strb	r6, [r2, #43]	; 0x2b
   6d804:	bhi	6d730 <fputs@plt+0x5c348>
   6d808:	b	6d81c <fputs@plt+0x5c434>
   6d80c:	ldr	sl, [sp, #124]	; 0x7c
   6d810:	ldr	r2, [fp, #-108]	; 0xffffff94
   6d814:	ldr	r8, [sp, #128]	; 0x80
   6d818:	ldr	r9, [sp, #152]	; 0x98
   6d81c:	ldr	r1, [r2]
   6d820:	ldrsh	r0, [r2, #32]
   6d824:	mov	r3, r2
   6d828:	mov	r6, #0
   6d82c:	tst	r8, #4
   6d830:	ldr	r2, [r1, #428]	; 0x1ac
   6d834:	add	r0, r2, r0
   6d838:	str	r0, [r1, #428]	; 0x1ac
   6d83c:	beq	6d89c <fputs@plt+0x5c4b4>
   6d840:	ldr	r0, [r3, #800]	; 0x320
   6d844:	ldr	r7, [fp, #-128]	; 0xffffff80
   6d848:	ldr	r1, [r0, #36]	; 0x24
   6d84c:	ands	r2, r1, #4096	; 0x1000
   6d850:	bne	6d864 <fputs@plt+0x5c47c>
   6d854:	tst	r8, #8192	; 0x2000
   6d858:	beq	6d89c <fputs@plt+0x5c4b4>
   6d85c:	ands	r3, r1, #1024	; 0x400
   6d860:	bne	6d89c <fputs@plt+0x5c4b4>
   6d864:	cmp	r2, #0
   6d868:	ldr	r2, [fp, #-108]	; 0xffffff94
   6d86c:	mov	r3, #2
   6d870:	movwne	r3, #1
   6d874:	tst	r1, #64	; 0x40
   6d878:	strb	r3, [r2, #40]	; 0x28
   6d87c:	beq	6d89c <fputs@plt+0x5c4b4>
   6d880:	ldr	r2, [r7, #24]
   6d884:	ldrb	r2, [r2, #42]	; 0x2a
   6d888:	ands	r2, r2, #32
   6d88c:	biceq	r1, r1, #64	; 0x40
   6d890:	streq	r1, [r0, #36]	; 0x24
   6d894:	moveq	r0, #8
   6d898:	andeq	r6, r0, r8, lsr #10
   6d89c:	cmp	r4, #0
   6d8a0:	ble	70790 <fputs@plt+0x5f3a8>
   6d8a4:	ldr	r0, [fp, #-108]	; 0xffffff94
   6d8a8:	tst	r8, #4096	; 0x1000
   6d8ac:	str	r6, [sp, #152]	; 0x98
   6d8b0:	mov	r6, #0
   6d8b4:	str	r4, [sp, #148]	; 0x94
   6d8b8:	add	sl, r0, #736	; 0x2e0
   6d8bc:	mov	r0, #53	; 0x35
   6d8c0:	movweq	r0, #54	; 0x36
   6d8c4:	str	r0, [fp, #-136]	; 0xffffff78
   6d8c8:	clz	r0, r9
   6d8cc:	str	sl, [sp, #96]	; 0x60
   6d8d0:	lsr	r1, r0, #5
   6d8d4:	ldr	r0, [fp, #16]
   6d8d8:	str	r1, [fp, #-120]	; 0xffffff88
   6d8dc:	clz	r0, r0
   6d8e0:	lsr	r0, r0, #5
   6d8e4:	orr	r0, r0, r1
   6d8e8:	str	r0, [fp, #-140]	; 0xffffff74
   6d8ec:	and	r0, r8, #16
   6d8f0:	str	r0, [fp, #-144]	; 0xffffff70
   6d8f4:	ldrb	r0, [sl, #44]	; 0x2c
   6d8f8:	ldr	r1, [fp, #-128]	; 0xffffff80
   6d8fc:	movw	r5, #48576	; 0xbdc0
   6d900:	movt	r5, #65520	; 0xfff0
   6d904:	add	r0, r0, r0, lsl #3
   6d908:	add	r9, r1, r0, lsl #3
   6d90c:	mov	r8, r9
   6d910:	ldr	r4, [r8, #24]!
   6d914:	ldr	r0, [r4, #64]	; 0x40
   6d918:	cmp	r0, #0
   6d91c:	beq	6d960 <fputs@plt+0x5c578>
   6d920:	ldr	r2, [fp, #-148]	; 0xffffff6c
   6d924:	ldr	r1, [r2, #20]
   6d928:	cmp	r1, #1
   6d92c:	blt	6d95c <fputs@plt+0x5c574>
   6d930:	ldr	r2, [r2, #16]
   6d934:	mov	r5, #0
   6d938:	add	r2, r2, #12
   6d93c:	ldr	r3, [r2, r5, lsl #4]
   6d940:	cmp	r3, r0
   6d944:	beq	6d960 <fputs@plt+0x5c578>
   6d948:	add	r5, r5, #1
   6d94c:	cmp	r1, r5
   6d950:	bne	6d93c <fputs@plt+0x5c554>
   6d954:	mov	r5, r1
   6d958:	b	6d960 <fputs@plt+0x5c578>
   6d95c:	mov	r5, #0
   6d960:	ldrb	r0, [r4, #42]	; 0x2a
   6d964:	ldr	r3, [sl, #64]	; 0x40
   6d968:	tst	r0, #2
   6d96c:	bne	6da34 <fputs@plt+0x5c64c>
   6d970:	ldr	r1, [r4, #12]
   6d974:	cmp	r1, #0
   6d978:	bne	6da34 <fputs@plt+0x5c64c>
   6d97c:	ldr	r1, [r3, #36]	; 0x24
   6d980:	tst	r1, #1024	; 0x400
   6d984:	bne	6d9c8 <fputs@plt+0x5c5e0>
   6d988:	tst	r0, #16
   6d98c:	bne	6da34 <fputs@plt+0x5c64c>
   6d990:	and	r0, r1, #64	; 0x40
   6d994:	ldr	r1, [fp, #-144]	; 0xffffff70
   6d998:	orrs	r0, r0, r1
   6d99c:	beq	6dbc8 <fputs@plt+0x5c7e0>
   6d9a0:	ldr	r0, [r4]
   6d9a4:	ldr	r2, [r4, #28]
   6d9a8:	mov	r7, r3
   6d9ac:	mov	r1, r5
   6d9b0:	mov	r3, #0
   6d9b4:	str	r0, [sp]
   6d9b8:	ldr	r0, [fp, #-112]	; 0xffffff90
   6d9bc:	bl	606a4 <fputs@plt+0x4f2bc>
   6d9c0:	mov	r3, r7
   6d9c4:	b	6da34 <fputs@plt+0x5c64c>
   6d9c8:	ldr	r0, [r4, #56]	; 0x38
   6d9cc:	str	r3, [fp, #-116]	; 0xffffff8c
   6d9d0:	cmp	r0, #0
   6d9d4:	beq	6d9f4 <fputs@plt+0x5c60c>
   6d9d8:	ldr	r1, [r0]
   6d9dc:	ldr	r2, [fp, #-148]	; 0xffffff6c
   6d9e0:	cmp	r1, r2
   6d9e4:	beq	6d9f8 <fputs@plt+0x5c610>
   6d9e8:	ldr	r0, [r0, #24]
   6d9ec:	cmp	r0, #0
   6d9f0:	bne	6d9d8 <fputs@plt+0x5c5f0>
   6d9f4:	mov	r0, #0
   6d9f8:	ldr	r7, [sp, #124]	; 0x7c
   6d9fc:	ldr	r2, [r9, #52]	; 0x34
   6da00:	str	r0, [fp, #-124]	; 0xffffff84
   6da04:	mov	r0, #0
   6da08:	mov	r1, #152	; 0x98
   6da0c:	mov	r3, #0
   6da10:	str	r0, [sp]
   6da14:	mov	r0, r7
   6da18:	bl	49a20 <fputs@plt+0x38638>
   6da1c:	ldr	r2, [fp, #-124]	; 0xffffff84
   6da20:	mov	r1, r0
   6da24:	mov	r0, r7
   6da28:	mvn	r3, #9
   6da2c:	bl	1d520 <fputs@plt+0xc138>
   6da30:	ldr	r3, [fp, #-116]	; 0xffffff8c
   6da34:	ldrb	r0, [r3, #37]	; 0x25
   6da38:	ldr	r9, [fp, #-148]	; 0xffffff6c
   6da3c:	tst	r0, #2
   6da40:	beq	6db9c <fputs@plt+0x5c7b4>
   6da44:	ldrb	r0, [r4, #42]	; 0x2a
   6da48:	ldr	r7, [r3, #28]
   6da4c:	tst	r0, #32
   6da50:	beq	6da78 <fputs@plt+0x5c690>
   6da54:	ldrb	r1, [r7, #55]	; 0x37
   6da58:	ldr	r0, [fp, #-120]	; 0xffffff88
   6da5c:	and	r1, r1, #3
   6da60:	eor	r0, r0, #1
   6da64:	sub	r1, r1, #2
   6da68:	clz	r1, r1
   6da6c:	lsr	r1, r1, #5
   6da70:	tst	r1, r0
   6da74:	bne	6db94 <fputs@plt+0x5c7ac>
   6da78:	ldr	r1, [fp, #-108]	; 0xffffff94
   6da7c:	str	r3, [fp, #-116]	; 0xffffff8c
   6da80:	ldrb	r0, [r1, #40]	; 0x28
   6da84:	cmp	r0, #0
   6da88:	beq	6dad4 <fputs@plt+0x5c6ec>
   6da8c:	ldr	r0, [r8]
   6da90:	ldr	r2, [fp, #16]
   6da94:	ldr	r8, [fp, #-112]	; 0xffffff90
   6da98:	ldr	r0, [r0, #8]
   6da9c:	cmp	r0, #0
   6daa0:	beq	6dac8 <fputs@plt+0x5c6e0>
   6daa4:	ldr	r2, [fp, #16]
   6daa8:	cmp	r0, r7
   6daac:	beq	6dac8 <fputs@plt+0x5c6e0>
   6dab0:	ldr	r2, [fp, #16]
   6dab4:	ldr	r0, [r0, #20]
   6dab8:	add	r2, r2, #1
   6dabc:	cmp	r0, #0
   6dac0:	cmpne	r0, r7
   6dac4:	bne	6dab4 <fputs@plt+0x5c6cc>
   6dac8:	str	r2, [r1, #64]	; 0x40
   6dacc:	mov	r1, #55	; 0x37
   6dad0:	b	6dafc <fputs@plt+0x5c714>
   6dad4:	ldr	r0, [fp, #-140]	; 0xffffff74
   6dad8:	ldr	r2, [fp, #16]
   6dadc:	ldr	r1, [fp, #-136]	; 0xffffff78
   6dae0:	ldr	r8, [fp, #-112]	; 0xffffff90
   6dae4:	cmp	r0, #0
   6dae8:	beq	6dafc <fputs@plt+0x5c714>
   6daec:	ldr	r2, [r8, #72]	; 0x48
   6daf0:	mov	r1, #54	; 0x36
   6daf4:	add	r0, r2, #1
   6daf8:	str	r0, [r8, #72]	; 0x48
   6dafc:	str	r2, [sl, #8]
   6db00:	ldr	r0, [sp, #124]	; 0x7c
   6db04:	ldr	r3, [r7, #44]	; 0x2c
   6db08:	str	r5, [sp]
   6db0c:	bl	49a20 <fputs@plt+0x38638>
   6db10:	ldr	r4, [r8, #8]
   6db14:	mov	r0, r8
   6db18:	mov	r1, r7
   6db1c:	bl	607ac <fputs@plt+0x4f3c4>
   6db20:	mov	r2, r0
   6db24:	mov	r0, r4
   6db28:	mvn	r1, #0
   6db2c:	mvn	r3, #5
   6db30:	bl	1d520 <fputs@plt+0xc138>
   6db34:	ldr	r0, [fp, #-116]	; 0xffffff8c
   6db38:	ldr	r0, [r0, #36]	; 0x24
   6db3c:	tst	r0, #15
   6db40:	beq	6db9c <fputs@plt+0x5c7b4>
   6db44:	movw	r1, #32770	; 0x8002
   6db48:	ands	r0, r0, r1
   6db4c:	bne	6db9c <fputs@plt+0x5c7b4>
   6db50:	ldr	r0, [fp, #-108]	; 0xffffff94
   6db54:	ldrb	r0, [r0, #36]	; 0x24
   6db58:	tst	r0, #1
   6db5c:	bne	6db9c <fputs@plt+0x5c7b4>
   6db60:	ldr	r0, [sp, #124]	; 0x7c
   6db64:	ldr	r0, [r0]
   6db68:	ldrb	r0, [r0, #69]	; 0x45
   6db6c:	cmp	r0, #0
   6db70:	bne	6db9c <fputs@plt+0x5c7b4>
   6db74:	ldr	r1, [sp, #124]	; 0x7c
   6db78:	ldr	r0, [r1, #4]
   6db7c:	ldr	r1, [r1, #32]
   6db80:	add	r1, r1, r1, lsl #2
   6db84:	add	r0, r0, r1, lsl #2
   6db88:	mov	r1, #2
   6db8c:	strb	r1, [r0, #-17]	; 0xffffffef
   6db90:	b	6db9c <fputs@plt+0x5c7b4>
   6db94:	ldr	r0, [sl, #4]
   6db98:	str	r0, [sl, #8]
   6db9c:	ldr	r8, [fp, #-112]	; 0xffffff90
   6dba0:	cmp	r5, #0
   6dba4:	movpl	r1, r5
   6dba8:	movpl	r0, r8
   6dbac:	blpl	65ea8 <fputs@plt+0x54ac0>
   6dbb0:	ldr	r0, [sp, #148]	; 0x94
   6dbb4:	add	r6, r6, #1
   6dbb8:	add	sl, sl, #80	; 0x50
   6dbbc:	cmp	r6, r0
   6dbc0:	bne	6d8f4 <fputs@plt+0x5c50c>
   6dbc4:	b	6dc90 <fputs@plt+0x5c8a8>
   6dbc8:	ldr	r7, [fp, #-108]	; 0xffffff94
   6dbcc:	str	r3, [fp, #-116]	; 0xffffff8c
   6dbd0:	ldrb	r0, [r7, #40]	; 0x28
   6dbd4:	cmp	r0, #0
   6dbd8:	beq	6dbec <fputs@plt+0x5c804>
   6dbdc:	ldr	r0, [r9, #52]	; 0x34
   6dbe0:	str	r0, [r7, #60]	; 0x3c
   6dbe4:	mov	r0, #55	; 0x37
   6dbe8:	b	6dbf0 <fputs@plt+0x5c808>
   6dbec:	mov	r0, #54	; 0x36
   6dbf0:	ldr	r1, [r9, #52]	; 0x34
   6dbf4:	str	r0, [sp]
   6dbf8:	ldr	r0, [fp, #-112]	; 0xffffff90
   6dbfc:	mov	r2, r5
   6dc00:	mov	r3, r4
   6dc04:	bl	605ac <fputs@plt+0x4f1c4>
   6dc08:	ldrb	r0, [r7, #40]	; 0x28
   6dc0c:	cmp	r0, #0
   6dc10:	bne	6dc58 <fputs@plt+0x5c870>
   6dc14:	ldrsh	r0, [r4, #34]	; 0x22
   6dc18:	cmp	r0, #63	; 0x3f
   6dc1c:	bgt	6dc58 <fputs@plt+0x5c870>
   6dc20:	ldrb	r0, [r4, #42]	; 0x2a
   6dc24:	tst	r0, #32
   6dc28:	bne	6dc58 <fputs@plt+0x5c870>
   6dc2c:	ldrd	r0, [r9, #64]	; 0x40
   6dc30:	clz	r2, r0
   6dc34:	cmp	r1, #0
   6dc38:	add	r3, r2, #32
   6dc3c:	clzne	r3, r1
   6dc40:	orrs	r2, r0, r1
   6dc44:	ldr	r0, [sp, #124]	; 0x7c
   6dc48:	mvn	r1, #0
   6dc4c:	rsbne	r2, r3, #64	; 0x40
   6dc50:	mvn	r3, #13
   6dc54:	bl	1d520 <fputs@plt+0xc138>
   6dc58:	ldr	r0, [sp, #124]	; 0x7c
   6dc5c:	ldr	r3, [fp, #-116]	; 0xffffff8c
   6dc60:	ldr	r0, [r0]
   6dc64:	ldrb	r0, [r0, #69]	; 0x45
   6dc68:	cmp	r0, #0
   6dc6c:	bne	6da34 <fputs@plt+0x5c64c>
   6dc70:	ldr	r1, [sp, #124]	; 0x7c
   6dc74:	ldr	r0, [r1, #4]
   6dc78:	ldr	r1, [r1, #32]
   6dc7c:	add	r1, r1, r1, lsl #2
   6dc80:	add	r0, r0, r1, lsl #2
   6dc84:	ldr	r1, [sp, #152]	; 0x98
   6dc88:	strb	r1, [r0, #-17]	; 0xffffffef
   6dc8c:	b	6da34 <fputs@plt+0x5c64c>
   6dc90:	ldr	r1, [sp, #124]	; 0x7c
   6dc94:	ldrb	r0, [r9, #69]	; 0x45
   6dc98:	ldr	r2, [fp, #-108]	; 0xffffff94
   6dc9c:	ldr	r1, [r1, #32]
   6dca0:	cmp	r0, #0
   6dca4:	str	r1, [r2, #44]	; 0x2c
   6dca8:	bne	6ce44 <fputs@plt+0x5ba5c>
   6dcac:	ldr	r0, [sp, #148]	; 0x94
   6dcb0:	cmp	r0, #1
   6dcb4:	blt	6ce5c <fputs@plt+0x5ba74>
   6dcb8:	add	r0, r2, #72	; 0x48
   6dcbc:	vmov.i32	q4, #0	; 0x00000000
   6dcc0:	add	r1, r2, #860	; 0x35c
   6dcc4:	mvn	r3, #0
   6dcc8:	mvn	sl, #0
   6dccc:	mov	r4, #0
   6dcd0:	str	r0, [sp, #72]	; 0x48
   6dcd4:	add	r0, r2, #24
   6dcd8:	str	r0, [sp, #92]	; 0x5c
   6dcdc:	mvn	r0, #0
   6dce0:	str	r0, [fp, #-116]	; 0xffffff8c
   6dce4:	ldr	r0, [sp, #96]	; 0x60
   6dce8:	str	r1, [sp, #104]	; 0x68
   6dcec:	add	r1, r4, r4, lsl #2
   6dcf0:	str	r3, [sp, #100]	; 0x64
   6dcf4:	str	r4, [sp, #136]	; 0x88
   6dcf8:	str	sl, [fp, #-140]	; 0xffffff74
   6dcfc:	str	r1, [sp, #116]	; 0x74
   6dd00:	add	r1, r0, r1, lsl #4
   6dd04:	mov	r5, r1
   6dd08:	str	r1, [sp, #132]	; 0x84
   6dd0c:	ldr	r0, [r5, #64]!	; 0x40
   6dd10:	ldrb	r0, [r0, #37]	; 0x25
   6dd14:	tst	r0, #64	; 0x40
   6dd18:	beq	6e754 <fputs@plt+0x5d36c>
   6dd1c:	ldr	r0, [r8, #8]
   6dd20:	ldrb	r6, [r1, #44]!	; 0x2c
   6dd24:	str	r1, [sp, #84]	; 0x54
   6dd28:	str	r0, [sp, #108]	; 0x6c
   6dd2c:	mov	r0, r8
   6dd30:	bl	60424 <fputs@plt+0x4f03c>
   6dd34:	ldr	r2, [r8, #84]	; 0x54
   6dd38:	mov	r3, #0
   6dd3c:	add	r1, r2, #1
   6dd40:	str	r1, [r8, #84]	; 0x54
   6dd44:	mov	r1, #0
   6dd48:	str	r1, [sp]
   6dd4c:	mov	r1, #44	; 0x2c
   6dd50:	bl	49a20 <fputs@plt+0x38638>
   6dd54:	ldr	r1, [fp, #-108]	; 0xffffff94
   6dd58:	str	r0, [sp, #68]	; 0x44
   6dd5c:	ldr	r2, [fp, #-128]	; 0xffffff80
   6dd60:	ldr	r0, [r1, #340]	; 0x154
   6dd64:	ldr	r4, [r1, #348]	; 0x15c
   6dd68:	add	r1, r0, r0, lsl #1
   6dd6c:	cmp	r0, #1
   6dd70:	add	r1, r4, r1, lsl #4
   6dd74:	str	r1, [fp, #-120]	; 0xffffff88
   6dd78:	add	r1, r6, r6, lsl #3
   6dd7c:	add	r2, r2, r1, lsl #3
   6dd80:	add	r1, r2, #8
   6dd84:	str	r2, [sp, #112]	; 0x70
   6dd88:	str	r1, [fp, #-124]	; 0xffffff84
   6dd8c:	ldr	r1, [r2, #24]
   6dd90:	str	r1, [sp, #140]	; 0x8c
   6dd94:	ldr	r1, [r5]
   6dd98:	blt	6df84 <fputs@plt+0x5cb9c>
   6dd9c:	add	r0, r2, #52	; 0x34
   6dda0:	ldr	r6, [fp, #-140]	; 0xffffff74
   6dda4:	mov	r5, #0
   6dda8:	mov	sl, #0
   6ddac:	str	r0, [sp, #152]	; 0x98
   6ddb0:	mov	r0, #0
   6ddb4:	str	r0, [fp, #-136]	; 0xffffff78
   6ddb8:	mov	r0, #0
   6ddbc:	str	r0, [fp, #-144]	; 0xffffff70
   6ddc0:	mov	r0, #0
   6ddc4:	str	r0, [sp, #120]	; 0x78
   6ddc8:	mov	r8, r1
   6ddcc:	ldrd	r0, [r1]
   6ddd0:	orrs	r0, r0, r1
   6ddd4:	bne	6de84 <fputs@plt+0x5ca9c>
   6ddd8:	ldrb	r0, [r4, #20]
   6dddc:	tst	r0, #2
   6dde0:	bne	6de84 <fputs@plt+0x5ca9c>
   6dde4:	ldr	r7, [r4]
   6dde8:	ldrb	r0, [r7, #4]
   6ddec:	tst	r0, #1
   6ddf0:	bne	6de84 <fputs@plt+0x5ca9c>
   6ddf4:	ldr	r0, [sp, #152]	; 0x98
   6ddf8:	sub	r2, fp, #80	; 0x50
   6ddfc:	mov	r3, #24
   6de00:	mov	r1, r2
   6de04:	ldr	r0, [r0]
   6de08:	vst1.64	{d8-d9}, [r1], r3
   6de0c:	str	r0, [r1]
   6de10:	mov	r0, #0
   6de14:	mov	r1, r7
   6de18:	str	r0, [fp, #-64]	; 0xffffffc0
   6de1c:	mov	r0, #3
   6de20:	str	r0, [fp, #-60]	; 0xffffffc4
   6de24:	movw	r0, #18672	; 0x48f0
   6de28:	movt	r0, #6
   6de2c:	str	r0, [fp, #-72]	; 0xffffffb8
   6de30:	movw	r0, #18500	; 0x4844
   6de34:	movt	r0, #6
   6de38:	str	r0, [fp, #-76]	; 0xffffffb4
   6de3c:	mov	r0, r2
   6de40:	bl	64900 <fputs@plt+0x53518>
   6de44:	ldrb	r0, [fp, #-60]	; 0xffffffc4
   6de48:	cmp	r0, #0
   6de4c:	beq	6de84 <fputs@plt+0x5ca9c>
   6de50:	ldr	r0, [fp, #-112]	; 0xffffff90
   6de54:	mov	r1, r7
   6de58:	mov	r2, #0
   6de5c:	mov	r3, #0
   6de60:	ldr	r6, [r0]
   6de64:	mov	r0, r6
   6de68:	bl	64c78 <fputs@plt+0x53890>
   6de6c:	ldr	r1, [sp, #120]	; 0x78
   6de70:	mov	r2, r0
   6de74:	mov	r0, r6
   6de78:	ldr	r6, [fp, #-140]	; 0xffffff74
   6de7c:	bl	6a844 <fputs@plt+0x5945c>
   6de80:	str	r0, [sp, #120]	; 0x78
   6de84:	ldr	r1, [fp, #-124]	; 0xffffff84
   6de88:	ldr	r3, [fp, #-116]	; 0xffffff8c
   6de8c:	mov	r0, r4
   6de90:	mov	r2, r6
   6de94:	bl	79364 <fputs@plt+0x67f7c>
   6de98:	cmp	r0, #0
   6de9c:	beq	6df6c <fputs@plt+0x5cb84>
   6dea0:	ldr	r0, [r4, #12]
   6dea4:	mov	r3, #1
   6dea8:	mov	r2, #-2147483648	; 0x80000000
   6deac:	rsb	r1, r0, #32
   6deb0:	lsl	r9, r3, r0
   6deb4:	lsr	r7, r3, r1
   6deb8:	subs	r1, r0, #32
   6debc:	lslpl	r7, r3, r1
   6dec0:	cmp	r0, #63	; 0x3f
   6dec4:	movgt	r7, r2
   6dec8:	cmp	r1, #0
   6decc:	ldr	r1, [fp, #-144]	; 0xffffff70
   6ded0:	movwpl	r9, #0
   6ded4:	cmp	r0, #63	; 0x3f
   6ded8:	movwgt	r9, #0
   6dedc:	tst	r1, #255	; 0xff
   6dee0:	bne	6df0c <fputs@plt+0x5cb24>
   6dee4:	ldr	r1, [sp, #140]	; 0x8c
   6dee8:	ldr	r2, [r1]
   6deec:	ldr	r1, [r1, #4]
   6def0:	ldr	r3, [r1, r0, lsl #4]
   6def4:	movw	r1, #6992	; 0x1b50
   6def8:	mov	r0, #284	; 0x11c
   6defc:	movt	r1, #9
   6df00:	bl	15e38 <fputs@plt+0x4a50>
   6df04:	mov	r0, #1
   6df08:	str	r0, [fp, #-144]	; 0xffffff70
   6df0c:	ldr	r0, [fp, #-136]	; 0xffffff78
   6df10:	and	r1, r7, sl
   6df14:	and	r0, r9, r0
   6df18:	orrs	r0, r0, r1
   6df1c:	beq	6df28 <fputs@plt+0x5cb40>
   6df20:	ldr	r9, [fp, #-148]	; 0xffffff6c
   6df24:	b	6df6c <fputs@plt+0x5cb84>
   6df28:	ldr	r0, [fp, #-112]	; 0xffffff90
   6df2c:	add	r6, r5, #1
   6df30:	mov	r1, r8
   6df34:	mov	r2, r6
   6df38:	ldr	r0, [r0]
   6df3c:	bl	78860 <fputs@plt+0x67478>
   6df40:	cmp	r0, #0
   6df44:	bne	6e2d0 <fputs@plt+0x5cee8>
   6df48:	ldr	r0, [r8, #48]	; 0x30
   6df4c:	orr	sl, r7, sl
   6df50:	str	r4, [r0, r5, lsl #2]
   6df54:	ldr	r0, [fp, #-136]	; 0xffffff78
   6df58:	mov	r5, r6
   6df5c:	ldr	r6, [fp, #-140]	; 0xffffff74
   6df60:	orr	r0, r9, r0
   6df64:	ldr	r9, [fp, #-148]	; 0xffffff6c
   6df68:	str	r0, [fp, #-136]	; 0xffffff78
   6df6c:	ldr	r0, [fp, #-120]	; 0xffffff88
   6df70:	add	r4, r4, #48	; 0x30
   6df74:	mov	r1, r8
   6df78:	cmp	r4, r0
   6df7c:	bcc	6ddc8 <fputs@plt+0x5c9e0>
   6df80:	b	6df9c <fputs@plt+0x5cbb4>
   6df84:	mov	r0, #0
   6df88:	mov	sl, #0
   6df8c:	mov	r5, #0
   6df90:	str	r0, [sp, #120]	; 0x78
   6df94:	mov	r0, #0
   6df98:	str	r0, [fp, #-136]	; 0xffffff78
   6df9c:	movw	r0, #16961	; 0x4241
   6dfa0:	str	r1, [sp, #88]	; 0x58
   6dfa4:	str	r0, [r1, #36]	; 0x24
   6dfa8:	mov	r0, #-2147483648	; 0x80000000
   6dfac:	strh	r5, [r1, #24]
   6dfb0:	strh	r5, [r1, #40]	; 0x28
   6dfb4:	mvn	r1, #-2147483648	; 0x80000000
   6dfb8:	orr	r0, sl, r0
   6dfbc:	eor	r1, r0, r1
   6dfc0:	ldr	r0, [sp, #112]	; 0x70
   6dfc4:	ldr	r2, [r0, #64]!	; 0x40
   6dfc8:	str	r0, [sp, #112]	; 0x70
   6dfcc:	ldr	r0, [r0, #4]
   6dfd0:	and	r7, r0, r1
   6dfd4:	ldr	r1, [fp, #-136]	; 0xffffff78
   6dfd8:	bic	sl, r2, r1
   6dfdc:	ldr	r1, [sp, #140]	; 0x8c
   6dfe0:	ldrsh	ip, [r1, #34]	; 0x22
   6dfe4:	cmp	ip, #63	; 0x3f
   6dfe8:	mov	r1, ip
   6dfec:	movge	r1, #63	; 0x3f
   6dff0:	cmp	ip, #1
   6dff4:	sxth	r8, r1
   6dff8:	blt	6e038 <fputs@plt+0x5cc50>
   6dffc:	mov	r1, #0
   6e000:	mov	r4, #1
   6e004:	rsb	r6, r1, #32
   6e008:	subs	r3, r1, #32
   6e00c:	lsl	r2, r4, r1
   6e010:	add	r1, r1, #1
   6e014:	lsr	r6, r4, r6
   6e018:	lslpl	r6, r4, r3
   6e01c:	movwpl	r2, #0
   6e020:	and	r2, r2, sl
   6e024:	and	r3, r6, r7
   6e028:	orrs	r2, r2, r3
   6e02c:	addne	r5, r5, #1
   6e030:	cmp	r1, r8
   6e034:	blt	6e004 <fputs@plt+0x5cc1c>
   6e038:	cmp	r0, #0
   6e03c:	mov	r0, #1
   6e040:	mov	r2, #0
   6e044:	sub	r3, fp, #80	; 0x50
   6e048:	str	r7, [sp, #80]	; 0x50
   6e04c:	str	ip, [sp, #76]	; 0x4c
   6e050:	submi	r0, ip, #62	; 0x3e
   6e054:	add	r4, r0, r5
   6e058:	ldr	r0, [fp, #-112]	; 0xffffff90
   6e05c:	sxth	r1, r4
   6e060:	ldr	r0, [r0]
   6e064:	bl	6b428 <fputs@plt+0x5a040>
   6e068:	cmp	r0, #0
   6e06c:	beq	6e23c <fputs@plt+0x5ce54>
   6e070:	mov	r1, r0
   6e074:	ldr	r0, [sp, #88]	; 0x58
   6e078:	str	r4, [sp, #64]	; 0x40
   6e07c:	ldr	r5, [fp, #-140]	; 0xffffff74
   6e080:	mov	r7, r1
   6e084:	str	r1, [sp, #152]	; 0x98
   6e088:	str	r1, [r0, #28]
   6e08c:	ldr	r0, [sp, #140]	; 0x8c
   6e090:	str	r0, [r1, #12]
   6e094:	movw	r0, #7018	; 0x1b6a
   6e098:	movt	r0, #9
   6e09c:	str	r0, [r1]
   6e0a0:	ldr	r0, [fp, #-108]	; 0xffffff94
   6e0a4:	ldr	r4, [r0, #348]	; 0x15c
   6e0a8:	mov	r0, #0
   6e0ac:	str	r0, [sp, #144]	; 0x90
   6e0b0:	ldr	r0, [fp, #-120]	; 0xffffff88
   6e0b4:	cmp	r4, r0
   6e0b8:	bcs	6e1c8 <fputs@plt+0x5cde0>
   6e0bc:	mov	r0, #0
   6e0c0:	str	r0, [sp, #144]	; 0x90
   6e0c4:	mov	r0, #0
   6e0c8:	str	r0, [fp, #-136]	; 0xffffff78
   6e0cc:	mov	r0, #0
   6e0d0:	str	r0, [fp, #-144]	; 0xffffff70
   6e0d4:	ldr	r1, [fp, #-124]	; 0xffffff84
   6e0d8:	ldr	r3, [fp, #-116]	; 0xffffff8c
   6e0dc:	mov	r0, r4
   6e0e0:	mov	r2, r5
   6e0e4:	bl	79364 <fputs@plt+0x67f7c>
   6e0e8:	cmp	r0, #0
   6e0ec:	beq	6e1b8 <fputs@plt+0x5cdd0>
   6e0f0:	ldr	r0, [r4, #12]
   6e0f4:	mov	r6, #1
   6e0f8:	ldr	r2, [fp, #-136]	; 0xffffff78
   6e0fc:	subs	r1, r0, #32
   6e100:	lsl	r5, r6, r0
   6e104:	rsb	r3, r0, #32
   6e108:	movwpl	r5, #0
   6e10c:	cmp	r0, #63	; 0x3f
   6e110:	lsr	r9, r6, r3
   6e114:	movwgt	r5, #0
   6e118:	cmp	r1, #0
   6e11c:	lslpl	r9, r6, r1
   6e120:	cmp	r0, #63	; 0x3f
   6e124:	mov	r1, #-2147483648	; 0x80000000
   6e128:	and	r2, r5, r2
   6e12c:	movgt	r9, r1
   6e130:	ldr	r1, [fp, #-144]	; 0xffffff70
   6e134:	and	r1, r9, r1
   6e138:	orrs	r1, r2, r1
   6e13c:	beq	6e14c <fputs@plt+0x5cd64>
   6e140:	ldr	r5, [fp, #-140]	; 0xffffff74
   6e144:	ldr	r7, [sp, #152]	; 0x98
   6e148:	b	6e1b8 <fputs@plt+0x5cdd0>
   6e14c:	ldr	r1, [sp, #152]	; 0x98
   6e150:	ldr	r2, [sp, #144]	; 0x90
   6e154:	ldr	r1, [r1, #4]
   6e158:	add	r1, r1, r2, lsl #1
   6e15c:	ldr	r2, [r4]
   6e160:	strh	r0, [r1]
   6e164:	ldr	r0, [fp, #-112]	; 0xffffff90
   6e168:	ldr	r1, [r2, #12]
   6e16c:	ldr	r2, [r2, #16]
   6e170:	bl	65604 <fputs@plt+0x5421c>
   6e174:	movw	r1, #49744	; 0xc250
   6e178:	cmp	r0, #0
   6e17c:	ldr	r7, [sp, #152]	; 0x98
   6e180:	ldr	r2, [sp, #144]	; 0x90
   6e184:	movt	r1, #8
   6e188:	ldrne	r1, [r0]
   6e18c:	ldr	r0, [fp, #-136]	; 0xffffff78
   6e190:	orr	r0, r5, r0
   6e194:	ldr	r5, [fp, #-140]	; 0xffffff74
   6e198:	str	r0, [fp, #-136]	; 0xffffff78
   6e19c:	ldr	r0, [fp, #-144]	; 0xffffff70
   6e1a0:	orr	r0, r9, r0
   6e1a4:	str	r0, [fp, #-144]	; 0xffffff70
   6e1a8:	ldr	r0, [r7, #32]
   6e1ac:	str	r1, [r0, r2, lsl #2]
   6e1b0:	add	r2, r2, #1
   6e1b4:	str	r2, [sp, #144]	; 0x90
   6e1b8:	ldr	r0, [fp, #-120]	; 0xffffff88
   6e1bc:	add	r4, r4, #48	; 0x30
   6e1c0:	cmp	r4, r0
   6e1c4:	bcc	6e0d4 <fputs@plt+0x5ccec>
   6e1c8:	ldr	r0, [sp, #76]	; 0x4c
   6e1cc:	ldr	ip, [sp, #80]	; 0x50
   6e1d0:	mov	r5, #1
   6e1d4:	cmp	r0, #1
   6e1d8:	blt	6e244 <fputs@plt+0x5ce5c>
   6e1dc:	ldr	r4, [sp, #144]	; 0x90
   6e1e0:	movw	r6, #49744	; 0xc250
   6e1e4:	mov	r0, #0
   6e1e8:	movt	r6, #8
   6e1ec:	rsb	r3, r0, #32
   6e1f0:	subs	r2, r0, #32
   6e1f4:	lsl	r1, r5, r0
   6e1f8:	lsr	r3, r5, r3
   6e1fc:	lslpl	r3, r5, r2
   6e200:	movwpl	r1, #0
   6e204:	and	r1, r1, sl
   6e208:	and	r2, r3, ip
   6e20c:	orrs	r1, r1, r2
   6e210:	beq	6e22c <fputs@plt+0x5ce44>
   6e214:	ldr	r1, [r7, #4]
   6e218:	add	r1, r1, r4, lsl #1
   6e21c:	strh	r0, [r1]
   6e220:	ldr	r1, [r7, #32]
   6e224:	str	r6, [r1, r4, lsl #2]
   6e228:	add	r4, r4, #1
   6e22c:	add	r0, r0, #1
   6e230:	cmp	r0, r8
   6e234:	blt	6e1ec <fputs@plt+0x5ce04>
   6e238:	b	6e250 <fputs@plt+0x5ce68>
   6e23c:	ldr	r8, [fp, #-112]	; 0xffffff90
   6e240:	b	6e2d8 <fputs@plt+0x5cef0>
   6e244:	ldr	r4, [sp, #144]	; 0x90
   6e248:	movw	r6, #49744	; 0xc250
   6e24c:	movt	r6, #8
   6e250:	ldr	r0, [sp, #112]	; 0x70
   6e254:	ldr	r0, [r0, #4]
   6e258:	cmn	r0, #1
   6e25c:	ble	6e26c <fputs@plt+0x5ce84>
   6e260:	ldr	r5, [fp, #-112]	; 0xffffff90
   6e264:	ldr	r9, [fp, #-132]	; 0xffffff7c
   6e268:	b	6e2e8 <fputs@plt+0x5cf00>
   6e26c:	mov	ip, r4
   6e270:	ldr	r4, [sp, #140]	; 0x8c
   6e274:	ldr	r5, [fp, #-112]	; 0xffffff90
   6e278:	ldr	r9, [fp, #-132]	; 0xffffff7c
   6e27c:	ldrsh	r0, [r4, #34]	; 0x22
   6e280:	cmp	r0, #64	; 0x40
   6e284:	blt	6e2e4 <fputs@plt+0x5cefc>
   6e288:	lsl	r0, ip, #1
   6e28c:	mov	r1, #0
   6e290:	ldr	r2, [r7, #4]
   6e294:	add	r3, r1, #63	; 0x3f
   6e298:	add	r2, r2, r0
   6e29c:	strh	r3, [r2]
   6e2a0:	ldr	r2, [r7, #32]
   6e2a4:	str	r6, [r2, r0, lsl #1]
   6e2a8:	add	r2, r1, #1
   6e2ac:	add	r1, r1, #64	; 0x40
   6e2b0:	add	r0, r0, #2
   6e2b4:	ldrsh	r3, [r4, #34]	; 0x22
   6e2b8:	cmp	r1, r3
   6e2bc:	mov	r1, r2
   6e2c0:	blt	6e290 <fputs@plt+0x5cea8>
   6e2c4:	mov	r4, ip
   6e2c8:	add	r4, ip, r2
   6e2cc:	b	6e2e8 <fputs@plt+0x5cf00>
   6e2d0:	ldr	r8, [fp, #-112]	; 0xffffff90
   6e2d4:	ldr	r9, [fp, #-148]	; 0xffffff6c
   6e2d8:	ldr	r4, [sp, #136]	; 0x88
   6e2dc:	ldr	sl, [fp, #-140]	; 0xffffff74
   6e2e0:	b	6e738 <fputs@plt+0x5d350>
   6e2e4:	mov	r4, ip
   6e2e8:	ldr	r0, [r7, #4]
   6e2ec:	mvn	r1, #0
   6e2f0:	ldr	r8, [sp, #108]	; 0x6c
   6e2f4:	ldr	r3, [sp, #64]	; 0x40
   6e2f8:	mov	sl, r7
   6e2fc:	str	r4, [sp, #144]	; 0x90
   6e300:	add	r0, r0, r4, lsl #1
   6e304:	strh	r1, [r0]
   6e308:	mov	r1, #56	; 0x38
   6e30c:	ldr	r0, [r7, #32]
   6e310:	mov	r7, #0
   6e314:	str	r6, [r0, r4, lsl #2]
   6e318:	ldr	r6, [sp, #132]	; 0x84
   6e31c:	ldr	r2, [r5, #72]	; 0x48
   6e320:	add	r0, r2, #1
   6e324:	str	r0, [r5, #72]	; 0x48
   6e328:	mov	r0, r6
   6e32c:	str	r2, [r0, #8]!
   6e330:	str	r7, [sp]
   6e334:	str	r0, [fp, #-136]	; 0xffffff78
   6e338:	mov	r0, r8
   6e33c:	bl	49a20 <fputs@plt+0x38638>
   6e340:	ldr	r4, [r5, #8]
   6e344:	mov	r0, r5
   6e348:	mov	r1, sl
   6e34c:	bl	607ac <fputs@plt+0x4f3c4>
   6e350:	mov	r2, r0
   6e354:	mov	r0, r4
   6e358:	mvn	r1, #0
   6e35c:	mvn	r3, #5
   6e360:	bl	1d520 <fputs@plt+0xc138>
   6e364:	ldr	r0, [r5, #108]	; 0x6c
   6e368:	ldr	r1, [sp, #84]	; 0x54
   6e36c:	add	r0, r0, #1
   6e370:	str	r0, [r5, #108]	; 0x6c
   6e374:	ldr	r0, [r9]
   6e378:	ldrb	r1, [r1]
   6e37c:	ldr	r0, [r0, #4]
   6e380:	add	r1, r1, r1, lsl #3
   6e384:	add	r5, r0, r1, lsl #3
   6e388:	mov	r1, r5
   6e38c:	ldrb	r0, [r1, #45]!	; 0x2d
   6e390:	str	r1, [fp, #-124]	; 0xffffff84
   6e394:	tst	r0, #16
   6e398:	bne	6e3bc <fputs@plt+0x5cfd4>
   6e39c:	ldr	r2, [r6, #4]
   6e3a0:	mov	r1, #0
   6e3a4:	mov	r0, #0
   6e3a8:	str	r0, [sp, #140]	; 0x8c
   6e3ac:	str	r1, [sp]
   6e3b0:	mov	r0, r8
   6e3b4:	mov	r1, #108	; 0x6c
   6e3b8:	b	6e408 <fputs@plt+0x5d020>
   6e3bc:	ldr	r4, [r5, #36]	; 0x24
   6e3c0:	mov	r0, r8
   6e3c4:	mov	r1, #22
   6e3c8:	mov	r2, #0
   6e3cc:	mov	r3, #0
   6e3d0:	str	r7, [sp]
   6e3d4:	bl	49a20 <fputs@plt+0x38638>
   6e3d8:	str	r0, [sp, #140]	; 0x8c
   6e3dc:	ldr	r0, [r5, #32]
   6e3e0:	mov	r1, #16
   6e3e4:	mov	r2, r4
   6e3e8:	mov	r3, #0
   6e3ec:	str	r0, [sp]
   6e3f0:	mov	r0, r8
   6e3f4:	bl	49a20 <fputs@plt+0x38638>
   6e3f8:	str	r7, [sp]
   6e3fc:	mov	r0, r8
   6e400:	mov	r1, #18
   6e404:	mov	r2, r4
   6e408:	mov	r3, #0
   6e40c:	bl	49a20 <fputs@plt+0x38638>
   6e410:	ldr	r4, [sp, #120]	; 0x78
   6e414:	ldr	sl, [fp, #-140]	; 0xffffff74
   6e418:	str	r0, [fp, #-120]	; 0xffffff88
   6e41c:	str	r5, [fp, #-144]	; 0xffffff70
   6e420:	cmp	r4, #0
   6e424:	beq	6e460 <fputs@plt+0x5d078>
   6e428:	mov	r0, r8
   6e42c:	bl	626a8 <fputs@plt+0x512c0>
   6e430:	ldr	r5, [fp, #-112]	; 0xffffff90
   6e434:	mov	r2, r0
   6e438:	mov	r1, r4
   6e43c:	mov	r3, #16
   6e440:	str	r2, [sp, #112]	; 0x70
   6e444:	mov	r0, r5
   6e448:	bl	63970 <fputs@plt+0x52588>
   6e44c:	ldr	r1, [sp, #88]	; 0x58
   6e450:	ldr	r0, [r1, #36]	; 0x24
   6e454:	orr	r0, r0, #131072	; 0x20000
   6e458:	str	r0, [r1, #36]	; 0x24
   6e45c:	b	6e46c <fputs@plt+0x5d084>
   6e460:	ldr	r5, [fp, #-112]	; 0xffffff90
   6e464:	mov	r0, #0
   6e468:	str	r0, [sp, #112]	; 0x70
   6e46c:	ldrb	r0, [r5, #19]
   6e470:	ldr	r4, [sp, #132]	; 0x84
   6e474:	cmp	r0, #0
   6e478:	beq	6e494 <fputs@plt+0x5d0ac>
   6e47c:	sub	r0, r0, #1
   6e480:	strb	r0, [r5, #19]
   6e484:	uxtb	r0, r0
   6e488:	add	r0, r5, r0, lsl #2
   6e48c:	ldr	r7, [r0, #28]
   6e490:	b	6e4a0 <fputs@plt+0x5d0b8>
   6e494:	ldr	r0, [r5, #76]	; 0x4c
   6e498:	add	r7, r0, #1
   6e49c:	str	r7, [r5, #76]	; 0x4c
   6e4a0:	ldr	r2, [r4, #4]!
   6e4a4:	ldr	r1, [sp, #152]	; 0x98
   6e4a8:	mov	r0, #0
   6e4ac:	mov	r3, r7
   6e4b0:	str	r0, [sp]
   6e4b4:	str	r0, [sp, #4]
   6e4b8:	str	r0, [sp, #8]
   6e4bc:	str	r0, [sp, #12]
   6e4c0:	mov	r0, r5
   6e4c4:	mov	r5, #0
   6e4c8:	bl	6bc30 <fputs@plt+0x5a848>
   6e4cc:	mov	r8, r0
   6e4d0:	ldr	r0, [fp, #-136]	; 0xffffff78
   6e4d4:	ldr	r6, [sp, #108]	; 0x6c
   6e4d8:	mov	r1, #110	; 0x6e
   6e4dc:	mov	r3, r7
   6e4e0:	ldr	r2, [r0]
   6e4e4:	mov	r0, r6
   6e4e8:	str	r5, [sp]
   6e4ec:	bl	49a20 <fputs@plt+0x38638>
   6e4f0:	ldr	r0, [r6]
   6e4f4:	ldrb	r0, [r0, #69]	; 0x45
   6e4f8:	cmp	r0, #0
   6e4fc:	bne	6e51c <fputs@plt+0x5d134>
   6e500:	ldr	r2, [sp, #108]	; 0x6c
   6e504:	ldr	r1, [r2, #4]
   6e508:	ldr	r2, [r2, #32]
   6e50c:	add	r2, r2, r2, lsl #2
   6e510:	add	r1, r1, r2, lsl #2
   6e514:	mov	r2, #16
   6e518:	strb	r2, [r1, #-17]	; 0xffffffef
   6e51c:	ldr	r1, [sp, #120]	; 0x78
   6e520:	ldr	r9, [fp, #-124]	; 0xffffff84
   6e524:	cmp	r1, #0
   6e528:	beq	6e560 <fputs@plt+0x5d178>
   6e52c:	ldr	r6, [sp, #108]	; 0x6c
   6e530:	ldr	r1, [r6, #24]
   6e534:	ldr	r2, [r1, #120]	; 0x78
   6e538:	cmp	r2, #0
   6e53c:	beq	6e554 <fputs@plt+0x5d16c>
   6e540:	ldr	r5, [sp, #112]	; 0x70
   6e544:	ldr	r3, [r6, #32]
   6e548:	mvn	r5, r5
   6e54c:	str	r3, [r2, r5, lsl #2]
   6e550:	mov	r5, #0
   6e554:	ldr	r2, [r6, #32]
   6e558:	sub	r2, r2, #1
   6e55c:	str	r2, [r1, #96]	; 0x60
   6e560:	ldrb	r1, [r9]
   6e564:	tst	r1, #16
   6e568:	bne	6e598 <fputs@plt+0x5d1b0>
   6e56c:	ldr	r0, [fp, #-120]	; 0xffffff88
   6e570:	ldr	r6, [sp, #108]	; 0x6c
   6e574:	ldr	r2, [r4]
   6e578:	mov	r1, #7
   6e57c:	str	r5, [sp]
   6e580:	add	r3, r0, #1
   6e584:	mov	r0, r6
   6e588:	bl	49a20 <fputs@plt+0x38638>
   6e58c:	ldr	r9, [fp, #-148]	; 0xffffff6c
   6e590:	mov	r5, #1
   6e594:	b	6e62c <fputs@plt+0x5d244>
   6e598:	ldr	r2, [sp, #140]	; 0x8c
   6e59c:	cmn	r2, #1
   6e5a0:	bgt	6e5b0 <fputs@plt+0x5d1c8>
   6e5a4:	ldr	r1, [sp, #108]	; 0x6c
   6e5a8:	ldr	r1, [r1, #32]
   6e5ac:	sub	r2, r1, #1
   6e5b0:	ldr	r1, [sp, #144]	; 0x90
   6e5b4:	ldr	r6, [sp, #108]	; 0x6c
   6e5b8:	cmp	r0, #0
   6e5bc:	movw	r0, #35320	; 0x89f8
   6e5c0:	movt	r0, #10
   6e5c4:	add	r1, r8, r1
   6e5c8:	bne	6e5d8 <fputs@plt+0x5d1f0>
   6e5cc:	ldr	r0, [r6, #4]
   6e5d0:	add	r2, r2, r2, lsl #2
   6e5d4:	add	r0, r0, r2, lsl #2
   6e5d8:	str	r1, [r0, #8]
   6e5dc:	ldr	r0, [fp, #-144]	; 0xffffff70
   6e5e0:	ldr	r2, [r4]
   6e5e4:	ldr	r4, [fp, #-120]	; 0xffffff88
   6e5e8:	ldr	r3, [r0, #40]	; 0x28
   6e5ec:	mov	r0, #1
   6e5f0:	str	r0, [sp]
   6e5f4:	mov	r0, r6
   6e5f8:	mov	r1, r4
   6e5fc:	bl	7a78c <fputs@plt+0x693a4>
   6e600:	mov	r0, r6
   6e604:	mov	r1, #13
   6e608:	mov	r2, #0
   6e60c:	mov	r3, r4
   6e610:	str	r5, [sp]
   6e614:	bl	49a20 <fputs@plt+0x38638>
   6e618:	ldrb	r0, [r9]
   6e61c:	mov	r5, #1
   6e620:	and	r0, r0, #239	; 0xef
   6e624:	strb	r0, [r9]
   6e628:	ldr	r9, [fp, #-148]	; 0xffffff6c
   6e62c:	ldr	r0, [r6]
   6e630:	ldr	r8, [fp, #-112]	; 0xffffff90
   6e634:	ldrb	r0, [r0, #69]	; 0x45
   6e638:	cmp	r0, #0
   6e63c:	beq	6e65c <fputs@plt+0x5d274>
   6e640:	ldr	r0, [r6, #32]
   6e644:	ldr	r1, [r6, #24]
   6e648:	sub	r2, r0, #1
   6e64c:	str	r2, [r1, #96]	; 0x60
   6e650:	movw	r1, #35320	; 0x89f8
   6e654:	movt	r1, #10
   6e658:	b	6e698 <fputs@plt+0x5d2b0>
   6e65c:	ldr	r0, [r6, #32]
   6e660:	ldr	r1, [r6, #4]
   6e664:	sub	r2, r0, #1
   6e668:	add	r3, r2, r2, lsl #2
   6e66c:	add	r1, r1, r3, lsl #2
   6e670:	mov	r3, #3
   6e674:	strb	r3, [r1, #3]
   6e678:	ldr	r1, [r6, #24]
   6e67c:	str	r2, [r1, #96]	; 0x60
   6e680:	ldr	r1, [fp, #-120]	; 0xffffff88
   6e684:	cmp	r1, #0
   6e688:	movmi	r1, r2
   6e68c:	ldr	r2, [r6, #4]
   6e690:	add	r1, r1, r1, lsl #2
   6e694:	add	r1, r2, r1, lsl #2
   6e698:	cmp	r7, #0
   6e69c:	str	r0, [r1, #8]
   6e6a0:	beq	6e6e8 <fputs@plt+0x5d300>
   6e6a4:	ldrb	r0, [r8, #19]
   6e6a8:	cmp	r0, #7
   6e6ac:	bhi	6e6e8 <fputs@plt+0x5d300>
   6e6b0:	mov	r1, #0
   6e6b4:	add	r2, r8, r1
   6e6b8:	ldr	r3, [r2, #136]	; 0x88
   6e6bc:	cmp	r3, r7
   6e6c0:	beq	6e6e4 <fputs@plt+0x5d2fc>
   6e6c4:	add	r1, r1, #20
   6e6c8:	cmp	r1, #200	; 0xc8
   6e6cc:	bne	6e6b4 <fputs@plt+0x5d2cc>
   6e6d0:	add	r1, r0, #1
   6e6d4:	add	r0, r8, r0, lsl #2
   6e6d8:	strb	r1, [r8, #19]
   6e6dc:	str	r7, [r0, #28]
   6e6e0:	b	6e6e8 <fputs@plt+0x5d300>
   6e6e4:	strb	r5, [r2, #130]	; 0x82
   6e6e8:	mov	r0, r8
   6e6ec:	bl	62704 <fputs@plt+0x5131c>
   6e6f0:	ldr	r0, [r6, #32]
   6e6f4:	ldr	r2, [r6, #24]
   6e6f8:	sub	r1, r0, #1
   6e6fc:	str	r1, [r2, #96]	; 0x60
   6e700:	ldr	r2, [r6]
   6e704:	ldrb	r2, [r2, #69]	; 0x45
   6e708:	cmp	r2, #0
   6e70c:	movw	r2, #35320	; 0x89f8
   6e710:	movt	r2, #10
   6e714:	bne	6e730 <fputs@plt+0x5d348>
   6e718:	ldr	r2, [sp, #68]	; 0x44
   6e71c:	cmp	r2, #0
   6e720:	movpl	r1, r2
   6e724:	ldr	r2, [r6, #4]
   6e728:	add	r1, r1, r1, lsl #2
   6e72c:	add	r2, r2, r1, lsl #2
   6e730:	ldr	r4, [sp, #136]	; 0x88
   6e734:	str	r0, [r2, #8]
   6e738:	ldr	r0, [r8]
   6e73c:	ldr	r1, [sp, #120]	; 0x78
   6e740:	bl	47818 <fputs@plt+0x36430>
   6e744:	ldrb	r0, [r9, #69]	; 0x45
   6e748:	ldr	r1, [sp, #132]	; 0x84
   6e74c:	cmp	r0, #0
   6e750:	bne	6ce38 <fputs@plt+0x5ba50>
   6e754:	ldrb	r0, [r1, #44]	; 0x2c
   6e758:	mov	r5, r1
   6e75c:	ldr	r1, [fp, #-128]	; 0xffffff80
   6e760:	mov	r3, r4
   6e764:	mov	r2, r5
   6e768:	str	r0, [sp]
   6e76c:	ldr	r0, [sp, #128]	; 0x80
   6e770:	str	r0, [sp, #4]
   6e774:	mov	r0, r8
   6e778:	bl	74c64 <fputs@plt+0x6387c>
   6e77c:	ldr	r0, [sp, #124]	; 0x7c
   6e780:	ldr	r2, [fp, #-108]	; 0xffffff94
   6e784:	ldr	r0, [r0, #32]
   6e788:	str	r0, [r5, #32]
   6e78c:	ldr	r0, [sp, #116]	; 0x74
   6e790:	mov	r5, #0
   6e794:	add	r4, r2, r0, lsl #4
   6e798:	str	r4, [sp, #152]	; 0x98
   6e79c:	ldrb	r0, [r4, #780]!	; 0x30c
   6e7a0:	str	r4, [sp, #108]	; 0x6c
   6e7a4:	ldr	r6, [r4, #20]
   6e7a8:	ldrd	r8, [r2]
   6e7ac:	add	r1, r0, r0, lsl #3
   6e7b0:	ldr	r0, [r2, #68]	; 0x44
   6e7b4:	add	r9, r9, r1, lsl #3
   6e7b8:	ldr	r1, [r8]
   6e7bc:	ldr	r4, [r8, #8]
   6e7c0:	ldr	r7, [r9, #52]	; 0x34
   6e7c4:	cmp	r0, #1
   6e7c8:	str	r1, [sp, #112]	; 0x70
   6e7cc:	blt	6e7f0 <fputs@plt+0x5d408>
   6e7d0:	ldr	r3, [sp, #72]	; 0x48
   6e7d4:	mov	r1, #0
   6e7d8:	ldr	r2, [r3, r1, lsl #2]
   6e7dc:	cmp	r2, r7
   6e7e0:	beq	6e7fc <fputs@plt+0x5d414>
   6e7e4:	add	r1, r1, #1
   6e7e8:	cmp	r0, r1
   6e7ec:	bne	6e7d8 <fputs@plt+0x5d3f0>
   6e7f0:	mov	r1, #0
   6e7f4:	mov	r0, #0
   6e7f8:	b	6e818 <fputs@plt+0x5d430>
   6e7fc:	rsb	r0, r1, #32
   6e800:	mov	r3, #1
   6e804:	subs	r2, r1, #32
   6e808:	lsr	r0, r3, r0
   6e80c:	lsl	r1, r3, r1
   6e810:	lslpl	r0, r3, r2
   6e814:	movwpl	r1, #0
   6e818:	ldr	r2, [sp, #152]	; 0x98
   6e81c:	bic	r1, sl, r1
   6e820:	str	r7, [sp, #140]	; 0x8c
   6e824:	ldr	r3, [sp, #136]	; 0x88
   6e828:	str	r1, [r2, #808]!	; 0x328
   6e82c:	ldr	r1, [fp, #-116]	; 0xffffff8c
   6e830:	str	r2, [fp, #-136]	; 0xffffff78
   6e834:	bic	r0, r1, r0
   6e838:	str	r0, [r2, #4]
   6e83c:	ldr	r0, [sp, #92]	; 0x5c
   6e840:	subs	r2, r3, #32
   6e844:	ldrd	r0, [r0]
   6e848:	str	r6, [fp, #-124]	; 0xffffff84
   6e84c:	lsr	r0, r0, r3
   6e850:	rsb	r3, r3, #32
   6e854:	orr	sl, r0, r1, lsl r3
   6e858:	ldrb	r0, [r6, #36]	; 0x24
   6e85c:	lsrpl	sl, r1, r2
   6e860:	tst	r0, #64	; 0x40
   6e864:	beq	6e87c <fputs@plt+0x5d494>
   6e868:	ldr	r0, [fp, #-108]	; 0xffffff94
   6e86c:	mov	r1, #1
   6e870:	ldrb	r0, [r0, #36]	; 0x24
   6e874:	and	r0, r0, #32
   6e878:	eor	r5, r1, r0, lsr #5
   6e87c:	ldr	r7, [sp, #108]	; 0x6c
   6e880:	str	r5, [sp, #88]	; 0x58
   6e884:	sub	r0, r7, #44	; 0x2c
   6e888:	str	r0, [fp, #-120]	; 0xffffff88
   6e88c:	mov	r0, r4
   6e890:	bl	626a8 <fputs@plt+0x512c0>
   6e894:	ldr	r6, [sp, #152]	; 0x98
   6e898:	mov	r5, r0
   6e89c:	mov	r0, r4
   6e8a0:	str	r0, [fp, #-144]	; 0xffffff70
   6e8a4:	mov	r1, r6
   6e8a8:	mov	r4, r6
   6e8ac:	str	r5, [r1, #752]!	; 0x2f0
   6e8b0:	str	r5, [r4, #748]!	; 0x2ec
   6e8b4:	str	r1, [sp, #120]	; 0x78
   6e8b8:	bl	626a8 <fputs@plt+0x512c0>
   6e8bc:	str	r0, [r6, #760]!	; 0x2f8
   6e8c0:	str	r0, [sp, #144]	; 0x90
   6e8c4:	ldrb	r0, [r7]
   6e8c8:	cmp	r0, #0
   6e8cc:	beq	6e908 <fputs@plt+0x5d520>
   6e8d0:	ldrb	r0, [r9, #44]	; 0x2c
   6e8d4:	tst	r0, #8
   6e8d8:	beq	6e908 <fputs@plt+0x5d520>
   6e8dc:	ldr	r0, [r8, #76]	; 0x4c
   6e8e0:	mov	r1, #22
   6e8e4:	mov	r2, #0
   6e8e8:	add	r3, r0, #1
   6e8ec:	ldr	r0, [fp, #-120]	; 0xffffff88
   6e8f0:	str	r3, [r8, #76]	; 0x4c
   6e8f4:	str	r3, [r0]
   6e8f8:	mov	r0, #0
   6e8fc:	str	r0, [sp]
   6e900:	ldr	r0, [fp, #-144]	; 0xffffff70
   6e904:	bl	49a20 <fputs@plt+0x38638>
   6e908:	ldrb	r1, [r9, #45]	; 0x2d
   6e90c:	ldr	r7, [fp, #-124]	; 0xffffff84
   6e910:	tst	r1, #16
   6e914:	bne	6ea78 <fputs@plt+0x5d690>
   6e918:	and	r0, sl, #1
   6e91c:	str	r0, [sp, #116]	; 0x74
   6e920:	ldr	r0, [r7, #36]	; 0x24
   6e924:	tst	r0, #1024	; 0x400
   6e928:	bne	6ead0 <fputs@plt+0x5d6e8>
   6e92c:	tst	r0, #256	; 0x100
   6e930:	andsne	r2, r0, #5
   6e934:	bne	6f22c <fputs@plt+0x5de44>
   6e938:	movw	r3, #258	; 0x102
   6e93c:	and	r2, r0, r3
   6e940:	cmp	r2, r3
   6e944:	bne	6f2b0 <fputs@plt+0x5dec8>
   6e948:	mov	sl, #0
   6e94c:	tst	r0, #32
   6e950:	mov	r1, #0
   6e954:	mov	r2, #0
   6e958:	beq	6e968 <fputs@plt+0x5d580>
   6e95c:	ldr	r1, [r7, #48]	; 0x30
   6e960:	mov	r2, #1
   6e964:	ldr	r1, [r1]
   6e968:	tst	r0, #16
   6e96c:	mov	r3, #0
   6e970:	beq	6e97c <fputs@plt+0x5d594>
   6e974:	ldr	r0, [r7, #48]	; 0x30
   6e978:	ldr	sl, [r0, r2, lsl #2]
   6e97c:	ldr	r0, [sp, #116]	; 0x74
   6e980:	mov	r7, r1
   6e984:	str	r5, [fp, #-124]	; 0xffffff84
   6e988:	cmp	r0, #0
   6e98c:	movne	r7, sl
   6e990:	movne	sl, r1
   6e994:	cmp	r7, #0
   6e998:	beq	6f378 <fputs@plt+0x5df90>
   6e99c:	ldr	r6, [r7]
   6e9a0:	mov	r0, r8
   6e9a4:	sub	r2, fp, #80	; 0x50
   6e9a8:	mov	r4, #0
   6e9ac:	ldr	r1, [r6, #16]
   6e9b0:	bl	6244c <fputs@plt+0x51064>
   6e9b4:	mov	r3, r5
   6e9b8:	mov	r5, r0
   6e9bc:	ldrb	r0, [r6]
   6e9c0:	movw	r1, #13980	; 0x369c
   6e9c4:	ldr	r2, [sp, #140]	; 0x8c
   6e9c8:	movt	r1, #9
   6e9cc:	str	r5, [sp]
   6e9d0:	add	r0, r0, r1
   6e9d4:	ldrb	r1, [r0, #-80]	; 0xffffffb0
   6e9d8:	ldr	r0, [fp, #-144]	; 0xffffff70
   6e9dc:	bl	49a20 <fputs@plt+0x38638>
   6e9e0:	mov	r0, #0
   6e9e4:	add	r1, r8, r0
   6e9e8:	ldr	r2, [r1, #136]	; 0x88
   6e9ec:	cmp	r2, r5
   6e9f0:	bne	6ea20 <fputs@plt+0x5d638>
   6e9f4:	ldrb	r2, [r1, #130]	; 0x82
   6e9f8:	cmp	r2, #0
   6e9fc:	beq	6ea1c <fputs@plt+0x5d634>
   6ea00:	ldrb	r2, [r8, #19]
   6ea04:	cmp	r2, #7
   6ea08:	addls	r3, r2, #1
   6ea0c:	addls	r2, r8, r2, lsl #2
   6ea10:	strbls	r3, [r8, #19]
   6ea14:	strls	r5, [r2, #28]
   6ea18:	strb	r4, [r1, #130]	; 0x82
   6ea1c:	str	r4, [r1, #136]	; 0x88
   6ea20:	add	r0, r0, #20
   6ea24:	cmp	r0, #200	; 0xc8
   6ea28:	bne	6e9e4 <fputs@plt+0x5d5fc>
   6ea2c:	ldr	r0, [fp, #-80]	; 0xffffffb0
   6ea30:	cmp	r0, #0
   6ea34:	beq	6f50c <fputs@plt+0x5e124>
   6ea38:	ldrb	r1, [r8, #19]
   6ea3c:	cmp	r1, #7
   6ea40:	bhi	6f50c <fputs@plt+0x5e124>
   6ea44:	mov	r2, #0
   6ea48:	add	r3, r8, r2
   6ea4c:	ldr	r6, [r3, #136]	; 0x88
   6ea50:	cmp	r6, r0
   6ea54:	beq	6f504 <fputs@plt+0x5e11c>
   6ea58:	add	r2, r2, #20
   6ea5c:	cmp	r2, #200	; 0xc8
   6ea60:	bne	6ea48 <fputs@plt+0x5d660>
   6ea64:	add	r2, r1, #1
   6ea68:	add	r1, r8, r1, lsl #2
   6ea6c:	strb	r2, [r8, #19]
   6ea70:	str	r0, [r1, #28]
   6ea74:	b	6f50c <fputs@plt+0x5e124>
   6ea78:	mov	r6, r5
   6ea7c:	ldr	r5, [r9, #36]	; 0x24
   6ea80:	ldr	r0, [r9, #32]
   6ea84:	ldr	r4, [fp, #-144]	; 0xffffff70
   6ea88:	mov	r1, #16
   6ea8c:	mov	r3, #0
   6ea90:	str	r0, [sp]
   6ea94:	mov	r0, r4
   6ea98:	mov	r2, r5
   6ea9c:	bl	49a20 <fputs@plt+0x38638>
   6eaa0:	mov	r0, #0
   6eaa4:	mov	r1, #18
   6eaa8:	mov	r2, r5
   6eaac:	mov	r3, r6
   6eab0:	str	r0, [sp]
   6eab4:	mov	r0, r4
   6eab8:	bl	49a20 <fputs@plt+0x38638>
   6eabc:	ldr	r1, [sp, #152]	; 0x98
   6eac0:	str	r0, [r1, #788]	; 0x314
   6eac4:	mov	r0, #13
   6eac8:	strb	r0, [r1, #781]	; 0x30d
   6eacc:	b	6ee58 <fputs@plt+0x5da70>
   6ead0:	ldr	r1, [r8, #108]	; 0x6c
   6ead4:	mov	r2, r4
   6ead8:	ldrh	r4, [r7, #40]	; 0x28
   6eadc:	ldr	r0, [r8, #60]	; 0x3c
   6eae0:	ldr	r9, [r8, #64]	; 0x40
   6eae4:	add	r1, r1, #1
   6eae8:	str	r1, [r8, #108]	; 0x6c
   6eaec:	add	r1, r4, #2
   6eaf0:	cmp	r0, r1
   6eaf4:	str	r1, [sp, #88]	; 0x58
   6eaf8:	bge	6eb10 <fputs@plt+0x5d728>
   6eafc:	ldr	r0, [r8, #76]	; 0x4c
   6eb00:	add	r1, r0, r1
   6eb04:	add	r9, r0, #1
   6eb08:	str	r1, [r8, #76]	; 0x4c
   6eb0c:	b	6eb20 <fputs@plt+0x5d738>
   6eb10:	sub	r0, r0, r1
   6eb14:	add	r1, r9, r1
   6eb18:	str	r0, [r8, #60]	; 0x3c
   6eb1c:	str	r1, [r8, #64]	; 0x40
   6eb20:	ldr	sl, [r2]
   6eb24:	cmp	r4, #0
   6eb28:	str	r6, [sp, #108]	; 0x6c
   6eb2c:	beq	6eb9c <fputs@plt+0x5d7b4>
   6eb30:	add	r6, r9, #2
   6eb34:	mov	r5, #0
   6eb38:	ldr	r0, [r7, #48]	; 0x30
   6eb3c:	ldr	r1, [r0, r5, lsl #2]
   6eb40:	cmp	r1, #0
   6eb44:	beq	6eb90 <fputs@plt+0x5d7a8>
   6eb48:	ldrb	r0, [r1, #18]
   6eb4c:	add	r2, r6, r5
   6eb50:	tst	r0, #1
   6eb54:	bne	6eb6c <fputs@plt+0x5d784>
   6eb58:	ldr	r0, [r1]
   6eb5c:	ldr	r1, [r0, #16]
   6eb60:	mov	r0, r8
   6eb64:	bl	604d8 <fputs@plt+0x4f0f0>
   6eb68:	b	6eb8c <fputs@plt+0x5d7a4>
   6eb6c:	ldr	r0, [sp, #116]	; 0x74
   6eb70:	mov	r3, r5
   6eb74:	stm	sp, {r0, r2}
   6eb78:	ldr	r2, [fp, #-120]	; 0xffffff88
   6eb7c:	mov	r0, r8
   6eb80:	bl	7a954 <fputs@plt+0x6956c>
   6eb84:	ldr	r0, [sp, #120]	; 0x78
   6eb88:	ldr	sl, [r0]
   6eb8c:	ldr	r7, [fp, #-124]	; 0xffffff84
   6eb90:	add	r5, r5, #1
   6eb94:	cmp	r4, r5
   6eb98:	bne	6eb38 <fputs@plt+0x5d750>
   6eb9c:	ldr	r6, [fp, #-144]	; 0xffffff70
   6eba0:	ldr	r2, [r7, #24]
   6eba4:	mov	r5, #0
   6eba8:	mov	r1, #22
   6ebac:	mov	r3, r9
   6ebb0:	str	r5, [sp]
   6ebb4:	mov	r0, r6
   6ebb8:	bl	49a20 <fputs@plt+0x38638>
   6ebbc:	add	r3, r9, #1
   6ebc0:	mov	r0, r6
   6ebc4:	mov	r1, #22
   6ebc8:	mov	r2, r4
   6ebcc:	str	r5, [sp]
   6ebd0:	bl	49a20 <fputs@plt+0x38638>
   6ebd4:	ldr	r0, [fp, #-124]	; 0xffffff84
   6ebd8:	ldr	r7, [sp, #140]	; 0x8c
   6ebdc:	mov	r1, #11
   6ebe0:	mov	r3, sl
   6ebe4:	ldr	r0, [r0, #32]
   6ebe8:	mov	r2, r7
   6ebec:	str	r0, [sp, #120]	; 0x78
   6ebf0:	ldr	r0, [fp, #-124]	; 0xffffff84
   6ebf4:	ldrb	r5, [r0, #28]
   6ebf8:	mov	r0, r6
   6ebfc:	str	r9, [sp]
   6ec00:	bl	49a20 <fputs@plt+0x38638>
   6ec04:	ldr	r2, [sp, #120]	; 0x78
   6ec08:	cmp	r5, #0
   6ec0c:	mvn	r3, #10
   6ec10:	mov	r1, r0
   6ec14:	mov	r0, r6
   6ec18:	mov	r5, #0
   6ec1c:	mvneq	r3, #1
   6ec20:	bl	1d520 <fputs@plt+0xc138>
   6ec24:	ldr	r2, [fp, #-124]	; 0xffffff84
   6ec28:	ldr	r1, [sp, #152]	; 0x98
   6ec2c:	ldr	r0, [fp, #-108]	; 0xffffff94
   6ec30:	strb	r5, [r2, #28]
   6ec34:	str	r7, [r1, #784]	; 0x310
   6ec38:	ldr	r7, [sp, #112]	; 0x70
   6ec3c:	ldrb	r0, [r0, #40]	; 0x28
   6ec40:	cmp	r0, #0
   6ec44:	mvn	r0, #95	; 0x5f
   6ec48:	mvneq	r0, #101	; 0x65
   6ec4c:	cmp	r4, #0
   6ec50:	strb	r0, [r1, #781]	; 0x30d
   6ec54:	ldr	r0, [r6, #32]
   6ec58:	str	r0, [r1, #788]	; 0x314
   6ec5c:	beq	6eddc <fputs@plt+0x5d9f4>
   6ec60:	ldr	r0, [sp, #152]	; 0x98
   6ec64:	ldr	sl, [r0, #792]	; 0x318
   6ec68:	add	r1, r0, #796	; 0x31c
   6ec6c:	sub	r0, r4, #1
   6ec70:	str	r1, [sp, #120]	; 0x78
   6ec74:	mov	r6, r0
   6ec78:	ldr	r0, [r2, #48]	; 0x30
   6ec7c:	ldr	r4, [r0, r6, lsl #2]
   6ec80:	add	r0, r6, #1
   6ec84:	cmp	r0, #16
   6ec88:	bgt	6ecac <fputs@plt+0x5d8c4>
   6ec8c:	ldrh	r0, [r2, #30]
   6ec90:	mov	r1, #1
   6ec94:	tst	r0, r1, lsl r6
   6ec98:	beq	6ecac <fputs@plt+0x5d8c4>
   6ec9c:	ldr	r0, [fp, #-120]	; 0xffffff88
   6eca0:	mov	r1, r4
   6eca4:	bl	7ab48 <fputs@plt+0x69760>
   6eca8:	b	6edcc <fputs@plt+0x5d9e4>
   6ecac:	ldrb	r0, [r4, #18]
   6ecb0:	tst	r0, #1
   6ecb4:	beq	6edd0 <fputs@plt+0x5d9e8>
   6ecb8:	ldrb	r0, [r7, #69]	; 0x45
   6ecbc:	cmp	r0, #0
   6ecc0:	bne	6ed2c <fputs@plt+0x5d944>
   6ecc4:	ldr	r0, [sp, #120]	; 0x78
   6ecc8:	sub	sl, sl, #1
   6eccc:	add	r1, sl, sl, lsl #1
   6ecd0:	ldr	r0, [r0]
   6ecd4:	add	r0, r0, r1, lsl #2
   6ecd8:	ldr	r2, [r0, #4]
   6ecdc:	cmn	r2, #1
   6ece0:	bgt	6ecf0 <fputs@plt+0x5d908>
   6ece4:	ldr	r0, [fp, #-144]	; 0xffffff70
   6ece8:	ldr	r0, [r0, #32]
   6ecec:	sub	r2, r0, #1
   6ecf0:	ldr	r0, [fp, #-144]	; 0xffffff70
   6ecf4:	ldr	r1, [r0]
   6ecf8:	ldrb	r1, [r1, #69]	; 0x45
   6ecfc:	cmp	r1, #0
   6ed00:	movw	r1, #35320	; 0x89f8
   6ed04:	movt	r1, #10
   6ed08:	bne	6ed18 <fputs@plt+0x5d930>
   6ed0c:	ldr	r1, [r0, #4]
   6ed10:	add	r2, r2, r2, lsl #2
   6ed14:	add	r1, r1, r2, lsl #2
   6ed18:	ldmib	r1, {r2, r3, r7}
   6ed1c:	ldrb	r1, [r1]
   6ed20:	str	r7, [sp]
   6ed24:	bl	49a20 <fputs@plt+0x38638>
   6ed28:	ldr	r7, [sp, #112]	; 0x70
   6ed2c:	mov	r0, r8
   6ed30:	mov	r1, #79	; 0x4f
   6ed34:	mov	r2, #0
   6ed38:	mov	r3, #0
   6ed3c:	str	r5, [sp]
   6ed40:	bl	51c94 <fputs@plt+0x408ac>
   6ed44:	mov	r1, #0
   6ed48:	cmp	r0, #0
   6ed4c:	beq	6edc8 <fputs@plt+0x5d9e0>
   6ed50:	mov	r5, r0
   6ed54:	ldr	r0, [r4]
   6ed58:	sub	r2, fp, #80	; 0x50
   6ed5c:	mov	r3, #0
   6ed60:	ldr	r0, [r0, #12]
   6ed64:	str	r0, [r5, #12]
   6ed68:	str	r1, [fp, #-76]	; 0xffffffb4
   6ed6c:	str	r1, [fp, #-80]	; 0xffffffb0
   6ed70:	mov	r0, r7
   6ed74:	mov	r1, #157	; 0x9d
   6ed78:	bl	66b48 <fputs@plt+0x55760>
   6ed7c:	cmp	r0, #0
   6ed80:	str	r0, [r5, #16]
   6ed84:	beq	6edac <fputs@plt+0x5d9c4>
   6ed88:	add	r1, r9, r6
   6ed8c:	mov	r3, #0
   6ed90:	add	r1, r1, #2
   6ed94:	str	r1, [r0, #28]
   6ed98:	ldr	r0, [sp, #108]	; 0x6c
   6ed9c:	mov	r1, r5
   6eda0:	ldr	r2, [r0]
   6eda4:	mov	r0, r8
   6eda8:	bl	63970 <fputs@plt+0x52588>
   6edac:	mov	r0, #0
   6edb0:	mov	r1, r5
   6edb4:	str	r0, [r5, #12]
   6edb8:	mov	r0, r7
   6edbc:	mov	r5, #0
   6edc0:	bl	47818 <fputs@plt+0x36430>
   6edc4:	b	6edcc <fputs@plt+0x5d9e4>
   6edc8:	mov	r5, #0
   6edcc:	ldr	r2, [fp, #-124]	; 0xffffff84
   6edd0:	sub	r0, r6, #1
   6edd4:	cmp	r6, #0
   6edd8:	bgt	6ec74 <fputs@plt+0x5d88c>
   6eddc:	ldr	r7, [sp, #88]	; 0x58
   6ede0:	mov	r1, #0
   6ede4:	add	r0, r9, r7
   6ede8:	add	r2, r8, r1
   6edec:	ldr	r3, [r2, #136]	; 0x88
   6edf0:	cmp	r3, r9
   6edf4:	blt	6ee34 <fputs@plt+0x5da4c>
   6edf8:	cmp	r3, r0
   6edfc:	bge	6ee34 <fputs@plt+0x5da4c>
   6ee00:	ldrb	r6, [r2, #130]	; 0x82
   6ee04:	cmp	r6, #0
   6ee08:	beq	6ee30 <fputs@plt+0x5da48>
   6ee0c:	ldrb	r6, [r8, #19]
   6ee10:	cmp	r6, #7
   6ee14:	bhi	6ee2c <fputs@plt+0x5da44>
   6ee18:	add	r5, r6, #1
   6ee1c:	add	r6, r8, r6, lsl #2
   6ee20:	strb	r5, [r8, #19]
   6ee24:	mov	r5, #0
   6ee28:	str	r3, [r6, #28]
   6ee2c:	strb	r5, [r2, #130]	; 0x82
   6ee30:	str	r5, [r2, #136]	; 0x88
   6ee34:	add	r1, r1, #20
   6ee38:	cmp	r1, #200	; 0xc8
   6ee3c:	bne	6ede8 <fputs@plt+0x5da00>
   6ee40:	ldr	r0, [r8, #60]	; 0x3c
   6ee44:	cmp	r0, r7
   6ee48:	mov	r0, r8
   6ee4c:	strlt	r7, [r8, #60]	; 0x3c
   6ee50:	strlt	r9, [r8, #64]	; 0x40
   6ee54:	bl	62704 <fputs@plt+0x5131c>
   6ee58:	ldr	ip, [fp, #-136]	; 0xffffff78
   6ee5c:	ldr	r1, [fp, #-108]	; 0xffffff94
   6ee60:	ldr	r6, [r1, #340]	; 0x154
   6ee64:	cmp	r6, #1
   6ee68:	blt	6f0dc <fputs@plt+0x5dcf4>
   6ee6c:	ldr	r0, [sp, #152]	; 0x98
   6ee70:	mov	sl, #0
   6ee74:	add	r9, r0, #772	; 0x304
   6ee78:	ldr	r0, [r1, #348]	; 0x15c
   6ee7c:	add	r7, r0, #20
   6ee80:	ldrh	r0, [r7]
   6ee84:	tst	r0, #6
   6ee88:	bne	6ef90 <fputs@plt+0x5dba8>
   6ee8c:	ldrd	r2, [r7, #20]
   6ee90:	ldrd	r4, [ip]
   6ee94:	and	r1, r5, r3
   6ee98:	and	r2, r4, r2
   6ee9c:	orrs	r1, r2, r1
   6eea0:	beq	6eeb4 <fputs@plt+0x5dacc>
   6eea4:	ldr	r1, [fp, #-108]	; 0xffffff94
   6eea8:	mov	r0, #1
   6eeac:	strb	r0, [r1, #41]	; 0x29
   6eeb0:	b	6ef90 <fputs@plt+0x5dba8>
   6eeb4:	ldr	r1, [fp, #-120]	; 0xffffff88
   6eeb8:	ldr	r4, [r7, #-20]	; 0xffffffec
   6eebc:	ldr	r1, [r1]
   6eec0:	cmp	r1, #0
   6eec4:	beq	6eed8 <fputs@plt+0x5daf0>
   6eec8:	ldrb	r1, [r4, #4]
   6eecc:	tst	r1, #1
   6eed0:	ldr	r1, [fp, #-108]	; 0xffffff94
   6eed4:	beq	6ef90 <fputs@plt+0x5dba8>
   6eed8:	tst	r0, #512	; 0x200
   6eedc:	bne	6eefc <fputs@plt+0x5db14>
   6eee0:	ldr	r2, [sp, #144]	; 0x90
   6eee4:	mov	r0, r8
   6eee8:	mov	r1, r4
   6eeec:	mov	r3, #16
   6eef0:	bl	63970 <fputs@plt+0x52588>
   6eef4:	ldr	ip, [fp, #-136]	; 0xffffff78
   6eef8:	b	6ef80 <fputs@plt+0x5db98>
   6eefc:	ldr	r2, [r9]
   6ef00:	ldr	r0, [fp, #-144]	; 0xffffff70
   6ef04:	mov	r1, #46	; 0x2e
   6ef08:	mov	r3, #0
   6ef0c:	str	sl, [sp]
   6ef10:	bl	49a20 <fputs@plt+0x38638>
   6ef14:	ldr	r2, [sp, #144]	; 0x90
   6ef18:	mov	r5, r0
   6ef1c:	mov	r0, r8
   6ef20:	mov	r1, r4
   6ef24:	mov	r3, #16
   6ef28:	bl	63970 <fputs@plt+0x52588>
   6ef2c:	ldr	ip, [fp, #-136]	; 0xffffff78
   6ef30:	cmp	r5, #0
   6ef34:	beq	6ef80 <fputs@plt+0x5db98>
   6ef38:	ldr	r3, [fp, #-144]	; 0xffffff70
   6ef3c:	ldr	r0, [r3, #32]
   6ef40:	ldr	r2, [r3, #24]
   6ef44:	sub	r1, r0, #1
   6ef48:	str	r1, [r2, #96]	; 0x60
   6ef4c:	ldr	r2, [r3]
   6ef50:	ldrb	r2, [r2, #69]	; 0x45
   6ef54:	cmp	r2, #0
   6ef58:	movw	r2, #35320	; 0x89f8
   6ef5c:	movt	r2, #10
   6ef60:	bne	6ef7c <fputs@plt+0x5db94>
   6ef64:	ldr	r2, [fp, #-144]	; 0xffffff70
   6ef68:	cmp	r5, #0
   6ef6c:	movpl	r1, r5
   6ef70:	add	r1, r1, r1, lsl #2
   6ef74:	ldr	r2, [r2, #4]
   6ef78:	add	r2, r2, r1, lsl #2
   6ef7c:	str	r0, [r2, #8]
   6ef80:	ldrh	r0, [r7]
   6ef84:	ldr	r1, [fp, #-108]	; 0xffffff94
   6ef88:	orr	r0, r0, #4
   6ef8c:	strh	r0, [r7]
   6ef90:	sub	r6, r6, #1
   6ef94:	add	r7, r7, #48	; 0x30
   6ef98:	cmp	r6, #0
   6ef9c:	bgt	6ee80 <fputs@plt+0x5da98>
   6efa0:	ldr	r9, [r1, #340]	; 0x154
   6efa4:	mov	r5, #0
   6efa8:	cmp	r9, #1
   6efac:	blt	6f0dc <fputs@plt+0x5dcf4>
   6efb0:	ldr	r0, [r1, #348]	; 0x15c
   6efb4:	add	r7, r0, #12
   6efb8:	ldrb	r0, [r7, #8]
   6efbc:	tst	r0, #6
   6efc0:	bne	6efd4 <fputs@plt+0x5dbec>
   6efc4:	ldrh	r0, [r7, #6]
   6efc8:	tst	r0, #130	; 0x82
   6efcc:	andsne	r0, r0, #2048	; 0x800
   6efd0:	bne	6efe8 <fputs@plt+0x5dc00>
   6efd4:	sub	r9, r9, #1
   6efd8:	add	r7, r7, #48	; 0x30
   6efdc:	cmp	r9, #0
   6efe0:	bgt	6efb8 <fputs@plt+0x5dbd0>
   6efe4:	b	6f0dc <fputs@plt+0x5dcf4>
   6efe8:	ldr	r0, [r7, #-4]
   6efec:	ldr	r1, [sp, #140]	; 0x8c
   6eff0:	cmp	r0, r1
   6eff4:	bne	6efd4 <fputs@plt+0x5dbec>
   6eff8:	ldr	r0, [fp, #-120]	; 0xffffff88
   6effc:	ldr	r0, [r0]
   6f000:	cmp	r0, #0
   6f004:	bne	6efd4 <fputs@plt+0x5dbec>
   6f008:	ldr	r0, [fp, #-140]	; 0xffffff74
   6f00c:	ldr	r6, [r7, #-12]
   6f010:	ldr	r2, [r7]
   6f014:	ldr	r1, [sp, #140]	; 0x8c
   6f018:	str	r5, [sp, #12]
   6f01c:	str	r0, [sp]
   6f020:	ldr	r0, [fp, #-116]	; 0xffffff8c
   6f024:	str	r0, [sp, #4]
   6f028:	mov	r0, #131	; 0x83
   6f02c:	str	r0, [sp, #8]
   6f030:	ldr	r0, [fp, #-132]	; 0xffffff7c
   6f034:	bl	771bc <fputs@plt+0x65dd4>
   6f038:	ldr	ip, [fp, #-136]	; 0xffffff78
   6f03c:	cmp	r0, #0
   6f040:	beq	6efd4 <fputs@plt+0x5dbec>
   6f044:	mov	r4, r0
   6f048:	ldrb	r0, [r0, #20]
   6f04c:	tst	r0, #4
   6f050:	bne	6efd4 <fputs@plt+0x5dbec>
   6f054:	ldr	r0, [sp, #112]	; 0x70
   6f058:	cmp	r0, #0
   6f05c:	beq	6f070 <fputs@plt+0x5dc88>
   6f060:	mov	r2, #48	; 0x30
   6f064:	mov	r3, #0
   6f068:	bl	238e0 <fputs@plt+0x124f8>
   6f06c:	b	6f07c <fputs@plt+0x5dc94>
   6f070:	mov	r0, #48	; 0x30
   6f074:	mov	r1, #0
   6f078:	bl	1438c <fputs@plt+0x2fa4>
   6f07c:	ldr	ip, [fp, #-136]	; 0xffffff78
   6f080:	mov	sl, r0
   6f084:	cmp	r0, #0
   6f088:	beq	6efd4 <fputs@plt+0x5dbec>
   6f08c:	ldr	ip, [r4]
   6f090:	mov	lr, r6
   6f094:	mov	r1, sl
   6f098:	ldm	ip!, {r0, r2, r3, r4, r5, r6}
   6f09c:	stmia	r1!, {r0, r2, r3, r4, r5, r6}
   6f0a0:	ldm	ip, {r0, r2, r3, r4, r5, r6}
   6f0a4:	stm	r1, {r0, r2, r3, r4, r5, r6}
   6f0a8:	mov	r1, sl
   6f0ac:	mov	r3, #16
   6f0b0:	mov	r5, #0
   6f0b4:	ldr	r0, [lr, #12]
   6f0b8:	ldr	r2, [sp, #144]	; 0x90
   6f0bc:	str	r0, [sl, #12]
   6f0c0:	mov	r0, r8
   6f0c4:	bl	63970 <fputs@plt+0x52588>
   6f0c8:	ldr	r0, [sp, #112]	; 0x70
   6f0cc:	mov	r1, sl
   6f0d0:	bl	13dc4 <fputs@plt+0x29dc>
   6f0d4:	ldr	ip, [fp, #-136]	; 0xffffff78
   6f0d8:	b	6efd4 <fputs@plt+0x5dbec>
   6f0dc:	ldr	r0, [fp, #-120]	; 0xffffff88
   6f0e0:	ldr	r9, [fp, #-148]	; 0xffffff6c
   6f0e4:	ldr	r3, [r0]
   6f0e8:	cmp	r3, #0
   6f0ec:	beq	6f1e4 <fputs@plt+0x5ddfc>
   6f0f0:	ldr	r0, [fp, #-144]	; 0xffffff70
   6f0f4:	ldr	r1, [sp, #152]	; 0x98
   6f0f8:	mov	r4, #0
   6f0fc:	ldr	r2, [r0, #32]
   6f100:	str	r2, [r1, #764]	; 0x2fc
   6f104:	mov	r1, #22
   6f108:	mov	r2, #1
   6f10c:	str	r4, [sp]
   6f110:	bl	49a20 <fputs@plt+0x38638>
   6f114:	mov	r7, #0
   6f118:	add	r0, r8, r4
   6f11c:	ldr	r1, [r0, #136]	; 0x88
   6f120:	cmp	r1, #0
   6f124:	beq	6f154 <fputs@plt+0x5dd6c>
   6f128:	ldrb	r2, [r0, #130]	; 0x82
   6f12c:	cmp	r2, #0
   6f130:	beq	6f150 <fputs@plt+0x5dd68>
   6f134:	ldrb	r2, [r8, #19]
   6f138:	cmp	r2, #7
   6f13c:	addls	r3, r2, #1
   6f140:	addls	r2, r8, r2, lsl #2
   6f144:	strbls	r3, [r8, #19]
   6f148:	strls	r1, [r2, #28]
   6f14c:	strb	r7, [r0, #130]	; 0x82
   6f150:	str	r7, [r0, #136]	; 0x88
   6f154:	add	r4, r4, #20
   6f158:	cmp	r4, #200	; 0xc8
   6f15c:	bne	6f118 <fputs@plt+0x5dd30>
   6f160:	ldr	r0, [fp, #-108]	; 0xffffff94
   6f164:	ldr	ip, [fp, #-136]	; 0xffffff78
   6f168:	ldr	r0, [r0, #340]	; 0x154
   6f16c:	cmp	r0, #1
   6f170:	blt	6f1e4 <fputs@plt+0x5ddfc>
   6f174:	ldr	r1, [fp, #-108]	; 0xffffff94
   6f178:	mov	r5, #0
   6f17c:	ldr	r1, [r1, #348]	; 0x15c
   6f180:	add	r4, r1, #20
   6f184:	ldrb	r1, [r4]
   6f188:	tst	r1, #6
   6f18c:	bne	6f1d4 <fputs@plt+0x5ddec>
   6f190:	ldrd	r2, [r4, #20]
   6f194:	ldrd	r6, [ip]
   6f198:	and	r1, r7, r3
   6f19c:	and	r2, r6, r2
   6f1a0:	orrs	r1, r2, r1
   6f1a4:	bne	6f1d4 <fputs@plt+0x5ddec>
   6f1a8:	ldr	r1, [r4, #-20]	; 0xffffffec
   6f1ac:	ldr	r2, [sp, #144]	; 0x90
   6f1b0:	mov	r0, r8
   6f1b4:	mov	r3, #16
   6f1b8:	bl	63970 <fputs@plt+0x52588>
   6f1bc:	ldrh	r0, [r4]
   6f1c0:	ldr	ip, [fp, #-136]	; 0xffffff78
   6f1c4:	orr	r0, r0, #4
   6f1c8:	strh	r0, [r4]
   6f1cc:	ldr	r0, [fp, #-108]	; 0xffffff94
   6f1d0:	ldr	r0, [r0, #340]	; 0x154
   6f1d4:	add	r5, r5, #1
   6f1d8:	add	r4, r4, #48	; 0x30
   6f1dc:	cmp	r5, r0
   6f1e0:	blt	6f184 <fputs@plt+0x5dd9c>
   6f1e4:	ldr	sl, [ip]
   6f1e8:	ldr	r0, [ip, #4]
   6f1ec:	str	r0, [fp, #-116]	; 0xffffff8c
   6f1f0:	ldr	r0, [sp, #132]	; 0x84
   6f1f4:	ldr	r2, [fp, #-108]	; 0xffffff94
   6f1f8:	ldr	r4, [sp, #136]	; 0x88
   6f1fc:	ldr	r3, [sp, #100]	; 0x64
   6f200:	ldr	r1, [sp, #104]	; 0x68
   6f204:	ldr	r8, [fp, #-112]	; 0xffffff90
   6f208:	ldr	r0, [r0, #24]
   6f20c:	add	r4, r4, #1
   6f210:	sub	r3, r3, #1
   6f214:	add	r1, r1, #80	; 0x50
   6f218:	str	r0, [r2, #48]	; 0x30
   6f21c:	ldr	r0, [sp, #148]	; 0x94
   6f220:	cmp	r4, r0
   6f224:	bne	6dce4 <fputs@plt+0x5c8fc>
   6f228:	b	6ce5c <fputs@plt+0x5ba74>
   6f22c:	ldr	r0, [r7, #48]	; 0x30
   6f230:	ldr	r6, [r8, #76]	; 0x4c
   6f234:	ldr	r2, [fp, #-120]	; 0xffffff88
   6f238:	mov	r3, #0
   6f23c:	ldr	r1, [r0]
   6f240:	ldr	r0, [sp, #116]	; 0x74
   6f244:	add	r5, r6, #1
   6f248:	str	r5, [r8, #76]	; 0x4c
   6f24c:	stm	sp, {r0, r5}
   6f250:	mov	r0, r8
   6f254:	bl	7a954 <fputs@plt+0x6956c>
   6f258:	ldr	r9, [sp, #140]	; 0x8c
   6f25c:	mov	r4, r0
   6f260:	cmp	r5, r6
   6f264:	bcc	6f44c <fputs@plt+0x5e064>
   6f268:	cmp	r4, r5
   6f26c:	beq	6f44c <fputs@plt+0x5e064>
   6f270:	ldrb	r0, [r8, #19]
   6f274:	cmp	r0, #7
   6f278:	bhi	6f44c <fputs@plt+0x5e064>
   6f27c:	mov	r1, #0
   6f280:	add	r2, r8, r1
   6f284:	ldr	r3, [r2, #136]	; 0x88
   6f288:	cmp	r3, r5
   6f28c:	beq	6f444 <fputs@plt+0x5e05c>
   6f290:	add	r1, r1, #20
   6f294:	cmp	r1, #200	; 0xc8
   6f298:	bne	6f280 <fputs@plt+0x5de98>
   6f29c:	add	r1, r0, #1
   6f2a0:	add	r0, r8, r0, lsl #2
   6f2a4:	strb	r1, [r8, #19]
   6f2a8:	str	r5, [r0, #28]
   6f2ac:	b	6f44c <fputs@plt+0x5e064>
   6f2b0:	tst	r0, #512	; 0x200
   6f2b4:	bne	6f31c <fputs@plt+0x5df34>
   6f2b8:	tst	r0, #8192	; 0x2000
   6f2bc:	bne	6f3a4 <fputs@plt+0x5dfbc>
   6f2c0:	tst	r1, #32
   6f2c4:	bne	6f4ec <fputs@plt+0x5e104>
   6f2c8:	ldr	r1, [sp, #116]	; 0x74
   6f2cc:	movw	r0, #58924	; 0xe62c
   6f2d0:	ldr	r4, [sp, #152]	; 0x98
   6f2d4:	ldr	r2, [sp, #140]	; 0x8c
   6f2d8:	mov	r3, r5
   6f2dc:	movt	r0, #8
   6f2e0:	ldrb	r0, [r0, r1]
   6f2e4:	str	r2, [r4, #784]	; 0x310
   6f2e8:	strb	r0, [r4, #781]	; 0x30d
   6f2ec:	mov	r0, #0
   6f2f0:	str	r0, [sp]
   6f2f4:	movw	r0, #58926	; 0xe62e
   6f2f8:	movt	r0, #8
   6f2fc:	ldrb	r1, [r0, r1]
   6f300:	ldr	r0, [fp, #-144]	; 0xffffff70
   6f304:	bl	49a20 <fputs@plt+0x38638>
   6f308:	mov	r1, #1
   6f30c:	add	r0, r0, #1
   6f310:	strb	r1, [r4, #783]	; 0x30f
   6f314:	str	r0, [r4, #788]	; 0x314
   6f318:	b	6ee58 <fputs@plt+0x5da70>
   6f31c:	ldr	r1, [sp, #152]	; 0x98
   6f320:	mov	r4, #0
   6f324:	ldrh	sl, [r7, #24]
   6f328:	mov	r5, #0
   6f32c:	mov	r3, #0
   6f330:	strb	r4, [fp, #-81]	; 0xffffffaf
   6f334:	ldr	r2, [r7, #28]
   6f338:	ldr	r1, [r1, #744]	; 0x2e8
   6f33c:	str	r1, [sp, #80]	; 0x50
   6f340:	ldr	r1, [fp, #-108]	; 0xffffff94
   6f344:	ldrb	r1, [r1, #36]	; 0x24
   6f348:	tst	r1, #1
   6f34c:	beq	6f654 <fputs@plt+0x5e26c>
   6f350:	ldr	r1, [fp, #-108]	; 0xffffff94
   6f354:	ldrsb	r1, [r1, #38]	; 0x26
   6f358:	cmp	r1, #1
   6f35c:	blt	6f64c <fputs@plt+0x5e264>
   6f360:	ldrh	r1, [r2, #50]	; 0x32
   6f364:	mov	r5, #0
   6f368:	cmp	r1, sl
   6f36c:	movwhi	r5, #1
   6f370:	mov	r3, r5
   6f374:	b	6f654 <fputs@plt+0x5e26c>
   6f378:	ldr	r0, [sp, #116]	; 0x74
   6f37c:	ldr	r6, [fp, #-144]	; 0xffffff70
   6f380:	ldr	r2, [sp, #140]	; 0x8c
   6f384:	str	r3, [sp]
   6f388:	mov	r1, #108	; 0x6c
   6f38c:	mov	r3, r5
   6f390:	cmp	r0, #0
   6f394:	mov	r0, r6
   6f398:	movwne	r1, #105	; 0x69
   6f39c:	bl	49a20 <fputs@plt+0x38638>
   6f3a0:	b	6f51c <fputs@plt+0x5e134>
   6f3a4:	ldr	r0, [r8, #76]	; 0x4c
   6f3a8:	ldr	r1, [r8, #72]	; 0x48
   6f3ac:	str	r4, [sp, #28]
   6f3b0:	add	r4, r0, #1
   6f3b4:	ldr	r0, [fp, #-144]	; 0xffffff70
   6f3b8:	str	r1, [sp, #80]	; 0x50
   6f3bc:	add	r1, r1, #1
   6f3c0:	str	r1, [r8, #72]	; 0x48
   6f3c4:	str	r4, [r8, #76]	; 0x4c
   6f3c8:	bl	626a8 <fputs@plt+0x512c0>
   6f3cc:	str	r0, [sp, #56]	; 0x38
   6f3d0:	ldr	r0, [r9, #24]
   6f3d4:	ldr	r1, [sp, #152]	; 0x98
   6f3d8:	str	r4, [sp, #60]	; 0x3c
   6f3dc:	str	r0, [sp, #64]	; 0x40
   6f3e0:	ldr	r0, [fp, #-124]	; 0xffffff84
   6f3e4:	ldr	r0, [r0, #48]	; 0x30
   6f3e8:	ldr	r0, [r0]
   6f3ec:	str	r0, [sp, #24]
   6f3f0:	ldr	r0, [r0, #12]
   6f3f4:	str	r4, [r1, #784]	; 0x310
   6f3f8:	str	r0, [sp, #84]	; 0x54
   6f3fc:	mov	r0, #15
   6f400:	strb	r0, [r1, #781]	; 0x30d
   6f404:	ldr	r0, [fp, #-108]	; 0xffffff94
   6f408:	ldrb	r6, [r0, #43]	; 0x2b
   6f40c:	cmp	r6, #2
   6f410:	bcc	6f4f8 <fputs@plt+0x5e110>
   6f414:	ldr	r0, [sp, #136]	; 0x88
   6f418:	mov	r1, #8
   6f41c:	sub	r7, r6, r0
   6f420:	add	r0, r7, r7, lsl #3
   6f424:	add	r2, r1, r0, lsl #3
   6f428:	ldr	r0, [sp, #112]	; 0x70
   6f42c:	cmp	r0, #0
   6f430:	beq	6fc9c <fputs@plt+0x5e8b4>
   6f434:	ldr	r0, [sp, #112]	; 0x70
   6f438:	mov	r3, #0
   6f43c:	bl	238e0 <fputs@plt+0x124f8>
   6f440:	b	6fca8 <fputs@plt+0x5e8c0>
   6f444:	mov	r0, #1
   6f448:	strb	r0, [r2, #130]	; 0x82
   6f44c:	ldr	r0, [sp, #120]	; 0x78
   6f450:	ldr	r7, [fp, #-144]	; 0xffffff70
   6f454:	mov	r6, #0
   6f458:	mov	r1, #38	; 0x26
   6f45c:	mov	r2, r4
   6f460:	ldr	r5, [r0]
   6f464:	mov	r0, r7
   6f468:	str	r6, [sp]
   6f46c:	mov	r3, r5
   6f470:	bl	49a20 <fputs@plt+0x38638>
   6f474:	mov	r0, r7
   6f478:	mov	r1, #70	; 0x46
   6f47c:	mov	r2, r9
   6f480:	mov	r3, r5
   6f484:	str	r4, [sp]
   6f488:	bl	49a20 <fputs@plt+0x38638>
   6f48c:	mov	r3, #0
   6f490:	add	r0, r8, r6
   6f494:	ldr	r1, [r0, #136]	; 0x88
   6f498:	cmp	r1, r4
   6f49c:	bne	6f4cc <fputs@plt+0x5e0e4>
   6f4a0:	ldrb	r1, [r0, #130]	; 0x82
   6f4a4:	cmp	r1, #0
   6f4a8:	beq	6f4c8 <fputs@plt+0x5e0e0>
   6f4ac:	ldrb	r1, [r8, #19]
   6f4b0:	cmp	r1, #7
   6f4b4:	addls	r2, r1, #1
   6f4b8:	addls	r1, r8, r1, lsl #2
   6f4bc:	strbls	r2, [r8, #19]
   6f4c0:	strls	r4, [r1, #28]
   6f4c4:	strb	r3, [r0, #130]	; 0x82
   6f4c8:	str	r3, [r0, #136]	; 0x88
   6f4cc:	add	r6, r6, #20
   6f4d0:	cmp	r6, #200	; 0xc8
   6f4d4:	bne	6f490 <fputs@plt+0x5e0a8>
   6f4d8:	mov	r0, r8
   6f4dc:	mov	r1, r9
   6f4e0:	mvn	r2, #0
   6f4e4:	mov	r3, r4
   6f4e8:	bl	63e90 <fputs@plt+0x52aa8>
   6f4ec:	ldr	r1, [sp, #152]	; 0x98
   6f4f0:	mov	r0, #160	; 0xa0
   6f4f4:	b	6eac8 <fputs@plt+0x5d6e0>
   6f4f8:	ldr	r0, [r0, #4]
   6f4fc:	str	r0, [sp, #68]	; 0x44
   6f500:	b	6fd24 <fputs@plt+0x5e93c>
   6f504:	mov	r0, #1
   6f508:	strb	r0, [r3, #130]	; 0x82
   6f50c:	ldr	r0, [fp, #-120]	; 0xffffff88
   6f510:	mov	r1, r7
   6f514:	bl	7ab48 <fputs@plt+0x69760>
   6f518:	ldr	r6, [fp, #-144]	; 0xffffff70
   6f51c:	mov	r7, #0
   6f520:	cmp	sl, #0
   6f524:	beq	6f56c <fputs@plt+0x5e184>
   6f528:	ldr	r0, [r8, #76]	; 0x4c
   6f52c:	ldr	r4, [sl]
   6f530:	add	r2, r0, #1
   6f534:	mov	r0, r8
   6f538:	str	r2, [r8, #76]	; 0x4c
   6f53c:	mov	r9, r2
   6f540:	ldr	r1, [r4, #16]
   6f544:	bl	604d8 <fputs@plt+0x4f0f0>
   6f548:	ldrb	r0, [r4]
   6f54c:	orr	r0, r0, #2
   6f550:	cmp	r0, #82	; 0x52
   6f554:	bne	6f578 <fputs@plt+0x5e190>
   6f558:	ldr	r0, [sp, #116]	; 0x74
   6f55c:	mov	r5, #83	; 0x53
   6f560:	cmp	r0, #0
   6f564:	movwne	r5, #81	; 0x51
   6f568:	b	6f588 <fputs@plt+0x5e1a0>
   6f56c:	mov	r5, #160	; 0xa0
   6f570:	mov	r9, #0
   6f574:	b	6f594 <fputs@plt+0x5e1ac>
   6f578:	ldr	r0, [sp, #116]	; 0x74
   6f57c:	mov	r5, #80	; 0x50
   6f580:	cmp	r0, #0
   6f584:	movwne	r5, #82	; 0x52
   6f588:	ldr	r0, [fp, #-120]	; 0xffffff88
   6f58c:	mov	r1, sl
   6f590:	bl	7ab48 <fputs@plt+0x69760>
   6f594:	ldr	r1, [sp, #116]	; 0x74
   6f598:	ldr	r2, [sp, #152]	; 0x98
   6f59c:	ldr	ip, [fp, #-136]	; 0xffffff78
   6f5a0:	ldr	r0, [r6, #32]
   6f5a4:	cmp	r5, #160	; 0xa0
   6f5a8:	eor	r1, r1, #7
   6f5ac:	strb	r1, [r2, #781]	; 0x30d
   6f5b0:	ldr	r1, [sp, #140]	; 0x8c
   6f5b4:	str	r1, [r2, #784]	; 0x310
   6f5b8:	str	r0, [r2, #788]	; 0x314
   6f5bc:	beq	6ee5c <fputs@plt+0x5da74>
   6f5c0:	ldr	r0, [r8, #76]	; 0x4c
   6f5c4:	ldr	r6, [fp, #-144]	; 0xffffff70
   6f5c8:	mov	r1, #103	; 0x67
   6f5cc:	add	r4, r0, #1
   6f5d0:	mov	r0, r6
   6f5d4:	str	r4, [r8, #76]	; 0x4c
   6f5d8:	str	r7, [sp]
   6f5dc:	ldr	r7, [sp, #140]	; 0x8c
   6f5e0:	mov	r3, r4
   6f5e4:	mov	r2, r7
   6f5e8:	bl	49a20 <fputs@plt+0x38638>
   6f5ec:	mov	r0, r8
   6f5f0:	mov	r1, r7
   6f5f4:	mvn	r2, #0
   6f5f8:	mov	r3, r4
   6f5fc:	bl	63e90 <fputs@plt+0x52aa8>
   6f600:	ldr	r3, [fp, #-124]	; 0xffffff84
   6f604:	mov	r0, r6
   6f608:	mov	r1, r5
   6f60c:	mov	r2, r9
   6f610:	str	r4, [sp]
   6f614:	bl	49a20 <fputs@plt+0x38638>
   6f618:	ldr	r0, [r6]
   6f61c:	ldr	ip, [fp, #-136]	; 0xffffff78
   6f620:	ldrb	r0, [r0, #69]	; 0x45
   6f624:	cmp	r0, #0
   6f628:	bne	6ee5c <fputs@plt+0x5da74>
   6f62c:	ldr	r1, [fp, #-144]	; 0xffffff70
   6f630:	ldr	r0, [r1, #4]
   6f634:	ldr	r1, [r1, #32]
   6f638:	add	r1, r1, r1, lsl #2
   6f63c:	add	r0, r0, r1, lsl #2
   6f640:	mov	r1, #83	; 0x53
   6f644:	strb	r1, [r0, #-17]	; 0xffffffef
   6f648:	b	6ee5c <fputs@plt+0x5da74>
   6f64c:	mov	r5, #0
   6f650:	mov	r3, #0
   6f654:	tst	r0, #32
   6f658:	mov	r1, sl
   6f65c:	beq	6f670 <fputs@plt+0x5e288>
   6f660:	ldr	r1, [r7, #48]	; 0x30
   6f664:	mov	r3, #1
   6f668:	ldr	r4, [r1, sl, lsl #2]
   6f66c:	add	r1, sl, #1
   6f670:	mov	r9, #0
   6f674:	tst	r0, #16
   6f678:	str	r2, [sp, #84]	; 0x54
   6f67c:	beq	6f730 <fputs@plt+0x5e348>
   6f680:	ldr	r0, [r7, #48]	; 0x30
   6f684:	ldr	r0, [r0, r1, lsl #2]
   6f688:	mov	r9, r0
   6f68c:	ldrb	r0, [r0, #21]
   6f690:	tst	r0, #1
   6f694:	beq	6f6e4 <fputs@plt+0x5e2fc>
   6f698:	ldr	r0, [r8, #76]	; 0x4c
   6f69c:	ldr	r7, [sp, #152]	; 0x98
   6f6a0:	ldr	r2, [sp, #116]	; 0x74
   6f6a4:	ldr	r6, [fp, #-144]	; 0xffffff70
   6f6a8:	mov	r1, #0
   6f6ac:	add	r3, r0, #1
   6f6b0:	ldr	r0, [sp, #84]	; 0x54
   6f6b4:	str	r3, [r8, #76]	; 0x4c
   6f6b8:	str	r3, [r7, #772]	; 0x304
   6f6bc:	ldr	r0, [r0, #28]
   6f6c0:	ldrb	r0, [r0, sl]
   6f6c4:	str	r1, [sp]
   6f6c8:	mov	r1, #22
   6f6cc:	cmp	r0, #1
   6f6d0:	mov	r0, r6
   6f6d4:	eoreq	r2, r2, #1
   6f6d8:	bl	49a20 <fputs@plt+0x38638>
   6f6dc:	ldr	r0, [r6, #32]
   6f6e0:	str	r0, [r7, #776]	; 0x308
   6f6e4:	mov	r3, #1
   6f6e8:	cmp	r4, #0
   6f6ec:	beq	6f6f8 <fputs@plt+0x5e310>
   6f6f0:	ldr	r2, [sp, #84]	; 0x54
   6f6f4:	b	6f730 <fputs@plt+0x5e348>
   6f6f8:	ldr	r0, [sp, #84]	; 0x54
   6f6fc:	mvn	r1, #0
   6f700:	ldr	r0, [r0, #4]
   6f704:	add	r0, r0, sl, lsl #1
   6f708:	ldrsh	r0, [r0]
   6f70c:	cmp	r0, r1
   6f710:	ble	6f6f0 <fputs@plt+0x5e308>
   6f714:	ldr	r2, [sp, #84]	; 0x54
   6f718:	ldr	r1, [r2, #12]
   6f71c:	ldr	r1, [r1, #4]
   6f720:	add	r0, r1, r0, lsl #4
   6f724:	ldrb	r0, [r0, #12]
   6f728:	cmp	r0, #0
   6f72c:	movweq	r5, #1
   6f730:	ldrh	r0, [r2, #50]	; 0x32
   6f734:	mov	r7, r9
   6f738:	cmp	sl, r0
   6f73c:	bcs	6f75c <fputs@plt+0x5e374>
   6f740:	ldr	r1, [r2, #28]
   6f744:	ldr	r2, [sp, #116]	; 0x74
   6f748:	ldrb	r1, [r1, sl]
   6f74c:	cmp	r1, #0
   6f750:	movwne	r1, #1
   6f754:	teq	r2, r1
   6f758:	bne	6f774 <fputs@plt+0x5e38c>
   6f75c:	ldr	r1, [sp, #116]	; 0x74
   6f760:	mov	r2, #0
   6f764:	cmp	r1, #0
   6f768:	beq	6f788 <fputs@plt+0x5e3a0>
   6f76c:	cmp	r0, sl
   6f770:	bne	6f788 <fputs@plt+0x5e3a0>
   6f774:	mov	r0, #0
   6f778:	mov	r2, r5
   6f77c:	mov	r5, r4
   6f780:	str	r0, [sp, #60]	; 0x3c
   6f784:	b	6f794 <fputs@plt+0x5e3ac>
   6f788:	str	r5, [sp, #60]	; 0x3c
   6f78c:	mov	r5, r7
   6f790:	mov	r7, r4
   6f794:	str	r2, [sp, #52]	; 0x34
   6f798:	ldr	r1, [fp, #-120]	; 0xffffff88
   6f79c:	ldr	r2, [sp, #116]	; 0x74
   6f7a0:	sub	r0, fp, #80	; 0x50
   6f7a4:	str	r0, [sp]
   6f7a8:	mov	r0, r8
   6f7ac:	bl	7abfc <fputs@plt+0x69814>
   6f7b0:	str	r0, [sp, #108]	; 0x6c
   6f7b4:	ldr	r0, [fp, #-80]	; 0xffffffb0
   6f7b8:	cmp	r0, #0
   6f7bc:	str	r0, [sp, #76]	; 0x4c
   6f7c0:	beq	6f7d0 <fputs@plt+0x5e3e8>
   6f7c4:	ldr	r0, [sp, #76]	; 0x4c
   6f7c8:	ldrb	r0, [r0, sl]
   6f7cc:	strb	r0, [fp, #-81]	; 0xffffffaf
   6f7d0:	ldr	r0, [sp, #120]	; 0x78
   6f7d4:	mov	r1, #1
   6f7d8:	cmp	r7, #0
   6f7dc:	mov	r6, #1
   6f7e0:	ldr	r0, [r0]
   6f7e4:	str	r0, [sp, #120]	; 0x78
   6f7e8:	beq	6f7f8 <fputs@plt+0x5e410>
   6f7ec:	ldrb	r0, [r7, #18]
   6f7f0:	ands	r6, r0, #40	; 0x28
   6f7f4:	movwne	r6, #1
   6f7f8:	cmp	r5, #0
   6f7fc:	beq	6f80c <fputs@plt+0x5e424>
   6f800:	ldrb	r0, [r5, #18]
   6f804:	ands	r1, r0, #40	; 0x28
   6f808:	movwne	r1, #1
   6f80c:	orrs	r9, sl, r7
   6f810:	str	r1, [sp, #56]	; 0x38
   6f814:	str	r5, [sp, #68]	; 0x44
   6f818:	str	r7, [sp, #64]	; 0x40
   6f81c:	movwne	r9, #1
   6f820:	cmp	r7, #0
   6f824:	beq	6f8f4 <fputs@plt+0x5e50c>
   6f828:	ldr	r0, [sp, #108]	; 0x6c
   6f82c:	add	r5, r0, sl
   6f830:	ldr	r0, [r7]
   6f834:	mov	r2, r5
   6f838:	ldr	r4, [r0, #16]
   6f83c:	mov	r0, r8
   6f840:	mov	r1, r4
   6f844:	bl	604d8 <fputs@plt+0x4f0f0>
   6f848:	ldrb	r0, [r7, #21]
   6f84c:	tst	r0, #1
   6f850:	beq	6f89c <fputs@plt+0x5e4b4>
   6f854:	ldr	r0, [fp, #-144]	; 0xffffff70
   6f858:	ldr	r0, [r0]
   6f85c:	ldrb	r0, [r0, #69]	; 0x45
   6f860:	cmp	r0, #0
   6f864:	movw	r0, #35320	; 0x89f8
   6f868:	movt	r0, #10
   6f86c:	bne	6f888 <fputs@plt+0x5e4a0>
   6f870:	ldr	r1, [fp, #-144]	; 0xffffff70
   6f874:	ldr	r0, [r1, #4]
   6f878:	ldr	r1, [r1, #32]
   6f87c:	add	r1, r1, r1, lsl #2
   6f880:	add	r0, r0, r1, lsl #2
   6f884:	sub	r0, r0, #20
   6f888:	ldr	r1, [sp, #152]	; 0x98
   6f88c:	mov	r2, #1
   6f890:	ldr	r1, [r1, #772]	; 0x304
   6f894:	strb	r2, [r0, #3]
   6f898:	str	r1, [r0, #12]
   6f89c:	mov	r0, r4
   6f8a0:	bl	65e0c <fputs@plt+0x54a24>
   6f8a4:	cmp	r0, #0
   6f8a8:	beq	6f8c8 <fputs@plt+0x5e4e0>
   6f8ac:	mov	r0, #0
   6f8b0:	ldr	r3, [sp, #120]	; 0x78
   6f8b4:	mov	r1, #76	; 0x4c
   6f8b8:	mov	r2, r5
   6f8bc:	str	r0, [sp]
   6f8c0:	ldr	r0, [fp, #-144]	; 0xffffff70
   6f8c4:	bl	49a20 <fputs@plt+0x38638>
   6f8c8:	ldr	r5, [sp, #76]	; 0x4c
   6f8cc:	cmp	r5, #0
   6f8d0:	beq	6f94c <fputs@plt+0x5e564>
   6f8d4:	ldrb	r1, [r5, sl]
   6f8d8:	mov	r0, r4
   6f8dc:	bl	65710 <fputs@plt+0x54328>
   6f8e0:	cmp	r0, #65	; 0x41
   6f8e4:	bne	6f934 <fputs@plt+0x5e54c>
   6f8e8:	mov	r1, #65	; 0x41
   6f8ec:	strb	r1, [r5, sl]
   6f8f0:	b	6f938 <fputs@plt+0x5e550>
   6f8f4:	ldr	r7, [sp, #60]	; 0x3c
   6f8f8:	ldr	r5, [sp, #76]	; 0x4c
   6f8fc:	mov	r4, sl
   6f900:	cmp	r7, #0
   6f904:	beq	6f954 <fputs@plt+0x5e56c>
   6f908:	ldr	r0, [sp, #108]	; 0x6c
   6f90c:	mov	r6, #0
   6f910:	mov	r1, #25
   6f914:	mov	r2, #0
   6f918:	str	r6, [sp]
   6f91c:	add	r3, r0, sl
   6f920:	ldr	r0, [fp, #-144]	; 0xffffff70
   6f924:	bl	49a20 <fputs@plt+0x38638>
   6f928:	add	r4, sl, #1
   6f92c:	mov	r9, #1
   6f930:	b	6f954 <fputs@plt+0x5e56c>
   6f934:	ldrb	r1, [r5, sl]
   6f938:	mov	r0, r4
   6f93c:	bl	7aefc <fputs@plt+0x69b14>
   6f940:	cmp	r0, #0
   6f944:	movne	r0, #65	; 0x41
   6f948:	strbne	r0, [r5, sl]
   6f94c:	ldr	r7, [sp, #60]	; 0x3c
   6f950:	add	r4, sl, #1
   6f954:	ldr	r1, [sp, #108]	; 0x6c
   6f958:	sub	r2, r4, r7
   6f95c:	mov	r0, r8
   6f960:	mov	r3, r5
   6f964:	bl	7afc4 <fputs@plt+0x69bdc>
   6f968:	ldr	r0, [fp, #-124]	; 0xffffff84
   6f96c:	ldrh	r0, [r0, #42]	; 0x2a
   6f970:	cmp	r0, #0
   6f974:	beq	6f980 <fputs@plt+0x5e598>
   6f978:	cmp	r4, r0
   6f97c:	beq	6f9c8 <fputs@plt+0x5e5e0>
   6f980:	ldr	r0, [sp, #108]	; 0x6c
   6f984:	movw	r1, #14032	; 0x36d0
   6f988:	ldr	r5, [fp, #-144]	; 0xffffff70
   6f98c:	ldr	r2, [sp, #80]	; 0x50
   6f990:	ldr	r3, [sp, #120]	; 0x78
   6f994:	movt	r1, #9
   6f998:	str	r0, [sp]
   6f99c:	ldr	r0, [sp, #116]	; 0x74
   6f9a0:	orr	r0, r0, r9, lsl #2
   6f9a4:	orr	r0, r0, r6, lsl #1
   6f9a8:	ldrb	r1, [r1, r0]
   6f9ac:	mov	r0, r5
   6f9b0:	bl	49a20 <fputs@plt+0x38638>
   6f9b4:	mov	r1, r0
   6f9b8:	mov	r0, r5
   6f9bc:	mov	r2, r4
   6f9c0:	mvn	r3, #13
   6f9c4:	bl	1d520 <fputs@plt+0xc138>
   6f9c8:	ldr	r7, [sp, #68]	; 0x44
   6f9cc:	cmp	r7, #0
   6f9d0:	beq	6fb10 <fputs@plt+0x5e728>
   6f9d4:	ldr	r0, [sp, #108]	; 0x6c
   6f9d8:	add	r4, r0, sl
   6f9dc:	ldr	r0, [r7]
   6f9e0:	ldr	r5, [r0, #16]
   6f9e4:	mov	r0, #0
   6f9e8:	add	r1, r8, r0
   6f9ec:	ldr	r2, [r1, #136]	; 0x88
   6f9f0:	cmp	r2, r4
   6f9f4:	bne	6fa2c <fputs@plt+0x5e644>
   6f9f8:	ldrb	r2, [r1, #130]	; 0x82
   6f9fc:	cmp	r2, #0
   6fa00:	beq	6fa24 <fputs@plt+0x5e63c>
   6fa04:	ldrb	r2, [r8, #19]
   6fa08:	cmp	r2, #7
   6fa0c:	addls	r3, r2, #1
   6fa10:	addls	r2, r8, r2, lsl #2
   6fa14:	strbls	r3, [r8, #19]
   6fa18:	strls	r4, [r2, #28]
   6fa1c:	mov	r2, #0
   6fa20:	strb	r2, [r1, #130]	; 0x82
   6fa24:	mov	r2, #0
   6fa28:	str	r2, [r1, #136]	; 0x88
   6fa2c:	add	r0, r0, #20
   6fa30:	cmp	r0, #200	; 0xc8
   6fa34:	bne	6f9e8 <fputs@plt+0x5e600>
   6fa38:	mov	r0, r8
   6fa3c:	mov	r1, r5
   6fa40:	mov	r2, r4
   6fa44:	bl	604d8 <fputs@plt+0x4f0f0>
   6fa48:	ldrb	r0, [r7, #21]
   6fa4c:	ldr	r6, [fp, #-144]	; 0xffffff70
   6fa50:	tst	r0, #1
   6fa54:	beq	6fa98 <fputs@plt+0x5e6b0>
   6fa58:	ldr	r0, [r6]
   6fa5c:	ldrb	r0, [r0, #69]	; 0x45
   6fa60:	cmp	r0, #0
   6fa64:	movw	r0, #35320	; 0x89f8
   6fa68:	movt	r0, #10
   6fa6c:	bne	6fa84 <fputs@plt+0x5e69c>
   6fa70:	ldr	r1, [r6, #32]
   6fa74:	ldr	r0, [r6, #4]
   6fa78:	add	r1, r1, r1, lsl #2
   6fa7c:	add	r0, r0, r1, lsl #2
   6fa80:	sub	r0, r0, #20
   6fa84:	ldr	r1, [sp, #152]	; 0x98
   6fa88:	mov	r2, #1
   6fa8c:	ldr	r1, [r1, #772]	; 0x304
   6fa90:	strb	r2, [r0, #3]
   6fa94:	str	r1, [r0, #12]
   6fa98:	mov	r0, r5
   6fa9c:	bl	65e0c <fputs@plt+0x54a24>
   6faa0:	cmp	r0, #0
   6faa4:	beq	6fac4 <fputs@plt+0x5e6dc>
   6faa8:	ldr	r3, [sp, #120]	; 0x78
   6faac:	mov	r0, #0
   6fab0:	mov	r1, #76	; 0x4c
   6fab4:	mov	r2, r4
   6fab8:	str	r0, [sp]
   6fabc:	mov	r0, r6
   6fac0:	bl	49a20 <fputs@plt+0x38638>
   6fac4:	ldrb	r1, [fp, #-81]	; 0xffffffaf
   6fac8:	mov	r0, r5
   6facc:	bl	65710 <fputs@plt+0x54328>
   6fad0:	cmp	r0, #65	; 0x41
   6fad4:	beq	6fb00 <fputs@plt+0x5e718>
   6fad8:	ldrb	r1, [fp, #-81]	; 0xffffffaf
   6fadc:	mov	r0, r5
   6fae0:	bl	7aefc <fputs@plt+0x69b14>
   6fae4:	cmp	r0, #0
   6fae8:	bne	6fb00 <fputs@plt+0x5e718>
   6faec:	mov	r0, r8
   6faf0:	mov	r1, r4
   6faf4:	mov	r2, #1
   6faf8:	sub	r3, fp, #81	; 0x51
   6fafc:	bl	7afc4 <fputs@plt+0x69bdc>
   6fb00:	ldr	r4, [sp, #112]	; 0x70
   6fb04:	ldr	r5, [sp, #64]	; 0x40
   6fb08:	ldr	r7, [sp, #68]	; 0x44
   6fb0c:	b	6fb50 <fputs@plt+0x5e768>
   6fb10:	ldr	r0, [sp, #52]	; 0x34
   6fb14:	ldr	r6, [fp, #-144]	; 0xffffff70
   6fb18:	ldr	r4, [sp, #112]	; 0x70
   6fb1c:	ldr	r5, [sp, #64]	; 0x40
   6fb20:	cmp	r0, #0
   6fb24:	beq	6fb54 <fputs@plt+0x5e76c>
   6fb28:	mov	r0, #0
   6fb2c:	mov	r1, #0
   6fb30:	mov	r2, #0
   6fb34:	str	r0, [sp, #56]	; 0x38
   6fb38:	ldr	r0, [sp, #108]	; 0x6c
   6fb3c:	str	r1, [sp]
   6fb40:	mov	r1, #25
   6fb44:	add	r3, r0, sl
   6fb48:	mov	r0, r6
   6fb4c:	bl	49a20 <fputs@plt+0x38638>
   6fb50:	add	sl, sl, #1
   6fb54:	ldr	r1, [sp, #76]	; 0x4c
   6fb58:	mov	r0, r4
   6fb5c:	bl	13dc4 <fputs@plt+0x29dc>
   6fb60:	ldr	r0, [r6, #32]
   6fb64:	ldr	r1, [sp, #152]	; 0x98
   6fb68:	cmp	sl, #0
   6fb6c:	str	r0, [r1, #788]	; 0x314
   6fb70:	beq	6fbb8 <fputs@plt+0x5e7d0>
   6fb74:	ldr	r0, [sp, #108]	; 0x6c
   6fb78:	ldr	r1, [sp, #56]	; 0x38
   6fb7c:	ldr	r2, [sp, #80]	; 0x50
   6fb80:	ldr	r3, [sp, #120]	; 0x78
   6fb84:	str	r0, [sp]
   6fb88:	ldr	r0, [sp, #116]	; 0x74
   6fb8c:	orr	r0, r1, r0, lsl #1
   6fb90:	movw	r1, #13984	; 0x36a0
   6fb94:	movt	r1, #9
   6fb98:	ldrb	r1, [r1, r0]
   6fb9c:	mov	r0, r6
   6fba0:	bl	49a20 <fputs@plt+0x38638>
   6fba4:	mov	r1, r0
   6fba8:	mov	r0, r6
   6fbac:	mov	r2, sl
   6fbb0:	mvn	r3, #13
   6fbb4:	bl	1d520 <fputs@plt+0xc138>
   6fbb8:	ldr	r4, [fp, #-120]	; 0xffffff88
   6fbbc:	mov	r1, r5
   6fbc0:	mov	r0, r4
   6fbc4:	bl	7ab48 <fputs@plt+0x69760>
   6fbc8:	mov	r0, r4
   6fbcc:	mov	r1, r7
   6fbd0:	bl	7ab48 <fputs@plt+0x69760>
   6fbd4:	ldr	r0, [sp, #88]	; 0x58
   6fbd8:	cmp	r0, #0
   6fbdc:	bne	6ff3c <fputs@plt+0x5eb54>
   6fbe0:	ldr	r0, [sp, #84]	; 0x54
   6fbe4:	ldr	r0, [r0, #12]
   6fbe8:	ldrb	r1, [r0, #42]	; 0x2a
   6fbec:	tst	r1, #32
   6fbf0:	bne	6fc64 <fputs@plt+0x5e87c>
   6fbf4:	ldr	r0, [fp, #-108]	; 0xffffff94
   6fbf8:	ldrb	r0, [r0, #40]	; 0x28
   6fbfc:	cmp	r0, #0
   6fc00:	beq	6fdb4 <fputs@plt+0x5e9cc>
   6fc04:	ldr	r0, [r8, #76]	; 0x4c
   6fc08:	ldr	r5, [fp, #-144]	; 0xffffff70
   6fc0c:	ldr	r2, [sp, #80]	; 0x50
   6fc10:	mov	r1, #113	; 0x71
   6fc14:	add	r4, r0, #1
   6fc18:	mov	r0, #0
   6fc1c:	str	r4, [r8, #76]	; 0x4c
   6fc20:	str	r0, [sp]
   6fc24:	mov	r0, r5
   6fc28:	mov	r3, r4
   6fc2c:	bl	49a20 <fputs@plt+0x38638>
   6fc30:	ldr	r6, [sp, #140]	; 0x8c
   6fc34:	mov	r0, r8
   6fc38:	mvn	r2, #0
   6fc3c:	mov	r3, r4
   6fc40:	mov	r1, r6
   6fc44:	bl	63e90 <fputs@plt+0x52aa8>
   6fc48:	mov	r0, r5
   6fc4c:	mov	r1, #70	; 0x46
   6fc50:	mov	r2, r6
   6fc54:	mov	r3, #0
   6fc58:	str	r4, [sp]
   6fc5c:	bl	49a20 <fputs@plt+0x38638>
   6fc60:	b	6ff3c <fputs@plt+0x5eb54>
   6fc64:	ldr	r1, [sp, #140]	; 0x8c
   6fc68:	ldr	r2, [sp, #80]	; 0x50
   6fc6c:	cmp	r1, r2
   6fc70:	beq	6ff3c <fputs@plt+0x5eb54>
   6fc74:	ldr	r0, [r0, #8]
   6fc78:	mov	r5, #0
   6fc7c:	cmp	r0, #0
   6fc80:	beq	6fe40 <fputs@plt+0x5ea58>
   6fc84:	ldrb	r1, [r0, #55]	; 0x37
   6fc88:	and	r1, r1, #3
   6fc8c:	cmp	r1, #2
   6fc90:	beq	6fe3c <fputs@plt+0x5ea54>
   6fc94:	ldr	r0, [r0, #20]
   6fc98:	b	6fc7c <fputs@plt+0x5e894>
   6fc9c:	mov	r0, r2
   6fca0:	mov	r1, #0
   6fca4:	bl	1438c <fputs@plt+0x2fa4>
   6fca8:	str	r0, [sp, #68]	; 0x44
   6fcac:	ldr	r0, [sp, #68]	; 0x44
   6fcb0:	cmp	r0, #0
   6fcb4:	beq	6fe30 <fputs@plt+0x5ea48>
   6fcb8:	ldr	r2, [sp, #68]	; 0x44
   6fcbc:	uxtb	r0, r7
   6fcc0:	add	r1, r9, #8
   6fcc4:	str	r0, [r2]
   6fcc8:	str	r0, [r2, #4]
   6fccc:	add	r0, r2, #8
   6fcd0:	mov	r2, #72	; 0x48
   6fcd4:	bl	11244 <memcpy@plt>
   6fcd8:	cmp	r7, #2
   6fcdc:	blt	6fd24 <fputs@plt+0x5e93c>
   6fce0:	ldr	r0, [fp, #-108]	; 0xffffff94
   6fce4:	ldr	r5, [sp, #104]	; 0x68
   6fce8:	ldr	r4, [sp, #68]	; 0x44
   6fcec:	mov	r7, #80	; 0x50
   6fcf0:	ldr	r9, [r0, #4]
   6fcf4:	ldr	r0, [sp, #100]	; 0x64
   6fcf8:	add	r6, r0, r6
   6fcfc:	ldrb	r1, [r5], #80	; 0x50
   6fd00:	add	r0, r4, r7
   6fd04:	mov	r2, #72	; 0x48
   6fd08:	add	r1, r1, r1, lsl #3
   6fd0c:	add	r1, r9, r1, lsl #3
   6fd10:	add	r1, r1, #8
   6fd14:	bl	11244 <memcpy@plt>
   6fd18:	subs	r6, r6, #1
   6fd1c:	add	r7, r7, #72	; 0x48
   6fd20:	bne	6fcfc <fputs@plt+0x5e914>
   6fd24:	ldr	r0, [fp, #-108]	; 0xffffff94
   6fd28:	mov	r1, #0
   6fd2c:	str	r1, [sp, #120]	; 0x78
   6fd30:	ldrb	r0, [r0, #36]	; 0x24
   6fd34:	tst	r0, #8
   6fd38:	mov	r0, #0
   6fd3c:	str	r0, [sp, #44]	; 0x2c
   6fd40:	mov	r0, #0
   6fd44:	str	r0, [sp, #40]	; 0x28
   6fd48:	bne	7000c <fputs@plt+0x5ec24>
   6fd4c:	ldr	r0, [sp, #64]	; 0x40
   6fd50:	ldrb	r0, [r0, #42]	; 0x2a
   6fd54:	tst	r0, #32
   6fd58:	bne	6fd88 <fputs@plt+0x5e9a0>
   6fd5c:	ldr	r0, [r8, #76]	; 0x4c
   6fd60:	mov	r1, #25
   6fd64:	mov	r2, #0
   6fd68:	add	r3, r0, #1
   6fd6c:	mov	r0, #0
   6fd70:	str	r3, [r8, #76]	; 0x4c
   6fd74:	str	r0, [sp]
   6fd78:	ldr	r0, [fp, #-144]	; 0xffffff70
   6fd7c:	str	r3, [sp, #44]	; 0x2c
   6fd80:	bl	49a20 <fputs@plt+0x38638>
   6fd84:	b	6fffc <fputs@plt+0x5ec14>
   6fd88:	ldr	r0, [sp, #64]	; 0x40
   6fd8c:	mov	sl, #0
   6fd90:	ldr	r0, [r0, #8]
   6fd94:	cmp	r0, #0
   6fd98:	beq	6ffb0 <fputs@plt+0x5ebc8>
   6fd9c:	ldrb	r1, [r0, #55]	; 0x37
   6fda0:	and	r1, r1, #3
   6fda4:	cmp	r1, #2
   6fda8:	beq	6ffac <fputs@plt+0x5ebc4>
   6fdac:	ldr	r0, [r0, #20]
   6fdb0:	b	6fd94 <fputs@plt+0x5e9ac>
   6fdb4:	ldr	r6, [fp, #-108]	; 0xffffff94
   6fdb8:	ldr	r0, [sp, #140]	; 0x8c
   6fdbc:	ldr	r2, [sp, #80]	; 0x50
   6fdc0:	mov	r1, #112	; 0x70
   6fdc4:	mov	r3, #0
   6fdc8:	ldr	r5, [r6]
   6fdcc:	ldr	r4, [r5, #8]
   6fdd0:	str	r0, [sp]
   6fdd4:	mov	r0, r4
   6fdd8:	bl	49a20 <fputs@plt+0x38638>
   6fddc:	ldrb	r0, [r6, #36]	; 0x24
   6fde0:	tst	r0, #32
   6fde4:	beq	6ff3c <fputs@plt+0x5eb54>
   6fde8:	ldr	r0, [r5, #416]	; 0x1a0
   6fdec:	cmp	r0, #0
   6fdf0:	moveq	r0, r5
   6fdf4:	ldr	r0, [r0, #336]	; 0x150
   6fdf8:	cmp	r0, #0
   6fdfc:	bne	6ff3c <fputs@plt+0x5eb54>
   6fe00:	ldr	r0, [sp, #84]	; 0x54
   6fe04:	mov	r1, #4
   6fe08:	ldr	r6, [r0, #12]
   6fe0c:	ldrsh	r0, [r6, #34]	; 0x22
   6fe10:	add	r7, r1, r0, lsl #2
   6fe14:	ldr	r0, [r5]
   6fe18:	cmp	r0, #0
   6fe1c:	beq	706fc <fputs@plt+0x5f314>
   6fe20:	mov	r2, r7
   6fe24:	mov	r3, #0
   6fe28:	bl	238e0 <fputs@plt+0x124f8>
   6fe2c:	b	70708 <fputs@plt+0x5f320>
   6fe30:	ldr	r9, [fp, #-148]	; 0xffffff6c
   6fe34:	ldr	sl, [fp, #-140]	; 0xffffff74
   6fe38:	b	6f1f0 <fputs@plt+0x5de08>
   6fe3c:	mov	r5, r0
   6fe40:	ldr	r1, [r8, #60]	; 0x3c
   6fe44:	ldrh	r0, [r5, #50]	; 0x32
   6fe48:	cmp	r1, r0
   6fe4c:	bge	6fe64 <fputs@plt+0x5ea7c>
   6fe50:	ldr	r1, [r8, #76]	; 0x4c
   6fe54:	add	r2, r1, r0
   6fe58:	add	r9, r1, #1
   6fe5c:	str	r2, [r8, #76]	; 0x4c
   6fe60:	b	6fe78 <fputs@plt+0x5ea90>
   6fe64:	ldr	r9, [r8, #64]	; 0x40
   6fe68:	sub	r1, r1, r0
   6fe6c:	str	r1, [r8, #60]	; 0x3c
   6fe70:	add	r2, r9, r0
   6fe74:	str	r2, [r8, #64]	; 0x40
   6fe78:	cmp	r0, #0
   6fe7c:	beq	6ff08 <fputs@plt+0x5eb20>
   6fe80:	ldr	sl, [sp, #80]	; 0x50
   6fe84:	ldr	r6, [sp, #84]	; 0x54
   6fe88:	mov	r7, #0
   6fe8c:	ldrh	r1, [r6, #52]	; 0x34
   6fe90:	mvn	r0, #0
   6fe94:	cmp	r1, #0
   6fe98:	beq	6fed8 <fputs@plt+0x5eaf0>
   6fe9c:	ldr	r2, [r5, #4]
   6fea0:	ldr	r4, [r6, #4]
   6fea4:	mov	r3, #0
   6fea8:	add	r2, r2, r7, lsl #1
   6feac:	ldrh	r2, [r2]
   6feb0:	ldrh	r6, [r4]
   6feb4:	cmp	r6, r2
   6feb8:	beq	6fed0 <fputs@plt+0x5eae8>
   6febc:	add	r3, r3, #1
   6fec0:	add	r4, r4, #2
   6fec4:	cmp	r1, r3
   6fec8:	bne	6feb0 <fputs@plt+0x5eac8>
   6fecc:	b	6fed4 <fputs@plt+0x5eaec>
   6fed0:	mov	r0, r3
   6fed4:	ldr	r6, [sp, #84]	; 0x54
   6fed8:	sxth	r3, r0
   6fedc:	ldr	r0, [fp, #-144]	; 0xffffff70
   6fee0:	add	r1, r7, r9
   6fee4:	mov	r2, sl
   6fee8:	str	r1, [sp]
   6feec:	mov	r1, #47	; 0x2f
   6fef0:	bl	49a20 <fputs@plt+0x38638>
   6fef4:	ldrh	r4, [r5, #50]	; 0x32
   6fef8:	add	r7, r7, #1
   6fefc:	cmp	r7, r4
   6ff00:	bcc	6fe8c <fputs@plt+0x5eaa4>
   6ff04:	b	6ff0c <fputs@plt+0x5eb24>
   6ff08:	mov	r4, #0
   6ff0c:	ldr	r5, [fp, #-144]	; 0xffffff70
   6ff10:	ldr	r2, [sp, #140]	; 0x8c
   6ff14:	ldr	r3, [sp, #144]	; 0x90
   6ff18:	mov	r1, #68	; 0x44
   6ff1c:	str	r9, [sp]
   6ff20:	mov	r0, r5
   6ff24:	bl	49a20 <fputs@plt+0x38638>
   6ff28:	mov	r1, r0
   6ff2c:	mov	r0, r5
   6ff30:	mov	r2, r4
   6ff34:	mvn	r3, #13
   6ff38:	bl	1d520 <fputs@plt+0xc138>
   6ff3c:	ldr	r0, [fp, #-124]	; 0xffffff84
   6ff40:	ldr	r0, [r0, #36]	; 0x24
   6ff44:	tst	r0, #4096	; 0x1000
   6ff48:	bne	6ff70 <fputs@plt+0x5eb88>
   6ff4c:	ldr	r2, [sp, #152]	; 0x98
   6ff50:	movw	r1, #781	; 0x30d
   6ff54:	add	r1, r2, r1
   6ff58:	ldr	r2, [sp, #116]	; 0x74
   6ff5c:	cmp	r2, #0
   6ff60:	moveq	r2, #7
   6ff64:	movne	r2, #6
   6ff68:	strb	r2, [r1]
   6ff6c:	b	6ff7c <fputs@plt+0x5eb94>
   6ff70:	ldr	r2, [sp, #152]	; 0x98
   6ff74:	mov	r1, #160	; 0xa0
   6ff78:	strb	r1, [r2, #781]	; 0x30d
   6ff7c:	ldr	ip, [fp, #-136]	; 0xffffff78
   6ff80:	ldr	r7, [sp, #80]	; 0x50
   6ff84:	ubfx	r1, r0, #16, #1
   6ff88:	ldr	r3, [sp, #152]	; 0x98
   6ff8c:	mov	r2, #1
   6ff90:	tst	r0, #15
   6ff94:	strb	r1, [r3, #782]	; 0x30e
   6ff98:	str	r7, [r3, #784]	; 0x310
   6ff9c:	bne	6ee5c <fputs@plt+0x5da74>
   6ffa0:	ldr	r0, [sp, #152]	; 0x98
   6ffa4:	strb	r2, [r0, #783]	; 0x30f
   6ffa8:	b	6ee5c <fputs@plt+0x5da74>
   6ffac:	mov	sl, r0
   6ffb0:	ldr	r2, [r8, #72]	; 0x48
   6ffb4:	mov	r1, #57	; 0x39
   6ffb8:	add	r0, r2, #1
   6ffbc:	str	r2, [sp, #44]	; 0x2c
   6ffc0:	str	r0, [r8, #72]	; 0x48
   6ffc4:	mov	r0, #0
   6ffc8:	ldrh	r3, [sl, #50]	; 0x32
   6ffcc:	str	r0, [sp]
   6ffd0:	ldr	r0, [fp, #-144]	; 0xffffff70
   6ffd4:	bl	49a20 <fputs@plt+0x38638>
   6ffd8:	ldr	r7, [r8, #8]
   6ffdc:	mov	r0, r8
   6ffe0:	mov	r1, sl
   6ffe4:	bl	607ac <fputs@plt+0x4f3c4>
   6ffe8:	mov	r2, r0
   6ffec:	mov	r0, r7
   6fff0:	mvn	r1, #0
   6fff4:	mvn	r3, #5
   6fff8:	bl	1d520 <fputs@plt+0xc138>
   6fffc:	ldr	r0, [r8, #76]	; 0x4c
   70000:	add	r0, r0, #1
   70004:	str	r0, [sp, #40]	; 0x28
   70008:	str	r0, [r8, #76]	; 0x4c
   7000c:	mov	r0, #0
   70010:	ldr	r3, [sp, #60]	; 0x3c
   70014:	mov	r1, #22
   70018:	mov	r2, #0
   7001c:	str	r0, [sp]
   70020:	ldr	r0, [fp, #-144]	; 0xffffff70
   70024:	bl	49a20 <fputs@plt+0x38638>
   70028:	str	r0, [sp, #20]
   7002c:	ldr	r0, [fp, #-108]	; 0xffffff94
   70030:	ldr	r0, [r0, #340]	; 0x154
   70034:	cmp	r0, #2
   70038:	blt	70104 <fputs@plt+0x5ed1c>
   7003c:	ldr	r1, [fp, #-108]	; 0xffffff94
   70040:	ldr	r7, [sp, #24]
   70044:	mov	r5, #0
   70048:	mov	r6, #0
   7004c:	mov	sl, #0
   70050:	movw	r9, #8191	; 0x1fff
   70054:	ldr	r2, [r1, #348]	; 0x15c
   70058:	sub	r1, r7, r2
   7005c:	cmp	r1, r5
   70060:	beq	70084 <fputs@plt+0x5ec9c>
   70064:	ldr	r1, [r2, r5]
   70068:	ldrb	r3, [r1, #4]
   7006c:	tst	r3, #1
   70070:	bne	70084 <fputs@plt+0x5ec9c>
   70074:	add	r2, r2, r5
   70078:	ldrb	r3, [r2, #20]
   7007c:	tst	r3, #6
   70080:	beq	7009c <fputs@plt+0x5ecb4>
   70084:	ldr	r1, [fp, #-108]	; 0xffffff94
   70088:	add	r6, r6, #1
   7008c:	add	r5, r5, #48	; 0x30
   70090:	cmp	r6, r0
   70094:	blt	70054 <fputs@plt+0x5ec6c>
   70098:	b	700dc <fputs@plt+0x5ecf4>
   7009c:	ldrh	r2, [r2, #18]
   700a0:	tst	r2, r9
   700a4:	beq	70084 <fputs@plt+0x5ec9c>
   700a8:	ldr	r4, [sp, #112]	; 0x70
   700ac:	mov	r2, #0
   700b0:	mov	r3, #0
   700b4:	mov	r0, r4
   700b8:	bl	64c78 <fputs@plt+0x53890>
   700bc:	mov	r2, r0
   700c0:	mov	r0, r4
   700c4:	mov	r1, sl
   700c8:	bl	6a844 <fputs@plt+0x5945c>
   700cc:	ldr	r1, [fp, #-108]	; 0xffffff94
   700d0:	mov	sl, r0
   700d4:	ldr	r0, [r1, #340]	; 0x154
   700d8:	b	70088 <fputs@plt+0x5eca0>
   700dc:	mov	r0, #0
   700e0:	cmp	sl, #0
   700e4:	beq	70100 <fputs@plt+0x5ed18>
   700e8:	str	r0, [sp]
   700ec:	mov	r0, r8
   700f0:	mov	r1, #328	; 0x148
   700f4:	mov	r2, #0
   700f8:	mov	r3, sl
   700fc:	bl	51c94 <fputs@plt+0x408ac>
   70100:	str	r0, [sp, #120]	; 0x78
   70104:	ldr	r0, [sp, #84]	; 0x54
   70108:	ldr	r0, [r0, #12]
   7010c:	cmp	r0, #0
   70110:	ble	70604 <fputs@plt+0x5f21c>
   70114:	ldr	r5, [sp, #68]	; 0x44
   70118:	ldr	sl, [fp, #-144]	; 0xffffff70
   7011c:	ldr	r6, [sp, #84]	; 0x54
   70120:	mov	r0, #240	; 0xf0
   70124:	mov	r4, #0
   70128:	mov	r9, #0
   7012c:	str	r0, [sp, #88]	; 0x58
   70130:	mov	r0, #0
   70134:	str	r0, [sp, #116]	; 0x74
   70138:	mov	r0, #0
   7013c:	str	r0, [sp, #76]	; 0x4c
   70140:	str	r5, [sp, #68]	; 0x44
   70144:	ldr	r0, [r6, #20]
   70148:	add	r1, r4, r4, lsl #1
   7014c:	ldr	r7, [sp, #140]	; 0x8c
   70150:	add	r2, r0, r1, lsl #4
   70154:	ldr	r3, [r2, #8]
   70158:	cmp	r3, r7
   7015c:	beq	7016c <fputs@plt+0x5ed84>
   70160:	ldrb	r2, [r2, #19]
   70164:	tst	r2, #4
   70168:	beq	705d0 <fputs@plt+0x5f1e8>
   7016c:	ldr	r2, [r0, r1, lsl #4]
   70170:	ldr	r0, [sp, #120]	; 0x78
   70174:	str	r4, [fp, #-124]	; 0xffffff84
   70178:	cmp	r0, #0
   7017c:	beq	70198 <fputs@plt+0x5edb0>
   70180:	ldrb	r0, [r2, #4]
   70184:	tst	r0, #1
   70188:	bne	70198 <fputs@plt+0x5edb0>
   7018c:	ldr	r0, [sp, #120]	; 0x78
   70190:	str	r2, [r0, #12]
   70194:	mov	r2, r0
   70198:	ldr	r0, [sp, #88]	; 0x58
   7019c:	mov	r1, r5
   701a0:	mov	r3, #0
   701a4:	str	r9, [sp]
   701a8:	uxth	r0, r0
   701ac:	str	r0, [sp, #4]
   701b0:	ldr	r0, [sp, #80]	; 0x50
   701b4:	str	r0, [sp, #8]
   701b8:	mov	r0, r8
   701bc:	bl	6c9c0 <fputs@plt+0x5b5d8>
   701c0:	cmp	r0, #0
   701c4:	beq	705cc <fputs@plt+0x5f1e4>
   701c8:	mov	r4, r0
   701cc:	ldr	r0, [sp, #108]	; 0x6c
   701d0:	ldr	r3, [sp, #136]	; 0x88
   701d4:	mov	r1, r5
   701d8:	add	r2, r4, #736	; 0x2e0
   701dc:	ldrb	r0, [r0]
   701e0:	stm	sp, {r0, r9}
   701e4:	mov	r0, r8
   701e8:	bl	74c64 <fputs@plt+0x6387c>
   701ec:	ldr	r0, [fp, #-108]	; 0xffffff94
   701f0:	ldrb	r0, [r0, #36]	; 0x24
   701f4:	tst	r0, #8
   701f8:	bne	70270 <fputs@plt+0x5ee88>
   701fc:	ldr	r0, [r6, #12]
   70200:	ldr	r7, [fp, #-124]	; 0xffffff84
   70204:	ldr	r1, [sp, #64]	; 0x40
   70208:	sub	r0, r0, #1
   7020c:	cmp	r7, r0
   70210:	ldrb	r0, [r1, #42]	; 0x2a
   70214:	mvneq	r7, #0
   70218:	tst	r0, #32
   7021c:	bne	70294 <fputs@plt+0x5eeac>
   70220:	ldr	r0, [sp, #40]	; 0x28
   70224:	ldr	r3, [sp, #140]	; 0x8c
   70228:	mvn	r2, #0
   7022c:	stm	sp, {r0, r9}
   70230:	mov	r0, r8
   70234:	bl	61f1c <fputs@plt+0x50b34>
   70238:	ldr	r2, [sp, #44]	; 0x2c
   7023c:	str	r0, [sp]
   70240:	mov	r0, sl
   70244:	mov	r1, #131	; 0x83
   70248:	mov	r3, #0
   7024c:	mov	r5, sl
   70250:	bl	49a20 <fputs@plt+0x38638>
   70254:	mov	sl, r0
   70258:	mov	r0, r5
   7025c:	mov	r2, r7
   70260:	mvn	r3, #13
   70264:	mov	r1, sl
   70268:	bl	1d520 <fputs@plt+0xc138>
   7026c:	b	704d4 <fputs@plt+0x5f0ec>
   70270:	ldr	r2, [sp, #60]	; 0x3c
   70274:	ldr	r3, [sp, #56]	; 0x38
   70278:	mov	r0, sl
   7027c:	mov	r1, #14
   70280:	str	r9, [sp]
   70284:	mov	r5, sl
   70288:	bl	49a20 <fputs@plt+0x38638>
   7028c:	ldr	r3, [fp, #-124]	; 0xffffff84
   70290:	b	70538 <fputs@plt+0x5f150>
   70294:	ldr	r0, [r1, #8]
   70298:	mov	r6, #0
   7029c:	str	r4, [sp, #32]
   702a0:	str	r7, [sp, #36]	; 0x24
   702a4:	cmp	r0, #0
   702a8:	beq	702d0 <fputs@plt+0x5eee8>
   702ac:	ldrb	r1, [r0, #55]	; 0x37
   702b0:	and	r1, r1, #3
   702b4:	cmp	r1, #2
   702b8:	beq	702cc <fputs@plt+0x5eee4>
   702bc:	ldr	r0, [r0, #20]
   702c0:	cmp	r0, #0
   702c4:	bne	702ac <fputs@plt+0x5eec4>
   702c8:	b	702d0 <fputs@plt+0x5eee8>
   702cc:	mov	r6, r0
   702d0:	ldr	r0, [r8, #60]	; 0x3c
   702d4:	ldrh	r2, [r6, #50]	; 0x32
   702d8:	cmp	r0, r2
   702dc:	bge	702f8 <fputs@plt+0x5ef10>
   702e0:	ldr	r0, [r8, #76]	; 0x4c
   702e4:	add	r1, r0, r2
   702e8:	add	r0, r0, #1
   702ec:	str	r1, [r8, #76]	; 0x4c
   702f0:	str	r0, [sp, #48]	; 0x30
   702f4:	b	70310 <fputs@plt+0x5ef28>
   702f8:	ldr	r1, [r8, #64]	; 0x40
   702fc:	sub	r0, r0, r2
   70300:	str	r0, [r8, #60]	; 0x3c
   70304:	str	r1, [sp, #48]	; 0x30
   70308:	add	r1, r1, r2
   7030c:	str	r1, [r8, #64]	; 0x40
   70310:	ldr	r4, [sp, #140]	; 0x8c
   70314:	ldr	r5, [sp, #64]	; 0x40
   70318:	cmp	r2, #0
   7031c:	str	r2, [sp, #52]	; 0x34
   70320:	beq	70364 <fputs@plt+0x5ef7c>
   70324:	ldr	r0, [sp, #52]	; 0x34
   70328:	ldr	sl, [sp, #48]	; 0x30
   7032c:	mov	r9, #0
   70330:	lsl	r7, r0, #1
   70334:	ldr	r0, [r6, #4]
   70338:	mov	r1, r5
   7033c:	mov	r3, r4
   70340:	add	r0, r0, r9
   70344:	ldrsh	r2, [r0]
   70348:	mov	r0, r8
   7034c:	str	sl, [sp]
   70350:	bl	71dc0 <fputs@plt+0x609d8>
   70354:	add	r9, r9, #2
   70358:	add	sl, sl, #1
   7035c:	cmp	r7, r9
   70360:	bne	70334 <fputs@plt+0x5ef4c>
   70364:	ldr	r9, [sp, #36]	; 0x24
   70368:	cmp	r9, #0
   7036c:	beq	703c8 <fputs@plt+0x5efe0>
   70370:	ldr	r4, [fp, #-144]	; 0xffffff70
   70374:	ldr	r5, [sp, #48]	; 0x30
   70378:	ldr	r2, [sp, #44]	; 0x2c
   7037c:	mov	r1, #69	; 0x45
   70380:	mov	r3, #0
   70384:	mov	r0, r4
   70388:	str	r5, [sp]
   7038c:	bl	49a20 <fputs@plt+0x38638>
   70390:	mov	r1, r0
   70394:	mov	r0, r4
   70398:	ldr	r4, [sp, #52]	; 0x34
   7039c:	mvn	r3, #13
   703a0:	mov	sl, r1
   703a4:	mov	r2, r4
   703a8:	bl	1d520 <fputs@plt+0xc138>
   703ac:	mov	ip, r4
   703b0:	ldr	r6, [sp, #84]	; 0x54
   703b4:	ldr	r4, [sp, #32]
   703b8:	mov	r2, r5
   703bc:	cmp	r9, #0
   703c0:	bpl	703dc <fputs@plt+0x5eff4>
   703c4:	b	70454 <fputs@plt+0x5f06c>
   703c8:	ldr	r6, [sp, #84]	; 0x54
   703cc:	ldr	r4, [sp, #32]
   703d0:	ldr	ip, [sp, #52]	; 0x34
   703d4:	ldr	r2, [sp, #48]	; 0x30
   703d8:	mov	sl, #0
   703dc:	ldr	r7, [fp, #-144]	; 0xffffff70
   703e0:	ldr	r5, [sp, #40]	; 0x28
   703e4:	mov	r1, #49	; 0x31
   703e8:	mov	r3, ip
   703ec:	mov	r0, r7
   703f0:	str	r5, [sp]
   703f4:	bl	49a20 <fputs@plt+0x38638>
   703f8:	ldr	r2, [sp, #44]	; 0x2c
   703fc:	mov	r0, #0
   70400:	mov	r1, #110	; 0x6e
   70404:	mov	r3, r5
   70408:	str	r0, [sp]
   7040c:	mov	r0, r7
   70410:	bl	49a20 <fputs@plt+0x38638>
   70414:	cmp	r9, #0
   70418:	beq	7044c <fputs@plt+0x5f064>
   7041c:	ldr	r0, [fp, #-144]	; 0xffffff70
   70420:	ldr	r0, [r0]
   70424:	ldrb	r0, [r0, #69]	; 0x45
   70428:	cmp	r0, #0
   7042c:	bne	7044c <fputs@plt+0x5f064>
   70430:	ldr	r1, [fp, #-144]	; 0xffffff70
   70434:	ldr	r0, [r1, #4]
   70438:	ldr	r1, [r1, #32]
   7043c:	add	r1, r1, r1, lsl #2
   70440:	add	r0, r0, r1, lsl #2
   70444:	mov	r1, #16
   70448:	strb	r1, [r0, #-17]	; 0xffffffef
   7044c:	ldr	ip, [sp, #52]	; 0x34
   70450:	ldr	r2, [sp, #48]	; 0x30
   70454:	add	r0, r2, ip
   70458:	mov	r1, #0
   7045c:	add	r5, r8, r1
   70460:	ldr	r3, [r5, #136]	; 0x88
   70464:	cmp	r3, r2
   70468:	blt	704b0 <fputs@plt+0x5f0c8>
   7046c:	cmp	r3, r0
   70470:	bge	704b0 <fputs@plt+0x5f0c8>
   70474:	ldrb	r7, [r5, #130]	; 0x82
   70478:	cmp	r7, #0
   7047c:	beq	704a8 <fputs@plt+0x5f0c0>
   70480:	ldrb	r7, [r8, #19]
   70484:	cmp	r7, #7
   70488:	bhi	704a0 <fputs@plt+0x5f0b8>
   7048c:	add	r6, r7, #1
   70490:	add	r7, r8, r7, lsl #2
   70494:	strb	r6, [r8, #19]
   70498:	ldr	r6, [sp, #84]	; 0x54
   7049c:	str	r3, [r7, #28]
   704a0:	mov	r3, #0
   704a4:	strb	r3, [r5, #130]	; 0x82
   704a8:	mov	r3, #0
   704ac:	str	r3, [r5, #136]	; 0x88
   704b0:	add	r1, r1, #20
   704b4:	cmp	r1, #200	; 0xc8
   704b8:	bne	7045c <fputs@plt+0x5f074>
   704bc:	ldr	r0, [r8, #60]	; 0x3c
   704c0:	ldr	r5, [fp, #-144]	; 0xffffff70
   704c4:	mov	r9, #0
   704c8:	cmp	r0, ip
   704cc:	strlt	ip, [r8, #60]	; 0x3c
   704d0:	strlt	r2, [r8, #64]	; 0x40
   704d4:	ldr	r2, [sp, #60]	; 0x3c
   704d8:	ldr	r3, [sp, #56]	; 0x38
   704dc:	mov	r0, r5
   704e0:	mov	r1, #14
   704e4:	str	r9, [sp]
   704e8:	bl	49a20 <fputs@plt+0x38638>
   704ec:	ldr	r3, [fp, #-124]	; 0xffffff84
   704f0:	cmp	sl, #0
   704f4:	beq	70538 <fputs@plt+0x5f150>
   704f8:	ldr	r0, [r5, #32]
   704fc:	ldr	r2, [r5, #24]
   70500:	sub	r1, r0, #1
   70504:	str	r1, [r2, #96]	; 0x60
   70508:	ldr	r2, [r5]
   7050c:	ldrb	r2, [r2, #69]	; 0x45
   70510:	cmp	r2, #0
   70514:	movw	r2, #35320	; 0x89f8
   70518:	movt	r2, #10
   7051c:	bne	70534 <fputs@plt+0x5f14c>
   70520:	cmp	sl, #0
   70524:	ldr	r2, [r5, #4]
   70528:	movpl	r1, sl
   7052c:	add	r1, r1, r1, lsl #2
   70530:	add	r2, r2, r1, lsl #2
   70534:	str	r0, [r2, #8]
   70538:	ldrb	r0, [r4, #41]	; 0x29
   7053c:	ldr	r2, [sp, #116]	; 0x74
   70540:	cmp	r0, #0
   70544:	mov	r0, #1
   70548:	movne	r2, r0
   7054c:	ldr	r0, [r4, #800]	; 0x320
   70550:	str	r2, [sp, #116]	; 0x74
   70554:	ldrb	r1, [r0, #37]	; 0x25
   70558:	tst	r1, #2
   7055c:	beq	70578 <fputs@plt+0x5f190>
   70560:	cmp	r3, #0
   70564:	beq	70588 <fputs@plt+0x5f1a0>
   70568:	ldr	r1, [r0, #28]
   7056c:	ldr	r3, [sp, #76]	; 0x4c
   70570:	cmp	r1, r3
   70574:	beq	70588 <fputs@plt+0x5f1a0>
   70578:	mov	sl, r5
   7057c:	mov	r0, #0
   70580:	str	r0, [sp, #76]	; 0x4c
   70584:	b	705c0 <fputs@plt+0x5f1d8>
   70588:	ldr	r1, [r0, #28]
   7058c:	ldr	r0, [sp, #64]	; 0x40
   70590:	mov	sl, r5
   70594:	ldrb	r0, [r0, #42]	; 0x2a
   70598:	tst	r0, #32
   7059c:	beq	705b0 <fputs@plt+0x5f1c8>
   705a0:	ldrb	r0, [r1, #55]	; 0x37
   705a4:	and	r0, r0, #3
   705a8:	cmp	r0, #2
   705ac:	beq	7057c <fputs@plt+0x5f194>
   705b0:	ldr	r0, [sp, #88]	; 0x58
   705b4:	str	r1, [sp, #76]	; 0x4c
   705b8:	orr	r0, r0, #4096	; 0x1000
   705bc:	str	r0, [sp, #88]	; 0x58
   705c0:	ldr	r5, [sp, #68]	; 0x44
   705c4:	mov	r0, r4
   705c8:	bl	71550 <fputs@plt+0x60168>
   705cc:	ldr	r4, [fp, #-124]	; 0xffffff84
   705d0:	ldr	r0, [r6, #12]
   705d4:	add	r4, r4, #1
   705d8:	cmp	r4, r0
   705dc:	blt	70144 <fputs@plt+0x5ed5c>
   705e0:	ldr	r1, [sp, #76]	; 0x4c
   705e4:	ldr	r0, [sp, #152]	; 0x98
   705e8:	cmp	r1, #0
   705ec:	str	r1, [r0, #792]	; 0x318
   705f0:	beq	70618 <fputs@plt+0x5f230>
   705f4:	ldr	r0, [sp, #152]	; 0x98
   705f8:	ldr	r1, [sp, #80]	; 0x50
   705fc:	str	r1, [r0, #744]	; 0x2e8
   70600:	b	70618 <fputs@plt+0x5f230>
   70604:	ldr	r0, [sp, #152]	; 0x98
   70608:	mov	r2, #0
   7060c:	mov	r1, #0
   70610:	str	r1, [sp, #116]	; 0x74
   70614:	str	r2, [r0, #792]	; 0x318
   70618:	ldr	r0, [sp, #120]	; 0x78
   7061c:	cmp	r0, #0
   70620:	beq	70638 <fputs@plt+0x5f250>
   70624:	ldr	r1, [sp, #120]	; 0x78
   70628:	mov	r0, #0
   7062c:	str	r0, [r1, #12]
   70630:	ldr	r0, [sp, #112]	; 0x70
   70634:	bl	47818 <fputs@plt+0x36430>
   70638:	ldr	r4, [fp, #-144]	; 0xffffff70
   7063c:	ldr	r1, [r4]
   70640:	ldr	r0, [r4, #32]
   70644:	ldrb	r1, [r1, #69]	; 0x45
   70648:	cmp	r1, #0
   7064c:	movw	r1, #35320	; 0x89f8
   70650:	movt	r1, #10
   70654:	bne	70670 <fputs@plt+0x5f288>
   70658:	ldr	r1, [sp, #20]
   7065c:	ldr	r2, [r4, #4]
   70660:	cmp	r1, #0
   70664:	submi	r1, r0, #1
   70668:	add	r1, r1, r1, lsl #2
   7066c:	add	r1, r2, r1, lsl #2
   70670:	str	r0, [r1, #4]
   70674:	ldr	r0, [sp, #28]
   70678:	mov	r1, #13
   7067c:	mov	r2, #0
   70680:	ldr	r3, [r0]
   70684:	mov	r0, #0
   70688:	str	r0, [sp]
   7068c:	mov	r0, r4
   70690:	bl	49a20 <fputs@plt+0x38638>
   70694:	ldr	r0, [r4, #24]
   70698:	ldr	r1, [r0, #120]	; 0x78
   7069c:	cmp	r1, #0
   706a0:	beq	706b4 <fputs@plt+0x5f2cc>
   706a4:	ldr	r3, [sp, #56]	; 0x38
   706a8:	ldr	r2, [r4, #32]
   706ac:	mvn	r3, r3
   706b0:	str	r2, [r1, r3, lsl #2]
   706b4:	ldr	r1, [r4, #32]
   706b8:	sub	r1, r1, #1
   706bc:	str	r1, [r0, #96]	; 0x60
   706c0:	ldr	r0, [fp, #-108]	; 0xffffff94
   706c4:	ldrb	r0, [r0, #43]	; 0x2b
   706c8:	cmp	r0, #2
   706cc:	bcc	706dc <fputs@plt+0x5f2f4>
   706d0:	ldr	r0, [sp, #112]	; 0x70
   706d4:	ldr	r1, [sp, #68]	; 0x44
   706d8:	bl	13dc4 <fputs@plt+0x29dc>
   706dc:	ldr	r0, [sp, #116]	; 0x74
   706e0:	ldr	ip, [fp, #-136]	; 0xffffff78
   706e4:	cmp	r0, #0
   706e8:	bne	6ee5c <fputs@plt+0x5da74>
   706ec:	ldr	r0, [fp, #-120]	; 0xffffff88
   706f0:	ldr	r1, [sp, #24]
   706f4:	bl	7ab48 <fputs@plt+0x69760>
   706f8:	b	6ee58 <fputs@plt+0x5da70>
   706fc:	mov	r0, r7
   70700:	mov	r1, #0
   70704:	bl	1438c <fputs@plt+0x2fa4>
   70708:	mov	r5, r0
   7070c:	cmp	r0, #0
   70710:	beq	6ff3c <fputs@plt+0x5eb54>
   70714:	mov	r0, r5
   70718:	mov	r1, #0
   7071c:	mov	r2, r7
   70720:	bl	1119c <memset@plt>
   70724:	ldrsh	r0, [r6, #34]	; 0x22
   70728:	str	r0, [r5]
   7072c:	ldr	r0, [sp, #84]	; 0x54
   70730:	ldrh	r0, [r0, #52]	; 0x34
   70734:	cmp	r0, #2
   70738:	bcc	7077c <fputs@plt+0x5f394>
   7073c:	ldr	r1, [sp, #84]	; 0x54
   70740:	sub	r0, r0, #1
   70744:	mov	r2, #0
   70748:	ldr	r1, [r1, #4]
   7074c:	add	r3, r1, r2, lsl #1
   70750:	mvn	r7, #0
   70754:	ldrsh	r3, [r3]
   70758:	cmp	r3, r7
   7075c:	ble	70770 <fputs@plt+0x5f388>
   70760:	add	r3, r5, r3, lsl #2
   70764:	add	r2, r2, #1
   70768:	str	r2, [r3, #4]
   7076c:	b	70774 <fputs@plt+0x5f38c>
   70770:	add	r2, r2, #1
   70774:	cmp	r2, r0
   70778:	blt	7074c <fputs@plt+0x5f364>
   7077c:	mov	r0, r4
   70780:	mvn	r1, #0
   70784:	mov	r2, r5
   70788:	mvn	r3, #14
   7078c:	b	6ff38 <fputs@plt+0x5eb50>
   70790:	ldr	r0, [sl, #32]
   70794:	ldr	r2, [fp, #-108]	; 0xffffff94
   70798:	str	r0, [r2, #44]	; 0x2c
   7079c:	b	6ce5c <fputs@plt+0x5ba74>
   707a0:	movw	r0, #4609	; 0x1201
   707a4:	str	r0, [r2, #36]	; 0x24
   707a8:	ldrb	r0, [r6, #55]	; 0x37
   707ac:	tst	r0, #32
   707b0:	bne	70840 <fputs@plt+0x5f458>
   707b4:	ldrh	r3, [r6, #52]	; 0x34
   707b8:	ldr	ip, [r9, #64]	; 0x40
   707bc:	ldr	r9, [r9, #68]	; 0x44
   707c0:	cmp	r3, #0
   707c4:	beq	70820 <fputs@plt+0x5f438>
   707c8:	ldr	r0, [r6, #4]
   707cc:	mov	sl, #0
   707d0:	mov	lr, #1
   707d4:	mov	r4, #0
   707d8:	add	r0, r0, r3, lsl #1
   707dc:	sub	r7, r0, #2
   707e0:	ldrsh	r0, [r7]
   707e4:	sub	r3, r3, #1
   707e8:	cmp	r0, #62	; 0x3e
   707ec:	bhi	70810 <fputs@plt+0x5f428>
   707f0:	lsl	r1, lr, r0
   707f4:	subs	r2, r0, #32
   707f8:	rsb	r0, r0, #32
   707fc:	lsr	r0, lr, r0
   70800:	lslpl	r0, lr, r2
   70804:	movwpl	r1, #0
   70808:	orr	sl, r1, sl
   7080c:	orr	r4, r0, r4
   70810:	sub	r7, r7, #2
   70814:	cmp	r3, #0
   70818:	bgt	707e0 <fputs@plt+0x5f3f8>
   7081c:	b	70828 <fputs@plt+0x5f440>
   70820:	mov	sl, #0
   70824:	mov	r4, #0
   70828:	bic	r0, ip, sl
   7082c:	bic	r1, r9, r4
   70830:	ldr	r2, [fp, #-144]	; 0xffffff70
   70834:	orrs	r0, r0, r1
   70838:	ldr	r1, [fp, #-108]	; 0xffffff94
   7083c:	bne	70848 <fputs@plt+0x5f460>
   70840:	movw	r0, #4673	; 0x1241
   70844:	str	r0, [r2, #36]	; 0x24
   70848:	mov	r0, #39	; 0x27
   7084c:	str	r6, [r2, #28]
   70850:	strh	r5, [r2, #24]
   70854:	strh	r5, [r2, #40]	; 0x28
   70858:	strh	r0, [r2, #20]
   7085c:	b	6d588 <fputs@plt+0x5c1a0>
   70860:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   70864:	add	fp, sp, #28
   70868:	sub	sp, sp, #60	; 0x3c
   7086c:	ldr	r4, [fp, #16]
   70870:	mov	r6, r1
   70874:	str	r2, [sp, #44]	; 0x2c
   70878:	ldr	r2, [fp, #12]
   7087c:	ldr	r8, [r0, #8]
   70880:	mov	r9, #0
   70884:	mov	r5, r3
   70888:	mov	sl, #0
   7088c:	ldr	r1, [r4, #4]
   70890:	cmp	r2, #0
   70894:	ldrbne	r9, [r2, #1]
   70898:	str	r1, [sp, #24]
   7089c:	ldrb	r1, [r4]
   708a0:	str	r1, [sp, #36]	; 0x24
   708a4:	ldr	r1, [fp, #8]
   708a8:	cmp	r1, #0
   708ac:	beq	708bc <fputs@plt+0x5f4d4>
   708b0:	ldr	sl, [r1]
   708b4:	cmp	sl, #0
   708b8:	movne	sl, r1
   708bc:	cmp	r9, #0
   708c0:	str	r0, [fp, #-36]	; 0xffffffdc
   708c4:	cmpeq	sl, #0
   708c8:	beq	7093c <fputs@plt+0x5f554>
   708cc:	ldr	r1, [sp, #44]	; 0x2c
   708d0:	ldr	r7, [r4, #8]
   708d4:	str	r6, [sp, #28]
   708d8:	ldr	r6, [r1]
   708dc:	cmp	r7, #0
   708e0:	beq	70908 <fputs@plt+0x5f520>
   708e4:	mov	r1, r0
   708e8:	mov	r4, #0
   708ec:	add	r2, r7, r6
   708f0:	ldr	r3, [r1, #76]!	; 0x4c
   708f4:	str	r4, [sp, #20]
   708f8:	ldr	r4, [fp, #16]
   708fc:	cmp	r2, r3
   70900:	bgt	70980 <fputs@plt+0x5f598>
   70904:	b	70988 <fputs@plt+0x5f5a0>
   70908:	cmp	sl, #0
   7090c:	beq	70968 <fputs@plt+0x5f580>
   70910:	ldrb	r2, [sl, #28]
   70914:	mov	r1, #1
   70918:	bic	r2, r1, r2
   7091c:	ldr	r1, [sl]
   70920:	ldr	r1, [r1]
   70924:	add	r2, r1, r2
   70928:	ldr	r1, [r0, #76]	; 0x4c
   7092c:	str	r2, [sp, #20]
   70930:	add	r3, r2, r1
   70934:	str	r3, [r0, #76]	; 0x4c
   70938:	b	70974 <fputs@plt+0x5f58c>
   7093c:	ldr	r2, [r6, #16]
   70940:	cmp	r2, #1
   70944:	blt	708cc <fputs@plt+0x5f4e4>
   70948:	ldr	r3, [fp, #20]
   7094c:	mov	r0, #1
   70950:	mov	r1, #138	; 0x8a
   70954:	str	r0, [sp]
   70958:	mov	r0, r8
   7095c:	bl	49a20 <fputs@plt+0x38638>
   70960:	ldr	r0, [fp, #-36]	; 0xffffffdc
   70964:	b	708cc <fputs@plt+0x5f4e4>
   70968:	ldr	r3, [r0, #76]	; 0x4c
   7096c:	mov	r1, #0
   70970:	str	r1, [sp, #20]
   70974:	add	r7, r3, #1
   70978:	add	r1, r0, #76	; 0x4c
   7097c:	str	r7, [r4, #8]
   70980:	add	r2, r3, r6
   70984:	str	r2, [r1]
   70988:	cmp	r5, #0
   7098c:	str	r6, [r4, #12]
   70990:	str	r7, [fp, #-32]	; 0xffffffe0
   70994:	str	sl, [sp, #40]	; 0x28
   70998:	bmi	709dc <fputs@plt+0x5f5f4>
   7099c:	ldr	sl, [sp, #36]	; 0x24
   709a0:	cmp	r6, #1
   709a4:	blt	70a1c <fputs@plt+0x5f634>
   709a8:	mov	r4, #0
   709ac:	add	r0, r7, r4
   709b0:	mov	r1, #47	; 0x2f
   709b4:	mov	r2, r5
   709b8:	mov	r3, r4
   709bc:	str	r0, [sp]
   709c0:	mov	r0, r8
   709c4:	bl	49a20 <fputs@plt+0x38638>
   709c8:	ldr	r7, [fp, #-32]	; 0xffffffe0
   709cc:	add	r4, r4, #1
   709d0:	cmp	r6, r4
   709d4:	bne	709ac <fputs@plt+0x5f5c4>
   709d8:	b	70a1c <fputs@plt+0x5f634>
   709dc:	ldr	sl, [sp, #36]	; 0x24
   709e0:	mov	r2, #1
   709e4:	sub	r1, sl, #9
   709e8:	cmp	r1, #2
   709ec:	bcc	70a04 <fputs@plt+0x5f61c>
   709f0:	cmp	sl, #3
   709f4:	beq	70a1c <fputs@plt+0x5f634>
   709f8:	ldr	r0, [fp, #-36]	; 0xffffffdc
   709fc:	cmp	sl, #13
   70a00:	movne	r2, #0
   70a04:	ldr	r1, [sp, #44]	; 0x2c
   70a08:	str	r2, [sp]
   70a0c:	mov	r2, r7
   70a10:	mov	r3, #0
   70a14:	bl	62974 <fputs@plt+0x5158c>
   70a18:	ldr	r7, [fp, #-32]	; 0xffffffe0
   70a1c:	ldr	r3, [fp, #-36]	; 0xffffffdc
   70a20:	ldr	r4, [fp, #16]
   70a24:	cmp	r9, #0
   70a28:	str	r8, [fp, #-40]	; 0xffffffd8
   70a2c:	beq	70c30 <fputs@plt+0x5f848>
   70a30:	ldr	r2, [fp, #12]
   70a34:	ldrb	r0, [r2, #1]
   70a38:	cmp	r0, #1
   70a3c:	beq	70a98 <fputs@plt+0x5f6b0>
   70a40:	cmp	r0, #2
   70a44:	bne	70aa8 <fputs@plt+0x5f6c0>
   70a48:	ldr	r4, [r3, #76]	; 0x4c
   70a4c:	mov	r5, r2
   70a50:	add	r0, r4, r6
   70a54:	str	r0, [r3, #76]	; 0x4c
   70a58:	mov	r0, r8
   70a5c:	ldr	r1, [r2, #8]
   70a60:	bl	60558 <fputs@plt+0x4f170>
   70a64:	ldr	r0, [r5, #8]
   70a68:	cmn	r0, #1
   70a6c:	bgt	70a78 <fputs@plt+0x5f690>
   70a70:	ldr	r0, [r8, #32]
   70a74:	sub	r0, r0, #1
   70a78:	ldr	r1, [r8]
   70a7c:	add	r5, r4, #1
   70a80:	ldrb	r1, [r1, #69]	; 0x45
   70a84:	cmp	r1, #0
   70a88:	beq	70ad0 <fputs@plt+0x5f6e8>
   70a8c:	movw	r2, #35320	; 0x89f8
   70a90:	movt	r2, #10
   70a94:	b	70adc <fputs@plt+0x5f6f4>
   70a98:	ldr	r1, [r2, #8]
   70a9c:	mov	r0, r8
   70aa0:	bl	60558 <fputs@plt+0x4f170>
   70aa4:	b	70ac0 <fputs@plt+0x5f6d8>
   70aa8:	ldr	r1, [r2, #4]
   70aac:	ldr	r2, [fp, #20]
   70ab0:	mov	r0, r3
   70ab4:	mov	r3, r6
   70ab8:	str	r7, [sp]
   70abc:	bl	7b284 <fputs@plt+0x69e9c>
   70ac0:	ldr	r7, [fp, #-32]	; 0xffffffe0
   70ac4:	ldr	r3, [fp, #-36]	; 0xffffffdc
   70ac8:	ldr	r9, [sp, #40]	; 0x28
   70acc:	b	70bf8 <fputs@plt+0x5f810>
   70ad0:	ldr	r1, [r8, #4]
   70ad4:	add	r0, r0, r0, lsl #2
   70ad8:	add	r2, r1, r0, lsl #2
   70adc:	ldr	r0, [fp, #-36]	; 0xffffffdc
   70ae0:	mov	r1, #1
   70ae4:	cmp	r6, #0
   70ae8:	stmib	r2, {r1, r5}
   70aec:	mov	r1, #25
   70af0:	strb	r1, [r2]
   70af4:	ble	70bcc <fputs@plt+0x5f7e4>
   70af8:	ldr	r1, [r8, #32]
   70afc:	sub	r4, r6, #1
   70b00:	mov	sl, #0
   70b04:	mov	r8, #0
   70b08:	add	r1, r1, r6
   70b0c:	str	r1, [sp, #32]
   70b10:	ldr	r1, [sp, #44]	; 0x2c
   70b14:	ldr	r1, [r1, #4]
   70b18:	ldr	r1, [r1, sl]
   70b1c:	bl	627e4 <fputs@plt+0x513fc>
   70b20:	ldr	r1, [fp, #-32]	; 0xffffffe0
   70b24:	mov	r9, r0
   70b28:	add	r0, r5, r8
   70b2c:	cmp	r8, r4
   70b30:	add	r2, r1, r8
   70b34:	bge	70b4c <fputs@plt+0x5f764>
   70b38:	ldr	r7, [fp, #-40]	; 0xffffffd8
   70b3c:	ldr	r3, [sp, #32]
   70b40:	str	r0, [sp]
   70b44:	mov	r1, #78	; 0x4e
   70b48:	b	70b5c <fputs@plt+0x5f774>
   70b4c:	ldr	r7, [fp, #-40]	; 0xffffffd8
   70b50:	ldr	r3, [fp, #20]
   70b54:	str	r0, [sp]
   70b58:	mov	r1, #79	; 0x4f
   70b5c:	mov	r0, r7
   70b60:	bl	49a20 <fputs@plt+0x38638>
   70b64:	mov	r0, r7
   70b68:	mvn	r1, #0
   70b6c:	mov	r2, r9
   70b70:	mvn	r3, #3
   70b74:	bl	1d520 <fputs@plt+0xc138>
   70b78:	ldr	r0, [r7]
   70b7c:	ldrb	r0, [r0, #69]	; 0x45
   70b80:	cmp	r0, #0
   70b84:	bne	70ba4 <fputs@plt+0x5f7bc>
   70b88:	ldr	r1, [fp, #-40]	; 0xffffffd8
   70b8c:	ldr	r0, [r1, #4]
   70b90:	ldr	r1, [r1, #32]
   70b94:	add	r1, r1, r1, lsl #2
   70b98:	add	r0, r0, r1, lsl #2
   70b9c:	mov	r1, #128	; 0x80
   70ba0:	strb	r1, [r0, #-17]	; 0xffffffef
   70ba4:	ldr	r0, [fp, #-36]	; 0xffffffdc
   70ba8:	add	r8, r8, #1
   70bac:	add	sl, sl, #20
   70bb0:	cmp	r6, r8
   70bb4:	bne	70b10 <fputs@plt+0x5f728>
   70bb8:	ldr	r8, [fp, #-40]	; 0xffffffd8
   70bbc:	ldr	r9, [sp, #40]	; 0x28
   70bc0:	ldr	r2, [fp, #-32]	; 0xffffffe0
   70bc4:	ldr	sl, [sp, #36]	; 0x24
   70bc8:	b	70bd8 <fputs@plt+0x5f7f0>
   70bcc:	ldr	r9, [sp, #40]	; 0x28
   70bd0:	ldr	r2, [fp, #-32]	; 0xffffffe0
   70bd4:	sub	r4, r6, #1
   70bd8:	mov	r0, r8
   70bdc:	mov	r1, #30
   70be0:	mov	r3, r5
   70be4:	str	r4, [sp]
   70be8:	bl	49a20 <fputs@plt+0x38638>
   70bec:	ldr	r7, [fp, #-32]	; 0xffffffe0
   70bf0:	ldr	r3, [fp, #-36]	; 0xffffffdc
   70bf4:	ldr	r4, [fp, #16]
   70bf8:	cmp	r9, #0
   70bfc:	bne	70c30 <fputs@plt+0x5f848>
   70c00:	ldr	r0, [sp, #28]
   70c04:	ldr	r2, [r0, #16]
   70c08:	cmp	r2, #1
   70c0c:	blt	70c30 <fputs@plt+0x5f848>
   70c10:	ldr	r3, [fp, #20]
   70c14:	mov	r0, #1
   70c18:	mov	r1, #138	; 0x8a
   70c1c:	str	r0, [sp]
   70c20:	mov	r0, r8
   70c24:	bl	49a20 <fputs@plt+0x38638>
   70c28:	ldr	r7, [fp, #-32]	; 0xffffffe0
   70c2c:	ldr	r3, [fp, #-36]	; 0xffffffdc
   70c30:	sub	r0, sl, #1
   70c34:	cmp	r0, #13
   70c38:	bhi	71408 <fputs@plt+0x60020>
   70c3c:	add	r1, pc, #0
   70c40:	ldr	pc, [r1, r0, lsl #2]
   70c44:	andeq	r0, r7, r4, asr #28
   70c48:	andeq	r0, r7, r8, ror #28
   70c4c:	andeq	r0, r7, r0, lsl #29
   70c50:	andeq	r1, r7, r8, lsl #8
   70c54:	andeq	r0, r7, ip, ror ip
   70c58:	andeq	r0, r7, ip, ror ip
   70c5c:	andeq	r0, r7, ip, lsr #25
   70c60:	andeq	r0, r7, ip, lsr #25
   70c64:	ldrdeq	r0, [r7], -ip
   70c68:	andeq	r0, r7, r0, lsr #29
   70c6c:	ldrdeq	r0, [r7], -r0	; <UNPREDICTABLE>
   70c70:	andeq	r0, r7, ip, ror ip
   70c74:	ldrdeq	r0, [r7], -ip
   70c78:	andeq	r0, r7, ip, ror ip
   70c7c:	ldr	sl, [sp, #20]
   70c80:	ldr	r0, [r3, #60]	; 0x3c
   70c84:	add	r1, sl, #1
   70c88:	cmp	r0, sl
   70c8c:	str	r1, [fp, #-40]	; 0xffffffd8
   70c90:	ble	70cf4 <fputs@plt+0x5f90c>
   70c94:	ldr	r9, [r3, #64]	; 0x40
   70c98:	sub	r0, r0, r1
   70c9c:	str	r0, [r3, #60]	; 0x3c
   70ca0:	add	r1, r9, r1
   70ca4:	str	r1, [r3, #64]	; 0x40
   70ca8:	b	70d04 <fputs@plt+0x5f91c>
   70cac:	ldr	r2, [r4, #16]
   70cb0:	ldrb	r0, [r3, #19]
   70cb4:	ldr	r5, [r2]
   70cb8:	cmp	r0, #0
   70cbc:	beq	70f1c <fputs@plt+0x5fb34>
   70cc0:	sub	r0, r0, #1
   70cc4:	strb	r0, [r3, #19]
   70cc8:	uxtb	r0, r0
   70ccc:	add	r0, r3, r0, lsl #2
   70cd0:	ldr	r0, [r0, #28]
   70cd4:	str	r0, [sp, #32]
   70cd8:	b	70f2c <fputs@plt+0x5fb44>
   70cdc:	ldr	r1, [sp, #40]	; 0x28
   70ce0:	cmp	r1, #0
   70ce4:	beq	71128 <fputs@plt+0x5fd40>
   70ce8:	str	r7, [sp]
   70cec:	str	r6, [sp, #4]
   70cf0:	b	70eb8 <fputs@plt+0x5fad0>
   70cf4:	ldr	r0, [r3, #76]	; 0x4c
   70cf8:	add	r1, r0, r1
   70cfc:	add	r9, r0, #1
   70d00:	str	r1, [r3, #76]	; 0x4c
   70d04:	add	r4, r9, sl
   70d08:	mov	r0, r8
   70d0c:	mov	r1, #49	; 0x31
   70d10:	mov	r2, r7
   70d14:	mov	r3, r6
   70d18:	str	r4, [sp]
   70d1c:	bl	49a20 <fputs@plt+0x38638>
   70d20:	ldr	r0, [sp, #36]	; 0x24
   70d24:	cmp	r0, #6
   70d28:	bne	70d80 <fputs@plt+0x5f998>
   70d2c:	ldr	r1, [sp, #24]
   70d30:	ldr	r0, [r8, #32]
   70d34:	str	r9, [sp]
   70d38:	add	r6, r1, #1
   70d3c:	add	r3, r0, #4
   70d40:	mov	r0, r8
   70d44:	mov	r1, #69	; 0x45
   70d48:	mov	r2, r6
   70d4c:	bl	49a20 <fputs@plt+0x38638>
   70d50:	mov	r1, r0
   70d54:	mov	r0, r8
   70d58:	mov	r2, #0
   70d5c:	mvn	r3, #13
   70d60:	mov	r7, #0
   70d64:	bl	1d520 <fputs@plt+0xc138>
   70d68:	mov	r0, r8
   70d6c:	mov	r1, #110	; 0x6e
   70d70:	mov	r2, r6
   70d74:	mov	r3, r9
   70d78:	str	r7, [sp]
   70d7c:	bl	49a20 <fputs@plt+0x38638>
   70d80:	ldr	r1, [sp, #40]	; 0x28
   70d84:	ldr	r0, [fp, #-36]	; 0xffffffdc
   70d88:	ldr	r2, [sp, #28]
   70d8c:	cmp	r1, #0
   70d90:	beq	70e20 <fputs@plt+0x5fa38>
   70d94:	ldr	r3, [fp, #-32]	; 0xffffffe0
   70d98:	mov	r7, #1
   70d9c:	stm	sp, {r3, r7, sl}
   70da0:	mov	r3, r4
   70da4:	bl	7b38c <fputs@plt+0x69fa4>
   70da8:	ldr	r5, [fp, #-36]	; 0xffffffdc
   70dac:	ldr	ip, [fp, #-40]	; 0xffffffd8
   70db0:	add	r0, r9, ip
   70db4:	mov	r1, #0
   70db8:	mov	r2, #0
   70dbc:	add	r3, r5, r2
   70dc0:	ldr	r7, [r3, #136]	; 0x88
   70dc4:	cmp	r7, r9
   70dc8:	blt	70e00 <fputs@plt+0x5fa18>
   70dcc:	cmp	r7, r0
   70dd0:	bge	70e00 <fputs@plt+0x5fa18>
   70dd4:	ldrb	r6, [r3, #130]	; 0x82
   70dd8:	cmp	r6, #0
   70ddc:	beq	70dfc <fputs@plt+0x5fa14>
   70de0:	ldrb	r6, [r5, #19]
   70de4:	cmp	r6, #7
   70de8:	addls	r4, r6, #1
   70dec:	addls	r6, r5, r6, lsl #2
   70df0:	strbls	r4, [r5, #19]
   70df4:	strls	r7, [r6, #28]
   70df8:	strb	r1, [r3, #130]	; 0x82
   70dfc:	str	r1, [r3, #136]	; 0x88
   70e00:	add	r2, r2, #20
   70e04:	cmp	r2, #200	; 0xc8
   70e08:	bne	70dbc <fputs@plt+0x5f9d4>
   70e0c:	ldr	r0, [r5, #60]	; 0x3c
   70e10:	cmp	r0, sl
   70e14:	strle	ip, [r5, #60]	; 0x3c
   70e18:	strle	r9, [r5, #64]	; 0x40
   70e1c:	b	71408 <fputs@plt+0x60020>
   70e20:	ldrb	r1, [r0, #19]
   70e24:	cmp	r1, #0
   70e28:	beq	71150 <fputs@plt+0x5fd68>
   70e2c:	sub	r1, r1, #1
   70e30:	strb	r1, [r0, #19]
   70e34:	uxtb	r1, r1
   70e38:	add	r0, r0, r1, lsl #2
   70e3c:	ldr	r4, [r0, #28]
   70e40:	b	7115c <fputs@plt+0x5fd74>
   70e44:	ldrb	r0, [r3, #19]
   70e48:	cmp	r0, #0
   70e4c:	beq	7126c <fputs@plt+0x5fe84>
   70e50:	sub	r0, r0, #1
   70e54:	strb	r0, [r3, #19]
   70e58:	uxtb	r0, r0
   70e5c:	add	r0, r3, r0, lsl #2
   70e60:	ldr	r5, [r0, #28]
   70e64:	b	71278 <fputs@plt+0x5fe90>
   70e68:	ldr	r2, [sp, #24]
   70e6c:	mov	r0, r8
   70e70:	mov	r1, #111	; 0x6f
   70e74:	mov	r3, r7
   70e78:	str	r6, [sp]
   70e7c:	b	70e98 <fputs@plt+0x5fab0>
   70e80:	ldr	r3, [sp, #24]
   70e84:	mov	r0, #0
   70e88:	mov	r1, #22
   70e8c:	mov	r2, #1
   70e90:	str	r0, [sp]
   70e94:	mov	r0, r8
   70e98:	bl	49a20 <fputs@plt+0x38638>
   70e9c:	b	71408 <fputs@plt+0x60020>
   70ea0:	ldr	r1, [sp, #40]	; 0x28
   70ea4:	cmp	r1, #0
   70ea8:	beq	71414 <fputs@plt+0x6002c>
   70eac:	mov	r0, #1
   70eb0:	str	r7, [sp]
   70eb4:	str	r0, [sp, #4]
   70eb8:	ldr	r0, [sp, #20]
   70ebc:	ldr	r2, [sp, #28]
   70ec0:	str	r0, [sp, #8]
   70ec4:	mov	r0, r3
   70ec8:	mov	r3, r7
   70ecc:	b	70f14 <fputs@plt+0x5fb2c>
   70ed0:	ldr	r0, [sp, #44]	; 0x2c
   70ed4:	ldrb	r1, [r4, #1]!
   70ed8:	ldr	r0, [r0, #4]
   70edc:	ldr	r0, [r0]
   70ee0:	bl	65710 <fputs@plt+0x54328>
   70ee4:	ldr	r1, [sp, #40]	; 0x28
   70ee8:	strb	r0, [r4]
   70eec:	cmp	r1, #0
   70ef0:	beq	712e8 <fputs@plt+0x5ff00>
   70ef4:	mov	r0, #1
   70ef8:	ldr	r3, [fp, #-32]	; 0xffffffe0
   70efc:	ldr	r2, [sp, #28]
   70f00:	str	r0, [sp, #4]
   70f04:	ldr	r0, [sp, #20]
   70f08:	str	r3, [sp]
   70f0c:	str	r0, [sp, #8]
   70f10:	ldr	r0, [fp, #-36]	; 0xffffffdc
   70f14:	bl	7b38c <fputs@plt+0x69fa4>
   70f18:	b	7143c <fputs@plt+0x60054>
   70f1c:	ldr	r0, [r3, #76]	; 0x4c
   70f20:	add	r0, r0, #1
   70f24:	str	r0, [sp, #32]
   70f28:	str	r0, [r3, #76]	; 0x4c
   70f2c:	ldr	r0, [r3, #60]	; 0x3c
   70f30:	add	r1, r5, #2
   70f34:	str	r1, [sp, #36]	; 0x24
   70f38:	cmp	r0, r1
   70f3c:	bge	70f54 <fputs@plt+0x5fb6c>
   70f40:	ldr	r0, [r3, #76]	; 0x4c
   70f44:	add	r1, r0, r1
   70f48:	add	r4, r0, #1
   70f4c:	str	r1, [r3, #76]	; 0x4c
   70f50:	b	70f68 <fputs@plt+0x5fb80>
   70f54:	ldr	r4, [r3, #64]	; 0x40
   70f58:	sub	r0, r0, r1
   70f5c:	str	r0, [r3, #60]	; 0x3c
   70f60:	add	r1, r4, r1
   70f64:	str	r1, [r3, #64]	; 0x40
   70f68:	add	r0, r4, r5
   70f6c:	cmp	sl, #8
   70f70:	mov	sl, r2
   70f74:	str	r4, [sp, #44]	; 0x2c
   70f78:	add	r9, r0, #1
   70f7c:	str	r0, [sp, #20]
   70f80:	bne	7101c <fputs@plt+0x5fc34>
   70f84:	ldr	r0, [sp, #24]
   70f88:	mov	r1, #69	; 0x45
   70f8c:	mov	r3, #0
   70f90:	str	r7, [sp]
   70f94:	add	r4, r0, #1
   70f98:	mov	r0, r8
   70f9c:	mov	r2, r4
   70fa0:	bl	49a20 <fputs@plt+0x38638>
   70fa4:	mov	r1, r0
   70fa8:	mov	r0, r8
   70fac:	mov	r2, r6
   70fb0:	mvn	r3, #13
   70fb4:	str	r1, [sp, #16]
   70fb8:	bl	1d520 <fputs@plt+0xc138>
   70fbc:	mov	r0, r8
   70fc0:	mov	r1, #49	; 0x31
   70fc4:	mov	r2, r7
   70fc8:	mov	r3, r6
   70fcc:	str	r9, [sp]
   70fd0:	bl	49a20 <fputs@plt+0x38638>
   70fd4:	mov	r0, #0
   70fd8:	mov	r1, #110	; 0x6e
   70fdc:	mov	r2, r4
   70fe0:	mov	r3, r9
   70fe4:	str	r0, [sp]
   70fe8:	mov	r0, r8
   70fec:	bl	49a20 <fputs@plt+0x38638>
   70ff0:	ldr	r0, [r8]
   70ff4:	ldrb	r0, [r0, #69]	; 0x45
   70ff8:	cmp	r0, #0
   70ffc:	bne	7103c <fputs@plt+0x5fc54>
   71000:	ldr	r1, [r8, #32]
   71004:	ldr	r0, [r8, #4]
   71008:	add	r1, r1, r1, lsl #2
   7100c:	add	r0, r0, r1, lsl #2
   71010:	mov	r1, #16
   71014:	strb	r1, [r0, #-17]	; 0xffffffef
   71018:	b	7103c <fputs@plt+0x5fc54>
   7101c:	mov	r0, r8
   71020:	mov	r1, #49	; 0x31
   71024:	mov	r2, r7
   71028:	mov	r3, r6
   7102c:	str	r9, [sp]
   71030:	bl	49a20 <fputs@plt+0x38638>
   71034:	mov	r0, #0
   71038:	str	r0, [sp, #16]
   7103c:	ldr	r8, [fp, #-40]	; 0xffffffd8
   71040:	cmp	r5, #1
   71044:	blt	71090 <fputs@plt+0x5fca8>
   71048:	ldr	r0, [fp, #-32]	; 0xffffffe0
   7104c:	ldr	r4, [sp, #44]	; 0x2c
   71050:	mov	r7, #16
   71054:	mov	r9, #0
   71058:	sub	r6, r0, #1
   7105c:	ldr	r0, [sl, #4]
   71060:	mov	r1, #31
   71064:	mov	r3, r4
   71068:	add	r0, r0, r7
   7106c:	ldrh	r0, [r0]
   71070:	str	r9, [sp]
   71074:	add	r2, r6, r0
   71078:	mov	r0, r8
   7107c:	bl	49a20 <fputs@plt+0x38638>
   71080:	add	r4, r4, #1
   71084:	add	r7, r7, #20
   71088:	subs	r5, r5, #1
   7108c:	bne	7105c <fputs@plt+0x5fc74>
   71090:	ldr	r5, [sp, #24]
   71094:	ldr	r3, [sp, #20]
   71098:	mov	r4, #0
   7109c:	mov	r0, r8
   710a0:	mov	r1, #73	; 0x49
   710a4:	str	r4, [sp]
   710a8:	mov	r2, r5
   710ac:	bl	49a20 <fputs@plt+0x38638>
   710b0:	ldr	r9, [sp, #44]	; 0x2c
   710b4:	ldr	sl, [sp, #36]	; 0x24
   710b8:	ldr	r6, [sp, #32]
   710bc:	mov	r0, r8
   710c0:	mov	r1, #49	; 0x31
   710c4:	mov	r2, r9
   710c8:	mov	r3, sl
   710cc:	str	r6, [sp]
   710d0:	bl	49a20 <fputs@plt+0x38638>
   710d4:	mov	r0, r8
   710d8:	mov	r1, #110	; 0x6e
   710dc:	mov	r2, r5
   710e0:	mov	r3, r6
   710e4:	str	r4, [sp]
   710e8:	bl	49a20 <fputs@plt+0x38638>
   710ec:	ldr	r3, [sp, #16]
   710f0:	ldr	r4, [fp, #-36]	; 0xffffffdc
   710f4:	cmp	r3, #0
   710f8:	beq	71224 <fputs@plt+0x5fe3c>
   710fc:	ldr	r0, [r8, #32]
   71100:	ldr	r2, [r8, #24]
   71104:	sub	r1, r0, #1
   71108:	str	r1, [r2, #96]	; 0x60
   7110c:	ldr	r2, [r8]
   71110:	ldrb	r2, [r2, #69]	; 0x45
   71114:	cmp	r2, #0
   71118:	beq	7120c <fputs@plt+0x5fe24>
   7111c:	movw	r1, #35320	; 0x89f8
   71120:	movt	r1, #10
   71124:	b	71220 <fputs@plt+0x5fe38>
   71128:	cmp	sl, #13
   7112c:	bne	71314 <fputs@plt+0x5ff2c>
   71130:	ldr	r2, [r4, #4]
   71134:	mov	r0, #0
   71138:	mov	r1, #18
   7113c:	mov	r3, #0
   71140:	str	r0, [sp]
   71144:	mov	r0, r8
   71148:	bl	49a20 <fputs@plt+0x38638>
   7114c:	b	71414 <fputs@plt+0x6002c>
   71150:	ldr	r1, [r0, #76]	; 0x4c
   71154:	add	r4, r1, #1
   71158:	str	r4, [r0, #76]	; 0x4c
   7115c:	ldr	r5, [sp, #24]
   71160:	mov	r0, #0
   71164:	mov	r1, #74	; 0x4a
   71168:	mov	r3, r4
   7116c:	str	r0, [sp]
   71170:	mov	r0, r8
   71174:	mov	r2, r5
   71178:	bl	49a20 <fputs@plt+0x38638>
   7117c:	mov	r0, r8
   71180:	mov	r1, #75	; 0x4b
   71184:	mov	r2, r5
   71188:	mov	r3, r9
   7118c:	str	r4, [sp]
   71190:	bl	49a20 <fputs@plt+0x38638>
   71194:	ldr	r0, [r8]
   71198:	ldrb	r0, [r0, #69]	; 0x45
   7119c:	cmp	r0, #0
   711a0:	bne	711bc <fputs@plt+0x5fdd4>
   711a4:	ldr	r1, [r8, #32]
   711a8:	ldr	r0, [r8, #4]
   711ac:	add	r1, r1, r1, lsl #2
   711b0:	add	r0, r0, r1, lsl #2
   711b4:	mov	r1, #8
   711b8:	strb	r1, [r0, #-17]	; 0xffffffef
   711bc:	ldr	r5, [fp, #-36]	; 0xffffffdc
   711c0:	ldr	ip, [fp, #-40]	; 0xffffffd8
   711c4:	cmp	r4, #0
   711c8:	beq	70db0 <fputs@plt+0x5f9c8>
   711cc:	ldrb	r0, [r5, #19]
   711d0:	cmp	r0, #7
   711d4:	bhi	70db0 <fputs@plt+0x5f9c8>
   711d8:	mov	r1, #0
   711dc:	add	r2, r5, r1
   711e0:	ldr	r3, [r2, #136]	; 0x88
   711e4:	cmp	r3, r4
   711e8:	beq	71444 <fputs@plt+0x6005c>
   711ec:	add	r1, r1, #20
   711f0:	cmp	r1, #200	; 0xc8
   711f4:	bne	711dc <fputs@plt+0x5fdf4>
   711f8:	add	r1, r0, #1
   711fc:	add	r0, r5, r0, lsl #2
   71200:	strb	r1, [r5, #19]
   71204:	str	r4, [r0, #28]
   71208:	b	70db0 <fputs@plt+0x5f9c8>
   7120c:	cmp	r3, #0
   71210:	ldr	r2, [r8, #4]
   71214:	movpl	r1, r3
   71218:	add	r1, r1, r1, lsl #2
   7121c:	add	r1, r2, r1, lsl #2
   71220:	str	r0, [r1, #8]
   71224:	cmp	r6, #0
   71228:	beq	7139c <fputs@plt+0x5ffb4>
   7122c:	ldrb	r0, [r4, #19]
   71230:	cmp	r0, #7
   71234:	bhi	7139c <fputs@plt+0x5ffb4>
   71238:	mov	r1, #0
   7123c:	add	r2, r4, r1
   71240:	ldr	r3, [r2, #136]	; 0x88
   71244:	cmp	r3, r6
   71248:	beq	71394 <fputs@plt+0x5ffac>
   7124c:	add	r1, r1, #20
   71250:	cmp	r1, #200	; 0xc8
   71254:	bne	7123c <fputs@plt+0x5fe54>
   71258:	add	r1, r0, #1
   7125c:	add	r0, r4, r0, lsl #2
   71260:	strb	r1, [r4, #19]
   71264:	str	r6, [r0, #28]
   71268:	b	7139c <fputs@plt+0x5ffb4>
   7126c:	ldr	r0, [r3, #76]	; 0x4c
   71270:	add	r5, r0, #1
   71274:	str	r5, [r3, #76]	; 0x4c
   71278:	mov	r0, r8
   7127c:	mov	r1, #49	; 0x31
   71280:	mov	r2, r7
   71284:	mov	r3, r6
   71288:	str	r5, [sp]
   7128c:	bl	49a20 <fputs@plt+0x38638>
   71290:	ldr	r2, [sp, #24]
   71294:	mov	r0, #0
   71298:	mov	r1, #110	; 0x6e
   7129c:	mov	r3, r5
   712a0:	str	r0, [sp]
   712a4:	mov	r0, r8
   712a8:	bl	49a20 <fputs@plt+0x38638>
   712ac:	ldr	r7, [fp, #-36]	; 0xffffffdc
   712b0:	cmp	r5, #0
   712b4:	beq	71408 <fputs@plt+0x60020>
   712b8:	ldrb	r0, [r7, #19]
   712bc:	cmp	r0, #7
   712c0:	bhi	71408 <fputs@plt+0x60020>
   712c4:	mov	r1, #0
   712c8:	add	r2, r7, r1
   712cc:	ldr	r3, [r2, #136]	; 0x88
   712d0:	cmp	r3, r5
   712d4:	beq	71544 <fputs@plt+0x6015c>
   712d8:	add	r1, r1, #20
   712dc:	cmp	r1, #200	; 0xc8
   712e0:	bne	712c8 <fputs@plt+0x5fee0>
   712e4:	b	71530 <fputs@plt+0x60148>
   712e8:	ldr	r1, [fp, #-36]	; 0xffffffdc
   712ec:	ldr	r2, [fp, #-32]	; 0xffffffe0
   712f0:	ldrb	r0, [r1, #19]
   712f4:	cmp	r0, #0
   712f8:	beq	71450 <fputs@plt+0x60068>
   712fc:	sub	r0, r0, #1
   71300:	strb	r0, [r1, #19]
   71304:	uxtb	r0, r0
   71308:	add	r0, r1, r0, lsl #2
   7130c:	ldr	r5, [r0, #28]
   71310:	b	7145c <fputs@plt+0x60074>
   71314:	mov	r9, #0
   71318:	mov	r0, r8
   7131c:	mov	r1, #33	; 0x21
   71320:	mov	r2, r7
   71324:	mov	r3, r6
   71328:	str	r9, [sp]
   7132c:	bl	49a20 <fputs@plt+0x38638>
   71330:	ldr	r4, [fp, #-32]	; 0xffffffe0
   71334:	ldr	r5, [fp, #-36]	; 0xffffffdc
   71338:	mov	r1, #0
   7133c:	add	r0, r4, r6
   71340:	add	r2, r5, r1
   71344:	ldr	r3, [r2, #136]	; 0x88
   71348:	cmp	r3, r4
   7134c:	blt	71384 <fputs@plt+0x5ff9c>
   71350:	cmp	r3, r0
   71354:	bge	71384 <fputs@plt+0x5ff9c>
   71358:	ldrb	r7, [r2, #130]	; 0x82
   7135c:	cmp	r7, #0
   71360:	beq	71380 <fputs@plt+0x5ff98>
   71364:	ldrb	r7, [r5, #19]
   71368:	cmp	r7, #7
   7136c:	addls	r6, r7, #1
   71370:	addls	r7, r5, r7, lsl #2
   71374:	strbls	r6, [r5, #19]
   71378:	strls	r3, [r7, #28]
   7137c:	strb	r9, [r2, #130]	; 0x82
   71380:	str	r9, [r2, #136]	; 0x88
   71384:	add	r1, r1, #20
   71388:	cmp	r1, #200	; 0xc8
   7138c:	bne	71340 <fputs@plt+0x5ff58>
   71390:	b	71408 <fputs@plt+0x60020>
   71394:	mov	r0, #1
   71398:	strb	r0, [r2, #130]	; 0x82
   7139c:	add	r0, r9, sl
   713a0:	mov	r1, #0
   713a4:	mov	r2, #0
   713a8:	add	r3, r4, r2
   713ac:	ldr	r7, [r3, #136]	; 0x88
   713b0:	cmp	r7, r9
   713b4:	blt	713ec <fputs@plt+0x60004>
   713b8:	cmp	r7, r0
   713bc:	bge	713ec <fputs@plt+0x60004>
   713c0:	ldrb	r6, [r3, #130]	; 0x82
   713c4:	cmp	r6, #0
   713c8:	beq	713e8 <fputs@plt+0x60000>
   713cc:	ldrb	r6, [r4, #19]
   713d0:	cmp	r6, #7
   713d4:	addls	r5, r6, #1
   713d8:	addls	r6, r4, r6, lsl #2
   713dc:	strbls	r5, [r4, #19]
   713e0:	strls	r7, [r6, #28]
   713e4:	strb	r1, [r3, #130]	; 0x82
   713e8:	str	r1, [r3, #136]	; 0x88
   713ec:	add	r2, r2, #20
   713f0:	cmp	r2, #200	; 0xc8
   713f4:	bne	713a8 <fputs@plt+0x5ffc0>
   713f8:	ldr	r0, [r4, #60]	; 0x3c
   713fc:	cmp	r0, sl
   71400:	strlt	sl, [r4, #60]	; 0x3c
   71404:	strlt	r9, [r4, #64]	; 0x40
   71408:	ldr	r0, [sp, #40]	; 0x28
   7140c:	cmp	r0, #0
   71410:	bne	7143c <fputs@plt+0x60054>
   71414:	ldr	r0, [sp, #28]
   71418:	ldr	r2, [r0, #12]
   7141c:	cmp	r2, #0
   71420:	beq	7143c <fputs@plt+0x60054>
   71424:	ldr	r3, [fp, #24]
   71428:	mov	r0, #0
   7142c:	mov	r1, #141	; 0x8d
   71430:	str	r0, [sp]
   71434:	mov	r0, r8
   71438:	bl	49a20 <fputs@plt+0x38638>
   7143c:	sub	sp, fp, #28
   71440:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   71444:	mov	r0, #1
   71448:	strb	r0, [r2, #130]	; 0x82
   7144c:	b	70db0 <fputs@plt+0x5f9c8>
   71450:	ldr	r0, [r1, #76]	; 0x4c
   71454:	add	r5, r0, #1
   71458:	str	r5, [r1, #76]	; 0x4c
   7145c:	mov	r0, r8
   71460:	mov	r1, #49	; 0x31
   71464:	mov	r3, #1
   71468:	str	r5, [sp]
   7146c:	bl	49a20 <fputs@plt+0x38638>
   71470:	mov	r1, r0
   71474:	mov	r0, r8
   71478:	mov	r2, r4
   7147c:	mov	r3, #1
   71480:	bl	1d520 <fputs@plt+0xc138>
   71484:	ldr	r4, [fp, #-32]	; 0xffffffe0
   71488:	ldr	r6, [fp, #-36]	; 0xffffffdc
   7148c:	mov	r0, #0
   71490:	mov	r1, #0
   71494:	add	r2, r6, r1
   71498:	ldr	r3, [r2, #136]	; 0x88
   7149c:	cmp	r3, r4
   714a0:	bne	714d0 <fputs@plt+0x600e8>
   714a4:	ldrb	r3, [r2, #130]	; 0x82
   714a8:	cmp	r3, #0
   714ac:	beq	714cc <fputs@plt+0x600e4>
   714b0:	ldrb	r3, [r6, #19]
   714b4:	cmp	r3, #7
   714b8:	addls	r7, r3, #1
   714bc:	addls	r3, r6, r3, lsl #2
   714c0:	strbls	r7, [r6, #19]
   714c4:	strls	r4, [r3, #28]
   714c8:	strb	r0, [r2, #130]	; 0x82
   714cc:	str	r0, [r2, #136]	; 0x88
   714d0:	add	r1, r1, #20
   714d4:	cmp	r1, #200	; 0xc8
   714d8:	bne	71494 <fputs@plt+0x600ac>
   714dc:	ldr	r2, [sp, #24]
   714e0:	mov	r0, #0
   714e4:	mov	r1, #110	; 0x6e
   714e8:	mov	r3, r5
   714ec:	str	r0, [sp]
   714f0:	mov	r0, r8
   714f4:	bl	49a20 <fputs@plt+0x38638>
   714f8:	ldr	r7, [fp, #-36]	; 0xffffffdc
   714fc:	cmp	r5, #0
   71500:	beq	71408 <fputs@plt+0x60020>
   71504:	ldrb	r0, [r7, #19]
   71508:	cmp	r0, #7
   7150c:	bhi	71408 <fputs@plt+0x60020>
   71510:	mov	r1, #0
   71514:	add	r2, r7, r1
   71518:	ldr	r3, [r2, #136]	; 0x88
   7151c:	cmp	r3, r5
   71520:	beq	71544 <fputs@plt+0x6015c>
   71524:	add	r1, r1, #20
   71528:	cmp	r1, #200	; 0xc8
   7152c:	bne	71514 <fputs@plt+0x6012c>
   71530:	add	r1, r0, #1
   71534:	add	r0, r7, r0, lsl #2
   71538:	strb	r1, [r7, #19]
   7153c:	str	r5, [r0, #28]
   71540:	b	71408 <fputs@plt+0x60020>
   71544:	mov	r0, #1
   71548:	strb	r0, [r2, #130]	; 0x82
   7154c:	b	71408 <fputs@plt+0x60020>
   71550:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   71554:	add	fp, sp, #28
   71558:	sub	sp, sp, #36	; 0x24
   7155c:	ldr	r4, [r0]
   71560:	ldr	r1, [r0, #4]
   71564:	mov	r5, #0
   71568:	str	r1, [sp, #16]
   7156c:	ldr	r1, [r4]
   71570:	ldr	sl, [r4, #8]
   71574:	str	r1, [sp, #8]
   71578:	mov	r1, #0
   7157c:	add	r2, r4, r1
   71580:	ldr	r3, [r2, #136]	; 0x88
   71584:	cmp	r3, #0
   71588:	beq	715b8 <fputs@plt+0x601d0>
   7158c:	ldrb	r7, [r2, #130]	; 0x82
   71590:	cmp	r7, #0
   71594:	beq	715b4 <fputs@plt+0x601cc>
   71598:	ldrb	r7, [r4, #19]
   7159c:	cmp	r7, #7
   715a0:	addls	r6, r7, #1
   715a4:	addls	r7, r4, r7, lsl #2
   715a8:	strbls	r6, [r4, #19]
   715ac:	strls	r3, [r7, #28]
   715b0:	strb	r5, [r2, #130]	; 0x82
   715b4:	str	r5, [r2, #136]	; 0x88
   715b8:	add	r1, r1, #20
   715bc:	cmp	r1, #200	; 0xc8
   715c0:	bne	7157c <fputs@plt+0x60194>
   715c4:	str	r4, [sp, #12]
   715c8:	ldrb	r4, [r0, #43]	; 0x2b
   715cc:	str	r0, [sp, #32]
   715d0:	cmp	r4, #0
   715d4:	beq	719a8 <fputs@plt+0x605c0>
   715d8:	movw	r9, #35320	; 0x89f8
   715dc:	movt	r9, #10
   715e0:	ldr	r1, [sp, #32]
   715e4:	sub	r4, r4, #1
   715e8:	add	r0, r4, r4, lsl #2
   715ec:	add	r8, r1, r0, lsl #4
   715f0:	ldr	r0, [sl, #24]
   715f4:	ldr	r5, [r8, #800]	; 0x320
   715f8:	ldr	r1, [r0, #120]	; 0x78
   715fc:	cmp	r1, #0
   71600:	beq	71614 <fputs@plt+0x6022c>
   71604:	ldr	r2, [r8, #760]	; 0x2f8
   71608:	ldr	r3, [sl, #32]
   7160c:	mvn	r2, r2
   71610:	str	r3, [r1, r2, lsl #2]
   71614:	ldr	r1, [sl, #32]
   71618:	str	r4, [sp, #28]
   7161c:	sub	r1, r1, #1
   71620:	str	r1, [r0, #96]	; 0x60
   71624:	mov	r0, r8
   71628:	ldrb	r1, [r0, #781]!	; 0x30d
   7162c:	str	r0, [sp, #20]
   71630:	cmp	r1, #160	; 0xa0
   71634:	beq	71678 <fputs@plt+0x60290>
   71638:	ldrb	r0, [r8, #782]	; 0x30e
   7163c:	ldr	r2, [r8, #784]	; 0x310
   71640:	ldr	r3, [r8, #788]	; 0x314
   71644:	str	r0, [sp]
   71648:	mov	r0, sl
   7164c:	bl	49a20 <fputs@plt+0x38638>
   71650:	ldr	r0, [sl]
   71654:	ldrb	r0, [r0, #69]	; 0x45
   71658:	cmp	r0, #0
   7165c:	bne	71678 <fputs@plt+0x60290>
   71660:	ldr	r1, [sl, #32]
   71664:	ldr	r0, [sl, #4]
   71668:	add	r1, r1, r1, lsl #2
   7166c:	add	r0, r0, r1, lsl #2
   71670:	ldrb	r1, [r8, #783]	; 0x30f
   71674:	strb	r1, [r0, #-17]	; 0xffffffef
   71678:	ldrb	r0, [r5, #37]	; 0x25
   7167c:	str	r5, [sp, #24]
   71680:	tst	r0, #8
   71684:	beq	71780 <fputs@plt+0x60398>
   71688:	mov	r2, r8
   7168c:	ldr	r0, [r2, #792]!	; 0x318
   71690:	cmp	r0, #1
   71694:	blt	71780 <fputs@plt+0x60398>
   71698:	ldr	r1, [sl, #24]
   7169c:	ldr	r0, [r1, #120]	; 0x78
   716a0:	cmp	r0, #0
   716a4:	beq	716b8 <fputs@plt+0x602d0>
   716a8:	ldr	r3, [r8, #752]	; 0x2f0
   716ac:	ldr	r7, [sl, #32]
   716b0:	mvn	r3, r3
   716b4:	str	r7, [r0, r3, lsl #2]
   716b8:	ldr	r0, [sl, #32]
   716bc:	sub	r3, r0, #1
   716c0:	str	r3, [r1, #96]	; 0x60
   716c4:	ldr	r7, [r2]
   716c8:	cmp	r7, #1
   716cc:	blt	71780 <fputs@plt+0x60398>
   716d0:	ldr	r2, [r8, #796]	; 0x31c
   716d4:	add	r3, r7, r7, lsl #1
   716d8:	add	r2, r2, r3, lsl #2
   716dc:	sub	r5, r2, #4
   716e0:	ldr	r2, [sl]
   716e4:	ldrb	r2, [r2, #69]	; 0x45
   716e8:	ldr	r3, [r5, #-4]
   716ec:	sub	r4, r0, #1
   716f0:	tst	r2, #255	; 0xff
   716f4:	str	r4, [r1, #96]	; 0x60
   716f8:	mov	r1, r9
   716fc:	bne	71714 <fputs@plt+0x6032c>
   71700:	adds	r1, r3, #1
   71704:	ldr	r2, [sl, #4]
   71708:	movmi	r1, r4
   7170c:	add	r1, r1, r1, lsl #2
   71710:	add	r1, r2, r1, lsl #2
   71714:	str	r0, [r1, #8]
   71718:	mov	r0, #0
   7171c:	ldr	r2, [r5, #-8]
   71720:	ldrb	r1, [r5]
   71724:	str	r0, [sp]
   71728:	mov	r0, sl
   7172c:	bl	49a20 <fputs@plt+0x38638>
   71730:	ldr	r0, [sl, #32]
   71734:	ldr	r1, [sl, #24]
   71738:	ldr	r3, [r5, #-4]
   7173c:	mov	r6, r9
   71740:	sub	r4, r0, #1
   71744:	str	r4, [r1, #96]	; 0x60
   71748:	ldr	r2, [sl]
   7174c:	ldrb	r2, [r2, #69]	; 0x45
   71750:	cmp	r2, #0
   71754:	bne	7176c <fputs@plt+0x60384>
   71758:	subs	r3, r3, #1
   7175c:	ldr	r6, [sl, #4]
   71760:	movlt	r3, r4
   71764:	add	r3, r3, r3, lsl #2
   71768:	add	r6, r6, r3, lsl #2
   7176c:	sub	r7, r7, #1
   71770:	sub	r5, r5, #12
   71774:	str	r0, [r6, #8]
   71778:	cmp	r7, #0
   7177c:	bgt	716e8 <fputs@plt+0x60300>
   71780:	ldr	r1, [sl, #24]
   71784:	ldr	r0, [r1, #120]	; 0x78
   71788:	cmp	r0, #0
   7178c:	beq	717a0 <fputs@plt+0x603b8>
   71790:	ldr	r2, [r8, #748]	; 0x2ec
   71794:	ldr	r3, [sl, #32]
   71798:	mvn	r2, r2
   7179c:	str	r3, [r0, r2, lsl #2]
   717a0:	ldr	r0, [sl, #32]
   717a4:	mov	r5, r8
   717a8:	ldr	r4, [sp, #28]
   717ac:	sub	r2, r0, #1
   717b0:	str	r2, [r1, #96]	; 0x60
   717b4:	ldr	r3, [r5, #756]!	; 0x2f4
   717b8:	cmp	r3, #0
   717bc:	beq	71840 <fputs@plt+0x60458>
   717c0:	mov	r0, #0
   717c4:	mov	r1, #13
   717c8:	mov	r2, #0
   717cc:	str	r0, [sp]
   717d0:	mov	r0, sl
   717d4:	bl	49a20 <fputs@plt+0x38638>
   717d8:	ldr	r0, [sl, #32]
   717dc:	ldr	r2, [sl, #24]
   717e0:	ldr	r6, [r5]
   717e4:	sub	r1, r0, #1
   717e8:	str	r1, [r2, #96]	; 0x60
   717ec:	ldr	r7, [sl]
   717f0:	ldrb	r7, [r7, #69]	; 0x45
   717f4:	cmp	r7, #0
   717f8:	beq	7180c <fputs@plt+0x60424>
   717fc:	str	r0, [r9, #8]
   71800:	str	r1, [r2, #96]	; 0x60
   71804:	mov	r1, r9
   71808:	b	7183c <fputs@plt+0x60454>
   7180c:	cmp	r6, #0
   71810:	ldr	r7, [sl, #4]
   71814:	mov	r3, r6
   71818:	movmi	r3, r1
   7181c:	add	r3, r3, r3, lsl #2
   71820:	add	r3, r7, r3, lsl #2
   71824:	str	r0, [r3, #8]
   71828:	str	r1, [r2, #96]	; 0x60
   7182c:	subs	r2, r6, #2
   71830:	movmi	r2, r1
   71834:	add	r1, r2, r2, lsl #2
   71838:	add	r1, r7, r1, lsl #2
   7183c:	str	r0, [r1, #8]
   71840:	ldr	r3, [r8, #776]	; 0x308
   71844:	ldr	r5, [sp, #24]
   71848:	cmp	r3, #0
   7184c:	beq	718a0 <fputs@plt+0x604b8>
   71850:	ldr	r1, [sl]
   71854:	ldrb	r1, [r1, #69]	; 0x45
   71858:	cmp	r1, #0
   7185c:	mov	r1, r9
   71860:	bne	7187c <fputs@plt+0x60494>
   71864:	cmp	r3, #1
   71868:	ldr	r1, [sl, #4]
   7186c:	movge	r0, r3
   71870:	add	r0, r0, r0, lsl #2
   71874:	add	r0, r1, r0, lsl #2
   71878:	sub	r1, r0, #20
   7187c:	ldr	r0, [r1, #4]
   71880:	ldr	r2, [r8, #772]	; 0x304
   71884:	mov	r1, #0
   71888:	str	r1, [sp]
   7188c:	mov	r1, #141	; 0x8d
   71890:	cmp	r0, #0
   71894:	mov	r0, sl
   71898:	movweq	r1, #142	; 0x8e
   7189c:	bl	49a20 <fputs@plt+0x38638>
   718a0:	ldr	r2, [r8, #736]	; 0x2e0
   718a4:	cmp	r2, #0
   718a8:	beq	719a0 <fputs@plt+0x605b8>
   718ac:	mov	r0, #0
   718b0:	mov	r1, #138	; 0x8a
   718b4:	mov	r3, #0
   718b8:	str	r0, [sp]
   718bc:	mov	r0, sl
   718c0:	bl	49a20 <fputs@plt+0x38638>
   718c4:	mov	r7, r0
   718c8:	ldr	r0, [r5, #36]	; 0x24
   718cc:	tst	r0, #64	; 0x40
   718d0:	bne	71900 <fputs@plt+0x60518>
   718d4:	ldr	r1, [sp, #16]
   718d8:	add	r0, r4, r4, lsl #3
   718dc:	mov	r3, #0
   718e0:	add	r0, r1, r0, lsl #3
   718e4:	mov	r1, #104	; 0x68
   718e8:	ldr	r2, [r0, #52]	; 0x34
   718ec:	mov	r0, #0
   718f0:	str	r0, [sp]
   718f4:	mov	r0, sl
   718f8:	bl	49a20 <fputs@plt+0x38638>
   718fc:	ldr	r0, [r5, #36]	; 0x24
   71900:	tst	r0, #512	; 0x200
   71904:	beq	71924 <fputs@plt+0x6053c>
   71908:	ldr	r2, [r8, #744]	; 0x2e8
   7190c:	mov	r0, #0
   71910:	mov	r1, #104	; 0x68
   71914:	mov	r3, #0
   71918:	str	r0, [sp]
   7191c:	mov	r0, sl
   71920:	bl	49a20 <fputs@plt+0x38638>
   71924:	ldr	r0, [sp, #20]
   71928:	ldrb	r0, [r0]
   7192c:	cmp	r0, #15
   71930:	bne	71948 <fputs@plt+0x60560>
   71934:	ldr	r3, [r8, #764]	; 0x2fc
   71938:	ldr	r2, [r8, #784]	; 0x310
   7193c:	mov	r0, #0
   71940:	mov	r1, #14
   71944:	b	71958 <fputs@plt+0x60570>
   71948:	ldr	r3, [r8, #764]	; 0x2fc
   7194c:	mov	r0, #0
   71950:	mov	r1, #13
   71954:	mov	r2, #0
   71958:	str	r0, [sp]
   7195c:	mov	r0, sl
   71960:	bl	49a20 <fputs@plt+0x38638>
   71964:	ldr	r0, [sl, #32]
   71968:	ldr	r2, [sl, #24]
   7196c:	sub	r1, r0, #1
   71970:	str	r1, [r2, #96]	; 0x60
   71974:	ldr	r2, [sl]
   71978:	ldrb	r2, [r2, #69]	; 0x45
   7197c:	cmp	r2, #0
   71980:	mov	r2, r9
   71984:	bne	7199c <fputs@plt+0x605b4>
   71988:	cmp	r7, #0
   7198c:	ldr	r2, [sl, #4]
   71990:	movpl	r1, r7
   71994:	add	r1, r1, r1, lsl #2
   71998:	add	r2, r2, r1, lsl #2
   7199c:	str	r0, [r2, #8]
   719a0:	cmp	r4, #0
   719a4:	bgt	715e0 <fputs@plt+0x601f8>
   719a8:	ldr	r0, [sl, #24]
   719ac:	ldr	r6, [sp, #32]
   719b0:	ldr	r1, [r0, #120]	; 0x78
   719b4:	cmp	r1, #0
   719b8:	beq	719cc <fputs@plt+0x605e4>
   719bc:	ldr	r3, [r6, #52]	; 0x34
   719c0:	ldr	r2, [sl, #32]
   719c4:	mvn	r3, r3
   719c8:	str	r2, [r1, r3, lsl #2]
   719cc:	ldr	r1, [sl, #32]
   719d0:	sub	r1, r1, #1
   719d4:	str	r1, [r0, #96]	; 0x60
   719d8:	ldr	r1, [sp, #12]
   719dc:	ldrb	r0, [r6, #43]	; 0x2b
   719e0:	cmp	r0, #0
   719e4:	beq	71c88 <fputs@plt+0x608a0>
   719e8:	add	r4, r6, #736	; 0x2e0
   719ec:	mov	r5, #0
   719f0:	ldrb	r0, [r4, #44]	; 0x2c
   719f4:	ldr	r1, [sp, #16]
   719f8:	ldr	r9, [r4, #64]	; 0x40
   719fc:	add	r0, r0, r0, lsl #3
   71a00:	add	r0, r1, r0, lsl #3
   71a04:	ldrb	r1, [r0, #45]	; 0x2d
   71a08:	ldr	r7, [r0, #24]
   71a0c:	tst	r1, #16
   71a10:	beq	71a24 <fputs@plt+0x6063c>
   71a14:	ldr	r1, [sp, #8]
   71a18:	ldrb	r1, [r1, #69]	; 0x45
   71a1c:	cmp	r1, #0
   71a20:	beq	71c50 <fputs@plt+0x60868>
   71a24:	ldrb	r1, [r7, #42]	; 0x2a
   71a28:	tst	r1, #2
   71a2c:	bne	71aac <fputs@plt+0x606c4>
   71a30:	ldr	r1, [r7, #12]
   71a34:	cmp	r1, #0
   71a38:	bne	71aac <fputs@plt+0x606c4>
   71a3c:	ldrb	r1, [r6, #36]	; 0x24
   71a40:	tst	r1, #16
   71a44:	bne	71aac <fputs@plt+0x606c4>
   71a48:	ldrb	r1, [r6, #40]	; 0x28
   71a4c:	ldr	r8, [r9, #36]	; 0x24
   71a50:	cmp	r1, #0
   71a54:	andseq	r1, r8, #64	; 0x40
   71a58:	bne	71a78 <fputs@plt+0x60690>
   71a5c:	ldr	r2, [r0, #52]	; 0x34
   71a60:	mov	r0, #0
   71a64:	mov	r1, #61	; 0x3d
   71a68:	mov	r3, #0
   71a6c:	str	r0, [sp]
   71a70:	mov	r0, sl
   71a74:	bl	49a20 <fputs@plt+0x38638>
   71a78:	and	r0, r8, #17152	; 0x4300
   71a7c:	cmp	r0, #512	; 0x200
   71a80:	bne	71aac <fputs@plt+0x606c4>
   71a84:	ldr	r2, [r4, #8]
   71a88:	ldr	r0, [r6, #64]	; 0x40
   71a8c:	cmp	r2, r0
   71a90:	beq	71aac <fputs@plt+0x606c4>
   71a94:	mov	r0, #0
   71a98:	mov	r1, #61	; 0x3d
   71a9c:	mov	r3, #0
   71aa0:	str	r0, [sp]
   71aa4:	mov	r0, sl
   71aa8:	bl	49a20 <fputs@plt+0x38638>
   71aac:	ldr	r0, [r9, #36]	; 0x24
   71ab0:	str	r7, [sp, #20]
   71ab4:	tst	r0, #576	; 0x240
   71ab8:	beq	71ac4 <fputs@plt+0x606dc>
   71abc:	add	r0, r9, #28
   71ac0:	b	71ad0 <fputs@plt+0x606e8>
   71ac4:	tst	r0, #8192	; 0x2000
   71ac8:	beq	71c6c <fputs@plt+0x60884>
   71acc:	add	r0, r4, #56	; 0x38
   71ad0:	ldr	r0, [r0]
   71ad4:	cmp	r0, #0
   71ad8:	str	r0, [sp, #24]
   71adc:	beq	71c6c <fputs@plt+0x60884>
   71ae0:	ldr	r0, [sp, #32]
   71ae4:	ldrb	r0, [r0, #40]	; 0x28
   71ae8:	cmp	r0, #0
   71aec:	beq	71b04 <fputs@plt+0x6071c>
   71af0:	ldr	r0, [sp, #24]
   71af4:	ldr	r0, [r0, #12]
   71af8:	ldrb	r0, [r0, #42]	; 0x2a
   71afc:	tst	r0, #32
   71b00:	beq	71c6c <fputs@plt+0x60884>
   71b04:	ldr	r0, [sp, #8]
   71b08:	ldrb	r0, [r0, #69]	; 0x45
   71b0c:	cmp	r0, #0
   71b10:	bne	71c6c <fputs@plt+0x60884>
   71b14:	ldr	r0, [sl]
   71b18:	ldr	r1, [r4, #32]
   71b1c:	ldr	lr, [sl, #32]
   71b20:	movw	r3, #35320	; 0x89f8
   71b24:	movt	r3, #10
   71b28:	ldrb	r0, [r0, #69]	; 0x45
   71b2c:	cmp	r0, #0
   71b30:	bne	71b4c <fputs@plt+0x60764>
   71b34:	cmp	r1, #0
   71b38:	ldr	r2, [sl, #4]
   71b3c:	mov	r0, r1
   71b40:	submi	r0, lr, #1
   71b44:	add	r0, r0, r0, lsl #2
   71b48:	add	r3, r2, r0, lsl #2
   71b4c:	cmp	r1, lr
   71b50:	bge	71c6c <fputs@plt+0x60884>
   71b54:	ldr	r0, [sp, #20]
   71b58:	add	r0, r0, #8
   71b5c:	str	r0, [sp, #4]
   71b60:	ldr	r0, [r4, #4]
   71b64:	str	r0, [sp, #28]
   71b68:	ldr	r0, [r3, #4]
   71b6c:	ldr	r2, [sp, #28]
   71b70:	cmp	r0, r2
   71b74:	bne	71c20 <fputs@plt+0x60838>
   71b78:	ldrb	r0, [r3]
   71b7c:	cmp	r0, #103	; 0x67
   71b80:	beq	71c10 <fputs@plt+0x60828>
   71b84:	cmp	r0, #47	; 0x2f
   71b88:	bne	71c20 <fputs@plt+0x60838>
   71b8c:	ldr	r2, [sp, #20]
   71b90:	ldr	r0, [r3, #8]
   71b94:	ldrb	r2, [r2, #42]	; 0x2a
   71b98:	tst	r2, #32
   71b9c:	beq	71bc8 <fputs@plt+0x607e0>
   71ba0:	ldr	r2, [sp, #4]
   71ba4:	ldr	r7, [r2]
   71ba8:	ldrb	r6, [r7, #55]	; 0x37
   71bac:	add	r2, r7, #20
   71bb0:	and	r6, r6, #3
   71bb4:	cmp	r6, #2
   71bb8:	bne	71ba4 <fputs@plt+0x607bc>
   71bbc:	ldr	r2, [r7, #4]
   71bc0:	add	r0, r2, r0, lsl #1
   71bc4:	ldrsh	r0, [r0]
   71bc8:	ldr	r2, [sp, #24]
   71bcc:	ldrh	r2, [r2, #52]	; 0x34
   71bd0:	cmp	r2, #0
   71bd4:	beq	71c20 <fputs@plt+0x60838>
   71bd8:	ldr	r7, [sp, #24]
   71bdc:	mov	r9, #0
   71be0:	mov	r8, #0
   71be4:	ldr	ip, [r7, #4]
   71be8:	ldrh	r6, [ip]
   71bec:	uxth	r7, r0
   71bf0:	cmp	r6, r7
   71bf4:	beq	71c34 <fputs@plt+0x6084c>
   71bf8:	add	r8, r8, #1
   71bfc:	add	ip, ip, #2
   71c00:	add	r9, r9, #65536	; 0x10000
   71c04:	cmp	r2, r8
   71c08:	bne	71be8 <fputs@plt+0x60800>
   71c0c:	b	71c20 <fputs@plt+0x60838>
   71c10:	ldr	r0, [r4, #8]
   71c14:	mov	r2, #113	; 0x71
   71c18:	strb	r2, [r3]
   71c1c:	str	r0, [r3, #4]
   71c20:	add	r1, r1, #1
   71c24:	add	r3, r3, #20
   71c28:	cmp	r1, lr
   71c2c:	bne	71b68 <fputs@plt+0x60780>
   71c30:	b	71c6c <fputs@plt+0x60884>
   71c34:	sxth	r0, r8
   71c38:	cmp	r0, #0
   71c3c:	bmi	71c20 <fputs@plt+0x60838>
   71c40:	asr	r0, r9, #16
   71c44:	str	r0, [r3, #8]
   71c48:	ldr	r0, [r4, #8]
   71c4c:	b	71c1c <fputs@plt+0x60834>
   71c50:	ldr	r3, [r0, #40]	; 0x28
   71c54:	ldr	r2, [r4, #4]
   71c58:	ldr	r1, [r4, #32]
   71c5c:	mov	r0, #0
   71c60:	str	r0, [sp]
   71c64:	mov	r0, sl
   71c68:	bl	7a78c <fputs@plt+0x693a4>
   71c6c:	ldr	r6, [sp, #32]
   71c70:	ldr	r1, [sp, #12]
   71c74:	add	r5, r5, #1
   71c78:	add	r4, r4, #80	; 0x50
   71c7c:	ldrb	r0, [r6, #43]	; 0x2b
   71c80:	cmp	r5, r0
   71c84:	bcc	719f0 <fputs@plt+0x60608>
   71c88:	ldr	r0, [r6, #56]	; 0x38
   71c8c:	str	r0, [r1, #428]	; 0x1ac
   71c90:	ldr	r0, [sp, #8]
   71c94:	mov	r1, r6
   71c98:	sub	sp, fp, #28
   71c9c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   71ca0:	b	751b8 <fputs@plt+0x63dd0>
   71ca4:	push	{r4, r5, r6, r7, fp, lr}
   71ca8:	add	fp, sp, #16
   71cac:	cmp	r1, #0
   71cb0:	beq	71cec <fputs@plt+0x60904>
   71cb4:	mov	r5, r0
   71cb8:	ldr	r0, [r1]
   71cbc:	mov	r4, r1
   71cc0:	cmp	r0, #1
   71cc4:	blt	71cec <fputs@plt+0x60904>
   71cc8:	ldr	r6, [r4, #4]
   71ccc:	mov	r7, #0
   71cd0:	ldr	r1, [r6], #20
   71cd4:	mov	r0, r5
   71cd8:	bl	71cf0 <fputs@plt+0x60908>
   71cdc:	ldr	r0, [r4]
   71ce0:	add	r7, r7, #1
   71ce4:	cmp	r7, r0
   71ce8:	blt	71cd0 <fputs@plt+0x608e8>
   71cec:	pop	{r4, r5, r6, r7, fp, pc}
   71cf0:	push	{fp, lr}
   71cf4:	mov	fp, sp
   71cf8:	sub	sp, sp, #32
   71cfc:	vmov.i32	q8, #0	; 0x00000000
   71d00:	mov	r2, #20
   71d04:	mov	r3, sp
   71d08:	cmp	r1, #0
   71d0c:	vst1.64	{d16-d17}, [r3], r2
   71d10:	mov	r2, #0
   71d14:	str	r2, [r3]
   71d18:	str	r2, [sp, #16]
   71d1c:	str	r0, [sp, #24]
   71d20:	movw	r0, #48040	; 0xbba8
   71d24:	movt	r0, #7
   71d28:	str	r0, [sp, #8]
   71d2c:	movw	r0, #47304	; 0xb8c8
   71d30:	movt	r0, #7
   71d34:	str	r0, [sp, #4]
   71d38:	movne	r0, sp
   71d3c:	blne	64900 <fputs@plt+0x53518>
   71d40:	mov	sp, fp
   71d44:	pop	{fp, pc}
   71d48:	push	{r4, r5, r6, sl, fp, lr}
   71d4c:	add	fp, sp, #16
   71d50:	sub	sp, sp, #8
   71d54:	mov	r4, r0
   71d58:	ldrb	r0, [r0, #453]	; 0x1c5
   71d5c:	cmp	r0, #2
   71d60:	bne	71db8 <fputs@plt+0x609d0>
   71d64:	ldr	r0, [r4]
   71d68:	mov	r2, r1
   71d6c:	movw	r1, #7234	; 0x1c42
   71d70:	ldr	r5, [r4, #8]
   71d74:	movt	r1, #9
   71d78:	bl	1d370 <fputs@plt+0xbf88>
   71d7c:	ldr	r2, [r4, #468]	; 0x1d4
   71d80:	mov	r6, r0
   71d84:	mov	r0, #0
   71d88:	mov	r1, #161	; 0xa1
   71d8c:	mov	r3, #0
   71d90:	str	r0, [sp]
   71d94:	mov	r0, r5
   71d98:	bl	49a20 <fputs@plt+0x38638>
   71d9c:	mov	r1, r0
   71da0:	mov	r0, r5
   71da4:	mov	r2, r6
   71da8:	mvn	r3, #0
   71dac:	sub	sp, fp, #16
   71db0:	pop	{r4, r5, r6, sl, fp, lr}
   71db4:	b	1d520 <fputs@plt+0xc138>
   71db8:	sub	sp, fp, #16
   71dbc:	pop	{r4, r5, r6, sl, fp, pc}
   71dc0:	push	{r4, r5, r6, sl, fp, lr}
   71dc4:	add	fp, sp, #16
   71dc8:	sub	sp, sp, #8
   71dcc:	ldr	r4, [fp, #8]
   71dd0:	mov	r6, #0
   71dd4:	mov	r5, r0
   71dd8:	str	r6, [sp, #4]
   71ddc:	str	r4, [sp]
   71de0:	bl	61f1c <fputs@plt+0x50b34>
   71de4:	cmp	r0, r4
   71de8:	beq	71e04 <fputs@plt+0x60a1c>
   71dec:	mov	r2, r0
   71df0:	ldr	r0, [r5, #8]
   71df4:	mov	r1, #31
   71df8:	mov	r3, r4
   71dfc:	str	r6, [sp]
   71e00:	bl	49a20 <fputs@plt+0x38638>
   71e04:	sub	sp, fp, #16
   71e08:	pop	{r4, r5, r6, sl, fp, pc}
   71e0c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   71e10:	add	fp, sp, #28
   71e14:	sub	sp, sp, #28
   71e18:	ldr	r2, [r0, #8]
   71e1c:	mov	r5, r0
   71e20:	mov	r0, #1
   71e24:	mov	r6, r1
   71e28:	mov	r4, #0
   71e2c:	mov	r8, #0
   71e30:	strb	r0, [r1]
   71e34:	ldr	r0, [r1, #44]	; 0x2c
   71e38:	str	r2, [sp, #20]
   71e3c:	cmp	r0, #1
   71e40:	blt	721e0 <fputs@plt+0x60df8>
   71e44:	mov	ip, r2
   71e48:	ldr	r2, [r6, #40]	; 0x28
   71e4c:	mov	r0, #0
   71e50:	mov	sl, #0
   71e54:	mov	r4, #0
   71e58:	stmib	sp, {r0, r6}
   71e5c:	ldr	r0, [r2]
   71e60:	mov	r1, #0
   71e64:	mov	r9, #0
   71e68:	ldr	r6, [r0, #20]
   71e6c:	cmp	r6, #0
   71e70:	beq	71ee0 <fputs@plt+0x60af8>
   71e74:	ldr	r0, [r5, #60]	; 0x3c
   71e78:	ldr	r1, [r6]
   71e7c:	mov	r8, r2
   71e80:	cmp	r0, r1
   71e84:	bge	71ea0 <fputs@plt+0x60ab8>
   71e88:	ldr	r0, [r5, #76]	; 0x4c
   71e8c:	mov	r7, r1
   71e90:	add	r1, r0, r1
   71e94:	add	r9, r0, #1
   71e98:	str	r1, [r5, #76]	; 0x4c
   71e9c:	b	71eb8 <fputs@plt+0x60ad0>
   71ea0:	ldr	r9, [r5, #64]	; 0x40
   71ea4:	sub	r0, r0, r1
   71ea8:	mov	r7, r1
   71eac:	str	r0, [r5, #60]	; 0x3c
   71eb0:	add	r1, r9, r1
   71eb4:	str	r1, [r5, #64]	; 0x40
   71eb8:	mov	r0, #1
   71ebc:	mov	r1, r6
   71ec0:	mov	r2, r9
   71ec4:	mov	r3, #0
   71ec8:	str	r0, [sp]
   71ecc:	mov	r0, r5
   71ed0:	bl	62974 <fputs@plt+0x5158c>
   71ed4:	ldr	ip, [sp, #20]
   71ed8:	mov	r2, r8
   71edc:	mov	r1, r7
   71ee0:	ldr	r0, [r2, #12]
   71ee4:	mov	r8, r1
   71ee8:	str	r4, [sp, #16]
   71eec:	cmp	r0, #0
   71ef0:	bmi	71f28 <fputs@plt+0x60b40>
   71ef4:	mov	r0, ip
   71ef8:	mov	r4, r2
   71efc:	bl	626a8 <fputs@plt+0x512c0>
   71f00:	ldr	r1, [r4, #12]
   71f04:	mov	r2, r0
   71f08:	mov	r0, r5
   71f0c:	mov	r3, #1
   71f10:	str	r9, [sp]
   71f14:	str	r2, [sp, #12]
   71f18:	bl	7b284 <fputs@plt+0x69e9c>
   71f1c:	mov	r1, r8
   71f20:	mov	r2, r4
   71f24:	b	71f30 <fputs@plt+0x60b48>
   71f28:	mov	r0, #0
   71f2c:	str	r0, [sp, #12]
   71f30:	ldr	r7, [r2, #4]
   71f34:	str	r2, [sp, #24]
   71f38:	ldrb	r0, [r7, #2]
   71f3c:	tst	r0, #32
   71f40:	bne	71f4c <fputs@plt+0x60b64>
   71f44:	ldr	r4, [sp, #20]
   71f48:	b	71ffc <fputs@plt+0x60c14>
   71f4c:	cmp	r1, #1
   71f50:	blt	71f8c <fputs@plt+0x60ba4>
   71f54:	ldr	r4, [r6, #4]
   71f58:	mov	r7, #1
   71f5c:	ldr	r1, [r4], #20
   71f60:	mov	r0, r5
   71f64:	bl	627e4 <fputs@plt+0x513fc>
   71f68:	mov	r6, r0
   71f6c:	cmp	r7, r8
   71f70:	mov	r1, r8
   71f74:	bge	71f84 <fputs@plt+0x60b9c>
   71f78:	add	r7, r7, #1
   71f7c:	cmp	r6, #0
   71f80:	beq	71f5c <fputs@plt+0x60b74>
   71f84:	cmp	r6, #0
   71f88:	bne	71f94 <fputs@plt+0x60bac>
   71f8c:	ldr	r0, [r5]
   71f90:	ldr	r6, [r0, #8]
   71f94:	ldr	r2, [sp, #4]
   71f98:	ldr	r4, [sp, #20]
   71f9c:	cmp	r2, #0
   71fa0:	bne	71fc8 <fputs@plt+0x60be0>
   71fa4:	ldr	r0, [sp, #8]
   71fa8:	ldr	r0, [r0, #36]	; 0x24
   71fac:	cmp	r0, #0
   71fb0:	beq	71fc4 <fputs@plt+0x60bdc>
   71fb4:	ldr	r0, [r5, #76]	; 0x4c
   71fb8:	add	r2, r0, #1
   71fbc:	str	r2, [r5, #76]	; 0x4c
   71fc0:	b	71fc8 <fputs@plt+0x60be0>
   71fc4:	mov	r2, #0
   71fc8:	mov	r0, r4
   71fcc:	mov	r1, #34	; 0x22
   71fd0:	mov	r3, #0
   71fd4:	str	sl, [sp]
   71fd8:	str	r2, [sp, #4]
   71fdc:	bl	49a20 <fputs@plt+0x38638>
   71fe0:	mov	r1, r0
   71fe4:	mov	r0, r4
   71fe8:	mov	r2, r6
   71fec:	mvn	r3, #3
   71ff0:	bl	1d520 <fputs@plt+0xc138>
   71ff4:	ldr	r2, [sp, #24]
   71ff8:	ldr	r7, [r2, #4]
   71ffc:	ldr	r0, [r2, #8]
   72000:	mov	r1, #143	; 0x8f
   72004:	mov	r2, #0
   72008:	mov	r3, r9
   7200c:	str	r0, [sp]
   72010:	mov	r0, r4
   72014:	bl	49a20 <fputs@plt+0x38638>
   72018:	mov	r1, r0
   7201c:	mov	r0, r4
   72020:	mov	r2, r7
   72024:	mvn	r3, #4
   72028:	bl	1d520 <fputs@plt+0xc138>
   7202c:	ldr	r0, [r4]
   72030:	mov	ip, r4
   72034:	ldrb	r0, [r0, #69]	; 0x45
   72038:	cmp	r0, #0
   7203c:	bne	72054 <fputs@plt+0x60c6c>
   72040:	ldr	r1, [ip, #32]
   72044:	ldr	r0, [ip, #4]
   72048:	add	r1, r1, r1, lsl #2
   7204c:	add	r0, r0, r1, lsl #2
   72050:	strb	r8, [r0, #-17]	; 0xffffffef
   72054:	ldr	r4, [sp, #16]
   72058:	add	r0, r9, r8
   7205c:	mov	r1, #0
   72060:	add	r2, r5, r1
   72064:	ldr	r3, [r2, #136]	; 0x88
   72068:	cmp	r3, r9
   7206c:	blt	720a4 <fputs@plt+0x60cbc>
   72070:	cmp	r3, r0
   72074:	bge	720a4 <fputs@plt+0x60cbc>
   72078:	ldrb	r7, [r2, #130]	; 0x82
   7207c:	cmp	r7, #0
   72080:	beq	720a0 <fputs@plt+0x60cb8>
   72084:	ldrb	r7, [r5, #19]
   72088:	cmp	r7, #7
   7208c:	addls	r6, r7, #1
   72090:	addls	r7, r5, r7, lsl #2
   72094:	strbls	r6, [r5, #19]
   72098:	strls	r3, [r7, #28]
   7209c:	strb	sl, [r2, #130]	; 0x82
   720a0:	str	sl, [r2, #136]	; 0x88
   720a4:	add	r1, r1, #20
   720a8:	cmp	r1, #200	; 0xc8
   720ac:	bne	72060 <fputs@plt+0x60c78>
   720b0:	mov	r1, #0
   720b4:	add	r2, r5, r1
   720b8:	ldr	r3, [r2, #136]	; 0x88
   720bc:	cmp	r3, r9
   720c0:	blt	720f8 <fputs@plt+0x60d10>
   720c4:	cmp	r3, r0
   720c8:	bge	720f8 <fputs@plt+0x60d10>
   720cc:	ldrb	r7, [r2, #130]	; 0x82
   720d0:	cmp	r7, #0
   720d4:	beq	720f4 <fputs@plt+0x60d0c>
   720d8:	ldrb	r7, [r5, #19]
   720dc:	cmp	r7, #7
   720e0:	addls	r6, r7, #1
   720e4:	addls	r7, r5, r7, lsl #2
   720e8:	strbls	r6, [r5, #19]
   720ec:	strls	r3, [r7, #28]
   720f0:	strb	sl, [r2, #130]	; 0x82
   720f4:	str	sl, [r2, #136]	; 0x88
   720f8:	add	r1, r1, #20
   720fc:	cmp	r1, #200	; 0xc8
   72100:	bne	720b4 <fputs@plt+0x60ccc>
   72104:	ldr	r0, [r5, #60]	; 0x3c
   72108:	ldr	r3, [sp, #12]
   7210c:	ldr	r6, [sp, #8]
   72110:	cmp	r0, r8
   72114:	strlt	r8, [r5, #60]	; 0x3c
   72118:	strlt	r9, [r5, #64]	; 0x40
   7211c:	cmp	r3, #0
   72120:	beq	72194 <fputs@plt+0x60dac>
   72124:	ldr	r0, [ip, #24]
   72128:	ldr	r1, [r0, #120]	; 0x78
   7212c:	cmp	r1, #0
   72130:	ldrne	r2, [ip, #32]
   72134:	mvnne	r3, r3
   72138:	strne	r2, [r1, r3, lsl #2]
   7213c:	ldr	r1, [ip, #32]
   72140:	sub	r1, r1, #1
   72144:	str	r1, [r0, #96]	; 0x60
   72148:	mov	r0, #0
   7214c:	add	r1, r5, r0
   72150:	ldr	r2, [r1, #136]	; 0x88
   72154:	cmp	r2, #0
   72158:	beq	72188 <fputs@plt+0x60da0>
   7215c:	ldrb	r3, [r1, #130]	; 0x82
   72160:	cmp	r3, #0
   72164:	beq	72184 <fputs@plt+0x60d9c>
   72168:	ldrb	r3, [r5, #19]
   7216c:	cmp	r3, #7
   72170:	addls	r7, r3, #1
   72174:	addls	r3, r5, r3, lsl #2
   72178:	strbls	r7, [r5, #19]
   7217c:	strls	r2, [r3, #28]
   72180:	strb	sl, [r1, #130]	; 0x82
   72184:	str	sl, [r1, #136]	; 0x88
   72188:	add	r0, r0, #20
   7218c:	cmp	r0, #200	; 0xc8
   72190:	bne	7214c <fputs@plt+0x60d64>
   72194:	ldr	r2, [sp, #24]
   72198:	ldr	r0, [r6, #44]	; 0x2c
   7219c:	add	r4, r4, #1
   721a0:	add	r2, r2, #16
   721a4:	cmp	r4, r0
   721a8:	blt	71e5c <fputs@plt+0x60a74>
   721ac:	ldr	r2, [sp, #4]
   721b0:	cmp	r2, #0
   721b4:	beq	721d8 <fputs@plt+0x60df0>
   721b8:	mov	r0, #0
   721bc:	mov	r1, #45	; 0x2d
   721c0:	mov	r3, #0
   721c4:	str	r0, [sp]
   721c8:	mov	r0, ip
   721cc:	bl	49a20 <fputs@plt+0x38638>
   721d0:	mov	r8, r0
   721d4:	b	721dc <fputs@plt+0x60df4>
   721d8:	mov	r8, #0
   721dc:	mov	r4, #0
   721e0:	mov	r0, #0
   721e4:	add	r1, r5, r0
   721e8:	ldr	r2, [r1, #136]	; 0x88
   721ec:	cmp	r2, #0
   721f0:	beq	72220 <fputs@plt+0x60e38>
   721f4:	ldrb	r3, [r1, #130]	; 0x82
   721f8:	cmp	r3, #0
   721fc:	beq	7221c <fputs@plt+0x60e34>
   72200:	ldrb	r3, [r5, #19]
   72204:	cmp	r3, #7
   72208:	addls	r7, r3, #1
   7220c:	addls	r3, r5, r3, lsl #2
   72210:	strbls	r7, [r5, #19]
   72214:	strls	r2, [r3, #28]
   72218:	strb	r4, [r1, #130]	; 0x82
   7221c:	str	r4, [r1, #136]	; 0x88
   72220:	add	r0, r0, #20
   72224:	cmp	r0, #200	; 0xc8
   72228:	bne	721e4 <fputs@plt+0x60dfc>
   7222c:	ldr	r0, [r6, #36]	; 0x24
   72230:	cmp	r0, #1
   72234:	blt	72268 <fputs@plt+0x60e80>
   72238:	ldr	r0, [r6, #28]
   7223c:	mov	r7, #0
   72240:	add	r4, r0, #16
   72244:	ldr	r2, [r4]
   72248:	ldr	r1, [r4, #4]
   7224c:	mov	r0, r5
   72250:	bl	604d8 <fputs@plt+0x4f0f0>
   72254:	ldr	r0, [r6, #36]	; 0x24
   72258:	add	r7, r7, #1
   7225c:	add	r4, r4, #24
   72260:	cmp	r7, r0
   72264:	blt	72244 <fputs@plt+0x60e5c>
   72268:	ldr	r4, [sp, #20]
   7226c:	mov	r0, #0
   72270:	mov	r1, #0
   72274:	strb	r0, [r6]
   72278:	add	r2, r5, r1
   7227c:	ldr	r3, [r2, #136]	; 0x88
   72280:	cmp	r3, #0
   72284:	beq	722bc <fputs@plt+0x60ed4>
   72288:	ldrb	r7, [r2, #130]	; 0x82
   7228c:	cmp	r7, #0
   72290:	beq	722b8 <fputs@plt+0x60ed0>
   72294:	ldrb	r7, [r5, #19]
   72298:	cmp	r7, #7
   7229c:	bhi	722b4 <fputs@plt+0x60ecc>
   722a0:	add	r4, r7, #1
   722a4:	add	r7, r5, r7, lsl #2
   722a8:	strb	r4, [r5, #19]
   722ac:	ldr	r4, [sp, #20]
   722b0:	str	r3, [r7, #28]
   722b4:	strb	r0, [r2, #130]	; 0x82
   722b8:	str	r0, [r2, #136]	; 0x88
   722bc:	add	r1, r1, #20
   722c0:	cmp	r1, #200	; 0xc8
   722c4:	bne	72278 <fputs@plt+0x60e90>
   722c8:	cmp	r8, #0
   722cc:	beq	72314 <fputs@plt+0x60f2c>
   722d0:	ldr	r0, [r4, #32]
   722d4:	ldr	r2, [r4, #24]
   722d8:	sub	r1, r0, #1
   722dc:	str	r1, [r2, #96]	; 0x60
   722e0:	ldr	r2, [r4]
   722e4:	ldrb	r2, [r2, #69]	; 0x45
   722e8:	cmp	r2, #0
   722ec:	beq	722fc <fputs@plt+0x60f14>
   722f0:	movw	r1, #35320	; 0x89f8
   722f4:	movt	r1, #10
   722f8:	b	72310 <fputs@plt+0x60f28>
   722fc:	cmp	r8, #0
   72300:	ldr	r2, [r4, #4]
   72304:	movpl	r1, r8
   72308:	add	r1, r1, r1, lsl #2
   7230c:	add	r1, r2, r1, lsl #2
   72310:	str	r0, [r1, #8]
   72314:	sub	sp, fp, #28
   72318:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   7231c:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   72320:	add	fp, sp, #24
   72324:	sub	sp, sp, #8
   72328:	mov	r9, r1
   7232c:	ldr	r1, [r1, #44]	; 0x2c
   72330:	cmp	r1, #1
   72334:	blt	7239c <fputs@plt+0x60fb4>
   72338:	ldr	r5, [r0, #8]
   7233c:	ldr	r7, [r9, #40]	; 0x28
   72340:	mov	r8, #0
   72344:	mov	r4, #0
   72348:	mov	r0, r7
   7234c:	mov	r3, #0
   72350:	ldr	r1, [r0, r4, lsl #4]!
   72354:	ldr	r2, [r0, #8]
   72358:	ldr	r6, [r0, #4]
   7235c:	mov	r0, r5
   72360:	ldr	r1, [r1, #20]
   72364:	cmp	r1, #0
   72368:	ldrne	r3, [r1]
   7236c:	mov	r1, #145	; 0x91
   72370:	str	r8, [sp]
   72374:	bl	49a20 <fputs@plt+0x38638>
   72378:	mov	r1, r0
   7237c:	mov	r0, r5
   72380:	mov	r2, r6
   72384:	mvn	r3, #4
   72388:	bl	1d520 <fputs@plt+0xc138>
   7238c:	ldr	r0, [r9, #44]	; 0x2c
   72390:	add	r4, r4, #1
   72394:	cmp	r4, r0
   72398:	blt	72348 <fputs@plt+0x60f60>
   7239c:	sub	sp, fp, #24
   723a0:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   723a4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   723a8:	add	fp, sp, #28
   723ac:	sub	sp, sp, #12
   723b0:	mov	r5, r0
   723b4:	mov	r4, r1
   723b8:	ldr	r0, [r1, #32]
   723bc:	ldr	r1, [r1, #44]	; 0x2c
   723c0:	cmn	r1, r0
   723c4:	beq	724b4 <fputs@plt+0x610cc>
   723c8:	ldr	r1, [r4, #20]
   723cc:	ldr	r0, [r5, #8]
   723d0:	ldr	r3, [r4, #16]
   723d4:	mov	r2, #0
   723d8:	str	r1, [sp]
   723dc:	mov	r1, #25
   723e0:	str	r0, [sp, #8]
   723e4:	bl	49a20 <fputs@plt+0x38638>
   723e8:	ldr	r0, [r4, #44]	; 0x2c
   723ec:	cmp	r0, #1
   723f0:	blt	724b4 <fputs@plt+0x610cc>
   723f4:	ldr	r6, [r4, #40]	; 0x28
   723f8:	movw	r7, #7257	; 0x1c59
   723fc:	mvn	sl, #0
   72400:	mov	r8, #0
   72404:	movt	r7, #9
   72408:	add	r9, r6, r8, lsl #4
   7240c:	ldr	r0, [r9, #12]
   72410:	cmp	r0, #0
   72414:	bmi	724a4 <fputs@plt+0x610bc>
   72418:	ldr	r0, [r6, r8, lsl #4]
   7241c:	ldr	r1, [r0, #20]
   72420:	cmp	r1, #0
   72424:	beq	72494 <fputs@plt+0x610ac>
   72428:	ldr	r0, [r1]
   7242c:	cmp	r0, #1
   72430:	bne	72494 <fputs@plt+0x610ac>
   72434:	mov	r0, r5
   72438:	mov	r2, #0
   7243c:	mov	r3, #0
   72440:	bl	6c758 <fputs@plt+0x5b370>
   72444:	mov	r7, r5
   72448:	ldr	r5, [sp, #8]
   7244c:	ldr	r2, [r9, #12]
   72450:	mov	sl, r0
   72454:	mov	r0, #0
   72458:	mov	r1, #57	; 0x39
   7245c:	mov	r3, #0
   72460:	str	r0, [sp]
   72464:	mov	r0, r5
   72468:	bl	49a20 <fputs@plt+0x38638>
   7246c:	mov	r1, r0
   72470:	mov	r0, r5
   72474:	mov	r5, r7
   72478:	movw	r7, #7257	; 0x1c59
   7247c:	mov	r2, sl
   72480:	mvn	r3, #5
   72484:	mvn	sl, #0
   72488:	movt	r7, #9
   7248c:	bl	1d520 <fputs@plt+0xc138>
   72490:	b	724a4 <fputs@plt+0x610bc>
   72494:	mov	r0, r5
   72498:	mov	r1, r7
   7249c:	bl	1d2ec <fputs@plt+0xbf04>
   724a0:	str	sl, [r9, #12]
   724a4:	ldr	r0, [r4, #44]	; 0x2c
   724a8:	add	r8, r8, #1
   724ac:	cmp	r8, r0
   724b0:	blt	72408 <fputs@plt+0x61020>
   724b4:	sub	sp, fp, #28
   724b8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   724bc:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   724c0:	add	fp, sp, #28
   724c4:	sub	sp, sp, #60	; 0x3c
   724c8:	mov	r6, r0
   724cc:	ldrb	r0, [r0, #453]	; 0x1c5
   724d0:	cmp	r0, #0
   724d4:	bne	7276c <fputs@plt+0x61384>
   724d8:	ldrb	r0, [r6, #16]
   724dc:	cmp	r0, #0
   724e0:	bne	7276c <fputs@plt+0x61384>
   724e4:	ldr	r7, [r6]
   724e8:	ldrb	r0, [r7, #69]	; 0x45
   724ec:	cmp	r0, #0
   724f0:	bne	7276c <fputs@plt+0x61384>
   724f4:	mov	r8, r1
   724f8:	mov	r1, #1
   724fc:	ldr	r0, [r6, #8]
   72500:	mov	r4, r2
   72504:	strb	r1, [r6, #16]
   72508:	ldr	r1, [r2]
   7250c:	ldr	r5, [r7, #24]
   72510:	str	r0, [sp, #24]
   72514:	bl	4a750 <fputs@plt+0x39368>
   72518:	ldr	r0, [r4]
   7251c:	cmp	r0, #1
   72520:	blt	726e8 <fputs@plt+0x61300>
   72524:	and	r0, r5, #4
   72528:	mov	r9, #0
   7252c:	str	r7, [sp, #20]
   72530:	str	r0, [sp, #12]
   72534:	add	r0, r8, #52	; 0x34
   72538:	str	r0, [sp, #8]
   7253c:	and	r0, r5, #68	; 0x44
   72540:	str	r0, [sp, #16]
   72544:	ldr	r0, [r4, #4]
   72548:	add	sl, r9, r9, lsl #2
   7254c:	ldr	r2, [r0, sl, lsl #2]
   72550:	cmp	r2, #0
   72554:	beq	726d8 <fputs@plt+0x612f0>
   72558:	add	r0, r0, sl, lsl #2
   7255c:	ldr	r1, [r0, #4]
   72560:	cmp	r1, #0
   72564:	beq	72588 <fputs@plt+0x611a0>
   72568:	ldr	r0, [sp, #24]
   7256c:	ldr	r0, [r0]
   72570:	ldrb	r0, [r0, #69]	; 0x45
   72574:	cmp	r0, #0
   72578:	bne	726d8 <fputs@plt+0x612f0>
   7257c:	ldr	r0, [sp, #24]
   72580:	mvn	r2, #0
   72584:	b	726c0 <fputs@plt+0x612d8>
   72588:	ldrb	r1, [r2]
   7258c:	orr	r1, r1, #2
   72590:	cmp	r1, #154	; 0x9a
   72594:	bne	725d4 <fputs@plt+0x611ec>
   72598:	ldr	r3, [r8]
   7259c:	ldrsh	ip, [r2, #32]
   725a0:	cmp	r3, #1
   725a4:	blt	725f8 <fputs@plt+0x61210>
   725a8:	ldr	r7, [r2, #28]
   725ac:	ldr	r5, [sp, #8]
   725b0:	mov	r2, #0
   725b4:	ldr	r1, [r5]
   725b8:	cmp	r1, r7
   725bc:	beq	725fc <fputs@plt+0x61214>
   725c0:	add	r2, r2, #1
   725c4:	add	r5, r5, #72	; 0x48
   725c8:	cmp	r2, r3
   725cc:	blt	725b4 <fputs@plt+0x611cc>
   725d0:	b	725fc <fputs@plt+0x61214>
   725d4:	ldr	r1, [r0, #8]
   725d8:	cmp	r1, #0
   725dc:	bne	7267c <fputs@plt+0x61294>
   725e0:	movw	r1, #7357	; 0x1cbd
   725e4:	add	r2, r9, #1
   725e8:	mov	r0, r7
   725ec:	movt	r1, #9
   725f0:	bl	1d370 <fputs@plt+0xbf88>
   725f4:	b	7269c <fputs@plt+0x612b4>
   725f8:	mov	r2, #0
   725fc:	add	r1, r2, r2, lsl #3
   72600:	cmn	ip, #1
   72604:	add	r1, r8, r1, lsl #3
   72608:	ldr	r2, [r1, #24]
   7260c:	bgt	72624 <fputs@plt+0x6123c>
   72610:	ldrsh	ip, [r2, #32]
   72614:	movw	r3, #65233	; 0xfed1
   72618:	movt	r3, #8
   7261c:	cmp	ip, #0
   72620:	bmi	7262c <fputs@plt+0x61244>
   72624:	ldr	r1, [r2, #4]
   72628:	ldr	r3, [r1, ip, lsl #4]
   7262c:	ldr	r1, [sp, #16]
   72630:	ldr	r7, [sp, #20]
   72634:	cmp	r1, #0
   72638:	beq	72678 <fputs@plt+0x61290>
   7263c:	ldr	r0, [sp, #12]
   72640:	cmp	r0, #0
   72644:	bne	72688 <fputs@plt+0x612a0>
   72648:	ldr	r0, [sp, #24]
   7264c:	ldr	r0, [r0]
   72650:	ldrb	r0, [r0, #69]	; 0x45
   72654:	cmp	r0, #0
   72658:	bne	726d8 <fputs@plt+0x612f0>
   7265c:	ldr	r0, [sp, #24]
   72660:	mvn	r1, #0
   72664:	ldr	r0, [r0, #16]
   72668:	str	r1, [sp]
   7266c:	mov	r1, r3
   72670:	add	r0, r0, sl, lsl #3
   72674:	b	726cc <fputs@plt+0x612e4>
   72678:	ldr	r1, [r0, #8]
   7267c:	mov	r0, r7
   72680:	bl	1b71c <fputs@plt+0xa334>
   72684:	b	7269c <fputs@plt+0x612b4>
   72688:	ldr	r2, [r2]
   7268c:	movw	r1, #62293	; 0xf355
   72690:	mov	r0, r7
   72694:	movt	r1, #8
   72698:	bl	1d370 <fputs@plt+0xbf88>
   7269c:	mov	r1, r0
   726a0:	ldr	r0, [sp, #24]
   726a4:	ldr	r0, [r0]
   726a8:	ldrb	r0, [r0, #69]	; 0x45
   726ac:	cmp	r0, #0
   726b0:	bne	726d8 <fputs@plt+0x612f0>
   726b4:	ldr	r0, [sp, #24]
   726b8:	movw	r2, #17696	; 0x4520
   726bc:	movt	r2, #1
   726c0:	ldr	r0, [r0, #16]
   726c4:	add	r0, r0, sl, lsl #3
   726c8:	str	r2, [sp]
   726cc:	mvn	r2, #0
   726d0:	mov	r3, #1
   726d4:	bl	1a320 <fputs@plt+0x8f38>
   726d8:	ldr	r0, [r4]
   726dc:	add	r9, r9, #1
   726e0:	cmp	r9, r0
   726e4:	blt	72544 <fputs@plt+0x6115c>
   726e8:	ldr	r7, [r6, #8]
   726ec:	cmp	r0, #1
   726f0:	str	r6, [sp, #28]
   726f4:	str	r8, [sp, #32]
   726f8:	blt	7276c <fputs@plt+0x61384>
   726fc:	mov	r6, #0
   72700:	add	r9, sp, #28
   72704:	mvn	r8, #0
   72708:	mov	r5, #0
   7270c:	ldr	r0, [r4, #4]
   72710:	mov	r2, #0
   72714:	ldr	r1, [r0, r6]
   72718:	mov	r0, r9
   7271c:	bl	6ae98 <fputs@plt+0x59ab0>
   72720:	mov	r1, r0
   72724:	ldr	r0, [r7]
   72728:	ldrb	r0, [r0, #69]	; 0x45
   7272c:	cmp	r0, #0
   72730:	bne	72758 <fputs@plt+0x61370>
   72734:	ldrh	r2, [r7, #84]	; 0x54
   72738:	ldr	r0, [r7, #16]
   7273c:	mov	r3, #1
   72740:	str	r8, [sp]
   72744:	add	r2, r5, r2
   72748:	add	r2, r2, r2, lsl #2
   7274c:	add	r0, r0, r2, lsl #3
   72750:	mvn	r2, #0
   72754:	bl	1a320 <fputs@plt+0x8f38>
   72758:	ldr	r0, [r4]
   7275c:	add	r5, r5, #1
   72760:	add	r6, r6, #20
   72764:	cmp	r5, r0
   72768:	blt	7270c <fputs@plt+0x61324>
   7276c:	sub	sp, fp, #28
   72770:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   72774:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   72778:	add	fp, sp, #28
   7277c:	sub	sp, sp, #4
   72780:	ldrd	r4, [r1]
   72784:	mov	r8, r0
   72788:	mov	r6, r3
   7278c:	mov	r9, r2
   72790:	mov	r7, r1
   72794:	add	r0, r4, r2
   72798:	cmp	r0, r5
   7279c:	bls	727f4 <fputs@plt+0x6140c>
   727a0:	add	r0, r0, r0, lsl #3
   727a4:	mov	r1, #8
   727a8:	mov	r3, #0
   727ac:	add	r2, r1, r0, lsl #3
   727b0:	mov	r0, r8
   727b4:	mov	r1, r7
   727b8:	bl	238a0 <fputs@plt+0x124b8>
   727bc:	cmp	r0, #0
   727c0:	beq	728d0 <fputs@plt+0x614e8>
   727c4:	mov	sl, r0
   727c8:	cmp	r8, #0
   727cc:	beq	727fc <fputs@plt+0x61414>
   727d0:	ldr	r0, [r8, #288]	; 0x120
   727d4:	cmp	r0, sl
   727d8:	bhi	727fc <fputs@plt+0x61414>
   727dc:	ldr	r0, [r8, #292]	; 0x124
   727e0:	cmp	r0, sl
   727e4:	bls	727fc <fputs@plt+0x61414>
   727e8:	mov	r0, #260	; 0x104
   727ec:	ldrh	r0, [r8, r0]
   727f0:	b	72810 <fputs@plt+0x61428>
   727f4:	mov	sl, r7
   727f8:	b	72830 <fputs@plt+0x61448>
   727fc:	movw	r0, #16696	; 0x4138
   72800:	movt	r0, #10
   72804:	ldr	r1, [r0, #52]	; 0x34
   72808:	mov	r0, sl
   7280c:	blx	r1
   72810:	movw	r1, #36409	; 0x8e39
   72814:	sub	r0, r0, #80	; 0x50
   72818:	movt	r1, #14563	; 0x38e3
   7281c:	umull	r0, r1, r0, r1
   72820:	mov	r0, #1
   72824:	add	r0, r0, r1, lsr #4
   72828:	str	r0, [sl, #4]
   7282c:	ldr	r4, [sl]
   72830:	cmp	r4, r6
   72834:	ble	7287c <fputs@plt+0x61494>
   72838:	add	r0, r4, r4, lsl #3
   7283c:	add	r0, sl, r0, lsl #3
   72840:	sub	r7, r0, #64	; 0x40
   72844:	add	r0, r4, r9
   72848:	add	r0, r0, r0, lsl #3
   7284c:	add	r0, sl, r0, lsl #3
   72850:	sub	r5, r0, #64	; 0x40
   72854:	mov	r0, r5
   72858:	mov	r1, r7
   7285c:	mov	r2, #72	; 0x48
   72860:	bl	11244 <memcpy@plt>
   72864:	sub	r4, r4, #1
   72868:	sub	r7, r7, #72	; 0x48
   7286c:	sub	r5, r5, #72	; 0x48
   72870:	cmp	r4, r6
   72874:	bgt	72854 <fputs@plt+0x6146c>
   72878:	ldr	r4, [sl]
   7287c:	add	r0, r4, r9
   72880:	add	r4, r6, r6, lsl #3
   72884:	mov	r1, sl
   72888:	str	r0, [r1], r4, lsl #3
   7288c:	add	r0, r1, #8
   72890:	add	r1, r9, r9, lsl #3
   72894:	lsl	r2, r1, #3
   72898:	mov	r1, #0
   7289c:	bl	1119c <memset@plt>
   728a0:	cmp	r9, #1
   728a4:	blt	728cc <fputs@plt+0x614e4>
   728a8:	mov	r1, #52	; 0x34
   728ac:	add	r0, r6, r9
   728b0:	mvn	r2, #0
   728b4:	add	r1, r1, r4, lsl #3
   728b8:	add	r6, r6, #1
   728bc:	str	r2, [sl, r1]
   728c0:	add	r1, r1, #72	; 0x48
   728c4:	cmp	r6, r0
   728c8:	blt	728b8 <fputs@plt+0x614d0>
   728cc:	mov	r7, sl
   728d0:	mov	r0, r7
   728d4:	sub	sp, fp, #28
   728d8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   728dc:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   728e0:	add	fp, sp, #28
   728e4:	sub	sp, sp, #4
   728e8:	cmp	r1, #0
   728ec:	beq	729e0 <fputs@plt+0x615f8>
   728f0:	mov	r4, r3
   728f4:	mov	r5, r2
   728f8:	mov	sl, r1
   728fc:	mov	r7, r0
   72900:	mov	r9, #1
   72904:	ldr	r1, [sl]
   72908:	mov	r0, r7
   7290c:	mov	r2, r5
   72910:	mov	r3, r4
   72914:	bl	729e8 <fputs@plt+0x61600>
   72918:	ldr	r1, [sl, #36]	; 0x24
   7291c:	mov	r0, r7
   72920:	mov	r2, r5
   72924:	mov	r3, r4
   72928:	bl	729e8 <fputs@plt+0x61600>
   7292c:	ldr	r1, [sl, #44]	; 0x2c
   72930:	mov	r0, r7
   72934:	mov	r2, r5
   72938:	mov	r3, r4
   7293c:	bl	729e8 <fputs@plt+0x61600>
   72940:	ldr	r1, [sl, #40]	; 0x28
   72944:	mov	r0, r7
   72948:	mov	r2, r5
   7294c:	mov	r3, r4
   72950:	bl	72a54 <fputs@plt+0x6166c>
   72954:	str	r0, [sl, #40]	; 0x28
   72958:	mov	r0, r7
   7295c:	mov	r2, r5
   72960:	mov	r3, r4
   72964:	ldr	r1, [sl, #32]
   72968:	bl	72a54 <fputs@plt+0x6166c>
   7296c:	str	r0, [sl, #32]
   72970:	ldr	r0, [sl, #28]
   72974:	ldr	r6, [r0]
   72978:	cmp	r6, #1
   7297c:	blt	729cc <fputs@plt+0x615e4>
   72980:	add	r8, r0, #45	; 0x2d
   72984:	ldr	r1, [r8, #-17]	; 0xffffffef
   72988:	mov	r0, r7
   7298c:	mov	r2, r5
   72990:	mov	r3, r4
   72994:	str	r9, [sp]
   72998:	bl	728dc <fputs@plt+0x614f4>
   7299c:	ldrb	r0, [r8]
   729a0:	tst	r0, #4
   729a4:	beq	729bc <fputs@plt+0x615d4>
   729a8:	ldr	r1, [r8, #27]
   729ac:	mov	r0, r7
   729b0:	mov	r2, r5
   729b4:	mov	r3, r4
   729b8:	bl	729e8 <fputs@plt+0x61600>
   729bc:	sub	r6, r6, #1
   729c0:	add	r8, r8, #72	; 0x48
   729c4:	cmp	r6, #0
   729c8:	bgt	72984 <fputs@plt+0x6159c>
   729cc:	ldr	r0, [fp, #8]
   729d0:	cmp	r0, #0
   729d4:	ldrne	sl, [sl, #48]	; 0x30
   729d8:	cmpne	sl, #0
   729dc:	bne	72904 <fputs@plt+0x6151c>
   729e0:	sub	sp, fp, #28
   729e4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   729e8:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   729ec:	add	fp, sp, #24
   729f0:	cmp	r1, #0
   729f4:	beq	72a50 <fputs@plt+0x61668>
   729f8:	mov	r7, r0
   729fc:	ldr	r0, [r1]
   72a00:	mov	r6, r1
   72a04:	cmp	r0, #1
   72a08:	blt	72a50 <fputs@plt+0x61668>
   72a0c:	ldr	r1, [r6, #4]
   72a10:	mov	r8, r3
   72a14:	mov	r9, r2
   72a18:	mov	r4, #0
   72a1c:	mov	r5, #0
   72a20:	ldr	r1, [r1, r4]
   72a24:	mov	r0, r7
   72a28:	mov	r2, r9
   72a2c:	mov	r3, r8
   72a30:	bl	72a54 <fputs@plt+0x6166c>
   72a34:	ldr	r1, [r6, #4]
   72a38:	add	r5, r5, #1
   72a3c:	str	r0, [r1, r4]
   72a40:	add	r4, r4, #20
   72a44:	ldr	r0, [r6]
   72a48:	cmp	r5, r0
   72a4c:	blt	72a20 <fputs@plt+0x61638>
   72a50:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   72a54:	push	{r4, r5, r6, r7, fp, lr}
   72a58:	add	fp, sp, #16
   72a5c:	sub	sp, sp, #8
   72a60:	cmp	r1, #0
   72a64:	beq	72b24 <fputs@plt+0x6173c>
   72a68:	mov	r5, r0
   72a6c:	ldrb	r0, [r1]
   72a70:	mov	r6, r3
   72a74:	mov	r7, r2
   72a78:	mov	r4, r1
   72a7c:	cmp	r0, #152	; 0x98
   72a80:	bne	72ad0 <fputs@plt+0x616e8>
   72a84:	ldr	r0, [r4, #28]
   72a88:	cmp	r0, r7
   72a8c:	bne	72ad0 <fputs@plt+0x616e8>
   72a90:	ldrsh	r0, [r4, #32]
   72a94:	cmn	r0, #1
   72a98:	ble	72b54 <fputs@plt+0x6176c>
   72a9c:	ldr	r1, [r6, #4]
   72aa0:	add	r0, r0, r0, lsl #2
   72aa4:	mov	r2, #0
   72aa8:	mov	r3, #0
   72aac:	ldr	r1, [r1, r0, lsl #2]
   72ab0:	mov	r0, r5
   72ab4:	bl	64c78 <fputs@plt+0x53890>
   72ab8:	mov	r6, r0
   72abc:	mov	r0, r5
   72ac0:	mov	r1, r4
   72ac4:	bl	47818 <fputs@plt+0x36430>
   72ac8:	mov	r0, r6
   72acc:	b	72b4c <fputs@plt+0x61764>
   72ad0:	ldr	r1, [r4, #12]
   72ad4:	mov	r0, r5
   72ad8:	mov	r2, r7
   72adc:	mov	r3, r6
   72ae0:	bl	72a54 <fputs@plt+0x6166c>
   72ae4:	str	r0, [r4, #12]
   72ae8:	mov	r0, r5
   72aec:	mov	r2, r7
   72af0:	mov	r3, r6
   72af4:	ldr	r1, [r4, #16]
   72af8:	bl	72a54 <fputs@plt+0x6166c>
   72afc:	str	r0, [r4, #16]
   72b00:	ldrb	r0, [r4, #5]
   72b04:	tst	r0, #8
   72b08:	bne	72b2c <fputs@plt+0x61744>
   72b0c:	ldr	r1, [r4, #20]
   72b10:	mov	r0, r5
   72b14:	mov	r2, r7
   72b18:	mov	r3, r6
   72b1c:	bl	729e8 <fputs@plt+0x61600>
   72b20:	b	72b48 <fputs@plt+0x61760>
   72b24:	mov	r4, #0
   72b28:	b	72b48 <fputs@plt+0x61760>
   72b2c:	ldr	r1, [r4, #20]
   72b30:	mov	r0, #1
   72b34:	mov	r2, r7
   72b38:	mov	r3, r6
   72b3c:	str	r0, [sp]
   72b40:	mov	r0, r5
   72b44:	bl	728dc <fputs@plt+0x614f4>
   72b48:	mov	r0, r4
   72b4c:	sub	sp, fp, #16
   72b50:	pop	{r4, r5, r6, r7, fp, pc}
   72b54:	mov	r0, #101	; 0x65
   72b58:	strb	r0, [r4]
   72b5c:	b	72b48 <fputs@plt+0x61760>
   72b60:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   72b64:	add	fp, sp, #24
   72b68:	mov	r9, r2
   72b6c:	mov	r5, r0
   72b70:	mov	r7, #0
   72b74:	mov	r6, r1
   72b78:	ldr	r1, [r1, #48]	; 0x30
   72b7c:	add	r7, r7, #1
   72b80:	cmp	r1, #0
   72b84:	bne	72b74 <fputs@plt+0x6178c>
   72b88:	cmp	r6, #0
   72b8c:	beq	72bc8 <fputs@plt+0x617e0>
   72b90:	mov	r8, #0
   72b94:	ldr	r4, [r6, #48]	; 0x30
   72b98:	mov	r0, r5
   72b9c:	mov	r1, r6
   72ba0:	mov	r2, r9
   72ba4:	str	r8, [r6, #48]	; 0x30
   72ba8:	bl	53d14 <fputs@plt+0x4292c>
   72bac:	cmp	r0, #0
   72bb0:	str	r4, [r6, #48]	; 0x30
   72bb4:	bne	72bcc <fputs@plt+0x617e4>
   72bb8:	strh	r7, [r6, #6]
   72bbc:	ldr	r6, [r6, #52]	; 0x34
   72bc0:	cmp	r6, #0
   72bc4:	bne	72b94 <fputs@plt+0x617ac>
   72bc8:	mov	r0, #0
   72bcc:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   72bd0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   72bd4:	add	fp, sp, #28
   72bd8:	sub	sp, sp, #92	; 0x5c
   72bdc:	mov	r6, r0
   72be0:	ldr	r7, [r0, #8]
   72be4:	ldr	r0, [r1]
   72be8:	mov	r4, r1
   72bec:	ldr	sl, [r1, #28]
   72bf0:	ldr	r1, [r1, #48]	; 0x30
   72bf4:	mov	r5, r2
   72bf8:	mov	r9, #0
   72bfc:	mov	r2, #0
   72c00:	mov	r3, #0
   72c04:	ldr	r8, [r0]
   72c08:	str	r1, [fp, #-52]	; 0xffffffcc
   72c0c:	mov	r0, r6
   72c10:	mov	r1, #33	; 0x21
   72c14:	str	r9, [sp]
   72c18:	bl	66430 <fputs@plt+0x55048>
   72c1c:	cmp	r0, #0
   72c20:	bne	73024 <fputs@plt+0x61c3c>
   72c24:	mov	r0, r7
   72c28:	str	r8, [fp, #-56]	; 0xffffffc8
   72c2c:	str	r5, [sp, #44]	; 0x2c
   72c30:	bl	626a8 <fputs@plt+0x512c0>
   72c34:	mov	r2, r0
   72c38:	mov	r0, r6
   72c3c:	mov	r1, r4
   72c40:	mov	r8, r6
   72c44:	str	r2, [sp, #48]	; 0x30
   72c48:	bl	6c7f4 <fputs@plt+0x5b40c>
   72c4c:	ldr	r0, [r4, #60]	; 0x3c
   72c50:	str	r9, [r4, #60]	; 0x3c
   72c54:	mov	r2, #0
   72c58:	ldr	ip, [r4, #44]	; 0x2c
   72c5c:	str	r0, [sp, #60]	; 0x3c
   72c60:	ldr	r0, [r4, #12]
   72c64:	str	r0, [sp, #40]	; 0x28
   72c68:	ldr	r0, [r4, #16]
   72c6c:	str	r0, [sp, #36]	; 0x24
   72c70:	ldr	r0, [r4, #56]	; 0x38
   72c74:	str	r9, [r4, #56]	; 0x38
   72c78:	str	r9, [r4, #12]
   72c7c:	str	r9, [r4, #16]
   72c80:	str	r0, [sp, #56]	; 0x38
   72c84:	ldr	r0, [sl]
   72c88:	cmp	r0, #1
   72c8c:	blt	72cc0 <fputs@plt+0x618d8>
   72c90:	add	r1, sl, #52	; 0x34
   72c94:	mov	r2, #0
   72c98:	ldrb	r3, [r1, #-7]
   72c9c:	tst	r3, #32
   72ca0:	bne	72cbc <fputs@plt+0x618d4>
   72ca4:	add	r2, r2, #1
   72ca8:	add	r1, r1, #72	; 0x48
   72cac:	cmp	r2, r0
   72cb0:	blt	72c98 <fputs@plt+0x618b0>
   72cb4:	mov	r2, #0
   72cb8:	b	72cc0 <fputs@plt+0x618d8>
   72cbc:	ldr	r2, [r1]
   72cc0:	ldr	r5, [r8, #72]	; 0x48
   72cc4:	mov	r9, r8
   72cc8:	add	r1, r5, #1
   72ccc:	str	r1, [r8, #72]	; 0x48
   72cd0:	ldrb	r0, [r4, #4]
   72cd4:	cmp	r0, #115	; 0x73
   72cd8:	bne	72cfc <fputs@plt+0x61914>
   72cdc:	add	r0, r5, #2
   72ce0:	cmp	ip, #0
   72ce4:	str	r1, [sp, #52]	; 0x34
   72ce8:	mov	r6, r7
   72cec:	str	r0, [r9, #72]	; 0x48
   72cf0:	mov	r0, #6
   72cf4:	movwne	r0, #8
   72cf8:	b	72d14 <fputs@plt+0x6192c>
   72cfc:	cmp	ip, #0
   72d00:	mov	r0, #5
   72d04:	mov	r1, #0
   72d08:	mov	r6, r7
   72d0c:	movwne	r0, #7
   72d10:	str	r1, [sp, #52]	; 0x34
   72d14:	mov	r7, #0
   72d18:	str	r5, [fp, #-44]	; 0xffffffd4
   72d1c:	strb	r0, [fp, #-48]	; 0xffffffd0
   72d20:	ldr	r1, [fp, #-56]	; 0xffffffc8
   72d24:	mov	r8, ip
   72d28:	mov	sl, r2
   72d2c:	str	r7, [fp, #-36]	; 0xffffffdc
   72d30:	str	r7, [fp, #-40]	; 0xffffffd8
   72d34:	strb	r7, [fp, #-47]	; 0xffffffd1
   72d38:	ldr	r0, [r9, #76]	; 0x4c
   72d3c:	add	r3, r0, #1
   72d40:	mov	r0, r6
   72d44:	str	r3, [r9, #76]	; 0x4c
   72d48:	str	r1, [sp]
   72d4c:	mov	r1, #60	; 0x3c
   72d50:	str	r3, [sp, #28]
   72d54:	bl	49a20 <fputs@plt+0x38638>
   72d58:	cmp	r8, #0
   72d5c:	beq	72da8 <fputs@plt+0x619c0>
   72d60:	mov	r0, r9
   72d64:	mov	r1, r4
   72d68:	bl	73b90 <fputs@plt+0x627a8>
   72d6c:	str	r0, [fp, #-56]	; 0xffffffc8
   72d70:	ldr	r0, [r8]
   72d74:	mov	r1, #57	; 0x39
   72d78:	mov	r2, r5
   72d7c:	str	r7, [sp]
   72d80:	add	r3, r0, #2
   72d84:	mov	r0, r6
   72d88:	bl	49a20 <fputs@plt+0x38638>
   72d8c:	ldr	r2, [fp, #-56]	; 0xffffffc8
   72d90:	mov	r1, r0
   72d94:	mov	r0, r6
   72d98:	mvn	r3, #5
   72d9c:	bl	1d520 <fputs@plt+0xc138>
   72da0:	str	r8, [fp, #-32]	; 0xffffffe0
   72da4:	b	72dc0 <fputs@plt+0x619d8>
   72da8:	ldr	r3, [fp, #-56]	; 0xffffffc8
   72dac:	mov	r0, r6
   72db0:	mov	r1, #57	; 0x39
   72db4:	mov	r2, r5
   72db8:	str	r7, [sp]
   72dbc:	bl	49a20 <fputs@plt+0x38638>
   72dc0:	ldr	r2, [sp, #52]	; 0x34
   72dc4:	str	r5, [sp, #32]
   72dc8:	cmp	r2, #0
   72dcc:	beq	72df8 <fputs@plt+0x61a10>
   72dd0:	mov	r0, #0
   72dd4:	mov	r1, #57	; 0x39
   72dd8:	mov	r3, #0
   72ddc:	str	r0, [sp]
   72de0:	mov	r0, r6
   72de4:	bl	49a20 <fputs@plt+0x38638>
   72de8:	str	r0, [r4, #20]
   72dec:	ldr	r0, [r4, #8]
   72df0:	orr	r0, r0, #16
   72df4:	str	r0, [r4, #8]
   72df8:	mov	r5, r6
   72dfc:	ldr	r6, [fp, #-52]	; 0xffffffcc
   72e00:	mov	r7, #0
   72e04:	sub	r2, fp, #48	; 0x30
   72e08:	mov	r0, r9
   72e0c:	str	r7, [r4, #44]	; 0x2c
   72e10:	mov	r1, r6
   72e14:	str	r7, [r6, #52]	; 0x34
   72e18:	bl	53d14 <fputs@plt+0x4292c>
   72e1c:	cmp	r0, #0
   72e20:	str	r4, [r6, #52]	; 0x34
   72e24:	bne	73004 <fputs@plt+0x61c1c>
   72e28:	mov	r6, r5
   72e2c:	mov	r0, r5
   72e30:	ldr	r5, [sp, #32]
   72e34:	ldr	r3, [sp, #48]	; 0x30
   72e38:	mov	r1, #108	; 0x6c
   72e3c:	str	r7, [sp]
   72e40:	mov	r2, r5
   72e44:	bl	49a20 <fputs@plt+0x38638>
   72e48:	str	r0, [fp, #-56]	; 0xffffffc8
   72e4c:	mov	r0, r6
   72e50:	mov	r1, #104	; 0x68
   72e54:	mov	r2, sl
   72e58:	mov	r3, #0
   72e5c:	str	r7, [sp]
   72e60:	mov	r7, r6
   72e64:	bl	49a20 <fputs@plt+0x38638>
   72e68:	cmp	r8, #0
   72e6c:	str	r8, [sp, #24]
   72e70:	beq	72e94 <fputs@plt+0x61aac>
   72e74:	ldr	r0, [r8]
   72e78:	ldr	r1, [sp, #28]
   72e7c:	mov	r2, r5
   72e80:	str	r1, [sp]
   72e84:	add	r3, r0, #1
   72e88:	mov	r0, r7
   72e8c:	mov	r1, #47	; 0x2f
   72e90:	b	72eac <fputs@plt+0x61ac4>
   72e94:	ldr	r3, [sp, #28]
   72e98:	mov	r0, #0
   72e9c:	mov	r1, #102	; 0x66
   72ea0:	mov	r2, r5
   72ea4:	str	r0, [sp]
   72ea8:	mov	r0, r7
   72eac:	bl	49a20 <fputs@plt+0x38638>
   72eb0:	mov	r6, #0
   72eb4:	mov	r0, r7
   72eb8:	mov	r1, #95	; 0x5f
   72ebc:	mov	r2, r5
   72ec0:	mov	r3, #0
   72ec4:	str	r6, [sp]
   72ec8:	bl	49a20 <fputs@plt+0x38638>
   72ecc:	mov	r0, r7
   72ed0:	bl	626a8 <fputs@plt+0x512c0>
   72ed4:	ldr	r2, [sp, #36]	; 0x24
   72ed8:	mov	r5, r0
   72edc:	cmp	r2, #1
   72ee0:	blt	72efc <fputs@plt+0x61b14>
   72ee4:	mov	r0, #1
   72ee8:	mov	r1, #138	; 0x8a
   72eec:	mov	r3, r5
   72ef0:	str	r0, [sp]
   72ef4:	mov	r0, r7
   72ef8:	bl	49a20 <fputs@plt+0x38638>
   72efc:	ldr	r0, [sp, #44]	; 0x2c
   72f00:	ldr	r2, [r4]
   72f04:	str	r6, [sp]
   72f08:	str	r6, [sp, #4]
   72f0c:	mov	r6, r7
   72f10:	ldr	r7, [sp, #48]	; 0x30
   72f14:	mov	r1, r4
   72f18:	mov	r3, sl
   72f1c:	str	r5, [sp, #12]
   72f20:	str	r0, [sp, #8]
   72f24:	mov	r0, r9
   72f28:	str	r7, [sp, #16]
   72f2c:	bl	70860 <fputs@plt+0x5f478>
   72f30:	ldr	r2, [sp, #40]	; 0x28
   72f34:	cmp	r2, #0
   72f38:	beq	72f54 <fputs@plt+0x61b6c>
   72f3c:	mov	r0, #0
   72f40:	mov	r1, #141	; 0x8d
   72f44:	mov	r3, r7
   72f48:	str	r0, [sp]
   72f4c:	mov	r0, r6
   72f50:	bl	49a20 <fputs@plt+0x38638>
   72f54:	ldr	r0, [r6, #24]
   72f58:	ldr	r8, [sp, #24]
   72f5c:	ldr	r1, [r0, #120]	; 0x78
   72f60:	cmp	r1, #0
   72f64:	ldrne	r2, [r6, #32]
   72f68:	mvnne	r3, r5
   72f6c:	strne	r2, [r1, r3, lsl #2]
   72f70:	ldr	r1, [r6, #32]
   72f74:	sub	r1, r1, #1
   72f78:	str	r1, [r0, #96]	; 0x60
   72f7c:	ldrb	r0, [r4, #8]
   72f80:	tst	r0, #8
   72f84:	bne	72fac <fputs@plt+0x61bc4>
   72f88:	mov	r0, #0
   72f8c:	sub	r2, fp, #48	; 0x30
   72f90:	mov	r1, r4
   72f94:	str	r0, [r4, #48]	; 0x30
   72f98:	mov	r0, r9
   72f9c:	bl	53d14 <fputs@plt+0x4292c>
   72fa0:	ldr	r0, [fp, #-52]	; 0xffffffcc
   72fa4:	str	r0, [r4, #48]	; 0x30
   72fa8:	b	72fbc <fputs@plt+0x61bd4>
   72fac:	movw	r1, #6767	; 0x1a6f
   72fb0:	mov	r0, r9
   72fb4:	movt	r1, #9
   72fb8:	bl	1d2ec <fputs@plt+0xbf04>
   72fbc:	ldr	r3, [fp, #-56]	; 0xffffffc8
   72fc0:	mov	r0, #0
   72fc4:	mov	r1, #13
   72fc8:	mov	r2, #0
   72fcc:	str	r0, [sp]
   72fd0:	mov	r0, r6
   72fd4:	bl	49a20 <fputs@plt+0x38638>
   72fd8:	ldr	r0, [r6, #24]
   72fdc:	ldr	r1, [r0, #120]	; 0x78
   72fe0:	cmp	r1, #0
   72fe4:	beq	72ff8 <fputs@plt+0x61c10>
   72fe8:	ldr	r3, [sp, #48]	; 0x30
   72fec:	ldr	r2, [r6, #32]
   72ff0:	mvn	r3, r3
   72ff4:	str	r2, [r1, r3, lsl #2]
   72ff8:	ldr	r1, [r6, #32]
   72ffc:	sub	r1, r1, #1
   73000:	str	r1, [r0, #96]	; 0x60
   73004:	ldr	r1, [r4, #44]	; 0x2c
   73008:	ldr	r0, [r9]
   7300c:	bl	478b8 <fputs@plt+0x364d0>
   73010:	ldr	r0, [sp, #56]	; 0x38
   73014:	str	r0, [r4, #56]	; 0x38
   73018:	ldr	r0, [sp, #60]	; 0x3c
   7301c:	str	r0, [r4, #60]	; 0x3c
   73020:	str	r8, [r4, #44]	; 0x2c
   73024:	sub	sp, fp, #28
   73028:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   7302c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   73030:	add	fp, sp, #28
   73034:	sub	sp, sp, #140	; 0x8c
   73038:	ldr	r8, [r0, #8]
   7303c:	ldr	sl, [r0]
   73040:	str	r0, [fp, #-76]	; 0xffffffb4
   73044:	str	r2, [sp, #64]	; 0x40
   73048:	mov	r6, r1
   7304c:	mov	r0, r8
   73050:	bl	626a8 <fputs@plt+0x512c0>
   73054:	str	r0, [fp, #-72]	; 0xffffffb8
   73058:	mov	r0, r8
   7305c:	bl	626a8 <fputs@plt+0x512c0>
   73060:	str	r0, [sp, #72]	; 0x48
   73064:	ldr	r0, [r6, #48]	; 0x30
   73068:	ldr	r7, [r6, #44]	; 0x2c
   7306c:	str	r0, [fp, #-80]	; 0xffffffb0
   73070:	ldrb	r0, [r6, #4]
   73074:	ldr	r9, [r7]
   73078:	cmp	r0, #116	; 0x74
   7307c:	str	r0, [sp, #84]	; 0x54
   73080:	beq	73090 <fputs@plt+0x61ca8>
   73084:	ldrb	r0, [sl, #69]	; 0x45
   73088:	cmp	r0, #0
   7308c:	beq	731d8 <fputs@plt+0x61df0>
   73090:	mov	r0, #4
   73094:	mov	r3, #0
   73098:	str	r9, [sp, #56]	; 0x38
   7309c:	add	r2, r0, r9, lsl #2
   730a0:	mov	r0, #0
   730a4:	str	r0, [sp, #52]	; 0x34
   730a8:	mov	r0, sl
   730ac:	bl	238e0 <fputs@plt+0x124f8>
   730b0:	ldr	r9, [fp, #-76]	; 0xffffffb4
   730b4:	ldr	r5, [fp, #-80]	; 0xffffffb0
   730b8:	mov	r4, r0
   730bc:	cmp	r0, #0
   730c0:	mov	r0, #0
   730c4:	beq	73104 <fputs@plt+0x61d1c>
   730c8:	ldr	r2, [sp, #56]	; 0x38
   730cc:	cmp	r2, #1
   730d0:	str	r2, [r4]
   730d4:	blt	730f8 <fputs@plt+0x61d10>
   730d8:	ldr	r1, [r7, #4]
   730dc:	add	r0, r4, #4
   730e0:	add	r1, r1, #16
   730e4:	ldrh	r3, [r1], #20
   730e8:	subs	r2, r2, #1
   730ec:	sub	r3, r3, #1
   730f0:	str	r3, [r0], #4
   730f4:	bne	730e4 <fputs@plt+0x61cfc>
   730f8:	mov	r0, r9
   730fc:	mov	r1, r6
   73100:	bl	73b90 <fputs@plt+0x627a8>
   73104:	str	r7, [r6, #44]	; 0x2c
   73108:	str	r0, [sp, #32]
   7310c:	mov	r1, r7
   73110:	mov	r2, #0
   73114:	ldr	r0, [r9]
   73118:	bl	65188 <fputs@plt+0x53da0>
   7311c:	ldr	r7, [sp, #84]	; 0x54
   73120:	str	r0, [r5, #44]	; 0x2c
   73124:	mov	r0, #0
   73128:	str	r4, [sp, #36]	; 0x24
   7312c:	str	sl, [sp, #20]
   73130:	str	r0, [sp, #48]	; 0x30
   73134:	cmp	r7, #116	; 0x74
   73138:	beq	732bc <fputs@plt+0x61ed4>
   7313c:	ldr	r0, [r6]
   73140:	mov	r1, #22
   73144:	mov	r2, #0
   73148:	ldr	r7, [r0]
   7314c:	ldr	r0, [r9, #76]	; 0x4c
   73150:	add	r3, r0, #1
   73154:	add	r0, r3, r7
   73158:	str	r3, [sp, #52]	; 0x34
   7315c:	str	r0, [r9, #76]	; 0x4c
   73160:	mov	r0, #0
   73164:	str	r0, [sp]
   73168:	mov	r0, r8
   7316c:	bl	49a20 <fputs@plt+0x38638>
   73170:	mov	r0, sl
   73174:	mov	r1, r7
   73178:	mov	r2, #1
   7317c:	bl	60894 <fputs@plt+0x4f4ac>
   73180:	cmp	r0, #0
   73184:	beq	732b0 <fputs@plt+0x61ec8>
   73188:	mov	r4, r0
   7318c:	cmp	r7, #1
   73190:	blt	731d0 <fputs@plt+0x61de8>
   73194:	mov	sl, #0
   73198:	mov	r5, #0
   7319c:	mov	r0, r9
   731a0:	mov	r1, r6
   731a4:	mov	r2, r5
   731a8:	bl	73b2c <fputs@plt+0x62744>
   731ac:	add	r1, r4, r5, lsl #2
   731b0:	str	r0, [r1, #20]
   731b4:	ldr	r0, [r4, #16]
   731b8:	strb	sl, [r0, r5]
   731bc:	add	r5, r5, #1
   731c0:	cmp	r7, r5
   731c4:	bne	7319c <fputs@plt+0x61db4>
   731c8:	ldr	sl, [sp, #20]
   731cc:	ldr	r5, [fp, #-80]	; 0xffffffb0
   731d0:	str	r4, [sp, #48]	; 0x30
   731d4:	b	732b8 <fputs@plt+0x61ed0>
   731d8:	mov	r5, #1
   731dc:	mov	r4, #0
   731e0:	ldr	r0, [r6]
   731e4:	ldr	r0, [r0]
   731e8:	cmp	r5, r0
   731ec:	bgt	73090 <fputs@plt+0x61ca8>
   731f0:	cmp	r9, #1
   731f4:	blt	73224 <fputs@plt+0x61e3c>
   731f8:	ldr	r0, [r7, #4]
   731fc:	add	r1, r0, #16
   73200:	mov	r0, #0
   73204:	ldrh	r2, [r1]
   73208:	cmp	r5, r2
   7320c:	beq	73228 <fputs@plt+0x61e40>
   73210:	add	r0, r0, #1
   73214:	add	r1, r1, #20
   73218:	cmp	r9, r0
   7321c:	bne	73204 <fputs@plt+0x61e1c>
   73220:	b	73230 <fputs@plt+0x61e48>
   73224:	mov	r0, #0
   73228:	cmp	r0, r9
   7322c:	bne	7329c <fputs@plt+0x61eb4>
   73230:	mov	r0, sl
   73234:	mov	r1, #132	; 0x84
   73238:	sub	r2, fp, #48	; 0x30
   7323c:	mov	r3, #0
   73240:	str	r4, [fp, #-44]	; 0xffffffd4
   73244:	str	r4, [fp, #-48]	; 0xffffffd0
   73248:	bl	66b48 <fputs@plt+0x55760>
   7324c:	cmp	r0, #0
   73250:	beq	739e4 <fputs@plt+0x625fc>
   73254:	str	r5, [r0, #8]
   73258:	mov	r2, r0
   7325c:	mov	r1, r7
   73260:	ldr	r0, [r0, #4]
   73264:	orr	r0, r0, #1024	; 0x400
   73268:	str	r0, [r2, #4]
   7326c:	ldr	r0, [fp, #-76]	; 0xffffffb4
   73270:	bl	57450 <fputs@plt+0x46068>
   73274:	cmp	r0, #0
   73278:	beq	73298 <fputs@plt+0x61eb0>
   7327c:	mov	r7, r0
   73280:	ldr	r0, [r0, #4]
   73284:	add	r1, r9, r9, lsl #2
   73288:	add	r9, r9, #1
   7328c:	add	r0, r0, r1, lsl #2
   73290:	strh	r5, [r0, #16]
   73294:	b	7329c <fputs@plt+0x61eb4>
   73298:	mov	r7, #0
   7329c:	ldrb	r0, [sl, #69]	; 0x45
   732a0:	add	r5, r5, #1
   732a4:	cmp	r0, #0
   732a8:	beq	731e0 <fputs@plt+0x61df8>
   732ac:	b	73090 <fputs@plt+0x61ca8>
   732b0:	mov	r0, #0
   732b4:	str	r0, [sp, #48]	; 0x30
   732b8:	ldr	r7, [sp, #84]	; 0x54
   732bc:	mov	r1, #0
   732c0:	movw	r3, #4206	; 0x106e
   732c4:	mov	r0, #0
   732c8:	str	r1, [r6, #48]	; 0x30
   732cc:	str	r1, [r5, #52]	; 0x34
   732d0:	movt	r3, #9
   732d4:	str	r0, [sp, #44]	; 0x2c
   732d8:	mov	r0, r9
   732dc:	mov	r1, r6
   732e0:	ldr	r2, [r6, #44]	; 0x2c
   732e4:	bl	6b0a0 <fputs@plt+0x59cb8>
   732e8:	ldr	r0, [r5, #48]	; 0x30
   732ec:	cmp	r0, #0
   732f0:	bne	7330c <fputs@plt+0x61f24>
   732f4:	ldr	r2, [r5, #44]	; 0x2c
   732f8:	movw	r3, #4206	; 0x106e
   732fc:	mov	r0, r9
   73300:	mov	r1, r5
   73304:	movt	r3, #9
   73308:	bl	6b0a0 <fputs@plt+0x59cb8>
   7330c:	ldr	r2, [fp, #-72]	; 0xffffffb8
   73310:	mov	r0, r9
   73314:	mov	r1, r6
   73318:	bl	6c7f4 <fputs@plt+0x5b40c>
   7331c:	cmp	r7, #116	; 0x74
   73320:	bne	73388 <fputs@plt+0x61fa0>
   73324:	ldr	r2, [r6, #12]
   73328:	mov	r5, #0
   7332c:	cmp	r2, #0
   73330:	beq	7338c <fputs@plt+0x61fa4>
   73334:	ldr	r0, [r9, #76]	; 0x4c
   73338:	mov	r4, #0
   7333c:	add	r7, r0, #2
   73340:	add	r5, r0, #1
   73344:	mov	r0, r8
   73348:	str	r7, [r9, #76]	; 0x4c
   7334c:	mov	r3, r5
   73350:	ldr	r1, [r6, #16]
   73354:	str	r4, [sp]
   73358:	cmp	r1, #0
   7335c:	addne	r2, r1, #1
   73360:	mov	r1, #30
   73364:	bl	49a20 <fputs@plt+0x38638>
   73368:	mov	r0, r8
   7336c:	mov	r1, #30
   73370:	mov	r2, r5
   73374:	mov	r3, r7
   73378:	str	r4, [sp]
   7337c:	str	r7, [sp, #44]	; 0x2c
   73380:	bl	49a20 <fputs@plt+0x38638>
   73384:	b	7338c <fputs@plt+0x61fa4>
   73388:	mov	r5, #0
   7338c:	ldr	r1, [r6, #56]	; 0x38
   73390:	mov	r0, sl
   73394:	bl	47818 <fputs@plt+0x36430>
   73398:	mov	r4, r6
   7339c:	mov	r6, r9
   733a0:	mov	r9, #0
   733a4:	mov	r0, sl
   733a8:	str	r9, [r4, #56]	; 0x38
   733ac:	ldr	r1, [r4, #60]	; 0x3c
   733b0:	bl	47818 <fputs@plt+0x36430>
   733b4:	str	r9, [r4, #60]	; 0x3c
   733b8:	str	r4, [sp, #76]	; 0x4c
   733bc:	mov	r3, #0
   733c0:	ldr	r4, [r6, #76]	; 0x4c
   733c4:	add	r0, r4, #4
   733c8:	add	sl, r4, #1
   733cc:	add	r1, r4, #2
   733d0:	str	r0, [r6, #76]	; 0x4c
   733d4:	str	r0, [sp, #40]	; 0x28
   733d8:	mov	r0, #13
   733dc:	str	sl, [fp, #-44]	; 0xffffffd4
   733e0:	str	r1, [fp, #-64]	; 0xffffffc0
   733e4:	str	r9, [fp, #-56]	; 0xffffffc8
   733e8:	str	r9, [fp, #-60]	; 0xffffffc4
   733ec:	str	r1, [sp, #80]	; 0x50
   733f0:	mov	r1, #16
   733f4:	mov	r2, sl
   733f8:	strh	r0, [fp, #-48]	; 0xffffffd0
   733fc:	str	r9, [fp, #-36]	; 0xffffffdc
   73400:	str	r9, [fp, #-40]	; 0xffffffd8
   73404:	strh	r0, [fp, #-68]	; 0xffffffbc
   73408:	ldr	r0, [r8, #32]
   7340c:	add	r0, r0, #1
   73410:	str	r0, [sp]
   73414:	mov	r0, r8
   73418:	bl	49a20 <fputs@plt+0x38638>
   7341c:	ldr	r1, [fp, #-80]	; 0xffffffb0
   73420:	mov	r7, r0
   73424:	sub	r2, fp, #48	; 0x30
   73428:	str	r5, [r1, #12]
   7342c:	ldr	r0, [r6, #472]	; 0x1d8
   73430:	str	r0, [sp, #28]
   73434:	mov	r0, r6
   73438:	bl	53d14 <fputs@plt+0x4292c>
   7343c:	mov	r0, r8
   73440:	mov	r1, #17
   73444:	mov	r2, sl
   73448:	mov	r3, #0
   7344c:	str	r9, [sp]
   73450:	str	sl, [sp, #68]	; 0x44
   73454:	bl	49a20 <fputs@plt+0x38638>
   73458:	ldr	r2, [r8, #24]
   7345c:	strb	r9, [r2, #19]
   73460:	str	r9, [r2, #60]	; 0x3c
   73464:	ldr	r0, [r8, #32]
   73468:	sub	r1, r0, #1
   7346c:	str	r1, [r2, #96]	; 0x60
   73470:	add	r2, r4, #3
   73474:	str	r2, [sp, #60]	; 0x3c
   73478:	ldr	r2, [r8]
   7347c:	ldrb	r2, [r2, #69]	; 0x45
   73480:	cmp	r2, #0
   73484:	beq	73494 <fputs@plt+0x620ac>
   73488:	movw	r1, #35320	; 0x89f8
   7348c:	movt	r1, #10
   73490:	b	734a8 <fputs@plt+0x620c0>
   73494:	cmp	r7, #0
   73498:	ldr	r2, [r8, #4]
   7349c:	movpl	r1, r7
   734a0:	add	r1, r1, r1, lsl #2
   734a4:	add	r1, r2, r1, lsl #2
   734a8:	ldr	sl, [sp, #80]	; 0x50
   734ac:	str	r0, [r1, #8]
   734b0:	add	r0, r0, #1
   734b4:	mov	r1, #16
   734b8:	mov	r3, #0
   734bc:	str	r0, [sp]
   734c0:	mov	r0, r8
   734c4:	mov	r2, sl
   734c8:	bl	49a20 <fputs@plt+0x38638>
   734cc:	ldr	r7, [sp, #76]	; 0x4c
   734d0:	str	r0, [sp, #16]
   734d4:	ldr	r0, [sp, #44]	; 0x2c
   734d8:	ldr	r6, [fp, #-76]	; 0xffffffb4
   734dc:	sub	r2, fp, #68	; 0x44
   734e0:	ldr	r4, [r7, #12]
   734e4:	ldr	r5, [r7, #16]
   734e8:	str	r0, [r7, #12]
   734ec:	str	r9, [r7, #16]
   734f0:	mov	r1, r7
   734f4:	ldr	r0, [r6, #472]	; 0x1d8
   734f8:	str	r0, [sp, #44]	; 0x2c
   734fc:	mov	r0, r6
   73500:	bl	53d14 <fputs@plt+0x4292c>
   73504:	mov	r0, r8
   73508:	mov	r1, #17
   7350c:	mov	r2, sl
   73510:	mov	r3, #0
   73514:	str	r4, [r7, #12]
   73518:	str	r5, [r7, #16]
   7351c:	str	r9, [sp]
   73520:	bl	49a20 <fputs@plt+0x38638>
   73524:	ldr	r0, [r8, #24]
   73528:	ldr	r4, [sp, #52]	; 0x34
   7352c:	ldr	r5, [sp, #48]	; 0x30
   73530:	ldr	r3, [sp, #64]	; 0x40
   73534:	sub	r2, fp, #48	; 0x30
   73538:	mov	r1, r7
   7353c:	strb	r9, [r0, #19]
   73540:	str	r9, [r0, #60]	; 0x3c
   73544:	ldr	r0, [sp, #60]	; 0x3c
   73548:	str	r4, [sp, #4]
   7354c:	str	r5, [sp, #8]
   73550:	str	r0, [sp]
   73554:	ldr	r0, [fp, #-72]	; 0xffffffb8
   73558:	str	r0, [sp, #12]
   7355c:	mov	r0, r6
   73560:	mov	r6, r7
   73564:	bl	73c98 <fputs@plt+0x628b0>
   73568:	ldr	r7, [sp, #84]	; 0x54
   7356c:	mov	sl, r0
   73570:	sub	r0, r7, #115	; 0x73
   73574:	uxtb	r0, r0
   73578:	cmp	r0, #1
   7357c:	str	r0, [sp, #24]
   73580:	bhi	735ac <fputs@plt+0x621c4>
   73584:	ldr	r0, [sp, #40]	; 0x28
   73588:	ldr	r3, [sp, #64]	; 0x40
   7358c:	sub	r2, fp, #68	; 0x44
   73590:	mov	r1, r6
   73594:	stm	sp, {r0, r4, r5}
   73598:	ldr	r0, [fp, #-72]	; 0xffffffb8
   7359c:	str	r0, [sp, #12]
   735a0:	ldr	r0, [fp, #-76]	; 0xffffffb4
   735a4:	bl	73c98 <fputs@plt+0x628b0>
   735a8:	mov	r9, r0
   735ac:	cmp	r5, #0
   735b0:	beq	735c8 <fputs@plt+0x621e0>
   735b4:	ldr	r0, [r5]
   735b8:	subs	r0, r0, #1
   735bc:	str	r0, [r5]
   735c0:	moveq	r0, r5
   735c4:	bleq	144bc <fputs@plt+0x30d4>
   735c8:	sub	r0, r7, #117	; 0x75
   735cc:	ldr	r5, [fp, #-72]	; 0xffffffb8
   735d0:	uxtb	r0, r0
   735d4:	cmp	r0, #2
   735d8:	str	r5, [sp, #52]	; 0x34
   735dc:	bcc	73648 <fputs@plt+0x62260>
   735e0:	ldr	r2, [sp, #40]	; 0x28
   735e4:	mov	r4, #0
   735e8:	mov	r0, r8
   735ec:	mov	r1, #14
   735f0:	mov	r3, r9
   735f4:	str	r4, [sp]
   735f8:	bl	49a20 <fputs@plt+0x38638>
   735fc:	ldr	r2, [sp, #80]	; 0x50
   73600:	ldr	r3, [fp, #-72]	; 0xffffffb8
   73604:	mov	r5, r0
   73608:	mov	r0, r8
   7360c:	mov	r1, #18
   73610:	str	r4, [sp]
   73614:	bl	49a20 <fputs@plt+0x38638>
   73618:	str	r0, [sp, #52]	; 0x34
   7361c:	mov	r0, r8
   73620:	mov	r1, #13
   73624:	mov	r2, #0
   73628:	mov	r3, r5
   7362c:	str	r4, [sp]
   73630:	bl	49a20 <fputs@plt+0x38638>
   73634:	ldr	r0, [fp, #-80]	; 0xffffffb0
   73638:	ldrsh	r1, [r0, #6]
   7363c:	ldrsh	r0, [r6, #6]
   73640:	bl	739ec <fputs@plt+0x62604>
   73644:	strh	r0, [r6, #6]
   73648:	cmp	r7, #118	; 0x76
   7364c:	bne	73678 <fputs@plt+0x62290>
   73650:	ldr	r0, [fp, #-80]	; 0xffffffb0
   73654:	ldrsh	r1, [r6, #6]
   73658:	mov	r4, r5
   7365c:	ldrsh	r0, [r0, #6]
   73660:	cmp	r1, r0
   73664:	ble	736c8 <fputs@plt+0x622e0>
   73668:	ldr	r1, [sp, #76]	; 0x4c
   7366c:	mov	r4, r5
   73670:	strh	r0, [r1, #6]
   73674:	b	736c8 <fputs@plt+0x622e0>
   73678:	ldr	r2, [sp, #60]	; 0x3c
   7367c:	mov	r6, #0
   73680:	mov	r0, r8
   73684:	mov	r1, #14
   73688:	mov	r3, sl
   7368c:	str	r6, [sp]
   73690:	bl	49a20 <fputs@plt+0x38638>
   73694:	ldr	r2, [sp, #68]	; 0x44
   73698:	ldr	r3, [fp, #-72]	; 0xffffffb8
   7369c:	mov	r4, r0
   736a0:	mov	r0, r8
   736a4:	mov	r1, #18
   736a8:	str	r6, [sp]
   736ac:	bl	49a20 <fputs@plt+0x38638>
   736b0:	mov	r0, r8
   736b4:	mov	r1, #13
   736b8:	mov	r2, #0
   736bc:	mov	r3, r4
   736c0:	str	r6, [sp]
   736c4:	bl	49a20 <fputs@plt+0x38638>
   736c8:	ldr	r2, [sp, #60]	; 0x3c
   736cc:	mov	r6, #0
   736d0:	mov	r0, r8
   736d4:	mov	r1, #14
   736d8:	mov	r3, sl
   736dc:	str	r6, [sp]
   736e0:	bl	49a20 <fputs@plt+0x38638>
   736e4:	ldr	r2, [sp, #68]	; 0x44
   736e8:	mov	r7, r0
   736ec:	mov	r0, r8
   736f0:	mov	r1, #18
   736f4:	mov	r3, r5
   736f8:	str	r6, [sp]
   736fc:	bl	49a20 <fputs@plt+0x38638>
   73700:	ldr	r3, [sp, #72]	; 0x48
   73704:	mov	r0, r8
   73708:	mov	r1, #13
   7370c:	mov	r2, #0
   73710:	str	r6, [sp]
   73714:	bl	49a20 <fputs@plt+0x38638>
   73718:	ldr	r0, [sp, #84]	; 0x54
   7371c:	cmp	r0, #116	; 0x74
   73720:	bne	7372c <fputs@plt+0x62344>
   73724:	str	r7, [sp, #84]	; 0x54
   73728:	b	7377c <fputs@plt+0x62394>
   7372c:	cmp	r0, #118	; 0x76
   73730:	bne	73744 <fputs@plt+0x6235c>
   73734:	add	r0, r7, #1
   73738:	str	r7, [sp, #84]	; 0x54
   7373c:	str	r0, [sp, #60]	; 0x3c
   73740:	b	73780 <fputs@plt+0x62398>
   73744:	ldr	r2, [sp, #68]	; 0x44
   73748:	mov	r6, #0
   7374c:	mov	r0, r8
   73750:	mov	r1, #18
   73754:	mov	r3, r5
   73758:	str	r6, [sp]
   7375c:	bl	49a20 <fputs@plt+0x38638>
   73760:	ldr	r3, [sp, #72]	; 0x48
   73764:	str	r0, [sp, #84]	; 0x54
   73768:	mov	r0, r8
   7376c:	mov	r1, #13
   73770:	mov	r2, #0
   73774:	str	r6, [sp]
   73778:	bl	49a20 <fputs@plt+0x38638>
   7377c:	str	r7, [sp, #60]	; 0x3c
   73780:	ldr	sl, [sp, #24]
   73784:	ldr	r7, [r8, #32]
   73788:	cmp	sl, #1
   7378c:	bhi	737ac <fputs@plt+0x623c4>
   73790:	ldr	r2, [sp, #40]	; 0x28
   73794:	mov	r0, #0
   73798:	mov	r1, #14
   7379c:	mov	r3, r9
   737a0:	str	r0, [sp]
   737a4:	mov	r0, r8
   737a8:	bl	49a20 <fputs@plt+0x38638>
   737ac:	ldr	r2, [sp, #80]	; 0x50
   737b0:	mov	r5, #0
   737b4:	mov	r0, r8
   737b8:	mov	r1, #18
   737bc:	mov	r3, r4
   737c0:	str	r5, [sp]
   737c4:	bl	49a20 <fputs@plt+0x38638>
   737c8:	ldr	r3, [sp, #72]	; 0x48
   737cc:	mov	r0, r8
   737d0:	mov	r1, #13
   737d4:	mov	r2, #0
   737d8:	str	r5, [sp]
   737dc:	bl	49a20 <fputs@plt+0x38638>
   737e0:	ldr	r0, [r8, #32]
   737e4:	ldr	r2, [r8, #24]
   737e8:	sub	r1, r0, #1
   737ec:	str	r1, [r2, #96]	; 0x60
   737f0:	ldr	r2, [r8]
   737f4:	ldrb	r2, [r2, #69]	; 0x45
   737f8:	cmp	r2, #0
   737fc:	beq	7380c <fputs@plt+0x62424>
   73800:	movw	r1, #35320	; 0x89f8
   73804:	movt	r1, #10
   73808:	b	73824 <fputs@plt+0x6243c>
   7380c:	ldr	r2, [sp, #16]
   73810:	cmp	r2, #0
   73814:	movpl	r1, r2
   73818:	ldr	r2, [r8, #4]
   7381c:	add	r1, r1, r1, lsl #2
   73820:	add	r1, r2, r1, lsl #2
   73824:	ldr	r2, [sp, #68]	; 0x44
   73828:	ldr	r3, [sp, #52]	; 0x34
   7382c:	ldr	r6, [fp, #-76]	; 0xffffffb4
   73830:	str	r0, [r1, #8]
   73834:	mov	r0, r8
   73838:	mov	r1, #18
   7383c:	str	r5, [sp]
   73840:	bl	49a20 <fputs@plt+0x38638>
   73844:	ldr	r2, [sp, #80]	; 0x50
   73848:	mov	r0, r8
   7384c:	mov	r1, #18
   73850:	mov	r3, r4
   73854:	str	r5, [sp]
   73858:	bl	49a20 <fputs@plt+0x38638>
   7385c:	ldr	r0, [r8, #24]
   73860:	ldr	r1, [r0, #120]	; 0x78
   73864:	cmp	r1, #0
   73868:	beq	7387c <fputs@plt+0x62494>
   7386c:	ldr	r3, [sp, #72]	; 0x48
   73870:	ldr	r2, [r8, #32]
   73874:	mvn	r3, r3
   73878:	str	r2, [r1, r3, lsl #2]
   7387c:	ldr	r1, [r8, #32]
   73880:	mov	r2, #0
   73884:	mov	r3, #0
   73888:	sub	r1, r1, #1
   7388c:	str	r1, [r0, #96]	; 0x60
   73890:	mov	r0, #0
   73894:	mov	r1, #41	; 0x29
   73898:	str	r0, [sp]
   7389c:	mov	r0, r8
   738a0:	bl	49a20 <fputs@plt+0x38638>
   738a4:	ldr	r2, [sp, #36]	; 0x24
   738a8:	mov	r1, r0
   738ac:	mov	r0, r8
   738b0:	mvn	r3, #14
   738b4:	bl	1d520 <fputs@plt+0xc138>
   738b8:	ldr	r0, [sp, #56]	; 0x38
   738bc:	ldr	r3, [fp, #-60]	; 0xffffffc4
   738c0:	ldr	r2, [fp, #-40]	; 0xffffffd8
   738c4:	mov	r1, #42	; 0x2a
   738c8:	str	r0, [sp]
   738cc:	mov	r0, r8
   738d0:	bl	49a20 <fputs@plt+0x38638>
   738d4:	ldr	r2, [sp, #32]
   738d8:	mov	r1, r0
   738dc:	mov	r0, r8
   738e0:	mvn	r3, #5
   738e4:	bl	1d520 <fputs@plt+0xc138>
   738e8:	ldr	r0, [r8]
   738ec:	ldr	r4, [fp, #-80]	; 0xffffffb0
   738f0:	ldrb	r0, [r0, #69]	; 0x45
   738f4:	cmp	r0, #0
   738f8:	bne	73914 <fputs@plt+0x6252c>
   738fc:	ldr	r1, [r8, #32]
   73900:	ldr	r0, [r8, #4]
   73904:	add	r1, r1, r1, lsl #2
   73908:	add	r0, r0, r1, lsl #2
   7390c:	mov	r1, #1
   73910:	strb	r1, [r0, #-17]	; 0xffffffef
   73914:	ldr	r2, [sp, #60]	; 0x3c
   73918:	ldr	r3, [sp, #84]	; 0x54
   7391c:	mov	r0, r8
   73920:	mov	r1, #43	; 0x2b
   73924:	str	r7, [sp]
   73928:	bl	49a20 <fputs@plt+0x38638>
   7392c:	ldr	r0, [r8, #24]
   73930:	ldr	r1, [r0, #120]	; 0x78
   73934:	cmp	r1, #0
   73938:	beq	7394c <fputs@plt+0x62564>
   7393c:	ldr	r3, [fp, #-72]	; 0xffffffb8
   73940:	ldr	r2, [r8, #32]
   73944:	mvn	r3, r3
   73948:	str	r2, [r1, r3, lsl #2]
   7394c:	ldr	r1, [r8, #32]
   73950:	sub	r1, r1, #1
   73954:	str	r1, [r0, #96]	; 0x60
   73958:	ldr	r0, [sp, #64]	; 0x40
   7395c:	ldrb	r0, [r0]
   73960:	cmp	r0, #9
   73964:	bne	7398c <fputs@plt+0x625a4>
   73968:	mov	r1, r4
   7396c:	mov	r0, r1
   73970:	ldr	r1, [r1, #48]	; 0x30
   73974:	cmp	r1, #0
   73978:	bne	7396c <fputs@plt+0x62584>
   7397c:	ldr	r2, [r0]
   73980:	ldr	r1, [r0, #28]
   73984:	mov	r0, r6
   73988:	bl	724bc <fputs@plt+0x610d4>
   7398c:	ldr	r0, [sp, #76]	; 0x4c
   73990:	ldr	r1, [r0, #48]	; 0x30
   73994:	cmp	r1, #0
   73998:	beq	739a8 <fputs@plt+0x625c0>
   7399c:	ldr	r0, [sp, #20]
   739a0:	mov	r2, #1
   739a4:	bl	47938 <fputs@plt+0x36550>
   739a8:	ldr	r0, [sp, #76]	; 0x4c
   739ac:	ldr	r2, [sp, #28]
   739b0:	ldr	r3, [sp, #44]	; 0x2c
   739b4:	str	r4, [r0, #48]	; 0x30
   739b8:	str	r0, [r4, #52]	; 0x34
   739bc:	ldrb	r1, [r0, #4]
   739c0:	mov	r0, #0
   739c4:	str	r0, [sp]
   739c8:	mov	r0, r6
   739cc:	bl	73a70 <fputs@plt+0x62688>
   739d0:	ldr	r0, [r6, #68]	; 0x44
   739d4:	cmp	r0, #0
   739d8:	movwne	r0, #1
   739dc:	sub	sp, fp, #28
   739e0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   739e4:	mov	r0, #7
   739e8:	b	739dc <fputs@plt+0x625f4>
   739ec:	cmp	r0, r1
   739f0:	bge	73a18 <fputs@plt+0x62630>
   739f4:	add	r2, r0, #49	; 0x31
   739f8:	cmp	r2, r1
   739fc:	mov	r2, r1
   73a00:	blt	73a68 <fputs@plt+0x62680>
   73a04:	add	r2, r0, #31
   73a08:	cmp	r2, r1
   73a0c:	bge	73a3c <fputs@plt+0x62654>
   73a10:	add	r2, r1, #1
   73a14:	b	73a68 <fputs@plt+0x62680>
   73a18:	add	r2, r1, #49	; 0x31
   73a1c:	cmp	r2, r0
   73a20:	mov	r2, r0
   73a24:	blt	73a68 <fputs@plt+0x62680>
   73a28:	add	r2, r1, #31
   73a2c:	cmp	r2, r0
   73a30:	bge	73a54 <fputs@plt+0x6266c>
   73a34:	add	r2, r0, #1
   73a38:	b	73a68 <fputs@plt+0x62680>
   73a3c:	movw	r2, #13886	; 0x363e
   73a40:	sub	r0, r1, r0
   73a44:	movt	r2, #9
   73a48:	ldrb	r0, [r2, r0]
   73a4c:	add	r2, r0, r1
   73a50:	b	73a68 <fputs@plt+0x62680>
   73a54:	movw	r2, #13886	; 0x363e
   73a58:	sub	r1, r0, r1
   73a5c:	movt	r2, #9
   73a60:	ldrb	r1, [r2, r1]
   73a64:	add	r2, r1, r0
   73a68:	sxth	r0, r2
   73a6c:	bx	lr
   73a70:	push	{r4, r5, r6, r7, fp, lr}
   73a74:	add	fp, sp, #16
   73a78:	sub	sp, sp, #8
   73a7c:	mov	r5, r0
   73a80:	ldrb	r0, [r0, #453]	; 0x1c5
   73a84:	cmp	r0, #2
   73a88:	bne	73acc <fputs@plt+0x626e4>
   73a8c:	ldr	r0, [fp, #8]
   73a90:	movw	r4, #38315	; 0x95ab
   73a94:	ldr	r7, [r5, #8]
   73a98:	movw	r6, #6846	; 0x1abe
   73a9c:	sub	r1, r1, #116	; 0x74
   73aa0:	movt	r4, #8
   73aa4:	movt	r6, #9
   73aa8:	cmp	r0, #0
   73aac:	ldr	r0, [r5]
   73ab0:	moveq	r6, r4
   73ab4:	cmp	r1, #2
   73ab8:	bhi	73ad4 <fputs@plt+0x626ec>
   73abc:	movw	r4, #61864	; 0xf1a8
   73ac0:	movt	r4, #8
   73ac4:	ldr	r1, [r4, r1, lsl #2]
   73ac8:	b	73adc <fputs@plt+0x626f4>
   73acc:	sub	sp, fp, #16
   73ad0:	pop	{r4, r5, r6, r7, fp, pc}
   73ad4:	movw	r1, #5064	; 0x13c8
   73ad8:	movt	r1, #9
   73adc:	str	r1, [sp, #4]
   73ae0:	movw	r1, #6809	; 0x1a99
   73ae4:	str	r6, [sp]
   73ae8:	movt	r1, #9
   73aec:	bl	1d370 <fputs@plt+0xbf88>
   73af0:	ldr	r2, [r5, #468]	; 0x1d4
   73af4:	mov	r6, r0
   73af8:	mov	r0, #0
   73afc:	mov	r1, #161	; 0xa1
   73b00:	mov	r3, #0
   73b04:	str	r0, [sp]
   73b08:	mov	r0, r7
   73b0c:	bl	49a20 <fputs@plt+0x38638>
   73b10:	mov	r1, r0
   73b14:	mov	r0, r7
   73b18:	mov	r2, r6
   73b1c:	mvn	r3, #0
   73b20:	sub	sp, fp, #16
   73b24:	pop	{r4, r5, r6, r7, fp, lr}
   73b28:	b	1d520 <fputs@plt+0xc138>
   73b2c:	push	{r4, r5, r6, sl, fp, lr}
   73b30:	add	fp, sp, #16
   73b34:	mov	r6, r1
   73b38:	ldr	r1, [r1, #48]	; 0x30
   73b3c:	mov	r5, r2
   73b40:	mov	r4, r0
   73b44:	cmp	r1, #0
   73b48:	beq	73b60 <fputs@plt+0x62778>
   73b4c:	mov	r0, r4
   73b50:	mov	r2, r5
   73b54:	bl	73b2c <fputs@plt+0x62744>
   73b58:	cmp	r0, #0
   73b5c:	popne	{r4, r5, r6, sl, fp, pc}
   73b60:	ldr	r1, [r6]
   73b64:	mov	r0, #0
   73b68:	ldr	r2, [r1]
   73b6c:	cmp	r2, r5
   73b70:	ble	73b8c <fputs@plt+0x627a4>
   73b74:	ldr	r0, [r1, #4]
   73b78:	add	r1, r5, r5, lsl #2
   73b7c:	ldr	r1, [r0, r1, lsl #2]
   73b80:	mov	r0, r4
   73b84:	pop	{r4, r5, r6, sl, fp, lr}
   73b88:	b	627e4 <fputs@plt+0x513fc>
   73b8c:	pop	{r4, r5, r6, sl, fp, pc}
   73b90:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   73b94:	add	fp, sp, #28
   73b98:	sub	sp, sp, #20
   73b9c:	ldr	r7, [r1, #44]	; 0x2c
   73ba0:	str	r1, [sp, #8]
   73ba4:	mov	r5, r0
   73ba8:	ldr	r0, [r0]
   73bac:	mov	r2, #1
   73bb0:	ldr	r1, [r7]
   73bb4:	str	r0, [sp, #4]
   73bb8:	str	r1, [sp, #16]
   73bbc:	add	r1, r1, #1
   73bc0:	bl	60894 <fputs@plt+0x4f4ac>
   73bc4:	mov	sl, r0
   73bc8:	cmp	r0, #0
   73bcc:	beq	73c8c <fputs@plt+0x628a4>
   73bd0:	ldr	r0, [sp, #16]
   73bd4:	cmp	r0, #1
   73bd8:	blt	73c8c <fputs@plt+0x628a4>
   73bdc:	add	r0, sl, #20
   73be0:	mov	r8, #0
   73be4:	mov	r9, #16
   73be8:	str	r0, [sp, #12]
   73bec:	ldr	r0, [r7, #4]
   73bf0:	add	r0, r0, r9
   73bf4:	ldr	r6, [r0, #-16]
   73bf8:	ldrb	r1, [r6, #5]
   73bfc:	tst	r1, #1
   73c00:	bne	73c4c <fputs@plt+0x62864>
   73c04:	ldrh	r0, [r0]
   73c08:	ldr	r1, [sp, #8]
   73c0c:	sub	r2, r0, #1
   73c10:	mov	r0, r5
   73c14:	bl	73b2c <fputs@plt+0x62744>
   73c18:	mov	r4, r0
   73c1c:	cmp	r0, #0
   73c20:	bne	73c2c <fputs@plt+0x62844>
   73c24:	ldr	r0, [sp, #4]
   73c28:	ldr	r4, [r0, #8]
   73c2c:	ldr	r2, [r4]
   73c30:	mov	r0, r5
   73c34:	mov	r1, r6
   73c38:	bl	68a0c <fputs@plt+0x57624>
   73c3c:	ldr	r1, [r7, #4]
   73c40:	add	r1, r1, r9
   73c44:	str	r0, [r1, #-16]
   73c48:	b	73c5c <fputs@plt+0x62874>
   73c4c:	mov	r0, r5
   73c50:	mov	r1, r6
   73c54:	bl	627e4 <fputs@plt+0x513fc>
   73c58:	mov	r4, r0
   73c5c:	ldr	r0, [sp, #12]
   73c60:	str	r4, [r0, r8, lsl #2]
   73c64:	ldr	r0, [r7, #4]
   73c68:	ldr	r1, [sl, #16]
   73c6c:	add	r0, r0, r9
   73c70:	add	r9, r9, #20
   73c74:	ldrb	r0, [r0, #-4]
   73c78:	strb	r0, [r1, r8]
   73c7c:	ldr	r0, [sp, #16]
   73c80:	add	r8, r8, #1
   73c84:	cmp	r0, r8
   73c88:	bne	73bec <fputs@plt+0x62804>
   73c8c:	mov	r0, sl
   73c90:	sub	sp, fp, #28
   73c94:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   73c98:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   73c9c:	add	fp, sp, #28
   73ca0:	sub	sp, sp, #28
   73ca4:	ldr	sl, [r0, #8]
   73ca8:	mov	r7, r0
   73cac:	mov	r5, r3
   73cb0:	mov	r6, r2
   73cb4:	str	r1, [sp, #24]
   73cb8:	ldr	r9, [sl, #32]
   73cbc:	mov	r0, sl
   73cc0:	bl	626a8 <fputs@plt+0x512c0>
   73cc4:	ldr	r2, [fp, #12]
   73cc8:	mov	r8, r0
   73ccc:	cmp	r2, #0
   73cd0:	beq	73dfc <fputs@plt+0x62a14>
   73cd4:	mov	r4, r8
   73cd8:	ldr	r8, [fp, #16]
   73cdc:	mov	r0, #0
   73ce0:	mov	r1, #46	; 0x2e
   73ce4:	mov	r3, #0
   73ce8:	str	r5, [sp, #20]
   73cec:	str	r9, [sp, #16]
   73cf0:	mov	r5, r2
   73cf4:	str	r0, [sp]
   73cf8:	mov	r0, sl
   73cfc:	bl	49a20 <fputs@plt+0x38638>
   73d00:	cmp	r8, #0
   73d04:	str	r0, [sp, #8]
   73d08:	ldr	r0, [r6, #12]
   73d0c:	ldr	r2, [r6, #8]
   73d10:	add	r5, r5, #1
   73d14:	str	r6, [sp, #12]
   73d18:	ldrne	r1, [r8]
   73d1c:	mov	r3, r5
   73d20:	addne	r1, r1, #1
   73d24:	strne	r1, [r8]
   73d28:	str	r0, [sp]
   73d2c:	mov	r0, sl
   73d30:	mov	r1, #42	; 0x2a
   73d34:	bl	49a20 <fputs@plt+0x38638>
   73d38:	mov	r9, r0
   73d3c:	mov	r0, sl
   73d40:	mov	r2, r8
   73d44:	mvn	r3, #5
   73d48:	mov	r1, r9
   73d4c:	bl	1d520 <fputs@plt+0xc138>
   73d50:	add	r2, r9, #2
   73d54:	mov	r0, sl
   73d58:	mov	r1, #43	; 0x2b
   73d5c:	mov	r3, r4
   73d60:	mov	r8, r4
   73d64:	str	r2, [sp]
   73d68:	bl	49a20 <fputs@plt+0x38638>
   73d6c:	ldr	r0, [sl, #32]
   73d70:	ldr	r2, [sl, #24]
   73d74:	sub	r1, r0, #1
   73d78:	str	r1, [r2, #96]	; 0x60
   73d7c:	ldr	r2, [sl]
   73d80:	ldrb	r2, [r2, #69]	; 0x45
   73d84:	cmp	r2, #0
   73d88:	beq	73d98 <fputs@plt+0x629b0>
   73d8c:	movw	r1, #35320	; 0x89f8
   73d90:	movt	r1, #10
   73d94:	b	73db0 <fputs@plt+0x629c8>
   73d98:	ldr	r2, [sp, #8]
   73d9c:	cmp	r2, #0
   73da0:	movpl	r1, r2
   73da4:	ldr	r2, [sl, #4]
   73da8:	add	r1, r1, r1, lsl #2
   73dac:	add	r1, r2, r1, lsl #2
   73db0:	ldr	r6, [sp, #12]
   73db4:	str	r0, [r1, #8]
   73db8:	ldr	r9, [sp, #16]
   73dbc:	mov	r1, #30
   73dc0:	mov	r3, r5
   73dc4:	ldr	r0, [r6, #12]
   73dc8:	ldr	r2, [r6, #8]
   73dcc:	sub	r0, r0, #1
   73dd0:	str	r0, [sp]
   73dd4:	mov	r0, sl
   73dd8:	bl	49a20 <fputs@plt+0x38638>
   73ddc:	ldr	r3, [fp, #12]
   73de0:	mov	r0, #0
   73de4:	mov	r1, #22
   73de8:	mov	r2, #1
   73dec:	str	r0, [sp]
   73df0:	mov	r0, sl
   73df4:	bl	49a20 <fputs@plt+0x38638>
   73df8:	ldr	r5, [sp, #20]
   73dfc:	ldr	r0, [r7]
   73e00:	ldrb	r1, [r0, #69]	; 0x45
   73e04:	mov	r0, #0
   73e08:	cmp	r1, #0
   73e0c:	bne	74358 <fputs@plt+0x62f70>
   73e10:	ldr	r0, [sp, #24]
   73e14:	ldr	r2, [r0, #16]
   73e18:	cmp	r2, #1
   73e1c:	blt	73e38 <fputs@plt+0x62a50>
   73e20:	mov	r0, #1
   73e24:	mov	r1, #138	; 0x8a
   73e28:	mov	r3, r8
   73e2c:	str	r0, [sp]
   73e30:	mov	r0, sl
   73e34:	bl	49a20 <fputs@plt+0x38638>
   73e38:	ldrb	r0, [r5]
   73e3c:	str	r8, [sp, #4]
   73e40:	sub	r0, r0, #10
   73e44:	cmp	r0, #3
   73e48:	bhi	73ed8 <fputs@plt+0x62af0>
   73e4c:	add	r1, pc, #0
   73e50:	ldr	pc, [r1, r0, lsl #2]
   73e54:	andeq	r3, r7, r4, ror #28
   73e58:	andeq	r3, r7, r8, asr pc
   73e5c:	muleq	r7, ip, pc	; <UNPREDICTABLE>
   73e60:	andeq	r3, r7, r0, ror #31
   73e64:	ldr	r3, [r5, #4]
   73e68:	ldr	r5, [r6, #8]
   73e6c:	ldr	r0, [r7, #8]
   73e70:	mov	r1, #1
   73e74:	str	r1, [sp]
   73e78:	mov	r1, #29
   73e7c:	mov	r2, r5
   73e80:	bl	49a20 <fputs@plt+0x38638>
   73e84:	mov	r0, #0
   73e88:	mov	r1, #0
   73e8c:	add	r2, r7, r1
   73e90:	ldr	r3, [r2, #136]	; 0x88
   73e94:	cmp	r3, r5
   73e98:	bne	73ec8 <fputs@plt+0x62ae0>
   73e9c:	ldrb	r3, [r2, #130]	; 0x82
   73ea0:	cmp	r3, #0
   73ea4:	beq	73ec4 <fputs@plt+0x62adc>
   73ea8:	ldrb	r3, [r7, #19]
   73eac:	cmp	r3, #7
   73eb0:	addls	r6, r3, #1
   73eb4:	addls	r3, r7, r3, lsl #2
   73eb8:	strbls	r6, [r7, #19]
   73ebc:	strls	r5, [r3, #28]
   73ec0:	strb	r0, [r2, #130]	; 0x82
   73ec4:	str	r0, [r2, #136]	; 0x88
   73ec8:	add	r1, r1, #20
   73ecc:	cmp	r1, #200	; 0xc8
   73ed0:	bne	73e8c <fputs@plt+0x62aa4>
   73ed4:	b	742e8 <fputs@plt+0x62f00>
   73ed8:	ldr	r2, [r6, #8]
   73edc:	ldr	r3, [r6, #12]
   73ee0:	mov	r8, #0
   73ee4:	mov	r0, sl
   73ee8:	mov	r1, #33	; 0x21
   73eec:	str	r8, [sp]
   73ef0:	bl	49a20 <fputs@plt+0x38638>
   73ef4:	ldr	r0, [r6, #8]
   73ef8:	ldr	r1, [r6, #12]
   73efc:	mov	r2, #0
   73f00:	add	r1, r1, r0
   73f04:	add	r3, r7, r2
   73f08:	ldr	r6, [r3, #136]	; 0x88
   73f0c:	cmp	r6, r0
   73f10:	blt	73f48 <fputs@plt+0x62b60>
   73f14:	cmp	r6, r1
   73f18:	bge	73f48 <fputs@plt+0x62b60>
   73f1c:	ldrb	r5, [r3, #130]	; 0x82
   73f20:	cmp	r5, #0
   73f24:	beq	73f44 <fputs@plt+0x62b5c>
   73f28:	ldrb	r5, [r7, #19]
   73f2c:	cmp	r5, #7
   73f30:	addls	r4, r5, #1
   73f34:	addls	r5, r7, r5, lsl #2
   73f38:	strbls	r4, [r7, #19]
   73f3c:	strls	r6, [r5, #28]
   73f40:	strb	r8, [r3, #130]	; 0x82
   73f44:	str	r8, [r3, #136]	; 0x88
   73f48:	add	r2, r2, #20
   73f4c:	cmp	r2, #200	; 0xc8
   73f50:	bne	73f04 <fputs@plt+0x62b1c>
   73f54:	b	742e8 <fputs@plt+0x62f00>
   73f58:	ldr	r0, [sp, #24]
   73f5c:	mov	r4, r5
   73f60:	ldrb	r1, [r5, #1]!
   73f64:	ldr	r0, [r0]
   73f68:	ldr	r0, [r0, #4]
   73f6c:	ldr	r0, [r0]
   73f70:	bl	65710 <fputs@plt+0x54328>
   73f74:	strb	r0, [r5]
   73f78:	ldrb	r0, [r7, #19]
   73f7c:	cmp	r0, #0
   73f80:	beq	74010 <fputs@plt+0x62c28>
   73f84:	sub	r0, r0, #1
   73f88:	strb	r0, [r7, #19]
   73f8c:	uxtb	r0, r0
   73f90:	add	r0, r7, r0, lsl #2
   73f94:	ldr	r8, [r0, #28]
   73f98:	b	7401c <fputs@plt+0x62c34>
   73f9c:	ldrb	r0, [r7, #19]
   73fa0:	mov	r3, r6
   73fa4:	cmp	r0, #0
   73fa8:	beq	74100 <fputs@plt+0x62d18>
   73fac:	sub	r1, r0, #1
   73fb0:	strb	r1, [r7, #19]
   73fb4:	uxtb	r1, r1
   73fb8:	add	r2, r7, r1, lsl #2
   73fbc:	cmp	r1, #0
   73fc0:	ldr	r4, [r2, #28]
   73fc4:	beq	7410c <fputs@plt+0x62d24>
   73fc8:	sub	r0, r0, #2
   73fcc:	strb	r0, [r7, #19]
   73fd0:	uxtb	r0, r0
   73fd4:	add	r0, r7, r0, lsl #2
   73fd8:	ldr	r6, [r0, #28]
   73fdc:	b	74118 <fputs@plt+0x62d30>
   73fe0:	ldr	r3, [r5, #8]
   73fe4:	cmp	r3, #0
   73fe8:	bne	741f0 <fputs@plt+0x62e08>
   73fec:	ldr	r1, [r7, #60]	; 0x3c
   73ff0:	ldr	r0, [r6, #12]
   73ff4:	cmp	r1, r0
   73ff8:	bge	741d4 <fputs@plt+0x62dec>
   73ffc:	ldr	r1, [r7, #76]	; 0x4c
   74000:	add	r2, r1, r0
   74004:	add	r3, r1, #1
   74008:	str	r2, [r7, #76]	; 0x4c
   7400c:	b	741e8 <fputs@plt+0x62e00>
   74010:	ldr	r0, [r7, #76]	; 0x4c
   74014:	add	r8, r0, #1
   74018:	str	r8, [r7, #76]	; 0x4c
   7401c:	ldr	r2, [r6, #8]
   74020:	mov	r0, sl
   74024:	mov	r1, #49	; 0x31
   74028:	mov	r3, #1
   7402c:	str	r8, [sp]
   74030:	bl	49a20 <fputs@plt+0x38638>
   74034:	mov	r1, r0
   74038:	mov	r0, sl
   7403c:	mov	r2, r5
   74040:	mov	r3, #1
   74044:	bl	1d520 <fputs@plt+0xc138>
   74048:	ldr	r0, [r6, #8]
   7404c:	mov	r1, #0
   74050:	mov	r2, #0
   74054:	add	r3, r7, r2
   74058:	ldr	r5, [r3, #136]	; 0x88
   7405c:	cmp	r5, r0
   74060:	bne	74090 <fputs@plt+0x62ca8>
   74064:	ldrb	r5, [r3, #130]	; 0x82
   74068:	cmp	r5, #0
   7406c:	beq	7408c <fputs@plt+0x62ca4>
   74070:	ldrb	r5, [r7, #19]
   74074:	cmp	r5, #7
   74078:	addls	r6, r5, #1
   7407c:	strbls	r6, [r7, #19]
   74080:	addls	r6, r7, r5, lsl #2
   74084:	strls	r0, [r6, #28]
   74088:	strb	r1, [r3, #130]	; 0x82
   7408c:	str	r1, [r3, #136]	; 0x88
   74090:	add	r2, r2, #20
   74094:	cmp	r2, #200	; 0xc8
   74098:	bne	74054 <fputs@plt+0x62c6c>
   7409c:	ldr	r2, [r4, #4]
   740a0:	mov	r0, #0
   740a4:	mov	r1, #110	; 0x6e
   740a8:	mov	r3, r8
   740ac:	str	r0, [sp]
   740b0:	mov	r0, sl
   740b4:	bl	49a20 <fputs@plt+0x38638>
   740b8:	cmp	r8, #0
   740bc:	beq	742e8 <fputs@plt+0x62f00>
   740c0:	ldrb	r0, [r7, #19]
   740c4:	cmp	r0, #7
   740c8:	bhi	742e8 <fputs@plt+0x62f00>
   740cc:	mov	r1, #0
   740d0:	add	r2, r7, r1
   740d4:	ldr	r3, [r2, #136]	; 0x88
   740d8:	cmp	r3, r8
   740dc:	beq	742e0 <fputs@plt+0x62ef8>
   740e0:	add	r1, r1, #20
   740e4:	cmp	r1, #200	; 0xc8
   740e8:	bne	740d0 <fputs@plt+0x62ce8>
   740ec:	add	r1, r0, #1
   740f0:	add	r0, r7, r0, lsl #2
   740f4:	strb	r1, [r7, #19]
   740f8:	str	r8, [r0, #28]
   740fc:	b	742e8 <fputs@plt+0x62f00>
   74100:	ldr	r0, [r7, #76]	; 0x4c
   74104:	add	r4, r0, #1
   74108:	str	r4, [r7, #76]	; 0x4c
   7410c:	ldr	r0, [r7, #76]	; 0x4c
   74110:	add	r6, r0, #1
   74114:	str	r6, [r7, #76]	; 0x4c
   74118:	ldr	r2, [r3, #8]
   7411c:	ldr	r3, [r3, #12]
   74120:	mov	r0, sl
   74124:	mov	r1, #49	; 0x31
   74128:	str	r4, [sp]
   7412c:	bl	49a20 <fputs@plt+0x38638>
   74130:	ldr	r2, [r5, #4]
   74134:	mov	r0, #0
   74138:	mov	r1, #74	; 0x4a
   7413c:	mov	r3, r6
   74140:	str	r0, [sp]
   74144:	mov	r0, sl
   74148:	bl	49a20 <fputs@plt+0x38638>
   7414c:	ldr	r2, [r5, #4]
   74150:	mov	r0, sl
   74154:	mov	r1, #75	; 0x4b
   74158:	mov	r3, r4
   7415c:	str	r6, [sp]
   74160:	bl	49a20 <fputs@plt+0x38638>
   74164:	ldr	r0, [sl]
   74168:	ldrb	r0, [r0, #69]	; 0x45
   7416c:	cmp	r0, #0
   74170:	bne	7418c <fputs@plt+0x62da4>
   74174:	ldr	r1, [sl, #32]
   74178:	ldr	r0, [sl, #4]
   7417c:	add	r1, r1, r1, lsl #2
   74180:	add	r0, r0, r1, lsl #2
   74184:	mov	r1, #8
   74188:	strb	r1, [r0, #-17]	; 0xffffffef
   7418c:	cmp	r6, #0
   74190:	beq	74298 <fputs@plt+0x62eb0>
   74194:	ldrb	r0, [r7, #19]
   74198:	cmp	r0, #7
   7419c:	bhi	74298 <fputs@plt+0x62eb0>
   741a0:	mov	r1, #0
   741a4:	add	r2, r7, r1
   741a8:	ldr	r3, [r2, #136]	; 0x88
   741ac:	cmp	r3, r6
   741b0:	beq	74290 <fputs@plt+0x62ea8>
   741b4:	add	r1, r1, #20
   741b8:	cmp	r1, #200	; 0xc8
   741bc:	bne	741a4 <fputs@plt+0x62dbc>
   741c0:	add	r1, r0, #1
   741c4:	add	r0, r7, r0, lsl #2
   741c8:	strb	r1, [r7, #19]
   741cc:	str	r6, [r0, #28]
   741d0:	b	74298 <fputs@plt+0x62eb0>
   741d4:	ldr	r3, [r7, #64]	; 0x40
   741d8:	sub	r1, r1, r0
   741dc:	str	r1, [r7, #60]	; 0x3c
   741e0:	add	r2, r3, r0
   741e4:	str	r2, [r7, #64]	; 0x40
   741e8:	str	r3, [r5, #8]
   741ec:	str	r0, [r5, #12]
   741f0:	str	r5, [sp, #20]
   741f4:	ldr	r5, [r6, #8]
   741f8:	ldr	r0, [r7, #8]
   741fc:	ldr	r6, [r6, #12]
   74200:	mov	r1, #29
   74204:	mov	r2, r5
   74208:	str	r6, [sp]
   7420c:	bl	49a20 <fputs@plt+0x38638>
   74210:	add	r0, r6, r5
   74214:	mov	ip, #0
   74218:	mov	r2, #0
   7421c:	add	r3, r7, r2
   74220:	ldr	r6, [r3, #136]	; 0x88
   74224:	cmp	r6, r5
   74228:	blt	74260 <fputs@plt+0x62e78>
   7422c:	cmp	r6, r0
   74230:	bge	74260 <fputs@plt+0x62e78>
   74234:	ldrb	r1, [r3, #130]	; 0x82
   74238:	cmp	r1, #0
   7423c:	beq	7425c <fputs@plt+0x62e74>
   74240:	ldrb	r1, [r7, #19]
   74244:	cmp	r1, #7
   74248:	addls	r4, r1, #1
   7424c:	addls	r1, r7, r1, lsl #2
   74250:	strbls	r4, [r7, #19]
   74254:	strls	r6, [r1, #28]
   74258:	strb	ip, [r3, #130]	; 0x82
   7425c:	str	ip, [r3, #136]	; 0x88
   74260:	add	r2, r2, #20
   74264:	cmp	r2, #200	; 0xc8
   74268:	bne	7421c <fputs@plt+0x62e34>
   7426c:	ldr	r0, [sp, #20]
   74270:	mov	r1, #18
   74274:	mov	r3, #0
   74278:	ldr	r2, [r0, #4]
   7427c:	mov	r0, #0
   74280:	str	r0, [sp]
   74284:	mov	r0, sl
   74288:	bl	49a20 <fputs@plt+0x38638>
   7428c:	b	742e8 <fputs@plt+0x62f00>
   74290:	mov	r0, #1
   74294:	strb	r0, [r2, #130]	; 0x82
   74298:	cmp	r4, #0
   7429c:	beq	742e8 <fputs@plt+0x62f00>
   742a0:	ldrb	r0, [r7, #19]
   742a4:	cmp	r0, #7
   742a8:	bhi	742e8 <fputs@plt+0x62f00>
   742ac:	mov	r1, #0
   742b0:	add	r2, r7, r1
   742b4:	ldr	r3, [r2, #136]	; 0x88
   742b8:	cmp	r3, r4
   742bc:	beq	742e0 <fputs@plt+0x62ef8>
   742c0:	add	r1, r1, #20
   742c4:	cmp	r1, #200	; 0xc8
   742c8:	bne	742b0 <fputs@plt+0x62ec8>
   742cc:	add	r1, r0, #1
   742d0:	add	r0, r7, r0, lsl #2
   742d4:	strb	r1, [r7, #19]
   742d8:	str	r4, [r0, #28]
   742dc:	b	742e8 <fputs@plt+0x62f00>
   742e0:	mov	r0, #1
   742e4:	strb	r0, [r2, #130]	; 0x82
   742e8:	ldr	r0, [sp, #24]
   742ec:	ldr	r4, [sp, #4]
   742f0:	ldr	r2, [r0, #12]
   742f4:	cmp	r2, #0
   742f8:	beq	74314 <fputs@plt+0x62f2c>
   742fc:	ldr	r3, [fp, #20]
   74300:	mov	r0, #0
   74304:	mov	r1, #141	; 0x8d
   74308:	str	r0, [sp]
   7430c:	mov	r0, sl
   74310:	bl	49a20 <fputs@plt+0x38638>
   74314:	ldr	r0, [sl, #24]
   74318:	ldr	r2, [fp, #8]
   7431c:	ldr	r1, [r0, #120]	; 0x78
   74320:	cmp	r1, #0
   74324:	ldrne	r3, [sl, #32]
   74328:	mvnne	r7, r4
   7432c:	strne	r3, [r1, r7, lsl #2]
   74330:	mov	r3, #0
   74334:	ldr	r1, [sl, #32]
   74338:	sub	r1, r1, #1
   7433c:	str	r1, [r0, #96]	; 0x60
   74340:	mov	r0, #0
   74344:	mov	r1, #15
   74348:	str	r0, [sp]
   7434c:	mov	r0, sl
   74350:	bl	49a20 <fputs@plt+0x38638>
   74354:	mov	r0, r9
   74358:	sub	sp, fp, #28
   7435c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   74360:	push	{r4, r5, r6, sl, fp, lr}
   74364:	add	fp, sp, #16
   74368:	mov	r5, r2
   7436c:	mov	r4, r0
   74370:	cmp	r1, #0
   74374:	beq	743d8 <fputs@plt+0x62ff0>
   74378:	mov	r6, r1
   7437c:	ldr	r0, [r6, #4]
   74380:	tst	r0, #4096	; 0x1000
   74384:	beq	743b0 <fputs@plt+0x62fc8>
   74388:	tst	r0, #262144	; 0x40000
   7438c:	bne	74398 <fputs@plt+0x62fb0>
   74390:	add	r0, r6, #12
   74394:	b	743a0 <fputs@plt+0x62fb8>
   74398:	ldr	r0, [r6, #20]
   7439c:	ldr	r0, [r0, #4]
   743a0:	ldr	r6, [r0]
   743a4:	cmp	r6, #0
   743a8:	bne	7437c <fputs@plt+0x62f94>
   743ac:	b	743d8 <fputs@plt+0x62ff0>
   743b0:	strb	r5, [r4, #8]
   743b4:	ldrb	r0, [r6]
   743b8:	cmp	r0, r5
   743bc:	bne	743e0 <fputs@plt+0x62ff8>
   743c0:	ldr	r1, [r6, #12]
   743c4:	mov	r0, r4
   743c8:	mov	r2, r5
   743cc:	bl	74360 <fputs@plt+0x62f78>
   743d0:	ldr	r1, [r6, #16]
   743d4:	b	74370 <fputs@plt+0x62f88>
   743d8:	strb	r5, [r4, #8]
   743dc:	pop	{r4, r5, r6, sl, fp, pc}
   743e0:	mov	r0, r4
   743e4:	mov	r2, #0
   743e8:	pop	{r4, r5, r6, sl, fp, lr}
   743ec:	b	75268 <fputs@plt+0x63e80>
   743f0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   743f4:	add	fp, sp, #28
   743f8:	sub	sp, sp, #140	; 0x8c
   743fc:	ldrb	r7, [r0, #43]	; 0x2b
   74400:	mov	r5, r0
   74404:	mov	r0, #10
   74408:	mov	r8, #0
   7440c:	cmp	r7, #2
   74410:	movweq	r0, #5
   74414:	movwcc	r0, #1
   74418:	cmp	r1, #0
   7441c:	str	r0, [sp, #64]	; 0x40
   74420:	ldr	r0, [r5]
   74424:	str	r0, [sp, #24]
   74428:	ldr	r9, [r0]
   7442c:	ldrne	r0, [r5, #8]
   74430:	str	r1, [sp, #48]	; 0x30
   74434:	ldr	r6, [sp, #64]	; 0x40
   74438:	cmpne	r0, #0
   7443c:	ldrne	r8, [r0]
   74440:	mov	r0, #32
   74444:	lsl	r4, r6, #1
   74448:	add	r0, r0, r7, lsl #2
   7444c:	smulbb	r0, r4, r0
   74450:	add	r2, r0, r8, lsl #1
   74454:	mov	r0, r9
   74458:	asr	r3, r2, #31
   7445c:	bl	238e0 <fputs@plt+0x124f8>
   74460:	cmp	r0, #0
   74464:	beq	744d8 <fputs@plt+0x630f0>
   74468:	vmov.i32	q8, #0	; 0x00000000
   7446c:	mov	r1, r7
   74470:	mov	r7, r0
   74474:	add	r0, r0, r6, lsl #5
   74478:	str	r8, [sp, #68]	; 0x44
   7447c:	lsl	r2, r8, #1
   74480:	add	r6, r7, r6, lsl #6
   74484:	str	r1, [sp, #28]
   74488:	mov	r8, r0
   7448c:	vst1.64	{d16-d17}, [r0]!
   74490:	vst1.64	{d16-d17}, [r0]
   74494:	lsl	r0, r1, #2
   74498:	mov	r1, #0
   7449c:	sub	r3, r7, r1, lsl #5
   744a0:	sub	r1, r1, #1
   744a4:	str	r6, [r3, #24]
   744a8:	add	r3, r4, r1
   744ac:	add	r6, r6, r0
   744b0:	cmp	r3, #0
   744b4:	bgt	7449c <fputs@plt+0x630b4>
   744b8:	ldr	r0, [sp, #68]	; 0x44
   744bc:	cmp	r0, #0
   744c0:	beq	744e0 <fputs@plt+0x630f8>
   744c4:	mov	r0, r6
   744c8:	mov	r1, #0
   744cc:	str	r6, [sp, #52]	; 0x34
   744d0:	bl	1119c <memset@plt>
   744d4:	b	744e8 <fputs@plt+0x63100>
   744d8:	sub	sp, fp, #28
   744dc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   744e0:	mov	r0, #0
   744e4:	str	r0, [sp, #52]	; 0x34
   744e8:	ldr	r1, [sp, #24]
   744ec:	ldr	r0, [sp, #64]	; 0x40
   744f0:	ldr	r2, [sp, #28]
   744f4:	ldr	r1, [r1, #428]	; 0x1ac
   744f8:	add	r0, r7, r0, lsl #5
   744fc:	cmp	r1, #48	; 0x30
   74500:	movcs	r1, #48	; 0x30
   74504:	strh	r1, [r0, #16]
   74508:	ldr	r1, [sp, #68]	; 0x44
   7450c:	cmp	r1, #0
   74510:	beq	74520 <fputs@plt+0x63138>
   74514:	cmp	r2, #0
   74518:	mvnne	r1, #0
   7451c:	strb	r1, [r0, #22]
   74520:	cmp	r2, #0
   74524:	beq	74aa4 <fputs@plt+0x636bc>
   74528:	str	r9, [sp, #20]
   7452c:	mov	r1, #1
   74530:	mov	lr, #0
   74534:	mov	ip, #0
   74538:	mov	r2, #0
   7453c:	mov	r6, r8
   74540:	ldr	r0, [sp, #48]	; 0x30
   74544:	sub	r0, r0, #50	; 0x32
   74548:	str	r0, [sp, #44]	; 0x2c
   7454c:	mov	r0, #0
   74550:	str	r0, [sp, #80]	; 0x50
   74554:	mov	r0, #0
   74558:	str	r0, [fp, #-44]	; 0xffffffd4
   7455c:	mov	r0, r7
   74560:	str	r7, [sp, #16]
   74564:	str	r2, [fp, #-68]	; 0xffffffbc
   74568:	str	r5, [sp, #84]	; 0x54
   7456c:	cmp	r1, #1
   74570:	str	r0, [fp, #-76]	; 0xffffffb4
   74574:	str	r6, [sp, #32]
   74578:	bge	74588 <fputs@plt+0x631a0>
   7457c:	mov	r0, #0
   74580:	str	r0, [fp, #-48]	; 0xffffffd0
   74584:	b	749b0 <fputs@plt+0x635c8>
   74588:	add	r0, r0, #52	; 0x34
   7458c:	mov	r3, #0
   74590:	str	r0, [sp, #36]	; 0x24
   74594:	ldr	r0, [sp, #80]	; 0x50
   74598:	lsl	r0, r0, #2
   7459c:	str	r0, [sp, #56]	; 0x38
   745a0:	mov	r0, #0
   745a4:	str	r3, [fp, #-48]	; 0xffffffd0
   745a8:	str	r1, [sp, #60]	; 0x3c
   745ac:	ldr	r7, [r5, #16]
   745b0:	str	r0, [fp, #-80]	; 0xffffffb0
   745b4:	cmp	r7, #0
   745b8:	beq	74994 <fputs@plt+0x635ac>
   745bc:	add	r0, r6, #8
   745c0:	str	r0, [sp, #76]	; 0x4c
   745c4:	str	r6, [fp, #-72]	; 0xffffffb8
   745c8:	ldrsb	sl, [r6, #22]
   745cc:	str	lr, [fp, #-36]	; 0xffffffdc
   745d0:	str	lr, [fp, #-40]	; 0xffffffd8
   745d4:	ldrd	r4, [r6]
   745d8:	ldrd	r0, [r7]
   745dc:	bic	r1, r1, r5
   745e0:	bic	r0, r0, r4
   745e4:	orrs	r0, r0, r1
   745e8:	bne	7495c <fputs@plt+0x63574>
   745ec:	mov	r8, r7
   745f0:	ldr	r3, [r8, #8]!
   745f4:	ldr	r2, [r8, #4]
   745f8:	and	r0, r3, r4
   745fc:	and	r1, r2, r5
   74600:	orrs	r0, r0, r1
   74604:	bne	7495c <fputs@plt+0x63574>
   74608:	ldrb	r0, [r7, #37]	; 0x25
   7460c:	ldrsh	r9, [r6, #16]
   74610:	str	r2, [fp, #-60]	; 0xffffffc4
   74614:	str	r3, [fp, #-56]	; 0xffffffc8
   74618:	tst	r0, #64	; 0x40
   7461c:	beq	74628 <fputs@plt+0x63240>
   74620:	cmp	r9, #10
   74624:	blt	7495c <fputs@plt+0x63574>
   74628:	ldrh	r0, [r7, #20]
   7462c:	str	ip, [fp, #-64]	; 0xffffffc0
   74630:	add	r0, r9, r0
   74634:	sxth	r1, r0
   74638:	ldrsh	r0, [r7, #18]
   7463c:	bl	739ec <fputs@plt+0x62604>
   74640:	ldrsh	r1, [r6, #20]
   74644:	bl	739ec <fputs@plt+0x62604>
   74648:	ldrh	r2, [r7, #22]
   7464c:	cmn	sl, #1
   74650:	str	r0, [fp, #-52]	; 0xffffffcc
   74654:	ble	7466c <fputs@plt+0x63284>
   74658:	ldr	r0, [sp, #76]	; 0x4c
   7465c:	ldrd	r0, [r0]
   74660:	str	r1, [fp, #-36]	; 0xffffffdc
   74664:	str	r0, [fp, #-40]	; 0xffffffd8
   74668:	b	746a0 <fputs@plt+0x632b8>
   7466c:	ldr	r0, [sp, #84]	; 0x54
   74670:	mov	sl, r2
   74674:	ldr	r2, [sp, #80]	; 0x50
   74678:	ldrh	r3, [r0, #36]	; 0x24
   7467c:	ldr	r1, [r0, #8]
   74680:	uxth	r2, r2
   74684:	stm	sp, {r2, r7}
   74688:	sub	r2, fp, #40	; 0x28
   7468c:	str	r2, [sp, #8]
   74690:	mov	r2, r6
   74694:	bl	79df8 <fputs@plt+0x68a10>
   74698:	mov	r2, sl
   7469c:	mov	sl, r0
   746a0:	ldr	r6, [fp, #-52]	; 0xffffffcc
   746a4:	ldr	lr, [fp, #-68]	; 0xffffffbc
   746a8:	add	r1, r2, r9
   746ac:	cmp	sl, #0
   746b0:	mov	r0, r6
   746b4:	bmi	74770 <fputs@plt+0x63388>
   746b8:	ldr	r0, [sp, #68]	; 0x44
   746bc:	cmp	r0, sl
   746c0:	mov	r0, r6
   746c4:	ble	74770 <fputs@plt+0x63388>
   746c8:	str	r1, [sp, #72]	; 0x48
   746cc:	lsl	r0, sl, #1
   746d0:	ldr	r9, [sp, #52]	; 0x34
   746d4:	ldrh	r0, [r9, r0]!	; <UNPREDICTABLE>
   746d8:	cmp	r0, #0
   746dc:	bne	7475c <fputs@plt+0x63374>
   746e0:	ldr	r1, [sp, #68]	; 0x44
   746e4:	mov	r2, #100	; 0x64
   746e8:	sub	r0, r1, sl
   746ec:	mul	r0, r0, r2
   746f0:	sdiv	r0, r0, r1
   746f4:	asr	r1, r0, #31
   746f8:	bl	473c4 <fputs@plt+0x35fdc>
   746fc:	mov	r2, r0
   74700:	ldr	r0, [sp, #84]	; 0x54
   74704:	ldrb	r0, [r0, #37]	; 0x25
   74708:	tst	r0, #64	; 0x40
   7470c:	ldr	r0, [sp, #48]	; 0x30
   74710:	beq	74728 <fputs@plt+0x63340>
   74714:	ldr	r0, [sp, #84]	; 0x54
   74718:	ldr	r1, [sp, #48]	; 0x30
   7471c:	ldrsh	r0, [r0, #34]	; 0x22
   74720:	cmp	r0, r1
   74724:	movge	r0, r1
   74728:	sxth	r0, r0
   7472c:	mov	r1, #0
   74730:	cmp	r0, #11
   74734:	blt	7474c <fputs@plt+0x63364>
   74738:	asr	r1, r0, #31
   7473c:	str	r2, [sp, #40]	; 0x28
   74740:	bl	473c4 <fputs@plt+0x35fdc>
   74744:	ldr	r2, [sp, #40]	; 0x28
   74748:	sub	r1, r0, #33	; 0x21
   7474c:	ldr	r0, [sp, #44]	; 0x2c
   74750:	add	r0, r0, r2
   74754:	add	r0, r0, r1
   74758:	strh	r0, [r9]
   7475c:	sxth	r1, r0
   74760:	mov	r0, r6
   74764:	bl	739ec <fputs@plt+0x62604>
   74768:	ldr	lr, [fp, #-68]	; 0xffffffbc
   7476c:	ldr	r1, [sp, #72]	; 0x48
   74770:	sxth	ip, r1
   74774:	ldr	r1, [fp, #-48]	; 0xffffffd0
   74778:	cmp	r1, #1
   7477c:	blt	747cc <fputs@plt+0x633e4>
   74780:	ldr	r1, [fp, #-56]	; 0xffffffc8
   74784:	ldr	r2, [fp, #-60]	; 0xffffffc4
   74788:	orr	r1, r1, r4
   7478c:	orr	r3, r2, r5
   74790:	ldr	r4, [fp, #-48]	; 0xffffffd0
   74794:	ldr	r5, [fp, #-76]	; 0xffffffb4
   74798:	ldm	r5, {r2, r9}
   7479c:	eor	r6, r9, r3
   747a0:	eor	r2, r2, r1
   747a4:	orrs	r2, r2, r6
   747a8:	bne	747c0 <fputs@plt+0x633d8>
   747ac:	ldrb	r2, [r5, #22]
   747b0:	eor	r2, r2, sl
   747b4:	sxtb	r2, r2
   747b8:	cmn	r2, #1
   747bc:	bgt	74940 <fputs@plt+0x63558>
   747c0:	subs	r4, r4, #1
   747c4:	add	r5, r5, #32
   747c8:	bne	74798 <fputs@plt+0x633b0>
   747cc:	ldr	r4, [sp, #64]	; 0x40
   747d0:	ldr	r3, [fp, #-48]	; 0xffffffd0
   747d4:	ldr	r6, [fp, #-72]	; 0xffffffb8
   747d8:	cmp	r3, r4
   747dc:	bge	74870 <fputs@plt+0x63488>
   747e0:	ldr	r1, [fp, #-44]	; 0xffffffd4
   747e4:	cmp	r3, r4
   747e8:	mov	r9, r3
   747ec:	addlt	r9, r9, #1
   747f0:	movge	r3, r1
   747f4:	ldr	r1, [fp, #-76]	; 0xffffffb4
   747f8:	add	r5, r1, r3, lsl #5
   747fc:	ldr	r1, [r8, #4]
   74800:	ldrd	r2, [r6]
   74804:	ldr	r8, [r8]
   74808:	orr	r1, r1, r3
   7480c:	ldr	r3, [fp, #-52]	; 0xffffffcc
   74810:	str	r1, [r5, #4]
   74814:	orr	r1, r8, r2
   74818:	str	r1, [r5]
   7481c:	ldr	r1, [fp, #-40]	; 0xffffffd8
   74820:	ldr	r2, [fp, #-36]	; 0xffffffdc
   74824:	strb	sl, [r5, #22]
   74828:	strh	r3, [r5, #20]
   7482c:	strh	r0, [r5, #18]
   74830:	strh	ip, [r5, #16]
   74834:	str	r2, [r5, #12]
   74838:	str	r1, [r5, #8]
   7483c:	ldr	r2, [sp, #56]	; 0x38
   74840:	ldr	r0, [r5, #24]
   74844:	ldr	r1, [r6, #24]
   74848:	bl	11244 <memcpy@plt>
   7484c:	ldr	r0, [r5, #24]
   74850:	ldr	r1, [sp, #80]	; 0x50
   74854:	cmp	r9, r4
   74858:	str	r7, [r0, r1, lsl #2]
   7485c:	bge	748a8 <fputs@plt+0x634c0>
   74860:	str	r9, [fp, #-48]	; 0xffffffd0
   74864:	mov	lr, #0
   74868:	ldr	ip, [fp, #-64]	; 0xffffffc0
   7486c:	b	74938 <fputs@plt+0x63550>
   74870:	ldr	r1, [fp, #-64]	; 0xffffffc0
   74874:	sxth	r1, r1
   74878:	cmp	r0, r1
   7487c:	bgt	74950 <fputs@plt+0x63568>
   74880:	ldr	r2, [fp, #-52]	; 0xffffffcc
   74884:	sxth	r1, lr
   74888:	cmp	r2, r1
   7488c:	blt	747e0 <fputs@plt+0x633f8>
   74890:	ldr	r1, [fp, #-64]	; 0xffffffc0
   74894:	uxth	r2, r0
   74898:	uxth	r1, r1
   7489c:	cmp	r2, r1
   748a0:	beq	74950 <fputs@plt+0x63568>
   748a4:	b	747e0 <fputs@plt+0x633f8>
   748a8:	ldr	r0, [fp, #-76]	; 0xffffffb4
   748ac:	mov	r5, r4
   748b0:	cmp	r5, #2
   748b4:	ldrh	r4, [r0, #16]
   748b8:	ldrh	ip, [r0, #18]
   748bc:	mov	r0, #0
   748c0:	str	r0, [fp, #-44]	; 0xffffffd4
   748c4:	bcc	7492c <fputs@plt+0x63544>
   748c8:	mov	r0, #0
   748cc:	str	r0, [fp, #-44]	; 0xffffffd4
   748d0:	mov	r0, #1
   748d4:	ldr	r1, [sp, #36]	; 0x24
   748d8:	ldrsh	r2, [r1, #-2]
   748dc:	sxth	r3, ip
   748e0:	cmp	r2, r3
   748e4:	ble	748fc <fputs@plt+0x63514>
   748e8:	ldrh	r3, [r1]
   748ec:	mov	r4, r3
   748f0:	mov	ip, r2
   748f4:	str	r0, [fp, #-44]	; 0xffffffd4
   748f8:	b	7491c <fputs@plt+0x63534>
   748fc:	uxth	r3, ip
   74900:	uxth	r6, r2
   74904:	cmp	r6, r3
   74908:	bne	7491c <fputs@plt+0x63534>
   7490c:	ldrsh	r3, [r1]
   74910:	sxth	r6, r4
   74914:	cmp	r3, r6
   74918:	bgt	748ec <fputs@plt+0x63504>
   7491c:	add	r0, r0, #1
   74920:	add	r1, r1, #32
   74924:	cmp	r5, r0
   74928:	bne	748d8 <fputs@plt+0x634f0>
   7492c:	mov	lr, #0
   74930:	str	r4, [fp, #-68]	; 0xffffffbc
   74934:	str	r9, [fp, #-48]	; 0xffffffd0
   74938:	ldr	r6, [fp, #-72]	; 0xffffffb8
   7493c:	b	7495c <fputs@plt+0x63574>
   74940:	ldrsh	r1, [r5, #18]
   74944:	ldr	r6, [fp, #-72]	; 0xffffffb8
   74948:	cmp	r1, r0
   7494c:	bge	7496c <fputs@plt+0x63584>
   74950:	str	lr, [fp, #-68]	; 0xffffffbc
   74954:	mov	lr, #0
   74958:	ldr	ip, [fp, #-64]	; 0xffffffc0
   7495c:	ldr	r7, [r7, #52]	; 0x34
   74960:	cmp	r7, #0
   74964:	bne	745c8 <fputs@plt+0x631e0>
   74968:	b	74994 <fputs@plt+0x635ac>
   7496c:	bne	74988 <fputs@plt+0x635a0>
   74970:	ldrsh	r1, [r5, #16]
   74974:	ldr	r9, [fp, #-48]	; 0xffffffd0
   74978:	ldr	r4, [sp, #64]	; 0x40
   7497c:	cmp	r1, ip
   74980:	bgt	747fc <fputs@plt+0x63414>
   74984:	b	74950 <fputs@plt+0x63568>
   74988:	ldr	r9, [fp, #-48]	; 0xffffffd0
   7498c:	ldr	r4, [sp, #64]	; 0x40
   74990:	b	747fc <fputs@plt+0x63414>
   74994:	ldr	r0, [fp, #-80]	; 0xffffffb0
   74998:	ldr	r1, [sp, #60]	; 0x3c
   7499c:	ldr	r5, [sp, #84]	; 0x54
   749a0:	add	r6, r6, #32
   749a4:	add	r0, r0, #1
   749a8:	cmp	r0, r1
   749ac:	bne	745ac <fputs@plt+0x631c4>
   749b0:	ldr	r0, [sp, #80]	; 0x50
   749b4:	mov	r3, r0
   749b8:	add	r3, r0, #1
   749bc:	ldr	r0, [sp, #28]
   749c0:	str	r3, [sp, #80]	; 0x50
   749c4:	mov	r1, r3
   749c8:	ldr	r7, [fp, #-76]	; 0xffffffb4
   749cc:	cmp	r3, r0
   749d0:	ldr	r3, [fp, #-48]	; 0xffffffd0
   749d4:	ldr	r0, [sp, #32]
   749d8:	mov	r6, r7
   749dc:	mov	r1, r3
   749e0:	bne	7456c <fputs@plt+0x63184>
   749e4:	cmp	r3, #0
   749e8:	beq	74a7c <fputs@plt+0x63694>
   749ec:	cmp	r3, #2
   749f0:	blt	74a24 <fputs@plt+0x6363c>
   749f4:	add	r1, r7, #50	; 0x32
   749f8:	sub	r0, r3, #1
   749fc:	mov	r2, r1
   74a00:	mov	r6, r7
   74a04:	ldrsh	r3, [r2], #32
   74a08:	ldrsh	r7, [r7, #18]
   74a0c:	cmp	r7, r3
   74a10:	mov	r7, r6
   74a14:	subgt	r7, r1, #18
   74a18:	subs	r0, r0, #1
   74a1c:	mov	r1, r2
   74a20:	bne	74a00 <fputs@plt+0x63618>
   74a24:	ldr	r1, [sp, #28]
   74a28:	cmp	r1, #0
   74a2c:	beq	74a98 <fputs@plt+0x636b0>
   74a30:	ldr	r0, [r5, #4]
   74a34:	ldr	r2, [r7, #24]
   74a38:	add	r1, r1, r1, lsl #2
   74a3c:	mov	r8, r7
   74a40:	mov	r3, #0
   74a44:	lsl	r1, r1, #4
   74a48:	ldr	r6, [r2], #4
   74a4c:	add	r7, r5, r3
   74a50:	add	r3, r3, #80	; 0x50
   74a54:	cmp	r1, r3
   74a58:	str	r6, [r7, #800]	; 0x320
   74a5c:	ldrb	r6, [r6, #16]
   74a60:	strb	r6, [r7, #780]	; 0x30c
   74a64:	add	r6, r6, r6, lsl #3
   74a68:	add	r6, r0, r6, lsl #3
   74a6c:	ldr	r6, [r6, #52]	; 0x34
   74a70:	str	r6, [r7, #740]	; 0x2e4
   74a74:	bne	74a48 <fputs@plt+0x63660>
   74a78:	b	74a9c <fputs@plt+0x636b4>
   74a7c:	ldr	r0, [sp, #24]
   74a80:	movw	r1, #6974	; 0x1b3e
   74a84:	movt	r1, #9
   74a88:	bl	1d2ec <fputs@plt+0xbf04>
   74a8c:	ldr	r9, [sp, #20]
   74a90:	ldr	r7, [sp, #16]
   74a94:	b	74be8 <fputs@plt+0x63800>
   74a98:	mov	r8, r7
   74a9c:	ldr	r9, [sp, #20]
   74aa0:	ldr	r7, [sp, #16]
   74aa4:	ldrh	r0, [r5, #36]	; 0x24
   74aa8:	and	r0, r0, #1536	; 0x600
   74aac:	cmp	r0, #1024	; 0x400
   74ab0:	bne	74b14 <fputs@plt+0x6372c>
   74ab4:	ldr	r0, [sp, #48]	; 0x30
   74ab8:	cmp	r0, #0
   74abc:	beq	74b14 <fputs@plt+0x6372c>
   74ac0:	ldrb	r0, [r5, #42]	; 0x2a
   74ac4:	cmp	r0, #0
   74ac8:	bne	74b14 <fputs@plt+0x6372c>
   74acc:	ldr	r1, [sp, #28]
   74ad0:	ldr	r0, [r8, #24]
   74ad4:	mov	r2, r8
   74ad8:	sub	r3, fp, #40	; 0x28
   74adc:	sub	r4, r1, #1
   74ae0:	ldr	r1, [r5, #12]
   74ae4:	ldr	r0, [r0, r4, lsl #2]
   74ae8:	uxth	r4, r4
   74aec:	str	r4, [sp]
   74af0:	stmib	sp, {r0, r3}
   74af4:	mov	r0, r5
   74af8:	mov	r3, #512	; 0x200
   74afc:	bl	79df8 <fputs@plt+0x68a10>
   74b00:	ldr	r1, [r5, #12]
   74b04:	ldr	r1, [r1]
   74b08:	cmp	r1, r0
   74b0c:	moveq	r0, #2
   74b10:	strbeq	r0, [r5, #42]	; 0x2a
   74b14:	ldr	r1, [r5, #8]
   74b18:	cmp	r1, #0
   74b1c:	beq	74be0 <fputs@plt+0x637f8>
   74b20:	ldrh	r0, [r5, #36]	; 0x24
   74b24:	ldrsb	r2, [r8, #22]
   74b28:	tst	r0, #512	; 0x200
   74b2c:	bne	74b48 <fputs@plt+0x63760>
   74b30:	bic	r2, r2, r2, asr #31
   74b34:	mov	r3, r8
   74b38:	strb	r2, [r5, #38]	; 0x26
   74b3c:	ldrd	r2, [r8, #8]
   74b40:	strd	r2, [r5, #24]
   74b44:	b	74b58 <fputs@plt+0x63770>
   74b48:	ldr	r3, [r1]
   74b4c:	cmp	r3, r2
   74b50:	moveq	r2, #2
   74b54:	strbeq	r2, [r5, #42]	; 0x2a
   74b58:	tst	r0, #2048	; 0x800
   74b5c:	beq	74be0 <fputs@plt+0x637f8>
   74b60:	ldr	r0, [sp, #28]
   74b64:	cmp	r0, #0
   74b68:	beq	74be0 <fputs@plt+0x637f8>
   74b6c:	ldrsb	r0, [r5, #38]	; 0x26
   74b70:	ldr	r2, [r1]
   74b74:	cmp	r2, r0
   74b78:	bne	74be0 <fputs@plt+0x637f8>
   74b7c:	mov	r0, #0
   74b80:	ldr	r2, [sp, #28]
   74b84:	sub	r3, fp, #40	; 0x28
   74b88:	mov	r4, r8
   74b8c:	str	r0, [fp, #-36]	; 0xffffffdc
   74b90:	str	r0, [fp, #-40]	; 0xffffffd8
   74b94:	ldr	r0, [r8, #24]
   74b98:	sub	r2, r2, #1
   74b9c:	ldr	r0, [r0, r2, lsl #2]
   74ba0:	uxth	r2, r2
   74ba4:	str	r2, [sp]
   74ba8:	mov	r2, r8
   74bac:	stmib	sp, {r0, r3}
   74bb0:	mov	r0, r5
   74bb4:	mov	r3, #0
   74bb8:	bl	79df8 <fputs@plt+0x68a10>
   74bbc:	ldr	r1, [r5, #8]
   74bc0:	ldr	r1, [r1]
   74bc4:	cmp	r1, r0
   74bc8:	bne	74be0 <fputs@plt+0x637f8>
   74bcc:	mov	r0, #1
   74bd0:	strb	r0, [r5, #39]	; 0x27
   74bd4:	ldr	r0, [fp, #-40]	; 0xffffffd8
   74bd8:	ldr	r1, [fp, #-36]	; 0xffffffdc
   74bdc:	strd	r0, [r5, #24]
   74be0:	ldrh	r0, [r8, #16]
   74be4:	strh	r0, [r5, #32]
   74be8:	mov	r0, r9
   74bec:	mov	r1, r7
   74bf0:	sub	sp, fp, #28
   74bf4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   74bf8:	b	13dc4 <fputs@plt+0x29dc>
   74bfc:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   74c00:	add	fp, sp, #24
   74c04:	cmp	r1, #0
   74c08:	beq	74c50 <fputs@plt+0x63868>
   74c0c:	ldr	r9, [r1]
   74c10:	cmp	r9, #1
   74c14:	blt	74c50 <fputs@plt+0x63868>
   74c18:	ldr	r5, [r1, #4]
   74c1c:	mov	r8, r0
   74c20:	mov	r4, #0
   74c24:	mov	r6, #0
   74c28:	mov	r7, #0
   74c2c:	ldr	r1, [r5], #20
   74c30:	mov	r0, r8
   74c34:	bl	76d44 <fputs@plt+0x6595c>
   74c38:	add	r7, r7, #1
   74c3c:	orr	r6, r1, r6
   74c40:	orr	r4, r0, r4
   74c44:	cmp	r7, r9
   74c48:	blt	74c2c <fputs@plt+0x63844>
   74c4c:	b	74c58 <fputs@plt+0x63870>
   74c50:	mov	r4, #0
   74c54:	mov	r6, #0
   74c58:	mov	r0, r4
   74c5c:	mov	r1, r6
   74c60:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   74c64:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   74c68:	add	fp, sp, #28
   74c6c:	sub	sp, sp, #148	; 0x94
   74c70:	mov	r5, r1
   74c74:	ldrb	r1, [r0, #453]	; 0x1c5
   74c78:	cmp	r1, #2
   74c7c:	bne	751b0 <fputs@plt+0x63dc8>
   74c80:	ldr	r1, [r2, #64]	; 0x40
   74c84:	ldr	r6, [r1, #36]	; 0x24
   74c88:	tst	r6, #8192	; 0x2000
   74c8c:	bne	751b0 <fputs@plt+0x63dc8>
   74c90:	mov	r8, r3
   74c94:	ldr	r3, [fp, #12]
   74c98:	tst	r3, #64	; 0x40
   74c9c:	bne	751b0 <fputs@plt+0x63dc8>
   74ca0:	str	r1, [sp, #16]
   74ca4:	ldr	r1, [r0]
   74ca8:	ldr	sl, [r0, #8]
   74cac:	ldr	r0, [r0, #468]	; 0x1d4
   74cb0:	ldrb	r4, [r2, #44]	; 0x2c
   74cb4:	ands	r9, r6, #48	; 0x30
   74cb8:	mov	r7, #1
   74cbc:	str	r0, [sp, #8]
   74cc0:	bne	74ce4 <fputs@plt+0x638fc>
   74cc4:	tst	r6, #1024	; 0x400
   74cc8:	bne	74cdc <fputs@plt+0x638f4>
   74ccc:	ldr	r0, [sp, #16]
   74cd0:	ldrh	r0, [r0, #24]
   74cd4:	cmp	r0, #0
   74cd8:	bne	74ce4 <fputs@plt+0x638fc>
   74cdc:	ands	r7, r3, #3
   74ce0:	movwne	r7, #1
   74ce4:	movw	r2, #51712	; 0xca00
   74ce8:	add	r0, sp, #20
   74cec:	cmp	r7, #0
   74cf0:	movt	r2, #15258	; 0x3b9a
   74cf4:	str	r0, [fp, #-48]	; 0xffffffd0
   74cf8:	str	r0, [fp, #-52]	; 0xffffffcc
   74cfc:	mov	r0, #0
   74d00:	strh	r0, [fp, #-32]	; 0xffffffe0
   74d04:	str	r2, [fp, #-36]	; 0xffffffdc
   74d08:	mov	r2, #100	; 0x64
   74d0c:	str	r2, [fp, #-40]	; 0xffffffd8
   74d10:	str	r0, [fp, #-44]	; 0xffffffd4
   74d14:	movw	r0, #7029	; 0x1b75
   74d18:	str	r1, [fp, #-56]	; 0xffffffc8
   74d1c:	movw	r1, #7036	; 0x1b7c
   74d20:	movt	r0, #9
   74d24:	movt	r1, #9
   74d28:	movne	r1, r0
   74d2c:	sub	r0, fp, #56	; 0x38
   74d30:	bl	23608 <fputs@plt+0x12220>
   74d34:	add	r0, r4, r4, lsl #3
   74d38:	add	r4, r5, r0, lsl #3
   74d3c:	ldr	r0, [r4, #28]
   74d40:	cmp	r0, #0
   74d44:	beq	74d5c <fputs@plt+0x63974>
   74d48:	ldrb	r2, [r4, #48]	; 0x30
   74d4c:	movw	r1, #3025	; 0xbd1
   74d50:	sub	r0, fp, #56	; 0x38
   74d54:	movt	r1, #9
   74d58:	b	74d6c <fputs@plt+0x63984>
   74d5c:	ldr	r2, [r4, #16]
   74d60:	movw	r1, #37971	; 0x9453
   74d64:	sub	r0, fp, #56	; 0x38
   74d68:	movt	r1, #8
   74d6c:	bl	3e160 <fputs@plt+0x2cd78>
   74d70:	ldr	r2, [r4, #20]
   74d74:	cmp	r2, #0
   74d78:	beq	74d8c <fputs@plt+0x639a4>
   74d7c:	movw	r1, #7041	; 0x1b81
   74d80:	sub	r0, fp, #56	; 0x38
   74d84:	movt	r1, #9
   74d88:	bl	3e160 <fputs@plt+0x2cd78>
   74d8c:	tst	r6, #1280	; 0x500
   74d90:	str	sl, [sp, #12]
   74d94:	beq	74dcc <fputs@plt+0x639e4>
   74d98:	tst	r6, #256	; 0x100
   74d9c:	andsne	r0, r6, #15
   74da0:	bne	74e38 <fputs@plt+0x63a50>
   74da4:	tst	r6, #1024	; 0x400
   74da8:	beq	75170 <fputs@plt+0x63d88>
   74dac:	ldr	r0, [sp, #16]
   74db0:	movw	r1, #7178	; 0x1c0a
   74db4:	movt	r1, #9
   74db8:	ldr	r2, [r0, #24]
   74dbc:	ldr	r3, [r0, #32]
   74dc0:	sub	r0, fp, #56	; 0x38
   74dc4:	bl	3e160 <fputs@plt+0x2cd78>
   74dc8:	b	75170 <fputs@plt+0x63d88>
   74dcc:	ldr	r0, [r4, #24]
   74dd0:	ldr	r4, [sp, #16]
   74dd4:	ldrb	r0, [r0, #42]	; 0x2a
   74dd8:	ldr	r9, [r4, #28]
   74ddc:	tst	r0, #32
   74de0:	beq	74e0c <fputs@plt+0x63a24>
   74de4:	ldrb	r0, [r9, #55]	; 0x37
   74de8:	and	r0, r0, #3
   74dec:	cmp	r0, #2
   74df0:	bne	74e0c <fputs@plt+0x63a24>
   74df4:	cmp	r7, #0
   74df8:	beq	75170 <fputs@plt+0x63d88>
   74dfc:	ldr	r4, [sp, #16]
   74e00:	movw	r5, #5390	; 0x150e
   74e04:	movt	r5, #9
   74e08:	b	74e74 <fputs@plt+0x63a8c>
   74e0c:	tst	r6, #131072	; 0x20000
   74e10:	bne	74e4c <fputs@plt+0x63a64>
   74e14:	tst	r6, #16384	; 0x4000
   74e18:	bne	74e6c <fputs@plt+0x63a84>
   74e1c:	movw	r0, #7115	; 0x1bcb
   74e20:	movw	r5, #7106	; 0x1bc2
   74e24:	tst	r6, #64	; 0x40
   74e28:	movt	r0, #9
   74e2c:	movt	r5, #9
   74e30:	moveq	r5, r0
   74e34:	b	74e74 <fputs@plt+0x63a8c>
   74e38:	tst	r6, #5
   74e3c:	beq	74e58 <fputs@plt+0x63a70>
   74e40:	movw	r2, #7124	; 0x1bd4
   74e44:	movt	r2, #9
   74e48:	b	75160 <fputs@plt+0x63d78>
   74e4c:	movw	r5, #7048	; 0x1b88
   74e50:	movt	r5, #9
   74e54:	b	74e74 <fputs@plt+0x63a8c>
   74e58:	cmp	r9, #48	; 0x30
   74e5c:	bne	75148 <fputs@plt+0x63d60>
   74e60:	movw	r2, #7126	; 0x1bd6
   74e64:	movt	r2, #9
   74e68:	b	75160 <fputs@plt+0x63d78>
   74e6c:	movw	r5, #7081	; 0x1ba9
   74e70:	movt	r5, #9
   74e74:	ldr	r0, [fp, #-44]	; 0xffffffd4
   74e78:	ldr	r2, [fp, #-40]	; 0xffffffd8
   74e7c:	add	r1, r0, #7
   74e80:	cmp	r1, r2
   74e84:	bcs	74eac <fputs@plt+0x63ac4>
   74e88:	str	r1, [fp, #-44]	; 0xffffffd4
   74e8c:	movw	r2, #21792	; 0x5520
   74e90:	ldr	r1, [fp, #-48]	; 0xffffffd0
   74e94:	movt	r2, #18771	; 0x4953
   74e98:	str	r2, [r1, r0]!
   74e9c:	movw	r0, #20041	; 0x4e49
   74ea0:	movt	r0, #8263	; 0x2047
   74ea4:	str	r0, [r1, #3]
   74ea8:	b	74ec0 <fputs@plt+0x63ad8>
   74eac:	movw	r1, #14024	; 0x36c8
   74eb0:	sub	r0, fp, #56	; 0x38
   74eb4:	mov	r2, #7
   74eb8:	movt	r1, #9
   74ebc:	bl	23670 <fputs@plt+0x12288>
   74ec0:	ldr	r2, [r9]
   74ec4:	sub	r0, fp, #56	; 0x38
   74ec8:	mov	r1, r5
   74ecc:	bl	3e160 <fputs@plt+0x2cd78>
   74ed0:	ldrh	r7, [r4, #24]
   74ed4:	ldrh	sl, [r4, #42]	; 0x2a
   74ed8:	ldr	r9, [r4, #28]
   74edc:	cmp	r7, #0
   74ee0:	bne	74ef4 <fputs@plt+0x63b0c>
   74ee4:	ldr	r0, [sp, #16]
   74ee8:	ldrb	r0, [r0, #36]	; 0x24
   74eec:	tst	r0, #48	; 0x30
   74ef0:	beq	75170 <fputs@plt+0x63d88>
   74ef4:	ldr	r0, [fp, #-44]	; 0xffffffd4
   74ef8:	ldr	r2, [fp, #-40]	; 0xffffffd8
   74efc:	str	r8, [sp, #4]
   74f00:	add	r1, r0, #2
   74f04:	cmp	r1, r2
   74f08:	bcs	74f24 <fputs@plt+0x63b3c>
   74f0c:	str	r1, [fp, #-44]	; 0xffffffd4
   74f10:	ldr	r1, [fp, #-48]	; 0xffffffd0
   74f14:	add	r0, r1, r0
   74f18:	movw	r1, #10272	; 0x2820
   74f1c:	strh	r1, [r0]
   74f20:	b	74f38 <fputs@plt+0x63b50>
   74f24:	movw	r1, #7205	; 0x1c25
   74f28:	sub	r0, fp, #56	; 0x38
   74f2c:	mov	r2, #2
   74f30:	movt	r1, #9
   74f34:	bl	23670 <fputs@plt+0x12288>
   74f38:	cmp	r7, #0
   74f3c:	beq	75018 <fputs@plt+0x63c30>
   74f40:	mov	r8, #0
   74f44:	sub	r6, fp, #56	; 0x38
   74f48:	mov	r4, #0
   74f4c:	ldr	r0, [r9, #4]
   74f50:	movw	r5, #7227	; 0x1c3b
   74f54:	movw	r1, #65534	; 0xfffe
   74f58:	movt	r5, #9
   74f5c:	add	r0, r0, r8
   74f60:	ldrh	r0, [r0]
   74f64:	cmp	r0, r1
   74f68:	beq	74f94 <fputs@plt+0x63bac>
   74f6c:	movw	r1, #65535	; 0xffff
   74f70:	cmp	r0, r1
   74f74:	bne	74f84 <fputs@plt+0x63b9c>
   74f78:	movw	r5, #65233	; 0xfed1
   74f7c:	movt	r5, #8
   74f80:	b	74f94 <fputs@plt+0x63bac>
   74f84:	ldr	r1, [r9, #12]
   74f88:	sxth	r0, r0
   74f8c:	ldr	r1, [r1, #4]
   74f90:	ldr	r5, [r1, r0, lsl #4]
   74f94:	cmp	r4, #0
   74f98:	beq	74fe4 <fputs@plt+0x63bfc>
   74f9c:	ldr	r0, [fp, #-44]	; 0xffffffd4
   74fa0:	ldr	r2, [fp, #-40]	; 0xffffffd8
   74fa4:	add	r1, r0, #5
   74fa8:	cmp	r1, r2
   74fac:	bcs	74fd0 <fputs@plt+0x63be8>
   74fb0:	str	r1, [fp, #-44]	; 0xffffffd4
   74fb4:	movw	r2, #16672	; 0x4120
   74fb8:	ldr	r1, [fp, #-48]	; 0xffffffd0
   74fbc:	movt	r2, #17486	; 0x444e
   74fc0:	str	r2, [r1, r0]!
   74fc4:	mov	r0, #32
   74fc8:	strb	r0, [r1, #4]
   74fcc:	b	74fe4 <fputs@plt+0x63bfc>
   74fd0:	movw	r1, #7208	; 0x1c28
   74fd4:	mov	r0, r6
   74fd8:	mov	r2, #5
   74fdc:	movt	r1, #9
   74fe0:	bl	23670 <fputs@plt+0x12288>
   74fe4:	movw	r0, #7219	; 0x1c33
   74fe8:	movw	r1, #7214	; 0x1c2e
   74fec:	cmp	r4, sl
   74ff0:	mov	r2, r5
   74ff4:	movt	r0, #9
   74ff8:	movt	r1, #9
   74ffc:	movcc	r1, r0
   75000:	mov	r0, r6
   75004:	bl	3e160 <fputs@plt+0x2cd78>
   75008:	add	r4, r4, #1
   7500c:	add	r8, r8, #2
   75010:	cmp	r7, r4
   75014:	bne	74f4c <fputs@plt+0x63b64>
   75018:	ldr	r0, [sp, #16]
   7501c:	ldr	r0, [r0, #36]	; 0x24
   75020:	tst	r0, #32
   75024:	bne	75034 <fputs@plt+0x63c4c>
   75028:	ldr	r8, [sp, #4]
   7502c:	mov	r1, r7
   75030:	b	750a4 <fputs@plt+0x63cbc>
   75034:	ldr	r0, [r9, #4]
   75038:	ldr	r8, [sp, #4]
   7503c:	movw	r1, #65534	; 0xfffe
   75040:	add	r0, r0, r7, lsl #1
   75044:	ldrh	r0, [r0]
   75048:	cmp	r0, r1
   7504c:	beq	75068 <fputs@plt+0x63c80>
   75050:	movw	r1, #65535	; 0xffff
   75054:	cmp	r0, r1
   75058:	bne	75074 <fputs@plt+0x63c8c>
   7505c:	movw	r2, #65233	; 0xfed1
   75060:	movt	r2, #8
   75064:	b	75084 <fputs@plt+0x63c9c>
   75068:	movw	r2, #7227	; 0x1c3b
   7506c:	movt	r2, #9
   75070:	b	75084 <fputs@plt+0x63c9c>
   75074:	ldr	r1, [r9, #12]
   75078:	sxth	r0, r0
   7507c:	ldr	r1, [r1, #4]
   75080:	ldr	r2, [r1, r0, lsl #4]
   75084:	movw	r3, #7232	; 0x1c40
   75088:	sub	r0, fp, #56	; 0x38
   7508c:	mov	r1, r7
   75090:	movt	r3, #9
   75094:	bl	7a86c <fputs@plt+0x69484>
   75098:	ldr	r0, [sp, #16]
   7509c:	add	r1, r7, #1
   750a0:	ldr	r0, [r0, #36]	; 0x24
   750a4:	tst	r0, #16
   750a8:	beq	75108 <fputs@plt+0x63d20>
   750ac:	ldr	r0, [r9, #4]
   750b0:	movw	r2, #65534	; 0xfffe
   750b4:	add	r0, r0, r7, lsl #1
   750b8:	ldrh	r0, [r0]
   750bc:	cmp	r0, r2
   750c0:	beq	750dc <fputs@plt+0x63cf4>
   750c4:	movw	r2, #65535	; 0xffff
   750c8:	cmp	r0, r2
   750cc:	bne	750e8 <fputs@plt+0x63d00>
   750d0:	movw	r2, #65233	; 0xfed1
   750d4:	movt	r2, #8
   750d8:	b	750f8 <fputs@plt+0x63d10>
   750dc:	movw	r2, #7227	; 0x1c3b
   750e0:	movt	r2, #9
   750e4:	b	750f8 <fputs@plt+0x63d10>
   750e8:	ldr	r2, [r9, #12]
   750ec:	sxth	r0, r0
   750f0:	ldr	r2, [r2, #4]
   750f4:	ldr	r2, [r2, r0, lsl #4]
   750f8:	movw	r3, #7138	; 0x1be2
   750fc:	sub	r0, fp, #56	; 0x38
   75100:	movt	r3, #9
   75104:	bl	7a86c <fputs@plt+0x69484>
   75108:	ldr	r0, [fp, #-44]	; 0xffffffd4
   7510c:	ldr	r2, [fp, #-40]	; 0xffffffd8
   75110:	add	r1, r0, #1
   75114:	cmp	r1, r2
   75118:	bcs	75130 <fputs@plt+0x63d48>
   7511c:	str	r1, [fp, #-44]	; 0xffffffd4
   75120:	mov	r2, #41	; 0x29
   75124:	ldr	r1, [fp, #-48]	; 0xffffffd0
   75128:	strb	r2, [r1, r0]
   7512c:	b	75170 <fputs@plt+0x63d88>
   75130:	movw	r1, #5173	; 0x1435
   75134:	sub	r0, fp, #56	; 0x38
   75138:	mov	r2, #1
   7513c:	movt	r1, #9
   75140:	bl	23670 <fputs@plt+0x12288>
   75144:	b	75170 <fputs@plt+0x63d88>
   75148:	movw	r0, #7138	; 0x1be2
   7514c:	movw	r2, #7232	; 0x1c40
   75150:	tst	r6, #32
   75154:	movt	r0, #9
   75158:	movt	r2, #9
   7515c:	moveq	r2, r0
   75160:	movw	r1, #7140	; 0x1be4
   75164:	sub	r0, fp, #56	; 0x38
   75168:	movt	r1, #9
   7516c:	bl	3e160 <fputs@plt+0x2cd78>
   75170:	sub	r0, fp, #56	; 0x38
   75174:	bl	15ca8 <fputs@plt+0x48c0>
   75178:	mov	r5, r0
   7517c:	ldr	r0, [fp, #8]
   75180:	ldr	r4, [sp, #12]
   75184:	ldr	r2, [sp, #8]
   75188:	mov	r1, #161	; 0xa1
   7518c:	mov	r3, r8
   75190:	str	r0, [sp]
   75194:	mov	r0, r4
   75198:	bl	49a20 <fputs@plt+0x38638>
   7519c:	mov	r1, r0
   751a0:	mov	r0, r4
   751a4:	mov	r2, r5
   751a8:	mvn	r3, #0
   751ac:	bl	1d520 <fputs@plt+0xc138>
   751b0:	sub	sp, fp, #28
   751b4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   751b8:	cmp	r1, #0
   751bc:	bxeq	lr
   751c0:	push	{r4, r5, r6, r7, fp, lr}
   751c4:	add	fp, sp, #16
   751c8:	mov	r5, r0
   751cc:	ldrb	r0, [r1, #43]	; 0x2b
   751d0:	mov	r4, r1
   751d4:	cmp	r0, #0
   751d8:	beq	75220 <fputs@plt+0x63e38>
   751dc:	add	r6, r4, #800	; 0x320
   751e0:	mov	r7, #0
   751e4:	ldr	r1, [r6]
   751e8:	cmp	r1, #0
   751ec:	beq	7520c <fputs@plt+0x63e24>
   751f0:	ldrb	r1, [r1, #37]	; 0x25
   751f4:	tst	r1, #8
   751f8:	beq	7520c <fputs@plt+0x63e24>
   751fc:	ldr	r1, [r6, #-4]
   75200:	mov	r0, r5
   75204:	bl	13dc4 <fputs@plt+0x29dc>
   75208:	ldrb	r0, [r4, #43]	; 0x2b
   7520c:	uxtb	r1, r0
   75210:	add	r7, r7, #1
   75214:	add	r6, r6, #80	; 0x50
   75218:	cmp	r7, r1
   7521c:	bcc	751e4 <fputs@plt+0x63dfc>
   75220:	add	r0, r4, #328	; 0x148
   75224:	bl	7b1e8 <fputs@plt+0x69e00>
   75228:	ldr	r6, [r4, #16]
   7522c:	cmp	r6, #0
   75230:	beq	75258 <fputs@plt+0x63e70>
   75234:	ldr	r0, [r6, #52]	; 0x34
   75238:	mov	r1, r6
   7523c:	str	r0, [r4, #16]
   75240:	mov	r0, r5
   75244:	bl	78814 <fputs@plt+0x6742c>
   75248:	mov	r0, r5
   7524c:	mov	r1, r6
   75250:	bl	13dc4 <fputs@plt+0x29dc>
   75254:	b	75228 <fputs@plt+0x63e40>
   75258:	mov	r0, r5
   7525c:	mov	r1, r4
   75260:	pop	{r4, r5, r6, r7, fp, lr}
   75264:	b	13dc4 <fputs@plt+0x29dc>
   75268:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   7526c:	add	fp, sp, #24
   75270:	mov	r4, r0
   75274:	ldr	r7, [r0, #12]
   75278:	ldr	r0, [r0, #16]
   7527c:	mov	r8, r2
   75280:	mov	r6, r1
   75284:	cmp	r7, r0
   75288:	blt	75364 <fputs@plt+0x63f7c>
   7528c:	ldr	r1, [r4]
   75290:	add	r0, r0, r0, lsl #1
   75294:	ldr	r5, [r4, #20]
   75298:	mov	r3, #0
   7529c:	lsl	r2, r0, #5
   752a0:	ldr	r1, [r1]
   752a4:	ldr	r7, [r1]
   752a8:	mov	r0, r7
   752ac:	bl	238e0 <fputs@plt+0x124f8>
   752b0:	cmp	r0, #0
   752b4:	str	r0, [r4, #20]
   752b8:	beq	75410 <fputs@plt+0x64028>
   752bc:	ldr	r1, [r4, #12]
   752c0:	add	r1, r1, r1, lsl #1
   752c4:	lsl	r2, r1, #4
   752c8:	mov	r1, r5
   752cc:	bl	11244 <memcpy@plt>
   752d0:	add	r0, r4, #24
   752d4:	cmp	r5, r0
   752d8:	movne	r0, r7
   752dc:	movne	r1, r5
   752e0:	blne	13dc4 <fputs@plt+0x29dc>
   752e4:	ldr	r0, [r4, #20]
   752e8:	cmp	r7, #0
   752ec:	beq	75314 <fputs@plt+0x63f2c>
   752f0:	ldr	r1, [r7, #288]	; 0x120
   752f4:	cmp	r1, r0
   752f8:	bhi	75314 <fputs@plt+0x63f2c>
   752fc:	ldr	r1, [r7, #292]	; 0x124
   75300:	cmp	r1, r0
   75304:	bls	75314 <fputs@plt+0x63f2c>
   75308:	mov	r1, #260	; 0x104
   7530c:	ldrh	r1, [r7, r1]
   75310:	b	7532c <fputs@plt+0x63f44>
   75314:	movw	r1, #16696	; 0x4138
   75318:	movt	r1, #10
   7531c:	ldr	r1, [r1, #52]	; 0x34
   75320:	blx	r1
   75324:	mov	r1, r0
   75328:	ldr	r0, [r4, #20]
   7532c:	movw	r2, #43691	; 0xaaab
   75330:	movt	r2, #43690	; 0xaaaa
   75334:	umull	r1, r2, r1, r2
   75338:	lsr	r1, r2, #5
   7533c:	str	r1, [r4, #16]
   75340:	ldr	r1, [r4, #12]
   75344:	add	r3, r1, r1, lsl #1
   75348:	rsb	r1, r1, r2, lsr #5
   7534c:	add	r1, r1, r1, lsl #1
   75350:	add	r0, r0, r3, lsl #4
   75354:	lsl	r2, r1, #4
   75358:	mov	r1, #0
   7535c:	bl	1119c <memset@plt>
   75360:	ldr	r7, [r4, #12]
   75364:	add	r0, r7, #1
   75368:	cmp	r6, #0
   7536c:	str	r0, [r4, #12]
   75370:	ldr	r5, [r4, #20]
   75374:	beq	753dc <fputs@plt+0x63ff4>
   75378:	ldrb	r1, [r6, #6]
   7537c:	mov	r0, #1
   75380:	tst	r1, #4
   75384:	beq	7539c <fputs@plt+0x63fb4>
   75388:	ldr	r0, [r6, #28]
   7538c:	asr	r1, r0, #31
   75390:	bl	473c4 <fputs@plt+0x35fdc>
   75394:	movw	r1, #270	; 0x10e
   75398:	sub	r0, r0, r1
   7539c:	add	r1, r7, r7, lsl #1
   753a0:	add	r1, r5, r1, lsl #4
   753a4:	strh	r0, [r1, #16]
   753a8:	ldr	r0, [r6, #4]
   753ac:	tst	r0, #4096	; 0x1000
   753b0:	beq	753f0 <fputs@plt+0x64008>
   753b4:	tst	r0, #262144	; 0x40000
   753b8:	bne	753c4 <fputs@plt+0x63fdc>
   753bc:	add	r0, r6, #12
   753c0:	b	753cc <fputs@plt+0x63fe4>
   753c4:	ldr	r0, [r6, #20]
   753c8:	ldr	r0, [r0, #4]
   753cc:	ldr	r6, [r0]
   753d0:	cmp	r6, #0
   753d4:	bne	753a8 <fputs@plt+0x63fc0>
   753d8:	b	753ec <fputs@plt+0x64004>
   753dc:	add	r0, r7, r7, lsl #1
   753e0:	mov	r1, #1
   753e4:	add	r0, r5, r0, lsl #4
   753e8:	strh	r1, [r0, #16]
   753ec:	mov	r6, #0
   753f0:	add	r0, r7, r7, lsl #1
   753f4:	str	r6, [r5, r0, lsl #4]!
   753f8:	mvn	r0, #0
   753fc:	str	r4, [r5, #24]
   75400:	strh	r8, [r5, #20]
   75404:	str	r0, [r5, #4]
   75408:	mov	r0, r7
   7540c:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   75410:	tst	r8, #1
   75414:	movne	r0, r7
   75418:	movne	r1, r6
   7541c:	blne	47818 <fputs@plt+0x36430>
   75420:	str	r5, [r4, #20]
   75424:	mov	r7, #0
   75428:	b	75408 <fputs@plt+0x64020>
   7542c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   75430:	add	fp, sp, #28
   75434:	sub	sp, sp, #100	; 0x64
   75438:	ldr	r5, [r1]
   7543c:	mov	r8, r1
   75440:	mov	r6, r0
   75444:	ldr	r1, [r5]
   75448:	ldr	r3, [r1]
   7544c:	ldrb	r0, [r3, #69]	; 0x45
   75450:	cmp	r0, #0
   75454:	bne	7691c <fputs@plt+0x65534>
   75458:	ldr	r0, [r8, #20]
   7545c:	str	r1, [sp, #64]	; 0x40
   75460:	add	r1, r2, r2, lsl #1
   75464:	add	sl, r5, #68	; 0x44
   75468:	str	r3, [fp, #-60]	; 0xffffffc4
   7546c:	str	r2, [sp, #52]	; 0x34
   75470:	str	r1, [sp, #56]	; 0x38
   75474:	str	r0, [sp, #40]	; 0x28
   75478:	ldr	r7, [r0, r1, lsl #4]!
   7547c:	str	r0, [sp, #32]
   75480:	mov	r0, sl
   75484:	ldr	r4, [r7, #12]
   75488:	mov	r1, r4
   7548c:	bl	76d44 <fputs@plt+0x6595c>
   75490:	str	r0, [sp, #28]
   75494:	ldrb	r0, [r7]
   75498:	str	r1, [sp, #24]
   7549c:	str	r7, [fp, #-44]	; 0xffffffd4
   754a0:	str	r6, [fp, #-48]	; 0xffffffd0
   754a4:	str	r5, [sp, #12]
   754a8:	cmp	r0, #76	; 0x4c
   754ac:	str	r0, [sp, #60]	; 0x3c
   754b0:	beq	754e0 <fputs@plt+0x640f8>
   754b4:	cmp	r0, #75	; 0x4b
   754b8:	bne	754f0 <fputs@plt+0x64108>
   754bc:	ldr	r9, [fp, #-44]	; 0xffffffd4
   754c0:	ldr	r6, [sp, #40]	; 0x28
   754c4:	ldrb	r0, [r9, #5]
   754c8:	tst	r0, #8
   754cc:	bne	7550c <fputs@plt+0x64124>
   754d0:	ldr	r1, [r9, #20]
   754d4:	mov	r0, sl
   754d8:	bl	74bfc <fputs@plt+0x63814>
   754dc:	b	75518 <fputs@plt+0x64130>
   754e0:	ldr	r9, [fp, #-44]	; 0xffffffd4
   754e4:	mov	r2, #0
   754e8:	mov	r1, #0
   754ec:	b	75504 <fputs@plt+0x6411c>
   754f0:	ldr	r9, [fp, #-44]	; 0xffffffd4
   754f4:	mov	r0, sl
   754f8:	ldr	r1, [r9, #16]
   754fc:	bl	76d44 <fputs@plt+0x6595c>
   75500:	mov	r2, r0
   75504:	ldr	r6, [sp, #40]	; 0x28
   75508:	b	7551c <fputs@plt+0x64134>
   7550c:	ldr	r1, [r9, #20]
   75510:	mov	r0, sl
   75514:	bl	76e20 <fputs@plt+0x65a38>
   75518:	mov	r2, r0
   7551c:	ldr	r0, [sp, #56]	; 0x38
   75520:	str	r2, [sp, #20]
   75524:	str	r1, [sp, #16]
   75528:	add	r0, r6, r0, lsl #4
   7552c:	str	r0, [fp, #-56]	; 0xffffffc8
   75530:	str	r2, [r0, #32]
   75534:	str	r1, [r0, #36]	; 0x24
   75538:	mov	r0, sl
   7553c:	mov	r1, r9
   75540:	bl	76d44 <fputs@plt+0x6595c>
   75544:	mov	r6, r0
   75548:	ldrb	r0, [r9, #4]
   7554c:	mov	r7, r1
   75550:	str	sl, [sp, #36]	; 0x24
   75554:	tst	r0, #1
   75558:	bne	75570 <fputs@plt+0x64188>
   7555c:	ldr	r9, [fp, #-48]	; 0xffffffd0
   75560:	mov	r0, #0
   75564:	str	r0, [sp, #48]	; 0x30
   75568:	mov	r0, #0
   7556c:	b	755e8 <fputs@plt+0x64200>
   75570:	ldr	r1, [sl]
   75574:	ldr	r9, [fp, #-48]	; 0xffffffd0
   75578:	cmp	r1, #1
   7557c:	blt	755ac <fputs@plt+0x641c4>
   75580:	ldr	r0, [fp, #-44]	; 0xffffffd4
   75584:	ldrsh	r2, [r0, #36]	; 0x24
   75588:	ldr	r0, [sp, #12]
   7558c:	add	r3, r0, #72	; 0x48
   75590:	mov	r0, #0
   75594:	ldr	r5, [r3, r0, lsl #2]
   75598:	cmp	r5, r2
   7559c:	beq	755b8 <fputs@plt+0x641d0>
   755a0:	add	r0, r0, #1
   755a4:	cmp	r1, r0
   755a8:	bne	75594 <fputs@plt+0x641ac>
   755ac:	mov	r0, #0
   755b0:	mov	r1, #0
   755b4:	b	755d4 <fputs@plt+0x641ec>
   755b8:	rsb	r1, r0, #32
   755bc:	mov	r2, #1
   755c0:	subs	r3, r0, #32
   755c4:	lsr	r1, r2, r1
   755c8:	lsl	r0, r2, r0
   755cc:	lslpl	r1, r2, r3
   755d0:	movwpl	r0, #0
   755d4:	orr	r6, r0, r6
   755d8:	subs	r0, r0, #1
   755dc:	orr	r7, r1, r7
   755e0:	str	r0, [sp, #48]	; 0x30
   755e4:	sbc	r0, r1, #0
   755e8:	str	r0, [sp, #44]	; 0x2c
   755ec:	ldr	r5, [fp, #-56]	; 0xffffffc8
   755f0:	ldr	r1, [sp, #60]	; 0x3c
   755f4:	mvn	r0, #0
   755f8:	str	r0, [r5, #8]!
   755fc:	strd	r6, [r5, #32]
   75600:	str	r0, [r5, #-4]
   75604:	mov	r0, #0
   75608:	mov	sl, r5
   7560c:	strh	r0, [sl, #10]!
   75610:	sub	r0, r1, #71	; 0x47
   75614:	str	r8, [fp, #-52]	; 0xffffffcc
   75618:	cmp	r0, #12
   7561c:	bhi	75928 <fputs@plt+0x64540>
   75620:	mov	r1, #1
   75624:	movw	r2, #7988	; 0x1f34
   75628:	tst	r2, r1, lsl r0
   7562c:	beq	7575c <fputs@plt+0x64374>
   75630:	mov	r9, #0
   75634:	cmp	r4, #0
   75638:	mov	r0, #0
   7563c:	beq	7567c <fputs@plt+0x64294>
   75640:	ldr	r0, [r4, #4]
   75644:	tst	r0, #4096	; 0x1000
   75648:	beq	75678 <fputs@plt+0x64290>
   7564c:	tst	r0, #262144	; 0x40000
   75650:	bne	7565c <fputs@plt+0x64274>
   75654:	add	r0, r4, #12
   75658:	b	75664 <fputs@plt+0x6427c>
   7565c:	ldr	r0, [r4, #20]
   75660:	ldr	r0, [r0, #4]
   75664:	ldr	r4, [r0]
   75668:	cmp	r4, #0
   7566c:	bne	75640 <fputs@plt+0x64258>
   75670:	mov	r0, #0
   75674:	b	7567c <fputs@plt+0x64294>
   75678:	mov	r0, r4
   7567c:	ldr	r1, [fp, #-44]	; 0xffffffd4
   75680:	str	r7, [sp, #40]	; 0x28
   75684:	ldr	r1, [r1, #16]
   75688:	cmp	r1, #0
   7568c:	beq	756cc <fputs@plt+0x642e4>
   75690:	ldr	r3, [sp, #20]
   75694:	ldr	r7, [sp, #16]
   75698:	ldr	r2, [r1, #4]
   7569c:	tst	r2, #4096	; 0x1000
   756a0:	beq	756d8 <fputs@plt+0x642f0>
   756a4:	tst	r2, #262144	; 0x40000
   756a8:	bne	756b4 <fputs@plt+0x642cc>
   756ac:	add	r1, r1, #12
   756b0:	b	756bc <fputs@plt+0x642d4>
   756b4:	ldr	r1, [r1, #20]
   756b8:	ldr	r1, [r1, #4]
   756bc:	ldr	r1, [r1]
   756c0:	cmp	r1, #0
   756c4:	bne	75698 <fputs@plt+0x642b0>
   756c8:	b	756dc <fputs@plt+0x642f4>
   756cc:	ldr	r3, [sp, #20]
   756d0:	ldr	r7, [sp, #16]
   756d4:	b	756dc <fputs@plt+0x642f4>
   756d8:	mov	r9, r1
   756dc:	ldr	r2, [sp, #28]
   756e0:	sub	r4, fp, #36	; 0x24
   756e4:	stm	sp, {r0, r4}
   756e8:	sub	r1, fp, #40	; 0x28
   756ec:	mov	r8, r1
   756f0:	str	r1, [sp, #8]
   756f4:	and	r0, r3, r2
   756f8:	ldr	r3, [sp, #24]
   756fc:	and	r1, r7, r3
   75700:	mov	r7, #2048	; 0x800
   75704:	orrs	r0, r0, r1
   75708:	ldr	r0, [fp, #-48]	; 0xffffffd0
   7570c:	movweq	r7, #8191	; 0x1fff
   75710:	bl	76f4c <fputs@plt+0x65b64>
   75714:	ldr	r2, [sp, #60]	; 0x3c
   75718:	cmp	r0, #0
   7571c:	beq	75894 <fputs@plt+0x644ac>
   75720:	ldr	r0, [fp, #-36]	; 0xffffffdc
   75724:	ldr	r1, [fp, #-56]	; 0xffffffc8
   75728:	cmp	r2, #73	; 0x49
   7572c:	str	r0, [r5]
   75730:	ldr	r0, [fp, #-40]	; 0xffffffd8
   75734:	str	r0, [r1, #12]
   75738:	beq	75880 <fputs@plt+0x64498>
   7573c:	cmp	r2, #75	; 0x4b
   75740:	beq	75888 <fputs@plt+0x644a0>
   75744:	cmp	r2, #76	; 0x4c
   75748:	moveq	r0, #256	; 0x100
   7574c:	subne	r0, r2, #79	; 0x4f
   75750:	movne	r1, #2
   75754:	lslne	r0, r1, r0
   75758:	b	7588c <fputs@plt+0x644a4>
   7575c:	cmp	r0, #0
   75760:	beq	759a4 <fputs@plt+0x645bc>
   75764:	ldr	sl, [fp, #-44]	; 0xffffffd4
   75768:	ldr	r5, [sp, #56]	; 0x38
   7576c:	cmp	r0, #3
   75770:	bne	7592c <fputs@plt+0x64544>
   75774:	ldrb	r0, [r8, #8]
   75778:	ldr	r7, [sp, #32]
   7577c:	cmp	r0, #72	; 0x48
   75780:	bne	76404 <fputs@plt+0x6501c>
   75784:	ldr	r8, [sl, #20]
   75788:	movw	r6, #58888	; 0xe608
   7578c:	mov	r9, r5
   75790:	mov	r5, #0
   75794:	movt	r6, #8
   75798:	ldr	sl, [fp, #-60]	; 0xffffffc4
   7579c:	ldrb	r7, [r6]
   757a0:	mov	r1, r4
   757a4:	mov	r2, #0
   757a8:	mov	r3, #0
   757ac:	mov	r0, sl
   757b0:	bl	64c78 <fputs@plt+0x53890>
   757b4:	mov	r4, r0
   757b8:	ldr	r0, [r8, #4]
   757bc:	mov	r2, #0
   757c0:	mov	r3, #0
   757c4:	ldr	r1, [r0, -r5]
   757c8:	mov	r0, sl
   757cc:	bl	64c78 <fputs@plt+0x53890>
   757d0:	mov	r3, r0
   757d4:	mov	r0, #0
   757d8:	mov	r1, r7
   757dc:	mov	r2, r4
   757e0:	str	r0, [sp]
   757e4:	ldr	r0, [sp, #64]	; 0x40
   757e8:	bl	51c94 <fputs@plt+0x408ac>
   757ec:	ldr	sl, [fp, #-44]	; 0xffffffd4
   757f0:	mov	r1, r0
   757f4:	cmp	r0, #0
   757f8:	beq	75818 <fputs@plt+0x64430>
   757fc:	ldr	r2, [sl, #4]
   75800:	ldr	r0, [r1, #4]
   75804:	and	r2, r2, #1
   75808:	orr	r0, r0, r2
   7580c:	str	r0, [r1, #4]
   75810:	ldrh	r0, [sl, #36]	; 0x24
   75814:	strh	r0, [r1, #36]	; 0x24
   75818:	ldr	r7, [fp, #-52]	; 0xffffffcc
   7581c:	mov	r2, #3
   75820:	mov	r0, r7
   75824:	bl	75268 <fputs@plt+0x63e80>
   75828:	mov	r4, r0
   7582c:	ldr	r0, [fp, #-48]	; 0xffffffd0
   75830:	mov	r1, r7
   75834:	mov	r2, r4
   75838:	bl	7542c <fputs@plt+0x64044>
   7583c:	ldr	r1, [r7, #20]
   75840:	add	r0, r4, r4, lsl #1
   75844:	ldr	r2, [sp, #52]	; 0x34
   75848:	cmn	r5, #20
   7584c:	add	r0, r1, r0, lsl #4
   75850:	add	r7, r1, r9, lsl #4
   75854:	str	r2, [r0, #4]
   75858:	ldrh	r1, [r7, #16]
   7585c:	strh	r1, [r0, #16]
   75860:	ldrb	r0, [r7, #22]
   75864:	add	r0, r0, #1
   75868:	strb	r0, [r7, #22]
   7586c:	beq	76044 <fputs@plt+0x64c5c>
   75870:	ldr	r4, [sl, #12]
   75874:	add	r6, r6, #1
   75878:	sub	r5, r5, #20
   7587c:	b	75798 <fputs@plt+0x643b0>
   75880:	mov	r0, #128	; 0x80
   75884:	b	7588c <fputs@plt+0x644a4>
   75888:	mov	r0, #1
   7588c:	and	r0, r0, r7
   75890:	strh	r0, [sl]
   75894:	cmp	r2, #73	; 0x49
   75898:	bne	758ac <fputs@plt+0x644c4>
   7589c:	ldr	r1, [fp, #-56]	; 0xffffffc8
   758a0:	ldrh	r0, [r1, #20]
   758a4:	orr	r0, r0, #2048	; 0x800
   758a8:	strh	r0, [r1, #20]
   758ac:	cmp	r9, #0
   758b0:	beq	75924 <fputs@plt+0x6453c>
   758b4:	ldr	r0, [fp, #-56]	; 0xffffffc8
   758b8:	add	r0, r0, #32
   758bc:	ldrd	r2, [r0]
   758c0:	ldr	r0, [fp, #-48]	; 0xffffffd0
   758c4:	str	r9, [sp]
   758c8:	stmib	sp, {r4, r8}
   758cc:	bl	76f4c <fputs@plt+0x65b64>
   758d0:	cmp	r0, #0
   758d4:	beq	75924 <fputs@plt+0x6453c>
   758d8:	ldr	r0, [r5]
   758dc:	ldr	r5, [fp, #-52]	; 0xffffffcc
   758e0:	ldr	sl, [sp, #56]	; 0x38
   758e4:	cmp	r0, #0
   758e8:	bmi	75934 <fputs@plt+0x6454c>
   758ec:	ldr	r4, [fp, #-60]	; 0xffffffc4
   758f0:	ldr	r1, [fp, #-44]	; 0xffffffd4
   758f4:	mov	r2, #0
   758f8:	mov	r3, #0
   758fc:	mov	r0, r4
   75900:	bl	64c78 <fputs@plt+0x53890>
   75904:	mov	r9, r0
   75908:	ldrb	r0, [r4, #69]	; 0x45
   7590c:	cmp	r0, #0
   75910:	beq	759d0 <fputs@plt+0x645e8>
   75914:	mov	r0, r4
   75918:	mov	r1, r9
   7591c:	bl	47818 <fputs@plt+0x36430>
   75920:	b	7691c <fputs@plt+0x65534>
   75924:	ldr	r8, [fp, #-52]	; 0xffffffcc
   75928:	ldr	sl, [fp, #-44]	; 0xffffffd4
   7592c:	ldr	r7, [sp, #32]
   75930:	b	76404 <fputs@plt+0x6501c>
   75934:	ldr	sl, [fp, #-44]	; 0xffffffd4
   75938:	ldr	r4, [sp, #32]
   7593c:	str	r7, [fp, #-56]	; 0xffffffc8
   75940:	mov	lr, #0
   75944:	mov	r9, sl
   75948:	ldr	r5, [sp, #40]	; 0x28
   7594c:	mov	ip, r6
   75950:	ldr	r1, [r9, #12]
   75954:	ldr	r0, [r9, #16]
   75958:	ldr	r7, [r1, #4]
   7595c:	ldr	r2, [r0, #4]
   75960:	and	r3, r2, #256	; 0x100
   75964:	and	r7, r7, #256	; 0x100
   75968:	cmp	r7, r3
   7596c:	bne	759c8 <fputs@plt+0x645e0>
   75970:	ldr	r7, [sp, #32]
   75974:	cmp	r3, #0
   75978:	bne	75b4c <fputs@plt+0x64764>
   7597c:	ldr	r0, [sp, #64]	; 0x40
   75980:	str	lr, [sp, #60]	; 0x3c
   75984:	bl	627e4 <fputs@plt+0x513fc>
   75988:	cmp	r0, #0
   7598c:	beq	75f88 <fputs@plt+0x64ba0>
   75990:	ldr	r1, [r9, #12]
   75994:	ldr	r0, [r1, #4]
   75998:	orr	r0, r0, #256	; 0x100
   7599c:	str	r0, [r1, #4]
   759a0:	b	75f8c <fputs@plt+0x64ba4>
   759a4:	ldr	r7, [fp, #-60]	; 0xffffffc4
   759a8:	str	sl, [sp, #24]
   759ac:	cmp	r7, #0
   759b0:	beq	75b58 <fputs@plt+0x64770>
   759b4:	mov	r0, r7
   759b8:	mov	r2, #416	; 0x1a0
   759bc:	mov	r3, #0
   759c0:	bl	238e0 <fputs@plt+0x124f8>
   759c4:	b	75b64 <fputs@plt+0x6477c>
   759c8:	ldr	r7, [sp, #32]
   759cc:	b	75f98 <fputs@plt+0x64bb0>
   759d0:	mov	r0, r5
   759d4:	mov	r1, r9
   759d8:	mov	r2, #3
   759dc:	bl	75268 <fputs@plt+0x63e80>
   759e0:	cmp	r0, #0
   759e4:	beq	7691c <fputs@plt+0x65534>
   759e8:	str	r7, [fp, #-56]	; 0xffffffc8
   759ec:	ldr	r7, [r5, #20]
   759f0:	add	r0, r0, r0, lsl #1
   759f4:	ldr	r1, [sp, #52]	; 0x34
   759f8:	add	r4, r7, r0, lsl #4
   759fc:	add	r2, r7, sl, lsl #4
   75a00:	str	r1, [r4, #4]
   75a04:	str	r2, [sp, #32]
   75a08:	ldrh	r1, [r2, #16]
   75a0c:	strh	r1, [r4, #16]
   75a10:	ldrb	r1, [r2, #22]
   75a14:	add	r1, r1, #1
   75a18:	strb	r1, [r2, #22]
   75a1c:	ldr	r1, [sp, #60]	; 0x3c
   75a20:	cmp	r1, #73	; 0x49
   75a24:	bne	75a38 <fputs@plt+0x64650>
   75a28:	add	r0, r7, r0, lsl #4
   75a2c:	ldrh	r1, [r0, #20]
   75a30:	orr	r1, r1, #2048	; 0x800
   75a34:	strh	r1, [r0, #20]
   75a38:	ldr	r1, [sp, #32]
   75a3c:	ldr	sl, [fp, #-44]	; 0xffffffd4
   75a40:	ldr	r5, [sp, #40]	; 0x28
   75a44:	mov	lr, #0
   75a48:	mov	ip, r6
   75a4c:	ldrh	r0, [r1, #20]
   75a50:	orr	r0, r0, #8
   75a54:	strh	r0, [r1, #20]
   75a58:	ldr	r0, [sp, #64]	; 0x40
   75a5c:	ldr	r0, [r0]
   75a60:	ldrb	r0, [r0, #65]	; 0x41
   75a64:	tst	r0, #2
   75a68:	bne	75950 <fputs@plt+0x64568>
   75a6c:	ldrb	r0, [r9]
   75a70:	cmp	r0, #79	; 0x4f
   75a74:	cmpne	r0, #73	; 0x49
   75a78:	bne	75950 <fputs@plt+0x64568>
   75a7c:	ldrb	r0, [r9, #4]
   75a80:	tst	r0, #1
   75a84:	bne	75950 <fputs@plt+0x64568>
   75a88:	ldr	r0, [r9, #12]
   75a8c:	bl	6565c <fputs@plt+0x54274>
   75a90:	mov	r5, r0
   75a94:	ldr	r0, [r9, #16]
   75a98:	bl	6565c <fputs@plt+0x54274>
   75a9c:	cmp	r5, r0
   75aa0:	beq	75ab8 <fputs@plt+0x646d0>
   75aa4:	cmp	r5, #67	; 0x43
   75aa8:	mov	lr, #0
   75aac:	bcc	75948 <fputs@plt+0x64560>
   75ab0:	cmp	r0, #67	; 0x43
   75ab4:	bcc	76514 <fputs@plt+0x6512c>
   75ab8:	ldr	r1, [r9, #12]
   75abc:	ldr	r2, [r9, #16]
   75ac0:	ldr	r0, [sp, #64]	; 0x40
   75ac4:	bl	65604 <fputs@plt+0x5421c>
   75ac8:	cmp	r0, #0
   75acc:	beq	75b30 <fputs@plt+0x64748>
   75ad0:	ldr	r0, [r0]
   75ad4:	movw	r1, #49744	; 0xc250
   75ad8:	movt	r1, #8
   75adc:	bl	1606c <fputs@plt+0x4c84>
   75ae0:	cmp	r0, #0
   75ae4:	beq	75b30 <fputs@plt+0x64748>
   75ae8:	ldr	r1, [r9, #12]
   75aec:	ldr	r0, [sp, #64]	; 0x40
   75af0:	bl	627e4 <fputs@plt+0x513fc>
   75af4:	cmp	r0, #0
   75af8:	mov	r5, #0
   75afc:	ldr	r1, [r9, #16]
   75b00:	mov	r8, #0
   75b04:	ldrne	r5, [r0]
   75b08:	ldr	r0, [sp, #64]	; 0x40
   75b0c:	bl	627e4 <fputs@plt+0x513fc>
   75b10:	cmp	r0, #0
   75b14:	ldrne	r8, [r0]
   75b18:	mov	r0, r5
   75b1c:	mov	r1, r8
   75b20:	bl	1606c <fputs@plt+0x4c84>
   75b24:	mov	lr, #0
   75b28:	cmp	r0, #0
   75b2c:	bne	75948 <fputs@plt+0x64560>
   75b30:	ldr	r0, [sp, #56]	; 0x38
   75b34:	mov	lr, #2048	; 0x800
   75b38:	add	r0, r7, r0, lsl #4
   75b3c:	ldrh	r1, [r0, #18]
   75b40:	orr	r1, r1, #2048	; 0x800
   75b44:	strh	r1, [r0, #18]
   75b48:	b	75948 <fputs@plt+0x64560>
   75b4c:	bic	r2, r2, #256	; 0x100
   75b50:	str	r2, [r0, #4]
   75b54:	b	75f98 <fputs@plt+0x64bb0>
   75b58:	mov	r0, #416	; 0x1a0
   75b5c:	mov	r1, #0
   75b60:	bl	1438c <fputs@plt+0x2fa4>
   75b64:	mov	sl, r0
   75b68:	cmp	r0, #0
   75b6c:	beq	75f78 <fputs@plt+0x64b90>
   75b70:	add	r0, sl, #8
   75b74:	mov	r1, #0
   75b78:	mov	r2, #408	; 0x198
   75b7c:	mov	r5, #0
   75b80:	bl	1119c <memset@plt>
   75b84:	ldr	r1, [fp, #-56]	; 0xffffffc8
   75b88:	add	r4, sl, #24
   75b8c:	mov	r2, #384	; 0x180
   75b90:	str	sl, [r1, #12]
   75b94:	ldrh	r0, [r1, #20]
   75b98:	orr	r0, r0, #16
   75b9c:	strh	r0, [r1, #20]
   75ba0:	mov	r0, r4
   75ba4:	mov	r1, #0
   75ba8:	bl	1119c <memset@plt>
   75bac:	mov	r0, #8
   75bb0:	str	r5, [sl, #12]
   75bb4:	mov	r2, #71	; 0x47
   75bb8:	str	r0, [sl, #16]
   75bbc:	ldr	r0, [sp, #12]
   75bc0:	str	r4, [sl, #20]
   75bc4:	stm	sl, {r0, r5}
   75bc8:	mov	r0, sl
   75bcc:	ldr	r1, [fp, #-44]	; 0xffffffd4
   75bd0:	bl	74360 <fputs@plt+0x62f78>
   75bd4:	ldr	r4, [sl, #12]
   75bd8:	cmp	r4, #1
   75bdc:	blt	75bfc <fputs@plt+0x64814>
   75be0:	sub	r4, r4, #1
   75be4:	mov	r0, r9
   75be8:	mov	r1, sl
   75bec:	mov	r2, r4
   75bf0:	bl	7542c <fputs@plt+0x64044>
   75bf4:	cmp	r4, #0
   75bf8:	bgt	75be0 <fputs@plt+0x647f8>
   75bfc:	ldrb	r0, [r7, #69]	; 0x45
   75c00:	cmp	r0, #0
   75c04:	bne	763f0 <fputs@plt+0x65008>
   75c08:	ldr	r9, [sl, #12]
   75c0c:	mvn	r0, #0
   75c10:	str	r0, [fp, #-56]	; 0xffffffc8
   75c14:	cmp	r9, #0
   75c18:	ble	7604c <fputs@plt+0x64c64>
   75c1c:	ldr	r0, [sp, #12]
   75c20:	ldr	r8, [sl, #20]
   75c24:	movw	ip, #511	; 0x1ff
   75c28:	mvn	lr, #0
   75c2c:	mvn	r7, #0
   75c30:	add	r5, r0, #72	; 0x48
   75c34:	mvn	r0, #0
   75c38:	str	r0, [sp, #60]	; 0x3c
   75c3c:	ldrh	r0, [r8, #18]
   75c40:	tst	r0, ip
   75c44:	beq	75c94 <fputs@plt+0x648ac>
   75c48:	ldrh	r4, [r8, #20]
   75c4c:	tst	r4, #8
   75c50:	bne	75f40 <fputs@plt+0x64b58>
   75c54:	ldr	r1, [sp, #36]	; 0x24
   75c58:	ldr	r3, [r1]
   75c5c:	cmp	r3, #1
   75c60:	blt	75e30 <fputs@plt+0x64a48>
   75c64:	ldr	r1, [r8, #8]
   75c68:	mov	r6, r7
   75c6c:	mov	r2, #0
   75c70:	ldr	r7, [r5, r2, lsl #2]
   75c74:	cmp	r7, r1
   75c78:	beq	75e3c <fputs@plt+0x64a54>
   75c7c:	add	r2, r2, #1
   75c80:	cmp	r3, r2
   75c84:	bne	75c70 <fputs@plt+0x64888>
   75c88:	mov	r2, #0
   75c8c:	mov	r1, #0
   75c90:	b	75e64 <fputs@plt+0x64a7c>
   75c94:	ldr	r0, [fp, #-60]	; 0xffffffc4
   75c98:	mov	r2, #408	; 0x198
   75c9c:	mov	r3, #0
   75ca0:	str	lr, [sp, #32]
   75ca4:	bl	238e0 <fputs@plt+0x124f8>
   75ca8:	cmp	r0, #0
   75cac:	beq	75e1c <fputs@plt+0x64a34>
   75cb0:	mov	r4, r0
   75cb4:	str	r0, [r8, #12]
   75cb8:	mov	r0, #1024	; 0x400
   75cbc:	str	r7, [sp, #28]
   75cc0:	mov	r1, #0
   75cc4:	mov	r2, #384	; 0x180
   75cc8:	strh	r0, [r8, #18]
   75ccc:	add	r7, r4, #24
   75cd0:	ldrh	r0, [r8, #20]
   75cd4:	orr	r0, r0, #32
   75cd8:	strh	r0, [r8, #20]
   75cdc:	mov	r0, r7
   75ce0:	bl	1119c <memset@plt>
   75ce4:	ldr	r0, [fp, #-52]	; 0xffffffcc
   75ce8:	mov	r1, #0
   75cec:	mov	r2, #8
   75cf0:	ldr	r0, [r0]
   75cf4:	str	r1, [r4, #12]
   75cf8:	str	r2, [r4, #16]
   75cfc:	str	r7, [r4, #20]
   75d00:	mov	r2, #72	; 0x48
   75d04:	strd	r0, [r4]
   75d08:	mov	r0, r4
   75d0c:	ldr	r1, [r8]
   75d10:	bl	74360 <fputs@plt+0x62f78>
   75d14:	ldr	r7, [r4, #12]
   75d18:	ldr	r6, [fp, #-48]	; 0xffffffd0
   75d1c:	cmp	r7, #1
   75d20:	blt	75d40 <fputs@plt+0x64958>
   75d24:	sub	r7, r7, #1
   75d28:	mov	r0, r6
   75d2c:	mov	r1, r4
   75d30:	mov	r2, r7
   75d34:	bl	7542c <fputs@plt+0x64044>
   75d38:	cmp	r7, #0
   75d3c:	bgt	75d24 <fputs@plt+0x6493c>
   75d40:	ldr	r0, [fp, #-52]	; 0xffffffcc
   75d44:	mov	r1, #0
   75d48:	mov	lr, #0
   75d4c:	mov	r2, #0
   75d50:	str	r1, [fp, #-56]	; 0xffffffc8
   75d54:	str	r0, [r4, #4]
   75d58:	ldr	r0, [fp, #-60]	; 0xffffffc4
   75d5c:	ldrb	r0, [r0, #69]	; 0x45
   75d60:	cmp	r0, #0
   75d64:	bne	75f20 <fputs@plt+0x64b38>
   75d68:	ldr	ip, [r4, #12]
   75d6c:	cmp	ip, #1
   75d70:	blt	75f18 <fputs@plt+0x64b30>
   75d74:	ldr	r3, [r4, #20]
   75d78:	mov	lr, #0
   75d7c:	mov	r2, #0
   75d80:	mov	r7, #0
   75d84:	ldr	r1, [r3]
   75d88:	ldrb	r1, [r1]
   75d8c:	sub	r1, r1, #73	; 0x49
   75d90:	cmp	r1, #10
   75d94:	bhi	75e08 <fputs@plt+0x64a20>
   75d98:	mov	r0, #1
   75d9c:	movw	r4, #1997	; 0x7cd
   75da0:	tst	r4, r0, lsl r1
   75da4:	beq	75e08 <fputs@plt+0x64a20>
   75da8:	ldr	r0, [sp, #36]	; 0x24
   75dac:	ldr	r1, [r0]
   75db0:	cmp	r1, #1
   75db4:	blt	75dd8 <fputs@plt+0x649f0>
   75db8:	ldr	r6, [r3, #8]
   75dbc:	mov	r4, #0
   75dc0:	ldr	r0, [r5, r4, lsl #2]
   75dc4:	cmp	r0, r6
   75dc8:	beq	75de4 <fputs@plt+0x649fc>
   75dcc:	add	r4, r4, #1
   75dd0:	cmp	r1, r4
   75dd4:	bne	75dc0 <fputs@plt+0x649d8>
   75dd8:	mov	r1, #0
   75ddc:	mov	r6, #0
   75de0:	b	75e00 <fputs@plt+0x64a18>
   75de4:	rsb	r0, r4, #32
   75de8:	mov	r1, #1
   75dec:	lsr	r6, r1, r0
   75df0:	subs	r0, r4, #32
   75df4:	lslpl	r6, r1, r0
   75df8:	lsl	r1, r1, r4
   75dfc:	movwpl	r1, #0
   75e00:	orr	lr, r1, lr
   75e04:	orr	r2, r6, r2
   75e08:	add	r7, r7, #1
   75e0c:	add	r3, r3, #48	; 0x30
   75e10:	cmp	r7, ip
   75e14:	blt	75d84 <fputs@plt+0x6499c>
   75e18:	b	75f20 <fputs@plt+0x64b38>
   75e1c:	ldr	lr, [sp, #32]
   75e20:	mov	r0, #0
   75e24:	movw	ip, #511	; 0x1ff
   75e28:	str	r0, [fp, #-56]	; 0xffffffc8
   75e2c:	b	75f38 <fputs@plt+0x64b50>
   75e30:	mov	r2, #0
   75e34:	mov	r1, #0
   75e38:	b	75e68 <fputs@plt+0x64a80>
   75e3c:	rsb	r1, r2, #32
   75e40:	mov	r7, #1
   75e44:	mov	ip, #1
   75e48:	lsr	r1, r7, r1
   75e4c:	subs	r7, r2, #32
   75e50:	lslpl	r1, ip, r7
   75e54:	mov	r7, #1
   75e58:	movw	ip, #511	; 0x1ff
   75e5c:	lsl	r2, r7, r2
   75e60:	movwpl	r2, #0
   75e64:	mov	r7, r6
   75e68:	tst	r4, #2
   75e6c:	beq	75eec <fputs@plt+0x64b04>
   75e70:	cmp	r3, #1
   75e74:	blt	75eb8 <fputs@plt+0x64ad0>
   75e78:	ldr	r6, [r8, #4]
   75e7c:	str	r7, [sp, #28]
   75e80:	ldr	r7, [sl, #20]
   75e84:	add	r6, r6, r6, lsl #1
   75e88:	add	r7, r7, r6, lsl #4
   75e8c:	ldr	r6, [r7, #8]
   75e90:	mov	r7, #0
   75e94:	ldr	r4, [r5, r7, lsl #2]
   75e98:	cmp	r4, r6
   75e9c:	beq	75ec4 <fputs@plt+0x64adc>
   75ea0:	add	r7, r7, #1
   75ea4:	cmp	r3, r7
   75ea8:	bne	75e94 <fputs@plt+0x64aac>
   75eac:	mov	r3, #0
   75eb0:	mov	r6, #0
   75eb4:	b	75ee0 <fputs@plt+0x64af8>
   75eb8:	mov	r3, #0
   75ebc:	mov	r6, #0
   75ec0:	b	75ee4 <fputs@plt+0x64afc>
   75ec4:	rsb	r3, r7, #32
   75ec8:	mov	r4, #1
   75ecc:	lsr	r6, r4, r3
   75ed0:	subs	r3, r7, #32
   75ed4:	lslpl	r6, r4, r3
   75ed8:	lsl	r3, r4, r7
   75edc:	movwpl	r3, #0
   75ee0:	ldr	r7, [sp, #28]
   75ee4:	orr	r2, r3, r2
   75ee8:	orr	r1, r6, r1
   75eec:	ldr	r3, [fp, #-56]	; 0xffffffc8
   75ef0:	and	lr, r2, lr
   75ef4:	lsl	r0, r0, #30
   75ef8:	and	r7, r1, r7
   75efc:	and	r2, r2, r3
   75f00:	and	r2, r2, r0, asr #31
   75f04:	str	r2, [fp, #-56]	; 0xffffffc8
   75f08:	ldr	r2, [sp, #60]	; 0x3c
   75f0c:	and	r1, r1, r2
   75f10:	and	r0, r1, r0, asr #31
   75f14:	b	75f3c <fputs@plt+0x64b54>
   75f18:	mov	lr, #0
   75f1c:	mov	r2, #0
   75f20:	ldr	r0, [sp, #32]
   75f24:	ldr	r7, [sp, #28]
   75f28:	movw	ip, #511	; 0x1ff
   75f2c:	and	r0, lr, r0
   75f30:	and	r7, r2, r7
   75f34:	mov	lr, r0
   75f38:	mov	r0, #0
   75f3c:	str	r0, [sp, #60]	; 0x3c
   75f40:	orrs	r0, lr, r7
   75f44:	beq	75f58 <fputs@plt+0x64b70>
   75f48:	sub	r9, r9, #1
   75f4c:	add	r8, r8, #48	; 0x30
   75f50:	cmp	r9, #0
   75f54:	bgt	75c3c <fputs@plt+0x64854>
   75f58:	cmp	r0, #0
   75f5c:	str	lr, [sl, #408]	; 0x198
   75f60:	str	r7, [sl, #412]	; 0x19c
   75f64:	bne	7605c <fputs@plt+0x64c74>
   75f68:	ldr	r1, [sp, #24]
   75f6c:	mov	r0, #0
   75f70:	strh	r0, [r1]
   75f74:	b	76128 <fputs@plt+0x64d40>
   75f78:	ldr	r1, [fp, #-56]	; 0xffffffc8
   75f7c:	mov	r0, #0
   75f80:	str	r0, [r1, #12]
   75f84:	b	763f0 <fputs@plt+0x65008>
   75f88:	ldr	r1, [r9, #12]
   75f8c:	ldr	r5, [sp, #40]	; 0x28
   75f90:	ldr	lr, [sp, #60]	; 0x3c
   75f94:	mov	ip, r6
   75f98:	ldr	r3, [r9, #16]
   75f9c:	add	r2, r4, #32
   75fa0:	add	r0, r4, #40	; 0x28
   75fa4:	str	r3, [r9, #12]
   75fa8:	str	r1, [r9, #16]
   75fac:	ldrb	r1, [r9]
   75fb0:	cmp	r1, #80	; 0x50
   75fb4:	subcs	r1, r1, #80	; 0x50
   75fb8:	eorcs	r1, r1, #2
   75fbc:	addcs	r1, r1, #80	; 0x50
   75fc0:	strbcs	r1, [r9]
   75fc4:	ldr	r8, [fp, #-36]	; 0xffffffdc
   75fc8:	ldr	r1, [fp, #-40]	; 0xffffffd8
   75fcc:	str	r8, [r4, #8]
   75fd0:	str	r1, [r4, #12]
   75fd4:	ldr	r1, [sp, #44]	; 0x2c
   75fd8:	ldr	r3, [sp, #24]
   75fdc:	ldr	r6, [sp, #28]
   75fe0:	orr	r1, r1, r3
   75fe4:	ldr	r3, [sp, #48]	; 0x30
   75fe8:	orr	r8, r3, r6
   75fec:	str	r8, [r2]
   75ff0:	str	r1, [r2, #4]
   75ff4:	str	ip, [r0]
   75ff8:	str	r5, [r0, #4]
   75ffc:	ldrb	r0, [r9]
   76000:	cmp	r0, #73	; 0x49
   76004:	beq	76028 <fputs@plt+0x64c40>
   76008:	cmp	r0, #75	; 0x4b
   7600c:	beq	76030 <fputs@plt+0x64c48>
   76010:	cmp	r0, #76	; 0x4c
   76014:	moveq	r0, #256	; 0x100
   76018:	movne	r1, #2
   7601c:	subne	r0, r0, #79	; 0x4f
   76020:	lslne	r0, r1, r0
   76024:	b	76034 <fputs@plt+0x64c4c>
   76028:	mov	r0, #128	; 0x80
   7602c:	b	76034 <fputs@plt+0x64c4c>
   76030:	mov	r0, #1
   76034:	ldr	r1, [fp, #-56]	; 0xffffffc8
   76038:	add	r0, r0, lr
   7603c:	and	r0, r0, r1
   76040:	strh	r0, [r4, #18]
   76044:	ldr	r8, [fp, #-52]	; 0xffffffcc
   76048:	b	76404 <fputs@plt+0x6501c>
   7604c:	str	r0, [sl, #408]	; 0x198
   76050:	str	r0, [sl, #412]	; 0x19c
   76054:	mvn	r0, #0
   76058:	str	r0, [sp, #60]	; 0x3c
   7605c:	ldr	r1, [sp, #24]
   76060:	mov	r0, #512	; 0x200
   76064:	strh	r0, [r1]
   76068:	ldr	r0, [sl, #12]
   7606c:	cmp	r0, #2
   76070:	bne	76128 <fputs@plt+0x64d40>
   76074:	ldr	r0, [sl, #20]
   76078:	ldr	r9, [fp, #-52]	; 0xffffffcc
   7607c:	ldr	r5, [fp, #-48]	; 0xffffffd0
   76080:	mov	r8, #0
   76084:	ldrh	r1, [r0, #18]
   76088:	cmp	r1, #1024	; 0x400
   7608c:	bne	760b0 <fputs@plt+0x64cc8>
   76090:	ldr	r1, [r0, #12]
   76094:	ldr	r2, [r1, #12]
   76098:	cmp	r2, r8
   7609c:	ble	76128 <fputs@plt+0x64d40>
   760a0:	ldr	r1, [r1, #20]
   760a4:	add	r2, r8, r8, lsl #1
   760a8:	add	r4, r1, r2, lsl #4
   760ac:	b	760bc <fputs@plt+0x64cd4>
   760b0:	cmp	r8, #0
   760b4:	mov	r4, r0
   760b8:	bne	76128 <fputs@plt+0x64d40>
   760bc:	cmp	r4, #0
   760c0:	beq	76128 <fputs@plt+0x64d40>
   760c4:	add	r8, r8, #1
   760c8:	mov	r6, #0
   760cc:	mov	r7, #0
   760d0:	ldrh	r1, [r0, #66]	; 0x42
   760d4:	cmp	r1, #1024	; 0x400
   760d8:	bne	760fc <fputs@plt+0x64d14>
   760dc:	ldr	r1, [r0, #60]	; 0x3c
   760e0:	ldr	r2, [r1, #12]
   760e4:	cmp	r2, r7
   760e8:	ble	76084 <fputs@plt+0x64c9c>
   760ec:	ldr	r1, [r1, #20]
   760f0:	adds	r3, r1, r6
   760f4:	bne	76108 <fputs@plt+0x64d20>
   760f8:	b	76084 <fputs@plt+0x64c9c>
   760fc:	add	r3, r0, #48	; 0x30
   76100:	cmp	r6, #0
   76104:	bne	76084 <fputs@plt+0x64c9c>
   76108:	mov	r0, r5
   7610c:	mov	r1, r9
   76110:	mov	r2, r4
   76114:	bl	770bc <fputs@plt+0x65cd4>
   76118:	ldr	r0, [sl, #20]
   7611c:	add	r6, r6, #48	; 0x30
   76120:	add	r7, r7, #1
   76124:	b	760d0 <fputs@plt+0x64ce8>
   76128:	ldr	r0, [fp, #-56]	; 0xffffffc8
   7612c:	ldr	r1, [sp, #60]	; 0x3c
   76130:	orrs	r0, r0, r1
   76134:	beq	763f0 <fputs@plt+0x65008>
   76138:	ldr	r0, [sp, #12]
   7613c:	mov	r1, #0
   76140:	mvn	ip, #0
   76144:	str	r1, [sp, #32]
   76148:	add	r5, r0, #72	; 0x48
   7614c:	ldr	r2, [sl, #12]
   76150:	cmp	r2, #1
   76154:	blt	763f0 <fputs@plt+0x65008>
   76158:	ldr	r1, [sl, #20]
   7615c:	add	r6, r1, #56	; 0x38
   76160:	ldrh	r3, [r1, #20]
   76164:	sub	r8, r2, #1
   76168:	bic	r3, r3, #64	; 0x40
   7616c:	strh	r3, [r1, #20]
   76170:	ldr	r9, [r1, #8]
   76174:	cmp	r9, ip
   76178:	beq	761e8 <fputs@plt+0x64e00>
   7617c:	ldr	r3, [sp, #36]	; 0x24
   76180:	ldr	r7, [r3]
   76184:	cmp	r7, #1
   76188:	blt	761a8 <fputs@plt+0x64dc0>
   7618c:	mov	r3, #0
   76190:	ldr	r4, [r5, r3, lsl #2]
   76194:	cmp	r4, r9
   76198:	beq	761b4 <fputs@plt+0x64dcc>
   7619c:	add	r3, r3, #1
   761a0:	cmp	r7, r3
   761a4:	bne	76190 <fputs@plt+0x64da8>
   761a8:	mov	r3, #0
   761ac:	mov	r7, #0
   761b0:	b	761d0 <fputs@plt+0x64de8>
   761b4:	rsb	r7, r3, #32
   761b8:	mov	r0, #1
   761bc:	subs	r4, r3, #32
   761c0:	lsr	r7, r0, r7
   761c4:	lsl	r3, r0, r3
   761c8:	lslpl	r7, r0, r4
   761cc:	movwpl	r3, #0
   761d0:	ldr	r4, [fp, #-56]	; 0xffffffc8
   761d4:	and	r3, r3, r4
   761d8:	ldr	r4, [sp, #60]	; 0x3c
   761dc:	and	r7, r7, r4
   761e0:	orrs	r3, r3, r7
   761e4:	bne	76200 <fputs@plt+0x64e18>
   761e8:	add	r6, r6, #48	; 0x30
   761ec:	add	r1, r1, #48	; 0x30
   761f0:	cmp	r8, #0
   761f4:	mov	r2, r8
   761f8:	bgt	76160 <fputs@plt+0x64d78>
   761fc:	b	763f0 <fputs@plt+0x65008>
   76200:	cmp	r2, #1
   76204:	blt	763f0 <fputs@plt+0x65008>
   76208:	ldr	r7, [r1, #12]
   7620c:	mov	r0, r9
   76210:	cmp	r0, r9
   76214:	bne	76258 <fputs@plt+0x64e70>
   76218:	ldr	r0, [r6, #-44]	; 0xffffffd4
   7621c:	cmp	r0, r7
   76220:	bne	76278 <fputs@plt+0x64e90>
   76224:	ldr	r0, [r6, #-56]	; 0xffffffc8
   76228:	ldr	r0, [r0, #16]
   7622c:	bl	6565c <fputs@plt+0x54274>
   76230:	mov	r4, r0
   76234:	ldr	r0, [r6, #-56]	; 0xffffffc8
   76238:	ldr	r0, [r0, #12]
   7623c:	bl	6565c <fputs@plt+0x54274>
   76240:	cmp	r4, #0
   76244:	cmpne	r4, r0
   76248:	bne	76278 <fputs@plt+0x64e90>
   7624c:	ldrh	r0, [r6, #-36]	; 0xffffffdc
   76250:	orr	r0, r0, #64	; 0x40
   76254:	b	76260 <fputs@plt+0x64e78>
   76258:	ldrh	r0, [r6, #-36]	; 0xffffffdc
   7625c:	bic	r0, r0, #64	; 0x40
   76260:	cmp	r8, #1
   76264:	strh	r0, [r6, #-36]	; 0xffffffdc
   76268:	blt	76294 <fputs@plt+0x64eac>
   7626c:	ldr	r0, [r6], #48	; 0x30
   76270:	sub	r8, r8, #1
   76274:	b	76210 <fputs@plt+0x64e28>
   76278:	ldr	r0, [sp, #32]
   7627c:	mov	ip, r9
   76280:	add	r0, r0, #1
   76284:	cmp	r0, #2
   76288:	str	r0, [sp, #32]
   7628c:	bcc	7614c <fputs@plt+0x64d64>
   76290:	b	763f0 <fputs@plt+0x65008>
   76294:	ldr	r6, [sl, #12]
   76298:	mov	r8, #0
   7629c:	cmp	r6, #1
   762a0:	blt	76318 <fputs@plt+0x64f30>
   762a4:	ldr	r0, [sl, #20]
   762a8:	ldr	r9, [sp, #52]	; 0x34
   762ac:	ldr	r5, [fp, #-52]	; 0xffffffcc
   762b0:	ldr	sl, [fp, #-44]	; 0xffffffd4
   762b4:	mov	r1, #0
   762b8:	mov	r4, #0
   762bc:	add	r7, r0, #20
   762c0:	ldrb	r0, [r7]
   762c4:	sub	r6, r6, #1
   762c8:	tst	r0, #64	; 0x40
   762cc:	beq	76308 <fputs@plt+0x64f20>
   762d0:	ldr	r0, [r7, #-20]	; 0xffffffec
   762d4:	mov	r2, #0
   762d8:	mov	r3, #0
   762dc:	ldr	r1, [r0, #16]
   762e0:	ldr	r0, [fp, #-60]	; 0xffffffc4
   762e4:	bl	64c78 <fputs@plt+0x53890>
   762e8:	mov	r2, r0
   762ec:	ldr	r0, [sp, #12]
   762f0:	mov	r1, r4
   762f4:	ldr	r0, [r0]
   762f8:	bl	57450 <fputs@plt+0x46068>
   762fc:	mov	r4, r0
   76300:	ldr	r0, [r7, #-20]	; 0xffffffec
   76304:	ldr	r1, [r0, #12]
   76308:	add	r7, r7, #48	; 0x30
   7630c:	cmp	r6, #0
   76310:	bgt	762c0 <fputs@plt+0x64ed8>
   76314:	b	7632c <fputs@plt+0x64f44>
   76318:	ldr	r9, [sp, #52]	; 0x34
   7631c:	ldr	r5, [fp, #-52]	; 0xffffffcc
   76320:	ldr	sl, [fp, #-44]	; 0xffffffd4
   76324:	mov	r4, #0
   76328:	mov	r1, #0
   7632c:	ldr	r0, [fp, #-60]	; 0xffffffc4
   76330:	mov	r2, #0
   76334:	mov	r3, #0
   76338:	bl	64c78 <fputs@plt+0x53890>
   7633c:	mov	r2, r0
   76340:	ldr	r0, [sp, #64]	; 0x40
   76344:	mov	r1, #75	; 0x4b
   76348:	mov	r3, #0
   7634c:	str	r8, [sp]
   76350:	bl	51c94 <fputs@plt+0x408ac>
   76354:	cmp	r0, #0
   76358:	beq	763d0 <fputs@plt+0x64fe8>
   7635c:	ldr	r2, [sl, #4]
   76360:	mov	r1, r0
   76364:	ldr	r0, [r0, #4]
   76368:	and	r2, r2, #1
   7636c:	orr	r0, r0, r2
   76370:	mov	r2, #3
   76374:	str	r0, [r1, #4]
   76378:	ldrh	r0, [sl, #36]	; 0x24
   7637c:	str	r4, [r1, #20]
   76380:	strh	r0, [r1, #36]	; 0x24
   76384:	mov	r0, r5
   76388:	bl	75268 <fputs@plt+0x63e80>
   7638c:	mov	r4, r0
   76390:	ldr	r0, [fp, #-48]	; 0xffffffd0
   76394:	mov	r1, r5
   76398:	mov	r2, r4
   7639c:	bl	7542c <fputs@plt+0x64044>
   763a0:	ldr	r7, [r5, #20]
   763a4:	ldr	r3, [sp, #56]	; 0x38
   763a8:	add	r0, r4, r4, lsl #1
   763ac:	add	r0, r7, r0, lsl #4
   763b0:	add	r1, r7, r3, lsl #4
   763b4:	str	r9, [r0, #4]
   763b8:	ldrh	r2, [r1, #16]
   763bc:	strh	r2, [r0, #16]
   763c0:	ldrb	r0, [r1, #22]
   763c4:	add	r0, r0, #1
   763c8:	strb	r0, [r1, #22]
   763cc:	b	763e4 <fputs@plt+0x64ffc>
   763d0:	ldr	r0, [fp, #-60]	; 0xffffffc4
   763d4:	mov	r1, r4
   763d8:	bl	478b8 <fputs@plt+0x364d0>
   763dc:	ldr	r3, [sp, #56]	; 0x38
   763e0:	ldr	r7, [sp, #40]	; 0x28
   763e4:	add	r0, r7, r3, lsl #4
   763e8:	mov	r1, #4096	; 0x1000
   763ec:	strh	r1, [r0, #18]
   763f0:	ldr	r8, [fp, #-52]	; 0xffffffcc
   763f4:	ldr	r5, [sp, #56]	; 0x38
   763f8:	ldr	sl, [fp, #-44]	; 0xffffffd4
   763fc:	ldr	r0, [r8, #20]
   76400:	add	r7, r0, r5, lsl #4
   76404:	ldrb	r0, [r8, #8]
   76408:	cmp	r0, #72	; 0x48
   7640c:	bne	76780 <fputs@plt+0x65398>
   76410:	ldrb	r0, [sl]
   76414:	ldr	r1, [sp, #64]	; 0x40
   76418:	cmp	r0, #151	; 0x97
   7641c:	bne	76904 <fputs@plt+0x6551c>
   76420:	ldr	r0, [sl, #20]
   76424:	cmp	r0, #0
   76428:	beq	76780 <fputs@plt+0x65398>
   7642c:	ldr	r0, [r0]
   76430:	cmp	r0, #2
   76434:	bne	76780 <fputs@plt+0x65398>
   76438:	ldr	r8, [r1]
   7643c:	ldr	r1, [sl, #8]
   76440:	mov	r0, #0
   76444:	mov	r2, #2
   76448:	mov	r3, #1
   7644c:	str	r0, [sp]
   76450:	mov	r0, r8
   76454:	bl	21034 <fputs@plt+0xfc4c>
   76458:	cmp	r0, #0
   7645c:	beq	76780 <fputs@plt+0x65398>
   76460:	mov	r9, r7
   76464:	ldrh	r7, [r0, #2]
   76468:	tst	r7, #4
   7646c:	beq	7677c <fputs@plt+0x65394>
   76470:	ldr	r6, [sl, #20]
   76474:	ldr	r1, [r6, #4]
   76478:	ldr	r4, [r1, #20]
   7647c:	ldrb	r1, [r4]
   76480:	cmp	r1, #152	; 0x98
   76484:	bne	7677c <fputs@plt+0x65394>
   76488:	ldr	r0, [r0, #4]
   7648c:	ldrb	r1, [r0]
   76490:	ldrb	r5, [r0, #1]
   76494:	ldrb	sl, [r0, #2]
   76498:	mov	r0, r4
   7649c:	str	r1, [fp, #-56]	; 0xffffffc8
   764a0:	bl	6565c <fputs@plt+0x54274>
   764a4:	cmp	r0, #66	; 0x42
   764a8:	bne	76778 <fputs@plt+0x65390>
   764ac:	ldr	r0, [r4, #44]	; 0x2c
   764b0:	ldrb	r0, [r0, #42]	; 0x2a
   764b4:	tst	r0, #16
   764b8:	bne	76778 <fputs@plt+0x65390>
   764bc:	ldr	r0, [r6, #4]
   764c0:	ldr	r2, [sp, #64]	; 0x40
   764c4:	mov	lr, #0
   764c8:	ldr	r0, [r0]
   764cc:	cmp	r0, #0
   764d0:	beq	7650c <fputs@plt+0x65124>
   764d4:	ldr	r6, [fp, #-56]	; 0xffffffc8
   764d8:	ldr	r1, [r0, #4]
   764dc:	tst	r1, #4096	; 0x1000
   764e0:	beq	76524 <fputs@plt+0x6513c>
   764e4:	tst	r1, #262144	; 0x40000
   764e8:	bne	764f4 <fputs@plt+0x6510c>
   764ec:	add	r0, r0, #12
   764f0:	b	764fc <fputs@plt+0x65114>
   764f4:	ldr	r0, [r0, #20]
   764f8:	ldr	r0, [r0, #4]
   764fc:	ldr	r0, [r0]
   76500:	cmp	r0, #0
   76504:	bne	764d8 <fputs@plt+0x650f0>
   76508:	b	76528 <fputs@plt+0x65140>
   7650c:	ldr	r6, [fp, #-56]	; 0xffffffc8
   76510:	b	76528 <fputs@plt+0x65140>
   76514:	ldr	r5, [sp, #40]	; 0x28
   76518:	mov	ip, r6
   7651c:	mov	lr, #0
   76520:	b	75950 <fputs@plt+0x64568>
   76524:	mov	lr, r0
   76528:	ldrb	r0, [lr]
   7652c:	cmp	r0, #135	; 0x87
   76530:	bne	76594 <fputs@plt+0x651ac>
   76534:	str	r0, [sp, #60]	; 0x3c
   76538:	ldr	r0, [r2, #480]	; 0x1e0
   7653c:	ldrsh	r3, [lr, #32]
   76540:	cmp	r0, #0
   76544:	beq	7664c <fputs@plt+0x65264>
   76548:	ldr	r1, [r0, #60]	; 0x3c
   7654c:	add	r2, r3, r3, lsl #2
   76550:	mov	ip, #0
   76554:	mov	r4, #0
   76558:	add	r2, r1, r2, lsl #3
   7655c:	ldrb	r1, [r2, #-32]	; 0xffffffe0
   76560:	tst	r1, #1
   76564:	bne	76654 <fputs@plt+0x6526c>
   76568:	ldr	r4, [r0]
   7656c:	mov	r6, r2
   76570:	str	r3, [sp, #28]
   76574:	str	lr, [sp, #40]	; 0x28
   76578:	cmp	r4, #0
   7657c:	beq	765b0 <fputs@plt+0x651c8>
   76580:	mov	r0, r4
   76584:	mov	r2, #40	; 0x28
   76588:	mov	r3, #0
   7658c:	bl	238e0 <fputs@plt+0x124f8>
   76590:	b	765bc <fputs@plt+0x651d4>
   76594:	mov	ip, #0
   76598:	cmp	r0, #97	; 0x61
   7659c:	bne	76770 <fputs@plt+0x65388>
   765a0:	ldr	r4, [lr, #8]
   765a4:	mov	ip, #0
   765a8:	str	r0, [sp, #60]	; 0x3c
   765ac:	b	76680 <fputs@plt+0x65298>
   765b0:	mov	r0, #40	; 0x28
   765b4:	mov	r1, #0
   765b8:	bl	1438c <fputs@plt+0x2fa4>
   765bc:	cmp	r0, #0
   765c0:	beq	76640 <fputs@plt+0x65258>
   765c4:	vmov.i32	q8, #0	; 0x00000000
   765c8:	mov	r3, #36	; 0x24
   765cc:	mov	r2, r0
   765d0:	str	r4, [r0, #32]
   765d4:	mov	r4, #0
   765d8:	sub	r1, r6, #40	; 0x28
   765dc:	mov	r6, #1
   765e0:	str	r0, [sp, #32]
   765e4:	vst1.8	{d16-d17}, [r2], r3
   765e8:	str	r4, [r2]
   765ec:	add	r2, r0, #16
   765f0:	vst1.8	{d16-d17}, [r2]
   765f4:	strh	r6, [r0, #8]
   765f8:	bl	1a7d8 <fputs@plt+0x93f0>
   765fc:	ldr	ip, [sp, #32]
   76600:	ldr	lr, [sp, #40]	; 0x28
   76604:	ldr	r3, [sp, #28]
   76608:	ldrh	r0, [ip, #8]
   7660c:	bfi	r0, r6, #4, #28
   76610:	ldr	r6, [fp, #-56]	; 0xffffffc8
   76614:	cmp	r0, #18
   76618:	bne	76654 <fputs@plt+0x6526c>
   7661c:	mov	r0, ip
   76620:	mov	r1, #1
   76624:	bl	19f2c <fputs@plt+0x8b44>
   76628:	ldr	r3, [sp, #28]
   7662c:	ldr	r6, [fp, #-56]	; 0xffffffc8
   76630:	ldr	ip, [sp, #32]
   76634:	ldr	lr, [sp, #40]	; 0x28
   76638:	mov	r4, r0
   7663c:	b	76654 <fputs@plt+0x6526c>
   76640:	ldr	lr, [sp, #40]	; 0x28
   76644:	ldr	r6, [fp, #-56]	; 0xffffffc8
   76648:	ldr	r3, [sp, #28]
   7664c:	mov	ip, #0
   76650:	mov	r4, #0
   76654:	ldr	r0, [sp, #64]	; 0x40
   76658:	cmp	r3, #33	; 0x21
   7665c:	ldr	r0, [r0, #8]
   76660:	blt	7666c <fputs@plt+0x65284>
   76664:	mvn	r1, #0
   76668:	b	7667c <fputs@plt+0x65294>
   7666c:	ldr	r2, [r0, #188]	; 0xbc
   76670:	sub	r1, r3, #1
   76674:	mov	r3, #1
   76678:	orr	r1, r2, r3, lsl r1
   7667c:	str	r1, [r0, #188]	; 0xbc
   76680:	cmp	r4, #0
   76684:	beq	76770 <fputs@plt+0x65388>
   76688:	and	r3, r7, #8
   7668c:	mov	r7, #0
   76690:	ldrb	r0, [r4, r7]
   76694:	add	r7, r7, #1
   76698:	cmp	r0, sl
   7669c:	beq	766b4 <fputs@plt+0x652cc>
   766a0:	cmp	r0, r5
   766a4:	cmpne	r0, #0
   766a8:	beq	766b4 <fputs@plt+0x652cc>
   766ac:	cmp	r0, r6
   766b0:	bne	76690 <fputs@plt+0x652a8>
   766b4:	cmp	r7, #1
   766b8:	beq	76770 <fputs@plt+0x65388>
   766bc:	add	r1, r4, r7
   766c0:	ldrb	r1, [r1, #-2]
   766c4:	cmp	r1, #255	; 0xff
   766c8:	beq	76770 <fputs@plt+0x65388>
   766cc:	cmp	r0, r6
   766d0:	ldr	r5, [fp, #-60]	; 0xffffffc4
   766d4:	ldr	r6, [fp, #-44]	; 0xffffffd4
   766d8:	mov	r1, #0
   766dc:	str	ip, [sp, #32]
   766e0:	str	lr, [sp, #40]	; 0x28
   766e4:	str	r3, [fp, #-56]	; 0xffffffc8
   766e8:	str	r1, [sp, #28]
   766ec:	bne	76700 <fputs@plt+0x65318>
   766f0:	ldrb	r0, [r4, r7]
   766f4:	clz	r0, r0
   766f8:	lsr	r0, r0, #5
   766fc:	str	r0, [sp, #28]
   76700:	mov	r0, r4
   76704:	str	r4, [fp, #-36]	; 0xffffffdc
   76708:	bl	11220 <strlen@plt>
   7670c:	bic	r0, r0, #-1073741824	; 0xc0000000
   76710:	sub	r2, fp, #36	; 0x24
   76714:	mov	r1, #97	; 0x61
   76718:	mov	r3, #0
   7671c:	mov	r4, #0
   76720:	str	r0, [fp, #-32]	; 0xffffffe0
   76724:	mov	r0, r8
   76728:	bl	66b48 <fputs@plt+0x55760>
   7672c:	mov	sl, r0
   76730:	cmp	r0, #0
   76734:	ldr	r1, [sp, #32]
   76738:	ldrne	r0, [sl, #8]
   7673c:	addne	r0, r0, r7
   76740:	strbne	r4, [r0, #-1]
   76744:	ldr	r0, [sp, #60]	; 0x3c
   76748:	cmp	r0, #135	; 0x87
   7674c:	ldr	r0, [sp, #40]	; 0x28
   76750:	bne	76a5c <fputs@plt+0x65674>
   76754:	ldr	r1, [sp, #64]	; 0x40
   76758:	ldrsh	r0, [r0, #32]
   7675c:	ldr	r7, [r1, #8]
   76760:	cmp	r0, #33	; 0x21
   76764:	blt	76924 <fputs@plt+0x6553c>
   76768:	mvn	r0, #0
   7676c:	b	76934 <fputs@plt+0x6554c>
   76770:	mov	r0, ip
   76774:	bl	1a120 <fputs@plt+0x8d38>
   76778:	ldr	sl, [fp, #-44]	; 0xffffffd4
   7677c:	mov	r7, r9
   76780:	ldrb	r0, [sl]
   76784:	cmp	r0, #151	; 0x97
   76788:	bne	76904 <fputs@plt+0x6551c>
   7678c:	ldr	r0, [sl, #20]
   76790:	cmp	r0, #0
   76794:	beq	76904 <fputs@plt+0x6551c>
   76798:	ldr	r1, [r0]
   7679c:	cmp	r1, #2
   767a0:	bne	76904 <fputs@plt+0x6551c>
   767a4:	ldr	r4, [r0, #4]
   767a8:	ldr	r8, [r4, #20]
   767ac:	ldrb	r0, [r8]
   767b0:	cmp	r0, #152	; 0x98
   767b4:	bne	76904 <fputs@plt+0x6551c>
   767b8:	ldr	r0, [r8, #44]	; 0x2c
   767bc:	ldrb	r0, [r0, #42]	; 0x2a
   767c0:	tst	r0, #16
   767c4:	beq	76904 <fputs@plt+0x6551c>
   767c8:	ldr	r6, [sl, #8]
   767cc:	movw	sl, #58892	; 0xe60c
   767d0:	mov	r5, #0
   767d4:	movt	sl, #8
   767d8:	ldr	r1, [sl, r5, lsl #3]
   767dc:	mov	r0, r6
   767e0:	bl	1606c <fputs@plt+0x4c84>
   767e4:	cmp	r0, #0
   767e8:	beq	767fc <fputs@plt+0x65414>
   767ec:	add	r5, r5, #1
   767f0:	cmp	r5, #4
   767f4:	bne	767d8 <fputs@plt+0x653f0>
   767f8:	b	76904 <fputs@plt+0x6551c>
   767fc:	ldr	r6, [r4]
   76800:	mov	r4, r7
   76804:	ldr	r7, [sp, #36]	; 0x24
   76808:	mov	r0, r7
   7680c:	mov	r1, r6
   76810:	bl	76d44 <fputs@plt+0x6595c>
   76814:	mov	r2, r0
   76818:	mov	r9, r1
   7681c:	mov	r0, r7
   76820:	mov	r1, r8
   76824:	mov	r7, r4
   76828:	mov	r4, r2
   7682c:	bl	76d44 <fputs@plt+0x6595c>
   76830:	and	r1, r1, r9
   76834:	and	r0, r0, r4
   76838:	orrs	r0, r0, r1
   7683c:	bne	76904 <fputs@plt+0x6551c>
   76840:	ldr	r0, [fp, #-60]	; 0xffffffc4
   76844:	mov	r1, r6
   76848:	mov	r2, #0
   7684c:	mov	r3, #0
   76850:	mov	r7, #0
   76854:	bl	64c78 <fputs@plt+0x53890>
   76858:	mov	r3, r0
   7685c:	ldr	r0, [sp, #64]	; 0x40
   76860:	mov	r1, #51	; 0x33
   76864:	mov	r2, #0
   76868:	str	r7, [sp]
   7686c:	bl	51c94 <fputs@plt+0x408ac>
   76870:	ldr	r6, [fp, #-52]	; 0xffffffcc
   76874:	mov	r1, r0
   76878:	mov	r2, #3
   7687c:	mov	r0, r6
   76880:	bl	75268 <fputs@plt+0x63e80>
   76884:	ldr	r1, [r6, #20]
   76888:	add	r0, r0, r0, lsl #1
   7688c:	add	r1, r1, r0, lsl #4
   76890:	str	r4, [r1, #32]
   76894:	str	r9, [r1, #36]	; 0x24
   76898:	ldr	r2, [r8, #28]
   7689c:	str	r2, [r1, #8]
   768a0:	add	r2, sl, r5, lsl #3
   768a4:	ldrsh	r3, [r8, #32]
   768a8:	ldrb	r2, [r2, #4]
   768ac:	strb	r2, [r1, #23]
   768b0:	mov	r2, #64	; 0x40
   768b4:	strh	r2, [r1, #18]
   768b8:	str	r3, [r1, #12]
   768bc:	ldr	r3, [sp, #52]	; 0x34
   768c0:	ldr	r2, [r6, #20]
   768c4:	add	r0, r2, r0, lsl #4
   768c8:	str	r3, [r0, #4]
   768cc:	ldr	r3, [sp, #56]	; 0x38
   768d0:	add	r7, r2, r3, lsl #4
   768d4:	ldrh	r2, [r7, #16]
   768d8:	strh	r2, [r0, #16]
   768dc:	ldrh	r0, [r7, #20]
   768e0:	orr	r0, r0, #8
   768e4:	strh	r0, [r7, #20]
   768e8:	ldrb	r0, [r7, #22]
   768ec:	add	r0, r0, #1
   768f0:	strb	r0, [r7, #22]
   768f4:	ldr	r0, [r7, #40]	; 0x28
   768f8:	ldr	r3, [r7, #44]	; 0x2c
   768fc:	str	r0, [r1, #40]	; 0x28
   76900:	str	r3, [r1, #44]	; 0x2c
   76904:	ldrd	r0, [r7, #32]
   76908:	ldr	r2, [sp, #48]	; 0x30
   7690c:	orr	r0, r0, r2
   76910:	ldr	r2, [sp, #44]	; 0x2c
   76914:	orr	r1, r1, r2
   76918:	strd	r0, [r7, #32]
   7691c:	sub	sp, fp, #28
   76920:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   76924:	ldr	r1, [r7, #188]	; 0xbc
   76928:	sub	r0, r0, #1
   7692c:	mov	r2, #1
   76930:	orr	r0, r1, r2, lsl r0
   76934:	str	r0, [r7, #188]	; 0xbc
   76938:	ldr	r0, [sp, #28]
   7693c:	ldr	r5, [fp, #-60]	; 0xffffffc4
   76940:	ldr	r6, [fp, #-44]	; 0xffffffd4
   76944:	ldr	r1, [sp, #32]
   76948:	cmp	r0, #0
   7694c:	ldr	r0, [sp, #40]	; 0x28
   76950:	beq	76a5c <fputs@plt+0x65674>
   76954:	ldr	r0, [r0, #8]
   76958:	ldrb	r0, [r0, #1]
   7695c:	cmp	r0, #0
   76960:	beq	76a5c <fputs@plt+0x65674>
   76964:	ldr	r0, [sp, #64]	; 0x40
   76968:	ldrb	r0, [r0, #19]
   7696c:	cmp	r0, #0
   76970:	beq	76990 <fputs@plt+0x655a8>
   76974:	ldr	r1, [sp, #64]	; 0x40
   76978:	sub	r0, r0, #1
   7697c:	strb	r0, [r1, #19]
   76980:	uxtb	r0, r0
   76984:	add	r0, r1, r0, lsl #2
   76988:	ldr	r8, [r0, #28]
   7698c:	b	769a0 <fputs@plt+0x655b8>
   76990:	ldr	r1, [sp, #64]	; 0x40
   76994:	ldr	r0, [r1, #76]	; 0x4c
   76998:	add	r8, r0, #1
   7699c:	str	r8, [r1, #76]	; 0x4c
   769a0:	ldr	r0, [sp, #64]	; 0x40
   769a4:	ldr	r1, [sp, #40]	; 0x28
   769a8:	mov	r2, r8
   769ac:	bl	60d20 <fputs@plt+0x4f938>
   769b0:	ldr	r0, [r7]
   769b4:	ldrb	r0, [r0, #69]	; 0x45
   769b8:	cmp	r0, #0
   769bc:	beq	769cc <fputs@plt+0x655e4>
   769c0:	movw	r0, #35320	; 0x89f8
   769c4:	movt	r0, #10
   769c8:	b	769e0 <fputs@plt+0x655f8>
   769cc:	ldr	r1, [r7, #32]
   769d0:	ldr	r0, [r7, #4]
   769d4:	add	r1, r1, r1, lsl #2
   769d8:	add	r0, r0, r1, lsl #2
   769dc:	sub	r0, r0, #20
   769e0:	mov	r1, #0
   769e4:	ldr	r5, [fp, #-60]	; 0xffffffc4
   769e8:	ldr	r6, [fp, #-44]	; 0xffffffd4
   769ec:	cmp	r8, #0
   769f0:	str	r1, [r0, #12]
   769f4:	ldr	r1, [sp, #32]
   769f8:	beq	76a5c <fputs@plt+0x65674>
   769fc:	ldr	r0, [sp, #64]	; 0x40
   76a00:	ldrb	r0, [r0, #19]
   76a04:	cmp	r0, #7
   76a08:	bhi	76a5c <fputs@plt+0x65674>
   76a0c:	mov	r1, #0
   76a10:	ldr	r2, [sp, #64]	; 0x40
   76a14:	add	r2, r2, r1
   76a18:	ldr	r3, [r2, #136]	; 0x88
   76a1c:	cmp	r3, r8
   76a20:	beq	76a48 <fputs@plt+0x65660>
   76a24:	add	r1, r1, #20
   76a28:	cmp	r1, #200	; 0xc8
   76a2c:	bne	76a10 <fputs@plt+0x65628>
   76a30:	ldr	r2, [sp, #64]	; 0x40
   76a34:	add	r1, r0, #1
   76a38:	add	r0, r2, r0, lsl #2
   76a3c:	strb	r1, [r2, #19]
   76a40:	str	r8, [r0, #28]
   76a44:	b	76a50 <fputs@plt+0x65668>
   76a48:	mov	r0, #1
   76a4c:	strb	r0, [r2, #130]	; 0x82
   76a50:	ldr	r5, [fp, #-60]	; 0xffffffc4
   76a54:	ldr	r6, [fp, #-44]	; 0xffffffd4
   76a58:	ldr	r1, [sp, #32]
   76a5c:	mov	r0, r1
   76a60:	bl	1a120 <fputs@plt+0x8d38>
   76a64:	ldr	r0, [r6, #20]
   76a68:	mov	r1, sl
   76a6c:	mov	r2, #0
   76a70:	mov	r3, #0
   76a74:	ldr	r0, [r0, #4]
   76a78:	ldr	r4, [r0, #20]
   76a7c:	mov	r0, r5
   76a80:	bl	64c78 <fputs@plt+0x53890>
   76a84:	mov	r1, r0
   76a88:	ldr	r0, [fp, #-56]	; 0xffffffc8
   76a8c:	cmp	r0, #0
   76a90:	bne	76b1c <fputs@plt+0x65734>
   76a94:	ldr	r0, [sp, #64]	; 0x40
   76a98:	ldr	r0, [r0]
   76a9c:	ldrb	r0, [r0, #69]	; 0x45
   76aa0:	cmp	r0, #0
   76aa4:	bne	76b1c <fputs@plt+0x65734>
   76aa8:	ldrh	r0, [r9, #20]
   76aac:	orr	r0, r0, #1024	; 0x400
   76ab0:	strh	r0, [r9, #20]
   76ab4:	ldr	r0, [sl, #8]
   76ab8:	ldrb	r3, [r0]
   76abc:	cmp	r3, #0
   76ac0:	beq	76b1c <fputs@plt+0x65734>
   76ac4:	movw	ip, #48044	; 0xbbac
   76ac8:	movw	r2, #47732	; 0xba74
   76acc:	mov	r6, #0
   76ad0:	movt	ip, #8
   76ad4:	movt	r2, #8
   76ad8:	uxtb	r5, r3
   76adc:	ldrb	r7, [ip, r5]
   76ae0:	mvn	r7, r7
   76ae4:	orr	r7, r7, #223	; 0xdf
   76ae8:	and	r3, r3, r7
   76aec:	add	r7, r6, #1
   76af0:	strb	r3, [r0]
   76af4:	ldrb	r0, [r2, r5]
   76af8:	ldr	r3, [r1, #8]
   76afc:	strb	r0, [r3, r6]
   76b00:	ldr	r3, [sl, #8]
   76b04:	add	r0, r3, r7
   76b08:	add	r3, r3, r6
   76b0c:	mov	r6, r7
   76b10:	ldrb	r3, [r3, #1]
   76b14:	cmp	r3, #0
   76b18:	bne	76ad8 <fputs@plt+0x656f0>
   76b1c:	ldr	r0, [fp, #-60]	; 0xffffffc4
   76b20:	str	r1, [sp, #60]	; 0x3c
   76b24:	ldrb	r0, [r0, #69]	; 0x45
   76b28:	cmp	r0, #0
   76b2c:	beq	76b3c <fputs@plt+0x65754>
   76b30:	ldr	r0, [sp, #28]
   76b34:	str	r0, [sp, #40]	; 0x28
   76b38:	b	76ba0 <fputs@plt+0x657b8>
   76b3c:	ldr	r8, [r1, #8]
   76b40:	cmp	r8, #0
   76b44:	beq	76b5c <fputs@plt+0x65774>
   76b48:	mov	r0, r8
   76b4c:	bl	11220 <strlen@plt>
   76b50:	bic	r0, r0, #-1073741824	; 0xc0000000
   76b54:	sub	r0, r0, #1
   76b58:	b	76b60 <fputs@plt+0x65778>
   76b5c:	mvn	r0, #0
   76b60:	ldr	r2, [fp, #-56]	; 0xffffffc8
   76b64:	ldrb	r1, [r8, r0]
   76b68:	cmp	r2, #0
   76b6c:	beq	76b7c <fputs@plt+0x65794>
   76b70:	ldr	r2, [sp, #28]
   76b74:	str	r2, [sp, #40]	; 0x28
   76b78:	b	76b98 <fputs@plt+0x657b0>
   76b7c:	ldr	r2, [sp, #28]
   76b80:	subs	r3, r1, #64	; 0x40
   76b84:	movne	r3, r2
   76b88:	movw	r2, #47732	; 0xba74
   76b8c:	movt	r2, #8
   76b90:	str	r3, [sp, #40]	; 0x28
   76b94:	ldrb	r1, [r2, r1]
   76b98:	add	r1, r1, #1
   76b9c:	strb	r1, [r8, r0]
   76ba0:	ldr	r0, [fp, #-60]	; 0xffffffc4
   76ba4:	mov	r1, r4
   76ba8:	mov	r2, #0
   76bac:	mov	r3, #0
   76bb0:	mov	r7, #0
   76bb4:	mov	r5, r4
   76bb8:	bl	64c78 <fputs@plt+0x53890>
   76bbc:	ldr	r2, [fp, #-56]	; 0xffffffc8
   76bc0:	mov	r1, r0
   76bc4:	movw	r0, #49744	; 0xc250
   76bc8:	ldr	r6, [sp, #64]	; 0x40
   76bcc:	movw	r8, #6929	; 0x1b11
   76bd0:	movt	r0, #8
   76bd4:	movt	r8, #9
   76bd8:	cmp	r2, #0
   76bdc:	movne	r8, r0
   76be0:	mov	r0, r6
   76be4:	mov	r2, r8
   76be8:	bl	68a0c <fputs@plt+0x57624>
   76bec:	mov	r2, r0
   76bf0:	mov	r0, r6
   76bf4:	mov	r1, #83	; 0x53
   76bf8:	mov	r3, sl
   76bfc:	str	r7, [sp]
   76c00:	bl	51c94 <fputs@plt+0x408ac>
   76c04:	ldr	r9, [sp, #52]	; 0x34
   76c08:	mov	r1, r0
   76c0c:	cmp	r0, #0
   76c10:	beq	76c34 <fputs@plt+0x6584c>
   76c14:	ldr	r3, [fp, #-44]	; 0xffffffd4
   76c18:	ldr	r0, [r1, #4]
   76c1c:	ldr	r2, [r3, #4]
   76c20:	and	r2, r2, #1
   76c24:	orr	r0, r0, r2
   76c28:	str	r0, [r1, #4]
   76c2c:	ldrh	r0, [r3, #36]	; 0x24
   76c30:	strh	r0, [r1, #36]	; 0x24
   76c34:	ldr	r7, [fp, #-52]	; 0xffffffcc
   76c38:	movw	r2, #259	; 0x103
   76c3c:	mov	r0, r7
   76c40:	bl	75268 <fputs@plt+0x63e80>
   76c44:	mov	r4, r0
   76c48:	ldr	r0, [fp, #-48]	; 0xffffffd0
   76c4c:	mov	r1, r7
   76c50:	mov	r2, r4
   76c54:	bl	7542c <fputs@plt+0x64044>
   76c58:	ldr	r0, [fp, #-60]	; 0xffffffc4
   76c5c:	mov	r1, r5
   76c60:	mov	r2, #0
   76c64:	mov	r3, #0
   76c68:	bl	64c78 <fputs@plt+0x53890>
   76c6c:	ldr	r6, [sp, #64]	; 0x40
   76c70:	mov	r1, r0
   76c74:	mov	r2, r8
   76c78:	mov	r0, r6
   76c7c:	bl	68a0c <fputs@plt+0x57624>
   76c80:	ldr	r3, [sp, #60]	; 0x3c
   76c84:	mov	r2, r0
   76c88:	mov	r0, #0
   76c8c:	mov	r1, #82	; 0x52
   76c90:	str	r0, [sp]
   76c94:	mov	r0, r6
   76c98:	bl	51c94 <fputs@plt+0x408ac>
   76c9c:	mov	r1, r0
   76ca0:	cmp	r0, #0
   76ca4:	beq	76cc8 <fputs@plt+0x658e0>
   76ca8:	ldr	r3, [fp, #-44]	; 0xffffffd4
   76cac:	ldr	r0, [r1, #4]
   76cb0:	ldr	r2, [r3, #4]
   76cb4:	and	r2, r2, #1
   76cb8:	orr	r0, r0, r2
   76cbc:	str	r0, [r1, #4]
   76cc0:	ldrh	r0, [r3, #36]	; 0x24
   76cc4:	strh	r0, [r1, #36]	; 0x24
   76cc8:	ldr	r5, [fp, #-52]	; 0xffffffcc
   76ccc:	movw	r2, #259	; 0x103
   76cd0:	mov	r0, r5
   76cd4:	bl	75268 <fputs@plt+0x63e80>
   76cd8:	mov	r6, r0
   76cdc:	ldr	r0, [fp, #-48]	; 0xffffffd0
   76ce0:	mov	r1, r5
   76ce4:	mov	r2, r6
   76ce8:	bl	7542c <fputs@plt+0x64044>
   76cec:	ldr	r0, [r5, #20]
   76cf0:	ldr	r5, [sp, #56]	; 0x38
   76cf4:	ldr	r1, [sp, #40]	; 0x28
   76cf8:	add	r7, r0, r5, lsl #4
   76cfc:	cmp	r1, #0
   76d00:	beq	76d3c <fputs@plt+0x65954>
   76d04:	add	r1, r4, r4, lsl #1
   76d08:	add	r2, r0, r5, lsl #4
   76d0c:	add	r1, r0, r1, lsl #4
   76d10:	str	r9, [r1, #4]
   76d14:	ldrh	r3, [r2, #16]
   76d18:	strh	r3, [r1, #16]
   76d1c:	add	r3, r6, r6, lsl #1
   76d20:	ldrb	r1, [r2, #22]
   76d24:	add	r0, r0, r3, lsl #4
   76d28:	str	r9, [r0, #4]
   76d2c:	ldrh	r3, [r2, #16]
   76d30:	strh	r3, [r0, #16]
   76d34:	add	r0, r1, #2
   76d38:	strb	r0, [r2, #22]
   76d3c:	ldr	sl, [fp, #-44]	; 0xffffffd4
   76d40:	b	76780 <fputs@plt+0x65398>
   76d44:	push	{r4, r5, r6, r7, fp, lr}
   76d48:	add	fp, sp, #16
   76d4c:	cmp	r1, #0
   76d50:	beq	76d98 <fputs@plt+0x659b0>
   76d54:	mov	r4, r0
   76d58:	ldrb	r0, [r1]
   76d5c:	mov	r5, r1
   76d60:	cmp	r0, #152	; 0x98
   76d64:	bne	76da4 <fputs@plt+0x659bc>
   76d68:	ldr	r1, [r4]
   76d6c:	cmp	r1, #1
   76d70:	blt	76d98 <fputs@plt+0x659b0>
   76d74:	ldr	r2, [r5, #28]
   76d78:	add	r3, r4, #4
   76d7c:	mov	r0, #0
   76d80:	ldr	r7, [r3, r0, lsl #2]
   76d84:	cmp	r7, r2
   76d88:	beq	76e00 <fputs@plt+0x65a18>
   76d8c:	add	r0, r0, #1
   76d90:	cmp	r1, r0
   76d94:	bne	76d80 <fputs@plt+0x65998>
   76d98:	mov	r0, #0
   76d9c:	mov	r1, #0
   76da0:	pop	{r4, r5, r6, r7, fp, pc}
   76da4:	ldr	r1, [r5, #16]
   76da8:	mov	r0, r4
   76dac:	bl	76d44 <fputs@plt+0x6595c>
   76db0:	mov	r7, r1
   76db4:	ldr	r1, [r5, #12]
   76db8:	mov	r6, r0
   76dbc:	mov	r0, r4
   76dc0:	bl	76d44 <fputs@plt+0x6595c>
   76dc4:	orr	r6, r0, r6
   76dc8:	ldrb	r0, [r5, #5]
   76dcc:	orr	r7, r1, r7
   76dd0:	tst	r0, #8
   76dd4:	bne	76de8 <fputs@plt+0x65a00>
   76dd8:	ldr	r1, [r5, #20]
   76ddc:	mov	r0, r4
   76de0:	bl	74bfc <fputs@plt+0x63814>
   76de4:	b	76df4 <fputs@plt+0x65a0c>
   76de8:	ldr	r1, [r5, #20]
   76dec:	mov	r0, r4
   76df0:	bl	76e20 <fputs@plt+0x65a38>
   76df4:	orr	r0, r6, r0
   76df8:	orr	r1, r7, r1
   76dfc:	pop	{r4, r5, r6, r7, fp, pc}
   76e00:	rsb	r1, r0, #32
   76e04:	mov	r2, #1
   76e08:	subs	r3, r0, #32
   76e0c:	lsr	r1, r2, r1
   76e10:	lslpl	r1, r2, r3
   76e14:	lsl	r0, r2, r0
   76e18:	movwpl	r0, #0
   76e1c:	pop	{r4, r5, r6, r7, fp, pc}
   76e20:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   76e24:	add	fp, sp, #28
   76e28:	sub	sp, sp, #12
   76e2c:	cmp	r1, #0
   76e30:	beq	76f34 <fputs@plt+0x65b4c>
   76e34:	mov	r4, r1
   76e38:	mov	sl, r0
   76e3c:	mov	r6, #0
   76e40:	mov	r7, #0
   76e44:	ldr	r1, [r4]
   76e48:	ldr	r9, [r4, #28]
   76e4c:	mov	r0, sl
   76e50:	bl	74bfc <fputs@plt+0x63814>
   76e54:	orr	r5, r1, r7
   76e58:	ldr	r1, [r4, #36]	; 0x24
   76e5c:	str	r0, [sp, #4]
   76e60:	mov	r0, sl
   76e64:	bl	74bfc <fputs@plt+0x63814>
   76e68:	orr	r7, r5, r1
   76e6c:	ldr	r1, [r4, #44]	; 0x2c
   76e70:	str	r0, [sp]
   76e74:	mov	r0, sl
   76e78:	bl	74bfc <fputs@plt+0x63814>
   76e7c:	orr	r7, r7, r1
   76e80:	ldr	r1, [r4, #32]
   76e84:	mov	r5, r0
   76e88:	mov	r0, sl
   76e8c:	bl	76d44 <fputs@plt+0x6595c>
   76e90:	orr	r7, r7, r1
   76e94:	ldr	r1, [r4, #40]	; 0x28
   76e98:	mov	r8, r0
   76e9c:	mov	r0, sl
   76ea0:	bl	76d44 <fputs@plt+0x6595c>
   76ea4:	orr	r7, r7, r1
   76ea8:	ldr	r1, [sp, #4]
   76eac:	ldr	r2, [sp]
   76eb0:	cmp	r9, #0
   76eb4:	str	r4, [sp, #8]
   76eb8:	orr	r1, r1, r6
   76ebc:	orr	r1, r1, r2
   76ec0:	orr	r1, r1, r5
   76ec4:	orr	r1, r1, r8
   76ec8:	orr	r6, r1, r0
   76ecc:	beq	76f20 <fputs@plt+0x65b38>
   76ed0:	ldr	r8, [r9]
   76ed4:	cmp	r8, #1
   76ed8:	blt	76f20 <fputs@plt+0x65b38>
   76edc:	add	r5, r9, #28
   76ee0:	mov	r9, #0
   76ee4:	ldr	r1, [r5]
   76ee8:	mov	r0, sl
   76eec:	bl	76e20 <fputs@plt+0x65a38>
   76ef0:	orr	r7, r1, r7
   76ef4:	ldr	r1, [r5, #28]
   76ef8:	mov	r4, r0
   76efc:	mov	r0, sl
   76f00:	bl	76d44 <fputs@plt+0x6595c>
   76f04:	orr	r7, r7, r1
   76f08:	orr	r1, r4, r6
   76f0c:	add	r9, r9, #1
   76f10:	add	r5, r5, #72	; 0x48
   76f14:	orr	r6, r1, r0
   76f18:	cmp	r9, r8
   76f1c:	blt	76ee4 <fputs@plt+0x65afc>
   76f20:	ldr	r4, [sp, #8]
   76f24:	ldr	r4, [r4, #48]	; 0x30
   76f28:	cmp	r4, #0
   76f2c:	bne	76e44 <fputs@plt+0x65a5c>
   76f30:	b	76f3c <fputs@plt+0x65b54>
   76f34:	mov	r6, #0
   76f38:	mov	r7, #0
   76f3c:	mov	r0, r6
   76f40:	mov	r1, r7
   76f44:	sub	sp, fp, #28
   76f48:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   76f4c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   76f50:	add	fp, sp, #28
   76f54:	sub	sp, sp, #4
   76f58:	ldr	ip, [fp, #8]
   76f5c:	ldr	r7, [fp, #16]
   76f60:	ldr	r6, [fp, #12]
   76f64:	ldrb	r1, [ip]
   76f68:	cmp	r1, #152	; 0x98
   76f6c:	bne	76f88 <fputs@plt+0x65ba0>
   76f70:	ldr	r0, [ip, #28]
   76f74:	mov	r5, #1
   76f78:	str	r0, [r6]
   76f7c:	ldrsh	r0, [ip, #32]
   76f80:	str	r0, [r7]
   76f84:	b	770b0 <fputs@plt+0x65cc8>
   76f88:	subs	r1, r2, #1
   76f8c:	mov	r5, #0
   76f90:	sbc	r7, r3, #0
   76f94:	and	r1, r2, r1
   76f98:	and	r7, r3, r7
   76f9c:	orrs	r1, r1, r7
   76fa0:	orr	r7, r2, r3
   76fa4:	clz	r7, r7
   76fa8:	movwne	r1, #1
   76fac:	lsr	r7, r7, #5
   76fb0:	orrs	r1, r7, r1
   76fb4:	bne	770b0 <fputs@plt+0x65cc8>
   76fb8:	subs	r1, r2, #2
   76fbc:	mov	r5, #0
   76fc0:	sbcs	r1, r3, #0
   76fc4:	mov	r1, #0
   76fc8:	bcc	76ff0 <fputs@plt+0x65c08>
   76fcc:	mov	r1, #0
   76fd0:	lsrs	r7, r3, #1
   76fd4:	rrx	r6, r2
   76fd8:	rsbs	r2, r2, #3
   76fdc:	add	r1, r1, #1
   76fe0:	rscs	r2, r3, #0
   76fe4:	mov	r2, r6
   76fe8:	mov	r3, r7
   76fec:	bcc	76fd0 <fputs@plt+0x65be8>
   76ff0:	add	r1, r1, r1, lsl #3
   76ff4:	add	r0, r0, r1, lsl #3
   76ff8:	ldr	r1, [r0, #24]
   76ffc:	ldr	r7, [r1, #8]
   77000:	cmp	r7, #0
   77004:	beq	770b0 <fputs@plt+0x65cc8>
   77008:	ldr	r0, [r0, #52]	; 0x34
   7700c:	movw	r1, #65534	; 0xfffe
   77010:	str	r0, [sp]
   77014:	ldr	r8, [r7, #40]	; 0x28
   77018:	cmp	r8, #0
   7701c:	beq	77080 <fputs@plt+0x65c98>
   77020:	ldrh	r9, [r7, #50]	; 0x32
   77024:	cmp	r9, #0
   77028:	beq	77080 <fputs@plt+0x65c98>
   7702c:	ldr	sl, [r7, #4]
   77030:	mov	r4, #0
   77034:	mov	r5, #0
   77038:	ldrh	r0, [sl]
   7703c:	cmp	r0, r1
   77040:	bne	7706c <fputs@plt+0x65c84>
   77044:	ldr	r0, [r8, #4]
   77048:	ldr	r2, [sp]
   7704c:	mov	r6, ip
   77050:	ldr	r1, [r0, r4]
   77054:	mov	r0, ip
   77058:	bl	645e0 <fputs@plt+0x531f8>
   7705c:	movw	r1, #65534	; 0xfffe
   77060:	mov	ip, r6
   77064:	cmp	r0, #0
   77068:	beq	77094 <fputs@plt+0x65cac>
   7706c:	add	r5, r5, #1
   77070:	add	r4, r4, #20
   77074:	add	sl, sl, #2
   77078:	cmp	r5, r9
   7707c:	bcc	77038 <fputs@plt+0x65c50>
   77080:	ldr	r7, [r7, #20]
   77084:	cmp	r7, #0
   77088:	bne	77014 <fputs@plt+0x65c2c>
   7708c:	mov	r5, #0
   77090:	b	770b0 <fputs@plt+0x65cc8>
   77094:	ldr	r0, [fp, #12]
   77098:	ldr	r1, [sp]
   7709c:	mov	r5, #1
   770a0:	str	r1, [r0]
   770a4:	ldr	r1, [fp, #16]
   770a8:	mvn	r0, #1
   770ac:	str	r0, [r1]
   770b0:	mov	r0, r5
   770b4:	sub	sp, fp, #28
   770b8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   770bc:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   770c0:	add	fp, sp, #24
   770c4:	mov	r8, r0
   770c8:	ldrh	r0, [r2, #18]
   770cc:	tst	r0, #62	; 0x3e
   770d0:	movne	r4, r1
   770d4:	ldrhne	r1, [r3, #18]
   770d8:	andsne	r7, r1, #62	; 0x3e
   770dc:	bne	770e4 <fputs@plt+0x65cfc>
   770e0:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   770e4:	orr	r7, r1, r0
   770e8:	and	r0, r7, #26
   770ec:	cmp	r0, r7
   770f0:	andne	r0, r7, #38	; 0x26
   770f4:	cmpne	r0, r7
   770f8:	bne	770e0 <fputs@plt+0x65cf8>
   770fc:	ldr	r6, [r2]
   77100:	ldr	r5, [r3]
   77104:	mvn	r2, #0
   77108:	ldr	r1, [r5, #12]
   7710c:	ldr	r0, [r6, #12]
   77110:	bl	645e0 <fputs@plt+0x531f8>
   77114:	cmp	r0, #0
   77118:	bne	770e0 <fputs@plt+0x65cf8>
   7711c:	ldr	r1, [r5, #16]
   77120:	ldr	r0, [r6, #16]
   77124:	mvn	r2, #0
   77128:	bl	645e0 <fputs@plt+0x531f8>
   7712c:	cmp	r0, #0
   77130:	popne	{r4, r5, r6, r7, r8, sl, fp, pc}
   77134:	sub	r0, r7, #1
   77138:	tst	r0, r7
   7713c:	beq	77150 <fputs@plt+0x65d68>
   77140:	tst	r7, #24
   77144:	mov	r5, #8
   77148:	movweq	r5, #32
   7714c:	b	77154 <fputs@plt+0x65d6c>
   77150:	mov	r5, r7
   77154:	ldr	r0, [r4]
   77158:	mov	r1, r6
   7715c:	mov	r2, #0
   77160:	mov	r3, #0
   77164:	ldr	r0, [r0]
   77168:	ldr	r0, [r0]
   7716c:	bl	64c78 <fputs@plt+0x53890>
   77170:	cmp	r0, #0
   77174:	beq	770e0 <fputs@plt+0x65cf8>
   77178:	mov	r1, r0
   7717c:	mov	r2, #78	; 0x4e
   77180:	mov	r0, #2
   77184:	add	r3, r2, #1
   77188:	sub	r2, r2, #78	; 0x4e
   7718c:	cmp	r5, r0, lsl r2
   77190:	mov	r2, r3
   77194:	bne	77184 <fputs@plt+0x65d9c>
   77198:	mov	r0, r4
   7719c:	mov	r2, #3
   771a0:	strb	r3, [r1]
   771a4:	bl	75268 <fputs@plt+0x63e80>
   771a8:	mov	r2, r0
   771ac:	mov	r0, r8
   771b0:	mov	r1, r4
   771b4:	pop	{r4, r5, r6, r7, r8, sl, fp, lr}
   771b8:	b	7542c <fputs@plt+0x64044>
   771bc:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   771c0:	add	fp, sp, #24
   771c4:	sub	sp, sp, #104	; 0x68
   771c8:	mov	r3, r2
   771cc:	mov	r2, r1
   771d0:	mov	r1, r0
   771d4:	ldr	r0, [fp, #20]
   771d8:	ldr	r4, [fp, #16]
   771dc:	str	r0, [sp, #4]
   771e0:	add	r0, sp, #8
   771e4:	str	r4, [sp]
   771e8:	bl	77264 <fputs@plt+0x65e7c>
   771ec:	cmp	r0, #0
   771f0:	beq	7724c <fputs@plt+0x65e64>
   771f4:	ldr	r9, [fp, #12]
   771f8:	ldr	r6, [fp, #8]
   771fc:	and	r8, r4, #130	; 0x82
   77200:	mov	r4, #0
   77204:	add	r5, sp, #8
   77208:	ldrd	r2, [r0, #32]
   7720c:	and	r1, r3, r9
   77210:	and	r7, r2, r6
   77214:	orrs	r1, r7, r1
   77218:	bne	77238 <fputs@plt+0x65e50>
   7721c:	orrs	r1, r2, r3
   77220:	bne	77230 <fputs@plt+0x65e48>
   77224:	ldrh	r1, [r0, #18]
   77228:	tst	r8, r1
   7722c:	bne	7725c <fputs@plt+0x65e74>
   77230:	cmp	r4, #0
   77234:	moveq	r4, r0
   77238:	mov	r0, r5
   7723c:	bl	7732c <fputs@plt+0x65f44>
   77240:	cmp	r0, #0
   77244:	bne	77208 <fputs@plt+0x65e20>
   77248:	b	77250 <fputs@plt+0x65e68>
   7724c:	mov	r4, #0
   77250:	mov	r0, r4
   77254:	sub	sp, fp, #24
   77258:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   7725c:	mov	r4, r0
   77260:	b	77250 <fputs@plt+0x65e68>
   77264:	push	{r4, r5, r6, r7, fp, lr}
   77268:	add	fp, sp, #16
   7726c:	mov	ip, #0
   77270:	str	ip, [r0, #12]
   77274:	str	r1, [r0]
   77278:	str	r1, [r0, #4]
   7727c:	ldr	r1, [fp, #12]
   77280:	ldr	lr, [fp, #8]
   77284:	cmp	r1, #0
   77288:	beq	772fc <fputs@plt+0x65f14>
   7728c:	ldr	r4, [r1, #4]
   77290:	movw	r5, #65534	; 0xfffe
   77294:	add	r4, r4, r3, lsl #1
   77298:	ldrh	r4, [r4]
   7729c:	cmp	r4, r5
   772a0:	bne	772b8 <fputs@plt+0x65ed0>
   772a4:	ldr	r6, [r1, #40]	; 0x28
   772a8:	add	r7, r3, r3, lsl #2
   772ac:	ldr	r6, [r6, #4]
   772b0:	ldr	r6, [r6, r7, lsl #2]
   772b4:	str	r6, [r0, #12]
   772b8:	ldr	r6, [r1, #12]
   772bc:	add	r5, r5, #1
   772c0:	ldrh	r7, [r6, #32]
   772c4:	cmp	r4, r7
   772c8:	moveq	r4, r5
   772cc:	sxth	r5, r5
   772d0:	sxth	r4, r4
   772d4:	cmp	r4, r5
   772d8:	ble	77300 <fputs@plt+0x65f18>
   772dc:	ldr	r7, [r6, #4]
   772e0:	add	r7, r7, r4, lsl #4
   772e4:	ldrb	r7, [r7, #13]
   772e8:	strb	r7, [r0, #16]
   772ec:	ldr	r1, [r1, #32]
   772f0:	ldr	r1, [r1, r3, lsl #2]
   772f4:	str	r1, [r0, #8]
   772f8:	b	77308 <fputs@plt+0x65f20>
   772fc:	mov	r4, r3
   77300:	str	ip, [r0, #8]
   77304:	strb	ip, [r0, #16]
   77308:	mov	r1, #0
   7730c:	strh	r4, [r0, #72]	; 0x48
   77310:	str	lr, [r0, #20]
   77314:	str	r1, [r0, #24]
   77318:	movw	r1, #257	; 0x101
   7731c:	str	r2, [r0, #28]
   77320:	strh	r1, [r0, #17]
   77324:	pop	{r4, r5, r6, r7, fp, lr}
   77328:	b	7732c <fputs@plt+0x65f44>
   7732c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   77330:	add	fp, sp, #28
   77334:	sub	sp, sp, #20
   77338:	mov	r5, r0
   7733c:	ldrb	r0, [r0, #17]
   77340:	ldrb	r1, [r5, #18]
   77344:	cmp	r1, r0
   77348:	bls	77354 <fputs@plt+0x65f6c>
   7734c:	mov	r6, #0
   77350:	b	77644 <fputs@plt+0x6625c>
   77354:	ldr	r9, [r5, #24]
   77358:	add	r2, r5, #72	; 0x48
   7735c:	movw	r7, #65534	; 0xfffe
   77360:	str	r2, [sp]
   77364:	add	r2, r5, #28
   77368:	str	r2, [sp, #8]
   7736c:	mvn	r2, #0
   77370:	uxtab	r2, r2, r1
   77374:	add	r3, r5, r2, lsl #2
   77378:	add	r2, r5, r2, lsl #1
   7737c:	ldrsh	r2, [r2, #72]	; 0x48
   77380:	ldr	sl, [r3, #28]
   77384:	str	r2, [sp, #16]
   77388:	uxth	r2, r2
   7738c:	cmp	r2, r7
   77390:	str	r2, [sp, #12]
   77394:	bne	773a4 <fputs@plt+0x65fbc>
   77398:	ldr	r2, [r5, #12]
   7739c:	cmp	r2, #0
   773a0:	beq	7734c <fputs@plt+0x65f64>
   773a4:	ldr	r8, [r5, #4]
   773a8:	cmp	r8, #0
   773ac:	beq	7760c <fputs@plt+0x66224>
   773b0:	ldr	r0, [r8, #12]
   773b4:	cmp	r9, r0
   773b8:	bge	775f0 <fputs@plt+0x66208>
   773bc:	ldr	r0, [r8, #20]
   773c0:	add	r1, r9, r9, lsl #1
   773c4:	add	r6, r0, r1, lsl #4
   773c8:	ldr	r0, [r6, #8]
   773cc:	cmp	r0, sl
   773d0:	bne	775d8 <fputs@plt+0x661f0>
   773d4:	ldr	r0, [r6, #12]
   773d8:	ldr	r1, [sp, #16]
   773dc:	cmp	r0, r1
   773e0:	bne	775d8 <fputs@plt+0x661f0>
   773e4:	ldr	r1, [sp, #12]
   773e8:	movw	r0, #65534	; 0xfffe
   773ec:	cmp	r1, r0
   773f0:	bne	77410 <fputs@plt+0x66028>
   773f4:	ldr	r0, [r6]
   773f8:	ldr	r1, [r5, #12]
   773fc:	mov	r2, sl
   77400:	ldr	r0, [r0, #12]
   77404:	bl	645e0 <fputs@plt+0x531f8>
   77408:	cmp	r0, #0
   7740c:	bne	775d8 <fputs@plt+0x661f0>
   77410:	ldrb	r0, [r5, #18]
   77414:	cmp	r0, #2
   77418:	bcc	7742c <fputs@plt+0x66044>
   7741c:	ldr	r0, [r6]
   77420:	ldrb	r0, [r0, #4]
   77424:	tst	r0, #1
   77428:	bne	775d8 <fputs@plt+0x661f0>
   7742c:	ldrh	lr, [r6, #18]
   77430:	tst	lr, #2048	; 0x800
   77434:	beq	77504 <fputs@plt+0x6611c>
   77438:	ldrb	ip, [r5, #17]
   7743c:	cmp	ip, #10
   77440:	bhi	77504 <fputs@plt+0x6611c>
   77444:	ldr	r2, [r6]
   77448:	ldr	r2, [r2, #16]
   7744c:	ldr	r3, [r2, #4]
   77450:	tst	r3, #4096	; 0x1000
   77454:	beq	77478 <fputs@plt+0x66090>
   77458:	tst	r3, #262144	; 0x40000
   7745c:	bne	77468 <fputs@plt+0x66080>
   77460:	add	r2, r2, #12
   77464:	b	77470 <fputs@plt+0x66088>
   77468:	ldr	r2, [r2, #20]
   7746c:	ldr	r2, [r2, #4]
   77470:	ldr	r2, [r2]
   77474:	b	7744c <fputs@plt+0x66064>
   77478:	ldrb	r3, [r2]
   7747c:	cmp	r3, #152	; 0x98
   77480:	bne	77504 <fputs@plt+0x6611c>
   77484:	cmp	ip, #0
   77488:	beq	774d4 <fputs@plt+0x660ec>
   7748c:	ldr	r7, [r2, #28]
   77490:	ldr	r4, [sp]
   77494:	mov	r3, #0
   77498:	ldr	r0, [sp, #8]
   7749c:	ldr	r1, [r0, r3, lsl #2]
   774a0:	cmp	r1, r7
   774a4:	bne	774c0 <fputs@plt+0x660d8>
   774a8:	mov	r0, r5
   774ac:	ldrh	r1, [r2, #32]
   774b0:	ldrh	r5, [r4]
   774b4:	cmp	r5, r1
   774b8:	mov	r5, r0
   774bc:	beq	774d8 <fputs@plt+0x660f0>
   774c0:	add	r3, r3, #1
   774c4:	add	r4, r4, #2
   774c8:	cmp	ip, r3
   774cc:	bne	77498 <fputs@plt+0x660b0>
   774d0:	b	774e0 <fputs@plt+0x660f8>
   774d4:	mov	r3, #0
   774d8:	cmp	r3, ip
   774dc:	bne	77504 <fputs@plt+0x6611c>
   774e0:	ldr	r1, [r2, #28]
   774e4:	add	r0, r5, ip, lsl #2
   774e8:	str	r1, [r0, #28]
   774ec:	add	r0, r5, ip, lsl #1
   774f0:	ldrh	r1, [r2, #32]
   774f4:	strh	r1, [r0, #72]	; 0x48
   774f8:	add	r0, ip, #1
   774fc:	strb	r0, [r5, #17]
   77500:	ldrh	lr, [r6, #18]
   77504:	ldr	r1, [r5, #20]
   77508:	tst	r1, lr
   7750c:	beq	775d8 <fputs@plt+0x661f0>
   77510:	tst	lr, #256	; 0x100
   77514:	bne	775a0 <fputs@plt+0x661b8>
   77518:	ldr	r1, [r5, #8]
   7751c:	cmp	r1, #0
   77520:	beq	775a0 <fputs@plt+0x661b8>
   77524:	ldr	r0, [r8]
   77528:	ldr	r7, [r6]
   7752c:	ldrb	r4, [r5, #16]
   77530:	ldr	r0, [r0]
   77534:	str	r0, [sp, #4]
   77538:	mov	r0, r7
   7753c:	bl	65db4 <fputs@plt+0x549cc>
   77540:	cmp	r0, #65	; 0x41
   77544:	beq	77564 <fputs@plt+0x6617c>
   77548:	cmp	r0, #66	; 0x42
   7754c:	bne	7755c <fputs@plt+0x66174>
   77550:	cmp	r4, #66	; 0x42
   77554:	beq	77564 <fputs@plt+0x6617c>
   77558:	b	775d8 <fputs@plt+0x661f0>
   7755c:	cmp	r4, #66	; 0x42
   77560:	bls	775d8 <fputs@plt+0x661f0>
   77564:	ldr	r4, [sp, #4]
   77568:	ldr	r1, [r7, #12]
   7756c:	ldr	r2, [r7, #16]
   77570:	mov	r0, r4
   77574:	bl	65604 <fputs@plt+0x5421c>
   77578:	cmp	r0, #0
   7757c:	bne	77588 <fputs@plt+0x661a0>
   77580:	ldr	r0, [r4]
   77584:	ldr	r0, [r0, #8]
   77588:	ldr	r1, [r5, #8]
   7758c:	ldr	r0, [r0]
   77590:	bl	1606c <fputs@plt+0x4c84>
   77594:	cmp	r0, #0
   77598:	bne	775d8 <fputs@plt+0x661f0>
   7759c:	ldrh	lr, [r6, #18]
   775a0:	tst	lr, #130	; 0x82
   775a4:	beq	7763c <fputs@plt+0x66254>
   775a8:	ldr	r0, [r6]
   775ac:	ldr	r0, [r0, #16]
   775b0:	ldrb	r1, [r0]
   775b4:	cmp	r1, #152	; 0x98
   775b8:	ldreq	r1, [r5, #28]
   775bc:	ldreq	r2, [r0, #28]
   775c0:	cmpeq	r2, r1
   775c4:	bne	7763c <fputs@plt+0x66254>
   775c8:	ldrh	r1, [r5, #72]	; 0x48
   775cc:	ldrh	r0, [r0, #32]
   775d0:	cmp	r0, r1
   775d4:	bne	7763c <fputs@plt+0x66254>
   775d8:	ldr	r0, [r8, #12]
   775dc:	add	r9, r9, #1
   775e0:	add	r6, r6, #48	; 0x30
   775e4:	cmp	r9, r0
   775e8:	blt	773c8 <fputs@plt+0x65fe0>
   775ec:	ldr	r8, [r5, #4]
   775f0:	ldr	r8, [r8, #4]
   775f4:	mov	r9, #0
   775f8:	cmp	r8, #0
   775fc:	str	r8, [r5, #4]
   77600:	bne	773b0 <fputs@plt+0x65fc8>
   77604:	ldrb	r0, [r5, #17]
   77608:	ldrb	r1, [r5, #18]
   7760c:	add	r1, r1, #1
   77610:	mov	r9, #0
   77614:	movw	r7, #65534	; 0xfffe
   77618:	strb	r1, [r5, #18]
   7761c:	uxtb	r3, r1
   77620:	ldr	r2, [r5]
   77624:	str	r2, [r5, #4]
   77628:	uxtb	r2, r0
   7762c:	cmp	r3, r2
   77630:	mvn	r2, #0
   77634:	bls	77370 <fputs@plt+0x65f88>
   77638:	b	7734c <fputs@plt+0x65f64>
   7763c:	add	r0, r9, #1
   77640:	str	r0, [r5, #24]
   77644:	mov	r0, r6
   77648:	sub	sp, fp, #28
   7764c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   77650:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   77654:	add	fp, sp, #28
   77658:	sub	sp, sp, #84	; 0x54
   7765c:	str	r3, [sp, #52]	; 0x34
   77660:	ldr	r3, [r0, #12]
   77664:	str	r2, [sp, #48]	; 0x30
   77668:	ldr	r8, [fp, #8]
   7766c:	mov	r6, #0
   77670:	mov	r9, #0
   77674:	ldm	r0, {r1, r2, ip}
   77678:	str	r0, [sp, #56]	; 0x38
   7767c:	ldr	r0, [r2, #12]
   77680:	str	r2, [fp, #-36]	; 0xffffffdc
   77684:	ldrb	r2, [r3, #16]
   77688:	str	r3, [fp, #-52]	; 0xffffffcc
   7768c:	ldr	r3, [fp, #12]
   77690:	cmp	r0, #1
   77694:	str	r2, [fp, #-44]	; 0xffffffd4
   77698:	ldr	sl, [r1]
   7769c:	ldr	r1, [r1, #4]
   776a0:	str	r1, [fp, #-40]	; 0xffffffd8
   776a4:	blt	77708 <fputs@plt+0x66320>
   776a8:	ldr	r1, [fp, #-44]	; 0xffffffd4
   776ac:	ldr	r2, [fp, #-40]	; 0xffffffd8
   776b0:	mov	r9, #0
   776b4:	movw	lr, #63103	; 0xf67f
   776b8:	add	r1, r1, r1, lsl #3
   776bc:	add	r1, r2, r1, lsl #3
   776c0:	ldr	r2, [fp, #-36]	; 0xffffffdc
   776c4:	ldr	r1, [r1, #52]	; 0x34
   776c8:	ldr	r2, [r2, #20]
   776cc:	add	r2, r2, #18
   776d0:	ldr	r7, [r2, #-10]
   776d4:	cmp	r7, r1
   776d8:	bne	776fc <fputs@plt+0x66314>
   776dc:	ldrd	r4, [r2, #14]
   776e0:	and	r7, r5, r3
   776e4:	and	r5, r4, r8
   776e8:	orrs	r7, r5, r7
   776ec:	bne	776fc <fputs@plt+0x66314>
   776f0:	ldrh	r7, [r2]
   776f4:	tst	r7, lr
   776f8:	addne	r9, r9, #1
   776fc:	add	r2, r2, #48	; 0x30
   77700:	subs	r0, r0, #1
   77704:	bne	776d0 <fputs@plt+0x662e8>
   77708:	cmp	ip, #0
   7770c:	beq	77778 <fputs@plt+0x66390>
   77710:	ldr	r0, [ip]
   77714:	cmp	r0, #1
   77718:	blt	7776c <fputs@plt+0x66384>
   7771c:	ldr	r1, [fp, #-44]	; 0xffffffd4
   77720:	ldr	r2, [fp, #-40]	; 0xffffffd8
   77724:	mov	r6, #0
   77728:	add	r1, r1, r1, lsl #3
   7772c:	add	r1, r2, r1, lsl #3
   77730:	ldr	r2, [ip, #4]
   77734:	add	r1, r1, #52	; 0x34
   77738:	ldr	r3, [r2]
   7773c:	ldrb	r7, [r3]
   77740:	cmp	r7, #152	; 0x98
   77744:	ldreq	r7, [r1]
   77748:	ldreq	r3, [r3, #28]
   7774c:	cmpeq	r3, r7
   77750:	bne	77770 <fputs@plt+0x66388>
   77754:	add	r6, r6, #1
   77758:	add	r2, r2, #20
   7775c:	cmp	r0, r6
   77760:	bne	77738 <fputs@plt+0x66350>
   77764:	mov	r6, r0
   77768:	b	77770 <fputs@plt+0x66388>
   7776c:	mov	r6, #0
   77770:	cmp	r6, r0
   77774:	movwne	r6, #0
   77778:	add	r0, r9, r9, lsl #2
   7777c:	str	ip, [sp, #44]	; 0x2c
   77780:	lsl	r0, r0, #2
   77784:	add	r0, r0, r6, lsl #3
   77788:	add	r5, r0, #72	; 0x48
   7778c:	ldr	r0, [sl]
   77790:	cmp	r0, #0
   77794:	beq	777a8 <fputs@plt+0x663c0>
   77798:	mov	r2, r5
   7779c:	mov	r3, #0
   777a0:	bl	238e0 <fputs@plt+0x124f8>
   777a4:	b	777b4 <fputs@plt+0x663cc>
   777a8:	mov	r0, r5
   777ac:	mov	r1, #0
   777b0:	bl	1438c <fputs@plt+0x2fa4>
   777b4:	cmp	r0, #0
   777b8:	beq	77948 <fputs@plt+0x66560>
   777bc:	mov	r1, #0
   777c0:	mov	r2, r5
   777c4:	str	sl, [sp, #40]	; 0x28
   777c8:	mov	sl, #0
   777cc:	mov	r4, r0
   777d0:	bl	1119c <memset@plt>
   777d4:	add	r0, r9, r9, lsl #1
   777d8:	add	ip, r4, #72	; 0x48
   777dc:	str	r0, [sp, #36]	; 0x24
   777e0:	add	r0, ip, r0, lsl #2
   777e4:	stm	r4, {r9, ip}
   777e8:	str	r6, [r4, #8]
   777ec:	str	r4, [fp, #-48]	; 0xffffffd0
   777f0:	add	r2, r0, r6, lsl #3
   777f4:	str	r0, [r4, #12]
   777f8:	ldr	r0, [fp, #-36]	; 0xffffffdc
   777fc:	str	r2, [r4, #16]
   77800:	ldr	r2, [r0, #12]
   77804:	cmp	r2, #1
   77808:	blt	778b0 <fputs@plt+0x664c8>
   7780c:	ldr	r0, [fp, #-44]	; 0xffffffd4
   77810:	ldr	r1, [fp, #-40]	; 0xffffffd8
   77814:	movw	lr, #63103	; 0xf67f
   77818:	mov	r9, #0
   7781c:	add	r0, r0, r0, lsl #3
   77820:	add	r0, r1, r0, lsl #3
   77824:	ldr	r3, [r0, #52]	; 0x34
   77828:	ldr	r0, [fp, #-36]	; 0xffffffdc
   7782c:	ldr	r0, [r0, #20]
   77830:	add	r5, r0, #18
   77834:	ldr	r4, [r5, #-10]
   77838:	cmp	r4, r3
   7783c:	bne	778a0 <fputs@plt+0x664b8>
   77840:	ldr	r4, [r5, #14]
   77844:	ldr	r7, [r5, #18]
   77848:	ldr	r0, [fp, #12]
   7784c:	and	r7, r7, r0
   77850:	and	r4, r4, r8
   77854:	orrs	r4, r4, r7
   77858:	bne	778a0 <fputs@plt+0x664b8>
   7785c:	ldrh	r4, [r5]
   77860:	tst	r4, lr
   77864:	beq	778a0 <fputs@plt+0x664b8>
   77868:	ldr	r1, [r5, #-6]
   7786c:	add	r7, r9, r9, lsl #1
   77870:	mov	r0, ip
   77874:	add	r9, r9, #1
   77878:	str	r1, [r0, r7, lsl #2]!
   7787c:	str	sl, [r0, #8]
   77880:	uxtb	r0, r4
   77884:	cmp	r0, #1
   77888:	movweq	r4, #2
   7788c:	uxtb	r0, r4
   77890:	cmp	r0, #64	; 0x40
   77894:	add	r0, ip, r7, lsl #2
   77898:	ldrbeq	r4, [r5, #5]
   7789c:	strb	r4, [r0, #4]
   778a0:	add	sl, sl, #1
   778a4:	add	r5, r5, #48	; 0x30
   778a8:	cmp	r2, sl
   778ac:	bne	77834 <fputs@plt+0x6644c>
   778b0:	ldr	r3, [fp, #-48]	; 0xffffffd0
   778b4:	cmp	r6, #1
   778b8:	blt	778f8 <fputs@plt+0x66510>
   778bc:	ldr	r1, [sp, #44]	; 0x2c
   778c0:	ldr	r0, [sp, #36]	; 0x24
   778c4:	ldr	r1, [r1, #4]
   778c8:	add	r0, r3, r0, lsl #2
   778cc:	add	r0, r0, #76	; 0x4c
   778d0:	add	r1, r1, #12
   778d4:	ldr	r2, [r1, #-12]
   778d8:	subs	r6, r6, #1
   778dc:	ldrsh	r2, [r2, #32]
   778e0:	str	r2, [r0, #-4]
   778e4:	ldrb	r2, [r1]
   778e8:	add	r1, r1, #20
   778ec:	strb	r2, [r0]
   778f0:	add	r0, r0, #8
   778f4:	bne	778d4 <fputs@plt+0x664ec>
   778f8:	ldr	r7, [fp, #-52]	; 0xffffffcc
   778fc:	ldr	r8, [sp, #40]	; 0x28
   77900:	mov	r4, #0
   77904:	mov	r0, #1024	; 0x400
   77908:	mov	r6, r3
   7790c:	strh	r4, [r7, #40]	; 0x28
   77910:	str	r0, [r7, #36]	; 0x24
   77914:	strh	r4, [r7, #18]
   77918:	strb	r4, [r7, #28]
   7791c:	mov	r1, r7
   77920:	ldr	r5, [r3]
   77924:	ldr	r0, [r8]
   77928:	mov	r2, r5
   7792c:	bl	78860 <fputs@plt+0x67478>
   77930:	cmp	r0, #0
   77934:	beq	77960 <fputs@plt+0x66578>
   77938:	ldr	r0, [r8]
   7793c:	mov	r1, r6
   77940:	bl	13dc4 <fputs@plt+0x29dc>
   77944:	b	77958 <fputs@plt+0x66570>
   77948:	movw	r1, #62927	; 0xf5cf
   7794c:	mov	r0, sl
   77950:	movt	r1, #8
   77954:	bl	1d2ec <fputs@plt+0xbf04>
   77958:	mov	r5, #7
   7795c:	b	779c0 <fputs@plt+0x665d8>
   77960:	mvn	r1, #0
   77964:	ldr	r9, [sp, #48]	; 0x30
   77968:	sub	r0, fp, #32
   7796c:	str	r5, [fp, #-40]	; 0xffffffd8
   77970:	str	r1, [sp]
   77974:	stmib	sp, {r1, r4, r6}
   77978:	ldr	r4, [sp, #52]	; 0x34
   7797c:	str	r0, [sp, #16]
   77980:	ldr	r0, [sp, #56]	; 0x38
   77984:	mov	r2, r9
   77988:	mov	r3, r4
   7798c:	bl	788e8 <fputs@plt+0x67500>
   77990:	mov	r5, r0
   77994:	cmp	r0, #0
   77998:	mov	r1, r6
   7799c:	beq	779cc <fputs@plt+0x665e4>
   779a0:	ldr	r0, [r1, #28]
   779a4:	cmp	r0, #0
   779a8:	beq	779b8 <fputs@plt+0x665d0>
   779ac:	ldr	r0, [r1, #24]
   779b0:	bl	144bc <fputs@plt+0x30d4>
   779b4:	ldr	r1, [fp, #-48]	; 0xffffffd0
   779b8:	ldr	r0, [r8]
   779bc:	bl	13dc4 <fputs@plt+0x29dc>
   779c0:	mov	r0, r5
   779c4:	sub	sp, fp, #28
   779c8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   779cc:	ldm	r7, {r0, r3}
   779d0:	bic	r2, r3, r4
   779d4:	str	r2, [fp, #-44]	; 0xffffffd4
   779d8:	bic	r0, r0, r9
   779dc:	str	r0, [sp, #44]	; 0x2c
   779e0:	orrs	r0, r0, r2
   779e4:	beq	77a64 <fputs@plt+0x6667c>
   779e8:	ldr	r0, [fp, #-32]	; 0xffffffe0
   779ec:	mvn	r8, r9
   779f0:	mvn	sl, r4
   779f4:	cmp	r0, #0
   779f8:	beq	77a6c <fputs@plt+0x66684>
   779fc:	mov	r0, #1
   77a00:	mvn	r2, #0
   77a04:	mov	r3, r4
   77a08:	str	r1, [sp, #12]
   77a0c:	str	r0, [sp, #8]
   77a10:	sub	r0, fp, #32
   77a14:	str	r2, [sp]
   77a18:	str	r2, [sp, #4]
   77a1c:	mov	r2, r9
   77a20:	str	r0, [sp, #16]
   77a24:	ldr	r0, [sp, #56]	; 0x38
   77a28:	bl	788e8 <fputs@plt+0x67500>
   77a2c:	mov	r5, r0
   77a30:	ldrd	r0, [r7]
   77a34:	cmp	r5, #0
   77a38:	and	r1, r1, sl
   77a3c:	and	r0, r0, r8
   77a40:	str	r0, [sp, #36]	; 0x24
   77a44:	orr	r0, r0, r1
   77a48:	str	r1, [sp, #32]
   77a4c:	clz	r0, r0
   77a50:	lsr	r0, r0, #5
   77a54:	str	r0, [sp, #24]
   77a58:	str	r0, [sp, #28]
   77a5c:	bne	77be8 <fputs@plt+0x66800>
   77a60:	b	77a84 <fputs@plt+0x6669c>
   77a64:	mov	r5, #0
   77a68:	b	779a0 <fputs@plt+0x665b8>
   77a6c:	mov	r0, #0
   77a70:	str	r0, [sp, #36]	; 0x24
   77a74:	mov	r0, #0
   77a78:	str	r0, [sp, #32]
   77a7c:	mov	r0, #0
   77a80:	str	r0, [sp, #24]
   77a84:	ldr	r0, [sp, #24]
   77a88:	mov	r9, #0
   77a8c:	mov	r6, #0
   77a90:	str	r0, [sp, #28]
   77a94:	ldr	r4, [fp, #-40]	; 0xffffffd8
   77a98:	mov	r5, #0
   77a9c:	cmp	r4, #1
   77aa0:	blt	77be8 <fputs@plt+0x66800>
   77aa4:	ldr	r0, [fp, #-36]	; 0xffffffdc
   77aa8:	mov	ip, r6
   77aac:	mov	lr, r9
   77ab0:	mvn	r9, #0
   77ab4:	mvn	r6, #0
   77ab8:	ldr	r2, [r0, #20]
   77abc:	ldr	r0, [fp, #-48]	; 0xffffffd0
   77ac0:	ldr	r3, [r0, #4]
   77ac4:	add	r3, r3, #8
   77ac8:	ldr	r5, [r3], #12
   77acc:	add	r5, r5, r5, lsl #1
   77ad0:	add	r5, r2, r5, lsl #4
   77ad4:	ldr	r0, [r5, #32]
   77ad8:	ldr	r5, [r5, #36]	; 0x24
   77adc:	and	r0, r0, r8
   77ae0:	and	r5, r5, sl
   77ae4:	subs	r7, r0, r9
   77ae8:	sbcs	r7, r5, r6
   77aec:	mov	r7, #0
   77af0:	movwcc	r7, #1
   77af4:	subs	r1, lr, r0
   77af8:	sbcs	r1, ip, r5
   77afc:	mov	r1, #0
   77b00:	movwcc	r1, #1
   77b04:	ands	r1, r1, r7
   77b08:	movne	r6, r5
   77b0c:	movne	r9, r0
   77b10:	subs	r4, r4, #1
   77b14:	bne	77ac8 <fputs@plt+0x666e0>
   77b18:	mvn	r1, #0
   77b1c:	eor	r0, r9, r1
   77b20:	eor	r1, r6, r1
   77b24:	orrs	r0, r0, r1
   77b28:	beq	77be4 <fputs@plt+0x667fc>
   77b2c:	ldr	r0, [sp, #44]	; 0x2c
   77b30:	ldr	r1, [fp, #-44]	; 0xffffffd4
   77b34:	mov	r5, #0
   77b38:	eor	r0, r9, r0
   77b3c:	eor	r1, r6, r1
   77b40:	orrs	r0, r0, r1
   77b44:	beq	77bd8 <fputs@plt+0x667f0>
   77b48:	ldr	r0, [sp, #36]	; 0x24
   77b4c:	ldr	r1, [sp, #32]
   77b50:	eor	r0, r9, r0
   77b54:	eor	r1, r6, r1
   77b58:	orrs	r0, r0, r1
   77b5c:	beq	77bd8 <fputs@plt+0x667f0>
   77b60:	ldr	r5, [sp, #48]	; 0x30
   77b64:	ldr	r4, [sp, #52]	; 0x34
   77b68:	orr	r0, r9, r5
   77b6c:	orr	r1, r6, r4
   77b70:	mov	r2, r5
   77b74:	mov	r3, r4
   77b78:	stm	sp, {r0, r1}
   77b7c:	mov	r0, #0
   77b80:	str	r0, [sp, #8]
   77b84:	ldr	r0, [fp, #-48]	; 0xffffffd0
   77b88:	str	r0, [sp, #12]
   77b8c:	sub	r0, fp, #32
   77b90:	str	r0, [sp, #16]
   77b94:	ldr	r0, [sp, #56]	; 0x38
   77b98:	bl	788e8 <fputs@plt+0x67500>
   77b9c:	mov	r2, r0
   77ba0:	ldr	r0, [fp, #-52]	; 0xffffffcc
   77ba4:	ldrd	r0, [r0]
   77ba8:	eor	r1, r1, r4
   77bac:	eor	r0, r0, r5
   77bb0:	orrs	r0, r0, r1
   77bb4:	bne	77bd4 <fputs@plt+0x667ec>
   77bb8:	ldr	r0, [fp, #-32]	; 0xffffffe0
   77bbc:	cmp	r0, #0
   77bc0:	ldr	r0, [sp, #28]
   77bc4:	movweq	r0, #1
   77bc8:	str	r0, [sp, #28]
   77bcc:	mov	r0, #1
   77bd0:	str	r0, [sp, #24]
   77bd4:	mov	r5, r2
   77bd8:	cmp	r5, #0
   77bdc:	beq	77a94 <fputs@plt+0x666ac>
   77be0:	b	77be8 <fputs@plt+0x66800>
   77be4:	mov	r5, #0
   77be8:	ldr	r0, [sp, #24]
   77bec:	orrs	r0, r5, r0
   77bf0:	beq	77c0c <fputs@plt+0x66824>
   77bf4:	ldr	r8, [sp, #40]	; 0x28
   77bf8:	ldr	r4, [sp, #52]	; 0x34
   77bfc:	ldr	r6, [sp, #48]	; 0x30
   77c00:	ldr	r1, [fp, #-48]	; 0xffffffd0
   77c04:	ldr	r0, [sp, #28]
   77c08:	b	77c60 <fputs@plt+0x66878>
   77c0c:	mov	r0, #0
   77c10:	ldr	r6, [sp, #48]	; 0x30
   77c14:	ldr	r4, [sp, #52]	; 0x34
   77c18:	ldr	r5, [fp, #-48]	; 0xffffffd0
   77c1c:	str	r0, [sp, #8]
   77c20:	sub	r0, fp, #32
   77c24:	str	r0, [sp, #16]
   77c28:	ldr	r0, [sp, #56]	; 0x38
   77c2c:	mov	r2, r6
   77c30:	mov	r3, r4
   77c34:	str	r6, [sp]
   77c38:	str	r4, [sp, #4]
   77c3c:	str	r5, [sp, #12]
   77c40:	bl	788e8 <fputs@plt+0x67500>
   77c44:	mov	r1, r5
   77c48:	mov	r5, r0
   77c4c:	ldr	r0, [fp, #-32]	; 0xffffffe0
   77c50:	ldr	r8, [sp, #40]	; 0x28
   77c54:	cmp	r0, #0
   77c58:	ldr	r0, [sp, #28]
   77c5c:	movweq	r0, #1
   77c60:	orrs	r0, r0, r5
   77c64:	bne	779a0 <fputs@plt+0x665b8>
   77c68:	mov	r0, #1
   77c6c:	mov	r2, r6
   77c70:	mov	r3, r4
   77c74:	str	r6, [sp]
   77c78:	str	r4, [sp, #4]
   77c7c:	str	r1, [sp, #12]
   77c80:	str	r0, [sp, #8]
   77c84:	sub	r0, fp, #32
   77c88:	str	r0, [sp, #16]
   77c8c:	ldr	r0, [sp, #56]	; 0x38
   77c90:	bl	788e8 <fputs@plt+0x67500>
   77c94:	ldr	r1, [fp, #-48]	; 0xffffffd0
   77c98:	mov	r5, r0
   77c9c:	b	779a0 <fputs@plt+0x665b8>
   77ca0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   77ca4:	add	fp, sp, #28
   77ca8:	sub	sp, sp, #140	; 0x8c
   77cac:	mov	sl, r0
   77cb0:	mvn	r0, #1
   77cb4:	str	r3, [sp, #40]	; 0x28
   77cb8:	str	r2, [sp, #36]	; 0x24
   77cbc:	orr	r0, r0, #1
   77cc0:	strh	r0, [sp, #74]	; 0x4a
   77cc4:	ldr	r3, [sl, #12]
   77cc8:	ldr	r0, [sl, #4]
   77ccc:	ldr	r7, [sl]
   77cd0:	ldrb	r1, [r3, #16]
   77cd4:	str	r0, [sp, #56]	; 0x38
   77cd8:	ldr	r0, [r7, #4]
   77cdc:	add	r1, r1, r1, lsl #3
   77ce0:	add	r8, r0, r1, lsl #3
   77ce4:	mov	r0, r8
   77ce8:	ldr	r1, [r0, #76]!	; 0x4c
   77cec:	str	r0, [sp, #48]	; 0x30
   77cf0:	ldr	r6, [r0, #-52]!	; 0xffffffcc
   77cf4:	cmp	r1, #0
   77cf8:	str	r1, [sp, #68]	; 0x44
   77cfc:	bne	77da0 <fputs@plt+0x669b8>
   77d00:	ldrb	r1, [r6, #42]	; 0x2a
   77d04:	tst	r1, #32
   77d08:	bne	77d98 <fputs@plt+0x669b0>
   77d0c:	vmov.i32	q8, #0	; 0x00000000
   77d10:	add	r5, sp, #80	; 0x50
   77d14:	mov	r1, #52	; 0x34
   77d18:	mov	r2, r5
   77d1c:	str	r5, [sp, #68]	; 0x44
   77d20:	vst1.64	{d16-d17}, [r2], r1
   77d24:	mov	r1, #0
   77d28:	str	r1, [r2]
   77d2c:	add	r2, r5, #32
   77d30:	str	r1, [sp, #128]	; 0x80
   77d34:	vst1.64	{d16-d17}, [r2]
   77d38:	add	r2, r5, #16
   77d3c:	vst1.64	{d16-d17}, [r2]
   77d40:	add	r2, sp, #76	; 0x4c
   77d44:	str	r2, [sp, #88]	; 0x58
   77d48:	add	r2, sp, #74	; 0x4a
   77d4c:	str	r2, [sp, #84]	; 0x54
   77d50:	mov	r2, #5
   77d54:	str	r6, [sp, #92]	; 0x5c
   77d58:	strb	r2, [sp, #134]	; 0x86
   77d5c:	movw	r2, #1
   77d60:	movt	r2, #1
   77d64:	str	r2, [sp, #130]	; 0x82
   77d68:	ldrh	r2, [r6, #40]	; 0x28
   77d6c:	strh	r2, [sp, #128]	; 0x80
   77d70:	ldrh	r2, [r6, #38]	; 0x26
   77d74:	strh	r1, [sp, #78]	; 0x4e
   77d78:	strh	r2, [sp, #76]	; 0x4c
   77d7c:	ldrb	r1, [r8, #45]	; 0x2d
   77d80:	tst	r1, #1
   77d84:	bne	77da0 <fputs@plt+0x669b8>
   77d88:	ldr	r0, [r0]
   77d8c:	ldr	r0, [r0, #8]
   77d90:	str	r0, [sp, #100]	; 0x64
   77d94:	b	77da0 <fputs@plt+0x669b8>
   77d98:	ldr	r0, [r6, #8]
   77d9c:	str	r0, [sp, #68]	; 0x44
   77da0:	ldrsh	r4, [r6, #38]	; 0x26
   77da4:	mov	r5, #0
   77da8:	mov	r9, #0
   77dac:	str	r3, [sp, #44]	; 0x2c
   77db0:	str	r6, [sp, #12]
   77db4:	cmp	r4, #11
   77db8:	blt	77dcc <fputs@plt+0x669e4>
   77dbc:	asr	r1, r4, #31
   77dc0:	mov	r0, r4
   77dc4:	bl	473c4 <fputs@plt+0x35fdc>
   77dc8:	sub	r9, r0, #33	; 0x21
   77dcc:	ldr	r0, [sp, #48]	; 0x30
   77dd0:	str	sl, [sp, #28]
   77dd4:	sub	r0, r0, #68	; 0x44
   77dd8:	str	r0, [sp, #32]
   77ddc:	ldr	r0, [sl, #16]
   77de0:	cmp	r0, #0
   77de4:	bne	77e3c <fputs@plt+0x66a54>
   77de8:	ldrb	r0, [r7, #36]	; 0x24
   77dec:	tst	r0, #128	; 0x80
   77df0:	bne	77e3c <fputs@plt+0x66a54>
   77df4:	ldr	r0, [r7]
   77df8:	ldr	r0, [r0]
   77dfc:	ldrb	r0, [r0, #26]
   77e00:	tst	r0, #16
   77e04:	beq	77e3c <fputs@plt+0x66a54>
   77e08:	ldr	r0, [sp, #48]	; 0x30
   77e0c:	ldr	r0, [r0]
   77e10:	cmp	r0, #0
   77e14:	bne	77e3c <fputs@plt+0x66a54>
   77e18:	ldrb	r0, [r8, #45]	; 0x2d
   77e1c:	tst	r0, #1
   77e20:	bne	77e3c <fputs@plt+0x66a54>
   77e24:	ldr	r1, [sp, #12]
   77e28:	and	r0, r0, #40	; 0x28
   77e2c:	ldrb	r1, [r1, #42]	; 0x2a
   77e30:	and	r1, r1, #32
   77e34:	orrs	r0, r0, r1
   77e38:	beq	78288 <fputs@plt+0x66ea0>
   77e3c:	cmp	r5, #0
   77e40:	bne	7827c <fputs@plt+0x66e94>
   77e44:	str	r7, [sp, #4]
   77e48:	ldr	r7, [sp, #68]	; 0x44
   77e4c:	ldr	r4, [sp, #44]	; 0x2c
   77e50:	cmp	r7, #0
   77e54:	beq	7827c <fputs@plt+0x66e94>
   77e58:	add	r0, r8, #64	; 0x40
   77e5c:	mov	r6, #1
   77e60:	str	r0, [sp, #8]
   77e64:	add	r0, r8, #52	; 0x34
   77e68:	str	r0, [sp, #20]
   77e6c:	ldr	r2, [r7, #36]	; 0x24
   77e70:	cmp	r2, #0
   77e74:	beq	77e90 <fputs@plt+0x66aa8>
   77e78:	ldr	r0, [sp, #20]
   77e7c:	ldr	r1, [sp, #56]	; 0x38
   77e80:	ldr	r0, [r0]
   77e84:	bl	79400 <fputs@plt+0x68018>
   77e88:	cmp	r0, #0
   77e8c:	beq	78044 <fputs@plt+0x66c5c>
   77e90:	ldr	r0, [r7, #8]
   77e94:	ldr	r1, [sp, #40]	; 0x28
   77e98:	ldr	r2, [sp, #36]	; 0x24
   77e9c:	mov	lr, #0
   77ea0:	ldrh	r0, [r0]
   77ea4:	strh	lr, [r4, #24]
   77ea8:	str	lr, [r4, #40]	; 0x28
   77eac:	strh	lr, [r4, #18]
   77eb0:	strb	lr, [r4, #17]
   77eb4:	str	r7, [r4, #28]
   77eb8:	str	r2, [r4]
   77ebc:	str	r1, [r4, #4]
   77ec0:	str	r6, [sp, #64]	; 0x40
   77ec4:	strh	r0, [r4, #22]
   77ec8:	str	r0, [sp, #60]	; 0x3c
   77ecc:	ldrb	r2, [r7, #55]	; 0x37
   77ed0:	tst	r2, #4
   77ed4:	str	r2, [sp, #52]	; 0x34
   77ed8:	bne	78054 <fputs@plt+0x66c6c>
   77edc:	ldr	r1, [sl]
   77ee0:	ldr	r1, [r1, #8]
   77ee4:	cmp	r1, #0
   77ee8:	beq	78054 <fputs@plt+0x66c6c>
   77eec:	ldr	r0, [r1]
   77ef0:	cmp	r0, #1
   77ef4:	str	r0, [sp, #16]
   77ef8:	blt	78054 <fputs@plt+0x66c6c>
   77efc:	ldr	r0, [sp, #20]
   77f00:	mov	r9, #0
   77f04:	ldr	r0, [r0]
   77f08:	str	r0, [sp, #68]	; 0x44
   77f0c:	ldr	r0, [r1, #4]
   77f10:	str	r0, [sp, #24]
   77f14:	ldr	r1, [sp, #24]
   77f18:	add	r0, r9, r9, lsl #2
   77f1c:	mov	r4, #0
   77f20:	ldr	r0, [r1, r0, lsl #2]
   77f24:	cmp	r0, #0
   77f28:	beq	77f68 <fputs@plt+0x66b80>
   77f2c:	ldr	r1, [r0, #4]
   77f30:	tst	r1, #4096	; 0x1000
   77f34:	beq	77f64 <fputs@plt+0x66b7c>
   77f38:	tst	r1, #262144	; 0x40000
   77f3c:	bne	77f48 <fputs@plt+0x66b60>
   77f40:	add	r0, r0, #12
   77f44:	b	77f50 <fputs@plt+0x66b68>
   77f48:	ldr	r0, [r0, #20]
   77f4c:	ldr	r0, [r0, #4]
   77f50:	ldr	r0, [r0]
   77f54:	cmp	r0, #0
   77f58:	bne	77f2c <fputs@plt+0x66b44>
   77f5c:	mov	r4, #0
   77f60:	b	77f68 <fputs@plt+0x66b80>
   77f64:	mov	r4, r0
   77f68:	ldrb	r0, [r4]
   77f6c:	cmp	r0, #152	; 0x98
   77f70:	bne	77fc4 <fputs@plt+0x66bdc>
   77f74:	ldr	r0, [r4, #28]
   77f78:	ldr	r1, [sp, #68]	; 0x44
   77f7c:	cmp	r0, r1
   77f80:	bne	77fc4 <fputs@plt+0x66bdc>
   77f84:	ldrsh	r1, [r4, #32]
   77f88:	mov	lr, #1
   77f8c:	cmp	r1, #0
   77f90:	bmi	78054 <fputs@plt+0x66c6c>
   77f94:	ldrh	r2, [r7, #50]	; 0x32
   77f98:	cmp	r2, #0
   77f9c:	beq	78028 <fputs@plt+0x66c40>
   77fa0:	ldr	r3, [r7, #4]
   77fa4:	ldrh	r6, [r3]
   77fa8:	uxth	r5, r1
   77fac:	cmp	r5, r6
   77fb0:	beq	78050 <fputs@plt+0x66c68>
   77fb4:	add	r3, r3, #2
   77fb8:	subs	r2, r2, #1
   77fbc:	bne	77fa4 <fputs@plt+0x66bbc>
   77fc0:	b	78028 <fputs@plt+0x66c40>
   77fc4:	ldr	sl, [r7, #40]	; 0x28
   77fc8:	cmp	sl, #0
   77fcc:	beq	78028 <fputs@plt+0x66c40>
   77fd0:	ldrh	r0, [r7, #50]	; 0x32
   77fd4:	cmp	r0, #0
   77fd8:	beq	78028 <fputs@plt+0x66c40>
   77fdc:	ldr	r8, [r7, #4]
   77fe0:	add	r0, r0, r0, lsl #2
   77fe4:	mov	r5, #0
   77fe8:	lsl	r6, r0, #2
   77fec:	ldrh	r0, [r8]
   77ff0:	movw	r1, #65534	; 0xfffe
   77ff4:	cmp	r0, r1
   77ff8:	bne	78018 <fputs@plt+0x66c30>
   77ffc:	ldr	r0, [sl, #4]
   78000:	ldr	r2, [sp, #68]	; 0x44
   78004:	ldr	r1, [r0, r5]
   78008:	mov	r0, r4
   7800c:	bl	645e0 <fputs@plt+0x531f8>
   78010:	cmp	r0, #0
   78014:	beq	7804c <fputs@plt+0x66c64>
   78018:	add	r5, r5, #20
   7801c:	add	r8, r8, #2
   78020:	cmp	r6, r5
   78024:	bne	77fec <fputs@plt+0x66c04>
   78028:	ldr	r0, [sp, #16]
   7802c:	ldr	sl, [sp, #28]
   78030:	add	r9, r9, #1
   78034:	mov	lr, #0
   78038:	cmp	r9, r0
   7803c:	bne	77f14 <fputs@plt+0x66b2c>
   78040:	b	78054 <fputs@plt+0x66c6c>
   78044:	mov	r5, #0
   78048:	b	7825c <fputs@plt+0x66e74>
   7804c:	mov	lr, #1
   78050:	ldr	sl, [sp, #28]
   78054:	ldr	r1, [r7, #44]	; 0x2c
   78058:	cmp	r1, #0
   7805c:	ble	780e0 <fputs@plt+0x66cf8>
   78060:	ldr	r0, [sp, #52]	; 0x34
   78064:	mov	ip, r7
   78068:	tst	r0, #32
   7806c:	bne	7810c <fputs@plt+0x66d24>
   78070:	ldr	r1, [sp, #8]
   78074:	ldrh	r5, [r7, #52]	; 0x34
   78078:	ldrd	r8, [r1]
   7807c:	cmp	r5, #0
   78080:	beq	7811c <fputs@plt+0x66d34>
   78084:	ldr	r1, [r7, #4]
   78088:	mov	r3, #0
   7808c:	add	r1, r1, r5, lsl #1
   78090:	sub	r4, r1, #2
   78094:	mov	r1, #0
   78098:	ldrsh	r6, [r4]
   7809c:	sub	r5, r5, #1
   780a0:	cmp	r6, #62	; 0x3e
   780a4:	bhi	780d0 <fputs@plt+0x66ce8>
   780a8:	mov	r0, #1
   780ac:	subs	r7, r6, #32
   780b0:	lsl	r2, r0, r6
   780b4:	movwpl	r2, #0
   780b8:	orr	r1, r2, r1
   780bc:	rsb	r2, r6, #32
   780c0:	lsr	r2, r0, r2
   780c4:	lslpl	r2, r0, r7
   780c8:	mov	r7, ip
   780cc:	orr	r3, r2, r3
   780d0:	sub	r4, r4, #2
   780d4:	cmp	r5, #0
   780d8:	bgt	78098 <fputs@plt+0x66cb0>
   780dc:	b	78124 <fputs@plt+0x66d3c>
   780e0:	ldr	r8, [sp, #60]	; 0x3c
   780e4:	ldr	r6, [sp, #64]	; 0x40
   780e8:	ldr	r4, [sp, #44]	; 0x2c
   780ec:	cmp	lr, #0
   780f0:	mov	r0, #256	; 0x100
   780f4:	add	r1, r8, #16
   780f8:	movne	lr, r6
   780fc:	str	r0, [r4, #36]	; 0x24
   78100:	strh	r1, [r4, #20]
   78104:	strb	lr, [r4, #17]
   78108:	b	7820c <fputs@plt+0x66e24>
   7810c:	mov	r1, #0
   78110:	mov	r3, #576	; 0x240
   78114:	mov	r2, #0
   78118:	b	78138 <fputs@plt+0x66d50>
   7811c:	mov	r1, #0
   78120:	mov	r3, #0
   78124:	bic	r1, r8, r1
   78128:	bic	r2, r9, r3
   7812c:	orrs	r3, r1, r2
   78130:	mov	r3, #512	; 0x200
   78134:	movweq	r3, #576	; 0x240
   78138:	ldr	r4, [sp, #44]	; 0x2c
   7813c:	ldr	r6, [sp, #64]	; 0x40
   78140:	ldr	r8, [sp, #60]	; 0x3c
   78144:	cmp	lr, #0
   78148:	str	r3, [r4, #36]	; 0x24
   7814c:	bne	781c8 <fputs@plt+0x66de0>
   78150:	ldr	r3, [sp, #12]
   78154:	ldrb	r3, [r3, #42]	; 0x2a
   78158:	tst	r3, #32
   7815c:	bne	781c8 <fputs@plt+0x66de0>
   78160:	orrs	r3, r1, r2
   78164:	bne	78234 <fputs@plt+0x66e4c>
   78168:	ldrb	r3, [r7, #55]	; 0x37
   7816c:	tst	r3, #4
   78170:	bne	78234 <fputs@plt+0x66e4c>
   78174:	ldr	r3, [sp, #12]
   78178:	ldrsh	r7, [ip, #48]	; 0x30
   7817c:	ldrsh	r3, [r3, #40]	; 0x28
   78180:	cmp	r7, r3
   78184:	mov	r7, ip
   78188:	bge	78234 <fputs@plt+0x66e4c>
   7818c:	ldr	r3, [sp, #4]
   78190:	ldrb	r3, [r3, #36]	; 0x24
   78194:	tst	r3, #4
   78198:	bne	78234 <fputs@plt+0x66e4c>
   7819c:	movw	r0, #16696	; 0x4138
   781a0:	movt	r0, #10
   781a4:	ldr	r3, [r0, #16]
   781a8:	cmp	r3, #0
   781ac:	beq	78234 <fputs@plt+0x66e4c>
   781b0:	ldr	r3, [sp, #4]
   781b4:	ldr	r3, [r3]
   781b8:	ldr	r3, [r3]
   781bc:	ldrb	r3, [r3, #64]	; 0x40
   781c0:	tst	r3, #64	; 0x40
   781c4:	bne	78234 <fputs@plt+0x66e4c>
   781c8:	cmp	lr, #0
   781cc:	movne	lr, r6
   781d0:	orrs	r0, r1, r2
   781d4:	ldr	r0, [sp, #12]
   781d8:	strb	lr, [r4, #17]
   781dc:	ldrsh	r1, [r7, #48]	; 0x30
   781e0:	ldrsh	r0, [r0, #40]	; 0x28
   781e4:	rsb	r1, r1, r1, lsl #4
   781e8:	sdiv	r0, r1, r0
   781ec:	add	r0, r8, r0
   781f0:	add	r0, r0, #1
   781f4:	beq	78208 <fputs@plt+0x66e20>
   781f8:	add	r1, r8, #16
   781fc:	sxth	r0, r0
   78200:	sxth	r1, r1
   78204:	bl	739ec <fputs@plt+0x62604>
   78208:	strh	r0, [r4, #20]
   7820c:	ldr	r0, [sp, #56]	; 0x38
   78210:	sxth	r2, r8
   78214:	mov	r1, r4
   78218:	bl	794a4 <fputs@plt+0x680bc>
   7821c:	mov	r0, sl
   78220:	mov	r1, r4
   78224:	bl	78d90 <fputs@plt+0x679a8>
   78228:	cmp	r0, #0
   7822c:	strh	r8, [r4, #22]
   78230:	bne	78278 <fputs@plt+0x66e90>
   78234:	ldr	r1, [sp, #32]
   78238:	mov	r0, sl
   7823c:	mov	r2, r7
   78240:	mov	r3, #0
   78244:	bl	79638 <fputs@plt+0x68250>
   78248:	mov	r5, r0
   7824c:	ldr	r0, [sp, #48]	; 0x30
   78250:	ldr	r0, [r0]
   78254:	cmp	r0, #0
   78258:	bne	7827c <fputs@plt+0x66e94>
   7825c:	cmp	r5, #0
   78260:	bne	7827c <fputs@plt+0x66e94>
   78264:	ldr	r7, [r7, #20]
   78268:	add	r6, r6, #1
   7826c:	cmp	r7, #0
   78270:	bne	77e6c <fputs@plt+0x66a84>
   78274:	b	7827c <fputs@plt+0x66e94>
   78278:	mov	r5, r0
   7827c:	mov	r0, r5
   78280:	sub	sp, fp, #28
   78284:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   78288:	ldr	r0, [sp, #56]	; 0x38
   7828c:	ldr	r0, [r0, #12]
   78290:	cmp	r0, #1
   78294:	blt	77e3c <fputs@plt+0x66a54>
   78298:	ldr	r1, [sp, #56]	; 0x38
   7829c:	add	r0, r0, r0, lsl #1
   782a0:	ldr	r6, [r1, #20]
   782a4:	add	r0, r6, r0, lsl #4
   782a8:	str	r0, [sp, #60]	; 0x3c
   782ac:	add	r0, r9, r4
   782b0:	add	r1, r0, #28
   782b4:	add	r0, r0, #4
   782b8:	str	r0, [sp, #24]
   782bc:	ldr	r0, [sp, #44]	; 0x2c
   782c0:	str	r1, [sp, #20]
   782c4:	add	r0, r0, #8
   782c8:	str	r0, [sp, #64]	; 0x40
   782cc:	ldr	r1, [sp, #64]	; 0x40
   782d0:	mov	sl, r6
   782d4:	mov	r5, #0
   782d8:	ldr	r0, [sl, #32]!
   782dc:	ldrd	r2, [r1]
   782e0:	ldr	r1, [sl, #4]
   782e4:	and	r0, r2, r0
   782e8:	and	r1, r3, r1
   782ec:	orrs	r0, r0, r1
   782f0:	bne	783bc <fputs@plt+0x66fd4>
   782f4:	ldr	r1, [sp, #32]
   782f8:	mov	r0, r6
   782fc:	mov	r2, #0
   78300:	mov	r3, #0
   78304:	mov	r5, #0
   78308:	mov	r4, r7
   7830c:	str	r6, [sp, #52]	; 0x34
   78310:	bl	79364 <fputs@plt+0x67f7c>
   78314:	ldr	r6, [sp, #52]	; 0x34
   78318:	cmp	r0, #0
   7831c:	beq	783bc <fputs@plt+0x66fd4>
   78320:	ldr	r5, [sp, #44]	; 0x2c
   78324:	mov	r0, #1
   78328:	strh	r0, [r5, #24]
   7832c:	str	r0, [r5, #40]	; 0x28
   78330:	mov	r0, #0
   78334:	str	r0, [r5, #28]
   78338:	ldr	r0, [r5, #48]	; 0x30
   7833c:	str	r6, [r0]
   78340:	ldr	r0, [sp, #24]
   78344:	strh	r0, [r5, #18]
   78348:	ldr	r0, [sp, #12]
   7834c:	ldr	r0, [r0, #12]
   78350:	cmp	r0, #0
   78354:	bne	7836c <fputs@plt+0x66f84>
   78358:	ldr	r0, [sp, #12]
   7835c:	ldrb	r0, [r0, #42]	; 0x2a
   78360:	tst	r0, #2
   78364:	ldreq	r0, [sp, #20]
   78368:	strheq	r0, [r5, #18]
   7836c:	mov	r0, #43	; 0x2b
   78370:	mov	r1, #43	; 0x2b
   78374:	strh	r0, [r5, #22]
   78378:	sxth	r0, r9
   7837c:	bl	739ec <fputs@plt+0x62604>
   78380:	mov	r1, #16384	; 0x4000
   78384:	ldr	r2, [sp, #40]	; 0x28
   78388:	str	r1, [r5, #36]	; 0x24
   7838c:	strh	r0, [r5, #20]
   78390:	ldrd	r0, [sl]
   78394:	orr	r1, r1, r2
   78398:	ldr	r2, [sp, #36]	; 0x24
   7839c:	orr	r0, r0, r2
   783a0:	strd	r0, [r5]
   783a4:	mov	r1, r5
   783a8:	ldr	r0, [sp, #28]
   783ac:	bl	78d90 <fputs@plt+0x679a8>
   783b0:	ldr	r6, [sp, #52]	; 0x34
   783b4:	mov	r5, r0
   783b8:	mov	r7, r4
   783bc:	cmp	r5, #0
   783c0:	bne	783dc <fputs@plt+0x66ff4>
   783c4:	ldr	r0, [sp, #60]	; 0x3c
   783c8:	ldr	sl, [sp, #28]
   783cc:	add	r6, r6, #48	; 0x30
   783d0:	cmp	r6, r0
   783d4:	bcc	782cc <fputs@plt+0x66ee4>
   783d8:	b	77e3c <fputs@plt+0x66a54>
   783dc:	ldr	sl, [sp, #28]
   783e0:	b	77e3c <fputs@plt+0x66a54>
   783e4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   783e8:	add	fp, sp, #28
   783ec:	sub	sp, sp, #708	; 0x2c4
   783f0:	mov	r7, r0
   783f4:	mov	r9, r2
   783f8:	vmov.i32	q8, #0	; 0x00000000
   783fc:	add	r4, sp, #216	; 0xd8
   78400:	ldr	r0, [r0]
   78404:	mov	r8, r3
   78408:	ldr	r2, [r7, #4]
   7840c:	ldr	r6, [r7, #12]
   78410:	mov	r3, r4
   78414:	ldr	r1, [r2, #12]
   78418:	str	r2, [sp, #36]	; 0x24
   7841c:	ldr	r5, [r2, #20]
   78420:	add	r2, r4, #32
   78424:	vst1.64	{d16-d17}, [r2]
   78428:	add	r2, r4, #16
   7842c:	str	r2, [sp, #16]
   78430:	vst1.64	{d16-d17}, [r2]
   78434:	mov	r2, #52	; 0x34
   78438:	vst1.64	{d16-d17}, [r3], r2
   7843c:	mov	r2, #0
   78440:	cmp	r1, #1
   78444:	str	r2, [r3]
   78448:	str	r2, [sp, #264]	; 0x108
   7844c:	blt	78808 <fputs@plt+0x67420>
   78450:	add	r1, r1, r1, lsl #1
   78454:	ldr	r0, [r0, #4]
   78458:	str	r8, [sp, #52]	; 0x34
   7845c:	str	r9, [sp, #48]	; 0x30
   78460:	str	r7, [sp, #24]
   78464:	str	r6, [sp, #44]	; 0x2c
   78468:	add	r1, r5, r1, lsl #4
   7846c:	str	r1, [sp, #28]
   78470:	ldrb	r1, [r6, #16]
   78474:	add	r1, r1, r1, lsl #3
   78478:	add	r0, r0, r1, lsl #3
   7847c:	ldr	r1, [r0, #52]	; 0x34
   78480:	add	r0, r0, #24
   78484:	str	r0, [sp, #68]	; 0x44
   78488:	add	r0, sp, #160	; 0xa0
   7848c:	str	r1, [sp, #56]	; 0x38
   78490:	add	r1, r0, #16
   78494:	add	r0, r0, #8
   78498:	str	r0, [sp, #32]
   7849c:	add	r0, r4, #8
   784a0:	str	r1, [sp, #84]	; 0x54
   784a4:	add	r1, sp, #104	; 0x68
   784a8:	str	r0, [sp, #64]	; 0x40
   784ac:	add	r0, r6, #24
   784b0:	add	r1, r1, #8
   784b4:	str	r0, [sp, #12]
   784b8:	add	r0, r6, #8
   784bc:	str	r1, [sp, #40]	; 0x28
   784c0:	str	r0, [sp, #20]
   784c4:	ldrb	r0, [r5, #19]
   784c8:	str	r5, [sp, #60]	; 0x3c
   784cc:	tst	r0, #2
   784d0:	beq	787f0 <fputs@plt+0x67408>
   784d4:	ldr	r1, [sp, #60]	; 0x3c
   784d8:	ldr	r0, [sp, #20]
   784dc:	ldr	r1, [r1, #12]
   784e0:	ldm	r0, {r0, r3}
   784e4:	ldr	r7, [r1, #412]	; 0x19c
   784e8:	ldr	r2, [r1, #408]	; 0x198
   784ec:	and	r3, r3, r7
   784f0:	ldr	r7, [sp, #24]
   784f4:	and	r0, r0, r2
   784f8:	orrs	r0, r0, r3
   784fc:	beq	787f0 <fputs@plt+0x67408>
   78500:	vld1.32	{d16-d17}, [r7]
   78504:	ldr	r0, [r1, #12]
   78508:	ldr	r5, [r1, #20]
   7850c:	add	r1, sp, #272	; 0x110
   78510:	add	r2, sp, #160	; 0xa0
   78514:	mov	r4, #0
   78518:	cmp	r0, #1
   7851c:	vst1.64	{d16-d17}, [r1]!
   78520:	str	r2, [r1]
   78524:	mov	r2, #0
   78528:	str	r2, [sp, #280]	; 0x118
   7852c:	blt	7875c <fputs@plt+0x67374>
   78530:	add	r0, r0, r0, lsl #1
   78534:	mov	r2, #0
   78538:	mov	r7, #1
   7853c:	add	r0, r5, r0, lsl #4
   78540:	str	r0, [sp, #80]	; 0x50
   78544:	ldrb	r0, [r5, #19]
   78548:	tst	r0, #4
   7854c:	bne	7858c <fputs@plt+0x671a4>
   78550:	ldr	r0, [r5, #8]
   78554:	ldr	r1, [sp, #56]	; 0x38
   78558:	cmp	r0, r1
   7855c:	bne	78744 <fputs@plt+0x6735c>
   78560:	ldr	r1, [sp, #36]	; 0x24
   78564:	mov	r2, #1
   78568:	ldr	r0, [r1]
   7856c:	str	r5, [sp, #316]	; 0x13c
   78570:	str	r2, [sp, #308]	; 0x134
   78574:	mov	r2, #72	; 0x48
   78578:	strb	r2, [sp, #304]	; 0x130
   7857c:	str	r1, [sp, #300]	; 0x12c
   78580:	str	r0, [sp, #296]	; 0x128
   78584:	add	r0, sp, #296	; 0x128
   78588:	b	78590 <fputs@plt+0x671a8>
   7858c:	ldr	r0, [r5, #12]
   78590:	str	r0, [sp, #276]	; 0x114
   78594:	ldr	r0, [sp, #68]	; 0x44
   78598:	strh	r4, [sp, #160]	; 0xa0
   7859c:	ldr	r0, [r0]
   785a0:	ldrb	r0, [r0, #42]	; 0x2a
   785a4:	tst	r0, #16
   785a8:	bne	785c0 <fputs@plt+0x671d8>
   785ac:	add	r0, sp, #272	; 0x110
   785b0:	mov	r2, r9
   785b4:	mov	r3, r8
   785b8:	bl	77ca0 <fputs@plt+0x668b8>
   785bc:	b	785e0 <fputs@plt+0x671f8>
   785c0:	ldr	r0, [fp, #8]
   785c4:	mov	r2, r9
   785c8:	mov	r3, r8
   785cc:	str	r0, [sp]
   785d0:	ldr	r0, [fp, #12]
   785d4:	str	r0, [sp, #4]
   785d8:	add	r0, sp, #272	; 0x110
   785dc:	bl	77650 <fputs@plt+0x66268>
   785e0:	mov	r2, r0
   785e4:	cmp	r0, #0
   785e8:	bne	78610 <fputs@plt+0x67228>
   785ec:	ldr	r0, [fp, #8]
   785f0:	mov	r2, r9
   785f4:	mov	r3, r8
   785f8:	str	r0, [sp]
   785fc:	ldr	r0, [fp, #12]
   78600:	str	r0, [sp, #4]
   78604:	add	r0, sp, #272	; 0x110
   78608:	bl	783e4 <fputs@plt+0x66ffc>
   7860c:	mov	r2, r0
   78610:	ldrh	sl, [sp, #160]	; 0xa0
   78614:	cmp	sl, #0
   78618:	beq	78758 <fputs@plt+0x67370>
   7861c:	cmp	r7, #0
   78620:	bne	78724 <fputs@plt+0x6733c>
   78624:	str	r5, [sp, #76]	; 0x4c
   78628:	ldrh	r5, [sp, #216]	; 0xd8
   7862c:	ldr	r0, [sp, #40]	; 0x28
   78630:	ldr	r1, [sp, #64]	; 0x40
   78634:	str	r2, [sp, #72]	; 0x48
   78638:	lsl	r2, r5, #4
   7863c:	strh	r5, [sp, #104]	; 0x68
   78640:	bl	11244 <memcpy@plt>
   78644:	cmp	r5, #0
   78648:	strh	r4, [sp, #216]	; 0xd8
   7864c:	str	r5, [sp, #88]	; 0x58
   78650:	beq	78704 <fputs@plt+0x6731c>
   78654:	mov	r0, #0
   78658:	str	r0, [sp, #92]	; 0x5c
   7865c:	movw	r0, #65535	; 0xffff
   78660:	tst	sl, r0
   78664:	mov	sl, #0
   78668:	beq	786ec <fputs@plt+0x67304>
   7866c:	ldr	r1, [sp, #92]	; 0x5c
   78670:	add	r0, sp, #104	; 0x68
   78674:	ldr	r7, [sp, #84]	; 0x54
   78678:	mov	r9, #0
   7867c:	add	r0, r0, r1, lsl #4
   78680:	ldr	r1, [r0, #8]
   78684:	ldr	r2, [r0, #12]
   78688:	ldrh	r6, [r0, #18]
   7868c:	ldrh	r8, [r0, #16]
   78690:	str	r2, [sp, #96]	; 0x60
   78694:	str	r1, [sp, #100]	; 0x64
   78698:	ldrsh	r1, [r7]
   7869c:	ldrd	r4, [r7, #-8]
   786a0:	sxth	r0, r8
   786a4:	bl	739ec <fputs@plt+0x62604>
   786a8:	ldrsh	r1, [r7, #2]
   786ac:	mov	sl, r0
   786b0:	sxth	r0, r6
   786b4:	bl	739ec <fputs@plt+0x62604>
   786b8:	str	r0, [sp, #4]
   786bc:	ldr	r0, [sp, #100]	; 0x64
   786c0:	str	sl, [sp]
   786c4:	orr	r2, r4, r0
   786c8:	ldr	r0, [sp, #96]	; 0x60
   786cc:	orr	r3, r5, r0
   786d0:	add	r0, sp, #216	; 0xd8
   786d4:	bl	79000 <fputs@plt+0x67c18>
   786d8:	ldrh	sl, [sp, #160]	; 0xa0
   786dc:	add	r9, r9, #1
   786e0:	add	r7, r7, #16
   786e4:	cmp	r9, sl
   786e8:	bcc	78698 <fputs@plt+0x672b0>
   786ec:	ldr	r1, [sp, #92]	; 0x5c
   786f0:	ldr	r0, [sp, #88]	; 0x58
   786f4:	add	r1, r1, #1
   786f8:	cmp	r1, r0
   786fc:	str	r1, [sp, #92]	; 0x5c
   78700:	bne	7865c <fputs@plt+0x67274>
   78704:	ldr	r8, [sp, #52]	; 0x34
   78708:	ldr	r9, [sp, #48]	; 0x30
   7870c:	ldr	r6, [sp, #44]	; 0x2c
   78710:	ldr	r5, [sp, #76]	; 0x4c
   78714:	ldr	r2, [sp, #72]	; 0x48
   78718:	mov	r7, #0
   7871c:	mov	r4, #0
   78720:	b	78744 <fputs@plt+0x6735c>
   78724:	ldr	r0, [sp, #64]	; 0x40
   78728:	ldr	r1, [sp, #32]
   7872c:	mov	r7, r2
   78730:	lsl	r2, sl, #4
   78734:	strh	sl, [sp, #216]	; 0xd8
   78738:	bl	11244 <memcpy@plt>
   7873c:	mov	r2, r7
   78740:	mov	r7, #0
   78744:	ldr	r0, [sp, #80]	; 0x50
   78748:	add	r5, r5, #48	; 0x30
   7874c:	cmp	r5, r0
   78750:	bcc	78544 <fputs@plt+0x6715c>
   78754:	b	7875c <fputs@plt+0x67374>
   78758:	strh	r4, [sp, #216]	; 0xd8
   7875c:	mov	r0, #1
   78760:	ldr	r1, [sp, #60]	; 0x3c
   78764:	ldr	r7, [sp, #24]
   78768:	cmp	r2, #0
   7876c:	strh	r0, [r6, #40]	; 0x28
   78770:	ldr	r0, [r6, #48]	; 0x30
   78774:	str	r1, [r0]
   78778:	mov	r0, #8192	; 0x2000
   7877c:	strh	r4, [r6, #18]
   78780:	str	r0, [r6, #36]	; 0x24
   78784:	ldr	r0, [sp, #12]
   78788:	strb	r4, [r6, #17]
   7878c:	str	r4, [r0]
   78790:	str	r4, [r0, #4]
   78794:	str	r4, [r0, #8]
   78798:	bne	78808 <fputs@plt+0x67420>
   7879c:	ldrh	r0, [sp, #216]	; 0xd8
   787a0:	add	r4, r0, #1
   787a4:	ldr	r0, [sp, #16]
   787a8:	subs	r4, r4, #1
   787ac:	beq	787f0 <fputs@plt+0x67408>
   787b0:	ldrh	r1, [r0]
   787b4:	add	r5, r0, #16
   787b8:	add	r1, r1, #1
   787bc:	strh	r1, [r6, #20]
   787c0:	ldrh	r1, [r0, #2]
   787c4:	strh	r1, [r6, #22]
   787c8:	ldrd	r0, [r0, #-8]
   787cc:	strd	r0, [r6]
   787d0:	mov	r0, r7
   787d4:	mov	r1, r6
   787d8:	bl	78d90 <fputs@plt+0x679a8>
   787dc:	mov	r2, r0
   787e0:	cmp	r0, #0
   787e4:	mov	r0, r5
   787e8:	beq	787a8 <fputs@plt+0x673c0>
   787ec:	b	78808 <fputs@plt+0x67420>
   787f0:	ldr	r5, [sp, #60]	; 0x3c
   787f4:	ldr	r0, [sp, #28]
   787f8:	add	r5, r5, #48	; 0x30
   787fc:	cmp	r5, r0
   78800:	bcc	784c4 <fputs@plt+0x670dc>
   78804:	mov	r2, #0
   78808:	mov	r0, r2
   7880c:	sub	sp, fp, #28
   78810:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   78814:	push	{r4, r5, r6, sl, fp, lr}
   78818:	add	fp, sp, #16
   7881c:	mov	r4, r1
   78820:	add	r6, r1, #56	; 0x38
   78824:	ldr	r1, [r1, #48]	; 0x30
   78828:	mov	r5, r0
   7882c:	cmp	r1, r6
   78830:	movne	r0, r5
   78834:	blne	13dc4 <fputs@plt+0x29dc>
   78838:	mov	r0, r5
   7883c:	mov	r1, r4
   78840:	bl	792e4 <fputs@plt+0x67efc>
   78844:	mov	r0, #3
   78848:	strh	r0, [r4, #44]	; 0x2c
   7884c:	mov	r0, #0
   78850:	strh	r0, [r4, #40]	; 0x28
   78854:	str	r6, [r4, #48]	; 0x30
   78858:	str	r0, [r4, #36]	; 0x24
   7885c:	pop	{r4, r5, r6, sl, fp, pc}
   78860:	push	{r4, r5, r6, r7, fp, lr}
   78864:	add	fp, sp, #16
   78868:	mov	r4, r1
   7886c:	ldrh	r1, [r1, #44]	; 0x2c
   78870:	mov	r5, r0
   78874:	mov	r0, #0
   78878:	cmp	r1, r2
   7887c:	bge	788d8 <fputs@plt+0x674f0>
   78880:	add	r0, r2, #7
   78884:	mov	r3, #0
   78888:	bic	r7, r0, #7
   7888c:	mov	r0, r5
   78890:	lsl	r2, r7, #2
   78894:	bl	238e0 <fputs@plt+0x124f8>
   78898:	cmp	r0, #0
   7889c:	beq	788dc <fputs@plt+0x674f4>
   788a0:	mov	r6, r0
   788a4:	ldrh	r0, [r4, #44]	; 0x2c
   788a8:	ldr	r1, [r4, #48]	; 0x30
   788ac:	lsl	r2, r0, #2
   788b0:	mov	r0, r6
   788b4:	bl	11244 <memcpy@plt>
   788b8:	ldr	r1, [r4, #48]	; 0x30
   788bc:	add	r0, r4, #56	; 0x38
   788c0:	cmp	r1, r0
   788c4:	movne	r0, r5
   788c8:	blne	13dc4 <fputs@plt+0x29dc>
   788cc:	mov	r0, #0
   788d0:	strh	r7, [r4, #44]	; 0x2c
   788d4:	str	r6, [r4, #48]	; 0x30
   788d8:	pop	{r4, r5, r6, r7, fp, pc}
   788dc:	mov	r0, #7
   788e0:	pop	{r4, r5, r6, r7, fp, pc}
   788e4:	nop	{0}
   788e8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   788ec:	add	fp, sp, #28
   788f0:	sub	sp, sp, #36	; 0x24
   788f4:	ldr	r6, [fp, #20]
   788f8:	mov	r1, r3
   788fc:	ldr	r7, [r0]
   78900:	str	r0, [sp]
   78904:	mov	r9, #0
   78908:	ldr	r3, [r6, #16]
   7890c:	ldr	sl, [r6]
   78910:	str	r3, [sp, #28]
   78914:	ldr	r3, [r0, #4]
   78918:	cmp	sl, #1
   7891c:	str	r3, [sp, #24]
   78920:	ldr	r3, [r0, #12]
   78924:	ldrb	r0, [r3, #16]
   78928:	str	r0, [sp, #8]
   7892c:	ldm	r7, {r0, r7}
   78930:	str	r7, [sp, #12]
   78934:	str	r3, [sp, #32]
   78938:	str	r0, [sp, #16]
   7893c:	ldr	r0, [fp, #24]
   78940:	str	r9, [r0]
   78944:	add	r0, r6, #48	; 0x30
   78948:	str	r2, [r3]
   7894c:	str	r1, [r3, #4]
   78950:	str	r0, [sp, #20]
   78954:	add	r0, r6, #64	; 0x40
   78958:	str	r0, [sp, #4]
   7895c:	blt	789cc <fputs@plt+0x675e4>
   78960:	ldr	r0, [sp, #24]
   78964:	ldr	r2, [fp, #12]
   78968:	ldr	r8, [fp, #8]
   7896c:	ldr	lr, [fp, #16]
   78970:	ldr	r3, [r0, #20]
   78974:	ldr	r0, [fp, #20]
   78978:	ldr	r7, [r0, #4]
   7897c:	add	r6, r7, #5
   78980:	mov	r7, sl
   78984:	strb	r9, [r6]
   78988:	ldr	r4, [r6, #3]
   7898c:	add	r4, r4, r4, lsl #1
   78990:	add	r4, r3, r4, lsl #4
   78994:	ldrd	r0, [r4, #32]
   78998:	and	ip, r1, r2
   7899c:	and	r5, r0, r8
   789a0:	eor	r1, ip, r1
   789a4:	eor	r0, r5, r0
   789a8:	orrs	r0, r0, r1
   789ac:	bne	789c0 <fputs@plt+0x675d8>
   789b0:	ldrh	r0, [r4, #18]
   789b4:	tst	r0, lr
   789b8:	moveq	r0, #1
   789bc:	strbeq	r0, [r6]
   789c0:	subs	r7, r7, #1
   789c4:	add	r6, r6, #12
   789c8:	bne	78984 <fputs@plt+0x6759c>
   789cc:	ldr	r0, [sp, #28]
   789d0:	lsl	r2, sl, #3
   789d4:	mov	r1, #0
   789d8:	bl	1119c <memset@plt>
   789dc:	ldr	r6, [fp, #20]
   789e0:	movw	r1, #17070	; 0x42ae
   789e4:	movw	r0, #40750	; 0x9f2e
   789e8:	mov	r8, #25
   789ec:	movt	r1, #21613	; 0x546d
   789f0:	movt	r0, #41607	; 0xa287
   789f4:	strd	r0, [r6, #40]	; 0x28
   789f8:	str	r9, [r6, #32]
   789fc:	str	r9, [r6, #20]
   78a00:	str	r9, [r6, #24]
   78a04:	ldr	r0, [sp, #20]
   78a08:	strd	r8, [r0]
   78a0c:	str	r9, [r6, #56]	; 0x38
   78a10:	ldr	r0, [sp, #8]
   78a14:	ldr	r1, [sp, #12]
   78a18:	ldr	r2, [sp, #4]
   78a1c:	add	r0, r0, r0, lsl #3
   78a20:	add	r8, r1, r0, lsl #3
   78a24:	ldrd	r0, [r8, #64]	; 0x40
   78a28:	strd	r0, [r2]
   78a2c:	ldr	r0, [r8, #24]!
   78a30:	ldr	r7, [sp, #16]
   78a34:	add	r1, r0, #56	; 0x38
   78a38:	ldr	r0, [r7]
   78a3c:	ldr	r2, [r1]
   78a40:	mov	r1, r2
   78a44:	ldr	r3, [r1], #24
   78a48:	cmp	r3, r0
   78a4c:	bne	78a3c <fputs@plt+0x67654>
   78a50:	ldr	r5, [r2, #8]
   78a54:	mov	r1, r6
   78a58:	ldr	r0, [r5]
   78a5c:	ldr	r2, [r0, #12]
   78a60:	mov	r0, r5
   78a64:	blx	r2
   78a68:	ldr	r4, [sp, #32]
   78a6c:	cmp	r0, #0
   78a70:	beq	78b10 <fputs@plt+0x67728>
   78a74:	cmp	r0, #7
   78a78:	bne	78abc <fputs@plt+0x676d4>
   78a7c:	ldr	r0, [r7]
   78a80:	ldrb	r1, [r0, #69]	; 0x45
   78a84:	cmp	r1, #0
   78a88:	bne	78b10 <fputs@plt+0x67728>
   78a8c:	ldrb	r1, [r0, #70]	; 0x46
   78a90:	cmp	r1, #0
   78a94:	bne	78b10 <fputs@plt+0x67728>
   78a98:	mov	r1, #1
   78a9c:	strb	r1, [r0, #69]	; 0x45
   78aa0:	ldr	r2, [r0, #164]	; 0xa4
   78aa4:	cmp	r2, #1
   78aa8:	strge	r1, [r0, #248]	; 0xf8
   78aac:	ldr	r1, [r0, #256]	; 0x100
   78ab0:	add	r1, r1, #1
   78ab4:	str	r1, [r0, #256]	; 0x100
   78ab8:	b	78b10 <fputs@plt+0x67728>
   78abc:	ldr	r2, [r5, #8]
   78ac0:	cmp	r2, #0
   78ac4:	bne	78b00 <fputs@plt+0x67718>
   78ac8:	cmp	r0, #516	; 0x204
   78acc:	bne	78adc <fputs@plt+0x676f4>
   78ad0:	movw	r2, #13412	; 0x3464
   78ad4:	movt	r2, #9
   78ad8:	b	78b00 <fputs@plt+0x67718>
   78adc:	movw	r2, #13398	; 0x3456
   78ae0:	uxtb	r0, r0
   78ae4:	movt	r2, #9
   78ae8:	cmp	r0, #26
   78aec:	bhi	78b00 <fputs@plt+0x67718>
   78af0:	cmp	r0, #2
   78af4:	movwne	r1, #60884	; 0xedd4
   78af8:	movtne	r1, #8
   78afc:	ldrne	r2, [r1, r0, lsl #2]
   78b00:	movw	r1, #62776	; 0xf538
   78b04:	mov	r0, r7
   78b08:	movt	r1, #8
   78b0c:	bl	1d2ec <fputs@plt+0xbf04>
   78b10:	ldr	r0, [r5, #8]
   78b14:	bl	144bc <fputs@plt+0x30d4>
   78b18:	mov	r0, #0
   78b1c:	str	r0, [r5, #8]
   78b20:	ldr	r5, [r7, #68]	; 0x44
   78b24:	cmp	r5, #0
   78b28:	bne	78d78 <fputs@plt+0x67990>
   78b2c:	mov	r0, #0
   78b30:	cmp	sl, #0
   78b34:	ble	78c70 <fputs@plt+0x67888>
   78b38:	mov	r1, #0
   78b3c:	ldr	r2, [r4, #48]	; 0x30
   78b40:	str	r0, [r2, r1, lsl #2]
   78b44:	add	r1, r1, #1
   78b48:	cmp	sl, r1
   78b4c:	bne	78b3c <fputs@plt+0x67754>
   78b50:	mov	r0, #0
   78b54:	cmp	sl, #1
   78b58:	strh	r0, [r4, #30]
   78b5c:	blt	78c74 <fputs@plt+0x6788c>
   78b60:	ldr	r0, [r6, #4]
   78b64:	mvn	ip, #0
   78b68:	mov	r5, #0
   78b6c:	add	r2, r0, #8
   78b70:	ldr	r0, [sp, #28]
   78b74:	ldr	r1, [r0, r5, lsl #3]
   78b78:	subs	r3, r1, #1
   78b7c:	blt	78c5c <fputs@plt+0x67874>
   78b80:	cmp	r1, sl
   78b84:	bgt	78cf8 <fputs@plt+0x67910>
   78b88:	ldr	r7, [r2]
   78b8c:	cmp	r7, #0
   78b90:	bmi	78cf8 <fputs@plt+0x67910>
   78b94:	ldr	r0, [sp, #24]
   78b98:	ldr	r6, [r0, #12]
   78b9c:	cmp	r7, r6
   78ba0:	bge	78cf8 <fputs@plt+0x67910>
   78ba4:	ldr	r6, [r4, #48]	; 0x30
   78ba8:	ldr	r4, [r6, r3, lsl #2]
   78bac:	cmp	r4, #0
   78bb0:	bne	78cf8 <fputs@plt+0x67910>
   78bb4:	ldrb	r4, [r2, #-3]
   78bb8:	cmp	r4, #0
   78bbc:	beq	78cf8 <fputs@plt+0x67910>
   78bc0:	ldr	r0, [sp, #24]
   78bc4:	add	r7, r7, r7, lsl #1
   78bc8:	cmp	r3, ip
   78bcc:	movgt	ip, r3
   78bd0:	cmp	r1, #16
   78bd4:	ldr	r4, [r0, #20]
   78bd8:	ldr	r0, [sp, #32]
   78bdc:	add	r7, r4, r7, lsl #4
   78be0:	ldm	r0, {r0, r9}
   78be4:	ldr	r4, [r7, #32]
   78be8:	ldr	lr, [r7, #36]	; 0x24
   78bec:	orr	r0, r0, r4
   78bf0:	ldr	r4, [sp, #32]
   78bf4:	orr	r9, r9, lr
   78bf8:	stm	r4, {r0, r9}
   78bfc:	str	r7, [r6, r3, lsl #2]
   78c00:	ldr	r4, [sp, #32]
   78c04:	bgt	78c2c <fputs@plt+0x67844>
   78c08:	ldr	r0, [sp, #28]
   78c0c:	add	r0, r0, r5, lsl #3
   78c10:	ldrb	r0, [r0, #4]
   78c14:	cmp	r0, #0
   78c18:	beq	78c2c <fputs@plt+0x67844>
   78c1c:	ldrh	r0, [r4, #30]
   78c20:	mov	r1, #1
   78c24:	orr	r0, r0, r1, lsl r3
   78c28:	strh	r0, [r4, #30]
   78c2c:	ldrb	r0, [r7, #18]
   78c30:	ldr	r6, [fp, #20]
   78c34:	tst	r0, #1
   78c38:	beq	78c5c <fputs@plt+0x67874>
   78c3c:	mov	r0, #0
   78c40:	mov	r1, #1
   78c44:	str	r0, [r6, #32]
   78c48:	ldr	r0, [r6, #56]	; 0x38
   78c4c:	bic	r0, r0, #1
   78c50:	str	r0, [r6, #56]	; 0x38
   78c54:	ldr	r0, [fp, #24]
   78c58:	str	r1, [r0]
   78c5c:	add	r5, r5, #1
   78c60:	add	r2, r2, #12
   78c64:	cmp	sl, r5
   78c68:	bne	78b70 <fputs@plt+0x67788>
   78c6c:	b	78c78 <fputs@plt+0x67890>
   78c70:	strh	r0, [r4, #30]
   78c74:	mvn	ip, #0
   78c78:	add	r0, ip, #1
   78c7c:	vmov.f64	d17, #112	; 0x3f800000  1.0
   78c80:	strh	r0, [r4, #40]	; 0x28
   78c84:	ldr	r0, [r6, #20]
   78c88:	str	r0, [r4, #24]
   78c8c:	ldr	r0, [r6, #28]
   78c90:	strb	r0, [r4, #28]
   78c94:	mov	r0, #0
   78c98:	str	r0, [r6, #28]
   78c9c:	ldr	r1, [r6, #24]
   78ca0:	str	r1, [r4, #32]
   78ca4:	ldr	r1, [r6, #32]
   78ca8:	cmp	r1, #0
   78cac:	mov	r1, #0
   78cb0:	ldrne	r1, [r6, #8]
   78cb4:	strh	r0, [r4, #18]
   78cb8:	strb	r1, [r4, #29]
   78cbc:	vldr	d16, [r6, #40]	; 0x28
   78cc0:	vcmpe.f64	d16, d17
   78cc4:	vmrs	APSR_nzcv, fpscr
   78cc8:	bls	78d20 <fputs@plt+0x67938>
   78ccc:	vldr	d17, [pc, #180]	; 78d88 <fputs@plt+0x679a0>
   78cd0:	vmov	r0, r1, d16
   78cd4:	vcmpe.f64	d16, d17
   78cd8:	vmrs	APSR_nzcv, fpscr
   78cdc:	bls	78d18 <fputs@plt+0x67930>
   78ce0:	lsr	r0, r1, #20
   78ce4:	movw	r1, #55316	; 0xd814
   78ce8:	add	r0, r0, r0, lsl #2
   78cec:	movt	r1, #65535	; 0xffff
   78cf0:	add	r0, r1, r0, lsl #1
   78cf4:	b	78d20 <fputs@plt+0x67938>
   78cf8:	ldr	r0, [r8]
   78cfc:	movw	r1, #6948	; 0x1b24
   78d00:	movt	r1, #9
   78d04:	ldr	r2, [r0]
   78d08:	ldr	r0, [sp, #16]
   78d0c:	bl	1d2ec <fputs@plt+0xbf04>
   78d10:	mov	r5, #1
   78d14:	b	78d78 <fputs@plt+0x67990>
   78d18:	bl	88bc8 <fputs@plt+0x777e0>
   78d1c:	bl	473c4 <fputs@plt+0x35fdc>
   78d20:	strh	r0, [r4, #20]
   78d24:	ldr	r0, [sp, #20]
   78d28:	ldrd	r0, [r0]
   78d2c:	bl	473c4 <fputs@plt+0x35fdc>
   78d30:	strh	r0, [r4, #22]
   78d34:	ldr	r0, [r6, #56]	; 0x38
   78d38:	ldr	r1, [r4, #36]	; 0x24
   78d3c:	tst	r0, #1
   78d40:	ldr	r0, [sp]
   78d44:	orr	r2, r1, #4096	; 0x1000
   78d48:	biceq	r2, r1, #4096	; 0x1000
   78d4c:	mov	r1, r4
   78d50:	str	r2, [r4, #36]	; 0x24
   78d54:	bl	78d90 <fputs@plt+0x679a8>
   78d58:	mov	r5, r0
   78d5c:	ldrb	r0, [r4, #28]
   78d60:	cmp	r0, #0
   78d64:	beq	78d78 <fputs@plt+0x67990>
   78d68:	ldr	r0, [r4, #32]
   78d6c:	bl	144bc <fputs@plt+0x30d4>
   78d70:	mov	r0, #0
   78d74:	strb	r0, [r4, #28]
   78d78:	mov	r0, r5
   78d7c:	sub	sp, fp, #28
   78d80:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   78d84:	nop	{0}
   78d88:	andeq	r0, r0, r0
   78d8c:	bicsmi	ip, sp, r5, ror #26
   78d90:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   78d94:	add	fp, sp, #24
   78d98:	sub	sp, sp, #8
   78d9c:	mov	r4, r1
   78da0:	mov	r1, r0
   78da4:	ldr	r0, [r0, #16]
   78da8:	cmp	r0, #0
   78dac:	beq	78dd8 <fputs@plt+0x679f0>
   78db0:	ldrh	r1, [r4, #40]	; 0x28
   78db4:	mov	r5, #0
   78db8:	cmp	r1, #0
   78dbc:	beq	78ff4 <fputs@plt+0x67c0c>
   78dc0:	ldrd	r2, [r4]
   78dc4:	ldrsh	r1, [r4, #20]
   78dc8:	ldrsh	r7, [r4, #22]
   78dcc:	stm	sp, {r1, r7}
   78dd0:	bl	79000 <fputs@plt+0x67c18>
   78dd4:	b	78ff4 <fputs@plt+0x67c0c>
   78dd8:	ldr	r6, [r1]
   78ddc:	ldr	r0, [r6]
   78de0:	ldr	r7, [r6, #16]!
   78de4:	cmp	r7, #0
   78de8:	ldr	r9, [r0]
   78dec:	ldrne	r0, [r4, #36]	; 0x24
   78df0:	andsne	r0, r0, #512	; 0x200
   78df4:	beq	78e70 <fputs@plt+0x67a88>
   78df8:	ldrb	r5, [r4, #16]
   78dfc:	ldrb	r0, [r7, #16]
   78e00:	cmp	r0, r5
   78e04:	bne	78e64 <fputs@plt+0x67a7c>
   78e08:	ldrb	r0, [r7, #37]	; 0x25
   78e0c:	tst	r0, #2
   78e10:	beq	78e64 <fputs@plt+0x67a7c>
   78e14:	mov	r0, r7
   78e18:	mov	r1, r4
   78e1c:	bl	79234 <fputs@plt+0x67e4c>
   78e20:	cmp	r0, #0
   78e24:	beq	78e3c <fputs@plt+0x67a54>
   78e28:	ldrh	r0, [r7, #20]
   78e2c:	strh	r0, [r4, #20]
   78e30:	ldrh	r0, [r7, #22]
   78e34:	sub	r0, r0, #1
   78e38:	b	78e60 <fputs@plt+0x67a78>
   78e3c:	mov	r0, r4
   78e40:	mov	r1, r7
   78e44:	bl	79234 <fputs@plt+0x67e4c>
   78e48:	cmp	r0, #0
   78e4c:	beq	78e64 <fputs@plt+0x67a7c>
   78e50:	ldrh	r0, [r7, #20]
   78e54:	strh	r0, [r4, #20]
   78e58:	ldrh	r0, [r7, #22]
   78e5c:	add	r0, r0, #1
   78e60:	strh	r0, [r4, #22]
   78e64:	ldr	r7, [r7, #52]	; 0x34
   78e68:	cmp	r7, #0
   78e6c:	bne	78dfc <fputs@plt+0x67a14>
   78e70:	mov	r0, r6
   78e74:	mov	r1, r4
   78e78:	bl	79104 <fputs@plt+0x67d1c>
   78e7c:	cmp	r0, #0
   78e80:	beq	78ea0 <fputs@plt+0x67ab8>
   78e84:	ldr	r8, [r0]
   78e88:	mov	r7, r0
   78e8c:	cmp	r8, #0
   78e90:	beq	78f30 <fputs@plt+0x67b48>
   78e94:	mov	r7, r8
   78e98:	ldr	r0, [r7, #52]!	; 0x34
   78e9c:	b	78ecc <fputs@plt+0x67ae4>
   78ea0:	mov	r5, #0
   78ea4:	b	78ff4 <fputs@plt+0x67c0c>
   78ea8:	ldr	r0, [r6, #52]	; 0x34
   78eac:	mov	r1, r6
   78eb0:	str	r0, [r7]
   78eb4:	mov	r0, r9
   78eb8:	bl	78814 <fputs@plt+0x6742c>
   78ebc:	mov	r0, r9
   78ec0:	mov	r1, r6
   78ec4:	bl	13dc4 <fputs@plt+0x29dc>
   78ec8:	ldr	r0, [r7]
   78ecc:	cmp	r0, #0
   78ed0:	beq	78ef4 <fputs@plt+0x67b0c>
   78ed4:	mov	r0, r7
   78ed8:	mov	r1, r4
   78edc:	bl	79104 <fputs@plt+0x67d1c>
   78ee0:	cmp	r0, #0
   78ee4:	ldrne	r6, [r0]
   78ee8:	movne	r7, r0
   78eec:	cmpne	r6, #0
   78ef0:	bne	78ea8 <fputs@plt+0x67ac0>
   78ef4:	mov	r0, r9
   78ef8:	mov	r1, r8
   78efc:	bl	792e4 <fputs@plt+0x67efc>
   78f00:	ldrh	r2, [r4, #40]	; 0x28
   78f04:	mov	r0, r9
   78f08:	mov	r1, r8
   78f0c:	bl	78860 <fputs@plt+0x67478>
   78f10:	cmp	r0, #0
   78f14:	beq	78f74 <fputs@plt+0x67b8c>
   78f18:	mov	r0, #0
   78f1c:	mov	r5, #7
   78f20:	str	r0, [r8, #24]
   78f24:	str	r0, [r8, #28]
   78f28:	str	r0, [r8, #32]
   78f2c:	b	78fc4 <fputs@plt+0x67bdc>
   78f30:	mov	r0, r9
   78f34:	mov	r2, #72	; 0x48
   78f38:	mov	r3, #0
   78f3c:	mov	r5, #0
   78f40:	bl	238e0 <fputs@plt+0x124f8>
   78f44:	cmp	r0, #0
   78f48:	str	r0, [r7]
   78f4c:	beq	78ff0 <fputs@plt+0x67c08>
   78f50:	mov	r8, r0
   78f54:	mov	r0, #3
   78f58:	strh	r0, [r8, #44]	; 0x2c
   78f5c:	add	r0, r8, #56	; 0x38
   78f60:	strh	r5, [r8, #40]	; 0x28
   78f64:	str	r5, [r8, #36]	; 0x24
   78f68:	str	r0, [r8, #48]	; 0x30
   78f6c:	str	r5, [r8, #52]	; 0x34
   78f70:	b	78ef4 <fputs@plt+0x67b0c>
   78f74:	mov	r1, r4
   78f78:	mov	ip, r8
   78f7c:	ldm	r1!, {r2, r3, r5, r6, r7}
   78f80:	stmia	ip!, {r2, r3, r5, r6, r7}
   78f84:	ldm	r1, {r0, r2, r3, r5, r6, r7}
   78f88:	stm	ip, {r0, r2, r3, r5, r6, r7}
   78f8c:	ldrh	r2, [r8, #40]	; 0x28
   78f90:	ldr	r1, [r4, #48]	; 0x30
   78f94:	ldr	r0, [r8, #48]	; 0x30
   78f98:	lsl	r2, r2, #2
   78f9c:	bl	11244 <memcpy@plt>
   78fa0:	ldr	r0, [r4, #36]	; 0x24
   78fa4:	mov	r5, #0
   78fa8:	tst	r0, #1024	; 0x400
   78fac:	bne	78fc0 <fputs@plt+0x67bd8>
   78fb0:	tst	r0, #16384	; 0x4000
   78fb4:	movne	r5, #0
   78fb8:	strne	r5, [r4, #28]
   78fbc:	b	78fc4 <fputs@plt+0x67bdc>
   78fc0:	strb	r5, [r4, #28]
   78fc4:	ldrb	r0, [r8, #37]	; 0x25
   78fc8:	tst	r0, #4
   78fcc:	bne	78ff4 <fputs@plt+0x67c0c>
   78fd0:	ldr	r0, [r8, #28]
   78fd4:	cmp	r0, #0
   78fd8:	beq	78ff4 <fputs@plt+0x67c0c>
   78fdc:	ldr	r0, [r0, #44]	; 0x2c
   78fe0:	cmp	r0, #0
   78fe4:	moveq	r0, #0
   78fe8:	streq	r0, [r8, #28]
   78fec:	b	78ff4 <fputs@plt+0x67c0c>
   78ff0:	mov	r5, #7
   78ff4:	mov	r0, r5
   78ff8:	sub	sp, fp, #24
   78ffc:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   79000:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   79004:	add	fp, sp, #28
   79008:	mov	r1, r0
   7900c:	ldr	ip, [fp, #12]
   79010:	ldr	lr, [fp, #8]
   79014:	mov	r9, r3
   79018:	mov	sl, r2
   7901c:	ldrh	r8, [r1], #8
   79020:	cmp	r8, #0
   79024:	beq	79090 <fputs@plt+0x67ca8>
   79028:	movw	r6, #65535	; 0xffff
   7902c:	mov	r5, r1
   79030:	mov	r7, r8
   79034:	ldrsh	r4, [r5, #8]
   79038:	cmp	r4, lr
   7903c:	blt	79054 <fputs@plt+0x67c6c>
   79040:	ldrd	r2, [r5]
   79044:	bic	r3, r9, r3
   79048:	bic	r2, sl, r2
   7904c:	orrs	r2, r2, r3
   79050:	beq	790a8 <fputs@plt+0x67cc0>
   79054:	cmp	r4, lr
   79058:	bgt	79078 <fputs@plt+0x67c90>
   7905c:	ldrd	r2, [r5]
   79060:	and	r4, r3, r9
   79064:	eor	r3, r4, r3
   79068:	and	r4, r2, sl
   7906c:	eor	r2, r4, r2
   79070:	orrs	r2, r2, r3
   79074:	beq	79100 <fputs@plt+0x67d18>
   79078:	sub	r7, r7, #1
   7907c:	add	r5, r5, #16
   79080:	tst	r7, r6
   79084:	bne	79034 <fputs@plt+0x67c4c>
   79088:	cmp	r8, #3
   7908c:	bcs	790b0 <fputs@plt+0x67cc8>
   79090:	lsl	r1, r8, #4
   79094:	add	r2, r8, #1
   79098:	strh	r2, [r0], r1
   7909c:	strh	ip, [r0, #18]
   790a0:	add	r1, r0, #8
   790a4:	b	790e8 <fputs@plt+0x67d00>
   790a8:	mov	r1, r5
   790ac:	b	790e8 <fputs@plt+0x67d00>
   790b0:	add	r5, r0, #32
   790b4:	ldrh	r0, [r0, #16]
   790b8:	sub	r4, r8, #1
   790bc:	mov	r6, r5
   790c0:	ldrsh	r2, [r6], #16
   790c4:	sxth	r0, r0
   790c8:	cmp	r0, r2
   790cc:	subgt	r1, r5, #8
   790d0:	subs	r4, r4, #1
   790d4:	mov	r5, r6
   790d8:	ldrsh	r0, [r1, #8]
   790dc:	bne	790c0 <fputs@plt+0x67cd8>
   790e0:	cmp	r0, lr
   790e4:	ble	79100 <fputs@plt+0x67d18>
   790e8:	strh	lr, [r1, #8]
   790ec:	str	sl, [r1]
   790f0:	str	r9, [r1, #4]
   790f4:	ldrsh	r0, [r1, #10]
   790f8:	cmp	r0, ip
   790fc:	strhgt	ip, [r1, #10]
   79100:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   79104:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   79108:	add	fp, sp, #28
   7910c:	ldr	r3, [r0]
   79110:	cmp	r3, #0
   79114:	beq	79220 <fputs@plt+0x67e38>
   79118:	ldrb	lr, [r1, #16]
   7911c:	movw	ip, #513	; 0x201
   79120:	mov	r2, r0
   79124:	mov	r0, r3
   79128:	ldrb	r3, [r3, #16]
   7912c:	cmp	r3, lr
   79130:	bne	7920c <fputs@plt+0x67e24>
   79134:	ldrb	r3, [r1, #17]
   79138:	ldrb	r4, [r0, #17]
   7913c:	cmp	r4, r3
   79140:	bne	7920c <fputs@plt+0x67e24>
   79144:	ldrb	r3, [r0, #37]	; 0x25
   79148:	tst	r3, #64	; 0x40
   7914c:	beq	7918c <fputs@plt+0x67da4>
   79150:	ldrh	r3, [r1, #42]	; 0x2a
   79154:	cmp	r3, #0
   79158:	bne	7918c <fputs@plt+0x67da4>
   7915c:	ldr	r3, [r1, #36]	; 0x24
   79160:	and	r3, r3, ip
   79164:	cmp	r3, ip
   79168:	bne	7918c <fputs@plt+0x67da4>
   7916c:	ldrd	r4, [r0]
   79170:	ldrd	r6, [r1]
   79174:	and	r3, r7, r5
   79178:	and	r4, r6, r4
   7917c:	eor	r3, r3, r7
   79180:	eor	r4, r4, r6
   79184:	orrs	r3, r4, r3
   79188:	beq	79224 <fputs@plt+0x67e3c>
   7918c:	ldrd	r8, [r0]
   79190:	ldm	r1, {r4, sl}
   79194:	and	r3, sl, r9
   79198:	and	r6, r4, r8
   7919c:	eor	r7, r3, r9
   791a0:	eor	r5, r6, r8
   791a4:	orrs	r5, r5, r7
   791a8:	bne	791dc <fputs@plt+0x67df4>
   791ac:	ldrsh	r5, [r1, #18]
   791b0:	ldrsh	r7, [r0, #18]
   791b4:	cmp	r7, r5
   791b8:	bgt	791dc <fputs@plt+0x67df4>
   791bc:	ldrsh	r5, [r1, #20]
   791c0:	ldrsh	r7, [r0, #20]
   791c4:	cmp	r7, r5
   791c8:	bgt	791dc <fputs@plt+0x67df4>
   791cc:	ldrsh	r5, [r1, #22]
   791d0:	ldrsh	r7, [r0, #22]
   791d4:	cmp	r7, r5
   791d8:	ble	7922c <fputs@plt+0x67e44>
   791dc:	eor	r4, r6, r4
   791e0:	eor	r3, r3, sl
   791e4:	orrs	r3, r4, r3
   791e8:	bne	7920c <fputs@plt+0x67e24>
   791ec:	ldrsh	r3, [r1, #20]
   791f0:	ldrsh	r4, [r0, #20]
   791f4:	cmp	r4, r3
   791f8:	blt	7920c <fputs@plt+0x67e24>
   791fc:	ldrsh	r3, [r1, #22]
   79200:	ldrsh	r4, [r0, #22]
   79204:	cmp	r4, r3
   79208:	bge	79224 <fputs@plt+0x67e3c>
   7920c:	ldr	r3, [r0, #52]!	; 0x34
   79210:	mov	r2, r0
   79214:	cmp	r3, #0
   79218:	bne	79120 <fputs@plt+0x67d38>
   7921c:	b	79224 <fputs@plt+0x67e3c>
   79220:	mov	r2, r0
   79224:	mov	r0, r2
   79228:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   7922c:	mov	r2, #0
   79230:	b	79224 <fputs@plt+0x67e3c>
   79234:	push	{r4, r5, fp, lr}
   79238:	add	fp, sp, #8
   7923c:	ldrh	r3, [r1, #42]	; 0x2a
   79240:	ldrh	r4, [r0, #42]	; 0x2a
   79244:	mov	r2, r0
   79248:	mov	r0, #0
   7924c:	cmp	r3, r4
   79250:	bhi	792e0 <fputs@plt+0x67ef8>
   79254:	ldrh	ip, [r1, #40]	; 0x28
   79258:	ldrh	r5, [r2, #40]	; 0x28
   7925c:	sub	r3, ip, r3
   79260:	sub	r4, r5, r4
   79264:	cmp	r4, r3
   79268:	bge	792e0 <fputs@plt+0x67ef8>
   7926c:	ldrsh	r3, [r1, #20]
   79270:	ldrsh	r4, [r2, #20]
   79274:	cmp	r4, r3
   79278:	blt	79290 <fputs@plt+0x67ea8>
   7927c:	bgt	792e0 <fputs@plt+0x67ef8>
   79280:	ldrsh	r3, [r1, #22]
   79284:	ldrsh	r4, [r2, #22]
   79288:	cmp	r4, r3
   7928c:	popgt	{r4, r5, fp, pc}
   79290:	cmp	r5, #0
   79294:	beq	792dc <fputs@plt+0x67ef4>
   79298:	ldr	lr, [r2, #48]	; 0x30
   7929c:	sub	ip, ip, #1
   792a0:	sub	r5, r5, #1
   792a4:	ldr	r2, [lr, r5, lsl #2]
   792a8:	cmp	r2, #0
   792ac:	beq	792d4 <fputs@plt+0x67eec>
   792b0:	mov	r4, ip
   792b4:	add	r3, r4, #1
   792b8:	cmp	r3, #1
   792bc:	blt	792e0 <fputs@plt+0x67ef8>
   792c0:	ldr	r3, [r1, #48]	; 0x30
   792c4:	ldr	r3, [r3, r4, lsl #2]
   792c8:	sub	r4, r4, #1
   792cc:	cmp	r3, r2
   792d0:	bne	792b4 <fputs@plt+0x67ecc>
   792d4:	cmp	r5, #0
   792d8:	bgt	792a0 <fputs@plt+0x67eb8>
   792dc:	mov	r0, #1
   792e0:	pop	{r4, r5, fp, pc}
   792e4:	push	{r4, r5, fp, lr}
   792e8:	add	fp, sp, #8
   792ec:	mov	r5, r0
   792f0:	ldr	r0, [r1, #36]	; 0x24
   792f4:	tst	r0, #17408	; 0x4400
   792f8:	beq	79360 <fputs@plt+0x67f78>
   792fc:	mov	r4, r1
   79300:	tst	r0, #1024	; 0x400
   79304:	beq	7932c <fputs@plt+0x67f44>
   79308:	ldrb	r1, [r4, #28]
   7930c:	cmp	r1, #0
   79310:	beq	7932c <fputs@plt+0x67f44>
   79314:	ldr	r0, [r4, #32]
   79318:	bl	144bc <fputs@plt+0x30d4>
   7931c:	mov	r0, #0
   79320:	str	r0, [r4, #32]
   79324:	strb	r0, [r4, #28]
   79328:	pop	{r4, r5, fp, pc}
   7932c:	tst	r0, #16384	; 0x4000
   79330:	beq	79360 <fputs@plt+0x67f78>
   79334:	ldr	r0, [r4, #28]
   79338:	cmp	r0, #0
   7933c:	popeq	{r4, r5, fp, pc}
   79340:	ldr	r1, [r0, #16]
   79344:	mov	r0, r5
   79348:	bl	13dc4 <fputs@plt+0x29dc>
   7934c:	ldr	r1, [r4, #28]
   79350:	mov	r0, r5
   79354:	bl	13dc4 <fputs@plt+0x29dc>
   79358:	mov	r0, #0
   7935c:	str	r0, [r4, #28]
   79360:	pop	{r4, r5, fp, pc}
   79364:	push	{r4, r5, fp, lr}
   79368:	add	fp, sp, #8
   7936c:	ldr	lr, [r1, #44]	; 0x2c
   79370:	ldr	r4, [r0, #8]
   79374:	mov	ip, r0
   79378:	mov	r0, #0
   7937c:	cmp	r4, lr
   79380:	bne	793fc <fputs@plt+0x68014>
   79384:	ldrb	r4, [ip, #18]
   79388:	tst	r4, #130	; 0x82
   7938c:	beq	793fc <fputs@plt+0x68014>
   79390:	ldrd	r4, [ip, #32]
   79394:	and	r3, r5, r3
   79398:	and	r2, r4, r2
   7939c:	orrs	r2, r2, r3
   793a0:	popne	{r4, r5, fp, pc}
   793a4:	ldr	r2, [ip, #12]
   793a8:	cmp	r2, #0
   793ac:	bmi	793fc <fputs@plt+0x68014>
   793b0:	ldr	r0, [r1, #16]
   793b4:	ldr	r0, [r0, #4]
   793b8:	add	r0, r0, r2, lsl #4
   793bc:	ldrb	r4, [r0, #13]
   793c0:	ldr	r0, [ip]
   793c4:	bl	65db4 <fputs@plt+0x549cc>
   793c8:	cmp	r0, #65	; 0x41
   793cc:	beq	793e8 <fputs@plt+0x68000>
   793d0:	cmp	r0, #66	; 0x42
   793d4:	bne	793f0 <fputs@plt+0x68008>
   793d8:	sub	r0, r4, #66	; 0x42
   793dc:	clz	r0, r0
   793e0:	lsr	r0, r0, #5
   793e4:	pop	{r4, r5, fp, pc}
   793e8:	mov	r0, #1
   793ec:	pop	{r4, r5, fp, pc}
   793f0:	cmp	r4, #66	; 0x42
   793f4:	mov	r0, #0
   793f8:	movwhi	r0, #1
   793fc:	pop	{r4, r5, fp, pc}
   79400:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   79404:	add	fp, sp, #24
   79408:	mov	r9, r0
   7940c:	ldrb	r0, [r2]
   79410:	mov	r4, r2
   79414:	mov	r6, r1
   79418:	cmp	r0, #72	; 0x48
   7941c:	bne	79444 <fputs@plt+0x6805c>
   79420:	ldr	r2, [r4, #12]
   79424:	mov	r0, r9
   79428:	mov	r1, r6
   7942c:	bl	79400 <fputs@plt+0x68018>
   79430:	cmp	r0, #0
   79434:	beq	7949c <fputs@plt+0x680b4>
   79438:	ldr	r4, [r4, #16]
   7943c:	ldrb	r0, [r4]
   79440:	b	79418 <fputs@plt+0x68030>
   79444:	ldr	r8, [r6, #12]
   79448:	cmp	r8, #1
   7944c:	blt	7949c <fputs@plt+0x680b4>
   79450:	ldr	r7, [r6, #20]
   79454:	mov	r5, #0
   79458:	ldr	r6, [r7]
   7945c:	mov	r1, r4
   79460:	mov	r2, r9
   79464:	mov	r0, r6
   79468:	bl	79d58 <fputs@plt+0x68970>
   7946c:	cmp	r0, #0
   79470:	beq	7948c <fputs@plt+0x680a4>
   79474:	ldrb	r1, [r6, #4]
   79478:	mov	r0, #1
   7947c:	tst	r1, #1
   79480:	ldrshne	r1, [r6, #36]	; 0x24
   79484:	cmpne	r1, r9
   79488:	beq	794a0 <fputs@plt+0x680b8>
   7948c:	add	r5, r5, #1
   79490:	add	r7, r7, #48	; 0x30
   79494:	cmp	r5, r8
   79498:	blt	79458 <fputs@plt+0x68070>
   7949c:	mov	r0, #0
   794a0:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   794a4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   794a8:	add	fp, sp, #28
   794ac:	sub	sp, sp, #12
   794b0:	ldr	r7, [r0, #12]
   794b4:	mov	r4, r1
   794b8:	str	r2, [sp, #4]
   794bc:	cmp	r7, #1
   794c0:	blt	79614 <fputs@plt+0x6822c>
   794c4:	mov	lr, r4
   794c8:	mov	r6, r0
   794cc:	ldrd	r0, [r4]
   794d0:	ldr	r2, [r4, #12]
   794d4:	mov	ip, #0
   794d8:	ldr	r3, [lr, #8]!
   794dc:	ldr	sl, [r6, #20]
   794e0:	orr	r0, r3, r0
   794e4:	mvn	r9, r0
   794e8:	orr	r0, r2, r1
   794ec:	mvn	r8, r0
   794f0:	str	r8, [sp]
   794f4:	ldrb	r0, [sl, #20]
   794f8:	tst	r0, #2
   794fc:	bne	79618 <fputs@plt+0x68230>
   79500:	ldrd	r0, [sl, #40]	; 0x28
   79504:	and	r2, r1, r8
   79508:	and	r3, r0, r9
   7950c:	orrs	r2, r3, r2
   79510:	bne	79600 <fputs@plt+0x68218>
   79514:	ldrd	r2, [lr]
   79518:	and	r1, r3, r1
   7951c:	and	r0, r2, r0
   79520:	orrs	r0, r0, r1
   79524:	beq	79600 <fputs@plt+0x68218>
   79528:	ldrh	r0, [r4, #40]	; 0x28
   7952c:	cmp	r0, #0
   79530:	beq	7957c <fputs@plt+0x68194>
   79534:	ldr	r1, [r4, #48]	; 0x30
   79538:	sub	r1, r1, #4
   7953c:	ldr	r2, [r1, r0, lsl #2]
   79540:	cmp	r2, #0
   79544:	beq	79570 <fputs@plt+0x68188>
   79548:	cmp	r2, sl
   7954c:	beq	79600 <fputs@plt+0x68218>
   79550:	ldr	r2, [r2, #4]
   79554:	cmp	r2, #0
   79558:	bmi	79570 <fputs@plt+0x68188>
   7955c:	ldr	r3, [r6, #20]
   79560:	add	r2, r2, r2, lsl #1
   79564:	add	r2, r3, r2, lsl #4
   79568:	cmp	r2, sl
   7956c:	beq	79600 <fputs@plt+0x68218>
   79570:	sub	r0, r0, #1
   79574:	cmp	r0, #0
   79578:	bgt	7953c <fputs@plt+0x68154>
   7957c:	ldrsh	r1, [sl, #16]
   79580:	ldrh	r0, [r4, #22]
   79584:	cmp	r1, #0
   79588:	ble	795f8 <fputs@plt+0x68210>
   7958c:	sub	r0, r0, #1
   79590:	strh	r0, [r4, #22]
   79594:	ldrb	r0, [sl, #18]
   79598:	tst	r0, #130	; 0x82
   7959c:	beq	79600 <fputs@plt+0x68218>
   795a0:	ldr	r0, [sl]
   795a4:	add	r1, sp, #8
   795a8:	mov	r5, ip
   795ac:	mov	r8, lr
   795b0:	ldr	r0, [r0, #16]
   795b4:	bl	6575c <fputs@plt+0x54374>
   795b8:	ldr	r1, [sp, #8]
   795bc:	mov	lr, r8
   795c0:	ldr	r8, [sp]
   795c4:	mov	ip, r5
   795c8:	add	r1, r1, #1
   795cc:	cmp	r1, #3
   795d0:	mov	r1, #20
   795d4:	movwcc	r1, #10
   795d8:	cmp	r0, #0
   795dc:	mov	r0, #20
   795e0:	moveq	r1, r0
   795e4:	sxth	r0, r5
   795e8:	str	r1, [sp, #8]
   795ec:	cmp	r1, r0
   795f0:	movgt	ip, r1
   795f4:	b	79600 <fputs@plt+0x68218>
   795f8:	add	r0, r0, r1
   795fc:	strh	r0, [r4, #22]
   79600:	sub	r7, r7, #1
   79604:	add	sl, sl, #48	; 0x30
   79608:	cmp	r7, #0
   7960c:	bgt	794f4 <fputs@plt+0x6810c>
   79610:	b	79618 <fputs@plt+0x68230>
   79614:	mov	ip, #0
   79618:	ldr	r1, [sp, #4]
   7961c:	sxth	r0, ip
   79620:	sub	r0, r1, r0
   79624:	ldrsh	r1, [r4, #22]
   79628:	cmp	r0, r1
   7962c:	strhlt	r0, [r4, #22]
   79630:	sub	sp, fp, #28
   79634:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   79638:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   7963c:	add	fp, sp, #28
   79640:	sub	sp, sp, #172	; 0xac
   79644:	mov	r8, r2
   79648:	ldr	r2, [r0]
   7964c:	mov	r6, #7
   79650:	ldr	r2, [r2]
   79654:	ldr	r7, [r2]
   79658:	ldrb	r2, [r7, #69]	; 0x45
   7965c:	cmp	r2, #0
   79660:	bne	79d4c <fputs@plt+0x68964>
   79664:	str	r7, [sp, #32]
   79668:	ldr	r7, [r0, #12]
   7966c:	str	r3, [sp, #40]	; 0x28
   79670:	mov	r3, #24
   79674:	ldr	r2, [r7, #36]	; 0x24
   79678:	tst	r2, #32
   7967c:	str	r2, [sp, #56]	; 0x38
   79680:	bne	79694 <fputs@plt+0x682ac>
   79684:	ldrb	r2, [r1, #36]	; 0x24
   79688:	mov	r3, #63	; 0x3f
   7968c:	tst	r2, #8
   79690:	movweq	r3, #447	; 0x1bf
   79694:	ldrb	r2, [r8, #55]	; 0x37
   79698:	ldrh	r4, [r7, #24]
   7969c:	tst	r2, #4
   796a0:	ldm	r7, {r2, r6}
   796a4:	str	r1, [sp, #28]
   796a8:	str	r0, [sp, #44]	; 0x2c
   796ac:	str	r6, [sp, #48]	; 0x30
   796b0:	bicne	r3, r3, #124	; 0x7c
   796b4:	str	r2, [sp, #52]	; 0x34
   796b8:	ldr	r2, [r1, #44]	; 0x2c
   796bc:	ldr	r1, [r0, #4]
   796c0:	ldrh	r0, [r7, #22]
   796c4:	str	r0, [sp, #68]	; 0x44
   796c8:	ldrh	r0, [r7, #40]	; 0x28
   796cc:	str	r0, [sp, #60]	; 0x3c
   796d0:	ldrh	r0, [r7, #42]	; 0x2a
   796d4:	stm	sp, {r3, r8}
   796d8:	mov	r3, r4
   796dc:	str	r0, [sp, #8]
   796e0:	add	r0, sp, #76	; 0x4c
   796e4:	bl	77264 <fputs@plt+0x65e7c>
   796e8:	mov	r6, #0
   796ec:	mov	r9, r0
   796f0:	strh	r6, [r7, #18]
   796f4:	ldr	r0, [r8, #8]
   796f8:	ldrsh	r0, [r0]
   796fc:	str	r0, [sp, #36]	; 0x24
   79700:	cmp	r0, #11
   79704:	mov	r0, #0
   79708:	blt	7971c <fputs@plt+0x68334>
   7970c:	ldr	r0, [sp, #36]	; 0x24
   79710:	asr	r1, r0, #31
   79714:	bl	473c4 <fputs@plt+0x35fdc>
   79718:	sub	r0, r0, #33	; 0x21
   7971c:	cmp	r9, #0
   79720:	str	r4, [sp, #64]	; 0x40
   79724:	beq	79c20 <fputs@plt+0x68838>
   79728:	ldr	r1, [sp, #60]	; 0x3c
   7972c:	sxth	r0, r0
   79730:	str	r0, [sp, #20]
   79734:	mov	r0, #0
   79738:	str	r0, [sp, #12]
   7973c:	add	r1, r1, #1
   79740:	str	r1, [sp, #24]
   79744:	add	r1, r7, #8
   79748:	str	r1, [sp, #72]	; 0x48
   7974c:	mov	r1, #0
   79750:	str	r1, [sp, #16]
   79754:	ldrh	sl, [r9, #18]
   79758:	cmp	sl, #256	; 0x100
   7975c:	bne	797a4 <fputs@plt+0x683bc>
   79760:	ldr	r0, [r8, #4]
   79764:	mvn	r1, #0
   79768:	add	r0, r0, r4, lsl #1
   7976c:	ldrsh	r0, [r0]
   79770:	cmp	r0, r1
   79774:	ble	7978c <fputs@plt+0x683a4>
   79778:	ldr	r1, [r8, #12]
   7977c:	ldr	r1, [r1, #4]
   79780:	add	r0, r1, r0, lsl #4
   79784:	ldrb	r0, [r0, #12]
   79788:	b	79798 <fputs@plt+0x683b0>
   7978c:	sub	r0, r0, r1
   79790:	clz	r0, r0
   79794:	lsr	r0, r0, #5
   79798:	mov	r6, #0
   7979c:	cmp	r0, #0
   797a0:	bne	79be0 <fputs@plt+0x687f8>
   797a4:	ldr	r1, [sp, #72]	; 0x48
   797a8:	mov	r5, r9
   797ac:	mov	r6, #0
   797b0:	ldr	r0, [r5, #32]!
   797b4:	ldrd	r2, [r1]
   797b8:	ldr	r1, [r5, #4]
   797bc:	and	r0, r2, r0
   797c0:	and	r1, r3, r1
   797c4:	orrs	r0, r0, r1
   797c8:	bne	79be0 <fputs@plt+0x687f8>
   797cc:	cmp	sl, #16
   797d0:	bne	797e0 <fputs@plt+0x683f8>
   797d4:	ldrh	r0, [r9, #20]
   797d8:	ands	r0, r0, #256	; 0x100
   797dc:	bne	79be0 <fputs@plt+0x687f8>
   797e0:	ldr	r0, [sp, #60]	; 0x3c
   797e4:	ldr	r2, [sp, #24]
   797e8:	mov	r1, r7
   797ec:	strh	r0, [r7, #40]	; 0x28
   797f0:	ldr	r0, [sp, #56]	; 0x38
   797f4:	strh	r4, [r7, #24]
   797f8:	str	r0, [r7, #36]	; 0x24
   797fc:	ldr	r0, [sp, #32]
   79800:	bl	78860 <fputs@plt+0x67478>
   79804:	cmp	r0, #0
   79808:	bne	79c1c <fputs@plt+0x68834>
   7980c:	ldrh	r1, [r7, #40]	; 0x28
   79810:	tst	sl, #1
   79814:	add	r0, r1, #1
   79818:	strh	r0, [r7, #40]	; 0x28
   7981c:	ldr	r2, [r7, #48]	; 0x30
   79820:	str	r9, [r2, r1, lsl #2]
   79824:	ldr	r1, [sp, #48]	; 0x30
   79828:	ldrd	r2, [r5]
   7982c:	orr	r1, r3, r1
   79830:	ldr	r3, [sp, #72]	; 0x48
   79834:	ldrd	r4, [r3]
   79838:	ldr	r3, [sp, #52]	; 0x34
   7983c:	orr	r2, r2, r3
   79840:	bic	r1, r1, r5
   79844:	bic	r2, r2, r4
   79848:	str	r2, [r7]
   7984c:	str	r1, [r7, #4]
   79850:	bne	798cc <fputs@plt+0x684e4>
   79854:	tst	sl, #130	; 0x82
   79858:	beq	7991c <fputs@plt+0x68534>
   7985c:	ldr	r0, [r8, #4]
   79860:	ldr	r4, [sp, #64]	; 0x40
   79864:	mvn	r2, #0
   79868:	uxth	r2, r2
   7986c:	add	r0, r0, r4, lsl #1
   79870:	ldrh	r1, [r0]
   79874:	ldr	r0, [r7, #36]	; 0x24
   79878:	orr	r6, r0, #1
   7987c:	cmp	r1, r2
   79880:	str	r6, [r7, #36]	; 0x24
   79884:	beq	799a4 <fputs@plt+0x685bc>
   79888:	ldr	r2, [sp, #40]	; 0x28
   7988c:	mov	ip, #0
   79890:	cmp	r2, #0
   79894:	bne	79a04 <fputs@plt+0x6861c>
   79898:	sxth	r1, r1
   7989c:	cmp	r1, #1
   798a0:	blt	79a04 <fputs@plt+0x6861c>
   798a4:	ldrh	r1, [r8, #50]	; 0x32
   798a8:	sub	r1, r1, #1
   798ac:	cmp	r1, r4
   798b0:	bne	79a04 <fputs@plt+0x6861c>
   798b4:	ldrb	r1, [r8, #55]	; 0x37
   798b8:	tst	r1, #8
   798bc:	bne	799a4 <fputs@plt+0x685bc>
   798c0:	movw	r1, #1
   798c4:	movt	r1, #1
   798c8:	b	799ac <fputs@plt+0x685c4>
   798cc:	ldr	r1, [r7, #36]	; 0x24
   798d0:	ldr	r0, [r9]
   798d4:	mov	ip, #46	; 0x2e
   798d8:	orr	r6, r1, #4
   798dc:	str	r6, [r7, #36]	; 0x24
   798e0:	ldrb	r1, [r0, #5]
   798e4:	tst	r1, #8
   798e8:	bne	79a00 <fputs@plt+0x68618>
   798ec:	ldr	r0, [r0, #20]
   798f0:	mov	ip, #0
   798f4:	cmp	r0, #0
   798f8:	beq	79a00 <fputs@plt+0x68618>
   798fc:	ldr	r0, [r0]
   79900:	ldr	r4, [sp, #64]	; 0x40
   79904:	cmp	r0, #0
   79908:	beq	79a04 <fputs@plt+0x6861c>
   7990c:	asr	r1, r0, #31
   79910:	bl	473c4 <fputs@plt+0x35fdc>
   79914:	mov	ip, r0
   79918:	b	79a04 <fputs@plt+0x6861c>
   7991c:	tst	sl, #256	; 0x100
   79920:	bne	799b8 <fputs@plt+0x685d0>
   79924:	ldr	r1, [r7, #36]	; 0x24
   79928:	tst	sl, #36	; 0x24
   7992c:	beq	799cc <fputs@plt+0x685e4>
   79930:	orr	r6, r1, #34	; 0x22
   79934:	ldr	r4, [sp, #64]	; 0x40
   79938:	mov	r2, #0
   7993c:	mov	ip, #0
   79940:	str	r9, [sp, #12]
   79944:	str	r6, [r7, #36]	; 0x24
   79948:	str	r2, [sp, #16]
   7994c:	ldrb	r1, [r9, #21]
   79950:	tst	r1, #1
   79954:	beq	79a04 <fputs@plt+0x6861c>
   79958:	mov	r1, #1
   7995c:	uxtah	r2, r1, r0
   79960:	ldr	r0, [sp, #32]
   79964:	mov	r1, r7
   79968:	bl	78860 <fputs@plt+0x67478>
   7996c:	cmp	r0, #0
   79970:	bne	79c1c <fputs@plt+0x68834>
   79974:	ldrh	r0, [r7, #40]	; 0x28
   79978:	add	r2, r9, #48	; 0x30
   7997c:	mov	ip, #0
   79980:	str	r9, [sp, #12]
   79984:	str	r2, [sp, #16]
   79988:	add	r1, r0, #1
   7998c:	strh	r1, [r7, #40]	; 0x28
   79990:	ldr	r1, [r7, #48]	; 0x30
   79994:	str	r2, [r1, r0, lsl #2]
   79998:	ldr	r0, [r7, #36]	; 0x24
   7999c:	orr	r6, r0, #16
   799a0:	b	799b0 <fputs@plt+0x685c8>
   799a4:	movw	r1, #4097	; 0x1001
   799a8:	mov	ip, #0
   799ac:	orr	r6, r0, r1
   799b0:	str	r6, [r7, #36]	; 0x24
   799b4:	b	79a04 <fputs@plt+0x6861c>
   799b8:	ldr	r0, [r7, #36]	; 0x24
   799bc:	mov	ip, #0
   799c0:	orr	r6, r0, #8
   799c4:	str	r6, [r7, #36]	; 0x24
   799c8:	b	79a00 <fputs@plt+0x68618>
   799cc:	orr	r6, r1, #18
   799d0:	mov	ip, #0
   799d4:	tst	r1, #32
   799d8:	str	r6, [r7, #36]	; 0x24
   799dc:	bne	799e8 <fputs@plt+0x68600>
   799e0:	mov	r0, #0
   799e4:	b	799f8 <fputs@plt+0x68610>
   799e8:	ldr	r1, [r7, #48]	; 0x30
   799ec:	uxth	r0, r0
   799f0:	add	r0, r1, r0, lsl #2
   799f4:	ldr	r0, [r0, #-8]
   799f8:	str	r0, [sp, #12]
   799fc:	str	r9, [sp, #16]
   79a00:	ldr	r4, [sp, #64]	; 0x40
   79a04:	tst	r6, #2
   79a08:	bne	79a5c <fputs@plt+0x68674>
   79a0c:	ldrh	r0, [r7, #24]
   79a10:	add	r0, r0, #1
   79a14:	strh	r0, [r7, #24]
   79a18:	ldrsh	r1, [r9, #16]
   79a1c:	cmp	r1, #0
   79a20:	ble	79aec <fputs@plt+0x68704>
   79a24:	ldr	r1, [r8, #8]
   79a28:	uxth	r0, r0
   79a2c:	ldr	r9, [sp, #28]
   79a30:	tst	sl, #256	; 0x100
   79a34:	lsl	r0, r0, #1
   79a38:	ldrh	r0, [r1, r0]!	; <UNPREDICTABLE>
   79a3c:	ldrh	r1, [r1, #-2]
   79a40:	sub	r0, r0, r1
   79a44:	ldrh	r1, [r7, #22]
   79a48:	add	r5, r0, r1
   79a4c:	strh	r5, [r7, #22]
   79a50:	bne	79ae4 <fputs@plt+0x686fc>
   79a54:	mov	r4, ip
   79a58:	b	79b1c <fputs@plt+0x68734>
   79a5c:	ldrsh	r0, [r7, #22]
   79a60:	ldr	r5, [sp, #12]
   79a64:	ldr	r3, [sp, #16]
   79a68:	uxth	r1, r0
   79a6c:	cmp	r5, #0
   79a70:	beq	79a84 <fputs@plt+0x6869c>
   79a74:	ldrsh	r2, [r5, #16]
   79a78:	cmp	r2, #0
   79a7c:	subgt	r1, r1, #20
   79a80:	addle	r1, r2, r1
   79a84:	ldr	r9, [sp, #28]
   79a88:	cmp	r3, #0
   79a8c:	beq	79aa0 <fputs@plt+0x686b8>
   79a90:	ldrsh	r2, [r3, #16]
   79a94:	cmp	r2, #0
   79a98:	subgt	r1, r1, #20
   79a9c:	addle	r1, r2, r1
   79aa0:	cmp	r5, #0
   79aa4:	cmpne	r3, #0
   79aa8:	bne	79c00 <fputs@plt+0x68818>
   79aac:	sxth	r2, r1
   79ab0:	cmp	r2, #10
   79ab4:	mvn	r2, #0
   79ab8:	movle	r1, #10
   79abc:	cmp	r3, #0
   79ac0:	mvnne	r2, #1
   79ac4:	mvnne	r3, #0
   79ac8:	cmp	r5, #0
   79acc:	uxth	r1, r1
   79ad0:	movne	r3, r2
   79ad4:	add	r5, r3, r0
   79ad8:	cmp	r5, r1
   79adc:	movgt	r5, r1
   79ae0:	b	79b14 <fputs@plt+0x6872c>
   79ae4:	add	r5, r5, #10
   79ae8:	b	79b14 <fputs@plt+0x6872c>
   79aec:	ldr	r2, [r8, #4]
   79af0:	mvn	r3, #0
   79af4:	add	r2, r2, r4, lsl #1
   79af8:	ldrsh	r2, [r2]
   79afc:	cmp	r2, r3
   79b00:	ble	79a24 <fputs@plt+0x6863c>
   79b04:	sub	r0, r1, ip
   79b08:	ldrh	r1, [r7, #22]
   79b0c:	ldr	r9, [sp, #28]
   79b10:	add	r5, r0, r1
   79b14:	mov	r4, ip
   79b18:	strh	r5, [r7, #22]
   79b1c:	ldr	r0, [r9, #16]
   79b20:	ldrsh	r1, [r8, #48]	; 0x30
   79b24:	ldrsh	r0, [r0, #40]	; 0x28
   79b28:	rsb	r1, r1, r1, lsl #4
   79b2c:	sdiv	r0, r1, r0
   79b30:	add	r0, r5, r0
   79b34:	add	r0, r0, #1
   79b38:	sxth	r1, r0
   79b3c:	ldr	r0, [sp, #20]
   79b40:	bl	739ec <fputs@plt+0x62604>
   79b44:	tst	r6, #320	; 0x140
   79b48:	bne	79b58 <fputs@plt+0x68770>
   79b4c:	add	r1, r5, #16
   79b50:	sxth	r1, r1
   79b54:	bl	739ec <fputs@plt+0x62604>
   79b58:	ldr	r1, [sp, #40]	; 0x28
   79b5c:	ldr	r6, [sp, #44]	; 0x2c
   79b60:	ldr	r2, [sp, #36]	; 0x24
   79b64:	add	r4, r4, r1
   79b68:	add	r1, r5, r4
   79b6c:	add	r0, r0, r4
   79b70:	strh	r1, [r7, #22]
   79b74:	strh	r0, [r7, #20]
   79b78:	mov	r1, r7
   79b7c:	ldr	r0, [r6, #4]
   79b80:	bl	794a4 <fputs@plt+0x680bc>
   79b84:	mov	r0, r6
   79b88:	mov	r1, r7
   79b8c:	bl	78d90 <fputs@plt+0x679a8>
   79b90:	mov	r6, r0
   79b94:	ldr	r0, [r7, #36]	; 0x24
   79b98:	ldr	r1, [sp, #68]	; 0x44
   79b9c:	tst	r0, #2
   79ba0:	movne	r5, r1
   79ba4:	tst	r0, #16
   79ba8:	strh	r5, [r7, #22]
   79bac:	bne	79bd4 <fputs@plt+0x687ec>
   79bb0:	ldrh	r0, [r8, #52]	; 0x34
   79bb4:	ldrh	r1, [r7, #24]
   79bb8:	cmp	r1, r0
   79bbc:	bcs	79bd4 <fputs@plt+0x687ec>
   79bc0:	ldr	r0, [sp, #44]	; 0x2c
   79bc4:	sxth	r3, r4
   79bc8:	mov	r1, r9
   79bcc:	mov	r2, r8
   79bd0:	bl	79638 <fputs@plt+0x68250>
   79bd4:	ldr	r0, [sp, #68]	; 0x44
   79bd8:	ldr	r4, [sp, #64]	; 0x40
   79bdc:	strh	r0, [r7, #22]
   79be0:	add	r0, sp, #76	; 0x4c
   79be4:	bl	7732c <fputs@plt+0x65f44>
   79be8:	cmp	r6, #0
   79bec:	bne	79c20 <fputs@plt+0x68838>
   79bf0:	mov	r9, r0
   79bf4:	cmp	r0, #0
   79bf8:	bne	79754 <fputs@plt+0x6836c>
   79bfc:	b	79c20 <fputs@plt+0x68838>
   79c00:	ldrsh	r2, [r5, #16]
   79c04:	cmp	r2, #1
   79c08:	blt	79aac <fputs@plt+0x686c4>
   79c0c:	ldrsh	r2, [r3, #16]
   79c10:	cmp	r2, #0
   79c14:	subgt	r1, r1, #20
   79c18:	b	79aac <fputs@plt+0x686c4>
   79c1c:	mov	r6, #0
   79c20:	ldr	r2, [sp, #8]
   79c24:	ldr	r0, [sp, #56]	; 0x38
   79c28:	ldr	r1, [sp, #48]	; 0x30
   79c2c:	strh	r2, [r7, #42]	; 0x2a
   79c30:	strh	r4, [r7, #24]
   79c34:	str	r0, [r7, #36]	; 0x24
   79c38:	ldr	r0, [sp, #60]	; 0x3c
   79c3c:	cmp	r4, r2
   79c40:	strh	r0, [r7, #40]	; 0x28
   79c44:	ldr	r0, [sp, #68]	; 0x44
   79c48:	strh	r0, [r7, #22]
   79c4c:	ldr	r0, [sp, #52]	; 0x34
   79c50:	strd	r0, [r7]
   79c54:	bne	79d4c <fputs@plt+0x68964>
   79c58:	ldrh	r0, [r8, #50]	; 0x32
   79c5c:	add	r5, r4, #1
   79c60:	cmp	r5, r0
   79c64:	bcs	79d4c <fputs@plt+0x68964>
   79c68:	ldrb	r0, [r8, #55]	; 0x37
   79c6c:	tst	r0, #64	; 0x40
   79c70:	bne	79d4c <fputs@plt+0x68964>
   79c74:	ldr	r0, [r8, #8]
   79c78:	ldr	r9, [sp, #28]
   79c7c:	ldr	sl, [sp, #44]	; 0x2c
   79c80:	ldr	r4, [sp, #40]	; 0x28
   79c84:	add	r0, r0, r5, lsl #1
   79c88:	ldrsh	r0, [r0]
   79c8c:	cmp	r0, #42	; 0x2a
   79c90:	ldr	r0, [sp, #32]
   79c94:	blt	79d4c <fputs@plt+0x68964>
   79c98:	ldr	r1, [sp, #60]	; 0x3c
   79c9c:	add	r2, r1, #1
   79ca0:	mov	r1, r7
   79ca4:	bl	78860 <fputs@plt+0x67478>
   79ca8:	mov	r6, r0
   79cac:	cmp	r0, #0
   79cb0:	bne	79d4c <fputs@plt+0x68964>
   79cb4:	ldrh	r0, [r7, #24]
   79cb8:	mov	r6, #0
   79cbc:	mov	r2, r8
   79cc0:	add	r0, r0, #1
   79cc4:	strh	r0, [r7, #24]
   79cc8:	ldrh	r0, [r7, #42]	; 0x2a
   79ccc:	add	r0, r0, #1
   79cd0:	strh	r0, [r7, #42]	; 0x2a
   79cd4:	ldrh	r0, [r7, #40]	; 0x28
   79cd8:	add	r1, r0, #1
   79cdc:	strh	r1, [r7, #40]	; 0x28
   79ce0:	ldr	r1, [r7, #48]	; 0x30
   79ce4:	str	r6, [r1, r0, lsl #2]
   79ce8:	ldr	r0, [r7, #36]	; 0x24
   79cec:	orr	r0, r0, #32768	; 0x8000
   79cf0:	str	r0, [r7, #36]	; 0x24
   79cf4:	ldr	r0, [r8, #8]
   79cf8:	add	r1, r0, r5, lsl #1
   79cfc:	ldr	r5, [sp, #64]	; 0x40
   79d00:	ldrh	r1, [r1]
   79d04:	add	r0, r0, r5, lsl #1
   79d08:	ldrh	r0, [r0]
   79d0c:	sub	r0, r0, r1
   79d10:	ldrh	r1, [r7, #22]
   79d14:	sub	r1, r1, r0
   79d18:	add	r0, r4, r0
   79d1c:	add	r0, r0, #5
   79d20:	strh	r1, [r7, #22]
   79d24:	mov	r1, r9
   79d28:	sxth	r3, r0
   79d2c:	mov	r0, sl
   79d30:	bl	79638 <fputs@plt+0x68250>
   79d34:	ldr	r0, [sp, #68]	; 0x44
   79d38:	strh	r5, [r7, #42]	; 0x2a
   79d3c:	strh	r5, [r7, #24]
   79d40:	strh	r0, [r7, #22]
   79d44:	ldr	r0, [sp, #56]	; 0x38
   79d48:	str	r0, [r7, #36]	; 0x24
   79d4c:	mov	r0, r6
   79d50:	sub	sp, fp, #28
   79d54:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   79d58:	push	{r4, r5, r6, r7, fp, lr}
   79d5c:	add	fp, sp, #16
   79d60:	mov	r6, r2
   79d64:	mov	r7, r1
   79d68:	mov	r5, r0
   79d6c:	bl	645e0 <fputs@plt+0x531f8>
   79d70:	mov	r4, #1
   79d74:	cmp	r0, #0
   79d78:	beq	79df0 <fputs@plt+0x68a08>
   79d7c:	ldrb	r0, [r7]
   79d80:	cmp	r0, #77	; 0x4d
   79d84:	beq	79dc4 <fputs@plt+0x689dc>
   79d88:	cmp	r0, #71	; 0x47
   79d8c:	bne	79dec <fputs@plt+0x68a04>
   79d90:	ldr	r1, [r7, #12]
   79d94:	mov	r0, r5
   79d98:	mov	r2, r6
   79d9c:	bl	79d58 <fputs@plt+0x68970>
   79da0:	cmp	r0, #0
   79da4:	bne	79df0 <fputs@plt+0x68a08>
   79da8:	ldr	r1, [r7, #16]
   79dac:	mov	r0, r5
   79db0:	mov	r2, r6
   79db4:	bl	79d58 <fputs@plt+0x68970>
   79db8:	cmp	r0, #0
   79dbc:	moveq	r4, #0
   79dc0:	b	79df0 <fputs@plt+0x68a08>
   79dc4:	ldr	r1, [r7, #12]
   79dc8:	ldr	r0, [r5, #12]
   79dcc:	mov	r2, r6
   79dd0:	bl	645e0 <fputs@plt+0x531f8>
   79dd4:	cmp	r0, #0
   79dd8:	bne	79dec <fputs@plt+0x68a04>
   79ddc:	ldrb	r0, [r5]
   79de0:	cmp	r0, #76	; 0x4c
   79de4:	cmpne	r0, #73	; 0x49
   79de8:	bne	79df0 <fputs@plt+0x68a08>
   79dec:	mov	r4, #0
   79df0:	mov	r0, r4
   79df4:	pop	{r4, r5, r6, r7, fp, pc}
   79df8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   79dfc:	add	fp, sp, #28
   79e00:	sub	sp, sp, #148	; 0x94
   79e04:	str	r0, [fp, #-72]	; 0xffffffb8
   79e08:	ldr	r0, [r0]
   79e0c:	str	r2, [sp, #60]	; 0x3c
   79e10:	str	r1, [fp, #-40]	; 0xffffffd8
   79e14:	ldr	r0, [r0]
   79e18:	str	r0, [sp, #72]	; 0x48
   79e1c:	ldr	r0, [fp, #8]
   79e20:	cmp	r0, #0
   79e24:	beq	79e3c <fputs@plt+0x68a54>
   79e28:	ldr	r0, [sp, #72]	; 0x48
   79e2c:	ldrb	r1, [r0, #64]	; 0x40
   79e30:	mov	r0, #0
   79e34:	tst	r1, #128	; 0x80
   79e38:	bne	7a780 <fputs@plt+0x69398>
   79e3c:	ldr	r0, [fp, #-40]	; 0xffffffd8
   79e40:	ldrh	r1, [r0]
   79e44:	mov	r0, #0
   79e48:	cmp	r1, #63	; 0x3f
   79e4c:	bhi	7a780 <fputs@plt+0x69398>
   79e50:	mvn	r9, #0
   79e54:	mov	r2, r1
   79e58:	lsl	r0, r9, r1
   79e5c:	subs	r1, r1, #32
   79e60:	movwpl	r0, #0
   79e64:	mvn	r0, r0
   79e68:	str	r0, [sp, #68]	; 0x44
   79e6c:	rsb	r0, r2, #32
   79e70:	ror	r0, r9, r0
   79e74:	lslpl	r0, r9, r1
   79e78:	cmp	r2, #0
   79e7c:	mvn	r0, r0
   79e80:	str	r0, [sp, #64]	; 0x40
   79e84:	beq	7a6c0 <fputs@plt+0x692d8>
   79e88:	ldr	r0, [fp, #-72]	; 0xffffffb8
   79e8c:	mov	lr, #0
   79e90:	mov	ip, #0
   79e94:	str	r2, [fp, #-44]	; 0xffffffd4
   79e98:	add	r1, r0, #68	; 0x44
   79e9c:	add	r0, r0, #328	; 0x148
   79ea0:	str	r0, [fp, #-76]	; 0xffffffb4
   79ea4:	mov	r0, #1
   79ea8:	str	r1, [fp, #-48]	; 0xffffffd0
   79eac:	and	r1, r3, #256	; 0x100
   79eb0:	str	r0, [fp, #-80]	; 0xffffffb0
   79eb4:	mov	r0, #0
   79eb8:	str	r1, [sp, #20]
   79ebc:	and	r1, r3, #768	; 0x300
   79ec0:	mov	r3, r2
   79ec4:	str	r0, [sp, #88]	; 0x58
   79ec8:	mov	r0, #0
   79ecc:	str	r1, [fp, #-60]	; 0xffffffc4
   79ed0:	mov	r1, #0
   79ed4:	str	r0, [sp, #84]	; 0x54
   79ed8:	mov	r0, #0
   79edc:	str	r0, [sp, #80]	; 0x50
   79ee0:	mov	r0, #0
   79ee4:	str	r0, [sp, #76]	; 0x4c
   79ee8:	mov	r0, #0
   79eec:	cmp	r1, #0
   79ef0:	str	r1, [fp, #-84]	; 0xffffffac
   79ef4:	beq	79f18 <fputs@plt+0x68b30>
   79ef8:	ldrd	r0, [r0, #8]
   79efc:	ldr	r2, [sp, #84]	; 0x54
   79f00:	orr	r2, r1, r2
   79f04:	ldr	r1, [sp, #88]	; 0x58
   79f08:	str	r2, [sp, #84]	; 0x54
   79f0c:	orr	r1, r0, r1
   79f10:	str	r1, [sp, #88]	; 0x58
   79f14:	ldr	r1, [fp, #-84]	; 0xffffffac
   79f18:	ldr	r0, [fp, #8]
   79f1c:	cmp	r1, r0
   79f20:	ldr	r0, [fp, #12]
   79f24:	bcs	79f34 <fputs@plt+0x68b4c>
   79f28:	ldr	r0, [sp, #60]	; 0x3c
   79f2c:	ldr	r0, [r0, #24]
   79f30:	ldr	r0, [r0, r1, lsl #2]
   79f34:	mov	r1, r0
   79f38:	ldrb	r0, [r0, #37]	; 0x25
   79f3c:	tst	r0, #4
   79f40:	bne	7a6d4 <fputs@plt+0x692ec>
   79f44:	ldr	r0, [fp, #-72]	; 0xffffffb8
   79f48:	str	r1, [fp, #-64]	; 0xffffffc0
   79f4c:	ldrb	r1, [r1, #16]
   79f50:	mov	r4, #0
   79f54:	ldr	r0, [r0, #4]
   79f58:	add	r1, r1, r1, lsl #3
   79f5c:	add	r0, r0, r1, lsl #3
   79f60:	ldr	r1, [r0, #52]	; 0x34
   79f64:	ldr	r0, [sp, #88]	; 0x58
   79f68:	mvn	r0, r0
   79f6c:	str	r1, [fp, #-52]	; 0xffffffcc
   79f70:	str	r0, [fp, #-56]	; 0xffffffc8
   79f74:	ldr	r0, [sp, #84]	; 0x54
   79f78:	mvn	r0, r0
   79f7c:	str	r0, [fp, #-68]	; 0xffffffbc
   79f80:	mov	r6, #1
   79f84:	rsb	r2, r4, #32
   79f88:	subs	r0, r4, #32
   79f8c:	mov	r7, r3
   79f90:	lsr	r5, r6, r2
   79f94:	lslpl	r5, r6, r0
   79f98:	lsl	r8, r6, r4
   79f9c:	movwpl	r8, #0
   79fa0:	and	r3, r8, lr
   79fa4:	and	r0, r5, ip
   79fa8:	orrs	r0, r3, r0
   79fac:	beq	79fb8 <fputs@plt+0x68bd0>
   79fb0:	mov	r3, r7
   79fb4:	b	7a10c <fputs@plt+0x68d24>
   79fb8:	ldr	r0, [fp, #-40]	; 0xffffffd8
   79fbc:	add	r9, r4, r4, lsl #2
   79fc0:	mov	r3, r7
   79fc4:	ldr	r0, [r0, #4]
   79fc8:	ldr	r6, [r0, r9, lsl #2]
   79fcc:	ldr	r0, [r6, #4]
   79fd0:	tst	r0, #4096	; 0x1000
   79fd4:	beq	79ffc <fputs@plt+0x68c14>
   79fd8:	tst	r0, #262144	; 0x40000
   79fdc:	bne	79fe8 <fputs@plt+0x68c00>
   79fe0:	add	r0, r6, #12
   79fe4:	b	79ff0 <fputs@plt+0x68c08>
   79fe8:	ldr	r0, [r6, #20]
   79fec:	ldr	r0, [r0, #4]
   79ff0:	ldr	r6, [r0]
   79ff4:	ldr	r0, [r6, #4]
   79ff8:	b	79fd0 <fputs@plt+0x68be8>
   79ffc:	ldrb	r0, [r6]
   7a000:	cmp	r0, #152	; 0x98
   7a004:	bne	7a0f0 <fputs@plt+0x68d08>
   7a008:	ldr	r0, [r6, #28]
   7a00c:	cmp	r0, r1
   7a010:	bne	7a0f0 <fputs@plt+0x68d08>
   7a014:	ldr	r0, [fp, #-56]	; 0xffffffc8
   7a018:	ldrsh	r2, [r6, #32]
   7a01c:	str	ip, [fp, #-36]	; 0xffffffdc
   7a020:	str	lr, [fp, #-32]	; 0xffffffe0
   7a024:	str	r0, [sp]
   7a028:	ldr	r0, [fp, #-68]	; 0xffffffbc
   7a02c:	str	r0, [sp, #4]
   7a030:	movw	r0, #386	; 0x182
   7a034:	str	r0, [sp, #8]
   7a038:	mov	r0, #0
   7a03c:	str	r0, [sp, #12]
   7a040:	ldr	r0, [fp, #-76]	; 0xffffffb4
   7a044:	bl	771bc <fputs@plt+0x65dd4>
   7a048:	cmp	r0, #0
   7a04c:	beq	7a0f8 <fputs@plt+0x68d10>
   7a050:	mov	sl, r0
   7a054:	ldrb	r0, [r0, #18]
   7a058:	ldr	r3, [fp, #-44]	; 0xffffffd4
   7a05c:	ldr	lr, [fp, #-32]	; 0xffffffe0
   7a060:	ldr	ip, [fp, #-36]	; 0xffffffdc
   7a064:	tst	r0, #130	; 0x82
   7a068:	beq	7a0e4 <fputs@plt+0x68cfc>
   7a06c:	ldrsh	r0, [r6, #32]
   7a070:	mvn	r1, #0
   7a074:	cmp	r0, r1
   7a078:	ble	7a0e4 <fputs@plt+0x68cfc>
   7a07c:	ldr	r0, [fp, #-40]	; 0xffffffd8
   7a080:	ldr	r6, [fp, #-72]	; 0xffffffb8
   7a084:	ldr	r0, [r0, #4]
   7a088:	ldr	r1, [r0, r9, lsl #2]
   7a08c:	ldr	r0, [r6]
   7a090:	bl	627e4 <fputs@plt+0x513fc>
   7a094:	cmp	r0, #0
   7a098:	bne	7a0a4 <fputs@plt+0x68cbc>
   7a09c:	ldr	r0, [sp, #72]	; 0x48
   7a0a0:	ldr	r0, [r0, #8]
   7a0a4:	ldr	r9, [r0]
   7a0a8:	ldr	r1, [sl]
   7a0ac:	ldr	r0, [r6]
   7a0b0:	bl	627e4 <fputs@plt+0x513fc>
   7a0b4:	cmp	r0, #0
   7a0b8:	bne	7a0c4 <fputs@plt+0x68cdc>
   7a0bc:	ldr	r0, [sp, #72]	; 0x48
   7a0c0:	ldr	r0, [r0, #8]
   7a0c4:	ldr	r1, [r0]
   7a0c8:	mov	r0, r9
   7a0cc:	bl	1606c <fputs@plt+0x4c84>
   7a0d0:	ldr	r3, [fp, #-44]	; 0xffffffd4
   7a0d4:	ldr	lr, [fp, #-32]	; 0xffffffe0
   7a0d8:	ldr	ip, [fp, #-36]	; 0xffffffdc
   7a0dc:	cmp	r0, #0
   7a0e0:	bne	7a104 <fputs@plt+0x68d1c>
   7a0e4:	orr	lr, r8, lr
   7a0e8:	orr	ip, r5, ip
   7a0ec:	b	7a104 <fputs@plt+0x68d1c>
   7a0f0:	mvn	r9, #0
   7a0f4:	b	7a10c <fputs@plt+0x68d24>
   7a0f8:	ldr	r3, [fp, #-44]	; 0xffffffd4
   7a0fc:	ldr	lr, [fp, #-32]	; 0xffffffe0
   7a100:	ldr	ip, [fp, #-36]	; 0xffffffdc
   7a104:	mvn	r9, #0
   7a108:	ldr	r1, [fp, #-52]	; 0xffffffcc
   7a10c:	add	r4, r4, #1
   7a110:	cmp	r4, r3
   7a114:	bne	79f80 <fputs@plt+0x68b98>
   7a118:	ldr	r0, [fp, #-64]	; 0xffffffc0
   7a11c:	ldr	r0, [r0, #36]	; 0x24
   7a120:	tst	r0, #4096	; 0x1000
   7a124:	bne	7a17c <fputs@plt+0x68d94>
   7a128:	mov	r2, #0
   7a12c:	tst	r0, #256	; 0x100
   7a130:	str	r2, [sp, #44]	; 0x2c
   7a134:	bne	7a188 <fputs@plt+0x68da0>
   7a138:	ldr	r0, [fp, #-64]	; 0xffffffc0
   7a13c:	ldr	r7, [r0, #28]
   7a140:	mov	r0, #0
   7a144:	cmp	r7, #0
   7a148:	beq	7a780 <fputs@plt+0x69398>
   7a14c:	ldrb	r2, [r7, #55]	; 0x37
   7a150:	tst	r2, #4
   7a154:	bne	7a780 <fputs@plt+0x69398>
   7a158:	ldrb	r6, [r7, #54]	; 0x36
   7a15c:	ldrh	r8, [r7, #52]	; 0x34
   7a160:	mov	r4, r3
   7a164:	cmp	r6, #0
   7a168:	movwne	r6, #1
   7a16c:	cmp	r8, #0
   7a170:	beq	7a580 <fputs@plt+0x69198>
   7a174:	ldrh	r0, [r7, #50]	; 0x32
   7a178:	b	7a19c <fputs@plt+0x68db4>
   7a17c:	ldr	r6, [fp, #-80]	; 0xffffffb0
   7a180:	ldr	r0, [fp, #-64]	; 0xffffffc0
   7a184:	b	7a588 <fputs@plt+0x691a0>
   7a188:	ldr	r6, [fp, #-80]	; 0xffffffb0
   7a18c:	mov	r4, r3
   7a190:	mov	r8, #1
   7a194:	mov	r7, #0
   7a198:	mov	r0, #0
   7a19c:	ldr	r2, [fp, #-84]	; 0xffffffac
   7a1a0:	str	r0, [sp, #48]	; 0x30
   7a1a4:	mov	r3, #1
   7a1a8:	str	r7, [fp, #-68]	; 0xffffffbc
   7a1ac:	str	r8, [sp, #40]	; 0x28
   7a1b0:	rsb	r0, r2, #32
   7a1b4:	lsr	r5, r3, r0
   7a1b8:	subs	r0, r2, #32
   7a1bc:	lslpl	r5, r3, r0
   7a1c0:	lsl	r0, r3, r2
   7a1c4:	movwpl	r0, #0
   7a1c8:	mov	r2, #0
   7a1cc:	mov	r3, r4
   7a1d0:	str	r0, [sp, #24]
   7a1d4:	mov	r0, #0
   7a1d8:	str	r0, [sp, #32]
   7a1dc:	ldr	r0, [fp, #-64]	; 0xffffffc0
   7a1e0:	str	r5, [sp, #28]
   7a1e4:	mov	r5, #0
   7a1e8:	ldrh	sl, [r0, #24]
   7a1ec:	mov	r4, r0
   7a1f0:	mov	r0, r2
   7a1f4:	str	r2, [fp, #-56]	; 0xffffffc8
   7a1f8:	cmp	r2, sl
   7a1fc:	bcs	7a20c <fputs@plt+0x68e24>
   7a200:	ldrh	r2, [r4, #42]	; 0x2a
   7a204:	cmp	r2, #0
   7a208:	beq	7a2a4 <fputs@plt+0x68ebc>
   7a20c:	mov	r4, #0
   7a210:	cmp	r7, #0
   7a214:	str	r5, [sp, #56]	; 0x38
   7a218:	beq	7a288 <fputs@plt+0x68ea0>
   7a21c:	ldr	r2, [r7, #4]
   7a220:	ldr	r0, [fp, #-56]	; 0xffffffc8
   7a224:	ldr	r8, [r7, #12]
   7a228:	ldr	r5, [r7, #28]
   7a22c:	add	r2, r2, r0, lsl #1
   7a230:	ldrh	r7, [r8, #32]
   7a234:	ldrb	r5, [r5, r0]
   7a238:	ldrh	r2, [r2]
   7a23c:	str	r5, [sp, #36]	; 0x24
   7a240:	cmp	r2, r7
   7a244:	mov	r7, #0
   7a248:	moveq	r2, r9
   7a24c:	sxth	r2, r2
   7a250:	cmp	r2, r9
   7a254:	movwgt	r7, #1
   7a258:	tst	r6, #255	; 0xff
   7a25c:	str	r7, [fp, #-80]	; 0xffffffb0
   7a260:	beq	7a280 <fputs@plt+0x68e98>
   7a264:	cmp	r2, r9
   7a268:	ble	7a280 <fputs@plt+0x68e98>
   7a26c:	mov	r0, #1
   7a270:	str	r0, [fp, #-80]	; 0xffffffb0
   7a274:	ldr	r0, [fp, #-56]	; 0xffffffc8
   7a278:	cmp	r0, sl
   7a27c:	bcs	7a2dc <fputs@plt+0x68ef4>
   7a280:	mov	r8, r2
   7a284:	b	7a2f4 <fputs@plt+0x68f0c>
   7a288:	mov	r0, #0
   7a28c:	str	r6, [sp, #52]	; 0x34
   7a290:	mvn	r8, #0
   7a294:	str	r0, [fp, #-80]	; 0xffffffb0
   7a298:	mov	r0, #0
   7a29c:	str	r0, [sp, #36]	; 0x24
   7a2a0:	b	7a2f8 <fputs@plt+0x68f10>
   7a2a4:	ldr	r2, [r4, #48]	; 0x30
   7a2a8:	ldr	r0, [fp, #-56]	; 0xffffffc8
   7a2ac:	ldr	r2, [r2, r0, lsl #2]
   7a2b0:	ldrh	r8, [r2, #18]
   7a2b4:	movw	r2, #386	; 0x182
   7a2b8:	tst	r8, r2
   7a2bc:	beq	7a20c <fputs@plt+0x68e24>
   7a2c0:	tst	r8, #256	; 0x100
   7a2c4:	ldr	r2, [fp, #-56]	; 0xffffffc8
   7a2c8:	ldr	r8, [sp, #40]	; 0x28
   7a2cc:	mov	r0, #0
   7a2d0:	movne	r6, r0
   7a2d4:	mov	r0, r4
   7a2d8:	b	7a534 <fputs@plt+0x6914c>
   7a2dc:	ldr	r0, [r8, #4]
   7a2e0:	mov	r8, r2
   7a2e4:	add	r0, r0, r2, lsl #4
   7a2e8:	ldrb	r0, [r0, #12]
   7a2ec:	cmp	r0, #0
   7a2f0:	moveq	r6, r0
   7a2f4:	str	r6, [sp, #52]	; 0x34
   7a2f8:	mov	r9, #1
   7a2fc:	str	lr, [fp, #-32]	; 0xffffffe0
   7a300:	str	ip, [fp, #-36]	; 0xffffffdc
   7a304:	mov	r5, #1
   7a308:	rsb	r2, r4, #32
   7a30c:	subs	r0, r4, #32
   7a310:	lsr	sl, r5, r2
   7a314:	lslpl	sl, r5, r0
   7a318:	lsl	r7, r5, r4
   7a31c:	movwpl	r7, #0
   7a320:	and	r1, r7, lr
   7a324:	and	r0, sl, ip
   7a328:	orrs	r0, r1, r0
   7a32c:	beq	7a348 <fputs@plt+0x68f60>
   7a330:	add	r4, r4, #1
   7a334:	cmp	r4, r3
   7a338:	bcs	7a544 <fputs@plt+0x6915c>
   7a33c:	tst	r9, #255	; 0xff
   7a340:	bne	7a304 <fputs@plt+0x68f1c>
   7a344:	b	7a544 <fputs@plt+0x6915c>
   7a348:	ldr	r0, [fp, #-40]	; 0xffffffd8
   7a34c:	add	r5, r4, r4, lsl #2
   7a350:	ldr	r0, [r0, #4]
   7a354:	ldr	r6, [r0, r5, lsl #2]
   7a358:	mov	r0, #0
   7a35c:	cmp	r6, #0
   7a360:	beq	7a3a0 <fputs@plt+0x68fb8>
   7a364:	mov	r1, r6
   7a368:	ldr	r2, [r1, #4]
   7a36c:	tst	r2, #4096	; 0x1000
   7a370:	beq	7a39c <fputs@plt+0x68fb4>
   7a374:	tst	r2, #262144	; 0x40000
   7a378:	bne	7a384 <fputs@plt+0x68f9c>
   7a37c:	add	r1, r1, #12
   7a380:	b	7a38c <fputs@plt+0x68fa4>
   7a384:	ldr	r1, [r1, #20]
   7a388:	ldr	r1, [r1, #4]
   7a38c:	ldr	r1, [r1]
   7a390:	cmp	r1, #0
   7a394:	bne	7a368 <fputs@plt+0x68f80>
   7a398:	b	7a3a0 <fputs@plt+0x68fb8>
   7a39c:	mov	r0, r1
   7a3a0:	ldr	r1, [fp, #-60]	; 0xffffffc4
   7a3a4:	cmp	r1, #0
   7a3a8:	moveq	r9, r1
   7a3ac:	cmn	r8, #1
   7a3b0:	blt	7a3e0 <fputs@plt+0x68ff8>
   7a3b4:	ldrb	r1, [r0]
   7a3b8:	cmp	r1, #152	; 0x98
   7a3bc:	bne	7a330 <fputs@plt+0x68f48>
   7a3c0:	ldr	r1, [r0, #28]
   7a3c4:	ldr	r2, [fp, #-52]	; 0xffffffcc
   7a3c8:	cmp	r1, r2
   7a3cc:	bne	7a330 <fputs@plt+0x68f48>
   7a3d0:	ldrsh	r0, [r0, #32]
   7a3d4:	cmp	r8, r0
   7a3d8:	bne	7a330 <fputs@plt+0x68f48>
   7a3dc:	b	7a414 <fputs@plt+0x6902c>
   7a3e0:	ldr	r1, [fp, #-68]	; 0xffffffbc
   7a3e4:	ldr	r2, [fp, #-56]	; 0xffffffc8
   7a3e8:	ldr	r1, [r1, #40]	; 0x28
   7a3ec:	add	r2, r2, r2, lsl #2
   7a3f0:	ldr	r1, [r1, #4]
   7a3f4:	ldr	r1, [r1, r2, lsl #2]
   7a3f8:	ldr	r2, [fp, #-52]	; 0xffffffcc
   7a3fc:	bl	645e0 <fputs@plt+0x531f8>
   7a400:	ldr	ip, [fp, #-36]	; 0xffffffdc
   7a404:	ldr	lr, [fp, #-32]	; 0xffffffe0
   7a408:	ldr	r3, [fp, #-44]	; 0xffffffd4
   7a40c:	cmp	r0, #0
   7a410:	bne	7a330 <fputs@plt+0x68f48>
   7a414:	ldr	r0, [fp, #-80]	; 0xffffffb0
   7a418:	cmp	r0, #0
   7a41c:	beq	7a46c <fputs@plt+0x69084>
   7a420:	ldr	r0, [fp, #-72]	; 0xffffffb8
   7a424:	mov	r1, r6
   7a428:	ldr	r0, [r0]
   7a42c:	bl	627e4 <fputs@plt+0x513fc>
   7a430:	cmp	r0, #0
   7a434:	bne	7a440 <fputs@plt+0x69058>
   7a438:	ldr	r0, [sp, #72]	; 0x48
   7a43c:	ldr	r0, [r0, #8]
   7a440:	ldr	r1, [fp, #-68]	; 0xffffffbc
   7a444:	ldr	r2, [fp, #-56]	; 0xffffffc8
   7a448:	ldr	r0, [r0]
   7a44c:	ldr	r1, [r1, #32]
   7a450:	ldr	r1, [r1, r2, lsl #2]
   7a454:	bl	1606c <fputs@plt+0x4c84>
   7a458:	ldr	r3, [fp, #-44]	; 0xffffffd4
   7a45c:	ldr	lr, [fp, #-32]	; 0xffffffe0
   7a460:	ldr	ip, [fp, #-36]	; 0xffffffdc
   7a464:	cmp	r0, #0
   7a468:	bne	7a330 <fputs@plt+0x68f48>
   7a46c:	ldr	r0, [sp, #20]
   7a470:	cmp	r0, #0
   7a474:	bne	7a508 <fputs@plt+0x69120>
   7a478:	ldr	r0, [sp, #44]	; 0x2c
   7a47c:	tst	r0, #255	; 0xff
   7a480:	beq	7a4b0 <fputs@plt+0x690c8>
   7a484:	ldr	r0, [fp, #-40]	; 0xffffffd8
   7a488:	ldr	r1, [sp, #32]
   7a48c:	ldr	r2, [sp, #36]	; 0x24
   7a490:	ldr	r0, [r0, #4]
   7a494:	eor	r1, r2, r1
   7a498:	uxtb	r1, r1
   7a49c:	add	r0, r0, r5, lsl #2
   7a4a0:	ldrb	r0, [r0, #12]
   7a4a4:	cmp	r1, r0
   7a4a8:	beq	7a508 <fputs@plt+0x69120>
   7a4ac:	b	7a544 <fputs@plt+0x6915c>
   7a4b0:	ldr	r0, [fp, #-40]	; 0xffffffd8
   7a4b4:	ldr	r1, [sp, #36]	; 0x24
   7a4b8:	ldr	r0, [r0, #4]
   7a4bc:	add	r0, r0, r5, lsl #2
   7a4c0:	ldrb	r0, [r0, #12]
   7a4c4:	eor	r1, r0, r1
   7a4c8:	mov	r0, #1
   7a4cc:	tst	r1, #255	; 0xff
   7a4d0:	str	r0, [sp, #44]	; 0x2c
   7a4d4:	str	r1, [sp, #32]
   7a4d8:	beq	7a500 <fputs@plt+0x69118>
   7a4dc:	ldr	r0, [fp, #16]
   7a4e0:	ldr	r4, [sp, #24]
   7a4e4:	mov	r2, r0
   7a4e8:	ldrd	r0, [r0]
   7a4ec:	orr	r0, r0, r4
   7a4f0:	ldr	r4, [sp, #28]
   7a4f4:	orr	r1, r1, r4
   7a4f8:	strd	r0, [r2]
   7a4fc:	b	7a508 <fputs@plt+0x69120>
   7a500:	mov	r0, #0
   7a504:	str	r0, [sp, #32]
   7a508:	orr	lr, r7, lr
   7a50c:	cmp	r8, #0
   7a510:	ldr	r0, [fp, #-64]	; 0xffffffc0
   7a514:	ldr	r6, [sp, #52]	; 0x34
   7a518:	ldr	r7, [fp, #-68]	; 0xffffffbc
   7a51c:	ldr	r8, [sp, #40]	; 0x28
   7a520:	ldr	r2, [fp, #-56]	; 0xffffffc8
   7a524:	ldr	r5, [sp, #56]	; 0x38
   7a528:	orr	ip, sl, ip
   7a52c:	mvn	r9, #0
   7a530:	movwmi	r5, #1
   7a534:	add	r2, r2, #1
   7a538:	cmp	r2, r8
   7a53c:	bne	7a1e8 <fputs@plt+0x68e00>
   7a540:	b	7a56c <fputs@plt+0x69184>
   7a544:	ldr	r0, [sp, #48]	; 0x30
   7a548:	ldr	r1, [fp, #-56]	; 0xffffffc8
   7a54c:	ldr	r5, [sp, #56]	; 0x38
   7a550:	ldr	r6, [sp, #52]	; 0x34
   7a554:	mvn	r9, #0
   7a558:	cmp	r1, r0
   7a55c:	ldr	r0, [fp, #-64]	; 0xffffffc0
   7a560:	movwcc	r6, #0
   7a564:	cmp	r1, #0
   7a568:	moveq	r6, r1
   7a56c:	mov	r1, #1
   7a570:	tst	r5, #255	; 0xff
   7a574:	str	r1, [fp, #-80]	; 0xffffffb0
   7a578:	bne	7a594 <fputs@plt+0x691ac>
   7a57c:	b	7a588 <fputs@plt+0x691a0>
   7a580:	ldr	r0, [fp, #-64]	; 0xffffffc0
   7a584:	mov	r3, r4
   7a588:	tst	r6, #255	; 0xff
   7a58c:	beq	7a6f0 <fputs@plt+0x69308>
   7a590:	str	r6, [fp, #-80]	; 0xffffffb0
   7a594:	ldrd	r0, [r0, #8]
   7a598:	ldr	r2, [sp, #76]	; 0x4c
   7a59c:	mov	r5, #0
   7a5a0:	mov	r9, #0
   7a5a4:	orr	r2, r1, r2
   7a5a8:	mvn	r1, r2
   7a5ac:	str	r2, [sp, #76]	; 0x4c
   7a5b0:	str	r1, [fp, #-52]	; 0xffffffcc
   7a5b4:	ldr	r1, [sp, #80]	; 0x50
   7a5b8:	orr	r1, r0, r1
   7a5bc:	mvn	r0, r1
   7a5c0:	str	r1, [sp, #80]	; 0x50
   7a5c4:	str	r0, [fp, #-56]	; 0xffffffc8
   7a5c8:	mov	r4, #1
   7a5cc:	rsb	r2, r9, #32
   7a5d0:	subs	r0, r9, #32
   7a5d4:	lsr	r8, r4, r2
   7a5d8:	lslpl	r8, r4, r0
   7a5dc:	lsl	sl, r4, r9
   7a5e0:	movwpl	sl, #0
   7a5e4:	and	r1, sl, lr
   7a5e8:	and	r0, r8, ip
   7a5ec:	orrs	r0, r1, r0
   7a5f0:	bne	7a65c <fputs@plt+0x69274>
   7a5f4:	ldr	r0, [fp, #-40]	; 0xffffffd8
   7a5f8:	str	ip, [fp, #-36]	; 0xffffffdc
   7a5fc:	str	lr, [fp, #-32]	; 0xffffffe0
   7a600:	ldr	r0, [r0, #4]
   7a604:	ldr	r7, [r0, r5]
   7a608:	ldr	r0, [fp, #-48]	; 0xffffffd0
   7a60c:	mov	r1, r7
   7a610:	bl	76d44 <fputs@plt+0x6595c>
   7a614:	mov	r4, r0
   7a618:	mov	r6, r1
   7a61c:	orrs	r0, r0, r1
   7a620:	bne	7a634 <fputs@plt+0x6924c>
   7a624:	mov	r0, r7
   7a628:	bl	6277c <fputs@plt+0x51394>
   7a62c:	cmp	r0, #0
   7a630:	beq	7a670 <fputs@plt+0x69288>
   7a634:	ldr	r0, [fp, #-56]	; 0xffffffc8
   7a638:	ldr	r1, [fp, #-52]	; 0xffffffcc
   7a63c:	ldr	ip, [fp, #-36]	; 0xffffffdc
   7a640:	ldr	lr, [fp, #-32]	; 0xffffffe0
   7a644:	ldr	r3, [fp, #-44]	; 0xffffffd4
   7a648:	and	r0, r4, r0
   7a64c:	and	r1, r6, r1
   7a650:	orrs	r0, r0, r1
   7a654:	orreq	ip, ip, r8
   7a658:	orreq	lr, lr, sl
   7a65c:	add	r9, r9, #1
   7a660:	add	r5, r5, #20
   7a664:	cmp	r3, r9
   7a668:	bne	7a5c8 <fputs@plt+0x691e0>
   7a66c:	b	7a680 <fputs@plt+0x69298>
   7a670:	ldr	r3, [fp, #-44]	; 0xffffffd4
   7a674:	ldr	lr, [fp, #-32]	; 0xffffffe0
   7a678:	ldr	ip, [fp, #-36]	; 0xffffffdc
   7a67c:	b	7a65c <fputs@plt+0x69274>
   7a680:	ldr	r0, [fp, #8]
   7a684:	ldr	r1, [fp, #-84]	; 0xffffffac
   7a688:	cmp	r1, r0
   7a68c:	bcs	7a774 <fputs@plt+0x6938c>
   7a690:	ldr	r0, [sp, #68]	; 0x44
   7a694:	mvn	r9, #0
   7a698:	subs	r0, lr, r0
   7a69c:	ldr	r0, [sp, #64]	; 0x40
   7a6a0:	sbcs	r0, ip, r0
   7a6a4:	bcs	7a6f8 <fputs@plt+0x69310>
   7a6a8:	ldr	r0, [fp, #-80]	; 0xffffffb0
   7a6ac:	add	r1, r1, #1
   7a6b0:	tst	r0, #255	; 0xff
   7a6b4:	ldr	r0, [fp, #-64]	; 0xffffffc0
   7a6b8:	bne	79eec <fputs@plt+0x68b04>
   7a6bc:	b	7a6f8 <fputs@plt+0x69310>
   7a6c0:	mov	r0, #1
   7a6c4:	mov	lr, #0
   7a6c8:	mov	ip, #0
   7a6cc:	mov	r3, r2
   7a6d0:	b	7a6f4 <fputs@plt+0x6930c>
   7a6d4:	ldrb	r0, [r1, #29]
   7a6d8:	cmp	r0, #0
   7a6dc:	ldr	r0, [sp, #64]	; 0x40
   7a6e0:	movne	ip, r0
   7a6e4:	ldr	r0, [sp, #68]	; 0x44
   7a6e8:	movne	lr, r0
   7a6ec:	b	7a6f8 <fputs@plt+0x69310>
   7a6f0:	mov	r0, #0
   7a6f4:	str	r0, [fp, #-80]	; 0xffffffb0
   7a6f8:	ldr	r0, [sp, #68]	; 0x44
   7a6fc:	ldr	r1, [sp, #64]	; 0x40
   7a700:	eor	r0, lr, r0
   7a704:	eor	r1, ip, r1
   7a708:	orrs	r0, r0, r1
   7a70c:	bne	7a718 <fputs@plt+0x69330>
   7a710:	mov	r0, r3
   7a714:	b	7a780 <fputs@plt+0x69398>
   7a718:	ldr	r1, [fp, #-80]	; 0xffffffb0
   7a71c:	mov	r0, #255	; 0xff
   7a720:	tst	r1, #255	; 0xff
   7a724:	bne	7a780 <fputs@plt+0x69398>
   7a728:	mvn	r6, lr
   7a72c:	mvn	r1, ip
   7a730:	mov	r0, r3
   7a734:	sub	r0, r0, #1
   7a738:	cmp	r0, #1
   7a73c:	blt	7a77c <fputs@plt+0x69394>
   7a740:	rsb	r7, r0, #32
   7a744:	subs	r3, r0, #32
   7a748:	lsl	r2, r9, r0
   7a74c:	movwpl	r2, #0
   7a750:	lsr	r7, r9, r7
   7a754:	cmp	r3, #0
   7a758:	orr	r7, r7, r9, lsl r0
   7a75c:	lslpl	r7, r9, r3
   7a760:	bic	r2, r6, r2
   7a764:	bic	r3, r1, r7
   7a768:	orrs	r2, r2, r3
   7a76c:	bne	7a734 <fputs@plt+0x6934c>
   7a770:	b	7a780 <fputs@plt+0x69398>
   7a774:	mvn	r9, #0
   7a778:	b	7a6f8 <fputs@plt+0x69310>
   7a77c:	mov	r0, #0
   7a780:	sxtb	r0, r0
   7a784:	sub	sp, fp, #28
   7a788:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   7a78c:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   7a790:	add	fp, sp, #24
   7a794:	cmn	r1, #1
   7a798:	mov	r7, r1
   7a79c:	bgt	7a7a8 <fputs@plt+0x693c0>
   7a7a0:	ldr	r7, [r0, #32]
   7a7a4:	sub	r7, r7, #1
   7a7a8:	ldr	r6, [r0]
   7a7ac:	ldrb	r6, [r6, #69]	; 0x45
   7a7b0:	cmp	r6, #0
   7a7b4:	beq	7a7c4 <fputs@plt+0x693dc>
   7a7b8:	movw	r7, #35320	; 0x89f8
   7a7bc:	movt	r7, #10
   7a7c0:	b	7a7d0 <fputs@plt+0x693e8>
   7a7c4:	ldr	r6, [r0, #4]
   7a7c8:	add	r7, r7, r7, lsl #2
   7a7cc:	add	r7, r6, r7, lsl #2
   7a7d0:	ldr	r0, [r0, #32]
   7a7d4:	cmp	r0, r1
   7a7d8:	ble	7a868 <fputs@plt+0x69480>
   7a7dc:	ldr	ip, [fp, #8]
   7a7e0:	sub	r1, r0, r1
   7a7e4:	add	r0, r7, #8
   7a7e8:	mov	lr, #0
   7a7ec:	mov	r8, #25
   7a7f0:	mov	r9, #37	; 0x25
   7a7f4:	mov	r6, #1
   7a7f8:	mov	r7, #30
   7a7fc:	ldr	r4, [r0, #-4]
   7a800:	cmp	r4, r2
   7a804:	bne	7a85c <fputs@plt+0x69474>
   7a808:	ldrb	r4, [r0, #-8]
   7a80c:	cmp	r4, #103	; 0x67
   7a810:	beq	7a838 <fputs@plt+0x69450>
   7a814:	cmp	r4, #47	; 0x2f
   7a818:	bne	7a85c <fputs@plt+0x69474>
   7a81c:	strb	r7, [r0, #-8]
   7a820:	ldm	r0, {r4, r5}
   7a824:	add	r4, r4, r3
   7a828:	str	r4, [r0, #-4]
   7a82c:	str	r5, [r0]
   7a830:	str	lr, [r0, #4]
   7a834:	b	7a85c <fputs@plt+0x69474>
   7a838:	cmp	ip, #0
   7a83c:	beq	7a850 <fputs@plt+0x69468>
   7a840:	strb	r9, [r0, #-8]
   7a844:	ldr	r4, [r0]
   7a848:	stmda	r0, {r4, r6}
   7a84c:	b	7a85c <fputs@plt+0x69474>
   7a850:	str	lr, [r0, #4]
   7a854:	str	lr, [r0, #-4]
   7a858:	strb	r8, [r0, #-8]
   7a85c:	add	r0, r0, #20
   7a860:	subs	r1, r1, #1
   7a864:	bne	7a7fc <fputs@plt+0x69414>
   7a868:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   7a86c:	push	{r4, r5, r6, sl, fp, lr}
   7a870:	add	fp, sp, #16
   7a874:	mov	r5, r3
   7a878:	mov	r6, r2
   7a87c:	mov	r4, r0
   7a880:	cmp	r1, #0
   7a884:	beq	7a8d0 <fputs@plt+0x694e8>
   7a888:	ldr	r0, [r4, #12]
   7a88c:	ldr	r2, [r4, #16]
   7a890:	add	r1, r0, #5
   7a894:	cmp	r1, r2
   7a898:	bcs	7a8bc <fputs@plt+0x694d4>
   7a89c:	str	r1, [r4, #12]
   7a8a0:	movw	r2, #16672	; 0x4120
   7a8a4:	ldr	r1, [r4, #8]
   7a8a8:	movt	r2, #17486	; 0x444e
   7a8ac:	str	r2, [r1, r0]!
   7a8b0:	mov	r0, #32
   7a8b4:	strb	r0, [r1, #4]
   7a8b8:	b	7a8d0 <fputs@plt+0x694e8>
   7a8bc:	movw	r1, #7208	; 0x1c28
   7a8c0:	mov	r0, r4
   7a8c4:	mov	r2, #5
   7a8c8:	movt	r1, #9
   7a8cc:	bl	23670 <fputs@plt+0x12288>
   7a8d0:	mov	r0, r4
   7a8d4:	mov	r1, r6
   7a8d8:	bl	23608 <fputs@plt+0x12220>
   7a8dc:	ldr	r0, [r4, #12]
   7a8e0:	ldr	r2, [r4, #16]
   7a8e4:	add	r1, r0, #1
   7a8e8:	cmp	r1, r2
   7a8ec:	bcs	7a904 <fputs@plt+0x6951c>
   7a8f0:	str	r1, [r4, #12]
   7a8f4:	ldr	r1, [r4, #8]
   7a8f8:	ldrb	r2, [r5]
   7a8fc:	strb	r2, [r1, r0]
   7a900:	b	7a914 <fputs@plt+0x6952c>
   7a904:	mov	r0, r4
   7a908:	mov	r1, r5
   7a90c:	mov	r2, #1
   7a910:	bl	23670 <fputs@plt+0x12288>
   7a914:	ldr	r0, [r4, #12]
   7a918:	ldr	r2, [r4, #16]
   7a91c:	add	r1, r0, #1
   7a920:	cmp	r1, r2
   7a924:	bcs	7a93c <fputs@plt+0x69554>
   7a928:	str	r1, [r4, #12]
   7a92c:	mov	r2, #63	; 0x3f
   7a930:	ldr	r1, [r4, #8]
   7a934:	strb	r2, [r1, r0]
   7a938:	pop	{r4, r5, r6, sl, fp, pc}
   7a93c:	movw	r1, #7217	; 0x1c31
   7a940:	mov	r0, r4
   7a944:	mov	r2, #1
   7a948:	movt	r1, #9
   7a94c:	pop	{r4, r5, r6, sl, fp, lr}
   7a950:	b	23670 <fputs@plt+0x12288>
   7a954:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   7a958:	add	fp, sp, #28
   7a95c:	sub	sp, sp, #20
   7a960:	ldr	r4, [r1]
   7a964:	mov	sl, r1
   7a968:	ldr	r6, [fp, #12]
   7a96c:	mov	r5, r2
   7a970:	mov	r7, r0
   7a974:	ldrb	r1, [r4]
   7a978:	cmp	r1, #79	; 0x4f
   7a97c:	beq	7a994 <fputs@plt+0x695ac>
   7a980:	ldr	r0, [r7, #8]
   7a984:	cmp	r1, #76	; 0x4c
   7a988:	beq	7a9ac <fputs@plt+0x695c4>
   7a98c:	cmp	r1, #73	; 0x49
   7a990:	bne	7a9c4 <fputs@plt+0x695dc>
   7a994:	ldr	r1, [r4, #16]
   7a998:	mov	r0, r7
   7a99c:	mov	r2, r6
   7a9a0:	bl	60d20 <fputs@plt+0x4f938>
   7a9a4:	mov	r6, r0
   7a9a8:	b	7ab30 <fputs@plt+0x69748>
   7a9ac:	mov	r1, #0
   7a9b0:	mov	r2, #0
   7a9b4:	mov	r3, r6
   7a9b8:	str	r1, [sp]
   7a9bc:	mov	r1, #25
   7a9c0:	b	7ab2c <fputs@plt+0x69744>
   7a9c4:	ldr	r8, [r5, #64]	; 0x40
   7a9c8:	str	r0, [sp, #16]
   7a9cc:	ldr	r9, [fp, #8]
   7a9d0:	ldrb	r0, [r8, #37]	; 0x25
   7a9d4:	tst	r0, #4
   7a9d8:	bne	7a9fc <fputs@plt+0x69614>
   7a9dc:	ldr	r0, [r8, #28]
   7a9e0:	cmp	r0, #0
   7a9e4:	beq	7a9fc <fputs@plt+0x69614>
   7a9e8:	ldr	r0, [r0, #28]
   7a9ec:	ldrb	r0, [r0, r3]
   7a9f0:	cmp	r0, #0
   7a9f4:	clzne	r0, r9
   7a9f8:	lsrne	r9, r0, #5
   7a9fc:	mov	r0, r7
   7aa00:	mov	r1, r4
   7aa04:	mov	r2, #4
   7aa08:	mov	r3, #0
   7aa0c:	bl	658b8 <fputs@plt+0x544d0>
   7aa10:	mov	r1, #0
   7aa14:	ldr	r2, [r4, #28]
   7aa18:	str	r0, [sp, #8]
   7aa1c:	cmp	r0, #4
   7aa20:	ldr	r0, [sp, #16]
   7aa24:	mov	r3, #0
   7aa28:	str	r1, [sp]
   7aa2c:	clz	r1, r9
   7aa30:	lsreq	r9, r1, #5
   7aa34:	mov	r1, #108	; 0x6c
   7aa38:	cmp	r9, #0
   7aa3c:	movwne	r1, #105	; 0x69
   7aa40:	str	r2, [sp, #12]
   7aa44:	bl	49a20 <fputs@plt+0x38638>
   7aa48:	ldr	r0, [r8, #36]	; 0x24
   7aa4c:	orr	r0, r0, #2048	; 0x800
   7aa50:	str	r0, [r8, #36]	; 0x24
   7aa54:	ldr	r0, [r5, #56]	; 0x38
   7aa58:	cmp	r0, #0
   7aa5c:	bne	7aa70 <fputs@plt+0x69688>
   7aa60:	ldr	r0, [sp, #16]
   7aa64:	bl	626a8 <fputs@plt+0x512c0>
   7aa68:	str	r0, [r5, #16]
   7aa6c:	ldr	r0, [r5, #56]	; 0x38
   7aa70:	add	r2, r0, #1
   7aa74:	mov	r3, #0
   7aa78:	str	r2, [r5, #56]	; 0x38
   7aa7c:	add	r2, r2, r2, lsl #1
   7aa80:	ldr	r0, [r7]
   7aa84:	ldr	r1, [r5, #60]	; 0x3c
   7aa88:	mov	r7, #0
   7aa8c:	lsl	r2, r2, #2
   7aa90:	bl	33af0 <fputs@plt+0x22708>
   7aa94:	cmp	r0, #0
   7aa98:	str	r0, [r5, #60]	; 0x3c
   7aa9c:	beq	7aadc <fputs@plt+0x696f4>
   7aaa0:	mov	r4, r0
   7aaa4:	ldr	r0, [r5, #56]	; 0x38
   7aaa8:	ldr	r2, [sp, #12]
   7aaac:	sub	r0, r0, #1
   7aab0:	add	r8, r0, r0, lsl #1
   7aab4:	ldr	r0, [sp, #8]
   7aab8:	str	r2, [r4, r8, lsl #2]
   7aabc:	cmp	r0, #1
   7aac0:	bne	7aae4 <fputs@plt+0x696fc>
   7aac4:	ldr	r7, [sp, #16]
   7aac8:	mov	r0, #0
   7aacc:	mov	r1, #103	; 0x67
   7aad0:	mov	r3, r6
   7aad4:	str	r0, [sp]
   7aad8:	b	7aaf4 <fputs@plt+0x6970c>
   7aadc:	str	r7, [r5, #56]	; 0x38
   7aae0:	b	7ab30 <fputs@plt+0x69748>
   7aae4:	ldr	r7, [sp, #16]
   7aae8:	mov	r1, #47	; 0x2f
   7aaec:	mov	r3, #0
   7aaf0:	str	r6, [sp]
   7aaf4:	mov	r0, r7
   7aaf8:	bl	49a20 <fputs@plt+0x38638>
   7aafc:	cmp	r9, #0
   7ab00:	add	r2, r4, r8, lsl #2
   7ab04:	mov	r1, #5
   7ab08:	mov	r3, #0
   7ab0c:	movwne	r1, #4
   7ab10:	strb	r1, [r2, #8]
   7ab14:	str	r0, [r2, #4]
   7ab18:	mov	r0, #0
   7ab1c:	mov	r1, #76	; 0x4c
   7ab20:	mov	r2, r6
   7ab24:	str	r0, [sp]
   7ab28:	mov	r0, r7
   7ab2c:	bl	49a20 <fputs@plt+0x38638>
   7ab30:	mov	r0, r5
   7ab34:	mov	r1, sl
   7ab38:	bl	7ab48 <fputs@plt+0x69760>
   7ab3c:	mov	r0, r6
   7ab40:	sub	sp, fp, #28
   7ab44:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   7ab48:	push	{r4, r5, r6, r7, fp, lr}
   7ab4c:	add	fp, sp, #16
   7ab50:	cmp	r1, #0
   7ab54:	beq	7abf8 <fputs@plt+0x69810>
   7ab58:	add	ip, r0, #72	; 0x48
   7ab5c:	mov	lr, #0
   7ab60:	ldrh	r2, [r1, #20]
   7ab64:	tst	r2, #4
   7ab68:	bne	7abf8 <fputs@plt+0x69810>
   7ab6c:	ldr	r3, [r0]
   7ab70:	cmp	r3, #0
   7ab74:	beq	7ab88 <fputs@plt+0x697a0>
   7ab78:	ldr	r3, [r1]
   7ab7c:	ldrb	r3, [r3, #4]
   7ab80:	tst	r3, #1
   7ab84:	beq	7abf8 <fputs@plt+0x69810>
   7ab88:	ldrd	r4, [ip]
   7ab8c:	ldrd	r6, [r1, #40]	; 0x28
   7ab90:	and	r3, r7, r5
   7ab94:	and	r4, r6, r4
   7ab98:	orrs	r3, r4, r3
   7ab9c:	bne	7abf8 <fputs@plt+0x69810>
   7aba0:	tst	r2, #1024	; 0x400
   7aba4:	mov	r3, #512	; 0x200
   7aba8:	movweq	r3, #4
   7abac:	cmp	lr, #0
   7abb0:	movweq	r3, #4
   7abb4:	orr	r2, r3, r2
   7abb8:	strh	r2, [r1, #20]
   7abbc:	ldr	r2, [r1, #4]
   7abc0:	cmp	r2, #0
   7abc4:	bmi	7abf8 <fputs@plt+0x69810>
   7abc8:	ldr	r1, [r1, #24]
   7abcc:	add	r2, r2, r2, lsl #1
   7abd0:	ldr	r1, [r1, #20]
   7abd4:	add	r1, r1, r2, lsl #4
   7abd8:	ldrb	r2, [r1, #22]
   7abdc:	sub	r2, r2, #1
   7abe0:	tst	r2, #255	; 0xff
   7abe4:	strb	r2, [r1, #22]
   7abe8:	bne	7abf8 <fputs@plt+0x69810>
   7abec:	sub	lr, lr, #1
   7abf0:	cmp	r1, #0
   7abf4:	bne	7ab60 <fputs@plt+0x69778>
   7abf8:	pop	{r4, r5, r6, r7, fp, pc}
   7abfc:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   7ac00:	add	fp, sp, #28
   7ac04:	sub	sp, sp, #44	; 0x2c
   7ac08:	str	r1, [fp, #-32]	; 0xffffffe0
   7ac0c:	ldr	r1, [r1, #64]	; 0x40
   7ac10:	mov	sl, r0
   7ac14:	str	r2, [sp, #32]
   7ac18:	ldr	r6, [sl, #76]	; 0x4c
   7ac1c:	ldr	r5, [sl]
   7ac20:	ldr	r7, [sl, #8]
   7ac24:	ldrh	r0, [r1, #24]
   7ac28:	ldrh	r4, [r1, #42]	; 0x2a
   7ac2c:	str	r1, [sp, #24]
   7ac30:	ldr	r1, [r1, #28]
   7ac34:	str	r0, [sp, #36]	; 0x24
   7ac38:	add	r0, r0, r3
   7ac3c:	str	r0, [sp, #20]
   7ac40:	add	r0, r6, r0
   7ac44:	str	r0, [sl, #76]	; 0x4c
   7ac48:	mov	r0, r5
   7ac4c:	bl	7b0cc <fputs@plt+0x69ce4>
   7ac50:	mov	r1, r0
   7ac54:	mov	r0, r5
   7ac58:	bl	1b71c <fputs@plt+0xa334>
   7ac5c:	add	r5, r6, #1
   7ac60:	cmp	r4, #0
   7ac64:	str	r0, [sp, #28]
   7ac68:	str	r7, [sp, #16]
   7ac6c:	beq	7ad7c <fputs@plt+0x69994>
   7ac70:	ldr	r0, [fp, #-32]	; 0xffffffe0
   7ac74:	str	r6, [sp, #12]
   7ac78:	ldr	r6, [sp, #32]
   7ac7c:	mov	r9, #0
   7ac80:	mov	r1, #108	; 0x6c
   7ac84:	mov	r3, #0
   7ac88:	ldr	r8, [r0, #8]
   7ac8c:	cmp	r6, #0
   7ac90:	mov	r0, r7
   7ac94:	str	r9, [sp]
   7ac98:	movwne	r1, #105	; 0x69
   7ac9c:	mov	r2, r8
   7aca0:	bl	49a20 <fputs@plt+0x38638>
   7aca4:	mov	r0, r7
   7aca8:	mov	r1, #13
   7acac:	mov	r2, #0
   7acb0:	mov	r3, #0
   7acb4:	str	r9, [sp]
   7acb8:	bl	49a20 <fputs@plt+0x38638>
   7acbc:	cmp	r6, #0
   7acc0:	mov	r1, #66	; 0x42
   7acc4:	str	r0, [sp, #8]
   7acc8:	mov	r0, r7
   7accc:	mov	r2, r8
   7acd0:	mov	r3, #0
   7acd4:	str	r5, [sp]
   7acd8:	movwne	r1, #63	; 0x3f
   7acdc:	bl	49a20 <fputs@plt+0x38638>
   7ace0:	mov	r6, r0
   7ace4:	mov	r0, r7
   7ace8:	mov	r2, r4
   7acec:	mvn	r3, #13
   7acf0:	mov	r1, r6
   7acf4:	bl	1d520 <fputs@plt+0xc138>
   7acf8:	ldr	r0, [fp, #-32]	; 0xffffffe0
   7acfc:	str	r6, [r0, #20]
   7ad00:	ldr	r0, [r7, #32]
   7ad04:	ldr	r2, [r7, #24]
   7ad08:	sub	r1, r0, #1
   7ad0c:	str	r1, [r2, #96]	; 0x60
   7ad10:	ldr	r2, [r7]
   7ad14:	ldrb	r2, [r2, #69]	; 0x45
   7ad18:	cmp	r2, #0
   7ad1c:	beq	7ad2c <fputs@plt+0x69944>
   7ad20:	movw	r1, #35320	; 0x89f8
   7ad24:	movt	r1, #10
   7ad28:	b	7ad44 <fputs@plt+0x6995c>
   7ad2c:	ldr	r2, [sp, #8]
   7ad30:	cmp	r2, #0
   7ad34:	movpl	r1, r2
   7ad38:	ldr	r2, [r7, #4]
   7ad3c:	add	r1, r1, r1, lsl #2
   7ad40:	add	r1, r2, r1, lsl #2
   7ad44:	ldr	r2, [sp, #12]
   7ad48:	ldr	r7, [sp, #16]
   7ad4c:	str	r0, [r1, #8]
   7ad50:	add	r6, r2, #1
   7ad54:	add	r0, r6, r9
   7ad58:	mov	r1, #47	; 0x2f
   7ad5c:	mov	r2, r8
   7ad60:	mov	r3, r9
   7ad64:	str	r0, [sp]
   7ad68:	mov	r0, r7
   7ad6c:	bl	49a20 <fputs@plt+0x38638>
   7ad70:	add	r9, r9, #1
   7ad74:	cmp	r4, r9
   7ad78:	bne	7ad54 <fputs@plt+0x6996c>
   7ad7c:	ldr	r0, [sp, #36]	; 0x24
   7ad80:	cmp	r4, r0
   7ad84:	bcs	7aee4 <fputs@plt+0x69afc>
   7ad88:	movw	r9, #257	; 0x101
   7ad8c:	mov	r8, #0
   7ad90:	ldr	r0, [sp, #24]
   7ad94:	ldr	r2, [fp, #-32]	; 0xffffffe0
   7ad98:	add	r6, r4, r5
   7ad9c:	mov	r3, r4
   7ada0:	ldr	r0, [r0, #48]	; 0x30
   7ada4:	ldr	r7, [r0, r4, lsl #2]
   7ada8:	ldr	r0, [sp, #32]
   7adac:	stm	sp, {r0, r6}
   7adb0:	mov	r0, sl
   7adb4:	mov	r1, r7
   7adb8:	bl	7a954 <fputs@plt+0x6956c>
   7adbc:	cmp	r0, r6
   7adc0:	beq	7ae40 <fputs@plt+0x69a58>
   7adc4:	mov	r2, r0
   7adc8:	ldr	r0, [sp, #20]
   7adcc:	cmp	r0, #1
   7add0:	bne	7ae1c <fputs@plt+0x69a34>
   7add4:	cmp	r5, #0
   7add8:	beq	7ae3c <fputs@plt+0x69a54>
   7addc:	ldrb	r0, [sl, #19]
   7ade0:	cmp	r0, #7
   7ade4:	bhi	7ae3c <fputs@plt+0x69a54>
   7ade8:	mov	r1, #0
   7adec:	add	r3, sl, r1
   7adf0:	ldr	r6, [r3, #136]	; 0x88
   7adf4:	cmp	r6, r5
   7adf8:	beq	7ae34 <fputs@plt+0x69a4c>
   7adfc:	add	r1, r1, #20
   7ae00:	cmp	r1, #200	; 0xc8
   7ae04:	bne	7adec <fputs@plt+0x69a04>
   7ae08:	add	r1, r0, #1
   7ae0c:	add	r0, sl, r0, lsl #2
   7ae10:	strb	r1, [sl, #19]
   7ae14:	str	r5, [r0, #28]
   7ae18:	b	7ae3c <fputs@plt+0x69a54>
   7ae1c:	ldr	r0, [sp, #16]
   7ae20:	mov	r1, #31
   7ae24:	mov	r3, r6
   7ae28:	str	r8, [sp]
   7ae2c:	bl	49a20 <fputs@plt+0x38638>
   7ae30:	b	7ae40 <fputs@plt+0x69a58>
   7ae34:	mov	r0, #1
   7ae38:	strb	r0, [r3, #130]	; 0x82
   7ae3c:	mov	r5, r2
   7ae40:	ldrh	r0, [r7, #18]
   7ae44:	ldr	r6, [sp, #28]
   7ae48:	tst	r0, r9
   7ae4c:	bne	7aed0 <fputs@plt+0x69ae8>
   7ae50:	ldr	r1, [r7]
   7ae54:	ldrb	r0, [r7, #21]
   7ae58:	ldr	r7, [r1, #16]
   7ae5c:	tst	r0, #8
   7ae60:	bne	7ae90 <fputs@plt+0x69aa8>
   7ae64:	mov	r0, r7
   7ae68:	bl	65e0c <fputs@plt+0x54a24>
   7ae6c:	cmp	r0, #0
   7ae70:	beq	7ae90 <fputs@plt+0x69aa8>
   7ae74:	ldr	r0, [fp, #-32]	; 0xffffffe0
   7ae78:	add	r2, r5, r4
   7ae7c:	mov	r1, #76	; 0x4c
   7ae80:	ldr	r3, [r0, #12]
   7ae84:	ldr	r0, [sp, #16]
   7ae88:	str	r8, [sp]
   7ae8c:	bl	49a20 <fputs@plt+0x38638>
   7ae90:	cmp	r6, #0
   7ae94:	beq	7aed0 <fputs@plt+0x69ae8>
   7ae98:	ldrb	r1, [r6, r4]
   7ae9c:	mov	r0, r7
   7aea0:	bl	65710 <fputs@plt+0x54328>
   7aea4:	cmp	r0, #65	; 0x41
   7aea8:	bne	7aeb8 <fputs@plt+0x69ad0>
   7aeac:	mov	r1, #65	; 0x41
   7aeb0:	strb	r1, [r6, r4]
   7aeb4:	b	7aebc <fputs@plt+0x69ad4>
   7aeb8:	ldrb	r1, [r6, r4]
   7aebc:	mov	r0, r7
   7aec0:	bl	7aefc <fputs@plt+0x69b14>
   7aec4:	cmp	r0, #0
   7aec8:	movne	r0, #65	; 0x41
   7aecc:	strbne	r0, [r6, r4]
   7aed0:	ldr	r0, [sp, #36]	; 0x24
   7aed4:	add	r4, r4, #1
   7aed8:	cmp	r4, r0
   7aedc:	bne	7ad90 <fputs@plt+0x699a8>
   7aee0:	b	7aee8 <fputs@plt+0x69b00>
   7aee4:	ldr	r6, [sp, #28]
   7aee8:	ldr	r0, [fp, #8]
   7aeec:	str	r6, [r0]
   7aef0:	mov	r0, r5
   7aef4:	sub	sp, fp, #28
   7aef8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   7aefc:	mov	r2, r0
   7af00:	mov	r0, #1
   7af04:	cmp	r1, #65	; 0x41
   7af08:	bne	7af10 <fputs@plt+0x69b28>
   7af0c:	bx	lr
   7af10:	ldrb	ip, [r2]
   7af14:	add	r3, ip, #101	; 0x65
   7af18:	uxtb	r3, r3
   7af1c:	cmp	r3, #1
   7af20:	bhi	7af3c <fputs@plt+0x69b54>
   7af24:	ldr	r2, [r2, #12]
   7af28:	ldrb	ip, [r2]
   7af2c:	add	r3, ip, #101	; 0x65
   7af30:	uxtb	r3, r3
   7af34:	cmp	r3, #2
   7af38:	bcc	7af24 <fputs@plt+0x69b3c>
   7af3c:	cmp	ip, #157	; 0x9d
   7af40:	ldrbeq	ip, [r2, #38]	; 0x26
   7af44:	cmp	ip, #132	; 0x84
   7af48:	ble	7af78 <fputs@plt+0x69b90>
   7af4c:	cmp	ip, #133	; 0x85
   7af50:	beq	7afa8 <fputs@plt+0x69bc0>
   7af54:	cmp	ip, #134	; 0x86
   7af58:	bxeq	lr
   7af5c:	cmp	ip, #152	; 0x98
   7af60:	bne	7afa0 <fputs@plt+0x69bb8>
   7af64:	ldrsh	r2, [r2, #32]
   7af68:	mov	r0, #0
   7af6c:	cmn	r2, #1
   7af70:	bgt	7af0c <fputs@plt+0x69b24>
   7af74:	b	7af88 <fputs@plt+0x69ba0>
   7af78:	cmp	ip, #97	; 0x61
   7af7c:	beq	7afb4 <fputs@plt+0x69bcc>
   7af80:	cmp	ip, #132	; 0x84
   7af84:	bne	7afa0 <fputs@plt+0x69bb8>
   7af88:	sub	r0, r1, #67	; 0x43
   7af8c:	uxtb	r1, r0
   7af90:	mov	r0, #0
   7af94:	cmp	r1, #2
   7af98:	movwcc	r0, #1
   7af9c:	bx	lr
   7afa0:	mov	r0, #0
   7afa4:	bx	lr
   7afa8:	sub	r0, r1, #67	; 0x43
   7afac:	and	r0, r0, #253	; 0xfd
   7afb0:	b	7afb8 <fputs@plt+0x69bd0>
   7afb4:	sub	r0, r1, #66	; 0x42
   7afb8:	clz	r0, r0
   7afbc:	lsr	r0, r0, #5
   7afc0:	bx	lr
   7afc4:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   7afc8:	add	fp, sp, #24
   7afcc:	sub	sp, sp, #8
   7afd0:	cmp	r3, #0
   7afd4:	beq	7b0c4 <fputs@plt+0x69cdc>
   7afd8:	ldr	r8, [r0, #8]
   7afdc:	mov	r6, r3
   7afe0:	mov	r4, r1
   7afe4:	mov	r5, r0
   7afe8:	cmp	r2, #1
   7afec:	blt	7b010 <fputs@plt+0x69c28>
   7aff0:	ldrb	r0, [r6]
   7aff4:	cmp	r0, #65	; 0x41
   7aff8:	bne	7b010 <fputs@plt+0x69c28>
   7affc:	sub	r2, r2, #1
   7b000:	add	r6, r6, #1
   7b004:	add	r4, r4, #1
   7b008:	cmp	r2, #0
   7b00c:	bgt	7aff0 <fputs@plt+0x69c08>
   7b010:	sub	r0, r6, #1
   7b014:	mov	r7, r2
   7b018:	cmp	r2, #2
   7b01c:	blt	7b034 <fputs@plt+0x69c4c>
   7b020:	ldrb	r1, [r0, r7]
   7b024:	sub	r2, r7, #1
   7b028:	cmp	r1, #65	; 0x41
   7b02c:	beq	7b014 <fputs@plt+0x69c2c>
   7b030:	b	7b03c <fputs@plt+0x69c54>
   7b034:	cmp	r7, #1
   7b038:	bne	7b0c4 <fputs@plt+0x69cdc>
   7b03c:	mov	r9, #0
   7b040:	mov	r0, r8
   7b044:	mov	r1, #48	; 0x30
   7b048:	mov	r2, r4
   7b04c:	mov	r3, r7
   7b050:	str	r9, [sp]
   7b054:	bl	49a20 <fputs@plt+0x38638>
   7b058:	mov	r1, r0
   7b05c:	mov	r0, r8
   7b060:	mov	r2, r6
   7b064:	mov	r3, r7
   7b068:	bl	1d520 <fputs@plt+0xc138>
   7b06c:	add	r0, r4, r7
   7b070:	mov	r1, #0
   7b074:	add	r2, r5, r1
   7b078:	ldr	r3, [r2, #136]	; 0x88
   7b07c:	cmp	r3, r4
   7b080:	blt	7b0b8 <fputs@plt+0x69cd0>
   7b084:	cmp	r3, r0
   7b088:	bge	7b0b8 <fputs@plt+0x69cd0>
   7b08c:	ldrb	r7, [r2, #130]	; 0x82
   7b090:	cmp	r7, #0
   7b094:	beq	7b0b4 <fputs@plt+0x69ccc>
   7b098:	ldrb	r7, [r5, #19]
   7b09c:	cmp	r7, #7
   7b0a0:	addls	r6, r7, #1
   7b0a4:	addls	r7, r5, r7, lsl #2
   7b0a8:	strbls	r6, [r5, #19]
   7b0ac:	strls	r3, [r7, #28]
   7b0b0:	strb	r9, [r2, #130]	; 0x82
   7b0b4:	str	r9, [r2, #136]	; 0x88
   7b0b8:	add	r1, r1, #20
   7b0bc:	cmp	r1, #200	; 0xc8
   7b0c0:	bne	7b074 <fputs@plt+0x69c8c>
   7b0c4:	sub	sp, fp, #24
   7b0c8:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   7b0cc:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   7b0d0:	add	fp, sp, #24
   7b0d4:	mov	r5, r0
   7b0d8:	ldr	r0, [r1, #16]
   7b0dc:	cmp	r0, #0
   7b0e0:	bne	7b1c0 <fputs@plt+0x69dd8>
   7b0e4:	ldrh	r0, [r1, #52]	; 0x34
   7b0e8:	ldr	r9, [r1, #12]
   7b0ec:	mov	r4, r1
   7b0f0:	mov	r1, #0
   7b0f4:	mov	r6, #0
   7b0f8:	add	r0, r0, #1
   7b0fc:	bl	1438c <fputs@plt+0x2fa4>
   7b100:	cmp	r0, #0
   7b104:	str	r0, [r4, #16]
   7b108:	beq	7b1a4 <fputs@plt+0x69dbc>
   7b10c:	ldrh	r1, [r4, #52]	; 0x34
   7b110:	cmp	r1, #0
   7b114:	beq	7b194 <fputs@plt+0x69dac>
   7b118:	mov	r5, #0
   7b11c:	mvn	r8, #0
   7b120:	mov	r7, #0
   7b124:	mov	r6, #0
   7b128:	ldr	r0, [r4, #4]
   7b12c:	add	r0, r0, r7
   7b130:	ldrsh	r0, [r0]
   7b134:	cmp	r0, r8
   7b138:	ble	7b14c <fputs@plt+0x69d64>
   7b13c:	ldr	r1, [r9, #4]
   7b140:	add	r0, r1, r0, lsl #4
   7b144:	ldrb	r0, [r0, #13]
   7b148:	b	7b170 <fputs@plt+0x69d88>
   7b14c:	beq	7b16c <fputs@plt+0x69d84>
   7b150:	ldr	r0, [r4, #40]	; 0x28
   7b154:	ldr	r0, [r0, #4]
   7b158:	ldr	r0, [r0, r5]
   7b15c:	bl	6565c <fputs@plt+0x54274>
   7b160:	cmp	r0, #0
   7b164:	movweq	r0, #65	; 0x41
   7b168:	b	7b170 <fputs@plt+0x69d88>
   7b16c:	mov	r0, #68	; 0x44
   7b170:	ldr	r1, [r4, #16]
   7b174:	add	r5, r5, #20
   7b178:	add	r7, r7, #2
   7b17c:	strb	r0, [r1, r6]
   7b180:	add	r6, r6, #1
   7b184:	ldrh	r0, [r4, #52]	; 0x34
   7b188:	cmp	r6, r0
   7b18c:	bcc	7b128 <fputs@plt+0x69d40>
   7b190:	ldr	r0, [r4, #16]
   7b194:	mov	r1, #0
   7b198:	strb	r1, [r0, r6]
   7b19c:	ldr	r0, [r4, #16]
   7b1a0:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   7b1a4:	ldrb	r1, [r5, #69]	; 0x45
   7b1a8:	mov	r0, #0
   7b1ac:	cmp	r1, #0
   7b1b0:	bne	7b1c0 <fputs@plt+0x69dd8>
   7b1b4:	ldrb	r1, [r5, #70]	; 0x46
   7b1b8:	cmp	r1, #0
   7b1bc:	beq	7b1c4 <fputs@plt+0x69ddc>
   7b1c0:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   7b1c4:	mov	r1, #1
   7b1c8:	strb	r1, [r5, #69]	; 0x45
   7b1cc:	ldr	r2, [r5, #164]	; 0xa4
   7b1d0:	cmp	r2, #1
   7b1d4:	strge	r1, [r5, #248]	; 0xf8
   7b1d8:	ldr	r1, [r5, #256]	; 0x100
   7b1dc:	add	r1, r1, #1
   7b1e0:	str	r1, [r5, #256]	; 0x100
   7b1e4:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   7b1e8:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   7b1ec:	add	fp, sp, #24
   7b1f0:	mov	r8, r0
   7b1f4:	ldr	r0, [r0]
   7b1f8:	ldr	r7, [r8, #12]
   7b1fc:	ldr	r1, [r8, #20]
   7b200:	ldr	r0, [r0]
   7b204:	cmp	r7, #1
   7b208:	ldr	r4, [r0]
   7b20c:	blt	7b268 <fputs@plt+0x69e80>
   7b210:	add	r5, r1, #12
   7b214:	ldrh	r0, [r5, #8]
   7b218:	tst	r0, #1
   7b21c:	beq	7b230 <fputs@plt+0x69e48>
   7b220:	ldr	r1, [r5, #-12]
   7b224:	mov	r0, r4
   7b228:	bl	47818 <fputs@plt+0x36430>
   7b22c:	ldrh	r0, [r5, #8]
   7b230:	tst	r0, #16
   7b234:	sub	r7, r7, #1
   7b238:	tsteq	r0, #32
   7b23c:	beq	7b258 <fputs@plt+0x69e70>
   7b240:	ldr	r6, [r5]
   7b244:	mov	r0, r6
   7b248:	bl	7b1e8 <fputs@plt+0x69e00>
   7b24c:	mov	r0, r4
   7b250:	mov	r1, r6
   7b254:	bl	13dc4 <fputs@plt+0x29dc>
   7b258:	add	r5, r5, #48	; 0x30
   7b25c:	cmp	r7, #0
   7b260:	bgt	7b214 <fputs@plt+0x69e2c>
   7b264:	ldr	r1, [r8, #20]
   7b268:	add	r0, r8, #24
   7b26c:	cmp	r1, r0
   7b270:	beq	7b280 <fputs@plt+0x69e98>
   7b274:	mov	r0, r4
   7b278:	pop	{r4, r5, r6, r7, r8, sl, fp, lr}
   7b27c:	b	13dc4 <fputs@plt+0x29dc>
   7b280:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   7b284:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   7b288:	add	fp, sp, #24
   7b28c:	sub	sp, sp, #8
   7b290:	mov	r4, r0
   7b294:	ldrb	r0, [r0, #19]
   7b298:	ldr	r9, [fp, #8]
   7b29c:	mov	r6, r3
   7b2a0:	mov	r3, r2
   7b2a4:	mov	r8, r1
   7b2a8:	ldr	r7, [r4, #8]
   7b2ac:	cmp	r0, #0
   7b2b0:	beq	7b2cc <fputs@plt+0x69ee4>
   7b2b4:	sub	r0, r0, #1
   7b2b8:	strb	r0, [r4, #19]
   7b2bc:	uxtb	r0, r0
   7b2c0:	add	r0, r4, r0, lsl #2
   7b2c4:	ldr	r5, [r0, #28]
   7b2c8:	b	7b2d8 <fputs@plt+0x69ef0>
   7b2cc:	ldr	r0, [r4, #76]	; 0x4c
   7b2d0:	add	r5, r0, #1
   7b2d4:	str	r5, [r4, #76]	; 0x4c
   7b2d8:	mov	r0, r7
   7b2dc:	mov	r1, #69	; 0x45
   7b2e0:	mov	r2, r8
   7b2e4:	str	r9, [sp]
   7b2e8:	bl	49a20 <fputs@plt+0x38638>
   7b2ec:	mov	r1, r0
   7b2f0:	mov	r0, r7
   7b2f4:	mov	r2, r6
   7b2f8:	mvn	r3, #13
   7b2fc:	bl	1d520 <fputs@plt+0xc138>
   7b300:	mov	r0, r7
   7b304:	mov	r1, #49	; 0x31
   7b308:	mov	r2, r9
   7b30c:	mov	r3, r6
   7b310:	str	r5, [sp]
   7b314:	bl	49a20 <fputs@plt+0x38638>
   7b318:	mov	r0, #0
   7b31c:	mov	r1, #110	; 0x6e
   7b320:	mov	r2, r8
   7b324:	mov	r3, r5
   7b328:	str	r0, [sp]
   7b32c:	mov	r0, r7
   7b330:	bl	49a20 <fputs@plt+0x38638>
   7b334:	cmp	r5, #0
   7b338:	beq	7b384 <fputs@plt+0x69f9c>
   7b33c:	ldrb	r0, [r4, #19]
   7b340:	cmp	r0, #7
   7b344:	bhi	7b384 <fputs@plt+0x69f9c>
   7b348:	mov	r1, #0
   7b34c:	add	r2, r4, r1
   7b350:	ldr	r3, [r2, #136]	; 0x88
   7b354:	cmp	r3, r5
   7b358:	beq	7b37c <fputs@plt+0x69f94>
   7b35c:	add	r1, r1, #20
   7b360:	cmp	r1, #200	; 0xc8
   7b364:	bne	7b34c <fputs@plt+0x69f64>
   7b368:	add	r1, r0, #1
   7b36c:	add	r0, r4, r0, lsl #2
   7b370:	strb	r1, [r4, #19]
   7b374:	str	r5, [r0, #28]
   7b378:	b	7b384 <fputs@plt+0x69f9c>
   7b37c:	mov	r0, #1
   7b380:	strb	r0, [r2, #130]	; 0x82
   7b384:	sub	sp, fp, #24
   7b388:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   7b38c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   7b390:	add	fp, sp, #28
   7b394:	sub	sp, sp, #36	; 0x24
   7b398:	mov	r7, r0
   7b39c:	ldr	r0, [r1]
   7b3a0:	ldrb	r6, [r1, #28]
   7b3a4:	mov	r9, r1
   7b3a8:	ldr	ip, [fp, #12]
   7b3ac:	mov	r4, r3
   7b3b0:	ldr	sl, [r7, #8]
   7b3b4:	ldr	r5, [r0]
   7b3b8:	ldr	r0, [r7, #76]	; 0x4c
   7b3bc:	and	r6, r6, #1
   7b3c0:	eor	r3, r6, #1
   7b3c4:	str	r6, [sp, #28]
   7b3c8:	add	lr, r0, #1
   7b3cc:	add	r6, r5, r3
   7b3d0:	str	lr, [r7, #76]	; 0x4c
   7b3d4:	add	r6, r6, ip
   7b3d8:	ldr	r1, [r1, #4]
   7b3dc:	str	r6, [sp, #12]
   7b3e0:	str	r1, [sp, #16]
   7b3e4:	ldr	r1, [fp, #16]
   7b3e8:	cmp	r1, #0
   7b3ec:	beq	7b3fc <fputs@plt+0x6a014>
   7b3f0:	sub	r0, r4, r5
   7b3f4:	sub	r8, r0, r3
   7b3f8:	b	7b408 <fputs@plt+0x6a020>
   7b3fc:	add	r1, r6, lr
   7b400:	add	r8, r0, #2
   7b404:	str	r1, [r7, #76]	; 0x4c
   7b408:	ldr	r0, [r2, #16]
   7b40c:	ldr	r6, [fp, #8]
   7b410:	str	lr, [sp, #24]
   7b414:	stmib	sp, {r3, r5}
   7b418:	cmp	r0, #0
   7b41c:	beq	7b428 <fputs@plt+0x6a040>
   7b420:	add	r0, r0, #1
   7b424:	b	7b42c <fputs@plt+0x6a044>
   7b428:	ldr	r0, [r2, #12]
   7b42c:	str	r0, [sp, #32]
   7b430:	mov	r0, sl
   7b434:	bl	626a8 <fputs@plt+0x512c0>
   7b438:	str	r0, [r9, #24]
   7b43c:	mov	r0, #5
   7b440:	mov	r2, r8
   7b444:	mov	r3, r6
   7b448:	ldr	r1, [r9]
   7b44c:	str	r0, [sp]
   7b450:	mov	r0, r7
   7b454:	bl	62974 <fputs@plt+0x5158c>
   7b458:	ldr	r0, [sp, #28]
   7b45c:	cmp	r0, #0
   7b460:	bne	7b484 <fputs@plt+0x6a09c>
   7b464:	mov	r0, #0
   7b468:	ldr	r2, [r9, #8]
   7b46c:	mov	r1, #73	; 0x49
   7b470:	str	r0, [sp]
   7b474:	ldr	r0, [sp, #8]
   7b478:	add	r3, r8, r0
   7b47c:	mov	r0, sl
   7b480:	bl	49a20 <fputs@plt+0x38638>
   7b484:	ldr	r0, [fp, #16]
   7b488:	str	sl, [sp, #20]
   7b48c:	cmp	r0, #0
   7b490:	bne	7b51c <fputs@plt+0x6a134>
   7b494:	ldr	r1, [fp, #12]
   7b498:	ldr	r0, [r7, #8]
   7b49c:	ldr	r2, [sp, #4]
   7b4a0:	mov	r5, r1
   7b4a4:	str	r1, [sp]
   7b4a8:	ldr	r1, [sp, #8]
   7b4ac:	add	r1, r8, r1
   7b4b0:	add	r3, r1, r2
   7b4b4:	mov	r1, #29
   7b4b8:	mov	r2, r4
   7b4bc:	bl	49a20 <fputs@plt+0x38638>
   7b4c0:	add	r0, r5, r4
   7b4c4:	mov	ip, #0
   7b4c8:	mov	r2, #0
   7b4cc:	add	r3, r7, r2
   7b4d0:	ldr	r5, [r3, #136]	; 0x88
   7b4d4:	cmp	r5, r4
   7b4d8:	blt	7b510 <fputs@plt+0x6a128>
   7b4dc:	cmp	r5, r0
   7b4e0:	bge	7b510 <fputs@plt+0x6a128>
   7b4e4:	ldrb	r6, [r3, #130]	; 0x82
   7b4e8:	cmp	r6, #0
   7b4ec:	beq	7b50c <fputs@plt+0x6a124>
   7b4f0:	ldrb	r6, [r7, #19]
   7b4f4:	cmp	r6, #7
   7b4f8:	addls	r1, r6, #1
   7b4fc:	strbls	r1, [r7, #19]
   7b500:	addls	r1, r7, r6, lsl #2
   7b504:	strls	r5, [r1, #28]
   7b508:	strb	ip, [r3, #130]	; 0x82
   7b50c:	str	ip, [r3, #136]	; 0x88
   7b510:	add	r2, r2, #20
   7b514:	cmp	r2, #200	; 0xc8
   7b518:	bne	7b4cc <fputs@plt+0x6a0e4>
   7b51c:	ldr	r0, [sp, #24]
   7b520:	ldr	r4, [sp, #16]
   7b524:	ldr	r5, [sp, #20]
   7b528:	mov	r1, #49	; 0x31
   7b52c:	str	r0, [sp]
   7b530:	ldr	r0, [sp, #12]
   7b534:	add	r2, r8, r4
   7b538:	sub	r3, r0, r4
   7b53c:	mov	r0, r5
   7b540:	bl	49a20 <fputs@plt+0x38638>
   7b544:	cmp	r4, #1
   7b548:	blt	7b7fc <fputs@plt+0x6a414>
   7b54c:	ldr	r0, [r7, #76]	; 0x4c
   7b550:	ldr	r4, [r9, #4]
   7b554:	add	r1, r4, r0
   7b558:	add	r6, r0, #1
   7b55c:	ldr	r0, [sp, #28]
   7b560:	str	r1, [r7, #76]	; 0x4c
   7b564:	cmp	r0, #0
   7b568:	bne	7b584 <fputs@plt+0x6a19c>
   7b56c:	mov	r0, #0
   7b570:	mov	r1, #46	; 0x2e
   7b574:	str	r0, [sp]
   7b578:	ldr	r0, [sp, #8]
   7b57c:	add	r2, r8, r0
   7b580:	b	7b594 <fputs@plt+0x6a1ac>
   7b584:	ldr	r2, [r9, #8]
   7b588:	mov	r0, #0
   7b58c:	mov	r1, #59	; 0x3b
   7b590:	str	r0, [sp]
   7b594:	mov	r0, r5
   7b598:	mov	r3, #0
   7b59c:	bl	49a20 <fputs@plt+0x38638>
   7b5a0:	str	r0, [sp, #28]
   7b5a4:	ldr	r0, [r9, #4]
   7b5a8:	mov	r1, #42	; 0x2a
   7b5ac:	mov	r2, r6
   7b5b0:	mov	r3, r8
   7b5b4:	str	r0, [sp]
   7b5b8:	mov	r0, r5
   7b5bc:	bl	49a20 <fputs@plt+0x38638>
   7b5c0:	ldr	r0, [r9, #20]
   7b5c4:	cmn	r0, #1
   7b5c8:	bgt	7b5d4 <fputs@plt+0x6a1ec>
   7b5cc:	ldr	r0, [r5, #32]
   7b5d0:	sub	r0, r0, #1
   7b5d4:	ldr	r1, [r5]
   7b5d8:	ldr	r2, [sp, #32]
   7b5dc:	ldrb	r1, [r1, #69]	; 0x45
   7b5e0:	cmp	r1, #0
   7b5e4:	beq	7b5f4 <fputs@plt+0x6a20c>
   7b5e8:	movw	sl, #35320	; 0x89f8
   7b5ec:	movt	sl, #10
   7b5f0:	b	7b600 <fputs@plt+0x6a218>
   7b5f4:	ldr	r1, [r5, #4]
   7b5f8:	add	r0, r0, r0, lsl #2
   7b5fc:	add	sl, r1, r0, lsl #2
   7b600:	ldr	r0, [r7]
   7b604:	ldrb	r0, [r0, #69]	; 0x45
   7b608:	cmp	r0, #0
   7b60c:	bne	7b8c0 <fputs@plt+0x6a4d8>
   7b610:	ldr	r0, [sp, #12]
   7b614:	str	r2, [sp, #32]
   7b618:	mov	r1, #0
   7b61c:	str	r6, [sp, #8]
   7b620:	mov	r6, r5
   7b624:	mov	r5, #0
   7b628:	sub	r0, r0, r4
   7b62c:	str	r0, [sl, #8]
   7b630:	ldr	r4, [sl, #16]
   7b634:	ldrh	r2, [r4, #6]
   7b638:	ldr	r0, [r4, #16]
   7b63c:	bl	1119c <memset@plt>
   7b640:	mov	r0, r6
   7b644:	mvn	r1, #0
   7b648:	mov	r2, r4
   7b64c:	mvn	r3, #5
   7b650:	bl	1d520 <fputs@plt+0xc138>
   7b654:	ldrh	r0, [r4, #8]
   7b658:	ldr	r1, [r9]
   7b65c:	ldr	r2, [sp, #16]
   7b660:	sub	r3, r0, #1
   7b664:	mov	r0, r7
   7b668:	bl	6c758 <fputs@plt+0x5b370>
   7b66c:	str	r0, [sl, #16]
   7b670:	mov	r0, r6
   7b674:	mov	r1, #43	; 0x2b
   7b678:	mov	r3, #0
   7b67c:	ldr	sl, [r6, #32]
   7b680:	add	r2, sl, #1
   7b684:	str	r2, [sp]
   7b688:	bl	49a20 <fputs@plt+0x38638>
   7b68c:	mov	r0, r6
   7b690:	bl	626a8 <fputs@plt+0x512c0>
   7b694:	str	r0, [r9, #16]
   7b698:	mov	r3, r0
   7b69c:	mov	r1, #14
   7b6a0:	ldr	r0, [r7, #76]	; 0x4c
   7b6a4:	add	r2, r0, #1
   7b6a8:	mov	r0, r6
   7b6ac:	str	r2, [r7, #76]	; 0x4c
   7b6b0:	str	r2, [r9, #12]
   7b6b4:	str	r5, [sp]
   7b6b8:	bl	49a20 <fputs@plt+0x38638>
   7b6bc:	ldr	r2, [r9, #8]
   7b6c0:	mov	r0, r6
   7b6c4:	mov	r1, #120	; 0x78
   7b6c8:	mov	r3, #0
   7b6cc:	str	r5, [sp]
   7b6d0:	bl	49a20 <fputs@plt+0x38638>
   7b6d4:	ldr	r2, [sp, #32]
   7b6d8:	cmp	r2, #0
   7b6dc:	beq	7b6f4 <fputs@plt+0x6a30c>
   7b6e0:	ldr	r3, [r9, #24]
   7b6e4:	mov	r0, r6
   7b6e8:	mov	r1, #46	; 0x2e
   7b6ec:	str	r5, [sp]
   7b6f0:	bl	49a20 <fputs@plt+0x38638>
   7b6f4:	ldr	r0, [r6, #32]
   7b6f8:	ldr	r2, [r6, #24]
   7b6fc:	sub	r1, r0, #1
   7b700:	str	r1, [r2, #96]	; 0x60
   7b704:	ldr	r2, [r6]
   7b708:	ldrb	r2, [r2, #69]	; 0x45
   7b70c:	cmp	r2, #0
   7b710:	beq	7b720 <fputs@plt+0x6a338>
   7b714:	movw	r1, #35320	; 0x89f8
   7b718:	movt	r1, #10
   7b71c:	b	7b738 <fputs@plt+0x6a350>
   7b720:	ldr	r2, [sp, #28]
   7b724:	cmp	r2, #0
   7b728:	movpl	r1, r2
   7b72c:	ldr	r2, [r6, #4]
   7b730:	add	r1, r1, r1, lsl #2
   7b734:	add	r1, r2, r1, lsl #2
   7b738:	str	r0, [r1, #8]
   7b73c:	ldr	r3, [sp, #8]
   7b740:	mov	r1, #29
   7b744:	mov	r2, r8
   7b748:	ldr	r0, [r7, #8]
   7b74c:	ldr	r5, [r9, #4]
   7b750:	str	r5, [sp]
   7b754:	bl	49a20 <fputs@plt+0x38638>
   7b758:	add	r0, r5, r8
   7b75c:	mov	r1, #0
   7b760:	mov	r2, #0
   7b764:	add	r3, r7, r2
   7b768:	ldr	r5, [r3, #136]	; 0x88
   7b76c:	cmp	r5, r8
   7b770:	blt	7b7a8 <fputs@plt+0x6a3c0>
   7b774:	cmp	r5, r0
   7b778:	bge	7b7a8 <fputs@plt+0x6a3c0>
   7b77c:	ldrb	r6, [r3, #130]	; 0x82
   7b780:	cmp	r6, #0
   7b784:	beq	7b7a4 <fputs@plt+0x6a3bc>
   7b788:	ldrb	r6, [r7, #19]
   7b78c:	cmp	r6, #7
   7b790:	addls	r4, r6, #1
   7b794:	addls	r6, r7, r6, lsl #2
   7b798:	strbls	r4, [r7, #19]
   7b79c:	strls	r5, [r6, #28]
   7b7a0:	strb	r1, [r3, #130]	; 0x82
   7b7a4:	str	r1, [r3, #136]	; 0x88
   7b7a8:	add	r2, r2, #20
   7b7ac:	cmp	r2, #200	; 0xc8
   7b7b0:	bne	7b764 <fputs@plt+0x6a37c>
   7b7b4:	ldr	r5, [sp, #20]
   7b7b8:	ldr	r0, [r5, #32]
   7b7bc:	ldr	r2, [r5, #24]
   7b7c0:	sub	r1, r0, #1
   7b7c4:	str	r1, [r2, #96]	; 0x60
   7b7c8:	ldr	r2, [r5]
   7b7cc:	ldrb	r2, [r2, #69]	; 0x45
   7b7d0:	cmp	r2, #0
   7b7d4:	beq	7b7e4 <fputs@plt+0x6a3fc>
   7b7d8:	movw	r1, #35320	; 0x89f8
   7b7dc:	movt	r1, #10
   7b7e0:	b	7b7f8 <fputs@plt+0x6a410>
   7b7e4:	cmp	sl, #0
   7b7e8:	ldr	r2, [r5, #4]
   7b7ec:	movpl	r1, sl
   7b7f0:	add	r1, r1, r1, lsl #2
   7b7f4:	add	r1, r2, r1, lsl #2
   7b7f8:	str	r0, [r1, #8]
   7b7fc:	ldrb	r0, [r9, #28]
   7b800:	ldr	r2, [r9, #8]
   7b804:	ldr	r3, [sp, #24]
   7b808:	mov	r6, #0
   7b80c:	mov	r1, #109	; 0x6d
   7b810:	str	r6, [sp]
   7b814:	tst	r0, #1
   7b818:	mov	r0, r5
   7b81c:	movweq	r1, #110	; 0x6e
   7b820:	bl	49a20 <fputs@plt+0x38638>
   7b824:	ldr	r2, [sp, #32]
   7b828:	cmp	r2, #0
   7b82c:	beq	7b8c0 <fputs@plt+0x6a4d8>
   7b830:	mov	r0, #1
   7b834:	mov	r1, #140	; 0x8c
   7b838:	mov	r3, #0
   7b83c:	str	r0, [sp]
   7b840:	mov	r0, r5
   7b844:	bl	49a20 <fputs@plt+0x38638>
   7b848:	ldr	r2, [r9, #8]
   7b84c:	mov	r4, r0
   7b850:	mov	r0, r5
   7b854:	mov	r1, #105	; 0x69
   7b858:	mov	r3, #0
   7b85c:	str	r6, [sp]
   7b860:	bl	49a20 <fputs@plt+0x38638>
   7b864:	ldr	r2, [r9, #8]
   7b868:	mov	r0, r5
   7b86c:	mov	r1, #95	; 0x5f
   7b870:	mov	r3, #0
   7b874:	str	r6, [sp]
   7b878:	bl	49a20 <fputs@plt+0x38638>
   7b87c:	ldr	r0, [r5, #32]
   7b880:	ldr	r2, [r5, #24]
   7b884:	sub	r1, r0, #1
   7b888:	str	r1, [r2, #96]	; 0x60
   7b88c:	ldr	r2, [r5]
   7b890:	ldrb	r2, [r2, #69]	; 0x45
   7b894:	cmp	r2, #0
   7b898:	beq	7b8a8 <fputs@plt+0x6a4c0>
   7b89c:	movw	r1, #35320	; 0x89f8
   7b8a0:	movt	r1, #10
   7b8a4:	b	7b8bc <fputs@plt+0x6a4d4>
   7b8a8:	cmp	r4, #0
   7b8ac:	ldr	r2, [r5, #4]
   7b8b0:	movpl	r1, r4
   7b8b4:	add	r1, r1, r1, lsl #2
   7b8b8:	add	r1, r2, r1, lsl #2
   7b8bc:	str	r0, [r1, #8]
   7b8c0:	sub	sp, fp, #28
   7b8c4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   7b8c8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   7b8cc:	add	fp, sp, #28
   7b8d0:	sub	sp, sp, #12
   7b8d4:	ldr	r3, [r0, #24]
   7b8d8:	ldrb	r2, [r1]
   7b8dc:	mov	r9, r1
   7b8e0:	ldr	r8, [r3]
   7b8e4:	ldr	r1, [r3, #4]
   7b8e8:	ldr	r5, [r3, #12]
   7b8ec:	cmp	r2, #154	; 0x9a
   7b8f0:	beq	7b908 <fputs@plt+0x6a520>
   7b8f4:	mov	sl, #0
   7b8f8:	cmp	r2, #153	; 0x99
   7b8fc:	beq	7b94c <fputs@plt+0x6a564>
   7b900:	cmp	r2, #152	; 0x98
   7b904:	bne	7bb94 <fputs@plt+0x6a7ac>
   7b908:	mov	sl, #1
   7b90c:	cmp	r1, #0
   7b910:	beq	7bb94 <fputs@plt+0x6a7ac>
   7b914:	ldr	r2, [r1]
   7b918:	cmp	r2, #1
   7b91c:	blt	7bb94 <fputs@plt+0x6a7ac>
   7b920:	ldr	r0, [r9, #28]
   7b924:	add	r1, r1, #52	; 0x34
   7b928:	mov	r3, #0
   7b92c:	ldr	r7, [r1]
   7b930:	cmp	r0, r7
   7b934:	beq	7ba34 <fputs@plt+0x6a64c>
   7b938:	add	r3, r3, #1
   7b93c:	add	r1, r1, #72	; 0x48
   7b940:	cmp	r3, r2
   7b944:	blt	7b92c <fputs@plt+0x6a544>
   7b948:	b	7bb94 <fputs@plt+0x6a7ac>
   7b94c:	ldrb	r1, [r3, #28]
   7b950:	tst	r1, #8
   7b954:	bne	7bb94 <fputs@plt+0x6a7ac>
   7b958:	ldrb	r1, [r9, #38]	; 0x26
   7b95c:	ldr	r0, [r0, #16]
   7b960:	cmp	r0, r1
   7b964:	bne	7bb94 <fputs@plt+0x6a7ac>
   7b968:	mov	sl, r5
   7b96c:	mov	r4, r5
   7b970:	ldr	r6, [sl, #44]!	; 0x2c
   7b974:	ldr	r7, [sl, #-4]
   7b978:	cmp	r6, #1
   7b97c:	blt	7b9a8 <fputs@plt+0x6a5c0>
   7b980:	mov	r5, #0
   7b984:	ldr	r0, [r7, r5, lsl #4]
   7b988:	mov	r1, r9
   7b98c:	mvn	r2, #0
   7b990:	bl	645e0 <fputs@plt+0x531f8>
   7b994:	cmp	r0, #0
   7b998:	beq	7bb88 <fputs@plt+0x6a7a0>
   7b99c:	add	r5, r5, #1
   7b9a0:	cmp	r5, r6
   7b9a4:	blt	7b984 <fputs@plt+0x6a59c>
   7b9a8:	ldr	r0, [r8]
   7b9ac:	add	r1, sp, #8
   7b9b0:	mov	r2, #16
   7b9b4:	mov	r3, sl
   7b9b8:	ldrb	r6, [r0, #66]	; 0x42
   7b9bc:	str	r1, [sp]
   7b9c0:	mov	r1, r7
   7b9c4:	bl	7bbb0 <fputs@plt+0x6a7c8>
   7b9c8:	str	r0, [r4, #40]	; 0x28
   7b9cc:	ldr	r5, [sp, #8]
   7b9d0:	cmp	r5, #0
   7b9d4:	bmi	7bb88 <fputs@plt+0x6a7a0>
   7b9d8:	mov	r7, r0
   7b9dc:	str	r9, [r0, r5, lsl #4]!
   7b9e0:	mov	r2, #0
   7b9e4:	mov	ip, #0
   7b9e8:	ldr	r1, [r8, #76]	; 0x4c
   7b9ec:	add	r1, r1, #1
   7b9f0:	str	r1, [r8, #76]	; 0x4c
   7b9f4:	str	r1, [r0, #8]
   7b9f8:	ldr	r3, [r9, #20]
   7b9fc:	ldr	r1, [r9, #8]
   7ba00:	ldr	r0, [r8]
   7ba04:	cmp	r3, #0
   7ba08:	ldrne	r2, [r3]
   7ba0c:	mov	r3, r6
   7ba10:	str	ip, [sp]
   7ba14:	bl	21034 <fputs@plt+0xfc4c>
   7ba18:	add	r1, r7, r5, lsl #4
   7ba1c:	str	r0, [r1, #4]
   7ba20:	ldrb	r0, [r9, #4]
   7ba24:	tst	r0, #16
   7ba28:	bne	7bb78 <fputs@plt+0x6a790>
   7ba2c:	mvn	r0, #0
   7ba30:	b	7bb84 <fputs@plt+0x6a79c>
   7ba34:	mov	r3, r5
   7ba38:	ldr	r7, [r3, #32]!
   7ba3c:	sub	r4, r3, #4
   7ba40:	cmp	r7, #0
   7ba44:	ble	7ba94 <fputs@plt+0x6a6ac>
   7ba48:	ldr	r1, [r4]
   7ba4c:	mov	ip, r5
   7ba50:	mov	lr, r4
   7ba54:	mov	r2, #0
   7ba58:	add	r6, r1, #4
   7ba5c:	ldr	r5, [r6]
   7ba60:	cmp	r5, r0
   7ba64:	bne	7ba78 <fputs@plt+0x6a690>
   7ba68:	ldrsh	r5, [r9, #32]
   7ba6c:	ldr	r4, [r6, #4]
   7ba70:	cmp	r4, r5
   7ba74:	beq	7bb60 <fputs@plt+0x6a778>
   7ba78:	add	r2, r2, #1
   7ba7c:	add	r6, r6, #24
   7ba80:	cmp	r2, r7
   7ba84:	blt	7ba5c <fputs@plt+0x6a674>
   7ba88:	mov	r5, ip
   7ba8c:	mov	r4, lr
   7ba90:	b	7ba98 <fputs@plt+0x6a6b0>
   7ba94:	ldr	r1, [r4]
   7ba98:	ldr	r0, [r8]
   7ba9c:	add	r2, sp, #4
   7baa0:	str	r2, [sp]
   7baa4:	mov	r2, #24
   7baa8:	bl	7bbb0 <fputs@plt+0x6a7c8>
   7baac:	str	r0, [r4]
   7bab0:	ldr	r2, [sp, #4]
   7bab4:	cmp	r2, #0
   7bab8:	bmi	7bb64 <fputs@plt+0x6a77c>
   7babc:	ldr	r1, [r9, #44]	; 0x2c
   7bac0:	add	r3, r2, r2, lsl #1
   7bac4:	str	r1, [r0, r3, lsl #3]!
   7bac8:	mvn	r3, #0
   7bacc:	ldr	lr, [r9, #28]
   7bad0:	str	lr, [r0, #4]
   7bad4:	ldrsh	r7, [r9, #32]
   7bad8:	str	r7, [r0, #8]
   7badc:	ldr	r1, [r8, #76]	; 0x4c
   7bae0:	add	r1, r1, #1
   7bae4:	str	r1, [r8, #76]	; 0x4c
   7bae8:	str	r3, [r0, #12]!
   7baec:	stmib	r0, {r1, r9}
   7baf0:	ldr	r6, [r5, #24]
   7baf4:	cmp	r6, #0
   7baf8:	beq	7bb4c <fputs@plt+0x6a764>
   7bafc:	ldr	r3, [r6]
   7bb00:	cmp	r3, #1
   7bb04:	blt	7bb4c <fputs@plt+0x6a764>
   7bb08:	uxth	ip, r7
   7bb0c:	ldr	r7, [r6, #4]
   7bb10:	mov	r6, #0
   7bb14:	ldr	r1, [r7]
   7bb18:	ldrb	r4, [r1]
   7bb1c:	cmp	r4, #152	; 0x98
   7bb20:	bne	7bb3c <fputs@plt+0x6a754>
   7bb24:	ldr	r4, [r1, #28]
   7bb28:	cmp	r4, lr
   7bb2c:	bne	7bb3c <fputs@plt+0x6a754>
   7bb30:	ldrh	r1, [r1, #32]
   7bb34:	cmp	r1, ip
   7bb38:	beq	7bba0 <fputs@plt+0x6a7b8>
   7bb3c:	add	r6, r6, #1
   7bb40:	add	r7, r7, #20
   7bb44:	cmp	r3, r6
   7bb48:	bne	7bb14 <fputs@plt+0x6a72c>
   7bb4c:	ldr	r1, [r5, #12]
   7bb50:	add	r3, r1, #1
   7bb54:	str	r3, [r5, #12]
   7bb58:	str	r1, [r0]
   7bb5c:	b	7bb64 <fputs@plt+0x6a77c>
   7bb60:	mov	r5, ip
   7bb64:	mov	r0, #154	; 0x9a
   7bb68:	strh	r2, [r9, #34]	; 0x22
   7bb6c:	strb	r0, [r9]
   7bb70:	str	r5, [r9, #40]	; 0x28
   7bb74:	b	7bb94 <fputs@plt+0x6a7ac>
   7bb78:	ldr	r0, [r8, #72]	; 0x48
   7bb7c:	add	r2, r0, #1
   7bb80:	str	r2, [r8, #72]	; 0x48
   7bb84:	str	r0, [r1, #12]
   7bb88:	mov	sl, #1
   7bb8c:	str	r4, [r9, #40]	; 0x28
   7bb90:	strh	r5, [r9, #34]	; 0x22
   7bb94:	mov	r0, sl
   7bb98:	sub	sp, fp, #28
   7bb9c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   7bba0:	str	r6, [r0]
   7bba4:	b	7bb64 <fputs@plt+0x6a77c>
   7bba8:	mov	r0, #0
   7bbac:	bx	lr
   7bbb0:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   7bbb4:	add	fp, sp, #24
   7bbb8:	ldr	r6, [r3]
   7bbbc:	ldr	r8, [fp, #8]
   7bbc0:	mov	r9, r1
   7bbc4:	mov	r4, r3
   7bbc8:	mov	r5, r2
   7bbcc:	sub	r1, r6, #1
   7bbd0:	tst	r6, r1
   7bbd4:	bne	7bc10 <fputs@plt+0x6a828>
   7bbd8:	cmp	r6, #0
   7bbdc:	lsl	r1, r6, #1
   7bbe0:	movweq	r1, #1
   7bbe4:	mul	r2, r1, r5
   7bbe8:	mov	r1, r9
   7bbec:	asr	r3, r2, #31
   7bbf0:	bl	238a0 <fputs@plt+0x124b8>
   7bbf4:	mov	r7, r0
   7bbf8:	cmp	r0, #0
   7bbfc:	bne	7bc14 <fputs@plt+0x6a82c>
   7bc00:	mvn	r0, #0
   7bc04:	mov	r7, r9
   7bc08:	str	r0, [r8]
   7bc0c:	b	7bc34 <fputs@plt+0x6a84c>
   7bc10:	mov	r7, r9
   7bc14:	mla	r0, r6, r5, r7
   7bc18:	mov	r1, #0
   7bc1c:	mov	r2, r5
   7bc20:	bl	1119c <memset@plt>
   7bc24:	str	r6, [r8]
   7bc28:	ldr	r0, [r4]
   7bc2c:	add	r0, r0, #1
   7bc30:	str	r0, [r4]
   7bc34:	mov	r0, r7
   7bc38:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   7bc3c:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   7bc40:	add	fp, sp, #24
   7bc44:	mov	r6, r2
   7bc48:	ldr	r2, [r0]
   7bc4c:	ldr	r8, [fp, #8]
   7bc50:	mov	r9, #0
   7bc54:	mov	r7, #0
   7bc58:	ldrb	r2, [r2, #26]
   7bc5c:	tst	r2, #128	; 0x80
   7bc60:	beq	7bcbc <fputs@plt+0x6a8d4>
   7bc64:	mov	r5, r3
   7bc68:	bl	6c1f0 <fputs@plt+0x5ae08>
   7bc6c:	cmp	r0, #0
   7bc70:	beq	7bcb4 <fputs@plt+0x6a8cc>
   7bc74:	mov	r9, r0
   7bc78:	mov	r7, #0
   7bc7c:	mov	r4, r0
   7bc80:	ldrb	r0, [r4, #8]
   7bc84:	cmp	r0, r6
   7bc88:	bne	7bca4 <fputs@plt+0x6a8bc>
   7bc8c:	ldr	r0, [r4, #16]
   7bc90:	mov	r1, r5
   7bc94:	bl	7c69c <fputs@plt+0x6b2b4>
   7bc98:	cmp	r0, #0
   7bc9c:	ldrbne	r0, [r4, #9]
   7bca0:	orrne	r7, r7, r0
   7bca4:	ldr	r4, [r4, #32]
   7bca8:	cmp	r4, #0
   7bcac:	bne	7bc80 <fputs@plt+0x6a898>
   7bcb0:	b	7bcbc <fputs@plt+0x6a8d4>
   7bcb4:	mov	r9, #0
   7bcb8:	mov	r7, #0
   7bcbc:	cmp	r8, #0
   7bcc0:	strne	r7, [r8]
   7bcc4:	cmp	r7, #0
   7bcc8:	moveq	r9, r7
   7bccc:	mov	r0, r9
   7bcd0:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   7bcd4:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   7bcd8:	add	fp, sp, #24
   7bcdc:	sub	sp, sp, #8
   7bce0:	ldr	r0, [r0]
   7bce4:	ldrb	r0, [r0, #26]
   7bce8:	tst	r0, #8
   7bcec:	bne	7bcfc <fputs@plt+0x6a914>
   7bcf0:	mov	r0, #0
   7bcf4:	sub	sp, fp, #24
   7bcf8:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   7bcfc:	mov	r6, r2
   7bd00:	mov	r8, r1
   7bd04:	cmp	r2, #0
   7bd08:	beq	7bdb8 <fputs@plt+0x6a9d0>
   7bd0c:	ldr	r1, [r8, #16]
   7bd10:	mov	r5, r3
   7bd14:	cmp	r1, #0
   7bd18:	beq	7bd6c <fputs@plt+0x6a984>
   7bd1c:	mov	r0, #1
   7bd20:	ldr	r2, [r1, #20]
   7bd24:	cmp	r2, #1
   7bd28:	blt	7bd60 <fputs@plt+0x6a978>
   7bd2c:	add	r3, r1, #36	; 0x24
   7bd30:	ldr	r7, [r3]
   7bd34:	ldr	r4, [r6, r7, lsl #2]
   7bd38:	cmn	r4, #1
   7bd3c:	bgt	7bcf4 <fputs@plt+0x6a90c>
   7bd40:	cmp	r5, #0
   7bd44:	beq	7bd54 <fputs@plt+0x6a96c>
   7bd48:	ldrsh	r4, [r8, #32]
   7bd4c:	cmp	r7, r4
   7bd50:	beq	7bcf4 <fputs@plt+0x6a90c>
   7bd54:	add	r3, r3, #8
   7bd58:	subs	r2, r2, #1
   7bd5c:	bne	7bd30 <fputs@plt+0x6a948>
   7bd60:	ldr	r1, [r1, #4]
   7bd64:	cmp	r1, #0
   7bd68:	bne	7bd20 <fputs@plt+0x6a938>
   7bd6c:	ldr	r0, [r8, #64]	; 0x40
   7bd70:	ldr	r1, [r8]
   7bd74:	add	r2, sp, #4
   7bd78:	add	r0, r0, #56	; 0x38
   7bd7c:	bl	46f94 <fputs@plt+0x35bac>
   7bd80:	cmp	r0, #0
   7bd84:	beq	7bcf0 <fputs@plt+0x6a908>
   7bd88:	ldr	r7, [r0, #8]
   7bd8c:	cmp	r7, #0
   7bd90:	beq	7bcf0 <fputs@plt+0x6a908>
   7bd94:	mov	r0, r8
   7bd98:	mov	r1, r7
   7bd9c:	mov	r2, r6
   7bda0:	mov	r3, r5
   7bda4:	bl	7c704 <fputs@plt+0x6b31c>
   7bda8:	cmp	r0, #0
   7bdac:	bne	7bdf4 <fputs@plt+0x6aa0c>
   7bdb0:	ldr	r7, [r7, #12]
   7bdb4:	b	7bd8c <fputs@plt+0x6a9a4>
   7bdb8:	ldr	r0, [r8, #64]	; 0x40
   7bdbc:	ldr	r1, [r8]
   7bdc0:	mov	r2, sp
   7bdc4:	add	r0, r0, #56	; 0x38
   7bdc8:	bl	46f94 <fputs@plt+0x35bac>
   7bdcc:	cmp	r0, #0
   7bdd0:	beq	7bde4 <fputs@plt+0x6a9fc>
   7bdd4:	ldr	r1, [r0, #8]
   7bdd8:	mov	r0, #1
   7bddc:	cmp	r1, #0
   7bde0:	bne	7bcf4 <fputs@plt+0x6a90c>
   7bde4:	ldr	r0, [r8, #16]
   7bde8:	cmp	r0, #0
   7bdec:	movwne	r0, #1
   7bdf0:	b	7bcf4 <fputs@plt+0x6a90c>
   7bdf4:	mov	r0, #1
   7bdf8:	b	7bcf4 <fputs@plt+0x6a90c>
   7bdfc:	push	{r4, r5, fp, lr}
   7be00:	add	fp, sp, #8
   7be04:	ldrb	ip, [r1, #42]	; 0x2a
   7be08:	tst	ip, #16
   7be0c:	beq	7be40 <fputs@plt+0x6aa58>
   7be10:	ldr	lr, [r0]
   7be14:	add	r3, r1, #56	; 0x38
   7be18:	ldr	r4, [r3]
   7be1c:	mov	r3, r4
   7be20:	ldr	r5, [r3], #24
   7be24:	cmp	r5, lr
   7be28:	bne	7be18 <fputs@plt+0x6aa30>
   7be2c:	ldr	r3, [r4, #4]
   7be30:	ldr	r3, [r3]
   7be34:	ldr	r3, [r3, #52]	; 0x34
   7be38:	cmp	r3, #0
   7be3c:	beq	7be8c <fputs@plt+0x6aaa4>
   7be40:	tst	ip, #1
   7be44:	beq	7be64 <fputs@plt+0x6aa7c>
   7be48:	ldr	r3, [r0]
   7be4c:	ldrb	r3, [r3, #25]
   7be50:	tst	r3, #8
   7be54:	bne	7be64 <fputs@plt+0x6aa7c>
   7be58:	ldrb	r3, [r0, #18]
   7be5c:	cmp	r3, #0
   7be60:	beq	7be8c <fputs@plt+0x6aaa4>
   7be64:	mov	r3, #0
   7be68:	cmp	r2, #0
   7be6c:	bne	7bea0 <fputs@plt+0x6aab8>
   7be70:	ldr	r2, [r1, #12]
   7be74:	cmp	r2, #0
   7be78:	beq	7bea0 <fputs@plt+0x6aab8>
   7be7c:	ldr	r2, [r1]
   7be80:	movw	r1, #7583	; 0x1d9f
   7be84:	movt	r1, #9
   7be88:	b	7be98 <fputs@plt+0x6aab0>
   7be8c:	ldr	r2, [r1]
   7be90:	movw	r1, #7554	; 0x1d82
   7be94:	movt	r1, #9
   7be98:	bl	1d2ec <fputs@plt+0xbf04>
   7be9c:	mov	r3, #1
   7bea0:	mov	r0, r3
   7bea4:	pop	{r4, r5, fp, pc}
   7bea8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   7beac:	add	fp, sp, #28
   7beb0:	sub	sp, sp, #52	; 0x34
   7beb4:	mov	r5, r0
   7beb8:	ldr	r0, [r1, #64]	; 0x40
   7bebc:	mov	sl, r1
   7bec0:	str	r3, [sp, #28]
   7bec4:	ldr	r4, [r5]
   7bec8:	cmp	r0, #0
   7becc:	beq	7bf08 <fputs@plt+0x6ab20>
   7bed0:	ldr	r1, [r4, #20]
   7bed4:	cmp	r1, #1
   7bed8:	blt	7bf14 <fputs@plt+0x6ab2c>
   7bedc:	ldr	r3, [r4, #16]
   7bee0:	mov	r8, #0
   7bee4:	add	r3, r3, #12
   7bee8:	ldr	r7, [r3, r8, lsl #4]
   7beec:	cmp	r7, r0
   7bef0:	beq	7bf18 <fputs@plt+0x6ab30>
   7bef4:	add	r8, r8, #1
   7bef8:	cmp	r1, r8
   7befc:	bne	7bee8 <fputs@plt+0x6ab00>
   7bf00:	mov	r8, r1
   7bf04:	b	7bf18 <fputs@plt+0x6ab30>
   7bf08:	movw	r8, #48576	; 0xbdc0
   7bf0c:	movt	r8, #65520	; 0xfff0
   7bf10:	b	7bf18 <fputs@plt+0x6ab30>
   7bf14:	mov	r8, #0
   7bf18:	mov	r1, r2
   7bf1c:	mov	r0, r4
   7bf20:	mov	r2, #0
   7bf24:	mov	r3, #0
   7bf28:	mov	r7, #0
   7bf2c:	bl	64c78 <fputs@plt+0x53890>
   7bf30:	mov	r9, r0
   7bf34:	mov	r0, r4
   7bf38:	mov	r1, #0
   7bf3c:	mov	r2, #0
   7bf40:	mov	r3, #0
   7bf44:	bl	576b0 <fputs@plt+0x462c8>
   7bf48:	mov	r6, r0
   7bf4c:	cmp	r0, #0
   7bf50:	beq	7bf78 <fputs@plt+0x6ab90>
   7bf54:	ldr	r1, [sl]
   7bf58:	mov	r0, r4
   7bf5c:	bl	1b71c <fputs@plt+0xa334>
   7bf60:	str	r0, [r6, #16]
   7bf64:	ldr	r0, [r4, #16]
   7bf68:	ldr	r1, [r0, r8, lsl #4]
   7bf6c:	mov	r0, r4
   7bf70:	bl	1b71c <fputs@plt+0xa334>
   7bf74:	str	r0, [r6, #12]
   7bf78:	mov	r0, #65536	; 0x10000
   7bf7c:	mov	r1, #0
   7bf80:	mov	r2, r6
   7bf84:	mov	r3, r9
   7bf88:	str	r7, [sp]
   7bf8c:	str	r7, [sp, #4]
   7bf90:	str	r7, [sp, #8]
   7bf94:	str	r7, [sp, #16]
   7bf98:	str	r7, [sp, #20]
   7bf9c:	str	r0, [sp, #12]
   7bfa0:	mov	r0, r5
   7bfa4:	bl	572a8 <fputs@plt+0x45ec0>
   7bfa8:	mov	r6, r0
   7bfac:	ldr	r0, [sp, #28]
   7bfb0:	add	r2, sp, #32
   7bfb4:	mov	r1, r6
   7bfb8:	str	r0, [sp, #36]	; 0x24
   7bfbc:	mov	r0, #12
   7bfc0:	str	r7, [sp, #44]	; 0x2c
   7bfc4:	str	r7, [sp, #40]	; 0x28
   7bfc8:	strh	r0, [sp, #32]
   7bfcc:	mov	r0, r5
   7bfd0:	bl	53d14 <fputs@plt+0x4292c>
   7bfd4:	mov	r0, r4
   7bfd8:	mov	r1, r6
   7bfdc:	mov	r2, #1
   7bfe0:	bl	47938 <fputs@plt+0x36550>
   7bfe4:	sub	sp, fp, #28
   7bfe8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   7bfec:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   7bff0:	add	fp, sp, #28
   7bff4:	sub	sp, sp, #28
   7bff8:	mov	r7, r0
   7bffc:	ldrb	r0, [r1, #42]	; 0x2a
   7c000:	mov	r8, #0
   7c004:	tst	r0, #16
   7c008:	bne	7c230 <fputs@plt+0x6ae48>
   7c00c:	ldr	r0, [r1, #64]	; 0x40
   7c010:	ldr	r8, [fp, #8]
   7c014:	mov	r9, r2
   7c018:	mov	r4, r1
   7c01c:	str	r3, [sp, #8]
   7c020:	cmp	r0, #0
   7c024:	beq	7c064 <fputs@plt+0x6ac7c>
   7c028:	ldr	r2, [r7]
   7c02c:	ldr	r1, [r2, #20]
   7c030:	cmp	r1, #1
   7c034:	blt	7c070 <fputs@plt+0x6ac88>
   7c038:	ldr	r2, [r2, #16]
   7c03c:	mov	r5, #0
   7c040:	add	r2, r2, #12
   7c044:	ldr	r6, [r2, r5, lsl #4]
   7c048:	cmp	r6, r0
   7c04c:	beq	7c074 <fputs@plt+0x6ac8c>
   7c050:	add	r5, r5, #1
   7c054:	cmp	r1, r5
   7c058:	bne	7c044 <fputs@plt+0x6ac5c>
   7c05c:	mov	r5, r1
   7c060:	b	7c074 <fputs@plt+0x6ac8c>
   7c064:	movw	r5, #48576	; 0xbdc0
   7c068:	movt	r5, #65520	; 0xfff0
   7c06c:	b	7c074 <fputs@plt+0x6ac8c>
   7c070:	mov	r5, #0
   7c074:	ldr	sl, [fp, #16]
   7c078:	mov	r0, r7
   7c07c:	bl	60424 <fputs@plt+0x4f03c>
   7c080:	cmn	r8, #1
   7c084:	mov	r6, r0
   7c088:	ldr	r1, [fp, #12]
   7c08c:	ldrle	r8, [r7, #72]	; 0x48
   7c090:	cmp	sl, #0
   7c094:	strne	r8, [sl]
   7c098:	str	r8, [sp, #4]
   7c09c:	ldr	r8, [fp, #20]
   7c0a0:	ldrb	r0, [r4, #42]	; 0x2a
   7c0a4:	tst	r0, #32
   7c0a8:	bne	7c0e0 <fputs@plt+0x6acf8>
   7c0ac:	cmp	r1, #0
   7c0b0:	beq	7c0c0 <fputs@plt+0x6acd8>
   7c0b4:	ldrb	r0, [r1]
   7c0b8:	cmp	r0, #0
   7c0bc:	beq	7c0e0 <fputs@plt+0x6acf8>
   7c0c0:	ldr	sl, [sp, #4]
   7c0c4:	mov	r0, r7
   7c0c8:	mov	r2, r5
   7c0cc:	mov	r3, r4
   7c0d0:	str	r9, [sp]
   7c0d4:	mov	r1, sl
   7c0d8:	bl	605ac <fputs@plt+0x4f1c4>
   7c0dc:	b	7c108 <fputs@plt+0x6ad20>
   7c0e0:	ldr	r0, [r4]
   7c0e4:	ldr	r2, [r4, #28]
   7c0e8:	mov	r1, r5
   7c0ec:	str	r0, [sp]
   7c0f0:	sub	r0, r9, #55	; 0x37
   7c0f4:	clz	r0, r0
   7c0f8:	lsr	r3, r0, #5
   7c0fc:	mov	r0, r7
   7c100:	bl	606a4 <fputs@plt+0x4f2bc>
   7c104:	ldr	sl, [sp, #4]
   7c108:	add	r0, sl, #1
   7c10c:	cmp	r8, #0
   7c110:	str	r9, [sp, #20]
   7c114:	ldr	r2, [fp, #12]
   7c118:	str	r4, [sp, #12]
   7c11c:	strne	r0, [r8]
   7c120:	ldr	r9, [r4, #8]
   7c124:	cmp	r9, #0
   7c128:	beq	7c220 <fputs@plt+0x6ae38>
   7c12c:	add	r0, r2, #1
   7c130:	mov	r8, #0
   7c134:	str	r7, [sp, #24]
   7c138:	str	r0, [sp, #16]
   7c13c:	ldr	r0, [sp, #4]
   7c140:	add	r4, r0, #1
   7c144:	add	sl, r4, r8
   7c148:	cmp	r2, #0
   7c14c:	beq	7c160 <fputs@plt+0x6ad78>
   7c150:	ldr	r0, [sp, #16]
   7c154:	ldrb	r0, [r0, r8]
   7c158:	cmp	r0, #0
   7c15c:	beq	7c1a0 <fputs@plt+0x6adb8>
   7c160:	ldr	r3, [r9, #44]	; 0x2c
   7c164:	ldr	r1, [sp, #20]
   7c168:	mov	r0, r6
   7c16c:	mov	r2, sl
   7c170:	str	r5, [sp]
   7c174:	bl	49a20 <fputs@plt+0x38638>
   7c178:	ldr	r0, [sp, #24]
   7c17c:	mov	r1, r9
   7c180:	ldr	r7, [r0, #8]
   7c184:	bl	607ac <fputs@plt+0x4f3c4>
   7c188:	mov	r2, r0
   7c18c:	mov	r0, r7
   7c190:	mvn	r1, #0
   7c194:	mvn	r3, #5
   7c198:	bl	1d520 <fputs@plt+0xc138>
   7c19c:	ldr	r2, [fp, #12]
   7c1a0:	ldrb	r0, [r9, #55]	; 0x37
   7c1a4:	and	r0, r0, #3
   7c1a8:	cmp	r0, #2
   7c1ac:	bne	7c1c0 <fputs@plt+0x6add8>
   7c1b0:	ldr	r0, [sp, #12]
   7c1b4:	ldrb	r0, [r0, #42]	; 0x2a
   7c1b8:	tst	r0, #32
   7c1bc:	bne	7c1ec <fputs@plt+0x6ae04>
   7c1c0:	ldr	r0, [r6]
   7c1c4:	ldrb	r0, [r0, #69]	; 0x45
   7c1c8:	cmp	r0, #0
   7c1cc:	bne	7c1fc <fputs@plt+0x6ae14>
   7c1d0:	ldr	r1, [r6, #32]
   7c1d4:	ldr	r0, [r6, #4]
   7c1d8:	add	r1, r1, r1, lsl #2
   7c1dc:	add	r0, r0, r1, lsl #2
   7c1e0:	ldr	r1, [sp, #8]
   7c1e4:	strb	r1, [r0, #-17]	; 0xffffffef
   7c1e8:	b	7c1fc <fputs@plt+0x6ae14>
   7c1ec:	ldr	r0, [fp, #16]
   7c1f0:	cmp	r0, #0
   7c1f4:	ldrne	r0, [fp, #16]
   7c1f8:	strne	sl, [r0]
   7c1fc:	ldr	r9, [r9, #20]
   7c200:	add	r8, r8, #1
   7c204:	cmp	r9, #0
   7c208:	bne	7c144 <fputs@plt+0x6ad5c>
   7c20c:	ldr	r0, [sp, #4]
   7c210:	ldr	r7, [sp, #24]
   7c214:	add	r0, r0, r8
   7c218:	add	r0, r0, #1
   7c21c:	b	7c224 <fputs@plt+0x6ae3c>
   7c220:	mov	r8, #0
   7c224:	ldr	r1, [r7, #72]	; 0x48
   7c228:	cmp	r0, r1
   7c22c:	strgt	r0, [r7, #72]	; 0x48
   7c230:	mov	r0, r8
   7c234:	sub	sp, fp, #28
   7c238:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   7c23c:	push	{r4, r5, r6, r7, fp, lr}
   7c240:	add	fp, sp, #16
   7c244:	ldr	r6, [r0, #416]	; 0x1a0
   7c248:	mov	r4, r1
   7c24c:	cmp	r6, #0
   7c250:	moveq	r6, r0
   7c254:	ldr	r7, [r6, #456]	; 0x1c8
   7c258:	cmp	r7, #0
   7c25c:	ble	7c284 <fputs@plt+0x6ae9c>
   7c260:	ldr	r5, [r6, #524]	; 0x20c
   7c264:	mov	r0, #0
   7c268:	ldr	r1, [r5, r0, lsl #2]
   7c26c:	cmp	r1, r4
   7c270:	beq	7c2b0 <fputs@plt+0x6aec8>
   7c274:	add	r0, r0, #1
   7c278:	cmp	r0, r7
   7c27c:	blt	7c268 <fputs@plt+0x6ae80>
   7c280:	b	7c288 <fputs@plt+0x6aea0>
   7c284:	ldr	r5, [r6, #524]	; 0x20c
   7c288:	bl	13e84 <fputs@plt+0x2a9c>
   7c28c:	cmp	r0, #0
   7c290:	beq	7c2b4 <fputs@plt+0x6aecc>
   7c294:	ldr	r0, [r6]
   7c298:	ldrb	r1, [r0, #69]	; 0x45
   7c29c:	cmp	r1, #0
   7c2a0:	popne	{r4, r5, r6, r7, fp, pc}
   7c2a4:	ldrb	r1, [r0, #70]	; 0x46
   7c2a8:	cmp	r1, #0
   7c2ac:	beq	7c2e8 <fputs@plt+0x6af00>
   7c2b0:	pop	{r4, r5, r6, r7, fp, pc}
   7c2b4:	mov	r0, #4
   7c2b8:	add	r2, r0, r7, lsl #2
   7c2bc:	mov	r0, r5
   7c2c0:	asr	r3, r2, #31
   7c2c4:	bl	14564 <fputs@plt+0x317c>
   7c2c8:	cmp	r0, #0
   7c2cc:	beq	7c294 <fputs@plt+0x6aeac>
   7c2d0:	str	r0, [r6, #524]	; 0x20c
   7c2d4:	ldr	r1, [r6, #456]	; 0x1c8
   7c2d8:	add	r2, r1, #1
   7c2dc:	str	r2, [r6, #456]	; 0x1c8
   7c2e0:	str	r4, [r0, r1, lsl #2]
   7c2e4:	pop	{r4, r5, r6, r7, fp, pc}
   7c2e8:	mov	r1, #1
   7c2ec:	strb	r1, [r0, #69]	; 0x45
   7c2f0:	ldr	r2, [r0, #164]	; 0xa4
   7c2f4:	cmp	r2, #1
   7c2f8:	strge	r1, [r0, #248]	; 0xf8
   7c2fc:	ldr	r1, [r0, #256]	; 0x100
   7c300:	add	r1, r1, #1
   7c304:	str	r1, [r0, #256]	; 0x100
   7c308:	pop	{r4, r5, r6, r7, fp, pc}
   7c30c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   7c310:	add	fp, sp, #28
   7c314:	sub	sp, sp, #44	; 0x2c
   7c318:	ldr	r4, [r0, #8]
   7c31c:	mov	r6, r0
   7c320:	str	r3, [fp, #-32]	; 0xffffffe0
   7c324:	mov	r8, r2
   7c328:	mov	r5, r1
   7c32c:	mov	r0, r4
   7c330:	bl	626a8 <fputs@plt+0x512c0>
   7c334:	mov	sl, r0
   7c338:	ldrb	r0, [r5, #42]	; 0x2a
   7c33c:	ldr	r9, [fp, #16]
   7c340:	mov	r7, #68	; 0x44
   7c344:	tst	r0, #32
   7c348:	ldr	r0, [fp, #28]
   7c34c:	movweq	r7, #70	; 0x46
   7c350:	cmp	r0, #0
   7c354:	bne	7c388 <fputs@plt+0x6afa0>
   7c358:	ldr	r0, [fp, #12]
   7c35c:	ldr	r2, [fp, #-32]	; 0xffffffe0
   7c360:	mov	r1, r7
   7c364:	mov	r3, sl
   7c368:	str	r0, [sp]
   7c36c:	mov	r0, r4
   7c370:	bl	49a20 <fputs@plt+0x38638>
   7c374:	mov	r1, r0
   7c378:	mov	r0, r4
   7c37c:	mov	r2, r9
   7c380:	mvn	r3, #13
   7c384:	bl	1d520 <fputs@plt+0xc138>
   7c388:	ldr	r9, [fp, #24]
   7c38c:	mov	r0, r6
   7c390:	mov	r1, r5
   7c394:	mov	r2, #0
   7c398:	mov	r3, #0
   7c39c:	str	r7, [sp, #28]
   7c3a0:	mov	r7, #0
   7c3a4:	bl	7bcd4 <fputs@plt+0x6a8ec>
   7c3a8:	cmp	r8, #0
   7c3ac:	cmpeq	r0, #0
   7c3b0:	beq	7c51c <fputs@plt+0x6b134>
   7c3b4:	mov	r0, #3
   7c3b8:	mov	r1, r8
   7c3bc:	mov	r2, #0
   7c3c0:	mov	r3, #0
   7c3c4:	str	sl, [sp, #24]
   7c3c8:	str	r8, [sp, #32]
   7c3cc:	stm	sp, {r0, r5, r9}
   7c3d0:	mov	r0, r6
   7c3d4:	mov	r9, #0
   7c3d8:	bl	7c7d4 <fputs@plt+0x6b3ec>
   7c3dc:	mov	r8, r0
   7c3e0:	mov	r0, r6
   7c3e4:	mov	r1, r5
   7c3e8:	bl	7c880 <fputs@plt+0x6b498>
   7c3ec:	ldr	r7, [r6, #76]	; 0x4c
   7c3f0:	mov	sl, r0
   7c3f4:	ldrsh	r0, [r5, #34]	; 0x22
   7c3f8:	ldr	r2, [fp, #12]
   7c3fc:	mov	r1, #30
   7c400:	str	r6, [sp, #36]	; 0x24
   7c404:	add	r3, r7, #1
   7c408:	add	r0, r3, r0
   7c40c:	str	r0, [r6, #76]	; 0x4c
   7c410:	mov	r0, r4
   7c414:	str	r9, [sp]
   7c418:	mov	r6, r3
   7c41c:	bl	49a20 <fputs@plt+0x38638>
   7c420:	ldrsh	r0, [r5, #34]	; 0x22
   7c424:	cmp	r0, #1
   7c428:	blt	7c480 <fputs@plt+0x6b098>
   7c42c:	orr	r8, sl, r8
   7c430:	add	sl, r7, #2
   7c434:	mov	r7, #1
   7c438:	cmn	r8, #1
   7c43c:	beq	7c450 <fputs@plt+0x6b068>
   7c440:	cmp	r9, #31
   7c444:	bhi	7c470 <fputs@plt+0x6b088>
   7c448:	tst	r8, r7, lsl r9
   7c44c:	beq	7c470 <fputs@plt+0x6b088>
   7c450:	ldr	r2, [fp, #-32]	; 0xffffffe0
   7c454:	add	r0, sl, r9
   7c458:	mov	r1, r5
   7c45c:	mov	r3, r9
   7c460:	str	r0, [sp]
   7c464:	mov	r0, r4
   7c468:	bl	63d80 <fputs@plt+0x52998>
   7c46c:	ldrh	r0, [r5, #34]	; 0x22
   7c470:	sxth	r1, r0
   7c474:	add	r9, r9, #1
   7c478:	cmp	r9, r1
   7c47c:	blt	7c438 <fputs@plt+0x6b050>
   7c480:	mov	r0, #1
   7c484:	ldr	r8, [r4, #32]
   7c488:	mov	r7, r6
   7c48c:	ldr	r9, [fp, #24]
   7c490:	ldr	sl, [sp, #24]
   7c494:	ldr	r1, [sp, #32]
   7c498:	mov	r2, #109	; 0x6d
   7c49c:	mov	r3, #0
   7c4a0:	stm	sp, {r0, r5}
   7c4a4:	str	r6, [sp, #8]
   7c4a8:	ldr	r6, [sp, #36]	; 0x24
   7c4ac:	str	r9, [sp, #12]
   7c4b0:	str	sl, [sp, #16]
   7c4b4:	mov	r0, r6
   7c4b8:	bl	7c9a0 <fputs@plt+0x6b5b8>
   7c4bc:	ldr	r0, [r4, #32]
   7c4c0:	cmp	r8, r0
   7c4c4:	bge	7c4f8 <fputs@plt+0x6b110>
   7c4c8:	ldr	r0, [fp, #12]
   7c4cc:	ldr	r1, [sp, #28]
   7c4d0:	ldr	r2, [fp, #-32]	; 0xffffffe0
   7c4d4:	mov	r3, sl
   7c4d8:	str	r0, [sp]
   7c4dc:	mov	r0, r4
   7c4e0:	bl	49a20 <fputs@plt+0x38638>
   7c4e4:	ldr	r2, [fp, #16]
   7c4e8:	mov	r1, r0
   7c4ec:	mov	r0, r4
   7c4f0:	mvn	r3, #13
   7c4f4:	bl	1d520 <fputs@plt+0xc138>
   7c4f8:	mov	r0, #0
   7c4fc:	mov	r1, r5
   7c500:	mov	r2, r7
   7c504:	mov	r3, #0
   7c508:	str	r0, [sp]
   7c50c:	str	r0, [sp, #4]
   7c510:	mov	r0, r6
   7c514:	bl	7ca34 <fputs@plt+0x6b64c>
   7c518:	ldr	r8, [sp, #32]
   7c51c:	ldr	r0, [r5, #12]
   7c520:	cmp	r0, #0
   7c524:	bne	7c634 <fputs@plt+0x6b24c>
   7c528:	ldr	r1, [fp, #32]
   7c52c:	ldr	r9, [fp, #-32]	; 0xffffffe0
   7c530:	ldr	r3, [fp, #8]
   7c534:	mov	r0, r6
   7c538:	ldr	r6, [fp, #20]
   7c53c:	str	r7, [sp, #32]
   7c540:	mov	r7, #0
   7c544:	str	r7, [sp]
   7c548:	str	r0, [sp, #36]	; 0x24
   7c54c:	str	r1, [sp, #4]
   7c550:	mov	r1, r5
   7c554:	mov	r2, r9
   7c558:	bl	7d0ac <fputs@plt+0x6bcc4>
   7c55c:	cmp	r6, #0
   7c560:	mov	r3, r6
   7c564:	mov	r0, r4
   7c568:	mov	r1, #95	; 0x5f
   7c56c:	mov	r2, r9
   7c570:	str	r7, [sp]
   7c574:	movwne	r3, #1
   7c578:	bl	49a20 <fputs@plt+0x38638>
   7c57c:	cmp	r6, #0
   7c580:	beq	7c598 <fputs@plt+0x6b1b0>
   7c584:	ldr	r2, [r5]
   7c588:	mov	r0, r4
   7c58c:	mvn	r1, #0
   7c590:	mov	r3, #0
   7c594:	bl	1d520 <fputs@plt+0xc138>
   7c598:	ldr	r0, [fp, #28]
   7c59c:	cmp	r0, #0
   7c5a0:	beq	7c5cc <fputs@plt+0x6b1e4>
   7c5a4:	ldr	r0, [r4]
   7c5a8:	ldrb	r0, [r0, #69]	; 0x45
   7c5ac:	cmp	r0, #0
   7c5b0:	bne	7c5cc <fputs@plt+0x6b1e4>
   7c5b4:	ldr	r1, [r4, #32]
   7c5b8:	ldr	r0, [r4, #4]
   7c5bc:	add	r1, r1, r1, lsl #2
   7c5c0:	add	r0, r0, r1, lsl #2
   7c5c4:	mov	r1, #4
   7c5c8:	strb	r1, [r0, #-17]	; 0xffffffef
   7c5cc:	ldr	r2, [fp, #32]
   7c5d0:	ldr	r9, [fp, #24]
   7c5d4:	cmp	r2, #0
   7c5d8:	bmi	7c5f4 <fputs@plt+0x6b20c>
   7c5dc:	mov	r0, #0
   7c5e0:	mov	r1, #95	; 0x5f
   7c5e4:	mov	r3, #0
   7c5e8:	str	r0, [sp]
   7c5ec:	mov	r0, r4
   7c5f0:	bl	49a20 <fputs@plt+0x38638>
   7c5f4:	ldr	r0, [r4]
   7c5f8:	ldr	r6, [sp, #36]	; 0x24
   7c5fc:	ldr	r7, [sp, #32]
   7c600:	ldrb	r0, [r0, #69]	; 0x45
   7c604:	cmp	r0, #0
   7c608:	bne	7c634 <fputs@plt+0x6b24c>
   7c60c:	ldr	r1, [r4, #32]
   7c610:	ldr	r0, [r4, #4]
   7c614:	add	r1, r1, r1, lsl #2
   7c618:	add	r0, r0, r1, lsl #2
   7c61c:	ldr	r1, [fp, #28]
   7c620:	sub	r1, r1, #2
   7c624:	clz	r1, r1
   7c628:	lsr	r1, r1, #5
   7c62c:	lsl	r1, r1, #1
   7c630:	strb	r1, [r0, #-17]	; 0xffffffef
   7c634:	mov	r0, #0
   7c638:	mov	r1, r5
   7c63c:	mov	r2, #0
   7c640:	mov	r3, r7
   7c644:	str	r0, [sp]
   7c648:	str	r0, [sp, #4]
   7c64c:	mov	r0, r6
   7c650:	bl	7d1f0 <fputs@plt+0x6be08>
   7c654:	mov	r0, #2
   7c658:	mov	r1, r8
   7c65c:	mov	r2, #109	; 0x6d
   7c660:	mov	r3, #0
   7c664:	stm	sp, {r0, r5, r7, r9, sl}
   7c668:	mov	r0, r6
   7c66c:	bl	7c9a0 <fputs@plt+0x6b5b8>
   7c670:	ldr	r0, [r4, #24]
   7c674:	ldr	r1, [r0, #120]	; 0x78
   7c678:	cmp	r1, #0
   7c67c:	ldrne	r2, [r4, #32]
   7c680:	mvnne	r3, sl
   7c684:	strne	r2, [r1, r3, lsl #2]
   7c688:	ldr	r1, [r4, #32]
   7c68c:	sub	r1, r1, #1
   7c690:	str	r1, [r0, #96]	; 0x60
   7c694:	sub	sp, fp, #28
   7c698:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   7c69c:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   7c6a0:	add	fp, sp, #24
   7c6a4:	cmp	r0, #0
   7c6a8:	mov	r8, #1
   7c6ac:	cmpne	r1, #0
   7c6b0:	bne	7c6bc <fputs@plt+0x6b2d4>
   7c6b4:	mov	r0, r8
   7c6b8:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   7c6bc:	ldr	r6, [r1]
   7c6c0:	cmp	r6, #1
   7c6c4:	blt	7c6fc <fputs@plt+0x6b314>
   7c6c8:	mov	r5, r0
   7c6cc:	ldr	r0, [r1, #4]
   7c6d0:	mov	r4, #0
   7c6d4:	add	r7, r0, #4
   7c6d8:	ldr	r1, [r7]
   7c6dc:	mov	r0, r5
   7c6e0:	bl	6a6b4 <fputs@plt+0x592cc>
   7c6e4:	cmp	r0, #0
   7c6e8:	bpl	7c6b4 <fputs@plt+0x6b2cc>
   7c6ec:	add	r4, r4, #1
   7c6f0:	add	r7, r7, #20
   7c6f4:	cmp	r4, r6
   7c6f8:	blt	7c6d8 <fputs@plt+0x6b2f0>
   7c6fc:	mov	r8, #0
   7c700:	b	7c6b4 <fputs@plt+0x6b2cc>
   7c704:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   7c708:	add	fp, sp, #28
   7c70c:	sub	sp, sp, #12
   7c710:	mov	r7, r0
   7c714:	ldr	r0, [r1, #20]
   7c718:	str	r1, [sp, #4]
   7c71c:	cmp	r0, #1
   7c720:	str	r0, [sp, #8]
   7c724:	blt	7c7c0 <fputs@plt+0x6b3d8>
   7c728:	ldrsh	r4, [r7, #34]	; 0x22
   7c72c:	mov	sl, r3
   7c730:	mov	r5, r2
   7c734:	mov	r8, #0
   7c738:	cmp	r4, #1
   7c73c:	blt	7c7b0 <fputs@plt+0x6b3c8>
   7c740:	ldr	r0, [sp, #4]
   7c744:	mov	r9, #0
   7c748:	add	r0, r0, r8, lsl #3
   7c74c:	ldr	r6, [r0, #40]	; 0x28
   7c750:	ldr	r0, [r5, r9, lsl #2]
   7c754:	cmn	r0, #1
   7c758:	bgt	7c770 <fputs@plt+0x6b388>
   7c75c:	cmp	sl, #0
   7c760:	beq	7c7a4 <fputs@plt+0x6b3bc>
   7c764:	ldrsh	r0, [r7, #32]
   7c768:	cmp	r9, r0
   7c76c:	bne	7c7a4 <fputs@plt+0x6b3bc>
   7c770:	ldr	r0, [r7, #4]
   7c774:	cmp	r6, #0
   7c778:	beq	7c794 <fputs@plt+0x6b3ac>
   7c77c:	ldr	r0, [r0, r9, lsl #4]
   7c780:	mov	r1, r6
   7c784:	bl	1606c <fputs@plt+0x4c84>
   7c788:	cmp	r0, #0
   7c78c:	bne	7c7a4 <fputs@plt+0x6b3bc>
   7c790:	b	7c7c8 <fputs@plt+0x6b3e0>
   7c794:	add	r0, r0, r9, lsl #4
   7c798:	ldrb	r0, [r0, #15]
   7c79c:	tst	r0, #1
   7c7a0:	bne	7c7c8 <fputs@plt+0x6b3e0>
   7c7a4:	add	r9, r9, #1
   7c7a8:	cmp	r9, r4
   7c7ac:	blt	7c750 <fputs@plt+0x6b368>
   7c7b0:	ldr	r0, [sp, #8]
   7c7b4:	add	r8, r8, #1
   7c7b8:	cmp	r8, r0
   7c7bc:	blt	7c738 <fputs@plt+0x6b350>
   7c7c0:	mov	r0, #0
   7c7c4:	b	7c7cc <fputs@plt+0x6b3e4>
   7c7c8:	mov	r0, #1
   7c7cc:	sub	sp, fp, #28
   7c7d0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   7c7d4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   7c7d8:	add	fp, sp, #28
   7c7dc:	sub	sp, sp, #4
   7c7e0:	cmp	r2, #0
   7c7e4:	mov	r9, #110	; 0x6e
   7c7e8:	movweq	r9, #109	; 0x6d
   7c7ec:	cmp	r1, #0
   7c7f0:	beq	7c870 <fputs@plt+0x6b488>
   7c7f4:	ldr	sl, [fp, #8]
   7c7f8:	mov	r8, r3
   7c7fc:	mov	r5, r2
   7c800:	mov	r6, r1
   7c804:	mov	r7, r0
   7c808:	mov	r4, #0
   7c80c:	ldrb	r0, [r6, #8]
   7c810:	cmp	r9, r0
   7c814:	bne	7c860 <fputs@plt+0x6b478>
   7c818:	ldrb	r0, [r6, #9]
   7c81c:	tst	r0, sl
   7c820:	beq	7c860 <fputs@plt+0x6b478>
   7c824:	ldr	r0, [r6, #16]
   7c828:	mov	r1, r5
   7c82c:	bl	7c69c <fputs@plt+0x6b2b4>
   7c830:	cmp	r0, #0
   7c834:	beq	7c860 <fputs@plt+0x6b478>
   7c838:	ldr	r2, [fp, #12]
   7c83c:	ldr	r3, [fp, #16]
   7c840:	mov	r0, r7
   7c844:	mov	r1, r6
   7c848:	bl	7da38 <fputs@plt+0x6c650>
   7c84c:	cmp	r0, #0
   7c850:	beq	7c860 <fputs@plt+0x6b478>
   7c854:	add	r0, r0, r8, lsl #2
   7c858:	ldr	r0, [r0, #16]
   7c85c:	orr	r4, r0, r4
   7c860:	ldr	r6, [r6, #32]
   7c864:	cmp	r6, #0
   7c868:	bne	7c80c <fputs@plt+0x6b424>
   7c86c:	b	7c874 <fputs@plt+0x6b48c>
   7c870:	mov	r4, #0
   7c874:	mov	r0, r4
   7c878:	sub	sp, fp, #28
   7c87c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   7c880:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   7c884:	add	fp, sp, #28
   7c888:	sub	sp, sp, #12
   7c88c:	mov	r9, r0
   7c890:	ldr	r0, [r0]
   7c894:	mov	r6, #0
   7c898:	ldrb	r0, [r0, #26]
   7c89c:	tst	r0, #8
   7c8a0:	beq	7c994 <fputs@plt+0x6b5ac>
   7c8a4:	ldr	r0, [r1, #16]
   7c8a8:	mov	sl, r1
   7c8ac:	mov	r6, #0
   7c8b0:	cmp	r0, #0
   7c8b4:	beq	7c8fc <fputs@plt+0x6b514>
   7c8b8:	mov	r1, #1
   7c8bc:	ldr	r2, [r0, #20]
   7c8c0:	cmp	r2, #1
   7c8c4:	blt	7c8f0 <fputs@plt+0x6b508>
   7c8c8:	add	r3, r0, #36	; 0x24
   7c8cc:	mov	r7, #0
   7c8d0:	ldr	r5, [r3, r7, lsl #3]
   7c8d4:	add	r7, r7, #1
   7c8d8:	cmp	r5, #31
   7c8dc:	lsl	r4, r1, r5
   7c8e0:	mvngt	r4, #0
   7c8e4:	cmp	r7, r2
   7c8e8:	orr	r6, r4, r6
   7c8ec:	blt	7c8d0 <fputs@plt+0x6b4e8>
   7c8f0:	ldr	r0, [r0, #4]
   7c8f4:	cmp	r0, #0
   7c8f8:	bne	7c8bc <fputs@plt+0x6b4d4>
   7c8fc:	ldr	r0, [sl, #64]	; 0x40
   7c900:	ldr	r1, [sl]
   7c904:	add	r2, sp, #8
   7c908:	add	r0, r0, #56	; 0x38
   7c90c:	bl	46f94 <fputs@plt+0x35bac>
   7c910:	cmp	r0, #0
   7c914:	beq	7c994 <fputs@plt+0x6b5ac>
   7c918:	ldr	r7, [r0, #8]
   7c91c:	cmp	r7, #0
   7c920:	beq	7c994 <fputs@plt+0x6b5ac>
   7c924:	mov	r8, #0
   7c928:	mov	r4, #1
   7c92c:	mov	r0, r9
   7c930:	mov	r1, sl
   7c934:	mov	r2, r7
   7c938:	add	r3, sp, #4
   7c93c:	str	r8, [sp, #4]
   7c940:	str	r8, [sp]
   7c944:	bl	7e098 <fputs@plt+0x6ccb0>
   7c948:	ldr	r1, [sp, #4]
   7c94c:	cmp	r1, #0
   7c950:	beq	7c988 <fputs@plt+0x6b5a0>
   7c954:	ldrh	r0, [r1, #50]	; 0x32
   7c958:	cmp	r0, #0
   7c95c:	beq	7c988 <fputs@plt+0x6b5a0>
   7c960:	ldr	r1, [r1, #4]
   7c964:	mov	r2, #0
   7c968:	ldrsh	r3, [r1], #2
   7c96c:	add	r2, r2, #1
   7c970:	cmp	r3, #31
   7c974:	lsl	r5, r4, r3
   7c978:	mvngt	r5, #0
   7c97c:	cmp	r2, r0
   7c980:	orr	r6, r5, r6
   7c984:	bcc	7c968 <fputs@plt+0x6b580>
   7c988:	ldr	r7, [r7, #12]
   7c98c:	cmp	r7, #0
   7c990:	bne	7c92c <fputs@plt+0x6b544>
   7c994:	mov	r0, r6
   7c998:	sub	sp, fp, #28
   7c99c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   7c9a0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   7c9a4:	add	fp, sp, #28
   7c9a8:	sub	sp, sp, #12
   7c9ac:	cmp	r1, #0
   7c9b0:	beq	7ca2c <fputs@plt+0x6b644>
   7c9b4:	ldr	r8, [fp, #16]
   7c9b8:	ldr	r9, [fp, #12]
   7c9bc:	ldr	sl, [fp, #8]
   7c9c0:	mov	r4, r3
   7c9c4:	mov	r5, r2
   7c9c8:	mov	r6, r1
   7c9cc:	mov	r7, r0
   7c9d0:	ldrb	r0, [r6, #8]
   7c9d4:	cmp	r0, r5
   7c9d8:	bne	7ca20 <fputs@plt+0x6b638>
   7c9dc:	ldrb	r0, [r6, #9]
   7c9e0:	cmp	r0, sl
   7c9e4:	bne	7ca20 <fputs@plt+0x6b638>
   7c9e8:	ldr	r0, [r6, #16]
   7c9ec:	mov	r1, r4
   7c9f0:	bl	7c69c <fputs@plt+0x6b2b4>
   7c9f4:	cmp	r0, #0
   7c9f8:	beq	7ca20 <fputs@plt+0x6b638>
   7c9fc:	ldr	r0, [fp, #20]
   7ca00:	mov	r1, r6
   7ca04:	mov	r2, r9
   7ca08:	mov	r3, r8
   7ca0c:	str	r0, [sp]
   7ca10:	ldr	r0, [fp, #24]
   7ca14:	str	r0, [sp, #4]
   7ca18:	mov	r0, r7
   7ca1c:	bl	7e2ec <fputs@plt+0x6cf04>
   7ca20:	ldr	r6, [r6, #32]
   7ca24:	cmp	r6, #0
   7ca28:	bne	7c9d0 <fputs@plt+0x6b5e8>
   7ca2c:	sub	sp, fp, #28
   7ca30:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   7ca34:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   7ca38:	add	fp, sp, #28
   7ca3c:	sub	sp, sp, #68	; 0x44
   7ca40:	str	r0, [sp, #44]	; 0x2c
   7ca44:	ldr	r0, [r0]
   7ca48:	str	r2, [sp, #28]
   7ca4c:	str	r1, [sp, #48]	; 0x30
   7ca50:	str	r0, [fp, #-44]	; 0xffffffd4
   7ca54:	ldrb	r0, [r0, #26]
   7ca58:	tst	r0, #8
   7ca5c:	beq	7d0a4 <fputs@plt+0x6bcbc>
   7ca60:	ldr	r8, [sp, #44]	; 0x2c
   7ca64:	ldr	r4, [sp, #48]	; 0x30
   7ca68:	str	r3, [sp, #24]
   7ca6c:	ldrb	r0, [r8, #442]	; 0x1ba
   7ca70:	str	r0, [sp, #36]	; 0x24
   7ca74:	ldr	r0, [r4, #64]	; 0x40
   7ca78:	cmp	r0, #0
   7ca7c:	beq	7cabc <fputs@plt+0x6b6d4>
   7ca80:	ldr	r1, [fp, #-44]	; 0xffffffd4
   7ca84:	ldr	r5, [r1, #20]
   7ca88:	cmp	r5, #1
   7ca8c:	blt	7cac8 <fputs@plt+0x6b6e0>
   7ca90:	ldr	r2, [r1, #16]
   7ca94:	mov	r1, #0
   7ca98:	add	r2, r2, #12
   7ca9c:	ldr	r6, [r2, r1, lsl #4]
   7caa0:	cmp	r6, r0
   7caa4:	beq	7cacc <fputs@plt+0x6b6e4>
   7caa8:	add	r1, r1, #1
   7caac:	cmp	r5, r1
   7cab0:	bne	7ca9c <fputs@plt+0x6b6b4>
   7cab4:	mov	r1, r5
   7cab8:	b	7cacc <fputs@plt+0x6b6e4>
   7cabc:	movw	r1, #48576	; 0xbdc0
   7cac0:	movt	r1, #65520	; 0xfff0
   7cac4:	b	7cacc <fputs@plt+0x6b6e4>
   7cac8:	mov	r1, #0
   7cacc:	ldr	r9, [r4, #16]
   7cad0:	ldr	sl, [fp, #12]
   7cad4:	ldr	r6, [fp, #8]
   7cad8:	cmp	r9, #0
   7cadc:	beq	7ce7c <fputs@plt+0x6ba94>
   7cae0:	ldr	r0, [fp, #-44]	; 0xffffffd4
   7cae4:	mov	r7, #0
   7cae8:	str	r1, [sp, #40]	; 0x28
   7caec:	ldr	r0, [r0, #16]
   7caf0:	ldr	r0, [r0, r1, lsl #4]
   7caf4:	str	r0, [sp, #32]
   7caf8:	ldr	r0, [sp, #28]
   7cafc:	add	r0, r0, #1
   7cb00:	str	r0, [sp, #20]
   7cb04:	cmp	r6, #0
   7cb08:	str	r7, [fp, #-32]	; 0xffffffe0
   7cb0c:	str	r7, [fp, #-36]	; 0xffffffdc
   7cb10:	beq	7cb3c <fputs@plt+0x6b754>
   7cb14:	ldr	r0, [r4]
   7cb18:	ldr	r5, [r9, #8]
   7cb1c:	cmp	r0, #0
   7cb20:	beq	7cb44 <fputs@plt+0x6b75c>
   7cb24:	cmp	r5, #0
   7cb28:	beq	7cb58 <fputs@plt+0x6b770>
   7cb2c:	mov	r1, r5
   7cb30:	bl	1606c <fputs@plt+0x4c84>
   7cb34:	ldr	r6, [fp, #8]
   7cb38:	b	7cb50 <fputs@plt+0x6b768>
   7cb3c:	ldr	r5, [r9, #8]
   7cb40:	b	7cb9c <fputs@plt+0x6b7b4>
   7cb44:	cmp	r5, #0
   7cb48:	mov	r0, r5
   7cb4c:	mvnne	r0, #0
   7cb50:	cmp	r0, #0
   7cb54:	beq	7cb9c <fputs@plt+0x6b7b4>
   7cb58:	ldr	r0, [r9, #20]
   7cb5c:	cmp	r0, #1
   7cb60:	blt	7ce6c <fputs@plt+0x6ba84>
   7cb64:	add	r1, r9, #36	; 0x24
   7cb68:	ldr	r2, [r1]
   7cb6c:	ldr	r3, [r6, r2, lsl #2]
   7cb70:	cmn	r3, #1
   7cb74:	bgt	7cb9c <fputs@plt+0x6b7b4>
   7cb78:	cmp	sl, #0
   7cb7c:	beq	7cb8c <fputs@plt+0x6b7a4>
   7cb80:	ldrsh	r3, [r4, #32]
   7cb84:	cmp	r2, r3
   7cb88:	beq	7cb9c <fputs@plt+0x6b7b4>
   7cb8c:	add	r1, r1, #8
   7cb90:	subs	r0, r0, #1
   7cb94:	bne	7cb68 <fputs@plt+0x6b780>
   7cb98:	b	7ce6c <fputs@plt+0x6ba84>
   7cb9c:	ldrb	r0, [r8, #442]	; 0x1ba
   7cba0:	ldr	r6, [fp, #-44]	; 0xffffffd4
   7cba4:	cmp	r0, #0
   7cba8:	beq	7cbc0 <fputs@plt+0x6b7d8>
   7cbac:	ldr	r2, [sp, #32]
   7cbb0:	mov	r0, r6
   7cbb4:	mov	r1, r5
   7cbb8:	bl	227d4 <fputs@plt+0x113ec>
   7cbbc:	b	7cbd4 <fputs@plt+0x6b7ec>
   7cbc0:	ldr	r3, [sp, #32]
   7cbc4:	mov	r0, r8
   7cbc8:	mov	r1, #0
   7cbcc:	mov	r2, r5
   7cbd0:	bl	1d050 <fputs@plt+0xbc68>
   7cbd4:	mov	sl, r0
   7cbd8:	cmp	r0, #0
   7cbdc:	beq	7cc04 <fputs@plt+0x6b81c>
   7cbe0:	sub	r0, fp, #36	; 0x24
   7cbe4:	mov	r1, sl
   7cbe8:	mov	r2, r9
   7cbec:	sub	r3, fp, #32
   7cbf0:	str	r0, [sp]
   7cbf4:	mov	r0, r8
   7cbf8:	bl	7e098 <fputs@plt+0x6ccb0>
   7cbfc:	cmp	r0, #0
   7cc00:	beq	7ccbc <fputs@plt+0x6b8d4>
   7cc04:	ldr	r0, [sp, #36]	; 0x24
   7cc08:	cmp	r0, #0
   7cc0c:	beq	7d0a4 <fputs@plt+0x6bcbc>
   7cc10:	ldrb	r0, [r6, #69]	; 0x45
   7cc14:	cmp	r0, #0
   7cc18:	bne	7d0a4 <fputs@plt+0x6bcbc>
   7cc1c:	cmp	sl, #0
   7cc20:	ldr	sl, [fp, #12]
   7cc24:	ldr	r6, [fp, #8]
   7cc28:	bne	7ce6c <fputs@plt+0x6ba84>
   7cc2c:	mov	r0, r8
   7cc30:	bl	60424 <fputs@plt+0x4f03c>
   7cc34:	mov	r5, r0
   7cc38:	ldr	r0, [r9, #20]
   7cc3c:	ldr	r8, [sp, #20]
   7cc40:	mov	sl, #0
   7cc44:	cmp	r0, #1
   7cc48:	blt	7cc8c <fputs@plt+0x6b8a4>
   7cc4c:	ldr	r1, [r5, #32]
   7cc50:	add	r6, r9, #36	; 0x24
   7cc54:	mov	r7, #0
   7cc58:	add	r0, r1, r0
   7cc5c:	add	r4, r0, #1
   7cc60:	ldr	r0, [r6, r7, lsl #3]
   7cc64:	mov	r1, #76	; 0x4c
   7cc68:	mov	r3, r4
   7cc6c:	str	sl, [sp]
   7cc70:	add	r2, r8, r0
   7cc74:	mov	r0, r5
   7cc78:	bl	49a20 <fputs@plt+0x38638>
   7cc7c:	ldr	r0, [r9, #20]
   7cc80:	add	r7, r7, #1
   7cc84:	cmp	r7, r0
   7cc88:	blt	7cc60 <fputs@plt+0x6b878>
   7cc8c:	ldrb	r2, [r9, #24]
   7cc90:	mov	r0, r5
   7cc94:	mov	r1, #135	; 0x87
   7cc98:	mvn	r3, #0
   7cc9c:	str	sl, [sp]
   7cca0:	bl	49a20 <fputs@plt+0x38638>
   7cca4:	ldr	r8, [sp, #44]	; 0x2c
   7cca8:	ldr	r6, [fp, #8]
   7ccac:	ldr	r4, [sp, #48]	; 0x30
   7ccb0:	ldr	sl, [fp, #12]
   7ccb4:	mov	r7, #0
   7ccb8:	b	7ce6c <fputs@plt+0x6ba84>
   7ccbc:	ldr	r4, [fp, #-36]	; 0xffffffdc
   7ccc0:	cmp	r4, #0
   7ccc4:	bne	7ccd4 <fputs@plt+0x6b8ec>
   7ccc8:	ldr	r0, [r9, #36]	; 0x24
   7cccc:	sub	r4, fp, #40	; 0x28
   7ccd0:	str	r0, [fp, #-40]	; 0xffffffd8
   7ccd4:	ldr	r0, [r9, #20]
   7ccd8:	cmp	r0, #1
   7ccdc:	blt	7cd64 <fputs@plt+0x6b97c>
   7cce0:	ldr	r8, [fp, #-32]	; 0xffffffe0
   7cce4:	add	r7, sl, #32
   7cce8:	mov	r6, #0
   7ccec:	mov	r5, #0
   7ccf0:	ldr	r1, [sp, #48]	; 0x30
   7ccf4:	ldr	r0, [r4, r6, lsl #2]
   7ccf8:	ldrsh	r1, [r1, #32]
   7ccfc:	cmp	r0, r1
   7cd00:	mvneq	r0, #0
   7cd04:	streq	r0, [r4, r6, lsl #2]
   7cd08:	ldr	r0, [fp, #-44]	; 0xffffffd4
   7cd0c:	ldr	r0, [r0, #296]	; 0x128
   7cd10:	cmp	r0, #0
   7cd14:	beq	7cd50 <fputs@plt+0x6b968>
   7cd18:	cmp	r8, #0
   7cd1c:	mov	r1, r7
   7cd20:	ldr	r0, [sl, #4]
   7cd24:	ldr	r3, [sp, #40]	; 0x28
   7cd28:	ldrne	r1, [r8, #4]
   7cd2c:	addne	r1, r1, r6, lsl #1
   7cd30:	ldrsh	r1, [r1]
   7cd34:	ldr	r2, [r0, r1, lsl #4]
   7cd38:	ldr	r1, [sl]
   7cd3c:	ldr	r0, [sp, #44]	; 0x2c
   7cd40:	bl	68a84 <fputs@plt+0x5769c>
   7cd44:	sub	r0, r0, #2
   7cd48:	clz	r0, r0
   7cd4c:	lsr	r5, r0, #5
   7cd50:	ldr	r0, [r9, #20]
   7cd54:	add	r6, r6, #1
   7cd58:	cmp	r6, r0
   7cd5c:	blt	7ccf0 <fputs@plt+0x6b908>
   7cd60:	b	7cd68 <fputs@plt+0x6b980>
   7cd64:	mov	r5, #0
   7cd68:	ldr	r6, [sp, #40]	; 0x28
   7cd6c:	ldr	r0, [sl]
   7cd70:	ldr	r8, [sp, #44]	; 0x2c
   7cd74:	ldr	r2, [sl, #28]
   7cd78:	mov	r3, #0
   7cd7c:	str	r0, [sp]
   7cd80:	mov	r0, r8
   7cd84:	mov	r1, r6
   7cd88:	bl	606a4 <fputs@plt+0x4f2bc>
   7cd8c:	ldr	r0, [r8, #72]	; 0x48
   7cd90:	add	r0, r0, #1
   7cd94:	str	r0, [r8, #72]	; 0x48
   7cd98:	ldr	r0, [sp, #28]
   7cd9c:	cmp	r0, #0
   7cda0:	beq	7cdd0 <fputs@plt+0x6b9e8>
   7cda4:	ldr	r3, [fp, #-32]	; 0xffffffe0
   7cda8:	str	r0, [sp, #8]
   7cdac:	mvn	r0, #0
   7cdb0:	mov	r1, r6
   7cdb4:	mov	r2, sl
   7cdb8:	str	r9, [sp]
   7cdbc:	str	r4, [sp, #4]
   7cdc0:	str	r5, [sp, #16]
   7cdc4:	str	r0, [sp, #12]
   7cdc8:	mov	r0, r8
   7cdcc:	bl	7e3b8 <fputs@plt+0x6cfd0>
   7cdd0:	ldr	r6, [sp, #24]
   7cdd4:	mov	r7, #0
   7cdd8:	cmp	r6, #0
   7cddc:	beq	7ce54 <fputs@plt+0x6ba6c>
   7cde0:	ldr	r0, [r8, #416]	; 0x1a0
   7cde4:	cmp	r0, #0
   7cde8:	moveq	r0, r8
   7cdec:	ldr	r0, [r0, #532]	; 0x214
   7cdf0:	cmp	r0, #0
   7cdf4:	beq	7ce2c <fputs@plt+0x6ba44>
   7cdf8:	ldr	r0, [r0]
   7cdfc:	ldr	r1, [r9, #28]
   7ce00:	cmp	r0, r1
   7ce04:	bne	7ce14 <fputs@plt+0x6ba2c>
   7ce08:	ldrb	r1, [r9, #25]
   7ce0c:	cmp	r1, #7
   7ce10:	beq	7ce54 <fputs@plt+0x6ba6c>
   7ce14:	ldr	r1, [r9, #32]
   7ce18:	cmp	r0, r1
   7ce1c:	bne	7ce2c <fputs@plt+0x6ba44>
   7ce20:	ldrb	r0, [r9, #26]
   7ce24:	cmp	r0, #7
   7ce28:	beq	7ce54 <fputs@plt+0x6ba6c>
   7ce2c:	ldr	r3, [fp, #-32]	; 0xffffffe0
   7ce30:	ldr	r1, [sp, #40]	; 0x28
   7ce34:	mov	r0, #1
   7ce38:	str	r9, [sp]
   7ce3c:	stmib	sp, {r4, r6}
   7ce40:	mov	r2, sl
   7ce44:	str	r5, [sp, #16]
   7ce48:	str	r0, [sp, #12]
   7ce4c:	mov	r0, r8
   7ce50:	bl	7e3b8 <fputs@plt+0x6cfd0>
   7ce54:	ldr	r1, [fp, #-36]	; 0xffffffdc
   7ce58:	ldr	r0, [fp, #-44]	; 0xffffffd4
   7ce5c:	bl	13dc4 <fputs@plt+0x29dc>
   7ce60:	ldr	sl, [fp, #12]
   7ce64:	ldr	r6, [fp, #8]
   7ce68:	ldr	r4, [sp, #48]	; 0x30
   7ce6c:	ldr	r9, [r9, #4]
   7ce70:	cmp	r9, #0
   7ce74:	bne	7cb04 <fputs@plt+0x6b71c>
   7ce78:	ldr	r0, [r4, #64]	; 0x40
   7ce7c:	ldr	r1, [r4]
   7ce80:	add	r0, r0, #56	; 0x38
   7ce84:	sub	r2, fp, #32
   7ce88:	bl	46f94 <fputs@plt+0x35bac>
   7ce8c:	cmp	r0, #0
   7ce90:	beq	7d0a4 <fputs@plt+0x6bcbc>
   7ce94:	ldr	r5, [r0, #8]
   7ce98:	ldr	r2, [fp, #8]
   7ce9c:	ldr	r6, [sp, #24]
   7cea0:	cmp	r5, #0
   7cea4:	beq	7d0a4 <fputs@plt+0x6bcbc>
   7cea8:	cmp	r2, #0
   7ceac:	mov	r0, r2
   7ceb0:	mov	r7, #0
   7ceb4:	sub	r4, fp, #36	; 0x24
   7ceb8:	sub	r8, fp, #32
   7cebc:	movwne	r0, #1
   7cec0:	str	r0, [sp, #40]	; 0x28
   7cec4:	cmp	r2, #0
   7cec8:	str	r7, [fp, #-32]	; 0xffffffe0
   7cecc:	str	r7, [fp, #-36]	; 0xffffffdc
   7ced0:	beq	7cef0 <fputs@plt+0x6bb08>
   7ced4:	ldr	r0, [sp, #48]	; 0x30
   7ced8:	mov	r1, r5
   7cedc:	mov	r3, sl
   7cee0:	bl	7c704 <fputs@plt+0x6b31c>
   7cee4:	ldr	r2, [fp, #8]
   7cee8:	cmp	r0, #0
   7ceec:	beq	7d098 <fputs@plt+0x6bcb0>
   7cef0:	ldrb	r0, [r5, #24]
   7cef4:	cmp	r0, #0
   7cef8:	bne	7cf2c <fputs@plt+0x6bb44>
   7cefc:	ldr	r0, [fp, #-44]	; 0xffffffd4
   7cf00:	ldrb	r0, [r0, #27]
   7cf04:	tst	r0, #1
   7cf08:	bne	7cf2c <fputs@plt+0x6bb44>
   7cf0c:	ldr	r0, [sp, #44]	; 0x2c
   7cf10:	ldr	r0, [r0, #416]	; 0x1a0
   7cf14:	cmp	r0, #0
   7cf18:	bne	7cf2c <fputs@plt+0x6bb44>
   7cf1c:	ldr	r0, [sp, #44]	; 0x2c
   7cf20:	ldrb	r0, [r0, #20]
   7cf24:	cmp	r0, #0
   7cf28:	beq	7d098 <fputs@plt+0x6bcb0>
   7cf2c:	ldr	r0, [sp, #44]	; 0x2c
   7cf30:	ldr	r1, [sp, #48]	; 0x30
   7cf34:	mov	r2, r5
   7cf38:	mov	r3, r8
   7cf3c:	str	r4, [sp]
   7cf40:	bl	7e098 <fputs@plt+0x6ccb0>
   7cf44:	cmp	r0, #0
   7cf48:	beq	7cf70 <fputs@plt+0x6bb88>
   7cf4c:	ldr	r0, [sp, #36]	; 0x24
   7cf50:	ldr	r2, [fp, #8]
   7cf54:	cmp	r0, #0
   7cf58:	beq	7d0a4 <fputs@plt+0x6bcbc>
   7cf5c:	ldr	r0, [fp, #-44]	; 0xffffffd4
   7cf60:	ldrb	r0, [r0, #69]	; 0x45
   7cf64:	cmp	r0, #0
   7cf68:	beq	7d098 <fputs@plt+0x6bcb0>
   7cf6c:	b	7d0a4 <fputs@plt+0x6bcbc>
   7cf70:	ldr	sl, [fp, #-44]	; 0xffffffd4
   7cf74:	mov	r1, #0
   7cf78:	mov	r2, #0
   7cf7c:	mov	r3, #0
   7cf80:	mov	r0, sl
   7cf84:	bl	576b0 <fputs@plt+0x462c8>
   7cf88:	cmp	r0, #0
   7cf8c:	beq	7d084 <fputs@plt+0x6bc9c>
   7cf90:	mov	r9, r0
   7cf94:	ldr	r0, [r5]
   7cf98:	cmp	r6, #0
   7cf9c:	str	r0, [r9, #24]
   7cfa0:	ldr	r1, [r5]
   7cfa4:	ldr	r1, [r1]
   7cfa8:	str	r1, [r9, #16]
   7cfac:	ldrh	r1, [r0, #36]	; 0x24
   7cfb0:	add	r1, r1, #1
   7cfb4:	strh	r1, [r0, #36]	; 0x24
   7cfb8:	ldr	r0, [sp, #44]	; 0x2c
   7cfbc:	ldr	r2, [r0, #72]	; 0x48
   7cfc0:	add	r1, r2, #1
   7cfc4:	str	r1, [r0, #72]	; 0x48
   7cfc8:	str	r2, [r9, #52]	; 0x34
   7cfcc:	beq	7cff4 <fputs@plt+0x6bc0c>
   7cfd0:	ldr	r1, [fp, #-36]	; 0xffffffdc
   7cfd4:	ldr	r3, [fp, #-32]	; 0xffffffe0
   7cfd8:	ldr	r2, [sp, #48]	; 0x30
   7cfdc:	str	r5, [sp]
   7cfe0:	stmib	sp, {r1, r6}
   7cfe4:	mvn	r1, #0
   7cfe8:	str	r1, [sp, #12]
   7cfec:	mov	r1, r9
   7cff0:	bl	7eaa4 <fputs@plt+0x6d6bc>
   7cff4:	ldr	r0, [sp, #28]
   7cff8:	cmp	r0, #0
   7cffc:	beq	7d06c <fputs@plt+0x6bc84>
   7d000:	ldr	r0, [sp, #40]	; 0x28
   7d004:	ldr	r3, [fp, #-32]	; 0xffffffe0
   7d008:	ldr	r2, [sp, #48]	; 0x30
   7d00c:	mov	r1, r9
   7d010:	add	r0, r5, r0
   7d014:	ldrb	r6, [r0, #25]
   7d018:	ldr	r0, [fp, #-36]	; 0xffffffdc
   7d01c:	str	r5, [sp]
   7d020:	str	r0, [sp, #4]
   7d024:	ldr	r0, [sp, #28]
   7d028:	str	r0, [sp, #8]
   7d02c:	mov	r0, #1
   7d030:	str	r0, [sp, #12]
   7d034:	ldr	r0, [sp, #44]	; 0x2c
   7d038:	bl	7eaa4 <fputs@plt+0x6d6bc>
   7d03c:	ldrb	r0, [r5, #24]
   7d040:	cmp	r0, #0
   7d044:	bne	7d06c <fputs@plt+0x6bc84>
   7d048:	cmp	r6, #7
   7d04c:	cmpne	r6, #9
   7d050:	beq	7d06c <fputs@plt+0x6bc84>
   7d054:	ldr	r1, [sp, #44]	; 0x2c
   7d058:	ldr	r0, [r1, #416]	; 0x1a0
   7d05c:	cmp	r0, #0
   7d060:	moveq	r0, r1
   7d064:	mov	r1, #1
   7d068:	strb	r1, [r0, #21]
   7d06c:	ldr	sl, [fp, #-44]	; 0xffffffd4
   7d070:	mov	r1, r9
   7d074:	str	r7, [r9, #16]
   7d078:	mov	r0, sl
   7d07c:	bl	479ec <fputs@plt+0x36604>
   7d080:	ldr	r6, [sp, #24]
   7d084:	ldr	r1, [fp, #-36]	; 0xffffffdc
   7d088:	mov	r0, sl
   7d08c:	bl	13dc4 <fputs@plt+0x29dc>
   7d090:	ldr	sl, [fp, #12]
   7d094:	ldr	r2, [fp, #8]
   7d098:	ldr	r5, [r5, #12]
   7d09c:	cmp	r5, #0
   7d0a0:	bne	7cec4 <fputs@plt+0x6badc>
   7d0a4:	sub	sp, fp, #28
   7d0a8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   7d0ac:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   7d0b0:	add	fp, sp, #28
   7d0b4:	sub	sp, sp, #36	; 0x24
   7d0b8:	str	r0, [sp, #20]
   7d0bc:	ldr	r0, [r0, #8]
   7d0c0:	ldr	r7, [r1, #8]
   7d0c4:	mov	r4, r3
   7d0c8:	mov	r5, #0
   7d0cc:	str	r2, [sp, #28]
   7d0d0:	str	r0, [sp, #24]
   7d0d4:	ldrb	r0, [r1, #42]	; 0x2a
   7d0d8:	tst	r0, #32
   7d0dc:	beq	7d110 <fputs@plt+0x6bd28>
   7d0e0:	cmp	r7, #0
   7d0e4:	beq	7d1e8 <fputs@plt+0x6be00>
   7d0e8:	mov	r0, r7
   7d0ec:	ldrb	r1, [r0, #55]	; 0x37
   7d0f0:	and	r1, r1, #3
   7d0f4:	cmp	r1, #2
   7d0f8:	beq	7d10c <fputs@plt+0x6bd24>
   7d0fc:	ldr	r0, [r0, #20]
   7d100:	cmp	r0, #0
   7d104:	bne	7d0ec <fputs@plt+0x6bd04>
   7d108:	b	7d110 <fputs@plt+0x6bd28>
   7d10c:	mov	r5, r0
   7d110:	cmp	r7, #0
   7d114:	beq	7d1e8 <fputs@plt+0x6be00>
   7d118:	ldr	r6, [fp, #8]
   7d11c:	ldr	r2, [fp, #12]
   7d120:	ldr	r8, [sp, #20]
   7d124:	mov	r0, #0
   7d128:	mvn	sl, #0
   7d12c:	mov	r9, r6
   7d130:	cmp	r6, #0
   7d134:	beq	7d150 <fputs@plt+0x6bd68>
   7d138:	cmp	r7, r5
   7d13c:	beq	7d1d4 <fputs@plt+0x6bdec>
   7d140:	ldr	r1, [r9]
   7d144:	cmp	r1, #0
   7d148:	bne	7d158 <fputs@plt+0x6bd70>
   7d14c:	b	7d1d4 <fputs@plt+0x6bdec>
   7d150:	cmp	r7, r5
   7d154:	beq	7d1d4 <fputs@plt+0x6bdec>
   7d158:	cmp	r2, r4
   7d15c:	beq	7d1d4 <fputs@plt+0x6bdec>
   7d160:	ldr	r2, [sp, #28]
   7d164:	mov	r1, #1
   7d168:	str	r0, [sp, #8]
   7d16c:	mov	r0, r8
   7d170:	mov	r3, #0
   7d174:	str	sl, [sp, #12]
   7d178:	str	r1, [sp]
   7d17c:	add	r1, sp, #32
   7d180:	str	r1, [sp, #4]
   7d184:	mov	r1, r7
   7d188:	bl	6bc30 <fputs@plt+0x5a848>
   7d18c:	mov	sl, r0
   7d190:	ldrb	r0, [r7, #55]	; 0x37
   7d194:	mov	r1, #111	; 0x6f
   7d198:	mov	r2, r4
   7d19c:	mov	r3, sl
   7d1a0:	tst	r0, #8
   7d1a4:	mov	r0, #50	; 0x32
   7d1a8:	movweq	r0, #52	; 0x34
   7d1ac:	add	r0, r7, r0
   7d1b0:	ldrh	r0, [r0]
   7d1b4:	str	r0, [sp]
   7d1b8:	ldr	r0, [sp, #24]
   7d1bc:	bl	49a20 <fputs@plt+0x38638>
   7d1c0:	ldr	r1, [sp, #32]
   7d1c4:	mov	r0, r8
   7d1c8:	bl	6beac <fputs@plt+0x5aac4>
   7d1cc:	ldr	r2, [fp, #12]
   7d1d0:	mov	r0, r7
   7d1d4:	ldr	r7, [r7, #20]
   7d1d8:	add	r4, r4, #1
   7d1dc:	add	r9, r9, #4
   7d1e0:	cmp	r7, #0
   7d1e4:	bne	7d130 <fputs@plt+0x6bd48>
   7d1e8:	sub	sp, fp, #28
   7d1ec:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   7d1f0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   7d1f4:	add	fp, sp, #28
   7d1f8:	sub	sp, sp, #164	; 0xa4
   7d1fc:	str	r0, [fp, #-76]	; 0xffffffb4
   7d200:	ldr	r0, [r0]
   7d204:	str	r3, [sp, #36]	; 0x24
   7d208:	str	r2, [sp, #76]	; 0x4c
   7d20c:	str	r1, [sp, #96]	; 0x60
   7d210:	ldrb	r0, [r0, #26]
   7d214:	tst	r0, #8
   7d218:	beq	7da30 <fputs@plt+0x6c648>
   7d21c:	ldr	r0, [sp, #96]	; 0x60
   7d220:	sub	r2, fp, #40	; 0x28
   7d224:	ldr	r1, [r0]
   7d228:	ldr	r0, [r0, #64]	; 0x40
   7d22c:	add	r0, r0, #56	; 0x38
   7d230:	bl	46f94 <fputs@plt+0x35bac>
   7d234:	cmp	r0, #0
   7d238:	beq	7da30 <fputs@plt+0x6c648>
   7d23c:	ldr	sl, [r0, #8]
   7d240:	cmp	sl, #0
   7d244:	beq	7da30 <fputs@plt+0x6c648>
   7d248:	ldr	r0, [sp, #76]	; 0x4c
   7d24c:	mov	r1, #109	; 0x6d
   7d250:	ldr	r8, [fp, #12]
   7d254:	ldr	r7, [fp, #8]
   7d258:	mov	r9, #0
   7d25c:	cmp	r0, #0
   7d260:	mov	r5, r0
   7d264:	movw	r0, #58992	; 0xe670
   7d268:	movwne	r1, #110	; 0x6e
   7d26c:	movt	r0, #8
   7d270:	movwne	r5, #1
   7d274:	str	r1, [sp, #24]
   7d278:	ldr	r1, [sp, #96]	; 0x60
   7d27c:	str	r5, [sp, #28]
   7d280:	add	r1, r1, #32
   7d284:	str	r1, [sp, #60]	; 0x3c
   7d288:	ldrd	r0, [r0]
   7d28c:	str	r0, [sp, #56]	; 0x38
   7d290:	movw	r0, #58984	; 0xe668
   7d294:	str	r1, [sp, #52]	; 0x34
   7d298:	movt	r0, #8
   7d29c:	ldrd	r0, [r0]
   7d2a0:	str	r1, [sp, #44]	; 0x2c
   7d2a4:	str	r0, [sp, #48]	; 0x30
   7d2a8:	cmp	r7, #0
   7d2ac:	beq	7d2cc <fputs@plt+0x6bee4>
   7d2b0:	ldr	r0, [sp, #96]	; 0x60
   7d2b4:	mov	r1, sl
   7d2b8:	mov	r2, r7
   7d2bc:	mov	r3, r8
   7d2c0:	bl	7c704 <fputs@plt+0x6b31c>
   7d2c4:	cmp	r0, #0
   7d2c8:	beq	7da24 <fputs@plt+0x6c63c>
   7d2cc:	add	r0, sl, r5
   7d2d0:	ldrb	r4, [r0, #25]
   7d2d4:	ldr	r0, [fp, #-76]	; 0xffffffb4
   7d2d8:	ldr	r1, [r0]
   7d2dc:	cmp	r4, #6
   7d2e0:	bne	7d2f0 <fputs@plt+0x6bf08>
   7d2e4:	ldrb	r0, [r1, #27]
   7d2e8:	tst	r0, #1
   7d2ec:	bne	7da24 <fputs@plt+0x6c63c>
   7d2f0:	add	r0, sl, r5, lsl #2
   7d2f4:	cmp	r4, #0
   7d2f8:	str	r1, [sp, #92]	; 0x5c
   7d2fc:	ldr	r6, [r0, #28]!
   7d300:	beq	7da00 <fputs@plt+0x6c618>
   7d304:	cmp	r6, #0
   7d308:	bne	7da00 <fputs@plt+0x6c618>
   7d30c:	ldr	r6, [fp, #-76]	; 0xffffffb4
   7d310:	ldr	r1, [sp, #96]	; 0x60
   7d314:	str	r0, [sp, #32]
   7d318:	mov	r0, #0
   7d31c:	mov	r2, sl
   7d320:	sub	r3, fp, #44	; 0x2c
   7d324:	mov	r9, #0
   7d328:	str	r0, [fp, #-44]	; 0xffffffd4
   7d32c:	str	r0, [fp, #-48]	; 0xffffffd0
   7d330:	sub	r0, fp, #48	; 0x30
   7d334:	str	r0, [sp]
   7d338:	mov	r0, r6
   7d33c:	bl	7e098 <fputs@plt+0x6ccb0>
   7d340:	cmp	r0, #0
   7d344:	bne	7da24 <fputs@plt+0x6c63c>
   7d348:	ldr	r0, [sl, #20]
   7d34c:	mov	r1, #0
   7d350:	str	sl, [fp, #-80]	; 0xffffffb0
   7d354:	str	r4, [sp, #72]	; 0x48
   7d358:	str	r1, [sp, #40]	; 0x28
   7d35c:	cmp	r0, #1
   7d360:	blt	7d6f0 <fputs@plt+0x6c308>
   7d364:	ldr	r2, [sp, #76]	; 0x4c
   7d368:	subs	r0, r4, #6
   7d36c:	eor	r1, r4, #9
   7d370:	ldr	r8, [fp, #-44]	; 0xffffffd4
   7d374:	mov	r4, #0
   7d378:	mov	r9, #0
   7d37c:	mov	r6, #0
   7d380:	movwne	r0, #1
   7d384:	orrs	r1, r2, r1
   7d388:	str	r8, [sp, #64]	; 0x40
   7d38c:	movwne	r1, #1
   7d390:	and	r0, r0, r1
   7d394:	str	r0, [sp, #68]	; 0x44
   7d398:	mov	r0, #0
   7d39c:	str	r0, [sp, #88]	; 0x58
   7d3a0:	mov	r0, #0
   7d3a4:	str	r0, [sp, #80]	; 0x50
   7d3a8:	mov	r0, #0
   7d3ac:	str	r0, [fp, #-84]	; 0xffffffac
   7d3b0:	ldr	r0, [sp, #48]	; 0x30
   7d3b4:	mov	r5, #0
   7d3b8:	str	r0, [fp, #-40]	; 0xffffffd8
   7d3bc:	ldr	r0, [sp, #44]	; 0x2c
   7d3c0:	str	r0, [fp, #-36]	; 0xffffffdc
   7d3c4:	ldr	r0, [sp, #52]	; 0x34
   7d3c8:	str	r0, [fp, #-52]	; 0xffffffcc
   7d3cc:	ldr	r0, [sp, #56]	; 0x38
   7d3d0:	str	r0, [fp, #-56]	; 0xffffffc8
   7d3d4:	ldr	r0, [fp, #-48]	; 0xffffffd0
   7d3d8:	cmp	r0, #0
   7d3dc:	add	r1, r0, r4
   7d3e0:	ldr	r0, [sp, #96]	; 0x60
   7d3e4:	addeq	r1, sl, #36	; 0x24
   7d3e8:	cmp	r8, #0
   7d3ec:	ldr	r7, [r1]
   7d3f0:	ldr	r1, [sp, #60]	; 0x3c
   7d3f4:	ldrne	r1, [r8, #4]
   7d3f8:	ldr	r0, [r0, #4]
   7d3fc:	addne	r1, r1, r6
   7d400:	ldrsh	r1, [r1]
   7d404:	ldr	r0, [r0, r1, lsl #4]
   7d408:	mov	r1, #0
   7d40c:	cmp	r0, #0
   7d410:	str	r0, [fp, #-72]	; 0xffffffb8
   7d414:	beq	7d420 <fputs@plt+0x6c038>
   7d418:	bl	11220 <strlen@plt>
   7d41c:	bic	r1, r0, #-1073741824	; 0xc0000000
   7d420:	ldr	r0, [fp, #-80]	; 0xffffffb0
   7d424:	str	r1, [fp, #-68]	; 0xffffffbc
   7d428:	str	r6, [fp, #-92]	; 0xffffffa4
   7d42c:	str	r4, [fp, #-88]	; 0xffffffa8
   7d430:	str	r7, [sp, #84]	; 0x54
   7d434:	ldr	r0, [r0]
   7d438:	ldr	r0, [r0, #4]
   7d43c:	ldr	r0, [r0, r7, lsl #4]
   7d440:	cmp	r0, #0
   7d444:	str	r0, [fp, #-64]	; 0xffffffc0
   7d448:	beq	7d454 <fputs@plt+0x6c06c>
   7d44c:	bl	11220 <strlen@plt>
   7d450:	bic	r5, r0, #-1073741824	; 0xc0000000
   7d454:	ldr	r8, [sp, #92]	; 0x5c
   7d458:	sub	r7, fp, #40	; 0x28
   7d45c:	mov	r1, #27
   7d460:	mov	r3, #0
   7d464:	str	r5, [fp, #-60]	; 0xffffffc4
   7d468:	mov	r2, r7
   7d46c:	mov	r0, r8
   7d470:	bl	66b48 <fputs@plt+0x55760>
   7d474:	sub	sl, fp, #72	; 0x48
   7d478:	mov	r5, r0
   7d47c:	mov	r0, r8
   7d480:	mov	r1, #27
   7d484:	mov	r3, #0
   7d488:	mov	r2, sl
   7d48c:	bl	66b48 <fputs@plt+0x55760>
   7d490:	ldr	r6, [fp, #-76]	; 0xffffffb4
   7d494:	mov	r3, r0
   7d498:	mov	r4, #0
   7d49c:	mov	r1, #122	; 0x7a
   7d4a0:	mov	r2, r5
   7d4a4:	str	r4, [sp]
   7d4a8:	mov	r0, r6
   7d4ac:	bl	51c94 <fputs@plt+0x408ac>
   7d4b0:	mov	r5, r0
   7d4b4:	mov	r0, r8
   7d4b8:	mov	r1, #27
   7d4bc:	sub	r2, fp, #64	; 0x40
   7d4c0:	mov	r3, #0
   7d4c4:	bl	66b48 <fputs@plt+0x55760>
   7d4c8:	mov	r3, r0
   7d4cc:	mov	r0, r6
   7d4d0:	mov	r1, #79	; 0x4f
   7d4d4:	mov	r2, r5
   7d4d8:	str	r4, [sp]
   7d4dc:	bl	51c94 <fputs@plt+0x408ac>
   7d4e0:	ldr	r1, [fp, #-84]	; 0xffffffac
   7d4e4:	mov	r2, r0
   7d4e8:	mov	r0, r8
   7d4ec:	bl	6a844 <fputs@plt+0x5945c>
   7d4f0:	mov	r1, r0
   7d4f4:	ldr	r0, [sp, #76]	; 0x4c
   7d4f8:	str	r1, [fp, #-84]	; 0xffffffac
   7d4fc:	cmp	r0, #0
   7d500:	beq	7d5c4 <fputs@plt+0x6c1dc>
   7d504:	mov	r0, r8
   7d508:	mov	r1, #27
   7d50c:	mov	r2, r7
   7d510:	mov	r3, #0
   7d514:	bl	66b48 <fputs@plt+0x55760>
   7d518:	mov	r5, r0
   7d51c:	mov	r0, r8
   7d520:	mov	r1, #27
   7d524:	mov	r2, sl
   7d528:	mov	r3, #0
   7d52c:	bl	66b48 <fputs@plt+0x55760>
   7d530:	mov	r3, r0
   7d534:	mov	r0, r6
   7d538:	mov	r1, #122	; 0x7a
   7d53c:	mov	r2, r5
   7d540:	str	r4, [sp]
   7d544:	bl	51c94 <fputs@plt+0x408ac>
   7d548:	mov	r5, r0
   7d54c:	mov	r0, r8
   7d550:	mov	r1, #27
   7d554:	sub	r2, fp, #56	; 0x38
   7d558:	mov	r3, #0
   7d55c:	bl	66b48 <fputs@plt+0x55760>
   7d560:	mov	r6, r0
   7d564:	mov	r0, r8
   7d568:	mov	r1, #27
   7d56c:	mov	r2, sl
   7d570:	mov	r3, #0
   7d574:	bl	66b48 <fputs@plt+0x55760>
   7d578:	mov	r3, r0
   7d57c:	ldr	r0, [fp, #-76]	; 0xffffffb4
   7d580:	mov	r1, #122	; 0x7a
   7d584:	mov	r2, r6
   7d588:	str	r4, [sp]
   7d58c:	bl	51c94 <fputs@plt+0x408ac>
   7d590:	mov	r3, r0
   7d594:	ldr	r0, [fp, #-76]	; 0xffffffb4
   7d598:	mov	r1, #73	; 0x49
   7d59c:	mov	r2, r5
   7d5a0:	mov	sl, #0
   7d5a4:	str	r4, [sp]
   7d5a8:	bl	51c94 <fputs@plt+0x408ac>
   7d5ac:	ldr	r1, [sp, #88]	; 0x58
   7d5b0:	mov	r2, r0
   7d5b4:	mov	r0, r8
   7d5b8:	bl	6a844 <fputs@plt+0x5945c>
   7d5bc:	str	r0, [sp, #88]	; 0x58
   7d5c0:	b	7d5c8 <fputs@plt+0x6c1e0>
   7d5c4:	mov	sl, #0
   7d5c8:	ldr	r0, [sp, #68]	; 0x44
   7d5cc:	ldr	r2, [sp, #72]	; 0x48
   7d5d0:	cmp	r0, #0
   7d5d4:	beq	7d630 <fputs@plt+0x6c248>
   7d5d8:	cmp	r2, #8
   7d5dc:	beq	7d644 <fputs@plt+0x6c25c>
   7d5e0:	cmp	r2, #9
   7d5e4:	bne	7d680 <fputs@plt+0x6c298>
   7d5e8:	ldr	r4, [sp, #92]	; 0x5c
   7d5ec:	mov	r1, #27
   7d5f0:	sub	r2, fp, #56	; 0x38
   7d5f4:	mov	r3, #0
   7d5f8:	mov	r0, r4
   7d5fc:	bl	66b48 <fputs@plt+0x55760>
   7d600:	mov	r6, r0
   7d604:	mov	r0, r4
   7d608:	mov	r1, #27
   7d60c:	sub	r2, fp, #72	; 0x48
   7d610:	mov	r3, #0
   7d614:	bl	66b48 <fputs@plt+0x55760>
   7d618:	ldr	r5, [fp, #-76]	; 0xffffffb4
   7d61c:	mov	r3, r0
   7d620:	str	sl, [sp]
   7d624:	mov	r1, #122	; 0x7a
   7d628:	mov	r2, r6
   7d62c:	b	7d694 <fputs@plt+0x6c2ac>
   7d630:	ldr	sl, [fp, #-80]	; 0xffffffb0
   7d634:	ldr	r8, [sp, #64]	; 0x40
   7d638:	ldr	r4, [fp, #-88]	; 0xffffffa8
   7d63c:	ldr	r6, [fp, #-92]	; 0xffffffa4
   7d640:	b	7d6d4 <fputs@plt+0x6c2ec>
   7d644:	ldr	r0, [fp, #-80]	; 0xffffffb0
   7d648:	ldr	r1, [sp, #84]	; 0x54
   7d64c:	ldr	r0, [r0]
   7d650:	ldr	r0, [r0, #4]
   7d654:	add	r0, r0, r1, lsl #4
   7d658:	ldr	r1, [r0, #4]
   7d65c:	cmp	r1, #0
   7d660:	beq	7d680 <fputs@plt+0x6c298>
   7d664:	ldr	r0, [sp, #92]	; 0x5c
   7d668:	mov	r2, #0
   7d66c:	mov	r3, #0
   7d670:	bl	64c78 <fputs@plt+0x53890>
   7d674:	ldr	sl, [fp, #-80]	; 0xffffffb0
   7d678:	ldr	r5, [fp, #-76]	; 0xffffffb4
   7d67c:	b	7d6a0 <fputs@plt+0x6c2b8>
   7d680:	ldr	r5, [fp, #-76]	; 0xffffffb4
   7d684:	mov	r1, #101	; 0x65
   7d688:	mov	r2, #0
   7d68c:	mov	r3, #0
   7d690:	str	sl, [sp]
   7d694:	mov	r0, r5
   7d698:	bl	51c94 <fputs@plt+0x408ac>
   7d69c:	ldr	sl, [fp, #-80]	; 0xffffffb0
   7d6a0:	mov	r2, r0
   7d6a4:	ldr	r1, [sp, #80]	; 0x50
   7d6a8:	ldr	r8, [sp, #64]	; 0x40
   7d6ac:	ldr	r4, [fp, #-88]	; 0xffffffa8
   7d6b0:	ldr	r6, [fp, #-92]	; 0xffffffa4
   7d6b4:	mov	r0, r5
   7d6b8:	bl	57450 <fputs@plt+0x46068>
   7d6bc:	mov	r1, r0
   7d6c0:	mov	r0, r5
   7d6c4:	sub	r2, fp, #64	; 0x40
   7d6c8:	mov	r3, #0
   7d6cc:	str	r1, [sp, #80]	; 0x50
   7d6d0:	bl	57538 <fputs@plt+0x46150>
   7d6d4:	ldr	r0, [sl, #20]
   7d6d8:	add	r9, r9, #1
   7d6dc:	add	r4, r4, #4
   7d6e0:	add	r6, r6, #2
   7d6e4:	cmp	r9, r0
   7d6e8:	blt	7d3b0 <fputs@plt+0x6bfc8>
   7d6ec:	b	7d708 <fputs@plt+0x6c320>
   7d6f0:	mov	r0, #0
   7d6f4:	str	r0, [fp, #-84]	; 0xffffffac
   7d6f8:	mov	r0, #0
   7d6fc:	str	r0, [sp, #80]	; 0x50
   7d700:	mov	r0, #0
   7d704:	str	r0, [sp, #88]	; 0x58
   7d708:	ldr	r7, [sp, #92]	; 0x5c
   7d70c:	ldr	r1, [fp, #-48]	; 0xffffffd0
   7d710:	mov	r0, r7
   7d714:	bl	13dc4 <fputs@plt+0x29dc>
   7d718:	ldr	r0, [sl]
   7d71c:	ldr	r4, [r0]
   7d720:	cmp	r4, #0
   7d724:	beq	7d738 <fputs@plt+0x6c350>
   7d728:	mov	r0, r4
   7d72c:	bl	11220 <strlen@plt>
   7d730:	bic	r0, r0, #-1073741824	; 0xc0000000
   7d734:	str	r0, [sp, #40]	; 0x28
   7d738:	ldr	r8, [sp, #72]	; 0x48
   7d73c:	mov	r9, #0
   7d740:	str	r4, [fp, #-88]	; 0xffffffa8
   7d744:	cmp	r8, #6
   7d748:	bne	7d7f0 <fputs@plt+0x6c408>
   7d74c:	ldr	r0, [sp, #40]	; 0x28
   7d750:	mov	r1, #57	; 0x39
   7d754:	sub	r2, fp, #40	; 0x28
   7d758:	mov	r3, #0
   7d75c:	str	r0, [fp, #-52]	; 0xffffffcc
   7d760:	mov	r0, #29
   7d764:	str	r4, [fp, #-56]	; 0xffffffc8
   7d768:	str	r0, [fp, #-36]	; 0xffffffdc
   7d76c:	movw	r0, #63247	; 0xf70f
   7d770:	movt	r0, #8
   7d774:	str	r0, [fp, #-40]	; 0xffffffd8
   7d778:	mov	r0, r7
   7d77c:	bl	66b48 <fputs@plt+0x55760>
   7d780:	ldr	r6, [fp, #-76]	; 0xffffffb4
   7d784:	cmp	r0, #0
   7d788:	mov	r2, r0
   7d78c:	mov	r1, #0
   7d790:	mov	r4, #0
   7d794:	movne	r0, #2
   7d798:	strbne	r0, [r2, #1]
   7d79c:	mov	r0, r6
   7d7a0:	bl	57450 <fputs@plt+0x46068>
   7d7a4:	mov	r5, r0
   7d7a8:	mov	r0, r7
   7d7ac:	mov	r1, #0
   7d7b0:	sub	r2, fp, #56	; 0x38
   7d7b4:	mov	r3, #0
   7d7b8:	bl	576b0 <fputs@plt+0x462c8>
   7d7bc:	ldr	r3, [fp, #-84]	; 0xffffffac
   7d7c0:	mov	r2, r0
   7d7c4:	mov	r0, r6
   7d7c8:	mov	r1, r5
   7d7cc:	str	r4, [sp]
   7d7d0:	str	r4, [sp, #4]
   7d7d4:	str	r4, [sp, #8]
   7d7d8:	str	r4, [sp, #12]
   7d7dc:	str	r4, [sp, #16]
   7d7e0:	str	r4, [sp, #20]
   7d7e4:	bl	572a8 <fputs@plt+0x45ec0>
   7d7e8:	mov	r9, r0
   7d7ec:	b	7d7f4 <fputs@plt+0x6c40c>
   7d7f0:	ldr	r4, [fp, #-84]	; 0xffffffac
   7d7f4:	ldr	r0, [r7, #256]	; 0x100
   7d7f8:	cmp	r7, #0
   7d7fc:	add	r0, r0, #1
   7d800:	str	r0, [r7, #256]	; 0x100
   7d804:	ldr	r0, [sp, #40]	; 0x28
   7d808:	add	r6, r0, #73	; 0x49
   7d80c:	beq	7d824 <fputs@plt+0x6c43c>
   7d810:	mov	r0, r7
   7d814:	mov	r2, r6
   7d818:	mov	r3, #0
   7d81c:	bl	238e0 <fputs@plt+0x124f8>
   7d820:	b	7d830 <fputs@plt+0x6c448>
   7d824:	mov	r0, r6
   7d828:	mov	r1, #0
   7d82c:	bl	1438c <fputs@plt+0x2fa4>
   7d830:	mov	r5, r0
   7d834:	cmp	r0, #0
   7d838:	beq	7d8f8 <fputs@plt+0x6c510>
   7d83c:	mov	r0, r5
   7d840:	mov	r1, #0
   7d844:	mov	r2, r6
   7d848:	bl	1119c <memset@plt>
   7d84c:	ldr	r1, [fp, #-88]	; 0xffffffa8
   7d850:	ldr	r2, [sp, #40]	; 0x28
   7d854:	add	r0, r5, #72	; 0x48
   7d858:	add	sl, r5, #36	; 0x24
   7d85c:	str	r0, [r5, #48]	; 0x30
   7d860:	str	sl, [r5, #28]
   7d864:	bl	11244 <memcpy@plt>
   7d868:	mov	r0, r7
   7d86c:	mov	r1, r4
   7d870:	mov	r2, #1
   7d874:	mov	r3, #0
   7d878:	bl	64c78 <fputs@plt+0x53890>
   7d87c:	ldr	r1, [sp, #80]	; 0x50
   7d880:	str	r0, [r5, #52]	; 0x34
   7d884:	mov	r0, r7
   7d888:	mov	r2, #1
   7d88c:	bl	65188 <fputs@plt+0x53da0>
   7d890:	str	r0, [r5, #56]	; 0x38
   7d894:	mov	r0, r7
   7d898:	mov	r1, r9
   7d89c:	mov	r2, #1
   7d8a0:	bl	64f58 <fputs@plt+0x53b70>
   7d8a4:	ldr	r2, [sp, #88]	; 0x58
   7d8a8:	mov	r8, r9
   7d8ac:	mov	r9, r4
   7d8b0:	str	r0, [r5, #44]	; 0x2c
   7d8b4:	cmp	r2, #0
   7d8b8:	beq	7d910 <fputs@plt+0x6c528>
   7d8bc:	mov	r0, #0
   7d8c0:	mov	r1, #19
   7d8c4:	mov	r3, #0
   7d8c8:	str	r0, [sp]
   7d8cc:	ldr	r0, [fp, #-76]	; 0xffffffb4
   7d8d0:	bl	51c94 <fputs@plt+0x408ac>
   7d8d4:	mov	r4, r0
   7d8d8:	mov	r0, r7
   7d8dc:	mov	r2, #1
   7d8e0:	mov	r3, #0
   7d8e4:	mov	r1, r4
   7d8e8:	bl	64c78 <fputs@plt+0x53890>
   7d8ec:	mov	r6, r5
   7d8f0:	str	r0, [r5, #12]
   7d8f4:	b	7d918 <fputs@plt+0x6c530>
   7d8f8:	mov	r8, r9
   7d8fc:	mov	r9, r4
   7d900:	ldr	r4, [sp, #88]	; 0x58
   7d904:	mov	r6, #0
   7d908:	mov	sl, #0
   7d90c:	b	7d918 <fputs@plt+0x6c530>
   7d910:	mov	r6, r5
   7d914:	mov	r4, #0
   7d918:	ldr	r0, [r7, #256]	; 0x100
   7d91c:	mov	r1, r9
   7d920:	sub	r0, r0, #1
   7d924:	str	r0, [r7, #256]	; 0x100
   7d928:	mov	r0, r7
   7d92c:	bl	47818 <fputs@plt+0x36430>
   7d930:	mov	r0, r7
   7d934:	mov	r1, r4
   7d938:	bl	47818 <fputs@plt+0x36430>
   7d93c:	ldr	r1, [sp, #80]	; 0x50
   7d940:	mov	r0, r7
   7d944:	bl	478b8 <fputs@plt+0x364d0>
   7d948:	mov	r0, r7
   7d94c:	mov	r1, r8
   7d950:	mov	r2, #1
   7d954:	bl	47938 <fputs@plt+0x36550>
   7d958:	ldrb	r0, [r7, #69]	; 0x45
   7d95c:	cmp	r0, #1
   7d960:	bne	7d988 <fputs@plt+0x6c5a0>
   7d964:	mov	r0, r7
   7d968:	mov	r1, r6
   7d96c:	mov	r9, #0
   7d970:	bl	4a118 <fputs@plt+0x38d30>
   7d974:	ldr	sl, [fp, #-80]	; 0xffffffb0
   7d978:	ldr	r8, [fp, #12]
   7d97c:	ldr	r7, [fp, #8]
   7d980:	ldr	r5, [sp, #28]
   7d984:	b	7da24 <fputs@plt+0x6c63c>
   7d988:	ldr	r0, [sp, #72]	; 0x48
   7d98c:	cmp	r0, #6
   7d990:	beq	7d9b4 <fputs@plt+0x6c5cc>
   7d994:	cmp	r0, #9
   7d998:	bne	7d9a8 <fputs@plt+0x6c5c0>
   7d99c:	ldr	r0, [sp, #76]	; 0x4c
   7d9a0:	cmp	r0, #0
   7d9a4:	beq	7d9c0 <fputs@plt+0x6c5d8>
   7d9a8:	mov	r9, #0
   7d9ac:	mov	r0, #110	; 0x6e
   7d9b0:	b	7d9c8 <fputs@plt+0x6c5e0>
   7d9b4:	mov	r9, #0
   7d9b8:	mov	r0, #119	; 0x77
   7d9bc:	b	7d9c8 <fputs@plt+0x6c5e0>
   7d9c0:	mov	r9, #0
   7d9c4:	mov	r0, #109	; 0x6d
   7d9c8:	str	r5, [sl, #4]
   7d9cc:	strb	r0, [sl]
   7d9d0:	ldr	r0, [sp, #96]	; 0x60
   7d9d4:	ldr	sl, [fp, #-80]	; 0xffffffb0
   7d9d8:	ldr	r8, [fp, #12]
   7d9dc:	ldr	r7, [fp, #8]
   7d9e0:	ldr	r0, [r0, #64]	; 0x40
   7d9e4:	str	r0, [r5, #20]
   7d9e8:	str	r0, [r5, #24]
   7d9ec:	ldr	r0, [sp, #32]
   7d9f0:	str	r5, [r0]
   7d9f4:	ldr	r0, [sp, #24]
   7d9f8:	strb	r0, [r5, #8]
   7d9fc:	ldr	r5, [sp, #28]
   7da00:	cmp	r6, #0
   7da04:	beq	7da24 <fputs@plt+0x6c63c>
   7da08:	mov	r0, #2
   7da0c:	ldr	r2, [sp, #96]	; 0x60
   7da10:	ldr	r3, [sp, #36]	; 0x24
   7da14:	mov	r1, r6
   7da18:	stm	sp, {r0, r9}
   7da1c:	ldr	r0, [fp, #-76]	; 0xffffffb4
   7da20:	bl	7e2ec <fputs@plt+0x6cf04>
   7da24:	ldr	sl, [sl, #12]
   7da28:	cmp	sl, #0
   7da2c:	bne	7d2a8 <fputs@plt+0x6bec0>
   7da30:	sub	sp, fp, #28
   7da34:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   7da38:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   7da3c:	add	fp, sp, #28
   7da40:	sub	sp, sp, #52	; 0x34
   7da44:	ldr	r9, [r0, #416]	; 0x1a0
   7da48:	mov	r6, r3
   7da4c:	mov	sl, r2
   7da50:	mov	r5, r1
   7da54:	mov	r7, r0
   7da58:	cmp	r9, #0
   7da5c:	moveq	r9, r0
   7da60:	ldr	r4, [r9, #532]	; 0x214
   7da64:	cmp	r4, #0
   7da68:	beq	7da8c <fputs@plt+0x6c6a4>
   7da6c:	ldr	r0, [r4]
   7da70:	cmp	r0, r5
   7da74:	bne	7da84 <fputs@plt+0x6c69c>
   7da78:	ldr	r0, [r4, #12]
   7da7c:	cmp	r0, r6
   7da80:	beq	7dde4 <fputs@plt+0x6c9fc>
   7da84:	ldr	r4, [r4, #4]
   7da88:	b	7da64 <fputs@plt+0x6c67c>
   7da8c:	ldr	r8, [r7]
   7da90:	cmp	r8, #0
   7da94:	beq	7daac <fputs@plt+0x6c6c4>
   7da98:	mov	r0, r8
   7da9c:	mov	r2, #24
   7daa0:	mov	r3, #0
   7daa4:	bl	238e0 <fputs@plt+0x124f8>
   7daa8:	b	7dab8 <fputs@plt+0x6c6d0>
   7daac:	mov	r0, #24
   7dab0:	mov	r1, #0
   7dab4:	bl	1438c <fputs@plt+0x2fa4>
   7dab8:	mov	r4, r0
   7dabc:	cmp	r0, #0
   7dac0:	beq	7dd38 <fputs@plt+0x6c950>
   7dac4:	vmov.i32	q8, #0	; 0x00000000
   7dac8:	mov	r1, #20
   7dacc:	mov	r2, r4
   7dad0:	mov	r0, #0
   7dad4:	cmp	r8, #0
   7dad8:	str	r0, [r4, #16]
   7dadc:	vst1.8	{d16-d17}, [r2], r1
   7dae0:	str	r0, [r2]
   7dae4:	ldr	r0, [r9, #532]	; 0x214
   7dae8:	str	r0, [r4, #4]
   7daec:	str	r4, [r9, #532]	; 0x214
   7daf0:	beq	7db08 <fputs@plt+0x6c720>
   7daf4:	mov	r0, r8
   7daf8:	mov	r2, #28
   7dafc:	mov	r3, #0
   7db00:	bl	238e0 <fputs@plt+0x124f8>
   7db04:	b	7db14 <fputs@plt+0x6c72c>
   7db08:	mov	r0, #28
   7db0c:	mov	r1, #0
   7db10:	bl	1438c <fputs@plt+0x2fa4>
   7db14:	cmp	r0, #0
   7db18:	beq	7db88 <fputs@plt+0x6c7a0>
   7db1c:	vmov.i32	q8, #0	; 0x00000000
   7db20:	mov	r1, #20
   7db24:	mov	r2, r0
   7db28:	mov	r3, #0
   7db2c:	cmp	r8, #0
   7db30:	str	r0, [sp, #8]
   7db34:	str	sl, [sp, #12]
   7db38:	str	r7, [sp, #16]
   7db3c:	str	r3, [r0, #16]
   7db40:	vst1.8	{d16-d17}, [r2], r1
   7db44:	str	r3, [r2]
   7db48:	str	r0, [r4, #8]
   7db4c:	ldr	r2, [r9, #8]
   7db50:	ldr	r1, [r2, #192]	; 0xc0
   7db54:	str	r1, [r0, #24]
   7db58:	mvn	r1, #0
   7db5c:	str	r0, [r2, #192]	; 0xc0
   7db60:	str	r1, [r4, #20]
   7db64:	str	r1, [r4, #16]
   7db68:	str	r6, [r4, #12]
   7db6c:	str	r5, [r4]
   7db70:	beq	7db94 <fputs@plt+0x6c7ac>
   7db74:	mov	r0, r8
   7db78:	mov	r2, #544	; 0x220
   7db7c:	mov	r3, #0
   7db80:	bl	238e0 <fputs@plt+0x124f8>
   7db84:	b	7dba0 <fputs@plt+0x6c7b8>
   7db88:	mov	r0, #0
   7db8c:	str	r0, [r4, #8]
   7db90:	b	7dd38 <fputs@plt+0x6c950>
   7db94:	mov	r0, #544	; 0x220
   7db98:	mov	r1, #0
   7db9c:	bl	1438c <fputs@plt+0x2fa4>
   7dba0:	mov	sl, r0
   7dba4:	cmp	r0, #0
   7dba8:	beq	7dd38 <fputs@plt+0x6c950>
   7dbac:	add	r0, sl, #4
   7dbb0:	mov	r1, #0
   7dbb4:	mov	r2, #540	; 0x21c
   7dbb8:	bl	1119c <memset@plt>
   7dbbc:	vmov.i32	q8, #0	; 0x00000000
   7dbc0:	add	r0, sp, #20
   7dbc4:	add	r1, r0, #4
   7dbc8:	add	r0, r0, #16
   7dbcc:	vst1.32	{d16-d17}, [r1]
   7dbd0:	vst1.32	{d16-d17}, [r0]
   7dbd4:	ldr	r0, [sp, #12]
   7dbd8:	str	sl, [sp, #20]
   7dbdc:	str	r9, [sl, #416]	; 0x1a0
   7dbe0:	str	r0, [sl, #420]	; 0x1a4
   7dbe4:	str	r8, [sl]
   7dbe8:	ldr	r0, [r5]
   7dbec:	str	r0, [sl, #496]	; 0x1f0
   7dbf0:	ldrb	r0, [r5, #8]
   7dbf4:	strb	r0, [sl, #440]	; 0x1b8
   7dbf8:	ldr	r0, [sp, #16]
   7dbfc:	ldr	r0, [r0, #428]	; 0x1ac
   7dc00:	str	r0, [sl, #428]	; 0x1ac
   7dc04:	mov	r0, sl
   7dc08:	bl	60424 <fputs@plt+0x4f03c>
   7dc0c:	mov	r7, r8
   7dc10:	cmp	r0, #0
   7dc14:	beq	7ddd0 <fputs@plt+0x6c9e8>
   7dc18:	ldr	r2, [r5]
   7dc1c:	movw	r1, #7621	; 0x1dc5
   7dc20:	mov	r8, r0
   7dc24:	mov	r0, r7
   7dc28:	movt	r1, #9
   7dc2c:	bl	1d370 <fputs@plt+0xbf88>
   7dc30:	mov	r2, r0
   7dc34:	mov	r0, r8
   7dc38:	mvn	r1, #0
   7dc3c:	mvn	r3, #0
   7dc40:	str	r8, [sp, #12]
   7dc44:	bl	1d520 <fputs@plt+0xc138>
   7dc48:	ldr	r1, [r5, #12]
   7dc4c:	mov	r8, r7
   7dc50:	mov	r7, #0
   7dc54:	cmp	r1, #0
   7dc58:	beq	7dcc0 <fputs@plt+0x6c8d8>
   7dc5c:	mov	r0, r8
   7dc60:	mov	r2, #0
   7dc64:	mov	r3, #0
   7dc68:	mov	r7, #0
   7dc6c:	bl	64c78 <fputs@plt+0x53890>
   7dc70:	mov	r1, r0
   7dc74:	add	r0, sp, #20
   7dc78:	str	r1, [sp, #4]
   7dc7c:	bl	66d7c <fputs@plt+0x55994>
   7dc80:	cmp	r0, #0
   7dc84:	bne	7dcb4 <fputs@plt+0x6c8cc>
   7dc88:	ldrb	r0, [r8, #69]	; 0x45
   7dc8c:	cmp	r0, #0
   7dc90:	bne	7dcb4 <fputs@plt+0x6c8cc>
   7dc94:	ldr	r0, [sp, #12]
   7dc98:	bl	626a8 <fputs@plt+0x512c0>
   7dc9c:	ldr	r1, [sp, #4]
   7dca0:	mov	r7, r0
   7dca4:	mov	r0, sl
   7dca8:	mov	r3, #16
   7dcac:	mov	r2, r7
   7dcb0:	bl	63970 <fputs@plt+0x52588>
   7dcb4:	ldr	r1, [sp, #4]
   7dcb8:	mov	r0, r8
   7dcbc:	bl	47818 <fputs@plt+0x36430>
   7dcc0:	ldr	r1, [r5, #28]
   7dcc4:	mov	r0, sl
   7dcc8:	mov	r2, r6
   7dccc:	bl	7ddf0 <fputs@plt+0x6ca08>
   7dcd0:	ldr	r6, [sp, #12]
   7dcd4:	cmp	r7, #0
   7dcd8:	beq	7dd00 <fputs@plt+0x6c918>
   7dcdc:	ldr	r0, [r6, #24]
   7dce0:	ldr	r1, [r0, #120]	; 0x78
   7dce4:	cmp	r1, #0
   7dce8:	ldrne	r2, [r6, #32]
   7dcec:	mvnne	r3, r7
   7dcf0:	strne	r2, [r1, r3, lsl #2]
   7dcf4:	ldr	r1, [r6, #32]
   7dcf8:	sub	r1, r1, #1
   7dcfc:	str	r1, [r0, #96]	; 0x60
   7dd00:	mov	r0, #0
   7dd04:	mov	r1, #21
   7dd08:	mov	r2, #0
   7dd0c:	mov	r3, #0
   7dd10:	str	r0, [sp]
   7dd14:	mov	r0, r6
   7dd18:	bl	49a20 <fputs@plt+0x38638>
   7dd1c:	ldr	r1, [sp, #16]
   7dd20:	ldr	r0, [r1, #68]	; 0x44
   7dd24:	cmp	r0, #0
   7dd28:	beq	7dd40 <fputs@plt+0x6c958>
   7dd2c:	ldm	sl, {r0, r1}
   7dd30:	bl	13dc4 <fputs@plt+0x29dc>
   7dd34:	b	7dd58 <fputs@plt+0x6c970>
   7dd38:	mov	r4, #0
   7dd3c:	b	7dde4 <fputs@plt+0x6c9fc>
   7dd40:	ldr	r0, [sl, #4]
   7dd44:	str	r0, [r1, #4]
   7dd48:	ldr	r0, [sl, #68]	; 0x44
   7dd4c:	str	r0, [r1, #68]	; 0x44
   7dd50:	ldr	r0, [sl, #12]
   7dd54:	str	r0, [r1, #12]
   7dd58:	ldrb	r0, [r8, #69]	; 0x45
   7dd5c:	ldr	r2, [sp, #8]
   7dd60:	mov	r7, r8
   7dd64:	cmp	r0, #0
   7dd68:	bne	7dd9c <fputs@plt+0x6c9b4>
   7dd6c:	ldr	r8, [r6, #4]
   7dd70:	mov	r0, r6
   7dd74:	add	r1, r9, #400	; 0x190
   7dd78:	mov	r6, r2
   7dd7c:	bl	49c54 <fputs@plt+0x3886c>
   7dd80:	mov	r2, r6
   7dd84:	ldr	r6, [sp, #12]
   7dd88:	ldr	r0, [r6, #32]
   7dd8c:	str	r0, [r2, #4]
   7dd90:	mov	r0, #0
   7dd94:	str	r0, [r6, #4]
   7dd98:	str	r8, [r2]
   7dd9c:	ldr	r0, [sl, #76]	; 0x4c
   7dda0:	str	r0, [r2, #8]
   7dda4:	ldr	r0, [sl, #72]	; 0x48
   7dda8:	str	r0, [r2, #12]
   7ddac:	ldr	r0, [sl, #84]	; 0x54
   7ddb0:	str	r5, [r2, #20]
   7ddb4:	str	r0, [r2, #16]
   7ddb8:	ldr	r0, [sl, #432]	; 0x1b0
   7ddbc:	str	r0, [r4, #16]
   7ddc0:	ldr	r0, [sl, #436]	; 0x1b4
   7ddc4:	str	r0, [r4, #20]
   7ddc8:	mov	r0, r6
   7ddcc:	bl	31db0 <fputs@plt+0x209c8>
   7ddd0:	mov	r0, sl
   7ddd4:	bl	1dae4 <fputs@plt+0xc6fc>
   7ddd8:	mov	r0, r7
   7dddc:	mov	r1, sl
   7dde0:	bl	13dc4 <fputs@plt+0x29dc>
   7dde4:	mov	r0, r4
   7dde8:	sub	sp, fp, #28
   7ddec:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   7ddf0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   7ddf4:	add	fp, sp, #28
   7ddf8:	sub	sp, sp, #28
   7ddfc:	cmp	r1, #0
   7de00:	beq	7dfb4 <fputs@plt+0x6cbcc>
   7de04:	mov	r6, r0
   7de08:	ldr	r8, [r0]
   7de0c:	ldr	r0, [r0, #8]
   7de10:	uxtb	sl, r2
   7de14:	mov	r7, r2
   7de18:	mov	r5, r1
   7de1c:	str	r0, [sp, #4]
   7de20:	cmp	r7, #10
   7de24:	mov	r0, sl
   7de28:	ldrbeq	r0, [r5, #1]
   7de2c:	strb	r0, [r6, #441]	; 0x1b9
   7de30:	ldrb	r0, [r5]
   7de34:	cmp	r0, #108	; 0x6c
   7de38:	beq	7dedc <fputs@plt+0x6caf4>
   7de3c:	cmp	r0, #109	; 0x6d
   7de40:	beq	7dea4 <fputs@plt+0x6cabc>
   7de44:	cmp	r0, #110	; 0x6e
   7de48:	bne	7df34 <fputs@plt+0x6cb4c>
   7de4c:	mov	r0, r6
   7de50:	mov	r1, r5
   7de54:	bl	7dfbc <fputs@plt+0x6cbd4>
   7de58:	ldr	r1, [r5, #20]
   7de5c:	mov	r4, r0
   7de60:	mov	r0, r8
   7de64:	mov	r2, #0
   7de68:	bl	65188 <fputs@plt+0x53da0>
   7de6c:	ldr	r1, [r5, #16]
   7de70:	mov	r9, r0
   7de74:	mov	r0, r8
   7de78:	mov	r2, #0
   7de7c:	mov	r3, #0
   7de80:	bl	64c78 <fputs@plt+0x53890>
   7de84:	mov	r3, r0
   7de88:	ldrb	r0, [r6, #441]	; 0x1b9
   7de8c:	mov	r1, r4
   7de90:	mov	r2, r9
   7de94:	str	r0, [sp]
   7de98:	mov	r0, r6
   7de9c:	bl	585c8 <fputs@plt+0x471e0>
   7dea0:	b	7df80 <fputs@plt+0x6cb98>
   7dea4:	mov	r0, r6
   7dea8:	mov	r1, r5
   7deac:	bl	7dfbc <fputs@plt+0x6cbd4>
   7deb0:	ldr	r1, [r5, #16]
   7deb4:	mov	r4, r0
   7deb8:	mov	r0, r8
   7debc:	mov	r2, #0
   7dec0:	mov	r3, #0
   7dec4:	bl	64c78 <fputs@plt+0x53890>
   7dec8:	mov	r2, r0
   7decc:	mov	r0, r6
   7ded0:	mov	r1, r4
   7ded4:	bl	578c8 <fputs@plt+0x464e0>
   7ded8:	b	7df80 <fputs@plt+0x6cb98>
   7dedc:	mov	r0, r6
   7dee0:	mov	r1, r5
   7dee4:	bl	7dfbc <fputs@plt+0x6cbd4>
   7dee8:	ldr	r1, [r5, #8]
   7deec:	mov	r9, r0
   7def0:	mov	r0, r8
   7def4:	mov	r2, #0
   7def8:	bl	64f58 <fputs@plt+0x53b70>
   7defc:	ldr	r1, [r5, #24]
   7df00:	mov	r4, r7
   7df04:	mov	r7, r0
   7df08:	mov	r0, r8
   7df0c:	bl	654f8 <fputs@plt+0x54110>
   7df10:	mov	r3, r0
   7df14:	ldrb	r0, [r6, #441]	; 0x1b9
   7df18:	mov	r2, r7
   7df1c:	mov	r1, r9
   7df20:	mov	r7, r4
   7df24:	str	r0, [sp]
   7df28:	mov	r0, r6
   7df2c:	bl	59f5c <fputs@plt+0x48b74>
   7df30:	b	7df80 <fputs@plt+0x6cb98>
   7df34:	ldr	r1, [r5, #8]
   7df38:	mov	r0, r8
   7df3c:	mov	r2, #0
   7df40:	bl	64f58 <fputs@plt+0x53b70>
   7df44:	mov	r4, r0
   7df48:	mov	r0, #0
   7df4c:	add	r2, sp, #8
   7df50:	str	r0, [sp, #12]
   7df54:	str	r0, [sp, #20]
   7df58:	str	r0, [sp, #16]
   7df5c:	mov	r0, #4
   7df60:	mov	r1, r4
   7df64:	strh	r0, [sp, #8]
   7df68:	mov	r0, r6
   7df6c:	bl	53d14 <fputs@plt+0x4292c>
   7df70:	mov	r0, r8
   7df74:	mov	r1, r4
   7df78:	mov	r2, #1
   7df7c:	bl	47938 <fputs@plt+0x36550>
   7df80:	ldrb	r0, [r5]
   7df84:	cmp	r0, #119	; 0x77
   7df88:	beq	7dfa8 <fputs@plt+0x6cbc0>
   7df8c:	mov	r0, #0
   7df90:	mov	r1, #98	; 0x62
   7df94:	mov	r2, #0
   7df98:	mov	r3, #0
   7df9c:	str	r0, [sp]
   7dfa0:	ldr	r0, [sp, #4]
   7dfa4:	bl	49a20 <fputs@plt+0x38638>
   7dfa8:	ldr	r5, [r5, #28]
   7dfac:	cmp	r5, #0
   7dfb0:	bne	7de20 <fputs@plt+0x6ca38>
   7dfb4:	sub	sp, fp, #28
   7dfb8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   7dfbc:	push	{r4, r5, r6, sl, fp, lr}
   7dfc0:	add	fp, sp, #16
   7dfc4:	ldr	r5, [r0]
   7dfc8:	mov	r6, r1
   7dfcc:	mov	r1, #0
   7dfd0:	mov	r2, #0
   7dfd4:	mov	r3, #0
   7dfd8:	mov	r0, r5
   7dfdc:	bl	576b0 <fputs@plt+0x462c8>
   7dfe0:	mov	r4, r0
   7dfe4:	cmp	r0, #0
   7dfe8:	beq	7e090 <fputs@plt+0x6cca8>
   7dfec:	ldr	r1, [r6, #12]
   7dff0:	mov	r0, r5
   7dff4:	bl	1b71c <fputs@plt+0xa334>
   7dff8:	ldr	r1, [r4]
   7dffc:	add	r1, r1, r1, lsl #3
   7e000:	add	r1, r4, r1, lsl #3
   7e004:	str	r0, [r1, #-56]	; 0xffffffc8
   7e008:	ldr	r0, [r6, #4]
   7e00c:	ldr	r1, [r0, #20]
   7e010:	cmp	r1, #0
   7e014:	beq	7e050 <fputs@plt+0x6cc68>
   7e018:	ldr	r2, [r5, #20]
   7e01c:	cmp	r2, #1
   7e020:	blt	7e06c <fputs@plt+0x6cc84>
   7e024:	ldr	r0, [r5, #16]
   7e028:	add	r3, r0, #12
   7e02c:	mov	r0, #0
   7e030:	ldr	r6, [r3, r0, lsl #4]
   7e034:	cmp	r6, r1
   7e038:	beq	7e058 <fputs@plt+0x6cc70>
   7e03c:	add	r0, r0, #1
   7e040:	cmp	r2, r0
   7e044:	bne	7e030 <fputs@plt+0x6cc48>
   7e048:	mov	r0, r2
   7e04c:	b	7e058 <fputs@plt+0x6cc70>
   7e050:	movw	r0, #48576	; 0xbdc0
   7e054:	movt	r0, #65520	; 0xfff0
   7e058:	cmp	r0, #0
   7e05c:	beq	7e070 <fputs@plt+0x6cc88>
   7e060:	cmp	r0, #2
   7e064:	blt	7e090 <fputs@plt+0x6cca8>
   7e068:	b	7e070 <fputs@plt+0x6cc88>
   7e06c:	mov	r0, #0
   7e070:	ldr	r1, [r5, #16]
   7e074:	ldr	r1, [r1, r0, lsl #4]
   7e078:	mov	r0, r5
   7e07c:	bl	1b71c <fputs@plt+0xa334>
   7e080:	ldr	r1, [r4]
   7e084:	add	r1, r1, r1, lsl #3
   7e088:	add	r1, r4, r1, lsl #3
   7e08c:	str	r0, [r1, #-60]	; 0xffffffc4
   7e090:	mov	r0, r4
   7e094:	pop	{r4, r5, r6, sl, fp, pc}
   7e098:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   7e09c:	add	fp, sp, #28
   7e0a0:	sub	sp, sp, #28
   7e0a4:	ldr	r8, [r2, #20]
   7e0a8:	mov	r4, r1
   7e0ac:	ldr	r1, [r2, #40]	; 0x28
   7e0b0:	mov	r5, r3
   7e0b4:	mov	r6, r2
   7e0b8:	mov	r7, r0
   7e0bc:	cmp	r8, #1
   7e0c0:	str	r1, [sp, #20]
   7e0c4:	bne	7e108 <fputs@plt+0x6cd20>
   7e0c8:	ldrsh	r0, [r4, #32]
   7e0cc:	cmp	r0, #0
   7e0d0:	bmi	7e140 <fputs@plt+0x6cd58>
   7e0d4:	cmp	r1, #0
   7e0d8:	beq	7e2dc <fputs@plt+0x6cef4>
   7e0dc:	ldr	r2, [r4, #4]
   7e0e0:	ldr	r0, [r2, r0, lsl #4]
   7e0e4:	bl	1606c <fputs@plt+0x4c84>
   7e0e8:	mov	r1, #0
   7e0ec:	cmp	r0, #0
   7e0f0:	beq	7e2e0 <fputs@plt+0x6cef8>
   7e0f4:	mov	r0, #0
   7e0f8:	str	r7, [sp, #8]
   7e0fc:	str	r5, [sp, #4]
   7e100:	str	r0, [sp, #24]
   7e104:	b	7e138 <fputs@plt+0x6cd50>
   7e108:	ldr	r9, [fp, #8]
   7e10c:	cmp	r9, #0
   7e110:	beq	7e140 <fputs@plt+0x6cd58>
   7e114:	ldr	r0, [r7]
   7e118:	lsl	r2, r8, #2
   7e11c:	mov	r3, #0
   7e120:	bl	238e0 <fputs@plt+0x124f8>
   7e124:	cmp	r0, #0
   7e128:	beq	7e29c <fputs@plt+0x6ceb4>
   7e12c:	stmib	sp, {r5, r7}
   7e130:	str	r0, [sp, #24]
   7e134:	str	r0, [r9]
   7e138:	ldr	r1, [sp, #20]
   7e13c:	b	7e14c <fputs@plt+0x6cd64>
   7e140:	mov	r0, #0
   7e144:	stmib	sp, {r5, r7}
   7e148:	str	r0, [sp, #24]
   7e14c:	ldr	r9, [r4, #8]
   7e150:	str	r4, [sp, #16]
   7e154:	cmp	r9, #0
   7e158:	beq	7e264 <fputs@plt+0x6ce7c>
   7e15c:	ldrh	r0, [r9, #50]	; 0x32
   7e160:	cmp	r8, r0
   7e164:	bne	7e25c <fputs@plt+0x6ce74>
   7e168:	ldrb	r0, [r9, #54]	; 0x36
   7e16c:	cmp	r0, #0
   7e170:	beq	7e25c <fputs@plt+0x6ce74>
   7e174:	cmp	r1, #0
   7e178:	beq	7e234 <fputs@plt+0x6ce4c>
   7e17c:	cmp	r8, #1
   7e180:	blt	7e250 <fputs@plt+0x6ce68>
   7e184:	ldr	r7, [r9, #4]
   7e188:	mov	sl, #0
   7e18c:	str	r7, [sp, #12]
   7e190:	add	r0, r7, sl, lsl #1
   7e194:	ldrsh	r4, [r0]
   7e198:	cmp	r4, #0
   7e19c:	bmi	7e254 <fputs@plt+0x6ce6c>
   7e1a0:	ldr	r1, [sp, #16]
   7e1a4:	ldr	r0, [r9, #32]
   7e1a8:	movw	r2, #49744	; 0xc250
   7e1ac:	movt	r2, #8
   7e1b0:	ldr	r5, [r1, #4]
   7e1b4:	ldr	r0, [r0, sl, lsl #2]
   7e1b8:	add	r1, r5, r4, lsl #4
   7e1bc:	ldr	r1, [r1, #8]
   7e1c0:	cmp	r1, #0
   7e1c4:	moveq	r1, r2
   7e1c8:	bl	1606c <fputs@plt+0x4c84>
   7e1cc:	cmp	r0, #0
   7e1d0:	bne	7e248 <fputs@plt+0x6ce60>
   7e1d4:	ldr	r4, [r5, r4, lsl #4]
   7e1d8:	mov	r7, #0
   7e1dc:	add	r5, r6, r7, lsl #3
   7e1e0:	mov	r1, r4
   7e1e4:	ldr	r0, [r5, #40]	; 0x28
   7e1e8:	bl	1606c <fputs@plt+0x4c84>
   7e1ec:	cmp	r0, #0
   7e1f0:	beq	7e204 <fputs@plt+0x6ce1c>
   7e1f4:	add	r7, r7, #1
   7e1f8:	cmp	r8, r7
   7e1fc:	bne	7e1dc <fputs@plt+0x6cdf4>
   7e200:	b	7e248 <fputs@plt+0x6ce60>
   7e204:	ldr	r2, [sp, #24]
   7e208:	ldr	r1, [sp, #20]
   7e20c:	cmp	r2, #0
   7e210:	ldrne	r0, [r5, #36]	; 0x24
   7e214:	strne	r0, [r2, sl, lsl #2]
   7e218:	cmp	r8, r7
   7e21c:	beq	7e254 <fputs@plt+0x6ce6c>
   7e220:	ldr	r7, [sp, #12]
   7e224:	add	sl, sl, #1
   7e228:	cmp	sl, r8
   7e22c:	bne	7e190 <fputs@plt+0x6cda8>
   7e230:	b	7e2d4 <fputs@plt+0x6ceec>
   7e234:	ldrb	r0, [r9, #55]	; 0x37
   7e238:	and	r0, r0, #3
   7e23c:	cmp	r0, #2
   7e240:	bne	7e25c <fputs@plt+0x6ce74>
   7e244:	b	7e2a4 <fputs@plt+0x6cebc>
   7e248:	ldr	r1, [sp, #20]
   7e24c:	b	7e254 <fputs@plt+0x6ce6c>
   7e250:	mov	sl, #0
   7e254:	cmp	sl, r8
   7e258:	beq	7e2d4 <fputs@plt+0x6ceec>
   7e25c:	ldr	r9, [r9, #20]
   7e260:	b	7e154 <fputs@plt+0x6cd6c>
   7e264:	ldr	r4, [sp, #8]
   7e268:	ldrb	r0, [r4, #442]	; 0x1ba
   7e26c:	cmp	r0, #0
   7e270:	bne	7e290 <fputs@plt+0x6cea8>
   7e274:	ldr	r0, [r6]
   7e278:	ldr	r3, [r6, #8]
   7e27c:	movw	r1, #7635	; 0x1dd3
   7e280:	movt	r1, #9
   7e284:	ldr	r2, [r0]
   7e288:	mov	r0, r4
   7e28c:	bl	1d2ec <fputs@plt+0xbf04>
   7e290:	ldr	r0, [r4]
   7e294:	ldr	r1, [sp, #24]
   7e298:	bl	13dc4 <fputs@plt+0x29dc>
   7e29c:	mov	r1, #1
   7e2a0:	b	7e2e0 <fputs@plt+0x6cef8>
   7e2a4:	ldr	r0, [sp, #24]
   7e2a8:	cmp	r0, #0
   7e2ac:	beq	7e2d4 <fputs@plt+0x6ceec>
   7e2b0:	cmp	r8, #1
   7e2b4:	blt	7e2d4 <fputs@plt+0x6ceec>
   7e2b8:	add	r0, r6, #36	; 0x24
   7e2bc:	ldr	r1, [r0], #8
   7e2c0:	ldr	r2, [sp, #24]
   7e2c4:	subs	r8, r8, #1
   7e2c8:	str	r1, [r2], #4
   7e2cc:	str	r2, [sp, #24]
   7e2d0:	bne	7e2bc <fputs@plt+0x6ced4>
   7e2d4:	ldr	r0, [sp, #4]
   7e2d8:	str	r9, [r0]
   7e2dc:	mov	r1, #0
   7e2e0:	mov	r0, r1
   7e2e4:	sub	sp, fp, #28
   7e2e8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   7e2ec:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   7e2f0:	add	fp, sp, #24
   7e2f4:	sub	sp, sp, #8
   7e2f8:	mov	r8, r3
   7e2fc:	mov	r5, r2
   7e300:	mov	r7, r1
   7e304:	mov	r6, r0
   7e308:	bl	60424 <fputs@plt+0x4f03c>
   7e30c:	ldr	r3, [fp, #8]
   7e310:	mov	r4, r0
   7e314:	mov	r0, r6
   7e318:	mov	r1, r7
   7e31c:	mov	r2, r5
   7e320:	bl	7da38 <fputs@plt+0x6c650>
   7e324:	cmp	r0, #0
   7e328:	beq	7e3b0 <fputs@plt+0x6cfc8>
   7e32c:	ldr	r1, [r7]
   7e330:	ldr	r3, [fp, #12]
   7e334:	cmp	r1, #0
   7e338:	beq	7e350 <fputs@plt+0x6cf68>
   7e33c:	ldr	r1, [r6]
   7e340:	mov	r2, #1
   7e344:	ldr	r1, [r1, #24]
   7e348:	bic	r7, r2, r1, lsr #18
   7e34c:	b	7e354 <fputs@plt+0x6cf6c>
   7e350:	mov	r7, #0
   7e354:	ldr	r1, [r6, #76]	; 0x4c
   7e358:	mov	r2, r8
   7e35c:	add	r1, r1, #1
   7e360:	str	r1, [r6, #76]	; 0x4c
   7e364:	ldr	r5, [r0, #8]
   7e368:	str	r1, [sp]
   7e36c:	mov	r0, r4
   7e370:	mov	r1, #132	; 0x84
   7e374:	bl	49a20 <fputs@plt+0x38638>
   7e378:	mov	r1, r0
   7e37c:	mov	r0, r4
   7e380:	mov	r2, r5
   7e384:	mvn	r3, #17
   7e388:	bl	1d520 <fputs@plt+0xc138>
   7e38c:	ldr	r0, [r4]
   7e390:	ldrb	r0, [r0, #69]	; 0x45
   7e394:	cmp	r0, #0
   7e398:	bne	7e3b0 <fputs@plt+0x6cfc8>
   7e39c:	ldr	r1, [r4, #32]
   7e3a0:	ldr	r0, [r4, #4]
   7e3a4:	add	r1, r1, r1, lsl #2
   7e3a8:	add	r0, r0, r1, lsl #2
   7e3ac:	strb	r7, [r0, #-17]	; 0xffffffef
   7e3b0:	sub	sp, fp, #24
   7e3b4:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   7e3b8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   7e3bc:	add	fp, sp, #28
   7e3c0:	sub	sp, sp, #52	; 0x34
   7e3c4:	str	r3, [fp, #-32]	; 0xffffffe0
   7e3c8:	str	r2, [sp, #28]
   7e3cc:	str	r1, [sp, #32]
   7e3d0:	mov	r5, r0
   7e3d4:	bl	60424 <fputs@plt+0x4f03c>
   7e3d8:	ldr	r1, [r5, #72]	; 0x48
   7e3dc:	str	r5, [sp, #40]	; 0x28
   7e3e0:	str	r0, [fp, #-36]	; 0xffffffdc
   7e3e4:	str	r1, [sp, #36]	; 0x24
   7e3e8:	bl	626a8 <fputs@plt+0x512c0>
   7e3ec:	mov	r9, r0
   7e3f0:	ldr	r0, [fp, #20]
   7e3f4:	ldr	r4, [fp, #8]
   7e3f8:	cmn	r0, #1
   7e3fc:	bgt	7e420 <fputs@plt+0x6d038>
   7e400:	mov	r0, #0
   7e404:	ldrb	r2, [r4, #24]
   7e408:	mov	r1, #136	; 0x88
   7e40c:	mov	r3, r9
   7e410:	str	r0, [sp]
   7e414:	ldr	r0, [fp, #-36]	; 0xffffffdc
   7e418:	bl	49a20 <fputs@plt+0x38638>
   7e41c:	ldr	r4, [fp, #8]
   7e420:	ldr	sl, [r4, #20]
   7e424:	ldr	r1, [fp, #12]
   7e428:	ldr	r8, [fp, #-36]	; 0xffffffdc
   7e42c:	cmp	sl, #1
   7e430:	blt	7e47c <fputs@plt+0x6d094>
   7e434:	ldr	r0, [fp, #16]
   7e438:	mov	r7, #0
   7e43c:	mov	r6, #0
   7e440:	add	r5, r0, #1
   7e444:	ldr	r0, [r1, r6, lsl #2]
   7e448:	mov	r4, r1
   7e44c:	mov	r1, #76	; 0x4c
   7e450:	mov	r3, r9
   7e454:	str	r7, [sp]
   7e458:	add	r2, r5, r0
   7e45c:	mov	r0, r8
   7e460:	bl	49a20 <fputs@plt+0x38638>
   7e464:	mov	r1, r4
   7e468:	ldr	r4, [fp, #8]
   7e46c:	add	r6, r6, #1
   7e470:	ldr	sl, [r4, #20]
   7e474:	cmp	r6, sl
   7e478:	blt	7e444 <fputs@plt+0x6d05c>
   7e47c:	ldr	r0, [sp, #36]	; 0x24
   7e480:	ldr	r8, [sp, #40]	; 0x28
   7e484:	sub	r5, r0, #1
   7e488:	ldr	r0, [fp, #24]
   7e48c:	cmp	r0, #0
   7e490:	bne	7e9b0 <fputs@plt+0x6d5c8>
   7e494:	ldr	r0, [fp, #-32]	; 0xffffffe0
   7e498:	cmp	r0, #0
   7e49c:	beq	7e4c4 <fputs@plt+0x6d0dc>
   7e4a0:	ldr	r0, [r8, #60]	; 0x3c
   7e4a4:	ldr	r4, [fp, #-36]	; 0xffffffdc
   7e4a8:	cmp	r0, sl
   7e4ac:	bge	7e4ec <fputs@plt+0x6d104>
   7e4b0:	ldr	r0, [r8, #76]	; 0x4c
   7e4b4:	add	r1, r0, sl
   7e4b8:	add	r2, r0, #1
   7e4bc:	str	r1, [r8, #76]	; 0x4c
   7e4c0:	b	7e500 <fputs@plt+0x6d118>
   7e4c4:	ldrb	r0, [r8, #19]
   7e4c8:	ldr	r4, [fp, #-36]	; 0xffffffdc
   7e4cc:	cmp	r0, #0
   7e4d0:	beq	7e770 <fputs@plt+0x6d388>
   7e4d4:	sub	r0, r0, #1
   7e4d8:	strb	r0, [r8, #19]
   7e4dc:	uxtb	r0, r0
   7e4e0:	add	r0, r8, r0, lsl #2
   7e4e4:	ldr	r7, [r0, #28]
   7e4e8:	b	7e77c <fputs@plt+0x6d394>
   7e4ec:	ldr	r2, [r8, #64]	; 0x40
   7e4f0:	sub	r0, r0, sl
   7e4f4:	str	r0, [r8, #60]	; 0x3c
   7e4f8:	add	r1, r2, sl
   7e4fc:	str	r1, [r8, #64]	; 0x40
   7e500:	ldrb	r0, [r8, #19]
   7e504:	str	r9, [sp, #20]
   7e508:	str	r2, [sp, #24]
   7e50c:	cmp	r0, #0
   7e510:	beq	7e530 <fputs@plt+0x6d148>
   7e514:	sub	r0, r0, #1
   7e518:	strb	r0, [r8, #19]
   7e51c:	uxtb	r0, r0
   7e520:	add	r0, r8, r0, lsl #2
   7e524:	ldr	r0, [r0, #28]
   7e528:	str	r0, [sp, #12]
   7e52c:	b	7e540 <fputs@plt+0x6d158>
   7e530:	ldr	r0, [r8, #76]	; 0x4c
   7e534:	add	r0, r0, #1
   7e538:	str	r0, [sp, #12]
   7e53c:	str	r0, [r8, #76]	; 0x4c
   7e540:	ldr	r7, [fp, #-32]	; 0xffffffe0
   7e544:	ldr	r0, [sp, #32]
   7e548:	mov	r1, #54	; 0x36
   7e54c:	mov	r2, r5
   7e550:	str	r5, [sp, #16]
   7e554:	ldr	r3, [r7, #44]	; 0x2c
   7e558:	str	r0, [sp]
   7e55c:	mov	r0, r4
   7e560:	bl	49a20 <fputs@plt+0x38638>
   7e564:	ldr	r6, [r8, #8]
   7e568:	mov	r0, r8
   7e56c:	mov	r1, r7
   7e570:	bl	607ac <fputs@plt+0x4f3c4>
   7e574:	mov	r2, r0
   7e578:	mov	r0, r6
   7e57c:	mvn	r1, #0
   7e580:	mvn	r3, #5
   7e584:	bl	1d520 <fputs@plt+0xc138>
   7e588:	cmp	sl, #1
   7e58c:	blt	7e5d0 <fputs@plt+0x6d1e8>
   7e590:	ldr	r0, [fp, #16]
   7e594:	ldr	r6, [sp, #24]
   7e598:	ldr	r8, [fp, #12]
   7e59c:	mov	r9, #0
   7e5a0:	mov	r7, sl
   7e5a4:	add	r5, r0, #1
   7e5a8:	ldr	r0, [r8], #4
   7e5ac:	mov	r1, #30
   7e5b0:	mov	r3, r6
   7e5b4:	str	r9, [sp]
   7e5b8:	add	r2, r5, r0
   7e5bc:	mov	r0, r4
   7e5c0:	bl	49a20 <fputs@plt+0x38638>
   7e5c4:	add	r6, r6, #1
   7e5c8:	subs	r7, r7, #1
   7e5cc:	bne	7e5a8 <fputs@plt+0x6d1c0>
   7e5d0:	ldr	r0, [fp, #20]
   7e5d4:	ldr	r8, [sp, #40]	; 0x28
   7e5d8:	ldr	r5, [sp, #28]
   7e5dc:	cmp	r0, #1
   7e5e0:	bne	7e6b8 <fputs@plt+0x6d2d0>
   7e5e4:	ldr	r0, [fp, #8]
   7e5e8:	ldr	r0, [r0]
   7e5ec:	cmp	r0, r5
   7e5f0:	bne	7e6b8 <fputs@plt+0x6d2d0>
   7e5f4:	ldr	r7, [fp, #16]
   7e5f8:	cmp	sl, #1
   7e5fc:	blt	7e69c <fputs@plt+0x6d2b4>
   7e600:	ldr	r0, [r4, #32]
   7e604:	mov	r9, #0
   7e608:	mov	r6, sl
   7e60c:	add	r0, sl, r0
   7e610:	add	r0, r0, #1
   7e614:	str	r0, [sp, #36]	; 0x24
   7e618:	add	r0, r7, #1
   7e61c:	str	r0, [sp, #32]
   7e620:	ldr	r0, [fp, #-32]	; 0xffffffe0
   7e624:	ldrh	r2, [r5, #32]
   7e628:	ldr	r3, [sp, #36]	; 0x24
   7e62c:	ldr	r0, [r0, #4]
   7e630:	add	r0, r0, r9
   7e634:	ldrh	r0, [r0]
   7e638:	sxtah	r1, r7, r0
   7e63c:	cmp	r0, r2
   7e640:	mov	r0, r7
   7e644:	addne	r0, r1, #1
   7e648:	ldr	r1, [fp, #12]
   7e64c:	ldr	r1, [r1, r9, lsl #1]
   7e650:	str	r0, [sp]
   7e654:	ldr	r0, [sp, #32]
   7e658:	add	r2, r0, r1
   7e65c:	mov	r0, r4
   7e660:	mov	r1, #78	; 0x4e
   7e664:	bl	49a20 <fputs@plt+0x38638>
   7e668:	ldr	r0, [r4]
   7e66c:	ldrb	r0, [r0, #69]	; 0x45
   7e670:	cmp	r0, #0
   7e674:	bne	7e690 <fputs@plt+0x6d2a8>
   7e678:	ldr	r1, [r4, #32]
   7e67c:	ldr	r0, [r4, #4]
   7e680:	add	r1, r1, r1, lsl #2
   7e684:	add	r0, r0, r1, lsl #2
   7e688:	mov	r1, #16
   7e68c:	strb	r1, [r0, #-17]	; 0xffffffef
   7e690:	add	r9, r9, #2
   7e694:	subs	r6, r6, #1
   7e698:	bne	7e620 <fputs@plt+0x6d238>
   7e69c:	ldr	r3, [sp, #20]
   7e6a0:	mov	r0, #0
   7e6a4:	mov	r1, #13
   7e6a8:	mov	r2, #0
   7e6ac:	str	r0, [sp]
   7e6b0:	mov	r0, r4
   7e6b4:	bl	49a20 <fputs@plt+0x38638>
   7e6b8:	ldr	r0, [r8]
   7e6bc:	ldr	r1, [fp, #-32]	; 0xffffffe0
   7e6c0:	bl	7b0cc <fputs@plt+0x69ce4>
   7e6c4:	ldr	r5, [sp, #12]
   7e6c8:	ldr	r2, [sp, #24]
   7e6cc:	mov	r6, r0
   7e6d0:	mov	r0, r4
   7e6d4:	mov	r1, #49	; 0x31
   7e6d8:	mov	r3, sl
   7e6dc:	str	r5, [sp]
   7e6e0:	bl	49a20 <fputs@plt+0x38638>
   7e6e4:	mov	r1, r0
   7e6e8:	mov	r0, r4
   7e6ec:	mov	r2, r6
   7e6f0:	mov	r3, sl
   7e6f4:	bl	1d520 <fputs@plt+0xc138>
   7e6f8:	ldr	r2, [sp, #16]
   7e6fc:	ldr	r3, [sp, #20]
   7e700:	mov	r0, r4
   7e704:	mov	r1, #69	; 0x45
   7e708:	str	r5, [sp]
   7e70c:	bl	49a20 <fputs@plt+0x38638>
   7e710:	mov	r1, r0
   7e714:	mov	r0, r4
   7e718:	mov	r2, #0
   7e71c:	mvn	r3, #13
   7e720:	mov	r9, #0
   7e724:	bl	1d520 <fputs@plt+0xc138>
   7e728:	cmp	r5, #0
   7e72c:	beq	7e938 <fputs@plt+0x6d550>
   7e730:	ldrb	r0, [r8, #19]
   7e734:	cmp	r0, #7
   7e738:	bhi	7e938 <fputs@plt+0x6d550>
   7e73c:	mov	r1, #0
   7e740:	add	r2, r8, r1
   7e744:	ldr	r3, [r2, #136]	; 0x88
   7e748:	cmp	r3, r5
   7e74c:	beq	7e930 <fputs@plt+0x6d548>
   7e750:	add	r1, r1, #20
   7e754:	cmp	r1, #200	; 0xc8
   7e758:	bne	7e740 <fputs@plt+0x6d358>
   7e75c:	add	r1, r0, #1
   7e760:	add	r0, r8, r0, lsl #2
   7e764:	strb	r1, [r8, #19]
   7e768:	str	r5, [r0, #28]
   7e76c:	b	7e938 <fputs@plt+0x6d550>
   7e770:	ldr	r0, [r8, #76]	; 0x4c
   7e774:	add	r7, r0, #1
   7e778:	str	r7, [r8, #76]	; 0x4c
   7e77c:	ldr	r0, [r1]
   7e780:	ldr	r1, [fp, #16]
   7e784:	ldr	sl, [sp, #32]
   7e788:	mov	r6, #0
   7e78c:	mov	r3, r7
   7e790:	str	r6, [sp]
   7e794:	add	r0, r1, r0
   7e798:	mov	r1, #31
   7e79c:	add	r2, r0, #1
   7e7a0:	mov	r0, r4
   7e7a4:	bl	49a20 <fputs@plt+0x38638>
   7e7a8:	mov	r0, r4
   7e7ac:	mov	r1, #38	; 0x26
   7e7b0:	mov	r2, r7
   7e7b4:	mov	r3, #0
   7e7b8:	str	r6, [sp]
   7e7bc:	bl	49a20 <fputs@plt+0x38638>
   7e7c0:	mov	r8, r0
   7e7c4:	ldr	r0, [fp, #20]
   7e7c8:	cmp	r0, #1
   7e7cc:	bne	7e824 <fputs@plt+0x6d43c>
   7e7d0:	ldr	r0, [fp, #8]
   7e7d4:	ldr	r1, [sp, #28]
   7e7d8:	ldr	r0, [r0]
   7e7dc:	cmp	r0, r1
   7e7e0:	bne	7e824 <fputs@plt+0x6d43c>
   7e7e4:	ldr	r2, [fp, #16]
   7e7e8:	mov	r0, r4
   7e7ec:	mov	r1, #79	; 0x4f
   7e7f0:	mov	r3, r9
   7e7f4:	str	r7, [sp]
   7e7f8:	bl	49a20 <fputs@plt+0x38638>
   7e7fc:	ldr	r0, [r4]
   7e800:	ldrb	r0, [r0, #69]	; 0x45
   7e804:	cmp	r0, #0
   7e808:	bne	7e824 <fputs@plt+0x6d43c>
   7e80c:	ldr	r1, [r4, #32]
   7e810:	ldr	r0, [r4, #4]
   7e814:	add	r1, r1, r1, lsl #2
   7e818:	add	r0, r0, r1, lsl #2
   7e81c:	mov	r1, #144	; 0x90
   7e820:	strb	r1, [r0, #-17]	; 0xffffffef
   7e824:	mov	r0, #54	; 0x36
   7e828:	ldr	r3, [sp, #28]
   7e82c:	mov	r1, r5
   7e830:	mov	r2, sl
   7e834:	str	r0, [sp]
   7e838:	ldr	r0, [sp, #40]	; 0x28
   7e83c:	bl	605ac <fputs@plt+0x4f1c4>
   7e840:	mov	r0, r4
   7e844:	mov	r1, #70	; 0x46
   7e848:	mov	r2, r5
   7e84c:	mov	r3, #0
   7e850:	str	r7, [sp]
   7e854:	mov	sl, r5
   7e858:	bl	49a20 <fputs@plt+0x38638>
   7e85c:	mov	r0, #0
   7e860:	mov	r1, #13
   7e864:	mov	r2, #0
   7e868:	mov	r3, r9
   7e86c:	str	r0, [sp]
   7e870:	mov	r0, r4
   7e874:	bl	49a20 <fputs@plt+0x38638>
   7e878:	ldr	r0, [r4, #32]
   7e87c:	ldr	r2, [r4, #24]
   7e880:	sub	r1, r0, #1
   7e884:	str	r1, [r2, #96]	; 0x60
   7e888:	ldr	r3, [r4]
   7e88c:	ldrb	r3, [r3, #69]	; 0x45
   7e890:	cmp	r3, #0
   7e894:	beq	7e8ac <fputs@plt+0x6d4c4>
   7e898:	movw	r3, #35320	; 0x89f8
   7e89c:	movt	r3, #10
   7e8a0:	str	r0, [r3, #8]
   7e8a4:	str	r1, [r2, #96]	; 0x60
   7e8a8:	b	7e8d8 <fputs@plt+0x6d4f0>
   7e8ac:	subs	r3, r0, #2
   7e8b0:	ldr	r6, [r4, #4]
   7e8b4:	movmi	r3, r1
   7e8b8:	cmp	r8, #0
   7e8bc:	add	r3, r3, r3, lsl #2
   7e8c0:	movmi	r8, r1
   7e8c4:	add	r3, r6, r3, lsl #2
   7e8c8:	str	r0, [r3, #8]
   7e8cc:	str	r1, [r2, #96]	; 0x60
   7e8d0:	add	r1, r8, r8, lsl #2
   7e8d4:	add	r3, r6, r1, lsl #2
   7e8d8:	ldr	r8, [sp, #40]	; 0x28
   7e8dc:	ldr	r4, [fp, #8]
   7e8e0:	mov	r5, sl
   7e8e4:	cmp	r7, #0
   7e8e8:	str	r0, [r3, #8]
   7e8ec:	beq	7e9b0 <fputs@plt+0x6d5c8>
   7e8f0:	ldrb	r0, [r8, #19]
   7e8f4:	cmp	r0, #7
   7e8f8:	bhi	7e9b0 <fputs@plt+0x6d5c8>
   7e8fc:	mov	r1, #0
   7e900:	add	r2, r8, r1
   7e904:	ldr	r3, [r2, #136]	; 0x88
   7e908:	cmp	r3, r7
   7e90c:	beq	7ea98 <fputs@plt+0x6d6b0>
   7e910:	add	r1, r1, #20
   7e914:	cmp	r1, #200	; 0xc8
   7e918:	bne	7e900 <fputs@plt+0x6d518>
   7e91c:	add	r1, r0, #1
   7e920:	add	r0, r8, r0, lsl #2
   7e924:	strb	r1, [r8, #19]
   7e928:	str	r7, [r0, #28]
   7e92c:	b	7e9b0 <fputs@plt+0x6d5c8>
   7e930:	mov	r0, #1
   7e934:	strb	r0, [r2, #130]	; 0x82
   7e938:	ldr	r6, [sp, #24]
   7e93c:	ldr	r4, [fp, #8]
   7e940:	mov	r1, #0
   7e944:	add	r0, r6, sl
   7e948:	add	r2, r8, r1
   7e94c:	ldr	r3, [r2, #136]	; 0x88
   7e950:	cmp	r3, r6
   7e954:	blt	7e98c <fputs@plt+0x6d5a4>
   7e958:	cmp	r3, r0
   7e95c:	bge	7e98c <fputs@plt+0x6d5a4>
   7e960:	ldrb	r7, [r2, #130]	; 0x82
   7e964:	cmp	r7, #0
   7e968:	beq	7e988 <fputs@plt+0x6d5a0>
   7e96c:	ldrb	r7, [r8, #19]
   7e970:	cmp	r7, #7
   7e974:	addls	r5, r7, #1
   7e978:	addls	r7, r8, r7, lsl #2
   7e97c:	strbls	r5, [r8, #19]
   7e980:	strls	r3, [r7, #28]
   7e984:	strb	r9, [r2, #130]	; 0x82
   7e988:	str	r9, [r2, #136]	; 0x88
   7e98c:	add	r1, r1, #20
   7e990:	cmp	r1, #200	; 0xc8
   7e994:	bne	7e948 <fputs@plt+0x6d560>
   7e998:	ldr	r0, [r8, #60]	; 0x3c
   7e99c:	ldr	r5, [sp, #16]
   7e9a0:	ldr	r9, [sp, #20]
   7e9a4:	cmp	r0, sl
   7e9a8:	strlt	sl, [r8, #60]	; 0x3c
   7e9ac:	strlt	r6, [r8, #64]	; 0x40
   7e9b0:	ldrb	r2, [r4, #24]
   7e9b4:	ldr	r4, [fp, #-36]	; 0xffffffdc
   7e9b8:	cmp	r2, #0
   7e9bc:	bne	7ea10 <fputs@plt+0x6d628>
   7e9c0:	ldr	r0, [r8]
   7e9c4:	ldrb	r0, [r0, #27]
   7e9c8:	tst	r0, #1
   7e9cc:	bne	7e9e8 <fputs@plt+0x6d600>
   7e9d0:	ldr	r0, [r8, #416]	; 0x1a0
   7e9d4:	cmp	r0, #0
   7e9d8:	bne	7e9e8 <fputs@plt+0x6d600>
   7e9dc:	ldrb	r0, [r8, #20]
   7e9e0:	cmp	r0, #0
   7e9e4:	beq	7ea70 <fputs@plt+0x6d688>
   7e9e8:	ldr	r0, [fp, #20]
   7e9ec:	cmp	r0, #1
   7e9f0:	blt	7ea10 <fputs@plt+0x6d628>
   7e9f4:	cmp	r2, #0
   7e9f8:	bne	7ea10 <fputs@plt+0x6d628>
   7e9fc:	ldr	r0, [r8, #416]	; 0x1a0
   7ea00:	mov	r1, #1
   7ea04:	cmp	r0, #0
   7ea08:	moveq	r0, r8
   7ea0c:	strb	r1, [r0, #21]
   7ea10:	ldr	r3, [fp, #20]
   7ea14:	mov	r0, #0
   7ea18:	mov	r1, #135	; 0x87
   7ea1c:	str	r0, [sp]
   7ea20:	mov	r0, r4
   7ea24:	bl	49a20 <fputs@plt+0x38638>
   7ea28:	ldr	r0, [r4, #24]
   7ea2c:	ldr	r1, [r0, #120]	; 0x78
   7ea30:	cmp	r1, #0
   7ea34:	ldrne	r2, [r4, #32]
   7ea38:	mvnne	r3, r9
   7ea3c:	strne	r2, [r1, r3, lsl #2]
   7ea40:	mov	r2, r5
   7ea44:	mov	r3, #0
   7ea48:	ldr	r1, [r4, #32]
   7ea4c:	sub	r1, r1, #1
   7ea50:	str	r1, [r0, #96]	; 0x60
   7ea54:	mov	r0, #0
   7ea58:	mov	r1, #61	; 0x3d
   7ea5c:	str	r0, [sp]
   7ea60:	mov	r0, r4
   7ea64:	bl	49a20 <fputs@plt+0x38638>
   7ea68:	sub	sp, fp, #28
   7ea6c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   7ea70:	mov	r0, #4
   7ea74:	mvn	r1, #1
   7ea78:	mov	r2, #2
   7ea7c:	mov	r3, #0
   7ea80:	str	r1, [sp]
   7ea84:	str	r0, [sp, #4]
   7ea88:	mov	r0, r8
   7ea8c:	movw	r1, #787	; 0x313
   7ea90:	bl	63cdc <fputs@plt+0x528f4>
   7ea94:	b	7ea28 <fputs@plt+0x6d640>
   7ea98:	mov	r0, #1
   7ea9c:	strb	r0, [r2, #130]	; 0x82
   7eaa0:	b	7e9b0 <fputs@plt+0x6d5c8>
   7eaa4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   7eaa8:	add	fp, sp, #28
   7eaac:	sub	sp, sp, #92	; 0x5c
   7eab0:	str	r1, [sp, #20]
   7eab4:	ldr	r1, [r0]
   7eab8:	mov	r7, r3
   7eabc:	str	r2, [sp, #40]	; 0x28
   7eac0:	str	r0, [sp, #48]	; 0x30
   7eac4:	str	r1, [sp, #44]	; 0x2c
   7eac8:	bl	60424 <fputs@plt+0x4f03c>
   7eacc:	mov	r6, r0
   7ead0:	mov	r0, #0
   7ead4:	ldr	r5, [fp, #8]
   7ead8:	str	r0, [sp, #52]	; 0x34
   7eadc:	ldr	r0, [fp, #20]
   7eae0:	cmn	r0, #1
   7eae4:	mov	r0, #0
   7eae8:	bgt	7eb08 <fputs@plt+0x6d720>
   7eaec:	ldrb	r2, [r5, #24]
   7eaf0:	mov	r0, #0
   7eaf4:	mov	r1, #136	; 0x88
   7eaf8:	mov	r3, #0
   7eafc:	str	r0, [sp]
   7eb00:	mov	r0, r6
   7eb04:	bl	49a20 <fputs@plt+0x38638>
   7eb08:	str	r0, [sp, #12]
   7eb0c:	ldr	r0, [r5, #20]
   7eb10:	str	r6, [sp, #16]
   7eb14:	cmp	r0, #1
   7eb18:	blt	7ebec <fputs@plt+0x6d804>
   7eb1c:	ldr	sl, [fp, #12]
   7eb20:	ldr	r9, [sp, #48]	; 0x30
   7eb24:	ldr	r4, [sp, #44]	; 0x2c
   7eb28:	mov	r0, #0
   7eb2c:	mov	r5, #0
   7eb30:	mov	r8, #0
   7eb34:	str	r7, [sp, #36]	; 0x24
   7eb38:	str	r0, [sp, #52]	; 0x34
   7eb3c:	cmp	r7, #0
   7eb40:	movw	r0, #65535	; 0xffff
   7eb44:	beq	7eb54 <fputs@plt+0x6d76c>
   7eb48:	ldr	r0, [r7, #4]
   7eb4c:	add	r0, r0, r5
   7eb50:	ldrh	r0, [r0]
   7eb54:	ldr	r1, [sp, #40]	; 0x28
   7eb58:	ldr	r2, [fp, #16]
   7eb5c:	sxth	r3, r0
   7eb60:	mov	r0, r9
   7eb64:	bl	7ef08 <fputs@plt+0x6db20>
   7eb68:	ldr	r7, [fp, #8]
   7eb6c:	mov	r6, r0
   7eb70:	ldr	r0, [fp, #12]
   7eb74:	ldr	r1, [r7]
   7eb78:	cmp	r0, #0
   7eb7c:	mov	r0, sl
   7eb80:	addeq	r0, r7, #36	; 0x24
   7eb84:	ldr	r0, [r0]
   7eb88:	ldr	r1, [r1, #4]
   7eb8c:	lsl	r0, r0, #16
   7eb90:	ldr	r2, [r1, r0, asr #12]
   7eb94:	mov	r0, r4
   7eb98:	mov	r1, #27
   7eb9c:	bl	575d4 <fputs@plt+0x461ec>
   7eba0:	mov	r3, r0
   7eba4:	mov	r0, #0
   7eba8:	mov	r1, #79	; 0x4f
   7ebac:	mov	r2, r6
   7ebb0:	str	r0, [sp]
   7ebb4:	mov	r0, r9
   7ebb8:	bl	51c94 <fputs@plt+0x408ac>
   7ebbc:	ldr	r1, [sp, #52]	; 0x34
   7ebc0:	mov	r2, r0
   7ebc4:	mov	r0, r4
   7ebc8:	bl	6a844 <fputs@plt+0x5945c>
   7ebcc:	str	r0, [sp, #52]	; 0x34
   7ebd0:	ldr	r0, [r7, #20]
   7ebd4:	ldr	r7, [sp, #36]	; 0x24
   7ebd8:	add	r8, r8, #1
   7ebdc:	add	r5, r5, #2
   7ebe0:	add	sl, sl, #4
   7ebe4:	cmp	r8, r0
   7ebe8:	blt	7eb3c <fputs@plt+0x6d754>
   7ebec:	ldr	r8, [fp, #20]
   7ebf0:	cmp	r8, #1
   7ebf4:	blt	7ecc4 <fputs@plt+0x6d8dc>
   7ebf8:	ldr	sl, [fp, #8]
   7ebfc:	ldr	r1, [sp, #40]	; 0x28
   7ec00:	ldr	r0, [sl]
   7ec04:	cmp	r0, r1
   7ec08:	bne	7ecd4 <fputs@plt+0x6d8ec>
   7ec0c:	ldrb	r0, [r1, #42]	; 0x2a
   7ec10:	tst	r0, #32
   7ec14:	bne	7ece4 <fputs@plt+0x6d8fc>
   7ec18:	ldr	r0, [sp, #48]	; 0x30
   7ec1c:	mov	r7, #0
   7ec20:	add	r2, sp, #56	; 0x38
   7ec24:	mov	r1, #157	; 0x9d
   7ec28:	mov	r3, #0
   7ec2c:	ldr	r0, [r0]
   7ec30:	str	r7, [sp, #60]	; 0x3c
   7ec34:	str	r7, [sp, #56]	; 0x38
   7ec38:	bl	66b48 <fputs@plt+0x55760>
   7ec3c:	mov	r6, r0
   7ec40:	cmp	r0, #0
   7ec44:	beq	7ec58 <fputs@plt+0x6d870>
   7ec48:	mov	r0, #68	; 0x44
   7ec4c:	strb	r0, [r6, #1]
   7ec50:	ldr	r0, [fp, #16]
   7ec54:	str	r0, [r6, #28]
   7ec58:	ldr	r0, [sp, #20]
   7ec5c:	ldr	sl, [sp, #44]	; 0x2c
   7ec60:	add	r2, sp, #56	; 0x38
   7ec64:	mov	r1, #152	; 0x98
   7ec68:	mov	r3, #0
   7ec6c:	ldr	r5, [r0, #52]	; 0x34
   7ec70:	mov	r0, sl
   7ec74:	str	r7, [sp, #60]	; 0x3c
   7ec78:	str	r7, [sp, #56]	; 0x38
   7ec7c:	bl	66b48 <fputs@plt+0x55760>
   7ec80:	ldr	r4, [sp, #52]	; 0x34
   7ec84:	mov	r3, r0
   7ec88:	cmp	r0, #0
   7ec8c:	beq	7eca4 <fputs@plt+0x6d8bc>
   7ec90:	mvn	r0, #0
   7ec94:	strh	r0, [r3, #32]
   7ec98:	ldr	r0, [sp, #40]	; 0x28
   7ec9c:	str	r5, [r3, #28]
   7eca0:	str	r0, [r3, #44]	; 0x2c
   7eca4:	mov	r0, #0
   7eca8:	mov	r1, #78	; 0x4e
   7ecac:	mov	r2, r6
   7ecb0:	str	r0, [sp]
   7ecb4:	ldr	r0, [sp, #48]	; 0x30
   7ecb8:	bl	51c94 <fputs@plt+0x408ac>
   7ecbc:	ldr	r9, [sp, #12]
   7ecc0:	b	7ee10 <fputs@plt+0x6da28>
   7ecc4:	ldr	r9, [sp, #12]
   7ecc8:	ldr	r6, [sp, #48]	; 0x30
   7eccc:	ldr	sl, [fp, #8]
   7ecd0:	b	7ecdc <fputs@plt+0x6d8f4>
   7ecd4:	ldr	r9, [sp, #12]
   7ecd8:	ldr	r6, [sp, #48]	; 0x30
   7ecdc:	ldr	r7, [sp, #52]	; 0x34
   7ece0:	b	7ee2c <fputs@plt+0x6da44>
   7ece4:	add	r0, r1, #8
   7ece8:	str	r7, [sp, #36]	; 0x24
   7ecec:	ldr	r5, [r0]
   7ecf0:	ldrb	r1, [r5, #55]	; 0x37
   7ecf4:	add	r0, r5, #20
   7ecf8:	and	r1, r1, #3
   7ecfc:	cmp	r1, #2
   7ed00:	bne	7ecec <fputs@plt+0x6d904>
   7ed04:	ldrh	r0, [r5, #50]	; 0x32
   7ed08:	ldr	sl, [sp, #44]	; 0x2c
   7ed0c:	ldr	r6, [sp, #48]	; 0x30
   7ed10:	mov	r2, #0
   7ed14:	cmp	r0, #0
   7ed18:	beq	7edec <fputs@plt+0x6da04>
   7ed1c:	mov	r9, #0
   7ed20:	mov	r4, #0
   7ed24:	mov	r2, #0
   7ed28:	mov	r7, #0
   7ed2c:	ldr	r0, [sp, #36]	; 0x24
   7ed30:	str	r2, [sp, #32]
   7ed34:	ldr	r2, [fp, #16]
   7ed38:	ldr	r0, [r0, #4]
   7ed3c:	add	r0, r0, r9
   7ed40:	ldrsh	r8, [r0]
   7ed44:	mov	r0, r6
   7ed48:	ldr	r6, [sp, #40]	; 0x28
   7ed4c:	mov	r1, r6
   7ed50:	mov	r3, r8
   7ed54:	bl	7ef08 <fputs@plt+0x6db20>
   7ed58:	str	r0, [sp, #28]
   7ed5c:	ldr	r0, [sp, #20]
   7ed60:	mov	r1, #152	; 0x98
   7ed64:	add	r2, sp, #56	; 0x38
   7ed68:	mov	r3, #0
   7ed6c:	ldr	r0, [r0, #52]	; 0x34
   7ed70:	str	r7, [sp, #60]	; 0x3c
   7ed74:	str	r7, [sp, #56]	; 0x38
   7ed78:	str	r0, [sp, #24]
   7ed7c:	mov	r0, sl
   7ed80:	bl	66b48 <fputs@plt+0x55760>
   7ed84:	mov	r3, r0
   7ed88:	cmp	r0, #0
   7ed8c:	beq	7eda4 <fputs@plt+0x6d9bc>
   7ed90:	uxth	r0, r8
   7ed94:	strh	r0, [r3, #32]
   7ed98:	ldr	r0, [sp, #24]
   7ed9c:	str	r0, [r3, #28]
   7eda0:	str	r6, [r3, #44]	; 0x2c
   7eda4:	ldr	r6, [sp, #48]	; 0x30
   7eda8:	ldr	r2, [sp, #28]
   7edac:	mov	r0, #0
   7edb0:	mov	r1, #79	; 0x4f
   7edb4:	str	r0, [sp]
   7edb8:	mov	r0, r6
   7edbc:	bl	51c94 <fputs@plt+0x408ac>
   7edc0:	ldr	sl, [sp, #44]	; 0x2c
   7edc4:	ldr	r1, [sp, #32]
   7edc8:	mov	r2, r0
   7edcc:	mov	r0, sl
   7edd0:	bl	6a844 <fputs@plt+0x5945c>
   7edd4:	mov	r2, r0
   7edd8:	ldrh	r0, [r5, #50]	; 0x32
   7eddc:	add	r4, r4, #1
   7ede0:	add	r9, r9, #2
   7ede4:	cmp	r4, r0
   7ede8:	bcc	7ed2c <fputs@plt+0x6d944>
   7edec:	mov	r0, #0
   7edf0:	mov	r1, #19
   7edf4:	mov	r3, #0
   7edf8:	str	r0, [sp]
   7edfc:	mov	r0, r6
   7ee00:	bl	51c94 <fputs@plt+0x408ac>
   7ee04:	ldr	r9, [sp, #12]
   7ee08:	ldr	r8, [fp, #20]
   7ee0c:	ldr	r4, [sp, #52]	; 0x34
   7ee10:	mov	r2, r0
   7ee14:	mov	r0, sl
   7ee18:	mov	r1, r4
   7ee1c:	bl	6a844 <fputs@plt+0x5945c>
   7ee20:	ldr	r6, [sp, #48]	; 0x30
   7ee24:	ldr	sl, [fp, #8]
   7ee28:	mov	r7, r0
   7ee2c:	vmov.i32	q8, #0	; 0x00000000
   7ee30:	ldr	r4, [sp, #20]
   7ee34:	add	r0, sp, #56	; 0x38
   7ee38:	mov	r5, #0
   7ee3c:	add	r1, r0, #8
   7ee40:	str	r5, [sp, #84]	; 0x54
   7ee44:	str	r5, [sp, #80]	; 0x50
   7ee48:	vst1.64	{d16-d17}, [r1]
   7ee4c:	mov	r1, r7
   7ee50:	str	r4, [sp, #60]	; 0x3c
   7ee54:	str	r6, [sp, #56]	; 0x38
   7ee58:	bl	66d7c <fputs@plt+0x55994>
   7ee5c:	mov	r0, r6
   7ee60:	mov	r1, r4
   7ee64:	mov	r2, r7
   7ee68:	mov	r3, #0
   7ee6c:	str	r5, [sp]
   7ee70:	str	r5, [sp, #4]
   7ee74:	str	r5, [sp, #8]
   7ee78:	bl	6c9c0 <fputs@plt+0x5b5d8>
   7ee7c:	ldrb	r2, [sl, #24]
   7ee80:	str	r5, [sp]
   7ee84:	ldr	r5, [sp, #16]
   7ee88:	mov	r4, r0
   7ee8c:	mov	r1, #135	; 0x87
   7ee90:	mov	r3, r8
   7ee94:	mov	r0, r5
   7ee98:	bl	49a20 <fputs@plt+0x38638>
   7ee9c:	cmp	r4, #0
   7eea0:	movne	r0, r4
   7eea4:	blne	71550 <fputs@plt+0x60168>
   7eea8:	ldr	r0, [sp, #44]	; 0x2c
   7eeac:	mov	r1, r7
   7eeb0:	bl	47818 <fputs@plt+0x36430>
   7eeb4:	cmp	r9, #0
   7eeb8:	beq	7ef00 <fputs@plt+0x6db18>
   7eebc:	ldr	r0, [r5, #32]
   7eec0:	ldr	r2, [r5, #24]
   7eec4:	sub	r1, r0, #1
   7eec8:	str	r1, [r2, #96]	; 0x60
   7eecc:	ldr	r2, [r5]
   7eed0:	ldrb	r2, [r2, #69]	; 0x45
   7eed4:	cmp	r2, #0
   7eed8:	beq	7eee8 <fputs@plt+0x6db00>
   7eedc:	movw	r1, #35320	; 0x89f8
   7eee0:	movt	r1, #10
   7eee4:	b	7eefc <fputs@plt+0x6db14>
   7eee8:	cmp	r9, #0
   7eeec:	ldr	r2, [r5, #4]
   7eef0:	movpl	r1, r9
   7eef4:	add	r1, r1, r1, lsl #2
   7eef8:	add	r1, r2, r1, lsl #2
   7eefc:	str	r0, [r1, #8]
   7ef00:	sub	sp, fp, #28
   7ef04:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   7ef08:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   7ef0c:	add	fp, sp, #24
   7ef10:	sub	sp, sp, #8
   7ef14:	ldr	r5, [r0]
   7ef18:	mov	r6, r3
   7ef1c:	mov	r8, r2
   7ef20:	mov	r9, r1
   7ef24:	mov	r4, r0
   7ef28:	mov	r7, #0
   7ef2c:	mov	r2, sp
   7ef30:	mov	r1, #157	; 0x9d
   7ef34:	mov	r3, #0
   7ef38:	str	r7, [sp, #4]
   7ef3c:	str	r7, [sp]
   7ef40:	mov	r0, r5
   7ef44:	bl	66b48 <fputs@plt+0x55760>
   7ef48:	cmp	r0, #0
   7ef4c:	beq	7efbc <fputs@plt+0x6dbd4>
   7ef50:	mov	r1, r0
   7ef54:	cmp	r6, #0
   7ef58:	bmi	7ef6c <fputs@plt+0x6db84>
   7ef5c:	ldrh	r0, [r9, #32]
   7ef60:	uxth	r2, r6
   7ef64:	cmp	r0, r2
   7ef68:	bne	7ef80 <fputs@plt+0x6db98>
   7ef6c:	mov	r0, #68	; 0x44
   7ef70:	mov	r7, r1
   7ef74:	strb	r0, [r1, #1]
   7ef78:	str	r8, [r1, #28]
   7ef7c:	b	7efbc <fputs@plt+0x6dbd4>
   7ef80:	ldr	r2, [r9, #4]
   7ef84:	add	r0, r8, r6
   7ef88:	add	r0, r0, #1
   7ef8c:	str	r0, [r1, #28]
   7ef90:	add	r0, r2, r6, lsl #4
   7ef94:	ldrb	r2, [r0, #13]
   7ef98:	strb	r2, [r1, #1]
   7ef9c:	ldr	r2, [r0, #8]
   7efa0:	cmp	r2, #0
   7efa4:	bne	7efb0 <fputs@plt+0x6dbc8>
   7efa8:	ldr	r0, [r5, #8]
   7efac:	ldr	r2, [r0]
   7efb0:	mov	r0, r4
   7efb4:	bl	68a0c <fputs@plt+0x57624>
   7efb8:	mov	r7, r0
   7efbc:	mov	r0, r7
   7efc0:	sub	sp, fp, #24
   7efc4:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   7efc8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   7efcc:	add	fp, sp, #28
   7efd0:	sub	sp, sp, #4
   7efd4:	ldr	r7, [r0, #412]	; 0x19c
   7efd8:	cmp	r7, #0
   7efdc:	beq	7f0ec <fputs@plt+0x6dd04>
   7efe0:	ldr	r5, [r0, #8]
   7efe4:	ldr	r6, [r0]
   7efe8:	movw	r8, #59000	; 0xe678
   7efec:	mov	r4, r0
   7eff0:	movt	r8, #8
   7eff4:	ldrb	r1, [r4, #19]
   7eff8:	ldr	r2, [r7, #8]
   7effc:	ldr	r9, [r7, #12]
   7f000:	ldr	r0, [r6, #16]
   7f004:	cmp	r1, #0
   7f008:	beq	7f024 <fputs@plt+0x6dc3c>
   7f00c:	sub	r1, r1, #1
   7f010:	strb	r1, [r4, #19]
   7f014:	uxtb	r1, r1
   7f018:	add	r1, r4, r1, lsl #2
   7f01c:	ldr	sl, [r1, #28]
   7f020:	b	7f030 <fputs@plt+0x6dc48>
   7f024:	ldr	r1, [r4, #76]	; 0x4c
   7f028:	add	sl, r1, #1
   7f02c:	str	sl, [r4, #76]	; 0x4c
   7f030:	add	r0, r0, r2, lsl #4
   7f034:	mov	r1, #0
   7f038:	ldr	r0, [r0, #12]
   7f03c:	ldr	r3, [r0, #72]	; 0x48
   7f040:	mov	r0, #55	; 0x37
   7f044:	str	r0, [sp]
   7f048:	mov	r0, r4
   7f04c:	bl	605ac <fputs@plt+0x4f1c4>
   7f050:	mov	r0, r5
   7f054:	mov	r1, #5
   7f058:	mov	r2, r8
   7f05c:	bl	1d434 <fputs@plt+0xc04c>
   7f060:	cmp	r0, #0
   7f064:	beq	7f0ec <fputs@plt+0x6dd04>
   7f068:	mov	r1, #8
   7f06c:	str	sl, [r0, #52]	; 0x34
   7f070:	cmp	sl, #0
   7f074:	sub	r2, r9, #1
   7f078:	strb	r1, [r0, #63]	; 0x3f
   7f07c:	add	r1, r9, #1
   7f080:	str	sl, [r0, #68]	; 0x44
   7f084:	str	r1, [r0, #72]	; 0x48
   7f088:	str	r2, [r0, #44]	; 0x2c
   7f08c:	str	r1, [r0, #28]
   7f090:	str	r1, [r0, #4]
   7f094:	beq	7f0e0 <fputs@plt+0x6dcf8>
   7f098:	ldrb	r0, [r4, #19]
   7f09c:	cmp	r0, #7
   7f0a0:	bhi	7f0e0 <fputs@plt+0x6dcf8>
   7f0a4:	mov	r1, #0
   7f0a8:	add	r2, r4, r1
   7f0ac:	ldr	r3, [r2, #136]	; 0x88
   7f0b0:	cmp	r3, sl
   7f0b4:	beq	7f0d8 <fputs@plt+0x6dcf0>
   7f0b8:	add	r1, r1, #20
   7f0bc:	cmp	r1, #200	; 0xc8
   7f0c0:	bne	7f0a8 <fputs@plt+0x6dcc0>
   7f0c4:	add	r1, r0, #1
   7f0c8:	add	r0, r4, r0, lsl #2
   7f0cc:	strb	r1, [r4, #19]
   7f0d0:	str	sl, [r0, #28]
   7f0d4:	b	7f0e0 <fputs@plt+0x6dcf8>
   7f0d8:	mov	r0, #1
   7f0dc:	strb	r0, [r2, #130]	; 0x82
   7f0e0:	ldr	r7, [r7]
   7f0e4:	cmp	r7, #0
   7f0e8:	bne	7eff4 <fputs@plt+0x6dc0c>
   7f0ec:	sub	sp, fp, #28
   7f0f0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   7f0f4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   7f0f8:	add	fp, sp, #28
   7f0fc:	sub	sp, sp, #4
   7f100:	vpush	{d8-d9}
   7f104:	sub	sp, sp, #152	; 0x98
   7f108:	mov	r4, r1
   7f10c:	mov	r1, r0
   7f110:	ldr	r0, [r0]
   7f114:	str	r3, [sp, #40]	; 0x28
   7f118:	str	r2, [sp, #92]	; 0x5c
   7f11c:	str	r1, [fp, #-84]	; 0xffffffac
   7f120:	str	r0, [sp, #48]	; 0x30
   7f124:	mov	r0, r1
   7f128:	bl	60424 <fputs@plt+0x4f03c>
   7f12c:	mov	r3, r4
   7f130:	mov	sl, r0
   7f134:	ldrsh	r4, [r4, #34]	; 0x22
   7f138:	ldrb	r0, [r3, #42]	; 0x2a
   7f13c:	tst	r0, #32
   7f140:	bne	7f150 <fputs@plt+0x6dd68>
   7f144:	mov	r2, #0
   7f148:	mov	r0, #1
   7f14c:	b	7f170 <fputs@plt+0x6dd88>
   7f150:	add	r0, r3, #8
   7f154:	ldr	r2, [r0]
   7f158:	ldrb	r1, [r2, #55]	; 0x37
   7f15c:	add	r0, r2, #20
   7f160:	and	r1, r1, #3
   7f164:	cmp	r1, #2
   7f168:	bne	7f154 <fputs@plt+0x6dd6c>
   7f16c:	ldrh	r0, [r2, #50]	; 0x32
   7f170:	ldr	r5, [fp, #-84]	; 0xffffffac
   7f174:	ldr	r6, [fp, #36]	; 0x24
   7f178:	cmp	r4, #1
   7f17c:	str	r0, [sp, #52]	; 0x34
   7f180:	str	r2, [sp, #96]	; 0x60
   7f184:	str	r3, [sp, #100]	; 0x64
   7f188:	blt	7f388 <fputs@plt+0x6dfa0>
   7f18c:	ldr	r0, [fp, #12]
   7f190:	mov	r8, #0
   7f194:	add	r0, r0, #1
   7f198:	str	r0, [fp, #-88]	; 0xffffffa8
   7f19c:	ldrsh	r0, [r3, #32]
   7f1a0:	cmp	r8, r0
   7f1a4:	beq	7f37c <fputs@plt+0x6df94>
   7f1a8:	cmp	r6, #0
   7f1ac:	beq	7f1bc <fputs@plt+0x6ddd4>
   7f1b0:	ldr	r0, [r6, r8, lsl #2]
   7f1b4:	cmp	r0, #0
   7f1b8:	bmi	7f37c <fputs@plt+0x6df94>
   7f1bc:	ldr	r0, [r3, #4]
   7f1c0:	add	r1, r0, r8, lsl #4
   7f1c4:	ldrb	r7, [r1, #12]
   7f1c8:	cmp	r7, #0
   7f1cc:	beq	7f37c <fputs@plt+0x6df94>
   7f1d0:	ldr	r2, [fp, #24]
   7f1d4:	cmp	r7, #10
   7f1d8:	movweq	r7, #2
   7f1dc:	cmp	r2, #10
   7f1e0:	movne	r7, r2
   7f1e4:	cmp	r7, #5
   7f1e8:	bne	7f1fc <fputs@plt+0x6de14>
   7f1ec:	ldr	r1, [r1, #4]
   7f1f0:	mov	r7, #5
   7f1f4:	cmp	r1, #0
   7f1f8:	movweq	r7, #2
   7f1fc:	sub	r1, r7, #1
   7f200:	cmp	r1, #3
   7f204:	bhi	7f2c0 <fputs@plt+0x6ded8>
   7f208:	add	r2, pc, #0
   7f20c:	ldr	pc, [r2, r1, lsl #2]
   7f210:	andeq	pc, r7, r4, lsr r2	; <UNPREDICTABLE>
   7f214:	andeq	pc, r7, r0, lsr #4
   7f218:	andeq	pc, r7, r4, lsr r2	; <UNPREDICTABLE>
   7f21c:	andeq	pc, r7, r4, asr r3	; <UNPREDICTABLE>
   7f220:	ldr	r1, [r5, #416]	; 0x1a0
   7f224:	mov	r2, #1
   7f228:	cmp	r1, #0
   7f22c:	moveq	r1, r5
   7f230:	strb	r2, [r1, #21]
   7f234:	ldr	r9, [sp, #100]	; 0x64
   7f238:	ldr	r3, [r0, r8, lsl #4]
   7f23c:	ldr	r0, [sp, #48]	; 0x30
   7f240:	movw	r1, #62293	; 0xf355
   7f244:	movt	r1, #8
   7f248:	ldr	r2, [r9]
   7f24c:	bl	1d370 <fputs@plt+0xbf88>
   7f250:	mov	r6, r0
   7f254:	ldr	r0, [fp, #-88]	; 0xffffffa8
   7f258:	mov	r1, #20
   7f25c:	movw	r2, #1299	; 0x513
   7f260:	mov	r3, r7
   7f264:	add	r0, r0, r8
   7f268:	str	r0, [sp]
   7f26c:	mov	r0, sl
   7f270:	bl	49a20 <fputs@plt+0x38638>
   7f274:	mov	r2, r6
   7f278:	ldr	r6, [fp, #36]	; 0x24
   7f27c:	mov	r1, r0
   7f280:	mov	r0, sl
   7f284:	mvn	r3, #0
   7f288:	bl	1d520 <fputs@plt+0xc138>
   7f28c:	ldr	r0, [sl]
   7f290:	ldr	r5, [fp, #-84]	; 0xffffffac
   7f294:	mov	r3, r9
   7f298:	ldrb	r0, [r0, #69]	; 0x45
   7f29c:	cmp	r0, #0
   7f2a0:	bne	7f37c <fputs@plt+0x6df94>
   7f2a4:	ldr	r1, [sl, #32]
   7f2a8:	ldr	r0, [sl, #4]
   7f2ac:	add	r1, r1, r1, lsl #2
   7f2b0:	add	r0, r0, r1, lsl #2
   7f2b4:	mov	r1, #1
   7f2b8:	strb	r1, [r0, #-17]	; 0xffffffef
   7f2bc:	b	7f37c <fputs@plt+0x6df94>
   7f2c0:	mov	r0, #0
   7f2c4:	mov	r7, r3
   7f2c8:	mov	r1, #77	; 0x4d
   7f2cc:	mov	r3, #0
   7f2d0:	str	r0, [sp]
   7f2d4:	ldr	r0, [fp, #-88]	; 0xffffffa8
   7f2d8:	add	r6, r0, r8
   7f2dc:	mov	r0, sl
   7f2e0:	mov	r2, r6
   7f2e4:	bl	49a20 <fputs@plt+0x38638>
   7f2e8:	mov	r9, r0
   7f2ec:	ldr	r0, [r7, #4]
   7f2f0:	mov	r2, r6
   7f2f4:	add	r0, r0, r8, lsl #4
   7f2f8:	ldr	r1, [r0, #4]
   7f2fc:	mov	r0, r5
   7f300:	bl	604d8 <fputs@plt+0x4f0f0>
   7f304:	ldr	r0, [sl, #32]
   7f308:	ldr	r2, [sl, #24]
   7f30c:	sub	r1, r0, #1
   7f310:	str	r1, [r2, #96]	; 0x60
   7f314:	ldr	r2, [sl]
   7f318:	ldrb	r2, [r2, #69]	; 0x45
   7f31c:	cmp	r2, #0
   7f320:	movw	r2, #35320	; 0x89f8
   7f324:	movt	r2, #10
   7f328:	bne	7f340 <fputs@plt+0x6df58>
   7f32c:	cmp	r9, #0
   7f330:	ldr	r2, [sl, #4]
   7f334:	movpl	r1, r9
   7f338:	add	r1, r1, r1, lsl #2
   7f33c:	add	r2, r2, r1, lsl #2
   7f340:	ldr	r3, [sp, #100]	; 0x64
   7f344:	ldr	r5, [fp, #-84]	; 0xffffffac
   7f348:	ldr	r6, [fp, #36]	; 0x24
   7f34c:	str	r0, [r2, #8]
   7f350:	b	7f37c <fputs@plt+0x6df94>
   7f354:	mov	r0, #0
   7f358:	ldr	r3, [fp, #28]
   7f35c:	mov	r1, #76	; 0x4c
   7f360:	str	r0, [sp]
   7f364:	ldr	r0, [fp, #-88]	; 0xffffffa8
   7f368:	add	r2, r0, r8
   7f36c:	mov	r0, sl
   7f370:	bl	49a20 <fputs@plt+0x38638>
   7f374:	ldr	r5, [fp, #-84]	; 0xffffffac
   7f378:	ldr	r3, [sp, #100]	; 0x64
   7f37c:	add	r8, r8, #1
   7f380:	cmp	r4, r8
   7f384:	bne	7f19c <fputs@plt+0x6ddb4>
   7f388:	ldr	r7, [r3, #24]
   7f38c:	str	sl, [fp, #-92]	; 0xffffffa4
   7f390:	cmp	r7, #0
   7f394:	beq	7f548 <fputs@plt+0x6e160>
   7f398:	ldr	r0, [sp, #48]	; 0x30
   7f39c:	ldrb	r0, [r0, #25]
   7f3a0:	tst	r0, #32
   7f3a4:	bne	7f548 <fputs@plt+0x6e160>
   7f3a8:	ldr	r0, [fp, #12]
   7f3ac:	add	r0, r0, #1
   7f3b0:	str	r0, [r5, #100]	; 0x64
   7f3b4:	ldr	r0, [r7]
   7f3b8:	cmp	r0, #1
   7f3bc:	blt	7f548 <fputs@plt+0x6e160>
   7f3c0:	ldr	r9, [fp, #24]
   7f3c4:	vmov.i32	q4, #0	; 0x00000000
   7f3c8:	mov	r8, #0
   7f3cc:	mov	sl, #0
   7f3d0:	cmp	r9, #10
   7f3d4:	movweq	r9, #2
   7f3d8:	str	r9, [fp, #-88]	; 0xffffffa8
   7f3dc:	ldr	r0, [r7, #4]
   7f3e0:	mov	r9, r7
   7f3e4:	cmp	r6, #0
   7f3e8:	ldr	r7, [r0, r8]
   7f3ec:	beq	7f454 <fputs@plt+0x6e06c>
   7f3f0:	sub	r2, fp, #80	; 0x50
   7f3f4:	mov	r0, #20
   7f3f8:	cmp	r7, #0
   7f3fc:	mov	r1, r2
   7f400:	vst1.64	{d8-d9}, [r1], r0
   7f404:	mov	r0, #0
   7f408:	str	r0, [r1]
   7f40c:	movw	r1, #1284	; 0x504
   7f410:	str	r0, [fp, #-64]	; 0xffffffc0
   7f414:	str	r6, [fp, #-56]	; 0xffffffc8
   7f418:	movt	r1, #8
   7f41c:	str	r1, [fp, #-76]	; 0xffffffb4
   7f420:	beq	7f434 <fputs@plt+0x6e04c>
   7f424:	mov	r0, r2
   7f428:	mov	r1, r7
   7f42c:	bl	64900 <fputs@plt+0x53518>
   7f430:	ldrb	r0, [fp, #-60]	; 0xffffffc4
   7f434:	ldr	r1, [fp, #20]
   7f438:	ldr	r3, [sp, #100]	; 0x64
   7f43c:	ldr	r5, [fp, #-84]	; 0xffffffac
   7f440:	cmp	r1, #0
   7f444:	andeq	r0, r0, #253	; 0xfd
   7f448:	strbeq	r0, [fp, #-60]	; 0xffffffc4
   7f44c:	cmp	r0, #0
   7f450:	beq	7f530 <fputs@plt+0x6e148>
   7f454:	ldr	r4, [fp, #-92]	; 0xffffffa4
   7f458:	mov	r0, r4
   7f45c:	bl	626a8 <fputs@plt+0x512c0>
   7f460:	mov	r6, r0
   7f464:	mov	r0, r5
   7f468:	mov	r1, r7
   7f46c:	mov	r3, #16
   7f470:	mov	r2, r6
   7f474:	bl	65f00 <fputs@plt+0x54b18>
   7f478:	ldr	r5, [fp, #-88]	; 0xffffffa8
   7f47c:	cmp	r5, #4
   7f480:	bne	7f4ac <fputs@plt+0x6e0c4>
   7f484:	ldr	r3, [fp, #28]
   7f488:	mov	r0, #0
   7f48c:	mov	r1, #13
   7f490:	mov	r2, #0
   7f494:	str	r0, [sp]
   7f498:	mov	r0, r4
   7f49c:	bl	49a20 <fputs@plt+0x38638>
   7f4a0:	mov	r5, #4
   7f4a4:	mov	r7, r9
   7f4a8:	b	7f4f8 <fputs@plt+0x6e110>
   7f4ac:	ldr	r0, [r9, #4]
   7f4b0:	mov	r7, r9
   7f4b4:	add	r0, r0, r8
   7f4b8:	ldr	r3, [r0, #4]
   7f4bc:	cmp	r3, #0
   7f4c0:	bne	7f4cc <fputs@plt+0x6e0e4>
   7f4c4:	ldr	r0, [sp, #100]	; 0x64
   7f4c8:	ldr	r3, [r0]
   7f4cc:	mov	r0, #0
   7f4d0:	cmp	r5, #5
   7f4d4:	movw	r1, #275	; 0x113
   7f4d8:	str	r0, [sp]
   7f4dc:	mov	r0, #3
   7f4e0:	movweq	r5, #2
   7f4e4:	str	r0, [sp, #4]
   7f4e8:	ldr	r0, [fp, #-84]	; 0xffffffac
   7f4ec:	mov	r2, r5
   7f4f0:	bl	63cdc <fputs@plt+0x528f4>
   7f4f4:	ldr	r4, [fp, #-92]	; 0xffffffa4
   7f4f8:	ldr	r0, [r4, #24]
   7f4fc:	str	r5, [fp, #-88]	; 0xffffffa8
   7f500:	ldr	r5, [fp, #-84]	; 0xffffffac
   7f504:	ldr	r1, [r0, #120]	; 0x78
   7f508:	cmp	r1, #0
   7f50c:	ldrne	r2, [r4, #32]
   7f510:	mvnne	r3, r6
   7f514:	ldr	r6, [fp, #36]	; 0x24
   7f518:	strne	r2, [r1, r3, lsl #2]
   7f51c:	ldr	r3, [sp, #100]	; 0x64
   7f520:	ldr	r1, [r4, #32]
   7f524:	sub	r1, r1, #1
   7f528:	str	r1, [r0, #96]	; 0x60
   7f52c:	b	7f534 <fputs@plt+0x6e14c>
   7f530:	mov	r7, r9
   7f534:	ldr	r0, [r7]
   7f538:	add	sl, sl, #1
   7f53c:	add	r8, r8, #20
   7f540:	cmp	sl, r0
   7f544:	blt	7f3dc <fputs@plt+0x6dff4>
   7f548:	ldr	r0, [fp, #20]
   7f54c:	mov	r4, #0
   7f550:	cmp	r0, #0
   7f554:	beq	7f634 <fputs@plt+0x6e24c>
   7f558:	ldr	r0, [sp, #96]	; 0x60
   7f55c:	ldr	sl, [fp, #-92]	; 0xffffffa4
   7f560:	mov	r6, #0
   7f564:	mov	r7, #0
   7f568:	cmp	r0, #0
   7f56c:	bne	7f878 <fputs@plt+0x6e490>
   7f570:	mov	r0, sl
   7f574:	bl	626a8 <fputs@plt+0x512c0>
   7f578:	ldr	r2, [sp, #100]	; 0x64
   7f57c:	mov	r8, r0
   7f580:	ldr	r0, [fp, #24]
   7f584:	ldrb	r7, [r2, #43]	; 0x2b
   7f588:	cmp	r7, #10
   7f58c:	movweq	r7, #2
   7f590:	cmp	r0, #10
   7f594:	movne	r7, r0
   7f598:	ldr	r0, [fp, #16]
   7f59c:	cmp	r0, #0
   7f5a0:	beq	7f5ec <fputs@plt+0x6e204>
   7f5a4:	ldr	r0, [fp, #16]
   7f5a8:	ldr	r2, [fp, #12]
   7f5ac:	mov	r1, #79	; 0x4f
   7f5b0:	mov	r3, r8
   7f5b4:	str	r0, [sp]
   7f5b8:	mov	r0, sl
   7f5bc:	bl	49a20 <fputs@plt+0x38638>
   7f5c0:	ldr	r0, [sl]
   7f5c4:	ldr	r2, [sp, #100]	; 0x64
   7f5c8:	ldrb	r0, [r0, #69]	; 0x45
   7f5cc:	cmp	r0, #0
   7f5d0:	bne	7f5ec <fputs@plt+0x6e204>
   7f5d4:	ldr	r1, [sl, #32]
   7f5d8:	ldr	r0, [sl, #4]
   7f5dc:	add	r1, r1, r1, lsl #2
   7f5e0:	add	r0, r0, r1, lsl #2
   7f5e4:	mov	r1, #144	; 0x90
   7f5e8:	strb	r1, [r0, #-17]	; 0xffffffef
   7f5ec:	ldr	r0, [fp, #24]
   7f5f0:	mov	r6, #0
   7f5f4:	cmp	r0, #5
   7f5f8:	beq	7f690 <fputs@plt+0x6e2a8>
   7f5fc:	cmp	r7, #5
   7f600:	bne	7f690 <fputs@plt+0x6e2a8>
   7f604:	ldr	r0, [r2, #8]
   7f608:	cmp	r0, #0
   7f60c:	beq	7f644 <fputs@plt+0x6e25c>
   7f610:	ldrb	r1, [r0, #54]	; 0x36
   7f614:	sub	r1, r1, #3
   7f618:	uxtb	r1, r1
   7f61c:	cmp	r1, #1
   7f620:	bls	7f670 <fputs@plt+0x6e288>
   7f624:	ldr	r0, [r0, #20]
   7f628:	cmp	r0, #0
   7f62c:	bne	7f610 <fputs@plt+0x6e228>
   7f630:	b	7f690 <fputs@plt+0x6e2a8>
   7f634:	ldr	sl, [fp, #-92]	; 0xffffffa4
   7f638:	mov	r6, #0
   7f63c:	mov	r7, #0
   7f640:	b	7f878 <fputs@plt+0x6e490>
   7f644:	ldr	r0, [fp, #12]
   7f648:	ldr	r2, [sp, #40]	; 0x28
   7f64c:	mov	r1, #70	; 0x46
   7f650:	mov	r3, r8
   7f654:	str	r0, [sp]
   7f658:	mov	r0, sl
   7f65c:	bl	49a20 <fputs@plt+0x38638>
   7f660:	ldr	r3, [sp, #100]	; 0x64
   7f664:	ldr	r5, [fp, #-84]	; 0xffffffac
   7f668:	mov	r6, #0
   7f66c:	b	7f6dc <fputs@plt+0x6e2f4>
   7f670:	mov	r0, #0
   7f674:	mov	r1, #13
   7f678:	mov	r2, #0
   7f67c:	mov	r3, #0
   7f680:	str	r0, [sp]
   7f684:	mov	r0, sl
   7f688:	bl	49a20 <fputs@plt+0x38638>
   7f68c:	mov	r6, r0
   7f690:	ldr	r0, [fp, #12]
   7f694:	ldr	r2, [sp, #40]	; 0x28
   7f698:	mov	r1, #70	; 0x46
   7f69c:	mov	r3, r8
   7f6a0:	str	r0, [sp]
   7f6a4:	mov	r0, sl
   7f6a8:	bl	49a20 <fputs@plt+0x38638>
   7f6ac:	sub	r0, r7, #1
   7f6b0:	cmp	r0, #3
   7f6b4:	bcs	7f6c4 <fputs@plt+0x6e2dc>
   7f6b8:	ldr	r3, [sp, #100]	; 0x64
   7f6bc:	ldr	r5, [fp, #-84]	; 0xffffffac
   7f6c0:	b	7f7c0 <fputs@plt+0x6e3d8>
   7f6c4:	ldr	r3, [sp, #100]	; 0x64
   7f6c8:	ldr	r5, [fp, #-84]	; 0xffffffac
   7f6cc:	cmp	r7, #4
   7f6d0:	beq	7f79c <fputs@plt+0x6e3b4>
   7f6d4:	cmp	r7, #5
   7f6d8:	bne	7f7bc <fputs@plt+0x6e3d4>
   7f6dc:	ldr	r0, [sp, #48]	; 0x30
   7f6e0:	ldrb	r0, [r0, #26]
   7f6e4:	tst	r0, #4
   7f6e8:	beq	7f71c <fputs@plt+0x6e334>
   7f6ec:	mov	r0, #0
   7f6f0:	mov	r1, r3
   7f6f4:	mov	r2, #109	; 0x6d
   7f6f8:	mov	r3, #0
   7f6fc:	str	r0, [sp]
   7f700:	mov	r0, r5
   7f704:	bl	7bc3c <fputs@plt+0x6a854>
   7f708:	ldr	r5, [fp, #-84]	; 0xffffffac
   7f70c:	ldr	r3, [sp, #100]	; 0x64
   7f710:	mov	r9, r0
   7f714:	cmp	r0, #0
   7f718:	bne	7f744 <fputs@plt+0x6e35c>
   7f71c:	mov	r1, r3
   7f720:	mov	r0, r5
   7f724:	mov	r2, #0
   7f728:	mov	r3, #0
   7f72c:	mov	r9, #0
   7f730:	bl	7bcd4 <fputs@plt+0x6a8ec>
   7f734:	ldr	r5, [fp, #-84]	; 0xffffffac
   7f738:	ldr	r3, [sp, #100]	; 0x64
   7f73c:	cmp	r0, #0
   7f740:	beq	801a8 <fputs@plt+0x6edc0>
   7f744:	ldr	r0, [r5, #416]	; 0x1a0
   7f748:	ldr	r4, [fp, #8]
   7f74c:	mov	r7, #1
   7f750:	mov	r1, #5
   7f754:	mov	r2, #0
   7f758:	cmp	r0, #0
   7f75c:	moveq	r0, r5
   7f760:	strb	r7, [r0, #20]
   7f764:	str	r4, [sp]
   7f768:	ldr	r4, [fp, #12]
   7f76c:	mvn	r0, #0
   7f770:	stmib	sp, {r4, r7}
   7f774:	str	r1, [sp, #16]
   7f778:	mov	r1, r3
   7f77c:	ldr	r3, [sp, #40]	; 0x28
   7f780:	str	r2, [sp, #12]
   7f784:	str	r0, [sp, #24]
   7f788:	mov	r0, r5
   7f78c:	mov	r2, r9
   7f790:	str	r7, [sp, #20]
   7f794:	bl	7c30c <fputs@plt+0x6af24>
   7f798:	b	7f7d4 <fputs@plt+0x6e3ec>
   7f79c:	ldr	r3, [fp, #28]
   7f7a0:	mov	r7, #0
   7f7a4:	mov	r0, sl
   7f7a8:	mov	r1, #13
   7f7ac:	mov	r2, #0
   7f7b0:	str	r7, [sp]
   7f7b4:	bl	49a20 <fputs@plt+0x38638>
   7f7b8:	b	7f7d4 <fputs@plt+0x6e3ec>
   7f7bc:	mov	r7, #2
   7f7c0:	mov	r0, r5
   7f7c4:	mov	r1, r7
   7f7c8:	mov	r2, r3
   7f7cc:	bl	80480 <fputs@plt+0x6f098>
   7f7d0:	mov	r7, #0
   7f7d4:	ldr	r0, [sl, #24]
   7f7d8:	ldr	r1, [r0, #120]	; 0x78
   7f7dc:	cmp	r1, #0
   7f7e0:	ldrne	r2, [sl, #32]
   7f7e4:	mvnne	r3, r8
   7f7e8:	strne	r2, [r1, r3, lsl #2]
   7f7ec:	cmp	r6, #0
   7f7f0:	ldr	r1, [sl, #32]
   7f7f4:	sub	r1, r1, #1
   7f7f8:	str	r1, [r0, #96]	; 0x60
   7f7fc:	beq	7f84c <fputs@plt+0x6e464>
   7f800:	mov	r0, #0
   7f804:	mov	r1, #13
   7f808:	mov	r2, #0
   7f80c:	mov	r3, #0
   7f810:	str	r0, [sp]
   7f814:	mov	r0, sl
   7f818:	bl	49a20 <fputs@plt+0x38638>
   7f81c:	mov	r4, r0
   7f820:	ldr	r0, [sl, #32]
   7f824:	ldr	r2, [sl, #24]
   7f828:	sub	r1, r0, #1
   7f82c:	str	r1, [r2, #96]	; 0x60
   7f830:	ldr	r2, [sl]
   7f834:	ldrb	r2, [r2, #69]	; 0x45
   7f838:	cmp	r2, #0
   7f83c:	beq	7f85c <fputs@plt+0x6e474>
   7f840:	movw	r1, #35320	; 0x89f8
   7f844:	movt	r1, #10
   7f848:	b	7f870 <fputs@plt+0x6e488>
   7f84c:	ldr	r3, [sp, #100]	; 0x64
   7f850:	mov	r4, #0
   7f854:	mov	r6, #0
   7f858:	b	7f878 <fputs@plt+0x6e490>
   7f85c:	cmp	r6, #0
   7f860:	ldr	r2, [sl, #4]
   7f864:	movpl	r1, r6
   7f868:	add	r1, r1, r1, lsl #2
   7f86c:	add	r1, r2, r1, lsl #2
   7f870:	ldr	r3, [sp, #100]	; 0x64
   7f874:	str	r0, [r1, #8]
   7f878:	ldr	r9, [r3, #8]
   7f87c:	str	r4, [sp, #32]
   7f880:	str	r7, [sp, #44]	; 0x2c
   7f884:	str	r6, [sp, #36]	; 0x24
   7f888:	cmp	r9, #0
   7f88c:	beq	8011c <fputs@plt+0x6ed34>
   7f890:	ldr	r0, [fp, #16]
   7f894:	mov	r4, #0
   7f898:	add	r0, r0, #1
   7f89c:	str	r0, [sp, #64]	; 0x40
   7f8a0:	ldr	r0, [fp, #12]
   7f8a4:	add	r0, r0, #1
   7f8a8:	str	r0, [fp, #-96]	; 0xffffffa0
   7f8ac:	mov	r0, #0
   7f8b0:	str	r0, [sp, #68]	; 0x44
   7f8b4:	mvn	r0, #0
   7f8b8:	str	r0, [fp, #-88]	; 0xffffffa8
   7f8bc:	ldr	r0, [sp, #92]	; 0x5c
   7f8c0:	ldr	r0, [r0, r4, lsl #2]
   7f8c4:	cmp	r0, #0
   7f8c8:	beq	7fc5c <fputs@plt+0x6e874>
   7f8cc:	ldr	r0, [sp, #68]	; 0x44
   7f8d0:	tst	r0, #255	; 0xff
   7f8d4:	bne	7f8f0 <fputs@plt+0x6e508>
   7f8d8:	ldr	r1, [sp, #100]	; 0x64
   7f8dc:	ldr	r2, [fp, #-96]	; 0xffffffa0
   7f8e0:	mov	r0, sl
   7f8e4:	bl	66888 <fputs@plt+0x554a0>
   7f8e8:	mov	r0, #1
   7f8ec:	str	r0, [sp, #68]	; 0x44
   7f8f0:	mov	r0, sl
   7f8f4:	bl	626a8 <fputs@plt+0x512c0>
   7f8f8:	mov	r6, r0
   7f8fc:	ldr	r0, [r9, #36]	; 0x24
   7f900:	ldr	r5, [fp, #-84]	; 0xffffffac
   7f904:	mov	ip, #0
   7f908:	cmp	r0, #0
   7f90c:	beq	7f94c <fputs@plt+0x6e564>
   7f910:	ldr	r0, [sp, #92]	; 0x5c
   7f914:	mov	r1, #25
   7f918:	mov	r2, #0
   7f91c:	ldr	r3, [r0, r4, lsl #2]
   7f920:	mov	r0, sl
   7f924:	str	ip, [sp]
   7f928:	bl	49a20 <fputs@plt+0x38638>
   7f92c:	ldr	r0, [fp, #-96]	; 0xffffffa0
   7f930:	mov	r2, r6
   7f934:	str	r0, [r5, #100]	; 0x64
   7f938:	mov	r0, r5
   7f93c:	ldr	r1, [r9, #36]	; 0x24
   7f940:	bl	6c03c <fputs@plt+0x5ac54>
   7f944:	mov	ip, #0
   7f948:	str	ip, [r5, #100]	; 0x64
   7f94c:	ldr	r1, [r5, #60]	; 0x3c
   7f950:	ldrh	r0, [r9, #52]	; 0x34
   7f954:	str	r6, [sp, #84]	; 0x54
   7f958:	str	r4, [sp, #88]	; 0x58
   7f95c:	cmp	r1, r0
   7f960:	bge	7f978 <fputs@plt+0x6e590>
   7f964:	ldr	r1, [r5, #76]	; 0x4c
   7f968:	add	r2, r1, r0
   7f96c:	add	r8, r1, #1
   7f970:	str	r2, [r5, #76]	; 0x4c
   7f974:	b	7f98c <fputs@plt+0x6e5a4>
   7f978:	ldr	r8, [r5, #64]	; 0x40
   7f97c:	sub	r1, r1, r0
   7f980:	str	r1, [r5, #60]	; 0x3c
   7f984:	add	r2, r8, r0
   7f988:	str	r2, [r5, #64]	; 0x40
   7f98c:	mov	r4, #0
   7f990:	cmp	r0, #0
   7f994:	beq	7fa88 <fputs@plt+0x6e6a0>
   7f998:	mov	r7, #0
   7f99c:	mov	r6, #0
   7f9a0:	mov	sl, #0
   7f9a4:	ldr	r0, [r9, #4]
   7f9a8:	movw	r2, #65535	; 0xffff
   7f9ac:	add	r0, r0, r6
   7f9b0:	ldrh	r1, [r0]
   7f9b4:	sxth	r0, r1
   7f9b8:	cmp	r1, r2
   7f9bc:	beq	7fa10 <fputs@plt+0x6e628>
   7f9c0:	movw	r2, #65534	; 0xfffe
   7f9c4:	cmp	r1, r2
   7f9c8:	bne	7f9fc <fputs@plt+0x6e614>
   7f9cc:	ldr	r0, [fp, #-96]	; 0xffffffa0
   7f9d0:	add	r2, r8, sl
   7f9d4:	str	r0, [r5, #100]	; 0x64
   7f9d8:	ldr	r0, [r9, #40]	; 0x28
   7f9dc:	ldr	r0, [r0, #4]
   7f9e0:	ldr	r1, [r0, r7]
   7f9e4:	mov	r0, r5
   7f9e8:	bl	6c094 <fputs@plt+0x5acac>
   7f9ec:	ldr	r5, [fp, #-84]	; 0xffffffac
   7f9f0:	mov	ip, #0
   7f9f4:	str	ip, [r5, #100]	; 0x64
   7f9f8:	b	7fa6c <fputs@plt+0x6e684>
   7f9fc:	ldr	r1, [sp, #100]	; 0x64
   7fa00:	uxth	r2, r0
   7fa04:	ldrh	r1, [r1, #32]
   7fa08:	cmp	r2, r1
   7fa0c:	bne	7fa40 <fputs@plt+0x6e658>
   7fa10:	ldr	r1, [fp, #-88]	; 0xffffffa8
   7fa14:	add	r3, sl, r8
   7fa18:	cmp	r3, r1
   7fa1c:	beq	7fa6c <fputs@plt+0x6e684>
   7fa20:	ldr	r1, [r9, #36]	; 0x24
   7fa24:	mov	r2, r3
   7fa28:	cmp	r1, #0
   7fa2c:	mvn	r1, #0
   7fa30:	movne	r2, r1
   7fa34:	str	r2, [fp, #-88]	; 0xffffffa8
   7fa38:	ldr	r2, [fp, #12]
   7fa3c:	b	7fa4c <fputs@plt+0x6e664>
   7fa40:	ldr	r1, [fp, #-96]	; 0xffffffa0
   7fa44:	add	r3, r8, sl
   7fa48:	add	r2, r1, r0
   7fa4c:	cmp	r0, #0
   7fa50:	ldr	r0, [fp, #-92]	; 0xffffffa4
   7fa54:	mov	r1, #31
   7fa58:	str	ip, [sp]
   7fa5c:	movwmi	r1, #32
   7fa60:	bl	49a20 <fputs@plt+0x38638>
   7fa64:	ldr	r5, [fp, #-84]	; 0xffffffac
   7fa68:	mov	ip, #0
   7fa6c:	ldrh	r3, [r9, #52]	; 0x34
   7fa70:	add	sl, sl, #1
   7fa74:	add	r7, r7, #20
   7fa78:	add	r6, r6, #2
   7fa7c:	cmp	sl, r3
   7fa80:	bcc	7f9a4 <fputs@plt+0x6e5bc>
   7fa84:	b	7fa8c <fputs@plt+0x6e6a4>
   7fa88:	mov	r3, #0
   7fa8c:	ldr	r0, [fp, #8]
   7fa90:	ldr	r1, [sp, #88]	; 0x58
   7fa94:	ldr	sl, [fp, #-92]	; 0xffffffa4
   7fa98:	mov	r2, r8
   7fa9c:	add	r0, r1, r0
   7faa0:	str	r0, [sp, #80]	; 0x50
   7faa4:	ldr	r0, [sp, #92]	; 0x5c
   7faa8:	ldr	r0, [r0, r1, lsl #2]
   7faac:	mov	r1, #49	; 0x31
   7fab0:	str	r0, [sp]
   7fab4:	mov	r0, sl
   7fab8:	bl	49a20 <fputs@plt+0x38638>
   7fabc:	ldrh	ip, [r9, #52]	; 0x34
   7fac0:	ldr	r0, [fp, #-84]	; 0xffffffac
   7fac4:	mov	r5, #0
   7fac8:	add	r1, r8, ip
   7facc:	add	r2, r0, r4
   7fad0:	ldr	r3, [r2, #136]	; 0x88
   7fad4:	cmp	r3, r8
   7fad8:	blt	7fb10 <fputs@plt+0x6e728>
   7fadc:	cmp	r3, r1
   7fae0:	bge	7fb10 <fputs@plt+0x6e728>
   7fae4:	ldrb	r7, [r2, #130]	; 0x82
   7fae8:	cmp	r7, #0
   7faec:	beq	7fb0c <fputs@plt+0x6e724>
   7faf0:	ldrb	r7, [r0, #19]
   7faf4:	cmp	r7, #7
   7faf8:	addls	r6, r7, #1
   7fafc:	addls	r7, r0, r7, lsl #2
   7fb00:	strbls	r6, [r0, #19]
   7fb04:	strls	r3, [r7, #28]
   7fb08:	strb	r5, [r2, #130]	; 0x82
   7fb0c:	str	r5, [r2, #136]	; 0x88
   7fb10:	add	r4, r4, #20
   7fb14:	cmp	r4, #200	; 0xc8
   7fb18:	bne	7facc <fputs@plt+0x6e6e4>
   7fb1c:	ldr	r2, [fp, #20]
   7fb20:	cmp	r2, #0
   7fb24:	bne	7fb40 <fputs@plt+0x6e758>
   7fb28:	ldr	r2, [fp, #16]
   7fb2c:	cmp	r2, #0
   7fb30:	beq	7fb40 <fputs@plt+0x6e758>
   7fb34:	ldr	r2, [sp, #96]	; 0x60
   7fb38:	cmp	r2, r9
   7fb3c:	beq	7fc2c <fputs@plt+0x6e844>
   7fb40:	ldrb	r6, [r9, #54]	; 0x36
   7fb44:	cmp	r6, #0
   7fb48:	beq	7fbc8 <fputs@plt+0x6e7e0>
   7fb4c:	ldr	r2, [sp, #80]	; 0x50
   7fb50:	ldr	r3, [sp, #84]	; 0x54
   7fb54:	ldrh	r4, [r9, #50]	; 0x32
   7fb58:	mov	r0, sl
   7fb5c:	mov	r1, #67	; 0x43
   7fb60:	str	r8, [sp]
   7fb64:	bl	49a20 <fputs@plt+0x38638>
   7fb68:	mov	r1, r0
   7fb6c:	mov	r0, sl
   7fb70:	mov	r2, r4
   7fb74:	mvn	r3, #13
   7fb78:	bl	1d520 <fputs@plt+0xc138>
   7fb7c:	ldr	r0, [fp, #24]
   7fb80:	cmp	r6, #10
   7fb84:	ldr	r5, [fp, #-84]	; 0xffffffac
   7fb88:	mov	r2, r8
   7fb8c:	movweq	r6, #2
   7fb90:	cmp	r0, #10
   7fb94:	movne	r6, r0
   7fb98:	ldr	r0, [sp, #96]	; 0x60
   7fb9c:	cmp	r0, r9
   7fba0:	beq	7fc84 <fputs@plt+0x6e89c>
   7fba4:	ldr	r0, [r5, #60]	; 0x3c
   7fba8:	ldr	r1, [sp, #52]	; 0x34
   7fbac:	cmp	r0, r1
   7fbb0:	bge	7fc70 <fputs@plt+0x6e888>
   7fbb4:	ldr	r0, [r5, #76]	; 0x4c
   7fbb8:	add	r1, r0, r1
   7fbbc:	add	r2, r0, #1
   7fbc0:	str	r1, [r5, #76]	; 0x4c
   7fbc4:	b	7fc84 <fputs@plt+0x6e89c>
   7fbc8:	mov	r2, #0
   7fbcc:	add	r3, r0, r2
   7fbd0:	ldr	r7, [r3, #136]	; 0x88
   7fbd4:	cmp	r7, r8
   7fbd8:	blt	7fc10 <fputs@plt+0x6e828>
   7fbdc:	cmp	r7, r1
   7fbe0:	bge	7fc10 <fputs@plt+0x6e828>
   7fbe4:	ldrb	r6, [r3, #130]	; 0x82
   7fbe8:	cmp	r6, #0
   7fbec:	beq	7fc0c <fputs@plt+0x6e824>
   7fbf0:	ldrb	r6, [r0, #19]
   7fbf4:	cmp	r6, #7
   7fbf8:	addls	r4, r6, #1
   7fbfc:	addls	r6, r0, r6, lsl #2
   7fc00:	strbls	r4, [r0, #19]
   7fc04:	strls	r7, [r6, #28]
   7fc08:	strb	r5, [r3, #130]	; 0x82
   7fc0c:	str	r5, [r3, #136]	; 0x88
   7fc10:	add	r2, r2, #20
   7fc14:	cmp	r2, #200	; 0xc8
   7fc18:	bne	7fbcc <fputs@plt+0x6e7e4>
   7fc1c:	ldr	r1, [r0, #60]	; 0x3c
   7fc20:	cmp	r1, ip
   7fc24:	strlt	ip, [r0, #60]	; 0x3c
   7fc28:	strlt	r8, [r0, #64]	; 0x40
   7fc2c:	ldr	r0, [sl, #24]
   7fc30:	ldr	r1, [r0, #120]	; 0x78
   7fc34:	cmp	r1, #0
   7fc38:	beq	7fc4c <fputs@plt+0x6e864>
   7fc3c:	ldr	r3, [sp, #84]	; 0x54
   7fc40:	ldr	r2, [sl, #32]
   7fc44:	mvn	r3, r3
   7fc48:	str	r2, [r1, r3, lsl #2]
   7fc4c:	ldr	r1, [sl, #32]
   7fc50:	sub	r1, r1, #1
   7fc54:	str	r1, [r0, #96]	; 0x60
   7fc58:	ldr	r4, [sp, #88]	; 0x58
   7fc5c:	ldr	r9, [r9, #20]
   7fc60:	add	r4, r4, #1
   7fc64:	cmp	r9, #0
   7fc68:	bne	7f8bc <fputs@plt+0x6e4d4>
   7fc6c:	b	8011c <fputs@plt+0x6ed34>
   7fc70:	ldr	r2, [r5, #64]	; 0x40
   7fc74:	sub	r0, r0, r1
   7fc78:	str	r0, [r5, #60]	; 0x3c
   7fc7c:	add	r1, r2, r1
   7fc80:	str	r1, [r5, #64]	; 0x40
   7fc84:	ldr	r0, [fp, #16]
   7fc88:	str	r6, [sp, #56]	; 0x38
   7fc8c:	str	r2, [sp, #72]	; 0x48
   7fc90:	cmp	r0, #0
   7fc94:	bne	7fcc8 <fputs@plt+0x6e8e0>
   7fc98:	ldr	r0, [sp, #56]	; 0x38
   7fc9c:	cmp	r0, #5
   7fca0:	beq	7fcc8 <fputs@plt+0x6e8e0>
   7fca4:	ldr	r1, [sp, #56]	; 0x38
   7fca8:	sub	r0, r1, #1
   7fcac:	cmp	r0, #3
   7fcb0:	bcs	7fd58 <fputs@plt+0x6e970>
   7fcb4:	mov	r0, r5
   7fcb8:	mov	r2, r9
   7fcbc:	bl	6beec <fputs@plt+0x5ab04>
   7fcc0:	ldr	sl, [fp, #-92]	; 0xffffffa4
   7fcc4:	b	7fff8 <fputs@plt+0x6ec10>
   7fcc8:	ldr	r0, [sp, #100]	; 0x64
   7fccc:	ldrb	r0, [r0, #42]	; 0x2a
   7fcd0:	tst	r0, #32
   7fcd4:	bne	7fd84 <fputs@plt+0x6e99c>
   7fcd8:	mov	r0, #0
   7fcdc:	ldr	r2, [sp, #80]	; 0x50
   7fce0:	ldr	r3, [sp, #72]	; 0x48
   7fce4:	mov	r1, #113	; 0x71
   7fce8:	str	r0, [sp]
   7fcec:	ldr	r0, [fp, #-92]	; 0xffffffa4
   7fcf0:	bl	49a20 <fputs@plt+0x38638>
   7fcf4:	ldr	r0, [fp, #16]
   7fcf8:	ldr	r5, [fp, #-84]	; 0xffffffac
   7fcfc:	cmp	r0, #0
   7fd00:	beq	7fca4 <fputs@plt+0x6e8bc>
   7fd04:	ldr	r0, [fp, #16]
   7fd08:	ldr	r4, [fp, #-92]	; 0xffffffa4
   7fd0c:	ldr	r2, [sp, #72]	; 0x48
   7fd10:	ldr	r3, [sp, #84]	; 0x54
   7fd14:	mov	r1, #79	; 0x4f
   7fd18:	str	r0, [sp]
   7fd1c:	mov	r0, r4
   7fd20:	bl	49a20 <fputs@plt+0x38638>
   7fd24:	ldr	r0, [r4]
   7fd28:	ldr	r5, [fp, #-84]	; 0xffffffac
   7fd2c:	ldrb	r0, [r0, #69]	; 0x45
   7fd30:	cmp	r0, #0
   7fd34:	bne	7fca4 <fputs@plt+0x6e8bc>
   7fd38:	ldr	r1, [fp, #-92]	; 0xffffffa4
   7fd3c:	ldr	r0, [r1, #4]
   7fd40:	ldr	r1, [r1, #32]
   7fd44:	add	r1, r1, r1, lsl #2
   7fd48:	add	r0, r0, r1, lsl #2
   7fd4c:	mov	r1, #144	; 0x90
   7fd50:	strb	r1, [r0, #-17]	; 0xffffffef
   7fd54:	b	7fca4 <fputs@plt+0x6e8bc>
   7fd58:	ldr	sl, [fp, #-92]	; 0xffffffa4
   7fd5c:	cmp	r1, #4
   7fd60:	bne	7ff4c <fputs@plt+0x6eb64>
   7fd64:	ldr	r3, [fp, #28]
   7fd68:	mov	r0, #0
   7fd6c:	mov	r1, #13
   7fd70:	mov	r2, #0
   7fd74:	str	r0, [sp]
   7fd78:	mov	r0, sl
   7fd7c:	bl	49a20 <fputs@plt+0x38638>
   7fd80:	b	7fff8 <fputs@plt+0x6ec10>
   7fd84:	ldr	r0, [sp, #96]	; 0x60
   7fd88:	ldr	sl, [fp, #-92]	; 0xffffffa4
   7fd8c:	cmp	r0, r9
   7fd90:	beq	7fe34 <fputs@plt+0x6ea4c>
   7fd94:	ldr	r0, [sp, #96]	; 0x60
   7fd98:	ldrh	r0, [r0, #50]	; 0x32
   7fd9c:	cmp	r0, #0
   7fda0:	beq	7fe34 <fputs@plt+0x6ea4c>
   7fda4:	mov	r4, #0
   7fda8:	ldrh	r1, [r9, #52]	; 0x34
   7fdac:	mvn	r0, #0
   7fdb0:	cmp	r1, #0
   7fdb4:	beq	7fdf4 <fputs@plt+0x6ea0c>
   7fdb8:	ldr	r2, [sp, #96]	; 0x60
   7fdbc:	ldr	r7, [r9, #4]
   7fdc0:	ldr	r5, [sp, #72]	; 0x48
   7fdc4:	mov	r3, #0
   7fdc8:	ldr	r2, [r2, #4]
   7fdcc:	add	r2, r2, r4, lsl #1
   7fdd0:	ldrh	r2, [r2]
   7fdd4:	ldrh	r6, [r7]
   7fdd8:	cmp	r6, r2
   7fddc:	beq	7fdfc <fputs@plt+0x6ea14>
   7fde0:	add	r3, r3, #1
   7fde4:	add	r7, r7, #2
   7fde8:	cmp	r1, r3
   7fdec:	bne	7fdd4 <fputs@plt+0x6e9ec>
   7fdf0:	b	7fe00 <fputs@plt+0x6ea18>
   7fdf4:	ldr	r5, [sp, #72]	; 0x48
   7fdf8:	b	7fe00 <fputs@plt+0x6ea18>
   7fdfc:	mov	r0, r3
   7fe00:	ldr	r2, [sp, #80]	; 0x50
   7fe04:	add	r1, r4, r5
   7fe08:	sxth	r3, r0
   7fe0c:	mov	r0, sl
   7fe10:	str	r1, [sp]
   7fe14:	mov	r1, #47	; 0x2f
   7fe18:	bl	49a20 <fputs@plt+0x38638>
   7fe1c:	ldr	r0, [sp, #96]	; 0x60
   7fe20:	ldr	r5, [fp, #-84]	; 0xffffffac
   7fe24:	add	r4, r4, #1
   7fe28:	ldrh	r0, [r0, #50]	; 0x32
   7fe2c:	cmp	r4, r0
   7fe30:	bcc	7fda8 <fputs@plt+0x6e9c0>
   7fe34:	ldr	r0, [fp, #16]
   7fe38:	cmp	r0, #0
   7fe3c:	beq	7fca4 <fputs@plt+0x6e8bc>
   7fe40:	ldrb	r0, [r9, #55]	; 0x37
   7fe44:	and	r0, r0, #3
   7fe48:	cmp	r0, #2
   7fe4c:	ldr	r0, [sp, #72]	; 0x48
   7fe50:	moveq	r0, r8
   7fe54:	str	r0, [sp, #60]	; 0x3c
   7fe58:	ldr	r0, [sp, #96]	; 0x60
   7fe5c:	ldrh	r0, [r0, #50]	; 0x32
   7fe60:	cmp	r0, #0
   7fe64:	beq	7fca4 <fputs@plt+0x6e8bc>
   7fe68:	ldr	r1, [fp, #-92]	; 0xffffffa4
   7fe6c:	mov	sl, #0
   7fe70:	ldr	r1, [r1, #32]
   7fe74:	add	r0, r1, r0
   7fe78:	str	r0, [sp, #80]	; 0x50
   7fe7c:	mov	r0, #78	; 0x4e
   7fe80:	str	r0, [sp, #76]	; 0x4c
   7fe84:	ldr	r6, [sp, #96]	; 0x60
   7fe88:	ldr	r0, [r6, #32]
   7fe8c:	ldr	r1, [r0, sl, lsl #2]
   7fe90:	mov	r0, r5
   7fe94:	bl	60944 <fputs@plt+0x4f55c>
   7fe98:	mov	r4, r0
   7fe9c:	ldr	r0, [r6, #4]
   7fea0:	ldr	r1, [sp, #60]	; 0x3c
   7fea4:	ldrh	r2, [r6, #50]	; 0x32
   7fea8:	ldr	r3, [sp, #80]	; 0x50
   7feac:	ldr	r7, [fp, #-92]	; 0xffffffa4
   7feb0:	ldr	r5, [sp, #76]	; 0x4c
   7feb4:	add	r0, r0, sl, lsl #1
   7feb8:	add	r1, sl, r1
   7febc:	ldrsh	r0, [r0]
   7fec0:	str	r1, [sp]
   7fec4:	sub	r1, r2, #1
   7fec8:	cmp	sl, r1
   7fecc:	ldr	r1, [sp, #84]	; 0x54
   7fed0:	movweq	r5, #79	; 0x4f
   7fed4:	str	r5, [sp, #76]	; 0x4c
   7fed8:	moveq	r3, r1
   7fedc:	ldr	r1, [sp, #64]	; 0x40
   7fee0:	str	r3, [sp, #80]	; 0x50
   7fee4:	add	r2, r1, r0
   7fee8:	mov	r0, r7
   7feec:	mov	r1, r5
   7fef0:	bl	49a20 <fputs@plt+0x38638>
   7fef4:	mov	r1, r0
   7fef8:	mov	r0, r7
   7fefc:	mov	r2, r4
   7ff00:	mvn	r3, #3
   7ff04:	bl	1d520 <fputs@plt+0xc138>
   7ff08:	ldr	r0, [r7]
   7ff0c:	ldrb	r0, [r0, #69]	; 0x45
   7ff10:	cmp	r0, #0
   7ff14:	bne	7ff34 <fputs@plt+0x6eb4c>
   7ff18:	ldr	r1, [fp, #-92]	; 0xffffffa4
   7ff1c:	ldr	r0, [r1, #4]
   7ff20:	ldr	r1, [r1, #32]
   7ff24:	add	r1, r1, r1, lsl #2
   7ff28:	add	r0, r0, r1, lsl #2
   7ff2c:	mov	r1, #144	; 0x90
   7ff30:	strb	r1, [r0, #-17]	; 0xffffffef
   7ff34:	ldrh	r0, [r6, #50]	; 0x32
   7ff38:	ldr	r5, [fp, #-84]	; 0xffffffac
   7ff3c:	add	sl, sl, #1
   7ff40:	cmp	sl, r0
   7ff44:	bcc	7fe84 <fputs@plt+0x6ea9c>
   7ff48:	b	7fca4 <fputs@plt+0x6e8bc>
   7ff4c:	ldr	r0, [r5, #416]	; 0x1a0
   7ff50:	mov	r1, #1
   7ff54:	mov	r2, #0
   7ff58:	mov	r7, #0
   7ff5c:	cmp	r0, #0
   7ff60:	moveq	r0, r5
   7ff64:	strb	r1, [r0, #20]
   7ff68:	ldr	r0, [sp, #48]	; 0x30
   7ff6c:	ldrb	r0, [r0, #26]
   7ff70:	tst	r0, #4
   7ff74:	beq	7ff9c <fputs@plt+0x6ebb4>
   7ff78:	ldr	r1, [sp, #100]	; 0x64
   7ff7c:	mov	r0, r5
   7ff80:	mov	r2, #109	; 0x6d
   7ff84:	mov	r3, #0
   7ff88:	str	r7, [sp]
   7ff8c:	bl	7bc3c <fputs@plt+0x6a854>
   7ff90:	ldr	r5, [fp, #-84]	; 0xffffffac
   7ff94:	mov	r7, #0
   7ff98:	mov	r2, r0
   7ff9c:	ldr	r3, [fp, #8]
   7ffa0:	ldr	r1, [sp, #96]	; 0x60
   7ffa4:	ldr	r0, [sp, #52]	; 0x34
   7ffa8:	str	r7, [sp, #12]
   7ffac:	str	r3, [sp]
   7ffb0:	ldr	r3, [sp, #72]	; 0x48
   7ffb4:	sub	r1, r1, r9
   7ffb8:	sxth	r0, r0
   7ffbc:	clz	r1, r1
   7ffc0:	lsr	r1, r1, #5
   7ffc4:	str	r0, [sp, #8]
   7ffc8:	mov	r0, #5
   7ffcc:	str	r1, [sp, #20]
   7ffd0:	ldr	r1, [sp, #100]	; 0x64
   7ffd4:	str	r0, [sp, #16]
   7ffd8:	mvn	r0, #0
   7ffdc:	str	r3, [sp, #4]
   7ffe0:	ldr	r3, [sp, #40]	; 0x28
   7ffe4:	str	r0, [sp, #24]
   7ffe8:	mov	r0, r5
   7ffec:	bl	7c30c <fputs@plt+0x6af24>
   7fff0:	mov	r0, #1
   7fff4:	str	r0, [sp, #44]	; 0x2c
   7fff8:	ldr	r0, [sl, #24]
   7fffc:	ldr	r1, [r0, #120]	; 0x78
   80000:	cmp	r1, #0
   80004:	beq	80018 <fputs@plt+0x6ec30>
   80008:	ldr	r3, [sp, #84]	; 0x54
   8000c:	ldr	r2, [sl, #32]
   80010:	mvn	r3, r3
   80014:	str	r2, [r1, r3, lsl #2]
   80018:	ldr	r1, [sl, #32]
   8001c:	ldr	r5, [fp, #-84]	; 0xffffffac
   80020:	ldr	lr, [sp, #72]	; 0x48
   80024:	mov	r2, #0
   80028:	mov	ip, #0
   8002c:	sub	r1, r1, #1
   80030:	str	r1, [r0, #96]	; 0x60
   80034:	ldrh	r0, [r9, #52]	; 0x34
   80038:	add	r1, r8, r0
   8003c:	add	r3, r5, r2
   80040:	ldr	r7, [r3, #136]	; 0x88
   80044:	cmp	r7, r8
   80048:	blt	80080 <fputs@plt+0x6ec98>
   8004c:	cmp	r7, r1
   80050:	bge	80080 <fputs@plt+0x6ec98>
   80054:	ldrb	r6, [r3, #130]	; 0x82
   80058:	cmp	r6, #0
   8005c:	beq	8007c <fputs@plt+0x6ec94>
   80060:	ldrb	r6, [r5, #19]
   80064:	cmp	r6, #7
   80068:	addls	r4, r6, #1
   8006c:	addls	r6, r5, r6, lsl #2
   80070:	strbls	r4, [r5, #19]
   80074:	strls	r7, [r6, #28]
   80078:	strb	ip, [r3, #130]	; 0x82
   8007c:	str	ip, [r3, #136]	; 0x88
   80080:	add	r2, r2, #20
   80084:	cmp	r2, #200	; 0xc8
   80088:	bne	8003c <fputs@plt+0x6ec54>
   8008c:	ldr	r1, [r5, #60]	; 0x3c
   80090:	cmp	r1, r0
   80094:	strlt	r0, [r5, #60]	; 0x3c
   80098:	strlt	r8, [r5, #64]	; 0x40
   8009c:	cmp	lr, r8
   800a0:	beq	7fc58 <fputs@plt+0x6e870>
   800a4:	ldr	r0, [sp, #52]	; 0x34
   800a8:	mov	r1, #0
   800ac:	add	r0, lr, r0
   800b0:	add	r2, r5, r1
   800b4:	ldr	r3, [r2, #136]	; 0x88
   800b8:	cmp	r3, lr
   800bc:	blt	800f4 <fputs@plt+0x6ed0c>
   800c0:	cmp	r3, r0
   800c4:	bge	800f4 <fputs@plt+0x6ed0c>
   800c8:	ldrb	r7, [r2, #130]	; 0x82
   800cc:	cmp	r7, #0
   800d0:	beq	800f0 <fputs@plt+0x6ed08>
   800d4:	ldrb	r7, [r5, #19]
   800d8:	cmp	r7, #7
   800dc:	addls	r6, r7, #1
   800e0:	addls	r7, r5, r7, lsl #2
   800e4:	strbls	r6, [r5, #19]
   800e8:	strls	r3, [r7, #28]
   800ec:	strb	ip, [r2, #130]	; 0x82
   800f0:	str	ip, [r2, #136]	; 0x88
   800f4:	add	r1, r1, #20
   800f8:	cmp	r1, #200	; 0xc8
   800fc:	bne	800b0 <fputs@plt+0x6ecc8>
   80100:	ldr	r0, [r5, #60]	; 0x3c
   80104:	ldr	r1, [sp, #52]	; 0x34
   80108:	ldr	r4, [sp, #88]	; 0x58
   8010c:	cmp	r0, r1
   80110:	strlt	r1, [r5, #60]	; 0x3c
   80114:	strlt	lr, [r5, #64]	; 0x40
   80118:	b	7fc5c <fputs@plt+0x6e874>
   8011c:	ldr	r1, [sp, #36]	; 0x24
   80120:	ldr	r4, [fp, #32]
   80124:	ldr	r5, [sp, #44]	; 0x2c
   80128:	cmp	r1, #0
   8012c:	beq	80194 <fputs@plt+0x6edac>
   80130:	mov	r0, #0
   80134:	add	r3, r1, #1
   80138:	mov	r1, #13
   8013c:	mov	r2, #0
   80140:	str	r0, [sp]
   80144:	mov	r0, sl
   80148:	bl	49a20 <fputs@plt+0x38638>
   8014c:	ldr	r0, [sl, #32]
   80150:	ldr	r2, [sl, #24]
   80154:	sub	r1, r0, #1
   80158:	str	r1, [r2, #96]	; 0x60
   8015c:	ldr	r2, [sl]
   80160:	ldrb	r2, [r2, #69]	; 0x45
   80164:	cmp	r2, #0
   80168:	beq	80178 <fputs@plt+0x6ed90>
   8016c:	movw	r1, #35320	; 0x89f8
   80170:	movt	r1, #10
   80174:	b	80190 <fputs@plt+0x6eda8>
   80178:	ldr	r2, [sp, #32]
   8017c:	cmp	r2, #0
   80180:	movpl	r1, r2
   80184:	ldr	r2, [sl, #4]
   80188:	add	r1, r1, r1, lsl #2
   8018c:	add	r1, r2, r1, lsl #2
   80190:	str	r0, [r1, #8]
   80194:	str	r5, [r4]
   80198:	sub	sp, fp, #48	; 0x30
   8019c:	vpop	{d8-d9}
   801a0:	add	sp, sp, #4
   801a4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   801a8:	ldr	r0, [r3, #8]
   801ac:	cmp	r0, #0
   801b0:	beq	801f0 <fputs@plt+0x6ee08>
   801b4:	ldr	r0, [r5, #416]	; 0x1a0
   801b8:	mov	r7, #1
   801bc:	mov	r1, #0
   801c0:	ldr	r2, [sp, #40]	; 0x28
   801c4:	cmp	r0, #0
   801c8:	moveq	r0, r5
   801cc:	strb	r7, [r0, #20]
   801d0:	str	r1, [sp]
   801d4:	mov	r1, r3
   801d8:	ldr	r3, [fp, #8]
   801dc:	mvn	r0, #0
   801e0:	str	r0, [sp, #4]
   801e4:	mov	r0, r5
   801e8:	bl	7d0ac <fputs@plt+0x6bcc4>
   801ec:	b	7f7d4 <fputs@plt+0x6e3ec>
   801f0:	mov	r7, #1
   801f4:	b	7f7d4 <fputs@plt+0x6e3ec>
   801f8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   801fc:	add	fp, sp, #28
   80200:	sub	sp, sp, #12
   80204:	mov	r7, r3
   80208:	str	r2, [sp, #4]
   8020c:	mov	r4, r1
   80210:	mov	r8, r0
   80214:	bl	60424 <fputs@plt+0x4f03c>
   80218:	ldr	r6, [r4, #8]
   8021c:	mov	r9, r0
   80220:	ldr	r0, [fp, #24]
   80224:	str	r4, [sp, #8]
   80228:	cmp	r6, #0
   8022c:	beq	80304 <fputs@plt+0x6ef1c>
   80230:	ldr	r4, [fp, #12]
   80234:	cmp	r0, #0
   80238:	mov	r1, #0
   8023c:	mov	r5, #0
   80240:	movwne	r0, #1
   80244:	lsl	sl, r0, #4
   80248:	ldr	r3, [r4]
   8024c:	cmp	r3, #0
   80250:	beq	802ec <fputs@plt+0x6ef04>
   80254:	ldr	r0, [r6, #36]	; 0x24
   80258:	cmp	r0, #0
   8025c:	beq	80288 <fputs@plt+0x6eea0>
   80260:	ldr	r0, [r9, #32]
   80264:	str	r1, [sp]
   80268:	mov	r1, #76	; 0x4c
   8026c:	mov	r2, r3
   80270:	add	r5, r0, #2
   80274:	mov	r0, r9
   80278:	mov	r3, r5
   8027c:	bl	49a20 <fputs@plt+0x38638>
   80280:	ldr	r3, [r4]
   80284:	mov	r1, #0
   80288:	str	r1, [sp]
   8028c:	mov	r0, r9
   80290:	mov	r1, #110	; 0x6e
   80294:	mov	r2, r7
   80298:	bl	49a20 <fputs@plt+0x38638>
   8029c:	ldrb	r0, [r6, #55]	; 0x37
   802a0:	and	r0, r0, #3
   802a4:	cmp	r0, #2
   802a8:	mov	r0, sl
   802ac:	bne	802c0 <fputs@plt+0x6eed8>
   802b0:	ldr	r0, [sp, #8]
   802b4:	ldrb	r0, [r0, #42]	; 0x2a
   802b8:	ubfx	r0, r0, #5, #1
   802bc:	orr	r0, r0, sl
   802c0:	ldr	r1, [r9]
   802c4:	mov	r5, #1
   802c8:	ldrb	r1, [r1, #69]	; 0x45
   802cc:	cmp	r1, #0
   802d0:	bne	802e8 <fputs@plt+0x6ef00>
   802d4:	ldr	r2, [r9, #32]
   802d8:	ldr	r1, [r9, #4]
   802dc:	add	r2, r2, r2, lsl #2
   802e0:	add	r1, r1, r2, lsl #2
   802e4:	strb	r0, [r1, #-17]	; 0xffffffef
   802e8:	mov	r1, #0
   802ec:	ldr	r6, [r6, #20]
   802f0:	add	r7, r7, #1
   802f4:	add	r4, r4, #4
   802f8:	cmp	r6, #0
   802fc:	bne	80248 <fputs@plt+0x6ee60>
   80300:	b	80308 <fputs@plt+0x6ef20>
   80304:	mov	r5, #0
   80308:	ldr	r0, [sp, #8]
   8030c:	ldrb	r0, [r0, #42]	; 0x2a
   80310:	tst	r0, #32
   80314:	bne	80478 <fputs@plt+0x6f090>
   80318:	ldr	r6, [fp, #8]
   8031c:	ldrb	r0, [r8, #19]
   80320:	add	r7, r6, #1
   80324:	cmp	r0, #0
   80328:	beq	80344 <fputs@plt+0x6ef5c>
   8032c:	sub	r0, r0, #1
   80330:	strb	r0, [r8, #19]
   80334:	uxtb	r0, r0
   80338:	add	r0, r8, r0, lsl #2
   8033c:	ldr	sl, [r0, #28]
   80340:	b	80350 <fputs@plt+0x6ef68>
   80344:	ldr	r0, [r8, #76]	; 0x4c
   80348:	add	sl, r0, #1
   8034c:	str	sl, [r8, #76]	; 0x4c
   80350:	ldr	r4, [sp, #8]
   80354:	mov	r0, r9
   80358:	mov	r1, #49	; 0x31
   8035c:	mov	r2, r7
   80360:	ldrsh	r3, [r4, #34]	; 0x22
   80364:	str	sl, [sp]
   80368:	bl	49a20 <fputs@plt+0x38638>
   8036c:	tst	r5, #255	; 0xff
   80370:	bne	80384 <fputs@plt+0x6ef9c>
   80374:	mov	r0, r9
   80378:	mov	r1, r4
   8037c:	mov	r2, #0
   80380:	bl	66888 <fputs@plt+0x554a0>
   80384:	ldrsh	r0, [r4, #34]	; 0x22
   80388:	mov	r1, #0
   8038c:	mov	r2, #0
   80390:	add	r0, r7, r0
   80394:	add	r3, r8, r2
   80398:	ldr	r7, [r3, #136]	; 0x88
   8039c:	cmp	r7, r6
   803a0:	ble	803d8 <fputs@plt+0x6eff0>
   803a4:	cmp	r7, r0
   803a8:	bge	803d8 <fputs@plt+0x6eff0>
   803ac:	ldrb	r5, [r3, #130]	; 0x82
   803b0:	cmp	r5, #0
   803b4:	beq	803d4 <fputs@plt+0x6efec>
   803b8:	ldrb	r5, [r8, #19]
   803bc:	cmp	r5, #7
   803c0:	addls	r4, r5, #1
   803c4:	addls	r5, r8, r5, lsl #2
   803c8:	strbls	r4, [r8, #19]
   803cc:	strls	r7, [r5, #28]
   803d0:	strb	r1, [r3, #130]	; 0x82
   803d4:	str	r1, [r3, #136]	; 0x88
   803d8:	add	r2, r2, #20
   803dc:	cmp	r2, #200	; 0xc8
   803e0:	bne	80394 <fputs@plt+0x6efac>
   803e4:	ldr	r2, [sp, #4]
   803e8:	ldrb	r5, [r8, #18]
   803ec:	mov	r0, r9
   803f0:	mov	r1, #75	; 0x4b
   803f4:	mov	r3, sl
   803f8:	str	r6, [sp]
   803fc:	bl	49a20 <fputs@plt+0x38638>
   80400:	ldr	r0, [fp, #16]
   80404:	mov	r4, #5
   80408:	cmp	r0, #0
   8040c:	ldr	r0, [fp, #20]
   80410:	movweq	r4, #3
   80414:	cmp	r5, #0
   80418:	movne	r4, #0
   8041c:	cmp	r0, #0
   80420:	ldr	r0, [fp, #24]
   80424:	orrne	r4, r4, #8
   80428:	cmp	r0, #0
   8042c:	ldrb	r0, [r8, #18]
   80430:	orrne	r4, r4, #16
   80434:	cmp	r0, #0
   80438:	bne	80454 <fputs@plt+0x6f06c>
   8043c:	ldr	r0, [sp, #8]
   80440:	mvn	r1, #0
   80444:	mov	r3, #0
   80448:	ldr	r2, [r0]
   8044c:	mov	r0, r9
   80450:	bl	1d520 <fputs@plt+0xc138>
   80454:	ldr	r0, [r9]
   80458:	ldrb	r0, [r0, #69]	; 0x45
   8045c:	cmp	r0, #0
   80460:	bne	80478 <fputs@plt+0x6f090>
   80464:	ldr	r1, [r9, #32]
   80468:	ldr	r0, [r9, #4]
   8046c:	add	r1, r1, r1, lsl #2
   80470:	add	r0, r0, r1, lsl #2
   80474:	strb	r4, [r0, #-17]	; 0xffffffef
   80478:	sub	sp, fp, #28
   8047c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   80480:	push	{r4, r5, fp, lr}
   80484:	add	fp, sp, #8
   80488:	sub	sp, sp, #8
   8048c:	mov	r3, r2
   80490:	mov	r4, r1
   80494:	mov	r5, r0
   80498:	ldr	r2, [r2]
   8049c:	ldr	r0, [r0]
   804a0:	ldrsh	r1, [r3, #32]
   804a4:	cmp	r1, #0
   804a8:	bmi	804cc <fputs@plt+0x6f0e4>
   804ac:	ldr	r3, [r3, #4]
   804b0:	ldr	r3, [r3, r1, lsl #4]
   804b4:	movw	r1, #62293	; 0xf355
   804b8:	movt	r1, #8
   804bc:	bl	1d370 <fputs@plt+0xbf88>
   804c0:	mov	r3, r0
   804c4:	movw	r1, #1555	; 0x613
   804c8:	b	804e0 <fputs@plt+0x6f0f8>
   804cc:	movw	r1, #7735	; 0x1e37
   804d0:	movt	r1, #9
   804d4:	bl	1d370 <fputs@plt+0xbf88>
   804d8:	mov	r3, r0
   804dc:	movw	r1, #2579	; 0xa13
   804e0:	mov	r0, #2
   804e4:	mvn	r2, #0
   804e8:	str	r2, [sp]
   804ec:	str	r0, [sp, #4]
   804f0:	mov	r0, r5
   804f4:	mov	r2, r4
   804f8:	bl	63cdc <fputs@plt+0x528f4>
   804fc:	sub	sp, fp, #8
   80500:	pop	{r4, r5, fp, pc}
   80504:	ldrb	r2, [r1]
   80508:	cmp	r2, #152	; 0x98
   8050c:	bne	80544 <fputs@plt+0x6f15c>
   80510:	ldrsh	r1, [r1, #32]
   80514:	cmp	r1, #0
   80518:	bmi	80538 <fputs@plt+0x6f150>
   8051c:	ldr	r2, [r0, #24]
   80520:	ldr	r1, [r2, r1, lsl #2]
   80524:	cmp	r1, #0
   80528:	bmi	80544 <fputs@plt+0x6f15c>
   8052c:	ldrb	r1, [r0, #20]
   80530:	orr	r1, r1, #1
   80534:	b	80540 <fputs@plt+0x6f158>
   80538:	ldrb	r1, [r0, #20]
   8053c:	orr	r1, r1, #2
   80540:	strb	r1, [r0, #20]
   80544:	mov	r0, #0
   80548:	bx	lr
   8054c:	push	{r4, r5, r6, r7, fp, lr}
   80550:	add	fp, sp, #16
   80554:	mov	r5, r1
   80558:	mov	r1, r0
   8055c:	ldrb	r0, [r2, #42]	; 0x2a
   80560:	mov	r6, #0
   80564:	tst	r0, #8
   80568:	beq	805e0 <fputs@plt+0x6f1f8>
   8056c:	ldr	r7, [r1, #416]	; 0x1a0
   80570:	mov	r4, r2
   80574:	cmp	r7, #0
   80578:	moveq	r7, r1
   8057c:	ldr	r0, [r7, #412]	; 0x19c
   80580:	cmp	r0, #0
   80584:	beq	8059c <fputs@plt+0x6f1b4>
   80588:	ldr	r2, [r0, #4]
   8058c:	cmp	r2, r4
   80590:	beq	805dc <fputs@plt+0x6f1f4>
   80594:	ldr	r0, [r0]
   80598:	b	80580 <fputs@plt+0x6f198>
   8059c:	ldr	r0, [r1]
   805a0:	mov	r2, #16
   805a4:	mov	r3, #0
   805a8:	mov	r6, #0
   805ac:	bl	238e0 <fputs@plt+0x124f8>
   805b0:	cmp	r0, #0
   805b4:	beq	805e0 <fputs@plt+0x6f1f8>
   805b8:	ldr	r1, [r7, #412]	; 0x19c
   805bc:	str	r1, [r0]
   805c0:	str	r0, [r7, #412]	; 0x19c
   805c4:	stmib	r0, {r4, r5}
   805c8:	ldr	r1, [r7, #76]	; 0x4c
   805cc:	add	r2, r1, #2
   805d0:	add	r1, r1, #3
   805d4:	str	r2, [r0, #12]
   805d8:	str	r1, [r7, #76]	; 0x4c
   805dc:	ldr	r6, [r0, #12]
   805e0:	mov	r0, r6
   805e4:	pop	{r4, r5, r6, r7, fp, pc}
   805e8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   805ec:	add	fp, sp, #28
   805f0:	sub	sp, sp, #4
   805f4:	mov	r5, r1
   805f8:	ldrh	r9, [r0, #50]	; 0x32
   805fc:	ldrh	r1, [r1, #50]	; 0x32
   80600:	mov	r6, r0
   80604:	mov	r0, #0
   80608:	cmp	r9, r1
   8060c:	bne	80708 <fputs@plt+0x6f320>
   80610:	ldrb	r2, [r5, #54]	; 0x36
   80614:	ldrb	r1, [r6, #54]	; 0x36
   80618:	cmp	r1, r2
   8061c:	bne	80708 <fputs@plt+0x6f320>
   80620:	cmp	r9, #0
   80624:	beq	806e8 <fputs@plt+0x6f300>
   80628:	ldr	r4, [r6, #4]
   8062c:	ldr	r7, [r5, #4]
   80630:	mov	sl, #0
   80634:	mov	r8, #0
   80638:	ldrh	r0, [r7]
   8063c:	ldrh	r1, [r4]
   80640:	cmp	r0, r1
   80644:	bne	80704 <fputs@plt+0x6f31c>
   80648:	movw	r1, #65534	; 0xfffe
   8064c:	cmp	r0, r1
   80650:	bne	8067c <fputs@plt+0x6f294>
   80654:	ldr	r0, [r6, #40]	; 0x28
   80658:	mvn	r2, #0
   8065c:	ldr	r0, [r0, #4]
   80660:	ldr	r1, [r0, sl]
   80664:	ldr	r0, [r5, #40]	; 0x28
   80668:	ldr	r0, [r0, #4]
   8066c:	ldr	r0, [r0, sl]
   80670:	bl	645e0 <fputs@plt+0x531f8>
   80674:	cmp	r0, #0
   80678:	bne	80704 <fputs@plt+0x6f31c>
   8067c:	ldr	r0, [r6, #28]
   80680:	ldr	r1, [r5, #28]
   80684:	ldrb	r0, [r0, r8]
   80688:	ldrb	r1, [r1, r8]
   8068c:	cmp	r1, r0
   80690:	bne	80704 <fputs@plt+0x6f31c>
   80694:	ldr	r0, [r6, #32]
   80698:	ldr	r1, [r0, r8, lsl #2]
   8069c:	ldr	r0, [r5, #32]
   806a0:	ldr	r0, [r0, r8, lsl #2]
   806a4:	cmp	r0, #0
   806a8:	beq	806c0 <fputs@plt+0x6f2d8>
   806ac:	cmp	r1, #0
   806b0:	beq	80704 <fputs@plt+0x6f31c>
   806b4:	bl	1606c <fputs@plt+0x4c84>
   806b8:	mov	r1, r0
   806bc:	b	806c8 <fputs@plt+0x6f2e0>
   806c0:	cmp	r1, #0
   806c4:	mvnne	r1, #0
   806c8:	cmp	r1, #0
   806cc:	bne	80704 <fputs@plt+0x6f31c>
   806d0:	add	r8, r8, #1
   806d4:	add	sl, sl, #20
   806d8:	add	r7, r7, #2
   806dc:	add	r4, r4, #2
   806e0:	cmp	r9, r8
   806e4:	bne	80638 <fputs@plt+0x6f250>
   806e8:	ldr	r1, [r6, #36]	; 0x24
   806ec:	ldr	r0, [r5, #36]	; 0x24
   806f0:	mvn	r2, #0
   806f4:	bl	645e0 <fputs@plt+0x531f8>
   806f8:	clz	r0, r0
   806fc:	lsr	r0, r0, #5
   80700:	b	80708 <fputs@plt+0x6f320>
   80704:	mov	r0, #0
   80708:	sub	sp, fp, #28
   8070c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   80710:	cmp	r2, #0
   80714:	bxeq	lr
   80718:	push	{r4, r5, r6, r7, fp, lr}
   8071c:	add	fp, sp, #16
   80720:	sub	sp, sp, #8
   80724:	mov	r6, r2
   80728:	mov	r5, r1
   8072c:	mov	r7, #0
   80730:	mov	r1, #97	; 0x61
   80734:	mov	r2, #0
   80738:	mov	r3, #1
   8073c:	mov	r4, r0
   80740:	str	r7, [sp]
   80744:	bl	49a20 <fputs@plt+0x38638>
   80748:	mov	r1, r0
   8074c:	mov	r0, r4
   80750:	mov	r2, r6
   80754:	mov	r3, #0
   80758:	bl	1d520 <fputs@plt+0xc138>
   8075c:	add	r2, sp, #4
   80760:	mov	r0, r4
   80764:	mov	r1, #1
   80768:	str	r5, [sp, #4]
   8076c:	bl	80a24 <fputs@plt+0x6f63c>
   80770:	mov	r0, r4
   80774:	mov	r1, #33	; 0x21
   80778:	mov	r2, #1
   8077c:	mov	r3, #1
   80780:	str	r7, [sp]
   80784:	bl	49a20 <fputs@plt+0x38638>
   80788:	sub	sp, fp, #16
   8078c:	pop	{r4, r5, r6, r7, fp, pc}
   80790:	push	{r4, r5, fp, lr}
   80794:	add	fp, sp, #8
   80798:	ldr	r2, [r0]
   8079c:	ldr	r0, [r0, #4]
   807a0:	cmn	r1, #1
   807a4:	str	r2, [r0, #4]
   807a8:	ldr	r0, [r0]
   807ac:	ldr	r2, [r0, #212]	; 0xd4
   807b0:	movw	r0, #16696	; 0x4138
   807b4:	movt	r0, #10
   807b8:	str	r1, [r2, #16]
   807bc:	ldr	r4, [r2, #44]	; 0x2c
   807c0:	ldr	r3, [r0, #128]	; 0x80
   807c4:	bgt	80800 <fputs@plt+0x6f418>
   807c8:	asr	r0, r1, #31
   807cc:	mov	r5, r3
   807d0:	lsl	r0, r0, #10
   807d4:	orr	r3, r0, r1, lsr #22
   807d8:	mov	r0, #0
   807dc:	subs	r0, r0, r1, lsl #10
   807e0:	rsc	r1, r3, #0
   807e4:	ldr	r3, [r2, #24]
   807e8:	ldr	r2, [r2, #28]
   807ec:	add	r2, r2, r3
   807f0:	asr	r3, r2, #31
   807f4:	bl	88a7c <fputs@plt+0x77694>
   807f8:	mov	r3, r5
   807fc:	mov	r1, r0
   80800:	mov	r0, r4
   80804:	pop	{r4, r5, fp, lr}
   80808:	bx	r3
   8080c:	push	{r4, r5, fp, lr}
   80810:	add	fp, sp, #8
   80814:	sub	sp, sp, #24
   80818:	mov	r5, r0
   8081c:	mvn	r0, #12
   80820:	mov	r4, r1
   80824:	str	r3, [sp, #12]
   80828:	str	r2, [sp, #8]
   8082c:	add	r3, sp, #8
   80830:	mov	r1, #23
   80834:	mov	r2, #1
   80838:	str	r0, [sp]
   8083c:	mov	r0, r5
   80840:	bl	644f4 <fputs@plt+0x5310c>
   80844:	sub	r2, fp, #12
   80848:	mov	r0, r5
   8084c:	mov	r1, #1
   80850:	str	r4, [fp, #-12]
   80854:	bl	80a24 <fputs@plt+0x6f63c>
   80858:	mov	r0, #0
   8085c:	mov	r1, #33	; 0x21
   80860:	mov	r2, #1
   80864:	mov	r3, #1
   80868:	str	r0, [sp]
   8086c:	mov	r0, r5
   80870:	bl	49a20 <fputs@plt+0x38638>
   80874:	sub	sp, fp, #8
   80878:	pop	{r4, r5, fp, pc}
   8087c:	push	{r4, r5, r6, sl, fp, lr}
   80880:	add	fp, sp, #16
   80884:	mov	r4, r0
   80888:	ldrb	r0, [r0, #67]	; 0x43
   8088c:	cmp	r0, #0
   80890:	beq	808d8 <fputs@plt+0x6f4f0>
   80894:	ldr	r5, [r4, #20]
   80898:	cmp	r5, #1
   8089c:	blt	808d8 <fputs@plt+0x6f4f0>
   808a0:	ldr	r0, [r4, #16]
   808a4:	add	r6, r0, #4
   808a8:	ldr	r0, [r6]
   808ac:	sub	r5, r5, #1
   808b0:	cmp	r0, #0
   808b4:	beq	808cc <fputs@plt+0x6f4e4>
   808b8:	ldr	r2, [r4, #24]
   808bc:	ldrb	r1, [r6, #4]
   808c0:	and	r2, r2, #56	; 0x38
   808c4:	orr	r1, r2, r1
   808c8:	bl	80b5c <fputs@plt+0x6f774>
   808cc:	add	r6, r6, #16
   808d0:	cmp	r5, #0
   808d4:	bgt	808a8 <fputs@plt+0x6f4c0>
   808d8:	pop	{r4, r5, r6, sl, fp, pc}
   808dc:	push	{r4, r5, fp, lr}
   808e0:	add	fp, sp, #8
   808e4:	ldr	r4, [r0]
   808e8:	ldr	r1, [r4, #16]
   808ec:	ldr	r1, [r1, #20]
   808f0:	cmp	r1, #0
   808f4:	beq	80924 <fputs@plt+0x6f53c>
   808f8:	ldrb	r2, [r4, #67]	; 0x43
   808fc:	cmp	r2, #0
   80900:	beq	80910 <fputs@plt+0x6f528>
   80904:	ldrb	r2, [r1, #8]
   80908:	cmp	r2, #0
   8090c:	beq	8092c <fputs@plt+0x6f544>
   80910:	movw	r1, #9435	; 0x24db
   80914:	movt	r1, #9
   80918:	bl	1d2ec <fputs@plt+0xbf04>
   8091c:	mov	r5, #1
   80920:	b	80948 <fputs@plt+0x6f560>
   80924:	mov	r5, #0
   80928:	b	80948 <fputs@plt+0x6f560>
   8092c:	mov	r0, r1
   80930:	bl	3302c <fputs@plt+0x21c44>
   80934:	ldr	r0, [r4, #16]
   80938:	mov	r5, #0
   8093c:	str	r5, [r0, #20]
   80940:	mov	r0, r4
   80944:	bl	18a64 <fputs@plt+0x767c>
   80948:	mov	r0, r5
   8094c:	pop	{r4, r5, fp, pc}
   80950:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   80954:	add	fp, sp, #28
   80958:	sub	sp, sp, #12
   8095c:	mov	r5, r0
   80960:	ldrb	r0, [r0]
   80964:	sub	r0, r0, #48	; 0x30
   80968:	cmp	r0, #9
   8096c:	bhi	8098c <fputs@plt+0x6f5a4>
   80970:	mov	r0, #0
   80974:	add	r1, sp, #8
   80978:	str	r0, [sp, #8]
   8097c:	mov	r0, r5
   80980:	bl	46e04 <fputs@plt+0x35a1c>
   80984:	ldr	r0, [sp, #8]
   80988:	b	80a08 <fputs@plt+0x6f620>
   8098c:	mov	r0, r5
   80990:	mov	r9, r1
   80994:	str	r2, [sp, #4]
   80998:	bl	11220 <strlen@plt>
   8099c:	movw	r6, #14048	; 0x36e0
   809a0:	movw	sl, #14040	; 0x36d8
   809a4:	movw	r8, #59892	; 0xe9f4
   809a8:	bic	r7, r0, #-1073741824	; 0xc0000000
   809ac:	mov	r4, #0
   809b0:	movt	r6, #9
   809b4:	movt	sl, #9
   809b8:	movt	r8, #8
   809bc:	ldrb	r0, [r6, r4]
   809c0:	cmp	r7, r0
   809c4:	bne	809f8 <fputs@plt+0x6f610>
   809c8:	ldrb	r0, [sl, r4]
   809cc:	mov	r1, r5
   809d0:	mov	r2, r7
   809d4:	add	r0, r8, r0
   809d8:	bl	13510 <fputs@plt+0x2128>
   809dc:	cmp	r0, #0
   809e0:	bne	809f8 <fputs@plt+0x6f610>
   809e4:	cmp	r9, #0
   809e8:	beq	80a14 <fputs@plt+0x6f62c>
   809ec:	orr	r0, r4, #1
   809f0:	cmp	r0, #7
   809f4:	bne	80a14 <fputs@plt+0x6f62c>
   809f8:	add	r4, r4, #1
   809fc:	cmp	r4, #8
   80a00:	bne	809bc <fputs@plt+0x6f5d4>
   80a04:	ldr	r0, [sp, #4]
   80a08:	uxtb	r0, r0
   80a0c:	sub	sp, fp, #28
   80a10:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   80a14:	movw	r0, #14056	; 0x36e8
   80a18:	movt	r0, #9
   80a1c:	ldrb	r0, [r0, r4]
   80a20:	b	80a08 <fputs@plt+0x6f620>
   80a24:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   80a28:	add	fp, sp, #24
   80a2c:	sub	sp, sp, #8
   80a30:	mov	r4, r2
   80a34:	mov	r5, r1
   80a38:	mov	r6, r0
   80a3c:	bl	4a750 <fputs@plt+0x39368>
   80a40:	cmp	r5, #1
   80a44:	blt	80a8c <fputs@plt+0x6f6a4>
   80a48:	mov	r8, #0
   80a4c:	mov	r7, #0
   80a50:	ldr	r0, [r6]
   80a54:	ldrb	r0, [r0, #69]	; 0x45
   80a58:	cmp	r0, #0
   80a5c:	bne	80a7c <fputs@plt+0x6f694>
   80a60:	ldr	r0, [r6, #16]
   80a64:	ldr	r1, [r4]
   80a68:	mvn	r2, #0
   80a6c:	mov	r3, #1
   80a70:	str	r8, [sp]
   80a74:	add	r0, r0, r7
   80a78:	bl	1a320 <fputs@plt+0x8f38>
   80a7c:	add	r7, r7, #40	; 0x28
   80a80:	add	r4, r4, #4
   80a84:	subs	r5, r5, #1
   80a88:	bne	80a50 <fputs@plt+0x6f668>
   80a8c:	sub	sp, fp, #24
   80a90:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   80a94:	sub	sp, sp, #4
   80a98:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   80a9c:	add	fp, sp, #24
   80aa0:	sub	sp, sp, #12
   80aa4:	mov	r6, r0
   80aa8:	add	r0, fp, #8
   80aac:	mov	r4, r2
   80ab0:	mov	r5, r1
   80ab4:	mov	r8, #0
   80ab8:	str	r3, [fp, #8]
   80abc:	str	r0, [sp, #8]
   80ac0:	ldrb	r0, [r4]
   80ac4:	cmp	r0, #115	; 0x73
   80ac8:	beq	80afc <fputs@plt+0x6f714>
   80acc:	cmp	r0, #0
   80ad0:	beq	80b4c <fputs@plt+0x6f764>
   80ad4:	ldr	r0, [sp, #8]
   80ad8:	mov	r3, r5
   80adc:	add	r1, r0, #4
   80ae0:	str	r1, [sp, #8]
   80ae4:	mov	r1, #22
   80ae8:	ldr	r2, [r0]
   80aec:	mov	r0, r6
   80af0:	str	r8, [sp]
   80af4:	bl	49a20 <fputs@plt+0x38638>
   80af8:	b	80b40 <fputs@plt+0x6f758>
   80afc:	ldr	r0, [sp, #8]
   80b00:	mov	r2, #0
   80b04:	mov	r3, r5
   80b08:	add	r1, r0, #4
   80b0c:	str	r1, [sp, #8]
   80b10:	mov	r1, #97	; 0x61
   80b14:	ldr	r7, [r0]
   80b18:	mov	r0, r6
   80b1c:	str	r8, [sp]
   80b20:	cmp	r7, #0
   80b24:	movweq	r1, #25
   80b28:	bl	49a20 <fputs@plt+0x38638>
   80b2c:	mov	r1, r0
   80b30:	mov	r0, r6
   80b34:	mov	r2, r7
   80b38:	mov	r3, #0
   80b3c:	bl	1d520 <fputs@plt+0xc138>
   80b40:	add	r4, r4, #1
   80b44:	add	r5, r5, #1
   80b48:	b	80ac0 <fputs@plt+0x6f6d8>
   80b4c:	sub	sp, fp, #24
   80b50:	pop	{r4, r5, r6, r7, r8, sl, fp, lr}
   80b54:	add	sp, sp, #4
   80b58:	bx	lr
   80b5c:	ldr	r2, [r0]
   80b60:	ldr	r0, [r0, #4]
   80b64:	str	r2, [r0, #4]
   80b68:	ldr	r0, [r0]
   80b6c:	ldrb	r2, [r0, #13]
   80b70:	cmp	r2, #0
   80b74:	beq	80b88 <fputs@plt+0x6f7a0>
   80b78:	mov	ip, #0
   80b7c:	mov	r3, #1
   80b80:	mov	r2, #0
   80b84:	b	80bb0 <fputs@plt+0x6f7c8>
   80b88:	and	r3, r1, #7
   80b8c:	mov	ip, #0
   80b90:	sub	r2, r3, #4
   80b94:	cmp	r3, #2
   80b98:	sub	r3, r3, #1
   80b9c:	clz	r2, r2
   80ba0:	clz	r3, r3
   80ba4:	movwhi	ip, #1
   80ba8:	lsr	r2, r2, #5
   80bac:	lsr	r3, r3, #5
   80bb0:	cmp	r3, #0
   80bb4:	strb	r2, [r0, #9]
   80bb8:	strb	ip, [r0, #8]
   80bbc:	strb	r3, [r0, #7]
   80bc0:	beq	80bcc <fputs@plt+0x6f7e4>
   80bc4:	mov	r3, #0
   80bc8:	b	80bf8 <fputs@plt+0x6f810>
   80bcc:	tst	r1, #8
   80bd0:	bne	80bf4 <fputs@plt+0x6f80c>
   80bd4:	mov	r3, #2
   80bd8:	tst	r1, #16
   80bdc:	strb	r3, [r0, #12]
   80be0:	moveq	r3, #2
   80be4:	movne	r2, #3
   80be8:	strbeq	r3, [r0, #10]
   80bec:	strbne	r2, [r0, #10]
   80bf0:	b	80c00 <fputs@plt+0x6f818>
   80bf4:	mov	r3, #3
   80bf8:	strb	r3, [r0, #10]
   80bfc:	strb	r3, [r0, #12]
   80c00:	cmp	ip, #0
   80c04:	orrne	r3, r3, #32
   80c08:	tst	r1, #32
   80c0c:	strb	r3, [r0, #11]
   80c10:	ldrb	r2, [r0, #21]
   80c14:	and	r3, r2, #254	; 0xfe
   80c18:	orreq	r3, r2, #1
   80c1c:	strb	r3, [r0, #21]
   80c20:	bx	lr
   80c24:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   80c28:	add	fp, sp, #28
   80c2c:	sub	sp, sp, #12
   80c30:	mov	r4, r0
   80c34:	ldr	r0, [r0]
   80c38:	mov	r7, r1
   80c3c:	mov	r5, r2
   80c40:	ldr	r1, [r4, #4]
   80c44:	ldr	r8, [r0, #32]
   80c48:	ldr	r0, [r2]
   80c4c:	ldr	r6, [r1, #4]
   80c50:	mov	r1, #1
   80c54:	bl	19f2c <fputs@plt+0x8b44>
   80c58:	mov	r9, r0
   80c5c:	ldr	r0, [r5, #4]
   80c60:	mov	r1, #1
   80c64:	bl	19f2c <fputs@plt+0x8b44>
   80c68:	mov	sl, r0
   80c6c:	ldr	r0, [r5]
   80c70:	mov	r1, #1
   80c74:	bl	19d68 <fputs@plt+0x8980>
   80c78:	ldr	r1, [r8, #124]	; 0x7c
   80c7c:	cmp	r0, r1
   80c80:	ble	80ca8 <fputs@plt+0x6f8c0>
   80c84:	mov	r0, #1
   80c88:	mvn	r1, #0
   80c8c:	strb	r0, [r4, #25]
   80c90:	str	r0, [r4, #20]
   80c94:	ldr	r0, [r4]
   80c98:	str	r1, [sp]
   80c9c:	movw	r1, #9545	; 0x2549
   80ca0:	movt	r1, #9
   80ca4:	b	80cf8 <fputs@plt+0x6f910>
   80ca8:	cmp	r7, #3
   80cac:	bne	80d08 <fputs@plt+0x6f920>
   80cb0:	ldr	r0, [r5, #8]
   80cb4:	mov	r1, #1
   80cb8:	bl	19f2c <fputs@plt+0x8b44>
   80cbc:	cmp	r0, #0
   80cc0:	str	r0, [sp, #8]
   80cc4:	beq	80d18 <fputs@plt+0x6f930>
   80cc8:	cmn	r0, #1
   80ccc:	ldrbne	r2, [r0]
   80cd0:	cmpne	r2, #0
   80cd4:	bne	80d58 <fputs@plt+0x6f970>
   80cd8:	mov	r0, #1
   80cdc:	mvn	r1, #0
   80ce0:	strb	r0, [r4, #25]
   80ce4:	str	r0, [r4, #20]
   80ce8:	ldr	r0, [r4]
   80cec:	str	r1, [sp]
   80cf0:	movw	r1, #9578	; 0x256a
   80cf4:	movt	r1, #9
   80cf8:	mvn	r2, #0
   80cfc:	mov	r3, #1
   80d00:	bl	1a320 <fputs@plt+0x8f38>
   80d04:	b	80d18 <fputs@plt+0x6f930>
   80d08:	ldrb	r3, [r6, #2]
   80d0c:	cmp	r9, #0
   80d10:	cmpne	sl, #0
   80d14:	bne	80d20 <fputs@plt+0x6f938>
   80d18:	sub	sp, fp, #28
   80d1c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   80d20:	mov	r0, r9
   80d24:	mov	r1, sl
   80d28:	mov	r2, r6
   80d2c:	bl	1df58 <fputs@plt+0xcb70>
   80d30:	mov	r2, r0
   80d34:	ldr	r0, [r4]
   80d38:	movw	r3, #9312	; 0x2460
   80d3c:	ldrh	r1, [r0, #8]
   80d40:	tst	r1, r3
   80d44:	beq	80db0 <fputs@plt+0x6f9c8>
   80d48:	asr	r3, r2, #31
   80d4c:	sub	sp, fp, #28
   80d50:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   80d54:	b	34bc8 <fputs@plt+0x237e0>
   80d58:	mov	r3, #0
   80d5c:	uxtb	r2, r2
   80d60:	mov	r1, r3
   80d64:	cmp	r2, #192	; 0xc0
   80d68:	bcc	80d80 <fputs@plt+0x6f998>
   80d6c:	ldrb	r2, [r0, #1]!
   80d70:	and	r3, r2, #192	; 0xc0
   80d74:	cmp	r3, #128	; 0x80
   80d78:	beq	80d6c <fputs@plt+0x6f984>
   80d7c:	b	80d88 <fputs@plt+0x6f9a0>
   80d80:	add	r0, r0, #1
   80d84:	ldrb	r2, [r0]
   80d88:	cmp	r2, #0
   80d8c:	addne	r3, r1, #1
   80d90:	cmnne	r0, #1
   80d94:	bne	80d5c <fputs@plt+0x6f974>
   80d98:	cmp	r1, #0
   80d9c:	bne	80cd8 <fputs@plt+0x6f8f0>
   80da0:	add	r0, sp, #8
   80da4:	bl	4a174 <fputs@plt+0x38d8c>
   80da8:	mov	r3, r0
   80dac:	b	80d0c <fputs@plt+0x6f924>
   80db0:	mov	r1, #4
   80db4:	asr	r3, r2, #31
   80db8:	strh	r1, [r0, #8]
   80dbc:	strd	r2, [r0]
   80dc0:	b	80d18 <fputs@plt+0x6f930>
   80dc4:	push	{r4, r5, r6, r7, fp, lr}
   80dc8:	add	fp, sp, #16
   80dcc:	mov	r4, r1
   80dd0:	ldr	r1, [r2, #4]
   80dd4:	mov	r5, r2
   80dd8:	cmp	r0, #0
   80ddc:	add	r6, r1, #37	; 0x25
   80de0:	beq	80df4 <fputs@plt+0x6fa0c>
   80de4:	mov	r2, r6
   80de8:	mov	r3, #0
   80dec:	bl	238e0 <fputs@plt+0x124f8>
   80df0:	b	80e00 <fputs@plt+0x6fa18>
   80df4:	mov	r0, r6
   80df8:	mov	r1, #0
   80dfc:	bl	1438c <fputs@plt+0x2fa4>
   80e00:	mov	r7, r0
   80e04:	cmp	r0, #0
   80e08:	beq	80e3c <fputs@plt+0x6fa54>
   80e0c:	mov	r0, r7
   80e10:	mov	r1, #0
   80e14:	mov	r2, r6
   80e18:	bl	1119c <memset@plt>
   80e1c:	ldm	r5, {r1, r2}
   80e20:	add	r5, r7, #36	; 0x24
   80e24:	mov	r0, r5
   80e28:	bl	11244 <memcpy@plt>
   80e2c:	mov	r0, r5
   80e30:	bl	66550 <fputs@plt+0x55168>
   80e34:	strb	r4, [r7]
   80e38:	str	r5, [r7, #12]
   80e3c:	mov	r0, r7
   80e40:	pop	{r4, r5, r6, r7, fp, pc}
   80e44:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   80e48:	add	fp, sp, #28
   80e4c:	sub	sp, sp, #44	; 0x2c
   80e50:	mov	r8, r0
   80e54:	ldr	r0, [r0]
   80e58:	mov	r7, #0
   80e5c:	mov	r1, #1
   80e60:	mov	r4, r2
   80e64:	ldr	sl, [r0, #32]
   80e68:	str	r7, [fp, #-32]	; 0xffffffe0
   80e6c:	str	r7, [sp, #36]	; 0x24
   80e70:	str	r7, [sp, #28]
   80e74:	ldr	r0, [r2]
   80e78:	bl	19f2c <fputs@plt+0x8b44>
   80e7c:	mov	r9, r0
   80e80:	ldr	r0, [r4, #4]
   80e84:	mov	r1, #1
   80e88:	bl	19f2c <fputs@plt+0x8b44>
   80e8c:	mov	r4, r0
   80e90:	movw	r0, #38315	; 0x95ab
   80e94:	ldr	r2, [sl, #120]	; 0x78
   80e98:	ldr	r6, [sl, #20]
   80e9c:	cmp	r9, #0
   80ea0:	movt	r0, #8
   80ea4:	moveq	r9, r0
   80ea8:	cmp	r4, #0
   80eac:	moveq	r4, r0
   80eb0:	add	r0, r2, #2
   80eb4:	cmp	r6, r0
   80eb8:	bge	80f2c <fputs@plt+0x6fb44>
   80ebc:	ldrb	r0, [sl, #67]	; 0x43
   80ec0:	cmp	r0, #0
   80ec4:	beq	80f40 <fputs@plt+0x6fb58>
   80ec8:	ldr	r7, [sl, #16]
   80ecc:	cmp	r6, #1
   80ed0:	blt	80ef8 <fputs@plt+0x6fb10>
   80ed4:	mov	r5, #0
   80ed8:	ldr	r0, [r7, r5, lsl #4]
   80edc:	mov	r1, r4
   80ee0:	bl	1606c <fputs@plt+0x4c84>
   80ee4:	cmp	r0, #0
   80ee8:	beq	80fa8 <fputs@plt+0x6fbc0>
   80eec:	add	r5, r5, #1
   80ef0:	cmp	r5, r6
   80ef4:	blt	80ed8 <fputs@plt+0x6faf0>
   80ef8:	add	r0, sl, #392	; 0x188
   80efc:	cmp	r7, r0
   80f00:	beq	80fcc <fputs@plt+0x6fbe4>
   80f04:	mov	r0, #16
   80f08:	mov	r1, r7
   80f0c:	mov	r3, #0
   80f10:	add	r2, r0, r6, lsl #4
   80f14:	mov	r0, sl
   80f18:	bl	238a0 <fputs@plt+0x124b8>
   80f1c:	cmp	r0, #0
   80f20:	beq	80fa0 <fputs@plt+0x6fbb8>
   80f24:	mov	r6, r0
   80f28:	b	81000 <fputs@plt+0x6fc18>
   80f2c:	movw	r1, #9997	; 0x270d
   80f30:	mov	r0, sl
   80f34:	movt	r1, #9
   80f38:	bl	1d370 <fputs@plt+0xbf88>
   80f3c:	b	80f50 <fputs@plt+0x6fb68>
   80f40:	movw	r1, #10034	; 0x2732
   80f44:	movt	r1, #9
   80f48:	mov	r0, sl
   80f4c:	bl	1d370 <fputs@plt+0xbf88>
   80f50:	mov	r1, r0
   80f54:	str	r0, [sp, #28]
   80f58:	cmp	r1, #0
   80f5c:	beq	80f90 <fputs@plt+0x6fba8>
   80f60:	mov	r0, #1
   80f64:	mvn	r2, #0
   80f68:	mov	r3, #1
   80f6c:	strb	r0, [r8, #25]
   80f70:	str	r0, [r8, #20]
   80f74:	ldr	r0, [r8]
   80f78:	str	r2, [sp]
   80f7c:	mvn	r2, #0
   80f80:	bl	1a320 <fputs@plt+0x8f38>
   80f84:	ldr	r1, [sp, #28]
   80f88:	mov	r0, sl
   80f8c:	bl	13dc4 <fputs@plt+0x29dc>
   80f90:	cmp	r7, #0
   80f94:	movne	r0, r8
   80f98:	movne	r1, r7
   80f9c:	blne	1a8f4 <fputs@plt+0x950c>
   80fa0:	sub	sp, fp, #28
   80fa4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   80fa8:	movw	r1, #10076	; 0x275c
   80fac:	mov	r0, sl
   80fb0:	mov	r2, r4
   80fb4:	movt	r1, #9
   80fb8:	bl	1d370 <fputs@plt+0xbf88>
   80fbc:	mov	r1, r0
   80fc0:	str	r0, [sp, #28]
   80fc4:	mov	r7, #0
   80fc8:	b	80f58 <fputs@plt+0x6fb70>
   80fcc:	mov	r0, sl
   80fd0:	mov	r2, #48	; 0x30
   80fd4:	mov	r3, #0
   80fd8:	bl	238e0 <fputs@plt+0x124f8>
   80fdc:	cmp	r0, #0
   80fe0:	beq	80fa0 <fputs@plt+0x6fbb8>
   80fe4:	mov	r6, r0
   80fe8:	ldr	r0, [sl, #16]
   80fec:	vld1.32	{d16-d17}, [r0]!
   80ff0:	vld1.32	{d18-d19}, [r0]
   80ff4:	mov	r0, r6
   80ff8:	vst1.32	{d16-d17}, [r0]!
   80ffc:	vst1.32	{d18-d19}, [r0]
   81000:	str	r6, [sl, #16]
   81004:	vmov.i32	q8, #0	; 0x00000000
   81008:	add	r1, sp, #36	; 0x24
   8100c:	sub	r2, fp, #32
   81010:	add	r3, sp, #24
   81014:	ldr	r5, [sl, #20]
   81018:	add	r7, r6, r5, lsl #4
   8101c:	vst1.32	{d16-d17}, [r7]
   81020:	ldr	r0, [sl, #48]	; 0x30
   81024:	str	r0, [sp, #32]
   81028:	ldr	r0, [sl]
   8102c:	ldr	r0, [r0, #16]
   81030:	str	r2, [sp]
   81034:	str	r1, [sp, #4]
   81038:	add	r2, sp, #32
   8103c:	mov	r1, r9
   81040:	bl	815cc <fputs@plt+0x701e4>
   81044:	cmp	r0, #0
   81048:	beq	810c4 <fputs@plt+0x6fcdc>
   8104c:	cmp	r0, #7
   81050:	bne	8108c <fputs@plt+0x6fca4>
   81054:	ldrb	r0, [sl, #69]	; 0x45
   81058:	cmp	r0, #0
   8105c:	bne	8108c <fputs@plt+0x6fca4>
   81060:	ldrb	r0, [sl, #70]	; 0x46
   81064:	cmp	r0, #0
   81068:	bne	8108c <fputs@plt+0x6fca4>
   8106c:	mov	r0, #1
   81070:	strb	r0, [sl, #69]	; 0x45
   81074:	ldr	r1, [sl, #164]	; 0xa4
   81078:	cmp	r1, #1
   8107c:	strge	r0, [sl, #248]	; 0xf8
   81080:	ldr	r0, [sl, #256]	; 0x100
   81084:	add	r0, r0, #1
   81088:	str	r0, [sl, #256]	; 0x100
   8108c:	mov	r0, #1
   81090:	ldr	r4, [sp, #36]	; 0x24
   81094:	mvn	r1, #0
   81098:	mvn	r2, #0
   8109c:	mov	r3, #1
   810a0:	strb	r0, [r8, #25]
   810a4:	str	r0, [r8, #20]
   810a8:	ldr	r0, [r8]
   810ac:	str	r1, [sp]
   810b0:	mov	r1, r4
   810b4:	bl	1a320 <fputs@plt+0x8f38>
   810b8:	mov	r0, r4
   810bc:	bl	144bc <fputs@plt+0x30d4>
   810c0:	b	80fa0 <fputs@plt+0x6fbb8>
   810c4:	ldr	r0, [sp, #32]
   810c8:	str	r5, [sp, #16]
   810cc:	ldr	r5, [fp, #-32]	; 0xffffffe0
   810d0:	mov	r2, #0
   810d4:	add	r3, r7, #4
   810d8:	str	r7, [sp, #20]
   810dc:	str	r2, [sp]
   810e0:	mov	r2, sl
   810e4:	str	r3, [sp, #12]
   810e8:	orr	r1, r0, #256	; 0x100
   810ec:	ldr	r0, [sp, #24]
   810f0:	str	r1, [sp, #32]
   810f4:	str	r1, [sp, #4]
   810f8:	mov	r1, r5
   810fc:	bl	26238 <fputs@plt+0x14e50>
   81100:	mov	r7, r0
   81104:	mov	r0, r5
   81108:	bl	144bc <fputs@plt+0x30d4>
   8110c:	ldr	r0, [sl, #20]
   81110:	cmp	r7, #0
   81114:	add	r0, r0, #1
   81118:	str	r0, [sl, #20]
   8111c:	beq	81144 <fputs@plt+0x6fd5c>
   81120:	cmp	r7, #19
   81124:	bne	81244 <fputs@plt+0x6fe5c>
   81128:	movw	r1, #10106	; 0x277a
   8112c:	mov	r0, sl
   81130:	movt	r1, #9
   81134:	bl	1d370 <fputs@plt+0xbf88>
   81138:	str	r0, [sp, #28]
   8113c:	mov	r7, #1
   81140:	b	81244 <fputs@plt+0x6fe5c>
   81144:	ldr	r5, [sp, #12]
   81148:	mov	r0, sl
   8114c:	ldr	r1, [r5]
   81150:	bl	81b54 <fputs@plt+0x7076c>
   81154:	ldr	r1, [sp, #20]
   81158:	cmp	r0, #0
   8115c:	str	r0, [r1, #12]
   81160:	beq	811a0 <fputs@plt+0x6fdb8>
   81164:	ldrb	r1, [r0, #76]	; 0x4c
   81168:	mov	r7, #0
   8116c:	cmp	r1, #0
   81170:	beq	811a4 <fputs@plt+0x6fdbc>
   81174:	ldrb	r1, [sl, #66]	; 0x42
   81178:	ldrb	r0, [r0, #77]	; 0x4d
   8117c:	cmp	r0, r1
   81180:	beq	811a4 <fputs@plt+0x6fdbc>
   81184:	movw	r1, #10135	; 0x2797
   81188:	mov	r0, sl
   8118c:	movt	r1, #9
   81190:	bl	1d370 <fputs@plt+0xbf88>
   81194:	mov	r7, #1
   81198:	str	r0, [sp, #28]
   8119c:	b	811a4 <fputs@plt+0x6fdbc>
   811a0:	mov	r7, #7
   811a4:	ldr	r0, [r5]
   811a8:	ldr	r2, [r0]
   811ac:	ldr	r1, [r0, #4]
   811b0:	str	r2, [r1, #4]
   811b4:	ldr	r3, [r1]
   811b8:	ldrb	r5, [r3, #13]
   811bc:	cmp	r5, #0
   811c0:	bne	811e8 <fputs@plt+0x6fe00>
   811c4:	ldr	r5, [r3, #216]	; 0xd8
   811c8:	ldrb	ip, [sl, #71]	; 0x47
   811cc:	cmp	r5, #0
   811d0:	beq	811e4 <fputs@plt+0x6fdfc>
   811d4:	ldrb	r5, [r5, #43]	; 0x2b
   811d8:	cmp	r5, #2
   811dc:	strbne	ip, [r3, #4]
   811e0:	b	811e8 <fputs@plt+0x6fe00>
   811e4:	strb	ip, [r3, #4]
   811e8:	ldr	r3, [sl, #16]
   811ec:	ldr	r3, [r3, #4]
   811f0:	cmp	r3, #0
   811f4:	beq	81210 <fputs@plt+0x6fe28>
   811f8:	ldr	r5, [r3]
   811fc:	ldr	r3, [r3, #4]
   81200:	str	r5, [r3, #4]
   81204:	ldrh	r3, [r3, #22]
   81208:	ubfx	r3, r3, #2, #1
   8120c:	b	81214 <fputs@plt+0x6fe2c>
   81210:	mov	r3, #0
   81214:	cmp	r0, #0
   81218:	beq	81234 <fputs@plt+0x6fe4c>
   8121c:	str	r2, [r1, #4]
   81220:	cmp	r3, #0
   81224:	ldrh	r2, [r1, #22]
   81228:	orr	r5, r2, #4
   8122c:	biceq	r5, r2, #4
   81230:	strh	r5, [r1, #22]
   81234:	ldr	r1, [sl, #24]
   81238:	and	r1, r1, #56	; 0x38
   8123c:	orr	r1, r1, #3
   81240:	bl	80b5c <fputs@plt+0x6f774>
   81244:	ldr	r1, [sp, #20]
   81248:	mov	r0, #3
   8124c:	strb	r0, [r1, #8]
   81250:	mov	r0, sl
   81254:	mov	r1, r4
   81258:	bl	1b71c <fputs@plt+0xa334>
   8125c:	ldr	r1, [sp, #16]
   81260:	str	r0, [r6, r1, lsl #4]
   81264:	orrs	r0, r7, r0
   81268:	movweq	r7, #7
   8126c:	cmp	r7, #0
   81270:	bne	812c4 <fputs@plt+0x6fedc>
   81274:	ldr	r0, [sl, #20]
   81278:	cmp	r0, #1
   8127c:	blt	812ac <fputs@plt+0x6fec4>
   81280:	ldr	r1, [sl, #16]
   81284:	add	r1, r1, #4
   81288:	ldr	r2, [r1]
   8128c:	cmp	r2, #0
   81290:	beq	812a0 <fputs@plt+0x6feb8>
   81294:	ldr	r3, [r2]
   81298:	ldr	r2, [r2, #4]
   8129c:	str	r3, [r2, #4]
   812a0:	add	r1, r1, #16
   812a4:	subs	r0, r0, #1
   812a8:	bne	81288 <fputs@plt+0x6fea0>
   812ac:	add	r1, sp, #28
   812b0:	mov	r0, sl
   812b4:	bl	226dc <fputs@plt+0x112f4>
   812b8:	mov	r7, r0
   812bc:	cmp	r0, #0
   812c0:	beq	80fa0 <fputs@plt+0x6fbb8>
   812c4:	ldrd	r0, [sl, #16]
   812c8:	sub	r4, r1, #1
   812cc:	add	r0, r0, r4, lsl #4
   812d0:	ldr	r0, [r0, #4]
   812d4:	cmp	r0, #0
   812d8:	beq	812f4 <fputs@plt+0x6ff0c>
   812dc:	bl	3302c <fputs@plt+0x21c44>
   812e0:	ldr	r0, [sl, #16]
   812e4:	mov	r1, #0
   812e8:	add	r0, r0, r4, lsl #4
   812ec:	str	r1, [r0, #12]
   812f0:	str	r1, [r0, #4]
   812f4:	mov	r0, sl
   812f8:	bl	18a64 <fputs@plt+0x767c>
   812fc:	movw	r0, #3082	; 0xc0a
   81300:	str	r4, [sl, #20]
   81304:	cmp	r7, r0
   81308:	cmpne	r7, #7
   8130c:	bne	81360 <fputs@plt+0x6ff78>
   81310:	ldrb	r0, [sl, #69]	; 0x45
   81314:	cmp	r0, #0
   81318:	bne	81348 <fputs@plt+0x6ff60>
   8131c:	ldrb	r0, [sl, #70]	; 0x46
   81320:	cmp	r0, #0
   81324:	bne	81348 <fputs@plt+0x6ff60>
   81328:	mov	r0, #1
   8132c:	strb	r0, [sl, #69]	; 0x45
   81330:	ldr	r1, [sl, #164]	; 0xa4
   81334:	cmp	r1, #1
   81338:	strge	r0, [sl, #248]	; 0xf8
   8133c:	ldr	r0, [sl, #256]	; 0x100
   81340:	add	r0, r0, #1
   81344:	str	r0, [sl, #256]	; 0x100
   81348:	ldr	r1, [sp, #28]
   8134c:	mov	r0, sl
   81350:	bl	13dc4 <fputs@plt+0x29dc>
   81354:	movw	r1, #62927	; 0xf5cf
   81358:	movt	r1, #8
   8135c:	b	80f48 <fputs@plt+0x6fb60>
   81360:	ldr	r1, [sp, #28]
   81364:	cmp	r1, #0
   81368:	bne	80f60 <fputs@plt+0x6fb78>
   8136c:	movw	r1, #10203	; 0x27db
   81370:	mov	r0, sl
   81374:	mov	r2, r9
   81378:	movt	r1, #9
   8137c:	b	80f38 <fputs@plt+0x6fb50>
   81380:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   81384:	add	fp, sp, #28
   81388:	sub	sp, sp, #44	; 0x2c
   8138c:	ldr	sl, [fp, #8]
   81390:	ldr	r4, [r0]
   81394:	ldr	r8, [fp, #12]
   81398:	vmov.i32	q8, #0	; 0x00000000
   8139c:	mov	r5, r0
   813a0:	add	r0, sp, #12
   813a4:	str	r1, [sp, #8]
   813a8:	mov	r9, r3
   813ac:	str	r2, [sp, #4]
   813b0:	add	r1, r0, #16
   813b4:	add	r0, r0, #4
   813b8:	vst1.32	{d16-d17}, [r1]
   813bc:	vst1.32	{d16-d17}, [r0]
   813c0:	str	r5, [sp, #12]
   813c4:	cmp	sl, #0
   813c8:	beq	813f8 <fputs@plt+0x70010>
   813cc:	ldrb	r0, [sl]
   813d0:	cmp	r0, #27
   813d4:	bne	813e4 <fputs@plt+0x6fffc>
   813d8:	mov	r0, #97	; 0x61
   813dc:	strb	r0, [sl]
   813e0:	b	813f8 <fputs@plt+0x70010>
   813e4:	add	r0, sp, #12
   813e8:	mov	r1, sl
   813ec:	bl	66d7c <fputs@plt+0x55994>
   813f0:	cmp	r0, #0
   813f4:	bne	815a0 <fputs@plt+0x701b8>
   813f8:	cmp	r8, #0
   813fc:	beq	8142c <fputs@plt+0x70044>
   81400:	ldrb	r0, [r8]
   81404:	cmp	r0, #27
   81408:	bne	81418 <fputs@plt+0x70030>
   8140c:	mov	r0, #97	; 0x61
   81410:	strb	r0, [r8]
   81414:	b	8142c <fputs@plt+0x70044>
   81418:	add	r0, sp, #12
   8141c:	mov	r1, r8
   81420:	bl	66d7c <fputs@plt+0x55994>
   81424:	cmp	r0, #0
   81428:	bne	815a0 <fputs@plt+0x701b8>
   8142c:	ldr	r0, [fp, #16]
   81430:	cmp	r0, #0
   81434:	beq	81464 <fputs@plt+0x7007c>
   81438:	ldr	r1, [fp, #16]
   8143c:	ldrb	r0, [r1]
   81440:	cmp	r0, #27
   81444:	bne	81454 <fputs@plt+0x7006c>
   81448:	mov	r0, #97	; 0x61
   8144c:	strb	r0, [r1]
   81450:	b	81464 <fputs@plt+0x7007c>
   81454:	add	r0, sp, #12
   81458:	bl	66d7c <fputs@plt+0x55994>
   8145c:	cmp	r0, #0
   81460:	bne	815a0 <fputs@plt+0x701b8>
   81464:	cmp	r9, #0
   81468:	beq	8149c <fputs@plt+0x700b4>
   8146c:	ldrb	r1, [r9]
   81470:	mov	r2, #0
   81474:	mov	r0, #0
   81478:	mov	r3, #0
   8147c:	cmp	r1, #97	; 0x61
   81480:	ldr	r1, [sp, #8]
   81484:	ldreq	r2, [r9, #8]
   81488:	str	r0, [sp]
   8148c:	mov	r0, r5
   81490:	bl	66430 <fputs@plt+0x55048>
   81494:	cmp	r0, #0
   81498:	bne	815a0 <fputs@plt+0x701b8>
   8149c:	mov	r0, r5
   814a0:	bl	60424 <fputs@plt+0x4f03c>
   814a4:	mov	r6, r0
   814a8:	mov	r0, r5
   814ac:	ldr	r1, [r0, #60]!	; 0x3c
   814b0:	cmp	r1, #4
   814b4:	bge	814cc <fputs@plt+0x700e4>
   814b8:	mov	r0, r5
   814bc:	ldr	r2, [r0, #76]!	; 0x4c
   814c0:	add	r1, r2, #4
   814c4:	add	r7, r2, #1
   814c8:	b	814dc <fputs@plt+0x700f4>
   814cc:	ldr	r7, [r0, #4]
   814d0:	sub	r1, r1, #4
   814d4:	add	r2, r7, #4
   814d8:	str	r2, [r5, #64]	; 0x40
   814dc:	str	r1, [r0]
   814e0:	mov	r0, r5
   814e4:	mov	r1, sl
   814e8:	mov	r2, r7
   814ec:	bl	604d8 <fputs@plt+0x4f0f0>
   814f0:	add	r2, r7, #1
   814f4:	mov	r0, r5
   814f8:	mov	r1, r8
   814fc:	bl	604d8 <fputs@plt+0x4f0f0>
   81500:	ldr	r1, [fp, #16]
   81504:	add	r2, r7, #2
   81508:	mov	r0, r5
   8150c:	bl	604d8 <fputs@plt+0x4f0f0>
   81510:	cmp	r6, #0
   81514:	beq	815a0 <fputs@plt+0x701b8>
   81518:	ldr	r5, [sp, #4]
   8151c:	add	r1, r7, #3
   81520:	mov	r2, #0
   81524:	mov	r7, #0
   81528:	ldrsb	r0, [r5]
   8152c:	str	r1, [sp]
   81530:	sub	r3, r1, r0
   81534:	mov	r0, r6
   81538:	mov	r1, #35	; 0x23
   8153c:	bl	49a20 <fputs@plt+0x38638>
   81540:	mov	r1, r0
   81544:	mov	r0, r6
   81548:	mov	r2, r5
   8154c:	mvn	r3, #4
   81550:	bl	1d520 <fputs@plt+0xc138>
   81554:	ldr	r0, [r6]
   81558:	ldrb	r0, [r0, #69]	; 0x45
   8155c:	cmp	r0, #0
   81560:	bne	8157c <fputs@plt+0x70194>
   81564:	ldr	r1, [r6, #32]
   81568:	ldr	r0, [r6, #4]
   8156c:	add	r1, r1, r1, lsl #2
   81570:	add	r0, r0, r1, lsl #2
   81574:	ldrb	r1, [r5]
   81578:	strb	r1, [r0, #-17]	; 0xffffffef
   8157c:	ldr	r0, [sp, #8]
   81580:	mov	r1, #147	; 0x93
   81584:	mov	r3, #0
   81588:	str	r7, [sp]
   8158c:	sub	r0, r0, #24
   81590:	clz	r0, r0
   81594:	lsr	r2, r0, #5
   81598:	mov	r0, r6
   8159c:	bl	49a20 <fputs@plt+0x38638>
   815a0:	mov	r0, r4
   815a4:	mov	r1, sl
   815a8:	bl	47818 <fputs@plt+0x36430>
   815ac:	mov	r0, r4
   815b0:	mov	r1, r8
   815b4:	bl	47818 <fputs@plt+0x36430>
   815b8:	ldr	r1, [fp, #16]
   815bc:	mov	r0, r4
   815c0:	bl	47818 <fputs@plt+0x36430>
   815c4:	sub	sp, fp, #28
   815c8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   815cc:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   815d0:	add	fp, sp, #28
   815d4:	sub	sp, sp, #28
   815d8:	ldr	r9, [r2]
   815dc:	mov	r5, r3
   815e0:	mov	r8, r2
   815e4:	mov	r6, r1
   815e8:	mov	r7, r0
   815ec:	cmp	r1, #0
   815f0:	beq	816c4 <fputs@plt+0x702dc>
   815f4:	mov	r0, r6
   815f8:	bl	11220 <strlen@plt>
   815fc:	bic	r4, r0, #-1073741824	; 0xc0000000
   81600:	cmp	r4, #5
   81604:	bcc	816c8 <fputs@plt+0x702e0>
   81608:	movw	r0, #16696	; 0x4138
   8160c:	and	r1, r9, #64	; 0x40
   81610:	movt	r0, #10
   81614:	ldr	r0, [r0, #12]
   81618:	orrs	r0, r0, r1
   8161c:	beq	816c8 <fputs@plt+0x702e0>
   81620:	movw	r1, #10231	; 0x27f7
   81624:	mov	r0, r6
   81628:	mov	r2, #5
   8162c:	movt	r1, #9
   81630:	bl	11250 <bcmp@plt>
   81634:	cmp	r0, #0
   81638:	bne	816c8 <fputs@plt+0x702e0>
   8163c:	str	r5, [sp, #20]
   81640:	str	r7, [sp, #24]
   81644:	add	r7, r4, #2
   81648:	orr	r9, r9, #64	; 0x40
   8164c:	mov	r5, #0
   81650:	mov	r0, r6
   81654:	ldrb	r3, [r0], #1
   81658:	adds	r1, r7, #1
   8165c:	adc	r2, r5, #0
   81660:	cmp	r3, #38	; 0x26
   81664:	moveq	r7, r1
   81668:	moveq	r5, r2
   8166c:	subs	r4, r4, #1
   81670:	bne	81654 <fputs@plt+0x7026c>
   81674:	bl	13e84 <fputs@plt+0x2a9c>
   81678:	mov	sl, #7
   8167c:	cmp	r0, #0
   81680:	bne	81770 <fputs@plt+0x70388>
   81684:	mov	r0, r7
   81688:	mov	r1, r5
   8168c:	str	r8, [sp, #16]
   81690:	bl	1438c <fputs@plt+0x2fa4>
   81694:	cmp	r0, #0
   81698:	beq	81770 <fputs@plt+0x70388>
   8169c:	mov	r8, r0
   816a0:	ldrb	r0, [r6, #5]
   816a4:	mov	r4, #5
   816a8:	cmp	r0, #47	; 0x2f
   816ac:	bne	817d8 <fputs@plt+0x703f0>
   816b0:	ldrb	r0, [r6, #6]
   816b4:	cmp	r0, #47	; 0x2f
   816b8:	bne	817d8 <fputs@plt+0x703f0>
   816bc:	mov	r4, #7
   816c0:	b	81780 <fputs@plt+0x70398>
   816c4:	mov	r4, #0
   816c8:	bl	13e84 <fputs@plt+0x2a9c>
   816cc:	mov	sl, #7
   816d0:	cmp	r0, #0
   816d4:	bne	81770 <fputs@plt+0x70388>
   816d8:	add	r0, r4, #2
   816dc:	mov	r1, #0
   816e0:	str	r5, [sp, #20]
   816e4:	str	r7, [sp, #24]
   816e8:	str	r8, [sp, #16]
   816ec:	mov	r5, #0
   816f0:	bl	1438c <fputs@plt+0x2fa4>
   816f4:	cmp	r0, #0
   816f8:	beq	81770 <fputs@plt+0x70388>
   816fc:	mov	r1, r6
   81700:	mov	r2, r4
   81704:	mov	r8, r0
   81708:	bl	11244 <memcpy@plt>
   8170c:	add	r0, r8, r4
   81710:	bic	r9, r9, #64	; 0x40
   81714:	strh	r5, [r0]
   81718:	ldr	r4, [sp, #24]
   8171c:	mov	r0, r4
   81720:	bl	13e20 <fputs@plt+0x2a38>
   81724:	ldr	r1, [sp, #20]
   81728:	mov	sl, #0
   8172c:	cmp	r0, #0
   81730:	str	r0, [r1]
   81734:	bne	81760 <fputs@plt+0x70378>
   81738:	movw	r0, #10351	; 0x286f
   8173c:	mov	r1, r4
   81740:	movt	r0, #9
   81744:	bl	15d54 <fputs@plt+0x496c>
   81748:	mov	sl, #1
   8174c:	ldr	r1, [fp, #12]
   81750:	str	r0, [r1]
   81754:	mov	r0, r8
   81758:	bl	144bc <fputs@plt+0x30d4>
   8175c:	mov	r8, #0
   81760:	ldr	r1, [sp, #16]
   81764:	ldr	r0, [fp, #8]
   81768:	str	r9, [r1]
   8176c:	str	r8, [r0]
   81770:	mov	r0, sl
   81774:	sub	sp, fp, #28
   81778:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   8177c:	add	r4, r4, #1
   81780:	ldrb	r0, [r6, r4]
   81784:	cmp	r0, #0
   81788:	cmpne	r0, #47	; 0x2f
   8178c:	bne	8177c <fputs@plt+0x70394>
   81790:	cmp	r4, #16
   81794:	beq	817a4 <fputs@plt+0x703bc>
   81798:	cmp	r4, #7
   8179c:	beq	817d8 <fputs@plt+0x703f0>
   817a0:	b	817c0 <fputs@plt+0x703d8>
   817a4:	movw	r0, #10237	; 0x27fd
   817a8:	add	r1, r6, #7
   817ac:	mov	r2, #9
   817b0:	movt	r0, #9
   817b4:	bl	11250 <bcmp@plt>
   817b8:	cmp	r0, #0
   817bc:	beq	817d4 <fputs@plt+0x703ec>
   817c0:	movw	r0, #10247	; 0x2807
   817c4:	sub	r1, r4, #7
   817c8:	add	r2, r6, #7
   817cc:	movt	r0, #9
   817d0:	b	81b30 <fputs@plt+0x70748>
   817d4:	mov	r4, #16
   817d8:	movw	ip, #48044	; 0xbbac
   817dc:	mov	sl, r9
   817e0:	mov	r2, #0
   817e4:	mov	lr, #0
   817e8:	movt	ip, #8
   817ec:	sub	r9, lr, #1
   817f0:	ldrb	r5, [r6, r4]
   817f4:	cmp	r5, #0
   817f8:	cmpne	r5, #35	; 0x23
   817fc:	beq	81960 <fputs@plt+0x70578>
   81800:	add	r1, r4, #1
   81804:	cmp	r5, #37	; 0x25
   81808:	bne	81830 <fputs@plt+0x70448>
   8180c:	ldrb	r0, [r6, r1]
   81810:	ldrb	r7, [ip, r0]
   81814:	tst	r7, #8
   81818:	beq	81830 <fputs@plt+0x70448>
   8181c:	add	r7, r4, r6
   81820:	ldrb	r7, [r7, #2]
   81824:	ldrb	r3, [ip, r7]
   81828:	tst	r3, #8
   8182c:	bne	81880 <fputs@plt+0x70498>
   81830:	cmp	r2, #1
   81834:	bne	818f8 <fputs@plt+0x70510>
   81838:	cmp	r5, #61	; 0x3d
   8183c:	cmpne	r5, #38	; 0x26
   81840:	bne	8192c <fputs@plt+0x70544>
   81844:	ldrb	r0, [r8, r9]
   81848:	cmp	r0, #0
   8184c:	beq	81858 <fputs@plt+0x70470>
   81850:	b	81918 <fputs@plt+0x70530>
   81854:	add	r4, r4, #1
   81858:	add	r0, r6, r4
   8185c:	ldrb	r0, [r0, #1]
   81860:	cmp	r0, #0
   81864:	beq	81878 <fputs@plt+0x70490>
   81868:	cmp	r0, #35	; 0x23
   8186c:	ldrbne	r0, [r6, r4]
   81870:	cmpne	r0, #38	; 0x26
   81874:	bne	81854 <fputs@plt+0x7046c>
   81878:	add	r4, r4, #1
   8187c:	b	817f0 <fputs@plt+0x70408>
   81880:	ubfx	r1, r0, #6, #1
   81884:	add	r4, r4, #3
   81888:	orr	r1, r1, r1, lsl #3
   8188c:	add	r0, r1, r0
   81890:	ubfx	r1, r7, #6, #1
   81894:	orr	r1, r1, r1, lsl #3
   81898:	add	r1, r1, r7
   8189c:	and	r1, r1, #15
   818a0:	orr	r5, r1, r0, lsl #4
   818a4:	tst	r5, #255	; 0xff
   818a8:	bne	81954 <fputs@plt+0x7056c>
   818ac:	ldrb	r1, [r6, r4]
   818b0:	cmp	r1, #0
   818b4:	cmpne	r1, #35	; 0x23
   818b8:	beq	817f0 <fputs@plt+0x70408>
   818bc:	cmp	r2, #0
   818c0:	cmpeq	r1, #63	; 0x3f
   818c4:	beq	817f0 <fputs@plt+0x70408>
   818c8:	cmp	r2, #1
   818cc:	bne	818e4 <fputs@plt+0x704fc>
   818d0:	cmp	r1, #38	; 0x26
   818d4:	beq	817f0 <fputs@plt+0x70408>
   818d8:	cmp	r1, #61	; 0x3d
   818dc:	bne	818f0 <fputs@plt+0x70508>
   818e0:	b	817f0 <fputs@plt+0x70408>
   818e4:	cmp	r2, #2
   818e8:	cmpeq	r1, #38	; 0x26
   818ec:	beq	817f0 <fputs@plt+0x70408>
   818f0:	add	r4, r4, #1
   818f4:	b	818ac <fputs@plt+0x704c4>
   818f8:	cmp	r2, #0
   818fc:	beq	8193c <fputs@plt+0x70554>
   81900:	cmp	r2, #2
   81904:	bne	81950 <fputs@plt+0x70568>
   81908:	mov	r2, #2
   8190c:	cmp	r5, #38	; 0x26
   81910:	beq	81948 <fputs@plt+0x70560>
   81914:	b	81950 <fputs@plt+0x70568>
   81918:	cmp	r5, #38	; 0x26
   8191c:	bne	81934 <fputs@plt+0x7054c>
   81920:	mov	r5, #0
   81924:	strb	r5, [r8, lr]
   81928:	add	lr, lr, #1
   8192c:	mov	r2, #1
   81930:	b	81950 <fputs@plt+0x70568>
   81934:	mov	r2, #2
   81938:	b	8194c <fputs@plt+0x70564>
   8193c:	mov	r2, #0
   81940:	cmp	r5, #63	; 0x3f
   81944:	bne	81950 <fputs@plt+0x70568>
   81948:	mov	r2, #1
   8194c:	mov	r5, #0
   81950:	mov	r4, r1
   81954:	strb	r5, [r8, lr]
   81958:	add	lr, lr, #1
   8195c:	b	817ec <fputs@plt+0x70404>
   81960:	cmp	r2, #1
   81964:	mov	r1, #0
   81968:	mov	r9, sl
   8196c:	moveq	r0, #0
   81970:	strbeq	r0, [r8, lr]
   81974:	addeq	lr, lr, #1
   81978:	add	r0, r8, lr
   8197c:	strh	r1, [r0]
   81980:	mov	r0, r8
   81984:	bl	11220 <strlen@plt>
   81988:	bic	r0, r0, #-1073741824	; 0xc0000000
   8198c:	add	r4, r0, r8
   81990:	ldrb	r0, [r4, #1]!
   81994:	cmp	r0, #0
   81998:	beq	81718 <fputs@plt+0x70330>
   8199c:	movw	r7, #10279	; 0x2827
   819a0:	movt	r7, #9
   819a4:	cmp	r4, #0
   819a8:	beq	81a04 <fputs@plt+0x7061c>
   819ac:	mov	r0, r4
   819b0:	bl	11220 <strlen@plt>
   819b4:	bic	r6, r0, #-1073741824	; 0xc0000000
   819b8:	add	r0, r6, r4
   819bc:	add	r5, r0, #1
   819c0:	mov	r0, r5
   819c4:	bl	11220 <strlen@plt>
   819c8:	bic	sl, r0, #-1073741824	; 0xc0000000
   819cc:	cmp	r6, #5
   819d0:	beq	81a18 <fputs@plt+0x70630>
   819d4:	cmp	r6, #4
   819d8:	beq	81a50 <fputs@plt+0x70668>
   819dc:	cmp	r6, #3
   819e0:	bne	81b0c <fputs@plt+0x70724>
   819e4:	movw	r0, #10275	; 0x2823
   819e8:	mov	r1, r4
   819ec:	mov	r2, #3
   819f0:	movt	r0, #9
   819f4:	bl	11250 <bcmp@plt>
   819f8:	cmp	r0, #0
   819fc:	streq	r5, [sp, #24]
   81a00:	b	81b0c <fputs@plt+0x70724>
   81a04:	mov	r0, #1
   81a08:	mov	r5, #1
   81a0c:	bl	11220 <strlen@plt>
   81a10:	bic	sl, r0, #-1073741824	; 0xc0000000
   81a14:	b	81b0c <fputs@plt+0x70724>
   81a18:	mov	r0, r7
   81a1c:	mov	r1, r4
   81a20:	mov	r2, #5
   81a24:	bl	11250 <bcmp@plt>
   81a28:	cmp	r0, #0
   81a2c:	bne	81b0c <fputs@plt+0x70724>
   81a30:	mov	r0, #393216	; 0x60000
   81a34:	str	r7, [sp, #12]
   81a38:	str	r0, [sp, #8]
   81a3c:	mvn	r0, #393216	; 0x60000
   81a40:	str	r0, [sp, #4]
   81a44:	movw	r0, #59952	; 0xea30
   81a48:	movt	r0, #8
   81a4c:	b	81a90 <fputs@plt+0x706a8>
   81a50:	movw	r0, #8150	; 0x1fd6
   81a54:	mov	r1, r4
   81a58:	mov	r2, #4
   81a5c:	movt	r0, #9
   81a60:	bl	11250 <bcmp@plt>
   81a64:	cmp	r0, #0
   81a68:	bne	81b0c <fputs@plt+0x70724>
   81a6c:	and	r0, r9, #135	; 0x87
   81a70:	movw	r1, #62518	; 0xf436
   81a74:	str	r0, [sp, #8]
   81a78:	mvn	r0, #135	; 0x87
   81a7c:	movt	r1, #8
   81a80:	str	r0, [sp, #4]
   81a84:	movw	r0, #59976	; 0xea48
   81a88:	movt	r0, #8
   81a8c:	str	r1, [sp, #12]
   81a90:	ldr	r6, [r0]
   81a94:	cmp	r6, #0
   81a98:	beq	81b20 <fputs@plt+0x70738>
   81a9c:	add	r4, r0, #4
   81aa0:	mov	r0, r6
   81aa4:	bl	11220 <strlen@plt>
   81aa8:	bic	r0, r0, #-1073741824	; 0xc0000000
   81aac:	cmp	sl, r0
   81ab0:	bne	81acc <fputs@plt+0x706e4>
   81ab4:	mov	r0, r5
   81ab8:	mov	r1, r6
   81abc:	mov	r2, sl
   81ac0:	bl	11250 <bcmp@plt>
   81ac4:	cmp	r0, #0
   81ac8:	beq	81ae4 <fputs@plt+0x706fc>
   81acc:	ldr	r6, [r4, #4]
   81ad0:	add	r0, r4, #8
   81ad4:	mov	r4, r0
   81ad8:	cmp	r6, #0
   81adc:	bne	81aa0 <fputs@plt+0x706b8>
   81ae0:	b	81b20 <fputs@plt+0x70738>
   81ae4:	ldr	r0, [r4]
   81ae8:	cmp	r0, #0
   81aec:	beq	81b20 <fputs@plt+0x70738>
   81af0:	ldr	r2, [sp, #8]
   81af4:	bic	r1, r0, #128	; 0x80
   81af8:	cmp	r1, r2
   81afc:	bgt	81b38 <fputs@plt+0x70750>
   81b00:	ldr	r1, [sp, #4]
   81b04:	and	r1, r1, r9
   81b08:	orr	r9, r0, r1
   81b0c:	add	r4, sl, r5
   81b10:	ldrb	r0, [r4, #1]!
   81b14:	cmp	r0, #0
   81b18:	bne	819a4 <fputs@plt+0x705bc>
   81b1c:	b	81718 <fputs@plt+0x70330>
   81b20:	ldr	r1, [sp, #12]
   81b24:	movw	r0, #10307	; 0x2843
   81b28:	mov	r2, r5
   81b2c:	movt	r0, #9
   81b30:	bl	15d54 <fputs@plt+0x496c>
   81b34:	b	81748 <fputs@plt+0x70360>
   81b38:	ldr	r1, [sp, #12]
   81b3c:	movw	r0, #10327	; 0x2857
   81b40:	mov	r2, r5
   81b44:	movt	r0, #9
   81b48:	bl	15d54 <fputs@plt+0x496c>
   81b4c:	mov	sl, #3
   81b50:	b	8174c <fputs@plt+0x70364>
   81b54:	push	{r4, r5, r6, r7, fp, lr}
   81b58:	add	fp, sp, #16
   81b5c:	mov	r5, r0
   81b60:	cmp	r1, #0
   81b64:	beq	81bb8 <fputs@plt+0x707d0>
   81b68:	ldm	r1, {r0, r6}
   81b6c:	str	r0, [r6, #4]
   81b70:	ldr	r4, [r6, #48]	; 0x30
   81b74:	cmp	r4, #0
   81b78:	bne	81bdc <fputs@plt+0x707f4>
   81b7c:	mov	r0, #84	; 0x54
   81b80:	mov	r1, #0
   81b84:	mov	r7, #0
   81b88:	bl	1438c <fputs@plt+0x2fa4>
   81b8c:	cmp	r0, #0
   81b90:	beq	81c18 <fputs@plt+0x70830>
   81b94:	mov	r1, #0
   81b98:	mov	r2, #84	; 0x54
   81b9c:	mov	r4, r0
   81ba0:	bl	1119c <memset@plt>
   81ba4:	movw	r0, #4912	; 0x1330
   81ba8:	str	r4, [r6, #48]	; 0x30
   81bac:	movt	r0, #4
   81bb0:	str	r0, [r6, #52]	; 0x34
   81bb4:	b	81bdc <fputs@plt+0x707f4>
   81bb8:	mov	r0, #84	; 0x54
   81bbc:	mov	r1, #0
   81bc0:	bl	1438c <fputs@plt+0x2fa4>
   81bc4:	cmp	r0, #0
   81bc8:	beq	81c28 <fputs@plt+0x70840>
   81bcc:	mov	r1, #0
   81bd0:	mov	r2, #84	; 0x54
   81bd4:	mov	r4, r0
   81bd8:	bl	1119c <memset@plt>
   81bdc:	ldrb	r0, [r4, #76]	; 0x4c
   81be0:	cmp	r0, #0
   81be4:	bne	81c64 <fputs@plt+0x7087c>
   81be8:	vmov.i32	q8, #0	; 0x00000000
   81bec:	mov	r0, #1
   81bf0:	strb	r0, [r4, #77]	; 0x4d
   81bf4:	add	r0, r4, #56	; 0x38
   81bf8:	vst1.32	{d16-d17}, [r0]
   81bfc:	add	r0, r4, #40	; 0x28
   81c00:	vst1.32	{d16-d17}, [r0]
   81c04:	add	r0, r4, #24
   81c08:	vst1.32	{d16-d17}, [r0]
   81c0c:	add	r0, r4, #8
   81c10:	vst1.32	{d16-d17}, [r0]
   81c14:	b	81c64 <fputs@plt+0x7087c>
   81c18:	movw	r0, #4912	; 0x1330
   81c1c:	str	r7, [r6, #48]	; 0x30
   81c20:	movt	r0, #4
   81c24:	str	r0, [r6, #52]	; 0x34
   81c28:	ldrb	r0, [r5, #69]	; 0x45
   81c2c:	mov	r4, #0
   81c30:	cmp	r0, #0
   81c34:	bne	81c64 <fputs@plt+0x7087c>
   81c38:	ldrb	r0, [r5, #70]	; 0x46
   81c3c:	cmp	r0, #0
   81c40:	bne	81c64 <fputs@plt+0x7087c>
   81c44:	mov	r0, #1
   81c48:	strb	r0, [r5, #69]	; 0x45
   81c4c:	ldr	r1, [r5, #164]	; 0xa4
   81c50:	cmp	r1, #1
   81c54:	strge	r0, [r5, #248]	; 0xf8
   81c58:	ldr	r0, [r5, #256]	; 0x100
   81c5c:	add	r0, r0, #1
   81c60:	str	r0, [r5, #256]	; 0x100
   81c64:	mov	r0, r4
   81c68:	pop	{r4, r5, r6, r7, fp, pc}
   81c6c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   81c70:	add	fp, sp, #28
   81c74:	sub	sp, sp, #140	; 0x8c
   81c78:	mov	r9, r0
   81c7c:	ldr	r0, [r2]
   81c80:	mov	r1, #1
   81c84:	bl	19f2c <fputs@plt+0x8b44>
   81c88:	movw	sl, #38315	; 0x95ab
   81c8c:	cmp	r0, #0
   81c90:	movt	sl, #8
   81c94:	movne	sl, r0
   81c98:	ldr	r0, [r9]
   81c9c:	ldr	r0, [r0, #32]
   81ca0:	ldr	r4, [r0, #20]
   81ca4:	str	r0, [sp, #8]
   81ca8:	cmp	r4, #1
   81cac:	blt	81cec <fputs@plt+0x70904>
   81cb0:	ldr	r0, [sp, #8]
   81cb4:	mov	r5, #0
   81cb8:	ldr	r8, [r0, #16]
   81cbc:	add	r6, r8, r5, lsl #4
   81cc0:	ldr	r7, [r6, #4]
   81cc4:	cmp	r7, #0
   81cc8:	beq	81ce0 <fputs@plt+0x708f8>
   81ccc:	ldr	r0, [r8, r5, lsl #4]
   81cd0:	mov	r1, sl
   81cd4:	bl	1606c <fputs@plt+0x4c84>
   81cd8:	cmp	r0, #0
   81cdc:	beq	81d34 <fputs@plt+0x7094c>
   81ce0:	add	r5, r5, #1
   81ce4:	cmp	r5, r4
   81ce8:	blt	81cbc <fputs@plt+0x708d4>
   81cec:	movw	r2, #10381	; 0x288d
   81cf0:	add	r1, sp, #12
   81cf4:	movt	r2, #9
   81cf8:	mov	r0, #128	; 0x80
   81cfc:	mov	r3, sl
   81d00:	bl	15e08 <fputs@plt+0x4a20>
   81d04:	mov	r0, #1
   81d08:	mvn	r1, #0
   81d0c:	mvn	r2, #0
   81d10:	mov	r3, #1
   81d14:	strb	r0, [r9, #25]
   81d18:	str	r0, [r9, #20]
   81d1c:	ldr	r0, [r9]
   81d20:	str	r1, [sp]
   81d24:	add	r1, sp, #12
   81d28:	bl	1a320 <fputs@plt+0x8f38>
   81d2c:	sub	sp, fp, #28
   81d30:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   81d34:	cmp	r5, #1
   81d38:	bhi	81d4c <fputs@plt+0x70964>
   81d3c:	movw	r2, #10402	; 0x28a2
   81d40:	add	r1, sp, #12
   81d44:	movt	r2, #9
   81d48:	b	81cf8 <fputs@plt+0x70910>
   81d4c:	ldr	r0, [sp, #8]
   81d50:	ldrb	r0, [r0, #67]	; 0x43
   81d54:	cmp	r0, #0
   81d58:	beq	81d84 <fputs@plt+0x7099c>
   81d5c:	ldrb	r0, [r7, #8]
   81d60:	cmp	r0, #0
   81d64:	bne	81d74 <fputs@plt+0x7098c>
   81d68:	ldr	r0, [r7, #16]
   81d6c:	cmp	r0, #0
   81d70:	beq	81d9c <fputs@plt+0x709b4>
   81d74:	movw	r2, #10470	; 0x28e6
   81d78:	add	r1, sp, #12
   81d7c:	movt	r2, #9
   81d80:	b	81cf8 <fputs@plt+0x70910>
   81d84:	movw	r2, #10428	; 0x28bc
   81d88:	add	r1, sp, #12
   81d8c:	mov	r0, #128	; 0x80
   81d90:	movt	r2, #9
   81d94:	bl	15e08 <fputs@plt+0x4a20>
   81d98:	b	81d04 <fputs@plt+0x7091c>
   81d9c:	mov	r0, r7
   81da0:	bl	3302c <fputs@plt+0x21c44>
   81da4:	mov	r0, #0
   81da8:	str	r0, [r6, #4]
   81dac:	str	r0, [r6, #12]
   81db0:	ldr	r0, [sp, #8]
   81db4:	bl	4a044 <fputs@plt+0x38c5c>
   81db8:	b	81d2c <fputs@plt+0x70944>
   81dbc:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   81dc0:	add	fp, sp, #24
   81dc4:	ldr	r8, [r0]
   81dc8:	mov	r5, r0
   81dcc:	ldr	r0, [r8, #20]
   81dd0:	cmp	r0, #1
   81dd4:	blt	81e24 <fputs@plt+0x70a3c>
   81dd8:	ldr	r9, [r8, #16]
   81ddc:	mov	r4, r1
   81de0:	mov	r6, #0
   81de4:	ldr	r1, [r9, #12]
   81de8:	ldr	r7, [r1, #16]
   81dec:	cmp	r7, #0
   81df0:	beq	81e14 <fputs@plt+0x70a2c>
   81df4:	ldr	r1, [r7, #8]
   81df8:	mov	r0, r5
   81dfc:	mov	r2, r4
   81e00:	bl	81e28 <fputs@plt+0x70a40>
   81e04:	ldr	r7, [r7]
   81e08:	cmp	r7, #0
   81e0c:	bne	81df4 <fputs@plt+0x70a0c>
   81e10:	ldr	r0, [r8, #20]
   81e14:	add	r6, r6, #1
   81e18:	add	r9, r9, #16
   81e1c:	cmp	r6, r0
   81e20:	blt	81de4 <fputs@plt+0x709fc>
   81e24:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   81e28:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   81e2c:	add	fp, sp, #28
   81e30:	push	{r1}		; (str r1, [sp, #-4]!)
   81e34:	ldr	r7, [r1, #8]
   81e38:	cmp	r7, #0
   81e3c:	beq	81f3c <fputs@plt+0x70b54>
   81e40:	mov	r4, r2
   81e44:	mov	r8, r0
   81e48:	cmp	r4, #0
   81e4c:	beq	81ea0 <fputs@plt+0x70ab8>
   81e50:	ldrh	r0, [r7, #52]	; 0x34
   81e54:	cmp	r0, #0
   81e58:	beq	81f30 <fputs@plt+0x70b48>
   81e5c:	ldr	sl, [r7, #4]
   81e60:	lsl	r5, r0, #1
   81e64:	mov	r9, #0
   81e68:	add	r0, sl, r9
   81e6c:	ldrsh	r0, [r0]
   81e70:	cmp	r0, #0
   81e74:	bmi	81e90 <fputs@plt+0x70aa8>
   81e78:	ldr	r0, [r7, #32]
   81e7c:	mov	r1, r4
   81e80:	ldr	r0, [r0, r9, lsl #1]
   81e84:	bl	1606c <fputs@plt+0x4c84>
   81e88:	cmp	r0, #0
   81e8c:	beq	81ea0 <fputs@plt+0x70ab8>
   81e90:	add	r9, r9, #2
   81e94:	cmp	r5, r9
   81e98:	bne	81e68 <fputs@plt+0x70a80>
   81e9c:	b	81f30 <fputs@plt+0x70b48>
   81ea0:	ldr	r0, [sp]
   81ea4:	movw	r5, #48576	; 0xbdc0
   81ea8:	movt	r5, #65520	; 0xfff0
   81eac:	ldr	r0, [r0, #64]	; 0x40
   81eb0:	cmp	r0, #0
   81eb4:	beq	81ef8 <fputs@plt+0x70b10>
   81eb8:	ldr	r2, [r8]
   81ebc:	ldr	r1, [r2, #20]
   81ec0:	cmp	r1, #1
   81ec4:	blt	81ef4 <fputs@plt+0x70b0c>
   81ec8:	ldr	r2, [r2, #16]
   81ecc:	mov	r5, #0
   81ed0:	add	r2, r2, #12
   81ed4:	ldr	r3, [r2, r5, lsl #4]
   81ed8:	cmp	r3, r0
   81edc:	beq	81ef8 <fputs@plt+0x70b10>
   81ee0:	add	r5, r5, #1
   81ee4:	cmp	r1, r5
   81ee8:	bne	81ed4 <fputs@plt+0x70aec>
   81eec:	mov	r5, r1
   81ef0:	b	81ef8 <fputs@plt+0x70b10>
   81ef4:	mov	r5, #0
   81ef8:	ldr	r6, [r8, #416]	; 0x1a0
   81efc:	mov	r0, r8
   81f00:	mov	r1, r5
   81f04:	bl	65ea8 <fputs@plt+0x54ac0>
   81f08:	cmp	r6, #0
   81f0c:	mov	r1, #1
   81f10:	mvn	r2, #0
   81f14:	moveq	r6, r8
   81f18:	ldr	r0, [r6, #336]	; 0x150
   81f1c:	orr	r0, r0, r1, lsl r5
   81f20:	mov	r1, r7
   81f24:	str	r0, [r6, #336]	; 0x150
   81f28:	mov	r0, r8
   81f2c:	bl	6b4f8 <fputs@plt+0x5a110>
   81f30:	ldr	r7, [r7, #20]
   81f34:	cmp	r7, #0
   81f38:	bne	81e48 <fputs@plt+0x70a60>
   81f3c:	sub	sp, fp, #28
   81f40:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   81f44:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   81f48:	add	fp, sp, #24
   81f4c:	sub	sp, sp, #8
   81f50:	mov	r5, r0
   81f54:	ldr	r0, [r0]
   81f58:	mov	r8, r1
   81f5c:	ldr	r4, [r5, #416]	; 0x1a0
   81f60:	ldr	r0, [r0, #16]
   81f64:	add	r0, r0, r1, lsl #4
   81f68:	ldr	r6, [r0, #12]
   81f6c:	mov	r0, r5
   81f70:	bl	65ea8 <fputs@plt+0x54ac0>
   81f74:	cmp	r4, #0
   81f78:	mov	r1, #1
   81f7c:	mov	r3, #0
   81f80:	moveq	r4, r5
   81f84:	ldr	r0, [r4, #336]	; 0x150
   81f88:	orr	r0, r0, r1, lsl r8
   81f8c:	mov	r1, r8
   81f90:	str	r0, [r4, #336]	; 0x150
   81f94:	ldr	r9, [r5, #72]	; 0x48
   81f98:	add	r0, r9, #3
   81f9c:	mov	r2, r9
   81fa0:	str	r0, [r5, #72]	; 0x48
   81fa4:	mov	r0, #0
   81fa8:	str	r0, [sp]
   81fac:	mov	r0, r5
   81fb0:	bl	82120 <fputs@plt+0x70d38>
   81fb4:	ldr	r7, [r6, #16]
   81fb8:	cmp	r7, #0
   81fbc:	beq	81ff4 <fputs@plt+0x70c0c>
   81fc0:	ldr	r0, [r5, #76]	; 0x4c
   81fc4:	ldr	r4, [r5, #72]	; 0x48
   81fc8:	add	r6, r0, #1
   81fcc:	ldr	r1, [r7, #8]
   81fd0:	mov	r0, r5
   81fd4:	mov	r2, #0
   81fd8:	mov	r3, r9
   81fdc:	str	r6, [sp]
   81fe0:	str	r4, [sp, #4]
   81fe4:	bl	822b8 <fputs@plt+0x70ed0>
   81fe8:	ldr	r7, [r7]
   81fec:	cmp	r7, #0
   81ff0:	bne	81fcc <fputs@plt+0x70be4>
   81ff4:	mov	r0, r5
   81ff8:	mov	r1, r8
   81ffc:	sub	sp, fp, #24
   82000:	pop	{r4, r5, r6, r7, r8, r9, fp, lr}
   82004:	b	82c2c <fputs@plt+0x71844>
   82008:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   8200c:	add	fp, sp, #24
   82010:	sub	sp, sp, #8
   82014:	mov	r4, r0
   82018:	ldr	r0, [r1, #64]	; 0x40
   8201c:	mov	r8, r2
   82020:	mov	r6, r1
   82024:	cmp	r0, #0
   82028:	beq	82068 <fputs@plt+0x70c80>
   8202c:	ldr	r2, [r4]
   82030:	ldr	r1, [r2, #20]
   82034:	cmp	r1, #1
   82038:	blt	82074 <fputs@plt+0x70c8c>
   8203c:	ldr	r2, [r2, #16]
   82040:	mov	r7, #0
   82044:	add	r2, r2, #12
   82048:	ldr	r3, [r2, r7, lsl #4]
   8204c:	cmp	r3, r0
   82050:	beq	82078 <fputs@plt+0x70c90>
   82054:	add	r7, r7, #1
   82058:	cmp	r1, r7
   8205c:	bne	82048 <fputs@plt+0x70c60>
   82060:	mov	r7, r1
   82064:	b	82078 <fputs@plt+0x70c90>
   82068:	movw	r7, #48576	; 0xbdc0
   8206c:	movt	r7, #65520	; 0xfff0
   82070:	b	82078 <fputs@plt+0x70c90>
   82074:	mov	r7, #0
   82078:	ldr	r5, [r4, #416]	; 0x1a0
   8207c:	mov	r0, r4
   82080:	mov	r1, r7
   82084:	bl	65ea8 <fputs@plt+0x54ac0>
   82088:	cmp	r5, #0
   8208c:	mov	r1, #1
   82090:	moveq	r5, r4
   82094:	cmp	r8, #0
   82098:	ldr	r0, [r5, #336]	; 0x150
   8209c:	orr	r0, r0, r1, lsl r7
   820a0:	movw	r1, #8086	; 0x1f96
   820a4:	movt	r1, #9
   820a8:	str	r0, [r5, #336]	; 0x150
   820ac:	ldr	r5, [r4, #72]	; 0x48
   820b0:	add	r0, r5, #3
   820b4:	mov	r2, r5
   820b8:	str	r0, [r4, #72]	; 0x48
   820bc:	movw	r0, #6229	; 0x1855
   820c0:	movt	r0, #9
   820c4:	moveq	r1, r0
   820c8:	mov	r0, r8
   820cc:	moveq	r0, r6
   820d0:	ldr	r3, [r0]
   820d4:	str	r1, [sp]
   820d8:	mov	r0, r4
   820dc:	mov	r1, r7
   820e0:	bl	82120 <fputs@plt+0x70d38>
   820e4:	ldr	r1, [r4, #76]	; 0x4c
   820e8:	ldr	r0, [r4, #72]	; 0x48
   820ec:	mov	r2, r8
   820f0:	mov	r3, r5
   820f4:	add	r1, r1, #1
   820f8:	str	r0, [sp, #4]
   820fc:	mov	r0, r4
   82100:	str	r1, [sp]
   82104:	mov	r1, r6
   82108:	bl	822b8 <fputs@plt+0x70ed0>
   8210c:	mov	r0, r4
   82110:	mov	r1, r7
   82114:	sub	sp, fp, #24
   82118:	pop	{r4, r5, r6, r7, r8, sl, fp, lr}
   8211c:	b	82c2c <fputs@plt+0x71844>
   82120:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   82124:	add	fp, sp, #28
   82128:	sub	sp, sp, #44	; 0x2c
   8212c:	ldr	r4, [r0]
   82130:	str	r3, [sp, #20]
   82134:	mov	r7, r2
   82138:	mov	r6, r1
   8213c:	mov	r5, r0
   82140:	bl	60424 <fputs@plt+0x4f03c>
   82144:	cmp	r0, #0
   82148:	beq	822b0 <fputs@plt+0x70ec8>
   8214c:	str	r5, [sp, #24]
   82150:	ldr	r5, [r4, #16]
   82154:	str	r7, [sp, #12]
   82158:	mov	r7, #0
   8215c:	str	r0, [sp, #16]
   82160:	ldr	r9, [sp, #24]
   82164:	movw	r0, #60044	; 0xea8c
   82168:	ldr	r2, [r5, r6, lsl #4]
   8216c:	movt	r0, #8
   82170:	ldr	sl, [r0, -r7, lsl #3]
   82174:	mov	r0, r4
   82178:	mov	r1, sl
   8217c:	bl	227d4 <fputs@plt+0x113ec>
   82180:	cmp	r0, #0
   82184:	beq	821ec <fputs@plt+0x70e04>
   82188:	ldr	r8, [r0, #28]
   8218c:	add	r0, sp, #32
   82190:	mov	r1, #0
   82194:	mov	r3, #1
   82198:	str	sl, [sp]
   8219c:	str	r8, [r0, -r7, lsl #2]
   821a0:	add	r0, sp, #29
   821a4:	mov	r2, r8
   821a8:	strb	r1, [r0, -r7]
   821ac:	mov	r0, r9
   821b0:	mov	r1, r6
   821b4:	bl	606a4 <fputs@plt+0x4f2bc>
   821b8:	ldr	r0, [sp, #20]
   821bc:	cmp	r0, #0
   821c0:	beq	82230 <fputs@plt+0x70e48>
   821c4:	ldr	r1, [fp, #8]
   821c8:	ldr	r2, [r5, r6, lsl #4]
   821cc:	str	r0, [sp, #4]
   821d0:	mov	r0, r9
   821d4:	mov	r3, sl
   821d8:	str	r1, [sp]
   821dc:	movw	r1, #6247	; 0x1867
   821e0:	movt	r1, #9
   821e4:	bl	669cc <fputs@plt+0x555e4>
   821e8:	b	8224c <fputs@plt+0x70e64>
   821ec:	cmp	r7, #0
   821f0:	bne	8224c <fputs@plt+0x70e64>
   821f4:	ldr	r2, [r5, r6, lsl #4]
   821f8:	ldr	r8, [sp, #24]
   821fc:	movw	r0, #10538	; 0x292a
   82200:	movw	r1, #10577	; 0x2951
   82204:	mov	r3, sl
   82208:	movt	r0, #9
   8220c:	movt	r1, #9
   82210:	str	r0, [sp]
   82214:	mov	r0, r8
   82218:	bl	669cc <fputs@plt+0x555e4>
   8221c:	ldr	r0, [r8, #396]	; 0x18c
   82220:	mov	r1, #16
   82224:	strb	r1, [sp, #29]
   82228:	str	r0, [sp, #32]
   8222c:	b	8224c <fputs@plt+0x70e64>
   82230:	mov	r0, #0
   82234:	mov	r1, #119	; 0x77
   82238:	mov	r2, r8
   8223c:	mov	r3, r6
   82240:	str	r0, [sp]
   82244:	ldr	r0, [sp, #16]
   82248:	bl	49a20 <fputs@plt+0x38638>
   8224c:	sub	r7, r7, #1
   82250:	cmn	r7, #3
   82254:	bne	82164 <fputs@plt+0x70d7c>
   82258:	ldr	r4, [sp, #16]
   8225c:	ldr	r3, [sp, #32]
   82260:	ldr	r2, [sp, #12]
   82264:	mov	r1, #55	; 0x37
   82268:	str	r6, [sp]
   8226c:	mov	r0, r4
   82270:	bl	49a20 <fputs@plt+0x38638>
   82274:	mov	r1, r0
   82278:	mov	r0, r4
   8227c:	mov	r2, #3
   82280:	mvn	r3, #13
   82284:	bl	1d520 <fputs@plt+0xc138>
   82288:	ldr	r0, [r4]
   8228c:	ldrb	r0, [r0, #69]	; 0x45
   82290:	cmp	r0, #0
   82294:	bne	822b0 <fputs@plt+0x70ec8>
   82298:	ldr	r1, [r4, #32]
   8229c:	ldr	r0, [r4, #4]
   822a0:	add	r1, r1, r1, lsl #2
   822a4:	add	r0, r0, r1, lsl #2
   822a8:	ldrb	r1, [sp, #29]
   822ac:	strb	r1, [r0, #-17]	; 0xffffffef
   822b0:	sub	sp, fp, #28
   822b4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   822b8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   822bc:	add	fp, sp, #28
   822c0:	sub	sp, sp, #92	; 0x5c
   822c4:	ldr	sl, [fp, #8]
   822c8:	mov	r5, r1
   822cc:	ldr	r1, [r0, #76]	; 0x4c
   822d0:	mov	r9, r2
   822d4:	ldr	r6, [r0]
   822d8:	mov	r8, r3
   822dc:	str	r0, [fp, #-44]	; 0xffffffd4
   822e0:	add	r2, sl, #7
   822e4:	cmp	r1, r2
   822e8:	str	r2, [fp, #-32]	; 0xffffffe0
   822ec:	movle	r1, r2
   822f0:	str	r1, [r0, #76]	; 0x4c
   822f4:	bl	60424 <fputs@plt+0x4f03c>
   822f8:	cmp	r5, #0
   822fc:	movne	r4, r0
   82300:	cmpne	r0, #0
   82304:	bne	82310 <fputs@plt+0x70f28>
   82308:	sub	sp, fp, #28
   8230c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   82310:	ldr	r0, [r5, #28]
   82314:	cmp	r0, #0
   82318:	beq	82308 <fputs@plt+0x70f20>
   8231c:	ldr	r1, [r5]
   82320:	movw	r0, #10600	; 0x2968
   82324:	movw	r2, #48040	; 0xbba8
   82328:	mov	r3, #0
   8232c:	movt	r0, #9
   82330:	movt	r2, #8
   82334:	bl	1df58 <fputs@plt+0xcb70>
   82338:	cmp	r0, #0
   8233c:	bne	82308 <fputs@plt+0x70f20>
   82340:	ldr	r0, [r5, #64]	; 0x40
   82344:	cmp	r0, #0
   82348:	beq	82384 <fputs@plt+0x70f9c>
   8234c:	ldr	r1, [r6, #20]
   82350:	cmp	r1, #1
   82354:	blt	82390 <fputs@plt+0x70fa8>
   82358:	ldr	r2, [r6, #16]
   8235c:	mov	r7, #0
   82360:	add	r2, r2, #12
   82364:	ldr	r3, [r2, r7, lsl #4]
   82368:	cmp	r3, r0
   8236c:	beq	82394 <fputs@plt+0x70fac>
   82370:	add	r7, r7, #1
   82374:	cmp	r1, r7
   82378:	bne	82364 <fputs@plt+0x70f7c>
   8237c:	mov	r7, r1
   82380:	b	82394 <fputs@plt+0x70fac>
   82384:	movw	r7, #48576	; 0xbdc0
   82388:	movt	r7, #65520	; 0xfff0
   8238c:	b	82394 <fputs@plt+0x70fac>
   82390:	mov	r7, #0
   82394:	ldr	r0, [r6, #16]
   82398:	ldr	r2, [r5]
   8239c:	mov	r1, #28
   823a0:	mov	r3, #0
   823a4:	ldr	r0, [r0, r7, lsl #4]
   823a8:	str	r0, [sp]
   823ac:	ldr	r0, [fp, #-44]	; 0xffffffd4
   823b0:	bl	66430 <fputs@plt+0x55048>
   823b4:	cmp	r0, #0
   823b8:	bne	82308 <fputs@plt+0x70f20>
   823bc:	add	r0, sl, #6
   823c0:	str	r6, [sp, #28]
   823c4:	ldr	r6, [fp, #-44]	; 0xffffffd4
   823c8:	ldr	r2, [r5, #28]
   823cc:	mov	r1, r7
   823d0:	mov	r3, #0
   823d4:	str	r0, [sp, #8]
   823d8:	add	r0, sl, #5
   823dc:	str	r0, [sp, #32]
   823e0:	add	r0, sl, #4
   823e4:	str	r0, [sp, #16]
   823e8:	add	r0, sl, #3
   823ec:	str	r0, [sp, #56]	; 0x38
   823f0:	ldr	r0, [r5]
   823f4:	str	r0, [sp]
   823f8:	mov	r0, r6
   823fc:	bl	606a4 <fputs@plt+0x4f2bc>
   82400:	ldr	r1, [fp, #12]
   82404:	ldr	r0, [r6, #72]	; 0x48
   82408:	mov	r3, r5
   8240c:	str	r7, [sp, #24]
   82410:	add	r2, r1, #2
   82414:	cmp	r0, r2
   82418:	movgt	r2, r0
   8241c:	mov	r0, #54	; 0x36
   82420:	str	r2, [r6, #72]	; 0x48
   82424:	str	r0, [sp]
   82428:	mov	r0, r6
   8242c:	mov	r2, r7
   82430:	bl	605ac <fputs@plt+0x4f1c4>
   82434:	str	r5, [sp, #40]	; 0x28
   82438:	ldr	r3, [sp, #16]
   8243c:	mov	r1, #97	; 0x61
   82440:	mov	r2, #0
   82444:	ldr	r0, [sp, #40]	; 0x28
   82448:	ldr	r5, [r0]
   8244c:	mov	r0, #0
   82450:	str	r0, [sp]
   82454:	mov	r0, r4
   82458:	bl	49a20 <fputs@plt+0x38638>
   8245c:	mov	r2, r5
   82460:	ldr	r5, [sp, #40]	; 0x28
   82464:	mov	r1, r0
   82468:	mov	r0, r4
   8246c:	mov	r3, #0
   82470:	bl	1d520 <fputs@plt+0xc138>
   82474:	mov	r0, sl
   82478:	ldr	sl, [r5, #8]
   8247c:	cmp	sl, #0
   82480:	beq	82af0 <fputs@plt+0x71708>
   82484:	ldr	r2, [fp, #12]
   82488:	ldr	r7, [sp, #56]	; 0x38
   8248c:	add	r1, r0, #2
   82490:	add	r6, r0, #1
   82494:	mov	r3, #1
   82498:	str	r9, [sp, #20]
   8249c:	str	r8, [sp, #52]	; 0x34
   824a0:	str	r1, [fp, #-52]	; 0xffffffcc
   824a4:	str	r6, [sp, #60]	; 0x3c
   824a8:	add	r0, r2, #1
   824ac:	str	r0, [fp, #-36]	; 0xffffffdc
   824b0:	cmp	r9, #0
   824b4:	cmpne	sl, r9
   824b8:	bne	82ae0 <fputs@plt+0x716f8>
   824bc:	ldr	r0, [sl, #36]	; 0x24
   824c0:	ldrb	r1, [r5, #42]	; 0x2a
   824c4:	cmp	r0, #0
   824c8:	moveq	r3, r0
   824cc:	ldrb	r0, [sl, #55]	; 0x37
   824d0:	tst	r1, #32
   824d4:	str	r3, [fp, #-56]	; 0xffffffc8
   824d8:	beq	824f4 <fputs@plt+0x7110c>
   824dc:	and	r1, r0, #3
   824e0:	cmp	r1, #2
   824e4:	bne	824f4 <fputs@plt+0x7110c>
   824e8:	ldr	r6, [r5]
   824ec:	ldrh	r8, [sl, #50]	; 0x32
   824f0:	b	82504 <fputs@plt+0x7111c>
   824f4:	ldr	r6, [sl]
   824f8:	ldrh	r8, [sl, #52]	; 0x34
   824fc:	tst	r0, #8
   82500:	bne	8250c <fputs@plt+0x71124>
   82504:	mov	r5, r8
   82508:	b	82510 <fputs@plt+0x71128>
   8250c:	ldrh	r5, [sl, #50]	; 0x32
   82510:	ldr	r3, [sp, #32]
   82514:	ldr	r9, [fp, #-36]	; 0xffffffdc
   82518:	mov	r0, #0
   8251c:	mov	r1, #97	; 0x61
   82520:	mov	r2, #0
   82524:	str	r0, [sp]
   82528:	mov	r0, r4
   8252c:	bl	49a20 <fputs@plt+0x38638>
   82530:	mov	r1, r0
   82534:	mov	r0, r4
   82538:	mov	r2, r6
   8253c:	mov	r3, #0
   82540:	bl	1d520 <fputs@plt+0xc138>
   82544:	ldr	r7, [fp, #-44]	; 0xffffffd4
   82548:	ldr	r0, [fp, #-32]	; 0xffffffe0
   8254c:	sub	r6, r5, #1
   82550:	mov	r2, r9
   82554:	str	r5, [sp, #48]	; 0x30
   82558:	ldr	r1, [r7, #76]	; 0x4c
   8255c:	add	r0, r6, r0
   82560:	cmp	r1, r0
   82564:	movgt	r0, r1
   82568:	mov	r1, #54	; 0x36
   8256c:	str	r0, [r7, #76]	; 0x4c
   82570:	ldr	r0, [sp, #24]
   82574:	ldr	r3, [sl, #44]	; 0x2c
   82578:	str	r0, [sp]
   8257c:	mov	r0, r4
   82580:	bl	49a20 <fputs@plt+0x38638>
   82584:	ldr	r5, [r7, #8]
   82588:	mov	r0, r7
   8258c:	mov	r1, sl
   82590:	bl	607ac <fputs@plt+0x4f3c4>
   82594:	mov	r2, r0
   82598:	mov	r0, r5
   8259c:	mvn	r1, #0
   825a0:	mvn	r3, #5
   825a4:	bl	1d520 <fputs@plt+0xc138>
   825a8:	ldr	r5, [fp, #-52]	; 0xffffffcc
   825ac:	mov	r0, #0
   825b0:	mov	r2, r8
   825b4:	mov	r1, #22
   825b8:	mov	r8, #0
   825bc:	str	r0, [sp]
   825c0:	mov	r0, r4
   825c4:	mov	r3, r5
   825c8:	bl	49a20 <fputs@plt+0x38638>
   825cc:	ldr	r7, [sp, #56]	; 0x38
   825d0:	ldrh	r2, [sl, #50]	; 0x32
   825d4:	mov	r0, r4
   825d8:	mov	r1, #22
   825dc:	str	sl, [fp, #-48]	; 0xffffffd0
   825e0:	str	r8, [sp]
   825e4:	mov	r3, r7
   825e8:	bl	49a20 <fputs@plt+0x38638>
   825ec:	ldr	r0, [sp, #60]	; 0x3c
   825f0:	mov	r1, #35	; 0x23
   825f4:	mov	r2, #0
   825f8:	mov	r3, r5
   825fc:	str	r0, [sp]
   82600:	mov	r0, r4
   82604:	bl	49a20 <fputs@plt+0x38638>
   82608:	movw	r2, #60068	; 0xeaa4
   8260c:	mov	r1, r0
   82610:	mov	r0, r4
   82614:	mvn	r3, #4
   82618:	movt	r2, #8
   8261c:	bl	1d520 <fputs@plt+0xc138>
   82620:	ldr	r0, [r4]
   82624:	ldrb	r0, [r0, #69]	; 0x45
   82628:	cmp	r0, #0
   8262c:	bne	82648 <fputs@plt+0x71260>
   82630:	ldr	r1, [r4, #32]
   82634:	ldr	r0, [r4, #4]
   82638:	add	r1, r1, r1, lsl #2
   8263c:	add	r0, r0, r1, lsl #2
   82640:	mov	r1, #2
   82644:	strb	r1, [r0, #-17]	; 0xffffffef
   82648:	mov	r0, r4
   8264c:	mov	r1, #108	; 0x6c
   82650:	mov	r2, r9
   82654:	mov	r3, #0
   82658:	str	r8, [sp]
   8265c:	bl	49a20 <fputs@plt+0x38638>
   82660:	str	r0, [sp, #36]	; 0x24
   82664:	mov	r0, r4
   82668:	mov	r1, #22
   8266c:	mov	r2, #0
   82670:	mov	r3, r5
   82674:	str	r8, [sp]
   82678:	bl	49a20 <fputs@plt+0x38638>
   8267c:	ldr	r8, [sp, #52]	; 0x34
   82680:	ldr	sl, [fp, #8]
   82684:	cmp	r6, #1
   82688:	mov	r9, #0
   8268c:	blt	82928 <fputs@plt+0x71540>
   82690:	mov	r0, r4
   82694:	bl	626a8 <fputs@plt+0x512c0>
   82698:	str	r0, [sp, #44]	; 0x2c
   8269c:	ldr	r0, [sp, #28]
   826a0:	lsl	r2, r6, #2
   826a4:	mov	r3, #0
   826a8:	bl	238e0 <fputs@plt+0x124f8>
   826ac:	cmp	r0, #0
   826b0:	str	r0, [fp, #-40]	; 0xffffffd8
   826b4:	beq	82acc <fputs@plt+0x716e4>
   826b8:	mov	r0, r4
   826bc:	mov	r1, #13
   826c0:	mov	r2, #0
   826c4:	mov	r3, #0
   826c8:	str	r9, [sp]
   826cc:	bl	49a20 <fputs@plt+0x38638>
   826d0:	ldr	r0, [r4, #32]
   826d4:	ldr	r1, [fp, #-48]	; 0xffffffd0
   826d8:	cmp	r6, #1
   826dc:	str	r0, [sp, #12]
   826e0:	bne	82718 <fputs@plt+0x71330>
   826e4:	ldrh	r0, [r1, #50]	; 0x32
   826e8:	cmp	r0, #1
   826ec:	bne	82718 <fputs@plt+0x71330>
   826f0:	ldrb	r0, [r1, #54]	; 0x36
   826f4:	cmp	r0, #0
   826f8:	beq	82718 <fputs@plt+0x71330>
   826fc:	ldr	r2, [fp, #-32]	; 0xffffffe0
   82700:	ldr	r3, [sp, #44]	; 0x2c
   82704:	mov	r0, r4
   82708:	mov	r1, #77	; 0x4d
   8270c:	str	r9, [sp]
   82710:	bl	49a20 <fputs@plt+0x38638>
   82714:	ldr	r1, [fp, #-48]	; 0xffffffd0
   82718:	mov	r5, #0
   8271c:	mov	r9, #0
   82720:	ldr	r0, [r1, #32]
   82724:	ldr	r1, [r0, r9, lsl #2]
   82728:	ldr	r0, [fp, #-44]	; 0xffffffd4
   8272c:	bl	60944 <fputs@plt+0x4f55c>
   82730:	ldr	r3, [fp, #-52]	; 0xffffffcc
   82734:	mov	r8, r0
   82738:	mov	r0, r4
   8273c:	mov	r1, #22
   82740:	mov	r2, r9
   82744:	str	r5, [sp]
   82748:	bl	49a20 <fputs@plt+0x38638>
   8274c:	ldr	r2, [fp, #-36]	; 0xffffffdc
   82750:	mov	r0, r4
   82754:	mov	r1, #47	; 0x2f
   82758:	mov	r3, r9
   8275c:	str	r7, [sp]
   82760:	bl	49a20 <fputs@plt+0x38638>
   82764:	ldr	r0, [fp, #-32]	; 0xffffffe0
   82768:	mov	r1, #78	; 0x4e
   8276c:	mov	r2, r7
   82770:	mov	r3, #0
   82774:	add	r0, r0, r9
   82778:	str	r0, [sp]
   8277c:	mov	r0, r4
   82780:	bl	49a20 <fputs@plt+0x38638>
   82784:	mov	sl, r0
   82788:	mov	r0, r4
   8278c:	mov	r2, r8
   82790:	mvn	r3, #3
   82794:	mov	r1, sl
   82798:	bl	1d520 <fputs@plt+0xc138>
   8279c:	ldr	r0, [fp, #-40]	; 0xffffffd8
   827a0:	str	sl, [r0, r9, lsl #2]
   827a4:	ldr	r0, [r4]
   827a8:	ldrb	r0, [r0, #69]	; 0x45
   827ac:	cmp	r0, #0
   827b0:	bne	827cc <fputs@plt+0x713e4>
   827b4:	ldr	r1, [r4, #32]
   827b8:	ldr	r0, [r4, #4]
   827bc:	add	r1, r1, r1, lsl #2
   827c0:	add	r0, r0, r1, lsl #2
   827c4:	mov	r1, #128	; 0x80
   827c8:	strb	r1, [r0, #-17]	; 0xffffffef
   827cc:	ldr	r1, [fp, #-48]	; 0xffffffd0
   827d0:	add	r9, r9, #1
   827d4:	cmp	r6, r9
   827d8:	bne	82720 <fputs@plt+0x71338>
   827dc:	ldr	r3, [fp, #-52]	; 0xffffffcc
   827e0:	ldr	r8, [sp, #52]	; 0x34
   827e4:	mov	r9, #0
   827e8:	mov	r0, r4
   827ec:	mov	r1, #22
   827f0:	mov	r2, r6
   827f4:	str	r9, [sp]
   827f8:	bl	49a20 <fputs@plt+0x38638>
   827fc:	ldr	r3, [sp, #44]	; 0x2c
   82800:	mov	r0, r4
   82804:	mov	r1, #13
   82808:	mov	r2, #0
   8280c:	str	r9, [sp]
   82810:	bl	49a20 <fputs@plt+0x38638>
   82814:	ldr	r0, [r4, #32]
   82818:	ldr	r1, [r4, #24]
   8281c:	movw	r7, #35320	; 0x89f8
   82820:	movt	r7, #10
   82824:	sub	r3, r0, #1
   82828:	str	r3, [r1, #96]	; 0x60
   8282c:	ldr	r2, [r4]
   82830:	ldrb	r2, [r2, #69]	; 0x45
   82834:	cmp	r2, #0
   82838:	bne	82854 <fputs@plt+0x7146c>
   8283c:	ldr	r7, [sp, #12]
   82840:	subs	r7, r7, #1
   82844:	movlt	r7, r3
   82848:	add	r3, r7, r7, lsl #2
   8284c:	ldr	r7, [r4, #4]
   82850:	add	r7, r7, r3, lsl #2
   82854:	ldr	r3, [sp, #48]	; 0x30
   82858:	ldr	sl, [fp, #8]
   8285c:	str	r0, [r7, #8]
   82860:	mov	r6, #0
   82864:	sub	r7, r3, #2
   82868:	ldr	r3, [fp, #-40]	; 0xffffffd8
   8286c:	sub	r5, r0, #1
   82870:	tst	r2, #255	; 0xff
   82874:	ldr	r3, [r3, r6, lsl #2]
   82878:	str	r5, [r1, #96]	; 0x60
   8287c:	movw	r1, #35320	; 0x89f8
   82880:	movt	r1, #10
   82884:	bne	8289c <fputs@plt+0x714b4>
   82888:	cmp	r3, #0
   8288c:	ldr	r2, [r4, #4]
   82890:	movpl	r5, r3
   82894:	add	r1, r5, r5, lsl #2
   82898:	add	r1, r2, r1, lsl #2
   8289c:	str	r0, [r1, #8]
   828a0:	ldr	r0, [fp, #-32]	; 0xffffffe0
   828a4:	ldr	r2, [fp, #-36]	; 0xffffffdc
   828a8:	mov	r1, #47	; 0x2f
   828ac:	mov	r3, r6
   828b0:	add	r0, r0, r6
   828b4:	str	r0, [sp]
   828b8:	mov	r0, r4
   828bc:	bl	49a20 <fputs@plt+0x38638>
   828c0:	cmp	r7, r6
   828c4:	beq	828e0 <fputs@plt+0x714f8>
   828c8:	ldr	r2, [r4]
   828cc:	ldr	r1, [r4, #24]
   828d0:	ldr	r0, [r4, #32]
   828d4:	add	r6, r6, #1
   828d8:	ldrb	r2, [r2, #69]	; 0x45
   828dc:	b	82868 <fputs@plt+0x71480>
   828e0:	ldr	r0, [r4, #24]
   828e4:	ldr	r1, [r0, #120]	; 0x78
   828e8:	cmp	r1, #0
   828ec:	beq	82900 <fputs@plt+0x71518>
   828f0:	ldr	r3, [sp, #44]	; 0x2c
   828f4:	ldr	r2, [r4, #32]
   828f8:	mvn	r3, r3
   828fc:	str	r2, [r1, r3, lsl #2]
   82900:	ldr	r1, [r4, #32]
   82904:	sub	r1, r1, #1
   82908:	str	r1, [r0, #96]	; 0x60
   8290c:	ldr	r0, [sp, #28]
   82910:	ldr	r1, [fp, #-40]	; 0xffffffd8
   82914:	bl	13dc4 <fputs@plt+0x29dc>
   82918:	ldr	r7, [sp, #56]	; 0x38
   8291c:	ldr	r6, [sp, #60]	; 0x3c
   82920:	ldr	r5, [sp, #12]
   82924:	b	82930 <fputs@plt+0x71548>
   82928:	ldr	r5, [r4, #32]
   8292c:	ldr	r6, [sp, #60]	; 0x3c
   82930:	mov	r0, r4
   82934:	mov	r1, #35	; 0x23
   82938:	mov	r2, #1
   8293c:	mov	r3, r6
   82940:	str	r7, [sp]
   82944:	bl	49a20 <fputs@plt+0x38638>
   82948:	movw	r2, #60096	; 0xeac0
   8294c:	mov	r1, r0
   82950:	mov	r0, r4
   82954:	mvn	r3, #4
   82958:	movt	r2, #8
   8295c:	bl	1d520 <fputs@plt+0xc138>
   82960:	ldr	r0, [r4]
   82964:	ldrb	r0, [r0, #69]	; 0x45
   82968:	cmp	r0, #0
   8296c:	bne	82988 <fputs@plt+0x715a0>
   82970:	ldr	r1, [r4, #32]
   82974:	ldr	r0, [r4, #4]
   82978:	add	r1, r1, r1, lsl #2
   8297c:	add	r0, r0, r1, lsl #2
   82980:	mov	r1, #2
   82984:	strb	r1, [r0, #-17]	; 0xffffffef
   82988:	ldr	r2, [fp, #-36]	; 0xffffffdc
   8298c:	mov	r0, r4
   82990:	mov	r1, #7
   82994:	mov	r3, r5
   82998:	str	r9, [sp]
   8299c:	bl	49a20 <fputs@plt+0x38638>
   829a0:	ldr	r0, [sp, #8]
   829a4:	mov	r1, #35	; 0x23
   829a8:	mov	r2, #0
   829ac:	mov	r3, r6
   829b0:	str	r0, [sp]
   829b4:	mov	r0, r4
   829b8:	bl	49a20 <fputs@plt+0x38638>
   829bc:	movw	r2, #60124	; 0xeadc
   829c0:	mov	r1, r0
   829c4:	mov	r0, r4
   829c8:	mvn	r3, #4
   829cc:	movt	r2, #8
   829d0:	bl	1d520 <fputs@plt+0xc138>
   829d4:	ldr	r0, [r4]
   829d8:	ldrb	r0, [r0, #69]	; 0x45
   829dc:	cmp	r0, #0
   829e0:	bne	829fc <fputs@plt+0x71614>
   829e4:	ldr	r1, [r4, #32]
   829e8:	ldr	r0, [r4, #4]
   829ec:	add	r1, r1, r1, lsl #2
   829f0:	add	r0, r0, r1, lsl #2
   829f4:	mov	r1, #1
   829f8:	strb	r1, [r0, #-17]	; 0xffffffef
   829fc:	ldr	r2, [sp, #16]
   82a00:	mov	r0, r4
   82a04:	mov	r1, #49	; 0x31
   82a08:	mov	r3, #3
   82a0c:	str	r7, [sp]
   82a10:	bl	49a20 <fputs@plt+0x38638>
   82a14:	movw	r2, #10609	; 0x2971
   82a18:	mov	r1, r0
   82a1c:	mov	r0, r4
   82a20:	mov	r3, #0
   82a24:	movt	r2, #9
   82a28:	bl	1d520 <fputs@plt+0xc138>
   82a2c:	mov	r0, r4
   82a30:	mov	r1, #74	; 0x4a
   82a34:	mov	r2, r8
   82a38:	mov	r3, sl
   82a3c:	str	r9, [sp]
   82a40:	bl	49a20 <fputs@plt+0x38638>
   82a44:	mov	r0, r4
   82a48:	mov	r1, #75	; 0x4b
   82a4c:	mov	r2, r8
   82a50:	mov	r3, r7
   82a54:	str	sl, [sp]
   82a58:	bl	49a20 <fputs@plt+0x38638>
   82a5c:	ldr	r0, [r4]
   82a60:	ldrb	r0, [r0, #69]	; 0x45
   82a64:	cmp	r0, #0
   82a68:	beq	82a88 <fputs@plt+0x716a0>
   82a6c:	ldr	r0, [r4, #32]
   82a70:	ldr	r1, [r4, #24]
   82a74:	sub	r2, r0, #1
   82a78:	str	r2, [r1, #96]	; 0x60
   82a7c:	movw	r1, #35320	; 0x89f8
   82a80:	movt	r1, #10
   82a84:	b	82ac0 <fputs@plt+0x716d8>
   82a88:	ldr	r0, [r4, #32]
   82a8c:	ldr	r1, [r4, #4]
   82a90:	mov	r5, #8
   82a94:	sub	r2, r0, #1
   82a98:	add	r3, r2, r2, lsl #2
   82a9c:	add	r3, r1, r3, lsl #2
   82aa0:	strb	r5, [r3, #3]
   82aa4:	ldr	r3, [r4, #24]
   82aa8:	str	r2, [r3, #96]	; 0x60
   82aac:	ldr	r3, [sp, #36]	; 0x24
   82ab0:	cmp	r3, #0
   82ab4:	movmi	r3, r2
   82ab8:	add	r2, r3, r3, lsl #2
   82abc:	add	r1, r1, r2, lsl #2
   82ac0:	ldr	r5, [sp, #40]	; 0x28
   82ac4:	str	r0, [r1, #8]
   82ac8:	b	82ad0 <fputs@plt+0x716e8>
   82acc:	ldr	r5, [sp, #40]	; 0x28
   82ad0:	ldr	r2, [fp, #12]
   82ad4:	ldr	sl, [fp, #-48]	; 0xffffffd0
   82ad8:	ldr	r9, [sp, #20]
   82adc:	ldr	r3, [fp, #-56]	; 0xffffffc8
   82ae0:	ldr	sl, [sl, #20]
   82ae4:	cmp	sl, #0
   82ae8:	bne	824b0 <fputs@plt+0x710c8>
   82aec:	b	82afc <fputs@plt+0x71714>
   82af0:	ldr	r7, [sp, #56]	; 0x38
   82af4:	ldr	r2, [fp, #12]
   82af8:	mov	r3, #1
   82afc:	ldr	r6, [fp, #8]
   82b00:	tst	r3, #255	; 0xff
   82b04:	beq	82308 <fputs@plt+0x70f20>
   82b08:	cmp	r9, #0
   82b0c:	bne	82308 <fputs@plt+0x70f20>
   82b10:	ldr	r5, [sp, #8]
   82b14:	mov	r9, #0
   82b18:	mov	r0, r4
   82b1c:	mov	r1, #50	; 0x32
   82b20:	str	r9, [sp]
   82b24:	mov	r3, r5
   82b28:	bl	49a20 <fputs@plt+0x38638>
   82b2c:	mov	r0, r4
   82b30:	mov	r1, #46	; 0x2e
   82b34:	mov	r2, r5
   82b38:	mov	r3, #0
   82b3c:	str	r9, [sp]
   82b40:	bl	49a20 <fputs@plt+0x38638>
   82b44:	ldr	r3, [sp, #32]
   82b48:	mov	r5, r0
   82b4c:	mov	r0, r4
   82b50:	mov	r1, #25
   82b54:	mov	r2, #0
   82b58:	str	r9, [sp]
   82b5c:	bl	49a20 <fputs@plt+0x38638>
   82b60:	ldr	r2, [sp, #16]
   82b64:	mov	r0, r4
   82b68:	mov	r1, #49	; 0x31
   82b6c:	mov	r3, #3
   82b70:	str	r7, [sp]
   82b74:	bl	49a20 <fputs@plt+0x38638>
   82b78:	movw	r2, #10609	; 0x2971
   82b7c:	mov	r1, r0
   82b80:	mov	r0, r4
   82b84:	mov	r3, #0
   82b88:	movt	r2, #9
   82b8c:	bl	1d520 <fputs@plt+0xc138>
   82b90:	mov	r0, r4
   82b94:	mov	r1, #74	; 0x4a
   82b98:	mov	r2, r8
   82b9c:	mov	r3, r6
   82ba0:	str	r9, [sp]
   82ba4:	bl	49a20 <fputs@plt+0x38638>
   82ba8:	mov	r0, r4
   82bac:	mov	r1, #75	; 0x4b
   82bb0:	mov	r2, r8
   82bb4:	mov	r3, r7
   82bb8:	str	r6, [sp]
   82bbc:	bl	49a20 <fputs@plt+0x38638>
   82bc0:	ldr	r0, [r4]
   82bc4:	ldrb	r0, [r0, #69]	; 0x45
   82bc8:	cmp	r0, #0
   82bcc:	beq	82bec <fputs@plt+0x71804>
   82bd0:	ldr	r0, [r4, #32]
   82bd4:	ldr	r1, [r4, #24]
   82bd8:	sub	r2, r0, #1
   82bdc:	str	r2, [r1, #96]	; 0x60
   82be0:	movw	r1, #35320	; 0x89f8
   82be4:	movt	r1, #10
   82be8:	b	82c24 <fputs@plt+0x7183c>
   82bec:	ldr	r0, [r4, #32]
   82bf0:	ldr	r1, [r4, #4]
   82bf4:	cmp	r5, #0
   82bf8:	sub	r2, r0, #1
   82bfc:	add	r3, r2, r2, lsl #2
   82c00:	movmi	r5, r2
   82c04:	add	r1, r1, r3, lsl #2
   82c08:	mov	r3, #8
   82c0c:	strb	r3, [r1, #3]
   82c10:	ldr	r1, [r4, #24]
   82c14:	str	r2, [r1, #96]	; 0x60
   82c18:	add	r1, r5, r5, lsl #2
   82c1c:	ldr	r2, [r4, #4]
   82c20:	add	r1, r2, r1, lsl #2
   82c24:	str	r0, [r1, #8]
   82c28:	b	82308 <fputs@plt+0x70f20>
   82c2c:	push	{r4, sl, fp, lr}
   82c30:	add	fp, sp, #8
   82c34:	sub	sp, sp, #8
   82c38:	mov	r4, r1
   82c3c:	bl	60424 <fputs@plt+0x4f03c>
   82c40:	cmp	r0, #0
   82c44:	beq	82c60 <fputs@plt+0x71878>
   82c48:	mov	r1, #0
   82c4c:	mov	r2, r4
   82c50:	mov	r3, #0
   82c54:	str	r1, [sp]
   82c58:	mov	r1, #124	; 0x7c
   82c5c:	bl	49a20 <fputs@plt+0x38638>
   82c60:	sub	sp, fp, #8
   82c64:	pop	{r4, sl, fp, pc}
   82c68:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   82c6c:	add	fp, sp, #28
   82c70:	sub	sp, sp, #4
   82c74:	mov	r9, r0
   82c78:	ldr	r0, [r2]
   82c7c:	mov	r4, r2
   82c80:	bl	19e50 <fputs@plt+0x8a68>
   82c84:	mov	r5, r0
   82c88:	add	r0, r0, #1
   82c8c:	bic	sl, r0, #1
   82c90:	mov	r0, #56	; 0x38
   82c94:	add	r6, r0, sl, lsl #3
   82c98:	ldr	r0, [r4, #4]
   82c9c:	bl	19e50 <fputs@plt+0x8a68>
   82ca0:	mov	r8, r0
   82ca4:	ldr	r0, [r9]
   82ca8:	ldr	r7, [r0, #32]
   82cac:	cmp	r7, #0
   82cb0:	beq	82cc8 <fputs@plt+0x718e0>
   82cb4:	asr	r3, r6, #31
   82cb8:	mov	r0, r7
   82cbc:	mov	r2, r6
   82cc0:	bl	238e0 <fputs@plt+0x124f8>
   82cc4:	b	82cd4 <fputs@plt+0x718ec>
   82cc8:	asr	r1, r6, #31
   82ccc:	mov	r0, r6
   82cd0:	bl	1438c <fputs@plt+0x2fa4>
   82cd4:	mov	r4, r0
   82cd8:	cmp	r0, #0
   82cdc:	beq	82d3c <fputs@plt+0x71954>
   82ce0:	mov	r0, r4
   82ce4:	mov	r1, #0
   82ce8:	mov	r2, r6
   82cec:	bl	1119c <memset@plt>
   82cf0:	add	r0, r4, #56	; 0x38
   82cf4:	mov	r1, #0
   82cf8:	str	r7, [r4, #52]	; 0x34
   82cfc:	str	r5, [r4, #8]
   82d00:	str	r8, [r4, #12]
   82d04:	mov	r2, #56	; 0x38
   82d08:	mov	r3, #0
   82d0c:	str	r1, [r4]
   82d10:	add	r1, r0, sl, lsl #2
   82d14:	str	r1, [r4, #20]
   82d18:	str	r0, [r4, #24]
   82d1c:	movw	r0, #11596	; 0x2d4c
   82d20:	mov	r1, r4
   82d24:	movt	r0, #8
   82d28:	str	r0, [sp]
   82d2c:	mov	r0, r9
   82d30:	bl	1a18c <fputs@plt+0x8da4>
   82d34:	sub	sp, fp, #28
   82d38:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   82d3c:	mov	r0, r9
   82d40:	sub	sp, fp, #28
   82d44:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   82d48:	b	1a9b4 <fputs@plt+0x95cc>
   82d4c:	mov	r1, r0
   82d50:	ldr	r0, [r0, #52]	; 0x34
   82d54:	b	13dc4 <fputs@plt+0x29dc>
   82d58:	push	{r4, r5, fp, lr}
   82d5c:	add	fp, sp, #8
   82d60:	ldr	r0, [r2]
   82d64:	mov	r5, r2
   82d68:	bl	19c6c <fputs@plt+0x8884>
   82d6c:	mov	r4, r0
   82d70:	ldr	r0, [r5, #4]
   82d74:	bl	19e50 <fputs@plt+0x8a68>
   82d78:	ldr	r1, [r4]
   82d7c:	cmp	r1, #0
   82d80:	beq	82de4 <fputs@plt+0x719fc>
   82d84:	cmp	r0, #1
   82d88:	blt	82da8 <fputs@plt+0x719c0>
   82d8c:	ldr	r1, [r4, #20]
   82d90:	mov	r2, r0
   82d94:	ldr	r3, [r1]
   82d98:	subs	r2, r2, #1
   82d9c:	add	r3, r3, #1
   82da0:	str	r3, [r1], #4
   82da4:	bne	82d94 <fputs@plt+0x719ac>
   82da8:	ldr	r1, [r4, #8]
   82dac:	cmp	r1, r0
   82db0:	ble	82e10 <fputs@plt+0x71a28>
   82db4:	ldr	r1, [r4, #20]
   82db8:	ldr	r2, [r4, #24]
   82dbc:	mov	r3, #1
   82dc0:	ldr	r5, [r2, r0, lsl #2]
   82dc4:	add	r5, r5, #1
   82dc8:	str	r5, [r2, r0, lsl #2]
   82dcc:	str	r3, [r1, r0, lsl #2]
   82dd0:	add	r0, r0, #1
   82dd4:	ldr	r5, [r4, #8]
   82dd8:	cmp	r0, r5
   82ddc:	blt	82dc0 <fputs@plt+0x719d8>
   82de0:	b	82e10 <fputs@plt+0x71a28>
   82de4:	ldr	r0, [r4, #8]
   82de8:	cmp	r0, #1
   82dec:	blt	82e10 <fputs@plt+0x71a28>
   82df0:	ldr	r0, [r4, #20]
   82df4:	mov	r1, #0
   82df8:	mov	r2, #1
   82dfc:	str	r2, [r0, r1, lsl #2]
   82e00:	add	r1, r1, #1
   82e04:	ldr	r3, [r4, #8]
   82e08:	cmp	r1, r3
   82e0c:	blt	82dfc <fputs@plt+0x71a14>
   82e10:	ldr	r0, [r4]
   82e14:	add	r0, r0, #1
   82e18:	str	r0, [r4]
   82e1c:	pop	{r4, r5, fp, pc}
   82e20:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   82e24:	add	fp, sp, #28
   82e28:	sub	sp, sp, #12
   82e2c:	mov	r8, r0
   82e30:	ldr	r0, [r2]
   82e34:	bl	19c6c <fputs@plt+0x8884>
   82e38:	mov	r5, r0
   82e3c:	ldr	r0, [r0, #12]
   82e40:	mov	r1, #25
   82e44:	mul	r0, r0, r1
   82e48:	add	r4, r0, #25
   82e4c:	asr	r1, r4, #31
   82e50:	mov	r0, r4
   82e54:	bl	1438c <fputs@plt+0x2fa4>
   82e58:	cmp	r0, #0
   82e5c:	beq	82f44 <fputs@plt+0x71b5c>
   82e60:	mov	r1, #0
   82e64:	mov	r2, r4
   82e68:	mov	r9, r0
   82e6c:	mov	r6, #0
   82e70:	bl	1119c <memset@plt>
   82e74:	ldr	r0, [r5]
   82e78:	movw	r2, #10643	; 0x2993
   82e7c:	mov	r1, r9
   82e80:	movt	r2, #9
   82e84:	stm	sp, {r0, r6}
   82e88:	mov	r0, #24
   82e8c:	bl	15e08 <fputs@plt+0x4a20>
   82e90:	ldr	r0, [r5, #12]
   82e94:	cmp	r0, #1
   82e98:	blt	82f1c <fputs@plt+0x71b34>
   82e9c:	mov	r0, r9
   82ea0:	bl	11220 <strlen@plt>
   82ea4:	movw	sl, #10642	; 0x2992
   82ea8:	bic	r0, r0, #-1073741824	; 0xc0000000
   82eac:	movt	sl, #9
   82eb0:	add	r7, r9, r0
   82eb4:	ldr	r1, [r5, #24]
   82eb8:	ldr	r0, [r5]
   82ebc:	mov	r4, #0
   82ec0:	mov	r3, #0
   82ec4:	ldr	r1, [r1, r6, lsl #2]
   82ec8:	add	r2, r1, #1
   82ecc:	adds	r0, r2, r0
   82ed0:	adc	r1, r4, #0
   82ed4:	subs	r0, r0, #1
   82ed8:	sbc	r1, r1, #0
   82edc:	bl	88b50 <fputs@plt+0x77768>
   82ee0:	stm	sp, {r0, r1}
   82ee4:	mov	r0, #24
   82ee8:	mov	r1, r7
   82eec:	mov	r2, sl
   82ef0:	bl	15e08 <fputs@plt+0x4a20>
   82ef4:	cmp	r7, #0
   82ef8:	beq	82f08 <fputs@plt+0x71b20>
   82efc:	mov	r0, r7
   82f00:	bl	11220 <strlen@plt>
   82f04:	bic	r4, r0, #-1073741824	; 0xc0000000
   82f08:	ldr	r0, [r5, #12]
   82f0c:	add	r6, r6, #1
   82f10:	add	r7, r7, r4
   82f14:	cmp	r6, r0
   82f18:	blt	82eb4 <fputs@plt+0x71acc>
   82f1c:	movw	r0, #17596	; 0x44bc
   82f20:	mov	r1, r9
   82f24:	mvn	r2, #0
   82f28:	mov	r3, #1
   82f2c:	movt	r0, #1
   82f30:	str	r0, [sp]
   82f34:	mov	r0, r8
   82f38:	bl	1a18c <fputs@plt+0x8da4>
   82f3c:	sub	sp, fp, #28
   82f40:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   82f44:	mov	r0, r8
   82f48:	sub	sp, fp, #28
   82f4c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   82f50:	b	1a9b4 <fputs@plt+0x95cc>
   82f54:	push	{r4, r5, r6, sl, fp, lr}
   82f58:	add	fp, sp, #16
   82f5c:	mov	r4, #0
   82f60:	cmp	r1, #0
   82f64:	beq	82fb8 <fputs@plt+0x71bd0>
   82f68:	mov	r6, r0
   82f6c:	mov	r0, r1
   82f70:	mov	r5, r1
   82f74:	bl	11220 <strlen@plt>
   82f78:	bic	r0, r0, #-1073741824	; 0xc0000000
   82f7c:	cmp	r0, #7
   82f80:	bcc	82fb8 <fputs@plt+0x71bd0>
   82f84:	movw	r1, #3274	; 0xcca
   82f88:	mov	r0, r5
   82f8c:	mov	r2, #7
   82f90:	movt	r1, #9
   82f94:	bl	13510 <fputs@plt+0x2128>
   82f98:	cmp	r0, #0
   82f9c:	bne	82fb8 <fputs@plt+0x71bd0>
   82fa0:	movw	r1, #11337	; 0x2c49
   82fa4:	mov	r0, r6
   82fa8:	mov	r2, r5
   82fac:	movt	r1, #9
   82fb0:	bl	1d2ec <fputs@plt+0xbf04>
   82fb4:	mov	r4, #1
   82fb8:	mov	r0, r4
   82fbc:	pop	{r4, r5, r6, sl, fp, pc}
   82fc0:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   82fc4:	add	fp, sp, #24
   82fc8:	ldr	r5, [r0]
   82fcc:	mov	r8, r0
   82fd0:	ldr	r0, [r5, #16]
   82fd4:	ldr	r4, [r0, #28]
   82fd8:	ldr	r0, [r1, #64]	; 0x40
   82fdc:	cmp	r0, r4
   82fe0:	beq	8305c <fputs@plt+0x71c74>
   82fe4:	mov	r0, r8
   82fe8:	bl	6c1f0 <fputs@plt+0x5ae08>
   82fec:	cmp	r0, #0
   82ff0:	beq	8305c <fputs@plt+0x71c74>
   82ff4:	mov	r7, r0
   82ff8:	mov	r6, #0
   82ffc:	ldr	r0, [r7, #20]
   83000:	cmp	r0, r4
   83004:	bne	8301c <fputs@plt+0x71c34>
   83008:	ldr	r2, [r7]
   8300c:	mov	r0, r5
   83010:	mov	r1, r6
   83014:	bl	83228 <fputs@plt+0x71e40>
   83018:	mov	r6, r0
   8301c:	ldr	r7, [r7, #32]
   83020:	cmp	r7, #0
   83024:	bne	82ffc <fputs@plt+0x71c14>
   83028:	cmp	r6, #0
   8302c:	beq	8305c <fputs@plt+0x71c74>
   83030:	ldr	r0, [r8]
   83034:	movw	r1, #11379	; 0x2c73
   83038:	mov	r2, r6
   8303c:	movt	r1, #9
   83040:	bl	1d370 <fputs@plt+0xbf88>
   83044:	mov	r5, r0
   83048:	ldr	r0, [r8]
   8304c:	mov	r1, r6
   83050:	bl	13dc4 <fputs@plt+0x29dc>
   83054:	mov	r0, r5
   83058:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   8305c:	mov	r0, #0
   83060:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   83064:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   83068:	add	fp, sp, #28
   8306c:	sub	sp, sp, #12
   83070:	mov	r6, r2
   83074:	mov	r5, r1
   83078:	mov	sl, r0
   8307c:	bl	60424 <fputs@plt+0x4f03c>
   83080:	cmp	r0, #0
   83084:	beq	83220 <fputs@plt+0x71e38>
   83088:	mov	r4, r0
   8308c:	ldr	r0, [r5, #64]	; 0x40
   83090:	movw	r8, #48576	; 0xbdc0
   83094:	movt	r8, #65520	; 0xfff0
   83098:	mov	r7, r8
   8309c:	cmp	r0, #0
   830a0:	beq	830e4 <fputs@plt+0x71cfc>
   830a4:	ldr	r2, [sl]
   830a8:	ldr	r1, [r2, #20]
   830ac:	cmp	r1, #1
   830b0:	blt	830e0 <fputs@plt+0x71cf8>
   830b4:	ldr	r2, [r2, #16]
   830b8:	mov	r7, #0
   830bc:	add	r2, r2, #12
   830c0:	ldr	r3, [r2, r7, lsl #4]
   830c4:	cmp	r3, r0
   830c8:	beq	830e4 <fputs@plt+0x71cfc>
   830cc:	add	r7, r7, #1
   830d0:	cmp	r1, r7
   830d4:	bne	830c0 <fputs@plt+0x71cd8>
   830d8:	mov	r7, r1
   830dc:	b	830e4 <fputs@plt+0x71cfc>
   830e0:	mov	r7, #0
   830e4:	mov	r0, sl
   830e8:	mov	r1, r5
   830ec:	str	r6, [sp, #4]
   830f0:	str	r5, [sp, #8]
   830f4:	bl	6c1f0 <fputs@plt+0x5ae08>
   830f8:	cmp	r0, #0
   830fc:	beq	83190 <fputs@plt+0x71da8>
   83100:	mov	r5, r0
   83104:	mov	r9, #0
   83108:	ldr	r0, [r5, #20]
   8310c:	mov	r2, r8
   83110:	cmp	r0, #0
   83114:	beq	83158 <fputs@plt+0x71d70>
   83118:	ldr	r2, [sl]
   8311c:	ldr	r1, [r2, #20]
   83120:	cmp	r1, #1
   83124:	blt	83154 <fputs@plt+0x71d6c>
   83128:	ldr	r2, [r2, #16]
   8312c:	add	r3, r2, #12
   83130:	mov	r2, #0
   83134:	ldr	r6, [r3, r2, lsl #4]
   83138:	cmp	r6, r0
   8313c:	beq	83158 <fputs@plt+0x71d70>
   83140:	add	r2, r2, #1
   83144:	cmp	r1, r2
   83148:	bne	83134 <fputs@plt+0x71d4c>
   8314c:	mov	r2, r1
   83150:	b	83158 <fputs@plt+0x71d70>
   83154:	mov	r2, #0
   83158:	ldr	r6, [r5]
   8315c:	mov	r0, r4
   83160:	mov	r1, #127	; 0x7f
   83164:	mov	r3, #0
   83168:	str	r9, [sp]
   8316c:	bl	49a20 <fputs@plt+0x38638>
   83170:	mov	r1, r0
   83174:	mov	r0, r4
   83178:	mov	r2, r6
   8317c:	mov	r3, #0
   83180:	bl	1d520 <fputs@plt+0xc138>
   83184:	ldr	r5, [r5, #32]
   83188:	cmp	r5, #0
   8318c:	bne	83108 <fputs@plt+0x71d20>
   83190:	ldr	r6, [sp, #8]
   83194:	mov	r0, #0
   83198:	mov	r1, #125	; 0x7d
   8319c:	mov	r2, r7
   831a0:	mov	r3, #0
   831a4:	ldr	r5, [r6]
   831a8:	str	r0, [sp]
   831ac:	mov	r0, r4
   831b0:	bl	49a20 <fputs@plt+0x38638>
   831b4:	mov	r1, r0
   831b8:	mov	r0, r4
   831bc:	mov	r2, r5
   831c0:	mov	r3, #0
   831c4:	bl	1d520 <fputs@plt+0xc138>
   831c8:	ldr	r0, [sl]
   831cc:	ldr	r2, [sp, #4]
   831d0:	movw	r1, #11403	; 0x2c8b
   831d4:	movt	r1, #9
   831d8:	bl	1d370 <fputs@plt+0xbf88>
   831dc:	cmp	r0, #0
   831e0:	beq	83220 <fputs@plt+0x71e38>
   831e4:	mov	r2, r0
   831e8:	mov	r0, r4
   831ec:	mov	r1, r7
   831f0:	bl	66aa4 <fputs@plt+0x556bc>
   831f4:	mov	r0, sl
   831f8:	mov	r1, r6
   831fc:	bl	82fc0 <fputs@plt+0x71bd8>
   83200:	cmp	r0, #0
   83204:	beq	83220 <fputs@plt+0x71e38>
   83208:	mov	r2, r0
   8320c:	mov	r0, r4
   83210:	mov	r1, #1
   83214:	sub	sp, fp, #28
   83218:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   8321c:	b	66aa4 <fputs@plt+0x556bc>
   83220:	sub	sp, fp, #28
   83224:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   83228:	push	{r4, r5, r6, sl, fp, lr}
   8322c:	add	fp, sp, #16
   83230:	mov	r3, r2
   83234:	mov	r4, r0
   83238:	cmp	r1, #0
   8323c:	beq	83270 <fputs@plt+0x71e88>
   83240:	mov	r5, r1
   83244:	movw	r1, #11365	; 0x2c65
   83248:	mov	r0, r4
   8324c:	movt	r1, #9
   83250:	mov	r2, r5
   83254:	bl	1d370 <fputs@plt+0xbf88>
   83258:	mov	r6, r0
   8325c:	mov	r0, r4
   83260:	mov	r1, r5
   83264:	bl	13dc4 <fputs@plt+0x29dc>
   83268:	mov	r0, r6
   8326c:	pop	{r4, r5, r6, sl, fp, pc}
   83270:	movw	r1, #6314	; 0x18aa
   83274:	mov	r0, r4
   83278:	mov	r2, r3
   8327c:	movt	r1, #9
   83280:	pop	{r4, r5, r6, sl, fp, lr}
   83284:	b	1d370 <fputs@plt+0xbf88>
   83288:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   8328c:	add	fp, sp, #24
   83290:	ldr	r5, [r0, #516]	; 0x204
   83294:	cmp	r5, #0
   83298:	beq	832fc <fputs@plt+0x71f14>
   8329c:	ldr	r4, [r0, #488]	; 0x1e8
   832a0:	cmp	r4, #0
   832a4:	beq	832fc <fputs@plt+0x71f14>
   832a8:	ldr	r6, [r0, #520]	; 0x208
   832ac:	ldr	r8, [r0]
   832b0:	asr	r1, r6, #31
   832b4:	adds	r2, r6, #1
   832b8:	mov	r0, r8
   832bc:	adc	r3, r1, #0
   832c0:	bl	238e0 <fputs@plt+0x124f8>
   832c4:	mov	r7, r0
   832c8:	cmp	r0, #0
   832cc:	beq	832e8 <fputs@plt+0x71f00>
   832d0:	mov	r0, r7
   832d4:	mov	r1, r5
   832d8:	mov	r2, r6
   832dc:	bl	11244 <memcpy@plt>
   832e0:	mov	r0, #0
   832e4:	strb	r0, [r7, r6]
   832e8:	mov	r0, r8
   832ec:	mov	r1, r4
   832f0:	mov	r2, r7
   832f4:	pop	{r4, r5, r6, r7, r8, sl, fp, lr}
   832f8:	b	49dfc <fputs@plt+0x38a14>
   832fc:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   83300:	push	{r4, sl, fp, lr}
   83304:	add	fp, sp, #8
   83308:	mov	r4, r0
   8330c:	ldr	r0, [r2]
   83310:	mov	r1, #1
   83314:	bl	19f2c <fputs@plt+0x8b44>
   83318:	cmp	r0, #0
   8331c:	popeq	{r4, sl, fp, pc}
   83320:	bl	13478 <fputs@plt+0x2090>
   83324:	mov	r2, r0
   83328:	ldr	r0, [r4]
   8332c:	movw	r3, #9312	; 0x2460
   83330:	ldrh	r1, [r0, #8]
   83334:	tst	r1, r3
   83338:	beq	83348 <fputs@plt+0x71f60>
   8333c:	asr	r3, r2, #31
   83340:	pop	{r4, sl, fp, lr}
   83344:	b	34bc8 <fputs@plt+0x237e0>
   83348:	mov	r1, #4
   8334c:	asr	r3, r2, #31
   83350:	strh	r1, [r0, #8]
   83354:	strd	r2, [r0]
   83358:	pop	{r4, sl, fp, pc}
   8335c:	push	{r4, sl, fp, lr}
   83360:	add	fp, sp, #8
   83364:	sub	sp, sp, #8
   83368:	mov	r4, r0
   8336c:	ldr	r0, [r2]
   83370:	bl	19e50 <fputs@plt+0x8a68>
   83374:	mov	r2, #0
   83378:	cmp	r0, #2
   8337c:	mov	r1, #0
   83380:	bhi	83390 <fputs@plt+0x71fa8>
   83384:	movw	r1, #47720	; 0xba68
   83388:	movt	r1, #8
   8338c:	ldr	r1, [r1, r0, lsl #2]
   83390:	str	r2, [sp]
   83394:	mov	r0, r4
   83398:	mvn	r2, #0
   8339c:	mov	r3, #1
   833a0:	bl	1a18c <fputs@plt+0x8da4>
   833a4:	sub	sp, fp, #8
   833a8:	pop	{r4, sl, fp, pc}
   833ac:	push	{fp, lr}
   833b0:	mov	fp, sp
   833b4:	sub	sp, sp, #8
   833b8:	mov	r1, #0
   833bc:	mvn	r2, #0
   833c0:	mov	r3, #1
   833c4:	str	r1, [sp]
   833c8:	movw	r1, #47712	; 0xba60
   833cc:	movt	r1, #8
   833d0:	bl	1a18c <fputs@plt+0x8da4>
   833d4:	mov	sp, fp
   833d8:	pop	{fp, pc}
   833dc:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   833e0:	add	fp, sp, #28
   833e4:	sub	sp, sp, #28
   833e8:	mov	r6, r0
   833ec:	ldr	r0, [r2]
   833f0:	mov	r4, r1
   833f4:	mov	r7, r2
   833f8:	movw	r2, #43690	; 0xaaaa
   833fc:	mov	r3, #1
   83400:	movt	r2, #43690	; 0xaaaa
   83404:	ldrh	r1, [r0, #8]
   83408:	and	r1, r1, #31
   8340c:	tst	r3, r2, lsr r1
   83410:	bne	8369c <fputs@plt+0x722b4>
   83414:	mov	r1, #1
   83418:	mov	sl, #1
   8341c:	bl	19f2c <fputs@plt+0x8b44>
   83420:	cmp	r0, #0
   83424:	beq	8369c <fputs@plt+0x722b4>
   83428:	mov	r9, r0
   8342c:	ldr	r0, [r7]
   83430:	mov	r1, #1
   83434:	bl	19d68 <fputs@plt+0x8980>
   83438:	mov	r3, r0
   8343c:	cmp	r4, #1
   83440:	bne	834f4 <fputs@plt+0x7210c>
   83444:	movw	r4, #60782	; 0xed6e
   83448:	movw	r5, #60784	; 0xed70
   8344c:	mov	r0, #0
   83450:	str	r0, [sp, #16]
   83454:	movt	r4, #8
   83458:	movt	r5, #8
   8345c:	ldr	r0, [r6, #4]
   83460:	str	r6, [sp, #20]
   83464:	str	r5, [sp, #24]
   83468:	str	r4, [sp, #12]
   8346c:	ldr	r0, [r0, #4]
   83470:	tst	r0, #1
   83474:	beq	835e8 <fputs@plt+0x72200>
   83478:	cmp	r3, #1
   8347c:	blt	835e8 <fputs@plt+0x72200>
   83480:	str	r0, [sp, #8]
   83484:	mov	r6, r9
   83488:	mov	r8, r4
   8348c:	mov	r9, sl
   83490:	ldrb	r4, [r8]
   83494:	cmp	r3, r4
   83498:	blt	834bc <fputs@plt+0x720d4>
   8349c:	ldr	r1, [r5]
   834a0:	mov	r0, r6
   834a4:	mov	r2, r4
   834a8:	mov	r7, r3
   834ac:	bl	11250 <bcmp@plt>
   834b0:	mov	r3, r7
   834b4:	cmp	r0, #0
   834b8:	beq	834d0 <fputs@plt+0x720e8>
   834bc:	add	r8, r8, #1
   834c0:	add	r5, r5, #4
   834c4:	subs	r9, r9, #1
   834c8:	bne	83490 <fputs@plt+0x720a8>
   834cc:	b	835d8 <fputs@plt+0x721f0>
   834d0:	sub	r3, r3, r4
   834d4:	mov	r9, r6
   834d8:	add	r9, r6, r4
   834dc:	ldr	r6, [sp, #20]
   834e0:	ldr	r5, [sp, #24]
   834e4:	ldr	r4, [sp, #12]
   834e8:	cmp	r3, #0
   834ec:	bgt	83484 <fputs@plt+0x7209c>
   834f0:	b	8365c <fputs@plt+0x72274>
   834f4:	ldr	r0, [r7, #4]
   834f8:	mov	r1, #1
   834fc:	mov	r8, r3
   83500:	bl	19f2c <fputs@plt+0x8b44>
   83504:	cmp	r0, #0
   83508:	beq	8369c <fputs@plt+0x722b4>
   8350c:	ldrb	r1, [r0]
   83510:	mov	r7, r0
   83514:	cmp	r1, #0
   83518:	beq	8367c <fputs@plt+0x72294>
   8351c:	mov	r4, #0
   83520:	mov	r0, r7
   83524:	uxtb	r1, r1
   83528:	cmp	r1, #192	; 0xc0
   8352c:	bcc	83544 <fputs@plt+0x7215c>
   83530:	ldrb	r1, [r0, #1]!
   83534:	and	r2, r1, #192	; 0xc0
   83538:	cmp	r2, #128	; 0x80
   8353c:	beq	83530 <fputs@plt+0x72148>
   83540:	b	8354c <fputs@plt+0x72164>
   83544:	add	r0, r0, #1
   83548:	ldrb	r1, [r0]
   8354c:	add	r4, r4, #1
   83550:	cmp	r1, #0
   83554:	bne	83524 <fputs@plt+0x7213c>
   83558:	mov	r0, #5
   8355c:	umull	r2, r3, r4, r0
   83560:	mov	r0, r6
   83564:	bl	854d4 <fputs@plt+0x740ec>
   83568:	cmp	r0, #0
   8356c:	beq	8369c <fputs@plt+0x722b4>
   83570:	mov	r5, r0
   83574:	ldrb	r0, [r7]
   83578:	cmp	r0, #0
   8357c:	beq	8367c <fputs@plt+0x72294>
   83580:	add	r4, r5, r4, lsl #2
   83584:	mov	sl, #0
   83588:	mov	r0, r7
   8358c:	str	r7, [sp, #16]
   83590:	str	r7, [r5, sl, lsl #2]
   83594:	ldrb	r2, [r0], #1
   83598:	cmp	r2, #192	; 0xc0
   8359c:	bcc	835b4 <fputs@plt+0x721cc>
   835a0:	mov	r0, r7
   835a4:	ldrb	r2, [r0, #1]!
   835a8:	and	r2, r2, #192	; 0xc0
   835ac:	cmp	r2, #128	; 0x80
   835b0:	beq	835a4 <fputs@plt+0x721bc>
   835b4:	sub	r1, r0, r7
   835b8:	mov	r7, r0
   835bc:	strb	r1, [r4, sl]
   835c0:	add	sl, sl, #1
   835c4:	ldrb	r1, [r0]
   835c8:	cmp	r1, #0
   835cc:	bne	83590 <fputs@plt+0x721a8>
   835d0:	mov	r3, r8
   835d4:	b	8345c <fputs@plt+0x72074>
   835d8:	mov	r9, r6
   835dc:	ldr	r6, [sp, #20]
   835e0:	ldr	r4, [sp, #12]
   835e4:	ldr	r0, [sp, #8]
   835e8:	tst	r0, #2
   835ec:	beq	83658 <fputs@plt+0x72270>
   835f0:	cmp	r3, #1
   835f4:	blt	83658 <fputs@plt+0x72270>
   835f8:	ldr	r7, [sp, #24]
   835fc:	mov	r5, sl
   83600:	ldrb	r2, [r4]
   83604:	cmp	r3, r2
   83608:	blt	8362c <fputs@plt+0x72244>
   8360c:	ldr	r1, [r7]
   83610:	sub	r6, r3, r2
   83614:	mov	r8, r3
   83618:	add	r0, r9, r6
   8361c:	bl	11250 <bcmp@plt>
   83620:	mov	r3, r8
   83624:	cmp	r0, #0
   83628:	beq	83640 <fputs@plt+0x72258>
   8362c:	add	r4, r4, #1
   83630:	add	r7, r7, #4
   83634:	subs	r5, r5, #1
   83638:	bne	83600 <fputs@plt+0x72218>
   8363c:	b	83654 <fputs@plt+0x7226c>
   83640:	ldr	r4, [sp, #12]
   83644:	cmp	r6, #0
   83648:	mov	r3, r6
   8364c:	bgt	835f8 <fputs@plt+0x72210>
   83650:	mov	r3, r6
   83654:	ldr	r6, [sp, #20]
   83658:	ldr	r5, [sp, #24]
   8365c:	ldr	r0, [sp, #16]
   83660:	cmp	r0, #0
   83664:	beq	83680 <fputs@plt+0x72298>
   83668:	mov	r0, r5
   8366c:	mov	r4, r3
   83670:	bl	144bc <fputs@plt+0x30d4>
   83674:	mov	r3, r4
   83678:	b	83680 <fputs@plt+0x72298>
   8367c:	mov	r3, r8
   83680:	mvn	r0, #0
   83684:	mov	r2, r3
   83688:	mov	r1, r9
   8368c:	mov	r3, #1
   83690:	str	r0, [sp]
   83694:	mov	r0, r6
   83698:	bl	1a18c <fputs@plt+0x8da4>
   8369c:	sub	sp, fp, #28
   836a0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   836a4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   836a8:	add	fp, sp, #28
   836ac:	sub	sp, sp, #4
   836b0:	mov	sl, r1
   836b4:	str	r0, [sp]
   836b8:	ldr	r0, [r0, #4]
   836bc:	ldr	r1, [r2]
   836c0:	movw	r9, #43690	; 0xaaaa
   836c4:	mov	r5, r2
   836c8:	mov	r2, #1
   836cc:	movt	r9, #43690	; 0xaaaa
   836d0:	ldr	r4, [r0, #4]
   836d4:	ldrh	r0, [r1, #8]
   836d8:	cmp	r4, #0
   836dc:	and	r0, r0, #31
   836e0:	mvnne	r4, #0
   836e4:	tst	r2, r9, lsr r0
   836e8:	bne	8376c <fputs@plt+0x72384>
   836ec:	cmp	sl, #2
   836f0:	blt	83758 <fputs@plt+0x72370>
   836f4:	ldr	r1, [sp]
   836f8:	mov	r6, #0
   836fc:	mov	r8, #1
   83700:	ldr	r0, [r1, #12]
   83704:	ldr	r1, [r1, #16]
   83708:	ldr	r0, [r0, #4]
   8370c:	add	r1, r1, r1, lsl #2
   83710:	add	r0, r0, r1, lsl #2
   83714:	ldr	r7, [r0, #-4]
   83718:	ldr	r1, [r5, r8, lsl #2]
   8371c:	mov	r2, #1
   83720:	ldrh	r0, [r1, #8]
   83724:	and	r0, r0, #31
   83728:	tst	r2, r9, lsr r0
   8372c:	bne	8376c <fputs@plt+0x72384>
   83730:	ldr	r0, [r5, r6, lsl #2]
   83734:	mov	r2, r7
   83738:	bl	3e450 <fputs@plt+0x2d068>
   8373c:	eor	r0, r0, r4
   83740:	cmn	r0, #1
   83744:	movgt	r6, r8
   83748:	add	r8, r8, #1
   8374c:	cmp	sl, r8
   83750:	bne	83718 <fputs@plt+0x72330>
   83754:	ldr	r1, [r5, r6, lsl #2]
   83758:	ldr	r0, [sp]
   8375c:	ldr	r0, [r0]
   83760:	sub	sp, fp, #28
   83764:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   83768:	b	1a7d8 <fputs@plt+0x93f0>
   8376c:	sub	sp, fp, #28
   83770:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   83774:	push	{r4, r5, r6, r7, fp, lr}
   83778:	add	fp, sp, #16
   8377c:	mov	r4, r0
   83780:	ldr	r0, [r0, #8]
   83784:	ldr	r5, [r2]
   83788:	mov	r7, r2
   8378c:	ldrb	r1, [r0, #9]
   83790:	tst	r1, #32
   83794:	bne	837ac <fputs@plt+0x723c4>
   83798:	mov	r0, r4
   8379c:	mov	r1, #40	; 0x28
   837a0:	bl	1b7c8 <fputs@plt+0xa3e0>
   837a4:	mov	r6, r0
   837a8:	b	837b0 <fputs@plt+0x723c8>
   837ac:	ldr	r6, [r0, #16]
   837b0:	cmp	r6, #0
   837b4:	beq	83844 <fputs@plt+0x7245c>
   837b8:	ldr	r1, [r7]
   837bc:	movw	r2, #43690	; 0xaaaa
   837c0:	ldrh	r0, [r6, #8]
   837c4:	mov	r3, #1
   837c8:	movt	r2, #43690	; 0xaaaa
   837cc:	ldrh	r1, [r1, #8]
   837d0:	and	r1, r1, #31
   837d4:	tst	r3, r2, lsr r1
   837d8:	bne	83834 <fputs@plt+0x7244c>
   837dc:	cmp	r0, #0
   837e0:	beq	83848 <fputs@plt+0x72460>
   837e4:	ldr	r1, [r4, #12]
   837e8:	ldr	r2, [r4, #16]
   837ec:	ldr	r0, [r4, #4]
   837f0:	ldr	r1, [r1, #4]
   837f4:	add	r2, r2, r2, lsl #2
   837f8:	ldr	r7, [r0, #4]
   837fc:	mov	r0, r6
   83800:	add	r1, r1, r2, lsl #2
   83804:	ldr	r2, [r1, #-4]
   83808:	mov	r1, r5
   8380c:	bl	3e450 <fputs@plt+0x2d068>
   83810:	cmp	r7, #0
   83814:	beq	83820 <fputs@plt+0x72438>
   83818:	cmp	r0, #0
   8381c:	bmi	83854 <fputs@plt+0x7246c>
   83820:	cmp	r0, #1
   83824:	blt	8383c <fputs@plt+0x72454>
   83828:	cmp	r7, #0
   8382c:	beq	83854 <fputs@plt+0x7246c>
   83830:	b	8383c <fputs@plt+0x72454>
   83834:	cmp	r0, #0
   83838:	beq	83844 <fputs@plt+0x7245c>
   8383c:	mov	r0, #1
   83840:	strb	r0, [r4, #24]
   83844:	pop	{r4, r5, r6, r7, fp, pc}
   83848:	ldr	r0, [r4]
   8384c:	ldr	r0, [r0, #32]
   83850:	str	r0, [r6, #32]
   83854:	mov	r0, r6
   83858:	mov	r1, r5
   8385c:	pop	{r4, r5, r6, r7, fp, lr}
   83860:	b	1a7d8 <fputs@plt+0x93f0>
   83864:	push	{r4, r5, fp, lr}
   83868:	add	fp, sp, #8
   8386c:	mov	r5, r0
   83870:	ldr	r0, [r0, #8]
   83874:	ldrb	r1, [r0, #9]
   83878:	tst	r1, #32
   8387c:	bne	83894 <fputs@plt+0x724ac>
   83880:	mov	r0, r5
   83884:	mov	r1, #0
   83888:	bl	1b7c8 <fputs@plt+0xa3e0>
   8388c:	mov	r4, r0
   83890:	b	83898 <fputs@plt+0x724b0>
   83894:	ldr	r4, [r0, #16]
   83898:	cmp	r4, #0
   8389c:	popeq	{r4, r5, fp, pc}
   838a0:	ldrh	r0, [r4, #8]
   838a4:	cmp	r0, #0
   838a8:	beq	838c8 <fputs@plt+0x724e0>
   838ac:	ldr	r0, [r5]
   838b0:	mov	r1, r4
   838b4:	bl	1a7d8 <fputs@plt+0x93f0>
   838b8:	ldrh	r0, [r4, #8]
   838bc:	movw	r1, #9312	; 0x2460
   838c0:	tst	r0, r1
   838c4:	bne	838d4 <fputs@plt+0x724ec>
   838c8:	ldr	r0, [r4, #24]
   838cc:	cmp	r0, #0
   838d0:	beq	838e0 <fputs@plt+0x724f8>
   838d4:	mov	r0, r4
   838d8:	pop	{r4, r5, fp, lr}
   838dc:	b	33798 <fputs@plt+0x223b0>
   838e0:	pop	{r4, r5, fp, pc}
   838e4:	push	{fp, lr}
   838e8:	mov	fp, sp
   838ec:	sub	sp, sp, #8
   838f0:	ldr	r1, [r2]
   838f4:	movw	r2, #13854	; 0x361e
   838f8:	movt	r2, #9
   838fc:	ldrh	r1, [r1, #8]
   83900:	and	r1, r1, #31
   83904:	ldrb	r1, [r2, r1]
   83908:	sub	r1, r1, #1
   8390c:	uxtb	r2, r1
   83910:	cmp	r2, #3
   83914:	bhi	8392c <fputs@plt+0x72544>
   83918:	movw	r2, #61876	; 0xf1b4
   8391c:	sxtb	r1, r1
   83920:	movt	r2, #8
   83924:	ldr	r1, [r2, r1, lsl #2]
   83928:	b	83934 <fputs@plt+0x7254c>
   8392c:	movw	r1, #62743	; 0xf517
   83930:	movt	r1, #8
   83934:	mov	r2, #0
   83938:	mov	r3, #1
   8393c:	str	r2, [sp]
   83940:	mvn	r2, #0
   83944:	bl	1a18c <fputs@plt+0x8da4>
   83948:	mov	sp, fp
   8394c:	pop	{fp, pc}
   83950:	push	{r4, sl, fp, lr}
   83954:	add	fp, sp, #8
   83958:	mov	r4, r0
   8395c:	ldr	r0, [r2]
   83960:	movw	r2, #13854	; 0x361e
   83964:	movt	r2, #9
   83968:	ldrh	r1, [r0, #8]
   8396c:	and	r1, r1, #31
   83970:	ldrb	r1, [r2, r1]
   83974:	sub	r2, r1, #1
   83978:	cmp	r2, #2
   8397c:	bcc	83990 <fputs@plt+0x725a8>
   83980:	cmp	r1, #3
   83984:	beq	839c4 <fputs@plt+0x725dc>
   83988:	cmp	r1, #4
   8398c:	bne	83a14 <fputs@plt+0x7262c>
   83990:	mov	r1, #1
   83994:	bl	19d68 <fputs@plt+0x8980>
   83998:	mov	r2, r0
   8399c:	ldr	r0, [r4]
   839a0:	movw	r3, #9312	; 0x2460
   839a4:	ldrh	r1, [r0, #8]
   839a8:	tst	r1, r3
   839ac:	beq	839b8 <fputs@plt+0x725d0>
   839b0:	asr	r3, r2, #31
   839b4:	b	83a48 <fputs@plt+0x72660>
   839b8:	mov	r1, #4
   839bc:	asr	r3, r2, #31
   839c0:	b	83a60 <fputs@plt+0x72678>
   839c4:	mov	r1, #1
   839c8:	bl	19f2c <fputs@plt+0x8b44>
   839cc:	cmp	r0, #0
   839d0:	popeq	{r4, sl, fp, pc}
   839d4:	ldrb	r1, [r0]
   839d8:	mov	r2, #0
   839dc:	cmp	r1, #0
   839e0:	beq	83a30 <fputs@plt+0x72648>
   839e4:	uxtb	r1, r1
   839e8:	cmp	r1, #192	; 0xc0
   839ec:	bcc	83a04 <fputs@plt+0x7261c>
   839f0:	ldrb	r1, [r0, #1]!
   839f4:	and	r3, r1, #192	; 0xc0
   839f8:	cmp	r3, #128	; 0x80
   839fc:	beq	839f0 <fputs@plt+0x72608>
   83a00:	b	83a0c <fputs@plt+0x72624>
   83a04:	add	r0, r0, #1
   83a08:	ldrb	r1, [r0]
   83a0c:	add	r2, r2, #1
   83a10:	b	839dc <fputs@plt+0x725f4>
   83a14:	ldr	r0, [r4]
   83a18:	movw	r2, #9312	; 0x2460
   83a1c:	ldrh	r1, [r0, #8]
   83a20:	tst	r1, r2
   83a24:	beq	83a50 <fputs@plt+0x72668>
   83a28:	pop	{r4, sl, fp, lr}
   83a2c:	b	337e4 <fputs@plt+0x223fc>
   83a30:	ldr	r0, [r4]
   83a34:	movw	r4, #9312	; 0x2460
   83a38:	mov	r3, #0
   83a3c:	ldrh	r1, [r0, #8]
   83a40:	tst	r1, r4
   83a44:	beq	83a5c <fputs@plt+0x72674>
   83a48:	pop	{r4, sl, fp, lr}
   83a4c:	b	34bc8 <fputs@plt+0x237e0>
   83a50:	mov	r1, #1
   83a54:	strh	r1, [r0, #8]
   83a58:	pop	{r4, sl, fp, pc}
   83a5c:	mov	r1, #4
   83a60:	strh	r1, [r0, #8]
   83a64:	strd	r2, [r0]
   83a68:	pop	{r4, sl, fp, pc}
   83a6c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   83a70:	add	fp, sp, #28
   83a74:	sub	sp, sp, #4
   83a78:	mov	r6, r0
   83a7c:	ldm	r2, {r0, r1}
   83a80:	ldrh	r8, [r1, #8]
   83a84:	mov	r9, r2
   83a88:	movw	r2, #43690	; 0xaaaa
   83a8c:	movt	r2, #43690	; 0xaaaa
   83a90:	ldrh	r7, [r0, #8]
   83a94:	and	r1, r8, #31
   83a98:	lsr	r1, r2, r1
   83a9c:	and	r3, r7, #31
   83aa0:	orr	r1, r1, r2, lsr r3
   83aa4:	tst	r1, #1
   83aa8:	bne	83bd4 <fputs@plt+0x727ec>
   83aac:	mov	r1, #1
   83ab0:	str	r6, [sp]
   83ab4:	mov	r4, #1
   83ab8:	bl	19d68 <fputs@plt+0x8980>
   83abc:	mov	r5, r0
   83ac0:	ldr	r0, [r9, #4]
   83ac4:	mov	r1, #1
   83ac8:	bl	19d68 <fputs@plt+0x8980>
   83acc:	mov	r6, r0
   83ad0:	ldr	r0, [r9]
   83ad4:	orr	r1, r8, r7
   83ad8:	tst	r1, #15
   83adc:	beq	83b00 <fputs@plt+0x72718>
   83ae0:	mov	r1, #1
   83ae4:	bl	19f2c <fputs@plt+0x8b44>
   83ae8:	mov	r7, r0
   83aec:	ldr	r0, [r9, #4]
   83af0:	mov	r1, #1
   83af4:	bl	19f2c <fputs@plt+0x8b44>
   83af8:	mov	r9, r0
   83afc:	b	83b18 <fputs@plt+0x72730>
   83b00:	bl	19c6c <fputs@plt+0x8884>
   83b04:	mov	r7, r0
   83b08:	ldr	r0, [r9, #4]
   83b0c:	bl	19c6c <fputs@plt+0x8884>
   83b10:	mov	r9, r0
   83b14:	mov	r4, #0
   83b18:	mov	r8, #0
   83b1c:	cmp	r6, r5
   83b20:	ble	83b2c <fputs@plt+0x72744>
   83b24:	mov	sl, #0
   83b28:	b	83b98 <fputs@plt+0x727b0>
   83b2c:	mov	sl, #1
   83b30:	mov	r0, r7
   83b34:	mov	r1, r9
   83b38:	mov	r2, r6
   83b3c:	bl	11250 <bcmp@plt>
   83b40:	cmp	r0, #0
   83b44:	beq	83b98 <fputs@plt+0x727b0>
   83b48:	add	r2, r7, #1
   83b4c:	add	r1, r5, #1
   83b50:	add	sl, sl, #1
   83b54:	mov	r0, r1
   83b58:	mov	r7, r2
   83b5c:	cmp	r4, #0
   83b60:	beq	83b80 <fputs@plt+0x72798>
   83b64:	mov	r2, r7
   83b68:	sub	r1, r0, #1
   83b6c:	ldrb	r3, [r2], #1
   83b70:	and	r3, r3, #192	; 0xc0
   83b74:	cmp	r3, #128	; 0x80
   83b78:	beq	83b54 <fputs@plt+0x7276c>
   83b7c:	b	83b84 <fputs@plt+0x7279c>
   83b80:	mov	r1, r5
   83b84:	sub	r5, r0, #2
   83b88:	cmp	r6, r1
   83b8c:	blt	83b30 <fputs@plt+0x72748>
   83b90:	mov	sl, #0
   83b94:	mov	r8, #0
   83b98:	ldr	r0, [sp]
   83b9c:	movw	r2, #9312	; 0x2460
   83ba0:	ldr	r0, [r0]
   83ba4:	ldrh	r1, [r0, #8]
   83ba8:	tst	r1, r2
   83bac:	beq	83bc4 <fputs@plt+0x727dc>
   83bb0:	mov	r2, sl
   83bb4:	mov	r3, r8
   83bb8:	sub	sp, fp, #28
   83bbc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   83bc0:	b	34bc8 <fputs@plt+0x237e0>
   83bc4:	mov	r1, #4
   83bc8:	strh	r1, [r0, #8]
   83bcc:	str	sl, [r0]
   83bd0:	str	r8, [r0, #4]
   83bd4:	sub	sp, fp, #28
   83bd8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   83bdc:	push	{r4, r5, r6, r7, fp, lr}
   83be0:	add	fp, sp, #16
   83be4:	sub	sp, sp, #48	; 0x30
   83be8:	cmp	r1, #1
   83bec:	blt	83c94 <fputs@plt+0x728ac>
   83bf0:	mov	r4, r0
   83bf4:	ldr	r0, [r0]
   83bf8:	mov	r5, r1
   83bfc:	mov	r1, #1
   83c00:	mov	r6, r2
   83c04:	ldr	r7, [r0, #32]
   83c08:	ldr	r0, [r2]
   83c0c:	bl	19f2c <fputs@plt+0x8b44>
   83c10:	cmp	r0, #0
   83c14:	beq	83c94 <fputs@plt+0x728ac>
   83c18:	mov	r1, r0
   83c1c:	mov	r0, #0
   83c20:	add	r2, r6, #4
   83c24:	mov	r3, #512	; 0x200
   83c28:	str	r0, [fp, #-24]	; 0xffffffe8
   83c2c:	str	r2, [fp, #-20]	; 0xffffffec
   83c30:	sub	r2, r5, #1
   83c34:	add	r5, sp, #8
   83c38:	str	r2, [fp, #-28]	; 0xffffffe4
   83c3c:	ldr	r2, [r7, #92]	; 0x5c
   83c40:	str	r0, [sp, #16]
   83c44:	str	r0, [sp, #12]
   83c48:	strh	r3, [sp, #32]
   83c4c:	str	r0, [sp, #24]
   83c50:	str	r0, [sp, #20]
   83c54:	str	r7, [sp, #8]
   83c58:	mov	r0, r5
   83c5c:	str	r2, [sp, #28]
   83c60:	sub	r2, fp, #28
   83c64:	bl	3e160 <fputs@plt+0x2cd78>
   83c68:	ldr	r6, [sp, #20]
   83c6c:	mov	r0, r5
   83c70:	bl	15ca8 <fputs@plt+0x48c0>
   83c74:	mov	r1, r0
   83c78:	movw	r0, #17696	; 0x4520
   83c7c:	mov	r2, r6
   83c80:	mov	r3, #1
   83c84:	movt	r0, #1
   83c88:	str	r0, [sp]
   83c8c:	mov	r0, r4
   83c90:	bl	1a18c <fputs@plt+0x8da4>
   83c94:	sub	sp, fp, #16
   83c98:	pop	{r4, r5, r6, r7, fp, pc}
   83c9c:	push	{r4, sl, fp, lr}
   83ca0:	add	fp, sp, #8
   83ca4:	sub	sp, sp, #8
   83ca8:	mov	r4, r0
   83cac:	ldr	r0, [r2]
   83cb0:	mov	r1, #1
   83cb4:	bl	19f2c <fputs@plt+0x8b44>
   83cb8:	cmp	r0, #0
   83cbc:	str	r0, [sp, #4]
   83cc0:	beq	83d0c <fputs@plt+0x72924>
   83cc4:	ldrb	r0, [r0]
   83cc8:	cmp	r0, #0
   83ccc:	beq	83d0c <fputs@plt+0x72924>
   83cd0:	add	r0, sp, #4
   83cd4:	bl	4a174 <fputs@plt+0x38d8c>
   83cd8:	mov	r2, r0
   83cdc:	ldr	r0, [r4]
   83ce0:	movw	r3, #9312	; 0x2460
   83ce4:	ldrh	r1, [r0, #8]
   83ce8:	tst	r1, r3
   83cec:	beq	83cfc <fputs@plt+0x72914>
   83cf0:	asr	r3, r2, #31
   83cf4:	bl	34bc8 <fputs@plt+0x237e0>
   83cf8:	b	83d0c <fputs@plt+0x72924>
   83cfc:	mov	r1, #4
   83d00:	asr	r3, r2, #31
   83d04:	strh	r1, [r0, #8]
   83d08:	strd	r2, [r0]
   83d0c:	sub	sp, fp, #8
   83d10:	pop	{r4, sl, fp, pc}
   83d14:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   83d18:	add	fp, sp, #28
   83d1c:	sub	sp, sp, #20
   83d20:	mov	r5, r2
   83d24:	mov	r6, r1
   83d28:	mov	r4, r0
   83d2c:	bl	13e84 <fputs@plt+0x2a9c>
   83d30:	cmp	r0, #0
   83d34:	beq	83d48 <fputs@plt+0x72960>
   83d38:	mov	r0, r4
   83d3c:	sub	sp, fp, #28
   83d40:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   83d44:	b	1a9b4 <fputs@plt+0x95cc>
   83d48:	mov	r0, #1
   83d4c:	orr	r0, r0, r6, lsl #2
   83d50:	asr	r1, r0, #31
   83d54:	bl	1438c <fputs@plt+0x2fa4>
   83d58:	cmp	r0, #0
   83d5c:	beq	83d38 <fputs@plt+0x72950>
   83d60:	cmp	r6, #1
   83d64:	mov	r7, r0
   83d68:	str	r4, [sp, #12]
   83d6c:	str	r0, [sp, #16]
   83d70:	blt	83e58 <fputs@plt+0x72a70>
   83d74:	movw	sl, #65535	; 0xffff
   83d78:	ldr	r7, [sp, #16]
   83d7c:	mov	r8, #0
   83d80:	mov	r9, #2
   83d84:	movt	sl, #16
   83d88:	add	r4, sl, #983040	; 0xf0000
   83d8c:	ldr	r0, [r5]
   83d90:	bl	19e50 <fputs@plt+0x8a68>
   83d94:	and	r2, r0, r4
   83d98:	subs	r0, sl, r0
   83d9c:	rscs	r0, r1, #0
   83da0:	mov	r0, #0
   83da4:	movwcc	r0, #1
   83da8:	cmp	r0, #0
   83dac:	movwne	r2, #65533	; 0xfffd
   83db0:	cmp	r2, #127	; 0x7f
   83db4:	bhi	83dc0 <fputs@plt+0x729d8>
   83db8:	strb	r2, [r7], #1
   83dbc:	b	83e4c <fputs@plt+0x72a64>
   83dc0:	cmp	r8, r2, lsr #11
   83dc4:	bne	83de8 <fputs@plt+0x72a00>
   83dc8:	lsr	r0, r2, #6
   83dcc:	mov	r1, #6
   83dd0:	bfi	r2, r9, #6, #26
   83dd4:	bfi	r0, r1, #5, #27
   83dd8:	strb	r2, [r7, #1]
   83ddc:	strb	r0, [r7]
   83de0:	add	r7, r7, #2
   83de4:	b	83e4c <fputs@plt+0x72a64>
   83de8:	mov	r0, r2
   83dec:	cmp	r8, r2, lsr #16
   83df0:	bfi	r0, r9, #6, #26
   83df4:	bne	83e20 <fputs@plt+0x72a38>
   83df8:	strb	r0, [r7, #2]
   83dfc:	lsr	r0, r2, #6
   83e00:	mov	r1, #14
   83e04:	bfi	r0, r9, #6, #26
   83e08:	strb	r0, [r7, #1]
   83e0c:	lsr	r0, r2, #12
   83e10:	bfi	r0, r1, #4, #28
   83e14:	strb	r0, [r7]
   83e18:	add	r7, r7, #3
   83e1c:	b	83e4c <fputs@plt+0x72a64>
   83e20:	strb	r0, [r7, #3]
   83e24:	mov	r0, #240	; 0xf0
   83e28:	orr	r0, r0, r2, lsr #18
   83e2c:	strb	r0, [r7]
   83e30:	lsr	r0, r2, #6
   83e34:	bfi	r0, r9, #6, #26
   83e38:	strb	r0, [r7, #2]
   83e3c:	lsr	r0, r2, #12
   83e40:	bfi	r0, r9, #6, #26
   83e44:	strb	r0, [r7, #1]
   83e48:	add	r7, r7, #4
   83e4c:	add	r5, r5, #4
   83e50:	subs	r6, r6, #1
   83e54:	bne	83d8c <fputs@plt+0x729a4>
   83e58:	movw	r1, #17596	; 0x44bc
   83e5c:	mov	r0, #1
   83e60:	movt	r1, #1
   83e64:	str	r0, [sp, #4]
   83e68:	str	r1, [sp]
   83e6c:	ldr	r1, [sp, #16]
   83e70:	ldr	r0, [sp, #12]
   83e74:	sub	r2, r7, r1
   83e78:	asr	r3, r2, #31
   83e7c:	bl	1a6e0 <fputs@plt+0x92f8>
   83e80:	sub	sp, fp, #28
   83e84:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   83e88:	push	{r4, sl, fp, lr}
   83e8c:	add	fp, sp, #8
   83e90:	sub	sp, sp, #8
   83e94:	mov	r4, r0
   83e98:	ldr	r0, [r2]
   83e9c:	movw	r2, #13854	; 0x361e
   83ea0:	movt	r2, #9
   83ea4:	ldrh	r1, [r0, #8]
   83ea8:	and	r1, r1, #31
   83eac:	ldrb	r1, [r2, r1]
   83eb0:	cmp	r1, #5
   83eb4:	beq	83f10 <fputs@plt+0x72b28>
   83eb8:	cmp	r1, #1
   83ebc:	bne	83f30 <fputs@plt+0x72b48>
   83ec0:	bl	19e50 <fputs@plt+0x8a68>
   83ec4:	mov	r2, r0
   83ec8:	mov	r3, r1
   83ecc:	cmn	r1, #1
   83ed0:	bgt	83f68 <fputs@plt+0x72b80>
   83ed4:	eor	r0, r3, #-2147483648	; 0x80000000
   83ed8:	orrs	r0, r2, r0
   83edc:	bne	83f60 <fputs@plt+0x72b78>
   83ee0:	mov	r0, #1
   83ee4:	mvn	r1, #0
   83ee8:	mvn	r2, #0
   83eec:	mov	r3, #1
   83ef0:	strb	r0, [r4, #25]
   83ef4:	str	r0, [r4, #20]
   83ef8:	ldr	r0, [r4]
   83efc:	str	r1, [sp]
   83f00:	movw	r1, #12308	; 0x3014
   83f04:	movt	r1, #9
   83f08:	bl	1a320 <fputs@plt+0x8f38>
   83f0c:	b	83f94 <fputs@plt+0x72bac>
   83f10:	ldr	r0, [r4]
   83f14:	movw	r2, #9312	; 0x2460
   83f18:	ldrh	r1, [r0, #8]
   83f1c:	tst	r1, r2
   83f20:	beq	83f54 <fputs@plt+0x72b6c>
   83f24:	sub	sp, fp, #8
   83f28:	pop	{r4, sl, fp, lr}
   83f2c:	b	337e4 <fputs@plt+0x223fc>
   83f30:	bl	19dc8 <fputs@plt+0x89e0>
   83f34:	ldr	r0, [r4]
   83f38:	vcmpe.f64	d0, #0.0
   83f3c:	vneg.f64	d16, d0
   83f40:	vmrs	APSR_nzcv, fpscr
   83f44:	vmovmi.f64	d0, d16
   83f48:	sub	sp, fp, #8
   83f4c:	pop	{r4, sl, fp, lr}
   83f50:	b	1a27c <fputs@plt+0x8e94>
   83f54:	mov	r1, #1
   83f58:	strh	r1, [r0, #8]
   83f5c:	b	83f94 <fputs@plt+0x72bac>
   83f60:	rsbs	r2, r2, #0
   83f64:	rsc	r3, r3, #0
   83f68:	ldr	r0, [r4]
   83f6c:	movw	r4, #9312	; 0x2460
   83f70:	ldrh	r1, [r0, #8]
   83f74:	tst	r1, r4
   83f78:	beq	83f88 <fputs@plt+0x72ba0>
   83f7c:	sub	sp, fp, #8
   83f80:	pop	{r4, sl, fp, lr}
   83f84:	b	34bc8 <fputs@plt+0x237e0>
   83f88:	mov	r1, #4
   83f8c:	strh	r1, [r0, #8]
   83f90:	strd	r2, [r0]
   83f94:	sub	sp, fp, #8
   83f98:	pop	{r4, sl, fp, pc}
   83f9c:	nop	{0}
   83fa0:	push	{r4, r5, r6, r7, fp, lr}
   83fa4:	add	fp, sp, #16
   83fa8:	sub	sp, sp, #8
   83fac:	movw	r7, #43690	; 0xaaaa
   83fb0:	mov	r6, r2
   83fb4:	mov	r4, r0
   83fb8:	mov	r5, #0
   83fbc:	cmp	r1, #2
   83fc0:	movt	r7, #43690	; 0xaaaa
   83fc4:	bne	83ff0 <fputs@plt+0x72c08>
   83fc8:	ldr	r0, [r6, #4]
   83fcc:	mov	r2, #1
   83fd0:	ldrh	r1, [r0, #8]
   83fd4:	and	r1, r1, #31
   83fd8:	tst	r2, r7, lsr r1
   83fdc:	bne	84098 <fputs@plt+0x72cb0>
   83fe0:	bl	19e50 <fputs@plt+0x8a68>
   83fe4:	cmp	r0, #30
   83fe8:	movge	r0, #30
   83fec:	bic	r5, r0, r0, asr #31
   83ff0:	ldr	r0, [r6]
   83ff4:	mov	r2, #1
   83ff8:	ldrh	r1, [r0, #8]
   83ffc:	and	r1, r1, #31
   84000:	tst	r2, r7, lsr r1
   84004:	bne	84098 <fputs@plt+0x72cb0>
   84008:	bl	19dc8 <fputs@plt+0x89e0>
   8400c:	vldr	d16, [pc, #228]	; 840f8 <fputs@plt+0x72d10>
   84010:	vstr	d0, [sp]
   84014:	vcmpe.f64	d0, d16
   84018:	vmrs	APSR_nzcv, fpscr
   8401c:	bpl	8404c <fputs@plt+0x72c64>
   84020:	cmp	r5, #0
   84024:	bne	8404c <fputs@plt+0x72c64>
   84028:	vcmpe.f64	d0, #0.0
   8402c:	vmrs	APSR_nzcv, fpscr
   84030:	blt	8404c <fputs@plt+0x72c64>
   84034:	vmov.f64	d16, #96	; 0x3f000000  0.5
   84038:	vadd.f64	d16, d0, d16
   8403c:	vmov	r0, r1, d16
   84040:	bl	88b9c <fputs@plt+0x777b4>
   84044:	bl	88a1c <fputs@plt+0x77634>
   84048:	b	84088 <fputs@plt+0x72ca0>
   8404c:	vldr	d16, [pc, #172]	; 84100 <fputs@plt+0x72d18>
   84050:	vcmpe.f64	d0, d16
   84054:	vmrs	APSR_nzcv, fpscr
   84058:	ble	840a0 <fputs@plt+0x72cb8>
   8405c:	cmp	r5, #0
   84060:	bne	840a0 <fputs@plt+0x72cb8>
   84064:	vcmpe.f64	d0, #0.0
   84068:	vmrs	APSR_nzcv, fpscr
   8406c:	bpl	840a0 <fputs@plt+0x72cb8>
   84070:	vmov.f64	d16, #96	; 0x3f000000  0.5
   84074:	vsub.f64	d16, d16, d0
   84078:	vmov	r0, r1, d16
   8407c:	bl	88b9c <fputs@plt+0x777b4>
   84080:	bl	88a1c <fputs@plt+0x77634>
   84084:	eor	r1, r1, #-2147483648	; 0x80000000
   84088:	vmov	d0, r0, r1
   8408c:	vstr	d0, [sp]
   84090:	ldr	r0, [r4]
   84094:	bl	1a27c <fputs@plt+0x8e94>
   84098:	sub	sp, fp, #16
   8409c:	pop	{r4, r5, r6, r7, fp, pc}
   840a0:	vmov	r2, r3, d0
   840a4:	movw	r0, #12325	; 0x3025
   840a8:	mov	r1, r5
   840ac:	movt	r0, #9
   840b0:	bl	15d54 <fputs@plt+0x496c>
   840b4:	cmp	r0, #0
   840b8:	beq	840e8 <fputs@plt+0x72d00>
   840bc:	mov	r5, r0
   840c0:	bl	11220 <strlen@plt>
   840c4:	bic	r2, r0, #-1073741824	; 0xc0000000
   840c8:	mov	r1, sp
   840cc:	mov	r0, r5
   840d0:	mov	r3, #1
   840d4:	bl	34300 <fputs@plt+0x22f18>
   840d8:	mov	r0, r5
   840dc:	bl	144bc <fputs@plt+0x30d4>
   840e0:	vldr	d0, [sp]
   840e4:	b	84090 <fputs@plt+0x72ca8>
   840e8:	mov	r0, r4
   840ec:	bl	1a9b4 <fputs@plt+0x95cc>
   840f0:	b	84098 <fputs@plt+0x72cb0>
   840f4:	nop	{0}
   840f8:	andeq	r0, r0, r0
   840fc:	mvnmi	r0, #0
   84100:	andeq	r0, r0, r0
   84104:	mvngt	r0, #0
   84108:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   8410c:	add	fp, sp, #24
   84110:	sub	sp, sp, #8
   84114:	mov	r8, r0
   84118:	ldr	r0, [r2]
   8411c:	mov	r1, #1
   84120:	mov	r5, r2
   84124:	bl	19f2c <fputs@plt+0x8b44>
   84128:	mov	r6, r0
   8412c:	ldr	r0, [r5]
   84130:	mov	r1, #1
   84134:	bl	19d68 <fputs@plt+0x8980>
   84138:	cmp	r6, #0
   8413c:	beq	841b8 <fputs@plt+0x72dd0>
   84140:	mov	r5, r0
   84144:	asr	r0, r0, #31
   84148:	adds	r2, r5, #1
   8414c:	adc	r3, r0, #0
   84150:	mov	r0, r8
   84154:	bl	854d4 <fputs@plt+0x740ec>
   84158:	cmp	r0, #0
   8415c:	beq	841b8 <fputs@plt+0x72dd0>
   84160:	mov	r1, r0
   84164:	cmp	r5, #1
   84168:	blt	8419c <fputs@plt+0x72db4>
   8416c:	movw	r0, #48044	; 0xbbac
   84170:	mov	r2, r1
   84174:	mov	r3, r5
   84178:	movt	r0, #8
   8417c:	ldrb	r4, [r6], #1
   84180:	subs	r3, r3, #1
   84184:	ldrb	r7, [r0, r4]
   84188:	mvn	r7, r7
   8418c:	orr	r7, r7, #223	; 0xdf
   84190:	and	r7, r4, r7
   84194:	strb	r7, [r2], #1
   84198:	bne	8417c <fputs@plt+0x72d94>
   8419c:	movw	r0, #17596	; 0x44bc
   841a0:	mov	r2, r5
   841a4:	mov	r3, #1
   841a8:	movt	r0, #1
   841ac:	str	r0, [sp]
   841b0:	mov	r0, r8
   841b4:	bl	1a18c <fputs@plt+0x8da4>
   841b8:	sub	sp, fp, #24
   841bc:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   841c0:	push	{r4, r5, r6, r7, fp, lr}
   841c4:	add	fp, sp, #16
   841c8:	sub	sp, sp, #8
   841cc:	mov	r7, r0
   841d0:	ldr	r0, [r2]
   841d4:	mov	r1, #1
   841d8:	mov	r5, r2
   841dc:	bl	19f2c <fputs@plt+0x8b44>
   841e0:	mov	r6, r0
   841e4:	ldr	r0, [r5]
   841e8:	mov	r1, #1
   841ec:	bl	19d68 <fputs@plt+0x8980>
   841f0:	cmp	r6, #0
   841f4:	beq	84264 <fputs@plt+0x72e7c>
   841f8:	mov	r5, r0
   841fc:	asr	r0, r0, #31
   84200:	adds	r2, r5, #1
   84204:	adc	r3, r0, #0
   84208:	mov	r0, r7
   8420c:	bl	854d4 <fputs@plt+0x740ec>
   84210:	cmp	r0, #0
   84214:	beq	84264 <fputs@plt+0x72e7c>
   84218:	mov	r1, r0
   8421c:	cmp	r5, #1
   84220:	blt	84248 <fputs@plt+0x72e60>
   84224:	movw	r0, #47732	; 0xba74
   84228:	mov	r2, r1
   8422c:	mov	r3, r5
   84230:	movt	r0, #8
   84234:	ldrb	r4, [r6], #1
   84238:	subs	r3, r3, #1
   8423c:	ldrb	r4, [r0, r4]
   84240:	strb	r4, [r2], #1
   84244:	bne	84234 <fputs@plt+0x72e4c>
   84248:	movw	r0, #17596	; 0x44bc
   8424c:	mov	r2, r5
   84250:	mov	r3, #1
   84254:	movt	r0, #1
   84258:	str	r0, [sp]
   8425c:	mov	r0, r7
   84260:	bl	1a18c <fputs@plt+0x8da4>
   84264:	sub	sp, fp, #16
   84268:	pop	{r4, r5, r6, r7, fp, pc}
   8426c:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   84270:	add	fp, sp, #24
   84274:	sub	sp, sp, #8
   84278:	mov	r8, r0
   8427c:	ldr	r0, [r2]
   84280:	mov	r5, r2
   84284:	bl	19c6c <fputs@plt+0x8884>
   84288:	mov	r6, r0
   8428c:	ldr	r0, [r5]
   84290:	mov	r1, #1
   84294:	mov	r7, #1
   84298:	bl	19d68 <fputs@plt+0x8980>
   8429c:	mov	r5, r0
   842a0:	asr	r0, r0, #31
   842a4:	lsl	r0, r0, #1
   842a8:	orr	r2, r7, r5, lsl #1
   842ac:	orr	r3, r0, r5, lsr #31
   842b0:	mov	r0, r8
   842b4:	bl	854d4 <fputs@plt+0x740ec>
   842b8:	cmp	r0, #0
   842bc:	beq	84324 <fputs@plt+0x72f3c>
   842c0:	mov	r1, r0
   842c4:	cmp	r5, #1
   842c8:	blt	84300 <fputs@plt+0x72f18>
   842cc:	movw	r2, #14004	; 0x36b4
   842d0:	mov	r3, r5
   842d4:	mov	r0, r1
   842d8:	movt	r2, #9
   842dc:	ldrb	r7, [r6], #1
   842e0:	subs	r3, r3, #1
   842e4:	ldrb	r4, [r2, r7, lsr #4]
   842e8:	and	r7, r7, #15
   842ec:	ldrb	r7, [r2, r7]
   842f0:	strb	r4, [r0]
   842f4:	strb	r7, [r0, #1]
   842f8:	add	r0, r0, #2
   842fc:	bne	842dc <fputs@plt+0x72ef4>
   84300:	mov	r2, #0
   84304:	mov	r3, #1
   84308:	strb	r2, [r0]
   8430c:	movw	r0, #17596	; 0x44bc
   84310:	lsl	r2, r5, #1
   84314:	movt	r0, #1
   84318:	str	r0, [sp]
   8431c:	mov	r0, r8
   84320:	bl	1a18c <fputs@plt+0x8da4>
   84324:	sub	sp, fp, #24
   84328:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   8432c:	push	{r4, sl, fp, lr}
   84330:	add	fp, sp, #8
   84334:	sub	sp, sp, #8
   84338:	mov	r4, r0
   8433c:	mov	r1, sp
   84340:	mov	r0, #8
   84344:	bl	15ed8 <fputs@plt+0x4af0>
   84348:	ldm	sp, {r2, r3}
   8434c:	cmn	r3, #1
   84350:	bgt	84368 <fputs@plt+0x72f80>
   84354:	rsbs	r2, r2, #0
   84358:	bic	r0, r3, #-2147483648	; 0x80000000
   8435c:	rsc	r3, r0, #0
   84360:	str	r2, [sp]
   84364:	str	r3, [sp, #4]
   84368:	ldr	r0, [r4]
   8436c:	movw	r4, #9312	; 0x2460
   84370:	ldrh	r1, [r0, #8]
   84374:	tst	r1, r4
   84378:	beq	84384 <fputs@plt+0x72f9c>
   8437c:	bl	34bc8 <fputs@plt+0x237e0>
   84380:	b	84390 <fputs@plt+0x72fa8>
   84384:	mov	r1, #4
   84388:	strh	r1, [r0, #8]
   8438c:	strd	r2, [r0]
   84390:	sub	sp, fp, #8
   84394:	pop	{r4, sl, fp, pc}
   84398:	push	{r4, r5, r6, sl, fp, lr}
   8439c:	add	fp, sp, #16
   843a0:	sub	sp, sp, #8
   843a4:	mov	r4, r0
   843a8:	ldr	r0, [r2]
   843ac:	bl	19e50 <fputs@plt+0x8a68>
   843b0:	cmp	r0, #1
   843b4:	mov	r5, r0
   843b8:	mov	r0, r4
   843bc:	mov	r3, #0
   843c0:	movle	r5, #1
   843c4:	mov	r2, r5
   843c8:	bl	854d4 <fputs@plt+0x740ec>
   843cc:	cmp	r0, #0
   843d0:	beq	84404 <fputs@plt+0x7301c>
   843d4:	mov	r6, r0
   843d8:	mov	r0, r5
   843dc:	mov	r1, r6
   843e0:	bl	15ed8 <fputs@plt+0x4af0>
   843e4:	movw	r0, #17596	; 0x44bc
   843e8:	mov	r1, r6
   843ec:	mov	r2, r5
   843f0:	mov	r3, #0
   843f4:	movt	r0, #1
   843f8:	str	r0, [sp]
   843fc:	mov	r0, r4
   84400:	bl	1a18c <fputs@plt+0x8da4>
   84404:	sub	sp, fp, #16
   84408:	pop	{r4, r5, r6, sl, fp, pc}
   8440c:	push	{r4, r5, fp, lr}
   84410:	add	fp, sp, #8
   84414:	mov	r5, r0
   84418:	ldr	r0, [r0, #12]
   8441c:	mov	r4, r2
   84420:	ldr	r1, [r5, #16]
   84424:	ldr	r0, [r0, #4]
   84428:	add	r1, r1, r1, lsl #2
   8442c:	add	r0, r0, r1, lsl #2
   84430:	ldr	r2, [r0, #-4]
   84434:	ldm	r4, {r0, r1}
   84438:	bl	3e450 <fputs@plt+0x2d068>
   8443c:	cmp	r0, #0
   84440:	popeq	{r4, r5, fp, pc}
   84444:	ldr	r0, [r5]
   84448:	ldr	r1, [r4]
   8444c:	pop	{r4, r5, fp, lr}
   84450:	b	1a7d8 <fputs@plt+0x93f0>
   84454:	push	{fp, lr}
   84458:	mov	fp, sp
   8445c:	sub	sp, sp, #8
   84460:	mov	r1, #0
   84464:	mvn	r2, #0
   84468:	mov	r3, #1
   8446c:	str	r1, [sp]
   84470:	movw	r1, #62189	; 0xf2ed
   84474:	movt	r1, #8
   84478:	bl	1a18c <fputs@plt+0x8da4>
   8447c:	mov	sp, fp
   84480:	pop	{fp, pc}
   84484:	push	{r4, r5, fp, lr}
   84488:	add	fp, sp, #8
   8448c:	ldr	r0, [r2]
   84490:	mov	r4, r2
   84494:	bl	19e50 <fputs@plt+0x8a68>
   84498:	mov	r5, r0
   8449c:	ldr	r0, [r4, #4]
   844a0:	mov	r1, #1
   844a4:	bl	19f2c <fputs@plt+0x8b44>
   844a8:	movw	r1, #62776	; 0xf538
   844ac:	mov	r2, r0
   844b0:	mov	r0, r5
   844b4:	movt	r1, #8
   844b8:	pop	{r4, r5, fp, lr}
   844bc:	b	15e38 <fputs@plt+0x4a50>
   844c0:	push	{r4, r5, r6, r7, fp, lr}
   844c4:	add	fp, sp, #16
   844c8:	vpush	{d8}
   844cc:	sub	sp, sp, #72	; 0x48
   844d0:	ldr	r1, [r2]
   844d4:	mov	r4, r0
   844d8:	mov	r6, r2
   844dc:	movw	r2, #13854	; 0x361e
   844e0:	movt	r2, #9
   844e4:	ldrh	r0, [r1, #8]
   844e8:	and	r0, r0, #31
   844ec:	ldrb	r0, [r2, r0]
   844f0:	sub	r0, r0, #1
   844f4:	cmp	r0, #3
   844f8:	bhi	84528 <fputs@plt+0x73140>
   844fc:	add	r2, pc, #0
   84500:	ldr	pc, [r2, r0, lsl #2]
   84504:	andeq	r4, r8, r4, lsl r5
   84508:	andeq	r4, r8, ip, lsr r5
   8450c:			; <UNDEFINED> instruction: 0x000845b0
   84510:	strdeq	r4, [r8], -ip
   84514:	ldr	r0, [r4]
   84518:	sub	sp, fp, #24
   8451c:	vpop	{d8}
   84520:	pop	{r4, r5, r6, r7, fp, lr}
   84524:	b	1a7d8 <fputs@plt+0x93f0>
   84528:	movw	r1, #9501	; 0x251d
   8452c:	mov	r0, #0
   84530:	mov	r2, #4
   84534:	movt	r1, #9
   84538:	b	84754 <fputs@plt+0x7336c>
   8453c:	mov	r0, r1
   84540:	bl	19dc8 <fputs@plt+0x89e0>
   84544:	movw	r2, #63335	; 0xf767
   84548:	add	r5, sp, #14
   8454c:	mov	r0, #50	; 0x32
   84550:	vorr	d8, d0, d0
   84554:	vstr	d0, [sp]
   84558:	movt	r2, #8
   8455c:	mov	r1, r5
   84560:	bl	15e08 <fputs@plt+0x4a20>
   84564:	sub	r1, fp, #32
   84568:	mov	r0, r5
   8456c:	mov	r2, #20
   84570:	mov	r3, #1
   84574:	bl	34300 <fputs@plt+0x22f18>
   84578:	vldr	d16, [fp, #-32]	; 0xffffffe0
   8457c:	vcmp.f64	d8, d16
   84580:	vmrs	APSR_nzcv, fpscr
   84584:	beq	845a0 <fputs@plt+0x731b8>
   84588:	movw	r2, #12330	; 0x302a
   8458c:	add	r1, sp, #14
   84590:	mov	r0, #50	; 0x32
   84594:	vstr	d8, [sp]
   84598:	movt	r2, #9
   8459c:	bl	15e08 <fputs@plt+0x4a20>
   845a0:	mvn	r0, #0
   845a4:	add	r1, sp, #14
   845a8:	mvn	r2, #0
   845ac:	b	84754 <fputs@plt+0x7336c>
   845b0:	mov	r0, r1
   845b4:	mov	r1, #1
   845b8:	bl	19f2c <fputs@plt+0x8b44>
   845bc:	cmp	r0, #0
   845c0:	beq	84764 <fputs@plt+0x7337c>
   845c4:	mov	r5, r0
   845c8:	mov	r0, #0
   845cc:	mov	r1, #0
   845d0:	mov	r3, #0
   845d4:	ldrb	r2, [r5, r0]
   845d8:	cmp	r2, #39	; 0x27
   845dc:	beq	845ec <fputs@plt+0x73204>
   845e0:	cmp	r2, #0
   845e4:	bne	845f4 <fputs@plt+0x7320c>
   845e8:	b	846c8 <fputs@plt+0x732e0>
   845ec:	adds	r1, r1, #1
   845f0:	adc	r3, r3, #0
   845f4:	add	r0, r0, #1
   845f8:	b	845d4 <fputs@plt+0x731ec>
   845fc:	mov	r0, r1
   84600:	bl	19c6c <fputs@plt+0x8884>
   84604:	mov	r5, r0
   84608:	ldr	r0, [r6]
   8460c:	mov	r1, #1
   84610:	bl	19d68 <fputs@plt+0x8980>
   84614:	mov	r7, r0
   84618:	asr	r0, r0, #31
   8461c:	mov	r1, #4
   84620:	lsl	r0, r0, #1
   84624:	adds	r2, r1, r7, lsl #1
   84628:	orr	r0, r0, r7, lsr #31
   8462c:	adc	r3, r0, #0
   84630:	mov	r0, r4
   84634:	bl	854d4 <fputs@plt+0x740ec>
   84638:	cmp	r0, #0
   8463c:	beq	84764 <fputs@plt+0x7337c>
   84640:	mov	r6, r0
   84644:	cmp	r7, #1
   84648:	blt	84684 <fputs@plt+0x7329c>
   8464c:	movw	r1, #14004	; 0x36b4
   84650:	add	r0, r6, #2
   84654:	mov	r2, r7
   84658:	movt	r1, #9
   8465c:	ldrb	r3, [r5]
   84660:	subs	r2, r2, #1
   84664:	ldrb	r3, [r1, r3, lsr #4]
   84668:	strb	r3, [r0]
   8466c:	ldrb	r3, [r5], #1
   84670:	and	r3, r3, #15
   84674:	ldrb	r3, [r1, r3]
   84678:	strb	r3, [r0, #1]
   8467c:	add	r0, r0, #2
   84680:	bne	8465c <fputs@plt+0x73274>
   84684:	add	r0, r6, r7, lsl #1
   84688:	mov	r1, #39	; 0x27
   8468c:	mvn	r2, #0
   84690:	mov	r3, #1
   84694:	strh	r1, [r0, #2]
   84698:	movw	r0, #10072	; 0x2758
   8469c:	mov	r1, r6
   846a0:	strh	r0, [r6]
   846a4:	mvn	r0, #0
   846a8:	str	r0, [sp]
   846ac:	mov	r0, r4
   846b0:	bl	1a18c <fputs@plt+0x8da4>
   846b4:	mov	r0, r6
   846b8:	sub	sp, fp, #24
   846bc:	vpop	{d8}
   846c0:	pop	{r4, r5, r6, r7, fp, lr}
   846c4:	b	144bc <fputs@plt+0x30d4>
   846c8:	add	r0, r0, #3
   846cc:	adds	r2, r1, r0
   846d0:	mov	r0, r4
   846d4:	adc	r3, r3, #0
   846d8:	bl	854d4 <fputs@plt+0x740ec>
   846dc:	cmp	r0, #0
   846e0:	beq	84764 <fputs@plt+0x7337c>
   846e4:	mov	ip, #39	; 0x27
   846e8:	mov	r3, r0
   846ec:	mov	r1, r0
   846f0:	strb	ip, [r3], #1
   846f4:	ldrb	r0, [r5]
   846f8:	cmp	r0, #0
   846fc:	beq	8473c <fputs@plt+0x73354>
   84700:	add	r7, r5, #1
   84704:	mov	r6, #1
   84708:	mov	r2, #2
   8470c:	strb	r0, [r3]
   84710:	ldrb	r0, [r7, #-1]
   84714:	cmp	r0, #39	; 0x27
   84718:	strbeq	ip, [r1, r2]
   8471c:	addeq	r6, r6, #2
   84720:	movne	r6, r2
   84724:	ldrb	r0, [r7], #1
   84728:	add	r3, r1, r6
   8472c:	add	r2, r6, #1
   84730:	cmp	r0, #0
   84734:	bne	8470c <fputs@plt+0x73324>
   84738:	b	84740 <fputs@plt+0x73358>
   8473c:	mov	r2, #2
   84740:	mov	r0, #0
   84744:	strb	ip, [r3]
   84748:	strb	r0, [r1, r2]
   8474c:	movw	r0, #17596	; 0x44bc
   84750:	movt	r0, #1
   84754:	str	r0, [sp]
   84758:	mov	r0, r4
   8475c:	mov	r3, #1
   84760:	bl	1a18c <fputs@plt+0x8da4>
   84764:	sub	sp, fp, #24
   84768:	vpop	{d8}
   8476c:	pop	{r4, r5, r6, r7, fp, pc}
   84770:	push	{r5, sl, fp, lr}
   84774:	add	fp, sp, #8
   84778:	ldr	r0, [r0]
   8477c:	ldr	r1, [r0, #32]
   84780:	ldrh	r3, [r0, #8]
   84784:	ldr	r2, [r1, #32]
   84788:	ldr	r5, [r1, #36]	; 0x24
   8478c:	movw	r1, #9312	; 0x2460
   84790:	tst	r3, r1
   84794:	beq	847a4 <fputs@plt+0x733bc>
   84798:	mov	r3, r5
   8479c:	pop	{r5, sl, fp, lr}
   847a0:	b	34bc8 <fputs@plt+0x237e0>
   847a4:	mov	r1, #4
   847a8:	strh	r1, [r0, #8]
   847ac:	stm	r0, {r2, r5}
   847b0:	pop	{r5, sl, fp, pc}
   847b4:	ldr	r0, [r0]
   847b8:	movw	r3, #9312	; 0x2460
   847bc:	ldr	r1, [r0, #32]
   847c0:	ldr	r2, [r1, #84]	; 0x54
   847c4:	ldrh	r1, [r0, #8]
   847c8:	tst	r1, r3
   847cc:	beq	847d8 <fputs@plt+0x733f0>
   847d0:	asr	r3, r2, #31
   847d4:	b	34bc8 <fputs@plt+0x237e0>
   847d8:	mov	r1, #4
   847dc:	asr	r3, r2, #31
   847e0:	strh	r1, [r0, #8]
   847e4:	strd	r2, [r0]
   847e8:	bx	lr
   847ec:	ldr	r0, [r0]
   847f0:	movw	r3, #9312	; 0x2460
   847f4:	ldr	r1, [r0, #32]
   847f8:	ldr	r2, [r1, #88]	; 0x58
   847fc:	ldrh	r1, [r0, #8]
   84800:	tst	r1, r3
   84804:	beq	84810 <fputs@plt+0x73428>
   84808:	asr	r3, r2, #31
   8480c:	b	34bc8 <fputs@plt+0x237e0>
   84810:	mov	r1, #4
   84814:	asr	r3, r2, #31
   84818:	strh	r1, [r0, #8]
   8481c:	strd	r2, [r0]
   84820:	bx	lr
   84824:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   84828:	add	fp, sp, #28
   8482c:	sub	sp, sp, #44	; 0x2c
   84830:	mov	r4, r0
   84834:	ldr	r0, [r2]
   84838:	mov	r1, #1
   8483c:	mov	r6, r2
   84840:	bl	19f2c <fputs@plt+0x8b44>
   84844:	cmp	r0, #0
   84848:	beq	84a50 <fputs@plt+0x73668>
   8484c:	mov	r8, r0
   84850:	ldr	r0, [r6]
   84854:	mov	r1, #1
   84858:	bl	19d68 <fputs@plt+0x8980>
   8485c:	mov	r9, r0
   84860:	ldr	r0, [r6, #4]
   84864:	mov	r1, #1
   84868:	bl	19f2c <fputs@plt+0x8b44>
   8486c:	cmp	r0, #0
   84870:	beq	84a50 <fputs@plt+0x73668>
   84874:	mov	r7, r0
   84878:	ldrb	r0, [r0]
   8487c:	cmp	r0, #0
   84880:	beq	849f0 <fputs@plt+0x73608>
   84884:	ldr	r0, [r6, #4]
   84888:	mov	r1, #1
   8488c:	bl	19d68 <fputs@plt+0x8980>
   84890:	str	r0, [sp, #32]
   84894:	ldr	r0, [r6, #8]
   84898:	mov	r1, #1
   8489c:	bl	19f2c <fputs@plt+0x8b44>
   848a0:	cmp	r0, #0
   848a4:	str	r0, [sp, #28]
   848a8:	beq	84a50 <fputs@plt+0x73668>
   848ac:	ldr	r0, [r6, #8]
   848b0:	mov	r1, #1
   848b4:	bl	19d68 <fputs@plt+0x8980>
   848b8:	add	sl, r9, #1
   848bc:	str	r0, [sp, #16]
   848c0:	mov	r0, r4
   848c4:	asr	r5, sl, #31
   848c8:	mov	r2, sl
   848cc:	mov	r3, r5
   848d0:	bl	854d4 <fputs@plt+0x740ec>
   848d4:	cmp	r0, #0
   848d8:	str	r0, [fp, #-32]	; 0xffffffe0
   848dc:	beq	84a50 <fputs@plt+0x73668>
   848e0:	str	r4, [sp, #24]
   848e4:	str	r9, [sp, #4]
   848e8:	ldr	r0, [sp, #32]
   848ec:	subs	r1, r9, r0
   848f0:	str	r1, [sp, #36]	; 0x24
   848f4:	bmi	84a04 <fputs@plt+0x7361c>
   848f8:	ldr	r1, [sp, #16]
   848fc:	mov	r4, #0
   84900:	mov	r9, #0
   84904:	sub	r1, r1, r0
   84908:	sub	r0, r0, #1
   8490c:	str	r1, [sp, #12]
   84910:	str	r0, [sp, #8]
   84914:	mov	r0, r8
   84918:	ldrb	r1, [r7]
   8491c:	ldrb	r6, [r0, r9]!
   84920:	cmp	r6, r1
   84924:	bne	8493c <fputs@plt+0x73554>
   84928:	ldr	r2, [sp, #32]
   8492c:	mov	r1, r7
   84930:	bl	11250 <bcmp@plt>
   84934:	cmp	r0, #0
   84938:	beq	84960 <fputs@plt+0x73578>
   8493c:	ldr	r0, [fp, #-32]	; 0xffffffe0
   84940:	strb	r6, [r0, r4]
   84944:	add	r4, r4, #1
   84948:	mov	r0, r9
   8494c:	ldr	r1, [sp, #36]	; 0x24
   84950:	add	r9, r0, #1
   84954:	cmp	r0, r1
   84958:	blt	84914 <fputs@plt+0x7352c>
   8495c:	b	84a0c <fputs@plt+0x73624>
   84960:	ldr	r0, [sp, #12]
   84964:	adds	sl, sl, r0
   84968:	adc	r5, r5, r0, asr #31
   8496c:	ldr	r0, [sp, #24]
   84970:	subs	r1, sl, #1
   84974:	sbc	r2, r5, #0
   84978:	ldr	r0, [r0]
   8497c:	ldr	r3, [r0, #32]
   84980:	ldr	r3, [r3, #92]	; 0x5c
   84984:	subs	r1, r3, r1
   84988:	rscs	r1, r2, r3, asr #31
   8498c:	blt	84a64 <fputs@plt+0x7367c>
   84990:	bl	13e84 <fputs@plt+0x2a9c>
   84994:	cmp	r0, #0
   84998:	bne	84a58 <fputs@plt+0x73670>
   8499c:	ldr	r0, [fp, #-32]	; 0xffffffe0
   849a0:	asr	r3, sl, #31
   849a4:	mov	r2, sl
   849a8:	bl	14564 <fputs@plt+0x317c>
   849ac:	cmp	r0, #0
   849b0:	beq	84a58 <fputs@plt+0x73670>
   849b4:	ldr	r1, [sp, #28]
   849b8:	str	r5, [sp, #20]
   849bc:	mov	r5, r8
   849c0:	mov	r6, r0
   849c4:	add	r0, r0, r4
   849c8:	ldr	r8, [sp, #16]
   849cc:	mov	r2, r8
   849d0:	bl	11244 <memcpy@plt>
   849d4:	ldr	r0, [sp, #8]
   849d8:	add	r4, r4, r8
   849dc:	mov	r8, r5
   849e0:	ldr	r5, [sp, #20]
   849e4:	str	r6, [fp, #-32]	; 0xffffffe0
   849e8:	add	r0, r0, r9
   849ec:	b	8494c <fputs@plt+0x73564>
   849f0:	ldr	r0, [r4]
   849f4:	ldr	r1, [r6]
   849f8:	sub	sp, fp, #28
   849fc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   84a00:	b	1a7d8 <fputs@plt+0x93f0>
   84a04:	mov	r9, #0
   84a08:	mov	r4, #0
   84a0c:	ldr	r2, [sp, #4]
   84a10:	ldr	r6, [fp, #-32]	; 0xffffffe0
   84a14:	add	r1, r8, r9
   84a18:	sub	r5, r2, r9
   84a1c:	add	r0, r6, r4
   84a20:	mov	r2, r5
   84a24:	bl	11244 <memcpy@plt>
   84a28:	add	r2, r4, r5
   84a2c:	mov	r0, #0
   84a30:	mov	r1, r6
   84a34:	mov	r3, #1
   84a38:	strb	r0, [r6, r2]
   84a3c:	movw	r0, #17596	; 0x44bc
   84a40:	movt	r0, #1
   84a44:	str	r0, [sp]
   84a48:	ldr	r0, [sp, #24]
   84a4c:	bl	1a18c <fputs@plt+0x8da4>
   84a50:	sub	sp, fp, #28
   84a54:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   84a58:	ldr	r0, [sp, #24]
   84a5c:	bl	1a9b4 <fputs@plt+0x95cc>
   84a60:	b	84a94 <fputs@plt+0x736ac>
   84a64:	ldr	r2, [sp, #24]
   84a68:	mov	r1, #1
   84a6c:	mov	r3, #1
   84a70:	strb	r1, [r2, #25]
   84a74:	mov	r1, #18
   84a78:	str	r1, [r2, #20]
   84a7c:	mov	r1, #0
   84a80:	mvn	r2, #0
   84a84:	str	r1, [sp]
   84a88:	movw	r1, #61978	; 0xf21a
   84a8c:	movt	r1, #8
   84a90:	bl	1a320 <fputs@plt+0x8f38>
   84a94:	ldr	r0, [fp, #-32]	; 0xffffffe0
   84a98:	sub	sp, fp, #28
   84a9c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   84aa0:	b	144bc <fputs@plt+0x30d4>
   84aa4:	push	{r4, r5, fp, lr}
   84aa8:	add	fp, sp, #8
   84aac:	mov	r5, r0
   84ab0:	ldr	r0, [r2]
   84ab4:	bl	19e50 <fputs@plt+0x8a68>
   84ab8:	mov	r2, r1
   84abc:	rsbs	r3, r0, #0
   84ac0:	mov	r1, #0
   84ac4:	rscs	r3, r2, #0
   84ac8:	movwlt	r1, #1
   84acc:	cmp	r1, #0
   84ad0:	moveq	r2, r1
   84ad4:	movne	r1, r0
   84ad8:	ldr	r0, [r5]
   84adc:	ldr	r3, [r0, #32]
   84ae0:	ldr	r3, [r3, #92]	; 0x5c
   84ae4:	subs	r4, r3, r1
   84ae8:	rscs	r2, r2, r3, asr #31
   84aec:	bcs	84b00 <fputs@plt+0x73718>
   84af0:	mov	r0, r5
   84af4:	mov	r1, #18
   84af8:	pop	{r4, r5, fp, lr}
   84afc:	b	1a8f4 <fputs@plt+0x950c>
   84b00:	pop	{r4, r5, fp, lr}
   84b04:	b	1a860 <fputs@plt+0x9478>
   84b08:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   84b0c:	add	fp, sp, #28
   84b10:	sub	sp, sp, #12
   84b14:	mov	r8, r0
   84b18:	ldr	r0, [r2, #4]
   84b1c:	mov	r7, r1
   84b20:	mov	r4, r2
   84b24:	mov	r3, #1
   84b28:	ldrh	r1, [r0, #8]
   84b2c:	and	r2, r1, #31
   84b30:	movw	r1, #43690	; 0xaaaa
   84b34:	movt	r1, #43690	; 0xaaaa
   84b38:	tst	r3, r1, lsr r2
   84b3c:	bne	84e20 <fputs@plt+0x73a38>
   84b40:	cmp	r7, #3
   84b44:	bne	84b60 <fputs@plt+0x73778>
   84b48:	ldr	r2, [r4, #8]
   84b4c:	mov	r3, #1
   84b50:	ldrh	r2, [r2, #8]
   84b54:	and	r2, r2, #31
   84b58:	tst	r3, r1, lsr r2
   84b5c:	bne	84e20 <fputs@plt+0x73a38>
   84b60:	ldr	r1, [r4]
   84b64:	ldrh	r5, [r1, #8]
   84b68:	bl	19e50 <fputs@plt+0x8a68>
   84b6c:	mov	r9, r0
   84b70:	ldr	r0, [r4]
   84b74:	ands	sl, r5, #15
   84b78:	mov	r1, #1
   84b7c:	beq	84be8 <fputs@plt+0x73800>
   84b80:	bl	19f2c <fputs@plt+0x8b44>
   84b84:	cmp	r0, #0
   84b88:	beq	84e20 <fputs@plt+0x73a38>
   84b8c:	mov	r5, r0
   84b90:	mov	r6, #0
   84b94:	cmn	r9, #1
   84b98:	bgt	84c04 <fputs@plt+0x7381c>
   84b9c:	ldrb	r1, [r5]
   84ba0:	cmp	r1, #0
   84ba4:	beq	84c04 <fputs@plt+0x7381c>
   84ba8:	mov	r6, #0
   84bac:	mov	r0, r5
   84bb0:	uxtb	r1, r1
   84bb4:	cmp	r1, #192	; 0xc0
   84bb8:	bcc	84bd0 <fputs@plt+0x737e8>
   84bbc:	ldrb	r1, [r0, #1]!
   84bc0:	and	r2, r1, #192	; 0xc0
   84bc4:	cmp	r2, #128	; 0x80
   84bc8:	beq	84bbc <fputs@plt+0x737d4>
   84bcc:	b	84bd8 <fputs@plt+0x737f0>
   84bd0:	add	r0, r0, #1
   84bd4:	ldrb	r1, [r0]
   84bd8:	add	r6, r6, #1
   84bdc:	cmp	r1, #0
   84be0:	bne	84bb0 <fputs@plt+0x737c8>
   84be4:	b	84c04 <fputs@plt+0x7381c>
   84be8:	bl	19d68 <fputs@plt+0x8980>
   84bec:	mov	r6, r0
   84bf0:	ldr	r0, [r4]
   84bf4:	bl	19c6c <fputs@plt+0x8884>
   84bf8:	cmp	r0, #0
   84bfc:	beq	84e20 <fputs@plt+0x73a38>
   84c00:	mov	r5, r0
   84c04:	cmp	r7, #3
   84c08:	bne	84c38 <fputs@plt+0x73850>
   84c0c:	ldr	r0, [r4, #8]
   84c10:	bl	19e50 <fputs@plt+0x8a68>
   84c14:	mov	r1, #0
   84c18:	rsbs	r2, r0, #0
   84c1c:	sbc	r3, r1, r0, asr #31
   84c20:	asr	r1, r0, #31
   84c24:	cmp	r1, #0
   84c28:	movpl	r3, r1
   84c2c:	movpl	r2, r0
   84c30:	lsr	r1, r0, #31
   84c34:	b	84c4c <fputs@plt+0x73864>
   84c38:	ldr	r0, [r8]
   84c3c:	mov	r1, #0
   84c40:	ldr	r0, [r0, #32]
   84c44:	ldr	r2, [r0, #92]	; 0x5c
   84c48:	asr	r3, r2, #31
   84c4c:	cmn	r9, #1
   84c50:	ble	84c6c <fputs@plt+0x73884>
   84c54:	cmp	r9, #0
   84c58:	beq	84cac <fputs@plt+0x738c4>
   84c5c:	asr	r0, r9, #31
   84c60:	subs	r7, r9, #1
   84c64:	sbc	r0, r0, #0
   84c68:	b	84cd8 <fputs@plt+0x738f0>
   84c6c:	asr	r0, r6, #31
   84c70:	adds	r7, r6, r9
   84c74:	adc	r0, r0, r9, asr #31
   84c78:	cmn	r0, #1
   84c7c:	bgt	84cd8 <fputs@plt+0x738f0>
   84c80:	adds	r4, r2, r7
   84c84:	mov	r2, #0
   84c88:	mov	r7, #0
   84c8c:	adc	r3, r3, r0
   84c90:	rsbs	r0, r4, #0
   84c94:	rscs	r0, r3, #0
   84c98:	movwlt	r2, #1
   84c9c:	cmp	r2, #0
   84ca0:	moveq	r3, r2
   84ca4:	movne	r2, r4
   84ca8:	b	84cd4 <fputs@plt+0x738ec>
   84cac:	subs	ip, r2, #1
   84cb0:	mov	r7, #0
   84cb4:	sbc	r4, r3, #0
   84cb8:	rsbs	r0, r2, #0
   84cbc:	rscs	r0, r3, #0
   84cc0:	mov	r0, #0
   84cc4:	movwlt	r0, #1
   84cc8:	cmp	r0, #0
   84ccc:	movne	r3, r4
   84cd0:	movne	r2, ip
   84cd4:	mov	r0, #0
   84cd8:	cmp	r1, #0
   84cdc:	beq	84cfc <fputs@plt+0x73914>
   84ce0:	subs	r1, r7, r2
   84ce4:	sbcs	r4, r0, r3
   84ce8:	movmi	r3, r0
   84cec:	bic	r0, r4, r4, asr #31
   84cf0:	movwmi	r1, #0
   84cf4:	movmi	r2, r7
   84cf8:	b	84d00 <fputs@plt+0x73918>
   84cfc:	mov	r1, r7
   84d00:	cmp	sl, #0
   84d04:	beq	84dd4 <fputs@plt+0x739ec>
   84d08:	orrs	r7, r1, r0
   84d0c:	ldrb	r7, [r5]
   84d10:	beq	84d54 <fputs@plt+0x7396c>
   84d14:	cmp	r7, #0
   84d18:	beq	84d54 <fputs@plt+0x7396c>
   84d1c:	uxtb	r7, r7
   84d20:	cmp	r7, #192	; 0xc0
   84d24:	bcc	84d3c <fputs@plt+0x73954>
   84d28:	ldrb	r7, [r5, #1]!
   84d2c:	and	r6, r7, #192	; 0xc0
   84d30:	cmp	r6, #128	; 0x80
   84d34:	beq	84d28 <fputs@plt+0x73940>
   84d38:	b	84d44 <fputs@plt+0x7395c>
   84d3c:	add	r5, r5, #1
   84d40:	ldrb	r7, [r5]
   84d44:	subs	r1, r1, #1
   84d48:	sbc	r0, r0, #0
   84d4c:	orrs	r6, r1, r0
   84d50:	bne	84d14 <fputs@plt+0x7392c>
   84d54:	cmp	r7, #0
   84d58:	mov	r0, r5
   84d5c:	beq	84dac <fputs@plt+0x739c4>
   84d60:	orrs	r0, r2, r3
   84d64:	mov	r0, r5
   84d68:	beq	84dac <fputs@plt+0x739c4>
   84d6c:	mov	r0, r5
   84d70:	uxtb	r1, r7
   84d74:	cmp	r1, #192	; 0xc0
   84d78:	bcc	84d90 <fputs@plt+0x739a8>
   84d7c:	ldrb	r7, [r0, #1]!
   84d80:	and	r1, r7, #192	; 0xc0
   84d84:	cmp	r1, #128	; 0x80
   84d88:	beq	84d7c <fputs@plt+0x73994>
   84d8c:	b	84d98 <fputs@plt+0x739b0>
   84d90:	add	r0, r0, #1
   84d94:	ldrb	r7, [r0]
   84d98:	subs	r2, r2, #1
   84d9c:	sbc	r3, r3, #0
   84da0:	cmp	r7, #0
   84da4:	orrsne	r1, r2, r3
   84da8:	bne	84d70 <fputs@plt+0x73988>
   84dac:	mvn	r2, #0
   84db0:	mov	r1, #1
   84db4:	str	r2, [sp]
   84db8:	sub	r2, r0, r5
   84dbc:	str	r1, [sp, #4]
   84dc0:	mov	r0, r8
   84dc4:	mov	r1, r5
   84dc8:	asr	r3, r2, #31
   84dcc:	bl	1a6e0 <fputs@plt+0x92f8>
   84dd0:	b	84e20 <fputs@plt+0x73a38>
   84dd4:	adds	r7, r2, r1
   84dd8:	adc	r4, r3, r0
   84ddc:	subs	r7, r6, r7
   84de0:	rscs	r7, r4, r6, asr #31
   84de4:	bge	84e0c <fputs@plt+0x73a24>
   84de8:	subs	r7, r6, r1
   84dec:	mov	r2, #0
   84df0:	rsc	r3, r0, r6, asr #31
   84df4:	rsbs	r0, r7, #0
   84df8:	rscs	r0, r3, #0
   84dfc:	movwlt	r2, #1
   84e00:	cmp	r2, #0
   84e04:	moveq	r3, r2
   84e08:	movne	r2, r7
   84e0c:	mvn	r0, #0
   84e10:	add	r1, r5, r1
   84e14:	str	r0, [sp]
   84e18:	mov	r0, r8
   84e1c:	bl	1a1ec <fputs@plt+0x8e04>
   84e20:	sub	sp, fp, #28
   84e24:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   84e28:	push	{r4, r5, r6, r7, fp, lr}
   84e2c:	add	fp, sp, #16
   84e30:	ldr	r1, [r0, #8]
   84e34:	mov	r5, r2
   84e38:	ldrb	r2, [r1, #9]
   84e3c:	tst	r2, #32
   84e40:	bne	84e54 <fputs@plt+0x73a6c>
   84e44:	mov	r1, #32
   84e48:	bl	1b7c8 <fputs@plt+0xa3e0>
   84e4c:	mov	r4, r0
   84e50:	b	84e58 <fputs@plt+0x73a70>
   84e54:	ldr	r4, [r1, #16]
   84e58:	ldr	r0, [r5]
   84e5c:	bl	1c8dc <fputs@plt+0xb4f4>
   84e60:	cmp	r4, #0
   84e64:	cmpne	r0, #5
   84e68:	bne	84e70 <fputs@plt+0x73a88>
   84e6c:	pop	{r4, r5, r6, r7, fp, pc}
   84e70:	add	r7, r4, #8
   84e74:	ldrd	r2, [r7, #8]
   84e78:	adds	r2, r2, #1
   84e7c:	adc	r3, r3, #0
   84e80:	cmp	r0, #1
   84e84:	strd	r2, [r7, #8]
   84e88:	ldr	r1, [r5]
   84e8c:	bne	84ef8 <fputs@plt+0x73b10>
   84e90:	mov	r0, r1
   84e94:	bl	19e50 <fputs@plt+0x8a68>
   84e98:	mov	r5, r0
   84e9c:	mov	r6, r1
   84ea0:	bl	88a1c <fputs@plt+0x77634>
   84ea4:	vmov	d17, r0, r1
   84ea8:	vldr	d16, [r4]
   84eac:	vadd.f64	d16, d16, d17
   84eb0:	vstr	d16, [r4]
   84eb4:	ldrb	r0, [r4, #25]
   84eb8:	ldrb	r1, [r4, #24]
   84ebc:	orrs	r0, r1, r0
   84ec0:	popne	{r4, r5, r6, r7, fp, pc}
   84ec4:	ldrd	r0, [r7]
   84ec8:	cmp	r6, #0
   84ecc:	bmi	84f18 <fputs@plt+0x73b30>
   84ed0:	subs	r2, r0, #1
   84ed4:	sbcs	r2, r1, #0
   84ed8:	blt	84f48 <fputs@plt+0x73b60>
   84edc:	mvn	r2, #-2147483648	; 0x80000000
   84ee0:	mvn	r3, r0
   84ee4:	sub	r2, r2, r1
   84ee8:	subs	r3, r3, r5
   84eec:	sbcs	r2, r2, r6
   84ef0:	blt	84f3c <fputs@plt+0x73b54>
   84ef4:	b	84f48 <fputs@plt+0x73b60>
   84ef8:	mov	r0, r1
   84efc:	bl	19dc8 <fputs@plt+0x89e0>
   84f00:	vldr	d16, [r4]
   84f04:	mov	r0, #1
   84f08:	strb	r0, [r4, #25]
   84f0c:	vadd.f64	d16, d0, d16
   84f10:	vstr	d16, [r4]
   84f14:	pop	{r4, r5, r6, r7, fp, pc}
   84f18:	cmn	r1, #1
   84f1c:	bgt	84f48 <fputs@plt+0x73b60>
   84f20:	rsbs	ip, r0, #1
   84f24:	rsc	lr, r1, #-2147483648	; 0x80000000
   84f28:	adds	r2, r5, #1
   84f2c:	adc	r3, r6, #0
   84f30:	subs	r2, r2, ip
   84f34:	sbcs	r2, r3, lr
   84f38:	bge	84f48 <fputs@plt+0x73b60>
   84f3c:	mov	r0, #1
   84f40:	strb	r0, [r4, #24]
   84f44:	pop	{r4, r5, r6, r7, fp, pc}
   84f48:	adds	r0, r0, r5
   84f4c:	adc	r1, r1, r6
   84f50:	strd	r0, [r7]
   84f54:	pop	{r4, r5, r6, r7, fp, pc}
   84f58:	push	{r4, sl, fp, lr}
   84f5c:	add	fp, sp, #8
   84f60:	sub	sp, sp, #8
   84f64:	mov	r4, r0
   84f68:	ldr	r0, [r0, #8]
   84f6c:	ldrb	r1, [r0, #9]
   84f70:	tst	r1, #32
   84f74:	bne	84f88 <fputs@plt+0x73ba0>
   84f78:	mov	r0, r4
   84f7c:	mov	r1, #0
   84f80:	bl	1b7c8 <fputs@plt+0xa3e0>
   84f84:	b	84f8c <fputs@plt+0x73ba4>
   84f88:	ldr	r0, [r0, #16]
   84f8c:	cmp	r0, #0
   84f90:	beq	84fe0 <fputs@plt+0x73bf8>
   84f94:	add	r1, r0, #8
   84f98:	ldrd	r2, [r1, #8]
   84f9c:	subs	r2, r2, #1
   84fa0:	sbcs	r2, r3, #0
   84fa4:	blt	84fe0 <fputs@plt+0x73bf8>
   84fa8:	ldrb	r2, [r0, #24]
   84fac:	cmp	r2, #0
   84fb0:	beq	84fe8 <fputs@plt+0x73c00>
   84fb4:	mov	r0, #1
   84fb8:	mvn	r1, #0
   84fbc:	mvn	r2, #0
   84fc0:	mov	r3, #1
   84fc4:	strb	r0, [r4, #25]
   84fc8:	str	r0, [r4, #20]
   84fcc:	ldr	r0, [r4]
   84fd0:	str	r1, [sp]
   84fd4:	movw	r1, #12308	; 0x3014
   84fd8:	movt	r1, #9
   84fdc:	bl	1a320 <fputs@plt+0x8f38>
   84fe0:	sub	sp, fp, #8
   84fe4:	pop	{r4, sl, fp, pc}
   84fe8:	ldrb	r2, [r0, #25]
   84fec:	cmp	r2, #0
   84ff0:	beq	85008 <fputs@plt+0x73c20>
   84ff4:	vldr	d0, [r0]
   84ff8:	ldr	r0, [r4]
   84ffc:	sub	sp, fp, #8
   85000:	pop	{r4, sl, fp, lr}
   85004:	b	1a27c <fputs@plt+0x8e94>
   85008:	ldr	r0, [r4]
   8500c:	ldr	r2, [r1]
   85010:	ldr	r1, [r1, #4]
   85014:	movw	r4, #9312	; 0x2460
   85018:	ldrh	r3, [r0, #8]
   8501c:	tst	r3, r4
   85020:	beq	85034 <fputs@plt+0x73c4c>
   85024:	mov	r3, r1
   85028:	sub	sp, fp, #8
   8502c:	pop	{r4, sl, fp, lr}
   85030:	b	34bc8 <fputs@plt+0x237e0>
   85034:	mov	r3, #4
   85038:	strh	r3, [r0, #8]
   8503c:	str	r2, [r0]
   85040:	str	r1, [r0, #4]
   85044:	b	84fe0 <fputs@plt+0x73bf8>
   85048:	push	{r4, sl, fp, lr}
   8504c:	add	fp, sp, #8
   85050:	mov	r4, r0
   85054:	ldr	r0, [r0, #8]
   85058:	ldrb	r1, [r0, #9]
   8505c:	tst	r1, #32
   85060:	bne	85074 <fputs@plt+0x73c8c>
   85064:	mov	r0, r4
   85068:	mov	r1, #0
   8506c:	bl	1b7c8 <fputs@plt+0xa3e0>
   85070:	b	85078 <fputs@plt+0x73c90>
   85074:	ldr	r0, [r0, #16]
   85078:	cmp	r0, #0
   8507c:	beq	85088 <fputs@plt+0x73ca0>
   85080:	vldr	d0, [r0]
   85084:	b	8508c <fputs@plt+0x73ca4>
   85088:	vmov.i32	d0, #0	; 0x00000000
   8508c:	ldr	r0, [r4]
   85090:	pop	{r4, sl, fp, lr}
   85094:	b	1a27c <fputs@plt+0x8e94>
   85098:	push	{r4, r5, fp, lr}
   8509c:	add	fp, sp, #8
   850a0:	mov	r4, r0
   850a4:	ldr	r0, [r0, #8]
   850a8:	ldrb	r1, [r0, #9]
   850ac:	tst	r1, #32
   850b0:	bne	850c8 <fputs@plt+0x73ce0>
   850b4:	mov	r0, r4
   850b8:	mov	r1, #0
   850bc:	bl	1b7c8 <fputs@plt+0xa3e0>
   850c0:	mov	r5, r0
   850c4:	b	850cc <fputs@plt+0x73ce4>
   850c8:	ldr	r5, [r0, #16]
   850cc:	cmp	r5, #0
   850d0:	popeq	{r4, r5, fp, pc}
   850d4:	ldrd	r0, [r5, #16]
   850d8:	subs	r2, r0, #1
   850dc:	sbcs	r2, r1, #0
   850e0:	blt	85104 <fputs@plt+0x73d1c>
   850e4:	bl	88a1c <fputs@plt+0x77634>
   850e8:	vmov	d17, r0, r1
   850ec:	vldr	d16, [r5]
   850f0:	ldr	r2, [r4]
   850f4:	mov	r0, r2
   850f8:	vdiv.f64	d0, d16, d17
   850fc:	pop	{r4, r5, fp, lr}
   85100:	b	1a27c <fputs@plt+0x8e94>
   85104:	pop	{r4, r5, fp, pc}
   85108:	push	{r4, r5, fp, lr}
   8510c:	add	fp, sp, #8
   85110:	mov	r5, r1
   85114:	ldr	r1, [r0, #8]
   85118:	mov	r4, r2
   8511c:	ldrb	r2, [r1, #9]
   85120:	tst	r2, #32
   85124:	bne	85134 <fputs@plt+0x73d4c>
   85128:	mov	r1, #8
   8512c:	bl	1b7c8 <fputs@plt+0xa3e0>
   85130:	b	85138 <fputs@plt+0x73d50>
   85134:	ldr	r0, [r1, #16]
   85138:	cmp	r5, #0
   8513c:	beq	85170 <fputs@plt+0x73d88>
   85140:	cmp	r0, #0
   85144:	beq	8516c <fputs@plt+0x73d84>
   85148:	ldr	r1, [r4]
   8514c:	movw	r2, #43690	; 0xaaaa
   85150:	mov	r3, #1
   85154:	movt	r2, #43690	; 0xaaaa
   85158:	ldrh	r1, [r1, #8]
   8515c:	and	r1, r1, #31
   85160:	and	r1, r3, r2, lsr r1
   85164:	cmp	r1, #0
   85168:	beq	85178 <fputs@plt+0x73d90>
   8516c:	pop	{r4, r5, fp, pc}
   85170:	cmp	r0, #0
   85174:	popeq	{r4, r5, fp, pc}
   85178:	ldrd	r2, [r0]
   8517c:	adds	r2, r2, #1
   85180:	adc	r3, r3, #0
   85184:	strd	r2, [r0]
   85188:	pop	{r4, r5, fp, pc}
   8518c:	push	{r4, sl, fp, lr}
   85190:	add	fp, sp, #8
   85194:	mov	r4, r0
   85198:	ldr	r0, [r0, #8]
   8519c:	ldrb	r1, [r0, #9]
   851a0:	tst	r1, #32
   851a4:	bne	851b8 <fputs@plt+0x73dd0>
   851a8:	mov	r0, r4
   851ac:	mov	r1, #0
   851b0:	bl	1b7c8 <fputs@plt+0xa3e0>
   851b4:	b	851bc <fputs@plt+0x73dd4>
   851b8:	ldr	r0, [r0, #16]
   851bc:	cmp	r0, #0
   851c0:	beq	851cc <fputs@plt+0x73de4>
   851c4:	ldrd	r2, [r0]
   851c8:	b	851d4 <fputs@plt+0x73dec>
   851cc:	mov	r2, #0
   851d0:	mov	r3, #0
   851d4:	ldr	r0, [r4]
   851d8:	movw	r4, #9312	; 0x2460
   851dc:	ldrh	r1, [r0, #8]
   851e0:	tst	r1, r4
   851e4:	beq	851f0 <fputs@plt+0x73e08>
   851e8:	pop	{r4, sl, fp, lr}
   851ec:	b	34bc8 <fputs@plt+0x237e0>
   851f0:	mov	r1, #4
   851f4:	strh	r1, [r0, #8]
   851f8:	strd	r2, [r0]
   851fc:	pop	{r4, sl, fp, pc}
   85200:	push	{r4, r5, r6, r7, fp, lr}
   85204:	add	fp, sp, #16
   85208:	mov	r7, r0
   8520c:	ldr	r0, [r2]
   85210:	mov	r6, r1
   85214:	movw	r1, #43690	; 0xaaaa
   85218:	mov	r4, r2
   8521c:	mov	r2, #1
   85220:	movt	r1, #43690	; 0xaaaa
   85224:	ldrh	r0, [r0, #8]
   85228:	and	r0, r0, #31
   8522c:	tst	r2, r1, lsr r0
   85230:	popne	{r4, r5, r6, r7, fp, pc}
   85234:	ldr	r0, [r7, #8]
   85238:	ldrb	r1, [r0, #9]
   8523c:	tst	r1, #32
   85240:	bne	85258 <fputs@plt+0x73e70>
   85244:	mov	r0, r7
   85248:	mov	r1, #28
   8524c:	bl	1b7c8 <fputs@plt+0xa3e0>
   85250:	mov	r5, r0
   85254:	b	8525c <fputs@plt+0x73e74>
   85258:	ldr	r5, [r0, #16]
   8525c:	cmp	r5, #0
   85260:	beq	8534c <fputs@plt+0x73f64>
   85264:	ldr	r1, [r7]
   85268:	ldr	r0, [r5, #20]
   8526c:	ldr	r1, [r1, #32]
   85270:	cmp	r0, #0
   85274:	ldr	r1, [r1, #92]	; 0x5c
   85278:	str	r1, [r5, #20]
   8527c:	beq	852f8 <fputs@plt+0x73f10>
   85280:	cmp	r6, #2
   85284:	bne	852b4 <fputs@plt+0x73ecc>
   85288:	ldr	r0, [r4, #4]
   8528c:	mov	r1, #1
   85290:	bl	19f2c <fputs@plt+0x8b44>
   85294:	mov	r6, r0
   85298:	ldr	r0, [r4, #4]
   8529c:	mov	r1, #1
   852a0:	bl	19d68 <fputs@plt+0x8980>
   852a4:	cmp	r0, #0
   852a8:	beq	852f8 <fputs@plt+0x73f10>
   852ac:	mov	r2, r0
   852b0:	b	852c0 <fputs@plt+0x73ed8>
   852b4:	movw	r6, #5165	; 0x142d
   852b8:	mov	r2, #1
   852bc:	movt	r6, #9
   852c0:	ldr	r0, [r5, #12]
   852c4:	ldr	r3, [r5, #16]
   852c8:	add	r1, r0, r2
   852cc:	cmp	r1, r3
   852d0:	bcs	852ec <fputs@plt+0x73f04>
   852d4:	str	r1, [r5, #12]
   852d8:	ldr	r1, [r5, #8]
   852dc:	add	r0, r1, r0
   852e0:	mov	r1, r6
   852e4:	bl	11244 <memcpy@plt>
   852e8:	b	852f8 <fputs@plt+0x73f10>
   852ec:	mov	r0, r5
   852f0:	mov	r1, r6
   852f4:	bl	23670 <fputs@plt+0x12288>
   852f8:	ldr	r0, [r4]
   852fc:	mov	r1, #1
   85300:	bl	19f2c <fputs@plt+0x8b44>
   85304:	mov	r6, r0
   85308:	ldr	r0, [r4]
   8530c:	mov	r1, #1
   85310:	bl	19d68 <fputs@plt+0x8980>
   85314:	cmp	r6, #0
   85318:	beq	8534c <fputs@plt+0x73f64>
   8531c:	mov	r2, r0
   85320:	ldr	r0, [r5, #12]
   85324:	ldr	r3, [r5, #16]
   85328:	add	r1, r0, r2
   8532c:	cmp	r1, r3
   85330:	bcs	85350 <fputs@plt+0x73f68>
   85334:	str	r1, [r5, #12]
   85338:	ldr	r1, [r5, #8]
   8533c:	add	r0, r1, r0
   85340:	mov	r1, r6
   85344:	pop	{r4, r5, r6, r7, fp, lr}
   85348:	b	11244 <memcpy@plt>
   8534c:	pop	{r4, r5, r6, r7, fp, pc}
   85350:	mov	r0, r5
   85354:	mov	r1, r6
   85358:	pop	{r4, r5, r6, r7, fp, lr}
   8535c:	b	23670 <fputs@plt+0x12288>
   85360:	push	{r4, sl, fp, lr}
   85364:	add	fp, sp, #8
   85368:	sub	sp, sp, #8
   8536c:	mov	r4, r0
   85370:	ldr	r0, [r0, #8]
   85374:	ldrb	r1, [r0, #9]
   85378:	tst	r1, #32
   8537c:	bne	85390 <fputs@plt+0x73fa8>
   85380:	mov	r0, r4
   85384:	mov	r1, #0
   85388:	bl	1b7c8 <fputs@plt+0xa3e0>
   8538c:	b	85394 <fputs@plt+0x73fac>
   85390:	ldr	r0, [r0, #16]
   85394:	cmp	r0, #0
   85398:	beq	85418 <fputs@plt+0x74030>
   8539c:	ldrb	r1, [r0, #24]
   853a0:	cmp	r1, #1
   853a4:	beq	853e4 <fputs@plt+0x73ffc>
   853a8:	cmp	r1, #2
   853ac:	bne	853f4 <fputs@plt+0x7400c>
   853b0:	mov	r0, #1
   853b4:	mov	r1, #0
   853b8:	mvn	r2, #0
   853bc:	mov	r3, #1
   853c0:	strb	r0, [r4, #25]
   853c4:	mov	r0, #18
   853c8:	str	r0, [r4, #20]
   853cc:	ldr	r0, [r4]
   853d0:	str	r1, [sp]
   853d4:	movw	r1, #61978	; 0xf21a
   853d8:	movt	r1, #8
   853dc:	bl	1a320 <fputs@plt+0x8f38>
   853e0:	b	85418 <fputs@plt+0x74030>
   853e4:	mov	r0, r4
   853e8:	sub	sp, fp, #8
   853ec:	pop	{r4, sl, fp, lr}
   853f0:	b	1a9b4 <fputs@plt+0x95cc>
   853f4:	bl	15ca8 <fputs@plt+0x48c0>
   853f8:	mov	r1, r0
   853fc:	movw	r0, #17596	; 0x44bc
   85400:	mvn	r2, #0
   85404:	mov	r3, #1
   85408:	movt	r0, #1
   8540c:	str	r0, [sp]
   85410:	mov	r0, r4
   85414:	bl	1a18c <fputs@plt+0x8da4>
   85418:	sub	sp, fp, #8
   8541c:	pop	{r4, sl, fp, pc}
   85420:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   85424:	add	fp, sp, #28
   85428:	sub	sp, sp, #4
   8542c:	cmp	r1, #1
   85430:	blt	854cc <fputs@plt+0x740e4>
   85434:	movw	r8, #47732	; 0xba74
   85438:	movw	r9, #17097	; 0x42c9
   8543c:	mov	r4, r1
   85440:	mov	r5, r0
   85444:	mov	sl, #23
   85448:	movt	r8, #8
   8544c:	movt	r9, #45590	; 0xb216
   85450:	ldr	r6, [r5, #20]
   85454:	mov	r0, #0
   85458:	cmp	r6, #0
   8545c:	beq	8546c <fputs@plt+0x74084>
   85460:	mov	r0, r6
   85464:	bl	11220 <strlen@plt>
   85468:	bic	r0, r0, #-1073741824	; 0xc0000000
   8546c:	ldrb	r1, [r6]
   85470:	ldrb	r1, [r8, r1]
   85474:	add	r0, r0, r1
   85478:	umull	r1, r2, r0, r9
   8547c:	lsr	r1, r2, #4
   85480:	mls	r7, r1, sl, r0
   85484:	mov	r1, r6
   85488:	mov	r0, r7
   8548c:	bl	874a8 <fputs@plt+0x760c0>
   85490:	cmp	r0, #0
   85494:	beq	854a4 <fputs@plt+0x740bc>
   85498:	ldr	r1, [r0, #8]!
   8549c:	str	r1, [r5, #8]
   854a0:	b	854bc <fputs@plt+0x740d4>
   854a4:	mov	r0, #0
   854a8:	str	r0, [r5, #8]
   854ac:	movw	r0, #35104	; 0x8920
   854b0:	movt	r0, #10
   854b4:	ldr	r1, [r0, r7, lsl #2]!
   854b8:	str	r1, [r5, #24]
   854bc:	str	r5, [r0]
   854c0:	add	r5, r5, #28
   854c4:	subs	r4, r4, #1
   854c8:	bne	85450 <fputs@plt+0x74068>
   854cc:	sub	sp, fp, #28
   854d0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   854d4:	push	{r4, r5, fp, lr}
   854d8:	add	fp, sp, #8
   854dc:	sub	sp, sp, #8
   854e0:	mov	r4, r0
   854e4:	ldr	r0, [r0]
   854e8:	ldr	r1, [r0, #32]
   854ec:	ldr	r1, [r1, #92]	; 0x5c
   854f0:	subs	r5, r1, r2
   854f4:	rscs	r1, r3, r1, asr #31
   854f8:	bge	8552c <fputs@plt+0x74144>
   854fc:	mov	r1, #1
   85500:	mov	r5, #0
   85504:	mvn	r2, #0
   85508:	mov	r3, #1
   8550c:	strb	r1, [r4, #25]
   85510:	mov	r1, #18
   85514:	str	r1, [r4, #20]
   85518:	movw	r1, #61978	; 0xf21a
   8551c:	str	r5, [sp]
   85520:	movt	r1, #8
   85524:	bl	1a320 <fputs@plt+0x8f38>
   85528:	b	85550 <fputs@plt+0x74168>
   8552c:	mov	r0, r2
   85530:	mov	r1, r3
   85534:	bl	1438c <fputs@plt+0x2fa4>
   85538:	mov	r5, r0
   8553c:	cmp	r0, #0
   85540:	bne	85550 <fputs@plt+0x74168>
   85544:	mov	r0, r4
   85548:	bl	1a9b4 <fputs@plt+0x95cc>
   8554c:	mov	r5, #0
   85550:	mov	r0, r5
   85554:	sub	sp, fp, #8
   85558:	pop	{r4, r5, fp, pc}
   8555c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   85560:	add	fp, sp, #28
   85564:	sub	sp, sp, #20
   85568:	mov	r9, r0
   8556c:	ldr	r0, [r2]
   85570:	mov	r1, #1
   85574:	mov	r5, r2
   85578:	bl	19f2c <fputs@plt+0x8b44>
   8557c:	mov	r4, r0
   85580:	ldr	r0, [r5, #4]
   85584:	mov	r1, #1
   85588:	bl	19f2c <fputs@plt+0x8b44>
   8558c:	cmp	r4, #0
   85590:	beq	85640 <fputs@plt+0x74258>
   85594:	mov	sl, r0
   85598:	ldrb	r0, [r4]
   8559c:	cmp	r0, #0
   855a0:	beq	85640 <fputs@plt+0x74258>
   855a4:	ldr	r0, [r9]
   855a8:	add	r7, sp, #16
   855ac:	mov	r5, r4
   855b0:	ldr	r0, [r0, #32]
   855b4:	str	r0, [sp, #12]
   855b8:	mov	r0, #0
   855bc:	mov	r8, r0
   855c0:	mov	r6, r5
   855c4:	add	r5, r5, r0
   855c8:	mov	r1, r7
   855cc:	mov	r0, r5
   855d0:	bl	492d4 <fputs@plt+0x37eec>
   855d4:	ldr	r1, [sp, #16]
   855d8:	cmp	r1, #160	; 0xa0
   855dc:	beq	855c4 <fputs@plt+0x741dc>
   855e0:	cmp	r1, #125	; 0x7d
   855e4:	cmpne	r1, #22
   855e8:	beq	855fc <fputs@plt+0x74214>
   855ec:	ldrb	r1, [r5]
   855f0:	cmp	r1, #0
   855f4:	bne	855bc <fputs@plt+0x741d4>
   855f8:	b	85640 <fputs@plt+0x74258>
   855fc:	add	r0, r6, r8
   85600:	movw	r1, #12400	; 0x3070
   85604:	sub	r2, r6, r4
   85608:	mov	r3, r4
   8560c:	str	sl, [sp]
   85610:	str	r0, [sp, #4]
   85614:	ldr	r0, [sp, #12]
   85618:	movt	r1, #9
   8561c:	bl	1d370 <fputs@plt+0xbf88>
   85620:	mov	r1, r0
   85624:	movw	r0, #17696	; 0x4520
   85628:	mvn	r2, #0
   8562c:	mov	r3, #1
   85630:	movt	r0, #1
   85634:	str	r0, [sp]
   85638:	mov	r0, r9
   8563c:	bl	1a18c <fputs@plt+0x8da4>
   85640:	sub	sp, fp, #28
   85644:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   85648:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   8564c:	add	fp, sp, #28
   85650:	sub	sp, sp, #20
   85654:	mov	sl, r0
   85658:	ldr	r0, [r2]
   8565c:	mov	r1, #1
   85660:	mov	r5, r2
   85664:	bl	19f2c <fputs@plt+0x8b44>
   85668:	mov	r6, r0
   8566c:	ldr	r0, [r5, #4]
   85670:	mov	r1, #1
   85674:	bl	19f2c <fputs@plt+0x8b44>
   85678:	cmp	r6, #0
   8567c:	str	r0, [sp, #12]
   85680:	beq	85754 <fputs@plt+0x7436c>
   85684:	ldrb	r0, [r6]
   85688:	cmp	r0, #0
   8568c:	beq	85754 <fputs@plt+0x7436c>
   85690:	ldr	r0, [sl]
   85694:	mov	r4, #3
   85698:	add	r7, sp, #16
   8569c:	mov	r5, r6
   856a0:	ldr	r0, [r0, #32]
   856a4:	str	r0, [sp, #8]
   856a8:	mov	r0, #0
   856ac:	mov	r9, r0
   856b0:	mov	r8, r5
   856b4:	add	r5, r5, r0
   856b8:	mov	r1, r7
   856bc:	mov	r0, r5
   856c0:	bl	492d4 <fputs@plt+0x37eec>
   856c4:	ldr	r1, [sp, #16]
   856c8:	cmp	r1, #160	; 0xa0
   856cc:	beq	856b4 <fputs@plt+0x742cc>
   856d0:	subs	r2, r1, #107	; 0x6b
   856d4:	addne	r2, r4, #1
   856d8:	subs	r4, r1, #122	; 0x7a
   856dc:	movne	r4, r2
   856e0:	cmp	r4, #2
   856e4:	bne	856fc <fputs@plt+0x74314>
   856e8:	cmp	r1, #5
   856ec:	cmpne	r1, #137	; 0x89
   856f0:	beq	8570c <fputs@plt+0x74324>
   856f4:	cmp	r1, #46	; 0x2e
   856f8:	beq	8570c <fputs@plt+0x74324>
   856fc:	ldrb	r1, [r5]
   85700:	cmp	r1, #0
   85704:	bne	856ac <fputs@plt+0x742c4>
   85708:	b	85754 <fputs@plt+0x7436c>
   8570c:	ldr	r1, [sp, #12]
   85710:	add	r0, r8, r9
   85714:	sub	r2, r8, r6
   85718:	mov	r3, r6
   8571c:	str	r0, [sp, #4]
   85720:	ldr	r0, [sp, #8]
   85724:	str	r1, [sp]
   85728:	movw	r1, #12400	; 0x3070
   8572c:	movt	r1, #9
   85730:	bl	1d370 <fputs@plt+0xbf88>
   85734:	mov	r1, r0
   85738:	movw	r0, #17696	; 0x4520
   8573c:	mvn	r2, #0
   85740:	mov	r3, #1
   85744:	movt	r0, #1
   85748:	str	r0, [sp]
   8574c:	mov	r0, sl
   85750:	bl	1a18c <fputs@plt+0x8da4>
   85754:	sub	sp, fp, #28
   85758:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   8575c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   85760:	add	fp, sp, #28
   85764:	sub	sp, sp, #28
   85768:	mov	r6, r0
   8576c:	ldr	r0, [r0]
   85770:	mov	r1, #1
   85774:	mov	r5, r2
   85778:	ldr	r4, [r0, #32]
   8577c:	ldr	r0, [r2]
   85780:	bl	19f2c <fputs@plt+0x8b44>
   85784:	mov	r8, r0
   85788:	ldr	r0, [r5, #4]
   8578c:	mov	r1, #1
   85790:	bl	19f2c <fputs@plt+0x8b44>
   85794:	mov	r7, r0
   85798:	ldr	r0, [r5, #8]
   8579c:	mov	r1, #1
   857a0:	bl	19f2c <fputs@plt+0x8b44>
   857a4:	cmp	r8, #0
   857a8:	cmpne	r7, #0
   857ac:	beq	85948 <fputs@plt+0x74560>
   857b0:	ldrb	r1, [r8]
   857b4:	movw	r5, #38315	; 0x95ab
   857b8:	str	r6, [sp, #20]
   857bc:	movt	r5, #8
   857c0:	cmp	r1, #0
   857c4:	beq	858f8 <fputs@plt+0x74510>
   857c8:	str	r7, [sp, #12]
   857cc:	add	sl, sp, #24
   857d0:	mov	r7, #0
   857d4:	mov	r6, r8
   857d8:	str	r0, [sp, #8]
   857dc:	mov	r0, r6
   857e0:	mov	r1, sl
   857e4:	bl	492d4 <fputs@plt+0x37eec>
   857e8:	mov	r9, r0
   857ec:	ldr	r0, [sp, #24]
   857f0:	cmp	r0, #105	; 0x69
   857f4:	bne	858e8 <fputs@plt+0x74500>
   857f8:	add	r6, r6, r9
   857fc:	mov	r1, sl
   85800:	mov	r0, r6
   85804:	bl	492d4 <fputs@plt+0x37eec>
   85808:	mov	r9, r0
   8580c:	ldr	r0, [sp, #24]
   85810:	cmp	r0, #160	; 0xa0
   85814:	beq	857f8 <fputs@plt+0x74410>
   85818:	cmp	r0, #161	; 0xa1
   8581c:	cmpne	r6, #0
   85820:	beq	858fc <fputs@plt+0x74514>
   85824:	asr	r0, r9, #31
   85828:	adds	r2, r9, #1
   8582c:	str	r7, [sp, #16]
   85830:	mov	r7, r4
   85834:	adc	r3, r0, #0
   85838:	mov	r0, r4
   8583c:	bl	238e0 <fputs@plt+0x124f8>
   85840:	cmp	r0, #0
   85844:	beq	85950 <fputs@plt+0x74568>
   85848:	mov	r1, r6
   8584c:	mov	r2, r9
   85850:	mov	r5, r0
   85854:	bl	11244 <memcpy@plt>
   85858:	mov	r0, #0
   8585c:	strb	r0, [r5, r9]
   85860:	mov	r0, r5
   85864:	bl	66550 <fputs@plt+0x55168>
   85868:	ldr	r0, [sp, #12]
   8586c:	mov	r1, r5
   85870:	bl	1606c <fputs@plt+0x4c84>
   85874:	cmp	r0, #0
   85878:	beq	85888 <fputs@plt+0x744a0>
   8587c:	mov	r4, r7
   85880:	ldr	r7, [sp, #16]
   85884:	b	858d4 <fputs@plt+0x744ec>
   85888:	ldr	r0, [sp, #8]
   8588c:	ldr	r2, [sp, #16]
   85890:	movw	r1, #12411	; 0x307b
   85894:	sub	r3, r6, r8
   85898:	str	r8, [sp]
   8589c:	mov	r4, r7
   858a0:	movt	r1, #9
   858a4:	str	r0, [sp, #4]
   858a8:	movw	r0, #38315	; 0x95ab
   858ac:	cmp	r2, #0
   858b0:	movt	r0, #8
   858b4:	moveq	r2, r0
   858b8:	mov	r0, r7
   858bc:	bl	1d370 <fputs@plt+0xbf88>
   858c0:	ldr	r1, [sp, #16]
   858c4:	mov	r7, r0
   858c8:	mov	r0, r4
   858cc:	bl	13dc4 <fputs@plt+0x29dc>
   858d0:	add	r8, r6, r9
   858d4:	mov	r0, r4
   858d8:	mov	r1, r5
   858dc:	bl	13dc4 <fputs@plt+0x29dc>
   858e0:	movw	r5, #38315	; 0x95ab
   858e4:	movt	r5, #8
   858e8:	ldrb	r0, [r6, r9]!
   858ec:	cmp	r0, #0
   858f0:	bne	857dc <fputs@plt+0x743f4>
   858f4:	b	858fc <fputs@plt+0x74514>
   858f8:	mov	r7, #0
   858fc:	movw	r1, #64656	; 0xfc90
   85900:	cmp	r7, #0
   85904:	mov	r0, r4
   85908:	mov	r3, r8
   8590c:	movne	r5, r7
   85910:	movt	r1, #8
   85914:	mov	r2, r5
   85918:	bl	1d370 <fputs@plt+0xbf88>
   8591c:	mov	r1, r0
   85920:	movw	r0, #17696	; 0x4520
   85924:	mvn	r2, #0
   85928:	mov	r3, #1
   8592c:	movt	r0, #1
   85930:	str	r0, [sp]
   85934:	ldr	r0, [sp, #20]
   85938:	bl	1a18c <fputs@plt+0x8da4>
   8593c:	mov	r0, r4
   85940:	mov	r1, r7
   85944:	bl	13dc4 <fputs@plt+0x29dc>
   85948:	sub	sp, fp, #28
   8594c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   85950:	mov	r4, r7
   85954:	ldr	r7, [sp, #16]
   85958:	movw	r5, #38315	; 0x95ab
   8595c:	movt	r5, #8
   85960:	b	858fc <fputs@plt+0x74514>
   85964:	nop	{0}
   85968:	push	{r4, sl, fp, lr}
   8596c:	add	fp, sp, #8
   85970:	sub	sp, sp, #48	; 0x30
   85974:	mov	r3, sp
   85978:	mov	r4, r0
   8597c:	bl	86118 <fputs@plt+0x74d30>
   85980:	cmp	r0, #0
   85984:	bne	859b0 <fputs@plt+0x745c8>
   85988:	mov	r0, sp
   8598c:	bl	86be8 <fputs@plt+0x75800>
   85990:	ldm	sp, {r0, r1}
   85994:	bl	88a1c <fputs@plt+0x77634>
   85998:	vmov	d17, r0, r1
   8599c:	vldr	d16, [pc, #20]	; 859b8 <fputs@plt+0x745d0>
   859a0:	ldr	r2, [r4]
   859a4:	mov	r0, r2
   859a8:	vdiv.f64	d0, d17, d16
   859ac:	bl	1a27c <fputs@plt+0x8e94>
   859b0:	sub	sp, fp, #8
   859b4:	pop	{r4, sl, fp, pc}
   859b8:	andeq	r0, r0, r0
   859bc:	orrsmi	r9, r4, r0, ror r9
   859c0:	push	{r4, r5, fp, lr}
   859c4:	add	fp, sp, #8
   859c8:	sub	sp, sp, #160	; 0xa0
   859cc:	sub	r3, fp, #56	; 0x38
   859d0:	mov	r4, r0
   859d4:	bl	86118 <fputs@plt+0x74d30>
   859d8:	cmp	r0, #0
   859dc:	bne	85a2c <fputs@plt+0x74644>
   859e0:	sub	r0, fp, #56	; 0x38
   859e4:	bl	87270 <fputs@plt+0x75e88>
   859e8:	ldr	r0, [fp, #-44]	; 0xffffffd4
   859ec:	ldr	r3, [fp, #-48]	; 0xffffffd0
   859f0:	movw	r2, #12622	; 0x314e
   859f4:	add	r5, sp, #12
   859f8:	ldr	r1, [fp, #-40]	; 0xffffffd8
   859fc:	movt	r2, #9
   85a00:	stm	sp, {r0, r1}
   85a04:	mov	r0, #100	; 0x64
   85a08:	mov	r1, r5
   85a0c:	bl	15e08 <fputs@plt+0x4a20>
   85a10:	mvn	r0, #0
   85a14:	mov	r1, r5
   85a18:	mvn	r2, #0
   85a1c:	mov	r3, #1
   85a20:	str	r0, [sp]
   85a24:	mov	r0, r4
   85a28:	bl	1a18c <fputs@plt+0x8da4>
   85a2c:	sub	sp, fp, #8
   85a30:	pop	{r4, r5, fp, pc}
   85a34:	push	{r4, r5, fp, lr}
   85a38:	add	fp, sp, #8
   85a3c:	sub	sp, sp, #160	; 0xa0
   85a40:	sub	r3, fp, #56	; 0x38
   85a44:	mov	r4, r0
   85a48:	bl	86118 <fputs@plt+0x74d30>
   85a4c:	cmp	r0, #0
   85a50:	bne	85aa8 <fputs@plt+0x746c0>
   85a54:	sub	r0, fp, #56	; 0x38
   85a58:	bl	873d8 <fputs@plt+0x75ff0>
   85a5c:	vldr	d16, [fp, #-24]	; 0xffffffe8
   85a60:	ldr	r3, [fp, #-36]	; 0xffffffdc
   85a64:	ldr	r0, [fp, #-32]	; 0xffffffe0
   85a68:	movw	r2, #12652	; 0x316c
   85a6c:	add	r5, sp, #12
   85a70:	movt	r2, #9
   85a74:	mov	r1, r5
   85a78:	vcvt.s32.f64	s0, d16
   85a7c:	str	r0, [sp]
   85a80:	mov	r0, #100	; 0x64
   85a84:	vstr	s0, [sp, #4]
   85a88:	bl	15e08 <fputs@plt+0x4a20>
   85a8c:	mvn	r0, #0
   85a90:	mov	r1, r5
   85a94:	mvn	r2, #0
   85a98:	mov	r3, #1
   85a9c:	str	r0, [sp]
   85aa0:	mov	r0, r4
   85aa4:	bl	1a18c <fputs@plt+0x8da4>
   85aa8:	sub	sp, fp, #8
   85aac:	pop	{r4, r5, fp, pc}
   85ab0:	push	{r4, r5, fp, lr}
   85ab4:	add	fp, sp, #8
   85ab8:	sub	sp, sp, #168	; 0xa8
   85abc:	sub	r3, fp, #56	; 0x38
   85ac0:	mov	r4, r0
   85ac4:	bl	86118 <fputs@plt+0x74d30>
   85ac8:	cmp	r0, #0
   85acc:	bne	85b34 <fputs@plt+0x7474c>
   85ad0:	sub	r5, fp, #56	; 0x38
   85ad4:	mov	r0, r5
   85ad8:	bl	87270 <fputs@plt+0x75e88>
   85adc:	mov	r0, r5
   85ae0:	bl	873d8 <fputs@plt+0x75ff0>
   85ae4:	vldr	d16, [fp, #-24]	; 0xffffffe8
   85ae8:	sub	r5, fp, #44	; 0x2c
   85aec:	ldr	r3, [fp, #-48]	; 0xffffffd0
   85af0:	ldm	r5, {r0, r1, r2, r5}
   85af4:	vcvt.s32.f64	s0, d16
   85af8:	stm	sp, {r0, r1, r2, r5}
   85afc:	movw	r2, #12637	; 0x315d
   85b00:	add	r5, sp, #20
   85b04:	mov	r0, #100	; 0x64
   85b08:	movt	r2, #9
   85b0c:	mov	r1, r5
   85b10:	vstr	s0, [sp, #16]
   85b14:	bl	15e08 <fputs@plt+0x4a20>
   85b18:	mvn	r0, #0
   85b1c:	mov	r1, r5
   85b20:	mvn	r2, #0
   85b24:	mov	r3, #1
   85b28:	str	r0, [sp]
   85b2c:	mov	r0, r4
   85b30:	bl	1a18c <fputs@plt+0x8da4>
   85b34:	sub	sp, fp, #8
   85b38:	pop	{r4, r5, fp, pc}
   85b3c:	nop	{0}
   85b40:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   85b44:	add	fp, sp, #28
   85b48:	sub	sp, sp, #4
   85b4c:	vpush	{d8-d9}
   85b50:	sub	sp, sp, #224	; 0xe0
   85b54:	cmp	r1, #0
   85b58:	beq	860c0 <fputs@plt+0x74cd8>
   85b5c:	mov	r5, r0
   85b60:	ldr	r0, [r2]
   85b64:	mov	r7, r1
   85b68:	mov	r1, #1
   85b6c:	mov	r6, r2
   85b70:	bl	19f2c <fputs@plt+0x8b44>
   85b74:	cmp	r0, #0
   85b78:	beq	860c0 <fputs@plt+0x74cd8>
   85b7c:	sub	r9, fp, #104	; 0x68
   85b80:	mov	r8, r0
   85b84:	sub	r1, r7, #1
   85b88:	add	r2, r6, #4
   85b8c:	mov	r0, r5
   85b90:	mov	r3, r9
   85b94:	bl	86118 <fputs@plt+0x74d30>
   85b98:	cmp	r0, #0
   85b9c:	bne	860c0 <fputs@plt+0x74cd8>
   85ba0:	ldr	r0, [r5]
   85ba4:	mov	r7, #0
   85ba8:	mov	lr, #1
   85bac:	movw	r4, #34849	; 0x8821
   85bb0:	mov	r2, #1
   85bb4:	mov	r3, #0
   85bb8:	ldr	ip, [r0, #32]
   85bbc:	ldrb	r1, [r8, r7]
   85bc0:	cmp	r1, #37	; 0x25
   85bc4:	beq	85bd4 <fputs@plt+0x747ec>
   85bc8:	cmp	r1, #0
   85bcc:	bne	85c84 <fputs@plt+0x7489c>
   85bd0:	b	85c94 <fputs@plt+0x748ac>
   85bd4:	add	r7, r7, #1
   85bd8:	ldrb	r1, [r8, r7]
   85bdc:	cmp	r1, #99	; 0x63
   85be0:	bgt	85c14 <fputs@plt+0x7482c>
   85be4:	sub	r6, r1, #72	; 0x48
   85be8:	cmp	r6, #17
   85bec:	bhi	85c08 <fputs@plt+0x74820>
   85bf0:	tst	r4, lr, lsl r6
   85bf4:	bne	85c50 <fputs@plt+0x74868>
   85bf8:	cmp	r6, #2
   85bfc:	beq	85c74 <fputs@plt+0x7488c>
   85c00:	cmp	r6, #17
   85c04:	beq	85c6c <fputs@plt+0x74884>
   85c08:	cmp	r1, #37	; 0x25
   85c0c:	beq	85c84 <fputs@plt+0x7489c>
   85c10:	b	860c0 <fputs@plt+0x74cd8>
   85c14:	sub	r6, r1, #100	; 0x64
   85c18:	cmp	r6, #9
   85c1c:	bhi	85c58 <fputs@plt+0x74870>
   85c20:	add	r1, pc, #0
   85c24:	ldr	pc, [r1, r6, lsl #2]
   85c28:	andeq	r5, r8, r0, asr ip
   85c2c:	andeq	r6, r8, r0, asr #1
   85c30:	andeq	r5, r8, ip, ror #24
   85c34:	andeq	r6, r8, r0, asr #1
   85c38:	andeq	r6, r8, r0, asr #1
   85c3c:	andeq	r6, r8, r0, asr #1
   85c40:	andeq	r5, r8, ip, ror ip
   85c44:	andeq	r6, r8, r0, asr #1
   85c48:	andeq	r6, r8, r0, asr #1
   85c4c:	andeq	r5, r8, r0, asr ip
   85c50:	adds	r2, r2, #1
   85c54:	b	85c80 <fputs@plt+0x74898>
   85c58:	cmp	r1, #115	; 0x73
   85c5c:	beq	85c74 <fputs@plt+0x7488c>
   85c60:	cmp	r1, #119	; 0x77
   85c64:	beq	85c84 <fputs@plt+0x7489c>
   85c68:	b	860c0 <fputs@plt+0x74cd8>
   85c6c:	adds	r2, r2, #8
   85c70:	b	85c80 <fputs@plt+0x74898>
   85c74:	adds	r2, r2, #50	; 0x32
   85c78:	b	85c80 <fputs@plt+0x74898>
   85c7c:	adds	r2, r2, #3
   85c80:	adc	r3, r3, #0
   85c84:	adds	r2, r2, #1
   85c88:	add	r7, r7, #1
   85c8c:	adc	r3, r3, #0
   85c90:	b	85bbc <fputs@plt+0x747d4>
   85c94:	subs	r1, r2, #100	; 0x64
   85c98:	sbcs	r1, r3, #0
   85c9c:	bcs	85ca8 <fputs@plt+0x748c0>
   85ca0:	add	r7, sp, #68	; 0x44
   85ca4:	b	85d00 <fputs@plt+0x74918>
   85ca8:	ldr	r1, [ip, #92]	; 0x5c
   85cac:	subs	r7, r1, r2
   85cb0:	rscs	r1, r3, r1, asr #31
   85cb4:	bcs	85ce8 <fputs@plt+0x74900>
   85cb8:	mov	r1, #1
   85cbc:	mvn	r2, #0
   85cc0:	mov	r3, #1
   85cc4:	strb	r1, [r5, #25]
   85cc8:	mov	r1, #18
   85ccc:	str	r1, [r5, #20]
   85cd0:	mov	r1, #0
   85cd4:	str	r1, [sp]
   85cd8:	movw	r1, #61978	; 0xf21a
   85cdc:	movt	r1, #8
   85ce0:	bl	1a320 <fputs@plt+0x8f38>
   85ce4:	b	860c0 <fputs@plt+0x74cd8>
   85ce8:	asr	r3, r2, #31
   85cec:	mov	r0, ip
   85cf0:	bl	238e0 <fputs@plt+0x124f8>
   85cf4:	mov	r7, r0
   85cf8:	cmp	r0, #0
   85cfc:	beq	860d0 <fputs@plt+0x74ce8>
   85d00:	mov	r0, r9
   85d04:	str	r5, [sp, #8]
   85d08:	bl	86be8 <fputs@plt+0x75800>
   85d0c:	mov	r0, r9
   85d10:	bl	87270 <fputs@plt+0x75e88>
   85d14:	mov	r0, r9
   85d18:	bl	873d8 <fputs@plt+0x75ff0>
   85d1c:	vldr	d8, [pc, #956]	; 860e0 <fputs@plt+0x74cf8>
   85d20:	vldr	d9, [pc, #960]	; 860e8 <fputs@plt+0x74d00>
   85d24:	movw	r5, #12632	; 0x3158
   85d28:	mov	sl, #0
   85d2c:	mov	r9, #0
   85d30:	str	r7, [sp, #12]
   85d34:	movt	r5, #9
   85d38:	ldrb	r0, [r8, r9]
   85d3c:	cmp	r0, #37	; 0x25
   85d40:	beq	85d58 <fputs@plt+0x74970>
   85d44:	cmp	r0, #0
   85d48:	beq	8608c <fputs@plt+0x74ca4>
   85d4c:	strb	r0, [r7, sl]
   85d50:	add	sl, sl, #1
   85d54:	b	86084 <fputs@plt+0x74c9c>
   85d58:	add	r9, r9, #1
   85d5c:	ldrb	r0, [r8, r9]
   85d60:	cmp	r0, #99	; 0x63
   85d64:	bgt	85d90 <fputs@plt+0x749a8>
   85d68:	cmp	r0, #82	; 0x52
   85d6c:	bgt	85dd4 <fputs@plt+0x749ec>
   85d70:	cmp	r0, #72	; 0x48
   85d74:	beq	85fa4 <fputs@plt+0x74bbc>
   85d78:	cmp	r0, #74	; 0x4a
   85d7c:	beq	85fc0 <fputs@plt+0x74bd8>
   85d80:	cmp	r0, #77	; 0x4d
   85d84:	bne	85f3c <fputs@plt+0x74b54>
   85d88:	ldr	r3, [fp, #-80]	; 0xffffffb0
   85d8c:	b	85fa8 <fputs@plt+0x74bc0>
   85d90:	sub	r1, r0, #100	; 0x64
   85d94:	cmp	r1, #9
   85d98:	bhi	85e0c <fputs@plt+0x74a24>
   85d9c:	add	r0, pc, #0
   85da0:	ldr	pc, [r0, r1, lsl #2]
   85da4:	andeq	r5, r8, ip, asr #27
   85da8:	andeq	r5, r8, ip, lsr pc
   85dac:	andeq	r5, r8, r4, asr #30
   85db0:	andeq	r5, r8, ip, lsr pc
   85db4:	andeq	r5, r8, ip, lsr pc
   85db8:	andeq	r5, r8, ip, lsr pc
   85dbc:	andeq	r5, r8, r8, asr lr
   85dc0:	andeq	r5, r8, ip, lsr pc
   85dc4:	andeq	r5, r8, ip, lsr pc
   85dc8:	andeq	r5, r8, ip, ror #30
   85dcc:	ldr	r3, [fp, #-88]	; 0xffffffa8
   85dd0:	b	85fa8 <fputs@plt+0x74bc0>
   85dd4:	cmp	r0, #83	; 0x53
   85dd8:	beq	86014 <fputs@plt+0x74c2c>
   85ddc:	cmp	r0, #87	; 0x57
   85de0:	beq	85e58 <fputs@plt+0x74a70>
   85de4:	cmp	r0, #89	; 0x59
   85de8:	bne	85f3c <fputs@plt+0x74b54>
   85dec:	ldr	r3, [fp, #-96]	; 0xffffffa0
   85df0:	movw	r2, #12679	; 0x3187
   85df4:	add	r6, r7, sl
   85df8:	mov	r0, #5
   85dfc:	movt	r2, #9
   85e00:	mov	r1, r6
   85e04:	bl	15e08 <fputs@plt+0x4a20>
   85e08:	b	85ff0 <fputs@plt+0x74c08>
   85e0c:	cmp	r0, #115	; 0x73
   85e10:	beq	86028 <fputs@plt+0x74c40>
   85e14:	cmp	r0, #119	; 0x77
   85e18:	bne	85f3c <fputs@plt+0x74b54>
   85e1c:	ldr	r0, [fp, #-104]	; 0xffffff98
   85e20:	movw	r2, #35328	; 0x8a00
   85e24:	ldr	r1, [fp, #-100]	; 0xffffff9c
   85e28:	mov	r3, #0
   85e2c:	movt	r2, #1977	; 0x7b9
   85e30:	adds	r0, r0, r2
   85e34:	movw	r2, #23552	; 0x5c00
   85e38:	movt	r2, #1318	; 0x526
   85e3c:	adc	r1, r1, #0
   85e40:	bl	88a7c <fputs@plt+0x77694>
   85e44:	mov	r2, #7
   85e48:	mov	r3, #0
   85e4c:	bl	88a7c <fputs@plt+0x77694>
   85e50:	add	r0, r2, #48	; 0x30
   85e54:	b	85d4c <fputs@plt+0x74964>
   85e58:	sub	r0, fp, #104	; 0x68
   85e5c:	add	ip, sp, #16
   85e60:	ldm	r0!, {r2, r3, r4, r5, r6, r7}
   85e64:	mov	r1, ip
   85e68:	stmia	r1!, {r2, r3, r4, r5, r6, r7}
   85e6c:	ldm	r0, {r2, r3, r4, r5, r6, r7}
   85e70:	mov	r0, #1
   85e74:	stm	r1, {r2, r3, r4, r5, r6, r7}
   85e78:	str	r0, [sp, #32]
   85e7c:	str	r0, [sp, #28]
   85e80:	mov	r0, #0
   85e84:	strb	r0, [sp, #58]	; 0x3a
   85e88:	mov	r0, ip
   85e8c:	bl	86be8 <fputs@plt+0x75800>
   85e90:	ldr	r0, [fp, #-104]	; 0xffffff98
   85e94:	movw	r2, #11776	; 0x2e00
   85e98:	ldr	r1, [fp, #-100]	; 0xffffff9c
   85e9c:	movw	r7, #23552	; 0x5c00
   85ea0:	mov	r3, #0
   85ea4:	movt	r2, #659	; 0x293
   85ea8:	movt	r7, #1318	; 0x526
   85eac:	adds	r6, r0, r2
   85eb0:	ldr	r0, [sp, #16]
   85eb4:	mov	r2, r7
   85eb8:	adc	r5, r1, #0
   85ebc:	ldr	r1, [sp, #20]
   85ec0:	subs	r0, r6, r0
   85ec4:	sbc	r1, r5, r1
   85ec8:	bl	88a7c <fputs@plt+0x77694>
   85ecc:	mov	r4, r0
   85ed0:	ldrb	r0, [r8, r9]
   85ed4:	cmp	r0, #87	; 0x57
   85ed8:	bne	85f74 <fputs@plt+0x74b8c>
   85edc:	mov	r0, r6
   85ee0:	mov	r1, r5
   85ee4:	mov	r2, r7
   85ee8:	mov	r3, #0
   85eec:	bl	88a7c <fputs@plt+0x77694>
   85ef0:	mov	r2, #7
   85ef4:	mov	r3, #0
   85ef8:	bl	88a7c <fputs@plt+0x77694>
   85efc:	movw	r1, #9363	; 0x2493
   85f00:	sub	r0, r4, r2
   85f04:	ldr	r7, [sp, #12]
   85f08:	movw	r5, #12632	; 0x3158
   85f0c:	movt	r1, #37449	; 0x9249
   85f10:	add	r0, r0, #7
   85f14:	movt	r5, #9
   85f18:	smmla	r0, r0, r1, r0
   85f1c:	mov	r2, r5
   85f20:	asr	r1, r0, #2
   85f24:	add	r3, r1, r0, lsr #31
   85f28:	add	r1, r7, sl
   85f2c:	mov	r0, #3
   85f30:	bl	15e08 <fputs@plt+0x4a20>
   85f34:	mov	r0, #2
   85f38:	b	85f9c <fputs@plt+0x74bb4>
   85f3c:	mov	r0, #37	; 0x25
   85f40:	b	85d4c <fputs@plt+0x74964>
   85f44:	vldr	d16, [fp, #-72]	; 0xffffffb8
   85f48:	movw	r2, #12667	; 0x317b
   85f4c:	add	r6, r7, sl
   85f50:	mov	r0, #7
   85f54:	movt	r2, #9
   85f58:	mov	r1, r6
   85f5c:	vcmpe.f64	d16, d9
   85f60:	vmrs	APSR_nzcv, fpscr
   85f64:	vselgt.f64	d16, d9, d16
   85f68:	b	85fe8 <fputs@plt+0x74c00>
   85f6c:	ldr	r3, [fp, #-92]	; 0xffffffa4
   85f70:	b	85fa8 <fputs@plt+0x74bc0>
   85f74:	ldr	r7, [sp, #12]
   85f78:	movw	r2, #12674	; 0x3182
   85f7c:	add	r3, r4, #1
   85f80:	mov	r0, #4
   85f84:	movt	r2, #9
   85f88:	add	r1, r7, sl
   85f8c:	bl	15e08 <fputs@plt+0x4a20>
   85f90:	movw	r5, #12632	; 0x3158
   85f94:	mov	r0, #3
   85f98:	movt	r5, #9
   85f9c:	add	sl, sl, r0
   85fa0:	b	86084 <fputs@plt+0x74c9c>
   85fa4:	ldr	r3, [fp, #-84]	; 0xffffffac
   85fa8:	add	r1, r7, sl
   85fac:	mov	r0, #3
   85fb0:	mov	r2, r5
   85fb4:	bl	15e08 <fputs@plt+0x4a20>
   85fb8:	add	sl, sl, #2
   85fbc:	b	86084 <fputs@plt+0x74c9c>
   85fc0:	ldr	r0, [fp, #-104]	; 0xffffff98
   85fc4:	ldr	r1, [fp, #-100]	; 0xffffff9c
   85fc8:	bl	88a1c <fputs@plt+0x77634>
   85fcc:	vmov	d16, r0, r1
   85fd0:	movw	r2, #64678	; 0xfca6
   85fd4:	add	r6, r7, sl
   85fd8:	mov	r0, #20
   85fdc:	mov	r1, r6
   85fe0:	movt	r2, #8
   85fe4:	vdiv.f64	d16, d16, d8
   85fe8:	vstr	d16, [sp]
   85fec:	bl	15e08 <fputs@plt+0x4a20>
   85ff0:	cmp	r6, #0
   85ff4:	beq	86008 <fputs@plt+0x74c20>
   85ff8:	mov	r0, r6
   85ffc:	bl	11220 <strlen@plt>
   86000:	bic	r0, r0, #-1073741824	; 0xc0000000
   86004:	b	8600c <fputs@plt+0x74c24>
   86008:	mov	r0, #0
   8600c:	add	sl, r0, sl
   86010:	b	86084 <fputs@plt+0x74c9c>
   86014:	vldr	d16, [fp, #-72]	; 0xffffffb8
   86018:	add	r1, r7, sl
   8601c:	vcvt.s32.f64	s0, d16
   86020:	vmov	r3, s0
   86024:	b	85fac <fputs@plt+0x74bc4>
   86028:	ldr	r0, [fp, #-104]	; 0xffffff98
   8602c:	ldr	r1, [fp, #-100]	; 0xffffff9c
   86030:	mov	r2, #1000	; 0x3e8
   86034:	mov	r3, #0
   86038:	mov	r4, #0
   8603c:	bl	88a7c <fputs@plt+0x77694>
   86040:	movw	r2, #38592	; 0x96c0
   86044:	add	r6, r7, sl
   86048:	movt	r2, #59228	; 0xe75c
   8604c:	adds	r0, r0, r2
   86050:	movw	r2, #2178	; 0x882
   86054:	movt	r2, #9
   86058:	sbc	r1, r1, #49	; 0x31
   8605c:	stm	sp, {r0, r1}
   86060:	mov	r0, #30
   86064:	mov	r1, r6
   86068:	bl	15e08 <fputs@plt+0x4a20>
   8606c:	cmp	r6, #0
   86070:	beq	86080 <fputs@plt+0x74c98>
   86074:	mov	r0, r6
   86078:	bl	11220 <strlen@plt>
   8607c:	bic	r4, r0, #-1073741824	; 0xc0000000
   86080:	add	sl, r4, sl
   86084:	add	r9, r9, #1
   86088:	b	85d38 <fputs@plt+0x74950>
   8608c:	mov	r0, #0
   86090:	movw	r1, #17696	; 0x4520
   86094:	mvn	r2, #0
   86098:	mov	r3, #1
   8609c:	strb	r0, [r7, sl]
   860a0:	add	r0, sp, #68	; 0x44
   860a4:	movt	r1, #1
   860a8:	cmp	r7, r0
   860ac:	ldr	r0, [sp, #8]
   860b0:	mvneq	r1, #0
   860b4:	str	r1, [sp]
   860b8:	mov	r1, r7
   860bc:	bl	1a18c <fputs@plt+0x8da4>
   860c0:	sub	sp, fp, #48	; 0x30
   860c4:	vpop	{d8-d9}
   860c8:	add	sp, sp, #4
   860cc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   860d0:	mov	r0, r5
   860d4:	bl	1a9b4 <fputs@plt+0x95cc>
   860d8:	b	860c0 <fputs@plt+0x74cd8>
   860dc:	nop	{0}
   860e0:	andeq	r0, r0, r0
   860e4:	orrsmi	r9, r4, r0, ror r9
   860e8:	blcc	199c964 <stderr@@GLIBC_2.4+0x18f7c34>
   860ec:	ldrdmi	pc, [sp], #-255	; 0xffffff01
   860f0:	mov	r1, #0
   860f4:	mov	r2, #0
   860f8:	b	85a34 <fputs@plt+0x7464c>
   860fc:	mov	r1, #0
   86100:	mov	r2, #0
   86104:	b	85ab0 <fputs@plt+0x746c8>
   86108:	mov	r1, #0
   8610c:	mov	r2, #0
   86110:	b	859c0 <fputs@plt+0x745d8>
   86114:	nop	{0}
   86118:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   8611c:	add	fp, sp, #28
   86120:	sub	sp, sp, #4
   86124:	vpush	{d8-d15}
   86128:	sub	sp, sp, #136	; 0x88
   8612c:	vmov.i32	q8, #0	; 0x00000000
   86130:	mov	sl, r2
   86134:	mov	r9, r0
   86138:	mov	r0, #32
   8613c:	mov	r2, r3
   86140:	mov	r4, r3
   86144:	cmp	r1, #0
   86148:	str	r1, [sp, #36]	; 0x24
   8614c:	vst1.64	{d16-d17}, [r2], r0
   86150:	add	r0, r3, #16
   86154:	vst1.64	{d16-d17}, [r2]
   86158:	vst1.64	{d16-d17}, [r0]
   8615c:	beq	86a38 <fputs@plt+0x75650>
   86160:	ldr	r0, [sl]
   86164:	movw	r2, #13854	; 0x361e
   86168:	movt	r2, #9
   8616c:	ldrh	r1, [r0, #8]
   86170:	and	r1, r1, #31
   86174:	ldrb	r1, [r2, r1]
   86178:	sub	r1, r1, #1
   8617c:	cmp	r1, #1
   86180:	bhi	86a54 <fputs@plt+0x7566c>
   86184:	bl	19dc8 <fputs@plt+0x89e0>
   86188:	vldr	d16, [pc, #912]	; 86520 <fputs@plt+0x75138>
   8618c:	vmov.f64	d17, #96	; 0x3f000000  0.5
   86190:	mov	r0, #1
   86194:	strb	r0, [r4, #42]	; 0x2a
   86198:	vmla.f64	d17, d0, d16
   8619c:	vmov	r0, r1, d17
   861a0:	bl	88b9c <fputs@plt+0x777b4>
   861a4:	strd	r0, [r4]
   861a8:	ldr	r0, [sp, #36]	; 0x24
   861ac:	mov	r7, #0
   861b0:	cmp	r0, #2
   861b4:	blt	86b70 <fputs@plt+0x75788>
   861b8:	vldr	d12, [pc, #864]	; 86520 <fputs@plt+0x75138>
   861bc:	vldr	d15, [pc, #868]	; 86528 <fputs@plt+0x75140>
   861c0:	add	r5, sp, #88	; 0x58
   861c4:	str	r9, [sp, #20]
   861c8:	movw	r8, #48044	; 0xbbac
   861cc:	movw	r9, #47732	; 0xba74
   861d0:	vmov.i32	q4, #0	; 0x00000000
   861d4:	vmov.f64	d10, #224	; 0xbf000000 -0.5
   861d8:	vmov.f64	d13, #96	; 0x3f000000  0.5
   861dc:	str	r4, [sp, #24]
   861e0:	mov	r7, #1
   861e4:	mov	r4, #1
   861e8:	add	r0, r5, #2
   861ec:	movt	r8, #8
   861f0:	movt	r9, #8
   861f4:	str	r0, [sp, #28]
   861f8:	add	r0, r5, #8
   861fc:	str	r0, [sp, #16]
   86200:	add	r0, r5, #9
   86204:	str	r0, [sp, #12]
   86208:	str	sl, [sp, #32]
   8620c:	ldr	r0, [sl, r4, lsl #2]
   86210:	mov	r1, #1
   86214:	bl	19f2c <fputs@plt+0x8b44>
   86218:	cmp	r0, #0
   8621c:	beq	86b70 <fputs@plt+0x75788>
   86220:	mov	r1, #0
   86224:	str	r7, [fp, #-100]	; 0xffffff9c
   86228:	ldrb	r2, [r0, r1]
   8622c:	cmp	r2, #0
   86230:	beq	8624c <fputs@plt+0x74e64>
   86234:	ldrb	r2, [r9, r2]
   86238:	strb	r2, [r5, r1]
   8623c:	add	r1, r1, #1
   86240:	cmp	r1, #29
   86244:	bne	86228 <fputs@plt+0x74e40>
   86248:	mov	r1, #29
   8624c:	mov	r0, #0
   86250:	strb	r0, [r5, r1]
   86254:	ldrb	r0, [sp, #88]	; 0x58
   86258:	cmp	r0, #107	; 0x6b
   8625c:	bgt	863a0 <fputs@plt+0x74fb8>
   86260:	sub	r0, r0, #43	; 0x2b
   86264:	cmp	r0, #14
   86268:	bhi	86a0c <fputs@plt+0x75624>
   8626c:	mov	r1, #1
   86270:	movw	r2, #32741	; 0x7fe5
   86274:	tst	r2, r1, lsl r0
   86278:	beq	86a0c <fputs@plt+0x75624>
   8627c:	ldr	r6, [sp, #28]
   86280:	mov	r7, #1
   86284:	ldrb	r0, [r5, r7]
   86288:	cmp	r0, #0
   8628c:	cmpne	r0, #58	; 0x3a
   86290:	beq	862ac <fputs@plt+0x74ec4>
   86294:	ldrb	r0, [r8, r0]
   86298:	tst	r0, #1
   8629c:	bne	862ac <fputs@plt+0x74ec4>
   862a0:	add	r6, r6, #1
   862a4:	add	r7, r7, #1
   862a8:	b	86284 <fputs@plt+0x74e9c>
   862ac:	mov	r0, r5
   862b0:	sub	r1, fp, #112	; 0x70
   862b4:	mov	r2, r7
   862b8:	mov	r3, #1
   862bc:	bl	34300 <fputs@plt+0x22f18>
   862c0:	cmp	r0, #0
   862c4:	beq	8645c <fputs@plt+0x75074>
   862c8:	add	sl, r5, r7
   862cc:	ldrb	r0, [sl]
   862d0:	cmp	r0, #58	; 0x3a
   862d4:	bne	86468 <fputs@plt+0x75080>
   862d8:	add	r1, sp, #40	; 0x28
   862dc:	mov	r2, #32
   862e0:	add	r0, r1, #16
   862e4:	vst1.64	{d8-d9}, [r0]
   862e8:	mov	r0, r1
   862ec:	vst1.64	{d8-d9}, [r0], r2
   862f0:	vst1.64	{d8-d9}, [r0]
   862f4:	ldrb	r0, [sp, #88]	; 0x58
   862f8:	sub	r0, r0, #48	; 0x30
   862fc:	cmp	r0, #10
   86300:	mov	r0, r5
   86304:	addcs	r0, r0, #1
   86308:	bl	86df8 <fputs@plt+0x75a10>
   8630c:	cmp	r0, #0
   86310:	bne	86a0c <fputs@plt+0x75624>
   86314:	add	r0, sp, #40	; 0x28
   86318:	bl	86be8 <fputs@plt+0x75800>
   8631c:	ldr	r0, [sp, #40]	; 0x28
   86320:	movw	r2, #53760	; 0xd200
   86324:	ldr	r1, [sp, #44]	; 0x2c
   86328:	mov	r3, #0
   8632c:	movt	r2, #64876	; 0xfd6c
   86330:	adds	r0, r0, r2
   86334:	movw	r2, #23552	; 0x5c00
   86338:	movt	r2, #1318	; 0x526
   8633c:	sbc	r1, r1, #0
   86340:	bl	88a7c <fputs@plt+0x77694>
   86344:	ldrb	r0, [sp, #88]	; 0x58
   86348:	mov	r7, r2
   8634c:	mov	sl, r3
   86350:	str	r2, [sp, #40]	; 0x28
   86354:	str	r3, [sp, #44]	; 0x2c
   86358:	cmp	r0, #45	; 0x2d
   8635c:	bne	86370 <fputs@plt+0x74f88>
   86360:	rsbs	r7, r7, #0
   86364:	rsc	sl, sl, #0
   86368:	str	r7, [sp, #40]	; 0x28
   8636c:	str	sl, [sp, #44]	; 0x2c
   86370:	ldr	r6, [sp, #24]
   86374:	mov	r0, r6
   86378:	bl	86be8 <fputs@plt+0x75800>
   8637c:	mov	r2, #0
   86380:	strb	r2, [r6, #43]	; 0x2b
   86384:	strh	r2, [r6, #40]	; 0x28
   86388:	ldrd	r0, [r6]
   8638c:	adds	r0, r0, r7
   86390:	adc	r1, r1, sl
   86394:	strd	r0, [r6]
   86398:	str	r2, [fp, #-100]	; 0xffffff9c
   8639c:	b	86a0c <fputs@plt+0x75624>
   863a0:	cmp	r0, #116	; 0x74
   863a4:	bgt	86538 <fputs@plt+0x75150>
   863a8:	cmp	r0, #108	; 0x6c
   863ac:	beq	8667c <fputs@plt+0x75294>
   863b0:	cmp	r0, #115	; 0x73
   863b4:	bne	86a0c <fputs@plt+0x75624>
   863b8:	movw	r1, #12559	; 0x310f
   863bc:	mov	r0, r5
   863c0:	mov	r2, #9
   863c4:	movt	r1, #9
   863c8:	bl	11250 <bcmp@plt>
   863cc:	cmp	r0, #0
   863d0:	bne	86a0c <fputs@plt+0x75624>
   863d4:	ldr	r6, [sp, #24]
   863d8:	mov	r0, r6
   863dc:	bl	87270 <fputs@plt+0x75e88>
   863e0:	ldr	sl, [sp, #12]
   863e4:	movw	r1, #12569	; 0x3119
   863e8:	mov	r7, #1
   863ec:	mov	r0, #0
   863f0:	mov	r2, #6
   863f4:	movt	r1, #9
   863f8:	strh	r7, [r6, #41]	; 0x29
   863fc:	str	r0, [r6, #32]
   86400:	str	r0, [r6, #36]	; 0x24
   86404:	strb	r0, [r6, #43]	; 0x2b
   86408:	str	r0, [r6, #20]
   8640c:	str	r0, [r6, #24]
   86410:	mov	r0, sl
   86414:	bl	11250 <bcmp@plt>
   86418:	cmp	r0, #0
   8641c:	beq	869c8 <fputs@plt+0x755e0>
   86420:	movw	r1, #12575	; 0x311f
   86424:	mov	r0, sl
   86428:	mov	r2, #5
   8642c:	movt	r1, #9
   86430:	bl	11250 <bcmp@plt>
   86434:	cmp	r0, #0
   86438:	beq	869b8 <fputs@plt+0x755d0>
   8643c:	movw	r1, #12428	; 0x308c
   86440:	mov	r0, sl
   86444:	mov	r2, #4
   86448:	movt	r1, #9
   8644c:	bl	11250 <bcmp@plt>
   86450:	cmp	r0, #0
   86454:	bne	86a0c <fputs@plt+0x75624>
   86458:	b	8671c <fputs@plt+0x75334>
   8645c:	mov	r6, #1
   86460:	str	r6, [fp, #-100]	; 0xffffff9c
   86464:	b	86a10 <fputs@plt+0x75628>
   86468:	ldrb	r0, [r8, r0]
   8646c:	tst	r0, #1
   86470:	beq	86488 <fputs@plt+0x750a0>
   86474:	ldrb	r0, [r6], #1
   86478:	ldrb	r0, [r8, r0]
   8647c:	tst	r0, #1
   86480:	bne	86474 <fputs@plt+0x7508c>
   86484:	sub	sl, r6, #1
   86488:	mov	r0, sl
   8648c:	bl	11220 <strlen@plt>
   86490:	bic	r6, r0, #-1073741824	; 0xc0000000
   86494:	sub	r0, r6, #3
   86498:	cmp	r0, #7
   8649c:	bhi	86a0c <fputs@plt+0x75624>
   864a0:	sub	r0, r6, #1
   864a4:	ldrb	r1, [sl, r0]
   864a8:	cmp	r1, #115	; 0x73
   864ac:	moveq	r1, #0
   864b0:	moveq	r6, r0
   864b4:	strbeq	r1, [sl, r0]
   864b8:	ldr	r0, [sp, #24]
   864bc:	bl	86be8 <fputs@plt+0x75800>
   864c0:	vldr	d14, [fp, #-112]	; 0xffffff90
   864c4:	mov	r0, #0
   864c8:	vmov.f64	d11, d13
   864cc:	str	r0, [fp, #-100]	; 0xffffff9c
   864d0:	sub	r0, r6, #3
   864d4:	vcmpe.f64	d14, #0.0
   864d8:	vmrs	APSR_nzcv, fpscr
   864dc:	vmovmi.f64	d11, d10
   864e0:	cmp	r0, #3
   864e4:	bhi	868bc <fputs@plt+0x754d4>
   864e8:	add	r1, pc, #0
   864ec:	ldr	pc, [r1, r0, lsl #2]
   864f0:	andeq	r6, r8, r0, lsl #10
   864f4:	andeq	r6, r8, r4, lsr #14
   864f8:	andeq	r6, r8, r4, asr #15
   864fc:	andeq	r6, r8, ip, lsl #17
   86500:	movw	r1, #12428	; 0x308c
   86504:	mov	r0, sl
   86508:	movt	r1, #9
   8650c:	bl	113c4 <strcmp@plt>
   86510:	cmp	r0, #0
   86514:	bne	868bc <fputs@plt+0x754d4>
   86518:	vmla.f64	d11, d14, d12
   8651c:	b	869e4 <fputs@plt+0x755fc>
   86520:	andeq	r0, r0, r0
   86524:	orrsmi	r9, r4, r0, ror r9
   86528:	andeq	r0, r0, r0
   8652c:	cmpmi	fp, r0, asr #14
   86530:	andeq	r0, r0, r0
   86534:	rsbsmi	sp, r6, r0
   86538:	mov	r7, #1
   8653c:	cmp	r0, #117	; 0x75
   86540:	beq	866d4 <fputs@plt+0x752ec>
   86544:	cmp	r0, #119	; 0x77
   86548:	bne	86a0c <fputs@plt+0x75624>
   8654c:	movw	r1, #12550	; 0x3106
   86550:	mov	r0, r5
   86554:	mov	r2, #8
   86558:	movt	r1, #9
   8655c:	bl	11250 <bcmp@plt>
   86560:	cmp	r0, #0
   86564:	bne	86a0c <fputs@plt+0x75624>
   86568:	ldr	r6, [sp, #16]
   8656c:	mov	r0, r6
   86570:	bl	11220 <strlen@plt>
   86574:	bic	r2, r0, #-1073741824	; 0xc0000000
   86578:	mov	r0, r6
   8657c:	sub	r1, fp, #112	; 0x70
   86580:	mov	r3, #1
   86584:	bl	34300 <fputs@plt+0x22f18>
   86588:	cmp	r0, #0
   8658c:	beq	86a0c <fputs@plt+0x75624>
   86590:	vldr	d16, [fp, #-112]	; 0xffffff90
   86594:	vmov.f64	d18, #28	; 0x40e00000  7.0
   86598:	vcvt.s32.f64	s0, d16
   8659c:	vcmpe.f64	d16, d18
   865a0:	vmrs	APSR_nzcv, fpscr
   865a4:	vcvt.f64.s32	d17, s0
   865a8:	bpl	86a0c <fputs@plt+0x75624>
   865ac:	vmov	r7, s0
   865b0:	cmp	r7, #0
   865b4:	bmi	86a0c <fputs@plt+0x75624>
   865b8:	vcmp.f64	d16, d17
   865bc:	vmrs	APSR_nzcv, fpscr
   865c0:	bne	86a0c <fputs@plt+0x75624>
   865c4:	ldr	sl, [sp, #24]
   865c8:	mov	r0, sl
   865cc:	bl	87270 <fputs@plt+0x75e88>
   865d0:	mov	r0, sl
   865d4:	bl	873d8 <fputs@plt+0x75ff0>
   865d8:	mov	r6, #0
   865dc:	mov	r0, sl
   865e0:	strh	r6, [sl, #42]	; 0x2a
   865e4:	bl	86be8 <fputs@plt+0x75800>
   865e8:	ldm	sl, {r1, r2}
   865ec:	movw	r0, #35328	; 0x8a00
   865f0:	mov	r3, #0
   865f4:	movt	r0, #1977	; 0x7b9
   865f8:	adds	r0, r1, r0
   865fc:	stmib	sp, {r1, r2}
   86600:	adc	r1, r2, #0
   86604:	movw	r2, #23552	; 0x5c00
   86608:	movt	r2, #1318	; 0x526
   8660c:	bl	88a7c <fputs@plt+0x77694>
   86610:	mov	r2, #7
   86614:	mov	r3, #0
   86618:	bl	88a7c <fputs@plt+0x77694>
   8661c:	subs	ip, r2, #7
   86620:	mov	r0, r7
   86624:	strb	r6, [sl, #43]	; 0x2b
   86628:	strh	r6, [sl, #40]	; 0x28
   8662c:	sbc	r1, r3, #0
   86630:	subs	r7, r7, r2
   86634:	rscs	r7, r3, r0, asr #31
   86638:	mov	r7, #0
   8663c:	movwlt	r7, #1
   86640:	cmp	r7, #0
   86644:	movw	r7, #23552	; 0x5c00
   86648:	moveq	ip, r2
   8664c:	movt	r7, #1318	; 0x526
   86650:	moveq	r1, r3
   86654:	ldr	r3, [sp, #4]
   86658:	subs	r2, r0, ip
   8665c:	rsc	r1, r1, r0, asr #31
   86660:	umull	r0, r2, r2, r7
   86664:	mla	r1, r1, r7, r2
   86668:	ldr	r2, [sp, #8]
   8666c:	adds	r0, r0, r3
   86670:	adc	r1, r1, r2
   86674:	strd	r0, [sl]
   86678:	b	86460 <fputs@plt+0x75078>
   8667c:	movw	r1, #12526	; 0x30ee
   86680:	mov	r0, r5
   86684:	mov	r2, #10
   86688:	movt	r1, #9
   8668c:	bl	11250 <bcmp@plt>
   86690:	cmp	r0, #0
   86694:	bne	86a0c <fputs@plt+0x75624>
   86698:	ldr	r6, [sp, #24]
   8669c:	mov	r0, r6
   866a0:	bl	86be8 <fputs@plt+0x75800>
   866a4:	ldr	r1, [sp, #20]
   866a8:	mov	r0, r6
   866ac:	sub	r2, fp, #100	; 0x64
   866b0:	bl	870d0 <fputs@plt+0x75ce8>
   866b4:	mov	r2, #0
   866b8:	strb	r2, [r6, #43]	; 0x2b
   866bc:	strh	r2, [r6, #40]	; 0x28
   866c0:	ldrd	r2, [r6]
   866c4:	adds	r0, r2, r0
   866c8:	adc	r1, r3, r1
   866cc:	strd	r0, [r6]
   866d0:	b	86a0c <fputs@plt+0x75624>
   866d4:	movw	r1, #12536	; 0x30f8
   866d8:	mov	r0, r5
   866dc:	mov	r2, #10
   866e0:	movt	r1, #9
   866e4:	bl	11250 <bcmp@plt>
   866e8:	cmp	r0, #0
   866ec:	beq	868cc <fputs@plt+0x754e4>
   866f0:	movw	r1, #12546	; 0x3102
   866f4:	mov	r0, r5
   866f8:	mov	r2, #4
   866fc:	movt	r1, #9
   86700:	bl	11250 <bcmp@plt>
   86704:	cmp	r0, #0
   86708:	bne	86a0c <fputs@plt+0x75624>
   8670c:	ldr	r6, [sp, #24]
   86710:	ldrb	r0, [r6, #44]	; 0x2c
   86714:	cmp	r0, #0
   86718:	beq	86938 <fputs@plt+0x75550>
   8671c:	mov	r6, #0
   86720:	b	86460 <fputs@plt+0x75078>
   86724:	movw	r1, #12580	; 0x3124
   86728:	mov	r0, sl
   8672c:	movt	r1, #9
   86730:	bl	113c4 <strcmp@plt>
   86734:	cmp	r0, #0
   86738:	beq	86928 <fputs@plt+0x75540>
   8673c:	movw	r1, #12575	; 0x311f
   86740:	mov	r0, sl
   86744:	movt	r1, #9
   86748:	bl	113c4 <strcmp@plt>
   8674c:	cmp	r0, #0
   86750:	bne	868bc <fputs@plt+0x754d4>
   86754:	ldr	r6, [sp, #24]
   86758:	mov	r0, r6
   8675c:	bl	87270 <fputs@plt+0x75e88>
   86760:	mov	r0, r6
   86764:	bl	873d8 <fputs@plt+0x75ff0>
   86768:	mov	r0, #0
   8676c:	vmov.f64	d13, d10
   86770:	vorr	d10, d15, d15
   86774:	vorr	d15, d12, d12
   86778:	strb	r0, [r6, #42]	; 0x2a
   8677c:	ldr	r0, [r6, #8]
   86780:	vcvt.s32.f64	s24, d14
   86784:	vmov	r1, s24
   86788:	add	r0, r0, r1
   8678c:	str	r0, [r6, #8]
   86790:	mov	r0, r6
   86794:	bl	86be8 <fputs@plt+0x75800>
   86798:	vcvt.f64.s32	d16, s24
   8679c:	vorr	d12, d15, d15
   867a0:	vorr	d15, d10, d10
   867a4:	vmov.f64	d10, d13
   867a8:	vmov.f64	d13, #96	; 0x3f000000  0.5
   867ac:	vcmp.f64	d14, d16
   867b0:	vmrs	APSR_nzcv, fpscr
   867b4:	beq	86a00 <fputs@plt+0x75618>
   867b8:	vldr	d17, [pc, #-656]	; 86530 <fputs@plt+0x75148>
   867bc:	vsub.f64	d16, d14, d16
   867c0:	b	86878 <fputs@plt+0x75490>
   867c4:	movw	r1, #12569	; 0x3119
   867c8:	mov	r0, sl
   867cc:	movt	r1, #9
   867d0:	bl	113c4 <strcmp@plt>
   867d4:	cmp	r0, #0
   867d8:	bne	868bc <fputs@plt+0x754d4>
   867dc:	ldr	r6, [sp, #24]
   867e0:	mov	r0, r6
   867e4:	bl	87270 <fputs@plt+0x75e88>
   867e8:	mov	r0, r6
   867ec:	bl	873d8 <fputs@plt+0x75ff0>
   867f0:	mov	r0, #0
   867f4:	vmov.f64	d13, d10
   867f8:	vorr	d10, d15, d15
   867fc:	vorr	d15, d12, d12
   86800:	movw	r3, #43691	; 0xaaab
   86804:	strb	r0, [r6, #42]	; 0x2a
   86808:	movt	r3, #10922	; 0x2aaa
   8680c:	ldrd	r0, [r6, #8]
   86810:	vcvt.s32.f64	s24, d14
   86814:	vmov	r2, s24
   86818:	add	r1, r1, r2
   8681c:	mvn	r2, #11
   86820:	cmp	r1, #0
   86824:	mvngt	r2, #0
   86828:	add	r2, r2, r1
   8682c:	smmul	r2, r2, r3
   86830:	asr	r3, r2, #1
   86834:	add	r2, r3, r2, lsr #31
   86838:	add	r0, r2, r0
   8683c:	sub	r2, r2, r2, lsl #2
   86840:	add	r1, r1, r2, lsl #2
   86844:	strd	r0, [r6, #8]
   86848:	mov	r0, r6
   8684c:	bl	86be8 <fputs@plt+0x75800>
   86850:	vcvt.f64.s32	d16, s24
   86854:	vorr	d12, d15, d15
   86858:	vorr	d15, d10, d10
   8685c:	vmov.f64	d10, d13
   86860:	vmov.f64	d13, #96	; 0x3f000000  0.5
   86864:	vcmp.f64	d14, d16
   86868:	vmrs	APSR_nzcv, fpscr
   8686c:	beq	86a00 <fputs@plt+0x75618>
   86870:	vsub.f64	d16, d14, d16
   86874:	vmov.f64	d17, #62	; 0x41f00000  30.0
   86878:	vmul.f64	d16, d16, d17
   8687c:	vmla.f64	d11, d16, d12
   86880:	vmov	r0, r1, d11
   86884:	bl	88b9c <fputs@plt+0x777b4>
   86888:	b	869f0 <fputs@plt+0x75608>
   8688c:	movw	r1, #12585	; 0x3129
   86890:	mov	r0, sl
   86894:	movt	r1, #9
   86898:	bl	113c4 <strcmp@plt>
   8689c:	cmp	r0, #0
   868a0:	beq	86930 <fputs@plt+0x75548>
   868a4:	movw	r1, #12592	; 0x3130
   868a8:	mov	r0, sl
   868ac:	movt	r1, #9
   868b0:	bl	113c4 <strcmp@plt>
   868b4:	cmp	r0, #0
   868b8:	beq	869dc <fputs@plt+0x755f4>
   868bc:	ldr	r6, [sp, #24]
   868c0:	mov	r0, #1
   868c4:	str	r0, [fp, #-100]	; 0xffffff9c
   868c8:	b	86a00 <fputs@plt+0x75618>
   868cc:	ldr	r0, [sp, #24]
   868d0:	ldrb	r0, [r0, #42]	; 0x2a
   868d4:	cmp	r0, #0
   868d8:	beq	866f0 <fputs@plt+0x75308>
   868dc:	ldr	r7, [sp, #24]
   868e0:	mov	r6, #0
   868e4:	movw	r2, #43200	; 0xa8c0
   868e8:	mov	r3, #0
   868ec:	strb	r6, [r7, #43]	; 0x2b
   868f0:	strh	r6, [r7, #40]	; 0x28
   868f4:	ldrd	r0, [r7]
   868f8:	adds	r0, r0, r2
   868fc:	movw	r2, #20864	; 0x5180
   86900:	movt	r2, #1
   86904:	adc	r1, r1, #0
   86908:	bl	88a7c <fputs@plt+0x77694>
   8690c:	movw	r2, #8704	; 0x2200
   86910:	movt	r2, #15955	; 0x3e53
   86914:	adds	r0, r0, r2
   86918:	movw	r2, #49096	; 0xbfc8
   8691c:	adc	r1, r1, r2
   86920:	strd	r0, [r7]
   86924:	b	86460 <fputs@plt+0x75078>
   86928:	vmla.f64	d11, d14, d15
   8692c:	b	869e4 <fputs@plt+0x755fc>
   86930:	vldr	d16, [pc, #680]	; 86be0 <fputs@plt+0x757f8>
   86934:	b	869e0 <fputs@plt+0x755f8>
   86938:	mov	r0, r6
   8693c:	bl	86be8 <fputs@plt+0x75800>
   86940:	ldr	r1, [sp, #20]
   86944:	mov	r0, r6
   86948:	sub	r2, fp, #100	; 0x64
   8694c:	bl	870d0 <fputs@plt+0x75ce8>
   86950:	mov	sl, r0
   86954:	ldr	r0, [fp, #-100]	; 0xffffff9c
   86958:	cmp	r0, #0
   8695c:	bne	869b0 <fputs@plt+0x755c8>
   86960:	mov	r0, #0
   86964:	mov	r2, r1
   86968:	strb	r0, [r6, #43]	; 0x2b
   8696c:	strh	r0, [r6, #40]	; 0x28
   86970:	ldrd	r0, [r6]
   86974:	subs	r0, r0, sl
   86978:	sbc	r1, r1, r2
   8697c:	strd	r0, [r6]
   86980:	mov	r0, r6
   86984:	ldr	r1, [sp, #20]
   86988:	str	r2, [sp, #8]
   8698c:	sub	r2, fp, #100	; 0x64
   86990:	bl	870d0 <fputs@plt+0x75ce8>
   86994:	ldr	r2, [sp, #8]
   86998:	subs	r0, sl, r0
   8699c:	sbc	r1, r2, r1
   869a0:	ldrd	r2, [r6]
   869a4:	adds	r0, r0, r2
   869a8:	adc	r1, r1, r3
   869ac:	strd	r0, [r6]
   869b0:	strb	r7, [r6, #44]	; 0x2c
   869b4:	b	86a0c <fputs@plt+0x75624>
   869b8:	ldr	r6, [sp, #24]
   869bc:	mov	r0, r6
   869c0:	bl	87270 <fputs@plt+0x75e88>
   869c4:	str	r7, [r6, #12]
   869c8:	str	r7, [r6, #16]
   869cc:	mov	r6, #0
   869d0:	ldr	sl, [sp, #32]
   869d4:	str	r6, [fp, #-100]	; 0xffffff9c
   869d8:	b	86a18 <fputs@plt+0x75630>
   869dc:	vldr	d16, [pc, #500]	; 86bd8 <fputs@plt+0x757f0>
   869e0:	vmla.f64	d11, d14, d16
   869e4:	vmov	r0, r1, d11
   869e8:	bl	88b9c <fputs@plt+0x777b4>
   869ec:	ldr	r6, [sp, #24]
   869f0:	ldrd	r2, [r6]
   869f4:	adds	r0, r2, r0
   869f8:	adc	r1, r3, r1
   869fc:	strd	r0, [r6]
   86a00:	mov	r0, #0
   86a04:	strb	r0, [r6, #43]	; 0x2b
   86a08:	strh	r0, [r6, #40]	; 0x28
   86a0c:	ldr	r6, [fp, #-100]	; 0xffffff9c
   86a10:	ldr	sl, [sp, #32]
   86a14:	mov	r7, #1
   86a18:	cmp	r6, #0
   86a1c:	bne	86b70 <fputs@plt+0x75788>
   86a20:	ldr	r0, [sp, #36]	; 0x24
   86a24:	add	r4, r4, #1
   86a28:	cmp	r4, r0
   86a2c:	bne	8620c <fputs@plt+0x74e24>
   86a30:	mov	r7, #0
   86a34:	b	86b70 <fputs@plt+0x75788>
   86a38:	mov	r0, r9
   86a3c:	mov	r1, r4
   86a40:	sub	sp, fp, #96	; 0x60
   86a44:	vpop	{d8-d15}
   86a48:	add	sp, sp, #4
   86a4c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   86a50:	b	86d78 <fputs@plt+0x75990>
   86a54:	mov	r1, #1
   86a58:	mov	r7, #1
   86a5c:	bl	19f2c <fputs@plt+0x8b44>
   86a60:	cmp	r0, #0
   86a64:	beq	86b70 <fputs@plt+0x75788>
   86a68:	mov	r6, r0
   86a6c:	movw	r1, #12498	; 0x30d2
   86a70:	mov	r5, r0
   86a74:	sub	r0, fp, #100	; 0x64
   86a78:	add	r2, sp, #88	; 0x58
   86a7c:	sub	r3, fp, #112	; 0x70
   86a80:	ldrb	r8, [r6], #1
   86a84:	movt	r1, #9
   86a88:	str	r0, [sp]
   86a8c:	cmp	r8, #45	; 0x2d
   86a90:	movne	r6, r5
   86a94:	mov	r0, r6
   86a98:	bl	86fe0 <fputs@plt+0x75bf8>
   86a9c:	cmp	r0, #3
   86aa0:	bne	86aec <fputs@plt+0x75704>
   86aa4:	movw	r0, #48044	; 0xbbac
   86aa8:	add	r6, r6, #9
   86aac:	movt	r0, #8
   86ab0:	ldrb	r2, [r6, #1]!
   86ab4:	ldrb	r1, [r0, r2]
   86ab8:	cmp	r2, #84	; 0x54
   86abc:	and	r1, r1, #1
   86ac0:	beq	86ab0 <fputs@plt+0x756c8>
   86ac4:	cmp	r1, #0
   86ac8:	bne	86ab0 <fputs@plt+0x756c8>
   86acc:	mov	r0, r6
   86ad0:	mov	r1, r4
   86ad4:	bl	86df8 <fputs@plt+0x75a10>
   86ad8:	cmp	r0, #0
   86adc:	beq	86b8c <fputs@plt+0x757a4>
   86ae0:	ldrb	r0, [r6]
   86ae4:	cmp	r0, #0
   86ae8:	beq	86b84 <fputs@plt+0x7579c>
   86aec:	mov	r0, r5
   86af0:	mov	r1, r4
   86af4:	bl	86df8 <fputs@plt+0x75a10>
   86af8:	cmp	r0, #0
   86afc:	beq	861a8 <fputs@plt+0x74dc0>
   86b00:	movw	r1, #12494	; 0x30ce
   86b04:	mov	r0, r5
   86b08:	movt	r1, #9
   86b0c:	bl	1606c <fputs@plt+0x4c84>
   86b10:	cmp	r0, #0
   86b14:	beq	86b5c <fputs@plt+0x75774>
   86b18:	mov	r0, r5
   86b1c:	bl	11220 <strlen@plt>
   86b20:	bic	r2, r0, #-1073741824	; 0xc0000000
   86b24:	add	r1, sp, #40	; 0x28
   86b28:	mov	r0, r5
   86b2c:	mov	r3, #1
   86b30:	mov	r7, #1
   86b34:	bl	34300 <fputs@plt+0x22f18>
   86b38:	cmp	r0, #0
   86b3c:	beq	86b70 <fputs@plt+0x75788>
   86b40:	vldr	d17, [sp, #40]	; 0x28
   86b44:	vldr	d16, [pc, #132]	; 86bd0 <fputs@plt+0x757e8>
   86b48:	vmov.f64	d18, #96	; 0x3f000000  0.5
   86b4c:	strb	r7, [r4, #42]	; 0x2a
   86b50:	vmla.f64	d18, d17, d16
   86b54:	vmov	r0, r1, d18
   86b58:	b	861a0 <fputs@plt+0x74db8>
   86b5c:	mov	r0, r9
   86b60:	mov	r1, r4
   86b64:	bl	86d78 <fputs@plt+0x75990>
   86b68:	cmp	r0, #0
   86b6c:	beq	861a8 <fputs@plt+0x74dc0>
   86b70:	mov	r0, r7
   86b74:	sub	sp, fp, #96	; 0x60
   86b78:	vpop	{d8-d15}
   86b7c:	add	sp, sp, #4
   86b80:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   86b84:	mov	r0, #0
   86b88:	strb	r0, [r4, #41]	; 0x29
   86b8c:	mov	r0, #1
   86b90:	cmp	r8, #45	; 0x2d
   86b94:	add	r3, r4, #8
   86b98:	strb	r0, [r4, #40]	; 0x28
   86b9c:	mov	r0, #0
   86ba0:	strb	r0, [r4, #42]	; 0x2a
   86ba4:	ldr	r0, [sp, #88]	; 0x58
   86ba8:	ldr	r1, [fp, #-112]	; 0xffffff90
   86bac:	ldr	r2, [fp, #-100]	; 0xffffff9c
   86bb0:	rsbeq	r0, r0, #0
   86bb4:	stm	r3, {r0, r1, r2}
   86bb8:	ldrb	r0, [r4, #43]	; 0x2b
   86bbc:	cmp	r0, #0
   86bc0:	beq	861a8 <fputs@plt+0x74dc0>
   86bc4:	mov	r0, r4
   86bc8:	bl	86be8 <fputs@plt+0x75800>
   86bcc:	b	861a8 <fputs@plt+0x74dc0>
   86bd0:	andeq	r0, r0, r0
   86bd4:	orrsmi	r9, r4, r0, ror r9
   86bd8:	andeq	r0, r0, r0
   86bdc:	addmi	r4, pc, r0
   86be0:	andeq	r0, r0, r0
   86be4:	rscmi	r4, sp, r0, lsl #24
   86be8:	push	{r4, r5, r6, r7, fp, lr}
   86bec:	add	fp, sp, #16
   86bf0:	mov	r4, r0
   86bf4:	ldrb	r0, [r0, #42]	; 0x2a
   86bf8:	cmp	r0, #0
   86bfc:	popne	{r4, r5, r6, r7, fp, pc}
   86c00:	ldrb	r1, [r4, #40]	; 0x28
   86c04:	mov	ip, #1
   86c08:	cmp	r1, #0
   86c0c:	beq	86c20 <fputs@plt+0x75838>
   86c10:	add	r3, r4, #8
   86c14:	ldm	r3, {r1, r2, r3}
   86c18:	add	r3, r3, #2
   86c1c:	b	86c2c <fputs@plt+0x75844>
   86c20:	mov	r1, #2000	; 0x7d0
   86c24:	mov	r3, #3
   86c28:	mov	r2, #1
   86c2c:	movw	lr, #34079	; 0x851f
   86c30:	cmp	r2, #3
   86c34:	vldr	d16, [pc, #292]	; 86d60 <fputs@plt+0x75978>
   86c38:	vldr	d18, [pc, #296]	; 86d68 <fputs@plt+0x75980>
   86c3c:	movt	lr, #20971	; 0x51eb
   86c40:	sublt	r1, r1, #1
   86c44:	cmp	r2, #3
   86c48:	addlt	r2, r2, #12
   86c4c:	smmul	r6, r1, lr
   86c50:	asr	r0, r6, #7
   86c54:	add	r0, r0, r6, lsr #31
   86c58:	movw	r6, #31457	; 0x7ae1
   86c5c:	movt	r6, #44564	; 0xae14
   86c60:	smmul	r6, r1, r6
   86c64:	asr	r7, r6, #5
   86c68:	add	r5, r7, r6, lsr #31
   86c6c:	add	r3, r3, r5
   86c70:	add	r0, r3, r0
   86c74:	movw	r3, #43857	; 0xab51
   86c78:	movt	r3, #4
   86c7c:	mla	r2, r2, r3, r3
   86c80:	movw	r3, #35757	; 0x8bad
   86c84:	movt	r3, #26843	; 0x68db
   86c88:	smmul	r2, r2, r3
   86c8c:	asr	r3, r2, #12
   86c90:	add	r2, r3, r2, lsr #31
   86c94:	movw	r3, #36525	; 0x8ead
   86c98:	add	r0, r0, r2
   86c9c:	movw	r2, #23292	; 0x5afc
   86ca0:	movt	r2, #2628	; 0xa44
   86ca4:	mla	r1, r1, r3, r2
   86ca8:	smmul	r1, r1, lr
   86cac:	asr	r2, r1, #5
   86cb0:	add	r1, r2, r1, lsr #31
   86cb4:	add	r0, r0, r1
   86cb8:	vmov	s0, r0
   86cbc:	vcvt.f64.s32	d17, s0
   86cc0:	strb	ip, [r4, #42]	; 0x2a
   86cc4:	vadd.f64	d16, d17, d16
   86cc8:	vmul.f64	d16, d16, d18
   86ccc:	vmov	r0, r1, d16
   86cd0:	bl	88b9c <fputs@plt+0x777b4>
   86cd4:	mov	r6, r0
   86cd8:	mov	r7, r1
   86cdc:	strd	r6, [r4]
   86ce0:	ldrb	r0, [r4, #41]	; 0x29
   86ce4:	cmp	r0, #0
   86ce8:	beq	86d5c <fputs@plt+0x75974>
   86cec:	vldr	d16, [pc, #124]	; 86d70 <fputs@plt+0x75988>
   86cf0:	vldr	d17, [r4, #32]
   86cf4:	vmul.f64	d16, d17, d16
   86cf8:	vmov	r0, r1, d16
   86cfc:	bl	88b9c <fputs@plt+0x777b4>
   86d00:	adds	r2, r0, r6
   86d04:	ldr	r0, [r4, #20]
   86d08:	ldr	r3, [r4, #24]
   86d0c:	adc	r1, r1, r7
   86d10:	movw	r7, #28125	; 0x6ddd
   86d14:	mul	r7, r0, r7
   86d18:	movw	r0, #60000	; 0xea60
   86d1c:	mul	r3, r3, r0
   86d20:	add	r3, r3, r7, lsl #7
   86d24:	adds	r2, r2, r3
   86d28:	adc	r3, r1, r3, asr #31
   86d2c:	strd	r2, [r4]
   86d30:	ldrb	r1, [r4, #43]	; 0x2b
   86d34:	cmp	r1, #0
   86d38:	beq	86d5c <fputs@plt+0x75974>
   86d3c:	mov	r1, #0
   86d40:	strb	r1, [r4, #43]	; 0x2b
   86d44:	strh	r1, [r4, #40]	; 0x28
   86d48:	ldr	r1, [r4, #28]
   86d4c:	mul	r0, r1, r0
   86d50:	subs	r2, r2, r0
   86d54:	sbc	r3, r3, r0, asr #31
   86d58:	strd	r2, [r4]
   86d5c:	pop	{r4, r5, r6, r7, fp, pc}
   86d60:	andeq	r0, r0, r0
   86d64:	addsgt	sp, r7, r0, lsl #4
   86d68:	andeq	r0, r0, r0
   86d6c:	orrsmi	r9, r4, r0, ror r9
   86d70:	andeq	r0, r0, r0
   86d74:	addmi	r4, pc, r0
   86d78:	push	{r4, r5, fp, lr}
   86d7c:	add	fp, sp, #8
   86d80:	ldr	r5, [r0, #12]
   86d84:	mov	r4, r1
   86d88:	ldr	r2, [r5, #136]!	; 0x88
   86d8c:	ldr	r3, [r5, #4]
   86d90:	orrs	r1, r2, r3
   86d94:	beq	86db8 <fputs@plt+0x759d0>
   86d98:	subs	r0, r2, #1
   86d9c:	strd	r2, [r4]
   86da0:	sbcs	r0, r3, #0
   86da4:	blt	86de8 <fputs@plt+0x75a00>
   86da8:	mov	r0, #1
   86dac:	strb	r0, [r4, #42]	; 0x2a
   86db0:	mov	r0, #0
   86db4:	pop	{r4, r5, fp, pc}
   86db8:	ldr	r0, [r0]
   86dbc:	mov	r1, r5
   86dc0:	ldr	r0, [r0, #32]
   86dc4:	ldr	r0, [r0]
   86dc8:	bl	31d38 <fputs@plt+0x20950>
   86dcc:	cmp	r0, #0
   86dd0:	beq	86df0 <fputs@plt+0x75a08>
   86dd4:	mov	r0, #0
   86dd8:	str	r0, [r5]
   86ddc:	str	r0, [r5, #4]
   86de0:	str	r0, [r4]
   86de4:	str	r0, [r4, #4]
   86de8:	mov	r0, #1
   86dec:	pop	{r4, r5, fp, pc}
   86df0:	ldrd	r2, [r5]
   86df4:	b	86d98 <fputs@plt+0x759b0>
   86df8:	push	{r4, r5, r6, r7, fp, lr}
   86dfc:	add	fp, sp, #16
   86e00:	sub	sp, sp, #24
   86e04:	mov	r4, r1
   86e08:	movw	r1, #12510	; 0x30de
   86e0c:	add	r2, sp, #12
   86e10:	add	r3, sp, #8
   86e14:	mov	r6, r0
   86e18:	movt	r1, #9
   86e1c:	bl	86fe0 <fputs@plt+0x75bf8>
   86e20:	mov	r7, #1
   86e24:	cmp	r0, #2
   86e28:	bne	86fc8 <fputs@plt+0x75be0>
   86e2c:	mov	r5, r6
   86e30:	ldrb	r0, [r5, #5]!
   86e34:	cmp	r0, #58	; 0x3a
   86e38:	bne	86ec4 <fputs@plt+0x75adc>
   86e3c:	movw	r1, #12333	; 0x302d
   86e40:	add	r0, r6, #6
   86e44:	add	r2, sp, #4
   86e48:	movt	r1, #9
   86e4c:	bl	86fe0 <fputs@plt+0x75bf8>
   86e50:	cmp	r0, #1
   86e54:	bne	86fc8 <fputs@plt+0x75be0>
   86e58:	mov	r5, r6
   86e5c:	vmov.i32	d16, #0	; 0x00000000
   86e60:	ldrb	r0, [r5, #8]!
   86e64:	cmp	r0, #46	; 0x2e
   86e68:	bne	86ed0 <fputs@plt+0x75ae8>
   86e6c:	ldrb	r0, [r6, #9]
   86e70:	sub	r1, r0, #48	; 0x30
   86e74:	cmp	r1, #9
   86e78:	bhi	86ed0 <fputs@plt+0x75ae8>
   86e7c:	vldr	d18, [pc, #340]	; 86fd8 <fputs@plt+0x75bf0>
   86e80:	vmov.i32	d17, #0	; 0x00000000
   86e84:	vmov.f64	d16, #112	; 0x3f800000  1.0
   86e88:	vmov.f64	d19, #36	; 0x41200000  10.0
   86e8c:	add	r1, r6, #10
   86e90:	uxtb	r0, r0
   86e94:	vmul.f64	d16, d16, d19
   86e98:	vmov	s0, r0
   86e9c:	vcvt.f64.u32	d20, s0
   86ea0:	ldrb	r0, [r1], #1
   86ea4:	sub	r2, r0, #48	; 0x30
   86ea8:	vmla.f64	d20, d17, d19
   86eac:	cmp	r2, #10
   86eb0:	vadd.f64	d17, d20, d18
   86eb4:	bcc	86e90 <fputs@plt+0x75aa8>
   86eb8:	sub	r5, r1, #1
   86ebc:	vdiv.f64	d16, d17, d16
   86ec0:	b	86ed0 <fputs@plt+0x75ae8>
   86ec4:	vmov.i32	d16, #0	; 0x00000000
   86ec8:	mov	r0, #0
   86ecc:	str	r0, [sp, #4]
   86ed0:	mov	r0, #1
   86ed4:	movw	r6, #48044	; 0xbbac
   86ed8:	strh	r0, [r4, #41]	; 0x29
   86edc:	movt	r6, #8
   86ee0:	ldr	r0, [sp, #12]
   86ee4:	ldr	r1, [sp, #8]
   86ee8:	str	r0, [r4, #20]
   86eec:	str	r1, [r4, #24]
   86ef0:	vldr	s0, [sp, #4]
   86ef4:	vcvt.f64.s32	d17, s0
   86ef8:	vadd.f64	d16, d16, d17
   86efc:	vstr	d16, [r4, #32]
   86f00:	ldrb	r0, [r5], #1
   86f04:	ldrb	r0, [r6, r0]
   86f08:	tst	r0, #1
   86f0c:	bne	86f00 <fputs@plt+0x75b18>
   86f10:	mov	r0, #0
   86f14:	str	r0, [r4, #28]
   86f18:	ldrb	r1, [r5, #-1]
   86f1c:	cmp	r1, #45	; 0x2d
   86f20:	beq	86f34 <fputs@plt+0x75b4c>
   86f24:	cmp	r1, #43	; 0x2b
   86f28:	bne	86f80 <fputs@plt+0x75b98>
   86f2c:	mov	r7, #1
   86f30:	b	86f38 <fputs@plt+0x75b50>
   86f34:	mvn	r7, #0
   86f38:	movw	r1, #12518	; 0x30e6
   86f3c:	add	r2, sp, #20
   86f40:	add	r3, sp, #16
   86f44:	mov	r0, r5
   86f48:	movt	r1, #9
   86f4c:	bl	86fe0 <fputs@plt+0x75bf8>
   86f50:	cmp	r0, #2
   86f54:	bne	86f78 <fputs@plt+0x75b90>
   86f58:	ldr	r0, [sp, #20]
   86f5c:	ldr	r1, [sp, #16]
   86f60:	add	r5, r5, #5
   86f64:	rsb	r0, r0, r0, lsl #4
   86f68:	add	r0, r1, r0, lsl #2
   86f6c:	mul	r0, r0, r7
   86f70:	str	r0, [r4, #28]
   86f74:	b	86f90 <fputs@plt+0x75ba8>
   86f78:	mov	r7, #1
   86f7c:	b	86fc8 <fputs@plt+0x75be0>
   86f80:	orr	r2, r1, #32
   86f84:	mov	r0, #0
   86f88:	cmp	r2, #122	; 0x7a
   86f8c:	bne	86fac <fputs@plt+0x75bc4>
   86f90:	ldrb	r1, [r5], #1
   86f94:	ldrb	r1, [r6, r1]
   86f98:	tst	r1, #1
   86f9c:	bne	86f90 <fputs@plt+0x75ba8>
   86fa0:	mov	r1, #1
   86fa4:	strb	r1, [r4, #44]	; 0x2c
   86fa8:	ldrb	r1, [r5, #-1]
   86fac:	mov	r7, #1
   86fb0:	cmp	r1, #0
   86fb4:	bne	86fc8 <fputs@plt+0x75be0>
   86fb8:	cmp	r0, #0
   86fbc:	mov	r7, #0
   86fc0:	movwne	r0, #1
   86fc4:	strb	r0, [r4, #43]	; 0x2b
   86fc8:	mov	r0, r7
   86fcc:	sub	sp, fp, #16
   86fd0:	pop	{r4, r5, r6, r7, fp, pc}
   86fd4:	nop	{0}
   86fd8:	andeq	r0, r0, r0
   86fdc:	subgt	r0, r8, r0
   86fe0:	sub	sp, sp, #8
   86fe4:	push	{r4, r5, r6, r7, fp, lr}
   86fe8:	add	fp, sp, #16
   86fec:	sub	sp, sp, #4
   86ff0:	movw	lr, #60788	; 0xed74
   86ff4:	mov	ip, r0
   86ff8:	add	r0, fp, #8
   86ffc:	str	r2, [fp, #8]
   87000:	str	r3, [fp, #12]
   87004:	movt	lr, #8
   87008:	str	r0, [sp]
   8700c:	mov	r0, #0
   87010:	ldrb	r2, [r1]
   87014:	ldrb	r5, [r1, #1]
   87018:	ldrb	r4, [r1, #2]
   8701c:	ldrb	r3, [r1, #3]
   87020:	cmp	r2, #48	; 0x30
   87024:	bne	87030 <fputs@plt+0x75c48>
   87028:	mov	r2, #0
   8702c:	b	87064 <fputs@plt+0x75c7c>
   87030:	sub	r6, r2, #49	; 0x31
   87034:	mov	r2, #0
   87038:	ldrb	r7, [ip]
   8703c:	sub	r7, r7, #48	; 0x30
   87040:	cmp	r7, #9
   87044:	bhi	870c0 <fputs@plt+0x75cd8>
   87048:	add	r2, r2, r2, lsl #2
   8704c:	add	ip, ip, #1
   87050:	tst	r6, #255	; 0xff
   87054:	add	r2, r7, r2, lsl #1
   87058:	sub	r7, r6, #1
   8705c:	mov	r6, r7
   87060:	bne	87038 <fputs@plt+0x75c50>
   87064:	sub	r5, r5, #48	; 0x30
   87068:	uxtb	r5, r5
   8706c:	cmp	r2, r5
   87070:	blt	870c0 <fputs@plt+0x75cd8>
   87074:	add	r4, lr, r4, lsl #1
   87078:	ldrh	r4, [r4, #-194]	; 0xffffff3e
   8707c:	cmp	r2, r4
   87080:	bgt	870c0 <fputs@plt+0x75cd8>
   87084:	cmp	r3, #0
   87088:	beq	87098 <fputs@plt+0x75cb0>
   8708c:	ldrb	r4, [ip]
   87090:	cmp	r3, r4
   87094:	bne	870c0 <fputs@plt+0x75cd8>
   87098:	ldr	r4, [sp]
   8709c:	add	r1, r1, #4
   870a0:	add	r0, r0, #1
   870a4:	add	ip, ip, #1
   870a8:	cmp	r3, #0
   870ac:	add	r5, r4, #4
   870b0:	str	r5, [sp]
   870b4:	ldr	r4, [r4]
   870b8:	str	r2, [r4]
   870bc:	bne	87010 <fputs@plt+0x75c28>
   870c0:	sub	sp, fp, #16
   870c4:	pop	{r4, r5, r6, r7, fp, lr}
   870c8:	add	sp, sp, #8
   870cc:	bx	lr
   870d0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   870d4:	add	fp, sp, #28
   870d8:	sub	sp, sp, #108	; 0x6c
   870dc:	mov	r8, r2
   870e0:	ldm	r0!, {r2, r3, r4, r5, r6, r7}
   870e4:	add	sl, sp, #56	; 0x38
   870e8:	mov	r9, r1
   870ec:	mov	r1, sl
   870f0:	stmia	r1!, {r2, r3, r4, r5, r6, r7}
   870f4:	ldm	r0, {r2, r3, r4, r5, r6, r7}
   870f8:	mov	r0, sl
   870fc:	stm	r1, {r2, r3, r4, r5, r6, r7}
   87100:	bl	87270 <fputs@plt+0x75e88>
   87104:	mov	r0, sl
   87108:	bl	873d8 <fputs@plt+0x75ff0>
   8710c:	ldr	r0, [sp, #64]	; 0x40
   87110:	movw	r1, #1971	; 0x7b3
   87114:	sub	r0, r0, r1
   87118:	cmp	r0, #67	; 0x43
   8711c:	bcc	87144 <fputs@plt+0x75d5c>
   87120:	add	r1, pc, #312	; 0x138
   87124:	add	r0, sl, #8
   87128:	vld1.64	{d16-d17}, [r1]
   8712c:	vst1.64	{d16-d17}, [r0]
   87130:	mov	r0, #0
   87134:	str	r0, [sp, #92]	; 0x5c
   87138:	str	r0, [sp, #88]	; 0x58
   8713c:	str	r0, [sp, #80]	; 0x50
   87140:	b	8715c <fputs@plt+0x75d74>
   87144:	vldr	d16, [sp, #88]	; 0x58
   87148:	vmov.f64	d17, #96	; 0x3f000000  0.5
   8714c:	vadd.f64	d16, d16, d17
   87150:	vcvt.s32.f64	s0, d16
   87154:	vcvt.f64.s32	d16, s0
   87158:	vstr	d16, [sp, #88]	; 0x58
   8715c:	mov	r6, #0
   87160:	add	r0, sp, #56	; 0x38
   87164:	strb	r6, [sp, #98]	; 0x62
   87168:	str	r6, [sp, #84]	; 0x54
   8716c:	bl	86be8 <fputs@plt+0x75800>
   87170:	ldr	r7, [sp, #56]	; 0x38
   87174:	ldr	r4, [sp, #60]	; 0x3c
   87178:	mov	r2, #1000	; 0x3e8
   8717c:	mov	r3, #0
   87180:	mov	r0, r7
   87184:	mov	r1, r4
   87188:	bl	88a7c <fputs@plt+0x77694>
   8718c:	movw	r1, #38592	; 0x96c0
   87190:	movt	r1, #59228	; 0xe75c
   87194:	add	r0, r0, r1
   87198:	str	r0, [sp, #4]
   8719c:	add	r0, sp, #4
   871a0:	bl	11100 <localtime@plt>
   871a4:	cmp	r0, #0
   871a8:	beq	87220 <fputs@plt+0x75e38>
   871ac:	movw	r1, #16696	; 0x4138
   871b0:	movt	r1, #10
   871b4:	ldr	r1, [r1, #268]	; 0x10c
   871b8:	cmp	r1, #0
   871bc:	bne	87220 <fputs@plt+0x75e38>
   871c0:	vldr	s0, [r0]
   871c4:	ldmib	r0, {r1, r2, r3, r6}
   871c8:	ldr	r0, [r0, #20]
   871cc:	movw	r5, #257	; 0x101
   871d0:	vcvt.f64.s32	d16, s0
   871d4:	str	r5, [sp, #48]	; 0x30
   871d8:	vstr	d16, [sp, #40]	; 0x28
   871dc:	str	r1, [sp, #32]
   871e0:	add	r1, r6, #1
   871e4:	str	r2, [sp, #28]
   871e8:	str	r3, [sp, #24]
   871ec:	str	r1, [sp, #20]
   871f0:	movw	r1, #1900	; 0x76c
   871f4:	add	r0, r0, r1
   871f8:	str	r0, [sp, #16]
   871fc:	add	r0, sp, #8
   87200:	bl	86be8 <fputs@plt+0x75800>
   87204:	mov	r0, #0
   87208:	str	r0, [r8]
   8720c:	ldr	r0, [sp, #8]
   87210:	ldr	r1, [sp, #12]
   87214:	subs	r6, r0, r7
   87218:	sbc	r1, r1, r4
   8721c:	b	87254 <fputs@plt+0x75e6c>
   87220:	mov	r4, #1
   87224:	mvn	r1, #0
   87228:	mvn	r2, #0
   8722c:	mov	r3, #1
   87230:	strb	r4, [r9, #25]
   87234:	str	r4, [r9, #20]
   87238:	ldr	r0, [r9]
   8723c:	str	r1, [sp]
   87240:	movw	r1, #12599	; 0x3137
   87244:	movt	r1, #9
   87248:	bl	1a320 <fputs@plt+0x8f38>
   8724c:	str	r4, [r8]
   87250:	mov	r1, #0
   87254:	mov	r0, r6
   87258:	sub	sp, fp, #28
   8725c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   87260:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
   87264:	andeq	r0, r0, r1
   87268:	andeq	r0, r0, r1
   8726c:	andeq	r0, r0, r0
   87270:	push	{r4, r5, fp, lr}
   87274:	add	fp, sp, #8
   87278:	mov	r4, r0
   8727c:	ldrb	r0, [r0, #40]	; 0x28
   87280:	cmp	r0, #0
   87284:	popne	{r4, r5, fp, pc}
   87288:	ldrb	r0, [r4, #42]	; 0x2a
   8728c:	mov	r5, #1
   87290:	cmp	r0, #0
   87294:	beq	87390 <fputs@plt+0x75fa8>
   87298:	ldrd	r0, [r4]
   8729c:	movw	r2, #11776	; 0x2e00
   872a0:	mov	r3, #0
   872a4:	movt	r2, #659	; 0x293
   872a8:	adds	r0, r0, r2
   872ac:	movw	r2, #23552	; 0x5c00
   872b0:	movt	r2, #1318	; 0x526
   872b4:	adc	r1, r1, #0
   872b8:	bl	88a7c <fputs@plt+0x77694>
   872bc:	vmov	s0, r0
   872c0:	vldr	d16, [pc, #232]	; 873b0 <fputs@plt+0x75fc8>
   872c4:	vldr	d17, [pc, #236]	; 873b8 <fputs@plt+0x75fd0>
   872c8:	movw	r3, #36525	; 0x8ead
   872cc:	vcvt.f64.s32	d18, s0
   872d0:	vadd.f64	d16, d18, d16
   872d4:	vdiv.f64	d16, d16, d17
   872d8:	vldr	d17, [pc, #232]	; 873c8 <fputs@plt+0x75fe0>
   872dc:	vcvt.s32.f64	s0, d16
   872e0:	vldr	d16, [pc, #216]	; 873c0 <fputs@plt+0x75fd8>
   872e4:	vmov	r1, s0
   872e8:	asr	r2, r1, #31
   872ec:	add	r0, r0, r1
   872f0:	add	r1, r1, r2, lsr #30
   872f4:	sub	r0, r0, r1, asr #2
   872f8:	movw	r1, #1525	; 0x5f5
   872fc:	add	r0, r0, r1
   87300:	vmov	s0, r0
   87304:	vcvt.f64.s32	d18, s0
   87308:	vadd.f64	d16, d18, d16
   8730c:	vdiv.f64	d16, d16, d17
   87310:	vcvt.s32.f64	s0, d16
   87314:	vldr	d16, [pc, #180]	; 873d0 <fputs@plt+0x75fe8>
   87318:	vmov	r1, s0
   8731c:	mov	r2, r1
   87320:	bfc	r2, #15, #17
   87324:	mul	r2, r2, r3
   87328:	movw	r3, #34079	; 0x851f
   8732c:	movt	r3, #20971	; 0x51eb
   87330:	umull	r2, r3, r2, r3
   87334:	sub	r2, r0, r3, lsr #5
   87338:	mvn	r3, #12
   8733c:	vmov	s0, r2
   87340:	vcvt.f64.s32	d17, s0
   87344:	vdiv.f64	d17, d17, d16
   87348:	vcvt.s32.f64	s0, d17
   8734c:	vcvt.f64.s32	d17, s0
   87350:	vmov	r0, s0
   87354:	vmul.f64	d16, d17, d16
   87358:	cmp	r0, #14
   8735c:	mvnlt	r3, #0
   87360:	add	r0, r3, r0
   87364:	movw	r3, #60820	; 0xed94
   87368:	movt	r3, #65535	; 0xffff
   8736c:	cmp	r0, #2
   87370:	vcvt.s32.f64	s0, d16
   87374:	orr	r3, r3, #1
   87378:	movwgt	r3, #60820	; 0xed94
   8737c:	movtgt	r3, #65535	; 0xffff
   87380:	add	r1, r3, r1
   87384:	vmov	r3, s0
   87388:	sub	r2, r2, r3
   8738c:	b	8739c <fputs@plt+0x75fb4>
   87390:	mov	r1, #2000	; 0x7d0
   87394:	mov	r2, #1
   87398:	mov	r0, #1
   8739c:	strb	r5, [r4, #40]	; 0x28
   873a0:	str	r1, [r4, #8]
   873a4:	str	r0, [r4, #12]
   873a8:	str	r2, [r4, #16]
   873ac:	pop	{r4, r5, fp, pc}
   873b0:	andmi	r0, r0, r0
   873b4:	teqgt	ip, r0	; <illegal shifter operand>
   873b8:	andeq	r0, r0, r0
   873bc:	rscmi	sp, r1, r8, lsl #11
   873c0:	strbtvs	r6, [r6], -r6, ror #12
   873c4:	subsgt	r8, lr, r6, ror #12
   873c8:	andeq	r0, r0, r0
   873cc:	rsbsmi	sp, r6, r0, lsl #8
   873d0:	ldrbcs	r5, [r2, -r1, ror #8]
   873d4:	eorsmi	r9, lr, r0, lsr #19
   873d8:	push	{r4, sl, fp, lr}
   873dc:	add	fp, sp, #8
   873e0:	mov	r4, r0
   873e4:	ldrb	r0, [r0, #41]	; 0x29
   873e8:	cmp	r0, #0
   873ec:	popne	{r4, sl, fp, pc}
   873f0:	mov	r0, r4
   873f4:	bl	86be8 <fputs@plt+0x75800>
   873f8:	ldrd	r0, [r4]
   873fc:	movw	r2, #11776	; 0x2e00
   87400:	mov	r3, #0
   87404:	movt	r2, #659	; 0x293
   87408:	adds	r0, r0, r2
   8740c:	movw	r2, #23552	; 0x5c00
   87410:	movt	r2, #1318	; 0x526
   87414:	adc	r1, r1, #0
   87418:	bl	88a7c <fputs@plt+0x77694>
   8741c:	vmov	s0, r2
   87420:	vldr	d16, [pc, #120]	; 874a0 <fputs@plt+0x760b8>
   87424:	movw	r1, #46021	; 0xb3c5
   87428:	movt	r1, #37282	; 0x91a2
   8742c:	vcvt.f64.s32	d17, s0
   87430:	vdiv.f64	d16, d17, d16
   87434:	vcvt.s32.f64	s0, d16
   87438:	vmov	r0, s0
   8743c:	vcvt.f64.s32	d17, s0
   87440:	smmla	r1, r0, r1, r0
   87444:	vsub.f64	d16, d16, d17
   87448:	asr	r2, r1, #11
   8744c:	add	r1, r2, r1, lsr #31
   87450:	movw	r2, #61936	; 0xf1f0
   87454:	movt	r2, #65535	; 0xffff
   87458:	mla	r0, r1, r2, r0
   8745c:	movw	r2, #34953	; 0x8889
   87460:	movt	r2, #34952	; 0x8888
   87464:	smmla	r2, r0, r2, r0
   87468:	asr	r3, r2, #5
   8746c:	add	r2, r3, r2, lsr #31
   87470:	sub	r3, r2, r2, lsl #4
   87474:	add	r0, r0, r3, lsl #2
   87478:	vmov	s0, r0
   8747c:	mov	r0, #1
   87480:	vcvt.f64.s32	d17, s0
   87484:	strb	r0, [r4, #41]	; 0x29
   87488:	str	r1, [r4, #20]
   8748c:	str	r2, [r4, #24]
   87490:	vadd.f64	d16, d16, d17
   87494:	vstr	d16, [r4, #32]
   87498:	pop	{r4, sl, fp, pc}
   8749c:	nop	{0}
   874a0:	andeq	r0, r0, r0
   874a4:	addmi	r4, pc, r0
   874a8:	push	{r4, r5, r6, sl, fp, lr}
   874ac:	add	fp, sp, #16
   874b0:	mov	r5, r1
   874b4:	movw	r1, #35104	; 0x8920
   874b8:	mov	r4, #0
   874bc:	movt	r1, #10
   874c0:	ldr	r6, [r1, r0, lsl #2]
   874c4:	cmp	r6, #0
   874c8:	beq	874ec <fputs@plt+0x76104>
   874cc:	ldr	r0, [r6, #20]
   874d0:	mov	r1, r5
   874d4:	bl	1606c <fputs@plt+0x4c84>
   874d8:	cmp	r0, #0
   874dc:	beq	874e8 <fputs@plt+0x76100>
   874e0:	ldr	r6, [r6, #24]
   874e4:	b	874c4 <fputs@plt+0x760dc>
   874e8:	mov	r4, r6
   874ec:	mov	r0, r4
   874f0:	pop	{r4, r5, r6, sl, fp, pc}
   874f4:	push	{r4, r5, fp, lr}
   874f8:	add	fp, sp, #8
   874fc:	add	r0, r0, #7
   87500:	bic	r4, r0, #7
   87504:	add	r0, r4, #8
   87508:	bl	112ec <malloc@plt>
   8750c:	cmp	r0, #0
   87510:	beq	87524 <fputs@plt+0x7613c>
   87514:	asr	r5, r4, #31
   87518:	strd	r4, [r0]
   8751c:	add	r0, r0, #8
   87520:	pop	{r4, r5, fp, pc}
   87524:	movw	r1, #12684	; 0x318c
   87528:	mov	r0, #7
   8752c:	mov	r2, r4
   87530:	movt	r1, #9
   87534:	bl	15e38 <fputs@plt+0x4a50>
   87538:	mov	r0, #0
   8753c:	pop	{r4, r5, fp, pc}
   87540:	sub	r0, r0, #8
   87544:	b	111d8 <free@plt>
   87548:	push	{r4, r6, r7, sl, fp, lr}
   8754c:	add	fp, sp, #16
   87550:	sub	r4, r0, #8
   87554:	mov	r6, r1
   87558:	add	r1, r1, #8
   8755c:	mov	r0, r4
   87560:	bl	11394 <realloc@plt>
   87564:	cmp	r0, #0
   87568:	beq	8757c <fputs@plt+0x76194>
   8756c:	asr	r7, r6, #31
   87570:	strd	r6, [r0]
   87574:	add	r0, r0, #8
   87578:	pop	{r4, r6, r7, sl, fp, pc}
   8757c:	ldr	r2, [r4]
   87580:	movw	r1, #12722	; 0x31b2
   87584:	mov	r0, #7
   87588:	mov	r3, r6
   8758c:	movt	r1, #9
   87590:	bl	15e38 <fputs@plt+0x4a50>
   87594:	mov	r0, #0
   87598:	pop	{r4, r6, r7, sl, fp, pc}
   8759c:	ldr	r0, [r0, #-8]
   875a0:	bx	lr
   875a4:	add	r0, r0, #7
   875a8:	bic	r0, r0, #7
   875ac:	bx	lr
   875b0:	mov	r0, #0
   875b4:	bx	lr
   875b8:	bx	lr
   875bc:	push	{r4, r5, fp, lr}
   875c0:	add	fp, sp, #8
   875c4:	movw	r4, #35208	; 0x8988
   875c8:	mov	r1, #0
   875cc:	mov	r2, #100	; 0x64
   875d0:	mov	r5, #0
   875d4:	movt	r4, #10
   875d8:	mov	r0, r4
   875dc:	bl	1119c <memset@plt>
   875e0:	mov	r0, #1
   875e4:	str	r0, [r4, #52]	; 0x34
   875e8:	mov	r0, #10
   875ec:	str	r0, [r4, #12]
   875f0:	movw	r0, #16696	; 0x4138
   875f4:	movt	r0, #10
   875f8:	ldr	r1, [r0, #204]	; 0xcc
   875fc:	ldr	r0, [r0, #212]	; 0xd4
   87600:	cmp	r0, #0
   87604:	clz	r2, r1
   87608:	movne	r0, r0
   8760c:	cmp	r1, #0
   87610:	lsr	r2, r2, #5
   87614:	movne	r0, r5
   87618:	str	r2, [r4, #56]	; 0x38
   8761c:	str	r0, [r4, #60]	; 0x3c
   87620:	mov	r0, #0
   87624:	pop	{r4, r5, fp, pc}
   87628:	movw	r0, #35208	; 0x8988
   8762c:	mov	r1, #0
   87630:	mov	r2, #100	; 0x64
   87634:	movt	r0, #10
   87638:	b	1119c <memset@plt>
   8763c:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   87640:	add	fp, sp, #24
   87644:	movw	r7, #35208	; 0x8988
   87648:	mov	r9, r0
   8764c:	mov	r8, r1
   87650:	mov	r1, #52	; 0x34
   87654:	mov	r5, r2
   87658:	movt	r7, #10
   8765c:	ldr	r0, [r7, #56]	; 0x38
   87660:	mul	r0, r0, r1
   87664:	add	r6, r0, #60	; 0x3c
   87668:	asr	r1, r6, #31
   8766c:	mov	r0, r6
   87670:	bl	1438c <fputs@plt+0x2fa4>
   87674:	cmp	r0, #0
   87678:	beq	87724 <fputs@plt+0x7633c>
   8767c:	mov	r1, #0
   87680:	mov	r2, r6
   87684:	mov	r4, r0
   87688:	bl	1119c <memset@plt>
   8768c:	ldr	r0, [r7, #56]	; 0x38
   87690:	cmp	r0, #0
   87694:	movne	r0, #10
   87698:	addne	r7, r4, #60	; 0x3c
   8769c:	strne	r0, [r4, #72]	; 0x48
   876a0:	ldrb	r0, [r7, #34]	; 0x22
   876a4:	cmp	r0, #0
   876a8:	bne	876c0 <fputs@plt+0x762d8>
   876ac:	add	r0, r7, #20
   876b0:	str	r0, [r7, #44]	; 0x2c
   876b4:	str	r0, [r7, #48]	; 0x30
   876b8:	mov	r0, #1
   876bc:	strb	r0, [r7, #34]	; 0x22
   876c0:	add	r1, r9, r8
   876c4:	cmp	r5, #0
   876c8:	mov	r0, r5
   876cc:	stm	r4, {r7, r9}
   876d0:	str	r8, [r4, #8]
   876d4:	add	r1, r1, #32
   876d8:	movwne	r0, #1
   876dc:	str	r1, [r4, #12]
   876e0:	str	r0, [r4, #16]
   876e4:	mov	r0, r4
   876e8:	bl	879b0 <fputs@plt+0x765c8>
   876ec:	cmp	r5, #0
   876f0:	beq	87710 <fputs@plt+0x76328>
   876f4:	mov	r0, #10
   876f8:	str	r0, [r4, #20]
   876fc:	ldmib	r7, {r0, r1}
   87700:	add	r2, r1, #10
   87704:	str	r2, [r7, #8]
   87708:	sub	r0, r0, r1
   8770c:	str	r0, [r7, #12]
   87710:	ldr	r0, [r4, #44]	; 0x2c
   87714:	cmp	r0, #0
   87718:	bne	87728 <fputs@plt+0x76340>
   8771c:	mov	r0, r4
   87720:	bl	8791c <fputs@plt+0x76534>
   87724:	mov	r4, #0
   87728:	mov	r0, r4
   8772c:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   87730:	push	{fp, lr}
   87734:	mov	fp, sp
   87738:	ldr	r2, [r0, #16]
   8773c:	cmp	r2, #0
   87740:	popeq	{fp, pc}
   87744:	ldr	r3, [r0, #24]
   87748:	ldr	r2, [r0]
   8774c:	sub	ip, r1, r3
   87750:	ldmib	r2, {r3, lr}
   87754:	add	r3, r3, ip
   87758:	str	r3, [r2, #4]
   8775c:	sub	r3, r3, lr
   87760:	add	r3, r3, #10
   87764:	str	r3, [r2, #12]
   87768:	movw	r3, #52429	; 0xcccd
   8776c:	add	r2, r1, r1, lsl #3
   87770:	str	r1, [r0, #24]
   87774:	movt	r3, #52428	; 0xcccc
   87778:	umull	r2, r3, r2, r3
   8777c:	lsr	r2, r3, #3
   87780:	str	r2, [r0, #28]
   87784:	pop	{fp, lr}
   87788:	b	87ab0 <fputs@plt+0x766c8>
   8778c:	ldr	r0, [r0, #40]	; 0x28
   87790:	bx	lr
   87794:	push	{fp, lr}
   87798:	mov	fp, sp
   8779c:	mov	ip, r0
   877a0:	ldr	r0, [r0, #44]	; 0x2c
   877a4:	ldr	lr, [ip, #48]	; 0x30
   877a8:	udiv	r3, r1, r0
   877ac:	mls	r0, r3, r0, r1
   877b0:	ldr	r0, [lr, r0, lsl #2]
   877b4:	cmp	r0, #0
   877b8:	beq	877d0 <fputs@plt+0x763e8>
   877bc:	ldr	r3, [r0, #8]
   877c0:	cmp	r3, r1
   877c4:	beq	877e4 <fputs@plt+0x763fc>
   877c8:	ldr	r0, [r0, #16]
   877cc:	b	877b4 <fputs@plt+0x763cc>
   877d0:	cmp	r2, #0
   877d4:	beq	87828 <fputs@plt+0x76440>
   877d8:	mov	r0, ip
   877dc:	pop	{fp, lr}
   877e0:	b	87c04 <fputs@plt+0x7681c>
   877e4:	ldrb	r1, [r0, #12]
   877e8:	cmp	r1, #0
   877ec:	popne	{fp, pc}
   877f0:	add	r3, r0, #20
   877f4:	ldm	r3, {r1, r2, r3}
   877f8:	str	r2, [r3, #24]
   877fc:	ldr	r2, [r0, #24]
   87800:	str	r3, [r2, #28]
   87804:	mov	r2, #0
   87808:	str	r2, [r0, #24]
   8780c:	str	r2, [r0, #28]
   87810:	mov	r2, #1
   87814:	strb	r2, [r0, #12]
   87818:	ldr	r2, [r1, #36]	; 0x24
   8781c:	sub	r2, r2, #1
   87820:	str	r2, [r1, #36]	; 0x24
   87824:	pop	{fp, pc}
   87828:	mov	r0, #0
   8782c:	pop	{fp, pc}
   87830:	cmp	r2, #0
   87834:	bne	8784c <fputs@plt+0x76464>
   87838:	ldr	r2, [r0]
   8783c:	ldr	ip, [r2, #4]
   87840:	ldr	r3, [r2, #16]
   87844:	cmp	r3, ip
   87848:	bls	87858 <fputs@plt+0x76470>
   8784c:	mov	r0, r1
   87850:	mov	r1, #1
   87854:	b	87b58 <fputs@plt+0x76770>
   87858:	add	r3, r2, #20
   8785c:	str	r3, [r1, #28]
   87860:	ldr	r3, [r2, #44]	; 0x2c
   87864:	str	r3, [r1, #24]
   87868:	str	r1, [r3, #28]
   8786c:	str	r1, [r2, #44]	; 0x2c
   87870:	ldr	r2, [r0, #36]	; 0x24
   87874:	add	r2, r2, #1
   87878:	str	r2, [r0, #36]	; 0x24
   8787c:	mov	r0, #0
   87880:	strb	r0, [r1, #12]
   87884:	bx	lr
   87888:	push	{r4, sl, fp, lr}
   8788c:	add	fp, sp, #8
   87890:	ldr	ip, [r0, #44]	; 0x2c
   87894:	ldr	lr, [r0, #48]	; 0x30
   87898:	udiv	r4, r2, ip
   8789c:	mls	r2, r4, ip, r2
   878a0:	add	r2, lr, r2, lsl #2
   878a4:	ldr	r4, [r2]
   878a8:	mov	lr, r2
   878ac:	add	r2, r4, #16
   878b0:	cmp	r4, r1
   878b4:	bne	878a4 <fputs@plt+0x764bc>
   878b8:	ldr	r2, [r1, #16]
   878bc:	str	r2, [lr]
   878c0:	udiv	r2, r3, ip
   878c4:	str	r3, [r1, #8]
   878c8:	ldr	r4, [r0, #48]	; 0x30
   878cc:	mls	ip, r2, ip, r3
   878d0:	ldr	r2, [r4, ip, lsl #2]
   878d4:	str	r2, [r1, #16]
   878d8:	str	r1, [r4, ip, lsl #2]
   878dc:	ldr	r1, [r0, #32]
   878e0:	cmp	r1, r3
   878e4:	strcc	r3, [r0, #32]
   878e8:	pop	{r4, sl, fp, pc}
   878ec:	push	{r4, r5, fp, lr}
   878f0:	add	fp, sp, #8
   878f4:	mov	r4, r0
   878f8:	ldr	r0, [r0, #32]
   878fc:	cmp	r0, r1
   87900:	popcc	{r4, r5, fp, pc}
   87904:	mov	r0, r4
   87908:	mov	r5, r1
   8790c:	bl	88034 <fputs@plt+0x76c4c>
   87910:	sub	r0, r5, #1
   87914:	str	r0, [r4, #32]
   87918:	pop	{r4, r5, fp, pc}
   8791c:	push	{r4, r5, fp, lr}
   87920:	add	fp, sp, #8
   87924:	ldr	r5, [r0]
   87928:	mov	r1, #0
   8792c:	mov	r4, r0
   87930:	bl	88034 <fputs@plt+0x76c4c>
   87934:	ldr	r0, [r4, #24]
   87938:	ldmib	r5, {r1, r2}
   8793c:	sub	r0, r1, r0
   87940:	str	r0, [r5, #4]
   87944:	ldr	r1, [r4, #20]
   87948:	sub	r1, r2, r1
   8794c:	sub	r0, r0, r1
   87950:	str	r1, [r5, #8]
   87954:	add	r0, r0, #10
   87958:	str	r0, [r5, #12]
   8795c:	mov	r0, r4
   87960:	bl	87ab0 <fputs@plt+0x766c8>
   87964:	ldr	r0, [r4, #56]	; 0x38
   87968:	bl	144bc <fputs@plt+0x30d4>
   8796c:	ldr	r0, [r4, #48]	; 0x30
   87970:	bl	144bc <fputs@plt+0x30d4>
   87974:	mov	r0, r4
   87978:	pop	{r4, r5, fp, lr}
   8797c:	b	144bc <fputs@plt+0x30d4>
   87980:	push	{r4, r5, fp, lr}
   87984:	add	fp, sp, #8
   87988:	ldr	r1, [r0, #16]
   8798c:	cmp	r1, #0
   87990:	popeq	{r4, r5, fp, pc}
   87994:	ldr	r4, [r0]
   87998:	mov	r1, #0
   8799c:	ldr	r5, [r4, #4]
   879a0:	str	r1, [r4, #4]
   879a4:	bl	87ab0 <fputs@plt+0x766c8>
   879a8:	str	r5, [r4, #4]
   879ac:	pop	{r4, r5, fp, pc}
   879b0:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   879b4:	add	fp, sp, #24
   879b8:	mov	r8, r0
   879bc:	ldr	r0, [r0, #44]	; 0x2c
   879c0:	mov	r7, #256	; 0x100
   879c4:	lsl	r1, r0, #1
   879c8:	cmp	r1, #256	; 0x100
   879cc:	lslhi	r7, r0, #1
   879d0:	cmp	r0, #0
   879d4:	beq	879f0 <fputs@plt+0x76608>
   879d8:	movw	r0, #35612	; 0x8b1c
   879dc:	movt	r0, #10
   879e0:	ldr	r0, [r0]
   879e4:	cmp	r0, #0
   879e8:	beq	879f0 <fputs@plt+0x76608>
   879ec:	blx	r0
   879f0:	lsl	r6, r7, #2
   879f4:	mov	r1, #0
   879f8:	mov	r0, r6
   879fc:	bl	1438c <fputs@plt+0x2fa4>
   87a00:	mov	r5, r0
   87a04:	cmp	r0, #0
   87a08:	beq	87a1c <fputs@plt+0x76634>
   87a0c:	mov	r0, r5
   87a10:	mov	r1, #0
   87a14:	mov	r2, r6
   87a18:	bl	1119c <memset@plt>
   87a1c:	ldr	r0, [r8, #44]	; 0x2c
   87a20:	cmp	r0, #0
   87a24:	beq	87a40 <fputs@plt+0x76658>
   87a28:	movw	r0, #35616	; 0x8b20
   87a2c:	movt	r0, #10
   87a30:	ldr	r0, [r0]
   87a34:	cmp	r0, #0
   87a38:	beq	87a40 <fputs@plt+0x76658>
   87a3c:	blx	r0
   87a40:	cmp	r5, #0
   87a44:	beq	87aac <fputs@plt+0x766c4>
   87a48:	ldr	r0, [r8, #44]	; 0x2c
   87a4c:	cmp	r0, #0
   87a50:	beq	87a9c <fputs@plt+0x766b4>
   87a54:	mov	r1, #0
   87a58:	ldr	r2, [r8, #48]	; 0x30
   87a5c:	ldr	r2, [r2, r1, lsl #2]
   87a60:	cmp	r2, #0
   87a64:	beq	87a90 <fputs@plt+0x766a8>
   87a68:	ldr	r3, [r2, #8]
   87a6c:	ldr	r6, [r2, #16]
   87a70:	udiv	r4, r3, r7
   87a74:	cmp	r6, #0
   87a78:	mls	r3, r4, r7, r3
   87a7c:	ldr	r4, [r5, r3, lsl #2]
   87a80:	str	r4, [r2, #16]
   87a84:	str	r2, [r5, r3, lsl #2]
   87a88:	mov	r2, r6
   87a8c:	bne	87a68 <fputs@plt+0x76680>
   87a90:	add	r1, r1, #1
   87a94:	cmp	r1, r0
   87a98:	bcc	87a58 <fputs@plt+0x76670>
   87a9c:	ldr	r0, [r8, #48]	; 0x30
   87aa0:	bl	144bc <fputs@plt+0x30d4>
   87aa4:	str	r7, [r8, #44]	; 0x2c
   87aa8:	str	r5, [r8, #48]	; 0x30
   87aac:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   87ab0:	push	{r4, r5, r6, r7, fp, lr}
   87ab4:	add	fp, sp, #16
   87ab8:	ldr	r5, [r0]
   87abc:	mov	r4, r0
   87ac0:	ldr	r0, [r5, #4]
   87ac4:	ldr	r1, [r5, #16]
   87ac8:	cmp	r1, r0
   87acc:	bls	87b2c <fputs@plt+0x76744>
   87ad0:	mov	r6, #0
   87ad4:	mov	r7, #1
   87ad8:	ldr	r0, [r5, #48]	; 0x30
   87adc:	ldrb	r1, [r0, #14]
   87ae0:	cmp	r1, #0
   87ae4:	bne	87b2c <fputs@plt+0x76744>
   87ae8:	add	r3, r0, #20
   87aec:	ldm	r3, {r1, r2, r3}
   87af0:	str	r2, [r3, #24]
   87af4:	ldr	r2, [r0, #24]
   87af8:	str	r3, [r2, #28]
   87afc:	str	r6, [r0, #24]
   87b00:	str	r6, [r0, #28]
   87b04:	strb	r7, [r0, #12]
   87b08:	ldr	r2, [r1, #36]	; 0x24
   87b0c:	sub	r2, r2, #1
   87b10:	str	r2, [r1, #36]	; 0x24
   87b14:	mov	r1, #1
   87b18:	bl	87b58 <fputs@plt+0x76770>
   87b1c:	ldr	r0, [r5, #4]
   87b20:	ldr	r1, [r5, #16]
   87b24:	cmp	r1, r0
   87b28:	bhi	87ad8 <fputs@plt+0x766f0>
   87b2c:	ldr	r0, [r4, #40]	; 0x28
   87b30:	cmp	r0, #0
   87b34:	popne	{r4, r5, r6, r7, fp, pc}
   87b38:	ldr	r0, [r4, #56]	; 0x38
   87b3c:	cmp	r0, #0
   87b40:	beq	87b54 <fputs@plt+0x7676c>
   87b44:	bl	144bc <fputs@plt+0x30d4>
   87b48:	mov	r0, #0
   87b4c:	str	r0, [r4, #52]	; 0x34
   87b50:	str	r0, [r4, #56]	; 0x38
   87b54:	pop	{r4, r5, r6, r7, fp, pc}
   87b58:	push	{r4, sl, fp, lr}
   87b5c:	add	fp, sp, #8
   87b60:	ldr	ip, [r0, #20]
   87b64:	ldr	r2, [r0, #8]
   87b68:	ldr	r3, [ip, #44]	; 0x2c
   87b6c:	ldr	lr, [ip, #48]	; 0x30
   87b70:	udiv	r4, r2, r3
   87b74:	mls	r2, r4, r3, r2
   87b78:	add	r3, lr, r2, lsl #2
   87b7c:	ldr	r4, [r3]
   87b80:	mov	r2, r3
   87b84:	add	r3, r4, #16
   87b88:	cmp	r4, r0
   87b8c:	bne	87b7c <fputs@plt+0x76794>
   87b90:	ldr	r3, [r3]
   87b94:	cmp	r1, #0
   87b98:	str	r3, [r2]
   87b9c:	ldr	r2, [ip, #40]	; 0x28
   87ba0:	sub	r2, r2, #1
   87ba4:	str	r2, [ip, #40]	; 0x28
   87ba8:	popeq	{r4, sl, fp, pc}
   87bac:	pop	{r4, sl, fp, lr}
   87bb0:	b	87bb4 <fputs@plt+0x767cc>
   87bb4:	push	{r4, sl, fp, lr}
   87bb8:	add	fp, sp, #8
   87bbc:	ldrb	r1, [r0, #13]
   87bc0:	ldr	r4, [r0, #20]
   87bc4:	cmp	r1, #0
   87bc8:	beq	87bdc <fputs@plt+0x767f4>
   87bcc:	ldr	r1, [r4, #52]	; 0x34
   87bd0:	str	r1, [r0, #16]
   87bd4:	str	r0, [r4, #52]	; 0x34
   87bd8:	b	87be4 <fputs@plt+0x767fc>
   87bdc:	ldr	r0, [r0]
   87be0:	bl	2a638 <fputs@plt+0x19250>
   87be4:	ldr	r0, [r4, #16]
   87be8:	cmp	r0, #0
   87bec:	popeq	{r4, sl, fp, pc}
   87bf0:	ldr	r0, [r4]
   87bf4:	ldr	r1, [r0, #16]
   87bf8:	sub	r1, r1, #1
   87bfc:	str	r1, [r0, #16]
   87c00:	pop	{r4, sl, fp, pc}
   87c04:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   87c08:	add	fp, sp, #28
   87c0c:	sub	sp, sp, #4
   87c10:	mov	sl, r1
   87c14:	ldr	r7, [r0]
   87c18:	ldr	r1, [r0, #40]	; 0x28
   87c1c:	mov	r8, r2
   87c20:	mov	r5, r0
   87c24:	cmp	r2, #1
   87c28:	bne	87ca4 <fputs@plt+0x768bc>
   87c2c:	ldr	r2, [r5, #36]	; 0x24
   87c30:	ldr	r6, [r7, #12]
   87c34:	mov	r0, #0
   87c38:	sub	r3, r1, r2
   87c3c:	cmp	r3, r6
   87c40:	bcs	87de4 <fputs@plt+0x769fc>
   87c44:	ldr	r6, [r5, #28]
   87c48:	cmp	r3, r6
   87c4c:	bcs	87de4 <fputs@plt+0x769fc>
   87c50:	movw	ip, #35208	; 0x8988
   87c54:	movt	ip, #10
   87c58:	ldr	r6, [ip, #68]	; 0x44
   87c5c:	cmp	r6, #0
   87c60:	beq	87c7c <fputs@plt+0x76894>
   87c64:	ldr	r9, [r5, #4]
   87c68:	ldr	r6, [r5, #8]
   87c6c:	ldr	lr, [ip, #64]	; 0x40
   87c70:	add	r6, r6, r9
   87c74:	cmp	r6, lr
   87c78:	ble	87c8c <fputs@plt+0x768a4>
   87c7c:	movw	r6, #34800	; 0x87f0
   87c80:	movt	r6, #10
   87c84:	add	r6, r6, #28
   87c88:	b	87c90 <fputs@plt+0x768a8>
   87c8c:	add	r6, ip, #96	; 0x60
   87c90:	cmp	r2, r3
   87c94:	bcs	87ca4 <fputs@plt+0x768bc>
   87c98:	ldr	r2, [r6]
   87c9c:	cmp	r2, #0
   87ca0:	bne	87de4 <fputs@plt+0x769fc>
   87ca4:	ldr	r0, [r5, #44]	; 0x2c
   87ca8:	cmp	r1, r0
   87cac:	movcs	r0, r5
   87cb0:	blcs	879b0 <fputs@plt+0x765c8>
   87cb4:	ldr	r1, [r5, #16]
   87cb8:	cmp	r1, #0
   87cbc:	beq	87cd0 <fputs@plt+0x768e8>
   87cc0:	ldr	r0, [r7, #48]	; 0x30
   87cc4:	ldrb	r2, [r0, #14]
   87cc8:	cmp	r2, #0
   87ccc:	beq	87dec <fputs@plt+0x76a04>
   87cd0:	ldr	r0, [r5, #52]	; 0x34
   87cd4:	cmp	r0, #0
   87cd8:	beq	87cf0 <fputs@plt+0x76908>
   87cdc:	ldr	r1, [r0, #16]
   87ce0:	str	r1, [r5, #52]	; 0x34
   87ce4:	mov	r1, #0
   87ce8:	str	r1, [r0, #16]
   87cec:	b	87d6c <fputs@plt+0x76984>
   87cf0:	ldr	r0, [r5, #40]	; 0x28
   87cf4:	cmp	r0, #0
   87cf8:	beq	87e3c <fputs@plt+0x76a54>
   87cfc:	cmp	r8, #1
   87d00:	bne	87d1c <fputs@plt+0x76934>
   87d04:	movw	r0, #35612	; 0x8b1c
   87d08:	movt	r0, #10
   87d0c:	ldr	r0, [r0]
   87d10:	cmp	r0, #0
   87d14:	beq	87d1c <fputs@plt+0x76934>
   87d18:	blx	r0
   87d1c:	ldr	r0, [r5, #12]
   87d20:	bl	2b000 <fputs@plt+0x19c18>
   87d24:	ldr	r6, [r5, #4]
   87d28:	mov	r7, r0
   87d2c:	cmp	r8, #1
   87d30:	bne	87d4c <fputs@plt+0x76964>
   87d34:	movw	r0, #35616	; 0x8b20
   87d38:	movt	r0, #10
   87d3c:	ldr	r0, [r0]
   87d40:	cmp	r0, #0
   87d44:	beq	87d4c <fputs@plt+0x76964>
   87d48:	blx	r0
   87d4c:	cmp	r7, #0
   87d50:	beq	87e8c <fputs@plt+0x76aa4>
   87d54:	add	r0, r7, r6
   87d58:	mov	r1, #0
   87d5c:	strh	r1, [r0, #13]
   87d60:	add	r1, r0, #32
   87d64:	str	r7, [r0]
   87d68:	str	r1, [r0, #4]
   87d6c:	ldr	r1, [r5, #16]
   87d70:	cmp	r1, #0
   87d74:	beq	87d88 <fputs@plt+0x769a0>
   87d78:	ldr	r7, [r5]
   87d7c:	ldr	r1, [r7, #16]!
   87d80:	add	r1, r1, #1
   87d84:	str	r1, [r7]
   87d88:	ldr	r1, [r5, #40]	; 0x28
   87d8c:	ldr	r2, [r5, #44]	; 0x2c
   87d90:	mov	r3, #0
   87d94:	mov	r7, #1
   87d98:	add	r1, r1, #1
   87d9c:	str	r1, [r5, #40]	; 0x28
   87da0:	udiv	r1, sl, r2
   87da4:	str	sl, [r0, #8]
   87da8:	mls	r1, r1, r2, sl
   87dac:	ldr	r2, [r5, #48]	; 0x30
   87db0:	ldr	r2, [r2, r1, lsl #2]
   87db4:	strb	r7, [r0, #12]
   87db8:	str	r2, [r0, #16]
   87dbc:	str	r5, [r0, #20]
   87dc0:	str	r3, [r0, #24]
   87dc4:	str	r3, [r0, #28]
   87dc8:	ldr	r2, [r0, #4]
   87dcc:	str	r3, [r2]
   87dd0:	ldr	r2, [r5, #48]	; 0x30
   87dd4:	str	r0, [r2, r1, lsl #2]
   87dd8:	ldr	r1, [r5, #32]
   87ddc:	cmp	r1, sl
   87de0:	strcc	sl, [r5, #32]
   87de4:	sub	sp, fp, #28
   87de8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   87dec:	ldr	r3, [r5, #40]	; 0x28
   87df0:	ldr	r2, [r5, #24]
   87df4:	add	r3, r3, #1
   87df8:	cmp	r3, r2
   87dfc:	bcs	87ea4 <fputs@plt+0x76abc>
   87e00:	movw	ip, #35208	; 0x8988
   87e04:	movt	ip, #10
   87e08:	ldr	r3, [ip, #68]	; 0x44
   87e0c:	cmp	r3, #0
   87e10:	beq	87e2c <fputs@plt+0x76a44>
   87e14:	ldr	r6, [r5, #4]
   87e18:	ldr	r2, [r5, #8]
   87e1c:	ldr	r3, [ip, #64]	; 0x40
   87e20:	add	r2, r2, r6
   87e24:	cmp	r2, r3
   87e28:	ble	87e94 <fputs@plt+0x76aac>
   87e2c:	movw	r2, #34800	; 0x87f0
   87e30:	movt	r2, #10
   87e34:	add	r2, r2, #28
   87e38:	b	87e98 <fputs@plt+0x76ab0>
   87e3c:	movw	r7, #35208	; 0x8988
   87e40:	movt	r7, #10
   87e44:	ldr	r0, [r7, #60]	; 0x3c
   87e48:	cmp	r0, #0
   87e4c:	beq	87cfc <fputs@plt+0x76914>
   87e50:	ldr	r1, [r5, #24]
   87e54:	cmp	r1, #3
   87e58:	bcc	87cfc <fputs@plt+0x76914>
   87e5c:	movw	r1, #35612	; 0x8b1c
   87e60:	movt	r1, #10
   87e64:	ldr	r1, [r1]
   87e68:	cmp	r1, #0
   87e6c:	beq	87e78 <fputs@plt+0x76a90>
   87e70:	blx	r1
   87e74:	ldr	r0, [r7, #60]	; 0x3c
   87e78:	cmp	r0, #1
   87e7c:	blt	87f48 <fputs@plt+0x76b60>
   87e80:	ldr	r2, [r5, #12]
   87e84:	smull	r0, r1, r2, r0
   87e88:	b	87f64 <fputs@plt+0x76b7c>
   87e8c:	mov	r0, #0
   87e90:	b	87de4 <fputs@plt+0x769fc>
   87e94:	add	r2, ip, #96	; 0x60
   87e98:	ldr	r2, [r2]
   87e9c:	cmp	r2, #0
   87ea0:	beq	87cd0 <fputs@plt+0x768e8>
   87ea4:	ldr	r2, [r0, #20]
   87ea8:	ldr	r3, [r0, #8]
   87eac:	ldr	r6, [r2, #44]	; 0x2c
   87eb0:	ldr	ip, [r2, #48]	; 0x30
   87eb4:	udiv	r4, r3, r6
   87eb8:	mls	r3, r4, r6, r3
   87ebc:	add	r3, ip, r3, lsl #2
   87ec0:	ldr	r4, [r3]
   87ec4:	mov	r6, r3
   87ec8:	add	r3, r4, #16
   87ecc:	cmp	r4, r0
   87ed0:	bne	87ec0 <fputs@plt+0x76ad8>
   87ed4:	ldr	r3, [r3]
   87ed8:	str	r3, [r6]
   87edc:	add	r6, r0, #20
   87ee0:	ldr	r3, [r2, #40]	; 0x28
   87ee4:	sub	r3, r3, #1
   87ee8:	str	r3, [r2, #40]	; 0x28
   87eec:	ldm	r6, {r2, r3, r6}
   87ef0:	str	r3, [r6, #24]
   87ef4:	ldr	r3, [r0, #24]
   87ef8:	str	r6, [r3, #28]
   87efc:	mov	r3, #0
   87f00:	str	r3, [r0, #24]
   87f04:	str	r3, [r0, #28]
   87f08:	mov	r3, #1
   87f0c:	strb	r3, [r0, #12]
   87f10:	ldr	r6, [r2, #36]	; 0x24
   87f14:	ldr	r3, [r2, #12]
   87f18:	sub	r6, r6, #1
   87f1c:	str	r6, [r2, #36]	; 0x24
   87f20:	ldr	r6, [r5, #12]
   87f24:	cmp	r3, r6
   87f28:	bne	87f40 <fputs@plt+0x76b58>
   87f2c:	ldr	r2, [r2, #16]
   87f30:	sub	r1, r1, r2
   87f34:	ldr	r2, [r7, #16]!
   87f38:	add	r1, r1, r2
   87f3c:	b	87d84 <fputs@plt+0x7699c>
   87f40:	bl	87bb4 <fputs@plt+0x767cc>
   87f44:	b	87cd0 <fputs@plt+0x768e8>
   87f48:	asr	r1, r0, #31
   87f4c:	mov	r2, #0
   87f50:	lsl	r1, r1, #10
   87f54:	orr	r1, r1, r0, lsr #22
   87f58:	subs	r0, r2, r0, lsl #10
   87f5c:	ldr	r2, [r5, #12]
   87f60:	rsc	r1, r1, #0
   87f64:	ldr	r7, [r5, #24]
   87f68:	asr	r3, r2, #31
   87f6c:	umull	r6, r4, r2, r7
   87f70:	mla	r3, r3, r7, r4
   87f74:	mov	r4, #0
   87f78:	subs	r6, r6, r0
   87f7c:	sbcs	r3, r3, r1
   87f80:	movwlt	r4, #1
   87f84:	cmp	r4, #0
   87f88:	mulne	r0, r7, r2
   87f8c:	movwne	r1, #0
   87f90:	bl	1438c <fputs@plt+0x2fa4>
   87f94:	mov	r7, r0
   87f98:	str	r0, [r5, #56]	; 0x38
   87f9c:	movw	r0, #35616	; 0x8b20
   87fa0:	movt	r0, #10
   87fa4:	ldr	r0, [r0]
   87fa8:	cmp	r0, #0
   87fac:	beq	87fb4 <fputs@plt+0x76bcc>
   87fb0:	blx	r0
   87fb4:	cmp	r7, #0
   87fb8:	beq	88024 <fputs@plt+0x76c3c>
   87fbc:	movw	r0, #16696	; 0x4138
   87fc0:	movt	r0, #10
   87fc4:	ldr	r1, [r0, #52]	; 0x34
   87fc8:	mov	r0, r7
   87fcc:	blx	r1
   87fd0:	ldr	r1, [r5, #12]
   87fd4:	sdiv	r0, r0, r1
   87fd8:	cmp	r0, #1
   87fdc:	blt	88024 <fputs@plt+0x76c3c>
   87fe0:	ldr	r2, [r5, #4]
   87fe4:	ldr	r4, [r5, #52]	; 0x34
   87fe8:	mov	r3, #1
   87fec:	add	r6, r7, r2
   87ff0:	str	r7, [r7, r2]
   87ff4:	add	r7, r7, r1
   87ff8:	subs	r0, r0, #1
   87ffc:	str	r4, [r6, #16]
   88000:	add	r4, r6, #32
   88004:	strh	r3, [r6, #13]
   88008:	str	r4, [r6, #4]
   8800c:	mov	r4, r6
   88010:	bne	87fec <fputs@plt+0x76c04>
   88014:	sub	r0, r2, r1
   88018:	add	r0, r7, r0
   8801c:	str	r0, [r5, #52]	; 0x34
   88020:	b	88028 <fputs@plt+0x76c40>
   88024:	ldr	r0, [r5, #52]	; 0x34
   88028:	cmp	r0, #0
   8802c:	bne	87cdc <fputs@plt+0x768f4>
   88030:	b	87cfc <fputs@plt+0x76914>
   88034:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   88038:	add	fp, sp, #24
   8803c:	mov	r5, r0
   88040:	ldr	r0, [r0, #44]	; 0x2c
   88044:	cmp	r0, #0
   88048:	beq	880e8 <fputs@plt+0x76d00>
   8804c:	mov	r4, r1
   88050:	mov	r9, #0
   88054:	mov	r8, #1
   88058:	mov	r7, #0
   8805c:	ldr	r6, [r5, #48]	; 0x30
   88060:	ldr	r0, [r6, r7, lsl #2]!
   88064:	cmp	r0, #0
   88068:	beq	880d8 <fputs@plt+0x76cf0>
   8806c:	ldr	r1, [r0, #8]
   88070:	cmp	r1, r4
   88074:	bcs	88080 <fputs@plt+0x76c98>
   88078:	add	r6, r0, #16
   8807c:	b	880d0 <fputs@plt+0x76ce8>
   88080:	ldr	r1, [r5, #40]	; 0x28
   88084:	sub	r1, r1, #1
   88088:	str	r1, [r5, #40]	; 0x28
   8808c:	ldr	r1, [r0, #16]
   88090:	str	r1, [r6]
   88094:	ldrb	r1, [r0, #12]
   88098:	cmp	r1, #0
   8809c:	bne	880cc <fputs@plt+0x76ce4>
   880a0:	add	r3, r0, #20
   880a4:	ldm	r3, {r1, r2, r3}
   880a8:	str	r2, [r3, #24]
   880ac:	ldr	r2, [r0, #24]
   880b0:	str	r3, [r2, #28]
   880b4:	str	r9, [r0, #24]
   880b8:	str	r9, [r0, #28]
   880bc:	strb	r8, [r0, #12]
   880c0:	ldr	r2, [r1, #36]	; 0x24
   880c4:	sub	r2, r2, #1
   880c8:	str	r2, [r1, #36]	; 0x24
   880cc:	bl	87bb4 <fputs@plt+0x767cc>
   880d0:	ldr	r0, [r6]
   880d4:	b	88064 <fputs@plt+0x76c7c>
   880d8:	ldr	r0, [r5, #44]	; 0x2c
   880dc:	add	r7, r7, #1
   880e0:	cmp	r7, r0
   880e4:	bcc	8805c <fputs@plt+0x76c74>
   880e8:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   880ec:	ldr	r2, [r0, #4]
   880f0:	mov	r1, r0
   880f4:	mov	r0, #1
   880f8:	cmp	r2, #0
   880fc:	beq	88104 <fputs@plt+0x76d1c>
   88100:	bx	lr
   88104:	ldr	ip, [r1, #20]
   88108:	cmp	ip, #1
   8810c:	blt	88140 <fputs@plt+0x76d58>
   88110:	ldr	r1, [r1, #16]
   88114:	mov	r3, #0
   88118:	add	r1, r1, #4
   8811c:	ldr	r2, [r1, r3, lsl #4]
   88120:	cmp	r2, #0
   88124:	beq	88134 <fputs@plt+0x76d4c>
   88128:	ldr	r2, [r2, #16]
   8812c:	cmp	r2, #0
   88130:	bxne	lr
   88134:	add	r3, r3, #1
   88138:	cmp	r3, ip
   8813c:	blt	8811c <fputs@plt+0x76d34>
   88140:	mov	r0, #0
   88144:	bx	lr
   88148:	push	{r4, r5, fp, lr}
   8814c:	add	fp, sp, #8
   88150:	ldr	r4, [r1, #24]
   88154:	cmp	r4, #0
   88158:	popeq	{r4, r5, fp, pc}
   8815c:	mov	r5, r0
   88160:	ldr	r0, [r4]
   88164:	subs	r0, r0, #1
   88168:	str	r0, [r4]
   8816c:	beq	88174 <fputs@plt+0x76d8c>
   88170:	pop	{r4, r5, fp, pc}
   88174:	ldr	r1, [r4, #4]
   88178:	ldr	r0, [r4, #8]
   8817c:	blx	r1
   88180:	mov	r0, r5
   88184:	mov	r1, r4
   88188:	pop	{r4, r5, fp, lr}
   8818c:	b	13dc4 <fputs@plt+0x29dc>
   88190:	cmn	r1, #2
   88194:	bne	881a8 <fputs@plt+0x76dc0>
   88198:	ldr	r3, [r0, #12]
   8819c:	cmp	r3, #0
   881a0:	movwne	r3, #6
   881a4:	b	881ec <fputs@plt+0x76e04>
   881a8:	ldrsb	ip, [r0]
   881ac:	cmp	ip, #0
   881b0:	bmi	881c0 <fputs@plt+0x76dd8>
   881b4:	mov	r3, #0
   881b8:	cmp	ip, r1
   881bc:	bne	881ec <fputs@plt+0x76e04>
   881c0:	ldrh	r0, [r0, #2]
   881c4:	cmp	ip, r1
   881c8:	mov	r3, #1
   881cc:	movweq	r3, #4
   881d0:	and	r1, r0, #3
   881d4:	cmp	r1, r2
   881d8:	andne	r0, r0, r2
   881dc:	ubfxne	r0, r0, #1, #1
   881e0:	addne	r0, r0, r3
   881e4:	bxne	lr
   881e8:	orr	r3, r3, #2
   881ec:	mov	r0, r3
   881f0:	bx	lr
   881f4:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   881f8:	add	fp, sp, #24
   881fc:	ldr	r8, [fp, #8]
   88200:	cmp	r1, r3
   88204:	mov	r6, r3
   88208:	mov	r9, r0
   8820c:	mov	r7, r2
   88210:	mov	r5, r1
   88214:	mov	r0, r2
   88218:	mov	r4, r3
   8821c:	movlt	r6, r1
   88220:	mov	r2, r6
   88224:	mov	r1, r8
   88228:	bl	1110c <memcmp@plt>
   8822c:	cmp	r0, #0
   88230:	beq	88238 <fputs@plt+0x76e50>
   88234:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   88238:	cmp	r9, #0
   8823c:	beq	882a0 <fputs@plt+0x76eb8>
   88240:	add	r1, r5, r7
   88244:	sub	r0, r5, r6
   88248:	sub	r1, r1, #1
   8824c:	cmp	r0, #1
   88250:	blt	88268 <fputs@plt+0x76e80>
   88254:	ldrb	r2, [r1], #-1
   88258:	sub	r0, r0, #1
   8825c:	cmp	r2, #32
   88260:	beq	8824c <fputs@plt+0x76e64>
   88264:	b	882a0 <fputs@plt+0x76eb8>
   88268:	cmp	r0, #0
   8826c:	bne	882a0 <fputs@plt+0x76eb8>
   88270:	add	r1, r4, r8
   88274:	sub	r0, r4, r6
   88278:	sub	r1, r1, #1
   8827c:	cmp	r0, #1
   88280:	blt	88298 <fputs@plt+0x76eb0>
   88284:	ldrb	r2, [r1], #-1
   88288:	sub	r0, r0, #1
   8828c:	cmp	r2, #32
   88290:	beq	8827c <fputs@plt+0x76e94>
   88294:	b	882a0 <fputs@plt+0x76eb8>
   88298:	cmp	r0, #0
   8829c:	beq	882a8 <fputs@plt+0x76ec0>
   882a0:	sub	r0, r5, r4
   882a4:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   882a8:	mov	r0, #0
   882ac:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   882b0:	push	{r4, r5, fp, lr}
   882b4:	add	fp, sp, #8
   882b8:	cmp	r1, r3
   882bc:	mov	r0, r2
   882c0:	mov	r2, r3
   882c4:	mov	r5, r1
   882c8:	mov	r4, r3
   882cc:	movlt	r2, r1
   882d0:	ldr	r1, [fp, #8]
   882d4:	bl	13510 <fputs@plt+0x2128>
   882d8:	cmp	r0, #0
   882dc:	subeq	r0, r5, r4
   882e0:	pop	{r4, r5, fp, pc}
   882e4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   882e8:	add	fp, sp, #28
   882ec:	sub	sp, sp, #68	; 0x44
   882f0:	mov	sl, r1
   882f4:	movw	r1, #13687	; 0x3577
   882f8:	mov	r9, r0
   882fc:	mov	r0, #0
   88300:	movw	r7, #65161	; 0xfe89
   88304:	mov	r8, r2
   88308:	mov	r3, #0
   8830c:	movt	r1, #9
   88310:	str	r0, [fp, #-32]	; 0xffffffe0
   88314:	cmp	sl, #1
   88318:	str	r0, [sp, #28]
   8831c:	str	sl, [sp, #24]
   88320:	str	r9, [sp, #16]
   88324:	str	r2, [sp, #20]
   88328:	movt	r7, #8
   8832c:	add	r0, sp, #16
   88330:	sub	r2, fp, #44	; 0x2c
   88334:	str	r1, [fp, #-36]	; 0xffffffdc
   88338:	movw	r1, #36490	; 0x8e8a
   8833c:	movt	r1, #8
   88340:	str	r1, [fp, #-40]	; 0xffffffd8
   88344:	movw	r1, #65142	; 0xfe76
   88348:	movt	r1, #8
   8834c:	moveq	r7, r1
   88350:	mov	r1, #3
   88354:	str	r7, [fp, #-44]	; 0xffffffd4
   88358:	bl	40108 <fputs@plt+0x2ed20>
   8835c:	ldr	r6, [sp, #28]
   88360:	cmp	r6, #0
   88364:	beq	883b4 <fputs@plt+0x76fcc>
   88368:	movw	r0, #3082	; 0xc0a
   8836c:	cmp	r6, r0
   88370:	cmpne	r6, #7
   88374:	bne	88478 <fputs@plt+0x77090>
   88378:	ldrb	r0, [r9, #69]	; 0x45
   8837c:	cmp	r0, #0
   88380:	bne	88478 <fputs@plt+0x77090>
   88384:	ldrb	r0, [r9, #70]	; 0x46
   88388:	cmp	r0, #0
   8838c:	bne	88478 <fputs@plt+0x77090>
   88390:	mov	r0, #1
   88394:	strb	r0, [r9, #69]	; 0x45
   88398:	ldr	r1, [r9, #164]	; 0xa4
   8839c:	cmp	r1, #1
   883a0:	strge	r0, [r9, #248]	; 0xf8
   883a4:	ldr	r0, [r9, #256]	; 0x100
   883a8:	add	r0, r0, #1
   883ac:	str	r0, [r9, #256]	; 0x100
   883b0:	b	88478 <fputs@plt+0x77090>
   883b4:	ldr	r1, [r9, #16]
   883b8:	add	r4, r1, sl, lsl #4
   883bc:	mov	r5, r4
   883c0:	ldr	r0, [r5, #4]!
   883c4:	cmp	r0, #0
   883c8:	beq	8845c <fputs@plt+0x77074>
   883cc:	ldm	r0, {r1, r2}
   883d0:	str	r1, [r2, #4]
   883d4:	mov	r2, #0
   883d8:	ldrb	r1, [r0, #8]
   883dc:	cmp	r1, #0
   883e0:	beq	88484 <fputs@plt+0x7709c>
   883e4:	str	r4, [sp, #12]
   883e8:	add	r6, sp, #32
   883ec:	mov	r4, #1
   883f0:	str	r2, [sp, #8]
   883f4:	ldr	r0, [r5]
   883f8:	mov	r1, r4
   883fc:	mov	r2, r6
   88400:	bl	182b4 <fputs@plt+0x6ecc>
   88404:	add	r4, r4, #1
   88408:	add	r6, r6, #4
   8840c:	cmp	r4, #6
   88410:	bne	883f4 <fputs@plt+0x7700c>
   88414:	ldr	r4, [sp, #12]
   88418:	ldr	r1, [sp, #32]
   8841c:	ldr	r0, [r4, #12]!
   88420:	str	r1, [r0]
   88424:	ldr	r2, [sp, #48]	; 0x30
   88428:	cmp	r2, #0
   8842c:	beq	884ac <fputs@plt+0x770c4>
   88430:	cmp	sl, #0
   88434:	beq	884cc <fputs@plt+0x770e4>
   88438:	ldrb	r1, [r9, #66]	; 0x42
   8843c:	cmp	r2, r1
   88440:	beq	884d8 <fputs@plt+0x770f0>
   88444:	ldr	r1, [r8]
   88448:	mov	r0, r9
   8844c:	bl	13dc4 <fputs@plt+0x29dc>
   88450:	movw	r1, #10135	; 0x2797
   88454:	movt	r1, #9
   88458:	b	885a0 <fputs@plt+0x771b8>
   8845c:	mov	r6, #0
   88460:	cmp	sl, #1
   88464:	bne	88478 <fputs@plt+0x77090>
   88468:	ldr	r0, [r1, #28]
   8846c:	ldrh	r1, [r0, #78]	; 0x4e
   88470:	orr	r1, r1, #1
   88474:	strh	r1, [r0, #78]	; 0x4e
   88478:	mov	r0, r6
   8847c:	sub	sp, fp, #28
   88480:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   88484:	mov	r1, #0
   88488:	bl	17ae8 <fputs@plt+0x6700>
   8848c:	cmp	r0, #0
   88490:	beq	884fc <fputs@plt+0x77114>
   88494:	mov	r6, r0
   88498:	cmp	r0, #516	; 0x204
   8849c:	bne	88504 <fputs@plt+0x7711c>
   884a0:	movw	r5, #13412	; 0x3464
   884a4:	movt	r5, #9
   884a8:	b	88528 <fputs@plt+0x77140>
   884ac:	ldr	r1, [r9, #16]
   884b0:	add	r1, r1, sl, lsl #4
   884b4:	ldr	r1, [r1, #12]
   884b8:	ldrh	r2, [r1, #78]	; 0x4e
   884bc:	orr	r2, r2, #4
   884c0:	strh	r2, [r1, #78]	; 0x4e
   884c4:	ldrb	r1, [r9, #66]	; 0x42
   884c8:	b	884d8 <fputs@plt+0x770f0>
   884cc:	ands	r1, r2, #3
   884d0:	movweq	r1, #1
   884d4:	strb	r1, [r9, #66]	; 0x42
   884d8:	strb	r1, [r0, #77]	; 0x4d
   884dc:	ldr	r1, [r0, #80]	; 0x50
   884e0:	cmp	r1, #0
   884e4:	bne	88570 <fputs@plt+0x77188>
   884e8:	ldr	r2, [sp, #40]	; 0x28
   884ec:	cmn	r2, #1
   884f0:	ble	88548 <fputs@plt+0x77160>
   884f4:	mov	r1, r2
   884f8:	b	88554 <fputs@plt+0x7716c>
   884fc:	mov	r2, #1
   88500:	b	883e4 <fputs@plt+0x76ffc>
   88504:	movw	r5, #13398	; 0x3456
   88508:	uxtb	r0, r6
   8850c:	movt	r5, #9
   88510:	cmp	r0, #26
   88514:	bhi	88528 <fputs@plt+0x77140>
   88518:	cmp	r0, #2
   8851c:	movwne	r1, #60884	; 0xedd4
   88520:	movtne	r1, #8
   88524:	ldrne	r5, [r1, r0, lsl #2]
   88528:	ldr	r1, [r8]
   8852c:	mov	r0, r9
   88530:	bl	13dc4 <fputs@plt+0x29dc>
   88534:	mov	r0, r9
   88538:	mov	r1, r5
   8853c:	bl	1b71c <fputs@plt+0xa334>
   88540:	str	r0, [r8]
   88544:	b	88368 <fputs@plt+0x76f80>
   88548:	cmp	r2, #-2147483648	; 0x80000000
   8854c:	rsb	r1, r2, #0
   88550:	mvneq	r1, #-2147483648	; 0x80000000
   88554:	cmp	r1, #0
   88558:	movweq	r1, #63536	; 0xf830
   8855c:	movteq	r1, #65535	; 0xffff
   88560:	str	r1, [r0, #80]	; 0x50
   88564:	ldr	r0, [r5]
   88568:	bl	80790 <fputs@plt+0x6f3a8>
   8856c:	ldr	r0, [r4]
   88570:	ldr	r1, [sp, #36]	; 0x24
   88574:	tst	r1, #255	; 0xff
   88578:	strb	r1, [r0, #76]	; 0x4c
   8857c:	beq	885b8 <fputs@plt+0x771d0>
   88580:	uxtb	r0, r1
   88584:	cmp	r0, #5
   88588:	bcc	885c0 <fputs@plt+0x771d8>
   8858c:	ldr	r1, [r8]
   88590:	mov	r0, r9
   88594:	bl	13dc4 <fputs@plt+0x29dc>
   88598:	movw	r1, #13763	; 0x35c3
   8859c:	movt	r1, #9
   885a0:	mov	r0, r9
   885a4:	bl	1b71c <fputs@plt+0xa334>
   885a8:	ldr	r2, [sp, #8]
   885ac:	str	r0, [r8]
   885b0:	mov	r6, #1
   885b4:	b	886a8 <fputs@plt+0x772c0>
   885b8:	mov	r2, #1
   885bc:	strb	r2, [r0, #76]	; 0x4c
   885c0:	cmp	sl, #0
   885c4:	bne	885d8 <fputs@plt+0x771f0>
   885c8:	cmp	r1, #4
   885cc:	ldrge	r0, [r9, #24]
   885d0:	bicge	r0, r0, #32768	; 0x8000
   885d4:	strge	r0, [r9, #24]
   885d8:	ldr	r0, [r9, #16]
   885dc:	movw	r1, #13787	; 0x35db
   885e0:	mov	r3, r7
   885e4:	movt	r1, #9
   885e8:	ldr	r2, [r0, sl, lsl #4]
   885ec:	mov	r0, r9
   885f0:	bl	1d370 <fputs@plt+0xbf88>
   885f4:	movw	r2, #264	; 0x108
   885f8:	ldr	r6, [r9, #296]	; 0x128
   885fc:	mov	r4, r0
   88600:	mov	r0, #0
   88604:	add	r3, sp, #16
   88608:	movt	r2, #4
   8860c:	str	r0, [r9, #296]	; 0x128
   88610:	str	r0, [sp]
   88614:	mov	r0, r9
   88618:	mov	r1, r4
   8861c:	bl	1e400 <fputs@plt+0xd018>
   88620:	str	r6, [r9, #296]	; 0x128
   88624:	mov	r7, r0
   88628:	mov	r0, r9
   8862c:	mov	r1, r4
   88630:	ldr	r6, [sp, #28]
   88634:	bl	13dc4 <fputs@plt+0x29dc>
   88638:	cmp	r7, #0
   8863c:	movne	r6, r7
   88640:	cmp	r6, #0
   88644:	bne	88654 <fputs@plt+0x7726c>
   88648:	mov	r0, r9
   8864c:	mov	r1, sl
   88650:	bl	40304 <fputs@plt+0x2ef1c>
   88654:	ldrb	r0, [r9, #69]	; 0x45
   88658:	cmp	r0, #0
   8865c:	beq	88674 <fputs@plt+0x7728c>
   88660:	mov	r0, r9
   88664:	bl	18a64 <fputs@plt+0x767c>
   88668:	ldr	r2, [sp, #8]
   8866c:	mov	r6, #7
   88670:	b	88680 <fputs@plt+0x77298>
   88674:	ldr	r2, [sp, #8]
   88678:	cmp	r6, #0
   8867c:	beq	8868c <fputs@plt+0x772a4>
   88680:	ldrb	r0, [r9, #26]
   88684:	tst	r0, #1
   88688:	beq	886a8 <fputs@plt+0x772c0>
   8868c:	ldr	r0, [r9, #16]
   88690:	mov	r6, #0
   88694:	add	r0, r0, sl, lsl #4
   88698:	ldr	r0, [r0, #12]
   8869c:	ldrh	r1, [r0, #78]	; 0x4e
   886a0:	orr	r1, r1, #1
   886a4:	strh	r1, [r0, #78]	; 0x4e
   886a8:	cmp	r2, #0
   886ac:	beq	88368 <fputs@plt+0x76f80>
   886b0:	ldr	r0, [r5]
   886b4:	bl	48c40 <fputs@plt+0x37858>
   886b8:	b	88368 <fputs@plt+0x76f80>
   886bc:	eor	r1, r1, #-2147483648	; 0x80000000
   886c0:	b	886c8 <fputs@plt+0x772e0>
   886c4:	eor	r3, r3, #-2147483648	; 0x80000000
   886c8:	push	{r4, r5, lr}
   886cc:	lsl	r4, r1, #1
   886d0:	lsl	r5, r3, #1
   886d4:	teq	r4, r5
   886d8:	teqeq	r0, r2
   886dc:	orrsne	ip, r4, r0
   886e0:	orrsne	ip, r5, r2
   886e4:	mvnsne	ip, r4, asr #21
   886e8:	mvnsne	ip, r5, asr #21
   886ec:	beq	888d8 <fputs@plt+0x774f0>
   886f0:	lsr	r4, r4, #21
   886f4:	rsbs	r5, r4, r5, lsr #21
   886f8:	rsblt	r5, r5, #0
   886fc:	ble	8871c <fputs@plt+0x77334>
   88700:	add	r4, r4, r5
   88704:	eor	r2, r0, r2
   88708:	eor	r3, r1, r3
   8870c:	eor	r0, r2, r0
   88710:	eor	r1, r3, r1
   88714:	eor	r2, r0, r2
   88718:	eor	r3, r1, r3
   8871c:	cmp	r5, #54	; 0x36
   88720:	pophi	{r4, r5, pc}
   88724:	tst	r1, #-2147483648	; 0x80000000
   88728:	lsl	r1, r1, #12
   8872c:	mov	ip, #1048576	; 0x100000
   88730:	orr	r1, ip, r1, lsr #12
   88734:	beq	88740 <fputs@plt+0x77358>
   88738:	rsbs	r0, r0, #0
   8873c:	rsc	r1, r1, #0
   88740:	tst	r3, #-2147483648	; 0x80000000
   88744:	lsl	r3, r3, #12
   88748:	orr	r3, ip, r3, lsr #12
   8874c:	beq	88758 <fputs@plt+0x77370>
   88750:	rsbs	r2, r2, #0
   88754:	rsc	r3, r3, #0
   88758:	teq	r4, r5
   8875c:	beq	888c0 <fputs@plt+0x774d8>
   88760:	sub	r4, r4, #1
   88764:	rsbs	lr, r5, #32
   88768:	blt	88784 <fputs@plt+0x7739c>
   8876c:	lsl	ip, r2, lr
   88770:	adds	r0, r0, r2, lsr r5
   88774:	adc	r1, r1, #0
   88778:	adds	r0, r0, r3, lsl lr
   8877c:	adcs	r1, r1, r3, asr r5
   88780:	b	887a0 <fputs@plt+0x773b8>
   88784:	sub	r5, r5, #32
   88788:	add	lr, lr, #32
   8878c:	cmp	r2, #1
   88790:	lsl	ip, r3, lr
   88794:	orrcs	ip, ip, #2
   88798:	adds	r0, r0, r3, asr r5
   8879c:	adcs	r1, r1, r3, asr #31
   887a0:	and	r5, r1, #-2147483648	; 0x80000000
   887a4:	bpl	887b4 <fputs@plt+0x773cc>
   887a8:	rsbs	ip, ip, #0
   887ac:	rscs	r0, r0, #0
   887b0:	rsc	r1, r1, #0
   887b4:	cmp	r1, #1048576	; 0x100000
   887b8:	bcc	887f8 <fputs@plt+0x77410>
   887bc:	cmp	r1, #2097152	; 0x200000
   887c0:	bcc	887e0 <fputs@plt+0x773f8>
   887c4:	lsrs	r1, r1, #1
   887c8:	rrxs	r0, r0
   887cc:	rrx	ip, ip
   887d0:	add	r4, r4, #1
   887d4:	lsl	r2, r4, #21
   887d8:	cmn	r2, #4194304	; 0x400000
   887dc:	bcs	88938 <fputs@plt+0x77550>
   887e0:	cmp	ip, #-2147483648	; 0x80000000
   887e4:	lsrseq	ip, r0, #1
   887e8:	adcs	r0, r0, #0
   887ec:	adc	r1, r1, r4, lsl #20
   887f0:	orr	r1, r1, r5
   887f4:	pop	{r4, r5, pc}
   887f8:	lsls	ip, ip, #1
   887fc:	adcs	r0, r0, r0
   88800:	adc	r1, r1, r1
   88804:	tst	r1, #1048576	; 0x100000
   88808:	sub	r4, r4, #1
   8880c:	bne	887e0 <fputs@plt+0x773f8>
   88810:	teq	r1, #0
   88814:	moveq	r1, r0
   88818:	moveq	r0, #0
   8881c:	clz	r3, r1
   88820:	addeq	r3, r3, #32
   88824:	sub	r3, r3, #11
   88828:	subs	r2, r3, #32
   8882c:	bge	88850 <fputs@plt+0x77468>
   88830:	adds	r2, r2, #12
   88834:	ble	8884c <fputs@plt+0x77464>
   88838:	add	ip, r2, #20
   8883c:	rsb	r2, r2, #12
   88840:	lsl	r0, r1, ip
   88844:	lsr	r1, r1, r2
   88848:	b	88860 <fputs@plt+0x77478>
   8884c:	add	r2, r2, #20
   88850:	rsble	ip, r2, #32
   88854:	lsl	r1, r1, r2
   88858:	orrle	r1, r1, r0, lsr ip
   8885c:	lslle	r0, r0, r2
   88860:	subs	r4, r4, r3
   88864:	addge	r1, r1, r4, lsl #20
   88868:	orrge	r1, r1, r5
   8886c:	popge	{r4, r5, pc}
   88870:	mvn	r4, r4
   88874:	subs	r4, r4, #31
   88878:	bge	888b4 <fputs@plt+0x774cc>
   8887c:	adds	r4, r4, #12
   88880:	bgt	8889c <fputs@plt+0x774b4>
   88884:	add	r4, r4, #20
   88888:	rsb	r2, r4, #32
   8888c:	lsr	r0, r0, r4
   88890:	orr	r0, r0, r1, lsl r2
   88894:	orr	r1, r5, r1, lsr r4
   88898:	pop	{r4, r5, pc}
   8889c:	rsb	r4, r4, #12
   888a0:	rsb	r2, r4, #32
   888a4:	lsr	r0, r0, r2
   888a8:	orr	r0, r0, r1, lsl r4
   888ac:	mov	r1, r5
   888b0:	pop	{r4, r5, pc}
   888b4:	lsr	r0, r1, r4
   888b8:	mov	r1, r5
   888bc:	pop	{r4, r5, pc}
   888c0:	teq	r4, #0
   888c4:	eor	r3, r3, #1048576	; 0x100000
   888c8:	eoreq	r1, r1, #1048576	; 0x100000
   888cc:	addeq	r4, r4, #1
   888d0:	subne	r5, r5, #1
   888d4:	b	88760 <fputs@plt+0x77378>
   888d8:	mvns	ip, r4, asr #21
   888dc:	mvnsne	ip, r5, asr #21
   888e0:	beq	88948 <fputs@plt+0x77560>
   888e4:	teq	r4, r5
   888e8:	teqeq	r0, r2
   888ec:	beq	88900 <fputs@plt+0x77518>
   888f0:	orrs	ip, r4, r0
   888f4:	moveq	r1, r3
   888f8:	moveq	r0, r2
   888fc:	pop	{r4, r5, pc}
   88900:	teq	r1, r3
   88904:	movne	r1, #0
   88908:	movne	r0, #0
   8890c:	popne	{r4, r5, pc}
   88910:	lsrs	ip, r4, #21
   88914:	bne	88928 <fputs@plt+0x77540>
   88918:	lsls	r0, r0, #1
   8891c:	adcs	r1, r1, r1
   88920:	orrcs	r1, r1, #-2147483648	; 0x80000000
   88924:	pop	{r4, r5, pc}
   88928:	adds	r4, r4, #4194304	; 0x400000
   8892c:	addcc	r1, r1, #1048576	; 0x100000
   88930:	popcc	{r4, r5, pc}
   88934:	and	r5, r1, #-2147483648	; 0x80000000
   88938:	orr	r1, r5, #2130706432	; 0x7f000000
   8893c:	orr	r1, r1, #15728640	; 0xf00000
   88940:	mov	r0, #0
   88944:	pop	{r4, r5, pc}
   88948:	mvns	ip, r4, asr #21
   8894c:	movne	r1, r3
   88950:	movne	r0, r2
   88954:	mvnseq	ip, r5, asr #21
   88958:	movne	r3, r1
   8895c:	movne	r2, r0
   88960:	orrs	r4, r0, r1, lsl #12
   88964:	orrseq	r5, r2, r3, lsl #12
   88968:	teqeq	r1, r3
   8896c:	orrne	r1, r1, #524288	; 0x80000
   88970:	pop	{r4, r5, pc}
   88974:	teq	r0, #0
   88978:	moveq	r1, #0
   8897c:	bxeq	lr
   88980:	push	{r4, r5, lr}
   88984:	mov	r4, #1024	; 0x400
   88988:	add	r4, r4, #50	; 0x32
   8898c:	mov	r5, #0
   88990:	mov	r1, #0
   88994:	b	88810 <fputs@plt+0x77428>
   88998:	teq	r0, #0
   8899c:	moveq	r1, #0
   889a0:	bxeq	lr
   889a4:	push	{r4, r5, lr}
   889a8:	mov	r4, #1024	; 0x400
   889ac:	add	r4, r4, #50	; 0x32
   889b0:	ands	r5, r0, #-2147483648	; 0x80000000
   889b4:	rsbmi	r0, r0, #0
   889b8:	mov	r1, #0
   889bc:	b	88810 <fputs@plt+0x77428>
   889c0:	lsls	r2, r0, #1
   889c4:	asr	r1, r2, #3
   889c8:	rrx	r1, r1
   889cc:	lsl	r0, r2, #28
   889d0:	andsne	r3, r2, #-16777216	; 0xff000000
   889d4:	teqne	r3, #-16777216	; 0xff000000
   889d8:	eorne	r1, r1, #939524096	; 0x38000000
   889dc:	bxne	lr
   889e0:	bics	r2, r2, #-16777216	; 0xff000000
   889e4:	bxeq	lr
   889e8:	teq	r3, #-16777216	; 0xff000000
   889ec:	orreq	r1, r1, #524288	; 0x80000
   889f0:	bxeq	lr
   889f4:	push	{r4, r5, lr}
   889f8:	mov	r4, #896	; 0x380
   889fc:	and	r5, r1, #-2147483648	; 0x80000000
   88a00:	bic	r1, r1, #-2147483648	; 0x80000000
   88a04:	b	88810 <fputs@plt+0x77428>
   88a08:	orrs	r2, r0, r1
   88a0c:	bxeq	lr
   88a10:	push	{r4, r5, lr}
   88a14:	mov	r5, #0
   88a18:	b	88a38 <fputs@plt+0x77650>
   88a1c:	orrs	r2, r0, r1
   88a20:	bxeq	lr
   88a24:	push	{r4, r5, lr}
   88a28:	ands	r5, r1, #-2147483648	; 0x80000000
   88a2c:	bpl	88a38 <fputs@plt+0x77650>
   88a30:	rsbs	r0, r0, #0
   88a34:	rsc	r1, r1, #0
   88a38:	mov	r4, #1024	; 0x400
   88a3c:	add	r4, r4, #50	; 0x32
   88a40:	lsrs	ip, r1, #22
   88a44:	beq	887b4 <fputs@plt+0x773cc>
   88a48:	mov	r2, #3
   88a4c:	lsrs	ip, ip, #3
   88a50:	addne	r2, r2, #3
   88a54:	lsrs	ip, ip, #3
   88a58:	addne	r2, r2, #3
   88a5c:	add	r2, r2, ip, lsr #3
   88a60:	rsb	r3, r2, #32
   88a64:	lsl	ip, r0, r3
   88a68:	lsr	r0, r0, r2
   88a6c:	orr	r0, r0, r1, lsl r3
   88a70:	lsr	r1, r1, r2
   88a74:	add	r4, r4, r2
   88a78:	b	887b4 <fputs@plt+0x773cc>
   88a7c:	cmp	r3, #0
   88a80:	cmpeq	r2, #0
   88a84:	bne	88aa8 <fputs@plt+0x776c0>
   88a88:	cmp	r1, #0
   88a8c:	movlt	r1, #-2147483648	; 0x80000000
   88a90:	movlt	r0, #0
   88a94:	blt	88aa4 <fputs@plt+0x776bc>
   88a98:	cmpeq	r0, #0
   88a9c:	mvnne	r1, #-2147483648	; 0x80000000
   88aa0:	mvnne	r0, #0
   88aa4:	b	88b8c <fputs@plt+0x777a4>
   88aa8:	sub	sp, sp, #8
   88aac:	push	{sp, lr}
   88ab0:	cmp	r1, #0
   88ab4:	blt	88ad4 <fputs@plt+0x776ec>
   88ab8:	cmp	r3, #0
   88abc:	blt	88b08 <fputs@plt+0x77720>
   88ac0:	bl	88c08 <fputs@plt+0x77820>
   88ac4:	ldr	lr, [sp, #4]
   88ac8:	add	sp, sp, #8
   88acc:	pop	{r2, r3}
   88ad0:	bx	lr
   88ad4:	rsbs	r0, r0, #0
   88ad8:	sbc	r1, r1, r1, lsl #1
   88adc:	cmp	r3, #0
   88ae0:	blt	88b2c <fputs@plt+0x77744>
   88ae4:	bl	88c08 <fputs@plt+0x77820>
   88ae8:	ldr	lr, [sp, #4]
   88aec:	add	sp, sp, #8
   88af0:	pop	{r2, r3}
   88af4:	rsbs	r0, r0, #0
   88af8:	sbc	r1, r1, r1, lsl #1
   88afc:	rsbs	r2, r2, #0
   88b00:	sbc	r3, r3, r3, lsl #1
   88b04:	bx	lr
   88b08:	rsbs	r2, r2, #0
   88b0c:	sbc	r3, r3, r3, lsl #1
   88b10:	bl	88c08 <fputs@plt+0x77820>
   88b14:	ldr	lr, [sp, #4]
   88b18:	add	sp, sp, #8
   88b1c:	pop	{r2, r3}
   88b20:	rsbs	r0, r0, #0
   88b24:	sbc	r1, r1, r1, lsl #1
   88b28:	bx	lr
   88b2c:	rsbs	r2, r2, #0
   88b30:	sbc	r3, r3, r3, lsl #1
   88b34:	bl	88c08 <fputs@plt+0x77820>
   88b38:	ldr	lr, [sp, #4]
   88b3c:	add	sp, sp, #8
   88b40:	pop	{r2, r3}
   88b44:	rsbs	r2, r2, #0
   88b48:	sbc	r3, r3, r3, lsl #1
   88b4c:	bx	lr
   88b50:	cmp	r3, #0
   88b54:	cmpeq	r2, #0
   88b58:	bne	88b70 <fputs@plt+0x77788>
   88b5c:	cmp	r1, #0
   88b60:	cmpeq	r0, #0
   88b64:	mvnne	r1, #0
   88b68:	mvnne	r0, #0
   88b6c:	b	88b8c <fputs@plt+0x777a4>
   88b70:	sub	sp, sp, #8
   88b74:	push	{sp, lr}
   88b78:	bl	88c08 <fputs@plt+0x77820>
   88b7c:	ldr	lr, [sp, #4]
   88b80:	add	sp, sp, #8
   88b84:	pop	{r2, r3}
   88b88:	bx	lr
   88b8c:	push	{r1, lr}
   88b90:	mov	r0, #8
   88b94:	bl	11274 <raise@plt>
   88b98:	pop	{r1, pc}
   88b9c:	vmov	d7, r0, r1
   88ba0:	vcmpe.f64	d7, #0.0
   88ba4:	vmrs	APSR_nzcv, fpscr
   88ba8:	bmi	88bb0 <fputs@plt+0x777c8>
   88bac:	b	88bc8 <fputs@plt+0x777e0>
   88bb0:	push	{r4, lr}
   88bb4:	eor	r1, r1, #-2147483648	; 0x80000000
   88bb8:	bl	88bc8 <fputs@plt+0x777e0>
   88bbc:	rsbs	r0, r0, #0
   88bc0:	rsc	r1, r1, #0
   88bc4:	pop	{r4, pc}
   88bc8:	vmov	d6, r0, r1
   88bcc:	vldr	d7, [pc, #36]	; 88bf8 <fputs@plt+0x77810>
   88bd0:	vldr	d5, [pc, #40]	; 88c00 <fputs@plt+0x77818>
   88bd4:	vmul.f64	d7, d6, d7
   88bd8:	vcvt.u32.f64	s14, d7
   88bdc:	vcvt.f64.u32	d4, s14
   88be0:	vmov	r1, s14
   88be4:	vmls.f64	d6, d4, d5
   88be8:	vcvt.u32.f64	s15, d6
   88bec:	vmov	r0, s15
   88bf0:	bx	lr
   88bf4:	nop			; (mov r0, r0)
   88bf8:	andeq	r0, r0, r0
   88bfc:	ldclcc	0, cr0, [r0]
   88c00:	andeq	r0, r0, r0
   88c04:	mvnsmi	r0, r0
   88c08:	cmp	r1, r3
   88c0c:	cmpeq	r0, r2
   88c10:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   88c14:	mov	r4, r0
   88c18:	movcc	r0, #0
   88c1c:	mov	r5, r1
   88c20:	ldr	lr, [sp, #36]	; 0x24
   88c24:	movcc	r1, r0
   88c28:	bcc	88d24 <fputs@plt+0x7793c>
   88c2c:	cmp	r3, #0
   88c30:	clzeq	ip, r2
   88c34:	clzne	ip, r3
   88c38:	addeq	ip, ip, #32
   88c3c:	cmp	r5, #0
   88c40:	clzeq	r1, r4
   88c44:	addeq	r1, r1, #32
   88c48:	clzne	r1, r5
   88c4c:	sub	ip, ip, r1
   88c50:	sub	sl, ip, #32
   88c54:	lsl	r9, r3, ip
   88c58:	rsb	fp, ip, #32
   88c5c:	orr	r9, r9, r2, lsl sl
   88c60:	orr	r9, r9, r2, lsr fp
   88c64:	lsl	r8, r2, ip
   88c68:	cmp	r5, r9
   88c6c:	cmpeq	r4, r8
   88c70:	movcc	r0, #0
   88c74:	movcc	r1, r0
   88c78:	bcc	88c94 <fputs@plt+0x778ac>
   88c7c:	mov	r0, #1
   88c80:	subs	r4, r4, r8
   88c84:	lsl	r1, r0, sl
   88c88:	orr	r1, r1, r0, lsr fp
   88c8c:	lsl	r0, r0, ip
   88c90:	sbc	r5, r5, r9
   88c94:	cmp	ip, #0
   88c98:	beq	88d24 <fputs@plt+0x7793c>
   88c9c:	lsr	r6, r8, #1
   88ca0:	orr	r6, r6, r9, lsl #31
   88ca4:	lsr	r7, r9, #1
   88ca8:	mov	r2, ip
   88cac:	b	88cd0 <fputs@plt+0x778e8>
   88cb0:	subs	r3, r4, r6
   88cb4:	sbc	r8, r5, r7
   88cb8:	adds	r3, r3, r3
   88cbc:	adc	r8, r8, r8
   88cc0:	adds	r4, r3, #1
   88cc4:	adc	r5, r8, #0
   88cc8:	subs	r2, r2, #1
   88ccc:	beq	88cec <fputs@plt+0x77904>
   88cd0:	cmp	r5, r7
   88cd4:	cmpeq	r4, r6
   88cd8:	bcs	88cb0 <fputs@plt+0x778c8>
   88cdc:	adds	r4, r4, r4
   88ce0:	adc	r5, r5, r5
   88ce4:	subs	r2, r2, #1
   88ce8:	bne	88cd0 <fputs@plt+0x778e8>
   88cec:	lsr	r3, r4, ip
   88cf0:	orr	r3, r3, r5, lsl fp
   88cf4:	lsr	r2, r5, ip
   88cf8:	orr	r3, r3, r5, lsr sl
   88cfc:	adds	r0, r0, r4
   88d00:	mov	r4, r3
   88d04:	lsl	r3, r2, ip
   88d08:	orr	r3, r3, r4, lsl sl
   88d0c:	lsl	ip, r4, ip
   88d10:	orr	r3, r3, r4, lsr fp
   88d14:	adc	r1, r1, r5
   88d18:	subs	r0, r0, ip
   88d1c:	mov	r5, r2
   88d20:	sbc	r1, r1, r3
   88d24:	cmp	lr, #0
   88d28:	strdne	r4, [lr]
   88d2c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   88d30:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   88d34:	mov	r7, r0
   88d38:	ldr	r6, [pc, #72]	; 88d88 <fputs@plt+0x779a0>
   88d3c:	ldr	r5, [pc, #72]	; 88d8c <fputs@plt+0x779a4>
   88d40:	add	r6, pc, r6
   88d44:	add	r5, pc, r5
   88d48:	sub	r6, r6, r5
   88d4c:	mov	r8, r1
   88d50:	mov	r9, r2
   88d54:	bl	110a4 <rb_sleep@plt-0x20>
   88d58:	asrs	r6, r6, #2
   88d5c:	popeq	{r4, r5, r6, r7, r8, r9, sl, pc}
   88d60:	mov	r4, #0
   88d64:	add	r4, r4, #1
   88d68:	ldr	r3, [r5], #4
   88d6c:	mov	r2, r9
   88d70:	mov	r1, r8
   88d74:	mov	r0, r7
   88d78:	blx	r3
   88d7c:	cmp	r6, r4
   88d80:	bne	88d64 <fputs@plt+0x7797c>
   88d84:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   88d88:	andeq	fp, r1, ip, lsr #3
   88d8c:	andeq	fp, r1, r4, lsr #3
   88d90:	bx	lr
   88d94:	mov	r2, r1
   88d98:	mov	r1, r0
   88d9c:	mov	r0, #3
   88da0:	b	112c8 <__xstat64@plt>
   88da4:	mov	r2, r1
   88da8:	mov	r1, r0
   88dac:	mov	r0, #3
   88db0:	b	111b4 <__fxstat64@plt>
   88db4:	mov	r2, r1
   88db8:	mov	r1, r0
   88dbc:	mov	r0, #3
   88dc0:	b	11358 <__lxstat64@plt>

Disassembly of section .fini:

00088dc4 <.fini>:
   88dc4:	push	{r3, lr}
   88dc8:	pop	{r3, pc}
