library IEEE;
use IEEE.std_logic_1164.all;

entity n_bit_reg is

  port(i_s0 : in std_logic; 
	i_s1 : in std_logic;
	i_nb : in integer;

end n_bit_reg;

architecture structure of n_bit_reg is 
  component dffg
  port(i_CLK        : in std_logic;     -- Clock input
       i_RST        : in std_logic;     -- Reset input
       i_WE         : in std_logic;     -- Write enable input
       i_D          : in std_logic;     -- Data value input
       o_Q          : out std_logic);   -- Data value output
  end component



end structure;
