Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Fri Feb 17 12:39:12 2023
| Host         : hp-claudio running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file cronometro_onboard_timing_summary_routed.rpt -pb cronometro_onboard_timing_summary_routed.pb -rpx cronometro_onboard_timing_summary_routed.rpx -warn_on_violation
| Design       : cronometro_onboard
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 17 register/latch pins with no clock driven by root clock pin: RST (HIGH)

 There are 115 register/latch pins with no clock driven by root clock pin: cronos/div/clockfx_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cu/set_h_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cu/set_h_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cu/set_h_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cu/set_h_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cu/set_h_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cu/set_m_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cu/set_m_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cu/set_m_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cu/set_m_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cu/set_m_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cu/set_m_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cu/set_s_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cu/set_s_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cu/set_s_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cu/set_s_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cu/set_s_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cu/set_s_reg[5]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: set/clrd_btn_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 341 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 12 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.874        0.000                      0                  150        0.220        0.000                      0                  150        4.500        0.000                       0                   125  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.874        0.000                      0                  150        0.220        0.000                      0                  150        4.500        0.000                       0                   125  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.874ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.220ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.874ns  (required time - arrival time)
  Source:                 set/count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            set/count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.095ns  (logic 1.087ns (21.336%)  route 4.008ns (78.664%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.932ns = ( 14.932 - 10.000 ) 
    Source Clock Delay      (SCD):    5.236ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.633     5.236    set/CLK_IBUF_BUFG
    SLICE_X15Y79         FDRE                                         r  set/count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y79         FDRE (Prop_fdre_C_Q)         0.419     5.655 f  set/count_reg[9]/Q
                         net (fo=2, routed)           0.821     6.475    set/count_reg_n_0_[9]
    SLICE_X15Y78         LUT4 (Prop_lut4_I0_O)        0.296     6.771 r  set/FSM_sequential_BTN_state[1]_i_6/O
                         net (fo=1, routed)           0.995     7.767    set/FSM_sequential_BTN_state[1]_i_6_n_0
    SLICE_X15Y79         LUT6 (Prop_lut6_I2_O)        0.124     7.891 r  set/FSM_sequential_BTN_state[1]_i_4/O
                         net (fo=2, routed)           0.712     8.603    set/FSM_sequential_BTN_state[1]_i_4_n_0
    SLICE_X13Y80         LUT4 (Prop_lut4_I1_O)        0.124     8.727 r  set/FSM_sequential_BTN_state[1]_i_2/O
                         net (fo=35, routed)          1.479    10.206    set/FSM_sequential_BTN_state[1]_i_2_n_0
    SLICE_X15Y76         LUT2 (Prop_lut2_I0_O)        0.124    10.330 r  set/count[4]_i_1/O
                         net (fo=1, routed)           0.000    10.330    set/count[4]_i_1_n_0
    SLICE_X15Y76         FDRE                                         r  set/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.509    14.932    set/CLK_IBUF_BUFG
    SLICE_X15Y76         FDRE                                         r  set/count_reg[4]/C
                         clock pessimism              0.277    15.209    
                         clock uncertainty           -0.035    15.173    
    SLICE_X15Y76         FDRE (Setup_fdre_C_D)        0.031    15.204    set/count_reg[4]
  -------------------------------------------------------------------
                         required time                         15.204    
                         arrival time                         -10.330    
  -------------------------------------------------------------------
                         slack                                  4.874    

Slack (MET) :             4.874ns  (required time - arrival time)
  Source:                 set/count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            set/count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.093ns  (logic 1.087ns (21.345%)  route 4.006ns (78.655%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.932ns = ( 14.932 - 10.000 ) 
    Source Clock Delay      (SCD):    5.236ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.633     5.236    set/CLK_IBUF_BUFG
    SLICE_X15Y79         FDRE                                         r  set/count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y79         FDRE (Prop_fdre_C_Q)         0.419     5.655 f  set/count_reg[9]/Q
                         net (fo=2, routed)           0.821     6.475    set/count_reg_n_0_[9]
    SLICE_X15Y78         LUT4 (Prop_lut4_I0_O)        0.296     6.771 r  set/FSM_sequential_BTN_state[1]_i_6/O
                         net (fo=1, routed)           0.995     7.767    set/FSM_sequential_BTN_state[1]_i_6_n_0
    SLICE_X15Y79         LUT6 (Prop_lut6_I2_O)        0.124     7.891 r  set/FSM_sequential_BTN_state[1]_i_4/O
                         net (fo=2, routed)           0.712     8.603    set/FSM_sequential_BTN_state[1]_i_4_n_0
    SLICE_X13Y80         LUT4 (Prop_lut4_I1_O)        0.124     8.727 r  set/FSM_sequential_BTN_state[1]_i_2/O
                         net (fo=35, routed)          1.477    10.204    set/FSM_sequential_BTN_state[1]_i_2_n_0
    SLICE_X15Y76         LUT2 (Prop_lut2_I0_O)        0.124    10.328 r  set/count[2]_i_1/O
                         net (fo=1, routed)           0.000    10.328    set/count[2]_i_1_n_0
    SLICE_X15Y76         FDRE                                         r  set/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.509    14.932    set/CLK_IBUF_BUFG
    SLICE_X15Y76         FDRE                                         r  set/count_reg[2]/C
                         clock pessimism              0.277    15.209    
                         clock uncertainty           -0.035    15.173    
    SLICE_X15Y76         FDRE (Setup_fdre_C_D)        0.029    15.202    set/count_reg[2]
  -------------------------------------------------------------------
                         required time                         15.202    
                         arrival time                         -10.328    
  -------------------------------------------------------------------
                         slack                                  4.874    

Slack (MET) :             4.890ns  (required time - arrival time)
  Source:                 set/count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            set/count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.123ns  (logic 1.115ns (21.766%)  route 4.008ns (78.234%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.932ns = ( 14.932 - 10.000 ) 
    Source Clock Delay      (SCD):    5.236ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.633     5.236    set/CLK_IBUF_BUFG
    SLICE_X15Y79         FDRE                                         r  set/count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y79         FDRE (Prop_fdre_C_Q)         0.419     5.655 f  set/count_reg[9]/Q
                         net (fo=2, routed)           0.821     6.475    set/count_reg_n_0_[9]
    SLICE_X15Y78         LUT4 (Prop_lut4_I0_O)        0.296     6.771 r  set/FSM_sequential_BTN_state[1]_i_6/O
                         net (fo=1, routed)           0.995     7.767    set/FSM_sequential_BTN_state[1]_i_6_n_0
    SLICE_X15Y79         LUT6 (Prop_lut6_I2_O)        0.124     7.891 r  set/FSM_sequential_BTN_state[1]_i_4/O
                         net (fo=2, routed)           0.712     8.603    set/FSM_sequential_BTN_state[1]_i_4_n_0
    SLICE_X13Y80         LUT4 (Prop_lut4_I1_O)        0.124     8.727 r  set/FSM_sequential_BTN_state[1]_i_2/O
                         net (fo=35, routed)          1.479    10.206    set/FSM_sequential_BTN_state[1]_i_2_n_0
    SLICE_X15Y76         LUT2 (Prop_lut2_I0_O)        0.152    10.358 r  set/count[5]_i_1/O
                         net (fo=1, routed)           0.000    10.358    set/count[5]_i_1_n_0
    SLICE_X15Y76         FDRE                                         r  set/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.509    14.932    set/CLK_IBUF_BUFG
    SLICE_X15Y76         FDRE                                         r  set/count_reg[5]/C
                         clock pessimism              0.277    15.209    
                         clock uncertainty           -0.035    15.173    
    SLICE_X15Y76         FDRE (Setup_fdre_C_D)        0.075    15.248    set/count_reg[5]
  -------------------------------------------------------------------
                         required time                         15.248    
                         arrival time                         -10.358    
  -------------------------------------------------------------------
                         slack                                  4.890    

Slack (MET) :             4.892ns  (required time - arrival time)
  Source:                 set/count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            set/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.121ns  (logic 1.115ns (21.775%)  route 4.006ns (78.225%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.932ns = ( 14.932 - 10.000 ) 
    Source Clock Delay      (SCD):    5.236ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.633     5.236    set/CLK_IBUF_BUFG
    SLICE_X15Y79         FDRE                                         r  set/count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y79         FDRE (Prop_fdre_C_Q)         0.419     5.655 f  set/count_reg[9]/Q
                         net (fo=2, routed)           0.821     6.475    set/count_reg_n_0_[9]
    SLICE_X15Y78         LUT4 (Prop_lut4_I0_O)        0.296     6.771 r  set/FSM_sequential_BTN_state[1]_i_6/O
                         net (fo=1, routed)           0.995     7.767    set/FSM_sequential_BTN_state[1]_i_6_n_0
    SLICE_X15Y79         LUT6 (Prop_lut6_I2_O)        0.124     7.891 r  set/FSM_sequential_BTN_state[1]_i_4/O
                         net (fo=2, routed)           0.712     8.603    set/FSM_sequential_BTN_state[1]_i_4_n_0
    SLICE_X13Y80         LUT4 (Prop_lut4_I1_O)        0.124     8.727 r  set/FSM_sequential_BTN_state[1]_i_2/O
                         net (fo=35, routed)          1.477    10.204    set/FSM_sequential_BTN_state[1]_i_2_n_0
    SLICE_X15Y76         LUT2 (Prop_lut2_I0_O)        0.152    10.356 r  set/count[3]_i_1/O
                         net (fo=1, routed)           0.000    10.356    set/count[3]_i_1_n_0
    SLICE_X15Y76         FDRE                                         r  set/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.509    14.932    set/CLK_IBUF_BUFG
    SLICE_X15Y76         FDRE                                         r  set/count_reg[3]/C
                         clock pessimism              0.277    15.209    
                         clock uncertainty           -0.035    15.173    
    SLICE_X15Y76         FDRE (Setup_fdre_C_D)        0.075    15.248    set/count_reg[3]
  -------------------------------------------------------------------
                         required time                         15.248    
                         arrival time                         -10.356    
  -------------------------------------------------------------------
                         slack                                  4.892    

Slack (MET) :             5.051ns  (required time - arrival time)
  Source:                 set/count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            set/count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.917ns  (logic 1.087ns (22.109%)  route 3.830ns (77.891%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.933ns = ( 14.933 - 10.000 ) 
    Source Clock Delay      (SCD):    5.236ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.633     5.236    set/CLK_IBUF_BUFG
    SLICE_X15Y79         FDRE                                         r  set/count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y79         FDRE (Prop_fdre_C_Q)         0.419     5.655 f  set/count_reg[9]/Q
                         net (fo=2, routed)           0.821     6.475    set/count_reg_n_0_[9]
    SLICE_X15Y78         LUT4 (Prop_lut4_I0_O)        0.296     6.771 r  set/FSM_sequential_BTN_state[1]_i_6/O
                         net (fo=1, routed)           0.995     7.767    set/FSM_sequential_BTN_state[1]_i_6_n_0
    SLICE_X15Y79         LUT6 (Prop_lut6_I2_O)        0.124     7.891 r  set/FSM_sequential_BTN_state[1]_i_4/O
                         net (fo=2, routed)           0.712     8.603    set/FSM_sequential_BTN_state[1]_i_4_n_0
    SLICE_X13Y80         LUT4 (Prop_lut4_I1_O)        0.124     8.727 r  set/FSM_sequential_BTN_state[1]_i_2/O
                         net (fo=35, routed)          1.301    10.028    set/FSM_sequential_BTN_state[1]_i_2_n_0
    SLICE_X15Y77         LUT2 (Prop_lut2_I0_O)        0.124    10.152 r  set/count[6]_i_1__1/O
                         net (fo=1, routed)           0.000    10.152    set/count[6]_i_1__1_n_0
    SLICE_X15Y77         FDRE                                         r  set/count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.510    14.933    set/CLK_IBUF_BUFG
    SLICE_X15Y77         FDRE                                         r  set/count_reg[6]/C
                         clock pessimism              0.277    15.210    
                         clock uncertainty           -0.035    15.174    
    SLICE_X15Y77         FDRE (Setup_fdre_C_D)        0.029    15.203    set/count_reg[6]
  -------------------------------------------------------------------
                         required time                         15.203    
                         arrival time                         -10.152    
  -------------------------------------------------------------------
                         slack                                  5.051    

Slack (MET) :             5.069ns  (required time - arrival time)
  Source:                 set/count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            set/count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.945ns  (logic 1.115ns (22.550%)  route 3.830ns (77.450%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.933ns = ( 14.933 - 10.000 ) 
    Source Clock Delay      (SCD):    5.236ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.633     5.236    set/CLK_IBUF_BUFG
    SLICE_X15Y79         FDRE                                         r  set/count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y79         FDRE (Prop_fdre_C_Q)         0.419     5.655 f  set/count_reg[9]/Q
                         net (fo=2, routed)           0.821     6.475    set/count_reg_n_0_[9]
    SLICE_X15Y78         LUT4 (Prop_lut4_I0_O)        0.296     6.771 r  set/FSM_sequential_BTN_state[1]_i_6/O
                         net (fo=1, routed)           0.995     7.767    set/FSM_sequential_BTN_state[1]_i_6_n_0
    SLICE_X15Y79         LUT6 (Prop_lut6_I2_O)        0.124     7.891 r  set/FSM_sequential_BTN_state[1]_i_4/O
                         net (fo=2, routed)           0.712     8.603    set/FSM_sequential_BTN_state[1]_i_4_n_0
    SLICE_X13Y80         LUT4 (Prop_lut4_I1_O)        0.124     8.727 r  set/FSM_sequential_BTN_state[1]_i_2/O
                         net (fo=35, routed)          1.301    10.028    set/FSM_sequential_BTN_state[1]_i_2_n_0
    SLICE_X15Y77         LUT2 (Prop_lut2_I0_O)        0.152    10.180 r  set/count[7]_i_1__1/O
                         net (fo=1, routed)           0.000    10.180    set/count[7]_i_1__1_n_0
    SLICE_X15Y77         FDRE                                         r  set/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.510    14.933    set/CLK_IBUF_BUFG
    SLICE_X15Y77         FDRE                                         r  set/count_reg[7]/C
                         clock pessimism              0.277    15.210    
                         clock uncertainty           -0.035    15.174    
    SLICE_X15Y77         FDRE (Setup_fdre_C_D)        0.075    15.249    set/count_reg[7]
  -------------------------------------------------------------------
                         required time                         15.249    
                         arrival time                         -10.180    
  -------------------------------------------------------------------
                         slack                                  5.069    

Slack (MET) :             5.269ns  (required time - arrival time)
  Source:                 set/count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            set/count_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.463ns  (logic 1.087ns (24.354%)  route 3.376ns (75.646%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.932ns = ( 14.932 - 10.000 ) 
    Source Clock Delay      (SCD):    5.236ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.633     5.236    set/CLK_IBUF_BUFG
    SLICE_X15Y79         FDRE                                         r  set/count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y79         FDRE (Prop_fdre_C_Q)         0.419     5.655 f  set/count_reg[9]/Q
                         net (fo=2, routed)           0.821     6.475    set/count_reg_n_0_[9]
    SLICE_X15Y78         LUT4 (Prop_lut4_I0_O)        0.296     6.771 r  set/FSM_sequential_BTN_state[1]_i_6/O
                         net (fo=1, routed)           0.995     7.767    set/FSM_sequential_BTN_state[1]_i_6_n_0
    SLICE_X15Y79         LUT6 (Prop_lut6_I2_O)        0.124     7.891 r  set/FSM_sequential_BTN_state[1]_i_4/O
                         net (fo=2, routed)           0.712     8.603    set/FSM_sequential_BTN_state[1]_i_4_n_0
    SLICE_X13Y80         LUT4 (Prop_lut4_I1_O)        0.124     8.727 r  set/FSM_sequential_BTN_state[1]_i_2/O
                         net (fo=35, routed)          0.314     9.041    set/FSM_sequential_BTN_state[1]_i_2_n_0
    SLICE_X13Y78         LUT5 (Prop_lut5_I2_O)        0.124     9.165 r  set/count[31]_i_1__1/O
                         net (fo=31, routed)          0.534     9.699    set/count[31]_i_1__1_n_0
    SLICE_X15Y76         FDRE                                         r  set/count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.509    14.932    set/CLK_IBUF_BUFG
    SLICE_X15Y76         FDRE                                         r  set/count_reg[1]/C
                         clock pessimism              0.277    15.209    
                         clock uncertainty           -0.035    15.173    
    SLICE_X15Y76         FDRE (Setup_fdre_C_CE)      -0.205    14.968    set/count_reg[1]
  -------------------------------------------------------------------
                         required time                         14.968    
                         arrival time                          -9.699    
  -------------------------------------------------------------------
                         slack                                  5.269    

Slack (MET) :             5.269ns  (required time - arrival time)
  Source:                 set/count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            set/count_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.463ns  (logic 1.087ns (24.354%)  route 3.376ns (75.646%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.932ns = ( 14.932 - 10.000 ) 
    Source Clock Delay      (SCD):    5.236ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.633     5.236    set/CLK_IBUF_BUFG
    SLICE_X15Y79         FDRE                                         r  set/count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y79         FDRE (Prop_fdre_C_Q)         0.419     5.655 f  set/count_reg[9]/Q
                         net (fo=2, routed)           0.821     6.475    set/count_reg_n_0_[9]
    SLICE_X15Y78         LUT4 (Prop_lut4_I0_O)        0.296     6.771 r  set/FSM_sequential_BTN_state[1]_i_6/O
                         net (fo=1, routed)           0.995     7.767    set/FSM_sequential_BTN_state[1]_i_6_n_0
    SLICE_X15Y79         LUT6 (Prop_lut6_I2_O)        0.124     7.891 r  set/FSM_sequential_BTN_state[1]_i_4/O
                         net (fo=2, routed)           0.712     8.603    set/FSM_sequential_BTN_state[1]_i_4_n_0
    SLICE_X13Y80         LUT4 (Prop_lut4_I1_O)        0.124     8.727 r  set/FSM_sequential_BTN_state[1]_i_2/O
                         net (fo=35, routed)          0.314     9.041    set/FSM_sequential_BTN_state[1]_i_2_n_0
    SLICE_X13Y78         LUT5 (Prop_lut5_I2_O)        0.124     9.165 r  set/count[31]_i_1__1/O
                         net (fo=31, routed)          0.534     9.699    set/count[31]_i_1__1_n_0
    SLICE_X15Y76         FDRE                                         r  set/count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.509    14.932    set/CLK_IBUF_BUFG
    SLICE_X15Y76         FDRE                                         r  set/count_reg[2]/C
                         clock pessimism              0.277    15.209    
                         clock uncertainty           -0.035    15.173    
    SLICE_X15Y76         FDRE (Setup_fdre_C_CE)      -0.205    14.968    set/count_reg[2]
  -------------------------------------------------------------------
                         required time                         14.968    
                         arrival time                          -9.699    
  -------------------------------------------------------------------
                         slack                                  5.269    

Slack (MET) :             5.269ns  (required time - arrival time)
  Source:                 set/count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            set/count_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.463ns  (logic 1.087ns (24.354%)  route 3.376ns (75.646%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.932ns = ( 14.932 - 10.000 ) 
    Source Clock Delay      (SCD):    5.236ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.633     5.236    set/CLK_IBUF_BUFG
    SLICE_X15Y79         FDRE                                         r  set/count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y79         FDRE (Prop_fdre_C_Q)         0.419     5.655 f  set/count_reg[9]/Q
                         net (fo=2, routed)           0.821     6.475    set/count_reg_n_0_[9]
    SLICE_X15Y78         LUT4 (Prop_lut4_I0_O)        0.296     6.771 r  set/FSM_sequential_BTN_state[1]_i_6/O
                         net (fo=1, routed)           0.995     7.767    set/FSM_sequential_BTN_state[1]_i_6_n_0
    SLICE_X15Y79         LUT6 (Prop_lut6_I2_O)        0.124     7.891 r  set/FSM_sequential_BTN_state[1]_i_4/O
                         net (fo=2, routed)           0.712     8.603    set/FSM_sequential_BTN_state[1]_i_4_n_0
    SLICE_X13Y80         LUT4 (Prop_lut4_I1_O)        0.124     8.727 r  set/FSM_sequential_BTN_state[1]_i_2/O
                         net (fo=35, routed)          0.314     9.041    set/FSM_sequential_BTN_state[1]_i_2_n_0
    SLICE_X13Y78         LUT5 (Prop_lut5_I2_O)        0.124     9.165 r  set/count[31]_i_1__1/O
                         net (fo=31, routed)          0.534     9.699    set/count[31]_i_1__1_n_0
    SLICE_X15Y76         FDRE                                         r  set/count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.509    14.932    set/CLK_IBUF_BUFG
    SLICE_X15Y76         FDRE                                         r  set/count_reg[3]/C
                         clock pessimism              0.277    15.209    
                         clock uncertainty           -0.035    15.173    
    SLICE_X15Y76         FDRE (Setup_fdre_C_CE)      -0.205    14.968    set/count_reg[3]
  -------------------------------------------------------------------
                         required time                         14.968    
                         arrival time                          -9.699    
  -------------------------------------------------------------------
                         slack                                  5.269    

Slack (MET) :             5.269ns  (required time - arrival time)
  Source:                 set/count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            set/count_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.463ns  (logic 1.087ns (24.354%)  route 3.376ns (75.646%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.932ns = ( 14.932 - 10.000 ) 
    Source Clock Delay      (SCD):    5.236ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.633     5.236    set/CLK_IBUF_BUFG
    SLICE_X15Y79         FDRE                                         r  set/count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y79         FDRE (Prop_fdre_C_Q)         0.419     5.655 f  set/count_reg[9]/Q
                         net (fo=2, routed)           0.821     6.475    set/count_reg_n_0_[9]
    SLICE_X15Y78         LUT4 (Prop_lut4_I0_O)        0.296     6.771 r  set/FSM_sequential_BTN_state[1]_i_6/O
                         net (fo=1, routed)           0.995     7.767    set/FSM_sequential_BTN_state[1]_i_6_n_0
    SLICE_X15Y79         LUT6 (Prop_lut6_I2_O)        0.124     7.891 r  set/FSM_sequential_BTN_state[1]_i_4/O
                         net (fo=2, routed)           0.712     8.603    set/FSM_sequential_BTN_state[1]_i_4_n_0
    SLICE_X13Y80         LUT4 (Prop_lut4_I1_O)        0.124     8.727 r  set/FSM_sequential_BTN_state[1]_i_2/O
                         net (fo=35, routed)          0.314     9.041    set/FSM_sequential_BTN_state[1]_i_2_n_0
    SLICE_X13Y78         LUT5 (Prop_lut5_I2_O)        0.124     9.165 r  set/count[31]_i_1__1/O
                         net (fo=31, routed)          0.534     9.699    set/count[31]_i_1__1_n_0
    SLICE_X15Y76         FDRE                                         r  set/count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.509    14.932    set/CLK_IBUF_BUFG
    SLICE_X15Y76         FDRE                                         r  set/count_reg[4]/C
                         clock pessimism              0.277    15.209    
                         clock uncertainty           -0.035    15.173    
    SLICE_X15Y76         FDRE (Setup_fdre_C_CE)      -0.205    14.968    set/count_reg[4]
  -------------------------------------------------------------------
                         required time                         14.968    
                         arrival time                          -9.699    
  -------------------------------------------------------------------
                         slack                                  5.269    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 set/FSM_sequential_BTN_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            set/count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.209ns (64.423%)  route 0.115ns (35.576%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.565     1.484    set/CLK_IBUF_BUFG
    SLICE_X12Y78         FDRE                                         r  set/FSM_sequential_BTN_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y78         FDRE (Prop_fdre_C_Q)         0.164     1.648 r  set/FSM_sequential_BTN_state_reg[1]/Q
                         net (fo=5, routed)           0.115     1.764    set/BTN_state__0[1]
    SLICE_X13Y78         LUT6 (Prop_lut6_I4_O)        0.045     1.809 r  set/count[0]_i_1/O
                         net (fo=1, routed)           0.000     1.809    set/count[0]_i_1_n_0
    SLICE_X13Y78         FDRE                                         r  set/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.834     1.999    set/CLK_IBUF_BUFG
    SLICE_X13Y78         FDRE                                         r  set/count_reg[0]/C
                         clock pessimism             -0.501     1.497    
    SLICE_X13Y78         FDRE (Hold_fdre_C_D)         0.091     1.588    set/count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.809    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 cronos/div/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cronos/div/clockfx_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.227ns (72.187%)  route 0.087ns (27.813%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.491ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.572     1.491    cronos/div/CLK_IBUF_BUFG
    SLICE_X11Y87         FDRE                                         r  cronos/div/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y87         FDRE (Prop_fdre_C_Q)         0.128     1.619 r  cronos/div/counter_reg[0]/Q
                         net (fo=4, routed)           0.087     1.707    cronos/div/counter[0]
    SLICE_X11Y87         LUT6 (Prop_lut6_I2_O)        0.099     1.806 r  cronos/div/clockfx_i_1/O
                         net (fo=1, routed)           0.000     1.806    cronos/div/clockfx_0
    SLICE_X11Y87         FDRE                                         r  cronos/div/clockfx_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.842     2.007    cronos/div/CLK_IBUF_BUFG
    SLICE_X11Y87         FDRE                                         r  cronos/div/clockfx_reg/C
                         clock pessimism             -0.515     1.491    
    SLICE_X11Y87         FDRE (Hold_fdre_C_D)         0.091     1.582    cronos/div/clockfx_reg
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 watch/clk_divider_instance/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            watch/clk_divider_instance/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.384%)  route 0.175ns (45.616%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.562     1.481    watch/clk_divider_instance/CLK_IBUF_BUFG
    SLICE_X10Y74         FDRE                                         r  watch/clk_divider_instance/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y74         FDRE (Prop_fdre_C_Q)         0.164     1.645 f  watch/clk_divider_instance/counter_reg[0]/Q
                         net (fo=3, routed)           0.175     1.821    watch/clk_divider_instance/counter_reg_n_0_[0]
    SLICE_X10Y74         LUT1 (Prop_lut1_I0_O)        0.045     1.866 r  watch/clk_divider_instance/counter[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.866    watch/clk_divider_instance/counter[0]
    SLICE_X10Y74         FDRE                                         r  watch/clk_divider_instance/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.830     1.995    watch/clk_divider_instance/CLK_IBUF_BUFG
    SLICE_X10Y74         FDRE                                         r  watch/clk_divider_instance/counter_reg[0]/C
                         clock pessimism             -0.513     1.481    
    SLICE_X10Y74         FDRE (Hold_fdre_C_D)         0.120     1.601    watch/clk_divider_instance/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.866    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 set/FSM_sequential_BTN_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            set/clrd_btn_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.207ns (51.312%)  route 0.196ns (48.688%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.565     1.484    set/CLK_IBUF_BUFG
    SLICE_X12Y78         FDRE                                         r  set/FSM_sequential_BTN_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y78         FDRE (Prop_fdre_C_Q)         0.164     1.648 f  set/FSM_sequential_BTN_state_reg[1]/Q
                         net (fo=5, routed)           0.196     1.845    set/BTN_state__0[1]
    SLICE_X12Y78         LUT5 (Prop_lut5_I2_O)        0.043     1.888 r  set/clrd_btn_i_1/O
                         net (fo=1, routed)           0.000     1.888    set/clrd_btn_i_1_n_0
    SLICE_X12Y78         FDRE                                         r  set/clrd_btn_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.834     1.999    set/CLK_IBUF_BUFG
    SLICE_X12Y78         FDRE                                         r  set/clrd_btn_reg/C
                         clock pessimism             -0.514     1.484    
    SLICE_X12Y78         FDRE (Hold_fdre_C_D)         0.131     1.615    set/clrd_btn_reg
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.888    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 watch/counter_instance/c_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            watch/counter_instance/c_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.184ns (47.478%)  route 0.204ns (52.522%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.593     1.512    watch/counter_instance/CLK_IBUF_BUFG
    SLICE_X5Y77          FDRE                                         r  watch/counter_instance/c_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y77          FDRE (Prop_fdre_C_Q)         0.141     1.653 r  watch/counter_instance/c_reg[0]/Q
                         net (fo=19, routed)          0.204     1.857    watch/counter_instance/c_reg[0]_0
    SLICE_X5Y77          LUT4 (Prop_lut4_I1_O)        0.043     1.900 r  watch/counter_instance/c[2]_i_1/O
                         net (fo=1, routed)           0.000     1.900    watch/counter_instance/c[2]_i_1_n_0
    SLICE_X5Y77          FDRE                                         r  watch/counter_instance/c_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.861     2.026    watch/counter_instance/CLK_IBUF_BUFG
    SLICE_X5Y77          FDRE                                         r  watch/counter_instance/c_reg[2]/C
                         clock pessimism             -0.513     1.512    
    SLICE_X5Y77          FDRE (Hold_fdre_C_D)         0.107     1.619    watch/counter_instance/c_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           1.900    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 set/FSM_sequential_BTN_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            set/FSM_sequential_BTN_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.209ns (51.552%)  route 0.196ns (48.448%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.565     1.484    set/CLK_IBUF_BUFG
    SLICE_X12Y78         FDRE                                         r  set/FSM_sequential_BTN_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y78         FDRE (Prop_fdre_C_Q)         0.164     1.648 r  set/FSM_sequential_BTN_state_reg[1]/Q
                         net (fo=5, routed)           0.196     1.845    set/BTN_state__0[1]
    SLICE_X12Y78         LUT4 (Prop_lut4_I0_O)        0.045     1.890 r  set/FSM_sequential_BTN_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.890    set/FSM_sequential_BTN_state[0]_i_1_n_0
    SLICE_X12Y78         FDRE                                         r  set/FSM_sequential_BTN_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.834     1.999    set/CLK_IBUF_BUFG
    SLICE_X12Y78         FDRE                                         r  set/FSM_sequential_BTN_state_reg[0]/C
                         clock pessimism             -0.514     1.484    
    SLICE_X12Y78         FDRE (Hold_fdre_C_D)         0.121     1.605    set/FSM_sequential_BTN_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.890    
  -------------------------------------------------------------------
                         slack                                  0.284    

Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 set/FSM_sequential_BTN_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            set/FSM_sequential_BTN_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.209ns (51.552%)  route 0.196ns (48.448%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.565     1.484    set/CLK_IBUF_BUFG
    SLICE_X12Y78         FDRE                                         r  set/FSM_sequential_BTN_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y78         FDRE (Prop_fdre_C_Q)         0.164     1.648 r  set/FSM_sequential_BTN_state_reg[1]/Q
                         net (fo=5, routed)           0.196     1.845    set/BTN_state__0[1]
    SLICE_X12Y78         LUT4 (Prop_lut4_I3_O)        0.045     1.890 r  set/FSM_sequential_BTN_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.890    set/FSM_sequential_BTN_state[1]_i_1_n_0
    SLICE_X12Y78         FDRE                                         r  set/FSM_sequential_BTN_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.834     1.999    set/CLK_IBUF_BUFG
    SLICE_X12Y78         FDRE                                         r  set/FSM_sequential_BTN_state_reg[1]/C
                         clock pessimism             -0.514     1.484    
    SLICE_X12Y78         FDRE (Hold_fdre_C_D)         0.120     1.604    set/FSM_sequential_BTN_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.890    
  -------------------------------------------------------------------
                         slack                                  0.285    

Slack (MET) :             0.297ns  (arrival time - required time)
  Source:                 watch/counter_instance/c_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            watch/counter_instance/c_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.186ns (47.994%)  route 0.202ns (52.006%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.593     1.512    watch/counter_instance/CLK_IBUF_BUFG
    SLICE_X5Y77          FDRE                                         r  watch/counter_instance/c_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y77          FDRE (Prop_fdre_C_Q)         0.141     1.653 r  watch/counter_instance/c_reg[0]/Q
                         net (fo=19, routed)          0.202     1.855    watch/counter_instance/c_reg[0]_0
    SLICE_X5Y77          LUT2 (Prop_lut2_I1_O)        0.045     1.900 r  watch/counter_instance/c[0]_i_1/O
                         net (fo=1, routed)           0.000     1.900    watch/counter_instance/c[0]_i_1_n_0
    SLICE_X5Y77          FDRE                                         r  watch/counter_instance/c_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.861     2.026    watch/counter_instance/CLK_IBUF_BUFG
    SLICE_X5Y77          FDRE                                         r  watch/counter_instance/c_reg[0]/C
                         clock pessimism             -0.513     1.512    
    SLICE_X5Y77          FDRE (Hold_fdre_C_D)         0.091     1.603    watch/counter_instance/c_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.900    
  -------------------------------------------------------------------
                         slack                                  0.297    

Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 watch/counter_instance/c_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            watch/counter_instance/c_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.186ns (47.747%)  route 0.204ns (52.253%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.593     1.512    watch/counter_instance/CLK_IBUF_BUFG
    SLICE_X5Y77          FDRE                                         r  watch/counter_instance/c_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y77          FDRE (Prop_fdre_C_Q)         0.141     1.653 r  watch/counter_instance/c_reg[0]/Q
                         net (fo=19, routed)          0.204     1.857    watch/counter_instance/c_reg[0]_0
    SLICE_X5Y77          LUT3 (Prop_lut3_I0_O)        0.045     1.902 r  watch/counter_instance/c[1]_i_1/O
                         net (fo=1, routed)           0.000     1.902    watch/counter_instance/c[1]_i_1_n_0
    SLICE_X5Y77          FDRE                                         r  watch/counter_instance/c_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.861     2.026    watch/counter_instance/CLK_IBUF_BUFG
    SLICE_X5Y77          FDRE                                         r  watch/counter_instance/c_reg[1]/C
                         clock pessimism             -0.513     1.512    
    SLICE_X5Y77          FDRE (Hold_fdre_C_D)         0.092     1.604    watch/counter_instance/c_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.902    
  -------------------------------------------------------------------
                         slack                                  0.298    

Slack (MET) :             0.374ns  (arrival time - required time)
  Source:                 watch/clk_divider_instance/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            watch/clk_divider_instance/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.509ns  (logic 0.254ns (49.950%)  route 0.255ns (50.050%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.562     1.481    watch/clk_divider_instance/CLK_IBUF_BUFG
    SLICE_X8Y74          FDRE                                         r  watch/clk_divider_instance/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y74          FDRE (Prop_fdre_C_Q)         0.164     1.645 f  watch/clk_divider_instance/counter_reg[5]/Q
                         net (fo=2, routed)           0.119     1.765    watch/clk_divider_instance/counter_reg_n_0_[5]
    SLICE_X8Y73          LUT6 (Prop_lut6_I2_O)        0.045     1.810 f  watch/clk_divider_instance/counter[17]_i_2/O
                         net (fo=18, routed)          0.135     1.945    watch/clk_divider_instance/clockfx
    SLICE_X8Y73          LUT2 (Prop_lut2_I0_O)        0.045     1.990 r  watch/clk_divider_instance/counter[1]_i_1__0/O
                         net (fo=1, routed)           0.000     1.990    watch/clk_divider_instance/counter[1]
    SLICE_X8Y73          FDRE                                         r  watch/clk_divider_instance/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.831     1.996    watch/clk_divider_instance/CLK_IBUF_BUFG
    SLICE_X8Y73          FDRE                                         r  watch/clk_divider_instance/counter_reg[1]/C
                         clock pessimism             -0.500     1.495    
    SLICE_X8Y73          FDRE (Hold_fdre_C_D)         0.121     1.616    watch/clk_divider_instance/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           1.990    
  -------------------------------------------------------------------
                         slack                                  0.374    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y78     conv_h/vOut_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y77     conv_h/vOut_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y77     conv_h/vOut_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y77     conv_h/vOut_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y78     conv_h/vOut_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y77     conv_h/vOut_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X11Y85    cronos/div/counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X11Y85    cronos/div/counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X11Y86    cronos/div/counter_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y77     conv_h/vOut_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y77     conv_h/vOut_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y77     conv_h/vOut_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y77     conv_h/vOut_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y87    cronos/div/counter_reg[23]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y87    cronos/div/counter_reg[25]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X15Y77    set/count_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X15Y77    set/count_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y74    watch/clk_divider_instance/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y87    cronos/div/clockfx_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y78     conv_h/vOut_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y78     conv_h/vOut_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y77     conv_h/vOut_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y77     conv_h/vOut_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y77     conv_h/vOut_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y78     conv_h/vOut_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y78     conv_h/vOut_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y77     conv_h/vOut_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y85    cronos/div/counter_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y85    cronos/div/counter_reg[12]/C



