// Seed: 3145805455
module module_0 (
    input tri1 id_0,
    input tri1 id_1,
    input wor id_2,
    output supply0 id_3,
    input supply0 id_4,
    input supply0 id_5,
    input wor id_6,
    input wand id_7,
    input tri0 id_8,
    output wand id_9,
    output wand id_10,
    output wire id_11
);
  assign id_9 = 1;
  id_13 :
  assert property (@(negedge !id_2) id_8)
  else $unsigned(39);
  ;
  wire id_14;
  ;
  logic id_15, id_16;
endmodule
module module_1 #(
    parameter id_19 = 32'd59
) (
    input wand id_0,
    input uwire id_1
    , id_23,
    input supply0 id_2,
    input tri1 id_3,
    input tri id_4,
    input wor id_5,
    output tri1 id_6,
    output supply0 id_7,
    input wire id_8,
    input tri0 id_9,
    input tri id_10,
    output wand id_11,
    output tri0 id_12,
    input uwire id_13,
    output tri0 id_14,
    output wor id_15,
    input tri0 id_16,
    input supply1 id_17,
    input tri1 id_18,
    output uwire _id_19
    , id_24,
    input supply1 id_20,
    output tri1 id_21
);
  logic [-1 : id_19  ==  -1] id_25;
  ;
  module_0 modCall_1 (
      id_20,
      id_18,
      id_13,
      id_6,
      id_16,
      id_16,
      id_18,
      id_10,
      id_8,
      id_15,
      id_21,
      id_12
  );
  assign modCall_1.id_10 = 0;
  parameter id_26 = 1;
  wire id_27, id_28, id_29;
endmodule
