<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="Procesador_3.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_LSO" xil_pn:name=".lso"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ALU.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="ALU.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="ALU.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="IM.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="IM.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="IM.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="UC.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="UC.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="UC.xst"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="modifierPSR.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="modifierPSR.stx"/>
    <file xil_pn:fileType="FILE_VHDL_INSTTEMPLATE" xil_pn:name="modifierPSR.vhi"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="modifierPSR.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="modifier_PSR.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="modifier_PSR.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="modifier_PSR.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="pSR.prj"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="pSR.spl"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="pSR.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="pSR.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VHDL_INSTTEMPLATE" xil_pn:name="pSR.vhi"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="pSR.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="procesadorUnion.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="procesadorUnion.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="procesadorUnion.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="prueba_aLU_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="prueba_modifierPSR_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="prueba_pSR_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="prueba_procesadorUnion_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="prueba_procesadorUnion_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="prueba_procesadorUnion_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="prueba_procesadorUnion_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1492901895" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1492901895">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1492907141" xil_pn:in_ck="-8410971974586891843" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1492907141">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ALU.vhd"/>
      <outfile xil_pn:name="IM.vhd"/>
      <outfile xil_pn:name="MUX.vhd"/>
      <outfile xil_pn:name="Prueba_sEU.vhd"/>
      <outfile xil_pn:name="RegisterFile.vhd"/>
      <outfile xil_pn:name="SEU.vhd"/>
      <outfile xil_pn:name="Suma.vhd"/>
      <outfile xil_pn:name="UC.vhd"/>
      <outfile xil_pn:name="modifierPSR.vhd"/>
      <outfile xil_pn:name="nPC.vhd"/>
      <outfile xil_pn:name="pSR.vhd"/>
      <outfile xil_pn:name="procesadorUnion.vhd"/>
      <outfile xil_pn:name="prueba_aLU.vhd"/>
      <outfile xil_pn:name="prueba_iM.vhd"/>
      <outfile xil_pn:name="prueba_mUX.vhd"/>
      <outfile xil_pn:name="prueba_modifierPSR.vhd"/>
      <outfile xil_pn:name="prueba_nPC.vhd"/>
      <outfile xil_pn:name="prueba_pSR.vhd"/>
      <outfile xil_pn:name="prueba_procesadorUnion.vhd"/>
      <outfile xil_pn:name="prueba_registerFile.vhd"/>
      <outfile xil_pn:name="prueba_sumador.vhd"/>
      <outfile xil_pn:name="prueba_uC.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1492907065" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-8284683827015034481" xil_pn:start_ts="1492907065">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1492907065" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="1010854433513203025" xil_pn:start_ts="1492907065">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1492907065" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="3500623306361754323" xil_pn:start_ts="1492907065">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1492907145" xil_pn:in_ck="-8410971974586891843" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1492907145">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ALU.vhd"/>
      <outfile xil_pn:name="IM.vhd"/>
      <outfile xil_pn:name="MUX.vhd"/>
      <outfile xil_pn:name="Prueba_sEU.vhd"/>
      <outfile xil_pn:name="RegisterFile.vhd"/>
      <outfile xil_pn:name="SEU.vhd"/>
      <outfile xil_pn:name="Suma.vhd"/>
      <outfile xil_pn:name="UC.vhd"/>
      <outfile xil_pn:name="modifierPSR.vhd"/>
      <outfile xil_pn:name="nPC.vhd"/>
      <outfile xil_pn:name="pSR.vhd"/>
      <outfile xil_pn:name="procesadorUnion.vhd"/>
      <outfile xil_pn:name="prueba_aLU.vhd"/>
      <outfile xil_pn:name="prueba_iM.vhd"/>
      <outfile xil_pn:name="prueba_mUX.vhd"/>
      <outfile xil_pn:name="prueba_modifierPSR.vhd"/>
      <outfile xil_pn:name="prueba_nPC.vhd"/>
      <outfile xil_pn:name="prueba_pSR.vhd"/>
      <outfile xil_pn:name="prueba_procesadorUnion.vhd"/>
      <outfile xil_pn:name="prueba_registerFile.vhd"/>
      <outfile xil_pn:name="prueba_sumador.vhd"/>
      <outfile xil_pn:name="prueba_uC.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1492907154" xil_pn:in_ck="-8410971974586891843" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="1024283795712339232" xil_pn:start_ts="1492907145">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="prueba_procesadorUnion_beh.prj"/>
      <outfile xil_pn:name="prueba_procesadorUnion_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1492907154" xil_pn:in_ck="8269157645640551592" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="2283000827569313805" xil_pn:start_ts="1492907154">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="prueba_procesadorUnion_isim_beh.wdb"/>
    </transform>
  </transforms>

</generated_project>
