{
  "Header": {
    "Copyright": "Copyright (c) 2001 - 2025 Intel Corporation. All rights reserved.",
    "Info": "Performance Monitoring Events for 5th Generation Intel(R) Xeon(R) Processor Scalable Family - V1.21",
    "DatePublished": "11/20/2025",
    "Version": "1.21",
    "Legend": ""
  },
  "Events": [
    {
      "Unit": "PCU",
      "EventCode": "0x01",
      "UMask": "0x00",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00000000",
      "EventName": "UNC_P_CLOCKTICKS",
      "BriefDescription": "PCU PCLK Clockticks",
      "PublicDescription": "Number of PCU PCLK Clock cycles while the event is enabled",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "IRP",
      "EventCode": "0x01",
      "UMask": "0x00",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00000000",
      "EventName": "UNC_I_CLOCKTICKS",
      "BriefDescription": "IRP Clockticks",
      "PublicDescription": "Number of IRP clock cycles while the event is enabled",
      "Counter": "0,1",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "IRP",
      "EventCode": "0x16",
      "UMask": "0x00",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00000000",
      "EventName": "UNC_I_FAF_TRANSACTIONS",
      "BriefDescription": "FAF allocation -- sent to ADQ",
      "PublicDescription": "FAF allocation -- sent to ADQ",
      "Counter": "0,1",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "IRP",
      "EventCode": "0x17",
      "UMask": "0x00",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00000000",
      "EventName": "UNC_I_FAF_FULL",
      "BriefDescription": "FAF RF full",
      "PublicDescription": "FAF RF full",
      "Counter": "0,1",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "IRP",
      "EventCode": "0x18",
      "UMask": "0x00",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00000000",
      "EventName": "UNC_I_FAF_INSERTS",
      "BriefDescription": "FAF - request insert from TC.",
      "PublicDescription": "FAF - request insert from TC.",
      "Counter": "0,1",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "IRP",
      "EventCode": "0x19",
      "UMask": "0x00",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00000000",
      "EventName": "UNC_I_FAF_OCCUPANCY",
      "BriefDescription": "FAF occupancy",
      "PublicDescription": "FAF occupancy",
      "Counter": "0,1",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "IRP",
      "EventCode": "0x1f",
      "UMask": "0x10",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00000000",
      "EventName": "UNC_I_MISC1.LOST_FWD",
      "BriefDescription": "Misc Events - Set 1 : Lost Forward",
      "PublicDescription": "Misc Events - Set 1 : Lost Forward : Snoop pulled away ownership before a write was committed",
      "Counter": "0,1",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "IRP",
      "EventCode": "0x20",
      "UMask": "0x01",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00000000",
      "EventName": "UNC_I_IRP_ALL.INBOUND_INSERTS",
      "BriefDescription": ": All Inserts Inbound (p2p + faf + cset)",
      "PublicDescription": ": All Inserts Inbound (p2p + faf + cset)",
      "Counter": "0,1",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "M2PCIe",
      "EventCode": "0x01",
      "UMask": "0x00",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00000000",
      "EventName": "UNC_M2P_CLOCKTICKS",
      "BriefDescription": "M2P Clockticks",
      "PublicDescription": "Number of M2P clock cycles while the event is enabled",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "M2PCIe",
      "EventCode": "0xc0",
      "UMask": "0x00",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00",
      "EventName": "UNC_M2P_CMS_CLOCKTICKS",
      "BriefDescription": "CMS Clockticks",
      "PublicDescription": "CMS Clockticks",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "IIO",
      "EventCode": "0x01",
      "UMask": "0x00",
      "PortMask": "0x0000",
      "FCMask": "0x00",
      "UMaskExt": "0x00000000",
      "EventName": "UNC_IIO_CLOCKTICKS",
      "BriefDescription": "IIO Clockticks",
      "PublicDescription": "Number of IIO clock cycles while the event is enabled",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "IIO",
      "EventCode": "0x83",
      "UMask": "0x01",
      "PortMask": "0x0001",
      "FCMask": "0x07",
      "UMaskExt": "0x00000000",
      "EventName": "UNC_IIO_DATA_REQ_OF_CPU.MEM_WRITE.PART0",
      "BriefDescription": "Write request of 4 bytes made by IIO Part0 to Memory",
      "PublicDescription": "Data requested of the CPU : Card writing to DRAM : Number of DWs (4 bytes) the card requests of the main die.    Includes all requests initiated by the Card, including reads and writes. : x16 card plugged in to stack, Or x8 card plugged in to Lane 0/1, Or x4 card is plugged in to slot 0",
      "Counter": "0,1",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "IIO",
      "EventCode": "0x83",
      "UMask": "0x01",
      "PortMask": "0x0002",
      "FCMask": "0x07",
      "UMaskExt": "0x00000000",
      "EventName": "UNC_IIO_DATA_REQ_OF_CPU.MEM_WRITE.PART1",
      "BriefDescription": "Write request of 4 bytes made by IIO Part1 to Memory",
      "PublicDescription": "Data requested of the CPU : Card writing to DRAM : Number of DWs (4 bytes) the card requests of the main die.    Includes all requests initiated by the Card, including reads and writes. : x4 card is plugged in to slot 1",
      "Counter": "0,1",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "IIO",
      "EventCode": "0x83",
      "UMask": "0x01",
      "PortMask": "0x0004",
      "FCMask": "0x07",
      "UMaskExt": "0x00000000",
      "EventName": "UNC_IIO_DATA_REQ_OF_CPU.MEM_WRITE.PART2",
      "BriefDescription": "Write request of 4 bytes made by IIO Part2 to Memory",
      "PublicDescription": "Data requested of the CPU : Card writing to DRAM : Number of DWs (4 bytes) the card requests of the main die.    Includes all requests initiated by the Card, including reads and writes. : x8 card plugged in to Lane 2/3, Or x4 card is plugged in to slot 1",
      "Counter": "0,1",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "IIO",
      "EventCode": "0x83",
      "UMask": "0x01",
      "PortMask": "0x0008",
      "FCMask": "0x07",
      "UMaskExt": "0x00000000",
      "EventName": "UNC_IIO_DATA_REQ_OF_CPU.MEM_WRITE.PART3",
      "BriefDescription": "Write request of 4 bytes made by IIO Part3 to Memory",
      "PublicDescription": "Data requested of the CPU : Card writing to DRAM : Number of DWs (4 bytes) the card requests of the main die.    Includes all requests initiated by the Card, including reads and writes. : x4 card is plugged in to slot 3",
      "Counter": "0,1",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "IIO",
      "EventCode": "0x83",
      "UMask": "0x04",
      "PortMask": "0x0001",
      "FCMask": "0x07",
      "UMaskExt": "0x00000000",
      "EventName": "UNC_IIO_DATA_REQ_OF_CPU.MEM_READ.PART0",
      "BriefDescription": "Read request for 4 bytes made by IIO Part0 to Memory",
      "PublicDescription": "Data requested of the CPU : Card reading from DRAM : Number of DWs (4 bytes) the card requests of the main die.    Includes all requests initiated by the Card, including reads and writes. : x16 card plugged in to stack, Or x8 card plugged in to Lane 0/1, Or x4 card is plugged in to slot 0",
      "Counter": "0,1",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "IIO",
      "EventCode": "0x83",
      "UMask": "0x04",
      "PortMask": "0x0002",
      "FCMask": "0x07",
      "UMaskExt": "0x00000000",
      "EventName": "UNC_IIO_DATA_REQ_OF_CPU.MEM_READ.PART1",
      "BriefDescription": "Read request for 4 bytes made by IIO Part1 to Memory",
      "PublicDescription": "Data requested of the CPU : Card reading from DRAM : Number of DWs (4 bytes) the card requests of the main die.    Includes all requests initiated by the Card, including reads and writes. : x4 card is plugged in to slot 1",
      "Counter": "0,1",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "IIO",
      "EventCode": "0x83",
      "UMask": "0x04",
      "PortMask": "0x0004",
      "FCMask": "0x07",
      "UMaskExt": "0x00000000",
      "EventName": "UNC_IIO_DATA_REQ_OF_CPU.MEM_READ.PART2",
      "BriefDescription": "Read request for 4 bytes made by IIO Part2 to Memory",
      "PublicDescription": "Data requested of the CPU : Card reading from DRAM : Number of DWs (4 bytes) the card requests of the main die.    Includes all requests initiated by the Card, including reads and writes. : x8 card plugged in to Lane 2/3, Or x4 card is plugged in to slot 1",
      "Counter": "0,1",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "IIO",
      "EventCode": "0x83",
      "UMask": "0x04",
      "PortMask": "0x0008",
      "FCMask": "0x07",
      "UMaskExt": "0x00000000",
      "EventName": "UNC_IIO_DATA_REQ_OF_CPU.MEM_READ.PART3",
      "BriefDescription": "Read request for 4 bytes made by IIO Part3 to Memory",
      "PublicDescription": "Data requested of the CPU : Card reading from DRAM : Number of DWs (4 bytes) the card requests of the main die.    Includes all requests initiated by the Card, including reads and writes. : x4 card is plugged in to slot 3",
      "Counter": "0,1",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "IIO",
      "EventCode": "0x83",
      "UMask": "0x01",
      "PortMask": "0x0010",
      "FCMask": "0x07",
      "UMaskExt": "0x00000000",
      "EventName": "UNC_IIO_DATA_REQ_OF_CPU.MEM_WRITE.PART4",
      "BriefDescription": "Data requested of the CPU : Card writing to DRAM",
      "PublicDescription": "Data requested of the CPU : Card writing to DRAM : Number of DWs (4 bytes) the card requests of the main die.    Includes all requests initiated by the Card, including reads and writes. : x16 card plugged in to stack, Or x8 card plugged in to Lane 0/1, Or x4 card is plugged in to slot 0",
      "Counter": "0,1",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "IIO",
      "EventCode": "0x83",
      "UMask": "0x01",
      "PortMask": "0x0020",
      "FCMask": "0x07",
      "UMaskExt": "0x00000000",
      "EventName": "UNC_IIO_DATA_REQ_OF_CPU.MEM_WRITE.PART5",
      "BriefDescription": "Data requested of the CPU : Card writing to DRAM",
      "PublicDescription": "Data requested of the CPU : Card writing to DRAM : Number of DWs (4 bytes) the card requests of the main die.    Includes all requests initiated by the Card, including reads and writes. : x4 card is plugged in to slot 1",
      "Counter": "0,1",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "IIO",
      "EventCode": "0x83",
      "UMask": "0x01",
      "PortMask": "0x0040",
      "FCMask": "0x07",
      "UMaskExt": "0x00000000",
      "EventName": "UNC_IIO_DATA_REQ_OF_CPU.MEM_WRITE.PART6",
      "BriefDescription": "Data requested of the CPU : Card writing to DRAM",
      "PublicDescription": "Data requested of the CPU : Card writing to DRAM : Number of DWs (4 bytes) the card requests of the main die.    Includes all requests initiated by the Card, including reads and writes. : x8 card plugged in to Lane 2/3, Or x4 card is plugged in to slot 1",
      "Counter": "0,1",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "IIO",
      "EventCode": "0x83",
      "UMask": "0x01",
      "PortMask": "0x0080",
      "FCMask": "0x07",
      "UMaskExt": "0x00000000",
      "EventName": "UNC_IIO_DATA_REQ_OF_CPU.MEM_WRITE.PART7",
      "BriefDescription": "Data requested of the CPU : Card writing to DRAM",
      "PublicDescription": "Data requested of the CPU : Card writing to DRAM : Number of DWs (4 bytes) the card requests of the main die.    Includes all requests initiated by the Card, including reads and writes. : x4 card is plugged in to slot 3",
      "Counter": "0,1",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "IIO",
      "EventCode": "0x83",
      "UMask": "0x04",
      "PortMask": "0x0010",
      "FCMask": "0x07",
      "UMaskExt": "0x00000000",
      "EventName": "UNC_IIO_DATA_REQ_OF_CPU.MEM_READ.PART4",
      "BriefDescription": "Data requested of the CPU : Card reading from DRAM",
      "PublicDescription": "Data requested of the CPU : Card reading from DRAM : Number of DWs (4 bytes) the card requests of the main die.    Includes all requests initiated by the Card, including reads and writes. : x16 card plugged in to stack, Or x8 card plugged in to Lane 0/1, Or x4 card is plugged in to slot 0",
      "Counter": "0,1",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "IIO",
      "EventCode": "0x83",
      "UMask": "0x04",
      "PortMask": "0x0020",
      "FCMask": "0x07",
      "UMaskExt": "0x00000000",
      "EventName": "UNC_IIO_DATA_REQ_OF_CPU.MEM_READ.PART5",
      "BriefDescription": "Data requested of the CPU : Card reading from DRAM",
      "PublicDescription": "Data requested of the CPU : Card reading from DRAM : Number of DWs (4 bytes) the card requests of the main die.    Includes all requests initiated by the Card, including reads and writes. : x4 card is plugged in to slot 1",
      "Counter": "0,1",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "IIO",
      "EventCode": "0x83",
      "UMask": "0x04",
      "PortMask": "0x0040",
      "FCMask": "0x07",
      "UMaskExt": "0x00000000",
      "EventName": "UNC_IIO_DATA_REQ_OF_CPU.MEM_READ.PART6",
      "BriefDescription": "Data requested of the CPU : Card reading from DRAM",
      "PublicDescription": "Data requested of the CPU : Card reading from DRAM : Number of DWs (4 bytes) the card requests of the main die.    Includes all requests initiated by the Card, including reads and writes. : x8 card plugged in to Lane 2/3, Or x4 card is plugged in to slot 1",
      "Counter": "0,1",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "IIO",
      "EventCode": "0x83",
      "UMask": "0x04",
      "PortMask": "0x0080",
      "FCMask": "0x07",
      "UMaskExt": "0x00000000",
      "EventName": "UNC_IIO_DATA_REQ_OF_CPU.MEM_READ.PART7",
      "BriefDescription": "Data requested of the CPU : Card reading from DRAM",
      "PublicDescription": "Data requested of the CPU : Card reading from DRAM : Number of DWs (4 bytes) the card requests of the main die.    Includes all requests initiated by the Card, including reads and writes. : x4 card is plugged in to slot 3",
      "Counter": "0,1",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "IIO",
      "EventCode": "0x84",
      "UMask": "0x01",
      "PortMask": "0x0001",
      "FCMask": "0x07",
      "UMaskExt": "0x00000000",
      "EventName": "UNC_IIO_TXN_REQ_OF_CPU.MEM_WRITE.PART0",
      "BriefDescription": "Write request of up to a 64 byte transaction is made by IIO Part0 to Memory",
      "PublicDescription": "Number Transactions requested of the CPU : Card writing to DRAM : Also known as Inbound.  Number of 64B cache line requests initiated by the Card, including reads and writes. : x16 card plugged in to stack, Or x8 card plugged in to Lane 0/1, Or x4 card is plugged in to slot 0",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "IIO",
      "EventCode": "0x84",
      "UMask": "0x01",
      "PortMask": "0x0002",
      "FCMask": "0x07",
      "UMaskExt": "0x00000000",
      "EventName": "UNC_IIO_TXN_REQ_OF_CPU.MEM_WRITE.PART1",
      "BriefDescription": "Write request of up to a 64 byte transaction is made by IIO Part1 to Memory",
      "PublicDescription": "Number Transactions requested of the CPU : Card writing to DRAM : Also known as Inbound.  Number of 64B cache line requests initiated by the Card, including reads and writes. : x4 card is plugged in to slot 1",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "IIO",
      "EventCode": "0x84",
      "UMask": "0x01",
      "PortMask": "0x0004",
      "FCMask": "0x07",
      "UMaskExt": "0x00000000",
      "EventName": "UNC_IIO_TXN_REQ_OF_CPU.MEM_WRITE.PART2",
      "BriefDescription": "Write request of up to a 64 byte transaction is made by IIO Part2 to Memory",
      "PublicDescription": "Number Transactions requested of the CPU : Card writing to DRAM : Also known as Inbound.  Number of 64B cache line requests initiated by the Card, including reads and writes. : x8 card plugged in to Lane 2/3, Or x4 card is plugged in to slot 1",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "IIO",
      "EventCode": "0x84",
      "UMask": "0x01",
      "PortMask": "0x0008",
      "FCMask": "0x07",
      "UMaskExt": "0x00000000",
      "EventName": "UNC_IIO_TXN_REQ_OF_CPU.MEM_WRITE.PART3",
      "BriefDescription": "Write request of up to a 64 byte transaction is made by IIO Part3 to Memory",
      "PublicDescription": "Number Transactions requested of the CPU : Card writing to DRAM : Also known as Inbound.  Number of 64B cache line requests initiated by the Card, including reads and writes. : x4 card is plugged in to slot 3",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "IIO",
      "EventCode": "0x84",
      "UMask": "0x04",
      "PortMask": "0x0001",
      "FCMask": "0x07",
      "UMaskExt": "0x00000000",
      "EventName": "UNC_IIO_TXN_REQ_OF_CPU.MEM_READ.PART0",
      "BriefDescription": "Read request for up to a 64 byte transaction is made by IIO Part0 to Memory",
      "PublicDescription": "Number Transactions requested of the CPU : Card reading from DRAM : Also known as Inbound.  Number of 64B cache line requests initiated by the Card, including reads and writes. : x16 card plugged in to stack, Or x8 card plugged in to Lane 0/1, Or x4 card is plugged in to slot 0",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "IIO",
      "EventCode": "0x84",
      "UMask": "0x04",
      "PortMask": "0x0002",
      "FCMask": "0x07",
      "UMaskExt": "0x00000000",
      "EventName": "UNC_IIO_TXN_REQ_OF_CPU.MEM_READ.PART1",
      "BriefDescription": "Read request for up to a 64 byte transaction is  made by IIO Part1 to Memory",
      "PublicDescription": "Number Transactions requested of the CPU : Card reading from DRAM : Also known as Inbound.  Number of 64B cache line requests initiated by the Card, including reads and writes. : x4 card is plugged in to slot 1",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "IIO",
      "EventCode": "0x84",
      "UMask": "0x04",
      "PortMask": "0x0004",
      "FCMask": "0x07",
      "UMaskExt": "0x00000000",
      "EventName": "UNC_IIO_TXN_REQ_OF_CPU.MEM_READ.PART2",
      "BriefDescription": "Read request for up to a 64 byte transaction is made by IIO Part2 to Memory",
      "PublicDescription": "Number Transactions requested of the CPU : Card reading from DRAM : Also known as Inbound.  Number of 64B cache line requests initiated by the Card, including reads and writes. : x8 card plugged in to Lane 2/3, Or x4 card is plugged in to slot 1",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "IIO",
      "EventCode": "0x84",
      "UMask": "0x04",
      "PortMask": "0x0008",
      "FCMask": "0x07",
      "UMaskExt": "0x00000000",
      "EventName": "UNC_IIO_TXN_REQ_OF_CPU.MEM_READ.PART3",
      "BriefDescription": "Read request for up to a 64 byte transaction is made by IIO Part3 to Memory",
      "PublicDescription": "Number Transactions requested of the CPU : Card reading from DRAM : Also known as Inbound.  Number of 64B cache line requests initiated by the Card, including reads and writes. : x4 card is plugged in to slot 3",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "IIO",
      "EventCode": "0x84",
      "UMask": "0x01",
      "PortMask": "0x0010",
      "FCMask": "0x07",
      "UMaskExt": "0x00000000",
      "EventName": "UNC_IIO_TXN_REQ_OF_CPU.MEM_WRITE.PART4",
      "BriefDescription": "Number Transactions requested of the CPU : Card writing to DRAM",
      "PublicDescription": "Number Transactions requested of the CPU : Card writing to DRAM : Also known as Inbound.  Number of 64B cache line requests initiated by the Card, including reads and writes. : x16 card plugged in to stack, Or x8 card plugged in to Lane 0/1, Or x4 card is plugged in to slot 0",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "IIO",
      "EventCode": "0x84",
      "UMask": "0x01",
      "PortMask": "0x0020",
      "FCMask": "0x07",
      "UMaskExt": "0x00000000",
      "EventName": "UNC_IIO_TXN_REQ_OF_CPU.MEM_WRITE.PART5",
      "BriefDescription": "Number Transactions requested of the CPU : Card writing to DRAM",
      "PublicDescription": "Number Transactions requested of the CPU : Card writing to DRAM : Also known as Inbound.  Number of 64B cache line requests initiated by the Card, including reads and writes. : x4 card is plugged in to slot 1",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "IIO",
      "EventCode": "0x84",
      "UMask": "0x01",
      "PortMask": "0x0040",
      "FCMask": "0x07",
      "UMaskExt": "0x00000000",
      "EventName": "UNC_IIO_TXN_REQ_OF_CPU.MEM_WRITE.PART6",
      "BriefDescription": "Number Transactions requested of the CPU : Card writing to DRAM",
      "PublicDescription": "Number Transactions requested of the CPU : Card writing to DRAM : Also known as Inbound.  Number of 64B cache line requests initiated by the Card, including reads and writes. : x8 card plugged in to Lane 2/3, Or x4 card is plugged in to slot 1",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "IIO",
      "EventCode": "0x84",
      "UMask": "0x01",
      "PortMask": "0x0080",
      "FCMask": "0x07",
      "UMaskExt": "0x00000000",
      "EventName": "UNC_IIO_TXN_REQ_OF_CPU.MEM_WRITE.PART7",
      "BriefDescription": "Number Transactions requested of the CPU : Card writing to DRAM",
      "PublicDescription": "Number Transactions requested of the CPU : Card writing to DRAM : Also known as Inbound.  Number of 64B cache line requests initiated by the Card, including reads and writes. : x4 card is plugged in to slot 3",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "IIO",
      "EventCode": "0x84",
      "UMask": "0x04",
      "PortMask": "0x0010",
      "FCMask": "0x07",
      "UMaskExt": "0x00000000",
      "EventName": "UNC_IIO_TXN_REQ_OF_CPU.MEM_READ.PART4",
      "BriefDescription": "Number Transactions requested of the CPU : Card reading from DRAM",
      "PublicDescription": "Number Transactions requested of the CPU : Card reading from DRAM : Also known as Inbound.  Number of 64B cache line requests initiated by the Card, including reads and writes. : x16 card plugged in to stack, Or x8 card plugged in to Lane 0/1, Or x4 card is plugged in to slot 0",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "IIO",
      "EventCode": "0x84",
      "UMask": "0x04",
      "PortMask": "0x0020",
      "FCMask": "0x07",
      "UMaskExt": "0x00000000",
      "EventName": "UNC_IIO_TXN_REQ_OF_CPU.MEM_READ.PART5",
      "BriefDescription": "Number Transactions requested of the CPU : Card reading from DRAM",
      "PublicDescription": "Number Transactions requested of the CPU : Card reading from DRAM : Also known as Inbound.  Number of 64B cache line requests initiated by the Card, including reads and writes. : x4 card is plugged in to slot 1",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "IIO",
      "EventCode": "0x84",
      "UMask": "0x04",
      "PortMask": "0x0040",
      "FCMask": "0x07",
      "UMaskExt": "0x00000000",
      "EventName": "UNC_IIO_TXN_REQ_OF_CPU.MEM_READ.PART6",
      "BriefDescription": "Number Transactions requested of the CPU : Card reading from DRAM",
      "PublicDescription": "Number Transactions requested of the CPU : Card reading from DRAM : Also known as Inbound.  Number of 64B cache line requests initiated by the Card, including reads and writes. : x8 card plugged in to Lane 2/3, Or x4 card is plugged in to slot 1",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "IIO",
      "EventCode": "0x84",
      "UMask": "0x04",
      "PortMask": "0x0080",
      "FCMask": "0x07",
      "UMaskExt": "0x00000000",
      "EventName": "UNC_IIO_TXN_REQ_OF_CPU.MEM_READ.PART7",
      "BriefDescription": "Number Transactions requested of the CPU : Card reading from DRAM",
      "PublicDescription": "Number Transactions requested of the CPU : Card reading from DRAM : Also known as Inbound.  Number of 64B cache line requests initiated by the Card, including reads and writes. : x4 card is plugged in to slot 3",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "IIO",
      "EventCode": "0xc0",
      "UMask": "0x01",
      "PortMask": "0x0001",
      "FCMask": "0x07",
      "UMaskExt": "0x00000000",
      "EventName": "UNC_IIO_DATA_REQ_BY_CPU.MEM_WRITE.PART0",
      "BriefDescription": "Write request of 4 bytes made to IIO Part0 by the CPU",
      "PublicDescription": "Data requested by the CPU : Core writing to Card's MMIO space : Number of DWs (4 bytes) requested by the main die.  Includes all requests initiated by the main die, including reads and writes. : x16 card plugged in to stack, Or x8 card plugged in to Lane 0/1, Or x4 card is plugged in to slot 0",
      "Counter": "2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "IIO",
      "EventCode": "0xc0",
      "UMask": "0x01",
      "PortMask": "0x0002",
      "FCMask": "0x07",
      "UMaskExt": "0x00000000",
      "EventName": "UNC_IIO_DATA_REQ_BY_CPU.MEM_WRITE.PART1",
      "BriefDescription": "Write request of 4 bytes made to IIO Part1 by the CPU",
      "PublicDescription": "Data requested by the CPU : Core writing to Card's MMIO space : Number of DWs (4 bytes) requested by the main die.  Includes all requests initiated by the main die, including reads and writes. : x4 card is plugged in to slot 1",
      "Counter": "2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "IIO",
      "EventCode": "0xc0",
      "UMask": "0x01",
      "PortMask": "0x0004",
      "FCMask": "0x07",
      "UMaskExt": "0x00000000",
      "EventName": "UNC_IIO_DATA_REQ_BY_CPU.MEM_WRITE.PART2",
      "BriefDescription": "Write request of 4 bytes made to IIO Part2 by the CPU",
      "PublicDescription": "Data requested by the CPU : Core writing to Card's MMIO space : Number of DWs (4 bytes) requested by the main die.  Includes all requests initiated by the main die, including reads and writes. : x8 card plugged in to Lane 2/3, Or x4 card is plugged in to slot 1",
      "Counter": "2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "IIO",
      "EventCode": "0xc0",
      "UMask": "0x01",
      "PortMask": "0x0008",
      "FCMask": "0x07",
      "UMaskExt": "0x00000000",
      "EventName": "UNC_IIO_DATA_REQ_BY_CPU.MEM_WRITE.PART3",
      "BriefDescription": "Write request of 4 bytes made to IIO Part3 by the CPU",
      "PublicDescription": "Data requested by the CPU : Core writing to Card's MMIO space : Number of DWs (4 bytes) requested by the main die.  Includes all requests initiated by the main die, including reads and writes. : x4 card is plugged in to slot 3",
      "Counter": "2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "IIO",
      "EventCode": "0xc0",
      "UMask": "0x04",
      "PortMask": "0x0001",
      "FCMask": "0x07",
      "UMaskExt": "0x00070010",
      "EventName": "UNC_IIO_DATA_REQ_BY_CPU.MEM_READ.PART0",
      "BriefDescription": "Read request for 4 bytes made by the CPU to IIO Part0",
      "PublicDescription": "Data requested by the CPU : Core reading from Card's MMIO space : Number of DWs (4 bytes) requested by the main die.  Includes all requests initiated by the main die, including reads and writes. : x16 card plugged in to stack, Or x8 card plugged in to Lane 0/1, Or x4 card is plugged in to slot 0",
      "Counter": "2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "IIO",
      "EventCode": "0xc0",
      "UMask": "0x04",
      "PortMask": "0x0002",
      "FCMask": "0x07",
      "UMaskExt": "0x00070020",
      "EventName": "UNC_IIO_DATA_REQ_BY_CPU.MEM_READ.PART1",
      "BriefDescription": "Read request for 4 bytes made by the CPU to IIO Part1",
      "PublicDescription": "Data requested by the CPU : Core reading from Card's MMIO space : Number of DWs (4 bytes) requested by the main die.  Includes all requests initiated by the main die, including reads and writes. : x4 card is plugged in to slot 1",
      "Counter": "2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "IIO",
      "EventCode": "0xc0",
      "UMask": "0x04",
      "PortMask": "0x0004",
      "FCMask": "0x07",
      "UMaskExt": "0x00070040",
      "EventName": "UNC_IIO_DATA_REQ_BY_CPU.MEM_READ.PART2",
      "BriefDescription": "Read request for 4 bytes made by the CPU to IIO Part2",
      "PublicDescription": "Data requested by the CPU : Core reading from Card's MMIO space : Number of DWs (4 bytes) requested by the main die.  Includes all requests initiated by the main die, including reads and writes. : x8 card plugged in to Lane 2/3, Or x4 card is plugged in to slot 1",
      "Counter": "2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "IIO",
      "EventCode": "0xc0",
      "UMask": "0x04",
      "PortMask": "0x0008",
      "FCMask": "0x07",
      "UMaskExt": "0x00070080",
      "EventName": "UNC_IIO_DATA_REQ_BY_CPU.MEM_READ.PART3",
      "BriefDescription": "Read request for 4 bytes made by the CPU to IIO Part3",
      "PublicDescription": "Data requested by the CPU : Core reading from Card's MMIO space : Number of DWs (4 bytes) requested by the main die.  Includes all requests initiated by the main die, including reads and writes. : x4 card is plugged in to slot 3",
      "Counter": "2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "IIO",
      "EventCode": "0xc0",
      "UMask": "0x01",
      "PortMask": "0x0010",
      "FCMask": "0x07",
      "UMaskExt": "0x00000000",
      "EventName": "UNC_IIO_DATA_REQ_BY_CPU.MEM_WRITE.PART4",
      "BriefDescription": "Data requested by the CPU : Core writing to Cards MMIO space",
      "PublicDescription": "Data requested by the CPU : Core writing to Cards MMIO space : Number of DWs (4 bytes) requested by the main die.  Includes all requests initiated by the main die, including reads and writes. : x16 card plugged in to stack, Or x8 card plugged in to Lane 0/1, Or x4 card is plugged in to slot 0",
      "Counter": "2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "IIO",
      "EventCode": "0xc0",
      "UMask": "0x01",
      "PortMask": "0x0020",
      "FCMask": "0x07",
      "UMaskExt": "0x00000000",
      "EventName": "UNC_IIO_DATA_REQ_BY_CPU.MEM_WRITE.PART5",
      "BriefDescription": "Data requested by the CPU : Core writing to Cards MMIO space",
      "PublicDescription": "Data requested by the CPU : Core writing to Cards MMIO space : Number of DWs (4 bytes) requested by the main die.  Includes all requests initiated by the main die, including reads and writes. : x4 card is plugged in to slot 1",
      "Counter": "2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "IIO",
      "EventCode": "0xc0",
      "UMask": "0x01",
      "PortMask": "0x0040",
      "FCMask": "0x07",
      "UMaskExt": "0x00000000",
      "EventName": "UNC_IIO_DATA_REQ_BY_CPU.MEM_WRITE.PART6",
      "BriefDescription": "Data requested by the CPU : Core writing to Cards MMIO space",
      "PublicDescription": "Data requested by the CPU : Core writing to Cards MMIO space : Number of DWs (4 bytes) requested by the main die.  Includes all requests initiated by the main die, including reads and writes. : x8 card plugged in to Lane 2/3, Or x4 card is plugged in to slot 1",
      "Counter": "2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "IIO",
      "EventCode": "0xc0",
      "UMask": "0x01",
      "PortMask": "0x0080",
      "FCMask": "0x07",
      "UMaskExt": "0x00000000",
      "EventName": "UNC_IIO_DATA_REQ_BY_CPU.MEM_WRITE.PART7",
      "BriefDescription": "Data requested by the CPU : Core writing to Cards MMIO space",
      "PublicDescription": "Data requested by the CPU : Core writing to Cards MMIO space : Number of DWs (4 bytes) requested by the main die.  Includes all requests initiated by the main die, including reads and writes. : x4 card is plugged in to slot 3",
      "Counter": "2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "IIO",
      "EventCode": "0xc0",
      "UMask": "0x04",
      "PortMask": "0x0010",
      "FCMask": "0x07",
      "UMaskExt": "0x00070100",
      "EventName": "UNC_IIO_DATA_REQ_BY_CPU.MEM_READ.PART4",
      "BriefDescription": "Data requested by the CPU : Core reading from Cards MMIO space",
      "PublicDescription": "Data requested by the CPU : Core reading from Cards MMIO space : Number of DWs (4 bytes) requested by the main die.  Includes all requests initiated by the main die, including reads and writes. : x16 card plugged in to stack, Or x8 card plugged in to Lane 0/1, Or x4 card is plugged in to slot 0",
      "Counter": "2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "IIO",
      "EventCode": "0xc0",
      "UMask": "0x04",
      "PortMask": "0x0020",
      "FCMask": "0x07",
      "UMaskExt": "0x00070200",
      "EventName": "UNC_IIO_DATA_REQ_BY_CPU.MEM_READ.PART5",
      "BriefDescription": "Data requested by the CPU : Core reading from Cards MMIO space",
      "PublicDescription": "Data requested by the CPU : Core reading from Cards MMIO space : Number of DWs (4 bytes) requested by the main die.  Includes all requests initiated by the main die, including reads and writes. : x4 card is plugged in to slot 1",
      "Counter": "2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "IIO",
      "EventCode": "0xc0",
      "UMask": "0x04",
      "PortMask": "0x0040",
      "FCMask": "0x07",
      "UMaskExt": "0x00070400",
      "EventName": "UNC_IIO_DATA_REQ_BY_CPU.MEM_READ.PART6",
      "BriefDescription": "Data requested by the CPU : Core reading from Cards MMIO space",
      "PublicDescription": "Data requested by the CPU : Core reading from Cards MMIO space : Number of DWs (4 bytes) requested by the main die.  Includes all requests initiated by the main die, including reads and writes. : x8 card plugged in to Lane 2/3, Or x4 card is plugged in to slot 1",
      "Counter": "2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "IIO",
      "EventCode": "0xc0",
      "UMask": "0x04",
      "PortMask": "0x0080",
      "FCMask": "0x07",
      "UMaskExt": "0x00070800",
      "EventName": "UNC_IIO_DATA_REQ_BY_CPU.MEM_READ.PART7",
      "BriefDescription": "Data requested by the CPU : Core reading from Cards MMIO space",
      "PublicDescription": "Data requested by the CPU : Core reading from Cards MMIO space : Number of DWs (4 bytes) requested by the main die.  Includes all requests initiated by the main die, including reads and writes. : x4 card is plugged in to slot 3",
      "Counter": "2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "IIO",
      "EventCode": "0xc1",
      "UMask": "0x01",
      "PortMask": "0x0001",
      "FCMask": "0x07",
      "UMaskExt": "0x00000000",
      "EventName": "UNC_IIO_TXN_REQ_BY_CPU.MEM_WRITE.PART0",
      "BriefDescription": "Write request of up to a 64 byte transaction is made to IIO Part0 by the CPU",
      "PublicDescription": "Number Transactions requested by the CPU : Core writing to Card's MMIO space : Also known as Outbound.  Number of requests initiated by the main die, including reads and writes. : x16 card plugged in to stack, Or x8 card plugged in to Lane 0/1, Or x4 card is plugged in to slot 0",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "IIO",
      "EventCode": "0xc1",
      "UMask": "0x01",
      "PortMask": "0x0002",
      "FCMask": "0x07",
      "UMaskExt": "0x00000000",
      "EventName": "UNC_IIO_TXN_REQ_BY_CPU.MEM_WRITE.PART1",
      "BriefDescription": "Write request of up to a 64 byte transaction is made to IIO Part1 by the CPU",
      "PublicDescription": "Number Transactions requested by the CPU : Core writing to Card's MMIO space : Also known as Outbound.  Number of requests initiated by the main die, including reads and writes. : x4 card is plugged in to slot 1",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "IIO",
      "EventCode": "0xc1",
      "UMask": "0x01",
      "PortMask": "0x0004",
      "FCMask": "0x07",
      "UMaskExt": "0x00000000",
      "EventName": "UNC_IIO_TXN_REQ_BY_CPU.MEM_WRITE.PART2",
      "BriefDescription": "Write request of up to a 64 byte transaction is made to IIO Part2 by the CPU",
      "PublicDescription": "Number Transactions requested by the CPU : Core writing to Card's MMIO space : Also known as Outbound.  Number of requests initiated by the main die, including reads and writes. : x8 card plugged in to Lane 2/3, Or x4 card is plugged in to slot 1",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "IIO",
      "EventCode": "0xc1",
      "UMask": "0x01",
      "PortMask": "0x0008",
      "FCMask": "0x07",
      "UMaskExt": "0x00000000",
      "EventName": "UNC_IIO_TXN_REQ_BY_CPU.MEM_WRITE.PART3",
      "BriefDescription": "Write request of up to a 64 byte transaction is made to IIO Part3 by the CPU",
      "PublicDescription": "Number Transactions requested by the CPU : Core writing to Card's MMIO space : Also known as Outbound.  Number of requests initiated by the main die, including reads and writes. : x4 card is plugged in to slot 3",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "IIO",
      "EventCode": "0xc1",
      "UMask": "0x04",
      "PortMask": "0x0001",
      "FCMask": "0x07",
      "UMaskExt": "0x00000000",
      "EventName": "UNC_IIO_TXN_REQ_BY_CPU.MEM_READ.PART0",
      "BriefDescription": "Read request for up to a 64 byte transaction is made by the CPU to IIO Part0",
      "PublicDescription": "Number Transactions requested by the CPU : Core reading from Card's MMIO space : Also known as Outbound.  Number of requests initiated by the main die, including reads and writes. : x16 card plugged in to stack, Or x8 card plugged in to Lane 0/1, Or x4 card is plugged in to slot 0",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "IIO",
      "EventCode": "0xc1",
      "UMask": "0x04",
      "PortMask": "0x0002",
      "FCMask": "0x07",
      "UMaskExt": "0x00000000",
      "EventName": "UNC_IIO_TXN_REQ_BY_CPU.MEM_READ.PART1",
      "BriefDescription": "Read request for up to a 64 byte transaction is made by the CPU to IIO Part1",
      "PublicDescription": "Number Transactions requested by the CPU : Core reading from Card's MMIO space : Also known as Outbound.  Number of requests initiated by the main die, including reads and writes. : x4 card is plugged in to slot 1",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "IIO",
      "EventCode": "0xc1",
      "UMask": "0x04",
      "PortMask": "0x0004",
      "FCMask": "0x07",
      "UMaskExt": "0x00000000",
      "EventName": "UNC_IIO_TXN_REQ_BY_CPU.MEM_READ.PART2",
      "BriefDescription": "Read request for up to a 64 byte transaction is made by the CPU to IIO Part2",
      "PublicDescription": "Number Transactions requested by the CPU : Core reading from Card's MMIO space : Also known as Outbound.  Number of requests initiated by the main die, including reads and writes. : x8 card plugged in to Lane 2/3, Or x4 card is plugged in to slot 1",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "IIO",
      "EventCode": "0xc1",
      "UMask": "0x04",
      "PortMask": "0x0008",
      "FCMask": "0x07",
      "UMaskExt": "0x00000000",
      "EventName": "UNC_IIO_TXN_REQ_BY_CPU.MEM_READ.PART3",
      "BriefDescription": "Read request for up to a 64 byte transaction is made by the CPU to IIO Part3",
      "PublicDescription": "Number Transactions requested by the CPU : Core reading from Card's MMIO space : Also known as Outbound.  Number of requests initiated by the main die, including reads and writes. : x4 card is plugged in to slot 3",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "IIO",
      "EventCode": "0xc1",
      "UMask": "0x01",
      "PortMask": "0x0010",
      "FCMask": "0x07",
      "UMaskExt": "0x00000000",
      "EventName": "UNC_IIO_TXN_REQ_BY_CPU.MEM_WRITE.PART4",
      "BriefDescription": "Number Transactions requested by the CPU : Core writing to Cards MMIO space",
      "PublicDescription": "Number Transactions requested by the CPU : Core writing to Cards MMIO space : Also known as Outbound.  Number of requests initiated by the main die, including reads and writes. : x16 card plugged in to stack, Or x8 card plugged in to Lane 0/1, Or x4 card is plugged in to slot 0",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "IIO",
      "EventCode": "0xc1",
      "UMask": "0x01",
      "PortMask": "0x0020",
      "FCMask": "0x07",
      "UMaskExt": "0x00000000",
      "EventName": "UNC_IIO_TXN_REQ_BY_CPU.MEM_WRITE.PART5",
      "BriefDescription": "Number Transactions requested by the CPU : Core writing to Cards MMIO space",
      "PublicDescription": "Number Transactions requested by the CPU : Core writing to Cards MMIO space : Also known as Outbound.  Number of requests initiated by the main die, including reads and writes. : x4 card is plugged in to slot 1",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "IIO",
      "EventCode": "0xc1",
      "UMask": "0x01",
      "PortMask": "0x0040",
      "FCMask": "0x07",
      "UMaskExt": "0x00000000",
      "EventName": "UNC_IIO_TXN_REQ_BY_CPU.MEM_WRITE.PART6",
      "BriefDescription": "Number Transactions requested by the CPU : Core writing to Cards MMIO space",
      "PublicDescription": "Number Transactions requested by the CPU : Core writing to Cards MMIO space : Also known as Outbound.  Number of requests initiated by the main die, including reads and writes. : x8 card plugged in to Lane 2/3, Or x4 card is plugged in to slot 1",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "IIO",
      "EventCode": "0xc1",
      "UMask": "0x01",
      "PortMask": "0x0080",
      "FCMask": "0x07",
      "UMaskExt": "0x00000000",
      "EventName": "UNC_IIO_TXN_REQ_BY_CPU.MEM_WRITE.PART7",
      "BriefDescription": "Number Transactions requested by the CPU : Core writing to Cards MMIO space",
      "PublicDescription": "Number Transactions requested by the CPU : Core writing to Cards MMIO space : Also known as Outbound.  Number of requests initiated by the main die, including reads and writes. : x4 card is plugged in to slot 3",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "IIO",
      "EventCode": "0xc1",
      "UMask": "0x04",
      "PortMask": "0x0010",
      "FCMask": "0x07",
      "UMaskExt": "0x00000000",
      "EventName": "UNC_IIO_TXN_REQ_BY_CPU.MEM_READ.PART4",
      "BriefDescription": "Number Transactions requested by the CPU : Core reading from Cards MMIO space",
      "PublicDescription": "Number Transactions requested by the CPU : Core reading from Cards MMIO space : Also known as Outbound.  Number of requests initiated by the main die, including reads and writes. : x16 card plugged in to stack, Or x8 card plugged in to Lane 0/1, Or x4 card is plugged in to slot 0",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "IIO",
      "EventCode": "0xc1",
      "UMask": "0x04",
      "PortMask": "0x0020",
      "FCMask": "0x07",
      "UMaskExt": "0x00000000",
      "EventName": "UNC_IIO_TXN_REQ_BY_CPU.MEM_READ.PART5",
      "BriefDescription": "Number Transactions requested by the CPU : Core reading from Cards MMIO space",
      "PublicDescription": "Number Transactions requested by the CPU : Core reading from Cards MMIO space : Also known as Outbound.  Number of requests initiated by the main die, including reads and writes. : x4 card is plugged in to slot 1",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "IIO",
      "EventCode": "0xc1",
      "UMask": "0x04",
      "PortMask": "0x0040",
      "FCMask": "0x07",
      "UMaskExt": "0x00000000",
      "EventName": "UNC_IIO_TXN_REQ_BY_CPU.MEM_READ.PART6",
      "BriefDescription": "Number Transactions requested by the CPU : Core reading from Cards MMIO space",
      "PublicDescription": "Number Transactions requested by the CPU : Core reading from Cards MMIO space : Also known as Outbound.  Number of requests initiated by the main die, including reads and writes. : x8 card plugged in to Lane 2/3, Or x4 card is plugged in to slot 1",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "IIO",
      "EventCode": "0xc1",
      "UMask": "0x04",
      "PortMask": "0x0080",
      "FCMask": "0x07",
      "UMaskExt": "0x00000000",
      "EventName": "UNC_IIO_TXN_REQ_BY_CPU.MEM_READ.PART7",
      "BriefDescription": "Number Transactions requested by the CPU : Core reading from Cards MMIO space",
      "PublicDescription": "Number Transactions requested by the CPU : Core reading from Cards MMIO space : Also known as Outbound.  Number of requests initiated by the main die, including reads and writes. : x4 card is plugged in to slot 3",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "iMC",
      "EventCode": "0x01",
      "UMask": "0x01",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00000000",
      "EventName": "UNC_M_CLOCKTICKS",
      "BriefDescription": "IMC Clockticks at DCLK frequency",
      "PublicDescription": "Number of DRAM DCLK clock cycles while the event is enabled",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "iMC",
      "EventCode": "0x01",
      "UMask": "0x00",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00000000",
      "EventName": "UNC_M_HCLOCKTICKS",
      "BriefDescription": "IMC Clockticks at HCLK frequency",
      "PublicDescription": "Number of DRAM HCLK clock cycles while the event is enabled",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "iMC",
      "EventCode": "0x02",
      "UMask": "0xff",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00000000",
      "EventName": "UNC_M_ACT_COUNT.ALL",
      "BriefDescription": "Activate due to read, write, underfill, or bypass",
      "PublicDescription": "DRAM Activate Count : Counts the number of DRAM Activate commands sent on this channel.  Activate commands are issued to open up a page on the DRAM devices so that it can be read or written to with a CAS.  One can calculate the number of Page Misses by subtracting the number of Page Miss precharges from the number of Activates.",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "iMC",
      "EventCode": "0x03",
      "UMask": "0x11",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00000000",
      "EventName": "UNC_M_PRE_COUNT.RD",
      "BriefDescription": "Precharge due to read on page miss",
      "PublicDescription": "DRAM Precharge commands. : Counts the number of DRAM Precharge commands sent on this channel.",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "iMC",
      "EventCode": "0x03",
      "UMask": "0x22",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00000000",
      "EventName": "UNC_M_PRE_COUNT.WR",
      "BriefDescription": "Precharge due to write on page miss",
      "PublicDescription": "DRAM Precharge commands. : Counts the number of DRAM Precharge commands sent on this channel.",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "iMC",
      "EventCode": "0x03",
      "UMask": "0x88",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00000000",
      "EventName": "UNC_M_PRE_COUNT.PGT",
      "BriefDescription": "DRAM Precharge commands",
      "PublicDescription": "DRAM Precharge commands.  Counts the number of DRAM Precharge commands sent on this channel.",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "iMC",
      "EventCode": "0x03",
      "UMask": "0xff",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00000000",
      "EventName": "UNC_M_PRE_COUNT.ALL",
      "BriefDescription": "Precharge due to read, write, underfill, or PGT.",
      "PublicDescription": "DRAM Precharge commands. : Counts the number of DRAM Precharge commands sent on this channel.",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "iMC",
      "EventCode": "0x05",
      "UMask": "0xcf",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00000000",
      "EventName": "UNC_M_CAS_COUNT.RD",
      "BriefDescription": "All DRAM read CAS commands issued (including underfills)",
      "PublicDescription": "DRAM RD_CAS and WR_CAS Commands : Counts the total number of DRAM Read CAS commands issued on this channel.  This includes underfills.",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "iMC",
      "EventCode": "0x05",
      "UMask": "0xf0",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00000000",
      "EventName": "UNC_M_CAS_COUNT.WR",
      "BriefDescription": "All DRAM write CAS commands issued",
      "PublicDescription": "DRAM RD_CAS and WR_CAS Commands : Counts the total number of DRAM Write CAS commands issued on this channel.",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "iMC",
      "EventCode": "0x05",
      "UMask": "0xff",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00000000",
      "EventName": "UNC_M_CAS_COUNT.ALL",
      "BriefDescription": "All DRAM CAS commands issued",
      "PublicDescription": "DRAM RD_CAS and WR_CAS Commands. : All DRAM Read and Write actions : DRAM RD_CAS and WR_CAS Commands : Counts the total number of DRAM CAS commands issued on this channel.",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "iMC",
      "EventCode": "0x10",
      "UMask": "0x01",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00000000",
      "EventName": "UNC_M_RPQ_INSERTS.PCH0",
      "BriefDescription": "Read Pending Queue Allocations",
      "PublicDescription": "Read Pending Queue Allocations : Counts the number of allocations into the Read Pending Queue.  This queue is used to schedule reads out to the memory controller and to track the requests.  Requests allocate into the RPQ soon after they enter the memory controller, and need credits for an entry in this buffer before being sent from the HA to the iMC.  They deallocate after the CAS command has been issued to memory.  This includes both ISOCH and non-ISOCH requests.",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "iMC",
      "EventCode": "0x10",
      "UMask": "0x02",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00000000",
      "EventName": "UNC_M_RPQ_INSERTS.PCH1",
      "BriefDescription": "Read Pending Queue Allocations",
      "PublicDescription": "Read Pending Queue Allocations : Counts the number of allocations into the Read Pending Queue.  This queue is used to schedule reads out to the memory controller and to track the requests.  Requests allocate into the RPQ soon after they enter the memory controller, and need credits for an entry in this buffer before being sent from the HA to the iMC.  They deallocate after the CAS command has been issued to memory.  This includes both ISOCH and non-ISOCH requests.",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "iMC",
      "EventCode": "0x20",
      "UMask": "0x01",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00000000",
      "EventName": "UNC_M_WPQ_INSERTS.PCH0",
      "BriefDescription": "Write Pending Queue Allocations",
      "PublicDescription": "Write Pending Queue Allocations : Counts the number of allocations into the Write Pending Queue.  This can then be used to calculate the average queuing latency (in conjunction with the WPQ occupancy count).  The WPQ is used to schedule write out to the memory controller and to track the writes.  Requests allocate into the WPQ soon after they enter the memory controller, and need credits for an entry in this buffer before being sent from the CHA to the iMC.  They deallocate after being issued to DRAM.  Write requests themselves are able to complete (from the perspective of the rest of the system) as soon they have posted to the iMC.",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "iMC",
      "EventCode": "0x20",
      "UMask": "0x02",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00000000",
      "EventName": "UNC_M_WPQ_INSERTS.PCH1",
      "BriefDescription": "Write Pending Queue Allocations",
      "PublicDescription": "Write Pending Queue Allocations : Counts the number of allocations into the Write Pending Queue.  This can then be used to calculate the average queuing latency (in conjunction with the WPQ occupancy count).  The WPQ is used to schedule write out to the memory controller and to track the writes.  Requests allocate into the WPQ soon after they enter the memory controller, and need credits for an entry in this buffer before being sent from the CHA to the iMC.  They deallocate after being issued to DRAM.  Write requests themselves are able to complete (from the perspective of the rest of the system) as soon they have posted to the iMC.",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "iMC",
      "EventCode": "0x80",
      "UMask": "0x00",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00000000",
      "EventName": "UNC_M_RPQ_OCCUPANCY_PCH0",
      "BriefDescription": "Read Pending Queue Occupancy",
      "PublicDescription": "Read Pending Queue Occupancy : Accumulates the occupancies of the Read Pending Queue each cycle.  This can then be used to calculate both the average occupancy (in conjunction with the number of cycles not empty) and the average latency (in conjunction with the number of allocations).  The RPQ is used to schedule reads out to the memory controller and to track the requests.  Requests allocate into the RPQ soon after they enter the memory controller, and need credits for an entry in this buffer before being sent from the HA to the iMC. They deallocate after the CAS command has been issued to memory.",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "iMC",
      "EventCode": "0x81",
      "UMask": "0x00",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00000000",
      "EventName": "UNC_M_RPQ_OCCUPANCY_PCH1",
      "BriefDescription": "Read Pending Queue Occupancy",
      "PublicDescription": "Read Pending Queue Occupancy : Accumulates the occupancies of the Read Pending Queue each cycle.  This can then be used to calculate both the average occupancy (in conjunction with the number of cycles not empty) and the average latency (in conjunction with the number of allocations).  The RPQ is used to schedule reads out to the memory controller and to track the requests.  Requests allocate into the RPQ soon after they enter the memory controller, and need credits for an entry in this buffer before being sent from the HA to the iMC. They deallocate after the CAS command has been issued to memory.",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "iMC",
      "EventCode": "0x82",
      "UMask": "0x00",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00000000",
      "EventName": "UNC_M_WPQ_OCCUPANCY_PCH0",
      "BriefDescription": "Write Pending Queue Occupancy",
      "PublicDescription": "Write Pending Queue Occupancy : Accumulates the occupancies of the Write Pending Queue each cycle.  This can then be used to calculate both the average queue occupancy (in conjunction with the number of cycles not empty) and the average latency (in conjunction with the number of allocations).  The WPQ is used to schedule write out to the memory controller and to track the writes.  Requests allocate into the WPQ soon after they enter the memory controller, and need credits for an entry in this buffer before being sent from the HA to the iMC.  They deallocate after being issued to DRAM.  Write requests themselves are able to complete (from the perspective of the rest of the system) as soon they have posted to the iMC.  This is not to be confused with actually performing the write to DRAM.  Therefore, the average latency for this queue is actually not useful for deconstruction intermediate write latencies.  So, we provide filtering based on if the request has posted or not.  By using the not posted filter, we can track how long writes spent in the iMC before completions were sent to the HA.  The posted filter, on the other hand, provides information about how much queueing is actually happening in the iMC for writes before they are actually issued to memory.  High average occupancies will generally coincide with high write major mode counts.",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "iMC",
      "EventCode": "0x83",
      "UMask": "0x00",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00000000",
      "EventName": "UNC_M_WPQ_OCCUPANCY_PCH1",
      "BriefDescription": "Write Pending Queue Occupancy",
      "PublicDescription": "Write Pending Queue Occupancy : Accumulates the occupancies of the Write Pending Queue each cycle.  This can then be used to calculate both the average queue occupancy (in conjunction with the number of cycles not empty) and the average latency (in conjunction with the number of allocations).  The WPQ is used to schedule write out to the memory controller and to track the writes.  Requests allocate into the WPQ soon after they enter the memory controller, and need credits for an entry in this buffer before being sent from the HA to the iMC.  They deallocate after being issued to DRAM.  Write requests themselves are able to complete (from the perspective of the rest of the system) as soon they have posted to the iMC.  This is not to be confused with actually performing the write to DRAM.  Therefore, the average latency for this queue is actually not useful for deconstruction intermediate write latencies.  So, we provide filtering based on if the request has posted or not.  By using the not posted filter, we can track how long writes spent in the iMC before completions were sent to the HA.  The posted filter, on the other hand, provides information about how much queueing is actually happening in the iMC for writes before they are actually issued to memory.  High average occupancies will generally coincide with high write major mode counts.",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "iMC",
      "EventCode": "0xd3",
      "UMask": "0x01",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00000000",
      "EventName": "UNC_M_TAGCHK.HIT",
      "BriefDescription": "2LM Tag check hit in near memory cache (DDR4)",
      "PublicDescription": "2LM Tag check hit in near memory cache (DDR4)",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "iMC",
      "EventCode": "0xd3",
      "UMask": "0x02",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00000000",
      "EventName": "UNC_M_TAGCHK.MISS_CLEAN",
      "BriefDescription": "2LM Tag check miss, no data at this line",
      "PublicDescription": "2LM Tag check miss, no data at this line",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "iMC",
      "EventCode": "0xd3",
      "UMask": "0x04",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00000000",
      "EventName": "UNC_M_TAGCHK.MISS_DIRTY",
      "BriefDescription": "2LM Tag check miss, existing data may be evicted to PMM",
      "PublicDescription": "2LM Tag check miss, existing data may be evicted to PMM",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "iMC",
      "EventCode": "0xd3",
      "UMask": "0x08",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00000000",
      "EventName": "UNC_M_TAGCHK.NM_RD_HIT",
      "BriefDescription": "2LM Tag check hit due to memory read",
      "PublicDescription": "2LM Tag check hit due to memory read",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "iMC",
      "EventCode": "0xd3",
      "UMask": "0x10",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00000000",
      "EventName": "UNC_M_TAGCHK.NM_WR_HIT",
      "BriefDescription": "2LM Tag check hit due to memory write",
      "PublicDescription": "2LM Tag check hit due to memory write",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "M2M",
      "EventCode": "0x01",
      "UMask": "0x00",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00000000",
      "EventName": "UNC_M2M_CLOCKTICKS",
      "BriefDescription": "M2M Clockticks",
      "PublicDescription": "Clockticks of the mesh to memory (M2M)",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "M2M",
      "EventCode": "0x20",
      "UMask": "0x01",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00000000",
      "EventName": "UNC_M2M_DIRECTORY_LOOKUP.ANY",
      "BriefDescription": "Multi-socket cacheline Directory lookups (any state found)",
      "PublicDescription": "Counts the number of hit data returns to egress with any directory to non persistent memory",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "M2M",
      "EventCode": "0x20",
      "UMask": "0x08",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00000000",
      "EventName": "UNC_M2M_DIRECTORY_LOOKUP.STATE_A",
      "BriefDescription": "Multi-socket cacheline Directory lookups (cacheline found in A state)",
      "PublicDescription": "Counts the number of hit data returns to egress with directory A to non persistent memory",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "M2M",
      "EventCode": "0x20",
      "UMask": "0x02",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00000000",
      "EventName": "UNC_M2M_DIRECTORY_LOOKUP.STATE_I",
      "BriefDescription": "Multi-socket cacheline Directory lookup (cacheline found in I state)",
      "PublicDescription": "Counts the number of hit data returns to egress with directory I to non persistent memory",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "M2M",
      "EventCode": "0x20",
      "UMask": "0x04",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00000000",
      "EventName": "UNC_M2M_DIRECTORY_LOOKUP.STATE_S",
      "BriefDescription": "Multi-socket cacheline Directory lookup (cacheline found in S state)",
      "PublicDescription": "Counts the number of hit data returns to egress with directory S to non persistent memory",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "M2M",
      "EventCode": "0x21",
      "UMask": "0x01",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x03",
      "EventName": "UNC_M2M_DIRECTORY_UPDATE.ANY",
      "BriefDescription": "Multi-socket cacheline Directory update from/to Any state",
      "PublicDescription": "Multi-socket cacheline Directory update from/to Any state",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "M2M",
      "EventCode": "0xc0",
      "UMask": "0x00",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x800000",
      "EventName": "UNC_M2M_CMS_CLOCKTICKS",
      "BriefDescription": "CMS Clockticks",
      "PublicDescription": "CMS Clockticks",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "M3UPI",
      "EventCode": "0x01",
      "UMask": "0x00",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00000000",
      "EventName": "UNC_M3UPI_CLOCKTICKS",
      "BriefDescription": "M3UPI Clockticks",
      "PublicDescription": "Number of M2UPI clock cycles while the event is enabled",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "UPI LL",
      "EventCode": "0x01",
      "UMask": "0x00",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00000000",
      "EventName": "UNC_UPI_CLOCKTICKS",
      "BriefDescription": "UPI Clockticks",
      "PublicDescription": "Number of UPI LL clock cycles while the event is enabled",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "UPI LL",
      "EventCode": "0x02",
      "UMask": "0x0f",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00000000",
      "EventName": "UNC_UPI_TxL_FLITS.ALL_DATA",
      "BriefDescription": "Valid Flits Sent : All Data",
      "PublicDescription": "Valid Flits Sent : All Data : Counts number of data flits across this UPI link.",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "UPI LL",
      "EventCode": "0x02",
      "UMask": "0x97",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00000000",
      "EventName": "UNC_UPI_TxL_FLITS.NON_DATA",
      "BriefDescription": "Valid Flits Sent : All Non Data",
      "PublicDescription": "Valid Flits Sent : All Non Data : Shows legal flit time (hides impact of L0p and L0c).",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "UPI LL",
      "EventCode": "0x02",
      "UMask": "0x27",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00000000",
      "EventName": "UNC_UPI_TxL_FLITS.ALL_NULL",
      "BriefDescription": "All Null Flits",
      "PublicDescription": "All Null Flits",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "UPI LL",
      "EventCode": "0x03",
      "UMask": "0x0f",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00000000",
      "EventName": "UNC_UPI_RxL_FLITS.ALL_DATA",
      "BriefDescription": "Valid Flits Received : All Data",
      "PublicDescription": "Valid Flits Received : All Data : Shows legal flit time (hides impact of L0p and L0c).",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "UPI LL",
      "EventCode": "0x03",
      "UMask": "0x97",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00000000",
      "EventName": "UNC_UPI_RxL_FLITS.NON_DATA",
      "BriefDescription": "Valid Flits Received : All Non Data",
      "PublicDescription": "Valid Flits Received : All Non Data : Shows legal flit time (hides impact of L0p and L0c).",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "UPI LL",
      "EventCode": "0x03",
      "UMask": "0x27",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00000000",
      "EventName": "UNC_UPI_RxL_FLITS.ALL_NULL",
      "BriefDescription": "Null FLITs received from any slot",
      "PublicDescription": "Null FLITs received from any slot",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "UPI LL",
      "EventCode": "0x21",
      "UMask": "0x00",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00000000",
      "EventName": "UNC_UPI_L1_POWER_CYCLES",
      "BriefDescription": "Cycles in L1",
      "PublicDescription": "Cycles in L1 : Number of UPI qfclk cycles spent in L1 power mode.  L1 is a mode that totally shuts down a UPI link.  Use edge detect to count the number of instances when the UPI link entered L1.  Link power states are per link and per direction, so for example the Tx direction could be in one state while Rx was in another. Because L1 totally shuts down the link, it takes a good amount of time to exit this mode.",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "CHA",
      "EventCode": "0x50",
      "UMask": "0x10",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00000000",
      "EventName": "UNC_CHA_REQUESTS.INVITOE_LOCAL",
      "BriefDescription": "Local requests for exclusive ownership of a cache line  without receiving data",
      "PublicDescription": "Counts the total number of requests coming from a unit on this socket for exclusive ownership of a cache line without receiving data (INVITOE) to the CHA.",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "CHA",
      "EventCode": "0x50",
      "UMask": "0x20",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00000000",
      "EventName": "UNC_CHA_REQUESTS.INVITOE_REMOTE",
      "BriefDescription": "Remote requests for exclusive ownership of a cache line  without receiving data",
      "PublicDescription": "Counts the total number of requests coming from a remote socket for exclusive ownership of a cache line without receiving data (INVITOE) to the CHA.",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "CHA",
      "EventCode": "0x50",
      "UMask": "0x01",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00000000",
      "EventName": "UNC_CHA_REQUESTS.READS_LOCAL",
      "BriefDescription": "Read requests from a unit on this socket",
      "PublicDescription": "Counts read requests coming from a unit on this socket made into this CHA. Reads include all read opcodes (including RFO: the Read for Ownership issued before a  write).",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "CHA",
      "EventCode": "0x50",
      "UMask": "0x02",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00000000",
      "EventName": "UNC_CHA_REQUESTS.READS_REMOTE",
      "BriefDescription": "Read requests from a remote socket",
      "PublicDescription": "Counts read requests coming from a remote socket made into the CHA. Reads include all read opcodes (including RFO: the Read for Ownership issued before a  write).",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "CHA",
      "EventCode": "0x50",
      "UMask": "0x04",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00000000",
      "EventName": "UNC_CHA_REQUESTS.WRITES_LOCAL",
      "BriefDescription": "Write Requests from a unit on this socket",
      "PublicDescription": "Counts  write requests coming from a unit on this socket made into this CHA, including streaming, evictions, HitM (Reads from another core to a Modified cacheline), etc.",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "CHA",
      "EventCode": "0x50",
      "UMask": "0x08",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00000000",
      "EventName": "UNC_CHA_REQUESTS.WRITES_REMOTE",
      "BriefDescription": "Read and Write Requests; Writes Remote",
      "PublicDescription": "Counts the total number of read requests made into the Home Agent. Reads include all read opcodes (including RFO).  Writes include all writes (streaming, evictions, HitM, etc).",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "CHA",
      "EventCode": "0x50",
      "UMask": "0x03",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00000000",
      "EventName": "UNC_CHA_REQUESTS.READS",
      "BriefDescription": "Read requests made into the CHA",
      "PublicDescription": "Counts read requests made into this CHA. Reads include all read opcodes (including RFO: the Read for Ownership issued before a  write) .",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "CHA",
      "EventCode": "0x50",
      "UMask": "0x0c",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00000000",
      "EventName": "UNC_CHA_REQUESTS.WRITES",
      "BriefDescription": "Write requests made into the CHA",
      "PublicDescription": "Counts write requests made into the CHA, including streaming, evictions, HitM (Reads from another core to a Modified cacheline), etc.",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "CHA",
      "EventCode": "0x54",
      "UMask": "0x01",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00000000",
      "EventName": "UNC_CHA_DIR_UPDATE.HA",
      "BriefDescription": "Multi-socket cacheline Directory state updates; Directory Updated memory write from the HA pipe",
      "PublicDescription": "Counts only multi-socket cacheline Directory state updates memory writes issued from the HA pipe. This does not include memory write requests which are for I (Invalid) or E (Exclusive) cachelines.",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "CHA",
      "EventCode": "0x54",
      "UMask": "0x02",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00000000",
      "EventName": "UNC_CHA_DIR_UPDATE.TOR",
      "BriefDescription": "Multi-socket cacheline Directory state updates; Directory Updated memory write from TOR pipe",
      "PublicDescription": "Counts only multi-socket cacheline Directory state updates due to memory writes issued from the TOR pipe which are the result of remote transaction hitting the SF/LLC and returning data Core2Core. This does not include memory write requests which are for I (Invalid) or E (Exclusive) cachelines.",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "CHA",
      "EventCode": "0x59",
      "UMask": "0x01",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00000000",
      "EventName": "UNC_CHA_IMC_READS_COUNT.NORMAL",
      "BriefDescription": "Normal priority reads issued to the memory controller from the CHA",
      "PublicDescription": "Counts when a normal (Non-Isochronous) read is issued to any of the memory controller channels from the CHA.",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "CHA",
      "EventCode": "0x5b",
      "UMask": "0x01",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00000000",
      "EventName": "UNC_CHA_IMC_WRITES_COUNT.FULL",
      "BriefDescription": "CHA to iMC Full Line Writes Issued; Full Line Non-ISOCH",
      "PublicDescription": "Counts when a normal (Non-Isochronous) full line write is issued from the CHA to the any of the memory controller channels.",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "CHA",
      "EventCode": "0xc0",
      "UMask": "0x00",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00000000",
      "EventName": "UNC_CHA_CMS_CLOCKTICKS",
      "BriefDescription": "CMS Clockticks",
      "PublicDescription": "CMS Clockticks",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "CHA",
      "EventCode": "0x01",
      "UMask": "0x00",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00000000",
      "EventName": "UNC_CHA_CLOCKTICKS",
      "BriefDescription": "CHA Clockticks",
      "PublicDescription": "Number of CHA clock cycles while the event is enabled",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "CHA",
      "EventCode": "0x35",
      "UMask": "0x01",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00c001ff",
      "EventName": "UNC_CHA_TOR_INSERTS.IA",
      "BriefDescription": "TOR Inserts; All from Local IA",
      "PublicDescription": "Counts the number of entries successfully inserted into the TOR that match qualifications specified by the subevent.; All locally initiated requests from IA Cores",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "CHA",
      "EventCode": "0x35",
      "UMask": "0x01",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00c001fd",
      "EventName": "UNC_CHA_TOR_INSERTS.IA_HIT",
      "BriefDescription": "TOR Inserts; Hits from Local IA",
      "PublicDescription": "Counts the number of entries successfully inserted into the TOR that match qualifications specified by the subevent.",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "CHA",
      "EventCode": "0x35",
      "UMask": "0x01",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00c80ffd",
      "EventName": "UNC_CHA_TOR_INSERTS.IA_HIT_CRD",
      "BriefDescription": "TOR Inserts; CRd hits from local IA",
      "PublicDescription": "TOR Inserts; Code read from local IA that hits in the snoop filter",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "CHA",
      "EventCode": "0x35",
      "UMask": "0x01",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00c817fd",
      "EventName": "UNC_CHA_TOR_INSERTS.IA_HIT_DRD",
      "BriefDescription": "TOR Inserts; DRd hits from local IA",
      "PublicDescription": "TOR Inserts; Data read from local IA that hits in the snoop filter",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "CHA",
      "EventCode": "0x35",
      "UMask": "0x01",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00ccc7fd",
      "EventName": "UNC_CHA_TOR_INSERTS.IA_HIT_LLCPREFRFO",
      "BriefDescription": "TOR Inserts; LLCPrefRFO hits from local IA",
      "PublicDescription": "TOR Inserts; Last level cache prefetch read for ownership from local IA that hits in the snoop filter",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "CHA",
      "EventCode": "0x35",
      "UMask": "0x01",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00c807fd",
      "EventName": "UNC_CHA_TOR_INSERTS.IA_HIT_RFO",
      "BriefDescription": "TOR Inserts; RFO hits from local IA",
      "PublicDescription": "TOR Inserts; Read for ownership from local IA that hits in the snoop filter",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "CHA",
      "EventCode": "0x35",
      "UMask": "0x01",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00c001fe",
      "EventName": "UNC_CHA_TOR_INSERTS.IA_MISS",
      "BriefDescription": "TOR Inserts; misses from Local IA",
      "PublicDescription": "TOR Inserts : All requests from iA Cores that Missed the LLC : Counts the number of entries successfully inserted into the TOR that match qualifications specified by the subevent.   Does not include addressless requests such as locks and interrupts.",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "CHA",
      "EventCode": "0x35",
      "UMask": "0x01",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00c80ffe",
      "EventName": "UNC_CHA_TOR_INSERTS.IA_MISS_CRD",
      "BriefDescription": "TOR Inserts for CRd misses from local IA",
      "PublicDescription": "Inserts into the TOR from local IA cores which miss the LLC and snoop filter with the opcode CRd",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "CHA",
      "EventCode": "0x35",
      "UMask": "0x01",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00c817fe",
      "EventName": "UNC_CHA_TOR_INSERTS.IA_MISS_DRD",
      "BriefDescription": "TOR Inserts for DRd misses from local IA",
      "PublicDescription": "Inserts into the TOR from local IA cores which miss the LLC and snoop filter with the opcode DRd",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "CHA",
      "EventCode": "0x35",
      "UMask": "0x01",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00ccc7fe",
      "EventName": "UNC_CHA_TOR_INSERTS.IA_MISS_LLCPREFRFO",
      "BriefDescription": "TOR Inserts; LLCPrefRFO misses from local IA",
      "PublicDescription": "TOR Inserts; Last level cache prefetch read for ownership from local IA that misses in the snoop filter",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "CHA",
      "EventCode": "0x35",
      "UMask": "0x01",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00c807fe",
      "EventName": "UNC_CHA_TOR_INSERTS.IA_MISS_RFO",
      "BriefDescription": "TOR Inserts; RFO misses from local IA",
      "PublicDescription": "TOR Inserts; Read for ownership from local IA that misses in the snoop filter",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "CHA",
      "EventCode": "0x35",
      "UMask": "0x04",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00c001ff",
      "EventName": "UNC_CHA_TOR_INSERTS.IO",
      "BriefDescription": "TOR Inserts; All from local IO",
      "PublicDescription": "Counts the number of entries successfully inserted into the TOR that match qualifications specified by the subevent.   Does not include addressless requests such as locks and interrupts.",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "CHA",
      "EventCode": "0x35",
      "UMask": "0x04",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00c001fd",
      "EventName": "UNC_CHA_TOR_INSERTS.IO_HIT",
      "BriefDescription": "TOR Inserts; Hits from local IO",
      "PublicDescription": "Counts the number of entries successfully inserted into the TOR that match qualifications specified by the subevent.   Does not include addressless requests such as locks and interrupts.",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "CHA",
      "EventCode": "0x35",
      "UMask": "0x04",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00c001fe",
      "EventName": "UNC_CHA_TOR_INSERTS.IO_MISS",
      "BriefDescription": "TOR Inserts; Misses from local IO",
      "PublicDescription": "Counts the number of entries successfully inserted into the TOR that match qualifications specified by the subevent.   Does not include addressless requests such as locks and interrupts.",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "CHA",
      "EventCode": "0x35",
      "UMask": "0x04",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00cc43fe",
      "EventName": "UNC_CHA_TOR_INSERTS.IO_MISS_ITOM",
      "BriefDescription": "TOR Inserts : ItoM, indicating a full cacheline write request, from IO Devices that missed the LLC",
      "PublicDescription": "Counts the number of entries successfully inserted into the TOR that match qualifications specified by the subevent.   Does not include addressless requests such as locks and interrupts.",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "CHA",
      "EventCode": "0x35",
      "UMask": "0x04",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00c803fe",
      "EventName": "UNC_CHA_TOR_INSERTS.IO_MISS_RFO",
      "BriefDescription": "TOR Inserts; RFO misses from local IO",
      "PublicDescription": "TOR Inserts : RFOs issued by IO Devices that missed the LLC : Counts the number of entries successfully inserted into the TOR that match qualifications specified by the subevent.   Does not include addressless requests such as locks and interrupts.",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "CHA",
      "EventCode": "0x35",
      "UMask": "0x01",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00c88ffd",
      "EventName": "UNC_CHA_TOR_INSERTS.IA_HIT_CRD_PREF",
      "BriefDescription": "TOR Inserts; CRd Pref hits from local IA",
      "PublicDescription": "TOR Inserts; Code read prefetch from local IA that hits in the snoop filter",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "CHA",
      "EventCode": "0x35",
      "UMask": "0x01",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00c897fd",
      "EventName": "UNC_CHA_TOR_INSERTS.IA_HIT_DRD_PREF",
      "BriefDescription": "TOR Inserts; DRd Pref hits from local IA",
      "PublicDescription": "TOR Inserts; Data read prefetch from local IA that hits in the snoop filter",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "CHA",
      "EventCode": "0x35",
      "UMask": "0x01",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00c887fd",
      "EventName": "UNC_CHA_TOR_INSERTS.IA_HIT_RFO_PREF",
      "BriefDescription": "TOR Inserts; RFO Pref hits from local IA",
      "PublicDescription": "TOR Inserts; Read for ownership prefetch from local IA that hits in the snoop filter",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "CHA",
      "EventCode": "0x35",
      "UMask": "0x01",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00c88ffe",
      "EventName": "UNC_CHA_TOR_INSERTS.IA_MISS_CRD_PREF",
      "BriefDescription": "TOR Inserts; CRd Pref misses from local IA",
      "PublicDescription": "TOR Inserts; Code read prefetch from local IA that misses in the snoop filter",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "CHA",
      "EventCode": "0x35",
      "UMask": "0x01",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00c897fe",
      "EventName": "UNC_CHA_TOR_INSERTS.IA_MISS_DRD_PREF",
      "BriefDescription": "TOR Inserts for DRd Pref misses from local IA",
      "PublicDescription": "Inserts into the TOR from local IA cores which miss the LLC and snoop filter with the opcode DRD_PREF",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "CHA",
      "EventCode": "0x35",
      "UMask": "0x01",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00c887fe",
      "EventName": "UNC_CHA_TOR_INSERTS.IA_MISS_RFO_PREF",
      "BriefDescription": "TOR Inserts; RFO pref misses from local IA",
      "PublicDescription": "TOR Inserts; Read for ownership prefetch from local IA that misses in the snoop filter",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "CHA",
      "EventCode": "0x35",
      "UMask": "0x04",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00cc43fd",
      "EventName": "UNC_CHA_TOR_INSERTS.IO_HIT_ITOM",
      "BriefDescription": "TOR Inserts; ItoM hits from local IO",
      "PublicDescription": "Counts the number of entries successfully inserted into the TOR that match qualifications specified by the subevent.   Does not include addressless requests such as locks and interrupts.",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "CHA",
      "EventCode": "0x35",
      "UMask": "0x04",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00c803fd",
      "EventName": "UNC_CHA_TOR_INSERTS.IO_HIT_RFO",
      "BriefDescription": "TOR Inserts; RFO hits from local IO",
      "PublicDescription": "Counts the number of entries successfully inserted into the TOR that match qualifications specified by the subevent.   Does not include addressless requests such as locks and interrupts.",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "CHA",
      "EventCode": "0x35",
      "UMask": "0x04",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00c803ff",
      "EventName": "UNC_CHA_TOR_INSERTS.IO_RFO",
      "BriefDescription": "TOR Inserts; RFO from local IO",
      "PublicDescription": "TOR Inserts : RFOs issued by IO Devices : Counts the number of entries successfully inserted into the TOR that match qualifications specified by the subevent.   Does not include addressless requests such as locks and interrupts.",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "CHA",
      "EventCode": "0x35",
      "UMask": "0x04",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00cc43ff",
      "EventName": "UNC_CHA_TOR_INSERTS.IO_ITOM",
      "BriefDescription": "TOR Inserts for ItoM from local IO",
      "PublicDescription": "Inserts into the TOR from local IO with the opcode ItoM",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "CHA",
      "EventCode": "0x35",
      "UMask": "0x01",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00c887ff",
      "EventName": "UNC_CHA_TOR_INSERTS.IA_RFO_PREF",
      "BriefDescription": "TOR Inserts; RFO pref from local IA",
      "PublicDescription": "TOR Inserts; Read for ownership prefetch from local IA that misses in the snoop filter",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "CHA",
      "EventCode": "0x35",
      "UMask": "0x01",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00c807ff",
      "EventName": "UNC_CHA_TOR_INSERTS.IA_RFO",
      "BriefDescription": "TOR Inserts; RFO from local IA",
      "PublicDescription": "TOR Inserts; Read for ownership from local IA that misses in the snoop filter",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "CHA",
      "EventCode": "0x35",
      "UMask": "0x01",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00ccc7ff",
      "EventName": "UNC_CHA_TOR_INSERTS.IA_LLCPREFRFO",
      "BriefDescription": "TOR Inserts; LLCPrefRFO from local IA",
      "PublicDescription": "TOR Inserts; Last level cache prefetch read for ownership from local IA that misses in the snoop filter",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "CHA",
      "EventCode": "0x35",
      "UMask": "0x01",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00c817ff",
      "EventName": "UNC_CHA_TOR_INSERTS.IA_DRD",
      "BriefDescription": "TOR Inserts; DRd from local IA",
      "PublicDescription": "TOR Inserts; Data read from local IA that misses in the snoop filter",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "CHA",
      "EventCode": "0x35",
      "UMask": "0x01",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00c897ff",
      "EventName": "UNC_CHA_TOR_INSERTS.IA_DRD_PREF",
      "BriefDescription": "TOR Inserts; DRd Pref from local IA",
      "PublicDescription": "TOR Inserts; Data read prefetch from local IA that misses in the snoop filter",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "CHA",
      "EventCode": "0x35",
      "UMask": "0x01",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00c80fff",
      "EventName": "UNC_CHA_TOR_INSERTS.IA_CRD",
      "BriefDescription": "TOR Inserts; CRd from local IA",
      "PublicDescription": "TOR Inserts; Code read from local IA that misses in the snoop filter",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "CHA",
      "EventCode": "0x35",
      "UMask": "0x01",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00c816fe",
      "EventName": "UNC_CHA_TOR_INSERTS.IA_MISS_DRD_LOCAL",
      "BriefDescription": "TOR Inserts for DRd misses from local IA targeting local memory",
      "PublicDescription": "Inserts into the TOR from local IA cores which miss the LLC and snoop filter with the opcode DRd, and which target local memory",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "CHA",
      "EventCode": "0x35",
      "UMask": "0x01",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00c8177e",
      "EventName": "UNC_CHA_TOR_INSERTS.IA_MISS_DRD_REMOTE",
      "BriefDescription": "TOR Inserts for DRd misses from local IA targeting remote memory",
      "PublicDescription": "Inserts into the TOR from local IA cores which miss the LLC and snoop filter with the opcode DRd, and target remote memory",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "CHA",
      "EventCode": "0x35",
      "UMask": "0x01",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00C896FE",
      "EventName": "UNC_CHA_TOR_INSERTS.IA_MISS_DRD_PREF_LOCAL",
      "BriefDescription": "TOR Inserts for DRd Pref misses from local IA targeting local memory",
      "PublicDescription": "Inserts into the TOR from local IA cores which miss the LLC and snoop filter with the opcode DRD_PREF, and target local memory",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "CHA",
      "EventCode": "0x35",
      "UMask": "0x01",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00C8977E",
      "EventName": "UNC_CHA_TOR_INSERTS.IA_MISS_DRD_PREF_REMOTE",
      "BriefDescription": "TOR Inserts for DRd Pref misses from local IA targeting remote memory",
      "PublicDescription": "Inserts into the TOR from local IA cores which miss the LLC and snoop filter with the opcode DRD_PREF, and target remote memory",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "CHA",
      "EventCode": "0x35",
      "UMask": "0x01",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00c806fe",
      "EventName": "UNC_CHA_TOR_INSERTS.IA_MISS_RFO_LOCAL",
      "BriefDescription": "TOR Inserts RFO misses from local IA",
      "PublicDescription": "TOR Inserts; Read for ownership from local IA that misses in the snoop filter",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "CHA",
      "EventCode": "0x35",
      "UMask": "0x01",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00c8077e",
      "EventName": "UNC_CHA_TOR_INSERTS.IA_MISS_RFO_REMOTE",
      "BriefDescription": "TOR Inserts; RFO misses from local IA",
      "PublicDescription": "TOR Inserts Read for ownership from local IA that misses in the snoop filter",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "CHA",
      "EventCode": "0x35",
      "UMask": "0x01",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00c886fe",
      "EventName": "UNC_CHA_TOR_INSERTS.IA_MISS_RFO_PREF_LOCAL",
      "BriefDescription": "TOR Inserts; RFO prefetch misses from local IA",
      "PublicDescription": "TOR Inserts; Read for ownership prefetch from local IA that misses in the snoop filter",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "CHA",
      "EventCode": "0x35",
      "UMask": "0x01",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00c8877e",
      "EventName": "UNC_CHA_TOR_INSERTS.IA_MISS_RFO_PREF_REMOTE",
      "BriefDescription": "TOR Inserts; RFO prefetch misses from local IA",
      "PublicDescription": "TOR Inserts; Read for ownership prefetch from local IA that misses in the snoop filter",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "CHA",
      "EventCode": "0x35",
      "UMask": "0x01",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00c8c7ff",
      "EventName": "UNC_CHA_TOR_INSERTS.IA_CLFLUSH",
      "BriefDescription": "TOR Inserts;CLFlush from Local IA",
      "PublicDescription": "Counts the number of entries successfully inserted into the TOR that match qualifications specified by the subevent.; CLFlush events that are initiated from the Core",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "CHA",
      "EventCode": "0x35",
      "UMask": "0x01",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00cc57ff",
      "EventName": "UNC_CHA_TOR_INSERTS.IA_SPECITOM",
      "BriefDescription": "TOR Inserts;SpecItoM from Local IA",
      "PublicDescription": "Counts the number of entries successfully inserted into the TOR that match qualifications specified by the subevent.; SpecItoM events that are initiated from the Core",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "CHA",
      "EventCode": "0x36",
      "UMask": "0x01",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00c001ff",
      "EventName": "UNC_CHA_TOR_OCCUPANCY.IA",
      "BriefDescription": "TOR Occupancy; All from local IA",
      "PublicDescription": "TOR Occupancy : All requests from iA Cores : For each cycle, this event accumulates the number of valid entries in the TOR that match qualifications specified by the subevent.     Does not include addressless requests such as locks and interrupts.",
      "Counter": "0",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "CHA",
      "EventCode": "0x36",
      "UMask": "0x01",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00c001fd",
      "EventName": "UNC_CHA_TOR_OCCUPANCY.IA_HIT",
      "BriefDescription": "TOR Occupancy; Hits from local IA",
      "PublicDescription": "TOR Occupancy : All requests from iA Cores that Hit the LLC : For each cycle, this event accumulates the number of valid entries in the TOR that match qualifications specified by the subevent.     Does not include addressless requests such as locks and interrupts.",
      "Counter": "0",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "CHA",
      "EventCode": "0x36",
      "UMask": "0x01",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00c80ffd",
      "EventName": "UNC_CHA_TOR_OCCUPANCY.IA_HIT_CRD",
      "BriefDescription": "TOR Occupancy; CRd hits from local IA",
      "PublicDescription": "TOR Occupancy; Code read from local IA that hits in the snoop filter",
      "Counter": "0",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "CHA",
      "EventCode": "0x36",
      "UMask": "0x01",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00c817fd",
      "EventName": "UNC_CHA_TOR_OCCUPANCY.IA_HIT_DRD",
      "BriefDescription": "TOR Occupancy; DRd hits from local IA",
      "PublicDescription": "TOR Occupancy; Data read from local IA that hits in the snoop filter",
      "Counter": "0",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "CHA",
      "EventCode": "0x36",
      "UMask": "0x01",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00ccc7fd",
      "EventName": "UNC_CHA_TOR_OCCUPANCY.IA_HIT_LLCPREFRFO",
      "BriefDescription": "TOR Occupancy; LLCPrefRFO hits from local IA",
      "PublicDescription": "TOR Occupancy; Last level cache prefetch read for ownership from local IA that hits in the snoop filter",
      "Counter": "0",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "CHA",
      "EventCode": "0x36",
      "UMask": "0x01",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00c807fd",
      "EventName": "UNC_CHA_TOR_OCCUPANCY.IA_HIT_RFO",
      "BriefDescription": "TOR Occupancy; RFO hits from local IA",
      "PublicDescription": "TOR Occupancy; Read for ownership from local IA that hits in the snoop filter",
      "Counter": "0",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "CHA",
      "EventCode": "0x36",
      "UMask": "0x01",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00c001fe",
      "EventName": "UNC_CHA_TOR_OCCUPANCY.IA_MISS",
      "BriefDescription": "TOR Occupancy; Misses from Local IA",
      "PublicDescription": "TOR Occupancy : All requests from iA Cores that Missed the LLC : For each cycle, this event accumulates the number of valid entries in the TOR that match qualifications specified by the subevent.     Does not include addressless requests such as locks and interrupts.",
      "Counter": "0",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "CHA",
      "EventCode": "0x36",
      "UMask": "0x01",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00c80ffe",
      "EventName": "UNC_CHA_TOR_OCCUPANCY.IA_MISS_CRD",
      "BriefDescription": "TOR Occupancy; CRd misses from local IA",
      "PublicDescription": "TOR Occupancy; Code read from local IA that misses in the snoop filter",
      "Counter": "0",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "CHA",
      "EventCode": "0x36",
      "UMask": "0x01",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00c817fe",
      "EventName": "UNC_CHA_TOR_OCCUPANCY.IA_MISS_DRD",
      "BriefDescription": "TOR Occupancy for DRd misses from local IA",
      "PublicDescription": "Number of cycles for elements in the TOR from local IA cores which miss the LLC and snoop filter with the opcode DRd",
      "Counter": "0",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "CHA",
      "EventCode": "0x36",
      "UMask": "0x01",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00ccc7fe",
      "EventName": "UNC_CHA_TOR_OCCUPANCY.IA_MISS_LLCPREFRFO",
      "BriefDescription": "TOR Occupancy; LLCPrefRFO misses from local IA",
      "PublicDescription": "TOR Occupancy; Last level cache prefetch read for ownership from local IA that misses in the snoop filter",
      "Counter": "0",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "CHA",
      "EventCode": "0x36",
      "UMask": "0x01",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00c807fe",
      "EventName": "UNC_CHA_TOR_OCCUPANCY.IA_MISS_RFO",
      "BriefDescription": "TOR Occupancy; RFO misses from local IA",
      "PublicDescription": "TOR Occupancy; Read for ownership from local IA that misses in the snoop filter",
      "Counter": "0",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "CHA",
      "EventCode": "0x36",
      "UMask": "0x04",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00c001ff",
      "EventName": "UNC_CHA_TOR_OCCUPANCY.IO",
      "BriefDescription": "TOR Occupancy; All from local IO",
      "PublicDescription": "TOR Occupancy : All requests from IO Devices : For each cycle, this event accumulates the number of valid entries in the TOR that match qualifications specified by the subevent.     Does not include addressless requests such as locks and interrupts.",
      "Counter": "0",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "CHA",
      "EventCode": "0x36",
      "UMask": "0x04",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00c001fd",
      "EventName": "UNC_CHA_TOR_OCCUPANCY.IO_HIT",
      "BriefDescription": "TOR Occupancy; Hits from local IO",
      "PublicDescription": "TOR Occupancy : All requests from IO Devices that hit the LLC : For each cycle, this event accumulates the number of valid entries in the TOR that match qualifications specified by the subevent.     Does not include addressless requests such as locks and interrupts.",
      "Counter": "0",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "CHA",
      "EventCode": "0x36",
      "UMask": "0x04",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00c001fe",
      "EventName": "UNC_CHA_TOR_OCCUPANCY.IO_MISS",
      "BriefDescription": "TOR Occupancy; Misses from local IO",
      "PublicDescription": "TOR Occupancy : All requests from IO Devices that missed the LLC : For each cycle, this event accumulates the number of valid entries in the TOR that match qualifications specified by the subevent.     Does not include addressless requests such as locks and interrupts.",
      "Counter": "0",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "CHA",
      "EventCode": "0x36",
      "UMask": "0x04",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00cc43fe",
      "EventName": "UNC_CHA_TOR_OCCUPANCY.IO_MISS_ITOM",
      "BriefDescription": "TOR Occupancy; ITOM misses from local IO",
      "PublicDescription": "TOR Occupancy : ItoMs issued by IO Devices that missed the LLC : For each cycle, this event accumulates the number of valid entries in the TOR that match qualifications specified by the subevent.     Does not include addressless requests such as locks and interrupts.",
      "Counter": "0",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "CHA",
      "EventCode": "0x36",
      "UMask": "0x01",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00c88ffd",
      "EventName": "UNC_CHA_TOR_OCCUPANCY.IA_HIT_CRD_PREF",
      "BriefDescription": "TOR Occupancy; CRd Pref hits from local IA",
      "PublicDescription": "TOR Occupancy; Code read prefetch from local IA that hits in the snoop filter",
      "Counter": "0",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "CHA",
      "EventCode": "0x36",
      "UMask": "0x01",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00c897fd",
      "EventName": "UNC_CHA_TOR_OCCUPANCY.IA_HIT_DRD_PREF",
      "BriefDescription": "TOR Occupancy; DRd Pref hits from local IA",
      "PublicDescription": "TOR Occupancy; Data read prefetch from local IA that hits in the snoop filter",
      "Counter": "0",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "CHA",
      "EventCode": "0x36",
      "UMask": "0x01",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00c887fd",
      "EventName": "UNC_CHA_TOR_OCCUPANCY.IA_HIT_RFO_PREF",
      "BriefDescription": "TOR Occupancy; RFO Pref hits from local IA",
      "PublicDescription": "TOR Occupancy; Read for ownership prefetch from local IA that hits in the snoop filter",
      "Counter": "0",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "CHA",
      "EventCode": "0x36",
      "UMask": "0x01",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00c897fe",
      "EventName": "UNC_CHA_TOR_OCCUPANCY.IA_MISS_DRD_PREF",
      "BriefDescription": "TOR Occupancy; DRd Pref misses from local IA",
      "PublicDescription": "TOR Occupancy; Data read prefetch from local IA that misses in the snoop filter",
      "Counter": "0",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "CHA",
      "EventCode": "0x36",
      "UMask": "0x01",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00c887fe",
      "EventName": "UNC_CHA_TOR_OCCUPANCY.IA_MISS_RFO_PREF",
      "BriefDescription": "TOR Occupancy; RFO prefetch misses from local IA",
      "PublicDescription": "TOR Occupancy; Read for ownership prefetch from local IA that misses in the snoop filter",
      "Counter": "0",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "CHA",
      "EventCode": "0x36",
      "UMask": "0x04",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00cc43fd",
      "EventName": "UNC_CHA_TOR_OCCUPANCY.IO_HIT_ITOM",
      "BriefDescription": "TOR Occupancy; ITOM hits from local IO",
      "PublicDescription": "TOR Occupancy : ItoMs issued by IO Devices that Hit the LLC : For each cycle, this event accumulates the number of valid entries in the TOR that match qualifications specified by the subevent.     Does not include addressless requests such as locks and interrupts.",
      "Counter": "0",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "CHA",
      "EventCode": "0x36",
      "UMask": "0x04",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00cc43ff",
      "EventName": "UNC_CHA_TOR_OCCUPANCY.IO_ITOM",
      "BriefDescription": "TOR Occupancy; ITOM from local IO",
      "PublicDescription": "TOR Occupancy : ItoMs issued by IO Devices : For each cycle, this event accumulates the number of valid entries in the TOR that match qualifications specified by the subevent.     Does not include addressless requests such as locks and interrupts.",
      "Counter": "0",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "CHA",
      "EventCode": "0x36",
      "UMask": "0x01",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00c807ff",
      "EventName": "UNC_CHA_TOR_OCCUPANCY.IA_RFO",
      "BriefDescription": "TOR Occupancy; RFO from local IA",
      "PublicDescription": "TOR Occupancy; Read for ownership from local IA that misses in the snoop filter",
      "Counter": "0",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "CHA",
      "EventCode": "0x36",
      "UMask": "0x01",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00c887ff",
      "EventName": "UNC_CHA_TOR_OCCUPANCY.IA_RFO_PREF",
      "BriefDescription": "TOR Occupancy; RFO prefetch from local IA",
      "PublicDescription": "TOR Occupancy; Read for ownership prefetch from local IA that misses in the snoop filter",
      "Counter": "0",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "CHA",
      "EventCode": "0x36",
      "UMask": "0x01",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00ccc7ff",
      "EventName": "UNC_CHA_TOR_OCCUPANCY.IA_LLCPREFRFO",
      "BriefDescription": "TOR Occupancy; LLCPrefRFO from local IA",
      "PublicDescription": "TOR Occupancy; Last level cache prefetch read for ownership from local IA that misses in the snoop filter",
      "Counter": "0",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "CHA",
      "EventCode": "0x36",
      "UMask": "0x01",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00c817ff",
      "EventName": "UNC_CHA_TOR_OCCUPANCY.IA_DRD",
      "BriefDescription": "TOR Occupancy; DRd from local IA",
      "PublicDescription": "TOR Occupancy; Data read from local IA that misses in the snoop filter",
      "Counter": "0",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "CHA",
      "EventCode": "0x36",
      "UMask": "0x01",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00c80fff",
      "EventName": "UNC_CHA_TOR_OCCUPANCY.IA_CRD",
      "BriefDescription": "TOR Occupancy; CRd from local IA",
      "PublicDescription": "TOR Occupancy; Code read from local IA that misses in the snoop filter",
      "Counter": "0",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "CHA",
      "EventCode": "0x36",
      "UMask": "0x01",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00c897ff",
      "EventName": "UNC_CHA_TOR_OCCUPANCY.IA_DRD_PREF",
      "BriefDescription": "TOR Occupancy; DRd Pref from local IA",
      "PublicDescription": "TOR Occupancy; Data read prefetch from local IA that misses in the snoop filter",
      "Counter": "0",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "CHA",
      "EventCode": "0x36",
      "UMask": "0x01",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00c816fe",
      "EventName": "UNC_CHA_TOR_OCCUPANCY.IA_MISS_DRD_LOCAL",
      "BriefDescription": "TOR Occupancy for DRd misses from local IA targeting local memory",
      "PublicDescription": "Number of cycles for elements in the TOR from local IA cores which miss the LLC and snoop filter with the opcode DRd, and which target local memory",
      "Counter": "0",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "CHA",
      "EventCode": "0x36",
      "UMask": "0x01",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00c8177e",
      "EventName": "UNC_CHA_TOR_OCCUPANCY.IA_MISS_DRD_REMOTE",
      "BriefDescription": "TOR Occupancy for DRd misses from local IA targeting remote memory",
      "PublicDescription": "Number of cycles for elements in the TOR from local IA cores which miss the LLC and snoop filter with the opcode DRd, and which target remote memory",
      "Counter": "0",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "CHA",
      "EventCode": "0x36",
      "UMask": "0x01",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00C8977E",
      "EventName": "UNC_CHA_TOR_OCCUPANCY.IA_MISS_DRD_PREF_REMOTE",
      "BriefDescription": "TOR Occupancy; DRd Pref misses from local IA",
      "PublicDescription": "TOR Occupancy; Data read prefetch from local IA that misses in the snoop filter",
      "Counter": "0",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "CHA",
      "EventCode": "0x36",
      "UMask": "0x01",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00c806fe",
      "EventName": "UNC_CHA_TOR_OCCUPANCY.IA_MISS_RFO_LOCAL",
      "BriefDescription": "TOR Occupancy; RFO misses from local IA",
      "PublicDescription": "TOR Occupancy; Read for ownership from local IA that misses in the snoop filter",
      "Counter": "0",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "CHA",
      "EventCode": "0x36",
      "UMask": "0x01",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00c8077e",
      "EventName": "UNC_CHA_TOR_OCCUPANCY.IA_MISS_RFO_REMOTE",
      "BriefDescription": "TOR Occupancy; RFO misses from local IA",
      "PublicDescription": "TOR Occupancy; Read for ownership from local IA that misses in the snoop filter",
      "Counter": "0",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "CHA",
      "EventCode": "0x36",
      "UMask": "0x01",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00c886fe",
      "EventName": "UNC_CHA_TOR_OCCUPANCY.IA_MISS_RFO_PREF_LOCAL",
      "BriefDescription": "TOR Occupancy; RFO prefetch misses from local IA",
      "PublicDescription": "TOR Occupancy; Read for ownership prefetch from local IA that misses in the snoop filter",
      "Counter": "0",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "CHA",
      "EventCode": "0x36",
      "UMask": "0x01",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00c8877e",
      "EventName": "UNC_CHA_TOR_OCCUPANCY.IA_MISS_RFO_PREF_REMOTE",
      "BriefDescription": "TOR Occupancy; RFO prefetch misses from local IA",
      "PublicDescription": "TOR Occupancy; Read for ownership prefetch from local IA that misses in the snoop filter",
      "Counter": "0",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "CHA",
      "EventCode": "0x35",
      "UMask": "0x01",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00c8178a",
      "EventName": "UNC_CHA_TOR_INSERTS.IA_MISS_DRD_PMM",
      "BriefDescription": "TOR Inserts for DRds issued by iA Cores targeting PMM Mem that Missed the LLC",
      "PublicDescription": "Inserts into the TOR from local IA cores which miss the LLC and snoop filter with the opcode DRd, and which target PMM memory",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "CHA",
      "EventCode": "0x35",
      "UMask": "0x01",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00c81786",
      "EventName": "UNC_CHA_TOR_INSERTS.IA_MISS_DRD_DDR",
      "BriefDescription": "TOR Inserts for DRds issued by IA Cores targeting DDR Mem that Missed the LLC",
      "PublicDescription": "Inserts into the TOR from local IA cores which miss the LLC and snoop filter with the opcode DRd, and which target DDR memory",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "CHA",
      "EventCode": "0x35",
      "UMask": "0x04",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00cd43fd",
      "EventName": "UNC_CHA_TOR_INSERTS.IO_HIT_ITOMCACHENEAR",
      "BriefDescription": "TOR Inserts : ItoMCacheNears, indicating a partial write request, from IO Devices that hit the LLC",
      "PublicDescription": "TOR Inserts : ItoMCacheNears, indicating a partial write request, from IO Devices that hit the LLC : Counts the number of entries successfully inserted into the TOR that match qualifications specified by the subevent.   Does not include addressless requests such as locks and interrupts.",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "CHA",
      "EventCode": "0x35",
      "UMask": "0x04",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00cd43fe",
      "EventName": "UNC_CHA_TOR_INSERTS.IO_MISS_ITOMCACHENEAR",
      "BriefDescription": "TOR Inserts : ItoMCacheNears, indicating a partial write request, from IO Devices that missed the LLC",
      "PublicDescription": "TOR Inserts : ItoMCacheNears, indicating a partial write request, from IO Devices that missed the LLC : Counts the number of entries successfully inserted into the TOR that match qualifications specified by the subevent.   Does not include addressless requests such as locks and interrupts.",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "CHA",
      "EventCode": "0x36",
      "UMask": "0x01",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00c81786",
      "EventName": "UNC_CHA_TOR_OCCUPANCY.IA_MISS_DRD_DDR",
      "BriefDescription": "TOR Occupancy for DRds issued by iA Cores targeting DDR Mem that Missed the LLC",
      "PublicDescription": "Number of cycles for elements in the TOR from local IA cores which miss the LLC and snoop filter with the opcode DRd, and which target DDR memory",
      "Counter": "0",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "CHA",
      "EventCode": "0x36",
      "UMask": "0x01",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00c8178a",
      "EventName": "UNC_CHA_TOR_OCCUPANCY.IA_MISS_DRD_PMM",
      "BriefDescription": "TOR Occupancy for DRds issued by iA Cores targeting PMM Mem that Missed the LLC",
      "PublicDescription": "Number of cycles for elements in the TOR from local IA cores which miss the LLC and snoop filter with the opcode DRd, and which target PMM memory",
      "Counter": "0",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "CHA",
      "EventCode": "0x35",
      "UMask": "0x04",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00c8f3fd",
      "EventName": "UNC_CHA_TOR_INSERTS.IO_HIT_PCIRDCUR",
      "BriefDescription": "TOR Inserts; RdCur and FsRdCur hits from local IO",
      "PublicDescription": "TOR Inserts : PCIRdCurs issued by IO Devices that hit the LLC : Counts the number of entries successfully inserted into the TOR that match qualifications specified by the subevent.   Does not include addressless requests such as locks and interrupts.",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "M2M",
      "EventCode": "0x24",
      "UMask": "0x20",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00000003",
      "EventName": "UNC_M2M_IMC_READS.TO_PMM",
      "BriefDescription": "UNC_M2M_IMC_READS.TO_PMM",
      "PublicDescription": "UNC_M2M_IMC_READS.TO_PMM",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "CHA",
      "EventCode": "0x35",
      "UMask": "0x04",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00c8f3fe",
      "EventName": "UNC_CHA_TOR_INSERTS.IO_MISS_PCIRDCUR",
      "BriefDescription": "TOR Inserts; RdCur and FsRdCur requests from local IO that miss LLC",
      "PublicDescription": "TOR Inserts : PCIRdCurs issued by IO Devices that missed the LLC : Counts the number of entries successfully inserted into the TOR that match qualifications specified by the subevent.   Does not include addressless requests such as locks and interrupts.",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "CHA",
      "EventCode": "0x35",
      "UMask": "0x04",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00c8f3ff",
      "EventName": "UNC_CHA_TOR_INSERTS.IO_PCIRDCUR",
      "BriefDescription": "TOR Inserts for RdCur from local IO",
      "PublicDescription": "Inserts into the TOR from local IO with the opcode RdCur",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "M2M",
      "EventCode": "0x25",
      "UMask": "0x80",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00000018",
      "EventName": "UNC_M2M_IMC_WRITES.TO_PMM",
      "BriefDescription": "PMM - All Channels",
      "PublicDescription": "PMM - All Channels",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "CHA",
      "EventCode": "0x36",
      "UMask": "0x04",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00c8f3fd",
      "EventName": "UNC_CHA_TOR_OCCUPANCY.IO_HIT_PCIRDCUR",
      "BriefDescription": "TOR Occupancy; RdCur and FsRdCur hits from local IO",
      "PublicDescription": "TOR Occupancy : PCIRdCurs issued by IO Devices that hit the LLC : For each cycle, this event accumulates the number of valid entries in the TOR that match qualifications specified by the subevent.     Does not include addressless requests such as locks and interrupts.",
      "Counter": "0",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "CHA",
      "EventCode": "0x36",
      "UMask": "0x04",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00c8f3fe",
      "EventName": "UNC_CHA_TOR_OCCUPANCY.IO_MISS_PCIRDCUR",
      "BriefDescription": "TOR Occupancy; RdCur and FsRdCur misses from local IO",
      "PublicDescription": "TOR Occupancy : PCIRdCurs issued by IO Devices that missed the LLC : For each cycle, this event accumulates the number of valid entries in the TOR that match qualifications specified by the subevent.     Does not include addressless requests such as locks and interrupts.",
      "Counter": "0",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "CHA",
      "EventCode": "0x36",
      "UMask": "0x04",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00c8f3ff",
      "EventName": "UNC_CHA_TOR_OCCUPANCY.IO_PCIRDCUR",
      "BriefDescription": "TOR Occupancy; RdCur and FsRdCur from local IO",
      "PublicDescription": "TOR Occupancy : PCIRdCurs issued by IO Devices : For each cycle, this event accumulates the number of valid entries in the TOR that match qualifications specified by the subevent.     Does not include addressless requests such as locks and interrupts.",
      "Counter": "0",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "CHA",
      "EventCode": "0x35",
      "UMask": "0x01",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00ccd7ff",
      "EventName": "UNC_CHA_TOR_INSERTS.IA_LLCPREFDATA",
      "BriefDescription": "TOR Inserts; LLCPrefData from local IA",
      "PublicDescription": "TOR Inserts; Last level cache prefetch data read from local IA.",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "CHA",
      "EventCode": "0x35",
      "UMask": "0x01",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00ccd7fe",
      "EventName": "UNC_CHA_TOR_INSERTS.IA_MISS_LLCPREFDATA",
      "BriefDescription": "TOR Inserts; LLCPrefData misses from local IA",
      "PublicDescription": "TOR Inserts; Last level cache prefetch data read from local IA that misses in the snoop filter",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "CHA",
      "EventCode": "0x36",
      "UMask": "0x01",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00ccd7ff",
      "EventName": "UNC_CHA_TOR_OCCUPANCY.IA_LLCPREFDATA",
      "BriefDescription": "TOR Occupancy; LLCPrefData from local IA",
      "PublicDescription": "TOR Occupancy; Last level cache prefetch data read from local IA that misses in the snoop filter",
      "Counter": "0",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "CHA",
      "EventCode": "0x36",
      "UMask": "0x01",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00ccd7fe",
      "EventName": "UNC_CHA_TOR_OCCUPANCY.IA_MISS_LLCPREFDATA",
      "BriefDescription": "TOR Occupancy; LLCPrefData misses from local IA",
      "PublicDescription": "TOR Occupancy; Last level cache prefetch data read from local IA that misses in the snoop filter",
      "Counter": "0",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "CHA",
      "EventCode": "0x35",
      "UMask": "0x04",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00cd43ff",
      "EventName": "UNC_CHA_TOR_INSERTS.IO_ITOMCACHENEAR",
      "BriefDescription": "TOR Inserts for ItoMCacheNears from IO devices.",
      "PublicDescription": "Inserts into the TOR from local IO devices with the opcode ItoMCacheNears.  This event indicates a partial write request.",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "iMC",
      "EventCode": "0xe0",
      "UMask": "0x01",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00000000",
      "EventName": "UNC_M_PMM_RPQ_OCCUPANCY.ALL_SCH0",
      "BriefDescription": "PMM Read Pending Queue occupancy",
      "PublicDescription": "Accumulates the per cycle occupancy of the PMM Read Pending Queue.",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "iMC",
      "EventCode": "0xe0",
      "UMask": "0x02",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00000000",
      "EventName": "UNC_M_PMM_RPQ_OCCUPANCY.ALL_SCH1",
      "BriefDescription": "PMM Read Pending Queue occupancy",
      "PublicDescription": "Accumulates the per cycle occupancy of the PMM Read Pending Queue.",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "iMC",
      "EventCode": "0xe3",
      "UMask": "0x00",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00000000",
      "EventName": "UNC_M_PMM_RPQ_INSERTS",
      "BriefDescription": "PMM Read Pending Queue inserts",
      "PublicDescription": "Counts number of read requests allocated in the PMM Read Pending Queue.",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "iMC",
      "EventCode": "0xe4",
      "UMask": "0x03",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00",
      "EventName": "UNC_M_PMM_WPQ_OCCUPANCY.ALL",
      "BriefDescription": "PMM Write Pending Queue Occupancy",
      "PublicDescription": "PMM Write Pending Queue Occupancy : Accumulates the per cycle occupancy of the Write Pending Queue to the PMM DIMM.",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "iMC",
      "EventCode": "0xe7",
      "UMask": "0x00",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00000000",
      "EventName": "UNC_M_PMM_WPQ_INSERTS",
      "BriefDescription": "PMM Write Pending Queue inserts",
      "PublicDescription": "Counts number of  write requests allocated in the PMM Write Pending Queue.",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "iMC",
      "EventCode": "0x17",
      "UMask": "0x01",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00",
      "EventName": "UNC_M_RDB_INSERTS.PCH0",
      "BriefDescription": "Read Data Buffer Inserts",
      "PublicDescription": "Read Data Buffer Inserts",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "iMC",
      "EventCode": "0x17",
      "UMask": "0x02",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00",
      "EventName": "UNC_M_RDB_INSERTS.PCH1",
      "BriefDescription": "Read Data Buffer Inserts",
      "PublicDescription": "Read Data Buffer Inserts",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "iMC",
      "EventCode": "0xE4",
      "UMask": "0x01",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00000000",
      "EventName": "UNC_M_PMM_WPQ_OCCUPANCY.ALL_SCH0",
      "BriefDescription": "PMM Write Pending Queue Occupancy",
      "PublicDescription": "PMM Write Pending Queue Occupancy : Accumulates the per cycle occupancy of the PMM Write Pending Queue.",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "iMC",
      "EventCode": "0xE4",
      "UMask": "0x02",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00000000",
      "EventName": "UNC_M_PMM_WPQ_OCCUPANCY.ALL_SCH1",
      "BriefDescription": "PMM Write Pending Queue Occupancy",
      "PublicDescription": "PMM Write Pending Queue Occupancy : Accumulates the per cycle occupancy of the PMM Write Pending Queue.",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "CHA",
      "EventCode": "0x35",
      "UMask": "0x01",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00c8168a",
      "EventName": "UNC_CHA_TOR_INSERTS.IA_MISS_DRD_LOCAL_PMM",
      "BriefDescription": "TOR Inserts : DRds issued by iA Cores targeting PMM Mem that Missed the LLC - HOMed locally",
      "PublicDescription": "Counts the number of entries successfully inserted into the TOR that match qualifications specified by the subevent.   Does not include addressless requests such as locks and interrupts.",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "CHA",
      "EventCode": "0x35",
      "UMask": "0x01",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00c8170a",
      "EventName": "UNC_CHA_TOR_INSERTS.IA_MISS_DRD_REMOTE_PMM",
      "BriefDescription": "TOR Inserts : DRds issued by iA Cores targeting PMM Mem that Missed the LLC - HOMed remotely",
      "PublicDescription": "Counts the number of entries successfully inserted into the TOR that match qualifications specified by the subevent.   Does not include addressless requests such as locks and interrupts.",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "CHA",
      "EventCode": "0x35",
      "UMask": "0x01",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00c81686",
      "EventName": "UNC_CHA_TOR_INSERTS.IA_MISS_DRD_LOCAL_DDR",
      "BriefDescription": "TOR Inserts : DRds issued by iA Cores targeting DDR Mem that Missed the LLC - HOMed locally",
      "PublicDescription": "Counts the number of entries successfully inserted into the TOR that match qualifications specified by the subevent.   Does not include addressless requests such as locks and interrupts.",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "CHA",
      "EventCode": "0x35",
      "UMask": "0x01",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00c81706",
      "EventName": "UNC_CHA_TOR_INSERTS.IA_MISS_DRD_REMOTE_DDR",
      "BriefDescription": "TOR Inserts : DRds issued by iA Cores targeting DDR Mem that Missed the LLC - HOMed remotely",
      "PublicDescription": "Counts the number of entries successfully inserted into the TOR that match qualifications specified by the subevent.   Does not include addressless requests such as locks and interrupts.",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "CHA",
      "EventCode": "0x35",
      "UMask": "0x04",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00CC23FF",
      "EventName": "UNC_CHA_TOR_INSERTS.IO_WBMTOI",
      "BriefDescription": "TOR Inserts : WbMtoIs issued by IO Devices",
      "PublicDescription": "Counts the number of entries successfully inserted into the TOR that match qualifications specified by the subevent.   Does not include addressless requests such as locks and interrupts.",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "CHA",
      "EventCode": "0x35",
      "UMask": "0x04",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00C8C3FF",
      "EventName": "UNC_CHA_TOR_INSERTS.IO_CLFLUSH",
      "BriefDescription": "TOR Inserts : CLFlushes issued by IO Devices",
      "PublicDescription": "Counts the number of entries successfully inserted into the TOR that match qualifications specified by the subevent.   Does not include addressless requests such as locks and interrupts.",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "CHA",
      "EventCode": "0x36",
      "UMask": "0x01",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00c8168a",
      "EventName": "UNC_CHA_TOR_OCCUPANCY.IA_MISS_DRD_LOCAL_PMM",
      "BriefDescription": "TOR Occupancy : DRds issued by iA Cores targeting PMM Mem that Missed the LLC - HOMed locally",
      "PublicDescription": "TOR Occupancy : DRds issued by iA Cores targeting PMM Mem that Missed the LLC - HOMed locally : For each cycle, this event accumulates the number of valid entries in the TOR that match qualifications specified by the subevent.     Does not include addressless requests such as locks and interrupts.",
      "Counter": "0",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "CHA",
      "EventCode": "0x36",
      "UMask": "0x01",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00c8170a",
      "EventName": "UNC_CHA_TOR_OCCUPANCY.IA_MISS_DRD_REMOTE_PMM",
      "BriefDescription": "TOR Occupancy : DRds issued by iA Cores targeting PMM Mem that Missed the LLC - HOMed remotely",
      "PublicDescription": "TOR Occupancy : DRds issued by iA Cores targeting PMM Mem that Missed the LLC - HOMed remotely : For each cycle, this event accumulates the number of valid entries in the TOR that match qualifications specified by the subevent.     Does not include addressless requests such as locks and interrupts.",
      "Counter": "0",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "CHA",
      "EventCode": "0x36",
      "UMask": "0x01",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00c81686",
      "EventName": "UNC_CHA_TOR_OCCUPANCY.IA_MISS_DRD_LOCAL_DDR",
      "BriefDescription": "TOR Occupancy : DRds issued by iA Cores targeting DDR Mem that Missed the LLC - HOMed locally",
      "PublicDescription": "TOR Occupancy : DRds issued by iA Cores targeting DDR Mem that Missed the LLC - HOMed locally : For each cycle, this event accumulates the number of valid entries in the TOR that match qualifications specified by the subevent.     Does not include addressless requests such as locks and interrupts.",
      "Counter": "0",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "CHA",
      "EventCode": "0x36",
      "UMask": "0x01",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00c81706",
      "EventName": "UNC_CHA_TOR_OCCUPANCY.IA_MISS_DRD_REMOTE_DDR",
      "BriefDescription": "TOR Occupancy : DRds issued by iA Cores targeting DDR Mem that Missed the LLC - HOMed remotely",
      "PublicDescription": "TOR Occupancy : DRds issued by iA Cores targeting DDR Mem that Missed the LLC - HOMed remotely : For each cycle, this event accumulates the number of valid entries in the TOR that match qualifications specified by the subevent.     Does not include addressless requests such as locks and interrupts.",
      "Counter": "0",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "CHA",
      "EventCode": "0x36",
      "UMask": "0x01",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00c8c7ff",
      "EventName": "UNC_CHA_TOR_OCCUPANCY.IA_CLFLUSH",
      "BriefDescription": "TOR Occupancy : CLFlushes issued by iA Cores",
      "PublicDescription": "TOR Occupancy : CLFlushes issued by iA Cores : For each cycle, this event accumulates the number of valid entries in the TOR that match qualifications specified by the subevent.     Does not include addressless requests such as locks and interrupts.",
      "Counter": "0",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "CHA",
      "EventCode": "0x36",
      "UMask": "0x01",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00cc57ff",
      "EventName": "UNC_CHA_TOR_OCCUPANCY.IA_SPECITOM",
      "BriefDescription": "TOR Occupancy : SpecItoMs issued by iA Cores",
      "PublicDescription": "TOR Occupancy : SpecItoMs issued by iA Cores : For each cycle, this event accumulates the number of valid entries in the TOR that match qualifications specified by the subevent.     Does not include addressless requests such as locks and interrupts.",
      "Counter": "0",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "CHA",
      "EventCode": "0x36",
      "UMask": "0x04",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00cd43fd",
      "EventName": "UNC_CHA_TOR_OCCUPANCY.IO_HIT_ITOMCACHENEAR",
      "BriefDescription": "TOR Occupancy : ItoMCacheNears, indicating a partial write request, from IO Devices that hit the LLC",
      "PublicDescription": "TOR Occupancy : ItoMCacheNears, indicating a partial write request, from IO Devices that hit the LLC : For each cycle, this event accumulates the number of valid entries in the TOR that match qualifications specified by the subevent.     Does not include addressless requests such as locks and interrupts.",
      "Counter": "0",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "CHA",
      "EventCode": "0x36",
      "UMask": "0x04",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00cd43fe",
      "EventName": "UNC_CHA_TOR_OCCUPANCY.IO_MISS_ITOMCACHENEAR",
      "BriefDescription": "TOR Occupancy : ItoMCacheNears, indicating a partial write request, from IO Devices that missed the LLC",
      "PublicDescription": "TOR Occupancy : ItoMCacheNears, indicating a partial write request, from IO Devices that missed the LLC : For each cycle, this event accumulates the number of valid entries in the TOR that match qualifications specified by the subevent.     Does not include addressless requests such as locks and interrupts.",
      "Counter": "0",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "M2M",
      "EventCode": "0x1F",
      "UMask": "0x01",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00000000",
      "EventName": "UNC_M2M_TAG_HIT.NM_RD_HIT_CLEAN",
      "BriefDescription": "Clean NearMem Read Hit",
      "PublicDescription": "Counts clean full line read hits (reads and RFOs).",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "M2M",
      "EventCode": "0x1F",
      "UMask": "0x02",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00000000",
      "EventName": "UNC_M2M_TAG_HIT.NM_RD_HIT_DIRTY",
      "BriefDescription": "Dirty NearMem Read Hit",
      "PublicDescription": "Counts dirty full line read hits (reads and RFOs).",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "IIO",
      "EventCode": "0x00",
      "UMask": "0x00",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00000000",
      "EventName": "UNC_IIO_CLOCKTICKS_FREERUN",
      "BriefDescription": "Free running counter that increments for IIO clocktick",
      "PublicDescription": "0",
      "Counter": "0",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "FREERUN"
    },
    {
      "Unit": "IIO",
      "EventCode": "0x83",
      "UMask": "0x80",
      "PortMask": "0x0001",
      "FCMask": "0x07",
      "UMaskExt": "0x00000000",
      "EventName": "UNC_IIO_DATA_REQ_OF_CPU.CMPD.PART0",
      "BriefDescription": "Data requested of the CPU : CmpD - device sending completion to CPU request",
      "PublicDescription": "Data requested of the CPU : CmpD - device sending completion to CPU request : Number of DWs (4 bytes) the card requests of the main die.    Includes all requests initiated by the Card, including reads and writes. : x16 card plugged in to Lane 0/1/2/3, Or x8 card plugged in to Lane 0/1, Or x4 card is plugged in to slot 0",
      "Counter": "0,1",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "IIO",
      "EventCode": "0x83",
      "UMask": "0x80",
      "PortMask": "0x0002",
      "FCMask": "0x07",
      "UMaskExt": "0x00000000",
      "EventName": "UNC_IIO_DATA_REQ_OF_CPU.CMPD.PART1",
      "BriefDescription": "Data requested of the CPU : CmpD - device sending completion to CPU request",
      "PublicDescription": "Data requested of the CPU : CmpD - device sending completion to CPU request : Number of DWs (4 bytes) the card requests of the main die.    Includes all requests initiated by the Card, including reads and writes. : x4 card is plugged in to slot 1",
      "Counter": "0,1",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "IIO",
      "EventCode": "0x83",
      "UMask": "0x80",
      "PortMask": "0x0004",
      "FCMask": "0x07",
      "UMaskExt": "0x00000000",
      "EventName": "UNC_IIO_DATA_REQ_OF_CPU.CMPD.PART2",
      "BriefDescription": "Data requested of the CPU : CmpD - device sending completion to CPU request",
      "PublicDescription": "Data requested of the CPU : CmpD - device sending completion to CPU request : Number of DWs (4 bytes) the card requests of the main die.    Includes all requests initiated by the Card, including reads and writes. : x8 card plugged in to Lane 2/3, Or x4 card is plugged in to slot 2",
      "Counter": "0,1",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "IIO",
      "EventCode": "0x83",
      "UMask": "0x80",
      "PortMask": "0x0008",
      "FCMask": "0x07",
      "UMaskExt": "0x00000000",
      "EventName": "UNC_IIO_DATA_REQ_OF_CPU.CMPD.PART3",
      "BriefDescription": "Data requested of the CPU : CmpD - device sending completion to CPU request",
      "PublicDescription": "Data requested of the CPU : CmpD - device sending completion to CPU request : Number of DWs (4 bytes) the card requests of the main die.    Includes all requests initiated by the Card, including reads and writes. : x4 card is plugged in to slot 3",
      "Counter": "0,1",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "IIO",
      "EventCode": "0x83",
      "UMask": "0x80",
      "PortMask": "0x0010",
      "FCMask": "0x07",
      "UMaskExt": "0x00000000",
      "EventName": "UNC_IIO_DATA_REQ_OF_CPU.CMPD.PART4",
      "BriefDescription": "Data requested of the CPU : CmpD - device sending completion to CPU request",
      "PublicDescription": "Data requested of the CPU : CmpD - device sending completion to CPU request : Number of DWs (4 bytes) the card requests of the main die.    Includes all requests initiated by the Card, including reads and writes. : x16 card plugged in to Lane 4/5/6/7, Or x8 card plugged in to Lane 4/5, Or x4 card is plugged in to slot 4",
      "Counter": "0,1",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "IIO",
      "EventCode": "0x83",
      "UMask": "0x80",
      "PortMask": "0x0020",
      "FCMask": "0x07",
      "UMaskExt": "0x00000000",
      "EventName": "UNC_IIO_DATA_REQ_OF_CPU.CMPD.PART5",
      "BriefDescription": "Data requested of the CPU : CmpD - device sending completion to CPU request",
      "PublicDescription": "Data requested of the CPU : CmpD - device sending completion to CPU request : Number of DWs (4 bytes) the card requests of the main die.    Includes all requests initiated by the Card, including reads and writes. : x4 card is plugged in to slot 5",
      "Counter": "0,1",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "IIO",
      "EventCode": "0x83",
      "UMask": "0x80",
      "PortMask": "0x0040",
      "FCMask": "0x07",
      "UMaskExt": "0x00000000",
      "EventName": "UNC_IIO_DATA_REQ_OF_CPU.CMPD.PART6",
      "BriefDescription": "Data requested of the CPU : CmpD - device sending completion to CPU request",
      "PublicDescription": "Data requested of the CPU : CmpD - device sending completion to CPU request : Number of DWs (4 bytes) the card requests of the main die.    Includes all requests initiated by the Card, including reads and writes. : x8 card plugged in to Lane 6/7, Or x4 card is plugged in to slot 6",
      "Counter": "0,1",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "IIO",
      "EventCode": "0x83",
      "UMask": "0x80",
      "PortMask": "0x0080",
      "FCMask": "0x07",
      "UMaskExt": "0x00000000",
      "EventName": "UNC_IIO_DATA_REQ_OF_CPU.CMPD.PART7",
      "BriefDescription": "Data requested of the CPU : CmpD - device sending completion to CPU request",
      "PublicDescription": "Data requested of the CPU : CmpD - device sending completion to CPU request : Number of DWs (4 bytes) the card requests of the main die.    Includes all requests initiated by the Card, including reads and writes. : x4 card is plugged in to slot 7",
      "Counter": "0,1",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "IIO",
      "EventCode": "0x84",
      "UMask": "0x80",
      "PortMask": "0x0001",
      "FCMask": "0x07",
      "UMaskExt": "0x00000000",
      "EventName": "UNC_IIO_TXN_REQ_OF_CPU.CMPD.PART0",
      "BriefDescription": "Number Transactions requested of the CPU : CmpD - device sending completion to CPU request",
      "PublicDescription": "Number Transactions requested of the CPU : CmpD - device sending completion to CPU request : Also known as Inbound.  Number of 64B cache line requests initiated by the Card, including reads and writes. : x16 card plugged in to Lane 0/1/2/3, Or x8 card plugged in to Lane 0/1, Or x4 card is plugged in to slot 0",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "IIO",
      "EventCode": "0x84",
      "UMask": "0x80",
      "PortMask": "0x0002",
      "FCMask": "0x07",
      "UMaskExt": "0x00000000",
      "EventName": "UNC_IIO_TXN_REQ_OF_CPU.CMPD.PART1",
      "BriefDescription": "Number Transactions requested of the CPU : CmpD - device sending completion to CPU request",
      "PublicDescription": "Number Transactions requested of the CPU : CmpD - device sending completion to CPU request : Also known as Inbound.  Number of 64B cache line requests initiated by the Card, including reads and writes. : x4 card is plugged in to slot 1",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "IIO",
      "EventCode": "0x84",
      "UMask": "0x80",
      "PortMask": "0x0004",
      "FCMask": "0x07",
      "UMaskExt": "0x00000000",
      "EventName": "UNC_IIO_TXN_REQ_OF_CPU.CMPD.PART2",
      "BriefDescription": "Number Transactions requested of the CPU : CmpD - device sending completion to CPU request",
      "PublicDescription": "Number Transactions requested of the CPU : CmpD - device sending completion to CPU request : Also known as Inbound.  Number of 64B cache line requests initiated by the Card, including reads and writes. : x8 card plugged in to Lane 2/3, Or x4 card is plugged in to slot 2",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "IIO",
      "EventCode": "0x84",
      "UMask": "0x80",
      "PortMask": "0x0008",
      "FCMask": "0x07",
      "UMaskExt": "0x00000000",
      "EventName": "UNC_IIO_TXN_REQ_OF_CPU.CMPD.PART3",
      "BriefDescription": "Number Transactions requested of the CPU : CmpD - device sending completion to CPU request",
      "PublicDescription": "Number Transactions requested of the CPU : CmpD - device sending completion to CPU request : Also known as Inbound.  Number of 64B cache line requests initiated by the Card, including reads and writes. : x4 card is plugged in to slot 3",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "IIO",
      "EventCode": "0x84",
      "UMask": "0x80",
      "PortMask": "0x0010",
      "FCMask": "0x07",
      "UMaskExt": "0x00000000",
      "EventName": "UNC_IIO_TXN_REQ_OF_CPU.CMPD.PART4",
      "BriefDescription": "Number Transactions requested of the CPU : CmpD - device sending completion to CPU request",
      "PublicDescription": "Number Transactions requested of the CPU : CmpD - device sending completion to CPU request : Also known as Inbound.  Number of 64B cache line requests initiated by the Card, including reads and writes. : x16 card plugged in to Lane 4/5/6/7, Or x8 card plugged in to Lane 4/5, Or x4 card is plugged in to slot 4",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "IIO",
      "EventCode": "0x84",
      "UMask": "0x80",
      "PortMask": "0x0020",
      "FCMask": "0x07",
      "UMaskExt": "0x00000000",
      "EventName": "UNC_IIO_TXN_REQ_OF_CPU.CMPD.PART5",
      "BriefDescription": "Number Transactions requested of the CPU : CmpD - device sending completion to CPU request",
      "PublicDescription": "Number Transactions requested of the CPU : CmpD - device sending completion to CPU request : Also known as Inbound.  Number of 64B cache line requests initiated by the Card, including reads and writes. : x4 card is plugged in to slot 5",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "IIO",
      "EventCode": "0x84",
      "UMask": "0x80",
      "PortMask": "0x0040",
      "FCMask": "0x07",
      "UMaskExt": "0x00000000",
      "EventName": "UNC_IIO_TXN_REQ_OF_CPU.CMPD.PART6",
      "BriefDescription": "Number Transactions requested of the CPU : CmpD - device sending completion to CPU request",
      "PublicDescription": "Number Transactions requested of the CPU : CmpD - device sending completion to CPU request : Also known as Inbound.  Number of 64B cache line requests initiated by the Card, including reads and writes. : x8 card plugged in to Lane 6/7, Or x4 card is plugged in to slot 6",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "IIO",
      "EventCode": "0x84",
      "UMask": "0x80",
      "PortMask": "0x0080",
      "FCMask": "0x07",
      "UMaskExt": "0x00000000",
      "EventName": "UNC_IIO_TXN_REQ_OF_CPU.CMPD.PART7",
      "BriefDescription": "Number Transactions requested of the CPU : CmpD - device sending completion to CPU request",
      "PublicDescription": "Number Transactions requested of the CPU : CmpD - device sending completion to CPU request : Also known as Inbound.  Number of 64B cache line requests initiated by the Card, including reads and writes. : x4 card is plugged in to slot 7",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "IIO",
      "EventCode": "0x85",
      "UMask": "0x01",
      "PortMask": "0x0FFF",
      "FCMask": "0x07",
      "UMaskExt": "0x00000000",
      "EventName": "UNC_IIO_NUM_REQ_OF_CPU.COMMIT.ALL",
      "BriefDescription": "Number requests PCIe makes of the main die : All",
      "PublicDescription": "Number requests PCIe makes of the main die : All : Counts full PCIe requests before they're broken into a series of cache-line size requests as measured by DATA_REQ_OF_CPU and TXN_REQ_OF_CPU.",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "IRP",
      "EventCode": "0x12",
      "UMask": "0x78",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00000000",
      "EventName": "UNC_I_SNOOP_RESP.ALL_HIT_M",
      "BriefDescription": "Responses to snoops of any type that hit M line in the IIO cache",
      "PublicDescription": "Responses to snoops of any type (code, data, invalidate) that hit M line in the IIO cache",
      "Counter": "0,1",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "IRP",
      "EventCode": "0x11",
      "UMask": "0x08",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00000000",
      "EventName": "UNC_I_TRANSACTIONS.WR_PREF",
      "BriefDescription": "Inbound write (fast path) requests received by the IRP.",
      "PublicDescription": "Inbound write (fast path) requests to coherent memory, received by the IRP resulting in write ownership requests issued by IRP to the mesh.",
      "Counter": "0,1",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "PCU",
      "EventCode": "0x35",
      "UMask": "0x00",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00000000",
      "EventName": "UNC_P_POWER_STATE_OCCUPANCY_CORES_C0",
      "BriefDescription": "Number of cores in C0",
      "PublicDescription": "Number of cores in C0 : This is an occupancy event that tracks the number of cores that are in the chosen C-State.  It can be used by itself to get the average number of cores in that C-state with thresholding to generate histograms, or with other PCU events and occupancy triggering to capture other details.",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "PCU",
      "EventCode": "0x37",
      "UMask": "0x00",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00000000",
      "EventName": "UNC_P_POWER_STATE_OCCUPANCY_CORES_C6",
      "BriefDescription": "Number of cores in C6",
      "PublicDescription": "Number of cores in C6 : This is an occupancy event that tracks the number of cores that are in the chosen C-State.  It can be used by itself to get the average number of cores in that C-state with thresholding to generate histograms, or with other PCU events and occupancy triggering to capture other details.",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "CXLCM",
      "EventCode": "0x01",
      "UMask": "0x02",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00000000",
      "EventName": "UNC_CXLCM_CLOCKTICKS",
      "BriefDescription": "Counts the number of lfclk ticks",
      "PublicDescription": "Counts the number of lfclk ticks",
      "Counter": "0,1,2,3,4,5,6,7",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "CXLDP",
      "EventCode": "0x01",
      "UMask": "0x01",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00000000",
      "EventName": "UNC_CXLDP_CLOCKTICKS",
      "BriefDescription": "Counts the number of uclk ticks",
      "PublicDescription": "Counts the number of uclk ticks",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "IIO",
      "EventCode": "0x83",
      "UMask": "0x04",
      "PortMask": "0x00ff",
      "FCMask": "0x07",
      "UMaskExt": "0x00000000",
      "EventName": "UNC_IIO_DATA_REQ_OF_CPU.MEM_READ.ALL_PARTS",
      "BriefDescription": "Read request for 4 bytes made by IIO Part0-7 to Memory",
      "PublicDescription": "Read request for 4 bytes made by IIO Part0-7 to Memory",
      "Counter": "0,1",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "IIO",
      "EventCode": "0x83",
      "UMask": "0x01",
      "PortMask": "0x00ff",
      "FCMask": "0x07",
      "UMaskExt": "0x00000000",
      "EventName": "UNC_IIO_DATA_REQ_OF_CPU.MEM_WRITE.ALL_PARTS",
      "BriefDescription": "Write request of 4 bytes made by IIO Part0-7 to Memory",
      "PublicDescription": "Write request of 4 bytes made by IIO Part0-7 to Memory",
      "Counter": "0,1",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "MCHBM",
      "EventCode": "0x01",
      "UMask": "0x01",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00000000",
      "EventName": "UNC_MCHBM_CLOCKTICKS",
      "BriefDescription": "IMC Clockticks at DCLK frequency",
      "PublicDescription": "IMC Clockticks at DCLK frequency",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "M2HBM",
      "EventCode": "0x01",
      "UMask": "0x00",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00000000",
      "EventName": "UNC_M2HBM_CLOCKTICKS",
      "BriefDescription": "Cycles - at UCLK",
      "PublicDescription": "Cycles - at UCLK",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "M2HBM",
      "EventCode": "0x20",
      "UMask": "0x01",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00000000",
      "EventName": "UNC_M2HBM_DIRECTORY_LOOKUP.ANY",
      "BriefDescription": "Multi-socket cacheline Directory lookups (any state found)",
      "PublicDescription": "Counts the number of hit data returns to egress with any directory to non persistent memory",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "M2HBM",
      "EventCode": "0x20",
      "UMask": "0x08",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00000000",
      "EventName": "UNC_M2HBM_DIRECTORY_LOOKUP.STATE_A",
      "BriefDescription": "Multi-socket cacheline Directory lookups (cacheline found in A state)",
      "PublicDescription": "Counts the number of hit data returns to egress with directory A to non persistent memory",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "M2HBM",
      "EventCode": "0x20",
      "UMask": "0x02",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00000000",
      "EventName": "UNC_M2HBM_DIRECTORY_LOOKUP.STATE_I",
      "BriefDescription": "Multi-socket cacheline Directory lookup (cacheline found in I state)",
      "PublicDescription": "Counts the number of hit data returns to egress with directory I to non persistent memory",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "M2HBM",
      "EventCode": "0x20",
      "UMask": "0x04",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00000000",
      "EventName": "UNC_M2HBM_DIRECTORY_LOOKUP.STATE_S",
      "BriefDescription": "Multi-socket cacheline Directory lookup (cacheline found in S state)",
      "PublicDescription": "Counts the number of hit data returns to egress with directory S to non persistent memory",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "M2HBM",
      "EventCode": "0x21",
      "UMask": "0x01",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00000003",
      "EventName": "UNC_M2HBM_DIRECTORY_UPDATE.ANY",
      "BriefDescription": "Multi-socket cacheline Directory update from/to Any state",
      "PublicDescription": "Multi-socket cacheline Directory update from/to Any state",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "M2HBM",
      "EventCode": "0xc0",
      "UMask": "0x00",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00800000",
      "EventName": "UNC_M2HBM_CMS_CLOCKTICKS",
      "BriefDescription": "CMS Clockticks",
      "PublicDescription": "CMS Clockticks",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "CHA",
      "EventCode": "0x35",
      "UMask": "0x04",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00C8F2FF",
      "EventName": "UNC_CHA_TOR_INSERTS.IO_PCIRDCUR_LOCAL",
      "BriefDescription": "PCIRDCUR (read) transactions from an IO device that addresses memory on a remote socket",
      "PublicDescription": "Counts the number of entries successfully inserted into the TOR that match qualifications specified by the subevent.   Does not include addressless requests such as locks and interrupts.",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "CHA",
      "EventCode": "0x35",
      "UMask": "0x04",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00C8F37F",
      "EventName": "UNC_CHA_TOR_INSERTS.IO_PCIRDCUR_REMOTE",
      "BriefDescription": "PCIRDCUR (read) transactions from an IO device that addresses memory on the local socket",
      "PublicDescription": "Counts the number of entries successfully inserted into the TOR that match qualifications specified by the subevent.   Does not include addressless requests such as locks and interrupts.",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "CHA",
      "EventCode": "0x35",
      "UMask": "0x04",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00CC437F",
      "EventName": "UNC_CHA_TOR_INSERTS.IO_ITOM_REMOTE",
      "BriefDescription": "ItoM (write) transactions from an IO device that addresses memory on a remote socket",
      "PublicDescription": "Counts the number of entries successfully inserted into the TOR that match qualifications specified by the subevent.   Does not include addressless requests such as locks and interrupts.",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "CHA",
      "EventCode": "0x35",
      "UMask": "0x04",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00CC42FF",
      "EventName": "UNC_CHA_TOR_INSERTS.IO_ITOM_LOCAL",
      "BriefDescription": "ItoM (write) transactions from an IO device that addresses memory on the local socket",
      "PublicDescription": "Counts the number of entries successfully inserted into the TOR that match qualifications specified by the subevent.   Does not include addressless requests such as locks and interrupts.",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "CHA",
      "EventCode": "0x35",
      "UMask": "0x04",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00CD437F",
      "EventName": "UNC_CHA_TOR_INSERTS.IO_ITOMCACHENEAR_REMOTE",
      "BriefDescription": "ItoMCacheNear (partial write) transactions from an IO device that addresses memory on a remote socket",
      "PublicDescription": "TOR Inserts : ItoMCacheNears, indicating a partial write request, from IO Devices that missed the LLC : Counts the number of entries successfully inserted into the TOR that match qualifications specified by the subevent.   Does not include addressless requests such as locks and interrupts.",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "CHA",
      "EventCode": "0x35",
      "UMask": "0x04",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00CD42FF",
      "EventName": "UNC_CHA_TOR_INSERTS.IO_ITOMCACHENEAR_LOCAL",
      "BriefDescription": "ItoMCacheNear (partial write) transactions from an IO device that addresses memory on the local socket",
      "PublicDescription": "TOR Inserts : ItoMCacheNears, indicating a partial write request, from IO Devices that missed the LLC : Counts the number of entries successfully inserted into the TOR that match qualifications specified by the subevent.   Does not include addressless requests such as locks and interrupts.",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    }
  ]
}