
ubuntu-preinstalled/fincore:     file format elf32-littlearm


Disassembly of section .init:

00000f4c <.init>:
 f4c:	push	{r3, lr}
 f50:	bl	1b60 <__assert_fail@plt+0x8b8>
 f54:	pop	{r3, pc}

Disassembly of section .plt:

00000f58 <scols_column_set_json_type@plt-0x14>:
     f58:	push	{lr}		; (str lr, [sp, #-4]!)
     f5c:	ldr	lr, [pc, #4]	; f68 <scols_column_set_json_type@plt-0x4>
     f60:	add	lr, pc, lr
     f64:	ldr	pc, [lr, #8]!
     f68:	andeq	r3, r1, r0, asr #30

00000f6c <scols_column_set_json_type@plt>:
     f6c:	add	ip, pc, #0, 12
     f70:	add	ip, ip, #77824	; 0x13000
     f74:	ldr	pc, [ip, #3904]!	; 0xf40

00000f78 <raise@plt>:
     f78:	add	ip, pc, #0, 12
     f7c:	add	ip, ip, #77824	; 0x13000
     f80:	ldr	pc, [ip, #3896]!	; 0xf38

00000f84 <scols_line_set_data@plt>:
     f84:	add	ip, pc, #0, 12
     f88:	add	ip, ip, #77824	; 0x13000
     f8c:	ldr	pc, [ip, #3888]!	; 0xf30

00000f90 <scols_line_refer_data@plt>:
     f90:	add	ip, pc, #0, 12
     f94:	add	ip, ip, #77824	; 0x13000
     f98:	ldr	pc, [ip, #3880]!	; 0xf28

00000f9c <strcmp@plt>:
     f9c:	add	ip, pc, #0, 12
     fa0:	add	ip, ip, #77824	; 0x13000
     fa4:	ldr	pc, [ip, #3872]!	; 0xf20

00000fa8 <__cxa_finalize@plt>:
     fa8:	add	ip, pc, #0, 12
     fac:	add	ip, ip, #77824	; 0x13000
     fb0:	ldr	pc, [ip, #3864]!	; 0xf18

00000fb4 <strtol@plt>:
     fb4:	add	ip, pc, #0, 12
     fb8:	add	ip, ip, #77824	; 0x13000
     fbc:	ldr	pc, [ip, #3856]!	; 0xf10

00000fc0 <strcspn@plt>:
     fc0:	add	ip, pc, #0, 12
     fc4:	add	ip, ip, #77824	; 0x13000
     fc8:	ldr	pc, [ip, #3848]!	; 0xf08

00000fcc <scols_table_set_name@plt>:
     fcc:	add	ip, pc, #0, 12
     fd0:	add	ip, ip, #77824	; 0x13000
     fd4:	ldr	pc, [ip, #3840]!	; 0xf00

00000fd8 <scols_table_enable_noheadings@plt>:
     fd8:	add	ip, pc, #0, 12
     fdc:	add	ip, ip, #77824	; 0x13000
     fe0:	ldr	pc, [ip, #3832]!	; 0xef8

00000fe4 <scols_table_new_column@plt>:
     fe4:	add	ip, pc, #0, 12
     fe8:	add	ip, ip, #77824	; 0x13000
     fec:	ldr	pc, [ip, #3824]!	; 0xef0

00000ff0 <free@plt>:
     ff0:	add	ip, pc, #0, 12
     ff4:	add	ip, ip, #77824	; 0x13000
     ff8:	ldr	pc, [ip, #3816]!	; 0xee8

00000ffc <scols_table_enable_raw@plt>:
     ffc:	add	ip, pc, #0, 12
    1000:	add	ip, ip, #77824	; 0x13000
    1004:	ldr	pc, [ip, #3808]!	; 0xee0

00001008 <ferror@plt>:
    1008:	add	ip, pc, #0, 12
    100c:	add	ip, ip, #77824	; 0x13000
    1010:	ldr	pc, [ip, #3800]!	; 0xed8

00001014 <strndup@plt>:
    1014:			; <UNDEFINED> instruction: 0xe7fd4778
    1018:	add	ip, pc, #0, 12
    101c:	add	ip, ip, #77824	; 0x13000
    1020:	ldr	pc, [ip, #3788]!	; 0xecc

00001024 <_exit@plt>:
    1024:	add	ip, pc, #0, 12
    1028:	add	ip, ip, #77824	; 0x13000
    102c:	ldr	pc, [ip, #3780]!	; 0xec4

00001030 <memcpy@plt>:
    1030:	add	ip, pc, #0, 12
    1034:	add	ip, ip, #77824	; 0x13000
    1038:	ldr	pc, [ip, #3772]!	; 0xebc

0000103c <mmap64@plt>:
    103c:	add	ip, pc, #0, 12
    1040:	add	ip, ip, #77824	; 0x13000
    1044:	ldr	pc, [ip, #3764]!	; 0xeb4

00001048 <__strtoull_internal@plt>:
    1048:	add	ip, pc, #0, 12
    104c:	add	ip, ip, #77824	; 0x13000
    1050:	ldr	pc, [ip, #3756]!	; 0xeac

00001054 <dcgettext@plt>:
    1054:	add	ip, pc, #0, 12
    1058:	add	ip, ip, #77824	; 0x13000
    105c:	ldr	pc, [ip, #3748]!	; 0xea4

00001060 <strdup@plt>:
    1060:			; <UNDEFINED> instruction: 0xe7fd4778
    1064:	add	ip, pc, #0, 12
    1068:	add	ip, ip, #77824	; 0x13000
    106c:	ldr	pc, [ip, #3736]!	; 0xe98

00001070 <__stack_chk_fail@plt>:
    1070:	add	ip, pc, #0, 12
    1074:	add	ip, ip, #77824	; 0x13000
    1078:	ldr	pc, [ip, #3728]!	; 0xe90

0000107c <textdomain@plt>:
    107c:	add	ip, pc, #0, 12
    1080:	add	ip, ip, #77824	; 0x13000
    1084:	ldr	pc, [ip, #3720]!	; 0xe88

00001088 <err@plt>:
    1088:	add	ip, pc, #0, 12
    108c:	add	ip, ip, #77824	; 0x13000
    1090:	ldr	pc, [ip, #3712]!	; 0xe80

00001094 <__fxstat64@plt>:
    1094:	add	ip, pc, #0, 12
    1098:	add	ip, ip, #77824	; 0x13000
    109c:	ldr	pc, [ip, #3704]!	; 0xe78

000010a0 <scols_new_table@plt>:
    10a0:	add	ip, pc, #0, 12
    10a4:	add	ip, ip, #77824	; 0x13000
    10a8:	ldr	pc, [ip, #3696]!	; 0xe70

000010ac <__fpending@plt>:
    10ac:	add	ip, pc, #0, 12
    10b0:	add	ip, ip, #77824	; 0x13000
    10b4:	ldr	pc, [ip, #3688]!	; 0xe68

000010b8 <open64@plt>:
    10b8:	add	ip, pc, #0, 12
    10bc:	add	ip, ip, #77824	; 0x13000
    10c0:	ldr	pc, [ip, #3680]!	; 0xe60

000010c4 <malloc@plt>:
    10c4:	add	ip, pc, #0, 12
    10c8:	add	ip, ip, #77824	; 0x13000
    10cc:	ldr	pc, [ip, #3672]!	; 0xe58

000010d0 <__libc_start_main@plt>:
    10d0:	add	ip, pc, #0, 12
    10d4:	add	ip, ip, #77824	; 0x13000
    10d8:	ldr	pc, [ip, #3664]!	; 0xe50

000010dc <scols_table_new_line@plt>:
    10dc:	add	ip, pc, #0, 12
    10e0:	add	ip, ip, #77824	; 0x13000
    10e4:	ldr	pc, [ip, #3656]!	; 0xe48

000010e8 <scols_unref_table@plt>:
    10e8:	add	ip, pc, #0, 12
    10ec:	add	ip, ip, #77824	; 0x13000
    10f0:	ldr	pc, [ip, #3648]!	; 0xe40

000010f4 <__gmon_start__@plt>:
    10f4:	add	ip, pc, #0, 12
    10f8:	add	ip, ip, #77824	; 0x13000
    10fc:	ldr	pc, [ip, #3640]!	; 0xe38

00001100 <getopt_long@plt>:
    1100:	add	ip, pc, #0, 12
    1104:	add	ip, ip, #77824	; 0x13000
    1108:	ldr	pc, [ip, #3632]!	; 0xe30

0000110c <__ctype_b_loc@plt>:
    110c:	add	ip, pc, #0, 12
    1110:	add	ip, ip, #77824	; 0x13000
    1114:	ldr	pc, [ip, #3624]!	; 0xe28

00001118 <exit@plt>:
    1118:	add	ip, pc, #0, 12
    111c:	add	ip, ip, #77824	; 0x13000
    1120:	ldr	pc, [ip, #3616]!	; 0xe20

00001124 <strtoul@plt>:
    1124:	add	ip, pc, #0, 12
    1128:	add	ip, ip, #77824	; 0x13000
    112c:	ldr	pc, [ip, #3608]!	; 0xe18

00001130 <strlen@plt>:
    1130:	add	ip, pc, #0, 12
    1134:	add	ip, ip, #77824	; 0x13000
    1138:	ldr	pc, [ip, #3600]!	; 0xe10

0000113c <strchr@plt>:
    113c:	add	ip, pc, #0, 12
    1140:	add	ip, ip, #77824	; 0x13000
    1144:	ldr	pc, [ip, #3592]!	; 0xe08

00001148 <warnx@plt>:
    1148:	add	ip, pc, #0, 12
    114c:	add	ip, ip, #77824	; 0x13000
    1150:	ldr	pc, [ip, #3584]!	; 0xe00

00001154 <getpagesize@plt>:
    1154:	add	ip, pc, #0, 12
    1158:	add	ip, ip, #77824	; 0x13000
    115c:	ldr	pc, [ip, #3576]!	; 0xdf8

00001160 <__errno_location@plt>:
    1160:	add	ip, pc, #0, 12
    1164:	add	ip, ip, #77824	; 0x13000
    1168:	ldr	pc, [ip, #3568]!	; 0xdf0

0000116c <strncasecmp@plt>:
    116c:	add	ip, pc, #0, 12
    1170:	add	ip, ip, #77824	; 0x13000
    1174:	ldr	pc, [ip, #3560]!	; 0xde8

00001178 <__cxa_atexit@plt>:
    1178:			; <UNDEFINED> instruction: 0xe7fd4778
    117c:	add	ip, pc, #0, 12
    1180:	add	ip, ip, #77824	; 0x13000
    1184:	ldr	pc, [ip, #3548]!	; 0xddc

00001188 <__vasprintf_chk@plt>:
    1188:	add	ip, pc, #0, 12
    118c:	add	ip, ip, #77824	; 0x13000
    1190:	ldr	pc, [ip, #3540]!	; 0xdd4

00001194 <fgetc@plt>:
    1194:	add	ip, pc, #0, 12
    1198:	add	ip, ip, #77824	; 0x13000
    119c:	ldr	pc, [ip, #3532]!	; 0xdcc

000011a0 <__printf_chk@plt>:
    11a0:	add	ip, pc, #0, 12
    11a4:	add	ip, ip, #77824	; 0x13000
    11a8:	ldr	pc, [ip, #3524]!	; 0xdc4

000011ac <strtod@plt>:
    11ac:	add	ip, pc, #0, 12
    11b0:	add	ip, ip, #77824	; 0x13000
    11b4:	ldr	pc, [ip, #3516]!	; 0xdbc

000011b8 <scols_table_enable_json@plt>:
    11b8:	add	ip, pc, #0, 12
    11bc:	add	ip, ip, #77824	; 0x13000
    11c0:	ldr	pc, [ip, #3508]!	; 0xdb4

000011c4 <__fprintf_chk@plt>:
    11c4:	add	ip, pc, #0, 12
    11c8:	add	ip, ip, #77824	; 0x13000
    11cc:	ldr	pc, [ip, #3500]!	; 0xdac

000011d0 <fclose@plt>:
    11d0:	add	ip, pc, #0, 12
    11d4:	add	ip, ip, #77824	; 0x13000
    11d8:	ldr	pc, [ip, #3492]!	; 0xda4

000011dc <munmap@plt>:
    11dc:	add	ip, pc, #0, 12
    11e0:	add	ip, ip, #77824	; 0x13000
    11e4:	ldr	pc, [ip, #3484]!	; 0xd9c

000011e8 <setlocale@plt>:
    11e8:	add	ip, pc, #0, 12
    11ec:	add	ip, ip, #77824	; 0x13000
    11f0:	ldr	pc, [ip, #3476]!	; 0xd94

000011f4 <errx@plt>:
    11f4:	add	ip, pc, #0, 12
    11f8:	add	ip, ip, #77824	; 0x13000
    11fc:	ldr	pc, [ip, #3468]!	; 0xd8c

00001200 <warn@plt>:
    1200:	add	ip, pc, #0, 12
    1204:	add	ip, ip, #77824	; 0x13000
    1208:	ldr	pc, [ip, #3460]!	; 0xd84

0000120c <scols_print_table@plt>:
    120c:	add	ip, pc, #0, 12
    1210:	add	ip, ip, #77824	; 0x13000
    1214:	ldr	pc, [ip, #3452]!	; 0xd7c

00001218 <fputc@plt>:
    1218:	add	ip, pc, #0, 12
    121c:	add	ip, ip, #77824	; 0x13000
    1220:	ldr	pc, [ip, #3444]!	; 0xd74

00001224 <localeconv@plt>:
    1224:	add	ip, pc, #0, 12
    1228:	add	ip, ip, #77824	; 0x13000
    122c:	ldr	pc, [ip, #3436]!	; 0xd6c

00001230 <__strtoll_internal@plt>:
    1230:	add	ip, pc, #0, 12
    1234:	add	ip, ip, #77824	; 0x13000
    1238:	ldr	pc, [ip, #3428]!	; 0xd64

0000123c <mincore@plt>:
    123c:	add	ip, pc, #0, 12
    1240:	add	ip, ip, #77824	; 0x13000
    1244:	ldr	pc, [ip, #3420]!	; 0xd5c

00001248 <bindtextdomain@plt>:
    1248:	add	ip, pc, #0, 12
    124c:	add	ip, ip, #77824	; 0x13000
    1250:	ldr	pc, [ip, #3412]!	; 0xd54

00001254 <fputs@plt>:
    1254:	add	ip, pc, #0, 12
    1258:	add	ip, ip, #77824	; 0x13000
    125c:	ldr	pc, [ip, #3404]!	; 0xd4c

00001260 <strncmp@plt>:
    1260:	add	ip, pc, #0, 12
    1264:	add	ip, ip, #77824	; 0x13000
    1268:	ldr	pc, [ip, #3396]!	; 0xd44

0000126c <abort@plt>:
    126c:	add	ip, pc, #0, 12
    1270:	add	ip, ip, #77824	; 0x13000
    1274:	ldr	pc, [ip, #3388]!	; 0xd3c

00001278 <close@plt>:
    1278:	add	ip, pc, #0, 12
    127c:	add	ip, ip, #77824	; 0x13000
    1280:	ldr	pc, [ip, #3380]!	; 0xd34

00001284 <__snprintf_chk@plt>:
    1284:	add	ip, pc, #0, 12
    1288:	add	ip, ip, #77824	; 0x13000
    128c:	ldr	pc, [ip, #3372]!	; 0xd2c

00001290 <scols_init_debug@plt>:
    1290:	add	ip, pc, #0, 12
    1294:	add	ip, ip, #77824	; 0x13000
    1298:	ldr	pc, [ip, #3364]!	; 0xd24

0000129c <strspn@plt>:
    129c:	add	ip, pc, #0, 12
    12a0:	add	ip, ip, #77824	; 0x13000
    12a4:	ldr	pc, [ip, #3356]!	; 0xd1c

000012a8 <__assert_fail@plt>:
    12a8:	add	ip, pc, #0, 12
    12ac:	add	ip, ip, #77824	; 0x13000
    12b0:	ldr	pc, [ip, #3348]!	; 0xd14

Disassembly of section .text:

000012b8 <.text>:
    12b8:	svcmi	0x00f0e92d
    12bc:	stc	6, cr4, [sp, #-44]!	; 0xffffffd4
    12c0:	strmi	r8, [r2], r8, lsl #22
    12c4:	smmlscs	ip, pc, r8, pc	; <UNPREDICTABLE>
    12c8:			; <UNDEFINED> instruction: 0xf8df2006
    12cc:	mcr	7, 0, r1, cr8, cr12, {2}
    12d0:			; <UNDEFINED> instruction: 0xf8df3a10
    12d4:	ldrbtmi	r3, [sl], #-1880	; 0xfffff8a8
    12d8:			; <UNDEFINED> instruction: 0xf8dfb0b1
    12dc:	ldrbtmi	r5, [r9], #-1876	; 0xfffff8ac
    12e0:	ldrbtmi	r5, [sp], #-2259	; 0xfffff72d
    12e4:			; <UNDEFINED> instruction: 0xb74cf8df
    12e8:			; <UNDEFINED> instruction: 0x932f681b
    12ec:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    12f0:	ldrmi	r2, [ip], -r0, lsl #6
    12f4:	tstls	r2, #1275068416	; 0x4c000000
    12f8:	svc	0x0076f7ff
    12fc:			; <UNDEFINED> instruction: 0x1738f8df
    1300:			; <UNDEFINED> instruction: 0xf8df4628
    1304:	ldrbtmi	r8, [fp], #1848	; 0x738
    1308:			; <UNDEFINED> instruction: 0xf8df4479
    130c:			; <UNDEFINED> instruction: 0xf7ff7734
    1310:	qadd8mi	lr, r8, ip
    1314:	mrc	7, 5, APSR_nzcv, cr2, cr15, {7}
    1318:			; <UNDEFINED> instruction: 0x0728f8df
    131c:	bleq	183d750 <__assert_fail@plt+0x183c4a8>
    1320:	ldrbtmi	r4, [r8], #-1272	; 0xfffffb08
    1324:	strtmi	r4, [r5], -r1, lsr #13
    1328:			; <UNDEFINED> instruction: 0xf0024626
    132c:	ldrbtmi	pc, [pc], #-2767	; 1334 <__assert_fail@plt+0x8c>	; <UNPREDICTABLE>
    1330:	strls	r9, [r4], #-1030	; 0xfffffbfa
    1334:	cfmsub32	mvax2, mvfx4, mvfx8, mvfx2
    1338:			; <UNDEFINED> instruction: 0x465b1a10
    133c:			; <UNDEFINED> instruction: 0x96004650
    1340:	mrc	7, 6, APSR_nzcv, cr14, cr15, {7}
    1344:	subsle	r1, r3, r2, asr #24
    1348:	stmdacs	r8!, {r1, r3, r6, fp, ip, sp}
    134c:	tsthi	r1, #0, 4	; <UNPREDICTABLE>
    1350:			; <UNDEFINED> instruction: 0xf010e8df
    1354:	movweq	r0, #61483	; 0xf02b
    1358:	movweq	r0, #62223	; 0xf30f
    135c:	movweq	r0, #62223	; 0xf30f
    1360:	movweq	r0, #62223	; 0xf30f
    1364:	movweq	r0, #62223	; 0xf30f
    1368:	movweq	r0, #62223	; 0xf30f
    136c:	movweq	r0, #61488	; 0xf030
    1370:	movweq	r0, #62223	; 0xf30f
    1374:	movweq	r0, #62223	; 0xf30f
    1378:	movweq	r0, #62223	; 0xf30f
    137c:	movweq	r0, #62223	; 0xf30f
    1380:	movweq	r0, #62223	; 0xf30f
    1384:	movweq	r0, #61485	; 0xf02d
    1388:	movweq	r0, #62223	; 0xf30f
    138c:	movweq	r0, #62223	; 0xf30f
    1390:	movweq	r0, #62064	; 0xf270
    1394:	movweq	r0, #62223	; 0xf30f
    1398:	movweq	r0, #62223	; 0xf30f
    139c:	subeq	r0, r8, r9, lsr #32
    13a0:	movweq	r0, #62223	; 0xf30f
    13a4:	strcs	r0, [r1, #-69]	; 0xffffffbb
    13a8:	strcs	lr, [r1], #-1988	; 0xfffff83c
    13ac:	movwcs	lr, #6082	; 0x17c2
    13b0:	ldr	r9, [pc, r6, lsl #6]!
    13b4:			; <UNDEFINED> instruction: 0x1690f8df
    13b8:	andcs	r2, r0, r5, lsl #4
    13bc:			; <UNDEFINED> instruction: 0xf7ff4479
    13c0:			; <UNDEFINED> instruction: 0xf8dfee4a
    13c4:			; <UNDEFINED> instruction: 0xf8df2688
    13c8:	ldmpl	sl!, {r3, r7, r9, sl, ip, sp}
    13cc:	ldmdavs	r2, {r0, r1, r3, r4, r5, r6, sl, lr}
    13d0:	andcs	r4, r1, r1, lsl #12
    13d4:	mcr	7, 7, pc, cr4, cr15, {7}	; <UNPREDICTABLE>
    13d8:			; <UNDEFINED> instruction: 0xf7ff2000
    13dc:			; <UNDEFINED> instruction: 0xf04fee9e
    13e0:	str	r0, [r7, r1, lsl #18]!
    13e4:			; <UNDEFINED> instruction: 0x366cf8df
    13e8:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, r7, fp, ip, lr}
    13ec:	str	r9, [r1, r4, lsl #6]!
    13f0:			; <UNDEFINED> instruction: 0x3664f8df
    13f4:	movwls	r5, #55547	; 0xd8fb
    13f8:	ldrbmi	r6, [r3, #-2075]	; 0xfffff7e5
    13fc:	movwhi	pc, #20480	; 0x5000	; <UNPREDICTABLE>
    1400:			; <UNDEFINED> instruction: 0x2658f8df
    1404:	ldmdavs	r1, {r1, r3, r4, r5, r6, sl, lr}
    1408:			; <UNDEFINED> instruction: 0xf8dfb959
    140c:	andcs	r3, r3, r4, asr r6
    1410:	ldrbtmi	r2, [fp], #-1537	; 0xfffff9ff
    1414:	smlabteq	r0, r3, r9, lr
    1418:	tstcs	r4, r2
    141c:	smullsvs	r6, r8, lr, r0
    1420:	blls	11946c <__assert_fail@plt+0x1181c4>
    1424:			; <UNDEFINED> instruction: 0xf8dfb183
    1428:	andcs	r6, r8, #60, 12	; 0x3c00000
    142c:			; <UNDEFINED> instruction: 0x3638f8df
    1430:			; <UNDEFINED> instruction: 0x1638f8df
    1434:	stmdals	r4, {r1, r2, r3, r4, r5, r6, sl, lr}
    1438:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    143c:			; <UNDEFINED> instruction: 0xf0019600
    1440:	stmdacs	r0, {r0, r2, r3, r4, r5, r8, sl, fp, ip, sp, lr, pc}
    1444:	adcshi	pc, r0, #192, 4
    1448:			; <UNDEFINED> instruction: 0xf7ff2000
    144c:			; <UNDEFINED> instruction: 0xf7ffef22
    1450:	cdp	14, 0, cr14, cr10, cr8, {1}
    1454:	stmdacs	r0, {r4, r9, fp}
    1458:	sbchi	pc, r3, #0
    145c:			; <UNDEFINED> instruction: 0xf7ff4629
    1460:			; <UNDEFINED> instruction: 0x4649edbc
    1464:	beq	43ccd4 <__assert_fail@plt+0x43ba2c>
    1468:	stcl	7, cr15, [r8, #1020]	; 0x3fc
    146c:	beq	43ccdc <__assert_fail@plt+0x43ba34>
    1470:			; <UNDEFINED> instruction: 0xf7ff4621
    1474:			; <UNDEFINED> instruction: 0xf89deea2
    1478:	bls	18d5b0 <__assert_fail@plt+0x18c308>
    147c:	movweq	pc, #866	; 0x362	; <UNPREDICTABLE>
    1480:	movteq	pc, #4965	; 0x1365	; <UNPREDICTABLE>
    1484:	vmin.u32	d20, d9, d13
    1488:	vrshl.u32	d16, d2, d20
    148c:			; <UNDEFINED> instruction: 0xf88d05c3
    1490:	rsclt	r5, lr, #76	; 0x4c
    1494:	streq	pc, [r8, #-21]	; 0xffffffeb
    1498:	rsbshi	pc, pc, #64	; 0x40
    149c:	ldrbcc	pc, [r0, #2271]	; 0x8df	; <UNPREDICTABLE>
    14a0:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    14a4:	eorsle	r2, lr, r0, lsl #22
    14a8:	strbmi	pc, [r8, #2271]	; 0x8df	; <UNPREDICTABLE>
    14ac:	streq	pc, [r1, -r6]
    14b0:	bls	43cd20 <__assert_fail@plt+0x43ba78>
    14b4:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    14b8:	and	r4, r7, ip, ror r4
    14bc:	ldrcc	pc, [r8, #2271]!	; 0x8df
    14c0:	stmdaeq	r1, {r3, r8, ip, sp, lr, pc}
    14c4:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    14c8:	stmdble	ip!, {r0, r1, r6, r8, sl, lr}
    14cc:			; <UNDEFINED> instruction: 0xf0004640
    14d0:	andscs	pc, r8, #5888	; 0x1700
    14d4:	strbmi	r4, [r8], -r3, lsl #12
    14d8:	vqrdmulh.s<illegal width 8>	d15, d3, d2
    14dc:			; <UNDEFINED> instruction: 0x0c03eb04
    14e0:	ldc	8, cr5, [ip, #900]	; 0x384
    14e4:			; <UNDEFINED> instruction: 0xf8dc0b02
    14e8:			; <UNDEFINED> instruction: 0xf7ff2010
    14ec:			; <UNDEFINED> instruction: 0x4683ed7c
    14f0:			; <UNDEFINED> instruction: 0xf0002800
    14f4:	sfmcs	f0, 1, [r0, #-396]	; 0xfffffe74
    14f8:	strbmi	sp, [r0], -r0, ror #1
    14fc:	stc2	0, cr15, [r0], {-0}
    1500:	andle	r2, r8, r2, lsl #16
    1504:	andeq	pc, r2, r0, lsr #32
    1508:	andle	r2, r9, r1, lsl #16
    150c:	tstcs	r1, r8, asr r6
    1510:	stc	7, cr15, [ip, #-1020]!	; 0xfffffc04
    1514:			; <UNDEFINED> instruction: 0x4658e7d2
    1518:			; <UNDEFINED> instruction: 0xf7ff2100
    151c:	strb	lr, [sp, r8, lsr #26]
    1520:	sbcle	r2, fp, r0, lsl #30
    1524:	blls	37b4f4 <__assert_fail@plt+0x37a24c>
    1528:	strmi	r6, [r2, #2076]!	; 0x81c
    152c:	eorshi	pc, pc, #64, 6
    1530:	mrc	7, 0, APSR_nzcv, cr0, cr15, {7}
    1534:	strbcc	pc, [r4, #-2271]	; 0xfffff721	; <UNPREDICTABLE>
    1538:	bge	fe43cd64 <__assert_fail@plt+0xfe43babc>
    153c:	movwls	r4, #58491	; 0xe47b
    1540:	ldrcc	pc, [ip, #-2271]!	; 0xfffff721
    1544:	mcr	4, 0, r4, cr11, cr11, {3}
    1548:			; <UNDEFINED> instruction: 0xf0063a10
    154c:	movwls	r0, #62209	; 0xf301
    1550:	beq	43cd7c <__assert_fail@plt+0x43bad4>
    1554:	movwls	r0, #46019	; 0xb3c3
    1558:	movwls	r2, #49920	; 0xc300
    155c:	bcc	43cdc4 <__assert_fail@plt+0x43bb1c>
    1560:			; <UNDEFINED> instruction: 0xf8532100
    1564:	ldrmi	r3, [r8], -r4, lsr #32
    1568:	bcc	fe43cd90 <__assert_fail@plt+0xfe43bae8>
    156c:	stc	7, cr15, [r4, #1020]!	; 0x3fc
    1570:	bleq	3dc38 <__assert_fail@plt+0x3c990>
    1574:	addshi	pc, sl, r0, asr #5
    1578:			; <UNDEFINED> instruction: 0x4659aa14
    157c:			; <UNDEFINED> instruction: 0xf7ff2003
    1580:	stmdacs	r0, {r1, r3, r7, r8, sl, fp, sp, lr, pc}
    1584:	smlalbthi	pc, r8, r0, r2	; <UNPREDICTABLE>
    1588:			; <UNDEFINED> instruction: 0xf4039b18
    158c:			; <UNDEFINED> instruction: 0xf5b34370
    1590:			; <UNDEFINED> instruction: 0xf0004f80
    1594:	ldmib	sp, {r2, r4, r5, r7, pc}^
    1598:	stmib	sp, {r5, sl, ip, sp}^
    159c:			; <UNDEFINED> instruction: 0x43233406
    15a0:	adcshi	pc, r1, r0, asr #32
    15a4:			; <UNDEFINED> instruction: 0xf7ff4658
    15a8:	cdp	14, 1, cr14, cr10, cr8, {3}
    15ac:	tstcs	r0, r0, lsl sl
    15b0:	stmdbhi	r0!, {r0, r2, r3, r4, r6, r7, r8, fp, sp, lr, pc}
    15b4:	ldc	7, cr15, [r2, #1020]	; 0x3fc
    15b8:	stmdacs	r0, {r0, r2, r9, sl, lr}
    15bc:	andshi	pc, ip, #0
    15c0:	ldmdavs	fp, {r1, r2, r3, r8, r9, fp, ip, pc}
    15c4:	cdp	3, 1, cr11, cr9, cr11, {3}
    15c8:	strcs	r3, [r0], #-2576	; 0xfffff5f0
    15cc:	blge	1bbd48 <__assert_fail@plt+0x1baaa0>
    15d0:	strvs	pc, [sl, -r3, lsr #23]
    15d4:	ldrsbtge	pc, [ip], -sp	; <UNPREDICTABLE>
    15d8:	strvc	pc, [fp, -r3, lsl #22]
    15dc:			; <UNDEFINED> instruction: 0xf0004620
    15e0:	stmdacs	r3, {r0, r1, r2, r3, r7, r8, r9, fp, ip, sp, lr, pc}
    15e4:	ldm	pc, {r0, r2, r3, r4, fp, ip, lr, pc}^	; <UNPREDICTABLE>
    15e8:	movtmi	pc, #57344	; 0xe000	; <UNPREDICTABLE>
    15ec:			; <UNDEFINED> instruction: 0x4632023c
    15f0:			; <UNDEFINED> instruction: 0xf1ba463b
    15f4:	subsle	r0, r4, r0, lsl #30
    15f8:	strne	pc, [r8], #2271	; 0x8df
    15fc:	ldrbtmi	sl, [r9], #-2064	; 0xfffff7f0
    1600:	blx	123d60a <__assert_fail@plt+0x123c362>
    1604:			; <UNDEFINED> instruction: 0x46219a10
    1608:			; <UNDEFINED> instruction: 0xf7ff4628
    160c:	stmdacs	r0, {r1, r6, r7, sl, fp, sp, lr, pc}
    1610:	bicshi	pc, sp, r0, asr #32
    1614:	ldrbtcc	pc, [r0], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    1618:	ldrbtmi	r3, [fp], #-1025	; 0xfffffbff
    161c:	addsmi	r6, ip, #1769472	; 0x1b0000
    1620:	blls	376598 <__assert_fail@plt+0x3752f0>
    1624:	strcc	r6, [r1], #-2076	; 0xfffff7e4
    1628:	mrc	0, 0, r6, cr9, cr12, {0}
    162c:	addsmi	r3, ip, #144, 20	; 0x90000
    1630:	vmov.32	sp, d26[0]
    1634:			; <UNDEFINED> instruction: 0xf7ff0a10
    1638:	cdp	13, 1, cr14, cr10, cr10, {7}
    163c:			; <UNDEFINED> instruction: 0xf7ff0a10
    1640:			; <UNDEFINED> instruction: 0xf8dfed54
    1644:	blmi	ffe4a76c <__assert_fail@plt+0xffe494c4>
    1648:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    164c:	blls	bdb6bc <__assert_fail@plt+0xbda414>
    1650:			; <UNDEFINED> instruction: 0xf040405a
    1654:	stmdals	ip, {r0, r1, r2, r3, r6, r7, r8, pc}
    1658:	ldc	0, cr11, [sp], #196	; 0xc4
    165c:	pop	{r3, r8, r9, fp, pc}
    1660:	mrc	15, 0, r8, cr8, cr0, {7}
    1664:			; <UNDEFINED> instruction: 0x46212a90
    1668:			; <UNDEFINED> instruction: 0xf7ff4628
    166c:	strb	lr, [lr, ip, lsl #25]
    1670:	strbmi	r4, [fp], -r2, asr #12
    1674:	svceq	0x0000f1ba
    1678:	mrc	0, 0, sp, cr11, cr3, {0}
    167c:	ldmdage	r0, {r4, r9, fp, ip}
    1680:	blx	23d68a <__assert_fail@plt+0x23c3e2>
    1684:			; <UNDEFINED> instruction: 0xf8dfe7be
    1688:	ldmdage	r0, {r3, sl, ip}
    168c:	movwcs	lr, #27101	; 0x69dd
    1690:			; <UNDEFINED> instruction: 0xf0004479
    1694:	bls	440298 <__assert_fail@plt+0x43eff0>
    1698:	strtmi	r4, [r8], -r1, lsr #12
    169c:	ldcl	7, cr15, [r8], #-1020	; 0xfffffc04
    16a0:			; <UNDEFINED> instruction: 0x4650e7b5
    16a4:	blx	fea3d6b0 <__assert_fail@plt+0xfea3c408>
    16a8:			; <UNDEFINED> instruction: 0xe7ab9010
    16ac:	andcs	r4, r5, #4079616	; 0x3e4000
    16b0:	ldrbtmi	r2, [r9], #-0
    16b4:	stcl	7, cr15, [lr], {255}	; 0xff
    16b8:	bne	fe43cf20 <__assert_fail@plt+0xfe43bc78>
    16bc:	stc	7, cr15, [r0, #1020]!	; 0x3fc
    16c0:	strcs	r2, [r0], #-768	; 0xfffffd00
    16c4:	strcc	lr, [r6], #-2509	; 0xfffff633
    16c8:	stcl	7, cr15, [sl, #-1020]	; 0xfffffc04
    16cc:	rsbmi	r6, r4, #4, 16	; 0x40000
    16d0:			; <UNDEFINED> instruction: 0xf43f2c00
    16d4:	blls	32d484 <__assert_fail@plt+0x32c1dc>
    16d8:	svclt	0x00182c01
    16dc:	movwls	r2, #49921	; 0xc301
    16e0:	stmibmi	sp!, {r0, r1, r2, r3, r4, r7, r8, r9, sl, sp, lr, pc}^
    16e4:	andcs	r2, r0, r5, lsl #4
    16e8:	ldrbtmi	r2, [r9], #-769	; 0xfffffcff
    16ec:	ldrdlt	pc, [r8], -sp	; <UNPREDICTABLE>
    16f0:			; <UNDEFINED> instruction: 0xf7ff930c
    16f4:	mrc	12, 0, lr, cr8, cr0, {5}
    16f8:			; <UNDEFINED> instruction: 0xf7ff1a90
    16fc:	ldrbmi	lr, [r8], -r2, lsl #27
    1700:	ldc	7, cr15, [sl, #1020]!	; 0x3fc
    1704:	ldmib	sp, {r0, r2, r3, r7, r8, r9, sl, sp, lr, pc}^
    1708:	blcs	4e728 <__assert_fail@plt+0x4d480>
    170c:	movweq	pc, #372	; 0x174	; <UNPREDICTABLE>
    1710:	cmphi	r0, r0, asr #5	; <UNPREDICTABLE>
    1714:	strcs	r4, [r0, #-3041]	; 0xfffff41f
    1718:	orrls	pc, r4, #14614528	; 0xdf0000
    171c:	ldrbtmi	r4, [fp], #-1704	; 0xfffff958
    1720:	strpl	lr, [r4, #-2509]	; 0xfffff633
    1724:			; <UNDEFINED> instruction: 0xf8cd44f9
    1728:	cdp	0, 0, cr11, cr10, cr8, {1}
    172c:	ldmib	sp, {r4, r7, r9, fp, ip, sp}^
    1730:	strcs	sl, [r0, -r6, lsl #22]
    1734:	ldrdeq	lr, [r4, -sp]
    1738:	bl	feea8f6c <__assert_fail@plt+0xfeea7cc4>
    173c:	movwls	r0, #33536	; 0x8300
    1740:	movweq	lr, #7019	; 0x1b6b
    1744:	ldmib	sp, {r0, r3, r8, r9, ip, pc}^
    1748:	adcsmi	r3, r3, #8, 8	; 0x8000000
    174c:	andeq	lr, r7, #116, 22	; 0x1d000
    1750:	andeq	pc, r0, #79	; 0x4f
    1754:	svclt	0x00bc4610
    1758:			; <UNDEFINED> instruction: 0x4627461e
    175c:	strcc	lr, [r4], #-2525	; 0xfffff623
    1760:			; <UNDEFINED> instruction: 0x46b34631
    1764:	strcc	lr, [r2], #-2509	; 0xfffff633
    1768:	movwls	r9, #2826	; 0xb0a
    176c:			; <UNDEFINED> instruction: 0xf7ff2302
    1770:			; <UNDEFINED> instruction: 0xf1b0ec66
    1774:			; <UNDEFINED> instruction: 0x46823fff
    1778:	mrc	0, 0, sp, cr9, cr3, {5}
    177c:			; <UNDEFINED> instruction: 0x46301a10
    1780:			; <UNDEFINED> instruction: 0xff78f001
    1784:	strmi	r4, [fp], -sl, asr #12
    1788:	ldrtmi	r4, [r1], -r4, lsl #12
    178c:	blcs	130d4 <__assert_fail@plt+0x11e2c>
    1790:	strcc	fp, [r1], #-3864	; 0xfffff0e8
    1794:	ldcl	7, cr15, [r2, #-1020]	; 0xfffffc04
    1798:	blle	94b7a0 <__assert_fail@plt+0x94a4f8>
    179c:	svclt	0x00c42c00
    17a0:	andcs	r4, r0, #76, 8	; 0x4c000000
    17a4:			; <UNDEFINED> instruction: 0xf814dd09
    17a8:	ldrbeq	r3, [fp, r1, lsl #26]
    17ac:	strcc	sp, [r1, #-1283]	; 0xfffffafd
    17b0:			; <UNDEFINED> instruction: 0xf1487022
    17b4:	strbmi	r0, [ip, #-2048]	; 0xfffff800
    17b8:			; <UNDEFINED> instruction: 0x4659d1f5
    17bc:			; <UNDEFINED> instruction: 0xf7ff4650
    17c0:	blls	13cc00 <__assert_fail@plt+0x13b958>
    17c4:	andne	lr, r6, #3620864	; 0x374000
    17c8:	movwls	r1, #18843	; 0x499b
    17cc:	bl	11e83e8 <__assert_fail@plt+0x11e7140>
    17d0:	movwls	r0, #21251	; 0x5303
    17d4:	strcc	lr, [r4], #-2525	; 0xfffff623
    17d8:	bl	1d1220c <__assert_fail@plt+0x1d10f64>
    17dc:	blle	fe9823ec <__assert_fail@plt+0xfe981144>
    17e0:	ldrdlt	pc, [r8], -sp	; <UNPREDICTABLE>
    17e4:	ands	r2, r1, r0, lsl #8
    17e8:	cdp	2, 1, cr2, cr10, cr5, {0}
    17ec:	mulcs	r0, r0, sl
    17f0:	ldc	7, cr15, [r0], #-1020	; 0xfffffc04
    17f4:	bne	fe43d05c <__assert_fail@plt+0xfe43bdb4>
    17f8:	stc	7, cr15, [r2, #-1020]	; 0xfffffc04
    17fc:	ldc	7, cr15, [r0], #1020	; 0x3fc
    1800:	stccs	8, cr6, [r0], {4}
    1804:			; <UNDEFINED> instruction: 0xf8ddd0d9
    1808:	rsbmi	fp, r4, #40	; 0x28
    180c:			; <UNDEFINED> instruction: 0xf7ff4658
    1810:	stmib	sp, {r2, r4, r5, r8, sl, fp, sp, lr, pc}^
    1814:	ldrb	r5, [fp, -r6, lsl #16]
    1818:	andcs	r4, r5, #2654208	; 0x288000
    181c:	ldrbtmi	r2, [r9], #-0
    1820:	ldc	7, cr15, [r8], {255}	; 0xff
    1824:	bne	fe43d08c <__assert_fail@plt+0xfe43bde4>
    1828:	stcl	7, cr15, [sl], #1020	; 0x3fc
    182c:			; <UNDEFINED> instruction: 0xf7ff4658
    1830:	strb	lr, [r5, -r4, lsr #26]
    1834:	andcs	r4, r5, #156, 22	; 0x27000
    1838:	mulcs	r0, ip, r9
    183c:	ldcmi	6, cr4, [ip, #24]
    1840:	ldrbtmi	r5, [r9], #-2299	; 0xfffff705
    1844:	ldmdavs	ip, {r0, r2, r3, r4, r5, r6, sl, lr}
    1848:	stc	7, cr15, [r4], {255}	; 0xff
    184c:			; <UNDEFINED> instruction: 0xf7ff4621
    1850:	ldmibmi	r8, {r1, r8, sl, fp, sp, lr, pc}
    1854:	ldrtmi	r2, [r0], -r5, lsl #4
    1858:			; <UNDEFINED> instruction: 0xf7ff4479
    185c:	blmi	1efc854 <__assert_fail@plt+0x1efb5ac>
    1860:	ldmpl	fp!, {r0, r8, sp}^
    1864:	ldmdavs	fp, {r2, r4, r7, r8, r9, sl, fp, lr}
    1868:			; <UNDEFINED> instruction: 0x4602447f
    186c:			; <UNDEFINED> instruction: 0xf7ff4620
    1870:	ldmibmi	r2, {r1, r3, r5, r7, sl, fp, sp, lr, pc}
    1874:	ldrtmi	r2, [r0], -r5, lsl #4
    1878:			; <UNDEFINED> instruction: 0xf7ff4479
    187c:	strtmi	lr, [r1], -ip, ror #23
    1880:	stcl	7, cr15, [r8], #1020	; 0x3fc
    1884:	andcs	r4, r5, #2326528	; 0x238000
    1888:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
    188c:	bl	ff8bf890 <__assert_fail@plt+0xff8be5e8>
    1890:			; <UNDEFINED> instruction: 0xf7ff4621
    1894:	stmibmi	fp, {r5, r6, r7, sl, fp, sp, lr, pc}
    1898:	ldrtmi	r2, [r0], -r5, lsl #4
    189c:			; <UNDEFINED> instruction: 0xf7ff4479
    18a0:			; <UNDEFINED> instruction: 0x4621ebda
    18a4:	ldcl	7, cr15, [r6], {255}	; 0xff
    18a8:	andcs	r4, r5, #2211840	; 0x21c000
    18ac:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
    18b0:	bl	ff43f8b4 <__assert_fail@plt+0xff43e60c>
    18b4:			; <UNDEFINED> instruction: 0xf7ff4621
    18b8:	stmibmi	r4, {r1, r2, r3, r6, r7, sl, fp, sp, lr, pc}
    18bc:	ldrtmi	r2, [r0], -r5, lsl #4
    18c0:			; <UNDEFINED> instruction: 0xf7ff4479
    18c4:	strtmi	lr, [r1], -r8, asr #23
    18c8:	stcl	7, cr15, [r4], {255}	; 0xff
    18cc:	andcs	r4, r5, #128, 18	; 0x200000
    18d0:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
    18d4:	bl	fefbf8d8 <__assert_fail@plt+0xfefbe630>
    18d8:			; <UNDEFINED> instruction: 0xf7ff4621
    18dc:			; <UNDEFINED> instruction: 0x4621ecbc
    18e0:			; <UNDEFINED> instruction: 0xf7ff200a
    18e4:	ldmdbmi	fp!, {r1, r3, r4, r7, sl, fp, sp, lr, pc}^
    18e8:	ldrtmi	r2, [r0], -r5, lsl #4
    18ec:			; <UNDEFINED> instruction: 0xf7ff4479
    18f0:	ldmdbmi	r9!, {r1, r4, r5, r7, r8, r9, fp, sp, lr, pc}^
    18f4:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    18f8:	ldrtmi	r4, [r0], -r3, lsl #12
    18fc:			; <UNDEFINED> instruction: 0xf7ff9304
    1900:	ldmdbmi	r6!, {r1, r3, r5, r7, r8, r9, fp, sp, lr, pc}^
    1904:	ldrbtmi	r4, [r9], #-2678	; 0xfffff58a
    1908:	ldmdbmi	r6!, {r8, ip, pc}^
    190c:	blls	112afc <__assert_fail@plt+0x111854>
    1910:	andls	r4, r1, r9, ror r4
    1914:			; <UNDEFINED> instruction: 0xf7ff2001
    1918:	ldmdbmi	r3!, {r2, r6, sl, fp, sp, lr, pc}^
    191c:	ldrtmi	r2, [r0], -r5, lsl #4
    1920:			; <UNDEFINED> instruction: 0xf7ff4479
    1924:			; <UNDEFINED> instruction: 0x2101eb98
    1928:	strtmi	r4, [r0], -r2, lsl #12
    192c:	mcrr	7, 15, pc, sl, cr15	; <UNPREDICTABLE>
    1930:	andcs	r6, r5, #2818048	; 0x2b0000
    1934:	andcs	r6, r0, r9, ror #18
    1938:	ldrcc	r3, [r8, #-1537]	; 0xfffff9ff
    193c:			; <UNDEFINED> instruction: 0xf7ff9304
    1940:	blls	13c770 <__assert_fail@plt+0x13b4c8>
    1944:	tstcs	r1, sl, lsr r6
    1948:	strtmi	r9, [r0], -r0
    194c:	ldc	7, cr15, [sl], #-1020	; 0xfffffc04
    1950:	mvnle	r2, r4, lsl #28
    1954:	andcs	r4, r5, #1654784	; 0x194000
    1958:	ldrbtmi	r2, [r9], #-0
    195c:	bl	1ebf960 <__assert_fail@plt+0x1ebe6b8>
    1960:	ldrbtmi	r4, [sl], #-2659	; 0xfffff59d
    1964:	andcs	r4, r1, r1, lsl #12
    1968:	ldc	7, cr15, [sl], {255}	; 0xff
    196c:			; <UNDEFINED> instruction: 0xf7ff2000
    1970:	stmdbmi	r0!, {r2, r4, r6, r7, r8, r9, fp, sp, lr, pc}^
    1974:	blmi	180a190 <__assert_fail@plt+0x1808ee8>
    1978:	ldmpl	fp!, {r0, r3, r4, r5, r6, sl, lr}^
    197c:	ldmdavs	ip, {sp}
    1980:	bl	1a3f984 <__assert_fail@plt+0x1a3e6dc>
    1984:	tstcs	r1, r1, lsr fp
    1988:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, r7, fp, ip, lr}
    198c:	strtmi	r4, [r0], -r2, lsl #12
    1990:	ldc	7, cr15, [r8], {255}	; 0xff
    1994:			; <UNDEFINED> instruction: 0xf7ff2001
    1998:	ldmdbmi	r8, {r6, r7, r8, r9, fp, sp, lr, pc}^
    199c:	beq	43d20c <__assert_fail@plt+0x43bf64>
    19a0:			; <UNDEFINED> instruction: 0xf7ff4479
    19a4:	ldrb	lr, [r9, #-2836]!	; 0xfffff4ec
    19a8:	movwls	r2, #49921	; 0xc301
    19ac:	movwcs	lr, #1609	; 0x649
    19b0:	ldrt	r9, [lr], -ip, lsl #6
    19b4:	strtmi	r2, [r8], r0, lsl #10
    19b8:	str	r4, [r7, -ip, lsr #12]!
    19bc:	andcs	r4, r5, #80, 18	; 0x140000
    19c0:			; <UNDEFINED> instruction: 0xf7ff4479
    19c4:	strmi	lr, [r1], -r8, asr #22
    19c8:			; <UNDEFINED> instruction: 0xf7ff2001
    19cc:	stmdbmi	sp, {r1, r2, r3, r4, r6, r8, r9, fp, sp, lr, pc}^
    19d0:	andcs	r2, r0, r5, lsl #4
    19d4:			; <UNDEFINED> instruction: 0xf7ff4479
    19d8:			; <UNDEFINED> instruction: 0x4601eb3e
    19dc:			; <UNDEFINED> instruction: 0xf7ff2001
    19e0:	stmdbmi	r9, {r2, r4, r6, r8, r9, fp, sp, lr, pc}^
    19e4:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    19e8:	bl	d3f9ec <__assert_fail@plt+0xd3e744>
    19ec:	andcs	r4, r1, r1, lsl #12
    19f0:	bl	12bf9f4 <__assert_fail@plt+0x12be74c>
    19f4:	bl	f3f9f8 <__assert_fail@plt+0xf3e750>
    19f8:	andcs	r4, r5, #68, 18	; 0x110000
    19fc:			; <UNDEFINED> instruction: 0xf7ff4479
    1a00:	strmi	lr, [r1], -sl, lsr #22
    1a04:			; <UNDEFINED> instruction: 0xf7ff2001
    1a08:	stmdbmi	r1, {r6, r8, r9, fp, sp, lr, pc}^
    1a0c:	andcs	r2, r0, r5, lsl #4
    1a10:			; <UNDEFINED> instruction: 0xf7ff4479
    1a14:			; <UNDEFINED> instruction: 0xf7ffeb20
    1a18:	ldmdbmi	lr!, {r3, r4, r7, r8, r9, fp, sp, lr, pc}
    1a1c:	andcs	r4, r5, #55296	; 0xd800
    1a20:			; <UNDEFINED> instruction: 0xe7aa4479
    1a24:	andeq	r3, r1, lr, asr #23
    1a28:	andeq	r2, r0, lr, ror #13
    1a2c:	andeq	r0, r0, ip, lsr #2
    1a30:			; <UNDEFINED> instruction: 0x000026ba
    1a34:			; <UNDEFINED> instruction: 0x000139b6
    1a38:	andeq	r2, r0, r0, lsl #13
    1a3c:	andeq	r2, r0, ip, lsr #17
    1a40:	andeq	r3, r1, r6, ror fp
    1a44:	andeq	r0, r0, fp, asr sl
    1a48:	andeq	r2, r0, ip, ror #11
    1a4c:	andeq	r0, r0, r8, asr #2
    1a50:	andeq	r2, r0, r8, ror #11
    1a54:	andeq	r0, r0, r0, asr r1
    1a58:	andeq	r0, r0, r0, lsr r1
    1a5c:	andeq	r3, r1, r8, lsr #24
    1a60:	strdeq	r3, [r1], -r2
    1a64:	strdeq	r0, [r0], -r1
    1a68:	strdeq	r3, [r1], -r4
    1a6c:	andeq	r3, r1, sl, asr #23
    1a70:	andeq	r3, r1, ip, lsl #23
    1a74:	andeq	r3, r1, r4, lsl #16
    1a78:	andeq	r3, r1, r8, ror #22
    1a7c:	strdeq	r3, [r1], -r0
    1a80:	andeq	r2, r0, r4, ror r7
    1a84:			; <UNDEFINED> instruction: 0x000026be
    1a88:	andeq	r3, r1, r2, lsl sl
    1a8c:	andeq	r3, r1, ip, asr r8
    1a90:	andeq	r2, r0, r8, lsr #12
    1a94:	andeq	r2, r0, r6, lsl #11
    1a98:	andeq	r2, r0, sl, ror r5
    1a9c:	andeq	r2, r0, lr, asr r5
    1aa0:	andeq	r3, r1, ip, lsl #18
    1aa4:	andeq	r2, r0, lr, lsr #8
    1aa8:	andeq	r0, r0, r0, asr #2
    1aac:	andeq	r2, r0, r2, lsl #3
    1ab0:	andeq	r3, r1, r8, ror r4
    1ab4:	andeq	r2, r0, r8, ror r1
    1ab8:	andeq	r2, r0, r8, lsl #6
    1abc:	andeq	r2, r0, r0, ror r1
    1ac0:	andeq	r2, r0, sl, ror #2
    1ac4:	andeq	r2, r0, r8, lsl #3
    1ac8:	andeq	r2, r0, sl, asr #3
    1acc:	andeq	r2, r0, r8, ror #3
    1ad0:	strdeq	r2, [r0], -lr
    1ad4:	andeq	r2, r0, r4, lsl r2
    1ad8:	andeq	r2, r0, lr, lsl r2
    1adc:	andeq	r2, r0, lr, lsr r2
    1ae0:	andeq	r2, r0, r8, lsl r2
    1ae4:	andeq	r2, r0, r0, lsr #4
    1ae8:	andeq	r2, r0, r4, lsr r2
    1aec:	andeq	r2, r0, r2, lsr #4
    1af0:	andeq	r2, r0, r6, lsr r2
    1af4:	andeq	r2, r0, ip, lsr #4
    1af8:	andeq	r0, r0, r4, lsr r1
    1afc:	andeq	r2, r0, ip, ror #4
    1b00:	andeq	r2, r0, r4, asr r2
    1b04:	andeq	r2, r0, ip, ror #5
    1b08:	andeq	r2, r0, r6, lsl #4
    1b0c:	muleq	r0, ip, r2
    1b10:	andeq	r2, r0, r8, asr #3
    1b14:	andeq	r2, r0, r4, lsl #3
    1b18:	bleq	3dc5c <__assert_fail@plt+0x3c9b4>
    1b1c:	cdpeq	0, 0, cr15, cr0, cr15, {2}
    1b20:	strbtmi	fp, [sl], -r2, lsl #24
    1b24:	strlt	fp, [r1], #-1028	; 0xfffffbfc
    1b28:	ldrdge	pc, [r4], -pc	; <UNPREDICTABLE>
    1b2c:	ldrmi	sl, [sl], #776	; 0x308
    1b30:	ldrdgt	pc, [r0], -pc	; <UNPREDICTABLE>
    1b34:	andgt	pc, ip, sl, asr r8	; <UNPREDICTABLE>
    1b38:	stcgt	8, cr15, [r4, #-308]	; 0xfffffecc
    1b3c:			; <UNDEFINED> instruction: 0xf85a4b06
    1b40:	stmdami	r6, {r0, r1, ip, sp}
    1b44:	andeq	pc, r0, sl, asr r8	; <UNPREDICTABLE>
    1b48:	b	ff0bfb4c <__assert_fail@plt+0xff0be8a4>
    1b4c:	bl	fe3bfb50 <__assert_fail@plt+0xfe3be8a8>
    1b50:	andeq	r3, r1, r8, asr r3
    1b54:	andeq	r0, r0, r0, lsr #2
    1b58:	andeq	r0, r0, ip, lsr r1
    1b5c:	andeq	r0, r0, r4, asr #2
    1b60:	ldr	r3, [pc, #20]	; 1b7c <__assert_fail@plt+0x8d4>
    1b64:	ldr	r2, [pc, #20]	; 1b80 <__assert_fail@plt+0x8d8>
    1b68:	add	r3, pc, r3
    1b6c:	ldr	r2, [r3, r2]
    1b70:	cmp	r2, #0
    1b74:	bxeq	lr
    1b78:	b	10f4 <__gmon_start__@plt>
    1b7c:	andeq	r3, r1, r8, lsr r3
    1b80:	andeq	r0, r0, r8, lsr r1
    1b84:	blmi	1d3ba4 <__assert_fail@plt+0x1d28fc>
    1b88:	bmi	1d2d70 <__assert_fail@plt+0x1d1ac8>
    1b8c:	addmi	r4, r3, #2063597568	; 0x7b000000
    1b90:	andle	r4, r3, sl, ror r4
    1b94:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    1b98:	ldrmi	fp, [r8, -r3, lsl #2]
    1b9c:	svclt	0x00004770
    1ba0:	andeq	r3, r1, r0, lsr #9
    1ba4:	muleq	r1, ip, r4
    1ba8:	andeq	r3, r1, r4, lsl r3
    1bac:	andeq	r0, r0, r8, lsr #2
    1bb0:	stmdbmi	r9, {r3, fp, lr}
    1bb4:	bmi	252d9c <__assert_fail@plt+0x251af4>
    1bb8:	bne	252da4 <__assert_fail@plt+0x251afc>
    1bbc:	svceq	0x00cb447a
    1bc0:			; <UNDEFINED> instruction: 0x01a1eb03
    1bc4:	andle	r1, r3, r9, asr #32
    1bc8:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    1bcc:	ldrmi	fp, [r8, -r3, lsl #2]
    1bd0:	svclt	0x00004770
    1bd4:	andeq	r3, r1, r4, ror r4
    1bd8:	andeq	r3, r1, r0, ror r4
    1bdc:	andeq	r3, r1, r8, ror #5
    1be0:	andeq	r0, r0, ip, asr #2
    1be4:	blmi	2af00c <__assert_fail@plt+0x2add64>
    1be8:	ldrbtmi	r4, [fp], #-2570	; 0xfffff5f6
    1bec:	ldmdavc	fp, {r1, r3, r4, r5, r6, sl, lr}
    1bf0:	blmi	2701a4 <__assert_fail@plt+0x26eefc>
    1bf4:	ldrdlt	r5, [r3, -r3]!
    1bf8:	ldrbtmi	r4, [fp], #-2824	; 0xfffff4f8
    1bfc:			; <UNDEFINED> instruction: 0xf7ff6818
    1c00:			; <UNDEFINED> instruction: 0xf7ffe9d4
    1c04:	blmi	1c1b08 <__assert_fail@plt+0x1c0860>
    1c08:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    1c0c:	stclt	0, cr7, [r8, #-104]	; 0xffffff98
    1c10:	andeq	r3, r1, lr, lsr r4
    1c14:			; <UNDEFINED> instruction: 0x000132b8
    1c18:	andeq	r0, r0, r4, lsr #2
    1c1c:	andeq	r3, r1, r6, lsl #8
    1c20:	andeq	r3, r1, lr, lsl r4
    1c24:	svclt	0x0000e7c4
    1c28:	mvnsmi	lr, sp, lsr #18
    1c2c:	ldcmi	6, cr4, [r6, #-56]	; 0xffffffc8
    1c30:			; <UNDEFINED> instruction: 0xf8df4607
    1c34:			; <UNDEFINED> instruction: 0x46328058
    1c38:			; <UNDEFINED> instruction: 0x4638447d
    1c3c:	strcs	r4, [r0], #-1272	; 0xfffffb08
    1c40:			; <UNDEFINED> instruction: 0xf7ff4629
    1c44:	stmdblt	r8, {r2, r4, r7, r9, fp, sp, lr, pc}
    1c48:	bicslt	r5, fp, fp, lsr #15
    1c4c:	cfstrscs	mvf3, [r4], {1}
    1c50:			; <UNDEFINED> instruction: 0xf858d00b
    1c54:	shadd16mi	r5, r2, r8
    1c58:			; <UNDEFINED> instruction: 0x46294638
    1c5c:	b	fe1bfc60 <__assert_fail@plt+0xfe1be9b8>
    1c60:	rscsle	r2, r1, r0, lsl #16
    1c64:	cfstrscs	mvf3, [r4], {1}
    1c68:	stmdbmi	r9, {r0, r1, r4, r5, r6, r7, r8, ip, lr, pc}
    1c6c:	andcs	r2, r0, r5, lsl #4
    1c70:			; <UNDEFINED> instruction: 0xf7ff4479
    1c74:			; <UNDEFINED> instruction: 0x4639e9f0
    1c78:	b	19bfc7c <__assert_fail@plt+0x19be9d4>
    1c7c:	rscscc	pc, pc, pc, asr #32
    1c80:	ldrhhi	lr, [r0, #141]!	; 0x8d
    1c84:	ldrb	r4, [fp, r0, lsr #12]!
    1c88:	andeq	r1, r0, ip, lsr #25
    1c8c:	andeq	r3, r1, r0, lsl #1
    1c90:	andeq	r1, r0, ip, ror ip
    1c94:	tstcs	r1, lr, lsl #8
    1c98:	addlt	fp, r2, r0, lsl #10
    1c9c:	ldrsb	pc, [r0], #-143	; 0xffffff71	; <UNPREDICTABLE>
    1ca0:			; <UNDEFINED> instruction: 0xf8dfab03
    1ca4:	ldrbtmi	ip, [lr], #80	; 0x50
    1ca8:	blcs	13fdfc <__assert_fail@plt+0x13eb54>
    1cac:	andgt	pc, ip, lr, asr r8	; <UNPREDICTABLE>
    1cb0:	ldrdgt	pc, [r0], -ip
    1cb4:	andgt	pc, r4, sp, asr #17
    1cb8:	stceq	0, cr15, [r0], {79}	; 0x4f
    1cbc:			; <UNDEFINED> instruction: 0xf7ff9300
    1cc0:	stmdacs	r0, {r2, r5, r6, r9, fp, sp, lr, pc}
    1cc4:	bmi	3388fc <__assert_fail@plt+0x337654>
    1cc8:	ldrbtmi	r4, [sl], #-2826	; 0xfffff4f6
    1ccc:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    1cd0:	subsmi	r9, sl, r1, lsl #22
    1cd4:	andlt	sp, r2, r9, lsl #2
    1cd8:	bl	13fe54 <__assert_fail@plt+0x13ebac>
    1cdc:	ldrbmi	fp, [r0, -r3]!
    1ce0:	andcs	r4, r1, r6, lsl #18
    1ce4:			; <UNDEFINED> instruction: 0xf7ff4479
    1ce8:			; <UNDEFINED> instruction: 0xf7ffe9d0
    1cec:	svclt	0x0000e9c2
    1cf0:	strdeq	r3, [r1], -lr
    1cf4:	andeq	r0, r0, ip, lsr #2
    1cf8:	ldrdeq	r3, [r1], -sl
    1cfc:	andeq	r1, r0, ip, lsl ip
    1d00:	strlt	r2, [r8, #-2048]	; 0xfffff800
    1d04:	blmi	4f8938 <__assert_fail@plt+0x4f7690>
    1d08:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    1d0c:	andsle	r4, r8, #152, 4	; 0x80000009
    1d10:	ldrbtmi	r4, [fp], #-2833	; 0xfffff4ef
    1d14:	eoreq	pc, r0, r3, asr r8	; <UNPREDICTABLE>
    1d18:	stcle	8, cr2, [r9], {3}
    1d1c:	blmi	3f1144 <__assert_fail@plt+0x3efe9c>
    1d20:	stmdbmi	pc, {r1, r5, r6, r9, sp}	; <UNPREDICTABLE>
    1d24:	ldrbtmi	r4, [fp], #-2063	; 0xfffff7f1
    1d28:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    1d2c:	b	fef3fd30 <__assert_fail@plt+0xfef3ea88>
    1d30:	rsbcs	r4, r4, #13312	; 0x3400
    1d34:	stmdami	lr, {r0, r2, r3, r8, fp, lr}
    1d38:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    1d3c:			; <UNDEFINED> instruction: 0xf7ff4478
    1d40:	blmi	33c818 <__assert_fail@plt+0x33b570>
    1d44:	stmdbmi	ip, {r0, r1, r5, r6, r9, sp}
    1d48:	ldrbtmi	r4, [fp], #-2060	; 0xfffff7f4
    1d4c:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    1d50:	b	feabfd54 <__assert_fail@plt+0xfeabeaac>
    1d54:	andeq	r3, r1, r4, lsr #6
    1d58:	strdeq	r3, [r1], -r2
    1d5c:	andeq	r2, r0, r2, rrx
    1d60:	strdeq	r1, [r0], -r0
    1d64:	andeq	r1, r0, r6, lsl #24
    1d68:	andeq	r2, r0, r0, asr r0
    1d6c:	ldrdeq	r1, [r0], -lr
    1d70:	andeq	r1, r0, r8, lsl ip
    1d74:	andeq	r2, r0, lr, lsr r0
    1d78:	andeq	r1, r0, ip, asr #23
    1d7c:	andeq	r1, r0, lr, ror #23
    1d80:	cfstr32mi	mvfx11, [sp, #-992]!	; 0xfffffc20
    1d84:	ldrbtmi	r4, [sp], #-2861	; 0xfffff4d3
    1d88:	ldmdavs	ip, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
    1d8c:			; <UNDEFINED> instruction: 0xf7ff4620
    1d90:	strmi	lr, [r7], -lr, lsl #19
    1d94:			; <UNDEFINED> instruction: 0xf7ff4620
    1d98:			; <UNDEFINED> instruction: 0x4606e938
    1d9c:			; <UNDEFINED> instruction: 0xf7ff4620
    1da0:			; <UNDEFINED> instruction: 0x4604ea18
    1da4:			; <UNDEFINED> instruction: 0xb128bb66
    1da8:	ldmib	sl, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1dac:	stmiblt	pc, {r0, r1, fp, sp, lr}^	; <UNPREDICTABLE>
    1db0:	tstle	r7, r9, lsl #22
    1db4:	stmiapl	fp!, {r1, r5, r8, r9, fp, lr}^
    1db8:			; <UNDEFINED> instruction: 0x4620681c
    1dbc:	ldmdb	r6!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1dc0:	strtmi	r4, [r0], -r6, lsl #12
    1dc4:	stmdb	r0!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1dc8:	strtmi	r4, [r0], -r5, lsl #12
    1dcc:	b	3fdd0 <__assert_fail@plt+0x3eb28>
    1dd0:	bllt	f535e8 <__assert_fail@plt+0xf52340>
    1dd4:	stmiblt	r6, {r3, r5, r8, ip, sp, pc}
    1dd8:	stmib	r2, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1ddc:	blcs	25bdf0 <__assert_fail@plt+0x25ab48>
    1de0:	ldfltp	f5, [r8, #44]!	; 0x2c
    1de4:	rscle	r2, r5, r0, lsr #22
    1de8:	ldmdbmi	r6, {r0, r1, r3, r4, r7, r8, ip, sp, pc}
    1dec:	andcs	r2, r0, r5, lsl #4
    1df0:			; <UNDEFINED> instruction: 0xf7ff4479
    1df4:			; <UNDEFINED> instruction: 0xf7ffe930
    1df8:	andcs	lr, r1, r4, lsl #20
    1dfc:	ldmdb	r2, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1e00:	stmib	lr!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1e04:	stccs	8, cr6, [r0], {3}
    1e08:	blcs	8365c0 <__assert_fail@plt+0x835318>
    1e0c:	andvs	fp, r4, r8, lsl pc
    1e10:	stmdbmi	sp, {r4, r6, r7, ip, lr, pc}
    1e14:	andcs	r2, r0, r5, lsl #4
    1e18:			; <UNDEFINED> instruction: 0xf7ff4479
    1e1c:			; <UNDEFINED> instruction: 0xf7ffe91c
    1e20:			; <UNDEFINED> instruction: 0xe7eae994
    1e24:	mvnle	r2, r0, lsl #16
    1e28:	ldmib	sl, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1e2c:	blcs	81be40 <__assert_fail@plt+0x81ab98>
    1e30:	andvs	fp, r4, r8, lsl pc
    1e34:	svclt	0x0000e7e1
    1e38:	andeq	r3, r1, lr, lsl r1
    1e3c:	andeq	r0, r0, r0, asr #2
    1e40:	andeq	r0, r0, r4, lsr r1
    1e44:	andeq	r1, r0, ip, lsl #23
    1e48:	andeq	r1, r0, r4, ror #22
    1e4c:	andeq	r0, r0, r0
    1e50:	andvs	r2, fp, r0, lsl #6
    1e54:			; <UNDEFINED> instruction: 0xb328b410
    1e58:	mulmi	r0, r0, r9
    1e5c:	tstle	ip, pc, lsr #24
    1e60:	mulcc	r1, r0, r9
    1e64:	andcc	r4, r1, r4, lsl #12
    1e68:	rscsle	r2, r9, pc, lsr #22
    1e6c:	andvs	r2, fp, r1, lsl #6
    1e70:	mulcc	r1, r4, r9
    1e74:	svclt	0x00182b2f
    1e78:	andle	r2, sl, r0, lsl #22
    1e7c:			; <UNDEFINED> instruction: 0xf1c04603
    1e80:	ldmdane	sl, {r1}
    1e84:			; <UNDEFINED> instruction: 0xf913600a
    1e88:	bcs	da94 <__assert_fail@plt+0xc7ec>
    1e8c:	bcs	bf1af4 <__assert_fail@plt+0xbf084c>
    1e90:			; <UNDEFINED> instruction: 0x4620d1f7
    1e94:	blmi	140010 <__assert_fail@plt+0x13ed68>
    1e98:	stccs	7, cr4, [r0], {112}	; 0x70
    1e9c:			; <UNDEFINED> instruction: 0x4604d0f9
    1ea0:	strb	r3, [r3, r1]!
    1ea4:	ldrb	r4, [r4, r4, lsl #12]!
    1ea8:			; <UNDEFINED> instruction: 0x460eb570
    1eac:	mulne	r0, r0, r9
    1eb0:	strcs	r4, [r0], #-1541	; 0xfffff9fb
    1eb4:	cmplt	r1, r8, lsl #12
    1eb8:			; <UNDEFINED> instruction: 0x4630295c
    1ebc:			; <UNDEFINED> instruction: 0xf7ffd008
    1ec0:	ldmdblt	r8!, {r1, r2, r3, r4, r5, r8, fp, sp, lr, pc}^
    1ec4:	strpl	r3, [r9, -r1, lsl #8]!
    1ec8:	stmdbcs	r0, {r5, r9, sl, lr}
    1ecc:	ldfltp	f5, [r0, #-976]!	; 0xfffffc30
    1ed0:			; <UNDEFINED> instruction: 0xf993192b
    1ed4:			; <UNDEFINED> instruction: 0xb12b3001
    1ed8:	strpl	r3, [r9, -r2, lsl #8]!
    1edc:	stmdbcs	r0, {r5, r9, sl, lr}
    1ee0:	ldfltp	f5, [r0, #-936]!	; 0xfffffc58
    1ee4:	ldcllt	6, cr4, [r0, #-128]!	; 0xffffff80
    1ee8:	mvnsmi	lr, sp, lsr #18
    1eec:	bmi	8d374c <__assert_fail@plt+0x8d24a4>
    1ef0:	blmi	8ee100 <__assert_fail@plt+0x8ece58>
    1ef4:	ldrbtmi	r2, [sl], #-1792	; 0xfffff900
    1ef8:	strmi	r4, [r8], r4, lsl #12
    1efc:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    1f00:			; <UNDEFINED> instruction: 0xf04f9301
    1f04:	strls	r0, [r0, -r0, lsl #6]
    1f08:	stmdb	sl!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1f0c:	tstlt	r4, r7
    1f10:	mulcc	r0, r4, r9
    1f14:	ldmdami	fp, {r0, r1, r6, r8, fp, ip, sp, pc}
    1f18:	ldmdbmi	fp, {r0, r1, r5, r9, sl, lr}
    1f1c:	ldrbtmi	r4, [r8], #-1602	; 0xfffff9be
    1f20:	stmdavs	r0, {r0, r3, r4, r5, r6, sl, lr}
    1f24:	stmdb	r6!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1f28:	ldrtmi	r4, [fp], -r5, lsl #12
    1f2c:			; <UNDEFINED> instruction: 0x46694632
    1f30:			; <UNDEFINED> instruction: 0xf7ff4620
    1f34:	stmdavs	fp!, {r1, r3, r7, fp, sp, lr, pc}
    1f38:	blls	3058c <__assert_fail@plt+0x2f2e4>
    1f3c:	rscle	r4, sl, r3, lsr #5
    1f40:			; <UNDEFINED> instruction: 0xf993b11b
    1f44:	blcs	df4c <__assert_fail@plt+0xcca4>
    1f48:	bmi	4366e4 <__assert_fail@plt+0x43543c>
    1f4c:	ldrbtmi	r4, [sl], #-2828	; 0xfffff4f4
    1f50:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    1f54:	subsmi	r9, sl, r1, lsl #22
    1f58:	andlt	sp, r2, sp, lsl #2
    1f5c:	ldrhhi	lr, [r0, #141]!	; 0x8d
    1f60:	blcs	894794 <__assert_fail@plt+0x8934ec>
    1f64:	ldmdavs	r0, {r1, r3, r4, r5, r6, sl, lr}
    1f68:	stmdbmi	sl, {r0, r2, r4, r6, r7, r8, ip, lr, pc}
    1f6c:	strbmi	r4, [r2], -r3, lsr #12
    1f70:			; <UNDEFINED> instruction: 0xf7ff4479
    1f74:			; <UNDEFINED> instruction: 0xf7ffe88a
    1f78:	svclt	0x0000e87c
    1f7c:	andeq	r2, r1, lr, lsr #31
    1f80:	andeq	r0, r0, ip, lsr #2
    1f84:	andeq	r3, r1, r6, lsl #2
    1f88:	andeq	r1, r0, r8, ror lr
    1f8c:	andeq	r2, r1, r6, asr pc
    1f90:	andeq	r3, r1, r0, asr #1
    1f94:	andeq	r1, r0, r8, lsr #28
    1f98:	addlt	fp, r3, r0, lsl #10
    1f9c:	tstls	r0, r7, lsl #24
    1fa0:			; <UNDEFINED> instruction: 0xf7ff9001
    1fa4:	ldrbtmi	lr, [ip], #-2270	; 0xfffff722
    1fa8:	ldmib	sp, {r1, r5, r8, sp}^
    1fac:	andvs	r2, r1, r0, lsl #6
    1fb0:	stmdavs	r0!, {r0, r1, r8, fp, lr}
    1fb4:			; <UNDEFINED> instruction: 0xf7ff4479
    1fb8:	svclt	0x0000e868
    1fbc:	andeq	r3, r1, lr, ror r0
    1fc0:	andeq	r1, r0, r4, ror #27
    1fc4:			; <UNDEFINED> instruction: 0x4604b538
    1fc8:			; <UNDEFINED> instruction: 0xf7ff460d
    1fcc:	stmdbcs	r1, {r0, r2, r3, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    1fd0:	stmdacs	r0, {r3, r8, r9, sl, fp, ip, sp, pc}
    1fd4:	lfmlt	f5, 1, [r8, #-0]
    1fd8:	strtmi	r4, [r0], -r9, lsr #12
    1fdc:			; <UNDEFINED> instruction: 0xffdcf7ff
    1fe0:	ldrbtmi	r4, [fp], #-2817	; 0xfffff4ff
    1fe4:			; <UNDEFINED> instruction: 0x47706018
    1fe8:	andeq	r3, r1, r2, asr #32
    1fec:	svcmi	0x00f0e92d
    1ff0:	stc	6, cr4, [sp, #-548]!	; 0xfffffddc
    1ff4:	strcs	r8, [r0], #-2818	; 0xfffff4fe
    1ff8:	strbne	pc, [r4], #2271	; 0x8df	; <UNPREDICTABLE>
    1ffc:			; <UNDEFINED> instruction: 0xf8df2500
    2000:	ldrbtmi	r3, [r9], #-1220	; 0xfffffb3c
    2004:	stmiapl	fp, {r0, r1, r2, r3, r7, ip, sp, pc}^
    2008:	movwls	r6, #55323	; 0xd81b
    200c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    2010:	strmi	lr, [r0, #-2505]	; 0xfffff637
    2014:	strmi	r9, [r5], -r2, lsl #4
    2018:	stmia	r2!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    201c:	stccs	6, cr4, [r0, #-16]
    2020:	adchi	pc, r9, r0
    2024:	mulvs	r0, r5, r9
    2028:			; <UNDEFINED> instruction: 0xf0002e00
    202c:			; <UNDEFINED> instruction: 0xf7ff80a4
    2030:	strtmi	lr, [sl], -lr, ror #16
    2034:	strmi	r6, [r2], r1, lsl #16
    2038:			; <UNDEFINED> instruction: 0xf912e001
    203c:	rscslt	r6, r3, #1, 30
    2040:	andscc	pc, r3, r1, lsr r8	; <UNPREDICTABLE>
    2044:	movwpl	pc, #1043	; 0x413	; <UNPREDICTABLE>
    2048:	mcrcs	1, 1, sp, cr13, cr7, {7}
    204c:	addshi	pc, r3, r0
    2050:	bleq	c3e48c <__assert_fail@plt+0xc3d1e4>
    2054:	ldrmi	r4, [sl], -r8, lsr #12
    2058:	ldrbmi	r6, [r9], -r3, lsr #32
    205c:			; <UNDEFINED> instruction: 0xf7fe930c
    2060:	mcrls	15, 0, lr, cr12, cr4, {7}
    2064:	stmdavs	r5!, {r1, r2, r3, r5, r7, r9, lr}
    2068:	smlabteq	r0, sp, r9, lr
    206c:	mrshi	pc, (UNDEF: 14)	; <UNPREDICTABLE>
    2070:			; <UNDEFINED> instruction: 0xf0402d00
    2074:	mcrcs	0, 0, r8, cr0, cr3, {4}
    2078:	tsthi	r6, r0	; <UNPREDICTABLE>
    207c:	mulpl	r0, r6, r9
    2080:			; <UNDEFINED> instruction: 0xf0002d00
    2084:	andcs	r8, r0, #12, 2
    2088:	cdp	3, 0, cr2, cr8, cr0, {0}
    208c:			; <UNDEFINED> instruction: 0x4657ba10
    2090:	andsls	pc, r8, sp, asr #17
    2094:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    2098:			; <UNDEFINED> instruction: 0x469246b1
    209c:			; <UNDEFINED> instruction: 0xf999469b
    20a0:	bcs	1a4a0ac <__assert_fail@plt+0x1a48e04>
    20a4:	addhi	pc, sp, r0
    20a8:	msreq	CPSR_, r2, lsr #32
    20ac:			; <UNDEFINED> instruction: 0xf0402942
    20b0:			; <UNDEFINED> instruction: 0xf99980e9
    20b4:	bcs	a0c4 <__assert_fail@plt+0x8e1c>
    20b8:	bicshi	pc, r3, r0
    20bc:	ldm	r2!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    20c0:	subsle	r2, r8, r0, lsl #16
    20c4:	cdpcs	8, 0, cr6, cr0, cr6, {0}
    20c8:			; <UNDEFINED> instruction: 0x4630d055
    20cc:	ldmda	r0!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    20d0:	movweq	lr, #47706	; 0xba5a
    20d4:	cmple	lr, r5, lsl #12
    20d8:	mulne	r0, r9, r9
    20dc:	suble	r2, sl, r0, lsl #18
    20e0:			; <UNDEFINED> instruction: 0x462a4630
    20e4:			; <UNDEFINED> instruction: 0xf7ff4649
    20e8:	stmdacs	r0, {r2, r3, r4, r5, r7, fp, sp, lr, pc}
    20ec:			; <UNDEFINED> instruction: 0xf919d143
    20f0:	strbmi	ip, [sp], #-5
    20f4:	svceq	0x0030f1bc
    20f8:			; <UNDEFINED> instruction: 0xf108d10a
    20fc:	bl	fea04108 <__assert_fail@plt+0xfea02e60>
    2100:	bl	142d1c <__assert_fail@plt+0x141a74>
    2104:			; <UNDEFINED> instruction: 0xf9150803
    2108:			; <UNDEFINED> instruction: 0xf1bccf01
    210c:	rscsle	r0, r8, r0, lsr pc
    2110:			; <UNDEFINED> instruction: 0xf833683b
    2114:	ldreq	r3, [fp, #-28]	; 0xffffffe4
    2118:	strls	fp, [ip, #-3932]	; 0xfffff0a4
    211c:	ldrle	r4, [lr, #1705]!	; 0x6a9
    2120:	strtmi	r2, [r8], -r0, lsl #6
    2124:	bne	43d98c <__assert_fail@plt+0x43c6e4>
    2128:	eorvs	r4, r3, sl, lsl r6
    212c:			; <UNDEFINED> instruction: 0xf7fe930c
    2130:			; <UNDEFINED> instruction: 0xf8ddef8c
    2134:	strmi	r9, [r9, #48]!	; 0x30
    2138:	strmi	r6, [r2], r5, lsr #16
    213c:			; <UNDEFINED> instruction: 0xf000468b
    2140:	stccs	0, cr8, [r0, #-660]	; 0xfffffd6c
    2144:	adchi	pc, r6, r0
    2148:	mvnscc	pc, #16, 2
    214c:			; <UNDEFINED> instruction: 0xf1419304
    2150:	movwls	r3, #21503	; 0x53ff
    2154:	ldrdeq	lr, [r4, -sp]
    2158:	mvnscc	pc, #79	; 0x4f
    215c:	andeq	pc, r2, #111	; 0x6f
    2160:	svclt	0x0008428b
    2164:			; <UNDEFINED> instruction: 0xd3274282
    2168:	svceq	0x0000f1b9
    216c:			; <UNDEFINED> instruction: 0xf999d003
    2170:	bcs	a178 <__assert_fail@plt+0x8ed0>
    2174:	tstcs	r6, #-1073741788	; 0xc0000024
    2178:	ldreq	pc, [r5, #-111]	; 0xffffff91
    217c:	bmi	ff49a210 <__assert_fail@plt+0xff498f68>
    2180:	ldrbtmi	r4, [sl], #-3024	; 0xfffff430
    2184:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    2188:	subsmi	r9, sl, sp, lsl #22
    218c:	orrshi	pc, r6, r0, asr #32
    2190:	andlt	r4, pc, r8, lsr #12
    2194:	blhi	bd490 <__assert_fail@plt+0xbc1e8>
    2198:	svchi	0x00f0e8bd
    219c:			; <UNDEFINED> instruction: 0xf1109b01
    21a0:			; <UNDEFINED> instruction: 0xf04f37ff
    21a4:			; <UNDEFINED> instruction: 0xf06f31ff
    21a8:			; <UNDEFINED> instruction: 0xf1430002
    21ac:	strbmi	r3, [r1, #-2303]	; 0xfffff701
    21b0:	adcsmi	fp, r8, #8, 30
    21b4:	svcge	0x005ff4bf
    21b8:	sfmcs	f4, 4, [r0, #-436]	; 0xfffffe4c
    21bc:	rsbmi	sp, fp, #913408	; 0xdf000
    21c0:			; <UNDEFINED> instruction: 0xf999e7dc
    21c4:			; <UNDEFINED> instruction: 0xf0222002
    21c8:	bcs	1082a50 <__assert_fail@plt+0x10817a8>
    21cc:	svcge	0x0076f47f
    21d0:	mulcs	r3, r9, r9
    21d4:			; <UNDEFINED> instruction: 0xf47f2a00
    21d8:			; <UNDEFINED> instruction: 0x464eaf71
    21dc:	orrvs	pc, r0, #1325400064	; 0x4f000000
    21e0:			; <UNDEFINED> instruction: 0x9018f8dd
    21e4:	blge	13c920 <__assert_fail@plt+0x13b678>
    21e8:	ldcmi	3, cr9, [r8, #24]!
    21ec:	mulne	r0, r6, r9
    21f0:			; <UNDEFINED> instruction: 0x4628447d
    21f4:			; <UNDEFINED> instruction: 0xf7fe9109
    21f8:	stmdbls	r9, {r1, r5, r7, r8, r9, sl, fp, sp, lr, pc}
    21fc:			; <UNDEFINED> instruction: 0xf0002800
    2200:	blne	10e26ec <__assert_fail@plt+0x10e1444>
    2204:			; <UNDEFINED> instruction: 0xf1039309
    2208:			; <UNDEFINED> instruction: 0xf1be0e01
    220c:			; <UNDEFINED> instruction: 0xf0000f00
    2210:	blls	1a2740 <__assert_fail@plt+0x1a1498>
    2214:	mrscs	r2, (UNDEF: 0)
    2218:	blvc	ff8fcb5c <__assert_fail@plt+0xff8fb8b4>
    221c:	blls	53c8c <__assert_fail@plt+0x529e4>
    2220:			; <UNDEFINED> instruction: 0xf0402b00
    2224:	b	14226ec <__assert_fail@plt+0x1421444>
    2228:	cmple	r7, r1, lsl #6
    222c:	ldmib	sp, {r0, r3, r8, r9, fp, ip, pc}^
    2230:	rdfnee	f0, f5, f0
    2234:	vmlsmi.f16	s28, s21, s26	; <UNPREDICTABLE>
    2238:	and	r4, r4, ip, lsr #13
    223c:	movweq	lr, #23124	; 0x5a54
    2240:	ldfccp	f7, [pc], #48	; 2278 <__assert_fail@plt+0xfd0>
    2244:	blx	36726 <__assert_fail@plt+0x3547e>
    2248:			; <UNDEFINED> instruction: 0xf1bcf20b
    224c:	blx	292252 <__assert_fail@plt+0x290faa>
    2250:	blx	fe80aa5e <__assert_fail@plt+0xfe8097b6>
    2254:	strmi	r0, [sl], #-266	; 0xfffffef6
    2258:			; <UNDEFINED> instruction: 0xf0004611
    225c:	strcs	r8, [r0], #-252	; 0xffffff04
    2260:	bcs	b668 <__assert_fail@plt+0xa3c0>
    2264:	blx	fe836616 <__assert_fail@plt+0xfe83536e>
    2268:			; <UNDEFINED> instruction: 0xf04f670a
    226c:	blx	fea85a76 <__assert_fail@plt+0xfea847ce>
    2270:	ldrtmi	r2, [lr], -r2, lsl #6
    2274:	bl	10c88d4 <__assert_fail@plt+0x10c762c>
    2278:	blcs	2eb8 <__assert_fail@plt+0x1c10>
    227c:	strcs	sp, [r1], #-222	; 0xffffff22
    2280:	ldrb	r2, [fp, r0, lsl #10]
    2284:			; <UNDEFINED> instruction: 0xf47f2a00
    2288:			; <UNDEFINED> instruction: 0xe7a6af19
    228c:			; <UNDEFINED> instruction: 0xf43f2d00
    2290:			; <UNDEFINED> instruction: 0xe791af72
    2294:	movweq	lr, #47706	; 0xba5a
    2298:	svcge	0x0066f47f
    229c:	ldmib	sp, {r0, r1, r2, r3, r4, r5, r6, r7, r9, sl, sp, lr, pc}^
    22a0:	stmib	r9, {sl, ip, sp}^
    22a4:	strb	r3, [sl, -r0, lsl #8]!
    22a8:	strcc	lr, [r0], #-2525	; 0xfffff623
    22ac:	stmib	r9, {r0, r2, r4, r5, r9, sl, lr}^
    22b0:	strb	r3, [r4, -r0, lsl #8]!
    22b4:			; <UNDEFINED> instruction: 0x4e0ae9dd
    22b8:	smlabteq	r0, sp, r9, lr
    22bc:	streq	pc, [r1, #-111]!	; 0xffffff91
    22c0:	tstlt	r3, r2, lsl #22
    22c4:			; <UNDEFINED> instruction: 0xf8c39b02
    22c8:	ldmib	sp, {sp, lr, pc}^
    22cc:	strmi	r1, [fp], -r4, lsl #4
    22d0:	svclt	0x00144313
    22d4:	movwcs	r2, #769	; 0x301
    22d8:	svceq	0x0000f1be
    22dc:	movwcs	fp, #3848	; 0xf08
    22e0:			; <UNDEFINED> instruction: 0xf0002b00
    22e4:	blls	2625b8 <__assert_fail@plt+0x261310>
    22e8:			; <UNDEFINED> instruction: 0xf8cd2001
    22ec:	tstcs	r0, r4, lsr #32
    22f0:	ldfccp	f7, [pc], #12	; 2304 <__assert_fail@plt+0x105c>
    22f4:	strtmi	r9, [r8], r6, lsl #22
    22f8:	b	13e7308 <__assert_fail@plt+0x13e6060>
    22fc:	ldrmi	r7, [sl], r3, ror #23
    2300:	b	153a318 <__assert_fail@plt+0x1539070>
    2304:			; <UNDEFINED> instruction: 0xf10c0305
    2308:			; <UNDEFINED> instruction: 0xd11d3cff
    230c:	vqdmulh.s<illegal width 8>	d15, d11, d0
    2310:	svccc	0x00fff1bc
    2314:	andcs	pc, r1, #10240	; 0x2800
    2318:	smlatbeq	sl, r0, fp, pc	; <UNPREDICTABLE>
    231c:	ldrmi	r4, [r1], -sl, lsl #8
    2320:	strcs	sp, [r0], #-18	; 0xffffffee
    2324:	bcs	b72c <__assert_fail@plt+0xa484>
    2328:	blx	fe8366de <__assert_fail@plt+0xfe835436>
    232c:			; <UNDEFINED> instruction: 0xf04f670a
    2330:	blx	fea85b3a <__assert_fail@plt+0xfea84892>
    2334:	ldrtmi	r2, [lr], -r2, lsl #6
    2338:	bl	10c8998 <__assert_fail@plt+0x10c76f0>
    233c:	blcs	2f7c <__assert_fail@plt+0x1cd4>
    2340:	strcs	sp, [r1], #-223	; 0xffffff21
    2344:	ldrb	r2, [ip, r0, lsl #10]
    2348:	smlabteq	r6, sp, r9, lr
    234c:	ldmib	sp, {r0, r2, r6, r9, sl, lr}^
    2350:			; <UNDEFINED> instruction: 0xf04f0104
    2354:			; <UNDEFINED> instruction: 0x9c020a0a
    2358:	bleq	3e49c <__assert_fail@plt+0x3d1f4>
    235c:			; <UNDEFINED> instruction: 0xf8dd2900
    2360:	svclt	0x00088024
    2364:	tstle	r1, #720896	; 0xb0000
    2368:	movweq	lr, #43802	; 0xab1a
    236c:	andeq	lr, fp, #76800	; 0x12c00
    2370:	ldrsbmi	r1, [r2, #-139]	; 0xffffff75
    2374:	movweq	lr, #43795	; 0xab13
    2378:	andeq	lr, fp, #67584	; 0x10800
    237c:	beq	fcfd0 <__assert_fail@plt+0xfbd28>
    2380:	bleq	bd090 <__assert_fail@plt+0xbbde8>
    2384:	svclt	0x0008458b
    2388:	mvnle	r4, #545259520	; 0x20800000
    238c:	svceq	0x0000f1b8
    2390:	tstcs	r0, r2, lsl r0
    2394:	movweq	lr, #43802	; 0xab1a
    2398:	tsteq	r1, r1, lsl #2	; <UNPREDICTABLE>
    239c:	andeq	lr, fp, #76800	; 0x12c00
    23a0:	ldrsbmi	r1, [r2, #-139]	; 0xffffff75
    23a4:	movweq	lr, #43795	; 0xab13
    23a8:	andeq	lr, fp, #67584	; 0x10800
    23ac:	beq	fd000 <__assert_fail@plt+0xfbd58>
    23b0:	bleq	bd0c0 <__assert_fail@plt+0xbbe18>
    23b4:	mvnle	r4, r8, lsl #11
    23b8:	strcs	r2, [r0, -r1, lsl #12]
    23bc:	strmi	lr, [r9, #-2509]	; 0xfffff633
    23c0:	strmi	lr, [r4, #-2525]	; 0xfffff623
    23c4:	andsls	pc, r0, sp, asr #17
    23c8:	strtmi	r4, [r9], -r0, lsr #12
    23cc:	movwcs	r2, #522	; 0x20a
    23d0:			; <UNDEFINED> instruction: 0xf9aef001
    23d4:	strtmi	r4, [r9], -r0, lsr #12
    23d8:	strmi	lr, [r2, #-2509]	; 0xfffff633
    23dc:			; <UNDEFINED> instruction: 0x46994690
    23e0:	movwcs	r2, #522	; 0x20a
    23e4:			; <UNDEFINED> instruction: 0xf9a4f001
    23e8:	bl	11c8abc <__assert_fail@plt+0x11c7814>
    23ec:	ldmne	fp, {r0, r1, r2, sl, fp}^
    23f0:			; <UNDEFINED> instruction: 0x0c0ceb4c
    23f4:	bl	1308a68 <__assert_fail@plt+0x13077c0>
    23f8:	ldrtmi	r0, [r2], -r7, lsl #24
    23fc:			; <UNDEFINED> instruction: 0x463b18de
    2400:	streq	lr, [ip, -ip, asr #22]
    2404:	strmi	r4, [sp], -r4, lsl #12
    2408:	svceq	0x0000f1b8
    240c:			; <UNDEFINED> instruction: 0x4650d014
    2410:			; <UNDEFINED> instruction: 0xf0014659
    2414:	strbmi	pc, [r2], -sp, lsl #19	; <UNPREDICTABLE>
    2418:			; <UNDEFINED> instruction: 0xf001464b
    241c:	strmi	pc, [fp], -r9, lsl #19
    2420:	ldmib	sp, {r1, r9, sl, lr}^
    2424:			; <UNDEFINED> instruction: 0xf0010106
    2428:	blls	40a3c <__assert_fail@plt+0x3f794>
    242c:	movwls	r1, #2075	; 0x81b
    2430:	bl	106903c <__assert_fail@plt+0x1067d94>
    2434:	movwls	r0, #4867	; 0x1303
    2438:	movwcs	lr, #10717	; 0x29dd
    243c:	svclt	0x00082b00
    2440:	sbcle	r2, r1, #40960	; 0xa000
    2444:	strmi	lr, [r9, #-2525]	; 0xfffff623
    2448:			; <UNDEFINED> instruction: 0x9010f8dd
    244c:	movwcs	lr, #2525	; 0x9dd
    2450:	movwcs	lr, #2505	; 0x9c9
    2454:	ldmib	sp, {r0, r4, r5, r7, r9, sl, sp, lr, pc}^
    2458:	strcs	r4, [r0, #-3594]	; 0xfffff1f6
    245c:	smlabteq	r0, sp, r9, lr
    2460:	strbmi	lr, [lr], -lr, lsr #14
    2464:	cmnvc	sl, #1325400064	; 0x4f000000	; <UNPREDICTABLE>
    2468:			; <UNDEFINED> instruction: 0x9018f8dd
    246c:	blge	13cba8 <__assert_fail@plt+0x13b900>
    2470:	ldrt	r9, [sl], r6, lsl #6
    2474:	ldrbtmi	r4, [sp], #-3350	; 0xfffff2ea
    2478:			; <UNDEFINED> instruction: 0xf7fe4628
    247c:	stmdacs	r0, {r5, r6, r9, sl, fp, sp, lr, pc}
    2480:	mrcge	4, 5, APSR_nzcv, cr15, cr15, {3}
    2484:	blls	3be68 <__assert_fail@plt+0x3abc0>
    2488:	stcls	7, cr2, [r6, #-0]
    248c:	blx	fe893cfe <__assert_fail@plt+0xfe892a56>
    2490:	ldrmi	r2, [lr], -r5, lsl #6
    2494:	blx	ff8e90a2 <__assert_fail@plt+0xff8e7dfa>
    2498:	svccs	0x00006705
    249c:	mcrge	4, 6, pc, cr3, cr15, {1}	; <UNPREDICTABLE>
    24a0:	tstcs	r0, r1
    24a4:	blls	bbfa8 <__assert_fail@plt+0xbad00>
    24a8:	blcs	13e84 <__assert_fail@plt+0x12bdc>
    24ac:	svcge	0x000af47f
    24b0:	strcc	lr, [r0], #-2525	; 0xfffff623
    24b4:	stmib	r9, {r1, r8, sl, fp, ip, pc}^
    24b8:	strbt	r3, [r0], -r0, lsl #8
    24bc:	ldcl	7, cr15, [r8, #1016]	; 0x3f8
    24c0:	andeq	r2, r1, r2, lsr #29
    24c4:	andeq	r0, r0, ip, lsr #2
    24c8:	andeq	r2, r1, r2, lsr #26
    24cc:			; <UNDEFINED> instruction: 0x00001bb4
    24d0:	andeq	r1, r0, sl, lsr r9
    24d4:			; <UNDEFINED> instruction: 0xf7ff2200
    24d8:	svclt	0x0000bd89
    24dc:	mvnsmi	lr, sp, lsr #18
    24e0:	strmi	r4, [r7], -r8, lsl #13
    24e4:			; <UNDEFINED> instruction: 0x4605b1d8
    24e8:			; <UNDEFINED> instruction: 0xf7fee007
    24ec:	rsclt	lr, r4, #16, 28	; 0x100
    24f0:			; <UNDEFINED> instruction: 0xf8336803
    24f4:	ldreq	r3, [fp, #-20]	; 0xffffffec
    24f8:	strtmi	sp, [lr], -r4, lsl #10
    24fc:	blmi	80958 <__assert_fail@plt+0x7f6b0>
    2500:	mvnsle	r2, r0, lsl #24
    2504:	svceq	0x0000f1b8
    2508:			; <UNDEFINED> instruction: 0xf8c8d001
    250c:	adcsmi	r6, lr, #0
    2510:			; <UNDEFINED> instruction: 0xf996d908
    2514:	andcs	r3, r1, r0
    2518:	pop	{r0, r1, r5, r8, fp, ip, sp, pc}
    251c:	strdlt	r8, [r9, -r0]
    2520:	andeq	pc, r0, r8, asr #17
    2524:	ldmfd	sp!, {sp}
    2528:	svclt	0x000081f0
    252c:	mvnsmi	lr, sp, lsr #18
    2530:	strmi	r4, [r7], -r8, lsl #13
    2534:			; <UNDEFINED> instruction: 0x4605b1d8
    2538:			; <UNDEFINED> instruction: 0xf7fee007
    253c:	rsclt	lr, r4, #232, 26	; 0x3a00
    2540:			; <UNDEFINED> instruction: 0xf8336803
    2544:	ldrbeq	r3, [fp], #20
    2548:	strtmi	sp, [lr], -r4, lsl #10
    254c:	blmi	809a8 <__assert_fail@plt+0x7f700>
    2550:	mvnsle	r2, r0, lsl #24
    2554:	svceq	0x0000f1b8
    2558:			; <UNDEFINED> instruction: 0xf8c8d001
    255c:	adcsmi	r6, lr, #0
    2560:			; <UNDEFINED> instruction: 0xf996d908
    2564:	andcs	r3, r1, r0
    2568:	pop	{r0, r1, r5, r8, fp, ip, sp, pc}
    256c:	strdlt	r8, [r9, -r0]
    2570:	andeq	pc, r0, r8, asr #17
    2574:	ldmfd	sp!, {sp}
    2578:	svclt	0x000081f0
    257c:	ldmdbmi	lr, {r1, r2, r3, sl, ip, sp, pc}
    2580:	strdlt	fp, [r2], r0
    2584:	bmi	76d1a8 <__assert_fail@plt+0x76bf00>
    2588:	cfstrsge	mvf4, [sl], {121}	; 0x79
    258c:	blvc	1406e0 <__assert_fail@plt+0x13f438>
    2590:	stmpl	sl, {r1, r2, r9, sl, lr}
    2594:	andls	r6, r1, #1179648	; 0x120000
    2598:	andeq	pc, r0, #79	; 0x4f
    259c:	and	r9, r5, r0, lsl #6
    25a0:	ldrtmi	r4, [r0], -r9, lsr #12
    25a4:	ldcl	7, cr15, [sl], #1016	; 0x3f8
    25a8:	cmnlt	r0, r8, lsl #8
    25ac:	stcne	8, cr15, [r8], {84}	; 0x54
    25b0:			; <UNDEFINED> instruction: 0xf854b1b1
    25b4:	strls	r5, [r0], #-3076	; 0xfffff3fc
    25b8:			; <UNDEFINED> instruction: 0x4630b195
    25bc:	stcl	7, cr15, [lr], #1016	; 0x3f8
    25c0:	mvnle	r2, r0, lsl #16
    25c4:	bmi	38a5d0 <__assert_fail@plt+0x389328>
    25c8:	ldrbtmi	r4, [sl], #-2828	; 0xfffff4f4
    25cc:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    25d0:	subsmi	r9, sl, r1, lsl #22
    25d4:	andlt	sp, r2, sp, lsl #2
    25d8:	ldrhtmi	lr, [r0], #141	; 0x8d
    25dc:	ldrbmi	fp, [r0, -r3]!
    25e0:	ldrtmi	r4, [r3], -r8, lsl #16
    25e4:	ldrtmi	r4, [sl], -r8, lsl #18
    25e8:	ldrbtmi	r4, [r9], #-1144	; 0xfffffb88
    25ec:			; <UNDEFINED> instruction: 0xf7fe6800
    25f0:			; <UNDEFINED> instruction: 0xf7feee02
    25f4:	svclt	0x0000ed3e
    25f8:	andeq	r2, r1, ip, lsl r9
    25fc:	andeq	r0, r0, ip, lsr #2
    2600:	ldrdeq	r2, [r1], -sl
    2604:	andeq	r2, r1, ip, lsr sl
    2608:	andeq	r1, r0, lr, lsr #15
    260c:	ldrlt	fp, [r0], #-401	; 0xfffffe6f
    2610:	subslt	r4, r4, #16777216	; 0x1000000
    2614:	and	r4, r3, r3, lsl #12
    2618:	mulle	r8, r4, r2
    261c:	andle	r4, r5, fp, lsl #5
    2620:	mulcs	r0, r3, r9
    2624:	movwcc	r4, #5656	; 0x1618
    2628:	mvnsle	r2, r0, lsl #20
    262c:			; <UNDEFINED> instruction: 0xf85d2000
    2630:	ldrbmi	r4, [r0, -r4, lsl #22]!
    2634:	ldrbmi	r4, [r0, -r8, lsl #12]!
    2638:	andcs	fp, sl, #56, 10	; 0xe000000
    263c:	strmi	r4, [sp], -r4, lsl #12
    2640:	stc2l	7, cr15, [r0], {255}	; 0xff
    2644:	svccc	0x0080f5b0
    2648:	addlt	sp, r0, #268435456	; 0x10000000
    264c:			; <UNDEFINED> instruction: 0x4629bd38
    2650:			; <UNDEFINED> instruction: 0xf7ff4620
    2654:	svclt	0x0000fca1
    2658:	andscs	fp, r0, #56, 10	; 0xe000000
    265c:	strmi	r4, [sp], -r4, lsl #12
    2660:	ldc2	7, cr15, [r0], #1020	; 0x3fc
    2664:	svccc	0x0080f5b0
    2668:	addlt	sp, r0, #268435456	; 0x10000000
    266c:			; <UNDEFINED> instruction: 0x4629bd38
    2670:			; <UNDEFINED> instruction: 0xf7ff4620
    2674:	svclt	0x0000fc91
    2678:	strt	r2, [r3], #522	; 0x20a
    267c:	strt	r2, [r1], #528	; 0x210
    2680:	blmi	8d4f10 <__assert_fail@plt+0x8d3c68>
    2684:	ldrblt	r4, [r0, #1146]!	; 0x47a
    2688:	ldmpl	r3, {r0, r1, r7, ip, sp, pc}^
    268c:	strmi	r2, [r4], -r0, lsl #12
    2690:	ldmdavs	fp, {r0, r1, r2, r3, r9, sl, lr}
    2694:			; <UNDEFINED> instruction: 0xf04f9301
    2698:	strls	r0, [r0], -r0, lsl #6
    269c:	stcl	7, cr15, [r0, #-1016]!	; 0xfffffc08
    26a0:	tstlt	r4, r6
    26a4:	mulcc	r0, r4, r9
    26a8:	ldmdami	sl, {r0, r1, r6, r8, fp, ip, sp, pc}
    26ac:	ldmdbmi	sl, {r0, r1, r5, r9, sl, lr}
    26b0:	ldrbtmi	r4, [r8], #-1594	; 0xfffff9c6
    26b4:	stmdavs	r0, {r0, r3, r4, r5, r6, sl, lr}
    26b8:	ldc	7, cr15, [ip, #1016]	; 0x3f8
    26bc:	ldrtmi	r4, [r3], -r5, lsl #12
    26c0:	strbtmi	r2, [r9], -sl, lsl #4
    26c4:			; <UNDEFINED> instruction: 0xf7fe4620
    26c8:	stmdavs	fp!, {r2, r4, r5, r7, r8, sl, fp, sp, lr, pc}
    26cc:	blls	30d00 <__assert_fail@plt+0x2fa58>
    26d0:	rscle	r4, sl, r3, lsr #5
    26d4:			; <UNDEFINED> instruction: 0xf993b11b
    26d8:	blcs	e6e0 <__assert_fail@plt+0xd438>
    26dc:	bmi	3f6e78 <__assert_fail@plt+0x3f5bd0>
    26e0:	ldrbtmi	r4, [sl], #-2827	; 0xfffff4f5
    26e4:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    26e8:	subsmi	r9, sl, r1, lsl #22
    26ec:	andlt	sp, r3, ip, lsl #2
    26f0:	bmi	2f1eb8 <__assert_fail@plt+0x2f0c10>
    26f4:	ldrbtmi	r2, [sl], #-2850	; 0xfffff4de
    26f8:	bicsle	r6, r6, r0, lsl r8
    26fc:	strtmi	r4, [r3], -r9, lsl #18
    2700:	ldrbtmi	r4, [r9], #-1594	; 0xfffff9c6
    2704:	stcl	7, cr15, [r0], {254}	; 0xfe
    2708:	ldc	7, cr15, [r2], #1016	; 0x3f8
    270c:	andeq	r2, r1, r0, lsr #16
    2710:	andeq	r0, r0, ip, lsr #2
    2714:	andeq	r2, r1, r2, ror r9
    2718:	andeq	r1, r0, r4, ror #13
    271c:	andeq	r2, r1, r2, asr #15
    2720:	andeq	r2, r1, lr, lsr #18
    2724:	muleq	r0, r6, r6
    2728:			; <UNDEFINED> instruction: 0x4606b5f8
    272c:			; <UNDEFINED> instruction: 0xf7ff460f
    2730:			; <UNDEFINED> instruction: 0xf110ffa7
    2734:			; <UNDEFINED> instruction: 0xf1414400
    2738:	cfstr32cs	mvfx0, [r1, #-0]
    273c:	stccs	15, cr11, [r0], {8}
    2740:	lfmlt	f5, 3, [r8]
    2744:	stc	7, cr15, [ip, #-1016]	; 0xfffffc08
    2748:	strtcs	r4, [r2], #-2309	; 0xfffff6fb
    274c:	ldrbtmi	r4, [r9], #-1587	; 0xfffff9cd
    2750:	andvs	r4, r4, sl, lsr r6
    2754:	stmdbmi	r3, {r3, fp, sp, lr}
    2758:			; <UNDEFINED> instruction: 0xf7fe4479
    275c:	svclt	0x0000ec96
    2760:	ldrdeq	r2, [r1], -r6
    2764:	andeq	r1, r0, r0, asr #12
    2768:			; <UNDEFINED> instruction: 0x4605b538
    276c:			; <UNDEFINED> instruction: 0xf7ff460c
    2770:			; <UNDEFINED> instruction: 0xf500ffdb
    2774:			; <UNDEFINED> instruction: 0xf5b34300
    2778:	andle	r3, r1, #128, 30	; 0x200
    277c:	lfmlt	f3, 1, [r8, #-0]
    2780:	stcl	7, cr15, [lr], #1016	; 0x3f8
    2784:	strtmi	r4, [r2], -r5, lsl #18
    2788:	ldrbtmi	r2, [r9], #-1058	; 0xfffffbde
    278c:	andvs	r4, r4, fp, lsr #12
    2790:	stmdbmi	r3, {r3, fp, sp, lr}
    2794:			; <UNDEFINED> instruction: 0xf7fe4479
    2798:	svclt	0x0000ec78
    279c:	muleq	r1, sl, r8
    27a0:	andeq	r1, r0, r4, lsl #12
    27a4:			; <UNDEFINED> instruction: 0xf7ff220a
    27a8:	svclt	0x0000bb9f
    27ac:			; <UNDEFINED> instruction: 0xf7ff2210
    27b0:	svclt	0x0000bb9b
    27b4:	blmi	895040 <__assert_fail@plt+0x893d98>
    27b8:	ldrblt	r4, [r0, #1146]!	; 0x47a
    27bc:	ldmpl	r3, {r0, r1, r7, ip, sp, pc}^
    27c0:	strmi	r2, [r4], -r0, lsl #12
    27c4:	ldmdavs	fp, {r0, r1, r2, r3, r9, sl, lr}
    27c8:			; <UNDEFINED> instruction: 0xf04f9301
    27cc:	strls	r0, [r0], -r0, lsl #6
    27d0:	stcl	7, cr15, [r6], {254}	; 0xfe
    27d4:	tstlt	r4, r6
    27d8:	mulcc	r0, r4, r9
    27dc:	ldmdami	r9, {r0, r1, r6, r8, fp, ip, sp, pc}
    27e0:	ldmdbmi	r9, {r0, r1, r5, r9, sl, lr}
    27e4:	ldrbtmi	r4, [r8], #-1594	; 0xfffff9c6
    27e8:	stmdavs	r0, {r0, r3, r4, r5, r6, sl, lr}
    27ec:	stc	7, cr15, [r2, #-1016]	; 0xfffffc08
    27f0:	strbtmi	r4, [r9], -r5, lsl #12
    27f4:			; <UNDEFINED> instruction: 0xf7fe4620
    27f8:	stmdavs	fp!, {r1, r3, r4, r6, r7, sl, fp, sp, lr, pc}
    27fc:	blls	30e30 <__assert_fail@plt+0x2fb88>
    2800:	rscle	r4, ip, r3, lsr #5
    2804:			; <UNDEFINED> instruction: 0xf993b11b
    2808:	blcs	e810 <__assert_fail@plt+0xd568>
    280c:	bmi	3f6fb0 <__assert_fail@plt+0x3f5d08>
    2810:	ldrbtmi	r4, [sl], #-2827	; 0xfffff4f5
    2814:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    2818:	subsmi	r9, sl, r1, lsl #22
    281c:	andlt	sp, r3, ip, lsl #2
    2820:	bmi	2f1fe8 <__assert_fail@plt+0x2f0d40>
    2824:	ldrbtmi	r2, [sl], #-2850	; 0xfffff4de
    2828:	bicsle	r6, r8, r0, lsl r8
    282c:	strtmi	r4, [r3], -r9, lsl #18
    2830:	ldrbtmi	r4, [r9], #-1594	; 0xfffff9c6
    2834:	stc	7, cr15, [r8], #-1016	; 0xfffffc08
    2838:	ldc	7, cr15, [sl], {254}	; 0xfe
    283c:	andeq	r2, r1, ip, ror #13
    2840:	andeq	r0, r0, ip, lsr #2
    2844:	andeq	r2, r1, lr, lsr r8
    2848:			; <UNDEFINED> instruction: 0x000015b0
    284c:	muleq	r1, r2, r6
    2850:	strdeq	r2, [r1], -lr
    2854:	andeq	r1, r0, r6, ror #10
    2858:	blmi	8d50e8 <__assert_fail@plt+0x8d3e40>
    285c:	ldrblt	r4, [r0, #1146]!	; 0x47a
    2860:	ldmpl	r3, {r0, r1, r7, ip, sp, pc}^
    2864:	strmi	r2, [r4], -r0, lsl #12
    2868:	ldmdavs	fp, {r0, r1, r2, r3, r9, sl, lr}
    286c:			; <UNDEFINED> instruction: 0xf04f9301
    2870:	strls	r0, [r0], -r0, lsl #6
    2874:	ldcl	7, cr15, [r4], #-1016	; 0xfffffc08
    2878:	tstlt	r4, r6
    287c:	mulcc	r0, r4, r9
    2880:	ldmdami	sl, {r0, r1, r6, r8, fp, ip, sp, pc}
    2884:	ldmdbmi	sl, {r0, r1, r5, r9, sl, lr}
    2888:	ldrbtmi	r4, [r8], #-1594	; 0xfffff9c6
    288c:	stmdavs	r0, {r0, r3, r4, r5, r6, sl, lr}
    2890:	ldc	7, cr15, [r0], #1016	; 0x3f8
    2894:	andcs	r4, sl, #5242880	; 0x500000
    2898:	strtmi	r4, [r0], -r9, ror #12
    289c:	bl	fe2c089c <__assert_fail@plt+0xfe2bf5f4>
    28a0:	stmiblt	fp, {r0, r1, r3, r5, fp, sp, lr}
    28a4:	adcmi	r9, r3, #0, 22
    28a8:	tstlt	fp, fp, ror #1
    28ac:	mulcc	r0, r3, r9
    28b0:	mvnle	r2, r0, lsl #22
    28b4:	blmi	3150f8 <__assert_fail@plt+0x313e50>
    28b8:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    28bc:	blls	5c92c <__assert_fail@plt+0x5b684>
    28c0:	qaddle	r4, sl, ip
    28c4:	ldcllt	0, cr11, [r0, #12]!
    28c8:	blcs	8950fc <__assert_fail@plt+0x893e54>
    28cc:	ldmdavs	r0, {r1, r3, r4, r5, r6, sl, lr}
    28d0:	stmdbmi	sl, {r0, r1, r2, r4, r6, r7, r8, ip, lr, pc}
    28d4:	ldrtmi	r4, [sl], -r3, lsr #12
    28d8:			; <UNDEFINED> instruction: 0xf7fe4479
    28dc:			; <UNDEFINED> instruction: 0xf7feebd6
    28e0:	svclt	0x0000ebc8
    28e4:	andeq	r2, r1, r8, asr #12
    28e8:	andeq	r0, r0, ip, lsr #2
    28ec:	muleq	r1, sl, r7
    28f0:	andeq	r1, r0, ip, lsl #10
    28f4:	andeq	r2, r1, ip, ror #11
    28f8:	andeq	r2, r1, r8, asr r7
    28fc:	andeq	r1, r0, r0, asr #9
    2900:	blmi	8d5190 <__assert_fail@plt+0x8d3ee8>
    2904:	ldrblt	r4, [r0, #1146]!	; 0x47a
    2908:	ldmpl	r3, {r0, r1, r7, ip, sp, pc}^
    290c:	strmi	r2, [r4], -r0, lsl #12
    2910:	ldmdavs	fp, {r0, r1, r2, r3, r9, sl, lr}
    2914:			; <UNDEFINED> instruction: 0xf04f9301
    2918:	strls	r0, [r0], -r0, lsl #6
    291c:	stc	7, cr15, [r0], #-1016	; 0xfffffc08
    2920:	tstlt	r4, r6
    2924:	mulcc	r0, r4, r9
    2928:	ldmdami	sl, {r0, r1, r6, r8, fp, ip, sp, pc}
    292c:	ldmdbmi	sl, {r0, r1, r5, r9, sl, lr}
    2930:	ldrbtmi	r4, [r8], #-1594	; 0xfffff9c6
    2934:	stmdavs	r0, {r0, r3, r4, r5, r6, sl, lr}
    2938:	mrrc	7, 15, pc, ip, cr14	; <UNPREDICTABLE>
    293c:	andcs	r4, sl, #5242880	; 0x500000
    2940:	strtmi	r4, [r0], -r9, ror #12
    2944:	bl	ffbc0944 <__assert_fail@plt+0xffbbf69c>
    2948:	stmiblt	fp, {r0, r1, r3, r5, fp, sp, lr}
    294c:	adcmi	r9, r3, #0, 22
    2950:	tstlt	fp, fp, ror #1
    2954:	mulcc	r0, r3, r9
    2958:	mvnle	r2, r0, lsl #22
    295c:	blmi	3151a0 <__assert_fail@plt+0x313ef8>
    2960:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    2964:	blls	5c9d4 <__assert_fail@plt+0x5b72c>
    2968:	qaddle	r4, sl, ip
    296c:	ldcllt	0, cr11, [r0, #12]!
    2970:	blcs	8951a4 <__assert_fail@plt+0x893efc>
    2974:	ldmdavs	r0, {r1, r3, r4, r5, r6, sl, lr}
    2978:	stmdbmi	sl, {r0, r1, r2, r4, r6, r7, r8, ip, lr, pc}
    297c:	ldrtmi	r4, [sl], -r3, lsr #12
    2980:			; <UNDEFINED> instruction: 0xf7fe4479
    2984:			; <UNDEFINED> instruction: 0xf7feeb82
    2988:	svclt	0x0000eb74
    298c:	andeq	r2, r1, r0, lsr #11
    2990:	andeq	r0, r0, ip, lsr #2
    2994:	strdeq	r2, [r1], -r2	; <UNPREDICTABLE>
    2998:	andeq	r1, r0, r4, ror #8
    299c:	andeq	r2, r1, r4, asr #10
    29a0:			; <UNDEFINED> instruction: 0x000126b0
    29a4:	andeq	r1, r0, r8, lsl r4
    29a8:	blmi	655210 <__assert_fail@plt+0x653f68>
    29ac:	ldrlt	r4, [r0, #-1146]!	; 0xfffffb86
    29b0:	ldmpl	r3, {r0, r2, r7, ip, sp, pc}^
    29b4:	strbtmi	r4, [r9], -ip, lsl #12
    29b8:	ldmdavs	fp, {r0, r2, r9, sl, lr}
    29bc:			; <UNDEFINED> instruction: 0xf04f9303
    29c0:			; <UNDEFINED> instruction: 0xf7ff0300
    29c4:	orrslt	pc, r0, r7, lsl #27
    29c8:	bl	ff2c09c8 <__assert_fail@plt+0xff2bf720>
    29cc:	ldrbtmi	r4, [sl], #-2577	; 0xfffff5ef
    29d0:	ldmdavs	r0, {r0, r1, fp, sp, lr}
    29d4:	ldmdbmi	r0, {r0, r1, r3, r5, r8, ip, sp, pc}
    29d8:	strtmi	r4, [r2], -fp, lsr #12
    29dc:			; <UNDEFINED> instruction: 0xf7fe4479
    29e0:	stmdbmi	lr, {r2, r4, r6, r8, r9, fp, sp, lr, pc}
    29e4:	strtmi	r4, [r2], -fp, lsr #12
    29e8:			; <UNDEFINED> instruction: 0xf7fe4479
    29ec:	bmi	33da04 <__assert_fail@plt+0x33c75c>
    29f0:	ldrbtmi	r4, [sl], #-2823	; 0xfffff4f9
    29f4:	ldrdeq	lr, [r0, -sp]
    29f8:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    29fc:	subsmi	r9, sl, r3, lsl #22
    2a00:	andlt	sp, r5, r1, lsl #2
    2a04:			; <UNDEFINED> instruction: 0xf7febd30
    2a08:	svclt	0x0000eb34
    2a0c:	strdeq	r2, [r1], -r8
    2a10:	andeq	r0, r0, ip, lsr #2
    2a14:	andeq	r2, r1, r6, asr r6
    2a18:			; <UNDEFINED> instruction: 0x000013bc
    2a1c:			; <UNDEFINED> instruction: 0x000013b0
    2a20:			; <UNDEFINED> instruction: 0x000124b2
    2a24:			; <UNDEFINED> instruction: 0x460cb510
    2a28:			; <UNDEFINED> instruction: 0xf7ff4611
    2a2c:	ldc	14, cr15, [pc, #780]	; 2d40 <__assert_fail@plt+0x1a98>
    2a30:	vmov.f64	d22, #216	; 0xbec00000 -0.375
    2a34:	vcvt.f64.s32	d7, s0
    2a38:	vstr	d21, [r4, #924]	; 0x39c
    2a3c:	vadd.f32	s14, s0, s0
    2a40:	vnmul.f64	d0, d0, d5
    2a44:	vmov.f64	d0, #214	; 0xbeb00000 -0.3437500
    2a48:	vstr	d0, [r4, #768]	; 0x300
    2a4c:	vldrlt	s0, [r0, #-4]
    2a50:	andeq	r0, r0, r0
    2a54:	smlawbmi	lr, r0, r4, r8
    2a58:	rsbsmi	pc, r0, #0, 8
    2a5c:			; <UNDEFINED> instruction: 0xf5b24603
    2a60:			; <UNDEFINED> instruction: 0xf1014f80
    2a64:	push	{r2, sl, fp}
    2a68:	svclt	0x00044ff0
    2a6c:			; <UNDEFINED> instruction: 0xf04f460a
    2a70:			; <UNDEFINED> instruction: 0xf1010a64
    2a74:			; <UNDEFINED> instruction: 0xf1010901
    2a78:			; <UNDEFINED> instruction: 0xf1010802
    2a7c:			; <UNDEFINED> instruction: 0xf1010e03
    2a80:			; <UNDEFINED> instruction: 0xf1010705
    2a84:			; <UNDEFINED> instruction: 0xf1010606
    2a88:			; <UNDEFINED> instruction: 0xf1010507
    2a8c:			; <UNDEFINED> instruction: 0xf1010408
    2a90:	svclt	0x00080009
    2a94:	blge	2c0aa4 <__assert_fail@plt+0x2bf7fc>
    2a98:			; <UNDEFINED> instruction: 0xf5b2d03f
    2a9c:	svclt	0x00024f20
    2aa0:			; <UNDEFINED> instruction: 0xf04f460a
    2aa4:			; <UNDEFINED> instruction: 0xf8020a6c
    2aa8:	eorsle	sl, r6, sl, lsl #22
    2aac:	svcpl	0x0000f5b2
    2ab0:	strmi	fp, [sl], -r2, lsl #30
    2ab4:	beq	18febf8 <__assert_fail@plt+0x18fd950>
    2ab8:	blge	2c0ac8 <__assert_fail@plt+0x2bf820>
    2abc:			; <UNDEFINED> instruction: 0xf5b2d02d
    2ac0:	svclt	0x00024fc0
    2ac4:			; <UNDEFINED> instruction: 0xf04f460a
    2ac8:			; <UNDEFINED> instruction: 0xf8020a62
    2acc:	eorle	sl, r4, sl, lsl #22
    2ad0:	svcmi	0x0040f5b2
    2ad4:	strmi	fp, [sl], -r2, lsl #30
    2ad8:	beq	1cfec1c <__assert_fail@plt+0x1cfd974>
    2adc:	blge	2c0aec <__assert_fail@plt+0x2bf844>
    2ae0:			; <UNDEFINED> instruction: 0xf5b2d01b
    2ae4:	svclt	0x00025f80
    2ae8:			; <UNDEFINED> instruction: 0xf04f460a
    2aec:			; <UNDEFINED> instruction: 0xf8020a70
    2af0:	andsle	sl, r2, sl, lsl #22
    2af4:	svcmi	0x0000f5b2
    2af8:	strmi	fp, [sl], -r2, lsl #30
    2afc:	beq	b7ec40 <__assert_fail@plt+0xb7d998>
    2b00:	blge	2c0b10 <__assert_fail@plt+0x2bf868>
    2b04:	strmi	sp, [r2], -r9
    2b08:	strtmi	r4, [ip], -r0, lsr #12
    2b0c:			; <UNDEFINED> instruction: 0x463e4635
    2b10:	ldrbtmi	r4, [r4], r7, ror #12
    2b14:	strbmi	r4, [r8], r6, asr #13
    2b18:			; <UNDEFINED> instruction: 0xf4134689
    2b1c:			; <UNDEFINED> instruction: 0xf0037f80
    2b20:	svclt	0x00140a40
    2b24:	bleq	1cbec68 <__assert_fail@plt+0x1cbd9c0>
    2b28:	bleq	b7ec6c <__assert_fail@plt+0xb7d9c4>
    2b2c:	svceq	0x0080f013
    2b30:	andlt	pc, r0, r9, lsl #17
    2b34:			; <UNDEFINED> instruction: 0xf04fbf14
    2b38:			; <UNDEFINED> instruction: 0xf04f0977
    2b3c:			; <UNDEFINED> instruction: 0xf413092d
    2b40:			; <UNDEFINED> instruction: 0xf8886f00
    2b44:	eorsle	r9, pc, r0
    2b48:	svceq	0x0000f1ba
    2b4c:			; <UNDEFINED> instruction: 0xf04fbf14
    2b50:			; <UNDEFINED> instruction: 0xf04f0873
    2b54:			; <UNDEFINED> instruction: 0xf0130853
    2b58:			; <UNDEFINED> instruction: 0xf88e0f20
    2b5c:	svclt	0x00148000
    2b60:	cdpeq	0, 7, cr15, cr2, cr15, {2}
    2b64:	cdpeq	0, 2, cr15, cr13, cr15, {2}
    2b68:	svceq	0x0010f013
    2b6c:	and	pc, r0, ip, lsl #17
    2b70:	stceq	0, cr15, [r8], {3}
    2b74:			; <UNDEFINED> instruction: 0xf04fbf14
    2b78:			; <UNDEFINED> instruction: 0xf04f0e77
    2b7c:			; <UNDEFINED> instruction: 0xf4130e2d
    2b80:			; <UNDEFINED> instruction: 0xf8876f80
    2b84:	eorsle	lr, r1, r0
    2b88:	svceq	0x0000f1bc
    2b8c:			; <UNDEFINED> instruction: 0x2773bf14
    2b90:			; <UNDEFINED> instruction: 0xf0132753
    2b94:	eorsvc	r0, r7, r4, lsl #30
    2b98:	uhadd16cs	fp, r2, r4
    2b9c:			; <UNDEFINED> instruction: 0xf013262d
    2ba0:	eorvc	r0, lr, r2, lsl #30
    2ba4:	streq	pc, [r1, #-3]
    2ba8:	uhadd16cs	fp, r7, r4
    2bac:	eorvc	r2, r6, sp, lsr #12
    2bb0:	ldrle	r0, [r1, #-1436]	; 0xfffffa64
    2bb4:	svclt	0x00142d00
    2bb8:	cmpcs	r4, #116, 6	; 0xd0000001
    2bbc:	movwcs	r7, #3
    2bc0:	andsvc	r4, r3, r8, lsl #12
    2bc4:	svchi	0x00f0e8bd
    2bc8:	svceq	0x0000f1ba
    2bcc:			; <UNDEFINED> instruction: 0xf04fbf14
    2bd0:			; <UNDEFINED> instruction: 0xf04f0878
    2bd4:	ldr	r0, [lr, sp, lsr #16]!
    2bd8:	svclt	0x00142d00
    2bdc:			; <UNDEFINED> instruction: 0x232d2378
    2be0:	movwcs	r7, #3
    2be4:	andsvc	r4, r3, r8, lsl #12
    2be8:	svchi	0x00f0e8bd
    2bec:	svceq	0x0000f1bc
    2bf0:			; <UNDEFINED> instruction: 0x2778bf14
    2bf4:	strb	r2, [ip, sp, lsr #14]
    2bf8:	svcmi	0x00f0e92d
    2bfc:			; <UNDEFINED> instruction: 0xf04fb097
    2c00:	stmib	sp, {r0, sl, fp}^
    2c04:	bmi	1f8b82c <__assert_fail@plt+0x1f8a584>
    2c08:	ldrbtmi	r4, [sl], #-2942	; 0xfffff482
    2c0c:			; <UNDEFINED> instruction: 0x078258d3
    2c10:			; <UNDEFINED> instruction: 0xf10dbf54
    2c14:			; <UNDEFINED> instruction: 0xf10d082c
    2c18:	ldmdavs	fp, {r0, r2, r3, r5, r9, sl, fp}
    2c1c:			; <UNDEFINED> instruction: 0xf04f9315
    2c20:	svclt	0x00450300
    2c24:	stmdaeq	ip!, {r0, r2, r3, r8, ip, sp, lr, pc}
    2c28:	strbmi	r2, [r6], r0, lsr #6
    2c2c:	eorcc	pc, ip, sp, lsl #17
    2c30:			; <UNDEFINED> instruction: 0xf1a3230a
    2c34:			; <UNDEFINED> instruction: 0xf1c30120
    2c38:	blx	b034c0 <__assert_fail@plt+0xb02218>
    2c3c:	blx	33f44c <__assert_fail@plt+0x33e1a4>
    2c40:	tstmi	r5, #4194304	; 0x400000	; <UNPREDICTABLE>
    2c44:	andne	lr, r8, #3620864	; 0x374000
    2c48:	vst1.8	{d15-d16}, [r3], ip
    2c4c:	svclt	0x000842aa
    2c50:			; <UNDEFINED> instruction: 0xf0c042a1
    2c54:	movwcc	r8, #41099	; 0xa08b
    2c58:	mvnle	r2, r6, asr #22
    2c5c:			; <UNDEFINED> instruction: 0xf64c223c
    2c60:			; <UNDEFINED> instruction: 0xf6cc45cd
    2c64:			; <UNDEFINED> instruction: 0xf04f45cc
    2c68:			; <UNDEFINED> instruction: 0xf1a231ff
    2c6c:	blx	fe9450f6 <__assert_fail@plt+0xfe943e4e>
    2c70:	blx	5c080 <__assert_fail@plt+0x5add8>
    2c74:	blx	81c84 <__assert_fail@plt+0x809dc>
    2c78:	vmlals.f16	s30, s18, s18	; <UNPREDICTABLE>
    2c7c:			; <UNDEFINED> instruction: 0x0c09ea4c
    2c80:			; <UNDEFINED> instruction: 0xf1c24c61
    2c84:	svcls	0x00090920
    2c88:			; <UNDEFINED> instruction: 0xf909fa21
    2c8c:	b	1313e84 <__assert_fail@plt+0x1312bdc>
    2c90:	stmiaeq	sp!, {r0, r3, sl, fp}^
    2c94:	stmdbeq	r0!, {r1, r6, r7, r8, ip, sp, lr, pc}
    2c98:	blx	192ee4 <__assert_fail@plt+0x191c3c>
    2c9c:	vmlals.f16	s30, s16, s18	; <UNPREDICTABLE>
    2ca0:	andge	pc, r4, r5, lsl r9	; <UNPREDICTABLE>
    2ca4:	streq	lr, [ip, #-2599]	; 0xfffff5d9
    2ca8:	streq	lr, [r1], #-2598	; 0xfffff5da
    2cac:			; <UNDEFINED> instruction: 0xf1ba40d6
    2cb0:	svclt	0x000c0f42
    2cb4:			; <UNDEFINED> instruction: 0xf0002100
    2cb8:	bcc	8030c4 <__assert_fail@plt+0x801e1c>
    2cbc:	streq	lr, [r9], -r6, asr #20
    2cc0:	vpmax.s8	d15, d2, d23
    2cc4:	andge	pc, r0, lr, lsl #17
    2cc8:	stmdbcs	r0, {r1, r2, r4, r8, r9, lr}
    2ccc:	addhi	pc, r4, r0
    2cd0:	tsteq	r3, lr, lsl #2	; <UNPREDICTABLE>
    2cd4:			; <UNDEFINED> instruction: 0xf88e2269
    2cd8:	subcs	r2, r2, #1
    2cdc:	andcs	pc, r2, lr, lsl #17
    2ce0:	andvc	r2, sl, r0, lsl #4
    2ce4:	andeq	lr, r5, #84, 20	; 0x54000
    2ce8:			; <UNDEFINED> instruction: 0xf1a3d04a
    2cec:			; <UNDEFINED> instruction: 0xf1c30114
    2cf0:	blx	9049c8 <__assert_fail@plt+0x903720>
    2cf4:	blx	17f500 <__assert_fail@plt+0x17e258>
    2cf8:	blcc	d4091c <__assert_fail@plt+0xd3f674>
    2cfc:	blx	9539ec <__assert_fail@plt+0x952744>
    2d00:	blx	97f914 <__assert_fail@plt+0x97e66c>
    2d04:	tstmi	sl, #1073741824	; 0x40000000	; <UNPREDICTABLE>
    2d08:	ldrble	r0, [r3, #-1859]	; 0xfffff8bd
    2d0c:			; <UNDEFINED> instruction: 0xf04f1d50
    2d10:			; <UNDEFINED> instruction: 0xf1410300
    2d14:	andcs	r0, sl, #0, 2
    2d18:	stc2	0, cr15, [sl, #-0]
    2d1c:	movwcs	r2, #522	; 0x20a
    2d20:	strmi	r4, [fp], r2, lsl #13
    2d24:	stc2	0, cr15, [r4, #-0]
    2d28:	subsle	r4, r8, r3, lsl r3
    2d2c:	movweq	lr, #47706	; 0xba5a
    2d30:			; <UNDEFINED> instruction: 0xf7fed026
    2d34:	stmdacs	r0, {r3, r4, r5, r6, r9, fp, sp, lr, pc}
    2d38:	stmdavs	r2, {r0, r2, r3, r4, r6, ip, lr, pc}
    2d3c:	subsle	r2, r7, r0, lsl #20
    2d40:	mulcc	r0, r2, r9
    2d44:	bmi	c71178 <__assert_fail@plt+0xc6fed0>
    2d48:	cfstrsge	mvf4, [sp], {122}	; 0x7a
    2d4c:			; <UNDEFINED> instruction: 0x23204d30
    2d50:	ldrbtmi	r9, [sp], #-514	; 0xfffffdfe
    2d54:	ldrmi	r4, [r9], -r0, lsr #12
    2d58:			; <UNDEFINED> instruction: 0xf8cd2201
    2d5c:	stmib	sp, {r3, r4, pc}^
    2d60:	strls	sl, [r1], -r4, lsl #22
    2d64:			; <UNDEFINED> instruction: 0xf7fe9500
    2d68:	ands	lr, r5, lr, lsl #21
    2d6c:	andeq	pc, sl, #-1073741780	; 0xc000002c
    2d70:	svcge	0x0075f47f
    2d74:	movtcs	r9, #11784	; 0x2e08
    2d78:	andcs	pc, r1, lr, lsl #17
    2d7c:	andcc	pc, r0, lr, lsl #17
    2d80:			; <UNDEFINED> instruction: 0xac0d4a24
    2d84:	stmib	sp, {r5, r8, r9, sp}^
    2d88:	ldrbtmi	r6, [sl], #-2049	; 0xfffff7ff
    2d8c:	andls	r4, r0, #32, 12	; 0x2000000
    2d90:	andcs	r4, r1, #26214400	; 0x1900000
    2d94:	b	1dc0d94 <__assert_fail@plt+0x1dbfaec>
    2d98:			; <UNDEFINED> instruction: 0xf7fe4620
    2d9c:	bmi	7bd334 <__assert_fail@plt+0x7bc08c>
    2da0:	ldrbtmi	r4, [sl], #-2840	; 0xfffff4e8
    2da4:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    2da8:	subsmi	r9, sl, r5, lsl fp
    2dac:	andslt	sp, r7, r6, lsr #2
    2db0:	svchi	0x00f0e8bd
    2db4:	eorseq	pc, r2, r2, lsl r1	; <UNPREDICTABLE>
    2db8:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    2dbc:	tsteq	r0, r1, asr #2	; <UNPREDICTABLE>
    2dc0:			; <UNDEFINED> instruction: 0xf0002264
    2dc4:	stmdbcs	r0, {r0, r2, r4, r5, r7, sl, fp, ip, sp, lr, pc}
    2dc8:	svclt	0x00084682
    2dcc:	strmi	r2, [fp], sl, lsl #16
    2dd0:	strcc	fp, [r1], -r8, lsl #30
    2dd4:	ldrb	sp, [r3, sl, lsr #3]
    2dd8:	tsteq	r1, lr, lsl #2	; <UNPREDICTABLE>
    2ddc:	ldrbmi	lr, [r0], -r0, lsl #15
    2de0:	andcs	r4, sl, #93323264	; 0x5900000
    2de4:			; <UNDEFINED> instruction: 0xf0002300
    2de8:	strmi	pc, [r2], r3, lsr #25
    2dec:	ldr	r4, [sp, fp, lsl #13]
    2df0:	ldrbtmi	r4, [sl], #-2570	; 0xfffff5f6
    2df4:	bmi	2bcca0 <__assert_fail@plt+0x2bb9f8>
    2df8:			; <UNDEFINED> instruction: 0xe7a6447a
    2dfc:	ldmdb	r8!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2e00:	muleq	r1, sl, r2
    2e04:	andeq	r0, r0, ip, lsr #2
    2e08:	andeq	r1, r0, r4, lsr r1
    2e0c:	andeq	r1, r0, r4, ror r0
    2e10:	andeq	r1, r0, r6, ror r0
    2e14:	andeq	r1, r0, sl, asr #32
    2e18:	andeq	r2, r1, r2, lsl #2
    2e1c:	andeq	r0, r0, sl, asr #31
    2e20:	andeq	r0, r0, r4, asr #31
    2e24:	suble	r2, r5, r0, lsl #16
    2e28:	mvnsmi	lr, #737280	; 0xb4000
    2e2c:			; <UNDEFINED> instruction: 0xf9904698
    2e30:	orrlt	r3, r3, #0
    2e34:	vst3.32			; <UNDEFINED> instruction: 0xf482fab2
    2e38:	ldrmi	r4, [r7], -r9, lsl #13
    2e3c:	stmdbcs	r0, {r2, r5, r6, r8, fp}
    2e40:	strcs	fp, [r1], #-3848	; 0xfffff0f8
    2e44:	svceq	0x0000f1b8
    2e48:	strcs	fp, [r1], #-3848	; 0xfffff0f8
    2e4c:			; <UNDEFINED> instruction: 0x4605bb1c
    2e50:	strtmi	r2, [lr], -ip, lsr #22
    2e54:	svccs	0x0001f915
    2e58:	bllt	b6ec0 <__assert_fail@plt+0xb5c18>
    2e5c:	adcsmi	r4, r0, #48234496	; 0x2e00000
    2e60:	bne	c776cc <__assert_fail@plt+0xc76424>
    2e64:	mcrrne	7, 12, r4, r3, cr0
    2e68:			; <UNDEFINED> instruction: 0xf849d015
    2e6c:	strcc	r0, [r1], #-36	; 0xffffffdc
    2e70:	mulcc	r0, r6, r9
    2e74:			; <UNDEFINED> instruction: 0xf995b1bb
    2e78:			; <UNDEFINED> instruction: 0xb1a33000
    2e7c:	ldmdble	r5, {r0, r1, r2, r5, r7, r9, lr}
    2e80:	strtmi	r2, [r8], -ip, lsr #22
    2e84:			; <UNDEFINED> instruction: 0xf915462e
    2e88:	mvnle	r2, r1, lsl #30
    2e8c:	svclt	0x00082a00
    2e90:	adcsmi	r4, r0, #48234496	; 0x2e00000
    2e94:			; <UNDEFINED> instruction: 0xf04fd3e5
    2e98:	pop	{r0, r1, r2, r3, r4, r5, r6, r7, ip, sp}
    2e9c:	adcmi	r8, r7, #248, 6	; 0xe0000003
    2ea0:	ldrmi	sp, [r3], -r4, lsl #18
    2ea4:			; <UNDEFINED> instruction: 0x4620e7d4
    2ea8:	mvnshi	lr, #12386304	; 0xbd0000
    2eac:	andeq	pc, r1, pc, rrx
    2eb0:	mvnshi	lr, #12386304	; 0xbd0000
    2eb4:	rscscc	pc, pc, pc, asr #32
    2eb8:	svclt	0x00004770
    2ebc:	ldrblt	fp, [r0, #-768]!	; 0xfffffd00
    2ec0:			; <UNDEFINED> instruction: 0xf990461c
    2ec4:	blx	fed56ecc <__assert_fail@plt+0xfed55c24>
    2ec8:	ldmdbeq	fp, {r0, r2, r7, r8, r9, ip, sp, lr, pc}^
    2ecc:	svclt	0x00082c00
    2ed0:	ldmiblt	r3, {r0, r8, r9, sp}
    2ed4:	addsmi	r6, r6, #2490368	; 0x260000
    2ed8:	stccs	8, cr13, [fp, #-60]!	; 0xffffffc4
    2edc:	eorvs	fp, r3, r1, lsl pc
    2ee0:	bl	4eeec <__assert_fail@plt+0x4dc44>
    2ee4:	blne	fe483504 <__assert_fail@plt+0xfe48225c>
    2ee8:			; <UNDEFINED> instruction: 0xf7ff9b04
    2eec:	stmdacs	r0, {r0, r1, r3, r4, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    2ef0:	stmdavs	r3!, {r1, r8, sl, fp, ip, lr, pc}
    2ef4:	eorvs	r4, r3, r3, lsl #8
    2ef8:			; <UNDEFINED> instruction: 0xf04fbd70
    2efc:	ldcllt	0, cr3, [r0, #-1020]!	; 0xfffffc04
    2f00:	rscscc	pc, pc, pc, asr #32
    2f04:	svclt	0x00004770
    2f08:	mvnsmi	lr, #737280	; 0xb4000
    2f0c:			; <UNDEFINED> instruction: 0xf381fab1
    2f10:	bcs	5484 <__assert_fail@plt+0x41dc>
    2f14:	movwcs	fp, #7944	; 0x1f08
    2f18:	svclt	0x00082800
    2f1c:	blcs	bb28 <__assert_fail@plt+0xa880>
    2f20:			; <UNDEFINED> instruction: 0xf990d13d
    2f24:	strmi	r3, [r0], r0
    2f28:	pkhbtmi	r4, r9, r6, lsl #12
    2f2c:	strcs	r4, [r1, -r4, lsl #12]
    2f30:			; <UNDEFINED> instruction: 0x4625b31b
    2f34:			; <UNDEFINED> instruction: 0xf1042b2c
    2f38:	strbmi	r0, [r0], -r1, lsl #8
    2f3c:	mulcs	r0, r4, r9
    2f40:	eorle	r4, r1, r0, lsr #13
    2f44:	strtmi	fp, [r5], -r2, ror #19
    2f48:	bl	fe9539f0 <__assert_fail@plt+0xfe952748>
    2f4c:	eorle	r0, r2, #0, 2
    2f50:	stmdacs	r0, {r4, r5, r7, r8, r9, sl, lr}
    2f54:	movweq	pc, #28672	; 0x7000	; <UNPREDICTABLE>
    2f58:	rsceq	lr, r0, #323584	; 0x4f000
    2f5c:	vpmax.u8	d15, d3, d7
    2f60:			; <UNDEFINED> instruction: 0xf819db0c
    2f64:	movwmi	r1, #45058	; 0xb002
    2f68:	andcc	pc, r2, r9, lsl #16
    2f6c:	mulcc	r0, r5, r9
    2f70:			; <UNDEFINED> instruction: 0xf994b11b
    2f74:	blcs	ef7c <__assert_fail@plt+0xdcd4>
    2f78:	ldrdcs	sp, [r0], -fp
    2f7c:	mvnshi	lr, #12386304	; 0xbd0000
    2f80:	ldrmi	r1, [r3], -ip, ror #24
    2f84:	ldrb	r4, [r4, r0, lsl #13]
    2f88:	svclt	0x00082a00
    2f8c:	adcmi	r4, r8, #38797312	; 0x2500000
    2f90:	smlatbeq	r0, r5, fp, lr
    2f94:			; <UNDEFINED> instruction: 0xf04fd3dc
    2f98:	pop	{r0, r1, r2, r3, r4, r5, r6, r7, ip, sp}
    2f9c:			; <UNDEFINED> instruction: 0xf06f83f8
    2fa0:			; <UNDEFINED> instruction: 0xe7eb0015
    2fa4:			; <UNDEFINED> instruction: 0xf381fab1
    2fa8:	bcs	551c <__assert_fail@plt+0x4274>
    2fac:	movwcs	fp, #7944	; 0x1f08
    2fb0:	svclt	0x00082800
    2fb4:	bllt	ff0cbbc0 <__assert_fail@plt+0xff0ca918>
    2fb8:	mvnsmi	lr, sp, lsr #18
    2fbc:			; <UNDEFINED> instruction: 0xf9904606
    2fc0:	ldrmi	r3, [r7], -r0
    2fc4:	strmi	r4, [r4], -r8, lsl #13
    2fc8:	strtmi	fp, [r5], -fp, ror #3
    2fcc:			; <UNDEFINED> instruction: 0xf1042b2c
    2fd0:	ldrtmi	r0, [r0], -r1, lsl #8
    2fd4:	mulcs	r0, r4, r9
    2fd8:	andsle	r4, fp, r6, lsr #12
    2fdc:			; <UNDEFINED> instruction: 0x4625b9b2
    2fe0:	bl	fe953a88 <__assert_fail@plt+0xfe9527e0>
    2fe4:	andsle	r0, ip, #0, 2
    2fe8:	stmdacs	r0, {r3, r4, r5, r7, r8, r9, sl, lr}
    2fec:			; <UNDEFINED> instruction: 0xf8d8db0c
    2ff0:	tstmi	r8, #0
    2ff4:	andeq	pc, r0, r8, asr #17
    2ff8:	mulcc	r0, r5, r9
    2ffc:			; <UNDEFINED> instruction: 0xf994b11b
    3000:	blcs	f008 <__assert_fail@plt+0xdd60>
    3004:	andcs	sp, r0, r1, ror #3
    3008:	ldrhhi	lr, [r0, #141]!	; 0x8d
    300c:	ldrmi	r1, [r3], -ip, ror #24
    3010:	ldrb	r4, [sl, r6, lsl #12]
    3014:	svclt	0x00082a00
    3018:	adcmi	r4, r8, #38797312	; 0x2500000
    301c:	smlatbeq	r0, r5, fp, lr
    3020:			; <UNDEFINED> instruction: 0xf04fd3e2
    3024:	pop	{r0, r1, r2, r3, r4, r5, r6, r7, ip, sp}
    3028:			; <UNDEFINED> instruction: 0xf06f81f0
    302c:			; <UNDEFINED> instruction: 0x47700015
    3030:	mvnsmi	lr, #737280	; 0xb4000
    3034:	bmi	f54890 <__assert_fail@plt+0xf535e8>
    3038:	blmi	f548b8 <__assert_fail@plt+0xf53610>
    303c:	ldrbtmi	fp, [sl], #-133	; 0xffffff7b
    3040:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    3044:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    3048:			; <UNDEFINED> instruction: 0xf04f9303
    304c:			; <UNDEFINED> instruction: 0xf8cd0300
    3050:	tstlt	r8, #8
    3054:	strmi	r6, [r4], -lr
    3058:	strmi	r6, [r8], lr, lsr #32
    305c:	stm	r0, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3060:	andls	pc, r0, r0, asr #17
    3064:			; <UNDEFINED> instruction: 0xf9944607
    3068:	blcs	e8f070 <__assert_fail@plt+0xe8ddc8>
    306c:	stmdbge	r2, {r1, r5, ip, lr, pc}
    3070:	strtmi	r2, [r0], -sl, lsl #4
    3074:			; <UNDEFINED> instruction: 0xf7fd9101
    3078:			; <UNDEFINED> instruction: 0xf8c8ef9e
    307c:	eorvs	r0, r8, r0
    3080:	bllt	1a1d168 <__assert_fail@plt+0x1a1bec0>
    3084:	blcs	29c94 <__assert_fail@plt+0x289ec>
    3088:	adcmi	fp, r3, #24, 30	; 0x60
    308c:			; <UNDEFINED> instruction: 0xf993d028
    3090:	stmdbls	r1, {sp}
    3094:	eorle	r2, r6, sl, lsr sl
    3098:	eorle	r2, r9, sp, lsr #20
    309c:	bmi	94b0a4 <__assert_fail@plt+0x949dfc>
    30a0:	ldrbtmi	r4, [sl], #-2851	; 0xfffff4dd
    30a4:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    30a8:	subsmi	r9, sl, r3, lsl #22
    30ac:	andlt	sp, r5, fp, lsr r1
    30b0:	mvnshi	lr, #12386304	; 0xbd0000
    30b4:	stmdbge	r2, {r0, sl, ip, sp}
    30b8:	strtmi	r2, [r0], -sl, lsl #4
    30bc:	svc	0x007af7fd
    30c0:	ldmdavs	fp!, {r3, r5, sp, lr}
    30c4:	stmdals	r2, {r0, r1, r5, r6, r8, fp, ip, sp, pc}
    30c8:			; <UNDEFINED> instruction: 0xf990b150
    30cc:	blne	f0d4 <__assert_fail@plt+0xde2c>
    30d0:			; <UNDEFINED> instruction: 0xf080fab0
    30d4:	blcs	55dc <__assert_fail@plt+0x4334>
    30d8:	andcs	fp, r1, r8, lsl pc
    30dc:	sbcsle	r2, sp, r0, lsl #16
    30e0:	rscscc	pc, pc, pc, asr #32
    30e4:			; <UNDEFINED> instruction: 0xf993e7db
    30e8:	stmdblt	sl, {r0, sp}
    30ec:	ldrb	r6, [r6, lr, lsr #32]
    30f0:	andcs	r1, sl, #92, 24	; 0x5c00
    30f4:	eorsvs	r2, fp, r0, lsl #6
    30f8:	movwls	r4, #9760	; 0x2620
    30fc:	svc	0x005af7fd
    3100:	ldmdavs	fp!, {r3, r5, sp, lr}
    3104:	mvnle	r2, r0, lsl #22
    3108:	blcs	29d18 <__assert_fail@plt+0x28a70>
    310c:			; <UNDEFINED> instruction: 0xf993d0e8
    3110:	blne	6cb118 <__assert_fail@plt+0x6c9e70>
    3114:			; <UNDEFINED> instruction: 0xf383fab3
    3118:	bcs	568c <__assert_fail@plt+0x43e4>
    311c:	movwcs	fp, #7960	; 0x1f18
    3120:	adcsle	r2, fp, r0, lsl #22
    3124:			; <UNDEFINED> instruction: 0xf7fde7dc
    3128:	svclt	0x0000efa4
    312c:	andeq	r1, r1, r6, ror #28
    3130:	andeq	r0, r0, ip, lsr #2
    3134:	andeq	r1, r1, r2, lsl #28
    3138:	mvnsmi	lr, #737280	; 0xb4000
    313c:	stcmi	14, cr1, [sl], #-12
    3140:	bmi	aaf35c <__assert_fail@plt+0xaae0b4>
    3144:	movwcs	fp, #7960	; 0x1f18
    3148:	stmdbcs	r0, {r2, r3, r4, r5, r6, sl, lr}
    314c:	movwcs	fp, #3848	; 0xf08
    3150:	ldmdavs	r2, {r1, r5, r7, fp, ip, lr}
    3154:			; <UNDEFINED> instruction: 0xf04f9203
    3158:	blcs	3960 <__assert_fail@plt+0x26b8>
    315c:	svcge	0x0001d03f
    3160:	strmi	sl, [sp], -r2, lsl #28
    3164:	blx	fed7b1b8 <__assert_fail@plt+0xfed79f10>
    3168:	ldmdbeq	fp, {r0, r2, r7, r8, r9, ip, sp, lr, pc}^
    316c:	svclt	0x00082c00
    3170:	strbmi	r2, [r1, #769]	; 0x301
    3174:			; <UNDEFINED> instruction: 0xf043bf18
    3178:	bllt	8c3d84 <__assert_fail@plt+0x8c2adc>
    317c:	strtmi	r4, [r9], -sl, asr #12
    3180:			; <UNDEFINED> instruction: 0xf7fe4620
    3184:	ldmiblt	r0!, {r1, r2, r3, r5, r6, fp, sp, lr, pc}^
    3188:	andeq	lr, r9, r4, lsl #22
    318c:	ldrtmi	r4, [r9], -r5, asr #8
    3190:	mrc2	7, 2, pc, cr14, cr14, {7}
    3194:			; <UNDEFINED> instruction: 0x46044631
    3198:			; <UNDEFINED> instruction: 0xf7fe4628
    319c:	ldmib	sp, {r0, r3, r4, r6, r9, sl, fp, ip, sp, lr, pc}^
    31a0:	bl	6691ac <__assert_fail@plt+0x667f04>
    31a4:	strmi	r0, [r5], -r8, lsl #6
    31a8:	blcs	771dc <__assert_fail@plt+0x75f34>
    31ac:			; <UNDEFINED> instruction: 0xb11cd1db
    31b0:	mulcc	r0, r4, r9
    31b4:	andle	r2, r4, pc, lsr #22
    31b8:			; <UNDEFINED> instruction: 0xf995b12d
    31bc:	blcs	bcf1c4 <__assert_fail@plt+0xbcdf1c>
    31c0:	ldrdcs	sp, [r1], -r1
    31c4:	andcs	lr, r0, r0
    31c8:	blmi	2159f4 <__assert_fail@plt+0x21474c>
    31cc:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    31d0:	blls	dd240 <__assert_fail@plt+0xdbf98>
    31d4:	qaddle	r4, sl, r4
    31d8:	pop	{r0, r2, ip, sp, pc}
    31dc:			; <UNDEFINED> instruction: 0x461883f0
    31e0:			; <UNDEFINED> instruction: 0xf7fde7f2
    31e4:	svclt	0x0000ef46
    31e8:	andeq	r1, r1, ip, asr sp
    31ec:	andeq	r0, r0, ip, lsr #2
    31f0:	ldrdeq	r1, [r1], -r8
    31f4:	mvnsmi	lr, #737280	; 0xb4000
    31f8:	movweq	lr, #6736	; 0x1a50
    31fc:	strmi	sp, [ip], -r5, lsr #32
    3200:			; <UNDEFINED> instruction: 0x46054616
    3204:	cmnlt	r1, #56, 6	; 0xe0000000
    3208:	svc	0x0092f7fd
    320c:	addsmi	r4, lr, #201326595	; 0xc000003
    3210:	svclt	0x00884607
    3214:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    3218:	bl	1b9270 <__assert_fail@plt+0x1b7fc8>
    321c:			; <UNDEFINED> instruction: 0xf1090900
    3220:			; <UNDEFINED> instruction: 0xf7fd0001
    3224:	pkhtbmi	lr, r0, r0, asr #30
    3228:	strtmi	fp, [r9], -r0, ror #2
    322c:			; <UNDEFINED> instruction: 0xf7fd463a
    3230:	bl	23ee38 <__assert_fail@plt+0x23db90>
    3234:	ldrtmi	r0, [r2], -r7
    3238:			; <UNDEFINED> instruction: 0xf7fd4621
    323c:	movwcs	lr, #3834	; 0xefa
    3240:	andcc	pc, r9, r8, lsl #16
    3244:	pop	{r6, r9, sl, lr}
    3248:	stmdami	r8, {r3, r4, r5, r6, r7, r8, r9, pc}
    324c:	mvnsmi	lr, #12386304	; 0xbd0000
    3250:			; <UNDEFINED> instruction: 0xf7fd4478
    3254:	strtmi	fp, [r0], -r5, lsl #30
    3258:	pop	{r0, r4, r9, sl, lr}
    325c:			; <UNDEFINED> instruction: 0xf7fd43f8
    3260:	pop	{r0, r3, r4, r6, r7, r9, sl, fp, ip, sp, pc}
    3264:			; <UNDEFINED> instruction: 0xf7fd43f8
    3268:	svclt	0x0000befb
    326c:	andeq	r0, r0, ip, ror r7
    3270:			; <UNDEFINED> instruction: 0x460ab538
    3274:	strmi	r4, [ip], -r5, lsl #12
    3278:			; <UNDEFINED> instruction: 0x4608b119
    327c:	svc	0x0058f7fd
    3280:	strtmi	r4, [r1], -r2, lsl #12
    3284:	pop	{r3, r5, r9, sl, lr}
    3288:			; <UNDEFINED> instruction: 0xf7ff4038
    328c:	svclt	0x0000bfb3
    3290:	tstcs	r1, lr, lsl #8
    3294:	addlt	fp, r5, r0, lsl r5
    3298:	ldrd	pc, [r0], #-143	; 0xffffff71	; <UNPREDICTABLE>
    329c:			; <UNDEFINED> instruction: 0xf8dfab07
    32a0:	strmi	ip, [r4], -r0, rrx
    32a4:			; <UNDEFINED> instruction: 0xf85344fe
    32a8:	stmdage	r2, {r2, r8, r9, fp, sp}
    32ac:	andgt	pc, ip, lr, asr r8	; <UNPREDICTABLE>
    32b0:	ldrdgt	pc, [r0], -ip
    32b4:	andgt	pc, ip, sp, asr #17
    32b8:	stceq	0, cr15, [r0], {79}	; 0x4f
    32bc:			; <UNDEFINED> instruction: 0xf7fd9301
    32c0:	cdpne	15, 0, cr14, cr2, cr4, {3}
    32c4:	strcs	fp, [r0], #-4024	; 0xfffff048
    32c8:	strtmi	sp, [r0], -r7, lsl #22
    32cc:			; <UNDEFINED> instruction: 0xf7ff9902
    32d0:			; <UNDEFINED> instruction: 0x4604ff91
    32d4:			; <UNDEFINED> instruction: 0xf7fd9802
    32d8:	bmi	2bed10 <__assert_fail@plt+0x2bda68>
    32dc:	ldrbtmi	r4, [sl], #-2824	; 0xfffff4f8
    32e0:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    32e4:	subsmi	r9, sl, r3, lsl #22
    32e8:	strtmi	sp, [r0], -r5, lsl #2
    32ec:	pop	{r0, r2, ip, sp, pc}
    32f0:	andlt	r4, r3, r0, lsl r0
    32f4:			; <UNDEFINED> instruction: 0xf7fd4770
    32f8:	svclt	0x0000eebc
    32fc:	andeq	r1, r1, r0, lsl #24
    3300:	andeq	r0, r0, ip, lsr #2
    3304:	andeq	r1, r1, r6, asr #23
    3308:	mvnsmi	lr, #737280	; 0xb4000
    330c:	stmdavs	r6, {r0, r1, r2, r4, r9, sl, lr}
    3310:	bmi	d54d7c <__assert_fail@plt+0xd53ad4>
    3314:	blmi	d6f528 <__assert_fail@plt+0xd6e280>
    3318:			; <UNDEFINED> instruction: 0xf996447a
    331c:	ldmpl	r3, {lr}^
    3320:	movwls	r6, #6171	; 0x181b
    3324:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    3328:	eorsle	r2, r4, r0, lsl #24
    332c:	strmi	r4, [r8], r5, lsl #12
    3330:			; <UNDEFINED> instruction: 0x46394630
    3334:	svc	0x00b2f7fd
    3338:			; <UNDEFINED> instruction: 0x56361834
    333c:	suble	r2, ip, r0, lsl #28
    3340:	svceq	0x0000f1b9
    3344:	stmdami	sl!, {r0, r1, r4, r5, ip, lr, pc}
    3348:	ldrbtmi	r4, [r8], #-1585	; 0xfffff9cf
    334c:	mrc	7, 7, APSR_nzcv, cr6, cr13, {7}
    3350:	eorsle	r2, r5, r0, lsl #16
    3354:	stmdbeq	r1, {r2, r8, ip, sp, lr, pc}
    3358:	movwcs	r4, #1641	; 0x669
    335c:	andvs	pc, r0, sp, lsl #17
    3360:			; <UNDEFINED> instruction: 0xf88d4648
    3364:			; <UNDEFINED> instruction: 0xf7fe3001
    3368:	stmdane	r3!, {r0, r1, r2, r3, r4, r7, r8, sl, fp, ip, sp, lr, pc}
    336c:	andeq	pc, r0, r8, asr #17
    3370:	mulcc	r1, r3, r9
    3374:	svclt	0x00181af6
    3378:	blcs	cb84 <__assert_fail@plt+0xb8dc>
    337c:	strcs	fp, [r1], -r8, lsl #30
    3380:	andcc	fp, r2, lr, asr fp
    3384:	strtpl	r1, [r1], -r6, lsr #16
    3388:			; <UNDEFINED> instruction: 0x4638b119
    338c:	mrc	7, 6, APSR_nzcv, cr6, cr13, {7}
    3390:			; <UNDEFINED> instruction: 0x464cb318
    3394:	bmi	5db454 <__assert_fail@plt+0x5da1ac>
    3398:	ldrbtmi	r4, [sl], #-2836	; 0xfffff4ec
    339c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    33a0:	subsmi	r9, sl, r1, lsl #22
    33a4:			; <UNDEFINED> instruction: 0x4620d11e
    33a8:	pop	{r0, r1, ip, sp, pc}
    33ac:			; <UNDEFINED> instruction: 0x463983f0
    33b0:			; <UNDEFINED> instruction: 0xf7fd4620
    33b4:			; <UNDEFINED> instruction: 0xf8c8ee06
    33b8:	strtmi	r0, [r0], #-0
    33bc:	strb	r6, [sl, r8, lsr #32]!
    33c0:			; <UNDEFINED> instruction: 0x46204639
    33c4:	ldc2l	7, cr15, [r0, #-1016]!	; 0xfffffc08
    33c8:	andeq	pc, r0, r8, asr #17
    33cc:	strtpl	r1, [r1], -r6, lsr #16
    33d0:			; <UNDEFINED> instruction: 0x4638b131
    33d4:	mrc	7, 5, APSR_nzcv, cr2, cr13, {7}
    33d8:	eorvs	fp, ip, r0, lsl r9
    33dc:	ldrb	r2, [sl, r0, lsl #8]
    33e0:	ldrb	r6, [r8, lr, lsr #32]
    33e4:	mcr	7, 2, pc, cr4, cr13, {7}	; <UNPREDICTABLE>
    33e8:	andeq	r1, r1, ip, lsl #23
    33ec:	andeq	r0, r0, ip, lsr #2
    33f0:	muleq	r0, r2, sl
    33f4:	andeq	r1, r1, sl, lsl #22
    33f8:			; <UNDEFINED> instruction: 0x4604b510
    33fc:	stmdacs	sl, {r0, sp, lr, pc}
    3400:	strtmi	sp, [r0], -r6
    3404:	mcr	7, 6, pc, cr6, cr13, {7}	; <UNPREDICTABLE>
    3408:	mvnsle	r1, r3, asr #24
    340c:	ldclt	0, cr2, [r0, #-4]
    3410:	ldclt	0, cr2, [r0, #-0]
    3414:	andeq	r0, r0, r0
    3418:	svclt	0x00081e4a
    341c:			; <UNDEFINED> instruction: 0xf0c04770
    3420:	addmi	r8, r8, #36, 2
    3424:	tsthi	r6, r0, asr #4	; <UNPREDICTABLE>
    3428:			; <UNDEFINED> instruction: 0xf0004211
    342c:	blx	fec23890 <__assert_fail@plt+0xfec225e8>
    3430:	blx	fec80238 <__assert_fail@plt+0xfec7ef90>
    3434:	bl	fe8bfe40 <__assert_fail@plt+0xfe8beb98>
    3438:			; <UNDEFINED> instruction: 0xf1c30303
    343c:	andge	r0, r4, #2080374784	; 0x7c000000
    3440:	movwne	lr, #15106	; 0x3b02
    3444:	andeq	pc, r0, #79	; 0x4f
    3448:	svclt	0x0000469f
    344c:	andhi	pc, r0, pc, lsr #7
    3450:	svcvc	0x00c1ebb0
    3454:	bl	10b305c <__assert_fail@plt+0x10b1db4>
    3458:	svclt	0x00280202
    345c:	sbcvc	lr, r1, r0, lsr #23
    3460:	svcvc	0x0081ebb0
    3464:	bl	10b306c <__assert_fail@plt+0x10b1dc4>
    3468:	svclt	0x00280202
    346c:	addvc	lr, r1, r0, lsr #23
    3470:	svcvc	0x0041ebb0
    3474:	bl	10b307c <__assert_fail@plt+0x10b1dd4>
    3478:	svclt	0x00280202
    347c:	subvc	lr, r1, r0, lsr #23
    3480:	svcvc	0x0001ebb0
    3484:	bl	10b308c <__assert_fail@plt+0x10b1de4>
    3488:	svclt	0x00280202
    348c:	andvc	lr, r1, r0, lsr #23
    3490:	svcvs	0x00c1ebb0
    3494:	bl	10b309c <__assert_fail@plt+0x10b1df4>
    3498:	svclt	0x00280202
    349c:	sbcvs	lr, r1, r0, lsr #23
    34a0:	svcvs	0x0081ebb0
    34a4:	bl	10b30ac <__assert_fail@plt+0x10b1e04>
    34a8:	svclt	0x00280202
    34ac:	addvs	lr, r1, r0, lsr #23
    34b0:	svcvs	0x0041ebb0
    34b4:	bl	10b30bc <__assert_fail@plt+0x10b1e14>
    34b8:	svclt	0x00280202
    34bc:	subvs	lr, r1, r0, lsr #23
    34c0:	svcvs	0x0001ebb0
    34c4:	bl	10b30cc <__assert_fail@plt+0x10b1e24>
    34c8:	svclt	0x00280202
    34cc:	andvs	lr, r1, r0, lsr #23
    34d0:	svcpl	0x00c1ebb0
    34d4:	bl	10b30dc <__assert_fail@plt+0x10b1e34>
    34d8:	svclt	0x00280202
    34dc:	sbcpl	lr, r1, r0, lsr #23
    34e0:	svcpl	0x0081ebb0
    34e4:	bl	10b30ec <__assert_fail@plt+0x10b1e44>
    34e8:	svclt	0x00280202
    34ec:	addpl	lr, r1, r0, lsr #23
    34f0:	svcpl	0x0041ebb0
    34f4:	bl	10b30fc <__assert_fail@plt+0x10b1e54>
    34f8:	svclt	0x00280202
    34fc:	subpl	lr, r1, r0, lsr #23
    3500:	svcpl	0x0001ebb0
    3504:	bl	10b310c <__assert_fail@plt+0x10b1e64>
    3508:	svclt	0x00280202
    350c:	andpl	lr, r1, r0, lsr #23
    3510:	svcmi	0x00c1ebb0
    3514:	bl	10b311c <__assert_fail@plt+0x10b1e74>
    3518:	svclt	0x00280202
    351c:	sbcmi	lr, r1, r0, lsr #23
    3520:	svcmi	0x0081ebb0
    3524:	bl	10b312c <__assert_fail@plt+0x10b1e84>
    3528:	svclt	0x00280202
    352c:	addmi	lr, r1, r0, lsr #23
    3530:	svcmi	0x0041ebb0
    3534:	bl	10b313c <__assert_fail@plt+0x10b1e94>
    3538:	svclt	0x00280202
    353c:	submi	lr, r1, r0, lsr #23
    3540:	svcmi	0x0001ebb0
    3544:	bl	10b314c <__assert_fail@plt+0x10b1ea4>
    3548:	svclt	0x00280202
    354c:	andmi	lr, r1, r0, lsr #23
    3550:	svccc	0x00c1ebb0
    3554:	bl	10b315c <__assert_fail@plt+0x10b1eb4>
    3558:	svclt	0x00280202
    355c:	sbccc	lr, r1, r0, lsr #23
    3560:	svccc	0x0081ebb0
    3564:	bl	10b316c <__assert_fail@plt+0x10b1ec4>
    3568:	svclt	0x00280202
    356c:	addcc	lr, r1, r0, lsr #23
    3570:	svccc	0x0041ebb0
    3574:	bl	10b317c <__assert_fail@plt+0x10b1ed4>
    3578:	svclt	0x00280202
    357c:	subcc	lr, r1, r0, lsr #23
    3580:	svccc	0x0001ebb0
    3584:	bl	10b318c <__assert_fail@plt+0x10b1ee4>
    3588:	svclt	0x00280202
    358c:	andcc	lr, r1, r0, lsr #23
    3590:	svccs	0x00c1ebb0
    3594:	bl	10b319c <__assert_fail@plt+0x10b1ef4>
    3598:	svclt	0x00280202
    359c:	sbccs	lr, r1, r0, lsr #23
    35a0:	svccs	0x0081ebb0
    35a4:	bl	10b31ac <__assert_fail@plt+0x10b1f04>
    35a8:	svclt	0x00280202
    35ac:	addcs	lr, r1, r0, lsr #23
    35b0:	svccs	0x0041ebb0
    35b4:	bl	10b31bc <__assert_fail@plt+0x10b1f14>
    35b8:	svclt	0x00280202
    35bc:	subcs	lr, r1, r0, lsr #23
    35c0:	svccs	0x0001ebb0
    35c4:	bl	10b31cc <__assert_fail@plt+0x10b1f24>
    35c8:	svclt	0x00280202
    35cc:	andcs	lr, r1, r0, lsr #23
    35d0:	svcne	0x00c1ebb0
    35d4:	bl	10b31dc <__assert_fail@plt+0x10b1f34>
    35d8:	svclt	0x00280202
    35dc:	sbcne	lr, r1, r0, lsr #23
    35e0:	svcne	0x0081ebb0
    35e4:	bl	10b31ec <__assert_fail@plt+0x10b1f44>
    35e8:	svclt	0x00280202
    35ec:	addne	lr, r1, r0, lsr #23
    35f0:	svcne	0x0041ebb0
    35f4:	bl	10b31fc <__assert_fail@plt+0x10b1f54>
    35f8:	svclt	0x00280202
    35fc:	subne	lr, r1, r0, lsr #23
    3600:	svcne	0x0001ebb0
    3604:	bl	10b320c <__assert_fail@plt+0x10b1f64>
    3608:	svclt	0x00280202
    360c:	andne	lr, r1, r0, lsr #23
    3610:	svceq	0x00c1ebb0
    3614:	bl	10b321c <__assert_fail@plt+0x10b1f74>
    3618:	svclt	0x00280202
    361c:	sbceq	lr, r1, r0, lsr #23
    3620:	svceq	0x0081ebb0
    3624:	bl	10b322c <__assert_fail@plt+0x10b1f84>
    3628:	svclt	0x00280202
    362c:	addeq	lr, r1, r0, lsr #23
    3630:	svceq	0x0041ebb0
    3634:	bl	10b323c <__assert_fail@plt+0x10b1f94>
    3638:	svclt	0x00280202
    363c:	subeq	lr, r1, r0, lsr #23
    3640:	svceq	0x0001ebb0
    3644:	bl	10b324c <__assert_fail@plt+0x10b1fa4>
    3648:	svclt	0x00280202
    364c:	andeq	lr, r1, r0, lsr #23
    3650:			; <UNDEFINED> instruction: 0x47704610
    3654:	andcs	fp, r1, ip, lsl #30
    3658:	ldrbmi	r2, [r0, -r0]!
    365c:			; <UNDEFINED> instruction: 0xf281fab1
    3660:	andseq	pc, pc, #-2147483600	; 0x80000030
    3664:			; <UNDEFINED> instruction: 0xf002fa20
    3668:	tstlt	r8, r0, ror r7
    366c:	rscscc	pc, pc, pc, asr #32
    3670:	ldmdalt	r6!, {ip, sp, lr, pc}^
    3674:	rscsle	r2, r8, r0, lsl #18
    3678:	andmi	lr, r3, sp, lsr #18
    367c:	mcr2	7, 6, pc, cr12, cr15, {7}	; <UNPREDICTABLE>
    3680:			; <UNDEFINED> instruction: 0x4006e8bd
    3684:	vqrdmulh.s<illegal width 8>	d15, d0, d2
    3688:	smlatbeq	r3, r1, fp, lr
    368c:	svclt	0x00004770
    3690:	ldmdblt	r2!, {r0, r1, r3, r4, r5, r6, r8, fp, ip, sp, pc}^
    3694:	svclt	0x00be2900
    3698:			; <UNDEFINED> instruction: 0xf04f2000
    369c:	and	r4, r6, r0, lsl #2
    36a0:	stmdacs	r0, {r3, r8, r9, sl, fp, ip, sp, pc}
    36a4:			; <UNDEFINED> instruction: 0xf06fbf1c
    36a8:			; <UNDEFINED> instruction: 0xf04f4100
    36ac:			; <UNDEFINED> instruction: 0xf00030ff
    36b0:			; <UNDEFINED> instruction: 0xf1adb857
    36b4:	stmdb	sp!, {r3, sl, fp}^
    36b8:	stmdbcs	r0, {r2, r9, sl, fp, lr, pc}
    36bc:	blcs	3a2e8 <__assert_fail@plt+0x39040>
    36c0:			; <UNDEFINED> instruction: 0xf000db1a
    36c4:			; <UNDEFINED> instruction: 0xf8ddf853
    36c8:	ldmib	sp, {r2, sp, lr, pc}^
    36cc:	andlt	r2, r4, r2, lsl #6
    36d0:	submi	r4, r0, #112, 14	; 0x1c00000
    36d4:	cmpeq	r1, r1, ror #22
    36d8:	blle	6ce2e0 <__assert_fail@plt+0x6cd038>
    36dc:			; <UNDEFINED> instruction: 0xf846f000
    36e0:	ldrd	pc, [r4], -sp
    36e4:	movwcs	lr, #10717	; 0x29dd
    36e8:	submi	fp, r0, #4
    36ec:	cmpeq	r1, r1, ror #22
    36f0:	bl	18d4040 <__assert_fail@plt+0x18d2d98>
    36f4:	ldrbmi	r0, [r0, -r3, asr #6]!
    36f8:	bl	18d4048 <__assert_fail@plt+0x18d2da0>
    36fc:			; <UNDEFINED> instruction: 0xf0000343
    3700:			; <UNDEFINED> instruction: 0xf8ddf835
    3704:	ldmib	sp, {r2, sp, lr, pc}^
    3708:	andlt	r2, r4, r2, lsl #6
    370c:	bl	1854014 <__assert_fail@plt+0x1852d6c>
    3710:	ldrbmi	r0, [r0, -r1, asr #2]!
    3714:	bl	18d4064 <__assert_fail@plt+0x18d2dbc>
    3718:			; <UNDEFINED> instruction: 0xf0000343
    371c:			; <UNDEFINED> instruction: 0xf8ddf827
    3720:	ldmib	sp, {r2, sp, lr, pc}^
    3724:	andlt	r2, r4, r2, lsl #6
    3728:	bl	18d4078 <__assert_fail@plt+0x18d2dd0>
    372c:	ldrbmi	r0, [r0, -r3, asr #6]!
    3730:	stmdblt	sl, {r0, r1, r4, r6, r8, fp, ip, sp, pc}^
    3734:	svclt	0x00082900
    3738:	svclt	0x001c2800
    373c:	mvnscc	pc, pc, asr #32
    3740:	rscscc	pc, pc, pc, asr #32
    3744:	stmdalt	ip, {ip, sp, lr, pc}
    3748:	stfeqd	f7, [r8], {173}	; 0xad
    374c:	vmlsgt.f16	s28, s8, s27	; <UNPREDICTABLE>
    3750:			; <UNDEFINED> instruction: 0xf80cf000
    3754:	ldrd	pc, [r4], -sp
    3758:	movwcs	lr, #10717	; 0x29dd
    375c:	ldrbmi	fp, [r0, -r4]!
    3760:			; <UNDEFINED> instruction: 0xf04fb502
    3764:			; <UNDEFINED> instruction: 0xf7fd0008
    3768:	stclt	12, cr14, [r2, #-32]	; 0xffffffe0
    376c:	svclt	0x00084299
    3770:	push	{r4, r7, r9, lr}
    3774:			; <UNDEFINED> instruction: 0x46044ff0
    3778:	andcs	fp, r0, r8, lsr pc
    377c:			; <UNDEFINED> instruction: 0xf8dd460d
    3780:	svclt	0x0038c024
    3784:	cmnle	fp, #1048576	; 0x100000
    3788:			; <UNDEFINED> instruction: 0x46994690
    378c:			; <UNDEFINED> instruction: 0xf283fab3
    3790:	rsbsle	r2, r0, r0, lsl #22
    3794:			; <UNDEFINED> instruction: 0xf385fab5
    3798:	rsble	r2, r8, r0, lsl #26
    379c:			; <UNDEFINED> instruction: 0xf1a21ad2
    37a0:	blx	247028 <__assert_fail@plt+0x245d80>
    37a4:	blx	2423b4 <__assert_fail@plt+0x24110c>
    37a8:			; <UNDEFINED> instruction: 0xf1c2f30e
    37ac:	b	12c5434 <__assert_fail@plt+0x12c418c>
    37b0:	blx	a063c4 <__assert_fail@plt+0xa0511c>
    37b4:	b	13003d8 <__assert_fail@plt+0x12ff130>
    37b8:	blx	2063cc <__assert_fail@plt+0x205124>
    37bc:	ldrbmi	pc, [sp, #-2562]	; 0xfffff5fe	; <UNPREDICTABLE>
    37c0:	ldrbmi	fp, [r4, #-3848]	; 0xfffff0f8
    37c4:	andcs	fp, r0, ip, lsr pc
    37c8:	movwle	r4, #42497	; 0xa601
    37cc:	bl	fed0b7d8 <__assert_fail@plt+0xfed0a530>
    37d0:	blx	4800 <__assert_fail@plt+0x3558>
    37d4:	blx	83fc14 <__assert_fail@plt+0x83e96c>
    37d8:	bl	19803fc <__assert_fail@plt+0x197f154>
    37dc:	tstmi	r9, #46137344	; 0x2c00000
    37e0:	bcs	13a28 <__assert_fail@plt+0x12780>
    37e4:	b	13f78dc <__assert_fail@plt+0x13f6634>
    37e8:	b	13c5958 <__assert_fail@plt+0x13c46b0>
    37ec:	b	1205d60 <__assert_fail@plt+0x1204ab8>
    37f0:	ldrmi	r7, [r6], -fp, asr #17
    37f4:	bl	fed3b828 <__assert_fail@plt+0xfed3a580>
    37f8:	bl	1944420 <__assert_fail@plt+0x1943178>
    37fc:	ldmne	fp, {r0, r3, r9, fp}^
    3800:	beq	2be530 <__assert_fail@plt+0x2bd288>
    3804:			; <UNDEFINED> instruction: 0xf14a1c5c
    3808:	cfsh32cc	mvfx0, mvfx1, #0
    380c:	strbmi	sp, [sp, #-7]
    3810:	strbmi	fp, [r4, #-3848]	; 0xfffff0f8
    3814:	stmdbne	r4!, {r0, r1, r2, r3, r5, r6, r7, r9, ip, lr, pc}
    3818:	adfccsz	f4, f1, #5.0
    381c:	blx	178000 <__assert_fail@plt+0x176d58>
    3820:	blx	941444 <__assert_fail@plt+0x94019c>
    3824:	teqmi	fp, #134217728	; 0x8000000	; <UNPREDICTABLE>
    3828:	vseleq.f32	s30, s28, s11
    382c:	blx	949c34 <__assert_fail@plt+0x94898c>
    3830:	b	1101840 <__assert_fail@plt+0x1100598>
    3834:			; <UNDEFINED> instruction: 0xf1a2040e
    3838:			; <UNDEFINED> instruction: 0xf1c20720
    383c:	blx	2050c4 <__assert_fail@plt+0x203e1c>
    3840:	blx	140450 <__assert_fail@plt+0x13f1a8>
    3844:	blx	141468 <__assert_fail@plt+0x1401c0>
    3848:	b	1100058 <__assert_fail@plt+0x10fedb0>
    384c:	blx	904470 <__assert_fail@plt+0x9031c8>
    3850:	bl	1181070 <__assert_fail@plt+0x117fdc8>
    3854:	teqmi	r3, #1073741824	; 0x40000000
    3858:	strbmi	r1, [r5], -r0, lsl #21
    385c:	tsteq	r3, r1, ror #22
    3860:	svceq	0x0000f1bc
    3864:	stmib	ip, {r0, ip, lr, pc}^
    3868:	pop	{r8, sl, lr}
    386c:	blx	fed27834 <__assert_fail@plt+0xfed2658c>
    3870:	msrcc	CPSR_, #132, 6	; 0x10000002
    3874:	blx	fee3d6c4 <__assert_fail@plt+0xfee3c41c>
    3878:	blx	fed802a0 <__assert_fail@plt+0xfed7eff8>
    387c:	eorcc	pc, r0, #335544322	; 0x14000002
    3880:	orrle	r2, fp, r0, lsl #26
    3884:	svclt	0x0000e7f3
    3888:	mvnsmi	lr, #737280	; 0xb4000
    388c:	cfmadd32mi	mvax0, mvfx4, mvfx12, mvfx7
    3890:	stcmi	6, cr4, [ip, #-544]	; 0xfffffde0
    3894:	ldrbtmi	r4, [lr], #-1681	; 0xfffff96f
    3898:	bl	1641894 <__assert_fail@plt+0x16405ec>
    389c:	blne	1d94a98 <__assert_fail@plt+0x1d937f0>
    38a0:	strhle	r1, [sl], -r6
    38a4:	strcs	r3, [r0], #-3332	; 0xfffff2fc
    38a8:	svccc	0x0004f855
    38ac:	strbmi	r3, [sl], -r1, lsl #8
    38b0:	ldrtmi	r4, [r8], -r1, asr #12
    38b4:	adcmi	r4, r6, #152, 14	; 0x2600000
    38b8:	pop	{r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
    38bc:	svclt	0x000083f8
    38c0:	andeq	r1, r1, r2, lsr #8
    38c4:	andeq	r1, r1, r8, lsl r4
    38c8:	svclt	0x00004770
    38cc:	tstcs	r0, r2, lsl #22
    38d0:	ldmdavs	sl, {r0, r1, r3, r4, r5, r6, sl, lr}
    38d4:	mrrclt	7, 15, pc, r0, cr13	; <UNPREDICTABLE>
    38d8:	andeq	r1, r1, r0, lsr r7

Disassembly of section .fini:

000038dc <.fini>:
    38dc:	push	{r3, lr}
    38e0:	pop	{r3, pc}
