{
   "ExpandedHierarchyInLayout":"",
   "guistr":"# # String gsaved with Nlview 6.8.11  2018-08-07 bk=1.4403 VDI=40 GEI=35 GUI=JA:9.0 non-TLS
#  -string -flagsOSRD
preplace port sys_clock -pg 1 -y 620 -defaultsOSRD
preplace port hsync_0 -pg 1 -y 680 -defaultsOSRD
preplace port vsync_0 -pg 1 -y 700 -defaultsOSRD
preplace port reset -pg 1 -y 540 -defaultsOSRD
preplace portBus pix_g_0 -pg 1 -y 640 -defaultsOSRD
preplace portBus pix_b_0 -pg 1 -y 660 -defaultsOSRD
preplace portBus pix_r_0 -pg 1 -y 620 -defaultsOSRD
preplace inst axi_vdma_0 -pg 1 -lvl 2 -y 370 -defaultsOSRD
preplace inst clk_wiz -pg 1 -lvl 1 -y 610 -defaultsOSRD
preplace inst axi_vip_0 -pg 1 -lvl 3 -y 300 -defaultsOSRD
preplace inst axi_vip_1 -pg 1 -lvl 1 -y 290 -defaultsOSRD
preplace inst stream2vga_0 -pg 1 -lvl 4 -y 660 -defaultsOSRD
preplace inst rst_clk_wiz_100M -pg 1 -lvl 2 -y 580 -defaultsOSRD
preplace inst fifo_generator_0 -pg 1 -lvl 3 -y 660 -defaultsOSRD
preplace netloc clk_wiz_locked 1 1 1 N
preplace netloc axi_vip_1_M_AXI 1 1 1 390
preplace netloc stream2vga_0_hsync 1 4 1 NJ
preplace netloc axi_vdma_0_M_AXI_MM2S 1 2 1 730
preplace netloc axi_vdma_0_M_AXIS_MM2S 1 2 1 730
preplace netloc stream2vga_0_pix_b 1 4 1 NJ
preplace netloc fifo_generator_0_M_AXIS 1 3 1 N
preplace netloc sys_clock_1 1 0 1 NJ
preplace netloc stream2vga_0_pix_r 1 4 1 NJ
preplace netloc stream2vga_0_pix_g 1 4 1 NJ
preplace netloc stream2vga_0_vsync 1 4 1 NJ
preplace netloc reset_1 1 0 2 10 540 360
preplace netloc rst_clk_wiz_100M_peripheral_aresetn 1 0 4 10 360 370 680 750 750 1080
preplace netloc clk_wiz_clk_out1 1 0 4 10 220 380 240 740 740 1070
levelinfo -pg 1 -10 260 560 910 1200 1330 -top -30 -bot 840
"
}
{
   "da_axi4_cnt":"8",
   "da_board_cnt":"11",
   "da_clkrst_cnt":"18"
}
