INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/Github/sailinglove/personal-general/Vivado/EE_BasicExpr/Lab9r/Lab9r.srcs/sources_1/new/8-bit_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_8bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/Github/sailinglove/personal-general/Vivado/EE_BasicExpr/Lab9r/Lab9r.srcs/sources_1/new/BaudGen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BaudGen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/Github/sailinglove/personal-general/Vivado/EE_BasicExpr/Lab9r/Lab9r.srcs/sources_1/new/FSM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/Github/sailinglove/personal-general/Vivado/EE_BasicExpr/Lab9r/Lab9r.srcs/sources_1/new/LS163.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LS163
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/Github/sailinglove/personal-general/Vivado/EE_BasicExpr/Lab9r/Lab9r.srcs/sources_1/new/LS164.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LS164
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/Github/sailinglove/personal-general/Vivado/EE_BasicExpr/Lab9r/Lab9r.srcs/sources_1/new/LS74.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LS74
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/Github/sailinglove/personal-general/Vivado/EE_BasicExpr/Lab9r/Lab9r.srcs/sources_1/new/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/Github/sailinglove/personal-general/Vivado/EE_BasicExpr/Lab9r/Lab9r.srcs/sim_1/new/top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
