<?xml version="1.0" encoding="UTF-8"?>
<simPackage>
 <file
   path="altera_s10_user_rst_clkgate_1932/sim/altera_s10_user_rst_clkgate.sv"
   type="SYSTEM_VERILOG"
   library="altera_s10_user_rst_clkgate_1932" />
 <file
   path="sim/ed_sim_ninit_done.vhd"
   type="VHDL"
   library="ed_sim_ninit_done"
   hasInlineConfiguration="true" />
 <topLevel name="ed_sim_ninit_done.ed_sim_ninit_done" />
 <deviceFamily name="agilex" />
 <device name="AGFB014R24B2E2V" />
</simPackage>
