0.6
2019.1
May 24 2019
15:06:07
C:/Users/Mr.Syncope/Documents/UniDigit/sutech-fpga-1400/digital_clock/digital_clock.srcs/sim_1/new/tb_digital_clock.vhd,1629380909,vhdl,,,,tb_alarm_clock,,,,,,,,
C:/Users/Mr.Syncope/Documents/UniDigit/sutech-fpga-1400/digital_clock/digital_clock.srcs/sources_1/new/bin2hex.vhd,1629362993,vhdl,,,,bin2hex,,,,,,,,
C:/Users/Mr.Syncope/Documents/UniDigit/sutech-fpga-1400/digital_clock/digital_clock.srcs/sources_1/new/clkdiv.vhd,1629362551,vhdl,,,,clk_div,,,,,,,,
C:/Users/Mr.Syncope/Documents/UniDigit/sutech-fpga-1400/digital_clock/digital_clock.srcs/sources_1/new/digital_clock.vhd,1629362554,vhdl,,,,digital_clock,,,,,,,,
