Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Sun Feb 16 20:55:59 2020
| Host         : DESKTOP-MDIICNE running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file zeabus_hydrophone_timing_summary_routed.rpt -pb zeabus_hydrophone_timing_summary_routed.pb -rpx zeabus_hydrophone_timing_summary_routed.rpx -warn_on_violation
| Design       : zeabus_hydrophone
| Device       : 7a15t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 51 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 26 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.728        0.000                      0                 1815        0.052        0.000                      0                 1815        6.833        0.000                       0                  1042  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)       Period(ns)      Frequency(MHz)
-----                   ------------       ----------      --------------
clk_gen/inst/clk_in     {0.000 19.231}     38.462          26.000          
  clk_64mhz_90_clk_pll  {3.906 11.719}     15.625          63.999          
  clk_64mhz_clk_pll     {0.000 7.813}      15.625          63.999          
  clkfbout_clk_pll      {0.000 19.231}     38.462          26.000          
clk_in                  {0.000 19.231}     38.462          26.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_gen/inst/clk_in                                                                                                                                                      14.171        0.000                       0                     1  
  clk_64mhz_90_clk_pll                                                                                                                                                    7.313        0.000                       0                    58  
  clk_64mhz_clk_pll           2.693        0.000                      0                 1759        0.052        0.000                      0                 1759        6.833        0.000                       0                   979  
  clkfbout_clk_pll                                                                                                                                                       14.171        0.000                       0                     3  
clk_in                                                                                                                                                                   36.307        0.000                       0                     1  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_64mhz_90_clk_pll  clk_64mhz_clk_pll           1.728        0.000                      0                   56        3.492        0.000                      0                   56  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_gen/inst/clk_in
  To Clock:  clk_gen/inst/clk_in

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       14.171ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_gen/inst/clk_in
Waveform(ns):       { 0.000 19.231 }
Period(ns):         38.462
Sources:            { clk_gen/inst/clk_in }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         38.462      37.213     PLLE2_ADV_X1Y0  clk_gen/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        38.462      14.171     PLLE2_ADV_X1Y0  clk_gen/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            5.000         19.231      14.231     PLLE2_ADV_X1Y0  clk_gen/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            5.000         19.231      14.231     PLLE2_ADV_X1Y0  clk_gen/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            5.000         19.231      14.231     PLLE2_ADV_X1Y0  clk_gen/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            5.000         19.231      14.231     PLLE2_ADV_X1Y0  clk_gen/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_64mhz_90_clk_pll
  To Clock:  clk_64mhz_90_clk_pll

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.313ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_64mhz_90_clk_pll
Waveform(ns):       { 3.906 11.719 }
Period(ns):         15.625
Sources:            { clk_gen/inst/plle2_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         15.625      13.470     BUFGCTRL_X0Y1   clk_64MHz_90_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT1  n/a            1.249         15.625      14.376     PLLE2_ADV_X1Y0  clk_gen/inst/plle2_adv_inst/CLKOUT1
Min Period        n/a     FDSE/C             n/a            1.000         15.625      14.625     SLICE_X14Y50    adc1/adc/d0_out_reg[0]/C
Min Period        n/a     FDSE/C             n/a            1.000         15.625      14.625     SLICE_X12Y54    adc1/adc/d0_out_reg[10]/C
Min Period        n/a     FDSE/C             n/a            1.000         15.625      14.625     SLICE_X12Y54    adc1/adc/d0_out_reg[11]/C
Min Period        n/a     FDSE/C             n/a            1.000         15.625      14.625     SLICE_X12Y49    adc1/adc/d0_out_reg[12]/C
Min Period        n/a     FDRE/C             n/a            1.000         15.625      14.625     SLICE_X12Y51    adc1/adc/d0_out_reg[13]/C
Min Period        n/a     FDSE/C             n/a            1.000         15.625      14.625     SLICE_X12Y49    adc1/adc/d0_out_reg[1]/C
Min Period        n/a     FDSE/C             n/a            1.000         15.625      14.625     SLICE_X12Y49    adc1/adc/d0_out_reg[2]/C
Min Period        n/a     FDSE/C             n/a            1.000         15.625      14.625     SLICE_X15Y51    adc1/adc/d0_out_reg[3]/C
Max Period        n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       15.625      144.375    PLLE2_ADV_X1Y0  clk_gen/inst/plle2_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C             n/a            0.500         7.813       7.313      SLICE_X12Y45    adc1/adc/d1_out_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         7.813       7.313      SLICE_X12Y45    adc1/adc/d1_out_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         7.813       7.313      SLICE_X12Y46    adc1/adc/d1_out_reg[10]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         7.813       7.313      SLICE_X12Y46    adc1/adc/d1_out_reg[10]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         7.813       7.313      SLICE_X12Y46    adc1/adc/d1_out_reg[11]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         7.813       7.313      SLICE_X12Y46    adc1/adc/d1_out_reg[11]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         7.813       7.313      SLICE_X12Y46    adc1/adc/d1_out_reg[12]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         7.813       7.313      SLICE_X12Y46    adc1/adc/d1_out_reg[12]/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         7.813       7.313      SLICE_X12Y45    adc1/adc/d1_out_reg[13]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         7.813       7.313      SLICE_X12Y45    adc1/adc/d1_out_reg[13]/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         7.813       7.313      SLICE_X14Y50    adc1/adc/d0_out_reg[0]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         7.813       7.313      SLICE_X14Y50    adc1/adc/d0_out_reg[0]/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         7.813       7.313      SLICE_X12Y54    adc1/adc/d0_out_reg[10]/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         7.813       7.313      SLICE_X12Y54    adc1/adc/d0_out_reg[11]/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         7.813       7.313      SLICE_X12Y49    adc1/adc/d0_out_reg[12]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         7.813       7.313      SLICE_X12Y49    adc1/adc/d0_out_reg[12]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         7.813       7.313      SLICE_X12Y51    adc1/adc/d0_out_reg[13]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         7.813       7.313      SLICE_X12Y51    adc1/adc/d0_out_reg[13]/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         7.813       7.313      SLICE_X12Y49    adc1/adc/d0_out_reg[1]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         7.813       7.313      SLICE_X12Y49    adc1/adc/d0_out_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_64mhz_clk_pll
  To Clock:  clk_64mhz_clk_pll

Setup :            0  Failing Endpoints,  Worst Slack        2.693ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.052ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        6.833ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.693ns  (required time - arrival time)
  Source:                 slave_fifo/fifo_departure/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_64mhz_clk_pll'  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            slave_fifo/SLWR_reg/CE
                            (rising edge-triggered cell FDSE clocked by clk_64mhz_clk_pll  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_64mhz_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.813ns  (clk_64mhz_clk_pll rise@15.625ns - clk_64mhz_clk_pll fall@7.813ns)
  Data Path Delay:        3.823ns  (logic 1.031ns (26.966%)  route 2.792ns (73.034%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.931ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.519ns = ( 17.145 - 15.625 ) 
    Source Clock Delay      (SCD):    2.445ns = ( 10.258 - 7.813 ) 
    Clock Pessimism Removal (CPR):    -0.005ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_64mhz_clk_pll fall edge)
                                                      7.813     7.813 f  
    BUFGCTRL_X0Y3        BUFG                         0.000     7.813 f  sysclk_buf/O
                         net (fo=1, routed)           1.598     9.411    clk_gen/inst/clk_in
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.350     6.061 f  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655     7.717    clk_64MHz_raw
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.813 f  clk_64MHz_buf/O
                         net (fo=913, routed)         1.793     9.606    slave_fifo/ifclk_out_OBUF
    SLICE_X2Y34          LUT1 (Prop_lut1_I0_O)        0.124     9.730 r  slave_fifo/fifo_departure_i_2/O
                         net (fo=2, routed)           0.528    10.258    slave_fifo/fifo_departure/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/lopt
    SLICE_X3Y34          FDSE                                         r  slave_fifo/fifo_departure/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y34          FDSE (Prop_fdse_C_Q)         0.456    10.714 r  slave_fifo/fifo_departure/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/Q
                         net (fo=9, routed)           1.255    11.969    slave_fifo/fifo_departure_n_17
    SLICE_X5Y47          LUT6 (Prop_lut6_I4_O)        0.124    12.093 r  slave_fifo/FSM_sequential_master_state[3]_i_3/O
                         net (fo=2, routed)           0.697    12.790    slave_fifo/FSM_sequential_master_state[3]_i_3_n_0
    SLICE_X1Y46          LUT5 (Prop_lut5_I4_O)        0.119    12.909 r  slave_fifo/SLCS_i_4/O
                         net (fo=2, routed)           0.450    13.359    slave_fifo/SLCS_i_4_n_0
    SLICE_X2Y45          LUT6 (Prop_lut6_I0_O)        0.332    13.691 r  slave_fifo/SLWR_i_1/O
                         net (fo=2, routed)           0.390    14.081    slave_fifo/SLWR_i_1_n_0
    SLICE_X3Y45          FDSE                                         r  slave_fifo/SLWR_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_64mhz_clk_pll rise edge)
                                                     15.625    15.625 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    15.625 r  sysclk_buf/O
                         net (fo=1, routed)           1.479    17.105    clk_gen/inst/clk_in
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.146    13.958 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    15.534    clk_64MHz_raw
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.625 r  clk_64MHz_buf/O
                         net (fo=913, routed)         1.519    17.145    slave_fifo/ifclk_out_OBUF
    SLICE_X3Y45          FDSE                                         r  slave_fifo/SLWR_reg/C
                         clock pessimism             -0.005    17.140    
                         clock uncertainty           -0.161    16.979    
    SLICE_X3Y45          FDSE (Setup_fdse_C_CE)      -0.205    16.774    slave_fifo/SLWR_reg
  -------------------------------------------------------------------
                         required time                         16.774    
                         arrival time                         -14.081    
  -------------------------------------------------------------------
                         slack                                  2.693    

Slack (MET) :             2.755ns  (required time - arrival time)
  Source:                 slave_fifo/fifo_departure/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_64mhz_clk_pll'  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            slave_fifo/SLCS_reg/CE
                            (rising edge-triggered cell FDSE clocked by clk_64mhz_clk_pll  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_64mhz_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.813ns  (clk_64mhz_clk_pll rise@15.625ns - clk_64mhz_clk_pll fall@7.813ns)
  Data Path Delay:        3.761ns  (logic 1.031ns (27.414%)  route 2.730ns (72.587%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.931ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.519ns = ( 17.145 - 15.625 ) 
    Source Clock Delay      (SCD):    2.445ns = ( 10.258 - 7.813 ) 
    Clock Pessimism Removal (CPR):    -0.005ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_64mhz_clk_pll fall edge)
                                                      7.813     7.813 f  
    BUFGCTRL_X0Y3        BUFG                         0.000     7.813 f  sysclk_buf/O
                         net (fo=1, routed)           1.598     9.411    clk_gen/inst/clk_in
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.350     6.061 f  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655     7.717    clk_64MHz_raw
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.813 f  clk_64MHz_buf/O
                         net (fo=913, routed)         1.793     9.606    slave_fifo/ifclk_out_OBUF
    SLICE_X2Y34          LUT1 (Prop_lut1_I0_O)        0.124     9.730 r  slave_fifo/fifo_departure_i_2/O
                         net (fo=2, routed)           0.528    10.258    slave_fifo/fifo_departure/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/lopt
    SLICE_X3Y34          FDSE                                         r  slave_fifo/fifo_departure/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y34          FDSE (Prop_fdse_C_Q)         0.456    10.714 r  slave_fifo/fifo_departure/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/Q
                         net (fo=9, routed)           1.255    11.969    slave_fifo/fifo_departure_n_17
    SLICE_X5Y47          LUT6 (Prop_lut6_I4_O)        0.124    12.093 r  slave_fifo/FSM_sequential_master_state[3]_i_3/O
                         net (fo=2, routed)           0.697    12.790    slave_fifo/FSM_sequential_master_state[3]_i_3_n_0
    SLICE_X1Y46          LUT5 (Prop_lut5_I4_O)        0.119    12.909 r  slave_fifo/SLCS_i_4/O
                         net (fo=2, routed)           0.314    13.223    slave_fifo/SLCS_i_4_n_0
    SLICE_X2Y46          LUT6 (Prop_lut6_I1_O)        0.332    13.555 r  slave_fifo/SLCS_i_1/O
                         net (fo=1, routed)           0.464    14.018    slave_fifo/SLCS_i_1_n_0
    SLICE_X1Y45          FDSE                                         r  slave_fifo/SLCS_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_64mhz_clk_pll rise edge)
                                                     15.625    15.625 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    15.625 r  sysclk_buf/O
                         net (fo=1, routed)           1.479    17.105    clk_gen/inst/clk_in
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.146    13.958 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    15.534    clk_64MHz_raw
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.625 r  clk_64MHz_buf/O
                         net (fo=913, routed)         1.519    17.145    slave_fifo/ifclk_out_OBUF
    SLICE_X1Y45          FDSE                                         r  slave_fifo/SLCS_reg/C
                         clock pessimism             -0.005    17.140    
                         clock uncertainty           -0.161    16.979    
    SLICE_X1Y45          FDSE (Setup_fdse_C_CE)      -0.205    16.774    slave_fifo/SLCS_reg
  -------------------------------------------------------------------
                         required time                         16.774    
                         arrival time                         -14.018    
  -------------------------------------------------------------------
                         slack                                  2.755    

Slack (MET) :             3.072ns  (required time - arrival time)
  Source:                 slave_fifo/fifo_departure/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_64mhz_clk_pll'  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            slave_fifo/tx_rd_en_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_64mhz_clk_pll  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_64mhz_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.813ns  (clk_64mhz_clk_pll rise@15.625ns - clk_64mhz_clk_pll fall@7.813ns)
  Data Path Delay:        3.730ns  (logic 1.155ns (30.965%)  route 2.575ns (69.035%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.931ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.519ns = ( 17.145 - 15.625 ) 
    Source Clock Delay      (SCD):    2.445ns = ( 10.258 - 7.813 ) 
    Clock Pessimism Removal (CPR):    -0.005ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_64mhz_clk_pll fall edge)
                                                      7.813     7.813 f  
    BUFGCTRL_X0Y3        BUFG                         0.000     7.813 f  sysclk_buf/O
                         net (fo=1, routed)           1.598     9.411    clk_gen/inst/clk_in
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.350     6.061 f  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655     7.717    clk_64MHz_raw
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.813 f  clk_64MHz_buf/O
                         net (fo=913, routed)         1.793     9.606    slave_fifo/ifclk_out_OBUF
    SLICE_X2Y34          LUT1 (Prop_lut1_I0_O)        0.124     9.730 r  slave_fifo/fifo_departure_i_2/O
                         net (fo=2, routed)           0.528    10.258    slave_fifo/fifo_departure/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/lopt
    SLICE_X3Y34          FDSE                                         r  slave_fifo/fifo_departure/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y34          FDSE (Prop_fdse_C_Q)         0.456    10.714 r  slave_fifo/fifo_departure/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/Q
                         net (fo=9, routed)           1.255    11.969    slave_fifo/fifo_departure_n_17
    SLICE_X5Y47          LUT6 (Prop_lut6_I4_O)        0.124    12.093 r  slave_fifo/FSM_sequential_master_state[3]_i_3/O
                         net (fo=2, routed)           0.697    12.790    slave_fifo/FSM_sequential_master_state[3]_i_3_n_0
    SLICE_X1Y46          LUT5 (Prop_lut5_I4_O)        0.119    12.909 r  slave_fifo/SLCS_i_4/O
                         net (fo=2, routed)           0.450    13.359    slave_fifo/SLCS_i_4_n_0
    SLICE_X2Y45          LUT6 (Prop_lut6_I0_O)        0.332    13.691 r  slave_fifo/SLWR_i_1/O
                         net (fo=2, routed)           0.173    13.864    slave_fifo/SLWR_i_1_n_0
    SLICE_X2Y45          LUT6 (Prop_lut6_I4_O)        0.124    13.988 r  slave_fifo/tx_rd_en_i_1/O
                         net (fo=1, routed)           0.000    13.988    slave_fifo/tx_rd_en_i_1_n_0
    SLICE_X2Y45          FDRE                                         r  slave_fifo/tx_rd_en_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_64mhz_clk_pll rise edge)
                                                     15.625    15.625 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    15.625 r  sysclk_buf/O
                         net (fo=1, routed)           1.479    17.105    clk_gen/inst/clk_in
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.146    13.958 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    15.534    clk_64MHz_raw
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.625 r  clk_64MHz_buf/O
                         net (fo=913, routed)         1.519    17.145    slave_fifo/ifclk_out_OBUF
    SLICE_X2Y45          FDRE                                         r  slave_fifo/tx_rd_en_reg/C
                         clock pessimism             -0.005    17.140    
                         clock uncertainty           -0.161    16.979    
    SLICE_X2Y45          FDRE (Setup_fdre_C_D)        0.081    17.060    slave_fifo/tx_rd_en_reg
  -------------------------------------------------------------------
                         required time                         17.060    
                         arrival time                         -13.988    
  -------------------------------------------------------------------
                         slack                                  3.072    

Slack (MET) :             3.422ns  (required time - arrival time)
  Source:                 slave_fifo/fifo_departure/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_64mhz_clk_pll'  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            slave_fifo/FSM_sequential_master_state_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_64mhz_clk_pll  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_64mhz_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.813ns  (clk_64mhz_clk_pll rise@15.625ns - clk_64mhz_clk_pll fall@7.813ns)
  Data Path Delay:        3.094ns  (logic 0.828ns (26.761%)  route 2.266ns (73.239%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.931ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.519ns = ( 17.145 - 15.625 ) 
    Source Clock Delay      (SCD):    2.445ns = ( 10.258 - 7.813 ) 
    Clock Pessimism Removal (CPR):    -0.005ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_64mhz_clk_pll fall edge)
                                                      7.813     7.813 f  
    BUFGCTRL_X0Y3        BUFG                         0.000     7.813 f  sysclk_buf/O
                         net (fo=1, routed)           1.598     9.411    clk_gen/inst/clk_in
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.350     6.061 f  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655     7.717    clk_64MHz_raw
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.813 f  clk_64MHz_buf/O
                         net (fo=913, routed)         1.793     9.606    slave_fifo/ifclk_out_OBUF
    SLICE_X2Y34          LUT1 (Prop_lut1_I0_O)        0.124     9.730 r  slave_fifo/fifo_departure_i_2/O
                         net (fo=2, routed)           0.528    10.258    slave_fifo/fifo_departure/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/lopt
    SLICE_X3Y34          FDSE                                         r  slave_fifo/fifo_departure/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y34          FDSE (Prop_fdse_C_Q)         0.456    10.714 f  slave_fifo/fifo_departure/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/Q
                         net (fo=9, routed)           1.019    11.732    slave_fifo/fifo_departure_n_17
    SLICE_X1Y46          LUT6 (Prop_lut6_I3_O)        0.124    11.856 r  slave_fifo/FSM_sequential_master_state[3]_i_10/O
                         net (fo=3, routed)           0.416    12.272    slave_fifo/FSM_sequential_master_state[3]_i_10_n_0
    SLICE_X3Y46          LUT6 (Prop_lut6_I3_O)        0.124    12.396 r  slave_fifo/FSM_sequential_master_state[3]_i_4/O
                         net (fo=1, routed)           0.263    12.659    slave_fifo/FSM_sequential_master_state[3]_i_4_n_0
    SLICE_X3Y46          LUT6 (Prop_lut6_I5_O)        0.124    12.783 r  slave_fifo/FSM_sequential_master_state[3]_i_1/O
                         net (fo=4, routed)           0.569    13.352    slave_fifo/FSM_sequential_master_state[3]_i_1_n_0
    SLICE_X3Y46          FDRE                                         r  slave_fifo/FSM_sequential_master_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_64mhz_clk_pll rise edge)
                                                     15.625    15.625 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    15.625 r  sysclk_buf/O
                         net (fo=1, routed)           1.479    17.105    clk_gen/inst/clk_in
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.146    13.958 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    15.534    clk_64MHz_raw
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.625 r  clk_64MHz_buf/O
                         net (fo=913, routed)         1.519    17.145    slave_fifo/ifclk_out_OBUF
    SLICE_X3Y46          FDRE                                         r  slave_fifo/FSM_sequential_master_state_reg[0]/C
                         clock pessimism             -0.005    17.140    
                         clock uncertainty           -0.161    16.979    
    SLICE_X3Y46          FDRE (Setup_fdre_C_CE)      -0.205    16.774    slave_fifo/FSM_sequential_master_state_reg[0]
  -------------------------------------------------------------------
                         required time                         16.774    
                         arrival time                         -13.352    
  -------------------------------------------------------------------
                         slack                                  3.422    

Slack (MET) :             3.422ns  (required time - arrival time)
  Source:                 slave_fifo/fifo_departure/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_64mhz_clk_pll'  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            slave_fifo/FSM_sequential_master_state_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_64mhz_clk_pll  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_64mhz_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.813ns  (clk_64mhz_clk_pll rise@15.625ns - clk_64mhz_clk_pll fall@7.813ns)
  Data Path Delay:        3.094ns  (logic 0.828ns (26.761%)  route 2.266ns (73.239%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.931ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.519ns = ( 17.145 - 15.625 ) 
    Source Clock Delay      (SCD):    2.445ns = ( 10.258 - 7.813 ) 
    Clock Pessimism Removal (CPR):    -0.005ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_64mhz_clk_pll fall edge)
                                                      7.813     7.813 f  
    BUFGCTRL_X0Y3        BUFG                         0.000     7.813 f  sysclk_buf/O
                         net (fo=1, routed)           1.598     9.411    clk_gen/inst/clk_in
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.350     6.061 f  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655     7.717    clk_64MHz_raw
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.813 f  clk_64MHz_buf/O
                         net (fo=913, routed)         1.793     9.606    slave_fifo/ifclk_out_OBUF
    SLICE_X2Y34          LUT1 (Prop_lut1_I0_O)        0.124     9.730 r  slave_fifo/fifo_departure_i_2/O
                         net (fo=2, routed)           0.528    10.258    slave_fifo/fifo_departure/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/lopt
    SLICE_X3Y34          FDSE                                         r  slave_fifo/fifo_departure/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y34          FDSE (Prop_fdse_C_Q)         0.456    10.714 f  slave_fifo/fifo_departure/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/Q
                         net (fo=9, routed)           1.019    11.732    slave_fifo/fifo_departure_n_17
    SLICE_X1Y46          LUT6 (Prop_lut6_I3_O)        0.124    11.856 r  slave_fifo/FSM_sequential_master_state[3]_i_10/O
                         net (fo=3, routed)           0.416    12.272    slave_fifo/FSM_sequential_master_state[3]_i_10_n_0
    SLICE_X3Y46          LUT6 (Prop_lut6_I3_O)        0.124    12.396 r  slave_fifo/FSM_sequential_master_state[3]_i_4/O
                         net (fo=1, routed)           0.263    12.659    slave_fifo/FSM_sequential_master_state[3]_i_4_n_0
    SLICE_X3Y46          LUT6 (Prop_lut6_I5_O)        0.124    12.783 r  slave_fifo/FSM_sequential_master_state[3]_i_1/O
                         net (fo=4, routed)           0.569    13.352    slave_fifo/FSM_sequential_master_state[3]_i_1_n_0
    SLICE_X3Y46          FDRE                                         r  slave_fifo/FSM_sequential_master_state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_64mhz_clk_pll rise edge)
                                                     15.625    15.625 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    15.625 r  sysclk_buf/O
                         net (fo=1, routed)           1.479    17.105    clk_gen/inst/clk_in
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.146    13.958 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    15.534    clk_64MHz_raw
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.625 r  clk_64MHz_buf/O
                         net (fo=913, routed)         1.519    17.145    slave_fifo/ifclk_out_OBUF
    SLICE_X3Y46          FDRE                                         r  slave_fifo/FSM_sequential_master_state_reg[3]/C
                         clock pessimism             -0.005    17.140    
                         clock uncertainty           -0.161    16.979    
    SLICE_X3Y46          FDRE (Setup_fdre_C_CE)      -0.205    16.774    slave_fifo/FSM_sequential_master_state_reg[3]
  -------------------------------------------------------------------
                         required time                         16.774    
                         arrival time                         -13.352    
  -------------------------------------------------------------------
                         slack                                  3.422    

Slack (MET) :             3.543ns  (required time - arrival time)
  Source:                 slave_fifo/fifo_departure/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_64mhz_clk_pll'  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            slave_fifo/PKTEND_reg/CE
                            (rising edge-triggered cell FDSE clocked by clk_64mhz_clk_pll  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_64mhz_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.813ns  (clk_64mhz_clk_pll rise@15.625ns - clk_64mhz_clk_pll fall@7.813ns)
  Data Path Delay:        2.973ns  (logic 0.932ns (31.352%)  route 2.041ns (68.648%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.931ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.519ns = ( 17.145 - 15.625 ) 
    Source Clock Delay      (SCD):    2.445ns = ( 10.258 - 7.813 ) 
    Clock Pessimism Removal (CPR):    -0.005ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_64mhz_clk_pll fall edge)
                                                      7.813     7.813 f  
    BUFGCTRL_X0Y3        BUFG                         0.000     7.813 f  sysclk_buf/O
                         net (fo=1, routed)           1.598     9.411    clk_gen/inst/clk_in
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.350     6.061 f  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655     7.717    clk_64MHz_raw
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.813 f  clk_64MHz_buf/O
                         net (fo=913, routed)         1.793     9.606    slave_fifo/ifclk_out_OBUF
    SLICE_X2Y34          LUT1 (Prop_lut1_I0_O)        0.124     9.730 r  slave_fifo/fifo_departure_i_2/O
                         net (fo=2, routed)           0.528    10.258    slave_fifo/fifo_departure/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/lopt
    SLICE_X3Y34          FDSE                                         r  slave_fifo/fifo_departure/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y34          FDSE (Prop_fdse_C_Q)         0.456    10.714 r  slave_fifo/fifo_departure/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/Q
                         net (fo=9, routed)           1.211    11.925    slave_fifo/fifo_departure_n_17
    SLICE_X1Y46          LUT4 (Prop_lut4_I2_O)        0.150    12.075 r  slave_fifo/PKTEND_i_2/O
                         net (fo=2, routed)           0.451    12.525    slave_fifo/PKTEND_i_2_n_0
    SLICE_X1Y46          LUT5 (Prop_lut5_I0_O)        0.326    12.851 r  slave_fifo/PKTEND_i_1/O
                         net (fo=1, routed)           0.379    13.230    slave_fifo/PKTEND_i_1_n_0
    SLICE_X1Y46          FDSE                                         r  slave_fifo/PKTEND_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_64mhz_clk_pll rise edge)
                                                     15.625    15.625 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    15.625 r  sysclk_buf/O
                         net (fo=1, routed)           1.479    17.105    clk_gen/inst/clk_in
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.146    13.958 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    15.534    clk_64MHz_raw
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.625 r  clk_64MHz_buf/O
                         net (fo=913, routed)         1.519    17.145    slave_fifo/ifclk_out_OBUF
    SLICE_X1Y46          FDSE                                         r  slave_fifo/PKTEND_reg/C
                         clock pessimism             -0.005    17.140    
                         clock uncertainty           -0.161    16.979    
    SLICE_X1Y46          FDSE (Setup_fdse_C_CE)      -0.205    16.774    slave_fifo/PKTEND_reg
  -------------------------------------------------------------------
                         required time                         16.774    
                         arrival time                         -13.230    
  -------------------------------------------------------------------
                         slack                                  3.543    

Slack (MET) :             3.627ns  (required time - arrival time)
  Source:                 slave_fifo/fifo_departure/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_64mhz_clk_pll'  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            slave_fifo/u16WrCounter_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_64mhz_clk_pll  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_64mhz_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.813ns  (clk_64mhz_clk_pll rise@15.625ns - clk_64mhz_clk_pll fall@7.813ns)
  Data Path Delay:        2.926ns  (logic 0.580ns (19.822%)  route 2.346ns (80.178%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.930ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.520ns = ( 17.146 - 15.625 ) 
    Source Clock Delay      (SCD):    2.445ns = ( 10.258 - 7.813 ) 
    Clock Pessimism Removal (CPR):    -0.005ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_64mhz_clk_pll fall edge)
                                                      7.813     7.813 f  
    BUFGCTRL_X0Y3        BUFG                         0.000     7.813 f  sysclk_buf/O
                         net (fo=1, routed)           1.598     9.411    clk_gen/inst/clk_in
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.350     6.061 f  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655     7.717    clk_64MHz_raw
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.813 f  clk_64MHz_buf/O
                         net (fo=913, routed)         1.793     9.606    slave_fifo/ifclk_out_OBUF
    SLICE_X2Y34          LUT1 (Prop_lut1_I0_O)        0.124     9.730 r  slave_fifo/fifo_departure_i_2/O
                         net (fo=2, routed)           0.528    10.258    slave_fifo/fifo_departure/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/lopt
    SLICE_X3Y34          FDSE                                         r  slave_fifo/fifo_departure/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y34          FDSE (Prop_fdse_C_Q)         0.456    10.714 f  slave_fifo/fifo_departure/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/Q
                         net (fo=9, routed)           1.694    12.407    slave_fifo/fifo_departure_n_17
    SLICE_X1Y47          LUT6 (Prop_lut6_I2_O)        0.124    12.531 r  slave_fifo/u16WrCounter[0]_i_1/O
                         net (fo=16, routed)          0.652    13.184    slave_fifo/u16WrCounter[0]_i_1_n_0
    SLICE_X2Y49          FDRE                                         r  slave_fifo/u16WrCounter_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_64mhz_clk_pll rise edge)
                                                     15.625    15.625 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    15.625 r  sysclk_buf/O
                         net (fo=1, routed)           1.479    17.105    clk_gen/inst/clk_in
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.146    13.958 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    15.534    clk_64MHz_raw
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.625 r  clk_64MHz_buf/O
                         net (fo=913, routed)         1.520    17.146    slave_fifo/ifclk_out_OBUF
    SLICE_X2Y49          FDRE                                         r  slave_fifo/u16WrCounter_reg[10]/C
                         clock pessimism             -0.005    17.141    
                         clock uncertainty           -0.161    16.980    
    SLICE_X2Y49          FDRE (Setup_fdre_C_CE)      -0.169    16.811    slave_fifo/u16WrCounter_reg[10]
  -------------------------------------------------------------------
                         required time                         16.811    
                         arrival time                         -13.184    
  -------------------------------------------------------------------
                         slack                                  3.627    

Slack (MET) :             3.627ns  (required time - arrival time)
  Source:                 slave_fifo/fifo_departure/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_64mhz_clk_pll'  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            slave_fifo/u16WrCounter_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_64mhz_clk_pll  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_64mhz_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.813ns  (clk_64mhz_clk_pll rise@15.625ns - clk_64mhz_clk_pll fall@7.813ns)
  Data Path Delay:        2.926ns  (logic 0.580ns (19.822%)  route 2.346ns (80.178%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.930ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.520ns = ( 17.146 - 15.625 ) 
    Source Clock Delay      (SCD):    2.445ns = ( 10.258 - 7.813 ) 
    Clock Pessimism Removal (CPR):    -0.005ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_64mhz_clk_pll fall edge)
                                                      7.813     7.813 f  
    BUFGCTRL_X0Y3        BUFG                         0.000     7.813 f  sysclk_buf/O
                         net (fo=1, routed)           1.598     9.411    clk_gen/inst/clk_in
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.350     6.061 f  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655     7.717    clk_64MHz_raw
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.813 f  clk_64MHz_buf/O
                         net (fo=913, routed)         1.793     9.606    slave_fifo/ifclk_out_OBUF
    SLICE_X2Y34          LUT1 (Prop_lut1_I0_O)        0.124     9.730 r  slave_fifo/fifo_departure_i_2/O
                         net (fo=2, routed)           0.528    10.258    slave_fifo/fifo_departure/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/lopt
    SLICE_X3Y34          FDSE                                         r  slave_fifo/fifo_departure/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y34          FDSE (Prop_fdse_C_Q)         0.456    10.714 f  slave_fifo/fifo_departure/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/Q
                         net (fo=9, routed)           1.694    12.407    slave_fifo/fifo_departure_n_17
    SLICE_X1Y47          LUT6 (Prop_lut6_I2_O)        0.124    12.531 r  slave_fifo/u16WrCounter[0]_i_1/O
                         net (fo=16, routed)          0.652    13.184    slave_fifo/u16WrCounter[0]_i_1_n_0
    SLICE_X2Y49          FDRE                                         r  slave_fifo/u16WrCounter_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_64mhz_clk_pll rise edge)
                                                     15.625    15.625 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    15.625 r  sysclk_buf/O
                         net (fo=1, routed)           1.479    17.105    clk_gen/inst/clk_in
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.146    13.958 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    15.534    clk_64MHz_raw
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.625 r  clk_64MHz_buf/O
                         net (fo=913, routed)         1.520    17.146    slave_fifo/ifclk_out_OBUF
    SLICE_X2Y49          FDRE                                         r  slave_fifo/u16WrCounter_reg[11]/C
                         clock pessimism             -0.005    17.141    
                         clock uncertainty           -0.161    16.980    
    SLICE_X2Y49          FDRE (Setup_fdre_C_CE)      -0.169    16.811    slave_fifo/u16WrCounter_reg[11]
  -------------------------------------------------------------------
                         required time                         16.811    
                         arrival time                         -13.184    
  -------------------------------------------------------------------
                         slack                                  3.627    

Slack (MET) :             3.627ns  (required time - arrival time)
  Source:                 slave_fifo/fifo_departure/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_64mhz_clk_pll'  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            slave_fifo/u16WrCounter_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_64mhz_clk_pll  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_64mhz_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.813ns  (clk_64mhz_clk_pll rise@15.625ns - clk_64mhz_clk_pll fall@7.813ns)
  Data Path Delay:        2.926ns  (logic 0.580ns (19.822%)  route 2.346ns (80.178%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.930ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.520ns = ( 17.146 - 15.625 ) 
    Source Clock Delay      (SCD):    2.445ns = ( 10.258 - 7.813 ) 
    Clock Pessimism Removal (CPR):    -0.005ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_64mhz_clk_pll fall edge)
                                                      7.813     7.813 f  
    BUFGCTRL_X0Y3        BUFG                         0.000     7.813 f  sysclk_buf/O
                         net (fo=1, routed)           1.598     9.411    clk_gen/inst/clk_in
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.350     6.061 f  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655     7.717    clk_64MHz_raw
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.813 f  clk_64MHz_buf/O
                         net (fo=913, routed)         1.793     9.606    slave_fifo/ifclk_out_OBUF
    SLICE_X2Y34          LUT1 (Prop_lut1_I0_O)        0.124     9.730 r  slave_fifo/fifo_departure_i_2/O
                         net (fo=2, routed)           0.528    10.258    slave_fifo/fifo_departure/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/lopt
    SLICE_X3Y34          FDSE                                         r  slave_fifo/fifo_departure/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y34          FDSE (Prop_fdse_C_Q)         0.456    10.714 f  slave_fifo/fifo_departure/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/Q
                         net (fo=9, routed)           1.694    12.407    slave_fifo/fifo_departure_n_17
    SLICE_X1Y47          LUT6 (Prop_lut6_I2_O)        0.124    12.531 r  slave_fifo/u16WrCounter[0]_i_1/O
                         net (fo=16, routed)          0.652    13.184    slave_fifo/u16WrCounter[0]_i_1_n_0
    SLICE_X2Y49          FDRE                                         r  slave_fifo/u16WrCounter_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_64mhz_clk_pll rise edge)
                                                     15.625    15.625 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    15.625 r  sysclk_buf/O
                         net (fo=1, routed)           1.479    17.105    clk_gen/inst/clk_in
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.146    13.958 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    15.534    clk_64MHz_raw
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.625 r  clk_64MHz_buf/O
                         net (fo=913, routed)         1.520    17.146    slave_fifo/ifclk_out_OBUF
    SLICE_X2Y49          FDRE                                         r  slave_fifo/u16WrCounter_reg[8]/C
                         clock pessimism             -0.005    17.141    
                         clock uncertainty           -0.161    16.980    
    SLICE_X2Y49          FDRE (Setup_fdre_C_CE)      -0.169    16.811    slave_fifo/u16WrCounter_reg[8]
  -------------------------------------------------------------------
                         required time                         16.811    
                         arrival time                         -13.184    
  -------------------------------------------------------------------
                         slack                                  3.627    

Slack (MET) :             3.627ns  (required time - arrival time)
  Source:                 slave_fifo/fifo_departure/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_64mhz_clk_pll'  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            slave_fifo/u16WrCounter_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_64mhz_clk_pll  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_64mhz_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.813ns  (clk_64mhz_clk_pll rise@15.625ns - clk_64mhz_clk_pll fall@7.813ns)
  Data Path Delay:        2.926ns  (logic 0.580ns (19.822%)  route 2.346ns (80.178%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.930ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.520ns = ( 17.146 - 15.625 ) 
    Source Clock Delay      (SCD):    2.445ns = ( 10.258 - 7.813 ) 
    Clock Pessimism Removal (CPR):    -0.005ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_64mhz_clk_pll fall edge)
                                                      7.813     7.813 f  
    BUFGCTRL_X0Y3        BUFG                         0.000     7.813 f  sysclk_buf/O
                         net (fo=1, routed)           1.598     9.411    clk_gen/inst/clk_in
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.350     6.061 f  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655     7.717    clk_64MHz_raw
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.813 f  clk_64MHz_buf/O
                         net (fo=913, routed)         1.793     9.606    slave_fifo/ifclk_out_OBUF
    SLICE_X2Y34          LUT1 (Prop_lut1_I0_O)        0.124     9.730 r  slave_fifo/fifo_departure_i_2/O
                         net (fo=2, routed)           0.528    10.258    slave_fifo/fifo_departure/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/lopt
    SLICE_X3Y34          FDSE                                         r  slave_fifo/fifo_departure/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y34          FDSE (Prop_fdse_C_Q)         0.456    10.714 f  slave_fifo/fifo_departure/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/Q
                         net (fo=9, routed)           1.694    12.407    slave_fifo/fifo_departure_n_17
    SLICE_X1Y47          LUT6 (Prop_lut6_I2_O)        0.124    12.531 r  slave_fifo/u16WrCounter[0]_i_1/O
                         net (fo=16, routed)          0.652    13.184    slave_fifo/u16WrCounter[0]_i_1_n_0
    SLICE_X2Y49          FDRE                                         r  slave_fifo/u16WrCounter_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_64mhz_clk_pll rise edge)
                                                     15.625    15.625 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    15.625 r  sysclk_buf/O
                         net (fo=1, routed)           1.479    17.105    clk_gen/inst/clk_in
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.146    13.958 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    15.534    clk_64MHz_raw
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.625 r  clk_64MHz_buf/O
                         net (fo=913, routed)         1.520    17.146    slave_fifo/ifclk_out_OBUF
    SLICE_X2Y49          FDRE                                         r  slave_fifo/u16WrCounter_reg[9]/C
                         clock pessimism             -0.005    17.141    
                         clock uncertainty           -0.161    16.980    
    SLICE_X2Y49          FDRE (Setup_fdre_C_CE)      -0.169    16.811    slave_fifo/u16WrCounter_reg[9]
  -------------------------------------------------------------------
                         required time                         16.811    
                         arrival time                         -13.184    
  -------------------------------------------------------------------
                         slack                                  3.627    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 adc1/avg_filter1/d_acc_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_64mhz_clk_pll  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            adc1/avg_filter1/d_out_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_64mhz_clk_pll  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_64mhz_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_64mhz_clk_pll rise@0.000ns - clk_64mhz_clk_pll rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.141ns (36.476%)  route 0.246ns (63.524%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.837ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_64mhz_clk_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  sysclk_buf/O
                         net (fo=1, routed)           0.554     0.554    clk_gen/inst/clk_in
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.081    -0.527 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -0.026    clk_64MHz_raw
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_64MHz_buf/O
                         net (fo=913, routed)         0.565     0.565    adc1/avg_filter1/ifclk_out_OBUF
    SLICE_X11Y50         FDRE                                         r  adc1/avg_filter1/d_acc_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y50         FDRE (Prop_fdre_C_Q)         0.141     0.706 r  adc1/avg_filter1/d_acc_reg[18]/Q
                         net (fo=3, routed)           0.246     0.951    adc1/avg_filter1/d_acc_reg_n_0_[18]
    SLICE_X10Y49         FDRE                                         r  adc1/avg_filter1/d_out_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_64mhz_clk_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  sysclk_buf/O
                         net (fo=1, routed)           0.822     0.822    clk_gen/inst/clk_in
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.396    -0.575 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -0.029    clk_64MHz_raw
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_64MHz_buf/O
                         net (fo=913, routed)         0.837     0.837    adc1/avg_filter1/ifclk_out_OBUF
    SLICE_X10Y49         FDRE                                         r  adc1/avg_filter1/d_out_reg[14]/C
                         clock pessimism              0.000     0.837    
    SLICE_X10Y49         FDRE (Hold_fdre_C_D)         0.063     0.900    adc1/avg_filter1/d_out_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.900    
                         arrival time                           0.951    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 adc1/avg_filter1/d_acc_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_64mhz_clk_pll  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            adc1/avg_filter1/d_out_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_64mhz_clk_pll  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_64mhz_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_64mhz_clk_pll rise@0.000ns - clk_64mhz_clk_pll rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.141ns (36.661%)  route 0.244ns (63.339%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.837ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_64mhz_clk_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  sysclk_buf/O
                         net (fo=1, routed)           0.554     0.554    clk_gen/inst/clk_in
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.081    -0.527 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -0.026    clk_64MHz_raw
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_64MHz_buf/O
                         net (fo=913, routed)         0.565     0.565    adc1/avg_filter1/ifclk_out_OBUF
    SLICE_X11Y50         FDRE                                         r  adc1/avg_filter1/d_acc_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y50         FDRE (Prop_fdre_C_Q)         0.141     0.706 r  adc1/avg_filter1/d_acc_reg[19]/Q
                         net (fo=2, routed)           0.244     0.949    adc1/avg_filter1/d_acc_reg_n_0_[19]
    SLICE_X10Y49         FDRE                                         r  adc1/avg_filter1/d_out_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_64mhz_clk_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  sysclk_buf/O
                         net (fo=1, routed)           0.822     0.822    clk_gen/inst/clk_in
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.396    -0.575 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -0.029    clk_64MHz_raw
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_64MHz_buf/O
                         net (fo=913, routed)         0.837     0.837    adc1/avg_filter1/ifclk_out_OBUF
    SLICE_X10Y49         FDRE                                         r  adc1/avg_filter1/d_out_reg[15]/C
                         clock pessimism              0.000     0.837    
    SLICE_X10Y49         FDRE (Hold_fdre_C_D)         0.060     0.897    adc1/avg_filter1/d_out_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.897    
                         arrival time                           0.949    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 adc2/avg_filter2/d_out_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_64mhz_clk_pll  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_64mhz_clk_pll  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_64mhz_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_64mhz_clk_pll rise@0.000ns - clk_64mhz_clk_pll rise@0.000ns)
  Data Path Delay:        1.651ns  (logic 0.164ns (9.931%)  route 1.487ns (90.069%))
  Logic Levels:           0  
  Clock Path Skew:        1.292ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.881ns
    Source Clock Delay      (SCD):    0.589ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_64mhz_clk_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  sysclk_buf/O
                         net (fo=1, routed)           0.554     0.554    clk_gen/inst/clk_in
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.081    -0.527 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -0.026    clk_64MHz_raw
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_64MHz_buf/O
                         net (fo=913, routed)         0.589     0.589    adc2/avg_filter2/ifclk_out_OBUF
    SLICE_X6Y36          FDRE                                         r  adc2/avg_filter2/d_out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y36          FDRE (Prop_fdre_C_Q)         0.164     0.753 r  adc2/avg_filter2/d_out_reg[11]/Q
                         net (fo=3, routed)           1.487     2.240    trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[11]
    RAMB36_X0Y7          RAMB36E1                                     r  trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_64mhz_clk_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  sysclk_buf/O
                         net (fo=1, routed)           0.822     0.822    clk_gen/inst/clk_in
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.396    -0.575 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -0.029    clk_64MHz_raw
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_64MHz_buf/O
                         net (fo=913, routed)         1.209     1.209    trigger/ifclk_out_OBUF
    SLICE_X1Y39          LUT3 (Prop_lut3_I1_O)        0.056     1.265 r  trigger/backlog_fifo_i_1/O
                         net (fo=69, routed)          0.616     1.881    trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB36_X0Y7          RAMB36E1                                     r  trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000     1.881    
    RAMB36_X0Y7          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[10])
                                                      0.296     2.177    trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.177    
                         arrival time                           2.240    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 adc1/avg_filter1/d_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_64mhz_clk_pll  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[17]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_64mhz_clk_pll  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_64mhz_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_64mhz_clk_pll rise@0.000ns - clk_64mhz_clk_pll rise@0.000ns)
  Data Path Delay:        1.721ns  (logic 0.141ns (8.191%)  route 1.580ns (91.809%))
  Logic Levels:           0  
  Clock Path Skew:        1.355ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.922ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_64mhz_clk_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  sysclk_buf/O
                         net (fo=1, routed)           0.554     0.554    clk_gen/inst/clk_in
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.081    -0.527 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -0.026    clk_64MHz_raw
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_64MHz_buf/O
                         net (fo=913, routed)         0.567     0.567    adc1/avg_filter1/ifclk_out_OBUF
    SLICE_X9Y48          FDRE                                         r  adc1/avg_filter1/d_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y48          FDRE (Prop_fdre_C_Q)         0.141     0.708 r  adc1/avg_filter1/d_out_reg[3]/Q
                         net (fo=3, routed)           1.580     2.288    trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/din[15]
    RAMB36_X0Y9          RAMB36E1                                     r  trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[17]
  -------------------------------------------------------------------    -------------------

                         (clock clk_64mhz_clk_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  sysclk_buf/O
                         net (fo=1, routed)           0.822     0.822    clk_gen/inst/clk_in
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.396    -0.575 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -0.029    clk_64MHz_raw
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_64MHz_buf/O
                         net (fo=913, routed)         1.209     1.209    trigger/ifclk_out_OBUF
    SLICE_X1Y39          LUT3 (Prop_lut3_I1_O)        0.056     1.265 r  trigger/backlog_fifo_i_1/O
                         net (fo=69, routed)          0.657     1.922    trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clk
    RAMB36_X0Y9          RAMB36E1                                     r  trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000     1.922    
    RAMB36_X0Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[17])
                                                      0.296     2.218    trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.218    
                         arrival time                           2.288    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 adc1/avg_filter1/d_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_64mhz_clk_pll  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_64mhz_clk_pll  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_64mhz_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_64mhz_clk_pll rise@0.000ns - clk_64mhz_clk_pll rise@0.000ns)
  Data Path Delay:        1.723ns  (logic 0.164ns (9.520%)  route 1.559ns (90.480%))
  Logic Levels:           0  
  Clock Path Skew:        1.355ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.922ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_64mhz_clk_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  sysclk_buf/O
                         net (fo=1, routed)           0.554     0.554    clk_gen/inst/clk_in
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.081    -0.527 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -0.026    clk_64MHz_raw
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_64MHz_buf/O
                         net (fo=913, routed)         0.567     0.567    adc1/avg_filter1/ifclk_out_OBUF
    SLICE_X10Y47         FDRE                                         r  adc1/avg_filter1/d_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y47         FDRE (Prop_fdre_C_Q)         0.164     0.731 r  adc1/avg_filter1/d_out_reg[1]/Q
                         net (fo=6, routed)           1.559     2.289    trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/din[13]
    RAMB36_X0Y9          RAMB36E1                                     r  trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_64mhz_clk_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  sysclk_buf/O
                         net (fo=1, routed)           0.822     0.822    clk_gen/inst/clk_in
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.396    -0.575 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -0.029    clk_64MHz_raw
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_64MHz_buf/O
                         net (fo=913, routed)         1.209     1.209    trigger/ifclk_out_OBUF
    SLICE_X1Y39          LUT3 (Prop_lut3_I1_O)        0.056     1.265 r  trigger/backlog_fifo_i_1/O
                         net (fo=69, routed)          0.657     1.922    trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clk
    RAMB36_X0Y9          RAMB36E1                                     r  trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000     1.922    
    RAMB36_X0Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[14])
                                                      0.296     2.218    trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.218    
                         arrival time                           2.289    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 adc2/avg_filter2/d_out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_64mhz_clk_pll  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_64mhz_clk_pll  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_64mhz_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_64mhz_clk_pll rise@0.000ns - clk_64mhz_clk_pll rise@0.000ns)
  Data Path Delay:        1.661ns  (logic 0.141ns (8.489%)  route 1.520ns (91.511%))
  Logic Levels:           0  
  Clock Path Skew:        1.292ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.881ns
    Source Clock Delay      (SCD):    0.589ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_64mhz_clk_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  sysclk_buf/O
                         net (fo=1, routed)           0.554     0.554    clk_gen/inst/clk_in
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.081    -0.527 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -0.026    clk_64MHz_raw
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_64MHz_buf/O
                         net (fo=913, routed)         0.589     0.589    adc2/avg_filter2/ifclk_out_OBUF
    SLICE_X7Y35          FDRE                                         r  adc2/avg_filter2/d_out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y35          FDRE (Prop_fdre_C_Q)         0.141     0.730 r  adc2/avg_filter2/d_out_reg[9]/Q
                         net (fo=3, routed)           1.520     2.250    trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[9]
    RAMB36_X0Y7          RAMB36E1                                     r  trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_64mhz_clk_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  sysclk_buf/O
                         net (fo=1, routed)           0.822     0.822    clk_gen/inst/clk_in
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.396    -0.575 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -0.029    clk_64MHz_raw
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_64MHz_buf/O
                         net (fo=913, routed)         1.209     1.209    trigger/ifclk_out_OBUF
    SLICE_X1Y39          LUT3 (Prop_lut3_I1_O)        0.056     1.265 r  trigger/backlog_fifo_i_1/O
                         net (fo=69, routed)          0.616     1.881    trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB36_X0Y7          RAMB36E1                                     r  trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000     1.881    
    RAMB36_X0Y7          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[8])
                                                      0.296     2.177    trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.177    
                         arrival time                           2.250    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 adc1/avg_filter1/d_out_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_64mhz_clk_pll  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[25]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_64mhz_clk_pll  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_64mhz_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_64mhz_clk_pll rise@0.000ns - clk_64mhz_clk_pll rise@0.000ns)
  Data Path Delay:        1.725ns  (logic 0.164ns (9.509%)  route 1.561ns (90.491%))
  Logic Levels:           0  
  Clock Path Skew:        1.355ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.922ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_64mhz_clk_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  sysclk_buf/O
                         net (fo=1, routed)           0.554     0.554    clk_gen/inst/clk_in
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.081    -0.527 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -0.026    clk_64MHz_raw
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_64MHz_buf/O
                         net (fo=913, routed)         0.567     0.567    adc1/avg_filter1/ifclk_out_OBUF
    SLICE_X10Y49         FDRE                                         r  adc1/avg_filter1/d_out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y49         FDRE (Prop_fdre_C_Q)         0.164     0.731 r  adc1/avg_filter1/d_out_reg[10]/Q
                         net (fo=6, routed)           1.561     2.291    trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/din[22]
    RAMB36_X0Y9          RAMB36E1                                     r  trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[25]
  -------------------------------------------------------------------    -------------------

                         (clock clk_64mhz_clk_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  sysclk_buf/O
                         net (fo=1, routed)           0.822     0.822    clk_gen/inst/clk_in
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.396    -0.575 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -0.029    clk_64MHz_raw
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_64MHz_buf/O
                         net (fo=913, routed)         1.209     1.209    trigger/ifclk_out_OBUF
    SLICE_X1Y39          LUT3 (Prop_lut3_I1_O)        0.056     1.265 r  trigger/backlog_fifo_i_1/O
                         net (fo=69, routed)          0.657     1.922    trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clk
    RAMB36_X0Y9          RAMB36E1                                     r  trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000     1.922    
    RAMB36_X0Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[25])
                                                      0.296     2.218    trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.218    
                         arrival time                           2.291    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 adc1/avg_filter1/d_out_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_64mhz_clk_pll  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[28]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_64mhz_clk_pll  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_64mhz_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_64mhz_clk_pll rise@0.000ns - clk_64mhz_clk_pll rise@0.000ns)
  Data Path Delay:        1.725ns  (logic 0.164ns (9.508%)  route 1.561ns (90.492%))
  Logic Levels:           0  
  Clock Path Skew:        1.355ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.922ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_64mhz_clk_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  sysclk_buf/O
                         net (fo=1, routed)           0.554     0.554    clk_gen/inst/clk_in
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.081    -0.527 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -0.026    clk_64MHz_raw
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_64MHz_buf/O
                         net (fo=913, routed)         0.567     0.567    adc1/avg_filter1/ifclk_out_OBUF
    SLICE_X10Y49         FDRE                                         r  adc1/avg_filter1/d_out_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y49         FDRE (Prop_fdre_C_Q)         0.164     0.731 r  adc1/avg_filter1/d_out_reg[13]/Q
                         net (fo=3, routed)           1.561     2.291    trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/din[25]
    RAMB36_X0Y9          RAMB36E1                                     r  trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[28]
  -------------------------------------------------------------------    -------------------

                         (clock clk_64mhz_clk_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  sysclk_buf/O
                         net (fo=1, routed)           0.822     0.822    clk_gen/inst/clk_in
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.396    -0.575 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -0.029    clk_64MHz_raw
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_64MHz_buf/O
                         net (fo=913, routed)         1.209     1.209    trigger/ifclk_out_OBUF
    SLICE_X1Y39          LUT3 (Prop_lut3_I1_O)        0.056     1.265 r  trigger/backlog_fifo_i_1/O
                         net (fo=69, routed)          0.657     1.922    trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clk
    RAMB36_X0Y9          RAMB36E1                                     r  trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000     1.922    
    RAMB36_X0Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[28])
                                                      0.296     2.218    trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.218    
                         arrival time                           2.291    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 adc1/avg_filter1/d_acc_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_64mhz_clk_pll  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            adc1/avg_filter1/d_out_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_64mhz_clk_pll  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_64mhz_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_64mhz_clk_pll rise@0.000ns - clk_64mhz_clk_pll rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.141ns (35.435%)  route 0.257ns (64.565%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.837ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_64mhz_clk_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  sysclk_buf/O
                         net (fo=1, routed)           0.554     0.554    clk_gen/inst/clk_in
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.081    -0.527 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -0.026    clk_64MHz_raw
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_64MHz_buf/O
                         net (fo=913, routed)         0.565     0.565    adc1/avg_filter1/ifclk_out_OBUF
    SLICE_X11Y50         FDRE                                         r  adc1/avg_filter1/d_acc_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y50         FDRE (Prop_fdre_C_Q)         0.141     0.706 r  adc1/avg_filter1/d_acc_reg[16]/Q
                         net (fo=4, routed)           0.257     0.963    adc1/avg_filter1/d_acc_reg_n_0_[16]
    SLICE_X10Y49         FDRE                                         r  adc1/avg_filter1/d_out_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_64mhz_clk_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  sysclk_buf/O
                         net (fo=1, routed)           0.822     0.822    clk_gen/inst/clk_in
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.396    -0.575 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -0.029    clk_64MHz_raw
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_64MHz_buf/O
                         net (fo=913, routed)         0.837     0.837    adc1/avg_filter1/ifclk_out_OBUF
    SLICE_X10Y49         FDRE                                         r  adc1/avg_filter1/d_out_reg[12]/C
                         clock pessimism              0.000     0.837    
    SLICE_X10Y49         FDRE (Hold_fdre_C_D)         0.052     0.889    adc1/avg_filter1/d_out_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.889    
                         arrival time                           0.963    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 adc1/avg_filter2/d_out_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_64mhz_clk_pll  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_64mhz_clk_pll  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_64mhz_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_64mhz_clk_pll rise@0.000ns - clk_64mhz_clk_pll rise@0.000ns)
  Data Path Delay:        1.704ns  (logic 0.141ns (8.276%)  route 1.563ns (91.724%))
  Logic Levels:           0  
  Clock Path Skew:        1.329ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.922ns
    Source Clock Delay      (SCD):    0.593ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_64mhz_clk_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  sysclk_buf/O
                         net (fo=1, routed)           0.554     0.554    clk_gen/inst/clk_in
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.081    -0.527 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -0.026    clk_64MHz_raw
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_64MHz_buf/O
                         net (fo=913, routed)         0.593     0.593    adc1/avg_filter2/ifclk_out_OBUF
    SLICE_X5Y44          FDRE                                         r  adc1/avg_filter2/d_out_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y44          FDRE (Prop_fdre_C_Q)         0.141     0.734 r  adc1/avg_filter2/d_out_reg[13]/Q
                         net (fo=3, routed)           1.563     2.296    trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/din[9]
    RAMB36_X0Y9          RAMB36E1                                     r  trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_64mhz_clk_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  sysclk_buf/O
                         net (fo=1, routed)           0.822     0.822    clk_gen/inst/clk_in
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.396    -0.575 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -0.029    clk_64MHz_raw
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_64MHz_buf/O
                         net (fo=913, routed)         1.209     1.209    trigger/ifclk_out_OBUF
    SLICE_X1Y39          LUT3 (Prop_lut3_I1_O)        0.056     1.265 r  trigger/backlog_fifo_i_1/O
                         net (fo=69, routed)          0.657     1.922    trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clk
    RAMB36_X0Y9          RAMB36E1                                     r  trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000     1.922    
    RAMB36_X0Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[10])
                                                      0.296     2.218    trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.218    
                         arrival time                           2.296    
  -------------------------------------------------------------------
                         slack                                  0.078    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_64mhz_clk_pll
Waveform(ns):       { 0.000 7.813 }
Period(ns):         15.625
Sources:            { clk_gen/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         15.625      13.049     RAMB36_X0Y9     trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         15.625      13.049     RAMB36_X0Y9     trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         15.625      13.049     RAMB36_X0Y8     slave_fifo/fifo_departure/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         15.625      13.049     RAMB36_X0Y8     slave_fifo/fifo_departure/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         15.625      13.049     RAMB36_X0Y6     slave_fifo/fifo_departure/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         15.625      13.049     RAMB36_X0Y6     slave_fifo/fifo_departure/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         15.625      13.049     RAMB36_X0Y7     trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         15.625      13.049     RAMB36_X0Y7     trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         15.625      13.049     RAMB18_X0Y20    slave_fifo/fifo_arrival/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         15.625      13.049     RAMB18_X0Y20    slave_fifo/fifo_arrival/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       15.625      144.375    PLLE2_ADV_X1Y0  clk_gen/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         7.813       6.833      SLICE_X2Y52     slave_fifo/fifo_arrival/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         7.813       6.833      SLICE_X2Y52     slave_fifo/fifo_arrival/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         7.813       6.833      SLICE_X2Y52     slave_fifo/fifo_arrival/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         7.813       6.833      SLICE_X2Y29     slave_fifo/fifo_departure/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         7.813       6.833      SLICE_X2Y29     slave_fifo/fifo_departure/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         7.813       6.833      SLICE_X2Y52     slave_fifo/fifo_arrival/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         7.813       6.833      SLICE_X2Y52     slave_fifo/fifo_arrival/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         7.813       6.833      SLICE_X2Y52     slave_fifo/fifo_arrival/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         7.813       6.833      SLICE_X8Y40     slave_fifo/fifo_departure/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         7.813       6.833      SLICE_X8Y40     slave_fifo/fifo_departure/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         7.813       6.833      SLICE_X8Y40     slave_fifo/fifo_departure/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         7.813       6.833      SLICE_X8Y40     slave_fifo/fifo_departure/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         7.813       6.833      SLICE_X2Y52     slave_fifo/fifo_arrival/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         7.813       6.833      SLICE_X2Y52     slave_fifo/fifo_arrival/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         7.813       6.833      SLICE_X2Y52     slave_fifo/fifo_arrival/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         7.813       6.833      SLICE_X2Y52     slave_fifo/fifo_arrival/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         7.813       6.833      SLICE_X2Y52     slave_fifo/fifo_arrival/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         7.813       6.833      SLICE_X2Y52     slave_fifo/fifo_arrival/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         7.813       6.833      SLICE_X2Y29     slave_fifo/fifo_departure/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         7.813       6.833      SLICE_X2Y29     slave_fifo/fifo_departure/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_pll
  To Clock:  clkfbout_clk_pll

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       14.171ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_pll
Waveform(ns):       { 0.000 19.231 }
Period(ns):         38.462
Sources:            { clk_gen/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         38.462      36.307     BUFGCTRL_X0Y2   clk_gen/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         38.462      37.213     PLLE2_ADV_X1Y0  clk_gen/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         38.462      37.213     PLLE2_ADV_X1Y0  clk_gen/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        38.462      14.171     PLLE2_ADV_X1Y0  clk_gen/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       38.462      121.538    PLLE2_ADV_X1Y0  clk_gen/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_in
  To Clock:  clk_in

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       36.307ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_in
Waveform(ns):       { 0.000 19.231 }
Period(ns):         38.462
Sources:            { clk_in }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     BUFG/I   n/a            2.155         38.462      36.307     BUFGCTRL_X0Y3  sysclk_buf/I



---------------------------------------------------------------------------------------------------
From Clock:  clk_64mhz_90_clk_pll
  To Clock:  clk_64mhz_clk_pll

Setup :            0  Failing Endpoints,  Worst Slack        1.728ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        3.492ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.728ns  (required time - arrival time)
  Source:                 adc1/adc/d1_out_reg[9]/C
                            (falling edge-triggered cell FDRE clocked by clk_64mhz_90_clk_pll  {rise@3.906ns fall@11.719ns period=15.625ns})
  Destination:            adc1/m_filter2/d_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_64mhz_clk_pll  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_64mhz_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.906ns  (clk_64mhz_clk_pll rise@15.625ns - clk_64mhz_90_clk_pll fall@11.719ns)
  Data Path Delay:        1.458ns  (logic 0.484ns (33.189%)  route 0.974ns (66.811%))
  Logic Levels:           0  
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.449ns = ( 17.075 - 15.625 ) 
    Source Clock Delay      (SCD):    1.569ns = ( 13.288 - 11.719 ) 
    Clock Pessimism Removal (CPR):    -0.084ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_64mhz_90_clk_pll fall edge)
                                                     11.719    11.719 f  
    BUFGCTRL_X0Y3        BUFG                         0.000    11.719 f  sysclk_buf/O
                         net (fo=1, routed)           1.598    13.317    clk_gen/inst/clk_in
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.350     9.967 f  clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    11.623    clk_64MHz_90_raw
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    11.719 f  clk_64MHz_90_buf/O
                         net (fo=56, routed)          1.569    13.288    adc1/adc/clk_64MHz_90
    SLICE_X12Y46         FDRE                                         r  adc1/adc/d1_out_reg[9]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y46         FDRE (Prop_fdre_C_Q)         0.484    13.772 r  adc1/adc/d1_out_reg[9]/Q
                         net (fo=1, routed)           0.974    14.747    adc1/m_filter2/D[9]
    SLICE_X12Y42         FDRE                                         r  adc1/m_filter2/d_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_64mhz_clk_pll rise edge)
                                                     15.625    15.625 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    15.625 r  sysclk_buf/O
                         net (fo=1, routed)           1.479    17.105    clk_gen/inst/clk_in
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.146    13.958 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    15.534    clk_64MHz_raw
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.625 r  clk_64MHz_buf/O
                         net (fo=913, routed)         1.449    17.075    adc1/m_filter2/ifclk_out_OBUF
    SLICE_X12Y42         FDRE                                         r  adc1/m_filter2/d_reg[9]/C
                         clock pessimism             -0.084    16.990    
                         clock uncertainty           -0.281    16.709    
    SLICE_X12Y42         FDRE (Setup_fdre_C_D)       -0.235    16.474    adc1/m_filter2/d_reg[9]
  -------------------------------------------------------------------
                         required time                         16.474    
                         arrival time                         -14.747    
  -------------------------------------------------------------------
                         slack                                  1.728    

Slack (MET) :             1.973ns  (required time - arrival time)
  Source:                 adc2/adc/d1_out_reg[12]/C
                            (falling edge-triggered cell FDRE clocked by clk_64mhz_90_clk_pll  {rise@3.906ns fall@11.719ns period=15.625ns})
  Destination:            adc2/m_filter2/d_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_64mhz_clk_pll  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_64mhz_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.906ns  (clk_64mhz_clk_pll rise@15.625ns - clk_64mhz_90_clk_pll fall@11.719ns)
  Data Path Delay:        1.277ns  (logic 0.422ns (33.034%)  route 0.855ns (66.965%))
  Logic Levels:           0  
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.511ns = ( 17.137 - 15.625 ) 
    Source Clock Delay      (SCD):    1.560ns = ( 13.279 - 11.719 ) 
    Clock Pessimism Removal (CPR):    -0.084ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_64mhz_90_clk_pll fall edge)
                                                     11.719    11.719 f  
    BUFGCTRL_X0Y3        BUFG                         0.000    11.719 f  sysclk_buf/O
                         net (fo=1, routed)           1.598    13.317    clk_gen/inst/clk_in
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.350     9.967 f  clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    11.623    clk_64MHz_90_raw
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    11.719 f  clk_64MHz_90_buf/O
                         net (fo=56, routed)          1.560    13.279    adc2/adc/clk_64MHz_90
    SLICE_X11Y32         FDRE                                         r  adc2/adc/d1_out_reg[12]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y32         FDRE (Prop_fdre_C_Q)         0.422    13.701 r  adc2/adc/d1_out_reg[12]/Q
                         net (fo=1, routed)           0.855    14.557    adc2/m_filter2/D[12]
    SLICE_X4Y34          FDRE                                         r  adc2/m_filter2/d_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_64mhz_clk_pll rise edge)
                                                     15.625    15.625 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    15.625 r  sysclk_buf/O
                         net (fo=1, routed)           1.479    17.105    clk_gen/inst/clk_in
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.146    13.958 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    15.534    clk_64MHz_raw
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.625 r  clk_64MHz_buf/O
                         net (fo=913, routed)         1.511    17.137    adc2/m_filter2/ifclk_out_OBUF
    SLICE_X4Y34          FDRE                                         r  adc2/m_filter2/d_reg[12]/C
                         clock pessimism             -0.084    17.052    
                         clock uncertainty           -0.281    16.771    
    SLICE_X4Y34          FDRE (Setup_fdre_C_D)       -0.242    16.529    adc2/m_filter2/d_reg[12]
  -------------------------------------------------------------------
                         required time                         16.529    
                         arrival time                         -14.557    
  -------------------------------------------------------------------
                         slack                                  1.973    

Slack (MET) :             2.006ns  (required time - arrival time)
  Source:                 adc1/adc/d1_out_reg[10]/C
                            (falling edge-triggered cell FDRE clocked by clk_64mhz_90_clk_pll  {rise@3.906ns fall@11.719ns period=15.625ns})
  Destination:            adc1/m_filter2/d_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_64mhz_clk_pll  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_64mhz_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.906ns  (clk_64mhz_clk_pll rise@15.625ns - clk_64mhz_90_clk_pll fall@11.719ns)
  Data Path Delay:        1.370ns  (logic 0.524ns (38.248%)  route 0.846ns (61.752%))
  Logic Levels:           0  
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.449ns = ( 17.075 - 15.625 ) 
    Source Clock Delay      (SCD):    1.569ns = ( 13.288 - 11.719 ) 
    Clock Pessimism Removal (CPR):    -0.084ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_64mhz_90_clk_pll fall edge)
                                                     11.719    11.719 f  
    BUFGCTRL_X0Y3        BUFG                         0.000    11.719 f  sysclk_buf/O
                         net (fo=1, routed)           1.598    13.317    clk_gen/inst/clk_in
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.350     9.967 f  clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    11.623    clk_64MHz_90_raw
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    11.719 f  clk_64MHz_90_buf/O
                         net (fo=56, routed)          1.569    13.288    adc1/adc/clk_64MHz_90
    SLICE_X12Y46         FDRE                                         r  adc1/adc/d1_out_reg[10]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y46         FDRE (Prop_fdre_C_Q)         0.524    13.812 r  adc1/adc/d1_out_reg[10]/Q
                         net (fo=1, routed)           0.846    14.658    adc1/m_filter2/D[10]
    SLICE_X12Y42         FDRE                                         r  adc1/m_filter2/d_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_64mhz_clk_pll rise edge)
                                                     15.625    15.625 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    15.625 r  sysclk_buf/O
                         net (fo=1, routed)           1.479    17.105    clk_gen/inst/clk_in
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.146    13.958 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    15.534    clk_64MHz_raw
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.625 r  clk_64MHz_buf/O
                         net (fo=913, routed)         1.449    17.075    adc1/m_filter2/ifclk_out_OBUF
    SLICE_X12Y42         FDRE                                         r  adc1/m_filter2/d_reg[10]/C
                         clock pessimism             -0.084    16.990    
                         clock uncertainty           -0.281    16.709    
    SLICE_X12Y42         FDRE (Setup_fdre_C_D)       -0.045    16.664    adc1/m_filter2/d_reg[10]
  -------------------------------------------------------------------
                         required time                         16.664    
                         arrival time                         -14.658    
  -------------------------------------------------------------------
                         slack                                  2.006    

Slack (MET) :             2.015ns  (required time - arrival time)
  Source:                 adc1/adc/d1_out_reg[12]/C
                            (falling edge-triggered cell FDRE clocked by clk_64mhz_90_clk_pll  {rise@3.906ns fall@11.719ns period=15.625ns})
  Destination:            adc1/m_filter2/d_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_64mhz_clk_pll  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_64mhz_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.906ns  (clk_64mhz_clk_pll rise@15.625ns - clk_64mhz_90_clk_pll fall@11.719ns)
  Data Path Delay:        1.149ns  (logic 0.484ns (42.108%)  route 0.665ns (57.892%))
  Logic Levels:           0  
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.450ns = ( 17.076 - 15.625 ) 
    Source Clock Delay      (SCD):    1.569ns = ( 13.288 - 11.719 ) 
    Clock Pessimism Removal (CPR):    -0.084ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_64mhz_90_clk_pll fall edge)
                                                     11.719    11.719 f  
    BUFGCTRL_X0Y3        BUFG                         0.000    11.719 f  sysclk_buf/O
                         net (fo=1, routed)           1.598    13.317    clk_gen/inst/clk_in
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.350     9.967 f  clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    11.623    clk_64MHz_90_raw
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    11.719 f  clk_64MHz_90_buf/O
                         net (fo=56, routed)          1.569    13.288    adc1/adc/clk_64MHz_90
    SLICE_X12Y46         FDRE                                         r  adc1/adc/d1_out_reg[12]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y46         FDRE (Prop_fdre_C_Q)         0.484    13.772 r  adc1/adc/d1_out_reg[12]/Q
                         net (fo=1, routed)           0.665    14.438    adc1/m_filter2/D[12]
    SLICE_X13Y43         FDRE                                         r  adc1/m_filter2/d_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_64mhz_clk_pll rise edge)
                                                     15.625    15.625 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    15.625 r  sysclk_buf/O
                         net (fo=1, routed)           1.479    17.105    clk_gen/inst/clk_in
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.146    13.958 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    15.534    clk_64MHz_raw
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.625 r  clk_64MHz_buf/O
                         net (fo=913, routed)         1.450    17.076    adc1/m_filter2/ifclk_out_OBUF
    SLICE_X13Y43         FDRE                                         r  adc1/m_filter2/d_reg[12]/C
                         clock pessimism             -0.084    16.991    
                         clock uncertainty           -0.281    16.710    
    SLICE_X13Y43         FDRE (Setup_fdre_C_D)       -0.258    16.452    adc1/m_filter2/d_reg[12]
  -------------------------------------------------------------------
                         required time                         16.452    
                         arrival time                         -14.438    
  -------------------------------------------------------------------
                         slack                                  2.015    

Slack (MET) :             2.022ns  (required time - arrival time)
  Source:                 adc2/adc/d1_out_reg[9]/C
                            (falling edge-triggered cell FDRE clocked by clk_64mhz_90_clk_pll  {rise@3.906ns fall@11.719ns period=15.625ns})
  Destination:            adc2/m_filter2/d_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_64mhz_clk_pll  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_64mhz_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.906ns  (clk_64mhz_clk_pll rise@15.625ns - clk_64mhz_90_clk_pll fall@11.719ns)
  Data Path Delay:        1.218ns  (logic 0.484ns (39.724%)  route 0.734ns (60.276%))
  Logic Levels:           0  
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.511ns = ( 17.137 - 15.625 ) 
    Source Clock Delay      (SCD):    1.560ns = ( 13.279 - 11.719 ) 
    Clock Pessimism Removal (CPR):    -0.084ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_64mhz_90_clk_pll fall edge)
                                                     11.719    11.719 f  
    BUFGCTRL_X0Y3        BUFG                         0.000    11.719 f  sysclk_buf/O
                         net (fo=1, routed)           1.598    13.317    clk_gen/inst/clk_in
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.350     9.967 f  clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    11.623    clk_64MHz_90_raw
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    11.719 f  clk_64MHz_90_buf/O
                         net (fo=56, routed)          1.560    13.279    adc2/adc/clk_64MHz_90
    SLICE_X10Y32         FDRE                                         r  adc2/adc/d1_out_reg[9]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y32         FDRE (Prop_fdre_C_Q)         0.484    13.763 r  adc2/adc/d1_out_reg[9]/Q
                         net (fo=1, routed)           0.734    14.498    adc2/m_filter2/D[9]
    SLICE_X4Y34          FDRE                                         r  adc2/m_filter2/d_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_64mhz_clk_pll rise edge)
                                                     15.625    15.625 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    15.625 r  sysclk_buf/O
                         net (fo=1, routed)           1.479    17.105    clk_gen/inst/clk_in
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.146    13.958 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    15.534    clk_64MHz_raw
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.625 r  clk_64MHz_buf/O
                         net (fo=913, routed)         1.511    17.137    adc2/m_filter2/ifclk_out_OBUF
    SLICE_X4Y34          FDRE                                         r  adc2/m_filter2/d_reg[9]/C
                         clock pessimism             -0.084    17.052    
                         clock uncertainty           -0.281    16.771    
    SLICE_X4Y34          FDRE (Setup_fdre_C_D)       -0.252    16.519    adc2/m_filter2/d_reg[9]
  -------------------------------------------------------------------
                         required time                         16.519    
                         arrival time                         -14.498    
  -------------------------------------------------------------------
                         slack                                  2.022    

Slack (MET) :             2.043ns  (required time - arrival time)
  Source:                 adc1/adc/d1_out_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by clk_64mhz_90_clk_pll  {rise@3.906ns fall@11.719ns period=15.625ns})
  Destination:            adc1/m_filter2/d_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_64mhz_clk_pll  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_64mhz_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.906ns  (clk_64mhz_clk_pll rise@15.625ns - clk_64mhz_90_clk_pll fall@11.719ns)
  Data Path Delay:        1.140ns  (logic 0.484ns (42.443%)  route 0.656ns (57.557%))
  Logic Levels:           0  
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.450ns = ( 17.076 - 15.625 ) 
    Source Clock Delay      (SCD):    1.569ns = ( 13.288 - 11.719 ) 
    Clock Pessimism Removal (CPR):    -0.084ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_64mhz_90_clk_pll fall edge)
                                                     11.719    11.719 f  
    BUFGCTRL_X0Y3        BUFG                         0.000    11.719 f  sysclk_buf/O
                         net (fo=1, routed)           1.598    13.317    clk_gen/inst/clk_in
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.350     9.967 f  clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    11.623    clk_64MHz_90_raw
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    11.719 f  clk_64MHz_90_buf/O
                         net (fo=56, routed)          1.569    13.288    adc1/adc/clk_64MHz_90
    SLICE_X12Y46         FDRE                                         r  adc1/adc/d1_out_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y46         FDRE (Prop_fdre_C_Q)         0.484    13.772 r  adc1/adc/d1_out_reg[2]/Q
                         net (fo=1, routed)           0.656    14.429    adc1/m_filter2/D[2]
    SLICE_X11Y42         FDRE                                         r  adc1/m_filter2/d_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_64mhz_clk_pll rise edge)
                                                     15.625    15.625 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    15.625 r  sysclk_buf/O
                         net (fo=1, routed)           1.479    17.105    clk_gen/inst/clk_in
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.146    13.958 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    15.534    clk_64MHz_raw
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.625 r  clk_64MHz_buf/O
                         net (fo=913, routed)         1.450    17.076    adc1/m_filter2/ifclk_out_OBUF
    SLICE_X11Y42         FDRE                                         r  adc1/m_filter2/d_reg[2]/C
                         clock pessimism             -0.084    16.991    
                         clock uncertainty           -0.281    16.710    
    SLICE_X11Y42         FDRE (Setup_fdre_C_D)       -0.239    16.471    adc1/m_filter2/d_reg[2]
  -------------------------------------------------------------------
                         required time                         16.471    
                         arrival time                         -14.429    
  -------------------------------------------------------------------
                         slack                                  2.043    

Slack (MET) :             2.054ns  (required time - arrival time)
  Source:                 adc1/adc/d1_out_reg[8]/C
                            (falling edge-triggered cell FDRE clocked by clk_64mhz_90_clk_pll  {rise@3.906ns fall@11.719ns period=15.625ns})
  Destination:            adc1/m_filter2/d_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_64mhz_clk_pll  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_64mhz_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.906ns  (clk_64mhz_clk_pll rise@15.625ns - clk_64mhz_90_clk_pll fall@11.719ns)
  Data Path Delay:        1.112ns  (logic 0.484ns (43.518%)  route 0.628ns (56.482%))
  Logic Levels:           0  
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.449ns = ( 17.075 - 15.625 ) 
    Source Clock Delay      (SCD):    1.569ns = ( 13.288 - 11.719 ) 
    Clock Pessimism Removal (CPR):    -0.084ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_64mhz_90_clk_pll fall edge)
                                                     11.719    11.719 f  
    BUFGCTRL_X0Y3        BUFG                         0.000    11.719 f  sysclk_buf/O
                         net (fo=1, routed)           1.598    13.317    clk_gen/inst/clk_in
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.350     9.967 f  clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    11.623    clk_64MHz_90_raw
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    11.719 f  clk_64MHz_90_buf/O
                         net (fo=56, routed)          1.569    13.288    adc1/adc/clk_64MHz_90
    SLICE_X12Y46         FDRE                                         r  adc1/adc/d1_out_reg[8]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y46         FDRE (Prop_fdre_C_Q)         0.484    13.772 r  adc1/adc/d1_out_reg[8]/Q
                         net (fo=1, routed)           0.628    14.400    adc1/m_filter2/D[8]
    SLICE_X13Y42         FDRE                                         r  adc1/m_filter2/d_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_64mhz_clk_pll rise edge)
                                                     15.625    15.625 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    15.625 r  sysclk_buf/O
                         net (fo=1, routed)           1.479    17.105    clk_gen/inst/clk_in
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.146    13.958 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    15.534    clk_64MHz_raw
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.625 r  clk_64MHz_buf/O
                         net (fo=913, routed)         1.449    17.075    adc1/m_filter2/ifclk_out_OBUF
    SLICE_X13Y42         FDRE                                         r  adc1/m_filter2/d_reg[8]/C
                         clock pessimism             -0.084    16.990    
                         clock uncertainty           -0.281    16.709    
    SLICE_X13Y42         FDRE (Setup_fdre_C_D)       -0.255    16.454    adc1/m_filter2/d_reg[8]
  -------------------------------------------------------------------
                         required time                         16.454    
                         arrival time                         -14.400    
  -------------------------------------------------------------------
                         slack                                  2.054    

Slack (MET) :             2.070ns  (required time - arrival time)
  Source:                 adc1/adc/d1_out_reg[6]/C
                            (falling edge-triggered cell FDRE clocked by clk_64mhz_90_clk_pll  {rise@3.906ns fall@11.719ns period=15.625ns})
  Destination:            adc1/m_filter2/d_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_64mhz_clk_pll  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_64mhz_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.906ns  (clk_64mhz_clk_pll rise@15.625ns - clk_64mhz_90_clk_pll fall@11.719ns)
  Data Path Delay:        1.113ns  (logic 0.484ns (43.469%)  route 0.629ns (56.531%))
  Logic Levels:           0  
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.449ns = ( 17.075 - 15.625 ) 
    Source Clock Delay      (SCD):    1.569ns = ( 13.288 - 11.719 ) 
    Clock Pessimism Removal (CPR):    -0.084ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_64mhz_90_clk_pll fall edge)
                                                     11.719    11.719 f  
    BUFGCTRL_X0Y3        BUFG                         0.000    11.719 f  sysclk_buf/O
                         net (fo=1, routed)           1.598    13.317    clk_gen/inst/clk_in
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.350     9.967 f  clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    11.623    clk_64MHz_90_raw
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    11.719 f  clk_64MHz_90_buf/O
                         net (fo=56, routed)          1.569    13.288    adc1/adc/clk_64MHz_90
    SLICE_X12Y45         FDRE                                         r  adc1/adc/d1_out_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y45         FDRE (Prop_fdre_C_Q)         0.484    13.772 r  adc1/adc/d1_out_reg[6]/Q
                         net (fo=1, routed)           0.629    14.402    adc1/m_filter2/D[6]
    SLICE_X13Y42         FDRE                                         r  adc1/m_filter2/d_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_64mhz_clk_pll rise edge)
                                                     15.625    15.625 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    15.625 r  sysclk_buf/O
                         net (fo=1, routed)           1.479    17.105    clk_gen/inst/clk_in
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.146    13.958 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    15.534    clk_64MHz_raw
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.625 r  clk_64MHz_buf/O
                         net (fo=913, routed)         1.449    17.075    adc1/m_filter2/ifclk_out_OBUF
    SLICE_X13Y42         FDRE                                         r  adc1/m_filter2/d_reg[6]/C
                         clock pessimism             -0.084    16.990    
                         clock uncertainty           -0.281    16.709    
    SLICE_X13Y42         FDRE (Setup_fdre_C_D)       -0.238    16.471    adc1/m_filter2/d_reg[6]
  -------------------------------------------------------------------
                         required time                         16.471    
                         arrival time                         -14.402    
  -------------------------------------------------------------------
                         slack                                  2.070    

Slack (MET) :             2.095ns  (required time - arrival time)
  Source:                 adc1/adc/d1_out_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by clk_64mhz_90_clk_pll  {rise@3.906ns fall@11.719ns period=15.625ns})
  Destination:            adc1/m_filter2/d_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_64mhz_clk_pll  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_64mhz_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.906ns  (clk_64mhz_clk_pll rise@15.625ns - clk_64mhz_90_clk_pll fall@11.719ns)
  Data Path Delay:        1.295ns  (logic 0.524ns (40.459%)  route 0.771ns (59.541%))
  Logic Levels:           0  
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.449ns = ( 17.075 - 15.625 ) 
    Source Clock Delay      (SCD):    1.569ns = ( 13.288 - 11.719 ) 
    Clock Pessimism Removal (CPR):    -0.084ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_64mhz_90_clk_pll fall edge)
                                                     11.719    11.719 f  
    BUFGCTRL_X0Y3        BUFG                         0.000    11.719 f  sysclk_buf/O
                         net (fo=1, routed)           1.598    13.317    clk_gen/inst/clk_in
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.350     9.967 f  clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    11.623    clk_64MHz_90_raw
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    11.719 f  clk_64MHz_90_buf/O
                         net (fo=56, routed)          1.569    13.288    adc1/adc/clk_64MHz_90
    SLICE_X12Y46         FDRE                                         r  adc1/adc/d1_out_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y46         FDRE (Prop_fdre_C_Q)         0.524    13.812 r  adc1/adc/d1_out_reg[1]/Q
                         net (fo=1, routed)           0.771    14.583    adc1/m_filter2/D[1]
    SLICE_X14Y42         FDRE                                         r  adc1/m_filter2/d_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_64mhz_clk_pll rise edge)
                                                     15.625    15.625 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    15.625 r  sysclk_buf/O
                         net (fo=1, routed)           1.479    17.105    clk_gen/inst/clk_in
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.146    13.958 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    15.534    clk_64MHz_raw
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.625 r  clk_64MHz_buf/O
                         net (fo=913, routed)         1.449    17.075    adc1/m_filter2/ifclk_out_OBUF
    SLICE_X14Y42         FDRE                                         r  adc1/m_filter2/d_reg[1]/C
                         clock pessimism             -0.084    16.990    
                         clock uncertainty           -0.281    16.709    
    SLICE_X14Y42         FDRE (Setup_fdre_C_D)       -0.031    16.678    adc1/m_filter2/d_reg[1]
  -------------------------------------------------------------------
                         required time                         16.678    
                         arrival time                         -14.583    
  -------------------------------------------------------------------
                         slack                                  2.095    

Slack (MET) :             2.132ns  (required time - arrival time)
  Source:                 adc2/adc/d1_out_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by clk_64mhz_90_clk_pll  {rise@3.906ns fall@11.719ns period=15.625ns})
  Destination:            adc2/m_filter2/d_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_64mhz_clk_pll  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_64mhz_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.906ns  (clk_64mhz_clk_pll rise@15.625ns - clk_64mhz_90_clk_pll fall@11.719ns)
  Data Path Delay:        1.264ns  (logic 0.524ns (41.451%)  route 0.740ns (58.549%))
  Logic Levels:           0  
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.510ns = ( 17.136 - 15.625 ) 
    Source Clock Delay      (SCD):    1.560ns = ( 13.279 - 11.719 ) 
    Clock Pessimism Removal (CPR):    -0.084ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_64mhz_90_clk_pll fall edge)
                                                     11.719    11.719 f  
    BUFGCTRL_X0Y3        BUFG                         0.000    11.719 f  sysclk_buf/O
                         net (fo=1, routed)           1.598    13.317    clk_gen/inst/clk_in
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.350     9.967 f  clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    11.623    clk_64MHz_90_raw
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    11.719 f  clk_64MHz_90_buf/O
                         net (fo=56, routed)          1.560    13.279    adc2/adc/clk_64MHz_90
    SLICE_X10Y32         FDRE                                         r  adc2/adc/d1_out_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y32         FDRE (Prop_fdre_C_Q)         0.524    13.803 r  adc2/adc/d1_out_reg[3]/Q
                         net (fo=1, routed)           0.740    14.543    adc2/m_filter2/D[3]
    SLICE_X7Y33          FDRE                                         r  adc2/m_filter2/d_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_64mhz_clk_pll rise edge)
                                                     15.625    15.625 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    15.625 r  sysclk_buf/O
                         net (fo=1, routed)           1.479    17.105    clk_gen/inst/clk_in
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.146    13.958 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    15.534    clk_64MHz_raw
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.625 r  clk_64MHz_buf/O
                         net (fo=913, routed)         1.510    17.136    adc2/m_filter2/ifclk_out_OBUF
    SLICE_X7Y33          FDRE                                         r  adc2/m_filter2/d_reg[3]/C
                         clock pessimism             -0.084    17.051    
                         clock uncertainty           -0.281    16.770    
    SLICE_X7Y33          FDRE (Setup_fdre_C_D)       -0.095    16.675    adc2/m_filter2/d_reg[3]
  -------------------------------------------------------------------
                         required time                         16.675    
                         arrival time                         -14.543    
  -------------------------------------------------------------------
                         slack                                  2.132    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.492ns  (arrival time - required time)
  Source:                 adc2/adc/d0_out_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_64mhz_90_clk_pll  {rise@3.906ns fall@11.719ns period=15.625ns})
  Destination:            adc2/m_filter1/d_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_64mhz_clk_pll  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_64mhz_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -3.906ns  (clk_64mhz_clk_pll rise@0.000ns - clk_64mhz_90_clk_pll rise@3.906ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.562ns = ( 4.468 - 3.906 ) 
    Clock Pessimism Removal (CPR):    -0.048ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_64mhz_90_clk_pll rise edge)
                                                      3.906     3.906 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     3.906 r  sysclk_buf/O
                         net (fo=1, routed)           0.554     4.460    clk_gen/inst/clk_in
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.081     3.379 r  clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501     3.880    clk_64MHz_90_raw
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     3.906 r  clk_64MHz_90_buf/O
                         net (fo=56, routed)          0.562     4.468    adc2/adc/clk_64MHz_90
    SLICE_X13Y34         FDRE                                         r  adc2/adc/d0_out_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y34         FDRE (Prop_fdre_C_Q)         0.141     4.609 r  adc2/adc/d0_out_reg[13]/Q
                         net (fo=1, routed)           0.110     4.719    adc2/m_filter1/D[13]
    SLICE_X13Y33         FDRE                                         r  adc2/m_filter1/d_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_64mhz_clk_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  sysclk_buf/O
                         net (fo=1, routed)           0.822     0.822    clk_gen/inst/clk_in
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.396    -0.575 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -0.029    clk_64MHz_raw
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_64MHz_buf/O
                         net (fo=913, routed)         0.829     0.829    adc2/m_filter1/ifclk_out_OBUF
    SLICE_X13Y33         FDRE                                         r  adc2/m_filter1/d_reg[13]/C
                         clock pessimism              0.048     0.876    
                         clock uncertainty            0.281     1.157    
    SLICE_X13Y33         FDRE (Hold_fdre_C_D)         0.070     1.227    adc2/m_filter1/d_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.227    
                         arrival time                           4.719    
  -------------------------------------------------------------------
                         slack                                  3.492    

Slack (MET) :             3.494ns  (arrival time - required time)
  Source:                 adc2/adc/d0_out_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_64mhz_90_clk_pll  {rise@3.906ns fall@11.719ns period=15.625ns})
  Destination:            adc2/m_filter1/d_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_64mhz_clk_pll  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_64mhz_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -3.906ns  (clk_64mhz_clk_pll rise@0.000ns - clk_64mhz_90_clk_pll rise@3.906ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.560ns = ( 4.466 - 3.906 ) 
    Clock Pessimism Removal (CPR):    -0.048ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_64mhz_90_clk_pll rise edge)
                                                      3.906     3.906 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     3.906 r  sysclk_buf/O
                         net (fo=1, routed)           0.554     4.460    clk_gen/inst/clk_in
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.081     3.379 r  clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501     3.880    clk_64MHz_90_raw
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     3.906 r  clk_64MHz_90_buf/O
                         net (fo=56, routed)          0.560     4.466    adc2/adc/clk_64MHz_90
    SLICE_X13Y32         FDSE                                         r  adc2/adc/d0_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y32         FDSE (Prop_fdse_C_Q)         0.141     4.607 r  adc2/adc/d0_out_reg[4]/Q
                         net (fo=1, routed)           0.112     4.719    adc2/m_filter1/D[4]
    SLICE_X13Y31         FDRE                                         r  adc2/m_filter1/d_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_64mhz_clk_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  sysclk_buf/O
                         net (fo=1, routed)           0.822     0.822    clk_gen/inst/clk_in
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.396    -0.575 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -0.029    clk_64MHz_raw
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_64MHz_buf/O
                         net (fo=913, routed)         0.827     0.827    adc2/m_filter1/ifclk_out_OBUF
    SLICE_X13Y31         FDRE                                         r  adc2/m_filter1/d_reg[4]/C
                         clock pessimism              0.048     0.874    
                         clock uncertainty            0.281     1.155    
    SLICE_X13Y31         FDRE (Hold_fdre_C_D)         0.070     1.225    adc2/m_filter1/d_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.225    
                         arrival time                           4.719    
  -------------------------------------------------------------------
                         slack                                  3.494    

Slack (MET) :             3.507ns  (arrival time - required time)
  Source:                 adc1/adc/d0_out_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clk_64mhz_90_clk_pll  {rise@3.906ns fall@11.719ns period=15.625ns})
  Destination:            adc1/m_filter1/d_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_64mhz_clk_pll  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_64mhz_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -3.906ns  (clk_64mhz_clk_pll rise@0.000ns - clk_64mhz_90_clk_pll rise@3.906ns)
  Data Path Delay:        0.265ns  (logic 0.164ns (61.886%)  route 0.101ns (38.114%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.565ns = ( 4.471 - 3.906 ) 
    Clock Pessimism Removal (CPR):    -0.048ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_64mhz_90_clk_pll rise edge)
                                                      3.906     3.906 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     3.906 r  sysclk_buf/O
                         net (fo=1, routed)           0.554     4.460    clk_gen/inst/clk_in
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.081     3.379 r  clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501     3.880    clk_64MHz_90_raw
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     3.906 r  clk_64MHz_90_buf/O
                         net (fo=56, routed)          0.565     4.471    adc1/adc/clk_64MHz_90
    SLICE_X14Y50         FDSE                                         r  adc1/adc/d0_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y50         FDSE (Prop_fdse_C_Q)         0.164     4.635 r  adc1/adc/d0_out_reg[5]/Q
                         net (fo=1, routed)           0.101     4.736    adc1/m_filter1/D[5]
    SLICE_X13Y50         FDRE                                         r  adc1/m_filter1/d_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_64mhz_clk_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  sysclk_buf/O
                         net (fo=1, routed)           0.822     0.822    clk_gen/inst/clk_in
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.396    -0.575 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -0.029    clk_64MHz_raw
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_64MHz_buf/O
                         net (fo=913, routed)         0.834     0.834    adc1/m_filter1/ifclk_out_OBUF
    SLICE_X13Y50         FDRE                                         r  adc1/m_filter1/d_reg[5]/C
                         clock pessimism              0.048     0.882    
                         clock uncertainty            0.281     1.163    
    SLICE_X13Y50         FDRE (Hold_fdre_C_D)         0.066     1.229    adc1/m_filter1/d_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.229    
                         arrival time                           4.736    
  -------------------------------------------------------------------
                         slack                                  3.507    

Slack (MET) :             3.518ns  (arrival time - required time)
  Source:                 adc1/adc/d0_out_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_64mhz_90_clk_pll  {rise@3.906ns fall@11.719ns period=15.625ns})
  Destination:            adc1/m_filter1/d_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_64mhz_clk_pll  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_64mhz_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -3.906ns  (clk_64mhz_clk_pll rise@0.000ns - clk_64mhz_90_clk_pll rise@3.906ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.837ns
    Source Clock Delay      (SCD):    0.567ns = ( 4.473 - 3.906 ) 
    Clock Pessimism Removal (CPR):    -0.048ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_64mhz_90_clk_pll rise edge)
                                                      3.906     3.906 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     3.906 r  sysclk_buf/O
                         net (fo=1, routed)           0.554     4.460    clk_gen/inst/clk_in
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.081     3.379 r  clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501     3.880    clk_64MHz_90_raw
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     3.906 r  clk_64MHz_90_buf/O
                         net (fo=56, routed)          0.567     4.473    adc1/adc/clk_64MHz_90
    SLICE_X12Y49         FDSE                                         r  adc1/adc/d0_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y49         FDSE (Prop_fdse_C_Q)         0.164     4.637 r  adc1/adc/d0_out_reg[1]/Q
                         net (fo=1, routed)           0.116     4.753    adc1/m_filter1/D[1]
    SLICE_X13Y49         FDRE                                         r  adc1/m_filter1/d_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_64mhz_clk_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  sysclk_buf/O
                         net (fo=1, routed)           0.822     0.822    clk_gen/inst/clk_in
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.396    -0.575 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -0.029    clk_64MHz_raw
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_64MHz_buf/O
                         net (fo=913, routed)         0.837     0.837    adc1/m_filter1/ifclk_out_OBUF
    SLICE_X13Y49         FDRE                                         r  adc1/m_filter1/d_reg[1]/C
                         clock pessimism              0.048     0.884    
                         clock uncertainty            0.281     1.165    
    SLICE_X13Y49         FDRE (Hold_fdre_C_D)         0.070     1.235    adc1/m_filter1/d_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.235    
                         arrival time                           4.753    
  -------------------------------------------------------------------
                         slack                                  3.518    

Slack (MET) :             3.518ns  (arrival time - required time)
  Source:                 adc1/adc/d0_out_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_64mhz_90_clk_pll  {rise@3.906ns fall@11.719ns period=15.625ns})
  Destination:            adc1/m_filter1/d_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_64mhz_clk_pll  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_64mhz_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -3.906ns  (clk_64mhz_clk_pll rise@0.000ns - clk_64mhz_90_clk_pll rise@3.906ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.837ns
    Source Clock Delay      (SCD):    0.567ns = ( 4.473 - 3.906 ) 
    Clock Pessimism Removal (CPR):    -0.048ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_64mhz_90_clk_pll rise edge)
                                                      3.906     3.906 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     3.906 r  sysclk_buf/O
                         net (fo=1, routed)           0.554     4.460    clk_gen/inst/clk_in
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.081     3.379 r  clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501     3.880    clk_64MHz_90_raw
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     3.906 r  clk_64MHz_90_buf/O
                         net (fo=56, routed)          0.567     4.473    adc1/adc/clk_64MHz_90
    SLICE_X12Y49         FDSE                                         r  adc1/adc/d0_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y49         FDSE (Prop_fdse_C_Q)         0.164     4.637 r  adc1/adc/d0_out_reg[7]/Q
                         net (fo=1, routed)           0.116     4.753    adc1/m_filter1/D[7]
    SLICE_X13Y49         FDRE                                         r  adc1/m_filter1/d_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_64mhz_clk_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  sysclk_buf/O
                         net (fo=1, routed)           0.822     0.822    clk_gen/inst/clk_in
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.396    -0.575 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -0.029    clk_64MHz_raw
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_64MHz_buf/O
                         net (fo=913, routed)         0.837     0.837    adc1/m_filter1/ifclk_out_OBUF
    SLICE_X13Y49         FDRE                                         r  adc1/m_filter1/d_reg[7]/C
                         clock pessimism              0.048     0.884    
                         clock uncertainty            0.281     1.165    
    SLICE_X13Y49         FDRE (Hold_fdre_C_D)         0.070     1.235    adc1/m_filter1/d_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.235    
                         arrival time                           4.753    
  -------------------------------------------------------------------
                         slack                                  3.518    

Slack (MET) :             3.522ns  (arrival time - required time)
  Source:                 adc1/adc/d0_out_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_64mhz_90_clk_pll  {rise@3.906ns fall@11.719ns period=15.625ns})
  Destination:            adc1/m_filter1/d_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_64mhz_clk_pll  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_64mhz_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -3.906ns  (clk_64mhz_clk_pll rise@0.000ns - clk_64mhz_90_clk_pll rise@3.906ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.837ns
    Source Clock Delay      (SCD):    0.567ns = ( 4.473 - 3.906 ) 
    Clock Pessimism Removal (CPR):    -0.048ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_64mhz_90_clk_pll rise edge)
                                                      3.906     3.906 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     3.906 r  sysclk_buf/O
                         net (fo=1, routed)           0.554     4.460    clk_gen/inst/clk_in
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.081     3.379 r  clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501     3.880    clk_64MHz_90_raw
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     3.906 r  clk_64MHz_90_buf/O
                         net (fo=56, routed)          0.567     4.473    adc1/adc/clk_64MHz_90
    SLICE_X12Y49         FDSE                                         r  adc1/adc/d0_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y49         FDSE (Prop_fdse_C_Q)         0.164     4.637 r  adc1/adc/d0_out_reg[2]/Q
                         net (fo=1, routed)           0.116     4.753    adc1/m_filter1/D[2]
    SLICE_X13Y49         FDRE                                         r  adc1/m_filter1/d_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_64mhz_clk_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  sysclk_buf/O
                         net (fo=1, routed)           0.822     0.822    clk_gen/inst/clk_in
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.396    -0.575 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -0.029    clk_64MHz_raw
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_64MHz_buf/O
                         net (fo=913, routed)         0.837     0.837    adc1/m_filter1/ifclk_out_OBUF
    SLICE_X13Y49         FDRE                                         r  adc1/m_filter1/d_reg[2]/C
                         clock pessimism              0.048     0.884    
                         clock uncertainty            0.281     1.165    
    SLICE_X13Y49         FDRE (Hold_fdre_C_D)         0.066     1.231    adc1/m_filter1/d_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.231    
                         arrival time                           4.753    
  -------------------------------------------------------------------
                         slack                                  3.522    

Slack (MET) :             3.533ns  (arrival time - required time)
  Source:                 adc2/adc/d0_out_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_64mhz_90_clk_pll  {rise@3.906ns fall@11.719ns period=15.625ns})
  Destination:            adc2/m_filter1/d_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_64mhz_clk_pll  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_64mhz_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -3.906ns  (clk_64mhz_clk_pll rise@0.000ns - clk_64mhz_90_clk_pll rise@3.906ns)
  Data Path Delay:        0.269ns  (logic 0.164ns (60.928%)  route 0.105ns (39.072%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.559ns = ( 4.465 - 3.906 ) 
    Clock Pessimism Removal (CPR):    -0.048ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_64mhz_90_clk_pll rise edge)
                                                      3.906     3.906 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     3.906 r  sysclk_buf/O
                         net (fo=1, routed)           0.554     4.460    clk_gen/inst/clk_in
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.081     3.379 r  clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501     3.880    clk_64MHz_90_raw
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     3.906 r  clk_64MHz_90_buf/O
                         net (fo=56, routed)          0.559     4.465    adc2/adc/clk_64MHz_90
    SLICE_X12Y31         FDSE                                         r  adc2/adc/d0_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y31         FDSE (Prop_fdse_C_Q)         0.164     4.629 r  adc2/adc/d0_out_reg[1]/Q
                         net (fo=1, routed)           0.105     4.734    adc2/m_filter1/D[1]
    SLICE_X13Y31         FDRE                                         r  adc2/m_filter1/d_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_64mhz_clk_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  sysclk_buf/O
                         net (fo=1, routed)           0.822     0.822    clk_gen/inst/clk_in
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.396    -0.575 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -0.029    clk_64MHz_raw
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_64MHz_buf/O
                         net (fo=913, routed)         0.827     0.827    adc2/m_filter1/ifclk_out_OBUF
    SLICE_X13Y31         FDRE                                         r  adc2/m_filter1/d_reg[1]/C
                         clock pessimism              0.048     0.874    
                         clock uncertainty            0.281     1.155    
    SLICE_X13Y31         FDRE (Hold_fdre_C_D)         0.046     1.201    adc2/m_filter1/d_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.201    
                         arrival time                           4.734    
  -------------------------------------------------------------------
                         slack                                  3.533    

Slack (MET) :             3.557ns  (arrival time - required time)
  Source:                 adc1/adc/d0_out_reg[12]/C
                            (rising edge-triggered cell FDSE clocked by clk_64mhz_90_clk_pll  {rise@3.906ns fall@11.719ns period=15.625ns})
  Destination:            adc1/m_filter1/d_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_64mhz_clk_pll  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_64mhz_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -3.906ns  (clk_64mhz_clk_pll rise@0.000ns - clk_64mhz_90_clk_pll rise@3.906ns)
  Data Path Delay:        0.319ns  (logic 0.164ns (51.388%)  route 0.155ns (48.612%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.837ns
    Source Clock Delay      (SCD):    0.567ns = ( 4.473 - 3.906 ) 
    Clock Pessimism Removal (CPR):    -0.048ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_64mhz_90_clk_pll rise edge)
                                                      3.906     3.906 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     3.906 r  sysclk_buf/O
                         net (fo=1, routed)           0.554     4.460    clk_gen/inst/clk_in
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.081     3.379 r  clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501     3.880    clk_64MHz_90_raw
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     3.906 r  clk_64MHz_90_buf/O
                         net (fo=56, routed)          0.567     4.473    adc1/adc/clk_64MHz_90
    SLICE_X12Y49         FDSE                                         r  adc1/adc/d0_out_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y49         FDSE (Prop_fdse_C_Q)         0.164     4.637 r  adc1/adc/d0_out_reg[12]/Q
                         net (fo=1, routed)           0.155     4.792    adc1/m_filter1/D[12]
    SLICE_X15Y49         FDRE                                         r  adc1/m_filter1/d_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_64mhz_clk_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  sysclk_buf/O
                         net (fo=1, routed)           0.822     0.822    clk_gen/inst/clk_in
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.396    -0.575 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -0.029    clk_64MHz_raw
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_64MHz_buf/O
                         net (fo=913, routed)         0.837     0.837    adc1/m_filter1/ifclk_out_OBUF
    SLICE_X15Y49         FDRE                                         r  adc1/m_filter1/d_reg[12]/C
                         clock pessimism              0.048     0.884    
                         clock uncertainty            0.281     1.165    
    SLICE_X15Y49         FDRE (Hold_fdre_C_D)         0.070     1.235    adc1/m_filter1/d_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.235    
                         arrival time                           4.792    
  -------------------------------------------------------------------
                         slack                                  3.557    

Slack (MET) :             3.560ns  (arrival time - required time)
  Source:                 adc1/adc/d0_out_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_64mhz_90_clk_pll  {rise@3.906ns fall@11.719ns period=15.625ns})
  Destination:            adc1/m_filter1/d_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_64mhz_clk_pll  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_64mhz_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -3.906ns  (clk_64mhz_clk_pll rise@0.000ns - clk_64mhz_90_clk_pll rise@3.906ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.298%)  route 0.170ns (54.702%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.565ns = ( 4.471 - 3.906 ) 
    Clock Pessimism Removal (CPR):    -0.048ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_64mhz_90_clk_pll rise edge)
                                                      3.906     3.906 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     3.906 r  sysclk_buf/O
                         net (fo=1, routed)           0.554     4.460    clk_gen/inst/clk_in
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.081     3.379 r  clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501     3.880    clk_64MHz_90_raw
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     3.906 r  clk_64MHz_90_buf/O
                         net (fo=56, routed)          0.565     4.471    adc1/adc/clk_64MHz_90
    SLICE_X15Y51         FDSE                                         r  adc1/adc/d0_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y51         FDSE (Prop_fdse_C_Q)         0.141     4.612 r  adc1/adc/d0_out_reg[3]/Q
                         net (fo=1, routed)           0.170     4.782    adc1/m_filter1/D[3]
    SLICE_X14Y51         FDRE                                         r  adc1/m_filter1/d_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_64mhz_clk_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  sysclk_buf/O
                         net (fo=1, routed)           0.822     0.822    clk_gen/inst/clk_in
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.396    -0.575 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -0.029    clk_64MHz_raw
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_64MHz_buf/O
                         net (fo=913, routed)         0.834     0.834    adc1/m_filter1/ifclk_out_OBUF
    SLICE_X14Y51         FDRE                                         r  adc1/m_filter1/d_reg[3]/C
                         clock pessimism              0.048     0.882    
                         clock uncertainty            0.281     1.163    
    SLICE_X14Y51         FDRE (Hold_fdre_C_D)         0.059     1.222    adc1/m_filter1/d_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.222    
                         arrival time                           4.782    
  -------------------------------------------------------------------
                         slack                                  3.560    

Slack (MET) :             3.562ns  (arrival time - required time)
  Source:                 adc2/adc/d0_out_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by clk_64mhz_90_clk_pll  {rise@3.906ns fall@11.719ns period=15.625ns})
  Destination:            adc2/m_filter1/d_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_64mhz_clk_pll  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_64mhz_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -3.906ns  (clk_64mhz_clk_pll rise@0.000ns - clk_64mhz_90_clk_pll rise@3.906ns)
  Data Path Delay:        0.328ns  (logic 0.164ns (49.993%)  route 0.164ns (50.007%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    0.557ns = ( 4.463 - 3.906 ) 
    Clock Pessimism Removal (CPR):    -0.048ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_64mhz_90_clk_pll rise edge)
                                                      3.906     3.906 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     3.906 r  sysclk_buf/O
                         net (fo=1, routed)           0.554     4.460    clk_gen/inst/clk_in
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.081     3.379 r  clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501     3.880    clk_64MHz_90_raw
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     3.906 r  clk_64MHz_90_buf/O
                         net (fo=56, routed)          0.557     4.463    adc2/adc/clk_64MHz_90
    SLICE_X14Y29         FDSE                                         r  adc2/adc/d0_out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y29         FDSE (Prop_fdse_C_Q)         0.164     4.627 r  adc2/adc/d0_out_reg[8]/Q
                         net (fo=1, routed)           0.164     4.791    adc2/m_filter1/D[8]
    SLICE_X14Y30         FDRE                                         r  adc2/m_filter1/d_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_64mhz_clk_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  sysclk_buf/O
                         net (fo=1, routed)           0.822     0.822    clk_gen/inst/clk_in
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.396    -0.575 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -0.029    clk_64MHz_raw
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_64MHz_buf/O
                         net (fo=913, routed)         0.826     0.826    adc2/m_filter1/ifclk_out_OBUF
    SLICE_X14Y30         FDRE                                         r  adc2/m_filter1/d_reg[8]/C
                         clock pessimism              0.048     0.873    
                         clock uncertainty            0.281     1.154    
    SLICE_X14Y30         FDRE (Hold_fdre_C_D)         0.075     1.229    adc2/m_filter1/d_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.229    
                         arrival time                           4.791    
  -------------------------------------------------------------------
                         slack                                  3.562    





