###############################################################
#  Generated by:      Cadence Innovus 21.15-s110_1
#  OS:                Linux x86_64(Host ID ip-10-70-165-27.il-central-1.compute.internal)
#  Generated on:      Wed Feb 12 19:37:35 2025
#  Design:            lp_riscv_top
#  Command:           report_timing > $rpt_dir/report_timing.rpt
###############################################################
Path 1: VIOLATED (-31.188 ns) Recovery Check with Pin lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[31]/CK->R
               View: wc_analysis_view
              Group: in2reg
         Startpoint: (R) PAD_RST_N
              Clock: (R) CLK
           Endpoint: (F) lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[31]/R
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    6.300        0.000
         Drv Adjust:+    0.000        0.107
        Src Latency:+    0.000        0.000
        Net Latency:+    0.000 (I)    0.000 (I)
            Arrival:=    6.300        0.107

           Recovery:-    0.027
        Uncertainty:-    0.125
        Cppr Adjust:+    0.000
      Required Time:=    6.148
       Launch Clock:=    0.107
        Input Delay:+    1.575
          Data Path:+   35.654
              Slack:=  -31.188

#----------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                   Flags  Arc        Edge  Cell             Fanout  Trans    Delay  Arrival  
#                                                                                                                  (ns)     (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------------------------
  PAD_RST_N                                                      -      PAD_RST_N  R     (arrival)             1  0.466    0.003    1.686  
  i_ioring/i_RST_N/C                                             -      PAD->C     R     PDUW1216SCDG          6  0.403    0.759    2.444  
  lp_riscv/g122505/Y                                             -      A->Y       F     INV_X0P5M_A9TL     2181  0.029   34.892   37.336  
  lp_riscv/i_riscv_core_id_stage_i_alu_operand_a_ex_o_reg[31]/R  -      R          F     DFFRPQ_X3M_A9TL    2181  0.000    0.000   37.336  
#----------------------------------------------------------------------------------------------------------------------------------------

