

================================================================
== Vitis HLS Report for 'PID'
================================================================
* Date:           Mon Jul 19 21:41:32 2021

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:33 MDT 2021)
* Project:        pid
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z007s-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  8.424 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       38|       38|  0.380 us|  0.380 us|   39|   39|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+----+-------+-------+-----+
|       Name      | BRAM_18K| DSP|   FF  |  LUT  | URAM|
+-----------------+---------+----+-------+-------+-----+
|DSP              |        -|   -|      -|      -|    -|
|Expression       |        -|   -|      0|     60|    -|
|FIFO             |        -|   -|      -|      -|    -|
|Instance         |        0|   8|    825|   1584|    -|
|Memory           |        -|   -|      -|      -|    -|
|Multiplexer      |        -|   -|      -|    301|    -|
|Register         |        -|   -|    520|      -|    -|
+-----------------+---------+----+-------+-------+-----+
|Total            |        0|   8|   1345|   1945|    0|
+-----------------+---------+----+-------+-------+-----+
|Available        |      100|  66|  28800|  14400|    0|
+-----------------+---------+----+-------+-------+-----+
|Utilization (%)  |        0|  12|      4|     13|    0|
+-----------------+---------+----+-------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------+------------------------------------+---------+----+-----+-----+-----+
    |                Instance               |               Module               | BRAM_18K| DSP|  FF | LUT | URAM|
    +---------------------------------------+------------------------------------+---------+----+-----+-----+-----+
    |control_s_axi_U                        |control_s_axi                       |        0|   0|  334|  552|    0|
    |faddfsub_32ns_32ns_32_5_full_dsp_1_U1  |faddfsub_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  390|    0|
    |fcmp_32ns_32ns_1_2_no_dsp_1_U5         |fcmp_32ns_32ns_1_2_no_dsp_1         |        0|   0|    0|    0|    0|
    |fdiv_32ns_32ns_32_16_no_dsp_1_U4       |fdiv_32ns_32ns_32_16_no_dsp_1       |        0|   0|    0|    0|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U2       |fmul_32ns_32ns_32_4_max_dsp_1       |        0|   3|  143|  321|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U3       |fmul_32ns_32ns_32_4_max_dsp_1       |        0|   3|  143|  321|    0|
    +---------------------------------------+------------------------------------+---------+----+-----+-----+-----+
    |Total                                  |                                    |        0|   8|  825| 1584|    0|
    +---------------------------------------+------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |and_ln30_1_fu_246_p2   |       and|   0|  0|   2|           1|           1|
    |and_ln30_fu_240_p2     |       and|   0|  0|   2|           1|           1|
    |icmp_ln30_1_fu_210_p2  |      icmp|   0|  0|  15|          23|           1|
    |icmp_ln30_2_fu_222_p2  |      icmp|   0|  0|  11|           8|           2|
    |icmp_ln30_3_fu_228_p2  |      icmp|   0|  0|  15|          23|           1|
    |icmp_ln30_fu_204_p2    |      icmp|   0|  0|  11|           8|           2|
    |or_ln30_1_fu_234_p2    |        or|   0|  0|   2|           1|           1|
    |or_ln30_fu_216_p2      |        or|   0|  0|   2|           1|           1|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0|  60|          66|          10|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------+-----+-----------+-----+-----------+
    |              Name             | LUT | Input Size| Bits| Total Bits|
    +-------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                      |  177|         40|    1|         40|
    |ap_phi_mux_op_1_phi_fu_111_p4  |   14|          3|   32|         96|
    |grp_fu_117_opcode              |   14|          3|    2|          6|
    |grp_fu_117_p0                  |   25|          5|   32|        160|
    |grp_fu_117_p1                  |   31|          6|   32|        192|
    |grp_fu_121_p0                  |   20|          4|   32|        128|
    |grp_fu_121_p1                  |   20|          4|   32|        128|
    +-------------------------------+-----+-----------+-----+-----------+
    |Total                          |  301|         65|  163|        750|
    +-------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +------------------------+----+----+-----+-----------+
    |          Name          | FF | LUT| Bits| Const Bits|
    +------------------------+----+----+-----+-----------+
    |KD_read_reg_274         |  32|   0|   32|          0|
    |KI_read_reg_279         |  32|   0|   32|          0|
    |KP_read_reg_284         |  32|   0|   32|          0|
    |ap_CS_fsm               |  39|   0|   39|          0|
    |div_reg_318             |  32|   0|   32|          0|
    |error_prev              |  32|   0|   32|          0|
    |i_prev                  |  32|   0|   32|          0|
    |i_reg_312               |  32|   0|   32|          0|
    |mul1_reg_299            |  32|   0|   32|          0|
    |mul2_reg_304            |  32|   0|   32|          0|
    |pmax_read_reg_256       |  32|   0|   32|          0|
    |reg_137                 |  32|   0|   32|          0|
    |reg_147                 |  32|   0|   32|          0|
    |sample_read_reg_269     |  32|   0|   32|          0|
    |set_point_read_reg_289  |  32|   0|   32|          0|
    |tmp_2_reg_323           |   1|   0|    1|          0|
    |ts_read_reg_263         |  32|   0|   32|          0|
    +------------------------+----+----+-----+-----------+
    |Total                   | 520|   0|  520|          0|
    +------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------------+-----+-----+------------+--------------+--------------+
|s_axi_control_AWVALID  |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_AWREADY  |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_AWADDR   |   in|    7|       s_axi|       control|        scalar|
|s_axi_control_WVALID   |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_WREADY   |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_WDATA    |   in|   32|       s_axi|       control|        scalar|
|s_axi_control_WSTRB    |   in|    4|       s_axi|       control|        scalar|
|s_axi_control_ARVALID  |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_ARREADY  |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_ARADDR   |   in|    7|       s_axi|       control|        scalar|
|s_axi_control_RVALID   |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_RREADY   |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_RDATA    |  out|   32|       s_axi|       control|        scalar|
|s_axi_control_RRESP    |  out|    2|       s_axi|       control|        scalar|
|s_axi_control_BVALID   |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_BREADY   |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_BRESP    |  out|    2|       s_axi|       control|        scalar|
|ap_clk                 |   in|    1|  ap_ctrl_hs|           PID|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_hs|           PID|  return value|
|interrupt              |  out|    1|  ap_ctrl_hs|           PID|  return value|
+-----------------------+-----+-----+------------+--------------+--------------+

