// Seed: 178233624
module module_0 (
    input  supply1 id_0,
    output supply0 id_1,
    output supply1 id_2,
    input  supply1 id_3
    , id_5
);
  id_6(
      .id_0(1), .id_1(id_5[1'b0]), .id_2((id_1)), .id_3(1'd0), .id_4(1 == 1), .id_5(1), .id_6(1)
  );
endmodule
module module_1 (
    output logic id_0,
    input wor id_1,
    output tri id_2,
    input tri0 id_3,
    output tri id_4,
    output logic id_5,
    output supply1 id_6
);
  module_0(
      id_3, id_2, id_6, id_3
  );
  initial begin
    #1;
    if (1 <= 1)
      #1
      if ((1)) id_5 <= 1;
      else id_0 <= 1;
  end
endmodule
