--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2L
-n 3 -fastpaths -xml mips_top.twx mips_top.ncd -o mips_top.twr mips_top.pcf
-ucf mips_top.ucf

Design file:              mips_top.ncd
Physical constraint file: mips_top.pcf
Device,package,speed:     xc7k325t,fbg676,C,-2L (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_CLKIN = PERIOD TIMEGRP "TM_CLK" 5 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.800ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLKIN = PERIOD TIMEGRP "TM_CLK" 5 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.200ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 1.400ns (Tmmcmpw_CLKIN1_200_250)
  Physical resource: CLK_GEN/mmcm_adv_inst/CLKIN1
  Logical resource: CLK_GEN/mmcm_adv_inst/CLKIN1
  Location pin: MMCME2_ADV_X1Y0.CLKIN1
  Clock network: clk200MHz
--------------------------------------------------------------------------------
Slack: 2.200ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 1.400ns (Tmmcmpw_CLKIN1_200_250)
  Physical resource: CLK_GEN/mmcm_adv_inst/CLKIN1
  Logical resource: CLK_GEN/mmcm_adv_inst/CLKIN1
  Location pin: MMCME2_ADV_X1Y0.CLKIN1
  Clock network: clk200MHz
--------------------------------------------------------------------------------
Slack: 3.929ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.071ns (933.707MHz) (Tmmcmper_CLKIN(Finmax))
  Physical resource: CLK_GEN/mmcm_adv_inst/CLKIN1
  Logical resource: CLK_GEN/mmcm_adv_inst/CLKIN1
  Location pin: MMCME2_ADV_X1Y0.CLKIN1
  Clock network: clk200MHz
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CLK_GEN_clkout3 = PERIOD TIMEGRP "CLK_GEN_clkout3" 
TS_CLKIN / 0.05 HIGH         50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 53002274 paths analyzed, 4011 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  26.480ns.
--------------------------------------------------------------------------------

Paths for end point MIPS/MIPS_CORE/DATAPATH/debug_data_signal_5 (SLICE_X48Y37.A2), 699 paths
--------------------------------------------------------------------------------
Slack (setup path):     14.704ns (requirement - (data path - clock path skew + uncertainty))
  Source:               VGA/v_count_3 (FF)
  Destination:          MIPS/MIPS_CORE/DATAPATH/debug_data_signal_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.955ns (Levels of Logic = 6)
  Clock Path Skew:      -0.126ns (4.075 - 4.201)
  Source Clock:         clk_disp rising at 80.000ns
  Destination Clock:    clk_cpu rising at 100.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.175ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: VGA/v_count_3 to MIPS/MIPS_CORE/DATAPATH/debug_data_signal_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y52.DQ      Tcko                  0.223   vga_v_count<3>
                                                       VGA/v_count_3
    SLICE_X23Y55.B1      net (fanout=9)        0.814   vga_v_count<3>
    SLICE_X23Y55.B       Tilo                  0.043   VGA_DEBUG/strdata<18>
                                                       VGA_DEBUG/Msub_row_addr_xor<5>11
    SLICE_X23Y50.C4      net (fanout=65)       0.702   VGA_DEBUG/Msub_char_index_row_cy<1>
    SLICE_X23Y50.C       Tilo                  0.043   VGA_DEBUG/strdata<13>
                                                       VGA_DEBUG/Msub_char_index_row_xor<2>11
    SLICE_X56Y37.C5      net (fanout=128)      1.416   debug_addr<4>
    SLICE_X56Y37.C       Tilo                  0.043   MIPS/mem_addr<5>
                                                       MIPS/MIPS_CORE/DATAPATH/mux2745
    SLICE_X50Y37.A1      net (fanout=1)        0.636   MIPS/MIPS_CORE/DATAPATH/mux2744
    SLICE_X50Y37.A       Tilo                  0.043   MIPS/MIPS_CORE/DATAPATH/debug_data_signal<11>
                                                       MIPS/MIPS_CORE/DATAPATH/mux2746
    SLICE_X50Y37.C1      net (fanout=1)        0.363   MIPS/MIPS_CORE/DATAPATH/mux2745
    SLICE_X50Y37.CMUX    Tilo                  0.135   MIPS/MIPS_CORE/DATAPATH/debug_data_signal<11>
                                                       MIPS/MIPS_CORE/DATAPATH/mux2748
    SLICE_X48Y37.A2      net (fanout=1)        0.485   MIPS/MIPS_CORE/DATAPATH/mux2747
    SLICE_X48Y37.CLK     Tas                   0.009   MIPS/MIPS_CORE/DATAPATH/debug_data_signal<4>
                                                       MIPS/MIPS_CORE/DATAPATH/mux2749
                                                       MIPS/MIPS_CORE/DATAPATH/debug_data_signal_5
    -------------------------------------------------  ---------------------------
    Total                                      4.955ns (0.539ns logic, 4.416ns route)
                                                       (10.9% logic, 89.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.725ns (requirement - (data path - clock path skew + uncertainty))
  Source:               VGA/v_count_2 (FF)
  Destination:          MIPS/MIPS_CORE/DATAPATH/debug_data_signal_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.934ns (Levels of Logic = 6)
  Clock Path Skew:      -0.126ns (4.075 - 4.201)
  Source Clock:         clk_disp rising at 80.000ns
  Destination Clock:    clk_cpu rising at 100.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.175ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: VGA/v_count_2 to MIPS/MIPS_CORE/DATAPATH/debug_data_signal_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y52.CQ      Tcko                  0.223   vga_v_count<3>
                                                       VGA/v_count_2
    SLICE_X23Y55.B2      net (fanout=10)       0.793   vga_v_count<2>
    SLICE_X23Y55.B       Tilo                  0.043   VGA_DEBUG/strdata<18>
                                                       VGA_DEBUG/Msub_row_addr_xor<5>11
    SLICE_X23Y50.C4      net (fanout=65)       0.702   VGA_DEBUG/Msub_char_index_row_cy<1>
    SLICE_X23Y50.C       Tilo                  0.043   VGA_DEBUG/strdata<13>
                                                       VGA_DEBUG/Msub_char_index_row_xor<2>11
    SLICE_X56Y37.C5      net (fanout=128)      1.416   debug_addr<4>
    SLICE_X56Y37.C       Tilo                  0.043   MIPS/mem_addr<5>
                                                       MIPS/MIPS_CORE/DATAPATH/mux2745
    SLICE_X50Y37.A1      net (fanout=1)        0.636   MIPS/MIPS_CORE/DATAPATH/mux2744
    SLICE_X50Y37.A       Tilo                  0.043   MIPS/MIPS_CORE/DATAPATH/debug_data_signal<11>
                                                       MIPS/MIPS_CORE/DATAPATH/mux2746
    SLICE_X50Y37.C1      net (fanout=1)        0.363   MIPS/MIPS_CORE/DATAPATH/mux2745
    SLICE_X50Y37.CMUX    Tilo                  0.135   MIPS/MIPS_CORE/DATAPATH/debug_data_signal<11>
                                                       MIPS/MIPS_CORE/DATAPATH/mux2748
    SLICE_X48Y37.A2      net (fanout=1)        0.485   MIPS/MIPS_CORE/DATAPATH/mux2747
    SLICE_X48Y37.CLK     Tas                   0.009   MIPS/MIPS_CORE/DATAPATH/debug_data_signal<4>
                                                       MIPS/MIPS_CORE/DATAPATH/mux2749
                                                       MIPS/MIPS_CORE/DATAPATH/debug_data_signal_5
    -------------------------------------------------  ---------------------------
    Total                                      4.934ns (0.539ns logic, 4.395ns route)
                                                       (10.9% logic, 89.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.814ns (requirement - (data path - clock path skew + uncertainty))
  Source:               VGA/v_count_0 (FF)
  Destination:          MIPS/MIPS_CORE/DATAPATH/debug_data_signal_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.845ns (Levels of Logic = 6)
  Clock Path Skew:      -0.126ns (4.075 - 4.201)
  Source Clock:         clk_disp rising at 80.000ns
  Destination Clock:    clk_cpu rising at 100.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.175ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: VGA/v_count_0 to MIPS/MIPS_CORE/DATAPATH/debug_data_signal_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y52.AQ      Tcko                  0.223   vga_v_count<3>
                                                       VGA/v_count_0
    SLICE_X23Y55.B3      net (fanout=11)       0.704   vga_v_count<0>
    SLICE_X23Y55.B       Tilo                  0.043   VGA_DEBUG/strdata<18>
                                                       VGA_DEBUG/Msub_row_addr_xor<5>11
    SLICE_X23Y50.C4      net (fanout=65)       0.702   VGA_DEBUG/Msub_char_index_row_cy<1>
    SLICE_X23Y50.C       Tilo                  0.043   VGA_DEBUG/strdata<13>
                                                       VGA_DEBUG/Msub_char_index_row_xor<2>11
    SLICE_X56Y37.C5      net (fanout=128)      1.416   debug_addr<4>
    SLICE_X56Y37.C       Tilo                  0.043   MIPS/mem_addr<5>
                                                       MIPS/MIPS_CORE/DATAPATH/mux2745
    SLICE_X50Y37.A1      net (fanout=1)        0.636   MIPS/MIPS_CORE/DATAPATH/mux2744
    SLICE_X50Y37.A       Tilo                  0.043   MIPS/MIPS_CORE/DATAPATH/debug_data_signal<11>
                                                       MIPS/MIPS_CORE/DATAPATH/mux2746
    SLICE_X50Y37.C1      net (fanout=1)        0.363   MIPS/MIPS_CORE/DATAPATH/mux2745
    SLICE_X50Y37.CMUX    Tilo                  0.135   MIPS/MIPS_CORE/DATAPATH/debug_data_signal<11>
                                                       MIPS/MIPS_CORE/DATAPATH/mux2748
    SLICE_X48Y37.A2      net (fanout=1)        0.485   MIPS/MIPS_CORE/DATAPATH/mux2747
    SLICE_X48Y37.CLK     Tas                   0.009   MIPS/MIPS_CORE/DATAPATH/debug_data_signal<4>
                                                       MIPS/MIPS_CORE/DATAPATH/mux2749
                                                       MIPS/MIPS_CORE/DATAPATH/debug_data_signal_5
    -------------------------------------------------  ---------------------------
    Total                                      4.845ns (0.539ns logic, 4.306ns route)
                                                       (11.1% logic, 88.9% route)

--------------------------------------------------------------------------------

Paths for end point MIPS/MIPS_CORE/DATAPATH/debug_data_signal_9 (SLICE_X52Y36.D1), 801 paths
--------------------------------------------------------------------------------
Slack (setup path):     14.805ns (requirement - (data path - clock path skew + uncertainty))
  Source:               VGA/v_count_3 (FF)
  Destination:          MIPS/MIPS_CORE/DATAPATH/debug_data_signal_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.796ns (Levels of Logic = 6)
  Clock Path Skew:      -0.184ns (4.017 - 4.201)
  Source Clock:         clk_disp rising at 80.000ns
  Destination Clock:    clk_cpu rising at 100.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.175ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: VGA/v_count_3 to MIPS/MIPS_CORE/DATAPATH/debug_data_signal_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y52.DQ      Tcko                  0.223   vga_v_count<3>
                                                       VGA/v_count_3
    SLICE_X23Y55.B1      net (fanout=9)        0.814   vga_v_count<3>
    SLICE_X23Y55.B       Tilo                  0.043   VGA_DEBUG/strdata<18>
                                                       VGA_DEBUG/Msub_row_addr_xor<5>11
    SLICE_X23Y50.C4      net (fanout=65)       0.702   VGA_DEBUG/Msub_char_index_row_cy<1>
    SLICE_X23Y50.C       Tilo                  0.043   VGA_DEBUG/strdata<13>
                                                       VGA_DEBUG/Msub_char_index_row_xor<2>11
    SLICE_X59Y38.C4      net (fanout=128)      1.401   debug_addr<4>
    SLICE_X59Y38.C       Tilo                  0.043   MIPS/mem_addr<9>
                                                       MIPS/MIPS_CORE/DATAPATH/mux3145
    SLICE_X55Y38.A1      net (fanout=1)        0.448   MIPS/MIPS_CORE/DATAPATH/mux3144
    SLICE_X55Y38.A       Tilo                  0.043   MIPS/MIPS_CORE/DATAPATH/data_rs<11>
                                                       MIPS/MIPS_CORE/DATAPATH/mux3146
    SLICE_X55Y38.C1      net (fanout=1)        0.355   MIPS/MIPS_CORE/DATAPATH/mux3145
    SLICE_X55Y38.CMUX    Tilo                  0.139   MIPS/MIPS_CORE/DATAPATH/data_rs<11>
                                                       MIPS/MIPS_CORE/DATAPATH/mux3148
    SLICE_X52Y36.D1      net (fanout=1)        0.565   MIPS/MIPS_CORE/DATAPATH/mux3147
    SLICE_X52Y36.CLK     Tas                  -0.023   MIPS/MIPS_CORE/DATAPATH/debug_data_signal<9>
                                                       MIPS/MIPS_CORE/DATAPATH/mux3149
                                                       MIPS/MIPS_CORE/DATAPATH/debug_data_signal_9
    -------------------------------------------------  ---------------------------
    Total                                      4.796ns (0.511ns logic, 4.285ns route)
                                                       (10.7% logic, 89.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.826ns (requirement - (data path - clock path skew + uncertainty))
  Source:               VGA/v_count_2 (FF)
  Destination:          MIPS/MIPS_CORE/DATAPATH/debug_data_signal_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.775ns (Levels of Logic = 6)
  Clock Path Skew:      -0.184ns (4.017 - 4.201)
  Source Clock:         clk_disp rising at 80.000ns
  Destination Clock:    clk_cpu rising at 100.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.175ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: VGA/v_count_2 to MIPS/MIPS_CORE/DATAPATH/debug_data_signal_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y52.CQ      Tcko                  0.223   vga_v_count<3>
                                                       VGA/v_count_2
    SLICE_X23Y55.B2      net (fanout=10)       0.793   vga_v_count<2>
    SLICE_X23Y55.B       Tilo                  0.043   VGA_DEBUG/strdata<18>
                                                       VGA_DEBUG/Msub_row_addr_xor<5>11
    SLICE_X23Y50.C4      net (fanout=65)       0.702   VGA_DEBUG/Msub_char_index_row_cy<1>
    SLICE_X23Y50.C       Tilo                  0.043   VGA_DEBUG/strdata<13>
                                                       VGA_DEBUG/Msub_char_index_row_xor<2>11
    SLICE_X59Y38.C4      net (fanout=128)      1.401   debug_addr<4>
    SLICE_X59Y38.C       Tilo                  0.043   MIPS/mem_addr<9>
                                                       MIPS/MIPS_CORE/DATAPATH/mux3145
    SLICE_X55Y38.A1      net (fanout=1)        0.448   MIPS/MIPS_CORE/DATAPATH/mux3144
    SLICE_X55Y38.A       Tilo                  0.043   MIPS/MIPS_CORE/DATAPATH/data_rs<11>
                                                       MIPS/MIPS_CORE/DATAPATH/mux3146
    SLICE_X55Y38.C1      net (fanout=1)        0.355   MIPS/MIPS_CORE/DATAPATH/mux3145
    SLICE_X55Y38.CMUX    Tilo                  0.139   MIPS/MIPS_CORE/DATAPATH/data_rs<11>
                                                       MIPS/MIPS_CORE/DATAPATH/mux3148
    SLICE_X52Y36.D1      net (fanout=1)        0.565   MIPS/MIPS_CORE/DATAPATH/mux3147
    SLICE_X52Y36.CLK     Tas                  -0.023   MIPS/MIPS_CORE/DATAPATH/debug_data_signal<9>
                                                       MIPS/MIPS_CORE/DATAPATH/mux3149
                                                       MIPS/MIPS_CORE/DATAPATH/debug_data_signal_9
    -------------------------------------------------  ---------------------------
    Total                                      4.775ns (0.511ns logic, 4.264ns route)
                                                       (10.7% logic, 89.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.915ns (requirement - (data path - clock path skew + uncertainty))
  Source:               VGA/v_count_0 (FF)
  Destination:          MIPS/MIPS_CORE/DATAPATH/debug_data_signal_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.686ns (Levels of Logic = 6)
  Clock Path Skew:      -0.184ns (4.017 - 4.201)
  Source Clock:         clk_disp rising at 80.000ns
  Destination Clock:    clk_cpu rising at 100.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.175ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: VGA/v_count_0 to MIPS/MIPS_CORE/DATAPATH/debug_data_signal_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y52.AQ      Tcko                  0.223   vga_v_count<3>
                                                       VGA/v_count_0
    SLICE_X23Y55.B3      net (fanout=11)       0.704   vga_v_count<0>
    SLICE_X23Y55.B       Tilo                  0.043   VGA_DEBUG/strdata<18>
                                                       VGA_DEBUG/Msub_row_addr_xor<5>11
    SLICE_X23Y50.C4      net (fanout=65)       0.702   VGA_DEBUG/Msub_char_index_row_cy<1>
    SLICE_X23Y50.C       Tilo                  0.043   VGA_DEBUG/strdata<13>
                                                       VGA_DEBUG/Msub_char_index_row_xor<2>11
    SLICE_X59Y38.C4      net (fanout=128)      1.401   debug_addr<4>
    SLICE_X59Y38.C       Tilo                  0.043   MIPS/mem_addr<9>
                                                       MIPS/MIPS_CORE/DATAPATH/mux3145
    SLICE_X55Y38.A1      net (fanout=1)        0.448   MIPS/MIPS_CORE/DATAPATH/mux3144
    SLICE_X55Y38.A       Tilo                  0.043   MIPS/MIPS_CORE/DATAPATH/data_rs<11>
                                                       MIPS/MIPS_CORE/DATAPATH/mux3146
    SLICE_X55Y38.C1      net (fanout=1)        0.355   MIPS/MIPS_CORE/DATAPATH/mux3145
    SLICE_X55Y38.CMUX    Tilo                  0.139   MIPS/MIPS_CORE/DATAPATH/data_rs<11>
                                                       MIPS/MIPS_CORE/DATAPATH/mux3148
    SLICE_X52Y36.D1      net (fanout=1)        0.565   MIPS/MIPS_CORE/DATAPATH/mux3147
    SLICE_X52Y36.CLK     Tas                  -0.023   MIPS/MIPS_CORE/DATAPATH/debug_data_signal<9>
                                                       MIPS/MIPS_CORE/DATAPATH/mux3149
                                                       MIPS/MIPS_CORE/DATAPATH/debug_data_signal_9
    -------------------------------------------------  ---------------------------
    Total                                      4.686ns (0.511ns logic, 4.175ns route)
                                                       (10.9% logic, 89.1% route)

--------------------------------------------------------------------------------

Paths for end point MIPS/MIPS_CORE/DATAPATH/debug_data_signal_15 (SLICE_X42Y46.A5), 820 paths
--------------------------------------------------------------------------------
Slack (setup path):     14.869ns (requirement - (data path - clock path skew + uncertainty))
  Source:               VGA/v_count_3 (FF)
  Destination:          MIPS/MIPS_CORE/DATAPATH/debug_data_signal_15 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.796ns (Levels of Logic = 6)
  Clock Path Skew:      -0.120ns (4.081 - 4.201)
  Source Clock:         clk_disp rising at 80.000ns
  Destination Clock:    clk_cpu rising at 100.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.175ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: VGA/v_count_3 to MIPS/MIPS_CORE/DATAPATH/debug_data_signal_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y52.DQ      Tcko                  0.223   vga_v_count<3>
                                                       VGA/v_count_3
    SLICE_X23Y55.B1      net (fanout=9)        0.814   vga_v_count<3>
    SLICE_X23Y55.B       Tilo                  0.043   VGA_DEBUG/strdata<18>
                                                       VGA_DEBUG/Msub_row_addr_xor<5>11
    SLICE_X23Y50.C4      net (fanout=65)       0.702   VGA_DEBUG/Msub_char_index_row_cy<1>
    SLICE_X23Y50.C       Tilo                  0.043   VGA_DEBUG/strdata<13>
                                                       VGA_DEBUG/Msub_char_index_row_xor<2>11
    SLICE_X59Y44.C1      net (fanout=128)      1.632   debug_addr<4>
    SLICE_X59Y44.C       Tilo                  0.043   MIPS/mem_addr<15>
                                                       MIPS/MIPS_CORE/DATAPATH/mux645
    SLICE_X51Y45.B4      net (fanout=1)        0.592   MIPS/MIPS_CORE/DATAPATH/mux644
    SLICE_X51Y45.B       Tilo                  0.043   MIPS/MIPS_CORE/DATAPATH/data_rs<15>
                                                       MIPS/MIPS_CORE/DATAPATH/mux646
    SLICE_X51Y45.A4      net (fanout=1)        0.232   MIPS/MIPS_CORE/DATAPATH/mux645
    SLICE_X51Y45.A       Tilo                  0.043   MIPS/MIPS_CORE/DATAPATH/data_rs<15>
                                                       MIPS/MIPS_CORE/DATAPATH/mux648
    SLICE_X42Y46.A5      net (fanout=1)        0.407   MIPS/MIPS_CORE/DATAPATH/mux647
    SLICE_X42Y46.CLK     Tas                  -0.021   MIPS/MIPS_CORE/DATAPATH/debug_data_signal<15>
                                                       MIPS/MIPS_CORE/DATAPATH/mux649
                                                       MIPS/MIPS_CORE/DATAPATH/debug_data_signal_15
    -------------------------------------------------  ---------------------------
    Total                                      4.796ns (0.417ns logic, 4.379ns route)
                                                       (8.7% logic, 91.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.890ns (requirement - (data path - clock path skew + uncertainty))
  Source:               VGA/v_count_2 (FF)
  Destination:          MIPS/MIPS_CORE/DATAPATH/debug_data_signal_15 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.775ns (Levels of Logic = 6)
  Clock Path Skew:      -0.120ns (4.081 - 4.201)
  Source Clock:         clk_disp rising at 80.000ns
  Destination Clock:    clk_cpu rising at 100.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.175ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: VGA/v_count_2 to MIPS/MIPS_CORE/DATAPATH/debug_data_signal_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y52.CQ      Tcko                  0.223   vga_v_count<3>
                                                       VGA/v_count_2
    SLICE_X23Y55.B2      net (fanout=10)       0.793   vga_v_count<2>
    SLICE_X23Y55.B       Tilo                  0.043   VGA_DEBUG/strdata<18>
                                                       VGA_DEBUG/Msub_row_addr_xor<5>11
    SLICE_X23Y50.C4      net (fanout=65)       0.702   VGA_DEBUG/Msub_char_index_row_cy<1>
    SLICE_X23Y50.C       Tilo                  0.043   VGA_DEBUG/strdata<13>
                                                       VGA_DEBUG/Msub_char_index_row_xor<2>11
    SLICE_X59Y44.C1      net (fanout=128)      1.632   debug_addr<4>
    SLICE_X59Y44.C       Tilo                  0.043   MIPS/mem_addr<15>
                                                       MIPS/MIPS_CORE/DATAPATH/mux645
    SLICE_X51Y45.B4      net (fanout=1)        0.592   MIPS/MIPS_CORE/DATAPATH/mux644
    SLICE_X51Y45.B       Tilo                  0.043   MIPS/MIPS_CORE/DATAPATH/data_rs<15>
                                                       MIPS/MIPS_CORE/DATAPATH/mux646
    SLICE_X51Y45.A4      net (fanout=1)        0.232   MIPS/MIPS_CORE/DATAPATH/mux645
    SLICE_X51Y45.A       Tilo                  0.043   MIPS/MIPS_CORE/DATAPATH/data_rs<15>
                                                       MIPS/MIPS_CORE/DATAPATH/mux648
    SLICE_X42Y46.A5      net (fanout=1)        0.407   MIPS/MIPS_CORE/DATAPATH/mux647
    SLICE_X42Y46.CLK     Tas                  -0.021   MIPS/MIPS_CORE/DATAPATH/debug_data_signal<15>
                                                       MIPS/MIPS_CORE/DATAPATH/mux649
                                                       MIPS/MIPS_CORE/DATAPATH/debug_data_signal_15
    -------------------------------------------------  ---------------------------
    Total                                      4.775ns (0.417ns logic, 4.358ns route)
                                                       (8.7% logic, 91.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.979ns (requirement - (data path - clock path skew + uncertainty))
  Source:               VGA/v_count_0 (FF)
  Destination:          MIPS/MIPS_CORE/DATAPATH/debug_data_signal_15 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.686ns (Levels of Logic = 6)
  Clock Path Skew:      -0.120ns (4.081 - 4.201)
  Source Clock:         clk_disp rising at 80.000ns
  Destination Clock:    clk_cpu rising at 100.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.175ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: VGA/v_count_0 to MIPS/MIPS_CORE/DATAPATH/debug_data_signal_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y52.AQ      Tcko                  0.223   vga_v_count<3>
                                                       VGA/v_count_0
    SLICE_X23Y55.B3      net (fanout=11)       0.704   vga_v_count<0>
    SLICE_X23Y55.B       Tilo                  0.043   VGA_DEBUG/strdata<18>
                                                       VGA_DEBUG/Msub_row_addr_xor<5>11
    SLICE_X23Y50.C4      net (fanout=65)       0.702   VGA_DEBUG/Msub_char_index_row_cy<1>
    SLICE_X23Y50.C       Tilo                  0.043   VGA_DEBUG/strdata<13>
                                                       VGA_DEBUG/Msub_char_index_row_xor<2>11
    SLICE_X59Y44.C1      net (fanout=128)      1.632   debug_addr<4>
    SLICE_X59Y44.C       Tilo                  0.043   MIPS/mem_addr<15>
                                                       MIPS/MIPS_CORE/DATAPATH/mux645
    SLICE_X51Y45.B4      net (fanout=1)        0.592   MIPS/MIPS_CORE/DATAPATH/mux644
    SLICE_X51Y45.B       Tilo                  0.043   MIPS/MIPS_CORE/DATAPATH/data_rs<15>
                                                       MIPS/MIPS_CORE/DATAPATH/mux646
    SLICE_X51Y45.A4      net (fanout=1)        0.232   MIPS/MIPS_CORE/DATAPATH/mux645
    SLICE_X51Y45.A       Tilo                  0.043   MIPS/MIPS_CORE/DATAPATH/data_rs<15>
                                                       MIPS/MIPS_CORE/DATAPATH/mux648
    SLICE_X42Y46.A5      net (fanout=1)        0.407   MIPS/MIPS_CORE/DATAPATH/mux647
    SLICE_X42Y46.CLK     Tas                  -0.021   MIPS/MIPS_CORE/DATAPATH/debug_data_signal<15>
                                                       MIPS/MIPS_CORE/DATAPATH/mux649
                                                       MIPS/MIPS_CORE/DATAPATH/debug_data_signal_15
    -------------------------------------------------  ---------------------------
    Total                                      4.686ns (0.417ns logic, 4.269ns route)
                                                       (8.9% logic, 91.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_GEN_clkout3 = PERIOD TIMEGRP "CLK_GEN_clkout3" TS_CLKIN / 0.05 HIGH
        50%;
--------------------------------------------------------------------------------

Paths for end point MIPS/MIPS_CORE/DATAPATH/inst_addr_27 (SLICE_X63Y49.B6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.035ns (requirement - (clock path skew + uncertainty - data path))
  Source:               MIPS/MIPS_CORE/DATAPATH/inst_data_id_25 (FF)
  Destination:          MIPS/MIPS_CORE/DATAPATH/inst_addr_27 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.298ns (Levels of Logic = 1)
  Clock Path Skew:      0.263ns (0.746 - 0.483)
  Source Clock:         clk_cpu rising at 100.000ns
  Destination Clock:    clk_cpu rising at 100.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: MIPS/MIPS_CORE/DATAPATH/inst_data_id_25 to MIPS/MIPS_CORE/DATAPATH/inst_addr_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y53.CQ      Tcko                  0.100   MIPS/MIPS_CORE/inst_data_ctrl<26>
                                                       MIPS/MIPS_CORE/DATAPATH/inst_data_id_25
    SLICE_X63Y49.B6      net (fanout=56)       0.230   MIPS/MIPS_CORE/inst_data_ctrl<25>
    SLICE_X63Y49.CLK     Tah         (-Th)     0.032   MIPS/inst_addr<29>
                                                       MIPS/MIPS_CORE/DATAPATH/Mmux__n02913201
                                                       MIPS/MIPS_CORE/DATAPATH/inst_addr_27
    -------------------------------------------------  ---------------------------
    Total                                      0.298ns (0.068ns logic, 0.230ns route)
                                                       (22.8% logic, 77.2% route)

--------------------------------------------------------------------------------

Paths for end point MIPS/MIPS_CORE/DATAPATH/inst_addr_next_exe_24 (SLICE_X67Y50.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.085ns (requirement - (clock path skew + uncertainty - data path))
  Source:               MIPS/MIPS_CORE/DATAPATH/inst_addr_next_id_24 (FF)
  Destination:          MIPS/MIPS_CORE/DATAPATH/inst_addr_next_exe_24 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.225ns (Levels of Logic = 0)
  Clock Path Skew:      0.140ns (0.674 - 0.534)
  Source Clock:         clk_cpu rising at 100.000ns
  Destination Clock:    clk_cpu rising at 100.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: MIPS/MIPS_CORE/DATAPATH/inst_addr_next_id_24 to MIPS/MIPS_CORE/DATAPATH/inst_addr_next_exe_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y48.CQ      Tcko                  0.118   MIPS/MIPS_CORE/DATAPATH/inst_addr_next_id<25>
                                                       MIPS/MIPS_CORE/DATAPATH/inst_addr_next_id_24
    SLICE_X67Y50.CX      net (fanout=2)        0.148   MIPS/MIPS_CORE/DATAPATH/inst_addr_next_id<24>
    SLICE_X67Y50.CLK     Tckdi       (-Th)     0.041   MIPS/MIPS_CORE/DATAPATH/inst_addr_next_exe<25>
                                                       MIPS/MIPS_CORE/DATAPATH/inst_addr_next_exe_24
    -------------------------------------------------  ---------------------------
    Total                                      0.225ns (0.077ns logic, 0.148ns route)
                                                       (34.2% logic, 65.8% route)

--------------------------------------------------------------------------------

Paths for end point MIPS/MIPS_CORE/DATAPATH/inst_addr_29 (SLICE_X63Y49.D5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.089ns (requirement - (clock path skew + uncertainty - data path))
  Source:               MIPS/MIPS_CORE/DATAPATH/inst_addr_id_29 (FF)
  Destination:          MIPS/MIPS_CORE/DATAPATH/inst_addr_29 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.352ns (Levels of Logic = 1)
  Clock Path Skew:      0.263ns (0.746 - 0.483)
  Source Clock:         clk_cpu rising at 100.000ns
  Destination Clock:    clk_cpu rising at 100.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: MIPS/MIPS_CORE/DATAPATH/inst_addr_id_29 to MIPS/MIPS_CORE/DATAPATH/inst_addr_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y53.BMUX    Tshcko                0.127   MIPS/MIPS_CORE/inst_data_ctrl<31>
                                                       MIPS/MIPS_CORE/DATAPATH/inst_addr_id_29
    SLICE_X63Y49.D5      net (fanout=3)        0.258   MIPS/MIPS_CORE/DATAPATH/inst_addr_id<29>
    SLICE_X63Y49.CLK     Tah         (-Th)     0.033   MIPS/inst_addr<29>
                                                       MIPS/MIPS_CORE/DATAPATH/Mmux__n02913221
                                                       MIPS/MIPS_CORE/DATAPATH/inst_addr_29
    -------------------------------------------------  ---------------------------
    Total                                      0.352ns (0.094ns logic, 0.258ns route)
                                                       (26.7% logic, 73.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_GEN_clkout3 = PERIOD TIMEGRP "CLK_GEN_clkout3" TS_CLKIN / 0.05 HIGH
        50%;
--------------------------------------------------------------------------------
Slack: 98.161ns (period - min period limit)
  Period: 100.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKA)
  Physical resource: MIPS/DATA_RAM/Mram_data1/CLKARDCLK
  Logical resource: MIPS/DATA_RAM/Mram_data1/CLKARDCLK
  Location pin: RAMB18_X2Y19.CLKARDCLK
  Clock network: clk_cpu
--------------------------------------------------------------------------------
Slack: 98.161ns (period - min period limit)
  Period: 100.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKA)
  Physical resource: MIPS/DATA_RAM/Mram_data1/CLKBWRCLK
  Logical resource: MIPS/DATA_RAM/Mram_data1/CLKBWRCLK
  Location pin: RAMB18_X2Y19.CLKBWRCLK
  Clock network: clk_cpu
--------------------------------------------------------------------------------
Slack: 98.464ns (period - (min low pulse limit / (low pulse / period)))
  Period: 100.000ns
  Low pulse: 50.000ns
  Low pulse limit: 0.768ns (Tmpw)
  Physical resource: MIPS/MIPS_CORE/DATAPATH/REGFILE/debug_addr[4]_read_port_10_OUT<5>/CLK
  Logical resource: MIPS/MIPS_CORE/DATAPATH/REGFILE/Mram_regfile21_RAMA/CLK
  Location pin: SLICE_X42Y41.CLK
  Clock network: clk_cpu
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CLK_GEN_clkout2 = PERIOD TIMEGRP "CLK_GEN_clkout2" 
TS_CLKIN / 0.125 HIGH         50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 132842 paths analyzed, 1347 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  13.072ns.
--------------------------------------------------------------------------------

Paths for end point VGA_DEBUG/Mram_data_buf3_RAMA (SLICE_X22Y50.AI), 68 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.732ns (requirement - (data path - clock path skew + uncertainty))
  Source:               MIPS/MIPS_CORE/DATAPATH/REGFILE/Mram_regfile23_RAMA (RAM)
  Destination:          VGA_DEBUG/Mram_data_buf3_RAMA (RAM)
  Requirement:          10.000ns
  Data Path Delay:      2.616ns (Levels of Logic = 2)
  Clock Path Skew:      -0.437ns (3.924 - 4.361)
  Source Clock:         clk_cpu falling at 150.000ns
  Destination Clock:    clk_disp rising at 160.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.175ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: MIPS/MIPS_CORE/DATAPATH/REGFILE/Mram_regfile23_RAMA to VGA_DEBUG/Mram_data_buf3_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y46.AMUX    Tshcko                0.804   MIPS/MIPS_CORE/DATAPATH/REGFILE/debug_addr[4]_read_port_10_OUT<17>
                                                       MIPS/MIPS_CORE/DATAPATH/REGFILE/Mram_regfile23_RAMA
    SLICE_X46Y43.B1      net (fanout=1)        0.538   MIPS/MIPS_CORE/DATAPATH/REGFILE/debug_addr[4]_read_port_10_OUT<12>
    SLICE_X46Y43.B       Tilo                  0.043   debug_data<12>
                                                       MIPS/MIPS_CORE/DATAPATH/REGFILE/Mmux_debug_data41
    SLICE_X46Y43.C5      net (fanout=1)        0.256   MIPS/MIPS_CORE/DATAPATH/debug_data_reg<12>
    SLICE_X46Y43.C       Tilo                  0.043   debug_data<12>
                                                       MIPS/MIPS_CORE/DATAPATH/Mmux_debug_data41
    SLICE_X22Y50.AI      net (fanout=1)        0.836   debug_data<12>
    SLICE_X22Y50.CLK     Tds                   0.096   VGA_DEBUG/Sh45
                                                       VGA_DEBUG/Mram_data_buf3_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      2.616ns (0.986ns logic, 1.630ns route)
                                                       (37.7% logic, 62.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.499ns (requirement - (data path - clock path skew + uncertainty))
  Source:               MIPS/MIPS_CORE/DATAPATH/debug_data_signal_12 (FF)
  Destination:          VGA_DEBUG/Mram_data_buf3_RAMA (RAM)
  Requirement:          20.000ns
  Data Path Delay:      1.910ns (Levels of Logic = 1)
  Clock Path Skew:      -0.376ns (3.924 - 4.300)
  Source Clock:         clk_cpu rising at 100.000ns
  Destination Clock:    clk_disp rising at 120.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.175ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: MIPS/MIPS_CORE/DATAPATH/debug_data_signal_12 to VGA_DEBUG/Mram_data_buf3_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y42.CQ      Tcko                  0.259   MIPS/MIPS_CORE/DATAPATH/debug_data_signal<12>
                                                       MIPS/MIPS_CORE/DATAPATH/debug_data_signal_12
    SLICE_X46Y43.C2      net (fanout=1)        0.676   MIPS/MIPS_CORE/DATAPATH/debug_data_signal<12>
    SLICE_X46Y43.C       Tilo                  0.043   debug_data<12>
                                                       MIPS/MIPS_CORE/DATAPATH/Mmux_debug_data41
    SLICE_X22Y50.AI      net (fanout=1)        0.836   debug_data<12>
    SLICE_X22Y50.CLK     Tds                   0.096   VGA_DEBUG/Sh45
                                                       VGA_DEBUG/Mram_data_buf3_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      1.910ns (0.398ns logic, 1.512ns route)
                                                       (20.8% logic, 79.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     35.136ns (requirement - (data path - clock path skew + uncertainty))
  Source:               VGA/v_count_3 (FF)
  Destination:          VGA_DEBUG/Mram_data_buf3_RAMA (RAM)
  Requirement:          40.000ns
  Data Path Delay:      4.739ns (Levels of Logic = 5)
  Clock Path Skew:      -0.044ns (0.621 - 0.665)
  Source Clock:         clk_disp rising at 0.000ns
  Destination Clock:    clk_disp rising at 40.000ns
  Clock Uncertainty:    0.081ns

  Clock Uncertainty:          0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.146ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: VGA/v_count_3 to VGA_DEBUG/Mram_data_buf3_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y52.DQ      Tcko                  0.223   vga_v_count<3>
                                                       VGA/v_count_3
    SLICE_X23Y55.B1      net (fanout=9)        0.814   vga_v_count<3>
    SLICE_X23Y55.B       Tilo                  0.043   VGA_DEBUG/strdata<18>
                                                       VGA_DEBUG/Msub_row_addr_xor<5>11
    SLICE_X23Y50.C4      net (fanout=65)       0.702   VGA_DEBUG/Msub_char_index_row_cy<1>
    SLICE_X23Y50.C       Tilo                  0.043   VGA_DEBUG/strdata<13>
                                                       VGA_DEBUG/Msub_char_index_row_xor<2>11
    SLICE_X46Y46.A5      net (fanout=128)      0.964   debug_addr<4>
    SLICE_X46Y46.AMUX    Tilo                  0.138   MIPS/MIPS_CORE/DATAPATH/REGFILE/debug_addr[4]_read_port_10_OUT<17>
                                                       MIPS/MIPS_CORE/DATAPATH/REGFILE/Mram_regfile23_RAMA
    SLICE_X46Y43.B1      net (fanout=1)        0.538   MIPS/MIPS_CORE/DATAPATH/REGFILE/debug_addr[4]_read_port_10_OUT<12>
    SLICE_X46Y43.B       Tilo                  0.043   debug_data<12>
                                                       MIPS/MIPS_CORE/DATAPATH/REGFILE/Mmux_debug_data41
    SLICE_X46Y43.C5      net (fanout=1)        0.256   MIPS/MIPS_CORE/DATAPATH/debug_data_reg<12>
    SLICE_X46Y43.C       Tilo                  0.043   debug_data<12>
                                                       MIPS/MIPS_CORE/DATAPATH/Mmux_debug_data41
    SLICE_X22Y50.AI      net (fanout=1)        0.836   debug_data<12>
    SLICE_X22Y50.CLK     Tds                   0.096   VGA_DEBUG/Sh45
                                                       VGA_DEBUG/Mram_data_buf3_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      4.739ns (0.629ns logic, 4.110ns route)
                                                       (13.3% logic, 86.7% route)

--------------------------------------------------------------------------------

Paths for end point VGA_DEBUG/Mram_data_buf1_RAMB (SLICE_X22Y51.BI), 68 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.741ns (requirement - (data path - clock path skew + uncertainty))
  Source:               MIPS/MIPS_CORE/DATAPATH/REGFILE/Mram_regfile21_RAMB (RAM)
  Destination:          VGA_DEBUG/Mram_data_buf1_RAMB (RAM)
  Requirement:          10.000ns
  Data Path Delay:      2.607ns (Levels of Logic = 2)
  Clock Path Skew:      -0.437ns (3.924 - 4.361)
  Source Clock:         clk_cpu falling at 150.000ns
  Destination Clock:    clk_disp rising at 160.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.175ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: MIPS/MIPS_CORE/DATAPATH/REGFILE/Mram_regfile21_RAMB to VGA_DEBUG/Mram_data_buf1_RAMB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y41.BMUX    Tshcko                0.812   MIPS/MIPS_CORE/DATAPATH/REGFILE/debug_addr[4]_read_port_10_OUT<5>
                                                       MIPS/MIPS_CORE/DATAPATH/REGFILE/Mram_regfile21_RAMB
    SLICE_X43Y51.B1      net (fanout=1)        0.716   MIPS/MIPS_CORE/DATAPATH/REGFILE/debug_addr[4]_read_port_10_OUT<2>
    SLICE_X43Y51.B       Tilo                  0.043   debug_data<2>
                                                       MIPS/MIPS_CORE/DATAPATH/REGFILE/Mmux_debug_data231
    SLICE_X43Y51.C5      net (fanout=1)        0.245   MIPS/MIPS_CORE/DATAPATH/debug_data_reg<2>
    SLICE_X43Y51.C       Tilo                  0.043   debug_data<2>
                                                       MIPS/MIPS_CORE/DATAPATH/Mmux_debug_data231
    SLICE_X22Y51.BI      net (fanout=1)        0.637   debug_data<2>
    SLICE_X22Y51.CLK     Tds                   0.111   VGA_DEBUG/Sh33
                                                       VGA_DEBUG/Mram_data_buf1_RAMB
    -------------------------------------------------  ---------------------------
    Total                                      2.607ns (1.009ns logic, 1.598ns route)
                                                       (38.7% logic, 61.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.599ns (requirement - (data path - clock path skew + uncertainty))
  Source:               MIPS/MIPS_CORE/DATAPATH/debug_data_signal_2 (FF)
  Destination:          VGA_DEBUG/Mram_data_buf1_RAMB (RAM)
  Requirement:          20.000ns
  Data Path Delay:      1.751ns (Levels of Logic = 1)
  Clock Path Skew:      -0.435ns (3.924 - 4.359)
  Source Clock:         clk_cpu rising at 100.000ns
  Destination Clock:    clk_disp rising at 120.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.175ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: MIPS/MIPS_CORE/DATAPATH/debug_data_signal_2 to VGA_DEBUG/Mram_data_buf1_RAMB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y40.CQ      Tcko                  0.259   MIPS/MIPS_CORE/DATAPATH/debug_data_signal<2>
                                                       MIPS/MIPS_CORE/DATAPATH/debug_data_signal_2
    SLICE_X43Y51.C4      net (fanout=1)        0.701   MIPS/MIPS_CORE/DATAPATH/debug_data_signal<2>
    SLICE_X43Y51.C       Tilo                  0.043   debug_data<2>
                                                       MIPS/MIPS_CORE/DATAPATH/Mmux_debug_data231
    SLICE_X22Y51.BI      net (fanout=1)        0.637   debug_data<2>
    SLICE_X22Y51.CLK     Tds                   0.111   VGA_DEBUG/Sh33
                                                       VGA_DEBUG/Mram_data_buf1_RAMB
    -------------------------------------------------  ---------------------------
    Total                                      1.751ns (0.413ns logic, 1.338ns route)
                                                       (23.6% logic, 76.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     35.088ns (requirement - (data path - clock path skew + uncertainty))
  Source:               VGA/v_count_3 (FF)
  Destination:          VGA_DEBUG/Mram_data_buf1_RAMB (RAM)
  Requirement:          40.000ns
  Data Path Delay:      4.787ns (Levels of Logic = 5)
  Clock Path Skew:      -0.044ns (0.621 - 0.665)
  Source Clock:         clk_disp rising at 0.000ns
  Destination Clock:    clk_disp rising at 40.000ns
  Clock Uncertainty:    0.081ns

  Clock Uncertainty:          0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.146ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: VGA/v_count_3 to VGA_DEBUG/Mram_data_buf1_RAMB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y52.DQ      Tcko                  0.223   vga_v_count<3>
                                                       VGA/v_count_3
    SLICE_X23Y55.B1      net (fanout=9)        0.814   vga_v_count<3>
    SLICE_X23Y55.B       Tilo                  0.043   VGA_DEBUG/strdata<18>
                                                       VGA_DEBUG/Msub_row_addr_xor<5>11
    SLICE_X23Y50.C4      net (fanout=65)       0.702   VGA_DEBUG/Msub_char_index_row_cy<1>
    SLICE_X23Y50.C       Tilo                  0.043   VGA_DEBUG/strdata<13>
                                                       VGA_DEBUG/Msub_char_index_row_xor<2>11
    SLICE_X42Y41.B5      net (fanout=128)      1.021   debug_addr<4>
    SLICE_X42Y41.BMUX    Tilo                  0.146   MIPS/MIPS_CORE/DATAPATH/REGFILE/debug_addr[4]_read_port_10_OUT<5>
                                                       MIPS/MIPS_CORE/DATAPATH/REGFILE/Mram_regfile21_RAMB
    SLICE_X43Y51.B1      net (fanout=1)        0.716   MIPS/MIPS_CORE/DATAPATH/REGFILE/debug_addr[4]_read_port_10_OUT<2>
    SLICE_X43Y51.B       Tilo                  0.043   debug_data<2>
                                                       MIPS/MIPS_CORE/DATAPATH/REGFILE/Mmux_debug_data231
    SLICE_X43Y51.C5      net (fanout=1)        0.245   MIPS/MIPS_CORE/DATAPATH/debug_data_reg<2>
    SLICE_X43Y51.C       Tilo                  0.043   debug_data<2>
                                                       MIPS/MIPS_CORE/DATAPATH/Mmux_debug_data231
    SLICE_X22Y51.BI      net (fanout=1)        0.637   debug_data<2>
    SLICE_X22Y51.CLK     Tds                   0.111   VGA_DEBUG/Sh33
                                                       VGA_DEBUG/Mram_data_buf1_RAMB
    -------------------------------------------------  ---------------------------
    Total                                      4.787ns (0.652ns logic, 4.135ns route)
                                                       (13.6% logic, 86.4% route)

--------------------------------------------------------------------------------

Paths for end point VGA_DEBUG/Mram_data_buf5_RAMC_D1 (SLICE_X22Y55.CX), 68 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.785ns (requirement - (data path - clock path skew + uncertainty))
  Source:               MIPS/MIPS_CORE/DATAPATH/REGFILE/Mram_regfile25_RAMC_D1 (RAM)
  Destination:          VGA_DEBUG/Mram_data_buf5_RAMC_D1 (RAM)
  Requirement:          10.000ns
  Data Path Delay:      2.796ns (Levels of Logic = 2)
  Clock Path Skew:      -0.204ns (3.924 - 4.128)
  Source Clock:         clk_cpu falling at 150.000ns
  Destination Clock:    clk_disp rising at 160.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.175ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: MIPS/MIPS_CORE/DATAPATH/REGFILE/Mram_regfile25_RAMC_D1 to VGA_DEBUG/Mram_data_buf5_RAMC_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y56.C       Tshcko                0.700   MIPS/MIPS_CORE/DATAPATH/REGFILE/debug_addr[4]_read_port_10_OUT<29>
                                                       MIPS/MIPS_CORE/DATAPATH/REGFILE/Mram_regfile25_RAMC_D1
    SLICE_X43Y51.A1      net (fanout=1)        0.728   MIPS/MIPS_CORE/DATAPATH/REGFILE/debug_addr[4]_read_port_10_OUT<29>
    SLICE_X43Y51.A       Tilo                  0.043   debug_data<2>
                                                       MIPS/MIPS_CORE/DATAPATH/REGFILE/Mmux_debug_data221
    SLICE_X43Y51.C1      net (fanout=1)        0.355   MIPS/MIPS_CORE/DATAPATH/debug_data_reg<29>
    SLICE_X43Y51.CMUX    Tilo                  0.139   debug_data<2>
                                                       MIPS/MIPS_CORE/DATAPATH/Mmux_debug_data221
    SLICE_X22Y55.CX      net (fanout=1)        0.684   debug_data<29>
    SLICE_X22Y55.CLK     Tds                   0.147   VGA_DEBUG/Sh57
                                                       VGA_DEBUG/Mram_data_buf5_RAMC_D1
    -------------------------------------------------  ---------------------------
    Total                                      2.796ns (1.029ns logic, 1.767ns route)
                                                       (36.8% logic, 63.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.554ns (requirement - (data path - clock path skew + uncertainty))
  Source:               MIPS/MIPS_CORE/DATAPATH/debug_data_signal_29 (FF)
  Destination:          VGA_DEBUG/Mram_data_buf5_RAMC_D1 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      2.027ns (Levels of Logic = 1)
  Clock Path Skew:      -0.204ns (3.924 - 4.128)
  Source Clock:         clk_cpu rising at 100.000ns
  Destination Clock:    clk_disp rising at 120.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.175ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: MIPS/MIPS_CORE/DATAPATH/debug_data_signal_29 to VGA_DEBUG/Mram_data_buf5_RAMC_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y55.CQ      Tcko                  0.223   MIPS/MIPS_CORE/DATAPATH/debug_data_signal<29>
                                                       MIPS/MIPS_CORE/DATAPATH/debug_data_signal_29
    SLICE_X43Y51.C3      net (fanout=1)        0.832   MIPS/MIPS_CORE/DATAPATH/debug_data_signal<29>
    SLICE_X43Y51.CMUX    Tilo                  0.141   debug_data<2>
                                                       MIPS/MIPS_CORE/DATAPATH/Mmux_debug_data221
    SLICE_X22Y55.CX      net (fanout=1)        0.684   debug_data<29>
    SLICE_X22Y55.CLK     Tds                   0.147   VGA_DEBUG/Sh57
                                                       VGA_DEBUG/Mram_data_buf5_RAMC_D1
    -------------------------------------------------  ---------------------------
    Total                                      2.027ns (0.511ns logic, 1.516ns route)
                                                       (25.2% logic, 74.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     34.752ns (requirement - (data path - clock path skew + uncertainty))
  Source:               VGA/v_count_3 (FF)
  Destination:          VGA_DEBUG/Mram_data_buf5_RAMC_D1 (RAM)
  Requirement:          40.000ns
  Data Path Delay:      5.123ns (Levels of Logic = 5)
  Clock Path Skew:      -0.044ns (0.621 - 0.665)
  Source Clock:         clk_disp rising at 0.000ns
  Destination Clock:    clk_disp rising at 40.000ns
  Clock Uncertainty:    0.081ns

  Clock Uncertainty:          0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.146ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: VGA/v_count_3 to VGA_DEBUG/Mram_data_buf5_RAMC_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y52.DQ      Tcko                  0.223   vga_v_count<3>
                                                       VGA/v_count_3
    SLICE_X23Y55.B1      net (fanout=9)        0.814   vga_v_count<3>
    SLICE_X23Y55.B       Tilo                  0.043   VGA_DEBUG/strdata<18>
                                                       VGA_DEBUG/Msub_row_addr_xor<5>11
    SLICE_X23Y50.C4      net (fanout=65)       0.702   VGA_DEBUG/Msub_char_index_row_cy<1>
    SLICE_X23Y50.C       Tilo                  0.043   VGA_DEBUG/strdata<13>
                                                       VGA_DEBUG/Msub_char_index_row_xor<2>11
    SLICE_X52Y56.C5      net (fanout=128)      1.159   debug_addr<4>
    SLICE_X52Y56.C       Tilo                  0.043   MIPS/MIPS_CORE/DATAPATH/REGFILE/debug_addr[4]_read_port_10_OUT<29>
                                                       MIPS/MIPS_CORE/DATAPATH/REGFILE/Mram_regfile25_RAMC_D1
    SLICE_X43Y51.A1      net (fanout=1)        0.728   MIPS/MIPS_CORE/DATAPATH/REGFILE/debug_addr[4]_read_port_10_OUT<29>
    SLICE_X43Y51.A       Tilo                  0.043   debug_data<2>
                                                       MIPS/MIPS_CORE/DATAPATH/REGFILE/Mmux_debug_data221
    SLICE_X43Y51.C1      net (fanout=1)        0.355   MIPS/MIPS_CORE/DATAPATH/debug_data_reg<29>
    SLICE_X43Y51.CMUX    Tilo                  0.139   debug_data<2>
                                                       MIPS/MIPS_CORE/DATAPATH/Mmux_debug_data221
    SLICE_X22Y55.CX      net (fanout=1)        0.684   debug_data<29>
    SLICE_X22Y55.CLK     Tds                   0.147   VGA_DEBUG/Sh57
                                                       VGA_DEBUG/Mram_data_buf5_RAMC_D1
    -------------------------------------------------  ---------------------------
    Total                                      5.123ns (0.681ns logic, 4.442ns route)
                                                       (13.3% logic, 86.7% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_GEN_clkout2 = PERIOD TIMEGRP "CLK_GEN_clkout2" TS_CLKIN / 0.125 HIGH
        50%;
--------------------------------------------------------------------------------

Paths for end point VGA_DEBUG/Mram_data_buf2_RAMA (SLICE_X22Y49.D2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.105ns (requirement - (clock path skew + uncertainty - data path))
  Source:               VGA/h_count_4 (FF)
  Destination:          VGA_DEBUG/Mram_data_buf2_RAMA (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.369ns (Levels of Logic = 0)
  Clock Path Skew:      0.264ns (0.794 - 0.530)
  Source Clock:         clk_disp rising at 40.000ns
  Destination Clock:    clk_disp rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: VGA/h_count_4 to VGA_DEBUG/Mram_data_buf2_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y57.AQ      Tcko                  0.118   vga_h_count<7>
                                                       VGA/h_count_4
    SLICE_X22Y49.D2      net (fanout=233)      0.545   debug_addr<1>
    SLICE_X22Y49.CLK     Tah         (-Th)     0.294   VGA_DEBUG/Sh39
                                                       VGA_DEBUG/Mram_data_buf2_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      0.369ns (-0.176ns logic, 0.545ns route)
                                                       (-47.7% logic, 147.7% route)

--------------------------------------------------------------------------------

Paths for end point VGA_DEBUG/Mram_data_buf2_RAMA_D1 (SLICE_X22Y49.D2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.105ns (requirement - (clock path skew + uncertainty - data path))
  Source:               VGA/h_count_4 (FF)
  Destination:          VGA_DEBUG/Mram_data_buf2_RAMA_D1 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.369ns (Levels of Logic = 0)
  Clock Path Skew:      0.264ns (0.794 - 0.530)
  Source Clock:         clk_disp rising at 40.000ns
  Destination Clock:    clk_disp rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: VGA/h_count_4 to VGA_DEBUG/Mram_data_buf2_RAMA_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y57.AQ      Tcko                  0.118   vga_h_count<7>
                                                       VGA/h_count_4
    SLICE_X22Y49.D2      net (fanout=233)      0.545   debug_addr<1>
    SLICE_X22Y49.CLK     Tah         (-Th)     0.294   VGA_DEBUG/Sh39
                                                       VGA_DEBUG/Mram_data_buf2_RAMA_D1
    -------------------------------------------------  ---------------------------
    Total                                      0.369ns (-0.176ns logic, 0.545ns route)
                                                       (-47.7% logic, 147.7% route)

--------------------------------------------------------------------------------

Paths for end point VGA_DEBUG/Mram_data_buf2_RAMB (SLICE_X22Y49.D2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.105ns (requirement - (clock path skew + uncertainty - data path))
  Source:               VGA/h_count_4 (FF)
  Destination:          VGA_DEBUG/Mram_data_buf2_RAMB (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.369ns (Levels of Logic = 0)
  Clock Path Skew:      0.264ns (0.794 - 0.530)
  Source Clock:         clk_disp rising at 40.000ns
  Destination Clock:    clk_disp rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: VGA/h_count_4 to VGA_DEBUG/Mram_data_buf2_RAMB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y57.AQ      Tcko                  0.118   vga_h_count<7>
                                                       VGA/h_count_4
    SLICE_X22Y49.D2      net (fanout=233)      0.545   debug_addr<1>
    SLICE_X22Y49.CLK     Tah         (-Th)     0.294   VGA_DEBUG/Sh39
                                                       VGA_DEBUG/Mram_data_buf2_RAMB
    -------------------------------------------------  ---------------------------
    Total                                      0.369ns (-0.176ns logic, 0.545ns route)
                                                       (-47.7% logic, 147.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_GEN_clkout2 = PERIOD TIMEGRP "CLK_GEN_clkout2" TS_CLKIN / 0.125 HIGH
        50%;
--------------------------------------------------------------------------------
Slack: 38.161ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKA)
  Physical resource: VGA_DEBUG/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  Logical resource: VGA_DEBUG/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  Location pin: RAMB18_X0Y21.CLKARDCLK
  Clock network: clk_disp
--------------------------------------------------------------------------------
Slack: 38.464ns (period - (min low pulse limit / (low pulse / period)))
  Period: 40.000ns
  Low pulse: 20.000ns
  Low pulse limit: 0.768ns (Tmpw)
  Physical resource: VGA_DEBUG/Sh39/CLK
  Logical resource: VGA_DEBUG/Mram_data_buf2_RAMA/CLK
  Location pin: SLICE_X22Y49.CLK
  Clock network: clk_disp
--------------------------------------------------------------------------------
Slack: 38.464ns (period - (min high pulse limit / (high pulse / period)))
  Period: 40.000ns
  High pulse: 20.000ns
  High pulse limit: 0.768ns (Tmpw)
  Physical resource: VGA_DEBUG/Sh39/CLK
  Logical resource: VGA_DEBUG/Mram_data_buf2_RAMA/CLK
  Location pin: SLICE_X22Y49.CLK
  Clock network: clk_disp
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_CLKIN
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_CLKIN                       |      5.000ns|      2.800ns|      1.634ns|            0|            0|            0|     53135116|
| TS_CLK_GEN_clkout3            |    100.000ns|     26.480ns|          N/A|            0|            0|     53002274|            0|
| TS_CLK_GEN_clkout2            |     40.000ns|     13.072ns|          N/A|            0|            0|       132842|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock CLK_200M_N
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK_200M_N     |   10.052|    8.103|    2.732|         |
CLK_200M_P     |   10.052|    8.103|    2.732|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock CLK_200M_P
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK_200M_N     |   10.052|    8.103|    2.732|         |
CLK_200M_P     |   10.052|    8.103|    2.732|         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 53135116 paths, 0 nets, and 8623 connections

Design statistics:
   Minimum period:  26.480ns{1}   (Maximum frequency:  37.764MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sun Dec 06 14:52:19 2020 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 5290 MB



