ram_16x16k_sp_2.v,verilog,xil_defaultlib,../../../../ztec_project.srcs/sources_1/ip/ram_16x16k_sp_2/sim/ram_16x16k_sp_2.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
