===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 1.2027 seconds

  ----User Time----  ----Wall Time----  ----Name----
    0.2500 ( 15.5%)    0.2500 ( 20.8%)  FIR Parser
    0.6397 ( 39.6%)    0.3937 ( 32.7%)  'firrtl.circuit' Pipeline
    0.1059 (  6.6%)    0.0594 (  4.9%)    'firrtl.module' Pipeline
    0.1059 (  6.6%)    0.0594 (  4.9%)      CSE
    0.0001 (  0.0%)    0.0001 (  0.0%)        (A) DominanceInfo
    0.0110 (  0.7%)    0.0110 (  0.9%)    InferWidths
    0.0440 (  2.7%)    0.0440 (  3.7%)    LowerFIRRTLTypes
    0.4402 ( 27.3%)    0.2424 ( 20.2%)    'firrtl.module' Pipeline
    0.0754 (  4.7%)    0.0431 (  3.6%)      ExpandWhens
    0.3648 ( 22.6%)    0.1994 ( 16.6%)      SimpleCanonicalizer
    0.0344 (  2.1%)    0.0344 (  2.9%)    IMConstProp
    0.0029 (  0.2%)    0.0029 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    0.0000 (  0.0%)    BlackBoxReader
    0.0040 (  0.2%)    0.0023 (  0.2%)    'firrtl.module' Pipeline
    0.0040 (  0.2%)    0.0023 (  0.2%)      CheckWidths
    0.1753 ( 10.9%)    0.1753 ( 14.6%)  LowerFIRRTLToHW
    0.0000 (  0.0%)    0.0000 (  0.0%)  HWMemSimImpl
    0.3060 ( 19.0%)    0.1605 ( 13.3%)  'hw.module' Pipeline
    0.0058 (  0.4%)    0.0042 (  0.3%)    HWCleanup
    0.1427 (  8.8%)    0.0737 (  6.1%)    CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)      (A) DominanceInfo
    0.1574 (  9.8%)    0.0826 (  6.9%)    SimpleCanonicalizer
    0.0214 (  1.3%)    0.0214 (  1.8%)  HWLegalizeNames
    0.0439 (  2.7%)    0.0246 (  2.0%)  'hw.module' Pipeline
    0.0439 (  2.7%)    0.0246 (  2.0%)    PrettifyVerilog
    0.1763 ( 10.9%)    0.1763 ( 14.7%)  Output
    0.0007 (  0.0%)    0.0007 (  0.1%)  Rest
    1.6135 (100.0%)    1.2027 (100.0%)  Total

{
  totalTime: 1.213,
  maxMemory: 87515136
}
