
steer.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004350  0800010c  0800010c  0000110c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000608  0800445c  0800445c  0000545c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004a64  08004a64  000060a8  2**0
                  CONTENTS
  4 .ARM          00000000  08004a64  08004a64  000060a8  2**0
                  CONTENTS
  5 .preinit_array 00000000  08004a64  08004a64  000060a8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004a64  08004a64  00005a64  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08004a68  08004a68  00005a68  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000000a8  20000000  08004a6c  00006000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000002e8  200000a8  08004b14  000060a8  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000390  08004b14  00006390  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000060a8  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000d29c  00000000  00000000  000060d1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000229d  00000000  00000000  0001336d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000d90  00000000  00000000  00015610  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000a87  00000000  00000000  000163a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00018d06  00000000  00000000  00016e27  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000ef07  00000000  00000000  0002fb2d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008ca3a  00000000  00000000  0003ea34  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000cb46e  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000043a4  00000000  00000000  000cb4b4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000047  00000000  00000000  000cf858  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	@ (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	@ (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	200000a8 	.word	0x200000a8
 8000128:	00000000 	.word	0x00000000
 800012c:	08004444 	.word	0x08004444

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	@ (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	@ (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	@ (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	200000ac 	.word	0x200000ac
 8000148:	08004444 	.word	0x08004444

0800014c <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 800014c:	b580      	push	{r7, lr}
 800014e:	b088      	sub	sp, #32
 8000150:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000152:	f107 0310 	add.w	r3, r7, #16
 8000156:	2200      	movs	r2, #0
 8000158:	601a      	str	r2, [r3, #0]
 800015a:	605a      	str	r2, [r3, #4]
 800015c:	609a      	str	r2, [r3, #8]
 800015e:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000160:	4b2c      	ldr	r3, [pc, #176]	@ (8000214 <MX_GPIO_Init+0xc8>)
 8000162:	699b      	ldr	r3, [r3, #24]
 8000164:	4a2b      	ldr	r2, [pc, #172]	@ (8000214 <MX_GPIO_Init+0xc8>)
 8000166:	f043 0310 	orr.w	r3, r3, #16
 800016a:	6193      	str	r3, [r2, #24]
 800016c:	4b29      	ldr	r3, [pc, #164]	@ (8000214 <MX_GPIO_Init+0xc8>)
 800016e:	699b      	ldr	r3, [r3, #24]
 8000170:	f003 0310 	and.w	r3, r3, #16
 8000174:	60fb      	str	r3, [r7, #12]
 8000176:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000178:	4b26      	ldr	r3, [pc, #152]	@ (8000214 <MX_GPIO_Init+0xc8>)
 800017a:	699b      	ldr	r3, [r3, #24]
 800017c:	4a25      	ldr	r2, [pc, #148]	@ (8000214 <MX_GPIO_Init+0xc8>)
 800017e:	f043 0320 	orr.w	r3, r3, #32
 8000182:	6193      	str	r3, [r2, #24]
 8000184:	4b23      	ldr	r3, [pc, #140]	@ (8000214 <MX_GPIO_Init+0xc8>)
 8000186:	699b      	ldr	r3, [r3, #24]
 8000188:	f003 0320 	and.w	r3, r3, #32
 800018c:	60bb      	str	r3, [r7, #8]
 800018e:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000190:	4b20      	ldr	r3, [pc, #128]	@ (8000214 <MX_GPIO_Init+0xc8>)
 8000192:	699b      	ldr	r3, [r3, #24]
 8000194:	4a1f      	ldr	r2, [pc, #124]	@ (8000214 <MX_GPIO_Init+0xc8>)
 8000196:	f043 0304 	orr.w	r3, r3, #4
 800019a:	6193      	str	r3, [r2, #24]
 800019c:	4b1d      	ldr	r3, [pc, #116]	@ (8000214 <MX_GPIO_Init+0xc8>)
 800019e:	699b      	ldr	r3, [r3, #24]
 80001a0:	f003 0304 	and.w	r3, r3, #4
 80001a4:	607b      	str	r3, [r7, #4]
 80001a6:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80001a8:	4b1a      	ldr	r3, [pc, #104]	@ (8000214 <MX_GPIO_Init+0xc8>)
 80001aa:	699b      	ldr	r3, [r3, #24]
 80001ac:	4a19      	ldr	r2, [pc, #100]	@ (8000214 <MX_GPIO_Init+0xc8>)
 80001ae:	f043 0308 	orr.w	r3, r3, #8
 80001b2:	6193      	str	r3, [r2, #24]
 80001b4:	4b17      	ldr	r3, [pc, #92]	@ (8000214 <MX_GPIO_Init+0xc8>)
 80001b6:	699b      	ldr	r3, [r3, #24]
 80001b8:	f003 0308 	and.w	r3, r3, #8
 80001bc:	603b      	str	r3, [r7, #0]
 80001be:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(DIR1_GPIO_Port, DIR1_Pin, GPIO_PIN_RESET);
 80001c0:	2200      	movs	r2, #0
 80001c2:	2102      	movs	r1, #2
 80001c4:	4814      	ldr	r0, [pc, #80]	@ (8000218 <MX_GPIO_Init+0xcc>)
 80001c6:	f001 f97b 	bl	80014c0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(DIR2_GPIO_Port, DIR2_Pin, GPIO_PIN_RESET);
 80001ca:	2200      	movs	r2, #0
 80001cc:	2110      	movs	r1, #16
 80001ce:	4813      	ldr	r0, [pc, #76]	@ (800021c <MX_GPIO_Init+0xd0>)
 80001d0:	f001 f976 	bl	80014c0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : DIR1_Pin */
  GPIO_InitStruct.Pin = DIR1_Pin;
 80001d4:	2302      	movs	r3, #2
 80001d6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80001d8:	2301      	movs	r3, #1
 80001da:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80001dc:	2300      	movs	r3, #0
 80001de:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80001e0:	2302      	movs	r3, #2
 80001e2:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(DIR1_GPIO_Port, &GPIO_InitStruct);
 80001e4:	f107 0310 	add.w	r3, r7, #16
 80001e8:	4619      	mov	r1, r3
 80001ea:	480b      	ldr	r0, [pc, #44]	@ (8000218 <MX_GPIO_Init+0xcc>)
 80001ec:	f000 ffe4 	bl	80011b8 <HAL_GPIO_Init>

  /*Configure GPIO pin : DIR2_Pin */
  GPIO_InitStruct.Pin = DIR2_Pin;
 80001f0:	2310      	movs	r3, #16
 80001f2:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80001f4:	2301      	movs	r3, #1
 80001f6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80001f8:	2300      	movs	r3, #0
 80001fa:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80001fc:	2302      	movs	r3, #2
 80001fe:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(DIR2_GPIO_Port, &GPIO_InitStruct);
 8000200:	f107 0310 	add.w	r3, r7, #16
 8000204:	4619      	mov	r1, r3
 8000206:	4805      	ldr	r0, [pc, #20]	@ (800021c <MX_GPIO_Init+0xd0>)
 8000208:	f000 ffd6 	bl	80011b8 <HAL_GPIO_Init>

}
 800020c:	bf00      	nop
 800020e:	3720      	adds	r7, #32
 8000210:	46bd      	mov	sp, r7
 8000212:	bd80      	pop	{r7, pc}
 8000214:	40021000 	.word	0x40021000
 8000218:	40010800 	.word	0x40010800
 800021c:	40010c00 	.word	0x40010c00

08000220 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000220:	b580      	push	{r7, lr}
 8000222:	b082      	sub	sp, #8
 8000224:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000226:	f000 fd81 	bl	8000d2c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800022a:	f000 f829 	bl	8000280 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800022e:	f7ff ff8d 	bl	800014c <MX_GPIO_Init>
  MX_USART1_UART_Init();
 8000232:	f000 fbff 	bl	8000a34 <MX_USART1_UART_Init>
  MX_TIM1_Init();
 8000236:	f000 fb8f 	bl	8000958 <MX_TIM1_Init>
  MX_USART2_UART_Init();
 800023a:	f000 fc25 	bl	8000a88 <MX_USART2_UART_Init>
  MX_USART3_UART_Init();
 800023e:	f000 fc4d 	bl	8000adc <MX_USART3_UART_Init>

  /* USER CODE BEGIN 2 */
  /* USER CODE END WHILE */
  //TestAccuracy(1,50);
  xlSeriesStart();
 8000242:	f000 f862 	bl	800030a <xlSeriesStart>
  uint8_t tested_id = 2;
 8000246:	2302      	movs	r3, #2
 8000248:	71fb      	strb	r3, [r7, #7]
  //xlSeriesTorque(2, 0x00, XL320Torque);

  xl320SendPosition(tested_id, 500);
 800024a:	79fb      	ldrb	r3, [r7, #7]
 800024c:	f44f 71fa 	mov.w	r1, #500	@ 0x1f4
 8000250:	4618      	mov	r0, r3
 8000252:	f000 f953 	bl	80004fc <xl320SendPosition>
//  HAL_Delay(1000);
//  xl320CheckMovingStatus(tested_id);
//  ReadPositionAndSendToPC(tested_id);
//  HAL_Delay(1000);
  //xlSeriesLed(2, LED_PURPLE, XL320Led);
  xlSeriesLed(tested_id, LED_GREEN, XL320Led);
 8000256:	79fb      	ldrb	r3, [r7, #7]
 8000258:	2219      	movs	r2, #25
 800025a:	2102      	movs	r1, #2
 800025c:	4618      	mov	r0, r3
 800025e:	f000 f8e9 	bl	8000434 <xlSeriesLed>

  HAL_Delay(100);
 8000262:	2064      	movs	r0, #100	@ 0x64
 8000264:	f000 fdc4 	bl	8000df0 <HAL_Delay>
  HAL_UART_Receive_IT(&huart1, &uart1_rx_byte, 1);
 8000268:	2201      	movs	r2, #1
 800026a:	4903      	ldr	r1, [pc, #12]	@ (8000278 <main+0x58>)
 800026c:	4803      	ldr	r0, [pc, #12]	@ (800027c <main+0x5c>)
 800026e:	f002 f8d7 	bl	8002420 <HAL_UART_Receive_IT>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

  while (1)
 8000272:	bf00      	nop
 8000274:	e7fd      	b.n	8000272 <main+0x52>
 8000276:	bf00      	nop
 8000278:	200000e4 	.word	0x200000e4
 800027c:	20000168 	.word	0x20000168

08000280 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000280:	b580      	push	{r7, lr}
 8000282:	b090      	sub	sp, #64	@ 0x40
 8000284:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000286:	f107 0318 	add.w	r3, r7, #24
 800028a:	2228      	movs	r2, #40	@ 0x28
 800028c:	2100      	movs	r1, #0
 800028e:	4618      	mov	r0, r3
 8000290:	f003 f823 	bl	80032da <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000294:	1d3b      	adds	r3, r7, #4
 8000296:	2200      	movs	r2, #0
 8000298:	601a      	str	r2, [r3, #0]
 800029a:	605a      	str	r2, [r3, #4]
 800029c:	609a      	str	r2, [r3, #8]
 800029e:	60da      	str	r2, [r3, #12]
 80002a0:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80002a2:	2301      	movs	r3, #1
 80002a4:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80002a6:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80002aa:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 80002ac:	2300      	movs	r3, #0
 80002ae:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80002b0:	2301      	movs	r3, #1
 80002b2:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80002b4:	2302      	movs	r3, #2
 80002b6:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80002b8:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80002bc:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 80002be:	f44f 13e0 	mov.w	r3, #1835008	@ 0x1c0000
 80002c2:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80002c4:	f107 0318 	add.w	r3, r7, #24
 80002c8:	4618      	mov	r0, r3
 80002ca:	f001 f911 	bl	80014f0 <HAL_RCC_OscConfig>
 80002ce:	4603      	mov	r3, r0
 80002d0:	2b00      	cmp	r3, #0
 80002d2:	d001      	beq.n	80002d8 <SystemClock_Config+0x58>
  {
    Error_Handler();
 80002d4:	f000 fa00 	bl	80006d8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80002d8:	230f      	movs	r3, #15
 80002da:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80002dc:	2302      	movs	r3, #2
 80002de:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80002e0:	2300      	movs	r3, #0
 80002e2:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80002e4:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80002e8:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80002ea:	2300      	movs	r3, #0
 80002ec:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80002ee:	1d3b      	adds	r3, r7, #4
 80002f0:	2102      	movs	r1, #2
 80002f2:	4618      	mov	r0, r3
 80002f4:	f001 fb7e 	bl	80019f4 <HAL_RCC_ClockConfig>
 80002f8:	4603      	mov	r3, r0
 80002fa:	2b00      	cmp	r3, #0
 80002fc:	d001      	beq.n	8000302 <SystemClock_Config+0x82>
  {
    Error_Handler();
 80002fe:	f000 f9eb 	bl	80006d8 <Error_Handler>
  }
}
 8000302:	bf00      	nop
 8000304:	3740      	adds	r7, #64	@ 0x40
 8000306:	46bd      	mov	sp, r7
 8000308:	bd80      	pop	{r7, pc}

0800030a <xlSeriesStart>:
/**
  * @brief  初始化舵机系统
  * @retval None
  */
void xlSeriesStart(void)
{
 800030a:	b580      	push	{r7, lr}
 800030c:	b082      	sub	sp, #8
 800030e:	af00      	add	r7, sp, #0
    // 初始化LED和扭矩

    for(uint8_t id=1; id <= 9;id++){
 8000310:	2301      	movs	r3, #1
 8000312:	71fb      	strb	r3, [r7, #7]
 8000314:	e01b      	b.n	800034e <xlSeriesStart+0x44>
    	xlSeriesControlMode(id, 2);
 8000316:	79fb      	ldrb	r3, [r7, #7]
 8000318:	2102      	movs	r1, #2
 800031a:	4618      	mov	r0, r3
 800031c:	f000 f8be 	bl	800049c <xlSeriesControlMode>
    	HAL_Delay(100);
 8000320:	2064      	movs	r0, #100	@ 0x64
 8000322:	f000 fd65 	bl	8000df0 <HAL_Delay>
    	xl320SendMovingSpeed(id, 50);
 8000326:	79fb      	ldrb	r3, [r7, #7]
 8000328:	2132      	movs	r1, #50	@ 0x32
 800032a:	4618      	mov	r0, r3
 800032c:	f000 f91c 	bl	8000568 <xl320SendMovingSpeed>
    	HAL_Delay(100);
 8000330:	2064      	movs	r0, #100	@ 0x64
 8000332:	f000 fd5d 	bl	8000df0 <HAL_Delay>
    	xlSeriesLed(id, LED_PURPLE, XL320Led);
 8000336:	79fb      	ldrb	r3, [r7, #7]
 8000338:	2219      	movs	r2, #25
 800033a:	2105      	movs	r1, #5
 800033c:	4618      	mov	r0, r3
 800033e:	f000 f879 	bl	8000434 <xlSeriesLed>
    	HAL_Delay(200);
 8000342:	20c8      	movs	r0, #200	@ 0xc8
 8000344:	f000 fd54 	bl	8000df0 <HAL_Delay>
    for(uint8_t id=1; id <= 9;id++){
 8000348:	79fb      	ldrb	r3, [r7, #7]
 800034a:	3301      	adds	r3, #1
 800034c:	71fb      	strb	r3, [r7, #7]
 800034e:	79fb      	ldrb	r3, [r7, #7]
 8000350:	2b09      	cmp	r3, #9
 8000352:	d9e0      	bls.n	8000316 <xlSeriesStart+0xc>
    }

}
 8000354:	bf00      	nop
 8000356:	bf00      	nop
 8000358:	3708      	adds	r7, #8
 800035a:	46bd      	mov	sp, r7
 800035c:	bd80      	pop	{r7, pc}
	...

08000360 <xlSeriesSetDirection>:
  * @brief  设置通信方向
  * @param  tx_mode: 1=发送模式, 0=接收模式
  * @retval None
  */
void xlSeriesSetDirection(uint8_t tx_mode)
{
 8000360:	b580      	push	{r7, lr}
 8000362:	b082      	sub	sp, #8
 8000364:	af00      	add	r7, sp, #0
 8000366:	4603      	mov	r3, r0
 8000368:	71fb      	strb	r3, [r7, #7]
    if (tx_mode) {
 800036a:	79fb      	ldrb	r3, [r7, #7]
 800036c:	2b00      	cmp	r3, #0
 800036e:	d005      	beq.n	800037c <xlSeriesSetDirection+0x1c>
        HAL_GPIO_WritePin(DIR1_GPIO_Port, DIR1_Pin, GPIO_PIN_SET);
 8000370:	2201      	movs	r2, #1
 8000372:	2102      	movs	r1, #2
 8000374:	4806      	ldr	r0, [pc, #24]	@ (8000390 <xlSeriesSetDirection+0x30>)
 8000376:	f001 f8a3 	bl	80014c0 <HAL_GPIO_WritePin>
    } else {
        HAL_GPIO_WritePin(DIR1_GPIO_Port, DIR1_Pin, GPIO_PIN_RESET);
    }
}
 800037a:	e004      	b.n	8000386 <xlSeriesSetDirection+0x26>
        HAL_GPIO_WritePin(DIR1_GPIO_Port, DIR1_Pin, GPIO_PIN_RESET);
 800037c:	2200      	movs	r2, #0
 800037e:	2102      	movs	r1, #2
 8000380:	4803      	ldr	r0, [pc, #12]	@ (8000390 <xlSeriesSetDirection+0x30>)
 8000382:	f001 f89d 	bl	80014c0 <HAL_GPIO_WritePin>
}
 8000386:	bf00      	nop
 8000388:	3708      	adds	r7, #8
 800038a:	46bd      	mov	sp, r7
 800038c:	bd80      	pop	{r7, pc}
 800038e:	bf00      	nop
 8000390:	40010800 	.word	0x40010800

08000394 <xlSeriesSendFrame>:
  * @param  frame: 数据帧指针
  * @param  length: 数据长度
  * @retval None
  */
void xlSeriesSendFrame(UART_HandleTypeDef *huart, uint8_t *frame, uint16_t length)
{
 8000394:	b580      	push	{r7, lr}
 8000396:	b084      	sub	sp, #16
 8000398:	af00      	add	r7, sp, #0
 800039a:	60f8      	str	r0, [r7, #12]
 800039c:	60b9      	str	r1, [r7, #8]
 800039e:	4613      	mov	r3, r2
 80003a0:	80fb      	strh	r3, [r7, #6]
    xlSeriesSetDirection(1); // 设置为发送模式
 80003a2:	2001      	movs	r0, #1
 80003a4:	f7ff ffdc 	bl	8000360 <xlSeriesSetDirection>

    HAL_UART_Transmit(huart, frame, length, 100);
 80003a8:	88fa      	ldrh	r2, [r7, #6]
 80003aa:	2364      	movs	r3, #100	@ 0x64
 80003ac:	68b9      	ldr	r1, [r7, #8]
 80003ae:	68f8      	ldr	r0, [r7, #12]
 80003b0:	f001 ff76 	bl	80022a0 <HAL_UART_Transmit>

    // 等待发送完成
    while (HAL_UART_GetState(huart) != HAL_UART_STATE_READY);
 80003b4:	bf00      	nop
 80003b6:	68f8      	ldr	r0, [r7, #12]
 80003b8:	f002 fb07 	bl	80029ca <HAL_UART_GetState>
 80003bc:	4603      	mov	r3, r0
 80003be:	2b20      	cmp	r3, #32
 80003c0:	d1f9      	bne.n	80003b6 <xlSeriesSendFrame+0x22>

    xlSeriesSetDirection(0); // 切换回接收模式
 80003c2:	2000      	movs	r0, #0
 80003c4:	f7ff ffcc 	bl	8000360 <xlSeriesSetDirection>
}
 80003c8:	bf00      	nop
 80003ca:	3710      	adds	r7, #16
 80003cc:	46bd      	mov	sp, r7
 80003ce:	bd80      	pop	{r7, pc}

080003d0 <updateCRC>:
  * @param  data_blk_ptr: 数据指针
  * @param  data_blk_size: 数据长度
  * @retval 计算后的CRC值
  */
uint16_t updateCRC(uint16_t crc_accum, uint8_t *data_blk_ptr, uint16_t data_blk_size)
{
 80003d0:	b480      	push	{r7}
 80003d2:	b085      	sub	sp, #20
 80003d4:	af00      	add	r7, sp, #0
 80003d6:	4603      	mov	r3, r0
 80003d8:	6039      	str	r1, [r7, #0]
 80003da:	80fb      	strh	r3, [r7, #6]
 80003dc:	4613      	mov	r3, r2
 80003de:	80bb      	strh	r3, [r7, #4]
	    0x0270, 0x8275, 0x827F, 0x027A, 0x826B, 0x026E, 0x0264,
	    0x8261, 0x0220, 0x8225, 0x822F, 0x022A, 0x823B, 0x023E,
	    0x0234, 0x8231, 0x8213, 0x0216, 0x021C, 0x8219, 0x0208,
	    0x820D, 0x8207, 0x0202 };

	  for (j = 0; j < data_blk_size; j++)
 80003e0:	2300      	movs	r3, #0
 80003e2:	81fb      	strh	r3, [r7, #14]
 80003e4:	e019      	b.n	800041a <updateCRC+0x4a>
	  {
	    i = ((uint16_t)(crc_accum >> 8) ^ *data_blk_ptr++) & 0xFF;
 80003e6:	88fb      	ldrh	r3, [r7, #6]
 80003e8:	0a1b      	lsrs	r3, r3, #8
 80003ea:	b29a      	uxth	r2, r3
 80003ec:	683b      	ldr	r3, [r7, #0]
 80003ee:	1c59      	adds	r1, r3, #1
 80003f0:	6039      	str	r1, [r7, #0]
 80003f2:	781b      	ldrb	r3, [r3, #0]
 80003f4:	4053      	eors	r3, r2
 80003f6:	b29b      	uxth	r3, r3
 80003f8:	b2db      	uxtb	r3, r3
 80003fa:	81bb      	strh	r3, [r7, #12]
	    crc_accum = (crc_accum << 8) ^ crc_table[i];
 80003fc:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000400:	021b      	lsls	r3, r3, #8
 8000402:	b21a      	sxth	r2, r3
 8000404:	89bb      	ldrh	r3, [r7, #12]
 8000406:	490a      	ldr	r1, [pc, #40]	@ (8000430 <updateCRC+0x60>)
 8000408:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800040c:	b21b      	sxth	r3, r3
 800040e:	4053      	eors	r3, r2
 8000410:	b21b      	sxth	r3, r3
 8000412:	80fb      	strh	r3, [r7, #6]
	  for (j = 0; j < data_blk_size; j++)
 8000414:	89fb      	ldrh	r3, [r7, #14]
 8000416:	3301      	adds	r3, #1
 8000418:	81fb      	strh	r3, [r7, #14]
 800041a:	89fa      	ldrh	r2, [r7, #14]
 800041c:	88bb      	ldrh	r3, [r7, #4]
 800041e:	429a      	cmp	r2, r3
 8000420:	d3e1      	bcc.n	80003e6 <updateCRC+0x16>
	  }

	  return crc_accum;
 8000422:	88fb      	ldrh	r3, [r7, #6]
}
 8000424:	4618      	mov	r0, r3
 8000426:	3714      	adds	r7, #20
 8000428:	46bd      	mov	sp, r7
 800042a:	bc80      	pop	{r7}
 800042c:	4770      	bx	lr
 800042e:	bf00      	nop
 8000430:	08004658 	.word	0x08004658

08000434 <xlSeriesLed>:
  * @param  on: LED状态
  * @param  address: LED地址
  * @retval None
  */
void xlSeriesLed(uint8_t id, uint8_t on, uint8_t address)
{
 8000434:	b580      	push	{r7, lr}
 8000436:	b084      	sub	sp, #16
 8000438:	af00      	add	r7, sp, #0
 800043a:	4603      	mov	r3, r0
 800043c:	71fb      	strb	r3, [r7, #7]
 800043e:	460b      	mov	r3, r1
 8000440:	71bb      	strb	r3, [r7, #6]
 8000442:	4613      	mov	r3, r2
 8000444:	717b      	strb	r3, [r7, #5]
    uint16_t crc;

    ledFrame[4] = id;
 8000446:	4a13      	ldr	r2, [pc, #76]	@ (8000494 <xlSeriesLed+0x60>)
 8000448:	79fb      	ldrb	r3, [r7, #7]
 800044a:	7113      	strb	r3, [r2, #4]
    ledFrame[8] = address;
 800044c:	4a11      	ldr	r2, [pc, #68]	@ (8000494 <xlSeriesLed+0x60>)
 800044e:	797b      	ldrb	r3, [r7, #5]
 8000450:	7213      	strb	r3, [r2, #8]
    ledFrame[10] = on;
 8000452:	4a10      	ldr	r2, [pc, #64]	@ (8000494 <xlSeriesLed+0x60>)
 8000454:	79bb      	ldrb	r3, [r7, #6]
 8000456:	7293      	strb	r3, [r2, #10]

    crc = updateCRC(0, ledFrame, 11);
 8000458:	220b      	movs	r2, #11
 800045a:	490e      	ldr	r1, [pc, #56]	@ (8000494 <xlSeriesLed+0x60>)
 800045c:	2000      	movs	r0, #0
 800045e:	f7ff ffb7 	bl	80003d0 <updateCRC>
 8000462:	4603      	mov	r3, r0
 8000464:	81fb      	strh	r3, [r7, #14]
    ledFrame[11] = (uint8_t)(crc & 0xff);
 8000466:	89fb      	ldrh	r3, [r7, #14]
 8000468:	b2da      	uxtb	r2, r3
 800046a:	4b0a      	ldr	r3, [pc, #40]	@ (8000494 <xlSeriesLed+0x60>)
 800046c:	72da      	strb	r2, [r3, #11]
    ledFrame[12] = (uint8_t)((crc >> 8) & 0xff);
 800046e:	89fb      	ldrh	r3, [r7, #14]
 8000470:	0a1b      	lsrs	r3, r3, #8
 8000472:	b29b      	uxth	r3, r3
 8000474:	b2da      	uxtb	r2, r3
 8000476:	4b07      	ldr	r3, [pc, #28]	@ (8000494 <xlSeriesLed+0x60>)
 8000478:	731a      	strb	r2, [r3, #12]

    xlSeriesSendFrame(&huart2, ledFrame, 13);
 800047a:	220d      	movs	r2, #13
 800047c:	4905      	ldr	r1, [pc, #20]	@ (8000494 <xlSeriesLed+0x60>)
 800047e:	4806      	ldr	r0, [pc, #24]	@ (8000498 <xlSeriesLed+0x64>)
 8000480:	f7ff ff88 	bl	8000394 <xlSeriesSendFrame>
    HAL_Delay(1);
 8000484:	2001      	movs	r0, #1
 8000486:	f000 fcb3 	bl	8000df0 <HAL_Delay>
}
 800048a:	bf00      	nop
 800048c:	3710      	adds	r7, #16
 800048e:	46bd      	mov	sp, r7
 8000490:	bd80      	pop	{r7, pc}
 8000492:	bf00      	nop
 8000494:	20000000 	.word	0x20000000
 8000498:	200001b0 	.word	0x200001b0

0800049c <xlSeriesControlMode>:
  * @param  id: 舵机ID
  * @param  mode: 控制模式：1、滚动模式 2、关节模式
  * @retval None
  */
void xlSeriesControlMode(uint8_t id, uint8_t mode)
{
 800049c:	b580      	push	{r7, lr}
 800049e:	b084      	sub	sp, #16
 80004a0:	af00      	add	r7, sp, #0
 80004a2:	4603      	mov	r3, r0
 80004a4:	460a      	mov	r2, r1
 80004a6:	71fb      	strb	r3, [r7, #7]
 80004a8:	4613      	mov	r3, r2
 80004aa:	71bb      	strb	r3, [r7, #6]
    uint16_t crc;

    ctrlModeFrame[4] = id;
 80004ac:	4a11      	ldr	r2, [pc, #68]	@ (80004f4 <xlSeriesControlMode+0x58>)
 80004ae:	79fb      	ldrb	r3, [r7, #7]
 80004b0:	7113      	strb	r3, [r2, #4]
    ctrlModeFrame[10] = mode;
 80004b2:	4a10      	ldr	r2, [pc, #64]	@ (80004f4 <xlSeriesControlMode+0x58>)
 80004b4:	79bb      	ldrb	r3, [r7, #6]
 80004b6:	7293      	strb	r3, [r2, #10]

    crc = updateCRC(0, ctrlModeFrame, 11);
 80004b8:	220b      	movs	r2, #11
 80004ba:	490e      	ldr	r1, [pc, #56]	@ (80004f4 <xlSeriesControlMode+0x58>)
 80004bc:	2000      	movs	r0, #0
 80004be:	f7ff ff87 	bl	80003d0 <updateCRC>
 80004c2:	4603      	mov	r3, r0
 80004c4:	81fb      	strh	r3, [r7, #14]
    ctrlModeFrame[11] = (uint8_t)(crc & 0xff);
 80004c6:	89fb      	ldrh	r3, [r7, #14]
 80004c8:	b2da      	uxtb	r2, r3
 80004ca:	4b0a      	ldr	r3, [pc, #40]	@ (80004f4 <xlSeriesControlMode+0x58>)
 80004cc:	72da      	strb	r2, [r3, #11]
    ctrlModeFrame[12] = (uint8_t)((crc >> 8) & 0xff);
 80004ce:	89fb      	ldrh	r3, [r7, #14]
 80004d0:	0a1b      	lsrs	r3, r3, #8
 80004d2:	b29b      	uxth	r3, r3
 80004d4:	b2da      	uxtb	r2, r3
 80004d6:	4b07      	ldr	r3, [pc, #28]	@ (80004f4 <xlSeriesControlMode+0x58>)
 80004d8:	731a      	strb	r2, [r3, #12]

    xlSeriesSendFrame(&huart2, ctrlModeFrame, 13);
 80004da:	220d      	movs	r2, #13
 80004dc:	4905      	ldr	r1, [pc, #20]	@ (80004f4 <xlSeriesControlMode+0x58>)
 80004de:	4806      	ldr	r0, [pc, #24]	@ (80004f8 <xlSeriesControlMode+0x5c>)
 80004e0:	f7ff ff58 	bl	8000394 <xlSeriesSendFrame>
    HAL_Delay(1);
 80004e4:	2001      	movs	r0, #1
 80004e6:	f000 fc83 	bl	8000df0 <HAL_Delay>
}
 80004ea:	bf00      	nop
 80004ec:	3710      	adds	r7, #16
 80004ee:	46bd      	mov	sp, r7
 80004f0:	bd80      	pop	{r7, pc}
 80004f2:	bf00      	nop
 80004f4:	20000010 	.word	0x20000010
 80004f8:	200001b0 	.word	0x200001b0

080004fc <xl320SendPosition>:
  * @param  id: 舵机ID
  * @param  position: 目标位置
  * @retval None
  */
void xl320SendPosition(uint8_t id, uint16_t position)
{
 80004fc:	b580      	push	{r7, lr}
 80004fe:	b084      	sub	sp, #16
 8000500:	af00      	add	r7, sp, #0
 8000502:	4603      	mov	r3, r0
 8000504:	460a      	mov	r2, r1
 8000506:	71fb      	strb	r3, [r7, #7]
 8000508:	4613      	mov	r3, r2
 800050a:	80bb      	strh	r3, [r7, #4]
    uint16_t crc;

    xl320PFrame[4] = id;
 800050c:	4a14      	ldr	r2, [pc, #80]	@ (8000560 <xl320SendPosition+0x64>)
 800050e:	79fb      	ldrb	r3, [r7, #7]
 8000510:	7113      	strb	r3, [r2, #4]
    xl320PFrame[10] = (uint8_t)(position & 0xFF);
 8000512:	88bb      	ldrh	r3, [r7, #4]
 8000514:	b2da      	uxtb	r2, r3
 8000516:	4b12      	ldr	r3, [pc, #72]	@ (8000560 <xl320SendPosition+0x64>)
 8000518:	729a      	strb	r2, [r3, #10]
    xl320PFrame[11] = (uint8_t)((position >> 8) & 0xFF);
 800051a:	88bb      	ldrh	r3, [r7, #4]
 800051c:	0a1b      	lsrs	r3, r3, #8
 800051e:	b29b      	uxth	r3, r3
 8000520:	b2da      	uxtb	r2, r3
 8000522:	4b0f      	ldr	r3, [pc, #60]	@ (8000560 <xl320SendPosition+0x64>)
 8000524:	72da      	strb	r2, [r3, #11]

    crc = updateCRC(0, xl320PFrame, 12);
 8000526:	220c      	movs	r2, #12
 8000528:	490d      	ldr	r1, [pc, #52]	@ (8000560 <xl320SendPosition+0x64>)
 800052a:	2000      	movs	r0, #0
 800052c:	f7ff ff50 	bl	80003d0 <updateCRC>
 8000530:	4603      	mov	r3, r0
 8000532:	81fb      	strh	r3, [r7, #14]
    xl320PFrame[12] = (uint8_t)(crc & 0xff);
 8000534:	89fb      	ldrh	r3, [r7, #14]
 8000536:	b2da      	uxtb	r2, r3
 8000538:	4b09      	ldr	r3, [pc, #36]	@ (8000560 <xl320SendPosition+0x64>)
 800053a:	731a      	strb	r2, [r3, #12]
    xl320PFrame[13] = (uint8_t)((crc >> 8) & 0xff);
 800053c:	89fb      	ldrh	r3, [r7, #14]
 800053e:	0a1b      	lsrs	r3, r3, #8
 8000540:	b29b      	uxth	r3, r3
 8000542:	b2da      	uxtb	r2, r3
 8000544:	4b06      	ldr	r3, [pc, #24]	@ (8000560 <xl320SendPosition+0x64>)
 8000546:	735a      	strb	r2, [r3, #13]

    xlSeriesSendFrame(&huart2, xl320PFrame, 14);
 8000548:	220e      	movs	r2, #14
 800054a:	4905      	ldr	r1, [pc, #20]	@ (8000560 <xl320SendPosition+0x64>)
 800054c:	4805      	ldr	r0, [pc, #20]	@ (8000564 <xl320SendPosition+0x68>)
 800054e:	f7ff ff21 	bl	8000394 <xlSeriesSendFrame>
    HAL_Delay(1);
 8000552:	2001      	movs	r0, #1
 8000554:	f000 fc4c 	bl	8000df0 <HAL_Delay>
}
 8000558:	bf00      	nop
 800055a:	3710      	adds	r7, #16
 800055c:	46bd      	mov	sp, r7
 800055e:	bd80      	pop	{r7, pc}
 8000560:	20000020 	.word	0x20000020
 8000564:	200001b0 	.word	0x200001b0

08000568 <xl320SendMovingSpeed>:
  * @param  id: 舵机ID
  * @param  movingSpeed: 目标位置
  * @retval None
  */
void xl320SendMovingSpeed(uint8_t id, uint16_t movingSpeed)
{
 8000568:	b580      	push	{r7, lr}
 800056a:	b084      	sub	sp, #16
 800056c:	af00      	add	r7, sp, #0
 800056e:	4603      	mov	r3, r0
 8000570:	460a      	mov	r2, r1
 8000572:	71fb      	strb	r3, [r7, #7]
 8000574:	4613      	mov	r3, r2
 8000576:	80bb      	strh	r3, [r7, #4]
    uint16_t crc;

    xl320MSFrame[4] = id;
 8000578:	4a14      	ldr	r2, [pc, #80]	@ (80005cc <xl320SendMovingSpeed+0x64>)
 800057a:	79fb      	ldrb	r3, [r7, #7]
 800057c:	7113      	strb	r3, [r2, #4]
    xl320MSFrame[10] = (uint8_t)(movingSpeed & 0xFF);
 800057e:	88bb      	ldrh	r3, [r7, #4]
 8000580:	b2da      	uxtb	r2, r3
 8000582:	4b12      	ldr	r3, [pc, #72]	@ (80005cc <xl320SendMovingSpeed+0x64>)
 8000584:	729a      	strb	r2, [r3, #10]
    xl320MSFrame[11] = (uint8_t)((movingSpeed >> 8) & 0xFF);
 8000586:	88bb      	ldrh	r3, [r7, #4]
 8000588:	0a1b      	lsrs	r3, r3, #8
 800058a:	b29b      	uxth	r3, r3
 800058c:	b2da      	uxtb	r2, r3
 800058e:	4b0f      	ldr	r3, [pc, #60]	@ (80005cc <xl320SendMovingSpeed+0x64>)
 8000590:	72da      	strb	r2, [r3, #11]

    crc = updateCRC(0, xl320MSFrame, 12);
 8000592:	220c      	movs	r2, #12
 8000594:	490d      	ldr	r1, [pc, #52]	@ (80005cc <xl320SendMovingSpeed+0x64>)
 8000596:	2000      	movs	r0, #0
 8000598:	f7ff ff1a 	bl	80003d0 <updateCRC>
 800059c:	4603      	mov	r3, r0
 800059e:	81fb      	strh	r3, [r7, #14]
    xl320MSFrame[12] = (uint8_t)(crc & 0xff);
 80005a0:	89fb      	ldrh	r3, [r7, #14]
 80005a2:	b2da      	uxtb	r2, r3
 80005a4:	4b09      	ldr	r3, [pc, #36]	@ (80005cc <xl320SendMovingSpeed+0x64>)
 80005a6:	731a      	strb	r2, [r3, #12]
    xl320MSFrame[13] = (uint8_t)((crc >> 8) & 0xff);
 80005a8:	89fb      	ldrh	r3, [r7, #14]
 80005aa:	0a1b      	lsrs	r3, r3, #8
 80005ac:	b29b      	uxth	r3, r3
 80005ae:	b2da      	uxtb	r2, r3
 80005b0:	4b06      	ldr	r3, [pc, #24]	@ (80005cc <xl320SendMovingSpeed+0x64>)
 80005b2:	735a      	strb	r2, [r3, #13]

    xlSeriesSendFrame(&huart2, xl320MSFrame, 14);
 80005b4:	220e      	movs	r2, #14
 80005b6:	4905      	ldr	r1, [pc, #20]	@ (80005cc <xl320SendMovingSpeed+0x64>)
 80005b8:	4805      	ldr	r0, [pc, #20]	@ (80005d0 <xl320SendMovingSpeed+0x68>)
 80005ba:	f7ff feeb 	bl	8000394 <xlSeriesSendFrame>
    HAL_Delay(1);
 80005be:	2001      	movs	r0, #1
 80005c0:	f000 fc16 	bl	8000df0 <HAL_Delay>
}
 80005c4:	bf00      	nop
 80005c6:	3710      	adds	r7, #16
 80005c8:	46bd      	mov	sp, r7
 80005ca:	bd80      	pop	{r7, pc}
 80005cc:	20000030 	.word	0x20000030
 80005d0:	200001b0 	.word	0x200001b0

080005d4 <HAL_UART_RxCpltCallback>:
/**
 * @brief 串口1接收完成回调函数
 * @retval None
 */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80005d4:	b580      	push	{r7, lr}
 80005d6:	b086      	sub	sp, #24
 80005d8:	af00      	add	r7, sp, #0
 80005da:	6078      	str	r0, [r7, #4]
	char *token;
	int index = 0;
 80005dc:	2300      	movs	r3, #0
 80005de:	613b      	str	r3, [r7, #16]
	uint8_t rx_data[2];
    // 判断是哪个串口触发的中断
    if(huart->Instance == USART1)
 80005e0:	687b      	ldr	r3, [r7, #4]
 80005e2:	681b      	ldr	r3, [r3, #0]
 80005e4:	4a34      	ldr	r2, [pc, #208]	@ (80006b8 <HAL_UART_RxCpltCallback+0xe4>)
 80005e6:	4293      	cmp	r3, r2
 80005e8:	d162      	bne.n	80006b0 <HAL_UART_RxCpltCallback+0xdc>
    {
    	 // 判断接收到的是否是结束符 (回车符)
    	    if (uart1_rx_byte == '\n' || uart1_rx_byte == '\r')
 80005ea:	4b34      	ldr	r3, [pc, #208]	@ (80006bc <HAL_UART_RxCpltCallback+0xe8>)
 80005ec:	781b      	ldrb	r3, [r3, #0]
 80005ee:	2b0a      	cmp	r3, #10
 80005f0:	d003      	beq.n	80005fa <HAL_UART_RxCpltCallback+0x26>
 80005f2:	4b32      	ldr	r3, [pc, #200]	@ (80006bc <HAL_UART_RxCpltCallback+0xe8>)
 80005f4:	781b      	ldrb	r3, [r3, #0]
 80005f6:	2b0d      	cmp	r3, #13
 80005f8:	d10f      	bne.n	800061a <HAL_UART_RxCpltCallback+0x46>
    	    {
    	      // 如果之前已经接收到数据 (index > 0)，说明一行指令结束
    	      if (uart1_rx_index > 0)
 80005fa:	4b31      	ldr	r3, [pc, #196]	@ (80006c0 <HAL_UART_RxCpltCallback+0xec>)
 80005fc:	881b      	ldrh	r3, [r3, #0]
 80005fe:	b29b      	uxth	r3, r3
 8000600:	2b00      	cmp	r3, #0
 8000602:	d016      	beq.n	8000632 <HAL_UART_RxCpltCallback+0x5e>
    	      {
    	        uart1_rx_buffer[uart1_rx_index] = '\0'; // 添加字符串结束符
 8000604:	4b2e      	ldr	r3, [pc, #184]	@ (80006c0 <HAL_UART_RxCpltCallback+0xec>)
 8000606:	881b      	ldrh	r3, [r3, #0]
 8000608:	b29b      	uxth	r3, r3
 800060a:	461a      	mov	r2, r3
 800060c:	4b2d      	ldr	r3, [pc, #180]	@ (80006c4 <HAL_UART_RxCpltCallback+0xf0>)
 800060e:	2100      	movs	r1, #0
 8000610:	5499      	strb	r1, [r3, r2]
    	        uart1_rx_index = 0;
 8000612:	4b2b      	ldr	r3, [pc, #172]	@ (80006c0 <HAL_UART_RxCpltCallback+0xec>)
 8000614:	2200      	movs	r2, #0
 8000616:	801a      	strh	r2, [r3, #0]
    	      if (uart1_rx_index > 0)
 8000618:	e00b      	b.n	8000632 <HAL_UART_RxCpltCallback+0x5e>
//    	    else if(uart1_rx_byte == ' '){
//    	    	uart1_rx_buffer[uart1_rx_index++] = uart1_rx_byte
//    	    }
    	    else
    	    {
    	    	uart1_rx_buffer[uart1_rx_index++] = uart1_rx_byte;
 800061a:	4b29      	ldr	r3, [pc, #164]	@ (80006c0 <HAL_UART_RxCpltCallback+0xec>)
 800061c:	881b      	ldrh	r3, [r3, #0]
 800061e:	b29b      	uxth	r3, r3
 8000620:	1c5a      	adds	r2, r3, #1
 8000622:	b291      	uxth	r1, r2
 8000624:	4a26      	ldr	r2, [pc, #152]	@ (80006c0 <HAL_UART_RxCpltCallback+0xec>)
 8000626:	8011      	strh	r1, [r2, #0]
 8000628:	461a      	mov	r2, r3
 800062a:	4b24      	ldr	r3, [pc, #144]	@ (80006bc <HAL_UART_RxCpltCallback+0xe8>)
 800062c:	7819      	ldrb	r1, [r3, #0]
 800062e:	4b25      	ldr	r3, [pc, #148]	@ (80006c4 <HAL_UART_RxCpltCallback+0xf0>)
 8000630:	5499      	strb	r1, [r3, r2]
//    	      {
//    	        uart1_rx_buffer[uart1_rx_index++] = uart1_rx_byte;
//    	      }
    	    }
    	    // 使用strtok分割字符串
    	        token = strtok((char *)uart1_rx_buffer, " ");
 8000632:	4925      	ldr	r1, [pc, #148]	@ (80006c8 <HAL_UART_RxCpltCallback+0xf4>)
 8000634:	4823      	ldr	r0, [pc, #140]	@ (80006c4 <HAL_UART_RxCpltCallback+0xf0>)
 8000636:	f002 fe59 	bl	80032ec <strtok>
 800063a:	4603      	mov	r3, r0
 800063c:	617b      	str	r3, [r7, #20]
    	        while (token != NULL && index < 2) {
 800063e:	e022      	b.n	8000686 <HAL_UART_RxCpltCallback+0xb2>
    	            rx_data[index] = atoi(token);  // 字符串转整数
 8000640:	6978      	ldr	r0, [r7, #20]
 8000642:	f002 fc9b 	bl	8002f7c <atoi>
 8000646:	4603      	mov	r3, r0
 8000648:	b2d9      	uxtb	r1, r3
 800064a:	f107 0208 	add.w	r2, r7, #8
 800064e:	693b      	ldr	r3, [r7, #16]
 8000650:	4413      	add	r3, r2
 8000652:	460a      	mov	r2, r1
 8000654:	701a      	strb	r2, [r3, #0]
    	            int len = sprintf(message, "result: %d %d\r\n", rx_data[0], rx_data[1]);
 8000656:	7a3b      	ldrb	r3, [r7, #8]
 8000658:	461a      	mov	r2, r3
 800065a:	7a7b      	ldrb	r3, [r7, #9]
 800065c:	491b      	ldr	r1, [pc, #108]	@ (80006cc <HAL_UART_RxCpltCallback+0xf8>)
 800065e:	481c      	ldr	r0, [pc, #112]	@ (80006d0 <HAL_UART_RxCpltCallback+0xfc>)
 8000660:	f002 fdd6 	bl	8003210 <siprintf>
 8000664:	60f8      	str	r0, [r7, #12]
    	            HAL_UART_Transmit_IT(&huart1, (uint8_t *)message, len);
 8000666:	68fb      	ldr	r3, [r7, #12]
 8000668:	b29b      	uxth	r3, r3
 800066a:	461a      	mov	r2, r3
 800066c:	4918      	ldr	r1, [pc, #96]	@ (80006d0 <HAL_UART_RxCpltCallback+0xfc>)
 800066e:	4819      	ldr	r0, [pc, #100]	@ (80006d4 <HAL_UART_RxCpltCallback+0x100>)
 8000670:	f001 fea1 	bl	80023b6 <HAL_UART_Transmit_IT>
    	            index++;
 8000674:	693b      	ldr	r3, [r7, #16]
 8000676:	3301      	adds	r3, #1
 8000678:	613b      	str	r3, [r7, #16]
    	            token = strtok(NULL, " ");
 800067a:	4913      	ldr	r1, [pc, #76]	@ (80006c8 <HAL_UART_RxCpltCallback+0xf4>)
 800067c:	2000      	movs	r0, #0
 800067e:	f002 fe35 	bl	80032ec <strtok>
 8000682:	4603      	mov	r3, r0
 8000684:	617b      	str	r3, [r7, #20]
    	        while (token != NULL && index < 2) {
 8000686:	697b      	ldr	r3, [r7, #20]
 8000688:	2b00      	cmp	r3, #0
 800068a:	d002      	beq.n	8000692 <HAL_UART_RxCpltCallback+0xbe>
 800068c:	693b      	ldr	r3, [r7, #16]
 800068e:	2b01      	cmp	r3, #1
 8000690:	ddd6      	ble.n	8000640 <HAL_UART_RxCpltCallback+0x6c>
    	        }
//
//    	    len = sprintf(message, "%s\r\n", uart1_rx_buffer);
//    	    HAL_UART_Transmit(&huart1, (uint8_t*)message, len, 100);
    	    memset(uart1_rx_buffer, 0, UART1_RX_BUFFER_SIZE);
 8000692:	2220      	movs	r2, #32
 8000694:	2100      	movs	r1, #0
 8000696:	480b      	ldr	r0, [pc, #44]	@ (80006c4 <HAL_UART_RxCpltCallback+0xf0>)
 8000698:	f002 fe1f 	bl	80032da <memset>
    	    uart1_rx_index = 0;
 800069c:	4b08      	ldr	r3, [pc, #32]	@ (80006c0 <HAL_UART_RxCpltCallback+0xec>)
 800069e:	2200      	movs	r2, #0
 80006a0:	801a      	strh	r2, [r3, #0]
    	    rx_data[2] = 0;
 80006a2:	2300      	movs	r3, #0
 80006a4:	72bb      	strb	r3, [r7, #10]
    	    // 无论收到什么，都必须重新启动下一次的单字节接收中断
    	    HAL_UART_Receive_IT(&huart1, &uart1_rx_byte, 1);
 80006a6:	2201      	movs	r2, #1
 80006a8:	4904      	ldr	r1, [pc, #16]	@ (80006bc <HAL_UART_RxCpltCallback+0xe8>)
 80006aa:	480a      	ldr	r0, [pc, #40]	@ (80006d4 <HAL_UART_RxCpltCallback+0x100>)
 80006ac:	f001 feb8 	bl	8002420 <HAL_UART_Receive_IT>
    }
}
 80006b0:	bf00      	nop
 80006b2:	3718      	adds	r7, #24
 80006b4:	46bd      	mov	sp, r7
 80006b6:	bd80      	pop	{r7, pc}
 80006b8:	40013800 	.word	0x40013800
 80006bc:	200000e4 	.word	0x200000e4
 80006c0:	200000e6 	.word	0x200000e6
 80006c4:	200000c4 	.word	0x200000c4
 80006c8:	08004644 	.word	0x08004644
 80006cc:	08004648 	.word	0x08004648
 80006d0:	200000e8 	.word	0x200000e8
 80006d4:	20000168 	.word	0x20000168

080006d8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80006d8:	b480      	push	{r7}
 80006da:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80006dc:	b672      	cpsid	i
}
 80006de:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80006e0:	bf00      	nop
 80006e2:	e7fd      	b.n	80006e0 <Error_Handler+0x8>

080006e4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80006e4:	b480      	push	{r7}
 80006e6:	b085      	sub	sp, #20
 80006e8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80006ea:	4b15      	ldr	r3, [pc, #84]	@ (8000740 <HAL_MspInit+0x5c>)
 80006ec:	699b      	ldr	r3, [r3, #24]
 80006ee:	4a14      	ldr	r2, [pc, #80]	@ (8000740 <HAL_MspInit+0x5c>)
 80006f0:	f043 0301 	orr.w	r3, r3, #1
 80006f4:	6193      	str	r3, [r2, #24]
 80006f6:	4b12      	ldr	r3, [pc, #72]	@ (8000740 <HAL_MspInit+0x5c>)
 80006f8:	699b      	ldr	r3, [r3, #24]
 80006fa:	f003 0301 	and.w	r3, r3, #1
 80006fe:	60bb      	str	r3, [r7, #8]
 8000700:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000702:	4b0f      	ldr	r3, [pc, #60]	@ (8000740 <HAL_MspInit+0x5c>)
 8000704:	69db      	ldr	r3, [r3, #28]
 8000706:	4a0e      	ldr	r2, [pc, #56]	@ (8000740 <HAL_MspInit+0x5c>)
 8000708:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800070c:	61d3      	str	r3, [r2, #28]
 800070e:	4b0c      	ldr	r3, [pc, #48]	@ (8000740 <HAL_MspInit+0x5c>)
 8000710:	69db      	ldr	r3, [r3, #28]
 8000712:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000716:	607b      	str	r3, [r7, #4]
 8000718:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 800071a:	4b0a      	ldr	r3, [pc, #40]	@ (8000744 <HAL_MspInit+0x60>)
 800071c:	685b      	ldr	r3, [r3, #4]
 800071e:	60fb      	str	r3, [r7, #12]
 8000720:	68fb      	ldr	r3, [r7, #12]
 8000722:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 8000726:	60fb      	str	r3, [r7, #12]
 8000728:	68fb      	ldr	r3, [r7, #12]
 800072a:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800072e:	60fb      	str	r3, [r7, #12]
 8000730:	4a04      	ldr	r2, [pc, #16]	@ (8000744 <HAL_MspInit+0x60>)
 8000732:	68fb      	ldr	r3, [r7, #12]
 8000734:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000736:	bf00      	nop
 8000738:	3714      	adds	r7, #20
 800073a:	46bd      	mov	sp, r7
 800073c:	bc80      	pop	{r7}
 800073e:	4770      	bx	lr
 8000740:	40021000 	.word	0x40021000
 8000744:	40010000 	.word	0x40010000

08000748 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000748:	b480      	push	{r7}
 800074a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800074c:	bf00      	nop
 800074e:	e7fd      	b.n	800074c <NMI_Handler+0x4>

08000750 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000750:	b480      	push	{r7}
 8000752:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000754:	bf00      	nop
 8000756:	e7fd      	b.n	8000754 <HardFault_Handler+0x4>

08000758 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000758:	b480      	push	{r7}
 800075a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800075c:	bf00      	nop
 800075e:	e7fd      	b.n	800075c <MemManage_Handler+0x4>

08000760 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000760:	b480      	push	{r7}
 8000762:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000764:	bf00      	nop
 8000766:	e7fd      	b.n	8000764 <BusFault_Handler+0x4>

08000768 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000768:	b480      	push	{r7}
 800076a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800076c:	bf00      	nop
 800076e:	e7fd      	b.n	800076c <UsageFault_Handler+0x4>

08000770 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000770:	b480      	push	{r7}
 8000772:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000774:	bf00      	nop
 8000776:	46bd      	mov	sp, r7
 8000778:	bc80      	pop	{r7}
 800077a:	4770      	bx	lr

0800077c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800077c:	b480      	push	{r7}
 800077e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000780:	bf00      	nop
 8000782:	46bd      	mov	sp, r7
 8000784:	bc80      	pop	{r7}
 8000786:	4770      	bx	lr

08000788 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000788:	b480      	push	{r7}
 800078a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800078c:	bf00      	nop
 800078e:	46bd      	mov	sp, r7
 8000790:	bc80      	pop	{r7}
 8000792:	4770      	bx	lr

08000794 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000794:	b580      	push	{r7, lr}
 8000796:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000798:	f000 fb0e 	bl	8000db8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800079c:	bf00      	nop
 800079e:	bd80      	pop	{r7, pc}

080007a0 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 80007a0:	b580      	push	{r7, lr}
 80007a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 80007a4:	4802      	ldr	r0, [pc, #8]	@ (80007b0 <USART1_IRQHandler+0x10>)
 80007a6:	f001 fe61 	bl	800246c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 80007aa:	bf00      	nop
 80007ac:	bd80      	pop	{r7, pc}
 80007ae:	bf00      	nop
 80007b0:	20000168 	.word	0x20000168

080007b4 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 80007b4:	b580      	push	{r7, lr}
 80007b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 80007b8:	4802      	ldr	r0, [pc, #8]	@ (80007c4 <USART2_IRQHandler+0x10>)
 80007ba:	f001 fe57 	bl	800246c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 80007be:	bf00      	nop
 80007c0:	bd80      	pop	{r7, pc}
 80007c2:	bf00      	nop
 80007c4:	200001b0 	.word	0x200001b0

080007c8 <_getpid>:
 80007c8:	b480      	push	{r7}
 80007ca:	af00      	add	r7, sp, #0
 80007cc:	2301      	movs	r3, #1
 80007ce:	4618      	mov	r0, r3
 80007d0:	46bd      	mov	sp, r7
 80007d2:	bc80      	pop	{r7}
 80007d4:	4770      	bx	lr

080007d6 <_kill>:
 80007d6:	b580      	push	{r7, lr}
 80007d8:	b082      	sub	sp, #8
 80007da:	af00      	add	r7, sp, #0
 80007dc:	6078      	str	r0, [r7, #4]
 80007de:	6039      	str	r1, [r7, #0]
 80007e0:	f002 fe26 	bl	8003430 <__errno>
 80007e4:	4603      	mov	r3, r0
 80007e6:	2216      	movs	r2, #22
 80007e8:	601a      	str	r2, [r3, #0]
 80007ea:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80007ee:	4618      	mov	r0, r3
 80007f0:	3708      	adds	r7, #8
 80007f2:	46bd      	mov	sp, r7
 80007f4:	bd80      	pop	{r7, pc}

080007f6 <_exit>:
 80007f6:	b580      	push	{r7, lr}
 80007f8:	b082      	sub	sp, #8
 80007fa:	af00      	add	r7, sp, #0
 80007fc:	6078      	str	r0, [r7, #4]
 80007fe:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8000802:	6878      	ldr	r0, [r7, #4]
 8000804:	f7ff ffe7 	bl	80007d6 <_kill>
 8000808:	bf00      	nop
 800080a:	e7fd      	b.n	8000808 <_exit+0x12>

0800080c <_read>:
 800080c:	b580      	push	{r7, lr}
 800080e:	b086      	sub	sp, #24
 8000810:	af00      	add	r7, sp, #0
 8000812:	60f8      	str	r0, [r7, #12]
 8000814:	60b9      	str	r1, [r7, #8]
 8000816:	607a      	str	r2, [r7, #4]
 8000818:	2300      	movs	r3, #0
 800081a:	617b      	str	r3, [r7, #20]
 800081c:	e00a      	b.n	8000834 <_read+0x28>
 800081e:	f3af 8000 	nop.w
 8000822:	4601      	mov	r1, r0
 8000824:	68bb      	ldr	r3, [r7, #8]
 8000826:	1c5a      	adds	r2, r3, #1
 8000828:	60ba      	str	r2, [r7, #8]
 800082a:	b2ca      	uxtb	r2, r1
 800082c:	701a      	strb	r2, [r3, #0]
 800082e:	697b      	ldr	r3, [r7, #20]
 8000830:	3301      	adds	r3, #1
 8000832:	617b      	str	r3, [r7, #20]
 8000834:	697a      	ldr	r2, [r7, #20]
 8000836:	687b      	ldr	r3, [r7, #4]
 8000838:	429a      	cmp	r2, r3
 800083a:	dbf0      	blt.n	800081e <_read+0x12>
 800083c:	687b      	ldr	r3, [r7, #4]
 800083e:	4618      	mov	r0, r3
 8000840:	3718      	adds	r7, #24
 8000842:	46bd      	mov	sp, r7
 8000844:	bd80      	pop	{r7, pc}

08000846 <_write>:
 8000846:	b580      	push	{r7, lr}
 8000848:	b086      	sub	sp, #24
 800084a:	af00      	add	r7, sp, #0
 800084c:	60f8      	str	r0, [r7, #12]
 800084e:	60b9      	str	r1, [r7, #8]
 8000850:	607a      	str	r2, [r7, #4]
 8000852:	2300      	movs	r3, #0
 8000854:	617b      	str	r3, [r7, #20]
 8000856:	e009      	b.n	800086c <_write+0x26>
 8000858:	68bb      	ldr	r3, [r7, #8]
 800085a:	1c5a      	adds	r2, r3, #1
 800085c:	60ba      	str	r2, [r7, #8]
 800085e:	781b      	ldrb	r3, [r3, #0]
 8000860:	4618      	mov	r0, r3
 8000862:	f3af 8000 	nop.w
 8000866:	697b      	ldr	r3, [r7, #20]
 8000868:	3301      	adds	r3, #1
 800086a:	617b      	str	r3, [r7, #20]
 800086c:	697a      	ldr	r2, [r7, #20]
 800086e:	687b      	ldr	r3, [r7, #4]
 8000870:	429a      	cmp	r2, r3
 8000872:	dbf1      	blt.n	8000858 <_write+0x12>
 8000874:	687b      	ldr	r3, [r7, #4]
 8000876:	4618      	mov	r0, r3
 8000878:	3718      	adds	r7, #24
 800087a:	46bd      	mov	sp, r7
 800087c:	bd80      	pop	{r7, pc}

0800087e <_close>:
 800087e:	b480      	push	{r7}
 8000880:	b083      	sub	sp, #12
 8000882:	af00      	add	r7, sp, #0
 8000884:	6078      	str	r0, [r7, #4]
 8000886:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800088a:	4618      	mov	r0, r3
 800088c:	370c      	adds	r7, #12
 800088e:	46bd      	mov	sp, r7
 8000890:	bc80      	pop	{r7}
 8000892:	4770      	bx	lr

08000894 <_fstat>:
 8000894:	b480      	push	{r7}
 8000896:	b083      	sub	sp, #12
 8000898:	af00      	add	r7, sp, #0
 800089a:	6078      	str	r0, [r7, #4]
 800089c:	6039      	str	r1, [r7, #0]
 800089e:	683b      	ldr	r3, [r7, #0]
 80008a0:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80008a4:	605a      	str	r2, [r3, #4]
 80008a6:	2300      	movs	r3, #0
 80008a8:	4618      	mov	r0, r3
 80008aa:	370c      	adds	r7, #12
 80008ac:	46bd      	mov	sp, r7
 80008ae:	bc80      	pop	{r7}
 80008b0:	4770      	bx	lr

080008b2 <_isatty>:
 80008b2:	b480      	push	{r7}
 80008b4:	b083      	sub	sp, #12
 80008b6:	af00      	add	r7, sp, #0
 80008b8:	6078      	str	r0, [r7, #4]
 80008ba:	2301      	movs	r3, #1
 80008bc:	4618      	mov	r0, r3
 80008be:	370c      	adds	r7, #12
 80008c0:	46bd      	mov	sp, r7
 80008c2:	bc80      	pop	{r7}
 80008c4:	4770      	bx	lr

080008c6 <_lseek>:
 80008c6:	b480      	push	{r7}
 80008c8:	b085      	sub	sp, #20
 80008ca:	af00      	add	r7, sp, #0
 80008cc:	60f8      	str	r0, [r7, #12]
 80008ce:	60b9      	str	r1, [r7, #8]
 80008d0:	607a      	str	r2, [r7, #4]
 80008d2:	2300      	movs	r3, #0
 80008d4:	4618      	mov	r0, r3
 80008d6:	3714      	adds	r7, #20
 80008d8:	46bd      	mov	sp, r7
 80008da:	bc80      	pop	{r7}
 80008dc:	4770      	bx	lr
	...

080008e0 <_sbrk>:
 80008e0:	b580      	push	{r7, lr}
 80008e2:	b086      	sub	sp, #24
 80008e4:	af00      	add	r7, sp, #0
 80008e6:	6078      	str	r0, [r7, #4]
 80008e8:	4a14      	ldr	r2, [pc, #80]	@ (800093c <_sbrk+0x5c>)
 80008ea:	4b15      	ldr	r3, [pc, #84]	@ (8000940 <_sbrk+0x60>)
 80008ec:	1ad3      	subs	r3, r2, r3
 80008ee:	617b      	str	r3, [r7, #20]
 80008f0:	697b      	ldr	r3, [r7, #20]
 80008f2:	613b      	str	r3, [r7, #16]
 80008f4:	4b13      	ldr	r3, [pc, #76]	@ (8000944 <_sbrk+0x64>)
 80008f6:	681b      	ldr	r3, [r3, #0]
 80008f8:	2b00      	cmp	r3, #0
 80008fa:	d102      	bne.n	8000902 <_sbrk+0x22>
 80008fc:	4b11      	ldr	r3, [pc, #68]	@ (8000944 <_sbrk+0x64>)
 80008fe:	4a12      	ldr	r2, [pc, #72]	@ (8000948 <_sbrk+0x68>)
 8000900:	601a      	str	r2, [r3, #0]
 8000902:	4b10      	ldr	r3, [pc, #64]	@ (8000944 <_sbrk+0x64>)
 8000904:	681a      	ldr	r2, [r3, #0]
 8000906:	687b      	ldr	r3, [r7, #4]
 8000908:	4413      	add	r3, r2
 800090a:	693a      	ldr	r2, [r7, #16]
 800090c:	429a      	cmp	r2, r3
 800090e:	d207      	bcs.n	8000920 <_sbrk+0x40>
 8000910:	f002 fd8e 	bl	8003430 <__errno>
 8000914:	4603      	mov	r3, r0
 8000916:	220c      	movs	r2, #12
 8000918:	601a      	str	r2, [r3, #0]
 800091a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800091e:	e009      	b.n	8000934 <_sbrk+0x54>
 8000920:	4b08      	ldr	r3, [pc, #32]	@ (8000944 <_sbrk+0x64>)
 8000922:	681b      	ldr	r3, [r3, #0]
 8000924:	60fb      	str	r3, [r7, #12]
 8000926:	4b07      	ldr	r3, [pc, #28]	@ (8000944 <_sbrk+0x64>)
 8000928:	681a      	ldr	r2, [r3, #0]
 800092a:	687b      	ldr	r3, [r7, #4]
 800092c:	4413      	add	r3, r2
 800092e:	4a05      	ldr	r2, [pc, #20]	@ (8000944 <_sbrk+0x64>)
 8000930:	6013      	str	r3, [r2, #0]
 8000932:	68fb      	ldr	r3, [r7, #12]
 8000934:	4618      	mov	r0, r3
 8000936:	3718      	adds	r7, #24
 8000938:	46bd      	mov	sp, r7
 800093a:	bd80      	pop	{r7, pc}
 800093c:	20005000 	.word	0x20005000
 8000940:	00000400 	.word	0x00000400
 8000944:	2000011c 	.word	0x2000011c
 8000948:	20000390 	.word	0x20000390

0800094c <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 800094c:	b480      	push	{r7}
 800094e:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000950:	bf00      	nop
 8000952:	46bd      	mov	sp, r7
 8000954:	bc80      	pop	{r7}
 8000956:	4770      	bx	lr

08000958 <MX_TIM1_Init>:

TIM_HandleTypeDef htim1;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8000958:	b580      	push	{r7, lr}
 800095a:	b086      	sub	sp, #24
 800095c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800095e:	f107 0308 	add.w	r3, r7, #8
 8000962:	2200      	movs	r2, #0
 8000964:	601a      	str	r2, [r3, #0]
 8000966:	605a      	str	r2, [r3, #4]
 8000968:	609a      	str	r2, [r3, #8]
 800096a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800096c:	463b      	mov	r3, r7
 800096e:	2200      	movs	r2, #0
 8000970:	601a      	str	r2, [r3, #0]
 8000972:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8000974:	4b1e      	ldr	r3, [pc, #120]	@ (80009f0 <MX_TIM1_Init+0x98>)
 8000976:	4a1f      	ldr	r2, [pc, #124]	@ (80009f4 <MX_TIM1_Init+0x9c>)
 8000978:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 800097a:	4b1d      	ldr	r3, [pc, #116]	@ (80009f0 <MX_TIM1_Init+0x98>)
 800097c:	2200      	movs	r2, #0
 800097e:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000980:	4b1b      	ldr	r3, [pc, #108]	@ (80009f0 <MX_TIM1_Init+0x98>)
 8000982:	2200      	movs	r2, #0
 8000984:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 8000986:	4b1a      	ldr	r3, [pc, #104]	@ (80009f0 <MX_TIM1_Init+0x98>)
 8000988:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800098c:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800098e:	4b18      	ldr	r3, [pc, #96]	@ (80009f0 <MX_TIM1_Init+0x98>)
 8000990:	2200      	movs	r2, #0
 8000992:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8000994:	4b16      	ldr	r3, [pc, #88]	@ (80009f0 <MX_TIM1_Init+0x98>)
 8000996:	2200      	movs	r2, #0
 8000998:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800099a:	4b15      	ldr	r3, [pc, #84]	@ (80009f0 <MX_TIM1_Init+0x98>)
 800099c:	2200      	movs	r2, #0
 800099e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 80009a0:	4813      	ldr	r0, [pc, #76]	@ (80009f0 <MX_TIM1_Init+0x98>)
 80009a2:	f001 f9b5 	bl	8001d10 <HAL_TIM_Base_Init>
 80009a6:	4603      	mov	r3, r0
 80009a8:	2b00      	cmp	r3, #0
 80009aa:	d001      	beq.n	80009b0 <MX_TIM1_Init+0x58>
  {
    Error_Handler();
 80009ac:	f7ff fe94 	bl	80006d8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80009b0:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80009b4:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 80009b6:	f107 0308 	add.w	r3, r7, #8
 80009ba:	4619      	mov	r1, r3
 80009bc:	480c      	ldr	r0, [pc, #48]	@ (80009f0 <MX_TIM1_Init+0x98>)
 80009be:	f001 f9f6 	bl	8001dae <HAL_TIM_ConfigClockSource>
 80009c2:	4603      	mov	r3, r0
 80009c4:	2b00      	cmp	r3, #0
 80009c6:	d001      	beq.n	80009cc <MX_TIM1_Init+0x74>
  {
    Error_Handler();
 80009c8:	f7ff fe86 	bl	80006d8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80009cc:	2300      	movs	r3, #0
 80009ce:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80009d0:	2300      	movs	r3, #0
 80009d2:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80009d4:	463b      	mov	r3, r7
 80009d6:	4619      	mov	r1, r3
 80009d8:	4805      	ldr	r0, [pc, #20]	@ (80009f0 <MX_TIM1_Init+0x98>)
 80009da:	f001 fbb3 	bl	8002144 <HAL_TIMEx_MasterConfigSynchronization>
 80009de:	4603      	mov	r3, r0
 80009e0:	2b00      	cmp	r3, #0
 80009e2:	d001      	beq.n	80009e8 <MX_TIM1_Init+0x90>
  {
    Error_Handler();
 80009e4:	f7ff fe78 	bl	80006d8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 80009e8:	bf00      	nop
 80009ea:	3718      	adds	r7, #24
 80009ec:	46bd      	mov	sp, r7
 80009ee:	bd80      	pop	{r7, pc}
 80009f0:	20000120 	.word	0x20000120
 80009f4:	40012c00 	.word	0x40012c00

080009f8 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 80009f8:	b480      	push	{r7}
 80009fa:	b085      	sub	sp, #20
 80009fc:	af00      	add	r7, sp, #0
 80009fe:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM1)
 8000a00:	687b      	ldr	r3, [r7, #4]
 8000a02:	681b      	ldr	r3, [r3, #0]
 8000a04:	4a09      	ldr	r2, [pc, #36]	@ (8000a2c <HAL_TIM_Base_MspInit+0x34>)
 8000a06:	4293      	cmp	r3, r2
 8000a08:	d10b      	bne.n	8000a22 <HAL_TIM_Base_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8000a0a:	4b09      	ldr	r3, [pc, #36]	@ (8000a30 <HAL_TIM_Base_MspInit+0x38>)
 8000a0c:	699b      	ldr	r3, [r3, #24]
 8000a0e:	4a08      	ldr	r2, [pc, #32]	@ (8000a30 <HAL_TIM_Base_MspInit+0x38>)
 8000a10:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8000a14:	6193      	str	r3, [r2, #24]
 8000a16:	4b06      	ldr	r3, [pc, #24]	@ (8000a30 <HAL_TIM_Base_MspInit+0x38>)
 8000a18:	699b      	ldr	r3, [r3, #24]
 8000a1a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8000a1e:	60fb      	str	r3, [r7, #12]
 8000a20:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }
}
 8000a22:	bf00      	nop
 8000a24:	3714      	adds	r7, #20
 8000a26:	46bd      	mov	sp, r7
 8000a28:	bc80      	pop	{r7}
 8000a2a:	4770      	bx	lr
 8000a2c:	40012c00 	.word	0x40012c00
 8000a30:	40021000 	.word	0x40021000

08000a34 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart3;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8000a34:	b580      	push	{r7, lr}
 8000a36:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000a38:	4b11      	ldr	r3, [pc, #68]	@ (8000a80 <MX_USART1_UART_Init+0x4c>)
 8000a3a:	4a12      	ldr	r2, [pc, #72]	@ (8000a84 <MX_USART1_UART_Init+0x50>)
 8000a3c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8000a3e:	4b10      	ldr	r3, [pc, #64]	@ (8000a80 <MX_USART1_UART_Init+0x4c>)
 8000a40:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000a44:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000a46:	4b0e      	ldr	r3, [pc, #56]	@ (8000a80 <MX_USART1_UART_Init+0x4c>)
 8000a48:	2200      	movs	r2, #0
 8000a4a:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000a4c:	4b0c      	ldr	r3, [pc, #48]	@ (8000a80 <MX_USART1_UART_Init+0x4c>)
 8000a4e:	2200      	movs	r2, #0
 8000a50:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000a52:	4b0b      	ldr	r3, [pc, #44]	@ (8000a80 <MX_USART1_UART_Init+0x4c>)
 8000a54:	2200      	movs	r2, #0
 8000a56:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000a58:	4b09      	ldr	r3, [pc, #36]	@ (8000a80 <MX_USART1_UART_Init+0x4c>)
 8000a5a:	220c      	movs	r2, #12
 8000a5c:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000a5e:	4b08      	ldr	r3, [pc, #32]	@ (8000a80 <MX_USART1_UART_Init+0x4c>)
 8000a60:	2200      	movs	r2, #0
 8000a62:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000a64:	4b06      	ldr	r3, [pc, #24]	@ (8000a80 <MX_USART1_UART_Init+0x4c>)
 8000a66:	2200      	movs	r2, #0
 8000a68:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000a6a:	4805      	ldr	r0, [pc, #20]	@ (8000a80 <MX_USART1_UART_Init+0x4c>)
 8000a6c:	f001 fbc8 	bl	8002200 <HAL_UART_Init>
 8000a70:	4603      	mov	r3, r0
 8000a72:	2b00      	cmp	r3, #0
 8000a74:	d001      	beq.n	8000a7a <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8000a76:	f7ff fe2f 	bl	80006d8 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8000a7a:	bf00      	nop
 8000a7c:	bd80      	pop	{r7, pc}
 8000a7e:	bf00      	nop
 8000a80:	20000168 	.word	0x20000168
 8000a84:	40013800 	.word	0x40013800

08000a88 <MX_USART2_UART_Init>:
/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8000a88:	b580      	push	{r7, lr}
 8000a8a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000a8c:	4b11      	ldr	r3, [pc, #68]	@ (8000ad4 <MX_USART2_UART_Init+0x4c>)
 8000a8e:	4a12      	ldr	r2, [pc, #72]	@ (8000ad8 <MX_USART2_UART_Init+0x50>)
 8000a90:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000a92:	4b10      	ldr	r3, [pc, #64]	@ (8000ad4 <MX_USART2_UART_Init+0x4c>)
 8000a94:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000a98:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000a9a:	4b0e      	ldr	r3, [pc, #56]	@ (8000ad4 <MX_USART2_UART_Init+0x4c>)
 8000a9c:	2200      	movs	r2, #0
 8000a9e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000aa0:	4b0c      	ldr	r3, [pc, #48]	@ (8000ad4 <MX_USART2_UART_Init+0x4c>)
 8000aa2:	2200      	movs	r2, #0
 8000aa4:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000aa6:	4b0b      	ldr	r3, [pc, #44]	@ (8000ad4 <MX_USART2_UART_Init+0x4c>)
 8000aa8:	2200      	movs	r2, #0
 8000aaa:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000aac:	4b09      	ldr	r3, [pc, #36]	@ (8000ad4 <MX_USART2_UART_Init+0x4c>)
 8000aae:	220c      	movs	r2, #12
 8000ab0:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000ab2:	4b08      	ldr	r3, [pc, #32]	@ (8000ad4 <MX_USART2_UART_Init+0x4c>)
 8000ab4:	2200      	movs	r2, #0
 8000ab6:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000ab8:	4b06      	ldr	r3, [pc, #24]	@ (8000ad4 <MX_USART2_UART_Init+0x4c>)
 8000aba:	2200      	movs	r2, #0
 8000abc:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000abe:	4805      	ldr	r0, [pc, #20]	@ (8000ad4 <MX_USART2_UART_Init+0x4c>)
 8000ac0:	f001 fb9e 	bl	8002200 <HAL_UART_Init>
 8000ac4:	4603      	mov	r3, r0
 8000ac6:	2b00      	cmp	r3, #0
 8000ac8:	d001      	beq.n	8000ace <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8000aca:	f7ff fe05 	bl	80006d8 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000ace:	bf00      	nop
 8000ad0:	bd80      	pop	{r7, pc}
 8000ad2:	bf00      	nop
 8000ad4:	200001b0 	.word	0x200001b0
 8000ad8:	40004400 	.word	0x40004400

08000adc <MX_USART3_UART_Init>:
/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 8000adc:	b580      	push	{r7, lr}
 8000ade:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8000ae0:	4b11      	ldr	r3, [pc, #68]	@ (8000b28 <MX_USART3_UART_Init+0x4c>)
 8000ae2:	4a12      	ldr	r2, [pc, #72]	@ (8000b2c <MX_USART3_UART_Init+0x50>)
 8000ae4:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8000ae6:	4b10      	ldr	r3, [pc, #64]	@ (8000b28 <MX_USART3_UART_Init+0x4c>)
 8000ae8:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000aec:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8000aee:	4b0e      	ldr	r3, [pc, #56]	@ (8000b28 <MX_USART3_UART_Init+0x4c>)
 8000af0:	2200      	movs	r2, #0
 8000af2:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8000af4:	4b0c      	ldr	r3, [pc, #48]	@ (8000b28 <MX_USART3_UART_Init+0x4c>)
 8000af6:	2200      	movs	r2, #0
 8000af8:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8000afa:	4b0b      	ldr	r3, [pc, #44]	@ (8000b28 <MX_USART3_UART_Init+0x4c>)
 8000afc:	2200      	movs	r2, #0
 8000afe:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8000b00:	4b09      	ldr	r3, [pc, #36]	@ (8000b28 <MX_USART3_UART_Init+0x4c>)
 8000b02:	220c      	movs	r2, #12
 8000b04:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000b06:	4b08      	ldr	r3, [pc, #32]	@ (8000b28 <MX_USART3_UART_Init+0x4c>)
 8000b08:	2200      	movs	r2, #0
 8000b0a:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8000b0c:	4b06      	ldr	r3, [pc, #24]	@ (8000b28 <MX_USART3_UART_Init+0x4c>)
 8000b0e:	2200      	movs	r2, #0
 8000b10:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8000b12:	4805      	ldr	r0, [pc, #20]	@ (8000b28 <MX_USART3_UART_Init+0x4c>)
 8000b14:	f001 fb74 	bl	8002200 <HAL_UART_Init>
 8000b18:	4603      	mov	r3, r0
 8000b1a:	2b00      	cmp	r3, #0
 8000b1c:	d001      	beq.n	8000b22 <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 8000b1e:	f7ff fddb 	bl	80006d8 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8000b22:	bf00      	nop
 8000b24:	bd80      	pop	{r7, pc}
 8000b26:	bf00      	nop
 8000b28:	200001f8 	.word	0x200001f8
 8000b2c:	40004800 	.word	0x40004800

08000b30 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8000b30:	b580      	push	{r7, lr}
 8000b32:	b08c      	sub	sp, #48	@ 0x30
 8000b34:	af00      	add	r7, sp, #0
 8000b36:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b38:	f107 0320 	add.w	r3, r7, #32
 8000b3c:	2200      	movs	r2, #0
 8000b3e:	601a      	str	r2, [r3, #0]
 8000b40:	605a      	str	r2, [r3, #4]
 8000b42:	609a      	str	r2, [r3, #8]
 8000b44:	60da      	str	r2, [r3, #12]
  if(uartHandle->Instance==USART1)
 8000b46:	687b      	ldr	r3, [r7, #4]
 8000b48:	681b      	ldr	r3, [r3, #0]
 8000b4a:	4a5f      	ldr	r2, [pc, #380]	@ (8000cc8 <HAL_UART_MspInit+0x198>)
 8000b4c:	4293      	cmp	r3, r2
 8000b4e:	d13a      	bne.n	8000bc6 <HAL_UART_MspInit+0x96>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8000b50:	4b5e      	ldr	r3, [pc, #376]	@ (8000ccc <HAL_UART_MspInit+0x19c>)
 8000b52:	699b      	ldr	r3, [r3, #24]
 8000b54:	4a5d      	ldr	r2, [pc, #372]	@ (8000ccc <HAL_UART_MspInit+0x19c>)
 8000b56:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000b5a:	6193      	str	r3, [r2, #24]
 8000b5c:	4b5b      	ldr	r3, [pc, #364]	@ (8000ccc <HAL_UART_MspInit+0x19c>)
 8000b5e:	699b      	ldr	r3, [r3, #24]
 8000b60:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000b64:	61fb      	str	r3, [r7, #28]
 8000b66:	69fb      	ldr	r3, [r7, #28]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000b68:	4b58      	ldr	r3, [pc, #352]	@ (8000ccc <HAL_UART_MspInit+0x19c>)
 8000b6a:	699b      	ldr	r3, [r3, #24]
 8000b6c:	4a57      	ldr	r2, [pc, #348]	@ (8000ccc <HAL_UART_MspInit+0x19c>)
 8000b6e:	f043 0304 	orr.w	r3, r3, #4
 8000b72:	6193      	str	r3, [r2, #24]
 8000b74:	4b55      	ldr	r3, [pc, #340]	@ (8000ccc <HAL_UART_MspInit+0x19c>)
 8000b76:	699b      	ldr	r3, [r3, #24]
 8000b78:	f003 0304 	and.w	r3, r3, #4
 8000b7c:	61bb      	str	r3, [r7, #24]
 8000b7e:	69bb      	ldr	r3, [r7, #24]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8000b80:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8000b84:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b86:	2302      	movs	r3, #2
 8000b88:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000b8a:	2303      	movs	r3, #3
 8000b8c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000b8e:	f107 0320 	add.w	r3, r7, #32
 8000b92:	4619      	mov	r1, r3
 8000b94:	484e      	ldr	r0, [pc, #312]	@ (8000cd0 <HAL_UART_MspInit+0x1a0>)
 8000b96:	f000 fb0f 	bl	80011b8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8000b9a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000b9e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000ba0:	2300      	movs	r3, #0
 8000ba2:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ba4:	2300      	movs	r3, #0
 8000ba6:	62bb      	str	r3, [r7, #40]	@ 0x28
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000ba8:	f107 0320 	add.w	r3, r7, #32
 8000bac:	4619      	mov	r1, r3
 8000bae:	4848      	ldr	r0, [pc, #288]	@ (8000cd0 <HAL_UART_MspInit+0x1a0>)
 8000bb0:	f000 fb02 	bl	80011b8 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8000bb4:	2200      	movs	r2, #0
 8000bb6:	2100      	movs	r1, #0
 8000bb8:	2025      	movs	r0, #37	@ 0x25
 8000bba:	f000 fa14 	bl	8000fe6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8000bbe:	2025      	movs	r0, #37	@ 0x25
 8000bc0:	f000 fa2d 	bl	800101e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART3_MspInit 1 */
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
    HAL_NVIC_EnableIRQ(USART3_IRQn);
  /* USER CODE END USART3_MspInit 1 */
  }
}
 8000bc4:	e07c      	b.n	8000cc0 <HAL_UART_MspInit+0x190>
  else if(uartHandle->Instance==USART2)
 8000bc6:	687b      	ldr	r3, [r7, #4]
 8000bc8:	681b      	ldr	r3, [r3, #0]
 8000bca:	4a42      	ldr	r2, [pc, #264]	@ (8000cd4 <HAL_UART_MspInit+0x1a4>)
 8000bcc:	4293      	cmp	r3, r2
 8000bce:	d138      	bne.n	8000c42 <HAL_UART_MspInit+0x112>
    __HAL_RCC_USART2_CLK_ENABLE();
 8000bd0:	4b3e      	ldr	r3, [pc, #248]	@ (8000ccc <HAL_UART_MspInit+0x19c>)
 8000bd2:	69db      	ldr	r3, [r3, #28]
 8000bd4:	4a3d      	ldr	r2, [pc, #244]	@ (8000ccc <HAL_UART_MspInit+0x19c>)
 8000bd6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000bda:	61d3      	str	r3, [r2, #28]
 8000bdc:	4b3b      	ldr	r3, [pc, #236]	@ (8000ccc <HAL_UART_MspInit+0x19c>)
 8000bde:	69db      	ldr	r3, [r3, #28]
 8000be0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000be4:	617b      	str	r3, [r7, #20]
 8000be6:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000be8:	4b38      	ldr	r3, [pc, #224]	@ (8000ccc <HAL_UART_MspInit+0x19c>)
 8000bea:	699b      	ldr	r3, [r3, #24]
 8000bec:	4a37      	ldr	r2, [pc, #220]	@ (8000ccc <HAL_UART_MspInit+0x19c>)
 8000bee:	f043 0304 	orr.w	r3, r3, #4
 8000bf2:	6193      	str	r3, [r2, #24]
 8000bf4:	4b35      	ldr	r3, [pc, #212]	@ (8000ccc <HAL_UART_MspInit+0x19c>)
 8000bf6:	699b      	ldr	r3, [r3, #24]
 8000bf8:	f003 0304 	and.w	r3, r3, #4
 8000bfc:	613b      	str	r3, [r7, #16]
 8000bfe:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8000c00:	2304      	movs	r3, #4
 8000c02:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c04:	2302      	movs	r3, #2
 8000c06:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000c08:	2303      	movs	r3, #3
 8000c0a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000c0c:	f107 0320 	add.w	r3, r7, #32
 8000c10:	4619      	mov	r1, r3
 8000c12:	482f      	ldr	r0, [pc, #188]	@ (8000cd0 <HAL_UART_MspInit+0x1a0>)
 8000c14:	f000 fad0 	bl	80011b8 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8000c18:	2308      	movs	r3, #8
 8000c1a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000c1c:	2300      	movs	r3, #0
 8000c1e:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c20:	2300      	movs	r3, #0
 8000c22:	62bb      	str	r3, [r7, #40]	@ 0x28
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000c24:	f107 0320 	add.w	r3, r7, #32
 8000c28:	4619      	mov	r1, r3
 8000c2a:	4829      	ldr	r0, [pc, #164]	@ (8000cd0 <HAL_UART_MspInit+0x1a0>)
 8000c2c:	f000 fac4 	bl	80011b8 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8000c30:	2200      	movs	r2, #0
 8000c32:	2100      	movs	r1, #0
 8000c34:	2026      	movs	r0, #38	@ 0x26
 8000c36:	f000 f9d6 	bl	8000fe6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8000c3a:	2026      	movs	r0, #38	@ 0x26
 8000c3c:	f000 f9ef 	bl	800101e <HAL_NVIC_EnableIRQ>
}
 8000c40:	e03e      	b.n	8000cc0 <HAL_UART_MspInit+0x190>
  else if(uartHandle->Instance==USART3)
 8000c42:	687b      	ldr	r3, [r7, #4]
 8000c44:	681b      	ldr	r3, [r3, #0]
 8000c46:	4a24      	ldr	r2, [pc, #144]	@ (8000cd8 <HAL_UART_MspInit+0x1a8>)
 8000c48:	4293      	cmp	r3, r2
 8000c4a:	d139      	bne.n	8000cc0 <HAL_UART_MspInit+0x190>
    __HAL_RCC_USART3_CLK_ENABLE();
 8000c4c:	4b1f      	ldr	r3, [pc, #124]	@ (8000ccc <HAL_UART_MspInit+0x19c>)
 8000c4e:	69db      	ldr	r3, [r3, #28]
 8000c50:	4a1e      	ldr	r2, [pc, #120]	@ (8000ccc <HAL_UART_MspInit+0x19c>)
 8000c52:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8000c56:	61d3      	str	r3, [r2, #28]
 8000c58:	4b1c      	ldr	r3, [pc, #112]	@ (8000ccc <HAL_UART_MspInit+0x19c>)
 8000c5a:	69db      	ldr	r3, [r3, #28]
 8000c5c:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8000c60:	60fb      	str	r3, [r7, #12]
 8000c62:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000c64:	4b19      	ldr	r3, [pc, #100]	@ (8000ccc <HAL_UART_MspInit+0x19c>)
 8000c66:	699b      	ldr	r3, [r3, #24]
 8000c68:	4a18      	ldr	r2, [pc, #96]	@ (8000ccc <HAL_UART_MspInit+0x19c>)
 8000c6a:	f043 0308 	orr.w	r3, r3, #8
 8000c6e:	6193      	str	r3, [r2, #24]
 8000c70:	4b16      	ldr	r3, [pc, #88]	@ (8000ccc <HAL_UART_MspInit+0x19c>)
 8000c72:	699b      	ldr	r3, [r3, #24]
 8000c74:	f003 0308 	and.w	r3, r3, #8
 8000c78:	60bb      	str	r3, [r7, #8]
 8000c7a:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8000c7c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000c80:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c82:	2302      	movs	r3, #2
 8000c84:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000c86:	2303      	movs	r3, #3
 8000c88:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000c8a:	f107 0320 	add.w	r3, r7, #32
 8000c8e:	4619      	mov	r1, r3
 8000c90:	4812      	ldr	r0, [pc, #72]	@ (8000cdc <HAL_UART_MspInit+0x1ac>)
 8000c92:	f000 fa91 	bl	80011b8 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 8000c96:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8000c9a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000c9c:	2300      	movs	r3, #0
 8000c9e:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ca0:	2300      	movs	r3, #0
 8000ca2:	62bb      	str	r3, [r7, #40]	@ 0x28
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000ca4:	f107 0320 	add.w	r3, r7, #32
 8000ca8:	4619      	mov	r1, r3
 8000caa:	480c      	ldr	r0, [pc, #48]	@ (8000cdc <HAL_UART_MspInit+0x1ac>)
 8000cac:	f000 fa84 	bl	80011b8 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 8000cb0:	2200      	movs	r2, #0
 8000cb2:	2100      	movs	r1, #0
 8000cb4:	2027      	movs	r0, #39	@ 0x27
 8000cb6:	f000 f996 	bl	8000fe6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8000cba:	2027      	movs	r0, #39	@ 0x27
 8000cbc:	f000 f9af 	bl	800101e <HAL_NVIC_EnableIRQ>
}
 8000cc0:	bf00      	nop
 8000cc2:	3730      	adds	r7, #48	@ 0x30
 8000cc4:	46bd      	mov	sp, r7
 8000cc6:	bd80      	pop	{r7, pc}
 8000cc8:	40013800 	.word	0x40013800
 8000ccc:	40021000 	.word	0x40021000
 8000cd0:	40010800 	.word	0x40010800
 8000cd4:	40004400 	.word	0x40004400
 8000cd8:	40004800 	.word	0x40004800
 8000cdc:	40010c00 	.word	0x40010c00

08000ce0 <Reset_Handler>:
 8000ce0:	f7ff fe34 	bl	800094c <SystemInit>
 8000ce4:	480b      	ldr	r0, [pc, #44]	@ (8000d14 <LoopFillZerobss+0xe>)
 8000ce6:	490c      	ldr	r1, [pc, #48]	@ (8000d18 <LoopFillZerobss+0x12>)
 8000ce8:	4a0c      	ldr	r2, [pc, #48]	@ (8000d1c <LoopFillZerobss+0x16>)
 8000cea:	2300      	movs	r3, #0
 8000cec:	e002      	b.n	8000cf4 <LoopCopyDataInit>

08000cee <CopyDataInit>:
 8000cee:	58d4      	ldr	r4, [r2, r3]
 8000cf0:	50c4      	str	r4, [r0, r3]
 8000cf2:	3304      	adds	r3, #4

08000cf4 <LoopCopyDataInit>:
 8000cf4:	18c4      	adds	r4, r0, r3
 8000cf6:	428c      	cmp	r4, r1
 8000cf8:	d3f9      	bcc.n	8000cee <CopyDataInit>
 8000cfa:	4a09      	ldr	r2, [pc, #36]	@ (8000d20 <LoopFillZerobss+0x1a>)
 8000cfc:	4c09      	ldr	r4, [pc, #36]	@ (8000d24 <LoopFillZerobss+0x1e>)
 8000cfe:	2300      	movs	r3, #0
 8000d00:	e001      	b.n	8000d06 <LoopFillZerobss>

08000d02 <FillZerobss>:
 8000d02:	6013      	str	r3, [r2, #0]
 8000d04:	3204      	adds	r2, #4

08000d06 <LoopFillZerobss>:
 8000d06:	42a2      	cmp	r2, r4
 8000d08:	d3fb      	bcc.n	8000d02 <FillZerobss>
 8000d0a:	f002 fb97 	bl	800343c <__libc_init_array>
 8000d0e:	f7ff fa87 	bl	8000220 <main>
 8000d12:	4770      	bx	lr
 8000d14:	20000000 	.word	0x20000000
 8000d18:	200000a8 	.word	0x200000a8
 8000d1c:	08004a6c 	.word	0x08004a6c
 8000d20:	200000a8 	.word	0x200000a8
 8000d24:	20000390 	.word	0x20000390

08000d28 <ADC1_2_IRQHandler>:
 8000d28:	e7fe      	b.n	8000d28 <ADC1_2_IRQHandler>
	...

08000d2c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000d2c:	b580      	push	{r7, lr}
 8000d2e:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000d30:	4b08      	ldr	r3, [pc, #32]	@ (8000d54 <HAL_Init+0x28>)
 8000d32:	681b      	ldr	r3, [r3, #0]
 8000d34:	4a07      	ldr	r2, [pc, #28]	@ (8000d54 <HAL_Init+0x28>)
 8000d36:	f043 0310 	orr.w	r3, r3, #16
 8000d3a:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000d3c:	2003      	movs	r0, #3
 8000d3e:	f000 f947 	bl	8000fd0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000d42:	200f      	movs	r0, #15
 8000d44:	f000 f808 	bl	8000d58 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000d48:	f7ff fccc 	bl	80006e4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000d4c:	2300      	movs	r3, #0
}
 8000d4e:	4618      	mov	r0, r3
 8000d50:	bd80      	pop	{r7, pc}
 8000d52:	bf00      	nop
 8000d54:	40022000 	.word	0x40022000

08000d58 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000d58:	b580      	push	{r7, lr}
 8000d5a:	b082      	sub	sp, #8
 8000d5c:	af00      	add	r7, sp, #0
 8000d5e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000d60:	4b12      	ldr	r3, [pc, #72]	@ (8000dac <HAL_InitTick+0x54>)
 8000d62:	681a      	ldr	r2, [r3, #0]
 8000d64:	4b12      	ldr	r3, [pc, #72]	@ (8000db0 <HAL_InitTick+0x58>)
 8000d66:	781b      	ldrb	r3, [r3, #0]
 8000d68:	4619      	mov	r1, r3
 8000d6a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000d6e:	fbb3 f3f1 	udiv	r3, r3, r1
 8000d72:	fbb2 f3f3 	udiv	r3, r2, r3
 8000d76:	4618      	mov	r0, r3
 8000d78:	f000 f95f 	bl	800103a <HAL_SYSTICK_Config>
 8000d7c:	4603      	mov	r3, r0
 8000d7e:	2b00      	cmp	r3, #0
 8000d80:	d001      	beq.n	8000d86 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000d82:	2301      	movs	r3, #1
 8000d84:	e00e      	b.n	8000da4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000d86:	687b      	ldr	r3, [r7, #4]
 8000d88:	2b0f      	cmp	r3, #15
 8000d8a:	d80a      	bhi.n	8000da2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000d8c:	2200      	movs	r2, #0
 8000d8e:	6879      	ldr	r1, [r7, #4]
 8000d90:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8000d94:	f000 f927 	bl	8000fe6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000d98:	4a06      	ldr	r2, [pc, #24]	@ (8000db4 <HAL_InitTick+0x5c>)
 8000d9a:	687b      	ldr	r3, [r7, #4]
 8000d9c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000d9e:	2300      	movs	r3, #0
 8000da0:	e000      	b.n	8000da4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000da2:	2301      	movs	r3, #1
}
 8000da4:	4618      	mov	r0, r3
 8000da6:	3708      	adds	r7, #8
 8000da8:	46bd      	mov	sp, r7
 8000daa:	bd80      	pop	{r7, pc}
 8000dac:	20000040 	.word	0x20000040
 8000db0:	20000048 	.word	0x20000048
 8000db4:	20000044 	.word	0x20000044

08000db8 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000db8:	b480      	push	{r7}
 8000dba:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000dbc:	4b05      	ldr	r3, [pc, #20]	@ (8000dd4 <HAL_IncTick+0x1c>)
 8000dbe:	781b      	ldrb	r3, [r3, #0]
 8000dc0:	461a      	mov	r2, r3
 8000dc2:	4b05      	ldr	r3, [pc, #20]	@ (8000dd8 <HAL_IncTick+0x20>)
 8000dc4:	681b      	ldr	r3, [r3, #0]
 8000dc6:	4413      	add	r3, r2
 8000dc8:	4a03      	ldr	r2, [pc, #12]	@ (8000dd8 <HAL_IncTick+0x20>)
 8000dca:	6013      	str	r3, [r2, #0]
}
 8000dcc:	bf00      	nop
 8000dce:	46bd      	mov	sp, r7
 8000dd0:	bc80      	pop	{r7}
 8000dd2:	4770      	bx	lr
 8000dd4:	20000048 	.word	0x20000048
 8000dd8:	20000240 	.word	0x20000240

08000ddc <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000ddc:	b480      	push	{r7}
 8000dde:	af00      	add	r7, sp, #0
  return uwTick;
 8000de0:	4b02      	ldr	r3, [pc, #8]	@ (8000dec <HAL_GetTick+0x10>)
 8000de2:	681b      	ldr	r3, [r3, #0]
}
 8000de4:	4618      	mov	r0, r3
 8000de6:	46bd      	mov	sp, r7
 8000de8:	bc80      	pop	{r7}
 8000dea:	4770      	bx	lr
 8000dec:	20000240 	.word	0x20000240

08000df0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000df0:	b580      	push	{r7, lr}
 8000df2:	b084      	sub	sp, #16
 8000df4:	af00      	add	r7, sp, #0
 8000df6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000df8:	f7ff fff0 	bl	8000ddc <HAL_GetTick>
 8000dfc:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000dfe:	687b      	ldr	r3, [r7, #4]
 8000e00:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000e02:	68fb      	ldr	r3, [r7, #12]
 8000e04:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8000e08:	d005      	beq.n	8000e16 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000e0a:	4b0a      	ldr	r3, [pc, #40]	@ (8000e34 <HAL_Delay+0x44>)
 8000e0c:	781b      	ldrb	r3, [r3, #0]
 8000e0e:	461a      	mov	r2, r3
 8000e10:	68fb      	ldr	r3, [r7, #12]
 8000e12:	4413      	add	r3, r2
 8000e14:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000e16:	bf00      	nop
 8000e18:	f7ff ffe0 	bl	8000ddc <HAL_GetTick>
 8000e1c:	4602      	mov	r2, r0
 8000e1e:	68bb      	ldr	r3, [r7, #8]
 8000e20:	1ad3      	subs	r3, r2, r3
 8000e22:	68fa      	ldr	r2, [r7, #12]
 8000e24:	429a      	cmp	r2, r3
 8000e26:	d8f7      	bhi.n	8000e18 <HAL_Delay+0x28>
  {
  }
}
 8000e28:	bf00      	nop
 8000e2a:	bf00      	nop
 8000e2c:	3710      	adds	r7, #16
 8000e2e:	46bd      	mov	sp, r7
 8000e30:	bd80      	pop	{r7, pc}
 8000e32:	bf00      	nop
 8000e34:	20000048 	.word	0x20000048

08000e38 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000e38:	b480      	push	{r7}
 8000e3a:	b085      	sub	sp, #20
 8000e3c:	af00      	add	r7, sp, #0
 8000e3e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000e40:	687b      	ldr	r3, [r7, #4]
 8000e42:	f003 0307 	and.w	r3, r3, #7
 8000e46:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000e48:	4b0c      	ldr	r3, [pc, #48]	@ (8000e7c <__NVIC_SetPriorityGrouping+0x44>)
 8000e4a:	68db      	ldr	r3, [r3, #12]
 8000e4c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000e4e:	68ba      	ldr	r2, [r7, #8]
 8000e50:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000e54:	4013      	ands	r3, r2
 8000e56:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8000e58:	68fb      	ldr	r3, [r7, #12]
 8000e5a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000e5c:	68bb      	ldr	r3, [r7, #8]
 8000e5e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000e60:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000e64:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000e68:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000e6a:	4a04      	ldr	r2, [pc, #16]	@ (8000e7c <__NVIC_SetPriorityGrouping+0x44>)
 8000e6c:	68bb      	ldr	r3, [r7, #8]
 8000e6e:	60d3      	str	r3, [r2, #12]
}
 8000e70:	bf00      	nop
 8000e72:	3714      	adds	r7, #20
 8000e74:	46bd      	mov	sp, r7
 8000e76:	bc80      	pop	{r7}
 8000e78:	4770      	bx	lr
 8000e7a:	bf00      	nop
 8000e7c:	e000ed00 	.word	0xe000ed00

08000e80 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000e80:	b480      	push	{r7}
 8000e82:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000e84:	4b04      	ldr	r3, [pc, #16]	@ (8000e98 <__NVIC_GetPriorityGrouping+0x18>)
 8000e86:	68db      	ldr	r3, [r3, #12]
 8000e88:	0a1b      	lsrs	r3, r3, #8
 8000e8a:	f003 0307 	and.w	r3, r3, #7
}
 8000e8e:	4618      	mov	r0, r3
 8000e90:	46bd      	mov	sp, r7
 8000e92:	bc80      	pop	{r7}
 8000e94:	4770      	bx	lr
 8000e96:	bf00      	nop
 8000e98:	e000ed00 	.word	0xe000ed00

08000e9c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000e9c:	b480      	push	{r7}
 8000e9e:	b083      	sub	sp, #12
 8000ea0:	af00      	add	r7, sp, #0
 8000ea2:	4603      	mov	r3, r0
 8000ea4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000ea6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000eaa:	2b00      	cmp	r3, #0
 8000eac:	db0b      	blt.n	8000ec6 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000eae:	79fb      	ldrb	r3, [r7, #7]
 8000eb0:	f003 021f 	and.w	r2, r3, #31
 8000eb4:	4906      	ldr	r1, [pc, #24]	@ (8000ed0 <__NVIC_EnableIRQ+0x34>)
 8000eb6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000eba:	095b      	lsrs	r3, r3, #5
 8000ebc:	2001      	movs	r0, #1
 8000ebe:	fa00 f202 	lsl.w	r2, r0, r2
 8000ec2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8000ec6:	bf00      	nop
 8000ec8:	370c      	adds	r7, #12
 8000eca:	46bd      	mov	sp, r7
 8000ecc:	bc80      	pop	{r7}
 8000ece:	4770      	bx	lr
 8000ed0:	e000e100 	.word	0xe000e100

08000ed4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000ed4:	b480      	push	{r7}
 8000ed6:	b083      	sub	sp, #12
 8000ed8:	af00      	add	r7, sp, #0
 8000eda:	4603      	mov	r3, r0
 8000edc:	6039      	str	r1, [r7, #0]
 8000ede:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000ee0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000ee4:	2b00      	cmp	r3, #0
 8000ee6:	db0a      	blt.n	8000efe <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000ee8:	683b      	ldr	r3, [r7, #0]
 8000eea:	b2da      	uxtb	r2, r3
 8000eec:	490c      	ldr	r1, [pc, #48]	@ (8000f20 <__NVIC_SetPriority+0x4c>)
 8000eee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000ef2:	0112      	lsls	r2, r2, #4
 8000ef4:	b2d2      	uxtb	r2, r2
 8000ef6:	440b      	add	r3, r1
 8000ef8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000efc:	e00a      	b.n	8000f14 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000efe:	683b      	ldr	r3, [r7, #0]
 8000f00:	b2da      	uxtb	r2, r3
 8000f02:	4908      	ldr	r1, [pc, #32]	@ (8000f24 <__NVIC_SetPriority+0x50>)
 8000f04:	79fb      	ldrb	r3, [r7, #7]
 8000f06:	f003 030f 	and.w	r3, r3, #15
 8000f0a:	3b04      	subs	r3, #4
 8000f0c:	0112      	lsls	r2, r2, #4
 8000f0e:	b2d2      	uxtb	r2, r2
 8000f10:	440b      	add	r3, r1
 8000f12:	761a      	strb	r2, [r3, #24]
}
 8000f14:	bf00      	nop
 8000f16:	370c      	adds	r7, #12
 8000f18:	46bd      	mov	sp, r7
 8000f1a:	bc80      	pop	{r7}
 8000f1c:	4770      	bx	lr
 8000f1e:	bf00      	nop
 8000f20:	e000e100 	.word	0xe000e100
 8000f24:	e000ed00 	.word	0xe000ed00

08000f28 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000f28:	b480      	push	{r7}
 8000f2a:	b089      	sub	sp, #36	@ 0x24
 8000f2c:	af00      	add	r7, sp, #0
 8000f2e:	60f8      	str	r0, [r7, #12]
 8000f30:	60b9      	str	r1, [r7, #8]
 8000f32:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000f34:	68fb      	ldr	r3, [r7, #12]
 8000f36:	f003 0307 	and.w	r3, r3, #7
 8000f3a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000f3c:	69fb      	ldr	r3, [r7, #28]
 8000f3e:	f1c3 0307 	rsb	r3, r3, #7
 8000f42:	2b04      	cmp	r3, #4
 8000f44:	bf28      	it	cs
 8000f46:	2304      	movcs	r3, #4
 8000f48:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000f4a:	69fb      	ldr	r3, [r7, #28]
 8000f4c:	3304      	adds	r3, #4
 8000f4e:	2b06      	cmp	r3, #6
 8000f50:	d902      	bls.n	8000f58 <NVIC_EncodePriority+0x30>
 8000f52:	69fb      	ldr	r3, [r7, #28]
 8000f54:	3b03      	subs	r3, #3
 8000f56:	e000      	b.n	8000f5a <NVIC_EncodePriority+0x32>
 8000f58:	2300      	movs	r3, #0
 8000f5a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000f5c:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8000f60:	69bb      	ldr	r3, [r7, #24]
 8000f62:	fa02 f303 	lsl.w	r3, r2, r3
 8000f66:	43da      	mvns	r2, r3
 8000f68:	68bb      	ldr	r3, [r7, #8]
 8000f6a:	401a      	ands	r2, r3
 8000f6c:	697b      	ldr	r3, [r7, #20]
 8000f6e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000f70:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8000f74:	697b      	ldr	r3, [r7, #20]
 8000f76:	fa01 f303 	lsl.w	r3, r1, r3
 8000f7a:	43d9      	mvns	r1, r3
 8000f7c:	687b      	ldr	r3, [r7, #4]
 8000f7e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000f80:	4313      	orrs	r3, r2
         );
}
 8000f82:	4618      	mov	r0, r3
 8000f84:	3724      	adds	r7, #36	@ 0x24
 8000f86:	46bd      	mov	sp, r7
 8000f88:	bc80      	pop	{r7}
 8000f8a:	4770      	bx	lr

08000f8c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000f8c:	b580      	push	{r7, lr}
 8000f8e:	b082      	sub	sp, #8
 8000f90:	af00      	add	r7, sp, #0
 8000f92:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000f94:	687b      	ldr	r3, [r7, #4]
 8000f96:	3b01      	subs	r3, #1
 8000f98:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8000f9c:	d301      	bcc.n	8000fa2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000f9e:	2301      	movs	r3, #1
 8000fa0:	e00f      	b.n	8000fc2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000fa2:	4a0a      	ldr	r2, [pc, #40]	@ (8000fcc <SysTick_Config+0x40>)
 8000fa4:	687b      	ldr	r3, [r7, #4]
 8000fa6:	3b01      	subs	r3, #1
 8000fa8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000faa:	210f      	movs	r1, #15
 8000fac:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8000fb0:	f7ff ff90 	bl	8000ed4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000fb4:	4b05      	ldr	r3, [pc, #20]	@ (8000fcc <SysTick_Config+0x40>)
 8000fb6:	2200      	movs	r2, #0
 8000fb8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000fba:	4b04      	ldr	r3, [pc, #16]	@ (8000fcc <SysTick_Config+0x40>)
 8000fbc:	2207      	movs	r2, #7
 8000fbe:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000fc0:	2300      	movs	r3, #0
}
 8000fc2:	4618      	mov	r0, r3
 8000fc4:	3708      	adds	r7, #8
 8000fc6:	46bd      	mov	sp, r7
 8000fc8:	bd80      	pop	{r7, pc}
 8000fca:	bf00      	nop
 8000fcc:	e000e010 	.word	0xe000e010

08000fd0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000fd0:	b580      	push	{r7, lr}
 8000fd2:	b082      	sub	sp, #8
 8000fd4:	af00      	add	r7, sp, #0
 8000fd6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000fd8:	6878      	ldr	r0, [r7, #4]
 8000fda:	f7ff ff2d 	bl	8000e38 <__NVIC_SetPriorityGrouping>
}
 8000fde:	bf00      	nop
 8000fe0:	3708      	adds	r7, #8
 8000fe2:	46bd      	mov	sp, r7
 8000fe4:	bd80      	pop	{r7, pc}

08000fe6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000fe6:	b580      	push	{r7, lr}
 8000fe8:	b086      	sub	sp, #24
 8000fea:	af00      	add	r7, sp, #0
 8000fec:	4603      	mov	r3, r0
 8000fee:	60b9      	str	r1, [r7, #8]
 8000ff0:	607a      	str	r2, [r7, #4]
 8000ff2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000ff4:	2300      	movs	r3, #0
 8000ff6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000ff8:	f7ff ff42 	bl	8000e80 <__NVIC_GetPriorityGrouping>
 8000ffc:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000ffe:	687a      	ldr	r2, [r7, #4]
 8001000:	68b9      	ldr	r1, [r7, #8]
 8001002:	6978      	ldr	r0, [r7, #20]
 8001004:	f7ff ff90 	bl	8000f28 <NVIC_EncodePriority>
 8001008:	4602      	mov	r2, r0
 800100a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800100e:	4611      	mov	r1, r2
 8001010:	4618      	mov	r0, r3
 8001012:	f7ff ff5f 	bl	8000ed4 <__NVIC_SetPriority>
}
 8001016:	bf00      	nop
 8001018:	3718      	adds	r7, #24
 800101a:	46bd      	mov	sp, r7
 800101c:	bd80      	pop	{r7, pc}

0800101e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800101e:	b580      	push	{r7, lr}
 8001020:	b082      	sub	sp, #8
 8001022:	af00      	add	r7, sp, #0
 8001024:	4603      	mov	r3, r0
 8001026:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001028:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800102c:	4618      	mov	r0, r3
 800102e:	f7ff ff35 	bl	8000e9c <__NVIC_EnableIRQ>
}
 8001032:	bf00      	nop
 8001034:	3708      	adds	r7, #8
 8001036:	46bd      	mov	sp, r7
 8001038:	bd80      	pop	{r7, pc}

0800103a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800103a:	b580      	push	{r7, lr}
 800103c:	b082      	sub	sp, #8
 800103e:	af00      	add	r7, sp, #0
 8001040:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001042:	6878      	ldr	r0, [r7, #4]
 8001044:	f7ff ffa2 	bl	8000f8c <SysTick_Config>
 8001048:	4603      	mov	r3, r0
}
 800104a:	4618      	mov	r0, r3
 800104c:	3708      	adds	r7, #8
 800104e:	46bd      	mov	sp, r7
 8001050:	bd80      	pop	{r7, pc}

08001052 <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8001052:	b480      	push	{r7}
 8001054:	b085      	sub	sp, #20
 8001056:	af00      	add	r7, sp, #0
 8001058:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800105a:	2300      	movs	r3, #0
 800105c:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800105e:	687b      	ldr	r3, [r7, #4]
 8001060:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8001064:	b2db      	uxtb	r3, r3
 8001066:	2b02      	cmp	r3, #2
 8001068:	d008      	beq.n	800107c <HAL_DMA_Abort+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800106a:	687b      	ldr	r3, [r7, #4]
 800106c:	2204      	movs	r2, #4
 800106e:	639a      	str	r2, [r3, #56]	@ 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001070:	687b      	ldr	r3, [r7, #4]
 8001072:	2200      	movs	r2, #0
 8001074:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 8001078:	2301      	movs	r3, #1
 800107a:	e020      	b.n	80010be <HAL_DMA_Abort+0x6c>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800107c:	687b      	ldr	r3, [r7, #4]
 800107e:	681b      	ldr	r3, [r3, #0]
 8001080:	681a      	ldr	r2, [r3, #0]
 8001082:	687b      	ldr	r3, [r7, #4]
 8001084:	681b      	ldr	r3, [r3, #0]
 8001086:	f022 020e 	bic.w	r2, r2, #14
 800108a:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800108c:	687b      	ldr	r3, [r7, #4]
 800108e:	681b      	ldr	r3, [r3, #0]
 8001090:	681a      	ldr	r2, [r3, #0]
 8001092:	687b      	ldr	r3, [r7, #4]
 8001094:	681b      	ldr	r3, [r3, #0]
 8001096:	f022 0201 	bic.w	r2, r2, #1
 800109a:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 800109c:	687b      	ldr	r3, [r7, #4]
 800109e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80010a0:	687b      	ldr	r3, [r7, #4]
 80010a2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80010a4:	2101      	movs	r1, #1
 80010a6:	fa01 f202 	lsl.w	r2, r1, r2
 80010aa:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80010ac:	687b      	ldr	r3, [r7, #4]
 80010ae:	2201      	movs	r2, #1
 80010b0:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 80010b4:	687b      	ldr	r3, [r7, #4]
 80010b6:	2200      	movs	r2, #0
 80010b8:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 80010bc:	7bfb      	ldrb	r3, [r7, #15]
}
 80010be:	4618      	mov	r0, r3
 80010c0:	3714      	adds	r7, #20
 80010c2:	46bd      	mov	sp, r7
 80010c4:	bc80      	pop	{r7}
 80010c6:	4770      	bx	lr

080010c8 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 80010c8:	b580      	push	{r7, lr}
 80010ca:	b084      	sub	sp, #16
 80010cc:	af00      	add	r7, sp, #0
 80010ce:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80010d0:	2300      	movs	r3, #0
 80010d2:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 80010d4:	687b      	ldr	r3, [r7, #4]
 80010d6:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 80010da:	b2db      	uxtb	r3, r3
 80010dc:	2b02      	cmp	r3, #2
 80010de:	d005      	beq.n	80010ec <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80010e0:	687b      	ldr	r3, [r7, #4]
 80010e2:	2204      	movs	r2, #4
 80010e4:	639a      	str	r2, [r3, #56]	@ 0x38
        
    status = HAL_ERROR;
 80010e6:	2301      	movs	r3, #1
 80010e8:	73fb      	strb	r3, [r7, #15]
 80010ea:	e051      	b.n	8001190 <HAL_DMA_Abort_IT+0xc8>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80010ec:	687b      	ldr	r3, [r7, #4]
 80010ee:	681b      	ldr	r3, [r3, #0]
 80010f0:	681a      	ldr	r2, [r3, #0]
 80010f2:	687b      	ldr	r3, [r7, #4]
 80010f4:	681b      	ldr	r3, [r3, #0]
 80010f6:	f022 020e 	bic.w	r2, r2, #14
 80010fa:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80010fc:	687b      	ldr	r3, [r7, #4]
 80010fe:	681b      	ldr	r3, [r3, #0]
 8001100:	681a      	ldr	r2, [r3, #0]
 8001102:	687b      	ldr	r3, [r7, #4]
 8001104:	681b      	ldr	r3, [r3, #0]
 8001106:	f022 0201 	bic.w	r2, r2, #1
 800110a:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 800110c:	687b      	ldr	r3, [r7, #4]
 800110e:	681b      	ldr	r3, [r3, #0]
 8001110:	4a22      	ldr	r2, [pc, #136]	@ (800119c <HAL_DMA_Abort_IT+0xd4>)
 8001112:	4293      	cmp	r3, r2
 8001114:	d029      	beq.n	800116a <HAL_DMA_Abort_IT+0xa2>
 8001116:	687b      	ldr	r3, [r7, #4]
 8001118:	681b      	ldr	r3, [r3, #0]
 800111a:	4a21      	ldr	r2, [pc, #132]	@ (80011a0 <HAL_DMA_Abort_IT+0xd8>)
 800111c:	4293      	cmp	r3, r2
 800111e:	d022      	beq.n	8001166 <HAL_DMA_Abort_IT+0x9e>
 8001120:	687b      	ldr	r3, [r7, #4]
 8001122:	681b      	ldr	r3, [r3, #0]
 8001124:	4a1f      	ldr	r2, [pc, #124]	@ (80011a4 <HAL_DMA_Abort_IT+0xdc>)
 8001126:	4293      	cmp	r3, r2
 8001128:	d01a      	beq.n	8001160 <HAL_DMA_Abort_IT+0x98>
 800112a:	687b      	ldr	r3, [r7, #4]
 800112c:	681b      	ldr	r3, [r3, #0]
 800112e:	4a1e      	ldr	r2, [pc, #120]	@ (80011a8 <HAL_DMA_Abort_IT+0xe0>)
 8001130:	4293      	cmp	r3, r2
 8001132:	d012      	beq.n	800115a <HAL_DMA_Abort_IT+0x92>
 8001134:	687b      	ldr	r3, [r7, #4]
 8001136:	681b      	ldr	r3, [r3, #0]
 8001138:	4a1c      	ldr	r2, [pc, #112]	@ (80011ac <HAL_DMA_Abort_IT+0xe4>)
 800113a:	4293      	cmp	r3, r2
 800113c:	d00a      	beq.n	8001154 <HAL_DMA_Abort_IT+0x8c>
 800113e:	687b      	ldr	r3, [r7, #4]
 8001140:	681b      	ldr	r3, [r3, #0]
 8001142:	4a1b      	ldr	r2, [pc, #108]	@ (80011b0 <HAL_DMA_Abort_IT+0xe8>)
 8001144:	4293      	cmp	r3, r2
 8001146:	d102      	bne.n	800114e <HAL_DMA_Abort_IT+0x86>
 8001148:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 800114c:	e00e      	b.n	800116c <HAL_DMA_Abort_IT+0xa4>
 800114e:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8001152:	e00b      	b.n	800116c <HAL_DMA_Abort_IT+0xa4>
 8001154:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001158:	e008      	b.n	800116c <HAL_DMA_Abort_IT+0xa4>
 800115a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800115e:	e005      	b.n	800116c <HAL_DMA_Abort_IT+0xa4>
 8001160:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001164:	e002      	b.n	800116c <HAL_DMA_Abort_IT+0xa4>
 8001166:	2310      	movs	r3, #16
 8001168:	e000      	b.n	800116c <HAL_DMA_Abort_IT+0xa4>
 800116a:	2301      	movs	r3, #1
 800116c:	4a11      	ldr	r2, [pc, #68]	@ (80011b4 <HAL_DMA_Abort_IT+0xec>)
 800116e:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001170:	687b      	ldr	r3, [r7, #4]
 8001172:	2201      	movs	r2, #1
 8001174:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001178:	687b      	ldr	r3, [r7, #4]
 800117a:	2200      	movs	r2, #0
 800117c:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8001180:	687b      	ldr	r3, [r7, #4]
 8001182:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001184:	2b00      	cmp	r3, #0
 8001186:	d003      	beq.n	8001190 <HAL_DMA_Abort_IT+0xc8>
    {
      hdma->XferAbortCallback(hdma);
 8001188:	687b      	ldr	r3, [r7, #4]
 800118a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800118c:	6878      	ldr	r0, [r7, #4]
 800118e:	4798      	blx	r3
    } 
  }
  return status;
 8001190:	7bfb      	ldrb	r3, [r7, #15]
}
 8001192:	4618      	mov	r0, r3
 8001194:	3710      	adds	r7, #16
 8001196:	46bd      	mov	sp, r7
 8001198:	bd80      	pop	{r7, pc}
 800119a:	bf00      	nop
 800119c:	40020008 	.word	0x40020008
 80011a0:	4002001c 	.word	0x4002001c
 80011a4:	40020030 	.word	0x40020030
 80011a8:	40020044 	.word	0x40020044
 80011ac:	40020058 	.word	0x40020058
 80011b0:	4002006c 	.word	0x4002006c
 80011b4:	40020000 	.word	0x40020000

080011b8 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80011b8:	b480      	push	{r7}
 80011ba:	b08b      	sub	sp, #44	@ 0x2c
 80011bc:	af00      	add	r7, sp, #0
 80011be:	6078      	str	r0, [r7, #4]
 80011c0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80011c2:	2300      	movs	r3, #0
 80011c4:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 80011c6:	2300      	movs	r3, #0
 80011c8:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80011ca:	e169      	b.n	80014a0 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 80011cc:	2201      	movs	r2, #1
 80011ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80011d0:	fa02 f303 	lsl.w	r3, r2, r3
 80011d4:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80011d6:	683b      	ldr	r3, [r7, #0]
 80011d8:	681b      	ldr	r3, [r3, #0]
 80011da:	69fa      	ldr	r2, [r7, #28]
 80011dc:	4013      	ands	r3, r2
 80011de:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 80011e0:	69ba      	ldr	r2, [r7, #24]
 80011e2:	69fb      	ldr	r3, [r7, #28]
 80011e4:	429a      	cmp	r2, r3
 80011e6:	f040 8158 	bne.w	800149a <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80011ea:	683b      	ldr	r3, [r7, #0]
 80011ec:	685b      	ldr	r3, [r3, #4]
 80011ee:	4a9a      	ldr	r2, [pc, #616]	@ (8001458 <HAL_GPIO_Init+0x2a0>)
 80011f0:	4293      	cmp	r3, r2
 80011f2:	d05e      	beq.n	80012b2 <HAL_GPIO_Init+0xfa>
 80011f4:	4a98      	ldr	r2, [pc, #608]	@ (8001458 <HAL_GPIO_Init+0x2a0>)
 80011f6:	4293      	cmp	r3, r2
 80011f8:	d875      	bhi.n	80012e6 <HAL_GPIO_Init+0x12e>
 80011fa:	4a98      	ldr	r2, [pc, #608]	@ (800145c <HAL_GPIO_Init+0x2a4>)
 80011fc:	4293      	cmp	r3, r2
 80011fe:	d058      	beq.n	80012b2 <HAL_GPIO_Init+0xfa>
 8001200:	4a96      	ldr	r2, [pc, #600]	@ (800145c <HAL_GPIO_Init+0x2a4>)
 8001202:	4293      	cmp	r3, r2
 8001204:	d86f      	bhi.n	80012e6 <HAL_GPIO_Init+0x12e>
 8001206:	4a96      	ldr	r2, [pc, #600]	@ (8001460 <HAL_GPIO_Init+0x2a8>)
 8001208:	4293      	cmp	r3, r2
 800120a:	d052      	beq.n	80012b2 <HAL_GPIO_Init+0xfa>
 800120c:	4a94      	ldr	r2, [pc, #592]	@ (8001460 <HAL_GPIO_Init+0x2a8>)
 800120e:	4293      	cmp	r3, r2
 8001210:	d869      	bhi.n	80012e6 <HAL_GPIO_Init+0x12e>
 8001212:	4a94      	ldr	r2, [pc, #592]	@ (8001464 <HAL_GPIO_Init+0x2ac>)
 8001214:	4293      	cmp	r3, r2
 8001216:	d04c      	beq.n	80012b2 <HAL_GPIO_Init+0xfa>
 8001218:	4a92      	ldr	r2, [pc, #584]	@ (8001464 <HAL_GPIO_Init+0x2ac>)
 800121a:	4293      	cmp	r3, r2
 800121c:	d863      	bhi.n	80012e6 <HAL_GPIO_Init+0x12e>
 800121e:	4a92      	ldr	r2, [pc, #584]	@ (8001468 <HAL_GPIO_Init+0x2b0>)
 8001220:	4293      	cmp	r3, r2
 8001222:	d046      	beq.n	80012b2 <HAL_GPIO_Init+0xfa>
 8001224:	4a90      	ldr	r2, [pc, #576]	@ (8001468 <HAL_GPIO_Init+0x2b0>)
 8001226:	4293      	cmp	r3, r2
 8001228:	d85d      	bhi.n	80012e6 <HAL_GPIO_Init+0x12e>
 800122a:	2b12      	cmp	r3, #18
 800122c:	d82a      	bhi.n	8001284 <HAL_GPIO_Init+0xcc>
 800122e:	2b12      	cmp	r3, #18
 8001230:	d859      	bhi.n	80012e6 <HAL_GPIO_Init+0x12e>
 8001232:	a201      	add	r2, pc, #4	@ (adr r2, 8001238 <HAL_GPIO_Init+0x80>)
 8001234:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001238:	080012b3 	.word	0x080012b3
 800123c:	0800128d 	.word	0x0800128d
 8001240:	0800129f 	.word	0x0800129f
 8001244:	080012e1 	.word	0x080012e1
 8001248:	080012e7 	.word	0x080012e7
 800124c:	080012e7 	.word	0x080012e7
 8001250:	080012e7 	.word	0x080012e7
 8001254:	080012e7 	.word	0x080012e7
 8001258:	080012e7 	.word	0x080012e7
 800125c:	080012e7 	.word	0x080012e7
 8001260:	080012e7 	.word	0x080012e7
 8001264:	080012e7 	.word	0x080012e7
 8001268:	080012e7 	.word	0x080012e7
 800126c:	080012e7 	.word	0x080012e7
 8001270:	080012e7 	.word	0x080012e7
 8001274:	080012e7 	.word	0x080012e7
 8001278:	080012e7 	.word	0x080012e7
 800127c:	08001295 	.word	0x08001295
 8001280:	080012a9 	.word	0x080012a9
 8001284:	4a79      	ldr	r2, [pc, #484]	@ (800146c <HAL_GPIO_Init+0x2b4>)
 8001286:	4293      	cmp	r3, r2
 8001288:	d013      	beq.n	80012b2 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 800128a:	e02c      	b.n	80012e6 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 800128c:	683b      	ldr	r3, [r7, #0]
 800128e:	68db      	ldr	r3, [r3, #12]
 8001290:	623b      	str	r3, [r7, #32]
          break;
 8001292:	e029      	b.n	80012e8 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001294:	683b      	ldr	r3, [r7, #0]
 8001296:	68db      	ldr	r3, [r3, #12]
 8001298:	3304      	adds	r3, #4
 800129a:	623b      	str	r3, [r7, #32]
          break;
 800129c:	e024      	b.n	80012e8 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 800129e:	683b      	ldr	r3, [r7, #0]
 80012a0:	68db      	ldr	r3, [r3, #12]
 80012a2:	3308      	adds	r3, #8
 80012a4:	623b      	str	r3, [r7, #32]
          break;
 80012a6:	e01f      	b.n	80012e8 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 80012a8:	683b      	ldr	r3, [r7, #0]
 80012aa:	68db      	ldr	r3, [r3, #12]
 80012ac:	330c      	adds	r3, #12
 80012ae:	623b      	str	r3, [r7, #32]
          break;
 80012b0:	e01a      	b.n	80012e8 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 80012b2:	683b      	ldr	r3, [r7, #0]
 80012b4:	689b      	ldr	r3, [r3, #8]
 80012b6:	2b00      	cmp	r3, #0
 80012b8:	d102      	bne.n	80012c0 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 80012ba:	2304      	movs	r3, #4
 80012bc:	623b      	str	r3, [r7, #32]
          break;
 80012be:	e013      	b.n	80012e8 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 80012c0:	683b      	ldr	r3, [r7, #0]
 80012c2:	689b      	ldr	r3, [r3, #8]
 80012c4:	2b01      	cmp	r3, #1
 80012c6:	d105      	bne.n	80012d4 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80012c8:	2308      	movs	r3, #8
 80012ca:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 80012cc:	687b      	ldr	r3, [r7, #4]
 80012ce:	69fa      	ldr	r2, [r7, #28]
 80012d0:	611a      	str	r2, [r3, #16]
          break;
 80012d2:	e009      	b.n	80012e8 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80012d4:	2308      	movs	r3, #8
 80012d6:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 80012d8:	687b      	ldr	r3, [r7, #4]
 80012da:	69fa      	ldr	r2, [r7, #28]
 80012dc:	615a      	str	r2, [r3, #20]
          break;
 80012de:	e003      	b.n	80012e8 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 80012e0:	2300      	movs	r3, #0
 80012e2:	623b      	str	r3, [r7, #32]
          break;
 80012e4:	e000      	b.n	80012e8 <HAL_GPIO_Init+0x130>
          break;
 80012e6:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80012e8:	69bb      	ldr	r3, [r7, #24]
 80012ea:	2bff      	cmp	r3, #255	@ 0xff
 80012ec:	d801      	bhi.n	80012f2 <HAL_GPIO_Init+0x13a>
 80012ee:	687b      	ldr	r3, [r7, #4]
 80012f0:	e001      	b.n	80012f6 <HAL_GPIO_Init+0x13e>
 80012f2:	687b      	ldr	r3, [r7, #4]
 80012f4:	3304      	adds	r3, #4
 80012f6:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 80012f8:	69bb      	ldr	r3, [r7, #24]
 80012fa:	2bff      	cmp	r3, #255	@ 0xff
 80012fc:	d802      	bhi.n	8001304 <HAL_GPIO_Init+0x14c>
 80012fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001300:	009b      	lsls	r3, r3, #2
 8001302:	e002      	b.n	800130a <HAL_GPIO_Init+0x152>
 8001304:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001306:	3b08      	subs	r3, #8
 8001308:	009b      	lsls	r3, r3, #2
 800130a:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 800130c:	697b      	ldr	r3, [r7, #20]
 800130e:	681a      	ldr	r2, [r3, #0]
 8001310:	210f      	movs	r1, #15
 8001312:	693b      	ldr	r3, [r7, #16]
 8001314:	fa01 f303 	lsl.w	r3, r1, r3
 8001318:	43db      	mvns	r3, r3
 800131a:	401a      	ands	r2, r3
 800131c:	6a39      	ldr	r1, [r7, #32]
 800131e:	693b      	ldr	r3, [r7, #16]
 8001320:	fa01 f303 	lsl.w	r3, r1, r3
 8001324:	431a      	orrs	r2, r3
 8001326:	697b      	ldr	r3, [r7, #20]
 8001328:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800132a:	683b      	ldr	r3, [r7, #0]
 800132c:	685b      	ldr	r3, [r3, #4]
 800132e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001332:	2b00      	cmp	r3, #0
 8001334:	f000 80b1 	beq.w	800149a <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001338:	4b4d      	ldr	r3, [pc, #308]	@ (8001470 <HAL_GPIO_Init+0x2b8>)
 800133a:	699b      	ldr	r3, [r3, #24]
 800133c:	4a4c      	ldr	r2, [pc, #304]	@ (8001470 <HAL_GPIO_Init+0x2b8>)
 800133e:	f043 0301 	orr.w	r3, r3, #1
 8001342:	6193      	str	r3, [r2, #24]
 8001344:	4b4a      	ldr	r3, [pc, #296]	@ (8001470 <HAL_GPIO_Init+0x2b8>)
 8001346:	699b      	ldr	r3, [r3, #24]
 8001348:	f003 0301 	and.w	r3, r3, #1
 800134c:	60bb      	str	r3, [r7, #8]
 800134e:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8001350:	4a48      	ldr	r2, [pc, #288]	@ (8001474 <HAL_GPIO_Init+0x2bc>)
 8001352:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001354:	089b      	lsrs	r3, r3, #2
 8001356:	3302      	adds	r3, #2
 8001358:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800135c:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 800135e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001360:	f003 0303 	and.w	r3, r3, #3
 8001364:	009b      	lsls	r3, r3, #2
 8001366:	220f      	movs	r2, #15
 8001368:	fa02 f303 	lsl.w	r3, r2, r3
 800136c:	43db      	mvns	r3, r3
 800136e:	68fa      	ldr	r2, [r7, #12]
 8001370:	4013      	ands	r3, r2
 8001372:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8001374:	687b      	ldr	r3, [r7, #4]
 8001376:	4a40      	ldr	r2, [pc, #256]	@ (8001478 <HAL_GPIO_Init+0x2c0>)
 8001378:	4293      	cmp	r3, r2
 800137a:	d013      	beq.n	80013a4 <HAL_GPIO_Init+0x1ec>
 800137c:	687b      	ldr	r3, [r7, #4]
 800137e:	4a3f      	ldr	r2, [pc, #252]	@ (800147c <HAL_GPIO_Init+0x2c4>)
 8001380:	4293      	cmp	r3, r2
 8001382:	d00d      	beq.n	80013a0 <HAL_GPIO_Init+0x1e8>
 8001384:	687b      	ldr	r3, [r7, #4]
 8001386:	4a3e      	ldr	r2, [pc, #248]	@ (8001480 <HAL_GPIO_Init+0x2c8>)
 8001388:	4293      	cmp	r3, r2
 800138a:	d007      	beq.n	800139c <HAL_GPIO_Init+0x1e4>
 800138c:	687b      	ldr	r3, [r7, #4]
 800138e:	4a3d      	ldr	r2, [pc, #244]	@ (8001484 <HAL_GPIO_Init+0x2cc>)
 8001390:	4293      	cmp	r3, r2
 8001392:	d101      	bne.n	8001398 <HAL_GPIO_Init+0x1e0>
 8001394:	2303      	movs	r3, #3
 8001396:	e006      	b.n	80013a6 <HAL_GPIO_Init+0x1ee>
 8001398:	2304      	movs	r3, #4
 800139a:	e004      	b.n	80013a6 <HAL_GPIO_Init+0x1ee>
 800139c:	2302      	movs	r3, #2
 800139e:	e002      	b.n	80013a6 <HAL_GPIO_Init+0x1ee>
 80013a0:	2301      	movs	r3, #1
 80013a2:	e000      	b.n	80013a6 <HAL_GPIO_Init+0x1ee>
 80013a4:	2300      	movs	r3, #0
 80013a6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80013a8:	f002 0203 	and.w	r2, r2, #3
 80013ac:	0092      	lsls	r2, r2, #2
 80013ae:	4093      	lsls	r3, r2
 80013b0:	68fa      	ldr	r2, [r7, #12]
 80013b2:	4313      	orrs	r3, r2
 80013b4:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 80013b6:	492f      	ldr	r1, [pc, #188]	@ (8001474 <HAL_GPIO_Init+0x2bc>)
 80013b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80013ba:	089b      	lsrs	r3, r3, #2
 80013bc:	3302      	adds	r3, #2
 80013be:	68fa      	ldr	r2, [r7, #12]
 80013c0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80013c4:	683b      	ldr	r3, [r7, #0]
 80013c6:	685b      	ldr	r3, [r3, #4]
 80013c8:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80013cc:	2b00      	cmp	r3, #0
 80013ce:	d006      	beq.n	80013de <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 80013d0:	4b2d      	ldr	r3, [pc, #180]	@ (8001488 <HAL_GPIO_Init+0x2d0>)
 80013d2:	689a      	ldr	r2, [r3, #8]
 80013d4:	492c      	ldr	r1, [pc, #176]	@ (8001488 <HAL_GPIO_Init+0x2d0>)
 80013d6:	69bb      	ldr	r3, [r7, #24]
 80013d8:	4313      	orrs	r3, r2
 80013da:	608b      	str	r3, [r1, #8]
 80013dc:	e006      	b.n	80013ec <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 80013de:	4b2a      	ldr	r3, [pc, #168]	@ (8001488 <HAL_GPIO_Init+0x2d0>)
 80013e0:	689a      	ldr	r2, [r3, #8]
 80013e2:	69bb      	ldr	r3, [r7, #24]
 80013e4:	43db      	mvns	r3, r3
 80013e6:	4928      	ldr	r1, [pc, #160]	@ (8001488 <HAL_GPIO_Init+0x2d0>)
 80013e8:	4013      	ands	r3, r2
 80013ea:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80013ec:	683b      	ldr	r3, [r7, #0]
 80013ee:	685b      	ldr	r3, [r3, #4]
 80013f0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80013f4:	2b00      	cmp	r3, #0
 80013f6:	d006      	beq.n	8001406 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 80013f8:	4b23      	ldr	r3, [pc, #140]	@ (8001488 <HAL_GPIO_Init+0x2d0>)
 80013fa:	68da      	ldr	r2, [r3, #12]
 80013fc:	4922      	ldr	r1, [pc, #136]	@ (8001488 <HAL_GPIO_Init+0x2d0>)
 80013fe:	69bb      	ldr	r3, [r7, #24]
 8001400:	4313      	orrs	r3, r2
 8001402:	60cb      	str	r3, [r1, #12]
 8001404:	e006      	b.n	8001414 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8001406:	4b20      	ldr	r3, [pc, #128]	@ (8001488 <HAL_GPIO_Init+0x2d0>)
 8001408:	68da      	ldr	r2, [r3, #12]
 800140a:	69bb      	ldr	r3, [r7, #24]
 800140c:	43db      	mvns	r3, r3
 800140e:	491e      	ldr	r1, [pc, #120]	@ (8001488 <HAL_GPIO_Init+0x2d0>)
 8001410:	4013      	ands	r3, r2
 8001412:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001414:	683b      	ldr	r3, [r7, #0]
 8001416:	685b      	ldr	r3, [r3, #4]
 8001418:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800141c:	2b00      	cmp	r3, #0
 800141e:	d006      	beq.n	800142e <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8001420:	4b19      	ldr	r3, [pc, #100]	@ (8001488 <HAL_GPIO_Init+0x2d0>)
 8001422:	685a      	ldr	r2, [r3, #4]
 8001424:	4918      	ldr	r1, [pc, #96]	@ (8001488 <HAL_GPIO_Init+0x2d0>)
 8001426:	69bb      	ldr	r3, [r7, #24]
 8001428:	4313      	orrs	r3, r2
 800142a:	604b      	str	r3, [r1, #4]
 800142c:	e006      	b.n	800143c <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 800142e:	4b16      	ldr	r3, [pc, #88]	@ (8001488 <HAL_GPIO_Init+0x2d0>)
 8001430:	685a      	ldr	r2, [r3, #4]
 8001432:	69bb      	ldr	r3, [r7, #24]
 8001434:	43db      	mvns	r3, r3
 8001436:	4914      	ldr	r1, [pc, #80]	@ (8001488 <HAL_GPIO_Init+0x2d0>)
 8001438:	4013      	ands	r3, r2
 800143a:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800143c:	683b      	ldr	r3, [r7, #0]
 800143e:	685b      	ldr	r3, [r3, #4]
 8001440:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001444:	2b00      	cmp	r3, #0
 8001446:	d021      	beq.n	800148c <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8001448:	4b0f      	ldr	r3, [pc, #60]	@ (8001488 <HAL_GPIO_Init+0x2d0>)
 800144a:	681a      	ldr	r2, [r3, #0]
 800144c:	490e      	ldr	r1, [pc, #56]	@ (8001488 <HAL_GPIO_Init+0x2d0>)
 800144e:	69bb      	ldr	r3, [r7, #24]
 8001450:	4313      	orrs	r3, r2
 8001452:	600b      	str	r3, [r1, #0]
 8001454:	e021      	b.n	800149a <HAL_GPIO_Init+0x2e2>
 8001456:	bf00      	nop
 8001458:	10320000 	.word	0x10320000
 800145c:	10310000 	.word	0x10310000
 8001460:	10220000 	.word	0x10220000
 8001464:	10210000 	.word	0x10210000
 8001468:	10120000 	.word	0x10120000
 800146c:	10110000 	.word	0x10110000
 8001470:	40021000 	.word	0x40021000
 8001474:	40010000 	.word	0x40010000
 8001478:	40010800 	.word	0x40010800
 800147c:	40010c00 	.word	0x40010c00
 8001480:	40011000 	.word	0x40011000
 8001484:	40011400 	.word	0x40011400
 8001488:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 800148c:	4b0b      	ldr	r3, [pc, #44]	@ (80014bc <HAL_GPIO_Init+0x304>)
 800148e:	681a      	ldr	r2, [r3, #0]
 8001490:	69bb      	ldr	r3, [r7, #24]
 8001492:	43db      	mvns	r3, r3
 8001494:	4909      	ldr	r1, [pc, #36]	@ (80014bc <HAL_GPIO_Init+0x304>)
 8001496:	4013      	ands	r3, r2
 8001498:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 800149a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800149c:	3301      	adds	r3, #1
 800149e:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80014a0:	683b      	ldr	r3, [r7, #0]
 80014a2:	681a      	ldr	r2, [r3, #0]
 80014a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80014a6:	fa22 f303 	lsr.w	r3, r2, r3
 80014aa:	2b00      	cmp	r3, #0
 80014ac:	f47f ae8e 	bne.w	80011cc <HAL_GPIO_Init+0x14>
  }
}
 80014b0:	bf00      	nop
 80014b2:	bf00      	nop
 80014b4:	372c      	adds	r7, #44	@ 0x2c
 80014b6:	46bd      	mov	sp, r7
 80014b8:	bc80      	pop	{r7}
 80014ba:	4770      	bx	lr
 80014bc:	40010400 	.word	0x40010400

080014c0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80014c0:	b480      	push	{r7}
 80014c2:	b083      	sub	sp, #12
 80014c4:	af00      	add	r7, sp, #0
 80014c6:	6078      	str	r0, [r7, #4]
 80014c8:	460b      	mov	r3, r1
 80014ca:	807b      	strh	r3, [r7, #2]
 80014cc:	4613      	mov	r3, r2
 80014ce:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80014d0:	787b      	ldrb	r3, [r7, #1]
 80014d2:	2b00      	cmp	r3, #0
 80014d4:	d003      	beq.n	80014de <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80014d6:	887a      	ldrh	r2, [r7, #2]
 80014d8:	687b      	ldr	r3, [r7, #4]
 80014da:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 80014dc:	e003      	b.n	80014e6 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 80014de:	887b      	ldrh	r3, [r7, #2]
 80014e0:	041a      	lsls	r2, r3, #16
 80014e2:	687b      	ldr	r3, [r7, #4]
 80014e4:	611a      	str	r2, [r3, #16]
}
 80014e6:	bf00      	nop
 80014e8:	370c      	adds	r7, #12
 80014ea:	46bd      	mov	sp, r7
 80014ec:	bc80      	pop	{r7}
 80014ee:	4770      	bx	lr

080014f0 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80014f0:	b580      	push	{r7, lr}
 80014f2:	b086      	sub	sp, #24
 80014f4:	af00      	add	r7, sp, #0
 80014f6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80014f8:	687b      	ldr	r3, [r7, #4]
 80014fa:	2b00      	cmp	r3, #0
 80014fc:	d101      	bne.n	8001502 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80014fe:	2301      	movs	r3, #1
 8001500:	e272      	b.n	80019e8 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001502:	687b      	ldr	r3, [r7, #4]
 8001504:	681b      	ldr	r3, [r3, #0]
 8001506:	f003 0301 	and.w	r3, r3, #1
 800150a:	2b00      	cmp	r3, #0
 800150c:	f000 8087 	beq.w	800161e <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001510:	4b92      	ldr	r3, [pc, #584]	@ (800175c <HAL_RCC_OscConfig+0x26c>)
 8001512:	685b      	ldr	r3, [r3, #4]
 8001514:	f003 030c 	and.w	r3, r3, #12
 8001518:	2b04      	cmp	r3, #4
 800151a:	d00c      	beq.n	8001536 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 800151c:	4b8f      	ldr	r3, [pc, #572]	@ (800175c <HAL_RCC_OscConfig+0x26c>)
 800151e:	685b      	ldr	r3, [r3, #4]
 8001520:	f003 030c 	and.w	r3, r3, #12
 8001524:	2b08      	cmp	r3, #8
 8001526:	d112      	bne.n	800154e <HAL_RCC_OscConfig+0x5e>
 8001528:	4b8c      	ldr	r3, [pc, #560]	@ (800175c <HAL_RCC_OscConfig+0x26c>)
 800152a:	685b      	ldr	r3, [r3, #4]
 800152c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001530:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001534:	d10b      	bne.n	800154e <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001536:	4b89      	ldr	r3, [pc, #548]	@ (800175c <HAL_RCC_OscConfig+0x26c>)
 8001538:	681b      	ldr	r3, [r3, #0]
 800153a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800153e:	2b00      	cmp	r3, #0
 8001540:	d06c      	beq.n	800161c <HAL_RCC_OscConfig+0x12c>
 8001542:	687b      	ldr	r3, [r7, #4]
 8001544:	685b      	ldr	r3, [r3, #4]
 8001546:	2b00      	cmp	r3, #0
 8001548:	d168      	bne.n	800161c <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 800154a:	2301      	movs	r3, #1
 800154c:	e24c      	b.n	80019e8 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800154e:	687b      	ldr	r3, [r7, #4]
 8001550:	685b      	ldr	r3, [r3, #4]
 8001552:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001556:	d106      	bne.n	8001566 <HAL_RCC_OscConfig+0x76>
 8001558:	4b80      	ldr	r3, [pc, #512]	@ (800175c <HAL_RCC_OscConfig+0x26c>)
 800155a:	681b      	ldr	r3, [r3, #0]
 800155c:	4a7f      	ldr	r2, [pc, #508]	@ (800175c <HAL_RCC_OscConfig+0x26c>)
 800155e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001562:	6013      	str	r3, [r2, #0]
 8001564:	e02e      	b.n	80015c4 <HAL_RCC_OscConfig+0xd4>
 8001566:	687b      	ldr	r3, [r7, #4]
 8001568:	685b      	ldr	r3, [r3, #4]
 800156a:	2b00      	cmp	r3, #0
 800156c:	d10c      	bne.n	8001588 <HAL_RCC_OscConfig+0x98>
 800156e:	4b7b      	ldr	r3, [pc, #492]	@ (800175c <HAL_RCC_OscConfig+0x26c>)
 8001570:	681b      	ldr	r3, [r3, #0]
 8001572:	4a7a      	ldr	r2, [pc, #488]	@ (800175c <HAL_RCC_OscConfig+0x26c>)
 8001574:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001578:	6013      	str	r3, [r2, #0]
 800157a:	4b78      	ldr	r3, [pc, #480]	@ (800175c <HAL_RCC_OscConfig+0x26c>)
 800157c:	681b      	ldr	r3, [r3, #0]
 800157e:	4a77      	ldr	r2, [pc, #476]	@ (800175c <HAL_RCC_OscConfig+0x26c>)
 8001580:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001584:	6013      	str	r3, [r2, #0]
 8001586:	e01d      	b.n	80015c4 <HAL_RCC_OscConfig+0xd4>
 8001588:	687b      	ldr	r3, [r7, #4]
 800158a:	685b      	ldr	r3, [r3, #4]
 800158c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001590:	d10c      	bne.n	80015ac <HAL_RCC_OscConfig+0xbc>
 8001592:	4b72      	ldr	r3, [pc, #456]	@ (800175c <HAL_RCC_OscConfig+0x26c>)
 8001594:	681b      	ldr	r3, [r3, #0]
 8001596:	4a71      	ldr	r2, [pc, #452]	@ (800175c <HAL_RCC_OscConfig+0x26c>)
 8001598:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800159c:	6013      	str	r3, [r2, #0]
 800159e:	4b6f      	ldr	r3, [pc, #444]	@ (800175c <HAL_RCC_OscConfig+0x26c>)
 80015a0:	681b      	ldr	r3, [r3, #0]
 80015a2:	4a6e      	ldr	r2, [pc, #440]	@ (800175c <HAL_RCC_OscConfig+0x26c>)
 80015a4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80015a8:	6013      	str	r3, [r2, #0]
 80015aa:	e00b      	b.n	80015c4 <HAL_RCC_OscConfig+0xd4>
 80015ac:	4b6b      	ldr	r3, [pc, #428]	@ (800175c <HAL_RCC_OscConfig+0x26c>)
 80015ae:	681b      	ldr	r3, [r3, #0]
 80015b0:	4a6a      	ldr	r2, [pc, #424]	@ (800175c <HAL_RCC_OscConfig+0x26c>)
 80015b2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80015b6:	6013      	str	r3, [r2, #0]
 80015b8:	4b68      	ldr	r3, [pc, #416]	@ (800175c <HAL_RCC_OscConfig+0x26c>)
 80015ba:	681b      	ldr	r3, [r3, #0]
 80015bc:	4a67      	ldr	r2, [pc, #412]	@ (800175c <HAL_RCC_OscConfig+0x26c>)
 80015be:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80015c2:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80015c4:	687b      	ldr	r3, [r7, #4]
 80015c6:	685b      	ldr	r3, [r3, #4]
 80015c8:	2b00      	cmp	r3, #0
 80015ca:	d013      	beq.n	80015f4 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80015cc:	f7ff fc06 	bl	8000ddc <HAL_GetTick>
 80015d0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80015d2:	e008      	b.n	80015e6 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80015d4:	f7ff fc02 	bl	8000ddc <HAL_GetTick>
 80015d8:	4602      	mov	r2, r0
 80015da:	693b      	ldr	r3, [r7, #16]
 80015dc:	1ad3      	subs	r3, r2, r3
 80015de:	2b64      	cmp	r3, #100	@ 0x64
 80015e0:	d901      	bls.n	80015e6 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 80015e2:	2303      	movs	r3, #3
 80015e4:	e200      	b.n	80019e8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80015e6:	4b5d      	ldr	r3, [pc, #372]	@ (800175c <HAL_RCC_OscConfig+0x26c>)
 80015e8:	681b      	ldr	r3, [r3, #0]
 80015ea:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80015ee:	2b00      	cmp	r3, #0
 80015f0:	d0f0      	beq.n	80015d4 <HAL_RCC_OscConfig+0xe4>
 80015f2:	e014      	b.n	800161e <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80015f4:	f7ff fbf2 	bl	8000ddc <HAL_GetTick>
 80015f8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80015fa:	e008      	b.n	800160e <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80015fc:	f7ff fbee 	bl	8000ddc <HAL_GetTick>
 8001600:	4602      	mov	r2, r0
 8001602:	693b      	ldr	r3, [r7, #16]
 8001604:	1ad3      	subs	r3, r2, r3
 8001606:	2b64      	cmp	r3, #100	@ 0x64
 8001608:	d901      	bls.n	800160e <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 800160a:	2303      	movs	r3, #3
 800160c:	e1ec      	b.n	80019e8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800160e:	4b53      	ldr	r3, [pc, #332]	@ (800175c <HAL_RCC_OscConfig+0x26c>)
 8001610:	681b      	ldr	r3, [r3, #0]
 8001612:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001616:	2b00      	cmp	r3, #0
 8001618:	d1f0      	bne.n	80015fc <HAL_RCC_OscConfig+0x10c>
 800161a:	e000      	b.n	800161e <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800161c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800161e:	687b      	ldr	r3, [r7, #4]
 8001620:	681b      	ldr	r3, [r3, #0]
 8001622:	f003 0302 	and.w	r3, r3, #2
 8001626:	2b00      	cmp	r3, #0
 8001628:	d063      	beq.n	80016f2 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800162a:	4b4c      	ldr	r3, [pc, #304]	@ (800175c <HAL_RCC_OscConfig+0x26c>)
 800162c:	685b      	ldr	r3, [r3, #4]
 800162e:	f003 030c 	and.w	r3, r3, #12
 8001632:	2b00      	cmp	r3, #0
 8001634:	d00b      	beq.n	800164e <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8001636:	4b49      	ldr	r3, [pc, #292]	@ (800175c <HAL_RCC_OscConfig+0x26c>)
 8001638:	685b      	ldr	r3, [r3, #4]
 800163a:	f003 030c 	and.w	r3, r3, #12
 800163e:	2b08      	cmp	r3, #8
 8001640:	d11c      	bne.n	800167c <HAL_RCC_OscConfig+0x18c>
 8001642:	4b46      	ldr	r3, [pc, #280]	@ (800175c <HAL_RCC_OscConfig+0x26c>)
 8001644:	685b      	ldr	r3, [r3, #4]
 8001646:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800164a:	2b00      	cmp	r3, #0
 800164c:	d116      	bne.n	800167c <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800164e:	4b43      	ldr	r3, [pc, #268]	@ (800175c <HAL_RCC_OscConfig+0x26c>)
 8001650:	681b      	ldr	r3, [r3, #0]
 8001652:	f003 0302 	and.w	r3, r3, #2
 8001656:	2b00      	cmp	r3, #0
 8001658:	d005      	beq.n	8001666 <HAL_RCC_OscConfig+0x176>
 800165a:	687b      	ldr	r3, [r7, #4]
 800165c:	691b      	ldr	r3, [r3, #16]
 800165e:	2b01      	cmp	r3, #1
 8001660:	d001      	beq.n	8001666 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8001662:	2301      	movs	r3, #1
 8001664:	e1c0      	b.n	80019e8 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001666:	4b3d      	ldr	r3, [pc, #244]	@ (800175c <HAL_RCC_OscConfig+0x26c>)
 8001668:	681b      	ldr	r3, [r3, #0]
 800166a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800166e:	687b      	ldr	r3, [r7, #4]
 8001670:	695b      	ldr	r3, [r3, #20]
 8001672:	00db      	lsls	r3, r3, #3
 8001674:	4939      	ldr	r1, [pc, #228]	@ (800175c <HAL_RCC_OscConfig+0x26c>)
 8001676:	4313      	orrs	r3, r2
 8001678:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800167a:	e03a      	b.n	80016f2 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800167c:	687b      	ldr	r3, [r7, #4]
 800167e:	691b      	ldr	r3, [r3, #16]
 8001680:	2b00      	cmp	r3, #0
 8001682:	d020      	beq.n	80016c6 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001684:	4b36      	ldr	r3, [pc, #216]	@ (8001760 <HAL_RCC_OscConfig+0x270>)
 8001686:	2201      	movs	r2, #1
 8001688:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800168a:	f7ff fba7 	bl	8000ddc <HAL_GetTick>
 800168e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001690:	e008      	b.n	80016a4 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001692:	f7ff fba3 	bl	8000ddc <HAL_GetTick>
 8001696:	4602      	mov	r2, r0
 8001698:	693b      	ldr	r3, [r7, #16]
 800169a:	1ad3      	subs	r3, r2, r3
 800169c:	2b02      	cmp	r3, #2
 800169e:	d901      	bls.n	80016a4 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 80016a0:	2303      	movs	r3, #3
 80016a2:	e1a1      	b.n	80019e8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80016a4:	4b2d      	ldr	r3, [pc, #180]	@ (800175c <HAL_RCC_OscConfig+0x26c>)
 80016a6:	681b      	ldr	r3, [r3, #0]
 80016a8:	f003 0302 	and.w	r3, r3, #2
 80016ac:	2b00      	cmp	r3, #0
 80016ae:	d0f0      	beq.n	8001692 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80016b0:	4b2a      	ldr	r3, [pc, #168]	@ (800175c <HAL_RCC_OscConfig+0x26c>)
 80016b2:	681b      	ldr	r3, [r3, #0]
 80016b4:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80016b8:	687b      	ldr	r3, [r7, #4]
 80016ba:	695b      	ldr	r3, [r3, #20]
 80016bc:	00db      	lsls	r3, r3, #3
 80016be:	4927      	ldr	r1, [pc, #156]	@ (800175c <HAL_RCC_OscConfig+0x26c>)
 80016c0:	4313      	orrs	r3, r2
 80016c2:	600b      	str	r3, [r1, #0]
 80016c4:	e015      	b.n	80016f2 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80016c6:	4b26      	ldr	r3, [pc, #152]	@ (8001760 <HAL_RCC_OscConfig+0x270>)
 80016c8:	2200      	movs	r2, #0
 80016ca:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80016cc:	f7ff fb86 	bl	8000ddc <HAL_GetTick>
 80016d0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80016d2:	e008      	b.n	80016e6 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80016d4:	f7ff fb82 	bl	8000ddc <HAL_GetTick>
 80016d8:	4602      	mov	r2, r0
 80016da:	693b      	ldr	r3, [r7, #16]
 80016dc:	1ad3      	subs	r3, r2, r3
 80016de:	2b02      	cmp	r3, #2
 80016e0:	d901      	bls.n	80016e6 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 80016e2:	2303      	movs	r3, #3
 80016e4:	e180      	b.n	80019e8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80016e6:	4b1d      	ldr	r3, [pc, #116]	@ (800175c <HAL_RCC_OscConfig+0x26c>)
 80016e8:	681b      	ldr	r3, [r3, #0]
 80016ea:	f003 0302 	and.w	r3, r3, #2
 80016ee:	2b00      	cmp	r3, #0
 80016f0:	d1f0      	bne.n	80016d4 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80016f2:	687b      	ldr	r3, [r7, #4]
 80016f4:	681b      	ldr	r3, [r3, #0]
 80016f6:	f003 0308 	and.w	r3, r3, #8
 80016fa:	2b00      	cmp	r3, #0
 80016fc:	d03a      	beq.n	8001774 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80016fe:	687b      	ldr	r3, [r7, #4]
 8001700:	699b      	ldr	r3, [r3, #24]
 8001702:	2b00      	cmp	r3, #0
 8001704:	d019      	beq.n	800173a <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001706:	4b17      	ldr	r3, [pc, #92]	@ (8001764 <HAL_RCC_OscConfig+0x274>)
 8001708:	2201      	movs	r2, #1
 800170a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800170c:	f7ff fb66 	bl	8000ddc <HAL_GetTick>
 8001710:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001712:	e008      	b.n	8001726 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001714:	f7ff fb62 	bl	8000ddc <HAL_GetTick>
 8001718:	4602      	mov	r2, r0
 800171a:	693b      	ldr	r3, [r7, #16]
 800171c:	1ad3      	subs	r3, r2, r3
 800171e:	2b02      	cmp	r3, #2
 8001720:	d901      	bls.n	8001726 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8001722:	2303      	movs	r3, #3
 8001724:	e160      	b.n	80019e8 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001726:	4b0d      	ldr	r3, [pc, #52]	@ (800175c <HAL_RCC_OscConfig+0x26c>)
 8001728:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800172a:	f003 0302 	and.w	r3, r3, #2
 800172e:	2b00      	cmp	r3, #0
 8001730:	d0f0      	beq.n	8001714 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8001732:	2001      	movs	r0, #1
 8001734:	f000 face 	bl	8001cd4 <RCC_Delay>
 8001738:	e01c      	b.n	8001774 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800173a:	4b0a      	ldr	r3, [pc, #40]	@ (8001764 <HAL_RCC_OscConfig+0x274>)
 800173c:	2200      	movs	r2, #0
 800173e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001740:	f7ff fb4c 	bl	8000ddc <HAL_GetTick>
 8001744:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001746:	e00f      	b.n	8001768 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001748:	f7ff fb48 	bl	8000ddc <HAL_GetTick>
 800174c:	4602      	mov	r2, r0
 800174e:	693b      	ldr	r3, [r7, #16]
 8001750:	1ad3      	subs	r3, r2, r3
 8001752:	2b02      	cmp	r3, #2
 8001754:	d908      	bls.n	8001768 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8001756:	2303      	movs	r3, #3
 8001758:	e146      	b.n	80019e8 <HAL_RCC_OscConfig+0x4f8>
 800175a:	bf00      	nop
 800175c:	40021000 	.word	0x40021000
 8001760:	42420000 	.word	0x42420000
 8001764:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001768:	4b92      	ldr	r3, [pc, #584]	@ (80019b4 <HAL_RCC_OscConfig+0x4c4>)
 800176a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800176c:	f003 0302 	and.w	r3, r3, #2
 8001770:	2b00      	cmp	r3, #0
 8001772:	d1e9      	bne.n	8001748 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001774:	687b      	ldr	r3, [r7, #4]
 8001776:	681b      	ldr	r3, [r3, #0]
 8001778:	f003 0304 	and.w	r3, r3, #4
 800177c:	2b00      	cmp	r3, #0
 800177e:	f000 80a6 	beq.w	80018ce <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001782:	2300      	movs	r3, #0
 8001784:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001786:	4b8b      	ldr	r3, [pc, #556]	@ (80019b4 <HAL_RCC_OscConfig+0x4c4>)
 8001788:	69db      	ldr	r3, [r3, #28]
 800178a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800178e:	2b00      	cmp	r3, #0
 8001790:	d10d      	bne.n	80017ae <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001792:	4b88      	ldr	r3, [pc, #544]	@ (80019b4 <HAL_RCC_OscConfig+0x4c4>)
 8001794:	69db      	ldr	r3, [r3, #28]
 8001796:	4a87      	ldr	r2, [pc, #540]	@ (80019b4 <HAL_RCC_OscConfig+0x4c4>)
 8001798:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800179c:	61d3      	str	r3, [r2, #28]
 800179e:	4b85      	ldr	r3, [pc, #532]	@ (80019b4 <HAL_RCC_OscConfig+0x4c4>)
 80017a0:	69db      	ldr	r3, [r3, #28]
 80017a2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80017a6:	60bb      	str	r3, [r7, #8]
 80017a8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80017aa:	2301      	movs	r3, #1
 80017ac:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80017ae:	4b82      	ldr	r3, [pc, #520]	@ (80019b8 <HAL_RCC_OscConfig+0x4c8>)
 80017b0:	681b      	ldr	r3, [r3, #0]
 80017b2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80017b6:	2b00      	cmp	r3, #0
 80017b8:	d118      	bne.n	80017ec <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80017ba:	4b7f      	ldr	r3, [pc, #508]	@ (80019b8 <HAL_RCC_OscConfig+0x4c8>)
 80017bc:	681b      	ldr	r3, [r3, #0]
 80017be:	4a7e      	ldr	r2, [pc, #504]	@ (80019b8 <HAL_RCC_OscConfig+0x4c8>)
 80017c0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80017c4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80017c6:	f7ff fb09 	bl	8000ddc <HAL_GetTick>
 80017ca:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80017cc:	e008      	b.n	80017e0 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80017ce:	f7ff fb05 	bl	8000ddc <HAL_GetTick>
 80017d2:	4602      	mov	r2, r0
 80017d4:	693b      	ldr	r3, [r7, #16]
 80017d6:	1ad3      	subs	r3, r2, r3
 80017d8:	2b64      	cmp	r3, #100	@ 0x64
 80017da:	d901      	bls.n	80017e0 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 80017dc:	2303      	movs	r3, #3
 80017de:	e103      	b.n	80019e8 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80017e0:	4b75      	ldr	r3, [pc, #468]	@ (80019b8 <HAL_RCC_OscConfig+0x4c8>)
 80017e2:	681b      	ldr	r3, [r3, #0]
 80017e4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80017e8:	2b00      	cmp	r3, #0
 80017ea:	d0f0      	beq.n	80017ce <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80017ec:	687b      	ldr	r3, [r7, #4]
 80017ee:	68db      	ldr	r3, [r3, #12]
 80017f0:	2b01      	cmp	r3, #1
 80017f2:	d106      	bne.n	8001802 <HAL_RCC_OscConfig+0x312>
 80017f4:	4b6f      	ldr	r3, [pc, #444]	@ (80019b4 <HAL_RCC_OscConfig+0x4c4>)
 80017f6:	6a1b      	ldr	r3, [r3, #32]
 80017f8:	4a6e      	ldr	r2, [pc, #440]	@ (80019b4 <HAL_RCC_OscConfig+0x4c4>)
 80017fa:	f043 0301 	orr.w	r3, r3, #1
 80017fe:	6213      	str	r3, [r2, #32]
 8001800:	e02d      	b.n	800185e <HAL_RCC_OscConfig+0x36e>
 8001802:	687b      	ldr	r3, [r7, #4]
 8001804:	68db      	ldr	r3, [r3, #12]
 8001806:	2b00      	cmp	r3, #0
 8001808:	d10c      	bne.n	8001824 <HAL_RCC_OscConfig+0x334>
 800180a:	4b6a      	ldr	r3, [pc, #424]	@ (80019b4 <HAL_RCC_OscConfig+0x4c4>)
 800180c:	6a1b      	ldr	r3, [r3, #32]
 800180e:	4a69      	ldr	r2, [pc, #420]	@ (80019b4 <HAL_RCC_OscConfig+0x4c4>)
 8001810:	f023 0301 	bic.w	r3, r3, #1
 8001814:	6213      	str	r3, [r2, #32]
 8001816:	4b67      	ldr	r3, [pc, #412]	@ (80019b4 <HAL_RCC_OscConfig+0x4c4>)
 8001818:	6a1b      	ldr	r3, [r3, #32]
 800181a:	4a66      	ldr	r2, [pc, #408]	@ (80019b4 <HAL_RCC_OscConfig+0x4c4>)
 800181c:	f023 0304 	bic.w	r3, r3, #4
 8001820:	6213      	str	r3, [r2, #32]
 8001822:	e01c      	b.n	800185e <HAL_RCC_OscConfig+0x36e>
 8001824:	687b      	ldr	r3, [r7, #4]
 8001826:	68db      	ldr	r3, [r3, #12]
 8001828:	2b05      	cmp	r3, #5
 800182a:	d10c      	bne.n	8001846 <HAL_RCC_OscConfig+0x356>
 800182c:	4b61      	ldr	r3, [pc, #388]	@ (80019b4 <HAL_RCC_OscConfig+0x4c4>)
 800182e:	6a1b      	ldr	r3, [r3, #32]
 8001830:	4a60      	ldr	r2, [pc, #384]	@ (80019b4 <HAL_RCC_OscConfig+0x4c4>)
 8001832:	f043 0304 	orr.w	r3, r3, #4
 8001836:	6213      	str	r3, [r2, #32]
 8001838:	4b5e      	ldr	r3, [pc, #376]	@ (80019b4 <HAL_RCC_OscConfig+0x4c4>)
 800183a:	6a1b      	ldr	r3, [r3, #32]
 800183c:	4a5d      	ldr	r2, [pc, #372]	@ (80019b4 <HAL_RCC_OscConfig+0x4c4>)
 800183e:	f043 0301 	orr.w	r3, r3, #1
 8001842:	6213      	str	r3, [r2, #32]
 8001844:	e00b      	b.n	800185e <HAL_RCC_OscConfig+0x36e>
 8001846:	4b5b      	ldr	r3, [pc, #364]	@ (80019b4 <HAL_RCC_OscConfig+0x4c4>)
 8001848:	6a1b      	ldr	r3, [r3, #32]
 800184a:	4a5a      	ldr	r2, [pc, #360]	@ (80019b4 <HAL_RCC_OscConfig+0x4c4>)
 800184c:	f023 0301 	bic.w	r3, r3, #1
 8001850:	6213      	str	r3, [r2, #32]
 8001852:	4b58      	ldr	r3, [pc, #352]	@ (80019b4 <HAL_RCC_OscConfig+0x4c4>)
 8001854:	6a1b      	ldr	r3, [r3, #32]
 8001856:	4a57      	ldr	r2, [pc, #348]	@ (80019b4 <HAL_RCC_OscConfig+0x4c4>)
 8001858:	f023 0304 	bic.w	r3, r3, #4
 800185c:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800185e:	687b      	ldr	r3, [r7, #4]
 8001860:	68db      	ldr	r3, [r3, #12]
 8001862:	2b00      	cmp	r3, #0
 8001864:	d015      	beq.n	8001892 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001866:	f7ff fab9 	bl	8000ddc <HAL_GetTick>
 800186a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800186c:	e00a      	b.n	8001884 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800186e:	f7ff fab5 	bl	8000ddc <HAL_GetTick>
 8001872:	4602      	mov	r2, r0
 8001874:	693b      	ldr	r3, [r7, #16]
 8001876:	1ad3      	subs	r3, r2, r3
 8001878:	f241 3288 	movw	r2, #5000	@ 0x1388
 800187c:	4293      	cmp	r3, r2
 800187e:	d901      	bls.n	8001884 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8001880:	2303      	movs	r3, #3
 8001882:	e0b1      	b.n	80019e8 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001884:	4b4b      	ldr	r3, [pc, #300]	@ (80019b4 <HAL_RCC_OscConfig+0x4c4>)
 8001886:	6a1b      	ldr	r3, [r3, #32]
 8001888:	f003 0302 	and.w	r3, r3, #2
 800188c:	2b00      	cmp	r3, #0
 800188e:	d0ee      	beq.n	800186e <HAL_RCC_OscConfig+0x37e>
 8001890:	e014      	b.n	80018bc <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001892:	f7ff faa3 	bl	8000ddc <HAL_GetTick>
 8001896:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001898:	e00a      	b.n	80018b0 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800189a:	f7ff fa9f 	bl	8000ddc <HAL_GetTick>
 800189e:	4602      	mov	r2, r0
 80018a0:	693b      	ldr	r3, [r7, #16]
 80018a2:	1ad3      	subs	r3, r2, r3
 80018a4:	f241 3288 	movw	r2, #5000	@ 0x1388
 80018a8:	4293      	cmp	r3, r2
 80018aa:	d901      	bls.n	80018b0 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 80018ac:	2303      	movs	r3, #3
 80018ae:	e09b      	b.n	80019e8 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80018b0:	4b40      	ldr	r3, [pc, #256]	@ (80019b4 <HAL_RCC_OscConfig+0x4c4>)
 80018b2:	6a1b      	ldr	r3, [r3, #32]
 80018b4:	f003 0302 	and.w	r3, r3, #2
 80018b8:	2b00      	cmp	r3, #0
 80018ba:	d1ee      	bne.n	800189a <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80018bc:	7dfb      	ldrb	r3, [r7, #23]
 80018be:	2b01      	cmp	r3, #1
 80018c0:	d105      	bne.n	80018ce <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80018c2:	4b3c      	ldr	r3, [pc, #240]	@ (80019b4 <HAL_RCC_OscConfig+0x4c4>)
 80018c4:	69db      	ldr	r3, [r3, #28]
 80018c6:	4a3b      	ldr	r2, [pc, #236]	@ (80019b4 <HAL_RCC_OscConfig+0x4c4>)
 80018c8:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80018cc:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80018ce:	687b      	ldr	r3, [r7, #4]
 80018d0:	69db      	ldr	r3, [r3, #28]
 80018d2:	2b00      	cmp	r3, #0
 80018d4:	f000 8087 	beq.w	80019e6 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80018d8:	4b36      	ldr	r3, [pc, #216]	@ (80019b4 <HAL_RCC_OscConfig+0x4c4>)
 80018da:	685b      	ldr	r3, [r3, #4]
 80018dc:	f003 030c 	and.w	r3, r3, #12
 80018e0:	2b08      	cmp	r3, #8
 80018e2:	d061      	beq.n	80019a8 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80018e4:	687b      	ldr	r3, [r7, #4]
 80018e6:	69db      	ldr	r3, [r3, #28]
 80018e8:	2b02      	cmp	r3, #2
 80018ea:	d146      	bne.n	800197a <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80018ec:	4b33      	ldr	r3, [pc, #204]	@ (80019bc <HAL_RCC_OscConfig+0x4cc>)
 80018ee:	2200      	movs	r2, #0
 80018f0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80018f2:	f7ff fa73 	bl	8000ddc <HAL_GetTick>
 80018f6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80018f8:	e008      	b.n	800190c <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80018fa:	f7ff fa6f 	bl	8000ddc <HAL_GetTick>
 80018fe:	4602      	mov	r2, r0
 8001900:	693b      	ldr	r3, [r7, #16]
 8001902:	1ad3      	subs	r3, r2, r3
 8001904:	2b02      	cmp	r3, #2
 8001906:	d901      	bls.n	800190c <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8001908:	2303      	movs	r3, #3
 800190a:	e06d      	b.n	80019e8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800190c:	4b29      	ldr	r3, [pc, #164]	@ (80019b4 <HAL_RCC_OscConfig+0x4c4>)
 800190e:	681b      	ldr	r3, [r3, #0]
 8001910:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001914:	2b00      	cmp	r3, #0
 8001916:	d1f0      	bne.n	80018fa <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8001918:	687b      	ldr	r3, [r7, #4]
 800191a:	6a1b      	ldr	r3, [r3, #32]
 800191c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001920:	d108      	bne.n	8001934 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8001922:	4b24      	ldr	r3, [pc, #144]	@ (80019b4 <HAL_RCC_OscConfig+0x4c4>)
 8001924:	685b      	ldr	r3, [r3, #4]
 8001926:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 800192a:	687b      	ldr	r3, [r7, #4]
 800192c:	689b      	ldr	r3, [r3, #8]
 800192e:	4921      	ldr	r1, [pc, #132]	@ (80019b4 <HAL_RCC_OscConfig+0x4c4>)
 8001930:	4313      	orrs	r3, r2
 8001932:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001934:	4b1f      	ldr	r3, [pc, #124]	@ (80019b4 <HAL_RCC_OscConfig+0x4c4>)
 8001936:	685b      	ldr	r3, [r3, #4]
 8001938:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 800193c:	687b      	ldr	r3, [r7, #4]
 800193e:	6a19      	ldr	r1, [r3, #32]
 8001940:	687b      	ldr	r3, [r7, #4]
 8001942:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001944:	430b      	orrs	r3, r1
 8001946:	491b      	ldr	r1, [pc, #108]	@ (80019b4 <HAL_RCC_OscConfig+0x4c4>)
 8001948:	4313      	orrs	r3, r2
 800194a:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800194c:	4b1b      	ldr	r3, [pc, #108]	@ (80019bc <HAL_RCC_OscConfig+0x4cc>)
 800194e:	2201      	movs	r2, #1
 8001950:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001952:	f7ff fa43 	bl	8000ddc <HAL_GetTick>
 8001956:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001958:	e008      	b.n	800196c <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800195a:	f7ff fa3f 	bl	8000ddc <HAL_GetTick>
 800195e:	4602      	mov	r2, r0
 8001960:	693b      	ldr	r3, [r7, #16]
 8001962:	1ad3      	subs	r3, r2, r3
 8001964:	2b02      	cmp	r3, #2
 8001966:	d901      	bls.n	800196c <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8001968:	2303      	movs	r3, #3
 800196a:	e03d      	b.n	80019e8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800196c:	4b11      	ldr	r3, [pc, #68]	@ (80019b4 <HAL_RCC_OscConfig+0x4c4>)
 800196e:	681b      	ldr	r3, [r3, #0]
 8001970:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001974:	2b00      	cmp	r3, #0
 8001976:	d0f0      	beq.n	800195a <HAL_RCC_OscConfig+0x46a>
 8001978:	e035      	b.n	80019e6 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800197a:	4b10      	ldr	r3, [pc, #64]	@ (80019bc <HAL_RCC_OscConfig+0x4cc>)
 800197c:	2200      	movs	r2, #0
 800197e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001980:	f7ff fa2c 	bl	8000ddc <HAL_GetTick>
 8001984:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001986:	e008      	b.n	800199a <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001988:	f7ff fa28 	bl	8000ddc <HAL_GetTick>
 800198c:	4602      	mov	r2, r0
 800198e:	693b      	ldr	r3, [r7, #16]
 8001990:	1ad3      	subs	r3, r2, r3
 8001992:	2b02      	cmp	r3, #2
 8001994:	d901      	bls.n	800199a <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8001996:	2303      	movs	r3, #3
 8001998:	e026      	b.n	80019e8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800199a:	4b06      	ldr	r3, [pc, #24]	@ (80019b4 <HAL_RCC_OscConfig+0x4c4>)
 800199c:	681b      	ldr	r3, [r3, #0]
 800199e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80019a2:	2b00      	cmp	r3, #0
 80019a4:	d1f0      	bne.n	8001988 <HAL_RCC_OscConfig+0x498>
 80019a6:	e01e      	b.n	80019e6 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80019a8:	687b      	ldr	r3, [r7, #4]
 80019aa:	69db      	ldr	r3, [r3, #28]
 80019ac:	2b01      	cmp	r3, #1
 80019ae:	d107      	bne.n	80019c0 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 80019b0:	2301      	movs	r3, #1
 80019b2:	e019      	b.n	80019e8 <HAL_RCC_OscConfig+0x4f8>
 80019b4:	40021000 	.word	0x40021000
 80019b8:	40007000 	.word	0x40007000
 80019bc:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80019c0:	4b0b      	ldr	r3, [pc, #44]	@ (80019f0 <HAL_RCC_OscConfig+0x500>)
 80019c2:	685b      	ldr	r3, [r3, #4]
 80019c4:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80019c6:	68fb      	ldr	r3, [r7, #12]
 80019c8:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 80019cc:	687b      	ldr	r3, [r7, #4]
 80019ce:	6a1b      	ldr	r3, [r3, #32]
 80019d0:	429a      	cmp	r2, r3
 80019d2:	d106      	bne.n	80019e2 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 80019d4:	68fb      	ldr	r3, [r7, #12]
 80019d6:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 80019da:	687b      	ldr	r3, [r7, #4]
 80019dc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80019de:	429a      	cmp	r2, r3
 80019e0:	d001      	beq.n	80019e6 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 80019e2:	2301      	movs	r3, #1
 80019e4:	e000      	b.n	80019e8 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 80019e6:	2300      	movs	r3, #0
}
 80019e8:	4618      	mov	r0, r3
 80019ea:	3718      	adds	r7, #24
 80019ec:	46bd      	mov	sp, r7
 80019ee:	bd80      	pop	{r7, pc}
 80019f0:	40021000 	.word	0x40021000

080019f4 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80019f4:	b580      	push	{r7, lr}
 80019f6:	b084      	sub	sp, #16
 80019f8:	af00      	add	r7, sp, #0
 80019fa:	6078      	str	r0, [r7, #4]
 80019fc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80019fe:	687b      	ldr	r3, [r7, #4]
 8001a00:	2b00      	cmp	r3, #0
 8001a02:	d101      	bne.n	8001a08 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001a04:	2301      	movs	r3, #1
 8001a06:	e0d0      	b.n	8001baa <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001a08:	4b6a      	ldr	r3, [pc, #424]	@ (8001bb4 <HAL_RCC_ClockConfig+0x1c0>)
 8001a0a:	681b      	ldr	r3, [r3, #0]
 8001a0c:	f003 0307 	and.w	r3, r3, #7
 8001a10:	683a      	ldr	r2, [r7, #0]
 8001a12:	429a      	cmp	r2, r3
 8001a14:	d910      	bls.n	8001a38 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001a16:	4b67      	ldr	r3, [pc, #412]	@ (8001bb4 <HAL_RCC_ClockConfig+0x1c0>)
 8001a18:	681b      	ldr	r3, [r3, #0]
 8001a1a:	f023 0207 	bic.w	r2, r3, #7
 8001a1e:	4965      	ldr	r1, [pc, #404]	@ (8001bb4 <HAL_RCC_ClockConfig+0x1c0>)
 8001a20:	683b      	ldr	r3, [r7, #0]
 8001a22:	4313      	orrs	r3, r2
 8001a24:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001a26:	4b63      	ldr	r3, [pc, #396]	@ (8001bb4 <HAL_RCC_ClockConfig+0x1c0>)
 8001a28:	681b      	ldr	r3, [r3, #0]
 8001a2a:	f003 0307 	and.w	r3, r3, #7
 8001a2e:	683a      	ldr	r2, [r7, #0]
 8001a30:	429a      	cmp	r2, r3
 8001a32:	d001      	beq.n	8001a38 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8001a34:	2301      	movs	r3, #1
 8001a36:	e0b8      	b.n	8001baa <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001a38:	687b      	ldr	r3, [r7, #4]
 8001a3a:	681b      	ldr	r3, [r3, #0]
 8001a3c:	f003 0302 	and.w	r3, r3, #2
 8001a40:	2b00      	cmp	r3, #0
 8001a42:	d020      	beq.n	8001a86 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001a44:	687b      	ldr	r3, [r7, #4]
 8001a46:	681b      	ldr	r3, [r3, #0]
 8001a48:	f003 0304 	and.w	r3, r3, #4
 8001a4c:	2b00      	cmp	r3, #0
 8001a4e:	d005      	beq.n	8001a5c <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001a50:	4b59      	ldr	r3, [pc, #356]	@ (8001bb8 <HAL_RCC_ClockConfig+0x1c4>)
 8001a52:	685b      	ldr	r3, [r3, #4]
 8001a54:	4a58      	ldr	r2, [pc, #352]	@ (8001bb8 <HAL_RCC_ClockConfig+0x1c4>)
 8001a56:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8001a5a:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001a5c:	687b      	ldr	r3, [r7, #4]
 8001a5e:	681b      	ldr	r3, [r3, #0]
 8001a60:	f003 0308 	and.w	r3, r3, #8
 8001a64:	2b00      	cmp	r3, #0
 8001a66:	d005      	beq.n	8001a74 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001a68:	4b53      	ldr	r3, [pc, #332]	@ (8001bb8 <HAL_RCC_ClockConfig+0x1c4>)
 8001a6a:	685b      	ldr	r3, [r3, #4]
 8001a6c:	4a52      	ldr	r2, [pc, #328]	@ (8001bb8 <HAL_RCC_ClockConfig+0x1c4>)
 8001a6e:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 8001a72:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001a74:	4b50      	ldr	r3, [pc, #320]	@ (8001bb8 <HAL_RCC_ClockConfig+0x1c4>)
 8001a76:	685b      	ldr	r3, [r3, #4]
 8001a78:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001a7c:	687b      	ldr	r3, [r7, #4]
 8001a7e:	689b      	ldr	r3, [r3, #8]
 8001a80:	494d      	ldr	r1, [pc, #308]	@ (8001bb8 <HAL_RCC_ClockConfig+0x1c4>)
 8001a82:	4313      	orrs	r3, r2
 8001a84:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001a86:	687b      	ldr	r3, [r7, #4]
 8001a88:	681b      	ldr	r3, [r3, #0]
 8001a8a:	f003 0301 	and.w	r3, r3, #1
 8001a8e:	2b00      	cmp	r3, #0
 8001a90:	d040      	beq.n	8001b14 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001a92:	687b      	ldr	r3, [r7, #4]
 8001a94:	685b      	ldr	r3, [r3, #4]
 8001a96:	2b01      	cmp	r3, #1
 8001a98:	d107      	bne.n	8001aaa <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001a9a:	4b47      	ldr	r3, [pc, #284]	@ (8001bb8 <HAL_RCC_ClockConfig+0x1c4>)
 8001a9c:	681b      	ldr	r3, [r3, #0]
 8001a9e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001aa2:	2b00      	cmp	r3, #0
 8001aa4:	d115      	bne.n	8001ad2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001aa6:	2301      	movs	r3, #1
 8001aa8:	e07f      	b.n	8001baa <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001aaa:	687b      	ldr	r3, [r7, #4]
 8001aac:	685b      	ldr	r3, [r3, #4]
 8001aae:	2b02      	cmp	r3, #2
 8001ab0:	d107      	bne.n	8001ac2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001ab2:	4b41      	ldr	r3, [pc, #260]	@ (8001bb8 <HAL_RCC_ClockConfig+0x1c4>)
 8001ab4:	681b      	ldr	r3, [r3, #0]
 8001ab6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001aba:	2b00      	cmp	r3, #0
 8001abc:	d109      	bne.n	8001ad2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001abe:	2301      	movs	r3, #1
 8001ac0:	e073      	b.n	8001baa <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001ac2:	4b3d      	ldr	r3, [pc, #244]	@ (8001bb8 <HAL_RCC_ClockConfig+0x1c4>)
 8001ac4:	681b      	ldr	r3, [r3, #0]
 8001ac6:	f003 0302 	and.w	r3, r3, #2
 8001aca:	2b00      	cmp	r3, #0
 8001acc:	d101      	bne.n	8001ad2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001ace:	2301      	movs	r3, #1
 8001ad0:	e06b      	b.n	8001baa <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001ad2:	4b39      	ldr	r3, [pc, #228]	@ (8001bb8 <HAL_RCC_ClockConfig+0x1c4>)
 8001ad4:	685b      	ldr	r3, [r3, #4]
 8001ad6:	f023 0203 	bic.w	r2, r3, #3
 8001ada:	687b      	ldr	r3, [r7, #4]
 8001adc:	685b      	ldr	r3, [r3, #4]
 8001ade:	4936      	ldr	r1, [pc, #216]	@ (8001bb8 <HAL_RCC_ClockConfig+0x1c4>)
 8001ae0:	4313      	orrs	r3, r2
 8001ae2:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001ae4:	f7ff f97a 	bl	8000ddc <HAL_GetTick>
 8001ae8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001aea:	e00a      	b.n	8001b02 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001aec:	f7ff f976 	bl	8000ddc <HAL_GetTick>
 8001af0:	4602      	mov	r2, r0
 8001af2:	68fb      	ldr	r3, [r7, #12]
 8001af4:	1ad3      	subs	r3, r2, r3
 8001af6:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001afa:	4293      	cmp	r3, r2
 8001afc:	d901      	bls.n	8001b02 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001afe:	2303      	movs	r3, #3
 8001b00:	e053      	b.n	8001baa <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001b02:	4b2d      	ldr	r3, [pc, #180]	@ (8001bb8 <HAL_RCC_ClockConfig+0x1c4>)
 8001b04:	685b      	ldr	r3, [r3, #4]
 8001b06:	f003 020c 	and.w	r2, r3, #12
 8001b0a:	687b      	ldr	r3, [r7, #4]
 8001b0c:	685b      	ldr	r3, [r3, #4]
 8001b0e:	009b      	lsls	r3, r3, #2
 8001b10:	429a      	cmp	r2, r3
 8001b12:	d1eb      	bne.n	8001aec <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001b14:	4b27      	ldr	r3, [pc, #156]	@ (8001bb4 <HAL_RCC_ClockConfig+0x1c0>)
 8001b16:	681b      	ldr	r3, [r3, #0]
 8001b18:	f003 0307 	and.w	r3, r3, #7
 8001b1c:	683a      	ldr	r2, [r7, #0]
 8001b1e:	429a      	cmp	r2, r3
 8001b20:	d210      	bcs.n	8001b44 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001b22:	4b24      	ldr	r3, [pc, #144]	@ (8001bb4 <HAL_RCC_ClockConfig+0x1c0>)
 8001b24:	681b      	ldr	r3, [r3, #0]
 8001b26:	f023 0207 	bic.w	r2, r3, #7
 8001b2a:	4922      	ldr	r1, [pc, #136]	@ (8001bb4 <HAL_RCC_ClockConfig+0x1c0>)
 8001b2c:	683b      	ldr	r3, [r7, #0]
 8001b2e:	4313      	orrs	r3, r2
 8001b30:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001b32:	4b20      	ldr	r3, [pc, #128]	@ (8001bb4 <HAL_RCC_ClockConfig+0x1c0>)
 8001b34:	681b      	ldr	r3, [r3, #0]
 8001b36:	f003 0307 	and.w	r3, r3, #7
 8001b3a:	683a      	ldr	r2, [r7, #0]
 8001b3c:	429a      	cmp	r2, r3
 8001b3e:	d001      	beq.n	8001b44 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8001b40:	2301      	movs	r3, #1
 8001b42:	e032      	b.n	8001baa <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001b44:	687b      	ldr	r3, [r7, #4]
 8001b46:	681b      	ldr	r3, [r3, #0]
 8001b48:	f003 0304 	and.w	r3, r3, #4
 8001b4c:	2b00      	cmp	r3, #0
 8001b4e:	d008      	beq.n	8001b62 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001b50:	4b19      	ldr	r3, [pc, #100]	@ (8001bb8 <HAL_RCC_ClockConfig+0x1c4>)
 8001b52:	685b      	ldr	r3, [r3, #4]
 8001b54:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8001b58:	687b      	ldr	r3, [r7, #4]
 8001b5a:	68db      	ldr	r3, [r3, #12]
 8001b5c:	4916      	ldr	r1, [pc, #88]	@ (8001bb8 <HAL_RCC_ClockConfig+0x1c4>)
 8001b5e:	4313      	orrs	r3, r2
 8001b60:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001b62:	687b      	ldr	r3, [r7, #4]
 8001b64:	681b      	ldr	r3, [r3, #0]
 8001b66:	f003 0308 	and.w	r3, r3, #8
 8001b6a:	2b00      	cmp	r3, #0
 8001b6c:	d009      	beq.n	8001b82 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8001b6e:	4b12      	ldr	r3, [pc, #72]	@ (8001bb8 <HAL_RCC_ClockConfig+0x1c4>)
 8001b70:	685b      	ldr	r3, [r3, #4]
 8001b72:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8001b76:	687b      	ldr	r3, [r7, #4]
 8001b78:	691b      	ldr	r3, [r3, #16]
 8001b7a:	00db      	lsls	r3, r3, #3
 8001b7c:	490e      	ldr	r1, [pc, #56]	@ (8001bb8 <HAL_RCC_ClockConfig+0x1c4>)
 8001b7e:	4313      	orrs	r3, r2
 8001b80:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8001b82:	f000 f821 	bl	8001bc8 <HAL_RCC_GetSysClockFreq>
 8001b86:	4602      	mov	r2, r0
 8001b88:	4b0b      	ldr	r3, [pc, #44]	@ (8001bb8 <HAL_RCC_ClockConfig+0x1c4>)
 8001b8a:	685b      	ldr	r3, [r3, #4]
 8001b8c:	091b      	lsrs	r3, r3, #4
 8001b8e:	f003 030f 	and.w	r3, r3, #15
 8001b92:	490a      	ldr	r1, [pc, #40]	@ (8001bbc <HAL_RCC_ClockConfig+0x1c8>)
 8001b94:	5ccb      	ldrb	r3, [r1, r3]
 8001b96:	fa22 f303 	lsr.w	r3, r2, r3
 8001b9a:	4a09      	ldr	r2, [pc, #36]	@ (8001bc0 <HAL_RCC_ClockConfig+0x1cc>)
 8001b9c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8001b9e:	4b09      	ldr	r3, [pc, #36]	@ (8001bc4 <HAL_RCC_ClockConfig+0x1d0>)
 8001ba0:	681b      	ldr	r3, [r3, #0]
 8001ba2:	4618      	mov	r0, r3
 8001ba4:	f7ff f8d8 	bl	8000d58 <HAL_InitTick>

  return HAL_OK;
 8001ba8:	2300      	movs	r3, #0
}
 8001baa:	4618      	mov	r0, r3
 8001bac:	3710      	adds	r7, #16
 8001bae:	46bd      	mov	sp, r7
 8001bb0:	bd80      	pop	{r7, pc}
 8001bb2:	bf00      	nop
 8001bb4:	40022000 	.word	0x40022000
 8001bb8:	40021000 	.word	0x40021000
 8001bbc:	08004858 	.word	0x08004858
 8001bc0:	20000040 	.word	0x20000040
 8001bc4:	20000044 	.word	0x20000044

08001bc8 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001bc8:	b480      	push	{r7}
 8001bca:	b087      	sub	sp, #28
 8001bcc:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8001bce:	2300      	movs	r3, #0
 8001bd0:	60fb      	str	r3, [r7, #12]
 8001bd2:	2300      	movs	r3, #0
 8001bd4:	60bb      	str	r3, [r7, #8]
 8001bd6:	2300      	movs	r3, #0
 8001bd8:	617b      	str	r3, [r7, #20]
 8001bda:	2300      	movs	r3, #0
 8001bdc:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8001bde:	2300      	movs	r3, #0
 8001be0:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8001be2:	4b1e      	ldr	r3, [pc, #120]	@ (8001c5c <HAL_RCC_GetSysClockFreq+0x94>)
 8001be4:	685b      	ldr	r3, [r3, #4]
 8001be6:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001be8:	68fb      	ldr	r3, [r7, #12]
 8001bea:	f003 030c 	and.w	r3, r3, #12
 8001bee:	2b04      	cmp	r3, #4
 8001bf0:	d002      	beq.n	8001bf8 <HAL_RCC_GetSysClockFreq+0x30>
 8001bf2:	2b08      	cmp	r3, #8
 8001bf4:	d003      	beq.n	8001bfe <HAL_RCC_GetSysClockFreq+0x36>
 8001bf6:	e027      	b.n	8001c48 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001bf8:	4b19      	ldr	r3, [pc, #100]	@ (8001c60 <HAL_RCC_GetSysClockFreq+0x98>)
 8001bfa:	613b      	str	r3, [r7, #16]
      break;
 8001bfc:	e027      	b.n	8001c4e <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8001bfe:	68fb      	ldr	r3, [r7, #12]
 8001c00:	0c9b      	lsrs	r3, r3, #18
 8001c02:	f003 030f 	and.w	r3, r3, #15
 8001c06:	4a17      	ldr	r2, [pc, #92]	@ (8001c64 <HAL_RCC_GetSysClockFreq+0x9c>)
 8001c08:	5cd3      	ldrb	r3, [r2, r3]
 8001c0a:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8001c0c:	68fb      	ldr	r3, [r7, #12]
 8001c0e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001c12:	2b00      	cmp	r3, #0
 8001c14:	d010      	beq.n	8001c38 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8001c16:	4b11      	ldr	r3, [pc, #68]	@ (8001c5c <HAL_RCC_GetSysClockFreq+0x94>)
 8001c18:	685b      	ldr	r3, [r3, #4]
 8001c1a:	0c5b      	lsrs	r3, r3, #17
 8001c1c:	f003 0301 	and.w	r3, r3, #1
 8001c20:	4a11      	ldr	r2, [pc, #68]	@ (8001c68 <HAL_RCC_GetSysClockFreq+0xa0>)
 8001c22:	5cd3      	ldrb	r3, [r2, r3]
 8001c24:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8001c26:	687b      	ldr	r3, [r7, #4]
 8001c28:	4a0d      	ldr	r2, [pc, #52]	@ (8001c60 <HAL_RCC_GetSysClockFreq+0x98>)
 8001c2a:	fb03 f202 	mul.w	r2, r3, r2
 8001c2e:	68bb      	ldr	r3, [r7, #8]
 8001c30:	fbb2 f3f3 	udiv	r3, r2, r3
 8001c34:	617b      	str	r3, [r7, #20]
 8001c36:	e004      	b.n	8001c42 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8001c38:	687b      	ldr	r3, [r7, #4]
 8001c3a:	4a0c      	ldr	r2, [pc, #48]	@ (8001c6c <HAL_RCC_GetSysClockFreq+0xa4>)
 8001c3c:	fb02 f303 	mul.w	r3, r2, r3
 8001c40:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8001c42:	697b      	ldr	r3, [r7, #20]
 8001c44:	613b      	str	r3, [r7, #16]
      break;
 8001c46:	e002      	b.n	8001c4e <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8001c48:	4b05      	ldr	r3, [pc, #20]	@ (8001c60 <HAL_RCC_GetSysClockFreq+0x98>)
 8001c4a:	613b      	str	r3, [r7, #16]
      break;
 8001c4c:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001c4e:	693b      	ldr	r3, [r7, #16]
}
 8001c50:	4618      	mov	r0, r3
 8001c52:	371c      	adds	r7, #28
 8001c54:	46bd      	mov	sp, r7
 8001c56:	bc80      	pop	{r7}
 8001c58:	4770      	bx	lr
 8001c5a:	bf00      	nop
 8001c5c:	40021000 	.word	0x40021000
 8001c60:	007a1200 	.word	0x007a1200
 8001c64:	08004870 	.word	0x08004870
 8001c68:	08004880 	.word	0x08004880
 8001c6c:	003d0900 	.word	0x003d0900

08001c70 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001c70:	b480      	push	{r7}
 8001c72:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001c74:	4b02      	ldr	r3, [pc, #8]	@ (8001c80 <HAL_RCC_GetHCLKFreq+0x10>)
 8001c76:	681b      	ldr	r3, [r3, #0]
}
 8001c78:	4618      	mov	r0, r3
 8001c7a:	46bd      	mov	sp, r7
 8001c7c:	bc80      	pop	{r7}
 8001c7e:	4770      	bx	lr
 8001c80:	20000040 	.word	0x20000040

08001c84 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001c84:	b580      	push	{r7, lr}
 8001c86:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8001c88:	f7ff fff2 	bl	8001c70 <HAL_RCC_GetHCLKFreq>
 8001c8c:	4602      	mov	r2, r0
 8001c8e:	4b05      	ldr	r3, [pc, #20]	@ (8001ca4 <HAL_RCC_GetPCLK1Freq+0x20>)
 8001c90:	685b      	ldr	r3, [r3, #4]
 8001c92:	0a1b      	lsrs	r3, r3, #8
 8001c94:	f003 0307 	and.w	r3, r3, #7
 8001c98:	4903      	ldr	r1, [pc, #12]	@ (8001ca8 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001c9a:	5ccb      	ldrb	r3, [r1, r3]
 8001c9c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001ca0:	4618      	mov	r0, r3
 8001ca2:	bd80      	pop	{r7, pc}
 8001ca4:	40021000 	.word	0x40021000
 8001ca8:	08004868 	.word	0x08004868

08001cac <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001cac:	b580      	push	{r7, lr}
 8001cae:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8001cb0:	f7ff ffde 	bl	8001c70 <HAL_RCC_GetHCLKFreq>
 8001cb4:	4602      	mov	r2, r0
 8001cb6:	4b05      	ldr	r3, [pc, #20]	@ (8001ccc <HAL_RCC_GetPCLK2Freq+0x20>)
 8001cb8:	685b      	ldr	r3, [r3, #4]
 8001cba:	0adb      	lsrs	r3, r3, #11
 8001cbc:	f003 0307 	and.w	r3, r3, #7
 8001cc0:	4903      	ldr	r1, [pc, #12]	@ (8001cd0 <HAL_RCC_GetPCLK2Freq+0x24>)
 8001cc2:	5ccb      	ldrb	r3, [r1, r3]
 8001cc4:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001cc8:	4618      	mov	r0, r3
 8001cca:	bd80      	pop	{r7, pc}
 8001ccc:	40021000 	.word	0x40021000
 8001cd0:	08004868 	.word	0x08004868

08001cd4 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8001cd4:	b480      	push	{r7}
 8001cd6:	b085      	sub	sp, #20
 8001cd8:	af00      	add	r7, sp, #0
 8001cda:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8001cdc:	4b0a      	ldr	r3, [pc, #40]	@ (8001d08 <RCC_Delay+0x34>)
 8001cde:	681b      	ldr	r3, [r3, #0]
 8001ce0:	4a0a      	ldr	r2, [pc, #40]	@ (8001d0c <RCC_Delay+0x38>)
 8001ce2:	fba2 2303 	umull	r2, r3, r2, r3
 8001ce6:	0a5b      	lsrs	r3, r3, #9
 8001ce8:	687a      	ldr	r2, [r7, #4]
 8001cea:	fb02 f303 	mul.w	r3, r2, r3
 8001cee:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8001cf0:	bf00      	nop
  }
  while (Delay --);
 8001cf2:	68fb      	ldr	r3, [r7, #12]
 8001cf4:	1e5a      	subs	r2, r3, #1
 8001cf6:	60fa      	str	r2, [r7, #12]
 8001cf8:	2b00      	cmp	r3, #0
 8001cfa:	d1f9      	bne.n	8001cf0 <RCC_Delay+0x1c>
}
 8001cfc:	bf00      	nop
 8001cfe:	bf00      	nop
 8001d00:	3714      	adds	r7, #20
 8001d02:	46bd      	mov	sp, r7
 8001d04:	bc80      	pop	{r7}
 8001d06:	4770      	bx	lr
 8001d08:	20000040 	.word	0x20000040
 8001d0c:	10624dd3 	.word	0x10624dd3

08001d10 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8001d10:	b580      	push	{r7, lr}
 8001d12:	b082      	sub	sp, #8
 8001d14:	af00      	add	r7, sp, #0
 8001d16:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8001d18:	687b      	ldr	r3, [r7, #4]
 8001d1a:	2b00      	cmp	r3, #0
 8001d1c:	d101      	bne.n	8001d22 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8001d1e:	2301      	movs	r3, #1
 8001d20:	e041      	b.n	8001da6 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8001d22:	687b      	ldr	r3, [r7, #4]
 8001d24:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8001d28:	b2db      	uxtb	r3, r3
 8001d2a:	2b00      	cmp	r3, #0
 8001d2c:	d106      	bne.n	8001d3c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8001d2e:	687b      	ldr	r3, [r7, #4]
 8001d30:	2200      	movs	r2, #0
 8001d32:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8001d36:	6878      	ldr	r0, [r7, #4]
 8001d38:	f7fe fe5e 	bl	80009f8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001d3c:	687b      	ldr	r3, [r7, #4]
 8001d3e:	2202      	movs	r2, #2
 8001d40:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001d44:	687b      	ldr	r3, [r7, #4]
 8001d46:	681a      	ldr	r2, [r3, #0]
 8001d48:	687b      	ldr	r3, [r7, #4]
 8001d4a:	3304      	adds	r3, #4
 8001d4c:	4619      	mov	r1, r3
 8001d4e:	4610      	mov	r0, r2
 8001d50:	f000 f8f4 	bl	8001f3c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8001d54:	687b      	ldr	r3, [r7, #4]
 8001d56:	2201      	movs	r2, #1
 8001d58:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001d5c:	687b      	ldr	r3, [r7, #4]
 8001d5e:	2201      	movs	r2, #1
 8001d60:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8001d64:	687b      	ldr	r3, [r7, #4]
 8001d66:	2201      	movs	r2, #1
 8001d68:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8001d6c:	687b      	ldr	r3, [r7, #4]
 8001d6e:	2201      	movs	r2, #1
 8001d70:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8001d74:	687b      	ldr	r3, [r7, #4]
 8001d76:	2201      	movs	r2, #1
 8001d78:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001d7c:	687b      	ldr	r3, [r7, #4]
 8001d7e:	2201      	movs	r2, #1
 8001d80:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8001d84:	687b      	ldr	r3, [r7, #4]
 8001d86:	2201      	movs	r2, #1
 8001d88:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8001d8c:	687b      	ldr	r3, [r7, #4]
 8001d8e:	2201      	movs	r2, #1
 8001d90:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8001d94:	687b      	ldr	r3, [r7, #4]
 8001d96:	2201      	movs	r2, #1
 8001d98:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8001d9c:	687b      	ldr	r3, [r7, #4]
 8001d9e:	2201      	movs	r2, #1
 8001da0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8001da4:	2300      	movs	r3, #0
}
 8001da6:	4618      	mov	r0, r3
 8001da8:	3708      	adds	r7, #8
 8001daa:	46bd      	mov	sp, r7
 8001dac:	bd80      	pop	{r7, pc}

08001dae <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8001dae:	b580      	push	{r7, lr}
 8001db0:	b084      	sub	sp, #16
 8001db2:	af00      	add	r7, sp, #0
 8001db4:	6078      	str	r0, [r7, #4]
 8001db6:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8001db8:	2300      	movs	r3, #0
 8001dba:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8001dbc:	687b      	ldr	r3, [r7, #4]
 8001dbe:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8001dc2:	2b01      	cmp	r3, #1
 8001dc4:	d101      	bne.n	8001dca <HAL_TIM_ConfigClockSource+0x1c>
 8001dc6:	2302      	movs	r3, #2
 8001dc8:	e0b4      	b.n	8001f34 <HAL_TIM_ConfigClockSource+0x186>
 8001dca:	687b      	ldr	r3, [r7, #4]
 8001dcc:	2201      	movs	r2, #1
 8001dce:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8001dd2:	687b      	ldr	r3, [r7, #4]
 8001dd4:	2202      	movs	r2, #2
 8001dd6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8001dda:	687b      	ldr	r3, [r7, #4]
 8001ddc:	681b      	ldr	r3, [r3, #0]
 8001dde:	689b      	ldr	r3, [r3, #8]
 8001de0:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8001de2:	68bb      	ldr	r3, [r7, #8]
 8001de4:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8001de8:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8001dea:	68bb      	ldr	r3, [r7, #8]
 8001dec:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8001df0:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8001df2:	687b      	ldr	r3, [r7, #4]
 8001df4:	681b      	ldr	r3, [r3, #0]
 8001df6:	68ba      	ldr	r2, [r7, #8]
 8001df8:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8001dfa:	683b      	ldr	r3, [r7, #0]
 8001dfc:	681b      	ldr	r3, [r3, #0]
 8001dfe:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8001e02:	d03e      	beq.n	8001e82 <HAL_TIM_ConfigClockSource+0xd4>
 8001e04:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8001e08:	f200 8087 	bhi.w	8001f1a <HAL_TIM_ConfigClockSource+0x16c>
 8001e0c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8001e10:	f000 8086 	beq.w	8001f20 <HAL_TIM_ConfigClockSource+0x172>
 8001e14:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8001e18:	d87f      	bhi.n	8001f1a <HAL_TIM_ConfigClockSource+0x16c>
 8001e1a:	2b70      	cmp	r3, #112	@ 0x70
 8001e1c:	d01a      	beq.n	8001e54 <HAL_TIM_ConfigClockSource+0xa6>
 8001e1e:	2b70      	cmp	r3, #112	@ 0x70
 8001e20:	d87b      	bhi.n	8001f1a <HAL_TIM_ConfigClockSource+0x16c>
 8001e22:	2b60      	cmp	r3, #96	@ 0x60
 8001e24:	d050      	beq.n	8001ec8 <HAL_TIM_ConfigClockSource+0x11a>
 8001e26:	2b60      	cmp	r3, #96	@ 0x60
 8001e28:	d877      	bhi.n	8001f1a <HAL_TIM_ConfigClockSource+0x16c>
 8001e2a:	2b50      	cmp	r3, #80	@ 0x50
 8001e2c:	d03c      	beq.n	8001ea8 <HAL_TIM_ConfigClockSource+0xfa>
 8001e2e:	2b50      	cmp	r3, #80	@ 0x50
 8001e30:	d873      	bhi.n	8001f1a <HAL_TIM_ConfigClockSource+0x16c>
 8001e32:	2b40      	cmp	r3, #64	@ 0x40
 8001e34:	d058      	beq.n	8001ee8 <HAL_TIM_ConfigClockSource+0x13a>
 8001e36:	2b40      	cmp	r3, #64	@ 0x40
 8001e38:	d86f      	bhi.n	8001f1a <HAL_TIM_ConfigClockSource+0x16c>
 8001e3a:	2b30      	cmp	r3, #48	@ 0x30
 8001e3c:	d064      	beq.n	8001f08 <HAL_TIM_ConfigClockSource+0x15a>
 8001e3e:	2b30      	cmp	r3, #48	@ 0x30
 8001e40:	d86b      	bhi.n	8001f1a <HAL_TIM_ConfigClockSource+0x16c>
 8001e42:	2b20      	cmp	r3, #32
 8001e44:	d060      	beq.n	8001f08 <HAL_TIM_ConfigClockSource+0x15a>
 8001e46:	2b20      	cmp	r3, #32
 8001e48:	d867      	bhi.n	8001f1a <HAL_TIM_ConfigClockSource+0x16c>
 8001e4a:	2b00      	cmp	r3, #0
 8001e4c:	d05c      	beq.n	8001f08 <HAL_TIM_ConfigClockSource+0x15a>
 8001e4e:	2b10      	cmp	r3, #16
 8001e50:	d05a      	beq.n	8001f08 <HAL_TIM_ConfigClockSource+0x15a>
 8001e52:	e062      	b.n	8001f1a <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8001e54:	687b      	ldr	r3, [r7, #4]
 8001e56:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8001e58:	683b      	ldr	r3, [r7, #0]
 8001e5a:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8001e5c:	683b      	ldr	r3, [r7, #0]
 8001e5e:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8001e60:	683b      	ldr	r3, [r7, #0]
 8001e62:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8001e64:	f000 f94f 	bl	8002106 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8001e68:	687b      	ldr	r3, [r7, #4]
 8001e6a:	681b      	ldr	r3, [r3, #0]
 8001e6c:	689b      	ldr	r3, [r3, #8]
 8001e6e:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8001e70:	68bb      	ldr	r3, [r7, #8]
 8001e72:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8001e76:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8001e78:	687b      	ldr	r3, [r7, #4]
 8001e7a:	681b      	ldr	r3, [r3, #0]
 8001e7c:	68ba      	ldr	r2, [r7, #8]
 8001e7e:	609a      	str	r2, [r3, #8]
      break;
 8001e80:	e04f      	b.n	8001f22 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8001e82:	687b      	ldr	r3, [r7, #4]
 8001e84:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8001e86:	683b      	ldr	r3, [r7, #0]
 8001e88:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8001e8a:	683b      	ldr	r3, [r7, #0]
 8001e8c:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8001e8e:	683b      	ldr	r3, [r7, #0]
 8001e90:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8001e92:	f000 f938 	bl	8002106 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8001e96:	687b      	ldr	r3, [r7, #4]
 8001e98:	681b      	ldr	r3, [r3, #0]
 8001e9a:	689a      	ldr	r2, [r3, #8]
 8001e9c:	687b      	ldr	r3, [r7, #4]
 8001e9e:	681b      	ldr	r3, [r3, #0]
 8001ea0:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8001ea4:	609a      	str	r2, [r3, #8]
      break;
 8001ea6:	e03c      	b.n	8001f22 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8001ea8:	687b      	ldr	r3, [r7, #4]
 8001eaa:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8001eac:	683b      	ldr	r3, [r7, #0]
 8001eae:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8001eb0:	683b      	ldr	r3, [r7, #0]
 8001eb2:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8001eb4:	461a      	mov	r2, r3
 8001eb6:	f000 f8af 	bl	8002018 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8001eba:	687b      	ldr	r3, [r7, #4]
 8001ebc:	681b      	ldr	r3, [r3, #0]
 8001ebe:	2150      	movs	r1, #80	@ 0x50
 8001ec0:	4618      	mov	r0, r3
 8001ec2:	f000 f906 	bl	80020d2 <TIM_ITRx_SetConfig>
      break;
 8001ec6:	e02c      	b.n	8001f22 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8001ec8:	687b      	ldr	r3, [r7, #4]
 8001eca:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8001ecc:	683b      	ldr	r3, [r7, #0]
 8001ece:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8001ed0:	683b      	ldr	r3, [r7, #0]
 8001ed2:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8001ed4:	461a      	mov	r2, r3
 8001ed6:	f000 f8cd 	bl	8002074 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8001eda:	687b      	ldr	r3, [r7, #4]
 8001edc:	681b      	ldr	r3, [r3, #0]
 8001ede:	2160      	movs	r1, #96	@ 0x60
 8001ee0:	4618      	mov	r0, r3
 8001ee2:	f000 f8f6 	bl	80020d2 <TIM_ITRx_SetConfig>
      break;
 8001ee6:	e01c      	b.n	8001f22 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8001ee8:	687b      	ldr	r3, [r7, #4]
 8001eea:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8001eec:	683b      	ldr	r3, [r7, #0]
 8001eee:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8001ef0:	683b      	ldr	r3, [r7, #0]
 8001ef2:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8001ef4:	461a      	mov	r2, r3
 8001ef6:	f000 f88f 	bl	8002018 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8001efa:	687b      	ldr	r3, [r7, #4]
 8001efc:	681b      	ldr	r3, [r3, #0]
 8001efe:	2140      	movs	r1, #64	@ 0x40
 8001f00:	4618      	mov	r0, r3
 8001f02:	f000 f8e6 	bl	80020d2 <TIM_ITRx_SetConfig>
      break;
 8001f06:	e00c      	b.n	8001f22 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8001f08:	687b      	ldr	r3, [r7, #4]
 8001f0a:	681a      	ldr	r2, [r3, #0]
 8001f0c:	683b      	ldr	r3, [r7, #0]
 8001f0e:	681b      	ldr	r3, [r3, #0]
 8001f10:	4619      	mov	r1, r3
 8001f12:	4610      	mov	r0, r2
 8001f14:	f000 f8dd 	bl	80020d2 <TIM_ITRx_SetConfig>
      break;
 8001f18:	e003      	b.n	8001f22 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8001f1a:	2301      	movs	r3, #1
 8001f1c:	73fb      	strb	r3, [r7, #15]
      break;
 8001f1e:	e000      	b.n	8001f22 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8001f20:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8001f22:	687b      	ldr	r3, [r7, #4]
 8001f24:	2201      	movs	r2, #1
 8001f26:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8001f2a:	687b      	ldr	r3, [r7, #4]
 8001f2c:	2200      	movs	r2, #0
 8001f2e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8001f32:	7bfb      	ldrb	r3, [r7, #15]
}
 8001f34:	4618      	mov	r0, r3
 8001f36:	3710      	adds	r7, #16
 8001f38:	46bd      	mov	sp, r7
 8001f3a:	bd80      	pop	{r7, pc}

08001f3c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8001f3c:	b480      	push	{r7}
 8001f3e:	b085      	sub	sp, #20
 8001f40:	af00      	add	r7, sp, #0
 8001f42:	6078      	str	r0, [r7, #4]
 8001f44:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8001f46:	687b      	ldr	r3, [r7, #4]
 8001f48:	681b      	ldr	r3, [r3, #0]
 8001f4a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8001f4c:	687b      	ldr	r3, [r7, #4]
 8001f4e:	4a2f      	ldr	r2, [pc, #188]	@ (800200c <TIM_Base_SetConfig+0xd0>)
 8001f50:	4293      	cmp	r3, r2
 8001f52:	d00b      	beq.n	8001f6c <TIM_Base_SetConfig+0x30>
 8001f54:	687b      	ldr	r3, [r7, #4]
 8001f56:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001f5a:	d007      	beq.n	8001f6c <TIM_Base_SetConfig+0x30>
 8001f5c:	687b      	ldr	r3, [r7, #4]
 8001f5e:	4a2c      	ldr	r2, [pc, #176]	@ (8002010 <TIM_Base_SetConfig+0xd4>)
 8001f60:	4293      	cmp	r3, r2
 8001f62:	d003      	beq.n	8001f6c <TIM_Base_SetConfig+0x30>
 8001f64:	687b      	ldr	r3, [r7, #4]
 8001f66:	4a2b      	ldr	r2, [pc, #172]	@ (8002014 <TIM_Base_SetConfig+0xd8>)
 8001f68:	4293      	cmp	r3, r2
 8001f6a:	d108      	bne.n	8001f7e <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8001f6c:	68fb      	ldr	r3, [r7, #12]
 8001f6e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8001f72:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8001f74:	683b      	ldr	r3, [r7, #0]
 8001f76:	685b      	ldr	r3, [r3, #4]
 8001f78:	68fa      	ldr	r2, [r7, #12]
 8001f7a:	4313      	orrs	r3, r2
 8001f7c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8001f7e:	687b      	ldr	r3, [r7, #4]
 8001f80:	4a22      	ldr	r2, [pc, #136]	@ (800200c <TIM_Base_SetConfig+0xd0>)
 8001f82:	4293      	cmp	r3, r2
 8001f84:	d00b      	beq.n	8001f9e <TIM_Base_SetConfig+0x62>
 8001f86:	687b      	ldr	r3, [r7, #4]
 8001f88:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001f8c:	d007      	beq.n	8001f9e <TIM_Base_SetConfig+0x62>
 8001f8e:	687b      	ldr	r3, [r7, #4]
 8001f90:	4a1f      	ldr	r2, [pc, #124]	@ (8002010 <TIM_Base_SetConfig+0xd4>)
 8001f92:	4293      	cmp	r3, r2
 8001f94:	d003      	beq.n	8001f9e <TIM_Base_SetConfig+0x62>
 8001f96:	687b      	ldr	r3, [r7, #4]
 8001f98:	4a1e      	ldr	r2, [pc, #120]	@ (8002014 <TIM_Base_SetConfig+0xd8>)
 8001f9a:	4293      	cmp	r3, r2
 8001f9c:	d108      	bne.n	8001fb0 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8001f9e:	68fb      	ldr	r3, [r7, #12]
 8001fa0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8001fa4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8001fa6:	683b      	ldr	r3, [r7, #0]
 8001fa8:	68db      	ldr	r3, [r3, #12]
 8001faa:	68fa      	ldr	r2, [r7, #12]
 8001fac:	4313      	orrs	r3, r2
 8001fae:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8001fb0:	68fb      	ldr	r3, [r7, #12]
 8001fb2:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8001fb6:	683b      	ldr	r3, [r7, #0]
 8001fb8:	695b      	ldr	r3, [r3, #20]
 8001fba:	4313      	orrs	r3, r2
 8001fbc:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8001fbe:	687b      	ldr	r3, [r7, #4]
 8001fc0:	68fa      	ldr	r2, [r7, #12]
 8001fc2:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8001fc4:	683b      	ldr	r3, [r7, #0]
 8001fc6:	689a      	ldr	r2, [r3, #8]
 8001fc8:	687b      	ldr	r3, [r7, #4]
 8001fca:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8001fcc:	683b      	ldr	r3, [r7, #0]
 8001fce:	681a      	ldr	r2, [r3, #0]
 8001fd0:	687b      	ldr	r3, [r7, #4]
 8001fd2:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8001fd4:	687b      	ldr	r3, [r7, #4]
 8001fd6:	4a0d      	ldr	r2, [pc, #52]	@ (800200c <TIM_Base_SetConfig+0xd0>)
 8001fd8:	4293      	cmp	r3, r2
 8001fda:	d103      	bne.n	8001fe4 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8001fdc:	683b      	ldr	r3, [r7, #0]
 8001fde:	691a      	ldr	r2, [r3, #16]
 8001fe0:	687b      	ldr	r3, [r7, #4]
 8001fe2:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8001fe4:	687b      	ldr	r3, [r7, #4]
 8001fe6:	2201      	movs	r2, #1
 8001fe8:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8001fea:	687b      	ldr	r3, [r7, #4]
 8001fec:	691b      	ldr	r3, [r3, #16]
 8001fee:	f003 0301 	and.w	r3, r3, #1
 8001ff2:	2b00      	cmp	r3, #0
 8001ff4:	d005      	beq.n	8002002 <TIM_Base_SetConfig+0xc6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8001ff6:	687b      	ldr	r3, [r7, #4]
 8001ff8:	691b      	ldr	r3, [r3, #16]
 8001ffa:	f023 0201 	bic.w	r2, r3, #1
 8001ffe:	687b      	ldr	r3, [r7, #4]
 8002000:	611a      	str	r2, [r3, #16]
  }
}
 8002002:	bf00      	nop
 8002004:	3714      	adds	r7, #20
 8002006:	46bd      	mov	sp, r7
 8002008:	bc80      	pop	{r7}
 800200a:	4770      	bx	lr
 800200c:	40012c00 	.word	0x40012c00
 8002010:	40000400 	.word	0x40000400
 8002014:	40000800 	.word	0x40000800

08002018 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002018:	b480      	push	{r7}
 800201a:	b087      	sub	sp, #28
 800201c:	af00      	add	r7, sp, #0
 800201e:	60f8      	str	r0, [r7, #12]
 8002020:	60b9      	str	r1, [r7, #8]
 8002022:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8002024:	68fb      	ldr	r3, [r7, #12]
 8002026:	6a1b      	ldr	r3, [r3, #32]
 8002028:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800202a:	68fb      	ldr	r3, [r7, #12]
 800202c:	6a1b      	ldr	r3, [r3, #32]
 800202e:	f023 0201 	bic.w	r2, r3, #1
 8002032:	68fb      	ldr	r3, [r7, #12]
 8002034:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002036:	68fb      	ldr	r3, [r7, #12]
 8002038:	699b      	ldr	r3, [r3, #24]
 800203a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800203c:	693b      	ldr	r3, [r7, #16]
 800203e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8002042:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8002044:	687b      	ldr	r3, [r7, #4]
 8002046:	011b      	lsls	r3, r3, #4
 8002048:	693a      	ldr	r2, [r7, #16]
 800204a:	4313      	orrs	r3, r2
 800204c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800204e:	697b      	ldr	r3, [r7, #20]
 8002050:	f023 030a 	bic.w	r3, r3, #10
 8002054:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8002056:	697a      	ldr	r2, [r7, #20]
 8002058:	68bb      	ldr	r3, [r7, #8]
 800205a:	4313      	orrs	r3, r2
 800205c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800205e:	68fb      	ldr	r3, [r7, #12]
 8002060:	693a      	ldr	r2, [r7, #16]
 8002062:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002064:	68fb      	ldr	r3, [r7, #12]
 8002066:	697a      	ldr	r2, [r7, #20]
 8002068:	621a      	str	r2, [r3, #32]
}
 800206a:	bf00      	nop
 800206c:	371c      	adds	r7, #28
 800206e:	46bd      	mov	sp, r7
 8002070:	bc80      	pop	{r7}
 8002072:	4770      	bx	lr

08002074 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002074:	b480      	push	{r7}
 8002076:	b087      	sub	sp, #28
 8002078:	af00      	add	r7, sp, #0
 800207a:	60f8      	str	r0, [r7, #12]
 800207c:	60b9      	str	r1, [r7, #8]
 800207e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8002080:	68fb      	ldr	r3, [r7, #12]
 8002082:	6a1b      	ldr	r3, [r3, #32]
 8002084:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002086:	68fb      	ldr	r3, [r7, #12]
 8002088:	6a1b      	ldr	r3, [r3, #32]
 800208a:	f023 0210 	bic.w	r2, r3, #16
 800208e:	68fb      	ldr	r3, [r7, #12]
 8002090:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002092:	68fb      	ldr	r3, [r7, #12]
 8002094:	699b      	ldr	r3, [r3, #24]
 8002096:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8002098:	693b      	ldr	r3, [r7, #16]
 800209a:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800209e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80020a0:	687b      	ldr	r3, [r7, #4]
 80020a2:	031b      	lsls	r3, r3, #12
 80020a4:	693a      	ldr	r2, [r7, #16]
 80020a6:	4313      	orrs	r3, r2
 80020a8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80020aa:	697b      	ldr	r3, [r7, #20]
 80020ac:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 80020b0:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80020b2:	68bb      	ldr	r3, [r7, #8]
 80020b4:	011b      	lsls	r3, r3, #4
 80020b6:	697a      	ldr	r2, [r7, #20]
 80020b8:	4313      	orrs	r3, r2
 80020ba:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80020bc:	68fb      	ldr	r3, [r7, #12]
 80020be:	693a      	ldr	r2, [r7, #16]
 80020c0:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80020c2:	68fb      	ldr	r3, [r7, #12]
 80020c4:	697a      	ldr	r2, [r7, #20]
 80020c6:	621a      	str	r2, [r3, #32]
}
 80020c8:	bf00      	nop
 80020ca:	371c      	adds	r7, #28
 80020cc:	46bd      	mov	sp, r7
 80020ce:	bc80      	pop	{r7}
 80020d0:	4770      	bx	lr

080020d2 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80020d2:	b480      	push	{r7}
 80020d4:	b085      	sub	sp, #20
 80020d6:	af00      	add	r7, sp, #0
 80020d8:	6078      	str	r0, [r7, #4]
 80020da:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80020dc:	687b      	ldr	r3, [r7, #4]
 80020de:	689b      	ldr	r3, [r3, #8]
 80020e0:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80020e2:	68fb      	ldr	r3, [r7, #12]
 80020e4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80020e8:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80020ea:	683a      	ldr	r2, [r7, #0]
 80020ec:	68fb      	ldr	r3, [r7, #12]
 80020ee:	4313      	orrs	r3, r2
 80020f0:	f043 0307 	orr.w	r3, r3, #7
 80020f4:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80020f6:	687b      	ldr	r3, [r7, #4]
 80020f8:	68fa      	ldr	r2, [r7, #12]
 80020fa:	609a      	str	r2, [r3, #8]
}
 80020fc:	bf00      	nop
 80020fe:	3714      	adds	r7, #20
 8002100:	46bd      	mov	sp, r7
 8002102:	bc80      	pop	{r7}
 8002104:	4770      	bx	lr

08002106 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8002106:	b480      	push	{r7}
 8002108:	b087      	sub	sp, #28
 800210a:	af00      	add	r7, sp, #0
 800210c:	60f8      	str	r0, [r7, #12]
 800210e:	60b9      	str	r1, [r7, #8]
 8002110:	607a      	str	r2, [r7, #4]
 8002112:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8002114:	68fb      	ldr	r3, [r7, #12]
 8002116:	689b      	ldr	r3, [r3, #8]
 8002118:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800211a:	697b      	ldr	r3, [r7, #20]
 800211c:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8002120:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8002122:	683b      	ldr	r3, [r7, #0]
 8002124:	021a      	lsls	r2, r3, #8
 8002126:	687b      	ldr	r3, [r7, #4]
 8002128:	431a      	orrs	r2, r3
 800212a:	68bb      	ldr	r3, [r7, #8]
 800212c:	4313      	orrs	r3, r2
 800212e:	697a      	ldr	r2, [r7, #20]
 8002130:	4313      	orrs	r3, r2
 8002132:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002134:	68fb      	ldr	r3, [r7, #12]
 8002136:	697a      	ldr	r2, [r7, #20]
 8002138:	609a      	str	r2, [r3, #8]
}
 800213a:	bf00      	nop
 800213c:	371c      	adds	r7, #28
 800213e:	46bd      	mov	sp, r7
 8002140:	bc80      	pop	{r7}
 8002142:	4770      	bx	lr

08002144 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8002144:	b480      	push	{r7}
 8002146:	b085      	sub	sp, #20
 8002148:	af00      	add	r7, sp, #0
 800214a:	6078      	str	r0, [r7, #4]
 800214c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800214e:	687b      	ldr	r3, [r7, #4]
 8002150:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002154:	2b01      	cmp	r3, #1
 8002156:	d101      	bne.n	800215c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8002158:	2302      	movs	r3, #2
 800215a:	e046      	b.n	80021ea <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 800215c:	687b      	ldr	r3, [r7, #4]
 800215e:	2201      	movs	r2, #1
 8002160:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	2202      	movs	r2, #2
 8002168:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800216c:	687b      	ldr	r3, [r7, #4]
 800216e:	681b      	ldr	r3, [r3, #0]
 8002170:	685b      	ldr	r3, [r3, #4]
 8002172:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8002174:	687b      	ldr	r3, [r7, #4]
 8002176:	681b      	ldr	r3, [r3, #0]
 8002178:	689b      	ldr	r3, [r3, #8]
 800217a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800217c:	68fb      	ldr	r3, [r7, #12]
 800217e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002182:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8002184:	683b      	ldr	r3, [r7, #0]
 8002186:	681b      	ldr	r3, [r3, #0]
 8002188:	68fa      	ldr	r2, [r7, #12]
 800218a:	4313      	orrs	r3, r2
 800218c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800218e:	687b      	ldr	r3, [r7, #4]
 8002190:	681b      	ldr	r3, [r3, #0]
 8002192:	68fa      	ldr	r2, [r7, #12]
 8002194:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002196:	687b      	ldr	r3, [r7, #4]
 8002198:	681b      	ldr	r3, [r3, #0]
 800219a:	4a16      	ldr	r2, [pc, #88]	@ (80021f4 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 800219c:	4293      	cmp	r3, r2
 800219e:	d00e      	beq.n	80021be <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80021a0:	687b      	ldr	r3, [r7, #4]
 80021a2:	681b      	ldr	r3, [r3, #0]
 80021a4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80021a8:	d009      	beq.n	80021be <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80021aa:	687b      	ldr	r3, [r7, #4]
 80021ac:	681b      	ldr	r3, [r3, #0]
 80021ae:	4a12      	ldr	r2, [pc, #72]	@ (80021f8 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 80021b0:	4293      	cmp	r3, r2
 80021b2:	d004      	beq.n	80021be <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80021b4:	687b      	ldr	r3, [r7, #4]
 80021b6:	681b      	ldr	r3, [r3, #0]
 80021b8:	4a10      	ldr	r2, [pc, #64]	@ (80021fc <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 80021ba:	4293      	cmp	r3, r2
 80021bc:	d10c      	bne.n	80021d8 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80021be:	68bb      	ldr	r3, [r7, #8]
 80021c0:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80021c4:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80021c6:	683b      	ldr	r3, [r7, #0]
 80021c8:	685b      	ldr	r3, [r3, #4]
 80021ca:	68ba      	ldr	r2, [r7, #8]
 80021cc:	4313      	orrs	r3, r2
 80021ce:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80021d0:	687b      	ldr	r3, [r7, #4]
 80021d2:	681b      	ldr	r3, [r3, #0]
 80021d4:	68ba      	ldr	r2, [r7, #8]
 80021d6:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80021d8:	687b      	ldr	r3, [r7, #4]
 80021da:	2201      	movs	r2, #1
 80021dc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80021e0:	687b      	ldr	r3, [r7, #4]
 80021e2:	2200      	movs	r2, #0
 80021e4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80021e8:	2300      	movs	r3, #0
}
 80021ea:	4618      	mov	r0, r3
 80021ec:	3714      	adds	r7, #20
 80021ee:	46bd      	mov	sp, r7
 80021f0:	bc80      	pop	{r7}
 80021f2:	4770      	bx	lr
 80021f4:	40012c00 	.word	0x40012c00
 80021f8:	40000400 	.word	0x40000400
 80021fc:	40000800 	.word	0x40000800

08002200 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002200:	b580      	push	{r7, lr}
 8002202:	b082      	sub	sp, #8
 8002204:	af00      	add	r7, sp, #0
 8002206:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	2b00      	cmp	r3, #0
 800220c:	d101      	bne.n	8002212 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800220e:	2301      	movs	r3, #1
 8002210:	e042      	b.n	8002298 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8002212:	687b      	ldr	r3, [r7, #4]
 8002214:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002218:	b2db      	uxtb	r3, r3
 800221a:	2b00      	cmp	r3, #0
 800221c:	d106      	bne.n	800222c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800221e:	687b      	ldr	r3, [r7, #4]
 8002220:	2200      	movs	r2, #0
 8002222:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002226:	6878      	ldr	r0, [r7, #4]
 8002228:	f7fe fc82 	bl	8000b30 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800222c:	687b      	ldr	r3, [r7, #4]
 800222e:	2224      	movs	r2, #36	@ 0x24
 8002230:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8002234:	687b      	ldr	r3, [r7, #4]
 8002236:	681b      	ldr	r3, [r3, #0]
 8002238:	68da      	ldr	r2, [r3, #12]
 800223a:	687b      	ldr	r3, [r7, #4]
 800223c:	681b      	ldr	r3, [r3, #0]
 800223e:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8002242:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8002244:	6878      	ldr	r0, [r7, #4]
 8002246:	f000 fe0b 	bl	8002e60 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800224a:	687b      	ldr	r3, [r7, #4]
 800224c:	681b      	ldr	r3, [r3, #0]
 800224e:	691a      	ldr	r2, [r3, #16]
 8002250:	687b      	ldr	r3, [r7, #4]
 8002252:	681b      	ldr	r3, [r3, #0]
 8002254:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8002258:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800225a:	687b      	ldr	r3, [r7, #4]
 800225c:	681b      	ldr	r3, [r3, #0]
 800225e:	695a      	ldr	r2, [r3, #20]
 8002260:	687b      	ldr	r3, [r7, #4]
 8002262:	681b      	ldr	r3, [r3, #0]
 8002264:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8002268:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800226a:	687b      	ldr	r3, [r7, #4]
 800226c:	681b      	ldr	r3, [r3, #0]
 800226e:	68da      	ldr	r2, [r3, #12]
 8002270:	687b      	ldr	r3, [r7, #4]
 8002272:	681b      	ldr	r3, [r3, #0]
 8002274:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8002278:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800227a:	687b      	ldr	r3, [r7, #4]
 800227c:	2200      	movs	r2, #0
 800227e:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8002280:	687b      	ldr	r3, [r7, #4]
 8002282:	2220      	movs	r2, #32
 8002284:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8002288:	687b      	ldr	r3, [r7, #4]
 800228a:	2220      	movs	r2, #32
 800228c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8002290:	687b      	ldr	r3, [r7, #4]
 8002292:	2200      	movs	r2, #0
 8002294:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8002296:	2300      	movs	r3, #0
}
 8002298:	4618      	mov	r0, r3
 800229a:	3708      	adds	r7, #8
 800229c:	46bd      	mov	sp, r7
 800229e:	bd80      	pop	{r7, pc}

080022a0 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80022a0:	b580      	push	{r7, lr}
 80022a2:	b08a      	sub	sp, #40	@ 0x28
 80022a4:	af02      	add	r7, sp, #8
 80022a6:	60f8      	str	r0, [r7, #12]
 80022a8:	60b9      	str	r1, [r7, #8]
 80022aa:	603b      	str	r3, [r7, #0]
 80022ac:	4613      	mov	r3, r2
 80022ae:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80022b0:	2300      	movs	r3, #0
 80022b2:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80022b4:	68fb      	ldr	r3, [r7, #12]
 80022b6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80022ba:	b2db      	uxtb	r3, r3
 80022bc:	2b20      	cmp	r3, #32
 80022be:	d175      	bne.n	80023ac <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 80022c0:	68bb      	ldr	r3, [r7, #8]
 80022c2:	2b00      	cmp	r3, #0
 80022c4:	d002      	beq.n	80022cc <HAL_UART_Transmit+0x2c>
 80022c6:	88fb      	ldrh	r3, [r7, #6]
 80022c8:	2b00      	cmp	r3, #0
 80022ca:	d101      	bne.n	80022d0 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80022cc:	2301      	movs	r3, #1
 80022ce:	e06e      	b.n	80023ae <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80022d0:	68fb      	ldr	r3, [r7, #12]
 80022d2:	2200      	movs	r2, #0
 80022d4:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80022d6:	68fb      	ldr	r3, [r7, #12]
 80022d8:	2221      	movs	r2, #33	@ 0x21
 80022da:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80022de:	f7fe fd7d 	bl	8000ddc <HAL_GetTick>
 80022e2:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80022e4:	68fb      	ldr	r3, [r7, #12]
 80022e6:	88fa      	ldrh	r2, [r7, #6]
 80022e8:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 80022ea:	68fb      	ldr	r3, [r7, #12]
 80022ec:	88fa      	ldrh	r2, [r7, #6]
 80022ee:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80022f0:	68fb      	ldr	r3, [r7, #12]
 80022f2:	689b      	ldr	r3, [r3, #8]
 80022f4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80022f8:	d108      	bne.n	800230c <HAL_UART_Transmit+0x6c>
 80022fa:	68fb      	ldr	r3, [r7, #12]
 80022fc:	691b      	ldr	r3, [r3, #16]
 80022fe:	2b00      	cmp	r3, #0
 8002300:	d104      	bne.n	800230c <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8002302:	2300      	movs	r3, #0
 8002304:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8002306:	68bb      	ldr	r3, [r7, #8]
 8002308:	61bb      	str	r3, [r7, #24]
 800230a:	e003      	b.n	8002314 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 800230c:	68bb      	ldr	r3, [r7, #8]
 800230e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002310:	2300      	movs	r3, #0
 8002312:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8002314:	e02e      	b.n	8002374 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002316:	683b      	ldr	r3, [r7, #0]
 8002318:	9300      	str	r3, [sp, #0]
 800231a:	697b      	ldr	r3, [r7, #20]
 800231c:	2200      	movs	r2, #0
 800231e:	2180      	movs	r1, #128	@ 0x80
 8002320:	68f8      	ldr	r0, [r7, #12]
 8002322:	f000 fb6f 	bl	8002a04 <UART_WaitOnFlagUntilTimeout>
 8002326:	4603      	mov	r3, r0
 8002328:	2b00      	cmp	r3, #0
 800232a:	d005      	beq.n	8002338 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 800232c:	68fb      	ldr	r3, [r7, #12]
 800232e:	2220      	movs	r2, #32
 8002330:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8002334:	2303      	movs	r3, #3
 8002336:	e03a      	b.n	80023ae <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8002338:	69fb      	ldr	r3, [r7, #28]
 800233a:	2b00      	cmp	r3, #0
 800233c:	d10b      	bne.n	8002356 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800233e:	69bb      	ldr	r3, [r7, #24]
 8002340:	881b      	ldrh	r3, [r3, #0]
 8002342:	461a      	mov	r2, r3
 8002344:	68fb      	ldr	r3, [r7, #12]
 8002346:	681b      	ldr	r3, [r3, #0]
 8002348:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800234c:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 800234e:	69bb      	ldr	r3, [r7, #24]
 8002350:	3302      	adds	r3, #2
 8002352:	61bb      	str	r3, [r7, #24]
 8002354:	e007      	b.n	8002366 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8002356:	69fb      	ldr	r3, [r7, #28]
 8002358:	781a      	ldrb	r2, [r3, #0]
 800235a:	68fb      	ldr	r3, [r7, #12]
 800235c:	681b      	ldr	r3, [r3, #0]
 800235e:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8002360:	69fb      	ldr	r3, [r7, #28]
 8002362:	3301      	adds	r3, #1
 8002364:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8002366:	68fb      	ldr	r3, [r7, #12]
 8002368:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800236a:	b29b      	uxth	r3, r3
 800236c:	3b01      	subs	r3, #1
 800236e:	b29a      	uxth	r2, r3
 8002370:	68fb      	ldr	r3, [r7, #12]
 8002372:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8002374:	68fb      	ldr	r3, [r7, #12]
 8002376:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8002378:	b29b      	uxth	r3, r3
 800237a:	2b00      	cmp	r3, #0
 800237c:	d1cb      	bne.n	8002316 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800237e:	683b      	ldr	r3, [r7, #0]
 8002380:	9300      	str	r3, [sp, #0]
 8002382:	697b      	ldr	r3, [r7, #20]
 8002384:	2200      	movs	r2, #0
 8002386:	2140      	movs	r1, #64	@ 0x40
 8002388:	68f8      	ldr	r0, [r7, #12]
 800238a:	f000 fb3b 	bl	8002a04 <UART_WaitOnFlagUntilTimeout>
 800238e:	4603      	mov	r3, r0
 8002390:	2b00      	cmp	r3, #0
 8002392:	d005      	beq.n	80023a0 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8002394:	68fb      	ldr	r3, [r7, #12]
 8002396:	2220      	movs	r2, #32
 8002398:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 800239c:	2303      	movs	r3, #3
 800239e:	e006      	b.n	80023ae <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80023a0:	68fb      	ldr	r3, [r7, #12]
 80023a2:	2220      	movs	r2, #32
 80023a4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 80023a8:	2300      	movs	r3, #0
 80023aa:	e000      	b.n	80023ae <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 80023ac:	2302      	movs	r3, #2
  }
}
 80023ae:	4618      	mov	r0, r3
 80023b0:	3720      	adds	r7, #32
 80023b2:	46bd      	mov	sp, r7
 80023b4:	bd80      	pop	{r7, pc}

080023b6 <HAL_UART_Transmit_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 80023b6:	b480      	push	{r7}
 80023b8:	b085      	sub	sp, #20
 80023ba:	af00      	add	r7, sp, #0
 80023bc:	60f8      	str	r0, [r7, #12]
 80023be:	60b9      	str	r1, [r7, #8]
 80023c0:	4613      	mov	r3, r2
 80023c2:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80023c4:	68fb      	ldr	r3, [r7, #12]
 80023c6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80023ca:	b2db      	uxtb	r3, r3
 80023cc:	2b20      	cmp	r3, #32
 80023ce:	d121      	bne.n	8002414 <HAL_UART_Transmit_IT+0x5e>
  {
    if ((pData == NULL) || (Size == 0U))
 80023d0:	68bb      	ldr	r3, [r7, #8]
 80023d2:	2b00      	cmp	r3, #0
 80023d4:	d002      	beq.n	80023dc <HAL_UART_Transmit_IT+0x26>
 80023d6:	88fb      	ldrh	r3, [r7, #6]
 80023d8:	2b00      	cmp	r3, #0
 80023da:	d101      	bne.n	80023e0 <HAL_UART_Transmit_IT+0x2a>
    {
      return HAL_ERROR;
 80023dc:	2301      	movs	r3, #1
 80023de:	e01a      	b.n	8002416 <HAL_UART_Transmit_IT+0x60>
    }

    huart->pTxBuffPtr = pData;
 80023e0:	68fb      	ldr	r3, [r7, #12]
 80023e2:	68ba      	ldr	r2, [r7, #8]
 80023e4:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 80023e6:	68fb      	ldr	r3, [r7, #12]
 80023e8:	88fa      	ldrh	r2, [r7, #6]
 80023ea:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 80023ec:	68fb      	ldr	r3, [r7, #12]
 80023ee:	88fa      	ldrh	r2, [r7, #6]
 80023f0:	84da      	strh	r2, [r3, #38]	@ 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80023f2:	68fb      	ldr	r3, [r7, #12]
 80023f4:	2200      	movs	r2, #0
 80023f6:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80023f8:	68fb      	ldr	r3, [r7, #12]
 80023fa:	2221      	movs	r2, #33	@ 0x21
 80023fc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Enable the UART Transmit data register empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_TXE);
 8002400:	68fb      	ldr	r3, [r7, #12]
 8002402:	681b      	ldr	r3, [r3, #0]
 8002404:	68da      	ldr	r2, [r3, #12]
 8002406:	68fb      	ldr	r3, [r7, #12]
 8002408:	681b      	ldr	r3, [r3, #0]
 800240a:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 800240e:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 8002410:	2300      	movs	r3, #0
 8002412:	e000      	b.n	8002416 <HAL_UART_Transmit_IT+0x60>
  }
  else
  {
    return HAL_BUSY;
 8002414:	2302      	movs	r3, #2
  }
}
 8002416:	4618      	mov	r0, r3
 8002418:	3714      	adds	r7, #20
 800241a:	46bd      	mov	sp, r7
 800241c:	bc80      	pop	{r7}
 800241e:	4770      	bx	lr

08002420 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8002420:	b580      	push	{r7, lr}
 8002422:	b084      	sub	sp, #16
 8002424:	af00      	add	r7, sp, #0
 8002426:	60f8      	str	r0, [r7, #12]
 8002428:	60b9      	str	r1, [r7, #8]
 800242a:	4613      	mov	r3, r2
 800242c:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800242e:	68fb      	ldr	r3, [r7, #12]
 8002430:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8002434:	b2db      	uxtb	r3, r3
 8002436:	2b20      	cmp	r3, #32
 8002438:	d112      	bne.n	8002460 <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 800243a:	68bb      	ldr	r3, [r7, #8]
 800243c:	2b00      	cmp	r3, #0
 800243e:	d002      	beq.n	8002446 <HAL_UART_Receive_IT+0x26>
 8002440:	88fb      	ldrh	r3, [r7, #6]
 8002442:	2b00      	cmp	r3, #0
 8002444:	d101      	bne.n	800244a <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8002446:	2301      	movs	r3, #1
 8002448:	e00b      	b.n	8002462 <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800244a:	68fb      	ldr	r3, [r7, #12]
 800244c:	2200      	movs	r2, #0
 800244e:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 8002450:	88fb      	ldrh	r3, [r7, #6]
 8002452:	461a      	mov	r2, r3
 8002454:	68b9      	ldr	r1, [r7, #8]
 8002456:	68f8      	ldr	r0, [r7, #12]
 8002458:	f000 fb2d 	bl	8002ab6 <UART_Start_Receive_IT>
 800245c:	4603      	mov	r3, r0
 800245e:	e000      	b.n	8002462 <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 8002460:	2302      	movs	r3, #2
  }
}
 8002462:	4618      	mov	r0, r3
 8002464:	3710      	adds	r7, #16
 8002466:	46bd      	mov	sp, r7
 8002468:	bd80      	pop	{r7, pc}
	...

0800246c <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800246c:	b580      	push	{r7, lr}
 800246e:	b0ba      	sub	sp, #232	@ 0xe8
 8002470:	af00      	add	r7, sp, #0
 8002472:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8002474:	687b      	ldr	r3, [r7, #4]
 8002476:	681b      	ldr	r3, [r3, #0]
 8002478:	681b      	ldr	r3, [r3, #0]
 800247a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800247e:	687b      	ldr	r3, [r7, #4]
 8002480:	681b      	ldr	r3, [r3, #0]
 8002482:	68db      	ldr	r3, [r3, #12]
 8002484:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8002488:	687b      	ldr	r3, [r7, #4]
 800248a:	681b      	ldr	r3, [r3, #0]
 800248c:	695b      	ldr	r3, [r3, #20]
 800248e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 8002492:	2300      	movs	r3, #0
 8002494:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8002498:	2300      	movs	r3, #0
 800249a:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800249e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80024a2:	f003 030f 	and.w	r3, r3, #15
 80024a6:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 80024aa:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80024ae:	2b00      	cmp	r3, #0
 80024b0:	d10f      	bne.n	80024d2 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80024b2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80024b6:	f003 0320 	and.w	r3, r3, #32
 80024ba:	2b00      	cmp	r3, #0
 80024bc:	d009      	beq.n	80024d2 <HAL_UART_IRQHandler+0x66>
 80024be:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80024c2:	f003 0320 	and.w	r3, r3, #32
 80024c6:	2b00      	cmp	r3, #0
 80024c8:	d003      	beq.n	80024d2 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 80024ca:	6878      	ldr	r0, [r7, #4]
 80024cc:	f000 fc09 	bl	8002ce2 <UART_Receive_IT>
      return;
 80024d0:	e25b      	b.n	800298a <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 80024d2:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80024d6:	2b00      	cmp	r3, #0
 80024d8:	f000 80de 	beq.w	8002698 <HAL_UART_IRQHandler+0x22c>
 80024dc:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80024e0:	f003 0301 	and.w	r3, r3, #1
 80024e4:	2b00      	cmp	r3, #0
 80024e6:	d106      	bne.n	80024f6 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80024e8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80024ec:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 80024f0:	2b00      	cmp	r3, #0
 80024f2:	f000 80d1 	beq.w	8002698 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80024f6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80024fa:	f003 0301 	and.w	r3, r3, #1
 80024fe:	2b00      	cmp	r3, #0
 8002500:	d00b      	beq.n	800251a <HAL_UART_IRQHandler+0xae>
 8002502:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002506:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800250a:	2b00      	cmp	r3, #0
 800250c:	d005      	beq.n	800251a <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800250e:	687b      	ldr	r3, [r7, #4]
 8002510:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002512:	f043 0201 	orr.w	r2, r3, #1
 8002516:	687b      	ldr	r3, [r7, #4]
 8002518:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800251a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800251e:	f003 0304 	and.w	r3, r3, #4
 8002522:	2b00      	cmp	r3, #0
 8002524:	d00b      	beq.n	800253e <HAL_UART_IRQHandler+0xd2>
 8002526:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800252a:	f003 0301 	and.w	r3, r3, #1
 800252e:	2b00      	cmp	r3, #0
 8002530:	d005      	beq.n	800253e <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8002532:	687b      	ldr	r3, [r7, #4]
 8002534:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002536:	f043 0202 	orr.w	r2, r3, #2
 800253a:	687b      	ldr	r3, [r7, #4]
 800253c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800253e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002542:	f003 0302 	and.w	r3, r3, #2
 8002546:	2b00      	cmp	r3, #0
 8002548:	d00b      	beq.n	8002562 <HAL_UART_IRQHandler+0xf6>
 800254a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800254e:	f003 0301 	and.w	r3, r3, #1
 8002552:	2b00      	cmp	r3, #0
 8002554:	d005      	beq.n	8002562 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8002556:	687b      	ldr	r3, [r7, #4]
 8002558:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800255a:	f043 0204 	orr.w	r2, r3, #4
 800255e:	687b      	ldr	r3, [r7, #4]
 8002560:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8002562:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002566:	f003 0308 	and.w	r3, r3, #8
 800256a:	2b00      	cmp	r3, #0
 800256c:	d011      	beq.n	8002592 <HAL_UART_IRQHandler+0x126>
 800256e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002572:	f003 0320 	and.w	r3, r3, #32
 8002576:	2b00      	cmp	r3, #0
 8002578:	d105      	bne.n	8002586 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 800257a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800257e:	f003 0301 	and.w	r3, r3, #1
 8002582:	2b00      	cmp	r3, #0
 8002584:	d005      	beq.n	8002592 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8002586:	687b      	ldr	r3, [r7, #4]
 8002588:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800258a:	f043 0208 	orr.w	r2, r3, #8
 800258e:	687b      	ldr	r3, [r7, #4]
 8002590:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8002592:	687b      	ldr	r3, [r7, #4]
 8002594:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002596:	2b00      	cmp	r3, #0
 8002598:	f000 81f2 	beq.w	8002980 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800259c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80025a0:	f003 0320 	and.w	r3, r3, #32
 80025a4:	2b00      	cmp	r3, #0
 80025a6:	d008      	beq.n	80025ba <HAL_UART_IRQHandler+0x14e>
 80025a8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80025ac:	f003 0320 	and.w	r3, r3, #32
 80025b0:	2b00      	cmp	r3, #0
 80025b2:	d002      	beq.n	80025ba <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 80025b4:	6878      	ldr	r0, [r7, #4]
 80025b6:	f000 fb94 	bl	8002ce2 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80025ba:	687b      	ldr	r3, [r7, #4]
 80025bc:	681b      	ldr	r3, [r3, #0]
 80025be:	695b      	ldr	r3, [r3, #20]
 80025c0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80025c4:	2b00      	cmp	r3, #0
 80025c6:	bf14      	ite	ne
 80025c8:	2301      	movne	r3, #1
 80025ca:	2300      	moveq	r3, #0
 80025cc:	b2db      	uxtb	r3, r3
 80025ce:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80025d2:	687b      	ldr	r3, [r7, #4]
 80025d4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80025d6:	f003 0308 	and.w	r3, r3, #8
 80025da:	2b00      	cmp	r3, #0
 80025dc:	d103      	bne.n	80025e6 <HAL_UART_IRQHandler+0x17a>
 80025de:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80025e2:	2b00      	cmp	r3, #0
 80025e4:	d04f      	beq.n	8002686 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80025e6:	6878      	ldr	r0, [r7, #4]
 80025e8:	f000 fa9e 	bl	8002b28 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80025ec:	687b      	ldr	r3, [r7, #4]
 80025ee:	681b      	ldr	r3, [r3, #0]
 80025f0:	695b      	ldr	r3, [r3, #20]
 80025f2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80025f6:	2b00      	cmp	r3, #0
 80025f8:	d041      	beq.n	800267e <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80025fa:	687b      	ldr	r3, [r7, #4]
 80025fc:	681b      	ldr	r3, [r3, #0]
 80025fe:	3314      	adds	r3, #20
 8002600:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002604:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8002608:	e853 3f00 	ldrex	r3, [r3]
 800260c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8002610:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8002614:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8002618:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800261c:	687b      	ldr	r3, [r7, #4]
 800261e:	681b      	ldr	r3, [r3, #0]
 8002620:	3314      	adds	r3, #20
 8002622:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8002626:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800262a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800262e:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8002632:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8002636:	e841 2300 	strex	r3, r2, [r1]
 800263a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800263e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8002642:	2b00      	cmp	r3, #0
 8002644:	d1d9      	bne.n	80025fa <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8002646:	687b      	ldr	r3, [r7, #4]
 8002648:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800264a:	2b00      	cmp	r3, #0
 800264c:	d013      	beq.n	8002676 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800264e:	687b      	ldr	r3, [r7, #4]
 8002650:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002652:	4a7e      	ldr	r2, [pc, #504]	@ (800284c <HAL_UART_IRQHandler+0x3e0>)
 8002654:	635a      	str	r2, [r3, #52]	@ 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8002656:	687b      	ldr	r3, [r7, #4]
 8002658:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800265a:	4618      	mov	r0, r3
 800265c:	f7fe fd34 	bl	80010c8 <HAL_DMA_Abort_IT>
 8002660:	4603      	mov	r3, r0
 8002662:	2b00      	cmp	r3, #0
 8002664:	d016      	beq.n	8002694 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8002666:	687b      	ldr	r3, [r7, #4]
 8002668:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800266a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800266c:	687a      	ldr	r2, [r7, #4]
 800266e:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8002670:	4610      	mov	r0, r2
 8002672:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002674:	e00e      	b.n	8002694 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8002676:	6878      	ldr	r0, [r7, #4]
 8002678:	f000 f993 	bl	80029a2 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800267c:	e00a      	b.n	8002694 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800267e:	6878      	ldr	r0, [r7, #4]
 8002680:	f000 f98f 	bl	80029a2 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002684:	e006      	b.n	8002694 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8002686:	6878      	ldr	r0, [r7, #4]
 8002688:	f000 f98b 	bl	80029a2 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800268c:	687b      	ldr	r3, [r7, #4]
 800268e:	2200      	movs	r2, #0
 8002690:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 8002692:	e175      	b.n	8002980 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002694:	bf00      	nop
    return;
 8002696:	e173      	b.n	8002980 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002698:	687b      	ldr	r3, [r7, #4]
 800269a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800269c:	2b01      	cmp	r3, #1
 800269e:	f040 814f 	bne.w	8002940 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 80026a2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80026a6:	f003 0310 	and.w	r3, r3, #16
 80026aa:	2b00      	cmp	r3, #0
 80026ac:	f000 8148 	beq.w	8002940 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 80026b0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80026b4:	f003 0310 	and.w	r3, r3, #16
 80026b8:	2b00      	cmp	r3, #0
 80026ba:	f000 8141 	beq.w	8002940 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 80026be:	2300      	movs	r3, #0
 80026c0:	60bb      	str	r3, [r7, #8]
 80026c2:	687b      	ldr	r3, [r7, #4]
 80026c4:	681b      	ldr	r3, [r3, #0]
 80026c6:	681b      	ldr	r3, [r3, #0]
 80026c8:	60bb      	str	r3, [r7, #8]
 80026ca:	687b      	ldr	r3, [r7, #4]
 80026cc:	681b      	ldr	r3, [r3, #0]
 80026ce:	685b      	ldr	r3, [r3, #4]
 80026d0:	60bb      	str	r3, [r7, #8]
 80026d2:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80026d4:	687b      	ldr	r3, [r7, #4]
 80026d6:	681b      	ldr	r3, [r3, #0]
 80026d8:	695b      	ldr	r3, [r3, #20]
 80026da:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80026de:	2b00      	cmp	r3, #0
 80026e0:	f000 80b6 	beq.w	8002850 <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80026e4:	687b      	ldr	r3, [r7, #4]
 80026e6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80026e8:	681b      	ldr	r3, [r3, #0]
 80026ea:	685b      	ldr	r3, [r3, #4]
 80026ec:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 80026f0:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 80026f4:	2b00      	cmp	r3, #0
 80026f6:	f000 8145 	beq.w	8002984 <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80026fa:	687b      	ldr	r3, [r7, #4]
 80026fc:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80026fe:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8002702:	429a      	cmp	r2, r3
 8002704:	f080 813e 	bcs.w	8002984 <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800270e:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002714:	699b      	ldr	r3, [r3, #24]
 8002716:	2b20      	cmp	r3, #32
 8002718:	f000 8088 	beq.w	800282c <HAL_UART_IRQHandler+0x3c0>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	681b      	ldr	r3, [r3, #0]
 8002720:	330c      	adds	r3, #12
 8002722:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002726:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800272a:	e853 3f00 	ldrex	r3, [r3]
 800272e:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8002732:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8002736:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800273a:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800273e:	687b      	ldr	r3, [r7, #4]
 8002740:	681b      	ldr	r3, [r3, #0]
 8002742:	330c      	adds	r3, #12
 8002744:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8002748:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800274c:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002750:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8002754:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8002758:	e841 2300 	strex	r3, r2, [r1]
 800275c:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8002760:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002764:	2b00      	cmp	r3, #0
 8002766:	d1d9      	bne.n	800271c <HAL_UART_IRQHandler+0x2b0>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002768:	687b      	ldr	r3, [r7, #4]
 800276a:	681b      	ldr	r3, [r3, #0]
 800276c:	3314      	adds	r3, #20
 800276e:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002770:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8002772:	e853 3f00 	ldrex	r3, [r3]
 8002776:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8002778:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800277a:	f023 0301 	bic.w	r3, r3, #1
 800277e:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8002782:	687b      	ldr	r3, [r7, #4]
 8002784:	681b      	ldr	r3, [r3, #0]
 8002786:	3314      	adds	r3, #20
 8002788:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800278c:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8002790:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002792:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8002794:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8002798:	e841 2300 	strex	r3, r2, [r1]
 800279c:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800279e:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80027a0:	2b00      	cmp	r3, #0
 80027a2:	d1e1      	bne.n	8002768 <HAL_UART_IRQHandler+0x2fc>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80027a4:	687b      	ldr	r3, [r7, #4]
 80027a6:	681b      	ldr	r3, [r3, #0]
 80027a8:	3314      	adds	r3, #20
 80027aa:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80027ac:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80027ae:	e853 3f00 	ldrex	r3, [r3]
 80027b2:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 80027b4:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80027b6:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80027ba:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80027be:	687b      	ldr	r3, [r7, #4]
 80027c0:	681b      	ldr	r3, [r3, #0]
 80027c2:	3314      	adds	r3, #20
 80027c4:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 80027c8:	66fa      	str	r2, [r7, #108]	@ 0x6c
 80027ca:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80027cc:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 80027ce:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80027d0:	e841 2300 	strex	r3, r2, [r1]
 80027d4:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 80027d6:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80027d8:	2b00      	cmp	r3, #0
 80027da:	d1e3      	bne.n	80027a4 <HAL_UART_IRQHandler+0x338>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	2220      	movs	r2, #32
 80027e0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80027e4:	687b      	ldr	r3, [r7, #4]
 80027e6:	2200      	movs	r2, #0
 80027e8:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80027ea:	687b      	ldr	r3, [r7, #4]
 80027ec:	681b      	ldr	r3, [r3, #0]
 80027ee:	330c      	adds	r3, #12
 80027f0:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80027f2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80027f4:	e853 3f00 	ldrex	r3, [r3]
 80027f8:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80027fa:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80027fc:	f023 0310 	bic.w	r3, r3, #16
 8002800:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	681b      	ldr	r3, [r3, #0]
 8002808:	330c      	adds	r3, #12
 800280a:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 800280e:	65ba      	str	r2, [r7, #88]	@ 0x58
 8002810:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002812:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8002814:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8002816:	e841 2300 	strex	r3, r2, [r1]
 800281a:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800281c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800281e:	2b00      	cmp	r3, #0
 8002820:	d1e3      	bne.n	80027ea <HAL_UART_IRQHandler+0x37e>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8002822:	687b      	ldr	r3, [r7, #4]
 8002824:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002826:	4618      	mov	r0, r3
 8002828:	f7fe fc13 	bl	8001052 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	2202      	movs	r2, #2
 8002830:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8002832:	687b      	ldr	r3, [r7, #4]
 8002834:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8002836:	687b      	ldr	r3, [r7, #4]
 8002838:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800283a:	b29b      	uxth	r3, r3
 800283c:	1ad3      	subs	r3, r2, r3
 800283e:	b29b      	uxth	r3, r3
 8002840:	4619      	mov	r1, r3
 8002842:	6878      	ldr	r0, [r7, #4]
 8002844:	f000 f8b6 	bl	80029b4 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8002848:	e09c      	b.n	8002984 <HAL_UART_IRQHandler+0x518>
 800284a:	bf00      	nop
 800284c:	08002bed 	.word	0x08002bed
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8002854:	687b      	ldr	r3, [r7, #4]
 8002856:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8002858:	b29b      	uxth	r3, r3
 800285a:	1ad3      	subs	r3, r2, r3
 800285c:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8002860:	687b      	ldr	r3, [r7, #4]
 8002862:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8002864:	b29b      	uxth	r3, r3
 8002866:	2b00      	cmp	r3, #0
 8002868:	f000 808e 	beq.w	8002988 <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 800286c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8002870:	2b00      	cmp	r3, #0
 8002872:	f000 8089 	beq.w	8002988 <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002876:	687b      	ldr	r3, [r7, #4]
 8002878:	681b      	ldr	r3, [r3, #0]
 800287a:	330c      	adds	r3, #12
 800287c:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800287e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002880:	e853 3f00 	ldrex	r3, [r3]
 8002884:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8002886:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002888:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800288c:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8002890:	687b      	ldr	r3, [r7, #4]
 8002892:	681b      	ldr	r3, [r3, #0]
 8002894:	330c      	adds	r3, #12
 8002896:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 800289a:	647a      	str	r2, [r7, #68]	@ 0x44
 800289c:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800289e:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80028a0:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80028a2:	e841 2300 	strex	r3, r2, [r1]
 80028a6:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80028a8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80028aa:	2b00      	cmp	r3, #0
 80028ac:	d1e3      	bne.n	8002876 <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	681b      	ldr	r3, [r3, #0]
 80028b2:	3314      	adds	r3, #20
 80028b4:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80028b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80028b8:	e853 3f00 	ldrex	r3, [r3]
 80028bc:	623b      	str	r3, [r7, #32]
   return(result);
 80028be:	6a3b      	ldr	r3, [r7, #32]
 80028c0:	f023 0301 	bic.w	r3, r3, #1
 80028c4:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 80028c8:	687b      	ldr	r3, [r7, #4]
 80028ca:	681b      	ldr	r3, [r3, #0]
 80028cc:	3314      	adds	r3, #20
 80028ce:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 80028d2:	633a      	str	r2, [r7, #48]	@ 0x30
 80028d4:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80028d6:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80028d8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80028da:	e841 2300 	strex	r3, r2, [r1]
 80028de:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80028e0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80028e2:	2b00      	cmp	r3, #0
 80028e4:	d1e3      	bne.n	80028ae <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	2220      	movs	r2, #32
 80028ea:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80028ee:	687b      	ldr	r3, [r7, #4]
 80028f0:	2200      	movs	r2, #0
 80028f2:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80028f4:	687b      	ldr	r3, [r7, #4]
 80028f6:	681b      	ldr	r3, [r3, #0]
 80028f8:	330c      	adds	r3, #12
 80028fa:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80028fc:	693b      	ldr	r3, [r7, #16]
 80028fe:	e853 3f00 	ldrex	r3, [r3]
 8002902:	60fb      	str	r3, [r7, #12]
   return(result);
 8002904:	68fb      	ldr	r3, [r7, #12]
 8002906:	f023 0310 	bic.w	r3, r3, #16
 800290a:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800290e:	687b      	ldr	r3, [r7, #4]
 8002910:	681b      	ldr	r3, [r3, #0]
 8002912:	330c      	adds	r3, #12
 8002914:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8002918:	61fa      	str	r2, [r7, #28]
 800291a:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800291c:	69b9      	ldr	r1, [r7, #24]
 800291e:	69fa      	ldr	r2, [r7, #28]
 8002920:	e841 2300 	strex	r3, r2, [r1]
 8002924:	617b      	str	r3, [r7, #20]
   return(result);
 8002926:	697b      	ldr	r3, [r7, #20]
 8002928:	2b00      	cmp	r3, #0
 800292a:	d1e3      	bne.n	80028f4 <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	2202      	movs	r2, #2
 8002930:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8002932:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8002936:	4619      	mov	r1, r3
 8002938:	6878      	ldr	r0, [r7, #4]
 800293a:	f000 f83b 	bl	80029b4 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800293e:	e023      	b.n	8002988 <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8002940:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002944:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002948:	2b00      	cmp	r3, #0
 800294a:	d009      	beq.n	8002960 <HAL_UART_IRQHandler+0x4f4>
 800294c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002950:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002954:	2b00      	cmp	r3, #0
 8002956:	d003      	beq.n	8002960 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 8002958:	6878      	ldr	r0, [r7, #4]
 800295a:	f000 f95b 	bl	8002c14 <UART_Transmit_IT>
    return;
 800295e:	e014      	b.n	800298a <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8002960:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002964:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002968:	2b00      	cmp	r3, #0
 800296a:	d00e      	beq.n	800298a <HAL_UART_IRQHandler+0x51e>
 800296c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002970:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002974:	2b00      	cmp	r3, #0
 8002976:	d008      	beq.n	800298a <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 8002978:	6878      	ldr	r0, [r7, #4]
 800297a:	f000 f99a 	bl	8002cb2 <UART_EndTransmit_IT>
    return;
 800297e:	e004      	b.n	800298a <HAL_UART_IRQHandler+0x51e>
    return;
 8002980:	bf00      	nop
 8002982:	e002      	b.n	800298a <HAL_UART_IRQHandler+0x51e>
      return;
 8002984:	bf00      	nop
 8002986:	e000      	b.n	800298a <HAL_UART_IRQHandler+0x51e>
      return;
 8002988:	bf00      	nop
  }
}
 800298a:	37e8      	adds	r7, #232	@ 0xe8
 800298c:	46bd      	mov	sp, r7
 800298e:	bd80      	pop	{r7, pc}

08002990 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8002990:	b480      	push	{r7}
 8002992:	b083      	sub	sp, #12
 8002994:	af00      	add	r7, sp, #0
 8002996:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8002998:	bf00      	nop
 800299a:	370c      	adds	r7, #12
 800299c:	46bd      	mov	sp, r7
 800299e:	bc80      	pop	{r7}
 80029a0:	4770      	bx	lr

080029a2 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80029a2:	b480      	push	{r7}
 80029a4:	b083      	sub	sp, #12
 80029a6:	af00      	add	r7, sp, #0
 80029a8:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 80029aa:	bf00      	nop
 80029ac:	370c      	adds	r7, #12
 80029ae:	46bd      	mov	sp, r7
 80029b0:	bc80      	pop	{r7}
 80029b2:	4770      	bx	lr

080029b4 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80029b4:	b480      	push	{r7}
 80029b6:	b083      	sub	sp, #12
 80029b8:	af00      	add	r7, sp, #0
 80029ba:	6078      	str	r0, [r7, #4]
 80029bc:	460b      	mov	r3, r1
 80029be:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80029c0:	bf00      	nop
 80029c2:	370c      	adds	r7, #12
 80029c4:	46bd      	mov	sp, r7
 80029c6:	bc80      	pop	{r7}
 80029c8:	4770      	bx	lr

080029ca <HAL_UART_GetState>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL state
  */
HAL_UART_StateTypeDef HAL_UART_GetState(const UART_HandleTypeDef *huart)
{
 80029ca:	b480      	push	{r7}
 80029cc:	b085      	sub	sp, #20
 80029ce:	af00      	add	r7, sp, #0
 80029d0:	6078      	str	r0, [r7, #4]
  uint32_t temp1 = 0x00U, temp2 = 0x00U;
 80029d2:	2300      	movs	r3, #0
 80029d4:	60fb      	str	r3, [r7, #12]
 80029d6:	2300      	movs	r3, #0
 80029d8:	60bb      	str	r3, [r7, #8]
  temp1 = huart->gState;
 80029da:	687b      	ldr	r3, [r7, #4]
 80029dc:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80029e0:	b2db      	uxtb	r3, r3
 80029e2:	60fb      	str	r3, [r7, #12]
  temp2 = huart->RxState;
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80029ea:	b2db      	uxtb	r3, r3
 80029ec:	60bb      	str	r3, [r7, #8]

  return (HAL_UART_StateTypeDef)(temp1 | temp2);
 80029ee:	68fb      	ldr	r3, [r7, #12]
 80029f0:	b2da      	uxtb	r2, r3
 80029f2:	68bb      	ldr	r3, [r7, #8]
 80029f4:	b2db      	uxtb	r3, r3
 80029f6:	4313      	orrs	r3, r2
 80029f8:	b2db      	uxtb	r3, r3
}
 80029fa:	4618      	mov	r0, r3
 80029fc:	3714      	adds	r7, #20
 80029fe:	46bd      	mov	sp, r7
 8002a00:	bc80      	pop	{r7}
 8002a02:	4770      	bx	lr

08002a04 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8002a04:	b580      	push	{r7, lr}
 8002a06:	b086      	sub	sp, #24
 8002a08:	af00      	add	r7, sp, #0
 8002a0a:	60f8      	str	r0, [r7, #12]
 8002a0c:	60b9      	str	r1, [r7, #8]
 8002a0e:	603b      	str	r3, [r7, #0]
 8002a10:	4613      	mov	r3, r2
 8002a12:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002a14:	e03b      	b.n	8002a8e <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002a16:	6a3b      	ldr	r3, [r7, #32]
 8002a18:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8002a1c:	d037      	beq.n	8002a8e <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002a1e:	f7fe f9dd 	bl	8000ddc <HAL_GetTick>
 8002a22:	4602      	mov	r2, r0
 8002a24:	683b      	ldr	r3, [r7, #0]
 8002a26:	1ad3      	subs	r3, r2, r3
 8002a28:	6a3a      	ldr	r2, [r7, #32]
 8002a2a:	429a      	cmp	r2, r3
 8002a2c:	d302      	bcc.n	8002a34 <UART_WaitOnFlagUntilTimeout+0x30>
 8002a2e:	6a3b      	ldr	r3, [r7, #32]
 8002a30:	2b00      	cmp	r3, #0
 8002a32:	d101      	bne.n	8002a38 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8002a34:	2303      	movs	r3, #3
 8002a36:	e03a      	b.n	8002aae <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8002a38:	68fb      	ldr	r3, [r7, #12]
 8002a3a:	681b      	ldr	r3, [r3, #0]
 8002a3c:	68db      	ldr	r3, [r3, #12]
 8002a3e:	f003 0304 	and.w	r3, r3, #4
 8002a42:	2b00      	cmp	r3, #0
 8002a44:	d023      	beq.n	8002a8e <UART_WaitOnFlagUntilTimeout+0x8a>
 8002a46:	68bb      	ldr	r3, [r7, #8]
 8002a48:	2b80      	cmp	r3, #128	@ 0x80
 8002a4a:	d020      	beq.n	8002a8e <UART_WaitOnFlagUntilTimeout+0x8a>
 8002a4c:	68bb      	ldr	r3, [r7, #8]
 8002a4e:	2b40      	cmp	r3, #64	@ 0x40
 8002a50:	d01d      	beq.n	8002a8e <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8002a52:	68fb      	ldr	r3, [r7, #12]
 8002a54:	681b      	ldr	r3, [r3, #0]
 8002a56:	681b      	ldr	r3, [r3, #0]
 8002a58:	f003 0308 	and.w	r3, r3, #8
 8002a5c:	2b08      	cmp	r3, #8
 8002a5e:	d116      	bne.n	8002a8e <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8002a60:	2300      	movs	r3, #0
 8002a62:	617b      	str	r3, [r7, #20]
 8002a64:	68fb      	ldr	r3, [r7, #12]
 8002a66:	681b      	ldr	r3, [r3, #0]
 8002a68:	681b      	ldr	r3, [r3, #0]
 8002a6a:	617b      	str	r3, [r7, #20]
 8002a6c:	68fb      	ldr	r3, [r7, #12]
 8002a6e:	681b      	ldr	r3, [r3, #0]
 8002a70:	685b      	ldr	r3, [r3, #4]
 8002a72:	617b      	str	r3, [r7, #20]
 8002a74:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8002a76:	68f8      	ldr	r0, [r7, #12]
 8002a78:	f000 f856 	bl	8002b28 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8002a7c:	68fb      	ldr	r3, [r7, #12]
 8002a7e:	2208      	movs	r2, #8
 8002a80:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8002a82:	68fb      	ldr	r3, [r7, #12]
 8002a84:	2200      	movs	r2, #0
 8002a86:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8002a8a:	2301      	movs	r3, #1
 8002a8c:	e00f      	b.n	8002aae <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002a8e:	68fb      	ldr	r3, [r7, #12]
 8002a90:	681b      	ldr	r3, [r3, #0]
 8002a92:	681a      	ldr	r2, [r3, #0]
 8002a94:	68bb      	ldr	r3, [r7, #8]
 8002a96:	4013      	ands	r3, r2
 8002a98:	68ba      	ldr	r2, [r7, #8]
 8002a9a:	429a      	cmp	r2, r3
 8002a9c:	bf0c      	ite	eq
 8002a9e:	2301      	moveq	r3, #1
 8002aa0:	2300      	movne	r3, #0
 8002aa2:	b2db      	uxtb	r3, r3
 8002aa4:	461a      	mov	r2, r3
 8002aa6:	79fb      	ldrb	r3, [r7, #7]
 8002aa8:	429a      	cmp	r2, r3
 8002aaa:	d0b4      	beq.n	8002a16 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8002aac:	2300      	movs	r3, #0
}
 8002aae:	4618      	mov	r0, r3
 8002ab0:	3718      	adds	r7, #24
 8002ab2:	46bd      	mov	sp, r7
 8002ab4:	bd80      	pop	{r7, pc}

08002ab6 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8002ab6:	b480      	push	{r7}
 8002ab8:	b085      	sub	sp, #20
 8002aba:	af00      	add	r7, sp, #0
 8002abc:	60f8      	str	r0, [r7, #12]
 8002abe:	60b9      	str	r1, [r7, #8]
 8002ac0:	4613      	mov	r3, r2
 8002ac2:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8002ac4:	68fb      	ldr	r3, [r7, #12]
 8002ac6:	68ba      	ldr	r2, [r7, #8]
 8002ac8:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 8002aca:	68fb      	ldr	r3, [r7, #12]
 8002acc:	88fa      	ldrh	r2, [r7, #6]
 8002ace:	859a      	strh	r2, [r3, #44]	@ 0x2c
  huart->RxXferCount = Size;
 8002ad0:	68fb      	ldr	r3, [r7, #12]
 8002ad2:	88fa      	ldrh	r2, [r7, #6]
 8002ad4:	85da      	strh	r2, [r3, #46]	@ 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002ad6:	68fb      	ldr	r3, [r7, #12]
 8002ad8:	2200      	movs	r2, #0
 8002ada:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8002adc:	68fb      	ldr	r3, [r7, #12]
 8002ade:	2222      	movs	r2, #34	@ 0x22
 8002ae0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 8002ae4:	68fb      	ldr	r3, [r7, #12]
 8002ae6:	691b      	ldr	r3, [r3, #16]
 8002ae8:	2b00      	cmp	r3, #0
 8002aea:	d007      	beq.n	8002afc <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8002aec:	68fb      	ldr	r3, [r7, #12]
 8002aee:	681b      	ldr	r3, [r3, #0]
 8002af0:	68da      	ldr	r2, [r3, #12]
 8002af2:	68fb      	ldr	r3, [r7, #12]
 8002af4:	681b      	ldr	r3, [r3, #0]
 8002af6:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002afa:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8002afc:	68fb      	ldr	r3, [r7, #12]
 8002afe:	681b      	ldr	r3, [r3, #0]
 8002b00:	695a      	ldr	r2, [r3, #20]
 8002b02:	68fb      	ldr	r3, [r7, #12]
 8002b04:	681b      	ldr	r3, [r3, #0]
 8002b06:	f042 0201 	orr.w	r2, r2, #1
 8002b0a:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8002b0c:	68fb      	ldr	r3, [r7, #12]
 8002b0e:	681b      	ldr	r3, [r3, #0]
 8002b10:	68da      	ldr	r2, [r3, #12]
 8002b12:	68fb      	ldr	r3, [r7, #12]
 8002b14:	681b      	ldr	r3, [r3, #0]
 8002b16:	f042 0220 	orr.w	r2, r2, #32
 8002b1a:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8002b1c:	2300      	movs	r3, #0
}
 8002b1e:	4618      	mov	r0, r3
 8002b20:	3714      	adds	r7, #20
 8002b22:	46bd      	mov	sp, r7
 8002b24:	bc80      	pop	{r7}
 8002b26:	4770      	bx	lr

08002b28 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8002b28:	b480      	push	{r7}
 8002b2a:	b095      	sub	sp, #84	@ 0x54
 8002b2c:	af00      	add	r7, sp, #0
 8002b2e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	681b      	ldr	r3, [r3, #0]
 8002b34:	330c      	adds	r3, #12
 8002b36:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002b38:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002b3a:	e853 3f00 	ldrex	r3, [r3]
 8002b3e:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8002b40:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002b42:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8002b46:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	681b      	ldr	r3, [r3, #0]
 8002b4c:	330c      	adds	r3, #12
 8002b4e:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8002b50:	643a      	str	r2, [r7, #64]	@ 0x40
 8002b52:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002b54:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8002b56:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8002b58:	e841 2300 	strex	r3, r2, [r1]
 8002b5c:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8002b5e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002b60:	2b00      	cmp	r3, #0
 8002b62:	d1e5      	bne.n	8002b30 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002b64:	687b      	ldr	r3, [r7, #4]
 8002b66:	681b      	ldr	r3, [r3, #0]
 8002b68:	3314      	adds	r3, #20
 8002b6a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002b6c:	6a3b      	ldr	r3, [r7, #32]
 8002b6e:	e853 3f00 	ldrex	r3, [r3]
 8002b72:	61fb      	str	r3, [r7, #28]
   return(result);
 8002b74:	69fb      	ldr	r3, [r7, #28]
 8002b76:	f023 0301 	bic.w	r3, r3, #1
 8002b7a:	64bb      	str	r3, [r7, #72]	@ 0x48
 8002b7c:	687b      	ldr	r3, [r7, #4]
 8002b7e:	681b      	ldr	r3, [r3, #0]
 8002b80:	3314      	adds	r3, #20
 8002b82:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8002b84:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8002b86:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002b88:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8002b8a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002b8c:	e841 2300 	strex	r3, r2, [r1]
 8002b90:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8002b92:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002b94:	2b00      	cmp	r3, #0
 8002b96:	d1e5      	bne.n	8002b64 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002b9c:	2b01      	cmp	r3, #1
 8002b9e:	d119      	bne.n	8002bd4 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002ba0:	687b      	ldr	r3, [r7, #4]
 8002ba2:	681b      	ldr	r3, [r3, #0]
 8002ba4:	330c      	adds	r3, #12
 8002ba6:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002ba8:	68fb      	ldr	r3, [r7, #12]
 8002baa:	e853 3f00 	ldrex	r3, [r3]
 8002bae:	60bb      	str	r3, [r7, #8]
   return(result);
 8002bb0:	68bb      	ldr	r3, [r7, #8]
 8002bb2:	f023 0310 	bic.w	r3, r3, #16
 8002bb6:	647b      	str	r3, [r7, #68]	@ 0x44
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	681b      	ldr	r3, [r3, #0]
 8002bbc:	330c      	adds	r3, #12
 8002bbe:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8002bc0:	61ba      	str	r2, [r7, #24]
 8002bc2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002bc4:	6979      	ldr	r1, [r7, #20]
 8002bc6:	69ba      	ldr	r2, [r7, #24]
 8002bc8:	e841 2300 	strex	r3, r2, [r1]
 8002bcc:	613b      	str	r3, [r7, #16]
   return(result);
 8002bce:	693b      	ldr	r3, [r7, #16]
 8002bd0:	2b00      	cmp	r3, #0
 8002bd2:	d1e5      	bne.n	8002ba0 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	2220      	movs	r2, #32
 8002bd8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002bdc:	687b      	ldr	r3, [r7, #4]
 8002bde:	2200      	movs	r2, #0
 8002be0:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8002be2:	bf00      	nop
 8002be4:	3754      	adds	r7, #84	@ 0x54
 8002be6:	46bd      	mov	sp, r7
 8002be8:	bc80      	pop	{r7}
 8002bea:	4770      	bx	lr

08002bec <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8002bec:	b580      	push	{r7, lr}
 8002bee:	b084      	sub	sp, #16
 8002bf0:	af00      	add	r7, sp, #0
 8002bf2:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002bf8:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8002bfa:	68fb      	ldr	r3, [r7, #12]
 8002bfc:	2200      	movs	r2, #0
 8002bfe:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 8002c00:	68fb      	ldr	r3, [r7, #12]
 8002c02:	2200      	movs	r2, #0
 8002c04:	84da      	strh	r2, [r3, #38]	@ 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8002c06:	68f8      	ldr	r0, [r7, #12]
 8002c08:	f7ff fecb 	bl	80029a2 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8002c0c:	bf00      	nop
 8002c0e:	3710      	adds	r7, #16
 8002c10:	46bd      	mov	sp, r7
 8002c12:	bd80      	pop	{r7, pc}

08002c14 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8002c14:	b480      	push	{r7}
 8002c16:	b085      	sub	sp, #20
 8002c18:	af00      	add	r7, sp, #0
 8002c1a:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8002c1c:	687b      	ldr	r3, [r7, #4]
 8002c1e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002c22:	b2db      	uxtb	r3, r3
 8002c24:	2b21      	cmp	r3, #33	@ 0x21
 8002c26:	d13e      	bne.n	8002ca6 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	689b      	ldr	r3, [r3, #8]
 8002c2c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002c30:	d114      	bne.n	8002c5c <UART_Transmit_IT+0x48>
 8002c32:	687b      	ldr	r3, [r7, #4]
 8002c34:	691b      	ldr	r3, [r3, #16]
 8002c36:	2b00      	cmp	r3, #0
 8002c38:	d110      	bne.n	8002c5c <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8002c3a:	687b      	ldr	r3, [r7, #4]
 8002c3c:	6a1b      	ldr	r3, [r3, #32]
 8002c3e:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8002c40:	68fb      	ldr	r3, [r7, #12]
 8002c42:	881b      	ldrh	r3, [r3, #0]
 8002c44:	461a      	mov	r2, r3
 8002c46:	687b      	ldr	r3, [r7, #4]
 8002c48:	681b      	ldr	r3, [r3, #0]
 8002c4a:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002c4e:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	6a1b      	ldr	r3, [r3, #32]
 8002c54:	1c9a      	adds	r2, r3, #2
 8002c56:	687b      	ldr	r3, [r7, #4]
 8002c58:	621a      	str	r2, [r3, #32]
 8002c5a:	e008      	b.n	8002c6e <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	6a1b      	ldr	r3, [r3, #32]
 8002c60:	1c59      	adds	r1, r3, #1
 8002c62:	687a      	ldr	r2, [r7, #4]
 8002c64:	6211      	str	r1, [r2, #32]
 8002c66:	781a      	ldrb	r2, [r3, #0]
 8002c68:	687b      	ldr	r3, [r7, #4]
 8002c6a:	681b      	ldr	r3, [r3, #0]
 8002c6c:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8002c72:	b29b      	uxth	r3, r3
 8002c74:	3b01      	subs	r3, #1
 8002c76:	b29b      	uxth	r3, r3
 8002c78:	687a      	ldr	r2, [r7, #4]
 8002c7a:	4619      	mov	r1, r3
 8002c7c:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8002c7e:	2b00      	cmp	r3, #0
 8002c80:	d10f      	bne.n	8002ca2 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8002c82:	687b      	ldr	r3, [r7, #4]
 8002c84:	681b      	ldr	r3, [r3, #0]
 8002c86:	68da      	ldr	r2, [r3, #12]
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	681b      	ldr	r3, [r3, #0]
 8002c8c:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8002c90:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8002c92:	687b      	ldr	r3, [r7, #4]
 8002c94:	681b      	ldr	r3, [r3, #0]
 8002c96:	68da      	ldr	r2, [r3, #12]
 8002c98:	687b      	ldr	r3, [r7, #4]
 8002c9a:	681b      	ldr	r3, [r3, #0]
 8002c9c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8002ca0:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8002ca2:	2300      	movs	r3, #0
 8002ca4:	e000      	b.n	8002ca8 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8002ca6:	2302      	movs	r3, #2
  }
}
 8002ca8:	4618      	mov	r0, r3
 8002caa:	3714      	adds	r7, #20
 8002cac:	46bd      	mov	sp, r7
 8002cae:	bc80      	pop	{r7}
 8002cb0:	4770      	bx	lr

08002cb2 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8002cb2:	b580      	push	{r7, lr}
 8002cb4:	b082      	sub	sp, #8
 8002cb6:	af00      	add	r7, sp, #0
 8002cb8:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8002cba:	687b      	ldr	r3, [r7, #4]
 8002cbc:	681b      	ldr	r3, [r3, #0]
 8002cbe:	68da      	ldr	r2, [r3, #12]
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	681b      	ldr	r3, [r3, #0]
 8002cc4:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8002cc8:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	2220      	movs	r2, #32
 8002cce:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8002cd2:	6878      	ldr	r0, [r7, #4]
 8002cd4:	f7ff fe5c 	bl	8002990 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8002cd8:	2300      	movs	r3, #0
}
 8002cda:	4618      	mov	r0, r3
 8002cdc:	3708      	adds	r7, #8
 8002cde:	46bd      	mov	sp, r7
 8002ce0:	bd80      	pop	{r7, pc}

08002ce2 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8002ce2:	b580      	push	{r7, lr}
 8002ce4:	b08c      	sub	sp, #48	@ 0x30
 8002ce6:	af00      	add	r7, sp, #0
 8002ce8:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8002cea:	687b      	ldr	r3, [r7, #4]
 8002cec:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8002cf0:	b2db      	uxtb	r3, r3
 8002cf2:	2b22      	cmp	r3, #34	@ 0x22
 8002cf4:	f040 80ae 	bne.w	8002e54 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002cf8:	687b      	ldr	r3, [r7, #4]
 8002cfa:	689b      	ldr	r3, [r3, #8]
 8002cfc:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002d00:	d117      	bne.n	8002d32 <UART_Receive_IT+0x50>
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	691b      	ldr	r3, [r3, #16]
 8002d06:	2b00      	cmp	r3, #0
 8002d08:	d113      	bne.n	8002d32 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8002d0a:	2300      	movs	r3, #0
 8002d0c:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8002d0e:	687b      	ldr	r3, [r7, #4]
 8002d10:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002d12:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8002d14:	687b      	ldr	r3, [r7, #4]
 8002d16:	681b      	ldr	r3, [r3, #0]
 8002d18:	685b      	ldr	r3, [r3, #4]
 8002d1a:	b29b      	uxth	r3, r3
 8002d1c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002d20:	b29a      	uxth	r2, r3
 8002d22:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002d24:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8002d26:	687b      	ldr	r3, [r7, #4]
 8002d28:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002d2a:	1c9a      	adds	r2, r3, #2
 8002d2c:	687b      	ldr	r3, [r7, #4]
 8002d2e:	629a      	str	r2, [r3, #40]	@ 0x28
 8002d30:	e026      	b.n	8002d80 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8002d32:	687b      	ldr	r3, [r7, #4]
 8002d34:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002d36:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits  = NULL;
 8002d38:	2300      	movs	r3, #0
 8002d3a:	62bb      	str	r3, [r7, #40]	@ 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8002d3c:	687b      	ldr	r3, [r7, #4]
 8002d3e:	689b      	ldr	r3, [r3, #8]
 8002d40:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002d44:	d007      	beq.n	8002d56 <UART_Receive_IT+0x74>
 8002d46:	687b      	ldr	r3, [r7, #4]
 8002d48:	689b      	ldr	r3, [r3, #8]
 8002d4a:	2b00      	cmp	r3, #0
 8002d4c:	d10a      	bne.n	8002d64 <UART_Receive_IT+0x82>
 8002d4e:	687b      	ldr	r3, [r7, #4]
 8002d50:	691b      	ldr	r3, [r3, #16]
 8002d52:	2b00      	cmp	r3, #0
 8002d54:	d106      	bne.n	8002d64 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8002d56:	687b      	ldr	r3, [r7, #4]
 8002d58:	681b      	ldr	r3, [r3, #0]
 8002d5a:	685b      	ldr	r3, [r3, #4]
 8002d5c:	b2da      	uxtb	r2, r3
 8002d5e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002d60:	701a      	strb	r2, [r3, #0]
 8002d62:	e008      	b.n	8002d76 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8002d64:	687b      	ldr	r3, [r7, #4]
 8002d66:	681b      	ldr	r3, [r3, #0]
 8002d68:	685b      	ldr	r3, [r3, #4]
 8002d6a:	b2db      	uxtb	r3, r3
 8002d6c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8002d70:	b2da      	uxtb	r2, r3
 8002d72:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002d74:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8002d76:	687b      	ldr	r3, [r7, #4]
 8002d78:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002d7a:	1c5a      	adds	r2, r3, #1
 8002d7c:	687b      	ldr	r3, [r7, #4]
 8002d7e:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8002d84:	b29b      	uxth	r3, r3
 8002d86:	3b01      	subs	r3, #1
 8002d88:	b29b      	uxth	r3, r3
 8002d8a:	687a      	ldr	r2, [r7, #4]
 8002d8c:	4619      	mov	r1, r3
 8002d8e:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8002d90:	2b00      	cmp	r3, #0
 8002d92:	d15d      	bne.n	8002e50 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	681b      	ldr	r3, [r3, #0]
 8002d98:	68da      	ldr	r2, [r3, #12]
 8002d9a:	687b      	ldr	r3, [r7, #4]
 8002d9c:	681b      	ldr	r3, [r3, #0]
 8002d9e:	f022 0220 	bic.w	r2, r2, #32
 8002da2:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8002da4:	687b      	ldr	r3, [r7, #4]
 8002da6:	681b      	ldr	r3, [r3, #0]
 8002da8:	68da      	ldr	r2, [r3, #12]
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	681b      	ldr	r3, [r3, #0]
 8002dae:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002db2:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	681b      	ldr	r3, [r3, #0]
 8002db8:	695a      	ldr	r2, [r3, #20]
 8002dba:	687b      	ldr	r3, [r7, #4]
 8002dbc:	681b      	ldr	r3, [r3, #0]
 8002dbe:	f022 0201 	bic.w	r2, r2, #1
 8002dc2:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	2220      	movs	r2, #32
 8002dc8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8002dcc:	687b      	ldr	r3, [r7, #4]
 8002dce:	2200      	movs	r2, #0
 8002dd0:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002dd2:	687b      	ldr	r3, [r7, #4]
 8002dd4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002dd6:	2b01      	cmp	r3, #1
 8002dd8:	d135      	bne.n	8002e46 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002dda:	687b      	ldr	r3, [r7, #4]
 8002ddc:	2200      	movs	r2, #0
 8002dde:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002de0:	687b      	ldr	r3, [r7, #4]
 8002de2:	681b      	ldr	r3, [r3, #0]
 8002de4:	330c      	adds	r3, #12
 8002de6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002de8:	697b      	ldr	r3, [r7, #20]
 8002dea:	e853 3f00 	ldrex	r3, [r3]
 8002dee:	613b      	str	r3, [r7, #16]
   return(result);
 8002df0:	693b      	ldr	r3, [r7, #16]
 8002df2:	f023 0310 	bic.w	r3, r3, #16
 8002df6:	627b      	str	r3, [r7, #36]	@ 0x24
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	681b      	ldr	r3, [r3, #0]
 8002dfc:	330c      	adds	r3, #12
 8002dfe:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002e00:	623a      	str	r2, [r7, #32]
 8002e02:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002e04:	69f9      	ldr	r1, [r7, #28]
 8002e06:	6a3a      	ldr	r2, [r7, #32]
 8002e08:	e841 2300 	strex	r3, r2, [r1]
 8002e0c:	61bb      	str	r3, [r7, #24]
   return(result);
 8002e0e:	69bb      	ldr	r3, [r7, #24]
 8002e10:	2b00      	cmp	r3, #0
 8002e12:	d1e5      	bne.n	8002de0 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	681b      	ldr	r3, [r3, #0]
 8002e18:	681b      	ldr	r3, [r3, #0]
 8002e1a:	f003 0310 	and.w	r3, r3, #16
 8002e1e:	2b10      	cmp	r3, #16
 8002e20:	d10a      	bne.n	8002e38 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8002e22:	2300      	movs	r3, #0
 8002e24:	60fb      	str	r3, [r7, #12]
 8002e26:	687b      	ldr	r3, [r7, #4]
 8002e28:	681b      	ldr	r3, [r3, #0]
 8002e2a:	681b      	ldr	r3, [r3, #0]
 8002e2c:	60fb      	str	r3, [r7, #12]
 8002e2e:	687b      	ldr	r3, [r7, #4]
 8002e30:	681b      	ldr	r3, [r3, #0]
 8002e32:	685b      	ldr	r3, [r3, #4]
 8002e34:	60fb      	str	r3, [r7, #12]
 8002e36:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8002e3c:	4619      	mov	r1, r3
 8002e3e:	6878      	ldr	r0, [r7, #4]
 8002e40:	f7ff fdb8 	bl	80029b4 <HAL_UARTEx_RxEventCallback>
 8002e44:	e002      	b.n	8002e4c <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8002e46:	6878      	ldr	r0, [r7, #4]
 8002e48:	f7fd fbc4 	bl	80005d4 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8002e4c:	2300      	movs	r3, #0
 8002e4e:	e002      	b.n	8002e56 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8002e50:	2300      	movs	r3, #0
 8002e52:	e000      	b.n	8002e56 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8002e54:	2302      	movs	r3, #2
  }
}
 8002e56:	4618      	mov	r0, r3
 8002e58:	3730      	adds	r7, #48	@ 0x30
 8002e5a:	46bd      	mov	sp, r7
 8002e5c:	bd80      	pop	{r7, pc}
	...

08002e60 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002e60:	b580      	push	{r7, lr}
 8002e62:	b084      	sub	sp, #16
 8002e64:	af00      	add	r7, sp, #0
 8002e66:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002e68:	687b      	ldr	r3, [r7, #4]
 8002e6a:	681b      	ldr	r3, [r3, #0]
 8002e6c:	691b      	ldr	r3, [r3, #16]
 8002e6e:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8002e72:	687b      	ldr	r3, [r7, #4]
 8002e74:	68da      	ldr	r2, [r3, #12]
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	681b      	ldr	r3, [r3, #0]
 8002e7a:	430a      	orrs	r2, r1
 8002e7c:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8002e7e:	687b      	ldr	r3, [r7, #4]
 8002e80:	689a      	ldr	r2, [r3, #8]
 8002e82:	687b      	ldr	r3, [r7, #4]
 8002e84:	691b      	ldr	r3, [r3, #16]
 8002e86:	431a      	orrs	r2, r3
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	695b      	ldr	r3, [r3, #20]
 8002e8c:	4313      	orrs	r3, r2
 8002e8e:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	681b      	ldr	r3, [r3, #0]
 8002e94:	68db      	ldr	r3, [r3, #12]
 8002e96:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 8002e9a:	f023 030c 	bic.w	r3, r3, #12
 8002e9e:	687a      	ldr	r2, [r7, #4]
 8002ea0:	6812      	ldr	r2, [r2, #0]
 8002ea2:	68b9      	ldr	r1, [r7, #8]
 8002ea4:	430b      	orrs	r3, r1
 8002ea6:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	681b      	ldr	r3, [r3, #0]
 8002eac:	695b      	ldr	r3, [r3, #20]
 8002eae:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8002eb2:	687b      	ldr	r3, [r7, #4]
 8002eb4:	699a      	ldr	r2, [r3, #24]
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	681b      	ldr	r3, [r3, #0]
 8002eba:	430a      	orrs	r2, r1
 8002ebc:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	681b      	ldr	r3, [r3, #0]
 8002ec2:	4a2c      	ldr	r2, [pc, #176]	@ (8002f74 <UART_SetConfig+0x114>)
 8002ec4:	4293      	cmp	r3, r2
 8002ec6:	d103      	bne.n	8002ed0 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8002ec8:	f7fe fef0 	bl	8001cac <HAL_RCC_GetPCLK2Freq>
 8002ecc:	60f8      	str	r0, [r7, #12]
 8002ece:	e002      	b.n	8002ed6 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8002ed0:	f7fe fed8 	bl	8001c84 <HAL_RCC_GetPCLK1Freq>
 8002ed4:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8002ed6:	68fa      	ldr	r2, [r7, #12]
 8002ed8:	4613      	mov	r3, r2
 8002eda:	009b      	lsls	r3, r3, #2
 8002edc:	4413      	add	r3, r2
 8002ede:	009a      	lsls	r2, r3, #2
 8002ee0:	441a      	add	r2, r3
 8002ee2:	687b      	ldr	r3, [r7, #4]
 8002ee4:	685b      	ldr	r3, [r3, #4]
 8002ee6:	009b      	lsls	r3, r3, #2
 8002ee8:	fbb2 f3f3 	udiv	r3, r2, r3
 8002eec:	4a22      	ldr	r2, [pc, #136]	@ (8002f78 <UART_SetConfig+0x118>)
 8002eee:	fba2 2303 	umull	r2, r3, r2, r3
 8002ef2:	095b      	lsrs	r3, r3, #5
 8002ef4:	0119      	lsls	r1, r3, #4
 8002ef6:	68fa      	ldr	r2, [r7, #12]
 8002ef8:	4613      	mov	r3, r2
 8002efa:	009b      	lsls	r3, r3, #2
 8002efc:	4413      	add	r3, r2
 8002efe:	009a      	lsls	r2, r3, #2
 8002f00:	441a      	add	r2, r3
 8002f02:	687b      	ldr	r3, [r7, #4]
 8002f04:	685b      	ldr	r3, [r3, #4]
 8002f06:	009b      	lsls	r3, r3, #2
 8002f08:	fbb2 f2f3 	udiv	r2, r2, r3
 8002f0c:	4b1a      	ldr	r3, [pc, #104]	@ (8002f78 <UART_SetConfig+0x118>)
 8002f0e:	fba3 0302 	umull	r0, r3, r3, r2
 8002f12:	095b      	lsrs	r3, r3, #5
 8002f14:	2064      	movs	r0, #100	@ 0x64
 8002f16:	fb00 f303 	mul.w	r3, r0, r3
 8002f1a:	1ad3      	subs	r3, r2, r3
 8002f1c:	011b      	lsls	r3, r3, #4
 8002f1e:	3332      	adds	r3, #50	@ 0x32
 8002f20:	4a15      	ldr	r2, [pc, #84]	@ (8002f78 <UART_SetConfig+0x118>)
 8002f22:	fba2 2303 	umull	r2, r3, r2, r3
 8002f26:	095b      	lsrs	r3, r3, #5
 8002f28:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002f2c:	4419      	add	r1, r3
 8002f2e:	68fa      	ldr	r2, [r7, #12]
 8002f30:	4613      	mov	r3, r2
 8002f32:	009b      	lsls	r3, r3, #2
 8002f34:	4413      	add	r3, r2
 8002f36:	009a      	lsls	r2, r3, #2
 8002f38:	441a      	add	r2, r3
 8002f3a:	687b      	ldr	r3, [r7, #4]
 8002f3c:	685b      	ldr	r3, [r3, #4]
 8002f3e:	009b      	lsls	r3, r3, #2
 8002f40:	fbb2 f2f3 	udiv	r2, r2, r3
 8002f44:	4b0c      	ldr	r3, [pc, #48]	@ (8002f78 <UART_SetConfig+0x118>)
 8002f46:	fba3 0302 	umull	r0, r3, r3, r2
 8002f4a:	095b      	lsrs	r3, r3, #5
 8002f4c:	2064      	movs	r0, #100	@ 0x64
 8002f4e:	fb00 f303 	mul.w	r3, r0, r3
 8002f52:	1ad3      	subs	r3, r2, r3
 8002f54:	011b      	lsls	r3, r3, #4
 8002f56:	3332      	adds	r3, #50	@ 0x32
 8002f58:	4a07      	ldr	r2, [pc, #28]	@ (8002f78 <UART_SetConfig+0x118>)
 8002f5a:	fba2 2303 	umull	r2, r3, r2, r3
 8002f5e:	095b      	lsrs	r3, r3, #5
 8002f60:	f003 020f 	and.w	r2, r3, #15
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	681b      	ldr	r3, [r3, #0]
 8002f68:	440a      	add	r2, r1
 8002f6a:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8002f6c:	bf00      	nop
 8002f6e:	3710      	adds	r7, #16
 8002f70:	46bd      	mov	sp, r7
 8002f72:	bd80      	pop	{r7, pc}
 8002f74:	40013800 	.word	0x40013800
 8002f78:	51eb851f 	.word	0x51eb851f

08002f7c <atoi>:
 8002f7c:	220a      	movs	r2, #10
 8002f7e:	2100      	movs	r1, #0
 8002f80:	f000 b87a 	b.w	8003078 <strtol>

08002f84 <_strtol_l.isra.0>:
 8002f84:	2b24      	cmp	r3, #36	@ 0x24
 8002f86:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002f8a:	4686      	mov	lr, r0
 8002f8c:	4690      	mov	r8, r2
 8002f8e:	d801      	bhi.n	8002f94 <_strtol_l.isra.0+0x10>
 8002f90:	2b01      	cmp	r3, #1
 8002f92:	d106      	bne.n	8002fa2 <_strtol_l.isra.0+0x1e>
 8002f94:	f000 fa4c 	bl	8003430 <__errno>
 8002f98:	2316      	movs	r3, #22
 8002f9a:	6003      	str	r3, [r0, #0]
 8002f9c:	2000      	movs	r0, #0
 8002f9e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002fa2:	460d      	mov	r5, r1
 8002fa4:	4833      	ldr	r0, [pc, #204]	@ (8003074 <_strtol_l.isra.0+0xf0>)
 8002fa6:	462a      	mov	r2, r5
 8002fa8:	f815 4b01 	ldrb.w	r4, [r5], #1
 8002fac:	5d06      	ldrb	r6, [r0, r4]
 8002fae:	f016 0608 	ands.w	r6, r6, #8
 8002fb2:	d1f8      	bne.n	8002fa6 <_strtol_l.isra.0+0x22>
 8002fb4:	2c2d      	cmp	r4, #45	@ 0x2d
 8002fb6:	d110      	bne.n	8002fda <_strtol_l.isra.0+0x56>
 8002fb8:	2601      	movs	r6, #1
 8002fba:	782c      	ldrb	r4, [r5, #0]
 8002fbc:	1c95      	adds	r5, r2, #2
 8002fbe:	f033 0210 	bics.w	r2, r3, #16
 8002fc2:	d115      	bne.n	8002ff0 <_strtol_l.isra.0+0x6c>
 8002fc4:	2c30      	cmp	r4, #48	@ 0x30
 8002fc6:	d10d      	bne.n	8002fe4 <_strtol_l.isra.0+0x60>
 8002fc8:	782a      	ldrb	r2, [r5, #0]
 8002fca:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8002fce:	2a58      	cmp	r2, #88	@ 0x58
 8002fd0:	d108      	bne.n	8002fe4 <_strtol_l.isra.0+0x60>
 8002fd2:	786c      	ldrb	r4, [r5, #1]
 8002fd4:	3502      	adds	r5, #2
 8002fd6:	2310      	movs	r3, #16
 8002fd8:	e00a      	b.n	8002ff0 <_strtol_l.isra.0+0x6c>
 8002fda:	2c2b      	cmp	r4, #43	@ 0x2b
 8002fdc:	bf04      	itt	eq
 8002fde:	782c      	ldrbeq	r4, [r5, #0]
 8002fe0:	1c95      	addeq	r5, r2, #2
 8002fe2:	e7ec      	b.n	8002fbe <_strtol_l.isra.0+0x3a>
 8002fe4:	2b00      	cmp	r3, #0
 8002fe6:	d1f6      	bne.n	8002fd6 <_strtol_l.isra.0+0x52>
 8002fe8:	2c30      	cmp	r4, #48	@ 0x30
 8002fea:	bf14      	ite	ne
 8002fec:	230a      	movne	r3, #10
 8002fee:	2308      	moveq	r3, #8
 8002ff0:	2200      	movs	r2, #0
 8002ff2:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 8002ff6:	f10c 3cff 	add.w	ip, ip, #4294967295	@ 0xffffffff
 8002ffa:	fbbc f9f3 	udiv	r9, ip, r3
 8002ffe:	4610      	mov	r0, r2
 8003000:	fb03 ca19 	mls	sl, r3, r9, ip
 8003004:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 8003008:	2f09      	cmp	r7, #9
 800300a:	d80f      	bhi.n	800302c <_strtol_l.isra.0+0xa8>
 800300c:	463c      	mov	r4, r7
 800300e:	42a3      	cmp	r3, r4
 8003010:	dd1b      	ble.n	800304a <_strtol_l.isra.0+0xc6>
 8003012:	1c57      	adds	r7, r2, #1
 8003014:	d007      	beq.n	8003026 <_strtol_l.isra.0+0xa2>
 8003016:	4581      	cmp	r9, r0
 8003018:	d314      	bcc.n	8003044 <_strtol_l.isra.0+0xc0>
 800301a:	d101      	bne.n	8003020 <_strtol_l.isra.0+0x9c>
 800301c:	45a2      	cmp	sl, r4
 800301e:	db11      	blt.n	8003044 <_strtol_l.isra.0+0xc0>
 8003020:	2201      	movs	r2, #1
 8003022:	fb00 4003 	mla	r0, r0, r3, r4
 8003026:	f815 4b01 	ldrb.w	r4, [r5], #1
 800302a:	e7eb      	b.n	8003004 <_strtol_l.isra.0+0x80>
 800302c:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 8003030:	2f19      	cmp	r7, #25
 8003032:	d801      	bhi.n	8003038 <_strtol_l.isra.0+0xb4>
 8003034:	3c37      	subs	r4, #55	@ 0x37
 8003036:	e7ea      	b.n	800300e <_strtol_l.isra.0+0x8a>
 8003038:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 800303c:	2f19      	cmp	r7, #25
 800303e:	d804      	bhi.n	800304a <_strtol_l.isra.0+0xc6>
 8003040:	3c57      	subs	r4, #87	@ 0x57
 8003042:	e7e4      	b.n	800300e <_strtol_l.isra.0+0x8a>
 8003044:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8003048:	e7ed      	b.n	8003026 <_strtol_l.isra.0+0xa2>
 800304a:	1c53      	adds	r3, r2, #1
 800304c:	d108      	bne.n	8003060 <_strtol_l.isra.0+0xdc>
 800304e:	2322      	movs	r3, #34	@ 0x22
 8003050:	4660      	mov	r0, ip
 8003052:	f8ce 3000 	str.w	r3, [lr]
 8003056:	f1b8 0f00 	cmp.w	r8, #0
 800305a:	d0a0      	beq.n	8002f9e <_strtol_l.isra.0+0x1a>
 800305c:	1e69      	subs	r1, r5, #1
 800305e:	e006      	b.n	800306e <_strtol_l.isra.0+0xea>
 8003060:	b106      	cbz	r6, 8003064 <_strtol_l.isra.0+0xe0>
 8003062:	4240      	negs	r0, r0
 8003064:	f1b8 0f00 	cmp.w	r8, #0
 8003068:	d099      	beq.n	8002f9e <_strtol_l.isra.0+0x1a>
 800306a:	2a00      	cmp	r2, #0
 800306c:	d1f6      	bne.n	800305c <_strtol_l.isra.0+0xd8>
 800306e:	f8c8 1000 	str.w	r1, [r8]
 8003072:	e794      	b.n	8002f9e <_strtol_l.isra.0+0x1a>
 8003074:	08004883 	.word	0x08004883

08003078 <strtol>:
 8003078:	4613      	mov	r3, r2
 800307a:	460a      	mov	r2, r1
 800307c:	4601      	mov	r1, r0
 800307e:	4802      	ldr	r0, [pc, #8]	@ (8003088 <strtol+0x10>)
 8003080:	6800      	ldr	r0, [r0, #0]
 8003082:	f7ff bf7f 	b.w	8002f84 <_strtol_l.isra.0>
 8003086:	bf00      	nop
 8003088:	20000058 	.word	0x20000058

0800308c <std>:
 800308c:	2300      	movs	r3, #0
 800308e:	b510      	push	{r4, lr}
 8003090:	4604      	mov	r4, r0
 8003092:	e9c0 3300 	strd	r3, r3, [r0]
 8003096:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800309a:	6083      	str	r3, [r0, #8]
 800309c:	8181      	strh	r1, [r0, #12]
 800309e:	6643      	str	r3, [r0, #100]	@ 0x64
 80030a0:	81c2      	strh	r2, [r0, #14]
 80030a2:	6183      	str	r3, [r0, #24]
 80030a4:	4619      	mov	r1, r3
 80030a6:	2208      	movs	r2, #8
 80030a8:	305c      	adds	r0, #92	@ 0x5c
 80030aa:	f000 f916 	bl	80032da <memset>
 80030ae:	4b0d      	ldr	r3, [pc, #52]	@ (80030e4 <std+0x58>)
 80030b0:	6224      	str	r4, [r4, #32]
 80030b2:	6263      	str	r3, [r4, #36]	@ 0x24
 80030b4:	4b0c      	ldr	r3, [pc, #48]	@ (80030e8 <std+0x5c>)
 80030b6:	62a3      	str	r3, [r4, #40]	@ 0x28
 80030b8:	4b0c      	ldr	r3, [pc, #48]	@ (80030ec <std+0x60>)
 80030ba:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80030bc:	4b0c      	ldr	r3, [pc, #48]	@ (80030f0 <std+0x64>)
 80030be:	6323      	str	r3, [r4, #48]	@ 0x30
 80030c0:	4b0c      	ldr	r3, [pc, #48]	@ (80030f4 <std+0x68>)
 80030c2:	429c      	cmp	r4, r3
 80030c4:	d006      	beq.n	80030d4 <std+0x48>
 80030c6:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 80030ca:	4294      	cmp	r4, r2
 80030cc:	d002      	beq.n	80030d4 <std+0x48>
 80030ce:	33d0      	adds	r3, #208	@ 0xd0
 80030d0:	429c      	cmp	r4, r3
 80030d2:	d105      	bne.n	80030e0 <std+0x54>
 80030d4:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 80030d8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80030dc:	f000 b9d2 	b.w	8003484 <__retarget_lock_init_recursive>
 80030e0:	bd10      	pop	{r4, pc}
 80030e2:	bf00      	nop
 80030e4:	08003255 	.word	0x08003255
 80030e8:	08003277 	.word	0x08003277
 80030ec:	080032af 	.word	0x080032af
 80030f0:	080032d3 	.word	0x080032d3
 80030f4:	20000244 	.word	0x20000244

080030f8 <stdio_exit_handler>:
 80030f8:	4a02      	ldr	r2, [pc, #8]	@ (8003104 <stdio_exit_handler+0xc>)
 80030fa:	4903      	ldr	r1, [pc, #12]	@ (8003108 <stdio_exit_handler+0x10>)
 80030fc:	4803      	ldr	r0, [pc, #12]	@ (800310c <stdio_exit_handler+0x14>)
 80030fe:	f000 b869 	b.w	80031d4 <_fwalk_sglue>
 8003102:	bf00      	nop
 8003104:	2000004c 	.word	0x2000004c
 8003108:	08003d95 	.word	0x08003d95
 800310c:	2000005c 	.word	0x2000005c

08003110 <cleanup_stdio>:
 8003110:	6841      	ldr	r1, [r0, #4]
 8003112:	4b0c      	ldr	r3, [pc, #48]	@ (8003144 <cleanup_stdio+0x34>)
 8003114:	b510      	push	{r4, lr}
 8003116:	4299      	cmp	r1, r3
 8003118:	4604      	mov	r4, r0
 800311a:	d001      	beq.n	8003120 <cleanup_stdio+0x10>
 800311c:	f000 fe3a 	bl	8003d94 <_fflush_r>
 8003120:	68a1      	ldr	r1, [r4, #8]
 8003122:	4b09      	ldr	r3, [pc, #36]	@ (8003148 <cleanup_stdio+0x38>)
 8003124:	4299      	cmp	r1, r3
 8003126:	d002      	beq.n	800312e <cleanup_stdio+0x1e>
 8003128:	4620      	mov	r0, r4
 800312a:	f000 fe33 	bl	8003d94 <_fflush_r>
 800312e:	68e1      	ldr	r1, [r4, #12]
 8003130:	4b06      	ldr	r3, [pc, #24]	@ (800314c <cleanup_stdio+0x3c>)
 8003132:	4299      	cmp	r1, r3
 8003134:	d004      	beq.n	8003140 <cleanup_stdio+0x30>
 8003136:	4620      	mov	r0, r4
 8003138:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800313c:	f000 be2a 	b.w	8003d94 <_fflush_r>
 8003140:	bd10      	pop	{r4, pc}
 8003142:	bf00      	nop
 8003144:	20000244 	.word	0x20000244
 8003148:	200002ac 	.word	0x200002ac
 800314c:	20000314 	.word	0x20000314

08003150 <global_stdio_init.part.0>:
 8003150:	b510      	push	{r4, lr}
 8003152:	4b0b      	ldr	r3, [pc, #44]	@ (8003180 <global_stdio_init.part.0+0x30>)
 8003154:	4c0b      	ldr	r4, [pc, #44]	@ (8003184 <global_stdio_init.part.0+0x34>)
 8003156:	4a0c      	ldr	r2, [pc, #48]	@ (8003188 <global_stdio_init.part.0+0x38>)
 8003158:	4620      	mov	r0, r4
 800315a:	601a      	str	r2, [r3, #0]
 800315c:	2104      	movs	r1, #4
 800315e:	2200      	movs	r2, #0
 8003160:	f7ff ff94 	bl	800308c <std>
 8003164:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8003168:	2201      	movs	r2, #1
 800316a:	2109      	movs	r1, #9
 800316c:	f7ff ff8e 	bl	800308c <std>
 8003170:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8003174:	2202      	movs	r2, #2
 8003176:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800317a:	2112      	movs	r1, #18
 800317c:	f7ff bf86 	b.w	800308c <std>
 8003180:	2000037c 	.word	0x2000037c
 8003184:	20000244 	.word	0x20000244
 8003188:	080030f9 	.word	0x080030f9

0800318c <__sfp_lock_acquire>:
 800318c:	4801      	ldr	r0, [pc, #4]	@ (8003194 <__sfp_lock_acquire+0x8>)
 800318e:	f000 b97a 	b.w	8003486 <__retarget_lock_acquire_recursive>
 8003192:	bf00      	nop
 8003194:	20000385 	.word	0x20000385

08003198 <__sfp_lock_release>:
 8003198:	4801      	ldr	r0, [pc, #4]	@ (80031a0 <__sfp_lock_release+0x8>)
 800319a:	f000 b975 	b.w	8003488 <__retarget_lock_release_recursive>
 800319e:	bf00      	nop
 80031a0:	20000385 	.word	0x20000385

080031a4 <__sinit>:
 80031a4:	b510      	push	{r4, lr}
 80031a6:	4604      	mov	r4, r0
 80031a8:	f7ff fff0 	bl	800318c <__sfp_lock_acquire>
 80031ac:	6a23      	ldr	r3, [r4, #32]
 80031ae:	b11b      	cbz	r3, 80031b8 <__sinit+0x14>
 80031b0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80031b4:	f7ff bff0 	b.w	8003198 <__sfp_lock_release>
 80031b8:	4b04      	ldr	r3, [pc, #16]	@ (80031cc <__sinit+0x28>)
 80031ba:	6223      	str	r3, [r4, #32]
 80031bc:	4b04      	ldr	r3, [pc, #16]	@ (80031d0 <__sinit+0x2c>)
 80031be:	681b      	ldr	r3, [r3, #0]
 80031c0:	2b00      	cmp	r3, #0
 80031c2:	d1f5      	bne.n	80031b0 <__sinit+0xc>
 80031c4:	f7ff ffc4 	bl	8003150 <global_stdio_init.part.0>
 80031c8:	e7f2      	b.n	80031b0 <__sinit+0xc>
 80031ca:	bf00      	nop
 80031cc:	08003111 	.word	0x08003111
 80031d0:	2000037c 	.word	0x2000037c

080031d4 <_fwalk_sglue>:
 80031d4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80031d8:	4607      	mov	r7, r0
 80031da:	4688      	mov	r8, r1
 80031dc:	4614      	mov	r4, r2
 80031de:	2600      	movs	r6, #0
 80031e0:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80031e4:	f1b9 0901 	subs.w	r9, r9, #1
 80031e8:	d505      	bpl.n	80031f6 <_fwalk_sglue+0x22>
 80031ea:	6824      	ldr	r4, [r4, #0]
 80031ec:	2c00      	cmp	r4, #0
 80031ee:	d1f7      	bne.n	80031e0 <_fwalk_sglue+0xc>
 80031f0:	4630      	mov	r0, r6
 80031f2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80031f6:	89ab      	ldrh	r3, [r5, #12]
 80031f8:	2b01      	cmp	r3, #1
 80031fa:	d907      	bls.n	800320c <_fwalk_sglue+0x38>
 80031fc:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8003200:	3301      	adds	r3, #1
 8003202:	d003      	beq.n	800320c <_fwalk_sglue+0x38>
 8003204:	4629      	mov	r1, r5
 8003206:	4638      	mov	r0, r7
 8003208:	47c0      	blx	r8
 800320a:	4306      	orrs	r6, r0
 800320c:	3568      	adds	r5, #104	@ 0x68
 800320e:	e7e9      	b.n	80031e4 <_fwalk_sglue+0x10>

08003210 <siprintf>:
 8003210:	b40e      	push	{r1, r2, r3}
 8003212:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8003216:	b510      	push	{r4, lr}
 8003218:	2400      	movs	r4, #0
 800321a:	b09d      	sub	sp, #116	@ 0x74
 800321c:	ab1f      	add	r3, sp, #124	@ 0x7c
 800321e:	9002      	str	r0, [sp, #8]
 8003220:	9006      	str	r0, [sp, #24]
 8003222:	9107      	str	r1, [sp, #28]
 8003224:	9104      	str	r1, [sp, #16]
 8003226:	4809      	ldr	r0, [pc, #36]	@ (800324c <siprintf+0x3c>)
 8003228:	4909      	ldr	r1, [pc, #36]	@ (8003250 <siprintf+0x40>)
 800322a:	f853 2b04 	ldr.w	r2, [r3], #4
 800322e:	9105      	str	r1, [sp, #20]
 8003230:	6800      	ldr	r0, [r0, #0]
 8003232:	a902      	add	r1, sp, #8
 8003234:	9301      	str	r3, [sp, #4]
 8003236:	941b      	str	r4, [sp, #108]	@ 0x6c
 8003238:	f000 faa0 	bl	800377c <_svfiprintf_r>
 800323c:	9b02      	ldr	r3, [sp, #8]
 800323e:	701c      	strb	r4, [r3, #0]
 8003240:	b01d      	add	sp, #116	@ 0x74
 8003242:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003246:	b003      	add	sp, #12
 8003248:	4770      	bx	lr
 800324a:	bf00      	nop
 800324c:	20000058 	.word	0x20000058
 8003250:	ffff0208 	.word	0xffff0208

08003254 <__sread>:
 8003254:	b510      	push	{r4, lr}
 8003256:	460c      	mov	r4, r1
 8003258:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800325c:	f000 f8c4 	bl	80033e8 <_read_r>
 8003260:	2800      	cmp	r0, #0
 8003262:	bfab      	itete	ge
 8003264:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8003266:	89a3      	ldrhlt	r3, [r4, #12]
 8003268:	181b      	addge	r3, r3, r0
 800326a:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800326e:	bfac      	ite	ge
 8003270:	6563      	strge	r3, [r4, #84]	@ 0x54
 8003272:	81a3      	strhlt	r3, [r4, #12]
 8003274:	bd10      	pop	{r4, pc}

08003276 <__swrite>:
 8003276:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800327a:	461f      	mov	r7, r3
 800327c:	898b      	ldrh	r3, [r1, #12]
 800327e:	4605      	mov	r5, r0
 8003280:	05db      	lsls	r3, r3, #23
 8003282:	460c      	mov	r4, r1
 8003284:	4616      	mov	r6, r2
 8003286:	d505      	bpl.n	8003294 <__swrite+0x1e>
 8003288:	2302      	movs	r3, #2
 800328a:	2200      	movs	r2, #0
 800328c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003290:	f000 f898 	bl	80033c4 <_lseek_r>
 8003294:	89a3      	ldrh	r3, [r4, #12]
 8003296:	4632      	mov	r2, r6
 8003298:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800329c:	81a3      	strh	r3, [r4, #12]
 800329e:	4628      	mov	r0, r5
 80032a0:	463b      	mov	r3, r7
 80032a2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80032a6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80032aa:	f000 b8af 	b.w	800340c <_write_r>

080032ae <__sseek>:
 80032ae:	b510      	push	{r4, lr}
 80032b0:	460c      	mov	r4, r1
 80032b2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80032b6:	f000 f885 	bl	80033c4 <_lseek_r>
 80032ba:	1c43      	adds	r3, r0, #1
 80032bc:	89a3      	ldrh	r3, [r4, #12]
 80032be:	bf15      	itete	ne
 80032c0:	6560      	strne	r0, [r4, #84]	@ 0x54
 80032c2:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 80032c6:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 80032ca:	81a3      	strheq	r3, [r4, #12]
 80032cc:	bf18      	it	ne
 80032ce:	81a3      	strhne	r3, [r4, #12]
 80032d0:	bd10      	pop	{r4, pc}

080032d2 <__sclose>:
 80032d2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80032d6:	f000 b865 	b.w	80033a4 <_close_r>

080032da <memset>:
 80032da:	4603      	mov	r3, r0
 80032dc:	4402      	add	r2, r0
 80032de:	4293      	cmp	r3, r2
 80032e0:	d100      	bne.n	80032e4 <memset+0xa>
 80032e2:	4770      	bx	lr
 80032e4:	f803 1b01 	strb.w	r1, [r3], #1
 80032e8:	e7f9      	b.n	80032de <memset+0x4>
	...

080032ec <strtok>:
 80032ec:	4b16      	ldr	r3, [pc, #88]	@ (8003348 <strtok+0x5c>)
 80032ee:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80032f2:	681f      	ldr	r7, [r3, #0]
 80032f4:	4605      	mov	r5, r0
 80032f6:	6c7c      	ldr	r4, [r7, #68]	@ 0x44
 80032f8:	460e      	mov	r6, r1
 80032fa:	b9ec      	cbnz	r4, 8003338 <strtok+0x4c>
 80032fc:	2050      	movs	r0, #80	@ 0x50
 80032fe:	f000 f92b 	bl	8003558 <malloc>
 8003302:	4602      	mov	r2, r0
 8003304:	6478      	str	r0, [r7, #68]	@ 0x44
 8003306:	b920      	cbnz	r0, 8003312 <strtok+0x26>
 8003308:	215b      	movs	r1, #91	@ 0x5b
 800330a:	4b10      	ldr	r3, [pc, #64]	@ (800334c <strtok+0x60>)
 800330c:	4810      	ldr	r0, [pc, #64]	@ (8003350 <strtok+0x64>)
 800330e:	f000 f8bd 	bl	800348c <__assert_func>
 8003312:	e9c0 4400 	strd	r4, r4, [r0]
 8003316:	e9c0 4402 	strd	r4, r4, [r0, #8]
 800331a:	e9c0 4404 	strd	r4, r4, [r0, #16]
 800331e:	e9c0 440a 	strd	r4, r4, [r0, #40]	@ 0x28
 8003322:	e9c0 440c 	strd	r4, r4, [r0, #48]	@ 0x30
 8003326:	e9c0 440e 	strd	r4, r4, [r0, #56]	@ 0x38
 800332a:	e9c0 4410 	strd	r4, r4, [r0, #64]	@ 0x40
 800332e:	e9c0 4412 	strd	r4, r4, [r0, #72]	@ 0x48
 8003332:	6184      	str	r4, [r0, #24]
 8003334:	7704      	strb	r4, [r0, #28]
 8003336:	6244      	str	r4, [r0, #36]	@ 0x24
 8003338:	4631      	mov	r1, r6
 800333a:	4628      	mov	r0, r5
 800333c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800333e:	2301      	movs	r3, #1
 8003340:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8003344:	f000 b806 	b.w	8003354 <__strtok_r>
 8003348:	20000058 	.word	0x20000058
 800334c:	08004983 	.word	0x08004983
 8003350:	0800499a 	.word	0x0800499a

08003354 <__strtok_r>:
 8003354:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003356:	4604      	mov	r4, r0
 8003358:	b908      	cbnz	r0, 800335e <__strtok_r+0xa>
 800335a:	6814      	ldr	r4, [r2, #0]
 800335c:	b144      	cbz	r4, 8003370 <__strtok_r+0x1c>
 800335e:	460f      	mov	r7, r1
 8003360:	4620      	mov	r0, r4
 8003362:	f814 5b01 	ldrb.w	r5, [r4], #1
 8003366:	f817 6b01 	ldrb.w	r6, [r7], #1
 800336a:	b91e      	cbnz	r6, 8003374 <__strtok_r+0x20>
 800336c:	b965      	cbnz	r5, 8003388 <__strtok_r+0x34>
 800336e:	6015      	str	r5, [r2, #0]
 8003370:	2000      	movs	r0, #0
 8003372:	e005      	b.n	8003380 <__strtok_r+0x2c>
 8003374:	42b5      	cmp	r5, r6
 8003376:	d1f6      	bne.n	8003366 <__strtok_r+0x12>
 8003378:	2b00      	cmp	r3, #0
 800337a:	d1f0      	bne.n	800335e <__strtok_r+0xa>
 800337c:	6014      	str	r4, [r2, #0]
 800337e:	7003      	strb	r3, [r0, #0]
 8003380:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003382:	461c      	mov	r4, r3
 8003384:	e00c      	b.n	80033a0 <__strtok_r+0x4c>
 8003386:	b91d      	cbnz	r5, 8003390 <__strtok_r+0x3c>
 8003388:	460e      	mov	r6, r1
 800338a:	4627      	mov	r7, r4
 800338c:	f814 3b01 	ldrb.w	r3, [r4], #1
 8003390:	f816 5b01 	ldrb.w	r5, [r6], #1
 8003394:	42ab      	cmp	r3, r5
 8003396:	d1f6      	bne.n	8003386 <__strtok_r+0x32>
 8003398:	2b00      	cmp	r3, #0
 800339a:	d0f2      	beq.n	8003382 <__strtok_r+0x2e>
 800339c:	2300      	movs	r3, #0
 800339e:	703b      	strb	r3, [r7, #0]
 80033a0:	6014      	str	r4, [r2, #0]
 80033a2:	e7ed      	b.n	8003380 <__strtok_r+0x2c>

080033a4 <_close_r>:
 80033a4:	b538      	push	{r3, r4, r5, lr}
 80033a6:	2300      	movs	r3, #0
 80033a8:	4d05      	ldr	r5, [pc, #20]	@ (80033c0 <_close_r+0x1c>)
 80033aa:	4604      	mov	r4, r0
 80033ac:	4608      	mov	r0, r1
 80033ae:	602b      	str	r3, [r5, #0]
 80033b0:	f7fd fa65 	bl	800087e <_close>
 80033b4:	1c43      	adds	r3, r0, #1
 80033b6:	d102      	bne.n	80033be <_close_r+0x1a>
 80033b8:	682b      	ldr	r3, [r5, #0]
 80033ba:	b103      	cbz	r3, 80033be <_close_r+0x1a>
 80033bc:	6023      	str	r3, [r4, #0]
 80033be:	bd38      	pop	{r3, r4, r5, pc}
 80033c0:	20000380 	.word	0x20000380

080033c4 <_lseek_r>:
 80033c4:	b538      	push	{r3, r4, r5, lr}
 80033c6:	4604      	mov	r4, r0
 80033c8:	4608      	mov	r0, r1
 80033ca:	4611      	mov	r1, r2
 80033cc:	2200      	movs	r2, #0
 80033ce:	4d05      	ldr	r5, [pc, #20]	@ (80033e4 <_lseek_r+0x20>)
 80033d0:	602a      	str	r2, [r5, #0]
 80033d2:	461a      	mov	r2, r3
 80033d4:	f7fd fa77 	bl	80008c6 <_lseek>
 80033d8:	1c43      	adds	r3, r0, #1
 80033da:	d102      	bne.n	80033e2 <_lseek_r+0x1e>
 80033dc:	682b      	ldr	r3, [r5, #0]
 80033de:	b103      	cbz	r3, 80033e2 <_lseek_r+0x1e>
 80033e0:	6023      	str	r3, [r4, #0]
 80033e2:	bd38      	pop	{r3, r4, r5, pc}
 80033e4:	20000380 	.word	0x20000380

080033e8 <_read_r>:
 80033e8:	b538      	push	{r3, r4, r5, lr}
 80033ea:	4604      	mov	r4, r0
 80033ec:	4608      	mov	r0, r1
 80033ee:	4611      	mov	r1, r2
 80033f0:	2200      	movs	r2, #0
 80033f2:	4d05      	ldr	r5, [pc, #20]	@ (8003408 <_read_r+0x20>)
 80033f4:	602a      	str	r2, [r5, #0]
 80033f6:	461a      	mov	r2, r3
 80033f8:	f7fd fa08 	bl	800080c <_read>
 80033fc:	1c43      	adds	r3, r0, #1
 80033fe:	d102      	bne.n	8003406 <_read_r+0x1e>
 8003400:	682b      	ldr	r3, [r5, #0]
 8003402:	b103      	cbz	r3, 8003406 <_read_r+0x1e>
 8003404:	6023      	str	r3, [r4, #0]
 8003406:	bd38      	pop	{r3, r4, r5, pc}
 8003408:	20000380 	.word	0x20000380

0800340c <_write_r>:
 800340c:	b538      	push	{r3, r4, r5, lr}
 800340e:	4604      	mov	r4, r0
 8003410:	4608      	mov	r0, r1
 8003412:	4611      	mov	r1, r2
 8003414:	2200      	movs	r2, #0
 8003416:	4d05      	ldr	r5, [pc, #20]	@ (800342c <_write_r+0x20>)
 8003418:	602a      	str	r2, [r5, #0]
 800341a:	461a      	mov	r2, r3
 800341c:	f7fd fa13 	bl	8000846 <_write>
 8003420:	1c43      	adds	r3, r0, #1
 8003422:	d102      	bne.n	800342a <_write_r+0x1e>
 8003424:	682b      	ldr	r3, [r5, #0]
 8003426:	b103      	cbz	r3, 800342a <_write_r+0x1e>
 8003428:	6023      	str	r3, [r4, #0]
 800342a:	bd38      	pop	{r3, r4, r5, pc}
 800342c:	20000380 	.word	0x20000380

08003430 <__errno>:
 8003430:	4b01      	ldr	r3, [pc, #4]	@ (8003438 <__errno+0x8>)
 8003432:	6818      	ldr	r0, [r3, #0]
 8003434:	4770      	bx	lr
 8003436:	bf00      	nop
 8003438:	20000058 	.word	0x20000058

0800343c <__libc_init_array>:
 800343c:	b570      	push	{r4, r5, r6, lr}
 800343e:	2600      	movs	r6, #0
 8003440:	4d0c      	ldr	r5, [pc, #48]	@ (8003474 <__libc_init_array+0x38>)
 8003442:	4c0d      	ldr	r4, [pc, #52]	@ (8003478 <__libc_init_array+0x3c>)
 8003444:	1b64      	subs	r4, r4, r5
 8003446:	10a4      	asrs	r4, r4, #2
 8003448:	42a6      	cmp	r6, r4
 800344a:	d109      	bne.n	8003460 <__libc_init_array+0x24>
 800344c:	f000 fffa 	bl	8004444 <_init>
 8003450:	2600      	movs	r6, #0
 8003452:	4d0a      	ldr	r5, [pc, #40]	@ (800347c <__libc_init_array+0x40>)
 8003454:	4c0a      	ldr	r4, [pc, #40]	@ (8003480 <__libc_init_array+0x44>)
 8003456:	1b64      	subs	r4, r4, r5
 8003458:	10a4      	asrs	r4, r4, #2
 800345a:	42a6      	cmp	r6, r4
 800345c:	d105      	bne.n	800346a <__libc_init_array+0x2e>
 800345e:	bd70      	pop	{r4, r5, r6, pc}
 8003460:	f855 3b04 	ldr.w	r3, [r5], #4
 8003464:	4798      	blx	r3
 8003466:	3601      	adds	r6, #1
 8003468:	e7ee      	b.n	8003448 <__libc_init_array+0xc>
 800346a:	f855 3b04 	ldr.w	r3, [r5], #4
 800346e:	4798      	blx	r3
 8003470:	3601      	adds	r6, #1
 8003472:	e7f2      	b.n	800345a <__libc_init_array+0x1e>
 8003474:	08004a64 	.word	0x08004a64
 8003478:	08004a64 	.word	0x08004a64
 800347c:	08004a64 	.word	0x08004a64
 8003480:	08004a68 	.word	0x08004a68

08003484 <__retarget_lock_init_recursive>:
 8003484:	4770      	bx	lr

08003486 <__retarget_lock_acquire_recursive>:
 8003486:	4770      	bx	lr

08003488 <__retarget_lock_release_recursive>:
 8003488:	4770      	bx	lr
	...

0800348c <__assert_func>:
 800348c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800348e:	4614      	mov	r4, r2
 8003490:	461a      	mov	r2, r3
 8003492:	4b09      	ldr	r3, [pc, #36]	@ (80034b8 <__assert_func+0x2c>)
 8003494:	4605      	mov	r5, r0
 8003496:	681b      	ldr	r3, [r3, #0]
 8003498:	68d8      	ldr	r0, [r3, #12]
 800349a:	b14c      	cbz	r4, 80034b0 <__assert_func+0x24>
 800349c:	4b07      	ldr	r3, [pc, #28]	@ (80034bc <__assert_func+0x30>)
 800349e:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80034a2:	9100      	str	r1, [sp, #0]
 80034a4:	462b      	mov	r3, r5
 80034a6:	4906      	ldr	r1, [pc, #24]	@ (80034c0 <__assert_func+0x34>)
 80034a8:	f000 fc9c 	bl	8003de4 <fiprintf>
 80034ac:	f000 fcf2 	bl	8003e94 <abort>
 80034b0:	4b04      	ldr	r3, [pc, #16]	@ (80034c4 <__assert_func+0x38>)
 80034b2:	461c      	mov	r4, r3
 80034b4:	e7f3      	b.n	800349e <__assert_func+0x12>
 80034b6:	bf00      	nop
 80034b8:	20000058 	.word	0x20000058
 80034bc:	080049f4 	.word	0x080049f4
 80034c0:	08004a01 	.word	0x08004a01
 80034c4:	08004a2f 	.word	0x08004a2f

080034c8 <_free_r>:
 80034c8:	b538      	push	{r3, r4, r5, lr}
 80034ca:	4605      	mov	r5, r0
 80034cc:	2900      	cmp	r1, #0
 80034ce:	d040      	beq.n	8003552 <_free_r+0x8a>
 80034d0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80034d4:	1f0c      	subs	r4, r1, #4
 80034d6:	2b00      	cmp	r3, #0
 80034d8:	bfb8      	it	lt
 80034da:	18e4      	addlt	r4, r4, r3
 80034dc:	f000 f8e6 	bl	80036ac <__malloc_lock>
 80034e0:	4a1c      	ldr	r2, [pc, #112]	@ (8003554 <_free_r+0x8c>)
 80034e2:	6813      	ldr	r3, [r2, #0]
 80034e4:	b933      	cbnz	r3, 80034f4 <_free_r+0x2c>
 80034e6:	6063      	str	r3, [r4, #4]
 80034e8:	6014      	str	r4, [r2, #0]
 80034ea:	4628      	mov	r0, r5
 80034ec:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80034f0:	f000 b8e2 	b.w	80036b8 <__malloc_unlock>
 80034f4:	42a3      	cmp	r3, r4
 80034f6:	d908      	bls.n	800350a <_free_r+0x42>
 80034f8:	6820      	ldr	r0, [r4, #0]
 80034fa:	1821      	adds	r1, r4, r0
 80034fc:	428b      	cmp	r3, r1
 80034fe:	bf01      	itttt	eq
 8003500:	6819      	ldreq	r1, [r3, #0]
 8003502:	685b      	ldreq	r3, [r3, #4]
 8003504:	1809      	addeq	r1, r1, r0
 8003506:	6021      	streq	r1, [r4, #0]
 8003508:	e7ed      	b.n	80034e6 <_free_r+0x1e>
 800350a:	461a      	mov	r2, r3
 800350c:	685b      	ldr	r3, [r3, #4]
 800350e:	b10b      	cbz	r3, 8003514 <_free_r+0x4c>
 8003510:	42a3      	cmp	r3, r4
 8003512:	d9fa      	bls.n	800350a <_free_r+0x42>
 8003514:	6811      	ldr	r1, [r2, #0]
 8003516:	1850      	adds	r0, r2, r1
 8003518:	42a0      	cmp	r0, r4
 800351a:	d10b      	bne.n	8003534 <_free_r+0x6c>
 800351c:	6820      	ldr	r0, [r4, #0]
 800351e:	4401      	add	r1, r0
 8003520:	1850      	adds	r0, r2, r1
 8003522:	4283      	cmp	r3, r0
 8003524:	6011      	str	r1, [r2, #0]
 8003526:	d1e0      	bne.n	80034ea <_free_r+0x22>
 8003528:	6818      	ldr	r0, [r3, #0]
 800352a:	685b      	ldr	r3, [r3, #4]
 800352c:	4408      	add	r0, r1
 800352e:	6010      	str	r0, [r2, #0]
 8003530:	6053      	str	r3, [r2, #4]
 8003532:	e7da      	b.n	80034ea <_free_r+0x22>
 8003534:	d902      	bls.n	800353c <_free_r+0x74>
 8003536:	230c      	movs	r3, #12
 8003538:	602b      	str	r3, [r5, #0]
 800353a:	e7d6      	b.n	80034ea <_free_r+0x22>
 800353c:	6820      	ldr	r0, [r4, #0]
 800353e:	1821      	adds	r1, r4, r0
 8003540:	428b      	cmp	r3, r1
 8003542:	bf01      	itttt	eq
 8003544:	6819      	ldreq	r1, [r3, #0]
 8003546:	685b      	ldreq	r3, [r3, #4]
 8003548:	1809      	addeq	r1, r1, r0
 800354a:	6021      	streq	r1, [r4, #0]
 800354c:	6063      	str	r3, [r4, #4]
 800354e:	6054      	str	r4, [r2, #4]
 8003550:	e7cb      	b.n	80034ea <_free_r+0x22>
 8003552:	bd38      	pop	{r3, r4, r5, pc}
 8003554:	2000038c 	.word	0x2000038c

08003558 <malloc>:
 8003558:	4b02      	ldr	r3, [pc, #8]	@ (8003564 <malloc+0xc>)
 800355a:	4601      	mov	r1, r0
 800355c:	6818      	ldr	r0, [r3, #0]
 800355e:	f000 b825 	b.w	80035ac <_malloc_r>
 8003562:	bf00      	nop
 8003564:	20000058 	.word	0x20000058

08003568 <sbrk_aligned>:
 8003568:	b570      	push	{r4, r5, r6, lr}
 800356a:	4e0f      	ldr	r6, [pc, #60]	@ (80035a8 <sbrk_aligned+0x40>)
 800356c:	460c      	mov	r4, r1
 800356e:	6831      	ldr	r1, [r6, #0]
 8003570:	4605      	mov	r5, r0
 8003572:	b911      	cbnz	r1, 800357a <sbrk_aligned+0x12>
 8003574:	f000 fc62 	bl	8003e3c <_sbrk_r>
 8003578:	6030      	str	r0, [r6, #0]
 800357a:	4621      	mov	r1, r4
 800357c:	4628      	mov	r0, r5
 800357e:	f000 fc5d 	bl	8003e3c <_sbrk_r>
 8003582:	1c43      	adds	r3, r0, #1
 8003584:	d103      	bne.n	800358e <sbrk_aligned+0x26>
 8003586:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 800358a:	4620      	mov	r0, r4
 800358c:	bd70      	pop	{r4, r5, r6, pc}
 800358e:	1cc4      	adds	r4, r0, #3
 8003590:	f024 0403 	bic.w	r4, r4, #3
 8003594:	42a0      	cmp	r0, r4
 8003596:	d0f8      	beq.n	800358a <sbrk_aligned+0x22>
 8003598:	1a21      	subs	r1, r4, r0
 800359a:	4628      	mov	r0, r5
 800359c:	f000 fc4e 	bl	8003e3c <_sbrk_r>
 80035a0:	3001      	adds	r0, #1
 80035a2:	d1f2      	bne.n	800358a <sbrk_aligned+0x22>
 80035a4:	e7ef      	b.n	8003586 <sbrk_aligned+0x1e>
 80035a6:	bf00      	nop
 80035a8:	20000388 	.word	0x20000388

080035ac <_malloc_r>:
 80035ac:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80035b0:	1ccd      	adds	r5, r1, #3
 80035b2:	f025 0503 	bic.w	r5, r5, #3
 80035b6:	3508      	adds	r5, #8
 80035b8:	2d0c      	cmp	r5, #12
 80035ba:	bf38      	it	cc
 80035bc:	250c      	movcc	r5, #12
 80035be:	2d00      	cmp	r5, #0
 80035c0:	4606      	mov	r6, r0
 80035c2:	db01      	blt.n	80035c8 <_malloc_r+0x1c>
 80035c4:	42a9      	cmp	r1, r5
 80035c6:	d904      	bls.n	80035d2 <_malloc_r+0x26>
 80035c8:	230c      	movs	r3, #12
 80035ca:	6033      	str	r3, [r6, #0]
 80035cc:	2000      	movs	r0, #0
 80035ce:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80035d2:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80036a8 <_malloc_r+0xfc>
 80035d6:	f000 f869 	bl	80036ac <__malloc_lock>
 80035da:	f8d8 3000 	ldr.w	r3, [r8]
 80035de:	461c      	mov	r4, r3
 80035e0:	bb44      	cbnz	r4, 8003634 <_malloc_r+0x88>
 80035e2:	4629      	mov	r1, r5
 80035e4:	4630      	mov	r0, r6
 80035e6:	f7ff ffbf 	bl	8003568 <sbrk_aligned>
 80035ea:	1c43      	adds	r3, r0, #1
 80035ec:	4604      	mov	r4, r0
 80035ee:	d158      	bne.n	80036a2 <_malloc_r+0xf6>
 80035f0:	f8d8 4000 	ldr.w	r4, [r8]
 80035f4:	4627      	mov	r7, r4
 80035f6:	2f00      	cmp	r7, #0
 80035f8:	d143      	bne.n	8003682 <_malloc_r+0xd6>
 80035fa:	2c00      	cmp	r4, #0
 80035fc:	d04b      	beq.n	8003696 <_malloc_r+0xea>
 80035fe:	6823      	ldr	r3, [r4, #0]
 8003600:	4639      	mov	r1, r7
 8003602:	4630      	mov	r0, r6
 8003604:	eb04 0903 	add.w	r9, r4, r3
 8003608:	f000 fc18 	bl	8003e3c <_sbrk_r>
 800360c:	4581      	cmp	r9, r0
 800360e:	d142      	bne.n	8003696 <_malloc_r+0xea>
 8003610:	6821      	ldr	r1, [r4, #0]
 8003612:	4630      	mov	r0, r6
 8003614:	1a6d      	subs	r5, r5, r1
 8003616:	4629      	mov	r1, r5
 8003618:	f7ff ffa6 	bl	8003568 <sbrk_aligned>
 800361c:	3001      	adds	r0, #1
 800361e:	d03a      	beq.n	8003696 <_malloc_r+0xea>
 8003620:	6823      	ldr	r3, [r4, #0]
 8003622:	442b      	add	r3, r5
 8003624:	6023      	str	r3, [r4, #0]
 8003626:	f8d8 3000 	ldr.w	r3, [r8]
 800362a:	685a      	ldr	r2, [r3, #4]
 800362c:	bb62      	cbnz	r2, 8003688 <_malloc_r+0xdc>
 800362e:	f8c8 7000 	str.w	r7, [r8]
 8003632:	e00f      	b.n	8003654 <_malloc_r+0xa8>
 8003634:	6822      	ldr	r2, [r4, #0]
 8003636:	1b52      	subs	r2, r2, r5
 8003638:	d420      	bmi.n	800367c <_malloc_r+0xd0>
 800363a:	2a0b      	cmp	r2, #11
 800363c:	d917      	bls.n	800366e <_malloc_r+0xc2>
 800363e:	1961      	adds	r1, r4, r5
 8003640:	42a3      	cmp	r3, r4
 8003642:	6025      	str	r5, [r4, #0]
 8003644:	bf18      	it	ne
 8003646:	6059      	strne	r1, [r3, #4]
 8003648:	6863      	ldr	r3, [r4, #4]
 800364a:	bf08      	it	eq
 800364c:	f8c8 1000 	streq.w	r1, [r8]
 8003650:	5162      	str	r2, [r4, r5]
 8003652:	604b      	str	r3, [r1, #4]
 8003654:	4630      	mov	r0, r6
 8003656:	f000 f82f 	bl	80036b8 <__malloc_unlock>
 800365a:	f104 000b 	add.w	r0, r4, #11
 800365e:	1d23      	adds	r3, r4, #4
 8003660:	f020 0007 	bic.w	r0, r0, #7
 8003664:	1ac2      	subs	r2, r0, r3
 8003666:	bf1c      	itt	ne
 8003668:	1a1b      	subne	r3, r3, r0
 800366a:	50a3      	strne	r3, [r4, r2]
 800366c:	e7af      	b.n	80035ce <_malloc_r+0x22>
 800366e:	6862      	ldr	r2, [r4, #4]
 8003670:	42a3      	cmp	r3, r4
 8003672:	bf0c      	ite	eq
 8003674:	f8c8 2000 	streq.w	r2, [r8]
 8003678:	605a      	strne	r2, [r3, #4]
 800367a:	e7eb      	b.n	8003654 <_malloc_r+0xa8>
 800367c:	4623      	mov	r3, r4
 800367e:	6864      	ldr	r4, [r4, #4]
 8003680:	e7ae      	b.n	80035e0 <_malloc_r+0x34>
 8003682:	463c      	mov	r4, r7
 8003684:	687f      	ldr	r7, [r7, #4]
 8003686:	e7b6      	b.n	80035f6 <_malloc_r+0x4a>
 8003688:	461a      	mov	r2, r3
 800368a:	685b      	ldr	r3, [r3, #4]
 800368c:	42a3      	cmp	r3, r4
 800368e:	d1fb      	bne.n	8003688 <_malloc_r+0xdc>
 8003690:	2300      	movs	r3, #0
 8003692:	6053      	str	r3, [r2, #4]
 8003694:	e7de      	b.n	8003654 <_malloc_r+0xa8>
 8003696:	230c      	movs	r3, #12
 8003698:	4630      	mov	r0, r6
 800369a:	6033      	str	r3, [r6, #0]
 800369c:	f000 f80c 	bl	80036b8 <__malloc_unlock>
 80036a0:	e794      	b.n	80035cc <_malloc_r+0x20>
 80036a2:	6005      	str	r5, [r0, #0]
 80036a4:	e7d6      	b.n	8003654 <_malloc_r+0xa8>
 80036a6:	bf00      	nop
 80036a8:	2000038c 	.word	0x2000038c

080036ac <__malloc_lock>:
 80036ac:	4801      	ldr	r0, [pc, #4]	@ (80036b4 <__malloc_lock+0x8>)
 80036ae:	f7ff beea 	b.w	8003486 <__retarget_lock_acquire_recursive>
 80036b2:	bf00      	nop
 80036b4:	20000384 	.word	0x20000384

080036b8 <__malloc_unlock>:
 80036b8:	4801      	ldr	r0, [pc, #4]	@ (80036c0 <__malloc_unlock+0x8>)
 80036ba:	f7ff bee5 	b.w	8003488 <__retarget_lock_release_recursive>
 80036be:	bf00      	nop
 80036c0:	20000384 	.word	0x20000384

080036c4 <__ssputs_r>:
 80036c4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80036c8:	461f      	mov	r7, r3
 80036ca:	688e      	ldr	r6, [r1, #8]
 80036cc:	4682      	mov	sl, r0
 80036ce:	42be      	cmp	r6, r7
 80036d0:	460c      	mov	r4, r1
 80036d2:	4690      	mov	r8, r2
 80036d4:	680b      	ldr	r3, [r1, #0]
 80036d6:	d82d      	bhi.n	8003734 <__ssputs_r+0x70>
 80036d8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80036dc:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 80036e0:	d026      	beq.n	8003730 <__ssputs_r+0x6c>
 80036e2:	6965      	ldr	r5, [r4, #20]
 80036e4:	6909      	ldr	r1, [r1, #16]
 80036e6:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80036ea:	eba3 0901 	sub.w	r9, r3, r1
 80036ee:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80036f2:	1c7b      	adds	r3, r7, #1
 80036f4:	444b      	add	r3, r9
 80036f6:	106d      	asrs	r5, r5, #1
 80036f8:	429d      	cmp	r5, r3
 80036fa:	bf38      	it	cc
 80036fc:	461d      	movcc	r5, r3
 80036fe:	0553      	lsls	r3, r2, #21
 8003700:	d527      	bpl.n	8003752 <__ssputs_r+0x8e>
 8003702:	4629      	mov	r1, r5
 8003704:	f7ff ff52 	bl	80035ac <_malloc_r>
 8003708:	4606      	mov	r6, r0
 800370a:	b360      	cbz	r0, 8003766 <__ssputs_r+0xa2>
 800370c:	464a      	mov	r2, r9
 800370e:	6921      	ldr	r1, [r4, #16]
 8003710:	f000 fbb2 	bl	8003e78 <memcpy>
 8003714:	89a3      	ldrh	r3, [r4, #12]
 8003716:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800371a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800371e:	81a3      	strh	r3, [r4, #12]
 8003720:	6126      	str	r6, [r4, #16]
 8003722:	444e      	add	r6, r9
 8003724:	6026      	str	r6, [r4, #0]
 8003726:	463e      	mov	r6, r7
 8003728:	6165      	str	r5, [r4, #20]
 800372a:	eba5 0509 	sub.w	r5, r5, r9
 800372e:	60a5      	str	r5, [r4, #8]
 8003730:	42be      	cmp	r6, r7
 8003732:	d900      	bls.n	8003736 <__ssputs_r+0x72>
 8003734:	463e      	mov	r6, r7
 8003736:	4632      	mov	r2, r6
 8003738:	4641      	mov	r1, r8
 800373a:	6820      	ldr	r0, [r4, #0]
 800373c:	f000 fb64 	bl	8003e08 <memmove>
 8003740:	2000      	movs	r0, #0
 8003742:	68a3      	ldr	r3, [r4, #8]
 8003744:	1b9b      	subs	r3, r3, r6
 8003746:	60a3      	str	r3, [r4, #8]
 8003748:	6823      	ldr	r3, [r4, #0]
 800374a:	4433      	add	r3, r6
 800374c:	6023      	str	r3, [r4, #0]
 800374e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003752:	462a      	mov	r2, r5
 8003754:	f000 fba5 	bl	8003ea2 <_realloc_r>
 8003758:	4606      	mov	r6, r0
 800375a:	2800      	cmp	r0, #0
 800375c:	d1e0      	bne.n	8003720 <__ssputs_r+0x5c>
 800375e:	4650      	mov	r0, sl
 8003760:	6921      	ldr	r1, [r4, #16]
 8003762:	f7ff feb1 	bl	80034c8 <_free_r>
 8003766:	230c      	movs	r3, #12
 8003768:	f8ca 3000 	str.w	r3, [sl]
 800376c:	89a3      	ldrh	r3, [r4, #12]
 800376e:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8003772:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8003776:	81a3      	strh	r3, [r4, #12]
 8003778:	e7e9      	b.n	800374e <__ssputs_r+0x8a>
	...

0800377c <_svfiprintf_r>:
 800377c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003780:	4698      	mov	r8, r3
 8003782:	898b      	ldrh	r3, [r1, #12]
 8003784:	4607      	mov	r7, r0
 8003786:	061b      	lsls	r3, r3, #24
 8003788:	460d      	mov	r5, r1
 800378a:	4614      	mov	r4, r2
 800378c:	b09d      	sub	sp, #116	@ 0x74
 800378e:	d510      	bpl.n	80037b2 <_svfiprintf_r+0x36>
 8003790:	690b      	ldr	r3, [r1, #16]
 8003792:	b973      	cbnz	r3, 80037b2 <_svfiprintf_r+0x36>
 8003794:	2140      	movs	r1, #64	@ 0x40
 8003796:	f7ff ff09 	bl	80035ac <_malloc_r>
 800379a:	6028      	str	r0, [r5, #0]
 800379c:	6128      	str	r0, [r5, #16]
 800379e:	b930      	cbnz	r0, 80037ae <_svfiprintf_r+0x32>
 80037a0:	230c      	movs	r3, #12
 80037a2:	603b      	str	r3, [r7, #0]
 80037a4:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80037a8:	b01d      	add	sp, #116	@ 0x74
 80037aa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80037ae:	2340      	movs	r3, #64	@ 0x40
 80037b0:	616b      	str	r3, [r5, #20]
 80037b2:	2300      	movs	r3, #0
 80037b4:	9309      	str	r3, [sp, #36]	@ 0x24
 80037b6:	2320      	movs	r3, #32
 80037b8:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80037bc:	2330      	movs	r3, #48	@ 0x30
 80037be:	f04f 0901 	mov.w	r9, #1
 80037c2:	f8cd 800c 	str.w	r8, [sp, #12]
 80037c6:	f8df 8198 	ldr.w	r8, [pc, #408]	@ 8003960 <_svfiprintf_r+0x1e4>
 80037ca:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80037ce:	4623      	mov	r3, r4
 80037d0:	469a      	mov	sl, r3
 80037d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80037d6:	b10a      	cbz	r2, 80037dc <_svfiprintf_r+0x60>
 80037d8:	2a25      	cmp	r2, #37	@ 0x25
 80037da:	d1f9      	bne.n	80037d0 <_svfiprintf_r+0x54>
 80037dc:	ebba 0b04 	subs.w	fp, sl, r4
 80037e0:	d00b      	beq.n	80037fa <_svfiprintf_r+0x7e>
 80037e2:	465b      	mov	r3, fp
 80037e4:	4622      	mov	r2, r4
 80037e6:	4629      	mov	r1, r5
 80037e8:	4638      	mov	r0, r7
 80037ea:	f7ff ff6b 	bl	80036c4 <__ssputs_r>
 80037ee:	3001      	adds	r0, #1
 80037f0:	f000 80a7 	beq.w	8003942 <_svfiprintf_r+0x1c6>
 80037f4:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80037f6:	445a      	add	r2, fp
 80037f8:	9209      	str	r2, [sp, #36]	@ 0x24
 80037fa:	f89a 3000 	ldrb.w	r3, [sl]
 80037fe:	2b00      	cmp	r3, #0
 8003800:	f000 809f 	beq.w	8003942 <_svfiprintf_r+0x1c6>
 8003804:	2300      	movs	r3, #0
 8003806:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800380a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800380e:	f10a 0a01 	add.w	sl, sl, #1
 8003812:	9304      	str	r3, [sp, #16]
 8003814:	9307      	str	r3, [sp, #28]
 8003816:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800381a:	931a      	str	r3, [sp, #104]	@ 0x68
 800381c:	4654      	mov	r4, sl
 800381e:	2205      	movs	r2, #5
 8003820:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003824:	484e      	ldr	r0, [pc, #312]	@ (8003960 <_svfiprintf_r+0x1e4>)
 8003826:	f000 fb19 	bl	8003e5c <memchr>
 800382a:	9a04      	ldr	r2, [sp, #16]
 800382c:	b9d8      	cbnz	r0, 8003866 <_svfiprintf_r+0xea>
 800382e:	06d0      	lsls	r0, r2, #27
 8003830:	bf44      	itt	mi
 8003832:	2320      	movmi	r3, #32
 8003834:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8003838:	0711      	lsls	r1, r2, #28
 800383a:	bf44      	itt	mi
 800383c:	232b      	movmi	r3, #43	@ 0x2b
 800383e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8003842:	f89a 3000 	ldrb.w	r3, [sl]
 8003846:	2b2a      	cmp	r3, #42	@ 0x2a
 8003848:	d015      	beq.n	8003876 <_svfiprintf_r+0xfa>
 800384a:	4654      	mov	r4, sl
 800384c:	2000      	movs	r0, #0
 800384e:	f04f 0c0a 	mov.w	ip, #10
 8003852:	9a07      	ldr	r2, [sp, #28]
 8003854:	4621      	mov	r1, r4
 8003856:	f811 3b01 	ldrb.w	r3, [r1], #1
 800385a:	3b30      	subs	r3, #48	@ 0x30
 800385c:	2b09      	cmp	r3, #9
 800385e:	d94b      	bls.n	80038f8 <_svfiprintf_r+0x17c>
 8003860:	b1b0      	cbz	r0, 8003890 <_svfiprintf_r+0x114>
 8003862:	9207      	str	r2, [sp, #28]
 8003864:	e014      	b.n	8003890 <_svfiprintf_r+0x114>
 8003866:	eba0 0308 	sub.w	r3, r0, r8
 800386a:	fa09 f303 	lsl.w	r3, r9, r3
 800386e:	4313      	orrs	r3, r2
 8003870:	46a2      	mov	sl, r4
 8003872:	9304      	str	r3, [sp, #16]
 8003874:	e7d2      	b.n	800381c <_svfiprintf_r+0xa0>
 8003876:	9b03      	ldr	r3, [sp, #12]
 8003878:	1d19      	adds	r1, r3, #4
 800387a:	681b      	ldr	r3, [r3, #0]
 800387c:	9103      	str	r1, [sp, #12]
 800387e:	2b00      	cmp	r3, #0
 8003880:	bfbb      	ittet	lt
 8003882:	425b      	neglt	r3, r3
 8003884:	f042 0202 	orrlt.w	r2, r2, #2
 8003888:	9307      	strge	r3, [sp, #28]
 800388a:	9307      	strlt	r3, [sp, #28]
 800388c:	bfb8      	it	lt
 800388e:	9204      	strlt	r2, [sp, #16]
 8003890:	7823      	ldrb	r3, [r4, #0]
 8003892:	2b2e      	cmp	r3, #46	@ 0x2e
 8003894:	d10a      	bne.n	80038ac <_svfiprintf_r+0x130>
 8003896:	7863      	ldrb	r3, [r4, #1]
 8003898:	2b2a      	cmp	r3, #42	@ 0x2a
 800389a:	d132      	bne.n	8003902 <_svfiprintf_r+0x186>
 800389c:	9b03      	ldr	r3, [sp, #12]
 800389e:	3402      	adds	r4, #2
 80038a0:	1d1a      	adds	r2, r3, #4
 80038a2:	681b      	ldr	r3, [r3, #0]
 80038a4:	9203      	str	r2, [sp, #12]
 80038a6:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80038aa:	9305      	str	r3, [sp, #20]
 80038ac:	f8df a0b4 	ldr.w	sl, [pc, #180]	@ 8003964 <_svfiprintf_r+0x1e8>
 80038b0:	2203      	movs	r2, #3
 80038b2:	4650      	mov	r0, sl
 80038b4:	7821      	ldrb	r1, [r4, #0]
 80038b6:	f000 fad1 	bl	8003e5c <memchr>
 80038ba:	b138      	cbz	r0, 80038cc <_svfiprintf_r+0x150>
 80038bc:	2240      	movs	r2, #64	@ 0x40
 80038be:	9b04      	ldr	r3, [sp, #16]
 80038c0:	eba0 000a 	sub.w	r0, r0, sl
 80038c4:	4082      	lsls	r2, r0
 80038c6:	4313      	orrs	r3, r2
 80038c8:	3401      	adds	r4, #1
 80038ca:	9304      	str	r3, [sp, #16]
 80038cc:	f814 1b01 	ldrb.w	r1, [r4], #1
 80038d0:	2206      	movs	r2, #6
 80038d2:	4825      	ldr	r0, [pc, #148]	@ (8003968 <_svfiprintf_r+0x1ec>)
 80038d4:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80038d8:	f000 fac0 	bl	8003e5c <memchr>
 80038dc:	2800      	cmp	r0, #0
 80038de:	d036      	beq.n	800394e <_svfiprintf_r+0x1d2>
 80038e0:	4b22      	ldr	r3, [pc, #136]	@ (800396c <_svfiprintf_r+0x1f0>)
 80038e2:	bb1b      	cbnz	r3, 800392c <_svfiprintf_r+0x1b0>
 80038e4:	9b03      	ldr	r3, [sp, #12]
 80038e6:	3307      	adds	r3, #7
 80038e8:	f023 0307 	bic.w	r3, r3, #7
 80038ec:	3308      	adds	r3, #8
 80038ee:	9303      	str	r3, [sp, #12]
 80038f0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80038f2:	4433      	add	r3, r6
 80038f4:	9309      	str	r3, [sp, #36]	@ 0x24
 80038f6:	e76a      	b.n	80037ce <_svfiprintf_r+0x52>
 80038f8:	460c      	mov	r4, r1
 80038fa:	2001      	movs	r0, #1
 80038fc:	fb0c 3202 	mla	r2, ip, r2, r3
 8003900:	e7a8      	b.n	8003854 <_svfiprintf_r+0xd8>
 8003902:	2300      	movs	r3, #0
 8003904:	f04f 0c0a 	mov.w	ip, #10
 8003908:	4619      	mov	r1, r3
 800390a:	3401      	adds	r4, #1
 800390c:	9305      	str	r3, [sp, #20]
 800390e:	4620      	mov	r0, r4
 8003910:	f810 2b01 	ldrb.w	r2, [r0], #1
 8003914:	3a30      	subs	r2, #48	@ 0x30
 8003916:	2a09      	cmp	r2, #9
 8003918:	d903      	bls.n	8003922 <_svfiprintf_r+0x1a6>
 800391a:	2b00      	cmp	r3, #0
 800391c:	d0c6      	beq.n	80038ac <_svfiprintf_r+0x130>
 800391e:	9105      	str	r1, [sp, #20]
 8003920:	e7c4      	b.n	80038ac <_svfiprintf_r+0x130>
 8003922:	4604      	mov	r4, r0
 8003924:	2301      	movs	r3, #1
 8003926:	fb0c 2101 	mla	r1, ip, r1, r2
 800392a:	e7f0      	b.n	800390e <_svfiprintf_r+0x192>
 800392c:	ab03      	add	r3, sp, #12
 800392e:	9300      	str	r3, [sp, #0]
 8003930:	462a      	mov	r2, r5
 8003932:	4638      	mov	r0, r7
 8003934:	4b0e      	ldr	r3, [pc, #56]	@ (8003970 <_svfiprintf_r+0x1f4>)
 8003936:	a904      	add	r1, sp, #16
 8003938:	f3af 8000 	nop.w
 800393c:	1c42      	adds	r2, r0, #1
 800393e:	4606      	mov	r6, r0
 8003940:	d1d6      	bne.n	80038f0 <_svfiprintf_r+0x174>
 8003942:	89ab      	ldrh	r3, [r5, #12]
 8003944:	065b      	lsls	r3, r3, #25
 8003946:	f53f af2d 	bmi.w	80037a4 <_svfiprintf_r+0x28>
 800394a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800394c:	e72c      	b.n	80037a8 <_svfiprintf_r+0x2c>
 800394e:	ab03      	add	r3, sp, #12
 8003950:	9300      	str	r3, [sp, #0]
 8003952:	462a      	mov	r2, r5
 8003954:	4638      	mov	r0, r7
 8003956:	4b06      	ldr	r3, [pc, #24]	@ (8003970 <_svfiprintf_r+0x1f4>)
 8003958:	a904      	add	r1, sp, #16
 800395a:	f000 f87d 	bl	8003a58 <_printf_i>
 800395e:	e7ed      	b.n	800393c <_svfiprintf_r+0x1c0>
 8003960:	08004a30 	.word	0x08004a30
 8003964:	08004a36 	.word	0x08004a36
 8003968:	08004a3a 	.word	0x08004a3a
 800396c:	00000000 	.word	0x00000000
 8003970:	080036c5 	.word	0x080036c5

08003974 <_printf_common>:
 8003974:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003978:	4616      	mov	r6, r2
 800397a:	4698      	mov	r8, r3
 800397c:	688a      	ldr	r2, [r1, #8]
 800397e:	690b      	ldr	r3, [r1, #16]
 8003980:	4607      	mov	r7, r0
 8003982:	4293      	cmp	r3, r2
 8003984:	bfb8      	it	lt
 8003986:	4613      	movlt	r3, r2
 8003988:	6033      	str	r3, [r6, #0]
 800398a:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800398e:	460c      	mov	r4, r1
 8003990:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8003994:	b10a      	cbz	r2, 800399a <_printf_common+0x26>
 8003996:	3301      	adds	r3, #1
 8003998:	6033      	str	r3, [r6, #0]
 800399a:	6823      	ldr	r3, [r4, #0]
 800399c:	0699      	lsls	r1, r3, #26
 800399e:	bf42      	ittt	mi
 80039a0:	6833      	ldrmi	r3, [r6, #0]
 80039a2:	3302      	addmi	r3, #2
 80039a4:	6033      	strmi	r3, [r6, #0]
 80039a6:	6825      	ldr	r5, [r4, #0]
 80039a8:	f015 0506 	ands.w	r5, r5, #6
 80039ac:	d106      	bne.n	80039bc <_printf_common+0x48>
 80039ae:	f104 0a19 	add.w	sl, r4, #25
 80039b2:	68e3      	ldr	r3, [r4, #12]
 80039b4:	6832      	ldr	r2, [r6, #0]
 80039b6:	1a9b      	subs	r3, r3, r2
 80039b8:	42ab      	cmp	r3, r5
 80039ba:	dc2b      	bgt.n	8003a14 <_printf_common+0xa0>
 80039bc:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80039c0:	6822      	ldr	r2, [r4, #0]
 80039c2:	3b00      	subs	r3, #0
 80039c4:	bf18      	it	ne
 80039c6:	2301      	movne	r3, #1
 80039c8:	0692      	lsls	r2, r2, #26
 80039ca:	d430      	bmi.n	8003a2e <_printf_common+0xba>
 80039cc:	4641      	mov	r1, r8
 80039ce:	4638      	mov	r0, r7
 80039d0:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80039d4:	47c8      	blx	r9
 80039d6:	3001      	adds	r0, #1
 80039d8:	d023      	beq.n	8003a22 <_printf_common+0xae>
 80039da:	6823      	ldr	r3, [r4, #0]
 80039dc:	6922      	ldr	r2, [r4, #16]
 80039de:	f003 0306 	and.w	r3, r3, #6
 80039e2:	2b04      	cmp	r3, #4
 80039e4:	bf14      	ite	ne
 80039e6:	2500      	movne	r5, #0
 80039e8:	6833      	ldreq	r3, [r6, #0]
 80039ea:	f04f 0600 	mov.w	r6, #0
 80039ee:	bf08      	it	eq
 80039f0:	68e5      	ldreq	r5, [r4, #12]
 80039f2:	f104 041a 	add.w	r4, r4, #26
 80039f6:	bf08      	it	eq
 80039f8:	1aed      	subeq	r5, r5, r3
 80039fa:	f854 3c12 	ldr.w	r3, [r4, #-18]
 80039fe:	bf08      	it	eq
 8003a00:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8003a04:	4293      	cmp	r3, r2
 8003a06:	bfc4      	itt	gt
 8003a08:	1a9b      	subgt	r3, r3, r2
 8003a0a:	18ed      	addgt	r5, r5, r3
 8003a0c:	42b5      	cmp	r5, r6
 8003a0e:	d11a      	bne.n	8003a46 <_printf_common+0xd2>
 8003a10:	2000      	movs	r0, #0
 8003a12:	e008      	b.n	8003a26 <_printf_common+0xb2>
 8003a14:	2301      	movs	r3, #1
 8003a16:	4652      	mov	r2, sl
 8003a18:	4641      	mov	r1, r8
 8003a1a:	4638      	mov	r0, r7
 8003a1c:	47c8      	blx	r9
 8003a1e:	3001      	adds	r0, #1
 8003a20:	d103      	bne.n	8003a2a <_printf_common+0xb6>
 8003a22:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8003a26:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003a2a:	3501      	adds	r5, #1
 8003a2c:	e7c1      	b.n	80039b2 <_printf_common+0x3e>
 8003a2e:	2030      	movs	r0, #48	@ 0x30
 8003a30:	18e1      	adds	r1, r4, r3
 8003a32:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8003a36:	1c5a      	adds	r2, r3, #1
 8003a38:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8003a3c:	4422      	add	r2, r4
 8003a3e:	3302      	adds	r3, #2
 8003a40:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8003a44:	e7c2      	b.n	80039cc <_printf_common+0x58>
 8003a46:	2301      	movs	r3, #1
 8003a48:	4622      	mov	r2, r4
 8003a4a:	4641      	mov	r1, r8
 8003a4c:	4638      	mov	r0, r7
 8003a4e:	47c8      	blx	r9
 8003a50:	3001      	adds	r0, #1
 8003a52:	d0e6      	beq.n	8003a22 <_printf_common+0xae>
 8003a54:	3601      	adds	r6, #1
 8003a56:	e7d9      	b.n	8003a0c <_printf_common+0x98>

08003a58 <_printf_i>:
 8003a58:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8003a5c:	7e0f      	ldrb	r7, [r1, #24]
 8003a5e:	4691      	mov	r9, r2
 8003a60:	2f78      	cmp	r7, #120	@ 0x78
 8003a62:	4680      	mov	r8, r0
 8003a64:	460c      	mov	r4, r1
 8003a66:	469a      	mov	sl, r3
 8003a68:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8003a6a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8003a6e:	d807      	bhi.n	8003a80 <_printf_i+0x28>
 8003a70:	2f62      	cmp	r7, #98	@ 0x62
 8003a72:	d80a      	bhi.n	8003a8a <_printf_i+0x32>
 8003a74:	2f00      	cmp	r7, #0
 8003a76:	f000 80d1 	beq.w	8003c1c <_printf_i+0x1c4>
 8003a7a:	2f58      	cmp	r7, #88	@ 0x58
 8003a7c:	f000 80b8 	beq.w	8003bf0 <_printf_i+0x198>
 8003a80:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8003a84:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8003a88:	e03a      	b.n	8003b00 <_printf_i+0xa8>
 8003a8a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8003a8e:	2b15      	cmp	r3, #21
 8003a90:	d8f6      	bhi.n	8003a80 <_printf_i+0x28>
 8003a92:	a101      	add	r1, pc, #4	@ (adr r1, 8003a98 <_printf_i+0x40>)
 8003a94:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8003a98:	08003af1 	.word	0x08003af1
 8003a9c:	08003b05 	.word	0x08003b05
 8003aa0:	08003a81 	.word	0x08003a81
 8003aa4:	08003a81 	.word	0x08003a81
 8003aa8:	08003a81 	.word	0x08003a81
 8003aac:	08003a81 	.word	0x08003a81
 8003ab0:	08003b05 	.word	0x08003b05
 8003ab4:	08003a81 	.word	0x08003a81
 8003ab8:	08003a81 	.word	0x08003a81
 8003abc:	08003a81 	.word	0x08003a81
 8003ac0:	08003a81 	.word	0x08003a81
 8003ac4:	08003c03 	.word	0x08003c03
 8003ac8:	08003b2f 	.word	0x08003b2f
 8003acc:	08003bbd 	.word	0x08003bbd
 8003ad0:	08003a81 	.word	0x08003a81
 8003ad4:	08003a81 	.word	0x08003a81
 8003ad8:	08003c25 	.word	0x08003c25
 8003adc:	08003a81 	.word	0x08003a81
 8003ae0:	08003b2f 	.word	0x08003b2f
 8003ae4:	08003a81 	.word	0x08003a81
 8003ae8:	08003a81 	.word	0x08003a81
 8003aec:	08003bc5 	.word	0x08003bc5
 8003af0:	6833      	ldr	r3, [r6, #0]
 8003af2:	1d1a      	adds	r2, r3, #4
 8003af4:	681b      	ldr	r3, [r3, #0]
 8003af6:	6032      	str	r2, [r6, #0]
 8003af8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8003afc:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8003b00:	2301      	movs	r3, #1
 8003b02:	e09c      	b.n	8003c3e <_printf_i+0x1e6>
 8003b04:	6833      	ldr	r3, [r6, #0]
 8003b06:	6820      	ldr	r0, [r4, #0]
 8003b08:	1d19      	adds	r1, r3, #4
 8003b0a:	6031      	str	r1, [r6, #0]
 8003b0c:	0606      	lsls	r6, r0, #24
 8003b0e:	d501      	bpl.n	8003b14 <_printf_i+0xbc>
 8003b10:	681d      	ldr	r5, [r3, #0]
 8003b12:	e003      	b.n	8003b1c <_printf_i+0xc4>
 8003b14:	0645      	lsls	r5, r0, #25
 8003b16:	d5fb      	bpl.n	8003b10 <_printf_i+0xb8>
 8003b18:	f9b3 5000 	ldrsh.w	r5, [r3]
 8003b1c:	2d00      	cmp	r5, #0
 8003b1e:	da03      	bge.n	8003b28 <_printf_i+0xd0>
 8003b20:	232d      	movs	r3, #45	@ 0x2d
 8003b22:	426d      	negs	r5, r5
 8003b24:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8003b28:	230a      	movs	r3, #10
 8003b2a:	4858      	ldr	r0, [pc, #352]	@ (8003c8c <_printf_i+0x234>)
 8003b2c:	e011      	b.n	8003b52 <_printf_i+0xfa>
 8003b2e:	6821      	ldr	r1, [r4, #0]
 8003b30:	6833      	ldr	r3, [r6, #0]
 8003b32:	0608      	lsls	r0, r1, #24
 8003b34:	f853 5b04 	ldr.w	r5, [r3], #4
 8003b38:	d402      	bmi.n	8003b40 <_printf_i+0xe8>
 8003b3a:	0649      	lsls	r1, r1, #25
 8003b3c:	bf48      	it	mi
 8003b3e:	b2ad      	uxthmi	r5, r5
 8003b40:	2f6f      	cmp	r7, #111	@ 0x6f
 8003b42:	6033      	str	r3, [r6, #0]
 8003b44:	bf14      	ite	ne
 8003b46:	230a      	movne	r3, #10
 8003b48:	2308      	moveq	r3, #8
 8003b4a:	4850      	ldr	r0, [pc, #320]	@ (8003c8c <_printf_i+0x234>)
 8003b4c:	2100      	movs	r1, #0
 8003b4e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8003b52:	6866      	ldr	r6, [r4, #4]
 8003b54:	2e00      	cmp	r6, #0
 8003b56:	60a6      	str	r6, [r4, #8]
 8003b58:	db05      	blt.n	8003b66 <_printf_i+0x10e>
 8003b5a:	6821      	ldr	r1, [r4, #0]
 8003b5c:	432e      	orrs	r6, r5
 8003b5e:	f021 0104 	bic.w	r1, r1, #4
 8003b62:	6021      	str	r1, [r4, #0]
 8003b64:	d04b      	beq.n	8003bfe <_printf_i+0x1a6>
 8003b66:	4616      	mov	r6, r2
 8003b68:	fbb5 f1f3 	udiv	r1, r5, r3
 8003b6c:	fb03 5711 	mls	r7, r3, r1, r5
 8003b70:	5dc7      	ldrb	r7, [r0, r7]
 8003b72:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8003b76:	462f      	mov	r7, r5
 8003b78:	42bb      	cmp	r3, r7
 8003b7a:	460d      	mov	r5, r1
 8003b7c:	d9f4      	bls.n	8003b68 <_printf_i+0x110>
 8003b7e:	2b08      	cmp	r3, #8
 8003b80:	d10b      	bne.n	8003b9a <_printf_i+0x142>
 8003b82:	6823      	ldr	r3, [r4, #0]
 8003b84:	07df      	lsls	r7, r3, #31
 8003b86:	d508      	bpl.n	8003b9a <_printf_i+0x142>
 8003b88:	6923      	ldr	r3, [r4, #16]
 8003b8a:	6861      	ldr	r1, [r4, #4]
 8003b8c:	4299      	cmp	r1, r3
 8003b8e:	bfde      	ittt	le
 8003b90:	2330      	movle	r3, #48	@ 0x30
 8003b92:	f806 3c01 	strble.w	r3, [r6, #-1]
 8003b96:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 8003b9a:	1b92      	subs	r2, r2, r6
 8003b9c:	6122      	str	r2, [r4, #16]
 8003b9e:	464b      	mov	r3, r9
 8003ba0:	4621      	mov	r1, r4
 8003ba2:	4640      	mov	r0, r8
 8003ba4:	f8cd a000 	str.w	sl, [sp]
 8003ba8:	aa03      	add	r2, sp, #12
 8003baa:	f7ff fee3 	bl	8003974 <_printf_common>
 8003bae:	3001      	adds	r0, #1
 8003bb0:	d14a      	bne.n	8003c48 <_printf_i+0x1f0>
 8003bb2:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8003bb6:	b004      	add	sp, #16
 8003bb8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003bbc:	6823      	ldr	r3, [r4, #0]
 8003bbe:	f043 0320 	orr.w	r3, r3, #32
 8003bc2:	6023      	str	r3, [r4, #0]
 8003bc4:	2778      	movs	r7, #120	@ 0x78
 8003bc6:	4832      	ldr	r0, [pc, #200]	@ (8003c90 <_printf_i+0x238>)
 8003bc8:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8003bcc:	6823      	ldr	r3, [r4, #0]
 8003bce:	6831      	ldr	r1, [r6, #0]
 8003bd0:	061f      	lsls	r7, r3, #24
 8003bd2:	f851 5b04 	ldr.w	r5, [r1], #4
 8003bd6:	d402      	bmi.n	8003bde <_printf_i+0x186>
 8003bd8:	065f      	lsls	r7, r3, #25
 8003bda:	bf48      	it	mi
 8003bdc:	b2ad      	uxthmi	r5, r5
 8003bde:	6031      	str	r1, [r6, #0]
 8003be0:	07d9      	lsls	r1, r3, #31
 8003be2:	bf44      	itt	mi
 8003be4:	f043 0320 	orrmi.w	r3, r3, #32
 8003be8:	6023      	strmi	r3, [r4, #0]
 8003bea:	b11d      	cbz	r5, 8003bf4 <_printf_i+0x19c>
 8003bec:	2310      	movs	r3, #16
 8003bee:	e7ad      	b.n	8003b4c <_printf_i+0xf4>
 8003bf0:	4826      	ldr	r0, [pc, #152]	@ (8003c8c <_printf_i+0x234>)
 8003bf2:	e7e9      	b.n	8003bc8 <_printf_i+0x170>
 8003bf4:	6823      	ldr	r3, [r4, #0]
 8003bf6:	f023 0320 	bic.w	r3, r3, #32
 8003bfa:	6023      	str	r3, [r4, #0]
 8003bfc:	e7f6      	b.n	8003bec <_printf_i+0x194>
 8003bfe:	4616      	mov	r6, r2
 8003c00:	e7bd      	b.n	8003b7e <_printf_i+0x126>
 8003c02:	6833      	ldr	r3, [r6, #0]
 8003c04:	6825      	ldr	r5, [r4, #0]
 8003c06:	1d18      	adds	r0, r3, #4
 8003c08:	6961      	ldr	r1, [r4, #20]
 8003c0a:	6030      	str	r0, [r6, #0]
 8003c0c:	062e      	lsls	r6, r5, #24
 8003c0e:	681b      	ldr	r3, [r3, #0]
 8003c10:	d501      	bpl.n	8003c16 <_printf_i+0x1be>
 8003c12:	6019      	str	r1, [r3, #0]
 8003c14:	e002      	b.n	8003c1c <_printf_i+0x1c4>
 8003c16:	0668      	lsls	r0, r5, #25
 8003c18:	d5fb      	bpl.n	8003c12 <_printf_i+0x1ba>
 8003c1a:	8019      	strh	r1, [r3, #0]
 8003c1c:	2300      	movs	r3, #0
 8003c1e:	4616      	mov	r6, r2
 8003c20:	6123      	str	r3, [r4, #16]
 8003c22:	e7bc      	b.n	8003b9e <_printf_i+0x146>
 8003c24:	6833      	ldr	r3, [r6, #0]
 8003c26:	2100      	movs	r1, #0
 8003c28:	1d1a      	adds	r2, r3, #4
 8003c2a:	6032      	str	r2, [r6, #0]
 8003c2c:	681e      	ldr	r6, [r3, #0]
 8003c2e:	6862      	ldr	r2, [r4, #4]
 8003c30:	4630      	mov	r0, r6
 8003c32:	f000 f913 	bl	8003e5c <memchr>
 8003c36:	b108      	cbz	r0, 8003c3c <_printf_i+0x1e4>
 8003c38:	1b80      	subs	r0, r0, r6
 8003c3a:	6060      	str	r0, [r4, #4]
 8003c3c:	6863      	ldr	r3, [r4, #4]
 8003c3e:	6123      	str	r3, [r4, #16]
 8003c40:	2300      	movs	r3, #0
 8003c42:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8003c46:	e7aa      	b.n	8003b9e <_printf_i+0x146>
 8003c48:	4632      	mov	r2, r6
 8003c4a:	4649      	mov	r1, r9
 8003c4c:	4640      	mov	r0, r8
 8003c4e:	6923      	ldr	r3, [r4, #16]
 8003c50:	47d0      	blx	sl
 8003c52:	3001      	adds	r0, #1
 8003c54:	d0ad      	beq.n	8003bb2 <_printf_i+0x15a>
 8003c56:	6823      	ldr	r3, [r4, #0]
 8003c58:	079b      	lsls	r3, r3, #30
 8003c5a:	d413      	bmi.n	8003c84 <_printf_i+0x22c>
 8003c5c:	68e0      	ldr	r0, [r4, #12]
 8003c5e:	9b03      	ldr	r3, [sp, #12]
 8003c60:	4298      	cmp	r0, r3
 8003c62:	bfb8      	it	lt
 8003c64:	4618      	movlt	r0, r3
 8003c66:	e7a6      	b.n	8003bb6 <_printf_i+0x15e>
 8003c68:	2301      	movs	r3, #1
 8003c6a:	4632      	mov	r2, r6
 8003c6c:	4649      	mov	r1, r9
 8003c6e:	4640      	mov	r0, r8
 8003c70:	47d0      	blx	sl
 8003c72:	3001      	adds	r0, #1
 8003c74:	d09d      	beq.n	8003bb2 <_printf_i+0x15a>
 8003c76:	3501      	adds	r5, #1
 8003c78:	68e3      	ldr	r3, [r4, #12]
 8003c7a:	9903      	ldr	r1, [sp, #12]
 8003c7c:	1a5b      	subs	r3, r3, r1
 8003c7e:	42ab      	cmp	r3, r5
 8003c80:	dcf2      	bgt.n	8003c68 <_printf_i+0x210>
 8003c82:	e7eb      	b.n	8003c5c <_printf_i+0x204>
 8003c84:	2500      	movs	r5, #0
 8003c86:	f104 0619 	add.w	r6, r4, #25
 8003c8a:	e7f5      	b.n	8003c78 <_printf_i+0x220>
 8003c8c:	08004a41 	.word	0x08004a41
 8003c90:	08004a52 	.word	0x08004a52

08003c94 <__sflush_r>:
 8003c94:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8003c98:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003c9a:	0716      	lsls	r6, r2, #28
 8003c9c:	4605      	mov	r5, r0
 8003c9e:	460c      	mov	r4, r1
 8003ca0:	d454      	bmi.n	8003d4c <__sflush_r+0xb8>
 8003ca2:	684b      	ldr	r3, [r1, #4]
 8003ca4:	2b00      	cmp	r3, #0
 8003ca6:	dc02      	bgt.n	8003cae <__sflush_r+0x1a>
 8003ca8:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8003caa:	2b00      	cmp	r3, #0
 8003cac:	dd48      	ble.n	8003d40 <__sflush_r+0xac>
 8003cae:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8003cb0:	2e00      	cmp	r6, #0
 8003cb2:	d045      	beq.n	8003d40 <__sflush_r+0xac>
 8003cb4:	2300      	movs	r3, #0
 8003cb6:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8003cba:	682f      	ldr	r7, [r5, #0]
 8003cbc:	6a21      	ldr	r1, [r4, #32]
 8003cbe:	602b      	str	r3, [r5, #0]
 8003cc0:	d030      	beq.n	8003d24 <__sflush_r+0x90>
 8003cc2:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8003cc4:	89a3      	ldrh	r3, [r4, #12]
 8003cc6:	0759      	lsls	r1, r3, #29
 8003cc8:	d505      	bpl.n	8003cd6 <__sflush_r+0x42>
 8003cca:	6863      	ldr	r3, [r4, #4]
 8003ccc:	1ad2      	subs	r2, r2, r3
 8003cce:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8003cd0:	b10b      	cbz	r3, 8003cd6 <__sflush_r+0x42>
 8003cd2:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8003cd4:	1ad2      	subs	r2, r2, r3
 8003cd6:	2300      	movs	r3, #0
 8003cd8:	4628      	mov	r0, r5
 8003cda:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8003cdc:	6a21      	ldr	r1, [r4, #32]
 8003cde:	47b0      	blx	r6
 8003ce0:	1c43      	adds	r3, r0, #1
 8003ce2:	89a3      	ldrh	r3, [r4, #12]
 8003ce4:	d106      	bne.n	8003cf4 <__sflush_r+0x60>
 8003ce6:	6829      	ldr	r1, [r5, #0]
 8003ce8:	291d      	cmp	r1, #29
 8003cea:	d82b      	bhi.n	8003d44 <__sflush_r+0xb0>
 8003cec:	4a28      	ldr	r2, [pc, #160]	@ (8003d90 <__sflush_r+0xfc>)
 8003cee:	40ca      	lsrs	r2, r1
 8003cf0:	07d6      	lsls	r6, r2, #31
 8003cf2:	d527      	bpl.n	8003d44 <__sflush_r+0xb0>
 8003cf4:	2200      	movs	r2, #0
 8003cf6:	6062      	str	r2, [r4, #4]
 8003cf8:	6922      	ldr	r2, [r4, #16]
 8003cfa:	04d9      	lsls	r1, r3, #19
 8003cfc:	6022      	str	r2, [r4, #0]
 8003cfe:	d504      	bpl.n	8003d0a <__sflush_r+0x76>
 8003d00:	1c42      	adds	r2, r0, #1
 8003d02:	d101      	bne.n	8003d08 <__sflush_r+0x74>
 8003d04:	682b      	ldr	r3, [r5, #0]
 8003d06:	b903      	cbnz	r3, 8003d0a <__sflush_r+0x76>
 8003d08:	6560      	str	r0, [r4, #84]	@ 0x54
 8003d0a:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8003d0c:	602f      	str	r7, [r5, #0]
 8003d0e:	b1b9      	cbz	r1, 8003d40 <__sflush_r+0xac>
 8003d10:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8003d14:	4299      	cmp	r1, r3
 8003d16:	d002      	beq.n	8003d1e <__sflush_r+0x8a>
 8003d18:	4628      	mov	r0, r5
 8003d1a:	f7ff fbd5 	bl	80034c8 <_free_r>
 8003d1e:	2300      	movs	r3, #0
 8003d20:	6363      	str	r3, [r4, #52]	@ 0x34
 8003d22:	e00d      	b.n	8003d40 <__sflush_r+0xac>
 8003d24:	2301      	movs	r3, #1
 8003d26:	4628      	mov	r0, r5
 8003d28:	47b0      	blx	r6
 8003d2a:	4602      	mov	r2, r0
 8003d2c:	1c50      	adds	r0, r2, #1
 8003d2e:	d1c9      	bne.n	8003cc4 <__sflush_r+0x30>
 8003d30:	682b      	ldr	r3, [r5, #0]
 8003d32:	2b00      	cmp	r3, #0
 8003d34:	d0c6      	beq.n	8003cc4 <__sflush_r+0x30>
 8003d36:	2b1d      	cmp	r3, #29
 8003d38:	d001      	beq.n	8003d3e <__sflush_r+0xaa>
 8003d3a:	2b16      	cmp	r3, #22
 8003d3c:	d11d      	bne.n	8003d7a <__sflush_r+0xe6>
 8003d3e:	602f      	str	r7, [r5, #0]
 8003d40:	2000      	movs	r0, #0
 8003d42:	e021      	b.n	8003d88 <__sflush_r+0xf4>
 8003d44:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8003d48:	b21b      	sxth	r3, r3
 8003d4a:	e01a      	b.n	8003d82 <__sflush_r+0xee>
 8003d4c:	690f      	ldr	r7, [r1, #16]
 8003d4e:	2f00      	cmp	r7, #0
 8003d50:	d0f6      	beq.n	8003d40 <__sflush_r+0xac>
 8003d52:	0793      	lsls	r3, r2, #30
 8003d54:	bf18      	it	ne
 8003d56:	2300      	movne	r3, #0
 8003d58:	680e      	ldr	r6, [r1, #0]
 8003d5a:	bf08      	it	eq
 8003d5c:	694b      	ldreq	r3, [r1, #20]
 8003d5e:	1bf6      	subs	r6, r6, r7
 8003d60:	600f      	str	r7, [r1, #0]
 8003d62:	608b      	str	r3, [r1, #8]
 8003d64:	2e00      	cmp	r6, #0
 8003d66:	ddeb      	ble.n	8003d40 <__sflush_r+0xac>
 8003d68:	4633      	mov	r3, r6
 8003d6a:	463a      	mov	r2, r7
 8003d6c:	4628      	mov	r0, r5
 8003d6e:	6a21      	ldr	r1, [r4, #32]
 8003d70:	f8d4 c028 	ldr.w	ip, [r4, #40]	@ 0x28
 8003d74:	47e0      	blx	ip
 8003d76:	2800      	cmp	r0, #0
 8003d78:	dc07      	bgt.n	8003d8a <__sflush_r+0xf6>
 8003d7a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003d7e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8003d82:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8003d86:	81a3      	strh	r3, [r4, #12]
 8003d88:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003d8a:	4407      	add	r7, r0
 8003d8c:	1a36      	subs	r6, r6, r0
 8003d8e:	e7e9      	b.n	8003d64 <__sflush_r+0xd0>
 8003d90:	20400001 	.word	0x20400001

08003d94 <_fflush_r>:
 8003d94:	b538      	push	{r3, r4, r5, lr}
 8003d96:	690b      	ldr	r3, [r1, #16]
 8003d98:	4605      	mov	r5, r0
 8003d9a:	460c      	mov	r4, r1
 8003d9c:	b913      	cbnz	r3, 8003da4 <_fflush_r+0x10>
 8003d9e:	2500      	movs	r5, #0
 8003da0:	4628      	mov	r0, r5
 8003da2:	bd38      	pop	{r3, r4, r5, pc}
 8003da4:	b118      	cbz	r0, 8003dae <_fflush_r+0x1a>
 8003da6:	6a03      	ldr	r3, [r0, #32]
 8003da8:	b90b      	cbnz	r3, 8003dae <_fflush_r+0x1a>
 8003daa:	f7ff f9fb 	bl	80031a4 <__sinit>
 8003dae:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003db2:	2b00      	cmp	r3, #0
 8003db4:	d0f3      	beq.n	8003d9e <_fflush_r+0xa>
 8003db6:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8003db8:	07d0      	lsls	r0, r2, #31
 8003dba:	d404      	bmi.n	8003dc6 <_fflush_r+0x32>
 8003dbc:	0599      	lsls	r1, r3, #22
 8003dbe:	d402      	bmi.n	8003dc6 <_fflush_r+0x32>
 8003dc0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8003dc2:	f7ff fb60 	bl	8003486 <__retarget_lock_acquire_recursive>
 8003dc6:	4628      	mov	r0, r5
 8003dc8:	4621      	mov	r1, r4
 8003dca:	f7ff ff63 	bl	8003c94 <__sflush_r>
 8003dce:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8003dd0:	4605      	mov	r5, r0
 8003dd2:	07da      	lsls	r2, r3, #31
 8003dd4:	d4e4      	bmi.n	8003da0 <_fflush_r+0xc>
 8003dd6:	89a3      	ldrh	r3, [r4, #12]
 8003dd8:	059b      	lsls	r3, r3, #22
 8003dda:	d4e1      	bmi.n	8003da0 <_fflush_r+0xc>
 8003ddc:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8003dde:	f7ff fb53 	bl	8003488 <__retarget_lock_release_recursive>
 8003de2:	e7dd      	b.n	8003da0 <_fflush_r+0xc>

08003de4 <fiprintf>:
 8003de4:	b40e      	push	{r1, r2, r3}
 8003de6:	b503      	push	{r0, r1, lr}
 8003de8:	4601      	mov	r1, r0
 8003dea:	ab03      	add	r3, sp, #12
 8003dec:	4805      	ldr	r0, [pc, #20]	@ (8003e04 <fiprintf+0x20>)
 8003dee:	f853 2b04 	ldr.w	r2, [r3], #4
 8003df2:	6800      	ldr	r0, [r0, #0]
 8003df4:	9301      	str	r3, [sp, #4]
 8003df6:	f000 f8a9 	bl	8003f4c <_vfiprintf_r>
 8003dfa:	b002      	add	sp, #8
 8003dfc:	f85d eb04 	ldr.w	lr, [sp], #4
 8003e00:	b003      	add	sp, #12
 8003e02:	4770      	bx	lr
 8003e04:	20000058 	.word	0x20000058

08003e08 <memmove>:
 8003e08:	4288      	cmp	r0, r1
 8003e0a:	b510      	push	{r4, lr}
 8003e0c:	eb01 0402 	add.w	r4, r1, r2
 8003e10:	d902      	bls.n	8003e18 <memmove+0x10>
 8003e12:	4284      	cmp	r4, r0
 8003e14:	4623      	mov	r3, r4
 8003e16:	d807      	bhi.n	8003e28 <memmove+0x20>
 8003e18:	1e43      	subs	r3, r0, #1
 8003e1a:	42a1      	cmp	r1, r4
 8003e1c:	d008      	beq.n	8003e30 <memmove+0x28>
 8003e1e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8003e22:	f803 2f01 	strb.w	r2, [r3, #1]!
 8003e26:	e7f8      	b.n	8003e1a <memmove+0x12>
 8003e28:	4601      	mov	r1, r0
 8003e2a:	4402      	add	r2, r0
 8003e2c:	428a      	cmp	r2, r1
 8003e2e:	d100      	bne.n	8003e32 <memmove+0x2a>
 8003e30:	bd10      	pop	{r4, pc}
 8003e32:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8003e36:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8003e3a:	e7f7      	b.n	8003e2c <memmove+0x24>

08003e3c <_sbrk_r>:
 8003e3c:	b538      	push	{r3, r4, r5, lr}
 8003e3e:	2300      	movs	r3, #0
 8003e40:	4d05      	ldr	r5, [pc, #20]	@ (8003e58 <_sbrk_r+0x1c>)
 8003e42:	4604      	mov	r4, r0
 8003e44:	4608      	mov	r0, r1
 8003e46:	602b      	str	r3, [r5, #0]
 8003e48:	f7fc fd4a 	bl	80008e0 <_sbrk>
 8003e4c:	1c43      	adds	r3, r0, #1
 8003e4e:	d102      	bne.n	8003e56 <_sbrk_r+0x1a>
 8003e50:	682b      	ldr	r3, [r5, #0]
 8003e52:	b103      	cbz	r3, 8003e56 <_sbrk_r+0x1a>
 8003e54:	6023      	str	r3, [r4, #0]
 8003e56:	bd38      	pop	{r3, r4, r5, pc}
 8003e58:	20000380 	.word	0x20000380

08003e5c <memchr>:
 8003e5c:	4603      	mov	r3, r0
 8003e5e:	b510      	push	{r4, lr}
 8003e60:	b2c9      	uxtb	r1, r1
 8003e62:	4402      	add	r2, r0
 8003e64:	4293      	cmp	r3, r2
 8003e66:	4618      	mov	r0, r3
 8003e68:	d101      	bne.n	8003e6e <memchr+0x12>
 8003e6a:	2000      	movs	r0, #0
 8003e6c:	e003      	b.n	8003e76 <memchr+0x1a>
 8003e6e:	7804      	ldrb	r4, [r0, #0]
 8003e70:	3301      	adds	r3, #1
 8003e72:	428c      	cmp	r4, r1
 8003e74:	d1f6      	bne.n	8003e64 <memchr+0x8>
 8003e76:	bd10      	pop	{r4, pc}

08003e78 <memcpy>:
 8003e78:	440a      	add	r2, r1
 8003e7a:	4291      	cmp	r1, r2
 8003e7c:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 8003e80:	d100      	bne.n	8003e84 <memcpy+0xc>
 8003e82:	4770      	bx	lr
 8003e84:	b510      	push	{r4, lr}
 8003e86:	f811 4b01 	ldrb.w	r4, [r1], #1
 8003e8a:	4291      	cmp	r1, r2
 8003e8c:	f803 4f01 	strb.w	r4, [r3, #1]!
 8003e90:	d1f9      	bne.n	8003e86 <memcpy+0xe>
 8003e92:	bd10      	pop	{r4, pc}

08003e94 <abort>:
 8003e94:	2006      	movs	r0, #6
 8003e96:	b508      	push	{r3, lr}
 8003e98:	f000 fa2c 	bl	80042f4 <raise>
 8003e9c:	2001      	movs	r0, #1
 8003e9e:	f7fc fcaa 	bl	80007f6 <_exit>

08003ea2 <_realloc_r>:
 8003ea2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003ea6:	4607      	mov	r7, r0
 8003ea8:	4614      	mov	r4, r2
 8003eaa:	460d      	mov	r5, r1
 8003eac:	b921      	cbnz	r1, 8003eb8 <_realloc_r+0x16>
 8003eae:	4611      	mov	r1, r2
 8003eb0:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8003eb4:	f7ff bb7a 	b.w	80035ac <_malloc_r>
 8003eb8:	b92a      	cbnz	r2, 8003ec6 <_realloc_r+0x24>
 8003eba:	f7ff fb05 	bl	80034c8 <_free_r>
 8003ebe:	4625      	mov	r5, r4
 8003ec0:	4628      	mov	r0, r5
 8003ec2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003ec6:	f000 fa31 	bl	800432c <_malloc_usable_size_r>
 8003eca:	4284      	cmp	r4, r0
 8003ecc:	4606      	mov	r6, r0
 8003ece:	d802      	bhi.n	8003ed6 <_realloc_r+0x34>
 8003ed0:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8003ed4:	d8f4      	bhi.n	8003ec0 <_realloc_r+0x1e>
 8003ed6:	4621      	mov	r1, r4
 8003ed8:	4638      	mov	r0, r7
 8003eda:	f7ff fb67 	bl	80035ac <_malloc_r>
 8003ede:	4680      	mov	r8, r0
 8003ee0:	b908      	cbnz	r0, 8003ee6 <_realloc_r+0x44>
 8003ee2:	4645      	mov	r5, r8
 8003ee4:	e7ec      	b.n	8003ec0 <_realloc_r+0x1e>
 8003ee6:	42b4      	cmp	r4, r6
 8003ee8:	4622      	mov	r2, r4
 8003eea:	4629      	mov	r1, r5
 8003eec:	bf28      	it	cs
 8003eee:	4632      	movcs	r2, r6
 8003ef0:	f7ff ffc2 	bl	8003e78 <memcpy>
 8003ef4:	4629      	mov	r1, r5
 8003ef6:	4638      	mov	r0, r7
 8003ef8:	f7ff fae6 	bl	80034c8 <_free_r>
 8003efc:	e7f1      	b.n	8003ee2 <_realloc_r+0x40>

08003efe <__sfputc_r>:
 8003efe:	6893      	ldr	r3, [r2, #8]
 8003f00:	b410      	push	{r4}
 8003f02:	3b01      	subs	r3, #1
 8003f04:	2b00      	cmp	r3, #0
 8003f06:	6093      	str	r3, [r2, #8]
 8003f08:	da07      	bge.n	8003f1a <__sfputc_r+0x1c>
 8003f0a:	6994      	ldr	r4, [r2, #24]
 8003f0c:	42a3      	cmp	r3, r4
 8003f0e:	db01      	blt.n	8003f14 <__sfputc_r+0x16>
 8003f10:	290a      	cmp	r1, #10
 8003f12:	d102      	bne.n	8003f1a <__sfputc_r+0x1c>
 8003f14:	bc10      	pop	{r4}
 8003f16:	f000 b931 	b.w	800417c <__swbuf_r>
 8003f1a:	6813      	ldr	r3, [r2, #0]
 8003f1c:	1c58      	adds	r0, r3, #1
 8003f1e:	6010      	str	r0, [r2, #0]
 8003f20:	7019      	strb	r1, [r3, #0]
 8003f22:	4608      	mov	r0, r1
 8003f24:	bc10      	pop	{r4}
 8003f26:	4770      	bx	lr

08003f28 <__sfputs_r>:
 8003f28:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003f2a:	4606      	mov	r6, r0
 8003f2c:	460f      	mov	r7, r1
 8003f2e:	4614      	mov	r4, r2
 8003f30:	18d5      	adds	r5, r2, r3
 8003f32:	42ac      	cmp	r4, r5
 8003f34:	d101      	bne.n	8003f3a <__sfputs_r+0x12>
 8003f36:	2000      	movs	r0, #0
 8003f38:	e007      	b.n	8003f4a <__sfputs_r+0x22>
 8003f3a:	463a      	mov	r2, r7
 8003f3c:	4630      	mov	r0, r6
 8003f3e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003f42:	f7ff ffdc 	bl	8003efe <__sfputc_r>
 8003f46:	1c43      	adds	r3, r0, #1
 8003f48:	d1f3      	bne.n	8003f32 <__sfputs_r+0xa>
 8003f4a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08003f4c <_vfiprintf_r>:
 8003f4c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003f50:	460d      	mov	r5, r1
 8003f52:	4614      	mov	r4, r2
 8003f54:	4698      	mov	r8, r3
 8003f56:	4606      	mov	r6, r0
 8003f58:	b09d      	sub	sp, #116	@ 0x74
 8003f5a:	b118      	cbz	r0, 8003f64 <_vfiprintf_r+0x18>
 8003f5c:	6a03      	ldr	r3, [r0, #32]
 8003f5e:	b90b      	cbnz	r3, 8003f64 <_vfiprintf_r+0x18>
 8003f60:	f7ff f920 	bl	80031a4 <__sinit>
 8003f64:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8003f66:	07d9      	lsls	r1, r3, #31
 8003f68:	d405      	bmi.n	8003f76 <_vfiprintf_r+0x2a>
 8003f6a:	89ab      	ldrh	r3, [r5, #12]
 8003f6c:	059a      	lsls	r2, r3, #22
 8003f6e:	d402      	bmi.n	8003f76 <_vfiprintf_r+0x2a>
 8003f70:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8003f72:	f7ff fa88 	bl	8003486 <__retarget_lock_acquire_recursive>
 8003f76:	89ab      	ldrh	r3, [r5, #12]
 8003f78:	071b      	lsls	r3, r3, #28
 8003f7a:	d501      	bpl.n	8003f80 <_vfiprintf_r+0x34>
 8003f7c:	692b      	ldr	r3, [r5, #16]
 8003f7e:	b99b      	cbnz	r3, 8003fa8 <_vfiprintf_r+0x5c>
 8003f80:	4629      	mov	r1, r5
 8003f82:	4630      	mov	r0, r6
 8003f84:	f000 f938 	bl	80041f8 <__swsetup_r>
 8003f88:	b170      	cbz	r0, 8003fa8 <_vfiprintf_r+0x5c>
 8003f8a:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8003f8c:	07dc      	lsls	r4, r3, #31
 8003f8e:	d504      	bpl.n	8003f9a <_vfiprintf_r+0x4e>
 8003f90:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8003f94:	b01d      	add	sp, #116	@ 0x74
 8003f96:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003f9a:	89ab      	ldrh	r3, [r5, #12]
 8003f9c:	0598      	lsls	r0, r3, #22
 8003f9e:	d4f7      	bmi.n	8003f90 <_vfiprintf_r+0x44>
 8003fa0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8003fa2:	f7ff fa71 	bl	8003488 <__retarget_lock_release_recursive>
 8003fa6:	e7f3      	b.n	8003f90 <_vfiprintf_r+0x44>
 8003fa8:	2300      	movs	r3, #0
 8003faa:	9309      	str	r3, [sp, #36]	@ 0x24
 8003fac:	2320      	movs	r3, #32
 8003fae:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8003fb2:	2330      	movs	r3, #48	@ 0x30
 8003fb4:	f04f 0901 	mov.w	r9, #1
 8003fb8:	f8cd 800c 	str.w	r8, [sp, #12]
 8003fbc:	f8df 81a8 	ldr.w	r8, [pc, #424]	@ 8004168 <_vfiprintf_r+0x21c>
 8003fc0:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8003fc4:	4623      	mov	r3, r4
 8003fc6:	469a      	mov	sl, r3
 8003fc8:	f813 2b01 	ldrb.w	r2, [r3], #1
 8003fcc:	b10a      	cbz	r2, 8003fd2 <_vfiprintf_r+0x86>
 8003fce:	2a25      	cmp	r2, #37	@ 0x25
 8003fd0:	d1f9      	bne.n	8003fc6 <_vfiprintf_r+0x7a>
 8003fd2:	ebba 0b04 	subs.w	fp, sl, r4
 8003fd6:	d00b      	beq.n	8003ff0 <_vfiprintf_r+0xa4>
 8003fd8:	465b      	mov	r3, fp
 8003fda:	4622      	mov	r2, r4
 8003fdc:	4629      	mov	r1, r5
 8003fde:	4630      	mov	r0, r6
 8003fe0:	f7ff ffa2 	bl	8003f28 <__sfputs_r>
 8003fe4:	3001      	adds	r0, #1
 8003fe6:	f000 80a7 	beq.w	8004138 <_vfiprintf_r+0x1ec>
 8003fea:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8003fec:	445a      	add	r2, fp
 8003fee:	9209      	str	r2, [sp, #36]	@ 0x24
 8003ff0:	f89a 3000 	ldrb.w	r3, [sl]
 8003ff4:	2b00      	cmp	r3, #0
 8003ff6:	f000 809f 	beq.w	8004138 <_vfiprintf_r+0x1ec>
 8003ffa:	2300      	movs	r3, #0
 8003ffc:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8004000:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8004004:	f10a 0a01 	add.w	sl, sl, #1
 8004008:	9304      	str	r3, [sp, #16]
 800400a:	9307      	str	r3, [sp, #28]
 800400c:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8004010:	931a      	str	r3, [sp, #104]	@ 0x68
 8004012:	4654      	mov	r4, sl
 8004014:	2205      	movs	r2, #5
 8004016:	f814 1b01 	ldrb.w	r1, [r4], #1
 800401a:	4853      	ldr	r0, [pc, #332]	@ (8004168 <_vfiprintf_r+0x21c>)
 800401c:	f7ff ff1e 	bl	8003e5c <memchr>
 8004020:	9a04      	ldr	r2, [sp, #16]
 8004022:	b9d8      	cbnz	r0, 800405c <_vfiprintf_r+0x110>
 8004024:	06d1      	lsls	r1, r2, #27
 8004026:	bf44      	itt	mi
 8004028:	2320      	movmi	r3, #32
 800402a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800402e:	0713      	lsls	r3, r2, #28
 8004030:	bf44      	itt	mi
 8004032:	232b      	movmi	r3, #43	@ 0x2b
 8004034:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8004038:	f89a 3000 	ldrb.w	r3, [sl]
 800403c:	2b2a      	cmp	r3, #42	@ 0x2a
 800403e:	d015      	beq.n	800406c <_vfiprintf_r+0x120>
 8004040:	4654      	mov	r4, sl
 8004042:	2000      	movs	r0, #0
 8004044:	f04f 0c0a 	mov.w	ip, #10
 8004048:	9a07      	ldr	r2, [sp, #28]
 800404a:	4621      	mov	r1, r4
 800404c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8004050:	3b30      	subs	r3, #48	@ 0x30
 8004052:	2b09      	cmp	r3, #9
 8004054:	d94b      	bls.n	80040ee <_vfiprintf_r+0x1a2>
 8004056:	b1b0      	cbz	r0, 8004086 <_vfiprintf_r+0x13a>
 8004058:	9207      	str	r2, [sp, #28]
 800405a:	e014      	b.n	8004086 <_vfiprintf_r+0x13a>
 800405c:	eba0 0308 	sub.w	r3, r0, r8
 8004060:	fa09 f303 	lsl.w	r3, r9, r3
 8004064:	4313      	orrs	r3, r2
 8004066:	46a2      	mov	sl, r4
 8004068:	9304      	str	r3, [sp, #16]
 800406a:	e7d2      	b.n	8004012 <_vfiprintf_r+0xc6>
 800406c:	9b03      	ldr	r3, [sp, #12]
 800406e:	1d19      	adds	r1, r3, #4
 8004070:	681b      	ldr	r3, [r3, #0]
 8004072:	9103      	str	r1, [sp, #12]
 8004074:	2b00      	cmp	r3, #0
 8004076:	bfbb      	ittet	lt
 8004078:	425b      	neglt	r3, r3
 800407a:	f042 0202 	orrlt.w	r2, r2, #2
 800407e:	9307      	strge	r3, [sp, #28]
 8004080:	9307      	strlt	r3, [sp, #28]
 8004082:	bfb8      	it	lt
 8004084:	9204      	strlt	r2, [sp, #16]
 8004086:	7823      	ldrb	r3, [r4, #0]
 8004088:	2b2e      	cmp	r3, #46	@ 0x2e
 800408a:	d10a      	bne.n	80040a2 <_vfiprintf_r+0x156>
 800408c:	7863      	ldrb	r3, [r4, #1]
 800408e:	2b2a      	cmp	r3, #42	@ 0x2a
 8004090:	d132      	bne.n	80040f8 <_vfiprintf_r+0x1ac>
 8004092:	9b03      	ldr	r3, [sp, #12]
 8004094:	3402      	adds	r4, #2
 8004096:	1d1a      	adds	r2, r3, #4
 8004098:	681b      	ldr	r3, [r3, #0]
 800409a:	9203      	str	r2, [sp, #12]
 800409c:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80040a0:	9305      	str	r3, [sp, #20]
 80040a2:	f8df a0c8 	ldr.w	sl, [pc, #200]	@ 800416c <_vfiprintf_r+0x220>
 80040a6:	2203      	movs	r2, #3
 80040a8:	4650      	mov	r0, sl
 80040aa:	7821      	ldrb	r1, [r4, #0]
 80040ac:	f7ff fed6 	bl	8003e5c <memchr>
 80040b0:	b138      	cbz	r0, 80040c2 <_vfiprintf_r+0x176>
 80040b2:	2240      	movs	r2, #64	@ 0x40
 80040b4:	9b04      	ldr	r3, [sp, #16]
 80040b6:	eba0 000a 	sub.w	r0, r0, sl
 80040ba:	4082      	lsls	r2, r0
 80040bc:	4313      	orrs	r3, r2
 80040be:	3401      	adds	r4, #1
 80040c0:	9304      	str	r3, [sp, #16]
 80040c2:	f814 1b01 	ldrb.w	r1, [r4], #1
 80040c6:	2206      	movs	r2, #6
 80040c8:	4829      	ldr	r0, [pc, #164]	@ (8004170 <_vfiprintf_r+0x224>)
 80040ca:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80040ce:	f7ff fec5 	bl	8003e5c <memchr>
 80040d2:	2800      	cmp	r0, #0
 80040d4:	d03f      	beq.n	8004156 <_vfiprintf_r+0x20a>
 80040d6:	4b27      	ldr	r3, [pc, #156]	@ (8004174 <_vfiprintf_r+0x228>)
 80040d8:	bb1b      	cbnz	r3, 8004122 <_vfiprintf_r+0x1d6>
 80040da:	9b03      	ldr	r3, [sp, #12]
 80040dc:	3307      	adds	r3, #7
 80040de:	f023 0307 	bic.w	r3, r3, #7
 80040e2:	3308      	adds	r3, #8
 80040e4:	9303      	str	r3, [sp, #12]
 80040e6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80040e8:	443b      	add	r3, r7
 80040ea:	9309      	str	r3, [sp, #36]	@ 0x24
 80040ec:	e76a      	b.n	8003fc4 <_vfiprintf_r+0x78>
 80040ee:	460c      	mov	r4, r1
 80040f0:	2001      	movs	r0, #1
 80040f2:	fb0c 3202 	mla	r2, ip, r2, r3
 80040f6:	e7a8      	b.n	800404a <_vfiprintf_r+0xfe>
 80040f8:	2300      	movs	r3, #0
 80040fa:	f04f 0c0a 	mov.w	ip, #10
 80040fe:	4619      	mov	r1, r3
 8004100:	3401      	adds	r4, #1
 8004102:	9305      	str	r3, [sp, #20]
 8004104:	4620      	mov	r0, r4
 8004106:	f810 2b01 	ldrb.w	r2, [r0], #1
 800410a:	3a30      	subs	r2, #48	@ 0x30
 800410c:	2a09      	cmp	r2, #9
 800410e:	d903      	bls.n	8004118 <_vfiprintf_r+0x1cc>
 8004110:	2b00      	cmp	r3, #0
 8004112:	d0c6      	beq.n	80040a2 <_vfiprintf_r+0x156>
 8004114:	9105      	str	r1, [sp, #20]
 8004116:	e7c4      	b.n	80040a2 <_vfiprintf_r+0x156>
 8004118:	4604      	mov	r4, r0
 800411a:	2301      	movs	r3, #1
 800411c:	fb0c 2101 	mla	r1, ip, r1, r2
 8004120:	e7f0      	b.n	8004104 <_vfiprintf_r+0x1b8>
 8004122:	ab03      	add	r3, sp, #12
 8004124:	9300      	str	r3, [sp, #0]
 8004126:	462a      	mov	r2, r5
 8004128:	4630      	mov	r0, r6
 800412a:	4b13      	ldr	r3, [pc, #76]	@ (8004178 <_vfiprintf_r+0x22c>)
 800412c:	a904      	add	r1, sp, #16
 800412e:	f3af 8000 	nop.w
 8004132:	4607      	mov	r7, r0
 8004134:	1c78      	adds	r0, r7, #1
 8004136:	d1d6      	bne.n	80040e6 <_vfiprintf_r+0x19a>
 8004138:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800413a:	07d9      	lsls	r1, r3, #31
 800413c:	d405      	bmi.n	800414a <_vfiprintf_r+0x1fe>
 800413e:	89ab      	ldrh	r3, [r5, #12]
 8004140:	059a      	lsls	r2, r3, #22
 8004142:	d402      	bmi.n	800414a <_vfiprintf_r+0x1fe>
 8004144:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8004146:	f7ff f99f 	bl	8003488 <__retarget_lock_release_recursive>
 800414a:	89ab      	ldrh	r3, [r5, #12]
 800414c:	065b      	lsls	r3, r3, #25
 800414e:	f53f af1f 	bmi.w	8003f90 <_vfiprintf_r+0x44>
 8004152:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8004154:	e71e      	b.n	8003f94 <_vfiprintf_r+0x48>
 8004156:	ab03      	add	r3, sp, #12
 8004158:	9300      	str	r3, [sp, #0]
 800415a:	462a      	mov	r2, r5
 800415c:	4630      	mov	r0, r6
 800415e:	4b06      	ldr	r3, [pc, #24]	@ (8004178 <_vfiprintf_r+0x22c>)
 8004160:	a904      	add	r1, sp, #16
 8004162:	f7ff fc79 	bl	8003a58 <_printf_i>
 8004166:	e7e4      	b.n	8004132 <_vfiprintf_r+0x1e6>
 8004168:	08004a30 	.word	0x08004a30
 800416c:	08004a36 	.word	0x08004a36
 8004170:	08004a3a 	.word	0x08004a3a
 8004174:	00000000 	.word	0x00000000
 8004178:	08003f29 	.word	0x08003f29

0800417c <__swbuf_r>:
 800417c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800417e:	460e      	mov	r6, r1
 8004180:	4614      	mov	r4, r2
 8004182:	4605      	mov	r5, r0
 8004184:	b118      	cbz	r0, 800418e <__swbuf_r+0x12>
 8004186:	6a03      	ldr	r3, [r0, #32]
 8004188:	b90b      	cbnz	r3, 800418e <__swbuf_r+0x12>
 800418a:	f7ff f80b 	bl	80031a4 <__sinit>
 800418e:	69a3      	ldr	r3, [r4, #24]
 8004190:	60a3      	str	r3, [r4, #8]
 8004192:	89a3      	ldrh	r3, [r4, #12]
 8004194:	071a      	lsls	r2, r3, #28
 8004196:	d501      	bpl.n	800419c <__swbuf_r+0x20>
 8004198:	6923      	ldr	r3, [r4, #16]
 800419a:	b943      	cbnz	r3, 80041ae <__swbuf_r+0x32>
 800419c:	4621      	mov	r1, r4
 800419e:	4628      	mov	r0, r5
 80041a0:	f000 f82a 	bl	80041f8 <__swsetup_r>
 80041a4:	b118      	cbz	r0, 80041ae <__swbuf_r+0x32>
 80041a6:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 80041aa:	4638      	mov	r0, r7
 80041ac:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80041ae:	6823      	ldr	r3, [r4, #0]
 80041b0:	6922      	ldr	r2, [r4, #16]
 80041b2:	b2f6      	uxtb	r6, r6
 80041b4:	1a98      	subs	r0, r3, r2
 80041b6:	6963      	ldr	r3, [r4, #20]
 80041b8:	4637      	mov	r7, r6
 80041ba:	4283      	cmp	r3, r0
 80041bc:	dc05      	bgt.n	80041ca <__swbuf_r+0x4e>
 80041be:	4621      	mov	r1, r4
 80041c0:	4628      	mov	r0, r5
 80041c2:	f7ff fde7 	bl	8003d94 <_fflush_r>
 80041c6:	2800      	cmp	r0, #0
 80041c8:	d1ed      	bne.n	80041a6 <__swbuf_r+0x2a>
 80041ca:	68a3      	ldr	r3, [r4, #8]
 80041cc:	3b01      	subs	r3, #1
 80041ce:	60a3      	str	r3, [r4, #8]
 80041d0:	6823      	ldr	r3, [r4, #0]
 80041d2:	1c5a      	adds	r2, r3, #1
 80041d4:	6022      	str	r2, [r4, #0]
 80041d6:	701e      	strb	r6, [r3, #0]
 80041d8:	6962      	ldr	r2, [r4, #20]
 80041da:	1c43      	adds	r3, r0, #1
 80041dc:	429a      	cmp	r2, r3
 80041de:	d004      	beq.n	80041ea <__swbuf_r+0x6e>
 80041e0:	89a3      	ldrh	r3, [r4, #12]
 80041e2:	07db      	lsls	r3, r3, #31
 80041e4:	d5e1      	bpl.n	80041aa <__swbuf_r+0x2e>
 80041e6:	2e0a      	cmp	r6, #10
 80041e8:	d1df      	bne.n	80041aa <__swbuf_r+0x2e>
 80041ea:	4621      	mov	r1, r4
 80041ec:	4628      	mov	r0, r5
 80041ee:	f7ff fdd1 	bl	8003d94 <_fflush_r>
 80041f2:	2800      	cmp	r0, #0
 80041f4:	d0d9      	beq.n	80041aa <__swbuf_r+0x2e>
 80041f6:	e7d6      	b.n	80041a6 <__swbuf_r+0x2a>

080041f8 <__swsetup_r>:
 80041f8:	b538      	push	{r3, r4, r5, lr}
 80041fa:	4b29      	ldr	r3, [pc, #164]	@ (80042a0 <__swsetup_r+0xa8>)
 80041fc:	4605      	mov	r5, r0
 80041fe:	6818      	ldr	r0, [r3, #0]
 8004200:	460c      	mov	r4, r1
 8004202:	b118      	cbz	r0, 800420c <__swsetup_r+0x14>
 8004204:	6a03      	ldr	r3, [r0, #32]
 8004206:	b90b      	cbnz	r3, 800420c <__swsetup_r+0x14>
 8004208:	f7fe ffcc 	bl	80031a4 <__sinit>
 800420c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004210:	0719      	lsls	r1, r3, #28
 8004212:	d422      	bmi.n	800425a <__swsetup_r+0x62>
 8004214:	06da      	lsls	r2, r3, #27
 8004216:	d407      	bmi.n	8004228 <__swsetup_r+0x30>
 8004218:	2209      	movs	r2, #9
 800421a:	602a      	str	r2, [r5, #0]
 800421c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004220:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8004224:	81a3      	strh	r3, [r4, #12]
 8004226:	e033      	b.n	8004290 <__swsetup_r+0x98>
 8004228:	0758      	lsls	r0, r3, #29
 800422a:	d512      	bpl.n	8004252 <__swsetup_r+0x5a>
 800422c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800422e:	b141      	cbz	r1, 8004242 <__swsetup_r+0x4a>
 8004230:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8004234:	4299      	cmp	r1, r3
 8004236:	d002      	beq.n	800423e <__swsetup_r+0x46>
 8004238:	4628      	mov	r0, r5
 800423a:	f7ff f945 	bl	80034c8 <_free_r>
 800423e:	2300      	movs	r3, #0
 8004240:	6363      	str	r3, [r4, #52]	@ 0x34
 8004242:	89a3      	ldrh	r3, [r4, #12]
 8004244:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8004248:	81a3      	strh	r3, [r4, #12]
 800424a:	2300      	movs	r3, #0
 800424c:	6063      	str	r3, [r4, #4]
 800424e:	6923      	ldr	r3, [r4, #16]
 8004250:	6023      	str	r3, [r4, #0]
 8004252:	89a3      	ldrh	r3, [r4, #12]
 8004254:	f043 0308 	orr.w	r3, r3, #8
 8004258:	81a3      	strh	r3, [r4, #12]
 800425a:	6923      	ldr	r3, [r4, #16]
 800425c:	b94b      	cbnz	r3, 8004272 <__swsetup_r+0x7a>
 800425e:	89a3      	ldrh	r3, [r4, #12]
 8004260:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8004264:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004268:	d003      	beq.n	8004272 <__swsetup_r+0x7a>
 800426a:	4621      	mov	r1, r4
 800426c:	4628      	mov	r0, r5
 800426e:	f000 f88a 	bl	8004386 <__smakebuf_r>
 8004272:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004276:	f013 0201 	ands.w	r2, r3, #1
 800427a:	d00a      	beq.n	8004292 <__swsetup_r+0x9a>
 800427c:	2200      	movs	r2, #0
 800427e:	60a2      	str	r2, [r4, #8]
 8004280:	6962      	ldr	r2, [r4, #20]
 8004282:	4252      	negs	r2, r2
 8004284:	61a2      	str	r2, [r4, #24]
 8004286:	6922      	ldr	r2, [r4, #16]
 8004288:	b942      	cbnz	r2, 800429c <__swsetup_r+0xa4>
 800428a:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800428e:	d1c5      	bne.n	800421c <__swsetup_r+0x24>
 8004290:	bd38      	pop	{r3, r4, r5, pc}
 8004292:	0799      	lsls	r1, r3, #30
 8004294:	bf58      	it	pl
 8004296:	6962      	ldrpl	r2, [r4, #20]
 8004298:	60a2      	str	r2, [r4, #8]
 800429a:	e7f4      	b.n	8004286 <__swsetup_r+0x8e>
 800429c:	2000      	movs	r0, #0
 800429e:	e7f7      	b.n	8004290 <__swsetup_r+0x98>
 80042a0:	20000058 	.word	0x20000058

080042a4 <_raise_r>:
 80042a4:	291f      	cmp	r1, #31
 80042a6:	b538      	push	{r3, r4, r5, lr}
 80042a8:	4605      	mov	r5, r0
 80042aa:	460c      	mov	r4, r1
 80042ac:	d904      	bls.n	80042b8 <_raise_r+0x14>
 80042ae:	2316      	movs	r3, #22
 80042b0:	6003      	str	r3, [r0, #0]
 80042b2:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80042b6:	bd38      	pop	{r3, r4, r5, pc}
 80042b8:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 80042ba:	b112      	cbz	r2, 80042c2 <_raise_r+0x1e>
 80042bc:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80042c0:	b94b      	cbnz	r3, 80042d6 <_raise_r+0x32>
 80042c2:	4628      	mov	r0, r5
 80042c4:	f000 f830 	bl	8004328 <_getpid_r>
 80042c8:	4622      	mov	r2, r4
 80042ca:	4601      	mov	r1, r0
 80042cc:	4628      	mov	r0, r5
 80042ce:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80042d2:	f000 b817 	b.w	8004304 <_kill_r>
 80042d6:	2b01      	cmp	r3, #1
 80042d8:	d00a      	beq.n	80042f0 <_raise_r+0x4c>
 80042da:	1c59      	adds	r1, r3, #1
 80042dc:	d103      	bne.n	80042e6 <_raise_r+0x42>
 80042de:	2316      	movs	r3, #22
 80042e0:	6003      	str	r3, [r0, #0]
 80042e2:	2001      	movs	r0, #1
 80042e4:	e7e7      	b.n	80042b6 <_raise_r+0x12>
 80042e6:	2100      	movs	r1, #0
 80042e8:	4620      	mov	r0, r4
 80042ea:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 80042ee:	4798      	blx	r3
 80042f0:	2000      	movs	r0, #0
 80042f2:	e7e0      	b.n	80042b6 <_raise_r+0x12>

080042f4 <raise>:
 80042f4:	4b02      	ldr	r3, [pc, #8]	@ (8004300 <raise+0xc>)
 80042f6:	4601      	mov	r1, r0
 80042f8:	6818      	ldr	r0, [r3, #0]
 80042fa:	f7ff bfd3 	b.w	80042a4 <_raise_r>
 80042fe:	bf00      	nop
 8004300:	20000058 	.word	0x20000058

08004304 <_kill_r>:
 8004304:	b538      	push	{r3, r4, r5, lr}
 8004306:	2300      	movs	r3, #0
 8004308:	4d06      	ldr	r5, [pc, #24]	@ (8004324 <_kill_r+0x20>)
 800430a:	4604      	mov	r4, r0
 800430c:	4608      	mov	r0, r1
 800430e:	4611      	mov	r1, r2
 8004310:	602b      	str	r3, [r5, #0]
 8004312:	f7fc fa60 	bl	80007d6 <_kill>
 8004316:	1c43      	adds	r3, r0, #1
 8004318:	d102      	bne.n	8004320 <_kill_r+0x1c>
 800431a:	682b      	ldr	r3, [r5, #0]
 800431c:	b103      	cbz	r3, 8004320 <_kill_r+0x1c>
 800431e:	6023      	str	r3, [r4, #0]
 8004320:	bd38      	pop	{r3, r4, r5, pc}
 8004322:	bf00      	nop
 8004324:	20000380 	.word	0x20000380

08004328 <_getpid_r>:
 8004328:	f7fc ba4e 	b.w	80007c8 <_getpid>

0800432c <_malloc_usable_size_r>:
 800432c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004330:	1f18      	subs	r0, r3, #4
 8004332:	2b00      	cmp	r3, #0
 8004334:	bfbc      	itt	lt
 8004336:	580b      	ldrlt	r3, [r1, r0]
 8004338:	18c0      	addlt	r0, r0, r3
 800433a:	4770      	bx	lr

0800433c <__swhatbuf_r>:
 800433c:	b570      	push	{r4, r5, r6, lr}
 800433e:	460c      	mov	r4, r1
 8004340:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004344:	4615      	mov	r5, r2
 8004346:	2900      	cmp	r1, #0
 8004348:	461e      	mov	r6, r3
 800434a:	b096      	sub	sp, #88	@ 0x58
 800434c:	da0c      	bge.n	8004368 <__swhatbuf_r+0x2c>
 800434e:	89a3      	ldrh	r3, [r4, #12]
 8004350:	2100      	movs	r1, #0
 8004352:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8004356:	bf14      	ite	ne
 8004358:	2340      	movne	r3, #64	@ 0x40
 800435a:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800435e:	2000      	movs	r0, #0
 8004360:	6031      	str	r1, [r6, #0]
 8004362:	602b      	str	r3, [r5, #0]
 8004364:	b016      	add	sp, #88	@ 0x58
 8004366:	bd70      	pop	{r4, r5, r6, pc}
 8004368:	466a      	mov	r2, sp
 800436a:	f000 f849 	bl	8004400 <_fstat_r>
 800436e:	2800      	cmp	r0, #0
 8004370:	dbed      	blt.n	800434e <__swhatbuf_r+0x12>
 8004372:	9901      	ldr	r1, [sp, #4]
 8004374:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8004378:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800437c:	4259      	negs	r1, r3
 800437e:	4159      	adcs	r1, r3
 8004380:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8004384:	e7eb      	b.n	800435e <__swhatbuf_r+0x22>

08004386 <__smakebuf_r>:
 8004386:	898b      	ldrh	r3, [r1, #12]
 8004388:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800438a:	079d      	lsls	r5, r3, #30
 800438c:	4606      	mov	r6, r0
 800438e:	460c      	mov	r4, r1
 8004390:	d507      	bpl.n	80043a2 <__smakebuf_r+0x1c>
 8004392:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8004396:	6023      	str	r3, [r4, #0]
 8004398:	6123      	str	r3, [r4, #16]
 800439a:	2301      	movs	r3, #1
 800439c:	6163      	str	r3, [r4, #20]
 800439e:	b003      	add	sp, #12
 80043a0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80043a2:	466a      	mov	r2, sp
 80043a4:	ab01      	add	r3, sp, #4
 80043a6:	f7ff ffc9 	bl	800433c <__swhatbuf_r>
 80043aa:	9f00      	ldr	r7, [sp, #0]
 80043ac:	4605      	mov	r5, r0
 80043ae:	4639      	mov	r1, r7
 80043b0:	4630      	mov	r0, r6
 80043b2:	f7ff f8fb 	bl	80035ac <_malloc_r>
 80043b6:	b948      	cbnz	r0, 80043cc <__smakebuf_r+0x46>
 80043b8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80043bc:	059a      	lsls	r2, r3, #22
 80043be:	d4ee      	bmi.n	800439e <__smakebuf_r+0x18>
 80043c0:	f023 0303 	bic.w	r3, r3, #3
 80043c4:	f043 0302 	orr.w	r3, r3, #2
 80043c8:	81a3      	strh	r3, [r4, #12]
 80043ca:	e7e2      	b.n	8004392 <__smakebuf_r+0xc>
 80043cc:	89a3      	ldrh	r3, [r4, #12]
 80043ce:	e9c4 0704 	strd	r0, r7, [r4, #16]
 80043d2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80043d6:	81a3      	strh	r3, [r4, #12]
 80043d8:	9b01      	ldr	r3, [sp, #4]
 80043da:	6020      	str	r0, [r4, #0]
 80043dc:	b15b      	cbz	r3, 80043f6 <__smakebuf_r+0x70>
 80043de:	4630      	mov	r0, r6
 80043e0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80043e4:	f000 f81e 	bl	8004424 <_isatty_r>
 80043e8:	b128      	cbz	r0, 80043f6 <__smakebuf_r+0x70>
 80043ea:	89a3      	ldrh	r3, [r4, #12]
 80043ec:	f023 0303 	bic.w	r3, r3, #3
 80043f0:	f043 0301 	orr.w	r3, r3, #1
 80043f4:	81a3      	strh	r3, [r4, #12]
 80043f6:	89a3      	ldrh	r3, [r4, #12]
 80043f8:	431d      	orrs	r5, r3
 80043fa:	81a5      	strh	r5, [r4, #12]
 80043fc:	e7cf      	b.n	800439e <__smakebuf_r+0x18>
	...

08004400 <_fstat_r>:
 8004400:	b538      	push	{r3, r4, r5, lr}
 8004402:	2300      	movs	r3, #0
 8004404:	4d06      	ldr	r5, [pc, #24]	@ (8004420 <_fstat_r+0x20>)
 8004406:	4604      	mov	r4, r0
 8004408:	4608      	mov	r0, r1
 800440a:	4611      	mov	r1, r2
 800440c:	602b      	str	r3, [r5, #0]
 800440e:	f7fc fa41 	bl	8000894 <_fstat>
 8004412:	1c43      	adds	r3, r0, #1
 8004414:	d102      	bne.n	800441c <_fstat_r+0x1c>
 8004416:	682b      	ldr	r3, [r5, #0]
 8004418:	b103      	cbz	r3, 800441c <_fstat_r+0x1c>
 800441a:	6023      	str	r3, [r4, #0]
 800441c:	bd38      	pop	{r3, r4, r5, pc}
 800441e:	bf00      	nop
 8004420:	20000380 	.word	0x20000380

08004424 <_isatty_r>:
 8004424:	b538      	push	{r3, r4, r5, lr}
 8004426:	2300      	movs	r3, #0
 8004428:	4d05      	ldr	r5, [pc, #20]	@ (8004440 <_isatty_r+0x1c>)
 800442a:	4604      	mov	r4, r0
 800442c:	4608      	mov	r0, r1
 800442e:	602b      	str	r3, [r5, #0]
 8004430:	f7fc fa3f 	bl	80008b2 <_isatty>
 8004434:	1c43      	adds	r3, r0, #1
 8004436:	d102      	bne.n	800443e <_isatty_r+0x1a>
 8004438:	682b      	ldr	r3, [r5, #0]
 800443a:	b103      	cbz	r3, 800443e <_isatty_r+0x1a>
 800443c:	6023      	str	r3, [r4, #0]
 800443e:	bd38      	pop	{r3, r4, r5, pc}
 8004440:	20000380 	.word	0x20000380

08004444 <_init>:
 8004444:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004446:	bf00      	nop
 8004448:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800444a:	bc08      	pop	{r3}
 800444c:	469e      	mov	lr, r3
 800444e:	4770      	bx	lr

08004450 <_fini>:
 8004450:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004452:	bf00      	nop
 8004454:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004456:	bc08      	pop	{r3}
 8004458:	469e      	mov	lr, r3
 800445a:	4770      	bx	lr
