<!DOCTYPE html>
<html xmlns="http://www.w3.org/1999/xhtml" lang="" xml:lang="">
<head>
  <meta charset="utf-8" />
  <meta name="generator" content="pandoc" />
  <meta name="viewport" content="width=device-width, initial-scale=1.0, user-scalable=yes" />
  <title>Vyges Full Adder IP - Test Harness Report</title>
  <style>
    code{white-space: pre-wrap;}
    span.smallcaps{font-variant: small-caps;}
    div.columns{display: flex; gap: min(4vw, 1.5em);}
    div.column{flex: auto; overflow-x: auto;}
    div.hanging-indent{margin-left: 1.5em; text-indent: -1.5em;}
    /* The extra [class] is a hack that increases specificity enough to
       override a similar rule in reveal.js */
    ul.task-list[class]{list-style: none;}
    ul.task-list li input[type="checkbox"] {
      font-size: inherit;
      width: 0.8em;
      margin: 0 0.8em 0.2em -1.6em;
      vertical-align: middle;
    }
    .display.math{display: block; text-align: center; margin: 0.5rem auto;}
  </style>
  <link rel="stylesheet" href="public/report-style.css" />
</head>
<body>
<header id="title-block-header">
<h1 class="title">Vyges Full Adder IP - Test Harness Report</h1>
</header>
<h1 id="vyges-full-adder-ip---test-harness-report">Vyges Full Adder IP -
Test Harness Report</h1>
<p><strong>IP Block</strong>: vyges/full-adder-ip<br />
<strong>Design Version</strong>: 1.0.0<br />
<strong>Generated On</strong>: 2025-07-18 18:40:55 UTC<br />
<strong>Author</strong>: Vyges Team<br />
<strong>Generated By</strong>: Vyges Test Harness Report Generator
v1.0<br />
<strong>Platform</strong>: Vyges - Build Silicon Like Software</p>
<hr />
<h2 id="environment">1. Environment</h2>
<ul>
<li><strong>OS/Platform</strong>: Linux pkrvmq0rgcvqdmg
6.11.0-1018-azure #18~24.04.1-Ubuntu SMP Sat Jun 28 04:46:03 UTC 2025
x86_64 x86_64 x86_64 GNU/Linux</li>
<li><strong>Python Version</strong>: 3.10.18</li>
<li><strong>Git Commit</strong>: 719a6ed</li>
<li><strong>Branch</strong>: main</li>
</ul>
<hr />
<h2 id="implementation-summary">2. Implementation Summary</h2>
<h3 id="full-adder-implementations">Full Adder Implementations</h3>
<ul>
<li><strong>full_adder.v</strong>: Full adder implementation</li>
<li><strong>full_adder_half_adder.v</strong>: Full adder
implementation</li>
<li><strong>full_adder_simple.v</strong>: Full adder implementation</li>
</ul>
<h3 id="testbench-structure">Testbench Structure</h3>
<ul>
<li><strong>SystemVerilog Testbenches</strong>: tb_full_adder.v,
tb_full_adder_half_adder.v, tb_full_adder_simple.v</li>
<li><strong>UVM Testbenches</strong>: None found</li>
<li><strong>cocotb Testbenches</strong>: test_full_adder_simple.py,
test_full_adder_half_adder.py, test_all_implementations.py,
test_full_adder.py</li>
<li><strong>Stimulus Type</strong>: Directed test vectors</li>
<li><strong>Coverage</strong>: Functional verification</li>
</ul>
<hr />
<h2 id="simulation-results">3. Simulation Results</h2>
<h3 id="icarus-verilog-simulation">Icarus Verilog Simulation</h3>
<ul>
<li>Waveform: tb/sv_tb/full_adder.vcd</li>
<li>Simulation Log: tb/sv_tb/simv.out</li>
</ul>
<h3 id="verilator-simulation">Verilator Simulation</h3>
<ul>
<li>Verilator Wrapper: tb/sv_tb/verilator_wrapper.cpp</li>
<li>Verilator Wrapper: tb/sv_tb/verilator_wrapper_half_adder.cpp</li>
<li>Verilator Wrapper: tb/sv_tb/verilator_wrapper_simple.cpp</li>
</ul>
<h3 id="cocotb-simulation">Cocotb Simulation</h3>
<p>test_full_adder_simple.py, test_full_adder_half_adder.py,
test_all_implementations.py, test_full_adder.py</p>
<h3 id="overall-test-summary">Overall Test Summary</h3>
<ul>
<li><strong>Total Test Cases</strong>: 18</li>
<li><strong>Passed</strong>: 18</li>
<li><strong>Failed</strong>: 0</li>
<li><strong>Success Rate</strong>: 100.0%</li>
</ul>
<hr />
<h2 id="synthesis-results">4. Synthesis Results</h2>
<h3 id="asic-synthesis">ASIC Synthesis</h3>
<ul>
<li>Report: flow/yosys/gate_analysis_report.md</li>
<li>Report: flow/yosys/synthesis_report.md</li>
<li>Report: flow/yosys/README.md</li>
<li>Report: flow/yosys/comprehensive_report.md</li>
</ul>
<h3 id="fpga-synthesis">FPGA Synthesis</h3>
<ul>
<li>Report: flow/fpga/fpga_analysis_report.md</li>
<li>Report: flow/fpga/README.md</li>
<li>Report: flow/fpga/comprehensive_fpga_report.md</li>
<li>Report: flow/fpga/fpga_resource_analysis_report.md</li>
</ul>
<hr />
<h2 id="code-quality">5. Code Quality</h2>
<h3 id="linting-results">Linting Results</h3>
<ul>
<li>Verilator linting completed</li>
</ul>
<h3 id="file-structure-validation">File Structure Validation</h3>
<ul>
<li>Project structure validated</li>
</ul>
<hr />
<h2 id="known-issues">6. Known Issues</h2>
<ul>
<li>None reported</li>
</ul>
<hr />
<h2 id="additional-notes">7. Additional Notes</h2>
<p>Auto-generated comprehensive test report for Vyges Full Adder IP. All
implementations verified with multiple simulators and synthesis tools
using the Vyges Platform.</p>
<hr />
<div class="vyges-footer">
    <p>This report was automatically generated.</p>
    <p>Copyright (c) 2025 Vyges, Inc. All rights reserved.</p>
    <p>Powered by Vyges - Build Silicon Like Software</p>
    <p><strong>Build IP Not Boilerplate</strong></p>
</div>
</body>
</html>
