

================================================================
== Vivado HLS Report for 'separate_complex_wlo'
================================================================
* Date:           Sun Jul 31 13:35:40 2022

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        dnn
* Solution:       wordlength_opt
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.482|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   54|   54|   54|   54|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------+-----+-----+----------+-----------+-----------+------+----------+
        |              |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name  | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------+-----+-----+----------+-----------+-----------+------+----------+
        |- separation  |   52|   52|         2|          1|          1|    52|    yes   |
        +--------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|     49|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      0|     128|     42|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|     63|    -|
|Register         |        -|      -|      18|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|     146|    154|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+----+----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E| FF | LUT| URAM|
    +-------------------------+----------------------+---------+-------+----+----+-----+
    |DNN_wlo_sptohp_32bkb_U1  |DNN_wlo_sptohp_32bkb  |        0|      0|  64|  21|    0|
    |DNN_wlo_sptohp_32bkb_U2  |DNN_wlo_sptohp_32bkb  |        0|      0|  64|  21|    0|
    +-------------------------+----------------------+---------+-------+----+----+-----+
    |Total                    |                      |        0|      0| 128|  42|    0|
    +-------------------------+----------------------+---------+-------+----+----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |add_ln484_fu_154_p2               |     +    |      0|  0|  15|           6|           7|
    |i_fu_111_p2                       |     +    |      0|  0|  15|           6|           1|
    |ap_block_pp0_stage0_11001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage0_iter0  |    and   |      0|  0|   2|           1|           1|
    |icmp_ln480_fu_105_p2              |   icmp   |      0|  0|  11|           6|           5|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |      0|  0|   2|           2|           1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0|  49|          23|          18|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+----+-----------+-----+-----------+
    |             Name            | LUT| Input Size| Bits| Total Bits|
    +-----------------------------+----+-----------+-----+-----------+
    |LS_stream_TDATA_blk_n        |   9|          2|    1|          2|
    |ap_NS_fsm                    |  21|          4|    1|          4|
    |ap_enable_reg_pp0_iter1      |  15|          3|    1|          3|
    |ap_phi_mux_i_0_phi_fu_89_p4  |   9|          2|    6|         12|
    |i_0_reg_85                   |   9|          2|    6|         12|
    +-----------------------------+----+-----------+-----+-----------+
    |Total                        |  63|         13|   15|         33|
    +-----------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+---+----+-----+-----------+
    |           Name          | FF| LUT| Bits| Const Bits|
    +-------------------------+---+----+-----+-----------+
    |ap_CS_fsm                |  3|   0|    3|          0|
    |ap_enable_reg_pp0_iter0  |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |  1|   0|    1|          0|
    |i_0_reg_85               |  6|   0|    6|          0|
    |i_reg_169                |  6|   0|    6|          0|
    |icmp_ln480_reg_165       |  1|   0|    1|          0|
    +-------------------------+---+----+-----+-----------+
    |Total                    | 18|   0|   18|          0|
    +-------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+----------------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+------------------+-----+-----+------------+----------------------+--------------+
|ap_clk            |  in |    1| ap_ctrl_hs | separate_complex_wlo | return value |
|ap_rst            |  in |    1| ap_ctrl_hs | separate_complex_wlo | return value |
|ap_start          |  in |    1| ap_ctrl_hs | separate_complex_wlo | return value |
|ap_done           | out |    1| ap_ctrl_hs | separate_complex_wlo | return value |
|ap_idle           | out |    1| ap_ctrl_hs | separate_complex_wlo | return value |
|ap_ready          | out |    1| ap_ctrl_hs | separate_complex_wlo | return value |
|LS_stream_TDATA   |  in |   64|    axis    |   LS_stream_V_data   |    pointer   |
|LS_stream_TVALID  |  in |    1|    axis    |   LS_stream_V_data   |    pointer   |
|LS_stream_TREADY  | out |    1|    axis    |  LS_stream_V_last_V  |    pointer   |
|LS_stream_TLAST   |  in |    1|    axis    |  LS_stream_V_last_V  |    pointer   |
|sep_address0      | out |    7|  ap_memory |          sep         |     array    |
|sep_ce0           | out |    1|  ap_memory |          sep         |     array    |
|sep_we0           | out |    1|  ap_memory |          sep         |     array    |
|sep_d0            | out |   16|  ap_memory |          sep         |     array    |
|sep_address1      | out |    7|  ap_memory |          sep         |     array    |
|sep_ce1           | out |    1|  ap_memory |          sep         |     array    |
|sep_we1           | out |    1|  ap_memory |          sep         |     array    |
|sep_d1            | out |   16|  ap_memory |          sep         |     array    |
+------------------+-----+-----+------------+----------------------+--------------+

