<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.5"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>XeTLA: Member List</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
  $(document).ready(function() { init_search(); });
/* @license-end */
</script>
<script type="text/x-mathjax-config">
MathJax.Hub.Config({
  extensions: ["tex2jax.js"],
  jax: ["input/TeX","output/HTML-CSS"],
});
</script>
<script type="text/javascript" async="async" src="https://cdnjs.cloudflare.com/ajax/libs/mathjax/2.7.5/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">XeTLA<span id="projectnumber">&#160;v0.3.4</span>
   </div>
   <div id="projectbrief">IntelÂ® Xe Templates for Linear Algebra - API Definition Document</div>
  </td>
    <td>        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <span id="MSearchSelect"                onmouseover="return searchBox.OnSearchSelectShow()"                onmouseout="return searchBox.OnSearchSelectHide()">&#160;</span>
          <input type="text" id="MSearchField" value="" placeholder="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.svg" alt=""/></a>
          </span>
        </div>
</td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.5 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(document).ready(function(){initNavTree('structgpu_1_1xetla_1_1subgroup_1_1tile__mma__t_3_01matAcc__dst__t___00_01matAcc__src__t___00_01m844ec3bc6e507a60cbd6eca3f5605736.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div class="header">
  <div class="headertitle"><div class="title">gpu::xetla::subgroup::tile_mma_t&lt; matAcc_dst_t_, matAcc_src_t_, matB_t_, matA_t_, mma_engine::fpu, gpu_arch::Xe &gt; Member List</div></div>
</div><!--header-->
<div class="contents">

<p>This is the complete list of members for <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1tile__mma__t_3_01matAcc__dst__t___00_01matAcc__src__t___00_01m844ec3bc6e507a60cbd6eca3f5605736.html">gpu::xetla::subgroup::tile_mma_t&lt; matAcc_dst_t_, matAcc_src_t_, matB_t_, matA_t_, mma_engine::fpu, gpu_arch::Xe &gt;</a>, including all inherited members.</p>
<table class="directory">
  <tr class="even"><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1tile__mma__t_3_01matAcc__dst__t___00_01matAcc__src__t___00_01m844ec3bc6e507a60cbd6eca3f5605736.html#a4df32c633c62e4c07c86f030335815cd">a_block_elems</a></td><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1tile__mma__t_3_01matAcc__dst__t___00_01matAcc__src__t___00_01m844ec3bc6e507a60cbd6eca3f5605736.html">gpu::xetla::subgroup::tile_mma_t&lt; matAcc_dst_t_, matAcc_src_t_, matB_t_, matA_t_, mma_engine::fpu, gpu_arch::Xe &gt;</a></td><td class="entry"><span class="mlabel">static</span></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1tile__mma__t_3_01matAcc__dst__t___00_01matAcc__src__t___00_01m844ec3bc6e507a60cbd6eca3f5605736.html#adacba3ec0bb4f02bc0cb138f21f68e02">a_block_size_h</a></td><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1tile__mma__t_3_01matAcc__dst__t___00_01matAcc__src__t___00_01m844ec3bc6e507a60cbd6eca3f5605736.html">gpu::xetla::subgroup::tile_mma_t&lt; matAcc_dst_t_, matAcc_src_t_, matB_t_, matA_t_, mma_engine::fpu, gpu_arch::Xe &gt;</a></td><td class="entry"><span class="mlabel">static</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1tile__mma__t_3_01matAcc__dst__t___00_01matAcc__src__t___00_01m844ec3bc6e507a60cbd6eca3f5605736.html#a775b60749894d9e5353a64b15a694b13">a_block_size_w</a></td><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1tile__mma__t_3_01matAcc__dst__t___00_01matAcc__src__t___00_01m844ec3bc6e507a60cbd6eca3f5605736.html">gpu::xetla::subgroup::tile_mma_t&lt; matAcc_dst_t_, matAcc_src_t_, matB_t_, matA_t_, mma_engine::fpu, gpu_arch::Xe &gt;</a></td><td class="entry"><span class="mlabel">static</span></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1tile__mma__t_3_01matAcc__dst__t___00_01matAcc__src__t___00_01m844ec3bc6e507a60cbd6eca3f5605736.html#a1d9b7ca750731bb0a451b577342eecd2">a_tile_elems</a></td><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1tile__mma__t_3_01matAcc__dst__t___00_01matAcc__src__t___00_01m844ec3bc6e507a60cbd6eca3f5605736.html">gpu::xetla::subgroup::tile_mma_t&lt; matAcc_dst_t_, matAcc_src_t_, matB_t_, matA_t_, mma_engine::fpu, gpu_arch::Xe &gt;</a></td><td class="entry"><span class="mlabel">static</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1tile__mma__t_3_01matAcc__dst__t___00_01matAcc__src__t___00_01m844ec3bc6e507a60cbd6eca3f5605736.html#aff6edb11604b6e523745d4be845c9831">a_tile_size_x</a></td><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1tile__mma__t_3_01matAcc__dst__t___00_01matAcc__src__t___00_01m844ec3bc6e507a60cbd6eca3f5605736.html">gpu::xetla::subgroup::tile_mma_t&lt; matAcc_dst_t_, matAcc_src_t_, matB_t_, matA_t_, mma_engine::fpu, gpu_arch::Xe &gt;</a></td><td class="entry"><span class="mlabel">static</span></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1tile__mma__t_3_01matAcc__dst__t___00_01matAcc__src__t___00_01m844ec3bc6e507a60cbd6eca3f5605736.html#a83bf322d8cdfd725dd4a49a599623810">a_tile_size_y</a></td><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1tile__mma__t_3_01matAcc__dst__t___00_01matAcc__src__t___00_01m844ec3bc6e507a60cbd6eca3f5605736.html">gpu::xetla::subgroup::tile_mma_t&lt; matAcc_dst_t_, matAcc_src_t_, matB_t_, matA_t_, mma_engine::fpu, gpu_arch::Xe &gt;</a></td><td class="entry"><span class="mlabel">static</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1tile__mma__t_3_01matAcc__dst__t___00_01matAcc__src__t___00_01m844ec3bc6e507a60cbd6eca3f5605736.html#aa6a4c9ed4eec2a34e1e427b1dd1ebe55">arch_attr</a> typedef</td><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1tile__mma__t_3_01matAcc__dst__t___00_01matAcc__src__t___00_01m844ec3bc6e507a60cbd6eca3f5605736.html">gpu::xetla::subgroup::tile_mma_t&lt; matAcc_dst_t_, matAcc_src_t_, matB_t_, matA_t_, mma_engine::fpu, gpu_arch::Xe &gt;</a></td><td class="entry"></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1tile__mma__t_3_01matAcc__dst__t___00_01matAcc__src__t___00_01m844ec3bc6e507a60cbd6eca3f5605736.html#ae368c2b6ab738de6e46db49177ec20be">b_block_elems</a></td><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1tile__mma__t_3_01matAcc__dst__t___00_01matAcc__src__t___00_01m844ec3bc6e507a60cbd6eca3f5605736.html">gpu::xetla::subgroup::tile_mma_t&lt; matAcc_dst_t_, matAcc_src_t_, matB_t_, matA_t_, mma_engine::fpu, gpu_arch::Xe &gt;</a></td><td class="entry"><span class="mlabel">static</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1tile__mma__t_3_01matAcc__dst__t___00_01matAcc__src__t___00_01m844ec3bc6e507a60cbd6eca3f5605736.html#a56da8e38c81f77d94f6fd3e6a25970d1">b_block_size_x</a></td><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1tile__mma__t_3_01matAcc__dst__t___00_01matAcc__src__t___00_01m844ec3bc6e507a60cbd6eca3f5605736.html">gpu::xetla::subgroup::tile_mma_t&lt; matAcc_dst_t_, matAcc_src_t_, matB_t_, matA_t_, mma_engine::fpu, gpu_arch::Xe &gt;</a></td><td class="entry"><span class="mlabel">static</span></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1tile__mma__t_3_01matAcc__dst__t___00_01matAcc__src__t___00_01m844ec3bc6e507a60cbd6eca3f5605736.html#a9e990db55df2ab5fc8ffbad5da0ff896">b_block_size_y</a></td><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1tile__mma__t_3_01matAcc__dst__t___00_01matAcc__src__t___00_01m844ec3bc6e507a60cbd6eca3f5605736.html">gpu::xetla::subgroup::tile_mma_t&lt; matAcc_dst_t_, matAcc_src_t_, matB_t_, matA_t_, mma_engine::fpu, gpu_arch::Xe &gt;</a></td><td class="entry"><span class="mlabel">static</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1tile__mma__t_3_01matAcc__dst__t___00_01matAcc__src__t___00_01m844ec3bc6e507a60cbd6eca3f5605736.html#a727bdf31cf22e82a15176cf0b61907eb">b_tile_elems</a></td><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1tile__mma__t_3_01matAcc__dst__t___00_01matAcc__src__t___00_01m844ec3bc6e507a60cbd6eca3f5605736.html">gpu::xetla::subgroup::tile_mma_t&lt; matAcc_dst_t_, matAcc_src_t_, matB_t_, matA_t_, mma_engine::fpu, gpu_arch::Xe &gt;</a></td><td class="entry"><span class="mlabel">static</span></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1tile__mma__t_3_01matAcc__dst__t___00_01matAcc__src__t___00_01m844ec3bc6e507a60cbd6eca3f5605736.html#a9c5da0097936e7fb8b90f8ee63de89d2">b_tile_size_x</a></td><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1tile__mma__t_3_01matAcc__dst__t___00_01matAcc__src__t___00_01m844ec3bc6e507a60cbd6eca3f5605736.html">gpu::xetla::subgroup::tile_mma_t&lt; matAcc_dst_t_, matAcc_src_t_, matB_t_, matA_t_, mma_engine::fpu, gpu_arch::Xe &gt;</a></td><td class="entry"><span class="mlabel">static</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1tile__mma__t_3_01matAcc__dst__t___00_01matAcc__src__t___00_01m844ec3bc6e507a60cbd6eca3f5605736.html#a63ba53488eb6cce847d41180735ab17d">b_tile_size_y</a></td><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1tile__mma__t_3_01matAcc__dst__t___00_01matAcc__src__t___00_01m844ec3bc6e507a60cbd6eca3f5605736.html">gpu::xetla::subgroup::tile_mma_t&lt; matAcc_dst_t_, matAcc_src_t_, matB_t_, matA_t_, mma_engine::fpu, gpu_arch::Xe &gt;</a></td><td class="entry"><span class="mlabel">static</span></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1tile__mma__t_3_01matAcc__dst__t___00_01matAcc__src__t___00_01m844ec3bc6e507a60cbd6eca3f5605736.html#adabb703eb7a0f1b7c655e3fbdb3c2af6">block_elems</a></td><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1tile__mma__t_3_01matAcc__dst__t___00_01matAcc__src__t___00_01m844ec3bc6e507a60cbd6eca3f5605736.html">gpu::xetla::subgroup::tile_mma_t&lt; matAcc_dst_t_, matAcc_src_t_, matB_t_, matA_t_, mma_engine::fpu, gpu_arch::Xe &gt;</a></td><td class="entry"><span class="mlabel">static</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1tile__mma__t_3_01matAcc__dst__t___00_01matAcc__src__t___00_01m844ec3bc6e507a60cbd6eca3f5605736.html#aa0d3837058e7bc1a0d70d6b1f1a23736">block_size_k</a></td><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1tile__mma__t_3_01matAcc__dst__t___00_01matAcc__src__t___00_01m844ec3bc6e507a60cbd6eca3f5605736.html">gpu::xetla::subgroup::tile_mma_t&lt; matAcc_dst_t_, matAcc_src_t_, matB_t_, matA_t_, mma_engine::fpu, gpu_arch::Xe &gt;</a></td><td class="entry"><span class="mlabel">static</span></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1tile__mma__t_3_01matAcc__dst__t___00_01matAcc__src__t___00_01m844ec3bc6e507a60cbd6eca3f5605736.html#a3d43959344bc6c6066e22db070a4192c">block_size_m</a></td><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1tile__mma__t_3_01matAcc__dst__t___00_01matAcc__src__t___00_01m844ec3bc6e507a60cbd6eca3f5605736.html">gpu::xetla::subgroup::tile_mma_t&lt; matAcc_dst_t_, matAcc_src_t_, matB_t_, matA_t_, mma_engine::fpu, gpu_arch::Xe &gt;</a></td><td class="entry"><span class="mlabel">static</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1tile__mma__t_3_01matAcc__dst__t___00_01matAcc__src__t___00_01m844ec3bc6e507a60cbd6eca3f5605736.html#aaffb4ee34d6befdb049597d4ce6123ff">block_size_n</a></td><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1tile__mma__t_3_01matAcc__dst__t___00_01matAcc__src__t___00_01m844ec3bc6e507a60cbd6eca3f5605736.html">gpu::xetla::subgroup::tile_mma_t&lt; matAcc_dst_t_, matAcc_src_t_, matB_t_, matA_t_, mma_engine::fpu, gpu_arch::Xe &gt;</a></td><td class="entry"><span class="mlabel">static</span></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1tile__mma__t_3_01matAcc__dst__t___00_01matAcc__src__t___00_01m844ec3bc6e507a60cbd6eca3f5605736.html#a24f752e3e8bfa9f2ab50a71b47af23b7">dtype_a</a> typedef</td><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1tile__mma__t_3_01matAcc__dst__t___00_01matAcc__src__t___00_01m844ec3bc6e507a60cbd6eca3f5605736.html">gpu::xetla::subgroup::tile_mma_t&lt; matAcc_dst_t_, matAcc_src_t_, matB_t_, matA_t_, mma_engine::fpu, gpu_arch::Xe &gt;</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1tile__mma__t_3_01matAcc__dst__t___00_01matAcc__src__t___00_01m844ec3bc6e507a60cbd6eca3f5605736.html#ab3e3b78334cfb98844a2c20bfa61dfa0">dtype_b</a> typedef</td><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1tile__mma__t_3_01matAcc__dst__t___00_01matAcc__src__t___00_01m844ec3bc6e507a60cbd6eca3f5605736.html">gpu::xetla::subgroup::tile_mma_t&lt; matAcc_dst_t_, matAcc_src_t_, matB_t_, matA_t_, mma_engine::fpu, gpu_arch::Xe &gt;</a></td><td class="entry"></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1tile__mma__t_3_01matAcc__dst__t___00_01matAcc__src__t___00_01m844ec3bc6e507a60cbd6eca3f5605736.html#ac81f7c43904c7ec5721c1d060b608e5b">dtype_dst</a> typedef</td><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1tile__mma__t_3_01matAcc__dst__t___00_01matAcc__src__t___00_01m844ec3bc6e507a60cbd6eca3f5605736.html">gpu::xetla::subgroup::tile_mma_t&lt; matAcc_dst_t_, matAcc_src_t_, matB_t_, matA_t_, mma_engine::fpu, gpu_arch::Xe &gt;</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1tile__mma__t_3_01matAcc__dst__t___00_01matAcc__src__t___00_01m844ec3bc6e507a60cbd6eca3f5605736.html#a77840feefa3cff35791078b36df1b355">dtype_src</a> typedef</td><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1tile__mma__t_3_01matAcc__dst__t___00_01matAcc__src__t___00_01m844ec3bc6e507a60cbd6eca3f5605736.html">gpu::xetla::subgroup::tile_mma_t&lt; matAcc_dst_t_, matAcc_src_t_, matB_t_, matA_t_, mma_engine::fpu, gpu_arch::Xe &gt;</a></td><td class="entry"></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1tile__mma__t_3_01matAcc__dst__t___00_01matAcc__src__t___00_01m844ec3bc6e507a60cbd6eca3f5605736.html#ac0883a90c75be1b3c9e8a0b8d5f4db00">matA_t</a> typedef</td><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1tile__mma__t_3_01matAcc__dst__t___00_01matAcc__src__t___00_01m844ec3bc6e507a60cbd6eca3f5605736.html">gpu::xetla::subgroup::tile_mma_t&lt; matAcc_dst_t_, matAcc_src_t_, matB_t_, matA_t_, mma_engine::fpu, gpu_arch::Xe &gt;</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1tile__mma__t_3_01matAcc__dst__t___00_01matAcc__src__t___00_01m844ec3bc6e507a60cbd6eca3f5605736.html#aa7d440641992977557c217088e44d58d">matB_t</a> typedef</td><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1tile__mma__t_3_01matAcc__dst__t___00_01matAcc__src__t___00_01m844ec3bc6e507a60cbd6eca3f5605736.html">gpu::xetla::subgroup::tile_mma_t&lt; matAcc_dst_t_, matAcc_src_t_, matB_t_, matA_t_, mma_engine::fpu, gpu_arch::Xe &gt;</a></td><td class="entry"></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1tile__mma__t_3_01matAcc__dst__t___00_01matAcc__src__t___00_01m844ec3bc6e507a60cbd6eca3f5605736.html#a0fe14622f6078043d57c4e2b0604ce71">matDst_t</a> typedef</td><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1tile__mma__t_3_01matAcc__dst__t___00_01matAcc__src__t___00_01m844ec3bc6e507a60cbd6eca3f5605736.html">gpu::xetla::subgroup::tile_mma_t&lt; matAcc_dst_t_, matAcc_src_t_, matB_t_, matA_t_, mma_engine::fpu, gpu_arch::Xe &gt;</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1tile__mma__t_3_01matAcc__dst__t___00_01matAcc__src__t___00_01m844ec3bc6e507a60cbd6eca3f5605736.html#aee22ccb4b47e2210e89b91a111c4cbda">matSrc_t</a> typedef</td><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1tile__mma__t_3_01matAcc__dst__t___00_01matAcc__src__t___00_01m844ec3bc6e507a60cbd6eca3f5605736.html">gpu::xetla::subgroup::tile_mma_t&lt; matAcc_dst_t_, matAcc_src_t_, matB_t_, matA_t_, mma_engine::fpu, gpu_arch::Xe &gt;</a></td><td class="entry"></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1tile__mma__t_3_01matAcc__dst__t___00_01matAcc__src__t___00_01m844ec3bc6e507a60cbd6eca3f5605736.html#a01505b22e85fff5aefb16bab4e33d77f">mma</a>(matDst_t &amp;dst, matSrc_t &amp;src, matB_t &amp;b, matA_t &amp;a)</td><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1tile__mma__t_3_01matAcc__dst__t___00_01matAcc__src__t___00_01m844ec3bc6e507a60cbd6eca3f5605736.html">gpu::xetla::subgroup::tile_mma_t&lt; matAcc_dst_t_, matAcc_src_t_, matB_t_, matA_t_, mma_engine::fpu, gpu_arch::Xe &gt;</a></td><td class="entry"><span class="mlabel">inline</span><span class="mlabel">static</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1tile__mma__t_3_01matAcc__dst__t___00_01matAcc__src__t___00_01m844ec3bc6e507a60cbd6eca3f5605736.html#a1ec2c834eafee2030f4fa96a8590287b">mma_core</a>(xetla_vector_ref&lt; dtype_dst, blk_m *blk_n &gt; __REF__ dst, xetla_vector_ref&lt; dtype_src, blk_m *blk_n &gt; __REF__ src, xetla_vector_ref&lt; dtype_b, blk_k *blk_n &gt; __REF__ b_block, xetla_vector_ref&lt; dtype_a, blk_m *blk_k &gt; __REF__ a_block)</td><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1tile__mma__t_3_01matAcc__dst__t___00_01matAcc__src__t___00_01m844ec3bc6e507a60cbd6eca3f5605736.html">gpu::xetla::subgroup::tile_mma_t&lt; matAcc_dst_t_, matAcc_src_t_, matB_t_, matA_t_, mma_engine::fpu, gpu_arch::Xe &gt;</a></td><td class="entry"><span class="mlabel">inline</span><span class="mlabel">static</span></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1tile__mma__t_3_01matAcc__dst__t___00_01matAcc__src__t___00_01m844ec3bc6e507a60cbd6eca3f5605736.html#a5b17d27c89ce8f77122a1bb992c3548e">mma_m</a></td><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1tile__mma__t_3_01matAcc__dst__t___00_01matAcc__src__t___00_01m844ec3bc6e507a60cbd6eca3f5605736.html">gpu::xetla::subgroup::tile_mma_t&lt; matAcc_dst_t_, matAcc_src_t_, matB_t_, matA_t_, mma_engine::fpu, gpu_arch::Xe &gt;</a></td><td class="entry"><span class="mlabel">static</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1tile__mma__t_3_01matAcc__dst__t___00_01matAcc__src__t___00_01m844ec3bc6e507a60cbd6eca3f5605736.html#aa208a7b8f361abd77a70ff80955a8928">num_block_k</a></td><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1tile__mma__t_3_01matAcc__dst__t___00_01matAcc__src__t___00_01m844ec3bc6e507a60cbd6eca3f5605736.html">gpu::xetla::subgroup::tile_mma_t&lt; matAcc_dst_t_, matAcc_src_t_, matB_t_, matA_t_, mma_engine::fpu, gpu_arch::Xe &gt;</a></td><td class="entry"><span class="mlabel">static</span></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1tile__mma__t_3_01matAcc__dst__t___00_01matAcc__src__t___00_01m844ec3bc6e507a60cbd6eca3f5605736.html#a1e3a830b72177e26303c8306a8562dc2">num_block_m</a></td><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1tile__mma__t_3_01matAcc__dst__t___00_01matAcc__src__t___00_01m844ec3bc6e507a60cbd6eca3f5605736.html">gpu::xetla::subgroup::tile_mma_t&lt; matAcc_dst_t_, matAcc_src_t_, matB_t_, matA_t_, mma_engine::fpu, gpu_arch::Xe &gt;</a></td><td class="entry"><span class="mlabel">static</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1tile__mma__t_3_01matAcc__dst__t___00_01matAcc__src__t___00_01m844ec3bc6e507a60cbd6eca3f5605736.html#ad30dcaa6db08ff5da0fd5bd8bbc132f3">num_block_n</a></td><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1tile__mma__t_3_01matAcc__dst__t___00_01matAcc__src__t___00_01m844ec3bc6e507a60cbd6eca3f5605736.html">gpu::xetla::subgroup::tile_mma_t&lt; matAcc_dst_t_, matAcc_src_t_, matB_t_, matA_t_, mma_engine::fpu, gpu_arch::Xe &gt;</a></td><td class="entry"><span class="mlabel">static</span></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1tile__mma__t_3_01matAcc__dst__t___00_01matAcc__src__t___00_01m844ec3bc6e507a60cbd6eca3f5605736.html#a9d9cecee46c01d088229df3583cdc798">register_attr</a> typedef</td><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1tile__mma__t_3_01matAcc__dst__t___00_01matAcc__src__t___00_01m844ec3bc6e507a60cbd6eca3f5605736.html">gpu::xetla::subgroup::tile_mma_t&lt; matAcc_dst_t_, matAcc_src_t_, matB_t_, matA_t_, mma_engine::fpu, gpu_arch::Xe &gt;</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1tile__mma__t_3_01matAcc__dst__t___00_01matAcc__src__t___00_01m844ec3bc6e507a60cbd6eca3f5605736.html#a0fc1f5eeeee9f437edcdec0e1a20ec42">tile_elems</a></td><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1tile__mma__t_3_01matAcc__dst__t___00_01matAcc__src__t___00_01m844ec3bc6e507a60cbd6eca3f5605736.html">gpu::xetla::subgroup::tile_mma_t&lt; matAcc_dst_t_, matAcc_src_t_, matB_t_, matA_t_, mma_engine::fpu, gpu_arch::Xe &gt;</a></td><td class="entry"><span class="mlabel">static</span></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1tile__mma__t_3_01matAcc__dst__t___00_01matAcc__src__t___00_01m844ec3bc6e507a60cbd6eca3f5605736.html#a65fc2c956ff2388006e3ec075f9ffdd0">tile_size_k</a></td><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1tile__mma__t_3_01matAcc__dst__t___00_01matAcc__src__t___00_01m844ec3bc6e507a60cbd6eca3f5605736.html">gpu::xetla::subgroup::tile_mma_t&lt; matAcc_dst_t_, matAcc_src_t_, matB_t_, matA_t_, mma_engine::fpu, gpu_arch::Xe &gt;</a></td><td class="entry"><span class="mlabel">static</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1tile__mma__t_3_01matAcc__dst__t___00_01matAcc__src__t___00_01m844ec3bc6e507a60cbd6eca3f5605736.html#a65f35d3ee603f5066bf81e16dd4ab0fb">tile_size_m</a></td><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1tile__mma__t_3_01matAcc__dst__t___00_01matAcc__src__t___00_01m844ec3bc6e507a60cbd6eca3f5605736.html">gpu::xetla::subgroup::tile_mma_t&lt; matAcc_dst_t_, matAcc_src_t_, matB_t_, matA_t_, mma_engine::fpu, gpu_arch::Xe &gt;</a></td><td class="entry"><span class="mlabel">static</span></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1tile__mma__t_3_01matAcc__dst__t___00_01matAcc__src__t___00_01m844ec3bc6e507a60cbd6eca3f5605736.html#ae5ad79a62d3b40078b42b6d92c151cee">tile_size_n</a></td><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1tile__mma__t_3_01matAcc__dst__t___00_01matAcc__src__t___00_01m844ec3bc6e507a60cbd6eca3f5605736.html">gpu::xetla::subgroup::tile_mma_t&lt; matAcc_dst_t_, matAcc_src_t_, matB_t_, matA_t_, mma_engine::fpu, gpu_arch::Xe &gt;</a></td><td class="entry"><span class="mlabel">static</span></td></tr>
</table></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Generated by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.5 </li>
  </ul>
</div>
</body>
</html>
