Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Tue Aug 18 03:01:38 2020
| Host         : LAPTOP-GBOUD091 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -warn_on_violation -file top_timing_summary_postroute_physopted.rpt -pb top_timing_summary_postroute_physopted.pb -rpx top_timing_summary_postroute_physopted.rpx
| Design       : top
| Device       : 7s50-csga324
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.232        0.000                      0                33310        0.055        0.000                      0                33310        3.500        0.000                       0                 13561  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                   ------------         ----------      --------------
OSC_12MHZ               {0.000 41.666}       83.333          12.000          
  clk_125MHZ_LCLK_MMCM  {0.000 4.000}        8.000           125.001         
  clkfbout_LCLK_MMCM    {0.000 41.666}       83.333          12.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
OSC_12MHZ                                                                                                                                                                16.667        0.000                       0                     1  
  clk_125MHZ_LCLK_MMCM        1.232        0.000                      0                33292        0.055        0.000                      0                33292        3.500        0.000                       0                 13558  
  clkfbout_LCLK_MMCM                                                                                                                                                     16.667        0.000                       0                     2  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group            From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            ----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**     clk_125MHZ_LCLK_MMCM  clk_125MHZ_LCLK_MMCM        3.564        0.000                      0                   18        0.865        0.000                      0                   18  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  OSC_12MHZ
  To Clock:  OSC_12MHZ

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.667ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         OSC_12MHZ
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { OSC_12MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y1  lclk_mmcm_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       83.333      16.667     MMCME2_ADV_X0Y1  lclk_mmcm_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.667      31.667     MMCME2_ADV_X0Y1  lclk_mmcm_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.667      31.667     MMCME2_ADV_X0Y1  lclk_mmcm_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.667      31.667     MMCME2_ADV_X0Y1  lclk_mmcm_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.667      31.667     MMCME2_ADV_X0Y1  lclk_mmcm_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_125MHZ_LCLK_MMCM
  To Clock:  clk_125MHZ_LCLK_MMCM

Setup :            0  Failing Endpoints,  Worst Slack        1.232ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.055ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.232ns  (required time - arrival time)
  Source:                 ltc_reg[42]/C
                            (rising edge-triggered cell FDRE clocked by clk_125MHZ_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            waveform_acq_gen[16].WFM_ACQ/WVB/WR_CTRL/i_evt_ltc_reg[42]/D
                            (rising edge-triggered cell FDRE clocked by clk_125MHZ_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125MHZ_LCLK_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125MHZ_LCLK_MMCM rise@8.000ns - clk_125MHZ_LCLK_MMCM rise@0.000ns)
  Data Path Delay:        6.428ns  (logic 0.379ns (5.896%)  route 6.049ns (94.104%))
  Logic Levels:           0  
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.084ns = ( 13.084 - 8.000 ) 
    Source Clock Delay      (SCD):    5.386ns
    Clock Pessimism Removal (CPR):    0.202ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.467ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125MHZ_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  OSC_12MHZ (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.455    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.532 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425     3.956    lclk_mmcm_0/inst/clk_125MHZ_LCLK_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     4.037 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=13556, routed)       1.348     5.386    lclk
    SLICE_X28Y62         FDRE                                         r  ltc_reg[42]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y62         FDRE (Prop_fdre_C_Q)         0.379     5.765 r  ltc_reg[42]/Q
                         net (fo=25, routed)          6.049    11.814    waveform_acq_gen[16].WFM_ACQ/WVB/WR_CTRL/i_evt_ltc_reg[47]_0[42]
    SLICE_X10Y25         FDRE                                         r  waveform_acq_gen[16].WFM_ACQ/WVB/WR_CTRL/i_evt_ltc_reg[42]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125MHZ_LCLK_MMCM rise edge)
                                                      8.000     8.000 r  
    F14                                               0.000     8.000 r  OSC_12MHZ (IN)
                         net (fo=0)                   0.000     8.000    lclk_mmcm_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.324     9.324 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    10.327    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.400 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357    11.758    lclk_mmcm_0/inst/clk_125MHZ_LCLK_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    11.835 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=13556, routed)       1.249    13.084    waveform_acq_gen[16].WFM_ACQ/WVB/WR_CTRL/clk_125MHZ
    SLICE_X10Y25         FDRE                                         r  waveform_acq_gen[16].WFM_ACQ/WVB/WR_CTRL/i_evt_ltc_reg[42]/C
                         clock pessimism              0.202    13.286    
                         clock uncertainty           -0.236    13.050    
    SLICE_X10Y25         FDRE (Setup_fdre_C_D)       -0.004    13.046    waveform_acq_gen[16].WFM_ACQ/WVB/WR_CTRL/i_evt_ltc_reg[42]
  -------------------------------------------------------------------
                         required time                         13.046    
                         arrival time                         -11.814    
  -------------------------------------------------------------------
                         slack                                  1.232    

Slack (MET) :             1.250ns  (required time - arrival time)
  Source:                 waveform_acq_gen[23].WFM_ACQ/WVB/OVERFLOW_CTRL/last_rd_addr_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_125MHZ_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            XDOM_0/wds_used_mux_out_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_125MHZ_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125MHZ_LCLK_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125MHZ_LCLK_MMCM rise@8.000ns - clk_125MHZ_LCLK_MMCM rise@0.000ns)
  Data Path Delay:        6.500ns  (logic 1.963ns (30.200%)  route 4.537ns (69.800%))
  Logic Levels:           7  (CARRY4=2 LUT3=1 LUT5=2 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.095ns = ( 13.095 - 8.000 ) 
    Source Clock Delay      (SCD):    5.410ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.467ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125MHZ_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  OSC_12MHZ (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.455    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.532 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425     3.956    lclk_mmcm_0/inst/clk_125MHZ_LCLK_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     4.037 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=13556, routed)       1.373     5.410    waveform_acq_gen[23].WFM_ACQ/WVB/OVERFLOW_CTRL/clk_125MHZ
    SLICE_X50Y12         FDSE                                         r  waveform_acq_gen[23].WFM_ACQ/WVB/OVERFLOW_CTRL/last_rd_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y12         FDSE (Prop_fdse_C_Q)         0.433     5.843 f  waveform_acq_gen[23].WFM_ACQ/WVB/OVERFLOW_CTRL/last_rd_addr_reg[3]/Q
                         net (fo=5, routed)           0.847     6.690    waveform_acq_gen[23].WFM_ACQ/WVB/OVERFLOW_CTRL/last_rd_addr_reg[5]_0[3]
    SLICE_X50Y12         LUT5 (Prop_lut5_I0_O)        0.105     6.795 r  waveform_acq_gen[23].WFM_ACQ/WVB/OVERFLOW_CTRL/wvb_wused_carry__0_i_6__14/O
                         net (fo=1, routed)           0.634     7.428    waveform_acq_gen[23].WFM_ACQ/WVB/OVERFLOW_CTRL/wvb_wused_carry__0_i_6__14_n_0
    SLICE_X49Y12         LUT3 (Prop_lut3_I1_O)        0.105     7.533 r  waveform_acq_gen[23].WFM_ACQ/WVB/OVERFLOW_CTRL/wvb_wused_carry__0_i_3__14/O
                         net (fo=1, routed)           0.000     7.533    waveform_acq_gen[23].WFM_ACQ/WVB/OVERFLOW_CTRL/wvb_wused_carry__0_i_3__14_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     7.990 r  waveform_acq_gen[23].WFM_ACQ/WVB/OVERFLOW_CTRL/wvb_wused_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.990    waveform_acq_gen[23].WFM_ACQ/WVB/OVERFLOW_CTRL/wvb_wused_carry__0_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     8.170 r  waveform_acq_gen[23].WFM_ACQ/WVB/OVERFLOW_CTRL/wvb_wused_carry__1/O[0]
                         net (fo=1, routed)           1.376     9.546    XDOM_0/buf_wds_used__1__0[107]
    SLICE_X13Y15         LUT6 (Prop_lut6_I0_O)        0.249     9.795 r  XDOM_0/wds_used_mux_out_reg[8]_i_6/O
                         net (fo=1, routed)           0.000     9.795    XDOM_0/wds_used_mux_out_reg[8]_i_6_n_0
    SLICE_X13Y15         MUXF7 (Prop_muxf7_I1_O)      0.182     9.977 r  XDOM_0/wds_used_mux_out_reg_reg[8]_i_2/O
                         net (fo=1, routed)           1.681    11.658    XDOM_0/wds_used_mux_out_reg_reg[8]_i_2_n_0
    SLICE_X37Y42         LUT5 (Prop_lut5_I0_O)        0.252    11.910 r  XDOM_0/wds_used_mux_out_reg[8]_i_1/O
                         net (fo=1, routed)           0.000    11.910    XDOM_0/wds_used_mux_out[8]
    SLICE_X37Y42         FDRE                                         r  XDOM_0/wds_used_mux_out_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125MHZ_LCLK_MMCM rise edge)
                                                      8.000     8.000 r  
    F14                                               0.000     8.000 r  OSC_12MHZ (IN)
                         net (fo=0)                   0.000     8.000    lclk_mmcm_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.324     9.324 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    10.327    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.400 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357    11.758    lclk_mmcm_0/inst/clk_125MHZ_LCLK_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    11.835 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=13556, routed)       1.260    13.095    XDOM_0/clk_125MHZ
    SLICE_X37Y42         FDRE                                         r  XDOM_0/wds_used_mux_out_reg_reg[8]/C
                         clock pessimism              0.269    13.364    
                         clock uncertainty           -0.236    13.128    
    SLICE_X37Y42         FDRE (Setup_fdre_C_D)        0.032    13.160    XDOM_0/wds_used_mux_out_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         13.160    
                         arrival time                         -11.910    
  -------------------------------------------------------------------
                         slack                                  1.250    

Slack (MET) :             1.264ns  (required time - arrival time)
  Source:                 ltc_reg[37]/C
                            (rising edge-triggered cell FDRE clocked by clk_125MHZ_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            waveform_acq_gen[17].WFM_ACQ/WVB/WR_CTRL/i_evt_ltc_reg[37]/D
                            (rising edge-triggered cell FDRE clocked by clk_125MHZ_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125MHZ_LCLK_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125MHZ_LCLK_MMCM rise@8.000ns - clk_125MHZ_LCLK_MMCM rise@0.000ns)
  Data Path Delay:        6.375ns  (logic 0.379ns (5.945%)  route 5.996ns (94.055%))
  Logic Levels:           0  
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.092ns = ( 13.092 - 8.000 ) 
    Source Clock Delay      (SCD):    5.386ns
    Clock Pessimism Removal (CPR):    0.202ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.467ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125MHZ_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  OSC_12MHZ (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.455    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.532 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425     3.956    lclk_mmcm_0/inst/clk_125MHZ_LCLK_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     4.037 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=13556, routed)       1.348     5.386    lclk
    SLICE_X28Y61         FDRE                                         r  ltc_reg[37]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y61         FDRE (Prop_fdre_C_Q)         0.379     5.765 r  ltc_reg[37]/Q
                         net (fo=25, routed)          5.996    11.761    waveform_acq_gen[17].WFM_ACQ/WVB/WR_CTRL/i_evt_ltc_reg[47]_0[37]
    SLICE_X10Y17         FDRE                                         r  waveform_acq_gen[17].WFM_ACQ/WVB/WR_CTRL/i_evt_ltc_reg[37]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125MHZ_LCLK_MMCM rise edge)
                                                      8.000     8.000 r  
    F14                                               0.000     8.000 r  OSC_12MHZ (IN)
                         net (fo=0)                   0.000     8.000    lclk_mmcm_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.324     9.324 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    10.327    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.400 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357    11.758    lclk_mmcm_0/inst/clk_125MHZ_LCLK_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    11.835 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=13556, routed)       1.257    13.092    waveform_acq_gen[17].WFM_ACQ/WVB/WR_CTRL/clk_125MHZ
    SLICE_X10Y17         FDRE                                         r  waveform_acq_gen[17].WFM_ACQ/WVB/WR_CTRL/i_evt_ltc_reg[37]/C
                         clock pessimism              0.202    13.294    
                         clock uncertainty           -0.236    13.058    
    SLICE_X10Y17         FDRE (Setup_fdre_C_D)       -0.033    13.025    waveform_acq_gen[17].WFM_ACQ/WVB/WR_CTRL/i_evt_ltc_reg[37]
  -------------------------------------------------------------------
                         required time                         13.025    
                         arrival time                         -11.761    
  -------------------------------------------------------------------
                         slack                                  1.264    

Slack (MET) :             1.277ns  (required time - arrival time)
  Source:                 waveform_acq_gen[9].WFM_ACQ/WVB/OVERFLOW_CTRL/last_rd_addr_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_125MHZ_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            waveform_acq_gen[9].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125MHZ_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125MHZ_LCLK_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125MHZ_LCLK_MMCM rise@8.000ns - clk_125MHZ_LCLK_MMCM rise@0.000ns)
  Data Path Delay:        6.417ns  (logic 1.327ns (20.679%)  route 5.090ns (79.321%))
  Logic Levels:           6  (CARRY4=1 LUT2=1 LUT6=4)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.097ns = ( 13.097 - 8.000 ) 
    Source Clock Delay      (SCD):    5.410ns
    Clock Pessimism Removal (CPR):    0.285ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.467ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125MHZ_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  OSC_12MHZ (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.455    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.532 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425     3.956    lclk_mmcm_0/inst/clk_125MHZ_LCLK_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     4.037 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=13556, routed)       1.373     5.410    waveform_acq_gen[9].WFM_ACQ/WVB/OVERFLOW_CTRL/clk_125MHZ
    SLICE_X47Y47         FDSE                                         r  waveform_acq_gen[9].WFM_ACQ/WVB/OVERFLOW_CTRL/last_rd_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y47         FDSE (Prop_fdse_C_Q)         0.379     5.789 r  waveform_acq_gen[9].WFM_ACQ/WVB/OVERFLOW_CTRL/last_rd_addr_reg[0]/Q
                         net (fo=8, routed)           0.866     6.655    waveform_acq_gen[9].WFM_ACQ/WVB/WR_CTRL/overflow0_carry[0]
    SLICE_X46Y47         LUT6 (Prop_lut6_I1_O)        0.105     6.760 r  waveform_acq_gen[9].WFM_ACQ/WVB/WR_CTRL/overflow0_carry_i_4__11/O
                         net (fo=1, routed)           0.000     6.760    waveform_acq_gen[9].WFM_ACQ/WVB/OVERFLOW_CTRL/S[0]
    SLICE_X46Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     7.183 r  waveform_acq_gen[9].WFM_ACQ/WVB/OVERFLOW_CTRL/overflow0_carry/CO[3]
                         net (fo=4, routed)           1.530     8.714    waveform_acq_gen[9].WFM_ACQ/WVB/WR_CTRL/CO[0]
    SLICE_X53Y68         LUT6 (Prop_lut6_I4_O)        0.105     8.819 f  waveform_acq_gen[9].WFM_ACQ/WVB/WR_CTRL/WAVEFORM_DISCR_BUFF_i_1__11/O
                         net (fo=6, routed)           0.446     9.264    waveform_acq_gen[9].WFM_ACQ/WVB/WR_CTRL/wvb_wrreq
    SLICE_X53Y70         LUT6 (Prop_lut6_I0_O)        0.105     9.369 f  waveform_acq_gen[9].WFM_ACQ/WVB/WR_CTRL/WAVEFORM_DISCR_BUFF_i_2__11/O
                         net (fo=5, routed)           0.993    10.362    waveform_acq_gen[9].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/wr_en
    SLICE_X49Y50         LUT2 (Prop_lut2_I0_O)        0.105    10.467 f  waveform_acq_gen[9].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_2/O
                         net (fo=27, routed)          0.728    11.194    waveform_acq_gen[9].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/E[0]
    SLICE_X46Y49         LUT6 (Prop_lut6_I2_O)        0.105    11.299 r  waveform_acq_gen[9].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ram_empty_fb_i_i_1/O
                         net (fo=2, routed)           0.528    11.827    waveform_acq_gen[9].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg_1
    SLICE_X45Y46         FDRE                                         r  waveform_acq_gen[9].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125MHZ_LCLK_MMCM rise edge)
                                                      8.000     8.000 r  
    F14                                               0.000     8.000 r  OSC_12MHZ (IN)
                         net (fo=0)                   0.000     8.000    lclk_mmcm_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.324     9.324 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    10.327    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.400 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357    11.758    lclk_mmcm_0/inst/clk_125MHZ_LCLK_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    11.835 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=13556, routed)       1.262    13.097    waveform_acq_gen[9].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/clk
    SLICE_X45Y46         FDRE                                         r  waveform_acq_gen[9].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/C
                         clock pessimism              0.285    13.382    
                         clock uncertainty           -0.236    13.146    
    SLICE_X45Y46         FDRE (Setup_fdre_C_D)       -0.042    13.104    waveform_acq_gen[9].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                         13.104    
                         arrival time                         -11.827    
  -------------------------------------------------------------------
                         slack                                  1.277    

Slack (MET) :             1.293ns  (required time - arrival time)
  Source:                 waveform_acq_gen[9].WFM_ACQ/WVB/OVERFLOW_CTRL/last_rd_addr_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_125MHZ_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            waveform_acq_gen[9].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125MHZ_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125MHZ_LCLK_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125MHZ_LCLK_MMCM rise@8.000ns - clk_125MHZ_LCLK_MMCM rise@0.000ns)
  Data Path Delay:        6.371ns  (logic 1.432ns (22.478%)  route 4.939ns (77.522%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT6=5)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.100ns = ( 13.100 - 8.000 ) 
    Source Clock Delay      (SCD):    5.410ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.467ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125MHZ_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  OSC_12MHZ (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.455    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.532 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425     3.956    lclk_mmcm_0/inst/clk_125MHZ_LCLK_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     4.037 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=13556, routed)       1.373     5.410    waveform_acq_gen[9].WFM_ACQ/WVB/OVERFLOW_CTRL/clk_125MHZ
    SLICE_X47Y47         FDSE                                         r  waveform_acq_gen[9].WFM_ACQ/WVB/OVERFLOW_CTRL/last_rd_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y47         FDSE (Prop_fdse_C_Q)         0.379     5.789 r  waveform_acq_gen[9].WFM_ACQ/WVB/OVERFLOW_CTRL/last_rd_addr_reg[0]/Q
                         net (fo=8, routed)           0.866     6.655    waveform_acq_gen[9].WFM_ACQ/WVB/WR_CTRL/overflow0_carry[0]
    SLICE_X46Y47         LUT6 (Prop_lut6_I1_O)        0.105     6.760 r  waveform_acq_gen[9].WFM_ACQ/WVB/WR_CTRL/overflow0_carry_i_4__11/O
                         net (fo=1, routed)           0.000     6.760    waveform_acq_gen[9].WFM_ACQ/WVB/OVERFLOW_CTRL/S[0]
    SLICE_X46Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     7.183 f  waveform_acq_gen[9].WFM_ACQ/WVB/OVERFLOW_CTRL/overflow0_carry/CO[3]
                         net (fo=4, routed)           1.530     8.714    waveform_acq_gen[9].WFM_ACQ/WVB/WR_CTRL/CO[0]
    SLICE_X53Y68         LUT6 (Prop_lut6_I4_O)        0.105     8.819 r  waveform_acq_gen[9].WFM_ACQ/WVB/WR_CTRL/WAVEFORM_DISCR_BUFF_i_1__11/O
                         net (fo=6, routed)           0.446     9.264    waveform_acq_gen[9].WFM_ACQ/WVB/WR_CTRL/wvb_wrreq
    SLICE_X53Y70         LUT6 (Prop_lut6_I0_O)        0.105     9.369 r  waveform_acq_gen[9].WFM_ACQ/WVB/WR_CTRL/WAVEFORM_DISCR_BUFF_i_2__11/O
                         net (fo=5, routed)           0.993    10.362    waveform_acq_gen[9].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/wr_en
    SLICE_X49Y50         LUT2 (Prop_lut2_I0_O)        0.105    10.467 r  waveform_acq_gen[9].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_2/O
                         net (fo=27, routed)          0.376    10.842    waveform_acq_gen[9].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/E[0]
    SLICE_X48Y50         LUT6 (Prop_lut6_I0_O)        0.105    10.947 r  waveform_acq_gen[9].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_full_fb_i_i_3/O
                         net (fo=1, routed)           0.333    11.280    waveform_acq_gen[9].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ram_full_i_reg_0
    SLICE_X48Y49         LUT6 (Prop_lut6_I1_O)        0.105    11.385 r  waveform_acq_gen[9].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ram_full_fb_i_i_1/O
                         net (fo=2, routed)           0.396    11.781    waveform_acq_gen[9].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg_0
    SLICE_X48Y49         FDRE                                         r  waveform_acq_gen[9].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125MHZ_LCLK_MMCM rise edge)
                                                      8.000     8.000 r  
    F14                                               0.000     8.000 r  OSC_12MHZ (IN)
                         net (fo=0)                   0.000     8.000    lclk_mmcm_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.324     9.324 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    10.327    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.400 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357    11.758    lclk_mmcm_0/inst/clk_125MHZ_LCLK_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    11.835 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=13556, routed)       1.265    13.100    waveform_acq_gen[9].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/clk
    SLICE_X48Y49         FDRE                                         r  waveform_acq_gen[9].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/C
                         clock pessimism              0.269    13.369    
                         clock uncertainty           -0.236    13.133    
    SLICE_X48Y49         FDRE (Setup_fdre_C_D)       -0.059    13.074    waveform_acq_gen[9].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         13.074    
                         arrival time                         -11.781    
  -------------------------------------------------------------------
                         slack                                  1.293    

Slack (MET) :             1.318ns  (required time - arrival time)
  Source:                 ltc_reg[37]/C
                            (rising edge-triggered cell FDRE clocked by clk_125MHZ_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            waveform_acq_gen[22].WFM_ACQ/WVB/WR_CTRL/i_evt_ltc_reg[37]/D
                            (rising edge-triggered cell FDRE clocked by clk_125MHZ_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125MHZ_LCLK_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125MHZ_LCLK_MMCM rise@8.000ns - clk_125MHZ_LCLK_MMCM rise@0.000ns)
  Data Path Delay:        6.383ns  (logic 0.379ns (5.938%)  route 6.004ns (94.062%))
  Logic Levels:           0  
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.154ns = ( 13.154 - 8.000 ) 
    Source Clock Delay      (SCD):    5.386ns
    Clock Pessimism Removal (CPR):    0.202ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.467ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125MHZ_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  OSC_12MHZ (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.455    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.532 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425     3.956    lclk_mmcm_0/inst/clk_125MHZ_LCLK_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     4.037 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=13556, routed)       1.348     5.386    lclk
    SLICE_X28Y61         FDRE                                         r  ltc_reg[37]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y61         FDRE (Prop_fdre_C_Q)         0.379     5.765 r  ltc_reg[37]/Q
                         net (fo=25, routed)          6.004    11.769    waveform_acq_gen[22].WFM_ACQ/WVB/WR_CTRL/i_evt_ltc_reg[47]_0[37]
    SLICE_X6Y21          FDRE                                         r  waveform_acq_gen[22].WFM_ACQ/WVB/WR_CTRL/i_evt_ltc_reg[37]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125MHZ_LCLK_MMCM rise edge)
                                                      8.000     8.000 r  
    F14                                               0.000     8.000 r  OSC_12MHZ (IN)
                         net (fo=0)                   0.000     8.000    lclk_mmcm_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.324     9.324 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    10.327    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.400 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357    11.758    lclk_mmcm_0/inst/clk_125MHZ_LCLK_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    11.835 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=13556, routed)       1.319    13.154    waveform_acq_gen[22].WFM_ACQ/WVB/WR_CTRL/clk_125MHZ
    SLICE_X6Y21          FDRE                                         r  waveform_acq_gen[22].WFM_ACQ/WVB/WR_CTRL/i_evt_ltc_reg[37]/C
                         clock pessimism              0.202    13.356    
                         clock uncertainty           -0.236    13.120    
    SLICE_X6Y21          FDRE (Setup_fdre_C_D)       -0.033    13.087    waveform_acq_gen[22].WFM_ACQ/WVB/WR_CTRL/i_evt_ltc_reg[37]
  -------------------------------------------------------------------
                         required time                         13.087    
                         arrival time                         -11.769    
  -------------------------------------------------------------------
                         slack                                  1.318    

Slack (MET) :             1.327ns  (required time - arrival time)
  Source:                 ltc_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by clk_125MHZ_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            waveform_acq_gen[16].WFM_ACQ/WVB/WR_CTRL/i_evt_ltc_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by clk_125MHZ_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125MHZ_LCLK_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125MHZ_LCLK_MMCM rise@8.000ns - clk_125MHZ_LCLK_MMCM rise@0.000ns)
  Data Path Delay:        6.324ns  (logic 0.379ns (5.993%)  route 5.945ns (94.007%))
  Logic Levels:           0  
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.089ns = ( 13.089 - 8.000 ) 
    Source Clock Delay      (SCD):    5.387ns
    Clock Pessimism Removal (CPR):    0.202ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.467ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125MHZ_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  OSC_12MHZ (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.455    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.532 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425     3.956    lclk_mmcm_0/inst/clk_125MHZ_LCLK_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     4.037 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=13556, routed)       1.349     5.387    lclk
    SLICE_X28Y60         FDRE                                         r  ltc_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y60         FDRE (Prop_fdre_C_Q)         0.379     5.766 r  ltc_reg[32]/Q
                         net (fo=25, routed)          5.945    11.711    waveform_acq_gen[16].WFM_ACQ/WVB/WR_CTRL/i_evt_ltc_reg[47]_0[32]
    SLICE_X8Y29          FDRE                                         r  waveform_acq_gen[16].WFM_ACQ/WVB/WR_CTRL/i_evt_ltc_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125MHZ_LCLK_MMCM rise edge)
                                                      8.000     8.000 r  
    F14                                               0.000     8.000 r  OSC_12MHZ (IN)
                         net (fo=0)                   0.000     8.000    lclk_mmcm_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.324     9.324 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    10.327    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.400 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357    11.758    lclk_mmcm_0/inst/clk_125MHZ_LCLK_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    11.835 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=13556, routed)       1.254    13.089    waveform_acq_gen[16].WFM_ACQ/WVB/WR_CTRL/clk_125MHZ
    SLICE_X8Y29          FDRE                                         r  waveform_acq_gen[16].WFM_ACQ/WVB/WR_CTRL/i_evt_ltc_reg[32]/C
                         clock pessimism              0.202    13.291    
                         clock uncertainty           -0.236    13.055    
    SLICE_X8Y29          FDRE (Setup_fdre_C_D)       -0.017    13.038    waveform_acq_gen[16].WFM_ACQ/WVB/WR_CTRL/i_evt_ltc_reg[32]
  -------------------------------------------------------------------
                         required time                         13.038    
                         arrival time                         -11.711    
  -------------------------------------------------------------------
                         slack                                  1.327    

Slack (MET) :             1.352ns  (required time - arrival time)
  Source:                 ltc_reg[37]/C
                            (rising edge-triggered cell FDRE clocked by clk_125MHZ_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            waveform_acq_gen[20].WFM_ACQ/WVB/WR_CTRL/i_evt_ltc_reg[37]/D
                            (rising edge-triggered cell FDRE clocked by clk_125MHZ_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125MHZ_LCLK_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125MHZ_LCLK_MMCM rise@8.000ns - clk_125MHZ_LCLK_MMCM rise@0.000ns)
  Data Path Delay:        6.280ns  (logic 0.379ns (6.035%)  route 5.901ns (93.965%))
  Logic Levels:           0  
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.096ns = ( 13.096 - 8.000 ) 
    Source Clock Delay      (SCD):    5.386ns
    Clock Pessimism Removal (CPR):    0.202ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.467ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125MHZ_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  OSC_12MHZ (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.455    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.532 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425     3.956    lclk_mmcm_0/inst/clk_125MHZ_LCLK_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     4.037 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=13556, routed)       1.348     5.386    lclk
    SLICE_X28Y61         FDRE                                         r  ltc_reg[37]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y61         FDRE (Prop_fdre_C_Q)         0.379     5.765 r  ltc_reg[37]/Q
                         net (fo=25, routed)          5.901    11.666    waveform_acq_gen[20].WFM_ACQ/WVB/WR_CTRL/i_evt_ltc_reg[47]_0[37]
    SLICE_X9Y11          FDRE                                         r  waveform_acq_gen[20].WFM_ACQ/WVB/WR_CTRL/i_evt_ltc_reg[37]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125MHZ_LCLK_MMCM rise edge)
                                                      8.000     8.000 r  
    F14                                               0.000     8.000 r  OSC_12MHZ (IN)
                         net (fo=0)                   0.000     8.000    lclk_mmcm_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.324     9.324 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    10.327    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.400 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357    11.758    lclk_mmcm_0/inst/clk_125MHZ_LCLK_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    11.835 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=13556, routed)       1.261    13.096    waveform_acq_gen[20].WFM_ACQ/WVB/WR_CTRL/clk_125MHZ
    SLICE_X9Y11          FDRE                                         r  waveform_acq_gen[20].WFM_ACQ/WVB/WR_CTRL/i_evt_ltc_reg[37]/C
                         clock pessimism              0.202    13.298    
                         clock uncertainty           -0.236    13.062    
    SLICE_X9Y11          FDRE (Setup_fdre_C_D)       -0.044    13.018    waveform_acq_gen[20].WFM_ACQ/WVB/WR_CTRL/i_evt_ltc_reg[37]
  -------------------------------------------------------------------
                         required time                         13.018    
                         arrival time                         -11.666    
  -------------------------------------------------------------------
                         slack                                  1.352    

Slack (MET) :             1.358ns  (required time - arrival time)
  Source:                 ltc_reg[45]/C
                            (rising edge-triggered cell FDRE clocked by clk_125MHZ_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            waveform_acq_gen[17].WFM_ACQ/WVB/WR_CTRL/i_evt_ltc_reg[45]/D
                            (rising edge-triggered cell FDRE clocked by clk_125MHZ_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125MHZ_LCLK_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125MHZ_LCLK_MMCM rise@8.000ns - clk_125MHZ_LCLK_MMCM rise@0.000ns)
  Data Path Delay:        6.277ns  (logic 0.379ns (6.038%)  route 5.898ns (93.962%))
  Logic Levels:           0  
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.092ns = ( 13.092 - 8.000 ) 
    Source Clock Delay      (SCD):    5.385ns
    Clock Pessimism Removal (CPR):    0.202ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.467ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125MHZ_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  OSC_12MHZ (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.455    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.532 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425     3.956    lclk_mmcm_0/inst/clk_125MHZ_LCLK_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     4.037 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=13556, routed)       1.347     5.385    lclk
    SLICE_X28Y63         FDRE                                         r  ltc_reg[45]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y63         FDRE (Prop_fdre_C_Q)         0.379     5.764 r  ltc_reg[45]/Q
                         net (fo=25, routed)          5.898    11.661    waveform_acq_gen[17].WFM_ACQ/WVB/WR_CTRL/i_evt_ltc_reg[47]_0[45]
    SLICE_X10Y17         FDRE                                         r  waveform_acq_gen[17].WFM_ACQ/WVB/WR_CTRL/i_evt_ltc_reg[45]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125MHZ_LCLK_MMCM rise edge)
                                                      8.000     8.000 r  
    F14                                               0.000     8.000 r  OSC_12MHZ (IN)
                         net (fo=0)                   0.000     8.000    lclk_mmcm_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.324     9.324 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    10.327    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.400 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357    11.758    lclk_mmcm_0/inst/clk_125MHZ_LCLK_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    11.835 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=13556, routed)       1.257    13.092    waveform_acq_gen[17].WFM_ACQ/WVB/WR_CTRL/clk_125MHZ
    SLICE_X10Y17         FDRE                                         r  waveform_acq_gen[17].WFM_ACQ/WVB/WR_CTRL/i_evt_ltc_reg[45]/C
                         clock pessimism              0.202    13.294    
                         clock uncertainty           -0.236    13.058    
    SLICE_X10Y17         FDRE (Setup_fdre_C_D)       -0.038    13.020    waveform_acq_gen[17].WFM_ACQ/WVB/WR_CTRL/i_evt_ltc_reg[45]
  -------------------------------------------------------------------
                         required time                         13.020    
                         arrival time                         -11.661    
  -------------------------------------------------------------------
                         slack                                  1.358    

Slack (MET) :             1.362ns  (required time - arrival time)
  Source:                 waveform_acq_gen[7].WFM_ACQ/WVB/WR_CTRL/wvb_wr_addr_reg[7]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_125MHZ_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            waveform_acq_gen[7].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125MHZ_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125MHZ_LCLK_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125MHZ_LCLK_MMCM rise@8.000ns - clk_125MHZ_LCLK_MMCM rise@0.000ns)
  Data Path Delay:        6.338ns  (logic 1.526ns (24.075%)  route 4.812ns (75.925%))
  Logic Levels:           6  (CARRY4=1 LUT2=2 LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.082ns = ( 13.082 - 8.000 ) 
    Source Clock Delay      (SCD):    5.376ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.467ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125MHZ_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  OSC_12MHZ (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.455    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.532 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425     3.956    lclk_mmcm_0/inst/clk_125MHZ_LCLK_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     4.037 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=13556, routed)       1.338     5.376    waveform_acq_gen[7].WFM_ACQ/WVB/WR_CTRL/clk_125MHZ
    SLICE_X53Y75         FDRE                                         r  waveform_acq_gen[7].WFM_ACQ/WVB/WR_CTRL/wvb_wr_addr_reg[7]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y75         FDRE (Prop_fdre_C_Q)         0.348     5.724 r  waveform_acq_gen[7].WFM_ACQ/WVB/WR_CTRL/wvb_wr_addr_reg[7]_rep__0/Q
                         net (fo=3, routed)           0.958     6.682    waveform_acq_gen[7].WFM_ACQ/WVB/WR_CTRL/D[6]
    SLICE_X53Y74         LUT6 (Prop_lut6_I0_O)        0.242     6.924 r  waveform_acq_gen[7].WFM_ACQ/WVB/WR_CTRL/overflow0_carry_i_2__4/O
                         net (fo=1, routed)           0.000     6.924    waveform_acq_gen[7].WFM_ACQ/WVB/OVERFLOW_CTRL/S[2]
    SLICE_X53Y74         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332     7.256 f  waveform_acq_gen[7].WFM_ACQ/WVB/OVERFLOW_CTRL/overflow0_carry/CO[3]
                         net (fo=4, routed)           1.149     8.404    waveform_acq_gen[7].WFM_ACQ/WVB/WBS/CO[0]
    SLICE_X52Y89         LUT2 (Prop_lut2_I1_O)        0.105     8.509 f  waveform_acq_gen[7].WFM_ACQ/WVB/WBS/WAVEFORM_DISCR_BUFF_i_7__4/O
                         net (fo=1, routed)           0.361     8.870    waveform_acq_gen[7].WFM_ACQ/WVB/WR_CTRL/overflow_in
    SLICE_X52Y89         LUT6 (Prop_lut6_I5_O)        0.105     8.975 f  waveform_acq_gen[7].WFM_ACQ/WVB/WR_CTRL/WAVEFORM_DISCR_BUFF_i_2__4/O
                         net (fo=5, routed)           1.096    10.070    waveform_acq_gen[7].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/wr_en
    SLICE_X56Y65         LUT2 (Prop_lut2_I0_O)        0.108    10.178 f  waveform_acq_gen[7].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_2/O
                         net (fo=27, routed)          0.426    10.604    waveform_acq_gen[7].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/E[0]
    SLICE_X56Y65         LUT6 (Prop_lut6_I2_O)        0.286    10.890 r  waveform_acq_gen[7].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ram_empty_fb_i_i_1/O
                         net (fo=2, routed)           0.824    11.714    waveform_acq_gen[7].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg_1
    SLICE_X50Y56         FDRE                                         r  waveform_acq_gen[7].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125MHZ_LCLK_MMCM rise edge)
                                                      8.000     8.000 r  
    F14                                               0.000     8.000 r  OSC_12MHZ (IN)
                         net (fo=0)                   0.000     8.000    lclk_mmcm_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.324     9.324 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    10.327    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.400 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357    11.758    lclk_mmcm_0/inst/clk_125MHZ_LCLK_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    11.835 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=13556, routed)       1.247    13.082    waveform_acq_gen[7].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/clk
    SLICE_X50Y56         FDRE                                         r  waveform_acq_gen[7].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/C
                         clock pessimism              0.268    13.350    
                         clock uncertainty           -0.236    13.113    
    SLICE_X50Y56         FDRE (Setup_fdre_C_D)       -0.037    13.076    waveform_acq_gen[7].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                         13.076    
                         arrival time                         -11.714    
  -------------------------------------------------------------------
                         slack                                  1.362    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 waveform_acq_gen[23].WFM_ACQ/MDOM_TRIG/discr_stream_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_125MHZ_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            waveform_acq_gen[23].WFM_ACQ/WVB/PTB/PTB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_125MHZ_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125MHZ_LCLK_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125MHZ_LCLK_MMCM rise@0.000ns - clk_125MHZ_LCLK_MMCM rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.164ns (61.506%)  route 0.103ns (38.494%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.387ns
    Source Clock Delay      (SCD):    1.799ns
    Clock Pessimism Removal (CPR):    0.531ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125MHZ_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  OSC_12MHZ (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489     1.206    lclk_mmcm_0/inst/clk_125MHZ_LCLK_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.232 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=13556, routed)       0.568     1.799    waveform_acq_gen[23].WFM_ACQ/MDOM_TRIG/clk_125MHZ
    SLICE_X56Y10         FDRE                                         r  waveform_acq_gen[23].WFM_ACQ/MDOM_TRIG/discr_stream_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y10         FDRE (Prop_fdre_C_Q)         0.164     1.963 r  waveform_acq_gen[23].WFM_ACQ/MDOM_TRIG/discr_stream_out_reg[1]/Q
                         net (fo=1, routed)           0.103     2.066    waveform_acq_gen[23].WFM_ACQ/WVB/PTB/PTB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[15]
    RAMB18_X2Y3          RAMB18E1                                     r  waveform_acq_gen[23].WFM_ACQ/WVB/PTB/PTB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_125MHZ_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  OSC_12MHZ (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     1.481    lclk_mmcm_0/inst/clk_125MHZ_LCLK_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.510 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=13556, routed)       0.877     2.387    waveform_acq_gen[23].WFM_ACQ/WVB/PTB/PTB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X2Y3          RAMB18E1                                     r  waveform_acq_gen[23].WFM_ACQ/WVB/PTB/PTB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.531     1.856    
    RAMB18_X2Y3          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[4])
                                                      0.155     2.011    waveform_acq_gen[23].WFM_ACQ/WVB/PTB/PTB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -2.011    
                         arrival time                           2.066    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 waveform_acq_gen[23].WFM_ACQ/MDOM_TRIG/discr_stream_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_125MHZ_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            waveform_acq_gen[23].WFM_ACQ/WVB/PTB/PTB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_125MHZ_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125MHZ_LCLK_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125MHZ_LCLK_MMCM rise@0.000ns - clk_125MHZ_LCLK_MMCM rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.164ns (61.506%)  route 0.103ns (38.494%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.387ns
    Source Clock Delay      (SCD):    1.799ns
    Clock Pessimism Removal (CPR):    0.531ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125MHZ_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  OSC_12MHZ (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489     1.206    lclk_mmcm_0/inst/clk_125MHZ_LCLK_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.232 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=13556, routed)       0.568     1.799    waveform_acq_gen[23].WFM_ACQ/MDOM_TRIG/clk_125MHZ
    SLICE_X56Y10         FDRE                                         r  waveform_acq_gen[23].WFM_ACQ/MDOM_TRIG/discr_stream_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y10         FDRE (Prop_fdre_C_Q)         0.164     1.963 r  waveform_acq_gen[23].WFM_ACQ/MDOM_TRIG/discr_stream_out_reg[2]/Q
                         net (fo=1, routed)           0.103     2.066    waveform_acq_gen[23].WFM_ACQ/WVB/PTB/PTB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[16]
    RAMB18_X2Y3          RAMB18E1                                     r  waveform_acq_gen[23].WFM_ACQ/WVB/PTB/PTB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_125MHZ_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  OSC_12MHZ (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     1.481    lclk_mmcm_0/inst/clk_125MHZ_LCLK_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.510 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=13556, routed)       0.877     2.387    waveform_acq_gen[23].WFM_ACQ/WVB/PTB/PTB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X2Y3          RAMB18E1                                     r  waveform_acq_gen[23].WFM_ACQ/WVB/PTB/PTB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.531     1.856    
    RAMB18_X2Y3          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[5])
                                                      0.155     2.011    waveform_acq_gen[23].WFM_ACQ/WVB/PTB/PTB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -2.011    
                         arrival time                           2.066    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 waveform_acq_gen[22].WFM_ACQ/WVB/WR_CTRL/i_evt_ltc_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_125MHZ_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            waveform_acq_gen[22].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIADI[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_125MHZ_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125MHZ_LCLK_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125MHZ_LCLK_MMCM rise@0.000ns - clk_125MHZ_LCLK_MMCM rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.164ns (61.345%)  route 0.103ns (38.655%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.374ns
    Source Clock Delay      (SCD):    1.786ns
    Clock Pessimism Removal (CPR):    0.532ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125MHZ_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  OSC_12MHZ (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489     1.206    lclk_mmcm_0/inst/clk_125MHZ_LCLK_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.232 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=13556, routed)       0.555     1.786    waveform_acq_gen[22].WFM_ACQ/WVB/WR_CTRL/clk_125MHZ
    SLICE_X8Y24          FDRE                                         r  waveform_acq_gen[22].WFM_ACQ/WVB/WR_CTRL/i_evt_ltc_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y24          FDRE (Prop_fdre_C_Q)         0.164     1.950 r  waveform_acq_gen[22].WFM_ACQ/WVB/WR_CTRL/i_evt_ltc_reg[12]/Q
                         net (fo=1, routed)           0.103     2.054    waveform_acq_gen[22].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[12]
    RAMB36_X0Y4          RAMB36E1                                     r  waveform_acq_gen[22].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIADI[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_125MHZ_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  OSC_12MHZ (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     1.481    lclk_mmcm_0/inst/clk_125MHZ_LCLK_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.510 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=13556, routed)       0.864     2.374    waveform_acq_gen[22].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB36_X0Y4          RAMB36E1                                     r  waveform_acq_gen[22].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism             -0.532     1.842    
    RAMB36_X0Y4          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[11])
                                                      0.155     1.997    waveform_acq_gen[22].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                         -1.997    
                         arrival time                           2.054    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 waveform_acq_gen[22].WFM_ACQ/WVB/WR_CTRL/i_evt_ltc_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_125MHZ_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            waveform_acq_gen[22].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIADI[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_125MHZ_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125MHZ_LCLK_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125MHZ_LCLK_MMCM rise@0.000ns - clk_125MHZ_LCLK_MMCM rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.164ns (61.345%)  route 0.103ns (38.655%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.374ns
    Source Clock Delay      (SCD):    1.786ns
    Clock Pessimism Removal (CPR):    0.532ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125MHZ_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  OSC_12MHZ (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489     1.206    lclk_mmcm_0/inst/clk_125MHZ_LCLK_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.232 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=13556, routed)       0.555     1.786    waveform_acq_gen[22].WFM_ACQ/WVB/WR_CTRL/clk_125MHZ
    SLICE_X8Y24          FDRE                                         r  waveform_acq_gen[22].WFM_ACQ/WVB/WR_CTRL/i_evt_ltc_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y24          FDRE (Prop_fdre_C_Q)         0.164     1.950 r  waveform_acq_gen[22].WFM_ACQ/WVB/WR_CTRL/i_evt_ltc_reg[10]/Q
                         net (fo=1, routed)           0.103     2.054    waveform_acq_gen[22].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[10]
    RAMB36_X0Y4          RAMB36E1                                     r  waveform_acq_gen[22].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIADI[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_125MHZ_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  OSC_12MHZ (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     1.481    lclk_mmcm_0/inst/clk_125MHZ_LCLK_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.510 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=13556, routed)       0.864     2.374    waveform_acq_gen[22].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB36_X0Y4          RAMB36E1                                     r  waveform_acq_gen[22].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism             -0.532     1.842    
    RAMB36_X0Y4          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[9])
                                                      0.155     1.997    waveform_acq_gen[22].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                         -1.997    
                         arrival time                           2.054    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 waveform_acq_gen[17].WFM_ACQ/WVB/WR_CTRL/i_evt_ltc_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_125MHZ_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            waveform_acq_gen[17].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIADI[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_125MHZ_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125MHZ_LCLK_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125MHZ_LCLK_MMCM rise@0.000ns - clk_125MHZ_LCLK_MMCM rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.164ns (61.506%)  route 0.103ns (38.494%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.379ns
    Source Clock Delay      (SCD):    1.792ns
    Clock Pessimism Removal (CPR):    0.532ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125MHZ_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  OSC_12MHZ (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489     1.206    lclk_mmcm_0/inst/clk_125MHZ_LCLK_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.232 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=13556, routed)       0.561     1.792    waveform_acq_gen[17].WFM_ACQ/WVB/WR_CTRL/clk_125MHZ
    SLICE_X8Y18          FDRE                                         r  waveform_acq_gen[17].WFM_ACQ/WVB/WR_CTRL/i_evt_ltc_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y18          FDRE (Prop_fdre_C_Q)         0.164     1.956 r  waveform_acq_gen[17].WFM_ACQ/WVB/WR_CTRL/i_evt_ltc_reg[10]/Q
                         net (fo=1, routed)           0.103     2.059    waveform_acq_gen[17].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[10]
    RAMB36_X0Y3          RAMB36E1                                     r  waveform_acq_gen[17].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIADI[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_125MHZ_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  OSC_12MHZ (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     1.481    lclk_mmcm_0/inst/clk_125MHZ_LCLK_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.510 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=13556, routed)       0.869     2.379    waveform_acq_gen[17].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB36_X0Y3          RAMB36E1                                     r  waveform_acq_gen[17].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism             -0.532     1.847    
    RAMB36_X0Y3          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[9])
                                                      0.155     2.002    waveform_acq_gen[17].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                         -2.002    
                         arrival time                           2.059    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 waveform_acq_gen[21].WFM_ACQ/MDOM_TRIG/discr_stream_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_125MHZ_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            waveform_acq_gen[21].WFM_ACQ/WVB/PTB/PTB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_125MHZ_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125MHZ_LCLK_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125MHZ_LCLK_MMCM rise@0.000ns - clk_125MHZ_LCLK_MMCM rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.164ns (61.506%)  route 0.103ns (38.494%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.387ns
    Source Clock Delay      (SCD):    1.800ns
    Clock Pessimism Removal (CPR):    0.532ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125MHZ_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  OSC_12MHZ (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489     1.206    lclk_mmcm_0/inst/clk_125MHZ_LCLK_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.232 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=13556, routed)       0.569     1.800    waveform_acq_gen[21].WFM_ACQ/MDOM_TRIG/clk_125MHZ
    SLICE_X8Y2           FDRE                                         r  waveform_acq_gen[21].WFM_ACQ/MDOM_TRIG/discr_stream_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y2           FDRE (Prop_fdre_C_Q)         0.164     1.964 r  waveform_acq_gen[21].WFM_ACQ/MDOM_TRIG/discr_stream_out_reg[4]/Q
                         net (fo=1, routed)           0.103     2.067    waveform_acq_gen[21].WFM_ACQ/WVB/PTB/PTB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[18]
    RAMB18_X0Y1          RAMB18E1                                     r  waveform_acq_gen[21].WFM_ACQ/WVB/PTB/PTB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_125MHZ_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  OSC_12MHZ (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     1.481    lclk_mmcm_0/inst/clk_125MHZ_LCLK_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.510 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=13556, routed)       0.877     2.387    waveform_acq_gen[21].WFM_ACQ/WVB/PTB/PTB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y1          RAMB18E1                                     r  waveform_acq_gen[21].WFM_ACQ/WVB/PTB/PTB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.532     1.855    
    RAMB18_X0Y1          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[9])
                                                      0.155     2.010    waveform_acq_gen[21].WFM_ACQ/WVB/PTB/PTB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -2.010    
                         arrival time                           2.067    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 waveform_acq_gen[15].WFM_ACQ/i_xdom_wvb_config_bundle_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_125MHZ_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            waveform_acq_gen[15].WFM_ACQ/WVB/WR_CTRL/i_const_conf_reg[11]_inv/D
                            (rising edge-triggered cell FDSE clocked by clk_125MHZ_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125MHZ_LCLK_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125MHZ_LCLK_MMCM rise@0.000ns - clk_125MHZ_LCLK_MMCM rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.186ns (43.937%)  route 0.237ns (56.063%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.343ns
    Source Clock Delay      (SCD):    1.791ns
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125MHZ_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  OSC_12MHZ (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489     1.206    lclk_mmcm_0/inst/clk_125MHZ_LCLK_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.232 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=13556, routed)       0.560     1.791    waveform_acq_gen[15].WFM_ACQ/clk_125MHZ
    SLICE_X29Y50         FDRE                                         r  waveform_acq_gen[15].WFM_ACQ/i_xdom_wvb_config_bundle_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y50         FDRE (Prop_fdre_C_Q)         0.141     1.932 f  waveform_acq_gen[15].WFM_ACQ/i_xdom_wvb_config_bundle_reg[2]/Q
                         net (fo=10, routed)          0.237     2.170    waveform_acq_gen[15].WFM_ACQ/WVB/WR_CTRL/i_cnst_run_reg_0[2]
    SLICE_X31Y45         LUT6 (Prop_lut6_I2_O)        0.045     2.215 r  waveform_acq_gen[15].WFM_ACQ/WVB/WR_CTRL/i_const_conf[11]_inv_i_1__22/O
                         net (fo=1, routed)           0.000     2.215    waveform_acq_gen[15].WFM_ACQ/WVB/WR_CTRL/i_const_conf[11]_inv_i_1__22_n_0
    SLICE_X31Y45         FDSE                                         r  waveform_acq_gen[15].WFM_ACQ/WVB/WR_CTRL/i_const_conf_reg[11]_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125MHZ_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  OSC_12MHZ (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     1.481    lclk_mmcm_0/inst/clk_125MHZ_LCLK_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.510 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=13556, routed)       0.834     2.343    waveform_acq_gen[15].WFM_ACQ/WVB/WR_CTRL/clk_125MHZ
    SLICE_X31Y45         FDSE                                         r  waveform_acq_gen[15].WFM_ACQ/WVB/WR_CTRL/i_const_conf_reg[11]_inv/C
                         clock pessimism             -0.278     2.065    
    SLICE_X31Y45         FDSE (Hold_fdse_C_D)         0.092     2.157    waveform_acq_gen[15].WFM_ACQ/WVB/WR_CTRL/i_const_conf_reg[11]_inv
  -------------------------------------------------------------------
                         required time                         -2.157    
                         arrival time                           2.215    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 waveform_acq_gen[18].WFM_ACQ/MDOM_TRIG/adc_stream_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_125MHZ_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            waveform_acq_gen[18].WFM_ACQ/WVB/PTB/PTB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[3]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_125MHZ_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125MHZ_LCLK_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125MHZ_LCLK_MMCM rise@0.000ns - clk_125MHZ_LCLK_MMCM rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.164ns (61.345%)  route 0.103ns (38.655%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.387ns
    Source Clock Delay      (SCD):    1.800ns
    Clock Pessimism Removal (CPR):    0.532ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125MHZ_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  OSC_12MHZ (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489     1.206    lclk_mmcm_0/inst/clk_125MHZ_LCLK_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.232 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=13556, routed)       0.569     1.800    waveform_acq_gen[18].WFM_ACQ/MDOM_TRIG/clk_125MHZ
    SLICE_X8Y1           FDRE                                         r  waveform_acq_gen[18].WFM_ACQ/MDOM_TRIG/adc_stream_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y1           FDRE (Prop_fdre_C_Q)         0.164     1.964 r  waveform_acq_gen[18].WFM_ACQ/MDOM_TRIG/adc_stream_out_reg[1]/Q
                         net (fo=1, routed)           0.103     2.068    waveform_acq_gen[18].WFM_ACQ/WVB/PTB/PTB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[3]
    RAMB18_X0Y0          RAMB18E1                                     r  waveform_acq_gen[18].WFM_ACQ/WVB/PTB/PTB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_125MHZ_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  OSC_12MHZ (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     1.481    lclk_mmcm_0/inst/clk_125MHZ_LCLK_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.510 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=13556, routed)       0.877     2.387    waveform_acq_gen[18].WFM_ACQ/WVB/PTB/PTB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y0          RAMB18E1                                     r  waveform_acq_gen[18].WFM_ACQ/WVB/PTB/PTB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.532     1.855    
    RAMB18_X0Y0          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[3])
                                                      0.155     2.010    waveform_acq_gen[18].WFM_ACQ/WVB/PTB/PTB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -2.010    
                         arrival time                           2.068    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 waveform_acq_gen[6].WFM_ACQ/WVB/WR_CTRL/i_evt_ltc_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by clk_125MHZ_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            waveform_acq_gen[6].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIADI[29]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_125MHZ_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125MHZ_LCLK_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125MHZ_LCLK_MMCM rise@0.000ns - clk_125MHZ_LCLK_MMCM rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.164ns (61.116%)  route 0.104ns (38.884%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.369ns
    Source Clock Delay      (SCD):    1.782ns
    Clock Pessimism Removal (CPR):    0.531ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125MHZ_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  OSC_12MHZ (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489     1.206    lclk_mmcm_0/inst/clk_125MHZ_LCLK_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.232 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=13556, routed)       0.551     1.782    waveform_acq_gen[6].WFM_ACQ/WVB/WR_CTRL/clk_125MHZ
    SLICE_X56Y74         FDRE                                         r  waveform_acq_gen[6].WFM_ACQ/WVB/WR_CTRL/i_evt_ltc_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y74         FDRE (Prop_fdre_C_Q)         0.164     1.946 r  waveform_acq_gen[6].WFM_ACQ/WVB/WR_CTRL/i_evt_ltc_reg[32]/Q
                         net (fo=1, routed)           0.104     2.051    waveform_acq_gen[6].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[32]
    RAMB36_X2Y14         RAMB36E1                                     r  waveform_acq_gen[6].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIADI[29]
  -------------------------------------------------------------------    -------------------

                         (clock clk_125MHZ_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  OSC_12MHZ (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     1.481    lclk_mmcm_0/inst/clk_125MHZ_LCLK_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.510 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=13556, routed)       0.859     2.369    waveform_acq_gen[6].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB36_X2Y14         RAMB36E1                                     r  waveform_acq_gen[6].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism             -0.531     1.838    
    RAMB36_X2Y14         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[29])
                                                      0.155     1.993    waveform_acq_gen[6].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                         -1.993    
                         arrival time                           2.051    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 waveform_acq_gen[22].WFM_ACQ/WVB/WR_CTRL/i_evt_ltc_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_125MHZ_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            waveform_acq_gen[22].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIADI[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_125MHZ_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125MHZ_LCLK_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125MHZ_LCLK_MMCM rise@0.000ns - clk_125MHZ_LCLK_MMCM rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.164ns (61.116%)  route 0.104ns (38.884%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.374ns
    Source Clock Delay      (SCD):    1.786ns
    Clock Pessimism Removal (CPR):    0.532ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125MHZ_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  OSC_12MHZ (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489     1.206    lclk_mmcm_0/inst/clk_125MHZ_LCLK_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.232 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=13556, routed)       0.555     1.786    waveform_acq_gen[22].WFM_ACQ/WVB/WR_CTRL/clk_125MHZ
    SLICE_X8Y24          FDRE                                         r  waveform_acq_gen[22].WFM_ACQ/WVB/WR_CTRL/i_evt_ltc_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y24          FDRE (Prop_fdre_C_Q)         0.164     1.950 r  waveform_acq_gen[22].WFM_ACQ/WVB/WR_CTRL/i_evt_ltc_reg[16]/Q
                         net (fo=1, routed)           0.104     2.055    waveform_acq_gen[22].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[16]
    RAMB36_X0Y4          RAMB36E1                                     r  waveform_acq_gen[22].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIADI[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_125MHZ_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  OSC_12MHZ (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     1.481    lclk_mmcm_0/inst/clk_125MHZ_LCLK_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.510 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=13556, routed)       0.864     2.374    waveform_acq_gen[22].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB36_X0Y4          RAMB36E1                                     r  waveform_acq_gen[22].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism             -0.532     1.842    
    RAMB36_X0Y4          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[15])
                                                      0.155     1.997    waveform_acq_gen[22].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                         -1.997    
                         arrival time                           2.055    
  -------------------------------------------------------------------
                         slack                                  0.058    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_125MHZ_LCLK_MMCM
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         8.000       5.528      RAMB36_X1Y12     waveform_acq_gen[5].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.472         8.000       5.528      RAMB36_X1Y12     waveform_acq_gen[5].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         8.000       5.528      RAMB36_X1Y4      waveform_acq_gen[19].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.472         8.000       5.528      RAMB36_X1Y4      waveform_acq_gen[19].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         8.000       5.528      RAMB36_X2Y6      waveform_acq_gen[10].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.472         8.000       5.528      RAMB36_X2Y6      waveform_acq_gen[10].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.472         8.000       5.528      RAMB18_X1Y39     waveform_acq_gen[7].WFM_ACQ/WVB/PTB/PTB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.472         8.000       5.528      RAMB18_X1Y39     waveform_acq_gen[7].WFM_ACQ/WVB/PTB/PTB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.472         8.000       5.528      RAMB18_X0Y24     waveform_acq_gen[20].WFM_ACQ/WVB/PTB/PTB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.472         8.000       5.528      RAMB18_X0Y24     waveform_acq_gen[20].WFM_ACQ/WVB/PTB/PTB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       8.000       205.360    MMCME2_ADV_X0Y1  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X37Y81     waveform_acq_gen[3].WFM_ACQ/WVB/WR_CTRL/FSM_sequential_fsm_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X37Y81     waveform_acq_gen[1].WFM_ACQ/i_xdom_wvb_config_bundle_reg[39]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X30Y82     waveform_acq_gen[1].WFM_ACQ/i_xdom_wvb_config_bundle_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X30Y82     waveform_acq_gen[1].WFM_ACQ/i_xdom_wvb_config_bundle_reg[8]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X33Y69     waveform_acq_gen[3].WFM_ACQ/WVB/WR_CTRL/armed_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X37Y41     WVB_READER/RD_CTRL/FSM_sequential_fsm_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X37Y41     WVB_READER/RD_CTRL/FSM_sequential_fsm_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X37Y41     WVB_READER/RD_CTRL/FSM_sequential_fsm_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X37Y41     WVB_READER/RD_CTRL/FSM_sequential_fsm_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X58Y57     waveform_acq_gen[11].WFM_ACQ/i_xdom_wvb_config_bundle_reg[22]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X35Y32     WVB_READER/FSM_sequential_fsm_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X9Y31      WVB_READER/wvb_data_reg_reg[449]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X30Y95     WVB_READER/wvb_data_reg_reg[44]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X8Y32      WVB_READER/wvb_data_reg_reg[450]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X7Y27      WVB_READER/wvb_data_reg_reg[452]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X0Y19      WVB_READER/wvb_data_reg_reg[453]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X5Y29      WVB_READER/wvb_data_reg_reg[454]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X8Y19      WVB_READER/wvb_data_reg_reg[455]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X9Y32      WVB_READER/wvb_data_reg_reg[456]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X8Y31      WVB_READER/wvb_data_reg_reg[457]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_LCLK_MMCM
  To Clock:  clkfbout_LCLK_MMCM

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.667ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_LCLK_MMCM
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { lclk_mmcm_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y1  lclk_mmcm_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y1  lclk_mmcm_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       83.333      16.667     MMCME2_ADV_X0Y1  lclk_mmcm_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       83.333      130.027    MMCME2_ADV_X0Y1  lclk_mmcm_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_125MHZ_LCLK_MMCM
  To Clock:  clk_125MHZ_LCLK_MMCM

Setup :            0  Failing Endpoints,  Worst Slack        3.564ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.865ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.564ns  (required time - arrival time)
  Source:                 XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_125MHZ_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q_reg[10]/PRE
                            (recovery check against rising-edge clock clk_125MHZ_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125MHZ_LCLK_MMCM rise@8.000ns - clk_125MHZ_LCLK_MMCM rise@0.000ns)
  Data Path Delay:        3.870ns  (logic 0.853ns (22.042%)  route 3.017ns (77.958%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.232ns = ( 13.232 - 8.000 ) 
    Source Clock Delay      (SCD):    5.545ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.467ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125MHZ_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  OSC_12MHZ (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.455    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.532 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425     3.956    lclk_mmcm_0/inst/clk_125MHZ_LCLK_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     4.037 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=13556, routed)       1.508     5.545    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/clk_125MHZ
    SLICE_X14Y118        FDRE                                         r  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y118        FDRE (Prop_fdre_C_Q)         0.433     5.978 r  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[27]/Q
                         net (fo=2, routed)           0.918     6.897    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/timeout_cnt_reg[27]
    SLICE_X15Y114        LUT4 (Prop_lut4_I1_O)        0.105     7.002 r  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/FSM_sequential_fsm[4]_i_12/O
                         net (fo=1, routed)           0.468     7.470    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/FSM_sequential_fsm[4]_i_12_n_0
    SLICE_X15Y119        LUT5 (Prop_lut5_I4_O)        0.105     7.575 r  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/FSM_sequential_fsm[4]_i_6/O
                         net (fo=1, routed)           0.503     8.077    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/FSM_sequential_fsm[4]_i_6_n_0
    SLICE_X15Y116        LUT5 (Prop_lut5_I2_O)        0.105     8.182 f  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/FSM_sequential_fsm[4]_i_1/O
                         net (fo=93, routed)          0.555     8.738    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/SR[0]
    SLICE_X25Y114        LUT6 (Prop_lut6_I0_O)        0.105     8.843 f  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q[15]_i_2/O
                         net (fo=16, routed)          0.573     9.415    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/rst0
    SLICE_X25Y112        FDPE                                         f  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q_reg[10]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_125MHZ_LCLK_MMCM rise edge)
                                                      8.000     8.000 r  
    F14                                               0.000     8.000 r  OSC_12MHZ (IN)
                         net (fo=0)                   0.000     8.000    lclk_mmcm_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.324     9.324 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    10.327    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.400 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357    11.758    lclk_mmcm_0/inst/clk_125MHZ_LCLK_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    11.835 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=13556, routed)       1.397    13.232    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/clk_125MHZ
    SLICE_X25Y112        FDPE                                         r  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q_reg[10]/C
                         clock pessimism              0.276    13.507    
                         clock uncertainty           -0.236    13.271    
    SLICE_X25Y112        FDPE (Recov_fdpe_C_PRE)     -0.292    12.979    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q_reg[10]
  -------------------------------------------------------------------
                         required time                         12.979    
                         arrival time                          -9.415    
  -------------------------------------------------------------------
                         slack                                  3.564    

Slack (MET) :             3.564ns  (required time - arrival time)
  Source:                 XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_125MHZ_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q_reg[15]/PRE
                            (recovery check against rising-edge clock clk_125MHZ_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125MHZ_LCLK_MMCM rise@8.000ns - clk_125MHZ_LCLK_MMCM rise@0.000ns)
  Data Path Delay:        3.870ns  (logic 0.853ns (22.042%)  route 3.017ns (77.958%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.232ns = ( 13.232 - 8.000 ) 
    Source Clock Delay      (SCD):    5.545ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.467ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125MHZ_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  OSC_12MHZ (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.455    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.532 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425     3.956    lclk_mmcm_0/inst/clk_125MHZ_LCLK_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     4.037 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=13556, routed)       1.508     5.545    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/clk_125MHZ
    SLICE_X14Y118        FDRE                                         r  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y118        FDRE (Prop_fdre_C_Q)         0.433     5.978 r  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[27]/Q
                         net (fo=2, routed)           0.918     6.897    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/timeout_cnt_reg[27]
    SLICE_X15Y114        LUT4 (Prop_lut4_I1_O)        0.105     7.002 r  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/FSM_sequential_fsm[4]_i_12/O
                         net (fo=1, routed)           0.468     7.470    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/FSM_sequential_fsm[4]_i_12_n_0
    SLICE_X15Y119        LUT5 (Prop_lut5_I4_O)        0.105     7.575 r  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/FSM_sequential_fsm[4]_i_6/O
                         net (fo=1, routed)           0.503     8.077    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/FSM_sequential_fsm[4]_i_6_n_0
    SLICE_X15Y116        LUT5 (Prop_lut5_I2_O)        0.105     8.182 f  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/FSM_sequential_fsm[4]_i_1/O
                         net (fo=93, routed)          0.555     8.738    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/SR[0]
    SLICE_X25Y114        LUT6 (Prop_lut6_I0_O)        0.105     8.843 f  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q[15]_i_2/O
                         net (fo=16, routed)          0.573     9.415    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/rst0
    SLICE_X25Y112        FDPE                                         f  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q_reg[15]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_125MHZ_LCLK_MMCM rise edge)
                                                      8.000     8.000 r  
    F14                                               0.000     8.000 r  OSC_12MHZ (IN)
                         net (fo=0)                   0.000     8.000    lclk_mmcm_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.324     9.324 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    10.327    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.400 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357    11.758    lclk_mmcm_0/inst/clk_125MHZ_LCLK_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    11.835 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=13556, routed)       1.397    13.232    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/clk_125MHZ
    SLICE_X25Y112        FDPE                                         r  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q_reg[15]/C
                         clock pessimism              0.276    13.507    
                         clock uncertainty           -0.236    13.271    
    SLICE_X25Y112        FDPE (Recov_fdpe_C_PRE)     -0.292    12.979    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q_reg[15]
  -------------------------------------------------------------------
                         required time                         12.979    
                         arrival time                          -9.415    
  -------------------------------------------------------------------
                         slack                                  3.564    

Slack (MET) :             3.564ns  (required time - arrival time)
  Source:                 XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_125MHZ_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_125MHZ_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125MHZ_LCLK_MMCM rise@8.000ns - clk_125MHZ_LCLK_MMCM rise@0.000ns)
  Data Path Delay:        3.870ns  (logic 0.853ns (22.042%)  route 3.017ns (77.958%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.232ns = ( 13.232 - 8.000 ) 
    Source Clock Delay      (SCD):    5.545ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.467ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125MHZ_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  OSC_12MHZ (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.455    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.532 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425     3.956    lclk_mmcm_0/inst/clk_125MHZ_LCLK_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     4.037 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=13556, routed)       1.508     5.545    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/clk_125MHZ
    SLICE_X14Y118        FDRE                                         r  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y118        FDRE (Prop_fdre_C_Q)         0.433     5.978 r  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[27]/Q
                         net (fo=2, routed)           0.918     6.897    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/timeout_cnt_reg[27]
    SLICE_X15Y114        LUT4 (Prop_lut4_I1_O)        0.105     7.002 r  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/FSM_sequential_fsm[4]_i_12/O
                         net (fo=1, routed)           0.468     7.470    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/FSM_sequential_fsm[4]_i_12_n_0
    SLICE_X15Y119        LUT5 (Prop_lut5_I4_O)        0.105     7.575 r  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/FSM_sequential_fsm[4]_i_6/O
                         net (fo=1, routed)           0.503     8.077    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/FSM_sequential_fsm[4]_i_6_n_0
    SLICE_X15Y116        LUT5 (Prop_lut5_I2_O)        0.105     8.182 f  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/FSM_sequential_fsm[4]_i_1/O
                         net (fo=93, routed)          0.555     8.738    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/SR[0]
    SLICE_X25Y114        LUT6 (Prop_lut6_I0_O)        0.105     8.843 f  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q[15]_i_2/O
                         net (fo=16, routed)          0.573     9.415    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/rst0
    SLICE_X25Y112        FDPE                                         f  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_125MHZ_LCLK_MMCM rise edge)
                                                      8.000     8.000 r  
    F14                                               0.000     8.000 r  OSC_12MHZ (IN)
                         net (fo=0)                   0.000     8.000    lclk_mmcm_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.324     9.324 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    10.327    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.400 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357    11.758    lclk_mmcm_0/inst/clk_125MHZ_LCLK_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    11.835 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=13556, routed)       1.397    13.232    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/clk_125MHZ
    SLICE_X25Y112        FDPE                                         r  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q_reg[1]/C
                         clock pessimism              0.276    13.507    
                         clock uncertainty           -0.236    13.271    
    SLICE_X25Y112        FDPE (Recov_fdpe_C_PRE)     -0.292    12.979    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q_reg[1]
  -------------------------------------------------------------------
                         required time                         12.979    
                         arrival time                          -9.415    
  -------------------------------------------------------------------
                         slack                                  3.564    

Slack (MET) :             3.564ns  (required time - arrival time)
  Source:                 XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_125MHZ_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q_reg[7]/PRE
                            (recovery check against rising-edge clock clk_125MHZ_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125MHZ_LCLK_MMCM rise@8.000ns - clk_125MHZ_LCLK_MMCM rise@0.000ns)
  Data Path Delay:        3.870ns  (logic 0.853ns (22.042%)  route 3.017ns (77.958%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.232ns = ( 13.232 - 8.000 ) 
    Source Clock Delay      (SCD):    5.545ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.467ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125MHZ_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  OSC_12MHZ (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.455    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.532 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425     3.956    lclk_mmcm_0/inst/clk_125MHZ_LCLK_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     4.037 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=13556, routed)       1.508     5.545    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/clk_125MHZ
    SLICE_X14Y118        FDRE                                         r  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y118        FDRE (Prop_fdre_C_Q)         0.433     5.978 r  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[27]/Q
                         net (fo=2, routed)           0.918     6.897    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/timeout_cnt_reg[27]
    SLICE_X15Y114        LUT4 (Prop_lut4_I1_O)        0.105     7.002 r  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/FSM_sequential_fsm[4]_i_12/O
                         net (fo=1, routed)           0.468     7.470    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/FSM_sequential_fsm[4]_i_12_n_0
    SLICE_X15Y119        LUT5 (Prop_lut5_I4_O)        0.105     7.575 r  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/FSM_sequential_fsm[4]_i_6/O
                         net (fo=1, routed)           0.503     8.077    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/FSM_sequential_fsm[4]_i_6_n_0
    SLICE_X15Y116        LUT5 (Prop_lut5_I2_O)        0.105     8.182 f  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/FSM_sequential_fsm[4]_i_1/O
                         net (fo=93, routed)          0.555     8.738    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/SR[0]
    SLICE_X25Y114        LUT6 (Prop_lut6_I0_O)        0.105     8.843 f  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q[15]_i_2/O
                         net (fo=16, routed)          0.573     9.415    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/rst0
    SLICE_X25Y112        FDPE                                         f  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q_reg[7]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_125MHZ_LCLK_MMCM rise edge)
                                                      8.000     8.000 r  
    F14                                               0.000     8.000 r  OSC_12MHZ (IN)
                         net (fo=0)                   0.000     8.000    lclk_mmcm_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.324     9.324 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    10.327    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.400 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357    11.758    lclk_mmcm_0/inst/clk_125MHZ_LCLK_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    11.835 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=13556, routed)       1.397    13.232    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/clk_125MHZ
    SLICE_X25Y112        FDPE                                         r  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q_reg[7]/C
                         clock pessimism              0.276    13.507    
                         clock uncertainty           -0.236    13.271    
    SLICE_X25Y112        FDPE (Recov_fdpe_C_PRE)     -0.292    12.979    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q_reg[7]
  -------------------------------------------------------------------
                         required time                         12.979    
                         arrival time                          -9.415    
  -------------------------------------------------------------------
                         slack                                  3.564    

Slack (MET) :             3.564ns  (required time - arrival time)
  Source:                 XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_125MHZ_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q_reg[8]/PRE
                            (recovery check against rising-edge clock clk_125MHZ_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125MHZ_LCLK_MMCM rise@8.000ns - clk_125MHZ_LCLK_MMCM rise@0.000ns)
  Data Path Delay:        3.870ns  (logic 0.853ns (22.042%)  route 3.017ns (77.958%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.232ns = ( 13.232 - 8.000 ) 
    Source Clock Delay      (SCD):    5.545ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.467ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125MHZ_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  OSC_12MHZ (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.455    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.532 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425     3.956    lclk_mmcm_0/inst/clk_125MHZ_LCLK_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     4.037 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=13556, routed)       1.508     5.545    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/clk_125MHZ
    SLICE_X14Y118        FDRE                                         r  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y118        FDRE (Prop_fdre_C_Q)         0.433     5.978 r  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[27]/Q
                         net (fo=2, routed)           0.918     6.897    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/timeout_cnt_reg[27]
    SLICE_X15Y114        LUT4 (Prop_lut4_I1_O)        0.105     7.002 r  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/FSM_sequential_fsm[4]_i_12/O
                         net (fo=1, routed)           0.468     7.470    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/FSM_sequential_fsm[4]_i_12_n_0
    SLICE_X15Y119        LUT5 (Prop_lut5_I4_O)        0.105     7.575 r  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/FSM_sequential_fsm[4]_i_6/O
                         net (fo=1, routed)           0.503     8.077    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/FSM_sequential_fsm[4]_i_6_n_0
    SLICE_X15Y116        LUT5 (Prop_lut5_I2_O)        0.105     8.182 f  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/FSM_sequential_fsm[4]_i_1/O
                         net (fo=93, routed)          0.555     8.738    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/SR[0]
    SLICE_X25Y114        LUT6 (Prop_lut6_I0_O)        0.105     8.843 f  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q[15]_i_2/O
                         net (fo=16, routed)          0.573     9.415    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/rst0
    SLICE_X25Y112        FDPE                                         f  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q_reg[8]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_125MHZ_LCLK_MMCM rise edge)
                                                      8.000     8.000 r  
    F14                                               0.000     8.000 r  OSC_12MHZ (IN)
                         net (fo=0)                   0.000     8.000    lclk_mmcm_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.324     9.324 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    10.327    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.400 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357    11.758    lclk_mmcm_0/inst/clk_125MHZ_LCLK_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    11.835 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=13556, routed)       1.397    13.232    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/clk_125MHZ
    SLICE_X25Y112        FDPE                                         r  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q_reg[8]/C
                         clock pessimism              0.276    13.507    
                         clock uncertainty           -0.236    13.271    
    SLICE_X25Y112        FDPE (Recov_fdpe_C_PRE)     -0.292    12.979    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q_reg[8]
  -------------------------------------------------------------------
                         required time                         12.979    
                         arrival time                          -9.415    
  -------------------------------------------------------------------
                         slack                                  3.564    

Slack (MET) :             3.564ns  (required time - arrival time)
  Source:                 XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_125MHZ_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q_reg[9]/PRE
                            (recovery check against rising-edge clock clk_125MHZ_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125MHZ_LCLK_MMCM rise@8.000ns - clk_125MHZ_LCLK_MMCM rise@0.000ns)
  Data Path Delay:        3.870ns  (logic 0.853ns (22.042%)  route 3.017ns (77.958%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.232ns = ( 13.232 - 8.000 ) 
    Source Clock Delay      (SCD):    5.545ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.467ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125MHZ_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  OSC_12MHZ (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.455    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.532 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425     3.956    lclk_mmcm_0/inst/clk_125MHZ_LCLK_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     4.037 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=13556, routed)       1.508     5.545    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/clk_125MHZ
    SLICE_X14Y118        FDRE                                         r  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y118        FDRE (Prop_fdre_C_Q)         0.433     5.978 r  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[27]/Q
                         net (fo=2, routed)           0.918     6.897    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/timeout_cnt_reg[27]
    SLICE_X15Y114        LUT4 (Prop_lut4_I1_O)        0.105     7.002 r  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/FSM_sequential_fsm[4]_i_12/O
                         net (fo=1, routed)           0.468     7.470    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/FSM_sequential_fsm[4]_i_12_n_0
    SLICE_X15Y119        LUT5 (Prop_lut5_I4_O)        0.105     7.575 r  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/FSM_sequential_fsm[4]_i_6/O
                         net (fo=1, routed)           0.503     8.077    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/FSM_sequential_fsm[4]_i_6_n_0
    SLICE_X15Y116        LUT5 (Prop_lut5_I2_O)        0.105     8.182 f  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/FSM_sequential_fsm[4]_i_1/O
                         net (fo=93, routed)          0.555     8.738    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/SR[0]
    SLICE_X25Y114        LUT6 (Prop_lut6_I0_O)        0.105     8.843 f  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q[15]_i_2/O
                         net (fo=16, routed)          0.573     9.415    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/rst0
    SLICE_X25Y112        FDPE                                         f  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q_reg[9]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_125MHZ_LCLK_MMCM rise edge)
                                                      8.000     8.000 r  
    F14                                               0.000     8.000 r  OSC_12MHZ (IN)
                         net (fo=0)                   0.000     8.000    lclk_mmcm_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.324     9.324 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    10.327    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.400 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357    11.758    lclk_mmcm_0/inst/clk_125MHZ_LCLK_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    11.835 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=13556, routed)       1.397    13.232    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/clk_125MHZ
    SLICE_X25Y112        FDPE                                         r  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q_reg[9]/C
                         clock pessimism              0.276    13.507    
                         clock uncertainty           -0.236    13.271    
    SLICE_X25Y112        FDPE (Recov_fdpe_C_PRE)     -0.292    12.979    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q_reg[9]
  -------------------------------------------------------------------
                         required time                         12.979    
                         arrival time                          -9.415    
  -------------------------------------------------------------------
                         slack                                  3.564    

Slack (MET) :             3.672ns  (required time - arrival time)
  Source:                 XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_125MHZ_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q_reg[12]/PRE
                            (recovery check against rising-edge clock clk_125MHZ_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125MHZ_LCLK_MMCM rise@8.000ns - clk_125MHZ_LCLK_MMCM rise@0.000ns)
  Data Path Delay:        3.761ns  (logic 0.853ns (22.680%)  route 2.908ns (77.320%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.231ns = ( 13.231 - 8.000 ) 
    Source Clock Delay      (SCD):    5.545ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.467ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125MHZ_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  OSC_12MHZ (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.455    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.532 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425     3.956    lclk_mmcm_0/inst/clk_125MHZ_LCLK_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     4.037 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=13556, routed)       1.508     5.545    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/clk_125MHZ
    SLICE_X14Y118        FDRE                                         r  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y118        FDRE (Prop_fdre_C_Q)         0.433     5.978 r  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[27]/Q
                         net (fo=2, routed)           0.918     6.897    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/timeout_cnt_reg[27]
    SLICE_X15Y114        LUT4 (Prop_lut4_I1_O)        0.105     7.002 r  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/FSM_sequential_fsm[4]_i_12/O
                         net (fo=1, routed)           0.468     7.470    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/FSM_sequential_fsm[4]_i_12_n_0
    SLICE_X15Y119        LUT5 (Prop_lut5_I4_O)        0.105     7.575 r  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/FSM_sequential_fsm[4]_i_6/O
                         net (fo=1, routed)           0.503     8.077    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/FSM_sequential_fsm[4]_i_6_n_0
    SLICE_X15Y116        LUT5 (Prop_lut5_I2_O)        0.105     8.182 f  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/FSM_sequential_fsm[4]_i_1/O
                         net (fo=93, routed)          0.555     8.738    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/SR[0]
    SLICE_X25Y114        LUT6 (Prop_lut6_I0_O)        0.105     8.843 f  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q[15]_i_2/O
                         net (fo=16, routed)          0.464     9.306    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/rst0
    SLICE_X25Y113        FDPE                                         f  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q_reg[12]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_125MHZ_LCLK_MMCM rise edge)
                                                      8.000     8.000 r  
    F14                                               0.000     8.000 r  OSC_12MHZ (IN)
                         net (fo=0)                   0.000     8.000    lclk_mmcm_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.324     9.324 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    10.327    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.400 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357    11.758    lclk_mmcm_0/inst/clk_125MHZ_LCLK_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    11.835 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=13556, routed)       1.396    13.231    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/clk_125MHZ
    SLICE_X25Y113        FDPE                                         r  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q_reg[12]/C
                         clock pessimism              0.276    13.506    
                         clock uncertainty           -0.236    13.270    
    SLICE_X25Y113        FDPE (Recov_fdpe_C_PRE)     -0.292    12.978    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q_reg[12]
  -------------------------------------------------------------------
                         required time                         12.978    
                         arrival time                          -9.306    
  -------------------------------------------------------------------
                         slack                                  3.672    

Slack (MET) :             3.672ns  (required time - arrival time)
  Source:                 XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_125MHZ_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q_reg[13]/PRE
                            (recovery check against rising-edge clock clk_125MHZ_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125MHZ_LCLK_MMCM rise@8.000ns - clk_125MHZ_LCLK_MMCM rise@0.000ns)
  Data Path Delay:        3.761ns  (logic 0.853ns (22.680%)  route 2.908ns (77.320%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.231ns = ( 13.231 - 8.000 ) 
    Source Clock Delay      (SCD):    5.545ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.467ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125MHZ_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  OSC_12MHZ (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.455    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.532 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425     3.956    lclk_mmcm_0/inst/clk_125MHZ_LCLK_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     4.037 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=13556, routed)       1.508     5.545    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/clk_125MHZ
    SLICE_X14Y118        FDRE                                         r  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y118        FDRE (Prop_fdre_C_Q)         0.433     5.978 r  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[27]/Q
                         net (fo=2, routed)           0.918     6.897    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/timeout_cnt_reg[27]
    SLICE_X15Y114        LUT4 (Prop_lut4_I1_O)        0.105     7.002 r  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/FSM_sequential_fsm[4]_i_12/O
                         net (fo=1, routed)           0.468     7.470    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/FSM_sequential_fsm[4]_i_12_n_0
    SLICE_X15Y119        LUT5 (Prop_lut5_I4_O)        0.105     7.575 r  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/FSM_sequential_fsm[4]_i_6/O
                         net (fo=1, routed)           0.503     8.077    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/FSM_sequential_fsm[4]_i_6_n_0
    SLICE_X15Y116        LUT5 (Prop_lut5_I2_O)        0.105     8.182 f  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/FSM_sequential_fsm[4]_i_1/O
                         net (fo=93, routed)          0.555     8.738    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/SR[0]
    SLICE_X25Y114        LUT6 (Prop_lut6_I0_O)        0.105     8.843 f  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q[15]_i_2/O
                         net (fo=16, routed)          0.464     9.306    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/rst0
    SLICE_X25Y113        FDPE                                         f  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q_reg[13]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_125MHZ_LCLK_MMCM rise edge)
                                                      8.000     8.000 r  
    F14                                               0.000     8.000 r  OSC_12MHZ (IN)
                         net (fo=0)                   0.000     8.000    lclk_mmcm_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.324     9.324 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    10.327    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.400 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357    11.758    lclk_mmcm_0/inst/clk_125MHZ_LCLK_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    11.835 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=13556, routed)       1.396    13.231    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/clk_125MHZ
    SLICE_X25Y113        FDPE                                         r  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q_reg[13]/C
                         clock pessimism              0.276    13.506    
                         clock uncertainty           -0.236    13.270    
    SLICE_X25Y113        FDPE (Recov_fdpe_C_PRE)     -0.292    12.978    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q_reg[13]
  -------------------------------------------------------------------
                         required time                         12.978    
                         arrival time                          -9.306    
  -------------------------------------------------------------------
                         slack                                  3.672    

Slack (MET) :             3.672ns  (required time - arrival time)
  Source:                 XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_125MHZ_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q_reg[14]/PRE
                            (recovery check against rising-edge clock clk_125MHZ_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125MHZ_LCLK_MMCM rise@8.000ns - clk_125MHZ_LCLK_MMCM rise@0.000ns)
  Data Path Delay:        3.761ns  (logic 0.853ns (22.680%)  route 2.908ns (77.320%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.231ns = ( 13.231 - 8.000 ) 
    Source Clock Delay      (SCD):    5.545ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.467ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125MHZ_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  OSC_12MHZ (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.455    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.532 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425     3.956    lclk_mmcm_0/inst/clk_125MHZ_LCLK_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     4.037 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=13556, routed)       1.508     5.545    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/clk_125MHZ
    SLICE_X14Y118        FDRE                                         r  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y118        FDRE (Prop_fdre_C_Q)         0.433     5.978 r  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[27]/Q
                         net (fo=2, routed)           0.918     6.897    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/timeout_cnt_reg[27]
    SLICE_X15Y114        LUT4 (Prop_lut4_I1_O)        0.105     7.002 r  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/FSM_sequential_fsm[4]_i_12/O
                         net (fo=1, routed)           0.468     7.470    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/FSM_sequential_fsm[4]_i_12_n_0
    SLICE_X15Y119        LUT5 (Prop_lut5_I4_O)        0.105     7.575 r  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/FSM_sequential_fsm[4]_i_6/O
                         net (fo=1, routed)           0.503     8.077    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/FSM_sequential_fsm[4]_i_6_n_0
    SLICE_X15Y116        LUT5 (Prop_lut5_I2_O)        0.105     8.182 f  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/FSM_sequential_fsm[4]_i_1/O
                         net (fo=93, routed)          0.555     8.738    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/SR[0]
    SLICE_X25Y114        LUT6 (Prop_lut6_I0_O)        0.105     8.843 f  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q[15]_i_2/O
                         net (fo=16, routed)          0.464     9.306    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/rst0
    SLICE_X25Y113        FDPE                                         f  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q_reg[14]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_125MHZ_LCLK_MMCM rise edge)
                                                      8.000     8.000 r  
    F14                                               0.000     8.000 r  OSC_12MHZ (IN)
                         net (fo=0)                   0.000     8.000    lclk_mmcm_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.324     9.324 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    10.327    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.400 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357    11.758    lclk_mmcm_0/inst/clk_125MHZ_LCLK_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    11.835 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=13556, routed)       1.396    13.231    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/clk_125MHZ
    SLICE_X25Y113        FDPE                                         r  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q_reg[14]/C
                         clock pessimism              0.276    13.506    
                         clock uncertainty           -0.236    13.270    
    SLICE_X25Y113        FDPE (Recov_fdpe_C_PRE)     -0.292    12.978    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q_reg[14]
  -------------------------------------------------------------------
                         required time                         12.978    
                         arrival time                          -9.306    
  -------------------------------------------------------------------
                         slack                                  3.672    

Slack (MET) :             3.672ns  (required time - arrival time)
  Source:                 XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_125MHZ_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q_reg[5]/PRE
                            (recovery check against rising-edge clock clk_125MHZ_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125MHZ_LCLK_MMCM rise@8.000ns - clk_125MHZ_LCLK_MMCM rise@0.000ns)
  Data Path Delay:        3.761ns  (logic 0.853ns (22.680%)  route 2.908ns (77.320%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.231ns = ( 13.231 - 8.000 ) 
    Source Clock Delay      (SCD):    5.545ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.467ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125MHZ_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  OSC_12MHZ (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.455    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.532 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425     3.956    lclk_mmcm_0/inst/clk_125MHZ_LCLK_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     4.037 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=13556, routed)       1.508     5.545    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/clk_125MHZ
    SLICE_X14Y118        FDRE                                         r  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y118        FDRE (Prop_fdre_C_Q)         0.433     5.978 r  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[27]/Q
                         net (fo=2, routed)           0.918     6.897    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/timeout_cnt_reg[27]
    SLICE_X15Y114        LUT4 (Prop_lut4_I1_O)        0.105     7.002 r  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/FSM_sequential_fsm[4]_i_12/O
                         net (fo=1, routed)           0.468     7.470    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/FSM_sequential_fsm[4]_i_12_n_0
    SLICE_X15Y119        LUT5 (Prop_lut5_I4_O)        0.105     7.575 r  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/FSM_sequential_fsm[4]_i_6/O
                         net (fo=1, routed)           0.503     8.077    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/FSM_sequential_fsm[4]_i_6_n_0
    SLICE_X15Y116        LUT5 (Prop_lut5_I2_O)        0.105     8.182 f  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/FSM_sequential_fsm[4]_i_1/O
                         net (fo=93, routed)          0.555     8.738    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/SR[0]
    SLICE_X25Y114        LUT6 (Prop_lut6_I0_O)        0.105     8.843 f  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q[15]_i_2/O
                         net (fo=16, routed)          0.464     9.306    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/rst0
    SLICE_X25Y113        FDPE                                         f  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q_reg[5]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_125MHZ_LCLK_MMCM rise edge)
                                                      8.000     8.000 r  
    F14                                               0.000     8.000 r  OSC_12MHZ (IN)
                         net (fo=0)                   0.000     8.000    lclk_mmcm_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.324     9.324 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    10.327    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.400 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357    11.758    lclk_mmcm_0/inst/clk_125MHZ_LCLK_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    11.835 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=13556, routed)       1.396    13.231    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/clk_125MHZ
    SLICE_X25Y113        FDPE                                         r  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q_reg[5]/C
                         clock pessimism              0.276    13.506    
                         clock uncertainty           -0.236    13.270    
    SLICE_X25Y113        FDPE (Recov_fdpe_C_PRE)     -0.292    12.978    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q_reg[5]
  -------------------------------------------------------------------
                         required time                         12.978    
                         arrival time                          -9.306    
  -------------------------------------------------------------------
                         slack                                  3.672    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.865ns  (arrival time - required time)
  Source:                 XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_125MHZ_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/NEDGE_1/ff_reg/CLR
                            (removal check against rising-edge clock clk_125MHZ_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125MHZ_LCLK_MMCM rise@0.000ns - clk_125MHZ_LCLK_MMCM rise@0.000ns)
  Data Path Delay:        0.809ns  (logic 0.254ns (31.387%)  route 0.555ns (68.613%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.422ns
    Source Clock Delay      (SCD):    1.870ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125MHZ_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  OSC_12MHZ (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489     1.206    lclk_mmcm_0/inst/clk_125MHZ_LCLK_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.232 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=13556, routed)       0.638     1.870    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/clk_125MHZ
    SLICE_X14Y117        FDRE                                         r  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y117        FDRE (Prop_fdre_C_Q)         0.164     2.034 f  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[20]/Q
                         net (fo=2, routed)           0.120     2.153    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/timeout_cnt_reg[20]
    SLICE_X15Y116        LUT5 (Prop_lut5_I1_O)        0.045     2.198 r  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/FSM_sequential_fsm[4]_i_5/O
                         net (fo=1, routed)           0.134     2.332    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/FSM_sequential_fsm[4]_i_5_n_0
    SLICE_X15Y116        LUT5 (Prop_lut5_I1_O)        0.045     2.377 f  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/FSM_sequential_fsm[4]_i_1/O
                         net (fo=93, routed)          0.302     2.679    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/NEDGE_1/SR[0]
    SLICE_X16Y114        FDCE                                         f  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/NEDGE_1/ff_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_125MHZ_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  OSC_12MHZ (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     1.481    lclk_mmcm_0/inst/clk_125MHZ_LCLK_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.510 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=13556, routed)       0.912     2.422    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/NEDGE_1/clk_125MHZ
    SLICE_X16Y114        FDCE                                         r  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/NEDGE_1/ff_reg/C
                         clock pessimism             -0.516     1.906    
    SLICE_X16Y114        FDCE (Remov_fdce_C_CLR)     -0.092     1.814    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/NEDGE_1/ff_reg
  -------------------------------------------------------------------
                         required time                         -1.814    
                         arrival time                           2.679    
  -------------------------------------------------------------------
                         slack                                  0.865    

Slack (MET) :             0.999ns  (arrival time - required time)
  Source:                 XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/FSM_sequential_fsm_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_125MHZ_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q_reg[11]/PRE
                            (removal check against rising-edge clock clk_125MHZ_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125MHZ_LCLK_MMCM rise@0.000ns - clk_125MHZ_LCLK_MMCM rise@0.000ns)
  Data Path Delay:        0.942ns  (logic 0.186ns (19.741%)  route 0.756ns (80.259%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.421ns
    Source Clock Delay      (SCD):    1.867ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125MHZ_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  OSC_12MHZ (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489     1.206    lclk_mmcm_0/inst/clk_125MHZ_LCLK_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.232 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=13556, routed)       0.635     1.867    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/clk_125MHZ
    SLICE_X21Y119        FDRE                                         r  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/FSM_sequential_fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y119        FDRE (Prop_fdre_C_Q)         0.141     2.008 r  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/FSM_sequential_fsm_reg[0]/Q
                         net (fo=84, routed)          0.589     2.597    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q_reg[0]_0[0]
    SLICE_X25Y114        LUT6 (Prop_lut6_I3_O)        0.045     2.642 f  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q[15]_i_2/O
                         net (fo=16, routed)          0.167     2.809    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/rst0
    SLICE_X27Y113        FDPE                                         f  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q_reg[11]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_125MHZ_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  OSC_12MHZ (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     1.481    lclk_mmcm_0/inst/clk_125MHZ_LCLK_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.510 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=13556, routed)       0.911     2.421    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/clk_125MHZ
    SLICE_X27Y113        FDPE                                         r  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q_reg[11]/C
                         clock pessimism             -0.516     1.905    
    SLICE_X27Y113        FDPE (Remov_fdpe_C_PRE)     -0.095     1.810    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.810    
                         arrival time                           2.809    
  -------------------------------------------------------------------
                         slack                                  0.999    

Slack (MET) :             1.003ns  (arrival time - required time)
  Source:                 XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/FSM_sequential_fsm_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_125MHZ_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_125MHZ_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125MHZ_LCLK_MMCM rise@0.000ns - clk_125MHZ_LCLK_MMCM rise@0.000ns)
  Data Path Delay:        0.946ns  (logic 0.186ns (19.663%)  route 0.760ns (80.337%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.421ns
    Source Clock Delay      (SCD):    1.867ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125MHZ_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  OSC_12MHZ (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489     1.206    lclk_mmcm_0/inst/clk_125MHZ_LCLK_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.232 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=13556, routed)       0.635     1.867    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/clk_125MHZ
    SLICE_X21Y119        FDRE                                         r  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/FSM_sequential_fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y119        FDRE (Prop_fdre_C_Q)         0.141     2.008 r  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/FSM_sequential_fsm_reg[0]/Q
                         net (fo=84, routed)          0.589     2.597    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q_reg[0]_0[0]
    SLICE_X25Y114        LUT6 (Prop_lut6_I3_O)        0.045     2.642 f  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q[15]_i_2/O
                         net (fo=16, routed)          0.171     2.813    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/rst0
    SLICE_X26Y113        FDPE                                         f  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_125MHZ_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  OSC_12MHZ (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     1.481    lclk_mmcm_0/inst/clk_125MHZ_LCLK_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.510 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=13556, routed)       0.911     2.421    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/clk_125MHZ
    SLICE_X26Y113        FDPE                                         r  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q_reg[0]/C
                         clock pessimism             -0.516     1.905    
    SLICE_X26Y113        FDPE (Remov_fdpe_C_PRE)     -0.095     1.810    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.810    
                         arrival time                           2.813    
  -------------------------------------------------------------------
                         slack                                  1.003    

Slack (MET) :             1.003ns  (arrival time - required time)
  Source:                 XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/FSM_sequential_fsm_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_125MHZ_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_125MHZ_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125MHZ_LCLK_MMCM rise@0.000ns - clk_125MHZ_LCLK_MMCM rise@0.000ns)
  Data Path Delay:        0.946ns  (logic 0.186ns (19.663%)  route 0.760ns (80.337%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.421ns
    Source Clock Delay      (SCD):    1.867ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125MHZ_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  OSC_12MHZ (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489     1.206    lclk_mmcm_0/inst/clk_125MHZ_LCLK_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.232 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=13556, routed)       0.635     1.867    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/clk_125MHZ
    SLICE_X21Y119        FDRE                                         r  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/FSM_sequential_fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y119        FDRE (Prop_fdre_C_Q)         0.141     2.008 r  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/FSM_sequential_fsm_reg[0]/Q
                         net (fo=84, routed)          0.589     2.597    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q_reg[0]_0[0]
    SLICE_X25Y114        LUT6 (Prop_lut6_I3_O)        0.045     2.642 f  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q[15]_i_2/O
                         net (fo=16, routed)          0.171     2.813    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/rst0
    SLICE_X26Y113        FDPE                                         f  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_125MHZ_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  OSC_12MHZ (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     1.481    lclk_mmcm_0/inst/clk_125MHZ_LCLK_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.510 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=13556, routed)       0.911     2.421    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/clk_125MHZ
    SLICE_X26Y113        FDPE                                         r  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q_reg[2]/C
                         clock pessimism             -0.516     1.905    
    SLICE_X26Y113        FDPE (Remov_fdpe_C_PRE)     -0.095     1.810    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.810    
                         arrival time                           2.813    
  -------------------------------------------------------------------
                         slack                                  1.003    

Slack (MET) :             1.003ns  (arrival time - required time)
  Source:                 XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/FSM_sequential_fsm_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_125MHZ_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_125MHZ_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125MHZ_LCLK_MMCM rise@0.000ns - clk_125MHZ_LCLK_MMCM rise@0.000ns)
  Data Path Delay:        0.946ns  (logic 0.186ns (19.663%)  route 0.760ns (80.337%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.421ns
    Source Clock Delay      (SCD):    1.867ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125MHZ_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  OSC_12MHZ (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489     1.206    lclk_mmcm_0/inst/clk_125MHZ_LCLK_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.232 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=13556, routed)       0.635     1.867    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/clk_125MHZ
    SLICE_X21Y119        FDRE                                         r  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/FSM_sequential_fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y119        FDRE (Prop_fdre_C_Q)         0.141     2.008 r  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/FSM_sequential_fsm_reg[0]/Q
                         net (fo=84, routed)          0.589     2.597    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q_reg[0]_0[0]
    SLICE_X25Y114        LUT6 (Prop_lut6_I3_O)        0.045     2.642 f  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q[15]_i_2/O
                         net (fo=16, routed)          0.171     2.813    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/rst0
    SLICE_X26Y113        FDPE                                         f  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_125MHZ_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  OSC_12MHZ (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     1.481    lclk_mmcm_0/inst/clk_125MHZ_LCLK_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.510 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=13556, routed)       0.911     2.421    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/clk_125MHZ
    SLICE_X26Y113        FDPE                                         r  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q_reg[3]/C
                         clock pessimism             -0.516     1.905    
    SLICE_X26Y113        FDPE (Remov_fdpe_C_PRE)     -0.095     1.810    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.810    
                         arrival time                           2.813    
  -------------------------------------------------------------------
                         slack                                  1.003    

Slack (MET) :             1.003ns  (arrival time - required time)
  Source:                 XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/FSM_sequential_fsm_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_125MHZ_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q_reg[4]/PRE
                            (removal check against rising-edge clock clk_125MHZ_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125MHZ_LCLK_MMCM rise@0.000ns - clk_125MHZ_LCLK_MMCM rise@0.000ns)
  Data Path Delay:        0.946ns  (logic 0.186ns (19.663%)  route 0.760ns (80.337%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.421ns
    Source Clock Delay      (SCD):    1.867ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125MHZ_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  OSC_12MHZ (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489     1.206    lclk_mmcm_0/inst/clk_125MHZ_LCLK_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.232 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=13556, routed)       0.635     1.867    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/clk_125MHZ
    SLICE_X21Y119        FDRE                                         r  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/FSM_sequential_fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y119        FDRE (Prop_fdre_C_Q)         0.141     2.008 r  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/FSM_sequential_fsm_reg[0]/Q
                         net (fo=84, routed)          0.589     2.597    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q_reg[0]_0[0]
    SLICE_X25Y114        LUT6 (Prop_lut6_I3_O)        0.045     2.642 f  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q[15]_i_2/O
                         net (fo=16, routed)          0.171     2.813    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/rst0
    SLICE_X26Y113        FDPE                                         f  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_125MHZ_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  OSC_12MHZ (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     1.481    lclk_mmcm_0/inst/clk_125MHZ_LCLK_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.510 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=13556, routed)       0.911     2.421    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/clk_125MHZ
    SLICE_X26Y113        FDPE                                         r  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q_reg[4]/C
                         clock pessimism             -0.516     1.905    
    SLICE_X26Y113        FDPE (Remov_fdpe_C_PRE)     -0.095     1.810    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.810    
                         arrival time                           2.813    
  -------------------------------------------------------------------
                         slack                                  1.003    

Slack (MET) :             1.048ns  (arrival time - required time)
  Source:                 XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/FSM_sequential_fsm_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_125MHZ_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q_reg[12]/PRE
                            (removal check against rising-edge clock clk_125MHZ_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125MHZ_LCLK_MMCM rise@0.000ns - clk_125MHZ_LCLK_MMCM rise@0.000ns)
  Data Path Delay:        0.991ns  (logic 0.186ns (18.773%)  route 0.805ns (81.227%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.421ns
    Source Clock Delay      (SCD):    1.867ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125MHZ_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  OSC_12MHZ (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489     1.206    lclk_mmcm_0/inst/clk_125MHZ_LCLK_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.232 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=13556, routed)       0.635     1.867    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/clk_125MHZ
    SLICE_X21Y119        FDRE                                         r  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/FSM_sequential_fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y119        FDRE (Prop_fdre_C_Q)         0.141     2.008 r  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/FSM_sequential_fsm_reg[0]/Q
                         net (fo=84, routed)          0.589     2.597    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q_reg[0]_0[0]
    SLICE_X25Y114        LUT6 (Prop_lut6_I3_O)        0.045     2.642 f  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q[15]_i_2/O
                         net (fo=16, routed)          0.216     2.857    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/rst0
    SLICE_X25Y113        FDPE                                         f  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q_reg[12]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_125MHZ_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  OSC_12MHZ (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     1.481    lclk_mmcm_0/inst/clk_125MHZ_LCLK_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.510 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=13556, routed)       0.911     2.421    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/clk_125MHZ
    SLICE_X25Y113        FDPE                                         r  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q_reg[12]/C
                         clock pessimism             -0.516     1.905    
    SLICE_X25Y113        FDPE (Remov_fdpe_C_PRE)     -0.095     1.810    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.810    
                         arrival time                           2.857    
  -------------------------------------------------------------------
                         slack                                  1.048    

Slack (MET) :             1.048ns  (arrival time - required time)
  Source:                 XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/FSM_sequential_fsm_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_125MHZ_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q_reg[13]/PRE
                            (removal check against rising-edge clock clk_125MHZ_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125MHZ_LCLK_MMCM rise@0.000ns - clk_125MHZ_LCLK_MMCM rise@0.000ns)
  Data Path Delay:        0.991ns  (logic 0.186ns (18.773%)  route 0.805ns (81.227%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.421ns
    Source Clock Delay      (SCD):    1.867ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125MHZ_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  OSC_12MHZ (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489     1.206    lclk_mmcm_0/inst/clk_125MHZ_LCLK_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.232 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=13556, routed)       0.635     1.867    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/clk_125MHZ
    SLICE_X21Y119        FDRE                                         r  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/FSM_sequential_fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y119        FDRE (Prop_fdre_C_Q)         0.141     2.008 r  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/FSM_sequential_fsm_reg[0]/Q
                         net (fo=84, routed)          0.589     2.597    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q_reg[0]_0[0]
    SLICE_X25Y114        LUT6 (Prop_lut6_I3_O)        0.045     2.642 f  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q[15]_i_2/O
                         net (fo=16, routed)          0.216     2.857    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/rst0
    SLICE_X25Y113        FDPE                                         f  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q_reg[13]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_125MHZ_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  OSC_12MHZ (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     1.481    lclk_mmcm_0/inst/clk_125MHZ_LCLK_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.510 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=13556, routed)       0.911     2.421    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/clk_125MHZ
    SLICE_X25Y113        FDPE                                         r  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q_reg[13]/C
                         clock pessimism             -0.516     1.905    
    SLICE_X25Y113        FDPE (Remov_fdpe_C_PRE)     -0.095     1.810    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.810    
                         arrival time                           2.857    
  -------------------------------------------------------------------
                         slack                                  1.048    

Slack (MET) :             1.048ns  (arrival time - required time)
  Source:                 XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/FSM_sequential_fsm_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_125MHZ_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q_reg[14]/PRE
                            (removal check against rising-edge clock clk_125MHZ_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125MHZ_LCLK_MMCM rise@0.000ns - clk_125MHZ_LCLK_MMCM rise@0.000ns)
  Data Path Delay:        0.991ns  (logic 0.186ns (18.773%)  route 0.805ns (81.227%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.421ns
    Source Clock Delay      (SCD):    1.867ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125MHZ_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  OSC_12MHZ (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489     1.206    lclk_mmcm_0/inst/clk_125MHZ_LCLK_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.232 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=13556, routed)       0.635     1.867    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/clk_125MHZ
    SLICE_X21Y119        FDRE                                         r  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/FSM_sequential_fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y119        FDRE (Prop_fdre_C_Q)         0.141     2.008 r  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/FSM_sequential_fsm_reg[0]/Q
                         net (fo=84, routed)          0.589     2.597    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q_reg[0]_0[0]
    SLICE_X25Y114        LUT6 (Prop_lut6_I3_O)        0.045     2.642 f  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q[15]_i_2/O
                         net (fo=16, routed)          0.216     2.857    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/rst0
    SLICE_X25Y113        FDPE                                         f  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q_reg[14]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_125MHZ_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  OSC_12MHZ (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     1.481    lclk_mmcm_0/inst/clk_125MHZ_LCLK_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.510 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=13556, routed)       0.911     2.421    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/clk_125MHZ
    SLICE_X25Y113        FDPE                                         r  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q_reg[14]/C
                         clock pessimism             -0.516     1.905    
    SLICE_X25Y113        FDPE (Remov_fdpe_C_PRE)     -0.095     1.810    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.810    
                         arrival time                           2.857    
  -------------------------------------------------------------------
                         slack                                  1.048    

Slack (MET) :             1.048ns  (arrival time - required time)
  Source:                 XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/FSM_sequential_fsm_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_125MHZ_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q_reg[5]/PRE
                            (removal check against rising-edge clock clk_125MHZ_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125MHZ_LCLK_MMCM rise@0.000ns - clk_125MHZ_LCLK_MMCM rise@0.000ns)
  Data Path Delay:        0.991ns  (logic 0.186ns (18.773%)  route 0.805ns (81.227%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.421ns
    Source Clock Delay      (SCD):    1.867ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125MHZ_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  OSC_12MHZ (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489     1.206    lclk_mmcm_0/inst/clk_125MHZ_LCLK_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.232 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=13556, routed)       0.635     1.867    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/clk_125MHZ
    SLICE_X21Y119        FDRE                                         r  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/FSM_sequential_fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y119        FDRE (Prop_fdre_C_Q)         0.141     2.008 r  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/FSM_sequential_fsm_reg[0]/Q
                         net (fo=84, routed)          0.589     2.597    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q_reg[0]_0[0]
    SLICE_X25Y114        LUT6 (Prop_lut6_I3_O)        0.045     2.642 f  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q[15]_i_2/O
                         net (fo=16, routed)          0.216     2.857    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/rst0
    SLICE_X25Y113        FDPE                                         f  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q_reg[5]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_125MHZ_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  OSC_12MHZ (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     1.481    lclk_mmcm_0/inst/clk_125MHZ_LCLK_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.510 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=13556, routed)       0.911     2.421    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/clk_125MHZ
    SLICE_X25Y113        FDPE                                         r  XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q_reg[5]/C
                         clock pessimism             -0.516     1.905    
    SLICE_X25Y113        FDPE (Remov_fdpe_C_PRE)     -0.095     1.810    XDOM_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/lfsr_q_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.810    
                         arrival time                           2.857    
  -------------------------------------------------------------------
                         slack                                  1.048    





