* ******************************************************************************

* iCEcube Router

* Version:            2020.12.27943

* Build Date:         Dec  9 2020 17:44:35

* File Generated:     Dec 3 2024 18:22:32

* Purpose:            Detailed routing info for each net

* Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

* ******************************************************************************

Net : U712_CHIP_RAM.REFRESH_RST
T_13_15_wire_logic_cluster/lc_0/out
T_13_13_sp4_v_t_45
T_12_16_lc_trk_g3_5
T_12_16_wire_logic_cluster/lc_5/s_r

T_13_15_wire_logic_cluster/lc_0/out
T_13_13_sp4_v_t_45
T_12_16_lc_trk_g3_5
T_12_16_wire_logic_cluster/lc_5/s_r

T_13_15_wire_logic_cluster/lc_0/out
T_13_13_sp4_v_t_45
T_12_16_lc_trk_g3_5
T_12_16_wire_logic_cluster/lc_5/s_r

T_13_15_wire_logic_cluster/lc_0/out
T_13_13_sp4_v_t_45
T_12_16_lc_trk_g3_5
T_12_16_wire_logic_cluster/lc_5/s_r

T_13_15_wire_logic_cluster/lc_0/out
T_13_13_sp4_v_t_45
T_12_16_lc_trk_g3_5
T_12_16_wire_logic_cluster/lc_5/s_r

T_13_15_wire_logic_cluster/lc_0/out
T_13_13_sp4_v_t_45
T_12_16_lc_trk_g3_5
T_12_16_wire_logic_cluster/lc_5/s_r

T_13_15_wire_logic_cluster/lc_0/out
T_13_13_sp4_v_t_45
T_12_16_lc_trk_g3_5
T_12_16_wire_logic_cluster/lc_5/s_r

T_13_15_wire_logic_cluster/lc_0/out
T_13_13_sp4_v_t_45
T_12_16_lc_trk_g3_5
T_12_16_wire_logic_cluster/lc_5/s_r

End 

Net : U712_CHIP_RAM.SDRAM_CMDZ0Z_1
T_13_16_wire_logic_cluster/lc_2/out
T_13_15_lc_trk_g0_2
T_13_15_input_2_0
T_13_15_wire_logic_cluster/lc_0/in_2

T_13_16_wire_logic_cluster/lc_2/out
T_14_15_lc_trk_g3_2
T_14_15_wire_logic_cluster/lc_0/in_1

T_13_16_wire_logic_cluster/lc_2/out
T_13_12_sp4_v_t_41
T_14_12_sp4_h_l_4
T_15_12_lc_trk_g2_4
T_15_12_wire_logic_cluster/lc_1/in_1

T_13_16_wire_logic_cluster/lc_2/out
T_13_12_sp4_v_t_41
T_14_12_sp4_h_l_4
T_16_12_lc_trk_g2_1
T_16_12_wire_logic_cluster/lc_6/in_3

T_13_16_wire_logic_cluster/lc_2/out
T_13_12_sp4_v_t_41
T_13_14_lc_trk_g2_4
T_13_14_wire_logic_cluster/lc_5/in_3

T_13_16_wire_logic_cluster/lc_2/out
T_13_12_sp4_v_t_41
T_13_13_lc_trk_g2_1
T_13_13_wire_logic_cluster/lc_6/in_3

T_13_16_wire_logic_cluster/lc_2/out
T_13_16_lc_trk_g1_2
T_13_16_wire_logic_cluster/lc_2/in_3

End 

Net : U712_CHIP_RAM.SDRAM_CMDZ0Z_0
T_13_15_wire_logic_cluster/lc_2/out
T_13_15_lc_trk_g3_2
T_13_15_wire_logic_cluster/lc_0/in_1

T_13_15_wire_logic_cluster/lc_2/out
T_14_15_lc_trk_g0_2
T_14_15_input_2_0
T_14_15_wire_logic_cluster/lc_0/in_2

T_13_15_wire_logic_cluster/lc_2/out
T_13_11_sp4_v_t_41
T_12_13_lc_trk_g0_4
T_12_13_wire_logic_cluster/lc_5/in_3

T_13_15_wire_logic_cluster/lc_2/out
T_12_14_lc_trk_g2_2
T_12_14_wire_logic_cluster/lc_5/in_3

T_13_15_wire_logic_cluster/lc_2/out
T_13_14_sp4_v_t_36
T_10_14_sp4_h_l_7
T_9_14_lc_trk_g0_7
T_9_14_wire_logic_cluster/lc_0/in_1

T_13_15_wire_logic_cluster/lc_2/out
T_13_14_sp4_v_t_36
T_10_14_sp4_h_l_7
T_9_14_lc_trk_g0_7
T_9_14_input_2_3
T_9_14_wire_logic_cluster/lc_3/in_2

T_13_15_wire_logic_cluster/lc_2/out
T_13_11_sp4_v_t_41
T_10_11_sp4_h_l_4
T_10_11_lc_trk_g1_1
T_10_11_input_2_6
T_10_11_wire_logic_cluster/lc_6/in_2

T_13_15_wire_logic_cluster/lc_2/out
T_13_15_sp4_h_l_9
T_16_11_sp4_v_t_44
T_15_12_lc_trk_g3_4
T_15_12_input_2_1
T_15_12_wire_logic_cluster/lc_1/in_2

T_13_15_wire_logic_cluster/lc_2/out
T_14_11_sp4_v_t_40
T_14_12_lc_trk_g2_0
T_14_12_wire_logic_cluster/lc_1/in_3

T_13_15_wire_logic_cluster/lc_2/out
T_13_11_sp4_v_t_41
T_14_11_sp4_h_l_9
T_14_11_lc_trk_g1_4
T_14_11_wire_logic_cluster/lc_6/in_3

T_13_15_wire_logic_cluster/lc_2/out
T_13_14_sp4_v_t_36
T_10_14_sp4_h_l_7
T_10_14_lc_trk_g1_2
T_10_14_wire_logic_cluster/lc_4/in_3

T_13_15_wire_logic_cluster/lc_2/out
T_11_15_sp4_h_l_1
T_10_11_sp4_v_t_36
T_10_12_lc_trk_g2_4
T_10_12_wire_logic_cluster/lc_7/in_3

T_13_15_wire_logic_cluster/lc_2/out
T_13_11_sp4_v_t_41
T_10_11_sp4_h_l_4
T_10_11_lc_trk_g1_1
T_10_11_wire_logic_cluster/lc_5/in_3

T_13_15_wire_logic_cluster/lc_2/out
T_13_11_sp4_v_t_41
T_14_11_sp4_h_l_9
T_15_11_lc_trk_g2_1
T_15_11_wire_logic_cluster/lc_0/in_3

T_13_15_wire_logic_cluster/lc_2/out
T_13_15_lc_trk_g3_2
T_13_15_wire_logic_cluster/lc_2/in_1

End 

Net : U712_CHIP_RAM.SDRAM_CMDZ0Z_2
T_13_15_wire_logic_cluster/lc_6/out
T_13_15_lc_trk_g2_6
T_13_15_wire_logic_cluster/lc_0/in_0

T_13_15_wire_logic_cluster/lc_6/out
T_14_15_lc_trk_g0_6
T_14_15_wire_logic_cluster/lc_0/in_0

T_13_15_wire_logic_cluster/lc_6/out
T_13_12_sp4_v_t_36
T_12_13_lc_trk_g2_4
T_12_13_wire_logic_cluster/lc_5/in_1

T_13_15_wire_logic_cluster/lc_6/out
T_13_12_sp4_v_t_36
T_14_12_sp4_h_l_1
T_17_8_sp4_v_t_42
T_16_11_lc_trk_g3_2
T_16_11_wire_logic_cluster/lc_0/in_3

T_13_15_wire_logic_cluster/lc_6/out
T_13_15_sp4_h_l_1
T_12_11_sp4_v_t_43
T_9_11_sp4_h_l_0
T_10_11_lc_trk_g2_0
T_10_11_wire_logic_cluster/lc_6/in_0

T_13_15_wire_logic_cluster/lc_6/out
T_12_14_lc_trk_g2_6
T_12_14_wire_logic_cluster/lc_5/in_1

T_13_15_wire_logic_cluster/lc_6/out
T_13_15_sp4_h_l_1
T_12_11_sp4_v_t_43
T_9_11_sp4_h_l_0
T_10_11_lc_trk_g2_0
T_10_11_wire_logic_cluster/lc_5/in_1

T_13_15_wire_logic_cluster/lc_6/out
T_13_15_sp4_h_l_1
T_12_11_sp4_v_t_43
T_13_11_sp4_h_l_6
T_14_11_lc_trk_g3_6
T_14_11_wire_logic_cluster/lc_6/in_1

T_13_15_wire_logic_cluster/lc_6/out
T_13_14_sp4_v_t_44
T_10_14_sp4_h_l_3
T_9_14_lc_trk_g0_3
T_9_14_wire_logic_cluster/lc_3/in_0

T_13_15_wire_logic_cluster/lc_6/out
T_13_12_sp4_v_t_36
T_14_12_sp4_h_l_1
T_15_12_lc_trk_g2_1
T_15_12_wire_logic_cluster/lc_1/in_0

T_13_15_wire_logic_cluster/lc_6/out
T_13_12_sp4_v_t_36
T_14_12_sp4_h_l_1
T_14_12_lc_trk_g0_4
T_14_12_wire_logic_cluster/lc_1/in_1

T_13_15_wire_logic_cluster/lc_6/out
T_13_14_sp4_v_t_44
T_10_14_sp4_h_l_3
T_10_14_lc_trk_g1_6
T_10_14_wire_logic_cluster/lc_4/in_1

T_13_15_wire_logic_cluster/lc_6/out
T_13_12_sp4_v_t_36
T_10_12_sp4_h_l_1
T_10_12_lc_trk_g0_4
T_10_12_wire_logic_cluster/lc_7/in_1

T_13_15_wire_logic_cluster/lc_6/out
T_13_14_sp4_v_t_44
T_10_14_sp4_h_l_3
T_9_14_lc_trk_g0_3
T_9_14_wire_logic_cluster/lc_0/in_3

T_13_15_wire_logic_cluster/lc_6/out
T_13_12_sp4_v_t_36
T_13_13_lc_trk_g2_4
T_13_13_input_2_6
T_13_13_wire_logic_cluster/lc_6/in_2

T_13_15_wire_logic_cluster/lc_6/out
T_13_14_lc_trk_g1_6
T_13_14_input_2_5
T_13_14_wire_logic_cluster/lc_5/in_2

T_13_15_wire_logic_cluster/lc_6/out
T_13_15_lc_trk_g2_6
T_13_15_input_2_6
T_13_15_wire_logic_cluster/lc_6/in_2

End 

Net : U712_CHIP_RAM.SDRAM_CMDZ0Z_3
T_13_16_wire_logic_cluster/lc_7/out
T_13_15_lc_trk_g0_7
T_13_15_wire_logic_cluster/lc_0/in_3

T_13_16_wire_logic_cluster/lc_7/out
T_14_15_lc_trk_g2_7
T_14_15_wire_logic_cluster/lc_0/in_3

T_13_16_wire_logic_cluster/lc_7/out
T_13_16_sp4_h_l_3
T_16_12_sp4_v_t_44
T_16_8_sp4_v_t_44
T_17_8_sp4_h_l_2
T_16_8_lc_trk_g1_2
T_16_8_wire_logic_cluster/lc_0/in_3

T_13_16_wire_logic_cluster/lc_7/out
T_13_16_sp4_h_l_3
T_16_12_sp4_v_t_44
T_13_12_sp4_h_l_3
T_15_12_lc_trk_g2_6
T_15_12_wire_logic_cluster/lc_1/in_3

T_13_16_wire_logic_cluster/lc_7/out
T_13_16_lc_trk_g1_7
T_13_16_wire_logic_cluster/lc_7/in_3

End 

Net : U712_CHIP_RAM.REFRESH_RNOZ0Z_1
T_11_16_wire_logic_cluster/lc_1/out
T_11_17_lc_trk_g1_1
T_11_17_wire_logic_cluster/lc_5/in_1

End 

Net : U712_CHIP_RAM.REFRESH_COUNTERZ0Z_5
T_12_16_wire_logic_cluster/lc_5/out
T_11_16_lc_trk_g3_5
T_11_16_wire_logic_cluster/lc_1/in_3

T_12_16_wire_logic_cluster/lc_5/out
T_12_16_lc_trk_g1_5
T_12_16_wire_logic_cluster/lc_5/in_1

End 

Net : U712_CHIP_RAM.REFRESH_COUNTERZ0Z_6
T_12_16_wire_logic_cluster/lc_6/out
T_11_16_lc_trk_g2_6
T_11_16_wire_logic_cluster/lc_1/in_1

T_12_16_wire_logic_cluster/lc_6/out
T_12_16_lc_trk_g1_6
T_12_16_wire_logic_cluster/lc_6/in_1

End 

Net : U712_CHIP_RAM.REFRESH_RNOZ0Z_0
T_11_16_wire_logic_cluster/lc_6/out
T_11_17_lc_trk_g0_6
T_11_17_wire_logic_cluster/lc_5/in_3

End 

Net : U712_CHIP_RAM.REFRESH_COUNTERZ0Z_2
T_12_16_wire_logic_cluster/lc_2/out
T_11_16_lc_trk_g2_2
T_11_16_wire_logic_cluster/lc_6/in_0

T_12_16_wire_logic_cluster/lc_2/out
T_12_16_lc_trk_g1_2
T_12_16_wire_logic_cluster/lc_2/in_1

End 

Net : U712_CHIP_RAM.REFRESH_COUNTERZ0Z_1
T_12_16_wire_logic_cluster/lc_1/out
T_11_16_lc_trk_g2_1
T_11_16_wire_logic_cluster/lc_6/in_1

T_12_16_wire_logic_cluster/lc_1/out
T_12_16_lc_trk_g3_1
T_12_16_wire_logic_cluster/lc_1/in_1

End 

Net : U712_CHIP_RAM.REFRESH_COUNTERZ0Z_4
T_12_16_wire_logic_cluster/lc_4/out
T_11_16_lc_trk_g2_4
T_11_16_input_2_6
T_11_16_wire_logic_cluster/lc_6/in_2

T_12_16_wire_logic_cluster/lc_4/out
T_12_16_lc_trk_g3_4
T_12_16_wire_logic_cluster/lc_4/in_1

End 

Net : U712_CHIP_RAM.REFRESH_COUNTERZ0Z_0
T_12_16_wire_logic_cluster/lc_0/out
T_11_16_lc_trk_g3_0
T_11_16_wire_logic_cluster/lc_6/in_3

T_12_16_wire_logic_cluster/lc_0/out
T_12_16_lc_trk_g3_0
T_12_16_wire_logic_cluster/lc_0/in_1

End 

Net : U712_CHIP_RAM.REFRESH_COUNTERZ0Z_3
T_12_16_wire_logic_cluster/lc_3/out
T_11_17_lc_trk_g0_3
T_11_17_wire_logic_cluster/lc_5/in_0

T_12_16_wire_logic_cluster/lc_3/out
T_12_16_lc_trk_g1_3
T_12_16_wire_logic_cluster/lc_3/in_1

End 

Net : U712_CHIP_RAM.SDRAM_CMD_3_sqmuxa
T_13_16_wire_logic_cluster/lc_1/out
T_13_16_lc_trk_g1_1
T_13_16_wire_logic_cluster/lc_7/in_1

T_13_16_wire_logic_cluster/lc_1/out
T_13_15_lc_trk_g0_1
T_13_15_wire_logic_cluster/lc_6/in_1

T_13_16_wire_logic_cluster/lc_1/out
T_13_15_lc_trk_g1_1
T_13_15_input_2_2
T_13_15_wire_logic_cluster/lc_2/in_2

End 

Net : U712_CHIP_RAM.SDRAM_COUNTERZ0Z_5
T_15_18_wire_logic_cluster/lc_3/out
T_14_17_lc_trk_g3_3
T_14_17_wire_logic_cluster/lc_7/in_3

T_15_18_wire_logic_cluster/lc_3/out
T_15_18_lc_trk_g1_3
T_15_18_wire_logic_cluster/lc_1/in_3

T_15_18_wire_logic_cluster/lc_3/out
T_15_18_lc_trk_g0_3
T_15_18_input_2_3
T_15_18_wire_logic_cluster/lc_3/in_2

End 

Net : U712_CHIP_RAM.SDRAM_COUNTER_2_sqmuxa
T_14_17_wire_logic_cluster/lc_2/out
T_13_16_lc_trk_g2_2
T_13_16_wire_logic_cluster/lc_1/in_3

T_14_17_wire_logic_cluster/lc_2/out
T_14_14_sp4_v_t_44
T_11_18_sp4_h_l_2
T_12_18_lc_trk_g2_2
T_12_18_wire_logic_cluster/lc_3/in_1

End 

Net : U712_CHIP_RAM.SDRAM_COUNTERZ0Z_7
T_15_18_wire_logic_cluster/lc_4/out
T_14_17_lc_trk_g3_4
T_14_17_wire_logic_cluster/lc_7/in_0

T_15_18_wire_logic_cluster/lc_4/out
T_15_18_lc_trk_g1_4
T_15_18_wire_logic_cluster/lc_4/in_1

End 

Net : U712_CHIP_RAM.N_44
T_15_18_wire_logic_cluster/lc_0/out
T_14_17_lc_trk_g3_0
T_14_17_wire_logic_cluster/lc_2/in_3

T_15_18_wire_logic_cluster/lc_0/out
T_14_18_lc_trk_g2_0
T_14_18_wire_logic_cluster/lc_5/in_3

T_15_18_wire_logic_cluster/lc_0/out
T_14_18_lc_trk_g3_0
T_14_18_input_2_3
T_14_18_wire_logic_cluster/lc_3/in_2

T_15_18_wire_logic_cluster/lc_0/out
T_14_18_lc_trk_g2_0
T_14_18_wire_logic_cluster/lc_4/in_0

End 

Net : U712_CHIP_RAM.N_36
T_14_17_wire_logic_cluster/lc_7/out
T_15_18_lc_trk_g2_7
T_15_18_wire_logic_cluster/lc_0/in_3

T_14_17_wire_logic_cluster/lc_7/out
T_13_17_lc_trk_g3_7
T_13_17_wire_logic_cluster/lc_5/in_3

T_14_17_wire_logic_cluster/lc_7/out
T_14_16_lc_trk_g0_7
T_14_16_wire_logic_cluster/lc_2/in_3

T_14_17_wire_logic_cluster/lc_7/out
T_15_17_lc_trk_g0_7
T_15_17_wire_logic_cluster/lc_1/in_0

T_14_17_wire_logic_cluster/lc_7/out
T_13_17_sp4_h_l_6
T_12_17_lc_trk_g1_6
T_12_17_wire_logic_cluster/lc_2/in_3

T_14_17_wire_logic_cluster/lc_7/out
T_14_14_sp4_v_t_38
T_11_18_sp4_h_l_3
T_13_18_lc_trk_g3_6
T_13_18_input_2_7
T_13_18_wire_logic_cluster/lc_7/in_2

T_14_17_wire_logic_cluster/lc_7/out
T_14_14_sp4_v_t_38
T_11_18_sp4_h_l_3
T_13_18_lc_trk_g3_6
T_13_18_wire_logic_cluster/lc_6/in_3

T_14_17_wire_logic_cluster/lc_7/out
T_13_17_lc_trk_g3_7
T_13_17_wire_logic_cluster/lc_3/in_3

End 

Net : U712_CHIP_RAM.SDRAM_COUNTERZ0Z_6
T_15_18_wire_logic_cluster/lc_2/out
T_14_17_lc_trk_g2_2
T_14_17_wire_logic_cluster/lc_7/in_1

T_15_18_wire_logic_cluster/lc_2/out
T_15_18_lc_trk_g3_2
T_15_18_wire_logic_cluster/lc_2/in_3

T_15_18_wire_logic_cluster/lc_2/out
T_15_18_lc_trk_g3_2
T_15_18_wire_logic_cluster/lc_4/in_3

End 

Net : U712_CHIP_RAM.SDRAM_CONFIGUREDZ0
T_12_18_wire_logic_cluster/lc_3/out
T_6_18_sp12_h_l_1
T_14_18_lc_trk_g1_2
T_14_18_wire_logic_cluster/lc_2/in_1

T_12_18_wire_logic_cluster/lc_3/out
T_6_18_sp12_h_l_1
T_13_18_lc_trk_g0_1
T_13_18_input_2_5
T_13_18_wire_logic_cluster/lc_5/in_2

T_12_18_wire_logic_cluster/lc_3/out
T_12_18_sp4_h_l_11
T_13_18_lc_trk_g3_3
T_13_18_input_2_0
T_13_18_wire_logic_cluster/lc_0/in_2

T_12_18_wire_logic_cluster/lc_3/out
T_6_18_sp12_h_l_1
T_14_18_lc_trk_g1_2
T_14_18_input_2_7
T_14_18_wire_logic_cluster/lc_7/in_2

T_12_18_wire_logic_cluster/lc_3/out
T_12_18_sp4_h_l_11
T_15_14_sp4_v_t_40
T_14_16_lc_trk_g1_5
T_14_16_wire_logic_cluster/lc_3/in_3

T_12_18_wire_logic_cluster/lc_3/out
T_12_18_sp4_h_l_11
T_13_18_lc_trk_g3_3
T_13_18_wire_logic_cluster/lc_3/in_3

T_12_18_wire_logic_cluster/lc_3/out
T_13_17_lc_trk_g3_3
T_13_17_wire_logic_cluster/lc_6/in_0

T_12_18_wire_logic_cluster/lc_3/out
T_12_18_sp4_h_l_11
T_15_14_sp4_v_t_40
T_14_16_lc_trk_g1_5
T_14_16_input_2_4
T_14_16_wire_logic_cluster/lc_4/in_2

T_12_18_wire_logic_cluster/lc_3/out
T_13_17_sp4_v_t_39
T_14_17_sp4_h_l_2
T_14_17_lc_trk_g1_7
T_14_17_wire_logic_cluster/lc_0/in_0

T_12_18_wire_logic_cluster/lc_3/out
T_6_18_sp12_h_l_1
T_15_18_lc_trk_g1_5
T_15_18_input_2_6
T_15_18_wire_logic_cluster/lc_6/in_2

T_12_18_wire_logic_cluster/lc_3/out
T_12_18_lc_trk_g1_3
T_12_18_wire_logic_cluster/lc_3/in_3

End 

Net : U712_CHIP_RAM.N_82
T_15_17_wire_logic_cluster/lc_1/out
T_14_17_lc_trk_g2_1
T_14_17_wire_logic_cluster/lc_0/in_3

T_15_17_wire_logic_cluster/lc_1/out
T_14_16_lc_trk_g2_1
T_14_16_wire_logic_cluster/lc_4/in_3

T_15_17_wire_logic_cluster/lc_1/out
T_14_16_lc_trk_g2_1
T_14_16_input_2_1
T_14_16_wire_logic_cluster/lc_1/in_2

End 

Net : U712_CHIP_RAM.SDRAM_CMD_cnst_i_a2_0_2_3
T_14_17_wire_logic_cluster/lc_1/out
T_13_16_lc_trk_g2_1
T_13_16_input_2_7
T_13_16_wire_logic_cluster/lc_7/in_2

End 

Net : U712_CHIP_RAM.SDRAM_CMD_cnst_i_a2_0_1_3_cascade_
T_14_17_wire_logic_cluster/lc_0/ltout
T_14_17_wire_logic_cluster/lc_1/in_2

End 

Net : U712_CHIP_RAM.SDRAM_CMD_cnst_i_a2_0_a5_0_1_3
T_14_18_wire_logic_cluster/lc_2/out
T_15_17_lc_trk_g2_2
T_15_17_wire_logic_cluster/lc_1/in_1

End 

Net : U712_CHIP_RAM.N_26
T_14_16_wire_logic_cluster/lc_5/out
T_13_15_lc_trk_g3_5
T_13_15_wire_logic_cluster/lc_6/in_0

End 

Net : U712_CHIP_RAM.SDRAM_CMD_cnst_0_0_67_i_i_0_cascade_
T_14_16_wire_logic_cluster/lc_4/ltout
T_14_16_wire_logic_cluster/lc_5/in_2

End 

Net : U712_CHIP_RAM.SDRAM_CMD_cnst_i_a2_0_a5_0_0_3_cascade_
T_14_18_wire_logic_cluster/lc_1/ltout
T_14_18_wire_logic_cluster/lc_2/in_2

End 

Net : U712_CHIP_RAM.SDRAM_COUNTERZ0Z_3
T_14_18_wire_logic_cluster/lc_6/out
T_14_18_lc_trk_g2_6
T_14_18_wire_logic_cluster/lc_1/in_1

T_14_18_wire_logic_cluster/lc_6/out
T_15_17_lc_trk_g3_6
T_15_17_wire_logic_cluster/lc_2/in_1

T_14_18_wire_logic_cluster/lc_6/out
T_13_18_lc_trk_g2_6
T_13_18_wire_logic_cluster/lc_1/in_1

T_14_18_wire_logic_cluster/lc_6/out
T_13_18_lc_trk_g2_6
T_13_18_wire_logic_cluster/lc_5/in_1

T_14_18_wire_logic_cluster/lc_6/out
T_14_18_lc_trk_g2_6
T_14_18_wire_logic_cluster/lc_7/in_1

T_14_18_wire_logic_cluster/lc_6/out
T_13_17_lc_trk_g2_6
T_13_17_wire_logic_cluster/lc_5/in_1

T_14_18_wire_logic_cluster/lc_6/out
T_14_18_lc_trk_g2_6
T_14_18_input_2_0
T_14_18_wire_logic_cluster/lc_0/in_2

T_14_18_wire_logic_cluster/lc_6/out
T_15_17_lc_trk_g3_6
T_15_17_wire_logic_cluster/lc_7/in_0

T_14_18_wire_logic_cluster/lc_6/out
T_13_18_lc_trk_g2_6
T_13_18_wire_logic_cluster/lc_7/in_1

T_14_18_wire_logic_cluster/lc_6/out
T_15_18_lc_trk_g1_6
T_15_18_wire_logic_cluster/lc_6/in_1

T_14_18_wire_logic_cluster/lc_6/out
T_14_18_lc_trk_g2_6
T_14_18_wire_logic_cluster/lc_6/in_0

End 

Net : U712_CHIP_RAM.SDRAM_COUNTERZ0Z_4
T_14_17_wire_logic_cluster/lc_3/out
T_14_18_lc_trk_g0_3
T_14_18_input_2_1
T_14_18_wire_logic_cluster/lc_1/in_2

T_14_17_wire_logic_cluster/lc_3/out
T_13_18_lc_trk_g0_3
T_13_18_wire_logic_cluster/lc_1/in_0

T_14_17_wire_logic_cluster/lc_3/out
T_15_18_lc_trk_g2_3
T_15_18_wire_logic_cluster/lc_0/in_1

T_14_17_wire_logic_cluster/lc_3/out
T_14_14_sp4_v_t_46
T_14_16_lc_trk_g2_3
T_14_16_wire_logic_cluster/lc_2/in_1

T_14_17_wire_logic_cluster/lc_3/out
T_13_17_lc_trk_g2_3
T_13_17_input_2_5
T_13_17_wire_logic_cluster/lc_5/in_2

T_14_17_wire_logic_cluster/lc_3/out
T_14_18_lc_trk_g0_3
T_14_18_wire_logic_cluster/lc_0/in_3

T_14_17_wire_logic_cluster/lc_3/out
T_13_17_lc_trk_g2_3
T_13_17_input_2_3
T_13_17_wire_logic_cluster/lc_3/in_2

T_14_17_wire_logic_cluster/lc_3/out
T_13_18_lc_trk_g0_3
T_13_18_wire_logic_cluster/lc_7/in_0

T_14_17_wire_logic_cluster/lc_3/out
T_15_18_lc_trk_g2_3
T_15_18_wire_logic_cluster/lc_1/in_0

T_14_17_wire_logic_cluster/lc_3/out
T_15_18_lc_trk_g2_3
T_15_18_wire_logic_cluster/lc_3/in_0

T_14_17_wire_logic_cluster/lc_3/out
T_14_17_lc_trk_g0_3
T_14_17_wire_logic_cluster/lc_3/in_0

End 

Net : U712_CHIP_RAM.SDRAM_COUNTERZ0Z_2
T_14_17_wire_logic_cluster/lc_5/out
T_14_18_lc_trk_g1_5
T_14_18_wire_logic_cluster/lc_1/in_3

T_14_17_wire_logic_cluster/lc_5/out
T_15_17_lc_trk_g0_5
T_15_17_wire_logic_cluster/lc_2/in_3

T_14_17_wire_logic_cluster/lc_5/out
T_13_18_lc_trk_g0_5
T_13_18_wire_logic_cluster/lc_5/in_0

T_14_17_wire_logic_cluster/lc_5/out
T_13_18_lc_trk_g0_5
T_13_18_input_2_1
T_13_18_wire_logic_cluster/lc_1/in_2

T_14_17_wire_logic_cluster/lc_5/out
T_14_18_lc_trk_g1_5
T_14_18_wire_logic_cluster/lc_7/in_3

T_14_17_wire_logic_cluster/lc_5/out
T_13_17_sp4_h_l_2
T_12_17_lc_trk_g1_2
T_12_17_input_2_1
T_12_17_wire_logic_cluster/lc_1/in_2

T_14_17_wire_logic_cluster/lc_5/out
T_15_17_lc_trk_g0_5
T_15_17_wire_logic_cluster/lc_6/in_3

T_14_17_wire_logic_cluster/lc_5/out
T_13_18_lc_trk_g1_5
T_13_18_wire_logic_cluster/lc_4/in_0

T_14_17_wire_logic_cluster/lc_5/out
T_14_18_lc_trk_g1_5
T_14_18_wire_logic_cluster/lc_0/in_0

T_14_17_wire_logic_cluster/lc_5/out
T_14_13_sp4_v_t_47
T_14_17_sp4_v_t_36
T_13_19_lc_trk_g1_1
T_13_19_wire_logic_cluster/lc_0/in_0

T_14_17_wire_logic_cluster/lc_5/out
T_13_16_lc_trk_g2_5
T_13_16_wire_logic_cluster/lc_0/in_1

T_14_17_wire_logic_cluster/lc_5/out
T_13_17_lc_trk_g3_5
T_13_17_input_2_2
T_13_17_wire_logic_cluster/lc_2/in_2

T_14_17_wire_logic_cluster/lc_5/out
T_15_18_lc_trk_g2_5
T_15_18_wire_logic_cluster/lc_6/in_3

T_14_17_wire_logic_cluster/lc_5/out
T_14_17_lc_trk_g1_5
T_14_17_wire_logic_cluster/lc_5/in_3

End 

Net : U712_CHIP_RAM.N_118
T_13_17_wire_logic_cluster/lc_6/out
T_13_16_lc_trk_g1_6
T_13_16_wire_logic_cluster/lc_0/in_3

T_13_17_wire_logic_cluster/lc_6/out
T_13_16_lc_trk_g1_6
T_13_16_wire_logic_cluster/lc_5/in_0

End 

Net : U712_CHIP_RAM.N_80_cascade_
T_13_16_wire_logic_cluster/lc_0/ltout
T_13_16_wire_logic_cluster/lc_1/in_2

End 

Net : U712_CHIP_RAM.N_58_cascade_
T_13_17_wire_logic_cluster/lc_5/ltout
T_13_17_wire_logic_cluster/lc_6/in_2

End 

Net : U712_CHIP_RAM.un1_SDRAM_COUNTER_10_u_0_1_0
T_13_18_wire_logic_cluster/lc_5/out
T_13_18_lc_trk_g2_5
T_13_18_wire_logic_cluster/lc_4/in_1

End 

Net : U712_CHIP_RAM.N_13
T_14_18_wire_logic_cluster/lc_5/out
T_14_17_lc_trk_g0_5
T_14_17_wire_logic_cluster/lc_5/in_0

T_14_18_wire_logic_cluster/lc_5/out
T_14_17_lc_trk_g0_5
T_14_17_wire_logic_cluster/lc_6/in_3

End 

Net : U712_CHIP_RAM.un1_SDRAM_COUNTER_10_u_0_2_0
T_13_18_wire_logic_cluster/lc_4/out
T_14_18_lc_trk_g0_4
T_14_18_wire_logic_cluster/lc_5/in_1

T_13_18_wire_logic_cluster/lc_4/out
T_14_18_lc_trk_g0_4
T_14_18_wire_logic_cluster/lc_3/in_3

End 

Net : U712_CHIP_RAM.SDRAM_CMD_cnst_0_1_29_i_i_1
T_14_16_wire_logic_cluster/lc_1/out
T_13_16_lc_trk_g3_1
T_13_16_wire_logic_cluster/lc_2/in_0

End 

Net : U712_CHIP_RAM.N_117
T_14_16_wire_logic_cluster/lc_3/out
T_14_16_lc_trk_g1_3
T_14_16_wire_logic_cluster/lc_1/in_1

T_14_16_wire_logic_cluster/lc_3/out
T_13_15_lc_trk_g3_3
T_13_15_wire_logic_cluster/lc_2/in_0

End 

Net : U712_CHIP_RAM.SDRAM_COUNTERZ0Z_0
T_14_18_wire_logic_cluster/lc_4/out
T_15_17_lc_trk_g2_4
T_15_17_wire_logic_cluster/lc_2/in_0

T_14_18_wire_logic_cluster/lc_4/out
T_14_18_lc_trk_g1_4
T_14_18_wire_logic_cluster/lc_2/in_3

T_14_18_wire_logic_cluster/lc_4/out
T_14_17_sp4_v_t_40
T_11_17_sp4_h_l_11
T_12_17_lc_trk_g3_3
T_12_17_wire_logic_cluster/lc_1/in_1

T_14_18_wire_logic_cluster/lc_4/out
T_13_18_lc_trk_g2_4
T_13_18_wire_logic_cluster/lc_5/in_3

T_14_18_wire_logic_cluster/lc_4/out
T_14_18_lc_trk_g1_4
T_14_18_wire_logic_cluster/lc_7/in_0

T_14_18_wire_logic_cluster/lc_4/out
T_15_17_lc_trk_g2_4
T_15_17_wire_logic_cluster/lc_5/in_3

T_14_18_wire_logic_cluster/lc_4/out
T_14_17_lc_trk_g1_4
T_14_17_wire_logic_cluster/lc_4/in_3

T_14_18_wire_logic_cluster/lc_4/out
T_14_18_lc_trk_g1_4
T_14_18_wire_logic_cluster/lc_0/in_1

T_14_18_wire_logic_cluster/lc_4/out
T_14_14_sp4_v_t_45
T_13_16_lc_trk_g2_0
T_13_16_input_2_0
T_13_16_wire_logic_cluster/lc_0/in_2

T_14_18_wire_logic_cluster/lc_4/out
T_14_14_sp4_v_t_45
T_13_16_lc_trk_g2_0
T_13_16_wire_logic_cluster/lc_5/in_3

T_14_18_wire_logic_cluster/lc_4/out
T_14_14_sp4_v_t_45
T_14_16_lc_trk_g2_0
T_14_16_wire_logic_cluster/lc_5/in_3

T_14_18_wire_logic_cluster/lc_4/out
T_14_14_sp4_v_t_45
T_13_16_lc_trk_g2_0
T_13_16_wire_logic_cluster/lc_4/in_0

T_14_18_wire_logic_cluster/lc_4/out
T_13_17_lc_trk_g3_4
T_13_17_wire_logic_cluster/lc_2/in_1

T_14_18_wire_logic_cluster/lc_4/out
T_15_18_lc_trk_g0_4
T_15_18_wire_logic_cluster/lc_6/in_0

T_14_18_wire_logic_cluster/lc_4/out
T_13_19_lc_trk_g1_4
T_13_19_wire_logic_cluster/lc_0/in_1

T_14_18_wire_logic_cluster/lc_4/out
T_14_17_sp4_v_t_40
T_11_17_sp4_h_l_5
T_13_17_lc_trk_g2_0
T_13_17_wire_logic_cluster/lc_7/in_1

T_14_18_wire_logic_cluster/lc_4/out
T_14_18_lc_trk_g1_4
T_14_18_wire_logic_cluster/lc_3/in_0

T_14_18_wire_logic_cluster/lc_4/out
T_14_17_lc_trk_g1_4
T_14_17_wire_logic_cluster/lc_6/in_1

End 

Net : U712_CHIP_RAM.N_105
T_15_17_wire_logic_cluster/lc_2/out
T_14_16_lc_trk_g2_2
T_14_16_input_2_2
T_14_16_wire_logic_cluster/lc_2/in_2

T_15_17_wire_logic_cluster/lc_2/out
T_13_17_sp4_h_l_1
T_13_17_lc_trk_g0_4
T_13_17_wire_logic_cluster/lc_3/in_1

T_15_17_wire_logic_cluster/lc_2/out
T_14_18_lc_trk_g0_2
T_14_18_wire_logic_cluster/lc_3/in_1

End 

Net : U712_CHIP_RAM.N_116_cascade_
T_14_16_wire_logic_cluster/lc_2/ltout
T_14_16_wire_logic_cluster/lc_3/in_2

End 

Net : U712_CHIP_RAM.N_87
T_14_17_wire_logic_cluster/lc_4/out
T_14_16_lc_trk_g1_4
T_14_16_wire_logic_cluster/lc_1/in_0

End 

Net : U712_CHIP_RAM.N_100
T_13_18_wire_logic_cluster/lc_0/out
T_14_17_lc_trk_g2_0
T_14_17_wire_logic_cluster/lc_4/in_0

T_13_18_wire_logic_cluster/lc_0/out
T_12_17_lc_trk_g3_0
T_12_17_wire_logic_cluster/lc_2/in_1

T_13_18_wire_logic_cluster/lc_0/out
T_14_15_sp4_v_t_41
T_14_16_lc_trk_g3_1
T_14_16_wire_logic_cluster/lc_5/in_1

T_13_18_wire_logic_cluster/lc_0/out
T_13_15_sp4_v_t_40
T_13_16_lc_trk_g3_0
T_13_16_wire_logic_cluster/lc_4/in_3

T_13_18_wire_logic_cluster/lc_0/out
T_14_17_lc_trk_g2_0
T_14_17_wire_logic_cluster/lc_1/in_3

T_13_18_wire_logic_cluster/lc_0/out
T_13_17_lc_trk_g0_0
T_13_17_wire_logic_cluster/lc_0/in_0

End 

Net : U712_CHIP_RAM.SDRAM_CMD_5_sqmuxa_2
T_13_16_wire_logic_cluster/lc_3/out
T_14_17_lc_trk_g2_3
T_14_17_wire_logic_cluster/lc_4/in_1

T_13_16_wire_logic_cluster/lc_3/out
T_14_15_sp4_v_t_39
T_13_18_lc_trk_g2_7
T_13_18_wire_logic_cluster/lc_6/in_1

T_13_16_wire_logic_cluster/lc_3/out
T_14_16_lc_trk_g0_3
T_14_16_wire_logic_cluster/lc_5/in_0

T_13_16_wire_logic_cluster/lc_3/out
T_14_17_lc_trk_g2_3
T_14_17_wire_logic_cluster/lc_1/in_0

End 

Net : U712_CHIP_RAM.REFRESH_CYCLE_STARTZ0
T_12_18_wire_logic_cluster/lc_1/out
T_13_15_sp4_v_t_43
T_13_16_lc_trk_g3_3
T_13_16_wire_logic_cluster/lc_3/in_1

T_12_18_wire_logic_cluster/lc_1/out
T_13_18_lc_trk_g1_1
T_13_18_wire_logic_cluster/lc_0/in_0

T_12_18_wire_logic_cluster/lc_1/out
T_13_18_lc_trk_g1_1
T_13_18_wire_logic_cluster/lc_3/in_1

T_12_18_wire_logic_cluster/lc_1/out
T_13_17_lc_trk_g2_1
T_13_17_wire_logic_cluster/lc_6/in_1

T_12_18_wire_logic_cluster/lc_1/out
T_13_17_lc_trk_g2_1
T_13_17_wire_logic_cluster/lc_4/in_1

End 

Net : U712_CHIP_RAM.N_116
T_14_16_wire_logic_cluster/lc_2/out
T_14_16_lc_trk_g3_2
T_14_16_wire_logic_cluster/lc_4/in_1

T_14_16_wire_logic_cluster/lc_2/out
T_14_17_lc_trk_g1_2
T_14_17_wire_logic_cluster/lc_0/in_1

T_14_16_wire_logic_cluster/lc_2/out
T_14_17_lc_trk_g0_2
T_14_17_wire_logic_cluster/lc_1/in_1

End 

Net : U712_CHIP_RAM.N_83
T_13_16_wire_logic_cluster/lc_5/out
T_13_16_lc_trk_g0_5
T_13_16_wire_logic_cluster/lc_7/in_0

T_13_16_wire_logic_cluster/lc_5/out
T_13_16_lc_trk_g0_5
T_13_16_wire_logic_cluster/lc_2/in_1

End 

Net : U712_CHIP_RAM.SDRAM_COUNTER_2_sqmuxa_0_a2_0
T_14_18_wire_logic_cluster/lc_7/out
T_14_17_lc_trk_g0_7
T_14_17_wire_logic_cluster/lc_2/in_1

End 

Net : U712_CHIP_RAM.SDRAM_CMD_3_sqmuxa_cascade_
T_13_16_wire_logic_cluster/lc_1/ltout
T_13_16_wire_logic_cluster/lc_2/in_2

End 

Net : U712_CHIP_RAM.SDRAM_CMD_3_sqmuxa_0_1
T_12_17_wire_logic_cluster/lc_2/out
T_13_16_lc_trk_g3_2
T_13_16_wire_logic_cluster/lc_1/in_0

End 

Net : U712_CHIP_RAM.REFRESH_COUNTERZ0Z_7
T_12_16_wire_logic_cluster/lc_7/out
T_11_17_lc_trk_g0_7
T_11_17_input_2_5
T_11_17_wire_logic_cluster/lc_5/in_2

T_12_16_wire_logic_cluster/lc_7/out
T_12_16_lc_trk_g1_7
T_12_16_wire_logic_cluster/lc_7/in_1

End 

Net : U712_REG_SM.STATE_COUNT_RNIVQBP4Z0Z_6
T_14_19_wire_logic_cluster/lc_7/out
T_15_19_lc_trk_g0_7
T_15_19_wire_logic_cluster/lc_2/in_3

T_14_19_wire_logic_cluster/lc_7/out
T_15_20_lc_trk_g3_7
T_15_20_input_2_2
T_15_20_wire_logic_cluster/lc_2/in_2

End 

Net : U712_REG_SM.N_148_0
T_13_19_wire_logic_cluster/lc_1/out
T_14_19_lc_trk_g1_1
T_14_19_wire_logic_cluster/lc_6/in_0

T_13_19_wire_logic_cluster/lc_1/out
T_12_19_lc_trk_g2_1
T_12_19_wire_logic_cluster/lc_6/in_3

End 

Net : U712_REG_SM.N_155_0_cascade_
T_14_19_wire_logic_cluster/lc_6/ltout
T_14_19_wire_logic_cluster/lc_7/in_2

End 

Net : U712_REG_SM.C3_SYNCZ0Z_0
T_14_20_wire_logic_cluster/lc_6/out
T_13_19_lc_trk_g3_6
T_13_19_wire_logic_cluster/lc_1/in_0

T_14_20_wire_logic_cluster/lc_6/out
T_13_19_lc_trk_g3_6
T_13_19_wire_logic_cluster/lc_6/in_3

T_14_20_wire_logic_cluster/lc_6/out
T_14_20_lc_trk_g3_6
T_14_20_wire_logic_cluster/lc_4/in_1

T_14_20_wire_logic_cluster/lc_6/out
T_14_19_lc_trk_g0_6
T_14_19_wire_logic_cluster/lc_1/in_3

T_14_20_wire_logic_cluster/lc_6/out
T_13_20_lc_trk_g3_6
T_13_20_wire_logic_cluster/lc_2/in_3

End 

Net : U712_REG_SM.N_177_0
T_15_19_wire_logic_cluster/lc_2/out
T_16_19_lc_trk_g0_2
T_16_19_wire_logic_cluster/lc_4/cen

End 

Net : U712_CHIP_RAM.SDRAM_CMD14
T_13_18_wire_logic_cluster/lc_2/out
T_12_17_lc_trk_g2_2
T_12_17_wire_logic_cluster/lc_1/in_3

T_13_18_wire_logic_cluster/lc_2/out
T_13_18_lc_trk_g3_2
T_13_18_wire_logic_cluster/lc_4/in_3

T_13_18_wire_logic_cluster/lc_2/out
T_13_17_lc_trk_g1_2
T_13_17_wire_logic_cluster/lc_2/in_3

T_13_18_wire_logic_cluster/lc_2/out
T_13_17_lc_trk_g1_2
T_13_17_wire_logic_cluster/lc_0/in_3

End 

Net : U712_CHIP_RAM.SDRAM_CMD_3_sqmuxa_0_1_0_cascade_
T_12_17_wire_logic_cluster/lc_1/ltout
T_12_17_wire_logic_cluster/lc_2/in_2

End 

Net : U712_REG_SM_DBR_SYNC_0
T_12_18_wire_logic_cluster/lc_7/out
T_13_18_lc_trk_g1_7
T_13_18_wire_logic_cluster/lc_2/in_0

T_12_18_wire_logic_cluster/lc_7/out
T_13_19_lc_trk_g2_7
T_13_19_wire_logic_cluster/lc_5/in_0

T_12_18_wire_logic_cluster/lc_7/out
T_12_17_sp4_v_t_46
T_12_20_lc_trk_g1_6
T_12_20_input_2_5
T_12_20_wire_logic_cluster/lc_5/in_2

T_12_18_wire_logic_cluster/lc_7/out
T_12_18_lc_trk_g2_7
T_12_18_wire_logic_cluster/lc_6/in_3

End 

Net : U712_CHIP_RAM.CPU_CYCLE_STARTZ0
T_12_17_wire_logic_cluster/lc_3/out
T_13_18_lc_trk_g2_3
T_13_18_wire_logic_cluster/lc_2/in_3

T_12_17_wire_logic_cluster/lc_3/out
T_12_17_lc_trk_g1_3
T_12_17_wire_logic_cluster/lc_3/in_3

End 

Net : U712_REG_SM.C1_SYNCZ0Z_0
T_14_20_wire_logic_cluster/lc_3/out
T_13_19_lc_trk_g3_3
T_13_19_wire_logic_cluster/lc_1/in_1

T_14_20_wire_logic_cluster/lc_3/out
T_14_19_lc_trk_g1_3
T_14_19_input_2_0
T_14_19_wire_logic_cluster/lc_0/in_2

T_14_20_wire_logic_cluster/lc_3/out
T_14_20_lc_trk_g1_3
T_14_20_wire_logic_cluster/lc_5/in_3

T_14_20_wire_logic_cluster/lc_3/out
T_13_19_lc_trk_g3_3
T_13_19_wire_logic_cluster/lc_5/in_3

T_14_20_wire_logic_cluster/lc_3/out
T_13_19_lc_trk_g3_3
T_13_19_input_2_4
T_13_19_wire_logic_cluster/lc_4/in_2

T_14_20_wire_logic_cluster/lc_3/out
T_14_19_lc_trk_g0_3
T_14_19_wire_logic_cluster/lc_1/in_0

T_14_20_wire_logic_cluster/lc_3/out
T_14_17_sp4_v_t_46
T_11_21_sp4_h_l_4
T_12_21_lc_trk_g3_4
T_12_21_input_2_5
T_12_21_wire_logic_cluster/lc_5/in_2

T_14_20_wire_logic_cluster/lc_3/out
T_14_20_lc_trk_g1_3
T_14_20_wire_logic_cluster/lc_1/in_3

End 

Net : U712_CHIP_RAM.un1_CMA21_0_i_0
T_14_14_wire_logic_cluster/lc_0/out
T_15_14_sp4_h_l_0
T_11_14_sp4_h_l_3
T_7_14_sp4_h_l_6
T_10_10_sp4_v_t_43
T_10_11_lc_trk_g3_3
T_10_11_wire_logic_cluster/lc_1/cen

T_14_14_wire_logic_cluster/lc_0/out
T_15_14_sp4_h_l_0
T_11_14_sp4_h_l_3
T_7_14_sp4_h_l_6
T_10_10_sp4_v_t_43
T_10_11_lc_trk_g3_3
T_10_11_wire_logic_cluster/lc_1/cen

T_14_14_wire_logic_cluster/lc_0/out
T_14_10_sp12_v_t_23
T_14_12_sp4_v_t_43
T_14_8_sp4_v_t_43
T_14_11_lc_trk_g1_3
T_14_11_wire_logic_cluster/lc_2/cen

T_14_14_wire_logic_cluster/lc_0/out
T_14_10_sp12_v_t_23
T_14_12_sp4_v_t_43
T_15_12_sp4_h_l_6
T_15_12_lc_trk_g1_3
T_15_12_wire_logic_cluster/lc_6/cen

T_14_14_wire_logic_cluster/lc_0/out
T_15_14_sp4_h_l_0
T_11_14_sp4_h_l_3
T_10_10_sp4_v_t_38
T_10_12_lc_trk_g3_3
T_10_12_wire_logic_cluster/lc_2/cen

T_14_14_wire_logic_cluster/lc_0/out
T_15_14_sp4_h_l_0
T_11_14_sp4_h_l_3
T_7_14_sp4_h_l_6
T_9_14_lc_trk_g3_3
T_9_14_wire_logic_cluster/lc_3/cen

T_14_14_wire_logic_cluster/lc_0/out
T_15_14_sp4_h_l_0
T_11_14_sp4_h_l_3
T_7_14_sp4_h_l_6
T_9_14_lc_trk_g3_3
T_9_14_wire_logic_cluster/lc_3/cen

T_14_14_wire_logic_cluster/lc_0/out
T_14_10_sp12_v_t_23
T_14_8_sp4_v_t_47
T_14_12_lc_trk_g0_2
T_14_12_wire_logic_cluster/lc_0/cen

T_14_14_wire_logic_cluster/lc_0/out
T_14_10_sp12_v_t_23
T_14_12_sp4_v_t_43
T_13_13_lc_trk_g3_3
T_13_13_wire_logic_cluster/lc_0/cen

T_14_14_wire_logic_cluster/lc_0/out
T_14_14_sp4_h_l_5
T_13_10_sp4_v_t_47
T_13_14_lc_trk_g0_2
T_13_14_wire_logic_cluster/lc_4/cen

T_14_14_wire_logic_cluster/lc_0/out
T_15_14_sp4_h_l_0
T_11_14_sp4_h_l_3
T_10_14_lc_trk_g1_3
T_10_14_wire_logic_cluster/lc_4/cen

End 

Net : U712_CHIP_RAM.un1_CMA21_0_i
T_14_15_wire_logic_cluster/lc_0/out
T_14_14_lc_trk_g1_0
T_14_14_wire_logic_cluster/lc_0/in_3

End 

Net : U712_REG_SM_DBR_SYNC_1
T_12_18_wire_logic_cluster/lc_6/out
T_13_18_lc_trk_g1_6
T_13_18_wire_logic_cluster/lc_2/in_1

T_12_18_wire_logic_cluster/lc_6/out
T_13_19_lc_trk_g2_6
T_13_19_wire_logic_cluster/lc_5/in_1

T_12_18_wire_logic_cluster/lc_6/out
T_12_17_sp4_v_t_44
T_12_20_lc_trk_g0_4
T_12_20_wire_logic_cluster/lc_5/in_1

End 

Net : U712_REG_SM.C1_SYNCZ0Z_2
T_14_20_wire_logic_cluster/lc_2/out
T_13_19_lc_trk_g3_2
T_13_19_input_2_1
T_13_19_wire_logic_cluster/lc_1/in_2

T_14_20_wire_logic_cluster/lc_2/out
T_13_19_lc_trk_g3_2
T_13_19_wire_logic_cluster/lc_6/in_1

T_14_20_wire_logic_cluster/lc_2/out
T_14_20_lc_trk_g2_2
T_14_20_wire_logic_cluster/lc_4/in_0

End 

Net : U712_REG_SM.C1_SYNCZ0Z_1
T_14_20_wire_logic_cluster/lc_1/out
T_13_19_lc_trk_g3_1
T_13_19_wire_logic_cluster/lc_1/in_3

T_14_20_wire_logic_cluster/lc_1/out
T_14_20_lc_trk_g2_1
T_14_20_wire_logic_cluster/lc_4/in_3

T_14_20_wire_logic_cluster/lc_1/out
T_14_19_lc_trk_g0_1
T_14_19_wire_logic_cluster/lc_0/in_1

T_14_20_wire_logic_cluster/lc_1/out
T_14_20_lc_trk_g2_1
T_14_20_wire_logic_cluster/lc_2/in_3

End 

Net : U712_CHIP_RAM.REFRESH_CYCLEZ0
T_13_17_wire_logic_cluster/lc_7/out
T_13_16_lc_trk_g0_7
T_13_16_wire_logic_cluster/lc_3/in_0

T_13_17_wire_logic_cluster/lc_7/out
T_13_18_lc_trk_g0_7
T_13_18_wire_logic_cluster/lc_0/in_3

T_13_17_wire_logic_cluster/lc_7/out
T_13_18_lc_trk_g0_7
T_13_18_wire_logic_cluster/lc_3/in_0

T_13_17_wire_logic_cluster/lc_7/out
T_13_17_lc_trk_g2_7
T_13_17_wire_logic_cluster/lc_6/in_3

T_13_17_wire_logic_cluster/lc_7/out
T_13_17_lc_trk_g2_7
T_13_17_wire_logic_cluster/lc_4/in_3

T_13_17_wire_logic_cluster/lc_7/out
T_13_17_lc_trk_g2_7
T_13_17_wire_logic_cluster/lc_7/in_0

End 

Net : U712_CHIP_RAM.SDRAM_CMD_cnst_i_a2_0_o2_0_0
T_13_18_wire_logic_cluster/lc_1/out
T_12_17_lc_trk_g3_1
T_12_17_wire_logic_cluster/lc_2/in_0

End 

Net : U712_CHIP_RAM.SDRAM_COUNTERZ0Z_1
T_14_17_wire_logic_cluster/lc_6/out
T_13_16_lc_trk_g2_6
T_13_16_wire_logic_cluster/lc_3/in_3

T_14_17_wire_logic_cluster/lc_6/out
T_15_18_lc_trk_g2_6
T_15_18_wire_logic_cluster/lc_0/in_0

T_14_17_wire_logic_cluster/lc_6/out
T_13_18_lc_trk_g0_6
T_13_18_wire_logic_cluster/lc_1/in_3

T_14_17_wire_logic_cluster/lc_6/out
T_13_17_sp4_h_l_4
T_12_17_lc_trk_g1_4
T_12_17_wire_logic_cluster/lc_1/in_0

T_14_17_wire_logic_cluster/lc_6/out
T_15_17_lc_trk_g0_6
T_15_17_wire_logic_cluster/lc_5/in_1

T_14_17_wire_logic_cluster/lc_6/out
T_13_17_lc_trk_g3_6
T_13_17_wire_logic_cluster/lc_5/in_0

T_14_17_wire_logic_cluster/lc_6/out
T_15_17_lc_trk_g0_6
T_15_17_wire_logic_cluster/lc_1/in_3

T_14_17_wire_logic_cluster/lc_6/out
T_14_16_lc_trk_g0_6
T_14_16_wire_logic_cluster/lc_4/in_0

T_14_17_wire_logic_cluster/lc_6/out
T_13_17_lc_trk_g3_6
T_13_17_wire_logic_cluster/lc_3/in_0

T_14_17_wire_logic_cluster/lc_6/out
T_14_16_sp4_v_t_44
T_13_19_lc_trk_g3_4
T_13_19_wire_logic_cluster/lc_0/in_3

T_14_17_wire_logic_cluster/lc_6/out
T_14_16_lc_trk_g0_6
T_14_16_wire_logic_cluster/lc_1/in_3

T_14_17_wire_logic_cluster/lc_6/out
T_14_17_lc_trk_g2_6
T_14_17_wire_logic_cluster/lc_6/in_0

End 

Net : U712_REG_SM.N_146_0
T_13_19_wire_logic_cluster/lc_6/out
T_14_19_lc_trk_g1_6
T_14_19_wire_logic_cluster/lc_7/in_0

T_13_19_wire_logic_cluster/lc_6/out
T_12_19_sp12_h_l_0
T_16_19_lc_trk_g1_3
T_16_19_wire_logic_cluster/lc_5/in_3

T_13_19_wire_logic_cluster/lc_6/out
T_12_19_lc_trk_g2_6
T_12_19_wire_logic_cluster/lc_7/in_3

End 

Net : U712_REG_SM.N_145_0
T_14_20_wire_logic_cluster/lc_4/out
T_13_20_lc_trk_g3_4
T_13_20_wire_logic_cluster/lc_0/in_3

End 

Net : U712_REG_SM.N_149_0
T_13_20_wire_logic_cluster/lc_0/out
T_13_19_lc_trk_g1_0
T_13_19_wire_logic_cluster/lc_4/in_3

T_13_20_wire_logic_cluster/lc_0/out
T_13_20_sp4_h_l_5
T_15_20_lc_trk_g2_0
T_15_20_wire_logic_cluster/lc_3/in_1

T_13_20_wire_logic_cluster/lc_0/out
T_12_21_lc_trk_g0_0
T_12_21_wire_logic_cluster/lc_5/in_1

End 

Net : U712_REG_SM.un1_STATE_COUNT_3_0_1
T_13_19_wire_logic_cluster/lc_4/out
T_12_19_lc_trk_g2_4
T_12_19_wire_logic_cluster/lc_3/in_1

T_13_19_wire_logic_cluster/lc_4/out
T_12_19_lc_trk_g2_4
T_12_19_input_2_6
T_12_19_wire_logic_cluster/lc_6/in_2

End 

Net : U712_REG_SM.N_182
T_14_19_wire_logic_cluster/lc_0/out
T_14_19_lc_trk_g2_0
T_14_19_wire_logic_cluster/lc_7/in_3

T_14_19_wire_logic_cluster/lc_0/out
T_13_19_lc_trk_g2_0
T_13_19_wire_logic_cluster/lc_7/in_3

T_14_19_wire_logic_cluster/lc_0/out
T_14_19_sp4_h_l_5
T_10_19_sp4_h_l_8
T_12_19_lc_trk_g3_5
T_12_19_wire_logic_cluster/lc_7/in_1

T_14_19_wire_logic_cluster/lc_0/out
T_14_19_sp4_h_l_5
T_16_19_lc_trk_g2_0
T_16_19_wire_logic_cluster/lc_5/in_1

End 

Net : U712_REG_SM.C3_SYNCZ0Z_1
T_13_20_wire_logic_cluster/lc_2/out
T_14_19_lc_trk_g2_2
T_14_19_wire_logic_cluster/lc_0/in_0

T_13_20_wire_logic_cluster/lc_2/out
T_14_19_lc_trk_g2_2
T_14_19_input_2_6
T_14_19_wire_logic_cluster/lc_6/in_2

T_13_20_wire_logic_cluster/lc_2/out
T_14_20_lc_trk_g0_2
T_14_20_wire_logic_cluster/lc_5/in_1

T_13_20_wire_logic_cluster/lc_2/out
T_13_20_lc_trk_g3_2
T_13_20_wire_logic_cluster/lc_0/in_1

T_13_20_wire_logic_cluster/lc_2/out
T_13_19_lc_trk_g1_2
T_13_19_wire_logic_cluster/lc_2/in_3

T_13_20_wire_logic_cluster/lc_2/out
T_13_19_sp4_v_t_36
T_10_19_sp4_h_l_1
T_12_19_lc_trk_g3_4
T_12_19_wire_logic_cluster/lc_6/in_1

T_13_20_wire_logic_cluster/lc_2/out
T_13_20_lc_trk_g3_2
T_13_20_wire_logic_cluster/lc_1/in_0

End 

Net : U712_REG_SM.STATE_COUNTZ0Z_1
T_11_19_wire_logic_cluster/lc_1/out
T_11_19_sp4_h_l_7
T_15_19_sp4_h_l_7
T_14_19_lc_trk_g0_7
T_14_19_wire_logic_cluster/lc_6/in_3

T_11_19_wire_logic_cluster/lc_1/out
T_11_19_lc_trk_g2_1
T_11_19_input_2_1
T_11_19_wire_logic_cluster/lc_1/in_2

End 

Net : U712_CHIP_RAM.N_13_cascade_
T_14_18_wire_logic_cluster/lc_5/ltout
T_14_18_wire_logic_cluster/lc_6/in_2

End 

Net : U712_REG_SM.C3_SYNCZ0Z_2
T_13_20_wire_logic_cluster/lc_1/out
T_14_19_lc_trk_g2_1
T_14_19_wire_logic_cluster/lc_0/in_3

T_13_20_wire_logic_cluster/lc_1/out
T_14_19_lc_trk_g2_1
T_14_19_wire_logic_cluster/lc_6/in_1

T_13_20_wire_logic_cluster/lc_1/out
T_14_20_lc_trk_g0_1
T_14_20_wire_logic_cluster/lc_5/in_0

T_13_20_wire_logic_cluster/lc_1/out
T_13_20_lc_trk_g3_1
T_13_20_wire_logic_cluster/lc_0/in_0

T_13_20_wire_logic_cluster/lc_1/out
T_13_19_lc_trk_g0_1
T_13_19_wire_logic_cluster/lc_2/in_1

T_13_20_wire_logic_cluster/lc_1/out
T_12_19_lc_trk_g3_1
T_12_19_wire_logic_cluster/lc_6/in_0

End 

Net : U712_CHIP_RAM.un1_SDRAM_COUNTER46_2_1
T_13_18_wire_logic_cluster/lc_7/out
T_12_19_lc_trk_g0_7
T_12_19_wire_logic_cluster/lc_1/in_0

End 

Net : U712_CHIP_RAM.N_40_cascade_
T_13_18_wire_logic_cluster/lc_3/ltout
T_13_18_wire_logic_cluster/lc_4/in_2

End 

Net : U712_CHIP_RAM.un1_SDRAM_COUNTER_11_ac0_3_0_cascade_
T_15_17_wire_logic_cluster/lc_6/ltout
T_15_17_wire_logic_cluster/lc_7/in_2

End 

Net : U712_CHIP_RAM.un1_SDRAM_COUNTER_11_c4
T_15_17_wire_logic_cluster/lc_7/out
T_15_18_lc_trk_g1_7
T_15_18_wire_logic_cluster/lc_1/in_1

T_15_17_wire_logic_cluster/lc_7/out
T_14_17_lc_trk_g3_7
T_14_17_wire_logic_cluster/lc_3/in_1

T_15_17_wire_logic_cluster/lc_7/out
T_15_18_lc_trk_g1_7
T_15_18_wire_logic_cluster/lc_3/in_1

End 

Net : U712_CHIP_RAM.un1_SDRAM_COUNTER_11_c6
T_15_18_wire_logic_cluster/lc_1/out
T_15_18_lc_trk_g3_1
T_15_18_input_2_4
T_15_18_wire_logic_cluster/lc_4/in_2

End 

Net : U712_CHIP_RAM.un1_SDRAM_COUNTER_11_ac0_1_out_cascade_
T_15_17_wire_logic_cluster/lc_5/ltout
T_15_17_wire_logic_cluster/lc_6/in_2

End 

Net : U712_CHIP_RAM.N_21_cascade_
T_14_18_wire_logic_cluster/lc_3/ltout
T_14_18_wire_logic_cluster/lc_4/in_2

End 

Net : U712_CHIP_RAM.SDRAM_CMD_5_sqmuxa
T_13_18_wire_logic_cluster/lc_6/out
T_12_19_lc_trk_g0_6
T_12_19_wire_logic_cluster/lc_1/in_1

End 

Net : U712_CHIP_RAM.SDRAM_CMD_5_sqmuxa_1_cascade_
T_13_17_wire_logic_cluster/lc_0/ltout
T_13_17_wire_logic_cluster/lc_1/in_2

End 

Net : U712_CHIP_RAM.N_110
T_13_17_wire_logic_cluster/lc_3/out
T_13_17_lc_trk_g0_3
T_13_17_wire_logic_cluster/lc_0/in_1

End 

Net : U712_CHIP_RAM.N_110_cascade_
T_13_17_wire_logic_cluster/lc_3/ltout
T_13_17_wire_logic_cluster/lc_4/in_2

End 

Net : U712_CHIP_RAM.REFRESH_CYCLE_0_sqmuxa
T_13_17_wire_logic_cluster/lc_4/out
T_13_17_lc_trk_g2_4
T_13_17_wire_logic_cluster/lc_7/in_3

End 

Net : U712_REG_SM.N_152_0
T_14_20_wire_logic_cluster/lc_5/out
T_15_19_lc_trk_g2_5
T_15_19_wire_logic_cluster/lc_6/in_3

T_14_20_wire_logic_cluster/lc_5/out
T_15_20_lc_trk_g0_5
T_15_20_wire_logic_cluster/lc_0/in_3

End 

Net : U712_REG_SM.N_145_0_cascade_
T_14_20_wire_logic_cluster/lc_4/ltout
T_14_20_wire_logic_cluster/lc_5/in_2

End 

Net : U712_REG_SM.N_156_0
T_15_19_wire_logic_cluster/lc_6/out
T_15_20_lc_trk_g0_6
T_15_20_wire_logic_cluster/lc_2/in_0

T_15_19_wire_logic_cluster/lc_6/out
T_15_20_lc_trk_g0_6
T_15_20_wire_logic_cluster/lc_3/in_3

End 

Net : U712_CHIP_RAM.SDRAM_CMD_cnst_i_a2_0_3_0_0
T_13_16_wire_logic_cluster/lc_4/out
T_13_15_lc_trk_g1_4
T_13_15_wire_logic_cluster/lc_2/in_3

End 

Net : U712_REG_SM.N_155_0
T_14_19_wire_logic_cluster/lc_6/out
T_12_19_sp4_h_l_9
T_11_19_lc_trk_g1_1
T_11_19_wire_logic_cluster/lc_1/in_1

T_14_19_wire_logic_cluster/lc_6/out
T_15_20_lc_trk_g3_6
T_15_20_wire_logic_cluster/lc_7/in_0

T_14_19_wire_logic_cluster/lc_6/out
T_15_20_lc_trk_g3_6
T_15_20_wire_logic_cluster/lc_1/in_0

T_14_19_wire_logic_cluster/lc_6/out
T_15_20_lc_trk_g3_6
T_15_20_wire_logic_cluster/lc_0/in_1

End 

Net : U712_CHIP_RAM.un1_SDRAM_COUNTER46_4_i_1
T_13_17_wire_logic_cluster/lc_2/out
T_13_17_lc_trk_g2_2
T_13_17_wire_logic_cluster/lc_1/in_1

End 

Net : U712_CHIP_RAM.N_40
T_13_18_wire_logic_cluster/lc_3/out
T_13_17_lc_trk_g1_3
T_13_17_wire_logic_cluster/lc_2/in_0

T_13_18_wire_logic_cluster/lc_3/out
T_13_18_lc_trk_g1_3
T_13_18_wire_logic_cluster/lc_7/in_3

End 

Net : CPU_TACKm
T_12_19_wire_logic_cluster/lc_1/out
T_11_20_lc_trk_g1_1
T_11_20_wire_logic_cluster/lc_3/in_3

T_12_19_wire_logic_cluster/lc_1/out
T_12_19_lc_trk_g0_1
T_12_19_input_2_1
T_12_19_wire_logic_cluster/lc_1/in_2

End 

Net : U712_CYCLE_TERM.TACK_EN6_0_cascade_
T_11_20_wire_logic_cluster/lc_3/ltout
T_11_20_wire_logic_cluster/lc_4/in_2

End 

Net : U712_CYCLE_TERM.N_45_0_0_en_cascade_
T_11_20_wire_logic_cluster/lc_4/ltout
T_11_20_wire_logic_cluster/lc_5/in_2

End 

Net : U712_CYCLE_TERM.N_45_0_0_en_0
T_11_20_wire_logic_cluster/lc_5/out
T_11_16_sp4_v_t_47
T_11_20_sp4_v_t_43
T_11_21_lc_trk_g3_3
T_11_21_wire_logic_cluster/lc_0/cen

End 

Net : REG_TACK
T_12_19_wire_logic_cluster/lc_3/out
T_11_20_lc_trk_g1_3
T_11_20_wire_logic_cluster/lc_3/in_1

T_12_19_wire_logic_cluster/lc_3/out
T_12_19_lc_trk_g0_3
T_12_19_input_2_3
T_12_19_wire_logic_cluster/lc_3/in_2

End 

Net : U712_REG_SM.STATE_COUNTZ0Z_6
T_12_19_wire_logic_cluster/lc_7/out
T_12_19_sp4_h_l_3
T_14_19_lc_trk_g2_6
T_14_19_wire_logic_cluster/lc_7/in_1

T_12_19_wire_logic_cluster/lc_7/out
T_13_19_lc_trk_g1_7
T_13_19_wire_logic_cluster/lc_7/in_1

T_12_19_wire_logic_cluster/lc_7/out
T_12_19_sp4_h_l_3
T_16_19_sp4_h_l_6
T_16_19_lc_trk_g0_3
T_16_19_wire_logic_cluster/lc_5/in_0

T_12_19_wire_logic_cluster/lc_7/out
T_12_19_sp4_h_l_3
T_12_19_lc_trk_g1_6
T_12_19_wire_logic_cluster/lc_3/in_0

T_12_19_wire_logic_cluster/lc_7/out
T_12_19_sp4_h_l_3
T_12_19_lc_trk_g1_6
T_12_19_input_2_7
T_12_19_wire_logic_cluster/lc_7/in_2

End 

Net : U712_CHIP_RAM.SDRAM_CMD_5_sqmuxa_0_a5_1
T_14_18_wire_logic_cluster/lc_0/out
T_13_18_lc_trk_g2_0
T_13_18_wire_logic_cluster/lc_6/in_0

End 

Net : U712_CHIP_RAM.un1_SDRAM_COUNTER_11_c6_cascade_
T_15_18_wire_logic_cluster/lc_1/ltout
T_15_18_wire_logic_cluster/lc_2/in_2

End 

Net : U712_CYCLE_TERM.TACK_STATEZ0Z_4
T_10_19_wire_logic_cluster/lc_0/out
T_11_20_lc_trk_g3_0
T_11_20_wire_logic_cluster/lc_4/in_1

T_10_19_wire_logic_cluster/lc_0/out
T_11_19_sp4_h_l_0
T_11_19_lc_trk_g1_5
T_11_19_input_2_4
T_11_19_wire_logic_cluster/lc_4/in_2

End 

Net : U712_REG_SM.DS_EN_0_sqmuxa_1
T_13_19_wire_logic_cluster/lc_7/out
T_12_19_lc_trk_g2_7
T_12_19_wire_logic_cluster/lc_4/in_3

End 

Net : U712_CYCLE_TERM.TACK_STATEZ0Z_0
T_11_19_wire_logic_cluster/lc_4/out
T_11_20_lc_trk_g1_4
T_11_20_wire_logic_cluster/lc_4/in_3

T_11_19_wire_logic_cluster/lc_4/out
T_12_18_sp4_v_t_41
T_11_21_lc_trk_g3_1
T_11_21_wire_logic_cluster/lc_1/in_3

T_11_19_wire_logic_cluster/lc_4/out
T_11_19_lc_trk_g0_4
T_11_19_input_2_6
T_11_19_wire_logic_cluster/lc_6/in_2

End 

Net : U712_CHIP_RAM.N_58
T_13_17_wire_logic_cluster/lc_5/out
T_13_17_lc_trk_g1_5
T_13_17_wire_logic_cluster/lc_1/in_3

End 

Net : U712_REG_SM.STATE_COUNT_srsts_i_a3_0_0_3
T_13_19_wire_logic_cluster/lc_5/out
T_12_19_sp4_h_l_2
T_15_19_sp4_v_t_42
T_15_20_lc_trk_g3_2
T_15_20_input_2_3
T_15_20_wire_logic_cluster/lc_3/in_2

End 

Net : U712_CHIP_RAM.un1_SDRAM_COUNTER46_2_0_6_tz
T_13_19_wire_logic_cluster/lc_0/out
T_12_19_lc_trk_g2_0
T_12_19_wire_logic_cluster/lc_1/in_3

End 

Net : U712_CHIP_RAM.N_118_cascade_
T_13_17_wire_logic_cluster/lc_6/ltout
T_13_17_wire_logic_cluster/lc_7/in_2

End 

Net : U712_CHIP_RAM.SDRAM_CMD_5_sqmuxa_2_cascade_
T_13_16_wire_logic_cluster/lc_3/ltout
T_13_16_wire_logic_cluster/lc_4/in_2

End 

Net : U712_REG_SM.N_157_0_cascade_
T_13_19_wire_logic_cluster/lc_2/ltout
T_13_19_wire_logic_cluster/lc_3/in_2

End 

Net : U712_REG_SM.REG_TACK_7_0
T_13_19_wire_logic_cluster/lc_3/out
T_12_19_lc_trk_g3_3
T_12_19_wire_logic_cluster/lc_3/in_3

End 

Net : U712_REG_SM.N_148_0_cascade_
T_13_19_wire_logic_cluster/lc_1/ltout
T_13_19_wire_logic_cluster/lc_2/in_2

End 

Net : U712_REG_SM.N_157_0
T_13_19_wire_logic_cluster/lc_2/out
T_12_19_lc_trk_g3_2
T_12_19_wire_logic_cluster/lc_7/in_0

End 

Net : U712_REG_SM.N_160
T_12_20_wire_logic_cluster/lc_5/out
T_12_21_lc_trk_g0_5
T_12_21_wire_logic_cluster/lc_5/in_0

End 

Net : U712_CHIP_RAM.A_m_14
T_12_13_wire_logic_cluster/lc_5/out
T_13_13_lc_trk_g1_5
T_13_13_wire_logic_cluster/lc_6/in_0

End 

Net : U712_REG_SM.STATE_COUNTZ0Z_4
T_12_21_wire_logic_cluster/lc_5/out
T_13_17_sp4_v_t_46
T_13_19_lc_trk_g2_3
T_13_19_wire_logic_cluster/lc_4/in_1

T_12_21_wire_logic_cluster/lc_5/out
T_13_17_sp4_v_t_46
T_13_19_lc_trk_g2_3
T_13_19_wire_logic_cluster/lc_3/in_0

T_12_21_wire_logic_cluster/lc_5/out
T_12_20_lc_trk_g0_5
T_12_20_wire_logic_cluster/lc_5/in_0

End 

Net : U712_CHIP_RAM.un1_SDRAM_COUNTER19_i_0_1_0
T_15_18_wire_logic_cluster/lc_6/out
T_14_18_lc_trk_g3_6
T_14_18_wire_logic_cluster/lc_4/in_3

End 

Net : U712_REG_SM.STATE_COUNTZ0Z_3
T_15_20_wire_logic_cluster/lc_3/out
T_13_20_sp4_h_l_3
T_12_20_lc_trk_g1_3
T_12_20_wire_logic_cluster/lc_5/in_3

T_15_20_wire_logic_cluster/lc_3/out
T_13_20_sp4_h_l_3
T_12_20_sp4_v_t_38
T_12_21_lc_trk_g2_6
T_12_21_wire_logic_cluster/lc_5/in_3

T_15_20_wire_logic_cluster/lc_3/out
T_15_20_lc_trk_g0_3
T_15_20_wire_logic_cluster/lc_3/in_0

End 

Net : U712_CHIP_RAM.un1_SDRAM_COUNTER_11_ac0_3_0
T_15_17_wire_logic_cluster/lc_6/out
T_14_18_lc_trk_g1_6
T_14_18_wire_logic_cluster/lc_6/in_3

End 

Net : U712_REG_SM.STATE_COUNTZ0Z_5
T_12_19_wire_logic_cluster/lc_6/out
T_13_19_lc_trk_g0_6
T_13_19_wire_logic_cluster/lc_2/in_0

T_12_19_wire_logic_cluster/lc_6/out
T_13_19_lc_trk_g0_6
T_13_19_wire_logic_cluster/lc_4/in_0

End 

Net : U712_REG_SM.N_146_0_cascade_
T_13_19_wire_logic_cluster/lc_6/ltout
T_13_19_wire_logic_cluster/lc_7/in_2

End 

Net : U712_CYCLE_TERM.TACK_STATEZ0Z_2
T_11_19_wire_logic_cluster/lc_5/out
T_11_18_lc_trk_g0_5
T_11_18_wire_logic_cluster/lc_0/in_3

T_11_19_wire_logic_cluster/lc_5/out
T_10_18_lc_trk_g3_5
T_10_18_wire_logic_cluster/lc_7/in_3

End 

Net : U712_CYCLE_TERM.TACK_STATE_srsts_0_a3_0_0_0
T_11_18_wire_logic_cluster/lc_0/out
T_11_19_lc_trk_g0_0
T_11_19_wire_logic_cluster/lc_4/in_0

End 

Net : U712_CHIP_RAM.A_m_10
T_12_14_wire_logic_cluster/lc_5/out
T_13_14_lc_trk_g0_5
T_13_14_wire_logic_cluster/lc_5/in_0

End 

Net : U712_REG_SM.STATE_COUNTZ0Z_2
T_15_20_wire_logic_cluster/lc_0/out
T_15_19_lc_trk_g1_0
T_15_19_wire_logic_cluster/lc_6/in_1

T_15_20_wire_logic_cluster/lc_0/out
T_16_18_sp4_v_t_44
T_15_20_lc_trk_g0_2
T_15_20_wire_logic_cluster/lc_0/in_0

End 

Net : U712_CYCLE_TERM.TACK_STATEZ0Z_3
T_10_18_wire_logic_cluster/lc_7/out
T_11_18_lc_trk_g0_7
T_11_18_wire_logic_cluster/lc_0/in_1

T_10_18_wire_logic_cluster/lc_7/out
T_10_19_lc_trk_g0_7
T_10_19_wire_logic_cluster/lc_6/in_3

T_10_18_wire_logic_cluster/lc_7/out
T_10_19_lc_trk_g0_7
T_10_19_wire_logic_cluster/lc_0/in_3

End 

Net : U712_CHIP_RAM.un1_SDRAM_COUNTER_11_ac0_1_out
T_15_17_wire_logic_cluster/lc_5/out
T_14_17_lc_trk_g3_5
T_14_17_wire_logic_cluster/lc_5/in_1

End 

Net : U712_CYCLE_TERM.TACK_EN6_0
T_11_20_wire_logic_cluster/lc_3/out
T_11_19_lc_trk_g0_3
T_11_19_wire_logic_cluster/lc_4/in_1

T_11_20_wire_logic_cluster/lc_3/out
T_11_21_lc_trk_g1_3
T_11_21_wire_logic_cluster/lc_1/in_1

T_11_20_wire_logic_cluster/lc_3/out
T_11_19_lc_trk_g0_3
T_11_19_wire_logic_cluster/lc_6/in_1

End 

Net : U712_REG_SM.DS_EN_7_0
T_14_19_wire_logic_cluster/lc_1/out
T_15_20_lc_trk_g2_1
T_15_20_wire_logic_cluster/lc_2/in_3

End 

Net : CLK40_OUT_i
T_16_0_wire_pll/outcoreb
T_17_0_span12_vert_16
T_17_9_sp12_v_t_23
T_17_15_sp4_v_t_39
T_14_19_sp4_h_l_2
T_10_19_sp4_h_l_10
T_11_19_lc_trk_g2_2
T_11_19_wire_logic_cluster/lc_6/in_0

T_16_0_wire_pll/outcoreb
T_17_0_span12_vert_16
T_17_9_sp12_v_t_23
T_17_15_sp4_v_t_39
T_14_19_sp4_h_l_2
T_10_19_sp4_h_l_10
T_10_19_lc_trk_g1_7
T_10_19_input_2_6
T_10_19_wire_logic_cluster/lc_6/in_2

T_16_0_wire_pll/outcoreb
T_17_0_span12_vert_16
T_17_9_sp12_v_t_23
T_17_15_sp4_v_t_39
T_14_19_sp4_h_l_2
T_10_19_sp4_h_l_10
T_11_19_lc_trk_g2_2
T_11_19_wire_logic_cluster/lc_5/in_3

T_16_0_wire_pll/outcoreb
T_17_0_span12_vert_16
T_6_9_sp12_h_l_0
T_11_9_sp4_h_l_7
T_10_9_sp4_v_t_36
T_10_13_sp4_v_t_36
T_10_16_lc_trk_g1_4
T_10_16_wire_logic_cluster/lc_4/in_3

End 

Net : U712_REG_SM.STATE_COUNTZ0Z_0
T_12_19_wire_logic_cluster/lc_4/out
T_11_19_lc_trk_g3_4
T_11_19_wire_logic_cluster/lc_1/in_0

T_12_19_wire_logic_cluster/lc_4/out
T_12_19_lc_trk_g1_4
T_12_19_wire_logic_cluster/lc_4/in_1

End 

Net : U712_CYCLE_TERM.TACK_STATEZ0Z_1
T_11_19_wire_logic_cluster/lc_6/out
T_11_19_lc_trk_g3_6
T_11_19_wire_logic_cluster/lc_5/in_0

T_11_19_wire_logic_cluster/lc_6/out
T_10_19_lc_trk_g2_6
T_10_19_wire_logic_cluster/lc_6/in_0

T_11_19_wire_logic_cluster/lc_6/out
T_11_19_lc_trk_g3_6
T_11_19_wire_logic_cluster/lc_4/in_3

T_11_19_wire_logic_cluster/lc_6/out
T_11_19_lc_trk_g3_6
T_11_19_wire_logic_cluster/lc_6/in_3

End 

Net : U712_CHIP_RAM.CPU_CYCLEZ0
T_13_17_wire_logic_cluster/lc_1/out
T_13_17_lc_trk_g0_1
T_13_17_wire_logic_cluster/lc_1/in_0

T_13_17_wire_logic_cluster/lc_1/out
T_12_17_lc_trk_g2_1
T_12_17_wire_logic_cluster/lc_3/in_0

T_13_17_wire_logic_cluster/lc_1/out
T_12_18_lc_trk_g1_1
T_12_18_wire_logic_cluster/lc_1/in_3

End 

Net : U712_REG_SM.DS_ENZ0
T_15_20_wire_logic_cluster/lc_2/out
T_15_20_lc_trk_g1_2
T_15_20_wire_logic_cluster/lc_2/in_1

T_15_20_wire_logic_cluster/lc_2/out
T_15_21_lc_trk_g0_2
T_15_21_wire_logic_cluster/lc_1/in_3

T_15_20_wire_logic_cluster/lc_2/out
T_15_19_sp4_v_t_36
T_15_22_lc_trk_g1_4
T_15_22_wire_logic_cluster/lc_0/in_3

End 

Net : TACK_OUTn
T_10_19_wire_logic_cluster/lc_6/out
T_10_19_lc_trk_g3_6
T_10_19_wire_logic_cluster/lc_6/in_1

T_10_19_wire_logic_cluster/lc_6/out
T_9_19_sp4_h_l_4
T_8_19_sp4_v_t_47
T_8_23_sp4_v_t_43
T_5_27_sp4_h_l_11
T_0_27_span4_horz_11
T_0_27_lc_trk_g0_3
T_0_27_wire_io_cluster/io_1/D_OUT_0

End 

Net : U712_CHIP_RAM.REFRESHZ0
T_11_17_wire_logic_cluster/lc_5/out
T_12_18_lc_trk_g3_5
T_12_18_wire_logic_cluster/lc_1/in_1

End 

Net : U712_REG_SM.LDS_OUTZ0
T_15_20_wire_logic_cluster/lc_1/out
T_15_20_lc_trk_g3_1
T_15_20_wire_logic_cluster/lc_1/in_3

T_15_20_wire_logic_cluster/lc_1/out
T_15_21_lc_trk_g0_1
T_15_21_wire_logic_cluster/lc_1/in_0

End 

Net : U712_REG_SM.UDS_OUTZ0
T_15_20_wire_logic_cluster/lc_7/out
T_15_20_lc_trk_g1_7
T_15_20_wire_logic_cluster/lc_7/in_3

T_15_20_wire_logic_cluster/lc_7/out
T_15_19_sp4_v_t_46
T_15_22_lc_trk_g0_6
T_15_22_wire_logic_cluster/lc_0/in_0

End 

Net : U712_CHIP_RAM.REFRESH_COUNTER_cry_6
T_12_16_wire_logic_cluster/lc_6/cout
T_12_16_wire_logic_cluster/lc_7/in_3

End 

Net : U712_CHIP_RAM.REFRESH_COUNTER_cry_5
T_12_16_wire_logic_cluster/lc_5/cout
T_12_16_wire_logic_cluster/lc_6/in_3

Net : U712_CHIP_RAM.REFRESH_COUNTER_cry_4
T_12_16_wire_logic_cluster/lc_4/cout
T_12_16_wire_logic_cluster/lc_5/in_3

Net : U712_CHIP_RAM.REFRESH_COUNTER_cry_3
T_12_16_wire_logic_cluster/lc_3/cout
T_12_16_wire_logic_cluster/lc_4/in_3

Net : U712_CHIP_RAM.REFRESH_COUNTER_cry_2
T_12_16_wire_logic_cluster/lc_2/cout
T_12_16_wire_logic_cluster/lc_3/in_3

Net : U712_CHIP_RAM.REFRESH_COUNTER_cry_1
T_12_16_wire_logic_cluster/lc_1/cout
T_12_16_wire_logic_cluster/lc_2/in_3

Net : U712_CHIP_RAM.REFRESH_COUNTER_cry_0
T_12_16_wire_logic_cluster/lc_0/cout
T_12_16_wire_logic_cluster/lc_1/in_3

Net : A_c_14
T_0_6_wire_io_cluster/io_1/D_IN_0
T_0_6_span12_horz_20
T_3_6_sp12_h_l_0
T_10_6_sp4_h_l_9
T_13_6_sp4_v_t_39
T_13_10_sp4_v_t_39
T_12_13_lc_trk_g2_7
T_12_13_wire_logic_cluster/lc_5/in_0

End 

Net : A_c_15
T_0_6_wire_io_cluster/io_0/D_IN_0
T_0_6_span12_horz_0
T_8_6_sp4_h_l_9
T_11_6_sp4_v_t_39
T_11_10_sp4_v_t_39
T_10_11_lc_trk_g2_7
T_10_11_input_2_5
T_10_11_wire_logic_cluster/lc_5/in_2

End 

Net : A_c_16
T_0_5_wire_io_cluster/io_1/D_IN_0
T_0_5_span12_horz_4
T_8_5_sp4_h_l_11
T_11_5_sp4_v_t_41
T_11_9_sp4_v_t_37
T_10_11_lc_trk_g1_0
T_10_11_wire_logic_cluster/lc_6/in_3

End 

Net : A_c_17
T_0_5_wire_io_cluster/io_0/D_IN_0
T_0_5_span12_horz_0
T_12_5_sp12_v_t_23
T_12_7_sp4_v_t_43
T_13_11_sp4_h_l_0
T_14_11_lc_trk_g2_0
T_14_11_wire_logic_cluster/lc_6/in_0

End 

Net : A_c_18
T_0_4_wire_io_cluster/io_1/D_IN_0
T_0_4_span12_horz_4
T_10_4_sp12_v_t_23
T_10_11_lc_trk_g2_3
T_10_11_wire_logic_cluster/lc_6/in_1

End 

Net : A_c_19
T_0_4_wire_io_cluster/io_0/D_IN_0
T_0_4_span12_horz_0
T_12_4_sp12_v_t_23
T_12_8_sp4_v_t_41
T_13_12_sp4_h_l_10
T_14_12_lc_trk_g3_2
T_14_12_wire_logic_cluster/lc_1/in_0

End 

Net : A_c_2
T_0_27_wire_io_cluster/io_0/D_IN_0
T_0_27_span12_horz_16
T_4_15_sp12_v_t_23
T_5_15_sp12_h_l_0
T_6_15_sp4_h_l_3
T_9_11_sp4_v_t_44
T_9_14_lc_trk_g0_4
T_9_14_input_2_0
T_9_14_wire_logic_cluster/lc_0/in_2

End 

Net : A_c_3
T_0_25_wire_io_cluster/io_1/D_IN_0
T_0_25_span12_horz_20
T_3_25_sp12_h_l_0
T_14_13_sp12_v_t_23
T_14_13_sp4_v_t_45
T_13_14_lc_trk_g3_5
T_13_14_wire_logic_cluster/lc_5/in_1

End 

Net : A_c_4
T_0_20_wire_io_cluster/io_1/D_IN_0
T_0_20_span12_horz_4
T_10_8_sp12_v_t_23
T_10_14_lc_trk_g2_4
T_10_14_input_2_4
T_10_14_wire_logic_cluster/lc_4/in_2

End 

Net : A_c_5
T_0_20_wire_io_cluster/io_0/D_IN_0
T_0_20_span12_horz_8
T_6_20_sp4_h_l_11
T_9_16_sp4_v_t_46
T_9_12_sp4_v_t_42
T_9_14_lc_trk_g3_7
T_9_14_wire_logic_cluster/lc_3/in_3

End 

Net : A_c_6
T_0_18_wire_io_cluster/io_1/D_IN_0
T_0_18_span12_horz_4
T_10_6_sp12_v_t_23
T_10_12_lc_trk_g3_4
T_10_12_input_2_7
T_10_12_wire_logic_cluster/lc_7/in_2

End 

Net : A_c_7
T_0_18_wire_io_cluster/io_0/D_IN_0
T_0_18_span12_horz_0
T_10_18_sp4_h_l_11
T_13_14_sp4_v_t_46
T_13_10_sp4_v_t_42
T_13_13_lc_trk_g1_2
T_13_13_wire_logic_cluster/lc_6/in_1

End 

Net : A_c_8
T_0_17_wire_io_cluster/io_1/D_IN_0
T_0_17_span12_horz_4
T_8_17_sp4_h_l_11
T_11_13_sp4_v_t_40
T_11_9_sp4_v_t_40
T_10_11_lc_trk_g0_5
T_10_11_wire_logic_cluster/lc_5/in_0

End 

Net : A_c_9
T_0_16_wire_io_cluster/io_0/D_IN_0
T_0_16_span12_horz_0
T_6_16_sp4_h_l_7
T_9_12_sp4_v_t_36
T_9_14_lc_trk_g3_1
T_9_14_wire_logic_cluster/lc_0/in_0

End 

Net : C1_c
T_4_33_wire_io_cluster/io_1/D_IN_0
T_4_31_sp12_v_t_23
T_4_19_sp12_v_t_23
T_4_17_sp4_v_t_47
T_0_17_span4_horz_4
T_0_17_lc_trk_g1_4
T_0_17_wire_gbuf/in

T_4_33_wire_io_cluster/io_1/D_IN_0
T_4_23_sp12_v_t_23
T_5_23_sp12_h_l_0
T_12_23_sp4_h_l_9
T_15_19_sp4_v_t_44
T_14_20_lc_trk_g3_4
T_14_20_wire_logic_cluster/lc_3/in_0

End 

Net : C1_c_g
T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_12_16_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_12_16_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_12_16_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_12_16_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_12_16_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_12_16_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_12_16_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_12_16_wire_logic_cluster/lc_3/clk

End 

Net : C3_c
T_4_33_wire_io_cluster/io_0/D_IN_0
T_4_21_sp12_v_t_23
T_5_21_sp12_h_l_0
T_12_21_sp4_h_l_9
T_15_17_sp4_v_t_38
T_14_20_lc_trk_g2_6
T_14_20_wire_logic_cluster/lc_6/in_0

End 

Net : CASn_c
T_16_12_wire_logic_cluster/lc_6/out
T_16_6_sp12_v_t_23
T_17_6_sp12_h_l_0
T_28_0_span12_vert_11
T_28_0_lc_trk_g1_3
T_28_0_wire_io_cluster/io_0/D_OUT_0

End 

Net : CLK40_IN_c
T_0_17_wire_io_cluster/io_0/D_IN_0
T_0_17_span12_horz_16
T_4_5_sp12_v_t_23
T_5_5_sp12_h_l_0
T_10_5_sp4_h_l_7
T_13_1_sp4_v_t_42
T_13_0_span4_vert_3
T_13_0_lc_trk_g0_3
T_16_0_wire_pll/REFERENCECLK

End 

Net : CLK40_OUT_i_i
T_10_16_wire_logic_cluster/lc_4/out
T_11_16_sp12_h_l_0
T_0_16_span12_horz_4
T_0_16_lc_trk_g1_4
T_0_16_wire_io_cluster/io_1/D_OUT_0

End 

Net : CLK80_OUT
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_16_8_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_16_11_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_16_12_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_15_11_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_14_11_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_15_12_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_14_12_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_13_13_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_6_7_glb2local_0
T_6_7_lc_trk_g0_4
T_6_7_wire_logic_cluster/lc_4/in_0

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_10_11_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_10_11_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_13_14_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_10_12_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_13_15_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_13_15_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_16_19_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_13_16_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_13_16_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_14_17_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_14_17_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_14_17_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_15_18_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_15_18_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_15_18_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_10_14_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_13_17_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_13_17_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_14_18_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_14_18_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_12_17_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_15_20_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_15_20_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_15_20_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_15_20_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_15_20_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_9_14_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_9_14_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_11_17_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_12_18_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_12_18_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_12_18_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_12_18_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_14_20_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_14_20_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_14_20_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_14_20_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_12_19_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_12_19_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_12_19_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_12_19_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_12_19_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_13_20_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_13_20_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_10_18_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_11_19_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_11_19_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_11_19_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_11_19_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_10_19_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_10_19_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_12_21_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_11_21_wire_logic_cluster/lc_3/clk

End 

Net : CLK80_OUT_i_i
T_6_7_wire_logic_cluster/lc_4/out
T_5_7_sp4_h_l_0
T_4_3_sp4_v_t_37
T_4_0_span4_vert_27
T_4_0_lc_trk_g0_3
T_4_0_wire_io_cluster/io_1/D_OUT_0

End 

Net : CLLBEn_c
T_12_20_wire_logic_cluster/lc_7/out
T_12_15_sp12_v_t_22
T_12_3_sp12_v_t_22
T_12_0_span12_vert_5
T_12_0_lc_trk_g0_5
T_12_0_wire_io_cluster/io_1/D_OUT_0

End 

Net : CMA_c_0
T_9_14_wire_logic_cluster/lc_0/out
T_9_2_sp12_v_t_23
T_10_2_sp12_h_l_0
T_19_2_sp4_h_l_11
T_22_0_span4_vert_16
T_22_0_lc_trk_g1_0
T_22_0_wire_io_cluster/io_1/D_OUT_0

End 

Net : CMA_c_1
T_13_14_wire_logic_cluster/lc_5/out
T_5_14_sp12_h_l_1
T_16_2_sp12_v_t_22
T_16_0_span12_vert_2
T_16_0_lc_trk_g0_2
T_16_0_wire_io_cluster/io_0/D_OUT_0

End 

Net : CMA_c_10
T_15_12_wire_logic_cluster/lc_1/out
T_11_12_sp12_h_l_1
T_21_12_sp4_h_l_10
T_24_8_sp4_v_t_47
T_24_4_sp4_v_t_47
T_24_0_span4_vert_36
T_24_0_lc_trk_g0_4
T_24_0_wire_io_cluster/io_0/D_OUT_0

End 

Net : CMA_c_2
T_10_14_wire_logic_cluster/lc_4/out
T_11_14_sp12_h_l_0
T_10_2_sp12_v_t_23
T_11_2_sp12_h_l_0
T_12_2_sp4_h_l_3
T_15_0_span4_vert_20
T_15_0_lc_trk_g1_4
T_15_0_wire_io_cluster/io_1/D_OUT_0

End 

Net : CMA_c_3
T_9_14_wire_logic_cluster/lc_3/out
T_3_14_sp12_h_l_1
T_14_2_sp12_v_t_22
T_15_2_sp12_h_l_1
T_27_2_sp12_h_l_1
T_33_2_lc_trk_g0_5
T_33_2_wire_io_cluster/io_1/D_OUT_0

End 

Net : CMA_c_5
T_13_13_wire_logic_cluster/lc_6/out
T_13_7_sp12_v_t_23
T_14_7_sp12_h_l_0
T_26_7_sp12_h_l_0
T_31_7_sp4_h_l_7
T_33_3_span4_vert_t_13
T_33_4_lc_trk_g1_5
T_33_4_wire_io_cluster/io_0/D_OUT_0

End 

Net : CMA_c_6
T_10_11_wire_logic_cluster/lc_5/out
T_10_4_sp12_v_t_22
T_11_4_sp12_h_l_1
T_23_4_sp12_h_l_1
T_33_4_lc_trk_g0_5
T_33_4_wire_io_cluster/io_1/D_OUT_0

End 

Net : CMA_c_7
T_10_11_wire_logic_cluster/lc_6/out
T_10_5_sp12_v_t_23
T_11_5_sp12_h_l_0
T_23_5_sp12_h_l_0
T_33_5_lc_trk_g0_4
T_33_5_wire_io_cluster/io_0/D_OUT_0

End 

Net : U712_REG_SM.LDS_OUT_2_0_0
T_15_21_wire_logic_cluster/lc_0/out
T_15_20_lc_trk_g1_0
T_15_20_input_2_1
T_15_20_wire_logic_cluster/lc_1/in_2

T_15_21_wire_logic_cluster/lc_0/out
T_15_20_lc_trk_g1_0
T_15_20_input_2_7
T_15_20_wire_logic_cluster/lc_7/in_2

End 

Net : CMA_c_8
T_14_11_wire_logic_cluster/lc_6/out
T_14_5_sp12_v_t_23
T_15_5_sp12_h_l_0
T_27_5_sp12_h_l_0
T_33_5_lc_trk_g1_4
T_33_5_wire_io_cluster/io_1/D_OUT_0

End 

Net : CMA_c_9
T_14_12_wire_logic_cluster/lc_1/out
T_14_9_sp12_v_t_22
T_15_9_sp12_h_l_1
T_23_9_sp4_h_l_8
T_27_9_sp4_h_l_11
T_31_9_sp4_h_l_7
T_33_5_span4_vert_t_13
T_33_6_lc_trk_g1_5
T_33_6_wire_io_cluster/io_0/D_OUT_0

End 

Net : CONSTANT_ONE_NET
T_17_8_wire_logic_cluster/lc_0/out
T_17_8_sp4_h_l_5
T_20_4_sp4_v_t_46
T_20_0_span4_vert_39
T_20_0_lc_trk_g0_7
T_16_0_wire_pll/RESET

T_17_8_wire_logic_cluster/lc_0/out
T_17_8_sp4_h_l_5
T_13_8_sp4_h_l_1
T_9_8_sp4_h_l_4
T_8_4_sp4_v_t_44
T_8_0_span4_vert_40
T_8_0_lc_trk_g0_0
T_8_0_wire_io_cluster/io_0/D_OUT_0

T_17_8_wire_logic_cluster/lc_0/out
T_14_8_sp12_h_l_0
T_26_8_sp12_h_l_0
T_31_8_sp4_h_l_7
T_33_4_span4_vert_t_13
T_33_6_lc_trk_g0_1
T_33_6_wire_io_cluster/io_1/D_OUT_0

End 

Net : CRCSn_c
T_16_8_wire_logic_cluster/lc_0/out
T_13_8_sp12_h_l_0
T_24_0_span12_vert_15
T_24_0_lc_trk_g0_7
T_24_0_wire_io_cluster/io_1/D_OUT_0

End 

Net : CUMBEn_c
T_14_19_wire_logic_cluster/lc_3/out
T_14_10_sp12_v_t_22
T_15_10_sp12_h_l_1
T_26_0_span12_vert_18
T_26_1_sp4_v_t_42
T_27_1_sp4_h_l_7
T_31_1_sp4_h_l_3
T_33_1_lc_trk_g0_3
T_33_1_wire_io_cluster/io_1/D_OUT_0

End 

Net : DBRn_c
T_6_33_wire_io_cluster/io_1/D_IN_0
T_6_31_sp12_v_t_23
T_6_19_sp12_v_t_23
T_7_19_sp12_h_l_0
T_10_19_sp4_h_l_5
T_13_15_sp4_v_t_46
T_12_18_lc_trk_g3_6
T_12_18_wire_logic_cluster/lc_7/in_0

End 

Net : DRDDIR_c
T_23_26_wire_logic_cluster/lc_3/out
T_23_17_sp12_v_t_22
T_24_29_sp12_h_l_1
T_30_29_sp4_h_l_6
T_32_33_span4_horz_r_3
T_33_31_lc_trk_g1_3
T_33_31_wire_io_cluster/io_0/D_OUT_0

End 

Net : DRDENn_c
T_7_0_wire_io_cluster/io_1/D_IN_0
T_7_0_span12_vert_12
T_8_7_sp12_h_l_0
T_12_7_lc_trk_g1_3
T_12_7_wire_logic_cluster/lc_6/in_0

T_7_0_wire_io_cluster/io_1/D_IN_0
T_7_0_span12_vert_12
T_7_7_sp12_v_t_23
T_7_11_sp4_v_t_41
T_8_15_sp4_h_l_10
T_11_15_sp4_v_t_47
T_11_18_lc_trk_g1_7
T_11_18_wire_logic_cluster/lc_3/in_1

T_7_0_wire_io_cluster/io_1/D_IN_0
T_7_0_span12_vert_12
T_7_7_sp12_v_t_23
T_7_11_sp4_v_t_41
T_8_15_sp4_h_l_10
T_11_15_sp4_v_t_47
T_12_19_sp4_h_l_4
T_12_19_lc_trk_g1_1
T_12_19_input_2_4
T_12_19_wire_logic_cluster/lc_4/in_2

T_7_0_wire_io_cluster/io_1/D_IN_0
T_7_0_span12_vert_12
T_8_7_sp12_h_l_0
T_19_7_sp12_v_t_23
T_19_15_sp4_v_t_37
T_19_19_sp4_v_t_45
T_20_23_sp4_h_l_8
T_23_23_sp4_v_t_36
T_23_26_lc_trk_g1_4
T_23_26_wire_logic_cluster/lc_3/in_0

T_7_0_wire_io_cluster/io_1/D_IN_0
T_7_0_span12_vert_20
T_8_11_sp12_h_l_0
T_20_11_sp12_h_l_0
T_31_11_sp12_v_t_23
T_31_23_sp12_v_t_23
T_31_33_lc_trk_g1_4
T_31_33_wire_io_cluster/io_1/D_OUT_0

End 

Net : N_22_i
T_14_21_wire_logic_cluster/lc_7/out
T_12_21_sp12_h_l_1
T_23_9_sp12_v_t_22
T_24_9_sp12_h_l_1
T_30_9_sp4_h_l_6
T_33_5_span4_vert_t_15
T_33_1_span4_vert_t_15
T_33_2_lc_trk_g1_7
T_33_2_wire_io_cluster/io_0/D_OUT_0

End 

Net : N_23_i
T_14_19_wire_logic_cluster/lc_2/out
T_9_19_sp12_h_l_0
T_20_7_sp12_v_t_23
T_21_7_sp12_h_l_0
T_28_7_sp4_h_l_9
T_32_7_sp4_h_l_0
T_33_7_span4_vert_t_14
T_33_10_lc_trk_g1_6
T_33_10_wire_io_cluster/io_1/D_OUT_0

End 

Net : N_620_i
T_6_23_wire_logic_cluster/lc_3/out
T_4_23_sp4_h_l_3
T_3_23_sp4_v_t_38
T_0_27_span4_horz_14
T_0_27_lc_trk_g0_6
T_0_27_wire_io_cluster/io_1/OUT_ENB

End 

Net : RAMENn_c
T_11_33_wire_io_cluster/io_1/D_IN_0
T_10_33_span4_horz_r_2
T_6_33_span4_horz_r_2
T_6_33_lc_trk_g0_2
T_6_33_wire_io_cluster/io_0/D_OUT_0

T_11_33_wire_io_cluster/io_1/D_IN_0
T_11_31_sp12_v_t_23
T_11_19_sp12_v_t_23
T_11_17_sp4_v_t_47
T_12_17_sp4_h_l_10
T_12_17_lc_trk_g0_7
T_12_17_input_2_3
T_12_17_wire_logic_cluster/lc_3/in_2

T_11_33_wire_io_cluster/io_1/D_IN_0
T_11_31_sp12_v_t_23
T_11_19_sp12_v_t_23
T_11_7_sp12_v_t_23
T_12_7_sp12_h_l_0
T_12_7_lc_trk_g0_3
T_12_7_wire_logic_cluster/lc_6/in_3

End 

Net : RASn_c
T_16_11_wire_logic_cluster/lc_0/out
T_13_11_sp12_h_l_0
T_22_11_sp4_h_l_11
T_25_7_sp4_v_t_40
T_25_3_sp4_v_t_36
T_25_0_span4_vert_28
T_25_0_lc_trk_g0_4
T_25_0_wire_io_cluster/io_0/D_OUT_0

End 

Net : RESETn_c
T_33_17_wire_io_cluster/io_0/D_IN_0
T_29_17_sp12_h_l_0
T_17_17_sp12_h_l_0
T_16_17_sp4_h_l_1
T_15_17_sp4_v_t_42
T_14_18_lc_trk_g3_2
T_14_18_wire_logic_cluster/lc_1/in_0

T_33_17_wire_io_cluster/io_0/D_IN_0
T_29_17_sp12_h_l_0
T_17_17_sp12_h_l_0
T_16_17_sp4_h_l_1
T_15_13_sp4_v_t_36
T_14_16_lc_trk_g2_4
T_14_16_wire_logic_cluster/lc_2/in_0

T_33_17_wire_io_cluster/io_0/D_IN_0
T_25_17_sp12_h_l_0
T_13_17_sp12_h_l_0
T_14_17_sp4_h_l_3
T_13_17_sp4_v_t_44
T_13_18_lc_trk_g3_4
T_13_18_wire_logic_cluster/lc_0/in_1

T_33_17_wire_io_cluster/io_0/D_IN_0
T_25_17_sp12_h_l_0
T_13_17_sp12_h_l_0
T_14_17_sp4_h_l_3
T_13_13_sp4_v_t_38
T_13_16_lc_trk_g0_6
T_13_16_wire_logic_cluster/lc_0/in_0

T_33_17_wire_io_cluster/io_0/D_IN_0
T_25_17_sp12_h_l_0
T_13_17_sp12_h_l_0
T_14_17_sp4_h_l_3
T_13_13_sp4_v_t_38
T_13_16_lc_trk_g0_6
T_13_16_wire_logic_cluster/lc_5/in_1

T_33_17_wire_io_cluster/io_0/D_IN_0
T_25_17_sp12_h_l_0
T_13_17_sp12_h_l_0
T_14_17_sp4_h_l_3
T_13_13_sp4_v_t_38
T_13_16_lc_trk_g0_6
T_13_16_wire_logic_cluster/lc_1/in_1

T_33_17_wire_io_cluster/io_0/D_IN_0
T_29_17_sp12_h_l_0
T_17_17_sp12_h_l_0
T_16_17_sp12_v_t_23
T_16_25_lc_trk_g3_0
T_16_25_wire_logic_cluster/lc_4/in_3

T_33_17_wire_io_cluster/io_0/D_IN_0
T_29_17_sp12_h_l_0
T_17_17_sp12_h_l_0
T_16_17_sp4_h_l_1
T_12_17_sp4_h_l_1
T_11_17_sp4_v_t_36
T_11_20_lc_trk_g0_4
T_11_20_wire_logic_cluster/lc_4/in_0

T_33_17_wire_io_cluster/io_0/D_IN_0
T_29_17_sp12_h_l_0
T_17_17_sp12_h_l_0
T_16_17_sp4_h_l_1
T_12_17_sp4_h_l_1
T_11_17_sp4_v_t_36
T_11_21_lc_trk_g0_1
T_11_21_wire_logic_cluster/lc_1/in_0

End 

Net : RESETn_c_i
T_16_25_wire_logic_cluster/lc_4/out
T_17_25_sp12_h_l_0
T_16_25_sp12_v_t_23
T_16_33_lc_trk_g1_0
T_16_33_wire_gbuf/in

End 

Net : RESETn_c_i_g
T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_16_19_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_15_20_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_15_20_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_15_20_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_15_20_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_15_20_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_14_20_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_14_20_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_14_20_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_14_20_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_15_19_glb2local_0
T_15_19_lc_trk_g0_4
T_15_19_wire_logic_cluster/lc_2/in_0

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_12_21_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_13_20_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_13_20_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_15_18_glb2local_2
T_15_18_lc_trk_g0_6
T_15_18_wire_logic_cluster/lc_3/in_3

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_15_18_glb2local_2
T_15_18_lc_trk_g0_6
T_15_18_wire_logic_cluster/lc_2/in_0

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_15_18_glb2local_2
T_15_18_lc_trk_g0_6
T_15_18_wire_logic_cluster/lc_4/in_0

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_11_21_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_14_18_glb2local_1
T_14_18_lc_trk_g0_5
T_14_18_wire_logic_cluster/lc_4/in_1

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_14_18_glb2local_1
T_14_18_lc_trk_g0_5
T_14_18_wire_logic_cluster/lc_5/in_0

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_12_19_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_12_19_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_12_19_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_12_19_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_12_19_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_14_17_glb2local_0
T_14_17_lc_trk_g0_4
T_14_17_wire_logic_cluster/lc_3/in_3

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_11_20_glb2local_1
T_11_20_lc_trk_g0_5
T_11_20_wire_logic_cluster/lc_5/in_0

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_11_19_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_11_19_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_11_19_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_11_19_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_12_18_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_12_18_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_12_18_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_12_18_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_13_17_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_13_17_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_10_19_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_10_19_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_12_17_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_16_12_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_10_18_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_11_17_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_14_14_glb2local_0
T_14_14_lc_trk_g0_4
T_14_14_wire_logic_cluster/lc_0/in_0

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_16_11_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_13_14_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_15_12_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_13_13_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_14_12_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_15_11_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_14_11_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_16_8_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_10_14_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_9_14_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_9_14_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_10_12_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_10_11_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_10_11_wire_logic_cluster/lc_5/s_r

End 

Net : U712_REG_SM.STATE_COUNT5
T_11_18_wire_logic_cluster/lc_3/out
T_11_19_lc_trk_g1_3
T_11_19_wire_logic_cluster/lc_1/in_3

End 

Net : RnW_c
T_3_33_wire_io_cluster/io_1/D_IN_0
T_3_31_sp12_v_t_23
T_4_31_sp12_h_l_0
T_15_19_sp12_v_t_23
T_15_21_lc_trk_g3_4
T_15_21_wire_logic_cluster/lc_0/in_3

T_3_33_wire_io_cluster/io_1/D_IN_0
T_3_31_sp12_v_t_23
T_3_19_sp12_v_t_23
T_4_19_sp12_h_l_0
T_13_19_lc_trk_g0_4
T_13_19_wire_logic_cluster/lc_3/in_3

T_3_33_wire_io_cluster/io_1/D_IN_0
T_3_31_sp12_v_t_23
T_3_19_sp12_v_t_23
T_4_19_sp12_h_l_0
T_14_19_lc_trk_g1_7
T_14_19_wire_logic_cluster/lc_1/in_1

T_3_33_wire_io_cluster/io_1/D_IN_0
T_3_31_sp12_v_t_23
T_4_31_sp12_h_l_0
T_16_31_sp12_h_l_0
T_21_31_sp4_h_l_7
T_24_27_sp4_v_t_36
T_24_23_sp4_v_t_41
T_23_26_lc_trk_g3_1
T_23_26_wire_logic_cluster/lc_3/in_3

T_3_33_wire_io_cluster/io_1/D_IN_0
T_3_31_sp12_v_t_23
T_3_19_sp12_v_t_23
T_4_19_sp12_h_l_0
T_11_19_sp4_h_l_9
T_14_15_sp4_v_t_44
T_13_16_lc_trk_g3_4
T_13_16_wire_logic_cluster/lc_4/in_1

End 

Net : SIZ_c_0
T_0_30_wire_io_cluster/io_0/D_IN_0
T_0_30_span12_horz_0
T_12_18_sp12_v_t_23
T_12_20_lc_trk_g3_4
T_12_20_wire_logic_cluster/lc_7/in_0

T_0_30_wire_io_cluster/io_0/D_IN_0
T_0_30_span12_horz_8
T_8_18_sp12_v_t_23
T_9_18_sp12_h_l_0
T_12_18_sp4_h_l_5
T_15_18_sp4_v_t_47
T_14_21_lc_trk_g3_7
T_14_21_wire_logic_cluster/lc_7/in_3

T_0_30_wire_io_cluster/io_0/D_IN_0
T_0_30_span12_horz_8
T_8_18_sp12_v_t_23
T_9_18_sp12_h_l_0
T_12_18_sp4_h_l_5
T_15_18_sp4_v_t_47
T_15_21_lc_trk_g0_7
T_15_21_wire_logic_cluster/lc_0/in_1

T_0_30_wire_io_cluster/io_0/D_IN_0
T_0_30_span12_horz_8
T_8_18_sp12_v_t_23
T_9_18_sp12_h_l_0
T_12_18_sp4_h_l_5
T_15_18_sp4_v_t_47
T_14_19_lc_trk_g3_7
T_14_19_input_2_2
T_14_19_wire_logic_cluster/lc_2/in_2

T_0_30_wire_io_cluster/io_0/D_IN_0
T_0_30_span12_horz_8
T_8_18_sp12_v_t_23
T_9_18_sp12_h_l_0
T_12_18_sp4_h_l_5
T_15_18_sp4_v_t_47
T_14_19_lc_trk_g3_7
T_14_19_wire_logic_cluster/lc_3/in_3

End 

Net : SIZ_c_1
T_0_30_wire_io_cluster/io_1/D_IN_0
T_0_30_span12_horz_4
T_10_18_sp12_v_t_23
T_10_20_sp4_v_t_43
T_11_20_sp4_h_l_11
T_12_20_lc_trk_g2_3
T_12_20_input_2_7
T_12_20_wire_logic_cluster/lc_7/in_2

T_0_30_wire_io_cluster/io_1/D_IN_0
T_0_30_span12_horz_20
T_3_30_sp12_h_l_0
T_14_18_sp12_v_t_23
T_14_21_lc_trk_g2_3
T_14_21_input_2_7
T_14_21_wire_logic_cluster/lc_7/in_2

T_0_30_wire_io_cluster/io_1/D_IN_0
T_0_30_span12_horz_20
T_3_30_sp12_h_l_0
T_14_18_sp12_v_t_23
T_14_19_lc_trk_g2_7
T_14_19_wire_logic_cluster/lc_2/in_3

T_0_30_wire_io_cluster/io_1/D_IN_0
T_0_30_span12_horz_20
T_3_30_sp12_h_l_0
T_14_18_sp12_v_t_23
T_14_19_lc_trk_g2_7
T_14_19_input_2_3
T_14_19_wire_logic_cluster/lc_3/in_2

End 

Net : TACK_EN_i_ess
T_11_21_wire_logic_cluster/lc_1/out
T_7_21_sp12_h_l_1
T_6_21_sp12_v_t_22
T_6_23_lc_trk_g3_5
T_6_23_wire_logic_cluster/lc_3/in_3

End 

Net : TSn_c
T_7_33_wire_io_cluster/io_1/D_IN_0
T_7_31_sp12_v_t_23
T_7_19_sp12_v_t_23
T_8_19_sp12_h_l_0
T_12_19_lc_trk_g1_3
T_12_19_wire_logic_cluster/lc_4/in_0

T_7_33_wire_io_cluster/io_1/D_IN_0
T_7_23_sp12_v_t_23
T_7_21_sp4_v_t_47
T_8_21_sp4_h_l_3
T_11_17_sp4_v_t_44
T_11_18_lc_trk_g2_4
T_11_18_wire_logic_cluster/lc_3/in_3

T_7_33_wire_io_cluster/io_1/D_IN_0
T_7_23_sp12_v_t_23
T_7_21_sp4_v_t_47
T_8_21_sp4_h_l_3
T_11_17_sp4_v_t_44
T_12_17_sp4_h_l_9
T_12_17_lc_trk_g0_4
T_12_17_wire_logic_cluster/lc_3/in_1

End 

Net : CMA_c_4
T_10_12_wire_logic_cluster/lc_7/out
T_8_12_sp12_h_l_1
T_20_12_sp12_h_l_1
T_31_0_span12_vert_22
T_31_3_sp4_v_t_42
T_32_3_sp4_h_l_7
T_33_3_lc_trk_g1_2
T_33_3_wire_io_cluster/io_1/D_OUT_0

End 

Net : ASn_c
T_16_19_wire_logic_cluster/lc_5/out
T_16_19_sp12_h_l_1
T_15_19_sp12_v_t_22
T_4_31_sp12_h_l_1
T_6_31_sp4_h_l_2
T_5_31_sp4_v_t_39
T_5_33_lc_trk_g0_2
T_5_33_wire_io_cluster/io_0/D_OUT_0

T_16_19_wire_logic_cluster/lc_5/out
T_16_19_sp12_h_l_1
T_15_19_sp12_v_t_22
T_16_31_sp12_h_l_1
T_26_31_sp4_h_l_10
T_29_31_sp4_v_t_47
T_29_33_lc_trk_g0_2
T_29_33_wire_io_cluster/io_0/D_OUT_0

End 

Net : A_c_0
T_0_22_wire_io_cluster/io_0/D_IN_0
T_0_22_span12_horz_0
T_12_10_sp12_v_t_23
T_12_20_lc_trk_g2_4
T_12_20_wire_logic_cluster/lc_7/in_3

T_0_22_wire_io_cluster/io_0/D_IN_0
T_0_22_span12_horz_0
T_8_22_sp4_h_l_9
T_12_22_sp4_h_l_0
T_15_18_sp4_v_t_37
T_14_21_lc_trk_g2_5
T_14_21_wire_logic_cluster/lc_7/in_0

T_0_22_wire_io_cluster/io_0/D_IN_0
T_0_22_span12_horz_0
T_8_22_sp4_h_l_9
T_12_22_sp4_h_l_0
T_15_18_sp4_v_t_37
T_14_19_lc_trk_g2_5
T_14_19_wire_logic_cluster/lc_2/in_1

T_0_22_wire_io_cluster/io_0/D_IN_0
T_0_22_span12_horz_0
T_8_22_sp4_h_l_9
T_12_22_sp4_h_l_0
T_15_18_sp4_v_t_37
T_14_19_lc_trk_g2_5
T_14_19_wire_logic_cluster/lc_3/in_0

T_0_22_wire_io_cluster/io_0/D_IN_0
T_0_22_span12_horz_0
T_8_22_sp4_h_l_9
T_12_22_sp4_h_l_0
T_15_18_sp4_v_t_43
T_15_20_lc_trk_g2_6
T_15_20_wire_logic_cluster/lc_1/in_1

T_0_22_wire_io_cluster/io_0/D_IN_0
T_0_22_span12_horz_0
T_8_22_sp4_h_l_9
T_12_22_sp4_h_l_0
T_15_18_sp4_v_t_43
T_15_20_lc_trk_g2_6
T_15_20_wire_logic_cluster/lc_7/in_1

End 

Net : A_c_1
T_0_25_wire_io_cluster/io_0/D_IN_0
T_0_25_span12_horz_0
T_12_13_sp12_v_t_23
T_12_20_lc_trk_g3_3
T_12_20_wire_logic_cluster/lc_7/in_1

T_0_25_wire_io_cluster/io_0/D_IN_0
T_0_25_span12_horz_0
T_8_25_sp4_h_l_9
T_11_21_sp4_v_t_38
T_12_21_sp4_h_l_3
T_14_21_lc_trk_g2_6
T_14_21_wire_logic_cluster/lc_7/in_1

T_0_25_wire_io_cluster/io_0/D_IN_0
T_0_25_span12_horz_0
T_8_25_sp4_h_l_9
T_11_21_sp4_v_t_38
T_12_21_sp4_h_l_3
T_15_17_sp4_v_t_44
T_14_19_lc_trk_g0_2
T_14_19_wire_logic_cluster/lc_2/in_0

T_0_25_wire_io_cluster/io_0/D_IN_0
T_0_25_span12_horz_0
T_8_25_sp4_h_l_9
T_11_21_sp4_v_t_38
T_12_21_sp4_h_l_3
T_15_17_sp4_v_t_44
T_14_19_lc_trk_g0_2
T_14_19_wire_logic_cluster/lc_3/in_1

End 

Net : A_c_10
T_0_12_wire_io_cluster/io_1/D_IN_0
T_0_12_span12_horz_12
T_7_12_sp12_h_l_0
T_10_12_sp4_h_l_5
T_13_12_sp4_v_t_40
T_12_14_lc_trk_g0_5
T_12_14_wire_logic_cluster/lc_5/in_0

End 

Net : A_c_11
T_0_12_wire_io_cluster/io_0/D_IN_0
T_0_12_span12_horz_0
T_8_12_sp4_h_l_9
T_11_12_sp4_v_t_44
T_10_14_lc_trk_g0_2
T_10_14_wire_logic_cluster/lc_4/in_0

End 

Net : A_c_12
T_0_11_wire_io_cluster/io_1/D_IN_0
T_0_11_span12_horz_4
T_6_11_sp4_h_l_9
T_9_11_sp4_v_t_39
T_9_14_lc_trk_g1_7
T_9_14_wire_logic_cluster/lc_3/in_1

End 

Net : A_c_13
T_0_11_wire_io_cluster/io_0/D_IN_0
T_0_11_span12_horz_0
T_8_11_sp4_h_l_9
T_11_11_sp4_v_t_39
T_10_12_lc_trk_g2_7
T_10_12_wire_logic_cluster/lc_7/in_0

End 

Net : U712_REG_SM_un1_LDSn_i
T_15_21_wire_logic_cluster/lc_1/out
T_15_18_sp12_v_t_22
T_16_30_sp12_h_l_1
T_22_30_sp4_h_l_6
T_25_30_sp4_v_t_43
T_25_33_span4_horz_r_3
T_28_33_lc_trk_g0_7
T_28_33_wire_io_cluster/io_1/D_OUT_0

End 

Net : U712_REG_SM_un1_UDSn_i
T_15_22_wire_logic_cluster/lc_0/out
T_15_18_sp12_v_t_23
T_16_30_sp12_h_l_0
T_27_30_sp12_v_t_23
T_27_33_lc_trk_g1_3
T_27_33_wire_io_cluster/io_0/D_OUT_0

End 

Net : VBENn_c
T_12_7_wire_logic_cluster/lc_6/out
T_12_4_sp4_v_t_36
T_12_0_span4_vert_41
T_12_0_lc_trk_g1_1
T_12_0_wire_io_cluster/io_0/D_OUT_0

End 

Net : WEn_c
T_15_11_wire_logic_cluster/lc_0/out
T_15_7_sp12_v_t_23
T_16_7_sp12_h_l_0
T_27_0_span12_vert_12
T_27_1_sp4_v_t_39
T_28_1_sp4_h_l_7
T_32_1_sp4_h_l_7
T_33_1_lc_trk_g0_2
T_33_1_wire_io_cluster/io_0/D_OUT_0

End 

Net : bfn_8_10_0_
