// Seed: 3520695434
module module_0 ();
endmodule
module module_1;
  for (id_1 = -1; -1'b0; id_1 = -1) begin : LABEL_0
    wire id_2;
  end
  module_0 modCall_1 ();
endmodule
module module_2 (
    output supply1 id_0,
    output tri1 id_1,
    output tri1 id_2,
    input supply1 id_3,
    input uwire id_4,
    output wire id_5,
    input uwire id_6
);
  assign id_5 = -1;
  assign module_3.id_5 = 0;
endmodule
module module_3 (
    output tri0 id_0,
    output wand id_1,
    output logic id_2,
    input supply1 id_3,
    output tri id_4,
    output uwire id_5,
    input wor id_6,
    input tri0 id_7,
    output wire id_8
);
  always @(posedge -1'b0 or 1 + id_6) id_2 = id_7;
  wire id_10;
  parameter id_11 = 1'b0;
  module_2 modCall_1 (
      id_0,
      id_5,
      id_1,
      id_6,
      id_6,
      id_1,
      id_7
  );
endmodule
