This file  containns the verilog design code,testbenc and simulation results of 
some of the basic digital cicuits which includes
--> Half adder
--> Full adder