// Seed: 318534139
module module_0 (
    output tri0  id_0,
    input  uwire id_1,
    output tri1  id_2
);
  wire id_4;
  assign module_1.id_9 = 0;
endmodule
module module_1 #(
    parameter id_4 = 32'd80
) (
    input tri0 id_0,
    input tri id_1,
    output tri id_2,
    input wor id_3,
    input wand _id_4,
    input supply1 id_5,
    input supply1 id_6,
    output wire id_7,
    output wand id_8,
    input tri id_9,
    input tri0 id_10
);
  logic [-1 : id_4] id_12;
  ;
  module_0 modCall_1 (
      id_2,
      id_6,
      id_7
  );
endmodule
