library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use Ieee.std_logic_textio.all;

Library STD;
use std.textio.all;

entity D_FF is
    Port ( D : in STD_LOGIC;
           CLK : in STD_LOGIC;
           Q : out STD_LOGIC;
           nQ : out STD_LOGIC);
end D_FF;

architecture Behavioral of D_FF is

begin

DFF: process(clk) 
begin 
    if rising_edge(clk)  then 
            q <= D;
            nq <= not D;
    end if;
end process DFF;

end Behavioral;
