(pcb "C:\PROJECT\github\74HC-CPU\AND\AND.dsn"
  (parser
    (string_quote ")
    (space_in_quoted_tokens on)
    (host_cad "KiCad's Pcbnew")
    (host_version "(5.1.8)-1")
  )
  (resolution um 10)
  (unit um)
  (structure
    (layer F.Cu
      (type signal)
      (property
        (index 0)
      )
    )
    (layer B.Cu
      (type signal)
      (property
        (index 1)
      )
    )
    (boundary
      (path pcb 0  120650 -67310  31750 -67310  31750 -29845  120650 -29845
            120650 -67310)
    )
    (via "Via[0-1]_800:400_um")
    (rule
      (width 250)
      (clearance 200.1)
      (clearance 200.1 (type default_smd))
      (clearance 50 (type smd_smd))
    )
  )
  (placement
    (component "Package_DIP:DIP-14_W7.62mm"
      (place U2 43180 -40640 front 0 (PN 74LS08))
      (place U3 63500 -40640 front 0 (PN 74LS08))
    )
    (component Connector_PinHeader_2.54mm:PinHeader_1x04_P2.54mm_Horizontal
      (place J4 114300 -64135 front 270 (PN Conn_01x04_Male))
    )
    (component Connector_PinHeader_2.54mm:PinHeader_1x08_P2.54mm_Horizontal
      (place J3 101600 -64135 front 270 (PN Conn_01x08_Male))
      (place J2 78740 -64135 front 270 (PN Conn_01x08_Male))
      (place J1 55880 -64135 front 270 (PN Conn_01x08_Male))
    )
    (component Capacitor_THT:C_Disc_D4.7mm_W2.5mm_P5.00mm
      (place C1 107950 -58420 front 0 (PN 0.1uF))
    )
    (component "Package_DIP:DIP-20_W7.62mm"
      (place U1 104140 -45720 front 270 (PN 74LS573))
    )
  )
  (library
    (image "Package_DIP:DIP-14_W7.62mm"
      (outline (path signal 100  1635 1270  6985 1270))
      (outline (path signal 100  6985 1270  6985 -16510))
      (outline (path signal 100  6985 -16510  635 -16510))
      (outline (path signal 100  635 -16510  635 270))
      (outline (path signal 100  635 270  1635 1270))
      (outline (path signal 120  2810 1330  1160 1330))
      (outline (path signal 120  1160 1330  1160 -16570))
      (outline (path signal 120  1160 -16570  6460 -16570))
      (outline (path signal 120  6460 -16570  6460 1330))
      (outline (path signal 120  6460 1330  4810 1330))
      (outline (path signal 50  -1100 1550  -1100 -16800))
      (outline (path signal 50  -1100 -16800  8700 -16800))
      (outline (path signal 50  8700 -16800  8700 1550))
      (outline (path signal 50  8700 1550  -1100 1550))
      (pin Oval[A]Pad_1600x1600_um 14 7620 0)
      (pin Oval[A]Pad_1600x1600_um 7 0 -15240)
      (pin Oval[A]Pad_1600x1600_um 13 7620 -2540)
      (pin Oval[A]Pad_1600x1600_um 6 0 -12700)
      (pin Oval[A]Pad_1600x1600_um 12 7620 -5080)
      (pin Oval[A]Pad_1600x1600_um 5 0 -10160)
      (pin Oval[A]Pad_1600x1600_um 11 7620 -7620)
      (pin Oval[A]Pad_1600x1600_um 4 0 -7620)
      (pin Oval[A]Pad_1600x1600_um 10 7620 -10160)
      (pin Oval[A]Pad_1600x1600_um 3 0 -5080)
      (pin Oval[A]Pad_1600x1600_um 9 7620 -12700)
      (pin Oval[A]Pad_1600x1600_um 2 0 -2540)
      (pin Oval[A]Pad_1600x1600_um 8 7620 -15240)
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
    )
    (image Connector_PinHeader_2.54mm:PinHeader_1x04_P2.54mm_Horizontal
      (outline (path signal 100  2135 1270  4040 1270))
      (outline (path signal 100  4040 1270  4040 -8890))
      (outline (path signal 100  4040 -8890  1500 -8890))
      (outline (path signal 100  1500 -8890  1500 635))
      (outline (path signal 100  1500 635  2135 1270))
      (outline (path signal 100  -320 320  1500 320))
      (outline (path signal 100  -320 320  -320 -320))
      (outline (path signal 100  -320 -320  1500 -320))
      (outline (path signal 100  4040 320  10040 320))
      (outline (path signal 100  10040 320  10040 -320))
      (outline (path signal 100  4040 -320  10040 -320))
      (outline (path signal 100  -320 -2220  1500 -2220))
      (outline (path signal 100  -320 -2220  -320 -2860))
      (outline (path signal 100  -320 -2860  1500 -2860))
      (outline (path signal 100  4040 -2220  10040 -2220))
      (outline (path signal 100  10040 -2220  10040 -2860))
      (outline (path signal 100  4040 -2860  10040 -2860))
      (outline (path signal 100  -320 -4760  1500 -4760))
      (outline (path signal 100  -320 -4760  -320 -5400))
      (outline (path signal 100  -320 -5400  1500 -5400))
      (outline (path signal 100  4040 -4760  10040 -4760))
      (outline (path signal 100  10040 -4760  10040 -5400))
      (outline (path signal 100  4040 -5400  10040 -5400))
      (outline (path signal 100  -320 -7300  1500 -7300))
      (outline (path signal 100  -320 -7300  -320 -7940))
      (outline (path signal 100  -320 -7940  1500 -7940))
      (outline (path signal 100  4040 -7300  10040 -7300))
      (outline (path signal 100  10040 -7300  10040 -7940))
      (outline (path signal 100  4040 -7940  10040 -7940))
      (outline (path signal 120  1440 1330  1440 -8950))
      (outline (path signal 120  1440 -8950  4100 -8950))
      (outline (path signal 120  4100 -8950  4100 1330))
      (outline (path signal 120  4100 1330  1440 1330))
      (outline (path signal 120  4100 380  10100 380))
      (outline (path signal 120  10100 380  10100 -380))
      (outline (path signal 120  10100 -380  4100 -380))
      (outline (path signal 120  4100 320  10100 320))
      (outline (path signal 120  4100 200  10100 200))
      (outline (path signal 120  4100 80  10100 80))
      (outline (path signal 120  4100 -40  10100 -40))
      (outline (path signal 120  4100 -160  10100 -160))
      (outline (path signal 120  4100 -280  10100 -280))
      (outline (path signal 120  1110 380  1440 380))
      (outline (path signal 120  1110 -380  1440 -380))
      (outline (path signal 120  1440 -1270  4100 -1270))
      (outline (path signal 120  4100 -2160  10100 -2160))
      (outline (path signal 120  10100 -2160  10100 -2920))
      (outline (path signal 120  10100 -2920  4100 -2920))
      (outline (path signal 120  1042.93 -2160  1440 -2160))
      (outline (path signal 120  1042.93 -2920  1440 -2920))
      (outline (path signal 120  1440 -3810  4100 -3810))
      (outline (path signal 120  4100 -4700  10100 -4700))
      (outline (path signal 120  10100 -4700  10100 -5460))
      (outline (path signal 120  10100 -5460  4100 -5460))
      (outline (path signal 120  1042.93 -4700  1440 -4700))
      (outline (path signal 120  1042.93 -5460  1440 -5460))
      (outline (path signal 120  1440 -6350  4100 -6350))
      (outline (path signal 120  4100 -7240  10100 -7240))
      (outline (path signal 120  10100 -7240  10100 -8000))
      (outline (path signal 120  10100 -8000  4100 -8000))
      (outline (path signal 120  1042.93 -7240  1440 -7240))
      (outline (path signal 120  1042.93 -8000  1440 -8000))
      (outline (path signal 120  -1270 0  -1270 1270))
      (outline (path signal 120  -1270 1270  0 1270))
      (outline (path signal 50  -1800 1800  -1800 -9400))
      (outline (path signal 50  -1800 -9400  10550 -9400))
      (outline (path signal 50  10550 -9400  10550 1800))
      (outline (path signal 50  10550 1800  -1800 1800))
      (pin Oval[A]Pad_1700x1700_um 4 0 -7620)
      (pin Oval[A]Pad_1700x1700_um 3 0 -5080)
      (pin Oval[A]Pad_1700x1700_um 2 0 -2540)
      (pin Rect[A]Pad_1700x1700_um 1 0 0)
    )
    (image Connector_PinHeader_2.54mm:PinHeader_1x08_P2.54mm_Horizontal
      (outline (path signal 100  2135 1270  4040 1270))
      (outline (path signal 100  4040 1270  4040 -19050))
      (outline (path signal 100  4040 -19050  1500 -19050))
      (outline (path signal 100  1500 -19050  1500 635))
      (outline (path signal 100  1500 635  2135 1270))
      (outline (path signal 100  -320 320  1500 320))
      (outline (path signal 100  -320 320  -320 -320))
      (outline (path signal 100  -320 -320  1500 -320))
      (outline (path signal 100  4040 320  10040 320))
      (outline (path signal 100  10040 320  10040 -320))
      (outline (path signal 100  4040 -320  10040 -320))
      (outline (path signal 100  -320 -2220  1500 -2220))
      (outline (path signal 100  -320 -2220  -320 -2860))
      (outline (path signal 100  -320 -2860  1500 -2860))
      (outline (path signal 100  4040 -2220  10040 -2220))
      (outline (path signal 100  10040 -2220  10040 -2860))
      (outline (path signal 100  4040 -2860  10040 -2860))
      (outline (path signal 100  -320 -4760  1500 -4760))
      (outline (path signal 100  -320 -4760  -320 -5400))
      (outline (path signal 100  -320 -5400  1500 -5400))
      (outline (path signal 100  4040 -4760  10040 -4760))
      (outline (path signal 100  10040 -4760  10040 -5400))
      (outline (path signal 100  4040 -5400  10040 -5400))
      (outline (path signal 100  -320 -7300  1500 -7300))
      (outline (path signal 100  -320 -7300  -320 -7940))
      (outline (path signal 100  -320 -7940  1500 -7940))
      (outline (path signal 100  4040 -7300  10040 -7300))
      (outline (path signal 100  10040 -7300  10040 -7940))
      (outline (path signal 100  4040 -7940  10040 -7940))
      (outline (path signal 100  -320 -9840  1500 -9840))
      (outline (path signal 100  -320 -9840  -320 -10480))
      (outline (path signal 100  -320 -10480  1500 -10480))
      (outline (path signal 100  4040 -9840  10040 -9840))
      (outline (path signal 100  10040 -9840  10040 -10480))
      (outline (path signal 100  4040 -10480  10040 -10480))
      (outline (path signal 100  -320 -12380  1500 -12380))
      (outline (path signal 100  -320 -12380  -320 -13020))
      (outline (path signal 100  -320 -13020  1500 -13020))
      (outline (path signal 100  4040 -12380  10040 -12380))
      (outline (path signal 100  10040 -12380  10040 -13020))
      (outline (path signal 100  4040 -13020  10040 -13020))
      (outline (path signal 100  -320 -14920  1500 -14920))
      (outline (path signal 100  -320 -14920  -320 -15560))
      (outline (path signal 100  -320 -15560  1500 -15560))
      (outline (path signal 100  4040 -14920  10040 -14920))
      (outline (path signal 100  10040 -14920  10040 -15560))
      (outline (path signal 100  4040 -15560  10040 -15560))
      (outline (path signal 100  -320 -17460  1500 -17460))
      (outline (path signal 100  -320 -17460  -320 -18100))
      (outline (path signal 100  -320 -18100  1500 -18100))
      (outline (path signal 100  4040 -17460  10040 -17460))
      (outline (path signal 100  10040 -17460  10040 -18100))
      (outline (path signal 100  4040 -18100  10040 -18100))
      (outline (path signal 120  1440 1330  1440 -19110))
      (outline (path signal 120  1440 -19110  4100 -19110))
      (outline (path signal 120  4100 -19110  4100 1330))
      (outline (path signal 120  4100 1330  1440 1330))
      (outline (path signal 120  4100 380  10100 380))
      (outline (path signal 120  10100 380  10100 -380))
      (outline (path signal 120  10100 -380  4100 -380))
      (outline (path signal 120  4100 320  10100 320))
      (outline (path signal 120  4100 200  10100 200))
      (outline (path signal 120  4100 80  10100 80))
      (outline (path signal 120  4100 -40  10100 -40))
      (outline (path signal 120  4100 -160  10100 -160))
      (outline (path signal 120  4100 -280  10100 -280))
      (outline (path signal 120  1110 380  1440 380))
      (outline (path signal 120  1110 -380  1440 -380))
      (outline (path signal 120  1440 -1270  4100 -1270))
      (outline (path signal 120  4100 -2160  10100 -2160))
      (outline (path signal 120  10100 -2160  10100 -2920))
      (outline (path signal 120  10100 -2920  4100 -2920))
      (outline (path signal 120  1042.93 -2160  1440 -2160))
      (outline (path signal 120  1042.93 -2920  1440 -2920))
      (outline (path signal 120  1440 -3810  4100 -3810))
      (outline (path signal 120  4100 -4700  10100 -4700))
      (outline (path signal 120  10100 -4700  10100 -5460))
      (outline (path signal 120  10100 -5460  4100 -5460))
      (outline (path signal 120  1042.93 -4700  1440 -4700))
      (outline (path signal 120  1042.93 -5460  1440 -5460))
      (outline (path signal 120  1440 -6350  4100 -6350))
      (outline (path signal 120  4100 -7240  10100 -7240))
      (outline (path signal 120  10100 -7240  10100 -8000))
      (outline (path signal 120  10100 -8000  4100 -8000))
      (outline (path signal 120  1042.93 -7240  1440 -7240))
      (outline (path signal 120  1042.93 -8000  1440 -8000))
      (outline (path signal 120  1440 -8890  4100 -8890))
      (outline (path signal 120  4100 -9780  10100 -9780))
      (outline (path signal 120  10100 -9780  10100 -10540))
      (outline (path signal 120  10100 -10540  4100 -10540))
      (outline (path signal 120  1042.93 -9780  1440 -9780))
      (outline (path signal 120  1042.93 -10540  1440 -10540))
      (outline (path signal 120  1440 -11430  4100 -11430))
      (outline (path signal 120  4100 -12320  10100 -12320))
      (outline (path signal 120  10100 -12320  10100 -13080))
      (outline (path signal 120  10100 -13080  4100 -13080))
      (outline (path signal 120  1042.93 -12320  1440 -12320))
      (outline (path signal 120  1042.93 -13080  1440 -13080))
      (outline (path signal 120  1440 -13970  4100 -13970))
      (outline (path signal 120  4100 -14860  10100 -14860))
      (outline (path signal 120  10100 -14860  10100 -15620))
      (outline (path signal 120  10100 -15620  4100 -15620))
      (outline (path signal 120  1042.93 -14860  1440 -14860))
      (outline (path signal 120  1042.93 -15620  1440 -15620))
      (outline (path signal 120  1440 -16510  4100 -16510))
      (outline (path signal 120  4100 -17400  10100 -17400))
      (outline (path signal 120  10100 -17400  10100 -18160))
      (outline (path signal 120  10100 -18160  4100 -18160))
      (outline (path signal 120  1042.93 -17400  1440 -17400))
      (outline (path signal 120  1042.93 -18160  1440 -18160))
      (outline (path signal 120  -1270 0  -1270 1270))
      (outline (path signal 120  -1270 1270  0 1270))
      (outline (path signal 50  -1800 1800  -1800 -19550))
      (outline (path signal 50  -1800 -19550  10550 -19550))
      (outline (path signal 50  10550 -19550  10550 1800))
      (outline (path signal 50  10550 1800  -1800 1800))
      (pin Oval[A]Pad_1700x1700_um 8 0 -17780)
      (pin Oval[A]Pad_1700x1700_um 7 0 -15240)
      (pin Oval[A]Pad_1700x1700_um 6 0 -12700)
      (pin Oval[A]Pad_1700x1700_um 5 0 -10160)
      (pin Oval[A]Pad_1700x1700_um 4 0 -7620)
      (pin Oval[A]Pad_1700x1700_um 3 0 -5080)
      (pin Oval[A]Pad_1700x1700_um 2 0 -2540)
      (pin Rect[A]Pad_1700x1700_um 1 0 0)
    )
    (image Capacitor_THT:C_Disc_D4.7mm_W2.5mm_P5.00mm
      (outline (path signal 50  6050 1500  -1050 1500))
      (outline (path signal 50  6050 -1500  6050 1500))
      (outline (path signal 50  -1050 -1500  6050 -1500))
      (outline (path signal 50  -1050 1500  -1050 -1500))
      (outline (path signal 120  4970 -1055  4970 -1370))
      (outline (path signal 120  4970 1370  4970 1055))
      (outline (path signal 120  30 -1055  30 -1370))
      (outline (path signal 120  30 1370  30 1055))
      (outline (path signal 120  30 -1370  4970 -1370))
      (outline (path signal 120  30 1370  4970 1370))
      (outline (path signal 100  4850 1250  150 1250))
      (outline (path signal 100  4850 -1250  4850 1250))
      (outline (path signal 100  150 -1250  4850 -1250))
      (outline (path signal 100  150 1250  150 -1250))
      (pin Round[A]Pad_1600_um 1 0 0)
      (pin Round[A]Pad_1600_um 2 5000 0)
    )
    (image "Package_DIP:DIP-20_W7.62mm"
      (outline (path signal 50  8700 1550  -1100 1550))
      (outline (path signal 50  8700 -24400  8700 1550))
      (outline (path signal 50  -1100 -24400  8700 -24400))
      (outline (path signal 50  -1100 1550  -1100 -24400))
      (outline (path signal 120  6460 1330  4810 1330))
      (outline (path signal 120  6460 -24190  6460 1330))
      (outline (path signal 120  1160 -24190  6460 -24190))
      (outline (path signal 120  1160 1330  1160 -24190))
      (outline (path signal 120  2810 1330  1160 1330))
      (outline (path signal 100  635 270  1635 1270))
      (outline (path signal 100  635 -24130  635 270))
      (outline (path signal 100  6985 -24130  635 -24130))
      (outline (path signal 100  6985 1270  6985 -24130))
      (outline (path signal 100  1635 1270  6985 1270))
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
      (pin Oval[A]Pad_1600x1600_um 11 7620 -22860)
      (pin Oval[A]Pad_1600x1600_um 2 0 -2540)
      (pin Oval[A]Pad_1600x1600_um 12 7620 -20320)
      (pin Oval[A]Pad_1600x1600_um 3 0 -5080)
      (pin Oval[A]Pad_1600x1600_um 13 7620 -17780)
      (pin Oval[A]Pad_1600x1600_um 4 0 -7620)
      (pin Oval[A]Pad_1600x1600_um 14 7620 -15240)
      (pin Oval[A]Pad_1600x1600_um 5 0 -10160)
      (pin Oval[A]Pad_1600x1600_um 15 7620 -12700)
      (pin Oval[A]Pad_1600x1600_um 6 0 -12700)
      (pin Oval[A]Pad_1600x1600_um 16 7620 -10160)
      (pin Oval[A]Pad_1600x1600_um 7 0 -15240)
      (pin Oval[A]Pad_1600x1600_um 17 7620 -7620)
      (pin Oval[A]Pad_1600x1600_um 8 0 -17780)
      (pin Oval[A]Pad_1600x1600_um 18 7620 -5080)
      (pin Oval[A]Pad_1600x1600_um 9 0 -20320)
      (pin Oval[A]Pad_1600x1600_um 19 7620 -2540)
      (pin Oval[A]Pad_1600x1600_um 10 0 -22860)
      (pin Oval[A]Pad_1600x1600_um 20 7620 0)
    )
    (padstack Round[A]Pad_1600_um
      (shape (circle F.Cu 1600))
      (shape (circle B.Cu 1600))
      (attach off)
    )
    (padstack Oval[A]Pad_1600x1600_um
      (shape (path F.Cu 1600  0 0  0 0))
      (shape (path B.Cu 1600  0 0  0 0))
      (attach off)
    )
    (padstack Oval[A]Pad_1700x1700_um
      (shape (path F.Cu 1700  0 0  0 0))
      (shape (path B.Cu 1700  0 0  0 0))
      (attach off)
    )
    (padstack Rect[A]Pad_1600x1600_um
      (shape (rect F.Cu -800 -800 800 800))
      (shape (rect B.Cu -800 -800 800 800))
      (attach off)
    )
    (padstack Rect[A]Pad_1700x1700_um
      (shape (rect F.Cu -850 -850 850 850))
      (shape (rect B.Cu -850 -850 850 850))
      (attach off)
    )
    (padstack "Via[0-1]_800:400_um"
      (shape (circle F.Cu 800))
      (shape (circle B.Cu 800))
      (attach off)
    )
  )
  (network
    (net "Net-(J1-Pad8)"
      (pins U2-1 J1-8)
    )
    (net "Net-(J1-Pad7)"
      (pins U2-4 J1-7)
    )
    (net "Net-(J1-Pad6)"
      (pins U2-12 J1-6)
    )
    (net "Net-(J1-Pad5)"
      (pins U2-9 J1-5)
    )
    (net "Net-(J1-Pad4)"
      (pins U3-1 J1-4)
    )
    (net "Net-(J1-Pad3)"
      (pins U3-4 J1-3)
    )
    (net "Net-(J1-Pad2)"
      (pins U3-12 J1-2)
    )
    (net "Net-(J1-Pad1)"
      (pins U3-9 J1-1)
    )
    (net "Net-(J2-Pad8)"
      (pins U2-2 J2-8)
    )
    (net "Net-(J2-Pad7)"
      (pins U2-5 J2-7)
    )
    (net "Net-(J2-Pad6)"
      (pins U2-13 J2-6)
    )
    (net "Net-(J2-Pad5)"
      (pins U2-10 J2-5)
    )
    (net "Net-(J2-Pad4)"
      (pins U3-2 J2-4)
    )
    (net "Net-(J2-Pad3)"
      (pins U3-5 J2-3)
    )
    (net "Net-(J2-Pad2)"
      (pins U3-13 J2-2)
    )
    (net "Net-(J2-Pad1)"
      (pins U3-10 J2-1)
    )
    (net "Net-(J3-Pad8)"
      (pins J3-8 U1-12)
    )
    (net "Net-(J3-Pad7)"
      (pins J3-7 U1-13)
    )
    (net "Net-(J3-Pad6)"
      (pins J3-6 U1-14)
    )
    (net "Net-(J3-Pad5)"
      (pins J3-5 U1-15)
    )
    (net "Net-(J3-Pad4)"
      (pins J3-4 U1-16)
    )
    (net "Net-(J3-Pad3)"
      (pins J3-3 U1-17)
    )
    (net "Net-(J3-Pad2)"
      (pins J3-2 U1-18)
    )
    (net "Net-(J3-Pad1)"
      (pins J3-1 U1-19)
    )
    (net "Net-(J4-Pad4)"
      (pins J4-4 U1-11)
    )
    (net "Net-(J4-Pad1)"
      (pins J4-1 U1-1)
    )
    (net VCC
      (pins U2-14 U3-14 J4-3 C1-1 U1-20)
    )
    (net GND
      (pins U2-7 U3-7 J4-2 C1-2 U1-10)
    )
    (net "Net-(U1-Pad2)"
      (pins U3-8 U1-2)
    )
    (net "Net-(U1-Pad3)"
      (pins U3-11 U1-3)
    )
    (net "Net-(U1-Pad4)"
      (pins U3-6 U1-4)
    )
    (net "Net-(U1-Pad5)"
      (pins U3-3 U1-5)
    )
    (net "Net-(U1-Pad6)"
      (pins U2-8 U1-6)
    )
    (net "Net-(U1-Pad7)"
      (pins U2-11 U1-7)
    )
    (net "Net-(U1-Pad8)"
      (pins U2-6 U1-8)
    )
    (net "Net-(U1-Pad9)"
      (pins U2-3 U1-9)
    )
    (class kicad_default "" GND "Net-(J1-Pad1)" "Net-(J1-Pad2)" "Net-(J1-Pad3)"
      "Net-(J1-Pad4)" "Net-(J1-Pad5)" "Net-(J1-Pad6)" "Net-(J1-Pad7)" "Net-(J1-Pad8)"
      "Net-(J2-Pad1)" "Net-(J2-Pad2)" "Net-(J2-Pad3)" "Net-(J2-Pad4)" "Net-(J2-Pad5)"
      "Net-(J2-Pad6)" "Net-(J2-Pad7)" "Net-(J2-Pad8)" "Net-(J3-Pad1)" "Net-(J3-Pad2)"
      "Net-(J3-Pad3)" "Net-(J3-Pad4)" "Net-(J3-Pad5)" "Net-(J3-Pad6)" "Net-(J3-Pad7)"
      "Net-(J3-Pad8)" "Net-(J4-Pad1)" "Net-(J4-Pad4)" "Net-(U1-Pad2)" "Net-(U1-Pad3)"
      "Net-(U1-Pad4)" "Net-(U1-Pad5)" "Net-(U1-Pad6)" "Net-(U1-Pad7)" "Net-(U1-Pad8)"
      "Net-(U1-Pad9)" VCC
      (circuit
        (use_via Via[0-1]_800:400_um)
      )
      (rule
        (width 250)
        (clearance 200.1)
      )
    )
  )
  (wiring
    (wire (path B.Cu 800  83820 -53340  83820 -64135)(net "Net-(J3-Pad8)")(type protect))
    (wire (path B.Cu 800  86360 -53340  86360 -64135)(net "Net-(J3-Pad7)")(type protect))
    (wire (path B.Cu 800  88900 -53340  88900 -64135)(net "Net-(J3-Pad6)")(type protect))
    (wire (path B.Cu 800  91440 -53340  91440 -64135)(net "Net-(J3-Pad5)")(type protect))
    (wire (path B.Cu 800  93980 -53340  93980 -64135)(net "Net-(J3-Pad4)")(type protect))
    (wire (path B.Cu 800  96520 -53340  96520 -64135)(net "Net-(J3-Pad3)")(type protect))
    (wire (path B.Cu 800  99060 -53340  99060 -64135)(net "Net-(J3-Pad2)")(type protect))
    (wire (path B.Cu 800  101600 -53340  101600 -64135)(net "Net-(J3-Pad1)")(type protect))
    (wire (path B.Cu 600  81280 -53340  81280 -66040  81915 -66675  106045 -66675
            106680 -66040  106680 -64135)(net "Net-(J4-Pad4)")(type protect))
    (wire (path B.Cu 800  114300 -64135  114300 -60960  115570 -59690  115570 -46990)(net "Net-(J4-Pad1)")(type protect))
    (wire (path B.Cu 800  114300 -45720  104140 -45720)(net "Net-(J4-Pad1)")(type protect))
    (wire (path B.Cu 800  115570 -46990  114300 -45720)(net "Net-(J4-Pad1)")(type protect))
    (wire (path B.Cu 800  109220 -59690  107950 -58420)(net VCC)(type protect))
    (wire (path B.Cu 800  109220 -64135  109220 -59690)(net VCC)(type protect))
    (wire (path B.Cu 800  104140 -54610  107950 -58420)(net VCC)(type protect))
    (wire (path B.Cu 800  104140 -53340  104140 -54610)(net VCC)(type protect))
    (wire (path B.Cu 800  111760 -59610  112950 -58420)(net GND)(type protect))
    (wire (path B.Cu 800  111760 -64135  111760 -59610)(net GND)(type protect))
  )
)
