/*
 * Copyright (C) 2021 F&S Elektronik Systeme GmbH
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 as
 * published by the Free Software Foundation.
 */

/dts-v1/;

/* Set board revision as 3-digit number, e.g. 100 for board rev. 1.00 */
#define CONFIG_VAND3_BOARD_REVISION	100

/* CMA: Set 160 MB for Continuous Memory Allocator */
#define CONFIG_VAND3_CMA_SIZE 0x0A000000

/* ETH_A */
#define CONFIG_VAND3_ETH_A
#define CONFIG_VAND3_ETH_B

/* WLAN/BLUETOOTH; either WLAN-only or combined WLAN/Bluetooth chip */
#define CONFIG_VAND3_WLAN
#define CONFIG_VAND3_BLUETOOTH

/* USB - USB HOST has over-current detection on OC pin
 * Both USB ports are host only.
 */
#define CONFIG_VAND3_USB_OTG1
#define CONFIG_VAND3_USB_HOST
#define CONFIG_VAND3_USB_HOST_OC

/* CAN_A on J9 pins 1/3 */
#define CONFIG_VAND3_CAN_A

/* I2C */
#define CONFIG_VAND3_I2C_A
#define CONFIG_VAND3_I2C_B

/* UART_A TXD/RXD on J11 pins 3/5 */
#define CONFIG_VAND3_UART_A

/* UART_B TXD/RXD on J12 pins 3/4 */
#define CONFIG_VAND3_UART_B

#include "imx6sx.dtsi"

/ {
	model = "F&S VAND3";
	compatible = "fus,imx6sx-vand3", "fsl,imx6sx";

 	aliases {
 		nand = &gpmi;
 	};

	memory {
		reg = <0x80000000 0x80000000>;
	};

	gpioleds {
		compatible = "gpio-leds";
		pinctrl-names = "default";
		pinctrl-0 = <&pinctrl_led>;

		d3-led {
			label = "led-d3";
			gpios = <&gpio1 12 GPIO_ACTIVE_HIGH>;
			default-state = "keep";
		};

		d4-led {
			label = "led-d4";
			gpios = <&gpio1 13 GPIO_ACTIVE_HIGH>;
			default-state = "keep";
		};
	};

	pxp_v4l2_out {
		compatible = "fsl,imx6sx-pxp-v4l2", "fsl,imx6sl-pxp-v4l2";
		status = "okay";
	};

	regulators {
		compatible = "simple-bus";

		reg_can: regulator_can {
			compatible = "regulator-fixed";
			regulator-name = "can";
		};

		reg_vref_3v3: regulator@0 {
			compatible = "regulator-fixed";
			regulator-name = "vref-3v3";
			regulator-min-microvolt = <3300000>;
			regulator-max-microvolt = <3300000>;
		};

		/* USB_OTG2_PWR done by USB controller, no regulator needed */
#if 0 //###
		reg_usb_otg2_vbus: usb_otg2_vbus {
			compatible = "regulator-fixed";
			regulator-name = "usb_otg2_vbus";
			regulator-min-microvolt = <5000000>;
			regulator-max-microvolt = <5000000>;
			gpio = <&gpio4 22 0>;
			enable-active-high;
		};
#endif //###
	};

	modem_reset: modem-reset {
		compatible = "gpio-reset";
		reset-gpios = <&gpio3 2 GPIO_ACTIVE_LOW>;
		reset-delay-us = <1000>;
		#reset-cells = <0>;
	};

	usdhc1_pwrseq: usdhc1_pwrseq {
		compatible = "mmc-pwrseq-simple";
		reset-gpios = <&gpio3 1 GPIO_ACTIVE_LOW>;
	};

	/* F&S board information */
	bdinfo {
		compatible = "bdinfo";
		board_name = "vand3";
		ecc_strength = "8";
	};
};

/* RAM size for Continues Memory Allocator */
&cma {
	size = <CONFIG_VAND3_CMA_SIZE>;
};

&busfreq {
	/* Disable bus frequency scaling, because reducing bus frequency to
	   24 MHz does not work with all types of DDR3 RAM */
	disable-scaling;
};

#ifdef CONFIG_VAND3_ETH_A
&fec1 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_enet1>;

	assigned-clocks = <&clks IMX6SX_CLK_ENET_REF>;
	assigned-clock-rates = <50000000>;

	phy-mode = "rmii";
	phy-handle = <&ethphy0>;
	phy-supply = <&reg_vref_3v3>;
	phy-reset-gpios = <&gpio5 8 GPIO_ACTIVE_LOW>;
	phy-reset-duration = <11>; /* millisecond */
	fsl,magic-packet;
	fsl,ref-clock-out;

	status = "okay";

	mdio {
		#address-cells = <1>;
		#size-cells = <0>;

		ethphy0: ethernet-phy@0 {
			compatible = "ethernet-phy-ieee802.3-c22";
			reg = <0>;
		};
	};
};
#endif

#ifdef CONFIG_VAND3_ETH_B
&fec2 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_enet2>;

	assigned-clocks = <&clks IMX6SX_CLK_ENET2_REF>;
	assigned-clock-rates = <50000000>;

	phy-mode = "rmii";
	phy-handle = <&ethphy1>;
	phy-supply = <&reg_vref_3v3>;
	phy-reset-gpios = <&gpio5 20 GPIO_ACTIVE_LOW>;
	phy-reset-duration = <11>; /* millisecond */
	fsl,magic-packet;
	fsl,ref-clock-out;

	status = "okay";

	mdio {
		#address-cells = <1>;
		#size-cells = <0>;

		ethphy1: ethernet-phy@3 {
			compatible = "ethernet-phy-ieee802.3-c22";
			reg = <3>;
		};
	};
};
#endif

#ifdef CONFIG_VAND3_CAN_A
&flexcan1 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_flexcan1>;
	xceiver-supply = <&reg_can>;
	status = "okay";
};
#endif

#ifdef CONFIG_VAND3_I2C_A
/* I2C1 to RTC */
&i2c1 {
	clock-frequency = <100000>;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_i2c1>;
	status = "okay";

	rtc8565@51 {
		compatible = "nxp,pcf8565", "nxp,pcf8563";
		reg = <0x51>;
		interrupt-parent = <&gpio1>;
		interrupts = <10 IRQ_TYPE_EDGE_FALLING>;
	};
};
#endif

#ifdef CONFIG_VAND3_I2C_B
&i2c3 {
	clock-frequency = <100000>;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_i2c3>;
	status = "okay";
};
#endif

/* UART_A */
#ifdef CONFIG_VAND3_UART_A
&uart1 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart1>;
	disable-dtrd;
	status = "okay";
};
#endif

/* UART_B */
#ifdef CONFIG_VAND3_UART_B
&uart5 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart5>;
	status = "okay";
};
#endif

/* CONFIG_VAND3_BLUETOOTH */
#ifdef CONFIG_VAND3_BLUETOOTH
&uart4 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart4>;
	uart-has-rtscts;
	resets = <&modem_reset>;
	status = "okay";
};
#endif

/* USB OTG1 always host */
#ifdef CONFIG_VAND3_USB_OTG1
&usbotg1 {
	dr_mode = "peripherial";
	disable-over-current;
	status = "okay";
};
#endif

/* USB host */
#ifdef CONFIG_VAND3_USB_HOST
&usbotg2 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_usbotg2>;
//###	vbus-supply = <&reg_usb_otg2_vbus>;
	dr_mode = "host";
	pwr-active-high;
	status = "okay";
};
#endif

#ifdef CONFIG_VAND3_WLAN
/* On-board WLAN implemented via USDHC1 */
&usdhc1 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_usdhc1_wlan>;
	bus-width = <4>;
	//non-removable;
	cd-gpios = <&gpio1 2 GPIO_ACTIVE_LOW>;
	vmmc-supply = <&reg_vref_3v3>;
	vqmmc-supply = <&reg_vref_3v3>;
	voltage-ranges = <3300 3300>;
	no-1-8-v;
	mmc-pwrseq = <&usdhc1_pwrseq>;
	keep-power-in-suspend;
	enable-sdio-wakeup;
	status = "okay";
};
#endif

&dma_apbh {
	/* Switch to F&S implementation of APBH DMA driver for GPMI (NAND) */
	compatible = "fus,imx6sx-dma-apbh", "fus,imx28-dma-apbh";
	iram = <&ocram>;
};

&gpmi {
	/* Switch to F&S implementation of GPMI NAND driver */
	compatible = "fus,imx6sx-gpmi-nand";
	pinctrl-names = "default";
	fus,skipblocks = <2>;
	fus,chunk1k;
	fus,ecc_strength = <8>;		/* Spare area 64 bytes */
//###	fus,ecc_strength = <52>;	/* Spare area 224 bytes */
	status = "okay";
};

&iomuxc {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_hog>;

 	vand3 {
		pinctrl_hog: hoggrp {
			fsl,pins = <
				/* RTC IRQ */
				MX6SX_PAD_GPIO1_IO10__GPIO1_IO_10	0x1b0b0
				/* DVS */
				MX6SX_PAD_GPIO1_IO03__GPIO1_IO_3	0x130b0
			>;
		};

#ifdef CONFIG_VAND3_ETH_A
		pinctrl_enet1: enet1grp {
			fsl,pins = <
				/* 50MHz base clock from CPU to PHY */
				MX6SX_PAD_ENET1_TX_CLK__ENET1_REF_CLK1	0x400000a1
				/* MDIO */
				MX6SX_PAD_ENET1_MDC__ENET1_MDC		0x0a0b1
				MX6SX_PAD_ENET1_MDIO__ENET1_MDIO	0x0a0b1
				/* FEC1 */
				MX6SX_PAD_RGMII1_TD0__ENET1_TX_DATA_0	0x0a0b1
				MX6SX_PAD_RGMII1_TD1__ENET1_TX_DATA_1	0x0a0b1
				MX6SX_PAD_RGMII1_TX_CTL__ENET1_TX_EN	0x0a0b1
				MX6SX_PAD_RGMII1_RXC__ENET1_RX_ER	0x03081
				MX6SX_PAD_RGMII1_RD0__ENET1_RX_DATA_0	0x03081
				MX6SX_PAD_RGMII1_RD1__ENET1_RX_DATA_1	0x03081
				MX6SX_PAD_RGMII1_RX_CTL__ENET1_RX_EN	0x03081
				/* PHY1 RSTn */
				MX6SX_PAD_RGMII1_TD2__GPIO5_IO_8	0x0a0b1
				/* PHY1 INTn */
				MX6SX_PAD_RGMII1_TD3__GPIO5_IO_9	0x000b0
			>;
		};
#endif

#ifdef CONFIG_VAND3_ETH_B
		pinctrl_enet2: enet2grp {
			fsl,pins = <
				/* 50MHz base clock from CPU to PHY */
				MX6SX_PAD_ENET2_TX_CLK__ENET2_REF_CLK2	0x400000a1
				/* MDIO */
				MX6SX_PAD_ENET1_COL__ENET2_MDC		0x0a0b1
				MX6SX_PAD_ENET1_CRS__ENET2_MDIO		0x0a0b1
				/* fec2 */
				MX6SX_PAD_RGMII2_TD0__ENET2_TX_DATA_0	0x0a0b1
				MX6SX_PAD_RGMII2_TD1__ENET2_TX_DATA_1	0x0a0b1
				MX6SX_PAD_RGMII2_TX_CTL__ENET2_TX_EN	0x0a0b1
				MX6SX_PAD_RGMII2_RD0__ENET2_RX_DATA_0	0x03081
				MX6SX_PAD_RGMII2_RD1__ENET2_RX_DATA_1	0x03081
				MX6SX_PAD_RGMII2_RXC__ENET2_RX_ER	0x03081
				MX6SX_PAD_RGMII2_RX_CTL__ENET2_RX_EN	0x03081
				/* PHY2 RSTn */
				MX6SX_PAD_RGMII2_TD2__GPIO5_IO_20	0x0a0b1
				/* PHY2 INTn */
				MX6SX_PAD_RGMII2_TD3__GPIO5_IO_21	0x000b0
			>;
		};
#endif

		pinctrl_led: ledgrp {
			fsl,pins = <
				MX6SX_PAD_GPIO1_IO12__GPIO1_IO_12	0x130b0
				MX6SX_PAD_GPIO1_IO13__GPIO1_IO_13 	0x130b0
			>;
		};


#ifdef CONFIG_VAND3_CAN_A
		pinctrl_flexcan1: flexcan1grp {
			fsl,pins = <
				MX6SX_PAD_KEY_COL2__CAN1_TX		0x1b020
				MX6SX_PAD_KEY_ROW2__CAN1_RX		0x1b020
			>;
		};
#endif

#ifdef CONFIG_VAND3_I2C_A
		pinctrl_i2c1: i2c1grp {
			fsl,pins = <
				MX6SX_PAD_CSI_DATA00__I2C1_SCL		0x4001b8b1
				MX6SX_PAD_CSI_DATA01__I2C1_SDA		0x4001b8b1
			>;
		};
#endif

#ifdef CONFIG_VAND3_I2C_B
		pinctrl_i2c3: i2c3grp {
			fsl,pins = <
				MX6SX_PAD_KEY_COL4__I2C3_SCL		0x4001b8b1
				MX6SX_PAD_KEY_ROW4__I2C3_SDA		0x4001b8b1
			>;
		};
#endif

#ifdef CONFIG_VAND3_UART_A
		pinctrl_uart1: uart1grp {
			fsl,pins = <
				MX6SX_PAD_GPIO1_IO04__UART1_TX		0x1b0b1
				MX6SX_PAD_GPIO1_IO05__UART1_RX		0x1b0b1
			>;
		};
#endif

#ifdef CONFIG_VAND3_UART_B
		pinctrl_uart5: uart5grp {
			fsl,pins = <
				MX6SX_PAD_KEY_COL3__UART5_TX		0x1b0b1
				MX6SX_PAD_KEY_ROW3__UART5_RX		0x1b0b1
			>;
		};
#endif

#ifdef CONFIG_VAND3_BLUETOOTH
		pinctrl_uart4: uart4grp {
			fsl,pins = <
				MX6SX_PAD_CSI_PIXCLK__UART4_TX		0x1b0b1
				MX6SX_PAD_CSI_MCLK__UART4_RX		0x1b0b1
				MX6SX_PAD_CSI_VSYNC__UART4_CTS_B	0x1b0b1
				MX6SX_PAD_CSI_HSYNC__UART4_RTS_B	0x1b0b1
				/* BT_PWD_L */
				MX6SX_PAD_LCD1_DATA01__GPIO3_IO_2	0x1b0b0
			>;
		};
#endif

#ifdef CONFIG_VAND3_USB_HOST
		pinctrl_usbotg2: usbotg2grp {
			fsl,pins = <
				/* USB_OTG2_PWR, active high */
//###				MX6SX_PAD_QSPI1A_SS0_B__GPIO4_IO_22	0x03030
				MX6SX_PAD_QSPI1A_SS0_B__USB_OTG2_PWR	0x03030
			>;
		};
#endif

#ifdef CONFIG_VAND3_WLAN
		/* On-board WLAN */
		pinctrl_usdhc1_wlan: usdhc1grp-wlan {
			fsl,pins = <
				MX6SX_PAD_SD1_CMD__USDHC1_CMD		0x17091
				MX6SX_PAD_SD1_CLK__USDHC1_CLK		0x10091
				MX6SX_PAD_SD1_DATA0__USDHC1_DATA0	0x17091
				MX6SX_PAD_SD1_DATA1__USDHC1_DATA1	0x17091
				MX6SX_PAD_SD1_DATA2__USDHC1_DATA2	0x17091
				MX6SX_PAD_SD1_DATA3__USDHC1_DATA3	0x17091
				/* WLAN_PWD_L */
				MX6SX_PAD_LCD1_DATA00__GPIO3_IO_1	0x1b0b0
				/* CD */
				MX6SX_PAD_GPIO1_IO02__GPIO1_IO_2	0x17000
			>;
		};
#endif
	};
};
