@W: CD638 :"C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Absolute_Value_Complex\component\work\CORECORDIC_C0\CORECORDIC_C0_0\rtl\vhdl\core\cordic_word.vhd":150:9:150:16|Signal romangle is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Absolute_Value_Complex\component\Actel\DirectCore\CORECORDIC\4.0.102\rtl\vhdl\core\cordic_kit.vhd":1033:9:1033:11|Signal x_w is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Absolute_Value_Complex\component\Actel\DirectCore\CORECORDIC\4.0.102\rtl\vhdl\core\cordic_kit.vhd":1034:9:1034:11|Signal y_w is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Absolute_Value_Complex\component\Actel\DirectCore\CORECORDIC\4.0.102\rtl\vhdl\core\cordic_kit.vhd":1035:9:1035:11|Signal a_w is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Absolute_Value_Complex\component\Actel\DirectCore\CORECORDIC\4.0.102\rtl\vhdl\core\cordic_kit.vhd":1036:9:1036:21|Signal coarse_flag_w is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Absolute_Value_Complex\component\Actel\DirectCore\CORECORDIC\4.0.102\rtl\vhdl\core\cordic_kit.vhd":398:9:398:14|Signal outp_w is undriven. Either assign the signal a value or remove the signal declaration.
@W: CL240 :"C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Absolute_Value_Complex\component\Actel\DirectCore\CORECORDIC\4.0.102\rtl\vhdl\core\cordic_kit.vhd":394:4:394:9|Signal valido is floating; a simulation mismatch is possible.
@W: CD638 :"C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Absolute_Value_Complex\component\Actel\DirectCore\CORECORDIC\4.0.102\rtl\vhdl\core\cordic_kit.vhd":398:9:398:14|Signal outp_w is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Absolute_Value_Complex\component\work\CORECORDIC_C0\CORECORDIC_C0_0\rtl\vhdl\core\cordic_word.vhd":420:9:420:19|Signal rcprgain_fx is undriven. Either assign the signal a value or remove the signal declaration.
@W: CL169 :"C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Absolute_Value_Complex\component\Actel\DirectCore\CORECORDIC\4.0.102\rtl\vhdl\core\cordic_kit.vhd":64:4:64:5|Pruning unused register delayLine_3(0). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Absolute_Value_Complex\component\Actel\DirectCore\CORECORDIC\4.0.102\rtl\vhdl\core\cordic_kit.vhd":115:4:115:5|Pruning unused register delayLine_0_3(4 downto 0). Make sure that there are no unused intermediate registers.
@W: CD638 :"C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Absolute_Value_Complex\component\Actel\DirectCore\CORECORDIC\4.0.102\rtl\vhdl\core\cordic_kit.vhd":894:9:894:13|Signal x2u_w is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Absolute_Value_Complex\component\Actel\DirectCore\CORECORDIC\4.0.102\rtl\vhdl\core\cordic_kit.vhd":895:9:895:13|Signal y2u_w is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Absolute_Value_Complex\component\Actel\DirectCore\CORECORDIC\4.0.102\rtl\vhdl\core\cordic_kit.vhd":896:9:896:13|Signal a2u_w is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Absolute_Value_Complex\component\Actel\DirectCore\CORECORDIC\4.0.102\rtl\vhdl\core\cordic_kit.vhd":897:9:897:21|Signal coarse_flag_w is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Absolute_Value_Complex\component\Actel\DirectCore\CORECORDIC\4.0.102\rtl\vhdl\core\cordic_kit.vhd":898:9:898:17|Signal lock_flag is undriven. Either assign the signal a value or remove the signal declaration.

