Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Wed Sep 10 12:02:35 2025
| Host         : min running 64-bit Ubuntu 24.04.2 LTS
| Command      : report_control_sets -verbose -file soc_stop_watch_wrapper_control_sets_placed.rpt
| Design       : soc_stop_watch_wrapper
| Device       : xc7a35t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   215 |
|    Minimum number of control sets                        |   215 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   881 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   215 |
| >= 0 to < 4        |    87 |
| >= 4 to < 6        |    27 |
| >= 6 to < 8        |    12 |
| >= 8 to < 10       |    16 |
| >= 10 to < 12      |    14 |
| >= 12 to < 14      |    10 |
| >= 14 to < 16      |     1 |
| >= 16              |    48 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             401 |          152 |
| No           | No                    | Yes                    |             121 |           44 |
| No           | Yes                   | No                     |             446 |          176 |
| Yes          | No                    | No                     |             490 |          156 |
| Yes          | No                    | Yes                    |              59 |           25 |
| Yes          | Yes                   | No                     |            1058 |          395 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                                              Clock Signal                                              |                                                                                   Enable Signal                                                                                  |                                                                             Set/Reset Signal                                                                             | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  soc_stop_watch_i/clk_wiz/inst/clk_out1                                                                |                                                                                                                                                                                  | soc_stop_watch_i/axi_smc/inst/m02_nodes/m02_ar_node/inst/s_sc_areset_pipe                                                                                                |                1 |              1 |         1.00 |
|  soc_stop_watch_i/clk_wiz/inst/clk_out1                                                                |                                                                                                                                                                                  | soc_stop_watch_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/s_sc_areset_pipe                                                                                                |                1 |              1 |         1.00 |
|  soc_stop_watch_i/clk_wiz/inst/clk_out1                                                                |                                                                                                                                                                                  | soc_stop_watch_i/axi_smc/inst/switchboards/i_nodes/i_aw_node/inst/s_sc_areset_pipe                                                                                       |                1 |              1 |         1.00 |
|  soc_stop_watch_i/clk_wiz/inst/clk_out1                                                                |                                                                                                                                                                                  | soc_stop_watch_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/s_sc_areset_pipe                                                                                                |                1 |              1 |         1.00 |
|  soc_stop_watch_i/clk_wiz/inst/clk_out1                                                                |                                                                                                                                                                                  | soc_stop_watch_i/axi_smc/inst/switchboards/i_nodes/i_ar_node/inst/s_sc_areset_pipe                                                                                       |                1 |              1 |         1.00 |
|  soc_stop_watch_i/clk_wiz/inst/clk_out1                                                                |                                                                                                                                                                                  | soc_stop_watch_i/axi_smc/inst/m01_nodes/m01_b_node/inst/s_sc_areset_pipe                                                                                                 |                1 |              1 |         1.00 |
|  soc_stop_watch_i/clk_wiz/inst/clk_out1                                                                |                                                                                                                                                                                  | soc_stop_watch_i/axi_smc/inst/s00_nodes/s00_w_node/inst/s_sc_areset_pipe                                                                                                 |                1 |              1 |         1.00 |
|  soc_stop_watch_i/clk_wiz/inst/clk_out1                                                                |                                                                                                                                                                                  | soc_stop_watch_i/axi_smc/inst/m01_nodes/m01_r_node/inst/s_sc_areset_pipe                                                                                                 |                1 |              1 |         1.00 |
|  soc_stop_watch_i/clk_wiz/inst/clk_out1                                                                |                                                                                                                                                                                  | soc_stop_watch_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_areset_pipe                                                                                                 |                1 |              1 |         1.00 |
|  soc_stop_watch_i/clk_wiz/inst/clk_out1                                                                |                                                                                                                                                                                  | soc_stop_watch_i/axi_smc/inst/m01_nodes/m01_w_node/inst/s_sc_areset_pipe                                                                                                 |                1 |              1 |         1.00 |
|  soc_stop_watch_i/clk_wiz/inst/clk_out1                                                                |                                                                                                                                                                                  | soc_stop_watch_i/axi_smc/inst/s00_nodes/s00_b_node/inst/s_sc_areset_pipe                                                                                                 |                1 |              1 |         1.00 |
|  soc_stop_watch_i/clk_wiz/inst/clk_out1                                                                |                                                                                                                                                                                  | soc_stop_watch_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/s_sc_areset_pipe                                                                                                |                1 |              1 |         1.00 |
|  soc_stop_watch_i/clk_wiz/inst/clk_out1                                                                |                                                                                                                                                                                  | soc_stop_watch_i/axi_smc/inst/switchboards/i_nodes/i_b_node/inst/s_sc_areset_pipe                                                                                        |                1 |              1 |         1.00 |
|  soc_stop_watch_i/clk_wiz/inst/clk_out1                                                                |                                                                                                                                                                                  | soc_stop_watch_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_areset_pipe                                                                                                |                1 |              1 |         1.00 |
|  soc_stop_watch_i/clk_wiz/inst/clk_out1                                                                |                                                                                                                                                                                  | soc_stop_watch_i/axi_smc/inst/m02_nodes/m02_aw_node/inst/s_sc_areset_pipe                                                                                                |                1 |              1 |         1.00 |
|  soc_stop_watch_i/clk_wiz/inst/clk_out1                                                                |                                                                                                                                                                                  | soc_stop_watch_i/axi_smc/inst/m03_nodes/m03_w_node/inst/s_sc_areset_pipe                                                                                                 |                1 |              1 |         1.00 |
|  soc_stop_watch_i/clk_wiz/inst/clk_out1                                                                |                                                                                                                                                                                  | soc_stop_watch_i/axi_smc/inst/m02_nodes/m02_b_node/inst/s_sc_areset_pipe                                                                                                 |                1 |              1 |         1.00 |
|  soc_stop_watch_i/clk_wiz/inst/clk_out1                                                                |                                                                                                                                                                                  | soc_stop_watch_i/axi_smc/inst/m03_nodes/m03_r_node/inst/s_sc_areset_pipe                                                                                                 |                1 |              1 |         1.00 |
|  soc_stop_watch_i/clk_wiz/inst/clk_out1                                                                |                                                                                                                                                                                  | soc_stop_watch_i/axi_smc/inst/m02_nodes/m02_r_node/inst/s_sc_areset_pipe                                                                                                 |                1 |              1 |         1.00 |
|  soc_stop_watch_i/clk_wiz/inst/clk_out1                                                                |                                                                                                                                                                                  | soc_stop_watch_i/axi_smc/inst/m03_nodes/m03_b_node/inst/s_sc_areset_pipe                                                                                                 |                1 |              1 |         1.00 |
|  soc_stop_watch_i/clk_wiz/inst/clk_out1                                                                |                                                                                                                                                                                  | soc_stop_watch_i/axi_smc/inst/m02_nodes/m02_w_node/inst/s_sc_areset_pipe                                                                                                 |                1 |              1 |         1.00 |
|  soc_stop_watch_i/clk_wiz/inst/clk_out1                                                                |                                                                                                                                                                                  | soc_stop_watch_i/axi_smc/inst/m03_nodes/m03_aw_node/inst/s_sc_areset_pipe                                                                                                |                1 |              1 |         1.00 |
|  soc_stop_watch_i/clk_wiz/inst/clk_out1                                                                |                                                                                                                                                                                  | soc_stop_watch_i/axi_smc/inst/m03_nodes/m03_ar_node/inst/s_sc_areset_pipe                                                                                                |                1 |              1 |         1.00 |
|  soc_stop_watch_i/clk_wiz/inst/clk_out1                                                                | soc_stop_watch_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Decode_I/status[TSR]0                                                                                              | soc_stop_watch_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Decode_I/mem_PipeRun_carry_and/MUXCY_I/Use_Async_Reset.sync_reset_reg                                      |                1 |              1 |         1.00 |
| ~soc_stop_watch_i/mdm_1/U0/tck_BUFG                                                                    |                                                                                                                                                                                  |                                                                                                                                                                          |                1 |              1 |         1.00 |
|  soc_stop_watch_i/clk_wiz/inst/clk_out1                                                                | soc_stop_watch_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/p_3_in                                                                                                                       | soc_stop_watch_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                          |                1 |              1 |         1.00 |
|  soc_stop_watch_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native_0 | soc_stop_watch_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_96_in                                                                     | soc_stop_watch_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Use_Debug_Logic.Master_Core.Debug_Perf/register_read_cmd                                                   |                1 |              1 |         1.00 |
|  soc_stop_watch_i/clk_wiz/inst/clk_out1                                                                |                                                                                                                                                                                  | soc_stop_watch_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.capture_1                                           |                1 |              1 |         1.00 |
|  soc_stop_watch_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native_0 | soc_stop_watch_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_96_in                                                                     | soc_stop_watch_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.register_write_cmd_reg_0                            |                1 |              1 |         1.00 |
|  soc_stop_watch_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native_0 | soc_stop_watch_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Use_Debug_Logic.Master_Core.Debug_Perf/dmcontrol_write                                                             | soc_stop_watch_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Use_Debug_Logic.Master_Core.Debug_Perf/start_single_step_reg_0                                             |                1 |              1 |         1.00 |
|  soc_stop_watch_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native_0 | soc_stop_watch_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Use_Debug_Logic.Master_Core.Debug_Perf/dmcontrol_write                                                             | soc_stop_watch_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Use_Debug_Logic.Master_Core.Debug_Perf/normal_stop_cmd_i                                                   |                1 |              1 |         1.00 |
|  soc_stop_watch_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native_0 |                                                                                                                                                                                  | soc_stop_watch_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Use_Debug_Logic.Master_Core.Debug_Perf/continue_from_brk                                                   |                1 |              1 |         1.00 |
|  soc_stop_watch_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native_0 |                                                                                                                                                                                  | soc_stop_watch_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Functional_Reset22_out                                              |                1 |              1 |         1.00 |
|  soc_stop_watch_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native_0 |                                                                                                                                                                                  | soc_stop_watch_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Decode_I/Use_MuxCy[5].OF_Piperun_Stage/MUXCY_I/trace_valid_instr_i                                         |                1 |              1 |         1.00 |
|  soc_stop_watch_i/clk_wiz/inst/clk_out1                                                                | soc_stop_watch_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Decode_I/Using_FPGA_2.ex_byte_access_i_Inst/Use_Trigger.tdata1_all[0][dmode]                                       | soc_stop_watch_i/microblaze_riscv_0/U0/riscv_core_I/sync_reset                                                                                                           |                1 |              1 |         1.00 |
|  soc_stop_watch_i/clk_wiz/inst/clk_out1                                                                |                                                                                                                                                                                  | soc_stop_watch_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_areset_pipe                                                                                                |                1 |              1 |         1.00 |
|  soc_stop_watch_i/clk_wiz/inst/clk_out1                                                                | soc_stop_watch_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Decode_I/Use_MuxCy[13].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_2                                                | soc_stop_watch_i/microblaze_riscv_0/U0/riscv_core_I/sync_reset                                                                                                           |                1 |              1 |         1.00 |
|  soc_stop_watch_i/clk_wiz/inst/clk_out1                                                                |                                                                                                                                                                                  | soc_stop_watch_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_areset_pipe                                                                                                |                1 |              1 |         1.00 |
|  soc_stop_watch_i/clk_wiz/inst/clk_out1                                                                |                                                                                                                                                                                  | soc_stop_watch_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_areset_pipe                                                                                                 |                1 |              1 |         1.00 |
|  soc_stop_watch_i/clk_wiz/inst/clk_out1                                                                |                                                                                                                                                                                  | soc_stop_watch_i/axi_smc/inst/switchboards/i_nodes/i_w_node/inst/s_sc_areset_pipe                                                                                        |                1 |              1 |         1.00 |
|  soc_stop_watch_i/clk_wiz/inst/clk_out1                                                                |                                                                                                                                                                                  | soc_stop_watch_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_areset_pipe                                                                                                 |                1 |              1 |         1.00 |
|  soc_stop_watch_i/clk_wiz/inst/clk_out1                                                                |                                                                                                                                                                                  | soc_stop_watch_i/axi_smc/inst/switchboards/i_nodes/i_r_node/inst/s_sc_areset_pipe                                                                                        |                1 |              1 |         1.00 |
|  soc_stop_watch_i/clk_wiz/inst/clk_out1                                                                |                                                                                                                                                                                  | soc_stop_watch_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_areset_pipe                                                                                                 |                1 |              1 |         1.00 |
|  soc_stop_watch_i/clk_wiz/inst/clk_out1                                                                | soc_stop_watch_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Decode_I/Using_FPGA_2.ex_byte_access_i_Inst/Use_Trigger.tdata1_all[0][dmode]1                                      | soc_stop_watch_i/microblaze_riscv_0/U0/riscv_core_I/sync_reset                                                                                                           |                1 |              2 |         2.00 |
|  soc_stop_watch_i/clk_wiz/inst/clk_out1                                                                | soc_stop_watch_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Decode_I/Use_Counters.mcountinhibit_reg[CY]0                                                                       | soc_stop_watch_i/microblaze_riscv_0/U0/riscv_core_I/sync_reset                                                                                                           |                1 |              2 |         2.00 |
|  soc_stop_watch_i/clk_wiz/inst/clk_out1                                                                | soc_stop_watch_i/axi_iic_0/U0/X_IIC/WRITE_FIFO_CTRL_I/CI                                                                                                                         |                                                                                                                                                                          |                1 |              2 |         2.00 |
|  soc_stop_watch_i/mdm_1/U0/tck_BUFG                                                                    |                                                                                                                                                                                  | soc_stop_watch_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_0                                                                                                              |                1 |              2 |         2.00 |
|  soc_stop_watch_i/clk_wiz/inst/clk_out1                                                                |                                                                                                                                                                                  | soc_stop_watch_i/axi_smc/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                            |                1 |              3 |         3.00 |
|  soc_stop_watch_i/clk_wiz/inst/clk_out1                                                                |                                                                                                                                                                                  | soc_stop_watch_i/axi_smc/inst/m03_nodes/m03_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                           |                1 |              3 |         3.00 |
|  soc_stop_watch_i/clk_wiz/inst/clk_out1                                                                |                                                                                                                                                                                  | soc_stop_watch_i/axi_smc/inst/m01_nodes/m01_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                            |                1 |              3 |         3.00 |
|  soc_stop_watch_i/clk_wiz/inst/clk_out1                                                                |                                                                                                                                                                                  | soc_stop_watch_i/axi_smc/inst/switchboards/i_nodes/i_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                  |                1 |              3 |         3.00 |
|  soc_stop_watch_i/clk_wiz/inst/clk_out1                                                                |                                                                                                                                                                                  | soc_stop_watch_i/axi_smc/inst/m01_nodes/m01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                            |                1 |              3 |         3.00 |
|  soc_stop_watch_i/clk_wiz/inst/clk_out1                                                                |                                                                                                                                                                                  | soc_stop_watch_i/axi_smc/inst/switchboards/i_nodes/i_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                  |                1 |              3 |         3.00 |
|  soc_stop_watch_i/clk_wiz/inst/clk_out1                                                                |                                                                                                                                                                                  | soc_stop_watch_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                           |                1 |              3 |         3.00 |
|  soc_stop_watch_i/clk_wiz/inst/clk_out1                                                                | soc_stop_watch_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Decode_I/ex_Sel_CSR_i_reg[dcsr]_0[0]                                                                               | soc_stop_watch_i/microblaze_riscv_0/U0/riscv_core_I/sync_reset                                                                                                           |                2 |              3 |         1.50 |
|  soc_stop_watch_i/clk_wiz/inst/clk_out1                                                                |                                                                                                                                                                                  | soc_stop_watch_i/axi_smc/inst/switchboards/i_nodes/i_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                   |                1 |              3 |         3.00 |
|  soc_stop_watch_i/clk_wiz/inst/clk_out1                                                                |                                                                                                                                                                                  | soc_stop_watch_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                           |                1 |              3 |         3.00 |
|  soc_stop_watch_i/clk_wiz/inst/clk_out1                                                                |                                                                                                                                                                                  | soc_stop_watch_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/xpm_cdc_async_rst_inst/reset_pol                                                                           |                1 |              3 |         3.00 |
|  soc_stop_watch_i/clk_wiz/inst/clk_out1                                                                |                                                                                                                                                                                  | soc_stop_watch_i/axi_smc/inst/switchboards/i_nodes/i_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                   |                1 |              3 |         3.00 |
|  soc_stop_watch_i/clk_wiz/inst/clk_out1                                                                |                                                                                                                                                                                  | soc_stop_watch_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                            |                1 |              3 |         3.00 |
|  soc_stop_watch_i/clk_wiz/inst/clk_out1                                                                |                                                                                                                                                                                  | soc_stop_watch_i/axi_smc/inst/switchboards/i_nodes/i_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                   |                1 |              3 |         3.00 |
|  soc_stop_watch_i/clk_wiz/inst/clk_out1                                                                |                                                                                                                                                                                  | soc_stop_watch_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                            |                1 |              3 |         3.00 |
|  soc_stop_watch_i/clk_wiz/inst/clk_out1                                                                |                                                                                                                                                                                  | soc_stop_watch_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                            |                1 |              3 |         3.00 |
|  soc_stop_watch_i/clk_wiz/inst/clk_out1                                                                |                                                                                                                                                                                  | soc_stop_watch_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                           |                1 |              3 |         3.00 |
|  soc_stop_watch_i/clk_wiz/inst/clk_out1                                                                |                                                                                                                                                                                  | soc_stop_watch_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                           |                1 |              3 |         3.00 |
|  soc_stop_watch_i/clk_wiz/inst/clk_out1                                                                |                                                                                                                                                                                  | soc_stop_watch_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/reset_pol                                                                           |                1 |              3 |         3.00 |
|  soc_stop_watch_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native_0 | soc_stop_watch_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_96_in                                                                     | soc_stop_watch_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Use_Debug_Logic.Master_Core.Debug_Perf/do_new_dbg_instr                                                    |                2 |              3 |         1.50 |
|  soc_stop_watch_i/clk_wiz/inst/clk_out1                                                                |                                                                                                                                                                                  | soc_stop_watch_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                            |                1 |              3 |         3.00 |
|  soc_stop_watch_i/clk_wiz/inst/clk_out1                                                                |                                                                                                                                                                                  | soc_stop_watch_i/axi_smc/inst/m03_nodes/m03_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                           |                1 |              3 |         3.00 |
|  soc_stop_watch_i/clk_wiz/inst/clk_out1                                                                |                                                                                                                                                                                  | soc_stop_watch_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/xpm_cdc_async_rst_inst/reset_pol                                                                           |                1 |              3 |         3.00 |
|  soc_stop_watch_i/clk_wiz/inst/clk_out1                                                                |                                                                                                                                                                                  | soc_stop_watch_i/axi_smc/inst/m03_nodes/m03_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                            |                1 |              3 |         3.00 |
|  soc_stop_watch_i/clk_wiz/inst/clk_out1                                                                |                                                                                                                                                                                  | soc_stop_watch_i/axi_smc/inst/m02_nodes/m02_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                            |                1 |              3 |         3.00 |
|  soc_stop_watch_i/clk_wiz/inst/clk_out1                                                                |                                                                                                                                                                                  | soc_stop_watch_i/axi_smc/inst/m03_nodes/m03_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                            |                1 |              3 |         3.00 |
|  soc_stop_watch_i/clk_wiz/inst/clk_out1                                                                |                                                                                                                                                                                  | soc_stop_watch_i/axi_smc/inst/m02_nodes/m02_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                            |                1 |              3 |         3.00 |
|  soc_stop_watch_i/clk_wiz/inst/clk_out1                                                                |                                                                                                                                                                                  | soc_stop_watch_i/axi_smc/inst/m03_nodes/m03_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                            |                1 |              3 |         3.00 |
|  soc_stop_watch_i/clk_wiz/inst/clk_out1                                                                |                                                                                                                                                                                  | soc_stop_watch_i/axi_smc/inst/m02_nodes/m02_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                            |                1 |              3 |         3.00 |
|  soc_stop_watch_i/clk_wiz/inst/clk_out1                                                                |                                                                                                                                                                                  | soc_stop_watch_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/reset_pol                                                                           |                1 |              3 |         3.00 |
|  soc_stop_watch_i/clk_wiz/inst/clk_out1                                                                |                                                                                                                                                                                  | soc_stop_watch_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/reset_pol                                                                  |                1 |              3 |         3.00 |
|  soc_stop_watch_i/clk_wiz/inst/clk_out1                                                                |                                                                                                                                                                                  | soc_stop_watch_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/xpm_cdc_async_rst_inst/reset_pol                                                         |                1 |              3 |         3.00 |
|  soc_stop_watch_i/clk_wiz/inst/clk_out1                                                                |                                                                                                                                                                                  | soc_stop_watch_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                           |                1 |              3 |         3.00 |
|  soc_stop_watch_i/clk_wiz/inst/clk_out1                                                                |                                                                                                                                                                                  | soc_stop_watch_i/axi_smc/inst/m02_nodes/m02_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                           |                1 |              3 |         3.00 |
|  soc_stop_watch_i/clk_wiz/inst/clk_out1                                                                |                                                                                                                                                                                  | soc_stop_watch_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                           |                1 |              3 |         3.00 |
|  soc_stop_watch_i/clk_wiz/inst/clk_out1                                                                |                                                                                                                                                                                  | soc_stop_watch_i/axi_smc/inst/m02_nodes/m02_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                           |                1 |              3 |         3.00 |
|  soc_stop_watch_i/clk_wiz/inst/clk_out1                                                                |                                                                                                                                                                                  | soc_stop_watch_i/axi_smc/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                            |                1 |              3 |         3.00 |
| ~soc_stop_watch_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Use_JTAG_BSCAN.tck_int                         |                                                                                                                                                                                  |                                                                                                                                                                          |                2 |              3 |         1.50 |
|  soc_stop_watch_i/clk_wiz/inst/clk_out1                                                                |                                                                                                                                                                                  | soc_stop_watch_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/xpm_cdc_async_rst_inst/reset_pol                                                                           |                1 |              3 |         3.00 |
|  soc_stop_watch_i/clk_wiz/inst/clk_out1                                                                |                                                                                                                                                                                  | soc_stop_watch_i/axi_smc/inst/m01_nodes/m01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                            |                1 |              3 |         3.00 |
|  soc_stop_watch_i/clk_wiz/inst/clk_out1                                                                |                                                                                                                                                                                  | soc_stop_watch_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg                                                                             |                1 |              4 |         4.00 |
|  soc_stop_watch_i/clk_wiz/inst/clk_out1                                                                | soc_stop_watch_i/axi_iic_0/U0/X_IIC/WRITE_FIFO_CTRL_I/Data_Exists_DFF_0                                                                                                          | soc_stop_watch_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                          |                1 |              4 |         4.00 |
|  soc_stop_watch_i/clk_wiz/inst/clk_out1                                                                | soc_stop_watch_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[8]                                                                 | soc_stop_watch_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                   |                1 |              4 |         4.00 |
|  soc_stop_watch_i/clk_wiz/inst/clk_out1                                                                | soc_stop_watch_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/BITCNT/q_int[0]_i_1__1_n_0                                                                                                     | soc_stop_watch_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                                                        |                1 |              4 |         4.00 |
|  soc_stop_watch_i/clk_wiz/inst/clk_out1                                                                | soc_stop_watch_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/wroute_vacancy                                                                                                     |                                                                                                                                                                          |                1 |              4 |         4.00 |
|  soc_stop_watch_i/clk_wiz/inst/clk_out1                                                                | soc_stop_watch_i/axi_smc/inst/switchboards/i_nodes/i_b_node/inst/inst_mi_handler/gen_normal_area.gen_fi_regulator.inst_fi_regulator/allow_transfer_r_reg_0                       | soc_stop_watch_i/axi_smc/inst/switchboards/i_nodes/i_b_node/inst/inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[1].inst_req_counter/areset_r_reg[0] |                1 |              4 |         4.00 |
|  soc_stop_watch_i/clk_wiz/inst/clk_out1                                                                | soc_stop_watch_i/axi_smc/inst/switchboards/i_nodes/i_b_node/inst/inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[2].inst_req_counter/E[0]                    | soc_stop_watch_i/axi_smc/inst/switchboards/i_nodes/i_b_node/inst/inst_si_handler/areset_r_0                                                                              |                1 |              4 |         4.00 |
|  soc_stop_watch_i/clk_wiz/inst/clk_out1                                                                | soc_stop_watch_i/axi_smc/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.gen_fi_regulator.inst_fi_regulator/allow_transfer_r_reg_0                       | soc_stop_watch_i/axi_smc/inst/switchboards/i_nodes/i_r_node/inst/inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[1].inst_req_counter/areset_r_reg[0] |                1 |              4 |         4.00 |
|  soc_stop_watch_i/clk_wiz/inst/clk_out1                                                                | soc_stop_watch_i/axi_smc/inst/switchboards/i_nodes/i_r_node/inst/inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[2].inst_req_counter/allow_transfer_r_reg[0] | soc_stop_watch_i/axi_smc/inst/switchboards/i_nodes/i_r_node/inst/inst_si_handler/areset_r_0                                                                              |                1 |              4 |         4.00 |
|  soc_stop_watch_i/clk_wiz/inst/clk_out1                                                                | soc_stop_watch_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                     | soc_stop_watch_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                |                1 |              4 |         4.00 |
|  soc_stop_watch_i/clk_wiz/inst/clk_out1                                                                | soc_stop_watch_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                       |                                                                                                                                                                          |                1 |              4 |         4.00 |
|  soc_stop_watch_i/clk_wiz/inst/clk_out1                                                                | soc_stop_watch_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                 | soc_stop_watch_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                  |                2 |              4 |         2.00 |
|  soc_stop_watch_i/clk_wiz/inst/clk_out1                                                                | soc_stop_watch_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/Rc_Data_Exists                                                                                                                   | soc_stop_watch_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                   |                1 |              4 |         4.00 |
|  soc_stop_watch_i/clk_wiz/inst/clk_out1                                                                |                                                                                                                                                                                  | soc_stop_watch_i/proc_sys_reset_0/U0/bus_struct_reset[0]                                                                                                                 |                3 |              4 |         1.33 |
|  soc_stop_watch_i/clk_wiz/inst/clk_out1                                                                | soc_stop_watch_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                       | soc_stop_watch_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                  |                1 |              4 |         4.00 |
|  soc_stop_watch_i/clk_wiz/inst/clk_out1                                                                |                                                                                                                                                                                  | soc_stop_watch_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                  |                1 |              4 |         4.00 |
|  soc_stop_watch_i/clk_wiz/inst/clk_out1                                                                | soc_stop_watch_i/axi_iic_0/U0/X_IIC/WRITE_FIFO_I/Tx_data_exists_sgl                                                                                                              | soc_stop_watch_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                          |                1 |              4 |         4.00 |
|  soc_stop_watch_i/clk_wiz/inst/clk_out1                                                                | soc_stop_watch_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                         | soc_stop_watch_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                    |                1 |              4 |         4.00 |
|  soc_stop_watch_i/clk_wiz/inst/clk_out1                                                                |                                                                                                                                                                                  | soc_stop_watch_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                             |                1 |              4 |         4.00 |
|  soc_stop_watch_i/clk_wiz/inst/clk_out1                                                                |                                                                                                                                                                                  | soc_stop_watch_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int                                                                                                        |                1 |              4 |         4.00 |
|  soc_stop_watch_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native_0 | soc_stop_watch_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_105_in                                                                    |                                                                                                                                                                          |                2 |              5 |         2.50 |
|  soc_stop_watch_i/clk_wiz/inst/clk_out1                                                                |                                                                                                                                                                                  | soc_stop_watch_i/proc_sys_reset_0/U0/EXT_LPF/lpf_int                                                                                                                     |                2 |              5 |         2.50 |
|  soc_stop_watch_i/clk_wiz/inst/clk_out1                                                                | soc_stop_watch_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                  | soc_stop_watch_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                  |                1 |              5 |         5.00 |
|  soc_stop_watch_i/clk_wiz/inst/clk_out1                                                                | soc_stop_watch_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Decode_I/Using_FPGA_2.ex_byte_access_i_Inst/ex_Sel_CSR_i_reg[mcause][0]                                            | soc_stop_watch_i/microblaze_riscv_0/U0/riscv_core_I/sync_reset                                                                                                           |                2 |              5 |         2.50 |
|  soc_stop_watch_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Use_JTAG_BSCAN.tck_int                         | soc_stop_watch_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.sel_dmi_i_1_n_0                                                                                            |                                                                                                                                                                          |                1 |              5 |         5.00 |
|  soc_stop_watch_i/clk_wiz/inst/clk_out1                                                                | soc_stop_watch_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[11]                                                                | soc_stop_watch_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                   |                1 |              5 |         5.00 |
|  soc_stop_watch_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Use_JTAG_BSCAN.tck_int                         | soc_stop_watch_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.ir[4]_i_1_n_0                                                                                              |                                                                                                                                                                          |                2 |              5 |         2.50 |
|  soc_stop_watch_i/clk_wiz/inst/clk_out1                                                                | soc_stop_watch_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/cnt_shifts[5]_i_1_n_0                                                       |                                                                                                                                                                          |                5 |              6 |         1.20 |
|  soc_stop_watch_i/clk_wiz/inst/clk_out1                                                                | soc_stop_watch_i/proc_sys_reset_0/U0/SEQ/seq_cnt_en                                                                                                                              | soc_stop_watch_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/clear                                                                                                               |                1 |              6 |         6.00 |
|  soc_stop_watch_i/clk_wiz/inst/clk_out1                                                                | soc_stop_watch_i/axi_smc/inst/clk_map/psr_aclk/U0/SEQ/seq_cnt_en                                                                                                                 | soc_stop_watch_i/axi_smc/inst/clk_map/psr_aclk/U0/SEQ/SEQ_COUNTER/clear                                                                                                  |                1 |              6 |         6.00 |
|  soc_stop_watch_i/clk_wiz/inst/clk_out1                                                                | soc_stop_watch_i/myip_stop_watch_0/inst/myip_stop_watch_slave_lite_v1_0_S00_AXI_inst/sw/min[5]_i_1_n_0                                                                           |                                                                                                                                                                          |                2 |              6 |         3.00 |
|  soc_stop_watch_i/clk_wiz/inst/clk_out1                                                                |                                                                                                                                                                                  | soc_stop_watch_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                               |                2 |              6 |         3.00 |
|  soc_stop_watch_i/clk_wiz/inst/clk_out1                                                                | soc_stop_watch_i/myip_stop_watch_0/inst/myip_stop_watch_slave_lite_v1_0_S00_AXI_inst/sw/clear_ed/E[0]                                                                            | soc_stop_watch_i/myip_stop_watch_0/inst/myip_stop_watch_slave_lite_v1_0_S00_AXI_inst/sw/clear_ed/AR[0]                                                                   |                2 |              6 |         3.00 |
|  soc_stop_watch_i/clk_wiz/inst/clk_out1                                                                |                                                                                                                                                                                  | soc_stop_watch_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/AXI_Bus2IP_Reset                                                                                        |                2 |              6 |         3.00 |
|  soc_stop_watch_i/clk_wiz/inst/clk_out1                                                                |                                                                                                                                                                                  | soc_stop_watch_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                          |                2 |              6 |         3.00 |
|  soc_stop_watch_i/clk_wiz/inst/clk_out1                                                                |                                                                                                                                                                                  | soc_stop_watch_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                               |                2 |              6 |         3.00 |
|  soc_stop_watch_i/clk_wiz/inst/clk_out1                                                                | soc_stop_watch_i/myip_stop_watch_0/inst/myip_stop_watch_slave_lite_v1_0_S00_AXI_inst/sw/clear_ed/cnt_sysclk_reg[15][0]                                                           | soc_stop_watch_i/myip_stop_watch_0/inst/myip_stop_watch_slave_lite_v1_0_S00_AXI_inst/sw/clear_ed/AR[0]                                                                   |                2 |              7 |         3.50 |
|  soc_stop_watch_i/clk_wiz/inst/clk_out1                                                                | soc_stop_watch_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[9]                                                                 | soc_stop_watch_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                   |                2 |              7 |         3.50 |
|  soc_stop_watch_i/clk_wiz/inst/clk_out1                                                                | soc_stop_watch_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                       | soc_stop_watch_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din[8]_i_1_n_0                                                               |                1 |              7 |         7.00 |
|  soc_stop_watch_i/clk_wiz/inst/clk_out1                                                                | soc_stop_watch_i/axi_iic_0/U0/X_IIC/WRITE_FIFO_I/CI                                                                                                                              |                                                                                                                                                                          |                1 |              8 |         8.00 |
|  soc_stop_watch_i/clk_wiz/inst/clk_out1                                                                | soc_stop_watch_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/fifo_wr                                                                |                                                                                                                                                                          |                1 |              8 |         8.00 |
|  soc_stop_watch_i/clk_wiz/inst/clk_out1                                                                | soc_stop_watch_i/myip_stop_watch_0/inst/myip_stop_watch_slave_lite_v1_0_S00_AXI_inst/slv_reg0[15]_i_1_n_0                                                                        | soc_stop_watch_i/myip_stop_watch_0/inst/myip_stop_watch_slave_lite_v1_0_S00_AXI_inst/sw/clear_ed/AR[0]                                                                   |                3 |              8 |         2.67 |
|  soc_stop_watch_i/clk_wiz/inst/clk_out1                                                                | soc_stop_watch_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/fifo_wr                                                                                          |                                                                                                                                                                          |                1 |              8 |         8.00 |
|  soc_stop_watch_i/mdm_1/U0/tck_BUFG                                                                    | soc_stop_watch_i/mdm_1/U0/Use_E2.BSCAN_I/E[0]                                                                                                                                    |                                                                                                                                                                          |                2 |              8 |         4.00 |
|  soc_stop_watch_i/clk_wiz/inst/clk_out1                                                                | soc_stop_watch_i/myip_stop_watch_0/inst/myip_stop_watch_slave_lite_v1_0_S00_AXI_inst/slv_reg0[23]_i_1_n_0                                                                        | soc_stop_watch_i/myip_stop_watch_0/inst/myip_stop_watch_slave_lite_v1_0_S00_AXI_inst/sw/clear_ed/AR[0]                                                                   |                3 |              8 |         2.67 |
|  soc_stop_watch_i/clk_wiz/inst/clk_out1                                                                | soc_stop_watch_i/myip_stop_watch_0/inst/myip_stop_watch_slave_lite_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                                        | soc_stop_watch_i/myip_stop_watch_0/inst/myip_stop_watch_slave_lite_v1_0_S00_AXI_inst/sw/clear_ed/AR[0]                                                                   |                3 |              8 |         2.67 |
|  soc_stop_watch_i/clk_wiz/inst/clk_out1                                                                | soc_stop_watch_i/myip_stop_watch_0/inst/myip_stop_watch_slave_lite_v1_0_S00_AXI_inst/slv_reg0[7]_i_1_n_0                                                                         | soc_stop_watch_i/myip_stop_watch_0/inst/myip_stop_watch_slave_lite_v1_0_S00_AXI_inst/sw/clear_ed/AR[0]                                                                   |                3 |              8 |         2.67 |
|  soc_stop_watch_i/clk_wiz/inst/clk_out1                                                                | soc_stop_watch_i/axi_iic_0/U0/X_IIC/DYN_MASTER_I/rdByteCntr[0]_i_1_n_0                                                                                                           | soc_stop_watch_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                          |                3 |              8 |         2.67 |
|  soc_stop_watch_i/clk_wiz/inst/clk_out1                                                                | soc_stop_watch_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/I2CDATA_REG/data_int[7]_i_1_n_0                                                                                                | soc_stop_watch_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                                                        |                2 |              8 |         4.00 |
|  soc_stop_watch_i/clk_wiz/inst/clk_out1                                                                | soc_stop_watch_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                            | soc_stop_watch_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                   |                2 |              8 |         4.00 |
|  soc_stop_watch_i/clk_wiz/inst/clk_out1                                                                | soc_stop_watch_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/data_i2c_i0                                                                                                                    | soc_stop_watch_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                                                        |                1 |              8 |         8.00 |
|  soc_stop_watch_i/clk_wiz/inst/clk_out1                                                                | soc_stop_watch_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/CI                                                                                                                               |                                                                                                                                                                          |                1 |              8 |         8.00 |
|  soc_stop_watch_i/mdm_1/U0/tck_BUFG                                                                    | soc_stop_watch_i/mdm_1/U0/Use_E2.BSCAN_I/Use_JTAG_BSCAN.tap_cnt_ok_reg_0[0]                                                                                                      | soc_stop_watch_i/mdm_1/U0/Use_E2.BSCAN_I/Use_JTAG_BSCAN.tms_ok                                                                                                           |                3 |              8 |         2.67 |
|  soc_stop_watch_i/clk_wiz/inst/clk_out1                                                                | soc_stop_watch_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/i2c_header_en                                                                                                                  | soc_stop_watch_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                                                        |                2 |              8 |         4.00 |
|  soc_stop_watch_i/clk_wiz/inst/clk_out1                                                                | soc_stop_watch_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                              | soc_stop_watch_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                |                2 |              9 |         4.50 |
|  soc_stop_watch_i/clk_wiz/inst/clk_out1                                                                | soc_stop_watch_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[0]                                                                 | soc_stop_watch_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                   |                3 |             10 |         3.33 |
|  soc_stop_watch_i/clk_wiz/inst/clk_out1                                                                | soc_stop_watch_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/CLKCNT/q_int[0]_i_1__0_n_0                                                                                                     | soc_stop_watch_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                                                        |                5 |             10 |         2.00 |
|  soc_stop_watch_i/clk_wiz/inst/clk_out1                                                                | soc_stop_watch_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/SETUP_CNT/q_int[0]_i_1_n_0                                                                                                     | soc_stop_watch_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                                                        |                2 |             10 |         5.00 |
|  soc_stop_watch_i/clk_wiz/inst/clk_out1                                                                | soc_stop_watch_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                  | soc_stop_watch_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                               |                2 |             10 |         5.00 |
|  soc_stop_watch_i/clk_wiz/inst/clk_out1                                                                | soc_stop_watch_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/FSM_onehot_scl_state[9]_i_2_n_0                                                                                                | soc_stop_watch_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                                                        |                6 |             10 |         1.67 |
|  soc_stop_watch_i/clk_wiz/inst/clk_out1                                                                | soc_stop_watch_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[7]                                                                 | soc_stop_watch_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                   |                4 |             10 |         2.50 |
|  soc_stop_watch_i/clk_wiz/inst/clk_out1                                                                | soc_stop_watch_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[6]                                                                 | soc_stop_watch_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                   |                4 |             10 |         2.50 |
|  soc_stop_watch_i/clk_wiz/inst/clk_out1                                                                | soc_stop_watch_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[5]                                                                 | soc_stop_watch_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                   |                4 |             10 |         2.50 |
|  soc_stop_watch_i/clk_wiz/inst/clk_out1                                                                | soc_stop_watch_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[4]                                                                 | soc_stop_watch_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                   |                4 |             10 |         2.50 |
|  soc_stop_watch_i/clk_wiz/inst/clk_out1                                                                | soc_stop_watch_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[3]                                                                 | soc_stop_watch_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                   |                4 |             10 |         2.50 |
|  soc_stop_watch_i/clk_wiz/inst/clk_out1                                                                | soc_stop_watch_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[2]                                                                 | soc_stop_watch_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                   |                3 |             10 |         3.33 |
|  soc_stop_watch_i/clk_wiz/inst/clk_out1                                                                | soc_stop_watch_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[1]                                                                 | soc_stop_watch_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                   |                3 |             10 |         3.33 |
|  soc_stop_watch_i/mdm_1/U0/tck_BUFG                                                                    |                                                                                                                                                                                  |                                                                                                                                                                          |                4 |             11 |         2.75 |
|  soc_stop_watch_i/clk_wiz/inst/clk_out1                                                                |                                                                                                                                                                                  | soc_stop_watch_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                |                4 |             11 |         2.75 |
|  soc_stop_watch_i/clk_wiz/inst/clk_out1                                                                |                                                                                                                                                                                  | soc_stop_watch_i/axi_smc/inst/switchboards/i_nodes/i_b_node/inst/inst_si_handler/areset_r_0                                                                              |                4 |             12 |         3.00 |
|  soc_stop_watch_i/clk_wiz/inst/clk_out1                                                                |                                                                                                                                                                                  | soc_stop_watch_i/axi_smc/inst/switchboards/i_nodes/i_r_node/inst/inst_si_handler/areset_r_0                                                                              |                3 |             12 |         4.00 |
|  soc_stop_watch_i/clk_wiz/inst/clk_out1                                                                | soc_stop_watch_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                             | soc_stop_watch_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                               |                6 |             12 |         2.00 |
|  soc_stop_watch_i/clk_wiz/inst/clk_out1                                                                |                                                                                                                                                                                  | soc_stop_watch_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                               |                5 |             12 |         2.40 |
|  soc_stop_watch_i/clk_wiz/inst/clk_out1                                                                | soc_stop_watch_i/axi_smc/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.inst_cntr/E[0] |                                                                                                                                                                          |                3 |             13 |         4.33 |
|  soc_stop_watch_i/clk_wiz/inst/clk_out1                                                                | soc_stop_watch_i/axi_smc/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.inst_cntr/E[0] |                                                                                                                                                                          |                3 |             13 |         4.33 |
|  soc_stop_watch_i/clk_wiz/inst/clk_out1                                                                | soc_stop_watch_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/skid_buffer[1069]_i_1_n_0                                                                             |                                                                                                                                                                          |                4 |             13 |         3.25 |
|  soc_stop_watch_i/clk_wiz/inst/clk_out1                                                                | soc_stop_watch_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/skid_buffer[1069]_i_1__0_n_0                                                                          |                                                                                                                                                                          |                2 |             13 |         6.50 |
|  soc_stop_watch_i/clk_wiz/inst/clk_out1                                                                | soc_stop_watch_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i                                                                                            |                                                                                                                                                                          |                3 |             13 |         4.33 |
|  soc_stop_watch_i/clk_wiz/inst/clk_out1                                                                | soc_stop_watch_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i                                                                                            |                                                                                                                                                                          |                2 |             13 |         6.50 |
|  soc_stop_watch_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native_0   | soc_stop_watch_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat15_out                                                                                                               |                                                                                                                                                                          |                4 |             15 |         3.75 |
|  soc_stop_watch_i/clk_wiz/inst/clk_out1                                                                | soc_stop_watch_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Decode_I/jump_logic_I1/MB_MUXCY_EX_Jump2/Using_FPGA.Native_I2_2[0]                                                 | soc_stop_watch_i/microblaze_riscv_0/U0/riscv_core_I/sync_reset                                                                                                           |                5 |             16 |         3.20 |
|  soc_stop_watch_i/clk_wiz/inst/clk_out1                                                                | soc_stop_watch_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Decode_I/PreFetch_Buffer_I/INSTR_BUFFER_I1/Generating_Control_Logic.Using_FPGA.OF_Valid_DFF/Using_FPGA.Native_2[0] | soc_stop_watch_i/microblaze_riscv_0/U0/riscv_core_I/sync_reset                                                                                                           |                5 |             16 |         3.20 |
|  soc_stop_watch_i/clk_wiz/inst/clk_out1                                                                |                                                                                                                                                                                  | soc_stop_watch_i/myip_stop_watch_0/inst/myip_stop_watch_slave_lite_v1_0_S00_AXI_inst/sw/clear_ed/AR[0]                                                                   |                6 |             16 |         2.67 |
|  soc_stop_watch_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Use_JTAG_BSCAN.tck_int                         |                                                                                                                                                                                  |                                                                                                                                                                          |                4 |             17 |         4.25 |
|  soc_stop_watch_i/clk_wiz/inst/clk_out1                                                                | soc_stop_watch_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Decode_I/Use_Compression.OF_Piperun_Force/MUXCY_I/E[0]                                                             | soc_stop_watch_i/microblaze_riscv_0/U0/riscv_core_I/sync_reset                                                                                                           |                8 |             17 |         2.12 |
|  soc_stop_watch_i/clk_wiz/inst/clk_out1                                                                |                                                                                                                                                                                  | soc_stop_watch_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                     |               13 |             18 |         1.38 |
|  soc_stop_watch_i/clk_wiz/inst/clk_out1                                                                | soc_stop_watch_i/myip_stop_watch_0/inst/myip_stop_watch_slave_lite_v1_0_S00_AXI_inst/sw/clear_ed/ff_old_reg_0[0]                                                                 | soc_stop_watch_i/myip_stop_watch_0/inst/myip_stop_watch_slave_lite_v1_0_S00_AXI_inst/sw/clear_ed/AR[0]                                                                   |                7 |             19 |         2.71 |
|  soc_stop_watch_i/clk_wiz/inst/clk_out1                                                                | soc_stop_watch_i/myip_stop_watch_0/inst/myip_stop_watch_slave_lite_v1_0_S00_AXI_inst/sw/clear_ed/slv_reg0_reg[0][0]                                                              | soc_stop_watch_i/myip_stop_watch_0/inst/myip_stop_watch_slave_lite_v1_0_S00_AXI_inst/sw/clear_ed/AR[0]                                                                   |                8 |             20 |         2.50 |
|  soc_stop_watch_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native_0 |                                                                                                                                                                                  |                                                                                                                                                                          |                9 |             20 |         2.22 |
|  soc_stop_watch_i/clk_wiz/inst/clk_out1                                                                | soc_stop_watch_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Decode_I/Use_MuxCy[11].OF_Piperun_Stage/MUXCY_I/lopt_4                                                             | soc_stop_watch_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Decode_I/PreFetch_Buffer_I/INSTR_BUFFER_I1/SR[0]                                                           |                7 |             20 |         2.86 |
|  soc_stop_watch_i/clk_wiz/inst/clk_out1                                                                |                                                                                                                                                                                  | soc_stop_watch_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                  |                8 |             20 |         2.50 |
|  soc_stop_watch_i/mdm_1/U0/tck_BUFG                                                                    |                                                                                                                                                                                  | soc_stop_watch_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_2                                                                                                              |                5 |             21 |         4.20 |
|  soc_stop_watch_i/clk_wiz/inst/clk_out1                                                                | soc_stop_watch_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                    | soc_stop_watch_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].cs_out_i_reg0                                         |                8 |             24 |         3.00 |
|  soc_stop_watch_i/clk_wiz/inst/clk_out1                                                                |                                                                                                                                                                                  | soc_stop_watch_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Decode_I/Use_MuxCy[13].OF_Piperun_Stage/MUXCY_I/ex_cmul_op_i                                               |                5 |             25 |         5.00 |
|  soc_stop_watch_i/clk_wiz/inst/clk_out1                                                                | soc_stop_watch_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                       | soc_stop_watch_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                     |                6 |             28 |         4.67 |
|  soc_stop_watch_i/clk_wiz/inst/clk_out1                                                                | soc_stop_watch_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Decode_I/ex_Sel_CSR_i_reg[mtvec]_0[0]                                                                              | soc_stop_watch_i/microblaze_riscv_0/U0/riscv_core_I/sync_reset                                                                                                           |                9 |             30 |         3.33 |
|  soc_stop_watch_i/clk_wiz/inst/clk_out1                                                                |                                                                                                                                                                                  | soc_stop_watch_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                     |               10 |             30 |         3.00 |
|  soc_stop_watch_i/clk_wiz/inst/clk_out1                                                                | soc_stop_watch_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Decode_I/Using_FPGA_2.ex_byte_access_i_Inst/ex_Sel_CSR_i_reg[mepc][0]                                              | soc_stop_watch_i/microblaze_riscv_0/U0/riscv_core_I/sync_reset                                                                                                           |               19 |             31 |         1.63 |
|  soc_stop_watch_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native_0 | soc_stop_watch_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Use_Debug_Logic.Master_Core.Debug_Perf/progbuf0_reg0                                                               |                                                                                                                                                                          |                9 |             32 |         3.56 |
|  soc_stop_watch_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native_0 | soc_stop_watch_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data0_write_reg0                                                            |                                                                                                                                                                          |               14 |             32 |         2.29 |
|  soc_stop_watch_i/clk_wiz/inst/clk_out1                                                                | soc_stop_watch_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Decode_I/Using_FPGA_2.ex_byte_access_i_Inst/Use_DBUS.Not_Using_MEM_2.mem_dext_exception_reg_2[0]                   |                                                                                                                                                                          |                8 |             32 |         4.00 |
|  soc_stop_watch_i/clk_wiz/inst/clk_out1                                                                | soc_stop_watch_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Use_Debug_Logic.Master_Core.Debug_Perf/register_read_cmd                                                           | soc_stop_watch_i/microblaze_riscv_0/U0/riscv_core_I/sync_reset                                                                                                           |               16 |             32 |         2.00 |
|  soc_stop_watch_i/clk_wiz/inst/clk_out1                                                                | soc_stop_watch_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/s_axi_rvalid                                                                        | soc_stop_watch_i/microblaze_riscv_0/U0/riscv_core_I/sync_reset                                                                                                           |               11 |             32 |         2.91 |
|  soc_stop_watch_i/clk_wiz/inst/clk_out1                                                                | soc_stop_watch_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Decode_I/Using_FPGA_2.ex_byte_access_i_Inst/E[0]                                                                   | soc_stop_watch_i/microblaze_riscv_0/U0/riscv_core_I/sync_reset                                                                                                           |               13 |             32 |         2.46 |
|  soc_stop_watch_i/clk_wiz/inst/clk_out1                                                                | soc_stop_watch_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Decode_I/Using_FPGA_2.ex_byte_access_i_Inst/ex_Sel_CSR_i_reg[mcycleh][0]                                           | soc_stop_watch_i/microblaze_riscv_0/U0/riscv_core_I/sync_reset                                                                                                           |               14 |             32 |         2.29 |
|  soc_stop_watch_i/clk_wiz/inst/clk_out1                                                                | soc_stop_watch_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Decode_I/Using_FPGA_2.ex_byte_access_i_Inst/ex_Sel_CSR_i_reg[mcycleh][1]                                           | soc_stop_watch_i/microblaze_riscv_0/U0/riscv_core_I/sync_reset                                                                                                           |               11 |             32 |         2.91 |
|  soc_stop_watch_i/clk_wiz/inst/clk_out1                                                                | soc_stop_watch_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Decode_I/Using_FPGA_2.ex_byte_access_i_Inst/ex_Sel_CSR_i_reg[minstreth][0]                                         | soc_stop_watch_i/microblaze_riscv_0/U0/riscv_core_I/sync_reset                                                                                                           |               13 |             32 |         2.46 |
|  soc_stop_watch_i/clk_wiz/inst/clk_out1                                                                | soc_stop_watch_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Decode_I/Using_FPGA_2.ex_byte_access_i_Inst/ex_Sel_CSR_i_reg[minstreth][1]                                         | soc_stop_watch_i/microblaze_riscv_0/U0/riscv_core_I/sync_reset                                                                                                           |               11 |             32 |         2.91 |
|  soc_stop_watch_i/clk_wiz/inst/clk_out1                                                                | soc_stop_watch_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Decode_I/Using_FPGA_2.ex_byte_access_i_Inst/ex_Sel_CSR_i_reg[mtval][0]                                             | soc_stop_watch_i/microblaze_riscv_0/U0/riscv_core_I/sync_reset                                                                                                           |               21 |             32 |         1.52 |
|  soc_stop_watch_i/clk_wiz/inst/clk_out1                                                                | soc_stop_watch_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Decode_I/Use_MuxCy[11].OF_Piperun_Stage/MUXCY_I/lopt_4                                                             |                                                                                                                                                                          |               14 |             32 |         2.29 |
|  soc_stop_watch_i/clk_wiz/inst/clk_out1                                                                | soc_stop_watch_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Decode_I/Use_Compression.OF_Piperun_Force/MUXCY_I/lopt_1                                                           | soc_stop_watch_i/microblaze_riscv_0/U0/riscv_core_I/sync_reset                                                                                                           |               15 |             32 |         2.13 |
|  soc_stop_watch_i/clk_wiz/inst/clk_out1                                                                | soc_stop_watch_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Decode_I/ex_Sel_CSR_i_reg[mscratch]_0[0]                                                                           | soc_stop_watch_i/microblaze_riscv_0/U0/riscv_core_I/sync_reset                                                                                                           |               13 |             32 |         2.46 |
|  soc_stop_watch_i/clk_wiz/inst/clk_out1                                                                | soc_stop_watch_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Decode_I/Using_FPGA_2.ex_byte_access_i_Inst/ex_Sel_CSR_i_reg[tdata2][0]                                            | soc_stop_watch_i/microblaze_riscv_0/U0/riscv_core_I/sync_reset                                                                                                           |               10 |             32 |         3.20 |
|  soc_stop_watch_i/clk_wiz/inst/clk_out1                                                                | soc_stop_watch_i/axi_smc/inst/switchboards/i_nodes/i_r_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_minimal_area.inst_arbiter/E[0]                                    |                                                                                                                                                                          |               11 |             33 |         3.00 |
|  soc_stop_watch_i/clk_wiz/inst/clk_out1                                                                | soc_stop_watch_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/Q[0]_i_1_n_0                                                                |                                                                                                                                                                          |               21 |             33 |         1.57 |
|  soc_stop_watch_i/clk_wiz/inst/clk_out1                                                                | soc_stop_watch_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R[0]_i_1_n_0                                                                | soc_stop_watch_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Decode_I/Using_FPGA_2.ex_byte_access_i_Inst/Use_DBUS.Not_Using_MEM_2.mem_dext_exception_reg_2[0]           |                9 |             33 |         3.67 |
|  soc_stop_watch_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native_0   | soc_stop_watch_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_read_2                                                                                                            |                                                                                                                                                                          |                6 |             35 |         5.83 |
|  soc_stop_watch_i/clk_wiz/inst/clk_out1                                                                | soc_stop_watch_i/axi_smc/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.inst_cntr/E[0]  |                                                                                                                                                                          |               16 |             40 |         2.50 |
|  soc_stop_watch_i/clk_wiz/inst/clk_out1                                                                |                                                                                                                                                                                  | soc_stop_watch_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                                                        |               14 |             41 |         2.93 |
|  soc_stop_watch_i/clk_wiz/inst/clk_out1                                                                |                                                                                                                                                                                  | soc_stop_watch_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                   |               13 |             42 |         3.23 |
|  soc_stop_watch_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native_0   | soc_stop_watch_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.capture_dtm_reg_0                                                                                          |                                                                                                                                                                          |               13 |             43 |         3.31 |
|  soc_stop_watch_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native_0   | soc_stop_watch_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.idcode_3                                                                                                   |                                                                                                                                                                          |                7 |             46 |         6.57 |
|  soc_stop_watch_i/clk_wiz/inst/clk_out1                                                                | soc_stop_watch_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Use_Debug_Logic.Master_Core.Debug_Perf/s2b                                                                         |                                                                                                                                                                          |                6 |             48 |         8.00 |
|  soc_stop_watch_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native_0   |                                                                                                                                                                                  |                                                                                                                                                                          |               20 |             59 |         2.95 |
|  soc_stop_watch_i/clk_wiz/inst/clk_out1                                                                |                                                                                                                                                                                  | soc_stop_watch_i/microblaze_riscv_0/U0/riscv_core_I/sync_reset                                                                                                           |               41 |            111 |         2.71 |
|  soc_stop_watch_i/clk_wiz/inst/clk_out1                                                                | soc_stop_watch_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Decode_I/Using_FPGA_2.ex_byte_access_i_Inst/Serial_Dbg_Intf.register_write_cmd_reg                                 |                                                                                                                                                                          |               16 |            128 |         8.00 |
|  soc_stop_watch_i/clk_wiz/inst/clk_out1                                                                | soc_stop_watch_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Decode_I/Use_MuxCy[11].OF_Piperun_Stage/MUXCY_I/lopt_4                                                             | soc_stop_watch_i/microblaze_riscv_0/U0/riscv_core_I/sync_reset                                                                                                           |               63 |            166 |         2.63 |
|  soc_stop_watch_i/clk_wiz/inst/clk_out1                                                                |                                                                                                                                                                                  |                                                                                                                                                                          |              113 |            297 |         2.63 |
+--------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


