[INF:CM0023] Creating log file "${SURELOG_DIR}/build/regression/LogicTypedef/slpp_unit/surelog.log".
[INF:CM0020] Separate compilation-unit mode is on.
[WRN:PA0205] ${SURELOG_DIR}/tests/LogicTypedef/dut.sv:1:1: No timescale set for "test".
[INF:CP0300] Compilation...
[INF:CP0303] ${SURELOG_DIR}/tests/LogicTypedef/dut.sv:1:1: Compile module "work@test".
[INF:UH0706] Creating UHDM Model...
=== UHDM Object Stats Begin (Non-Elaborated Model) ===
BitTypespec                                            1
Constant                                               6
Design                                                 1
Identifier                                             4
LogicTypespec                                          2
Module                                                 1
ModuleTypespec                                         1
Net                                                    3
PackedArrayTypespec                                    1
Range                                                  3
RefTypespec                                            7
SourceFile                                             1
TypedefTypespec                                        3
UnsupportedTypespec                                    3
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/LogicTypedef/slpp_unit/surelog.uhdm ...
[INF:UH0711] Decompiling UHDM...
====== UHDM =======
Design: (unnamed)
|vpiName:unnamed
|vpiSourceFiles:
\_SourceFile: (dut.sv), file:${SURELOG_DIR}/tests/LogicTypedef/dut.sv
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:dut.sv
|vpiAllModules:
\_Module: work@test (work@test), file:${SURELOG_DIR}/tests/LogicTypedef/dut.sv, line:1:1, endln:11:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:
  \_Identifier: (work@test)
    |vpiParent:
    \_Module: work@test (work@test), file:${SURELOG_DIR}/tests/LogicTypedef/dut.sv, line:1:1, endln:11:10
    |vpiName:work@test
  |vpiTypedef:
  \_LogicTypespec: , line:2:13, endln:2:18
    |vpiParent:
    \_Module: work@test (work@test), file:${SURELOG_DIR}/tests/LogicTypedef/dut.sv, line:1:1, endln:11:10
    |vpiRange:
    \_Range: , line:2:19, endln:2:24
      |vpiParent:
      \_LogicTypespec: , line:2:13, endln:2:18
      |vpiLeftRange:
      \_Constant: , line:2:20, endln:2:21
        |vpiParent:
        \_Range: , line:2:19, endln:2:24
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:2:22, endln:2:23
        |vpiParent:
        \_Range: , line:2:19, endln:2:24
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiTypedef:
  \_TypedefTypespec: (log_two_bits), line:2:25, endln:2:37
    |vpiParent:
    \_Module: work@test (work@test), file:${SURELOG_DIR}/tests/LogicTypedef/dut.sv, line:1:1, endln:11:10
    |vpiName:
    \_Identifier: (log_two_bits)
      |vpiParent:
      \_TypedefTypespec: (log_two_bits), line:2:25, endln:2:37
      |vpiName:log_two_bits
    |vpiTypedefAlias:
    \_RefTypespec: (work@test.log_two_bits), line:2:13, endln:2:18
      |vpiParent:
      \_TypedefTypespec: (log_two_bits), line:2:25, endln:2:37
      |vpiFullName:work@test.log_two_bits
      |vpiActual:
      \_LogicTypespec: , line:2:13, endln:2:18
  |vpiTypedef:
  \_LogicTypespec: , line:5:13, endln:5:16
    |vpiParent:
    \_Module: work@test (work@test), file:${SURELOG_DIR}/tests/LogicTypedef/dut.sv, line:1:1, endln:11:10
    |vpiRange:
    \_Range: , line:5:17, endln:5:22
      |vpiParent:
      \_LogicTypespec: , line:5:13, endln:5:16
      |vpiLeftRange:
      \_Constant: , line:5:18, endln:5:19
        |vpiParent:
        \_Range: , line:5:17, endln:5:22
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:5:20, endln:5:21
        |vpiParent:
        \_Range: , line:5:17, endln:5:22
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiTypedef:
  \_TypedefTypespec: (reg_two_bits), line:5:23, endln:5:35
    |vpiParent:
    \_Module: work@test (work@test), file:${SURELOG_DIR}/tests/LogicTypedef/dut.sv, line:1:1, endln:11:10
    |vpiName:
    \_Identifier: (reg_two_bits)
      |vpiParent:
      \_TypedefTypespec: (reg_two_bits), line:5:23, endln:5:35
      |vpiName:reg_two_bits
    |vpiTypedefAlias:
    \_RefTypespec: (work@test.reg_two_bits), line:5:13, endln:5:16
      |vpiParent:
      \_TypedefTypespec: (reg_two_bits), line:5:23, endln:5:35
      |vpiFullName:work@test.reg_two_bits
      |vpiActual:
      \_LogicTypespec: , line:5:13, endln:5:16
  |vpiTypedef:
  \_BitTypespec: , line:8:13, endln:8:16
    |vpiParent:
    \_Module: work@test (work@test), file:${SURELOG_DIR}/tests/LogicTypedef/dut.sv, line:1:1, endln:11:10
  |vpiTypedef:
  \_PackedArrayTypespec: , line:8:13, endln:8:22
    |vpiParent:
    \_Module: work@test (work@test), file:${SURELOG_DIR}/tests/LogicTypedef/dut.sv, line:1:1, endln:11:10
    |vpiRange:
    \_Range: , line:8:17, endln:8:22
      |vpiParent:
      \_PackedArrayTypespec: , line:8:13, endln:8:22
      |vpiLeftRange:
      \_Constant: , line:8:18, endln:8:19
        |vpiParent:
        \_Range: , line:8:17, endln:8:22
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:8:20, endln:8:21
        |vpiParent:
        \_Range: , line:8:17, endln:8:22
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
    |vpiElemTypespec:
    \_RefTypespec: (work@test), line:8:13, endln:8:16
      |vpiParent:
      \_PackedArrayTypespec: , line:8:13, endln:8:22
      |vpiFullName:work@test
      |vpiActual:
      \_BitTypespec: , line:8:13, endln:8:16
  |vpiTypedef:
  \_TypedefTypespec: (bit_two_bits), line:8:23, endln:8:35
    |vpiParent:
    \_Module: work@test (work@test), file:${SURELOG_DIR}/tests/LogicTypedef/dut.sv, line:1:1, endln:11:10
    |vpiName:
    \_Identifier: (bit_two_bits)
      |vpiParent:
      \_TypedefTypespec: (bit_two_bits), line:8:23, endln:8:35
      |vpiName:bit_two_bits
    |vpiTypedefAlias:
    \_RefTypespec: (work@test.bit_two_bits), line:8:13, endln:8:16
      |vpiParent:
      \_TypedefTypespec: (bit_two_bits), line:8:23, endln:8:35
      |vpiFullName:work@test.bit_two_bits
      |vpiActual:
      \_PackedArrayTypespec: , line:8:13, endln:8:22
  |vpiImportTypespec:
  \_LogicTypespec: , line:2:13, endln:2:18
  |vpiImportTypespec:
  \_TypedefTypespec: (log_two_bits), line:2:25, endln:2:37
  |vpiImportTypespec:
  \_LogicTypespec: , line:5:13, endln:5:16
  |vpiImportTypespec:
  \_TypedefTypespec: (reg_two_bits), line:5:23, endln:5:35
  |vpiImportTypespec:
  \_BitTypespec: , line:8:13, endln:8:16
  |vpiImportTypespec:
  \_PackedArrayTypespec: , line:8:13, endln:8:22
  |vpiImportTypespec:
  \_TypedefTypespec: (bit_two_bits), line:8:23, endln:8:35
  |vpiImportTypespec:
  \_Net: (work@test.logn), line:3:18, endln:3:22
    |vpiParent:
    \_Module: work@test (work@test), file:${SURELOG_DIR}/tests/LogicTypedef/dut.sv, line:1:1, endln:11:10
    |vpiTypespec:
    \_RefTypespec: (work@test.logn.log_two_bits), line:3:5, endln:3:17
      |vpiParent:
      \_Net: (work@test.logn), line:3:18, endln:3:22
      |vpiName:log_two_bits
      |vpiFullName:work@test.logn.log_two_bits
      |vpiActual:
      \_TypedefTypespec: (log_two_bits), line:2:25, endln:2:37
    |vpiName:logn
    |vpiFullName:work@test.logn
  |vpiImportTypespec:
  \_Net: (work@test.regn), line:6:18, endln:6:22
    |vpiParent:
    \_Module: work@test (work@test), file:${SURELOG_DIR}/tests/LogicTypedef/dut.sv, line:1:1, endln:11:10
    |vpiTypespec:
    \_RefTypespec: (work@test.regn.reg_two_bits), line:6:5, endln:6:17
      |vpiParent:
      \_Net: (work@test.regn), line:6:18, endln:6:22
      |vpiName:reg_two_bits
      |vpiFullName:work@test.regn.reg_two_bits
      |vpiActual:
      \_TypedefTypespec: (reg_two_bits), line:5:23, endln:5:35
    |vpiName:regn
    |vpiFullName:work@test.regn
  |vpiImportTypespec:
  \_Net: (work@test.bitn), line:9:18, endln:9:22
    |vpiParent:
    \_Module: work@test (work@test), file:${SURELOG_DIR}/tests/LogicTypedef/dut.sv, line:1:1, endln:11:10
    |vpiTypespec:
    \_RefTypespec: (work@test.bitn.bit_two_bits), line:9:5, endln:9:17
      |vpiParent:
      \_Net: (work@test.bitn), line:9:18, endln:9:22
      |vpiName:bit_two_bits
      |vpiFullName:work@test.bitn.bit_two_bits
      |vpiActual:
      \_TypedefTypespec: (bit_two_bits), line:8:23, endln:8:35
    |vpiName:bitn
    |vpiFullName:work@test.bitn
  |vpiDefName:work@test
  |vpiNet:
  \_Net: (work@test.logn), line:3:18, endln:3:22
  |vpiNet:
  \_Net: (work@test.regn), line:6:18, endln:6:22
  |vpiNet:
  \_Net: (work@test.bitn), line:9:18, endln:9:22
|vpiTypedef:
\_ModuleTypespec: (test)
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:test
  |vpiModule:
  \_Module: work@test (work@test), file:${SURELOG_DIR}/tests/LogicTypedef/dut.sv, line:1:1, endln:11:10
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 0
