# Thu Aug 13 17:28:03 2020


Copyright (C) 1994-2020 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: Q-2020.03G-Beta1
Install: D:\Gowin\Gowin_V1.9.6.01Beta\SynplifyPro
OS: Windows 6.1

Hostname: EYE-02

Implementation : rev_1
Synopsys Generic Technology Pre-mapping, Version mapgw2020q1p1, Build 004R, Built Jun 18 2020 10:25:53, @


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 134MB)

@A: MF827 |No constraint file specified.
@L: E:\project_manager\Mini_eye_Board\Hardware\GW2A_PG484\gowin\HDMI\Gowin_DVI_RXTX_RefDesign\project\impl\synthesize\rev_1\dk_video_scck.rpt 
See clock summary report "E:\project_manager\Mini_eye_Board\Hardware\GW2A_PG484\gowin\HDMI\Gowin_DVI_RXTX_RefDesign\project\impl\synthesize\rev_1\dk_video_scck.rpt"
@N: MF916 |Option synthesis_strategy=base is enabled. 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 149MB peak: 149MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 149MB peak: 150MB)


Start loading timing files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 150MB peak: 150MB)


Finished loading timing files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 162MB peak: 164MB)

@N: FX493 |Applying initial value "00000000" on instance rom_out_reg[7:0].
@W: FX474 |User-specified initial value defined for some sequential elements which can prevent optimum synthesis results from being achieved. 
@N: FX493 |Applying initial value "0" on instance scl_reg.
@N: FX493 |Applying initial value "00000000" on instance in_reg[7:0].
@N: FX493 |Applying initial value "0" on instance scl_reg_dly.
@N: FX493 |Applying initial value "0" on instance scl_posedge.
@N: FX493 |Applying initial value "0" on instance scl_negedge.
@N: FX493 |Applying initial value "0" on instance start_condition.
@N: FX493 |Applying initial value "0" on instance stop_condition.
@N: FX493 |Applying initial value "0" on instance wre_reg.
@N: FX493 |Applying initial value "00000000" on instance di_reg[7:0].
@N: FX493 |Applying initial value "0" on instance w_r_flag.
@N: FX493 |Applying initial value "0" on instance word_add_flag.
@N: FX493 |Applying initial value "00000000" on instance ad_reg[7:0].
@N: FX493 |Applying initial value "0" on instance sda_reg.
@N: FX493 |Applying initial value "0" on instance sda_reg_dly.
@N: FX493 |Applying initial value "0" on instance slave_addr_flag.
@N: FX493 |Applying initial value "0" on instance sda_out_en.
@N: FX493 |Applying initial value "0" on instance ack_flag.
@N: FX493 |Applying initial value "0" on instance int_reg.
@N: FX493 |Applying initial value "0000" on instance bit_counter[3:0].
@N: FX493 |Applying initial value "0" on instance clken.
@N: FX493 |Applying initial value "0" on instance in_reg_enable.
@N: FX493 |Applying initial value "0" on instance clken_reg.
@N: FX493 |Applying initial value "0000" on instance cstate[3:0].
@N: FX493 |Applying initial value "00000000" on instance word_address[7:0].
@N: FX493 |Applying initial value "000000000" on instance addr_len_reg[8:0].
@N: FX493 |Applying initial value "0" on instance nstate_2.
@N: FX493 |Applying initial value "0" on instance nstate[3].
@N: FX493 |Applying initial value "0" on instance nstate_7.
@N: FX493 |Applying initial value "0" on instance nstate[2].
@N: FX493 |Applying initial value "0" on instance nstate_12.
@N: FX493 |Applying initial value "0" on instance nstate[1].
@N: FX493 |Applying initial value "0" on instance nstate_17.
@N: FX493 |Applying initial value "0" on instance nstate[0].

Starting clock optimization phase (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 244MB peak: 244MB)

@N: MF578 |Incompatible asynchronous control logic preventing generated clock conversion.

Finished clock optimization phase (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 244MB peak: 244MB)


Starting clock optimization report phase (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 244MB peak: 245MB)


Finished clock optimization report phase (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 245MB peak: 245MB)


Finished netlist restructuring (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 245MB peak: 245MB)



Clock Summary
******************

          Start                                                Requested      Requested     Clock        Clock                     Clock
Level     Clock                                                Frequency      Period        Type         Group                     Load 
----------------------------------------------------------------------------------------------------------------------------------------
0 -       System                                               3655.0 MHz     0.274         system       system_clkgroup           0    
                                                                                                                                        
0 -       _~dvi2rgb_DVI_RX_Top__|O_rgb_clk_inferred_clock      150.0 MHz      6.667         inferred     Autoconstr_clkgroup_1     268  
                                                                                                                                        
0 -       video_top|I_clk                                      166.1 MHz      6.021         inferred     Autoconstr_clkgroup_0     102  
                                                                                                                                        
0 -       _~rgb2dvi_DVI_TX_Top__|serial_clk_inferred_clock     150.0 MHz      6.667         inferred     Autoconstr_clkgroup_2     4    
                                                                                                                                        
0 -       _~dvi2rgb_DVI_RX_Top__|hdmi_dclk_inferred_clock      150.0 MHz      6.667         inferred     Autoconstr_clkgroup_3     3    
========================================================================================================================================



Clock Load Summary
***********************

                                                     Clock     Source                                                        Clock Pin                                           Non-clock Pin     Non-clock Pin
Clock                                                Load      Pin                                                           Seq Example                                         Seq Example       Comb Example 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
System                                               0         -                                                             -                                                   -                 -            
                                                                                                                                                                                                                
_~dvi2rgb_DVI_RX_Top__|O_rgb_clk_inferred_clock      268       DVI_RX_Top_inst.dvi2rgb_inst.u_clkdiv5.CLKOUT(CLKDIV)         DVI_TX_Top_inst.rgb2dvi_inst.u_OSER10_clk.PCLK      -                 -            
                                                                                                                                                                                                                
video_top|I_clk                                      102       I_clk(port)                                                   setup_flag.C                                        -                 -            
                                                                                                                                                                                                                
_~rgb2dvi_DVI_TX_Top__|serial_clk_inferred_clock     4         DVI_TX_Top_inst.rgb2dvi_inst.TMDSTX_PLL_inst.CLKOUT(PLL)      DVI_TX_Top_inst.rgb2dvi_inst.u_OSER10_clk.FCLK      -                 -            
                                                                                                                                                                                                                
_~dvi2rgb_DVI_RX_Top__|hdmi_dclk_inferred_clock      3         DVI_RX_Top_inst.dvi2rgb_inst.TMDSRX_PLL_inst.CLKOUTP(PLL)     DVI_RX_Top_inst.dvi2rgb_inst.u_HDMI_R_DATA.FCLK     -                 -            
================================================================================================================================================================================================================


ICG Latch Removal Summary:
Number of ICG latches removed: 0
Number of ICG latches not removed:	0


@S |Clock Optimization Summary



#### START OF PREMAP CLOCK OPTIMIZATION REPORT #####[

4 non-gated/non-generated clock tree(s) driving 377 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@KP:ckid0_0       ENCRYPTED           CLKDIV                 268        ENCRYPTED      
@KP:ckid0_1       ENCRYPTED           PLL                    4          ENCRYPTED      
@KP:ckid0_2       ENCRYPTED           PLL                    3          ENCRYPTED      
@KP:ckid0_3       I_clk               port                   102        run_cnt[25:0]  
=======================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######

@N: FX1143 |Skipping assigning INTERNAL_VREF to iobanks, because the table of mapping from pin to iobank is not initialized.
Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file E:\project_manager\Mini_eye_Board\Hardware\GW2A_PG484\gowin\HDMI\Gowin_DVI_RXTX_RefDesign\project\impl\synthesize\rev_1\dk_video.sap.

Starting constraint checker (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 246MB peak: 246MB)


Finished constraint checker preprocessing (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 246MB peak: 247MB)


Finished constraint checker (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 246MB peak: 247MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:03s; Memory used current: 168MB peak: 248MB)

Process took 0h:00m:04s realtime, 0h:00m:03s cputime
# Thu Aug 13 17:28:07 2020

###########################################################]
