
*** Running vivado
    with args -log ten_gig_eth_pcs_pma_ip.rds -m64 -mode batch -messageDb vivado.pb -source ten_gig_eth_pcs_pma_ip.tcl


****** Vivado v2013.3 (64-bit)
  **** SW Build 329390 on Wed Oct 16 18:26:55 MDT 2013
  **** IP Build 192953 on Wed Oct 16 08:44:02 MDT 2013
    ** Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.

INFO: [Common 17-78] Attempting to get a license: Implementation
INFO: [Common 17-81] Feature available: Implementation
INFO: [Device 21-36] Loading parts and site information from /opt/Xilinx/Vivado/2013.3/data/parts/arch.xml
Parsing RTL primitives file [/opt/Xilinx/Vivado/2013.3/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [/opt/Xilinx/Vivado/2013.3/data/parts/xilinx/rtl/prims/rtl_prims.xml]
source ten_gig_eth_pcs_pma_ip.tcl
# set_param gui.test TreeTableDev
# set_msg_config -id {HDL 9-1061} -limit 100000
# set_msg_config -id {HDL 9-1654} -limit 100000
# create_project -in_memory -part xc7vx690tffg1761-2
# set_property target_language Verilog [current_project]
# set_property board xilinx.com:virtex7:vc709:1.0 [current_project]
# set_param project.compositeFile.enableAutoGeneration 0
# set_property ip_repo_paths {
#   /root/NetFPGA-10G-VC709-2013.3/projects/nf10_input_arbiter
#   /root/NetFPGA-10G-VC709-2013.3/projects/nf10_bram_output_queues
#   /root/NetFPGA-10G-VC709-2013.3/projects/nf10_nic_output_port_lookup
# } [current_fileset]
# read_ip /root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_ip.xci
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user repository '/root/NetFPGA-10G-VC709-2013.3/projects/nf10_input_arbiter'.
INFO: [IP_Flow 19-1700] Loaded user repository '/root/NetFPGA-10G-VC709-2013.3/projects/nf10_bram_output_queues'.
INFO: [IP_Flow 19-1700] Loaded user repository '/root/NetFPGA-10G-VC709-2013.3/projects/nf10_nic_output_port_lookup'.
INFO: [IP_Flow 19-2313] Loaded Vivado repository '/opt/Xilinx/Vivado/2013.3/data/ip'.
# set_msg_config -id {IP_Flow 19-2162} -severity warning -new_severity info
# set_property is_locked true [get_files /root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_ip.xci]
# read_xdc dont_touch.xdc
# set_property used_in_implementation false [get_files dont_touch.xdc]
# set_param synth.vivado.isSynthRun true
# set_property webtalk.parent_dir /root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.data/wt [current_project]
# set_property parent.project_dir /root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic [current_project]
# synth_design -top ten_gig_eth_pcs_pma_ip -part xc7vx690tffg1761-2 -mode out_of_context
Command: synth_design -top ten_gig_eth_pcs_pma_ip -part xc7vx690tffg1761-2 -mode out_of_context

Starting synthesis...

INFO: [IP_Flow 19-2162] IP 'ten_gig_eth_pcs_pma_ip' is locked. Locked reason: Property 'IS_LOCKED' is set to true by the system or user
INFO: [Common 17-347] Attempting to get a license for feature 'Synthesis' and/or device 'xc7vx690t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7vx690t'
Starting RTL Elaboration : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 880.258 ; gain = 166.000
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_ip' [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/synth/ten_gig_eth_pcs_pma_ip.v:59]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_ip_block' [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/synth/ten_gig_eth_pcs_pma_ip_block.v:59]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/synth/ten_gig_eth_pcs_pma_ip_block.v:144]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/synth/ten_gig_eth_pcs_pma_ip_block.v:146]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/synth/ten_gig_eth_pcs_pma_ip_block.v:156]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/synth/ten_gig_eth_pcs_pma_ip_block.v:158]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_ip_local_clock_and_reset' [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/synth/ten_gig_eth_pcs_pma_ip_local_clock_and_reset.v:58]
INFO: [Synth 8-638] synthesizing module 'BUFH' [/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v:569]
INFO: [Synth 8-256] done synthesizing module 'BUFH' (1#1) [/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v:569]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_ip_ff_synchronizer_rst' [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/synth/ten_gig_eth_pcs_pma_ip_ff_synchronizer_rst.v:61]
INFO: [Synth 8-4472] Detected and applied attribute shreg_extract = no [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/synth/ten_gig_eth_pcs_pma_ip_ff_synchronizer_rst.v:72]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/synth/ten_gig_eth_pcs_pma_ip_ff_synchronizer_rst.v:72]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_ip_ff_synchronizer_rst' (2#1) [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/synth/ten_gig_eth_pcs_pma_ip_ff_synchronizer_rst.v:61]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_ip_ff_synchronizer_rst__parameterized0' [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/synth/ten_gig_eth_pcs_pma_ip_ff_synchronizer_rst.v:61]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_ip_ff_synchronizer_rst__parameterized0' (2#1) [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/synth/ten_gig_eth_pcs_pma_ip_ff_synchronizer_rst.v:61]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_ip_local_clock_and_reset' (3#1) [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/synth/ten_gig_eth_pcs_pma_ip_local_clock_and_reset.v:58]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_v4_0' [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v4_0/hdl/ten_gig_eth_pcs_pma_v4_0.vhd:201]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_wrapper' [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v4_0/hdl/ten_gig_eth_pcs_pma_wrapper.vhd:205]
INFO: [Synth 8-3491] module 'ten_gig_eth_pcs_pma_v7_gth_gen' declared at '/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v4_0/hdl/ten_gig_eth_pcs_pma_v7_gth_gen.vhd:127' bound to instance 'ten_gig_eth_pcs_pma_inst' of component 'ten_gig_eth_pcs_pma_v7_gth_gen' [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v4_0/hdl/ten_gig_eth_pcs_pma_wrapper.vhd:272]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_v7_gth_gen' [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v4_0/hdl/ten_gig_eth_pcs_pma_v7_gth_gen.vhd:243]
INFO: [Synth 8-3491] module 'ten_gig_eth_pcs_pma_v4_0_ten_gig_eth_pcs_pma_v7_gth_top' declared at '/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v4_0/hdl/ten_gig_eth_pcs_pma_v4_0_ten_gig_eth_pcs_pma_v7_gth_top.v:121' bound to instance 'ten_gig_eth_pcs_pma_inst' of component 'ten_gig_eth_pcs_pma_v4_0_ten_gig_eth_pcs_pma_v7_gth_top' [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v4_0/hdl/ten_gig_eth_pcs_pma_v7_gth_gen.vhd:248]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_v4_0_ten_gig_eth_pcs_pma_v7_gth_top' [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v4_0/hdl/ten_gig_eth_pcs_pma_v4_0_ten_gig_eth_pcs_pma_v7_gth_top.v:121]
INFO: [Synth 8-4472] Detected and applied attribute DONT_TOUCH = TRUE [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v4_0/hdl/ten_gig_eth_pcs_pma_v4_0_ten_gig_eth_pcs_pma_v7_gth_top.v:232]
INFO: [Synth 8-4472] Detected and applied attribute DONT_TOUCH = TRUE [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v4_0/hdl/ten_gig_eth_pcs_pma_v4_0_ten_gig_eth_pcs_pma_v7_gth_top.v:234]
INFO: [Synth 8-4472] Detected and applied attribute DONT_TOUCH = TRUE [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v4_0/hdl/ten_gig_eth_pcs_pma_v4_0_ten_gig_eth_pcs_pma_v7_gth_top.v:236]
INFO: [Synth 8-4472] Detected and applied attribute DONT_TOUCH = TRUE [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v4_0/hdl/ten_gig_eth_pcs_pma_v4_0_ten_gig_eth_pcs_pma_v7_gth_top.v:238]
INFO: [Synth 8-4472] Detected and applied attribute KEEP = TRUE [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v4_0/hdl/ten_gig_eth_pcs_pma_v4_0_ten_gig_eth_pcs_pma_v7_gth_top.v:384]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_v4_0_synchronizer' [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v4_0/hdl/ten_gig_eth_pcs_pma_v4_0_synchronizer.v:119]
INFO: [Synth 8-4472] Detected and applied attribute SHREG_EXTRACT = no [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v4_0/hdl/ten_gig_eth_pcs_pma_v4_0_synchronizer.v:128]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v4_0/hdl/ten_gig_eth_pcs_pma_v4_0_synchronizer.v:128]
INFO: [Synth 8-4472] Detected and applied attribute SHREG_EXTRACT = no [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v4_0/hdl/ten_gig_eth_pcs_pma_v4_0_synchronizer.v:130]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v4_0/hdl/ten_gig_eth_pcs_pma_v4_0_synchronizer.v:130]
INFO: [Synth 8-4472] Detected and applied attribute SHREG_EXTRACT = no [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v4_0/hdl/ten_gig_eth_pcs_pma_v4_0_synchronizer.v:132]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v4_0/hdl/ten_gig_eth_pcs_pma_v4_0_synchronizer.v:132]
INFO: [Synth 8-4472] Detected and applied attribute SHREG_EXTRACT = no [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v4_0/hdl/ten_gig_eth_pcs_pma_v4_0_synchronizer.v:134]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v4_0/hdl/ten_gig_eth_pcs_pma_v4_0_synchronizer.v:134]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_v4_0_synchronizer' (4#1) [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v4_0/hdl/ten_gig_eth_pcs_pma_v4_0_synchronizer.v:119]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_v4_0_rxratecounter' [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v4_0/hdl/ten_gig_eth_pcs_pma_v4_0_rxratecounter.v:122]
INFO: [Synth 8-4472] Detected and applied attribute KEEP = TRUE [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v4_0/hdl/ten_gig_eth_pcs_pma_v4_0_rxratecounter.v:146]
INFO: [Synth 8-4472] Detected and applied attribute KEEP = TRUE [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v4_0/hdl/ten_gig_eth_pcs_pma_v4_0_rxratecounter.v:147]
INFO: [Synth 8-4472] Detected and applied attribute KEEP = TRUE [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v4_0/hdl/ten_gig_eth_pcs_pma_v4_0_rxratecounter.v:148]
INFO: [Synth 8-4472] Detected and applied attribute KEEP = TRUE [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v4_0/hdl/ten_gig_eth_pcs_pma_v4_0_rxratecounter.v:149]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_v4_0_rxratecounter' (5#1) [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v4_0/hdl/ten_gig_eth_pcs_pma_v4_0_rxratecounter.v:122]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_v4_0_txratefifo' [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v4_0/hdl/ten_gig_eth_pcs_pma_v4_0_txratefifo.v:123]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_v4_0_asynch_fifo' [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v4_0/hdl/ten_gig_eth_pcs_pma_v4_0_asynch_fifo.v:122]
INFO: [Synth 8-4472] Detected and applied attribute SHREG_EXTRACT = no [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v4_0/hdl/ten_gig_eth_pcs_pma_v4_0_asynch_fifo.v:150]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v4_0/hdl/ten_gig_eth_pcs_pma_v4_0_asynch_fifo.v:150]
INFO: [Synth 8-4472] Detected and applied attribute SHREG_EXTRACT = no [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v4_0/hdl/ten_gig_eth_pcs_pma_v4_0_asynch_fifo.v:152]
INFO: [Synth 8-4472] Detected and applied attribute SHREG_EXTRACT = no [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v4_0/hdl/ten_gig_eth_pcs_pma_v4_0_asynch_fifo.v:154]
INFO: [Synth 8-4472] Detected and applied attribute SHREG_EXTRACT = no [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v4_0/hdl/ten_gig_eth_pcs_pma_v4_0_asynch_fifo.v:156]
INFO: [Synth 8-4472] Detected and applied attribute SHREG_EXTRACT = no [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v4_0/hdl/ten_gig_eth_pcs_pma_v4_0_asynch_fifo.v:161]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v4_0/hdl/ten_gig_eth_pcs_pma_v4_0_asynch_fifo.v:161]
INFO: [Synth 8-4472] Detected and applied attribute SHREG_EXTRACT = no [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v4_0/hdl/ten_gig_eth_pcs_pma_v4_0_asynch_fifo.v:163]
INFO: [Synth 8-4472] Detected and applied attribute SHREG_EXTRACT = no [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v4_0/hdl/ten_gig_eth_pcs_pma_v4_0_asynch_fifo.v:165]
INFO: [Synth 8-4472] Detected and applied attribute SHREG_EXTRACT = no [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v4_0/hdl/ten_gig_eth_pcs_pma_v4_0_asynch_fifo.v:167]
INFO: [Synth 8-4472] Detected and applied attribute SHREG_EXTRACT = no [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v4_0/hdl/ten_gig_eth_pcs_pma_v4_0_asynch_fifo.v:171]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v4_0/hdl/ten_gig_eth_pcs_pma_v4_0_asynch_fifo.v:171]
INFO: [Synth 8-4472] Detected and applied attribute SHREG_EXTRACT = no [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v4_0/hdl/ten_gig_eth_pcs_pma_v4_0_asynch_fifo.v:173]
INFO: [Synth 8-4472] Detected and applied attribute SHREG_EXTRACT = no [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v4_0/hdl/ten_gig_eth_pcs_pma_v4_0_asynch_fifo.v:175]
INFO: [Synth 8-4472] Detected and applied attribute SHREG_EXTRACT = no [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v4_0/hdl/ten_gig_eth_pcs_pma_v4_0_asynch_fifo.v:177]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_v4_0_dp_ram' [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v4_0/hdl/ten_gig_eth_pcs_pma_v4_0_dp_ram.v:120]
INFO: [Synth 8-4472] Detected and applied attribute ram_style = distributed [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v4_0/hdl/ten_gig_eth_pcs_pma_v4_0_dp_ram.v:136]
INFO: [Synth 8-638] synthesizing module 'FDE' [/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v:1692]
INFO: [Synth 8-256] done synthesizing module 'FDE' (6#1) [/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v:1692]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_v4_0_dp_ram' (7#1) [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v4_0/hdl/ten_gig_eth_pcs_pma_v4_0_dp_ram.v:120]
INFO: [Synth 8-638] synthesizing module 'MUXCY_L' [/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v:11618]
INFO: [Synth 8-256] done synthesizing module 'MUXCY_L' (8#1) [/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v:11618]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_v4_0_asynch_fifo' (9#1) [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v4_0/hdl/ten_gig_eth_pcs_pma_v4_0_asynch_fifo.v:122]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_v4_0_txratefifo' (10#1) [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v4_0/hdl/ten_gig_eth_pcs_pma_v4_0_txratefifo.v:123]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_v4_0_pcs_top' [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v4_0/hdl/ten_gig_eth_pcs_pma_v4_0_pcs_top.v:119]
INFO: [Synth 8-4472] Detected and applied attribute DONT_TOUCH = TRUE [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v4_0/hdl/ten_gig_eth_pcs_pma_v4_0_pcs_top.v:162]
INFO: [Synth 8-4472] Detected and applied attribute DONT_TOUCH = TRUE [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v4_0/hdl/ten_gig_eth_pcs_pma_v4_0_pcs_top.v:164]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_v4_0_tx_pcs' [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v4_0/hdl/ten_gig_eth_pcs_pma_v4_0_tx_pcs.v:119]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_v4_0_tx_encoder' [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v4_0/hdl/ten_gig_eth_pcs_pma_v4_0_tx_encoder.v:119]
INFO: [Synth 8-4472] Detected and applied attribute DONT_TOUCH = TRUE [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v4_0/hdl/ten_gig_eth_pcs_pma_v4_0_tx_encoder.v:205]
INFO: [Synth 8-4472] Detected and applied attribute DONT_TOUCH = TRUE [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v4_0/hdl/ten_gig_eth_pcs_pma_v4_0_tx_encoder.v:207]
INFO: [Synth 8-4472] Detected and applied attribute DONT_TOUCH = TRUE [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v4_0/hdl/ten_gig_eth_pcs_pma_v4_0_tx_encoder.v:209]
INFO: [Synth 8-4472] Detected and applied attribute DONT_TOUCH = TRUE [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v4_0/hdl/ten_gig_eth_pcs_pma_v4_0_tx_encoder.v:211]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_v4_0_tx_encoder' (11#1) [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v4_0/hdl/ten_gig_eth_pcs_pma_v4_0_tx_encoder.v:119]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_v4_0_tx_pcs_fsm' [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v4_0/hdl/ten_gig_eth_pcs_pma_v4_0_tx_pcs_fsm.v:118]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_v4_0_tx_pcs_fsm' (12#1) [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v4_0/hdl/ten_gig_eth_pcs_pma_v4_0_tx_pcs_fsm.v:118]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_v4_0_pcs_scramble' [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v4_0/hdl/ten_gig_eth_pcs_pma_v4_0_pcs_scramble.v:120]
INFO: [Synth 8-226] default block is never used [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v4_0/hdl/ten_gig_eth_pcs_pma_v4_0_pcs_scramble.v:786]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_v4_0_pcs_scramble' (13#1) [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v4_0/hdl/ten_gig_eth_pcs_pma_v4_0_pcs_scramble.v:120]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_v4_0_tx_pcs' (14#1) [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v4_0/hdl/ten_gig_eth_pcs_pma_v4_0_tx_pcs.v:119]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_v4_0_rx_pcs' [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v4_0/hdl/ten_gig_eth_pcs_pma_v4_0_rx_pcs.v:119]
INFO: [Synth 8-4472] Detected and applied attribute DONT_TOUCH = TRUE [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v4_0/hdl/ten_gig_eth_pcs_pma_v4_0_rx_pcs.v:157]
INFO: [Synth 8-4472] Detected and applied attribute DONT_TOUCH = TRUE [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v4_0/hdl/ten_gig_eth_pcs_pma_v4_0_rx_pcs.v:159]
INFO: [Synth 8-4472] Detected and applied attribute DONT_TOUCH = TRUE [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v4_0/hdl/ten_gig_eth_pcs_pma_v4_0_rx_pcs.v:161]
INFO: [Synth 8-4472] Detected and applied attribute DONT_TOUCH = TRUE [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v4_0/hdl/ten_gig_eth_pcs_pma_v4_0_rx_pcs.v:163]
INFO: [Synth 8-4472] Detected and applied attribute DONT_TOUCH = TRUE [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v4_0/hdl/ten_gig_eth_pcs_pma_v4_0_rx_pcs.v:165]
INFO: [Synth 8-4472] Detected and applied attribute DONT_TOUCH = TRUE [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v4_0/hdl/ten_gig_eth_pcs_pma_v4_0_rx_pcs.v:167]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_v4_0_rx_block_lock_fsm' [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v4_0/hdl/ten_gig_eth_pcs_pma_v4_0_rx_block_lock_fsm.v:119]
INFO: [Synth 8-226] default block is never used [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v4_0/hdl/ten_gig_eth_pcs_pma_v4_0_rx_block_lock_fsm.v:172]
INFO: [Synth 8-226] default block is never used [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v4_0/hdl/ten_gig_eth_pcs_pma_v4_0_rx_block_lock_fsm.v:235]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_v4_0_rx_block_lock_fsm' (15#1) [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v4_0/hdl/ten_gig_eth_pcs_pma_v4_0_rx_block_lock_fsm.v:119]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_v4_0_rx_ber_mon_fsm' [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v4_0/hdl/ten_gig_eth_pcs_pma_v4_0_rx_ber_mon_fsm.v:118]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_v4_0_rx_ber_mon_fsm' (16#1) [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v4_0/hdl/ten_gig_eth_pcs_pma_v4_0_rx_ber_mon_fsm.v:118]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_v4_0_rx_pcs_test' [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v4_0/hdl/ten_gig_eth_pcs_pma_v4_0_rx_pcs_test.v:119]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_v4_0_rx_pcs_test' (17#1) [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v4_0/hdl/ten_gig_eth_pcs_pma_v4_0_rx_pcs_test.v:119]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_v4_0_pcs_descramble' [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v4_0/hdl/ten_gig_eth_pcs_pma_v4_0_pcs_descramble.v:120]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_v4_0_pcs_descramble' (18#1) [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v4_0/hdl/ten_gig_eth_pcs_pma_v4_0_pcs_descramble.v:120]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_v4_0_rx_decoder' [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v4_0/hdl/ten_gig_eth_pcs_pma_v4_0_rx_decoder.v:118]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_v4_0_rx_decoder' (19#1) [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v4_0/hdl/ten_gig_eth_pcs_pma_v4_0_rx_decoder.v:118]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_v4_0_rx_pcs_fsm' [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v4_0/hdl/ten_gig_eth_pcs_pma_v4_0_rx_pcs_fsm.v:118]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_v4_0_rx_pcs_fsm' (20#1) [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v4_0/hdl/ten_gig_eth_pcs_pma_v4_0_rx_pcs_fsm.v:118]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_v4_0_rx_pcs' (21#1) [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v4_0/hdl/ten_gig_eth_pcs_pma_v4_0_rx_pcs.v:119]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_v4_0_pcs_top' (22#1) [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v4_0/hdl/ten_gig_eth_pcs_pma_v4_0_pcs_top.v:119]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_v4_0_elastic_buffer' [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v4_0/hdl/ten_gig_eth_pcs_pma_v4_0_elastic_buffer.v:122]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_v4_0_idle_delete' [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v4_0/hdl/ten_gig_eth_pcs_pma_v4_0_idle_delete.v:120]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_v4_0_idle_detect' [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v4_0/hdl/ten_gig_eth_pcs_pma_v4_0_idle_detect.v:119]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_v4_0_idle_detect' (23#1) [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v4_0/hdl/ten_gig_eth_pcs_pma_v4_0_idle_detect.v:119]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_v4_0_seq_detect' [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v4_0/hdl/ten_gig_eth_pcs_pma_v4_0_seq_detect.v:119]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_v4_0_seq_detect' (24#1) [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v4_0/hdl/ten_gig_eth_pcs_pma_v4_0_seq_detect.v:119]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_v4_0_idle_delete' (25#1) [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v4_0/hdl/ten_gig_eth_pcs_pma_v4_0_idle_delete.v:120]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_v4_0_asynch_fifo__parameterized0' [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v4_0/hdl/ten_gig_eth_pcs_pma_v4_0_asynch_fifo.v:122]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_v4_0_dp_ram__parameterized0' [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v4_0/hdl/ten_gig_eth_pcs_pma_v4_0_dp_ram.v:120]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_v4_0_dp_ram__parameterized0' (25#1) [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v4_0/hdl/ten_gig_eth_pcs_pma_v4_0_dp_ram.v:120]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_v4_0_asynch_fifo__parameterized0' (25#1) [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v4_0/hdl/ten_gig_eth_pcs_pma_v4_0_asynch_fifo.v:122]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_v4_0_idle_insert' [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v4_0/hdl/ten_gig_eth_pcs_pma_v4_0_idle_insert.v:120]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_v4_0_idle_insert' (26#1) [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v4_0/hdl/ten_gig_eth_pcs_pma_v4_0_idle_insert.v:120]
INFO: [Synth 8-638] synthesizing module 'FDR' [/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v:1778]
INFO: [Synth 8-256] done synthesizing module 'FDR' (27#1) [/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v:1778]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_v4_0_elastic_buffer' (28#1) [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v4_0/hdl/ten_gig_eth_pcs_pma_v4_0_elastic_buffer.v:122]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_v4_0_management_top' [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v4_0/hdl/ten_gig_eth_pcs_pma_v4_0_management_top.v:122]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_v4_0_ieee_counters' [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v4_0/hdl/ten_gig_eth_pcs_pma_v4_0_ieee_counters.v:119]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_v4_0_ieee_counters' (29#1) [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v4_0/hdl/ten_gig_eth_pcs_pma_v4_0_ieee_counters.v:119]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_v4_0_ieee_registers' [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v4_0/hdl/ten_gig_eth_pcs_pma_v4_0_ieee_registers.v:121]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_v4_0_common_ieee_registers' [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v4_0/hdl/ten_gig_eth_pcs_pma_v4_0_common_ieee_registers.v:122]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_v4_0_g_register' [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v4_0/hdl/ten_gig_eth_pcs_pma_v4_0_g_register.v:128]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_v4_0_g_register' (30#1) [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v4_0/hdl/ten_gig_eth_pcs_pma_v4_0_g_register.v:128]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_v4_0_g_register__parameterized0' [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v4_0/hdl/ten_gig_eth_pcs_pma_v4_0_g_register.v:128]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_v4_0_g_register__parameterized0' (30#1) [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v4_0/hdl/ten_gig_eth_pcs_pma_v4_0_g_register.v:128]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_v4_0_g_register__parameterized1' [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v4_0/hdl/ten_gig_eth_pcs_pma_v4_0_g_register.v:128]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_v4_0_g_register__parameterized1' (30#1) [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v4_0/hdl/ten_gig_eth_pcs_pma_v4_0_g_register.v:128]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_v4_0_g_register__parameterized2' [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v4_0/hdl/ten_gig_eth_pcs_pma_v4_0_g_register.v:128]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_v4_0_g_register__parameterized2' (30#1) [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v4_0/hdl/ten_gig_eth_pcs_pma_v4_0_g_register.v:128]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_v4_0_g_register__parameterized3' [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v4_0/hdl/ten_gig_eth_pcs_pma_v4_0_g_register.v:128]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_v4_0_g_register__parameterized3' (30#1) [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v4_0/hdl/ten_gig_eth_pcs_pma_v4_0_g_register.v:128]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_v4_0_g_register__parameterized4' [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v4_0/hdl/ten_gig_eth_pcs_pma_v4_0_g_register.v:128]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_v4_0_g_register__parameterized4' (30#1) [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v4_0/hdl/ten_gig_eth_pcs_pma_v4_0_g_register.v:128]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_v4_0_g_register__parameterized5' [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v4_0/hdl/ten_gig_eth_pcs_pma_v4_0_g_register.v:128]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_v4_0_g_register__parameterized5' (30#1) [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v4_0/hdl/ten_gig_eth_pcs_pma_v4_0_g_register.v:128]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_v4_0_g_register__parameterized6' [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v4_0/hdl/ten_gig_eth_pcs_pma_v4_0_g_register.v:128]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_v4_0_g_register__parameterized6' (30#1) [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v4_0/hdl/ten_gig_eth_pcs_pma_v4_0_g_register.v:128]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_v4_0_g_register__parameterized7' [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v4_0/hdl/ten_gig_eth_pcs_pma_v4_0_g_register.v:128]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_v4_0_g_register__parameterized7' (30#1) [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v4_0/hdl/ten_gig_eth_pcs_pma_v4_0_g_register.v:128]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_v4_0_common_ieee_registers' (31#1) [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v4_0/hdl/ten_gig_eth_pcs_pma_v4_0_common_ieee_registers.v:122]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_v4_0_ieee_registers' (32#1) [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v4_0/hdl/ten_gig_eth_pcs_pma_v4_0_ieee_registers.v:121]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_v4_0_drp_ipif' [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v4_0/hdl/ten_gig_eth_pcs_pma_v4_0_drp_ipif.v:119]
INFO: [Synth 8-226] default block is never used [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v4_0/hdl/ten_gig_eth_pcs_pma_v4_0_drp_ipif.v:214]
INFO: [Synth 8-226] default block is never used [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v4_0/hdl/ten_gig_eth_pcs_pma_v4_0_drp_ipif.v:273]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_v4_0_drp_ipif' (33#1) [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v4_0/hdl/ten_gig_eth_pcs_pma_v4_0_drp_ipif.v:119]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_v4_0_management_cs' [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v4_0/hdl/ten_gig_eth_pcs_pma_v4_0_management_cs.v:125]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_v4_0_combine_status' [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v4_0/hdl/ten_gig_eth_pcs_pma_v4_0_combine_status.v:120]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_v4_0_combine_status' (34#1) [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v4_0/hdl/ten_gig_eth_pcs_pma_v4_0_combine_status.v:120]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_v4_0_decimate_config' [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v4_0/hdl/ten_gig_eth_pcs_pma_v4_0_decimate_config.v:121]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_v4_0_decimate_config' (35#1) [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v4_0/hdl/ten_gig_eth_pcs_pma_v4_0_decimate_config.v:121]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_v4_0_cs_ipif_access' [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v4_0/hdl/ten_gig_eth_pcs_pma_v4_0_cs_ipif_access.v:121]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_v4_0_cs_ipif_access' (36#1) [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v4_0/hdl/ten_gig_eth_pcs_pma_v4_0_cs_ipif_access.v:121]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_v4_0_management_cs' (37#1) [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v4_0/hdl/ten_gig_eth_pcs_pma_v4_0_management_cs.v:125]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_v4_0_management_top' (38#1) [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v4_0/hdl/ten_gig_eth_pcs_pma_v4_0_management_top.v:122]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_v4_0_g_resyncs' [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v4_0/hdl/ten_gig_eth_pcs_pma_v4_0_g_resyncs.v:119]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_v4_0_synchronizer_enable' [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v4_0/hdl/ten_gig_eth_pcs_pma_v4_0_synchronizer_enable.v:119]
INFO: [Synth 8-4472] Detected and applied attribute SHREG_EXTRACT = no [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v4_0/hdl/ten_gig_eth_pcs_pma_v4_0_synchronizer_enable.v:130]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v4_0/hdl/ten_gig_eth_pcs_pma_v4_0_synchronizer_enable.v:130]
INFO: [Synth 8-4472] Detected and applied attribute SHREG_EXTRACT = no [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v4_0/hdl/ten_gig_eth_pcs_pma_v4_0_synchronizer_enable.v:132]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v4_0/hdl/ten_gig_eth_pcs_pma_v4_0_synchronizer_enable.v:132]
INFO: [Synth 8-4472] Detected and applied attribute SHREG_EXTRACT = no [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v4_0/hdl/ten_gig_eth_pcs_pma_v4_0_synchronizer_enable.v:134]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v4_0/hdl/ten_gig_eth_pcs_pma_v4_0_synchronizer_enable.v:134]
INFO: [Synth 8-4472] Detected and applied attribute SHREG_EXTRACT = no [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v4_0/hdl/ten_gig_eth_pcs_pma_v4_0_synchronizer_enable.v:136]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v4_0/hdl/ten_gig_eth_pcs_pma_v4_0_synchronizer_enable.v:136]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_v4_0_synchronizer_enable' (39#1) [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v4_0/hdl/ten_gig_eth_pcs_pma_v4_0_synchronizer_enable.v:119]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_v4_0_g_resyncs' (40#1) [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v4_0/hdl/ten_gig_eth_pcs_pma_v4_0_g_resyncs.v:119]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_v4_0_g_resyncs__parameterized0' [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v4_0/hdl/ten_gig_eth_pcs_pma_v4_0_g_resyncs.v:119]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_v4_0_g_resyncs__parameterized0' (40#1) [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v4_0/hdl/ten_gig_eth_pcs_pma_v4_0_g_resyncs.v:119]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_v4_0_g_resyncs__parameterized1' [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v4_0/hdl/ten_gig_eth_pcs_pma_v4_0_g_resyncs.v:119]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_v4_0_g_resyncs__parameterized1' (40#1) [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v4_0/hdl/ten_gig_eth_pcs_pma_v4_0_g_resyncs.v:119]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_v4_0_g_resyncs__parameterized2' [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v4_0/hdl/ten_gig_eth_pcs_pma_v4_0_g_resyncs.v:119]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_v4_0_g_resyncs__parameterized2' (40#1) [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v4_0/hdl/ten_gig_eth_pcs_pma_v4_0_g_resyncs.v:119]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_v4_0_rxusrclk2_clk156_counter_resync' [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v4_0/hdl/ten_gig_eth_pcs_pma_v4_0_rxusrclk2_clk156_counter_resync.v:119]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_v4_0_pulse_synchronizer' [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v4_0/hdl/ten_gig_eth_pcs_pma_v4_0_pulse_synchronizer.v:125]
INFO: [Synth 8-4472] Detected and applied attribute SHREG_EXTRACT = no [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v4_0/hdl/ten_gig_eth_pcs_pma_v4_0_pulse_synchronizer.v:139]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v4_0/hdl/ten_gig_eth_pcs_pma_v4_0_pulse_synchronizer.v:139]
INFO: [Synth 8-4472] Detected and applied attribute SHREG_EXTRACT = no [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v4_0/hdl/ten_gig_eth_pcs_pma_v4_0_pulse_synchronizer.v:141]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v4_0/hdl/ten_gig_eth_pcs_pma_v4_0_pulse_synchronizer.v:141]
INFO: [Synth 8-4472] Detected and applied attribute SHREG_EXTRACT = no [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v4_0/hdl/ten_gig_eth_pcs_pma_v4_0_pulse_synchronizer.v:143]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v4_0/hdl/ten_gig_eth_pcs_pma_v4_0_pulse_synchronizer.v:143]
INFO: [Synth 8-4472] Detected and applied attribute SHREG_EXTRACT = no [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v4_0/hdl/ten_gig_eth_pcs_pma_v4_0_pulse_synchronizer.v:145]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v4_0/hdl/ten_gig_eth_pcs_pma_v4_0_pulse_synchronizer.v:145]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_v4_0_pulse_synchronizer' (41#1) [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v4_0/hdl/ten_gig_eth_pcs_pma_v4_0_pulse_synchronizer.v:125]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_v4_0_rxusrclk2_clk156_counter_resync' (42#1) [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v4_0/hdl/ten_gig_eth_pcs_pma_v4_0_rxusrclk2_clk156_counter_resync.v:119]
INFO: [Synth 8-4471] merging register 'pcs_reset_clear_core_intr_reg' into 'pma_pmd_reset_clear_core_intr_reg' [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v4_0/hdl/ten_gig_eth_pcs_pma_v4_0_ten_gig_eth_pcs_pma_v7_gth_top.v:420]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_v4_0_ten_gig_eth_pcs_pma_v7_gth_top' (43#1) [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v4_0/hdl/ten_gig_eth_pcs_pma_v4_0_ten_gig_eth_pcs_pma_v7_gth_top.v:121]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_v7_gth_gen' (44#1) [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v4_0/hdl/ten_gig_eth_pcs_pma_v7_gth_gen.vhd:243]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_wrapper' (45#1) [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v4_0/hdl/ten_gig_eth_pcs_pma_wrapper.vhd:205]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_v4_0' (46#1) [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v4_0/hdl/ten_gig_eth_pcs_pma_v4_0.vhd:201]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_ip_ff_synchronizer_en' [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/synth/ten_gig_eth_pcs_pma_ip_ff_synchronizer_en.v:60]
INFO: [Synth 8-4472] Detected and applied attribute shreg_extract = no [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/synth/ten_gig_eth_pcs_pma_ip_ff_synchronizer_en.v:70]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/synth/ten_gig_eth_pcs_pma_ip_ff_synchronizer_en.v:70]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_ip_ff_synchronizer_en' (47#1) [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/synth/ten_gig_eth_pcs_pma_ip_ff_synchronizer_en.v:60]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_ip_gtwizard_gth_10gbaser_GT' [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/synth/ten_gig_eth_pcs_pma_ip_gtwizard_gth_10gbaser_gt.v:55]
INFO: [Synth 8-638] synthesizing module 'GTHE2_CHANNEL' [/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v:2412]
INFO: [Synth 8-256] done synthesizing module 'GTHE2_CHANNEL' (48#1) [/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v:2412]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_ip_gtwizard_gth_10gbaser_GT' (49#1) [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/synth/ten_gig_eth_pcs_pma_ip_gtwizard_gth_10gbaser_gt.v:55]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_ip_block' (50#1) [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/synth/ten_gig_eth_pcs_pma_ip_block.v:59]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_ip' (51#1) [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/synth/ten_gig_eth_pcs_pma_ip.v:59]
Finished RTL Elaboration : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 940.074 ; gain = 225.816
Start RTL Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 940.074 ; gain = 225.816

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
INFO: [Synth 8-3295] tying undriven pin reg_3_65520_all:we to constant 0
INFO: [Synth 8-3295] tying undriven pin reg_3_65521_all:we to constant 0
INFO: [Synth 8-3295] tying undriven pin reg_3_65522_all:we to constant 0
INFO: [Synth 8-3295] tying undriven pin management_inst:kr_pmd_status_core_i[3] to constant 0
INFO: [Synth 8-3295] tying undriven pin management_inst:kr_pmd_status_core_i[2] to constant 0
INFO: [Synth 8-3295] tying undriven pin management_inst:kr_pmd_status_core_i[1] to constant 0
INFO: [Synth 8-3295] tying undriven pin management_inst:kr_pmd_status_core_i[0] to constant 0
INFO: [Synth 8-3295] tying undriven pin management_inst:kr_lp_status_training_complete_core_i to constant 0
INFO: [Synth 8-3295] tying undriven pin management_inst:kr_lp_status_coeff_status_core_i[5] to constant 0
INFO: [Synth 8-3295] tying undriven pin management_inst:kr_lp_status_coeff_status_core_i[4] to constant 0
INFO: [Synth 8-3295] tying undriven pin management_inst:kr_lp_status_coeff_status_core_i[3] to constant 0
INFO: [Synth 8-3295] tying undriven pin management_inst:kr_lp_status_coeff_status_core_i[2] to constant 0
INFO: [Synth 8-3295] tying undriven pin management_inst:kr_lp_status_coeff_status_core_i[1] to constant 0
INFO: [Synth 8-3295] tying undriven pin management_inst:kr_lp_status_coeff_status_core_i[0] to constant 0
INFO: [Synth 8-3295] tying undriven pin management_inst:kr_ld_status_coeff_status_core_i[5] to constant 0
INFO: [Synth 8-3295] tying undriven pin management_inst:kr_ld_status_coeff_status_core_i[4] to constant 0
INFO: [Synth 8-3295] tying undriven pin management_inst:kr_ld_status_coeff_status_core_i[3] to constant 0
INFO: [Synth 8-3295] tying undriven pin management_inst:kr_ld_status_coeff_status_core_i[2] to constant 0
INFO: [Synth 8-3295] tying undriven pin management_inst:kr_ld_status_coeff_status_core_i[1] to constant 0
INFO: [Synth 8-3295] tying undriven pin management_inst:kr_ld_status_coeff_status_core_i[0] to constant 0
INFO: [Synth 8-3295] tying undriven pin management_inst:kr_ld_status_training_complete_core_i to constant 0
INFO: [Synth 8-3295] tying undriven pin management_inst:lp_coeff_update_preset_core_i to constant 0
INFO: [Synth 8-3295] tying undriven pin management_inst:lp_coeff_update_initialize_core_i to constant 0
INFO: [Synth 8-3295] tying undriven pin management_inst:lp_coeff_update_core_i[5] to constant 0
INFO: [Synth 8-3295] tying undriven pin management_inst:lp_coeff_update_core_i[4] to constant 0
INFO: [Synth 8-3295] tying undriven pin management_inst:lp_coeff_update_core_i[3] to constant 0
INFO: [Synth 8-3295] tying undriven pin management_inst:lp_coeff_update_core_i[2] to constant 0
INFO: [Synth 8-3295] tying undriven pin management_inst:lp_coeff_update_core_i[1] to constant 0
INFO: [Synth 8-3295] tying undriven pin management_inst:lp_coeff_update_core_i[0] to constant 0
INFO: [Synth 8-3295] tying undriven pin management_inst:fec_corrected_blocks_count_control_core_i to constant 0
INFO: [Synth 8-3295] tying undriven pin management_inst:fec_uncorrected_blocks_count_control_core_i to constant 0
INFO: [Synth 8-3295] tying undriven pin management_inst:an_reset_clear_core_i to constant 0
INFO: [Synth 8-3295] tying undriven pin management_inst:an_xnp_used_core_i to constant 0
INFO: [Synth 8-3295] tying undriven pin management_inst:an_xnp_toggle_core_i to constant 0
INFO: [Synth 8-3295] tying undriven pin management_inst:an_page_received_core_i to constant 0
INFO: [Synth 8-3295] tying undriven pin management_inst:an_complete_core_i to constant 0
INFO: [Synth 8-3295] tying undriven pin management_inst:an_remote_fault_core_i to constant 0
INFO: [Synth 8-3295] tying undriven pin management_inst:an_link_up_core_i to constant 0
INFO: [Synth 8-3295] tying undriven pin management_inst:an_lp_an_capable_core_i to constant 0
INFO: [Synth 8-3295] tying undriven pin management_inst:an_lp_base_page_ability_core_i[47] to constant 0
INFO: [Synth 8-3295] tying undriven pin management_inst:an_lp_base_page_ability_core_i[46] to constant 0
INFO: [Synth 8-3295] tying undriven pin management_inst:an_lp_base_page_ability_core_i[45] to constant 0
INFO: [Synth 8-3295] tying undriven pin management_inst:an_lp_base_page_ability_core_i[44] to constant 0
INFO: [Synth 8-3295] tying undriven pin management_inst:an_lp_base_page_ability_core_i[43] to constant 0
INFO: [Synth 8-3295] tying undriven pin management_inst:an_lp_base_page_ability_core_i[42] to constant 0
INFO: [Synth 8-3295] tying undriven pin management_inst:an_lp_base_page_ability_core_i[41] to constant 0
INFO: [Synth 8-3295] tying undriven pin management_inst:an_lp_base_page_ability_core_i[40] to constant 0
INFO: [Synth 8-3295] tying undriven pin management_inst:an_lp_base_page_ability_core_i[39] to constant 0
INFO: [Synth 8-3295] tying undriven pin management_inst:an_lp_base_page_ability_core_i[38] to constant 0
INFO: [Synth 8-3295] tying undriven pin management_inst:an_lp_base_page_ability_core_i[37] to constant 0
INFO: [Synth 8-3295] tying undriven pin management_inst:an_lp_base_page_ability_core_i[36] to constant 0
INFO: [Synth 8-3295] tying undriven pin management_inst:an_lp_base_page_ability_core_i[35] to constant 0
INFO: [Synth 8-3295] tying undriven pin management_inst:an_lp_base_page_ability_core_i[34] to constant 0
INFO: [Synth 8-3295] tying undriven pin management_inst:an_lp_base_page_ability_core_i[33] to constant 0
INFO: [Synth 8-3295] tying undriven pin management_inst:an_lp_base_page_ability_core_i[32] to constant 0
INFO: [Synth 8-3295] tying undriven pin management_inst:an_lp_base_page_ability_core_i[31] to constant 0
INFO: [Synth 8-3295] tying undriven pin management_inst:an_lp_base_page_ability_core_i[30] to constant 0
INFO: [Synth 8-3295] tying undriven pin management_inst:an_lp_base_page_ability_core_i[29] to constant 0
INFO: [Synth 8-3295] tying undriven pin management_inst:an_lp_base_page_ability_core_i[28] to constant 0
INFO: [Synth 8-3295] tying undriven pin management_inst:an_lp_base_page_ability_core_i[27] to constant 0
INFO: [Synth 8-3295] tying undriven pin management_inst:an_lp_base_page_ability_core_i[26] to constant 0
INFO: [Synth 8-3295] tying undriven pin management_inst:an_lp_base_page_ability_core_i[25] to constant 0
INFO: [Synth 8-3295] tying undriven pin management_inst:an_lp_base_page_ability_core_i[24] to constant 0
INFO: [Synth 8-3295] tying undriven pin management_inst:an_lp_base_page_ability_core_i[23] to constant 0
INFO: [Synth 8-3295] tying undriven pin management_inst:an_lp_base_page_ability_core_i[22] to constant 0
INFO: [Synth 8-3295] tying undriven pin management_inst:an_lp_base_page_ability_core_i[21] to constant 0
INFO: [Synth 8-3295] tying undriven pin management_inst:an_lp_base_page_ability_core_i[20] to constant 0
INFO: [Synth 8-3295] tying undriven pin management_inst:an_lp_base_page_ability_core_i[19] to constant 0
INFO: [Synth 8-3295] tying undriven pin management_inst:an_lp_base_page_ability_core_i[18] to constant 0
INFO: [Synth 8-3295] tying undriven pin management_inst:an_lp_base_page_ability_core_i[17] to constant 0
INFO: [Synth 8-3295] tying undriven pin management_inst:an_lp_base_page_ability_core_i[16] to constant 0
INFO: [Synth 8-3295] tying undriven pin management_inst:an_lp_base_page_ability_core_i[15] to constant 0
INFO: [Synth 8-3295] tying undriven pin management_inst:an_lp_base_page_ability_core_i[14] to constant 0
INFO: [Synth 8-3295] tying undriven pin management_inst:an_lp_base_page_ability_core_i[13] to constant 0
INFO: [Synth 8-3295] tying undriven pin management_inst:an_lp_base_page_ability_core_i[12] to constant 0
INFO: [Synth 8-3295] tying undriven pin management_inst:an_lp_base_page_ability_core_i[11] to constant 0
INFO: [Synth 8-3295] tying undriven pin management_inst:an_lp_base_page_ability_core_i[10] to constant 0
INFO: [Synth 8-3295] tying undriven pin management_inst:an_lp_base_page_ability_core_i[9] to constant 0
INFO: [Synth 8-3295] tying undriven pin management_inst:an_lp_base_page_ability_core_i[8] to constant 0
INFO: [Synth 8-3295] tying undriven pin management_inst:an_lp_base_page_ability_core_i[7] to constant 0
INFO: [Synth 8-3295] tying undriven pin management_inst:an_lp_base_page_ability_core_i[6] to constant 0
INFO: [Synth 8-3295] tying undriven pin management_inst:an_lp_base_page_ability_core_i[5] to constant 0
INFO: [Synth 8-3295] tying undriven pin management_inst:an_lp_base_page_ability_core_i[4] to constant 0
INFO: [Synth 8-3295] tying undriven pin management_inst:an_lp_base_page_ability_core_i[3] to constant 0
INFO: [Synth 8-3295] tying undriven pin management_inst:an_lp_base_page_ability_core_i[2] to constant 0
INFO: [Synth 8-3295] tying undriven pin management_inst:an_lp_base_page_ability_core_i[1] to constant 0
INFO: [Synth 8-3295] tying undriven pin management_inst:an_lp_base_page_ability_core_i[0] to constant 0
INFO: [Synth 8-3295] tying undriven pin management_inst:an_lp_xnp_toggle_core_i to constant 0
INFO: [Synth 8-3295] tying undriven pin management_inst:an_lp_xnp_core_i[47] to constant 0
INFO: [Synth 8-3295] tying undriven pin management_inst:an_lp_xnp_core_i[46] to constant 0
INFO: [Synth 8-3295] tying undriven pin management_inst:an_lp_xnp_core_i[45] to constant 0
INFO: [Synth 8-3295] tying undriven pin management_inst:an_lp_xnp_core_i[44] to constant 0
INFO: [Synth 8-3295] tying undriven pin management_inst:an_lp_xnp_core_i[43] to constant 0
INFO: [Synth 8-3295] tying undriven pin management_inst:an_lp_xnp_core_i[42] to constant 0
INFO: [Synth 8-3295] tying undriven pin management_inst:an_lp_xnp_core_i[41] to constant 0
INFO: [Synth 8-3295] tying undriven pin management_inst:an_lp_xnp_core_i[40] to constant 0
INFO: [Synth 8-3295] tying undriven pin management_inst:an_lp_xnp_core_i[39] to constant 0
INFO: [Synth 8-3295] tying undriven pin management_inst:an_lp_xnp_core_i[38] to constant 0
INFO: [Synth 8-3295] tying undriven pin management_inst:an_lp_xnp_core_i[37] to constant 0
INFO: [Synth 8-3295] tying undriven pin management_inst:an_lp_xnp_core_i[36] to constant 0
INFO: [Common 17-14] Message 'Synth 8-3295' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Netlist 29-17] Analyzing 206 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
Loading clock regions from /opt/Xilinx/Vivado/2013.3/data/parts/xilinx/virtex7/virtex7/xc7vx690t/ClockRegion.xml
Loading clock buffers from /opt/Xilinx/Vivado/2013.3/data/parts/xilinx/virtex7/virtex7/xc7vx690t/ClockBuffers.xml
Loading clock placement rules from /opt/Xilinx/Vivado/2013.3/data/parts/xilinx/virtex7/ClockPlacerRules.xml
Loading package pin functions from /opt/Xilinx/Vivado/2013.3/data/parts/xilinx/virtex7/PinFunctions.xml...
Loading package from /opt/Xilinx/Vivado/2013.3/data/parts/xilinx/virtex7/virtex7/xc7vx690t/ffg1761/Package.xml
Loading io standards from /opt/Xilinx/Vivado/2013.3/data/./parts/xilinx/virtex7/IOStandards.xml
Loading device configuration modes from /opt/Xilinx/Vivado/2013.3/data/parts/xilinx/virtex7/ConfigModes.xml
INFO: [Common 17-78] Attempting to get a license: Internal_bitstream
WARNING: [Common 17-301] Failed to get a license: Internal_bitstream

Processing XDC Constraints
Parsing XDC File [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/synth/ten_gig_eth_pcs_pma_ip_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/synth/ten_gig_eth_pcs_pma_ip_ooc.xdc] for cell 'inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/synth/ten_gig_eth_pcs_pma_ip_ooc.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.runs/ten_gig_eth_pcs_pma_ip_synth_1/.Xil/ten_gig_eth_pcs_pma_ip_propImpl.xdc].
Resolution: To avoid this warning, exclude constraints listed in [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.runs/ten_gig_eth_pcs_pma_ip_synth_1/.Xil/ten_gig_eth_pcs_pma_ip_propImpl.xdc] from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/synth/ten_gig_eth_pcs_pma_ip.xdc] for cell 'inst'
Finished Parsing XDC File [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/synth/ten_gig_eth_pcs_pma_ip.xdc] for cell 'inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/synth/ten_gig_eth_pcs_pma_ip.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.runs/ten_gig_eth_pcs_pma_ip_synth_1/.Xil/ten_gig_eth_pcs_pma_ip_propImpl.xdc].
Resolution: To avoid this warning, exclude constraints listed in [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.runs/ten_gig_eth_pcs_pma_ip_synth_1/.Xil/ten_gig_eth_pcs_pma_ip_propImpl.xdc] from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.runs/ten_gig_eth_pcs_pma_ip_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.runs/ten_gig_eth_pcs_pma_ip_synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.runs/ten_gig_eth_pcs_pma_ip_synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.runs/ten_gig_eth_pcs_pma_ip_synth_1/.Xil/ten_gig_eth_pcs_pma_ip_propImpl.xdc].
Resolution: To avoid this warning, exclude constraints listed in [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.runs/ten_gig_eth_pcs_pma_ip_synth_1/.Xil/ten_gig_eth_pcs_pma_ip_propImpl.xdc] from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/synth/ten_gig_eth_pcs_pma_ip_clocks.xdc] for cell 'inst'
Finished Parsing XDC File [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/synth/ten_gig_eth_pcs_pma_ip_clocks.xdc] for cell 'inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/synth/ten_gig_eth_pcs_pma_ip_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.runs/ten_gig_eth_pcs_pma_ip_synth_1/.Xil/ten_gig_eth_pcs_pma_ip_propImpl.xdc].
Resolution: To avoid this warning, exclude constraints listed in [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.runs/ten_gig_eth_pcs_pma_ip_synth_1/.Xil/ten_gig_eth_pcs_pma_ip_propImpl.xdc] from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 206 instances were transformed.
  FDE => FDRE: 138 instances
  FDR => FDRE: 6 instances
  MUXCY_L => MUXCY: 62 instances

Start RTL Optimization : Time (s): cpu = 00:00:56 ; elapsed = 00:00:57 . Memory (MB): peak = 1412.145 ; gain = 697.887

---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true. (constraint file  /root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.runs/ten_gig_eth_pcs_pma_ip_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:58 ; elapsed = 00:00:59 . Memory (MB): peak = 1412.145 ; gain = 697.887
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Finished RTL Optimization : Time (s): cpu = 00:00:58 ; elapsed = 00:00:59 . Memory (MB): peak = 1412.145 ; gain = 697.887
---------------------------------------------------------------------------------

INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'ten_gig_eth_pcs_pma_v4_0_tx_pcs_fsm'
INFO: [Synth 8-802] inferred FSM for state register 'mcp1_state_reg' in module 'ten_gig_eth_pcs_pma_v4_0_rx_ber_mon_fsm'
INFO: [Synth 8-802] inferred FSM for state register 'mcp1_state_reg' in module 'ten_gig_eth_pcs_pma_v4_0_rx_pcs_fsm'
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'ten_gig_eth_pcs_pma_v4_0_tx_pcs_fsm'
INFO: [Synth 8-3354] encoded FSM with state register 'mcp1_state_reg' using encoding 'one-hot' in module 'ten_gig_eth_pcs_pma_v4_0_rx_ber_mon_fsm'
INFO: [Synth 8-3354] encoded FSM with state register 'mcp1_state_reg' using encoding 'one-hot' in module 'ten_gig_eth_pcs_pma_v4_0_rx_pcs_fsm'

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7vx690tffg1761-2
Part Resources:
DSPs: 3600 (col length:200)
BRAMs: 2940 (col length: RAMB8 0 RAMB16 0 RAMB18 200 RAMB36 100)
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:21 ; elapsed = 00:01:22 . Memory (MB): peak = 1441.148 ; gain = 726.891
---------------------------------------------------------------------------------


---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3332] Sequential element (\reg_3_65521_all/q_reg[15] ) is unused and will be removed from module ten_gig_eth_pcs_pma_v4_0_common_ieee_registers.
INFO: [Synth 8-3332] Sequential element (\reg_3_65521_all/q_reg[14] ) is unused and will be removed from module ten_gig_eth_pcs_pma_v4_0_common_ieee_registers.
INFO: [Synth 8-3332] Sequential element (\reg_3_65521_all/q_reg[13] ) is unused and will be removed from module ten_gig_eth_pcs_pma_v4_0_common_ieee_registers.
INFO: [Synth 8-3332] Sequential element (\reg_3_65521_all/q_reg[12] ) is unused and will be removed from module ten_gig_eth_pcs_pma_v4_0_common_ieee_registers.
INFO: [Synth 8-3332] Sequential element (\reg_3_65521_all/q_reg[11] ) is unused and will be removed from module ten_gig_eth_pcs_pma_v4_0_common_ieee_registers.
INFO: [Synth 8-3332] Sequential element (\reg_3_65521_all/q_reg[10] ) is unused and will be removed from module ten_gig_eth_pcs_pma_v4_0_common_ieee_registers.
INFO: [Synth 8-3332] Sequential element (\reg_3_65522_all/q_reg[15] ) is unused and will be removed from module ten_gig_eth_pcs_pma_v4_0_common_ieee_registers.
INFO: [Synth 8-3332] Sequential element (\reg_3_65522_all/q_reg[14] ) is unused and will be removed from module ten_gig_eth_pcs_pma_v4_0_common_ieee_registers.
INFO: [Synth 8-3332] Sequential element (\reg_3_65522_all/q_reg[13] ) is unused and will be removed from module ten_gig_eth_pcs_pma_v4_0_common_ieee_registers.
INFO: [Synth 8-3332] Sequential element (\reg_3_65522_all/q_reg[12] ) is unused and will be removed from module ten_gig_eth_pcs_pma_v4_0_common_ieee_registers.
INFO: [Synth 8-3332] Sequential element (\reg_3_65522_all/q_reg[11] ) is unused and will be removed from module ten_gig_eth_pcs_pma_v4_0_common_ieee_registers.
INFO: [Synth 8-3332] Sequential element (\reg_3_65522_all/q_reg[10] ) is unused and will be removed from module ten_gig_eth_pcs_pma_v4_0_common_ieee_registers.
INFO: [Synth 8-3332] Sequential element (\reg_3_65522_all/q_reg[9] ) is unused and will be removed from module ten_gig_eth_pcs_pma_v4_0_common_ieee_registers.
INFO: [Synth 8-3332] Sequential element (\reg_3_65522_all/q_reg[8] ) is unused and will be removed from module ten_gig_eth_pcs_pma_v4_0_common_ieee_registers.
INFO: [Synth 8-3332] Sequential element (\reg_3_65522_all/q_reg[7] ) is unused and will be removed from module ten_gig_eth_pcs_pma_v4_0_common_ieee_registers.
INFO: [Synth 8-3332] Sequential element (\reg_3_65522_all/q_reg[6] ) is unused and will be removed from module ten_gig_eth_pcs_pma_v4_0_common_ieee_registers.
INFO: [Synth 8-3332] Sequential element (\reg_3_65522_all/q_reg[5] ) is unused and will be removed from module ten_gig_eth_pcs_pma_v4_0_common_ieee_registers.
INFO: [Synth 8-3332] Sequential element (\reg_3_65522_all/q_reg[4] ) is unused and will be removed from module ten_gig_eth_pcs_pma_v4_0_common_ieee_registers.
INFO: [Synth 8-3332] Sequential element (\reg_3_65522_all/q_reg[3] ) is unused and will be removed from module ten_gig_eth_pcs_pma_v4_0_common_ieee_registers.
INFO: [Synth 8-3332] Sequential element (\reg_3_65522_all/q_reg[2] ) is unused and will be removed from module ten_gig_eth_pcs_pma_v4_0_common_ieee_registers.
INFO: [Synth 8-3332] Sequential element (\reg_3_65522_all/q_reg[1] ) is unused and will be removed from module ten_gig_eth_pcs_pma_v4_0_common_ieee_registers.
INFO: [Synth 8-3332] Sequential element (\reg_3_65522_all/q_reg[0] ) is unused and will be removed from module ten_gig_eth_pcs_pma_v4_0_common_ieee_registers.
INFO: [Synth 8-3332] Sequential element (\reg_3_65521_all/q_reg[15] ) is unused and will be removed from module ten_gig_eth_pcs_pma_v4_0_common_ieee_registers.
INFO: [Synth 8-3332] Sequential element (\reg_3_65521_all/q_reg[14] ) is unused and will be removed from module ten_gig_eth_pcs_pma_v4_0_common_ieee_registers.
INFO: [Synth 8-3332] Sequential element (\reg_3_65521_all/q_reg[13] ) is unused and will be removed from module ten_gig_eth_pcs_pma_v4_0_common_ieee_registers.
INFO: [Synth 8-3332] Sequential element (\reg_3_65521_all/q_reg[12] ) is unused and will be removed from module ten_gig_eth_pcs_pma_v4_0_common_ieee_registers.
INFO: [Synth 8-3332] Sequential element (\reg_3_65521_all/q_reg[11] ) is unused and will be removed from module ten_gig_eth_pcs_pma_v4_0_common_ieee_registers.
INFO: [Synth 8-3332] Sequential element (\reg_3_65521_all/q_reg[10] ) is unused and will be removed from module ten_gig_eth_pcs_pma_v4_0_common_ieee_registers.
WARNING: [Synth 8-3332] Sequential element (\asynch_fifo_i/rag_writesync1_reg[4] ) is unused and will be removed from module ten_gig_eth_pcs_pma_v4_0_txratefifo.
WARNING: [Synth 8-3332] Sequential element (\asynch_fifo_i/rag_writesync1_reg[3] ) is unused and will be removed from module ten_gig_eth_pcs_pma_v4_0_txratefifo.
WARNING: [Synth 8-3332] Sequential element (\asynch_fifo_i/rag_writesync1_reg[2] ) is unused and will be removed from module ten_gig_eth_pcs_pma_v4_0_txratefifo.
WARNING: [Synth 8-3332] Sequential element (\asynch_fifo_i/rag_writesync1_reg[1] ) is unused and will be removed from module ten_gig_eth_pcs_pma_v4_0_txratefifo.
WARNING: [Synth 8-3332] Sequential element (\asynch_fifo_i/rag_writesync1_reg[0] ) is unused and will be removed from module ten_gig_eth_pcs_pma_v4_0_txratefifo.
WARNING: [Synth 8-3332] Sequential element (\asynch_fifo_i/rag_writesync2_reg[4] ) is unused and will be removed from module ten_gig_eth_pcs_pma_v4_0_txratefifo.
WARNING: [Synth 8-3332] Sequential element (\asynch_fifo_i/rag_writesync2_reg[3] ) is unused and will be removed from module ten_gig_eth_pcs_pma_v4_0_txratefifo.
WARNING: [Synth 8-3332] Sequential element (\asynch_fifo_i/rag_writesync2_reg[2] ) is unused and will be removed from module ten_gig_eth_pcs_pma_v4_0_txratefifo.
WARNING: [Synth 8-3332] Sequential element (\asynch_fifo_i/rag_writesync2_reg[1] ) is unused and will be removed from module ten_gig_eth_pcs_pma_v4_0_txratefifo.
WARNING: [Synth 8-3332] Sequential element (\asynch_fifo_i/rag_writesync2_reg[0] ) is unused and will be removed from module ten_gig_eth_pcs_pma_v4_0_txratefifo.
WARNING: [Synth 8-3332] Sequential element (\asynch_fifo_i/rag_writesync_reg[4] ) is unused and will be removed from module ten_gig_eth_pcs_pma_v4_0_txratefifo.
WARNING: [Synth 8-3332] Sequential element (\asynch_fifo_i/rag_writesync_reg[3] ) is unused and will be removed from module ten_gig_eth_pcs_pma_v4_0_txratefifo.
WARNING: [Synth 8-3332] Sequential element (\asynch_fifo_i/rag_writesync_reg[2] ) is unused and will be removed from module ten_gig_eth_pcs_pma_v4_0_txratefifo.
WARNING: [Synth 8-3332] Sequential element (\asynch_fifo_i/rag_writesync_reg[1] ) is unused and will be removed from module ten_gig_eth_pcs_pma_v4_0_txratefifo.
WARNING: [Synth 8-3332] Sequential element (\asynch_fifo_i/rag_writesync_reg[0] ) is unused and will be removed from module ten_gig_eth_pcs_pma_v4_0_txratefifo.
WARNING: [Synth 8-3332] Sequential element (\asynch_fifo_i/wr_addr_pipe0_reg[4] ) is unused and will be removed from module ten_gig_eth_pcs_pma_v4_0_txratefifo.
WARNING: [Synth 8-3332] Sequential element (\asynch_fifo_i/wr_addr_pipe0_reg[3] ) is unused and will be removed from module ten_gig_eth_pcs_pma_v4_0_txratefifo.
WARNING: [Synth 8-3332] Sequential element (\asynch_fifo_i/wr_addr_pipe0_reg[2] ) is unused and will be removed from module ten_gig_eth_pcs_pma_v4_0_txratefifo.
WARNING: [Synth 8-3332] Sequential element (\asynch_fifo_i/wr_addr_pipe0_reg[1] ) is unused and will be removed from module ten_gig_eth_pcs_pma_v4_0_txratefifo.
WARNING: [Synth 8-3332] Sequential element (\asynch_fifo_i/wr_addr_pipe0_reg[0] ) is unused and will be removed from module ten_gig_eth_pcs_pma_v4_0_txratefifo.
WARNING: [Synth 8-3332] Sequential element (\asynch_fifo_i/wr_addr_pipe1_reg[4] ) is unused and will be removed from module ten_gig_eth_pcs_pma_v4_0_txratefifo.
WARNING: [Synth 8-3332] Sequential element (\asynch_fifo_i/wr_addr_pipe1_reg[3] ) is unused and will be removed from module ten_gig_eth_pcs_pma_v4_0_txratefifo.
WARNING: [Synth 8-3332] Sequential element (\asynch_fifo_i/wr_addr_pipe1_reg[2] ) is unused and will be removed from module ten_gig_eth_pcs_pma_v4_0_txratefifo.
WARNING: [Synth 8-3332] Sequential element (\asynch_fifo_i/wr_addr_pipe1_reg[1] ) is unused and will be removed from module ten_gig_eth_pcs_pma_v4_0_txratefifo.
WARNING: [Synth 8-3332] Sequential element (\asynch_fifo_i/wr_addr_pipe1_reg[0] ) is unused and will be removed from module ten_gig_eth_pcs_pma_v4_0_txratefifo.
WARNING: [Synth 8-3332] Sequential element (\asynch_fifo_i/wr_addr_pipe_reg[4] ) is unused and will be removed from module ten_gig_eth_pcs_pma_v4_0_txratefifo.
WARNING: [Synth 8-3332] Sequential element (\asynch_fifo_i/wr_addr_pipe_reg[3] ) is unused and will be removed from module ten_gig_eth_pcs_pma_v4_0_txratefifo.
WARNING: [Synth 8-3332] Sequential element (\asynch_fifo_i/wr_addr_pipe_reg[2] ) is unused and will be removed from module ten_gig_eth_pcs_pma_v4_0_txratefifo.
WARNING: [Synth 8-3332] Sequential element (\asynch_fifo_i/wr_addr_pipe_reg[1] ) is unused and will be removed from module ten_gig_eth_pcs_pma_v4_0_txratefifo.
WARNING: [Synth 8-3332] Sequential element (\asynch_fifo_i/wr_addr_pipe_reg[0] ) is unused and will be removed from module ten_gig_eth_pcs_pma_v4_0_txratefifo.
WARNING: [Synth 8-3332] Sequential element (\asynch_fifo_i/status_reg[4] ) is unused and will be removed from module ten_gig_eth_pcs_pma_v4_0_txratefifo.
WARNING: [Synth 8-3332] Sequential element (\asynch_fifo_i/status_reg[3] ) is unused and will be removed from module ten_gig_eth_pcs_pma_v4_0_txratefifo.
WARNING: [Synth 8-3332] Sequential element (\asynch_fifo_i/status_reg[2] ) is unused and will be removed from module ten_gig_eth_pcs_pma_v4_0_txratefifo.
WARNING: [Synth 8-3332] Sequential element (\asynch_fifo_i/status_reg[1] ) is unused and will be removed from module ten_gig_eth_pcs_pma_v4_0_txratefifo.
WARNING: [Synth 8-3332] Sequential element (\asynch_fifo_i/status_reg[0] ) is unused and will be removed from module ten_gig_eth_pcs_pma_v4_0_txratefifo.
WARNING: [Synth 8-3332] Sequential element (\asynch_fifo_i/status_reg[3] ) is unused and will be removed from module ten_gig_eth_pcs_pma_v4_0_elastic_buffer.
WARNING: [Synth 8-3332] Sequential element (\asynch_fifo_i/status_reg[2] ) is unused and will be removed from module ten_gig_eth_pcs_pma_v4_0_elastic_buffer.
WARNING: [Synth 8-3332] Sequential element (\asynch_fifo_i/status_reg[1] ) is unused and will be removed from module ten_gig_eth_pcs_pma_v4_0_elastic_buffer.
WARNING: [Synth 8-3332] Sequential element (\asynch_fifo_i/status_reg[0] ) is unused and will be removed from module ten_gig_eth_pcs_pma_v4_0_elastic_buffer.
WARNING: [Synth 8-3332] Sequential element (\asynch_fifo_i/status_reg[3] ) is unused and will be removed from module ten_gig_eth_pcs_pma_v4_0_elastic_buffer.
WARNING: [Synth 8-3332] Sequential element (\asynch_fifo_i/status_reg[2] ) is unused and will be removed from module ten_gig_eth_pcs_pma_v4_0_elastic_buffer.
WARNING: [Synth 8-3332] Sequential element (\asynch_fifo_i/status_reg[1] ) is unused and will be removed from module ten_gig_eth_pcs_pma_v4_0_elastic_buffer.
WARNING: [Synth 8-3332] Sequential element (\asynch_fifo_i/status_reg[0] ) is unused and will be removed from module ten_gig_eth_pcs_pma_v4_0_elastic_buffer.
WARNING: [Synth 8-3332] Sequential element (\ieee_registers_i/addr_reg_reg[20] ) is unused and will be removed from module ten_gig_eth_pcs_pma_v4_0_management_top.
WARNING: [Synth 8-3332] Sequential element (\ieee_registers_i/addr_reg_reg[19] ) is unused and will be removed from module ten_gig_eth_pcs_pma_v4_0_management_top.
WARNING: [Synth 8-3332] Sequential element (\ieee_registers_i/addr_reg_reg[18] ) is unused and will be removed from module ten_gig_eth_pcs_pma_v4_0_management_top.
WARNING: [Synth 8-3332] Sequential element (\ieee_registers_i/addr_reg_reg[17] ) is unused and will be removed from module ten_gig_eth_pcs_pma_v4_0_management_top.
WARNING: [Synth 8-3332] Sequential element (\ieee_registers_i/addr_reg_reg[16] ) is unused and will be removed from module ten_gig_eth_pcs_pma_v4_0_management_top.
WARNING: [Synth 8-3332] Sequential element (\ieee_registers_i/addr_reg_reg[15] ) is unused and will be removed from module ten_gig_eth_pcs_pma_v4_0_management_top.
WARNING: [Synth 8-3332] Sequential element (\ieee_registers_i/addr_reg_reg[14] ) is unused and will be removed from module ten_gig_eth_pcs_pma_v4_0_management_top.
WARNING: [Synth 8-3332] Sequential element (\ieee_registers_i/addr_reg_reg[13] ) is unused and will be removed from module ten_gig_eth_pcs_pma_v4_0_management_top.
WARNING: [Synth 8-3332] Sequential element (\ieee_registers_i/addr_reg_reg[12] ) is unused and will be removed from module ten_gig_eth_pcs_pma_v4_0_management_top.
WARNING: [Synth 8-3332] Sequential element (\ieee_registers_i/addr_reg_reg[11] ) is unused and will be removed from module ten_gig_eth_pcs_pma_v4_0_management_top.
WARNING: [Synth 8-3332] Sequential element (\ieee_registers_i/addr_reg_reg[10] ) is unused and will be removed from module ten_gig_eth_pcs_pma_v4_0_management_top.
WARNING: [Synth 8-3332] Sequential element (\ieee_registers_i/addr_reg_reg[9] ) is unused and will be removed from module ten_gig_eth_pcs_pma_v4_0_management_top.
WARNING: [Synth 8-3332] Sequential element (\ieee_registers_i/addr_reg_reg[8] ) is unused and will be removed from module ten_gig_eth_pcs_pma_v4_0_management_top.
WARNING: [Synth 8-3332] Sequential element (\ieee_registers_i/addr_reg_reg[7] ) is unused and will be removed from module ten_gig_eth_pcs_pma_v4_0_management_top.
WARNING: [Synth 8-3332] Sequential element (\ieee_registers_i/addr_reg_reg[6] ) is unused and will be removed from module ten_gig_eth_pcs_pma_v4_0_management_top.
WARNING: [Synth 8-3332] Sequential element (\ieee_registers_i/addr_reg_reg[5] ) is unused and will be removed from module ten_gig_eth_pcs_pma_v4_0_management_top.
WARNING: [Synth 8-3332] Sequential element (\ieee_registers_i/addr_reg_reg[4] ) is unused and will be removed from module ten_gig_eth_pcs_pma_v4_0_management_top.
WARNING: [Synth 8-3332] Sequential element (\ieee_registers_i/addr_reg_reg[3] ) is unused and will be removed from module ten_gig_eth_pcs_pma_v4_0_management_top.
WARNING: [Synth 8-3332] Sequential element (\ieee_registers_i/addr_reg_reg[2] ) is unused and will be removed from module ten_gig_eth_pcs_pma_v4_0_management_top.
WARNING: [Synth 8-3332] Sequential element (\ieee_registers_i/addr_reg_reg[1] ) is unused and will be removed from module ten_gig_eth_pcs_pma_v4_0_management_top.
WARNING: [Synth 8-3332] Sequential element (\ieee_registers_i/addr_reg_reg[0] ) is unused and will be removed from module ten_gig_eth_pcs_pma_v4_0_management_top.
WARNING: [Synth 8-3332] Sequential element (\management_cs_i/ipif_access_inst/read_addr_reg[20] ) is unused and will be removed from module ten_gig_eth_pcs_pma_v4_0_management_top.
WARNING: [Synth 8-3332] Sequential element (\management_cs_i/ipif_access_inst/read_addr_reg[19] ) is unused and will be removed from module ten_gig_eth_pcs_pma_v4_0_management_top.
WARNING: [Synth 8-3332] Sequential element (\management_cs_i/ipif_access_inst/read_addr_reg[18] ) is unused and will be removed from module ten_gig_eth_pcs_pma_v4_0_management_top.
WARNING: [Synth 8-3332] Sequential element (\management_cs_i/ipif_access_inst/read_addr_reg[17] ) is unused and will be removed from module ten_gig_eth_pcs_pma_v4_0_management_top.
WARNING: [Synth 8-3332] Sequential element (\management_cs_i/ipif_access_inst/read_addr_reg[16] ) is unused and will be removed from module ten_gig_eth_pcs_pma_v4_0_management_top.
INFO: [Synth 8-4471] merging register 'ieee_registers_i/common_reg_block/reg_1_8_10/re_prev_reg' into 'ieee_registers_i/common_reg_block/reg_1_8_11/re_prev_reg' [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v4_0/hdl/ten_gig_eth_pcs_pma_v4_0_g_register.v:148]
INFO: [Synth 8-4471] merging register 'ieee_registers_i/common_reg_block/reg_3_8_10/re_prev_reg' into 'ieee_registers_i/common_reg_block/reg_3_8_11/re_prev_reg' [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v4_0/hdl/ten_gig_eth_pcs_pma_v4_0_g_register.v:148]
INFO: [Synth 8-4471] merging register 'ieee_registers_i/common_reg_block/reg_3_33_14/re_prev_reg' into 'ieee_registers_i/common_reg_block/reg_3_33_15/re_prev_reg' [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v4_0/hdl/ten_gig_eth_pcs_pma_v4_0_g_register.v:148]
INFO: [Synth 8-4471] merging register 'ieee_registers_i/common_reg_block/reg_3_33_13_8/re_prev_reg' into 'ieee_registers_i/common_reg_block/reg_3_33_15/re_prev_reg' [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v4_0/hdl/ten_gig_eth_pcs_pma_v4_0_g_register.v:148]
INFO: [Synth 8-4471] merging register 'ieee_registers_i/common_reg_block/reg_3_33_7_0/re_prev_reg' into 'ieee_registers_i/common_reg_block/reg_3_33_15/re_prev_reg' [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v4_0/hdl/ten_gig_eth_pcs_pma_v4_0_g_register.v:148]
WARNING: [Synth 8-3332] Sequential element (\ieee_registers_i/common_reg_block/reg_3_65521_all/q_reg[15] ) is unused and will be removed from module ten_gig_eth_pcs_pma_v4_0_management_top.
WARNING: [Synth 8-3332] Sequential element (\ieee_registers_i/common_reg_block/reg_3_65521_all/q_reg[14] ) is unused and will be removed from module ten_gig_eth_pcs_pma_v4_0_management_top.
WARNING: [Synth 8-3332] Sequential element (\ieee_registers_i/common_reg_block/reg_3_65521_all/q_reg[13] ) is unused and will be removed from module ten_gig_eth_pcs_pma_v4_0_management_top.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:01:24 ; elapsed = 00:01:25 . Memory (MB): peak = 1451.160 ; gain = 736.902
---------------------------------------------------------------------------------


---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:01:45 ; elapsed = 00:01:47 . Memory (MB): peak = 1540.777 ; gain = 826.520
---------------------------------------------------------------------------------


---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:47 ; elapsed = 00:01:49 . Memory (MB): peak = 1540.777 ; gain = 826.520
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:48 ; elapsed = 00:01:50 . Memory (MB): peak = 1540.777 ; gain = 826.520
---------------------------------------------------------------------------------


---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:57 ; elapsed = 00:02:00 . Memory (MB): peak = 1580.004 ; gain = 865.746
---------------------------------------------------------------------------------


---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:58 ; elapsed = 00:02:00 . Memory (MB): peak = 1581.863 ; gain = 867.605
---------------------------------------------------------------------------------


Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+

---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:58 ; elapsed = 00:02:00 . Memory (MB): peak = 1581.863 ; gain = 867.605
---------------------------------------------------------------------------------


---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:59 ; elapsed = 00:02:01 . Memory (MB): peak = 1581.863 ; gain = 867.605
---------------------------------------------------------------------------------


---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------------+------+
|      |Cell            |Count |
+------+----------------+------+
|1     |BUFH            |     1|
|2     |CARRY4          |    36|
|3     |GTHE2_CHANNEL_1 |     1|
|4     |LUT1            |   148|
|5     |LUT2            |   234|
|6     |LUT3            |   447|
|7     |LUT4            |   239|
|8     |LUT5            |   450|
|9     |LUT6            |  1119|
|10    |MUXCY_L         |    62|
|11    |MUXF7           |     5|
|12    |RAM32M          |    23|
|13    |FDCE            |    93|
|14    |FDE             |   138|
|15    |FDPE            |    38|
|16    |FDR             |     6|
|17    |FDRE            |  1934|
|18    |FDSE            |   178|
+------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:59 ; elapsed = 00:02:01 . Memory (MB): peak = 1581.863 ; gain = 867.605
---------------------------------------------------------------------------------

Synthesis finished with 0 errors, 0 critical warnings and 80 warnings.
Synthesis Optimization Complete : Time (s): cpu = 00:01:59 ; elapsed = 00:02:01 . Memory (MB): peak = 1581.863 ; gain = 867.605
INFO: [Netlist 29-17] Analyzing 229 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Opt 31-138] Pushed 0 inverter(s).
Parsing XDC File [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/synth/ten_gig_eth_pcs_pma_ip_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/synth/ten_gig_eth_pcs_pma_ip_ooc.xdc] for cell 'inst'
Parsing XDC File [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/synth/ten_gig_eth_pcs_pma_ip.xdc] for cell 'inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/synth/ten_gig_eth_pcs_pma_ip.xdc:48]
Finished Parsing XDC File [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/synth/ten_gig_eth_pcs_pma_ip.xdc] for cell 'inst'
Parsing XDC File [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/synth/ten_gig_eth_pcs_pma_ip_clocks.xdc] for cell 'inst'
Finished Parsing XDC File [/root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/synth/ten_gig_eth_pcs_pma_ip_clocks.xdc] for cell 'inst'
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 189 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 22 instances
  FDE => FDRE: 138 instances
  FDR => FDRE: 6 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 23 instances

INFO: [Common 17-83] Releasing license: Synthesis
363 Infos, 73 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:14 ; elapsed = 00:02:16 . Memory (MB): peak = 2091.066 ; gain = 1262.809
# rename_ref -prefix_all ten_gig_eth_pcs_pma_ip
INFO: [Coretcl 2-1174] Renamed 98 cell refs.
# write_checkpoint -noxdef ten_gig_eth_pcs_pma_ip.dcp
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk156" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "dclk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "txusrclk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "txusrclk2" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# report_utilization -file ten_gig_eth_pcs_pma_ip_utilization_synth.rpt -pb ten_gig_eth_pcs_pma_ip_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.26 . Memory (MB): peak = 2096.090 ; gain = 0.000
# if { [catch {
#   file copy -force /root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.runs/ten_gig_eth_pcs_pma_ip_synth_1/ten_gig_eth_pcs_pma_ip.dcp /root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_ip.dcp
#   write_verilog -force -mode synth_stub /root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_ip_stub.v
#   write_verilog -force -mode funcsim /root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_ip_funcsim.v
#   write_vhdl -force -mode funcsim /root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_ip_funcsim.vhdl
# } _RESULT ] } { 
#   puts "Critical Warning: Unable to successfully create or copy supporting IP files."
# }
INFO: [Common 17-206] Exiting Vivado at Thu Oct 24 13:46:30 2013...
