m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dG:/ModelSim/ms file/UART
vmem_interfacing
Z0 DXx6 sv_std 3 std 0 22 AD7iAPLo6nTIKk<N0eo=D3
!s110 1751212493
!i10b 1
!s100 1g1`V7:iHdKda_dcile?I1
Ic]8^XPQYci5<NV:_:k:1[3
Z1 VDg1SIo80bB@j0V0VzS_@n1
Z2 !s105 mem_interface_sv_unit
S1
Z3 dE:/Course/Projects/VGAcontroller/Modelsim
w1751209367
8E:/Course/Projects/VGAcontroller/Modelsim/mem_interface.sv
FE:/Course/Projects/VGAcontroller/Modelsim/mem_interface.sv
L0 1
Z4 OV;L;10.5b;63
r1
!s85 0
31
Z5 !s108 1751212493.000000
!s107 E:/Course/Projects/VGAcontroller/Modelsim/mem_interface.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|E:/Course/Projects/VGAcontroller/Modelsim/mem_interface.sv|
!i113 1
Z6 o-work work -sv
Z7 tCvgOpt 0
vtb_top_module
R0
Z8 !s110 1751212494
!i10b 1
!s100 XE^Lb1j1SF`AAl4Szf9K00
ILjM@J=GJ6=;^Z8eQaAR>F0
R1
!s105 tb_top_module_sv_unit
S1
R3
w1751209411
8E:/Course/Projects/VGAcontroller/Modelsim/tb_top_module.sv
FE:/Course/Projects/VGAcontroller/Modelsim/tb_top_module.sv
L0 4
R4
r1
!s85 0
31
R5
!s107 E:/Course/Projects/VGAcontroller/Modelsim/tb_top_module.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|E:/Course/Projects/VGAcontroller/Modelsim/tb_top_module.sv|
!i113 1
R6
R7
vtb_vga_timing
R0
R8
!i10b 1
!s100 `MCAL>:Y5C@GAb`mREW`R0
IO0zFg?o<B4lD^XP4SmbmA3
R1
!s105 tb_vga_timing_sv_unit
S1
R3
w1751145384
8E:/Course/Projects/VGAcontroller/Modelsim/tb_vga_timing.sv
FE:/Course/Projects/VGAcontroller/Modelsim/tb_vga_timing.sv
L0 3
R4
r1
!s85 0
31
Z9 !s108 1751212494.000000
!s107 E:/Course/Projects/VGAcontroller/Modelsim/tb_vga_timing.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|E:/Course/Projects/VGAcontroller/Modelsim/tb_vga_timing.sv|
!i113 1
R6
R7
vtop_module
R0
R8
!i10b 1
!s100 76h64TPz98_>=d5P1B@Go3
IOFe0LKZA]W@^>[6L;Lj9i3
R1
!s105 top_module_sv_unit
S1
R3
w1751208725
8E:/Course/Projects/VGAcontroller/Modelsim/top_module.sv
FE:/Course/Projects/VGAcontroller/Modelsim/top_module.sv
L0 1
R4
r1
!s85 0
31
R9
!s107 E:/Course/Projects/VGAcontroller/Modelsim/top_module.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|E:/Course/Projects/VGAcontroller/Modelsim/top_module.sv|
!i113 1
R6
R7
vvga_fsm_1024x768
R0
!s110 1751154675
!i10b 1
!s100 k4EJU4=dnRH;FCG>_5A750
I:77OmnWPh?WQOQoT4`;S=0
R1
Z10 !s105 vga_timing_sv_unit
S1
Z11 dG:/ModelSim/ms file/VGAcontroller
w1751154666
8G:/ModelSim/ms file/VGAcontroller/vga_timing.sv
FG:/ModelSim/ms file/VGAcontroller/vga_timing.sv
L0 1
R4
r1
!s85 0
31
!s108 1751154674.000000
!s107 G:/ModelSim/ms file/VGAcontroller/vga_timing.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|G:/ModelSim/ms file/VGAcontroller/vga_timing.sv|
!i113 1
R6
R7
vvga_timing
R0
!s110 1751212496
!i10b 1
!s100 OR;fzF5[:B6NR3^0HQJ`I0
If9YinzPFdmUgYXkI9Y3MA2
R1
R10
S1
R3
w1751208985
8E:/Course/Projects/VGAcontroller/Modelsim/vga_timing.sv
FE:/Course/Projects/VGAcontroller/Modelsim/vga_timing.sv
L0 1
R4
r1
!s85 0
31
!s108 1751212496.000000
!s107 E:/Course/Projects/VGAcontroller/Modelsim/vga_timing.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|E:/Course/Projects/VGAcontroller/Modelsim/vga_timing.sv|
!i113 1
R6
R7
vvideo_memory
R0
!s110 1746951507
!i10b 1
!s100 HCSX4K:bzY;nf>YVQf30J2
IB@`U@D3i9JFBR3REo0nMX1
R1
R2
S1
R11
w1746951008
8G:/ModelSim/ms file/VGAcontroller/mem_interface.sv
FG:/ModelSim/ms file/VGAcontroller/mem_interface.sv
L0 1
R4
r1
!s85 0
31
!s108 1746951507.000000
!s107 G:/ModelSim/ms file/VGAcontroller/mem_interface.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|G:/ModelSim/ms file/VGAcontroller/mem_interface.sv|
!i113 1
R6
R7
