Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Wed Oct 18 05:18:36 2023
| Host         : ubuntu2004 running 64-bit Ubuntu 20.04.4 LTS
| Command      : report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1 -file /home/ubuntu/course-lab_3/ReportTiming.txt
| Design       : fir
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -5.006     -259.345                    137                  528       -0.025       -3.291                    131                  528        5.500        0.000                       0                   132  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock     Waveform(ns)       Period(ns)      Frequency(MHz)
-----     ------------       ----------      --------------
axis_clk  {0.000 6.000}      12.000          83.333          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
axis_clk           -5.006     -259.345                    137                  397        0.142        0.000                      0                  397        5.500        0.000                       0                   132  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  axis_clk           axis_clk                10.921        0.000                      0                  131       -0.025       -3.291                    131                  131  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  axis_clk
  To Clock:  axis_clk

Setup :          137  Failing Endpoints,  Worst Slack       -5.006ns,  Total Violation     -259.345ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.142ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -5.006ns  (required time - arrival time)
  Source:                 sm_tready
                            (input port clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            tap_A[11]
                            (output port clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             axis_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            12.000ns  (axis_clk rise@12.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        8.971ns  (logic 5.136ns (57.256%)  route 3.834ns (42.744%))
  Logic Levels:           8  (CARRY4=2 IBUF=1 LUT4=1 LUT6=3 OBUF=1)
  Input Delay:            4.000ns
  Output Delay:           4.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  4.000     4.000    
                                                      0.000     4.000 f  sm_tready (IN)
                         net (fo=0)                   0.000     4.000    sm_tready
                                                                      f  sm_tready_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     4.972 f  sm_tready_IBUF_inst/O
                         net (fo=3, unplaced)         0.800     5.771    sm_tready_IBUF
                                                                      f  fir_state[3]_i_2/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     5.895 f  fir_state[3]_i_2/O
                         net (fo=1, unplaced)         0.449     6.344    fir_state[3]_i_2_n_0
                                                                      f  fir_state[3]_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     6.468 f  fir_state[3]_i_1/O
                         net (fo=3, unplaced)         0.467     6.935    n_fir_state[3]
                                                                      f  tap_A_OBUF[11]_inst_i_4/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     7.059 r  tap_A_OBUF[11]_inst_i_4/O
                         net (fo=15, unplaced)        0.692     7.751    tap_access_addr[5]
                                                                      r  tap_A_OBUF[7]_inst_i_2/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     8.271 r  tap_A_OBUF[7]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.009     8.280    tap_A_OBUF[7]_inst_i_2_n_0
                                                                      r  tap_A_OBUF[11]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     8.611 r  tap_A_OBUF[11]_inst_i_2/O[3]
                         net (fo=1, unplaced)         0.618     9.229    tap_A1[11]
                                                                      r  tap_A_OBUF[11]_inst_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.307     9.536 r  tap_A_OBUF[11]_inst_i_1/O
                         net (fo=1, unplaced)         0.800    10.336    tap_A_OBUF[11]
                                                                      r  tap_A_OBUF[11]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634    12.971 r  tap_A_OBUF[11]_inst/O
                         net (fo=0)                   0.000    12.971    tap_A[11]
                                                                      r  tap_A[11] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     12.000    12.000 r  
                         clock pessimism              0.000    12.000    
                         clock uncertainty           -0.035    11.965    
                         output delay                -4.000     7.965    
  -------------------------------------------------------------------
                         required time                          7.965    
                         arrival time                         -12.971    
  -------------------------------------------------------------------
                         slack                                 -5.006    

Slack (VIOLATED) :        -4.865ns  (required time - arrival time)
  Source:                 wdata[24]
                            (input port clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            tap_A[10]
                            (output port clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             axis_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            12.000ns  (axis_clk rise@12.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        8.830ns  (logic 4.226ns (47.864%)  route 4.603ns (52.136%))
  Logic Levels:           7  (IBUF=1 LUT5=1 LUT6=4 OBUF=1)
  Input Delay:            4.000ns
  Output Delay:           4.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  4.000     4.000    
                                                      0.000     4.000 r  wdata[24] (IN)
                         net (fo=0)                   0.000     4.000    wdata[24]
                                                                      r  wdata_IBUF[24]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     4.972 r  wdata_IBUF[24]_inst/O
                         net (fo=3, unplaced)         0.800     5.771    wdata_IBUF[24]
                                                                      r  fir_state[1]_i_11/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     5.895 r  fir_state[1]_i_11/O
                         net (fo=2, unplaced)         1.122     7.017    fir_state[1]_i_11_n_0
                                                                      r  fir_state[0]_i_5/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     7.141 r  fir_state[0]_i_5/O
                         net (fo=2, unplaced)         0.460     7.601    fir_state[0]_i_5_n_0
                                                                      r  fir_state[0]_i_2/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     7.725 r  fir_state[0]_i_2/O
                         net (fo=5, unplaced)         0.477     8.202    fir_state[0]_i_2_n_0
                                                                      r  tap_A_OBUF[11]_inst_i_6/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     8.326 f  tap_A_OBUF[11]_inst_i_6/O
                         net (fo=10, unplaced)        0.945     9.271    tap_A_OBUF[11]_inst_i_6_n_0
                                                                      f  tap_A_OBUF[10]_inst_i_1/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     9.395 r  tap_A_OBUF[10]_inst_i_1/O
                         net (fo=1, unplaced)         0.800    10.195    tap_A_OBUF[10]
                                                                      r  tap_A_OBUF[10]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634    12.830 r  tap_A_OBUF[10]_inst/O
                         net (fo=0)                   0.000    12.830    tap_A[10]
                                                                      r  tap_A[10] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     12.000    12.000 r  
                         clock pessimism              0.000    12.000    
                         clock uncertainty           -0.035    11.965    
                         output delay                -4.000     7.965    
  -------------------------------------------------------------------
                         required time                          7.965    
                         arrival time                         -12.830    
  -------------------------------------------------------------------
                         slack                                 -4.865    

Slack (VIOLATED) :        -4.865ns  (required time - arrival time)
  Source:                 wdata[24]
                            (input port clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            tap_A[4]
                            (output port clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             axis_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            12.000ns  (axis_clk rise@12.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        8.830ns  (logic 4.226ns (47.864%)  route 4.603ns (52.136%))
  Logic Levels:           7  (IBUF=1 LUT5=1 LUT6=4 OBUF=1)
  Input Delay:            4.000ns
  Output Delay:           4.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  4.000     4.000    
                                                      0.000     4.000 r  wdata[24] (IN)
                         net (fo=0)                   0.000     4.000    wdata[24]
                                                                      r  wdata_IBUF[24]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     4.972 r  wdata_IBUF[24]_inst/O
                         net (fo=3, unplaced)         0.800     5.771    wdata_IBUF[24]
                                                                      r  fir_state[1]_i_11/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     5.895 r  fir_state[1]_i_11/O
                         net (fo=2, unplaced)         1.122     7.017    fir_state[1]_i_11_n_0
                                                                      r  fir_state[0]_i_5/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     7.141 r  fir_state[0]_i_5/O
                         net (fo=2, unplaced)         0.460     7.601    fir_state[0]_i_5_n_0
                                                                      r  fir_state[0]_i_2/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     7.725 r  fir_state[0]_i_2/O
                         net (fo=5, unplaced)         0.477     8.202    fir_state[0]_i_2_n_0
                                                                      r  tap_A_OBUF[11]_inst_i_6/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     8.326 f  tap_A_OBUF[11]_inst_i_6/O
                         net (fo=10, unplaced)        0.945     9.271    tap_A_OBUF[11]_inst_i_6_n_0
                                                                      f  tap_A_OBUF[4]_inst_i_1/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     9.395 r  tap_A_OBUF[4]_inst_i_1/O
                         net (fo=1, unplaced)         0.800    10.195    tap_A_OBUF[4]
                                                                      r  tap_A_OBUF[4]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634    12.830 r  tap_A_OBUF[4]_inst/O
                         net (fo=0)                   0.000    12.830    tap_A[4]
                                                                      r  tap_A[4] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     12.000    12.000 r  
                         clock pessimism              0.000    12.000    
                         clock uncertainty           -0.035    11.965    
                         output delay                -4.000     7.965    
  -------------------------------------------------------------------
                         required time                          7.965    
                         arrival time                         -12.830    
  -------------------------------------------------------------------
                         slack                                 -4.865    

Slack (VIOLATED) :        -4.865ns  (required time - arrival time)
  Source:                 wdata[24]
                            (input port clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            tap_A[5]
                            (output port clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             axis_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            12.000ns  (axis_clk rise@12.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        8.830ns  (logic 4.226ns (47.864%)  route 4.603ns (52.136%))
  Logic Levels:           7  (IBUF=1 LUT5=1 LUT6=4 OBUF=1)
  Input Delay:            4.000ns
  Output Delay:           4.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  4.000     4.000    
                                                      0.000     4.000 r  wdata[24] (IN)
                         net (fo=0)                   0.000     4.000    wdata[24]
                                                                      r  wdata_IBUF[24]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     4.972 r  wdata_IBUF[24]_inst/O
                         net (fo=3, unplaced)         0.800     5.771    wdata_IBUF[24]
                                                                      r  fir_state[1]_i_11/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     5.895 r  fir_state[1]_i_11/O
                         net (fo=2, unplaced)         1.122     7.017    fir_state[1]_i_11_n_0
                                                                      r  fir_state[0]_i_5/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     7.141 r  fir_state[0]_i_5/O
                         net (fo=2, unplaced)         0.460     7.601    fir_state[0]_i_5_n_0
                                                                      r  fir_state[0]_i_2/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     7.725 r  fir_state[0]_i_2/O
                         net (fo=5, unplaced)         0.477     8.202    fir_state[0]_i_2_n_0
                                                                      r  tap_A_OBUF[11]_inst_i_6/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     8.326 f  tap_A_OBUF[11]_inst_i_6/O
                         net (fo=10, unplaced)        0.945     9.271    tap_A_OBUF[11]_inst_i_6_n_0
                                                                      f  tap_A_OBUF[5]_inst_i_1/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     9.395 r  tap_A_OBUF[5]_inst_i_1/O
                         net (fo=1, unplaced)         0.800    10.195    tap_A_OBUF[5]
                                                                      r  tap_A_OBUF[5]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634    12.830 r  tap_A_OBUF[5]_inst/O
                         net (fo=0)                   0.000    12.830    tap_A[5]
                                                                      r  tap_A[5] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     12.000    12.000 r  
                         clock pessimism              0.000    12.000    
                         clock uncertainty           -0.035    11.965    
                         output delay                -4.000     7.965    
  -------------------------------------------------------------------
                         required time                          7.965    
                         arrival time                         -12.830    
  -------------------------------------------------------------------
                         slack                                 -4.865    

Slack (VIOLATED) :        -4.865ns  (required time - arrival time)
  Source:                 wdata[24]
                            (input port clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            tap_A[6]
                            (output port clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             axis_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            12.000ns  (axis_clk rise@12.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        8.830ns  (logic 4.226ns (47.864%)  route 4.603ns (52.136%))
  Logic Levels:           7  (IBUF=1 LUT5=1 LUT6=4 OBUF=1)
  Input Delay:            4.000ns
  Output Delay:           4.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  4.000     4.000    
                                                      0.000     4.000 r  wdata[24] (IN)
                         net (fo=0)                   0.000     4.000    wdata[24]
                                                                      r  wdata_IBUF[24]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     4.972 r  wdata_IBUF[24]_inst/O
                         net (fo=3, unplaced)         0.800     5.771    wdata_IBUF[24]
                                                                      r  fir_state[1]_i_11/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     5.895 r  fir_state[1]_i_11/O
                         net (fo=2, unplaced)         1.122     7.017    fir_state[1]_i_11_n_0
                                                                      r  fir_state[0]_i_5/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     7.141 r  fir_state[0]_i_5/O
                         net (fo=2, unplaced)         0.460     7.601    fir_state[0]_i_5_n_0
                                                                      r  fir_state[0]_i_2/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     7.725 r  fir_state[0]_i_2/O
                         net (fo=5, unplaced)         0.477     8.202    fir_state[0]_i_2_n_0
                                                                      r  tap_A_OBUF[11]_inst_i_6/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     8.326 f  tap_A_OBUF[11]_inst_i_6/O
                         net (fo=10, unplaced)        0.945     9.271    tap_A_OBUF[11]_inst_i_6_n_0
                                                                      f  tap_A_OBUF[6]_inst_i_1/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     9.395 r  tap_A_OBUF[6]_inst_i_1/O
                         net (fo=1, unplaced)         0.800    10.195    tap_A_OBUF[6]
                                                                      r  tap_A_OBUF[6]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634    12.830 r  tap_A_OBUF[6]_inst/O
                         net (fo=0)                   0.000    12.830    tap_A[6]
                                                                      r  tap_A[6] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     12.000    12.000 r  
                         clock pessimism              0.000    12.000    
                         clock uncertainty           -0.035    11.965    
                         output delay                -4.000     7.965    
  -------------------------------------------------------------------
                         required time                          7.965    
                         arrival time                         -12.830    
  -------------------------------------------------------------------
                         slack                                 -4.865    

Slack (VIOLATED) :        -4.865ns  (required time - arrival time)
  Source:                 wdata[24]
                            (input port clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            tap_A[7]
                            (output port clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             axis_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            12.000ns  (axis_clk rise@12.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        8.830ns  (logic 4.226ns (47.864%)  route 4.603ns (52.136%))
  Logic Levels:           7  (IBUF=1 LUT5=1 LUT6=4 OBUF=1)
  Input Delay:            4.000ns
  Output Delay:           4.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  4.000     4.000    
                                                      0.000     4.000 r  wdata[24] (IN)
                         net (fo=0)                   0.000     4.000    wdata[24]
                                                                      r  wdata_IBUF[24]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     4.972 r  wdata_IBUF[24]_inst/O
                         net (fo=3, unplaced)         0.800     5.771    wdata_IBUF[24]
                                                                      r  fir_state[1]_i_11/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     5.895 r  fir_state[1]_i_11/O
                         net (fo=2, unplaced)         1.122     7.017    fir_state[1]_i_11_n_0
                                                                      r  fir_state[0]_i_5/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     7.141 r  fir_state[0]_i_5/O
                         net (fo=2, unplaced)         0.460     7.601    fir_state[0]_i_5_n_0
                                                                      r  fir_state[0]_i_2/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     7.725 r  fir_state[0]_i_2/O
                         net (fo=5, unplaced)         0.477     8.202    fir_state[0]_i_2_n_0
                                                                      r  tap_A_OBUF[11]_inst_i_6/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     8.326 f  tap_A_OBUF[11]_inst_i_6/O
                         net (fo=10, unplaced)        0.945     9.271    tap_A_OBUF[11]_inst_i_6_n_0
                                                                      f  tap_A_OBUF[7]_inst_i_1/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     9.395 r  tap_A_OBUF[7]_inst_i_1/O
                         net (fo=1, unplaced)         0.800    10.195    tap_A_OBUF[7]
                                                                      r  tap_A_OBUF[7]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634    12.830 r  tap_A_OBUF[7]_inst/O
                         net (fo=0)                   0.000    12.830    tap_A[7]
                                                                      r  tap_A[7] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     12.000    12.000 r  
                         clock pessimism              0.000    12.000    
                         clock uncertainty           -0.035    11.965    
                         output delay                -4.000     7.965    
  -------------------------------------------------------------------
                         required time                          7.965    
                         arrival time                         -12.830    
  -------------------------------------------------------------------
                         slack                                 -4.865    

Slack (VIOLATED) :        -4.865ns  (required time - arrival time)
  Source:                 wdata[24]
                            (input port clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            tap_A[8]
                            (output port clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             axis_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            12.000ns  (axis_clk rise@12.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        8.830ns  (logic 4.226ns (47.864%)  route 4.603ns (52.136%))
  Logic Levels:           7  (IBUF=1 LUT5=1 LUT6=4 OBUF=1)
  Input Delay:            4.000ns
  Output Delay:           4.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  4.000     4.000    
                                                      0.000     4.000 r  wdata[24] (IN)
                         net (fo=0)                   0.000     4.000    wdata[24]
                                                                      r  wdata_IBUF[24]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     4.972 r  wdata_IBUF[24]_inst/O
                         net (fo=3, unplaced)         0.800     5.771    wdata_IBUF[24]
                                                                      r  fir_state[1]_i_11/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     5.895 r  fir_state[1]_i_11/O
                         net (fo=2, unplaced)         1.122     7.017    fir_state[1]_i_11_n_0
                                                                      r  fir_state[0]_i_5/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     7.141 r  fir_state[0]_i_5/O
                         net (fo=2, unplaced)         0.460     7.601    fir_state[0]_i_5_n_0
                                                                      r  fir_state[0]_i_2/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     7.725 r  fir_state[0]_i_2/O
                         net (fo=5, unplaced)         0.477     8.202    fir_state[0]_i_2_n_0
                                                                      r  tap_A_OBUF[11]_inst_i_6/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     8.326 f  tap_A_OBUF[11]_inst_i_6/O
                         net (fo=10, unplaced)        0.945     9.271    tap_A_OBUF[11]_inst_i_6_n_0
                                                                      f  tap_A_OBUF[8]_inst_i_1/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     9.395 r  tap_A_OBUF[8]_inst_i_1/O
                         net (fo=1, unplaced)         0.800    10.195    tap_A_OBUF[8]
                                                                      r  tap_A_OBUF[8]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634    12.830 r  tap_A_OBUF[8]_inst/O
                         net (fo=0)                   0.000    12.830    tap_A[8]
                                                                      r  tap_A[8] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     12.000    12.000 r  
                         clock pessimism              0.000    12.000    
                         clock uncertainty           -0.035    11.965    
                         output delay                -4.000     7.965    
  -------------------------------------------------------------------
                         required time                          7.965    
                         arrival time                         -12.830    
  -------------------------------------------------------------------
                         slack                                 -4.865    

Slack (VIOLATED) :        -4.865ns  (required time - arrival time)
  Source:                 wdata[24]
                            (input port clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            tap_A[9]
                            (output port clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             axis_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            12.000ns  (axis_clk rise@12.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        8.830ns  (logic 4.226ns (47.864%)  route 4.603ns (52.136%))
  Logic Levels:           7  (IBUF=1 LUT5=1 LUT6=4 OBUF=1)
  Input Delay:            4.000ns
  Output Delay:           4.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  4.000     4.000    
                                                      0.000     4.000 r  wdata[24] (IN)
                         net (fo=0)                   0.000     4.000    wdata[24]
                                                                      r  wdata_IBUF[24]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     4.972 r  wdata_IBUF[24]_inst/O
                         net (fo=3, unplaced)         0.800     5.771    wdata_IBUF[24]
                                                                      r  fir_state[1]_i_11/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     5.895 r  fir_state[1]_i_11/O
                         net (fo=2, unplaced)         1.122     7.017    fir_state[1]_i_11_n_0
                                                                      r  fir_state[0]_i_5/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     7.141 r  fir_state[0]_i_5/O
                         net (fo=2, unplaced)         0.460     7.601    fir_state[0]_i_5_n_0
                                                                      r  fir_state[0]_i_2/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     7.725 r  fir_state[0]_i_2/O
                         net (fo=5, unplaced)         0.477     8.202    fir_state[0]_i_2_n_0
                                                                      r  tap_A_OBUF[11]_inst_i_6/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     8.326 f  tap_A_OBUF[11]_inst_i_6/O
                         net (fo=10, unplaced)        0.945     9.271    tap_A_OBUF[11]_inst_i_6_n_0
                                                                      f  tap_A_OBUF[9]_inst_i_1/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     9.395 r  tap_A_OBUF[9]_inst_i_1/O
                         net (fo=1, unplaced)         0.800    10.195    tap_A_OBUF[9]
                                                                      r  tap_A_OBUF[9]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634    12.830 r  tap_A_OBUF[9]_inst/O
                         net (fo=0)                   0.000    12.830    tap_A[9]
                                                                      r  tap_A[9] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     12.000    12.000 r  
                         clock pessimism              0.000    12.000    
                         clock uncertainty           -0.035    11.965    
                         output delay                -4.000     7.965    
  -------------------------------------------------------------------
                         required time                          7.965    
                         arrival time                         -12.830    
  -------------------------------------------------------------------
                         slack                                 -4.865    

Slack (VIOLATED) :        -4.407ns  (required time - arrival time)
  Source:                 wdata[24]
                            (input port clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            data_A[10]
                            (output port clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             axis_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            12.000ns  (axis_clk rise@12.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        8.372ns  (logic 4.226ns (50.482%)  route 4.145ns (49.518%))
  Logic Levels:           7  (IBUF=1 LUT4=1 LUT5=1 LUT6=3 OBUF=1)
  Input Delay:            4.000ns
  Output Delay:           4.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  4.000     4.000    
                                                      0.000     4.000 r  wdata[24] (IN)
                         net (fo=0)                   0.000     4.000    wdata[24]
                                                                      r  wdata_IBUF[24]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     4.972 r  wdata_IBUF[24]_inst/O
                         net (fo=3, unplaced)         0.800     5.771    wdata_IBUF[24]
                                                                      r  fir_state[1]_i_11/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     5.895 r  fir_state[1]_i_11/O
                         net (fo=2, unplaced)         1.122     7.017    fir_state[1]_i_11_n_0
                                                                      r  fir_state[0]_i_5/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     7.141 r  fir_state[0]_i_5/O
                         net (fo=2, unplaced)         0.460     7.601    fir_state[0]_i_5_n_0
                                                                      r  tap_EN_OBUF_inst_i_4/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     7.725 f  tap_EN_OBUF_inst_i_4/O
                         net (fo=3, unplaced)         0.467     8.192    tap_EN_OBUF_inst_i_4_n_0
                                                                      f  tap_EN_OBUF_inst_i_2/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     8.316 r  tap_EN_OBUF_inst_i_2/O
                         net (fo=12, unplaced)        0.497     8.813    tap_EN_OBUF_inst_i_2_n_0
                                                                      r  data_A_OBUF[10]_inst_i_1/I1
                         LUT4 (Prop_lut4_I1_O)        0.124     8.937 r  data_A_OBUF[10]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     9.737    data_A_OBUF[10]
                                                                      r  data_A_OBUF[10]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634    12.372 r  data_A_OBUF[10]_inst/O
                         net (fo=0)                   0.000    12.372    data_A[10]
                                                                      r  data_A[10] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     12.000    12.000 r  
                         clock pessimism              0.000    12.000    
                         clock uncertainty           -0.035    11.965    
                         output delay                -4.000     7.965    
  -------------------------------------------------------------------
                         required time                          7.965    
                         arrival time                         -12.372    
  -------------------------------------------------------------------
                         slack                                 -4.407    

Slack (VIOLATED) :        -4.407ns  (required time - arrival time)
  Source:                 wdata[24]
                            (input port clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            data_A[2]
                            (output port clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             axis_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            12.000ns  (axis_clk rise@12.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        8.372ns  (logic 4.226ns (50.482%)  route 4.145ns (49.518%))
  Logic Levels:           7  (IBUF=1 LUT5=1 LUT6=4 OBUF=1)
  Input Delay:            4.000ns
  Output Delay:           4.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  4.000     4.000    
                                                      0.000     4.000 r  wdata[24] (IN)
                         net (fo=0)                   0.000     4.000    wdata[24]
                                                                      r  wdata_IBUF[24]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     4.972 r  wdata_IBUF[24]_inst/O
                         net (fo=3, unplaced)         0.800     5.771    wdata_IBUF[24]
                                                                      r  fir_state[1]_i_11/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     5.895 r  fir_state[1]_i_11/O
                         net (fo=2, unplaced)         1.122     7.017    fir_state[1]_i_11_n_0
                                                                      r  fir_state[0]_i_5/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     7.141 r  fir_state[0]_i_5/O
                         net (fo=2, unplaced)         0.460     7.601    fir_state[0]_i_5_n_0
                                                                      r  tap_EN_OBUF_inst_i_4/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     7.725 f  tap_EN_OBUF_inst_i_4/O
                         net (fo=3, unplaced)         0.467     8.192    tap_EN_OBUF_inst_i_4_n_0
                                                                      f  tap_EN_OBUF_inst_i_2/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     8.316 r  tap_EN_OBUF_inst_i_2/O
                         net (fo=12, unplaced)        0.497     8.813    tap_EN_OBUF_inst_i_2_n_0
                                                                      r  data_A_OBUF[2]_inst_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     8.937 r  data_A_OBUF[2]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     9.737    data_A_OBUF[2]
                                                                      r  data_A_OBUF[2]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634    12.372 r  data_A_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.372    data_A[2]
                                                                      r  data_A[2] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     12.000    12.000 r  
                         clock pessimism              0.000    12.000    
                         clock uncertainty           -0.035    11.965    
                         output delay                -4.000     7.965    
  -------------------------------------------------------------------
                         required time                          7.965    
                         arrival time                         -12.372    
  -------------------------------------------------------------------
                         slack                                 -4.407    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 awready_reg/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            awready_reg/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.245ns (63.437%)  route 0.141ns (36.563%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=131, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  awready_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 f  awready_reg/Q
                         net (fo=4, unplaced)         0.141     0.966    awready_OBUF
                                                                      f  awready_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.098     1.064 r  awready_i_1/O
                         net (fo=1, unplaced)         0.000     1.064    awready_i_1_n_0
                         FDCE                                         r  awready_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=131, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  awready_reg/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.099     0.922    awready_reg
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.064    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 axi_read_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            arready_reg/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.245ns (61.621%)  route 0.153ns (38.379%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=131, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  axi_read_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 f  axi_read_state_reg[1]/Q
                         net (fo=14, unplaced)        0.153     0.977    axi_read_state[1]
                                                                      f  arready_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.098     1.075 r  arready_i_1/O
                         net (fo=1, unplaced)         0.000     1.075    arready_i_1_n_0
                         FDCE                                         r  arready_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=131, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  arready_reg/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.099     0.922    arready_reg
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.075    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 axi_read_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            rvalid_reg/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.245ns (61.621%)  route 0.153ns (38.379%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=131, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  axi_read_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  axi_read_state_reg[1]/Q
                         net (fo=14, unplaced)        0.153     0.977    axi_read_state[1]
                                                                      r  rvalid_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.098     1.075 r  rvalid_i_1/O
                         net (fo=1, unplaced)         0.000     1.075    rvalid_i_1_n_0
                         FDCE                                         r  rvalid_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=131, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  rvalid_reg/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.099     0.922    rvalid_reg
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.075    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 axi_read_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            axi_read_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.248ns (61.909%)  route 0.153ns (38.091%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=131, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  axi_read_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  axi_read_state_reg[0]/Q
                         net (fo=14, unplaced)        0.153     0.977    axi_read_state[0]
                                                                      r  axi_read_state[1]_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.101     1.078 r  axi_read_state[1]_i_1/O
                         net (fo=1, unplaced)         0.000     1.078    axi_read_state[1]_i_1_n_0
                         FDCE                                         r  axi_read_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=131, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  axi_read_state_reg[1]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.099     0.922    axi_read_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.078    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 dataRam_rst_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            dataRam_rst_cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.452ns  (logic 0.246ns (54.461%)  route 0.206ns (45.539%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=131, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  dataRam_rst_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  dataRam_rst_cnt_reg[3]/Q
                         net (fo=3, unplaced)         0.206     1.030    dataRam_rst_cnt_reg[3]
                                                                      r  dataRam_rst_cnt[3]_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.099     1.129 r  dataRam_rst_cnt[3]_i_1/O
                         net (fo=1, unplaced)         0.000     1.129    p_0_in__0[3]
                         FDCE                                         r  dataRam_rst_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=131, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  dataRam_rst_cnt_reg[3]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.099     0.922    dataRam_rst_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.129    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 dataRam_rst_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            dataRam_rst_cnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.453ns  (logic 0.245ns (54.056%)  route 0.208ns (45.944%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=131, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  dataRam_rst_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  dataRam_rst_cnt_reg[2]/Q
                         net (fo=4, unplaced)         0.208     1.033    dataRam_rst_cnt_reg[2]
                                                                      r  dataRam_rst_cnt[2]_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.098     1.131 r  dataRam_rst_cnt[2]_i_1/O
                         net (fo=1, unplaced)         0.000     1.131    p_0_in__0[2]
                         FDCE                                         r  dataRam_rst_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=131, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  dataRam_rst_cnt_reg[2]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.099     0.922    dataRam_rst_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.131    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 dataWriteAddr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            dataWriteAddr_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.455ns  (logic 0.245ns (53.856%)  route 0.210ns (46.144%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=131, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  dataWriteAddr_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 f  dataWriteAddr_reg[0]/Q
                         net (fo=5, unplaced)         0.210     1.034    dataWriteAddr[0]
                                                                      f  dataWriteAddr[0]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.098     1.132 r  dataWriteAddr[0]_i_1/O
                         net (fo=1, unplaced)         0.000     1.132    n_dataWriteAdddr[0]
                         FDCE                                         r  dataWriteAddr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=131, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  dataWriteAddr_reg[0]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.099     0.922    dataWriteAddr_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.132    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 dataRam_rst_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            dataRam_rst_cnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.456ns  (logic 0.246ns (53.957%)  route 0.210ns (46.043%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=131, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  dataRam_rst_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  dataRam_rst_cnt_reg[1]/Q
                         net (fo=5, unplaced)         0.210     1.034    dataRam_rst_cnt_reg[1]
                                                                      r  dataRam_rst_cnt[1]_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.099     1.133 r  dataRam_rst_cnt[1]_i_1/O
                         net (fo=1, unplaced)         0.000     1.133    p_0_in__0[1]
                         FDCE                                         r  dataRam_rst_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=131, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  dataRam_rst_cnt_reg[1]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.099     0.922    dataRam_rst_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.133    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 dataRam_rst_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            dataRam_rst_cnt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.457ns  (logic 0.245ns (53.657%)  route 0.212ns (46.343%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=131, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  dataRam_rst_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 f  dataRam_rst_cnt_reg[0]/Q
                         net (fo=6, unplaced)         0.212     1.036    dataRam_rst_cnt_reg[0]
                                                                      f  dataRam_rst_cnt[0]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.098     1.134 r  dataRam_rst_cnt[0]_i_1/O
                         net (fo=1, unplaced)         0.000     1.134    p_0_in__0[0]
                         FDCE                                         r  dataRam_rst_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=131, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  dataRam_rst_cnt_reg[0]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.099     0.922    dataRam_rst_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.134    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 last_flg_reg/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            last_flg_reg/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.459ns  (logic 0.246ns (53.610%)  route 0.213ns (46.390%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=131, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  last_flg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  last_flg_reg/Q
                         net (fo=7, unplaced)         0.213     1.037    last_flg
                                                                      r  last_flg_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.099     1.136 r  last_flg_i_1/O
                         net (fo=1, unplaced)         0.000     1.136    last_flg_i_1_n_0
                         FDCE                                         r  last_flg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=131, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  last_flg_reg/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.099     0.922    last_flg_reg
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.136    
  -------------------------------------------------------------------
                         slack                                  0.215    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         axis_clk
Waveform(ns):       { 0.000 6.000 }
Period(ns):         12.000
Sources:            { axis_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     BUFG/I   n/a            2.155         12.000      9.845                axis_clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         12.000      11.000               Yn_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         12.000      11.000               Yn_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         12.000      11.000               Yn_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         12.000      11.000               Yn_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         12.000      11.000               Yn_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         12.000      11.000               Yn_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         12.000      11.000               Yn_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         12.000      11.000               Yn_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         12.000      11.000               Yn_reg[17]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         6.000       5.500                Yn_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         6.000       5.500                Yn_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         6.000       5.500                Yn_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         6.000       5.500                Yn_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         6.000       5.500                Yn_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         6.000       5.500                Yn_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         6.000       5.500                Yn_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         6.000       5.500                Yn_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         6.000       5.500                Yn_reg[13]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         6.000       5.500                Yn_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         6.000       5.500                Yn_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         6.000       5.500                Yn_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         6.000       5.500                Yn_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         6.000       5.500                Yn_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         6.000       5.500                Yn_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         6.000       5.500                Yn_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         6.000       5.500                Yn_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         6.000       5.500                Yn_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         6.000       5.500                Yn_reg[13]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         6.000       5.500                Yn_reg[13]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  axis_clk
  To Clock:  axis_clk

Setup :            0  Failing Endpoints,  Worst Slack       10.921ns,  Total Violation        0.000ns
Hold  :          131  Failing Endpoints,  Worst Slack       -0.025ns,  Total Violation       -3.291ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.921ns  (required time - arrival time)
  Source:                 axis_rst_n
                            (input port clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            ap_idle_reg/PRE
                            (recovery check against rising-edge clock axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.000ns  (axis_clk rise@12.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        2.777ns  (logic 1.096ns (39.450%)  route 1.682ns (60.550%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.000ns
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 14.128 - 12.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.000     0.000    
                                                      0.000     0.000 r  axis_rst_n (IN)
                         net (fo=0)                   0.000     0.000    axis_rst_n
                                                                      r  axis_rst_n_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_rst_n_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_rst_n_IBUF
                                                                      r  awready_i_2/I0
                         LUT1 (Prop_lut1_I0_O)        0.124     1.895 f  awready_i_2/O
                         net (fo=131, unplaced)       0.882     2.777    awready_i_2_n_0
                         FDPE                                         f  ap_idle_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     12.000    12.000 r  
                                                      0.000    12.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    12.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    12.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    13.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    13.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=131, unplaced)       0.439    14.128    axis_clk_IBUF_BUFG
                         FDPE                                         r  ap_idle_reg/C
                         clock pessimism              0.000    14.128    
                         clock uncertainty           -0.035    14.092    
                         FDPE (Recov_fdpe_C_PRE)     -0.394    13.698    ap_idle_reg
  -------------------------------------------------------------------
                         required time                         13.698    
                         arrival time                          -2.777    
  -------------------------------------------------------------------
                         slack                                 10.921    

Slack (MET) :             10.921ns  (required time - arrival time)
  Source:                 axis_rst_n
                            (input port clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            dataReadAddr_reg[0]/PRE
                            (recovery check against rising-edge clock axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.000ns  (axis_clk rise@12.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        2.777ns  (logic 1.096ns (39.450%)  route 1.682ns (60.550%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.000ns
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 14.128 - 12.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.000     0.000    
                                                      0.000     0.000 r  axis_rst_n (IN)
                         net (fo=0)                   0.000     0.000    axis_rst_n
                                                                      r  axis_rst_n_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_rst_n_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_rst_n_IBUF
                                                                      r  awready_i_2/I0
                         LUT1 (Prop_lut1_I0_O)        0.124     1.895 f  awready_i_2/O
                         net (fo=131, unplaced)       0.882     2.777    awready_i_2_n_0
                         FDPE                                         f  dataReadAddr_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     12.000    12.000 r  
                                                      0.000    12.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    12.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    12.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    13.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    13.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=131, unplaced)       0.439    14.128    axis_clk_IBUF_BUFG
                         FDPE                                         r  dataReadAddr_reg[0]/C
                         clock pessimism              0.000    14.128    
                         clock uncertainty           -0.035    14.092    
                         FDPE (Recov_fdpe_C_PRE)     -0.394    13.698    dataReadAddr_reg[0]
  -------------------------------------------------------------------
                         required time                         13.698    
                         arrival time                          -2.777    
  -------------------------------------------------------------------
                         slack                                 10.921    

Slack (MET) :             10.921ns  (required time - arrival time)
  Source:                 axis_rst_n
                            (input port clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            fir_state_reg[2]/PRE
                            (recovery check against rising-edge clock axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.000ns  (axis_clk rise@12.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        2.777ns  (logic 1.096ns (39.450%)  route 1.682ns (60.550%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.000ns
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 14.128 - 12.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.000     0.000    
                                                      0.000     0.000 r  axis_rst_n (IN)
                         net (fo=0)                   0.000     0.000    axis_rst_n
                                                                      r  axis_rst_n_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_rst_n_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_rst_n_IBUF
                                                                      r  awready_i_2/I0
                         LUT1 (Prop_lut1_I0_O)        0.124     1.895 f  awready_i_2/O
                         net (fo=131, unplaced)       0.882     2.777    awready_i_2_n_0
                         FDPE                                         f  fir_state_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     12.000    12.000 r  
                                                      0.000    12.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    12.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    12.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    13.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    13.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=131, unplaced)       0.439    14.128    axis_clk_IBUF_BUFG
                         FDPE                                         r  fir_state_reg[2]/C
                         clock pessimism              0.000    14.128    
                         clock uncertainty           -0.035    14.092    
                         FDPE (Recov_fdpe_C_PRE)     -0.394    13.698    fir_state_reg[2]
  -------------------------------------------------------------------
                         required time                         13.698    
                         arrival time                          -2.777    
  -------------------------------------------------------------------
                         slack                                 10.921    

Slack (MET) :             10.921ns  (required time - arrival time)
  Source:                 axis_rst_n
                            (input port clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            fir_state_reg[3]/PRE
                            (recovery check against rising-edge clock axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.000ns  (axis_clk rise@12.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        2.777ns  (logic 1.096ns (39.450%)  route 1.682ns (60.550%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.000ns
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 14.128 - 12.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.000     0.000    
                                                      0.000     0.000 r  axis_rst_n (IN)
                         net (fo=0)                   0.000     0.000    axis_rst_n
                                                                      r  axis_rst_n_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_rst_n_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_rst_n_IBUF
                                                                      r  awready_i_2/I0
                         LUT1 (Prop_lut1_I0_O)        0.124     1.895 f  awready_i_2/O
                         net (fo=131, unplaced)       0.882     2.777    awready_i_2_n_0
                         FDPE                                         f  fir_state_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     12.000    12.000 r  
                                                      0.000    12.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    12.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    12.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    13.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    13.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=131, unplaced)       0.439    14.128    axis_clk_IBUF_BUFG
                         FDPE                                         r  fir_state_reg[3]/C
                         clock pessimism              0.000    14.128    
                         clock uncertainty           -0.035    14.092    
                         FDPE (Recov_fdpe_C_PRE)     -0.394    13.698    fir_state_reg[3]
  -------------------------------------------------------------------
                         required time                         13.698    
                         arrival time                          -2.777    
  -------------------------------------------------------------------
                         slack                                 10.921    

Slack (MET) :             10.963ns  (required time - arrival time)
  Source:                 axis_rst_n
                            (input port clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            Yn_reg[0]/CLR
                            (recovery check against rising-edge clock axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.000ns  (axis_clk rise@12.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        2.777ns  (logic 1.096ns (39.450%)  route 1.682ns (60.550%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.000ns
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 14.128 - 12.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.000     0.000    
                                                      0.000     0.000 r  axis_rst_n (IN)
                         net (fo=0)                   0.000     0.000    axis_rst_n
                                                                      r  axis_rst_n_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_rst_n_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_rst_n_IBUF
                                                                      r  awready_i_2/I0
                         LUT1 (Prop_lut1_I0_O)        0.124     1.895 f  awready_i_2/O
                         net (fo=131, unplaced)       0.882     2.777    awready_i_2_n_0
                         FDCE                                         f  Yn_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     12.000    12.000 r  
                                                      0.000    12.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    12.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    12.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    13.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    13.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=131, unplaced)       0.439    14.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  Yn_reg[0]/C
                         clock pessimism              0.000    14.128    
                         clock uncertainty           -0.035    14.092    
                         FDCE (Recov_fdce_C_CLR)     -0.352    13.740    Yn_reg[0]
  -------------------------------------------------------------------
                         required time                         13.740    
                         arrival time                          -2.777    
  -------------------------------------------------------------------
                         slack                                 10.963    

Slack (MET) :             10.963ns  (required time - arrival time)
  Source:                 axis_rst_n
                            (input port clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            Yn_reg[10]/CLR
                            (recovery check against rising-edge clock axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.000ns  (axis_clk rise@12.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        2.777ns  (logic 1.096ns (39.450%)  route 1.682ns (60.550%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.000ns
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 14.128 - 12.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.000     0.000    
                                                      0.000     0.000 r  axis_rst_n (IN)
                         net (fo=0)                   0.000     0.000    axis_rst_n
                                                                      r  axis_rst_n_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_rst_n_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_rst_n_IBUF
                                                                      r  awready_i_2/I0
                         LUT1 (Prop_lut1_I0_O)        0.124     1.895 f  awready_i_2/O
                         net (fo=131, unplaced)       0.882     2.777    awready_i_2_n_0
                         FDCE                                         f  Yn_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     12.000    12.000 r  
                                                      0.000    12.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    12.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    12.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    13.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    13.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=131, unplaced)       0.439    14.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  Yn_reg[10]/C
                         clock pessimism              0.000    14.128    
                         clock uncertainty           -0.035    14.092    
                         FDCE (Recov_fdce_C_CLR)     -0.352    13.740    Yn_reg[10]
  -------------------------------------------------------------------
                         required time                         13.740    
                         arrival time                          -2.777    
  -------------------------------------------------------------------
                         slack                                 10.963    

Slack (MET) :             10.963ns  (required time - arrival time)
  Source:                 axis_rst_n
                            (input port clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            Yn_reg[11]/CLR
                            (recovery check against rising-edge clock axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.000ns  (axis_clk rise@12.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        2.777ns  (logic 1.096ns (39.450%)  route 1.682ns (60.550%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.000ns
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 14.128 - 12.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.000     0.000    
                                                      0.000     0.000 r  axis_rst_n (IN)
                         net (fo=0)                   0.000     0.000    axis_rst_n
                                                                      r  axis_rst_n_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_rst_n_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_rst_n_IBUF
                                                                      r  awready_i_2/I0
                         LUT1 (Prop_lut1_I0_O)        0.124     1.895 f  awready_i_2/O
                         net (fo=131, unplaced)       0.882     2.777    awready_i_2_n_0
                         FDCE                                         f  Yn_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     12.000    12.000 r  
                                                      0.000    12.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    12.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    12.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    13.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    13.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=131, unplaced)       0.439    14.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  Yn_reg[11]/C
                         clock pessimism              0.000    14.128    
                         clock uncertainty           -0.035    14.092    
                         FDCE (Recov_fdce_C_CLR)     -0.352    13.740    Yn_reg[11]
  -------------------------------------------------------------------
                         required time                         13.740    
                         arrival time                          -2.777    
  -------------------------------------------------------------------
                         slack                                 10.963    

Slack (MET) :             10.963ns  (required time - arrival time)
  Source:                 axis_rst_n
                            (input port clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            Yn_reg[12]/CLR
                            (recovery check against rising-edge clock axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.000ns  (axis_clk rise@12.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        2.777ns  (logic 1.096ns (39.450%)  route 1.682ns (60.550%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.000ns
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 14.128 - 12.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.000     0.000    
                                                      0.000     0.000 r  axis_rst_n (IN)
                         net (fo=0)                   0.000     0.000    axis_rst_n
                                                                      r  axis_rst_n_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_rst_n_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_rst_n_IBUF
                                                                      r  awready_i_2/I0
                         LUT1 (Prop_lut1_I0_O)        0.124     1.895 f  awready_i_2/O
                         net (fo=131, unplaced)       0.882     2.777    awready_i_2_n_0
                         FDCE                                         f  Yn_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     12.000    12.000 r  
                                                      0.000    12.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    12.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    12.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    13.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    13.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=131, unplaced)       0.439    14.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  Yn_reg[12]/C
                         clock pessimism              0.000    14.128    
                         clock uncertainty           -0.035    14.092    
                         FDCE (Recov_fdce_C_CLR)     -0.352    13.740    Yn_reg[12]
  -------------------------------------------------------------------
                         required time                         13.740    
                         arrival time                          -2.777    
  -------------------------------------------------------------------
                         slack                                 10.963    

Slack (MET) :             10.963ns  (required time - arrival time)
  Source:                 axis_rst_n
                            (input port clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            Yn_reg[13]/CLR
                            (recovery check against rising-edge clock axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.000ns  (axis_clk rise@12.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        2.777ns  (logic 1.096ns (39.450%)  route 1.682ns (60.550%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.000ns
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 14.128 - 12.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.000     0.000    
                                                      0.000     0.000 r  axis_rst_n (IN)
                         net (fo=0)                   0.000     0.000    axis_rst_n
                                                                      r  axis_rst_n_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_rst_n_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_rst_n_IBUF
                                                                      r  awready_i_2/I0
                         LUT1 (Prop_lut1_I0_O)        0.124     1.895 f  awready_i_2/O
                         net (fo=131, unplaced)       0.882     2.777    awready_i_2_n_0
                         FDCE                                         f  Yn_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     12.000    12.000 r  
                                                      0.000    12.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    12.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    12.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    13.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    13.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=131, unplaced)       0.439    14.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  Yn_reg[13]/C
                         clock pessimism              0.000    14.128    
                         clock uncertainty           -0.035    14.092    
                         FDCE (Recov_fdce_C_CLR)     -0.352    13.740    Yn_reg[13]
  -------------------------------------------------------------------
                         required time                         13.740    
                         arrival time                          -2.777    
  -------------------------------------------------------------------
                         slack                                 10.963    

Slack (MET) :             10.963ns  (required time - arrival time)
  Source:                 axis_rst_n
                            (input port clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            Yn_reg[14]/CLR
                            (recovery check against rising-edge clock axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.000ns  (axis_clk rise@12.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        2.777ns  (logic 1.096ns (39.450%)  route 1.682ns (60.550%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.000ns
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 14.128 - 12.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.000     0.000    
                                                      0.000     0.000 r  axis_rst_n (IN)
                         net (fo=0)                   0.000     0.000    axis_rst_n
                                                                      r  axis_rst_n_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_rst_n_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_rst_n_IBUF
                                                                      r  awready_i_2/I0
                         LUT1 (Prop_lut1_I0_O)        0.124     1.895 f  awready_i_2/O
                         net (fo=131, unplaced)       0.882     2.777    awready_i_2_n_0
                         FDCE                                         f  Yn_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     12.000    12.000 r  
                                                      0.000    12.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    12.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    12.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    13.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    13.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=131, unplaced)       0.439    14.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  Yn_reg[14]/C
                         clock pessimism              0.000    14.128    
                         clock uncertainty           -0.035    14.092    
                         FDCE (Recov_fdce_C_CLR)     -0.352    13.740    Yn_reg[14]
  -------------------------------------------------------------------
                         required time                         13.740    
                         arrival time                          -2.777    
  -------------------------------------------------------------------
                         slack                                 10.963    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.025ns  (arrival time - required time)
  Source:                 axis_rst_n
                            (input port clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            Yn_reg[0]/CLR
                            (removal check against rising-edge clock axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.954ns  (logic 0.245ns (25.720%)  route 0.709ns (74.280%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.000ns
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.000     0.000    
                                                      0.000     0.000 r  axis_rst_n (IN)
                         net (fo=0)                   0.000     0.000    axis_rst_n
                                                                      r  axis_rst_n_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_rst_n_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_rst_n_IBUF
                                                                      r  awready_i_2/I0
                         LUT1 (Prop_lut1_I0_O)        0.045     0.583 f  awready_i_2/O
                         net (fo=131, unplaced)       0.372     0.954    awready_i_2_n_0
                         FDCE                                         f  Yn_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=131, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  Yn_reg[0]/C
                         clock pessimism              0.000     1.032    
                         clock uncertainty            0.035     1.068    
                         FDCE (Remov_fdce_C_CLR)     -0.088     0.980    Yn_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.980    
                         arrival time                           0.954    
  -------------------------------------------------------------------
                         slack                                 -0.025    

Slack (VIOLATED) :        -0.025ns  (arrival time - required time)
  Source:                 axis_rst_n
                            (input port clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            Yn_reg[10]/CLR
                            (removal check against rising-edge clock axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.954ns  (logic 0.245ns (25.720%)  route 0.709ns (74.280%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.000ns
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.000     0.000    
                                                      0.000     0.000 r  axis_rst_n (IN)
                         net (fo=0)                   0.000     0.000    axis_rst_n
                                                                      r  axis_rst_n_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_rst_n_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_rst_n_IBUF
                                                                      r  awready_i_2/I0
                         LUT1 (Prop_lut1_I0_O)        0.045     0.583 f  awready_i_2/O
                         net (fo=131, unplaced)       0.372     0.954    awready_i_2_n_0
                         FDCE                                         f  Yn_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=131, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  Yn_reg[10]/C
                         clock pessimism              0.000     1.032    
                         clock uncertainty            0.035     1.068    
                         FDCE (Remov_fdce_C_CLR)     -0.088     0.980    Yn_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.980    
                         arrival time                           0.954    
  -------------------------------------------------------------------
                         slack                                 -0.025    

Slack (VIOLATED) :        -0.025ns  (arrival time - required time)
  Source:                 axis_rst_n
                            (input port clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            Yn_reg[11]/CLR
                            (removal check against rising-edge clock axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.954ns  (logic 0.245ns (25.720%)  route 0.709ns (74.280%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.000ns
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.000     0.000    
                                                      0.000     0.000 r  axis_rst_n (IN)
                         net (fo=0)                   0.000     0.000    axis_rst_n
                                                                      r  axis_rst_n_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_rst_n_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_rst_n_IBUF
                                                                      r  awready_i_2/I0
                         LUT1 (Prop_lut1_I0_O)        0.045     0.583 f  awready_i_2/O
                         net (fo=131, unplaced)       0.372     0.954    awready_i_2_n_0
                         FDCE                                         f  Yn_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=131, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  Yn_reg[11]/C
                         clock pessimism              0.000     1.032    
                         clock uncertainty            0.035     1.068    
                         FDCE (Remov_fdce_C_CLR)     -0.088     0.980    Yn_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.980    
                         arrival time                           0.954    
  -------------------------------------------------------------------
                         slack                                 -0.025    

Slack (VIOLATED) :        -0.025ns  (arrival time - required time)
  Source:                 axis_rst_n
                            (input port clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            Yn_reg[12]/CLR
                            (removal check against rising-edge clock axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.954ns  (logic 0.245ns (25.720%)  route 0.709ns (74.280%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.000ns
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.000     0.000    
                                                      0.000     0.000 r  axis_rst_n (IN)
                         net (fo=0)                   0.000     0.000    axis_rst_n
                                                                      r  axis_rst_n_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_rst_n_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_rst_n_IBUF
                                                                      r  awready_i_2/I0
                         LUT1 (Prop_lut1_I0_O)        0.045     0.583 f  awready_i_2/O
                         net (fo=131, unplaced)       0.372     0.954    awready_i_2_n_0
                         FDCE                                         f  Yn_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=131, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  Yn_reg[12]/C
                         clock pessimism              0.000     1.032    
                         clock uncertainty            0.035     1.068    
                         FDCE (Remov_fdce_C_CLR)     -0.088     0.980    Yn_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.980    
                         arrival time                           0.954    
  -------------------------------------------------------------------
                         slack                                 -0.025    

Slack (VIOLATED) :        -0.025ns  (arrival time - required time)
  Source:                 axis_rst_n
                            (input port clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            Yn_reg[13]/CLR
                            (removal check against rising-edge clock axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.954ns  (logic 0.245ns (25.720%)  route 0.709ns (74.280%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.000ns
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.000     0.000    
                                                      0.000     0.000 r  axis_rst_n (IN)
                         net (fo=0)                   0.000     0.000    axis_rst_n
                                                                      r  axis_rst_n_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_rst_n_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_rst_n_IBUF
                                                                      r  awready_i_2/I0
                         LUT1 (Prop_lut1_I0_O)        0.045     0.583 f  awready_i_2/O
                         net (fo=131, unplaced)       0.372     0.954    awready_i_2_n_0
                         FDCE                                         f  Yn_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=131, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  Yn_reg[13]/C
                         clock pessimism              0.000     1.032    
                         clock uncertainty            0.035     1.068    
                         FDCE (Remov_fdce_C_CLR)     -0.088     0.980    Yn_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.980    
                         arrival time                           0.954    
  -------------------------------------------------------------------
                         slack                                 -0.025    

Slack (VIOLATED) :        -0.025ns  (arrival time - required time)
  Source:                 axis_rst_n
                            (input port clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            Yn_reg[14]/CLR
                            (removal check against rising-edge clock axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.954ns  (logic 0.245ns (25.720%)  route 0.709ns (74.280%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.000ns
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.000     0.000    
                                                      0.000     0.000 r  axis_rst_n (IN)
                         net (fo=0)                   0.000     0.000    axis_rst_n
                                                                      r  axis_rst_n_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_rst_n_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_rst_n_IBUF
                                                                      r  awready_i_2/I0
                         LUT1 (Prop_lut1_I0_O)        0.045     0.583 f  awready_i_2/O
                         net (fo=131, unplaced)       0.372     0.954    awready_i_2_n_0
                         FDCE                                         f  Yn_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=131, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  Yn_reg[14]/C
                         clock pessimism              0.000     1.032    
                         clock uncertainty            0.035     1.068    
                         FDCE (Remov_fdce_C_CLR)     -0.088     0.980    Yn_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.980    
                         arrival time                           0.954    
  -------------------------------------------------------------------
                         slack                                 -0.025    

Slack (VIOLATED) :        -0.025ns  (arrival time - required time)
  Source:                 axis_rst_n
                            (input port clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            Yn_reg[15]/CLR
                            (removal check against rising-edge clock axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.954ns  (logic 0.245ns (25.720%)  route 0.709ns (74.280%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.000ns
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.000     0.000    
                                                      0.000     0.000 r  axis_rst_n (IN)
                         net (fo=0)                   0.000     0.000    axis_rst_n
                                                                      r  axis_rst_n_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_rst_n_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_rst_n_IBUF
                                                                      r  awready_i_2/I0
                         LUT1 (Prop_lut1_I0_O)        0.045     0.583 f  awready_i_2/O
                         net (fo=131, unplaced)       0.372     0.954    awready_i_2_n_0
                         FDCE                                         f  Yn_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=131, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  Yn_reg[15]/C
                         clock pessimism              0.000     1.032    
                         clock uncertainty            0.035     1.068    
                         FDCE (Remov_fdce_C_CLR)     -0.088     0.980    Yn_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.980    
                         arrival time                           0.954    
  -------------------------------------------------------------------
                         slack                                 -0.025    

Slack (VIOLATED) :        -0.025ns  (arrival time - required time)
  Source:                 axis_rst_n
                            (input port clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            Yn_reg[16]/CLR
                            (removal check against rising-edge clock axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.954ns  (logic 0.245ns (25.720%)  route 0.709ns (74.280%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.000ns
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.000     0.000    
                                                      0.000     0.000 r  axis_rst_n (IN)
                         net (fo=0)                   0.000     0.000    axis_rst_n
                                                                      r  axis_rst_n_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_rst_n_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_rst_n_IBUF
                                                                      r  awready_i_2/I0
                         LUT1 (Prop_lut1_I0_O)        0.045     0.583 f  awready_i_2/O
                         net (fo=131, unplaced)       0.372     0.954    awready_i_2_n_0
                         FDCE                                         f  Yn_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=131, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  Yn_reg[16]/C
                         clock pessimism              0.000     1.032    
                         clock uncertainty            0.035     1.068    
                         FDCE (Remov_fdce_C_CLR)     -0.088     0.980    Yn_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.980    
                         arrival time                           0.954    
  -------------------------------------------------------------------
                         slack                                 -0.025    

Slack (VIOLATED) :        -0.025ns  (arrival time - required time)
  Source:                 axis_rst_n
                            (input port clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            Yn_reg[17]/CLR
                            (removal check against rising-edge clock axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.954ns  (logic 0.245ns (25.720%)  route 0.709ns (74.280%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.000ns
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.000     0.000    
                                                      0.000     0.000 r  axis_rst_n (IN)
                         net (fo=0)                   0.000     0.000    axis_rst_n
                                                                      r  axis_rst_n_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_rst_n_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_rst_n_IBUF
                                                                      r  awready_i_2/I0
                         LUT1 (Prop_lut1_I0_O)        0.045     0.583 f  awready_i_2/O
                         net (fo=131, unplaced)       0.372     0.954    awready_i_2_n_0
                         FDCE                                         f  Yn_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=131, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  Yn_reg[17]/C
                         clock pessimism              0.000     1.032    
                         clock uncertainty            0.035     1.068    
                         FDCE (Remov_fdce_C_CLR)     -0.088     0.980    Yn_reg[17]
  -------------------------------------------------------------------
                         required time                         -0.980    
                         arrival time                           0.954    
  -------------------------------------------------------------------
                         slack                                 -0.025    

Slack (VIOLATED) :        -0.025ns  (arrival time - required time)
  Source:                 axis_rst_n
                            (input port clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            Yn_reg[18]/CLR
                            (removal check against rising-edge clock axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.954ns  (logic 0.245ns (25.720%)  route 0.709ns (74.280%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.000ns
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.000     0.000    
                                                      0.000     0.000 r  axis_rst_n (IN)
                         net (fo=0)                   0.000     0.000    axis_rst_n
                                                                      r  axis_rst_n_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_rst_n_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_rst_n_IBUF
                                                                      r  awready_i_2/I0
                         LUT1 (Prop_lut1_I0_O)        0.045     0.583 f  awready_i_2/O
                         net (fo=131, unplaced)       0.372     0.954    awready_i_2_n_0
                         FDCE                                         f  Yn_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=131, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  Yn_reg[18]/C
                         clock pessimism              0.000     1.032    
                         clock uncertainty            0.035     1.068    
                         FDCE (Remov_fdce_C_CLR)     -0.088     0.980    Yn_reg[18]
  -------------------------------------------------------------------
                         required time                         -0.980    
                         arrival time                           0.954    
  -------------------------------------------------------------------
                         slack                                 -0.025    





