#! /usr/bin/vvp
:ivl_version "10.3 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x5555558b0930 .scope module, "CDC_Sync" "CDC_Sync" 2 2;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_dest"
    .port_info 1 /INPUT 1 "async_signal"
    .port_info 2 /OUTPUT 1 "sync_signal"
o0x7ffff7a13018 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555558a8cd0_0 .net "async_signal", 0 0, o0x7ffff7a13018;  0 drivers
o0x7ffff7a13048 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555558a8d70_0 .net "clk_dest", 0 0, o0x7ffff7a13048;  0 drivers
v0x5555558bbb30_0 .var "sync_reg", 0 0;
v0x5555558bbc30_0 .var "sync_signal", 0 0;
E_0x55555587a970 .event posedge, v0x5555558a8d70_0;
S_0x5555558b9540 .scope module, "Data_Buffer" "Data_Buffer" 3 1;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst_n"
    .port_info 2 /INPUT 8 "data_in"
    .port_info 3 /INPUT 1 "wr_en"
    .port_info 4 /INPUT 1 "rd_en"
    .port_info 5 /OUTPUT 8 "data_out"
    .port_info 6 /OUTPUT 1 "empty"
    .port_info 7 /OUTPUT 1 "full"
v0x5555558b7c80_0 .net *"_s10", 31 0, L_0x5555558f5a20;  1 drivers
L_0x7ffff79ca0a8 .functor BUFT 1, C4<00000000000000000000010000000000>, C4<0>, C4<0>, C4<0>;
v0x5555558b7d20_0 .net/2u *"_s12", 31 0, L_0x7ffff79ca0a8;  1 drivers
v0x5555558db590_0 .net *"_s2", 31 0, L_0x5555558e57b0;  1 drivers
L_0x7ffff79ca018 .functor BUFT 1, C4<000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5555558db650_0 .net *"_s5", 20 0, L_0x7ffff79ca018;  1 drivers
v0x5555558db730_0 .net *"_s6", 31 0, L_0x5555558f58e0;  1 drivers
L_0x7ffff79ca060 .functor BUFT 1, C4<000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5555558db860_0 .net *"_s9", 20 0, L_0x7ffff79ca060;  1 drivers
o0x7ffff7a13288 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555558db940_0 .net "clk", 0 0, o0x7ffff7a13288;  0 drivers
o0x7ffff7a132b8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x5555558dba00_0 .net "data_in", 7 0, o0x7ffff7a132b8;  0 drivers
v0x5555558dbae0_0 .var "data_out", 7 0;
v0x5555558dbbc0_0 .net "empty", 0 0, L_0x5555558e56b0;  1 drivers
v0x5555558dbc80_0 .net "full", 0 0, L_0x5555558f5bc0;  1 drivers
v0x5555558dbd40 .array "mem", 1023 0, 7 0;
o0x7ffff7a13378 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555558dbe00_0 .net "rd_en", 0 0, o0x7ffff7a13378;  0 drivers
v0x5555558dbec0_0 .var "rd_ptr", 10 0;
o0x7ffff7a133d8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555558dbfa0_0 .net "rst_n", 0 0, o0x7ffff7a133d8;  0 drivers
o0x7ffff7a13408 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555558dc060_0 .net "wr_en", 0 0, o0x7ffff7a13408;  0 drivers
v0x5555558dc120_0 .var "wr_ptr", 10 0;
E_0x55555587abb0/0 .event negedge, v0x5555558dbfa0_0;
E_0x55555587abb0/1 .event posedge, v0x5555558db940_0;
E_0x55555587abb0 .event/or E_0x55555587abb0/0, E_0x55555587abb0/1;
E_0x55555587b930 .event posedge, v0x5555558db940_0;
L_0x5555558e56b0 .cmp/eq 11, v0x5555558dc120_0, v0x5555558dbec0_0;
L_0x5555558e57b0 .concat [ 11 21 0 0], v0x5555558dc120_0, L_0x7ffff79ca018;
L_0x5555558f58e0 .concat [ 11 21 0 0], v0x5555558dbec0_0, L_0x7ffff79ca060;
L_0x5555558f5a20 .arith/sub 32, L_0x5555558e57b0, L_0x5555558f58e0;
L_0x5555558f5bc0 .cmp/eq 32, L_0x5555558f5a20, L_0x7ffff79ca0a8;
S_0x555555863540 .scope module, "Power_Manager" "Power_Manager" 4 1;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "pc_pwr_cmd"
    .port_info 2 /OUTPUT 1 "dut_pwr_en"
    .port_info 3 /OUTPUT 1 "fpga_pwr_good"
o0x7ffff7a135e8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555558dc450_0 .net "clk", 0 0, o0x7ffff7a135e8;  0 drivers
v0x5555558dc530_0 .var "dut_pwr_en", 0 0;
v0x5555558dc5f0_0 .var "fpga_pwr_good", 0 0;
o0x7ffff7a13678 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555558dc690_0 .net "pc_pwr_cmd", 0 0, o0x7ffff7a13678;  0 drivers
E_0x5555558c06b0 .event posedge, v0x5555558dc450_0;
S_0x55555581f030 .scope module, "Protocol_Adapter" "Protocol_Adapter" 5 1;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst_n"
    .port_info 2 /INPUT 8 "pc_data"
    .port_info 3 /INPUT 1 "pc_valid"
    .port_info 4 /OUTPUT 32 "dut_bus"
    .port_info 5 /OUTPUT 1 "dut_valid"
o0x7ffff7a13768 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555558dc810_0 .net "clk", 0 0, o0x7ffff7a13768;  0 drivers
v0x5555558dc8f0_0 .var "dut_bus", 31 0;
v0x5555558dc9d0_0 .var "dut_valid", 0 0;
o0x7ffff7a137f8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x5555558dca70_0 .net "pc_data", 7 0, o0x7ffff7a137f8;  0 drivers
o0x7ffff7a13828 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555558dcb50_0 .net "pc_valid", 0 0, o0x7ffff7a13828;  0 drivers
o0x7ffff7a13858 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555558dcc60_0 .net "rst_n", 0 0, o0x7ffff7a13858;  0 drivers
v0x5555558dcd20_0 .var "state", 1 0;
E_0x5555558c0960/0 .event negedge, v0x5555558dcc60_0;
E_0x5555558c0960/1 .event posedge, v0x5555558dc810_0;
E_0x5555558c0960 .event/or E_0x5555558c0960/0, E_0x5555558c0960/1;
S_0x55555581f1b0 .scope module, "TestPattern_Standard" "TestPattern_Standard" 6 3;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst_n"
    .port_info 2 /INPUT 2 "pattern_sel"
    .port_info 3 /OUTPUT 32 "test_pattern"
P_0x5555558bc0a0 .param/l "PATTERN_ALL_ONE" 1 6 12, C4<01>;
P_0x5555558bc0e0 .param/l "PATTERN_ALL_ZERO" 1 6 11, C4<00>;
P_0x5555558bc120 .param/l "PATTERN_ALTERNATE" 1 6 13, C4<10>;
P_0x5555558bc160 .param/l "PATTERN_INCREMENT" 1 6 14, C4<11>;
o0x7ffff7a139d8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555558dcfa0_0 .net "clk", 0 0, o0x7ffff7a139d8;  0 drivers
v0x5555558dd080_0 .var "counter", 31 0;
v0x5555558dd160_0 .net "error_flag", 0 0, L_0x5555558f5d30;  1 drivers
v0x5555558dd200_0 .var "expected", 31 0;
o0x7ffff7a13a98 .functor BUFZ 2, C4<zz>; HiZ drive
v0x5555558dd2e0_0 .net "pattern_sel", 1 0, o0x7ffff7a13a98;  0 drivers
o0x7ffff7a13ac8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555558dd410_0 .net "rst_n", 0 0, o0x7ffff7a13ac8;  0 drivers
v0x5555558dd4d0_0 .var "test_pattern", 31 0;
E_0x55555587b640 .event edge, v0x5555558dd2e0_0, v0x5555558dd4d0_0, v0x5555558dd080_0;
E_0x5555558dcf40/0 .event negedge, v0x5555558dd410_0;
E_0x5555558dcf40/1 .event posedge, v0x5555558dcfa0_0;
E_0x5555558dcf40 .event/or E_0x5555558dcf40/0, E_0x5555558dcf40/1;
L_0x5555558f5d30 .cmp/ne 32, v0x5555558dd4d0_0, v0x5555558dd200_0;
S_0x55555586ee50 .scope module, "TestSystem_Top" "TestSystem_Top" 7 1;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst_n"
    .port_info 2 /INPUT 1 "pc_cmd_valid"
    .port_info 3 /INPUT 8 "pc_cmd_data"
    .port_info 4 /OUTPUT 1 "pc_ack"
    .port_info 5 /OUTPUT 32 "dut_dio"
    .port_info 6 /INPUT 16 "dut_adc_in"
    .port_info 7 /OUTPUT 16 "dut_dac_out"
    .port_info 8 /OUTPUT 1 "clk_out"
    .port_info 9 /OUTPUT 1 "power_en"
    .port_info 10 /INPUT 2 "test_mode"
    .port_info 11 /INPUT 32 "max_cycles"
v0x5555558e3210_0 .net *"_s10", 7 0, L_0x5555558f75e0;  1 drivers
v0x5555558e3310_0 .net *"_s12", 11 0, L_0x5555558f7680;  1 drivers
L_0x7ffff79ca258 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5555558e33f0_0 .net *"_s15", 1 0, L_0x7ffff79ca258;  1 drivers
v0x5555558e34e0_0 .net *"_s5", 15 0, L_0x5555558f7450;  1 drivers
L_0x7ffff79ca210 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5555558e35c0_0 .net/2u *"_s8", 23 0, L_0x7ffff79ca210;  1 drivers
v0x5555558e36a0_0 .net "adc_clk", 0 0, v0x5555558e0180_0;  1 drivers
v0x5555558e3740_0 .net "adc_data", 15 0, v0x5555558dd9a0_0;  1 drivers
v0x5555558e3830_0 .net "adc_ready", 0 0, v0x5555558ddb80_0;  1 drivers
v0x5555558e38d0_0 .net "average_latency", 31 0, L_0x5555558f7b60;  1 drivers
o0x7ffff7a13c78 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555558e3a40_0 .net "clk", 0 0, o0x7ffff7a13c78;  0 drivers
RS_0x7ffff7a144e8 .resolv tri, v0x5555558e25b0_0, L_0x5555558f7d30;
v0x5555558e3ae0_0 .net8 "clk_out", 0 0, RS_0x7ffff7a144e8;  2 drivers
v0x5555558e3b80_0 .net "config_data", 31 0, v0x5555558e0ce0_0;  1 drivers
v0x5555558e3c40_0 .net "config_en", 0 0, v0x5555558e0da0_0;  1 drivers
v0x5555558e3ce0_0 .net "dac_cmd", 15 0, v0x5555558e2860_0;  1 drivers
o0x7ffff7a13c18 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x5555558e3dd0_0 .net "dut_adc_in", 15 0, o0x7ffff7a13c18;  0 drivers
v0x5555558e3e90_0 .net "dut_clk", 0 0, v0x5555558e04e0_0;  1 drivers
v0x5555558e3f30_0 .net "dut_dac_out", 15 0, v0x5555558e1720_0;  1 drivers
v0x5555558e4110_0 .net "dut_dio", 31 0, v0x5555558e1d70_0;  1 drivers
RS_0x7ffff7a14158 .resolv tri, v0x5555558df3b0_0, v0x5555558e29a0_0;
v0x5555558e41e0_0 .net8 "error_count", 15 0, RS_0x7ffff7a14158;  2 drivers
o0x7ffff7a14c38 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x5555558e42d0_0 .net "max_cycles", 31 0, o0x7ffff7a14c38;  0 drivers
v0x5555558e4370_0 .net "max_latency", 31 0, L_0x5555558f7ac0;  1 drivers
v0x5555558e4430_0 .net "min_latency", 31 0, L_0x5555558f7980;  1 drivers
v0x5555558e4510_0 .net "pc_ack", 0 0, v0x5555558e0e60_0;  1 drivers
o0x7ffff7a14758 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x5555558e45e0_0 .net "pc_cmd_data", 7 0, o0x7ffff7a14758;  0 drivers
o0x7ffff7a14788 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555558e46b0_0 .net "pc_cmd_valid", 0 0, o0x7ffff7a14788;  0 drivers
v0x5555558e4780_0 .net "power_en", 0 0, v0x5555558e2bb0_0;  1 drivers
o0x7ffff7a13ca8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555558e4850_0 .net "rst_n", 0 0, o0x7ffff7a13ca8;  0 drivers
v0x5555558e48f0_0 .net "test_done", 0 0, v0x5555558e2df0_0;  1 drivers
o0x7ffff7a14cf8 .functor BUFZ 2, C4<zz>; HiZ drive
v0x5555558e49c0_0 .net "test_mode", 1 0, o0x7ffff7a14cf8;  0 drivers
v0x5555558e4a90 .array "test_vectors", 1023 0, 7 0;
v0x5555558e4b30_0 .net "throughput", 31 0, L_0x5555558f7c90;  1 drivers
v0x5555558e4bd0_0 .var "vector_addr", 9 0;
E_0x5555558dd630 .event posedge, v0x5555558ddc20_0;
L_0x5555558f5e50 .part v0x5555558e0ce0_0, 0, 16;
L_0x5555558f5f70 .part o0x7ffff7a14cf8, 0, 1;
L_0x5555558f7450 .part v0x5555558e1d70_0, 0, 16;
L_0x5555558f74f0 .concat [ 16 16 0 0], L_0x5555558f7450, v0x5555558dd9a0_0;
L_0x5555558f75e0 .array/port v0x5555558e4a90, L_0x5555558f7680;
L_0x5555558f7680 .concat [ 10 2 0 0], v0x5555558e4bd0_0, L_0x7ffff79ca258;
L_0x5555558f7890 .concat [ 8 24 0 0], L_0x5555558f75e0, L_0x7ffff79ca210;
L_0x5555558f7980 .part L_0x5555558f70b0, 96, 32;
L_0x5555558f7ac0 .part L_0x5555558f70b0, 64, 32;
L_0x5555558f7b60 .part L_0x5555558f70b0, 32, 32;
L_0x5555558f7c90 .part L_0x5555558f70b0, 0, 32;
S_0x5555558dd6b0 .scope module, "u_ADC" "ADC_Interface" 7 80, 8 1 0, S_0x55555586ee50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst_n"
    .port_info 2 /INPUT 16 "adc_in"
    .port_info 3 /OUTPUT 16 "adc_data"
    .port_info 4 /OUTPUT 1 "adc_ready"
v0x5555558dd9a0_0 .var "adc_data", 15 0;
v0x5555558ddaa0_0 .net "adc_in", 15 0, o0x7ffff7a13c18;  alias, 0 drivers
v0x5555558ddb80_0 .var "adc_ready", 0 0;
v0x5555558ddc20_0 .net "clk", 0 0, o0x7ffff7a13c78;  alias, 0 drivers
v0x5555558ddce0_0 .net "rst_n", 0 0, o0x7ffff7a13ca8;  alias, 0 drivers
v0x5555558dddf0_0 .var "state", 2 0;
E_0x5555558dd920/0 .event negedge, v0x5555558ddce0_0;
E_0x5555558dd920/1 .event posedge, v0x5555558ddc20_0;
E_0x5555558dd920 .event/or E_0x5555558dd920/0, E_0x5555558dd920/1;
S_0x5555558ddf70 .scope module, "u_Analyzer" "Result_Analyzer" 7 118, 9 1 0, S_0x55555586ee50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst_n"
    .port_info 2 /INPUT 32 "dut_response"
    .port_info 3 /INPUT 32 "expected_data"
    .port_info 4 /INPUT 1 "result_valid"
    .port_info 5 /OUTPUT 16 "error_count"
    .port_info 6 /OUTPUT 128 "statistics"
L_0x7ffff79ca0f0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5555558de250_0 .net/2u *"_s0", 31 0, L_0x7ffff79ca0f0;  1 drivers
L_0x7ffff79ca180 .functor BUFT 1, C4<00000000000000000000001111101000>, C4<0>, C4<0>, C4<0>;
v0x5555558de330_0 .net/2u *"_s10", 31 0, L_0x7ffff79ca180;  1 drivers
v0x5555558de410_0 .net *"_s13", 31 0, L_0x5555558f64b0;  1 drivers
L_0x7ffff79ca1c8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x5555558de4d0_0 .net/2u *"_s14", 31 0, L_0x7ffff79ca1c8;  1 drivers
v0x5555558de5b0_0 .net *"_s16", 31 0, L_0x5555558f65d0;  1 drivers
v0x5555558de6e0_0 .net *"_s2", 0 0, L_0x5555558f6060;  1 drivers
v0x5555558de7a0_0 .net *"_s21", 15 0, L_0x5555558f68c0;  1 drivers
v0x5555558de880_0 .net *"_s23", 15 0, L_0x5555558f6960;  1 drivers
v0x5555558de960_0 .net *"_s25", 15 0, L_0x5555558f6a50;  1 drivers
v0x5555558dea40_0 .net *"_s27", 15 0, L_0x5555558f6b70;  1 drivers
v0x5555558deb20_0 .net *"_s29", 15 0, L_0x5555558f6cc0;  1 drivers
v0x5555558dec00_0 .net *"_s31", 15 0, L_0x5555558f6d60;  1 drivers
v0x5555558dece0_0 .net *"_s33", 15 0, L_0x5555558f6ec0;  1 drivers
v0x5555558dedc0_0 .net *"_s35", 15 0, L_0x5555558f6f60;  1 drivers
v0x5555558deea0_0 .net *"_s4", 31 0, L_0x5555558f61b0;  1 drivers
L_0x7ffff79ca138 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5555558def80_0 .net/2u *"_s6", 31 0, L_0x7ffff79ca138;  1 drivers
v0x5555558df060_0 .net "average_latency", 31 0, L_0x5555558f6320;  1 drivers
v0x5555558df250_0 .net "clk", 0 0, o0x7ffff7a13c78;  alias, 0 drivers
v0x5555558df2f0_0 .net "dut_response", 31 0, L_0x5555558f74f0;  1 drivers
v0x5555558df3b0_0 .var "error_count", 15 0;
v0x5555558df490_0 .net "expected_data", 31 0, L_0x5555558f7890;  1 drivers
v0x5555558df570 .array "latency_buffer", 31 0, 31 0;
v0x5555558df630_0 .var "max_latency", 31 0;
v0x5555558df710_0 .var "min_latency", 31 0;
v0x5555558df7f0_0 .net "result_valid", 0 0, v0x5555558ddb80_0;  alias, 1 drivers
v0x5555558df890_0 .net "rst_n", 0 0, o0x7ffff7a13ca8;  alias, 0 drivers
v0x5555558df930_0 .var "sample_counter", 31 0;
v0x5555558df9d0_0 .net "statistics", 127 0, L_0x5555558f70b0;  1 drivers
v0x5555558dfab0_0 .net "throughput", 31 0, L_0x5555558f6740;  1 drivers
v0x5555558dfb90_0 .var "total_latency", 31 0;
v0x5555558dfc70_0 .var "total_samples", 31 0;
v0x5555558dfd50_0 .var "write_ptr", 5 0;
L_0x5555558f6060 .cmp/ne 32, v0x5555558dfc70_0, L_0x7ffff79ca0f0;
L_0x5555558f61b0 .arith/div 32, v0x5555558dfb90_0, v0x5555558dfc70_0;
L_0x5555558f6320 .functor MUXZ 32, L_0x7ffff79ca138, L_0x5555558f61b0, L_0x5555558f6060, C4<>;
L_0x5555558f64b0 .arith/mult 32, v0x5555558df930_0, L_0x7ffff79ca180;
L_0x5555558f65d0 .arith/sum 32, v0x5555558dfb90_0, L_0x7ffff79ca1c8;
L_0x5555558f6740 .arith/div 32, L_0x5555558f64b0, L_0x5555558f65d0;
L_0x5555558f68c0 .part v0x5555558df710_0, 16, 16;
L_0x5555558f6960 .part v0x5555558df630_0, 16, 16;
L_0x5555558f6a50 .part L_0x5555558f6320, 16, 16;
L_0x5555558f6b70 .part L_0x5555558f6740, 16, 16;
L_0x5555558f6cc0 .part v0x5555558df710_0, 0, 16;
L_0x5555558f6d60 .part v0x5555558df630_0, 0, 16;
L_0x5555558f6ec0 .part L_0x5555558f6320, 0, 16;
L_0x5555558f6f60 .part L_0x5555558f6740, 0, 16;
LS_0x5555558f70b0_0_0 .concat [ 16 16 16 16], L_0x5555558f6f60, L_0x5555558f6ec0, L_0x5555558f6d60, L_0x5555558f6cc0;
LS_0x5555558f70b0_0_4 .concat [ 16 16 16 16], L_0x5555558f6b70, L_0x5555558f6a50, L_0x5555558f6960, L_0x5555558f68c0;
L_0x5555558f70b0 .concat [ 64 64 0 0], LS_0x5555558f70b0_0_0, LS_0x5555558f70b0_0_4;
S_0x5555558dff50 .scope module, "u_ClockGen" "Clock_Manager" 7 129, 10 1 0, S_0x55555586ee50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_in"
    .port_info 1 /INPUT 1 "rst_n"
    .port_info 2 /OUTPUT 1 "clk_out"
    .port_info 3 /OUTPUT 1 "dut_clk"
    .port_info 4 /OUTPUT 1 "adc_clk"
    .port_info 5 /OUTPUT 4 "dut_clk_counter"
    .port_info 6 /OUTPUT 3 "adc_clk_counter"
v0x5555558e0180_0 .var "adc_clk", 0 0;
v0x5555558e0240_0 .var "adc_clk_counter", 2 0;
v0x5555558e0320_0 .net "clk_in", 0 0, o0x7ffff7a13c78;  alias, 0 drivers
v0x5555558e0440_0 .net8 "clk_out", 0 0, RS_0x7ffff7a144e8;  alias, 2 drivers
v0x5555558e04e0_0 .var "dut_clk", 0 0;
v0x5555558e05f0_0 .var "dut_clk_counter", 3 0;
v0x5555558e06d0_0 .net "rst_n", 0 0, o0x7ffff7a13ca8;  alias, 0 drivers
L_0x5555558f7d30 .part v0x5555558e05f0_0, 3, 1;
S_0x5555558e08e0 .scope module, "u_ConfigParser" "ConfigParser" 7 60, 11 1 0, S_0x55555586ee50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst_n"
    .port_info 2 /INPUT 1 "pc_cmd_valid"
    .port_info 3 /INPUT 8 "pc_cmd_data"
    .port_info 4 /OUTPUT 1 "config_en"
    .port_info 5 /OUTPUT 32 "config_data"
    .port_info 6 /OUTPUT 1 "pc_ack"
v0x5555558e0b60_0 .net "clk", 0 0, o0x7ffff7a13c78;  alias, 0 drivers
v0x5555558e0c20 .array "config_buffer", 3 0, 7 0;
v0x5555558e0ce0_0 .var "config_data", 31 0;
v0x5555558e0da0_0 .var "config_en", 0 0;
v0x5555558e0e60_0 .var "pc_ack", 0 0;
v0x5555558e0f70_0 .net "pc_cmd_data", 7 0, o0x7ffff7a14758;  alias, 0 drivers
v0x5555558e1050_0 .net "pc_cmd_valid", 0 0, o0x7ffff7a14788;  alias, 0 drivers
v0x5555558e1110_0 .net "rst_n", 0 0, o0x7ffff7a13ca8;  alias, 0 drivers
v0x5555558e11b0_0 .var "state", 1 0;
S_0x5555558e13b0 .scope module, "u_DAC" "DAC_Interface" 7 89, 12 1 0, S_0x55555586ee50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst_n"
    .port_info 2 /INPUT 16 "dac_cmd"
    .port_info 3 /OUTPUT 16 "dac_out"
v0x5555558e1580_0 .net "clk", 0 0, o0x7ffff7a13c78;  alias, 0 drivers
v0x5555558e1640_0 .net "dac_cmd", 15 0, v0x5555558e2860_0;  alias, 1 drivers
v0x5555558e1720_0 .var "dac_out", 15 0;
v0x5555558e17e0_0 .net "rst_n", 0 0, o0x7ffff7a13ca8;  alias, 0 drivers
S_0x5555558e1900 .scope module, "u_DigitalIO" "DigitalIO_Ctrl" 7 71, 13 1 0, S_0x55555586ee50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst_n"
    .port_info 2 /INPUT 1 "config_en"
    .port_info 3 /INPUT 16 "config_data"
    .port_info 4 /OUTPUT 32 "dut_dio"
v0x5555558e1b00_0 .net "clk", 0 0, o0x7ffff7a13c78;  alias, 0 drivers
v0x5555558e1bc0_0 .net "config_data", 15 0, L_0x5555558f5e50;  1 drivers
v0x5555558e1ca0_0 .net "config_en", 0 0, v0x5555558e0da0_0;  alias, 1 drivers
v0x5555558e1d70_0 .var "dio_reg", 31 0;
v0x5555558e1e10_0 .net "dut_dio", 31 0, v0x5555558e1d70_0;  alias, 1 drivers
v0x5555558e1ef0_0 .net "rst_n", 0 0, o0x7ffff7a13ca8;  alias, 0 drivers
S_0x5555558e2030 .scope module, "u_FSM" "Test_FSM" 7 97, 14 1 0, S_0x55555586ee50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst_n"
    .port_info 2 /INPUT 1 "config_en"
    .port_info 3 /INPUT 16 "adc_data"
    .port_info 4 /INPUT 1 "adc_ready"
    .port_info 5 /INPUT 2 "test_mode"
    .port_info 6 /INPUT 32 "max_cycles"
    .port_info 7 /OUTPUT 16 "dac_cmd"
    .port_info 8 /OUTPUT 1 "clk_out"
    .port_info 9 /OUTPUT 1 "power_en"
    .port_info 10 /OUTPUT 16 "error_count"
    .port_info 11 /OUTPUT 1 "test_done"
    .port_info 12 /INPUT 1 "dump_en"
v0x5555558e2340_0 .net "adc_data", 15 0, v0x5555558dd9a0_0;  alias, 1 drivers
v0x5555558e2420_0 .net "adc_ready", 0 0, v0x5555558ddb80_0;  alias, 1 drivers
v0x5555558e2510_0 .net "clk", 0 0, o0x7ffff7a13c78;  alias, 0 drivers
v0x5555558e25b0_0 .var "clk_out", 0 0;
v0x5555558e2680_0 .net "config_en", 0 0, v0x5555558e0da0_0;  alias, 1 drivers
v0x5555558e27c0_0 .var "cycle_counter", 31 0;
v0x5555558e2860_0 .var "dac_cmd", 15 0;
v0x5555558e2900_0 .net "dump_en", 0 0, L_0x5555558f5f70;  1 drivers
v0x5555558e29a0_0 .var "error_count", 15 0;
v0x5555558e2af0_0 .net "max_cycles", 31 0, o0x7ffff7a14c38;  alias, 0 drivers
v0x5555558e2bb0_0 .var "power_en", 0 0;
v0x5555558e2c70_0 .net "rst_n", 0 0, o0x7ffff7a13ca8;  alias, 0 drivers
v0x5555558e2d10_0 .var "state", 3 0;
v0x5555558e2df0_0 .var "test_done", 0 0;
v0x5555558e2eb0_0 .net "test_mode", 1 0, o0x7ffff7a14cf8;  alias, 0 drivers
v0x5555558e2f90_0 .var "test_pattern", 15 0;
S_0x55555587e580 .scope module, "UART_Receiver" "UART_Receiver" 15 1;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst_n"
    .port_info 2 /INPUT 1 "uart_rx"
    .port_info 3 /OUTPUT 8 "rx_data"
    .port_info 4 /OUTPUT 1 "rx_valid"
P_0x5555558ac860 .param/l "BAUD_RATE" 0 15 2, +C4<00000000000000011100001000000000>;
P_0x5555558ac8a0 .param/l "CLK_DIV" 1 15 13, +C4<00000000000000000000001101100100>;
P_0x5555558ac8e0 .param/l "CLK_FREQ" 0 15 3, +C4<00000101111101011110000100000000>;
v0x5555558e4e50_0 .var "bit_cnt", 3 0;
o0x7ffff7a15418 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555558e4f50_0 .net "clk", 0 0, o0x7ffff7a15418;  0 drivers
v0x5555558e5010_0 .var "clk_cnt", 15 0;
v0x5555558e5100_0 .var "data_reg", 7 0;
o0x7ffff7a154a8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555558e51e0_0 .net "rst_n", 0 0, o0x7ffff7a154a8;  0 drivers
v0x5555558e52f0_0 .var "rx_data", 7 0;
v0x5555558e53d0_0 .var "rx_reg", 0 0;
v0x5555558e5490_0 .var "rx_valid", 0 0;
o0x7ffff7a15568 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555558e5550_0 .net "uart_rx", 0 0, o0x7ffff7a15568;  0 drivers
E_0x5555558de160/0 .event negedge, v0x5555558e51e0_0;
E_0x5555558de160/1 .event posedge, v0x5555558e4f50_0;
E_0x5555558de160 .event/or E_0x5555558de160/0, E_0x5555558de160/1;
    .scope S_0x5555558b0930;
T_0 ;
    %wait E_0x55555587a970;
    %load/vec4 v0x5555558a8cd0_0;
    %assign/vec4 v0x5555558bbb30_0, 0;
    %load/vec4 v0x5555558bbb30_0;
    %assign/vec4 v0x5555558bbc30_0, 0;
    %jmp T_0;
    .thread T_0;
    .scope S_0x5555558b9540;
T_1 ;
    %wait E_0x55555587b930;
    %load/vec4 v0x5555558dc060_0;
    %load/vec4 v0x5555558dbc80_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0x5555558dba00_0;
    %load/vec4 v0x5555558dc120_0;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5555558dbd40, 0, 4;
T_1.0 ;
    %load/vec4 v0x5555558dbe00_0;
    %load/vec4 v0x5555558dbbc0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x5555558dbec0_0;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0x5555558dbd40, 4;
    %assign/vec4 v0x5555558dbae0_0, 0;
T_1.2 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x5555558b9540;
T_2 ;
    %wait E_0x55555587abb0;
    %load/vec4 v0x5555558dbfa0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 11;
    %assign/vec4 v0x5555558dc120_0, 0;
    %pushi/vec4 0, 0, 11;
    %assign/vec4 v0x5555558dbec0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x5555558dc060_0;
    %load/vec4 v0x5555558dbc80_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0x5555558dc120_0;
    %addi 1, 0, 11;
    %assign/vec4 v0x5555558dc120_0, 0;
T_2.2 ;
    %load/vec4 v0x5555558dbe00_0;
    %load/vec4 v0x5555558dbbc0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.4, 8;
    %load/vec4 v0x5555558dbec0_0;
    %addi 1, 0, 11;
    %assign/vec4 v0x5555558dbec0_0, 0;
T_2.4 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x555555863540;
T_3 ;
    %wait E_0x5555558c06b0;
    %load/vec4 v0x5555558dc690_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5555558dc530_0, 0;
T_3.0 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x55555581f030;
T_4 ;
    %wait E_0x5555558c0960;
    %load/vec4 v0x5555558dcc60_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5555558dcd20_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5555558dc8f0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x5555558dcd20_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %jmp T_4.6;
T_4.2 ;
    %load/vec4 v0x5555558dcb50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.7, 8;
    %load/vec4 v0x5555558dca70_0;
    %ix/load 4, 24, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5555558dc8f0_0, 4, 5;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x5555558dcd20_0, 0;
T_4.7 ;
    %jmp T_4.6;
T_4.3 ;
    %load/vec4 v0x5555558dcb50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.9, 8;
    %load/vec4 v0x5555558dca70_0;
    %ix/load 4, 16, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5555558dc8f0_0, 4, 5;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x5555558dcd20_0, 0;
T_4.9 ;
    %jmp T_4.6;
T_4.4 ;
    %load/vec4 v0x5555558dcb50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.11, 8;
    %load/vec4 v0x5555558dca70_0;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5555558dc8f0_0, 4, 5;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x5555558dcd20_0, 0;
T_4.11 ;
    %jmp T_4.6;
T_4.5 ;
    %load/vec4 v0x5555558dcb50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.13, 8;
    %load/vec4 v0x5555558dca70_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5555558dc8f0_0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5555558dc9d0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5555558dcd20_0, 0;
T_4.13 ;
    %jmp T_4.6;
T_4.6 ;
    %pop/vec4 1;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x55555581f1b0;
T_5 ;
    %wait E_0x5555558dcf40;
    %load/vec4 v0x5555558dd410_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5555558dd4d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5555558dd080_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x5555558dd2e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %jmp T_5.6;
T_5.2 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5555558dd4d0_0, 0;
    %jmp T_5.6;
T_5.3 ;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v0x5555558dd4d0_0, 0;
    %jmp T_5.6;
T_5.4 ;
    %load/vec4 v0x5555558dd4d0_0;
    %inv;
    %assign/vec4 v0x5555558dd4d0_0, 0;
    %jmp T_5.6;
T_5.5 ;
    %load/vec4 v0x5555558dd080_0;
    %assign/vec4 v0x5555558dd4d0_0, 0;
    %load/vec4 v0x5555558dd080_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x5555558dd080_0, 0;
    %jmp T_5.6;
T_5.6 ;
    %pop/vec4 1;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x55555581f1b0;
T_6 ;
    %wait E_0x55555587b640;
    %load/vec4 v0x5555558dd2e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %jmp T_6.4;
T_6.0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5555558dd200_0, 0, 32;
    %jmp T_6.4;
T_6.1 ;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0x5555558dd200_0, 0, 32;
    %jmp T_6.4;
T_6.2 ;
    %load/vec4 v0x5555558dd4d0_0;
    %inv;
    %store/vec4 v0x5555558dd200_0, 0, 32;
    %jmp T_6.4;
T_6.3 ;
    %load/vec4 v0x5555558dd080_0;
    %store/vec4 v0x5555558dd200_0, 0, 32;
    %jmp T_6.4;
T_6.4 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x5555558e08e0;
T_7 ;
    %wait E_0x5555558dd920;
    %load/vec4 v0x5555558e1110_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5555558e11b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5555558e0e60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5555558e0da0_0, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5555558e0c20, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5555558e0c20, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5555558e0c20, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5555558e0c20, 0, 4;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x5555558e11b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %jmp T_7.6;
T_7.2 ;
    %load/vec4 v0x5555558e1050_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.7, 8;
    %load/vec4 v0x5555558e0f70_0;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5555558e0c20, 0, 4;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x5555558e11b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5555558e0e60_0, 0;
T_7.7 ;
    %jmp T_7.6;
T_7.3 ;
    %load/vec4 v0x5555558e1050_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.9, 8;
    %load/vec4 v0x5555558e0f70_0;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5555558e0c20, 0, 4;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x5555558e11b0_0, 0;
T_7.9 ;
    %jmp T_7.6;
T_7.4 ;
    %load/vec4 v0x5555558e1050_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.11, 8;
    %load/vec4 v0x5555558e0f70_0;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5555558e0c20, 0, 4;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x5555558e11b0_0, 0;
T_7.11 ;
    %jmp T_7.6;
T_7.5 ;
    %load/vec4 v0x5555558e1050_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.13, 8;
    %load/vec4 v0x5555558e0f70_0;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5555558e0c20, 0, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5555558e0c20, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5555558e0c20, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5555558e0c20, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5555558e0c20, 4;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x5555558e0ce0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5555558e0da0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5555558e11b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5555558e0e60_0, 0;
T_7.13 ;
    %jmp T_7.6;
T_7.6 ;
    %pop/vec4 1;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x5555558e1900;
T_8 ;
    %wait E_0x5555558dd920;
    %load/vec4 v0x5555558e1ef0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5555558e1d70_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x5555558e1ca0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v0x5555558e1bc0_0;
    %parti/s 2, 14, 5;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_8.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_8.7, 6;
    %jmp T_8.8;
T_8.4 ;
    %pushi/vec4 0, 4294967295, 32;
    %assign/vec4 v0x5555558e1d70_0, 0;
    %jmp T_8.8;
T_8.5 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5555558e1d70_0, 0;
    %jmp T_8.8;
T_8.6 ;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v0x5555558e1d70_0, 0;
    %jmp T_8.8;
T_8.7 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x5555558e1bc0_0;
    %parti/s 14, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %assign/vec4 v0x5555558e1d70_0, 0;
    %jmp T_8.8;
T_8.8 ;
    %pop/vec4 1;
T_8.2 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x5555558dd6b0;
T_9 ;
    %wait E_0x5555558dd920;
    %load/vec4 v0x5555558ddce0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5555558dddf0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5555558ddb80_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x5555558dddf0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_9.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_9.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_9.6, 6;
    %jmp T_9.7;
T_9.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5555558ddb80_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x5555558dddf0_0, 0;
    %jmp T_9.7;
T_9.3 ;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x5555558dddf0_0, 0;
    %jmp T_9.7;
T_9.4 ;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x5555558dddf0_0, 0;
    %jmp T_9.7;
T_9.5 ;
    %load/vec4 v0x5555558ddaa0_0;
    %assign/vec4 v0x5555558dd9a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5555558ddb80_0, 0;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x5555558dddf0_0, 0;
    %jmp T_9.7;
T_9.6 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5555558ddb80_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5555558dddf0_0, 0;
    %jmp T_9.7;
T_9.7 ;
    %pop/vec4 1;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x5555558e13b0;
T_10 ;
    %wait E_0x5555558dd920;
    %load/vec4 v0x5555558e17e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5555558e1720_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x5555558e1640_0;
    %assign/vec4 v0x5555558e1720_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x5555558e2030;
T_11 ;
    %load/vec4 v0x5555558e2900_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %vpi_call 14 24 "$dumpfile", "waveform.vcd" {0 0 0};
    %vpi_call 14 25 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x5555558e2030 {0 0 0};
T_11.0 ;
    %end;
    .thread T_11;
    .scope S_0x5555558e2030;
T_12 ;
    %wait E_0x5555558dd920;
    %load/vec4 v0x5555558e2c70_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5555558e2d10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5555558e25b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5555558e2bb0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5555558e2860_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5555558e29a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5555558e2df0_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x5555558e2d10_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_12.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_12.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_12.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_12.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_12.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_12.7, 6;
    %jmp T_12.8;
T_12.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5555558e2bb0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x5555558e2d10_0, 0;
    %jmp T_12.8;
T_12.3 ;
    %pushi/vec4 43690, 0, 16;
    %assign/vec4 v0x5555558e2860_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x5555558e2d10_0, 0;
    %jmp T_12.8;
T_12.4 ;
    %load/vec4 v0x5555558e2420_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.9, 8;
    %load/vec4 v0x5555558e2340_0;
    %assign/vec4 v0x5555558e2f90_0, 0;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x5555558e2d10_0, 0;
T_12.9 ;
    %jmp T_12.8;
T_12.5 ;
    %load/vec4 v0x5555558e2eb0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_12.11, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_12.12, 6;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5555558e2d10_0, 0;
    %jmp T_12.14;
T_12.11 ;
    %pushi/vec4 43690, 0, 16;
    %assign/vec4 v0x5555558e2860_0, 0;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x5555558e2d10_0, 0;
    %jmp T_12.14;
T_12.12 ;
    %load/vec4 v0x5555558e27c0_0;
    %load/vec4 v0x5555558e2af0_0;
    %cmp/u;
    %jmp/0xz  T_12.15, 5;
    %pushi/vec4 43690, 0, 16;
    %assign/vec4 v0x5555558e2860_0, 0;
    %load/vec4 v0x5555558e27c0_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x5555558e27c0_0, 0;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x5555558e2d10_0, 0;
    %jmp T_12.16;
T_12.15 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5555558e2df0_0, 0;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x5555558e2d10_0, 0;
T_12.16 ;
    %jmp T_12.14;
T_12.14 ;
    %pop/vec4 1;
    %jmp T_12.8;
T_12.6 ;
    %load/vec4 v0x5555558e2420_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.17, 8;
    %load/vec4 v0x5555558e2340_0;
    %cmpi/ne 21845, 0, 16;
    %jmp/0xz  T_12.19, 6;
    %load/vec4 v0x5555558e29a0_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x5555558e29a0_0, 0;
T_12.19 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x5555558e2d10_0, 0;
T_12.17 ;
    %jmp T_12.8;
T_12.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5555558e2df0_0, 0;
    %load/vec4 v0x5555558e2eb0_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_12.21, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5555558e27c0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x5555558e2d10_0, 0;
T_12.21 ;
    %jmp T_12.8;
T_12.8 ;
    %pop/vec4 1;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x5555558ddf70;
T_13 ;
    %wait E_0x5555558dd920;
    %load/vec4 v0x5555558df890_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5555558df3b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5555558dfb90_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5555558dfc70_0, 0;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v0x5555558df710_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5555558df630_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x5555558dfd50_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5555558df930_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x5555558df7f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %load/vec4 v0x5555558df2f0_0;
    %load/vec4 v0x5555558df490_0;
    %cmp/ne;
    %jmp/0xz  T_13.4, 6;
    %load/vec4 v0x5555558df3b0_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x5555558df3b0_0, 0;
T_13.4 ;
    %load/vec4 v0x5555558dfd50_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x5555558df570, 4;
    %load/vec4 v0x5555558df710_0;
    %cmp/u;
    %jmp/0xz  T_13.6, 5;
    %load/vec4 v0x5555558dfd50_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x5555558df570, 4;
    %assign/vec4 v0x5555558df710_0, 0;
T_13.6 ;
    %load/vec4 v0x5555558df630_0;
    %load/vec4 v0x5555558dfd50_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x5555558df570, 4;
    %cmp/u;
    %jmp/0xz  T_13.8, 5;
    %load/vec4 v0x5555558dfd50_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x5555558df570, 4;
    %assign/vec4 v0x5555558df630_0, 0;
T_13.8 ;
    %load/vec4 v0x5555558dfb90_0;
    %load/vec4 v0x5555558dfd50_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x5555558df570, 4;
    %add;
    %assign/vec4 v0x5555558dfb90_0, 0;
    %load/vec4 v0x5555558dfc70_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x5555558dfc70_0, 0;
    %load/vec4 v0x5555558dfd50_0;
    %addi 1, 0, 6;
    %assign/vec4 v0x5555558dfd50_0, 0;
    %load/vec4 v0x5555558df930_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x5555558df930_0, 0;
T_13.2 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x5555558dff50;
T_14 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555558e04e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555558e0180_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5555558e05f0_0, 0, 4;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5555558e0240_0, 0, 3;
    %end;
    .thread T_14;
    .scope S_0x5555558dff50;
T_15 ;
    %wait E_0x5555558dd920;
    %load/vec4 v0x5555558e06d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5555558e05f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5555558e04e0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5555558e0240_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5555558e0180_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x5555558e05f0_0;
    %cmpi/e 1, 0, 4;
    %jmp/0xz  T_15.2, 4;
    %load/vec4 v0x5555558e04e0_0;
    %inv;
    %assign/vec4 v0x5555558e04e0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5555558e05f0_0, 0;
    %jmp T_15.3;
T_15.2 ;
    %load/vec4 v0x5555558e05f0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x5555558e05f0_0, 0;
T_15.3 ;
    %load/vec4 v0x5555558e0240_0;
    %cmpi/e 4, 0, 3;
    %jmp/0xz  T_15.4, 4;
    %load/vec4 v0x5555558e0180_0;
    %inv;
    %assign/vec4 v0x5555558e0180_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5555558e0240_0, 0;
    %jmp T_15.5;
T_15.4 ;
    %load/vec4 v0x5555558e0240_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x5555558e0240_0, 0;
T_15.5 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x55555586ee50;
T_16 ;
    %pushi/vec4 0, 0, 1;
    %force/vec4 v0x5555558e4850_0;
    %delay 276447232, 23283;
    %pushi/vec4 1, 0, 1;
    %force/vec4 v0x5555558e4850_0;
    %vpi_call 7 27 "$dumpfile", "waveform.vcd" {0 0 0};
    %vpi_call 7 28 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x55555586ee50 {0 0 0};
    %vpi_call 7 29 "$dumpvars", 32'sb00000000000000000000000000000001, S_0x5555558e2030 {0 0 0};
    %delay 2808348672, 232830643;
    %vpi_call 7 33 "$display", "Simulation completed at time %0t", $time {0 0 0};
    %vpi_call 7 34 "$dumpflush" {0 0 0};
    %vpi_call 7 35 "$dumpoff" {0 0 0};
    %vpi_call 7 36 "$finish" {0 0 0};
    %end;
    .thread T_16;
    .scope S_0x55555586ee50;
T_17 ;
    %wait E_0x5555558dd630;
    %pushi/vec4 100, 0, 64;
    %vpi_func 7 41 "$time" 64 {0 0 0};
    %cmp/u;
    %jmp/0xz  T_17.0, 5;
    %vpi_func 7 42 "$time" 64 {0 0 0};
    %pushi/vec4 100, 0, 64;
    %div;
    %vpi_call 7 42 "$display", "Clock cycle %0d at time %0t", S<0,vec4,u64>, $time {1 0 0};
T_17.0 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x55555587e580;
T_18 ;
    %wait E_0x5555558de160;
    %load/vec4 v0x5555558e51e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5555558e5010_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5555558e4e50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5555558e5490_0, 0;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0x5555558e4e50_0;
    %nor/r;
    %load/vec4 v0x5555558e53d0_0;
    %nor/r;
    %and;
    %load/vec4 v0x5555558e5550_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.2, 8;
    %pushi/vec4 434, 0, 16;
    %assign/vec4 v0x5555558e5010_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x5555558e4e50_0, 0;
T_18.2 ;
    %load/vec4 v0x5555558e4e50_0;
    %cmpi/ne 0, 0, 4;
    %jmp/0xz  T_18.4, 4;
    %load/vec4 v0x5555558e5010_0;
    %pad/u 32;
    %cmpi/e 867, 0, 32;
    %jmp/0xz  T_18.6, 4;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5555558e5010_0, 0;
    %load/vec4 v0x5555558e4e50_0;
    %pad/u 32;
    %cmpi/u 9, 0, 32;
    %jmp/0xz  T_18.8, 5;
    %load/vec4 v0x5555558e5550_0;
    %ix/load 5, 0, 0;
    %load/vec4 v0x5555558e4e50_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %ix/vec4 4;
    %assign/vec4/off/d v0x5555558e5100_0, 4, 5;
T_18.8 ;
    %load/vec4 v0x5555558e4e50_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x5555558e4e50_0, 0;
    %jmp T_18.7;
T_18.6 ;
    %load/vec4 v0x5555558e5010_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x5555558e5010_0, 0;
T_18.7 ;
    %load/vec4 v0x5555558e4e50_0;
    %pad/u 32;
    %cmpi/e 9, 0, 32;
    %jmp/0xz  T_18.10, 4;
    %load/vec4 v0x5555558e5100_0;
    %assign/vec4 v0x5555558e52f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5555558e5490_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5555558e4e50_0, 0;
T_18.10 ;
T_18.4 ;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
# The file index is used to find the file name in the following table.
:file_names 16;
    "N/A";
    "<interactive>";
    "CDC_Sync.v";
    "Data_Buffer.v";
    "Power_Manager.v";
    "Protocol_Adapter.v";
    "TestPattern_Standard.v";
    "TestSystem_Top.v";
    "ADC_Interface.v";
    "Result_Analyzer.v";
    "Clock_Manager.v";
    "ConfigParser.v";
    "DAC_Interface.v";
    "DigitalIO_Ctrl.v";
    "Test_FSM.v";
    "UART_Receiver.v";
