byte[12] in_RT = {0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0};
byte RT_count = 0;
state {idle(0), rel(1), res(2), error_st(3)} Bandwidth.state = 0;
byte Bandwidth.i = 0;
state {idle(0), start(1), RT_action(2), NRT_action(3), want_RT(4), reserved(5), finish(6), error_st(7), wait_ok(8)} Node_0.state = 0;
byte Node_0.rt = 0;
byte Node_0.granted = 0;
state {idle(0), start(1), RT_action(2), NRT_action(3), want_RT(4), reserved(5), finish(6), error_st(7), wait_ok(8)} Node_1.state = 0;
byte Node_1.rt = 0;
byte Node_1.granted = 0;
state {idle(0), start(1), RT_action(2), NRT_action(3), want_RT(4), reserved(5), finish(6), error_st(7), wait_ok(8)} Node_2.state = 0;
byte Node_2.rt = 0;
byte Node_2.granted = 0;
state {idle(0), start(1), RT_action(2), NRT_action(3), want_RT(4), reserved(5), finish(6), error_st(7), wait_ok(8)} Node_3.state = 0;
byte Node_3.rt = 0;
byte Node_3.granted = 0;
state {idle(0), start(1), RT_action(2), NRT_action(3), want_RT(4), reserved(5), finish(6), error_st(7), wait_ok(8)} Node_4.state = 0;
byte Node_4.rt = 0;
byte Node_4.granted = 0;
state {idle(0), start(1), RT_action(2), NRT_action(3), want_RT(4), reserved(5), finish(6), error_st(7), wait_ok(8)} Node_5.state = 0;
byte Node_5.rt = 0;
byte Node_5.granted = 0;
state {idle(0), start(1), RT_action(2), NRT_action(3), want_RT(4), reserved(5), finish(6), error_st(7), wait_ok(8)} Node_6.state = 0;
byte Node_6.rt = 0;
byte Node_6.granted = 0;
state {idle(0), start(1), RT_action(2), NRT_action(3), want_RT(4), reserved(5), finish(6), error_st(7), wait_ok(8)} Node_7.state = 0;
byte Node_7.rt = 0;
byte Node_7.granted = 0;
state {idle(0), start(1), RT_action(2), NRT_action(3), want_RT(4), reserved(5), finish(6), error_st(7), wait_ok(8)} Node_8.state = 0;
byte Node_8.rt = 0;
byte Node_8.granted = 0;
state {idle(0), start(1), RT_action(2), NRT_action(3), want_RT(4), reserved(5), finish(6), error_st(7), wait_ok(8)} Node_9.state = 0;
byte Node_9.rt = 0;
byte Node_9.granted = 0;
state {idle(0), start(1), RT_action(2), NRT_action(3), want_RT(4), reserved(5), finish(6), error_st(7), wait_ok(8)} Node_10.state = 0;
byte Node_10.rt = 0;
byte Node_10.granted = 0;
state {idle(0), start(1), RT_action(2), NRT_action(3), want_RT(4), reserved(5), finish(6), error_st(7), wait_ok(8)} Node_11.state = 0;
byte Node_11.rt = 0;
byte Node_11.granted = 0;
state {start(0), RT_phase(1), RT_wait(2), NRT_phase(3), NRT_wait(4), cycle_end(5)} Token.state = 0;
byte Token.i = 0;
byte Token.NRT_count = 6;
byte Token.next = 0;
state {q1(0), q2(1)} LTL_property.state = 0;
temp bool t_0 = false;
temp byte t_1 = 0;
temp bool t_2 = false;
temp bool t_3 = false;
temp bool t_4 = false;
temp bool t_5 = false;
temp bool t_6 = false;
temp bool t_7 = false;
temp bool t_8 = false;
temp bool t_9 = false;
temp bool t_10 = false;
temp bool t_11 = false;
temp bool t_12 = false;
temp bool t_13 = false;
temp bool t_14 = false;
temp bool t_15 = false;
temp bool t_16 = false;
temp bool t_17 = false;
temp bool t_18 = false;
temp bool t_19 = false;
temp bool t_20 = false;
temp bool t_21 = false;
temp bool t_22 = false;
temp bool t_23 = false;
temp bool t_24 = false;
temp bool t_25 = false;
temp bool t_26 = false;
temp bool t_27 = false;
temp bool t_28 = false;
temp bool t_29 = false;
temp bool t_30 = false;
temp bool t_31 = false;
temp bool t_32 = false;
temp bool t_33 = false;
temp bool t_34 = false;
temp bool t_35 = false;
temp bool t_36 = false;
temp bool t_37 = false;
temp bool t_38 = false;
temp bool t_39 = false;
temp bool t_40 = false;
temp bool t_41 = false;
temp bool t_42 = false;
temp bool t_43 = false;
temp bool t_44 = false;
temp bool t_45 = false;
temp bool t_46 = false;
temp bool t_47 = false;
temp bool t_48 = false;
temp bool t_49 = false;
temp bool t_50 = false;
temp bool t_51 = false;
temp bool t_52 = false;
temp bool t_53 = false;
temp bool t_54 = false;
temp bool t_55 = false;
temp bool t_56 = false;
temp bool t_57 = false;
temp bool t_58 = false;
temp bool t_59 = false;
temp bool t_60 = false;
temp bool t_61 = false;
temp bool t_62 = false;
temp bool t_63 = false;
temp bool t_64 = false;
temp bool t_65 = false;
temp bool t_66 = false;
temp bool t_67 = false;
temp bool t_68 = false;
temp bool t_69 = false;
temp bool t_70 = false;
temp bool t_71 = false;
temp bool t_72 = false;
temp bool t_73 = false;
temp bool t_74 = false;
temp bool t_75 = false;
temp bool t_76 = false;
temp bool t_77 = false;
temp bool t_78 = false;
temp bool t_79 = false;
temp bool t_80 = false;
temp bool t_81 = false;
temp bool t_82 = false;
temp bool t_83 = false;
temp bool t_84 = false;
temp bool t_85 = false;
temp bool t_86 = false;
temp bool t_87 = false;
temp bool t_88 = false;
temp bool t_89 = false;
temp bool t_90 = false;
temp bool t_91 = false;
temp bool t_92 = false;
temp bool t_93 = false;
temp bool t_94 = false;
temp bool t_95 = false;
temp bool t_96 = false;
temp bool t_97 = false;
temp bool t_98 = false;
temp bool t_99 = false;
temp bool t_100 = false;
temp bool t_101 = false;
temp bool t_102 = false;
temp bool t_103 = false;
temp bool t_104 = false;
temp bool t_105 = false;
temp bool t_106 = false;
temp bool t_107 = false;
temp bool t_108 = false;
temp bool t_109 = false;
temp bool t_110 = false;
temp bool t_111 = false;
temp bool t_112 = false;
temp bool t_113 = false;
temp bool t_114 = false;
temp bool t_115 = false;
temp bool t_116 = false;
temp bool t_117 = false;
temp bool t_118 = false;
temp bool t_119 = false;
temp bool t_120 = false;
temp bool t_121 = false;
temp bool t_122 = false;
temp bool t_123 = false;
temp bool t_124 = false;
temp bool t_125 = false;
temp bool t_126 = false;
temp bool t_127 = false;
temp bool t_128 = false;
temp bool t_129 = false;
temp bool t_130 = false;
temp bool t_131 = false;
temp bool t_132 = false;
temp bool t_133 = false;
temp bool t_134 = false;
temp bool t_135 = false;
temp bool t_136 = false;
temp bool t_137 = false;
temp bool t_138 = false;
temp bool t_139 = false;
temp bool t_140 = false;
temp bool t_141 = false;
temp bool t_142 = false;
temp bool t_143 = false;
temp bool t_144 = false;
temp bool t_145 = false;
temp bool t_146 = false;
temp bool t_147 = false;
temp bool t_148 = false;
temp bool t_149 = false;
temp bool t_150 = false;
temp byte t_151 = 0;
temp bool t_152 = false;
temp bool t_153 = false;
temp bool t_154 = false;
temp int t_155 = 0;
temp bool t_156 = false;
temp bool t_157 = false;
temp bool t_158 = false;
temp bool t_159 = false;
temp bool t_160 = false;
temp bool t_161 = false;
temp bool t_162 = false;
temp int t_163 = 0;
temp bool t_164 = false;
temp bool t_165 = false;
temp bool t_166 = false;
temp bool t_167 = false;
temp bool t_168 = false;
temp bool t_169 = false;
temp bool t_170 = false;
temp bool t_171 = false;
temp bool t_172 = false;
temp bool t_173 = false;
temp bool t_174 = false;
temp byte t_175 = 0;
temp bool t_176 = false;
temp bool t_177 = false;
temp bool t_178 = false;
temp bool t_179 = false;
temp bool t_180 = false;
temp bool t_181 = false;
temp bool t_182 = false;
temp bool t_183 = false;
temp bool t_184 = false;
temp bool t_185 = false;
temp bool t_186 = false;
temp bool t_187 = false;
temp bool t_188 = false;
temp bool t_189 = false;
temp bool t_190 = false;
temp int t_191 = 0;
temp bool t_192 = false;
temp bool t_193 = false;
temp bool t_194 = false;
temp int t_195 = 0;
temp int t_196 = 0;
temp int t_197 = 0;
temp bool t_198 = false;
temp bool t_199 = false;
temp bool t_200 = false;
temp int t_201 = 0;
temp bool t_202 = false;
temp bool t_203 = false;
temp bool t_204 = false;
temp int t_205 = 0;
temp int t_206 = 0;
temp int t_207 = 0;
temp bool t_208 = false;
temp bool t_209 = false;
temp bool t_210 = false;
temp int t_211 = 0;
temp bool t_212 = false;
temp bool t_213 = false;
temp bool t_214 = false;
temp int t_215 = 0;
temp int t_216 = 0;
temp int t_217 = 0;
temp bool t_218 = false;
temp bool t_219 = false;
temp bool t_220 = false;
temp int t_221 = 0;
temp bool t_222 = false;
temp bool t_223 = false;
temp bool t_224 = false;
temp int t_225 = 0;
temp int t_226 = 0;
temp int t_227 = 0;
temp bool t_228 = false;
temp bool t_229 = false;
temp bool t_230 = false;
temp int t_231 = 0;
temp bool t_232 = false;
temp bool t_233 = false;
temp bool t_234 = false;
temp int t_235 = 0;
temp int t_236 = 0;
temp int t_237 = 0;
temp bool t_238 = false;
temp bool t_239 = false;
temp bool t_240 = false;
temp int t_241 = 0;
temp bool t_242 = false;
temp bool t_243 = false;
temp bool t_244 = false;
temp int t_245 = 0;
temp int t_246 = 0;
temp int t_247 = 0;
temp bool t_248 = false;
temp bool t_249 = false;
temp bool t_250 = false;
temp int t_251 = 0;
temp bool t_252 = false;
temp bool t_253 = false;
temp bool t_254 = false;
temp int t_255 = 0;
temp int t_256 = 0;
temp int t_257 = 0;
temp bool t_258 = false;
temp bool t_259 = false;
temp bool t_260 = false;
temp int t_261 = 0;
temp bool t_262 = false;
temp bool t_263 = false;
temp bool t_264 = false;
temp int t_265 = 0;
temp int t_266 = 0;
temp int t_267 = 0;
temp bool t_268 = false;
temp bool t_269 = false;
temp bool t_270 = false;
temp int t_271 = 0;
temp bool t_272 = false;
temp bool t_273 = false;
temp bool t_274 = false;
temp int t_275 = 0;
temp int t_276 = 0;
temp int t_277 = 0;
temp bool t_278 = false;
temp bool t_279 = false;
temp bool t_280 = false;
temp int t_281 = 0;
temp bool t_282 = false;
temp bool t_283 = false;
temp bool t_284 = false;
temp int t_285 = 0;
temp int t_286 = 0;
temp int t_287 = 0;
temp bool t_288 = false;
temp bool t_289 = false;
temp bool t_290 = false;
temp int t_291 = 0;
temp bool t_292 = false;
temp bool t_293 = false;
temp bool t_294 = false;
temp int t_295 = 0;
temp int t_296 = 0;
temp int t_297 = 0;
temp bool t_298 = false;
temp bool t_299 = false;
temp bool t_300 = false;
temp int t_301 = 0;
temp bool t_302 = false;
temp bool t_303 = false;
temp bool t_304 = false;
temp int t_305 = 0;
temp int t_306 = 0;
temp int t_307 = 0;
temp bool t_308 = false;
temp bool t_309 = false;
temp byte t_310 = 0;
temp bool t_311 = false;
temp bool t_312 = false;
temp bool t_313 = false;
temp bool t_314 = false;
temp bool t_315 = false;
temp bool t_316 = false;
temp bool t_317 = false;
temp bool t_318 = false;
temp bool t_319 = false;
temp bool t_320 = false;
temp bool t_321 = false;
temp bool t_322 = false;
temp bool t_323 = false;
temp bool t_324 = false;
temp byte t_325 = 0;
temp bool t_326 = false;
temp bool t_327 = false;
temp bool t_328 = false;
temp bool t_329 = false;
temp bool t_330 = false;
temp bool t_331 = false;
temp bool t_332 = false;
temp bool t_333 = false;
temp bool t_334 = false;
temp bool t_335 = false;
temp bool t_336 = false;
temp bool t_337 = false;
temp bool t_338 = false;
temp bool t_339 = false;
temp byte t_340 = 0;
temp bool t_341 = false;
temp bool t_342 = false;
temp bool t_343 = false;
temp bool t_344 = false;
temp bool t_345 = false;
temp bool t_346 = false;
temp bool t_347 = false;
temp bool t_348 = false;
temp bool t_349 = false;
temp bool t_350 = false;
temp bool t_351 = false;
temp bool t_352 = false;
temp bool t_353 = false;
temp bool t_354 = false;
temp byte t_355 = 0;
temp bool t_356 = false;
temp bool t_357 = false;
temp bool t_358 = false;
temp bool t_359 = false;
temp bool t_360 = false;
temp bool t_361 = false;
temp bool t_362 = false;
temp bool t_363 = false;
temp bool t_364 = false;
temp bool t_365 = false;
temp bool t_366 = false;
temp bool t_367 = false;
temp bool t_368 = false;
temp bool t_369 = false;
temp byte t_370 = 0;
temp bool t_371 = false;
temp bool t_372 = false;
temp bool t_373 = false;
temp bool t_374 = false;
temp bool t_375 = false;
temp bool t_376 = false;
temp bool t_377 = false;
temp bool t_378 = false;
temp bool t_379 = false;
temp bool t_380 = false;
temp bool t_381 = false;
temp bool t_382 = false;
temp bool t_383 = false;
temp bool t_384 = false;
temp bool t_385 = false;
temp bool t_386 = false;
temp bool t_387 = false;
temp bool t_388 = false;
temp bool t_389 = false;
temp bool t_390 = false;
temp bool t_391 = false;
temp bool t_392 = false;
temp bool t_393 = false;
temp bool t_394 = false;
temp bool t_395 = false;
temp bool t_396 = false;
temp bool t_397 = false;
temp bool t_398 = false;
temp bool t_399 = false;
temp bool t_400 = false;
temp bool t_401 = false;
temp bool t_402 = false;
temp bool t_403 = false;
temp bool t_404 = false;
temp bool t_405 = false;
temp bool t_406 = false;
temp bool t_407 = false;
temp bool t_408 = false;
temp bool t_409 = false;
temp bool t_410 = false;
temp bool t_411 = false;
temp bool t_412 = false;
temp bool t_413 = false;
temp bool t_414 = false;
temp bool t_415 = false;
temp bool t_416 = false;
temp bool t_417 = false;
temp bool t_418 = false;
temp bool t_419 = false;
temp bool t_420 = false;
temp bool t_421 = false;
temp bool t_422 = false;
temp bool t_423 = false;
temp bool t_424 = false;
temp bool t_425 = false;
temp bool t_426 = false;
temp bool t_427 = false;
temp bool t_428 = false;
temp bool t_429 = false;
temp bool t_430 = false;
temp bool t_431 = false;
temp bool t_432 = false;
temp bool t_433 = false;
temp bool t_434 = false;
temp bool t_435 = false;
temp bool t_436 = false;
temp bool t_437 = false;
temp bool t_438 = false;
temp bool t_439 = false;
temp bool t_440 = false;
temp bool t_441 = false;
temp bool t_442 = false;
temp bool t_443 = false;
temp bool t_444 = false;
temp bool t_445 = false;
temp bool t_446 = false;
temp bool t_447 = false;
temp bool t_448 = false;
temp bool t_449 = false;
temp bool t_450 = false;
temp bool t_451 = false;
temp bool t_452 = false;
temp bool t_453 = false;
temp bool t_454 = false;
temp bool t_455 = false;
temp bool t_456 = false;
temp bool t_457 = false;
temp bool t_458 = false;
temp bool t_459 = false;
temp bool t_460 = false;
temp bool t_461 = false;
temp bool t_462 = false;
temp bool t_463 = false;
temp bool t_464 = false;
temp bool t_465 = false;
temp bool t_466 = false;
temp bool t_467 = false;
temp bool t_468 = false;
temp bool t_469 = false;
temp bool t_470 = false;
temp bool t_471 = false;
temp bool t_472 = false;
temp bool t_473 = false;
temp bool t_474 = false;
temp bool t_475 = false;
temp bool t_476 = false;
temp bool t_477 = false;
temp bool t_478 = false;
temp bool t_479 = false;
temp bool t_480 = false;
temp bool t_481 = false;
temp bool t_482 = false;
temp bool t_483 = false;
temp bool t_484 = false;
temp bool t_485 = false;
temp bool t_486 = false;
temp bool t_487 = false;
temp bool t_488 = false;
temp bool t_489 = false;
temp bool t_490 = false;
temp bool t_491 = false;
temp bool t_492 = false;
temp bool t_493 = false;
temp bool t_494 = false;
temp bool t_495 = false;
temp bool t_496 = false;
temp bool t_497 = false;
temp bool t_498 = false;
temp bool t_499 = false;
temp bool t_500 = false;
temp bool t_501 = false;
temp bool t_502 = false;
temp bool t_503 = false;
temp bool t_504 = false;
temp byte t_505 = 0;
temp bool t_506 = false;
temp bool t_507 = false;
temp bool t_508 = false;
temp bool t_509 = false;
temp bool t_510 = false;
temp bool t_511 = false;
temp bool t_512 = false;
temp bool t_513 = false;
temp bool t_514 = false;
temp bool t_515 = false;
temp bool t_516 = false;
temp bool t_517 = false;
temp bool t_518 = false;
temp bool t_519 = false;
temp byte t_520 = 0;
temp bool t_521 = false;
temp bool t_522 = false;
temp bool t_523 = false;
temp bool t_524 = false;
temp bool t_525 = false;
temp bool t_526 = false;
temp bool t_527 = false;
temp bool t_528 = false;
temp bool t_529 = false;
temp bool t_530 = false;
temp bool t_531 = false;
temp bool t_532 = false;
temp bool t_533 = false;
temp bool t_534 = false;
temp bool t_535 = false;
temp bool t_536 = false;
temp bool t_537 = false;
temp int t_538 = 0;
temp bool t_539 = false;
temp bool t_540 = false;
temp bool t_541 = false;
temp bool t_542 = false;
temp bool t_543 = false;
temp int t_544 = 0;
temp bool t_545 = false;
temp bool t_546 = false;
temp bool t_547 = false;
temp bool t_548 = false;
temp bool t_549 = false;
temp int t_550 = 0;
temp bool t_551 = false;
temp bool t_552 = false;
temp bool t_553 = false;
temp bool t_554 = false;
temp bool t_555 = false;
temp int t_556 = 0;
temp bool t_557 = false;
temp bool t_558 = false;
temp bool t_559 = false;
temp bool t_560 = false;
temp bool t_561 = false;
temp int t_562 = 0;
temp bool t_563 = false;
temp bool t_564 = false;
temp bool t_565 = false;
temp bool t_566 = false;
temp bool t_567 = false;
temp int t_568 = 0;
temp bool t_569 = false;
temp bool t_570 = false;
temp bool t_571 = false;
temp bool t_572 = false;
temp bool t_573 = false;
temp int t_574 = 0;
temp bool t_575 = false;
temp bool t_576 = false;
temp bool t_577 = false;
temp bool t_578 = false;
temp bool t_579 = false;
temp int t_580 = 0;
temp bool t_581 = false;
temp bool t_582 = false;
temp bool t_583 = false;
temp bool t_584 = false;
temp bool t_585 = false;
temp int t_586 = 0;
temp bool t_587 = false;
temp bool t_588 = false;
temp bool t_589 = false;
temp bool t_590 = false;
temp bool t_591 = false;
temp int t_592 = 0;
temp bool t_593 = false;
temp bool t_594 = false;
temp bool t_595 = false;
temp bool t_596 = false;
temp bool t_597 = false;
temp int t_598 = 0;
temp bool t_599 = false;
temp bool t_600 = false;
temp bool t_601 = false;
temp bool t_602 = false;
temp bool t_603 = false;
temp int t_604 = 0;
temp bool t_605 = false;
temp bool t_606 = false;
temp bool t_607 = false;
temp bool t_608 = false;
temp bool t_609 = false;
temp bool t_610 = false;
temp bool t_611 = false;
temp bool t_612 = false;
temp bool t_613 = false;
temp bool t_614 = false;
temp bool t_615 = false;
temp bool t_616 = false;
temp bool t_617 = false;
temp bool t_618 = false;
temp bool t_619 = false;
temp bool t_620 = false;
temp bool t_621 = false;
temp bool t_622 = false;
temp bool t_623 = false;
temp bool t_624 = false;
temp bool t_625 = false;
temp bool t_626 = false;
temp bool t_627 = false;
temp bool t_628 = false;
temp bool t_629 = false;
temp bool t_630 = false;
temp bool t_631 = false;
temp bool t_632 = false;
temp bool t_633 = false;
temp bool t_634 = false;
temp bool t_635 = false;
temp bool t_636 = false;
temp bool t_637 = false;
temp bool t_638 = false;
temp bool t_639 = false;
temp bool t_640 = false;
temp bool t_641 = false;
temp byte t_642 = 0;
temp bool t_643 = false;
temp bool t_644 = false;
temp bool t_645 = false;
temp bool t_646 = false;
temp int t_647 = 0;
temp bool t_648 = false;
temp byte t_649 = 0;
temp bool t_650 = false;
temp bool t_651 = false;
temp bool t_652 = false;
temp bool t_653 = false;
temp int t_654 = 0;
temp bool t_655 = false;
temp byte t_656 = 0;
temp bool t_657 = false;
temp bool t_658 = false;
temp bool t_659 = false;
temp bool t_660 = false;
temp int t_661 = 0;
temp bool t_662 = false;
temp byte t_663 = 0;
temp bool t_664 = false;
temp bool t_665 = false;
temp bool t_666 = false;
temp bool t_667 = false;
temp int t_668 = 0;
temp bool t_669 = false;
temp byte t_670 = 0;
temp bool t_671 = false;
temp bool t_672 = false;
temp bool t_673 = false;
temp bool t_674 = false;
temp int t_675 = 0;
temp bool t_676 = false;
temp byte t_677 = 0;
temp bool t_678 = false;
temp bool t_679 = false;
temp bool t_680 = false;
temp bool t_681 = false;
temp int t_682 = 0;
temp bool t_683 = false;
temp byte t_684 = 0;
temp bool t_685 = false;
temp bool t_686 = false;
temp bool t_687 = false;
temp bool t_688 = false;
temp int t_689 = 0;
temp bool t_690 = false;
temp byte t_691 = 0;
temp bool t_692 = false;
temp bool t_693 = false;
temp bool t_694 = false;
temp bool t_695 = false;
temp int t_696 = 0;
temp bool t_697 = false;
temp byte t_698 = 0;
temp bool t_699 = false;
temp bool t_700 = false;
temp bool t_701 = false;
temp bool t_702 = false;
temp int t_703 = 0;
temp bool t_704 = false;
temp byte t_705 = 0;
temp bool t_706 = false;
temp bool t_707 = false;
temp bool t_708 = false;
temp bool t_709 = false;
temp int t_710 = 0;
temp bool t_711 = false;
temp byte t_712 = 0;
temp bool t_713 = false;
temp bool t_714 = false;
temp bool t_715 = false;
temp bool t_716 = false;
temp int t_717 = 0;
temp bool t_718 = false;
temp byte t_719 = 0;
temp bool t_720 = false;
temp bool t_721 = false;
temp bool t_722 = false;
temp bool t_723 = false;
temp int t_724 = 0;
temp bool t_725 = false;
temp bool t_726 = false;
temp byte t_727 = 0;
temp bool t_728 = false;
temp bool t_729 = false;
temp bool t_730 = false;
temp bool t_731 = false;
temp bool t_732 = false;
temp bool t_733 = false;
temp bool t_734 = false;
temp bool t_735 = false;
temp bool t_736 = false;
temp bool t_737 = false;
temp bool t_738 = false;
temp bool t_739 = false;
temp bool t_740 = false;
temp bool t_741 = false;
temp byte t_742 = 0;
temp bool t_743 = false;
temp bool t_744 = false;
temp bool t_745 = false;
temp bool t_746 = false;
temp bool t_747 = false;
temp bool t_748 = false;
temp bool t_749 = false;
temp bool t_750 = false;
temp bool t_751 = false;
temp bool t_752 = false;
temp bool t_753 = false;
temp bool t_754 = false;
temp bool t_755 = false;
temp bool t_756 = false;
temp byte t_757 = 0;
temp bool t_758 = false;
temp bool t_759 = false;
temp bool t_760 = false;
temp bool t_761 = false;
temp bool t_762 = false;
temp bool t_763 = false;
temp bool t_764 = false;
temp bool t_765 = false;
temp bool t_766 = false;
temp bool t_767 = false;
temp bool t_768 = false;
temp bool t_769 = false;
temp bool t_770 = false;
temp bool t_771 = false;
temp byte t_772 = 0;
temp bool t_773 = false;
temp bool t_774 = false;
temp bool t_775 = false;
temp bool t_776 = false;
temp bool t_777 = false;
temp bool t_778 = false;
temp bool t_779 = false;
temp bool t_780 = false;
temp bool t_781 = false;
temp bool t_782 = false;
temp bool t_783 = false;
temp bool t_784 = false;
	process Bandwidth 
		guardBlock
			t_0 = Bandwidth.state == 1,
			t_1 = in_RT[Bandwidth.i],
			t_2 = t_1 == 0,
			t_3 = t_0 and t_2;

		guardCondition t_3;
		effect
			Bandwidth.state = 3;

	process Node_0 
		guardBlock
			t_4 = Node_0.state == 1,
			t_5 = Node_0.rt == 1,
			t_6 = t_4 and t_5;

		guardCondition t_6;
		effect
			Node_0.state = 2;

	process Node_0 
		guardBlock
			t_7 = Node_0.state == 1,
			t_8 = Node_0.rt == 0,
			t_9 = t_7 and t_8;

		guardCondition t_9;
		effect
			Node_0.state = 3;

	process Node_0 
		guardBlock
			t_10 = Node_0.state == 2,
			t_11 = Node_0.granted == 0,
			t_12 = t_10 and t_11;

		guardCondition t_12;
		effect
			Node_0.state = 7;

	process Node_0 
		guardBlock
			t_13 = Node_0.state == 2;

		guardCondition t_13;
		effect
			Node_0.state = 6;

	process Node_0 
		guardBlock
			t_14 = Node_0.state == 3;

		guardCondition t_14;
		effect
			Node_0.state = 6;

	process Node_0 
		guardBlock
			t_15 = Node_0.state == 5;

		guardCondition t_15;
		effect
			Node_0.state = 6,
			Node_0.granted = 1;

	process Node_1 
		guardBlock
			t_16 = Node_1.state == 1,
			t_17 = Node_1.rt == 1,
			t_18 = t_16 and t_17;

		guardCondition t_18;
		effect
			Node_1.state = 2;

	process Node_1 
		guardBlock
			t_19 = Node_1.state == 1,
			t_20 = Node_1.rt == 0,
			t_21 = t_19 and t_20;

		guardCondition t_21;
		effect
			Node_1.state = 3;

	process Node_1 
		guardBlock
			t_22 = Node_1.state == 2,
			t_23 = Node_1.granted == 0,
			t_24 = t_22 and t_23;

		guardCondition t_24;
		effect
			Node_1.state = 7;

	process Node_1 
		guardBlock
			t_25 = Node_1.state == 2;

		guardCondition t_25;
		effect
			Node_1.state = 6;

	process Node_1 
		guardBlock
			t_26 = Node_1.state == 3;

		guardCondition t_26;
		effect
			Node_1.state = 6;

	process Node_1 
		guardBlock
			t_27 = Node_1.state == 5;

		guardCondition t_27;
		effect
			Node_1.state = 6,
			Node_1.granted = 1;

	process Node_2 
		guardBlock
			t_28 = Node_2.state == 1,
			t_29 = Node_2.rt == 1,
			t_30 = t_28 and t_29;

		guardCondition t_30;
		effect
			Node_2.state = 2;

	process Node_2 
		guardBlock
			t_31 = Node_2.state == 1,
			t_32 = Node_2.rt == 0,
			t_33 = t_31 and t_32;

		guardCondition t_33;
		effect
			Node_2.state = 3;

	process Node_2 
		guardBlock
			t_34 = Node_2.state == 2,
			t_35 = Node_2.granted == 0,
			t_36 = t_34 and t_35;

		guardCondition t_36;
		effect
			Node_2.state = 7;

	process Node_2 
		guardBlock
			t_37 = Node_2.state == 2;

		guardCondition t_37;
		effect
			Node_2.state = 6;

	process Node_2 
		guardBlock
			t_38 = Node_2.state == 3;

		guardCondition t_38;
		effect
			Node_2.state = 6;

	process Node_2 
		guardBlock
			t_39 = Node_2.state == 5;

		guardCondition t_39;
		effect
			Node_2.state = 6,
			Node_2.granted = 1;

	process Node_3 
		guardBlock
			t_40 = Node_3.state == 1,
			t_41 = Node_3.rt == 1,
			t_42 = t_40 and t_41;

		guardCondition t_42;
		effect
			Node_3.state = 2;

	process Node_3 
		guardBlock
			t_43 = Node_3.state == 1,
			t_44 = Node_3.rt == 0,
			t_45 = t_43 and t_44;

		guardCondition t_45;
		effect
			Node_3.state = 3;

	process Node_3 
		guardBlock
			t_46 = Node_3.state == 2,
			t_47 = Node_3.granted == 0,
			t_48 = t_46 and t_47;

		guardCondition t_48;
		effect
			Node_3.state = 7;

	process Node_3 
		guardBlock
			t_49 = Node_3.state == 2;

		guardCondition t_49;
		effect
			Node_3.state = 6;

	process Node_3 
		guardBlock
			t_50 = Node_3.state == 3;

		guardCondition t_50;
		effect
			Node_3.state = 6;

	process Node_3 
		guardBlock
			t_51 = Node_3.state == 5;

		guardCondition t_51;
		effect
			Node_3.state = 6,
			Node_3.granted = 1;

	process Node_4 
		guardBlock
			t_52 = Node_4.state == 1,
			t_53 = Node_4.rt == 1,
			t_54 = t_52 and t_53;

		guardCondition t_54;
		effect
			Node_4.state = 2;

	process Node_4 
		guardBlock
			t_55 = Node_4.state == 1,
			t_56 = Node_4.rt == 0,
			t_57 = t_55 and t_56;

		guardCondition t_57;
		effect
			Node_4.state = 3;

	process Node_4 
		guardBlock
			t_58 = Node_4.state == 2,
			t_59 = Node_4.granted == 0,
			t_60 = t_58 and t_59;

		guardCondition t_60;
		effect
			Node_4.state = 7;

	process Node_4 
		guardBlock
			t_61 = Node_4.state == 2;

		guardCondition t_61;
		effect
			Node_4.state = 6;

	process Node_4 
		guardBlock
			t_62 = Node_4.state == 3;

		guardCondition t_62;
		effect
			Node_4.state = 6;

	process Node_4 
		guardBlock
			t_63 = Node_4.state == 5;

		guardCondition t_63;
		effect
			Node_4.state = 6,
			Node_4.granted = 1;

	process Node_5 
		guardBlock
			t_64 = Node_5.state == 1,
			t_65 = Node_5.rt == 1,
			t_66 = t_64 and t_65;

		guardCondition t_66;
		effect
			Node_5.state = 2;

	process Node_5 
		guardBlock
			t_67 = Node_5.state == 1,
			t_68 = Node_5.rt == 0,
			t_69 = t_67 and t_68;

		guardCondition t_69;
		effect
			Node_5.state = 3;

	process Node_5 
		guardBlock
			t_70 = Node_5.state == 2,
			t_71 = Node_5.granted == 0,
			t_72 = t_70 and t_71;

		guardCondition t_72;
		effect
			Node_5.state = 7;

	process Node_5 
		guardBlock
			t_73 = Node_5.state == 2;

		guardCondition t_73;
		effect
			Node_5.state = 6;

	process Node_5 
		guardBlock
			t_74 = Node_5.state == 3;

		guardCondition t_74;
		effect
			Node_5.state = 6;

	process Node_5 
		guardBlock
			t_75 = Node_5.state == 5;

		guardCondition t_75;
		effect
			Node_5.state = 6,
			Node_5.granted = 1;

	process Node_6 
		guardBlock
			t_76 = Node_6.state == 1,
			t_77 = Node_6.rt == 1,
			t_78 = t_76 and t_77;

		guardCondition t_78;
		effect
			Node_6.state = 2;

	process Node_6 
		guardBlock
			t_79 = Node_6.state == 1,
			t_80 = Node_6.rt == 0,
			t_81 = t_79 and t_80;

		guardCondition t_81;
		effect
			Node_6.state = 3;

	process Node_6 
		guardBlock
			t_82 = Node_6.state == 2,
			t_83 = Node_6.granted == 0,
			t_84 = t_82 and t_83;

		guardCondition t_84;
		effect
			Node_6.state = 7;

	process Node_6 
		guardBlock
			t_85 = Node_6.state == 2;

		guardCondition t_85;
		effect
			Node_6.state = 6;

	process Node_6 
		guardBlock
			t_86 = Node_6.state == 3;

		guardCondition t_86;
		effect
			Node_6.state = 6;

	process Node_6 
		guardBlock
			t_87 = Node_6.state == 5;

		guardCondition t_87;
		effect
			Node_6.state = 6,
			Node_6.granted = 1;

	process Node_7 
		guardBlock
			t_88 = Node_7.state == 1,
			t_89 = Node_7.rt == 1,
			t_90 = t_88 and t_89;

		guardCondition t_90;
		effect
			Node_7.state = 2;

	process Node_7 
		guardBlock
			t_91 = Node_7.state == 1,
			t_92 = Node_7.rt == 0,
			t_93 = t_91 and t_92;

		guardCondition t_93;
		effect
			Node_7.state = 3;

	process Node_7 
		guardBlock
			t_94 = Node_7.state == 2,
			t_95 = Node_7.granted == 0,
			t_96 = t_94 and t_95;

		guardCondition t_96;
		effect
			Node_7.state = 7;

	process Node_7 
		guardBlock
			t_97 = Node_7.state == 2;

		guardCondition t_97;
		effect
			Node_7.state = 6;

	process Node_7 
		guardBlock
			t_98 = Node_7.state == 3;

		guardCondition t_98;
		effect
			Node_7.state = 6;

	process Node_7 
		guardBlock
			t_99 = Node_7.state == 5;

		guardCondition t_99;
		effect
			Node_7.state = 6,
			Node_7.granted = 1;

	process Node_8 
		guardBlock
			t_100 = Node_8.state == 1,
			t_101 = Node_8.rt == 1,
			t_102 = t_100 and t_101;

		guardCondition t_102;
		effect
			Node_8.state = 2;

	process Node_8 
		guardBlock
			t_103 = Node_8.state == 1,
			t_104 = Node_8.rt == 0,
			t_105 = t_103 and t_104;

		guardCondition t_105;
		effect
			Node_8.state = 3;

	process Node_8 
		guardBlock
			t_106 = Node_8.state == 2,
			t_107 = Node_8.granted == 0,
			t_108 = t_106 and t_107;

		guardCondition t_108;
		effect
			Node_8.state = 7;

	process Node_8 
		guardBlock
			t_109 = Node_8.state == 2;

		guardCondition t_109;
		effect
			Node_8.state = 6;

	process Node_8 
		guardBlock
			t_110 = Node_8.state == 3;

		guardCondition t_110;
		effect
			Node_8.state = 6;

	process Node_8 
		guardBlock
			t_111 = Node_8.state == 5;

		guardCondition t_111;
		effect
			Node_8.state = 6,
			Node_8.granted = 1;

	process Node_9 
		guardBlock
			t_112 = Node_9.state == 1,
			t_113 = Node_9.rt == 1,
			t_114 = t_112 and t_113;

		guardCondition t_114;
		effect
			Node_9.state = 2;

	process Node_9 
		guardBlock
			t_115 = Node_9.state == 1,
			t_116 = Node_9.rt == 0,
			t_117 = t_115 and t_116;

		guardCondition t_117;
		effect
			Node_9.state = 3;

	process Node_9 
		guardBlock
			t_118 = Node_9.state == 2,
			t_119 = Node_9.granted == 0,
			t_120 = t_118 and t_119;

		guardCondition t_120;
		effect
			Node_9.state = 7;

	process Node_9 
		guardBlock
			t_121 = Node_9.state == 2;

		guardCondition t_121;
		effect
			Node_9.state = 6;

	process Node_9 
		guardBlock
			t_122 = Node_9.state == 3;

		guardCondition t_122;
		effect
			Node_9.state = 6;

	process Node_9 
		guardBlock
			t_123 = Node_9.state == 5;

		guardCondition t_123;
		effect
			Node_9.state = 6,
			Node_9.granted = 1;

	process Node_10 
		guardBlock
			t_124 = Node_10.state == 1,
			t_125 = Node_10.rt == 1,
			t_126 = t_124 and t_125;

		guardCondition t_126;
		effect
			Node_10.state = 2;

	process Node_10 
		guardBlock
			t_127 = Node_10.state == 1,
			t_128 = Node_10.rt == 0,
			t_129 = t_127 and t_128;

		guardCondition t_129;
		effect
			Node_10.state = 3;

	process Node_10 
		guardBlock
			t_130 = Node_10.state == 2,
			t_131 = Node_10.granted == 0,
			t_132 = t_130 and t_131;

		guardCondition t_132;
		effect
			Node_10.state = 7;

	process Node_10 
		guardBlock
			t_133 = Node_10.state == 2;

		guardCondition t_133;
		effect
			Node_10.state = 6;

	process Node_10 
		guardBlock
			t_134 = Node_10.state == 3;

		guardCondition t_134;
		effect
			Node_10.state = 6;

	process Node_10 
		guardBlock
			t_135 = Node_10.state == 5;

		guardCondition t_135;
		effect
			Node_10.state = 6,
			Node_10.granted = 1;

	process Node_11 
		guardBlock
			t_136 = Node_11.state == 1,
			t_137 = Node_11.rt == 1,
			t_138 = t_136 and t_137;

		guardCondition t_138;
		effect
			Node_11.state = 2;

	process Node_11 
		guardBlock
			t_139 = Node_11.state == 1,
			t_140 = Node_11.rt == 0,
			t_141 = t_139 and t_140;

		guardCondition t_141;
		effect
			Node_11.state = 3;

	process Node_11 
		guardBlock
			t_142 = Node_11.state == 2,
			t_143 = Node_11.granted == 0,
			t_144 = t_142 and t_143;

		guardCondition t_144;
		effect
			Node_11.state = 7;

	process Node_11 
		guardBlock
			t_145 = Node_11.state == 2;

		guardCondition t_145;
		effect
			Node_11.state = 6;

	process Node_11 
		guardBlock
			t_146 = Node_11.state == 3;

		guardCondition t_146;
		effect
			Node_11.state = 6;

	process Node_11 
		guardBlock
			t_147 = Node_11.state == 5;

		guardCondition t_147;
		effect
			Node_11.state = 6,
			Node_11.granted = 1;

	process Token 
		guardBlock
			t_148 = Token.state == 0;

		guardCondition t_148;
		effect
			Token.state = 1,
			Token.i = 0;

	process Token 
		guardBlock
			t_149 = Token.state == 1,
			t_150 = Token.i < 12,
			t_151 = in_RT[Token.i],
			t_152 = t_151 == 0,
			t_153 = t_150 and t_152,
			t_154 = t_149 and t_153;

		guardCondition t_154;
		effect
			Token.state = 1,
			t_155 = Token.i + 1,
			Token.i = t_155;

	process Token 
		guardBlock
			t_156 = Token.state == 1,
			t_157 = Token.i == 12,
			t_158 = t_156 and t_157;

		guardCondition t_158;
		effect
			Token.state = 3;

	process Token 
		guardBlock
			t_159 = Token.state == 3,
			t_160 = Token.NRT_count == 0,
			t_161 = t_159 and t_160;

		guardCondition t_161;
		effect
			Token.state = 5;

	process Token 
		guardBlock
			t_162 = Token.state == 5;

		guardCondition t_162;
		effect
			Token.state = 0,
			t_163 = 6 - RT_count,
			Token.NRT_count = t_163;

	process LTL_property 
		guardBlock
			t_164 = LTL_property.state == 0;

		guardCondition t_164;
		effect
			LTL_property.state = 0;

	process LTL_property 
		guardBlock
			t_165 = LTL_property.state == 0,
			t_166 = Node_0.state == 3,
			t_167 = not t_166,
			t_168 = t_165 and t_167;

		guardCondition t_168;
		effect
			LTL_property.state = 1;

	process LTL_property 
		guardBlock
			t_169 = LTL_property.state == 1,
			t_170 = Node_0.state == 3,
			t_171 = not t_170,
			t_172 = t_169 and t_171;

		guardCondition t_172;
		effect
			LTL_property.state = 1;

	process Token_Node_0 
		guardBlock
			t_173 = Token.state == 1,
			t_174 = Token.i == 0,
			t_175 = in_RT[Token.i],
			t_176 = t_175 == 1,
			t_177 = t_174 and t_176,
			t_178 = t_173 and t_177,
			t_179 = Node_0.state == 0,
			t_180 = t_178 and t_179;

		guardCondition t_180;
		effect
			Token.state = 2,
			Node_0.rt = 1,
			Node_0.state = 1;

	process Token_Node_0 
		guardBlock
			t_181 = Token.state == 3,
			t_182 = Token.NRT_count > 0,
			t_183 = Token.next == 0,
			t_184 = t_182 and t_183,
			t_185 = t_181 and t_184,
			t_186 = Node_0.state == 0,
			t_187 = t_185 and t_186;

		guardCondition t_187;
		effect
			Token.state = 4,
			Node_0.rt = 0,
			Node_0.state = 1;

	process Node_0_Token 
		guardBlock
			t_188 = Node_0.state == 6,
			t_189 = Token.state == 2,
			t_190 = t_188 and t_189;

		guardCondition t_190;
		effect
			Node_0.state = 0,
			Token.state = 1,
			t_191 = Token.i + 1,
			Token.i = t_191;

	process Node_0_Token 
		guardBlock
			t_192 = Node_0.state == 6,
			t_193 = Token.state == 4,
			t_194 = t_192 and t_193;

		guardCondition t_194;
		effect
			Node_0.state = 0,
			Token.state = 3,
			t_195 = Token.next + 1,
			t_196 = t_195 % 12,
			Token.next = t_196,
			t_197 = Token.NRT_count - 1,
			Token.NRT_count = t_197;

	process Node_1_Token 
		guardBlock
			t_198 = Node_1.state == 6,
			t_199 = Token.state == 2,
			t_200 = t_198 and t_199;

		guardCondition t_200;
		effect
			Node_1.state = 0,
			Token.state = 1,
			t_201 = Token.i + 1,
			Token.i = t_201;

	process Node_1_Token 
		guardBlock
			t_202 = Node_1.state == 6,
			t_203 = Token.state == 4,
			t_204 = t_202 and t_203;

		guardCondition t_204;
		effect
			Node_1.state = 0,
			Token.state = 3,
			t_205 = Token.next + 1,
			t_206 = t_205 % 12,
			Token.next = t_206,
			t_207 = Token.NRT_count - 1,
			Token.NRT_count = t_207;

	process Node_2_Token 
		guardBlock
			t_208 = Node_2.state == 6,
			t_209 = Token.state == 2,
			t_210 = t_208 and t_209;

		guardCondition t_210;
		effect
			Node_2.state = 0,
			Token.state = 1,
			t_211 = Token.i + 1,
			Token.i = t_211;

	process Node_2_Token 
		guardBlock
			t_212 = Node_2.state == 6,
			t_213 = Token.state == 4,
			t_214 = t_212 and t_213;

		guardCondition t_214;
		effect
			Node_2.state = 0,
			Token.state = 3,
			t_215 = Token.next + 1,
			t_216 = t_215 % 12,
			Token.next = t_216,
			t_217 = Token.NRT_count - 1,
			Token.NRT_count = t_217;

	process Node_3_Token 
		guardBlock
			t_218 = Node_3.state == 6,
			t_219 = Token.state == 2,
			t_220 = t_218 and t_219;

		guardCondition t_220;
		effect
			Node_3.state = 0,
			Token.state = 1,
			t_221 = Token.i + 1,
			Token.i = t_221;

	process Node_3_Token 
		guardBlock
			t_222 = Node_3.state == 6,
			t_223 = Token.state == 4,
			t_224 = t_222 and t_223;

		guardCondition t_224;
		effect
			Node_3.state = 0,
			Token.state = 3,
			t_225 = Token.next + 1,
			t_226 = t_225 % 12,
			Token.next = t_226,
			t_227 = Token.NRT_count - 1,
			Token.NRT_count = t_227;

	process Node_4_Token 
		guardBlock
			t_228 = Node_4.state == 6,
			t_229 = Token.state == 2,
			t_230 = t_228 and t_229;

		guardCondition t_230;
		effect
			Node_4.state = 0,
			Token.state = 1,
			t_231 = Token.i + 1,
			Token.i = t_231;

	process Node_4_Token 
		guardBlock
			t_232 = Node_4.state == 6,
			t_233 = Token.state == 4,
			t_234 = t_232 and t_233;

		guardCondition t_234;
		effect
			Node_4.state = 0,
			Token.state = 3,
			t_235 = Token.next + 1,
			t_236 = t_235 % 12,
			Token.next = t_236,
			t_237 = Token.NRT_count - 1,
			Token.NRT_count = t_237;

	process Node_5_Token 
		guardBlock
			t_238 = Node_5.state == 6,
			t_239 = Token.state == 2,
			t_240 = t_238 and t_239;

		guardCondition t_240;
		effect
			Node_5.state = 0,
			Token.state = 1,
			t_241 = Token.i + 1,
			Token.i = t_241;

	process Node_5_Token 
		guardBlock
			t_242 = Node_5.state == 6,
			t_243 = Token.state == 4,
			t_244 = t_242 and t_243;

		guardCondition t_244;
		effect
			Node_5.state = 0,
			Token.state = 3,
			t_245 = Token.next + 1,
			t_246 = t_245 % 12,
			Token.next = t_246,
			t_247 = Token.NRT_count - 1,
			Token.NRT_count = t_247;

	process Node_6_Token 
		guardBlock
			t_248 = Node_6.state == 6,
			t_249 = Token.state == 2,
			t_250 = t_248 and t_249;

		guardCondition t_250;
		effect
			Node_6.state = 0,
			Token.state = 1,
			t_251 = Token.i + 1,
			Token.i = t_251;

	process Node_6_Token 
		guardBlock
			t_252 = Node_6.state == 6,
			t_253 = Token.state == 4,
			t_254 = t_252 and t_253;

		guardCondition t_254;
		effect
			Node_6.state = 0,
			Token.state = 3,
			t_255 = Token.next + 1,
			t_256 = t_255 % 12,
			Token.next = t_256,
			t_257 = Token.NRT_count - 1,
			Token.NRT_count = t_257;

	process Node_7_Token 
		guardBlock
			t_258 = Node_7.state == 6,
			t_259 = Token.state == 2,
			t_260 = t_258 and t_259;

		guardCondition t_260;
		effect
			Node_7.state = 0,
			Token.state = 1,
			t_261 = Token.i + 1,
			Token.i = t_261;

	process Node_7_Token 
		guardBlock
			t_262 = Node_7.state == 6,
			t_263 = Token.state == 4,
			t_264 = t_262 and t_263;

		guardCondition t_264;
		effect
			Node_7.state = 0,
			Token.state = 3,
			t_265 = Token.next + 1,
			t_266 = t_265 % 12,
			Token.next = t_266,
			t_267 = Token.NRT_count - 1,
			Token.NRT_count = t_267;

	process Node_8_Token 
		guardBlock
			t_268 = Node_8.state == 6,
			t_269 = Token.state == 2,
			t_270 = t_268 and t_269;

		guardCondition t_270;
		effect
			Node_8.state = 0,
			Token.state = 1,
			t_271 = Token.i + 1,
			Token.i = t_271;

	process Node_8_Token 
		guardBlock
			t_272 = Node_8.state == 6,
			t_273 = Token.state == 4,
			t_274 = t_272 and t_273;

		guardCondition t_274;
		effect
			Node_8.state = 0,
			Token.state = 3,
			t_275 = Token.next + 1,
			t_276 = t_275 % 12,
			Token.next = t_276,
			t_277 = Token.NRT_count - 1,
			Token.NRT_count = t_277;

	process Node_9_Token 
		guardBlock
			t_278 = Node_9.state == 6,
			t_279 = Token.state == 2,
			t_280 = t_278 and t_279;

		guardCondition t_280;
		effect
			Node_9.state = 0,
			Token.state = 1,
			t_281 = Token.i + 1,
			Token.i = t_281;

	process Node_9_Token 
		guardBlock
			t_282 = Node_9.state == 6,
			t_283 = Token.state == 4,
			t_284 = t_282 and t_283;

		guardCondition t_284;
		effect
			Node_9.state = 0,
			Token.state = 3,
			t_285 = Token.next + 1,
			t_286 = t_285 % 12,
			Token.next = t_286,
			t_287 = Token.NRT_count - 1,
			Token.NRT_count = t_287;

	process Node_10_Token 
		guardBlock
			t_288 = Node_10.state == 6,
			t_289 = Token.state == 2,
			t_290 = t_288 and t_289;

		guardCondition t_290;
		effect
			Node_10.state = 0,
			Token.state = 1,
			t_291 = Token.i + 1,
			Token.i = t_291;

	process Node_10_Token 
		guardBlock
			t_292 = Node_10.state == 6,
			t_293 = Token.state == 4,
			t_294 = t_292 and t_293;

		guardCondition t_294;
		effect
			Node_10.state = 0,
			Token.state = 3,
			t_295 = Token.next + 1,
			t_296 = t_295 % 12,
			Token.next = t_296,
			t_297 = Token.NRT_count - 1,
			Token.NRT_count = t_297;

	process Node_11_Token 
		guardBlock
			t_298 = Node_11.state == 6,
			t_299 = Token.state == 2,
			t_300 = t_298 and t_299;

		guardCondition t_300;
		effect
			Node_11.state = 0,
			Token.state = 1,
			t_301 = Token.i + 1,
			Token.i = t_301;

	process Node_11_Token 
		guardBlock
			t_302 = Node_11.state == 6,
			t_303 = Token.state == 4,
			t_304 = t_302 and t_303;

		guardCondition t_304;
		effect
			Node_11.state = 0,
			Token.state = 3,
			t_305 = Token.next + 1,
			t_306 = t_305 % 12,
			Token.next = t_306,
			t_307 = Token.NRT_count - 1,
			Token.NRT_count = t_307;

	process Token_Node_9 
		guardBlock
			t_308 = Token.state == 1,
			t_309 = Token.i == 9,
			t_310 = in_RT[Token.i],
			t_311 = t_310 == 1,
			t_312 = t_309 and t_311,
			t_313 = t_308 and t_312,
			t_314 = Node_9.state == 0,
			t_315 = t_313 and t_314;

		guardCondition t_315;
		effect
			Token.state = 2,
			Node_9.rt = 1,
			Node_9.state = 1;

	process Token_Node_9 
		guardBlock
			t_316 = Token.state == 3,
			t_317 = Token.NRT_count > 0,
			t_318 = Token.next == 9,
			t_319 = t_317 and t_318,
			t_320 = t_316 and t_319,
			t_321 = Node_9.state == 0,
			t_322 = t_320 and t_321;

		guardCondition t_322;
		effect
			Token.state = 4,
			Node_9.rt = 0,
			Node_9.state = 1;

	process Token_Node_6 
		guardBlock
			t_323 = Token.state == 1,
			t_324 = Token.i == 6,
			t_325 = in_RT[Token.i],
			t_326 = t_325 == 1,
			t_327 = t_324 and t_326,
			t_328 = t_323 and t_327,
			t_329 = Node_6.state == 0,
			t_330 = t_328 and t_329;

		guardCondition t_330;
		effect
			Token.state = 2,
			Node_6.rt = 1,
			Node_6.state = 1;

	process Token_Node_6 
		guardBlock
			t_331 = Token.state == 3,
			t_332 = Token.NRT_count > 0,
			t_333 = Token.next == 6,
			t_334 = t_332 and t_333,
			t_335 = t_331 and t_334,
			t_336 = Node_6.state == 0,
			t_337 = t_335 and t_336;

		guardCondition t_337;
		effect
			Token.state = 4,
			Node_6.rt = 0,
			Node_6.state = 1;

	process Token_Node_3 
		guardBlock
			t_338 = Token.state == 1,
			t_339 = Token.i == 3,
			t_340 = in_RT[Token.i],
			t_341 = t_340 == 1,
			t_342 = t_339 and t_341,
			t_343 = t_338 and t_342,
			t_344 = Node_3.state == 0,
			t_345 = t_343 and t_344;

		guardCondition t_345;
		effect
			Token.state = 2,
			Node_3.rt = 1,
			Node_3.state = 1;

	process Token_Node_3 
		guardBlock
			t_346 = Token.state == 3,
			t_347 = Token.NRT_count > 0,
			t_348 = Token.next == 3,
			t_349 = t_347 and t_348,
			t_350 = t_346 and t_349,
			t_351 = Node_3.state == 0,
			t_352 = t_350 and t_351;

		guardCondition t_352;
		effect
			Token.state = 4,
			Node_3.rt = 0,
			Node_3.state = 1;

	process Token_Node_7 
		guardBlock
			t_353 = Token.state == 1,
			t_354 = Token.i == 7,
			t_355 = in_RT[Token.i],
			t_356 = t_355 == 1,
			t_357 = t_354 and t_356,
			t_358 = t_353 and t_357,
			t_359 = Node_7.state == 0,
			t_360 = t_358 and t_359;

		guardCondition t_360;
		effect
			Token.state = 2,
			Node_7.rt = 1,
			Node_7.state = 1;

	process Token_Node_7 
		guardBlock
			t_361 = Token.state == 3,
			t_362 = Token.NRT_count > 0,
			t_363 = Token.next == 7,
			t_364 = t_362 and t_363,
			t_365 = t_361 and t_364,
			t_366 = Node_7.state == 0,
			t_367 = t_365 and t_366;

		guardCondition t_367;
		effect
			Token.state = 4,
			Node_7.rt = 0,
			Node_7.state = 1;

	process Token_Node_11 
		guardBlock
			t_368 = Token.state == 1,
			t_369 = Token.i == 11,
			t_370 = in_RT[Token.i],
			t_371 = t_370 == 1,
			t_372 = t_369 and t_371,
			t_373 = t_368 and t_372,
			t_374 = Node_11.state == 0,
			t_375 = t_373 and t_374;

		guardCondition t_375;
		effect
			Token.state = 2,
			Node_11.rt = 1,
			Node_11.state = 1;

	process Token_Node_11 
		guardBlock
			t_376 = Token.state == 3,
			t_377 = Token.NRT_count > 0,
			t_378 = Token.next == 11,
			t_379 = t_377 and t_378,
			t_380 = t_376 and t_379,
			t_381 = Node_11.state == 0,
			t_382 = t_380 and t_381;

		guardCondition t_382;
		effect
			Token.state = 4,
			Node_11.rt = 0,
			Node_11.state = 1;

	process Node_0_Bandwidth 
		guardBlock
			t_383 = Node_0.state == 3,
			t_384 = Node_0.granted == 0,
			t_385 = t_383 and t_384,
			t_386 = Bandwidth.state == 0,
			t_387 = t_385 and t_386;

		guardCondition t_387;
		effect
			Node_0.state = 4,
			Bandwidth.i = 0,
			Bandwidth.state = 2;

	process Node_1_Bandwidth 
		guardBlock
			t_388 = Node_1.state == 3,
			t_389 = Node_1.granted == 0,
			t_390 = t_388 and t_389,
			t_391 = Bandwidth.state == 0,
			t_392 = t_390 and t_391;

		guardCondition t_392;
		effect
			Node_1.state = 4,
			Bandwidth.i = 1,
			Bandwidth.state = 2;

	process Node_2_Bandwidth 
		guardBlock
			t_393 = Node_2.state == 3,
			t_394 = Node_2.granted == 0,
			t_395 = t_393 and t_394,
			t_396 = Bandwidth.state == 0,
			t_397 = t_395 and t_396;

		guardCondition t_397;
		effect
			Node_2.state = 4,
			Bandwidth.i = 2,
			Bandwidth.state = 2;

	process Node_3_Bandwidth 
		guardBlock
			t_398 = Node_3.state == 3,
			t_399 = Node_3.granted == 0,
			t_400 = t_398 and t_399,
			t_401 = Bandwidth.state == 0,
			t_402 = t_400 and t_401;

		guardCondition t_402;
		effect
			Node_3.state = 4,
			Bandwidth.i = 3,
			Bandwidth.state = 2;

	process Node_4_Bandwidth 
		guardBlock
			t_403 = Node_4.state == 3,
			t_404 = Node_4.granted == 0,
			t_405 = t_403 and t_404,
			t_406 = Bandwidth.state == 0,
			t_407 = t_405 and t_406;

		guardCondition t_407;
		effect
			Node_4.state = 4,
			Bandwidth.i = 4,
			Bandwidth.state = 2;

	process Node_5_Bandwidth 
		guardBlock
			t_408 = Node_5.state == 3,
			t_409 = Node_5.granted == 0,
			t_410 = t_408 and t_409,
			t_411 = Bandwidth.state == 0,
			t_412 = t_410 and t_411;

		guardCondition t_412;
		effect
			Node_5.state = 4,
			Bandwidth.i = 5,
			Bandwidth.state = 2;

	process Node_6_Bandwidth 
		guardBlock
			t_413 = Node_6.state == 3,
			t_414 = Node_6.granted == 0,
			t_415 = t_413 and t_414,
			t_416 = Bandwidth.state == 0,
			t_417 = t_415 and t_416;

		guardCondition t_417;
		effect
			Node_6.state = 4,
			Bandwidth.i = 6,
			Bandwidth.state = 2;

	process Node_7_Bandwidth 
		guardBlock
			t_418 = Node_7.state == 3,
			t_419 = Node_7.granted == 0,
			t_420 = t_418 and t_419,
			t_421 = Bandwidth.state == 0,
			t_422 = t_420 and t_421;

		guardCondition t_422;
		effect
			Node_7.state = 4,
			Bandwidth.i = 7,
			Bandwidth.state = 2;

	process Node_8_Bandwidth 
		guardBlock
			t_423 = Node_8.state == 3,
			t_424 = Node_8.granted == 0,
			t_425 = t_423 and t_424,
			t_426 = Bandwidth.state == 0,
			t_427 = t_425 and t_426;

		guardCondition t_427;
		effect
			Node_8.state = 4,
			Bandwidth.i = 8,
			Bandwidth.state = 2;

	process Node_9_Bandwidth 
		guardBlock
			t_428 = Node_9.state == 3,
			t_429 = Node_9.granted == 0,
			t_430 = t_428 and t_429,
			t_431 = Bandwidth.state == 0,
			t_432 = t_430 and t_431;

		guardCondition t_432;
		effect
			Node_9.state = 4,
			Bandwidth.i = 9,
			Bandwidth.state = 2;

	process Node_10_Bandwidth 
		guardBlock
			t_433 = Node_10.state == 3,
			t_434 = Node_10.granted == 0,
			t_435 = t_433 and t_434,
			t_436 = Bandwidth.state == 0,
			t_437 = t_435 and t_436;

		guardCondition t_437;
		effect
			Node_10.state = 4,
			Bandwidth.i = 10,
			Bandwidth.state = 2;

	process Node_11_Bandwidth 
		guardBlock
			t_438 = Node_11.state == 3,
			t_439 = Node_11.granted == 0,
			t_440 = t_438 and t_439,
			t_441 = Bandwidth.state == 0,
			t_442 = t_440 and t_441;

		guardCondition t_442;
		effect
			Node_11.state = 4,
			Bandwidth.i = 11,
			Bandwidth.state = 2;

	process Bandwidth_Node_0 
		guardBlock
			t_443 = Bandwidth.state == 2,
			t_444 = RT_count >= 2,
			t_445 = t_443 and t_444,
			t_446 = Node_0.state == 4,
			t_447 = t_445 and t_446;

		guardCondition t_447;
		effect
			Bandwidth.state = 0,
			Node_0.state = 6;

	process Bandwidth_Node_1 
		guardBlock
			t_448 = Bandwidth.state == 2,
			t_449 = RT_count >= 2,
			t_450 = t_448 and t_449,
			t_451 = Node_1.state == 4,
			t_452 = t_450 and t_451;

		guardCondition t_452;
		effect
			Bandwidth.state = 0,
			Node_1.state = 6;

	process Bandwidth_Node_2 
		guardBlock
			t_453 = Bandwidth.state == 2,
			t_454 = RT_count >= 2,
			t_455 = t_453 and t_454,
			t_456 = Node_2.state == 4,
			t_457 = t_455 and t_456;

		guardCondition t_457;
		effect
			Bandwidth.state = 0,
			Node_2.state = 6;

	process Bandwidth_Node_3 
		guardBlock
			t_458 = Bandwidth.state == 2,
			t_459 = RT_count >= 2,
			t_460 = t_458 and t_459,
			t_461 = Node_3.state == 4,
			t_462 = t_460 and t_461;

		guardCondition t_462;
		effect
			Bandwidth.state = 0,
			Node_3.state = 6;

	process Bandwidth_Node_4 
		guardBlock
			t_463 = Bandwidth.state == 2,
			t_464 = RT_count >= 2,
			t_465 = t_463 and t_464,
			t_466 = Node_4.state == 4,
			t_467 = t_465 and t_466;

		guardCondition t_467;
		effect
			Bandwidth.state = 0,
			Node_4.state = 6;

	process Bandwidth_Node_5 
		guardBlock
			t_468 = Bandwidth.state == 2,
			t_469 = RT_count >= 2,
			t_470 = t_468 and t_469,
			t_471 = Node_5.state == 4,
			t_472 = t_470 and t_471;

		guardCondition t_472;
		effect
			Bandwidth.state = 0,
			Node_5.state = 6;

	process Bandwidth_Node_6 
		guardBlock
			t_473 = Bandwidth.state == 2,
			t_474 = RT_count >= 2,
			t_475 = t_473 and t_474,
			t_476 = Node_6.state == 4,
			t_477 = t_475 and t_476;

		guardCondition t_477;
		effect
			Bandwidth.state = 0,
			Node_6.state = 6;

	process Bandwidth_Node_7 
		guardBlock
			t_478 = Bandwidth.state == 2,
			t_479 = RT_count >= 2,
			t_480 = t_478 and t_479,
			t_481 = Node_7.state == 4,
			t_482 = t_480 and t_481;

		guardCondition t_482;
		effect
			Bandwidth.state = 0,
			Node_7.state = 6;

	process Bandwidth_Node_8 
		guardBlock
			t_483 = Bandwidth.state == 2,
			t_484 = RT_count >= 2,
			t_485 = t_483 and t_484,
			t_486 = Node_8.state == 4,
			t_487 = t_485 and t_486;

		guardCondition t_487;
		effect
			Bandwidth.state = 0,
			Node_8.state = 6;

	process Bandwidth_Node_9 
		guardBlock
			t_488 = Bandwidth.state == 2,
			t_489 = RT_count >= 2,
			t_490 = t_488 and t_489,
			t_491 = Node_9.state == 4,
			t_492 = t_490 and t_491;

		guardCondition t_492;
		effect
			Bandwidth.state = 0,
			Node_9.state = 6;

	process Bandwidth_Node_10 
		guardBlock
			t_493 = Bandwidth.state == 2,
			t_494 = RT_count >= 2,
			t_495 = t_493 and t_494,
			t_496 = Node_10.state == 4,
			t_497 = t_495 and t_496;

		guardCondition t_497;
		effect
			Bandwidth.state = 0,
			Node_10.state = 6;

	process Bandwidth_Node_11 
		guardBlock
			t_498 = Bandwidth.state == 2,
			t_499 = RT_count >= 2,
			t_500 = t_498 and t_499,
			t_501 = Node_11.state == 4,
			t_502 = t_500 and t_501;

		guardCondition t_502;
		effect
			Bandwidth.state = 0,
			Node_11.state = 6;

	process Token_Node_1 
		guardBlock
			t_503 = Token.state == 1,
			t_504 = Token.i == 1,
			t_505 = in_RT[Token.i],
			t_506 = t_505 == 1,
			t_507 = t_504 and t_506,
			t_508 = t_503 and t_507,
			t_509 = Node_1.state == 0,
			t_510 = t_508 and t_509;

		guardCondition t_510;
		effect
			Token.state = 2,
			Node_1.rt = 1,
			Node_1.state = 1;

	process Token_Node_1 
		guardBlock
			t_511 = Token.state == 3,
			t_512 = Token.NRT_count > 0,
			t_513 = Token.next == 1,
			t_514 = t_512 and t_513,
			t_515 = t_511 and t_514,
			t_516 = Node_1.state == 0,
			t_517 = t_515 and t_516;

		guardCondition t_517;
		effect
			Token.state = 4,
			Node_1.rt = 0,
			Node_1.state = 1;

	process Token_Node_5 
		guardBlock
			t_518 = Token.state == 1,
			t_519 = Token.i == 5,
			t_520 = in_RT[Token.i],
			t_521 = t_520 == 1,
			t_522 = t_519 and t_521,
			t_523 = t_518 and t_522,
			t_524 = Node_5.state == 0,
			t_525 = t_523 and t_524;

		guardCondition t_525;
		effect
			Token.state = 2,
			Node_5.rt = 1,
			Node_5.state = 1;

	process Token_Node_5 
		guardBlock
			t_526 = Token.state == 3,
			t_527 = Token.NRT_count > 0,
			t_528 = Token.next == 5,
			t_529 = t_527 and t_528,
			t_530 = t_526 and t_529,
			t_531 = Node_5.state == 0,
			t_532 = t_530 and t_531;

		guardCondition t_532;
		effect
			Token.state = 4,
			Node_5.rt = 0,
			Node_5.state = 1;

	process Bandwidth_Node_0 
		guardBlock
			t_533 = Bandwidth.state == 2,
			t_534 = RT_count < 2,
			t_535 = t_533 and t_534,
			t_536 = Node_0.state == 4,
			t_537 = t_535 and t_536;

		guardCondition t_537;
		effect
			Bandwidth.state = 0,
			t_538 = RT_count + 1,
			RT_count = t_538,
			in_RT[Bandwidth.i] = 1,
			Node_0.state = 5;

	process Bandwidth_Node_1 
		guardBlock
			t_539 = Bandwidth.state == 2,
			t_540 = RT_count < 2,
			t_541 = t_539 and t_540,
			t_542 = Node_1.state == 4,
			t_543 = t_541 and t_542;

		guardCondition t_543;
		effect
			Bandwidth.state = 0,
			t_544 = RT_count + 1,
			RT_count = t_544,
			in_RT[Bandwidth.i] = 1,
			Node_1.state = 5;

	process Bandwidth_Node_2 
		guardBlock
			t_545 = Bandwidth.state == 2,
			t_546 = RT_count < 2,
			t_547 = t_545 and t_546,
			t_548 = Node_2.state == 4,
			t_549 = t_547 and t_548;

		guardCondition t_549;
		effect
			Bandwidth.state = 0,
			t_550 = RT_count + 1,
			RT_count = t_550,
			in_RT[Bandwidth.i] = 1,
			Node_2.state = 5;

	process Bandwidth_Node_3 
		guardBlock
			t_551 = Bandwidth.state == 2,
			t_552 = RT_count < 2,
			t_553 = t_551 and t_552,
			t_554 = Node_3.state == 4,
			t_555 = t_553 and t_554;

		guardCondition t_555;
		effect
			Bandwidth.state = 0,
			t_556 = RT_count + 1,
			RT_count = t_556,
			in_RT[Bandwidth.i] = 1,
			Node_3.state = 5;

	process Bandwidth_Node_4 
		guardBlock
			t_557 = Bandwidth.state == 2,
			t_558 = RT_count < 2,
			t_559 = t_557 and t_558,
			t_560 = Node_4.state == 4,
			t_561 = t_559 and t_560;

		guardCondition t_561;
		effect
			Bandwidth.state = 0,
			t_562 = RT_count + 1,
			RT_count = t_562,
			in_RT[Bandwidth.i] = 1,
			Node_4.state = 5;

	process Bandwidth_Node_5 
		guardBlock
			t_563 = Bandwidth.state == 2,
			t_564 = RT_count < 2,
			t_565 = t_563 and t_564,
			t_566 = Node_5.state == 4,
			t_567 = t_565 and t_566;

		guardCondition t_567;
		effect
			Bandwidth.state = 0,
			t_568 = RT_count + 1,
			RT_count = t_568,
			in_RT[Bandwidth.i] = 1,
			Node_5.state = 5;

	process Bandwidth_Node_6 
		guardBlock
			t_569 = Bandwidth.state == 2,
			t_570 = RT_count < 2,
			t_571 = t_569 and t_570,
			t_572 = Node_6.state == 4,
			t_573 = t_571 and t_572;

		guardCondition t_573;
		effect
			Bandwidth.state = 0,
			t_574 = RT_count + 1,
			RT_count = t_574,
			in_RT[Bandwidth.i] = 1,
			Node_6.state = 5;

	process Bandwidth_Node_7 
		guardBlock
			t_575 = Bandwidth.state == 2,
			t_576 = RT_count < 2,
			t_577 = t_575 and t_576,
			t_578 = Node_7.state == 4,
			t_579 = t_577 and t_578;

		guardCondition t_579;
		effect
			Bandwidth.state = 0,
			t_580 = RT_count + 1,
			RT_count = t_580,
			in_RT[Bandwidth.i] = 1,
			Node_7.state = 5;

	process Bandwidth_Node_8 
		guardBlock
			t_581 = Bandwidth.state == 2,
			t_582 = RT_count < 2,
			t_583 = t_581 and t_582,
			t_584 = Node_8.state == 4,
			t_585 = t_583 and t_584;

		guardCondition t_585;
		effect
			Bandwidth.state = 0,
			t_586 = RT_count + 1,
			RT_count = t_586,
			in_RT[Bandwidth.i] = 1,
			Node_8.state = 5;

	process Bandwidth_Node_9 
		guardBlock
			t_587 = Bandwidth.state == 2,
			t_588 = RT_count < 2,
			t_589 = t_587 and t_588,
			t_590 = Node_9.state == 4,
			t_591 = t_589 and t_590;

		guardCondition t_591;
		effect
			Bandwidth.state = 0,
			t_592 = RT_count + 1,
			RT_count = t_592,
			in_RT[Bandwidth.i] = 1,
			Node_9.state = 5;

	process Bandwidth_Node_10 
		guardBlock
			t_593 = Bandwidth.state == 2,
			t_594 = RT_count < 2,
			t_595 = t_593 and t_594,
			t_596 = Node_10.state == 4,
			t_597 = t_595 and t_596;

		guardCondition t_597;
		effect
			Bandwidth.state = 0,
			t_598 = RT_count + 1,
			RT_count = t_598,
			in_RT[Bandwidth.i] = 1,
			Node_10.state = 5;

	process Bandwidth_Node_11 
		guardBlock
			t_599 = Bandwidth.state == 2,
			t_600 = RT_count < 2,
			t_601 = t_599 and t_600,
			t_602 = Node_11.state == 4,
			t_603 = t_601 and t_602;

		guardCondition t_603;
		effect
			Bandwidth.state = 0,
			t_604 = RT_count + 1,
			RT_count = t_604,
			in_RT[Bandwidth.i] = 1,
			Node_11.state = 5;

	process Node_0_Bandwidth 
		guardBlock
			t_605 = Node_0.state == 2,
			t_606 = Bandwidth.state == 0,
			t_607 = t_605 and t_606;

		guardCondition t_607;
		effect
			Node_0.state = 8,
			Node_0.granted = 0,
			Bandwidth.i = 0,
			Bandwidth.state = 1;

	process Node_1_Bandwidth 
		guardBlock
			t_608 = Node_1.state == 2,
			t_609 = Bandwidth.state == 0,
			t_610 = t_608 and t_609;

		guardCondition t_610;
		effect
			Node_1.state = 8,
			Node_1.granted = 0,
			Bandwidth.i = 1,
			Bandwidth.state = 1;

	process Node_2_Bandwidth 
		guardBlock
			t_611 = Node_2.state == 2,
			t_612 = Bandwidth.state == 0,
			t_613 = t_611 and t_612;

		guardCondition t_613;
		effect
			Node_2.state = 8,
			Node_2.granted = 0,
			Bandwidth.i = 2,
			Bandwidth.state = 1;

	process Node_3_Bandwidth 
		guardBlock
			t_614 = Node_3.state == 2,
			t_615 = Bandwidth.state == 0,
			t_616 = t_614 and t_615;

		guardCondition t_616;
		effect
			Node_3.state = 8,
			Node_3.granted = 0,
			Bandwidth.i = 3,
			Bandwidth.state = 1;

	process Node_4_Bandwidth 
		guardBlock
			t_617 = Node_4.state == 2,
			t_618 = Bandwidth.state == 0,
			t_619 = t_617 and t_618;

		guardCondition t_619;
		effect
			Node_4.state = 8,
			Node_4.granted = 0,
			Bandwidth.i = 4,
			Bandwidth.state = 1;

	process Node_5_Bandwidth 
		guardBlock
			t_620 = Node_5.state == 2,
			t_621 = Bandwidth.state == 0,
			t_622 = t_620 and t_621;

		guardCondition t_622;
		effect
			Node_5.state = 8,
			Node_5.granted = 0,
			Bandwidth.i = 5,
			Bandwidth.state = 1;

	process Node_6_Bandwidth 
		guardBlock
			t_623 = Node_6.state == 2,
			t_624 = Bandwidth.state == 0,
			t_625 = t_623 and t_624;

		guardCondition t_625;
		effect
			Node_6.state = 8,
			Node_6.granted = 0,
			Bandwidth.i = 6,
			Bandwidth.state = 1;

	process Node_7_Bandwidth 
		guardBlock
			t_626 = Node_7.state == 2,
			t_627 = Bandwidth.state == 0,
			t_628 = t_626 and t_627;

		guardCondition t_628;
		effect
			Node_7.state = 8,
			Node_7.granted = 0,
			Bandwidth.i = 7,
			Bandwidth.state = 1;

	process Node_8_Bandwidth 
		guardBlock
			t_629 = Node_8.state == 2,
			t_630 = Bandwidth.state == 0,
			t_631 = t_629 and t_630;

		guardCondition t_631;
		effect
			Node_8.state = 8,
			Node_8.granted = 0,
			Bandwidth.i = 8,
			Bandwidth.state = 1;

	process Node_9_Bandwidth 
		guardBlock
			t_632 = Node_9.state == 2,
			t_633 = Bandwidth.state == 0,
			t_634 = t_632 and t_633;

		guardCondition t_634;
		effect
			Node_9.state = 8,
			Node_9.granted = 0,
			Bandwidth.i = 9,
			Bandwidth.state = 1;

	process Node_10_Bandwidth 
		guardBlock
			t_635 = Node_10.state == 2,
			t_636 = Bandwidth.state == 0,
			t_637 = t_635 and t_636;

		guardCondition t_637;
		effect
			Node_10.state = 8,
			Node_10.granted = 0,
			Bandwidth.i = 10,
			Bandwidth.state = 1;

	process Node_11_Bandwidth 
		guardBlock
			t_638 = Node_11.state == 2,
			t_639 = Bandwidth.state == 0,
			t_640 = t_638 and t_639;

		guardCondition t_640;
		effect
			Node_11.state = 8,
			Node_11.granted = 0,
			Bandwidth.i = 11,
			Bandwidth.state = 1;

	process Bandwidth_Node_0 
		guardBlock
			t_641 = Bandwidth.state == 1,
			t_642 = in_RT[Bandwidth.i],
			t_643 = t_642 == 1,
			t_644 = t_641 and t_643,
			t_645 = Node_0.state == 8,
			t_646 = t_644 and t_645;

		guardCondition t_646;
		effect
			Bandwidth.state = 0,
			in_RT[Bandwidth.i] = 0,
			t_647 = RT_count - 1,
			RT_count = t_647,
			Node_0.state = 6;

	process Bandwidth_Node_1 
		guardBlock
			t_648 = Bandwidth.state == 1,
			t_649 = in_RT[Bandwidth.i],
			t_650 = t_649 == 1,
			t_651 = t_648 and t_650,
			t_652 = Node_1.state == 8,
			t_653 = t_651 and t_652;

		guardCondition t_653;
		effect
			Bandwidth.state = 0,
			in_RT[Bandwidth.i] = 0,
			t_654 = RT_count - 1,
			RT_count = t_654,
			Node_1.state = 6;

	process Bandwidth_Node_2 
		guardBlock
			t_655 = Bandwidth.state == 1,
			t_656 = in_RT[Bandwidth.i],
			t_657 = t_656 == 1,
			t_658 = t_655 and t_657,
			t_659 = Node_2.state == 8,
			t_660 = t_658 and t_659;

		guardCondition t_660;
		effect
			Bandwidth.state = 0,
			in_RT[Bandwidth.i] = 0,
			t_661 = RT_count - 1,
			RT_count = t_661,
			Node_2.state = 6;

	process Bandwidth_Node_3 
		guardBlock
			t_662 = Bandwidth.state == 1,
			t_663 = in_RT[Bandwidth.i],
			t_664 = t_663 == 1,
			t_665 = t_662 and t_664,
			t_666 = Node_3.state == 8,
			t_667 = t_665 and t_666;

		guardCondition t_667;
		effect
			Bandwidth.state = 0,
			in_RT[Bandwidth.i] = 0,
			t_668 = RT_count - 1,
			RT_count = t_668,
			Node_3.state = 6;

	process Bandwidth_Node_4 
		guardBlock
			t_669 = Bandwidth.state == 1,
			t_670 = in_RT[Bandwidth.i],
			t_671 = t_670 == 1,
			t_672 = t_669 and t_671,
			t_673 = Node_4.state == 8,
			t_674 = t_672 and t_673;

		guardCondition t_674;
		effect
			Bandwidth.state = 0,
			in_RT[Bandwidth.i] = 0,
			t_675 = RT_count - 1,
			RT_count = t_675,
			Node_4.state = 6;

	process Bandwidth_Node_5 
		guardBlock
			t_676 = Bandwidth.state == 1,
			t_677 = in_RT[Bandwidth.i],
			t_678 = t_677 == 1,
			t_679 = t_676 and t_678,
			t_680 = Node_5.state == 8,
			t_681 = t_679 and t_680;

		guardCondition t_681;
		effect
			Bandwidth.state = 0,
			in_RT[Bandwidth.i] = 0,
			t_682 = RT_count - 1,
			RT_count = t_682,
			Node_5.state = 6;

	process Bandwidth_Node_6 
		guardBlock
			t_683 = Bandwidth.state == 1,
			t_684 = in_RT[Bandwidth.i],
			t_685 = t_684 == 1,
			t_686 = t_683 and t_685,
			t_687 = Node_6.state == 8,
			t_688 = t_686 and t_687;

		guardCondition t_688;
		effect
			Bandwidth.state = 0,
			in_RT[Bandwidth.i] = 0,
			t_689 = RT_count - 1,
			RT_count = t_689,
			Node_6.state = 6;

	process Bandwidth_Node_7 
		guardBlock
			t_690 = Bandwidth.state == 1,
			t_691 = in_RT[Bandwidth.i],
			t_692 = t_691 == 1,
			t_693 = t_690 and t_692,
			t_694 = Node_7.state == 8,
			t_695 = t_693 and t_694;

		guardCondition t_695;
		effect
			Bandwidth.state = 0,
			in_RT[Bandwidth.i] = 0,
			t_696 = RT_count - 1,
			RT_count = t_696,
			Node_7.state = 6;

	process Bandwidth_Node_8 
		guardBlock
			t_697 = Bandwidth.state == 1,
			t_698 = in_RT[Bandwidth.i],
			t_699 = t_698 == 1,
			t_700 = t_697 and t_699,
			t_701 = Node_8.state == 8,
			t_702 = t_700 and t_701;

		guardCondition t_702;
		effect
			Bandwidth.state = 0,
			in_RT[Bandwidth.i] = 0,
			t_703 = RT_count - 1,
			RT_count = t_703,
			Node_8.state = 6;

	process Bandwidth_Node_9 
		guardBlock
			t_704 = Bandwidth.state == 1,
			t_705 = in_RT[Bandwidth.i],
			t_706 = t_705 == 1,
			t_707 = t_704 and t_706,
			t_708 = Node_9.state == 8,
			t_709 = t_707 and t_708;

		guardCondition t_709;
		effect
			Bandwidth.state = 0,
			in_RT[Bandwidth.i] = 0,
			t_710 = RT_count - 1,
			RT_count = t_710,
			Node_9.state = 6;

	process Bandwidth_Node_10 
		guardBlock
			t_711 = Bandwidth.state == 1,
			t_712 = in_RT[Bandwidth.i],
			t_713 = t_712 == 1,
			t_714 = t_711 and t_713,
			t_715 = Node_10.state == 8,
			t_716 = t_714 and t_715;

		guardCondition t_716;
		effect
			Bandwidth.state = 0,
			in_RT[Bandwidth.i] = 0,
			t_717 = RT_count - 1,
			RT_count = t_717,
			Node_10.state = 6;

	process Bandwidth_Node_11 
		guardBlock
			t_718 = Bandwidth.state == 1,
			t_719 = in_RT[Bandwidth.i],
			t_720 = t_719 == 1,
			t_721 = t_718 and t_720,
			t_722 = Node_11.state == 8,
			t_723 = t_721 and t_722;

		guardCondition t_723;
		effect
			Bandwidth.state = 0,
			in_RT[Bandwidth.i] = 0,
			t_724 = RT_count - 1,
			RT_count = t_724,
			Node_11.state = 6;

	process Token_Node_4 
		guardBlock
			t_725 = Token.state == 1,
			t_726 = Token.i == 4,
			t_727 = in_RT[Token.i],
			t_728 = t_727 == 1,
			t_729 = t_726 and t_728,
			t_730 = t_725 and t_729,
			t_731 = Node_4.state == 0,
			t_732 = t_730 and t_731;

		guardCondition t_732;
		effect
			Token.state = 2,
			Node_4.rt = 1,
			Node_4.state = 1;

	process Token_Node_4 
		guardBlock
			t_733 = Token.state == 3,
			t_734 = Token.NRT_count > 0,
			t_735 = Token.next == 4,
			t_736 = t_734 and t_735,
			t_737 = t_733 and t_736,
			t_738 = Node_4.state == 0,
			t_739 = t_737 and t_738;

		guardCondition t_739;
		effect
			Token.state = 4,
			Node_4.rt = 0,
			Node_4.state = 1;

	process Token_Node_2 
		guardBlock
			t_740 = Token.state == 1,
			t_741 = Token.i == 2,
			t_742 = in_RT[Token.i],
			t_743 = t_742 == 1,
			t_744 = t_741 and t_743,
			t_745 = t_740 and t_744,
			t_746 = Node_2.state == 0,
			t_747 = t_745 and t_746;

		guardCondition t_747;
		effect
			Token.state = 2,
			Node_2.rt = 1,
			Node_2.state = 1;

	process Token_Node_2 
		guardBlock
			t_748 = Token.state == 3,
			t_749 = Token.NRT_count > 0,
			t_750 = Token.next == 2,
			t_751 = t_749 and t_750,
			t_752 = t_748 and t_751,
			t_753 = Node_2.state == 0,
			t_754 = t_752 and t_753;

		guardCondition t_754;
		effect
			Token.state = 4,
			Node_2.rt = 0,
			Node_2.state = 1;

	process Token_Node_8 
		guardBlock
			t_755 = Token.state == 1,
			t_756 = Token.i == 8,
			t_757 = in_RT[Token.i],
			t_758 = t_757 == 1,
			t_759 = t_756 and t_758,
			t_760 = t_755 and t_759,
			t_761 = Node_8.state == 0,
			t_762 = t_760 and t_761;

		guardCondition t_762;
		effect
			Token.state = 2,
			Node_8.rt = 1,
			Node_8.state = 1;

	process Token_Node_8 
		guardBlock
			t_763 = Token.state == 3,
			t_764 = Token.NRT_count > 0,
			t_765 = Token.next == 8,
			t_766 = t_764 and t_765,
			t_767 = t_763 and t_766,
			t_768 = Node_8.state == 0,
			t_769 = t_767 and t_768;

		guardCondition t_769;
		effect
			Token.state = 4,
			Node_8.rt = 0,
			Node_8.state = 1;

	process Token_Node_10 
		guardBlock
			t_770 = Token.state == 1,
			t_771 = Token.i == 10,
			t_772 = in_RT[Token.i],
			t_773 = t_772 == 1,
			t_774 = t_771 and t_773,
			t_775 = t_770 and t_774,
			t_776 = Node_10.state == 0,
			t_777 = t_775 and t_776;

		guardCondition t_777;
		effect
			Token.state = 2,
			Node_10.rt = 1,
			Node_10.state = 1;

	process Token_Node_10 
		guardBlock
			t_778 = Token.state == 3,
			t_779 = Token.NRT_count > 0,
			t_780 = Token.next == 10,
			t_781 = t_779 and t_780,
			t_782 = t_778 and t_781,
			t_783 = Node_10.state == 0,
			t_784 = t_782 and t_783;

		guardCondition t_784;
		effect
			Token.state = 4,
			Node_10.rt = 0,
			Node_10.state = 1;

accepting conditions
	LTL_property.state == 1

system async property LTL_property;
