{"vcs1":{"timestamp_begin":1684349079.084865723, "rt":1.30, "ut":0.40, "st":0.20}}
{"vcselab":{"timestamp_begin":1684349080.481320878, "rt":1.25, "ut":0.44, "st":0.19}}
{"link":{"timestamp_begin":1684349081.804663448, "rt":0.50, "ut":0.25, "st":0.16}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1684349078.425225107}
{"VCS_COMP_START_TIME": 1684349078.425225107}
{"VCS_COMP_END_TIME": 1684349090.538991259}
{"VCS_USER_OPTIONS": "testbench.v SRAM.v -full64 -R -debug_access+all +v2k +neg_tchk"}
{"vcs1": {"peak_mem": 330624}}
{"stitch_vcselab": {"peak_mem": 211892}}
